-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
-- Date        : Thu Aug 15 20:47:34 2019
-- Host        : ryunosuke-dynabook-T552-58HB running 64-bit Ubuntu 19.04
-- Command     : write_vhdl -force -mode funcsim
--               /home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_ImageProcess_0_0/zsys_ImageProcess_0_0_sim_netlist.vhdl
-- Design      : zsys_ImageProcess_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg225-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zsys_ImageProcess_0_0_AddrManager is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \R_LineAddress1_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_1 : out STD_LOGIC;
    \o_pixelData[23]\ : out STD_LOGIC;
    \R_LineAddress0_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_0 : out STD_LOGIC;
    ram_reg_1_1 : out STD_LOGIC;
    ram_reg_1_2 : out STD_LOGIC;
    R_LineAddress00 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Reset : in STD_LOGIC;
    Clock : in STD_LOGIC;
    i_VSync : in STD_LOGIC;
    i_HSync : in STD_LOGIC;
    i_VDE : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zsys_ImageProcess_0_0_AddrManager : entity is "AddrManager";
end zsys_ImageProcess_0_0_AddrManager;

architecture STRUCTURE of zsys_ImageProcess_0_0_AddrManager is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \H_addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \H_addr[10]_i_1_n_0\ : STD_LOGIC;
  signal \H_addr[10]_i_2_n_0\ : STD_LOGIC;
  signal \H_addr[10]_i_3_n_0\ : STD_LOGIC;
  signal \H_addr[1]_i_1_n_0\ : STD_LOGIC;
  signal \H_addr[1]_i_2_n_0\ : STD_LOGIC;
  signal \H_addr[1]_i_3_n_0\ : STD_LOGIC;
  signal \H_addr[2]_i_1_n_0\ : STD_LOGIC;
  signal \H_addr[3]_i_1_n_0\ : STD_LOGIC;
  signal \H_addr[4]_i_1_n_0\ : STD_LOGIC;
  signal \H_addr[5]_i_1_n_0\ : STD_LOGIC;
  signal \H_addr[6]_i_1_n_0\ : STD_LOGIC;
  signal \H_addr[7]_i_1_n_0\ : STD_LOGIC;
  signal \H_addr[7]_i_2_n_0\ : STD_LOGIC;
  signal \H_addr[8]_i_1_n_0\ : STD_LOGIC;
  signal \H_addr[9]_i_1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \R_LineAddress0[1]_i_3_n_0\ : STD_LOGIC;
  signal \^r_lineaddress1_reg[1]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal V_addr : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \V_addr[6]_i_2_n_0\ : STD_LOGIC;
  signal \V_addr[9]_i_1_n_0\ : STD_LOGIC;
  signal \V_addr[9]_i_2_n_0\ : STD_LOGIC;
  signal \V_addr[9]_i_4_n_0\ : STD_LOGIC;
  signal \o_pixelData[23]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \o_pixelData[23]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \o_pixelData[23]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 9 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \H_addr[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \H_addr[10]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \H_addr[10]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \H_addr[1]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \H_addr[1]_i_3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \H_addr[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \H_addr[3]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \H_addr[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \H_addr[6]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \H_addr[7]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \H_addr[8]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of RAMsel0_reg_i_1 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of RAMsel1_reg_i_1 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of RAMsel2_reg_i_1 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of RAMsel3_reg_i_1 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \R_LineAddress0[1]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \V_addr[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \V_addr[2]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \V_addr[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \V_addr[4]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \V_addr[6]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \V_addr[8]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \V_addr[9]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \o_pixelData[23]_INST_0_i_5\ : label is "soft_lutpair5";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  Q(10 downto 0) <= \^q\(10 downto 0);
  \R_LineAddress1_reg[1]\(1 downto 0) <= \^r_lineaddress1_reg[1]\(1 downto 0);
\H_addr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \H_addr[0]_i_1_n_0\
    );
\H_addr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => Reset,
      I1 => i_HSync,
      I2 => i_VDE,
      I3 => i_VSync,
      O => \H_addr[10]_i_1_n_0\
    );
\H_addr[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA68"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      I2 => \^q\(8),
      I3 => \H_addr[10]_i_3_n_0\,
      O => \H_addr[10]_i_2_n_0\
    );
\H_addr[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^q\(6),
      I1 => \H_addr[7]_i_2_n_0\,
      I2 => \^q\(7),
      O => \H_addr[10]_i_3_n_0\
    );
\H_addr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55545555AAAAAAAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \H_addr[1]_i_2_n_0\,
      I2 => \H_addr[1]_i_3_n_0\,
      I3 => \^q\(8),
      I4 => \^q\(10),
      I5 => \^q\(1),
      O => \H_addr[1]_i_1_n_0\
    );
\H_addr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(0),
      I2 => \^q\(5),
      I3 => \^q\(6),
      O => \H_addr[1]_i_2_n_0\
    );
\H_addr[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \^q\(9),
      O => \H_addr[1]_i_3_n_0\
    );
\H_addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \H_addr[2]_i_1_n_0\
    );
\H_addr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \H_addr[3]_i_1_n_0\
    );
\H_addr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => \H_addr[4]_i_1_n_0\
    );
\H_addr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \H_addr[5]_i_1_n_0\
    );
\H_addr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \H_addr[7]_i_2_n_0\,
      I1 => \^q\(6),
      O => \H_addr[6]_i_1_n_0\
    );
\H_addr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \H_addr[7]_i_2_n_0\,
      I2 => \^q\(7),
      O => \H_addr[7]_i_1_n_0\
    );
\H_addr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \H_addr[7]_i_2_n_0\
    );
\H_addr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA51"
    )
        port map (
      I0 => \H_addr[10]_i_3_n_0\,
      I1 => \^q\(10),
      I2 => \^q\(9),
      I3 => \^q\(8),
      O => \H_addr[8]_i_1_n_0\
    );
\H_addr[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^q\(8),
      I1 => \H_addr[10]_i_3_n_0\,
      I2 => \^q\(9),
      O => \H_addr[9]_i_1_n_0\
    );
\H_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \H_addr[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \H_addr[10]_i_1_n_0\
    );
\H_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \H_addr[10]_i_2_n_0\,
      Q => \^q\(10),
      R => \H_addr[10]_i_1_n_0\
    );
\H_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \H_addr[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \H_addr[10]_i_1_n_0\
    );
\H_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \H_addr[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \H_addr[10]_i_1_n_0\
    );
\H_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \H_addr[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \H_addr[10]_i_1_n_0\
    );
\H_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \H_addr[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \H_addr[10]_i_1_n_0\
    );
\H_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \H_addr[5]_i_1_n_0\,
      Q => \^q\(5),
      R => \H_addr[10]_i_1_n_0\
    );
\H_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \H_addr[6]_i_1_n_0\,
      Q => \^q\(6),
      R => \H_addr[10]_i_1_n_0\
    );
\H_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \H_addr[7]_i_1_n_0\,
      Q => \^q\(7),
      R => \H_addr[10]_i_1_n_0\
    );
\H_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \H_addr[8]_i_1_n_0\,
      Q => \^q\(8),
      R => \H_addr[10]_i_1_n_0\
    );
\H_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \H_addr[9]_i_1_n_0\,
      Q => \^q\(9),
      R => \H_addr[10]_i_1_n_0\
    );
RAMsel0_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => V_addr(1),
      I1 => \^r_lineaddress1_reg[1]\(0),
      O => ram_reg_1_2
    );
RAMsel1_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^r_lineaddress1_reg[1]\(0),
      I1 => V_addr(1),
      O => ram_reg_1_1
    );
RAMsel2_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => V_addr(1),
      I1 => \^r_lineaddress1_reg[1]\(0),
      O => ram_reg_1_0
    );
RAMsel3_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => V_addr(1),
      I1 => \^r_lineaddress1_reg[1]\(0),
      O => ram_reg_1
    );
\R_LineAddress0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => \R_LineAddress0[1]_i_3_n_0\,
      I1 => V_addr(8),
      I2 => V_addr(9),
      I3 => V_addr(6),
      I4 => V_addr(7),
      I5 => Reset,
      O => \R_LineAddress0_reg[1]\(0)
    );
\R_LineAddress0[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => V_addr(1),
      I1 => \^r_lineaddress1_reg[1]\(0),
      O => R_LineAddress00(0)
    );
\R_LineAddress0[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => V_addr(3),
      I1 => \^r_lineaddress1_reg[1]\(0),
      I2 => V_addr(1),
      I3 => V_addr(2),
      I4 => V_addr(5),
      I5 => V_addr(4),
      O => \R_LineAddress0[1]_i_3_n_0\
    );
\R_LineAddress1[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => V_addr(1),
      O => \^r_lineaddress1_reg[1]\(1)
    );
\V_addr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^r_lineaddress1_reg[1]\(0),
      O => \^d\(0)
    );
\V_addr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^r_lineaddress1_reg[1]\(0),
      I1 => V_addr(1),
      O => \^d\(1)
    );
\V_addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => V_addr(1),
      I1 => \^r_lineaddress1_reg[1]\(0),
      I2 => V_addr(2),
      O => p_0_in(2)
    );
\V_addr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => V_addr(2),
      I1 => \^r_lineaddress1_reg[1]\(0),
      I2 => V_addr(1),
      I3 => V_addr(3),
      O => p_0_in(3)
    );
\V_addr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => V_addr(3),
      I1 => V_addr(1),
      I2 => \^r_lineaddress1_reg[1]\(0),
      I3 => V_addr(2),
      I4 => V_addr(4),
      O => p_0_in(4)
    );
\V_addr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => V_addr(4),
      I1 => V_addr(2),
      I2 => \^r_lineaddress1_reg[1]\(0),
      I3 => V_addr(1),
      I4 => V_addr(3),
      I5 => V_addr(5),
      O => p_0_in(5)
    );
\V_addr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => V_addr(5),
      I1 => V_addr(3),
      I2 => \V_addr[6]_i_2_n_0\,
      I3 => V_addr(2),
      I4 => V_addr(4),
      I5 => V_addr(6),
      O => p_0_in(6)
    );
\V_addr[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^r_lineaddress1_reg[1]\(0),
      I1 => V_addr(1),
      O => \V_addr[6]_i_2_n_0\
    );
\V_addr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => V_addr(6),
      I1 => \V_addr[9]_i_4_n_0\,
      I2 => V_addr(7),
      O => p_0_in(7)
    );
\V_addr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => V_addr(7),
      I1 => \V_addr[9]_i_4_n_0\,
      I2 => V_addr(6),
      I3 => V_addr(8),
      O => p_0_in(8)
    );
\V_addr[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => i_VSync,
      I1 => Reset,
      O => \V_addr[9]_i_1_n_0\
    );
\V_addr[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      I2 => i_HSync,
      I3 => i_VDE,
      I4 => \^q\(8),
      I5 => \H_addr[10]_i_3_n_0\,
      O => \V_addr[9]_i_2_n_0\
    );
\V_addr[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => V_addr(8),
      I1 => V_addr(6),
      I2 => \V_addr[9]_i_4_n_0\,
      I3 => V_addr(7),
      I4 => V_addr(9),
      O => p_0_in(9)
    );
\V_addr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => V_addr(4),
      I1 => V_addr(2),
      I2 => \^r_lineaddress1_reg[1]\(0),
      I3 => V_addr(1),
      I4 => V_addr(3),
      I5 => V_addr(5),
      O => \V_addr[9]_i_4_n_0\
    );
\V_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => \V_addr[9]_i_2_n_0\,
      D => \^d\(0),
      Q => \^r_lineaddress1_reg[1]\(0),
      R => \V_addr[9]_i_1_n_0\
    );
\V_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => \V_addr[9]_i_2_n_0\,
      D => \^d\(1),
      Q => V_addr(1),
      R => \V_addr[9]_i_1_n_0\
    );
\V_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => \V_addr[9]_i_2_n_0\,
      D => p_0_in(2),
      Q => V_addr(2),
      R => \V_addr[9]_i_1_n_0\
    );
\V_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => \V_addr[9]_i_2_n_0\,
      D => p_0_in(3),
      Q => V_addr(3),
      R => \V_addr[9]_i_1_n_0\
    );
\V_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => \V_addr[9]_i_2_n_0\,
      D => p_0_in(4),
      Q => V_addr(4),
      R => \V_addr[9]_i_1_n_0\
    );
\V_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => \V_addr[9]_i_2_n_0\,
      D => p_0_in(5),
      Q => V_addr(5),
      R => \V_addr[9]_i_1_n_0\
    );
\V_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => \V_addr[9]_i_2_n_0\,
      D => p_0_in(6),
      Q => V_addr(6),
      R => \V_addr[9]_i_1_n_0\
    );
\V_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => \V_addr[9]_i_2_n_0\,
      D => p_0_in(7),
      Q => V_addr(7),
      R => \V_addr[9]_i_1_n_0\
    );
\V_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => \V_addr[9]_i_2_n_0\,
      D => p_0_in(8),
      Q => V_addr(8),
      R => \V_addr[9]_i_1_n_0\
    );
\V_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => \V_addr[9]_i_2_n_0\,
      D => p_0_in(9),
      Q => V_addr(9),
      R => \V_addr[9]_i_1_n_0\
    );
\o_pixelData[23]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888888F8"
    )
        port map (
      I0 => \o_pixelData[23]_INST_0_i_4_n_0\,
      I1 => \o_pixelData[23]_INST_0_i_5_n_0\,
      I2 => \o_pixelData[23]_INST_0_i_6_n_0\,
      I3 => V_addr(2),
      I4 => V_addr(3),
      O => \o_pixelData[23]\
    );
\o_pixelData[23]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      I2 => \^q\(5),
      I3 => \^q\(6),
      I4 => \^q\(10),
      I5 => \^q\(9),
      O => \o_pixelData[23]_INST_0_i_4_n_0\
    );
\o_pixelData[23]_INST_0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0057"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(4),
      O => \o_pixelData[23]_INST_0_i_5_n_0\
    );
\o_pixelData[23]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => V_addr(6),
      I1 => V_addr(7),
      I2 => V_addr(4),
      I3 => V_addr(5),
      I4 => V_addr(9),
      I5 => V_addr(8),
      O => \o_pixelData[23]_INST_0_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zsys_ImageProcess_0_0_Mux is
  port (
    o_pixelData : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \o_pixelData[20]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \o_pixelData[20]_0\ : out STD_LOGIC;
    \o_pixelData_0__s_port_\ : out STD_LOGIC;
    \o_pixelData_8__s_port_\ : out STD_LOGIC;
    \o_pixelData[16]\ : out STD_LOGIC;
    \o_pixelData_1__s_port_\ : out STD_LOGIC;
    \o_pixelData[9]\ : out STD_LOGIC;
    \o_pixelData[17]\ : out STD_LOGIC;
    \o_pixelData_2__s_port_\ : out STD_LOGIC;
    \o_pixelData[10]\ : out STD_LOGIC;
    \o_pixelData[18]\ : out STD_LOGIC;
    \o_pixelData_3__s_port_\ : out STD_LOGIC;
    \o_pixelData[11]\ : out STD_LOGIC;
    \o_pixelData[19]\ : out STD_LOGIC;
    \o_pixelData_4__s_port_\ : out STD_LOGIC;
    \o_pixelData[12]\ : out STD_LOGIC;
    \o_pixelData[20]_1\ : out STD_LOGIC;
    \V_addr_reg[2]\ : in STD_LOGIC;
    i_VDE : in STD_LOGIC;
    i_pixelData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Dout_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Dout_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Dout_reg[23]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zsys_ImageProcess_0_0_Mux : entity is "Mux";
end zsys_ImageProcess_0_0_Mux;

architecture STRUCTURE of zsys_ImageProcess_0_0_Mux is
  signal Digit0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal Digit1 : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal Digit2 : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal Digit3 : STD_LOGIC_VECTOR ( 23 downto 5 );
  signal Digit4 : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal mux_out : STD_LOGIC_VECTOR ( 23 downto 5 );
  signal \o_pixelData[20]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \o_pixelData[21]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \o_pixelData[22]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \o_pixelData[23]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \o_pixelData_0__s_net_1\ : STD_LOGIC;
  signal \o_pixelData_1__s_net_1\ : STD_LOGIC;
  signal \o_pixelData_2__s_net_1\ : STD_LOGIC;
  signal \o_pixelData_3__s_net_1\ : STD_LOGIC;
  signal \o_pixelData_4__s_net_1\ : STD_LOGIC;
  signal \o_pixelData_8__s_net_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \o_pixelData[20]_INST_0_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \o_pixelData[20]_INST_0_i_3\ : label is "soft_lutpair0";
begin
  \o_pixelData_0__s_port_\ <= \o_pixelData_0__s_net_1\;
  \o_pixelData_1__s_port_\ <= \o_pixelData_1__s_net_1\;
  \o_pixelData_2__s_port_\ <= \o_pixelData_2__s_net_1\;
  \o_pixelData_3__s_port_\ <= \o_pixelData_3__s_net_1\;
  \o_pixelData_4__s_port_\ <= \o_pixelData_4__s_net_1\;
  \o_pixelData_8__s_port_\ <= \o_pixelData_8__s_net_1\;
\Digit0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => i_pixelData(0),
      Q => Digit0(0),
      R => SR(0)
    );
\Digit0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => i_pixelData(10),
      Q => Digit0(10),
      R => SR(0)
    );
\Digit0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => i_pixelData(11),
      Q => Digit0(11),
      R => SR(0)
    );
\Digit0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => i_pixelData(12),
      Q => Digit0(12),
      R => SR(0)
    );
\Digit0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => i_pixelData(13),
      Q => Digit0(13),
      R => SR(0)
    );
\Digit0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => i_pixelData(14),
      Q => Digit0(14),
      R => SR(0)
    );
\Digit0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => i_pixelData(15),
      Q => Digit0(15),
      R => SR(0)
    );
\Digit0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => i_pixelData(16),
      Q => Digit0(16),
      R => SR(0)
    );
\Digit0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => i_pixelData(17),
      Q => Digit0(17),
      R => SR(0)
    );
\Digit0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => i_pixelData(18),
      Q => Digit0(18),
      R => SR(0)
    );
\Digit0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => i_pixelData(19),
      Q => Digit0(19),
      R => SR(0)
    );
\Digit0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => i_pixelData(1),
      Q => Digit0(1),
      R => SR(0)
    );
\Digit0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => i_pixelData(20),
      Q => Digit0(20),
      R => SR(0)
    );
\Digit0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => i_pixelData(21),
      Q => Digit0(21),
      R => SR(0)
    );
\Digit0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => i_pixelData(22),
      Q => Digit0(22),
      R => SR(0)
    );
\Digit0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => i_pixelData(23),
      Q => Digit0(23),
      R => SR(0)
    );
\Digit0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => i_pixelData(2),
      Q => Digit0(2),
      R => SR(0)
    );
\Digit0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => i_pixelData(3),
      Q => Digit0(3),
      R => SR(0)
    );
\Digit0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => i_pixelData(4),
      Q => Digit0(4),
      R => SR(0)
    );
\Digit0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => i_pixelData(5),
      Q => Digit0(5),
      R => SR(0)
    );
\Digit0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => i_pixelData(6),
      Q => Digit0(6),
      R => SR(0)
    );
\Digit0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => i_pixelData(7),
      Q => Digit0(7),
      R => SR(0)
    );
\Digit0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => i_pixelData(8),
      Q => Digit0(8),
      R => SR(0)
    );
\Digit0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => i_pixelData(9),
      Q => Digit0(9),
      R => SR(0)
    );
\Digit1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => Q(0),
      Q => Digit1(20),
      R => SR(0)
    );
\Digit1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => Q(1),
      Q => Digit1(21),
      R => SR(0)
    );
\Digit1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => Q(2),
      Q => Digit1(22),
      R => SR(0)
    );
\Digit1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => Q(3),
      Q => Digit1(23),
      R => SR(0)
    );
\Digit2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout_reg[23]\(0),
      Q => Digit2(20),
      R => SR(0)
    );
\Digit2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout_reg[23]\(1),
      Q => Digit2(21),
      R => SR(0)
    );
\Digit2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout_reg[23]\(2),
      Q => Digit2(22),
      R => SR(0)
    );
\Digit2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout_reg[23]\(3),
      Q => Digit2(23),
      R => SR(0)
    );
\Digit3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout_reg[23]_0\(0),
      Q => \o_pixelData[20]\(0),
      R => SR(0)
    );
\Digit3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout_reg[23]_0\(10),
      Q => \o_pixelData[20]\(7),
      R => SR(0)
    );
\Digit3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout_reg[23]_0\(11),
      Q => \o_pixelData[20]\(8),
      R => SR(0)
    );
\Digit3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout_reg[23]_0\(12),
      Q => \o_pixelData[20]\(9),
      R => SR(0)
    );
\Digit3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout_reg[23]_0\(13),
      Q => Digit3(13),
      R => SR(0)
    );
\Digit3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout_reg[23]_0\(14),
      Q => Digit3(14),
      R => SR(0)
    );
\Digit3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout_reg[23]_0\(15),
      Q => Digit3(15),
      R => SR(0)
    );
\Digit3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout_reg[23]_0\(16),
      Q => \o_pixelData[20]\(10),
      R => SR(0)
    );
\Digit3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout_reg[23]_0\(17),
      Q => \o_pixelData[20]\(11),
      R => SR(0)
    );
\Digit3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout_reg[23]_0\(18),
      Q => \o_pixelData[20]\(12),
      R => SR(0)
    );
\Digit3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout_reg[23]_0\(19),
      Q => \o_pixelData[20]\(13),
      R => SR(0)
    );
\Digit3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout_reg[23]_0\(1),
      Q => \o_pixelData[20]\(1),
      R => SR(0)
    );
\Digit3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout_reg[23]_0\(20),
      Q => \o_pixelData[20]\(14),
      R => SR(0)
    );
\Digit3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout_reg[23]_0\(21),
      Q => Digit3(21),
      R => SR(0)
    );
\Digit3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout_reg[23]_0\(22),
      Q => Digit3(22),
      R => SR(0)
    );
\Digit3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout_reg[23]_0\(23),
      Q => Digit3(23),
      R => SR(0)
    );
\Digit3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout_reg[23]_0\(2),
      Q => \o_pixelData[20]\(2),
      R => SR(0)
    );
\Digit3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout_reg[23]_0\(3),
      Q => \o_pixelData[20]\(3),
      R => SR(0)
    );
\Digit3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout_reg[23]_0\(4),
      Q => \o_pixelData[20]\(4),
      R => SR(0)
    );
\Digit3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout_reg[23]_0\(5),
      Q => Digit3(5),
      R => SR(0)
    );
\Digit3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout_reg[23]_0\(6),
      Q => Digit3(6),
      R => SR(0)
    );
\Digit3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout_reg[23]_0\(7),
      Q => Digit3(7),
      R => SR(0)
    );
\Digit3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout_reg[23]_0\(8),
      Q => \o_pixelData[20]\(5),
      R => SR(0)
    );
\Digit3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout_reg[23]_0\(9),
      Q => \o_pixelData[20]\(6),
      R => SR(0)
    );
\Digit4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout_reg[23]_1\(0),
      Q => Digit4(16),
      R => SR(0)
    );
\Digit4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout_reg[23]_1\(1),
      Q => Digit4(17),
      R => SR(0)
    );
\Digit4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout_reg[23]_1\(2),
      Q => Digit4(18),
      R => SR(0)
    );
\Digit4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout_reg[23]_1\(3),
      Q => Digit4(19),
      R => SR(0)
    );
\Digit4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout_reg[23]_1\(4),
      Q => Digit4(20),
      R => SR(0)
    );
\Digit4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout_reg[23]_1\(5),
      Q => Digit4(21),
      R => SR(0)
    );
\Digit4_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout_reg[23]_1\(6),
      Q => Digit4(22),
      R => SR(0)
    );
\Digit4_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout_reg[23]_1\(7),
      Q => Digit4(23),
      R => SR(0)
    );
\o_pixelData[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECCEFCEEECCECCE"
    )
        port map (
      I0 => Digit0(0),
      I1 => \o_pixelData[20]_INST_0_i_3_n_0\,
      I2 => \out\(0),
      I3 => \out\(2),
      I4 => \out\(1),
      I5 => Digit4(16),
      O => \o_pixelData_0__s_net_1\
    );
\o_pixelData[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECCEFCEEECCECCE"
    )
        port map (
      I0 => Digit0(10),
      I1 => \o_pixelData[20]_INST_0_i_3_n_0\,
      I2 => \out\(0),
      I3 => \out\(2),
      I4 => \out\(1),
      I5 => Digit4(18),
      O => \o_pixelData[10]\
    );
\o_pixelData[11]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECCEFCEEECCECCE"
    )
        port map (
      I0 => Digit0(11),
      I1 => \o_pixelData[20]_INST_0_i_3_n_0\,
      I2 => \out\(0),
      I3 => \out\(2),
      I4 => \out\(1),
      I5 => Digit4(19),
      O => \o_pixelData[11]\
    );
\o_pixelData[12]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECCEFCEEECCECCE"
    )
        port map (
      I0 => Digit0(12),
      I1 => \o_pixelData[20]_INST_0_i_3_n_0\,
      I2 => \out\(0),
      I3 => \out\(2),
      I4 => \out\(1),
      I5 => Digit4(20),
      O => \o_pixelData[12]\
    );
\o_pixelData[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => mux_out(13),
      I1 => \V_addr_reg[2]\,
      I2 => i_VDE,
      I3 => i_pixelData(13),
      O => o_pixelData(3)
    );
\o_pixelData[13]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFAAAEEAAAAEE"
    )
        port map (
      I0 => \o_pixelData[21]_INST_0_i_2_n_0\,
      I1 => Digit0(13),
      I2 => Digit3(13),
      I3 => \out\(0),
      I4 => \out\(2),
      I5 => \out\(1),
      O => mux_out(13)
    );
\o_pixelData[14]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => mux_out(14),
      I1 => \V_addr_reg[2]\,
      I2 => i_VDE,
      I3 => i_pixelData(14),
      O => o_pixelData(4)
    );
\o_pixelData[14]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFAAAEEAAAAEE"
    )
        port map (
      I0 => \o_pixelData[22]_INST_0_i_2_n_0\,
      I1 => Digit0(14),
      I2 => Digit3(14),
      I3 => \out\(0),
      I4 => \out\(2),
      I5 => \out\(1),
      O => mux_out(14)
    );
\o_pixelData[15]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => mux_out(15),
      I1 => \V_addr_reg[2]\,
      I2 => i_VDE,
      I3 => i_pixelData(15),
      O => o_pixelData(5)
    );
\o_pixelData[15]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFAAAEEAAAAEE"
    )
        port map (
      I0 => \o_pixelData[23]_INST_0_i_3_n_0\,
      I1 => Digit0(15),
      I2 => Digit3(15),
      I3 => \out\(0),
      I4 => \out\(2),
      I5 => \out\(1),
      O => mux_out(15)
    );
\o_pixelData[16]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECCEFCEEECCECCE"
    )
        port map (
      I0 => Digit0(16),
      I1 => \o_pixelData[20]_INST_0_i_3_n_0\,
      I2 => \out\(0),
      I3 => \out\(2),
      I4 => \out\(1),
      I5 => Digit4(16),
      O => \o_pixelData[16]\
    );
\o_pixelData[17]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECCEFCEEECCECCE"
    )
        port map (
      I0 => Digit0(17),
      I1 => \o_pixelData[20]_INST_0_i_3_n_0\,
      I2 => \out\(0),
      I3 => \out\(2),
      I4 => \out\(1),
      I5 => Digit4(17),
      O => \o_pixelData[17]\
    );
\o_pixelData[18]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECCEFCEEECCECCE"
    )
        port map (
      I0 => Digit0(18),
      I1 => \o_pixelData[20]_INST_0_i_3_n_0\,
      I2 => \out\(0),
      I3 => \out\(2),
      I4 => \out\(1),
      I5 => Digit4(18),
      O => \o_pixelData[18]\
    );
\o_pixelData[19]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECCEFCEEECCECCE"
    )
        port map (
      I0 => Digit0(19),
      I1 => \o_pixelData[20]_INST_0_i_3_n_0\,
      I2 => \out\(0),
      I3 => \out\(2),
      I4 => \out\(1),
      I5 => Digit4(19),
      O => \o_pixelData[19]\
    );
\o_pixelData[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECCEFCEEECCECCE"
    )
        port map (
      I0 => Digit0(1),
      I1 => \o_pixelData[20]_INST_0_i_3_n_0\,
      I2 => \out\(0),
      I3 => \out\(2),
      I4 => \out\(1),
      I5 => Digit4(17),
      O => \o_pixelData_1__s_net_1\
    );
\o_pixelData[20]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(2),
      I2 => \out\(1),
      O => \o_pixelData[20]_0\
    );
\o_pixelData[20]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECCEFCEEECCECCE"
    )
        port map (
      I0 => Digit0(20),
      I1 => \o_pixelData[20]_INST_0_i_3_n_0\,
      I2 => \out\(0),
      I3 => \out\(2),
      I4 => \out\(1),
      I5 => Digit4(20),
      O => \o_pixelData[20]_1\
    );
\o_pixelData[20]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C00A0"
    )
        port map (
      I0 => Digit1(20),
      I1 => Digit2(20),
      I2 => \out\(0),
      I3 => \out\(2),
      I4 => \out\(1),
      O => \o_pixelData[20]_INST_0_i_3_n_0\
    );
\o_pixelData[21]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => mux_out(21),
      I1 => \V_addr_reg[2]\,
      I2 => i_VDE,
      I3 => i_pixelData(21),
      O => o_pixelData(6)
    );
\o_pixelData[21]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFAAAEEAAAAEE"
    )
        port map (
      I0 => \o_pixelData[21]_INST_0_i_2_n_0\,
      I1 => Digit0(21),
      I2 => Digit3(21),
      I3 => \out\(0),
      I4 => \out\(2),
      I5 => \out\(1),
      O => mux_out(21)
    );
\o_pixelData[21]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0AF0000C0A00"
    )
        port map (
      I0 => Digit4(21),
      I1 => Digit1(21),
      I2 => \out\(1),
      I3 => \out\(2),
      I4 => \out\(0),
      I5 => Digit2(21),
      O => \o_pixelData[21]_INST_0_i_2_n_0\
    );
\o_pixelData[22]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => mux_out(22),
      I1 => \V_addr_reg[2]\,
      I2 => i_VDE,
      I3 => i_pixelData(22),
      O => o_pixelData(7)
    );
\o_pixelData[22]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFAAAEEAAAAEE"
    )
        port map (
      I0 => \o_pixelData[22]_INST_0_i_2_n_0\,
      I1 => Digit0(22),
      I2 => Digit3(22),
      I3 => \out\(0),
      I4 => \out\(2),
      I5 => \out\(1),
      O => mux_out(22)
    );
\o_pixelData[22]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0AF0000C0A00"
    )
        port map (
      I0 => Digit4(22),
      I1 => Digit1(22),
      I2 => \out\(1),
      I3 => \out\(2),
      I4 => \out\(0),
      I5 => Digit2(22),
      O => \o_pixelData[22]_INST_0_i_2_n_0\
    );
\o_pixelData[23]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => mux_out(23),
      I1 => \V_addr_reg[2]\,
      I2 => i_VDE,
      I3 => i_pixelData(23),
      O => o_pixelData(8)
    );
\o_pixelData[23]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFAAAEEAAAAEE"
    )
        port map (
      I0 => \o_pixelData[23]_INST_0_i_3_n_0\,
      I1 => Digit0(23),
      I2 => Digit3(23),
      I3 => \out\(0),
      I4 => \out\(2),
      I5 => \out\(1),
      O => mux_out(23)
    );
\o_pixelData[23]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0AF0000C0A00"
    )
        port map (
      I0 => Digit4(23),
      I1 => Digit1(23),
      I2 => \out\(1),
      I3 => \out\(2),
      I4 => \out\(0),
      I5 => Digit2(23),
      O => \o_pixelData[23]_INST_0_i_3_n_0\
    );
\o_pixelData[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECCEFCEEECCECCE"
    )
        port map (
      I0 => Digit0(2),
      I1 => \o_pixelData[20]_INST_0_i_3_n_0\,
      I2 => \out\(0),
      I3 => \out\(2),
      I4 => \out\(1),
      I5 => Digit4(18),
      O => \o_pixelData_2__s_net_1\
    );
\o_pixelData[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECCEFCEEECCECCE"
    )
        port map (
      I0 => Digit0(3),
      I1 => \o_pixelData[20]_INST_0_i_3_n_0\,
      I2 => \out\(0),
      I3 => \out\(2),
      I4 => \out\(1),
      I5 => Digit4(19),
      O => \o_pixelData_3__s_net_1\
    );
\o_pixelData[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECCEFCEEECCECCE"
    )
        port map (
      I0 => Digit0(4),
      I1 => \o_pixelData[20]_INST_0_i_3_n_0\,
      I2 => \out\(0),
      I3 => \out\(2),
      I4 => \out\(1),
      I5 => Digit4(20),
      O => \o_pixelData_4__s_net_1\
    );
\o_pixelData[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => mux_out(5),
      I1 => \V_addr_reg[2]\,
      I2 => i_VDE,
      I3 => i_pixelData(5),
      O => o_pixelData(0)
    );
\o_pixelData[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFAAAEEAAAAEE"
    )
        port map (
      I0 => \o_pixelData[21]_INST_0_i_2_n_0\,
      I1 => Digit0(5),
      I2 => Digit3(5),
      I3 => \out\(0),
      I4 => \out\(2),
      I5 => \out\(1),
      O => mux_out(5)
    );
\o_pixelData[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => mux_out(6),
      I1 => \V_addr_reg[2]\,
      I2 => i_VDE,
      I3 => i_pixelData(6),
      O => o_pixelData(1)
    );
\o_pixelData[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFAAAEEAAAAEE"
    )
        port map (
      I0 => \o_pixelData[22]_INST_0_i_2_n_0\,
      I1 => Digit0(6),
      I2 => Digit3(6),
      I3 => \out\(0),
      I4 => \out\(2),
      I5 => \out\(1),
      O => mux_out(6)
    );
\o_pixelData[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => mux_out(7),
      I1 => \V_addr_reg[2]\,
      I2 => i_VDE,
      I3 => i_pixelData(7),
      O => o_pixelData(2)
    );
\o_pixelData[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFAAAEEAAAAEE"
    )
        port map (
      I0 => \o_pixelData[23]_INST_0_i_3_n_0\,
      I1 => Digit0(7),
      I2 => Digit3(7),
      I3 => \out\(0),
      I4 => \out\(2),
      I5 => \out\(1),
      O => mux_out(7)
    );
\o_pixelData[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECCEFCEEECCECCE"
    )
        port map (
      I0 => Digit0(8),
      I1 => \o_pixelData[20]_INST_0_i_3_n_0\,
      I2 => \out\(0),
      I3 => \out\(2),
      I4 => \out\(1),
      I5 => Digit4(16),
      O => \o_pixelData_8__s_net_1\
    );
\o_pixelData[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECCEFCEEECCECCE"
    )
        port map (
      I0 => Digit0(9),
      I1 => \o_pixelData[20]_INST_0_i_3_n_0\,
      I2 => \out\(0),
      I3 => \out\(2),
      I4 => \out\(1),
      I5 => Digit4(17),
      O => \o_pixelData[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zsys_ImageProcess_0_0_Timer_mod is
  port (
    o_pixelData : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_State_reg[0]_0\ : in STD_LOGIC;
    \Digit3_reg[20]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \Digit0_reg[0]\ : in STD_LOGIC;
    \V_addr_reg[2]\ : in STD_LOGIC;
    i_VDE : in STD_LOGIC;
    i_pixelData : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \Digit0_reg[1]\ : in STD_LOGIC;
    \Digit0_reg[2]\ : in STD_LOGIC;
    \Digit0_reg[3]\ : in STD_LOGIC;
    \Digit0_reg[4]\ : in STD_LOGIC;
    \Digit0_reg[8]\ : in STD_LOGIC;
    \Digit0_reg[9]\ : in STD_LOGIC;
    \Digit0_reg[10]\ : in STD_LOGIC;
    \Digit0_reg[11]\ : in STD_LOGIC;
    \Digit0_reg[12]\ : in STD_LOGIC;
    \Digit0_reg[16]\ : in STD_LOGIC;
    \Digit0_reg[17]\ : in STD_LOGIC;
    \Digit0_reg[18]\ : in STD_LOGIC;
    \Digit0_reg[19]\ : in STD_LOGIC;
    \Digit0_reg[20]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zsys_ImageProcess_0_0_Timer_mod : entity is "Timer_mod";
end zsys_ImageProcess_0_0_Timer_mod;

architecture STRUCTURE of zsys_ImageProcess_0_0_Timer_mod is
  signal \FSM_sequential_State[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State[2]_i_8_n_0\ : STD_LOGIC;
  signal clk_cntr : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \clk_cntr0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \clk_cntr0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \clk_cntr0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \clk_cntr0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \clk_cntr0_carry__0_n_0\ : STD_LOGIC;
  signal \clk_cntr0_carry__0_n_1\ : STD_LOGIC;
  signal \clk_cntr0_carry__0_n_2\ : STD_LOGIC;
  signal \clk_cntr0_carry__0_n_3\ : STD_LOGIC;
  signal \clk_cntr0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \clk_cntr0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \clk_cntr0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \clk_cntr0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \clk_cntr0_carry__1_n_0\ : STD_LOGIC;
  signal \clk_cntr0_carry__1_n_1\ : STD_LOGIC;
  signal \clk_cntr0_carry__1_n_2\ : STD_LOGIC;
  signal \clk_cntr0_carry__1_n_3\ : STD_LOGIC;
  signal \clk_cntr0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \clk_cntr0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \clk_cntr0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \clk_cntr0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \clk_cntr0_carry__2_n_0\ : STD_LOGIC;
  signal \clk_cntr0_carry__2_n_1\ : STD_LOGIC;
  signal \clk_cntr0_carry__2_n_2\ : STD_LOGIC;
  signal \clk_cntr0_carry__2_n_3\ : STD_LOGIC;
  signal \clk_cntr0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \clk_cntr0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \clk_cntr0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \clk_cntr0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \clk_cntr0_carry__3_n_0\ : STD_LOGIC;
  signal \clk_cntr0_carry__3_n_1\ : STD_LOGIC;
  signal \clk_cntr0_carry__3_n_2\ : STD_LOGIC;
  signal \clk_cntr0_carry__3_n_3\ : STD_LOGIC;
  signal \clk_cntr0_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \clk_cntr0_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \clk_cntr0_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \clk_cntr0_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \clk_cntr0_carry__4_n_0\ : STD_LOGIC;
  signal \clk_cntr0_carry__4_n_1\ : STD_LOGIC;
  signal \clk_cntr0_carry__4_n_2\ : STD_LOGIC;
  signal \clk_cntr0_carry__4_n_3\ : STD_LOGIC;
  signal \clk_cntr0_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \clk_cntr0_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \clk_cntr0_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \clk_cntr0_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \clk_cntr0_carry__5_n_0\ : STD_LOGIC;
  signal \clk_cntr0_carry__5_n_1\ : STD_LOGIC;
  signal \clk_cntr0_carry__5_n_2\ : STD_LOGIC;
  signal \clk_cntr0_carry__5_n_3\ : STD_LOGIC;
  signal \clk_cntr0_carry__6_i_1_n_0\ : STD_LOGIC;
  signal clk_cntr0_carry_i_1_n_0 : STD_LOGIC;
  signal clk_cntr0_carry_i_2_n_0 : STD_LOGIC;
  signal clk_cntr0_carry_i_3_n_0 : STD_LOGIC;
  signal clk_cntr0_carry_i_4_n_0 : STD_LOGIC;
  signal clk_cntr0_carry_n_0 : STD_LOGIC;
  signal clk_cntr0_carry_n_1 : STD_LOGIC;
  signal clk_cntr0_carry_n_2 : STD_LOGIC;
  signal clk_cntr0_carry_n_3 : STD_LOGIC;
  signal \clk_cntr[29]_i_2_n_0\ : STD_LOGIC;
  signal \clk_cntr[29]_i_3_n_0\ : STD_LOGIC;
  signal \clk_cntr[29]_i_4_n_0\ : STD_LOGIC;
  signal \clk_cntr[29]_i_5_n_0\ : STD_LOGIC;
  signal \clk_cntr[29]_i_6_n_0\ : STD_LOGIC;
  signal \clk_cntr[29]_i_7_n_0\ : STD_LOGIC;
  signal \clk_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \clk_cntr_reg_n_0_[10]\ : STD_LOGIC;
  signal \clk_cntr_reg_n_0_[11]\ : STD_LOGIC;
  signal \clk_cntr_reg_n_0_[12]\ : STD_LOGIC;
  signal \clk_cntr_reg_n_0_[13]\ : STD_LOGIC;
  signal \clk_cntr_reg_n_0_[14]\ : STD_LOGIC;
  signal \clk_cntr_reg_n_0_[15]\ : STD_LOGIC;
  signal \clk_cntr_reg_n_0_[16]\ : STD_LOGIC;
  signal \clk_cntr_reg_n_0_[17]\ : STD_LOGIC;
  signal \clk_cntr_reg_n_0_[18]\ : STD_LOGIC;
  signal \clk_cntr_reg_n_0_[19]\ : STD_LOGIC;
  signal \clk_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \clk_cntr_reg_n_0_[20]\ : STD_LOGIC;
  signal \clk_cntr_reg_n_0_[21]\ : STD_LOGIC;
  signal \clk_cntr_reg_n_0_[22]\ : STD_LOGIC;
  signal \clk_cntr_reg_n_0_[23]\ : STD_LOGIC;
  signal \clk_cntr_reg_n_0_[24]\ : STD_LOGIC;
  signal \clk_cntr_reg_n_0_[25]\ : STD_LOGIC;
  signal \clk_cntr_reg_n_0_[26]\ : STD_LOGIC;
  signal \clk_cntr_reg_n_0_[27]\ : STD_LOGIC;
  signal \clk_cntr_reg_n_0_[28]\ : STD_LOGIC;
  signal \clk_cntr_reg_n_0_[29]\ : STD_LOGIC;
  signal \clk_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \clk_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \clk_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \clk_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \clk_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \clk_cntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \clk_cntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \clk_cntr_reg_n_0_[9]\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal \^out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \out\ : signal is "yes";
  signal \NLW_clk_cntr0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cntr0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_State[2]_i_8\ : label is "soft_lutpair1";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_State_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_State_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_State_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM of \clk_cntr[29]_i_6\ : label is "soft_lutpair1";
begin
  \out\(2 downto 0) <= \^out\(2 downto 0);
\FSM_sequential_State[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EE110000EE11"
    )
        port map (
      I0 => \FSM_sequential_State[2]_i_2_n_0\,
      I1 => \FSM_sequential_State[2]_i_3_n_0\,
      I2 => \^out\(1),
      I3 => \^out\(0),
      I4 => \^out\(2),
      I5 => \^out\(0),
      O => \FSM_sequential_State[0]_i_1_n_0\
    );
\FSM_sequential_State[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD990199"
    )
        port map (
      I0 => \FSM_sequential_State[1]_i_2_n_0\,
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => \^out\(2),
      I4 => \^out\(1),
      O => \FSM_sequential_State[1]_i_1_n_0\
    );
\FSM_sequential_State[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \FSM_sequential_State[2]_i_3_n_0\,
      I1 => \FSM_sequential_State[1]_i_3_n_0\,
      I2 => \FSM_sequential_State[2]_i_5_n_0\,
      I3 => \^out\(0),
      O => \FSM_sequential_State[1]_i_2_n_0\
    );
\FSM_sequential_State[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[4]\,
      I1 => \clk_cntr_reg_n_0_[5]\,
      I2 => \clk_cntr_reg_n_0_[2]\,
      I3 => \clk_cntr_reg_n_0_[3]\,
      I4 => \FSM_sequential_State[2]_i_4_n_0\,
      O => \FSM_sequential_State[1]_i_3_n_0\
    );
\FSM_sequential_State[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE1000000E1000"
    )
        port map (
      I0 => \FSM_sequential_State[2]_i_2_n_0\,
      I1 => \FSM_sequential_State[2]_i_3_n_0\,
      I2 => \^out\(1),
      I3 => \^out\(0),
      I4 => \^out\(2),
      I5 => \^out\(2),
      O => \FSM_sequential_State[2]_i_1_n_0\
    );
\FSM_sequential_State[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_State[2]_i_4_n_0\,
      I1 => \clk_cntr_reg_n_0_[3]\,
      I2 => \clk_cntr_reg_n_0_[2]\,
      I3 => \clk_cntr_reg_n_0_[5]\,
      I4 => \clk_cntr_reg_n_0_[4]\,
      I5 => \FSM_sequential_State[2]_i_5_n_0\,
      O => \FSM_sequential_State[2]_i_2_n_0\
    );
\FSM_sequential_State[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => \FSM_sequential_State[2]_i_6_n_0\,
      I1 => \clk_cntr_reg_n_0_[19]\,
      I2 => \clk_cntr_reg_n_0_[18]\,
      I3 => \clk_cntr_reg_n_0_[21]\,
      I4 => \clk_cntr_reg_n_0_[20]\,
      I5 => \FSM_sequential_State[2]_i_7_n_0\,
      O => \FSM_sequential_State[2]_i_3_n_0\
    );
\FSM_sequential_State[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[7]\,
      I1 => \clk_cntr_reg_n_0_[6]\,
      I2 => \clk_cntr_reg_n_0_[9]\,
      I3 => \clk_cntr_reg_n_0_[8]\,
      O => \FSM_sequential_State[2]_i_4_n_0\
    );
\FSM_sequential_State[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[12]\,
      I1 => \clk_cntr_reg_n_0_[13]\,
      I2 => \clk_cntr_reg_n_0_[10]\,
      I3 => \clk_cntr_reg_n_0_[11]\,
      I4 => \FSM_sequential_State[2]_i_8_n_0\,
      O => \FSM_sequential_State[2]_i_5_n_0\
    );
\FSM_sequential_State[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[23]\,
      I1 => \clk_cntr_reg_n_0_[22]\,
      I2 => \clk_cntr_reg_n_0_[25]\,
      I3 => \clk_cntr_reg_n_0_[24]\,
      O => \FSM_sequential_State[2]_i_6_n_0\
    );
\FSM_sequential_State[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[29]\,
      I1 => \clk_cntr_reg_n_0_[28]\,
      I2 => \clk_cntr_reg_n_0_[27]\,
      I3 => \clk_cntr_reg_n_0_[26]\,
      I4 => \clk_cntr_reg_n_0_[1]\,
      I5 => \clk_cntr_reg_n_0_[0]\,
      O => \FSM_sequential_State[2]_i_7_n_0\
    );
\FSM_sequential_State[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[15]\,
      I1 => \clk_cntr_reg_n_0_[14]\,
      I2 => \clk_cntr_reg_n_0_[16]\,
      I3 => \clk_cntr_reg_n_0_[17]\,
      O => \FSM_sequential_State[2]_i_8_n_0\
    );
\FSM_sequential_State_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \FSM_sequential_State[0]_i_1_n_0\,
      Q => \^out\(0),
      R => SR(0)
    );
\FSM_sequential_State_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \FSM_sequential_State[1]_i_1_n_0\,
      Q => \^out\(1),
      R => SR(0)
    );
\FSM_sequential_State_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \FSM_sequential_State[2]_i_1_n_0\,
      Q => \^out\(2),
      R => SR(0)
    );
clk_cntr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => clk_cntr0_carry_n_0,
      CO(2) => clk_cntr0_carry_n_1,
      CO(1) => clk_cntr0_carry_n_2,
      CO(0) => clk_cntr0_carry_n_3,
      CYINIT => \clk_cntr_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3) => clk_cntr0_carry_i_1_n_0,
      S(2) => clk_cntr0_carry_i_2_n_0,
      S(1) => clk_cntr0_carry_i_3_n_0,
      S(0) => clk_cntr0_carry_i_4_n_0
    );
\clk_cntr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => clk_cntr0_carry_n_0,
      CO(3) => \clk_cntr0_carry__0_n_0\,
      CO(2) => \clk_cntr0_carry__0_n_1\,
      CO(1) => \clk_cntr0_carry__0_n_2\,
      CO(0) => \clk_cntr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3) => \clk_cntr0_carry__0_i_1_n_0\,
      S(2) => \clk_cntr0_carry__0_i_2_n_0\,
      S(1) => \clk_cntr0_carry__0_i_3_n_0\,
      S(0) => \clk_cntr0_carry__0_i_4_n_0\
    );
\clk_cntr0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[8]\,
      O => \clk_cntr0_carry__0_i_1_n_0\
    );
\clk_cntr0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[7]\,
      O => \clk_cntr0_carry__0_i_2_n_0\
    );
\clk_cntr0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[6]\,
      O => \clk_cntr0_carry__0_i_3_n_0\
    );
\clk_cntr0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[5]\,
      O => \clk_cntr0_carry__0_i_4_n_0\
    );
\clk_cntr0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cntr0_carry__0_n_0\,
      CO(3) => \clk_cntr0_carry__1_n_0\,
      CO(2) => \clk_cntr0_carry__1_n_1\,
      CO(1) => \clk_cntr0_carry__1_n_2\,
      CO(0) => \clk_cntr0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3) => \clk_cntr0_carry__1_i_1_n_0\,
      S(2) => \clk_cntr0_carry__1_i_2_n_0\,
      S(1) => \clk_cntr0_carry__1_i_3_n_0\,
      S(0) => \clk_cntr0_carry__1_i_4_n_0\
    );
\clk_cntr0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[12]\,
      O => \clk_cntr0_carry__1_i_1_n_0\
    );
\clk_cntr0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[11]\,
      O => \clk_cntr0_carry__1_i_2_n_0\
    );
\clk_cntr0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[10]\,
      O => \clk_cntr0_carry__1_i_3_n_0\
    );
\clk_cntr0_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[9]\,
      O => \clk_cntr0_carry__1_i_4_n_0\
    );
\clk_cntr0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cntr0_carry__1_n_0\,
      CO(3) => \clk_cntr0_carry__2_n_0\,
      CO(2) => \clk_cntr0_carry__2_n_1\,
      CO(1) => \clk_cntr0_carry__2_n_2\,
      CO(0) => \clk_cntr0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3) => \clk_cntr0_carry__2_i_1_n_0\,
      S(2) => \clk_cntr0_carry__2_i_2_n_0\,
      S(1) => \clk_cntr0_carry__2_i_3_n_0\,
      S(0) => \clk_cntr0_carry__2_i_4_n_0\
    );
\clk_cntr0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[16]\,
      O => \clk_cntr0_carry__2_i_1_n_0\
    );
\clk_cntr0_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[15]\,
      O => \clk_cntr0_carry__2_i_2_n_0\
    );
\clk_cntr0_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[14]\,
      O => \clk_cntr0_carry__2_i_3_n_0\
    );
\clk_cntr0_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[13]\,
      O => \clk_cntr0_carry__2_i_4_n_0\
    );
\clk_cntr0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cntr0_carry__2_n_0\,
      CO(3) => \clk_cntr0_carry__3_n_0\,
      CO(2) => \clk_cntr0_carry__3_n_1\,
      CO(1) => \clk_cntr0_carry__3_n_2\,
      CO(0) => \clk_cntr0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(20 downto 17),
      S(3) => \clk_cntr0_carry__3_i_1_n_0\,
      S(2) => \clk_cntr0_carry__3_i_2_n_0\,
      S(1) => \clk_cntr0_carry__3_i_3_n_0\,
      S(0) => \clk_cntr0_carry__3_i_4_n_0\
    );
\clk_cntr0_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[20]\,
      O => \clk_cntr0_carry__3_i_1_n_0\
    );
\clk_cntr0_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[19]\,
      O => \clk_cntr0_carry__3_i_2_n_0\
    );
\clk_cntr0_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[18]\,
      O => \clk_cntr0_carry__3_i_3_n_0\
    );
\clk_cntr0_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[17]\,
      O => \clk_cntr0_carry__3_i_4_n_0\
    );
\clk_cntr0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cntr0_carry__3_n_0\,
      CO(3) => \clk_cntr0_carry__4_n_0\,
      CO(2) => \clk_cntr0_carry__4_n_1\,
      CO(1) => \clk_cntr0_carry__4_n_2\,
      CO(0) => \clk_cntr0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(24 downto 21),
      S(3) => \clk_cntr0_carry__4_i_1_n_0\,
      S(2) => \clk_cntr0_carry__4_i_2_n_0\,
      S(1) => \clk_cntr0_carry__4_i_3_n_0\,
      S(0) => \clk_cntr0_carry__4_i_4_n_0\
    );
\clk_cntr0_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[24]\,
      O => \clk_cntr0_carry__4_i_1_n_0\
    );
\clk_cntr0_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[23]\,
      O => \clk_cntr0_carry__4_i_2_n_0\
    );
\clk_cntr0_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[22]\,
      O => \clk_cntr0_carry__4_i_3_n_0\
    );
\clk_cntr0_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[21]\,
      O => \clk_cntr0_carry__4_i_4_n_0\
    );
\clk_cntr0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cntr0_carry__4_n_0\,
      CO(3) => \clk_cntr0_carry__5_n_0\,
      CO(2) => \clk_cntr0_carry__5_n_1\,
      CO(1) => \clk_cntr0_carry__5_n_2\,
      CO(0) => \clk_cntr0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(28 downto 25),
      S(3) => \clk_cntr0_carry__5_i_1_n_0\,
      S(2) => \clk_cntr0_carry__5_i_2_n_0\,
      S(1) => \clk_cntr0_carry__5_i_3_n_0\,
      S(0) => \clk_cntr0_carry__5_i_4_n_0\
    );
\clk_cntr0_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[28]\,
      O => \clk_cntr0_carry__5_i_1_n_0\
    );
\clk_cntr0_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[27]\,
      O => \clk_cntr0_carry__5_i_2_n_0\
    );
\clk_cntr0_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[26]\,
      O => \clk_cntr0_carry__5_i_3_n_0\
    );
\clk_cntr0_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[25]\,
      O => \clk_cntr0_carry__5_i_4_n_0\
    );
\clk_cntr0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cntr0_carry__5_n_0\,
      CO(3 downto 0) => \NLW_clk_cntr0_carry__6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_clk_cntr0_carry__6_O_UNCONNECTED\(3 downto 1),
      O(0) => data0(29),
      S(3 downto 1) => B"000",
      S(0) => \clk_cntr0_carry__6_i_1_n_0\
    );
\clk_cntr0_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[29]\,
      O => \clk_cntr0_carry__6_i_1_n_0\
    );
clk_cntr0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[4]\,
      O => clk_cntr0_carry_i_1_n_0
    );
clk_cntr0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[3]\,
      O => clk_cntr0_carry_i_2_n_0
    );
clk_cntr0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[2]\,
      O => clk_cntr0_carry_i_3_n_0
    );
clk_cntr0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[1]\,
      O => clk_cntr0_carry_i_4_n_0
    );
\clk_cntr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \clk_cntr[29]_i_2_n_0\,
      I1 => \clk_cntr_reg_n_0_[24]\,
      I2 => \clk_cntr_reg_n_0_[23]\,
      I3 => \clk_cntr[29]_i_3_n_0\,
      I4 => \clk_cntr[29]_i_4_n_0\,
      I5 => \clk_cntr_reg_n_0_[0]\,
      O => clk_cntr(0)
    );
\clk_cntr[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \clk_cntr[29]_i_2_n_0\,
      I1 => \clk_cntr_reg_n_0_[24]\,
      I2 => \clk_cntr_reg_n_0_[23]\,
      I3 => \clk_cntr[29]_i_3_n_0\,
      I4 => \clk_cntr[29]_i_4_n_0\,
      I5 => data0(10),
      O => clk_cntr(10)
    );
\clk_cntr[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \clk_cntr[29]_i_2_n_0\,
      I1 => \clk_cntr_reg_n_0_[24]\,
      I2 => \clk_cntr_reg_n_0_[23]\,
      I3 => \clk_cntr[29]_i_3_n_0\,
      I4 => \clk_cntr[29]_i_4_n_0\,
      I5 => data0(11),
      O => clk_cntr(11)
    );
\clk_cntr[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \clk_cntr[29]_i_2_n_0\,
      I1 => \clk_cntr_reg_n_0_[24]\,
      I2 => \clk_cntr_reg_n_0_[23]\,
      I3 => \clk_cntr[29]_i_3_n_0\,
      I4 => \clk_cntr[29]_i_4_n_0\,
      I5 => data0(12),
      O => clk_cntr(12)
    );
\clk_cntr[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \clk_cntr[29]_i_2_n_0\,
      I1 => \clk_cntr_reg_n_0_[24]\,
      I2 => \clk_cntr_reg_n_0_[23]\,
      I3 => \clk_cntr[29]_i_3_n_0\,
      I4 => \clk_cntr[29]_i_4_n_0\,
      I5 => data0(13),
      O => clk_cntr(13)
    );
\clk_cntr[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \clk_cntr[29]_i_2_n_0\,
      I1 => \clk_cntr_reg_n_0_[24]\,
      I2 => \clk_cntr_reg_n_0_[23]\,
      I3 => \clk_cntr[29]_i_3_n_0\,
      I4 => \clk_cntr[29]_i_4_n_0\,
      I5 => data0(14),
      O => clk_cntr(14)
    );
\clk_cntr[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \clk_cntr[29]_i_2_n_0\,
      I1 => \clk_cntr_reg_n_0_[24]\,
      I2 => \clk_cntr_reg_n_0_[23]\,
      I3 => \clk_cntr[29]_i_3_n_0\,
      I4 => \clk_cntr[29]_i_4_n_0\,
      I5 => data0(15),
      O => clk_cntr(15)
    );
\clk_cntr[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \clk_cntr[29]_i_2_n_0\,
      I1 => \clk_cntr_reg_n_0_[24]\,
      I2 => \clk_cntr_reg_n_0_[23]\,
      I3 => \clk_cntr[29]_i_3_n_0\,
      I4 => \clk_cntr[29]_i_4_n_0\,
      I5 => data0(16),
      O => clk_cntr(16)
    );
\clk_cntr[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \clk_cntr[29]_i_2_n_0\,
      I1 => \clk_cntr_reg_n_0_[24]\,
      I2 => \clk_cntr_reg_n_0_[23]\,
      I3 => \clk_cntr[29]_i_3_n_0\,
      I4 => \clk_cntr[29]_i_4_n_0\,
      I5 => data0(17),
      O => clk_cntr(17)
    );
\clk_cntr[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \clk_cntr[29]_i_2_n_0\,
      I1 => \clk_cntr_reg_n_0_[24]\,
      I2 => \clk_cntr_reg_n_0_[23]\,
      I3 => \clk_cntr[29]_i_3_n_0\,
      I4 => \clk_cntr[29]_i_4_n_0\,
      I5 => data0(18),
      O => clk_cntr(18)
    );
\clk_cntr[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \clk_cntr[29]_i_2_n_0\,
      I1 => \clk_cntr_reg_n_0_[24]\,
      I2 => \clk_cntr_reg_n_0_[23]\,
      I3 => \clk_cntr[29]_i_3_n_0\,
      I4 => \clk_cntr[29]_i_4_n_0\,
      I5 => data0(19),
      O => clk_cntr(19)
    );
\clk_cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \clk_cntr[29]_i_2_n_0\,
      I1 => \clk_cntr_reg_n_0_[24]\,
      I2 => \clk_cntr_reg_n_0_[23]\,
      I3 => \clk_cntr[29]_i_3_n_0\,
      I4 => \clk_cntr[29]_i_4_n_0\,
      I5 => data0(1),
      O => clk_cntr(1)
    );
\clk_cntr[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \clk_cntr[29]_i_2_n_0\,
      I1 => \clk_cntr_reg_n_0_[24]\,
      I2 => \clk_cntr_reg_n_0_[23]\,
      I3 => \clk_cntr[29]_i_3_n_0\,
      I4 => \clk_cntr[29]_i_4_n_0\,
      I5 => data0(20),
      O => clk_cntr(20)
    );
\clk_cntr[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \clk_cntr[29]_i_2_n_0\,
      I1 => \clk_cntr_reg_n_0_[24]\,
      I2 => \clk_cntr_reg_n_0_[23]\,
      I3 => \clk_cntr[29]_i_3_n_0\,
      I4 => \clk_cntr[29]_i_4_n_0\,
      I5 => data0(21),
      O => clk_cntr(21)
    );
\clk_cntr[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \clk_cntr[29]_i_2_n_0\,
      I1 => \clk_cntr_reg_n_0_[24]\,
      I2 => \clk_cntr_reg_n_0_[23]\,
      I3 => \clk_cntr[29]_i_3_n_0\,
      I4 => \clk_cntr[29]_i_4_n_0\,
      I5 => data0(22),
      O => clk_cntr(22)
    );
\clk_cntr[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \clk_cntr[29]_i_2_n_0\,
      I1 => \clk_cntr_reg_n_0_[24]\,
      I2 => \clk_cntr_reg_n_0_[23]\,
      I3 => \clk_cntr[29]_i_3_n_0\,
      I4 => \clk_cntr[29]_i_4_n_0\,
      I5 => data0(23),
      O => clk_cntr(23)
    );
\clk_cntr[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \clk_cntr[29]_i_2_n_0\,
      I1 => \clk_cntr_reg_n_0_[24]\,
      I2 => \clk_cntr_reg_n_0_[23]\,
      I3 => \clk_cntr[29]_i_3_n_0\,
      I4 => \clk_cntr[29]_i_4_n_0\,
      I5 => data0(24),
      O => clk_cntr(24)
    );
\clk_cntr[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \clk_cntr[29]_i_2_n_0\,
      I1 => \clk_cntr_reg_n_0_[24]\,
      I2 => \clk_cntr_reg_n_0_[23]\,
      I3 => \clk_cntr[29]_i_3_n_0\,
      I4 => \clk_cntr[29]_i_4_n_0\,
      I5 => data0(25),
      O => clk_cntr(25)
    );
\clk_cntr[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \clk_cntr[29]_i_2_n_0\,
      I1 => \clk_cntr_reg_n_0_[24]\,
      I2 => \clk_cntr_reg_n_0_[23]\,
      I3 => \clk_cntr[29]_i_3_n_0\,
      I4 => \clk_cntr[29]_i_4_n_0\,
      I5 => data0(26),
      O => clk_cntr(26)
    );
\clk_cntr[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \clk_cntr[29]_i_2_n_0\,
      I1 => \clk_cntr_reg_n_0_[24]\,
      I2 => \clk_cntr_reg_n_0_[23]\,
      I3 => \clk_cntr[29]_i_3_n_0\,
      I4 => \clk_cntr[29]_i_4_n_0\,
      I5 => data0(27),
      O => clk_cntr(27)
    );
\clk_cntr[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \clk_cntr[29]_i_2_n_0\,
      I1 => \clk_cntr_reg_n_0_[24]\,
      I2 => \clk_cntr_reg_n_0_[23]\,
      I3 => \clk_cntr[29]_i_3_n_0\,
      I4 => \clk_cntr[29]_i_4_n_0\,
      I5 => data0(28),
      O => clk_cntr(28)
    );
\clk_cntr[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \clk_cntr[29]_i_2_n_0\,
      I1 => \clk_cntr_reg_n_0_[24]\,
      I2 => \clk_cntr_reg_n_0_[23]\,
      I3 => \clk_cntr[29]_i_3_n_0\,
      I4 => \clk_cntr[29]_i_4_n_0\,
      I5 => data0(29),
      O => clk_cntr(29)
    );
\clk_cntr[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \clk_cntr[29]_i_5_n_0\,
      I1 => \clk_cntr_reg_n_0_[5]\,
      I2 => \clk_cntr_reg_n_0_[4]\,
      I3 => \clk_cntr_reg_n_0_[3]\,
      I4 => \clk_cntr_reg_n_0_[2]\,
      O => \clk_cntr[29]_i_2_n_0\
    );
\clk_cntr[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \clk_cntr[29]_i_6_n_0\,
      I1 => \clk_cntr_reg_n_0_[21]\,
      I2 => \clk_cntr_reg_n_0_[20]\,
      I3 => \clk_cntr_reg_n_0_[18]\,
      I4 => \clk_cntr_reg_n_0_[29]\,
      I5 => \clk_cntr[29]_i_7_n_0\,
      O => \clk_cntr[29]_i_3_n_0\
    );
\clk_cntr[29]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[6]\,
      I1 => \clk_cntr_reg_n_0_[27]\,
      I2 => \clk_cntr_reg_n_0_[8]\,
      I3 => \clk_cntr_reg_n_0_[9]\,
      O => \clk_cntr[29]_i_4_n_0\
    );
\clk_cntr[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[13]\,
      I1 => \clk_cntr_reg_n_0_[12]\,
      I2 => \clk_cntr_reg_n_0_[11]\,
      I3 => \clk_cntr_reg_n_0_[10]\,
      I4 => \clk_cntr_reg_n_0_[0]\,
      I5 => \clk_cntr_reg_n_0_[1]\,
      O => \clk_cntr[29]_i_5_n_0\
    );
\clk_cntr[29]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[15]\,
      I1 => \clk_cntr_reg_n_0_[16]\,
      I2 => \clk_cntr_reg_n_0_[25]\,
      I3 => \clk_cntr_reg_n_0_[14]\,
      O => \clk_cntr[29]_i_6_n_0\
    );
\clk_cntr[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \clk_cntr_reg_n_0_[19]\,
      I1 => \clk_cntr_reg_n_0_[28]\,
      I2 => \clk_cntr_reg_n_0_[26]\,
      I3 => \clk_cntr_reg_n_0_[7]\,
      I4 => \clk_cntr_reg_n_0_[22]\,
      I5 => \clk_cntr_reg_n_0_[17]\,
      O => \clk_cntr[29]_i_7_n_0\
    );
\clk_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \clk_cntr[29]_i_2_n_0\,
      I1 => \clk_cntr_reg_n_0_[24]\,
      I2 => \clk_cntr_reg_n_0_[23]\,
      I3 => \clk_cntr[29]_i_3_n_0\,
      I4 => \clk_cntr[29]_i_4_n_0\,
      I5 => data0(2),
      O => clk_cntr(2)
    );
\clk_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \clk_cntr[29]_i_2_n_0\,
      I1 => \clk_cntr_reg_n_0_[24]\,
      I2 => \clk_cntr_reg_n_0_[23]\,
      I3 => \clk_cntr[29]_i_3_n_0\,
      I4 => \clk_cntr[29]_i_4_n_0\,
      I5 => data0(3),
      O => clk_cntr(3)
    );
\clk_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \clk_cntr[29]_i_2_n_0\,
      I1 => \clk_cntr_reg_n_0_[24]\,
      I2 => \clk_cntr_reg_n_0_[23]\,
      I3 => \clk_cntr[29]_i_3_n_0\,
      I4 => \clk_cntr[29]_i_4_n_0\,
      I5 => data0(4),
      O => clk_cntr(4)
    );
\clk_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \clk_cntr[29]_i_2_n_0\,
      I1 => \clk_cntr_reg_n_0_[24]\,
      I2 => \clk_cntr_reg_n_0_[23]\,
      I3 => \clk_cntr[29]_i_3_n_0\,
      I4 => \clk_cntr[29]_i_4_n_0\,
      I5 => data0(5),
      O => clk_cntr(5)
    );
\clk_cntr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \clk_cntr[29]_i_2_n_0\,
      I1 => \clk_cntr_reg_n_0_[24]\,
      I2 => \clk_cntr_reg_n_0_[23]\,
      I3 => \clk_cntr[29]_i_3_n_0\,
      I4 => \clk_cntr[29]_i_4_n_0\,
      I5 => data0(6),
      O => clk_cntr(6)
    );
\clk_cntr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \clk_cntr[29]_i_2_n_0\,
      I1 => \clk_cntr_reg_n_0_[24]\,
      I2 => \clk_cntr_reg_n_0_[23]\,
      I3 => \clk_cntr[29]_i_3_n_0\,
      I4 => \clk_cntr[29]_i_4_n_0\,
      I5 => data0(7),
      O => clk_cntr(7)
    );
\clk_cntr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \clk_cntr[29]_i_2_n_0\,
      I1 => \clk_cntr_reg_n_0_[24]\,
      I2 => \clk_cntr_reg_n_0_[23]\,
      I3 => \clk_cntr[29]_i_3_n_0\,
      I4 => \clk_cntr[29]_i_4_n_0\,
      I5 => data0(8),
      O => clk_cntr(8)
    );
\clk_cntr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \clk_cntr[29]_i_2_n_0\,
      I1 => \clk_cntr_reg_n_0_[24]\,
      I2 => \clk_cntr_reg_n_0_[23]\,
      I3 => \clk_cntr[29]_i_3_n_0\,
      I4 => \clk_cntr[29]_i_4_n_0\,
      I5 => data0(9),
      O => clk_cntr(9)
    );
\clk_cntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => clk_cntr(0),
      Q => \clk_cntr_reg_n_0_[0]\,
      R => SR(0)
    );
\clk_cntr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => clk_cntr(10),
      Q => \clk_cntr_reg_n_0_[10]\,
      R => SR(0)
    );
\clk_cntr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => clk_cntr(11),
      Q => \clk_cntr_reg_n_0_[11]\,
      R => SR(0)
    );
\clk_cntr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => clk_cntr(12),
      Q => \clk_cntr_reg_n_0_[12]\,
      R => SR(0)
    );
\clk_cntr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => clk_cntr(13),
      Q => \clk_cntr_reg_n_0_[13]\,
      R => SR(0)
    );
\clk_cntr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => clk_cntr(14),
      Q => \clk_cntr_reg_n_0_[14]\,
      R => SR(0)
    );
\clk_cntr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => clk_cntr(15),
      Q => \clk_cntr_reg_n_0_[15]\,
      R => SR(0)
    );
\clk_cntr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => clk_cntr(16),
      Q => \clk_cntr_reg_n_0_[16]\,
      R => SR(0)
    );
\clk_cntr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => clk_cntr(17),
      Q => \clk_cntr_reg_n_0_[17]\,
      R => SR(0)
    );
\clk_cntr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => clk_cntr(18),
      Q => \clk_cntr_reg_n_0_[18]\,
      R => SR(0)
    );
\clk_cntr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => clk_cntr(19),
      Q => \clk_cntr_reg_n_0_[19]\,
      R => SR(0)
    );
\clk_cntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => clk_cntr(1),
      Q => \clk_cntr_reg_n_0_[1]\,
      R => SR(0)
    );
\clk_cntr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => clk_cntr(20),
      Q => \clk_cntr_reg_n_0_[20]\,
      R => SR(0)
    );
\clk_cntr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => clk_cntr(21),
      Q => \clk_cntr_reg_n_0_[21]\,
      R => SR(0)
    );
\clk_cntr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => clk_cntr(22),
      Q => \clk_cntr_reg_n_0_[22]\,
      R => SR(0)
    );
\clk_cntr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => clk_cntr(23),
      Q => \clk_cntr_reg_n_0_[23]\,
      R => SR(0)
    );
\clk_cntr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => clk_cntr(24),
      Q => \clk_cntr_reg_n_0_[24]\,
      R => SR(0)
    );
\clk_cntr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => clk_cntr(25),
      Q => \clk_cntr_reg_n_0_[25]\,
      R => SR(0)
    );
\clk_cntr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => clk_cntr(26),
      Q => \clk_cntr_reg_n_0_[26]\,
      R => SR(0)
    );
\clk_cntr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => clk_cntr(27),
      Q => \clk_cntr_reg_n_0_[27]\,
      R => SR(0)
    );
\clk_cntr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => clk_cntr(28),
      Q => \clk_cntr_reg_n_0_[28]\,
      R => SR(0)
    );
\clk_cntr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => clk_cntr(29),
      Q => \clk_cntr_reg_n_0_[29]\,
      R => SR(0)
    );
\clk_cntr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => clk_cntr(2),
      Q => \clk_cntr_reg_n_0_[2]\,
      R => SR(0)
    );
\clk_cntr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => clk_cntr(3),
      Q => \clk_cntr_reg_n_0_[3]\,
      R => SR(0)
    );
\clk_cntr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => clk_cntr(4),
      Q => \clk_cntr_reg_n_0_[4]\,
      R => SR(0)
    );
\clk_cntr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => clk_cntr(5),
      Q => \clk_cntr_reg_n_0_[5]\,
      R => SR(0)
    );
\clk_cntr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => clk_cntr(6),
      Q => \clk_cntr_reg_n_0_[6]\,
      R => SR(0)
    );
\clk_cntr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => clk_cntr(7),
      Q => \clk_cntr_reg_n_0_[7]\,
      R => SR(0)
    );
\clk_cntr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => clk_cntr(8),
      Q => \clk_cntr_reg_n_0_[8]\,
      R => SR(0)
    );
\clk_cntr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => clk_cntr(9),
      Q => \clk_cntr_reg_n_0_[9]\,
      R => SR(0)
    );
\o_pixelData[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F8FFFF00F80000"
    )
        port map (
      I0 => \FSM_sequential_State_reg[0]_0\,
      I1 => \Digit3_reg[20]\(0),
      I2 => \Digit0_reg[0]\,
      I3 => \V_addr_reg[2]\,
      I4 => i_VDE,
      I5 => i_pixelData(0),
      O => o_pixelData(0)
    );
\o_pixelData[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F8FFFF00F80000"
    )
        port map (
      I0 => \FSM_sequential_State_reg[0]_0\,
      I1 => \Digit3_reg[20]\(7),
      I2 => \Digit0_reg[10]\,
      I3 => \V_addr_reg[2]\,
      I4 => i_VDE,
      I5 => i_pixelData(7),
      O => o_pixelData(7)
    );
\o_pixelData[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F8FFFF00F80000"
    )
        port map (
      I0 => \FSM_sequential_State_reg[0]_0\,
      I1 => \Digit3_reg[20]\(8),
      I2 => \Digit0_reg[11]\,
      I3 => \V_addr_reg[2]\,
      I4 => i_VDE,
      I5 => i_pixelData(8),
      O => o_pixelData(8)
    );
\o_pixelData[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F8FFFF00F80000"
    )
        port map (
      I0 => \FSM_sequential_State_reg[0]_0\,
      I1 => \Digit3_reg[20]\(9),
      I2 => \Digit0_reg[12]\,
      I3 => \V_addr_reg[2]\,
      I4 => i_VDE,
      I5 => i_pixelData(9),
      O => o_pixelData(9)
    );
\o_pixelData[16]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F8FFFF00F80000"
    )
        port map (
      I0 => \FSM_sequential_State_reg[0]_0\,
      I1 => \Digit3_reg[20]\(10),
      I2 => \Digit0_reg[16]\,
      I3 => \V_addr_reg[2]\,
      I4 => i_VDE,
      I5 => i_pixelData(10),
      O => o_pixelData(10)
    );
\o_pixelData[17]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F8FFFF00F80000"
    )
        port map (
      I0 => \FSM_sequential_State_reg[0]_0\,
      I1 => \Digit3_reg[20]\(11),
      I2 => \Digit0_reg[17]\,
      I3 => \V_addr_reg[2]\,
      I4 => i_VDE,
      I5 => i_pixelData(11),
      O => o_pixelData(11)
    );
\o_pixelData[18]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F8FFFF00F80000"
    )
        port map (
      I0 => \FSM_sequential_State_reg[0]_0\,
      I1 => \Digit3_reg[20]\(12),
      I2 => \Digit0_reg[18]\,
      I3 => \V_addr_reg[2]\,
      I4 => i_VDE,
      I5 => i_pixelData(12),
      O => o_pixelData(12)
    );
\o_pixelData[19]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F8FFFF00F80000"
    )
        port map (
      I0 => \FSM_sequential_State_reg[0]_0\,
      I1 => \Digit3_reg[20]\(13),
      I2 => \Digit0_reg[19]\,
      I3 => \V_addr_reg[2]\,
      I4 => i_VDE,
      I5 => i_pixelData(13),
      O => o_pixelData(13)
    );
\o_pixelData[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F8FFFF00F80000"
    )
        port map (
      I0 => \FSM_sequential_State_reg[0]_0\,
      I1 => \Digit3_reg[20]\(1),
      I2 => \Digit0_reg[1]\,
      I3 => \V_addr_reg[2]\,
      I4 => i_VDE,
      I5 => i_pixelData(1),
      O => o_pixelData(1)
    );
\o_pixelData[20]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F8FFFF00F80000"
    )
        port map (
      I0 => \FSM_sequential_State_reg[0]_0\,
      I1 => \Digit3_reg[20]\(14),
      I2 => \Digit0_reg[20]\,
      I3 => \V_addr_reg[2]\,
      I4 => i_VDE,
      I5 => i_pixelData(14),
      O => o_pixelData(14)
    );
\o_pixelData[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F8FFFF00F80000"
    )
        port map (
      I0 => \FSM_sequential_State_reg[0]_0\,
      I1 => \Digit3_reg[20]\(2),
      I2 => \Digit0_reg[2]\,
      I3 => \V_addr_reg[2]\,
      I4 => i_VDE,
      I5 => i_pixelData(2),
      O => o_pixelData(2)
    );
\o_pixelData[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F8FFFF00F80000"
    )
        port map (
      I0 => \FSM_sequential_State_reg[0]_0\,
      I1 => \Digit3_reg[20]\(3),
      I2 => \Digit0_reg[3]\,
      I3 => \V_addr_reg[2]\,
      I4 => i_VDE,
      I5 => i_pixelData(3),
      O => o_pixelData(3)
    );
\o_pixelData[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F8FFFF00F80000"
    )
        port map (
      I0 => \FSM_sequential_State_reg[0]_0\,
      I1 => \Digit3_reg[20]\(4),
      I2 => \Digit0_reg[4]\,
      I3 => \V_addr_reg[2]\,
      I4 => i_VDE,
      I5 => i_pixelData(4),
      O => o_pixelData(4)
    );
\o_pixelData[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F8FFFF00F80000"
    )
        port map (
      I0 => \FSM_sequential_State_reg[0]_0\,
      I1 => \Digit3_reg[20]\(5),
      I2 => \Digit0_reg[8]\,
      I3 => \V_addr_reg[2]\,
      I4 => i_VDE,
      I5 => i_pixelData(5),
      O => o_pixelData(5)
    );
\o_pixelData[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F8FFFF00F80000"
    )
        port map (
      I0 => \FSM_sequential_State_reg[0]_0\,
      I1 => \Digit3_reg[20]\(6),
      I2 => \Digit0_reg[9]\,
      I3 => \V_addr_reg[2]\,
      I4 => i_VDE,
      I5 => i_pixelData(6),
      O => o_pixelData(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zsys_ImageProcess_0_0_embos is
  port (
    gray112 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gray11_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gray111 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gray11_reg[7]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gray002 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gray00_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gray001 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gray00_reg[7]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gray1120_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    gray0021_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gray00_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \D00IN_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    \gray1120_in__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \D11IN_reg[14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gray0021_in__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \D00IN_reg[14]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zsys_ImageProcess_0_0_embos : entity is "embos";
end zsys_ImageProcess_0_0_embos;

architecture STRUCTURE of zsys_ImageProcess_0_0_embos is
  signal \^di\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \Dout[16]_i_1_n_0\ : STD_LOGIC;
  signal \Dout[17]_i_1_n_0\ : STD_LOGIC;
  signal \Dout[18]_i_1_n_0\ : STD_LOGIC;
  signal \Dout[19]_i_1_n_0\ : STD_LOGIC;
  signal \Dout[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \Dout[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \Dout[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \Dout[23]_i_1__0_n_0\ : STD_LOGIC;
  signal gray00 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal gray000 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^gray001\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^gray002\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^gray0021_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gray00[3]_i_5_n_0\ : STD_LOGIC;
  signal \gray00[3]_i_6_n_0\ : STD_LOGIC;
  signal \gray00[3]_i_7_n_0\ : STD_LOGIC;
  signal \gray00[3]_i_8_n_0\ : STD_LOGIC;
  signal \gray00[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \gray00[7]_i_6_n_0\ : STD_LOGIC;
  signal \gray00[7]_i_7_n_0\ : STD_LOGIC;
  signal \gray00[7]_i_8_n_0\ : STD_LOGIC;
  signal \^gray00_reg[3]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gray00_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gray00_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gray00_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gray00_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \^gray00_reg[7]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^gray00_reg[7]_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gray00_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gray00_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gray00_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gray00_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal gray110 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^gray111\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^gray112\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^gray1120_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gray11[3]_i_5_n_0\ : STD_LOGIC;
  signal \gray11[3]_i_6_n_0\ : STD_LOGIC;
  signal \gray11[3]_i_7_n_0\ : STD_LOGIC;
  signal \gray11[3]_i_8_n_0\ : STD_LOGIC;
  signal \gray11[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \gray11[7]_i_6_n_0\ : STD_LOGIC;
  signal \gray11[7]_i_7_n_0\ : STD_LOGIC;
  signal \gray11[7]_i_8_n_0\ : STD_LOGIC;
  signal \gray11_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gray11_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gray11_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gray11_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \^gray11_reg[7]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^gray11_reg[7]_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gray11_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gray11_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gray11_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gray11_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gray11_reg_n_0_[0]\ : STD_LOGIC;
  signal \gray11_reg_n_0_[1]\ : STD_LOGIC;
  signal \gray11_reg_n_0_[2]\ : STD_LOGIC;
  signal \gray11_reg_n_0_[3]\ : STD_LOGIC;
  signal \gray11_reg_n_0_[4]\ : STD_LOGIC;
  signal \gray11_reg_n_0_[5]\ : STD_LOGIC;
  signal \gray11_reg_n_0_[6]\ : STD_LOGIC;
  signal \gray11_reg_n_0_[7]\ : STD_LOGIC;
  signal \gray11_reg_n_0_[8]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \tmp[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_3_n_0\ : STD_LOGIC;
  signal \tmp[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \tmp_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_gray00_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gray00_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gray11_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gray11_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Dout[16]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \Dout[17]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \Dout[18]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \Dout[19]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \Dout[20]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \Dout[21]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \Dout[22]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \Dout[23]_i_1__0\ : label is "soft_lutpair47";
  attribute HLUTNM : string;
  attribute HLUTNM of \gray00[3]_i_2\ : label is "lutpair336";
  attribute HLUTNM of \gray00[3]_i_3\ : label is "lutpair335";
  attribute HLUTNM of \gray00[3]_i_4__0\ : label is "lutpair396";
  attribute HLUTNM of \gray00[3]_i_5\ : label is "lutpair337";
  attribute HLUTNM of \gray00[3]_i_6\ : label is "lutpair336";
  attribute HLUTNM of \gray00[3]_i_7\ : label is "lutpair335";
  attribute HLUTNM of \gray00[3]_i_8\ : label is "lutpair396";
  attribute SOFT_HLUTNM of \gray00[7]_i_11\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \gray00[7]_i_12\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \gray00[7]_i_14\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \gray00[7]_i_15\ : label is "soft_lutpair46";
  attribute HLUTNM of \gray00[7]_i_4\ : label is "lutpair337";
  attribute HLUTNM of \gray11[3]_i_2\ : label is "lutpair333";
  attribute HLUTNM of \gray11[3]_i_3\ : label is "lutpair332";
  attribute HLUTNM of \gray11[3]_i_4__0\ : label is "lutpair395";
  attribute HLUTNM of \gray11[3]_i_5\ : label is "lutpair334";
  attribute HLUTNM of \gray11[3]_i_6\ : label is "lutpair333";
  attribute HLUTNM of \gray11[3]_i_7\ : label is "lutpair332";
  attribute HLUTNM of \gray11[3]_i_8\ : label is "lutpair395";
  attribute SOFT_HLUTNM of \gray11[7]_i_11\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \gray11[7]_i_12\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \gray11[7]_i_14\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \gray11[7]_i_15\ : label is "soft_lutpair44";
  attribute HLUTNM of \gray11[7]_i_4\ : label is "lutpair334";
begin
  DI(2 downto 0) <= \^di\(2 downto 0);
  gray001(5 downto 0) <= \^gray001\(5 downto 0);
  gray002(5 downto 0) <= \^gray002\(5 downto 0);
  gray0021_in(0) <= \^gray0021_in\(0);
  \gray00_reg[3]_0\(2 downto 0) <= \^gray00_reg[3]_0\(2 downto 0);
  \gray00_reg[7]_0\(2 downto 0) <= \^gray00_reg[7]_0\(2 downto 0);
  \gray00_reg[7]_1\(2 downto 0) <= \^gray00_reg[7]_1\(2 downto 0);
  gray111(5 downto 0) <= \^gray111\(5 downto 0);
  gray112(5 downto 0) <= \^gray112\(5 downto 0);
  gray1120_in(0) <= \^gray1120_in\(0);
  \gray11_reg[7]_0\(2 downto 0) <= \^gray11_reg[7]_0\(2 downto 0);
  \gray11_reg[7]_1\(2 downto 0) <= \^gray11_reg[7]_1\(2 downto 0);
\Dout[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F0E"
    )
        port map (
      I0 => tmp(8),
      I1 => tmp(9),
      I2 => tmp(10),
      I3 => tmp(0),
      O => \Dout[16]_i_1_n_0\
    );
\Dout[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F0E"
    )
        port map (
      I0 => tmp(8),
      I1 => tmp(9),
      I2 => tmp(10),
      I3 => tmp(1),
      O => \Dout[17]_i_1_n_0\
    );
\Dout[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F0E"
    )
        port map (
      I0 => tmp(8),
      I1 => tmp(9),
      I2 => tmp(10),
      I3 => tmp(2),
      O => \Dout[18]_i_1_n_0\
    );
\Dout[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F0E"
    )
        port map (
      I0 => tmp(8),
      I1 => tmp(9),
      I2 => tmp(10),
      I3 => tmp(3),
      O => \Dout[19]_i_1_n_0\
    );
\Dout[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F0E"
    )
        port map (
      I0 => tmp(8),
      I1 => tmp(9),
      I2 => tmp(10),
      I3 => tmp(4),
      O => \Dout[20]_i_1__0_n_0\
    );
\Dout[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F0E"
    )
        port map (
      I0 => tmp(8),
      I1 => tmp(9),
      I2 => tmp(10),
      I3 => tmp(5),
      O => \Dout[21]_i_1__0_n_0\
    );
\Dout[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F0E"
    )
        port map (
      I0 => tmp(8),
      I1 => tmp(9),
      I2 => tmp(10),
      I3 => tmp(6),
      O => \Dout[22]_i_1__0_n_0\
    );
\Dout[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F0E"
    )
        port map (
      I0 => tmp(8),
      I1 => tmp(9),
      I2 => tmp(10),
      I3 => tmp(7),
      O => \Dout[23]_i_1__0_n_0\
    );
\Dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout[16]_i_1_n_0\,
      Q => Dout(0),
      R => SR(0)
    );
\Dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout[17]_i_1_n_0\,
      Q => Dout(1),
      R => SR(0)
    );
\Dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout[18]_i_1_n_0\,
      Q => Dout(2),
      R => SR(0)
    );
\Dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout[19]_i_1_n_0\,
      Q => Dout(3),
      R => SR(0)
    );
\Dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout[20]_i_1__0_n_0\,
      Q => Dout(4),
      R => SR(0)
    );
\Dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout[21]_i_1__0_n_0\,
      Q => Dout(5),
      R => SR(0)
    );
\Dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout[22]_i_1__0_n_0\,
      Q => Dout(6),
      R => SR(0)
    );
\Dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout[23]_i_1__0_n_0\,
      Q => Dout(7),
      R => SR(0)
    );
\gray00[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC2B2BC22BC2C2BC"
    )
        port map (
      I0 => \D00IN_reg[23]\(10),
      I1 => \D00IN_reg[23]\(12),
      I2 => \D00IN_reg[23]\(14),
      I3 => \D00IN_reg[23]\(15),
      I4 => \D00IN_reg[23]\(13),
      I5 => \D00IN_reg[23]\(11),
      O => \^gray002\(2)
    );
\gray00[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC2B2BC22BC2C2BC"
    )
        port map (
      I0 => \D00IN_reg[23]\(2),
      I1 => \D00IN_reg[23]\(4),
      I2 => \D00IN_reg[23]\(6),
      I3 => \D00IN_reg[23]\(7),
      I4 => \D00IN_reg[23]\(5),
      I5 => \D00IN_reg[23]\(3),
      O => \^gray001\(2)
    );
\gray00[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D00IN_reg[23]\(17),
      I1 => \^gray00_reg[7]_1\(2),
      I2 => \D00IN_reg[23]\(19),
      I3 => \D00IN_reg[23]\(18),
      I4 => \^gray00_reg[7]_1\(1),
      O => \^gray00_reg[7]_1\(0)
    );
\gray00[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D00IN_reg[23]\(9),
      I1 => \^gray002\(3),
      I2 => \D00IN_reg[23]\(11),
      I3 => \D00IN_reg[23]\(10),
      I4 => \^gray002\(2),
      O => \^gray002\(1)
    );
\gray00[3]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D00IN_reg[23]\(1),
      I1 => \^gray001\(3),
      I2 => \D00IN_reg[23]\(3),
      I3 => \D00IN_reg[23]\(2),
      I4 => \^gray001\(2),
      O => \^gray001\(1)
    );
\gray00[3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D00IN_reg[23]\(16),
      I1 => \^gray00_reg[7]_1\(1),
      I2 => \D00IN_reg[23]\(18),
      I3 => \D00IN_reg[23]\(17),
      I4 => \^gray00_reg[7]_1\(0),
      O => \^gray0021_in\(0)
    );
\gray00[3]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D00IN_reg[23]\(8),
      I1 => \^gray002\(2),
      I2 => \D00IN_reg[23]\(10),
      I3 => \D00IN_reg[23]\(9),
      I4 => \^gray002\(1),
      O => \^gray002\(0)
    );
\gray00[3]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D00IN_reg[23]\(0),
      I1 => \^gray001\(2),
      I2 => \D00IN_reg[23]\(2),
      I3 => \D00IN_reg[23]\(1),
      I4 => \^gray001\(1),
      O => \^gray001\(0)
    );
\gray00[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^gray00_reg[7]_1\(1),
      I1 => \^gray002\(2),
      I2 => \^gray001\(2),
      O => \^gray00_reg[3]_0\(2)
    );
\gray00[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^gray00_reg[7]_1\(0),
      I1 => \^gray002\(1),
      I2 => \^gray001\(1),
      O => \^gray00_reg[3]_0\(1)
    );
\gray00[3]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^gray0021_in\(0),
      I1 => \^gray002\(0),
      I2 => \^gray001\(0),
      O => \^gray00_reg[3]_0\(0)
    );
\gray00[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^gray00_reg[7]_1\(2),
      I1 => \^gray002\(3),
      I2 => \^gray001\(3),
      I3 => \^gray00_reg[3]_0\(2),
      O => \gray00[3]_i_5_n_0\
    );
\gray00[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^gray00_reg[7]_1\(1),
      I1 => \^gray002\(2),
      I2 => \^gray001\(2),
      I3 => \^gray00_reg[3]_0\(1),
      O => \gray00[3]_i_6_n_0\
    );
\gray00[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^gray00_reg[7]_1\(0),
      I1 => \^gray002\(1),
      I2 => \^gray001\(1),
      I3 => \^gray00_reg[3]_0\(0),
      O => \gray00[3]_i_7_n_0\
    );
\gray00[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^gray0021_in\(0),
      I1 => \^gray002\(0),
      I2 => \^gray001\(0),
      O => \gray00[3]_i_8_n_0\
    );
\gray00[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC2B2BC22BC2C2BC"
    )
        port map (
      I0 => \D00IN_reg[23]\(18),
      I1 => \D00IN_reg[23]\(20),
      I2 => \D00IN_reg[23]\(22),
      I3 => \D00IN_reg[23]\(23),
      I4 => \D00IN_reg[23]\(21),
      I5 => \D00IN_reg[23]\(19),
      O => \^gray00_reg[7]_1\(1)
    );
\gray00[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \D00IN_reg[23]\(5),
      I1 => \D00IN_reg[23]\(6),
      I2 => \D00IN_reg[23]\(7),
      O => \^gray001\(5)
    );
\gray00[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B22C"
    )
        port map (
      I0 => \D00IN_reg[23]\(12),
      I1 => \D00IN_reg[23]\(14),
      I2 => \D00IN_reg[23]\(15),
      I3 => \D00IN_reg[23]\(13),
      O => \^gray002\(4)
    );
\gray00[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B22C"
    )
        port map (
      I0 => \D00IN_reg[23]\(4),
      I1 => \D00IN_reg[23]\(6),
      I2 => \D00IN_reg[23]\(7),
      I3 => \D00IN_reg[23]\(5),
      O => \^gray001\(4)
    );
\gray00[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CB2CB2C"
    )
        port map (
      I0 => \D00IN_reg[23]\(19),
      I1 => \D00IN_reg[23]\(21),
      I2 => \D00IN_reg[23]\(22),
      I3 => \D00IN_reg[23]\(23),
      I4 => \D00IN_reg[23]\(20),
      O => \^gray00_reg[7]_1\(2)
    );
\gray00[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CB2CB2C"
    )
        port map (
      I0 => \D00IN_reg[23]\(11),
      I1 => \D00IN_reg[23]\(13),
      I2 => \D00IN_reg[23]\(14),
      I3 => \D00IN_reg[23]\(15),
      I4 => \D00IN_reg[23]\(12),
      O => \^gray002\(3)
    );
\gray00[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CB2CB2C"
    )
        port map (
      I0 => \D00IN_reg[23]\(3),
      I1 => \D00IN_reg[23]\(5),
      I2 => \D00IN_reg[23]\(6),
      I3 => \D00IN_reg[23]\(7),
      I4 => \D00IN_reg[23]\(4),
      O => \^gray001\(3)
    );
\gray00[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF626200"
    )
        port map (
      I0 => \D00IN_reg[23]\(23),
      I1 => \D00IN_reg[23]\(22),
      I2 => \D00IN_reg[23]\(21),
      I3 => \^gray002\(5),
      I4 => \^gray001\(5),
      O => \^gray00_reg[7]_0\(2)
    );
\gray00[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9E189E180000"
    )
        port map (
      I0 => \D00IN_reg[23]\(21),
      I1 => \D00IN_reg[23]\(23),
      I2 => \D00IN_reg[23]\(22),
      I3 => \D00IN_reg[23]\(20),
      I4 => \^gray002\(4),
      I5 => \^gray001\(4),
      O => \^gray00_reg[7]_0\(1)
    );
\gray00[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^gray00_reg[7]_1\(2),
      I1 => \^gray002\(3),
      I2 => \^gray001\(3),
      O => \^gray00_reg[7]_0\(0)
    );
\gray00[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \D00IN_reg[23]\(23),
      I1 => \D00IN_reg[23]\(22),
      I2 => \D00IN_reg[23]\(14),
      I3 => \D00IN_reg[23]\(15),
      I4 => \D00IN_reg[23]\(6),
      I5 => \D00IN_reg[23]\(7),
      O => \gray00[7]_i_5__0_n_0\
    );
\gray00[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \^gray00_reg[7]_0\(2),
      I1 => \D00IN_reg[23]\(7),
      I2 => \D00IN_reg[23]\(6),
      I3 => \D00IN_reg[14]\(0),
      I4 => \D00IN_reg[23]\(22),
      I5 => \D00IN_reg[23]\(23),
      O => \gray00[7]_i_6_n_0\
    );
\gray00[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696696969969696"
    )
        port map (
      I0 => \^gray00_reg[7]_0\(1),
      I1 => \^gray001\(5),
      I2 => \^gray002\(5),
      I3 => \D00IN_reg[23]\(21),
      I4 => \D00IN_reg[23]\(22),
      I5 => \D00IN_reg[23]\(23),
      O => \gray00[7]_i_7_n_0\
    );
\gray00[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^gray00_reg[7]_0\(0),
      I1 => \^gray001\(4),
      I2 => \^gray002\(4),
      I3 => \gray0021_in__0\(0),
      O => \gray00[7]_i_8_n_0\
    );
\gray00[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \D00IN_reg[23]\(13),
      I1 => \D00IN_reg[23]\(14),
      I2 => \D00IN_reg[23]\(15),
      O => \^gray002\(5)
    );
\gray00_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray000(0),
      Q => gray00(0),
      R => SR(0)
    );
\gray00_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray000(1),
      Q => gray00(1),
      R => SR(0)
    );
\gray00_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray000(2),
      Q => gray00(2),
      R => SR(0)
    );
\gray00_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray000(3),
      Q => gray00(3),
      R => SR(0)
    );
\gray00_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gray00_reg[3]_i_1_n_0\,
      CO(2) => \gray00_reg[3]_i_1_n_1\,
      CO(1) => \gray00_reg[3]_i_1_n_2\,
      CO(0) => \gray00_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^gray00_reg[3]_0\(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => gray000(3 downto 0),
      S(3) => \gray00[3]_i_5_n_0\,
      S(2) => \gray00[3]_i_6_n_0\,
      S(1) => \gray00[3]_i_7_n_0\,
      S(0) => \gray00[3]_i_8_n_0\
    );
\gray00_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray000(4),
      Q => gray00(4),
      R => SR(0)
    );
\gray00_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray000(5),
      Q => gray00(5),
      R => SR(0)
    );
\gray00_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray000(6),
      Q => gray00(6),
      R => SR(0)
    );
\gray00_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray000(7),
      Q => gray00(7),
      R => SR(0)
    );
\gray00_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gray00_reg[3]_i_1_n_0\,
      CO(3) => \gray00_reg[7]_i_1_n_0\,
      CO(2) => \gray00_reg[7]_i_1_n_1\,
      CO(1) => \gray00_reg[7]_i_1_n_2\,
      CO(0) => \gray00_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^gray00_reg[7]_0\(2 downto 0),
      O(3 downto 0) => gray000(7 downto 4),
      S(3) => \gray00[7]_i_5__0_n_0\,
      S(2) => \gray00[7]_i_6_n_0\,
      S(1) => \gray00[7]_i_7_n_0\,
      S(0) => \gray00[7]_i_8_n_0\
    );
\gray00_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray000(8),
      Q => gray00(8),
      R => SR(0)
    );
\gray00_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gray00_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_gray00_reg[8]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => gray000(8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gray00_reg[8]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\gray11[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC2B2BC22BC2C2BC"
    )
        port map (
      I0 => Q(10),
      I1 => Q(12),
      I2 => Q(14),
      I3 => Q(15),
      I4 => Q(13),
      I5 => Q(11),
      O => \^gray112\(2)
    );
\gray11[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC2B2BC22BC2C2BC"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(6),
      I3 => Q(7),
      I4 => Q(5),
      I5 => Q(3),
      O => \^gray111\(2)
    );
\gray11[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => Q(17),
      I1 => \^gray11_reg[7]_1\(2),
      I2 => Q(19),
      I3 => Q(18),
      I4 => \^gray11_reg[7]_1\(1),
      O => \^gray11_reg[7]_1\(0)
    );
\gray11[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => Q(9),
      I1 => \^gray112\(3),
      I2 => Q(11),
      I3 => Q(10),
      I4 => \^gray112\(2),
      O => \^gray112\(1)
    );
\gray11[3]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => Q(1),
      I1 => \^gray111\(3),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \^gray111\(2),
      O => \^gray111\(1)
    );
\gray11[3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => Q(16),
      I1 => \^gray11_reg[7]_1\(1),
      I2 => Q(18),
      I3 => Q(17),
      I4 => \^gray11_reg[7]_1\(0),
      O => \^gray1120_in\(0)
    );
\gray11[3]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => Q(8),
      I1 => \^gray112\(2),
      I2 => Q(10),
      I3 => Q(9),
      I4 => \^gray112\(1),
      O => \^gray112\(0)
    );
\gray11[3]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => Q(0),
      I1 => \^gray111\(2),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \^gray111\(1),
      O => \^gray111\(0)
    );
\gray11[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^gray11_reg[7]_1\(1),
      I1 => \^gray112\(2),
      I2 => \^gray111\(2),
      O => \^di\(2)
    );
\gray11[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^gray11_reg[7]_1\(0),
      I1 => \^gray112\(1),
      I2 => \^gray111\(1),
      O => \^di\(1)
    );
\gray11[3]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^gray1120_in\(0),
      I1 => \^gray112\(0),
      I2 => \^gray111\(0),
      O => \^di\(0)
    );
\gray11[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^gray11_reg[7]_1\(2),
      I1 => \^gray112\(3),
      I2 => \^gray111\(3),
      I3 => \^di\(2),
      O => \gray11[3]_i_5_n_0\
    );
\gray11[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^gray11_reg[7]_1\(1),
      I1 => \^gray112\(2),
      I2 => \^gray111\(2),
      I3 => \^di\(1),
      O => \gray11[3]_i_6_n_0\
    );
\gray11[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^gray11_reg[7]_1\(0),
      I1 => \^gray112\(1),
      I2 => \^gray111\(1),
      I3 => \^di\(0),
      O => \gray11[3]_i_7_n_0\
    );
\gray11[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^gray1120_in\(0),
      I1 => \^gray112\(0),
      I2 => \^gray111\(0),
      O => \gray11[3]_i_8_n_0\
    );
\gray11[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC2B2BC22BC2C2BC"
    )
        port map (
      I0 => Q(18),
      I1 => Q(20),
      I2 => Q(22),
      I3 => Q(23),
      I4 => Q(21),
      I5 => Q(19),
      O => \^gray11_reg[7]_1\(1)
    );
\gray11[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => Q(7),
      O => \^gray111\(5)
    );
\gray11[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B22C"
    )
        port map (
      I0 => Q(12),
      I1 => Q(14),
      I2 => Q(15),
      I3 => Q(13),
      O => \^gray112\(4)
    );
\gray11[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B22C"
    )
        port map (
      I0 => Q(4),
      I1 => Q(6),
      I2 => Q(7),
      I3 => Q(5),
      O => \^gray111\(4)
    );
\gray11[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CB2CB2C"
    )
        port map (
      I0 => Q(19),
      I1 => Q(21),
      I2 => Q(22),
      I3 => Q(23),
      I4 => Q(20),
      O => \^gray11_reg[7]_1\(2)
    );
\gray11[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CB2CB2C"
    )
        port map (
      I0 => Q(11),
      I1 => Q(13),
      I2 => Q(14),
      I3 => Q(15),
      I4 => Q(12),
      O => \^gray112\(3)
    );
\gray11[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CB2CB2C"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => Q(4),
      O => \^gray111\(3)
    );
\gray11[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF626200"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => Q(21),
      I3 => \^gray112\(5),
      I4 => \^gray111\(5),
      O => \^gray11_reg[7]_0\(2)
    );
\gray11[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9E189E180000"
    )
        port map (
      I0 => Q(21),
      I1 => Q(23),
      I2 => Q(22),
      I3 => Q(20),
      I4 => \^gray112\(4),
      I5 => \^gray111\(4),
      O => \^gray11_reg[7]_0\(1)
    );
\gray11[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^gray11_reg[7]_1\(2),
      I1 => \^gray112\(3),
      I2 => \^gray111\(3),
      O => \^gray11_reg[7]_0\(0)
    );
\gray11[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => Q(14),
      I3 => Q(15),
      I4 => Q(6),
      I5 => Q(7),
      O => \gray11[7]_i_5__0_n_0\
    );
\gray11[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \^gray11_reg[7]_0\(2),
      I1 => Q(7),
      I2 => Q(6),
      I3 => \D11IN_reg[14]\(0),
      I4 => Q(22),
      I5 => Q(23),
      O => \gray11[7]_i_6_n_0\
    );
\gray11[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696696969969696"
    )
        port map (
      I0 => \^gray11_reg[7]_0\(1),
      I1 => \^gray111\(5),
      I2 => \^gray112\(5),
      I3 => Q(21),
      I4 => Q(22),
      I5 => Q(23),
      O => \gray11[7]_i_7_n_0\
    );
\gray11[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^gray11_reg[7]_0\(0),
      I1 => \^gray111\(4),
      I2 => \^gray112\(4),
      I3 => \gray1120_in__0\(0),
      O => \gray11[7]_i_8_n_0\
    );
\gray11[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => Q(13),
      I1 => Q(14),
      I2 => Q(15),
      O => \^gray112\(5)
    );
\gray11_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray110(0),
      Q => \gray11_reg_n_0_[0]\,
      R => SR(0)
    );
\gray11_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray110(1),
      Q => \gray11_reg_n_0_[1]\,
      R => SR(0)
    );
\gray11_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray110(2),
      Q => \gray11_reg_n_0_[2]\,
      R => SR(0)
    );
\gray11_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray110(3),
      Q => \gray11_reg_n_0_[3]\,
      R => SR(0)
    );
\gray11_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gray11_reg[3]_i_1_n_0\,
      CO(2) => \gray11_reg[3]_i_1_n_1\,
      CO(1) => \gray11_reg[3]_i_1_n_2\,
      CO(0) => \gray11_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^di\(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => gray110(3 downto 0),
      S(3) => \gray11[3]_i_5_n_0\,
      S(2) => \gray11[3]_i_6_n_0\,
      S(1) => \gray11[3]_i_7_n_0\,
      S(0) => \gray11[3]_i_8_n_0\
    );
\gray11_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray110(4),
      Q => \gray11_reg_n_0_[4]\,
      R => SR(0)
    );
\gray11_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray110(5),
      Q => \gray11_reg_n_0_[5]\,
      R => SR(0)
    );
\gray11_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray110(6),
      Q => \gray11_reg_n_0_[6]\,
      R => SR(0)
    );
\gray11_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray110(7),
      Q => \gray11_reg_n_0_[7]\,
      R => SR(0)
    );
\gray11_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gray11_reg[3]_i_1_n_0\,
      CO(3) => \gray11_reg[7]_i_1_n_0\,
      CO(2) => \gray11_reg[7]_i_1_n_1\,
      CO(1) => \gray11_reg[7]_i_1_n_2\,
      CO(0) => \gray11_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^gray11_reg[7]_0\(2 downto 0),
      O(3 downto 0) => gray110(7 downto 4),
      S(3) => \gray11[7]_i_5__0_n_0\,
      S(2) => \gray11[7]_i_6_n_0\,
      S(1) => \gray11[7]_i_7_n_0\,
      S(0) => \gray11[7]_i_8_n_0\
    );
\gray11_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray110(8),
      Q => \gray11_reg_n_0_[8]\,
      R => SR(0)
    );
\gray11_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gray11_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_gray11_reg[8]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => gray110(8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gray11_reg[8]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp[10]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => gray00(8),
      I1 => \gray11_reg_n_0_[8]\,
      O => \tmp[10]_i_2__0_n_0\
    );
\tmp[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \gray11_reg_n_0_[7]\,
      I1 => \gray11_reg_n_0_[8]\,
      I2 => gray00(8),
      O => \tmp[10]_i_3_n_0\
    );
\tmp[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gray00(3),
      I1 => \gray11_reg_n_0_[3]\,
      O => \tmp[3]_i_2__0_n_0\
    );
\tmp[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gray00(2),
      I1 => \gray11_reg_n_0_[2]\,
      O => \tmp[3]_i_3__0_n_0\
    );
\tmp[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gray00(1),
      I1 => \gray11_reg_n_0_[1]\,
      O => \tmp[3]_i_4_n_0\
    );
\tmp[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gray00(0),
      I1 => \gray11_reg_n_0_[0]\,
      O => \tmp[3]_i_5_n_0\
    );
\tmp[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gray11_reg_n_0_[7]\,
      O => \tmp[7]_i_2_n_0\
    );
\tmp[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gray11_reg_n_0_[7]\,
      I1 => gray00(7),
      O => \tmp[7]_i_3__0_n_0\
    );
\tmp[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gray00(6),
      I1 => \gray11_reg_n_0_[6]\,
      O => \tmp[7]_i_4__0_n_0\
    );
\tmp[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gray00(5),
      I1 => \gray11_reg_n_0_[5]\,
      O => \tmp[7]_i_5__0_n_0\
    );
\tmp[7]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gray00(4),
      I1 => \gray11_reg_n_0_[4]\,
      O => \tmp[7]_i_6__0_n_0\
    );
\tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => p_1_in(0),
      Q => tmp(0),
      R => SR(0)
    );
\tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => p_1_in(10),
      Q => tmp(10),
      R => SR(0)
    );
\tmp_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg[7]_i_1_n_0\,
      CO(3 downto 2) => \NLW_tmp_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_reg[10]_i_1_n_2\,
      CO(0) => \tmp_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"001",
      DI(0) => \gray11_reg_n_0_[7]\,
      O(3) => \NLW_tmp_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => p_1_in(10 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \tmp[10]_i_2__0_n_0\,
      S(0) => \tmp[10]_i_3_n_0\
    );
\tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => p_1_in(1),
      Q => tmp(1),
      R => SR(0)
    );
\tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => p_1_in(2),
      Q => tmp(2),
      R => SR(0)
    );
\tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => p_1_in(3),
      Q => tmp(3),
      R => SR(0)
    );
\tmp_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_reg[3]_i_1_n_0\,
      CO(2) => \tmp_reg[3]_i_1_n_1\,
      CO(1) => \tmp_reg[3]_i_1_n_2\,
      CO(0) => \tmp_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gray11_reg_n_0_[3]\,
      DI(2) => \gray11_reg_n_0_[2]\,
      DI(1) => \gray11_reg_n_0_[1]\,
      DI(0) => \gray11_reg_n_0_[0]\,
      O(3 downto 0) => p_1_in(3 downto 0),
      S(3) => \tmp[3]_i_2__0_n_0\,
      S(2) => \tmp[3]_i_3__0_n_0\,
      S(1) => \tmp[3]_i_4_n_0\,
      S(0) => \tmp[3]_i_5_n_0\
    );
\tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => p_1_in(4),
      Q => tmp(4),
      R => SR(0)
    );
\tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => p_1_in(5),
      Q => tmp(5),
      R => SR(0)
    );
\tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => p_1_in(6),
      Q => tmp(6),
      R => SR(0)
    );
\tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => p_1_in(7),
      Q => tmp(7),
      R => SR(0)
    );
\tmp_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg[3]_i_1_n_0\,
      CO(3) => \tmp_reg[7]_i_1_n_0\,
      CO(2) => \tmp_reg[7]_i_1_n_1\,
      CO(1) => \tmp_reg[7]_i_1_n_2\,
      CO(0) => \tmp_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp[7]_i_2_n_0\,
      DI(2) => \gray11_reg_n_0_[6]\,
      DI(1) => \gray11_reg_n_0_[5]\,
      DI(0) => \gray11_reg_n_0_[4]\,
      O(3 downto 0) => p_1_in(7 downto 4),
      S(3) => \tmp[7]_i_3__0_n_0\,
      S(2) => \tmp[7]_i_4__0_n_0\,
      S(1) => \tmp[7]_i_5__0_n_0\,
      S(0) => \tmp[7]_i_6__0_n_0\
    );
\tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => p_1_in(8),
      Q => tmp(8),
      R => SR(0)
    );
\tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => p_1_in(9),
      Q => tmp(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zsys_ImageProcess_0_0_laplacian is
  port (
    \gray11_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gray1120_in__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gray00_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gray0021_in__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gray1120_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gray112 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    gray111 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \D00IN_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gray0021_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gray002 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    gray001 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    \D01IN_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \D02IN_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \D10IN_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \D12IN_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \D20IN_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \D21IN_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \D22IN_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \D11IN_reg[23]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \D11IN_reg[19]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \D00IN_reg[18]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \D00IN_reg[23]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \D00IN_reg[19]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zsys_ImageProcess_0_0_laplacian : entity is "laplacian";
end zsys_ImageProcess_0_0_laplacian;

architecture STRUCTURE of zsys_ImageProcess_0_0_laplacian is
  signal \Dout[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \Dout[20]_i_2_n_0\ : STD_LOGIC;
  signal \Dout[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \Dout[21]_i_2_n_0\ : STD_LOGIC;
  signal \Dout[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \Dout[22]_i_2_n_0\ : STD_LOGIC;
  signal \Dout[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \Dout[23]_i_2_n_0\ : STD_LOGIC;
  signal gray00 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal gray000 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^gray0021_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gray00[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \gray00[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \gray00[3]_i_4_n_0\ : STD_LOGIC;
  signal \gray00[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \gray00[7]_i_2_n_0\ : STD_LOGIC;
  signal \gray00[7]_i_3_n_0\ : STD_LOGIC;
  signal \gray00[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \gray00[7]_i_5_n_0\ : STD_LOGIC;
  signal \gray00_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \gray00_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \gray00_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \gray00_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \^gray00_reg[7]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gray00_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \gray00_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \gray00_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \gray00_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal gray01 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal gray010 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal gray011 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal gray012 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal gray0127_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \gray0127_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gray01[3]_i_2_n_0\ : STD_LOGIC;
  signal \gray01[3]_i_3_n_0\ : STD_LOGIC;
  signal \gray01[3]_i_4_n_0\ : STD_LOGIC;
  signal \gray01[3]_i_5_n_0\ : STD_LOGIC;
  signal \gray01[3]_i_6_n_0\ : STD_LOGIC;
  signal \gray01[3]_i_7_n_0\ : STD_LOGIC;
  signal \gray01[3]_i_8_n_0\ : STD_LOGIC;
  signal \gray01[7]_i_2_n_0\ : STD_LOGIC;
  signal \gray01[7]_i_3_n_0\ : STD_LOGIC;
  signal \gray01[7]_i_4_n_0\ : STD_LOGIC;
  signal \gray01[7]_i_5_n_0\ : STD_LOGIC;
  signal \gray01[7]_i_6_n_0\ : STD_LOGIC;
  signal \gray01[7]_i_7_n_0\ : STD_LOGIC;
  signal \gray01[7]_i_8_n_0\ : STD_LOGIC;
  signal \gray01_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gray01_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gray01_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gray01_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gray01_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gray01_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gray01_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gray01_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal gray02 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal gray020 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal gray021 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal gray022 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal gray0226_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \gray0226_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gray02[3]_i_2_n_0\ : STD_LOGIC;
  signal \gray02[3]_i_3_n_0\ : STD_LOGIC;
  signal \gray02[3]_i_4_n_0\ : STD_LOGIC;
  signal \gray02[3]_i_5_n_0\ : STD_LOGIC;
  signal \gray02[3]_i_6_n_0\ : STD_LOGIC;
  signal \gray02[3]_i_7_n_0\ : STD_LOGIC;
  signal \gray02[3]_i_8_n_0\ : STD_LOGIC;
  signal \gray02[7]_i_2_n_0\ : STD_LOGIC;
  signal \gray02[7]_i_3_n_0\ : STD_LOGIC;
  signal \gray02[7]_i_4_n_0\ : STD_LOGIC;
  signal \gray02[7]_i_5_n_0\ : STD_LOGIC;
  signal \gray02[7]_i_6_n_0\ : STD_LOGIC;
  signal \gray02[7]_i_7_n_0\ : STD_LOGIC;
  signal \gray02[7]_i_8_n_0\ : STD_LOGIC;
  signal \gray02_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gray02_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gray02_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gray02_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gray02_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gray02_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gray02_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gray02_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal gray10 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal gray100 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal gray101 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal gray102 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal gray1025_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \gray1025_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gray10[3]_i_2_n_0\ : STD_LOGIC;
  signal \gray10[3]_i_3_n_0\ : STD_LOGIC;
  signal \gray10[3]_i_4_n_0\ : STD_LOGIC;
  signal \gray10[3]_i_5_n_0\ : STD_LOGIC;
  signal \gray10[3]_i_6_n_0\ : STD_LOGIC;
  signal \gray10[3]_i_7_n_0\ : STD_LOGIC;
  signal \gray10[3]_i_8_n_0\ : STD_LOGIC;
  signal \gray10[7]_i_2_n_0\ : STD_LOGIC;
  signal \gray10[7]_i_3_n_0\ : STD_LOGIC;
  signal \gray10[7]_i_4_n_0\ : STD_LOGIC;
  signal \gray10[7]_i_5_n_0\ : STD_LOGIC;
  signal \gray10[7]_i_6_n_0\ : STD_LOGIC;
  signal \gray10[7]_i_7_n_0\ : STD_LOGIC;
  signal \gray10[7]_i_8_n_0\ : STD_LOGIC;
  signal \gray10_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gray10_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gray10_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gray10_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gray10_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gray10_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gray10_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gray10_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal gray11 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gray110 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^gray1120_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gray11[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \gray11[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \gray11[3]_i_4_n_0\ : STD_LOGIC;
  signal \gray11[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \gray11[7]_i_2_n_0\ : STD_LOGIC;
  signal \gray11[7]_i_3_n_0\ : STD_LOGIC;
  signal \gray11[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \gray11[7]_i_5_n_0\ : STD_LOGIC;
  signal \gray11_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \gray11_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \gray11_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \gray11_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \^gray11_reg[7]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gray11_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \gray11_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \gray11_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal gray12 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal gray120 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal gray121 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal gray122 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal gray1223_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \gray1223_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gray12[3]_i_2_n_0\ : STD_LOGIC;
  signal \gray12[3]_i_3_n_0\ : STD_LOGIC;
  signal \gray12[3]_i_4_n_0\ : STD_LOGIC;
  signal \gray12[3]_i_5_n_0\ : STD_LOGIC;
  signal \gray12[3]_i_6_n_0\ : STD_LOGIC;
  signal \gray12[3]_i_7_n_0\ : STD_LOGIC;
  signal \gray12[3]_i_8_n_0\ : STD_LOGIC;
  signal \gray12[7]_i_2_n_0\ : STD_LOGIC;
  signal \gray12[7]_i_3_n_0\ : STD_LOGIC;
  signal \gray12[7]_i_4_n_0\ : STD_LOGIC;
  signal \gray12[7]_i_5_n_0\ : STD_LOGIC;
  signal \gray12[7]_i_6_n_0\ : STD_LOGIC;
  signal \gray12[7]_i_7_n_0\ : STD_LOGIC;
  signal \gray12[7]_i_8_n_0\ : STD_LOGIC;
  signal \gray12_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gray12_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gray12_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gray12_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gray12_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gray12_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gray12_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gray12_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal gray20 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal gray200 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal gray201 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal gray202 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal gray2022_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \gray2022_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gray20[3]_i_2_n_0\ : STD_LOGIC;
  signal \gray20[3]_i_3_n_0\ : STD_LOGIC;
  signal \gray20[3]_i_4_n_0\ : STD_LOGIC;
  signal \gray20[3]_i_5_n_0\ : STD_LOGIC;
  signal \gray20[3]_i_6_n_0\ : STD_LOGIC;
  signal \gray20[3]_i_7_n_0\ : STD_LOGIC;
  signal \gray20[3]_i_8_n_0\ : STD_LOGIC;
  signal \gray20[7]_i_2_n_0\ : STD_LOGIC;
  signal \gray20[7]_i_3_n_0\ : STD_LOGIC;
  signal \gray20[7]_i_4_n_0\ : STD_LOGIC;
  signal \gray20[7]_i_5_n_0\ : STD_LOGIC;
  signal \gray20[7]_i_6_n_0\ : STD_LOGIC;
  signal \gray20[7]_i_7_n_0\ : STD_LOGIC;
  signal \gray20[7]_i_8_n_0\ : STD_LOGIC;
  signal \gray20_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gray20_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gray20_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gray20_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gray20_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gray20_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gray20_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gray20_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal gray21 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal gray210 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal gray211 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal gray212 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal gray2121_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \gray2121_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gray21[3]_i_2_n_0\ : STD_LOGIC;
  signal \gray21[3]_i_3_n_0\ : STD_LOGIC;
  signal \gray21[3]_i_4_n_0\ : STD_LOGIC;
  signal \gray21[3]_i_5_n_0\ : STD_LOGIC;
  signal \gray21[3]_i_6_n_0\ : STD_LOGIC;
  signal \gray21[3]_i_7_n_0\ : STD_LOGIC;
  signal \gray21[3]_i_8_n_0\ : STD_LOGIC;
  signal \gray21[7]_i_2_n_0\ : STD_LOGIC;
  signal \gray21[7]_i_3_n_0\ : STD_LOGIC;
  signal \gray21[7]_i_4_n_0\ : STD_LOGIC;
  signal \gray21[7]_i_5_n_0\ : STD_LOGIC;
  signal \gray21[7]_i_6_n_0\ : STD_LOGIC;
  signal \gray21[7]_i_7_n_0\ : STD_LOGIC;
  signal \gray21[7]_i_8_n_0\ : STD_LOGIC;
  signal \gray21_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gray21_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gray21_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gray21_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gray21_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gray21_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gray21_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gray21_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal gray220 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal gray221 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal gray222 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal gray2220_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \gray2220_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gray22[3]_i_2_n_0\ : STD_LOGIC;
  signal \gray22[3]_i_3_n_0\ : STD_LOGIC;
  signal \gray22[3]_i_4_n_0\ : STD_LOGIC;
  signal \gray22[3]_i_5_n_0\ : STD_LOGIC;
  signal \gray22[3]_i_6_n_0\ : STD_LOGIC;
  signal \gray22[3]_i_7_n_0\ : STD_LOGIC;
  signal \gray22[3]_i_8_n_0\ : STD_LOGIC;
  signal \gray22[7]_i_2_n_0\ : STD_LOGIC;
  signal \gray22[7]_i_3_n_0\ : STD_LOGIC;
  signal \gray22[7]_i_4_n_0\ : STD_LOGIC;
  signal \gray22[7]_i_5_n_0\ : STD_LOGIC;
  signal \gray22[7]_i_6_n_0\ : STD_LOGIC;
  signal \gray22[7]_i_7_n_0\ : STD_LOGIC;
  signal \gray22[7]_i_8_n_0\ : STD_LOGIC;
  signal \gray22_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gray22_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gray22_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gray22_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gray22_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gray22_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gray22_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gray22_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gray22_reg_n_0_[0]\ : STD_LOGIC;
  signal \gray22_reg_n_0_[1]\ : STD_LOGIC;
  signal \gray22_reg_n_0_[2]\ : STD_LOGIC;
  signal \gray22_reg_n_0_[3]\ : STD_LOGIC;
  signal \gray22_reg_n_0_[4]\ : STD_LOGIC;
  signal \gray22_reg_n_0_[5]\ : STD_LOGIC;
  signal \gray22_reg_n_0_[6]\ : STD_LOGIC;
  signal \gray22_reg_n_0_[7]\ : STD_LOGIC;
  signal \gray22_reg_n_0_[8]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 10 to 10 );
  signal tmp : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \tmp[10]_i_13_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_14_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_15_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_16_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_17_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_18_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_19_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_20_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_21_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_22_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_24_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_25_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_26_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_27_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_28_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_29_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_2_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_30_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_31_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_32_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_33_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_34_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_35_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_36_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_37_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_38_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_39_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_40_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_41_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_42_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_43_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_44_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_45_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_46_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_47_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_48_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_49_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_4_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_5_n_0\ : STD_LOGIC;
  signal \tmp[10]_i_6_n_0\ : STD_LOGIC;
  signal \tmp[3]_i_10_n_0\ : STD_LOGIC;
  signal \tmp[3]_i_11_n_0\ : STD_LOGIC;
  signal \tmp[3]_i_12_n_0\ : STD_LOGIC;
  signal \tmp[3]_i_13_n_0\ : STD_LOGIC;
  signal \tmp[3]_i_14_n_0\ : STD_LOGIC;
  signal \tmp[3]_i_15_n_0\ : STD_LOGIC;
  signal \tmp[3]_i_16_n_0\ : STD_LOGIC;
  signal \tmp[3]_i_17_n_0\ : STD_LOGIC;
  signal \tmp[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp[3]_i_6_n_0\ : STD_LOGIC;
  signal \tmp[3]_i_7_n_0\ : STD_LOGIC;
  signal \tmp[3]_i_8_n_0\ : STD_LOGIC;
  signal \tmp[3]_i_9_n_0\ : STD_LOGIC;
  signal \tmp[7]_i_12_n_0\ : STD_LOGIC;
  signal \tmp[7]_i_13_n_0\ : STD_LOGIC;
  signal \tmp[7]_i_14_n_0\ : STD_LOGIC;
  signal \tmp[7]_i_15_n_0\ : STD_LOGIC;
  signal \tmp[7]_i_16_n_0\ : STD_LOGIC;
  signal \tmp[7]_i_17_n_0\ : STD_LOGIC;
  signal \tmp[7]_i_18_n_0\ : STD_LOGIC;
  signal \tmp[7]_i_19_n_0\ : STD_LOGIC;
  signal \tmp[7]_i_20_n_0\ : STD_LOGIC;
  signal \tmp[7]_i_21_n_0\ : STD_LOGIC;
  signal \tmp[7]_i_22_n_0\ : STD_LOGIC;
  signal \tmp[7]_i_23_n_0\ : STD_LOGIC;
  signal \tmp[7]_i_24_n_0\ : STD_LOGIC;
  signal \tmp[7]_i_25_n_0\ : STD_LOGIC;
  signal \tmp[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp[7]_i_6_n_0\ : STD_LOGIC;
  signal \tmp[7]_i_7_n_0\ : STD_LOGIC;
  signal \tmp[7]_i_8_n_0\ : STD_LOGIC;
  signal \tmp[7]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_reg[10]_i_10_n_1\ : STD_LOGIC;
  signal \tmp_reg[10]_i_10_n_2\ : STD_LOGIC;
  signal \tmp_reg[10]_i_10_n_3\ : STD_LOGIC;
  signal \tmp_reg[10]_i_10_n_4\ : STD_LOGIC;
  signal \tmp_reg[10]_i_10_n_5\ : STD_LOGIC;
  signal \tmp_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \tmp_reg[10]_i_10_n_7\ : STD_LOGIC;
  signal \tmp_reg[10]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_reg[10]_i_11_n_1\ : STD_LOGIC;
  signal \tmp_reg[10]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_reg[10]_i_11_n_3\ : STD_LOGIC;
  signal \tmp_reg[10]_i_11_n_4\ : STD_LOGIC;
  signal \tmp_reg[10]_i_11_n_5\ : STD_LOGIC;
  signal \tmp_reg[10]_i_11_n_6\ : STD_LOGIC;
  signal \tmp_reg[10]_i_11_n_7\ : STD_LOGIC;
  signal \tmp_reg[10]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_reg[10]_i_12_n_1\ : STD_LOGIC;
  signal \tmp_reg[10]_i_12_n_2\ : STD_LOGIC;
  signal \tmp_reg[10]_i_12_n_3\ : STD_LOGIC;
  signal \tmp_reg[10]_i_12_n_4\ : STD_LOGIC;
  signal \tmp_reg[10]_i_12_n_5\ : STD_LOGIC;
  signal \tmp_reg[10]_i_12_n_6\ : STD_LOGIC;
  signal \tmp_reg[10]_i_12_n_7\ : STD_LOGIC;
  signal \tmp_reg[10]_i_1__0_n_2\ : STD_LOGIC;
  signal \tmp_reg[10]_i_1__0_n_3\ : STD_LOGIC;
  signal \tmp_reg[10]_i_7_n_1\ : STD_LOGIC;
  signal \tmp_reg[10]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_reg[10]_i_7_n_6\ : STD_LOGIC;
  signal \tmp_reg[10]_i_7_n_7\ : STD_LOGIC;
  signal \tmp_reg[10]_i_8_n_1\ : STD_LOGIC;
  signal \tmp_reg[10]_i_8_n_3\ : STD_LOGIC;
  signal \tmp_reg[10]_i_8_n_6\ : STD_LOGIC;
  signal \tmp_reg[10]_i_8_n_7\ : STD_LOGIC;
  signal \tmp_reg[10]_i_9_n_2\ : STD_LOGIC;
  signal \tmp_reg[10]_i_9_n_3\ : STD_LOGIC;
  signal \tmp_reg[10]_i_9_n_5\ : STD_LOGIC;
  signal \tmp_reg[10]_i_9_n_6\ : STD_LOGIC;
  signal \tmp_reg[10]_i_9_n_7\ : STD_LOGIC;
  signal \tmp_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \tmp_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \tmp_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \tmp_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_reg[3]_i_5_n_1\ : STD_LOGIC;
  signal \tmp_reg[3]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_reg[3]_i_5_n_3\ : STD_LOGIC;
  signal \tmp_reg[3]_i_5_n_4\ : STD_LOGIC;
  signal \tmp_reg[3]_i_5_n_5\ : STD_LOGIC;
  signal \tmp_reg[3]_i_5_n_6\ : STD_LOGIC;
  signal \tmp_reg[3]_i_5_n_7\ : STD_LOGIC;
  signal \tmp_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_reg[7]_i_10_n_1\ : STD_LOGIC;
  signal \tmp_reg[7]_i_10_n_2\ : STD_LOGIC;
  signal \tmp_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \tmp_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \tmp_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \tmp_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \tmp_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \tmp_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_reg[7]_i_11_n_1\ : STD_LOGIC;
  signal \tmp_reg[7]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_reg[7]_i_11_n_3\ : STD_LOGIC;
  signal \tmp_reg[7]_i_11_n_4\ : STD_LOGIC;
  signal \tmp_reg[7]_i_11_n_5\ : STD_LOGIC;
  signal \tmp_reg[7]_i_11_n_6\ : STD_LOGIC;
  signal \tmp_reg[7]_i_11_n_7\ : STD_LOGIC;
  signal \tmp_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \tmp_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \tmp_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \NLW_gray00_reg[8]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gray00_reg[8]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gray01_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gray01_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gray02_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gray02_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gray10_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gray10_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gray11_reg[7]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gray12_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gray12_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gray20_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gray20_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gray21_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gray21_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gray22_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gray22_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_reg[10]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_reg[10]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_reg[10]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_reg[10]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_reg[10]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_reg[10]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_reg[10]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_reg[10]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Dout[22]_i_1__1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \Dout[23]_i_1__1\ : label is "soft_lutpair35";
  attribute HLUTNM : string;
  attribute HLUTNM of \gray01[3]_i_2\ : label is "lutpair340";
  attribute HLUTNM of \gray01[3]_i_3\ : label is "lutpair339";
  attribute HLUTNM of \gray01[3]_i_4\ : label is "lutpair338";
  attribute HLUTNM of \gray01[3]_i_5\ : label is "lutpair341";
  attribute HLUTNM of \gray01[3]_i_6\ : label is "lutpair340";
  attribute HLUTNM of \gray01[3]_i_7\ : label is "lutpair339";
  attribute HLUTNM of \gray01[3]_i_8\ : label is "lutpair338";
  attribute SOFT_HLUTNM of \gray01[7]_i_11\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \gray01[7]_i_12\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gray01[7]_i_13\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \gray01[7]_i_14\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \gray01[7]_i_15\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gray01[7]_i_16\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \gray01[7]_i_17\ : label is "soft_lutpair16";
  attribute HLUTNM of \gray01[7]_i_4\ : label is "lutpair341";
  attribute SOFT_HLUTNM of \gray01[7]_i_9\ : label is "soft_lutpair41";
  attribute HLUTNM of \gray02[3]_i_2\ : label is "lutpair344";
  attribute HLUTNM of \gray02[3]_i_3\ : label is "lutpair343";
  attribute HLUTNM of \gray02[3]_i_4\ : label is "lutpair342";
  attribute HLUTNM of \gray02[3]_i_5\ : label is "lutpair345";
  attribute HLUTNM of \gray02[3]_i_6\ : label is "lutpair344";
  attribute HLUTNM of \gray02[3]_i_7\ : label is "lutpair343";
  attribute HLUTNM of \gray02[3]_i_8\ : label is "lutpair342";
  attribute SOFT_HLUTNM of \gray02[7]_i_11\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gray02[7]_i_12\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \gray02[7]_i_13\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \gray02[7]_i_14\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gray02[7]_i_15\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \gray02[7]_i_16\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \gray02[7]_i_17\ : label is "soft_lutpair22";
  attribute HLUTNM of \gray02[7]_i_4\ : label is "lutpair345";
  attribute SOFT_HLUTNM of \gray02[7]_i_9\ : label is "soft_lutpair42";
  attribute HLUTNM of \gray10[3]_i_2\ : label is "lutpair348";
  attribute HLUTNM of \gray10[3]_i_3\ : label is "lutpair347";
  attribute HLUTNM of \gray10[3]_i_4\ : label is "lutpair346";
  attribute HLUTNM of \gray10[3]_i_5\ : label is "lutpair349";
  attribute HLUTNM of \gray10[3]_i_6\ : label is "lutpair348";
  attribute HLUTNM of \gray10[3]_i_7\ : label is "lutpair347";
  attribute HLUTNM of \gray10[3]_i_8\ : label is "lutpair346";
  attribute SOFT_HLUTNM of \gray10[7]_i_11\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gray10[7]_i_12\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \gray10[7]_i_13\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \gray10[7]_i_14\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gray10[7]_i_15\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \gray10[7]_i_16\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \gray10[7]_i_17\ : label is "soft_lutpair21";
  attribute HLUTNM of \gray10[7]_i_4\ : label is "lutpair349";
  attribute SOFT_HLUTNM of \gray10[7]_i_9\ : label is "soft_lutpair40";
  attribute HLUTNM of \gray12[3]_i_2\ : label is "lutpair352";
  attribute HLUTNM of \gray12[3]_i_3\ : label is "lutpair351";
  attribute HLUTNM of \gray12[3]_i_4\ : label is "lutpair350";
  attribute HLUTNM of \gray12[3]_i_5\ : label is "lutpair353";
  attribute HLUTNM of \gray12[3]_i_6\ : label is "lutpair352";
  attribute HLUTNM of \gray12[3]_i_7\ : label is "lutpair351";
  attribute HLUTNM of \gray12[3]_i_8\ : label is "lutpair350";
  attribute SOFT_HLUTNM of \gray12[7]_i_11\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \gray12[7]_i_12\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \gray12[7]_i_13\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \gray12[7]_i_14\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \gray12[7]_i_15\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \gray12[7]_i_16\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \gray12[7]_i_17\ : label is "soft_lutpair28";
  attribute HLUTNM of \gray12[7]_i_4\ : label is "lutpair353";
  attribute SOFT_HLUTNM of \gray12[7]_i_9\ : label is "soft_lutpair39";
  attribute HLUTNM of \gray20[3]_i_2\ : label is "lutpair356";
  attribute HLUTNM of \gray20[3]_i_3\ : label is "lutpair355";
  attribute HLUTNM of \gray20[3]_i_4\ : label is "lutpair354";
  attribute HLUTNM of \gray20[3]_i_5\ : label is "lutpair357";
  attribute HLUTNM of \gray20[3]_i_6\ : label is "lutpair356";
  attribute HLUTNM of \gray20[3]_i_7\ : label is "lutpair355";
  attribute HLUTNM of \gray20[3]_i_8\ : label is "lutpair354";
  attribute SOFT_HLUTNM of \gray20[7]_i_11\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \gray20[7]_i_12\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \gray20[7]_i_13\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \gray20[7]_i_14\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \gray20[7]_i_15\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \gray20[7]_i_16\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \gray20[7]_i_17\ : label is "soft_lutpair26";
  attribute HLUTNM of \gray20[7]_i_4\ : label is "lutpair357";
  attribute SOFT_HLUTNM of \gray20[7]_i_9\ : label is "soft_lutpair38";
  attribute HLUTNM of \gray21[3]_i_2\ : label is "lutpair360";
  attribute HLUTNM of \gray21[3]_i_3\ : label is "lutpair359";
  attribute HLUTNM of \gray21[3]_i_4\ : label is "lutpair358";
  attribute HLUTNM of \gray21[3]_i_5\ : label is "lutpair361";
  attribute HLUTNM of \gray21[3]_i_6\ : label is "lutpair360";
  attribute HLUTNM of \gray21[3]_i_7\ : label is "lutpair359";
  attribute HLUTNM of \gray21[3]_i_8\ : label is "lutpair358";
  attribute SOFT_HLUTNM of \gray21[7]_i_11\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \gray21[7]_i_12\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \gray21[7]_i_13\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \gray21[7]_i_14\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \gray21[7]_i_15\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \gray21[7]_i_16\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \gray21[7]_i_17\ : label is "soft_lutpair32";
  attribute HLUTNM of \gray21[7]_i_4\ : label is "lutpair361";
  attribute SOFT_HLUTNM of \gray21[7]_i_9\ : label is "soft_lutpair36";
  attribute HLUTNM of \gray22[3]_i_2\ : label is "lutpair364";
  attribute HLUTNM of \gray22[3]_i_3\ : label is "lutpair363";
  attribute HLUTNM of \gray22[3]_i_4\ : label is "lutpair362";
  attribute HLUTNM of \gray22[3]_i_5\ : label is "lutpair365";
  attribute HLUTNM of \gray22[3]_i_6\ : label is "lutpair364";
  attribute HLUTNM of \gray22[3]_i_7\ : label is "lutpair363";
  attribute HLUTNM of \gray22[3]_i_8\ : label is "lutpair362";
  attribute SOFT_HLUTNM of \gray22[7]_i_11\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \gray22[7]_i_12\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \gray22[7]_i_13\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \gray22[7]_i_14\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \gray22[7]_i_15\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \gray22[7]_i_16\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gray22[7]_i_17\ : label is "soft_lutpair24";
  attribute HLUTNM of \gray22[7]_i_4\ : label is "lutpair365";
  attribute SOFT_HLUTNM of \gray22[7]_i_9\ : label is "soft_lutpair37";
  attribute HLUTNM of \tmp[10]_i_14\ : label is "lutpair386";
  attribute HLUTNM of \tmp[10]_i_18\ : label is "lutpair378";
  attribute HLUTNM of \tmp[10]_i_2\ : label is "lutpair394";
  attribute HLUTNM of \tmp[10]_i_22\ : label is "lutpair370";
  attribute HLUTNM of \tmp[10]_i_26\ : label is "lutpair385";
  attribute HLUTNM of \tmp[10]_i_27\ : label is "lutpair384";
  attribute HLUTNM of \tmp[10]_i_28\ : label is "lutpair383";
  attribute HLUTNM of \tmp[10]_i_29\ : label is "lutpair382";
  attribute HLUTNM of \tmp[10]_i_30\ : label is "lutpair386";
  attribute HLUTNM of \tmp[10]_i_31\ : label is "lutpair385";
  attribute HLUTNM of \tmp[10]_i_32\ : label is "lutpair384";
  attribute HLUTNM of \tmp[10]_i_33\ : label is "lutpair383";
  attribute HLUTNM of \tmp[10]_i_34\ : label is "lutpair377";
  attribute HLUTNM of \tmp[10]_i_35\ : label is "lutpair376";
  attribute HLUTNM of \tmp[10]_i_36\ : label is "lutpair375";
  attribute HLUTNM of \tmp[10]_i_37\ : label is "lutpair374";
  attribute HLUTNM of \tmp[10]_i_38\ : label is "lutpair378";
  attribute HLUTNM of \tmp[10]_i_39\ : label is "lutpair377";
  attribute HLUTNM of \tmp[10]_i_3__0\ : label is "lutpair393";
  attribute HLUTNM of \tmp[10]_i_40\ : label is "lutpair376";
  attribute HLUTNM of \tmp[10]_i_41\ : label is "lutpair375";
  attribute HLUTNM of \tmp[10]_i_42\ : label is "lutpair369";
  attribute HLUTNM of \tmp[10]_i_43\ : label is "lutpair368";
  attribute HLUTNM of \tmp[10]_i_44\ : label is "lutpair367";
  attribute HLUTNM of \tmp[10]_i_45\ : label is "lutpair366";
  attribute HLUTNM of \tmp[10]_i_46\ : label is "lutpair370";
  attribute HLUTNM of \tmp[10]_i_47\ : label is "lutpair369";
  attribute HLUTNM of \tmp[10]_i_48\ : label is "lutpair368";
  attribute HLUTNM of \tmp[10]_i_49\ : label is "lutpair367";
  attribute HLUTNM of \tmp[10]_i_6\ : label is "lutpair394";
  attribute HLUTNM of \tmp[3]_i_10\ : label is "lutpair398";
  attribute HLUTNM of \tmp[3]_i_14\ : label is "lutpair366";
  attribute HLUTNM of \tmp[3]_i_15\ : label is "lutpair398";
  attribute HLUTNM of \tmp[3]_i_2\ : label is "lutpair388";
  attribute HLUTNM of \tmp[3]_i_3\ : label is "lutpair387";
  attribute HLUTNM of \tmp[3]_i_4__0\ : label is "lutpair399";
  attribute HLUTNM of \tmp[3]_i_6\ : label is "lutpair389";
  attribute HLUTNM of \tmp[3]_i_7\ : label is "lutpair388";
  attribute HLUTNM of \tmp[3]_i_8\ : label is "lutpair387";
  attribute HLUTNM of \tmp[3]_i_9\ : label is "lutpair399";
  attribute HLUTNM of \tmp[7]_i_12\ : label is "lutpair381";
  attribute HLUTNM of \tmp[7]_i_13\ : label is "lutpair380";
  attribute HLUTNM of \tmp[7]_i_14\ : label is "lutpair379";
  attribute HLUTNM of \tmp[7]_i_15\ : label is "lutpair382";
  attribute HLUTNM of \tmp[7]_i_16\ : label is "lutpair381";
  attribute HLUTNM of \tmp[7]_i_17\ : label is "lutpair380";
  attribute HLUTNM of \tmp[7]_i_18\ : label is "lutpair379";
  attribute HLUTNM of \tmp[7]_i_19\ : label is "lutpair373";
  attribute HLUTNM of \tmp[7]_i_20\ : label is "lutpair372";
  attribute HLUTNM of \tmp[7]_i_21\ : label is "lutpair371";
  attribute HLUTNM of \tmp[7]_i_22\ : label is "lutpair374";
  attribute HLUTNM of \tmp[7]_i_23\ : label is "lutpair373";
  attribute HLUTNM of \tmp[7]_i_24\ : label is "lutpair372";
  attribute HLUTNM of \tmp[7]_i_25\ : label is "lutpair371";
  attribute HLUTNM of \tmp[7]_i_2__0\ : label is "lutpair392";
  attribute HLUTNM of \tmp[7]_i_3\ : label is "lutpair391";
  attribute HLUTNM of \tmp[7]_i_4\ : label is "lutpair390";
  attribute HLUTNM of \tmp[7]_i_5\ : label is "lutpair389";
  attribute HLUTNM of \tmp[7]_i_6\ : label is "lutpair393";
  attribute HLUTNM of \tmp[7]_i_7\ : label is "lutpair392";
  attribute HLUTNM of \tmp[7]_i_8\ : label is "lutpair391";
  attribute HLUTNM of \tmp[7]_i_9\ : label is "lutpair390";
begin
  \gray0021_in__0\(0) <= \^gray0021_in__0\(0);
  \gray00_reg[7]_0\(0) <= \^gray00_reg[7]_0\(0);
  \gray1120_in__0\(0) <= \^gray1120_in__0\(0);
  \gray11_reg[7]_0\(0) <= \^gray11_reg[7]_0\(0);
\Dout[20]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => tmp(9),
      I1 => tmp(7),
      I2 => \Dout[20]_i_2_n_0\,
      I3 => tmp(4),
      I4 => tmp(8),
      I5 => tmp(10),
      O => \Dout[20]_i_1__1_n_0\
    );
\Dout[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tmp(5),
      I1 => tmp(2),
      I2 => tmp(1),
      I3 => tmp(0),
      I4 => tmp(3),
      I5 => tmp(6),
      O => \Dout[20]_i_2_n_0\
    );
\Dout[21]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => tmp(9),
      I1 => tmp(7),
      I2 => \Dout[21]_i_2_n_0\,
      I3 => tmp(8),
      I4 => tmp(10),
      O => \Dout[21]_i_1__1_n_0\
    );
\Dout[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDDDCDCC"
    )
        port map (
      I0 => tmp(4),
      I1 => tmp(5),
      I2 => tmp(2),
      I3 => tmp(1),
      I4 => tmp(3),
      I5 => tmp(6),
      O => \Dout[21]_i_2_n_0\
    );
\Dout[22]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => tmp(9),
      I1 => \Dout[22]_i_2_n_0\,
      I2 => tmp(8),
      I3 => tmp(10),
      O => \Dout[22]_i_1__1_n_0\
    );
\Dout[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAFE"
    )
        port map (
      I0 => tmp(6),
      I1 => tmp(3),
      I2 => tmp(2),
      I3 => tmp(5),
      I4 => tmp(4),
      I5 => tmp(7),
      O => \Dout[22]_i_2_n_0\
    );
\Dout[23]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Dout[23]_i_2_n_0\,
      I1 => tmp(10),
      O => \Dout[23]_i_1__1_n_0\
    );
\Dout[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tmp(8),
      I1 => tmp(4),
      I2 => tmp(5),
      I3 => tmp(6),
      I4 => tmp(7),
      I5 => tmp(9),
      O => \Dout[23]_i_2_n_0\
    );
\Dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout[20]_i_1__1_n_0\,
      Q => Dout(0),
      R => SR(0)
    );
\Dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout[21]_i_1__1_n_0\,
      Q => Dout(1),
      R => SR(0)
    );
\Dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout[22]_i_1__1_n_0\,
      Q => Dout(2),
      R => SR(0)
    );
\Dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout[23]_i_1__1_n_0\,
      Q => Dout(3),
      R => SR(0)
    );
\gray00[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \D00IN_reg[18]\(2),
      I1 => gray001(3),
      I2 => gray002(3),
      I3 => \D00IN_reg[19]\(2),
      O => \gray00[3]_i_2__0_n_0\
    );
\gray00[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \D00IN_reg[18]\(1),
      I1 => gray001(2),
      I2 => gray002(2),
      I3 => \D00IN_reg[19]\(1),
      O => \gray00[3]_i_3__0_n_0\
    );
\gray00[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \D00IN_reg[18]\(0),
      I1 => gray001(1),
      I2 => gray002(1),
      I3 => \D00IN_reg[19]\(0),
      O => \gray00[3]_i_4_n_0\
    );
\gray00[3]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => gray0021_in(0),
      I1 => gray002(0),
      I2 => gray001(0),
      O => \gray00[3]_i_5__0_n_0\
    );
\gray00[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \D00IN_reg[23]\(2),
      I1 => \D00IN_reg[23]\(3),
      O => \^gray00_reg[7]_0\(0)
    );
\gray00[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B22C"
    )
        port map (
      I0 => \D00IN_reg[23]\(4),
      I1 => \D00IN_reg[23]\(6),
      I2 => \D00IN_reg[23]\(7),
      I3 => \D00IN_reg[23]\(5),
      O => \^gray0021_in__0\(0)
    );
\gray00[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \D00IN_reg[23]\(7),
      I1 => \D00IN_reg[23]\(6),
      I2 => \D00IN_reg[23]\(2),
      I3 => \D00IN_reg[23]\(3),
      I4 => \D00IN_reg[23]\(0),
      I5 => \D00IN_reg[23]\(1),
      O => \gray00[7]_i_2_n_0\
    );
\gray00[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \D00IN_reg[23]_0\(2),
      I1 => \D00IN_reg[23]\(1),
      I2 => \D00IN_reg[23]\(0),
      I3 => \^gray00_reg[7]_0\(0),
      I4 => \D00IN_reg[23]\(6),
      I5 => \D00IN_reg[23]\(7),
      O => \gray00[7]_i_3_n_0\
    );
\gray00[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696696969969696"
    )
        port map (
      I0 => \D00IN_reg[23]_0\(1),
      I1 => gray001(5),
      I2 => gray002(5),
      I3 => \D00IN_reg[23]\(5),
      I4 => \D00IN_reg[23]\(6),
      I5 => \D00IN_reg[23]\(7),
      O => \gray00[7]_i_4__0_n_0\
    );
\gray00[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \D00IN_reg[23]_0\(0),
      I1 => gray001(4),
      I2 => gray002(4),
      I3 => \^gray0021_in__0\(0),
      O => \gray00[7]_i_5_n_0\
    );
\gray00_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray000(0),
      Q => gray00(0),
      R => SR(0)
    );
\gray00_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray000(1),
      Q => gray00(1),
      R => SR(0)
    );
\gray00_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray000(2),
      Q => gray00(2),
      R => SR(0)
    );
\gray00_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray000(3),
      Q => gray00(3),
      R => SR(0)
    );
\gray00_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gray00_reg[3]_i_1__0_n_0\,
      CO(2) => \gray00_reg[3]_i_1__0_n_1\,
      CO(1) => \gray00_reg[3]_i_1__0_n_2\,
      CO(0) => \gray00_reg[3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \D00IN_reg[18]\(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => gray000(3 downto 0),
      S(3) => \gray00[3]_i_2__0_n_0\,
      S(2) => \gray00[3]_i_3__0_n_0\,
      S(1) => \gray00[3]_i_4_n_0\,
      S(0) => \gray00[3]_i_5__0_n_0\
    );
\gray00_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray000(4),
      Q => gray00(4),
      R => SR(0)
    );
\gray00_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray000(5),
      Q => gray00(5),
      R => SR(0)
    );
\gray00_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray000(6),
      Q => gray00(6),
      R => SR(0)
    );
\gray00_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray000(7),
      Q => gray00(7),
      R => SR(0)
    );
\gray00_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gray00_reg[3]_i_1__0_n_0\,
      CO(3) => \gray00_reg[7]_i_1__0_n_0\,
      CO(2) => \gray00_reg[7]_i_1__0_n_1\,
      CO(1) => \gray00_reg[7]_i_1__0_n_2\,
      CO(0) => \gray00_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \D00IN_reg[23]_0\(2 downto 0),
      O(3 downto 0) => gray000(7 downto 4),
      S(3) => \gray00[7]_i_2_n_0\,
      S(2) => \gray00[7]_i_3_n_0\,
      S(1) => \gray00[7]_i_4__0_n_0\,
      S(0) => \gray00[7]_i_5_n_0\
    );
\gray00_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray000(8),
      Q => gray00(8),
      R => SR(0)
    );
\gray00_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gray00_reg[7]_i_1__0_n_0\,
      CO(3 downto 1) => \NLW_gray00_reg[8]_i_1__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => gray000(8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gray00_reg[8]_i_1__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\gray01[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC2B2BC22BC2C2BC"
    )
        port map (
      I0 => \D01IN_reg[23]\(10),
      I1 => \D01IN_reg[23]\(12),
      I2 => \D01IN_reg[23]\(14),
      I3 => \D01IN_reg[23]\(15),
      I4 => \D01IN_reg[23]\(13),
      I5 => \D01IN_reg[23]\(11),
      O => gray012(2)
    );
\gray01[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC2B2BC22BC2C2BC"
    )
        port map (
      I0 => \D01IN_reg[23]\(2),
      I1 => \D01IN_reg[23]\(4),
      I2 => \D01IN_reg[23]\(6),
      I3 => \D01IN_reg[23]\(7),
      I4 => \D01IN_reg[23]\(5),
      I5 => \D01IN_reg[23]\(3),
      O => gray011(2)
    );
\gray01[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D01IN_reg[23]\(17),
      I1 => gray0127_in(3),
      I2 => \D01IN_reg[23]\(19),
      I3 => \D01IN_reg[23]\(18),
      I4 => gray0127_in(2),
      O => gray0127_in(1)
    );
\gray01[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D01IN_reg[23]\(9),
      I1 => gray012(3),
      I2 => \D01IN_reg[23]\(11),
      I3 => \D01IN_reg[23]\(10),
      I4 => gray012(2),
      O => gray012(1)
    );
\gray01[3]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D01IN_reg[23]\(1),
      I1 => gray011(3),
      I2 => \D01IN_reg[23]\(3),
      I3 => \D01IN_reg[23]\(2),
      I4 => gray011(2),
      O => gray011(1)
    );
\gray01[3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D01IN_reg[23]\(16),
      I1 => gray0127_in(2),
      I2 => \D01IN_reg[23]\(18),
      I3 => \D01IN_reg[23]\(17),
      I4 => gray0127_in(1),
      O => \gray0127_in__0\(0)
    );
\gray01[3]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D01IN_reg[23]\(8),
      I1 => gray012(2),
      I2 => \D01IN_reg[23]\(10),
      I3 => \D01IN_reg[23]\(9),
      I4 => gray012(1),
      O => gray012(0)
    );
\gray01[3]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D01IN_reg[23]\(0),
      I1 => gray011(2),
      I2 => \D01IN_reg[23]\(2),
      I3 => \D01IN_reg[23]\(1),
      I4 => gray011(1),
      O => gray011(0)
    );
\gray01[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray0127_in(2),
      I1 => gray012(2),
      I2 => gray011(2),
      O => \gray01[3]_i_2_n_0\
    );
\gray01[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray0127_in(1),
      I1 => gray012(1),
      I2 => gray011(1),
      O => \gray01[3]_i_3_n_0\
    );
\gray01[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \gray0127_in__0\(0),
      I1 => gray012(0),
      I2 => gray011(0),
      O => \gray01[3]_i_4_n_0\
    );
\gray01[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray0127_in(3),
      I1 => gray012(3),
      I2 => gray011(3),
      I3 => \gray01[3]_i_2_n_0\,
      O => \gray01[3]_i_5_n_0\
    );
\gray01[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray0127_in(2),
      I1 => gray012(2),
      I2 => gray011(2),
      I3 => \gray01[3]_i_3_n_0\,
      O => \gray01[3]_i_6_n_0\
    );
\gray01[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray0127_in(1),
      I1 => gray012(1),
      I2 => gray011(1),
      I3 => \gray01[3]_i_4_n_0\,
      O => \gray01[3]_i_7_n_0\
    );
\gray01[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \gray0127_in__0\(0),
      I1 => gray012(0),
      I2 => gray011(0),
      O => \gray01[3]_i_8_n_0\
    );
\gray01[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC2B2BC22BC2C2BC"
    )
        port map (
      I0 => \D01IN_reg[23]\(18),
      I1 => \D01IN_reg[23]\(20),
      I2 => \D01IN_reg[23]\(22),
      I3 => \D01IN_reg[23]\(23),
      I4 => \D01IN_reg[23]\(21),
      I5 => \D01IN_reg[23]\(19),
      O => gray0127_in(2)
    );
\gray01[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \D01IN_reg[23]\(5),
      I1 => \D01IN_reg[23]\(6),
      I2 => \D01IN_reg[23]\(7),
      O => gray011(5)
    );
\gray01[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B22C"
    )
        port map (
      I0 => \D01IN_reg[23]\(12),
      I1 => \D01IN_reg[23]\(14),
      I2 => \D01IN_reg[23]\(15),
      I3 => \D01IN_reg[23]\(13),
      O => gray012(4)
    );
\gray01[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B22C"
    )
        port map (
      I0 => \D01IN_reg[23]\(4),
      I1 => \D01IN_reg[23]\(6),
      I2 => \D01IN_reg[23]\(7),
      I3 => \D01IN_reg[23]\(5),
      O => gray011(4)
    );
\gray01[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CB2CB2C"
    )
        port map (
      I0 => \D01IN_reg[23]\(19),
      I1 => \D01IN_reg[23]\(21),
      I2 => \D01IN_reg[23]\(22),
      I3 => \D01IN_reg[23]\(23),
      I4 => \D01IN_reg[23]\(20),
      O => gray0127_in(3)
    );
\gray01[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CB2CB2C"
    )
        port map (
      I0 => \D01IN_reg[23]\(11),
      I1 => \D01IN_reg[23]\(13),
      I2 => \D01IN_reg[23]\(14),
      I3 => \D01IN_reg[23]\(15),
      I4 => \D01IN_reg[23]\(12),
      O => gray012(3)
    );
\gray01[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CB2CB2C"
    )
        port map (
      I0 => \D01IN_reg[23]\(3),
      I1 => \D01IN_reg[23]\(5),
      I2 => \D01IN_reg[23]\(6),
      I3 => \D01IN_reg[23]\(7),
      I4 => \D01IN_reg[23]\(4),
      O => gray011(3)
    );
\gray01[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \D01IN_reg[23]\(14),
      I1 => \D01IN_reg[23]\(15),
      O => gray012(6)
    );
\gray01[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B22C"
    )
        port map (
      I0 => \D01IN_reg[23]\(20),
      I1 => \D01IN_reg[23]\(22),
      I2 => \D01IN_reg[23]\(23),
      I3 => \D01IN_reg[23]\(21),
      O => gray0127_in(4)
    );
\gray01[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF626200"
    )
        port map (
      I0 => \D01IN_reg[23]\(23),
      I1 => \D01IN_reg[23]\(22),
      I2 => \D01IN_reg[23]\(21),
      I3 => gray012(5),
      I4 => gray011(5),
      O => \gray01[7]_i_2_n_0\
    );
\gray01[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9E189E180000"
    )
        port map (
      I0 => \D01IN_reg[23]\(21),
      I1 => \D01IN_reg[23]\(23),
      I2 => \D01IN_reg[23]\(22),
      I3 => \D01IN_reg[23]\(20),
      I4 => gray012(4),
      I5 => gray011(4),
      O => \gray01[7]_i_3_n_0\
    );
\gray01[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray0127_in(3),
      I1 => gray012(3),
      I2 => gray011(3),
      O => \gray01[7]_i_4_n_0\
    );
\gray01[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \D01IN_reg[23]\(23),
      I1 => \D01IN_reg[23]\(22),
      I2 => \D01IN_reg[23]\(14),
      I3 => \D01IN_reg[23]\(15),
      I4 => \D01IN_reg[23]\(6),
      I5 => \D01IN_reg[23]\(7),
      O => \gray01[7]_i_5_n_0\
    );
\gray01[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \gray01[7]_i_2_n_0\,
      I1 => \D01IN_reg[23]\(7),
      I2 => \D01IN_reg[23]\(6),
      I3 => gray012(6),
      I4 => \D01IN_reg[23]\(22),
      I5 => \D01IN_reg[23]\(23),
      O => \gray01[7]_i_6_n_0\
    );
\gray01[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696696969969696"
    )
        port map (
      I0 => \gray01[7]_i_3_n_0\,
      I1 => gray011(5),
      I2 => gray012(5),
      I3 => \D01IN_reg[23]\(21),
      I4 => \D01IN_reg[23]\(22),
      I5 => \D01IN_reg[23]\(23),
      O => \gray01[7]_i_7_n_0\
    );
\gray01[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \gray01[7]_i_4_n_0\,
      I1 => gray011(4),
      I2 => gray012(4),
      I3 => gray0127_in(4),
      O => \gray01[7]_i_8_n_0\
    );
\gray01[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \D01IN_reg[23]\(13),
      I1 => \D01IN_reg[23]\(14),
      I2 => \D01IN_reg[23]\(15),
      O => gray012(5)
    );
\gray01_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray010(0),
      Q => gray01(0),
      R => SR(0)
    );
\gray01_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray010(1),
      Q => gray01(1),
      R => SR(0)
    );
\gray01_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray010(2),
      Q => gray01(2),
      R => SR(0)
    );
\gray01_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray010(3),
      Q => gray01(3),
      R => SR(0)
    );
\gray01_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gray01_reg[3]_i_1_n_0\,
      CO(2) => \gray01_reg[3]_i_1_n_1\,
      CO(1) => \gray01_reg[3]_i_1_n_2\,
      CO(0) => \gray01_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gray01[3]_i_2_n_0\,
      DI(2) => \gray01[3]_i_3_n_0\,
      DI(1) => \gray01[3]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => gray010(3 downto 0),
      S(3) => \gray01[3]_i_5_n_0\,
      S(2) => \gray01[3]_i_6_n_0\,
      S(1) => \gray01[3]_i_7_n_0\,
      S(0) => \gray01[3]_i_8_n_0\
    );
\gray01_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray010(4),
      Q => gray01(4),
      R => SR(0)
    );
\gray01_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray010(5),
      Q => gray01(5),
      R => SR(0)
    );
\gray01_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray010(6),
      Q => gray01(6),
      R => SR(0)
    );
\gray01_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray010(7),
      Q => gray01(7),
      R => SR(0)
    );
\gray01_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gray01_reg[3]_i_1_n_0\,
      CO(3) => \gray01_reg[7]_i_1_n_0\,
      CO(2) => \gray01_reg[7]_i_1_n_1\,
      CO(1) => \gray01_reg[7]_i_1_n_2\,
      CO(0) => \gray01_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \gray01[7]_i_2_n_0\,
      DI(1) => \gray01[7]_i_3_n_0\,
      DI(0) => \gray01[7]_i_4_n_0\,
      O(3 downto 0) => gray010(7 downto 4),
      S(3) => \gray01[7]_i_5_n_0\,
      S(2) => \gray01[7]_i_6_n_0\,
      S(1) => \gray01[7]_i_7_n_0\,
      S(0) => \gray01[7]_i_8_n_0\
    );
\gray01_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray010(8),
      Q => gray01(8),
      R => SR(0)
    );
\gray01_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gray01_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_gray01_reg[8]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => gray010(8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gray01_reg[8]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\gray02[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC2B2BC22BC2C2BC"
    )
        port map (
      I0 => \D02IN_reg[23]\(10),
      I1 => \D02IN_reg[23]\(12),
      I2 => \D02IN_reg[23]\(14),
      I3 => \D02IN_reg[23]\(15),
      I4 => \D02IN_reg[23]\(13),
      I5 => \D02IN_reg[23]\(11),
      O => gray022(2)
    );
\gray02[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC2B2BC22BC2C2BC"
    )
        port map (
      I0 => \D02IN_reg[23]\(2),
      I1 => \D02IN_reg[23]\(4),
      I2 => \D02IN_reg[23]\(6),
      I3 => \D02IN_reg[23]\(7),
      I4 => \D02IN_reg[23]\(5),
      I5 => \D02IN_reg[23]\(3),
      O => gray021(2)
    );
\gray02[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D02IN_reg[23]\(17),
      I1 => gray0226_in(3),
      I2 => \D02IN_reg[23]\(19),
      I3 => \D02IN_reg[23]\(18),
      I4 => gray0226_in(2),
      O => gray0226_in(1)
    );
\gray02[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D02IN_reg[23]\(9),
      I1 => gray022(3),
      I2 => \D02IN_reg[23]\(11),
      I3 => \D02IN_reg[23]\(10),
      I4 => gray022(2),
      O => gray022(1)
    );
\gray02[3]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D02IN_reg[23]\(1),
      I1 => gray021(3),
      I2 => \D02IN_reg[23]\(3),
      I3 => \D02IN_reg[23]\(2),
      I4 => gray021(2),
      O => gray021(1)
    );
\gray02[3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D02IN_reg[23]\(16),
      I1 => gray0226_in(2),
      I2 => \D02IN_reg[23]\(18),
      I3 => \D02IN_reg[23]\(17),
      I4 => gray0226_in(1),
      O => \gray0226_in__0\(0)
    );
\gray02[3]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D02IN_reg[23]\(8),
      I1 => gray022(2),
      I2 => \D02IN_reg[23]\(10),
      I3 => \D02IN_reg[23]\(9),
      I4 => gray022(1),
      O => gray022(0)
    );
\gray02[3]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D02IN_reg[23]\(0),
      I1 => gray021(2),
      I2 => \D02IN_reg[23]\(2),
      I3 => \D02IN_reg[23]\(1),
      I4 => gray021(1),
      O => gray021(0)
    );
\gray02[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray0226_in(2),
      I1 => gray022(2),
      I2 => gray021(2),
      O => \gray02[3]_i_2_n_0\
    );
\gray02[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray0226_in(1),
      I1 => gray022(1),
      I2 => gray021(1),
      O => \gray02[3]_i_3_n_0\
    );
\gray02[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \gray0226_in__0\(0),
      I1 => gray022(0),
      I2 => gray021(0),
      O => \gray02[3]_i_4_n_0\
    );
\gray02[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray0226_in(3),
      I1 => gray022(3),
      I2 => gray021(3),
      I3 => \gray02[3]_i_2_n_0\,
      O => \gray02[3]_i_5_n_0\
    );
\gray02[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray0226_in(2),
      I1 => gray022(2),
      I2 => gray021(2),
      I3 => \gray02[3]_i_3_n_0\,
      O => \gray02[3]_i_6_n_0\
    );
\gray02[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray0226_in(1),
      I1 => gray022(1),
      I2 => gray021(1),
      I3 => \gray02[3]_i_4_n_0\,
      O => \gray02[3]_i_7_n_0\
    );
\gray02[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \gray0226_in__0\(0),
      I1 => gray022(0),
      I2 => gray021(0),
      O => \gray02[3]_i_8_n_0\
    );
\gray02[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC2B2BC22BC2C2BC"
    )
        port map (
      I0 => \D02IN_reg[23]\(18),
      I1 => \D02IN_reg[23]\(20),
      I2 => \D02IN_reg[23]\(22),
      I3 => \D02IN_reg[23]\(23),
      I4 => \D02IN_reg[23]\(21),
      I5 => \D02IN_reg[23]\(19),
      O => gray0226_in(2)
    );
\gray02[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \D02IN_reg[23]\(5),
      I1 => \D02IN_reg[23]\(6),
      I2 => \D02IN_reg[23]\(7),
      O => gray021(5)
    );
\gray02[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B22C"
    )
        port map (
      I0 => \D02IN_reg[23]\(12),
      I1 => \D02IN_reg[23]\(14),
      I2 => \D02IN_reg[23]\(15),
      I3 => \D02IN_reg[23]\(13),
      O => gray022(4)
    );
\gray02[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B22C"
    )
        port map (
      I0 => \D02IN_reg[23]\(4),
      I1 => \D02IN_reg[23]\(6),
      I2 => \D02IN_reg[23]\(7),
      I3 => \D02IN_reg[23]\(5),
      O => gray021(4)
    );
\gray02[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CB2CB2C"
    )
        port map (
      I0 => \D02IN_reg[23]\(19),
      I1 => \D02IN_reg[23]\(21),
      I2 => \D02IN_reg[23]\(22),
      I3 => \D02IN_reg[23]\(23),
      I4 => \D02IN_reg[23]\(20),
      O => gray0226_in(3)
    );
\gray02[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CB2CB2C"
    )
        port map (
      I0 => \D02IN_reg[23]\(11),
      I1 => \D02IN_reg[23]\(13),
      I2 => \D02IN_reg[23]\(14),
      I3 => \D02IN_reg[23]\(15),
      I4 => \D02IN_reg[23]\(12),
      O => gray022(3)
    );
\gray02[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CB2CB2C"
    )
        port map (
      I0 => \D02IN_reg[23]\(3),
      I1 => \D02IN_reg[23]\(5),
      I2 => \D02IN_reg[23]\(6),
      I3 => \D02IN_reg[23]\(7),
      I4 => \D02IN_reg[23]\(4),
      O => gray021(3)
    );
\gray02[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \D02IN_reg[23]\(14),
      I1 => \D02IN_reg[23]\(15),
      O => gray022(6)
    );
\gray02[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B22C"
    )
        port map (
      I0 => \D02IN_reg[23]\(20),
      I1 => \D02IN_reg[23]\(22),
      I2 => \D02IN_reg[23]\(23),
      I3 => \D02IN_reg[23]\(21),
      O => gray0226_in(4)
    );
\gray02[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF626200"
    )
        port map (
      I0 => \D02IN_reg[23]\(23),
      I1 => \D02IN_reg[23]\(22),
      I2 => \D02IN_reg[23]\(21),
      I3 => gray022(5),
      I4 => gray021(5),
      O => \gray02[7]_i_2_n_0\
    );
\gray02[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9E189E180000"
    )
        port map (
      I0 => \D02IN_reg[23]\(21),
      I1 => \D02IN_reg[23]\(23),
      I2 => \D02IN_reg[23]\(22),
      I3 => \D02IN_reg[23]\(20),
      I4 => gray022(4),
      I5 => gray021(4),
      O => \gray02[7]_i_3_n_0\
    );
\gray02[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray0226_in(3),
      I1 => gray022(3),
      I2 => gray021(3),
      O => \gray02[7]_i_4_n_0\
    );
\gray02[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \D02IN_reg[23]\(23),
      I1 => \D02IN_reg[23]\(22),
      I2 => \D02IN_reg[23]\(14),
      I3 => \D02IN_reg[23]\(15),
      I4 => \D02IN_reg[23]\(6),
      I5 => \D02IN_reg[23]\(7),
      O => \gray02[7]_i_5_n_0\
    );
\gray02[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \gray02[7]_i_2_n_0\,
      I1 => \D02IN_reg[23]\(7),
      I2 => \D02IN_reg[23]\(6),
      I3 => gray022(6),
      I4 => \D02IN_reg[23]\(22),
      I5 => \D02IN_reg[23]\(23),
      O => \gray02[7]_i_6_n_0\
    );
\gray02[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696696969969696"
    )
        port map (
      I0 => \gray02[7]_i_3_n_0\,
      I1 => gray021(5),
      I2 => gray022(5),
      I3 => \D02IN_reg[23]\(21),
      I4 => \D02IN_reg[23]\(22),
      I5 => \D02IN_reg[23]\(23),
      O => \gray02[7]_i_7_n_0\
    );
\gray02[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \gray02[7]_i_4_n_0\,
      I1 => gray021(4),
      I2 => gray022(4),
      I3 => gray0226_in(4),
      O => \gray02[7]_i_8_n_0\
    );
\gray02[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \D02IN_reg[23]\(13),
      I1 => \D02IN_reg[23]\(14),
      I2 => \D02IN_reg[23]\(15),
      O => gray022(5)
    );
\gray02_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray020(0),
      Q => gray02(0),
      R => SR(0)
    );
\gray02_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray020(1),
      Q => gray02(1),
      R => SR(0)
    );
\gray02_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray020(2),
      Q => gray02(2),
      R => SR(0)
    );
\gray02_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray020(3),
      Q => gray02(3),
      R => SR(0)
    );
\gray02_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gray02_reg[3]_i_1_n_0\,
      CO(2) => \gray02_reg[3]_i_1_n_1\,
      CO(1) => \gray02_reg[3]_i_1_n_2\,
      CO(0) => \gray02_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gray02[3]_i_2_n_0\,
      DI(2) => \gray02[3]_i_3_n_0\,
      DI(1) => \gray02[3]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => gray020(3 downto 0),
      S(3) => \gray02[3]_i_5_n_0\,
      S(2) => \gray02[3]_i_6_n_0\,
      S(1) => \gray02[3]_i_7_n_0\,
      S(0) => \gray02[3]_i_8_n_0\
    );
\gray02_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray020(4),
      Q => gray02(4),
      R => SR(0)
    );
\gray02_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray020(5),
      Q => gray02(5),
      R => SR(0)
    );
\gray02_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray020(6),
      Q => gray02(6),
      R => SR(0)
    );
\gray02_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray020(7),
      Q => gray02(7),
      R => SR(0)
    );
\gray02_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gray02_reg[3]_i_1_n_0\,
      CO(3) => \gray02_reg[7]_i_1_n_0\,
      CO(2) => \gray02_reg[7]_i_1_n_1\,
      CO(1) => \gray02_reg[7]_i_1_n_2\,
      CO(0) => \gray02_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \gray02[7]_i_2_n_0\,
      DI(1) => \gray02[7]_i_3_n_0\,
      DI(0) => \gray02[7]_i_4_n_0\,
      O(3 downto 0) => gray020(7 downto 4),
      S(3) => \gray02[7]_i_5_n_0\,
      S(2) => \gray02[7]_i_6_n_0\,
      S(1) => \gray02[7]_i_7_n_0\,
      S(0) => \gray02[7]_i_8_n_0\
    );
\gray02_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray020(8),
      Q => gray02(8),
      R => SR(0)
    );
\gray02_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gray02_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_gray02_reg[8]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => gray020(8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gray02_reg[8]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\gray10[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC2B2BC22BC2C2BC"
    )
        port map (
      I0 => \D10IN_reg[23]\(10),
      I1 => \D10IN_reg[23]\(12),
      I2 => \D10IN_reg[23]\(14),
      I3 => \D10IN_reg[23]\(15),
      I4 => \D10IN_reg[23]\(13),
      I5 => \D10IN_reg[23]\(11),
      O => gray102(2)
    );
\gray10[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC2B2BC22BC2C2BC"
    )
        port map (
      I0 => \D10IN_reg[23]\(2),
      I1 => \D10IN_reg[23]\(4),
      I2 => \D10IN_reg[23]\(6),
      I3 => \D10IN_reg[23]\(7),
      I4 => \D10IN_reg[23]\(5),
      I5 => \D10IN_reg[23]\(3),
      O => gray101(2)
    );
\gray10[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D10IN_reg[23]\(17),
      I1 => gray1025_in(3),
      I2 => \D10IN_reg[23]\(19),
      I3 => \D10IN_reg[23]\(18),
      I4 => gray1025_in(2),
      O => gray1025_in(1)
    );
\gray10[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D10IN_reg[23]\(9),
      I1 => gray102(3),
      I2 => \D10IN_reg[23]\(11),
      I3 => \D10IN_reg[23]\(10),
      I4 => gray102(2),
      O => gray102(1)
    );
\gray10[3]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D10IN_reg[23]\(1),
      I1 => gray101(3),
      I2 => \D10IN_reg[23]\(3),
      I3 => \D10IN_reg[23]\(2),
      I4 => gray101(2),
      O => gray101(1)
    );
\gray10[3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D10IN_reg[23]\(16),
      I1 => gray1025_in(2),
      I2 => \D10IN_reg[23]\(18),
      I3 => \D10IN_reg[23]\(17),
      I4 => gray1025_in(1),
      O => \gray1025_in__0\(0)
    );
\gray10[3]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D10IN_reg[23]\(8),
      I1 => gray102(2),
      I2 => \D10IN_reg[23]\(10),
      I3 => \D10IN_reg[23]\(9),
      I4 => gray102(1),
      O => gray102(0)
    );
\gray10[3]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D10IN_reg[23]\(0),
      I1 => gray101(2),
      I2 => \D10IN_reg[23]\(2),
      I3 => \D10IN_reg[23]\(1),
      I4 => gray101(1),
      O => gray101(0)
    );
\gray10[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray1025_in(2),
      I1 => gray102(2),
      I2 => gray101(2),
      O => \gray10[3]_i_2_n_0\
    );
\gray10[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray1025_in(1),
      I1 => gray102(1),
      I2 => gray101(1),
      O => \gray10[3]_i_3_n_0\
    );
\gray10[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \gray1025_in__0\(0),
      I1 => gray102(0),
      I2 => gray101(0),
      O => \gray10[3]_i_4_n_0\
    );
\gray10[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray1025_in(3),
      I1 => gray102(3),
      I2 => gray101(3),
      I3 => \gray10[3]_i_2_n_0\,
      O => \gray10[3]_i_5_n_0\
    );
\gray10[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray1025_in(2),
      I1 => gray102(2),
      I2 => gray101(2),
      I3 => \gray10[3]_i_3_n_0\,
      O => \gray10[3]_i_6_n_0\
    );
\gray10[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray1025_in(1),
      I1 => gray102(1),
      I2 => gray101(1),
      I3 => \gray10[3]_i_4_n_0\,
      O => \gray10[3]_i_7_n_0\
    );
\gray10[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \gray1025_in__0\(0),
      I1 => gray102(0),
      I2 => gray101(0),
      O => \gray10[3]_i_8_n_0\
    );
\gray10[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC2B2BC22BC2C2BC"
    )
        port map (
      I0 => \D10IN_reg[23]\(18),
      I1 => \D10IN_reg[23]\(20),
      I2 => \D10IN_reg[23]\(22),
      I3 => \D10IN_reg[23]\(23),
      I4 => \D10IN_reg[23]\(21),
      I5 => \D10IN_reg[23]\(19),
      O => gray1025_in(2)
    );
\gray10[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \D10IN_reg[23]\(5),
      I1 => \D10IN_reg[23]\(6),
      I2 => \D10IN_reg[23]\(7),
      O => gray101(5)
    );
\gray10[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B22C"
    )
        port map (
      I0 => \D10IN_reg[23]\(12),
      I1 => \D10IN_reg[23]\(14),
      I2 => \D10IN_reg[23]\(15),
      I3 => \D10IN_reg[23]\(13),
      O => gray102(4)
    );
\gray10[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B22C"
    )
        port map (
      I0 => \D10IN_reg[23]\(4),
      I1 => \D10IN_reg[23]\(6),
      I2 => \D10IN_reg[23]\(7),
      I3 => \D10IN_reg[23]\(5),
      O => gray101(4)
    );
\gray10[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CB2CB2C"
    )
        port map (
      I0 => \D10IN_reg[23]\(19),
      I1 => \D10IN_reg[23]\(21),
      I2 => \D10IN_reg[23]\(22),
      I3 => \D10IN_reg[23]\(23),
      I4 => \D10IN_reg[23]\(20),
      O => gray1025_in(3)
    );
\gray10[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CB2CB2C"
    )
        port map (
      I0 => \D10IN_reg[23]\(11),
      I1 => \D10IN_reg[23]\(13),
      I2 => \D10IN_reg[23]\(14),
      I3 => \D10IN_reg[23]\(15),
      I4 => \D10IN_reg[23]\(12),
      O => gray102(3)
    );
\gray10[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CB2CB2C"
    )
        port map (
      I0 => \D10IN_reg[23]\(3),
      I1 => \D10IN_reg[23]\(5),
      I2 => \D10IN_reg[23]\(6),
      I3 => \D10IN_reg[23]\(7),
      I4 => \D10IN_reg[23]\(4),
      O => gray101(3)
    );
\gray10[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \D10IN_reg[23]\(14),
      I1 => \D10IN_reg[23]\(15),
      O => gray102(6)
    );
\gray10[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B22C"
    )
        port map (
      I0 => \D10IN_reg[23]\(20),
      I1 => \D10IN_reg[23]\(22),
      I2 => \D10IN_reg[23]\(23),
      I3 => \D10IN_reg[23]\(21),
      O => gray1025_in(4)
    );
\gray10[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF626200"
    )
        port map (
      I0 => \D10IN_reg[23]\(23),
      I1 => \D10IN_reg[23]\(22),
      I2 => \D10IN_reg[23]\(21),
      I3 => gray102(5),
      I4 => gray101(5),
      O => \gray10[7]_i_2_n_0\
    );
\gray10[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9E189E180000"
    )
        port map (
      I0 => \D10IN_reg[23]\(21),
      I1 => \D10IN_reg[23]\(23),
      I2 => \D10IN_reg[23]\(22),
      I3 => \D10IN_reg[23]\(20),
      I4 => gray102(4),
      I5 => gray101(4),
      O => \gray10[7]_i_3_n_0\
    );
\gray10[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray1025_in(3),
      I1 => gray102(3),
      I2 => gray101(3),
      O => \gray10[7]_i_4_n_0\
    );
\gray10[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \D10IN_reg[23]\(23),
      I1 => \D10IN_reg[23]\(22),
      I2 => \D10IN_reg[23]\(14),
      I3 => \D10IN_reg[23]\(15),
      I4 => \D10IN_reg[23]\(6),
      I5 => \D10IN_reg[23]\(7),
      O => \gray10[7]_i_5_n_0\
    );
\gray10[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \gray10[7]_i_2_n_0\,
      I1 => \D10IN_reg[23]\(7),
      I2 => \D10IN_reg[23]\(6),
      I3 => gray102(6),
      I4 => \D10IN_reg[23]\(22),
      I5 => \D10IN_reg[23]\(23),
      O => \gray10[7]_i_6_n_0\
    );
\gray10[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696696969969696"
    )
        port map (
      I0 => \gray10[7]_i_3_n_0\,
      I1 => gray101(5),
      I2 => gray102(5),
      I3 => \D10IN_reg[23]\(21),
      I4 => \D10IN_reg[23]\(22),
      I5 => \D10IN_reg[23]\(23),
      O => \gray10[7]_i_7_n_0\
    );
\gray10[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \gray10[7]_i_4_n_0\,
      I1 => gray101(4),
      I2 => gray102(4),
      I3 => gray1025_in(4),
      O => \gray10[7]_i_8_n_0\
    );
\gray10[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \D10IN_reg[23]\(13),
      I1 => \D10IN_reg[23]\(14),
      I2 => \D10IN_reg[23]\(15),
      O => gray102(5)
    );
\gray10_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray100(0),
      Q => gray10(0),
      R => SR(0)
    );
\gray10_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray100(1),
      Q => gray10(1),
      R => SR(0)
    );
\gray10_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray100(2),
      Q => gray10(2),
      R => SR(0)
    );
\gray10_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray100(3),
      Q => gray10(3),
      R => SR(0)
    );
\gray10_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gray10_reg[3]_i_1_n_0\,
      CO(2) => \gray10_reg[3]_i_1_n_1\,
      CO(1) => \gray10_reg[3]_i_1_n_2\,
      CO(0) => \gray10_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gray10[3]_i_2_n_0\,
      DI(2) => \gray10[3]_i_3_n_0\,
      DI(1) => \gray10[3]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => gray100(3 downto 0),
      S(3) => \gray10[3]_i_5_n_0\,
      S(2) => \gray10[3]_i_6_n_0\,
      S(1) => \gray10[3]_i_7_n_0\,
      S(0) => \gray10[3]_i_8_n_0\
    );
\gray10_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray100(4),
      Q => gray10(4),
      R => SR(0)
    );
\gray10_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray100(5),
      Q => gray10(5),
      R => SR(0)
    );
\gray10_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray100(6),
      Q => gray10(6),
      R => SR(0)
    );
\gray10_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray100(7),
      Q => gray10(7),
      R => SR(0)
    );
\gray10_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gray10_reg[3]_i_1_n_0\,
      CO(3) => \gray10_reg[7]_i_1_n_0\,
      CO(2) => \gray10_reg[7]_i_1_n_1\,
      CO(1) => \gray10_reg[7]_i_1_n_2\,
      CO(0) => \gray10_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \gray10[7]_i_2_n_0\,
      DI(1) => \gray10[7]_i_3_n_0\,
      DI(0) => \gray10[7]_i_4_n_0\,
      O(3 downto 0) => gray100(7 downto 4),
      S(3) => \gray10[7]_i_5_n_0\,
      S(2) => \gray10[7]_i_6_n_0\,
      S(1) => \gray10[7]_i_7_n_0\,
      S(0) => \gray10[7]_i_8_n_0\
    );
\gray10_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray100(8),
      Q => gray10(8),
      R => SR(0)
    );
\gray10_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gray10_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_gray10_reg[8]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => gray100(8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gray10_reg[8]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\gray11[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => DI(2),
      I1 => gray111(3),
      I2 => gray112(3),
      I3 => \D11IN_reg[19]\(2),
      O => \gray11[3]_i_2__0_n_0\
    );
\gray11[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => DI(1),
      I1 => gray111(2),
      I2 => gray112(2),
      I3 => \D11IN_reg[19]\(1),
      O => \gray11[3]_i_3__0_n_0\
    );
\gray11[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => DI(0),
      I1 => gray111(1),
      I2 => gray112(1),
      I3 => \D11IN_reg[19]\(0),
      O => \gray11[3]_i_4_n_0\
    );
\gray11[3]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => gray1120_in(0),
      I1 => gray112(0),
      I2 => gray111(0),
      O => \gray11[3]_i_5__0_n_0\
    );
\gray11[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \^gray11_reg[7]_0\(0)
    );
\gray11[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B22C"
    )
        port map (
      I0 => Q(4),
      I1 => Q(6),
      I2 => Q(7),
      I3 => Q(5),
      O => \^gray1120_in__0\(0)
    );
\gray11[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(1),
      O => \gray11[7]_i_2_n_0\
    );
\gray11[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \D11IN_reg[23]\(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^gray11_reg[7]_0\(0),
      I4 => Q(6),
      I5 => Q(7),
      O => \gray11[7]_i_3_n_0\
    );
\gray11[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696696969969696"
    )
        port map (
      I0 => \D11IN_reg[23]\(1),
      I1 => gray111(5),
      I2 => gray112(5),
      I3 => Q(5),
      I4 => Q(6),
      I5 => Q(7),
      O => \gray11[7]_i_4__0_n_0\
    );
\gray11[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \D11IN_reg[23]\(0),
      I1 => gray111(4),
      I2 => gray112(4),
      I3 => \^gray1120_in__0\(0),
      O => \gray11[7]_i_5_n_0\
    );
\gray11_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray110(0),
      Q => gray11(0),
      R => SR(0)
    );
\gray11_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray110(1),
      Q => gray11(1),
      R => SR(0)
    );
\gray11_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray110(2),
      Q => gray11(2),
      R => SR(0)
    );
\gray11_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray110(3),
      Q => gray11(3),
      R => SR(0)
    );
\gray11_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gray11_reg[3]_i_1__0_n_0\,
      CO(2) => \gray11_reg[3]_i_1__0_n_1\,
      CO(1) => \gray11_reg[3]_i_1__0_n_2\,
      CO(0) => \gray11_reg[3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => DI(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => gray110(3 downto 0),
      S(3) => \gray11[3]_i_2__0_n_0\,
      S(2) => \gray11[3]_i_3__0_n_0\,
      S(1) => \gray11[3]_i_4_n_0\,
      S(0) => \gray11[3]_i_5__0_n_0\
    );
\gray11_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray110(4),
      Q => gray11(4),
      R => SR(0)
    );
\gray11_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray110(5),
      Q => gray11(5),
      R => SR(0)
    );
\gray11_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray110(6),
      Q => gray11(6),
      R => SR(0)
    );
\gray11_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray110(7),
      Q => gray11(7),
      R => SR(0)
    );
\gray11_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gray11_reg[3]_i_1__0_n_0\,
      CO(3) => \NLW_gray11_reg[7]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \gray11_reg[7]_i_1__0_n_1\,
      CO(1) => \gray11_reg[7]_i_1__0_n_2\,
      CO(0) => \gray11_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \D11IN_reg[23]\(2 downto 0),
      O(3 downto 0) => gray110(7 downto 4),
      S(3) => \gray11[7]_i_2_n_0\,
      S(2) => \gray11[7]_i_3_n_0\,
      S(1) => \gray11[7]_i_4__0_n_0\,
      S(0) => \gray11[7]_i_5_n_0\
    );
\gray12[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC2B2BC22BC2C2BC"
    )
        port map (
      I0 => \D12IN_reg[23]\(10),
      I1 => \D12IN_reg[23]\(12),
      I2 => \D12IN_reg[23]\(14),
      I3 => \D12IN_reg[23]\(15),
      I4 => \D12IN_reg[23]\(13),
      I5 => \D12IN_reg[23]\(11),
      O => gray122(2)
    );
\gray12[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC2B2BC22BC2C2BC"
    )
        port map (
      I0 => \D12IN_reg[23]\(2),
      I1 => \D12IN_reg[23]\(4),
      I2 => \D12IN_reg[23]\(6),
      I3 => \D12IN_reg[23]\(7),
      I4 => \D12IN_reg[23]\(5),
      I5 => \D12IN_reg[23]\(3),
      O => gray121(2)
    );
\gray12[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D12IN_reg[23]\(17),
      I1 => gray1223_in(3),
      I2 => \D12IN_reg[23]\(19),
      I3 => \D12IN_reg[23]\(18),
      I4 => gray1223_in(2),
      O => gray1223_in(1)
    );
\gray12[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D12IN_reg[23]\(9),
      I1 => gray122(3),
      I2 => \D12IN_reg[23]\(11),
      I3 => \D12IN_reg[23]\(10),
      I4 => gray122(2),
      O => gray122(1)
    );
\gray12[3]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D12IN_reg[23]\(1),
      I1 => gray121(3),
      I2 => \D12IN_reg[23]\(3),
      I3 => \D12IN_reg[23]\(2),
      I4 => gray121(2),
      O => gray121(1)
    );
\gray12[3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D12IN_reg[23]\(16),
      I1 => gray1223_in(2),
      I2 => \D12IN_reg[23]\(18),
      I3 => \D12IN_reg[23]\(17),
      I4 => gray1223_in(1),
      O => \gray1223_in__0\(0)
    );
\gray12[3]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D12IN_reg[23]\(8),
      I1 => gray122(2),
      I2 => \D12IN_reg[23]\(10),
      I3 => \D12IN_reg[23]\(9),
      I4 => gray122(1),
      O => gray122(0)
    );
\gray12[3]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D12IN_reg[23]\(0),
      I1 => gray121(2),
      I2 => \D12IN_reg[23]\(2),
      I3 => \D12IN_reg[23]\(1),
      I4 => gray121(1),
      O => gray121(0)
    );
\gray12[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray1223_in(2),
      I1 => gray122(2),
      I2 => gray121(2),
      O => \gray12[3]_i_2_n_0\
    );
\gray12[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray1223_in(1),
      I1 => gray122(1),
      I2 => gray121(1),
      O => \gray12[3]_i_3_n_0\
    );
\gray12[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \gray1223_in__0\(0),
      I1 => gray122(0),
      I2 => gray121(0),
      O => \gray12[3]_i_4_n_0\
    );
\gray12[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray1223_in(3),
      I1 => gray122(3),
      I2 => gray121(3),
      I3 => \gray12[3]_i_2_n_0\,
      O => \gray12[3]_i_5_n_0\
    );
\gray12[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray1223_in(2),
      I1 => gray122(2),
      I2 => gray121(2),
      I3 => \gray12[3]_i_3_n_0\,
      O => \gray12[3]_i_6_n_0\
    );
\gray12[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray1223_in(1),
      I1 => gray122(1),
      I2 => gray121(1),
      I3 => \gray12[3]_i_4_n_0\,
      O => \gray12[3]_i_7_n_0\
    );
\gray12[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \gray1223_in__0\(0),
      I1 => gray122(0),
      I2 => gray121(0),
      O => \gray12[3]_i_8_n_0\
    );
\gray12[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC2B2BC22BC2C2BC"
    )
        port map (
      I0 => \D12IN_reg[23]\(18),
      I1 => \D12IN_reg[23]\(20),
      I2 => \D12IN_reg[23]\(22),
      I3 => \D12IN_reg[23]\(23),
      I4 => \D12IN_reg[23]\(21),
      I5 => \D12IN_reg[23]\(19),
      O => gray1223_in(2)
    );
\gray12[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \D12IN_reg[23]\(5),
      I1 => \D12IN_reg[23]\(6),
      I2 => \D12IN_reg[23]\(7),
      O => gray121(5)
    );
\gray12[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B22C"
    )
        port map (
      I0 => \D12IN_reg[23]\(12),
      I1 => \D12IN_reg[23]\(14),
      I2 => \D12IN_reg[23]\(15),
      I3 => \D12IN_reg[23]\(13),
      O => gray122(4)
    );
\gray12[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B22C"
    )
        port map (
      I0 => \D12IN_reg[23]\(4),
      I1 => \D12IN_reg[23]\(6),
      I2 => \D12IN_reg[23]\(7),
      I3 => \D12IN_reg[23]\(5),
      O => gray121(4)
    );
\gray12[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CB2CB2C"
    )
        port map (
      I0 => \D12IN_reg[23]\(19),
      I1 => \D12IN_reg[23]\(21),
      I2 => \D12IN_reg[23]\(22),
      I3 => \D12IN_reg[23]\(23),
      I4 => \D12IN_reg[23]\(20),
      O => gray1223_in(3)
    );
\gray12[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CB2CB2C"
    )
        port map (
      I0 => \D12IN_reg[23]\(11),
      I1 => \D12IN_reg[23]\(13),
      I2 => \D12IN_reg[23]\(14),
      I3 => \D12IN_reg[23]\(15),
      I4 => \D12IN_reg[23]\(12),
      O => gray122(3)
    );
\gray12[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CB2CB2C"
    )
        port map (
      I0 => \D12IN_reg[23]\(3),
      I1 => \D12IN_reg[23]\(5),
      I2 => \D12IN_reg[23]\(6),
      I3 => \D12IN_reg[23]\(7),
      I4 => \D12IN_reg[23]\(4),
      O => gray121(3)
    );
\gray12[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \D12IN_reg[23]\(14),
      I1 => \D12IN_reg[23]\(15),
      O => gray122(6)
    );
\gray12[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B22C"
    )
        port map (
      I0 => \D12IN_reg[23]\(20),
      I1 => \D12IN_reg[23]\(22),
      I2 => \D12IN_reg[23]\(23),
      I3 => \D12IN_reg[23]\(21),
      O => gray1223_in(4)
    );
\gray12[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF626200"
    )
        port map (
      I0 => \D12IN_reg[23]\(23),
      I1 => \D12IN_reg[23]\(22),
      I2 => \D12IN_reg[23]\(21),
      I3 => gray122(5),
      I4 => gray121(5),
      O => \gray12[7]_i_2_n_0\
    );
\gray12[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9E189E180000"
    )
        port map (
      I0 => \D12IN_reg[23]\(21),
      I1 => \D12IN_reg[23]\(23),
      I2 => \D12IN_reg[23]\(22),
      I3 => \D12IN_reg[23]\(20),
      I4 => gray122(4),
      I5 => gray121(4),
      O => \gray12[7]_i_3_n_0\
    );
\gray12[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray1223_in(3),
      I1 => gray122(3),
      I2 => gray121(3),
      O => \gray12[7]_i_4_n_0\
    );
\gray12[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \D12IN_reg[23]\(23),
      I1 => \D12IN_reg[23]\(22),
      I2 => \D12IN_reg[23]\(14),
      I3 => \D12IN_reg[23]\(15),
      I4 => \D12IN_reg[23]\(6),
      I5 => \D12IN_reg[23]\(7),
      O => \gray12[7]_i_5_n_0\
    );
\gray12[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \gray12[7]_i_2_n_0\,
      I1 => \D12IN_reg[23]\(7),
      I2 => \D12IN_reg[23]\(6),
      I3 => gray122(6),
      I4 => \D12IN_reg[23]\(22),
      I5 => \D12IN_reg[23]\(23),
      O => \gray12[7]_i_6_n_0\
    );
\gray12[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696696969969696"
    )
        port map (
      I0 => \gray12[7]_i_3_n_0\,
      I1 => gray121(5),
      I2 => gray122(5),
      I3 => \D12IN_reg[23]\(21),
      I4 => \D12IN_reg[23]\(22),
      I5 => \D12IN_reg[23]\(23),
      O => \gray12[7]_i_7_n_0\
    );
\gray12[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \gray12[7]_i_4_n_0\,
      I1 => gray121(4),
      I2 => gray122(4),
      I3 => gray1223_in(4),
      O => \gray12[7]_i_8_n_0\
    );
\gray12[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \D12IN_reg[23]\(13),
      I1 => \D12IN_reg[23]\(14),
      I2 => \D12IN_reg[23]\(15),
      O => gray122(5)
    );
\gray12_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray120(0),
      Q => gray12(0),
      R => SR(0)
    );
\gray12_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray120(1),
      Q => gray12(1),
      R => SR(0)
    );
\gray12_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray120(2),
      Q => gray12(2),
      R => SR(0)
    );
\gray12_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray120(3),
      Q => gray12(3),
      R => SR(0)
    );
\gray12_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gray12_reg[3]_i_1_n_0\,
      CO(2) => \gray12_reg[3]_i_1_n_1\,
      CO(1) => \gray12_reg[3]_i_1_n_2\,
      CO(0) => \gray12_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gray12[3]_i_2_n_0\,
      DI(2) => \gray12[3]_i_3_n_0\,
      DI(1) => \gray12[3]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => gray120(3 downto 0),
      S(3) => \gray12[3]_i_5_n_0\,
      S(2) => \gray12[3]_i_6_n_0\,
      S(1) => \gray12[3]_i_7_n_0\,
      S(0) => \gray12[3]_i_8_n_0\
    );
\gray12_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray120(4),
      Q => gray12(4),
      R => SR(0)
    );
\gray12_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray120(5),
      Q => gray12(5),
      R => SR(0)
    );
\gray12_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray120(6),
      Q => gray12(6),
      R => SR(0)
    );
\gray12_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray120(7),
      Q => gray12(7),
      R => SR(0)
    );
\gray12_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gray12_reg[3]_i_1_n_0\,
      CO(3) => \gray12_reg[7]_i_1_n_0\,
      CO(2) => \gray12_reg[7]_i_1_n_1\,
      CO(1) => \gray12_reg[7]_i_1_n_2\,
      CO(0) => \gray12_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \gray12[7]_i_2_n_0\,
      DI(1) => \gray12[7]_i_3_n_0\,
      DI(0) => \gray12[7]_i_4_n_0\,
      O(3 downto 0) => gray120(7 downto 4),
      S(3) => \gray12[7]_i_5_n_0\,
      S(2) => \gray12[7]_i_6_n_0\,
      S(1) => \gray12[7]_i_7_n_0\,
      S(0) => \gray12[7]_i_8_n_0\
    );
\gray12_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray120(8),
      Q => gray12(8),
      R => SR(0)
    );
\gray12_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gray12_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_gray12_reg[8]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => gray120(8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gray12_reg[8]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\gray20[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC2B2BC22BC2C2BC"
    )
        port map (
      I0 => \D20IN_reg[23]\(10),
      I1 => \D20IN_reg[23]\(12),
      I2 => \D20IN_reg[23]\(14),
      I3 => \D20IN_reg[23]\(15),
      I4 => \D20IN_reg[23]\(13),
      I5 => \D20IN_reg[23]\(11),
      O => gray202(2)
    );
\gray20[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC2B2BC22BC2C2BC"
    )
        port map (
      I0 => \D20IN_reg[23]\(2),
      I1 => \D20IN_reg[23]\(4),
      I2 => \D20IN_reg[23]\(6),
      I3 => \D20IN_reg[23]\(7),
      I4 => \D20IN_reg[23]\(5),
      I5 => \D20IN_reg[23]\(3),
      O => gray201(2)
    );
\gray20[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D20IN_reg[23]\(17),
      I1 => gray2022_in(3),
      I2 => \D20IN_reg[23]\(19),
      I3 => \D20IN_reg[23]\(18),
      I4 => gray2022_in(2),
      O => gray2022_in(1)
    );
\gray20[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D20IN_reg[23]\(9),
      I1 => gray202(3),
      I2 => \D20IN_reg[23]\(11),
      I3 => \D20IN_reg[23]\(10),
      I4 => gray202(2),
      O => gray202(1)
    );
\gray20[3]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D20IN_reg[23]\(1),
      I1 => gray201(3),
      I2 => \D20IN_reg[23]\(3),
      I3 => \D20IN_reg[23]\(2),
      I4 => gray201(2),
      O => gray201(1)
    );
\gray20[3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D20IN_reg[23]\(16),
      I1 => gray2022_in(2),
      I2 => \D20IN_reg[23]\(18),
      I3 => \D20IN_reg[23]\(17),
      I4 => gray2022_in(1),
      O => \gray2022_in__0\(0)
    );
\gray20[3]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D20IN_reg[23]\(8),
      I1 => gray202(2),
      I2 => \D20IN_reg[23]\(10),
      I3 => \D20IN_reg[23]\(9),
      I4 => gray202(1),
      O => gray202(0)
    );
\gray20[3]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D20IN_reg[23]\(0),
      I1 => gray201(2),
      I2 => \D20IN_reg[23]\(2),
      I3 => \D20IN_reg[23]\(1),
      I4 => gray201(1),
      O => gray201(0)
    );
\gray20[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray2022_in(2),
      I1 => gray202(2),
      I2 => gray201(2),
      O => \gray20[3]_i_2_n_0\
    );
\gray20[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray2022_in(1),
      I1 => gray202(1),
      I2 => gray201(1),
      O => \gray20[3]_i_3_n_0\
    );
\gray20[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \gray2022_in__0\(0),
      I1 => gray202(0),
      I2 => gray201(0),
      O => \gray20[3]_i_4_n_0\
    );
\gray20[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray2022_in(3),
      I1 => gray202(3),
      I2 => gray201(3),
      I3 => \gray20[3]_i_2_n_0\,
      O => \gray20[3]_i_5_n_0\
    );
\gray20[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray2022_in(2),
      I1 => gray202(2),
      I2 => gray201(2),
      I3 => \gray20[3]_i_3_n_0\,
      O => \gray20[3]_i_6_n_0\
    );
\gray20[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray2022_in(1),
      I1 => gray202(1),
      I2 => gray201(1),
      I3 => \gray20[3]_i_4_n_0\,
      O => \gray20[3]_i_7_n_0\
    );
\gray20[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \gray2022_in__0\(0),
      I1 => gray202(0),
      I2 => gray201(0),
      O => \gray20[3]_i_8_n_0\
    );
\gray20[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC2B2BC22BC2C2BC"
    )
        port map (
      I0 => \D20IN_reg[23]\(18),
      I1 => \D20IN_reg[23]\(20),
      I2 => \D20IN_reg[23]\(22),
      I3 => \D20IN_reg[23]\(23),
      I4 => \D20IN_reg[23]\(21),
      I5 => \D20IN_reg[23]\(19),
      O => gray2022_in(2)
    );
\gray20[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \D20IN_reg[23]\(5),
      I1 => \D20IN_reg[23]\(6),
      I2 => \D20IN_reg[23]\(7),
      O => gray201(5)
    );
\gray20[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B22C"
    )
        port map (
      I0 => \D20IN_reg[23]\(12),
      I1 => \D20IN_reg[23]\(14),
      I2 => \D20IN_reg[23]\(15),
      I3 => \D20IN_reg[23]\(13),
      O => gray202(4)
    );
\gray20[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B22C"
    )
        port map (
      I0 => \D20IN_reg[23]\(4),
      I1 => \D20IN_reg[23]\(6),
      I2 => \D20IN_reg[23]\(7),
      I3 => \D20IN_reg[23]\(5),
      O => gray201(4)
    );
\gray20[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CB2CB2C"
    )
        port map (
      I0 => \D20IN_reg[23]\(19),
      I1 => \D20IN_reg[23]\(21),
      I2 => \D20IN_reg[23]\(22),
      I3 => \D20IN_reg[23]\(23),
      I4 => \D20IN_reg[23]\(20),
      O => gray2022_in(3)
    );
\gray20[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CB2CB2C"
    )
        port map (
      I0 => \D20IN_reg[23]\(11),
      I1 => \D20IN_reg[23]\(13),
      I2 => \D20IN_reg[23]\(14),
      I3 => \D20IN_reg[23]\(15),
      I4 => \D20IN_reg[23]\(12),
      O => gray202(3)
    );
\gray20[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CB2CB2C"
    )
        port map (
      I0 => \D20IN_reg[23]\(3),
      I1 => \D20IN_reg[23]\(5),
      I2 => \D20IN_reg[23]\(6),
      I3 => \D20IN_reg[23]\(7),
      I4 => \D20IN_reg[23]\(4),
      O => gray201(3)
    );
\gray20[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \D20IN_reg[23]\(14),
      I1 => \D20IN_reg[23]\(15),
      O => gray202(6)
    );
\gray20[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B22C"
    )
        port map (
      I0 => \D20IN_reg[23]\(20),
      I1 => \D20IN_reg[23]\(22),
      I2 => \D20IN_reg[23]\(23),
      I3 => \D20IN_reg[23]\(21),
      O => gray2022_in(4)
    );
\gray20[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF626200"
    )
        port map (
      I0 => \D20IN_reg[23]\(23),
      I1 => \D20IN_reg[23]\(22),
      I2 => \D20IN_reg[23]\(21),
      I3 => gray202(5),
      I4 => gray201(5),
      O => \gray20[7]_i_2_n_0\
    );
\gray20[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9E189E180000"
    )
        port map (
      I0 => \D20IN_reg[23]\(21),
      I1 => \D20IN_reg[23]\(23),
      I2 => \D20IN_reg[23]\(22),
      I3 => \D20IN_reg[23]\(20),
      I4 => gray202(4),
      I5 => gray201(4),
      O => \gray20[7]_i_3_n_0\
    );
\gray20[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray2022_in(3),
      I1 => gray202(3),
      I2 => gray201(3),
      O => \gray20[7]_i_4_n_0\
    );
\gray20[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \D20IN_reg[23]\(23),
      I1 => \D20IN_reg[23]\(22),
      I2 => \D20IN_reg[23]\(14),
      I3 => \D20IN_reg[23]\(15),
      I4 => \D20IN_reg[23]\(6),
      I5 => \D20IN_reg[23]\(7),
      O => \gray20[7]_i_5_n_0\
    );
\gray20[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \gray20[7]_i_2_n_0\,
      I1 => \D20IN_reg[23]\(7),
      I2 => \D20IN_reg[23]\(6),
      I3 => gray202(6),
      I4 => \D20IN_reg[23]\(22),
      I5 => \D20IN_reg[23]\(23),
      O => \gray20[7]_i_6_n_0\
    );
\gray20[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696696969969696"
    )
        port map (
      I0 => \gray20[7]_i_3_n_0\,
      I1 => gray201(5),
      I2 => gray202(5),
      I3 => \D20IN_reg[23]\(21),
      I4 => \D20IN_reg[23]\(22),
      I5 => \D20IN_reg[23]\(23),
      O => \gray20[7]_i_7_n_0\
    );
\gray20[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \gray20[7]_i_4_n_0\,
      I1 => gray201(4),
      I2 => gray202(4),
      I3 => gray2022_in(4),
      O => \gray20[7]_i_8_n_0\
    );
\gray20[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \D20IN_reg[23]\(13),
      I1 => \D20IN_reg[23]\(14),
      I2 => \D20IN_reg[23]\(15),
      O => gray202(5)
    );
\gray20_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray200(0),
      Q => gray20(0),
      R => SR(0)
    );
\gray20_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray200(1),
      Q => gray20(1),
      R => SR(0)
    );
\gray20_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray200(2),
      Q => gray20(2),
      R => SR(0)
    );
\gray20_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray200(3),
      Q => gray20(3),
      R => SR(0)
    );
\gray20_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gray20_reg[3]_i_1_n_0\,
      CO(2) => \gray20_reg[3]_i_1_n_1\,
      CO(1) => \gray20_reg[3]_i_1_n_2\,
      CO(0) => \gray20_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gray20[3]_i_2_n_0\,
      DI(2) => \gray20[3]_i_3_n_0\,
      DI(1) => \gray20[3]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => gray200(3 downto 0),
      S(3) => \gray20[3]_i_5_n_0\,
      S(2) => \gray20[3]_i_6_n_0\,
      S(1) => \gray20[3]_i_7_n_0\,
      S(0) => \gray20[3]_i_8_n_0\
    );
\gray20_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray200(4),
      Q => gray20(4),
      R => SR(0)
    );
\gray20_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray200(5),
      Q => gray20(5),
      R => SR(0)
    );
\gray20_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray200(6),
      Q => gray20(6),
      R => SR(0)
    );
\gray20_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray200(7),
      Q => gray20(7),
      R => SR(0)
    );
\gray20_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gray20_reg[3]_i_1_n_0\,
      CO(3) => \gray20_reg[7]_i_1_n_0\,
      CO(2) => \gray20_reg[7]_i_1_n_1\,
      CO(1) => \gray20_reg[7]_i_1_n_2\,
      CO(0) => \gray20_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \gray20[7]_i_2_n_0\,
      DI(1) => \gray20[7]_i_3_n_0\,
      DI(0) => \gray20[7]_i_4_n_0\,
      O(3 downto 0) => gray200(7 downto 4),
      S(3) => \gray20[7]_i_5_n_0\,
      S(2) => \gray20[7]_i_6_n_0\,
      S(1) => \gray20[7]_i_7_n_0\,
      S(0) => \gray20[7]_i_8_n_0\
    );
\gray20_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray200(8),
      Q => gray20(8),
      R => SR(0)
    );
\gray20_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gray20_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_gray20_reg[8]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => gray200(8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gray20_reg[8]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\gray21[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC2B2BC22BC2C2BC"
    )
        port map (
      I0 => \D21IN_reg[23]\(10),
      I1 => \D21IN_reg[23]\(12),
      I2 => \D21IN_reg[23]\(14),
      I3 => \D21IN_reg[23]\(15),
      I4 => \D21IN_reg[23]\(13),
      I5 => \D21IN_reg[23]\(11),
      O => gray212(2)
    );
\gray21[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC2B2BC22BC2C2BC"
    )
        port map (
      I0 => \D21IN_reg[23]\(2),
      I1 => \D21IN_reg[23]\(4),
      I2 => \D21IN_reg[23]\(6),
      I3 => \D21IN_reg[23]\(7),
      I4 => \D21IN_reg[23]\(5),
      I5 => \D21IN_reg[23]\(3),
      O => gray211(2)
    );
\gray21[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D21IN_reg[23]\(17),
      I1 => gray2121_in(3),
      I2 => \D21IN_reg[23]\(19),
      I3 => \D21IN_reg[23]\(18),
      I4 => gray2121_in(2),
      O => gray2121_in(1)
    );
\gray21[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D21IN_reg[23]\(9),
      I1 => gray212(3),
      I2 => \D21IN_reg[23]\(11),
      I3 => \D21IN_reg[23]\(10),
      I4 => gray212(2),
      O => gray212(1)
    );
\gray21[3]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D21IN_reg[23]\(1),
      I1 => gray211(3),
      I2 => \D21IN_reg[23]\(3),
      I3 => \D21IN_reg[23]\(2),
      I4 => gray211(2),
      O => gray211(1)
    );
\gray21[3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D21IN_reg[23]\(16),
      I1 => gray2121_in(2),
      I2 => \D21IN_reg[23]\(18),
      I3 => \D21IN_reg[23]\(17),
      I4 => gray2121_in(1),
      O => \gray2121_in__0\(0)
    );
\gray21[3]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D21IN_reg[23]\(8),
      I1 => gray212(2),
      I2 => \D21IN_reg[23]\(10),
      I3 => \D21IN_reg[23]\(9),
      I4 => gray212(1),
      O => gray212(0)
    );
\gray21[3]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D21IN_reg[23]\(0),
      I1 => gray211(2),
      I2 => \D21IN_reg[23]\(2),
      I3 => \D21IN_reg[23]\(1),
      I4 => gray211(1),
      O => gray211(0)
    );
\gray21[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray2121_in(2),
      I1 => gray212(2),
      I2 => gray211(2),
      O => \gray21[3]_i_2_n_0\
    );
\gray21[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray2121_in(1),
      I1 => gray212(1),
      I2 => gray211(1),
      O => \gray21[3]_i_3_n_0\
    );
\gray21[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \gray2121_in__0\(0),
      I1 => gray212(0),
      I2 => gray211(0),
      O => \gray21[3]_i_4_n_0\
    );
\gray21[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray2121_in(3),
      I1 => gray212(3),
      I2 => gray211(3),
      I3 => \gray21[3]_i_2_n_0\,
      O => \gray21[3]_i_5_n_0\
    );
\gray21[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray2121_in(2),
      I1 => gray212(2),
      I2 => gray211(2),
      I3 => \gray21[3]_i_3_n_0\,
      O => \gray21[3]_i_6_n_0\
    );
\gray21[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray2121_in(1),
      I1 => gray212(1),
      I2 => gray211(1),
      I3 => \gray21[3]_i_4_n_0\,
      O => \gray21[3]_i_7_n_0\
    );
\gray21[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \gray2121_in__0\(0),
      I1 => gray212(0),
      I2 => gray211(0),
      O => \gray21[3]_i_8_n_0\
    );
\gray21[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC2B2BC22BC2C2BC"
    )
        port map (
      I0 => \D21IN_reg[23]\(18),
      I1 => \D21IN_reg[23]\(20),
      I2 => \D21IN_reg[23]\(22),
      I3 => \D21IN_reg[23]\(23),
      I4 => \D21IN_reg[23]\(21),
      I5 => \D21IN_reg[23]\(19),
      O => gray2121_in(2)
    );
\gray21[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \D21IN_reg[23]\(5),
      I1 => \D21IN_reg[23]\(6),
      I2 => \D21IN_reg[23]\(7),
      O => gray211(5)
    );
\gray21[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B22C"
    )
        port map (
      I0 => \D21IN_reg[23]\(12),
      I1 => \D21IN_reg[23]\(14),
      I2 => \D21IN_reg[23]\(15),
      I3 => \D21IN_reg[23]\(13),
      O => gray212(4)
    );
\gray21[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B22C"
    )
        port map (
      I0 => \D21IN_reg[23]\(4),
      I1 => \D21IN_reg[23]\(6),
      I2 => \D21IN_reg[23]\(7),
      I3 => \D21IN_reg[23]\(5),
      O => gray211(4)
    );
\gray21[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CB2CB2C"
    )
        port map (
      I0 => \D21IN_reg[23]\(19),
      I1 => \D21IN_reg[23]\(21),
      I2 => \D21IN_reg[23]\(22),
      I3 => \D21IN_reg[23]\(23),
      I4 => \D21IN_reg[23]\(20),
      O => gray2121_in(3)
    );
\gray21[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CB2CB2C"
    )
        port map (
      I0 => \D21IN_reg[23]\(11),
      I1 => \D21IN_reg[23]\(13),
      I2 => \D21IN_reg[23]\(14),
      I3 => \D21IN_reg[23]\(15),
      I4 => \D21IN_reg[23]\(12),
      O => gray212(3)
    );
\gray21[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CB2CB2C"
    )
        port map (
      I0 => \D21IN_reg[23]\(3),
      I1 => \D21IN_reg[23]\(5),
      I2 => \D21IN_reg[23]\(6),
      I3 => \D21IN_reg[23]\(7),
      I4 => \D21IN_reg[23]\(4),
      O => gray211(3)
    );
\gray21[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \D21IN_reg[23]\(14),
      I1 => \D21IN_reg[23]\(15),
      O => gray212(6)
    );
\gray21[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B22C"
    )
        port map (
      I0 => \D21IN_reg[23]\(20),
      I1 => \D21IN_reg[23]\(22),
      I2 => \D21IN_reg[23]\(23),
      I3 => \D21IN_reg[23]\(21),
      O => gray2121_in(4)
    );
\gray21[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF626200"
    )
        port map (
      I0 => \D21IN_reg[23]\(23),
      I1 => \D21IN_reg[23]\(22),
      I2 => \D21IN_reg[23]\(21),
      I3 => gray212(5),
      I4 => gray211(5),
      O => \gray21[7]_i_2_n_0\
    );
\gray21[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9E189E180000"
    )
        port map (
      I0 => \D21IN_reg[23]\(21),
      I1 => \D21IN_reg[23]\(23),
      I2 => \D21IN_reg[23]\(22),
      I3 => \D21IN_reg[23]\(20),
      I4 => gray212(4),
      I5 => gray211(4),
      O => \gray21[7]_i_3_n_0\
    );
\gray21[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray2121_in(3),
      I1 => gray212(3),
      I2 => gray211(3),
      O => \gray21[7]_i_4_n_0\
    );
\gray21[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \D21IN_reg[23]\(23),
      I1 => \D21IN_reg[23]\(22),
      I2 => \D21IN_reg[23]\(14),
      I3 => \D21IN_reg[23]\(15),
      I4 => \D21IN_reg[23]\(6),
      I5 => \D21IN_reg[23]\(7),
      O => \gray21[7]_i_5_n_0\
    );
\gray21[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \gray21[7]_i_2_n_0\,
      I1 => \D21IN_reg[23]\(7),
      I2 => \D21IN_reg[23]\(6),
      I3 => gray212(6),
      I4 => \D21IN_reg[23]\(22),
      I5 => \D21IN_reg[23]\(23),
      O => \gray21[7]_i_6_n_0\
    );
\gray21[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696696969969696"
    )
        port map (
      I0 => \gray21[7]_i_3_n_0\,
      I1 => gray211(5),
      I2 => gray212(5),
      I3 => \D21IN_reg[23]\(21),
      I4 => \D21IN_reg[23]\(22),
      I5 => \D21IN_reg[23]\(23),
      O => \gray21[7]_i_7_n_0\
    );
\gray21[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \gray21[7]_i_4_n_0\,
      I1 => gray211(4),
      I2 => gray212(4),
      I3 => gray2121_in(4),
      O => \gray21[7]_i_8_n_0\
    );
\gray21[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \D21IN_reg[23]\(13),
      I1 => \D21IN_reg[23]\(14),
      I2 => \D21IN_reg[23]\(15),
      O => gray212(5)
    );
\gray21_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray210(0),
      Q => gray21(0),
      R => SR(0)
    );
\gray21_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray210(1),
      Q => gray21(1),
      R => SR(0)
    );
\gray21_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray210(2),
      Q => gray21(2),
      R => SR(0)
    );
\gray21_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray210(3),
      Q => gray21(3),
      R => SR(0)
    );
\gray21_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gray21_reg[3]_i_1_n_0\,
      CO(2) => \gray21_reg[3]_i_1_n_1\,
      CO(1) => \gray21_reg[3]_i_1_n_2\,
      CO(0) => \gray21_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gray21[3]_i_2_n_0\,
      DI(2) => \gray21[3]_i_3_n_0\,
      DI(1) => \gray21[3]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => gray210(3 downto 0),
      S(3) => \gray21[3]_i_5_n_0\,
      S(2) => \gray21[3]_i_6_n_0\,
      S(1) => \gray21[3]_i_7_n_0\,
      S(0) => \gray21[3]_i_8_n_0\
    );
\gray21_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray210(4),
      Q => gray21(4),
      R => SR(0)
    );
\gray21_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray210(5),
      Q => gray21(5),
      R => SR(0)
    );
\gray21_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray210(6),
      Q => gray21(6),
      R => SR(0)
    );
\gray21_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray210(7),
      Q => gray21(7),
      R => SR(0)
    );
\gray21_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gray21_reg[3]_i_1_n_0\,
      CO(3) => \gray21_reg[7]_i_1_n_0\,
      CO(2) => \gray21_reg[7]_i_1_n_1\,
      CO(1) => \gray21_reg[7]_i_1_n_2\,
      CO(0) => \gray21_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \gray21[7]_i_2_n_0\,
      DI(1) => \gray21[7]_i_3_n_0\,
      DI(0) => \gray21[7]_i_4_n_0\,
      O(3 downto 0) => gray210(7 downto 4),
      S(3) => \gray21[7]_i_5_n_0\,
      S(2) => \gray21[7]_i_6_n_0\,
      S(1) => \gray21[7]_i_7_n_0\,
      S(0) => \gray21[7]_i_8_n_0\
    );
\gray21_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray210(8),
      Q => gray21(8),
      R => SR(0)
    );
\gray21_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gray21_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_gray21_reg[8]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => gray210(8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gray21_reg[8]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\gray22[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC2B2BC22BC2C2BC"
    )
        port map (
      I0 => \D22IN_reg[23]\(10),
      I1 => \D22IN_reg[23]\(12),
      I2 => \D22IN_reg[23]\(14),
      I3 => \D22IN_reg[23]\(15),
      I4 => \D22IN_reg[23]\(13),
      I5 => \D22IN_reg[23]\(11),
      O => gray222(2)
    );
\gray22[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC2B2BC22BC2C2BC"
    )
        port map (
      I0 => \D22IN_reg[23]\(2),
      I1 => \D22IN_reg[23]\(4),
      I2 => \D22IN_reg[23]\(6),
      I3 => \D22IN_reg[23]\(7),
      I4 => \D22IN_reg[23]\(5),
      I5 => \D22IN_reg[23]\(3),
      O => gray221(2)
    );
\gray22[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D22IN_reg[23]\(17),
      I1 => gray2220_in(3),
      I2 => \D22IN_reg[23]\(19),
      I3 => \D22IN_reg[23]\(18),
      I4 => gray2220_in(2),
      O => gray2220_in(1)
    );
\gray22[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D22IN_reg[23]\(9),
      I1 => gray222(3),
      I2 => \D22IN_reg[23]\(11),
      I3 => \D22IN_reg[23]\(10),
      I4 => gray222(2),
      O => gray222(1)
    );
\gray22[3]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D22IN_reg[23]\(1),
      I1 => gray221(3),
      I2 => \D22IN_reg[23]\(3),
      I3 => \D22IN_reg[23]\(2),
      I4 => gray221(2),
      O => gray221(1)
    );
\gray22[3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D22IN_reg[23]\(16),
      I1 => gray2220_in(2),
      I2 => \D22IN_reg[23]\(18),
      I3 => \D22IN_reg[23]\(17),
      I4 => gray2220_in(1),
      O => \gray2220_in__0\(0)
    );
\gray22[3]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D22IN_reg[23]\(8),
      I1 => gray222(2),
      I2 => \D22IN_reg[23]\(10),
      I3 => \D22IN_reg[23]\(9),
      I4 => gray222(1),
      O => gray222(0)
    );
\gray22[3]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3BE823C"
    )
        port map (
      I0 => \D22IN_reg[23]\(0),
      I1 => gray221(2),
      I2 => \D22IN_reg[23]\(2),
      I3 => \D22IN_reg[23]\(1),
      I4 => gray221(1),
      O => gray221(0)
    );
\gray22[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray2220_in(2),
      I1 => gray222(2),
      I2 => gray221(2),
      O => \gray22[3]_i_2_n_0\
    );
\gray22[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray2220_in(1),
      I1 => gray222(1),
      I2 => gray221(1),
      O => \gray22[3]_i_3_n_0\
    );
\gray22[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \gray2220_in__0\(0),
      I1 => gray222(0),
      I2 => gray221(0),
      O => \gray22[3]_i_4_n_0\
    );
\gray22[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray2220_in(3),
      I1 => gray222(3),
      I2 => gray221(3),
      I3 => \gray22[3]_i_2_n_0\,
      O => \gray22[3]_i_5_n_0\
    );
\gray22[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray2220_in(2),
      I1 => gray222(2),
      I2 => gray221(2),
      I3 => \gray22[3]_i_3_n_0\,
      O => \gray22[3]_i_6_n_0\
    );
\gray22[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray2220_in(1),
      I1 => gray222(1),
      I2 => gray221(1),
      I3 => \gray22[3]_i_4_n_0\,
      O => \gray22[3]_i_7_n_0\
    );
\gray22[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \gray2220_in__0\(0),
      I1 => gray222(0),
      I2 => gray221(0),
      O => \gray22[3]_i_8_n_0\
    );
\gray22[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC2B2BC22BC2C2BC"
    )
        port map (
      I0 => \D22IN_reg[23]\(18),
      I1 => \D22IN_reg[23]\(20),
      I2 => \D22IN_reg[23]\(22),
      I3 => \D22IN_reg[23]\(23),
      I4 => \D22IN_reg[23]\(21),
      I5 => \D22IN_reg[23]\(19),
      O => gray2220_in(2)
    );
\gray22[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \D22IN_reg[23]\(5),
      I1 => \D22IN_reg[23]\(6),
      I2 => \D22IN_reg[23]\(7),
      O => gray221(5)
    );
\gray22[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B22C"
    )
        port map (
      I0 => \D22IN_reg[23]\(12),
      I1 => \D22IN_reg[23]\(14),
      I2 => \D22IN_reg[23]\(15),
      I3 => \D22IN_reg[23]\(13),
      O => gray222(4)
    );
\gray22[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B22C"
    )
        port map (
      I0 => \D22IN_reg[23]\(4),
      I1 => \D22IN_reg[23]\(6),
      I2 => \D22IN_reg[23]\(7),
      I3 => \D22IN_reg[23]\(5),
      O => gray221(4)
    );
\gray22[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CB2CB2C"
    )
        port map (
      I0 => \D22IN_reg[23]\(19),
      I1 => \D22IN_reg[23]\(21),
      I2 => \D22IN_reg[23]\(22),
      I3 => \D22IN_reg[23]\(23),
      I4 => \D22IN_reg[23]\(20),
      O => gray2220_in(3)
    );
\gray22[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CB2CB2C"
    )
        port map (
      I0 => \D22IN_reg[23]\(11),
      I1 => \D22IN_reg[23]\(13),
      I2 => \D22IN_reg[23]\(14),
      I3 => \D22IN_reg[23]\(15),
      I4 => \D22IN_reg[23]\(12),
      O => gray222(3)
    );
\gray22[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CB2CB2C"
    )
        port map (
      I0 => \D22IN_reg[23]\(3),
      I1 => \D22IN_reg[23]\(5),
      I2 => \D22IN_reg[23]\(6),
      I3 => \D22IN_reg[23]\(7),
      I4 => \D22IN_reg[23]\(4),
      O => gray221(3)
    );
\gray22[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \D22IN_reg[23]\(14),
      I1 => \D22IN_reg[23]\(15),
      O => gray222(6)
    );
\gray22[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B22C"
    )
        port map (
      I0 => \D22IN_reg[23]\(20),
      I1 => \D22IN_reg[23]\(22),
      I2 => \D22IN_reg[23]\(23),
      I3 => \D22IN_reg[23]\(21),
      O => gray2220_in(4)
    );
\gray22[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF626200"
    )
        port map (
      I0 => \D22IN_reg[23]\(23),
      I1 => \D22IN_reg[23]\(22),
      I2 => \D22IN_reg[23]\(21),
      I3 => gray222(5),
      I4 => gray221(5),
      O => \gray22[7]_i_2_n_0\
    );
\gray22[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9E189E180000"
    )
        port map (
      I0 => \D22IN_reg[23]\(21),
      I1 => \D22IN_reg[23]\(23),
      I2 => \D22IN_reg[23]\(22),
      I3 => \D22IN_reg[23]\(20),
      I4 => gray222(4),
      I5 => gray221(4),
      O => \gray22[7]_i_3_n_0\
    );
\gray22[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray2220_in(3),
      I1 => gray222(3),
      I2 => gray221(3),
      O => \gray22[7]_i_4_n_0\
    );
\gray22[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \D22IN_reg[23]\(23),
      I1 => \D22IN_reg[23]\(22),
      I2 => \D22IN_reg[23]\(14),
      I3 => \D22IN_reg[23]\(15),
      I4 => \D22IN_reg[23]\(6),
      I5 => \D22IN_reg[23]\(7),
      O => \gray22[7]_i_5_n_0\
    );
\gray22[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \gray22[7]_i_2_n_0\,
      I1 => \D22IN_reg[23]\(7),
      I2 => \D22IN_reg[23]\(6),
      I3 => gray222(6),
      I4 => \D22IN_reg[23]\(22),
      I5 => \D22IN_reg[23]\(23),
      O => \gray22[7]_i_6_n_0\
    );
\gray22[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696696969969696"
    )
        port map (
      I0 => \gray22[7]_i_3_n_0\,
      I1 => gray221(5),
      I2 => gray222(5),
      I3 => \D22IN_reg[23]\(21),
      I4 => \D22IN_reg[23]\(22),
      I5 => \D22IN_reg[23]\(23),
      O => \gray22[7]_i_7_n_0\
    );
\gray22[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \gray22[7]_i_4_n_0\,
      I1 => gray221(4),
      I2 => gray222(4),
      I3 => gray2220_in(4),
      O => \gray22[7]_i_8_n_0\
    );
\gray22[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \D22IN_reg[23]\(13),
      I1 => \D22IN_reg[23]\(14),
      I2 => \D22IN_reg[23]\(15),
      O => gray222(5)
    );
\gray22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray220(0),
      Q => \gray22_reg_n_0_[0]\,
      R => SR(0)
    );
\gray22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray220(1),
      Q => \gray22_reg_n_0_[1]\,
      R => SR(0)
    );
\gray22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray220(2),
      Q => \gray22_reg_n_0_[2]\,
      R => SR(0)
    );
\gray22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray220(3),
      Q => \gray22_reg_n_0_[3]\,
      R => SR(0)
    );
\gray22_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gray22_reg[3]_i_1_n_0\,
      CO(2) => \gray22_reg[3]_i_1_n_1\,
      CO(1) => \gray22_reg[3]_i_1_n_2\,
      CO(0) => \gray22_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gray22[3]_i_2_n_0\,
      DI(2) => \gray22[3]_i_3_n_0\,
      DI(1) => \gray22[3]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => gray220(3 downto 0),
      S(3) => \gray22[3]_i_5_n_0\,
      S(2) => \gray22[3]_i_6_n_0\,
      S(1) => \gray22[3]_i_7_n_0\,
      S(0) => \gray22[3]_i_8_n_0\
    );
\gray22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray220(4),
      Q => \gray22_reg_n_0_[4]\,
      R => SR(0)
    );
\gray22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray220(5),
      Q => \gray22_reg_n_0_[5]\,
      R => SR(0)
    );
\gray22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray220(6),
      Q => \gray22_reg_n_0_[6]\,
      R => SR(0)
    );
\gray22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray220(7),
      Q => \gray22_reg_n_0_[7]\,
      R => SR(0)
    );
\gray22_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gray22_reg[3]_i_1_n_0\,
      CO(3) => \gray22_reg[7]_i_1_n_0\,
      CO(2) => \gray22_reg[7]_i_1_n_1\,
      CO(1) => \gray22_reg[7]_i_1_n_2\,
      CO(0) => \gray22_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \gray22[7]_i_2_n_0\,
      DI(1) => \gray22[7]_i_3_n_0\,
      DI(0) => \gray22[7]_i_4_n_0\,
      O(3 downto 0) => gray220(7 downto 4),
      S(3) => \gray22[7]_i_5_n_0\,
      S(2) => \gray22[7]_i_6_n_0\,
      S(1) => \gray22[7]_i_7_n_0\,
      S(0) => \gray22[7]_i_8_n_0\
    );
\gray22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => gray220(8),
      Q => \gray22_reg_n_0_[8]\,
      R => SR(0)
    );
\gray22_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gray22_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_gray22_reg[8]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => gray220(8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gray22_reg[8]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp[10]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray01(8),
      I1 => gray02(8),
      I2 => gray10(8),
      O => \tmp[10]_i_13_n_0\
    );
\tmp[10]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray01(7),
      I1 => gray02(7),
      I2 => gray10(7),
      O => \tmp[10]_i_14_n_0\
    );
\tmp[10]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray01(8),
      I1 => gray02(8),
      I2 => gray10(8),
      O => \tmp[10]_i_15_n_0\
    );
\tmp[10]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp[10]_i_14_n_0\,
      I1 => gray02(8),
      I2 => gray01(8),
      I3 => gray10(8),
      O => \tmp[10]_i_16_n_0\
    );
\tmp[10]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray12(8),
      I1 => gray20(8),
      I2 => gray21(8),
      O => \tmp[10]_i_17_n_0\
    );
\tmp[10]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray12(7),
      I1 => gray20(7),
      I2 => gray21(7),
      O => \tmp[10]_i_18_n_0\
    );
\tmp[10]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray12(8),
      I1 => gray20(8),
      I2 => gray21(8),
      O => \tmp[10]_i_19_n_0\
    );
\tmp[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_reg[10]_i_7_n_7\,
      I1 => \tmp_reg[10]_i_8_n_7\,
      I2 => \tmp_reg[10]_i_9_n_7\,
      O => \tmp[10]_i_2_n_0\
    );
\tmp[10]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp[10]_i_18_n_0\,
      I1 => gray20(8),
      I2 => gray12(8),
      I3 => gray21(8),
      O => \tmp[10]_i_20_n_0\
    );
\tmp[10]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => gray11(5),
      I1 => \gray22_reg_n_0_[8]\,
      I2 => gray00(8),
      O => \tmp[10]_i_21_n_0\
    );
\tmp[10]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => gray11(4),
      I1 => \gray22_reg_n_0_[7]\,
      I2 => gray00(7),
      O => \tmp[10]_i_22_n_0\
    );
\tmp[10]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gray11(7),
      O => p_0_in(10)
    );
\tmp[10]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E71"
    )
        port map (
      I0 => gray00(8),
      I1 => \gray22_reg_n_0_[8]\,
      I2 => gray11(5),
      I3 => gray11(6),
      O => \tmp[10]_i_24_n_0\
    );
\tmp[10]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \tmp[10]_i_22_n_0\,
      I1 => gray11(5),
      I2 => \gray22_reg_n_0_[8]\,
      I3 => gray00(8),
      O => \tmp[10]_i_25_n_0\
    );
\tmp[10]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray01(6),
      I1 => gray02(6),
      I2 => gray10(6),
      O => \tmp[10]_i_26_n_0\
    );
\tmp[10]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray01(5),
      I1 => gray02(5),
      I2 => gray10(5),
      O => \tmp[10]_i_27_n_0\
    );
\tmp[10]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray01(4),
      I1 => gray02(4),
      I2 => gray10(4),
      O => \tmp[10]_i_28_n_0\
    );
\tmp[10]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray01(3),
      I1 => gray02(3),
      I2 => gray10(3),
      O => \tmp[10]_i_29_n_0\
    );
\tmp[10]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray01(7),
      I1 => gray02(7),
      I2 => gray10(7),
      I3 => \tmp[10]_i_26_n_0\,
      O => \tmp[10]_i_30_n_0\
    );
\tmp[10]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray01(6),
      I1 => gray02(6),
      I2 => gray10(6),
      I3 => \tmp[10]_i_27_n_0\,
      O => \tmp[10]_i_31_n_0\
    );
\tmp[10]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray01(5),
      I1 => gray02(5),
      I2 => gray10(5),
      I3 => \tmp[10]_i_28_n_0\,
      O => \tmp[10]_i_32_n_0\
    );
\tmp[10]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray01(4),
      I1 => gray02(4),
      I2 => gray10(4),
      I3 => \tmp[10]_i_29_n_0\,
      O => \tmp[10]_i_33_n_0\
    );
\tmp[10]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray12(6),
      I1 => gray20(6),
      I2 => gray21(6),
      O => \tmp[10]_i_34_n_0\
    );
\tmp[10]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray12(5),
      I1 => gray20(5),
      I2 => gray21(5),
      O => \tmp[10]_i_35_n_0\
    );
\tmp[10]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray12(4),
      I1 => gray20(4),
      I2 => gray21(4),
      O => \tmp[10]_i_36_n_0\
    );
\tmp[10]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray12(3),
      I1 => gray20(3),
      I2 => gray21(3),
      O => \tmp[10]_i_37_n_0\
    );
\tmp[10]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray12(7),
      I1 => gray20(7),
      I2 => gray21(7),
      I3 => \tmp[10]_i_34_n_0\,
      O => \tmp[10]_i_38_n_0\
    );
\tmp[10]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray12(6),
      I1 => gray20(6),
      I2 => gray21(6),
      I3 => \tmp[10]_i_35_n_0\,
      O => \tmp[10]_i_39_n_0\
    );
\tmp[10]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_reg[10]_i_10_n_4\,
      I1 => \tmp_reg[10]_i_11_n_4\,
      I2 => \tmp_reg[10]_i_12_n_4\,
      O => \tmp[10]_i_3__0_n_0\
    );
\tmp[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \tmp_reg[10]_i_9_n_6\,
      I1 => \tmp_reg[10]_i_8_n_6\,
      I2 => \tmp_reg[10]_i_7_n_6\,
      I3 => \tmp_reg[10]_i_8_n_1\,
      I4 => \tmp_reg[10]_i_7_n_1\,
      I5 => \tmp_reg[10]_i_9_n_5\,
      O => \tmp[10]_i_4_n_0\
    );
\tmp[10]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray12(5),
      I1 => gray20(5),
      I2 => gray21(5),
      I3 => \tmp[10]_i_36_n_0\,
      O => \tmp[10]_i_40_n_0\
    );
\tmp[10]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray12(4),
      I1 => gray20(4),
      I2 => gray21(4),
      I3 => \tmp[10]_i_37_n_0\,
      O => \tmp[10]_i_41_n_0\
    );
\tmp[10]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => gray11(3),
      I1 => \gray22_reg_n_0_[6]\,
      I2 => gray00(6),
      O => \tmp[10]_i_42_n_0\
    );
\tmp[10]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => gray11(2),
      I1 => \gray22_reg_n_0_[5]\,
      I2 => gray00(5),
      O => \tmp[10]_i_43_n_0\
    );
\tmp[10]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => gray11(1),
      I1 => \gray22_reg_n_0_[4]\,
      I2 => gray00(4),
      O => \tmp[10]_i_44_n_0\
    );
\tmp[10]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => gray11(0),
      I1 => \gray22_reg_n_0_[3]\,
      I2 => gray00(3),
      O => \tmp[10]_i_45_n_0\
    );
\tmp[10]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => gray11(4),
      I1 => \gray22_reg_n_0_[7]\,
      I2 => gray00(7),
      I3 => \tmp[10]_i_42_n_0\,
      O => \tmp[10]_i_46_n_0\
    );
\tmp[10]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => gray11(3),
      I1 => \gray22_reg_n_0_[6]\,
      I2 => gray00(6),
      I3 => \tmp[10]_i_43_n_0\,
      O => \tmp[10]_i_47_n_0\
    );
\tmp[10]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => gray11(2),
      I1 => \gray22_reg_n_0_[5]\,
      I2 => gray00(5),
      I3 => \tmp[10]_i_44_n_0\,
      O => \tmp[10]_i_48_n_0\
    );
\tmp[10]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => gray11(1),
      I1 => \gray22_reg_n_0_[4]\,
      I2 => gray00(4),
      I3 => \tmp[10]_i_45_n_0\,
      O => \tmp[10]_i_49_n_0\
    );
\tmp[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp[10]_i_2_n_0\,
      I1 => \tmp_reg[10]_i_8_n_6\,
      I2 => \tmp_reg[10]_i_7_n_6\,
      I3 => \tmp_reg[10]_i_9_n_6\,
      O => \tmp[10]_i_5_n_0\
    );
\tmp[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_reg[10]_i_7_n_7\,
      I1 => \tmp_reg[10]_i_8_n_7\,
      I2 => \tmp_reg[10]_i_9_n_7\,
      I3 => \tmp[10]_i_3__0_n_0\,
      O => \tmp[10]_i_6_n_0\
    );
\tmp[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gray00(2),
      I1 => \gray22_reg_n_0_[2]\,
      O => \tmp[3]_i_10_n_0\
    );
\tmp[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gray22_reg_n_0_[2]\,
      I1 => gray00(2),
      O => \tmp[3]_i_11_n_0\
    );
\tmp[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gray00(0),
      I1 => \gray22_reg_n_0_[0]\,
      O => \tmp[3]_i_12_n_0\
    );
\tmp[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gray22_reg_n_0_[0]\,
      I1 => gray00(0),
      O => \tmp[3]_i_13_n_0\
    );
\tmp[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => gray11(0),
      I1 => \gray22_reg_n_0_[3]\,
      I2 => gray00(3),
      I3 => \tmp[3]_i_10_n_0\,
      O => \tmp[3]_i_14_n_0\
    );
\tmp[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => gray00(2),
      I1 => \gray22_reg_n_0_[2]\,
      I2 => gray00(1),
      I3 => \gray22_reg_n_0_[1]\,
      O => \tmp[3]_i_15_n_0\
    );
\tmp[3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E11E"
    )
        port map (
      I0 => \gray22_reg_n_0_[0]\,
      I1 => gray00(0),
      I2 => \gray22_reg_n_0_[1]\,
      I3 => gray00(1),
      O => \tmp[3]_i_16_n_0\
    );
\tmp[3]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gray00(0),
      I1 => \gray22_reg_n_0_[0]\,
      O => \tmp[3]_i_17_n_0\
    );
\tmp[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_reg[7]_i_10_n_5\,
      I1 => \tmp_reg[7]_i_11_n_5\,
      I2 => \tmp_reg[3]_i_5_n_5\,
      O => \tmp[3]_i_2_n_0\
    );
\tmp[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_reg[7]_i_10_n_6\,
      I1 => \tmp_reg[7]_i_11_n_6\,
      I2 => \tmp_reg[3]_i_5_n_6\,
      O => \tmp[3]_i_3_n_0\
    );
\tmp[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tmp_reg[7]_i_11_n_7\,
      I1 => \tmp_reg[7]_i_10_n_7\,
      O => \tmp[3]_i_4__0_n_0\
    );
\tmp[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_reg[7]_i_10_n_4\,
      I1 => \tmp_reg[7]_i_11_n_4\,
      I2 => \tmp_reg[3]_i_5_n_4\,
      I3 => \tmp[3]_i_2_n_0\,
      O => \tmp[3]_i_6_n_0\
    );
\tmp[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_reg[7]_i_10_n_5\,
      I1 => \tmp_reg[7]_i_11_n_5\,
      I2 => \tmp_reg[3]_i_5_n_5\,
      I3 => \tmp[3]_i_3_n_0\,
      O => \tmp[3]_i_7_n_0\
    );
\tmp[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_reg[7]_i_10_n_6\,
      I1 => \tmp_reg[7]_i_11_n_6\,
      I2 => \tmp_reg[3]_i_5_n_6\,
      I3 => \tmp[3]_i_4__0_n_0\,
      O => \tmp[3]_i_8_n_0\
    );
\tmp[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \tmp_reg[7]_i_11_n_7\,
      I1 => \tmp_reg[7]_i_10_n_7\,
      I2 => \tmp_reg[3]_i_5_n_7\,
      O => \tmp[3]_i_9_n_0\
    );
\tmp[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray01(2),
      I1 => gray02(2),
      I2 => gray10(2),
      O => \tmp[7]_i_12_n_0\
    );
\tmp[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray01(1),
      I1 => gray02(1),
      I2 => gray10(1),
      O => \tmp[7]_i_13_n_0\
    );
\tmp[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray01(0),
      I1 => gray02(0),
      I2 => gray10(0),
      O => \tmp[7]_i_14_n_0\
    );
\tmp[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray01(3),
      I1 => gray02(3),
      I2 => gray10(3),
      I3 => \tmp[7]_i_12_n_0\,
      O => \tmp[7]_i_15_n_0\
    );
\tmp[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray01(2),
      I1 => gray02(2),
      I2 => gray10(2),
      I3 => \tmp[7]_i_13_n_0\,
      O => \tmp[7]_i_16_n_0\
    );
\tmp[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray01(1),
      I1 => gray02(1),
      I2 => gray10(1),
      I3 => \tmp[7]_i_14_n_0\,
      O => \tmp[7]_i_17_n_0\
    );
\tmp[7]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => gray01(0),
      I1 => gray02(0),
      I2 => gray10(0),
      O => \tmp[7]_i_18_n_0\
    );
\tmp[7]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray12(2),
      I1 => gray20(2),
      I2 => gray21(2),
      O => \tmp[7]_i_19_n_0\
    );
\tmp[7]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray12(1),
      I1 => gray20(1),
      I2 => gray21(1),
      O => \tmp[7]_i_20_n_0\
    );
\tmp[7]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => gray12(0),
      I1 => gray20(0),
      I2 => gray21(0),
      O => \tmp[7]_i_21_n_0\
    );
\tmp[7]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray12(3),
      I1 => gray20(3),
      I2 => gray21(3),
      I3 => \tmp[7]_i_19_n_0\,
      O => \tmp[7]_i_22_n_0\
    );
\tmp[7]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray12(2),
      I1 => gray20(2),
      I2 => gray21(2),
      I3 => \tmp[7]_i_20_n_0\,
      O => \tmp[7]_i_23_n_0\
    );
\tmp[7]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray12(1),
      I1 => gray20(1),
      I2 => gray21(1),
      I3 => \tmp[7]_i_21_n_0\,
      O => \tmp[7]_i_24_n_0\
    );
\tmp[7]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => gray12(0),
      I1 => gray20(0),
      I2 => gray21(0),
      O => \tmp[7]_i_25_n_0\
    );
\tmp[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_reg[10]_i_10_n_5\,
      I1 => \tmp_reg[10]_i_11_n_5\,
      I2 => \tmp_reg[10]_i_12_n_5\,
      O => \tmp[7]_i_2__0_n_0\
    );
\tmp[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_reg[10]_i_10_n_6\,
      I1 => \tmp_reg[10]_i_11_n_6\,
      I2 => \tmp_reg[10]_i_12_n_6\,
      O => \tmp[7]_i_3_n_0\
    );
\tmp[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_reg[10]_i_10_n_7\,
      I1 => \tmp_reg[10]_i_11_n_7\,
      I2 => \tmp_reg[10]_i_12_n_7\,
      O => \tmp[7]_i_4_n_0\
    );
\tmp[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_reg[7]_i_10_n_4\,
      I1 => \tmp_reg[7]_i_11_n_4\,
      I2 => \tmp_reg[3]_i_5_n_4\,
      O => \tmp[7]_i_5_n_0\
    );
\tmp[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_reg[10]_i_10_n_4\,
      I1 => \tmp_reg[10]_i_11_n_4\,
      I2 => \tmp_reg[10]_i_12_n_4\,
      I3 => \tmp[7]_i_2__0_n_0\,
      O => \tmp[7]_i_6_n_0\
    );
\tmp[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_reg[10]_i_10_n_5\,
      I1 => \tmp_reg[10]_i_11_n_5\,
      I2 => \tmp_reg[10]_i_12_n_5\,
      I3 => \tmp[7]_i_3_n_0\,
      O => \tmp[7]_i_7_n_0\
    );
\tmp[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_reg[10]_i_10_n_6\,
      I1 => \tmp_reg[10]_i_11_n_6\,
      I2 => \tmp_reg[10]_i_12_n_6\,
      I3 => \tmp[7]_i_4_n_0\,
      O => \tmp[7]_i_8_n_0\
    );
\tmp[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_reg[10]_i_10_n_7\,
      I1 => \tmp_reg[10]_i_11_n_7\,
      I2 => \tmp_reg[10]_i_12_n_7\,
      I3 => \tmp[7]_i_5_n_0\,
      O => \tmp[7]_i_9_n_0\
    );
\tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => tmp0(0),
      Q => tmp(0),
      R => SR(0)
    );
\tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => tmp0(10),
      Q => tmp(10),
      R => SR(0)
    );
\tmp_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg[7]_i_10_n_0\,
      CO(3) => \tmp_reg[10]_i_10_n_0\,
      CO(2) => \tmp_reg[10]_i_10_n_1\,
      CO(1) => \tmp_reg[10]_i_10_n_2\,
      CO(0) => \tmp_reg[10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \tmp[10]_i_26_n_0\,
      DI(2) => \tmp[10]_i_27_n_0\,
      DI(1) => \tmp[10]_i_28_n_0\,
      DI(0) => \tmp[10]_i_29_n_0\,
      O(3) => \tmp_reg[10]_i_10_n_4\,
      O(2) => \tmp_reg[10]_i_10_n_5\,
      O(1) => \tmp_reg[10]_i_10_n_6\,
      O(0) => \tmp_reg[10]_i_10_n_7\,
      S(3) => \tmp[10]_i_30_n_0\,
      S(2) => \tmp[10]_i_31_n_0\,
      S(1) => \tmp[10]_i_32_n_0\,
      S(0) => \tmp[10]_i_33_n_0\
    );
\tmp_reg[10]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg[7]_i_11_n_0\,
      CO(3) => \tmp_reg[10]_i_11_n_0\,
      CO(2) => \tmp_reg[10]_i_11_n_1\,
      CO(1) => \tmp_reg[10]_i_11_n_2\,
      CO(0) => \tmp_reg[10]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \tmp[10]_i_34_n_0\,
      DI(2) => \tmp[10]_i_35_n_0\,
      DI(1) => \tmp[10]_i_36_n_0\,
      DI(0) => \tmp[10]_i_37_n_0\,
      O(3) => \tmp_reg[10]_i_11_n_4\,
      O(2) => \tmp_reg[10]_i_11_n_5\,
      O(1) => \tmp_reg[10]_i_11_n_6\,
      O(0) => \tmp_reg[10]_i_11_n_7\,
      S(3) => \tmp[10]_i_38_n_0\,
      S(2) => \tmp[10]_i_39_n_0\,
      S(1) => \tmp[10]_i_40_n_0\,
      S(0) => \tmp[10]_i_41_n_0\
    );
\tmp_reg[10]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg[3]_i_5_n_0\,
      CO(3) => \tmp_reg[10]_i_12_n_0\,
      CO(2) => \tmp_reg[10]_i_12_n_1\,
      CO(1) => \tmp_reg[10]_i_12_n_2\,
      CO(0) => \tmp_reg[10]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \tmp[10]_i_42_n_0\,
      DI(2) => \tmp[10]_i_43_n_0\,
      DI(1) => \tmp[10]_i_44_n_0\,
      DI(0) => \tmp[10]_i_45_n_0\,
      O(3) => \tmp_reg[10]_i_12_n_4\,
      O(2) => \tmp_reg[10]_i_12_n_5\,
      O(1) => \tmp_reg[10]_i_12_n_6\,
      O(0) => \tmp_reg[10]_i_12_n_7\,
      S(3) => \tmp[10]_i_46_n_0\,
      S(2) => \tmp[10]_i_47_n_0\,
      S(1) => \tmp[10]_i_48_n_0\,
      S(0) => \tmp[10]_i_49_n_0\
    );
\tmp_reg[10]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg[7]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_tmp_reg[10]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_reg[10]_i_1__0_n_2\,
      CO(0) => \tmp_reg[10]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp[10]_i_2_n_0\,
      DI(0) => \tmp[10]_i_3__0_n_0\,
      O(3) => \NLW_tmp_reg[10]_i_1__0_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp0(10 downto 8),
      S(3) => '0',
      S(2) => \tmp[10]_i_4_n_0\,
      S(1) => \tmp[10]_i_5_n_0\,
      S(0) => \tmp[10]_i_6_n_0\
    );
\tmp_reg[10]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg[10]_i_10_n_0\,
      CO(3) => \NLW_tmp_reg[10]_i_7_CO_UNCONNECTED\(3),
      CO(2) => \tmp_reg[10]_i_7_n_1\,
      CO(1) => \NLW_tmp_reg[10]_i_7_CO_UNCONNECTED\(1),
      CO(0) => \tmp_reg[10]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp[10]_i_13_n_0\,
      DI(0) => \tmp[10]_i_14_n_0\,
      O(3 downto 2) => \NLW_tmp_reg[10]_i_7_O_UNCONNECTED\(3 downto 2),
      O(1) => \tmp_reg[10]_i_7_n_6\,
      O(0) => \tmp_reg[10]_i_7_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \tmp[10]_i_15_n_0\,
      S(0) => \tmp[10]_i_16_n_0\
    );
\tmp_reg[10]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg[10]_i_11_n_0\,
      CO(3) => \NLW_tmp_reg[10]_i_8_CO_UNCONNECTED\(3),
      CO(2) => \tmp_reg[10]_i_8_n_1\,
      CO(1) => \NLW_tmp_reg[10]_i_8_CO_UNCONNECTED\(1),
      CO(0) => \tmp_reg[10]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp[10]_i_17_n_0\,
      DI(0) => \tmp[10]_i_18_n_0\,
      O(3 downto 2) => \NLW_tmp_reg[10]_i_8_O_UNCONNECTED\(3 downto 2),
      O(1) => \tmp_reg[10]_i_8_n_6\,
      O(0) => \tmp_reg[10]_i_8_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \tmp[10]_i_19_n_0\,
      S(0) => \tmp[10]_i_20_n_0\
    );
\tmp_reg[10]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg[10]_i_12_n_0\,
      CO(3 downto 2) => \NLW_tmp_reg[10]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_reg[10]_i_9_n_2\,
      CO(0) => \tmp_reg[10]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp[10]_i_21_n_0\,
      DI(0) => \tmp[10]_i_22_n_0\,
      O(3) => \NLW_tmp_reg[10]_i_9_O_UNCONNECTED\(3),
      O(2) => \tmp_reg[10]_i_9_n_5\,
      O(1) => \tmp_reg[10]_i_9_n_6\,
      O(0) => \tmp_reg[10]_i_9_n_7\,
      S(3) => '0',
      S(2) => p_0_in(10),
      S(1) => \tmp[10]_i_24_n_0\,
      S(0) => \tmp[10]_i_25_n_0\
    );
\tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => tmp0(1),
      Q => tmp(1),
      R => SR(0)
    );
\tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => tmp0(2),
      Q => tmp(2),
      R => SR(0)
    );
\tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => tmp0(3),
      Q => tmp(3),
      R => SR(0)
    );
\tmp_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_reg[3]_i_1__0_n_0\,
      CO(2) => \tmp_reg[3]_i_1__0_n_1\,
      CO(1) => \tmp_reg[3]_i_1__0_n_2\,
      CO(0) => \tmp_reg[3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp[3]_i_2_n_0\,
      DI(2) => \tmp[3]_i_3_n_0\,
      DI(1) => \tmp[3]_i_4__0_n_0\,
      DI(0) => \tmp_reg[3]_i_5_n_7\,
      O(3 downto 0) => tmp0(3 downto 0),
      S(3) => \tmp[3]_i_6_n_0\,
      S(2) => \tmp[3]_i_7_n_0\,
      S(1) => \tmp[3]_i_8_n_0\,
      S(0) => \tmp[3]_i_9_n_0\
    );
\tmp_reg[3]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_reg[3]_i_5_n_0\,
      CO(2) => \tmp_reg[3]_i_5_n_1\,
      CO(1) => \tmp_reg[3]_i_5_n_2\,
      CO(0) => \tmp_reg[3]_i_5_n_3\,
      CYINIT => '1',
      DI(3) => \tmp[3]_i_10_n_0\,
      DI(2) => \tmp[3]_i_11_n_0\,
      DI(1) => \tmp[3]_i_12_n_0\,
      DI(0) => \tmp[3]_i_13_n_0\,
      O(3) => \tmp_reg[3]_i_5_n_4\,
      O(2) => \tmp_reg[3]_i_5_n_5\,
      O(1) => \tmp_reg[3]_i_5_n_6\,
      O(0) => \tmp_reg[3]_i_5_n_7\,
      S(3) => \tmp[3]_i_14_n_0\,
      S(2) => \tmp[3]_i_15_n_0\,
      S(1) => \tmp[3]_i_16_n_0\,
      S(0) => \tmp[3]_i_17_n_0\
    );
\tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => tmp0(4),
      Q => tmp(4),
      R => SR(0)
    );
\tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => tmp0(5),
      Q => tmp(5),
      R => SR(0)
    );
\tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => tmp0(6),
      Q => tmp(6),
      R => SR(0)
    );
\tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => tmp0(7),
      Q => tmp(7),
      R => SR(0)
    );
\tmp_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_reg[7]_i_10_n_0\,
      CO(2) => \tmp_reg[7]_i_10_n_1\,
      CO(1) => \tmp_reg[7]_i_10_n_2\,
      CO(0) => \tmp_reg[7]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \tmp[7]_i_12_n_0\,
      DI(2) => \tmp[7]_i_13_n_0\,
      DI(1) => \tmp[7]_i_14_n_0\,
      DI(0) => '0',
      O(3) => \tmp_reg[7]_i_10_n_4\,
      O(2) => \tmp_reg[7]_i_10_n_5\,
      O(1) => \tmp_reg[7]_i_10_n_6\,
      O(0) => \tmp_reg[7]_i_10_n_7\,
      S(3) => \tmp[7]_i_15_n_0\,
      S(2) => \tmp[7]_i_16_n_0\,
      S(1) => \tmp[7]_i_17_n_0\,
      S(0) => \tmp[7]_i_18_n_0\
    );
\tmp_reg[7]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_reg[7]_i_11_n_0\,
      CO(2) => \tmp_reg[7]_i_11_n_1\,
      CO(1) => \tmp_reg[7]_i_11_n_2\,
      CO(0) => \tmp_reg[7]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \tmp[7]_i_19_n_0\,
      DI(2) => \tmp[7]_i_20_n_0\,
      DI(1) => \tmp[7]_i_21_n_0\,
      DI(0) => '0',
      O(3) => \tmp_reg[7]_i_11_n_4\,
      O(2) => \tmp_reg[7]_i_11_n_5\,
      O(1) => \tmp_reg[7]_i_11_n_6\,
      O(0) => \tmp_reg[7]_i_11_n_7\,
      S(3) => \tmp[7]_i_22_n_0\,
      S(2) => \tmp[7]_i_23_n_0\,
      S(1) => \tmp[7]_i_24_n_0\,
      S(0) => \tmp[7]_i_25_n_0\
    );
\tmp_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg[3]_i_1__0_n_0\,
      CO(3) => \tmp_reg[7]_i_1__0_n_0\,
      CO(2) => \tmp_reg[7]_i_1__0_n_1\,
      CO(1) => \tmp_reg[7]_i_1__0_n_2\,
      CO(0) => \tmp_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \tmp[7]_i_2__0_n_0\,
      DI(2) => \tmp[7]_i_3_n_0\,
      DI(1) => \tmp[7]_i_4_n_0\,
      DI(0) => \tmp[7]_i_5_n_0\,
      O(3 downto 0) => tmp0(7 downto 4),
      S(3) => \tmp[7]_i_6_n_0\,
      S(2) => \tmp[7]_i_7_n_0\,
      S(1) => \tmp[7]_i_8_n_0\,
      S(0) => \tmp[7]_i_9_n_0\
    );
\tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => tmp0(8),
      Q => tmp(8),
      R => SR(0)
    );
\tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => tmp0(9),
      Q => tmp(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zsys_ImageProcess_0_0_lineBufBlock is
  port (
    doutb : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Clock : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    H_addr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    i_pixelData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zsys_ImageProcess_0_0_lineBufBlock : entity is "lineBufBlock";
end zsys_ImageProcess_0_0_lineBufBlock;

architecture STRUCTURE of zsys_ImageProcess_0_0_lineBufBlock is
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 30720;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_0 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 30720;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "ram";
  attribute bram_addr_begin of ram_reg_1 : label is 0;
  attribute bram_addr_end of ram_reg_1 : label is 2047;
  attribute bram_slice_begin of ram_reg_1 : label is 18;
  attribute bram_slice_end of ram_reg_1 : label is 23;
begin
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => H_addr(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => H_addr(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => Clock,
      CLKBWRCLK => Clock,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => i_pixelData(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000001111111111111111",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1 downto 0) => i_pixelData(17 downto 16),
      DIPBDIP(3 downto 0) => B"0011",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 16) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 16),
      DOBDO(15 downto 0) => doutb(15 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 2) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 2),
      DOPBDOP(1 downto 0) => doutb(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => '1',
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1 downto 0) => B"11",
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => H_addr(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => H_addr(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => Clock,
      CLKBWRCLK => Clock,
      DIADI(15 downto 6) => B"0000000000",
      DIADI(5 downto 0) => i_pixelData(23 downto 18),
      DIBDI(15 downto 0) => B"0000000000111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 6) => NLW_ram_reg_1_DOBDO_UNCONNECTED(15 downto 6),
      DOBDO(5 downto 0) => doutb(23 downto 18),
      DOPADOP(1 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => '1',
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zsys_ImageProcess_0_0_lineBufBlock_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \RD1d_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \RD2d_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Clock : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    H_addr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    i_pixelData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    doutb : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_1_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    R_LineAddress0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_1_1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \R_LineAddress2_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zsys_ImageProcess_0_0_lineBufBlock_0 : entity is "lineBufBlock";
end zsys_ImageProcess_0_0_lineBufBlock_0;

architecture STRUCTURE of zsys_ImageProcess_0_0_lineBufBlock_0 is
  signal RAM_q1 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 30720;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_0 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 30720;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "ram";
  attribute bram_addr_begin of ram_reg_1 : label is 0;
  attribute bram_addr_end of ram_reg_1 : label is 2047;
  attribute bram_slice_begin of ram_reg_1 : label is 18;
  attribute bram_slice_end of ram_reg_1 : label is 23;
begin
\RD0d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(0),
      I1 => doutb(0),
      I2 => ram_reg_1_0(0),
      I3 => R_LineAddress0(1),
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(0),
      O => D(0)
    );
\RD0d[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(10),
      I1 => doutb(10),
      I2 => ram_reg_1_0(10),
      I3 => R_LineAddress0(1),
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(10),
      O => D(10)
    );
\RD0d[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(11),
      I1 => doutb(11),
      I2 => ram_reg_1_0(11),
      I3 => R_LineAddress0(1),
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(11),
      O => D(11)
    );
\RD0d[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(12),
      I1 => doutb(12),
      I2 => ram_reg_1_0(12),
      I3 => R_LineAddress0(1),
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(12),
      O => D(12)
    );
\RD0d[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(13),
      I1 => doutb(13),
      I2 => ram_reg_1_0(13),
      I3 => R_LineAddress0(1),
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(13),
      O => D(13)
    );
\RD0d[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(14),
      I1 => doutb(14),
      I2 => ram_reg_1_0(14),
      I3 => R_LineAddress0(1),
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(14),
      O => D(14)
    );
\RD0d[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(15),
      I1 => doutb(15),
      I2 => ram_reg_1_0(15),
      I3 => R_LineAddress0(1),
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(15),
      O => D(15)
    );
\RD0d[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(16),
      I1 => doutb(16),
      I2 => ram_reg_1_0(16),
      I3 => R_LineAddress0(1),
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(16),
      O => D(16)
    );
\RD0d[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(17),
      I1 => doutb(17),
      I2 => ram_reg_1_0(17),
      I3 => R_LineAddress0(1),
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(17),
      O => D(17)
    );
\RD0d[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(18),
      I1 => doutb(18),
      I2 => ram_reg_1_0(18),
      I3 => R_LineAddress0(1),
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(18),
      O => D(18)
    );
\RD0d[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(19),
      I1 => doutb(19),
      I2 => ram_reg_1_0(19),
      I3 => R_LineAddress0(1),
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(19),
      O => D(19)
    );
\RD0d[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(1),
      I1 => doutb(1),
      I2 => ram_reg_1_0(1),
      I3 => R_LineAddress0(1),
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(1),
      O => D(1)
    );
\RD0d[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(20),
      I1 => doutb(20),
      I2 => ram_reg_1_0(20),
      I3 => R_LineAddress0(1),
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(20),
      O => D(20)
    );
\RD0d[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(21),
      I1 => doutb(21),
      I2 => ram_reg_1_0(21),
      I3 => R_LineAddress0(1),
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(21),
      O => D(21)
    );
\RD0d[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(22),
      I1 => doutb(22),
      I2 => ram_reg_1_0(22),
      I3 => R_LineAddress0(1),
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(22),
      O => D(22)
    );
\RD0d[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(23),
      I1 => doutb(23),
      I2 => ram_reg_1_0(23),
      I3 => R_LineAddress0(1),
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(23),
      O => D(23)
    );
\RD0d[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(2),
      I1 => doutb(2),
      I2 => ram_reg_1_0(2),
      I3 => R_LineAddress0(1),
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(2),
      O => D(2)
    );
\RD0d[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(3),
      I1 => doutb(3),
      I2 => ram_reg_1_0(3),
      I3 => R_LineAddress0(1),
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(3),
      O => D(3)
    );
\RD0d[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(4),
      I1 => doutb(4),
      I2 => ram_reg_1_0(4),
      I3 => R_LineAddress0(1),
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(4),
      O => D(4)
    );
\RD0d[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(5),
      I1 => doutb(5),
      I2 => ram_reg_1_0(5),
      I3 => R_LineAddress0(1),
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(5),
      O => D(5)
    );
\RD0d[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(6),
      I1 => doutb(6),
      I2 => ram_reg_1_0(6),
      I3 => R_LineAddress0(1),
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(6),
      O => D(6)
    );
\RD0d[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(7),
      I1 => doutb(7),
      I2 => ram_reg_1_0(7),
      I3 => R_LineAddress0(1),
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(7),
      O => D(7)
    );
\RD0d[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(8),
      I1 => doutb(8),
      I2 => ram_reg_1_0(8),
      I3 => R_LineAddress0(1),
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(8),
      O => D(8)
    );
\RD0d[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(9),
      I1 => doutb(9),
      I2 => ram_reg_1_0(9),
      I3 => R_LineAddress0(1),
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(9),
      O => D(9)
    );
\RD1d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(0),
      I1 => doutb(0),
      I2 => ram_reg_1_0(0),
      I3 => Q(1),
      I4 => Q(0),
      I5 => ram_reg_1_1(0),
      O => \RD1d_reg[23]\(0)
    );
\RD1d[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(10),
      I1 => doutb(10),
      I2 => ram_reg_1_0(10),
      I3 => Q(1),
      I4 => Q(0),
      I5 => ram_reg_1_1(10),
      O => \RD1d_reg[23]\(10)
    );
\RD1d[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(11),
      I1 => doutb(11),
      I2 => ram_reg_1_0(11),
      I3 => Q(1),
      I4 => Q(0),
      I5 => ram_reg_1_1(11),
      O => \RD1d_reg[23]\(11)
    );
\RD1d[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(12),
      I1 => doutb(12),
      I2 => ram_reg_1_0(12),
      I3 => Q(1),
      I4 => Q(0),
      I5 => ram_reg_1_1(12),
      O => \RD1d_reg[23]\(12)
    );
\RD1d[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(13),
      I1 => doutb(13),
      I2 => ram_reg_1_0(13),
      I3 => Q(1),
      I4 => Q(0),
      I5 => ram_reg_1_1(13),
      O => \RD1d_reg[23]\(13)
    );
\RD1d[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(14),
      I1 => doutb(14),
      I2 => ram_reg_1_0(14),
      I3 => Q(1),
      I4 => Q(0),
      I5 => ram_reg_1_1(14),
      O => \RD1d_reg[23]\(14)
    );
\RD1d[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(15),
      I1 => doutb(15),
      I2 => ram_reg_1_0(15),
      I3 => Q(1),
      I4 => Q(0),
      I5 => ram_reg_1_1(15),
      O => \RD1d_reg[23]\(15)
    );
\RD1d[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(16),
      I1 => doutb(16),
      I2 => ram_reg_1_0(16),
      I3 => Q(1),
      I4 => Q(0),
      I5 => ram_reg_1_1(16),
      O => \RD1d_reg[23]\(16)
    );
\RD1d[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(17),
      I1 => doutb(17),
      I2 => ram_reg_1_0(17),
      I3 => Q(1),
      I4 => Q(0),
      I5 => ram_reg_1_1(17),
      O => \RD1d_reg[23]\(17)
    );
\RD1d[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(18),
      I1 => doutb(18),
      I2 => ram_reg_1_0(18),
      I3 => Q(1),
      I4 => Q(0),
      I5 => ram_reg_1_1(18),
      O => \RD1d_reg[23]\(18)
    );
\RD1d[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(19),
      I1 => doutb(19),
      I2 => ram_reg_1_0(19),
      I3 => Q(1),
      I4 => Q(0),
      I5 => ram_reg_1_1(19),
      O => \RD1d_reg[23]\(19)
    );
\RD1d[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(1),
      I1 => doutb(1),
      I2 => ram_reg_1_0(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => ram_reg_1_1(1),
      O => \RD1d_reg[23]\(1)
    );
\RD1d[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(20),
      I1 => doutb(20),
      I2 => ram_reg_1_0(20),
      I3 => Q(1),
      I4 => Q(0),
      I5 => ram_reg_1_1(20),
      O => \RD1d_reg[23]\(20)
    );
\RD1d[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(21),
      I1 => doutb(21),
      I2 => ram_reg_1_0(21),
      I3 => Q(1),
      I4 => Q(0),
      I5 => ram_reg_1_1(21),
      O => \RD1d_reg[23]\(21)
    );
\RD1d[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(22),
      I1 => doutb(22),
      I2 => ram_reg_1_0(22),
      I3 => Q(1),
      I4 => Q(0),
      I5 => ram_reg_1_1(22),
      O => \RD1d_reg[23]\(22)
    );
\RD1d[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(23),
      I1 => doutb(23),
      I2 => ram_reg_1_0(23),
      I3 => Q(1),
      I4 => Q(0),
      I5 => ram_reg_1_1(23),
      O => \RD1d_reg[23]\(23)
    );
\RD1d[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(2),
      I1 => doutb(2),
      I2 => ram_reg_1_0(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => ram_reg_1_1(2),
      O => \RD1d_reg[23]\(2)
    );
\RD1d[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(3),
      I1 => doutb(3),
      I2 => ram_reg_1_0(3),
      I3 => Q(1),
      I4 => Q(0),
      I5 => ram_reg_1_1(3),
      O => \RD1d_reg[23]\(3)
    );
\RD1d[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(4),
      I1 => doutb(4),
      I2 => ram_reg_1_0(4),
      I3 => Q(1),
      I4 => Q(0),
      I5 => ram_reg_1_1(4),
      O => \RD1d_reg[23]\(4)
    );
\RD1d[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(5),
      I1 => doutb(5),
      I2 => ram_reg_1_0(5),
      I3 => Q(1),
      I4 => Q(0),
      I5 => ram_reg_1_1(5),
      O => \RD1d_reg[23]\(5)
    );
\RD1d[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(6),
      I1 => doutb(6),
      I2 => ram_reg_1_0(6),
      I3 => Q(1),
      I4 => Q(0),
      I5 => ram_reg_1_1(6),
      O => \RD1d_reg[23]\(6)
    );
\RD1d[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(7),
      I1 => doutb(7),
      I2 => ram_reg_1_0(7),
      I3 => Q(1),
      I4 => Q(0),
      I5 => ram_reg_1_1(7),
      O => \RD1d_reg[23]\(7)
    );
\RD1d[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(8),
      I1 => doutb(8),
      I2 => ram_reg_1_0(8),
      I3 => Q(1),
      I4 => Q(0),
      I5 => ram_reg_1_1(8),
      O => \RD1d_reg[23]\(8)
    );
\RD1d[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(9),
      I1 => doutb(9),
      I2 => ram_reg_1_0(9),
      I3 => Q(1),
      I4 => Q(0),
      I5 => ram_reg_1_1(9),
      O => \RD1d_reg[23]\(9)
    );
\RD2d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(0),
      I1 => doutb(0),
      I2 => ram_reg_1_0(0),
      I3 => \R_LineAddress2_reg[1]\,
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(0),
      O => \RD2d_reg[23]\(0)
    );
\RD2d[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(10),
      I1 => doutb(10),
      I2 => ram_reg_1_0(10),
      I3 => \R_LineAddress2_reg[1]\,
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(10),
      O => \RD2d_reg[23]\(10)
    );
\RD2d[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(11),
      I1 => doutb(11),
      I2 => ram_reg_1_0(11),
      I3 => \R_LineAddress2_reg[1]\,
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(11),
      O => \RD2d_reg[23]\(11)
    );
\RD2d[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(12),
      I1 => doutb(12),
      I2 => ram_reg_1_0(12),
      I3 => \R_LineAddress2_reg[1]\,
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(12),
      O => \RD2d_reg[23]\(12)
    );
\RD2d[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(13),
      I1 => doutb(13),
      I2 => ram_reg_1_0(13),
      I3 => \R_LineAddress2_reg[1]\,
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(13),
      O => \RD2d_reg[23]\(13)
    );
\RD2d[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(14),
      I1 => doutb(14),
      I2 => ram_reg_1_0(14),
      I3 => \R_LineAddress2_reg[1]\,
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(14),
      O => \RD2d_reg[23]\(14)
    );
\RD2d[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(15),
      I1 => doutb(15),
      I2 => ram_reg_1_0(15),
      I3 => \R_LineAddress2_reg[1]\,
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(15),
      O => \RD2d_reg[23]\(15)
    );
\RD2d[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(16),
      I1 => doutb(16),
      I2 => ram_reg_1_0(16),
      I3 => \R_LineAddress2_reg[1]\,
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(16),
      O => \RD2d_reg[23]\(16)
    );
\RD2d[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(17),
      I1 => doutb(17),
      I2 => ram_reg_1_0(17),
      I3 => \R_LineAddress2_reg[1]\,
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(17),
      O => \RD2d_reg[23]\(17)
    );
\RD2d[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(18),
      I1 => doutb(18),
      I2 => ram_reg_1_0(18),
      I3 => \R_LineAddress2_reg[1]\,
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(18),
      O => \RD2d_reg[23]\(18)
    );
\RD2d[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(19),
      I1 => doutb(19),
      I2 => ram_reg_1_0(19),
      I3 => \R_LineAddress2_reg[1]\,
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(19),
      O => \RD2d_reg[23]\(19)
    );
\RD2d[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(1),
      I1 => doutb(1),
      I2 => ram_reg_1_0(1),
      I3 => \R_LineAddress2_reg[1]\,
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(1),
      O => \RD2d_reg[23]\(1)
    );
\RD2d[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(20),
      I1 => doutb(20),
      I2 => ram_reg_1_0(20),
      I3 => \R_LineAddress2_reg[1]\,
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(20),
      O => \RD2d_reg[23]\(20)
    );
\RD2d[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(21),
      I1 => doutb(21),
      I2 => ram_reg_1_0(21),
      I3 => \R_LineAddress2_reg[1]\,
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(21),
      O => \RD2d_reg[23]\(21)
    );
\RD2d[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(22),
      I1 => doutb(22),
      I2 => ram_reg_1_0(22),
      I3 => \R_LineAddress2_reg[1]\,
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(22),
      O => \RD2d_reg[23]\(22)
    );
\RD2d[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(23),
      I1 => doutb(23),
      I2 => ram_reg_1_0(23),
      I3 => \R_LineAddress2_reg[1]\,
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(23),
      O => \RD2d_reg[23]\(23)
    );
\RD2d[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(2),
      I1 => doutb(2),
      I2 => ram_reg_1_0(2),
      I3 => \R_LineAddress2_reg[1]\,
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(2),
      O => \RD2d_reg[23]\(2)
    );
\RD2d[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(3),
      I1 => doutb(3),
      I2 => ram_reg_1_0(3),
      I3 => \R_LineAddress2_reg[1]\,
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(3),
      O => \RD2d_reg[23]\(3)
    );
\RD2d[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(4),
      I1 => doutb(4),
      I2 => ram_reg_1_0(4),
      I3 => \R_LineAddress2_reg[1]\,
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(4),
      O => \RD2d_reg[23]\(4)
    );
\RD2d[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(5),
      I1 => doutb(5),
      I2 => ram_reg_1_0(5),
      I3 => \R_LineAddress2_reg[1]\,
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(5),
      O => \RD2d_reg[23]\(5)
    );
\RD2d[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(6),
      I1 => doutb(6),
      I2 => ram_reg_1_0(6),
      I3 => \R_LineAddress2_reg[1]\,
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(6),
      O => \RD2d_reg[23]\(6)
    );
\RD2d[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(7),
      I1 => doutb(7),
      I2 => ram_reg_1_0(7),
      I3 => \R_LineAddress2_reg[1]\,
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(7),
      O => \RD2d_reg[23]\(7)
    );
\RD2d[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(8),
      I1 => doutb(8),
      I2 => ram_reg_1_0(8),
      I3 => \R_LineAddress2_reg[1]\,
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(8),
      O => \RD2d_reg[23]\(8)
    );
\RD2d[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => RAM_q1(9),
      I1 => doutb(9),
      I2 => ram_reg_1_0(9),
      I3 => \R_LineAddress2_reg[1]\,
      I4 => R_LineAddress0(0),
      I5 => ram_reg_1_1(9),
      O => \RD2d_reg[23]\(9)
    );
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => H_addr(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => H_addr(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => Clock,
      CLKBWRCLK => Clock,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => i_pixelData(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000001111111111111111",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1 downto 0) => i_pixelData(17 downto 16),
      DIPBDIP(3 downto 0) => B"0011",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 16) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 16),
      DOBDO(15 downto 0) => RAM_q1(15 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 2) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 2),
      DOPBDOP(1 downto 0) => RAM_q1(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => '1',
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1 downto 0) => B"11",
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => H_addr(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => H_addr(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => Clock,
      CLKBWRCLK => Clock,
      DIADI(15 downto 6) => B"0000000000",
      DIADI(5 downto 0) => i_pixelData(23 downto 18),
      DIBDI(15 downto 0) => B"0000000000111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 6) => NLW_ram_reg_1_DOBDO_UNCONNECTED(15 downto 6),
      DOBDO(5 downto 0) => RAM_q1(23 downto 18),
      DOPADOP(1 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => '1',
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zsys_ImageProcess_0_0_lineBufBlock_1 is
  port (
    doutb : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Clock : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    H_addr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    i_pixelData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zsys_ImageProcess_0_0_lineBufBlock_1 : entity is "lineBufBlock";
end zsys_ImageProcess_0_0_lineBufBlock_1;

architecture STRUCTURE of zsys_ImageProcess_0_0_lineBufBlock_1 is
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 30720;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_0 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 30720;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "ram";
  attribute bram_addr_begin of ram_reg_1 : label is 0;
  attribute bram_addr_end of ram_reg_1 : label is 2047;
  attribute bram_slice_begin of ram_reg_1 : label is 18;
  attribute bram_slice_end of ram_reg_1 : label is 23;
begin
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => H_addr(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => H_addr(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => Clock,
      CLKBWRCLK => Clock,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => i_pixelData(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000001111111111111111",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1 downto 0) => i_pixelData(17 downto 16),
      DIPBDIP(3 downto 0) => B"0011",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 16) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 16),
      DOBDO(15 downto 0) => doutb(15 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 2) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 2),
      DOPBDOP(1 downto 0) => doutb(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => '1',
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1 downto 0) => B"11",
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => H_addr(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => H_addr(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => Clock,
      CLKBWRCLK => Clock,
      DIADI(15 downto 6) => B"0000000000",
      DIADI(5 downto 0) => i_pixelData(23 downto 18),
      DIBDI(15 downto 0) => B"0000000000111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 6) => NLW_ram_reg_1_DOBDO_UNCONNECTED(15 downto 6),
      DOBDO(5 downto 0) => doutb(23 downto 18),
      DOPADOP(1 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => '1',
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zsys_ImageProcess_0_0_lineBufBlock_2 is
  port (
    doutb : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Clock : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    H_addr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    i_pixelData : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zsys_ImageProcess_0_0_lineBufBlock_2 : entity is "lineBufBlock";
end zsys_ImageProcess_0_0_lineBufBlock_2;

architecture STRUCTURE of zsys_ImageProcess_0_0_lineBufBlock_2 is
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 30720;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_0 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 30720;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "ram";
  attribute bram_addr_begin of ram_reg_1 : label is 0;
  attribute bram_addr_end of ram_reg_1 : label is 2047;
  attribute bram_slice_begin of ram_reg_1 : label is 18;
  attribute bram_slice_end of ram_reg_1 : label is 23;
begin
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => H_addr(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => H_addr(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => Clock,
      CLKBWRCLK => Clock,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => i_pixelData(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000001111111111111111",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1 downto 0) => i_pixelData(17 downto 16),
      DIPBDIP(3 downto 0) => B"0011",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 16) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 16),
      DOBDO(15 downto 0) => doutb(15 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 2) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 2),
      DOPBDOP(1 downto 0) => doutb(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => '1',
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1 downto 0) => B"11",
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => H_addr(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => H_addr(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => Clock,
      CLKBWRCLK => Clock,
      DIADI(15 downto 6) => B"0000000000",
      DIADI(5 downto 0) => i_pixelData(23 downto 18),
      DIBDI(15 downto 0) => B"0000000000111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 6) => NLW_ram_reg_1_DOBDO_UNCONNECTED(15 downto 6),
      DOBDO(5 downto 0) => doutb(23 downto 18),
      DOPADOP(1 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => '1',
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zsys_ImageProcess_0_0_sobel is
  port (
    Dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 18 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    \D22IN_reg[23]\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \D00IN_reg[23]\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \D01IN_reg[23]\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \D02IN_reg[23]\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \D20IN_reg[23]\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \D10IN_reg[23]\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \D12IN_reg[23]\ : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zsys_ImageProcess_0_0_sobel : entity is "sobel";
end zsys_ImageProcess_0_0_sobel;

architecture STRUCTURE of zsys_ImageProcess_0_0_sobel is
  signal \Dout[20]_i_1_n_0\ : STD_LOGIC;
  signal \Dout[20]_i_2_n_0\ : STD_LOGIC;
  signal \Dout[21]_i_1_n_0\ : STD_LOGIC;
  signal \Dout[21]_i_2_n_0\ : STD_LOGIC;
  signal \Dout[22]_i_1_n_0\ : STD_LOGIC;
  signal \Dout[22]_i_2_n_0\ : STD_LOGIC;
  signal \Dout[23]_i_1_n_0\ : STD_LOGIC;
  signal \Dout[23]_i_2_n_0\ : STD_LOGIC;
  signal \Dout[23]_i_3_n_0\ : STD_LOGIC;
  signal abs_x : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal abs_x1 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \abs_x[10]_i_1_n_0\ : STD_LOGIC;
  signal \abs_x[11]_i_1_n_0\ : STD_LOGIC;
  signal \abs_x[12]_i_1_n_0\ : STD_LOGIC;
  signal \abs_x[12]_i_3_n_0\ : STD_LOGIC;
  signal \abs_x[12]_i_4_n_0\ : STD_LOGIC;
  signal \abs_x[12]_i_5_n_0\ : STD_LOGIC;
  signal \abs_x[12]_i_6_n_0\ : STD_LOGIC;
  signal \abs_x[13]_i_1_n_0\ : STD_LOGIC;
  signal \abs_x[14]_i_1_n_0\ : STD_LOGIC;
  signal \abs_x[15]_i_1_n_0\ : STD_LOGIC;
  signal \abs_x[15]_i_3_n_0\ : STD_LOGIC;
  signal \abs_x[15]_i_4_n_0\ : STD_LOGIC;
  signal \abs_x[15]_i_5_n_0\ : STD_LOGIC;
  signal \abs_x[1]_i_1_n_0\ : STD_LOGIC;
  signal \abs_x[2]_i_1_n_0\ : STD_LOGIC;
  signal \abs_x[3]_i_1_n_0\ : STD_LOGIC;
  signal \abs_x[4]_i_1_n_0\ : STD_LOGIC;
  signal \abs_x[4]_i_3_n_0\ : STD_LOGIC;
  signal \abs_x[4]_i_4_n_0\ : STD_LOGIC;
  signal \abs_x[4]_i_5_n_0\ : STD_LOGIC;
  signal \abs_x[4]_i_6_n_0\ : STD_LOGIC;
  signal \abs_x[4]_i_7_n_0\ : STD_LOGIC;
  signal \abs_x[5]_i_1_n_0\ : STD_LOGIC;
  signal \abs_x[6]_i_1_n_0\ : STD_LOGIC;
  signal \abs_x[7]_i_1_n_0\ : STD_LOGIC;
  signal \abs_x[8]_i_1_n_0\ : STD_LOGIC;
  signal \abs_x[8]_i_3_n_0\ : STD_LOGIC;
  signal \abs_x[8]_i_4_n_0\ : STD_LOGIC;
  signal \abs_x[8]_i_5_n_0\ : STD_LOGIC;
  signal \abs_x[8]_i_6_n_0\ : STD_LOGIC;
  signal \abs_x[9]_i_1_n_0\ : STD_LOGIC;
  signal \abs_x_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \abs_x_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \abs_x_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \abs_x_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \abs_x_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \abs_x_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \abs_x_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \abs_x_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \abs_x_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \abs_x_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \abs_x_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \abs_x_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \abs_x_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \abs_x_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal abs_y : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal abs_y1 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \abs_y[10]_i_1_n_0\ : STD_LOGIC;
  signal \abs_y[11]_i_1_n_0\ : STD_LOGIC;
  signal \abs_y[12]_i_1_n_0\ : STD_LOGIC;
  signal \abs_y[12]_i_3_n_0\ : STD_LOGIC;
  signal \abs_y[12]_i_4_n_0\ : STD_LOGIC;
  signal \abs_y[12]_i_5_n_0\ : STD_LOGIC;
  signal \abs_y[12]_i_6_n_0\ : STD_LOGIC;
  signal \abs_y[13]_i_1_n_0\ : STD_LOGIC;
  signal \abs_y[14]_i_1_n_0\ : STD_LOGIC;
  signal \abs_y[15]_i_1_n_0\ : STD_LOGIC;
  signal \abs_y[15]_i_3_n_0\ : STD_LOGIC;
  signal \abs_y[15]_i_4_n_0\ : STD_LOGIC;
  signal \abs_y[15]_i_5_n_0\ : STD_LOGIC;
  signal \abs_y[1]_i_1_n_0\ : STD_LOGIC;
  signal \abs_y[2]_i_1_n_0\ : STD_LOGIC;
  signal \abs_y[3]_i_1_n_0\ : STD_LOGIC;
  signal \abs_y[4]_i_1_n_0\ : STD_LOGIC;
  signal \abs_y[4]_i_3_n_0\ : STD_LOGIC;
  signal \abs_y[4]_i_4_n_0\ : STD_LOGIC;
  signal \abs_y[4]_i_5_n_0\ : STD_LOGIC;
  signal \abs_y[4]_i_6_n_0\ : STD_LOGIC;
  signal \abs_y[4]_i_7_n_0\ : STD_LOGIC;
  signal \abs_y[5]_i_1_n_0\ : STD_LOGIC;
  signal \abs_y[6]_i_1_n_0\ : STD_LOGIC;
  signal \abs_y[7]_i_1_n_0\ : STD_LOGIC;
  signal \abs_y[8]_i_1_n_0\ : STD_LOGIC;
  signal \abs_y[8]_i_3_n_0\ : STD_LOGIC;
  signal \abs_y[8]_i_4_n_0\ : STD_LOGIC;
  signal \abs_y[8]_i_5_n_0\ : STD_LOGIC;
  signal \abs_y[8]_i_6_n_0\ : STD_LOGIC;
  signal \abs_y[9]_i_1_n_0\ : STD_LOGIC;
  signal \abs_y_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \abs_y_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \abs_y_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \abs_y_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \abs_y_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \abs_y_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \abs_y_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \abs_y_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \abs_y_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \abs_y_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \abs_y_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \abs_y_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \abs_y_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \abs_y_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal gray00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gray00[3]_i_2_n_0\ : STD_LOGIC;
  signal \gray00[3]_i_3_n_0\ : STD_LOGIC;
  signal \gray00[3]_i_4_n_0\ : STD_LOGIC;
  signal \gray00[3]_i_5_n_0\ : STD_LOGIC;
  signal \gray00[3]_i_6_n_0\ : STD_LOGIC;
  signal \gray00[3]_i_7_n_0\ : STD_LOGIC;
  signal \gray00[3]_i_8_n_0\ : STD_LOGIC;
  signal \gray00[7]_i_2_n_0\ : STD_LOGIC;
  signal \gray00[7]_i_3_n_0\ : STD_LOGIC;
  signal \gray00[7]_i_4_n_0\ : STD_LOGIC;
  signal \gray00[7]_i_5_n_0\ : STD_LOGIC;
  signal \gray00[7]_i_6_n_0\ : STD_LOGIC;
  signal \gray00_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gray00_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gray00_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gray00_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gray00_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \gray00_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \gray00_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \gray00_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \gray00_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gray00_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gray00_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gray00_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gray00_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gray00_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal gray01 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gray01[3]_i_2_n_0\ : STD_LOGIC;
  signal \gray01[3]_i_3_n_0\ : STD_LOGIC;
  signal \gray01[3]_i_4_n_0\ : STD_LOGIC;
  signal \gray01[3]_i_5_n_0\ : STD_LOGIC;
  signal \gray01[3]_i_6_n_0\ : STD_LOGIC;
  signal \gray01[3]_i_7_n_0\ : STD_LOGIC;
  signal \gray01[3]_i_8_n_0\ : STD_LOGIC;
  signal \gray01[7]_i_2_n_0\ : STD_LOGIC;
  signal \gray01[7]_i_3_n_0\ : STD_LOGIC;
  signal \gray01[7]_i_4_n_0\ : STD_LOGIC;
  signal \gray01[7]_i_5_n_0\ : STD_LOGIC;
  signal \gray01[7]_i_6_n_0\ : STD_LOGIC;
  signal \gray01_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gray01_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gray01_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gray01_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gray01_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \gray01_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \gray01_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \gray01_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \gray01_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gray01_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gray01_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gray01_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gray01_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gray01_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal gray02 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gray02[3]_i_2_n_0\ : STD_LOGIC;
  signal \gray02[3]_i_3_n_0\ : STD_LOGIC;
  signal \gray02[3]_i_4_n_0\ : STD_LOGIC;
  signal \gray02[3]_i_5_n_0\ : STD_LOGIC;
  signal \gray02[3]_i_6_n_0\ : STD_LOGIC;
  signal \gray02[3]_i_7_n_0\ : STD_LOGIC;
  signal \gray02[3]_i_8_n_0\ : STD_LOGIC;
  signal \gray02[7]_i_2_n_0\ : STD_LOGIC;
  signal \gray02[7]_i_3_n_0\ : STD_LOGIC;
  signal \gray02[7]_i_4_n_0\ : STD_LOGIC;
  signal \gray02[7]_i_5_n_0\ : STD_LOGIC;
  signal \gray02[7]_i_6_n_0\ : STD_LOGIC;
  signal \gray02_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gray02_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gray02_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gray02_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gray02_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \gray02_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \gray02_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \gray02_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \gray02_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gray02_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gray02_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gray02_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gray02_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gray02_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal gray10 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gray10[3]_i_2_n_0\ : STD_LOGIC;
  signal \gray10[3]_i_3_n_0\ : STD_LOGIC;
  signal \gray10[3]_i_4_n_0\ : STD_LOGIC;
  signal \gray10[3]_i_5_n_0\ : STD_LOGIC;
  signal \gray10[3]_i_6_n_0\ : STD_LOGIC;
  signal \gray10[3]_i_7_n_0\ : STD_LOGIC;
  signal \gray10[3]_i_8_n_0\ : STD_LOGIC;
  signal \gray10[7]_i_2_n_0\ : STD_LOGIC;
  signal \gray10[7]_i_3_n_0\ : STD_LOGIC;
  signal \gray10[7]_i_4_n_0\ : STD_LOGIC;
  signal \gray10[7]_i_5_n_0\ : STD_LOGIC;
  signal \gray10[7]_i_6_n_0\ : STD_LOGIC;
  signal \gray10_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gray10_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gray10_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gray10_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gray10_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \gray10_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \gray10_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \gray10_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \gray10_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gray10_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gray10_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gray10_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gray10_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gray10_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal gray12 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gray12[3]_i_2_n_0\ : STD_LOGIC;
  signal \gray12[3]_i_3_n_0\ : STD_LOGIC;
  signal \gray12[3]_i_4_n_0\ : STD_LOGIC;
  signal \gray12[3]_i_5_n_0\ : STD_LOGIC;
  signal \gray12[3]_i_6_n_0\ : STD_LOGIC;
  signal \gray12[3]_i_7_n_0\ : STD_LOGIC;
  signal \gray12[3]_i_8_n_0\ : STD_LOGIC;
  signal \gray12[7]_i_2_n_0\ : STD_LOGIC;
  signal \gray12[7]_i_3_n_0\ : STD_LOGIC;
  signal \gray12[7]_i_4_n_0\ : STD_LOGIC;
  signal \gray12[7]_i_5_n_0\ : STD_LOGIC;
  signal \gray12[7]_i_6_n_0\ : STD_LOGIC;
  signal \gray12_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gray12_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gray12_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gray12_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gray12_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \gray12_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \gray12_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \gray12_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \gray12_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gray12_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gray12_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gray12_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gray12_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gray12_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal gray20 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gray20[3]_i_2_n_0\ : STD_LOGIC;
  signal \gray20[3]_i_3_n_0\ : STD_LOGIC;
  signal \gray20[3]_i_4_n_0\ : STD_LOGIC;
  signal \gray20[3]_i_5_n_0\ : STD_LOGIC;
  signal \gray20[3]_i_6_n_0\ : STD_LOGIC;
  signal \gray20[3]_i_7_n_0\ : STD_LOGIC;
  signal \gray20[3]_i_8_n_0\ : STD_LOGIC;
  signal \gray20[7]_i_2_n_0\ : STD_LOGIC;
  signal \gray20[7]_i_3_n_0\ : STD_LOGIC;
  signal \gray20[7]_i_4_n_0\ : STD_LOGIC;
  signal \gray20[7]_i_5_n_0\ : STD_LOGIC;
  signal \gray20[7]_i_6_n_0\ : STD_LOGIC;
  signal \gray20_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gray20_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gray20_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gray20_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gray20_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \gray20_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \gray20_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \gray20_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \gray20_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gray20_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gray20_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gray20_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gray20_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gray20_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal gray21 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gray21[3]_i_2_n_0\ : STD_LOGIC;
  signal \gray21[3]_i_3_n_0\ : STD_LOGIC;
  signal \gray21[3]_i_4_n_0\ : STD_LOGIC;
  signal \gray21[3]_i_5_n_0\ : STD_LOGIC;
  signal \gray21[3]_i_6_n_0\ : STD_LOGIC;
  signal \gray21[3]_i_7_n_0\ : STD_LOGIC;
  signal \gray21[3]_i_8_n_0\ : STD_LOGIC;
  signal \gray21[7]_i_2_n_0\ : STD_LOGIC;
  signal \gray21[7]_i_3_n_0\ : STD_LOGIC;
  signal \gray21[7]_i_4_n_0\ : STD_LOGIC;
  signal \gray21[7]_i_5_n_0\ : STD_LOGIC;
  signal \gray21[7]_i_6_n_0\ : STD_LOGIC;
  signal \gray21_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gray21_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gray21_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gray21_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gray21_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gray21_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal gray22 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gray22[3]_i_2_n_0\ : STD_LOGIC;
  signal \gray22[3]_i_3_n_0\ : STD_LOGIC;
  signal \gray22[3]_i_4_n_0\ : STD_LOGIC;
  signal \gray22[3]_i_5_n_0\ : STD_LOGIC;
  signal \gray22[3]_i_6_n_0\ : STD_LOGIC;
  signal \gray22[3]_i_7_n_0\ : STD_LOGIC;
  signal \gray22[3]_i_8_n_0\ : STD_LOGIC;
  signal \gray22[7]_i_2_n_0\ : STD_LOGIC;
  signal \gray22[7]_i_3_n_0\ : STD_LOGIC;
  signal \gray22[7]_i_4_n_0\ : STD_LOGIC;
  signal \gray22[7]_i_5_n_0\ : STD_LOGIC;
  signal \gray22[7]_i_6_n_0\ : STD_LOGIC;
  signal \gray22_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gray22_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gray22_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gray22_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gray22_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \gray22_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \gray22_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \gray22_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \gray22_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gray22_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gray22_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gray22_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gray22_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gray22_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \tmp[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal tmp_x : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal tmp_x0 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \tmp_x[14]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_x[14]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_x[14]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_x[14]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_x[14]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_x[14]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_x[14]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_x[14]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_x[14]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_x[14]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_x[14]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_x[14]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_x[14]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_x[14]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_x[14]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_x[14]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_x[3]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_x[3]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_x[3]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_x[3]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_x[3]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_x[3]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_x[3]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_x[3]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_x[3]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_x[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_x[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_x[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_x[3]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_x[3]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_x[3]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_x[3]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_x[7]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_x[7]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_x[7]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_x[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_x[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_x[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_x[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_x[7]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_x[7]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_x[7]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_x[7]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_x_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_x_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_x_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_x_reg[14]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_x_reg[14]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_x_reg[14]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_x_reg[14]_i_8_n_1\ : STD_LOGIC;
  signal \tmp_x_reg[14]_i_8_n_2\ : STD_LOGIC;
  signal \tmp_x_reg[14]_i_8_n_3\ : STD_LOGIC;
  signal \tmp_x_reg[14]_i_8_n_4\ : STD_LOGIC;
  signal \tmp_x_reg[14]_i_8_n_5\ : STD_LOGIC;
  signal \tmp_x_reg[14]_i_8_n_6\ : STD_LOGIC;
  signal \tmp_x_reg[14]_i_8_n_7\ : STD_LOGIC;
  signal \tmp_x_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_x_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_x_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_x_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_x_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_x_reg[3]_i_5_n_1\ : STD_LOGIC;
  signal \tmp_x_reg[3]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_x_reg[3]_i_5_n_3\ : STD_LOGIC;
  signal \tmp_x_reg[3]_i_5_n_4\ : STD_LOGIC;
  signal \tmp_x_reg[3]_i_5_n_5\ : STD_LOGIC;
  signal \tmp_x_reg[3]_i_5_n_6\ : STD_LOGIC;
  signal \tmp_x_reg[3]_i_5_n_7\ : STD_LOGIC;
  signal \tmp_x_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_x_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_x_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_x_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal tmp_y : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal tmp_y0 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \tmp_y[14]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_y[14]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_y[14]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_y[14]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_y[14]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_y[14]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_y[14]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_y[14]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_y[14]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_y[14]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_y[14]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_y[14]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_y[14]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_y[14]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_y[14]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_y[14]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_y[14]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_y[14]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_y[3]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_y[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_y[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_y[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_y[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_y[3]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_y[3]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_y[3]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_y[3]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_y[7]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_y[7]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_y[7]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_y[7]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_y[7]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_y[7]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_y[7]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_y[7]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_y[7]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_y[7]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_y[7]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_y[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_y[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_y[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_y[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_y[7]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_y[7]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_y[7]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_y[7]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_y_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_y_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_y_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_y_reg[14]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_y_reg[14]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_y_reg[14]_i_2_n_6\ : STD_LOGIC;
  signal \tmp_y_reg[14]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_y_reg[14]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_y_reg[14]_i_8_n_1\ : STD_LOGIC;
  signal \tmp_y_reg[14]_i_8_n_2\ : STD_LOGIC;
  signal \tmp_y_reg[14]_i_8_n_3\ : STD_LOGIC;
  signal \tmp_y_reg[14]_i_8_n_4\ : STD_LOGIC;
  signal \tmp_y_reg[14]_i_8_n_5\ : STD_LOGIC;
  signal \tmp_y_reg[14]_i_8_n_6\ : STD_LOGIC;
  signal \tmp_y_reg[14]_i_8_n_7\ : STD_LOGIC;
  signal \tmp_y_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_y_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_y_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_y_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_y_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_y_reg[7]_i_13_n_1\ : STD_LOGIC;
  signal \tmp_y_reg[7]_i_13_n_2\ : STD_LOGIC;
  signal \tmp_y_reg[7]_i_13_n_3\ : STD_LOGIC;
  signal \tmp_y_reg[7]_i_13_n_4\ : STD_LOGIC;
  signal \tmp_y_reg[7]_i_13_n_5\ : STD_LOGIC;
  signal \tmp_y_reg[7]_i_13_n_6\ : STD_LOGIC;
  signal \tmp_y_reg[7]_i_13_n_7\ : STD_LOGIC;
  signal \tmp_y_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_y_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_y_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_y_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_abs_x_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_abs_x_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_abs_y_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_abs_y_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gray00_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_gray00_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gray01_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_gray01_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gray02_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_gray02_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gray10_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_gray10_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gray12_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_gray12_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gray20_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_gray20_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gray21_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_gray21_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gray22_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_gray22_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_x_reg[14]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_x_reg[14]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_x_reg[14]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_y_reg[14]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_y_reg[14]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_y_reg[14]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Dout[20]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \Dout[21]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \Dout[22]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \Dout[23]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \abs_x[11]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \abs_x[12]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \abs_x[13]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \abs_x[14]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \abs_x[15]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \abs_x[1]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \abs_x[2]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \abs_x[3]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \abs_x[4]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \abs_x[5]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \abs_x[6]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \abs_x[7]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \abs_x[8]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \abs_x[9]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \abs_y[10]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \abs_y[11]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \abs_y[12]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \abs_y[13]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \abs_y[14]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \abs_y[15]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \abs_y[1]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \abs_y[2]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \abs_y[3]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \abs_y[4]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \abs_y[5]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \abs_y[6]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \abs_y[7]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \abs_y[8]_i_1\ : label is "soft_lutpair68";
  attribute HLUTNM : string;
  attribute HLUTNM of \gray00[3]_i_2\ : label is "lutpair291";
  attribute HLUTNM of \gray00[3]_i_3\ : label is "lutpair290";
  attribute HLUTNM of \gray00[3]_i_4\ : label is "lutpair289";
  attribute HLUTNM of \gray00[3]_i_5\ : label is "lutpair292";
  attribute HLUTNM of \gray00[3]_i_6\ : label is "lutpair291";
  attribute HLUTNM of \gray00[3]_i_7\ : label is "lutpair290";
  attribute HLUTNM of \gray00[3]_i_8\ : label is "lutpair289";
  attribute HLUTNM of \gray00[7]_i_2\ : label is "lutpair293";
  attribute HLUTNM of \gray00[7]_i_3\ : label is "lutpair292";
  attribute HLUTNM of \gray00[7]_i_6\ : label is "lutpair293";
  attribute HLUTNM of \gray01[3]_i_2\ : label is "lutpair296";
  attribute HLUTNM of \gray01[3]_i_3\ : label is "lutpair295";
  attribute HLUTNM of \gray01[3]_i_4\ : label is "lutpair294";
  attribute HLUTNM of \gray01[3]_i_5\ : label is "lutpair297";
  attribute HLUTNM of \gray01[3]_i_6\ : label is "lutpair296";
  attribute HLUTNM of \gray01[3]_i_7\ : label is "lutpair295";
  attribute HLUTNM of \gray01[3]_i_8\ : label is "lutpair294";
  attribute HLUTNM of \gray01[7]_i_2\ : label is "lutpair298";
  attribute HLUTNM of \gray01[7]_i_3\ : label is "lutpair297";
  attribute HLUTNM of \gray01[7]_i_6\ : label is "lutpair298";
  attribute HLUTNM of \gray02[3]_i_2\ : label is "lutpair301";
  attribute HLUTNM of \gray02[3]_i_3\ : label is "lutpair300";
  attribute HLUTNM of \gray02[3]_i_4\ : label is "lutpair299";
  attribute HLUTNM of \gray02[3]_i_5\ : label is "lutpair302";
  attribute HLUTNM of \gray02[3]_i_6\ : label is "lutpair301";
  attribute HLUTNM of \gray02[3]_i_7\ : label is "lutpair300";
  attribute HLUTNM of \gray02[3]_i_8\ : label is "lutpair299";
  attribute HLUTNM of \gray02[7]_i_2\ : label is "lutpair303";
  attribute HLUTNM of \gray02[7]_i_3\ : label is "lutpair302";
  attribute HLUTNM of \gray02[7]_i_6\ : label is "lutpair303";
  attribute HLUTNM of \gray10[3]_i_2\ : label is "lutpair311";
  attribute HLUTNM of \gray10[3]_i_3\ : label is "lutpair310";
  attribute HLUTNM of \gray10[3]_i_4\ : label is "lutpair309";
  attribute HLUTNM of \gray10[3]_i_5\ : label is "lutpair312";
  attribute HLUTNM of \gray10[3]_i_6\ : label is "lutpair311";
  attribute HLUTNM of \gray10[3]_i_7\ : label is "lutpair310";
  attribute HLUTNM of \gray10[3]_i_8\ : label is "lutpair309";
  attribute HLUTNM of \gray10[7]_i_2\ : label is "lutpair313";
  attribute HLUTNM of \gray10[7]_i_3\ : label is "lutpair312";
  attribute HLUTNM of \gray10[7]_i_6\ : label is "lutpair313";
  attribute HLUTNM of \gray12[3]_i_2\ : label is "lutpair316";
  attribute HLUTNM of \gray12[3]_i_3\ : label is "lutpair315";
  attribute HLUTNM of \gray12[3]_i_4\ : label is "lutpair314";
  attribute HLUTNM of \gray12[3]_i_5\ : label is "lutpair317";
  attribute HLUTNM of \gray12[3]_i_6\ : label is "lutpair316";
  attribute HLUTNM of \gray12[3]_i_7\ : label is "lutpair315";
  attribute HLUTNM of \gray12[3]_i_8\ : label is "lutpair314";
  attribute HLUTNM of \gray12[7]_i_2\ : label is "lutpair318";
  attribute HLUTNM of \gray12[7]_i_3\ : label is "lutpair317";
  attribute HLUTNM of \gray12[7]_i_6\ : label is "lutpair318";
  attribute HLUTNM of \gray20[3]_i_2\ : label is "lutpair306";
  attribute HLUTNM of \gray20[3]_i_3\ : label is "lutpair305";
  attribute HLUTNM of \gray20[3]_i_4\ : label is "lutpair304";
  attribute HLUTNM of \gray20[3]_i_5\ : label is "lutpair307";
  attribute HLUTNM of \gray20[3]_i_6\ : label is "lutpair306";
  attribute HLUTNM of \gray20[3]_i_7\ : label is "lutpair305";
  attribute HLUTNM of \gray20[3]_i_8\ : label is "lutpair304";
  attribute HLUTNM of \gray20[7]_i_2\ : label is "lutpair308";
  attribute HLUTNM of \gray20[7]_i_3\ : label is "lutpair307";
  attribute HLUTNM of \gray20[7]_i_6\ : label is "lutpair308";
  attribute HLUTNM of \gray21[3]_i_2\ : label is "lutpair281";
  attribute HLUTNM of \gray21[3]_i_3\ : label is "lutpair280";
  attribute HLUTNM of \gray21[3]_i_4\ : label is "lutpair279";
  attribute HLUTNM of \gray21[3]_i_5\ : label is "lutpair282";
  attribute HLUTNM of \gray21[3]_i_6\ : label is "lutpair281";
  attribute HLUTNM of \gray21[3]_i_7\ : label is "lutpair280";
  attribute HLUTNM of \gray21[3]_i_8\ : label is "lutpair279";
  attribute HLUTNM of \gray21[7]_i_2\ : label is "lutpair283";
  attribute HLUTNM of \gray21[7]_i_3\ : label is "lutpair282";
  attribute HLUTNM of \gray21[7]_i_6\ : label is "lutpair283";
  attribute HLUTNM of \gray22[3]_i_2\ : label is "lutpair286";
  attribute HLUTNM of \gray22[3]_i_3\ : label is "lutpair285";
  attribute HLUTNM of \gray22[3]_i_4\ : label is "lutpair284";
  attribute HLUTNM of \gray22[3]_i_5\ : label is "lutpair287";
  attribute HLUTNM of \gray22[3]_i_6\ : label is "lutpair286";
  attribute HLUTNM of \gray22[3]_i_7\ : label is "lutpair285";
  attribute HLUTNM of \gray22[3]_i_8\ : label is "lutpair284";
  attribute HLUTNM of \gray22[7]_i_2\ : label is "lutpair288";
  attribute HLUTNM of \gray22[7]_i_3\ : label is "lutpair287";
  attribute HLUTNM of \gray22[7]_i_6\ : label is "lutpair288";
  attribute SOFT_HLUTNM of \tmp_x[14]_i_10\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \tmp_x[14]_i_11\ : label is "soft_lutpair62";
  attribute HLUTNM of \tmp_x[14]_i_12\ : label is "lutpair331";
  attribute HLUTNM of \tmp_x[14]_i_13\ : label is "lutpair330";
  attribute HLUTNM of \tmp_x[14]_i_14\ : label is "lutpair329";
  attribute HLUTNM of \tmp_x[14]_i_15\ : label is "lutpair328";
  attribute HLUTNM of \tmp_x[14]_i_17\ : label is "lutpair331";
  attribute HLUTNM of \tmp_x[14]_i_18\ : label is "lutpair330";
  attribute HLUTNM of \tmp_x[14]_i_19\ : label is "lutpair329";
  attribute HLUTNM of \tmp_x[3]_i_10\ : label is "lutpair327";
  attribute HLUTNM of \tmp_x[3]_i_11\ : label is "lutpair326";
  attribute HLUTNM of \tmp_x[3]_i_12\ : label is "lutpair325";
  attribute HLUTNM of \tmp_x[3]_i_13\ : label is "lutpair328";
  attribute HLUTNM of \tmp_x[3]_i_14\ : label is "lutpair327";
  attribute HLUTNM of \tmp_x[3]_i_15\ : label is "lutpair326";
  attribute HLUTNM of \tmp_x[3]_i_16\ : label is "lutpair325";
  attribute SOFT_HLUTNM of \tmp_y[14]_i_12\ : label is "soft_lutpair61";
  attribute HLUTNM of \tmp_y[14]_i_14\ : label is "lutpair324";
  attribute HLUTNM of \tmp_y[14]_i_15\ : label is "lutpair323";
  attribute HLUTNM of \tmp_y[14]_i_16\ : label is "lutpair322";
  attribute HLUTNM of \tmp_y[14]_i_17\ : label is "lutpair321";
  attribute HLUTNM of \tmp_y[14]_i_19\ : label is "lutpair324";
  attribute HLUTNM of \tmp_y[14]_i_20\ : label is "lutpair323";
  attribute HLUTNM of \tmp_y[14]_i_21\ : label is "lutpair322";
  attribute SOFT_HLUTNM of \tmp_y[7]_i_10\ : label is "soft_lutpair61";
  attribute HLUTNM of \tmp_y[7]_i_15\ : label is "lutpair320";
  attribute HLUTNM of \tmp_y[7]_i_16\ : label is "lutpair319";
  attribute HLUTNM of \tmp_y[7]_i_17\ : label is "lutpair397";
  attribute HLUTNM of \tmp_y[7]_i_18\ : label is "lutpair321";
  attribute HLUTNM of \tmp_y[7]_i_19\ : label is "lutpair320";
  attribute HLUTNM of \tmp_y[7]_i_20\ : label is "lutpair319";
  attribute HLUTNM of \tmp_y[7]_i_21\ : label is "lutpair397";
begin
\Dout[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tmp(2),
      I1 => tmp(3),
      I2 => tmp(0),
      I3 => tmp(1),
      I4 => \Dout[20]_i_2_n_0\,
      I5 => \Dout[23]_i_2_n_0\,
      O => \Dout[20]_i_1_n_0\
    );
\Dout[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp(7),
      I1 => tmp(6),
      I2 => tmp(4),
      I3 => tmp(5),
      O => \Dout[20]_i_2_n_0\
    );
\Dout[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFEE"
    )
        port map (
      I0 => \Dout[21]_i_2_n_0\,
      I1 => tmp(7),
      I2 => tmp(6),
      I3 => tmp(5),
      I4 => \Dout[23]_i_2_n_0\,
      O => \Dout[21]_i_1_n_0\
    );
\Dout[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F2"
    )
        port map (
      I0 => tmp(1),
      I1 => tmp(2),
      I2 => tmp(3),
      I3 => tmp(4),
      I4 => tmp(6),
      O => \Dout[21]_i_2_n_0\
    );
\Dout[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCCCCCFE"
    )
        port map (
      I0 => tmp(2),
      I1 => \Dout[22]_i_2_n_0\,
      I2 => tmp(3),
      I3 => tmp(4),
      I4 => tmp(5),
      I5 => \Dout[23]_i_2_n_0\,
      O => \Dout[22]_i_1_n_0\
    );
\Dout[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp(6),
      I1 => tmp(7),
      O => \Dout[22]_i_2_n_0\
    );
\Dout[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp(5),
      I1 => tmp(4),
      I2 => tmp(6),
      I3 => tmp(7),
      I4 => \Dout[23]_i_2_n_0\,
      O => \Dout[23]_i_1_n_0\
    );
\Dout[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \Dout[23]_i_3_n_0\,
      I1 => tmp(13),
      I2 => tmp(14),
      I3 => tmp(16),
      I4 => tmp(15),
      O => \Dout[23]_i_2_n_0\
    );
\Dout[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => tmp(12),
      I1 => tmp(11),
      I2 => tmp(8),
      I3 => tmp(9),
      I4 => tmp(10),
      O => \Dout[23]_i_3_n_0\
    );
\Dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout[20]_i_1_n_0\,
      Q => Dout(0),
      R => SR(0)
    );
\Dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout[21]_i_1_n_0\,
      Q => Dout(1),
      R => SR(0)
    );
\Dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout[22]_i_1_n_0\,
      Q => Dout(2),
      R => SR(0)
    );
\Dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \Dout[23]_i_1_n_0\,
      Q => Dout(3),
      R => SR(0)
    );
\abs_x[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => abs_x1(10),
      I1 => tmp_x(10),
      I2 => tmp_x(14),
      O => \abs_x[10]_i_1_n_0\
    );
\abs_x[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => abs_x1(11),
      I1 => tmp_x(14),
      O => \abs_x[11]_i_1_n_0\
    );
\abs_x[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => abs_x1(12),
      I1 => tmp_x(14),
      O => \abs_x[12]_i_1_n_0\
    );
\abs_x[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_x(14),
      O => \abs_x[12]_i_3_n_0\
    );
\abs_x[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_x(14),
      O => \abs_x[12]_i_4_n_0\
    );
\abs_x[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_x(10),
      O => \abs_x[12]_i_5_n_0\
    );
\abs_x[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_x(9),
      O => \abs_x[12]_i_6_n_0\
    );
\abs_x[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => abs_x1(13),
      I1 => tmp_x(14),
      O => \abs_x[13]_i_1_n_0\
    );
\abs_x[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => abs_x1(14),
      I1 => tmp_x(14),
      O => \abs_x[14]_i_1_n_0\
    );
\abs_x[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => abs_x1(15),
      I1 => tmp_x(14),
      O => \abs_x[15]_i_1_n_0\
    );
\abs_x[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_x(14),
      O => \abs_x[15]_i_3_n_0\
    );
\abs_x[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_x(14),
      O => \abs_x[15]_i_4_n_0\
    );
\abs_x[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_x(14),
      O => \abs_x[15]_i_5_n_0\
    );
\abs_x[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => abs_x1(1),
      I1 => tmp_x(1),
      I2 => tmp_x(14),
      O => \abs_x[1]_i_1_n_0\
    );
\abs_x[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => abs_x1(2),
      I1 => tmp_x(2),
      I2 => tmp_x(14),
      O => \abs_x[2]_i_1_n_0\
    );
\abs_x[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => abs_x1(3),
      I1 => tmp_x(3),
      I2 => tmp_x(14),
      O => \abs_x[3]_i_1_n_0\
    );
\abs_x[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => abs_x1(4),
      I1 => tmp_x(4),
      I2 => tmp_x(14),
      O => \abs_x[4]_i_1_n_0\
    );
\abs_x[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_x(0),
      O => \abs_x[4]_i_3_n_0\
    );
\abs_x[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_x(4),
      O => \abs_x[4]_i_4_n_0\
    );
\abs_x[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_x(3),
      O => \abs_x[4]_i_5_n_0\
    );
\abs_x[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_x(2),
      O => \abs_x[4]_i_6_n_0\
    );
\abs_x[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_x(1),
      O => \abs_x[4]_i_7_n_0\
    );
\abs_x[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => abs_x1(5),
      I1 => tmp_x(5),
      I2 => tmp_x(14),
      O => \abs_x[5]_i_1_n_0\
    );
\abs_x[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => abs_x1(6),
      I1 => tmp_x(6),
      I2 => tmp_x(14),
      O => \abs_x[6]_i_1_n_0\
    );
\abs_x[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => abs_x1(7),
      I1 => tmp_x(7),
      I2 => tmp_x(14),
      O => \abs_x[7]_i_1_n_0\
    );
\abs_x[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => abs_x1(8),
      I1 => tmp_x(8),
      I2 => tmp_x(14),
      O => \abs_x[8]_i_1_n_0\
    );
\abs_x[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_x(8),
      O => \abs_x[8]_i_3_n_0\
    );
\abs_x[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_x(7),
      O => \abs_x[8]_i_4_n_0\
    );
\abs_x[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_x(6),
      O => \abs_x[8]_i_5_n_0\
    );
\abs_x[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_x(5),
      O => \abs_x[8]_i_6_n_0\
    );
\abs_x[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => abs_x1(9),
      I1 => tmp_x(9),
      I2 => tmp_x(14),
      O => \abs_x[9]_i_1_n_0\
    );
\abs_x_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => tmp_x(0),
      Q => abs_x(0),
      R => SR(0)
    );
\abs_x_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \abs_x[10]_i_1_n_0\,
      Q => abs_x(10),
      R => SR(0)
    );
\abs_x_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \abs_x[11]_i_1_n_0\,
      Q => abs_x(11),
      R => SR(0)
    );
\abs_x_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \abs_x[12]_i_1_n_0\,
      Q => abs_x(12),
      R => SR(0)
    );
\abs_x_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \abs_x_reg[8]_i_2_n_0\,
      CO(3) => \abs_x_reg[12]_i_2_n_0\,
      CO(2) => \abs_x_reg[12]_i_2_n_1\,
      CO(1) => \abs_x_reg[12]_i_2_n_2\,
      CO(0) => \abs_x_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => abs_x1(12 downto 9),
      S(3) => \abs_x[12]_i_3_n_0\,
      S(2) => \abs_x[12]_i_4_n_0\,
      S(1) => \abs_x[12]_i_5_n_0\,
      S(0) => \abs_x[12]_i_6_n_0\
    );
\abs_x_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \abs_x[13]_i_1_n_0\,
      Q => abs_x(13),
      R => SR(0)
    );
\abs_x_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \abs_x[14]_i_1_n_0\,
      Q => abs_x(14),
      R => SR(0)
    );
\abs_x_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \abs_x[15]_i_1_n_0\,
      Q => abs_x(15),
      R => SR(0)
    );
\abs_x_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \abs_x_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_abs_x_reg[15]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \abs_x_reg[15]_i_2_n_2\,
      CO(0) => \abs_x_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_abs_x_reg[15]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => abs_x1(15 downto 13),
      S(3) => '0',
      S(2) => \abs_x[15]_i_3_n_0\,
      S(1) => \abs_x[15]_i_4_n_0\,
      S(0) => \abs_x[15]_i_5_n_0\
    );
\abs_x_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \abs_x[1]_i_1_n_0\,
      Q => abs_x(1),
      R => SR(0)
    );
\abs_x_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \abs_x[2]_i_1_n_0\,
      Q => abs_x(2),
      R => SR(0)
    );
\abs_x_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \abs_x[3]_i_1_n_0\,
      Q => abs_x(3),
      R => SR(0)
    );
\abs_x_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \abs_x[4]_i_1_n_0\,
      Q => abs_x(4),
      R => SR(0)
    );
\abs_x_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \abs_x_reg[4]_i_2_n_0\,
      CO(2) => \abs_x_reg[4]_i_2_n_1\,
      CO(1) => \abs_x_reg[4]_i_2_n_2\,
      CO(0) => \abs_x_reg[4]_i_2_n_3\,
      CYINIT => \abs_x[4]_i_3_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => abs_x1(4 downto 1),
      S(3) => \abs_x[4]_i_4_n_0\,
      S(2) => \abs_x[4]_i_5_n_0\,
      S(1) => \abs_x[4]_i_6_n_0\,
      S(0) => \abs_x[4]_i_7_n_0\
    );
\abs_x_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \abs_x[5]_i_1_n_0\,
      Q => abs_x(5),
      R => SR(0)
    );
\abs_x_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \abs_x[6]_i_1_n_0\,
      Q => abs_x(6),
      R => SR(0)
    );
\abs_x_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \abs_x[7]_i_1_n_0\,
      Q => abs_x(7),
      R => SR(0)
    );
\abs_x_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \abs_x[8]_i_1_n_0\,
      Q => abs_x(8),
      R => SR(0)
    );
\abs_x_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \abs_x_reg[4]_i_2_n_0\,
      CO(3) => \abs_x_reg[8]_i_2_n_0\,
      CO(2) => \abs_x_reg[8]_i_2_n_1\,
      CO(1) => \abs_x_reg[8]_i_2_n_2\,
      CO(0) => \abs_x_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => abs_x1(8 downto 5),
      S(3) => \abs_x[8]_i_3_n_0\,
      S(2) => \abs_x[8]_i_4_n_0\,
      S(1) => \abs_x[8]_i_5_n_0\,
      S(0) => \abs_x[8]_i_6_n_0\
    );
\abs_x_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \abs_x[9]_i_1_n_0\,
      Q => abs_x(9),
      R => SR(0)
    );
\abs_y[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => abs_y1(10),
      I1 => tmp_y(10),
      I2 => tmp_y(14),
      O => \abs_y[10]_i_1_n_0\
    );
\abs_y[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => abs_y1(11),
      I1 => tmp_y(14),
      O => \abs_y[11]_i_1_n_0\
    );
\abs_y[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => abs_y1(12),
      I1 => tmp_y(14),
      O => \abs_y[12]_i_1_n_0\
    );
\abs_y[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_y(14),
      O => \abs_y[12]_i_3_n_0\
    );
\abs_y[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_y(14),
      O => \abs_y[12]_i_4_n_0\
    );
\abs_y[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_y(10),
      O => \abs_y[12]_i_5_n_0\
    );
\abs_y[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_y(9),
      O => \abs_y[12]_i_6_n_0\
    );
\abs_y[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => abs_y1(13),
      I1 => tmp_y(14),
      O => \abs_y[13]_i_1_n_0\
    );
\abs_y[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => abs_y1(14),
      I1 => tmp_y(14),
      O => \abs_y[14]_i_1_n_0\
    );
\abs_y[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => abs_y1(15),
      I1 => tmp_y(14),
      O => \abs_y[15]_i_1_n_0\
    );
\abs_y[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_y(14),
      O => \abs_y[15]_i_3_n_0\
    );
\abs_y[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_y(14),
      O => \abs_y[15]_i_4_n_0\
    );
\abs_y[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_y(14),
      O => \abs_y[15]_i_5_n_0\
    );
\abs_y[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => abs_y1(1),
      I1 => tmp_y(1),
      I2 => tmp_y(14),
      O => \abs_y[1]_i_1_n_0\
    );
\abs_y[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => abs_y1(2),
      I1 => tmp_y(2),
      I2 => tmp_y(14),
      O => \abs_y[2]_i_1_n_0\
    );
\abs_y[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => abs_y1(3),
      I1 => tmp_y(3),
      I2 => tmp_y(14),
      O => \abs_y[3]_i_1_n_0\
    );
\abs_y[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => abs_y1(4),
      I1 => tmp_y(4),
      I2 => tmp_y(14),
      O => \abs_y[4]_i_1_n_0\
    );
\abs_y[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_y(0),
      O => \abs_y[4]_i_3_n_0\
    );
\abs_y[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_y(4),
      O => \abs_y[4]_i_4_n_0\
    );
\abs_y[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_y(3),
      O => \abs_y[4]_i_5_n_0\
    );
\abs_y[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_y(2),
      O => \abs_y[4]_i_6_n_0\
    );
\abs_y[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_y(1),
      O => \abs_y[4]_i_7_n_0\
    );
\abs_y[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => abs_y1(5),
      I1 => tmp_y(5),
      I2 => tmp_y(14),
      O => \abs_y[5]_i_1_n_0\
    );
\abs_y[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => abs_y1(6),
      I1 => tmp_y(6),
      I2 => tmp_y(14),
      O => \abs_y[6]_i_1_n_0\
    );
\abs_y[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => abs_y1(7),
      I1 => tmp_y(7),
      I2 => tmp_y(14),
      O => \abs_y[7]_i_1_n_0\
    );
\abs_y[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => abs_y1(8),
      I1 => tmp_y(8),
      I2 => tmp_y(14),
      O => \abs_y[8]_i_1_n_0\
    );
\abs_y[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_y(8),
      O => \abs_y[8]_i_3_n_0\
    );
\abs_y[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_y(7),
      O => \abs_y[8]_i_4_n_0\
    );
\abs_y[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_y(6),
      O => \abs_y[8]_i_5_n_0\
    );
\abs_y[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_y(5),
      O => \abs_y[8]_i_6_n_0\
    );
\abs_y[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => abs_y1(9),
      I1 => tmp_y(9),
      I2 => tmp_y(14),
      O => \abs_y[9]_i_1_n_0\
    );
\abs_y_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => tmp_y(0),
      Q => abs_y(0),
      R => SR(0)
    );
\abs_y_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \abs_y[10]_i_1_n_0\,
      Q => abs_y(10),
      R => SR(0)
    );
\abs_y_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \abs_y[11]_i_1_n_0\,
      Q => abs_y(11),
      R => SR(0)
    );
\abs_y_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \abs_y[12]_i_1_n_0\,
      Q => abs_y(12),
      R => SR(0)
    );
\abs_y_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \abs_y_reg[8]_i_2_n_0\,
      CO(3) => \abs_y_reg[12]_i_2_n_0\,
      CO(2) => \abs_y_reg[12]_i_2_n_1\,
      CO(1) => \abs_y_reg[12]_i_2_n_2\,
      CO(0) => \abs_y_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => abs_y1(12 downto 9),
      S(3) => \abs_y[12]_i_3_n_0\,
      S(2) => \abs_y[12]_i_4_n_0\,
      S(1) => \abs_y[12]_i_5_n_0\,
      S(0) => \abs_y[12]_i_6_n_0\
    );
\abs_y_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \abs_y[13]_i_1_n_0\,
      Q => abs_y(13),
      R => SR(0)
    );
\abs_y_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \abs_y[14]_i_1_n_0\,
      Q => abs_y(14),
      R => SR(0)
    );
\abs_y_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \abs_y[15]_i_1_n_0\,
      Q => abs_y(15),
      R => SR(0)
    );
\abs_y_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \abs_y_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_abs_y_reg[15]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \abs_y_reg[15]_i_2_n_2\,
      CO(0) => \abs_y_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_abs_y_reg[15]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => abs_y1(15 downto 13),
      S(3) => '0',
      S(2) => \abs_y[15]_i_3_n_0\,
      S(1) => \abs_y[15]_i_4_n_0\,
      S(0) => \abs_y[15]_i_5_n_0\
    );
\abs_y_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \abs_y[1]_i_1_n_0\,
      Q => abs_y(1),
      R => SR(0)
    );
\abs_y_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \abs_y[2]_i_1_n_0\,
      Q => abs_y(2),
      R => SR(0)
    );
\abs_y_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \abs_y[3]_i_1_n_0\,
      Q => abs_y(3),
      R => SR(0)
    );
\abs_y_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \abs_y[4]_i_1_n_0\,
      Q => abs_y(4),
      R => SR(0)
    );
\abs_y_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \abs_y_reg[4]_i_2_n_0\,
      CO(2) => \abs_y_reg[4]_i_2_n_1\,
      CO(1) => \abs_y_reg[4]_i_2_n_2\,
      CO(0) => \abs_y_reg[4]_i_2_n_3\,
      CYINIT => \abs_y[4]_i_3_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => abs_y1(4 downto 1),
      S(3) => \abs_y[4]_i_4_n_0\,
      S(2) => \abs_y[4]_i_5_n_0\,
      S(1) => \abs_y[4]_i_6_n_0\,
      S(0) => \abs_y[4]_i_7_n_0\
    );
\abs_y_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \abs_y[5]_i_1_n_0\,
      Q => abs_y(5),
      R => SR(0)
    );
\abs_y_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \abs_y[6]_i_1_n_0\,
      Q => abs_y(6),
      R => SR(0)
    );
\abs_y_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \abs_y[7]_i_1_n_0\,
      Q => abs_y(7),
      R => SR(0)
    );
\abs_y_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \abs_y[8]_i_1_n_0\,
      Q => abs_y(8),
      R => SR(0)
    );
\abs_y_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \abs_y_reg[4]_i_2_n_0\,
      CO(3) => \abs_y_reg[8]_i_2_n_0\,
      CO(2) => \abs_y_reg[8]_i_2_n_1\,
      CO(1) => \abs_y_reg[8]_i_2_n_2\,
      CO(0) => \abs_y_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => abs_y1(8 downto 5),
      S(3) => \abs_y[8]_i_3_n_0\,
      S(2) => \abs_y[8]_i_4_n_0\,
      S(1) => \abs_y[8]_i_5_n_0\,
      S(0) => \abs_y[8]_i_6_n_0\
    );
\abs_y_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \abs_y[9]_i_1_n_0\,
      Q => abs_y(9),
      R => SR(0)
    );
\gray00[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \D00IN_reg[23]\(9),
      I1 => \D00IN_reg[23]\(2),
      I2 => \D00IN_reg[23]\(15),
      O => \gray00[3]_i_2_n_0\
    );
\gray00[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \D00IN_reg[23]\(8),
      I1 => \D00IN_reg[23]\(1),
      I2 => \D00IN_reg[23]\(14),
      O => \gray00[3]_i_3_n_0\
    );
\gray00[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \D00IN_reg[23]\(7),
      I1 => \D00IN_reg[23]\(0),
      I2 => \D00IN_reg[23]\(13),
      O => \gray00[3]_i_4_n_0\
    );
\gray00[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \D00IN_reg[23]\(10),
      I1 => \D00IN_reg[23]\(3),
      I2 => \D00IN_reg[23]\(16),
      I3 => \gray00[3]_i_2_n_0\,
      O => \gray00[3]_i_5_n_0\
    );
\gray00[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \D00IN_reg[23]\(9),
      I1 => \D00IN_reg[23]\(2),
      I2 => \D00IN_reg[23]\(15),
      I3 => \gray00[3]_i_3_n_0\,
      O => \gray00[3]_i_6_n_0\
    );
\gray00[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \D00IN_reg[23]\(8),
      I1 => \D00IN_reg[23]\(1),
      I2 => \D00IN_reg[23]\(14),
      I3 => \gray00[3]_i_4_n_0\,
      O => \gray00[3]_i_7_n_0\
    );
\gray00[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \D00IN_reg[23]\(7),
      I1 => \D00IN_reg[23]\(0),
      I2 => \D00IN_reg[23]\(13),
      O => \gray00[3]_i_8_n_0\
    );
\gray00[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \D00IN_reg[23]\(11),
      I1 => \D00IN_reg[23]\(4),
      I2 => \D00IN_reg[23]\(17),
      O => \gray00[7]_i_2_n_0\
    );
\gray00[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \D00IN_reg[23]\(10),
      I1 => \D00IN_reg[23]\(3),
      I2 => \D00IN_reg[23]\(16),
      O => \gray00[7]_i_3_n_0\
    );
\gray00[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \D00IN_reg[23]\(18),
      I1 => \D00IN_reg[23]\(5),
      I2 => \D00IN_reg[23]\(12),
      I3 => \D00IN_reg[23]\(6),
      O => \gray00[7]_i_4_n_0\
    );
\gray00[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \gray00[7]_i_2_n_0\,
      I1 => \D00IN_reg[23]\(5),
      I2 => \D00IN_reg[23]\(12),
      I3 => \D00IN_reg[23]\(18),
      O => \gray00[7]_i_5_n_0\
    );
\gray00[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \D00IN_reg[23]\(11),
      I1 => \D00IN_reg[23]\(4),
      I2 => \D00IN_reg[23]\(17),
      I3 => \gray00[7]_i_3_n_0\,
      O => \gray00[7]_i_6_n_0\
    );
\gray00_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray00_reg[3]_i_1_n_7\,
      Q => gray00(0),
      R => SR(0)
    );
\gray00_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray00_reg[3]_i_1_n_6\,
      Q => gray00(1),
      R => SR(0)
    );
\gray00_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray00_reg[3]_i_1_n_5\,
      Q => gray00(2),
      R => SR(0)
    );
\gray00_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray00_reg[3]_i_1_n_4\,
      Q => gray00(3),
      R => SR(0)
    );
\gray00_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gray00_reg[3]_i_1_n_0\,
      CO(2) => \gray00_reg[3]_i_1_n_1\,
      CO(1) => \gray00_reg[3]_i_1_n_2\,
      CO(0) => \gray00_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gray00[3]_i_2_n_0\,
      DI(2) => \gray00[3]_i_3_n_0\,
      DI(1) => \gray00[3]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \gray00_reg[3]_i_1_n_4\,
      O(2) => \gray00_reg[3]_i_1_n_5\,
      O(1) => \gray00_reg[3]_i_1_n_6\,
      O(0) => \gray00_reg[3]_i_1_n_7\,
      S(3) => \gray00[3]_i_5_n_0\,
      S(2) => \gray00[3]_i_6_n_0\,
      S(1) => \gray00[3]_i_7_n_0\,
      S(0) => \gray00[3]_i_8_n_0\
    );
\gray00_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray00_reg[7]_i_1_n_7\,
      Q => gray00(4),
      R => SR(0)
    );
\gray00_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray00_reg[7]_i_1_n_6\,
      Q => gray00(5),
      R => SR(0)
    );
\gray00_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray00_reg[7]_i_1_n_5\,
      Q => gray00(6),
      R => SR(0)
    );
\gray00_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray00_reg[7]_i_1_n_0\,
      Q => gray00(7),
      R => SR(0)
    );
\gray00_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gray00_reg[3]_i_1_n_0\,
      CO(3) => \gray00_reg[7]_i_1_n_0\,
      CO(2) => \NLW_gray00_reg[7]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \gray00_reg[7]_i_1_n_2\,
      CO(0) => \gray00_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \D00IN_reg[23]\(6),
      DI(1) => \gray00[7]_i_2_n_0\,
      DI(0) => \gray00[7]_i_3_n_0\,
      O(3) => \NLW_gray00_reg[7]_i_1_O_UNCONNECTED\(3),
      O(2) => \gray00_reg[7]_i_1_n_5\,
      O(1) => \gray00_reg[7]_i_1_n_6\,
      O(0) => \gray00_reg[7]_i_1_n_7\,
      S(3) => '1',
      S(2) => \gray00[7]_i_4_n_0\,
      S(1) => \gray00[7]_i_5_n_0\,
      S(0) => \gray00[7]_i_6_n_0\
    );
\gray01[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \D01IN_reg[23]\(9),
      I1 => \D01IN_reg[23]\(2),
      I2 => \D01IN_reg[23]\(15),
      O => \gray01[3]_i_2_n_0\
    );
\gray01[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \D01IN_reg[23]\(8),
      I1 => \D01IN_reg[23]\(1),
      I2 => \D01IN_reg[23]\(14),
      O => \gray01[3]_i_3_n_0\
    );
\gray01[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \D01IN_reg[23]\(7),
      I1 => \D01IN_reg[23]\(0),
      I2 => \D01IN_reg[23]\(13),
      O => \gray01[3]_i_4_n_0\
    );
\gray01[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \D01IN_reg[23]\(10),
      I1 => \D01IN_reg[23]\(3),
      I2 => \D01IN_reg[23]\(16),
      I3 => \gray01[3]_i_2_n_0\,
      O => \gray01[3]_i_5_n_0\
    );
\gray01[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \D01IN_reg[23]\(9),
      I1 => \D01IN_reg[23]\(2),
      I2 => \D01IN_reg[23]\(15),
      I3 => \gray01[3]_i_3_n_0\,
      O => \gray01[3]_i_6_n_0\
    );
\gray01[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \D01IN_reg[23]\(8),
      I1 => \D01IN_reg[23]\(1),
      I2 => \D01IN_reg[23]\(14),
      I3 => \gray01[3]_i_4_n_0\,
      O => \gray01[3]_i_7_n_0\
    );
\gray01[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \D01IN_reg[23]\(7),
      I1 => \D01IN_reg[23]\(0),
      I2 => \D01IN_reg[23]\(13),
      O => \gray01[3]_i_8_n_0\
    );
\gray01[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \D01IN_reg[23]\(11),
      I1 => \D01IN_reg[23]\(4),
      I2 => \D01IN_reg[23]\(17),
      O => \gray01[7]_i_2_n_0\
    );
\gray01[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \D01IN_reg[23]\(10),
      I1 => \D01IN_reg[23]\(3),
      I2 => \D01IN_reg[23]\(16),
      O => \gray01[7]_i_3_n_0\
    );
\gray01[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \D01IN_reg[23]\(18),
      I1 => \D01IN_reg[23]\(5),
      I2 => \D01IN_reg[23]\(12),
      I3 => \D01IN_reg[23]\(6),
      O => \gray01[7]_i_4_n_0\
    );
\gray01[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \gray01[7]_i_2_n_0\,
      I1 => \D01IN_reg[23]\(5),
      I2 => \D01IN_reg[23]\(12),
      I3 => \D01IN_reg[23]\(18),
      O => \gray01[7]_i_5_n_0\
    );
\gray01[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \D01IN_reg[23]\(11),
      I1 => \D01IN_reg[23]\(4),
      I2 => \D01IN_reg[23]\(17),
      I3 => \gray01[7]_i_3_n_0\,
      O => \gray01[7]_i_6_n_0\
    );
\gray01_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray01_reg[3]_i_1_n_7\,
      Q => gray01(0),
      R => SR(0)
    );
\gray01_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray01_reg[3]_i_1_n_6\,
      Q => gray01(1),
      R => SR(0)
    );
\gray01_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray01_reg[3]_i_1_n_5\,
      Q => gray01(2),
      R => SR(0)
    );
\gray01_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray01_reg[3]_i_1_n_4\,
      Q => gray01(3),
      R => SR(0)
    );
\gray01_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gray01_reg[3]_i_1_n_0\,
      CO(2) => \gray01_reg[3]_i_1_n_1\,
      CO(1) => \gray01_reg[3]_i_1_n_2\,
      CO(0) => \gray01_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gray01[3]_i_2_n_0\,
      DI(2) => \gray01[3]_i_3_n_0\,
      DI(1) => \gray01[3]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \gray01_reg[3]_i_1_n_4\,
      O(2) => \gray01_reg[3]_i_1_n_5\,
      O(1) => \gray01_reg[3]_i_1_n_6\,
      O(0) => \gray01_reg[3]_i_1_n_7\,
      S(3) => \gray01[3]_i_5_n_0\,
      S(2) => \gray01[3]_i_6_n_0\,
      S(1) => \gray01[3]_i_7_n_0\,
      S(0) => \gray01[3]_i_8_n_0\
    );
\gray01_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray01_reg[7]_i_1_n_7\,
      Q => gray01(4),
      R => SR(0)
    );
\gray01_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray01_reg[7]_i_1_n_6\,
      Q => gray01(5),
      R => SR(0)
    );
\gray01_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray01_reg[7]_i_1_n_5\,
      Q => gray01(6),
      R => SR(0)
    );
\gray01_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray01_reg[7]_i_1_n_0\,
      Q => gray01(7),
      R => SR(0)
    );
\gray01_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gray01_reg[3]_i_1_n_0\,
      CO(3) => \gray01_reg[7]_i_1_n_0\,
      CO(2) => \NLW_gray01_reg[7]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \gray01_reg[7]_i_1_n_2\,
      CO(0) => \gray01_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \D01IN_reg[23]\(6),
      DI(1) => \gray01[7]_i_2_n_0\,
      DI(0) => \gray01[7]_i_3_n_0\,
      O(3) => \NLW_gray01_reg[7]_i_1_O_UNCONNECTED\(3),
      O(2) => \gray01_reg[7]_i_1_n_5\,
      O(1) => \gray01_reg[7]_i_1_n_6\,
      O(0) => \gray01_reg[7]_i_1_n_7\,
      S(3) => '1',
      S(2) => \gray01[7]_i_4_n_0\,
      S(1) => \gray01[7]_i_5_n_0\,
      S(0) => \gray01[7]_i_6_n_0\
    );
\gray02[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \D02IN_reg[23]\(9),
      I1 => \D02IN_reg[23]\(2),
      I2 => \D02IN_reg[23]\(15),
      O => \gray02[3]_i_2_n_0\
    );
\gray02[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \D02IN_reg[23]\(8),
      I1 => \D02IN_reg[23]\(1),
      I2 => \D02IN_reg[23]\(14),
      O => \gray02[3]_i_3_n_0\
    );
\gray02[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \D02IN_reg[23]\(7),
      I1 => \D02IN_reg[23]\(0),
      I2 => \D02IN_reg[23]\(13),
      O => \gray02[3]_i_4_n_0\
    );
\gray02[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \D02IN_reg[23]\(10),
      I1 => \D02IN_reg[23]\(3),
      I2 => \D02IN_reg[23]\(16),
      I3 => \gray02[3]_i_2_n_0\,
      O => \gray02[3]_i_5_n_0\
    );
\gray02[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \D02IN_reg[23]\(9),
      I1 => \D02IN_reg[23]\(2),
      I2 => \D02IN_reg[23]\(15),
      I3 => \gray02[3]_i_3_n_0\,
      O => \gray02[3]_i_6_n_0\
    );
\gray02[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \D02IN_reg[23]\(8),
      I1 => \D02IN_reg[23]\(1),
      I2 => \D02IN_reg[23]\(14),
      I3 => \gray02[3]_i_4_n_0\,
      O => \gray02[3]_i_7_n_0\
    );
\gray02[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \D02IN_reg[23]\(7),
      I1 => \D02IN_reg[23]\(0),
      I2 => \D02IN_reg[23]\(13),
      O => \gray02[3]_i_8_n_0\
    );
\gray02[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \D02IN_reg[23]\(11),
      I1 => \D02IN_reg[23]\(4),
      I2 => \D02IN_reg[23]\(17),
      O => \gray02[7]_i_2_n_0\
    );
\gray02[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \D02IN_reg[23]\(10),
      I1 => \D02IN_reg[23]\(3),
      I2 => \D02IN_reg[23]\(16),
      O => \gray02[7]_i_3_n_0\
    );
\gray02[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \D02IN_reg[23]\(18),
      I1 => \D02IN_reg[23]\(5),
      I2 => \D02IN_reg[23]\(12),
      I3 => \D02IN_reg[23]\(6),
      O => \gray02[7]_i_4_n_0\
    );
\gray02[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \gray02[7]_i_2_n_0\,
      I1 => \D02IN_reg[23]\(5),
      I2 => \D02IN_reg[23]\(12),
      I3 => \D02IN_reg[23]\(18),
      O => \gray02[7]_i_5_n_0\
    );
\gray02[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \D02IN_reg[23]\(11),
      I1 => \D02IN_reg[23]\(4),
      I2 => \D02IN_reg[23]\(17),
      I3 => \gray02[7]_i_3_n_0\,
      O => \gray02[7]_i_6_n_0\
    );
\gray02_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray02_reg[3]_i_1_n_7\,
      Q => gray02(0),
      R => SR(0)
    );
\gray02_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray02_reg[3]_i_1_n_6\,
      Q => gray02(1),
      R => SR(0)
    );
\gray02_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray02_reg[3]_i_1_n_5\,
      Q => gray02(2),
      R => SR(0)
    );
\gray02_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray02_reg[3]_i_1_n_4\,
      Q => gray02(3),
      R => SR(0)
    );
\gray02_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gray02_reg[3]_i_1_n_0\,
      CO(2) => \gray02_reg[3]_i_1_n_1\,
      CO(1) => \gray02_reg[3]_i_1_n_2\,
      CO(0) => \gray02_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gray02[3]_i_2_n_0\,
      DI(2) => \gray02[3]_i_3_n_0\,
      DI(1) => \gray02[3]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \gray02_reg[3]_i_1_n_4\,
      O(2) => \gray02_reg[3]_i_1_n_5\,
      O(1) => \gray02_reg[3]_i_1_n_6\,
      O(0) => \gray02_reg[3]_i_1_n_7\,
      S(3) => \gray02[3]_i_5_n_0\,
      S(2) => \gray02[3]_i_6_n_0\,
      S(1) => \gray02[3]_i_7_n_0\,
      S(0) => \gray02[3]_i_8_n_0\
    );
\gray02_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray02_reg[7]_i_1_n_7\,
      Q => gray02(4),
      R => SR(0)
    );
\gray02_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray02_reg[7]_i_1_n_6\,
      Q => gray02(5),
      R => SR(0)
    );
\gray02_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray02_reg[7]_i_1_n_5\,
      Q => gray02(6),
      R => SR(0)
    );
\gray02_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray02_reg[7]_i_1_n_0\,
      Q => gray02(7),
      R => SR(0)
    );
\gray02_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gray02_reg[3]_i_1_n_0\,
      CO(3) => \gray02_reg[7]_i_1_n_0\,
      CO(2) => \NLW_gray02_reg[7]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \gray02_reg[7]_i_1_n_2\,
      CO(0) => \gray02_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \D02IN_reg[23]\(6),
      DI(1) => \gray02[7]_i_2_n_0\,
      DI(0) => \gray02[7]_i_3_n_0\,
      O(3) => \NLW_gray02_reg[7]_i_1_O_UNCONNECTED\(3),
      O(2) => \gray02_reg[7]_i_1_n_5\,
      O(1) => \gray02_reg[7]_i_1_n_6\,
      O(0) => \gray02_reg[7]_i_1_n_7\,
      S(3) => '1',
      S(2) => \gray02[7]_i_4_n_0\,
      S(1) => \gray02[7]_i_5_n_0\,
      S(0) => \gray02[7]_i_6_n_0\
    );
\gray10[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \D10IN_reg[23]\(9),
      I1 => \D10IN_reg[23]\(2),
      I2 => \D10IN_reg[23]\(15),
      O => \gray10[3]_i_2_n_0\
    );
\gray10[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \D10IN_reg[23]\(8),
      I1 => \D10IN_reg[23]\(1),
      I2 => \D10IN_reg[23]\(14),
      O => \gray10[3]_i_3_n_0\
    );
\gray10[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \D10IN_reg[23]\(7),
      I1 => \D10IN_reg[23]\(0),
      I2 => \D10IN_reg[23]\(13),
      O => \gray10[3]_i_4_n_0\
    );
\gray10[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \D10IN_reg[23]\(10),
      I1 => \D10IN_reg[23]\(3),
      I2 => \D10IN_reg[23]\(16),
      I3 => \gray10[3]_i_2_n_0\,
      O => \gray10[3]_i_5_n_0\
    );
\gray10[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \D10IN_reg[23]\(9),
      I1 => \D10IN_reg[23]\(2),
      I2 => \D10IN_reg[23]\(15),
      I3 => \gray10[3]_i_3_n_0\,
      O => \gray10[3]_i_6_n_0\
    );
\gray10[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \D10IN_reg[23]\(8),
      I1 => \D10IN_reg[23]\(1),
      I2 => \D10IN_reg[23]\(14),
      I3 => \gray10[3]_i_4_n_0\,
      O => \gray10[3]_i_7_n_0\
    );
\gray10[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \D10IN_reg[23]\(7),
      I1 => \D10IN_reg[23]\(0),
      I2 => \D10IN_reg[23]\(13),
      O => \gray10[3]_i_8_n_0\
    );
\gray10[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \D10IN_reg[23]\(11),
      I1 => \D10IN_reg[23]\(4),
      I2 => \D10IN_reg[23]\(17),
      O => \gray10[7]_i_2_n_0\
    );
\gray10[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \D10IN_reg[23]\(10),
      I1 => \D10IN_reg[23]\(3),
      I2 => \D10IN_reg[23]\(16),
      O => \gray10[7]_i_3_n_0\
    );
\gray10[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \D10IN_reg[23]\(18),
      I1 => \D10IN_reg[23]\(5),
      I2 => \D10IN_reg[23]\(12),
      I3 => \D10IN_reg[23]\(6),
      O => \gray10[7]_i_4_n_0\
    );
\gray10[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \gray10[7]_i_2_n_0\,
      I1 => \D10IN_reg[23]\(5),
      I2 => \D10IN_reg[23]\(12),
      I3 => \D10IN_reg[23]\(18),
      O => \gray10[7]_i_5_n_0\
    );
\gray10[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \D10IN_reg[23]\(11),
      I1 => \D10IN_reg[23]\(4),
      I2 => \D10IN_reg[23]\(17),
      I3 => \gray10[7]_i_3_n_0\,
      O => \gray10[7]_i_6_n_0\
    );
\gray10_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray10_reg[3]_i_1_n_7\,
      Q => gray10(0),
      R => SR(0)
    );
\gray10_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray10_reg[3]_i_1_n_6\,
      Q => gray10(1),
      R => SR(0)
    );
\gray10_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray10_reg[3]_i_1_n_5\,
      Q => gray10(2),
      R => SR(0)
    );
\gray10_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray10_reg[3]_i_1_n_4\,
      Q => gray10(3),
      R => SR(0)
    );
\gray10_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gray10_reg[3]_i_1_n_0\,
      CO(2) => \gray10_reg[3]_i_1_n_1\,
      CO(1) => \gray10_reg[3]_i_1_n_2\,
      CO(0) => \gray10_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gray10[3]_i_2_n_0\,
      DI(2) => \gray10[3]_i_3_n_0\,
      DI(1) => \gray10[3]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \gray10_reg[3]_i_1_n_4\,
      O(2) => \gray10_reg[3]_i_1_n_5\,
      O(1) => \gray10_reg[3]_i_1_n_6\,
      O(0) => \gray10_reg[3]_i_1_n_7\,
      S(3) => \gray10[3]_i_5_n_0\,
      S(2) => \gray10[3]_i_6_n_0\,
      S(1) => \gray10[3]_i_7_n_0\,
      S(0) => \gray10[3]_i_8_n_0\
    );
\gray10_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray10_reg[7]_i_1_n_7\,
      Q => gray10(4),
      R => SR(0)
    );
\gray10_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray10_reg[7]_i_1_n_6\,
      Q => gray10(5),
      R => SR(0)
    );
\gray10_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray10_reg[7]_i_1_n_5\,
      Q => gray10(6),
      R => SR(0)
    );
\gray10_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray10_reg[7]_i_1_n_0\,
      Q => gray10(7),
      R => SR(0)
    );
\gray10_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gray10_reg[3]_i_1_n_0\,
      CO(3) => \gray10_reg[7]_i_1_n_0\,
      CO(2) => \NLW_gray10_reg[7]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \gray10_reg[7]_i_1_n_2\,
      CO(0) => \gray10_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \D10IN_reg[23]\(6),
      DI(1) => \gray10[7]_i_2_n_0\,
      DI(0) => \gray10[7]_i_3_n_0\,
      O(3) => \NLW_gray10_reg[7]_i_1_O_UNCONNECTED\(3),
      O(2) => \gray10_reg[7]_i_1_n_5\,
      O(1) => \gray10_reg[7]_i_1_n_6\,
      O(0) => \gray10_reg[7]_i_1_n_7\,
      S(3) => '1',
      S(2) => \gray10[7]_i_4_n_0\,
      S(1) => \gray10[7]_i_5_n_0\,
      S(0) => \gray10[7]_i_6_n_0\
    );
\gray12[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \D12IN_reg[23]\(9),
      I1 => \D12IN_reg[23]\(2),
      I2 => \D12IN_reg[23]\(15),
      O => \gray12[3]_i_2_n_0\
    );
\gray12[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \D12IN_reg[23]\(8),
      I1 => \D12IN_reg[23]\(1),
      I2 => \D12IN_reg[23]\(14),
      O => \gray12[3]_i_3_n_0\
    );
\gray12[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \D12IN_reg[23]\(7),
      I1 => \D12IN_reg[23]\(0),
      I2 => \D12IN_reg[23]\(13),
      O => \gray12[3]_i_4_n_0\
    );
\gray12[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \D12IN_reg[23]\(10),
      I1 => \D12IN_reg[23]\(3),
      I2 => \D12IN_reg[23]\(16),
      I3 => \gray12[3]_i_2_n_0\,
      O => \gray12[3]_i_5_n_0\
    );
\gray12[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \D12IN_reg[23]\(9),
      I1 => \D12IN_reg[23]\(2),
      I2 => \D12IN_reg[23]\(15),
      I3 => \gray12[3]_i_3_n_0\,
      O => \gray12[3]_i_6_n_0\
    );
\gray12[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \D12IN_reg[23]\(8),
      I1 => \D12IN_reg[23]\(1),
      I2 => \D12IN_reg[23]\(14),
      I3 => \gray12[3]_i_4_n_0\,
      O => \gray12[3]_i_7_n_0\
    );
\gray12[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \D12IN_reg[23]\(7),
      I1 => \D12IN_reg[23]\(0),
      I2 => \D12IN_reg[23]\(13),
      O => \gray12[3]_i_8_n_0\
    );
\gray12[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \D12IN_reg[23]\(11),
      I1 => \D12IN_reg[23]\(4),
      I2 => \D12IN_reg[23]\(17),
      O => \gray12[7]_i_2_n_0\
    );
\gray12[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \D12IN_reg[23]\(10),
      I1 => \D12IN_reg[23]\(3),
      I2 => \D12IN_reg[23]\(16),
      O => \gray12[7]_i_3_n_0\
    );
\gray12[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \D12IN_reg[23]\(18),
      I1 => \D12IN_reg[23]\(5),
      I2 => \D12IN_reg[23]\(12),
      I3 => \D12IN_reg[23]\(6),
      O => \gray12[7]_i_4_n_0\
    );
\gray12[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \gray12[7]_i_2_n_0\,
      I1 => \D12IN_reg[23]\(5),
      I2 => \D12IN_reg[23]\(12),
      I3 => \D12IN_reg[23]\(18),
      O => \gray12[7]_i_5_n_0\
    );
\gray12[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \D12IN_reg[23]\(11),
      I1 => \D12IN_reg[23]\(4),
      I2 => \D12IN_reg[23]\(17),
      I3 => \gray12[7]_i_3_n_0\,
      O => \gray12[7]_i_6_n_0\
    );
\gray12_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray12_reg[3]_i_1_n_7\,
      Q => gray12(0),
      R => SR(0)
    );
\gray12_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray12_reg[3]_i_1_n_6\,
      Q => gray12(1),
      R => SR(0)
    );
\gray12_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray12_reg[3]_i_1_n_5\,
      Q => gray12(2),
      R => SR(0)
    );
\gray12_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray12_reg[3]_i_1_n_4\,
      Q => gray12(3),
      R => SR(0)
    );
\gray12_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gray12_reg[3]_i_1_n_0\,
      CO(2) => \gray12_reg[3]_i_1_n_1\,
      CO(1) => \gray12_reg[3]_i_1_n_2\,
      CO(0) => \gray12_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gray12[3]_i_2_n_0\,
      DI(2) => \gray12[3]_i_3_n_0\,
      DI(1) => \gray12[3]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \gray12_reg[3]_i_1_n_4\,
      O(2) => \gray12_reg[3]_i_1_n_5\,
      O(1) => \gray12_reg[3]_i_1_n_6\,
      O(0) => \gray12_reg[3]_i_1_n_7\,
      S(3) => \gray12[3]_i_5_n_0\,
      S(2) => \gray12[3]_i_6_n_0\,
      S(1) => \gray12[3]_i_7_n_0\,
      S(0) => \gray12[3]_i_8_n_0\
    );
\gray12_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray12_reg[7]_i_1_n_7\,
      Q => gray12(4),
      R => SR(0)
    );
\gray12_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray12_reg[7]_i_1_n_6\,
      Q => gray12(5),
      R => SR(0)
    );
\gray12_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray12_reg[7]_i_1_n_5\,
      Q => gray12(6),
      R => SR(0)
    );
\gray12_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray12_reg[7]_i_1_n_0\,
      Q => gray12(7),
      R => SR(0)
    );
\gray12_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gray12_reg[3]_i_1_n_0\,
      CO(3) => \gray12_reg[7]_i_1_n_0\,
      CO(2) => \NLW_gray12_reg[7]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \gray12_reg[7]_i_1_n_2\,
      CO(0) => \gray12_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \D12IN_reg[23]\(6),
      DI(1) => \gray12[7]_i_2_n_0\,
      DI(0) => \gray12[7]_i_3_n_0\,
      O(3) => \NLW_gray12_reg[7]_i_1_O_UNCONNECTED\(3),
      O(2) => \gray12_reg[7]_i_1_n_5\,
      O(1) => \gray12_reg[7]_i_1_n_6\,
      O(0) => \gray12_reg[7]_i_1_n_7\,
      S(3) => '1',
      S(2) => \gray12[7]_i_4_n_0\,
      S(1) => \gray12[7]_i_5_n_0\,
      S(0) => \gray12[7]_i_6_n_0\
    );
\gray20[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \D20IN_reg[23]\(9),
      I1 => \D20IN_reg[23]\(2),
      I2 => \D20IN_reg[23]\(15),
      O => \gray20[3]_i_2_n_0\
    );
\gray20[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \D20IN_reg[23]\(8),
      I1 => \D20IN_reg[23]\(1),
      I2 => \D20IN_reg[23]\(14),
      O => \gray20[3]_i_3_n_0\
    );
\gray20[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \D20IN_reg[23]\(7),
      I1 => \D20IN_reg[23]\(0),
      I2 => \D20IN_reg[23]\(13),
      O => \gray20[3]_i_4_n_0\
    );
\gray20[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \D20IN_reg[23]\(10),
      I1 => \D20IN_reg[23]\(3),
      I2 => \D20IN_reg[23]\(16),
      I3 => \gray20[3]_i_2_n_0\,
      O => \gray20[3]_i_5_n_0\
    );
\gray20[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \D20IN_reg[23]\(9),
      I1 => \D20IN_reg[23]\(2),
      I2 => \D20IN_reg[23]\(15),
      I3 => \gray20[3]_i_3_n_0\,
      O => \gray20[3]_i_6_n_0\
    );
\gray20[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \D20IN_reg[23]\(8),
      I1 => \D20IN_reg[23]\(1),
      I2 => \D20IN_reg[23]\(14),
      I3 => \gray20[3]_i_4_n_0\,
      O => \gray20[3]_i_7_n_0\
    );
\gray20[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \D20IN_reg[23]\(7),
      I1 => \D20IN_reg[23]\(0),
      I2 => \D20IN_reg[23]\(13),
      O => \gray20[3]_i_8_n_0\
    );
\gray20[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \D20IN_reg[23]\(11),
      I1 => \D20IN_reg[23]\(4),
      I2 => \D20IN_reg[23]\(17),
      O => \gray20[7]_i_2_n_0\
    );
\gray20[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \D20IN_reg[23]\(10),
      I1 => \D20IN_reg[23]\(3),
      I2 => \D20IN_reg[23]\(16),
      O => \gray20[7]_i_3_n_0\
    );
\gray20[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \D20IN_reg[23]\(18),
      I1 => \D20IN_reg[23]\(5),
      I2 => \D20IN_reg[23]\(12),
      I3 => \D20IN_reg[23]\(6),
      O => \gray20[7]_i_4_n_0\
    );
\gray20[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \gray20[7]_i_2_n_0\,
      I1 => \D20IN_reg[23]\(5),
      I2 => \D20IN_reg[23]\(12),
      I3 => \D20IN_reg[23]\(18),
      O => \gray20[7]_i_5_n_0\
    );
\gray20[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \D20IN_reg[23]\(11),
      I1 => \D20IN_reg[23]\(4),
      I2 => \D20IN_reg[23]\(17),
      I3 => \gray20[7]_i_3_n_0\,
      O => \gray20[7]_i_6_n_0\
    );
\gray20_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray20_reg[3]_i_1_n_7\,
      Q => gray20(0),
      R => SR(0)
    );
\gray20_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray20_reg[3]_i_1_n_6\,
      Q => gray20(1),
      R => SR(0)
    );
\gray20_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray20_reg[3]_i_1_n_5\,
      Q => gray20(2),
      R => SR(0)
    );
\gray20_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray20_reg[3]_i_1_n_4\,
      Q => gray20(3),
      R => SR(0)
    );
\gray20_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gray20_reg[3]_i_1_n_0\,
      CO(2) => \gray20_reg[3]_i_1_n_1\,
      CO(1) => \gray20_reg[3]_i_1_n_2\,
      CO(0) => \gray20_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gray20[3]_i_2_n_0\,
      DI(2) => \gray20[3]_i_3_n_0\,
      DI(1) => \gray20[3]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \gray20_reg[3]_i_1_n_4\,
      O(2) => \gray20_reg[3]_i_1_n_5\,
      O(1) => \gray20_reg[3]_i_1_n_6\,
      O(0) => \gray20_reg[3]_i_1_n_7\,
      S(3) => \gray20[3]_i_5_n_0\,
      S(2) => \gray20[3]_i_6_n_0\,
      S(1) => \gray20[3]_i_7_n_0\,
      S(0) => \gray20[3]_i_8_n_0\
    );
\gray20_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray20_reg[7]_i_1_n_7\,
      Q => gray20(4),
      R => SR(0)
    );
\gray20_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray20_reg[7]_i_1_n_6\,
      Q => gray20(5),
      R => SR(0)
    );
\gray20_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray20_reg[7]_i_1_n_5\,
      Q => gray20(6),
      R => SR(0)
    );
\gray20_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray20_reg[7]_i_1_n_0\,
      Q => gray20(7),
      R => SR(0)
    );
\gray20_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gray20_reg[3]_i_1_n_0\,
      CO(3) => \gray20_reg[7]_i_1_n_0\,
      CO(2) => \NLW_gray20_reg[7]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \gray20_reg[7]_i_1_n_2\,
      CO(0) => \gray20_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \D20IN_reg[23]\(6),
      DI(1) => \gray20[7]_i_2_n_0\,
      DI(0) => \gray20[7]_i_3_n_0\,
      O(3) => \NLW_gray20_reg[7]_i_1_O_UNCONNECTED\(3),
      O(2) => \gray20_reg[7]_i_1_n_5\,
      O(1) => \gray20_reg[7]_i_1_n_6\,
      O(0) => \gray20_reg[7]_i_1_n_7\,
      S(3) => '1',
      S(2) => \gray20[7]_i_4_n_0\,
      S(1) => \gray20[7]_i_5_n_0\,
      S(0) => \gray20[7]_i_6_n_0\
    );
\gray21[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(9),
      I1 => Q(2),
      I2 => Q(15),
      O => \gray21[3]_i_2_n_0\
    );
\gray21[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(8),
      I1 => Q(1),
      I2 => Q(14),
      O => \gray21[3]_i_3_n_0\
    );
\gray21[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(7),
      I1 => Q(0),
      I2 => Q(13),
      O => \gray21[3]_i_4_n_0\
    );
\gray21[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(10),
      I1 => Q(3),
      I2 => Q(16),
      I3 => \gray21[3]_i_2_n_0\,
      O => \gray21[3]_i_5_n_0\
    );
\gray21[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(9),
      I1 => Q(2),
      I2 => Q(15),
      I3 => \gray21[3]_i_3_n_0\,
      O => \gray21[3]_i_6_n_0\
    );
\gray21[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(8),
      I1 => Q(1),
      I2 => Q(14),
      I3 => \gray21[3]_i_4_n_0\,
      O => \gray21[3]_i_7_n_0\
    );
\gray21[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(7),
      I1 => Q(0),
      I2 => Q(13),
      O => \gray21[3]_i_8_n_0\
    );
\gray21[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(11),
      I1 => Q(4),
      I2 => Q(17),
      O => \gray21[7]_i_2_n_0\
    );
\gray21[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => Q(10),
      I1 => Q(3),
      I2 => Q(16),
      O => \gray21[7]_i_3_n_0\
    );
\gray21[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => Q(18),
      I1 => Q(5),
      I2 => Q(12),
      I3 => Q(6),
      O => \gray21[7]_i_4_n_0\
    );
\gray21[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \gray21[7]_i_2_n_0\,
      I1 => Q(5),
      I2 => Q(12),
      I3 => Q(18),
      O => \gray21[7]_i_5_n_0\
    );
\gray21[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(11),
      I1 => Q(4),
      I2 => Q(17),
      I3 => \gray21[7]_i_3_n_0\,
      O => \gray21[7]_i_6_n_0\
    );
\gray21_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => p_1_in(0),
      Q => gray21(0),
      R => SR(0)
    );
\gray21_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => p_1_in(1),
      Q => gray21(1),
      R => SR(0)
    );
\gray21_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => p_1_in(2),
      Q => gray21(2),
      R => SR(0)
    );
\gray21_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => p_1_in(3),
      Q => gray21(3),
      R => SR(0)
    );
\gray21_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gray21_reg[3]_i_1_n_0\,
      CO(2) => \gray21_reg[3]_i_1_n_1\,
      CO(1) => \gray21_reg[3]_i_1_n_2\,
      CO(0) => \gray21_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gray21[3]_i_2_n_0\,
      DI(2) => \gray21[3]_i_3_n_0\,
      DI(1) => \gray21[3]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => p_1_in(3 downto 0),
      S(3) => \gray21[3]_i_5_n_0\,
      S(2) => \gray21[3]_i_6_n_0\,
      S(1) => \gray21[3]_i_7_n_0\,
      S(0) => \gray21[3]_i_8_n_0\
    );
\gray21_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => p_1_in(4),
      Q => gray21(4),
      R => SR(0)
    );
\gray21_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => p_1_in(5),
      Q => gray21(5),
      R => SR(0)
    );
\gray21_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => p_1_in(6),
      Q => gray21(6),
      R => SR(0)
    );
\gray21_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => p_1_in(7),
      Q => gray21(7),
      R => SR(0)
    );
\gray21_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gray21_reg[3]_i_1_n_0\,
      CO(3) => p_1_in(7),
      CO(2) => \NLW_gray21_reg[7]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \gray21_reg[7]_i_1_n_2\,
      CO(0) => \gray21_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => Q(6),
      DI(1) => \gray21[7]_i_2_n_0\,
      DI(0) => \gray21[7]_i_3_n_0\,
      O(3) => \NLW_gray21_reg[7]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => p_1_in(6 downto 4),
      S(3) => '1',
      S(2) => \gray21[7]_i_4_n_0\,
      S(1) => \gray21[7]_i_5_n_0\,
      S(0) => \gray21[7]_i_6_n_0\
    );
\gray22[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \D22IN_reg[23]\(9),
      I1 => \D22IN_reg[23]\(2),
      I2 => \D22IN_reg[23]\(15),
      O => \gray22[3]_i_2_n_0\
    );
\gray22[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \D22IN_reg[23]\(8),
      I1 => \D22IN_reg[23]\(1),
      I2 => \D22IN_reg[23]\(14),
      O => \gray22[3]_i_3_n_0\
    );
\gray22[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \D22IN_reg[23]\(7),
      I1 => \D22IN_reg[23]\(0),
      I2 => \D22IN_reg[23]\(13),
      O => \gray22[3]_i_4_n_0\
    );
\gray22[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \D22IN_reg[23]\(10),
      I1 => \D22IN_reg[23]\(3),
      I2 => \D22IN_reg[23]\(16),
      I3 => \gray22[3]_i_2_n_0\,
      O => \gray22[3]_i_5_n_0\
    );
\gray22[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \D22IN_reg[23]\(9),
      I1 => \D22IN_reg[23]\(2),
      I2 => \D22IN_reg[23]\(15),
      I3 => \gray22[3]_i_3_n_0\,
      O => \gray22[3]_i_6_n_0\
    );
\gray22[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \D22IN_reg[23]\(8),
      I1 => \D22IN_reg[23]\(1),
      I2 => \D22IN_reg[23]\(14),
      I3 => \gray22[3]_i_4_n_0\,
      O => \gray22[3]_i_7_n_0\
    );
\gray22[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \D22IN_reg[23]\(7),
      I1 => \D22IN_reg[23]\(0),
      I2 => \D22IN_reg[23]\(13),
      O => \gray22[3]_i_8_n_0\
    );
\gray22[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \D22IN_reg[23]\(11),
      I1 => \D22IN_reg[23]\(4),
      I2 => \D22IN_reg[23]\(17),
      O => \gray22[7]_i_2_n_0\
    );
\gray22[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \D22IN_reg[23]\(10),
      I1 => \D22IN_reg[23]\(3),
      I2 => \D22IN_reg[23]\(16),
      O => \gray22[7]_i_3_n_0\
    );
\gray22[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \D22IN_reg[23]\(18),
      I1 => \D22IN_reg[23]\(5),
      I2 => \D22IN_reg[23]\(12),
      I3 => \D22IN_reg[23]\(6),
      O => \gray22[7]_i_4_n_0\
    );
\gray22[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \gray22[7]_i_2_n_0\,
      I1 => \D22IN_reg[23]\(5),
      I2 => \D22IN_reg[23]\(12),
      I3 => \D22IN_reg[23]\(18),
      O => \gray22[7]_i_5_n_0\
    );
\gray22[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \D22IN_reg[23]\(11),
      I1 => \D22IN_reg[23]\(4),
      I2 => \D22IN_reg[23]\(17),
      I3 => \gray22[7]_i_3_n_0\,
      O => \gray22[7]_i_6_n_0\
    );
\gray22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray22_reg[3]_i_1_n_7\,
      Q => gray22(0),
      R => SR(0)
    );
\gray22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray22_reg[3]_i_1_n_6\,
      Q => gray22(1),
      R => SR(0)
    );
\gray22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray22_reg[3]_i_1_n_5\,
      Q => gray22(2),
      R => SR(0)
    );
\gray22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray22_reg[3]_i_1_n_4\,
      Q => gray22(3),
      R => SR(0)
    );
\gray22_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gray22_reg[3]_i_1_n_0\,
      CO(2) => \gray22_reg[3]_i_1_n_1\,
      CO(1) => \gray22_reg[3]_i_1_n_2\,
      CO(0) => \gray22_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gray22[3]_i_2_n_0\,
      DI(2) => \gray22[3]_i_3_n_0\,
      DI(1) => \gray22[3]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \gray22_reg[3]_i_1_n_4\,
      O(2) => \gray22_reg[3]_i_1_n_5\,
      O(1) => \gray22_reg[3]_i_1_n_6\,
      O(0) => \gray22_reg[3]_i_1_n_7\,
      S(3) => \gray22[3]_i_5_n_0\,
      S(2) => \gray22[3]_i_6_n_0\,
      S(1) => \gray22[3]_i_7_n_0\,
      S(0) => \gray22[3]_i_8_n_0\
    );
\gray22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray22_reg[7]_i_1_n_7\,
      Q => gray22(4),
      R => SR(0)
    );
\gray22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray22_reg[7]_i_1_n_6\,
      Q => gray22(5),
      R => SR(0)
    );
\gray22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray22_reg[7]_i_1_n_5\,
      Q => gray22(6),
      R => SR(0)
    );
\gray22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \gray22_reg[7]_i_1_n_0\,
      Q => gray22(7),
      R => SR(0)
    );
\gray22_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gray22_reg[3]_i_1_n_0\,
      CO(3) => \gray22_reg[7]_i_1_n_0\,
      CO(2) => \NLW_gray22_reg[7]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \gray22_reg[7]_i_1_n_2\,
      CO(0) => \gray22_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \D22IN_reg[23]\(6),
      DI(1) => \gray22[7]_i_2_n_0\,
      DI(0) => \gray22[7]_i_3_n_0\,
      O(3) => \NLW_gray22_reg[7]_i_1_O_UNCONNECTED\(3),
      O(2) => \gray22_reg[7]_i_1_n_5\,
      O(1) => \gray22_reg[7]_i_1_n_6\,
      O(0) => \gray22_reg[7]_i_1_n_7\,
      S(3) => '1',
      S(2) => \gray22[7]_i_4_n_0\,
      S(1) => \gray22[7]_i_5_n_0\,
      S(0) => \gray22[7]_i_6_n_0\
    );
\tmp[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_x(11),
      I1 => abs_y(11),
      O => \tmp[11]_i_2_n_0\
    );
\tmp[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_x(10),
      I1 => abs_y(10),
      O => \tmp[11]_i_3_n_0\
    );
\tmp[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_x(9),
      I1 => abs_y(9),
      O => \tmp[11]_i_4_n_0\
    );
\tmp[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_x(8),
      I1 => abs_y(8),
      O => \tmp[11]_i_5_n_0\
    );
\tmp[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_x(15),
      I1 => abs_y(15),
      O => \tmp[15]_i_2_n_0\
    );
\tmp[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_x(14),
      I1 => abs_y(14),
      O => \tmp[15]_i_3_n_0\
    );
\tmp[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_x(13),
      I1 => abs_y(13),
      O => \tmp[15]_i_4_n_0\
    );
\tmp[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_x(12),
      I1 => abs_y(12),
      O => \tmp[15]_i_5_n_0\
    );
\tmp[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_x(3),
      I1 => abs_y(3),
      O => \tmp[3]_i_2_n_0\
    );
\tmp[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_x(2),
      I1 => abs_y(2),
      O => \tmp[3]_i_3_n_0\
    );
\tmp[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_x(1),
      I1 => abs_y(1),
      O => \tmp[3]_i_4_n_0\
    );
\tmp[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_x(0),
      I1 => abs_y(0),
      O => \tmp[3]_i_5_n_0\
    );
\tmp[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_x(7),
      I1 => abs_y(7),
      O => \tmp[7]_i_2_n_0\
    );
\tmp[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_x(6),
      I1 => abs_y(6),
      O => \tmp[7]_i_3_n_0\
    );
\tmp[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_x(5),
      I1 => abs_y(5),
      O => \tmp[7]_i_4_n_0\
    );
\tmp[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => abs_x(4),
      I1 => abs_y(4),
      O => \tmp[7]_i_5_n_0\
    );
\tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \tmp_reg[3]_i_1_n_7\,
      Q => tmp(0),
      R => SR(0)
    );
\tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \tmp_reg[11]_i_1_n_5\,
      Q => tmp(10),
      R => SR(0)
    );
\tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \tmp_reg[11]_i_1_n_4\,
      Q => tmp(11),
      R => SR(0)
    );
\tmp_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg[7]_i_1_n_0\,
      CO(3) => \tmp_reg[11]_i_1_n_0\,
      CO(2) => \tmp_reg[11]_i_1_n_1\,
      CO(1) => \tmp_reg[11]_i_1_n_2\,
      CO(0) => \tmp_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => abs_x(11 downto 8),
      O(3) => \tmp_reg[11]_i_1_n_4\,
      O(2) => \tmp_reg[11]_i_1_n_5\,
      O(1) => \tmp_reg[11]_i_1_n_6\,
      O(0) => \tmp_reg[11]_i_1_n_7\,
      S(3) => \tmp[11]_i_2_n_0\,
      S(2) => \tmp[11]_i_3_n_0\,
      S(1) => \tmp[11]_i_4_n_0\,
      S(0) => \tmp[11]_i_5_n_0\
    );
\tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \tmp_reg[15]_i_1_n_7\,
      Q => tmp(12),
      R => SR(0)
    );
\tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \tmp_reg[15]_i_1_n_6\,
      Q => tmp(13),
      R => SR(0)
    );
\tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \tmp_reg[15]_i_1_n_5\,
      Q => tmp(14),
      R => SR(0)
    );
\tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \tmp_reg[15]_i_1_n_4\,
      Q => tmp(15),
      R => SR(0)
    );
\tmp_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg[11]_i_1_n_0\,
      CO(3) => \tmp_reg[15]_i_1_n_0\,
      CO(2) => \tmp_reg[15]_i_1_n_1\,
      CO(1) => \tmp_reg[15]_i_1_n_2\,
      CO(0) => \tmp_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => abs_x(15 downto 12),
      O(3) => \tmp_reg[15]_i_1_n_4\,
      O(2) => \tmp_reg[15]_i_1_n_5\,
      O(1) => \tmp_reg[15]_i_1_n_6\,
      O(0) => \tmp_reg[15]_i_1_n_7\,
      S(3) => \tmp[15]_i_2_n_0\,
      S(2) => \tmp[15]_i_3_n_0\,
      S(1) => \tmp[15]_i_4_n_0\,
      S(0) => \tmp[15]_i_5_n_0\
    );
\tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \tmp_reg[16]_i_1_n_3\,
      Q => tmp(16),
      R => SR(0)
    );
\tmp_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg[15]_i_1_n_0\,
      CO(3 downto 1) => \NLW_tmp_reg[16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_reg[16]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \tmp_reg[3]_i_1_n_6\,
      Q => tmp(1),
      R => SR(0)
    );
\tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \tmp_reg[3]_i_1_n_5\,
      Q => tmp(2),
      R => SR(0)
    );
\tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \tmp_reg[3]_i_1_n_4\,
      Q => tmp(3),
      R => SR(0)
    );
\tmp_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_reg[3]_i_1_n_0\,
      CO(2) => \tmp_reg[3]_i_1_n_1\,
      CO(1) => \tmp_reg[3]_i_1_n_2\,
      CO(0) => \tmp_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => abs_x(3 downto 0),
      O(3) => \tmp_reg[3]_i_1_n_4\,
      O(2) => \tmp_reg[3]_i_1_n_5\,
      O(1) => \tmp_reg[3]_i_1_n_6\,
      O(0) => \tmp_reg[3]_i_1_n_7\,
      S(3) => \tmp[3]_i_2_n_0\,
      S(2) => \tmp[3]_i_3_n_0\,
      S(1) => \tmp[3]_i_4_n_0\,
      S(0) => \tmp[3]_i_5_n_0\
    );
\tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \tmp_reg[7]_i_1_n_7\,
      Q => tmp(4),
      R => SR(0)
    );
\tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \tmp_reg[7]_i_1_n_6\,
      Q => tmp(5),
      R => SR(0)
    );
\tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \tmp_reg[7]_i_1_n_5\,
      Q => tmp(6),
      R => SR(0)
    );
\tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \tmp_reg[7]_i_1_n_4\,
      Q => tmp(7),
      R => SR(0)
    );
\tmp_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg[3]_i_1_n_0\,
      CO(3) => \tmp_reg[7]_i_1_n_0\,
      CO(2) => \tmp_reg[7]_i_1_n_1\,
      CO(1) => \tmp_reg[7]_i_1_n_2\,
      CO(0) => \tmp_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => abs_x(7 downto 4),
      O(3) => \tmp_reg[7]_i_1_n_4\,
      O(2) => \tmp_reg[7]_i_1_n_5\,
      O(1) => \tmp_reg[7]_i_1_n_6\,
      O(0) => \tmp_reg[7]_i_1_n_7\,
      S(3) => \tmp[7]_i_2_n_0\,
      S(2) => \tmp[7]_i_3_n_0\,
      S(1) => \tmp[7]_i_4_n_0\,
      S(0) => \tmp[7]_i_5_n_0\
    );
\tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \tmp_reg[11]_i_1_n_7\,
      Q => tmp(8),
      R => SR(0)
    );
\tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \tmp_reg[11]_i_1_n_6\,
      Q => tmp(9),
      R => SR(0)
    );
\tmp_x[14]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => gray10(6),
      I1 => \tmp_x_reg[14]_i_8_n_4\,
      I2 => gray02(7),
      O => \tmp_x[14]_i_10_n_0\
    );
\tmp_x[14]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => gray02(7),
      I1 => \tmp_x_reg[14]_i_8_n_4\,
      I2 => gray10(6),
      O => \tmp_x[14]_i_11_n_0\
    );
\tmp_x[14]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => gray22(6),
      I1 => gray20(6),
      I2 => gray00(6),
      O => \tmp_x[14]_i_12_n_0\
    );
\tmp_x[14]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => gray22(5),
      I1 => gray20(5),
      I2 => gray00(5),
      O => \tmp_x[14]_i_13_n_0\
    );
\tmp_x[14]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => gray22(4),
      I1 => gray20(4),
      I2 => gray00(4),
      O => \tmp_x[14]_i_14_n_0\
    );
\tmp_x[14]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => gray22(3),
      I1 => gray20(3),
      I2 => gray00(3),
      O => \tmp_x[14]_i_15_n_0\
    );
\tmp_x[14]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \tmp_x[14]_i_12_n_0\,
      I1 => gray22(7),
      I2 => gray20(7),
      I3 => gray00(7),
      O => \tmp_x[14]_i_16_n_0\
    );
\tmp_x[14]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => gray22(6),
      I1 => gray20(6),
      I2 => gray00(6),
      I3 => \tmp_x[14]_i_13_n_0\,
      O => \tmp_x[14]_i_17_n_0\
    );
\tmp_x[14]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => gray22(5),
      I1 => gray20(5),
      I2 => gray00(5),
      I3 => \tmp_x[14]_i_14_n_0\,
      O => \tmp_x[14]_i_18_n_0\
    );
\tmp_x[14]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => gray22(4),
      I1 => gray20(4),
      I2 => gray00(4),
      I3 => \tmp_x[14]_i_15_n_0\,
      O => \tmp_x[14]_i_19_n_0\
    );
\tmp_x[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7414141D7D7D741"
    )
        port map (
      I0 => gray12(7),
      I1 => \tmp_x_reg[14]_i_2_n_7\,
      I2 => gray10(7),
      I3 => gray10(6),
      I4 => \tmp_x_reg[14]_i_8_n_4\,
      I5 => gray02(7),
      O => \tmp_x[14]_i_3_n_0\
    );
\tmp_x[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D444DDD4"
    )
        port map (
      I0 => gray12(6),
      I1 => \tmp_x[14]_i_10_n_0\,
      I2 => gray10(5),
      I3 => \tmp_x_reg[14]_i_8_n_5\,
      I4 => gray02(6),
      O => \tmp_x[14]_i_4_n_0\
    );
\tmp_x[14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => gray10(7),
      I1 => \tmp_x_reg[14]_i_2_n_7\,
      I2 => \tmp_x_reg[14]_i_2_n_2\,
      O => \tmp_x[14]_i_5_n_0\
    );
\tmp_x[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BD2D2B4"
    )
        port map (
      I0 => \tmp_x[14]_i_11_n_0\,
      I1 => gray12(7),
      I2 => \tmp_x_reg[14]_i_2_n_2\,
      I3 => gray10(7),
      I4 => \tmp_x_reg[14]_i_2_n_7\,
      O => \tmp_x[14]_i_6_n_0\
    );
\tmp_x[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \tmp_x[14]_i_4_n_0\,
      I1 => \tmp_x_reg[14]_i_2_n_7\,
      I2 => gray10(7),
      I3 => gray12(7),
      I4 => \tmp_x[14]_i_11_n_0\,
      O => \tmp_x[14]_i_7_n_0\
    );
\tmp_x[14]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => gray22(7),
      I1 => gray20(7),
      I2 => gray00(7),
      O => \tmp_x[14]_i_9_n_0\
    );
\tmp_x[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => gray22(2),
      I1 => gray20(2),
      I2 => gray00(2),
      O => \tmp_x[3]_i_10_n_0\
    );
\tmp_x[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => gray22(1),
      I1 => gray20(1),
      I2 => gray00(1),
      O => \tmp_x[3]_i_11_n_0\
    );
\tmp_x[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => gray22(0),
      I1 => gray20(0),
      I2 => gray00(0),
      O => \tmp_x[3]_i_12_n_0\
    );
\tmp_x[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => gray22(3),
      I1 => gray20(3),
      I2 => gray00(3),
      I3 => \tmp_x[3]_i_10_n_0\,
      O => \tmp_x[3]_i_13_n_0\
    );
\tmp_x[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => gray22(2),
      I1 => gray20(2),
      I2 => gray00(2),
      I3 => \tmp_x[3]_i_11_n_0\,
      O => \tmp_x[3]_i_14_n_0\
    );
\tmp_x[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => gray22(1),
      I1 => gray20(1),
      I2 => gray00(1),
      I3 => \tmp_x[3]_i_12_n_0\,
      O => \tmp_x[3]_i_15_n_0\
    );
\tmp_x[3]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => gray22(0),
      I1 => gray20(0),
      I2 => gray00(0),
      O => \tmp_x[3]_i_16_n_0\
    );
\tmp_x[3]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => gray10(2),
      I1 => \tmp_x_reg[3]_i_5_n_4\,
      I2 => gray02(3),
      O => \tmp_x[3]_i_17_n_0\
    );
\tmp_x[3]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gray02(2),
      I1 => \tmp_x_reg[3]_i_5_n_5\,
      O => \tmp_x[3]_i_18_n_0\
    );
\tmp_x[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4DD4"
    )
        port map (
      I0 => gray12(1),
      I1 => gray10(1),
      I2 => \tmp_x_reg[3]_i_5_n_5\,
      I3 => gray02(2),
      O => \tmp_x[3]_i_2_n_0\
    );
\tmp_x[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \tmp_x_reg[3]_i_5_n_5\,
      I1 => gray02(2),
      I2 => gray10(1),
      I3 => gray12(1),
      O => \tmp_x[3]_i_3_n_0\
    );
\tmp_x[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => gray10(0),
      I1 => \tmp_x_reg[3]_i_5_n_6\,
      I2 => gray02(1),
      O => \tmp_x[3]_i_4_n_0\
    );
\tmp_x[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96699696"
    )
        port map (
      I0 => \tmp_x[3]_i_2_n_0\,
      I1 => \tmp_x[3]_i_17_n_0\,
      I2 => gray12(2),
      I3 => \tmp_x_reg[3]_i_5_n_5\,
      I4 => gray02(2),
      O => \tmp_x[3]_i_6_n_0\
    );
\tmp_x[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969669696996"
    )
        port map (
      I0 => gray12(1),
      I1 => gray10(1),
      I2 => \tmp_x[3]_i_18_n_0\,
      I3 => gray10(0),
      I4 => \tmp_x_reg[3]_i_5_n_6\,
      I5 => gray02(1),
      O => \tmp_x[3]_i_7_n_0\
    );
\tmp_x[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray02(1),
      I1 => \tmp_x_reg[3]_i_5_n_6\,
      I2 => gray10(0),
      I3 => gray12(0),
      O => \tmp_x[3]_i_8_n_0\
    );
\tmp_x[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => gray02(0),
      I1 => \tmp_x_reg[3]_i_5_n_7\,
      O => \tmp_x[3]_i_9_n_0\
    );
\tmp_x[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => gray10(5),
      I1 => \tmp_x_reg[14]_i_8_n_5\,
      I2 => gray02(6),
      O => \tmp_x[7]_i_10_n_0\
    );
\tmp_x[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => gray10(4),
      I1 => \tmp_x_reg[14]_i_8_n_6\,
      I2 => gray02(5),
      O => \tmp_x[7]_i_11_n_0\
    );
\tmp_x[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => gray10(3),
      I1 => \tmp_x_reg[14]_i_8_n_7\,
      I2 => gray02(4),
      O => \tmp_x[7]_i_12_n_0\
    );
\tmp_x[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D444DDD4"
    )
        port map (
      I0 => gray12(5),
      I1 => \tmp_x[7]_i_10_n_0\,
      I2 => gray10(4),
      I3 => \tmp_x_reg[14]_i_8_n_6\,
      I4 => gray02(5),
      O => \tmp_x[7]_i_2_n_0\
    );
\tmp_x[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D444DDD4"
    )
        port map (
      I0 => gray12(4),
      I1 => \tmp_x[7]_i_11_n_0\,
      I2 => gray10(3),
      I3 => \tmp_x_reg[14]_i_8_n_7\,
      I4 => gray02(4),
      O => \tmp_x[7]_i_3_n_0\
    );
\tmp_x[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D444DDD4"
    )
        port map (
      I0 => gray12(3),
      I1 => \tmp_x[7]_i_12_n_0\,
      I2 => gray10(2),
      I3 => \tmp_x_reg[3]_i_5_n_4\,
      I4 => gray02(3),
      O => \tmp_x[7]_i_4_n_0\
    );
\tmp_x[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7DD77DD714417DD7"
    )
        port map (
      I0 => gray12(2),
      I1 => gray02(3),
      I2 => \tmp_x_reg[3]_i_5_n_4\,
      I3 => gray10(2),
      I4 => gray02(2),
      I5 => \tmp_x_reg[3]_i_5_n_5\,
      O => \tmp_x[7]_i_5_n_0\
    );
\tmp_x[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699669966969"
    )
        port map (
      I0 => \tmp_x[7]_i_2_n_0\,
      I1 => \tmp_x[14]_i_10_n_0\,
      I2 => gray12(6),
      I3 => gray02(6),
      I4 => \tmp_x_reg[14]_i_8_n_5\,
      I5 => gray10(5),
      O => \tmp_x[7]_i_6_n_0\
    );
\tmp_x[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699669966969"
    )
        port map (
      I0 => \tmp_x[7]_i_3_n_0\,
      I1 => \tmp_x[7]_i_10_n_0\,
      I2 => gray12(5),
      I3 => gray02(5),
      I4 => \tmp_x_reg[14]_i_8_n_6\,
      I5 => gray10(4),
      O => \tmp_x[7]_i_7_n_0\
    );
\tmp_x[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699669966969"
    )
        port map (
      I0 => \tmp_x[7]_i_4_n_0\,
      I1 => \tmp_x[7]_i_11_n_0\,
      I2 => gray12(4),
      I3 => gray02(4),
      I4 => \tmp_x_reg[14]_i_8_n_7\,
      I5 => gray10(3),
      O => \tmp_x[7]_i_8_n_0\
    );
\tmp_x[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699669966969"
    )
        port map (
      I0 => \tmp_x[7]_i_5_n_0\,
      I1 => \tmp_x[7]_i_12_n_0\,
      I2 => gray12(3),
      I3 => gray02(3),
      I4 => \tmp_x_reg[3]_i_5_n_4\,
      I5 => gray10(2),
      O => \tmp_x[7]_i_9_n_0\
    );
\tmp_x_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => tmp_x0(0),
      Q => tmp_x(0),
      R => SR(0)
    );
\tmp_x_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => tmp_x0(10),
      Q => tmp_x(10),
      R => SR(0)
    );
\tmp_x_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => tmp_x0(14),
      Q => tmp_x(14),
      R => SR(0)
    );
\tmp_x_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_x_reg[7]_i_1_n_0\,
      CO(3) => \NLW_tmp_x_reg[14]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp_x_reg[14]_i_1_n_1\,
      CO(1) => \tmp_x_reg[14]_i_1_n_2\,
      CO(0) => \tmp_x_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_x_reg[14]_i_2_n_2\,
      DI(1) => \tmp_x[14]_i_3_n_0\,
      DI(0) => \tmp_x[14]_i_4_n_0\,
      O(3) => tmp_x0(14),
      O(2 downto 0) => tmp_x0(10 downto 8),
      S(3) => '1',
      S(2) => \tmp_x[14]_i_5_n_0\,
      S(1) => \tmp_x[14]_i_6_n_0\,
      S(0) => \tmp_x[14]_i_7_n_0\
    );
\tmp_x_reg[14]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_x_reg[14]_i_8_n_0\,
      CO(3 downto 2) => \NLW_tmp_x_reg[14]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_x_reg[14]_i_2_n_2\,
      CO(0) => \NLW_tmp_x_reg[14]_i_2_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 1) => \NLW_tmp_x_reg[14]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \tmp_x_reg[14]_i_2_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \tmp_x[14]_i_9_n_0\
    );
\tmp_x_reg[14]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_x_reg[3]_i_5_n_0\,
      CO(3) => \tmp_x_reg[14]_i_8_n_0\,
      CO(2) => \tmp_x_reg[14]_i_8_n_1\,
      CO(1) => \tmp_x_reg[14]_i_8_n_2\,
      CO(0) => \tmp_x_reg[14]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_x[14]_i_12_n_0\,
      DI(2) => \tmp_x[14]_i_13_n_0\,
      DI(1) => \tmp_x[14]_i_14_n_0\,
      DI(0) => \tmp_x[14]_i_15_n_0\,
      O(3) => \tmp_x_reg[14]_i_8_n_4\,
      O(2) => \tmp_x_reg[14]_i_8_n_5\,
      O(1) => \tmp_x_reg[14]_i_8_n_6\,
      O(0) => \tmp_x_reg[14]_i_8_n_7\,
      S(3) => \tmp_x[14]_i_16_n_0\,
      S(2) => \tmp_x[14]_i_17_n_0\,
      S(1) => \tmp_x[14]_i_18_n_0\,
      S(0) => \tmp_x[14]_i_19_n_0\
    );
\tmp_x_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => tmp_x0(1),
      Q => tmp_x(1),
      R => SR(0)
    );
\tmp_x_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => tmp_x0(2),
      Q => tmp_x(2),
      R => SR(0)
    );
\tmp_x_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => tmp_x0(3),
      Q => tmp_x(3),
      R => SR(0)
    );
\tmp_x_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_x_reg[3]_i_1_n_0\,
      CO(2) => \tmp_x_reg[3]_i_1_n_1\,
      CO(1) => \tmp_x_reg[3]_i_1_n_2\,
      CO(0) => \tmp_x_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_x[3]_i_2_n_0\,
      DI(2) => \tmp_x[3]_i_3_n_0\,
      DI(1) => \tmp_x[3]_i_4_n_0\,
      DI(0) => \tmp_x_reg[3]_i_5_n_7\,
      O(3 downto 0) => tmp_x0(3 downto 0),
      S(3) => \tmp_x[3]_i_6_n_0\,
      S(2) => \tmp_x[3]_i_7_n_0\,
      S(1) => \tmp_x[3]_i_8_n_0\,
      S(0) => \tmp_x[3]_i_9_n_0\
    );
\tmp_x_reg[3]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_x_reg[3]_i_5_n_0\,
      CO(2) => \tmp_x_reg[3]_i_5_n_1\,
      CO(1) => \tmp_x_reg[3]_i_5_n_2\,
      CO(0) => \tmp_x_reg[3]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_x[3]_i_10_n_0\,
      DI(2) => \tmp_x[3]_i_11_n_0\,
      DI(1) => \tmp_x[3]_i_12_n_0\,
      DI(0) => '0',
      O(3) => \tmp_x_reg[3]_i_5_n_4\,
      O(2) => \tmp_x_reg[3]_i_5_n_5\,
      O(1) => \tmp_x_reg[3]_i_5_n_6\,
      O(0) => \tmp_x_reg[3]_i_5_n_7\,
      S(3) => \tmp_x[3]_i_13_n_0\,
      S(2) => \tmp_x[3]_i_14_n_0\,
      S(1) => \tmp_x[3]_i_15_n_0\,
      S(0) => \tmp_x[3]_i_16_n_0\
    );
\tmp_x_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => tmp_x0(4),
      Q => tmp_x(4),
      R => SR(0)
    );
\tmp_x_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => tmp_x0(5),
      Q => tmp_x(5),
      R => SR(0)
    );
\tmp_x_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => tmp_x0(6),
      Q => tmp_x(6),
      R => SR(0)
    );
\tmp_x_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => tmp_x0(7),
      Q => tmp_x(7),
      R => SR(0)
    );
\tmp_x_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_x_reg[3]_i_1_n_0\,
      CO(3) => \tmp_x_reg[7]_i_1_n_0\,
      CO(2) => \tmp_x_reg[7]_i_1_n_1\,
      CO(1) => \tmp_x_reg[7]_i_1_n_2\,
      CO(0) => \tmp_x_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_x[7]_i_2_n_0\,
      DI(2) => \tmp_x[7]_i_3_n_0\,
      DI(1) => \tmp_x[7]_i_4_n_0\,
      DI(0) => \tmp_x[7]_i_5_n_0\,
      O(3 downto 0) => tmp_x0(7 downto 4),
      S(3) => \tmp_x[7]_i_6_n_0\,
      S(2) => \tmp_x[7]_i_7_n_0\,
      S(1) => \tmp_x[7]_i_8_n_0\,
      S(0) => \tmp_x[7]_i_9_n_0\
    );
\tmp_x_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => tmp_x0(8),
      Q => tmp_x(8),
      R => SR(0)
    );
\tmp_x_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => tmp_x0(9),
      Q => tmp_x(9),
      R => SR(0)
    );
\tmp_y[14]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D42B"
    )
        port map (
      I0 => gray20(7),
      I1 => gray02(7),
      I2 => gray01(6),
      I3 => gray01(7),
      O => \tmp_y[14]_i_10_n_0\
    );
\tmp_y[14]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => gray22(7),
      I1 => \tmp_y_reg[14]_i_8_n_4\,
      I2 => gray21(6),
      O => \tmp_y[14]_i_11_n_0\
    );
\tmp_y[14]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_y_reg[14]_i_8_n_5\,
      I1 => gray21(5),
      I2 => gray22(6),
      O => \tmp_y[14]_i_12_n_0\
    );
\tmp_y[14]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gray21(7),
      I1 => \tmp_y_reg[14]_i_2_n_7\,
      O => \tmp_y[14]_i_13_n_0\
    );
\tmp_y[14]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => gray01(5),
      I1 => gray02(6),
      I2 => gray20(6),
      O => \tmp_y[14]_i_14_n_0\
    );
\tmp_y[14]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => gray01(4),
      I1 => gray02(5),
      I2 => gray20(5),
      O => \tmp_y[14]_i_15_n_0\
    );
\tmp_y[14]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => gray01(3),
      I1 => gray02(4),
      I2 => gray20(4),
      O => \tmp_y[14]_i_16_n_0\
    );
\tmp_y[14]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => gray01(2),
      I1 => gray02(3),
      I2 => gray20(3),
      O => \tmp_y[14]_i_17_n_0\
    );
\tmp_y[14]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_y[14]_i_14_n_0\,
      I1 => gray02(7),
      I2 => gray01(6),
      I3 => gray20(7),
      O => \tmp_y[14]_i_18_n_0\
    );
\tmp_y[14]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray01(5),
      I1 => gray02(6),
      I2 => gray20(6),
      I3 => \tmp_y[14]_i_15_n_0\,
      O => \tmp_y[14]_i_19_n_0\
    );
\tmp_y[14]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray01(4),
      I1 => gray02(5),
      I2 => gray20(5),
      I3 => \tmp_y[14]_i_16_n_0\,
      O => \tmp_y[14]_i_20_n_0\
    );
\tmp_y[14]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray01(3),
      I1 => gray02(4),
      I2 => gray20(4),
      I3 => \tmp_y[14]_i_17_n_0\,
      O => \tmp_y[14]_i_21_n_0\
    );
\tmp_y[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E80000E8"
    )
        port map (
      I0 => gray22(7),
      I1 => gray21(6),
      I2 => \tmp_y_reg[14]_i_8_n_4\,
      I3 => \tmp_y_reg[14]_i_2_n_7\,
      I4 => gray21(7),
      O => \tmp_y[14]_i_3_n_0\
    );
\tmp_y[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD4D444"
    )
        port map (
      I0 => gray00(7),
      I1 => \tmp_y[14]_i_11_n_0\,
      I2 => gray22(6),
      I3 => gray21(5),
      I4 => \tmp_y_reg[14]_i_8_n_5\,
      O => \tmp_y[14]_i_4_n_0\
    );
\tmp_y[14]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \tmp_y_reg[14]_i_2_n_6\,
      I1 => gray21(7),
      I2 => \tmp_y_reg[14]_i_2_n_7\,
      I3 => \tmp_y_reg[14]_i_2_n_1\,
      O => \tmp_y[14]_i_5_n_0\
    );
\tmp_y[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8FF00FF00E817"
    )
        port map (
      I0 => \tmp_y_reg[14]_i_8_n_4\,
      I1 => gray21(6),
      I2 => gray22(7),
      I3 => \tmp_y_reg[14]_i_2_n_6\,
      I4 => gray21(7),
      I5 => \tmp_y_reg[14]_i_2_n_7\,
      O => \tmp_y[14]_i_6_n_0\
    );
\tmp_y[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BD2D2B4D2B4B42D"
    )
        port map (
      I0 => \tmp_y[14]_i_12_n_0\,
      I1 => gray00(7),
      I2 => \tmp_y[14]_i_13_n_0\,
      I3 => \tmp_y_reg[14]_i_8_n_4\,
      I4 => gray21(6),
      I5 => gray22(7),
      O => \tmp_y[14]_i_7_n_0\
    );
\tmp_y[14]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gray01(7),
      O => \tmp_y[14]_i_9_n_0\
    );
\tmp_y[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => gray22(2),
      I1 => \tmp_y_reg[7]_i_13_n_5\,
      I2 => gray21(1),
      O => \tmp_y[3]_i_10_n_0\
    );
\tmp_y[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D77DD77DD77D4114"
    )
        port map (
      I0 => gray00(2),
      I1 => gray21(1),
      I2 => \tmp_y_reg[7]_i_13_n_5\,
      I3 => gray22(2),
      I4 => \tmp_y_reg[7]_i_13_n_6\,
      I5 => gray21(0),
      O => \tmp_y[3]_i_2_n_0\
    );
\tmp_y[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D44D"
    )
        port map (
      I0 => gray00(1),
      I1 => gray22(1),
      I2 => \tmp_y_reg[7]_i_13_n_6\,
      I3 => gray21(0),
      O => \tmp_y[3]_i_3_n_0\
    );
\tmp_y[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_y_reg[7]_i_13_n_6\,
      I1 => gray21(0),
      I2 => gray22(1),
      I3 => gray00(1),
      O => \tmp_y[3]_i_4_n_0\
    );
\tmp_y[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_y_reg[7]_i_13_n_7\,
      I1 => gray22(0),
      O => \tmp_y[3]_i_5_n_0\
    );
\tmp_y[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \tmp_y[3]_i_2_n_0\,
      I1 => \tmp_y[7]_i_14_n_0\,
      I2 => gray00(3),
      I3 => \tmp_y_reg[7]_i_13_n_5\,
      I4 => gray21(1),
      I5 => gray22(2),
      O => \tmp_y[3]_i_6_n_0\
    );
\tmp_y[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969669"
    )
        port map (
      I0 => \tmp_y[3]_i_3_n_0\,
      I1 => \tmp_y[3]_i_10_n_0\,
      I2 => gray00(2),
      I3 => gray21(0),
      I4 => \tmp_y_reg[7]_i_13_n_6\,
      O => \tmp_y[3]_i_7_n_0\
    );
\tmp_y[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696996"
    )
        port map (
      I0 => gray00(1),
      I1 => gray22(1),
      I2 => gray21(0),
      I3 => \tmp_y_reg[7]_i_13_n_6\,
      I4 => \tmp_y_reg[7]_i_13_n_7\,
      I5 => gray22(0),
      O => \tmp_y[3]_i_8_n_0\
    );
\tmp_y[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \tmp_y_reg[7]_i_13_n_7\,
      I1 => gray22(0),
      I2 => gray00(0),
      O => \tmp_y[3]_i_9_n_0\
    );
\tmp_y[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => gray22(6),
      I1 => \tmp_y_reg[14]_i_8_n_5\,
      I2 => gray21(5),
      O => \tmp_y[7]_i_10_n_0\
    );
\tmp_y[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => gray22(5),
      I1 => \tmp_y_reg[14]_i_8_n_6\,
      I2 => gray21(4),
      O => \tmp_y[7]_i_11_n_0\
    );
\tmp_y[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => gray22(4),
      I1 => \tmp_y_reg[14]_i_8_n_7\,
      I2 => gray21(3),
      O => \tmp_y[7]_i_12_n_0\
    );
\tmp_y[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => gray22(3),
      I1 => \tmp_y_reg[7]_i_13_n_4\,
      I2 => gray21(2),
      O => \tmp_y[7]_i_14_n_0\
    );
\tmp_y[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => gray01(1),
      I1 => gray02(2),
      I2 => gray20(2),
      O => \tmp_y[7]_i_15_n_0\
    );
\tmp_y[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => gray01(0),
      I1 => gray02(1),
      I2 => gray20(1),
      O => \tmp_y[7]_i_16_n_0\
    );
\tmp_y[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => gray20(0),
      I1 => gray02(0),
      O => \tmp_y[7]_i_17_n_0\
    );
\tmp_y[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray01(2),
      I1 => gray02(3),
      I2 => gray20(3),
      I3 => \tmp_y[7]_i_15_n_0\,
      O => \tmp_y[7]_i_18_n_0\
    );
\tmp_y[7]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray01(1),
      I1 => gray02(2),
      I2 => gray20(2),
      I3 => \tmp_y[7]_i_16_n_0\,
      O => \tmp_y[7]_i_19_n_0\
    );
\tmp_y[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD4D444"
    )
        port map (
      I0 => gray00(6),
      I1 => \tmp_y[7]_i_10_n_0\,
      I2 => gray22(5),
      I3 => gray21(4),
      I4 => \tmp_y_reg[14]_i_8_n_6\,
      O => \tmp_y[7]_i_2_n_0\
    );
\tmp_y[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => gray01(0),
      I1 => gray02(1),
      I2 => gray20(1),
      I3 => \tmp_y[7]_i_17_n_0\,
      O => \tmp_y[7]_i_20_n_0\
    );
\tmp_y[7]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gray20(0),
      I1 => gray02(0),
      O => \tmp_y[7]_i_21_n_0\
    );
\tmp_y[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD4D444"
    )
        port map (
      I0 => gray00(5),
      I1 => \tmp_y[7]_i_11_n_0\,
      I2 => gray22(4),
      I3 => gray21(3),
      I4 => \tmp_y_reg[14]_i_8_n_7\,
      O => \tmp_y[7]_i_3_n_0\
    );
\tmp_y[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD4D444"
    )
        port map (
      I0 => gray00(4),
      I1 => \tmp_y[7]_i_12_n_0\,
      I2 => gray22(3),
      I3 => gray21(2),
      I4 => \tmp_y_reg[7]_i_13_n_4\,
      O => \tmp_y[7]_i_4_n_0\
    );
\tmp_y[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD4D444"
    )
        port map (
      I0 => gray00(3),
      I1 => \tmp_y[7]_i_14_n_0\,
      I2 => gray22(2),
      I3 => gray21(1),
      I4 => \tmp_y_reg[7]_i_13_n_5\,
      O => \tmp_y[7]_i_5_n_0\
    );
\tmp_y[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \tmp_y[7]_i_2_n_0\,
      I1 => \tmp_y[14]_i_11_n_0\,
      I2 => gray00(7),
      I3 => \tmp_y_reg[14]_i_8_n_5\,
      I4 => gray21(5),
      I5 => gray22(6),
      O => \tmp_y[7]_i_6_n_0\
    );
\tmp_y[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \tmp_y[7]_i_3_n_0\,
      I1 => \tmp_y[7]_i_10_n_0\,
      I2 => gray00(6),
      I3 => \tmp_y_reg[14]_i_8_n_6\,
      I4 => gray21(4),
      I5 => gray22(5),
      O => \tmp_y[7]_i_7_n_0\
    );
\tmp_y[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \tmp_y[7]_i_4_n_0\,
      I1 => \tmp_y[7]_i_11_n_0\,
      I2 => gray00(5),
      I3 => \tmp_y_reg[14]_i_8_n_7\,
      I4 => gray21(3),
      I5 => gray22(4),
      O => \tmp_y[7]_i_8_n_0\
    );
\tmp_y[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \tmp_y[7]_i_5_n_0\,
      I1 => \tmp_y[7]_i_12_n_0\,
      I2 => gray00(4),
      I3 => \tmp_y_reg[7]_i_13_n_4\,
      I4 => gray21(2),
      I5 => gray22(3),
      O => \tmp_y[7]_i_9_n_0\
    );
\tmp_y_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => tmp_y0(0),
      Q => tmp_y(0),
      R => SR(0)
    );
\tmp_y_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => tmp_y0(10),
      Q => tmp_y(10),
      R => SR(0)
    );
\tmp_y_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => tmp_y0(14),
      Q => tmp_y(14),
      R => SR(0)
    );
\tmp_y_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_y_reg[7]_i_1_n_0\,
      CO(3) => \NLW_tmp_y_reg[14]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp_y_reg[14]_i_1_n_1\,
      CO(1) => \tmp_y_reg[14]_i_1_n_2\,
      CO(0) => \tmp_y_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_y_reg[14]_i_2_n_1\,
      DI(1) => \tmp_y[14]_i_3_n_0\,
      DI(0) => \tmp_y[14]_i_4_n_0\,
      O(3) => tmp_y0(14),
      O(2 downto 0) => tmp_y0(10 downto 8),
      S(3) => '1',
      S(2) => \tmp_y[14]_i_5_n_0\,
      S(1) => \tmp_y[14]_i_6_n_0\,
      S(0) => \tmp_y[14]_i_7_n_0\
    );
\tmp_y_reg[14]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_y_reg[14]_i_8_n_0\,
      CO(3) => \NLW_tmp_y_reg[14]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \tmp_y_reg[14]_i_2_n_1\,
      CO(1) => \NLW_tmp_y_reg[14]_i_2_CO_UNCONNECTED\(1),
      CO(0) => \tmp_y_reg[14]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => gray01(7),
      O(3 downto 2) => \NLW_tmp_y_reg[14]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \tmp_y_reg[14]_i_2_n_6\,
      O(0) => \tmp_y_reg[14]_i_2_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \tmp_y[14]_i_9_n_0\,
      S(0) => \tmp_y[14]_i_10_n_0\
    );
\tmp_y_reg[14]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_y_reg[7]_i_13_n_0\,
      CO(3) => \tmp_y_reg[14]_i_8_n_0\,
      CO(2) => \tmp_y_reg[14]_i_8_n_1\,
      CO(1) => \tmp_y_reg[14]_i_8_n_2\,
      CO(0) => \tmp_y_reg[14]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_y[14]_i_14_n_0\,
      DI(2) => \tmp_y[14]_i_15_n_0\,
      DI(1) => \tmp_y[14]_i_16_n_0\,
      DI(0) => \tmp_y[14]_i_17_n_0\,
      O(3) => \tmp_y_reg[14]_i_8_n_4\,
      O(2) => \tmp_y_reg[14]_i_8_n_5\,
      O(1) => \tmp_y_reg[14]_i_8_n_6\,
      O(0) => \tmp_y_reg[14]_i_8_n_7\,
      S(3) => \tmp_y[14]_i_18_n_0\,
      S(2) => \tmp_y[14]_i_19_n_0\,
      S(1) => \tmp_y[14]_i_20_n_0\,
      S(0) => \tmp_y[14]_i_21_n_0\
    );
\tmp_y_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => tmp_y0(1),
      Q => tmp_y(1),
      R => SR(0)
    );
\tmp_y_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => tmp_y0(2),
      Q => tmp_y(2),
      R => SR(0)
    );
\tmp_y_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => tmp_y0(3),
      Q => tmp_y(3),
      R => SR(0)
    );
\tmp_y_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_y_reg[3]_i_1_n_0\,
      CO(2) => \tmp_y_reg[3]_i_1_n_1\,
      CO(1) => \tmp_y_reg[3]_i_1_n_2\,
      CO(0) => \tmp_y_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_y[3]_i_2_n_0\,
      DI(2) => \tmp_y[3]_i_3_n_0\,
      DI(1) => \tmp_y[3]_i_4_n_0\,
      DI(0) => \tmp_y[3]_i_5_n_0\,
      O(3 downto 0) => tmp_y0(3 downto 0),
      S(3) => \tmp_y[3]_i_6_n_0\,
      S(2) => \tmp_y[3]_i_7_n_0\,
      S(1) => \tmp_y[3]_i_8_n_0\,
      S(0) => \tmp_y[3]_i_9_n_0\
    );
\tmp_y_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => tmp_y0(4),
      Q => tmp_y(4),
      R => SR(0)
    );
\tmp_y_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => tmp_y0(5),
      Q => tmp_y(5),
      R => SR(0)
    );
\tmp_y_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => tmp_y0(6),
      Q => tmp_y(6),
      R => SR(0)
    );
\tmp_y_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => tmp_y0(7),
      Q => tmp_y(7),
      R => SR(0)
    );
\tmp_y_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_y_reg[3]_i_1_n_0\,
      CO(3) => \tmp_y_reg[7]_i_1_n_0\,
      CO(2) => \tmp_y_reg[7]_i_1_n_1\,
      CO(1) => \tmp_y_reg[7]_i_1_n_2\,
      CO(0) => \tmp_y_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_y[7]_i_2_n_0\,
      DI(2) => \tmp_y[7]_i_3_n_0\,
      DI(1) => \tmp_y[7]_i_4_n_0\,
      DI(0) => \tmp_y[7]_i_5_n_0\,
      O(3 downto 0) => tmp_y0(7 downto 4),
      S(3) => \tmp_y[7]_i_6_n_0\,
      S(2) => \tmp_y[7]_i_7_n_0\,
      S(1) => \tmp_y[7]_i_8_n_0\,
      S(0) => \tmp_y[7]_i_9_n_0\
    );
\tmp_y_reg[7]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_y_reg[7]_i_13_n_0\,
      CO(2) => \tmp_y_reg[7]_i_13_n_1\,
      CO(1) => \tmp_y_reg[7]_i_13_n_2\,
      CO(0) => \tmp_y_reg[7]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_y[7]_i_15_n_0\,
      DI(2) => \tmp_y[7]_i_16_n_0\,
      DI(1) => \tmp_y[7]_i_17_n_0\,
      DI(0) => '0',
      O(3) => \tmp_y_reg[7]_i_13_n_4\,
      O(2) => \tmp_y_reg[7]_i_13_n_5\,
      O(1) => \tmp_y_reg[7]_i_13_n_6\,
      O(0) => \tmp_y_reg[7]_i_13_n_7\,
      S(3) => \tmp_y[7]_i_18_n_0\,
      S(2) => \tmp_y[7]_i_19_n_0\,
      S(1) => \tmp_y[7]_i_20_n_0\,
      S(0) => \tmp_y[7]_i_21_n_0\
    );
\tmp_y_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => tmp_y0(8),
      Q => tmp_y(8),
      R => SR(0)
    );
\tmp_y_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => tmp_y0(9),
      Q => tmp_y(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zsys_ImageProcess_0_0_unsharp is
  port (
    \green_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \green_reg[11]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \green_reg[11]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \green_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \green_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \green_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \green_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \green_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \green_reg[32]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \blue_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \blue_reg[11]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \blue_reg[11]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \blue_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \blue_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \blue_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \blue_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \blue_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \blue_reg[32]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \red_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[11]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[11]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[32]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Digit3_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Clock : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D01IN_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \D01IN_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D01IN_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \D02IN_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[3]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[3]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[3]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[3]_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[3]_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D01IN_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D01IN_reg[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \D01IN_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D01IN_reg[11]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \D02IN_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[11]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[11]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[11]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[11]_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[11]_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D01IN_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D01IN_reg[19]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \D01IN_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D01IN_reg[19]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \D02IN_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[19]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[19]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[19]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[19]_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[19]_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \D02IN_reg[3]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \D01IN_reg[11]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \D02IN_reg[11]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \D01IN_reg[19]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \D02IN_reg[19]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reset : in STD_LOGIC;
    \D11IN_reg[19]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \D11IN_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \D11IN_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \D11IN_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D11IN_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \D11IN_reg[8]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \D11IN_reg[14]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \D11IN_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D11IN_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \D11IN_reg[16]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \D11IN_reg[22]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \D11IN_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D11IN_reg[23]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zsys_ImageProcess_0_0_unsharp : entity is "unsharp";
end zsys_ImageProcess_0_0_unsharp;

architecture STRUCTURE of zsys_ImageProcess_0_0_unsharp is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal blue0 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \^blue8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \blue8[0]_i_1_n_0\ : STD_LOGIC;
  signal \blue8[1]_i_1_n_0\ : STD_LOGIC;
  signal \blue8[2]_i_1_n_0\ : STD_LOGIC;
  signal \blue8[3]_i_1_n_0\ : STD_LOGIC;
  signal \blue8[4]_i_1_n_0\ : STD_LOGIC;
  signal \blue8[5]_i_1_n_0\ : STD_LOGIC;
  signal \blue8[6]_i_1_n_0\ : STD_LOGIC;
  signal \blue8[7]_i_1_n_0\ : STD_LOGIC;
  signal \blue8[7]_i_2_n_0\ : STD_LOGIC;
  signal \blue8[7]_i_3_n_0\ : STD_LOGIC;
  signal \blue8[7]_i_4_n_0\ : STD_LOGIC;
  signal \blue8[7]_i_5_n_0\ : STD_LOGIC;
  signal \blue8__0_n_100\ : STD_LOGIC;
  signal \blue8__0_n_101\ : STD_LOGIC;
  signal \blue8__0_n_102\ : STD_LOGIC;
  signal \blue8__0_n_103\ : STD_LOGIC;
  signal \blue8__0_n_104\ : STD_LOGIC;
  signal \blue8__0_n_105\ : STD_LOGIC;
  signal \blue8__0_n_58\ : STD_LOGIC;
  signal \blue8__0_n_59\ : STD_LOGIC;
  signal \blue8__0_n_60\ : STD_LOGIC;
  signal \blue8__0_n_61\ : STD_LOGIC;
  signal \blue8__0_n_62\ : STD_LOGIC;
  signal \blue8__0_n_63\ : STD_LOGIC;
  signal \blue8__0_n_64\ : STD_LOGIC;
  signal \blue8__0_n_65\ : STD_LOGIC;
  signal \blue8__0_n_66\ : STD_LOGIC;
  signal \blue8__0_n_67\ : STD_LOGIC;
  signal \blue8__0_n_68\ : STD_LOGIC;
  signal \blue8__0_n_69\ : STD_LOGIC;
  signal \blue8__0_n_70\ : STD_LOGIC;
  signal \blue8__0_n_71\ : STD_LOGIC;
  signal \blue8__0_n_72\ : STD_LOGIC;
  signal \blue8__0_n_73\ : STD_LOGIC;
  signal \blue8__0_n_74\ : STD_LOGIC;
  signal \blue8__0_n_75\ : STD_LOGIC;
  signal \blue8__0_n_76\ : STD_LOGIC;
  signal \blue8__0_n_77\ : STD_LOGIC;
  signal \blue8__0_n_78\ : STD_LOGIC;
  signal \blue8__0_n_79\ : STD_LOGIC;
  signal \blue8__0_n_80\ : STD_LOGIC;
  signal \blue8__0_n_81\ : STD_LOGIC;
  signal \blue8__0_n_82\ : STD_LOGIC;
  signal \blue8__0_n_83\ : STD_LOGIC;
  signal \blue8__0_n_84\ : STD_LOGIC;
  signal \blue8__0_n_85\ : STD_LOGIC;
  signal \blue8__0_n_86\ : STD_LOGIC;
  signal \blue8__0_n_87\ : STD_LOGIC;
  signal \blue8__0_n_88\ : STD_LOGIC;
  signal \blue8__0_n_89\ : STD_LOGIC;
  signal \blue8__0_n_90\ : STD_LOGIC;
  signal \blue8__0_n_91\ : STD_LOGIC;
  signal \blue8__0_n_92\ : STD_LOGIC;
  signal \blue8__0_n_93\ : STD_LOGIC;
  signal \blue8__0_n_94\ : STD_LOGIC;
  signal \blue8__0_n_95\ : STD_LOGIC;
  signal \blue8__0_n_96\ : STD_LOGIC;
  signal \blue8__0_n_97\ : STD_LOGIC;
  signal \blue8__0_n_98\ : STD_LOGIC;
  signal \blue8__0_n_99\ : STD_LOGIC;
  signal blue8_n_100 : STD_LOGIC;
  signal blue8_n_101 : STD_LOGIC;
  signal blue8_n_102 : STD_LOGIC;
  signal blue8_n_103 : STD_LOGIC;
  signal blue8_n_104 : STD_LOGIC;
  signal blue8_n_105 : STD_LOGIC;
  signal blue8_n_106 : STD_LOGIC;
  signal blue8_n_107 : STD_LOGIC;
  signal blue8_n_108 : STD_LOGIC;
  signal blue8_n_109 : STD_LOGIC;
  signal blue8_n_110 : STD_LOGIC;
  signal blue8_n_111 : STD_LOGIC;
  signal blue8_n_112 : STD_LOGIC;
  signal blue8_n_113 : STD_LOGIC;
  signal blue8_n_114 : STD_LOGIC;
  signal blue8_n_115 : STD_LOGIC;
  signal blue8_n_116 : STD_LOGIC;
  signal blue8_n_117 : STD_LOGIC;
  signal blue8_n_118 : STD_LOGIC;
  signal blue8_n_119 : STD_LOGIC;
  signal blue8_n_120 : STD_LOGIC;
  signal blue8_n_121 : STD_LOGIC;
  signal blue8_n_122 : STD_LOGIC;
  signal blue8_n_123 : STD_LOGIC;
  signal blue8_n_124 : STD_LOGIC;
  signal blue8_n_125 : STD_LOGIC;
  signal blue8_n_126 : STD_LOGIC;
  signal blue8_n_127 : STD_LOGIC;
  signal blue8_n_128 : STD_LOGIC;
  signal blue8_n_129 : STD_LOGIC;
  signal blue8_n_130 : STD_LOGIC;
  signal blue8_n_131 : STD_LOGIC;
  signal blue8_n_132 : STD_LOGIC;
  signal blue8_n_133 : STD_LOGIC;
  signal blue8_n_134 : STD_LOGIC;
  signal blue8_n_135 : STD_LOGIC;
  signal blue8_n_136 : STD_LOGIC;
  signal blue8_n_137 : STD_LOGIC;
  signal blue8_n_138 : STD_LOGIC;
  signal blue8_n_139 : STD_LOGIC;
  signal blue8_n_140 : STD_LOGIC;
  signal blue8_n_141 : STD_LOGIC;
  signal blue8_n_142 : STD_LOGIC;
  signal blue8_n_143 : STD_LOGIC;
  signal blue8_n_144 : STD_LOGIC;
  signal blue8_n_145 : STD_LOGIC;
  signal blue8_n_146 : STD_LOGIC;
  signal blue8_n_147 : STD_LOGIC;
  signal blue8_n_148 : STD_LOGIC;
  signal blue8_n_149 : STD_LOGIC;
  signal blue8_n_150 : STD_LOGIC;
  signal blue8_n_151 : STD_LOGIC;
  signal blue8_n_152 : STD_LOGIC;
  signal blue8_n_153 : STD_LOGIC;
  signal blue8_n_58 : STD_LOGIC;
  signal blue8_n_59 : STD_LOGIC;
  signal blue8_n_60 : STD_LOGIC;
  signal blue8_n_61 : STD_LOGIC;
  signal blue8_n_62 : STD_LOGIC;
  signal blue8_n_63 : STD_LOGIC;
  signal blue8_n_64 : STD_LOGIC;
  signal blue8_n_65 : STD_LOGIC;
  signal blue8_n_66 : STD_LOGIC;
  signal blue8_n_67 : STD_LOGIC;
  signal blue8_n_68 : STD_LOGIC;
  signal blue8_n_69 : STD_LOGIC;
  signal blue8_n_70 : STD_LOGIC;
  signal blue8_n_71 : STD_LOGIC;
  signal blue8_n_72 : STD_LOGIC;
  signal blue8_n_73 : STD_LOGIC;
  signal blue8_n_74 : STD_LOGIC;
  signal blue8_n_75 : STD_LOGIC;
  signal blue8_n_76 : STD_LOGIC;
  signal blue8_n_77 : STD_LOGIC;
  signal blue8_n_78 : STD_LOGIC;
  signal blue8_n_79 : STD_LOGIC;
  signal blue8_n_80 : STD_LOGIC;
  signal blue8_n_81 : STD_LOGIC;
  signal blue8_n_82 : STD_LOGIC;
  signal blue8_n_83 : STD_LOGIC;
  signal blue8_n_84 : STD_LOGIC;
  signal blue8_n_85 : STD_LOGIC;
  signal blue8_n_86 : STD_LOGIC;
  signal blue8_n_87 : STD_LOGIC;
  signal blue8_n_88 : STD_LOGIC;
  signal blue8_n_89 : STD_LOGIC;
  signal blue8_n_90 : STD_LOGIC;
  signal blue8_n_91 : STD_LOGIC;
  signal blue8_n_92 : STD_LOGIC;
  signal blue8_n_93 : STD_LOGIC;
  signal blue8_n_94 : STD_LOGIC;
  signal blue8_n_95 : STD_LOGIC;
  signal blue8_n_96 : STD_LOGIC;
  signal blue8_n_97 : STD_LOGIC;
  signal blue8_n_98 : STD_LOGIC;
  signal blue8_n_99 : STD_LOGIC;
  signal \blue[11]_i_5_n_0\ : STD_LOGIC;
  signal \blue[11]_i_6_n_0\ : STD_LOGIC;
  signal \blue[11]_i_7_n_0\ : STD_LOGIC;
  signal \blue[11]_i_8_n_0\ : STD_LOGIC;
  signal \blue[15]_i_3_n_0\ : STD_LOGIC;
  signal \blue[15]_i_4_n_0\ : STD_LOGIC;
  signal \blue[15]_i_5_n_0\ : STD_LOGIC;
  signal \blue[15]_i_68_n_0\ : STD_LOGIC;
  signal \blue[15]_i_69_n_0\ : STD_LOGIC;
  signal \blue[15]_i_6_n_0\ : STD_LOGIC;
  signal \blue[15]_i_70_n_0\ : STD_LOGIC;
  signal \blue[15]_i_71_n_0\ : STD_LOGIC;
  signal \blue[19]_i_3_n_0\ : STD_LOGIC;
  signal \blue[19]_i_44_n_0\ : STD_LOGIC;
  signal \blue[19]_i_45_n_0\ : STD_LOGIC;
  signal \blue[19]_i_46_n_0\ : STD_LOGIC;
  signal \blue[19]_i_47_n_0\ : STD_LOGIC;
  signal \blue[19]_i_4_n_0\ : STD_LOGIC;
  signal \blue[19]_i_5_n_0\ : STD_LOGIC;
  signal \blue[19]_i_6_n_0\ : STD_LOGIC;
  signal \blue[23]_i_34_n_0\ : STD_LOGIC;
  signal \blue[23]_i_35_n_0\ : STD_LOGIC;
  signal \blue[23]_i_36_n_0\ : STD_LOGIC;
  signal \blue[23]_i_37_n_0\ : STD_LOGIC;
  signal \blue[23]_i_3_n_0\ : STD_LOGIC;
  signal \blue[23]_i_4_n_0\ : STD_LOGIC;
  signal \blue[23]_i_5_n_0\ : STD_LOGIC;
  signal \blue[23]_i_6_n_0\ : STD_LOGIC;
  signal \blue[27]_i_34_n_0\ : STD_LOGIC;
  signal \blue[27]_i_35_n_0\ : STD_LOGIC;
  signal \blue[27]_i_36_n_0\ : STD_LOGIC;
  signal \blue[27]_i_37_n_0\ : STD_LOGIC;
  signal \blue[27]_i_3_n_0\ : STD_LOGIC;
  signal \blue[27]_i_4_n_0\ : STD_LOGIC;
  signal \blue[27]_i_5_n_0\ : STD_LOGIC;
  signal \blue[27]_i_6_n_0\ : STD_LOGIC;
  signal \blue[31]_i_102_n_0\ : STD_LOGIC;
  signal \blue[31]_i_103_n_0\ : STD_LOGIC;
  signal \blue[31]_i_104_n_0\ : STD_LOGIC;
  signal \blue[31]_i_105_n_0\ : STD_LOGIC;
  signal \blue[31]_i_106_n_0\ : STD_LOGIC;
  signal \blue[31]_i_107_n_0\ : STD_LOGIC;
  signal \blue[31]_i_108_n_0\ : STD_LOGIC;
  signal \blue[31]_i_109_n_0\ : STD_LOGIC;
  signal \blue[31]_i_3_n_0\ : STD_LOGIC;
  signal \blue[31]_i_4_n_0\ : STD_LOGIC;
  signal \blue[31]_i_5_n_0\ : STD_LOGIC;
  signal \blue[31]_i_6_n_0\ : STD_LOGIC;
  signal \blue[31]_i_90_n_0\ : STD_LOGIC;
  signal \blue[31]_i_91_n_0\ : STD_LOGIC;
  signal \blue[31]_i_92_n_0\ : STD_LOGIC;
  signal \blue[31]_i_93_n_0\ : STD_LOGIC;
  signal \blue[31]_i_95_n_0\ : STD_LOGIC;
  signal \blue[31]_i_96_n_0\ : STD_LOGIC;
  signal \blue[31]_i_97_n_0\ : STD_LOGIC;
  signal \blue[31]_i_98_n_0\ : STD_LOGIC;
  signal \blue[32]_i_10_n_0\ : STD_LOGIC;
  signal \blue[32]_i_2_n_0\ : STD_LOGIC;
  signal \blue[3]_i_3_n_0\ : STD_LOGIC;
  signal \blue[3]_i_4_n_0\ : STD_LOGIC;
  signal \blue[3]_i_5_n_0\ : STD_LOGIC;
  signal \blue[3]_i_6_n_0\ : STD_LOGIC;
  signal \blue[7]_i_3_n_0\ : STD_LOGIC;
  signal \blue[7]_i_4_n_0\ : STD_LOGIC;
  signal \blue[7]_i_5_n_0\ : STD_LOGIC;
  signal \blue[7]_i_6_n_0\ : STD_LOGIC;
  signal \blue_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \blue_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \blue_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \blue_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \blue_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \blue_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \blue_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \blue_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \blue_reg[15]_i_47_n_0\ : STD_LOGIC;
  signal \blue_reg[15]_i_47_n_1\ : STD_LOGIC;
  signal \blue_reg[15]_i_47_n_2\ : STD_LOGIC;
  signal \blue_reg[15]_i_47_n_3\ : STD_LOGIC;
  signal \blue_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \blue_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \blue_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \blue_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \blue_reg[19]_i_35_n_0\ : STD_LOGIC;
  signal \blue_reg[19]_i_35_n_1\ : STD_LOGIC;
  signal \blue_reg[19]_i_35_n_2\ : STD_LOGIC;
  signal \blue_reg[19]_i_35_n_3\ : STD_LOGIC;
  signal \blue_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \blue_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \blue_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \blue_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \blue_reg[23]_i_33_n_0\ : STD_LOGIC;
  signal \blue_reg[23]_i_33_n_1\ : STD_LOGIC;
  signal \blue_reg[23]_i_33_n_2\ : STD_LOGIC;
  signal \blue_reg[23]_i_33_n_3\ : STD_LOGIC;
  signal \blue_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \blue_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \blue_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \blue_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \blue_reg[27]_i_33_n_0\ : STD_LOGIC;
  signal \blue_reg[27]_i_33_n_1\ : STD_LOGIC;
  signal \blue_reg[27]_i_33_n_2\ : STD_LOGIC;
  signal \blue_reg[27]_i_33_n_3\ : STD_LOGIC;
  signal \blue_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \blue_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \blue_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \blue_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \blue_reg[31]_i_79_n_0\ : STD_LOGIC;
  signal \blue_reg[31]_i_79_n_1\ : STD_LOGIC;
  signal \blue_reg[31]_i_79_n_2\ : STD_LOGIC;
  signal \blue_reg[31]_i_79_n_3\ : STD_LOGIC;
  signal \blue_reg[31]_i_81_n_0\ : STD_LOGIC;
  signal \blue_reg[31]_i_81_n_1\ : STD_LOGIC;
  signal \blue_reg[31]_i_81_n_2\ : STD_LOGIC;
  signal \blue_reg[31]_i_81_n_3\ : STD_LOGIC;
  signal \blue_reg[31]_i_83_n_0\ : STD_LOGIC;
  signal \blue_reg[31]_i_83_n_1\ : STD_LOGIC;
  signal \blue_reg[31]_i_83_n_2\ : STD_LOGIC;
  signal \blue_reg[31]_i_83_n_3\ : STD_LOGIC;
  signal \blue_reg[31]_i_85_n_0\ : STD_LOGIC;
  signal \blue_reg[31]_i_85_n_1\ : STD_LOGIC;
  signal \blue_reg[31]_i_85_n_2\ : STD_LOGIC;
  signal \blue_reg[31]_i_85_n_3\ : STD_LOGIC;
  signal \blue_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \blue_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \blue_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \blue_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \blue_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \blue_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \blue_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \blue_reg_n_0_[0]\ : STD_LOGIC;
  signal \blue_reg_n_0_[10]\ : STD_LOGIC;
  signal \blue_reg_n_0_[11]\ : STD_LOGIC;
  signal \blue_reg_n_0_[12]\ : STD_LOGIC;
  signal \blue_reg_n_0_[13]\ : STD_LOGIC;
  signal \blue_reg_n_0_[14]\ : STD_LOGIC;
  signal \blue_reg_n_0_[15]\ : STD_LOGIC;
  signal \blue_reg_n_0_[16]\ : STD_LOGIC;
  signal \blue_reg_n_0_[17]\ : STD_LOGIC;
  signal \blue_reg_n_0_[18]\ : STD_LOGIC;
  signal \blue_reg_n_0_[19]\ : STD_LOGIC;
  signal \blue_reg_n_0_[1]\ : STD_LOGIC;
  signal \blue_reg_n_0_[20]\ : STD_LOGIC;
  signal \blue_reg_n_0_[21]\ : STD_LOGIC;
  signal \blue_reg_n_0_[22]\ : STD_LOGIC;
  signal \blue_reg_n_0_[23]\ : STD_LOGIC;
  signal \blue_reg_n_0_[24]\ : STD_LOGIC;
  signal \blue_reg_n_0_[25]\ : STD_LOGIC;
  signal \blue_reg_n_0_[26]\ : STD_LOGIC;
  signal \blue_reg_n_0_[27]\ : STD_LOGIC;
  signal \blue_reg_n_0_[28]\ : STD_LOGIC;
  signal \blue_reg_n_0_[29]\ : STD_LOGIC;
  signal \blue_reg_n_0_[2]\ : STD_LOGIC;
  signal \blue_reg_n_0_[30]\ : STD_LOGIC;
  signal \blue_reg_n_0_[31]\ : STD_LOGIC;
  signal \blue_reg_n_0_[32]\ : STD_LOGIC;
  signal \blue_reg_n_0_[3]\ : STD_LOGIC;
  signal \blue_reg_n_0_[4]\ : STD_LOGIC;
  signal \blue_reg_n_0_[5]\ : STD_LOGIC;
  signal \blue_reg_n_0_[6]\ : STD_LOGIC;
  signal \blue_reg_n_0_[7]\ : STD_LOGIC;
  signal \blue_reg_n_0_[8]\ : STD_LOGIC;
  signal \blue_reg_n_0_[9]\ : STD_LOGIC;
  signal green0 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \^green8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \green8[0]_i_1_n_0\ : STD_LOGIC;
  signal \green8[1]_i_1_n_0\ : STD_LOGIC;
  signal \green8[2]_i_1_n_0\ : STD_LOGIC;
  signal \green8[3]_i_1_n_0\ : STD_LOGIC;
  signal \green8[4]_i_1_n_0\ : STD_LOGIC;
  signal \green8[5]_i_1_n_0\ : STD_LOGIC;
  signal \green8[6]_i_1_n_0\ : STD_LOGIC;
  signal \green8[7]_i_1_n_0\ : STD_LOGIC;
  signal \green8[7]_i_2_n_0\ : STD_LOGIC;
  signal \green8[7]_i_3_n_0\ : STD_LOGIC;
  signal \green8[7]_i_4_n_0\ : STD_LOGIC;
  signal \green8[7]_i_5_n_0\ : STD_LOGIC;
  signal \green8__0_n_100\ : STD_LOGIC;
  signal \green8__0_n_101\ : STD_LOGIC;
  signal \green8__0_n_102\ : STD_LOGIC;
  signal \green8__0_n_103\ : STD_LOGIC;
  signal \green8__0_n_104\ : STD_LOGIC;
  signal \green8__0_n_105\ : STD_LOGIC;
  signal \green8__0_n_58\ : STD_LOGIC;
  signal \green8__0_n_59\ : STD_LOGIC;
  signal \green8__0_n_60\ : STD_LOGIC;
  signal \green8__0_n_61\ : STD_LOGIC;
  signal \green8__0_n_62\ : STD_LOGIC;
  signal \green8__0_n_63\ : STD_LOGIC;
  signal \green8__0_n_64\ : STD_LOGIC;
  signal \green8__0_n_65\ : STD_LOGIC;
  signal \green8__0_n_66\ : STD_LOGIC;
  signal \green8__0_n_67\ : STD_LOGIC;
  signal \green8__0_n_68\ : STD_LOGIC;
  signal \green8__0_n_69\ : STD_LOGIC;
  signal \green8__0_n_70\ : STD_LOGIC;
  signal \green8__0_n_71\ : STD_LOGIC;
  signal \green8__0_n_72\ : STD_LOGIC;
  signal \green8__0_n_73\ : STD_LOGIC;
  signal \green8__0_n_74\ : STD_LOGIC;
  signal \green8__0_n_75\ : STD_LOGIC;
  signal \green8__0_n_76\ : STD_LOGIC;
  signal \green8__0_n_77\ : STD_LOGIC;
  signal \green8__0_n_78\ : STD_LOGIC;
  signal \green8__0_n_79\ : STD_LOGIC;
  signal \green8__0_n_80\ : STD_LOGIC;
  signal \green8__0_n_81\ : STD_LOGIC;
  signal \green8__0_n_82\ : STD_LOGIC;
  signal \green8__0_n_83\ : STD_LOGIC;
  signal \green8__0_n_84\ : STD_LOGIC;
  signal \green8__0_n_85\ : STD_LOGIC;
  signal \green8__0_n_86\ : STD_LOGIC;
  signal \green8__0_n_87\ : STD_LOGIC;
  signal \green8__0_n_88\ : STD_LOGIC;
  signal \green8__0_n_89\ : STD_LOGIC;
  signal \green8__0_n_90\ : STD_LOGIC;
  signal \green8__0_n_91\ : STD_LOGIC;
  signal \green8__0_n_92\ : STD_LOGIC;
  signal \green8__0_n_93\ : STD_LOGIC;
  signal \green8__0_n_94\ : STD_LOGIC;
  signal \green8__0_n_95\ : STD_LOGIC;
  signal \green8__0_n_96\ : STD_LOGIC;
  signal \green8__0_n_97\ : STD_LOGIC;
  signal \green8__0_n_98\ : STD_LOGIC;
  signal \green8__0_n_99\ : STD_LOGIC;
  signal green8_n_100 : STD_LOGIC;
  signal green8_n_101 : STD_LOGIC;
  signal green8_n_102 : STD_LOGIC;
  signal green8_n_103 : STD_LOGIC;
  signal green8_n_104 : STD_LOGIC;
  signal green8_n_105 : STD_LOGIC;
  signal green8_n_106 : STD_LOGIC;
  signal green8_n_107 : STD_LOGIC;
  signal green8_n_108 : STD_LOGIC;
  signal green8_n_109 : STD_LOGIC;
  signal green8_n_110 : STD_LOGIC;
  signal green8_n_111 : STD_LOGIC;
  signal green8_n_112 : STD_LOGIC;
  signal green8_n_113 : STD_LOGIC;
  signal green8_n_114 : STD_LOGIC;
  signal green8_n_115 : STD_LOGIC;
  signal green8_n_116 : STD_LOGIC;
  signal green8_n_117 : STD_LOGIC;
  signal green8_n_118 : STD_LOGIC;
  signal green8_n_119 : STD_LOGIC;
  signal green8_n_120 : STD_LOGIC;
  signal green8_n_121 : STD_LOGIC;
  signal green8_n_122 : STD_LOGIC;
  signal green8_n_123 : STD_LOGIC;
  signal green8_n_124 : STD_LOGIC;
  signal green8_n_125 : STD_LOGIC;
  signal green8_n_126 : STD_LOGIC;
  signal green8_n_127 : STD_LOGIC;
  signal green8_n_128 : STD_LOGIC;
  signal green8_n_129 : STD_LOGIC;
  signal green8_n_130 : STD_LOGIC;
  signal green8_n_131 : STD_LOGIC;
  signal green8_n_132 : STD_LOGIC;
  signal green8_n_133 : STD_LOGIC;
  signal green8_n_134 : STD_LOGIC;
  signal green8_n_135 : STD_LOGIC;
  signal green8_n_136 : STD_LOGIC;
  signal green8_n_137 : STD_LOGIC;
  signal green8_n_138 : STD_LOGIC;
  signal green8_n_139 : STD_LOGIC;
  signal green8_n_140 : STD_LOGIC;
  signal green8_n_141 : STD_LOGIC;
  signal green8_n_142 : STD_LOGIC;
  signal green8_n_143 : STD_LOGIC;
  signal green8_n_144 : STD_LOGIC;
  signal green8_n_145 : STD_LOGIC;
  signal green8_n_146 : STD_LOGIC;
  signal green8_n_147 : STD_LOGIC;
  signal green8_n_148 : STD_LOGIC;
  signal green8_n_149 : STD_LOGIC;
  signal green8_n_150 : STD_LOGIC;
  signal green8_n_151 : STD_LOGIC;
  signal green8_n_152 : STD_LOGIC;
  signal green8_n_153 : STD_LOGIC;
  signal green8_n_58 : STD_LOGIC;
  signal green8_n_59 : STD_LOGIC;
  signal green8_n_60 : STD_LOGIC;
  signal green8_n_61 : STD_LOGIC;
  signal green8_n_62 : STD_LOGIC;
  signal green8_n_63 : STD_LOGIC;
  signal green8_n_64 : STD_LOGIC;
  signal green8_n_65 : STD_LOGIC;
  signal green8_n_66 : STD_LOGIC;
  signal green8_n_67 : STD_LOGIC;
  signal green8_n_68 : STD_LOGIC;
  signal green8_n_69 : STD_LOGIC;
  signal green8_n_70 : STD_LOGIC;
  signal green8_n_71 : STD_LOGIC;
  signal green8_n_72 : STD_LOGIC;
  signal green8_n_73 : STD_LOGIC;
  signal green8_n_74 : STD_LOGIC;
  signal green8_n_75 : STD_LOGIC;
  signal green8_n_76 : STD_LOGIC;
  signal green8_n_77 : STD_LOGIC;
  signal green8_n_78 : STD_LOGIC;
  signal green8_n_79 : STD_LOGIC;
  signal green8_n_80 : STD_LOGIC;
  signal green8_n_81 : STD_LOGIC;
  signal green8_n_82 : STD_LOGIC;
  signal green8_n_83 : STD_LOGIC;
  signal green8_n_84 : STD_LOGIC;
  signal green8_n_85 : STD_LOGIC;
  signal green8_n_86 : STD_LOGIC;
  signal green8_n_87 : STD_LOGIC;
  signal green8_n_88 : STD_LOGIC;
  signal green8_n_89 : STD_LOGIC;
  signal green8_n_90 : STD_LOGIC;
  signal green8_n_91 : STD_LOGIC;
  signal green8_n_92 : STD_LOGIC;
  signal green8_n_93 : STD_LOGIC;
  signal green8_n_94 : STD_LOGIC;
  signal green8_n_95 : STD_LOGIC;
  signal green8_n_96 : STD_LOGIC;
  signal green8_n_97 : STD_LOGIC;
  signal green8_n_98 : STD_LOGIC;
  signal green8_n_99 : STD_LOGIC;
  signal \green[11]_i_5_n_0\ : STD_LOGIC;
  signal \green[11]_i_6_n_0\ : STD_LOGIC;
  signal \green[11]_i_7_n_0\ : STD_LOGIC;
  signal \green[11]_i_8_n_0\ : STD_LOGIC;
  signal \green[15]_i_3_n_0\ : STD_LOGIC;
  signal \green[15]_i_4_n_0\ : STD_LOGIC;
  signal \green[15]_i_5_n_0\ : STD_LOGIC;
  signal \green[15]_i_68_n_0\ : STD_LOGIC;
  signal \green[15]_i_69_n_0\ : STD_LOGIC;
  signal \green[15]_i_6_n_0\ : STD_LOGIC;
  signal \green[15]_i_70_n_0\ : STD_LOGIC;
  signal \green[15]_i_71_n_0\ : STD_LOGIC;
  signal \green[19]_i_3_n_0\ : STD_LOGIC;
  signal \green[19]_i_44_n_0\ : STD_LOGIC;
  signal \green[19]_i_45_n_0\ : STD_LOGIC;
  signal \green[19]_i_46_n_0\ : STD_LOGIC;
  signal \green[19]_i_47_n_0\ : STD_LOGIC;
  signal \green[19]_i_4_n_0\ : STD_LOGIC;
  signal \green[19]_i_5_n_0\ : STD_LOGIC;
  signal \green[19]_i_6_n_0\ : STD_LOGIC;
  signal \green[23]_i_34_n_0\ : STD_LOGIC;
  signal \green[23]_i_35_n_0\ : STD_LOGIC;
  signal \green[23]_i_36_n_0\ : STD_LOGIC;
  signal \green[23]_i_37_n_0\ : STD_LOGIC;
  signal \green[23]_i_3_n_0\ : STD_LOGIC;
  signal \green[23]_i_4_n_0\ : STD_LOGIC;
  signal \green[23]_i_5_n_0\ : STD_LOGIC;
  signal \green[23]_i_6_n_0\ : STD_LOGIC;
  signal \green[27]_i_34_n_0\ : STD_LOGIC;
  signal \green[27]_i_35_n_0\ : STD_LOGIC;
  signal \green[27]_i_36_n_0\ : STD_LOGIC;
  signal \green[27]_i_37_n_0\ : STD_LOGIC;
  signal \green[27]_i_3_n_0\ : STD_LOGIC;
  signal \green[27]_i_4_n_0\ : STD_LOGIC;
  signal \green[27]_i_5_n_0\ : STD_LOGIC;
  signal \green[27]_i_6_n_0\ : STD_LOGIC;
  signal \green[31]_i_102_n_0\ : STD_LOGIC;
  signal \green[31]_i_103_n_0\ : STD_LOGIC;
  signal \green[31]_i_104_n_0\ : STD_LOGIC;
  signal \green[31]_i_105_n_0\ : STD_LOGIC;
  signal \green[31]_i_106_n_0\ : STD_LOGIC;
  signal \green[31]_i_107_n_0\ : STD_LOGIC;
  signal \green[31]_i_108_n_0\ : STD_LOGIC;
  signal \green[31]_i_109_n_0\ : STD_LOGIC;
  signal \green[31]_i_3_n_0\ : STD_LOGIC;
  signal \green[31]_i_4_n_0\ : STD_LOGIC;
  signal \green[31]_i_5_n_0\ : STD_LOGIC;
  signal \green[31]_i_6_n_0\ : STD_LOGIC;
  signal \green[31]_i_90_n_0\ : STD_LOGIC;
  signal \green[31]_i_91_n_0\ : STD_LOGIC;
  signal \green[31]_i_92_n_0\ : STD_LOGIC;
  signal \green[31]_i_93_n_0\ : STD_LOGIC;
  signal \green[31]_i_95_n_0\ : STD_LOGIC;
  signal \green[31]_i_96_n_0\ : STD_LOGIC;
  signal \green[31]_i_97_n_0\ : STD_LOGIC;
  signal \green[31]_i_98_n_0\ : STD_LOGIC;
  signal \green[32]_i_10_n_0\ : STD_LOGIC;
  signal \green[32]_i_2_n_0\ : STD_LOGIC;
  signal \green[3]_i_3_n_0\ : STD_LOGIC;
  signal \green[3]_i_4_n_0\ : STD_LOGIC;
  signal \green[3]_i_5_n_0\ : STD_LOGIC;
  signal \green[3]_i_6_n_0\ : STD_LOGIC;
  signal \green[7]_i_3_n_0\ : STD_LOGIC;
  signal \green[7]_i_4_n_0\ : STD_LOGIC;
  signal \green[7]_i_5_n_0\ : STD_LOGIC;
  signal \green[7]_i_6_n_0\ : STD_LOGIC;
  signal \green_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \green_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \green_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \green_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \green_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \green_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \green_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \green_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \green_reg[15]_i_47_n_0\ : STD_LOGIC;
  signal \green_reg[15]_i_47_n_1\ : STD_LOGIC;
  signal \green_reg[15]_i_47_n_2\ : STD_LOGIC;
  signal \green_reg[15]_i_47_n_3\ : STD_LOGIC;
  signal \green_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \green_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \green_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \green_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \green_reg[19]_i_35_n_0\ : STD_LOGIC;
  signal \green_reg[19]_i_35_n_1\ : STD_LOGIC;
  signal \green_reg[19]_i_35_n_2\ : STD_LOGIC;
  signal \green_reg[19]_i_35_n_3\ : STD_LOGIC;
  signal \green_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \green_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \green_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \green_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \green_reg[23]_i_33_n_0\ : STD_LOGIC;
  signal \green_reg[23]_i_33_n_1\ : STD_LOGIC;
  signal \green_reg[23]_i_33_n_2\ : STD_LOGIC;
  signal \green_reg[23]_i_33_n_3\ : STD_LOGIC;
  signal \green_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \green_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \green_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \green_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \green_reg[27]_i_33_n_0\ : STD_LOGIC;
  signal \green_reg[27]_i_33_n_1\ : STD_LOGIC;
  signal \green_reg[27]_i_33_n_2\ : STD_LOGIC;
  signal \green_reg[27]_i_33_n_3\ : STD_LOGIC;
  signal \green_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \green_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \green_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \green_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \green_reg[31]_i_79_n_0\ : STD_LOGIC;
  signal \green_reg[31]_i_79_n_1\ : STD_LOGIC;
  signal \green_reg[31]_i_79_n_2\ : STD_LOGIC;
  signal \green_reg[31]_i_79_n_3\ : STD_LOGIC;
  signal \green_reg[31]_i_81_n_0\ : STD_LOGIC;
  signal \green_reg[31]_i_81_n_1\ : STD_LOGIC;
  signal \green_reg[31]_i_81_n_2\ : STD_LOGIC;
  signal \green_reg[31]_i_81_n_3\ : STD_LOGIC;
  signal \green_reg[31]_i_83_n_0\ : STD_LOGIC;
  signal \green_reg[31]_i_83_n_1\ : STD_LOGIC;
  signal \green_reg[31]_i_83_n_2\ : STD_LOGIC;
  signal \green_reg[31]_i_83_n_3\ : STD_LOGIC;
  signal \green_reg[31]_i_85_n_0\ : STD_LOGIC;
  signal \green_reg[31]_i_85_n_1\ : STD_LOGIC;
  signal \green_reg[31]_i_85_n_2\ : STD_LOGIC;
  signal \green_reg[31]_i_85_n_3\ : STD_LOGIC;
  signal \green_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \green_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \green_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \green_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \green_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \green_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \green_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \green_reg_n_0_[0]\ : STD_LOGIC;
  signal \green_reg_n_0_[10]\ : STD_LOGIC;
  signal \green_reg_n_0_[11]\ : STD_LOGIC;
  signal \green_reg_n_0_[12]\ : STD_LOGIC;
  signal \green_reg_n_0_[13]\ : STD_LOGIC;
  signal \green_reg_n_0_[14]\ : STD_LOGIC;
  signal \green_reg_n_0_[15]\ : STD_LOGIC;
  signal \green_reg_n_0_[16]\ : STD_LOGIC;
  signal \green_reg_n_0_[17]\ : STD_LOGIC;
  signal \green_reg_n_0_[18]\ : STD_LOGIC;
  signal \green_reg_n_0_[19]\ : STD_LOGIC;
  signal \green_reg_n_0_[1]\ : STD_LOGIC;
  signal \green_reg_n_0_[20]\ : STD_LOGIC;
  signal \green_reg_n_0_[21]\ : STD_LOGIC;
  signal \green_reg_n_0_[22]\ : STD_LOGIC;
  signal \green_reg_n_0_[23]\ : STD_LOGIC;
  signal \green_reg_n_0_[24]\ : STD_LOGIC;
  signal \green_reg_n_0_[25]\ : STD_LOGIC;
  signal \green_reg_n_0_[26]\ : STD_LOGIC;
  signal \green_reg_n_0_[27]\ : STD_LOGIC;
  signal \green_reg_n_0_[28]\ : STD_LOGIC;
  signal \green_reg_n_0_[29]\ : STD_LOGIC;
  signal \green_reg_n_0_[2]\ : STD_LOGIC;
  signal \green_reg_n_0_[30]\ : STD_LOGIC;
  signal \green_reg_n_0_[31]\ : STD_LOGIC;
  signal \green_reg_n_0_[32]\ : STD_LOGIC;
  signal \green_reg_n_0_[3]\ : STD_LOGIC;
  signal \green_reg_n_0_[4]\ : STD_LOGIC;
  signal \green_reg_n_0_[5]\ : STD_LOGIC;
  signal \green_reg_n_0_[6]\ : STD_LOGIC;
  signal \green_reg_n_0_[7]\ : STD_LOGIC;
  signal \green_reg_n_0_[8]\ : STD_LOGIC;
  signal \green_reg_n_0_[9]\ : STD_LOGIC;
  signal red0 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \^red8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \red8[0]_i_1_n_0\ : STD_LOGIC;
  signal \red8[1]_i_1_n_0\ : STD_LOGIC;
  signal \red8[2]_i_1_n_0\ : STD_LOGIC;
  signal \red8[3]_i_1_n_0\ : STD_LOGIC;
  signal \red8[4]_i_1_n_0\ : STD_LOGIC;
  signal \red8[5]_i_1_n_0\ : STD_LOGIC;
  signal \red8[6]_i_1_n_0\ : STD_LOGIC;
  signal \red8[7]_i_1_n_0\ : STD_LOGIC;
  signal \red8[7]_i_2_n_0\ : STD_LOGIC;
  signal \red8[7]_i_3_n_0\ : STD_LOGIC;
  signal \red8[7]_i_4_n_0\ : STD_LOGIC;
  signal \red8[7]_i_5_n_0\ : STD_LOGIC;
  signal \red8__0_n_100\ : STD_LOGIC;
  signal \red8__0_n_101\ : STD_LOGIC;
  signal \red8__0_n_102\ : STD_LOGIC;
  signal \red8__0_n_103\ : STD_LOGIC;
  signal \red8__0_n_104\ : STD_LOGIC;
  signal \red8__0_n_105\ : STD_LOGIC;
  signal \red8__0_n_58\ : STD_LOGIC;
  signal \red8__0_n_59\ : STD_LOGIC;
  signal \red8__0_n_60\ : STD_LOGIC;
  signal \red8__0_n_61\ : STD_LOGIC;
  signal \red8__0_n_62\ : STD_LOGIC;
  signal \red8__0_n_63\ : STD_LOGIC;
  signal \red8__0_n_64\ : STD_LOGIC;
  signal \red8__0_n_65\ : STD_LOGIC;
  signal \red8__0_n_66\ : STD_LOGIC;
  signal \red8__0_n_67\ : STD_LOGIC;
  signal \red8__0_n_68\ : STD_LOGIC;
  signal \red8__0_n_69\ : STD_LOGIC;
  signal \red8__0_n_70\ : STD_LOGIC;
  signal \red8__0_n_71\ : STD_LOGIC;
  signal \red8__0_n_72\ : STD_LOGIC;
  signal \red8__0_n_73\ : STD_LOGIC;
  signal \red8__0_n_74\ : STD_LOGIC;
  signal \red8__0_n_75\ : STD_LOGIC;
  signal \red8__0_n_76\ : STD_LOGIC;
  signal \red8__0_n_77\ : STD_LOGIC;
  signal \red8__0_n_78\ : STD_LOGIC;
  signal \red8__0_n_79\ : STD_LOGIC;
  signal \red8__0_n_80\ : STD_LOGIC;
  signal \red8__0_n_81\ : STD_LOGIC;
  signal \red8__0_n_82\ : STD_LOGIC;
  signal \red8__0_n_83\ : STD_LOGIC;
  signal \red8__0_n_84\ : STD_LOGIC;
  signal \red8__0_n_85\ : STD_LOGIC;
  signal \red8__0_n_86\ : STD_LOGIC;
  signal \red8__0_n_87\ : STD_LOGIC;
  signal \red8__0_n_88\ : STD_LOGIC;
  signal \red8__0_n_89\ : STD_LOGIC;
  signal \red8__0_n_90\ : STD_LOGIC;
  signal \red8__0_n_91\ : STD_LOGIC;
  signal \red8__0_n_92\ : STD_LOGIC;
  signal \red8__0_n_93\ : STD_LOGIC;
  signal \red8__0_n_94\ : STD_LOGIC;
  signal \red8__0_n_95\ : STD_LOGIC;
  signal \red8__0_n_96\ : STD_LOGIC;
  signal \red8__0_n_97\ : STD_LOGIC;
  signal \red8__0_n_98\ : STD_LOGIC;
  signal \red8__0_n_99\ : STD_LOGIC;
  signal red8_n_100 : STD_LOGIC;
  signal red8_n_101 : STD_LOGIC;
  signal red8_n_102 : STD_LOGIC;
  signal red8_n_103 : STD_LOGIC;
  signal red8_n_104 : STD_LOGIC;
  signal red8_n_105 : STD_LOGIC;
  signal red8_n_106 : STD_LOGIC;
  signal red8_n_107 : STD_LOGIC;
  signal red8_n_108 : STD_LOGIC;
  signal red8_n_109 : STD_LOGIC;
  signal red8_n_110 : STD_LOGIC;
  signal red8_n_111 : STD_LOGIC;
  signal red8_n_112 : STD_LOGIC;
  signal red8_n_113 : STD_LOGIC;
  signal red8_n_114 : STD_LOGIC;
  signal red8_n_115 : STD_LOGIC;
  signal red8_n_116 : STD_LOGIC;
  signal red8_n_117 : STD_LOGIC;
  signal red8_n_118 : STD_LOGIC;
  signal red8_n_119 : STD_LOGIC;
  signal red8_n_120 : STD_LOGIC;
  signal red8_n_121 : STD_LOGIC;
  signal red8_n_122 : STD_LOGIC;
  signal red8_n_123 : STD_LOGIC;
  signal red8_n_124 : STD_LOGIC;
  signal red8_n_125 : STD_LOGIC;
  signal red8_n_126 : STD_LOGIC;
  signal red8_n_127 : STD_LOGIC;
  signal red8_n_128 : STD_LOGIC;
  signal red8_n_129 : STD_LOGIC;
  signal red8_n_130 : STD_LOGIC;
  signal red8_n_131 : STD_LOGIC;
  signal red8_n_132 : STD_LOGIC;
  signal red8_n_133 : STD_LOGIC;
  signal red8_n_134 : STD_LOGIC;
  signal red8_n_135 : STD_LOGIC;
  signal red8_n_136 : STD_LOGIC;
  signal red8_n_137 : STD_LOGIC;
  signal red8_n_138 : STD_LOGIC;
  signal red8_n_139 : STD_LOGIC;
  signal red8_n_140 : STD_LOGIC;
  signal red8_n_141 : STD_LOGIC;
  signal red8_n_142 : STD_LOGIC;
  signal red8_n_143 : STD_LOGIC;
  signal red8_n_144 : STD_LOGIC;
  signal red8_n_145 : STD_LOGIC;
  signal red8_n_146 : STD_LOGIC;
  signal red8_n_147 : STD_LOGIC;
  signal red8_n_148 : STD_LOGIC;
  signal red8_n_149 : STD_LOGIC;
  signal red8_n_150 : STD_LOGIC;
  signal red8_n_151 : STD_LOGIC;
  signal red8_n_152 : STD_LOGIC;
  signal red8_n_153 : STD_LOGIC;
  signal red8_n_58 : STD_LOGIC;
  signal red8_n_59 : STD_LOGIC;
  signal red8_n_60 : STD_LOGIC;
  signal red8_n_61 : STD_LOGIC;
  signal red8_n_62 : STD_LOGIC;
  signal red8_n_63 : STD_LOGIC;
  signal red8_n_64 : STD_LOGIC;
  signal red8_n_65 : STD_LOGIC;
  signal red8_n_66 : STD_LOGIC;
  signal red8_n_67 : STD_LOGIC;
  signal red8_n_68 : STD_LOGIC;
  signal red8_n_69 : STD_LOGIC;
  signal red8_n_70 : STD_LOGIC;
  signal red8_n_71 : STD_LOGIC;
  signal red8_n_72 : STD_LOGIC;
  signal red8_n_73 : STD_LOGIC;
  signal red8_n_74 : STD_LOGIC;
  signal red8_n_75 : STD_LOGIC;
  signal red8_n_76 : STD_LOGIC;
  signal red8_n_77 : STD_LOGIC;
  signal red8_n_78 : STD_LOGIC;
  signal red8_n_79 : STD_LOGIC;
  signal red8_n_80 : STD_LOGIC;
  signal red8_n_81 : STD_LOGIC;
  signal red8_n_82 : STD_LOGIC;
  signal red8_n_83 : STD_LOGIC;
  signal red8_n_84 : STD_LOGIC;
  signal red8_n_85 : STD_LOGIC;
  signal red8_n_86 : STD_LOGIC;
  signal red8_n_87 : STD_LOGIC;
  signal red8_n_88 : STD_LOGIC;
  signal red8_n_89 : STD_LOGIC;
  signal red8_n_90 : STD_LOGIC;
  signal red8_n_91 : STD_LOGIC;
  signal red8_n_92 : STD_LOGIC;
  signal red8_n_93 : STD_LOGIC;
  signal red8_n_94 : STD_LOGIC;
  signal red8_n_95 : STD_LOGIC;
  signal red8_n_96 : STD_LOGIC;
  signal red8_n_97 : STD_LOGIC;
  signal red8_n_98 : STD_LOGIC;
  signal red8_n_99 : STD_LOGIC;
  signal \red[11]_i_5_n_0\ : STD_LOGIC;
  signal \red[11]_i_6_n_0\ : STD_LOGIC;
  signal \red[11]_i_7_n_0\ : STD_LOGIC;
  signal \red[11]_i_8_n_0\ : STD_LOGIC;
  signal \red[15]_i_3_n_0\ : STD_LOGIC;
  signal \red[15]_i_4_n_0\ : STD_LOGIC;
  signal \red[15]_i_5_n_0\ : STD_LOGIC;
  signal \red[15]_i_68_n_0\ : STD_LOGIC;
  signal \red[15]_i_69_n_0\ : STD_LOGIC;
  signal \red[15]_i_6_n_0\ : STD_LOGIC;
  signal \red[15]_i_70_n_0\ : STD_LOGIC;
  signal \red[15]_i_71_n_0\ : STD_LOGIC;
  signal \red[19]_i_3_n_0\ : STD_LOGIC;
  signal \red[19]_i_44_n_0\ : STD_LOGIC;
  signal \red[19]_i_45_n_0\ : STD_LOGIC;
  signal \red[19]_i_46_n_0\ : STD_LOGIC;
  signal \red[19]_i_47_n_0\ : STD_LOGIC;
  signal \red[19]_i_4_n_0\ : STD_LOGIC;
  signal \red[19]_i_5_n_0\ : STD_LOGIC;
  signal \red[19]_i_6_n_0\ : STD_LOGIC;
  signal \red[23]_i_34_n_0\ : STD_LOGIC;
  signal \red[23]_i_35_n_0\ : STD_LOGIC;
  signal \red[23]_i_36_n_0\ : STD_LOGIC;
  signal \red[23]_i_37_n_0\ : STD_LOGIC;
  signal \red[23]_i_3_n_0\ : STD_LOGIC;
  signal \red[23]_i_4_n_0\ : STD_LOGIC;
  signal \red[23]_i_5_n_0\ : STD_LOGIC;
  signal \red[23]_i_6_n_0\ : STD_LOGIC;
  signal \red[27]_i_34_n_0\ : STD_LOGIC;
  signal \red[27]_i_35_n_0\ : STD_LOGIC;
  signal \red[27]_i_36_n_0\ : STD_LOGIC;
  signal \red[27]_i_37_n_0\ : STD_LOGIC;
  signal \red[27]_i_3_n_0\ : STD_LOGIC;
  signal \red[27]_i_4_n_0\ : STD_LOGIC;
  signal \red[27]_i_5_n_0\ : STD_LOGIC;
  signal \red[27]_i_6_n_0\ : STD_LOGIC;
  signal \red[31]_i_102_n_0\ : STD_LOGIC;
  signal \red[31]_i_103_n_0\ : STD_LOGIC;
  signal \red[31]_i_104_n_0\ : STD_LOGIC;
  signal \red[31]_i_105_n_0\ : STD_LOGIC;
  signal \red[31]_i_106_n_0\ : STD_LOGIC;
  signal \red[31]_i_107_n_0\ : STD_LOGIC;
  signal \red[31]_i_108_n_0\ : STD_LOGIC;
  signal \red[31]_i_109_n_0\ : STD_LOGIC;
  signal \red[31]_i_3_n_0\ : STD_LOGIC;
  signal \red[31]_i_4_n_0\ : STD_LOGIC;
  signal \red[31]_i_5_n_0\ : STD_LOGIC;
  signal \red[31]_i_6_n_0\ : STD_LOGIC;
  signal \red[31]_i_90_n_0\ : STD_LOGIC;
  signal \red[31]_i_91_n_0\ : STD_LOGIC;
  signal \red[31]_i_92_n_0\ : STD_LOGIC;
  signal \red[31]_i_93_n_0\ : STD_LOGIC;
  signal \red[31]_i_95_n_0\ : STD_LOGIC;
  signal \red[31]_i_96_n_0\ : STD_LOGIC;
  signal \red[31]_i_97_n_0\ : STD_LOGIC;
  signal \red[31]_i_98_n_0\ : STD_LOGIC;
  signal \red[32]_i_10_n_0\ : STD_LOGIC;
  signal \red[32]_i_2_n_0\ : STD_LOGIC;
  signal \red[3]_i_3_n_0\ : STD_LOGIC;
  signal \red[3]_i_4_n_0\ : STD_LOGIC;
  signal \red[3]_i_5_n_0\ : STD_LOGIC;
  signal \red[3]_i_6_n_0\ : STD_LOGIC;
  signal \red[7]_i_3_n_0\ : STD_LOGIC;
  signal \red[7]_i_4_n_0\ : STD_LOGIC;
  signal \red[7]_i_5_n_0\ : STD_LOGIC;
  signal \red[7]_i_6_n_0\ : STD_LOGIC;
  signal \red_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \red_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \red_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \red_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \red_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \red_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \red_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \red_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \red_reg[15]_i_47_n_0\ : STD_LOGIC;
  signal \red_reg[15]_i_47_n_1\ : STD_LOGIC;
  signal \red_reg[15]_i_47_n_2\ : STD_LOGIC;
  signal \red_reg[15]_i_47_n_3\ : STD_LOGIC;
  signal \red_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \red_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \red_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \red_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \red_reg[19]_i_35_n_0\ : STD_LOGIC;
  signal \red_reg[19]_i_35_n_1\ : STD_LOGIC;
  signal \red_reg[19]_i_35_n_2\ : STD_LOGIC;
  signal \red_reg[19]_i_35_n_3\ : STD_LOGIC;
  signal \red_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \red_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \red_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \red_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \red_reg[23]_i_33_n_0\ : STD_LOGIC;
  signal \red_reg[23]_i_33_n_1\ : STD_LOGIC;
  signal \red_reg[23]_i_33_n_2\ : STD_LOGIC;
  signal \red_reg[23]_i_33_n_3\ : STD_LOGIC;
  signal \red_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \red_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \red_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \red_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \red_reg[27]_i_33_n_0\ : STD_LOGIC;
  signal \red_reg[27]_i_33_n_1\ : STD_LOGIC;
  signal \red_reg[27]_i_33_n_2\ : STD_LOGIC;
  signal \red_reg[27]_i_33_n_3\ : STD_LOGIC;
  signal \red_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \red_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \red_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \red_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \red_reg[31]_i_79_n_0\ : STD_LOGIC;
  signal \red_reg[31]_i_79_n_1\ : STD_LOGIC;
  signal \red_reg[31]_i_79_n_2\ : STD_LOGIC;
  signal \red_reg[31]_i_79_n_3\ : STD_LOGIC;
  signal \red_reg[31]_i_81_n_0\ : STD_LOGIC;
  signal \red_reg[31]_i_81_n_1\ : STD_LOGIC;
  signal \red_reg[31]_i_81_n_2\ : STD_LOGIC;
  signal \red_reg[31]_i_81_n_3\ : STD_LOGIC;
  signal \red_reg[31]_i_83_n_0\ : STD_LOGIC;
  signal \red_reg[31]_i_83_n_1\ : STD_LOGIC;
  signal \red_reg[31]_i_83_n_2\ : STD_LOGIC;
  signal \red_reg[31]_i_83_n_3\ : STD_LOGIC;
  signal \red_reg[31]_i_85_n_0\ : STD_LOGIC;
  signal \red_reg[31]_i_85_n_1\ : STD_LOGIC;
  signal \red_reg[31]_i_85_n_2\ : STD_LOGIC;
  signal \red_reg[31]_i_85_n_3\ : STD_LOGIC;
  signal \red_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \red_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \red_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \red_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \red_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \red_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \red_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \red_reg_n_0_[0]\ : STD_LOGIC;
  signal \red_reg_n_0_[10]\ : STD_LOGIC;
  signal \red_reg_n_0_[11]\ : STD_LOGIC;
  signal \red_reg_n_0_[12]\ : STD_LOGIC;
  signal \red_reg_n_0_[13]\ : STD_LOGIC;
  signal \red_reg_n_0_[14]\ : STD_LOGIC;
  signal \red_reg_n_0_[15]\ : STD_LOGIC;
  signal \red_reg_n_0_[16]\ : STD_LOGIC;
  signal \red_reg_n_0_[17]\ : STD_LOGIC;
  signal \red_reg_n_0_[18]\ : STD_LOGIC;
  signal \red_reg_n_0_[19]\ : STD_LOGIC;
  signal \red_reg_n_0_[1]\ : STD_LOGIC;
  signal \red_reg_n_0_[20]\ : STD_LOGIC;
  signal \red_reg_n_0_[21]\ : STD_LOGIC;
  signal \red_reg_n_0_[22]\ : STD_LOGIC;
  signal \red_reg_n_0_[23]\ : STD_LOGIC;
  signal \red_reg_n_0_[24]\ : STD_LOGIC;
  signal \red_reg_n_0_[25]\ : STD_LOGIC;
  signal \red_reg_n_0_[26]\ : STD_LOGIC;
  signal \red_reg_n_0_[27]\ : STD_LOGIC;
  signal \red_reg_n_0_[28]\ : STD_LOGIC;
  signal \red_reg_n_0_[29]\ : STD_LOGIC;
  signal \red_reg_n_0_[2]\ : STD_LOGIC;
  signal \red_reg_n_0_[30]\ : STD_LOGIC;
  signal \red_reg_n_0_[31]\ : STD_LOGIC;
  signal \red_reg_n_0_[32]\ : STD_LOGIC;
  signal \red_reg_n_0_[3]\ : STD_LOGIC;
  signal \red_reg_n_0_[4]\ : STD_LOGIC;
  signal \red_reg_n_0_[5]\ : STD_LOGIC;
  signal \red_reg_n_0_[6]\ : STD_LOGIC;
  signal \red_reg_n_0_[7]\ : STD_LOGIC;
  signal \red_reg_n_0_[8]\ : STD_LOGIC;
  signal \red_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_blue8_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_blue8_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_blue8_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_blue8_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_blue8_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_blue8_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_blue8_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_blue8_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_blue8_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_blue8__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_blue8__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_blue8__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_blue8__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_blue8__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_blue8__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_blue8__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_blue8__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_blue8__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_blue8__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_blue_reg[32]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_blue_reg[32]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_blue_reg[32]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_blue_reg[32]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_green8_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_green8_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_green8_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_green8_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_green8_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_green8_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_green8_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_green8_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_green8_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_green8__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green8__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green8__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green8__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green8__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green8__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_green8__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_green8__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_green8__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_green8__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_green_reg[32]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_green_reg[32]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_green_reg[32]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_green_reg[32]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_red8_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_red8_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_red8_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_red8_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_red8_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_red8_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_red8_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_red8_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_red8_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red8__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red8__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red8__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red8__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red8__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red8__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_red8__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_red8__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_red8__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red8__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_red_reg[32]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[32]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red_reg[32]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[32]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of blue8 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \blue8__0\ : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of green8 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \green8__0\ : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of red8 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \red8__0\ : label is "{SYNTH-11 {cell *THIS*}}";
begin
  SR(0) <= \^sr\(0);
\Dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \^green8\(0),
      Q => \Digit3_reg[23]\(0),
      R => \^sr\(0)
    );
\Dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \^blue8\(2),
      Q => \Digit3_reg[23]\(10),
      R => \^sr\(0)
    );
\Dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \^blue8\(3),
      Q => \Digit3_reg[23]\(11),
      R => \^sr\(0)
    );
\Dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \^blue8\(4),
      Q => \Digit3_reg[23]\(12),
      R => \^sr\(0)
    );
\Dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \^blue8\(5),
      Q => \Digit3_reg[23]\(13),
      R => \^sr\(0)
    );
\Dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \^blue8\(6),
      Q => \Digit3_reg[23]\(14),
      R => \^sr\(0)
    );
\Dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \^blue8\(7),
      Q => \Digit3_reg[23]\(15),
      R => \^sr\(0)
    );
\Dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \^red8\(0),
      Q => \Digit3_reg[23]\(16),
      R => \^sr\(0)
    );
\Dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \^red8\(1),
      Q => \Digit3_reg[23]\(17),
      R => \^sr\(0)
    );
\Dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \^red8\(2),
      Q => \Digit3_reg[23]\(18),
      R => \^sr\(0)
    );
\Dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \^red8\(3),
      Q => \Digit3_reg[23]\(19),
      R => \^sr\(0)
    );
\Dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \^green8\(1),
      Q => \Digit3_reg[23]\(1),
      R => \^sr\(0)
    );
\Dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \^red8\(4),
      Q => \Digit3_reg[23]\(20),
      R => \^sr\(0)
    );
\Dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \^red8\(5),
      Q => \Digit3_reg[23]\(21),
      R => \^sr\(0)
    );
\Dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \^red8\(6),
      Q => \Digit3_reg[23]\(22),
      R => \^sr\(0)
    );
\Dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \^red8\(7),
      Q => \Digit3_reg[23]\(23),
      R => \^sr\(0)
    );
\Dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \^green8\(2),
      Q => \Digit3_reg[23]\(2),
      R => \^sr\(0)
    );
\Dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \^green8\(3),
      Q => \Digit3_reg[23]\(3),
      R => \^sr\(0)
    );
\Dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \^green8\(4),
      Q => \Digit3_reg[23]\(4),
      R => \^sr\(0)
    );
\Dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \^green8\(5),
      Q => \Digit3_reg[23]\(5),
      R => \^sr\(0)
    );
\Dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \^green8\(6),
      Q => \Digit3_reg[23]\(6),
      R => \^sr\(0)
    );
\Dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \^green8\(7),
      Q => \Digit3_reg[23]\(7),
      R => \^sr\(0)
    );
\Dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \^blue8\(0),
      Q => \Digit3_reg[23]\(8),
      R => \^sr\(0)
    );
\Dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \^blue8\(1),
      Q => \Digit3_reg[23]\(9),
      R => \^sr\(0)
    );
RENd_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Reset,
      O => \^sr\(0)
    );
blue8: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000011111111111111111",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_blue8_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => Q(15 downto 8),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_blue8_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_blue8_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_blue8_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => Clock,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_blue8_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_blue8_OVERFLOW_UNCONNECTED,
      P(47) => blue8_n_58,
      P(46) => blue8_n_59,
      P(45) => blue8_n_60,
      P(44) => blue8_n_61,
      P(43) => blue8_n_62,
      P(42) => blue8_n_63,
      P(41) => blue8_n_64,
      P(40) => blue8_n_65,
      P(39) => blue8_n_66,
      P(38) => blue8_n_67,
      P(37) => blue8_n_68,
      P(36) => blue8_n_69,
      P(35) => blue8_n_70,
      P(34) => blue8_n_71,
      P(33) => blue8_n_72,
      P(32) => blue8_n_73,
      P(31) => blue8_n_74,
      P(30) => blue8_n_75,
      P(29) => blue8_n_76,
      P(28) => blue8_n_77,
      P(27) => blue8_n_78,
      P(26) => blue8_n_79,
      P(25) => blue8_n_80,
      P(24) => blue8_n_81,
      P(23) => blue8_n_82,
      P(22) => blue8_n_83,
      P(21) => blue8_n_84,
      P(20) => blue8_n_85,
      P(19) => blue8_n_86,
      P(18) => blue8_n_87,
      P(17) => blue8_n_88,
      P(16) => blue8_n_89,
      P(15) => blue8_n_90,
      P(14) => blue8_n_91,
      P(13) => blue8_n_92,
      P(12) => blue8_n_93,
      P(11) => blue8_n_94,
      P(10) => blue8_n_95,
      P(9) => blue8_n_96,
      P(8) => blue8_n_97,
      P(7) => blue8_n_98,
      P(6) => blue8_n_99,
      P(5) => blue8_n_100,
      P(4) => blue8_n_101,
      P(3) => blue8_n_102,
      P(2) => blue8_n_103,
      P(1) => blue8_n_104,
      P(0) => blue8_n_105,
      PATTERNBDETECT => NLW_blue8_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_blue8_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => blue8_n_106,
      PCOUT(46) => blue8_n_107,
      PCOUT(45) => blue8_n_108,
      PCOUT(44) => blue8_n_109,
      PCOUT(43) => blue8_n_110,
      PCOUT(42) => blue8_n_111,
      PCOUT(41) => blue8_n_112,
      PCOUT(40) => blue8_n_113,
      PCOUT(39) => blue8_n_114,
      PCOUT(38) => blue8_n_115,
      PCOUT(37) => blue8_n_116,
      PCOUT(36) => blue8_n_117,
      PCOUT(35) => blue8_n_118,
      PCOUT(34) => blue8_n_119,
      PCOUT(33) => blue8_n_120,
      PCOUT(32) => blue8_n_121,
      PCOUT(31) => blue8_n_122,
      PCOUT(30) => blue8_n_123,
      PCOUT(29) => blue8_n_124,
      PCOUT(28) => blue8_n_125,
      PCOUT(27) => blue8_n_126,
      PCOUT(26) => blue8_n_127,
      PCOUT(25) => blue8_n_128,
      PCOUT(24) => blue8_n_129,
      PCOUT(23) => blue8_n_130,
      PCOUT(22) => blue8_n_131,
      PCOUT(21) => blue8_n_132,
      PCOUT(20) => blue8_n_133,
      PCOUT(19) => blue8_n_134,
      PCOUT(18) => blue8_n_135,
      PCOUT(17) => blue8_n_136,
      PCOUT(16) => blue8_n_137,
      PCOUT(15) => blue8_n_138,
      PCOUT(14) => blue8_n_139,
      PCOUT(13) => blue8_n_140,
      PCOUT(12) => blue8_n_141,
      PCOUT(11) => blue8_n_142,
      PCOUT(10) => blue8_n_143,
      PCOUT(9) => blue8_n_144,
      PCOUT(8) => blue8_n_145,
      PCOUT(7) => blue8_n_146,
      PCOUT(6) => blue8_n_147,
      PCOUT(5) => blue8_n_148,
      PCOUT(4) => blue8_n_149,
      PCOUT(3) => blue8_n_150,
      PCOUT(2) => blue8_n_151,
      PCOUT(1) => blue8_n_152,
      PCOUT(0) => blue8_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_blue8_UNDERFLOW_UNCONNECTED
    );
\blue8[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \blue8[7]_i_2_n_0\,
      I1 => \blue8[7]_i_3_n_0\,
      I2 => \blue_reg_n_0_[8]\,
      I3 => \blue8[7]_i_4_n_0\,
      I4 => \blue8[7]_i_5_n_0\,
      I5 => \blue_reg_n_0_[0]\,
      O => \blue8[0]_i_1_n_0\
    );
\blue8[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \blue8[7]_i_2_n_0\,
      I1 => \blue8[7]_i_3_n_0\,
      I2 => \blue_reg_n_0_[8]\,
      I3 => \blue8[7]_i_4_n_0\,
      I4 => \blue8[7]_i_5_n_0\,
      I5 => \blue_reg_n_0_[1]\,
      O => \blue8[1]_i_1_n_0\
    );
\blue8[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \blue8[7]_i_2_n_0\,
      I1 => \blue8[7]_i_3_n_0\,
      I2 => \blue_reg_n_0_[8]\,
      I3 => \blue8[7]_i_4_n_0\,
      I4 => \blue8[7]_i_5_n_0\,
      I5 => \blue_reg_n_0_[2]\,
      O => \blue8[2]_i_1_n_0\
    );
\blue8[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \blue8[7]_i_2_n_0\,
      I1 => \blue8[7]_i_3_n_0\,
      I2 => \blue_reg_n_0_[8]\,
      I3 => \blue8[7]_i_4_n_0\,
      I4 => \blue8[7]_i_5_n_0\,
      I5 => \blue_reg_n_0_[3]\,
      O => \blue8[3]_i_1_n_0\
    );
\blue8[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \blue8[7]_i_2_n_0\,
      I1 => \blue8[7]_i_3_n_0\,
      I2 => \blue_reg_n_0_[8]\,
      I3 => \blue8[7]_i_4_n_0\,
      I4 => \blue8[7]_i_5_n_0\,
      I5 => \blue_reg_n_0_[4]\,
      O => \blue8[4]_i_1_n_0\
    );
\blue8[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \blue8[7]_i_2_n_0\,
      I1 => \blue8[7]_i_3_n_0\,
      I2 => \blue_reg_n_0_[8]\,
      I3 => \blue8[7]_i_4_n_0\,
      I4 => \blue8[7]_i_5_n_0\,
      I5 => \blue_reg_n_0_[5]\,
      O => \blue8[5]_i_1_n_0\
    );
\blue8[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \blue8[7]_i_2_n_0\,
      I1 => \blue8[7]_i_3_n_0\,
      I2 => \blue_reg_n_0_[8]\,
      I3 => \blue8[7]_i_4_n_0\,
      I4 => \blue8[7]_i_5_n_0\,
      I5 => \blue_reg_n_0_[6]\,
      O => \blue8[6]_i_1_n_0\
    );
\blue8[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \blue8[7]_i_2_n_0\,
      I1 => \blue8[7]_i_3_n_0\,
      I2 => \blue_reg_n_0_[8]\,
      I3 => \blue8[7]_i_4_n_0\,
      I4 => \blue8[7]_i_5_n_0\,
      I5 => \blue_reg_n_0_[7]\,
      O => \blue8[7]_i_1_n_0\
    );
\blue8[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \blue_reg_n_0_[13]\,
      I1 => \blue_reg_n_0_[14]\,
      I2 => \blue_reg_n_0_[11]\,
      I3 => \blue_reg_n_0_[12]\,
      I4 => \blue_reg_n_0_[10]\,
      I5 => \blue_reg_n_0_[9]\,
      O => \blue8[7]_i_2_n_0\
    );
\blue8[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \blue_reg_n_0_[31]\,
      I1 => \blue_reg_n_0_[32]\,
      I2 => \blue_reg_n_0_[29]\,
      I3 => \blue_reg_n_0_[30]\,
      I4 => \blue_reg_n_0_[28]\,
      I5 => \blue_reg_n_0_[27]\,
      O => \blue8[7]_i_3_n_0\
    );
\blue8[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \blue_reg_n_0_[25]\,
      I1 => \blue_reg_n_0_[26]\,
      I2 => \blue_reg_n_0_[23]\,
      I3 => \blue_reg_n_0_[24]\,
      I4 => \blue_reg_n_0_[22]\,
      I5 => \blue_reg_n_0_[21]\,
      O => \blue8[7]_i_4_n_0\
    );
\blue8[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \blue_reg_n_0_[19]\,
      I1 => \blue_reg_n_0_[20]\,
      I2 => \blue_reg_n_0_[17]\,
      I3 => \blue_reg_n_0_[18]\,
      I4 => \blue_reg_n_0_[16]\,
      I5 => \blue_reg_n_0_[15]\,
      O => \blue8[7]_i_5_n_0\
    );
\blue8__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000001111111111111111",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_blue8__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => Q(15 downto 8),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_blue8__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_blue8__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_blue8__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => Clock,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_blue8__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_blue8__0_OVERFLOW_UNCONNECTED\,
      P(47) => \blue8__0_n_58\,
      P(46) => \blue8__0_n_59\,
      P(45) => \blue8__0_n_60\,
      P(44) => \blue8__0_n_61\,
      P(43) => \blue8__0_n_62\,
      P(42) => \blue8__0_n_63\,
      P(41) => \blue8__0_n_64\,
      P(40) => \blue8__0_n_65\,
      P(39) => \blue8__0_n_66\,
      P(38) => \blue8__0_n_67\,
      P(37) => \blue8__0_n_68\,
      P(36) => \blue8__0_n_69\,
      P(35) => \blue8__0_n_70\,
      P(34) => \blue8__0_n_71\,
      P(33) => \blue8__0_n_72\,
      P(32) => \blue8__0_n_73\,
      P(31) => \blue8__0_n_74\,
      P(30) => \blue8__0_n_75\,
      P(29) => \blue8__0_n_76\,
      P(28) => \blue8__0_n_77\,
      P(27) => \blue8__0_n_78\,
      P(26) => \blue8__0_n_79\,
      P(25) => \blue8__0_n_80\,
      P(24) => \blue8__0_n_81\,
      P(23) => \blue8__0_n_82\,
      P(22) => \blue8__0_n_83\,
      P(21) => \blue8__0_n_84\,
      P(20) => \blue8__0_n_85\,
      P(19) => \blue8__0_n_86\,
      P(18) => \blue8__0_n_87\,
      P(17) => \blue8__0_n_88\,
      P(16) => \blue8__0_n_89\,
      P(15) => \blue8__0_n_90\,
      P(14) => \blue8__0_n_91\,
      P(13) => \blue8__0_n_92\,
      P(12) => \blue8__0_n_93\,
      P(11) => \blue8__0_n_94\,
      P(10) => \blue8__0_n_95\,
      P(9) => \blue8__0_n_96\,
      P(8) => \blue8__0_n_97\,
      P(7) => \blue8__0_n_98\,
      P(6) => \blue8__0_n_99\,
      P(5) => \blue8__0_n_100\,
      P(4) => \blue8__0_n_101\,
      P(3) => \blue8__0_n_102\,
      P(2) => \blue8__0_n_103\,
      P(1) => \blue8__0_n_104\,
      P(0) => \blue8__0_n_105\,
      PATTERNBDETECT => \NLW_blue8__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_blue8__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => blue8_n_106,
      PCIN(46) => blue8_n_107,
      PCIN(45) => blue8_n_108,
      PCIN(44) => blue8_n_109,
      PCIN(43) => blue8_n_110,
      PCIN(42) => blue8_n_111,
      PCIN(41) => blue8_n_112,
      PCIN(40) => blue8_n_113,
      PCIN(39) => blue8_n_114,
      PCIN(38) => blue8_n_115,
      PCIN(37) => blue8_n_116,
      PCIN(36) => blue8_n_117,
      PCIN(35) => blue8_n_118,
      PCIN(34) => blue8_n_119,
      PCIN(33) => blue8_n_120,
      PCIN(32) => blue8_n_121,
      PCIN(31) => blue8_n_122,
      PCIN(30) => blue8_n_123,
      PCIN(29) => blue8_n_124,
      PCIN(28) => blue8_n_125,
      PCIN(27) => blue8_n_126,
      PCIN(26) => blue8_n_127,
      PCIN(25) => blue8_n_128,
      PCIN(24) => blue8_n_129,
      PCIN(23) => blue8_n_130,
      PCIN(22) => blue8_n_131,
      PCIN(21) => blue8_n_132,
      PCIN(20) => blue8_n_133,
      PCIN(19) => blue8_n_134,
      PCIN(18) => blue8_n_135,
      PCIN(17) => blue8_n_136,
      PCIN(16) => blue8_n_137,
      PCIN(15) => blue8_n_138,
      PCIN(14) => blue8_n_139,
      PCIN(13) => blue8_n_140,
      PCIN(12) => blue8_n_141,
      PCIN(11) => blue8_n_142,
      PCIN(10) => blue8_n_143,
      PCIN(9) => blue8_n_144,
      PCIN(8) => blue8_n_145,
      PCIN(7) => blue8_n_146,
      PCIN(6) => blue8_n_147,
      PCIN(5) => blue8_n_148,
      PCIN(4) => blue8_n_149,
      PCIN(3) => blue8_n_150,
      PCIN(2) => blue8_n_151,
      PCIN(1) => blue8_n_152,
      PCIN(0) => blue8_n_153,
      PCOUT(47 downto 0) => \NLW_blue8__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_blue8__0_UNDERFLOW_UNCONNECTED\
    );
\blue8_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \blue8[0]_i_1_n_0\,
      Q => \^blue8\(0),
      R => \^sr\(0)
    );
\blue8_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \blue8[1]_i_1_n_0\,
      Q => \^blue8\(1),
      R => \^sr\(0)
    );
\blue8_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \blue8[2]_i_1_n_0\,
      Q => \^blue8\(2),
      R => \^sr\(0)
    );
\blue8_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \blue8[3]_i_1_n_0\,
      Q => \^blue8\(3),
      R => \^sr\(0)
    );
\blue8_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \blue8[4]_i_1_n_0\,
      Q => \^blue8\(4),
      R => \^sr\(0)
    );
\blue8_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \blue8[5]_i_1_n_0\,
      Q => \^blue8\(5),
      R => \^sr\(0)
    );
\blue8_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \blue8[6]_i_1_n_0\,
      Q => \^blue8\(6),
      R => \^sr\(0)
    );
\blue8_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \blue8[7]_i_1_n_0\,
      Q => \^blue8\(7),
      R => \^sr\(0)
    );
\blue[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[11]_3\(0),
      I1 => \D02IN_reg[11]\(3),
      O => \blue[11]_i_5_n_0\
    );
\blue[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[11]_3\(0),
      I1 => \D02IN_reg[11]\(2),
      O => \blue[11]_i_6_n_0\
    );
\blue[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \D01IN_reg[11]_2\(0),
      I1 => \D02IN_reg[11]\(1),
      O => \blue[11]_i_7_n_0\
    );
\blue[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \D01IN_reg[11]_1\(3),
      I1 => \D02IN_reg[11]\(0),
      O => \blue[11]_i_8_n_0\
    );
\blue[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[11]_3\(0),
      I1 => \D02IN_reg[11]_0\(3),
      O => \blue[15]_i_3_n_0\
    );
\blue[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[11]_3\(0),
      I1 => \D02IN_reg[11]_0\(2),
      O => \blue[15]_i_4_n_0\
    );
\blue[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[11]_3\(0),
      I1 => \D02IN_reg[11]_0\(1),
      O => \blue[15]_i_5_n_0\
    );
\blue[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[11]_3\(0),
      I1 => \D02IN_reg[11]_0\(0),
      O => \blue[15]_i_6_n_0\
    );
\blue[15]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => blue8_n_102,
      I1 => \D11IN_reg[19]\(3),
      I2 => \D11IN_reg[8]\(2),
      O => \blue[15]_i_68_n_0\
    );
\blue[15]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => blue8_n_103,
      I1 => \D11IN_reg[8]\(1),
      O => \blue[15]_i_69_n_0\
    );
\blue[15]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => blue8_n_104,
      I1 => \D11IN_reg[8]\(0),
      O => \blue[15]_i_70_n_0\
    );
\blue[15]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => blue8_n_105,
      I1 => \D11IN_reg[19]\(2),
      O => \blue[15]_i_71_n_0\
    );
\blue[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[11]_3\(0),
      I1 => \D02IN_reg[11]_1\(3),
      O => \blue[19]_i_3_n_0\
    );
\blue[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[11]_3\(0),
      I1 => \D02IN_reg[11]_1\(2),
      O => \blue[19]_i_4_n_0\
    );
\blue[19]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => blue8_n_98,
      I1 => \D11IN_reg[15]\(0),
      O => \blue[19]_i_44_n_0\
    );
\blue[19]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => blue8_n_99,
      I1 => \D11IN_reg[14]\(2),
      O => \blue[19]_i_45_n_0\
    );
\blue[19]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => blue8_n_100,
      I1 => \D11IN_reg[14]\(1),
      O => \blue[19]_i_46_n_0\
    );
\blue[19]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => blue8_n_101,
      I1 => \D11IN_reg[14]\(0),
      O => \blue[19]_i_47_n_0\
    );
\blue[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[11]_3\(0),
      I1 => \D02IN_reg[11]_1\(1),
      O => \blue[19]_i_5_n_0\
    );
\blue[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[11]_3\(0),
      I1 => \D02IN_reg[11]_1\(0),
      O => \blue[19]_i_6_n_0\
    );
\blue[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[11]_3\(0),
      I1 => \D02IN_reg[11]_2\(3),
      O => \blue[23]_i_3_n_0\
    );
\blue[23]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => blue8_n_94,
      I1 => \D11IN_reg[15]_0\(0),
      O => \blue[23]_i_34_n_0\
    );
\blue[23]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => blue8_n_95,
      I1 => \D11IN_reg[15]\(3),
      O => \blue[23]_i_35_n_0\
    );
\blue[23]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => blue8_n_96,
      I1 => \D11IN_reg[15]\(2),
      O => \blue[23]_i_36_n_0\
    );
\blue[23]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => blue8_n_97,
      I1 => \D11IN_reg[15]\(1),
      O => \blue[23]_i_37_n_0\
    );
\blue[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[11]_3\(0),
      I1 => \D02IN_reg[11]_2\(2),
      O => \blue[23]_i_4_n_0\
    );
\blue[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[11]_3\(0),
      I1 => \D02IN_reg[11]_2\(1),
      O => \blue[23]_i_5_n_0\
    );
\blue[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[11]_3\(0),
      I1 => \D02IN_reg[11]_2\(0),
      O => \blue[23]_i_6_n_0\
    );
\blue[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[11]_3\(0),
      I1 => \D02IN_reg[11]_3\(3),
      O => \blue[27]_i_3_n_0\
    );
\blue[27]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => blue8_n_90,
      O => \blue[27]_i_34_n_0\
    );
\blue[27]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => blue8_n_91,
      O => \blue[27]_i_35_n_0\
    );
\blue[27]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => blue8_n_92,
      O => \blue[27]_i_36_n_0\
    );
\blue[27]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => blue8_n_93,
      O => \blue[27]_i_37_n_0\
    );
\blue[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[11]_3\(0),
      I1 => \D02IN_reg[11]_3\(2),
      O => \blue[27]_i_4_n_0\
    );
\blue[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[11]_3\(0),
      I1 => \D02IN_reg[11]_3\(1),
      O => \blue[27]_i_5_n_0\
    );
\blue[27]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[11]_3\(0),
      I1 => \D02IN_reg[11]_3\(0),
      O => \blue[27]_i_6_n_0\
    );
\blue[31]_i_102\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \blue8__0_n_99\,
      O => \blue[31]_i_102_n_0\
    );
\blue[31]_i_103\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \blue8__0_n_100\,
      O => \blue[31]_i_103_n_0\
    );
\blue[31]_i_104\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \blue8__0_n_101\,
      O => \blue[31]_i_104_n_0\
    );
\blue[31]_i_105\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \blue8__0_n_102\,
      O => \blue[31]_i_105_n_0\
    );
\blue[31]_i_106\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \blue8__0_n_103\,
      O => \blue[31]_i_106_n_0\
    );
\blue[31]_i_107\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \blue8__0_n_104\,
      O => \blue[31]_i_107_n_0\
    );
\blue[31]_i_108\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \blue8__0_n_105\,
      O => \blue[31]_i_108_n_0\
    );
\blue[31]_i_109\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => blue8_n_89,
      O => \blue[31]_i_109_n_0\
    );
\blue[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[11]_3\(0),
      I1 => \D02IN_reg[11]_4\(3),
      O => \blue[31]_i_3_n_0\
    );
\blue[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[11]_3\(0),
      I1 => \D02IN_reg[11]_4\(2),
      O => \blue[31]_i_4_n_0\
    );
\blue[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[11]_3\(0),
      I1 => \D02IN_reg[11]_4\(1),
      O => \blue[31]_i_5_n_0\
    );
\blue[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[11]_3\(0),
      I1 => \D02IN_reg[11]_4\(0),
      O => \blue[31]_i_6_n_0\
    );
\blue[31]_i_90\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \blue8__0_n_91\,
      O => \blue[31]_i_90_n_0\
    );
\blue[31]_i_91\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \blue8__0_n_92\,
      O => \blue[31]_i_91_n_0\
    );
\blue[31]_i_92\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \blue8__0_n_93\,
      O => \blue[31]_i_92_n_0\
    );
\blue[31]_i_93\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \blue8__0_n_94\,
      O => \blue[31]_i_93_n_0\
    );
\blue[31]_i_95\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \blue8__0_n_95\,
      O => \blue[31]_i_95_n_0\
    );
\blue[31]_i_96\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \blue8__0_n_96\,
      O => \blue[31]_i_96_n_0\
    );
\blue[31]_i_97\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \blue8__0_n_97\,
      O => \blue[31]_i_97_n_0\
    );
\blue[31]_i_98\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \blue8__0_n_98\,
      O => \blue[31]_i_98_n_0\
    );
\blue[32]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \blue8__0_n_90\,
      O => \blue[32]_i_10_n_0\
    );
\blue[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[11]_3\(0),
      I1 => \D02IN_reg[11]_7\(0),
      O => \blue[32]_i_2_n_0\
    );
\blue[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \D01IN_reg[11]\(2),
      I1 => \D02IN_reg[11]_5\(3),
      O => \blue[3]_i_3_n_0\
    );
\blue[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \D01IN_reg[11]\(1),
      I1 => \D02IN_reg[11]_5\(2),
      O => \blue[3]_i_4_n_0\
    );
\blue[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \D01IN_reg[11]\(0),
      I1 => \D02IN_reg[11]_5\(1),
      O => \blue[3]_i_5_n_0\
    );
\blue[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \D01IN_reg[11]_0\(0),
      I1 => \D02IN_reg[11]_5\(0),
      O => \blue[3]_i_6_n_0\
    );
\blue[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \D01IN_reg[11]_1\(2),
      I1 => \D02IN_reg[11]_6\(3),
      O => \blue[7]_i_3_n_0\
    );
\blue[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \D01IN_reg[11]_1\(1),
      I1 => \D02IN_reg[11]_6\(2),
      O => \blue[7]_i_4_n_0\
    );
\blue[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \D01IN_reg[11]_1\(0),
      I1 => \D02IN_reg[11]_6\(1),
      O => \blue[7]_i_5_n_0\
    );
\blue[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \D01IN_reg[11]\(3),
      I1 => \D02IN_reg[11]_6\(0),
      O => \blue[7]_i_6_n_0\
    );
\blue_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => blue0(0),
      Q => \blue_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\blue_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => blue0(10),
      Q => \blue_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\blue_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => blue0(11),
      Q => \blue_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\blue_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[7]_i_1_n_0\,
      CO(3) => \blue_reg[11]_i_1_n_0\,
      CO(2) => \blue_reg[11]_i_1_n_1\,
      CO(1) => \blue_reg[11]_i_1_n_2\,
      CO(0) => \blue_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \D02IN_reg[11]\(3 downto 2),
      DI(1) => \D01IN_reg[11]_2\(0),
      DI(0) => \D01IN_reg[11]_1\(3),
      O(3 downto 0) => blue0(11 downto 8),
      S(3) => \blue[11]_i_5_n_0\,
      S(2) => \blue[11]_i_6_n_0\,
      S(1) => \blue[11]_i_7_n_0\,
      S(0) => \blue[11]_i_8_n_0\
    );
\blue_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => blue0(12),
      Q => \blue_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\blue_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => blue0(13),
      Q => \blue_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\blue_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => blue0(14),
      Q => \blue_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\blue_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => blue0(15),
      Q => \blue_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\blue_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[11]_i_1_n_0\,
      CO(3) => \blue_reg[15]_i_1_n_0\,
      CO(2) => \blue_reg[15]_i_1_n_1\,
      CO(1) => \blue_reg[15]_i_1_n_2\,
      CO(0) => \blue_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \D02IN_reg[11]_0\(3 downto 0),
      O(3 downto 0) => blue0(15 downto 12),
      S(3) => \blue[15]_i_3_n_0\,
      S(2) => \blue[15]_i_4_n_0\,
      S(1) => \blue[15]_i_5_n_0\,
      S(0) => \blue[15]_i_6_n_0\
    );
\blue_reg[15]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blue_reg[15]_i_47_n_0\,
      CO(2) => \blue_reg[15]_i_47_n_1\,
      CO(1) => \blue_reg[15]_i_47_n_2\,
      CO(0) => \blue_reg[15]_i_47_n_3\,
      CYINIT => '0',
      DI(3) => blue8_n_102,
      DI(2) => blue8_n_103,
      DI(1) => blue8_n_104,
      DI(0) => blue8_n_105,
      O(3 downto 0) => \blue_reg[11]_0\(3 downto 0),
      S(3) => \blue[15]_i_68_n_0\,
      S(2) => \blue[15]_i_69_n_0\,
      S(1) => \blue[15]_i_70_n_0\,
      S(0) => \blue[15]_i_71_n_0\
    );
\blue_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => blue0(16),
      Q => \blue_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\blue_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => blue0(17),
      Q => \blue_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\blue_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => blue0(18),
      Q => \blue_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\blue_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => blue0(19),
      Q => \blue_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\blue_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[15]_i_1_n_0\,
      CO(3) => \blue_reg[19]_i_1_n_0\,
      CO(2) => \blue_reg[19]_i_1_n_1\,
      CO(1) => \blue_reg[19]_i_1_n_2\,
      CO(0) => \blue_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \D02IN_reg[11]_1\(3 downto 0),
      O(3 downto 0) => blue0(19 downto 16),
      S(3) => \blue[19]_i_3_n_0\,
      S(2) => \blue[19]_i_4_n_0\,
      S(1) => \blue[19]_i_5_n_0\,
      S(0) => \blue[19]_i_6_n_0\
    );
\blue_reg[19]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[15]_i_47_n_0\,
      CO(3) => \blue_reg[19]_i_35_n_0\,
      CO(2) => \blue_reg[19]_i_35_n_1\,
      CO(1) => \blue_reg[19]_i_35_n_2\,
      CO(0) => \blue_reg[19]_i_35_n_3\,
      CYINIT => '0',
      DI(3) => blue8_n_98,
      DI(2) => blue8_n_99,
      DI(1) => blue8_n_100,
      DI(0) => blue8_n_101,
      O(3 downto 0) => \blue_reg[11]_1\(3 downto 0),
      S(3) => \blue[19]_i_44_n_0\,
      S(2) => \blue[19]_i_45_n_0\,
      S(1) => \blue[19]_i_46_n_0\,
      S(0) => \blue[19]_i_47_n_0\
    );
\blue_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => blue0(1),
      Q => \blue_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\blue_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => blue0(20),
      Q => \blue_reg_n_0_[20]\,
      R => \^sr\(0)
    );
\blue_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => blue0(21),
      Q => \blue_reg_n_0_[21]\,
      R => \^sr\(0)
    );
\blue_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => blue0(22),
      Q => \blue_reg_n_0_[22]\,
      R => \^sr\(0)
    );
\blue_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => blue0(23),
      Q => \blue_reg_n_0_[23]\,
      R => \^sr\(0)
    );
\blue_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[19]_i_1_n_0\,
      CO(3) => \blue_reg[23]_i_1_n_0\,
      CO(2) => \blue_reg[23]_i_1_n_1\,
      CO(1) => \blue_reg[23]_i_1_n_2\,
      CO(0) => \blue_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \D02IN_reg[11]_2\(3 downto 0),
      O(3 downto 0) => blue0(23 downto 20),
      S(3) => \blue[23]_i_3_n_0\,
      S(2) => \blue[23]_i_4_n_0\,
      S(1) => \blue[23]_i_5_n_0\,
      S(0) => \blue[23]_i_6_n_0\
    );
\blue_reg[23]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[19]_i_35_n_0\,
      CO(3) => \blue_reg[23]_i_33_n_0\,
      CO(2) => \blue_reg[23]_i_33_n_1\,
      CO(1) => \blue_reg[23]_i_33_n_2\,
      CO(0) => \blue_reg[23]_i_33_n_3\,
      CYINIT => '0',
      DI(3) => blue8_n_94,
      DI(2) => blue8_n_95,
      DI(1) => blue8_n_96,
      DI(0) => blue8_n_97,
      O(3 downto 0) => \blue_reg[11]_2\(3 downto 0),
      S(3) => \blue[23]_i_34_n_0\,
      S(2) => \blue[23]_i_35_n_0\,
      S(1) => \blue[23]_i_36_n_0\,
      S(0) => \blue[23]_i_37_n_0\
    );
\blue_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => blue0(24),
      Q => \blue_reg_n_0_[24]\,
      R => \^sr\(0)
    );
\blue_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => blue0(25),
      Q => \blue_reg_n_0_[25]\,
      R => \^sr\(0)
    );
\blue_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => blue0(26),
      Q => \blue_reg_n_0_[26]\,
      R => \^sr\(0)
    );
\blue_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => blue0(27),
      Q => \blue_reg_n_0_[27]\,
      R => \^sr\(0)
    );
\blue_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[23]_i_1_n_0\,
      CO(3) => \blue_reg[27]_i_1_n_0\,
      CO(2) => \blue_reg[27]_i_1_n_1\,
      CO(1) => \blue_reg[27]_i_1_n_2\,
      CO(0) => \blue_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \D02IN_reg[11]_3\(3 downto 0),
      O(3 downto 0) => blue0(27 downto 24),
      S(3) => \blue[27]_i_3_n_0\,
      S(2) => \blue[27]_i_4_n_0\,
      S(1) => \blue[27]_i_5_n_0\,
      S(0) => \blue[27]_i_6_n_0\
    );
\blue_reg[27]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[23]_i_33_n_0\,
      CO(3) => \blue_reg[27]_i_33_n_0\,
      CO(2) => \blue_reg[27]_i_33_n_1\,
      CO(1) => \blue_reg[27]_i_33_n_2\,
      CO(0) => \blue_reg[27]_i_33_n_3\,
      CYINIT => '0',
      DI(3) => blue8_n_90,
      DI(2) => blue8_n_91,
      DI(1) => blue8_n_92,
      DI(0) => blue8_n_93,
      O(3 downto 0) => \blue_reg[15]_0\(3 downto 0),
      S(3) => \blue[27]_i_34_n_0\,
      S(2) => \blue[27]_i_35_n_0\,
      S(1) => \blue[27]_i_36_n_0\,
      S(0) => \blue[27]_i_37_n_0\
    );
\blue_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => blue0(28),
      Q => \blue_reg_n_0_[28]\,
      R => \^sr\(0)
    );
\blue_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => blue0(29),
      Q => \blue_reg_n_0_[29]\,
      R => \^sr\(0)
    );
\blue_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => blue0(2),
      Q => \blue_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\blue_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => blue0(30),
      Q => \blue_reg_n_0_[30]\,
      R => \^sr\(0)
    );
\blue_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => blue0(31),
      Q => \blue_reg_n_0_[31]\,
      R => \^sr\(0)
    );
\blue_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[27]_i_1_n_0\,
      CO(3) => \blue_reg[31]_i_1_n_0\,
      CO(2) => \blue_reg[31]_i_1_n_1\,
      CO(1) => \blue_reg[31]_i_1_n_2\,
      CO(0) => \blue_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \D02IN_reg[11]_4\(3 downto 0),
      O(3 downto 0) => blue0(31 downto 28),
      S(3) => \blue[31]_i_3_n_0\,
      S(2) => \blue[31]_i_4_n_0\,
      S(1) => \blue[31]_i_5_n_0\,
      S(0) => \blue[31]_i_6_n_0\
    );
\blue_reg[31]_i_79\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[31]_i_81_n_0\,
      CO(3) => \blue_reg[31]_i_79_n_0\,
      CO(2) => \blue_reg[31]_i_79_n_1\,
      CO(1) => \blue_reg[31]_i_79_n_2\,
      CO(0) => \blue_reg[31]_i_79_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \blue_reg[31]_0\(3 downto 0),
      S(3) => \blue[31]_i_90_n_0\,
      S(2) => \blue[31]_i_91_n_0\,
      S(1) => \blue[31]_i_92_n_0\,
      S(0) => \blue[31]_i_93_n_0\
    );
\blue_reg[31]_i_81\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[31]_i_83_n_0\,
      CO(3) => \blue_reg[31]_i_81_n_0\,
      CO(2) => \blue_reg[31]_i_81_n_1\,
      CO(1) => \blue_reg[31]_i_81_n_2\,
      CO(0) => \blue_reg[31]_i_81_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \blue_reg[27]_0\(3 downto 0),
      S(3) => \blue[31]_i_95_n_0\,
      S(2) => \blue[31]_i_96_n_0\,
      S(1) => \blue[31]_i_97_n_0\,
      S(0) => \blue[31]_i_98_n_0\
    );
\blue_reg[31]_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[31]_i_85_n_0\,
      CO(3) => \blue_reg[31]_i_83_n_0\,
      CO(2) => \blue_reg[31]_i_83_n_1\,
      CO(1) => \blue_reg[31]_i_83_n_2\,
      CO(0) => \blue_reg[31]_i_83_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \blue_reg[23]_0\(3 downto 0),
      S(3) => \blue[31]_i_102_n_0\,
      S(2) => \blue[31]_i_103_n_0\,
      S(1) => \blue[31]_i_104_n_0\,
      S(0) => \blue[31]_i_105_n_0\
    );
\blue_reg[31]_i_85\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[27]_i_33_n_0\,
      CO(3) => \blue_reg[31]_i_85_n_0\,
      CO(2) => \blue_reg[31]_i_85_n_1\,
      CO(1) => \blue_reg[31]_i_85_n_2\,
      CO(0) => \blue_reg[31]_i_85_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => blue8_n_89,
      O(3 downto 0) => \blue_reg[19]_0\(3 downto 0),
      S(3) => \blue[31]_i_106_n_0\,
      S(2) => \blue[31]_i_107_n_0\,
      S(1) => \blue[31]_i_108_n_0\,
      S(0) => \blue[31]_i_109_n_0\
    );
\blue_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => blue0(32),
      Q => \blue_reg_n_0_[32]\,
      R => \^sr\(0)
    );
\blue_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[31]_i_1_n_0\,
      CO(3 downto 0) => \NLW_blue_reg[32]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_blue_reg[32]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => blue0(32),
      S(3 downto 1) => B"000",
      S(0) => \blue[32]_i_2_n_0\
    );
\blue_reg[32]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[31]_i_79_n_0\,
      CO(3 downto 0) => \NLW_blue_reg[32]_i_9_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_blue_reg[32]_i_9_O_UNCONNECTED\(3 downto 1),
      O(0) => \blue_reg[32]_0\(0),
      S(3 downto 1) => B"000",
      S(0) => \blue[32]_i_10_n_0\
    );
\blue_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => blue0(3),
      Q => \blue_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\blue_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blue_reg[3]_i_1_n_0\,
      CO(2) => \blue_reg[3]_i_1_n_1\,
      CO(1) => \blue_reg[3]_i_1_n_2\,
      CO(0) => \blue_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \D01IN_reg[11]\(2 downto 0),
      DI(0) => \D01IN_reg[11]_0\(0),
      O(3 downto 0) => blue0(3 downto 0),
      S(3) => \blue[3]_i_3_n_0\,
      S(2) => \blue[3]_i_4_n_0\,
      S(1) => \blue[3]_i_5_n_0\,
      S(0) => \blue[3]_i_6_n_0\
    );
\blue_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => blue0(4),
      Q => \blue_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\blue_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => blue0(5),
      Q => \blue_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\blue_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => blue0(6),
      Q => \blue_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\blue_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => blue0(7),
      Q => \blue_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\blue_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[3]_i_1_n_0\,
      CO(3) => \blue_reg[7]_i_1_n_0\,
      CO(2) => \blue_reg[7]_i_1_n_1\,
      CO(1) => \blue_reg[7]_i_1_n_2\,
      CO(0) => \blue_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \D01IN_reg[11]_1\(2 downto 0),
      DI(0) => \D01IN_reg[11]\(3),
      O(3 downto 0) => blue0(7 downto 4),
      S(3) => \blue[7]_i_3_n_0\,
      S(2) => \blue[7]_i_4_n_0\,
      S(1) => \blue[7]_i_5_n_0\,
      S(0) => \blue[7]_i_6_n_0\
    );
\blue_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => blue0(8),
      Q => \blue_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\blue_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => blue0(9),
      Q => \blue_reg_n_0_[9]\,
      R => \^sr\(0)
    );
green8: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000011111111111111111",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_green8_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_green8_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_green8_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_green8_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => Clock,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_green8_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_green8_OVERFLOW_UNCONNECTED,
      P(47) => green8_n_58,
      P(46) => green8_n_59,
      P(45) => green8_n_60,
      P(44) => green8_n_61,
      P(43) => green8_n_62,
      P(42) => green8_n_63,
      P(41) => green8_n_64,
      P(40) => green8_n_65,
      P(39) => green8_n_66,
      P(38) => green8_n_67,
      P(37) => green8_n_68,
      P(36) => green8_n_69,
      P(35) => green8_n_70,
      P(34) => green8_n_71,
      P(33) => green8_n_72,
      P(32) => green8_n_73,
      P(31) => green8_n_74,
      P(30) => green8_n_75,
      P(29) => green8_n_76,
      P(28) => green8_n_77,
      P(27) => green8_n_78,
      P(26) => green8_n_79,
      P(25) => green8_n_80,
      P(24) => green8_n_81,
      P(23) => green8_n_82,
      P(22) => green8_n_83,
      P(21) => green8_n_84,
      P(20) => green8_n_85,
      P(19) => green8_n_86,
      P(18) => green8_n_87,
      P(17) => green8_n_88,
      P(16) => green8_n_89,
      P(15) => green8_n_90,
      P(14) => green8_n_91,
      P(13) => green8_n_92,
      P(12) => green8_n_93,
      P(11) => green8_n_94,
      P(10) => green8_n_95,
      P(9) => green8_n_96,
      P(8) => green8_n_97,
      P(7) => green8_n_98,
      P(6) => green8_n_99,
      P(5) => green8_n_100,
      P(4) => green8_n_101,
      P(3) => green8_n_102,
      P(2) => green8_n_103,
      P(1) => green8_n_104,
      P(0) => green8_n_105,
      PATTERNBDETECT => NLW_green8_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_green8_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => green8_n_106,
      PCOUT(46) => green8_n_107,
      PCOUT(45) => green8_n_108,
      PCOUT(44) => green8_n_109,
      PCOUT(43) => green8_n_110,
      PCOUT(42) => green8_n_111,
      PCOUT(41) => green8_n_112,
      PCOUT(40) => green8_n_113,
      PCOUT(39) => green8_n_114,
      PCOUT(38) => green8_n_115,
      PCOUT(37) => green8_n_116,
      PCOUT(36) => green8_n_117,
      PCOUT(35) => green8_n_118,
      PCOUT(34) => green8_n_119,
      PCOUT(33) => green8_n_120,
      PCOUT(32) => green8_n_121,
      PCOUT(31) => green8_n_122,
      PCOUT(30) => green8_n_123,
      PCOUT(29) => green8_n_124,
      PCOUT(28) => green8_n_125,
      PCOUT(27) => green8_n_126,
      PCOUT(26) => green8_n_127,
      PCOUT(25) => green8_n_128,
      PCOUT(24) => green8_n_129,
      PCOUT(23) => green8_n_130,
      PCOUT(22) => green8_n_131,
      PCOUT(21) => green8_n_132,
      PCOUT(20) => green8_n_133,
      PCOUT(19) => green8_n_134,
      PCOUT(18) => green8_n_135,
      PCOUT(17) => green8_n_136,
      PCOUT(16) => green8_n_137,
      PCOUT(15) => green8_n_138,
      PCOUT(14) => green8_n_139,
      PCOUT(13) => green8_n_140,
      PCOUT(12) => green8_n_141,
      PCOUT(11) => green8_n_142,
      PCOUT(10) => green8_n_143,
      PCOUT(9) => green8_n_144,
      PCOUT(8) => green8_n_145,
      PCOUT(7) => green8_n_146,
      PCOUT(6) => green8_n_147,
      PCOUT(5) => green8_n_148,
      PCOUT(4) => green8_n_149,
      PCOUT(3) => green8_n_150,
      PCOUT(2) => green8_n_151,
      PCOUT(1) => green8_n_152,
      PCOUT(0) => green8_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_green8_UNDERFLOW_UNCONNECTED
    );
\green8[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \green8[7]_i_2_n_0\,
      I1 => \green8[7]_i_3_n_0\,
      I2 => \green_reg_n_0_[8]\,
      I3 => \green8[7]_i_4_n_0\,
      I4 => \green8[7]_i_5_n_0\,
      I5 => \green_reg_n_0_[0]\,
      O => \green8[0]_i_1_n_0\
    );
\green8[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \green8[7]_i_2_n_0\,
      I1 => \green8[7]_i_3_n_0\,
      I2 => \green_reg_n_0_[8]\,
      I3 => \green8[7]_i_4_n_0\,
      I4 => \green8[7]_i_5_n_0\,
      I5 => \green_reg_n_0_[1]\,
      O => \green8[1]_i_1_n_0\
    );
\green8[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \green8[7]_i_2_n_0\,
      I1 => \green8[7]_i_3_n_0\,
      I2 => \green_reg_n_0_[8]\,
      I3 => \green8[7]_i_4_n_0\,
      I4 => \green8[7]_i_5_n_0\,
      I5 => \green_reg_n_0_[2]\,
      O => \green8[2]_i_1_n_0\
    );
\green8[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \green8[7]_i_2_n_0\,
      I1 => \green8[7]_i_3_n_0\,
      I2 => \green_reg_n_0_[8]\,
      I3 => \green8[7]_i_4_n_0\,
      I4 => \green8[7]_i_5_n_0\,
      I5 => \green_reg_n_0_[3]\,
      O => \green8[3]_i_1_n_0\
    );
\green8[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \green8[7]_i_2_n_0\,
      I1 => \green8[7]_i_3_n_0\,
      I2 => \green_reg_n_0_[8]\,
      I3 => \green8[7]_i_4_n_0\,
      I4 => \green8[7]_i_5_n_0\,
      I5 => \green_reg_n_0_[4]\,
      O => \green8[4]_i_1_n_0\
    );
\green8[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \green8[7]_i_2_n_0\,
      I1 => \green8[7]_i_3_n_0\,
      I2 => \green_reg_n_0_[8]\,
      I3 => \green8[7]_i_4_n_0\,
      I4 => \green8[7]_i_5_n_0\,
      I5 => \green_reg_n_0_[5]\,
      O => \green8[5]_i_1_n_0\
    );
\green8[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \green8[7]_i_2_n_0\,
      I1 => \green8[7]_i_3_n_0\,
      I2 => \green_reg_n_0_[8]\,
      I3 => \green8[7]_i_4_n_0\,
      I4 => \green8[7]_i_5_n_0\,
      I5 => \green_reg_n_0_[6]\,
      O => \green8[6]_i_1_n_0\
    );
\green8[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \green8[7]_i_2_n_0\,
      I1 => \green8[7]_i_3_n_0\,
      I2 => \green_reg_n_0_[8]\,
      I3 => \green8[7]_i_4_n_0\,
      I4 => \green8[7]_i_5_n_0\,
      I5 => \green_reg_n_0_[7]\,
      O => \green8[7]_i_1_n_0\
    );
\green8[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \green_reg_n_0_[13]\,
      I1 => \green_reg_n_0_[14]\,
      I2 => \green_reg_n_0_[11]\,
      I3 => \green_reg_n_0_[12]\,
      I4 => \green_reg_n_0_[10]\,
      I5 => \green_reg_n_0_[9]\,
      O => \green8[7]_i_2_n_0\
    );
\green8[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \green_reg_n_0_[31]\,
      I1 => \green_reg_n_0_[32]\,
      I2 => \green_reg_n_0_[29]\,
      I3 => \green_reg_n_0_[30]\,
      I4 => \green_reg_n_0_[28]\,
      I5 => \green_reg_n_0_[27]\,
      O => \green8[7]_i_3_n_0\
    );
\green8[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \green_reg_n_0_[25]\,
      I1 => \green_reg_n_0_[26]\,
      I2 => \green_reg_n_0_[23]\,
      I3 => \green_reg_n_0_[24]\,
      I4 => \green_reg_n_0_[22]\,
      I5 => \green_reg_n_0_[21]\,
      O => \green8[7]_i_4_n_0\
    );
\green8[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \green_reg_n_0_[19]\,
      I1 => \green_reg_n_0_[20]\,
      I2 => \green_reg_n_0_[17]\,
      I3 => \green_reg_n_0_[18]\,
      I4 => \green_reg_n_0_[16]\,
      I5 => \green_reg_n_0_[15]\,
      O => \green8[7]_i_5_n_0\
    );
\green8__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000001111111111111111",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_green8__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_green8__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_green8__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_green8__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => Clock,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_green8__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_green8__0_OVERFLOW_UNCONNECTED\,
      P(47) => \green8__0_n_58\,
      P(46) => \green8__0_n_59\,
      P(45) => \green8__0_n_60\,
      P(44) => \green8__0_n_61\,
      P(43) => \green8__0_n_62\,
      P(42) => \green8__0_n_63\,
      P(41) => \green8__0_n_64\,
      P(40) => \green8__0_n_65\,
      P(39) => \green8__0_n_66\,
      P(38) => \green8__0_n_67\,
      P(37) => \green8__0_n_68\,
      P(36) => \green8__0_n_69\,
      P(35) => \green8__0_n_70\,
      P(34) => \green8__0_n_71\,
      P(33) => \green8__0_n_72\,
      P(32) => \green8__0_n_73\,
      P(31) => \green8__0_n_74\,
      P(30) => \green8__0_n_75\,
      P(29) => \green8__0_n_76\,
      P(28) => \green8__0_n_77\,
      P(27) => \green8__0_n_78\,
      P(26) => \green8__0_n_79\,
      P(25) => \green8__0_n_80\,
      P(24) => \green8__0_n_81\,
      P(23) => \green8__0_n_82\,
      P(22) => \green8__0_n_83\,
      P(21) => \green8__0_n_84\,
      P(20) => \green8__0_n_85\,
      P(19) => \green8__0_n_86\,
      P(18) => \green8__0_n_87\,
      P(17) => \green8__0_n_88\,
      P(16) => \green8__0_n_89\,
      P(15) => \green8__0_n_90\,
      P(14) => \green8__0_n_91\,
      P(13) => \green8__0_n_92\,
      P(12) => \green8__0_n_93\,
      P(11) => \green8__0_n_94\,
      P(10) => \green8__0_n_95\,
      P(9) => \green8__0_n_96\,
      P(8) => \green8__0_n_97\,
      P(7) => \green8__0_n_98\,
      P(6) => \green8__0_n_99\,
      P(5) => \green8__0_n_100\,
      P(4) => \green8__0_n_101\,
      P(3) => \green8__0_n_102\,
      P(2) => \green8__0_n_103\,
      P(1) => \green8__0_n_104\,
      P(0) => \green8__0_n_105\,
      PATTERNBDETECT => \NLW_green8__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_green8__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => green8_n_106,
      PCIN(46) => green8_n_107,
      PCIN(45) => green8_n_108,
      PCIN(44) => green8_n_109,
      PCIN(43) => green8_n_110,
      PCIN(42) => green8_n_111,
      PCIN(41) => green8_n_112,
      PCIN(40) => green8_n_113,
      PCIN(39) => green8_n_114,
      PCIN(38) => green8_n_115,
      PCIN(37) => green8_n_116,
      PCIN(36) => green8_n_117,
      PCIN(35) => green8_n_118,
      PCIN(34) => green8_n_119,
      PCIN(33) => green8_n_120,
      PCIN(32) => green8_n_121,
      PCIN(31) => green8_n_122,
      PCIN(30) => green8_n_123,
      PCIN(29) => green8_n_124,
      PCIN(28) => green8_n_125,
      PCIN(27) => green8_n_126,
      PCIN(26) => green8_n_127,
      PCIN(25) => green8_n_128,
      PCIN(24) => green8_n_129,
      PCIN(23) => green8_n_130,
      PCIN(22) => green8_n_131,
      PCIN(21) => green8_n_132,
      PCIN(20) => green8_n_133,
      PCIN(19) => green8_n_134,
      PCIN(18) => green8_n_135,
      PCIN(17) => green8_n_136,
      PCIN(16) => green8_n_137,
      PCIN(15) => green8_n_138,
      PCIN(14) => green8_n_139,
      PCIN(13) => green8_n_140,
      PCIN(12) => green8_n_141,
      PCIN(11) => green8_n_142,
      PCIN(10) => green8_n_143,
      PCIN(9) => green8_n_144,
      PCIN(8) => green8_n_145,
      PCIN(7) => green8_n_146,
      PCIN(6) => green8_n_147,
      PCIN(5) => green8_n_148,
      PCIN(4) => green8_n_149,
      PCIN(3) => green8_n_150,
      PCIN(2) => green8_n_151,
      PCIN(1) => green8_n_152,
      PCIN(0) => green8_n_153,
      PCOUT(47 downto 0) => \NLW_green8__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_green8__0_UNDERFLOW_UNCONNECTED\
    );
\green8_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \green8[0]_i_1_n_0\,
      Q => \^green8\(0),
      R => \^sr\(0)
    );
\green8_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \green8[1]_i_1_n_0\,
      Q => \^green8\(1),
      R => \^sr\(0)
    );
\green8_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \green8[2]_i_1_n_0\,
      Q => \^green8\(2),
      R => \^sr\(0)
    );
\green8_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \green8[3]_i_1_n_0\,
      Q => \^green8\(3),
      R => \^sr\(0)
    );
\green8_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \green8[4]_i_1_n_0\,
      Q => \^green8\(4),
      R => \^sr\(0)
    );
\green8_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \green8[5]_i_1_n_0\,
      Q => \^green8\(5),
      R => \^sr\(0)
    );
\green8_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \green8[6]_i_1_n_0\,
      Q => \^green8\(6),
      R => \^sr\(0)
    );
\green8_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \green8[7]_i_1_n_0\,
      Q => \^green8\(7),
      R => \^sr\(0)
    );
\green[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => CO(0),
      I1 => \D02IN_reg[3]\(3),
      O => \green[11]_i_5_n_0\
    );
\green[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => CO(0),
      I1 => \D02IN_reg[3]\(2),
      O => \green[11]_i_6_n_0\
    );
\green[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \D01IN_reg[3]_1\(0),
      I1 => \D02IN_reg[3]\(1),
      O => \green[11]_i_7_n_0\
    );
\green[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \D01IN_reg[3]_0\(3),
      I1 => \D02IN_reg[3]\(0),
      O => \green[11]_i_8_n_0\
    );
\green[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => CO(0),
      I1 => \D02IN_reg[3]_0\(3),
      O => \green[15]_i_3_n_0\
    );
\green[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => CO(0),
      I1 => \D02IN_reg[3]_0\(2),
      O => \green[15]_i_4_n_0\
    );
\green[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => CO(0),
      I1 => \D02IN_reg[3]_0\(1),
      O => \green[15]_i_5_n_0\
    );
\green[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => CO(0),
      I1 => \D02IN_reg[3]_0\(0),
      O => \green[15]_i_6_n_0\
    );
\green[15]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => green8_n_102,
      I1 => \D11IN_reg[19]\(1),
      I2 => \D11IN_reg[0]\(2),
      O => \green[15]_i_68_n_0\
    );
\green[15]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => green8_n_103,
      I1 => \D11IN_reg[0]\(1),
      O => \green[15]_i_69_n_0\
    );
\green[15]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => green8_n_104,
      I1 => \D11IN_reg[0]\(0),
      O => \green[15]_i_70_n_0\
    );
\green[15]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => green8_n_105,
      I1 => \D11IN_reg[19]\(0),
      O => \green[15]_i_71_n_0\
    );
\green[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => CO(0),
      I1 => \D02IN_reg[3]_1\(3),
      O => \green[19]_i_3_n_0\
    );
\green[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => CO(0),
      I1 => \D02IN_reg[3]_1\(2),
      O => \green[19]_i_4_n_0\
    );
\green[19]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => green8_n_98,
      I1 => \D11IN_reg[7]\(0),
      O => \green[19]_i_44_n_0\
    );
\green[19]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => green8_n_99,
      I1 => \D11IN_reg[6]\(2),
      O => \green[19]_i_45_n_0\
    );
\green[19]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => green8_n_100,
      I1 => \D11IN_reg[6]\(1),
      O => \green[19]_i_46_n_0\
    );
\green[19]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => green8_n_101,
      I1 => \D11IN_reg[6]\(0),
      O => \green[19]_i_47_n_0\
    );
\green[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => CO(0),
      I1 => \D02IN_reg[3]_1\(1),
      O => \green[19]_i_5_n_0\
    );
\green[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => CO(0),
      I1 => \D02IN_reg[3]_1\(0),
      O => \green[19]_i_6_n_0\
    );
\green[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => CO(0),
      I1 => \D02IN_reg[3]_2\(3),
      O => \green[23]_i_3_n_0\
    );
\green[23]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => green8_n_94,
      I1 => \D11IN_reg[7]_0\(0),
      O => \green[23]_i_34_n_0\
    );
\green[23]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => green8_n_95,
      I1 => \D11IN_reg[7]\(3),
      O => \green[23]_i_35_n_0\
    );
\green[23]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => green8_n_96,
      I1 => \D11IN_reg[7]\(2),
      O => \green[23]_i_36_n_0\
    );
\green[23]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => green8_n_97,
      I1 => \D11IN_reg[7]\(1),
      O => \green[23]_i_37_n_0\
    );
\green[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => CO(0),
      I1 => \D02IN_reg[3]_2\(2),
      O => \green[23]_i_4_n_0\
    );
\green[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => CO(0),
      I1 => \D02IN_reg[3]_2\(1),
      O => \green[23]_i_5_n_0\
    );
\green[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => CO(0),
      I1 => \D02IN_reg[3]_2\(0),
      O => \green[23]_i_6_n_0\
    );
\green[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => CO(0),
      I1 => \D02IN_reg[3]_3\(3),
      O => \green[27]_i_3_n_0\
    );
\green[27]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => green8_n_90,
      O => \green[27]_i_34_n_0\
    );
\green[27]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => green8_n_91,
      O => \green[27]_i_35_n_0\
    );
\green[27]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => green8_n_92,
      O => \green[27]_i_36_n_0\
    );
\green[27]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => green8_n_93,
      O => \green[27]_i_37_n_0\
    );
\green[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => CO(0),
      I1 => \D02IN_reg[3]_3\(2),
      O => \green[27]_i_4_n_0\
    );
\green[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => CO(0),
      I1 => \D02IN_reg[3]_3\(1),
      O => \green[27]_i_5_n_0\
    );
\green[27]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => CO(0),
      I1 => \D02IN_reg[3]_3\(0),
      O => \green[27]_i_6_n_0\
    );
\green[31]_i_102\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \green8__0_n_99\,
      O => \green[31]_i_102_n_0\
    );
\green[31]_i_103\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \green8__0_n_100\,
      O => \green[31]_i_103_n_0\
    );
\green[31]_i_104\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \green8__0_n_101\,
      O => \green[31]_i_104_n_0\
    );
\green[31]_i_105\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \green8__0_n_102\,
      O => \green[31]_i_105_n_0\
    );
\green[31]_i_106\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \green8__0_n_103\,
      O => \green[31]_i_106_n_0\
    );
\green[31]_i_107\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \green8__0_n_104\,
      O => \green[31]_i_107_n_0\
    );
\green[31]_i_108\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \green8__0_n_105\,
      O => \green[31]_i_108_n_0\
    );
\green[31]_i_109\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => green8_n_89,
      O => \green[31]_i_109_n_0\
    );
\green[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => CO(0),
      I1 => \D02IN_reg[3]_4\(3),
      O => \green[31]_i_3_n_0\
    );
\green[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => CO(0),
      I1 => \D02IN_reg[3]_4\(2),
      O => \green[31]_i_4_n_0\
    );
\green[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => CO(0),
      I1 => \D02IN_reg[3]_4\(1),
      O => \green[31]_i_5_n_0\
    );
\green[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => CO(0),
      I1 => \D02IN_reg[3]_4\(0),
      O => \green[31]_i_6_n_0\
    );
\green[31]_i_90\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \green8__0_n_91\,
      O => \green[31]_i_90_n_0\
    );
\green[31]_i_91\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \green8__0_n_92\,
      O => \green[31]_i_91_n_0\
    );
\green[31]_i_92\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \green8__0_n_93\,
      O => \green[31]_i_92_n_0\
    );
\green[31]_i_93\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \green8__0_n_94\,
      O => \green[31]_i_93_n_0\
    );
\green[31]_i_95\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \green8__0_n_95\,
      O => \green[31]_i_95_n_0\
    );
\green[31]_i_96\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \green8__0_n_96\,
      O => \green[31]_i_96_n_0\
    );
\green[31]_i_97\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \green8__0_n_97\,
      O => \green[31]_i_97_n_0\
    );
\green[31]_i_98\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \green8__0_n_98\,
      O => \green[31]_i_98_n_0\
    );
\green[32]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \green8__0_n_90\,
      O => \green[32]_i_10_n_0\
    );
\green[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => CO(0),
      I1 => \D02IN_reg[3]_7\(0),
      O => \green[32]_i_2_n_0\
    );
\green[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(2),
      I1 => \D02IN_reg[3]_5\(3),
      O => \green[3]_i_3_n_0\
    );
\green[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(1),
      I1 => \D02IN_reg[3]_5\(2),
      O => \green[3]_i_4_n_0\
    );
\green[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(0),
      I1 => \D02IN_reg[3]_5\(1),
      O => \green[3]_i_5_n_0\
    );
\green[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \D01IN_reg[3]\(0),
      I1 => \D02IN_reg[3]_5\(0),
      O => \green[3]_i_6_n_0\
    );
\green[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \D01IN_reg[3]_0\(2),
      I1 => \D02IN_reg[3]_6\(3),
      O => \green[7]_i_3_n_0\
    );
\green[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \D01IN_reg[3]_0\(1),
      I1 => \D02IN_reg[3]_6\(2),
      O => \green[7]_i_4_n_0\
    );
\green[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \D01IN_reg[3]_0\(0),
      I1 => \D02IN_reg[3]_6\(1),
      O => \green[7]_i_5_n_0\
    );
\green[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(3),
      I1 => \D02IN_reg[3]_6\(0),
      O => \green[7]_i_6_n_0\
    );
\green_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => green0(0),
      Q => \green_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\green_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => green0(10),
      Q => \green_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\green_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => green0(11),
      Q => \green_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\green_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[7]_i_1_n_0\,
      CO(3) => \green_reg[11]_i_1_n_0\,
      CO(2) => \green_reg[11]_i_1_n_1\,
      CO(1) => \green_reg[11]_i_1_n_2\,
      CO(0) => \green_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \D02IN_reg[3]\(3 downto 2),
      DI(1) => \D01IN_reg[3]_1\(0),
      DI(0) => \D01IN_reg[3]_0\(3),
      O(3 downto 0) => green0(11 downto 8),
      S(3) => \green[11]_i_5_n_0\,
      S(2) => \green[11]_i_6_n_0\,
      S(1) => \green[11]_i_7_n_0\,
      S(0) => \green[11]_i_8_n_0\
    );
\green_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => green0(12),
      Q => \green_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\green_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => green0(13),
      Q => \green_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\green_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => green0(14),
      Q => \green_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\green_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => green0(15),
      Q => \green_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\green_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[11]_i_1_n_0\,
      CO(3) => \green_reg[15]_i_1_n_0\,
      CO(2) => \green_reg[15]_i_1_n_1\,
      CO(1) => \green_reg[15]_i_1_n_2\,
      CO(0) => \green_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \D02IN_reg[3]_0\(3 downto 0),
      O(3 downto 0) => green0(15 downto 12),
      S(3) => \green[15]_i_3_n_0\,
      S(2) => \green[15]_i_4_n_0\,
      S(1) => \green[15]_i_5_n_0\,
      S(0) => \green[15]_i_6_n_0\
    );
\green_reg[15]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \green_reg[15]_i_47_n_0\,
      CO(2) => \green_reg[15]_i_47_n_1\,
      CO(1) => \green_reg[15]_i_47_n_2\,
      CO(0) => \green_reg[15]_i_47_n_3\,
      CYINIT => '0',
      DI(3) => green8_n_102,
      DI(2) => green8_n_103,
      DI(1) => green8_n_104,
      DI(0) => green8_n_105,
      O(3 downto 0) => \green_reg[11]_0\(3 downto 0),
      S(3) => \green[15]_i_68_n_0\,
      S(2) => \green[15]_i_69_n_0\,
      S(1) => \green[15]_i_70_n_0\,
      S(0) => \green[15]_i_71_n_0\
    );
\green_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => green0(16),
      Q => \green_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\green_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => green0(17),
      Q => \green_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\green_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => green0(18),
      Q => \green_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\green_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => green0(19),
      Q => \green_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\green_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[15]_i_1_n_0\,
      CO(3) => \green_reg[19]_i_1_n_0\,
      CO(2) => \green_reg[19]_i_1_n_1\,
      CO(1) => \green_reg[19]_i_1_n_2\,
      CO(0) => \green_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \D02IN_reg[3]_1\(3 downto 0),
      O(3 downto 0) => green0(19 downto 16),
      S(3) => \green[19]_i_3_n_0\,
      S(2) => \green[19]_i_4_n_0\,
      S(1) => \green[19]_i_5_n_0\,
      S(0) => \green[19]_i_6_n_0\
    );
\green_reg[19]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[15]_i_47_n_0\,
      CO(3) => \green_reg[19]_i_35_n_0\,
      CO(2) => \green_reg[19]_i_35_n_1\,
      CO(1) => \green_reg[19]_i_35_n_2\,
      CO(0) => \green_reg[19]_i_35_n_3\,
      CYINIT => '0',
      DI(3) => green8_n_98,
      DI(2) => green8_n_99,
      DI(1) => green8_n_100,
      DI(0) => green8_n_101,
      O(3 downto 0) => \green_reg[11]_1\(3 downto 0),
      S(3) => \green[19]_i_44_n_0\,
      S(2) => \green[19]_i_45_n_0\,
      S(1) => \green[19]_i_46_n_0\,
      S(0) => \green[19]_i_47_n_0\
    );
\green_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => green0(1),
      Q => \green_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\green_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => green0(20),
      Q => \green_reg_n_0_[20]\,
      R => \^sr\(0)
    );
\green_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => green0(21),
      Q => \green_reg_n_0_[21]\,
      R => \^sr\(0)
    );
\green_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => green0(22),
      Q => \green_reg_n_0_[22]\,
      R => \^sr\(0)
    );
\green_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => green0(23),
      Q => \green_reg_n_0_[23]\,
      R => \^sr\(0)
    );
\green_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[19]_i_1_n_0\,
      CO(3) => \green_reg[23]_i_1_n_0\,
      CO(2) => \green_reg[23]_i_1_n_1\,
      CO(1) => \green_reg[23]_i_1_n_2\,
      CO(0) => \green_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \D02IN_reg[3]_2\(3 downto 0),
      O(3 downto 0) => green0(23 downto 20),
      S(3) => \green[23]_i_3_n_0\,
      S(2) => \green[23]_i_4_n_0\,
      S(1) => \green[23]_i_5_n_0\,
      S(0) => \green[23]_i_6_n_0\
    );
\green_reg[23]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[19]_i_35_n_0\,
      CO(3) => \green_reg[23]_i_33_n_0\,
      CO(2) => \green_reg[23]_i_33_n_1\,
      CO(1) => \green_reg[23]_i_33_n_2\,
      CO(0) => \green_reg[23]_i_33_n_3\,
      CYINIT => '0',
      DI(3) => green8_n_94,
      DI(2) => green8_n_95,
      DI(1) => green8_n_96,
      DI(0) => green8_n_97,
      O(3 downto 0) => \green_reg[11]_2\(3 downto 0),
      S(3) => \green[23]_i_34_n_0\,
      S(2) => \green[23]_i_35_n_0\,
      S(1) => \green[23]_i_36_n_0\,
      S(0) => \green[23]_i_37_n_0\
    );
\green_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => green0(24),
      Q => \green_reg_n_0_[24]\,
      R => \^sr\(0)
    );
\green_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => green0(25),
      Q => \green_reg_n_0_[25]\,
      R => \^sr\(0)
    );
\green_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => green0(26),
      Q => \green_reg_n_0_[26]\,
      R => \^sr\(0)
    );
\green_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => green0(27),
      Q => \green_reg_n_0_[27]\,
      R => \^sr\(0)
    );
\green_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[23]_i_1_n_0\,
      CO(3) => \green_reg[27]_i_1_n_0\,
      CO(2) => \green_reg[27]_i_1_n_1\,
      CO(1) => \green_reg[27]_i_1_n_2\,
      CO(0) => \green_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \D02IN_reg[3]_3\(3 downto 0),
      O(3 downto 0) => green0(27 downto 24),
      S(3) => \green[27]_i_3_n_0\,
      S(2) => \green[27]_i_4_n_0\,
      S(1) => \green[27]_i_5_n_0\,
      S(0) => \green[27]_i_6_n_0\
    );
\green_reg[27]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[23]_i_33_n_0\,
      CO(3) => \green_reg[27]_i_33_n_0\,
      CO(2) => \green_reg[27]_i_33_n_1\,
      CO(1) => \green_reg[27]_i_33_n_2\,
      CO(0) => \green_reg[27]_i_33_n_3\,
      CYINIT => '0',
      DI(3) => green8_n_90,
      DI(2) => green8_n_91,
      DI(1) => green8_n_92,
      DI(0) => green8_n_93,
      O(3 downto 0) => \green_reg[15]_0\(3 downto 0),
      S(3) => \green[27]_i_34_n_0\,
      S(2) => \green[27]_i_35_n_0\,
      S(1) => \green[27]_i_36_n_0\,
      S(0) => \green[27]_i_37_n_0\
    );
\green_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => green0(28),
      Q => \green_reg_n_0_[28]\,
      R => \^sr\(0)
    );
\green_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => green0(29),
      Q => \green_reg_n_0_[29]\,
      R => \^sr\(0)
    );
\green_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => green0(2),
      Q => \green_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\green_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => green0(30),
      Q => \green_reg_n_0_[30]\,
      R => \^sr\(0)
    );
\green_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => green0(31),
      Q => \green_reg_n_0_[31]\,
      R => \^sr\(0)
    );
\green_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[27]_i_1_n_0\,
      CO(3) => \green_reg[31]_i_1_n_0\,
      CO(2) => \green_reg[31]_i_1_n_1\,
      CO(1) => \green_reg[31]_i_1_n_2\,
      CO(0) => \green_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \D02IN_reg[3]_4\(3 downto 0),
      O(3 downto 0) => green0(31 downto 28),
      S(3) => \green[31]_i_3_n_0\,
      S(2) => \green[31]_i_4_n_0\,
      S(1) => \green[31]_i_5_n_0\,
      S(0) => \green[31]_i_6_n_0\
    );
\green_reg[31]_i_79\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[31]_i_81_n_0\,
      CO(3) => \green_reg[31]_i_79_n_0\,
      CO(2) => \green_reg[31]_i_79_n_1\,
      CO(1) => \green_reg[31]_i_79_n_2\,
      CO(0) => \green_reg[31]_i_79_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \green_reg[31]_0\(3 downto 0),
      S(3) => \green[31]_i_90_n_0\,
      S(2) => \green[31]_i_91_n_0\,
      S(1) => \green[31]_i_92_n_0\,
      S(0) => \green[31]_i_93_n_0\
    );
\green_reg[31]_i_81\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[31]_i_83_n_0\,
      CO(3) => \green_reg[31]_i_81_n_0\,
      CO(2) => \green_reg[31]_i_81_n_1\,
      CO(1) => \green_reg[31]_i_81_n_2\,
      CO(0) => \green_reg[31]_i_81_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \green_reg[27]_0\(3 downto 0),
      S(3) => \green[31]_i_95_n_0\,
      S(2) => \green[31]_i_96_n_0\,
      S(1) => \green[31]_i_97_n_0\,
      S(0) => \green[31]_i_98_n_0\
    );
\green_reg[31]_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[31]_i_85_n_0\,
      CO(3) => \green_reg[31]_i_83_n_0\,
      CO(2) => \green_reg[31]_i_83_n_1\,
      CO(1) => \green_reg[31]_i_83_n_2\,
      CO(0) => \green_reg[31]_i_83_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \green_reg[23]_0\(3 downto 0),
      S(3) => \green[31]_i_102_n_0\,
      S(2) => \green[31]_i_103_n_0\,
      S(1) => \green[31]_i_104_n_0\,
      S(0) => \green[31]_i_105_n_0\
    );
\green_reg[31]_i_85\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[27]_i_33_n_0\,
      CO(3) => \green_reg[31]_i_85_n_0\,
      CO(2) => \green_reg[31]_i_85_n_1\,
      CO(1) => \green_reg[31]_i_85_n_2\,
      CO(0) => \green_reg[31]_i_85_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => green8_n_89,
      O(3 downto 0) => \green_reg[19]_0\(3 downto 0),
      S(3) => \green[31]_i_106_n_0\,
      S(2) => \green[31]_i_107_n_0\,
      S(1) => \green[31]_i_108_n_0\,
      S(0) => \green[31]_i_109_n_0\
    );
\green_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => green0(32),
      Q => \green_reg_n_0_[32]\,
      R => \^sr\(0)
    );
\green_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[31]_i_1_n_0\,
      CO(3 downto 0) => \NLW_green_reg[32]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_green_reg[32]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => green0(32),
      S(3 downto 1) => B"000",
      S(0) => \green[32]_i_2_n_0\
    );
\green_reg[32]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[31]_i_79_n_0\,
      CO(3 downto 0) => \NLW_green_reg[32]_i_9_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_green_reg[32]_i_9_O_UNCONNECTED\(3 downto 1),
      O(0) => \green_reg[32]_0\(0),
      S(3 downto 1) => B"000",
      S(0) => \green[32]_i_10_n_0\
    );
\green_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => green0(3),
      Q => \green_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\green_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \green_reg[3]_i_1_n_0\,
      CO(2) => \green_reg[3]_i_1_n_1\,
      CO(1) => \green_reg[3]_i_1_n_2\,
      CO(0) => \green_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => O(2 downto 0),
      DI(0) => \D01IN_reg[3]\(0),
      O(3 downto 0) => green0(3 downto 0),
      S(3) => \green[3]_i_3_n_0\,
      S(2) => \green[3]_i_4_n_0\,
      S(1) => \green[3]_i_5_n_0\,
      S(0) => \green[3]_i_6_n_0\
    );
\green_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => green0(4),
      Q => \green_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\green_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => green0(5),
      Q => \green_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\green_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => green0(6),
      Q => \green_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\green_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => green0(7),
      Q => \green_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\green_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[3]_i_1_n_0\,
      CO(3) => \green_reg[7]_i_1_n_0\,
      CO(2) => \green_reg[7]_i_1_n_1\,
      CO(1) => \green_reg[7]_i_1_n_2\,
      CO(0) => \green_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \D01IN_reg[3]_0\(2 downto 0),
      DI(0) => O(3),
      O(3 downto 0) => green0(7 downto 4),
      S(3) => \green[7]_i_3_n_0\,
      S(2) => \green[7]_i_4_n_0\,
      S(1) => \green[7]_i_5_n_0\,
      S(0) => \green[7]_i_6_n_0\
    );
\green_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => green0(8),
      Q => \green_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\green_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => green0(9),
      Q => \green_reg_n_0_[9]\,
      R => \^sr\(0)
    );
red8: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000011111111111111111",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_red8_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => Q(23 downto 16),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_red8_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_red8_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_red8_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => Clock,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_red8_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_red8_OVERFLOW_UNCONNECTED,
      P(47) => red8_n_58,
      P(46) => red8_n_59,
      P(45) => red8_n_60,
      P(44) => red8_n_61,
      P(43) => red8_n_62,
      P(42) => red8_n_63,
      P(41) => red8_n_64,
      P(40) => red8_n_65,
      P(39) => red8_n_66,
      P(38) => red8_n_67,
      P(37) => red8_n_68,
      P(36) => red8_n_69,
      P(35) => red8_n_70,
      P(34) => red8_n_71,
      P(33) => red8_n_72,
      P(32) => red8_n_73,
      P(31) => red8_n_74,
      P(30) => red8_n_75,
      P(29) => red8_n_76,
      P(28) => red8_n_77,
      P(27) => red8_n_78,
      P(26) => red8_n_79,
      P(25) => red8_n_80,
      P(24) => red8_n_81,
      P(23) => red8_n_82,
      P(22) => red8_n_83,
      P(21) => red8_n_84,
      P(20) => red8_n_85,
      P(19) => red8_n_86,
      P(18) => red8_n_87,
      P(17) => red8_n_88,
      P(16) => red8_n_89,
      P(15) => red8_n_90,
      P(14) => red8_n_91,
      P(13) => red8_n_92,
      P(12) => red8_n_93,
      P(11) => red8_n_94,
      P(10) => red8_n_95,
      P(9) => red8_n_96,
      P(8) => red8_n_97,
      P(7) => red8_n_98,
      P(6) => red8_n_99,
      P(5) => red8_n_100,
      P(4) => red8_n_101,
      P(3) => red8_n_102,
      P(2) => red8_n_103,
      P(1) => red8_n_104,
      P(0) => red8_n_105,
      PATTERNBDETECT => NLW_red8_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_red8_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => red8_n_106,
      PCOUT(46) => red8_n_107,
      PCOUT(45) => red8_n_108,
      PCOUT(44) => red8_n_109,
      PCOUT(43) => red8_n_110,
      PCOUT(42) => red8_n_111,
      PCOUT(41) => red8_n_112,
      PCOUT(40) => red8_n_113,
      PCOUT(39) => red8_n_114,
      PCOUT(38) => red8_n_115,
      PCOUT(37) => red8_n_116,
      PCOUT(36) => red8_n_117,
      PCOUT(35) => red8_n_118,
      PCOUT(34) => red8_n_119,
      PCOUT(33) => red8_n_120,
      PCOUT(32) => red8_n_121,
      PCOUT(31) => red8_n_122,
      PCOUT(30) => red8_n_123,
      PCOUT(29) => red8_n_124,
      PCOUT(28) => red8_n_125,
      PCOUT(27) => red8_n_126,
      PCOUT(26) => red8_n_127,
      PCOUT(25) => red8_n_128,
      PCOUT(24) => red8_n_129,
      PCOUT(23) => red8_n_130,
      PCOUT(22) => red8_n_131,
      PCOUT(21) => red8_n_132,
      PCOUT(20) => red8_n_133,
      PCOUT(19) => red8_n_134,
      PCOUT(18) => red8_n_135,
      PCOUT(17) => red8_n_136,
      PCOUT(16) => red8_n_137,
      PCOUT(15) => red8_n_138,
      PCOUT(14) => red8_n_139,
      PCOUT(13) => red8_n_140,
      PCOUT(12) => red8_n_141,
      PCOUT(11) => red8_n_142,
      PCOUT(10) => red8_n_143,
      PCOUT(9) => red8_n_144,
      PCOUT(8) => red8_n_145,
      PCOUT(7) => red8_n_146,
      PCOUT(6) => red8_n_147,
      PCOUT(5) => red8_n_148,
      PCOUT(4) => red8_n_149,
      PCOUT(3) => red8_n_150,
      PCOUT(2) => red8_n_151,
      PCOUT(1) => red8_n_152,
      PCOUT(0) => red8_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_red8_UNDERFLOW_UNCONNECTED
    );
\red8[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \red8[7]_i_2_n_0\,
      I1 => \red8[7]_i_3_n_0\,
      I2 => \red_reg_n_0_[8]\,
      I3 => \red8[7]_i_4_n_0\,
      I4 => \red8[7]_i_5_n_0\,
      I5 => \red_reg_n_0_[0]\,
      O => \red8[0]_i_1_n_0\
    );
\red8[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \red8[7]_i_2_n_0\,
      I1 => \red8[7]_i_3_n_0\,
      I2 => \red_reg_n_0_[8]\,
      I3 => \red8[7]_i_4_n_0\,
      I4 => \red8[7]_i_5_n_0\,
      I5 => \red_reg_n_0_[1]\,
      O => \red8[1]_i_1_n_0\
    );
\red8[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \red8[7]_i_2_n_0\,
      I1 => \red8[7]_i_3_n_0\,
      I2 => \red_reg_n_0_[8]\,
      I3 => \red8[7]_i_4_n_0\,
      I4 => \red8[7]_i_5_n_0\,
      I5 => \red_reg_n_0_[2]\,
      O => \red8[2]_i_1_n_0\
    );
\red8[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \red8[7]_i_2_n_0\,
      I1 => \red8[7]_i_3_n_0\,
      I2 => \red_reg_n_0_[8]\,
      I3 => \red8[7]_i_4_n_0\,
      I4 => \red8[7]_i_5_n_0\,
      I5 => \red_reg_n_0_[3]\,
      O => \red8[3]_i_1_n_0\
    );
\red8[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \red8[7]_i_2_n_0\,
      I1 => \red8[7]_i_3_n_0\,
      I2 => \red_reg_n_0_[8]\,
      I3 => \red8[7]_i_4_n_0\,
      I4 => \red8[7]_i_5_n_0\,
      I5 => \red_reg_n_0_[4]\,
      O => \red8[4]_i_1_n_0\
    );
\red8[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \red8[7]_i_2_n_0\,
      I1 => \red8[7]_i_3_n_0\,
      I2 => \red_reg_n_0_[8]\,
      I3 => \red8[7]_i_4_n_0\,
      I4 => \red8[7]_i_5_n_0\,
      I5 => \red_reg_n_0_[5]\,
      O => \red8[5]_i_1_n_0\
    );
\red8[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \red8[7]_i_2_n_0\,
      I1 => \red8[7]_i_3_n_0\,
      I2 => \red_reg_n_0_[8]\,
      I3 => \red8[7]_i_4_n_0\,
      I4 => \red8[7]_i_5_n_0\,
      I5 => \red_reg_n_0_[6]\,
      O => \red8[6]_i_1_n_0\
    );
\red8[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \red8[7]_i_2_n_0\,
      I1 => \red8[7]_i_3_n_0\,
      I2 => \red_reg_n_0_[8]\,
      I3 => \red8[7]_i_4_n_0\,
      I4 => \red8[7]_i_5_n_0\,
      I5 => \red_reg_n_0_[7]\,
      O => \red8[7]_i_1_n_0\
    );
\red8[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \red_reg_n_0_[13]\,
      I1 => \red_reg_n_0_[14]\,
      I2 => \red_reg_n_0_[11]\,
      I3 => \red_reg_n_0_[12]\,
      I4 => \red_reg_n_0_[10]\,
      I5 => \red_reg_n_0_[9]\,
      O => \red8[7]_i_2_n_0\
    );
\red8[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \red_reg_n_0_[31]\,
      I1 => \red_reg_n_0_[32]\,
      I2 => \red_reg_n_0_[29]\,
      I3 => \red_reg_n_0_[30]\,
      I4 => \red_reg_n_0_[28]\,
      I5 => \red_reg_n_0_[27]\,
      O => \red8[7]_i_3_n_0\
    );
\red8[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \red_reg_n_0_[25]\,
      I1 => \red_reg_n_0_[26]\,
      I2 => \red_reg_n_0_[23]\,
      I3 => \red_reg_n_0_[24]\,
      I4 => \red_reg_n_0_[22]\,
      I5 => \red_reg_n_0_[21]\,
      O => \red8[7]_i_4_n_0\
    );
\red8[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \red_reg_n_0_[19]\,
      I1 => \red_reg_n_0_[20]\,
      I2 => \red_reg_n_0_[17]\,
      I3 => \red_reg_n_0_[18]\,
      I4 => \red_reg_n_0_[16]\,
      I5 => \red_reg_n_0_[15]\,
      O => \red8[7]_i_5_n_0\
    );
\red8__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000001111111111111111",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_red8__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => Q(23 downto 16),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_red8__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_red8__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_red8__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => Clock,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_red8__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_red8__0_OVERFLOW_UNCONNECTED\,
      P(47) => \red8__0_n_58\,
      P(46) => \red8__0_n_59\,
      P(45) => \red8__0_n_60\,
      P(44) => \red8__0_n_61\,
      P(43) => \red8__0_n_62\,
      P(42) => \red8__0_n_63\,
      P(41) => \red8__0_n_64\,
      P(40) => \red8__0_n_65\,
      P(39) => \red8__0_n_66\,
      P(38) => \red8__0_n_67\,
      P(37) => \red8__0_n_68\,
      P(36) => \red8__0_n_69\,
      P(35) => \red8__0_n_70\,
      P(34) => \red8__0_n_71\,
      P(33) => \red8__0_n_72\,
      P(32) => \red8__0_n_73\,
      P(31) => \red8__0_n_74\,
      P(30) => \red8__0_n_75\,
      P(29) => \red8__0_n_76\,
      P(28) => \red8__0_n_77\,
      P(27) => \red8__0_n_78\,
      P(26) => \red8__0_n_79\,
      P(25) => \red8__0_n_80\,
      P(24) => \red8__0_n_81\,
      P(23) => \red8__0_n_82\,
      P(22) => \red8__0_n_83\,
      P(21) => \red8__0_n_84\,
      P(20) => \red8__0_n_85\,
      P(19) => \red8__0_n_86\,
      P(18) => \red8__0_n_87\,
      P(17) => \red8__0_n_88\,
      P(16) => \red8__0_n_89\,
      P(15) => \red8__0_n_90\,
      P(14) => \red8__0_n_91\,
      P(13) => \red8__0_n_92\,
      P(12) => \red8__0_n_93\,
      P(11) => \red8__0_n_94\,
      P(10) => \red8__0_n_95\,
      P(9) => \red8__0_n_96\,
      P(8) => \red8__0_n_97\,
      P(7) => \red8__0_n_98\,
      P(6) => \red8__0_n_99\,
      P(5) => \red8__0_n_100\,
      P(4) => \red8__0_n_101\,
      P(3) => \red8__0_n_102\,
      P(2) => \red8__0_n_103\,
      P(1) => \red8__0_n_104\,
      P(0) => \red8__0_n_105\,
      PATTERNBDETECT => \NLW_red8__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_red8__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => red8_n_106,
      PCIN(46) => red8_n_107,
      PCIN(45) => red8_n_108,
      PCIN(44) => red8_n_109,
      PCIN(43) => red8_n_110,
      PCIN(42) => red8_n_111,
      PCIN(41) => red8_n_112,
      PCIN(40) => red8_n_113,
      PCIN(39) => red8_n_114,
      PCIN(38) => red8_n_115,
      PCIN(37) => red8_n_116,
      PCIN(36) => red8_n_117,
      PCIN(35) => red8_n_118,
      PCIN(34) => red8_n_119,
      PCIN(33) => red8_n_120,
      PCIN(32) => red8_n_121,
      PCIN(31) => red8_n_122,
      PCIN(30) => red8_n_123,
      PCIN(29) => red8_n_124,
      PCIN(28) => red8_n_125,
      PCIN(27) => red8_n_126,
      PCIN(26) => red8_n_127,
      PCIN(25) => red8_n_128,
      PCIN(24) => red8_n_129,
      PCIN(23) => red8_n_130,
      PCIN(22) => red8_n_131,
      PCIN(21) => red8_n_132,
      PCIN(20) => red8_n_133,
      PCIN(19) => red8_n_134,
      PCIN(18) => red8_n_135,
      PCIN(17) => red8_n_136,
      PCIN(16) => red8_n_137,
      PCIN(15) => red8_n_138,
      PCIN(14) => red8_n_139,
      PCIN(13) => red8_n_140,
      PCIN(12) => red8_n_141,
      PCIN(11) => red8_n_142,
      PCIN(10) => red8_n_143,
      PCIN(9) => red8_n_144,
      PCIN(8) => red8_n_145,
      PCIN(7) => red8_n_146,
      PCIN(6) => red8_n_147,
      PCIN(5) => red8_n_148,
      PCIN(4) => red8_n_149,
      PCIN(3) => red8_n_150,
      PCIN(2) => red8_n_151,
      PCIN(1) => red8_n_152,
      PCIN(0) => red8_n_153,
      PCOUT(47 downto 0) => \NLW_red8__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_red8__0_UNDERFLOW_UNCONNECTED\
    );
\red8_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \red8[0]_i_1_n_0\,
      Q => \^red8\(0),
      R => \^sr\(0)
    );
\red8_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \red8[1]_i_1_n_0\,
      Q => \^red8\(1),
      R => \^sr\(0)
    );
\red8_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \red8[2]_i_1_n_0\,
      Q => \^red8\(2),
      R => \^sr\(0)
    );
\red8_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \red8[3]_i_1_n_0\,
      Q => \^red8\(3),
      R => \^sr\(0)
    );
\red8_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \red8[4]_i_1_n_0\,
      Q => \^red8\(4),
      R => \^sr\(0)
    );
\red8_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \red8[5]_i_1_n_0\,
      Q => \^red8\(5),
      R => \^sr\(0)
    );
\red8_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \red8[6]_i_1_n_0\,
      Q => \^red8\(6),
      R => \^sr\(0)
    );
\red8_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \red8[7]_i_1_n_0\,
      Q => \^red8\(7),
      R => \^sr\(0)
    );
\red[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[19]_3\(0),
      I1 => \D02IN_reg[19]\(3),
      O => \red[11]_i_5_n_0\
    );
\red[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[19]_3\(0),
      I1 => \D02IN_reg[19]\(2),
      O => \red[11]_i_6_n_0\
    );
\red[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \D01IN_reg[19]_2\(0),
      I1 => \D02IN_reg[19]\(1),
      O => \red[11]_i_7_n_0\
    );
\red[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \D01IN_reg[19]_1\(3),
      I1 => \D02IN_reg[19]\(0),
      O => \red[11]_i_8_n_0\
    );
\red[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[19]_3\(0),
      I1 => \D02IN_reg[19]_0\(3),
      O => \red[15]_i_3_n_0\
    );
\red[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[19]_3\(0),
      I1 => \D02IN_reg[19]_0\(2),
      O => \red[15]_i_4_n_0\
    );
\red[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[19]_3\(0),
      I1 => \D02IN_reg[19]_0\(1),
      O => \red[15]_i_5_n_0\
    );
\red[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[19]_3\(0),
      I1 => \D02IN_reg[19]_0\(0),
      O => \red[15]_i_6_n_0\
    );
\red[15]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => red8_n_102,
      I1 => \D11IN_reg[19]\(5),
      I2 => \D11IN_reg[16]\(2),
      O => \red[15]_i_68_n_0\
    );
\red[15]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => red8_n_103,
      I1 => \D11IN_reg[16]\(1),
      O => \red[15]_i_69_n_0\
    );
\red[15]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => red8_n_104,
      I1 => \D11IN_reg[16]\(0),
      O => \red[15]_i_70_n_0\
    );
\red[15]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => red8_n_105,
      I1 => \D11IN_reg[19]\(4),
      O => \red[15]_i_71_n_0\
    );
\red[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[19]_3\(0),
      I1 => \D02IN_reg[19]_1\(3),
      O => \red[19]_i_3_n_0\
    );
\red[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[19]_3\(0),
      I1 => \D02IN_reg[19]_1\(2),
      O => \red[19]_i_4_n_0\
    );
\red[19]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => red8_n_98,
      I1 => \D11IN_reg[23]\(0),
      O => \red[19]_i_44_n_0\
    );
\red[19]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => red8_n_99,
      I1 => \D11IN_reg[22]\(2),
      O => \red[19]_i_45_n_0\
    );
\red[19]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => red8_n_100,
      I1 => \D11IN_reg[22]\(1),
      O => \red[19]_i_46_n_0\
    );
\red[19]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => red8_n_101,
      I1 => \D11IN_reg[22]\(0),
      O => \red[19]_i_47_n_0\
    );
\red[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[19]_3\(0),
      I1 => \D02IN_reg[19]_1\(1),
      O => \red[19]_i_5_n_0\
    );
\red[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[19]_3\(0),
      I1 => \D02IN_reg[19]_1\(0),
      O => \red[19]_i_6_n_0\
    );
\red[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[19]_3\(0),
      I1 => \D02IN_reg[19]_2\(3),
      O => \red[23]_i_3_n_0\
    );
\red[23]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => red8_n_94,
      I1 => \D11IN_reg[23]_0\(0),
      O => \red[23]_i_34_n_0\
    );
\red[23]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => red8_n_95,
      I1 => \D11IN_reg[23]\(3),
      O => \red[23]_i_35_n_0\
    );
\red[23]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => red8_n_96,
      I1 => \D11IN_reg[23]\(2),
      O => \red[23]_i_36_n_0\
    );
\red[23]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => red8_n_97,
      I1 => \D11IN_reg[23]\(1),
      O => \red[23]_i_37_n_0\
    );
\red[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[19]_3\(0),
      I1 => \D02IN_reg[19]_2\(2),
      O => \red[23]_i_4_n_0\
    );
\red[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[19]_3\(0),
      I1 => \D02IN_reg[19]_2\(1),
      O => \red[23]_i_5_n_0\
    );
\red[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[19]_3\(0),
      I1 => \D02IN_reg[19]_2\(0),
      O => \red[23]_i_6_n_0\
    );
\red[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[19]_3\(0),
      I1 => \D02IN_reg[19]_3\(3),
      O => \red[27]_i_3_n_0\
    );
\red[27]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => red8_n_90,
      O => \red[27]_i_34_n_0\
    );
\red[27]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => red8_n_91,
      O => \red[27]_i_35_n_0\
    );
\red[27]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => red8_n_92,
      O => \red[27]_i_36_n_0\
    );
\red[27]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => red8_n_93,
      O => \red[27]_i_37_n_0\
    );
\red[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[19]_3\(0),
      I1 => \D02IN_reg[19]_3\(2),
      O => \red[27]_i_4_n_0\
    );
\red[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[19]_3\(0),
      I1 => \D02IN_reg[19]_3\(1),
      O => \red[27]_i_5_n_0\
    );
\red[27]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[19]_3\(0),
      I1 => \D02IN_reg[19]_3\(0),
      O => \red[27]_i_6_n_0\
    );
\red[31]_i_102\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \red8__0_n_99\,
      O => \red[31]_i_102_n_0\
    );
\red[31]_i_103\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \red8__0_n_100\,
      O => \red[31]_i_103_n_0\
    );
\red[31]_i_104\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \red8__0_n_101\,
      O => \red[31]_i_104_n_0\
    );
\red[31]_i_105\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \red8__0_n_102\,
      O => \red[31]_i_105_n_0\
    );
\red[31]_i_106\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \red8__0_n_103\,
      O => \red[31]_i_106_n_0\
    );
\red[31]_i_107\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \red8__0_n_104\,
      O => \red[31]_i_107_n_0\
    );
\red[31]_i_108\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \red8__0_n_105\,
      O => \red[31]_i_108_n_0\
    );
\red[31]_i_109\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => red8_n_89,
      O => \red[31]_i_109_n_0\
    );
\red[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[19]_3\(0),
      I1 => \D02IN_reg[19]_4\(3),
      O => \red[31]_i_3_n_0\
    );
\red[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[19]_3\(0),
      I1 => \D02IN_reg[19]_4\(2),
      O => \red[31]_i_4_n_0\
    );
\red[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[19]_3\(0),
      I1 => \D02IN_reg[19]_4\(1),
      O => \red[31]_i_5_n_0\
    );
\red[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[19]_3\(0),
      I1 => \D02IN_reg[19]_4\(0),
      O => \red[31]_i_6_n_0\
    );
\red[31]_i_90\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \red8__0_n_91\,
      O => \red[31]_i_90_n_0\
    );
\red[31]_i_91\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \red8__0_n_92\,
      O => \red[31]_i_91_n_0\
    );
\red[31]_i_92\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \red8__0_n_93\,
      O => \red[31]_i_92_n_0\
    );
\red[31]_i_93\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \red8__0_n_94\,
      O => \red[31]_i_93_n_0\
    );
\red[31]_i_95\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \red8__0_n_95\,
      O => \red[31]_i_95_n_0\
    );
\red[31]_i_96\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \red8__0_n_96\,
      O => \red[31]_i_96_n_0\
    );
\red[31]_i_97\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \red8__0_n_97\,
      O => \red[31]_i_97_n_0\
    );
\red[31]_i_98\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \red8__0_n_98\,
      O => \red[31]_i_98_n_0\
    );
\red[32]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \red8__0_n_90\,
      O => \red[32]_i_10_n_0\
    );
\red[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \D01IN_reg[19]_3\(0),
      I1 => \D02IN_reg[19]_7\(0),
      O => \red[32]_i_2_n_0\
    );
\red[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \D01IN_reg[19]\(2),
      I1 => \D02IN_reg[19]_5\(3),
      O => \red[3]_i_3_n_0\
    );
\red[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \D01IN_reg[19]\(1),
      I1 => \D02IN_reg[19]_5\(2),
      O => \red[3]_i_4_n_0\
    );
\red[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \D01IN_reg[19]\(0),
      I1 => \D02IN_reg[19]_5\(1),
      O => \red[3]_i_5_n_0\
    );
\red[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \D01IN_reg[19]_0\(0),
      I1 => \D02IN_reg[19]_5\(0),
      O => \red[3]_i_6_n_0\
    );
\red[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \D01IN_reg[19]_1\(2),
      I1 => \D02IN_reg[19]_6\(3),
      O => \red[7]_i_3_n_0\
    );
\red[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \D01IN_reg[19]_1\(1),
      I1 => \D02IN_reg[19]_6\(2),
      O => \red[7]_i_4_n_0\
    );
\red[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \D01IN_reg[19]_1\(0),
      I1 => \D02IN_reg[19]_6\(1),
      O => \red[7]_i_5_n_0\
    );
\red[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \D01IN_reg[19]\(3),
      I1 => \D02IN_reg[19]_6\(0),
      O => \red[7]_i_6_n_0\
    );
\red_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => red0(0),
      Q => \red_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\red_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => red0(10),
      Q => \red_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\red_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => red0(11),
      Q => \red_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\red_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[7]_i_1_n_0\,
      CO(3) => \red_reg[11]_i_1_n_0\,
      CO(2) => \red_reg[11]_i_1_n_1\,
      CO(1) => \red_reg[11]_i_1_n_2\,
      CO(0) => \red_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => \D02IN_reg[19]\(3 downto 2),
      DI(1) => \D01IN_reg[19]_2\(0),
      DI(0) => \D01IN_reg[19]_1\(3),
      O(3 downto 0) => red0(11 downto 8),
      S(3) => \red[11]_i_5_n_0\,
      S(2) => \red[11]_i_6_n_0\,
      S(1) => \red[11]_i_7_n_0\,
      S(0) => \red[11]_i_8_n_0\
    );
\red_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => red0(12),
      Q => \red_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\red_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => red0(13),
      Q => \red_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\red_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => red0(14),
      Q => \red_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\red_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => red0(15),
      Q => \red_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\red_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[11]_i_1_n_0\,
      CO(3) => \red_reg[15]_i_1_n_0\,
      CO(2) => \red_reg[15]_i_1_n_1\,
      CO(1) => \red_reg[15]_i_1_n_2\,
      CO(0) => \red_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \D02IN_reg[19]_0\(3 downto 0),
      O(3 downto 0) => red0(15 downto 12),
      S(3) => \red[15]_i_3_n_0\,
      S(2) => \red[15]_i_4_n_0\,
      S(1) => \red[15]_i_5_n_0\,
      S(0) => \red[15]_i_6_n_0\
    );
\red_reg[15]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[15]_i_47_n_0\,
      CO(2) => \red_reg[15]_i_47_n_1\,
      CO(1) => \red_reg[15]_i_47_n_2\,
      CO(0) => \red_reg[15]_i_47_n_3\,
      CYINIT => '0',
      DI(3) => red8_n_102,
      DI(2) => red8_n_103,
      DI(1) => red8_n_104,
      DI(0) => red8_n_105,
      O(3 downto 0) => \red_reg[11]_0\(3 downto 0),
      S(3) => \red[15]_i_68_n_0\,
      S(2) => \red[15]_i_69_n_0\,
      S(1) => \red[15]_i_70_n_0\,
      S(0) => \red[15]_i_71_n_0\
    );
\red_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => red0(16),
      Q => \red_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\red_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => red0(17),
      Q => \red_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\red_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => red0(18),
      Q => \red_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\red_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => red0(19),
      Q => \red_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\red_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[15]_i_1_n_0\,
      CO(3) => \red_reg[19]_i_1_n_0\,
      CO(2) => \red_reg[19]_i_1_n_1\,
      CO(1) => \red_reg[19]_i_1_n_2\,
      CO(0) => \red_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \D02IN_reg[19]_1\(3 downto 0),
      O(3 downto 0) => red0(19 downto 16),
      S(3) => \red[19]_i_3_n_0\,
      S(2) => \red[19]_i_4_n_0\,
      S(1) => \red[19]_i_5_n_0\,
      S(0) => \red[19]_i_6_n_0\
    );
\red_reg[19]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[15]_i_47_n_0\,
      CO(3) => \red_reg[19]_i_35_n_0\,
      CO(2) => \red_reg[19]_i_35_n_1\,
      CO(1) => \red_reg[19]_i_35_n_2\,
      CO(0) => \red_reg[19]_i_35_n_3\,
      CYINIT => '0',
      DI(3) => red8_n_98,
      DI(2) => red8_n_99,
      DI(1) => red8_n_100,
      DI(0) => red8_n_101,
      O(3 downto 0) => \red_reg[11]_1\(3 downto 0),
      S(3) => \red[19]_i_44_n_0\,
      S(2) => \red[19]_i_45_n_0\,
      S(1) => \red[19]_i_46_n_0\,
      S(0) => \red[19]_i_47_n_0\
    );
\red_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => red0(1),
      Q => \red_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\red_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => red0(20),
      Q => \red_reg_n_0_[20]\,
      R => \^sr\(0)
    );
\red_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => red0(21),
      Q => \red_reg_n_0_[21]\,
      R => \^sr\(0)
    );
\red_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => red0(22),
      Q => \red_reg_n_0_[22]\,
      R => \^sr\(0)
    );
\red_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => red0(23),
      Q => \red_reg_n_0_[23]\,
      R => \^sr\(0)
    );
\red_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[19]_i_1_n_0\,
      CO(3) => \red_reg[23]_i_1_n_0\,
      CO(2) => \red_reg[23]_i_1_n_1\,
      CO(1) => \red_reg[23]_i_1_n_2\,
      CO(0) => \red_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \D02IN_reg[19]_2\(3 downto 0),
      O(3 downto 0) => red0(23 downto 20),
      S(3) => \red[23]_i_3_n_0\,
      S(2) => \red[23]_i_4_n_0\,
      S(1) => \red[23]_i_5_n_0\,
      S(0) => \red[23]_i_6_n_0\
    );
\red_reg[23]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[19]_i_35_n_0\,
      CO(3) => \red_reg[23]_i_33_n_0\,
      CO(2) => \red_reg[23]_i_33_n_1\,
      CO(1) => \red_reg[23]_i_33_n_2\,
      CO(0) => \red_reg[23]_i_33_n_3\,
      CYINIT => '0',
      DI(3) => red8_n_94,
      DI(2) => red8_n_95,
      DI(1) => red8_n_96,
      DI(0) => red8_n_97,
      O(3 downto 0) => \red_reg[11]_2\(3 downto 0),
      S(3) => \red[23]_i_34_n_0\,
      S(2) => \red[23]_i_35_n_0\,
      S(1) => \red[23]_i_36_n_0\,
      S(0) => \red[23]_i_37_n_0\
    );
\red_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => red0(24),
      Q => \red_reg_n_0_[24]\,
      R => \^sr\(0)
    );
\red_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => red0(25),
      Q => \red_reg_n_0_[25]\,
      R => \^sr\(0)
    );
\red_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => red0(26),
      Q => \red_reg_n_0_[26]\,
      R => \^sr\(0)
    );
\red_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => red0(27),
      Q => \red_reg_n_0_[27]\,
      R => \^sr\(0)
    );
\red_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[23]_i_1_n_0\,
      CO(3) => \red_reg[27]_i_1_n_0\,
      CO(2) => \red_reg[27]_i_1_n_1\,
      CO(1) => \red_reg[27]_i_1_n_2\,
      CO(0) => \red_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \D02IN_reg[19]_3\(3 downto 0),
      O(3 downto 0) => red0(27 downto 24),
      S(3) => \red[27]_i_3_n_0\,
      S(2) => \red[27]_i_4_n_0\,
      S(1) => \red[27]_i_5_n_0\,
      S(0) => \red[27]_i_6_n_0\
    );
\red_reg[27]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[23]_i_33_n_0\,
      CO(3) => \red_reg[27]_i_33_n_0\,
      CO(2) => \red_reg[27]_i_33_n_1\,
      CO(1) => \red_reg[27]_i_33_n_2\,
      CO(0) => \red_reg[27]_i_33_n_3\,
      CYINIT => '0',
      DI(3) => red8_n_90,
      DI(2) => red8_n_91,
      DI(1) => red8_n_92,
      DI(0) => red8_n_93,
      O(3 downto 0) => \red_reg[15]_0\(3 downto 0),
      S(3) => \red[27]_i_34_n_0\,
      S(2) => \red[27]_i_35_n_0\,
      S(1) => \red[27]_i_36_n_0\,
      S(0) => \red[27]_i_37_n_0\
    );
\red_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => red0(28),
      Q => \red_reg_n_0_[28]\,
      R => \^sr\(0)
    );
\red_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => red0(29),
      Q => \red_reg_n_0_[29]\,
      R => \^sr\(0)
    );
\red_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => red0(2),
      Q => \red_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\red_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => red0(30),
      Q => \red_reg_n_0_[30]\,
      R => \^sr\(0)
    );
\red_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => red0(31),
      Q => \red_reg_n_0_[31]\,
      R => \^sr\(0)
    );
\red_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[27]_i_1_n_0\,
      CO(3) => \red_reg[31]_i_1_n_0\,
      CO(2) => \red_reg[31]_i_1_n_1\,
      CO(1) => \red_reg[31]_i_1_n_2\,
      CO(0) => \red_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \D02IN_reg[19]_4\(3 downto 0),
      O(3 downto 0) => red0(31 downto 28),
      S(3) => \red[31]_i_3_n_0\,
      S(2) => \red[31]_i_4_n_0\,
      S(1) => \red[31]_i_5_n_0\,
      S(0) => \red[31]_i_6_n_0\
    );
\red_reg[31]_i_79\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[31]_i_81_n_0\,
      CO(3) => \red_reg[31]_i_79_n_0\,
      CO(2) => \red_reg[31]_i_79_n_1\,
      CO(1) => \red_reg[31]_i_79_n_2\,
      CO(0) => \red_reg[31]_i_79_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \red_reg[31]_0\(3 downto 0),
      S(3) => \red[31]_i_90_n_0\,
      S(2) => \red[31]_i_91_n_0\,
      S(1) => \red[31]_i_92_n_0\,
      S(0) => \red[31]_i_93_n_0\
    );
\red_reg[31]_i_81\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[31]_i_83_n_0\,
      CO(3) => \red_reg[31]_i_81_n_0\,
      CO(2) => \red_reg[31]_i_81_n_1\,
      CO(1) => \red_reg[31]_i_81_n_2\,
      CO(0) => \red_reg[31]_i_81_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \red_reg[27]_0\(3 downto 0),
      S(3) => \red[31]_i_95_n_0\,
      S(2) => \red[31]_i_96_n_0\,
      S(1) => \red[31]_i_97_n_0\,
      S(0) => \red[31]_i_98_n_0\
    );
\red_reg[31]_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[31]_i_85_n_0\,
      CO(3) => \red_reg[31]_i_83_n_0\,
      CO(2) => \red_reg[31]_i_83_n_1\,
      CO(1) => \red_reg[31]_i_83_n_2\,
      CO(0) => \red_reg[31]_i_83_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \red_reg[23]_0\(3 downto 0),
      S(3) => \red[31]_i_102_n_0\,
      S(2) => \red[31]_i_103_n_0\,
      S(1) => \red[31]_i_104_n_0\,
      S(0) => \red[31]_i_105_n_0\
    );
\red_reg[31]_i_85\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[27]_i_33_n_0\,
      CO(3) => \red_reg[31]_i_85_n_0\,
      CO(2) => \red_reg[31]_i_85_n_1\,
      CO(1) => \red_reg[31]_i_85_n_2\,
      CO(0) => \red_reg[31]_i_85_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => red8_n_89,
      O(3 downto 0) => \red_reg[19]_0\(3 downto 0),
      S(3) => \red[31]_i_106_n_0\,
      S(2) => \red[31]_i_107_n_0\,
      S(1) => \red[31]_i_108_n_0\,
      S(0) => \red[31]_i_109_n_0\
    );
\red_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => red0(32),
      Q => \red_reg_n_0_[32]\,
      R => \^sr\(0)
    );
\red_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[31]_i_1_n_0\,
      CO(3 downto 0) => \NLW_red_reg[32]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_red_reg[32]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => red0(32),
      S(3 downto 1) => B"000",
      S(0) => \red[32]_i_2_n_0\
    );
\red_reg[32]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[31]_i_79_n_0\,
      CO(3 downto 0) => \NLW_red_reg[32]_i_9_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_red_reg[32]_i_9_O_UNCONNECTED\(3 downto 1),
      O(0) => \red_reg[32]_0\(0),
      S(3 downto 1) => B"000",
      S(0) => \red[32]_i_10_n_0\
    );
\red_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => red0(3),
      Q => \red_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\red_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[3]_i_1_n_0\,
      CO(2) => \red_reg[3]_i_1_n_1\,
      CO(1) => \red_reg[3]_i_1_n_2\,
      CO(0) => \red_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \D01IN_reg[19]\(2 downto 0),
      DI(0) => \D01IN_reg[19]_0\(0),
      O(3 downto 0) => red0(3 downto 0),
      S(3) => \red[3]_i_3_n_0\,
      S(2) => \red[3]_i_4_n_0\,
      S(1) => \red[3]_i_5_n_0\,
      S(0) => \red[3]_i_6_n_0\
    );
\red_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => red0(4),
      Q => \red_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\red_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => red0(5),
      Q => \red_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\red_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => red0(6),
      Q => \red_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\red_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => red0(7),
      Q => \red_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\red_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[3]_i_1_n_0\,
      CO(3) => \red_reg[7]_i_1_n_0\,
      CO(2) => \red_reg[7]_i_1_n_1\,
      CO(1) => \red_reg[7]_i_1_n_2\,
      CO(0) => \red_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \D01IN_reg[19]_1\(2 downto 0),
      DI(0) => \D01IN_reg[19]\(3),
      O(3 downto 0) => red0(7 downto 4),
      S(3) => \red[7]_i_3_n_0\,
      S(2) => \red[7]_i_4_n_0\,
      S(1) => \red[7]_i_5_n_0\,
      S(0) => \red[7]_i_6_n_0\
    );
\red_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => red0(8),
      Q => \red_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\red_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => red0(9),
      Q => \red_reg_n_0_[9]\,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zsys_ImageProcess_0_0_LineBuffer_4lines is
  port (
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \D12IN_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \D22IN_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    i_VDE : in STD_LOGIC;
    \V_addr_reg[1]\ : in STD_LOGIC;
    \V_addr_reg[1]_0\ : in STD_LOGIC;
    \V_addr_reg[0]\ : in STD_LOGIC;
    \V_addr_reg[1]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    \V_addr_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    R_LineAddress00 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Reset : in STD_LOGIC;
    H_addr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    i_pixelData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \V_addr_reg[1]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zsys_ImageProcess_0_0_LineBuffer_4lines : entity is "LineBuffer_4lines";
end zsys_ImageProcess_0_0_LineBuffer_4lines;

architecture STRUCTURE of zsys_ImageProcess_0_0_LineBuffer_4lines is
  signal LineBuffer1_n_24 : STD_LOGIC;
  signal LineBuffer1_n_25 : STD_LOGIC;
  signal LineBuffer1_n_26 : STD_LOGIC;
  signal LineBuffer1_n_27 : STD_LOGIC;
  signal LineBuffer1_n_28 : STD_LOGIC;
  signal LineBuffer1_n_29 : STD_LOGIC;
  signal LineBuffer1_n_30 : STD_LOGIC;
  signal LineBuffer1_n_31 : STD_LOGIC;
  signal LineBuffer1_n_32 : STD_LOGIC;
  signal LineBuffer1_n_33 : STD_LOGIC;
  signal LineBuffer1_n_34 : STD_LOGIC;
  signal LineBuffer1_n_35 : STD_LOGIC;
  signal LineBuffer1_n_36 : STD_LOGIC;
  signal LineBuffer1_n_37 : STD_LOGIC;
  signal LineBuffer1_n_38 : STD_LOGIC;
  signal LineBuffer1_n_39 : STD_LOGIC;
  signal LineBuffer1_n_40 : STD_LOGIC;
  signal LineBuffer1_n_41 : STD_LOGIC;
  signal LineBuffer1_n_42 : STD_LOGIC;
  signal LineBuffer1_n_43 : STD_LOGIC;
  signal LineBuffer1_n_44 : STD_LOGIC;
  signal LineBuffer1_n_45 : STD_LOGIC;
  signal LineBuffer1_n_46 : STD_LOGIC;
  signal LineBuffer1_n_47 : STD_LOGIC;
  signal LineBuffer1_n_48 : STD_LOGIC;
  signal LineBuffer1_n_49 : STD_LOGIC;
  signal LineBuffer1_n_50 : STD_LOGIC;
  signal LineBuffer1_n_51 : STD_LOGIC;
  signal LineBuffer1_n_52 : STD_LOGIC;
  signal LineBuffer1_n_53 : STD_LOGIC;
  signal LineBuffer1_n_54 : STD_LOGIC;
  signal LineBuffer1_n_55 : STD_LOGIC;
  signal LineBuffer1_n_56 : STD_LOGIC;
  signal LineBuffer1_n_57 : STD_LOGIC;
  signal LineBuffer1_n_58 : STD_LOGIC;
  signal LineBuffer1_n_59 : STD_LOGIC;
  signal LineBuffer1_n_60 : STD_LOGIC;
  signal LineBuffer1_n_61 : STD_LOGIC;
  signal LineBuffer1_n_62 : STD_LOGIC;
  signal LineBuffer1_n_63 : STD_LOGIC;
  signal LineBuffer1_n_64 : STD_LOGIC;
  signal LineBuffer1_n_65 : STD_LOGIC;
  signal LineBuffer1_n_66 : STD_LOGIC;
  signal LineBuffer1_n_67 : STD_LOGIC;
  signal LineBuffer1_n_68 : STD_LOGIC;
  signal LineBuffer1_n_69 : STD_LOGIC;
  signal LineBuffer1_n_70 : STD_LOGIC;
  signal LineBuffer1_n_71 : STD_LOGIC;
  signal RAM_q0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal RAM_q2 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal RAM_q3 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal RAMsel0 : STD_LOGIC;
  signal RAMsel1 : STD_LOGIC;
  signal RAMsel2 : STD_LOGIC;
  signal RAMsel3 : STD_LOGIC;
  signal RAMsel3_reg_i_2_n_0 : STD_LOGIC;
  signal RENd : STD_LOGIC;
  signal R_LineAddress0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal R_LineAddress1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \R_LineAddress2_reg_n_0_[1]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of RAMsel0_reg : label is "LDC";
  attribute XILINX_LEGACY_PRIM of RAMsel1_reg : label is "LDC";
  attribute XILINX_LEGACY_PRIM of RAMsel2_reg : label is "LDC";
  attribute XILINX_LEGACY_PRIM of RAMsel3_reg : label is "LDC";
begin
LineBuffer0: entity work.zsys_ImageProcess_0_0_lineBufBlock
     port map (
      Clock => Clock,
      H_addr(10 downto 0) => H_addr(10 downto 0),
      WEA(0) => RAMsel0,
      doutb(23 downto 0) => RAM_q0(23 downto 0),
      i_pixelData(23 downto 0) => i_pixelData(23 downto 0)
    );
LineBuffer1: entity work.zsys_ImageProcess_0_0_lineBufBlock_0
     port map (
      Clock => Clock,
      D(23 downto 0) => p_1_in(23 downto 0),
      H_addr(10 downto 0) => H_addr(10 downto 0),
      Q(1 downto 0) => R_LineAddress1(1 downto 0),
      \RD1d_reg[23]\(23) => LineBuffer1_n_24,
      \RD1d_reg[23]\(22) => LineBuffer1_n_25,
      \RD1d_reg[23]\(21) => LineBuffer1_n_26,
      \RD1d_reg[23]\(20) => LineBuffer1_n_27,
      \RD1d_reg[23]\(19) => LineBuffer1_n_28,
      \RD1d_reg[23]\(18) => LineBuffer1_n_29,
      \RD1d_reg[23]\(17) => LineBuffer1_n_30,
      \RD1d_reg[23]\(16) => LineBuffer1_n_31,
      \RD1d_reg[23]\(15) => LineBuffer1_n_32,
      \RD1d_reg[23]\(14) => LineBuffer1_n_33,
      \RD1d_reg[23]\(13) => LineBuffer1_n_34,
      \RD1d_reg[23]\(12) => LineBuffer1_n_35,
      \RD1d_reg[23]\(11) => LineBuffer1_n_36,
      \RD1d_reg[23]\(10) => LineBuffer1_n_37,
      \RD1d_reg[23]\(9) => LineBuffer1_n_38,
      \RD1d_reg[23]\(8) => LineBuffer1_n_39,
      \RD1d_reg[23]\(7) => LineBuffer1_n_40,
      \RD1d_reg[23]\(6) => LineBuffer1_n_41,
      \RD1d_reg[23]\(5) => LineBuffer1_n_42,
      \RD1d_reg[23]\(4) => LineBuffer1_n_43,
      \RD1d_reg[23]\(3) => LineBuffer1_n_44,
      \RD1d_reg[23]\(2) => LineBuffer1_n_45,
      \RD1d_reg[23]\(1) => LineBuffer1_n_46,
      \RD1d_reg[23]\(0) => LineBuffer1_n_47,
      \RD2d_reg[23]\(23) => LineBuffer1_n_48,
      \RD2d_reg[23]\(22) => LineBuffer1_n_49,
      \RD2d_reg[23]\(21) => LineBuffer1_n_50,
      \RD2d_reg[23]\(20) => LineBuffer1_n_51,
      \RD2d_reg[23]\(19) => LineBuffer1_n_52,
      \RD2d_reg[23]\(18) => LineBuffer1_n_53,
      \RD2d_reg[23]\(17) => LineBuffer1_n_54,
      \RD2d_reg[23]\(16) => LineBuffer1_n_55,
      \RD2d_reg[23]\(15) => LineBuffer1_n_56,
      \RD2d_reg[23]\(14) => LineBuffer1_n_57,
      \RD2d_reg[23]\(13) => LineBuffer1_n_58,
      \RD2d_reg[23]\(12) => LineBuffer1_n_59,
      \RD2d_reg[23]\(11) => LineBuffer1_n_60,
      \RD2d_reg[23]\(10) => LineBuffer1_n_61,
      \RD2d_reg[23]\(9) => LineBuffer1_n_62,
      \RD2d_reg[23]\(8) => LineBuffer1_n_63,
      \RD2d_reg[23]\(7) => LineBuffer1_n_64,
      \RD2d_reg[23]\(6) => LineBuffer1_n_65,
      \RD2d_reg[23]\(5) => LineBuffer1_n_66,
      \RD2d_reg[23]\(4) => LineBuffer1_n_67,
      \RD2d_reg[23]\(3) => LineBuffer1_n_68,
      \RD2d_reg[23]\(2) => LineBuffer1_n_69,
      \RD2d_reg[23]\(1) => LineBuffer1_n_70,
      \RD2d_reg[23]\(0) => LineBuffer1_n_71,
      R_LineAddress0(1 downto 0) => R_LineAddress0(1 downto 0),
      \R_LineAddress2_reg[1]\ => \R_LineAddress2_reg_n_0_[1]\,
      WEA(0) => RAMsel1,
      doutb(23 downto 0) => RAM_q0(23 downto 0),
      i_pixelData(23 downto 0) => i_pixelData(23 downto 0),
      ram_reg_1_0(23 downto 0) => RAM_q3(23 downto 0),
      ram_reg_1_1(23 downto 0) => RAM_q2(23 downto 0)
    );
LineBuffer2: entity work.zsys_ImageProcess_0_0_lineBufBlock_1
     port map (
      Clock => Clock,
      H_addr(10 downto 0) => H_addr(10 downto 0),
      WEA(0) => RAMsel2,
      doutb(23 downto 0) => RAM_q2(23 downto 0),
      i_pixelData(23 downto 0) => i_pixelData(23 downto 0)
    );
LineBuffer3: entity work.zsys_ImageProcess_0_0_lineBufBlock_2
     port map (
      Clock => Clock,
      H_addr(10 downto 0) => H_addr(10 downto 0),
      WEA(0) => RAMsel3,
      doutb(23 downto 0) => RAM_q3(23 downto 0),
      i_pixelData(23 downto 0) => i_pixelData(23 downto 0)
    );
RAMsel0_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => RAMsel3_reg_i_2_n_0,
      D => i_VDE,
      G => \V_addr_reg[1]_1\,
      GE => '1',
      Q => RAMsel0
    );
RAMsel1_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => RAMsel3_reg_i_2_n_0,
      D => i_VDE,
      G => \V_addr_reg[0]\,
      GE => '1',
      Q => RAMsel1
    );
RAMsel2_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => RAMsel3_reg_i_2_n_0,
      D => i_VDE,
      G => \V_addr_reg[1]_0\,
      GE => '1',
      Q => RAMsel2
    );
RAMsel3_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => RAMsel3_reg_i_2_n_0,
      D => i_VDE,
      G => \V_addr_reg[1]\,
      GE => '1',
      Q => RAMsel3
    );
RAMsel3_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Reset,
      I1 => i_VDE,
      O => RAMsel3_reg_i_2_n_0
    );
\RD0d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => p_1_in(0),
      Q => Q(0),
      R => SR(0)
    );
\RD0d_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => p_1_in(10),
      Q => Q(10),
      R => SR(0)
    );
\RD0d_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => p_1_in(11),
      Q => Q(11),
      R => SR(0)
    );
\RD0d_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => p_1_in(12),
      Q => Q(12),
      R => SR(0)
    );
\RD0d_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => p_1_in(13),
      Q => Q(13),
      R => SR(0)
    );
\RD0d_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => p_1_in(14),
      Q => Q(14),
      R => SR(0)
    );
\RD0d_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => p_1_in(15),
      Q => Q(15),
      R => SR(0)
    );
\RD0d_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => p_1_in(16),
      Q => Q(16),
      R => SR(0)
    );
\RD0d_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => p_1_in(17),
      Q => Q(17),
      R => SR(0)
    );
\RD0d_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => p_1_in(18),
      Q => Q(18),
      R => SR(0)
    );
\RD0d_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => p_1_in(19),
      Q => Q(19),
      R => SR(0)
    );
\RD0d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => p_1_in(1),
      Q => Q(1),
      R => SR(0)
    );
\RD0d_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => p_1_in(20),
      Q => Q(20),
      R => SR(0)
    );
\RD0d_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => p_1_in(21),
      Q => Q(21),
      R => SR(0)
    );
\RD0d_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => p_1_in(22),
      Q => Q(22),
      R => SR(0)
    );
\RD0d_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => p_1_in(23),
      Q => Q(23),
      R => SR(0)
    );
\RD0d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => p_1_in(2),
      Q => Q(2),
      R => SR(0)
    );
\RD0d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => p_1_in(3),
      Q => Q(3),
      R => SR(0)
    );
\RD0d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => p_1_in(4),
      Q => Q(4),
      R => SR(0)
    );
\RD0d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => p_1_in(5),
      Q => Q(5),
      R => SR(0)
    );
\RD0d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => p_1_in(6),
      Q => Q(6),
      R => SR(0)
    );
\RD0d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => p_1_in(7),
      Q => Q(7),
      R => SR(0)
    );
\RD0d_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => p_1_in(8),
      Q => Q(8),
      R => SR(0)
    );
\RD0d_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => p_1_in(9),
      Q => Q(9),
      R => SR(0)
    );
\RD1d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_47,
      Q => \D12IN_reg[23]\(0),
      R => SR(0)
    );
\RD1d_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_37,
      Q => \D12IN_reg[23]\(10),
      R => SR(0)
    );
\RD1d_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_36,
      Q => \D12IN_reg[23]\(11),
      R => SR(0)
    );
\RD1d_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_35,
      Q => \D12IN_reg[23]\(12),
      R => SR(0)
    );
\RD1d_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_34,
      Q => \D12IN_reg[23]\(13),
      R => SR(0)
    );
\RD1d_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_33,
      Q => \D12IN_reg[23]\(14),
      R => SR(0)
    );
\RD1d_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_32,
      Q => \D12IN_reg[23]\(15),
      R => SR(0)
    );
\RD1d_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_31,
      Q => \D12IN_reg[23]\(16),
      R => SR(0)
    );
\RD1d_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_30,
      Q => \D12IN_reg[23]\(17),
      R => SR(0)
    );
\RD1d_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_29,
      Q => \D12IN_reg[23]\(18),
      R => SR(0)
    );
\RD1d_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_28,
      Q => \D12IN_reg[23]\(19),
      R => SR(0)
    );
\RD1d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_46,
      Q => \D12IN_reg[23]\(1),
      R => SR(0)
    );
\RD1d_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_27,
      Q => \D12IN_reg[23]\(20),
      R => SR(0)
    );
\RD1d_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_26,
      Q => \D12IN_reg[23]\(21),
      R => SR(0)
    );
\RD1d_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_25,
      Q => \D12IN_reg[23]\(22),
      R => SR(0)
    );
\RD1d_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_24,
      Q => \D12IN_reg[23]\(23),
      R => SR(0)
    );
\RD1d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_45,
      Q => \D12IN_reg[23]\(2),
      R => SR(0)
    );
\RD1d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_44,
      Q => \D12IN_reg[23]\(3),
      R => SR(0)
    );
\RD1d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_43,
      Q => \D12IN_reg[23]\(4),
      R => SR(0)
    );
\RD1d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_42,
      Q => \D12IN_reg[23]\(5),
      R => SR(0)
    );
\RD1d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_41,
      Q => \D12IN_reg[23]\(6),
      R => SR(0)
    );
\RD1d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_40,
      Q => \D12IN_reg[23]\(7),
      R => SR(0)
    );
\RD1d_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_39,
      Q => \D12IN_reg[23]\(8),
      R => SR(0)
    );
\RD1d_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_38,
      Q => \D12IN_reg[23]\(9),
      R => SR(0)
    );
\RD2d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_71,
      Q => \D22IN_reg[23]\(0),
      R => SR(0)
    );
\RD2d_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_61,
      Q => \D22IN_reg[23]\(10),
      R => SR(0)
    );
\RD2d_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_60,
      Q => \D22IN_reg[23]\(11),
      R => SR(0)
    );
\RD2d_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_59,
      Q => \D22IN_reg[23]\(12),
      R => SR(0)
    );
\RD2d_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_58,
      Q => \D22IN_reg[23]\(13),
      R => SR(0)
    );
\RD2d_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_57,
      Q => \D22IN_reg[23]\(14),
      R => SR(0)
    );
\RD2d_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_56,
      Q => \D22IN_reg[23]\(15),
      R => SR(0)
    );
\RD2d_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_55,
      Q => \D22IN_reg[23]\(16),
      R => SR(0)
    );
\RD2d_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_54,
      Q => \D22IN_reg[23]\(17),
      R => SR(0)
    );
\RD2d_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_53,
      Q => \D22IN_reg[23]\(18),
      R => SR(0)
    );
\RD2d_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_52,
      Q => \D22IN_reg[23]\(19),
      R => SR(0)
    );
\RD2d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_70,
      Q => \D22IN_reg[23]\(1),
      R => SR(0)
    );
\RD2d_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_51,
      Q => \D22IN_reg[23]\(20),
      R => SR(0)
    );
\RD2d_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_50,
      Q => \D22IN_reg[23]\(21),
      R => SR(0)
    );
\RD2d_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_49,
      Q => \D22IN_reg[23]\(22),
      R => SR(0)
    );
\RD2d_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_48,
      Q => \D22IN_reg[23]\(23),
      R => SR(0)
    );
\RD2d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_69,
      Q => \D22IN_reg[23]\(2),
      R => SR(0)
    );
\RD2d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_68,
      Q => \D22IN_reg[23]\(3),
      R => SR(0)
    );
\RD2d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_67,
      Q => \D22IN_reg[23]\(4),
      R => SR(0)
    );
\RD2d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_66,
      Q => \D22IN_reg[23]\(5),
      R => SR(0)
    );
\RD2d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_65,
      Q => \D22IN_reg[23]\(6),
      R => SR(0)
    );
\RD2d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_64,
      Q => \D22IN_reg[23]\(7),
      R => SR(0)
    );
\RD2d_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_63,
      Q => \D22IN_reg[23]\(8),
      R => SR(0)
    );
\RD2d_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => RENd,
      D => LineBuffer1_n_62,
      Q => \D22IN_reg[23]\(9),
      R => SR(0)
    );
RENd_reg: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => i_VDE,
      Q => RENd,
      R => SR(0)
    );
\R_LineAddress0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => R_LineAddress00(0),
      Q => R_LineAddress0(0),
      R => \V_addr_reg[8]\(0)
    );
\R_LineAddress0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => R_LineAddress00(1),
      Q => R_LineAddress0(1),
      R => \V_addr_reg[8]\(0)
    );
\R_LineAddress1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \V_addr_reg[1]_2\(0),
      Q => R_LineAddress1(0),
      R => \V_addr_reg[8]\(0)
    );
\R_LineAddress1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => \V_addr_reg[1]_2\(1),
      Q => R_LineAddress1(1),
      R => \V_addr_reg[8]\(0)
    );
\R_LineAddress2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D(0),
      Q => \R_LineAddress2_reg_n_0_[1]\,
      R => \V_addr_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zsys_ImageProcess_0_0_ImageProcess is
  port (
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \green_reg[11]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \green_reg[11]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \green_reg[11]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \green_reg[11]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \green_reg[11]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \green_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \green_reg[11]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \green_reg[11]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \green_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \green_reg[11]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \green_reg[31]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \green_reg[31]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \green_reg[11]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \green_reg[11]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \green_reg[31]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \green_reg[11]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \green_reg[31]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \green_reg[31]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \green_reg[11]_10\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \green_reg[11]_11\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \green_reg[31]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \green_reg[11]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \green_reg[11]_13\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \green_reg[11]_14\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \green_reg[11]_15\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \green_reg[11]_16\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \green_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \green_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \green_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \green_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \green_reg[31]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \green_reg[32]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \green_reg[31]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \green_reg[31]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \green_reg[11]_17\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \green_reg[11]_18\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \green_reg[31]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \green_reg[11]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \green_reg[31]_11\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \green_reg[31]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \green_reg[11]_20\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \green_reg[11]_21\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \green_reg[31]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \green_reg[11]_22\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \green_reg[31]_14\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \green_reg[31]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \green_reg[11]_23\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \green_reg[11]_24\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \green_reg[31]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \green_reg[11]_25\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \green_reg[11]_26\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \green_reg[11]_27\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \green_reg[11]_28\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \green_reg[11]_29\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \blue_reg[11]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \blue_reg[11]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \blue_reg[11]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \blue_reg[11]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \blue_reg[11]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \blue_reg[11]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \blue_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \blue_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \blue_reg[11]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \blue_reg[11]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \blue_reg[31]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \blue_reg[11]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \blue_reg[31]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \blue_reg[31]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \blue_reg[11]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \blue_reg[11]_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \blue_reg[31]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \blue_reg[11]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \blue_reg[31]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \blue_reg[31]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \blue_reg[11]_11\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \blue_reg[11]_12\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \blue_reg[31]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \blue_reg[11]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \blue_reg[11]_14\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \blue_reg[11]_15\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \blue_reg[11]_16\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \blue_reg[11]_17\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \blue_reg[11]_18\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \blue_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \blue_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \blue_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \blue_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \blue_reg[31]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \blue_reg[32]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \blue_reg[31]_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \blue_reg[31]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \blue_reg[11]_19\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \blue_reg[11]_20\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \blue_reg[31]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \blue_reg[11]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \blue_reg[31]_12\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \blue_reg[31]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \blue_reg[11]_22\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \blue_reg[11]_23\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \blue_reg[31]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \blue_reg[11]_24\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \blue_reg[31]_15\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \blue_reg[31]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \blue_reg[11]_25\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \blue_reg[11]_26\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \blue_reg[31]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \blue_reg[11]_27\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \blue_reg[11]_28\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \blue_reg[11]_29\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \blue_reg[11]_30\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \blue_reg[11]_31\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \red_reg[11]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \red_reg[11]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \red_reg[11]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \red_reg[11]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \red_reg[11]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \red_reg[11]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \red_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \red_reg[11]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[11]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[31]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \red_reg[11]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \red_reg[31]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[31]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \red_reg[11]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[11]_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[31]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \red_reg[11]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \red_reg[31]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[31]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \red_reg[11]_11\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[11]_12\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[31]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \red_reg[11]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \red_reg[11]_14\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \red_reg[11]_15\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \red_reg[11]_16\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[11]_17\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[11]_18\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[31]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[32]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \red_reg[31]_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[31]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \red_reg[11]_19\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[11]_20\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[31]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \red_reg[11]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \red_reg[31]_12\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[31]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \red_reg[11]_22\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[11]_23\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[31]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \red_reg[11]_24\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \red_reg[31]_15\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[31]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \red_reg[11]_25\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[11]_26\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \red_reg[31]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \red_reg[11]_27\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \red_reg[11]_28\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \red_reg[11]_29\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \red_reg[11]_30\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \red_reg[11]_31\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    o_pixelData : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Clock : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \D02IN_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \D12IN_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \D12IN_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D12IN_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \D21IN_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \D21IN_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D21IN_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \D11IN_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \D22IN_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \D22IN_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D22IN_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \D20IN_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \D20IN_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D20IN_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \D10IN_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \D10IN_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D10IN_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \D01IN_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \D01IN_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D01IN_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \D02IN_reg[3]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[3]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[3]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[3]_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[3]_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[3]_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[3]_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[3]_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[11]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \D02IN_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[11]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \D12IN_reg[11]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \D12IN_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D12IN_reg[11]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \D21IN_reg[11]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \D21IN_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D21IN_reg[11]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \D11IN_reg[11]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \D22IN_reg[11]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \D22IN_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D22IN_reg[11]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \D20IN_reg[11]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \D20IN_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D20IN_reg[11]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \D10IN_reg[11]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \D10IN_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D10IN_reg[11]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \D01IN_reg[11]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \D01IN_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D01IN_reg[11]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \D02IN_reg[11]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[11]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[11]_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[11]_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[11]_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[11]_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[11]_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[11]_10\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[19]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \D02IN_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[19]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \D12IN_reg[19]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \D12IN_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D12IN_reg[19]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \D21IN_reg[19]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \D21IN_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D21IN_reg[19]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \D11IN_reg[19]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \D22IN_reg[19]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \D22IN_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D22IN_reg[19]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \D20IN_reg[19]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \D20IN_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D20IN_reg[19]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \D10IN_reg[19]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \D10IN_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D10IN_reg[19]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \D01IN_reg[19]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \D01IN_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D01IN_reg[19]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \D02IN_reg[19]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[19]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[19]_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[19]_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[19]_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[19]_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[19]_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \D02IN_reg[19]_10\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Reset : in STD_LOGIC;
    i_VDE : in STD_LOGIC;
    \D02IN_reg[3]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \D02IN_reg[11]_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \D02IN_reg[19]_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_pixelData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    i_VSync : in STD_LOGIC;
    i_HSync : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zsys_ImageProcess_0_0_ImageProcess : entity is "ImageProcess";
end zsys_ImageProcess_0_0_ImageProcess;

architecture STRUCTURE of zsys_ImageProcess_0_0_ImageProcess is
  signal B : STD_LOGIC_VECTOR ( 1 to 1 );
  signal C : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal D00IN : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal D01IN : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal D02IN : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal D10IN : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal D11IN : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal D12IN : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal D20IN : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal D21IN : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal D22IN : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^di\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Digit3 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal H_addr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal Laplacian : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal \^o\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal RD0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal RD1 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal RD2 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal R_LineAddress00 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal R_LineAddress10 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal R_LineAddress2 : STD_LOGIC;
  signal Sobel : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal V_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \blue[11]_i_102_n_0\ : STD_LOGIC;
  signal \blue[11]_i_106_n_0\ : STD_LOGIC;
  signal \blue[11]_i_107_n_0\ : STD_LOGIC;
  signal \blue[11]_i_111_n_0\ : STD_LOGIC;
  signal \blue[11]_i_119_n_0\ : STD_LOGIC;
  signal \blue[11]_i_120_n_0\ : STD_LOGIC;
  signal \blue[11]_i_121_n_0\ : STD_LOGIC;
  signal \blue[11]_i_122_n_0\ : STD_LOGIC;
  signal \blue[11]_i_123_n_0\ : STD_LOGIC;
  signal \blue[11]_i_124_n_0\ : STD_LOGIC;
  signal \blue[11]_i_125_n_0\ : STD_LOGIC;
  signal \blue[11]_i_126_n_0\ : STD_LOGIC;
  signal \blue[11]_i_127_n_0\ : STD_LOGIC;
  signal \blue[11]_i_128_n_0\ : STD_LOGIC;
  signal \blue[11]_i_129_n_0\ : STD_LOGIC;
  signal \blue[11]_i_130_n_0\ : STD_LOGIC;
  signal \blue[11]_i_131_n_0\ : STD_LOGIC;
  signal \blue[11]_i_132_n_0\ : STD_LOGIC;
  signal \blue[11]_i_133_n_0\ : STD_LOGIC;
  signal \blue[11]_i_134_n_0\ : STD_LOGIC;
  signal \blue[11]_i_137_n_0\ : STD_LOGIC;
  signal \blue[11]_i_138_n_0\ : STD_LOGIC;
  signal \blue[11]_i_139_n_0\ : STD_LOGIC;
  signal \blue[11]_i_140_n_0\ : STD_LOGIC;
  signal \blue[11]_i_141_n_0\ : STD_LOGIC;
  signal \blue[11]_i_142_n_0\ : STD_LOGIC;
  signal \blue[11]_i_143_n_0\ : STD_LOGIC;
  signal \blue[11]_i_144_n_0\ : STD_LOGIC;
  signal \blue[11]_i_63_n_0\ : STD_LOGIC;
  signal \blue[11]_i_67_n_0\ : STD_LOGIC;
  signal \blue[11]_i_68_n_0\ : STD_LOGIC;
  signal \blue[11]_i_72_n_0\ : STD_LOGIC;
  signal \blue[11]_i_86_n_0\ : STD_LOGIC;
  signal \blue[11]_i_87_n_0\ : STD_LOGIC;
  signal \blue[11]_i_88_n_0\ : STD_LOGIC;
  signal \blue[11]_i_89_n_0\ : STD_LOGIC;
  signal \blue[15]_i_58_n_0\ : STD_LOGIC;
  signal \blue[15]_i_62_n_0\ : STD_LOGIC;
  signal \blue[15]_i_63_n_0\ : STD_LOGIC;
  signal \blue[15]_i_67_n_0\ : STD_LOGIC;
  signal \blue[15]_i_72_n_0\ : STD_LOGIC;
  signal \blue[15]_i_73_n_0\ : STD_LOGIC;
  signal \blue[15]_i_74_n_0\ : STD_LOGIC;
  signal \blue[15]_i_75_n_0\ : STD_LOGIC;
  signal \blue[15]_i_76_n_0\ : STD_LOGIC;
  signal \blue[15]_i_77_n_0\ : STD_LOGIC;
  signal \blue[15]_i_78_n_0\ : STD_LOGIC;
  signal \blue[15]_i_79_n_0\ : STD_LOGIC;
  signal \blue[15]_i_81_n_0\ : STD_LOGIC;
  signal \blue[15]_i_82_n_0\ : STD_LOGIC;
  signal \blue[15]_i_83_n_0\ : STD_LOGIC;
  signal \blue[15]_i_84_n_0\ : STD_LOGIC;
  signal \blue[19]_i_62_n_0\ : STD_LOGIC;
  signal \blue[19]_i_65_n_0\ : STD_LOGIC;
  signal \blue[19]_i_66_n_0\ : STD_LOGIC;
  signal \blue[19]_i_67_n_0\ : STD_LOGIC;
  signal \blue[19]_i_68_n_0\ : STD_LOGIC;
  signal \blue[19]_i_69_n_0\ : STD_LOGIC;
  signal \blue[19]_i_70_n_0\ : STD_LOGIC;
  signal \blue[19]_i_71_n_0\ : STD_LOGIC;
  signal \blue[19]_i_72_n_0\ : STD_LOGIC;
  signal \blue[19]_i_73_n_0\ : STD_LOGIC;
  signal \blue[19]_i_74_n_0\ : STD_LOGIC;
  signal \blue[23]_i_41_n_0\ : STD_LOGIC;
  signal \blue[23]_i_42_n_0\ : STD_LOGIC;
  signal \blue[23]_i_43_n_0\ : STD_LOGIC;
  signal \blue[23]_i_44_n_0\ : STD_LOGIC;
  signal \blue[23]_i_45_n_0\ : STD_LOGIC;
  signal \blue[23]_i_47_n_0\ : STD_LOGIC;
  signal \blue[23]_i_48_n_0\ : STD_LOGIC;
  signal \blue[23]_i_49_n_0\ : STD_LOGIC;
  signal \blue[23]_i_50_n_0\ : STD_LOGIC;
  signal \blue[23]_i_51_n_0\ : STD_LOGIC;
  signal \blue[3]_i_10_n_0\ : STD_LOGIC;
  signal \blue[3]_i_21_n_0\ : STD_LOGIC;
  signal \blue[3]_i_22_n_0\ : STD_LOGIC;
  signal \blue[3]_i_23_n_0\ : STD_LOGIC;
  signal \blue[3]_i_24_n_0\ : STD_LOGIC;
  signal \blue[3]_i_25_n_0\ : STD_LOGIC;
  signal \blue[3]_i_26_n_0\ : STD_LOGIC;
  signal \blue[3]_i_27_n_0\ : STD_LOGIC;
  signal \blue[3]_i_28_n_0\ : STD_LOGIC;
  signal \blue[3]_i_7_n_0\ : STD_LOGIC;
  signal \blue[3]_i_8_n_0\ : STD_LOGIC;
  signal \blue[3]_i_9_n_0\ : STD_LOGIC;
  signal \blue[7]_i_11_n_0\ : STD_LOGIC;
  signal \blue[7]_i_7_n_0\ : STD_LOGIC;
  signal \^blue_reg[11]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^blue_reg[11]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^blue_reg[11]_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^blue_reg[11]_14\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^blue_reg[11]_2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^blue_reg[11]_3\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^blue_reg[11]_4\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \blue_reg[11]_i_135_n_0\ : STD_LOGIC;
  signal \blue_reg[11]_i_135_n_1\ : STD_LOGIC;
  signal \blue_reg[11]_i_135_n_2\ : STD_LOGIC;
  signal \blue_reg[11]_i_135_n_3\ : STD_LOGIC;
  signal \blue_reg[11]_i_135_n_6\ : STD_LOGIC;
  signal \blue_reg[11]_i_136_n_0\ : STD_LOGIC;
  signal \blue_reg[11]_i_136_n_1\ : STD_LOGIC;
  signal \blue_reg[11]_i_136_n_2\ : STD_LOGIC;
  signal \blue_reg[11]_i_136_n_3\ : STD_LOGIC;
  signal \blue_reg[11]_i_136_n_6\ : STD_LOGIC;
  signal \blue_reg[11]_i_31_n_0\ : STD_LOGIC;
  signal \blue_reg[11]_i_31_n_1\ : STD_LOGIC;
  signal \blue_reg[11]_i_31_n_2\ : STD_LOGIC;
  signal \blue_reg[11]_i_31_n_3\ : STD_LOGIC;
  signal \blue_reg[11]_i_32_n_0\ : STD_LOGIC;
  signal \blue_reg[11]_i_32_n_1\ : STD_LOGIC;
  signal \blue_reg[11]_i_32_n_2\ : STD_LOGIC;
  signal \blue_reg[11]_i_32_n_3\ : STD_LOGIC;
  signal \blue_reg[11]_i_36_n_0\ : STD_LOGIC;
  signal \blue_reg[11]_i_36_n_1\ : STD_LOGIC;
  signal \blue_reg[11]_i_36_n_2\ : STD_LOGIC;
  signal \blue_reg[11]_i_36_n_3\ : STD_LOGIC;
  signal \blue_reg[11]_i_37_n_0\ : STD_LOGIC;
  signal \blue_reg[11]_i_37_n_1\ : STD_LOGIC;
  signal \blue_reg[11]_i_37_n_2\ : STD_LOGIC;
  signal \blue_reg[11]_i_37_n_3\ : STD_LOGIC;
  signal \blue_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \blue_reg[11]_i_3_n_7\ : STD_LOGIC;
  signal \blue_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \blue_reg[11]_i_4_n_1\ : STD_LOGIC;
  signal \blue_reg[11]_i_4_n_2\ : STD_LOGIC;
  signal \blue_reg[11]_i_4_n_3\ : STD_LOGIC;
  signal \blue_reg[11]_i_4_n_4\ : STD_LOGIC;
  signal \blue_reg[11]_i_4_n_5\ : STD_LOGIC;
  signal \blue_reg[11]_i_4_n_6\ : STD_LOGIC;
  signal \blue_reg[11]_i_4_n_7\ : STD_LOGIC;
  signal \blue_reg[11]_i_58_n_0\ : STD_LOGIC;
  signal \blue_reg[11]_i_58_n_1\ : STD_LOGIC;
  signal \blue_reg[11]_i_58_n_2\ : STD_LOGIC;
  signal \blue_reg[11]_i_58_n_3\ : STD_LOGIC;
  signal \blue_reg[11]_i_82_n_0\ : STD_LOGIC;
  signal \blue_reg[11]_i_82_n_1\ : STD_LOGIC;
  signal \blue_reg[11]_i_82_n_2\ : STD_LOGIC;
  signal \blue_reg[11]_i_82_n_3\ : STD_LOGIC;
  signal \blue_reg[11]_i_83_n_0\ : STD_LOGIC;
  signal \blue_reg[11]_i_83_n_1\ : STD_LOGIC;
  signal \blue_reg[11]_i_83_n_2\ : STD_LOGIC;
  signal \blue_reg[11]_i_83_n_3\ : STD_LOGIC;
  signal \blue_reg[11]_i_90_n_0\ : STD_LOGIC;
  signal \blue_reg[11]_i_90_n_1\ : STD_LOGIC;
  signal \blue_reg[11]_i_90_n_2\ : STD_LOGIC;
  signal \blue_reg[11]_i_90_n_3\ : STD_LOGIC;
  signal \blue_reg[11]_i_90_n_6\ : STD_LOGIC;
  signal \blue_reg[11]_i_91_n_0\ : STD_LOGIC;
  signal \blue_reg[11]_i_91_n_1\ : STD_LOGIC;
  signal \blue_reg[11]_i_91_n_2\ : STD_LOGIC;
  signal \blue_reg[11]_i_91_n_3\ : STD_LOGIC;
  signal \blue_reg[11]_i_91_n_6\ : STD_LOGIC;
  signal \blue_reg[11]_i_92_n_0\ : STD_LOGIC;
  signal \blue_reg[11]_i_92_n_1\ : STD_LOGIC;
  signal \blue_reg[11]_i_92_n_2\ : STD_LOGIC;
  signal \blue_reg[11]_i_92_n_3\ : STD_LOGIC;
  signal \blue_reg[11]_i_97_n_0\ : STD_LOGIC;
  signal \blue_reg[11]_i_97_n_1\ : STD_LOGIC;
  signal \blue_reg[11]_i_97_n_2\ : STD_LOGIC;
  signal \blue_reg[11]_i_97_n_3\ : STD_LOGIC;
  signal \blue_reg[15]_i_24_n_0\ : STD_LOGIC;
  signal \blue_reg[15]_i_24_n_1\ : STD_LOGIC;
  signal \blue_reg[15]_i_24_n_2\ : STD_LOGIC;
  signal \blue_reg[15]_i_24_n_3\ : STD_LOGIC;
  signal \blue_reg[15]_i_25_n_0\ : STD_LOGIC;
  signal \blue_reg[15]_i_25_n_1\ : STD_LOGIC;
  signal \blue_reg[15]_i_25_n_2\ : STD_LOGIC;
  signal \blue_reg[15]_i_25_n_3\ : STD_LOGIC;
  signal \blue_reg[15]_i_45_n_0\ : STD_LOGIC;
  signal \blue_reg[15]_i_45_n_1\ : STD_LOGIC;
  signal \blue_reg[15]_i_45_n_2\ : STD_LOGIC;
  signal \blue_reg[15]_i_45_n_3\ : STD_LOGIC;
  signal \blue_reg[15]_i_46_n_0\ : STD_LOGIC;
  signal \blue_reg[15]_i_46_n_1\ : STD_LOGIC;
  signal \blue_reg[15]_i_46_n_2\ : STD_LOGIC;
  signal \blue_reg[15]_i_46_n_3\ : STD_LOGIC;
  signal \blue_reg[15]_i_48_n_0\ : STD_LOGIC;
  signal \blue_reg[15]_i_48_n_1\ : STD_LOGIC;
  signal \blue_reg[15]_i_48_n_2\ : STD_LOGIC;
  signal \blue_reg[15]_i_48_n_3\ : STD_LOGIC;
  signal \blue_reg[15]_i_53_n_0\ : STD_LOGIC;
  signal \blue_reg[15]_i_53_n_1\ : STD_LOGIC;
  signal \blue_reg[15]_i_53_n_2\ : STD_LOGIC;
  signal \blue_reg[15]_i_53_n_3\ : STD_LOGIC;
  signal \blue_reg[15]_i_80_n_0\ : STD_LOGIC;
  signal \blue_reg[15]_i_80_n_1\ : STD_LOGIC;
  signal \blue_reg[15]_i_80_n_2\ : STD_LOGIC;
  signal \blue_reg[15]_i_80_n_3\ : STD_LOGIC;
  signal \blue_reg[15]_i_80_n_5\ : STD_LOGIC;
  signal \blue_reg[15]_i_80_n_6\ : STD_LOGIC;
  signal \blue_reg[15]_i_80_n_7\ : STD_LOGIC;
  signal \blue_reg[19]_i_33_n_0\ : STD_LOGIC;
  signal \blue_reg[19]_i_33_n_1\ : STD_LOGIC;
  signal \blue_reg[19]_i_33_n_2\ : STD_LOGIC;
  signal \blue_reg[19]_i_33_n_3\ : STD_LOGIC;
  signal \blue_reg[19]_i_34_n_0\ : STD_LOGIC;
  signal \blue_reg[19]_i_34_n_1\ : STD_LOGIC;
  signal \blue_reg[19]_i_34_n_2\ : STD_LOGIC;
  signal \blue_reg[19]_i_34_n_3\ : STD_LOGIC;
  signal \blue_reg[19]_i_50_n_0\ : STD_LOGIC;
  signal \blue_reg[19]_i_50_n_1\ : STD_LOGIC;
  signal \blue_reg[19]_i_50_n_2\ : STD_LOGIC;
  signal \blue_reg[19]_i_50_n_3\ : STD_LOGIC;
  signal \blue_reg[19]_i_50_n_4\ : STD_LOGIC;
  signal \blue_reg[19]_i_50_n_5\ : STD_LOGIC;
  signal \blue_reg[19]_i_50_n_6\ : STD_LOGIC;
  signal \blue_reg[19]_i_51_n_0\ : STD_LOGIC;
  signal \blue_reg[19]_i_51_n_1\ : STD_LOGIC;
  signal \blue_reg[19]_i_51_n_2\ : STD_LOGIC;
  signal \blue_reg[19]_i_51_n_3\ : STD_LOGIC;
  signal \blue_reg[19]_i_56_n_0\ : STD_LOGIC;
  signal \blue_reg[19]_i_56_n_1\ : STD_LOGIC;
  signal \blue_reg[19]_i_56_n_2\ : STD_LOGIC;
  signal \blue_reg[19]_i_56_n_3\ : STD_LOGIC;
  signal \blue_reg[19]_i_61_n_2\ : STD_LOGIC;
  signal \blue_reg[23]_i_38_n_3\ : STD_LOGIC;
  signal \blue_reg[23]_i_39_n_0\ : STD_LOGIC;
  signal \blue_reg[23]_i_39_n_1\ : STD_LOGIC;
  signal \blue_reg[23]_i_39_n_2\ : STD_LOGIC;
  signal \blue_reg[23]_i_39_n_3\ : STD_LOGIC;
  signal \blue_reg[23]_i_39_n_4\ : STD_LOGIC;
  signal \blue_reg[23]_i_39_n_5\ : STD_LOGIC;
  signal \blue_reg[23]_i_39_n_6\ : STD_LOGIC;
  signal \blue_reg[23]_i_39_n_7\ : STD_LOGIC;
  signal \blue_reg[23]_i_40_n_2\ : STD_LOGIC;
  signal \blue_reg[23]_i_40_n_7\ : STD_LOGIC;
  signal \blue_reg[23]_i_46_n_0\ : STD_LOGIC;
  signal \blue_reg[23]_i_46_n_1\ : STD_LOGIC;
  signal \blue_reg[23]_i_46_n_2\ : STD_LOGIC;
  signal \blue_reg[23]_i_46_n_3\ : STD_LOGIC;
  signal \blue_reg[23]_i_46_n_4\ : STD_LOGIC;
  signal \blue_reg[23]_i_46_n_5\ : STD_LOGIC;
  signal \blue_reg[3]_i_19_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_19_n_1\ : STD_LOGIC;
  signal \blue_reg[3]_i_19_n_2\ : STD_LOGIC;
  signal \blue_reg[3]_i_19_n_3\ : STD_LOGIC;
  signal \blue_reg[3]_i_19_n_6\ : STD_LOGIC;
  signal \blue_reg[3]_i_20_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_20_n_1\ : STD_LOGIC;
  signal \blue_reg[3]_i_20_n_2\ : STD_LOGIC;
  signal \blue_reg[3]_i_20_n_3\ : STD_LOGIC;
  signal \blue_reg[3]_i_20_n_6\ : STD_LOGIC;
  signal \blue_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \blue_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \blue_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \blue_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \blue_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \blue_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \blue_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \blue_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \blue_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \blue_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \blue_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \blue_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \blue_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal emboss : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal gray001 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal gray002 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal gray0021_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gray0021_in__0\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal gray111 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal gray112 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal gray1120_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gray1120_in__0\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \green[11]_i_102_n_0\ : STD_LOGIC;
  signal \green[11]_i_106_n_0\ : STD_LOGIC;
  signal \green[11]_i_107_n_0\ : STD_LOGIC;
  signal \green[11]_i_111_n_0\ : STD_LOGIC;
  signal \green[11]_i_119_n_0\ : STD_LOGIC;
  signal \green[11]_i_120_n_0\ : STD_LOGIC;
  signal \green[11]_i_121_n_0\ : STD_LOGIC;
  signal \green[11]_i_122_n_0\ : STD_LOGIC;
  signal \green[11]_i_123_n_0\ : STD_LOGIC;
  signal \green[11]_i_124_n_0\ : STD_LOGIC;
  signal \green[11]_i_125_n_0\ : STD_LOGIC;
  signal \green[11]_i_126_n_0\ : STD_LOGIC;
  signal \green[11]_i_127_n_0\ : STD_LOGIC;
  signal \green[11]_i_128_n_0\ : STD_LOGIC;
  signal \green[11]_i_129_n_0\ : STD_LOGIC;
  signal \green[11]_i_130_n_0\ : STD_LOGIC;
  signal \green[11]_i_131_n_0\ : STD_LOGIC;
  signal \green[11]_i_132_n_0\ : STD_LOGIC;
  signal \green[11]_i_133_n_0\ : STD_LOGIC;
  signal \green[11]_i_134_n_0\ : STD_LOGIC;
  signal \green[11]_i_137_n_0\ : STD_LOGIC;
  signal \green[11]_i_138_n_0\ : STD_LOGIC;
  signal \green[11]_i_139_n_0\ : STD_LOGIC;
  signal \green[11]_i_140_n_0\ : STD_LOGIC;
  signal \green[11]_i_141_n_0\ : STD_LOGIC;
  signal \green[11]_i_142_n_0\ : STD_LOGIC;
  signal \green[11]_i_143_n_0\ : STD_LOGIC;
  signal \green[11]_i_144_n_0\ : STD_LOGIC;
  signal \green[11]_i_63_n_0\ : STD_LOGIC;
  signal \green[11]_i_67_n_0\ : STD_LOGIC;
  signal \green[11]_i_68_n_0\ : STD_LOGIC;
  signal \green[11]_i_72_n_0\ : STD_LOGIC;
  signal \green[11]_i_86_n_0\ : STD_LOGIC;
  signal \green[11]_i_87_n_0\ : STD_LOGIC;
  signal \green[11]_i_88_n_0\ : STD_LOGIC;
  signal \green[11]_i_89_n_0\ : STD_LOGIC;
  signal \green[15]_i_58_n_0\ : STD_LOGIC;
  signal \green[15]_i_62_n_0\ : STD_LOGIC;
  signal \green[15]_i_63_n_0\ : STD_LOGIC;
  signal \green[15]_i_67_n_0\ : STD_LOGIC;
  signal \green[15]_i_72_n_0\ : STD_LOGIC;
  signal \green[15]_i_73_n_0\ : STD_LOGIC;
  signal \green[15]_i_74_n_0\ : STD_LOGIC;
  signal \green[15]_i_75_n_0\ : STD_LOGIC;
  signal \green[15]_i_76_n_0\ : STD_LOGIC;
  signal \green[15]_i_77_n_0\ : STD_LOGIC;
  signal \green[15]_i_78_n_0\ : STD_LOGIC;
  signal \green[15]_i_79_n_0\ : STD_LOGIC;
  signal \green[15]_i_81_n_0\ : STD_LOGIC;
  signal \green[15]_i_82_n_0\ : STD_LOGIC;
  signal \green[15]_i_83_n_0\ : STD_LOGIC;
  signal \green[15]_i_84_n_0\ : STD_LOGIC;
  signal \green[19]_i_62_n_0\ : STD_LOGIC;
  signal \green[19]_i_65_n_0\ : STD_LOGIC;
  signal \green[19]_i_66_n_0\ : STD_LOGIC;
  signal \green[19]_i_67_n_0\ : STD_LOGIC;
  signal \green[19]_i_68_n_0\ : STD_LOGIC;
  signal \green[19]_i_69_n_0\ : STD_LOGIC;
  signal \green[19]_i_70_n_0\ : STD_LOGIC;
  signal \green[19]_i_71_n_0\ : STD_LOGIC;
  signal \green[19]_i_72_n_0\ : STD_LOGIC;
  signal \green[19]_i_73_n_0\ : STD_LOGIC;
  signal \green[19]_i_74_n_0\ : STD_LOGIC;
  signal \green[23]_i_41_n_0\ : STD_LOGIC;
  signal \green[23]_i_42_n_0\ : STD_LOGIC;
  signal \green[23]_i_43_n_0\ : STD_LOGIC;
  signal \green[23]_i_44_n_0\ : STD_LOGIC;
  signal \green[23]_i_45_n_0\ : STD_LOGIC;
  signal \green[23]_i_47_n_0\ : STD_LOGIC;
  signal \green[23]_i_48_n_0\ : STD_LOGIC;
  signal \green[23]_i_49_n_0\ : STD_LOGIC;
  signal \green[23]_i_50_n_0\ : STD_LOGIC;
  signal \green[23]_i_51_n_0\ : STD_LOGIC;
  signal \green[3]_i_10_n_0\ : STD_LOGIC;
  signal \green[3]_i_21_n_0\ : STD_LOGIC;
  signal \green[3]_i_22_n_0\ : STD_LOGIC;
  signal \green[3]_i_23_n_0\ : STD_LOGIC;
  signal \green[3]_i_24_n_0\ : STD_LOGIC;
  signal \green[3]_i_25_n_0\ : STD_LOGIC;
  signal \green[3]_i_26_n_0\ : STD_LOGIC;
  signal \green[3]_i_27_n_0\ : STD_LOGIC;
  signal \green[3]_i_28_n_0\ : STD_LOGIC;
  signal \green[3]_i_7_n_0\ : STD_LOGIC;
  signal \green[3]_i_8_n_0\ : STD_LOGIC;
  signal \green[3]_i_9_n_0\ : STD_LOGIC;
  signal \green[7]_i_11_n_0\ : STD_LOGIC;
  signal \green[7]_i_7_n_0\ : STD_LOGIC;
  signal \^green_reg[11]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^green_reg[11]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^green_reg[11]_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^green_reg[11]_2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^green_reg[11]_3\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \green_reg[11]_i_135_n_0\ : STD_LOGIC;
  signal \green_reg[11]_i_135_n_1\ : STD_LOGIC;
  signal \green_reg[11]_i_135_n_2\ : STD_LOGIC;
  signal \green_reg[11]_i_135_n_3\ : STD_LOGIC;
  signal \green_reg[11]_i_136_n_0\ : STD_LOGIC;
  signal \green_reg[11]_i_136_n_1\ : STD_LOGIC;
  signal \green_reg[11]_i_136_n_2\ : STD_LOGIC;
  signal \green_reg[11]_i_136_n_3\ : STD_LOGIC;
  signal \green_reg[11]_i_136_n_6\ : STD_LOGIC;
  signal \green_reg[11]_i_31_n_0\ : STD_LOGIC;
  signal \green_reg[11]_i_31_n_1\ : STD_LOGIC;
  signal \green_reg[11]_i_31_n_2\ : STD_LOGIC;
  signal \green_reg[11]_i_31_n_3\ : STD_LOGIC;
  signal \green_reg[11]_i_32_n_0\ : STD_LOGIC;
  signal \green_reg[11]_i_32_n_1\ : STD_LOGIC;
  signal \green_reg[11]_i_32_n_2\ : STD_LOGIC;
  signal \green_reg[11]_i_32_n_3\ : STD_LOGIC;
  signal \green_reg[11]_i_36_n_0\ : STD_LOGIC;
  signal \green_reg[11]_i_36_n_1\ : STD_LOGIC;
  signal \green_reg[11]_i_36_n_2\ : STD_LOGIC;
  signal \green_reg[11]_i_36_n_3\ : STD_LOGIC;
  signal \green_reg[11]_i_37_n_0\ : STD_LOGIC;
  signal \green_reg[11]_i_37_n_1\ : STD_LOGIC;
  signal \green_reg[11]_i_37_n_2\ : STD_LOGIC;
  signal \green_reg[11]_i_37_n_3\ : STD_LOGIC;
  signal \green_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \green_reg[11]_i_3_n_7\ : STD_LOGIC;
  signal \green_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \green_reg[11]_i_4_n_1\ : STD_LOGIC;
  signal \green_reg[11]_i_4_n_2\ : STD_LOGIC;
  signal \green_reg[11]_i_4_n_3\ : STD_LOGIC;
  signal \green_reg[11]_i_4_n_4\ : STD_LOGIC;
  signal \green_reg[11]_i_4_n_5\ : STD_LOGIC;
  signal \green_reg[11]_i_4_n_6\ : STD_LOGIC;
  signal \green_reg[11]_i_4_n_7\ : STD_LOGIC;
  signal \green_reg[11]_i_58_n_0\ : STD_LOGIC;
  signal \green_reg[11]_i_58_n_1\ : STD_LOGIC;
  signal \green_reg[11]_i_58_n_2\ : STD_LOGIC;
  signal \green_reg[11]_i_58_n_3\ : STD_LOGIC;
  signal \green_reg[11]_i_82_n_0\ : STD_LOGIC;
  signal \green_reg[11]_i_82_n_1\ : STD_LOGIC;
  signal \green_reg[11]_i_82_n_2\ : STD_LOGIC;
  signal \green_reg[11]_i_82_n_3\ : STD_LOGIC;
  signal \green_reg[11]_i_83_n_0\ : STD_LOGIC;
  signal \green_reg[11]_i_83_n_1\ : STD_LOGIC;
  signal \green_reg[11]_i_83_n_2\ : STD_LOGIC;
  signal \green_reg[11]_i_83_n_3\ : STD_LOGIC;
  signal \green_reg[11]_i_90_n_0\ : STD_LOGIC;
  signal \green_reg[11]_i_90_n_1\ : STD_LOGIC;
  signal \green_reg[11]_i_90_n_2\ : STD_LOGIC;
  signal \green_reg[11]_i_90_n_3\ : STD_LOGIC;
  signal \green_reg[11]_i_90_n_6\ : STD_LOGIC;
  signal \green_reg[11]_i_91_n_0\ : STD_LOGIC;
  signal \green_reg[11]_i_91_n_1\ : STD_LOGIC;
  signal \green_reg[11]_i_91_n_2\ : STD_LOGIC;
  signal \green_reg[11]_i_91_n_3\ : STD_LOGIC;
  signal \green_reg[11]_i_91_n_6\ : STD_LOGIC;
  signal \green_reg[11]_i_92_n_0\ : STD_LOGIC;
  signal \green_reg[11]_i_92_n_1\ : STD_LOGIC;
  signal \green_reg[11]_i_92_n_2\ : STD_LOGIC;
  signal \green_reg[11]_i_92_n_3\ : STD_LOGIC;
  signal \green_reg[11]_i_97_n_0\ : STD_LOGIC;
  signal \green_reg[11]_i_97_n_1\ : STD_LOGIC;
  signal \green_reg[11]_i_97_n_2\ : STD_LOGIC;
  signal \green_reg[11]_i_97_n_3\ : STD_LOGIC;
  signal \green_reg[15]_i_24_n_0\ : STD_LOGIC;
  signal \green_reg[15]_i_24_n_1\ : STD_LOGIC;
  signal \green_reg[15]_i_24_n_2\ : STD_LOGIC;
  signal \green_reg[15]_i_24_n_3\ : STD_LOGIC;
  signal \green_reg[15]_i_25_n_0\ : STD_LOGIC;
  signal \green_reg[15]_i_25_n_1\ : STD_LOGIC;
  signal \green_reg[15]_i_25_n_2\ : STD_LOGIC;
  signal \green_reg[15]_i_25_n_3\ : STD_LOGIC;
  signal \green_reg[15]_i_45_n_0\ : STD_LOGIC;
  signal \green_reg[15]_i_45_n_1\ : STD_LOGIC;
  signal \green_reg[15]_i_45_n_2\ : STD_LOGIC;
  signal \green_reg[15]_i_45_n_3\ : STD_LOGIC;
  signal \green_reg[15]_i_46_n_0\ : STD_LOGIC;
  signal \green_reg[15]_i_46_n_1\ : STD_LOGIC;
  signal \green_reg[15]_i_46_n_2\ : STD_LOGIC;
  signal \green_reg[15]_i_46_n_3\ : STD_LOGIC;
  signal \green_reg[15]_i_48_n_0\ : STD_LOGIC;
  signal \green_reg[15]_i_48_n_1\ : STD_LOGIC;
  signal \green_reg[15]_i_48_n_2\ : STD_LOGIC;
  signal \green_reg[15]_i_48_n_3\ : STD_LOGIC;
  signal \green_reg[15]_i_53_n_0\ : STD_LOGIC;
  signal \green_reg[15]_i_53_n_1\ : STD_LOGIC;
  signal \green_reg[15]_i_53_n_2\ : STD_LOGIC;
  signal \green_reg[15]_i_53_n_3\ : STD_LOGIC;
  signal \green_reg[15]_i_80_n_0\ : STD_LOGIC;
  signal \green_reg[15]_i_80_n_1\ : STD_LOGIC;
  signal \green_reg[15]_i_80_n_2\ : STD_LOGIC;
  signal \green_reg[15]_i_80_n_3\ : STD_LOGIC;
  signal \green_reg[15]_i_80_n_5\ : STD_LOGIC;
  signal \green_reg[15]_i_80_n_6\ : STD_LOGIC;
  signal \green_reg[15]_i_80_n_7\ : STD_LOGIC;
  signal \green_reg[19]_i_33_n_0\ : STD_LOGIC;
  signal \green_reg[19]_i_33_n_1\ : STD_LOGIC;
  signal \green_reg[19]_i_33_n_2\ : STD_LOGIC;
  signal \green_reg[19]_i_33_n_3\ : STD_LOGIC;
  signal \green_reg[19]_i_34_n_0\ : STD_LOGIC;
  signal \green_reg[19]_i_34_n_1\ : STD_LOGIC;
  signal \green_reg[19]_i_34_n_2\ : STD_LOGIC;
  signal \green_reg[19]_i_34_n_3\ : STD_LOGIC;
  signal \green_reg[19]_i_50_n_0\ : STD_LOGIC;
  signal \green_reg[19]_i_50_n_1\ : STD_LOGIC;
  signal \green_reg[19]_i_50_n_2\ : STD_LOGIC;
  signal \green_reg[19]_i_50_n_3\ : STD_LOGIC;
  signal \green_reg[19]_i_50_n_4\ : STD_LOGIC;
  signal \green_reg[19]_i_50_n_5\ : STD_LOGIC;
  signal \green_reg[19]_i_50_n_6\ : STD_LOGIC;
  signal \green_reg[19]_i_51_n_0\ : STD_LOGIC;
  signal \green_reg[19]_i_51_n_1\ : STD_LOGIC;
  signal \green_reg[19]_i_51_n_2\ : STD_LOGIC;
  signal \green_reg[19]_i_51_n_3\ : STD_LOGIC;
  signal \green_reg[19]_i_56_n_0\ : STD_LOGIC;
  signal \green_reg[19]_i_56_n_1\ : STD_LOGIC;
  signal \green_reg[19]_i_56_n_2\ : STD_LOGIC;
  signal \green_reg[19]_i_56_n_3\ : STD_LOGIC;
  signal \green_reg[19]_i_61_n_2\ : STD_LOGIC;
  signal \green_reg[23]_i_38_n_3\ : STD_LOGIC;
  signal \green_reg[23]_i_39_n_0\ : STD_LOGIC;
  signal \green_reg[23]_i_39_n_1\ : STD_LOGIC;
  signal \green_reg[23]_i_39_n_2\ : STD_LOGIC;
  signal \green_reg[23]_i_39_n_3\ : STD_LOGIC;
  signal \green_reg[23]_i_39_n_4\ : STD_LOGIC;
  signal \green_reg[23]_i_39_n_5\ : STD_LOGIC;
  signal \green_reg[23]_i_39_n_6\ : STD_LOGIC;
  signal \green_reg[23]_i_39_n_7\ : STD_LOGIC;
  signal \green_reg[23]_i_40_n_2\ : STD_LOGIC;
  signal \green_reg[23]_i_40_n_7\ : STD_LOGIC;
  signal \green_reg[23]_i_46_n_0\ : STD_LOGIC;
  signal \green_reg[23]_i_46_n_1\ : STD_LOGIC;
  signal \green_reg[23]_i_46_n_2\ : STD_LOGIC;
  signal \green_reg[23]_i_46_n_3\ : STD_LOGIC;
  signal \green_reg[23]_i_46_n_4\ : STD_LOGIC;
  signal \green_reg[23]_i_46_n_5\ : STD_LOGIC;
  signal \green_reg[3]_i_19_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_19_n_1\ : STD_LOGIC;
  signal \green_reg[3]_i_19_n_2\ : STD_LOGIC;
  signal \green_reg[3]_i_19_n_3\ : STD_LOGIC;
  signal \green_reg[3]_i_19_n_6\ : STD_LOGIC;
  signal \green_reg[3]_i_20_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_20_n_1\ : STD_LOGIC;
  signal \green_reg[3]_i_20_n_2\ : STD_LOGIC;
  signal \green_reg[3]_i_20_n_3\ : STD_LOGIC;
  signal \green_reg[3]_i_20_n_6\ : STD_LOGIC;
  signal \green_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \green_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \green_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \green_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \green_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \green_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \green_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \green_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \green_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \green_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \green_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_0_in_0 : STD_LOGIC;
  signal \red[11]_i_102_n_0\ : STD_LOGIC;
  signal \red[11]_i_106_n_0\ : STD_LOGIC;
  signal \red[11]_i_107_n_0\ : STD_LOGIC;
  signal \red[11]_i_111_n_0\ : STD_LOGIC;
  signal \red[11]_i_119_n_0\ : STD_LOGIC;
  signal \red[11]_i_120_n_0\ : STD_LOGIC;
  signal \red[11]_i_121_n_0\ : STD_LOGIC;
  signal \red[11]_i_122_n_0\ : STD_LOGIC;
  signal \red[11]_i_123_n_0\ : STD_LOGIC;
  signal \red[11]_i_124_n_0\ : STD_LOGIC;
  signal \red[11]_i_125_n_0\ : STD_LOGIC;
  signal \red[11]_i_126_n_0\ : STD_LOGIC;
  signal \red[11]_i_127_n_0\ : STD_LOGIC;
  signal \red[11]_i_128_n_0\ : STD_LOGIC;
  signal \red[11]_i_129_n_0\ : STD_LOGIC;
  signal \red[11]_i_130_n_0\ : STD_LOGIC;
  signal \red[11]_i_131_n_0\ : STD_LOGIC;
  signal \red[11]_i_132_n_0\ : STD_LOGIC;
  signal \red[11]_i_133_n_0\ : STD_LOGIC;
  signal \red[11]_i_134_n_0\ : STD_LOGIC;
  signal \red[11]_i_137_n_0\ : STD_LOGIC;
  signal \red[11]_i_138_n_0\ : STD_LOGIC;
  signal \red[11]_i_139_n_0\ : STD_LOGIC;
  signal \red[11]_i_140_n_0\ : STD_LOGIC;
  signal \red[11]_i_141_n_0\ : STD_LOGIC;
  signal \red[11]_i_142_n_0\ : STD_LOGIC;
  signal \red[11]_i_143_n_0\ : STD_LOGIC;
  signal \red[11]_i_144_n_0\ : STD_LOGIC;
  signal \red[11]_i_63_n_0\ : STD_LOGIC;
  signal \red[11]_i_67_n_0\ : STD_LOGIC;
  signal \red[11]_i_68_n_0\ : STD_LOGIC;
  signal \red[11]_i_72_n_0\ : STD_LOGIC;
  signal \red[11]_i_86_n_0\ : STD_LOGIC;
  signal \red[11]_i_87_n_0\ : STD_LOGIC;
  signal \red[11]_i_88_n_0\ : STD_LOGIC;
  signal \red[11]_i_89_n_0\ : STD_LOGIC;
  signal \red[15]_i_58_n_0\ : STD_LOGIC;
  signal \red[15]_i_62_n_0\ : STD_LOGIC;
  signal \red[15]_i_63_n_0\ : STD_LOGIC;
  signal \red[15]_i_67_n_0\ : STD_LOGIC;
  signal \red[15]_i_72_n_0\ : STD_LOGIC;
  signal \red[15]_i_73_n_0\ : STD_LOGIC;
  signal \red[15]_i_74_n_0\ : STD_LOGIC;
  signal \red[15]_i_75_n_0\ : STD_LOGIC;
  signal \red[15]_i_76_n_0\ : STD_LOGIC;
  signal \red[15]_i_77_n_0\ : STD_LOGIC;
  signal \red[15]_i_78_n_0\ : STD_LOGIC;
  signal \red[15]_i_79_n_0\ : STD_LOGIC;
  signal \red[15]_i_81_n_0\ : STD_LOGIC;
  signal \red[15]_i_82_n_0\ : STD_LOGIC;
  signal \red[15]_i_83_n_0\ : STD_LOGIC;
  signal \red[15]_i_84_n_0\ : STD_LOGIC;
  signal \red[19]_i_62_n_0\ : STD_LOGIC;
  signal \red[19]_i_65_n_0\ : STD_LOGIC;
  signal \red[19]_i_66_n_0\ : STD_LOGIC;
  signal \red[19]_i_67_n_0\ : STD_LOGIC;
  signal \red[19]_i_68_n_0\ : STD_LOGIC;
  signal \red[19]_i_69_n_0\ : STD_LOGIC;
  signal \red[19]_i_70_n_0\ : STD_LOGIC;
  signal \red[19]_i_71_n_0\ : STD_LOGIC;
  signal \red[19]_i_72_n_0\ : STD_LOGIC;
  signal \red[19]_i_73_n_0\ : STD_LOGIC;
  signal \red[19]_i_74_n_0\ : STD_LOGIC;
  signal \red[23]_i_41_n_0\ : STD_LOGIC;
  signal \red[23]_i_42_n_0\ : STD_LOGIC;
  signal \red[23]_i_43_n_0\ : STD_LOGIC;
  signal \red[23]_i_44_n_0\ : STD_LOGIC;
  signal \red[23]_i_45_n_0\ : STD_LOGIC;
  signal \red[23]_i_47_n_0\ : STD_LOGIC;
  signal \red[23]_i_48_n_0\ : STD_LOGIC;
  signal \red[23]_i_49_n_0\ : STD_LOGIC;
  signal \red[23]_i_50_n_0\ : STD_LOGIC;
  signal \red[23]_i_51_n_0\ : STD_LOGIC;
  signal \red[3]_i_10_n_0\ : STD_LOGIC;
  signal \red[3]_i_21_n_0\ : STD_LOGIC;
  signal \red[3]_i_22_n_0\ : STD_LOGIC;
  signal \red[3]_i_23_n_0\ : STD_LOGIC;
  signal \red[3]_i_24_n_0\ : STD_LOGIC;
  signal \red[3]_i_25_n_0\ : STD_LOGIC;
  signal \red[3]_i_26_n_0\ : STD_LOGIC;
  signal \red[3]_i_27_n_0\ : STD_LOGIC;
  signal \red[3]_i_28_n_0\ : STD_LOGIC;
  signal \red[3]_i_7_n_0\ : STD_LOGIC;
  signal \red[3]_i_8_n_0\ : STD_LOGIC;
  signal \red[3]_i_9_n_0\ : STD_LOGIC;
  signal \red[7]_i_11_n_0\ : STD_LOGIC;
  signal \red[7]_i_7_n_0\ : STD_LOGIC;
  signal \^red_reg[11]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^red_reg[11]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^red_reg[11]_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^red_reg[11]_14\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^red_reg[11]_2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^red_reg[11]_3\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^red_reg[11]_4\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \red_reg[11]_i_135_n_0\ : STD_LOGIC;
  signal \red_reg[11]_i_135_n_1\ : STD_LOGIC;
  signal \red_reg[11]_i_135_n_2\ : STD_LOGIC;
  signal \red_reg[11]_i_135_n_3\ : STD_LOGIC;
  signal \red_reg[11]_i_135_n_6\ : STD_LOGIC;
  signal \red_reg[11]_i_136_n_0\ : STD_LOGIC;
  signal \red_reg[11]_i_136_n_1\ : STD_LOGIC;
  signal \red_reg[11]_i_136_n_2\ : STD_LOGIC;
  signal \red_reg[11]_i_136_n_3\ : STD_LOGIC;
  signal \red_reg[11]_i_136_n_6\ : STD_LOGIC;
  signal \red_reg[11]_i_31_n_0\ : STD_LOGIC;
  signal \red_reg[11]_i_31_n_1\ : STD_LOGIC;
  signal \red_reg[11]_i_31_n_2\ : STD_LOGIC;
  signal \red_reg[11]_i_31_n_3\ : STD_LOGIC;
  signal \red_reg[11]_i_32_n_0\ : STD_LOGIC;
  signal \red_reg[11]_i_32_n_1\ : STD_LOGIC;
  signal \red_reg[11]_i_32_n_2\ : STD_LOGIC;
  signal \red_reg[11]_i_32_n_3\ : STD_LOGIC;
  signal \red_reg[11]_i_36_n_0\ : STD_LOGIC;
  signal \red_reg[11]_i_36_n_1\ : STD_LOGIC;
  signal \red_reg[11]_i_36_n_2\ : STD_LOGIC;
  signal \red_reg[11]_i_36_n_3\ : STD_LOGIC;
  signal \red_reg[11]_i_37_n_0\ : STD_LOGIC;
  signal \red_reg[11]_i_37_n_1\ : STD_LOGIC;
  signal \red_reg[11]_i_37_n_2\ : STD_LOGIC;
  signal \red_reg[11]_i_37_n_3\ : STD_LOGIC;
  signal \red_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \red_reg[11]_i_3_n_7\ : STD_LOGIC;
  signal \red_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \red_reg[11]_i_4_n_1\ : STD_LOGIC;
  signal \red_reg[11]_i_4_n_2\ : STD_LOGIC;
  signal \red_reg[11]_i_4_n_3\ : STD_LOGIC;
  signal \red_reg[11]_i_4_n_4\ : STD_LOGIC;
  signal \red_reg[11]_i_4_n_5\ : STD_LOGIC;
  signal \red_reg[11]_i_4_n_6\ : STD_LOGIC;
  signal \red_reg[11]_i_4_n_7\ : STD_LOGIC;
  signal \red_reg[11]_i_58_n_0\ : STD_LOGIC;
  signal \red_reg[11]_i_58_n_1\ : STD_LOGIC;
  signal \red_reg[11]_i_58_n_2\ : STD_LOGIC;
  signal \red_reg[11]_i_58_n_3\ : STD_LOGIC;
  signal \red_reg[11]_i_82_n_0\ : STD_LOGIC;
  signal \red_reg[11]_i_82_n_1\ : STD_LOGIC;
  signal \red_reg[11]_i_82_n_2\ : STD_LOGIC;
  signal \red_reg[11]_i_82_n_3\ : STD_LOGIC;
  signal \red_reg[11]_i_83_n_0\ : STD_LOGIC;
  signal \red_reg[11]_i_83_n_1\ : STD_LOGIC;
  signal \red_reg[11]_i_83_n_2\ : STD_LOGIC;
  signal \red_reg[11]_i_83_n_3\ : STD_LOGIC;
  signal \red_reg[11]_i_90_n_0\ : STD_LOGIC;
  signal \red_reg[11]_i_90_n_1\ : STD_LOGIC;
  signal \red_reg[11]_i_90_n_2\ : STD_LOGIC;
  signal \red_reg[11]_i_90_n_3\ : STD_LOGIC;
  signal \red_reg[11]_i_90_n_6\ : STD_LOGIC;
  signal \red_reg[11]_i_91_n_0\ : STD_LOGIC;
  signal \red_reg[11]_i_91_n_1\ : STD_LOGIC;
  signal \red_reg[11]_i_91_n_2\ : STD_LOGIC;
  signal \red_reg[11]_i_91_n_3\ : STD_LOGIC;
  signal \red_reg[11]_i_91_n_6\ : STD_LOGIC;
  signal \red_reg[11]_i_92_n_0\ : STD_LOGIC;
  signal \red_reg[11]_i_92_n_1\ : STD_LOGIC;
  signal \red_reg[11]_i_92_n_2\ : STD_LOGIC;
  signal \red_reg[11]_i_92_n_3\ : STD_LOGIC;
  signal \red_reg[11]_i_97_n_0\ : STD_LOGIC;
  signal \red_reg[11]_i_97_n_1\ : STD_LOGIC;
  signal \red_reg[11]_i_97_n_2\ : STD_LOGIC;
  signal \red_reg[11]_i_97_n_3\ : STD_LOGIC;
  signal \red_reg[15]_i_24_n_0\ : STD_LOGIC;
  signal \red_reg[15]_i_24_n_1\ : STD_LOGIC;
  signal \red_reg[15]_i_24_n_2\ : STD_LOGIC;
  signal \red_reg[15]_i_24_n_3\ : STD_LOGIC;
  signal \red_reg[15]_i_25_n_0\ : STD_LOGIC;
  signal \red_reg[15]_i_25_n_1\ : STD_LOGIC;
  signal \red_reg[15]_i_25_n_2\ : STD_LOGIC;
  signal \red_reg[15]_i_25_n_3\ : STD_LOGIC;
  signal \red_reg[15]_i_45_n_0\ : STD_LOGIC;
  signal \red_reg[15]_i_45_n_1\ : STD_LOGIC;
  signal \red_reg[15]_i_45_n_2\ : STD_LOGIC;
  signal \red_reg[15]_i_45_n_3\ : STD_LOGIC;
  signal \red_reg[15]_i_46_n_0\ : STD_LOGIC;
  signal \red_reg[15]_i_46_n_1\ : STD_LOGIC;
  signal \red_reg[15]_i_46_n_2\ : STD_LOGIC;
  signal \red_reg[15]_i_46_n_3\ : STD_LOGIC;
  signal \red_reg[15]_i_48_n_0\ : STD_LOGIC;
  signal \red_reg[15]_i_48_n_1\ : STD_LOGIC;
  signal \red_reg[15]_i_48_n_2\ : STD_LOGIC;
  signal \red_reg[15]_i_48_n_3\ : STD_LOGIC;
  signal \red_reg[15]_i_53_n_0\ : STD_LOGIC;
  signal \red_reg[15]_i_53_n_1\ : STD_LOGIC;
  signal \red_reg[15]_i_53_n_2\ : STD_LOGIC;
  signal \red_reg[15]_i_53_n_3\ : STD_LOGIC;
  signal \red_reg[15]_i_80_n_0\ : STD_LOGIC;
  signal \red_reg[15]_i_80_n_1\ : STD_LOGIC;
  signal \red_reg[15]_i_80_n_2\ : STD_LOGIC;
  signal \red_reg[15]_i_80_n_3\ : STD_LOGIC;
  signal \red_reg[15]_i_80_n_5\ : STD_LOGIC;
  signal \red_reg[15]_i_80_n_6\ : STD_LOGIC;
  signal \red_reg[15]_i_80_n_7\ : STD_LOGIC;
  signal \red_reg[19]_i_33_n_0\ : STD_LOGIC;
  signal \red_reg[19]_i_33_n_1\ : STD_LOGIC;
  signal \red_reg[19]_i_33_n_2\ : STD_LOGIC;
  signal \red_reg[19]_i_33_n_3\ : STD_LOGIC;
  signal \red_reg[19]_i_34_n_0\ : STD_LOGIC;
  signal \red_reg[19]_i_34_n_1\ : STD_LOGIC;
  signal \red_reg[19]_i_34_n_2\ : STD_LOGIC;
  signal \red_reg[19]_i_34_n_3\ : STD_LOGIC;
  signal \red_reg[19]_i_50_n_0\ : STD_LOGIC;
  signal \red_reg[19]_i_50_n_1\ : STD_LOGIC;
  signal \red_reg[19]_i_50_n_2\ : STD_LOGIC;
  signal \red_reg[19]_i_50_n_3\ : STD_LOGIC;
  signal \red_reg[19]_i_50_n_4\ : STD_LOGIC;
  signal \red_reg[19]_i_50_n_5\ : STD_LOGIC;
  signal \red_reg[19]_i_50_n_6\ : STD_LOGIC;
  signal \red_reg[19]_i_51_n_0\ : STD_LOGIC;
  signal \red_reg[19]_i_51_n_1\ : STD_LOGIC;
  signal \red_reg[19]_i_51_n_2\ : STD_LOGIC;
  signal \red_reg[19]_i_51_n_3\ : STD_LOGIC;
  signal \red_reg[19]_i_56_n_0\ : STD_LOGIC;
  signal \red_reg[19]_i_56_n_1\ : STD_LOGIC;
  signal \red_reg[19]_i_56_n_2\ : STD_LOGIC;
  signal \red_reg[19]_i_56_n_3\ : STD_LOGIC;
  signal \red_reg[19]_i_61_n_2\ : STD_LOGIC;
  signal \red_reg[23]_i_38_n_3\ : STD_LOGIC;
  signal \red_reg[23]_i_39_n_0\ : STD_LOGIC;
  signal \red_reg[23]_i_39_n_1\ : STD_LOGIC;
  signal \red_reg[23]_i_39_n_2\ : STD_LOGIC;
  signal \red_reg[23]_i_39_n_3\ : STD_LOGIC;
  signal \red_reg[23]_i_39_n_4\ : STD_LOGIC;
  signal \red_reg[23]_i_39_n_5\ : STD_LOGIC;
  signal \red_reg[23]_i_39_n_6\ : STD_LOGIC;
  signal \red_reg[23]_i_39_n_7\ : STD_LOGIC;
  signal \red_reg[23]_i_40_n_2\ : STD_LOGIC;
  signal \red_reg[23]_i_40_n_7\ : STD_LOGIC;
  signal \red_reg[23]_i_46_n_0\ : STD_LOGIC;
  signal \red_reg[23]_i_46_n_1\ : STD_LOGIC;
  signal \red_reg[23]_i_46_n_2\ : STD_LOGIC;
  signal \red_reg[23]_i_46_n_3\ : STD_LOGIC;
  signal \red_reg[23]_i_46_n_4\ : STD_LOGIC;
  signal \red_reg[23]_i_46_n_5\ : STD_LOGIC;
  signal \red_reg[3]_i_19_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_19_n_1\ : STD_LOGIC;
  signal \red_reg[3]_i_19_n_2\ : STD_LOGIC;
  signal \red_reg[3]_i_19_n_3\ : STD_LOGIC;
  signal \red_reg[3]_i_19_n_6\ : STD_LOGIC;
  signal \red_reg[3]_i_20_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_20_n_1\ : STD_LOGIC;
  signal \red_reg[3]_i_20_n_2\ : STD_LOGIC;
  signal \red_reg[3]_i_20_n_3\ : STD_LOGIC;
  signal \red_reg[3]_i_20_n_6\ : STD_LOGIC;
  signal \red_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \red_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \red_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \red_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \red_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \red_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \red_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \red_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \red_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \red_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \red_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \red_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \red_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal u_Mux_n_24 : STD_LOGIC;
  signal u_Mux_n_25 : STD_LOGIC;
  signal u_Mux_n_26 : STD_LOGIC;
  signal u_Mux_n_27 : STD_LOGIC;
  signal u_Mux_n_28 : STD_LOGIC;
  signal u_Mux_n_29 : STD_LOGIC;
  signal u_Mux_n_30 : STD_LOGIC;
  signal u_Mux_n_31 : STD_LOGIC;
  signal u_Mux_n_32 : STD_LOGIC;
  signal u_Mux_n_33 : STD_LOGIC;
  signal u_Mux_n_34 : STD_LOGIC;
  signal u_Mux_n_35 : STD_LOGIC;
  signal u_Mux_n_36 : STD_LOGIC;
  signal u_Mux_n_37 : STD_LOGIC;
  signal u_Mux_n_38 : STD_LOGIC;
  signal u_Mux_n_39 : STD_LOGIC;
  signal u_TM_n_15 : STD_LOGIC;
  signal u_TM_n_16 : STD_LOGIC;
  signal u_TM_n_17 : STD_LOGIC;
  signal unSharp : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal unit_AdrMng_n_4 : STD_LOGIC;
  signal unit_AdrMng_n_5 : STD_LOGIC;
  signal unit_AdrMng_n_7 : STD_LOGIC;
  signal unit_AdrMng_n_8 : STD_LOGIC;
  signal unit_AdrMng_n_9 : STD_LOGIC;
  signal unit_embos_n_24 : STD_LOGIC;
  signal unit_embos_n_25 : STD_LOGIC;
  signal unit_embos_n_26 : STD_LOGIC;
  signal unit_embos_n_38 : STD_LOGIC;
  signal unit_embos_n_39 : STD_LOGIC;
  signal unit_embos_n_40 : STD_LOGIC;
  signal unit_embos_n_41 : STD_LOGIC;
  signal unit_embos_n_42 : STD_LOGIC;
  signal unit_embos_n_43 : STD_LOGIC;
  signal unit_embos_n_6 : STD_LOGIC;
  signal unit_embos_n_7 : STD_LOGIC;
  signal unit_embos_n_8 : STD_LOGIC;
  signal \NLW_blue_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_blue_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_blue_reg[11]_i_85_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_blue_reg[11]_i_85_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_blue_reg[19]_i_50_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_blue_reg[19]_i_61_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_blue_reg[19]_i_61_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_blue_reg[23]_i_38_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_blue_reg[23]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_blue_reg[23]_i_40_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_blue_reg[23]_i_40_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_blue_reg[31]_i_110_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_blue_reg[31]_i_110_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_blue_reg[31]_i_113_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_blue_reg[31]_i_113_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_blue_reg[31]_i_120_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_blue_reg[31]_i_120_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_blue_reg[31]_i_121_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_blue_reg[31]_i_121_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_blue_reg[31]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_blue_reg[31]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_blue_reg[31]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_blue_reg[31]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_blue_reg[31]_i_38_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_blue_reg[31]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_blue_reg[31]_i_40_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_blue_reg[31]_i_40_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_blue_reg[31]_i_76_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_blue_reg[31]_i_76_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_blue_reg[31]_i_78_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_blue_reg[31]_i_78_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_blue_reg[31]_i_80_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_blue_reg[31]_i_80_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_blue_reg[31]_i_84_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_blue_reg[31]_i_84_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_green_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_green_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_green_reg[11]_i_85_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_green_reg[11]_i_85_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_green_reg[19]_i_50_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_green_reg[19]_i_61_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_green_reg[19]_i_61_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_green_reg[23]_i_38_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_green_reg[23]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_green_reg[23]_i_40_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_green_reg[23]_i_40_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_green_reg[31]_i_110_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_green_reg[31]_i_110_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_green_reg[31]_i_113_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_green_reg[31]_i_113_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_green_reg[31]_i_120_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_green_reg[31]_i_120_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_green_reg[31]_i_121_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_green_reg[31]_i_121_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_green_reg[31]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_green_reg[31]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_green_reg[31]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_green_reg[31]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_green_reg[31]_i_38_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_green_reg[31]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_green_reg[31]_i_40_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_green_reg[31]_i_40_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_green_reg[31]_i_76_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_green_reg[31]_i_76_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_green_reg[31]_i_78_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_green_reg[31]_i_78_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_green_reg[31]_i_80_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_green_reg[31]_i_80_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_green_reg[31]_i_84_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_green_reg[31]_i_84_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red_reg[11]_i_85_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red_reg[11]_i_85_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[19]_i_50_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_red_reg[19]_i_61_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[19]_i_61_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red_reg[23]_i_38_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red_reg[23]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[23]_i_40_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[23]_i_40_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red_reg[31]_i_110_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red_reg[31]_i_110_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[31]_i_113_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red_reg[31]_i_113_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[31]_i_120_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red_reg[31]_i_120_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[31]_i_121_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red_reg[31]_i_121_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[31]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[31]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red_reg[31]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[31]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red_reg[31]_i_38_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[31]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red_reg[31]_i_40_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[31]_i_40_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red_reg[31]_i_76_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red_reg[31]_i_76_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[31]_i_78_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[31]_i_78_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red_reg[31]_i_80_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[31]_i_80_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red_reg[31]_i_84_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red_reg[31]_i_84_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  DI(1 downto 0) <= \^di\(1 downto 0);
  O(2 downto 0) <= \^o\(2 downto 0);
  \blue_reg[11]\(2 downto 0) <= \^blue_reg[11]\(2 downto 0);
  \blue_reg[11]_0\(2 downto 0) <= \^blue_reg[11]_0\(2 downto 0);
  \blue_reg[11]_1\(2 downto 0) <= \^blue_reg[11]_1\(2 downto 0);
  \blue_reg[11]_14\(1 downto 0) <= \^blue_reg[11]_14\(1 downto 0);
  \blue_reg[11]_2\(2 downto 0) <= \^blue_reg[11]_2\(2 downto 0);
  \blue_reg[11]_3\(2 downto 0) <= \^blue_reg[11]_3\(2 downto 0);
  \blue_reg[11]_4\(2 downto 0) <= \^blue_reg[11]_4\(2 downto 0);
  \green_reg[11]\(2 downto 0) <= \^green_reg[11]\(2 downto 0);
  \green_reg[11]_0\(2 downto 0) <= \^green_reg[11]_0\(2 downto 0);
  \green_reg[11]_1\(2 downto 0) <= \^green_reg[11]_1\(2 downto 0);
  \green_reg[11]_2\(2 downto 0) <= \^green_reg[11]_2\(2 downto 0);
  \green_reg[11]_3\(2 downto 0) <= \^green_reg[11]_3\(2 downto 0);
  \red_reg[11]\(2 downto 0) <= \^red_reg[11]\(2 downto 0);
  \red_reg[11]_0\(2 downto 0) <= \^red_reg[11]_0\(2 downto 0);
  \red_reg[11]_1\(2 downto 0) <= \^red_reg[11]_1\(2 downto 0);
  \red_reg[11]_14\(1 downto 0) <= \^red_reg[11]_14\(1 downto 0);
  \red_reg[11]_2\(2 downto 0) <= \^red_reg[11]_2\(2 downto 0);
  \red_reg[11]_3\(2 downto 0) <= \^red_reg[11]_3\(2 downto 0);
  \red_reg[11]_4\(2 downto 0) <= \^red_reg[11]_4\(2 downto 0);
\D00IN_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D01IN(0),
      Q => D00IN(0),
      R => '0'
    );
\D00IN_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D01IN(10),
      Q => D00IN(10),
      R => '0'
    );
\D00IN_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D01IN(11),
      Q => D00IN(11),
      R => '0'
    );
\D00IN_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D01IN(12),
      Q => D00IN(12),
      R => '0'
    );
\D00IN_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D01IN(13),
      Q => D00IN(13),
      R => '0'
    );
\D00IN_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D01IN(14),
      Q => D00IN(14),
      R => '0'
    );
\D00IN_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D01IN(15),
      Q => D00IN(15),
      R => '0'
    );
\D00IN_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D01IN(16),
      Q => D00IN(16),
      R => '0'
    );
\D00IN_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D01IN(17),
      Q => D00IN(17),
      R => '0'
    );
\D00IN_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D01IN(18),
      Q => D00IN(18),
      R => '0'
    );
\D00IN_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D01IN(19),
      Q => D00IN(19),
      R => '0'
    );
\D00IN_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D01IN(1),
      Q => D00IN(1),
      R => '0'
    );
\D00IN_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D01IN(20),
      Q => D00IN(20),
      R => '0'
    );
\D00IN_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D01IN(21),
      Q => D00IN(21),
      R => '0'
    );
\D00IN_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D01IN(22),
      Q => D00IN(22),
      R => '0'
    );
\D00IN_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D01IN(23),
      Q => D00IN(23),
      R => '0'
    );
\D00IN_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D01IN(2),
      Q => D00IN(2),
      R => '0'
    );
\D00IN_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D01IN(3),
      Q => D00IN(3),
      R => '0'
    );
\D00IN_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D01IN(4),
      Q => D00IN(4),
      R => '0'
    );
\D00IN_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D01IN(5),
      Q => D00IN(5),
      R => '0'
    );
\D00IN_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D01IN(6),
      Q => D00IN(6),
      R => '0'
    );
\D00IN_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D01IN(7),
      Q => D00IN(7),
      R => '0'
    );
\D00IN_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D01IN(8),
      Q => D00IN(8),
      R => '0'
    );
\D00IN_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D01IN(9),
      Q => D00IN(9),
      R => '0'
    );
\D01IN_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D02IN(0),
      Q => D01IN(0),
      R => '0'
    );
\D01IN_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D02IN(10),
      Q => D01IN(10),
      R => '0'
    );
\D01IN_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D02IN(11),
      Q => D01IN(11),
      R => '0'
    );
\D01IN_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D02IN(12),
      Q => D01IN(12),
      R => '0'
    );
\D01IN_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D02IN(13),
      Q => D01IN(13),
      R => '0'
    );
\D01IN_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D02IN(14),
      Q => D01IN(14),
      R => '0'
    );
\D01IN_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D02IN(15),
      Q => D01IN(15),
      R => '0'
    );
\D01IN_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D02IN(16),
      Q => D01IN(16),
      R => '0'
    );
\D01IN_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D02IN(17),
      Q => D01IN(17),
      R => '0'
    );
\D01IN_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D02IN(18),
      Q => D01IN(18),
      R => '0'
    );
\D01IN_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D02IN(19),
      Q => D01IN(19),
      R => '0'
    );
\D01IN_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D02IN(1),
      Q => D01IN(1),
      R => '0'
    );
\D01IN_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D02IN(20),
      Q => D01IN(20),
      R => '0'
    );
\D01IN_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D02IN(21),
      Q => D01IN(21),
      R => '0'
    );
\D01IN_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D02IN(22),
      Q => D01IN(22),
      R => '0'
    );
\D01IN_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D02IN(23),
      Q => D01IN(23),
      R => '0'
    );
\D01IN_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D02IN(2),
      Q => D01IN(2),
      R => '0'
    );
\D01IN_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D02IN(3),
      Q => D01IN(3),
      R => '0'
    );
\D01IN_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D02IN(4),
      Q => D01IN(4),
      R => '0'
    );
\D01IN_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D02IN(5),
      Q => D01IN(5),
      R => '0'
    );
\D01IN_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D02IN(6),
      Q => D01IN(6),
      R => '0'
    );
\D01IN_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D02IN(7),
      Q => D01IN(7),
      R => '0'
    );
\D01IN_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D02IN(8),
      Q => D01IN(8),
      R => '0'
    );
\D01IN_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D02IN(9),
      Q => D01IN(9),
      R => '0'
    );
\D02IN_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD0(0),
      Q => D02IN(0),
      R => '0'
    );
\D02IN_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD0(10),
      Q => D02IN(10),
      R => '0'
    );
\D02IN_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD0(11),
      Q => D02IN(11),
      R => '0'
    );
\D02IN_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD0(12),
      Q => D02IN(12),
      R => '0'
    );
\D02IN_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD0(13),
      Q => D02IN(13),
      R => '0'
    );
\D02IN_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD0(14),
      Q => D02IN(14),
      R => '0'
    );
\D02IN_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD0(15),
      Q => D02IN(15),
      R => '0'
    );
\D02IN_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD0(16),
      Q => D02IN(16),
      R => '0'
    );
\D02IN_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD0(17),
      Q => D02IN(17),
      R => '0'
    );
\D02IN_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD0(18),
      Q => D02IN(18),
      R => '0'
    );
\D02IN_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD0(19),
      Q => D02IN(19),
      R => '0'
    );
\D02IN_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD0(1),
      Q => D02IN(1),
      R => '0'
    );
\D02IN_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD0(20),
      Q => D02IN(20),
      R => '0'
    );
\D02IN_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD0(21),
      Q => D02IN(21),
      R => '0'
    );
\D02IN_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD0(22),
      Q => D02IN(22),
      R => '0'
    );
\D02IN_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD0(23),
      Q => D02IN(23),
      R => '0'
    );
\D02IN_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD0(2),
      Q => D02IN(2),
      R => '0'
    );
\D02IN_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD0(3),
      Q => D02IN(3),
      R => '0'
    );
\D02IN_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD0(4),
      Q => D02IN(4),
      R => '0'
    );
\D02IN_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD0(5),
      Q => D02IN(5),
      R => '0'
    );
\D02IN_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD0(6),
      Q => D02IN(6),
      R => '0'
    );
\D02IN_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD0(7),
      Q => D02IN(7),
      R => '0'
    );
\D02IN_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD0(8),
      Q => D02IN(8),
      R => '0'
    );
\D02IN_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD0(9),
      Q => D02IN(9),
      R => '0'
    );
\D10IN_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D11IN(0),
      Q => D10IN(0),
      R => '0'
    );
\D10IN_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D11IN(10),
      Q => D10IN(10),
      R => '0'
    );
\D10IN_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D11IN(11),
      Q => D10IN(11),
      R => '0'
    );
\D10IN_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D11IN(12),
      Q => D10IN(12),
      R => '0'
    );
\D10IN_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D11IN(13),
      Q => D10IN(13),
      R => '0'
    );
\D10IN_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D11IN(14),
      Q => D10IN(14),
      R => '0'
    );
\D10IN_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D11IN(15),
      Q => D10IN(15),
      R => '0'
    );
\D10IN_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D11IN(16),
      Q => D10IN(16),
      R => '0'
    );
\D10IN_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D11IN(17),
      Q => D10IN(17),
      R => '0'
    );
\D10IN_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D11IN(18),
      Q => D10IN(18),
      R => '0'
    );
\D10IN_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D11IN(19),
      Q => D10IN(19),
      R => '0'
    );
\D10IN_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D11IN(1),
      Q => D10IN(1),
      R => '0'
    );
\D10IN_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D11IN(20),
      Q => D10IN(20),
      R => '0'
    );
\D10IN_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D11IN(21),
      Q => D10IN(21),
      R => '0'
    );
\D10IN_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D11IN(22),
      Q => D10IN(22),
      R => '0'
    );
\D10IN_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D11IN(23),
      Q => D10IN(23),
      R => '0'
    );
\D10IN_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D11IN(2),
      Q => D10IN(2),
      R => '0'
    );
\D10IN_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D11IN(3),
      Q => D10IN(3),
      R => '0'
    );
\D10IN_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D11IN(4),
      Q => D10IN(4),
      R => '0'
    );
\D10IN_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D11IN(5),
      Q => D10IN(5),
      R => '0'
    );
\D10IN_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D11IN(6),
      Q => D10IN(6),
      R => '0'
    );
\D10IN_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D11IN(7),
      Q => D10IN(7),
      R => '0'
    );
\D10IN_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D11IN(8),
      Q => D10IN(8),
      R => '0'
    );
\D10IN_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D11IN(9),
      Q => D10IN(9),
      R => '0'
    );
\D11IN_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D12IN(0),
      Q => D11IN(0),
      R => '0'
    );
\D11IN_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D12IN(10),
      Q => D11IN(10),
      R => '0'
    );
\D11IN_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D12IN(11),
      Q => D11IN(11),
      R => '0'
    );
\D11IN_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D12IN(12),
      Q => D11IN(12),
      R => '0'
    );
\D11IN_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D12IN(13),
      Q => D11IN(13),
      R => '0'
    );
\D11IN_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D12IN(14),
      Q => D11IN(14),
      R => '0'
    );
\D11IN_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D12IN(15),
      Q => D11IN(15),
      R => '0'
    );
\D11IN_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D12IN(16),
      Q => D11IN(16),
      R => '0'
    );
\D11IN_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D12IN(17),
      Q => D11IN(17),
      R => '0'
    );
\D11IN_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D12IN(18),
      Q => D11IN(18),
      R => '0'
    );
\D11IN_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D12IN(19),
      Q => D11IN(19),
      R => '0'
    );
\D11IN_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D12IN(1),
      Q => D11IN(1),
      R => '0'
    );
\D11IN_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D12IN(20),
      Q => D11IN(20),
      R => '0'
    );
\D11IN_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D12IN(21),
      Q => D11IN(21),
      R => '0'
    );
\D11IN_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D12IN(22),
      Q => D11IN(22),
      R => '0'
    );
\D11IN_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D12IN(23),
      Q => D11IN(23),
      R => '0'
    );
\D11IN_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D12IN(2),
      Q => D11IN(2),
      R => '0'
    );
\D11IN_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D12IN(3),
      Q => D11IN(3),
      R => '0'
    );
\D11IN_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D12IN(4),
      Q => D11IN(4),
      R => '0'
    );
\D11IN_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D12IN(5),
      Q => D11IN(5),
      R => '0'
    );
\D11IN_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D12IN(6),
      Q => D11IN(6),
      R => '0'
    );
\D11IN_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D12IN(7),
      Q => D11IN(7),
      R => '0'
    );
\D11IN_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D12IN(8),
      Q => D11IN(8),
      R => '0'
    );
\D11IN_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D12IN(9),
      Q => D11IN(9),
      R => '0'
    );
\D12IN_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD1(0),
      Q => D12IN(0),
      R => '0'
    );
\D12IN_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD1(10),
      Q => D12IN(10),
      R => '0'
    );
\D12IN_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD1(11),
      Q => D12IN(11),
      R => '0'
    );
\D12IN_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD1(12),
      Q => D12IN(12),
      R => '0'
    );
\D12IN_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD1(13),
      Q => D12IN(13),
      R => '0'
    );
\D12IN_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD1(14),
      Q => D12IN(14),
      R => '0'
    );
\D12IN_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD1(15),
      Q => D12IN(15),
      R => '0'
    );
\D12IN_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD1(16),
      Q => D12IN(16),
      R => '0'
    );
\D12IN_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD1(17),
      Q => D12IN(17),
      R => '0'
    );
\D12IN_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD1(18),
      Q => D12IN(18),
      R => '0'
    );
\D12IN_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD1(19),
      Q => D12IN(19),
      R => '0'
    );
\D12IN_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD1(1),
      Q => D12IN(1),
      R => '0'
    );
\D12IN_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD1(20),
      Q => D12IN(20),
      R => '0'
    );
\D12IN_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD1(21),
      Q => D12IN(21),
      R => '0'
    );
\D12IN_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD1(22),
      Q => D12IN(22),
      R => '0'
    );
\D12IN_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD1(23),
      Q => D12IN(23),
      R => '0'
    );
\D12IN_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD1(2),
      Q => D12IN(2),
      R => '0'
    );
\D12IN_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD1(3),
      Q => D12IN(3),
      R => '0'
    );
\D12IN_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD1(4),
      Q => D12IN(4),
      R => '0'
    );
\D12IN_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD1(5),
      Q => D12IN(5),
      R => '0'
    );
\D12IN_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD1(6),
      Q => D12IN(6),
      R => '0'
    );
\D12IN_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD1(7),
      Q => D12IN(7),
      R => '0'
    );
\D12IN_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD1(8),
      Q => D12IN(8),
      R => '0'
    );
\D12IN_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD1(9),
      Q => D12IN(9),
      R => '0'
    );
\D20IN_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D21IN(0),
      Q => D20IN(0),
      R => '0'
    );
\D20IN_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D21IN(10),
      Q => D20IN(10),
      R => '0'
    );
\D20IN_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D21IN(11),
      Q => D20IN(11),
      R => '0'
    );
\D20IN_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D21IN(12),
      Q => D20IN(12),
      R => '0'
    );
\D20IN_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D21IN(13),
      Q => D20IN(13),
      R => '0'
    );
\D20IN_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D21IN(14),
      Q => D20IN(14),
      R => '0'
    );
\D20IN_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D21IN(15),
      Q => D20IN(15),
      R => '0'
    );
\D20IN_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D21IN(16),
      Q => D20IN(16),
      R => '0'
    );
\D20IN_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D21IN(17),
      Q => D20IN(17),
      R => '0'
    );
\D20IN_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D21IN(18),
      Q => D20IN(18),
      R => '0'
    );
\D20IN_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D21IN(19),
      Q => D20IN(19),
      R => '0'
    );
\D20IN_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D21IN(1),
      Q => D20IN(1),
      R => '0'
    );
\D20IN_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D21IN(20),
      Q => D20IN(20),
      R => '0'
    );
\D20IN_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D21IN(21),
      Q => D20IN(21),
      R => '0'
    );
\D20IN_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D21IN(22),
      Q => D20IN(22),
      R => '0'
    );
\D20IN_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D21IN(23),
      Q => D20IN(23),
      R => '0'
    );
\D20IN_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D21IN(2),
      Q => D20IN(2),
      R => '0'
    );
\D20IN_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D21IN(3),
      Q => D20IN(3),
      R => '0'
    );
\D20IN_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D21IN(4),
      Q => D20IN(4),
      R => '0'
    );
\D20IN_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D21IN(5),
      Q => D20IN(5),
      R => '0'
    );
\D20IN_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D21IN(6),
      Q => D20IN(6),
      R => '0'
    );
\D20IN_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D21IN(7),
      Q => D20IN(7),
      R => '0'
    );
\D20IN_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D21IN(8),
      Q => D20IN(8),
      R => '0'
    );
\D20IN_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D21IN(9),
      Q => D20IN(9),
      R => '0'
    );
\D21IN_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D22IN(0),
      Q => D21IN(0),
      R => '0'
    );
\D21IN_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D22IN(10),
      Q => D21IN(10),
      R => '0'
    );
\D21IN_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D22IN(11),
      Q => D21IN(11),
      R => '0'
    );
\D21IN_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D22IN(12),
      Q => D21IN(12),
      R => '0'
    );
\D21IN_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D22IN(13),
      Q => D21IN(13),
      R => '0'
    );
\D21IN_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D22IN(14),
      Q => D21IN(14),
      R => '0'
    );
\D21IN_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D22IN(15),
      Q => D21IN(15),
      R => '0'
    );
\D21IN_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D22IN(16),
      Q => D21IN(16),
      R => '0'
    );
\D21IN_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D22IN(17),
      Q => D21IN(17),
      R => '0'
    );
\D21IN_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D22IN(18),
      Q => D21IN(18),
      R => '0'
    );
\D21IN_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D22IN(19),
      Q => D21IN(19),
      R => '0'
    );
\D21IN_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D22IN(1),
      Q => D21IN(1),
      R => '0'
    );
\D21IN_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D22IN(20),
      Q => D21IN(20),
      R => '0'
    );
\D21IN_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D22IN(21),
      Q => D21IN(21),
      R => '0'
    );
\D21IN_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D22IN(22),
      Q => D21IN(22),
      R => '0'
    );
\D21IN_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D22IN(23),
      Q => D21IN(23),
      R => '0'
    );
\D21IN_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D22IN(2),
      Q => D21IN(2),
      R => '0'
    );
\D21IN_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D22IN(3),
      Q => D21IN(3),
      R => '0'
    );
\D21IN_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D22IN(4),
      Q => D21IN(4),
      R => '0'
    );
\D21IN_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D22IN(5),
      Q => D21IN(5),
      R => '0'
    );
\D21IN_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D22IN(6),
      Q => D21IN(6),
      R => '0'
    );
\D21IN_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D22IN(7),
      Q => D21IN(7),
      R => '0'
    );
\D21IN_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D22IN(8),
      Q => D21IN(8),
      R => '0'
    );
\D21IN_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => D22IN(9),
      Q => D21IN(9),
      R => '0'
    );
\D22IN_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD2(0),
      Q => D22IN(0),
      R => '0'
    );
\D22IN_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD2(10),
      Q => D22IN(10),
      R => '0'
    );
\D22IN_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD2(11),
      Q => D22IN(11),
      R => '0'
    );
\D22IN_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD2(12),
      Q => D22IN(12),
      R => '0'
    );
\D22IN_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD2(13),
      Q => D22IN(13),
      R => '0'
    );
\D22IN_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD2(14),
      Q => D22IN(14),
      R => '0'
    );
\D22IN_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD2(15),
      Q => D22IN(15),
      R => '0'
    );
\D22IN_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD2(16),
      Q => D22IN(16),
      R => '0'
    );
\D22IN_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD2(17),
      Q => D22IN(17),
      R => '0'
    );
\D22IN_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD2(18),
      Q => D22IN(18),
      R => '0'
    );
\D22IN_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD2(19),
      Q => D22IN(19),
      R => '0'
    );
\D22IN_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD2(1),
      Q => D22IN(1),
      R => '0'
    );
\D22IN_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD2(20),
      Q => D22IN(20),
      R => '0'
    );
\D22IN_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD2(21),
      Q => D22IN(21),
      R => '0'
    );
\D22IN_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD2(22),
      Q => D22IN(22),
      R => '0'
    );
\D22IN_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD2(23),
      Q => D22IN(23),
      R => '0'
    );
\D22IN_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD2(2),
      Q => D22IN(2),
      R => '0'
    );
\D22IN_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD2(3),
      Q => D22IN(3),
      R => '0'
    );
\D22IN_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD2(4),
      Q => D22IN(4),
      R => '0'
    );
\D22IN_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD2(5),
      Q => D22IN(5),
      R => '0'
    );
\D22IN_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD2(6),
      Q => D22IN(6),
      R => '0'
    );
\D22IN_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD2(7),
      Q => D22IN(7),
      R => '0'
    );
\D22IN_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD2(8),
      Q => D22IN(8),
      R => '0'
    );
\D22IN_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => RD2(9),
      Q => D22IN(9),
      R => '0'
    );
SorterLineBuffer_4lines: entity work.zsys_ImageProcess_0_0_LineBuffer_4lines
     port map (
      Clock => Clock,
      D(0) => p_0_in(1),
      \D12IN_reg[23]\(23 downto 0) => RD1(23 downto 0),
      \D22IN_reg[23]\(23 downto 0) => RD2(23 downto 0),
      H_addr(10 downto 0) => H_addr(10 downto 0),
      Q(23 downto 0) => RD0(23 downto 0),
      R_LineAddress00(1 downto 0) => R_LineAddress00(1 downto 0),
      Reset => Reset,
      SR(0) => p_0_in_0,
      \V_addr_reg[0]\ => unit_AdrMng_n_8,
      \V_addr_reg[1]\ => unit_AdrMng_n_4,
      \V_addr_reg[1]_0\ => unit_AdrMng_n_7,
      \V_addr_reg[1]_1\ => unit_AdrMng_n_9,
      \V_addr_reg[1]_2\(1) => R_LineAddress10(1),
      \V_addr_reg[1]_2\(0) => V_addr(0),
      \V_addr_reg[8]\(0) => R_LineAddress2,
      i_VDE => i_VDE,
      i_pixelData(23 downto 0) => i_pixelData(23 downto 0)
    );
\blue[11]_i_102\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^blue_reg[11]_0\(0),
      O => \blue[11]_i_102_n_0\
    );
\blue[11]_i_106\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[11]_i_90_n_6\,
      O => \blue[11]_i_106_n_0\
    );
\blue[11]_i_107\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^blue_reg[11]_3\(0),
      O => \blue[11]_i_107_n_0\
    );
\blue[11]_i_111\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[11]_i_91_n_6\,
      O => \blue[11]_i_111_n_0\
    );
\blue[11]_i_119\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D12IN(11),
      O => \blue[11]_i_119_n_0\
    );
\blue[11]_i_120\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D12IN(10),
      O => \blue[11]_i_120_n_0\
    );
\blue[11]_i_121\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D12IN(9),
      O => \blue[11]_i_121_n_0\
    );
\blue[11]_i_122\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D12IN(8),
      O => \blue[11]_i_122_n_0\
    );
\blue[11]_i_123\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D20IN(11),
      O => \blue[11]_i_123_n_0\
    );
\blue[11]_i_124\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D20IN(10),
      O => \blue[11]_i_124_n_0\
    );
\blue[11]_i_125\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D20IN(9),
      O => \blue[11]_i_125_n_0\
    );
\blue[11]_i_126\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D20IN(8),
      O => \blue[11]_i_126_n_0\
    );
\blue[11]_i_127\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D02IN(15),
      O => \blue[11]_i_127_n_0\
    );
\blue[11]_i_128\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D02IN(14),
      O => \blue[11]_i_128_n_0\
    );
\blue[11]_i_129\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D02IN(13),
      O => \blue[11]_i_129_n_0\
    );
\blue[11]_i_130\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D02IN(12),
      O => \blue[11]_i_130_n_0\
    );
\blue[11]_i_131\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D10IN(15),
      O => \blue[11]_i_131_n_0\
    );
\blue[11]_i_132\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D10IN(14),
      O => \blue[11]_i_132_n_0\
    );
\blue[11]_i_133\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D10IN(13),
      O => \blue[11]_i_133_n_0\
    );
\blue[11]_i_134\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D10IN(12),
      O => \blue[11]_i_134_n_0\
    );
\blue[11]_i_137\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D21IN(11),
      O => \blue[11]_i_137_n_0\
    );
\blue[11]_i_138\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D21IN(10),
      O => \blue[11]_i_138_n_0\
    );
\blue[11]_i_139\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D21IN(9),
      O => \blue[11]_i_139_n_0\
    );
\blue[11]_i_140\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D21IN(8),
      O => \blue[11]_i_140_n_0\
    );
\blue[11]_i_141\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D22IN(11),
      O => \blue[11]_i_141_n_0\
    );
\blue[11]_i_142\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D22IN(10),
      O => \blue[11]_i_142_n_0\
    );
\blue[11]_i_143\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D22IN(9),
      O => \blue[11]_i_143_n_0\
    );
\blue[11]_i_144\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D22IN(8),
      O => \blue[11]_i_144_n_0\
    );
\blue[11]_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^blue_reg[11]\(0),
      O => \blue[11]_i_63_n_0\
    );
\blue[11]_i_67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[3]_i_19_n_6\,
      O => \blue[11]_i_67_n_0\
    );
\blue[11]_i_68\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^blue_reg[11]_4\(0),
      O => \blue[11]_i_68_n_0\
    );
\blue[11]_i_72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[3]_i_20_n_6\,
      O => \blue[11]_i_72_n_0\
    );
\blue[11]_i_86\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D01IN(15),
      O => \blue[11]_i_86_n_0\
    );
\blue[11]_i_87\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D01IN(14),
      O => \blue[11]_i_87_n_0\
    );
\blue[11]_i_88\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D01IN(13),
      O => \blue[11]_i_88_n_0\
    );
\blue[11]_i_89\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D01IN(12),
      O => \blue[11]_i_89_n_0\
    );
\blue[15]_i_58\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^blue_reg[11]_1\(0),
      O => \blue[15]_i_58_n_0\
    );
\blue[15]_i_62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[11]_i_135_n_6\,
      O => \blue[15]_i_62_n_0\
    );
\blue[15]_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^blue_reg[11]_2\(0),
      O => \blue[15]_i_63_n_0\
    );
\blue[15]_i_67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[11]_i_136_n_6\,
      O => \blue[15]_i_67_n_0\
    );
\blue[15]_i_72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D12IN(15),
      O => \blue[15]_i_72_n_0\
    );
\blue[15]_i_73\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D12IN(14),
      O => \blue[15]_i_73_n_0\
    );
\blue[15]_i_74\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D12IN(13),
      O => \blue[15]_i_74_n_0\
    );
\blue[15]_i_75\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D12IN(12),
      O => \blue[15]_i_75_n_0\
    );
\blue[15]_i_76\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D20IN(15),
      O => \blue[15]_i_76_n_0\
    );
\blue[15]_i_77\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D20IN(14),
      O => \blue[15]_i_77_n_0\
    );
\blue[15]_i_78\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D20IN(13),
      O => \blue[15]_i_78_n_0\
    );
\blue[15]_i_79\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D20IN(12),
      O => \blue[15]_i_79_n_0\
    );
\blue[15]_i_81\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D11IN(9),
      O => \blue[15]_i_81_n_0\
    );
\blue[15]_i_82\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D11IN(8),
      O => \blue[15]_i_82_n_0\
    );
\blue[15]_i_83\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D11IN(10),
      O => \blue[15]_i_83_n_0\
    );
\blue[15]_i_84\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D11IN(9),
      O => \blue[15]_i_84_n_0\
    );
\blue[19]_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \blue_reg[23]_i_46_n_5\,
      I1 => \blue_reg[19]_i_61_n_2\,
      I2 => D11IN(14),
      O => \blue[19]_i_62_n_0\
    );
\blue[19]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \blue_reg[15]_i_80_n_5\,
      I1 => D11IN(11),
      O => \blue[19]_i_65_n_0\
    );
\blue[19]_i_66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D21IN(15),
      O => \blue[19]_i_66_n_0\
    );
\blue[19]_i_67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D21IN(14),
      O => \blue[19]_i_67_n_0\
    );
\blue[19]_i_68\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D21IN(13),
      O => \blue[19]_i_68_n_0\
    );
\blue[19]_i_69\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D21IN(12),
      O => \blue[19]_i_69_n_0\
    );
\blue[19]_i_70\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D22IN(15),
      O => \blue[19]_i_70_n_0\
    );
\blue[19]_i_71\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D22IN(14),
      O => \blue[19]_i_71_n_0\
    );
\blue[19]_i_72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D22IN(13),
      O => \blue[19]_i_72_n_0\
    );
\blue[19]_i_73\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D22IN(12),
      O => \blue[19]_i_73_n_0\
    );
\blue[19]_i_74\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D11IN(10),
      O => \blue[19]_i_74_n_0\
    );
\blue[23]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \blue_reg[23]_i_46_n_4\,
      I1 => D11IN(15),
      O => \blue[23]_i_41_n_0\
    );
\blue[23]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \blue_reg[23]_i_40_n_2\,
      I1 => D11IN(14),
      I2 => D11IN(15),
      O => \blue[23]_i_42_n_0\
    );
\blue[23]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \blue_reg[23]_i_40_n_2\,
      I1 => D11IN(14),
      O => \blue[23]_i_43_n_0\
    );
\blue[23]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \blue_reg[23]_i_40_n_7\,
      I1 => \blue_reg[23]_i_46_n_4\,
      I2 => D11IN(15),
      O => \blue[23]_i_44_n_0\
    );
\blue[23]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \blue_reg[23]_i_46_n_4\,
      I1 => D11IN(15),
      I2 => \blue_reg[19]_i_61_n_2\,
      I3 => \blue_reg[23]_i_46_n_5\,
      O => \blue[23]_i_45_n_0\
    );
\blue[23]_i_47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D11IN(13),
      O => \blue[23]_i_47_n_0\
    );
\blue[23]_i_48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D11IN(12),
      O => \blue[23]_i_48_n_0\
    );
\blue[23]_i_49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D11IN(11),
      O => \blue[23]_i_49_n_0\
    );
\blue[23]_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D11IN(13),
      O => \blue[23]_i_50_n_0\
    );
\blue[23]_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D11IN(12),
      O => \blue[23]_i_51_n_0\
    );
\blue[3]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D01IN(8),
      O => \blue[3]_i_10_n_0\
    );
\blue[3]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D02IN(11),
      O => \blue[3]_i_21_n_0\
    );
\blue[3]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D02IN(10),
      O => \blue[3]_i_22_n_0\
    );
\blue[3]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D02IN(9),
      O => \blue[3]_i_23_n_0\
    );
\blue[3]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D02IN(8),
      O => \blue[3]_i_24_n_0\
    );
\blue[3]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D10IN(11),
      O => \blue[3]_i_25_n_0\
    );
\blue[3]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D10IN(10),
      O => \blue[3]_i_26_n_0\
    );
\blue[3]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D10IN(9),
      O => \blue[3]_i_27_n_0\
    );
\blue[3]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D10IN(8),
      O => \blue[3]_i_28_n_0\
    );
\blue[3]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D01IN(11),
      O => \blue[3]_i_7_n_0\
    );
\blue[3]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D01IN(10),
      O => \blue[3]_i_8_n_0\
    );
\blue[3]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D01IN(9),
      O => \blue[3]_i_9_n_0\
    );
\blue[7]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[3]_i_2_n_6\,
      O => \blue[7]_i_11_n_0\
    );
\blue[7]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[3]_i_2_n_7\,
      O => \blue[7]_i_7_n_0\
    );
\blue_reg[11]_i_135\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blue_reg[11]_i_135_n_0\,
      CO(2) => \blue_reg[11]_i_135_n_1\,
      CO(1) => \blue_reg[11]_i_135_n_2\,
      CO(0) => \blue_reg[11]_i_135_n_3\,
      CYINIT => '0',
      DI(3) => D21IN(11),
      DI(2) => '0',
      DI(1) => D21IN(9),
      DI(0) => '0',
      O(3 downto 2) => \^blue_reg[11]_1\(2 downto 1),
      O(1) => \blue_reg[11]_i_135_n_6\,
      O(0) => \^blue_reg[11]_1\(0),
      S(3) => \blue[11]_i_137_n_0\,
      S(2) => \blue[11]_i_138_n_0\,
      S(1) => \blue[11]_i_139_n_0\,
      S(0) => \blue[11]_i_140_n_0\
    );
\blue_reg[11]_i_136\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blue_reg[11]_i_136_n_0\,
      CO(2) => \blue_reg[11]_i_136_n_1\,
      CO(1) => \blue_reg[11]_i_136_n_2\,
      CO(0) => \blue_reg[11]_i_136_n_3\,
      CYINIT => '0',
      DI(3) => D22IN(11),
      DI(2) => '0',
      DI(1) => D22IN(9),
      DI(0) => '0',
      O(3 downto 2) => \^blue_reg[11]_2\(2 downto 1),
      O(1) => \blue_reg[11]_i_136_n_6\,
      O(0) => \^blue_reg[11]_2\(0),
      S(3) => \blue[11]_i_141_n_0\,
      S(2) => \blue[11]_i_142_n_0\,
      S(1) => \blue[11]_i_143_n_0\,
      S(0) => \blue[11]_i_144_n_0\
    );
\blue_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[11]_i_4_n_0\,
      CO(3 downto 2) => \NLW_blue_reg[11]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \blue_reg[11]_i_3_n_2\,
      CO(0) => \NLW_blue_reg[11]_i_3_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_blue_reg[11]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => \blue_reg[11]_i_3_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \D01IN_reg[11]_2\(0)
    );
\blue_reg[11]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[11]_i_36_n_0\,
      CO(3) => \blue_reg[11]_i_31_n_0\,
      CO(2) => \blue_reg[11]_i_31_n_1\,
      CO(1) => \blue_reg[11]_i_31_n_2\,
      CO(0) => \blue_reg[11]_i_31_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \blue_reg[11]_6\(3 downto 0),
      S(3 downto 0) => \D02IN_reg[11]_1\(3 downto 0)
    );
\blue_reg[11]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[11]_i_37_n_0\,
      CO(3) => \blue_reg[11]_i_32_n_0\,
      CO(2) => \blue_reg[11]_i_32_n_1\,
      CO(1) => \blue_reg[11]_i_32_n_2\,
      CO(0) => \blue_reg[11]_i_32_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \blue_reg[11]_26\(3 downto 0),
      S(3 downto 0) => \D10IN_reg[11]_1\(3 downto 0)
    );
\blue_reg[11]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blue_reg[11]_i_36_n_0\,
      CO(2) => \blue_reg[11]_i_36_n_1\,
      CO(1) => \blue_reg[11]_i_36_n_2\,
      CO(0) => \blue_reg[11]_i_36_n_3\,
      CYINIT => \blue[11]_i_63_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \blue_reg[11]_5\(3 downto 0),
      S(3 downto 1) => \D02IN_reg[11]_0\(2 downto 0),
      S(0) => \blue[11]_i_67_n_0\
    );
\blue_reg[11]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blue_reg[11]_i_37_n_0\,
      CO(2) => \blue_reg[11]_i_37_n_1\,
      CO(1) => \blue_reg[11]_i_37_n_2\,
      CO(0) => \blue_reg[11]_i_37_n_3\,
      CYINIT => \blue[11]_i_68_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \blue_reg[11]_25\(3 downto 0),
      S(3 downto 1) => \D10IN_reg[11]_0\(2 downto 0),
      S(0) => \blue[11]_i_72_n_0\
    );
\blue_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[7]_i_2_n_0\,
      CO(3) => \blue_reg[11]_i_4_n_0\,
      CO(2) => \blue_reg[11]_i_4_n_1\,
      CO(1) => \blue_reg[11]_i_4_n_2\,
      CO(0) => \blue_reg[11]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \blue_reg[11]_i_4_n_4\,
      O(2) => \blue_reg[11]_i_4_n_5\,
      O(1) => \blue_reg[11]_i_4_n_6\,
      O(0) => \blue_reg[11]_i_4_n_7\,
      S(3 downto 0) => \D01IN_reg[11]_1\(3 downto 0)
    );
\blue_reg[11]_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[3]_i_2_n_0\,
      CO(3) => \blue_reg[11]_i_58_n_0\,
      CO(2) => \blue_reg[11]_i_58_n_1\,
      CO(1) => \blue_reg[11]_i_58_n_2\,
      CO(0) => \blue_reg[11]_i_58_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \blue_reg[11]_30\(1 downto 0),
      O(1 downto 0) => \blue_reg[11]_28\(2 downto 1),
      S(3) => \blue[11]_i_86_n_0\,
      S(2) => \blue[11]_i_87_n_0\,
      S(1) => \blue[11]_i_88_n_0\,
      S(0) => \blue[11]_i_89_n_0\
    );
\blue_reg[11]_i_82\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blue_reg[11]_i_82_n_0\,
      CO(2) => \blue_reg[11]_i_82_n_1\,
      CO(1) => \blue_reg[11]_i_82_n_2\,
      CO(0) => \blue_reg[11]_i_82_n_3\,
      CYINIT => \blue[11]_i_102_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \blue_reg[11]_8\(3 downto 0),
      S(3 downto 1) => \D12IN_reg[11]_0\(2 downto 0),
      S(0) => \blue[11]_i_106_n_0\
    );
\blue_reg[11]_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blue_reg[11]_i_83_n_0\,
      CO(2) => \blue_reg[11]_i_83_n_1\,
      CO(1) => \blue_reg[11]_i_83_n_2\,
      CO(0) => \blue_reg[11]_i_83_n_3\,
      CYINIT => \blue[11]_i_107_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \blue_reg[11]_22\(3 downto 0),
      S(3 downto 1) => \D20IN_reg[11]_0\(2 downto 0),
      S(0) => \blue[11]_i_111_n_0\
    );
\blue_reg[11]_i_85\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[11]_i_58_n_0\,
      CO(3 downto 1) => \NLW_blue_reg[11]_i_85_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \blue_reg[11]_31\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_blue_reg[11]_i_85_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\blue_reg[11]_i_90\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blue_reg[11]_i_90_n_0\,
      CO(2) => \blue_reg[11]_i_90_n_1\,
      CO(1) => \blue_reg[11]_i_90_n_2\,
      CO(0) => \blue_reg[11]_i_90_n_3\,
      CYINIT => '0',
      DI(3) => D12IN(11),
      DI(2) => '0',
      DI(1) => D12IN(9),
      DI(0) => '0',
      O(3 downto 2) => \^blue_reg[11]_0\(2 downto 1),
      O(1) => \blue_reg[11]_i_90_n_6\,
      O(0) => \^blue_reg[11]_0\(0),
      S(3) => \blue[11]_i_119_n_0\,
      S(2) => \blue[11]_i_120_n_0\,
      S(1) => \blue[11]_i_121_n_0\,
      S(0) => \blue[11]_i_122_n_0\
    );
\blue_reg[11]_i_91\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blue_reg[11]_i_91_n_0\,
      CO(2) => \blue_reg[11]_i_91_n_1\,
      CO(1) => \blue_reg[11]_i_91_n_2\,
      CO(0) => \blue_reg[11]_i_91_n_3\,
      CYINIT => '0',
      DI(3) => D20IN(11),
      DI(2) => '0',
      DI(1) => D20IN(9),
      DI(0) => '0',
      O(3 downto 2) => \^blue_reg[11]_3\(2 downto 1),
      O(1) => \blue_reg[11]_i_91_n_6\,
      O(0) => \^blue_reg[11]_3\(0),
      S(3) => \blue[11]_i_123_n_0\,
      S(2) => \blue[11]_i_124_n_0\,
      S(1) => \blue[11]_i_125_n_0\,
      S(0) => \blue[11]_i_126_n_0\
    );
\blue_reg[11]_i_92\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[3]_i_19_n_0\,
      CO(3) => \blue_reg[11]_i_92_n_0\,
      CO(2) => \blue_reg[11]_i_92_n_1\,
      CO(1) => \blue_reg[11]_i_92_n_2\,
      CO(0) => \blue_reg[11]_i_92_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \blue_reg[31]\(3 downto 0),
      S(3) => \blue[11]_i_127_n_0\,
      S(2) => \blue[11]_i_128_n_0\,
      S(1) => \blue[11]_i_129_n_0\,
      S(0) => \blue[11]_i_130_n_0\
    );
\blue_reg[11]_i_97\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[3]_i_20_n_0\,
      CO(3) => \blue_reg[11]_i_97_n_0\,
      CO(2) => \blue_reg[11]_i_97_n_1\,
      CO(1) => \blue_reg[11]_i_97_n_2\,
      CO(0) => \blue_reg[11]_i_97_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \blue_reg[31]_15\(3 downto 0),
      S(3) => \blue[11]_i_131_n_0\,
      S(2) => \blue[11]_i_132_n_0\,
      S(1) => \blue[11]_i_133_n_0\,
      S(0) => \blue[11]_i_134_n_0\
    );
\blue_reg[15]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[11]_i_82_n_0\,
      CO(3) => \blue_reg[15]_i_24_n_0\,
      CO(2) => \blue_reg[15]_i_24_n_1\,
      CO(1) => \blue_reg[15]_i_24_n_2\,
      CO(0) => \blue_reg[15]_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \blue_reg[11]_9\(3 downto 0),
      S(3 downto 0) => \D12IN_reg[11]_1\(3 downto 0)
    );
\blue_reg[15]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[11]_i_83_n_0\,
      CO(3) => \blue_reg[15]_i_25_n_0\,
      CO(2) => \blue_reg[15]_i_25_n_1\,
      CO(1) => \blue_reg[15]_i_25_n_2\,
      CO(0) => \blue_reg[15]_i_25_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \blue_reg[11]_23\(3 downto 0),
      S(3 downto 0) => \D20IN_reg[11]_1\(3 downto 0)
    );
\blue_reg[15]_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blue_reg[15]_i_45_n_0\,
      CO(2) => \blue_reg[15]_i_45_n_1\,
      CO(1) => \blue_reg[15]_i_45_n_2\,
      CO(0) => \blue_reg[15]_i_45_n_3\,
      CYINIT => \blue[15]_i_58_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \blue_reg[11]_11\(3 downto 0),
      S(3 downto 1) => \D21IN_reg[11]_0\(2 downto 0),
      S(0) => \blue[15]_i_62_n_0\
    );
\blue_reg[15]_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blue_reg[15]_i_46_n_0\,
      CO(2) => \blue_reg[15]_i_46_n_1\,
      CO(1) => \blue_reg[15]_i_46_n_2\,
      CO(0) => \blue_reg[15]_i_46_n_3\,
      CYINIT => \blue[15]_i_63_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \blue_reg[11]_19\(3 downto 0),
      S(3 downto 1) => \D22IN_reg[11]_0\(2 downto 0),
      S(0) => \blue[15]_i_67_n_0\
    );
\blue_reg[15]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[11]_i_90_n_0\,
      CO(3) => \blue_reg[15]_i_48_n_0\,
      CO(2) => \blue_reg[15]_i_48_n_1\,
      CO(1) => \blue_reg[15]_i_48_n_2\,
      CO(0) => \blue_reg[15]_i_48_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \blue_reg[31]_2\(3 downto 0),
      S(3) => \blue[15]_i_72_n_0\,
      S(2) => \blue[15]_i_73_n_0\,
      S(1) => \blue[15]_i_74_n_0\,
      S(0) => \blue[15]_i_75_n_0\
    );
\blue_reg[15]_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[11]_i_91_n_0\,
      CO(3) => \blue_reg[15]_i_53_n_0\,
      CO(2) => \blue_reg[15]_i_53_n_1\,
      CO(1) => \blue_reg[15]_i_53_n_2\,
      CO(0) => \blue_reg[15]_i_53_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \blue_reg[31]_12\(3 downto 0),
      S(3) => \blue[15]_i_76_n_0\,
      S(2) => \blue[15]_i_77_n_0\,
      S(1) => \blue[15]_i_78_n_0\,
      S(0) => \blue[15]_i_79_n_0\
    );
\blue_reg[15]_i_80\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blue_reg[15]_i_80_n_0\,
      CO(2) => \blue_reg[15]_i_80_n_1\,
      CO(1) => \blue_reg[15]_i_80_n_2\,
      CO(0) => \blue_reg[15]_i_80_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => D11IN(8),
      DI(1) => D11IN(10),
      DI(0) => '0',
      O(3) => \^blue_reg[11]_14\(0),
      O(2) => \blue_reg[15]_i_80_n_5\,
      O(1) => \blue_reg[15]_i_80_n_6\,
      O(0) => \blue_reg[15]_i_80_n_7\,
      S(3) => \blue[15]_i_81_n_0\,
      S(2) => \blue[15]_i_82_n_0\,
      S(1) => \blue[15]_i_83_n_0\,
      S(0) => \blue[15]_i_84_n_0\
    );
\blue_reg[19]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[15]_i_45_n_0\,
      CO(3) => \blue_reg[19]_i_33_n_0\,
      CO(2) => \blue_reg[19]_i_33_n_1\,
      CO(1) => \blue_reg[19]_i_33_n_2\,
      CO(0) => \blue_reg[19]_i_33_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \blue_reg[11]_12\(3 downto 0),
      S(3 downto 0) => \D21IN_reg[11]_1\(3 downto 0)
    );
\blue_reg[19]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[15]_i_46_n_0\,
      CO(3) => \blue_reg[19]_i_34_n_0\,
      CO(2) => \blue_reg[19]_i_34_n_1\,
      CO(1) => \blue_reg[19]_i_34_n_2\,
      CO(0) => \blue_reg[19]_i_34_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \blue_reg[11]_20\(3 downto 0),
      S(3 downto 0) => \D22IN_reg[11]_1\(3 downto 0)
    );
\blue_reg[19]_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blue_reg[19]_i_50_n_0\,
      CO(2) => \blue_reg[19]_i_50_n_1\,
      CO(1) => \blue_reg[19]_i_50_n_2\,
      CO(0) => \blue_reg[19]_i_50_n_3\,
      CYINIT => '0',
      DI(3) => D11IN(14),
      DI(2 downto 1) => \^blue_reg[11]_14\(1 downto 0),
      DI(0) => \blue_reg[15]_i_80_n_5\,
      O(3) => \blue_reg[19]_i_50_n_4\,
      O(2) => \blue_reg[19]_i_50_n_5\,
      O(1) => \blue_reg[19]_i_50_n_6\,
      O(0) => \NLW_blue_reg[19]_i_50_O_UNCONNECTED\(0),
      S(3) => \blue[19]_i_62_n_0\,
      S(2 downto 1) => \D11IN_reg[11]_0\(1 downto 0),
      S(0) => \blue[19]_i_65_n_0\
    );
\blue_reg[19]_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[11]_i_135_n_0\,
      CO(3) => \blue_reg[19]_i_51_n_0\,
      CO(2) => \blue_reg[19]_i_51_n_1\,
      CO(1) => \blue_reg[19]_i_51_n_2\,
      CO(0) => \blue_reg[19]_i_51_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \blue_reg[31]_5\(3 downto 0),
      S(3) => \blue[19]_i_66_n_0\,
      S(2) => \blue[19]_i_67_n_0\,
      S(1) => \blue[19]_i_68_n_0\,
      S(0) => \blue[19]_i_69_n_0\
    );
\blue_reg[19]_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[11]_i_136_n_0\,
      CO(3) => \blue_reg[19]_i_56_n_0\,
      CO(2) => \blue_reg[19]_i_56_n_1\,
      CO(1) => \blue_reg[19]_i_56_n_2\,
      CO(0) => \blue_reg[19]_i_56_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \blue_reg[31]_9\(3 downto 0),
      S(3) => \blue[19]_i_70_n_0\,
      S(2) => \blue[19]_i_71_n_0\,
      S(1) => \blue[19]_i_72_n_0\,
      S(0) => \blue[19]_i_73_n_0\
    );
\blue_reg[19]_i_61\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[15]_i_80_n_0\,
      CO(3 downto 2) => \NLW_blue_reg[19]_i_61_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \blue_reg[19]_i_61_n_2\,
      CO(0) => \NLW_blue_reg[19]_i_61_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_blue_reg[19]_i_61_O_UNCONNECTED\(3 downto 1),
      O(0) => \^blue_reg[11]_14\(1),
      S(3 downto 1) => B"001",
      S(0) => \blue[19]_i_74_n_0\
    );
\blue_reg[23]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[23]_i_39_n_0\,
      CO(3 downto 1) => \NLW_blue_reg[23]_i_38_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \blue_reg[23]_i_38_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_blue_reg[23]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\blue_reg[23]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[19]_i_50_n_0\,
      CO(3) => \blue_reg[23]_i_39_n_0\,
      CO(2) => \blue_reg[23]_i_39_n_1\,
      CO(1) => \blue_reg[23]_i_39_n_2\,
      CO(0) => \blue_reg[23]_i_39_n_3\,
      CYINIT => '0',
      DI(3) => D11IN(15),
      DI(2) => '0',
      DI(1) => \blue_reg[23]_i_40_n_7\,
      DI(0) => \blue[23]_i_41_n_0\,
      O(3) => \blue_reg[23]_i_39_n_4\,
      O(2) => \blue_reg[23]_i_39_n_5\,
      O(1) => \blue_reg[23]_i_39_n_6\,
      O(0) => \blue_reg[23]_i_39_n_7\,
      S(3) => \blue[23]_i_42_n_0\,
      S(2) => \blue[23]_i_43_n_0\,
      S(1) => \blue[23]_i_44_n_0\,
      S(0) => \blue[23]_i_45_n_0\
    );
\blue_reg[23]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[23]_i_46_n_0\,
      CO(3 downto 2) => \NLW_blue_reg[23]_i_40_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \blue_reg[23]_i_40_n_2\,
      CO(0) => \NLW_blue_reg[23]_i_40_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_blue_reg[23]_i_40_O_UNCONNECTED\(3 downto 1),
      O(0) => \blue_reg[23]_i_40_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \blue[23]_i_47_n_0\
    );
\blue_reg[23]_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blue_reg[23]_i_46_n_0\,
      CO(2) => \blue_reg[23]_i_46_n_1\,
      CO(1) => \blue_reg[23]_i_46_n_2\,
      CO(0) => \blue_reg[23]_i_46_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => D11IN(11),
      DI(1) => D11IN(13),
      DI(0) => '0',
      O(3) => \blue_reg[23]_i_46_n_4\,
      O(2) => \blue_reg[23]_i_46_n_5\,
      O(1 downto 0) => \blue_reg[11]_15\(1 downto 0),
      S(3) => \blue[23]_i_48_n_0\,
      S(2) => \blue[23]_i_49_n_0\,
      S(1) => \blue[23]_i_50_n_0\,
      S(0) => \blue[23]_i_51_n_0\
    );
\blue_reg[31]_i_110\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[15]_i_48_n_0\,
      CO(3 downto 1) => \NLW_blue_reg[31]_i_110_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \blue_reg[31]_3\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_blue_reg[31]_i_110_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\blue_reg[31]_i_113\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[15]_i_53_n_0\,
      CO(3 downto 1) => \NLW_blue_reg[31]_i_113_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \blue_reg[31]_13\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_blue_reg[31]_i_113_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\blue_reg[31]_i_120\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[19]_i_51_n_0\,
      CO(3 downto 1) => \NLW_blue_reg[31]_i_120_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \blue_reg[31]_6\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_blue_reg[31]_i_120_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\blue_reg[31]_i_121\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[19]_i_56_n_0\,
      CO(3 downto 1) => \NLW_blue_reg[31]_i_121_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \blue_reg[31]_10\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_blue_reg[31]_i_121_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\blue_reg[31]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[11]_i_31_n_0\,
      CO(3 downto 2) => \NLW_blue_reg[31]_i_15_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \blue_reg[31]_1\(0),
      CO(0) => \NLW_blue_reg[31]_i_15_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_blue_reg[31]_i_15_O_UNCONNECTED\(3 downto 1),
      O(0) => \blue_reg[11]_7\(0),
      S(3 downto 1) => B"001",
      S(0) => \D02IN_reg[11]_2\(0)
    );
\blue_reg[31]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[11]_i_32_n_0\,
      CO(3 downto 2) => \NLW_blue_reg[31]_i_17_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \blue_reg[31]_17\(0),
      CO(0) => \NLW_blue_reg[31]_i_17_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_blue_reg[31]_i_17_O_UNCONNECTED\(3 downto 1),
      O(0) => \blue_reg[11]_27\(0),
      S(3 downto 1) => B"001",
      S(0) => \D10IN_reg[11]_2\(0)
    );
\blue_reg[31]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[15]_i_24_n_0\,
      CO(3 downto 2) => \NLW_blue_reg[31]_i_38_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \blue_reg[31]_4\(0),
      CO(0) => \NLW_blue_reg[31]_i_38_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_blue_reg[31]_i_38_O_UNCONNECTED\(3 downto 1),
      O(0) => \blue_reg[11]_10\(0),
      S(3 downto 1) => B"001",
      S(0) => \D12IN_reg[11]_2\(0)
    );
\blue_reg[31]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[15]_i_25_n_0\,
      CO(3 downto 2) => \NLW_blue_reg[31]_i_40_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \blue_reg[31]_14\(0),
      CO(0) => \NLW_blue_reg[31]_i_40_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_blue_reg[31]_i_40_O_UNCONNECTED\(3 downto 1),
      O(0) => \blue_reg[11]_24\(0),
      S(3 downto 1) => B"001",
      S(0) => \D20IN_reg[11]_2\(0)
    );
\blue_reg[31]_i_76\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[11]_i_92_n_0\,
      CO(3 downto 1) => \NLW_blue_reg[31]_i_76_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \blue_reg[31]_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_blue_reg[31]_i_76_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\blue_reg[31]_i_78\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[19]_i_33_n_0\,
      CO(3 downto 2) => \NLW_blue_reg[31]_i_78_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \blue_reg[31]_7\(0),
      CO(0) => \NLW_blue_reg[31]_i_78_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_blue_reg[31]_i_78_O_UNCONNECTED\(3 downto 1),
      O(0) => \blue_reg[11]_13\(0),
      S(3 downto 1) => B"001",
      S(0) => \D21IN_reg[11]_2\(0)
    );
\blue_reg[31]_i_80\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[19]_i_34_n_0\,
      CO(3 downto 2) => \NLW_blue_reg[31]_i_80_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \blue_reg[31]_11\(0),
      CO(0) => \NLW_blue_reg[31]_i_80_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_blue_reg[31]_i_80_O_UNCONNECTED\(3 downto 1),
      O(0) => \blue_reg[11]_21\(0),
      S(3 downto 1) => B"001",
      S(0) => \D22IN_reg[11]_2\(0)
    );
\blue_reg[31]_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[11]_i_97_n_0\,
      CO(3 downto 1) => \NLW_blue_reg[31]_i_84_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \blue_reg[31]_16\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_blue_reg[31]_i_84_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\blue_reg[3]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blue_reg[3]_i_19_n_0\,
      CO(2) => \blue_reg[3]_i_19_n_1\,
      CO(1) => \blue_reg[3]_i_19_n_2\,
      CO(0) => \blue_reg[3]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => D02IN(11),
      DI(2) => '0',
      DI(1) => D02IN(9),
      DI(0) => '0',
      O(3 downto 2) => \^blue_reg[11]\(2 downto 1),
      O(1) => \blue_reg[3]_i_19_n_6\,
      O(0) => \^blue_reg[11]\(0),
      S(3) => \blue[3]_i_21_n_0\,
      S(2) => \blue[3]_i_22_n_0\,
      S(1) => \blue[3]_i_23_n_0\,
      S(0) => \blue[3]_i_24_n_0\
    );
\blue_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blue_reg[3]_i_2_n_0\,
      CO(2) => \blue_reg[3]_i_2_n_1\,
      CO(1) => \blue_reg[3]_i_2_n_2\,
      CO(0) => \blue_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => D01IN(11),
      DI(2) => '0',
      DI(1) => D01IN(9),
      DI(0) => '0',
      O(3) => \blue_reg[11]_28\(0),
      O(2) => \blue_reg[11]_29\(0),
      O(1) => \blue_reg[3]_i_2_n_6\,
      O(0) => \blue_reg[3]_i_2_n_7\,
      S(3) => \blue[3]_i_7_n_0\,
      S(2) => \blue[3]_i_8_n_0\,
      S(1) => \blue[3]_i_9_n_0\,
      S(0) => \blue[3]_i_10_n_0\
    );
\blue_reg[3]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blue_reg[3]_i_20_n_0\,
      CO(2) => \blue_reg[3]_i_20_n_1\,
      CO(1) => \blue_reg[3]_i_20_n_2\,
      CO(0) => \blue_reg[3]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => D10IN(11),
      DI(2) => '0',
      DI(1) => D10IN(9),
      DI(0) => '0',
      O(3 downto 2) => \^blue_reg[11]_4\(2 downto 1),
      O(1) => \blue_reg[3]_i_20_n_6\,
      O(0) => \^blue_reg[11]_4\(0),
      S(3) => \blue[3]_i_25_n_0\,
      S(2) => \blue[3]_i_26_n_0\,
      S(1) => \blue[3]_i_27_n_0\,
      S(0) => \blue[3]_i_28_n_0\
    );
\blue_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blue_reg[7]_i_2_n_0\,
      CO(2) => \blue_reg[7]_i_2_n_1\,
      CO(1) => \blue_reg[7]_i_2_n_2\,
      CO(0) => \blue_reg[7]_i_2_n_3\,
      CYINIT => \blue[7]_i_7_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \blue_reg[7]_i_2_n_4\,
      O(2) => \blue_reg[7]_i_2_n_5\,
      O(1) => \blue_reg[7]_i_2_n_6\,
      O(0) => \blue_reg[7]_i_2_n_7\,
      S(3 downto 1) => \D01IN_reg[11]_0\(2 downto 0),
      S(0) => \blue[7]_i_11_n_0\
    );
\green[11]_i_102\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^green_reg[11]\(0),
      O => \green[11]_i_102_n_0\
    );
\green[11]_i_106\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[11]_i_90_n_6\,
      O => \green[11]_i_106_n_0\
    );
\green[11]_i_107\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^green_reg[11]_2\(0),
      O => \green[11]_i_107_n_0\
    );
\green[11]_i_111\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[11]_i_91_n_6\,
      O => \green[11]_i_111_n_0\
    );
\green[11]_i_119\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D12IN(3),
      O => \green[11]_i_119_n_0\
    );
\green[11]_i_120\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D12IN(2),
      O => \green[11]_i_120_n_0\
    );
\green[11]_i_121\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D12IN(1),
      O => \green[11]_i_121_n_0\
    );
\green[11]_i_122\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D12IN(0),
      O => \green[11]_i_122_n_0\
    );
\green[11]_i_123\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D20IN(3),
      O => \green[11]_i_123_n_0\
    );
\green[11]_i_124\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D20IN(2),
      O => \green[11]_i_124_n_0\
    );
\green[11]_i_125\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D20IN(1),
      O => \green[11]_i_125_n_0\
    );
\green[11]_i_126\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D20IN(0),
      O => \green[11]_i_126_n_0\
    );
\green[11]_i_127\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D02IN(7),
      O => \green[11]_i_127_n_0\
    );
\green[11]_i_128\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D02IN(6),
      O => \green[11]_i_128_n_0\
    );
\green[11]_i_129\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D02IN(5),
      O => \green[11]_i_129_n_0\
    );
\green[11]_i_130\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D02IN(4),
      O => \green[11]_i_130_n_0\
    );
\green[11]_i_131\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D10IN(7),
      O => \green[11]_i_131_n_0\
    );
\green[11]_i_132\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D10IN(6),
      O => \green[11]_i_132_n_0\
    );
\green[11]_i_133\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D10IN(5),
      O => \green[11]_i_133_n_0\
    );
\green[11]_i_134\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D10IN(4),
      O => \green[11]_i_134_n_0\
    );
\green[11]_i_137\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D21IN(3),
      O => \green[11]_i_137_n_0\
    );
\green[11]_i_138\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D21IN(2),
      O => \green[11]_i_138_n_0\
    );
\green[11]_i_139\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D21IN(1),
      O => \green[11]_i_139_n_0\
    );
\green[11]_i_140\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D21IN(0),
      O => \green[11]_i_140_n_0\
    );
\green[11]_i_141\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D22IN(3),
      O => \green[11]_i_141_n_0\
    );
\green[11]_i_142\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D22IN(2),
      O => \green[11]_i_142_n_0\
    );
\green[11]_i_143\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D22IN(1),
      O => \green[11]_i_143_n_0\
    );
\green[11]_i_144\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D22IN(0),
      O => \green[11]_i_144_n_0\
    );
\green[11]_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o\(0),
      O => \green[11]_i_63_n_0\
    );
\green[11]_i_67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[3]_i_19_n_6\,
      O => \green[11]_i_67_n_0\
    );
\green[11]_i_68\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^green_reg[11]_3\(0),
      O => \green[11]_i_68_n_0\
    );
\green[11]_i_72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[3]_i_20_n_6\,
      O => \green[11]_i_72_n_0\
    );
\green[11]_i_86\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D01IN(7),
      O => \green[11]_i_86_n_0\
    );
\green[11]_i_87\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D01IN(6),
      O => \green[11]_i_87_n_0\
    );
\green[11]_i_88\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D01IN(5),
      O => \green[11]_i_88_n_0\
    );
\green[11]_i_89\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D01IN(4),
      O => \green[11]_i_89_n_0\
    );
\green[15]_i_58\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^green_reg[11]_0\(0),
      O => \green[15]_i_58_n_0\
    );
\green[15]_i_62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => B(1),
      O => \green[15]_i_62_n_0\
    );
\green[15]_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^green_reg[11]_1\(0),
      O => \green[15]_i_63_n_0\
    );
\green[15]_i_67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[11]_i_136_n_6\,
      O => \green[15]_i_67_n_0\
    );
\green[15]_i_72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D12IN(7),
      O => \green[15]_i_72_n_0\
    );
\green[15]_i_73\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D12IN(6),
      O => \green[15]_i_73_n_0\
    );
\green[15]_i_74\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D12IN(5),
      O => \green[15]_i_74_n_0\
    );
\green[15]_i_75\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D12IN(4),
      O => \green[15]_i_75_n_0\
    );
\green[15]_i_76\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D20IN(7),
      O => \green[15]_i_76_n_0\
    );
\green[15]_i_77\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D20IN(6),
      O => \green[15]_i_77_n_0\
    );
\green[15]_i_78\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D20IN(5),
      O => \green[15]_i_78_n_0\
    );
\green[15]_i_79\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D20IN(4),
      O => \green[15]_i_79_n_0\
    );
\green[15]_i_81\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D11IN(1),
      O => \green[15]_i_81_n_0\
    );
\green[15]_i_82\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D11IN(0),
      O => \green[15]_i_82_n_0\
    );
\green[15]_i_83\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D11IN(2),
      O => \green[15]_i_83_n_0\
    );
\green[15]_i_84\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D11IN(1),
      O => \green[15]_i_84_n_0\
    );
\green[19]_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \green_reg[23]_i_46_n_5\,
      I1 => \green_reg[19]_i_61_n_2\,
      I2 => D11IN(6),
      O => \green[19]_i_62_n_0\
    );
\green[19]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \green_reg[15]_i_80_n_5\,
      I1 => D11IN(3),
      O => \green[19]_i_65_n_0\
    );
\green[19]_i_66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D21IN(7),
      O => \green[19]_i_66_n_0\
    );
\green[19]_i_67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D21IN(6),
      O => \green[19]_i_67_n_0\
    );
\green[19]_i_68\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D21IN(5),
      O => \green[19]_i_68_n_0\
    );
\green[19]_i_69\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D21IN(4),
      O => \green[19]_i_69_n_0\
    );
\green[19]_i_70\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D22IN(7),
      O => \green[19]_i_70_n_0\
    );
\green[19]_i_71\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D22IN(6),
      O => \green[19]_i_71_n_0\
    );
\green[19]_i_72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D22IN(5),
      O => \green[19]_i_72_n_0\
    );
\green[19]_i_73\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D22IN(4),
      O => \green[19]_i_73_n_0\
    );
\green[19]_i_74\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D11IN(2),
      O => \green[19]_i_74_n_0\
    );
\green[23]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \green_reg[23]_i_46_n_4\,
      I1 => D11IN(7),
      O => \green[23]_i_41_n_0\
    );
\green[23]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \green_reg[23]_i_40_n_2\,
      I1 => D11IN(6),
      I2 => D11IN(7),
      O => \green[23]_i_42_n_0\
    );
\green[23]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \green_reg[23]_i_40_n_2\,
      I1 => D11IN(6),
      O => \green[23]_i_43_n_0\
    );
\green[23]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \green_reg[23]_i_40_n_7\,
      I1 => \green_reg[23]_i_46_n_4\,
      I2 => D11IN(7),
      O => \green[23]_i_44_n_0\
    );
\green[23]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \green_reg[23]_i_46_n_4\,
      I1 => D11IN(7),
      I2 => \green_reg[19]_i_61_n_2\,
      I3 => \green_reg[23]_i_46_n_5\,
      O => \green[23]_i_45_n_0\
    );
\green[23]_i_47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D11IN(5),
      O => \green[23]_i_47_n_0\
    );
\green[23]_i_48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D11IN(4),
      O => \green[23]_i_48_n_0\
    );
\green[23]_i_49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D11IN(3),
      O => \green[23]_i_49_n_0\
    );
\green[23]_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D11IN(5),
      O => \green[23]_i_50_n_0\
    );
\green[23]_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D11IN(4),
      O => \green[23]_i_51_n_0\
    );
\green[3]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D01IN(0),
      O => \green[3]_i_10_n_0\
    );
\green[3]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D02IN(3),
      O => \green[3]_i_21_n_0\
    );
\green[3]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D02IN(2),
      O => \green[3]_i_22_n_0\
    );
\green[3]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D02IN(1),
      O => \green[3]_i_23_n_0\
    );
\green[3]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D02IN(0),
      O => \green[3]_i_24_n_0\
    );
\green[3]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D10IN(3),
      O => \green[3]_i_25_n_0\
    );
\green[3]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D10IN(2),
      O => \green[3]_i_26_n_0\
    );
\green[3]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D10IN(1),
      O => \green[3]_i_27_n_0\
    );
\green[3]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D10IN(0),
      O => \green[3]_i_28_n_0\
    );
\green[3]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D01IN(3),
      O => \green[3]_i_7_n_0\
    );
\green[3]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D01IN(2),
      O => \green[3]_i_8_n_0\
    );
\green[3]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D01IN(1),
      O => \green[3]_i_9_n_0\
    );
\green[7]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => C(1),
      O => \green[7]_i_11_n_0\
    );
\green[7]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => C(0),
      O => \green[7]_i_7_n_0\
    );
\green_reg[11]_i_135\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \green_reg[11]_i_135_n_0\,
      CO(2) => \green_reg[11]_i_135_n_1\,
      CO(1) => \green_reg[11]_i_135_n_2\,
      CO(0) => \green_reg[11]_i_135_n_3\,
      CYINIT => '0',
      DI(3) => D21IN(3),
      DI(2) => '0',
      DI(1) => D21IN(1),
      DI(0) => '0',
      O(3 downto 2) => \^green_reg[11]_0\(2 downto 1),
      O(1) => B(1),
      O(0) => \^green_reg[11]_0\(0),
      S(3) => \green[11]_i_137_n_0\,
      S(2) => \green[11]_i_138_n_0\,
      S(1) => \green[11]_i_139_n_0\,
      S(0) => \green[11]_i_140_n_0\
    );
\green_reg[11]_i_136\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \green_reg[11]_i_136_n_0\,
      CO(2) => \green_reg[11]_i_136_n_1\,
      CO(1) => \green_reg[11]_i_136_n_2\,
      CO(0) => \green_reg[11]_i_136_n_3\,
      CYINIT => '0',
      DI(3) => D22IN(3),
      DI(2) => '0',
      DI(1) => D22IN(1),
      DI(0) => '0',
      O(3 downto 2) => \^green_reg[11]_1\(2 downto 1),
      O(1) => \green_reg[11]_i_136_n_6\,
      O(0) => \^green_reg[11]_1\(0),
      S(3) => \green[11]_i_141_n_0\,
      S(2) => \green[11]_i_142_n_0\,
      S(1) => \green[11]_i_143_n_0\,
      S(0) => \green[11]_i_144_n_0\
    );
\green_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[11]_i_4_n_0\,
      CO(3 downto 2) => \NLW_green_reg[11]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \green_reg[11]_i_3_n_2\,
      CO(0) => \NLW_green_reg[11]_i_3_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_green_reg[11]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => \green_reg[11]_i_3_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \D01IN_reg[3]_2\(0)
    );
\green_reg[11]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[11]_i_36_n_0\,
      CO(3) => \green_reg[11]_i_31_n_0\,
      CO(2) => \green_reg[11]_i_31_n_1\,
      CO(1) => \green_reg[11]_i_31_n_2\,
      CO(0) => \green_reg[11]_i_31_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \green_reg[11]_5\(3 downto 0),
      S(3 downto 0) => \D02IN_reg[3]_0\(3 downto 0)
    );
\green_reg[11]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[11]_i_37_n_0\,
      CO(3) => \green_reg[11]_i_32_n_0\,
      CO(2) => \green_reg[11]_i_32_n_1\,
      CO(1) => \green_reg[11]_i_32_n_2\,
      CO(0) => \green_reg[11]_i_32_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \green_reg[11]_24\(3 downto 0),
      S(3 downto 0) => \D10IN_reg[3]_1\(3 downto 0)
    );
\green_reg[11]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \green_reg[11]_i_36_n_0\,
      CO(2) => \green_reg[11]_i_36_n_1\,
      CO(1) => \green_reg[11]_i_36_n_2\,
      CO(0) => \green_reg[11]_i_36_n_3\,
      CYINIT => \green[11]_i_63_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \green_reg[11]_4\(3 downto 0),
      S(3 downto 1) => S(2 downto 0),
      S(0) => \green[11]_i_67_n_0\
    );
\green_reg[11]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \green_reg[11]_i_37_n_0\,
      CO(2) => \green_reg[11]_i_37_n_1\,
      CO(1) => \green_reg[11]_i_37_n_2\,
      CO(0) => \green_reg[11]_i_37_n_3\,
      CYINIT => \green[11]_i_68_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \green_reg[11]_23\(3 downto 0),
      S(3 downto 1) => \D10IN_reg[3]_0\(2 downto 0),
      S(0) => \green[11]_i_72_n_0\
    );
\green_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[7]_i_2_n_0\,
      CO(3) => \green_reg[11]_i_4_n_0\,
      CO(2) => \green_reg[11]_i_4_n_1\,
      CO(1) => \green_reg[11]_i_4_n_2\,
      CO(0) => \green_reg[11]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \green_reg[11]_i_4_n_4\,
      O(2) => \green_reg[11]_i_4_n_5\,
      O(1) => \green_reg[11]_i_4_n_6\,
      O(0) => \green_reg[11]_i_4_n_7\,
      S(3 downto 0) => \D01IN_reg[3]_1\(3 downto 0)
    );
\green_reg[11]_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[3]_i_2_n_0\,
      CO(3) => \green_reg[11]_i_58_n_0\,
      CO(2) => \green_reg[11]_i_58_n_1\,
      CO(1) => \green_reg[11]_i_58_n_2\,
      CO(0) => \green_reg[11]_i_58_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \green_reg[11]_28\(1 downto 0),
      O(1 downto 0) => \green_reg[11]_26\(2 downto 1),
      S(3) => \green[11]_i_86_n_0\,
      S(2) => \green[11]_i_87_n_0\,
      S(1) => \green[11]_i_88_n_0\,
      S(0) => \green[11]_i_89_n_0\
    );
\green_reg[11]_i_82\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \green_reg[11]_i_82_n_0\,
      CO(2) => \green_reg[11]_i_82_n_1\,
      CO(1) => \green_reg[11]_i_82_n_2\,
      CO(0) => \green_reg[11]_i_82_n_3\,
      CYINIT => \green[11]_i_102_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \green_reg[11]_7\(3 downto 0),
      S(3 downto 1) => \D12IN_reg[3]_0\(2 downto 0),
      S(0) => \green[11]_i_106_n_0\
    );
\green_reg[11]_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \green_reg[11]_i_83_n_0\,
      CO(2) => \green_reg[11]_i_83_n_1\,
      CO(1) => \green_reg[11]_i_83_n_2\,
      CO(0) => \green_reg[11]_i_83_n_3\,
      CYINIT => \green[11]_i_107_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \green_reg[11]_20\(3 downto 0),
      S(3 downto 1) => \D20IN_reg[3]_0\(2 downto 0),
      S(0) => \green[11]_i_111_n_0\
    );
\green_reg[11]_i_85\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[11]_i_58_n_0\,
      CO(3 downto 1) => \NLW_green_reg[11]_i_85_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \green_reg[11]_29\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_green_reg[11]_i_85_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\green_reg[11]_i_90\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \green_reg[11]_i_90_n_0\,
      CO(2) => \green_reg[11]_i_90_n_1\,
      CO(1) => \green_reg[11]_i_90_n_2\,
      CO(0) => \green_reg[11]_i_90_n_3\,
      CYINIT => '0',
      DI(3) => D12IN(3),
      DI(2) => '0',
      DI(1) => D12IN(1),
      DI(0) => '0',
      O(3 downto 2) => \^green_reg[11]\(2 downto 1),
      O(1) => \green_reg[11]_i_90_n_6\,
      O(0) => \^green_reg[11]\(0),
      S(3) => \green[11]_i_119_n_0\,
      S(2) => \green[11]_i_120_n_0\,
      S(1) => \green[11]_i_121_n_0\,
      S(0) => \green[11]_i_122_n_0\
    );
\green_reg[11]_i_91\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \green_reg[11]_i_91_n_0\,
      CO(2) => \green_reg[11]_i_91_n_1\,
      CO(1) => \green_reg[11]_i_91_n_2\,
      CO(0) => \green_reg[11]_i_91_n_3\,
      CYINIT => '0',
      DI(3) => D20IN(3),
      DI(2) => '0',
      DI(1) => D20IN(1),
      DI(0) => '0',
      O(3 downto 2) => \^green_reg[11]_2\(2 downto 1),
      O(1) => \green_reg[11]_i_91_n_6\,
      O(0) => \^green_reg[11]_2\(0),
      S(3) => \green[11]_i_123_n_0\,
      S(2) => \green[11]_i_124_n_0\,
      S(1) => \green[11]_i_125_n_0\,
      S(0) => \green[11]_i_126_n_0\
    );
\green_reg[11]_i_92\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[3]_i_19_n_0\,
      CO(3) => \green_reg[11]_i_92_n_0\,
      CO(2) => \green_reg[11]_i_92_n_1\,
      CO(1) => \green_reg[11]_i_92_n_2\,
      CO(0) => \green_reg[11]_i_92_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \green_reg[31]\(3 downto 0),
      S(3) => \green[11]_i_127_n_0\,
      S(2) => \green[11]_i_128_n_0\,
      S(1) => \green[11]_i_129_n_0\,
      S(0) => \green[11]_i_130_n_0\
    );
\green_reg[11]_i_97\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[3]_i_20_n_0\,
      CO(3) => \green_reg[11]_i_97_n_0\,
      CO(2) => \green_reg[11]_i_97_n_1\,
      CO(1) => \green_reg[11]_i_97_n_2\,
      CO(0) => \green_reg[11]_i_97_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \green_reg[31]_14\(3 downto 0),
      S(3) => \green[11]_i_131_n_0\,
      S(2) => \green[11]_i_132_n_0\,
      S(1) => \green[11]_i_133_n_0\,
      S(0) => \green[11]_i_134_n_0\
    );
\green_reg[15]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[11]_i_82_n_0\,
      CO(3) => \green_reg[15]_i_24_n_0\,
      CO(2) => \green_reg[15]_i_24_n_1\,
      CO(1) => \green_reg[15]_i_24_n_2\,
      CO(0) => \green_reg[15]_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \green_reg[11]_8\(3 downto 0),
      S(3 downto 0) => \D12IN_reg[3]_1\(3 downto 0)
    );
\green_reg[15]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[11]_i_83_n_0\,
      CO(3) => \green_reg[15]_i_25_n_0\,
      CO(2) => \green_reg[15]_i_25_n_1\,
      CO(1) => \green_reg[15]_i_25_n_2\,
      CO(0) => \green_reg[15]_i_25_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \green_reg[11]_21\(3 downto 0),
      S(3 downto 0) => \D20IN_reg[3]_1\(3 downto 0)
    );
\green_reg[15]_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \green_reg[15]_i_45_n_0\,
      CO(2) => \green_reg[15]_i_45_n_1\,
      CO(1) => \green_reg[15]_i_45_n_2\,
      CO(0) => \green_reg[15]_i_45_n_3\,
      CYINIT => \green[15]_i_58_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \green_reg[11]_10\(3 downto 0),
      S(3 downto 1) => \D21IN_reg[3]_0\(2 downto 0),
      S(0) => \green[15]_i_62_n_0\
    );
\green_reg[15]_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \green_reg[15]_i_46_n_0\,
      CO(2) => \green_reg[15]_i_46_n_1\,
      CO(1) => \green_reg[15]_i_46_n_2\,
      CO(0) => \green_reg[15]_i_46_n_3\,
      CYINIT => \green[15]_i_63_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \green_reg[11]_17\(3 downto 0),
      S(3 downto 1) => \D22IN_reg[3]_0\(2 downto 0),
      S(0) => \green[15]_i_67_n_0\
    );
\green_reg[15]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[11]_i_90_n_0\,
      CO(3) => \green_reg[15]_i_48_n_0\,
      CO(2) => \green_reg[15]_i_48_n_1\,
      CO(1) => \green_reg[15]_i_48_n_2\,
      CO(0) => \green_reg[15]_i_48_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \green_reg[31]_1\(3 downto 0),
      S(3) => \green[15]_i_72_n_0\,
      S(2) => \green[15]_i_73_n_0\,
      S(1) => \green[15]_i_74_n_0\,
      S(0) => \green[15]_i_75_n_0\
    );
\green_reg[15]_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[11]_i_91_n_0\,
      CO(3) => \green_reg[15]_i_53_n_0\,
      CO(2) => \green_reg[15]_i_53_n_1\,
      CO(1) => \green_reg[15]_i_53_n_2\,
      CO(0) => \green_reg[15]_i_53_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \green_reg[31]_11\(3 downto 0),
      S(3) => \green[15]_i_76_n_0\,
      S(2) => \green[15]_i_77_n_0\,
      S(1) => \green[15]_i_78_n_0\,
      S(0) => \green[15]_i_79_n_0\
    );
\green_reg[15]_i_80\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \green_reg[15]_i_80_n_0\,
      CO(2) => \green_reg[15]_i_80_n_1\,
      CO(1) => \green_reg[15]_i_80_n_2\,
      CO(0) => \green_reg[15]_i_80_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => D11IN(0),
      DI(1) => D11IN(2),
      DI(0) => '0',
      O(3) => \^di\(0),
      O(2) => \green_reg[15]_i_80_n_5\,
      O(1) => \green_reg[15]_i_80_n_6\,
      O(0) => \green_reg[15]_i_80_n_7\,
      S(3) => \green[15]_i_81_n_0\,
      S(2) => \green[15]_i_82_n_0\,
      S(1) => \green[15]_i_83_n_0\,
      S(0) => \green[15]_i_84_n_0\
    );
\green_reg[19]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[15]_i_45_n_0\,
      CO(3) => \green_reg[19]_i_33_n_0\,
      CO(2) => \green_reg[19]_i_33_n_1\,
      CO(1) => \green_reg[19]_i_33_n_2\,
      CO(0) => \green_reg[19]_i_33_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \green_reg[11]_11\(3 downto 0),
      S(3 downto 0) => \D21IN_reg[3]_1\(3 downto 0)
    );
\green_reg[19]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[15]_i_46_n_0\,
      CO(3) => \green_reg[19]_i_34_n_0\,
      CO(2) => \green_reg[19]_i_34_n_1\,
      CO(1) => \green_reg[19]_i_34_n_2\,
      CO(0) => \green_reg[19]_i_34_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \green_reg[11]_18\(3 downto 0),
      S(3 downto 0) => \D22IN_reg[3]_1\(3 downto 0)
    );
\green_reg[19]_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \green_reg[19]_i_50_n_0\,
      CO(2) => \green_reg[19]_i_50_n_1\,
      CO(1) => \green_reg[19]_i_50_n_2\,
      CO(0) => \green_reg[19]_i_50_n_3\,
      CYINIT => '0',
      DI(3) => D11IN(6),
      DI(2 downto 1) => \^di\(1 downto 0),
      DI(0) => \green_reg[15]_i_80_n_5\,
      O(3) => \green_reg[19]_i_50_n_4\,
      O(2) => \green_reg[19]_i_50_n_5\,
      O(1) => \green_reg[19]_i_50_n_6\,
      O(0) => \NLW_green_reg[19]_i_50_O_UNCONNECTED\(0),
      S(3) => \green[19]_i_62_n_0\,
      S(2 downto 1) => \D11IN_reg[3]_0\(1 downto 0),
      S(0) => \green[19]_i_65_n_0\
    );
\green_reg[19]_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[11]_i_135_n_0\,
      CO(3) => \green_reg[19]_i_51_n_0\,
      CO(2) => \green_reg[19]_i_51_n_1\,
      CO(1) => \green_reg[19]_i_51_n_2\,
      CO(0) => \green_reg[19]_i_51_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \green_reg[31]_4\(3 downto 0),
      S(3) => \green[19]_i_66_n_0\,
      S(2) => \green[19]_i_67_n_0\,
      S(1) => \green[19]_i_68_n_0\,
      S(0) => \green[19]_i_69_n_0\
    );
\green_reg[19]_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[11]_i_136_n_0\,
      CO(3) => \green_reg[19]_i_56_n_0\,
      CO(2) => \green_reg[19]_i_56_n_1\,
      CO(1) => \green_reg[19]_i_56_n_2\,
      CO(0) => \green_reg[19]_i_56_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \green_reg[31]_8\(3 downto 0),
      S(3) => \green[19]_i_70_n_0\,
      S(2) => \green[19]_i_71_n_0\,
      S(1) => \green[19]_i_72_n_0\,
      S(0) => \green[19]_i_73_n_0\
    );
\green_reg[19]_i_61\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[15]_i_80_n_0\,
      CO(3 downto 2) => \NLW_green_reg[19]_i_61_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \green_reg[19]_i_61_n_2\,
      CO(0) => \NLW_green_reg[19]_i_61_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_green_reg[19]_i_61_O_UNCONNECTED\(3 downto 1),
      O(0) => \^di\(1),
      S(3 downto 1) => B"001",
      S(0) => \green[19]_i_74_n_0\
    );
\green_reg[23]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[23]_i_39_n_0\,
      CO(3 downto 1) => \NLW_green_reg[23]_i_38_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \green_reg[23]_i_38_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_green_reg[23]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\green_reg[23]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[19]_i_50_n_0\,
      CO(3) => \green_reg[23]_i_39_n_0\,
      CO(2) => \green_reg[23]_i_39_n_1\,
      CO(1) => \green_reg[23]_i_39_n_2\,
      CO(0) => \green_reg[23]_i_39_n_3\,
      CYINIT => '0',
      DI(3) => D11IN(7),
      DI(2) => '0',
      DI(1) => \green_reg[23]_i_40_n_7\,
      DI(0) => \green[23]_i_41_n_0\,
      O(3) => \green_reg[23]_i_39_n_4\,
      O(2) => \green_reg[23]_i_39_n_5\,
      O(1) => \green_reg[23]_i_39_n_6\,
      O(0) => \green_reg[23]_i_39_n_7\,
      S(3) => \green[23]_i_42_n_0\,
      S(2) => \green[23]_i_43_n_0\,
      S(1) => \green[23]_i_44_n_0\,
      S(0) => \green[23]_i_45_n_0\
    );
\green_reg[23]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[23]_i_46_n_0\,
      CO(3 downto 2) => \NLW_green_reg[23]_i_40_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \green_reg[23]_i_40_n_2\,
      CO(0) => \NLW_green_reg[23]_i_40_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_green_reg[23]_i_40_O_UNCONNECTED\(3 downto 1),
      O(0) => \green_reg[23]_i_40_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \green[23]_i_47_n_0\
    );
\green_reg[23]_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \green_reg[23]_i_46_n_0\,
      CO(2) => \green_reg[23]_i_46_n_1\,
      CO(1) => \green_reg[23]_i_46_n_2\,
      CO(0) => \green_reg[23]_i_46_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => D11IN(3),
      DI(1) => D11IN(5),
      DI(0) => '0',
      O(3) => \green_reg[23]_i_46_n_4\,
      O(2) => \green_reg[23]_i_46_n_5\,
      O(1 downto 0) => \green_reg[11]_13\(1 downto 0),
      S(3) => \green[23]_i_48_n_0\,
      S(2) => \green[23]_i_49_n_0\,
      S(1) => \green[23]_i_50_n_0\,
      S(0) => \green[23]_i_51_n_0\
    );
\green_reg[31]_i_110\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[15]_i_48_n_0\,
      CO(3 downto 1) => \NLW_green_reg[31]_i_110_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \green_reg[31]_2\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_green_reg[31]_i_110_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\green_reg[31]_i_113\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[15]_i_53_n_0\,
      CO(3 downto 1) => \NLW_green_reg[31]_i_113_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \green_reg[31]_12\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_green_reg[31]_i_113_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\green_reg[31]_i_120\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[19]_i_51_n_0\,
      CO(3 downto 1) => \NLW_green_reg[31]_i_120_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \green_reg[31]_5\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_green_reg[31]_i_120_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\green_reg[31]_i_121\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[19]_i_56_n_0\,
      CO(3 downto 1) => \NLW_green_reg[31]_i_121_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \green_reg[31]_9\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_green_reg[31]_i_121_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\green_reg[31]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[11]_i_31_n_0\,
      CO(3 downto 2) => \NLW_green_reg[31]_i_15_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \green_reg[31]_0\(0),
      CO(0) => \NLW_green_reg[31]_i_15_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_green_reg[31]_i_15_O_UNCONNECTED\(3 downto 1),
      O(0) => \green_reg[11]_6\(0),
      S(3 downto 1) => B"001",
      S(0) => \D02IN_reg[3]_1\(0)
    );
\green_reg[31]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[11]_i_32_n_0\,
      CO(3 downto 2) => \NLW_green_reg[31]_i_17_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \green_reg[31]_16\(0),
      CO(0) => \NLW_green_reg[31]_i_17_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_green_reg[31]_i_17_O_UNCONNECTED\(3 downto 1),
      O(0) => \green_reg[11]_25\(0),
      S(3 downto 1) => B"001",
      S(0) => \D10IN_reg[3]_2\(0)
    );
\green_reg[31]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[15]_i_24_n_0\,
      CO(3 downto 2) => \NLW_green_reg[31]_i_38_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \green_reg[31]_3\(0),
      CO(0) => \NLW_green_reg[31]_i_38_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_green_reg[31]_i_38_O_UNCONNECTED\(3 downto 1),
      O(0) => \green_reg[11]_9\(0),
      S(3 downto 1) => B"001",
      S(0) => \D12IN_reg[3]_2\(0)
    );
\green_reg[31]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[15]_i_25_n_0\,
      CO(3 downto 2) => \NLW_green_reg[31]_i_40_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \green_reg[31]_13\(0),
      CO(0) => \NLW_green_reg[31]_i_40_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_green_reg[31]_i_40_O_UNCONNECTED\(3 downto 1),
      O(0) => \green_reg[11]_22\(0),
      S(3 downto 1) => B"001",
      S(0) => \D20IN_reg[3]_2\(0)
    );
\green_reg[31]_i_76\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[11]_i_92_n_0\,
      CO(3 downto 1) => \NLW_green_reg[31]_i_76_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_green_reg[31]_i_76_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\green_reg[31]_i_78\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[19]_i_33_n_0\,
      CO(3 downto 2) => \NLW_green_reg[31]_i_78_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \green_reg[31]_6\(0),
      CO(0) => \NLW_green_reg[31]_i_78_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_green_reg[31]_i_78_O_UNCONNECTED\(3 downto 1),
      O(0) => \green_reg[11]_12\(0),
      S(3 downto 1) => B"001",
      S(0) => \D21IN_reg[3]_2\(0)
    );
\green_reg[31]_i_80\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[19]_i_34_n_0\,
      CO(3 downto 2) => \NLW_green_reg[31]_i_80_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \green_reg[31]_10\(0),
      CO(0) => \NLW_green_reg[31]_i_80_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_green_reg[31]_i_80_O_UNCONNECTED\(3 downto 1),
      O(0) => \green_reg[11]_19\(0),
      S(3 downto 1) => B"001",
      S(0) => \D22IN_reg[3]_2\(0)
    );
\green_reg[31]_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[11]_i_97_n_0\,
      CO(3 downto 1) => \NLW_green_reg[31]_i_84_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \green_reg[31]_15\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_green_reg[31]_i_84_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\green_reg[3]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \green_reg[3]_i_19_n_0\,
      CO(2) => \green_reg[3]_i_19_n_1\,
      CO(1) => \green_reg[3]_i_19_n_2\,
      CO(0) => \green_reg[3]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => D02IN(3),
      DI(2) => '0',
      DI(1) => D02IN(1),
      DI(0) => '0',
      O(3 downto 2) => \^o\(2 downto 1),
      O(1) => \green_reg[3]_i_19_n_6\,
      O(0) => \^o\(0),
      S(3) => \green[3]_i_21_n_0\,
      S(2) => \green[3]_i_22_n_0\,
      S(1) => \green[3]_i_23_n_0\,
      S(0) => \green[3]_i_24_n_0\
    );
\green_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \green_reg[3]_i_2_n_0\,
      CO(2) => \green_reg[3]_i_2_n_1\,
      CO(1) => \green_reg[3]_i_2_n_2\,
      CO(0) => \green_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => D01IN(3),
      DI(2) => '0',
      DI(1) => D01IN(1),
      DI(0) => '0',
      O(3) => \green_reg[11]_26\(0),
      O(2) => \green_reg[11]_27\(0),
      O(1 downto 0) => C(1 downto 0),
      S(3) => \green[3]_i_7_n_0\,
      S(2) => \green[3]_i_8_n_0\,
      S(1) => \green[3]_i_9_n_0\,
      S(0) => \green[3]_i_10_n_0\
    );
\green_reg[3]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \green_reg[3]_i_20_n_0\,
      CO(2) => \green_reg[3]_i_20_n_1\,
      CO(1) => \green_reg[3]_i_20_n_2\,
      CO(0) => \green_reg[3]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => D10IN(3),
      DI(2) => '0',
      DI(1) => D10IN(1),
      DI(0) => '0',
      O(3 downto 2) => \^green_reg[11]_3\(2 downto 1),
      O(1) => \green_reg[3]_i_20_n_6\,
      O(0) => \^green_reg[11]_3\(0),
      S(3) => \green[3]_i_25_n_0\,
      S(2) => \green[3]_i_26_n_0\,
      S(1) => \green[3]_i_27_n_0\,
      S(0) => \green[3]_i_28_n_0\
    );
\green_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \green_reg[7]_i_2_n_0\,
      CO(2) => \green_reg[7]_i_2_n_1\,
      CO(1) => \green_reg[7]_i_2_n_2\,
      CO(0) => \green_reg[7]_i_2_n_3\,
      CYINIT => \green[7]_i_7_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \green_reg[7]_i_2_n_4\,
      O(2) => \green_reg[7]_i_2_n_5\,
      O(1) => \green_reg[7]_i_2_n_6\,
      O(0) => \green_reg[7]_i_2_n_7\,
      S(3 downto 1) => \D01IN_reg[3]_0\(2 downto 0),
      S(0) => \green[7]_i_11_n_0\
    );
\red[11]_i_102\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^red_reg[11]_0\(0),
      O => \red[11]_i_102_n_0\
    );
\red[11]_i_106\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[11]_i_90_n_6\,
      O => \red[11]_i_106_n_0\
    );
\red[11]_i_107\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^red_reg[11]_3\(0),
      O => \red[11]_i_107_n_0\
    );
\red[11]_i_111\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[11]_i_91_n_6\,
      O => \red[11]_i_111_n_0\
    );
\red[11]_i_119\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D12IN(19),
      O => \red[11]_i_119_n_0\
    );
\red[11]_i_120\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D12IN(18),
      O => \red[11]_i_120_n_0\
    );
\red[11]_i_121\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D12IN(17),
      O => \red[11]_i_121_n_0\
    );
\red[11]_i_122\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D12IN(16),
      O => \red[11]_i_122_n_0\
    );
\red[11]_i_123\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D20IN(19),
      O => \red[11]_i_123_n_0\
    );
\red[11]_i_124\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D20IN(18),
      O => \red[11]_i_124_n_0\
    );
\red[11]_i_125\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D20IN(17),
      O => \red[11]_i_125_n_0\
    );
\red[11]_i_126\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D20IN(16),
      O => \red[11]_i_126_n_0\
    );
\red[11]_i_127\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D02IN(23),
      O => \red[11]_i_127_n_0\
    );
\red[11]_i_128\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D02IN(22),
      O => \red[11]_i_128_n_0\
    );
\red[11]_i_129\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D02IN(21),
      O => \red[11]_i_129_n_0\
    );
\red[11]_i_130\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D02IN(20),
      O => \red[11]_i_130_n_0\
    );
\red[11]_i_131\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D10IN(23),
      O => \red[11]_i_131_n_0\
    );
\red[11]_i_132\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D10IN(22),
      O => \red[11]_i_132_n_0\
    );
\red[11]_i_133\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D10IN(21),
      O => \red[11]_i_133_n_0\
    );
\red[11]_i_134\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D10IN(20),
      O => \red[11]_i_134_n_0\
    );
\red[11]_i_137\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D21IN(19),
      O => \red[11]_i_137_n_0\
    );
\red[11]_i_138\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D21IN(18),
      O => \red[11]_i_138_n_0\
    );
\red[11]_i_139\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D21IN(17),
      O => \red[11]_i_139_n_0\
    );
\red[11]_i_140\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D21IN(16),
      O => \red[11]_i_140_n_0\
    );
\red[11]_i_141\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D22IN(19),
      O => \red[11]_i_141_n_0\
    );
\red[11]_i_142\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D22IN(18),
      O => \red[11]_i_142_n_0\
    );
\red[11]_i_143\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D22IN(17),
      O => \red[11]_i_143_n_0\
    );
\red[11]_i_144\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D22IN(16),
      O => \red[11]_i_144_n_0\
    );
\red[11]_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^red_reg[11]\(0),
      O => \red[11]_i_63_n_0\
    );
\red[11]_i_67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[3]_i_19_n_6\,
      O => \red[11]_i_67_n_0\
    );
\red[11]_i_68\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^red_reg[11]_4\(0),
      O => \red[11]_i_68_n_0\
    );
\red[11]_i_72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[3]_i_20_n_6\,
      O => \red[11]_i_72_n_0\
    );
\red[11]_i_86\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D01IN(23),
      O => \red[11]_i_86_n_0\
    );
\red[11]_i_87\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D01IN(22),
      O => \red[11]_i_87_n_0\
    );
\red[11]_i_88\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D01IN(21),
      O => \red[11]_i_88_n_0\
    );
\red[11]_i_89\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D01IN(20),
      O => \red[11]_i_89_n_0\
    );
\red[15]_i_58\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^red_reg[11]_1\(0),
      O => \red[15]_i_58_n_0\
    );
\red[15]_i_62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[11]_i_135_n_6\,
      O => \red[15]_i_62_n_0\
    );
\red[15]_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^red_reg[11]_2\(0),
      O => \red[15]_i_63_n_0\
    );
\red[15]_i_67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[11]_i_136_n_6\,
      O => \red[15]_i_67_n_0\
    );
\red[15]_i_72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D12IN(23),
      O => \red[15]_i_72_n_0\
    );
\red[15]_i_73\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D12IN(22),
      O => \red[15]_i_73_n_0\
    );
\red[15]_i_74\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D12IN(21),
      O => \red[15]_i_74_n_0\
    );
\red[15]_i_75\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D12IN(20),
      O => \red[15]_i_75_n_0\
    );
\red[15]_i_76\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D20IN(23),
      O => \red[15]_i_76_n_0\
    );
\red[15]_i_77\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D20IN(22),
      O => \red[15]_i_77_n_0\
    );
\red[15]_i_78\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D20IN(21),
      O => \red[15]_i_78_n_0\
    );
\red[15]_i_79\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D20IN(20),
      O => \red[15]_i_79_n_0\
    );
\red[15]_i_81\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D11IN(17),
      O => \red[15]_i_81_n_0\
    );
\red[15]_i_82\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D11IN(16),
      O => \red[15]_i_82_n_0\
    );
\red[15]_i_83\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D11IN(18),
      O => \red[15]_i_83_n_0\
    );
\red[15]_i_84\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D11IN(17),
      O => \red[15]_i_84_n_0\
    );
\red[19]_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \red_reg[23]_i_46_n_5\,
      I1 => \red_reg[19]_i_61_n_2\,
      I2 => D11IN(22),
      O => \red[19]_i_62_n_0\
    );
\red[19]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red_reg[15]_i_80_n_5\,
      I1 => D11IN(19),
      O => \red[19]_i_65_n_0\
    );
\red[19]_i_66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D21IN(23),
      O => \red[19]_i_66_n_0\
    );
\red[19]_i_67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D21IN(22),
      O => \red[19]_i_67_n_0\
    );
\red[19]_i_68\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D21IN(21),
      O => \red[19]_i_68_n_0\
    );
\red[19]_i_69\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D21IN(20),
      O => \red[19]_i_69_n_0\
    );
\red[19]_i_70\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D22IN(23),
      O => \red[19]_i_70_n_0\
    );
\red[19]_i_71\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D22IN(22),
      O => \red[19]_i_71_n_0\
    );
\red[19]_i_72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D22IN(21),
      O => \red[19]_i_72_n_0\
    );
\red[19]_i_73\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D22IN(20),
      O => \red[19]_i_73_n_0\
    );
\red[19]_i_74\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D11IN(18),
      O => \red[19]_i_74_n_0\
    );
\red[23]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red_reg[23]_i_46_n_4\,
      I1 => D11IN(23),
      O => \red[23]_i_41_n_0\
    );
\red[23]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \red_reg[23]_i_40_n_2\,
      I1 => D11IN(22),
      I2 => D11IN(23),
      O => \red[23]_i_42_n_0\
    );
\red[23]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \red_reg[23]_i_40_n_2\,
      I1 => D11IN(22),
      O => \red[23]_i_43_n_0\
    );
\red[23]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \red_reg[23]_i_40_n_7\,
      I1 => \red_reg[23]_i_46_n_4\,
      I2 => D11IN(23),
      O => \red[23]_i_44_n_0\
    );
\red[23]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \red_reg[23]_i_46_n_4\,
      I1 => D11IN(23),
      I2 => \red_reg[19]_i_61_n_2\,
      I3 => \red_reg[23]_i_46_n_5\,
      O => \red[23]_i_45_n_0\
    );
\red[23]_i_47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D11IN(21),
      O => \red[23]_i_47_n_0\
    );
\red[23]_i_48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D11IN(20),
      O => \red[23]_i_48_n_0\
    );
\red[23]_i_49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D11IN(19),
      O => \red[23]_i_49_n_0\
    );
\red[23]_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D11IN(21),
      O => \red[23]_i_50_n_0\
    );
\red[23]_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D11IN(20),
      O => \red[23]_i_51_n_0\
    );
\red[3]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D01IN(16),
      O => \red[3]_i_10_n_0\
    );
\red[3]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D02IN(19),
      O => \red[3]_i_21_n_0\
    );
\red[3]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D02IN(18),
      O => \red[3]_i_22_n_0\
    );
\red[3]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D02IN(17),
      O => \red[3]_i_23_n_0\
    );
\red[3]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D02IN(16),
      O => \red[3]_i_24_n_0\
    );
\red[3]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D10IN(19),
      O => \red[3]_i_25_n_0\
    );
\red[3]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D10IN(18),
      O => \red[3]_i_26_n_0\
    );
\red[3]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D10IN(17),
      O => \red[3]_i_27_n_0\
    );
\red[3]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D10IN(16),
      O => \red[3]_i_28_n_0\
    );
\red[3]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D01IN(19),
      O => \red[3]_i_7_n_0\
    );
\red[3]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D01IN(18),
      O => \red[3]_i_8_n_0\
    );
\red[3]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D01IN(17),
      O => \red[3]_i_9_n_0\
    );
\red[7]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[3]_i_2_n_6\,
      O => \red[7]_i_11_n_0\
    );
\red[7]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[3]_i_2_n_7\,
      O => \red[7]_i_7_n_0\
    );
\red_reg[11]_i_135\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[11]_i_135_n_0\,
      CO(2) => \red_reg[11]_i_135_n_1\,
      CO(1) => \red_reg[11]_i_135_n_2\,
      CO(0) => \red_reg[11]_i_135_n_3\,
      CYINIT => '0',
      DI(3) => D21IN(19),
      DI(2) => '0',
      DI(1) => D21IN(17),
      DI(0) => '0',
      O(3 downto 2) => \^red_reg[11]_1\(2 downto 1),
      O(1) => \red_reg[11]_i_135_n_6\,
      O(0) => \^red_reg[11]_1\(0),
      S(3) => \red[11]_i_137_n_0\,
      S(2) => \red[11]_i_138_n_0\,
      S(1) => \red[11]_i_139_n_0\,
      S(0) => \red[11]_i_140_n_0\
    );
\red_reg[11]_i_136\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[11]_i_136_n_0\,
      CO(2) => \red_reg[11]_i_136_n_1\,
      CO(1) => \red_reg[11]_i_136_n_2\,
      CO(0) => \red_reg[11]_i_136_n_3\,
      CYINIT => '0',
      DI(3) => D22IN(19),
      DI(2) => '0',
      DI(1) => D22IN(17),
      DI(0) => '0',
      O(3 downto 2) => \^red_reg[11]_2\(2 downto 1),
      O(1) => \red_reg[11]_i_136_n_6\,
      O(0) => \^red_reg[11]_2\(0),
      S(3) => \red[11]_i_141_n_0\,
      S(2) => \red[11]_i_142_n_0\,
      S(1) => \red[11]_i_143_n_0\,
      S(0) => \red[11]_i_144_n_0\
    );
\red_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[11]_i_4_n_0\,
      CO(3 downto 2) => \NLW_red_reg[11]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \red_reg[11]_i_3_n_2\,
      CO(0) => \NLW_red_reg[11]_i_3_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_red_reg[11]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => \red_reg[11]_i_3_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \D01IN_reg[19]_2\(0)
    );
\red_reg[11]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[11]_i_36_n_0\,
      CO(3) => \red_reg[11]_i_31_n_0\,
      CO(2) => \red_reg[11]_i_31_n_1\,
      CO(1) => \red_reg[11]_i_31_n_2\,
      CO(0) => \red_reg[11]_i_31_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \red_reg[11]_6\(3 downto 0),
      S(3 downto 0) => \D02IN_reg[19]_1\(3 downto 0)
    );
\red_reg[11]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[11]_i_37_n_0\,
      CO(3) => \red_reg[11]_i_32_n_0\,
      CO(2) => \red_reg[11]_i_32_n_1\,
      CO(1) => \red_reg[11]_i_32_n_2\,
      CO(0) => \red_reg[11]_i_32_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \red_reg[11]_26\(3 downto 0),
      S(3 downto 0) => \D10IN_reg[19]_1\(3 downto 0)
    );
\red_reg[11]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[11]_i_36_n_0\,
      CO(2) => \red_reg[11]_i_36_n_1\,
      CO(1) => \red_reg[11]_i_36_n_2\,
      CO(0) => \red_reg[11]_i_36_n_3\,
      CYINIT => \red[11]_i_63_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \red_reg[11]_5\(3 downto 0),
      S(3 downto 1) => \D02IN_reg[19]_0\(2 downto 0),
      S(0) => \red[11]_i_67_n_0\
    );
\red_reg[11]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[11]_i_37_n_0\,
      CO(2) => \red_reg[11]_i_37_n_1\,
      CO(1) => \red_reg[11]_i_37_n_2\,
      CO(0) => \red_reg[11]_i_37_n_3\,
      CYINIT => \red[11]_i_68_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \red_reg[11]_25\(3 downto 0),
      S(3 downto 1) => \D10IN_reg[19]_0\(2 downto 0),
      S(0) => \red[11]_i_72_n_0\
    );
\red_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[7]_i_2_n_0\,
      CO(3) => \red_reg[11]_i_4_n_0\,
      CO(2) => \red_reg[11]_i_4_n_1\,
      CO(1) => \red_reg[11]_i_4_n_2\,
      CO(0) => \red_reg[11]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \red_reg[11]_i_4_n_4\,
      O(2) => \red_reg[11]_i_4_n_5\,
      O(1) => \red_reg[11]_i_4_n_6\,
      O(0) => \red_reg[11]_i_4_n_7\,
      S(3 downto 0) => \D01IN_reg[19]_1\(3 downto 0)
    );
\red_reg[11]_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[3]_i_2_n_0\,
      CO(3) => \red_reg[11]_i_58_n_0\,
      CO(2) => \red_reg[11]_i_58_n_1\,
      CO(1) => \red_reg[11]_i_58_n_2\,
      CO(0) => \red_reg[11]_i_58_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \red_reg[11]_30\(1 downto 0),
      O(1 downto 0) => \red_reg[11]_28\(2 downto 1),
      S(3) => \red[11]_i_86_n_0\,
      S(2) => \red[11]_i_87_n_0\,
      S(1) => \red[11]_i_88_n_0\,
      S(0) => \red[11]_i_89_n_0\
    );
\red_reg[11]_i_82\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[11]_i_82_n_0\,
      CO(2) => \red_reg[11]_i_82_n_1\,
      CO(1) => \red_reg[11]_i_82_n_2\,
      CO(0) => \red_reg[11]_i_82_n_3\,
      CYINIT => \red[11]_i_102_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \red_reg[11]_8\(3 downto 0),
      S(3 downto 1) => \D12IN_reg[19]_0\(2 downto 0),
      S(0) => \red[11]_i_106_n_0\
    );
\red_reg[11]_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[11]_i_83_n_0\,
      CO(2) => \red_reg[11]_i_83_n_1\,
      CO(1) => \red_reg[11]_i_83_n_2\,
      CO(0) => \red_reg[11]_i_83_n_3\,
      CYINIT => \red[11]_i_107_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \red_reg[11]_22\(3 downto 0),
      S(3 downto 1) => \D20IN_reg[19]_0\(2 downto 0),
      S(0) => \red[11]_i_111_n_0\
    );
\red_reg[11]_i_85\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[11]_i_58_n_0\,
      CO(3 downto 1) => \NLW_red_reg[11]_i_85_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \red_reg[11]_31\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_red_reg[11]_i_85_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\red_reg[11]_i_90\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[11]_i_90_n_0\,
      CO(2) => \red_reg[11]_i_90_n_1\,
      CO(1) => \red_reg[11]_i_90_n_2\,
      CO(0) => \red_reg[11]_i_90_n_3\,
      CYINIT => '0',
      DI(3) => D12IN(19),
      DI(2) => '0',
      DI(1) => D12IN(17),
      DI(0) => '0',
      O(3 downto 2) => \^red_reg[11]_0\(2 downto 1),
      O(1) => \red_reg[11]_i_90_n_6\,
      O(0) => \^red_reg[11]_0\(0),
      S(3) => \red[11]_i_119_n_0\,
      S(2) => \red[11]_i_120_n_0\,
      S(1) => \red[11]_i_121_n_0\,
      S(0) => \red[11]_i_122_n_0\
    );
\red_reg[11]_i_91\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[11]_i_91_n_0\,
      CO(2) => \red_reg[11]_i_91_n_1\,
      CO(1) => \red_reg[11]_i_91_n_2\,
      CO(0) => \red_reg[11]_i_91_n_3\,
      CYINIT => '0',
      DI(3) => D20IN(19),
      DI(2) => '0',
      DI(1) => D20IN(17),
      DI(0) => '0',
      O(3 downto 2) => \^red_reg[11]_3\(2 downto 1),
      O(1) => \red_reg[11]_i_91_n_6\,
      O(0) => \^red_reg[11]_3\(0),
      S(3) => \red[11]_i_123_n_0\,
      S(2) => \red[11]_i_124_n_0\,
      S(1) => \red[11]_i_125_n_0\,
      S(0) => \red[11]_i_126_n_0\
    );
\red_reg[11]_i_92\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[3]_i_19_n_0\,
      CO(3) => \red_reg[11]_i_92_n_0\,
      CO(2) => \red_reg[11]_i_92_n_1\,
      CO(1) => \red_reg[11]_i_92_n_2\,
      CO(0) => \red_reg[11]_i_92_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \red_reg[31]\(3 downto 0),
      S(3) => \red[11]_i_127_n_0\,
      S(2) => \red[11]_i_128_n_0\,
      S(1) => \red[11]_i_129_n_0\,
      S(0) => \red[11]_i_130_n_0\
    );
\red_reg[11]_i_97\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[3]_i_20_n_0\,
      CO(3) => \red_reg[11]_i_97_n_0\,
      CO(2) => \red_reg[11]_i_97_n_1\,
      CO(1) => \red_reg[11]_i_97_n_2\,
      CO(0) => \red_reg[11]_i_97_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \red_reg[31]_15\(3 downto 0),
      S(3) => \red[11]_i_131_n_0\,
      S(2) => \red[11]_i_132_n_0\,
      S(1) => \red[11]_i_133_n_0\,
      S(0) => \red[11]_i_134_n_0\
    );
\red_reg[15]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[11]_i_82_n_0\,
      CO(3) => \red_reg[15]_i_24_n_0\,
      CO(2) => \red_reg[15]_i_24_n_1\,
      CO(1) => \red_reg[15]_i_24_n_2\,
      CO(0) => \red_reg[15]_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \red_reg[11]_9\(3 downto 0),
      S(3 downto 0) => \D12IN_reg[19]_1\(3 downto 0)
    );
\red_reg[15]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[11]_i_83_n_0\,
      CO(3) => \red_reg[15]_i_25_n_0\,
      CO(2) => \red_reg[15]_i_25_n_1\,
      CO(1) => \red_reg[15]_i_25_n_2\,
      CO(0) => \red_reg[15]_i_25_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \red_reg[11]_23\(3 downto 0),
      S(3 downto 0) => \D20IN_reg[19]_1\(3 downto 0)
    );
\red_reg[15]_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[15]_i_45_n_0\,
      CO(2) => \red_reg[15]_i_45_n_1\,
      CO(1) => \red_reg[15]_i_45_n_2\,
      CO(0) => \red_reg[15]_i_45_n_3\,
      CYINIT => \red[15]_i_58_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \red_reg[11]_11\(3 downto 0),
      S(3 downto 1) => \D21IN_reg[19]_0\(2 downto 0),
      S(0) => \red[15]_i_62_n_0\
    );
\red_reg[15]_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[15]_i_46_n_0\,
      CO(2) => \red_reg[15]_i_46_n_1\,
      CO(1) => \red_reg[15]_i_46_n_2\,
      CO(0) => \red_reg[15]_i_46_n_3\,
      CYINIT => \red[15]_i_63_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \red_reg[11]_19\(3 downto 0),
      S(3 downto 1) => \D22IN_reg[19]_0\(2 downto 0),
      S(0) => \red[15]_i_67_n_0\
    );
\red_reg[15]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[11]_i_90_n_0\,
      CO(3) => \red_reg[15]_i_48_n_0\,
      CO(2) => \red_reg[15]_i_48_n_1\,
      CO(1) => \red_reg[15]_i_48_n_2\,
      CO(0) => \red_reg[15]_i_48_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \red_reg[31]_2\(3 downto 0),
      S(3) => \red[15]_i_72_n_0\,
      S(2) => \red[15]_i_73_n_0\,
      S(1) => \red[15]_i_74_n_0\,
      S(0) => \red[15]_i_75_n_0\
    );
\red_reg[15]_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[11]_i_91_n_0\,
      CO(3) => \red_reg[15]_i_53_n_0\,
      CO(2) => \red_reg[15]_i_53_n_1\,
      CO(1) => \red_reg[15]_i_53_n_2\,
      CO(0) => \red_reg[15]_i_53_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \red_reg[31]_12\(3 downto 0),
      S(3) => \red[15]_i_76_n_0\,
      S(2) => \red[15]_i_77_n_0\,
      S(1) => \red[15]_i_78_n_0\,
      S(0) => \red[15]_i_79_n_0\
    );
\red_reg[15]_i_80\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[15]_i_80_n_0\,
      CO(2) => \red_reg[15]_i_80_n_1\,
      CO(1) => \red_reg[15]_i_80_n_2\,
      CO(0) => \red_reg[15]_i_80_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => D11IN(16),
      DI(1) => D11IN(18),
      DI(0) => '0',
      O(3) => \^red_reg[11]_14\(0),
      O(2) => \red_reg[15]_i_80_n_5\,
      O(1) => \red_reg[15]_i_80_n_6\,
      O(0) => \red_reg[15]_i_80_n_7\,
      S(3) => \red[15]_i_81_n_0\,
      S(2) => \red[15]_i_82_n_0\,
      S(1) => \red[15]_i_83_n_0\,
      S(0) => \red[15]_i_84_n_0\
    );
\red_reg[19]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[15]_i_45_n_0\,
      CO(3) => \red_reg[19]_i_33_n_0\,
      CO(2) => \red_reg[19]_i_33_n_1\,
      CO(1) => \red_reg[19]_i_33_n_2\,
      CO(0) => \red_reg[19]_i_33_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \red_reg[11]_12\(3 downto 0),
      S(3 downto 0) => \D21IN_reg[19]_1\(3 downto 0)
    );
\red_reg[19]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[15]_i_46_n_0\,
      CO(3) => \red_reg[19]_i_34_n_0\,
      CO(2) => \red_reg[19]_i_34_n_1\,
      CO(1) => \red_reg[19]_i_34_n_2\,
      CO(0) => \red_reg[19]_i_34_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \red_reg[11]_20\(3 downto 0),
      S(3 downto 0) => \D22IN_reg[19]_1\(3 downto 0)
    );
\red_reg[19]_i_50\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[19]_i_50_n_0\,
      CO(2) => \red_reg[19]_i_50_n_1\,
      CO(1) => \red_reg[19]_i_50_n_2\,
      CO(0) => \red_reg[19]_i_50_n_3\,
      CYINIT => '0',
      DI(3) => D11IN(22),
      DI(2 downto 1) => \^red_reg[11]_14\(1 downto 0),
      DI(0) => \red_reg[15]_i_80_n_5\,
      O(3) => \red_reg[19]_i_50_n_4\,
      O(2) => \red_reg[19]_i_50_n_5\,
      O(1) => \red_reg[19]_i_50_n_6\,
      O(0) => \NLW_red_reg[19]_i_50_O_UNCONNECTED\(0),
      S(3) => \red[19]_i_62_n_0\,
      S(2 downto 1) => \D11IN_reg[19]_0\(1 downto 0),
      S(0) => \red[19]_i_65_n_0\
    );
\red_reg[19]_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[11]_i_135_n_0\,
      CO(3) => \red_reg[19]_i_51_n_0\,
      CO(2) => \red_reg[19]_i_51_n_1\,
      CO(1) => \red_reg[19]_i_51_n_2\,
      CO(0) => \red_reg[19]_i_51_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \red_reg[31]_5\(3 downto 0),
      S(3) => \red[19]_i_66_n_0\,
      S(2) => \red[19]_i_67_n_0\,
      S(1) => \red[19]_i_68_n_0\,
      S(0) => \red[19]_i_69_n_0\
    );
\red_reg[19]_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[11]_i_136_n_0\,
      CO(3) => \red_reg[19]_i_56_n_0\,
      CO(2) => \red_reg[19]_i_56_n_1\,
      CO(1) => \red_reg[19]_i_56_n_2\,
      CO(0) => \red_reg[19]_i_56_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \red_reg[31]_9\(3 downto 0),
      S(3) => \red[19]_i_70_n_0\,
      S(2) => \red[19]_i_71_n_0\,
      S(1) => \red[19]_i_72_n_0\,
      S(0) => \red[19]_i_73_n_0\
    );
\red_reg[19]_i_61\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[15]_i_80_n_0\,
      CO(3 downto 2) => \NLW_red_reg[19]_i_61_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \red_reg[19]_i_61_n_2\,
      CO(0) => \NLW_red_reg[19]_i_61_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_red_reg[19]_i_61_O_UNCONNECTED\(3 downto 1),
      O(0) => \^red_reg[11]_14\(1),
      S(3 downto 1) => B"001",
      S(0) => \red[19]_i_74_n_0\
    );
\red_reg[23]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[23]_i_39_n_0\,
      CO(3 downto 1) => \NLW_red_reg[23]_i_38_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \red_reg[23]_i_38_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_red_reg[23]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\red_reg[23]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[19]_i_50_n_0\,
      CO(3) => \red_reg[23]_i_39_n_0\,
      CO(2) => \red_reg[23]_i_39_n_1\,
      CO(1) => \red_reg[23]_i_39_n_2\,
      CO(0) => \red_reg[23]_i_39_n_3\,
      CYINIT => '0',
      DI(3) => D11IN(23),
      DI(2) => '0',
      DI(1) => \red_reg[23]_i_40_n_7\,
      DI(0) => \red[23]_i_41_n_0\,
      O(3) => \red_reg[23]_i_39_n_4\,
      O(2) => \red_reg[23]_i_39_n_5\,
      O(1) => \red_reg[23]_i_39_n_6\,
      O(0) => \red_reg[23]_i_39_n_7\,
      S(3) => \red[23]_i_42_n_0\,
      S(2) => \red[23]_i_43_n_0\,
      S(1) => \red[23]_i_44_n_0\,
      S(0) => \red[23]_i_45_n_0\
    );
\red_reg[23]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[23]_i_46_n_0\,
      CO(3 downto 2) => \NLW_red_reg[23]_i_40_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \red_reg[23]_i_40_n_2\,
      CO(0) => \NLW_red_reg[23]_i_40_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_red_reg[23]_i_40_O_UNCONNECTED\(3 downto 1),
      O(0) => \red_reg[23]_i_40_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \red[23]_i_47_n_0\
    );
\red_reg[23]_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[23]_i_46_n_0\,
      CO(2) => \red_reg[23]_i_46_n_1\,
      CO(1) => \red_reg[23]_i_46_n_2\,
      CO(0) => \red_reg[23]_i_46_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => D11IN(19),
      DI(1) => D11IN(21),
      DI(0) => '0',
      O(3) => \red_reg[23]_i_46_n_4\,
      O(2) => \red_reg[23]_i_46_n_5\,
      O(1 downto 0) => \red_reg[11]_15\(1 downto 0),
      S(3) => \red[23]_i_48_n_0\,
      S(2) => \red[23]_i_49_n_0\,
      S(1) => \red[23]_i_50_n_0\,
      S(0) => \red[23]_i_51_n_0\
    );
\red_reg[31]_i_110\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[15]_i_48_n_0\,
      CO(3 downto 1) => \NLW_red_reg[31]_i_110_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \red_reg[31]_3\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_red_reg[31]_i_110_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\red_reg[31]_i_113\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[15]_i_53_n_0\,
      CO(3 downto 1) => \NLW_red_reg[31]_i_113_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \red_reg[31]_13\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_red_reg[31]_i_113_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\red_reg[31]_i_120\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[19]_i_51_n_0\,
      CO(3 downto 1) => \NLW_red_reg[31]_i_120_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \red_reg[31]_6\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_red_reg[31]_i_120_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\red_reg[31]_i_121\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[19]_i_56_n_0\,
      CO(3 downto 1) => \NLW_red_reg[31]_i_121_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \red_reg[31]_10\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_red_reg[31]_i_121_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\red_reg[31]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[11]_i_31_n_0\,
      CO(3 downto 2) => \NLW_red_reg[31]_i_15_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \red_reg[31]_1\(0),
      CO(0) => \NLW_red_reg[31]_i_15_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_red_reg[31]_i_15_O_UNCONNECTED\(3 downto 1),
      O(0) => \red_reg[11]_7\(0),
      S(3 downto 1) => B"001",
      S(0) => \D02IN_reg[19]_2\(0)
    );
\red_reg[31]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[11]_i_32_n_0\,
      CO(3 downto 2) => \NLW_red_reg[31]_i_17_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \red_reg[31]_17\(0),
      CO(0) => \NLW_red_reg[31]_i_17_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_red_reg[31]_i_17_O_UNCONNECTED\(3 downto 1),
      O(0) => \red_reg[11]_27\(0),
      S(3 downto 1) => B"001",
      S(0) => \D10IN_reg[19]_2\(0)
    );
\red_reg[31]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[15]_i_24_n_0\,
      CO(3 downto 2) => \NLW_red_reg[31]_i_38_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \red_reg[31]_4\(0),
      CO(0) => \NLW_red_reg[31]_i_38_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_red_reg[31]_i_38_O_UNCONNECTED\(3 downto 1),
      O(0) => \red_reg[11]_10\(0),
      S(3 downto 1) => B"001",
      S(0) => \D12IN_reg[19]_2\(0)
    );
\red_reg[31]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[15]_i_25_n_0\,
      CO(3 downto 2) => \NLW_red_reg[31]_i_40_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \red_reg[31]_14\(0),
      CO(0) => \NLW_red_reg[31]_i_40_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_red_reg[31]_i_40_O_UNCONNECTED\(3 downto 1),
      O(0) => \red_reg[11]_24\(0),
      S(3 downto 1) => B"001",
      S(0) => \D20IN_reg[19]_2\(0)
    );
\red_reg[31]_i_76\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[11]_i_92_n_0\,
      CO(3 downto 1) => \NLW_red_reg[31]_i_76_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \red_reg[31]_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_red_reg[31]_i_76_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\red_reg[31]_i_78\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[19]_i_33_n_0\,
      CO(3 downto 2) => \NLW_red_reg[31]_i_78_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \red_reg[31]_7\(0),
      CO(0) => \NLW_red_reg[31]_i_78_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_red_reg[31]_i_78_O_UNCONNECTED\(3 downto 1),
      O(0) => \red_reg[11]_13\(0),
      S(3 downto 1) => B"001",
      S(0) => \D21IN_reg[19]_2\(0)
    );
\red_reg[31]_i_80\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[19]_i_34_n_0\,
      CO(3 downto 2) => \NLW_red_reg[31]_i_80_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \red_reg[31]_11\(0),
      CO(0) => \NLW_red_reg[31]_i_80_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_red_reg[31]_i_80_O_UNCONNECTED\(3 downto 1),
      O(0) => \red_reg[11]_21\(0),
      S(3 downto 1) => B"001",
      S(0) => \D22IN_reg[19]_2\(0)
    );
\red_reg[31]_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[11]_i_97_n_0\,
      CO(3 downto 1) => \NLW_red_reg[31]_i_84_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \red_reg[31]_16\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_red_reg[31]_i_84_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\red_reg[3]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[3]_i_19_n_0\,
      CO(2) => \red_reg[3]_i_19_n_1\,
      CO(1) => \red_reg[3]_i_19_n_2\,
      CO(0) => \red_reg[3]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => D02IN(19),
      DI(2) => '0',
      DI(1) => D02IN(17),
      DI(0) => '0',
      O(3 downto 2) => \^red_reg[11]\(2 downto 1),
      O(1) => \red_reg[3]_i_19_n_6\,
      O(0) => \^red_reg[11]\(0),
      S(3) => \red[3]_i_21_n_0\,
      S(2) => \red[3]_i_22_n_0\,
      S(1) => \red[3]_i_23_n_0\,
      S(0) => \red[3]_i_24_n_0\
    );
\red_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[3]_i_2_n_0\,
      CO(2) => \red_reg[3]_i_2_n_1\,
      CO(1) => \red_reg[3]_i_2_n_2\,
      CO(0) => \red_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => D01IN(19),
      DI(2) => '0',
      DI(1) => D01IN(17),
      DI(0) => '0',
      O(3) => \red_reg[11]_28\(0),
      O(2) => \red_reg[11]_29\(0),
      O(1) => \red_reg[3]_i_2_n_6\,
      O(0) => \red_reg[3]_i_2_n_7\,
      S(3) => \red[3]_i_7_n_0\,
      S(2) => \red[3]_i_8_n_0\,
      S(1) => \red[3]_i_9_n_0\,
      S(0) => \red[3]_i_10_n_0\
    );
\red_reg[3]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[3]_i_20_n_0\,
      CO(2) => \red_reg[3]_i_20_n_1\,
      CO(1) => \red_reg[3]_i_20_n_2\,
      CO(0) => \red_reg[3]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => D10IN(19),
      DI(2) => '0',
      DI(1) => D10IN(17),
      DI(0) => '0',
      O(3 downto 2) => \^red_reg[11]_4\(2 downto 1),
      O(1) => \red_reg[3]_i_20_n_6\,
      O(0) => \^red_reg[11]_4\(0),
      S(3) => \red[3]_i_25_n_0\,
      S(2) => \red[3]_i_26_n_0\,
      S(1) => \red[3]_i_27_n_0\,
      S(0) => \red[3]_i_28_n_0\
    );
\red_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[7]_i_2_n_0\,
      CO(2) => \red_reg[7]_i_2_n_1\,
      CO(1) => \red_reg[7]_i_2_n_2\,
      CO(0) => \red_reg[7]_i_2_n_3\,
      CYINIT => \red[7]_i_7_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \red_reg[7]_i_2_n_4\,
      O(2) => \red_reg[7]_i_2_n_5\,
      O(1) => \red_reg[7]_i_2_n_6\,
      O(0) => \red_reg[7]_i_2_n_7\,
      S(3 downto 1) => \D01IN_reg[19]_0\(2 downto 0),
      S(0) => \red[7]_i_11_n_0\
    );
u_Mux: entity work.zsys_ImageProcess_0_0_Mux
     port map (
      Clock => Clock,
      \Dout_reg[23]\(3 downto 0) => Laplacian(23 downto 20),
      \Dout_reg[23]_0\(23 downto 0) => unSharp(23 downto 0),
      \Dout_reg[23]_1\(7 downto 0) => emboss(23 downto 16),
      Q(3 downto 0) => Sobel(23 downto 20),
      SR(0) => p_0_in_0,
      \V_addr_reg[2]\ => unit_AdrMng_n_5,
      i_VDE => i_VDE,
      i_pixelData(23 downto 0) => i_pixelData(23 downto 0),
      o_pixelData(8 downto 6) => o_pixelData(23 downto 21),
      o_pixelData(5 downto 3) => o_pixelData(15 downto 13),
      o_pixelData(2 downto 0) => o_pixelData(7 downto 5),
      \o_pixelData[10]\ => u_Mux_n_32,
      \o_pixelData[11]\ => u_Mux_n_35,
      \o_pixelData[12]\ => u_Mux_n_38,
      \o_pixelData[16]\ => u_Mux_n_27,
      \o_pixelData[17]\ => u_Mux_n_30,
      \o_pixelData[18]\ => u_Mux_n_33,
      \o_pixelData[19]\ => u_Mux_n_36,
      \o_pixelData[20]\(14 downto 10) => Digit3(20 downto 16),
      \o_pixelData[20]\(9 downto 5) => Digit3(12 downto 8),
      \o_pixelData[20]\(4 downto 0) => Digit3(4 downto 0),
      \o_pixelData[20]_0\ => u_Mux_n_24,
      \o_pixelData[20]_1\ => u_Mux_n_39,
      \o_pixelData[9]\ => u_Mux_n_29,
      \o_pixelData_0__s_port_\ => u_Mux_n_25,
      \o_pixelData_1__s_port_\ => u_Mux_n_28,
      \o_pixelData_2__s_port_\ => u_Mux_n_31,
      \o_pixelData_3__s_port_\ => u_Mux_n_34,
      \o_pixelData_4__s_port_\ => u_Mux_n_37,
      \o_pixelData_8__s_port_\ => u_Mux_n_26,
      \out\(2) => u_TM_n_15,
      \out\(1) => u_TM_n_16,
      \out\(0) => u_TM_n_17
    );
u_TM: entity work.zsys_ImageProcess_0_0_Timer_mod
     port map (
      Clock => Clock,
      \Digit0_reg[0]\ => u_Mux_n_25,
      \Digit0_reg[10]\ => u_Mux_n_32,
      \Digit0_reg[11]\ => u_Mux_n_35,
      \Digit0_reg[12]\ => u_Mux_n_38,
      \Digit0_reg[16]\ => u_Mux_n_27,
      \Digit0_reg[17]\ => u_Mux_n_30,
      \Digit0_reg[18]\ => u_Mux_n_33,
      \Digit0_reg[19]\ => u_Mux_n_36,
      \Digit0_reg[1]\ => u_Mux_n_28,
      \Digit0_reg[20]\ => u_Mux_n_39,
      \Digit0_reg[2]\ => u_Mux_n_31,
      \Digit0_reg[3]\ => u_Mux_n_34,
      \Digit0_reg[4]\ => u_Mux_n_37,
      \Digit0_reg[8]\ => u_Mux_n_26,
      \Digit0_reg[9]\ => u_Mux_n_29,
      \Digit3_reg[20]\(14 downto 10) => Digit3(20 downto 16),
      \Digit3_reg[20]\(9 downto 5) => Digit3(12 downto 8),
      \Digit3_reg[20]\(4 downto 0) => Digit3(4 downto 0),
      \FSM_sequential_State_reg[0]_0\ => u_Mux_n_24,
      SR(0) => p_0_in_0,
      \V_addr_reg[2]\ => unit_AdrMng_n_5,
      i_VDE => i_VDE,
      i_pixelData(14 downto 10) => i_pixelData(20 downto 16),
      i_pixelData(9 downto 5) => i_pixelData(12 downto 8),
      i_pixelData(4 downto 0) => i_pixelData(4 downto 0),
      o_pixelData(14 downto 10) => o_pixelData(20 downto 16),
      o_pixelData(9 downto 5) => o_pixelData(12 downto 8),
      o_pixelData(4 downto 0) => o_pixelData(4 downto 0),
      \out\(2) => u_TM_n_15,
      \out\(1) => u_TM_n_16,
      \out\(0) => u_TM_n_17
    );
unit_AdrMng: entity work.zsys_ImageProcess_0_0_AddrManager
     port map (
      Clock => Clock,
      D(1) => p_0_in(1),
      D(0) => R_LineAddress00(0),
      Q(10 downto 0) => H_addr(10 downto 0),
      R_LineAddress00(0) => R_LineAddress00(1),
      \R_LineAddress0_reg[1]\(0) => R_LineAddress2,
      \R_LineAddress1_reg[1]\(1) => R_LineAddress10(1),
      \R_LineAddress1_reg[1]\(0) => V_addr(0),
      Reset => Reset,
      i_HSync => i_HSync,
      i_VDE => i_VDE,
      i_VSync => i_VSync,
      \o_pixelData[23]\ => unit_AdrMng_n_5,
      ram_reg_1 => unit_AdrMng_n_4,
      ram_reg_1_0 => unit_AdrMng_n_7,
      ram_reg_1_1 => unit_AdrMng_n_8,
      ram_reg_1_2 => unit_AdrMng_n_9
    );
unit_Laplacian: entity work.zsys_ImageProcess_0_0_laplacian
     port map (
      Clock => Clock,
      \D00IN_reg[18]\(2) => unit_embos_n_41,
      \D00IN_reg[18]\(1) => unit_embos_n_42,
      \D00IN_reg[18]\(0) => unit_embos_n_43,
      \D00IN_reg[19]\(2 downto 0) => \gray0021_in__0\(3 downto 1),
      \D00IN_reg[23]\(7 downto 4) => D00IN(23 downto 20),
      \D00IN_reg[23]\(3 downto 2) => D00IN(15 downto 14),
      \D00IN_reg[23]\(1 downto 0) => D00IN(7 downto 6),
      \D00IN_reg[23]_0\(2) => unit_embos_n_24,
      \D00IN_reg[23]_0\(1) => unit_embos_n_25,
      \D00IN_reg[23]_0\(0) => unit_embos_n_26,
      \D01IN_reg[23]\(23 downto 0) => D01IN(23 downto 0),
      \D02IN_reg[23]\(23 downto 0) => D02IN(23 downto 0),
      \D10IN_reg[23]\(23 downto 0) => D10IN(23 downto 0),
      \D11IN_reg[19]\(2 downto 0) => \gray1120_in__0\(3 downto 1),
      \D11IN_reg[23]\(2) => unit_embos_n_6,
      \D11IN_reg[23]\(1) => unit_embos_n_7,
      \D11IN_reg[23]\(0) => unit_embos_n_8,
      \D12IN_reg[23]\(23 downto 0) => D12IN(23 downto 0),
      \D20IN_reg[23]\(23 downto 0) => D20IN(23 downto 0),
      \D21IN_reg[23]\(23 downto 0) => D21IN(23 downto 0),
      \D22IN_reg[23]\(23 downto 0) => D22IN(23 downto 0),
      DI(2) => unit_embos_n_38,
      DI(1) => unit_embos_n_39,
      DI(0) => unit_embos_n_40,
      Dout(3 downto 0) => Laplacian(23 downto 20),
      Q(7 downto 4) => D11IN(23 downto 20),
      Q(3 downto 2) => D11IN(15 downto 14),
      Q(1 downto 0) => D11IN(7 downto 6),
      SR(0) => p_0_in_0,
      gray001(5 downto 0) => gray001(5 downto 0),
      gray002(5 downto 0) => gray002(5 downto 0),
      gray0021_in(0) => gray0021_in(0),
      \gray0021_in__0\(0) => \gray0021_in__0\(4),
      \gray00_reg[7]_0\(0) => gray002(6),
      gray111(5 downto 0) => gray111(5 downto 0),
      gray112(5 downto 0) => gray112(5 downto 0),
      gray1120_in(0) => gray1120_in(0),
      \gray1120_in__0\(0) => \gray1120_in__0\(4),
      \gray11_reg[7]_0\(0) => gray112(6)
    );
unit_embos: entity work.zsys_ImageProcess_0_0_embos
     port map (
      Clock => Clock,
      \D00IN_reg[14]\(0) => gray002(6),
      \D00IN_reg[23]\(23 downto 0) => D00IN(23 downto 0),
      \D11IN_reg[14]\(0) => gray112(6),
      DI(2) => unit_embos_n_38,
      DI(1) => unit_embos_n_39,
      DI(0) => unit_embos_n_40,
      Dout(7 downto 0) => emboss(23 downto 16),
      Q(23 downto 0) => D11IN(23 downto 0),
      SR(0) => p_0_in_0,
      gray001(5 downto 0) => gray001(5 downto 0),
      gray002(5 downto 0) => gray002(5 downto 0),
      gray0021_in(0) => gray0021_in(0),
      \gray0021_in__0\(0) => \gray0021_in__0\(4),
      \gray00_reg[3]_0\(2) => unit_embos_n_41,
      \gray00_reg[3]_0\(1) => unit_embos_n_42,
      \gray00_reg[3]_0\(0) => unit_embos_n_43,
      \gray00_reg[7]_0\(2) => unit_embos_n_24,
      \gray00_reg[7]_0\(1) => unit_embos_n_25,
      \gray00_reg[7]_0\(0) => unit_embos_n_26,
      \gray00_reg[7]_1\(2 downto 0) => \gray0021_in__0\(3 downto 1),
      gray111(5 downto 0) => gray111(5 downto 0),
      gray112(5 downto 0) => gray112(5 downto 0),
      gray1120_in(0) => gray1120_in(0),
      \gray1120_in__0\(0) => \gray1120_in__0\(4),
      \gray11_reg[7]_0\(2) => unit_embos_n_6,
      \gray11_reg[7]_0\(1) => unit_embos_n_7,
      \gray11_reg[7]_0\(0) => unit_embos_n_8,
      \gray11_reg[7]_1\(2 downto 0) => \gray1120_in__0\(3 downto 1)
    );
unit_sobel: entity work.zsys_ImageProcess_0_0_sobel
     port map (
      Clock => Clock,
      \D00IN_reg[23]\(18 downto 13) => D00IN(23 downto 18),
      \D00IN_reg[23]\(12 downto 7) => D00IN(15 downto 10),
      \D00IN_reg[23]\(6 downto 0) => D00IN(7 downto 1),
      \D01IN_reg[23]\(18 downto 13) => D01IN(23 downto 18),
      \D01IN_reg[23]\(12 downto 7) => D01IN(15 downto 10),
      \D01IN_reg[23]\(6 downto 0) => D01IN(7 downto 1),
      \D02IN_reg[23]\(18 downto 13) => D02IN(23 downto 18),
      \D02IN_reg[23]\(12 downto 7) => D02IN(15 downto 10),
      \D02IN_reg[23]\(6 downto 0) => D02IN(7 downto 1),
      \D10IN_reg[23]\(18 downto 13) => D10IN(23 downto 18),
      \D10IN_reg[23]\(12 downto 7) => D10IN(15 downto 10),
      \D10IN_reg[23]\(6 downto 0) => D10IN(7 downto 1),
      \D12IN_reg[23]\(18 downto 13) => D12IN(23 downto 18),
      \D12IN_reg[23]\(12 downto 7) => D12IN(15 downto 10),
      \D12IN_reg[23]\(6 downto 0) => D12IN(7 downto 1),
      \D20IN_reg[23]\(18 downto 13) => D20IN(23 downto 18),
      \D20IN_reg[23]\(12 downto 7) => D20IN(15 downto 10),
      \D20IN_reg[23]\(6 downto 0) => D20IN(7 downto 1),
      \D22IN_reg[23]\(18 downto 13) => D22IN(23 downto 18),
      \D22IN_reg[23]\(12 downto 7) => D22IN(15 downto 10),
      \D22IN_reg[23]\(6 downto 0) => D22IN(7 downto 1),
      Dout(3 downto 0) => Sobel(23 downto 20),
      Q(18 downto 13) => D21IN(23 downto 18),
      Q(12 downto 7) => D21IN(15 downto 10),
      Q(6 downto 0) => D21IN(7 downto 1),
      SR(0) => p_0_in_0
    );
unit_unSharp: entity work.zsys_ImageProcess_0_0_unsharp
     port map (
      CO(0) => \green_reg[11]_i_3_n_2\,
      Clock => Clock,
      \D01IN_reg[11]\(3) => \blue_reg[7]_i_2_n_4\,
      \D01IN_reg[11]\(2) => \blue_reg[7]_i_2_n_5\,
      \D01IN_reg[11]\(1) => \blue_reg[7]_i_2_n_6\,
      \D01IN_reg[11]\(0) => \blue_reg[7]_i_2_n_7\,
      \D01IN_reg[11]_0\(0) => \blue_reg[3]_i_2_n_7\,
      \D01IN_reg[11]_1\(3) => \blue_reg[11]_i_4_n_4\,
      \D01IN_reg[11]_1\(2) => \blue_reg[11]_i_4_n_5\,
      \D01IN_reg[11]_1\(1) => \blue_reg[11]_i_4_n_6\,
      \D01IN_reg[11]_1\(0) => \blue_reg[11]_i_4_n_7\,
      \D01IN_reg[11]_2\(0) => \blue_reg[11]_i_3_n_7\,
      \D01IN_reg[11]_3\(0) => \blue_reg[11]_i_3_n_2\,
      \D01IN_reg[19]\(3) => \red_reg[7]_i_2_n_4\,
      \D01IN_reg[19]\(2) => \red_reg[7]_i_2_n_5\,
      \D01IN_reg[19]\(1) => \red_reg[7]_i_2_n_6\,
      \D01IN_reg[19]\(0) => \red_reg[7]_i_2_n_7\,
      \D01IN_reg[19]_0\(0) => \red_reg[3]_i_2_n_7\,
      \D01IN_reg[19]_1\(3) => \red_reg[11]_i_4_n_4\,
      \D01IN_reg[19]_1\(2) => \red_reg[11]_i_4_n_5\,
      \D01IN_reg[19]_1\(1) => \red_reg[11]_i_4_n_6\,
      \D01IN_reg[19]_1\(0) => \red_reg[11]_i_4_n_7\,
      \D01IN_reg[19]_2\(0) => \red_reg[11]_i_3_n_7\,
      \D01IN_reg[19]_3\(0) => \red_reg[11]_i_3_n_2\,
      \D01IN_reg[3]\(0) => C(0),
      \D01IN_reg[3]_0\(3) => \green_reg[11]_i_4_n_4\,
      \D01IN_reg[3]_0\(2) => \green_reg[11]_i_4_n_5\,
      \D01IN_reg[3]_0\(1) => \green_reg[11]_i_4_n_6\,
      \D01IN_reg[3]_0\(0) => \green_reg[11]_i_4_n_7\,
      \D01IN_reg[3]_1\(0) => \green_reg[11]_i_3_n_7\,
      \D02IN_reg[11]\(3 downto 0) => \D02IN_reg[11]_3\(3 downto 0),
      \D02IN_reg[11]_0\(3 downto 0) => \D02IN_reg[11]_4\(3 downto 0),
      \D02IN_reg[11]_1\(3 downto 0) => \D02IN_reg[11]_5\(3 downto 0),
      \D02IN_reg[11]_2\(3 downto 0) => \D02IN_reg[11]_6\(3 downto 0),
      \D02IN_reg[11]_3\(3 downto 0) => \D02IN_reg[11]_7\(3 downto 0),
      \D02IN_reg[11]_4\(3 downto 0) => \D02IN_reg[11]_8\(3 downto 0),
      \D02IN_reg[11]_5\(3 downto 0) => \D02IN_reg[11]_9\(3 downto 0),
      \D02IN_reg[11]_6\(3 downto 0) => \D02IN_reg[11]_10\(3 downto 0),
      \D02IN_reg[11]_7\(0) => \D02IN_reg[11]_11\(0),
      \D02IN_reg[19]\(3 downto 0) => \D02IN_reg[19]_3\(3 downto 0),
      \D02IN_reg[19]_0\(3 downto 0) => \D02IN_reg[19]_4\(3 downto 0),
      \D02IN_reg[19]_1\(3 downto 0) => \D02IN_reg[19]_5\(3 downto 0),
      \D02IN_reg[19]_2\(3 downto 0) => \D02IN_reg[19]_6\(3 downto 0),
      \D02IN_reg[19]_3\(3 downto 0) => \D02IN_reg[19]_7\(3 downto 0),
      \D02IN_reg[19]_4\(3 downto 0) => \D02IN_reg[19]_8\(3 downto 0),
      \D02IN_reg[19]_5\(3 downto 0) => \D02IN_reg[19]_9\(3 downto 0),
      \D02IN_reg[19]_6\(3 downto 0) => \D02IN_reg[19]_10\(3 downto 0),
      \D02IN_reg[19]_7\(0) => \D02IN_reg[19]_11\(0),
      \D02IN_reg[3]\(3 downto 0) => \D02IN_reg[3]_2\(3 downto 0),
      \D02IN_reg[3]_0\(3 downto 0) => \D02IN_reg[3]_3\(3 downto 0),
      \D02IN_reg[3]_1\(3 downto 0) => \D02IN_reg[3]_4\(3 downto 0),
      \D02IN_reg[3]_2\(3 downto 0) => \D02IN_reg[3]_5\(3 downto 0),
      \D02IN_reg[3]_3\(3 downto 0) => \D02IN_reg[3]_6\(3 downto 0),
      \D02IN_reg[3]_4\(3 downto 0) => \D02IN_reg[3]_7\(3 downto 0),
      \D02IN_reg[3]_5\(3 downto 0) => \D02IN_reg[3]_8\(3 downto 0),
      \D02IN_reg[3]_6\(3 downto 0) => \D02IN_reg[3]_9\(3 downto 0),
      \D02IN_reg[3]_7\(0) => \D02IN_reg[3]_10\(0),
      \D11IN_reg[0]\(2) => \green_reg[15]_i_80_n_5\,
      \D11IN_reg[0]\(1) => \green_reg[15]_i_80_n_6\,
      \D11IN_reg[0]\(0) => \green_reg[15]_i_80_n_7\,
      \D11IN_reg[14]\(2) => \blue_reg[19]_i_50_n_4\,
      \D11IN_reg[14]\(1) => \blue_reg[19]_i_50_n_5\,
      \D11IN_reg[14]\(0) => \blue_reg[19]_i_50_n_6\,
      \D11IN_reg[15]\(3) => \blue_reg[23]_i_39_n_4\,
      \D11IN_reg[15]\(2) => \blue_reg[23]_i_39_n_5\,
      \D11IN_reg[15]\(1) => \blue_reg[23]_i_39_n_6\,
      \D11IN_reg[15]\(0) => \blue_reg[23]_i_39_n_7\,
      \D11IN_reg[15]_0\(0) => \blue_reg[23]_i_38_n_3\,
      \D11IN_reg[16]\(2) => \red_reg[15]_i_80_n_5\,
      \D11IN_reg[16]\(1) => \red_reg[15]_i_80_n_6\,
      \D11IN_reg[16]\(0) => \red_reg[15]_i_80_n_7\,
      \D11IN_reg[19]\(5) => D11IN(19),
      \D11IN_reg[19]\(4) => D11IN(16),
      \D11IN_reg[19]\(3) => D11IN(11),
      \D11IN_reg[19]\(2) => D11IN(8),
      \D11IN_reg[19]\(1) => D11IN(3),
      \D11IN_reg[19]\(0) => D11IN(0),
      \D11IN_reg[22]\(2) => \red_reg[19]_i_50_n_4\,
      \D11IN_reg[22]\(1) => \red_reg[19]_i_50_n_5\,
      \D11IN_reg[22]\(0) => \red_reg[19]_i_50_n_6\,
      \D11IN_reg[23]\(3) => \red_reg[23]_i_39_n_4\,
      \D11IN_reg[23]\(2) => \red_reg[23]_i_39_n_5\,
      \D11IN_reg[23]\(1) => \red_reg[23]_i_39_n_6\,
      \D11IN_reg[23]\(0) => \red_reg[23]_i_39_n_7\,
      \D11IN_reg[23]_0\(0) => \red_reg[23]_i_38_n_3\,
      \D11IN_reg[6]\(2) => \green_reg[19]_i_50_n_4\,
      \D11IN_reg[6]\(1) => \green_reg[19]_i_50_n_5\,
      \D11IN_reg[6]\(0) => \green_reg[19]_i_50_n_6\,
      \D11IN_reg[7]\(3) => \green_reg[23]_i_39_n_4\,
      \D11IN_reg[7]\(2) => \green_reg[23]_i_39_n_5\,
      \D11IN_reg[7]\(1) => \green_reg[23]_i_39_n_6\,
      \D11IN_reg[7]\(0) => \green_reg[23]_i_39_n_7\,
      \D11IN_reg[7]_0\(0) => \green_reg[23]_i_38_n_3\,
      \D11IN_reg[8]\(2) => \blue_reg[15]_i_80_n_5\,
      \D11IN_reg[8]\(1) => \blue_reg[15]_i_80_n_6\,
      \D11IN_reg[8]\(0) => \blue_reg[15]_i_80_n_7\,
      \Digit3_reg[23]\(23 downto 0) => unSharp(23 downto 0),
      O(3) => \green_reg[7]_i_2_n_4\,
      O(2) => \green_reg[7]_i_2_n_5\,
      O(1) => \green_reg[7]_i_2_n_6\,
      O(0) => \green_reg[7]_i_2_n_7\,
      Q(23 downto 0) => D01IN(23 downto 0),
      Reset => Reset,
      SR(0) => p_0_in_0,
      \blue_reg[11]_0\(3 downto 0) => \blue_reg[11]_16\(3 downto 0),
      \blue_reg[11]_1\(3 downto 0) => \blue_reg[11]_17\(3 downto 0),
      \blue_reg[11]_2\(3 downto 0) => \blue_reg[11]_18\(3 downto 0),
      \blue_reg[15]_0\(3 downto 0) => \blue_reg[15]\(3 downto 0),
      \blue_reg[19]_0\(3 downto 0) => \blue_reg[19]\(3 downto 0),
      \blue_reg[23]_0\(3 downto 0) => \blue_reg[23]\(3 downto 0),
      \blue_reg[27]_0\(3 downto 0) => \blue_reg[27]\(3 downto 0),
      \blue_reg[31]_0\(3 downto 0) => \blue_reg[31]_8\(3 downto 0),
      \blue_reg[32]_0\(0) => \blue_reg[32]\(0),
      \green_reg[11]_0\(3 downto 0) => \green_reg[11]_14\(3 downto 0),
      \green_reg[11]_1\(3 downto 0) => \green_reg[11]_15\(3 downto 0),
      \green_reg[11]_2\(3 downto 0) => \green_reg[11]_16\(3 downto 0),
      \green_reg[15]_0\(3 downto 0) => \green_reg[15]\(3 downto 0),
      \green_reg[19]_0\(3 downto 0) => \green_reg[19]\(3 downto 0),
      \green_reg[23]_0\(3 downto 0) => \green_reg[23]\(3 downto 0),
      \green_reg[27]_0\(3 downto 0) => \green_reg[27]\(3 downto 0),
      \green_reg[31]_0\(3 downto 0) => \green_reg[31]_7\(3 downto 0),
      \green_reg[32]_0\(0) => \green_reg[32]\(0),
      \red_reg[11]_0\(3 downto 0) => \red_reg[11]_16\(3 downto 0),
      \red_reg[11]_1\(3 downto 0) => \red_reg[11]_17\(3 downto 0),
      \red_reg[11]_2\(3 downto 0) => \red_reg[11]_18\(3 downto 0),
      \red_reg[15]_0\(3 downto 0) => \red_reg[15]\(3 downto 0),
      \red_reg[19]_0\(3 downto 0) => \red_reg[19]\(3 downto 0),
      \red_reg[23]_0\(3 downto 0) => \red_reg[23]\(3 downto 0),
      \red_reg[27]_0\(3 downto 0) => \red_reg[27]\(3 downto 0),
      \red_reg[31]_0\(3 downto 0) => \red_reg[31]_8\(3 downto 0),
      \red_reg[32]_0\(0) => \red_reg[32]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zsys_ImageProcess_0_0 is
  port (
    i_pixelData : in STD_LOGIC_VECTOR ( 23 downto 0 );
    i_HSync : in STD_LOGIC;
    i_VSync : in STD_LOGIC;
    i_VDE : in STD_LOGIC;
    i_HBlank : in STD_LOGIC;
    i_VBlank : in STD_LOGIC;
    o_HBlank : out STD_LOGIC;
    o_VBlank : out STD_LOGIC;
    o_pixelData : out STD_LOGIC_VECTOR ( 23 downto 0 );
    o_VSync : out STD_LOGIC;
    o_HSync : out STD_LOGIC;
    o_VDE : out STD_LOGIC;
    Reset : in STD_LOGIC;
    Clock : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of zsys_ImageProcess_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zsys_ImageProcess_0_0 : entity is "zsys_ImageProcess_0_0,ImageProcess,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zsys_ImageProcess_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zsys_ImageProcess_0_0 : entity is "ImageProcess,Vivado 2017.1";
end zsys_ImageProcess_0_0;

architecture STRUCTURE of zsys_ImageProcess_0_0 is
  signal \blue[11]_i_100_n_0\ : STD_LOGIC;
  signal \blue[11]_i_101_n_0\ : STD_LOGIC;
  signal \blue[11]_i_103_n_0\ : STD_LOGIC;
  signal \blue[11]_i_104_n_0\ : STD_LOGIC;
  signal \blue[11]_i_105_n_0\ : STD_LOGIC;
  signal \blue[11]_i_108_n_0\ : STD_LOGIC;
  signal \blue[11]_i_109_n_0\ : STD_LOGIC;
  signal \blue[11]_i_10_n_0\ : STD_LOGIC;
  signal \blue[11]_i_110_n_0\ : STD_LOGIC;
  signal \blue[11]_i_112_n_0\ : STD_LOGIC;
  signal \blue[11]_i_113_n_0\ : STD_LOGIC;
  signal \blue[11]_i_114_n_0\ : STD_LOGIC;
  signal \blue[11]_i_115_n_0\ : STD_LOGIC;
  signal \blue[11]_i_116_n_0\ : STD_LOGIC;
  signal \blue[11]_i_117_n_0\ : STD_LOGIC;
  signal \blue[11]_i_118_n_0\ : STD_LOGIC;
  signal \blue[11]_i_11_n_0\ : STD_LOGIC;
  signal \blue[11]_i_12_n_0\ : STD_LOGIC;
  signal \blue[11]_i_13_n_0\ : STD_LOGIC;
  signal \blue[11]_i_14_n_0\ : STD_LOGIC;
  signal \blue[11]_i_15_n_0\ : STD_LOGIC;
  signal \blue[11]_i_16_n_0\ : STD_LOGIC;
  signal \blue[11]_i_17_n_0\ : STD_LOGIC;
  signal \blue[11]_i_18_n_0\ : STD_LOGIC;
  signal \blue[11]_i_19_n_0\ : STD_LOGIC;
  signal \blue[11]_i_20_n_0\ : STD_LOGIC;
  signal \blue[11]_i_21_n_0\ : STD_LOGIC;
  signal \blue[11]_i_22_n_0\ : STD_LOGIC;
  signal \blue[11]_i_23_n_0\ : STD_LOGIC;
  signal \blue[11]_i_24_n_0\ : STD_LOGIC;
  signal \blue[11]_i_25_n_0\ : STD_LOGIC;
  signal \blue[11]_i_26_n_0\ : STD_LOGIC;
  signal \blue[11]_i_27_n_0\ : STD_LOGIC;
  signal \blue[11]_i_28_n_0\ : STD_LOGIC;
  signal \blue[11]_i_29_n_0\ : STD_LOGIC;
  signal \blue[11]_i_30_n_0\ : STD_LOGIC;
  signal \blue[11]_i_39_n_0\ : STD_LOGIC;
  signal \blue[11]_i_40_n_0\ : STD_LOGIC;
  signal \blue[11]_i_41_n_0\ : STD_LOGIC;
  signal \blue[11]_i_42_n_0\ : STD_LOGIC;
  signal \blue[11]_i_43_n_0\ : STD_LOGIC;
  signal \blue[11]_i_44_n_0\ : STD_LOGIC;
  signal \blue[11]_i_45_n_0\ : STD_LOGIC;
  signal \blue[11]_i_46_n_0\ : STD_LOGIC;
  signal \blue[11]_i_47_n_0\ : STD_LOGIC;
  signal \blue[11]_i_48_n_0\ : STD_LOGIC;
  signal \blue[11]_i_49_n_0\ : STD_LOGIC;
  signal \blue[11]_i_50_n_0\ : STD_LOGIC;
  signal \blue[11]_i_51_n_0\ : STD_LOGIC;
  signal \blue[11]_i_52_n_0\ : STD_LOGIC;
  signal \blue[11]_i_53_n_0\ : STD_LOGIC;
  signal \blue[11]_i_54_n_0\ : STD_LOGIC;
  signal \blue[11]_i_55_n_0\ : STD_LOGIC;
  signal \blue[11]_i_56_n_0\ : STD_LOGIC;
  signal \blue[11]_i_57_n_0\ : STD_LOGIC;
  signal \blue[11]_i_59_n_0\ : STD_LOGIC;
  signal \blue[11]_i_60_n_0\ : STD_LOGIC;
  signal \blue[11]_i_61_n_0\ : STD_LOGIC;
  signal \blue[11]_i_62_n_0\ : STD_LOGIC;
  signal \blue[11]_i_64_n_0\ : STD_LOGIC;
  signal \blue[11]_i_65_n_0\ : STD_LOGIC;
  signal \blue[11]_i_66_n_0\ : STD_LOGIC;
  signal \blue[11]_i_69_n_0\ : STD_LOGIC;
  signal \blue[11]_i_70_n_0\ : STD_LOGIC;
  signal \blue[11]_i_71_n_0\ : STD_LOGIC;
  signal \blue[11]_i_73_n_0\ : STD_LOGIC;
  signal \blue[11]_i_74_n_0\ : STD_LOGIC;
  signal \blue[11]_i_75_n_0\ : STD_LOGIC;
  signal \blue[11]_i_76_n_0\ : STD_LOGIC;
  signal \blue[11]_i_77_n_0\ : STD_LOGIC;
  signal \blue[11]_i_78_n_0\ : STD_LOGIC;
  signal \blue[11]_i_79_n_0\ : STD_LOGIC;
  signal \blue[11]_i_93_n_0\ : STD_LOGIC;
  signal \blue[11]_i_94_n_0\ : STD_LOGIC;
  signal \blue[11]_i_95_n_0\ : STD_LOGIC;
  signal \blue[11]_i_96_n_0\ : STD_LOGIC;
  signal \blue[11]_i_98_n_0\ : STD_LOGIC;
  signal \blue[11]_i_99_n_0\ : STD_LOGIC;
  signal \blue[15]_i_10_n_0\ : STD_LOGIC;
  signal \blue[15]_i_11_n_0\ : STD_LOGIC;
  signal \blue[15]_i_12_n_0\ : STD_LOGIC;
  signal \blue[15]_i_13_n_0\ : STD_LOGIC;
  signal \blue[15]_i_14_n_0\ : STD_LOGIC;
  signal \blue[15]_i_16_n_0\ : STD_LOGIC;
  signal \blue[15]_i_17_n_0\ : STD_LOGIC;
  signal \blue[15]_i_18_n_0\ : STD_LOGIC;
  signal \blue[15]_i_19_n_0\ : STD_LOGIC;
  signal \blue[15]_i_20_n_0\ : STD_LOGIC;
  signal \blue[15]_i_21_n_0\ : STD_LOGIC;
  signal \blue[15]_i_22_n_0\ : STD_LOGIC;
  signal \blue[15]_i_23_n_0\ : STD_LOGIC;
  signal \blue[15]_i_27_n_0\ : STD_LOGIC;
  signal \blue[15]_i_28_n_0\ : STD_LOGIC;
  signal \blue[15]_i_29_n_0\ : STD_LOGIC;
  signal \blue[15]_i_30_n_0\ : STD_LOGIC;
  signal \blue[15]_i_31_n_0\ : STD_LOGIC;
  signal \blue[15]_i_32_n_0\ : STD_LOGIC;
  signal \blue[15]_i_33_n_0\ : STD_LOGIC;
  signal \blue[15]_i_34_n_0\ : STD_LOGIC;
  signal \blue[15]_i_35_n_0\ : STD_LOGIC;
  signal \blue[15]_i_36_n_0\ : STD_LOGIC;
  signal \blue[15]_i_37_n_0\ : STD_LOGIC;
  signal \blue[15]_i_38_n_0\ : STD_LOGIC;
  signal \blue[15]_i_39_n_0\ : STD_LOGIC;
  signal \blue[15]_i_40_n_0\ : STD_LOGIC;
  signal \blue[15]_i_41_n_0\ : STD_LOGIC;
  signal \blue[15]_i_42_n_0\ : STD_LOGIC;
  signal \blue[15]_i_49_n_0\ : STD_LOGIC;
  signal \blue[15]_i_50_n_0\ : STD_LOGIC;
  signal \blue[15]_i_51_n_0\ : STD_LOGIC;
  signal \blue[15]_i_52_n_0\ : STD_LOGIC;
  signal \blue[15]_i_54_n_0\ : STD_LOGIC;
  signal \blue[15]_i_55_n_0\ : STD_LOGIC;
  signal \blue[15]_i_56_n_0\ : STD_LOGIC;
  signal \blue[15]_i_57_n_0\ : STD_LOGIC;
  signal \blue[15]_i_59_n_0\ : STD_LOGIC;
  signal \blue[15]_i_60_n_0\ : STD_LOGIC;
  signal \blue[15]_i_61_n_0\ : STD_LOGIC;
  signal \blue[15]_i_64_n_0\ : STD_LOGIC;
  signal \blue[15]_i_65_n_0\ : STD_LOGIC;
  signal \blue[15]_i_66_n_0\ : STD_LOGIC;
  signal \blue[15]_i_7_n_0\ : STD_LOGIC;
  signal \blue[15]_i_8_n_0\ : STD_LOGIC;
  signal \blue[15]_i_9_n_0\ : STD_LOGIC;
  signal \blue[19]_i_10_n_0\ : STD_LOGIC;
  signal \blue[19]_i_11_n_0\ : STD_LOGIC;
  signal \blue[19]_i_12_n_0\ : STD_LOGIC;
  signal \blue[19]_i_13_n_0\ : STD_LOGIC;
  signal \blue[19]_i_14_n_0\ : STD_LOGIC;
  signal \blue[19]_i_16_n_0\ : STD_LOGIC;
  signal \blue[19]_i_17_n_0\ : STD_LOGIC;
  signal \blue[19]_i_18_n_0\ : STD_LOGIC;
  signal \blue[19]_i_19_n_0\ : STD_LOGIC;
  signal \blue[19]_i_20_n_0\ : STD_LOGIC;
  signal \blue[19]_i_21_n_0\ : STD_LOGIC;
  signal \blue[19]_i_22_n_0\ : STD_LOGIC;
  signal \blue[19]_i_23_n_0\ : STD_LOGIC;
  signal \blue[19]_i_25_n_0\ : STD_LOGIC;
  signal \blue[19]_i_26_n_0\ : STD_LOGIC;
  signal \blue[19]_i_27_n_0\ : STD_LOGIC;
  signal \blue[19]_i_28_n_0\ : STD_LOGIC;
  signal \blue[19]_i_29_n_0\ : STD_LOGIC;
  signal \blue[19]_i_30_n_0\ : STD_LOGIC;
  signal \blue[19]_i_31_n_0\ : STD_LOGIC;
  signal \blue[19]_i_32_n_0\ : STD_LOGIC;
  signal \blue[19]_i_36_n_0\ : STD_LOGIC;
  signal \blue[19]_i_37_n_0\ : STD_LOGIC;
  signal \blue[19]_i_38_n_0\ : STD_LOGIC;
  signal \blue[19]_i_39_n_0\ : STD_LOGIC;
  signal \blue[19]_i_40_n_0\ : STD_LOGIC;
  signal \blue[19]_i_41_n_0\ : STD_LOGIC;
  signal \blue[19]_i_42_n_0\ : STD_LOGIC;
  signal \blue[19]_i_43_n_0\ : STD_LOGIC;
  signal \blue[19]_i_52_n_0\ : STD_LOGIC;
  signal \blue[19]_i_53_n_0\ : STD_LOGIC;
  signal \blue[19]_i_54_n_0\ : STD_LOGIC;
  signal \blue[19]_i_55_n_0\ : STD_LOGIC;
  signal \blue[19]_i_57_n_0\ : STD_LOGIC;
  signal \blue[19]_i_58_n_0\ : STD_LOGIC;
  signal \blue[19]_i_59_n_0\ : STD_LOGIC;
  signal \blue[19]_i_60_n_0\ : STD_LOGIC;
  signal \blue[19]_i_63_n_0\ : STD_LOGIC;
  signal \blue[19]_i_64_n_0\ : STD_LOGIC;
  signal \blue[19]_i_7_n_0\ : STD_LOGIC;
  signal \blue[19]_i_8_n_0\ : STD_LOGIC;
  signal \blue[19]_i_9_n_0\ : STD_LOGIC;
  signal \blue[23]_i_10_n_0\ : STD_LOGIC;
  signal \blue[23]_i_11_n_0\ : STD_LOGIC;
  signal \blue[23]_i_12_n_0\ : STD_LOGIC;
  signal \blue[23]_i_13_n_0\ : STD_LOGIC;
  signal \blue[23]_i_14_n_0\ : STD_LOGIC;
  signal \blue[23]_i_16_n_0\ : STD_LOGIC;
  signal \blue[23]_i_17_n_0\ : STD_LOGIC;
  signal \blue[23]_i_18_n_0\ : STD_LOGIC;
  signal \blue[23]_i_19_n_0\ : STD_LOGIC;
  signal \blue[23]_i_20_n_0\ : STD_LOGIC;
  signal \blue[23]_i_21_n_0\ : STD_LOGIC;
  signal \blue[23]_i_22_n_0\ : STD_LOGIC;
  signal \blue[23]_i_23_n_0\ : STD_LOGIC;
  signal \blue[23]_i_25_n_0\ : STD_LOGIC;
  signal \blue[23]_i_26_n_0\ : STD_LOGIC;
  signal \blue[23]_i_27_n_0\ : STD_LOGIC;
  signal \blue[23]_i_28_n_0\ : STD_LOGIC;
  signal \blue[23]_i_29_n_0\ : STD_LOGIC;
  signal \blue[23]_i_30_n_0\ : STD_LOGIC;
  signal \blue[23]_i_31_n_0\ : STD_LOGIC;
  signal \blue[23]_i_32_n_0\ : STD_LOGIC;
  signal \blue[23]_i_7_n_0\ : STD_LOGIC;
  signal \blue[23]_i_8_n_0\ : STD_LOGIC;
  signal \blue[23]_i_9_n_0\ : STD_LOGIC;
  signal \blue[27]_i_10_n_0\ : STD_LOGIC;
  signal \blue[27]_i_11_n_0\ : STD_LOGIC;
  signal \blue[27]_i_12_n_0\ : STD_LOGIC;
  signal \blue[27]_i_13_n_0\ : STD_LOGIC;
  signal \blue[27]_i_14_n_0\ : STD_LOGIC;
  signal \blue[27]_i_16_n_0\ : STD_LOGIC;
  signal \blue[27]_i_17_n_0\ : STD_LOGIC;
  signal \blue[27]_i_18_n_0\ : STD_LOGIC;
  signal \blue[27]_i_19_n_0\ : STD_LOGIC;
  signal \blue[27]_i_20_n_0\ : STD_LOGIC;
  signal \blue[27]_i_21_n_0\ : STD_LOGIC;
  signal \blue[27]_i_22_n_0\ : STD_LOGIC;
  signal \blue[27]_i_23_n_0\ : STD_LOGIC;
  signal \blue[27]_i_25_n_0\ : STD_LOGIC;
  signal \blue[27]_i_26_n_0\ : STD_LOGIC;
  signal \blue[27]_i_27_n_0\ : STD_LOGIC;
  signal \blue[27]_i_28_n_0\ : STD_LOGIC;
  signal \blue[27]_i_29_n_0\ : STD_LOGIC;
  signal \blue[27]_i_30_n_0\ : STD_LOGIC;
  signal \blue[27]_i_31_n_0\ : STD_LOGIC;
  signal \blue[27]_i_32_n_0\ : STD_LOGIC;
  signal \blue[27]_i_7_n_0\ : STD_LOGIC;
  signal \blue[27]_i_8_n_0\ : STD_LOGIC;
  signal \blue[27]_i_9_n_0\ : STD_LOGIC;
  signal \blue[31]_i_100_n_0\ : STD_LOGIC;
  signal \blue[31]_i_101_n_0\ : STD_LOGIC;
  signal \blue[31]_i_10_n_0\ : STD_LOGIC;
  signal \blue[31]_i_114_n_0\ : STD_LOGIC;
  signal \blue[31]_i_115_n_0\ : STD_LOGIC;
  signal \blue[31]_i_116_n_0\ : STD_LOGIC;
  signal \blue[31]_i_117_n_0\ : STD_LOGIC;
  signal \blue[31]_i_118_n_0\ : STD_LOGIC;
  signal \blue[31]_i_119_n_0\ : STD_LOGIC;
  signal \blue[31]_i_11_n_0\ : STD_LOGIC;
  signal \blue[31]_i_12_n_0\ : STD_LOGIC;
  signal \blue[31]_i_13_n_0\ : STD_LOGIC;
  signal \blue[31]_i_14_n_0\ : STD_LOGIC;
  signal \blue[31]_i_19_n_0\ : STD_LOGIC;
  signal \blue[31]_i_20_n_0\ : STD_LOGIC;
  signal \blue[31]_i_21_n_0\ : STD_LOGIC;
  signal \blue[31]_i_22_n_0\ : STD_LOGIC;
  signal \blue[31]_i_23_n_0\ : STD_LOGIC;
  signal \blue[31]_i_24_n_0\ : STD_LOGIC;
  signal \blue[31]_i_25_n_0\ : STD_LOGIC;
  signal \blue[31]_i_26_n_0\ : STD_LOGIC;
  signal \blue[31]_i_27_n_0\ : STD_LOGIC;
  signal \blue[31]_i_28_n_0\ : STD_LOGIC;
  signal \blue[31]_i_29_n_0\ : STD_LOGIC;
  signal \blue[31]_i_30_n_0\ : STD_LOGIC;
  signal \blue[31]_i_31_n_0\ : STD_LOGIC;
  signal \blue[31]_i_32_n_0\ : STD_LOGIC;
  signal \blue[31]_i_33_n_0\ : STD_LOGIC;
  signal \blue[31]_i_34_n_0\ : STD_LOGIC;
  signal \blue[31]_i_35_n_0\ : STD_LOGIC;
  signal \blue[31]_i_36_n_0\ : STD_LOGIC;
  signal \blue[31]_i_44_n_0\ : STD_LOGIC;
  signal \blue[31]_i_45_n_0\ : STD_LOGIC;
  signal \blue[31]_i_46_n_0\ : STD_LOGIC;
  signal \blue[31]_i_47_n_0\ : STD_LOGIC;
  signal \blue[31]_i_48_n_0\ : STD_LOGIC;
  signal \blue[31]_i_49_n_0\ : STD_LOGIC;
  signal \blue[31]_i_50_n_0\ : STD_LOGIC;
  signal \blue[31]_i_51_n_0\ : STD_LOGIC;
  signal \blue[31]_i_52_n_0\ : STD_LOGIC;
  signal \blue[31]_i_53_n_0\ : STD_LOGIC;
  signal \blue[31]_i_54_n_0\ : STD_LOGIC;
  signal \blue[31]_i_55_n_0\ : STD_LOGIC;
  signal \blue[31]_i_56_n_0\ : STD_LOGIC;
  signal \blue[31]_i_57_n_0\ : STD_LOGIC;
  signal \blue[31]_i_58_n_0\ : STD_LOGIC;
  signal \blue[31]_i_59_n_0\ : STD_LOGIC;
  signal \blue[31]_i_60_n_0\ : STD_LOGIC;
  signal \blue[31]_i_61_n_0\ : STD_LOGIC;
  signal \blue[31]_i_62_n_0\ : STD_LOGIC;
  signal \blue[31]_i_63_n_0\ : STD_LOGIC;
  signal \blue[31]_i_64_n_0\ : STD_LOGIC;
  signal \blue[31]_i_65_n_0\ : STD_LOGIC;
  signal \blue[31]_i_66_n_0\ : STD_LOGIC;
  signal \blue[31]_i_67_n_0\ : STD_LOGIC;
  signal \blue[31]_i_68_n_0\ : STD_LOGIC;
  signal \blue[31]_i_69_n_0\ : STD_LOGIC;
  signal \blue[31]_i_70_n_0\ : STD_LOGIC;
  signal \blue[31]_i_71_n_0\ : STD_LOGIC;
  signal \blue[31]_i_72_n_0\ : STD_LOGIC;
  signal \blue[31]_i_73_n_0\ : STD_LOGIC;
  signal \blue[31]_i_74_n_0\ : STD_LOGIC;
  signal \blue[31]_i_75_n_0\ : STD_LOGIC;
  signal \blue[31]_i_7_n_0\ : STD_LOGIC;
  signal \blue[31]_i_86_n_0\ : STD_LOGIC;
  signal \blue[31]_i_87_n_0\ : STD_LOGIC;
  signal \blue[31]_i_88_n_0\ : STD_LOGIC;
  signal \blue[31]_i_89_n_0\ : STD_LOGIC;
  signal \blue[31]_i_8_n_0\ : STD_LOGIC;
  signal \blue[31]_i_94_n_0\ : STD_LOGIC;
  signal \blue[31]_i_99_n_0\ : STD_LOGIC;
  signal \blue[31]_i_9_n_0\ : STD_LOGIC;
  signal \blue[32]_i_4_n_0\ : STD_LOGIC;
  signal \blue[32]_i_6_n_0\ : STD_LOGIC;
  signal \blue[32]_i_8_n_0\ : STD_LOGIC;
  signal \blue[3]_i_12_n_0\ : STD_LOGIC;
  signal \blue[3]_i_13_n_0\ : STD_LOGIC;
  signal \blue[3]_i_14_n_0\ : STD_LOGIC;
  signal \blue[3]_i_15_n_0\ : STD_LOGIC;
  signal \blue[3]_i_16_n_0\ : STD_LOGIC;
  signal \blue[3]_i_17_n_0\ : STD_LOGIC;
  signal \blue[3]_i_18_n_0\ : STD_LOGIC;
  signal \blue[7]_i_10_n_0\ : STD_LOGIC;
  signal \blue[7]_i_8_n_0\ : STD_LOGIC;
  signal \blue[7]_i_9_n_0\ : STD_LOGIC;
  signal \blue_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \blue_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \blue_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \blue_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \blue_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \blue_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \blue_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \blue_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \blue_reg[11]_i_33_n_0\ : STD_LOGIC;
  signal \blue_reg[11]_i_33_n_1\ : STD_LOGIC;
  signal \blue_reg[11]_i_33_n_2\ : STD_LOGIC;
  signal \blue_reg[11]_i_33_n_3\ : STD_LOGIC;
  signal \blue_reg[11]_i_33_n_4\ : STD_LOGIC;
  signal \blue_reg[11]_i_33_n_5\ : STD_LOGIC;
  signal \blue_reg[11]_i_33_n_6\ : STD_LOGIC;
  signal \blue_reg[11]_i_33_n_7\ : STD_LOGIC;
  signal \blue_reg[11]_i_34_n_1\ : STD_LOGIC;
  signal \blue_reg[11]_i_34_n_2\ : STD_LOGIC;
  signal \blue_reg[11]_i_34_n_3\ : STD_LOGIC;
  signal \blue_reg[11]_i_34_n_4\ : STD_LOGIC;
  signal \blue_reg[11]_i_34_n_5\ : STD_LOGIC;
  signal \blue_reg[11]_i_34_n_6\ : STD_LOGIC;
  signal \blue_reg[11]_i_34_n_7\ : STD_LOGIC;
  signal \blue_reg[11]_i_35_n_0\ : STD_LOGIC;
  signal \blue_reg[11]_i_35_n_1\ : STD_LOGIC;
  signal \blue_reg[11]_i_35_n_2\ : STD_LOGIC;
  signal \blue_reg[11]_i_35_n_3\ : STD_LOGIC;
  signal \blue_reg[11]_i_35_n_4\ : STD_LOGIC;
  signal \blue_reg[11]_i_35_n_5\ : STD_LOGIC;
  signal \blue_reg[11]_i_35_n_6\ : STD_LOGIC;
  signal \blue_reg[11]_i_35_n_7\ : STD_LOGIC;
  signal \blue_reg[11]_i_38_n_0\ : STD_LOGIC;
  signal \blue_reg[11]_i_38_n_1\ : STD_LOGIC;
  signal \blue_reg[11]_i_38_n_2\ : STD_LOGIC;
  signal \blue_reg[11]_i_38_n_3\ : STD_LOGIC;
  signal \blue_reg[11]_i_38_n_4\ : STD_LOGIC;
  signal \blue_reg[11]_i_38_n_5\ : STD_LOGIC;
  signal \blue_reg[11]_i_38_n_6\ : STD_LOGIC;
  signal \blue_reg[11]_i_38_n_7\ : STD_LOGIC;
  signal \blue_reg[11]_i_80_n_0\ : STD_LOGIC;
  signal \blue_reg[11]_i_80_n_1\ : STD_LOGIC;
  signal \blue_reg[11]_i_80_n_2\ : STD_LOGIC;
  signal \blue_reg[11]_i_80_n_3\ : STD_LOGIC;
  signal \blue_reg[11]_i_80_n_4\ : STD_LOGIC;
  signal \blue_reg[11]_i_80_n_5\ : STD_LOGIC;
  signal \blue_reg[11]_i_80_n_6\ : STD_LOGIC;
  signal \blue_reg[11]_i_80_n_7\ : STD_LOGIC;
  signal \blue_reg[11]_i_81_n_0\ : STD_LOGIC;
  signal \blue_reg[11]_i_81_n_1\ : STD_LOGIC;
  signal \blue_reg[11]_i_81_n_2\ : STD_LOGIC;
  signal \blue_reg[11]_i_81_n_3\ : STD_LOGIC;
  signal \blue_reg[11]_i_81_n_4\ : STD_LOGIC;
  signal \blue_reg[11]_i_81_n_5\ : STD_LOGIC;
  signal \blue_reg[11]_i_81_n_6\ : STD_LOGIC;
  signal \blue_reg[11]_i_81_n_7\ : STD_LOGIC;
  signal \blue_reg[11]_i_84_n_0\ : STD_LOGIC;
  signal \blue_reg[11]_i_84_n_1\ : STD_LOGIC;
  signal \blue_reg[11]_i_84_n_2\ : STD_LOGIC;
  signal \blue_reg[11]_i_84_n_3\ : STD_LOGIC;
  signal \blue_reg[11]_i_84_n_4\ : STD_LOGIC;
  signal \blue_reg[11]_i_84_n_5\ : STD_LOGIC;
  signal \blue_reg[11]_i_84_n_6\ : STD_LOGIC;
  signal \blue_reg[11]_i_84_n_7\ : STD_LOGIC;
  signal \blue_reg[11]_i_9_n_0\ : STD_LOGIC;
  signal \blue_reg[11]_i_9_n_1\ : STD_LOGIC;
  signal \blue_reg[11]_i_9_n_2\ : STD_LOGIC;
  signal \blue_reg[11]_i_9_n_3\ : STD_LOGIC;
  signal \blue_reg[11]_i_9_n_4\ : STD_LOGIC;
  signal \blue_reg[11]_i_9_n_5\ : STD_LOGIC;
  signal \blue_reg[11]_i_9_n_6\ : STD_LOGIC;
  signal \blue_reg[11]_i_9_n_7\ : STD_LOGIC;
  signal \blue_reg[15]_i_15_n_0\ : STD_LOGIC;
  signal \blue_reg[15]_i_15_n_1\ : STD_LOGIC;
  signal \blue_reg[15]_i_15_n_2\ : STD_LOGIC;
  signal \blue_reg[15]_i_15_n_3\ : STD_LOGIC;
  signal \blue_reg[15]_i_15_n_4\ : STD_LOGIC;
  signal \blue_reg[15]_i_15_n_5\ : STD_LOGIC;
  signal \blue_reg[15]_i_15_n_6\ : STD_LOGIC;
  signal \blue_reg[15]_i_15_n_7\ : STD_LOGIC;
  signal \blue_reg[15]_i_26_n_0\ : STD_LOGIC;
  signal \blue_reg[15]_i_26_n_1\ : STD_LOGIC;
  signal \blue_reg[15]_i_26_n_2\ : STD_LOGIC;
  signal \blue_reg[15]_i_26_n_3\ : STD_LOGIC;
  signal \blue_reg[15]_i_26_n_4\ : STD_LOGIC;
  signal \blue_reg[15]_i_26_n_5\ : STD_LOGIC;
  signal \blue_reg[15]_i_26_n_6\ : STD_LOGIC;
  signal \blue_reg[15]_i_26_n_7\ : STD_LOGIC;
  signal \blue_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \blue_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \blue_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \blue_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \blue_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \blue_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \blue_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \blue_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \blue_reg[15]_i_43_n_0\ : STD_LOGIC;
  signal \blue_reg[15]_i_43_n_1\ : STD_LOGIC;
  signal \blue_reg[15]_i_43_n_2\ : STD_LOGIC;
  signal \blue_reg[15]_i_43_n_3\ : STD_LOGIC;
  signal \blue_reg[15]_i_43_n_4\ : STD_LOGIC;
  signal \blue_reg[15]_i_43_n_5\ : STD_LOGIC;
  signal \blue_reg[15]_i_43_n_6\ : STD_LOGIC;
  signal \blue_reg[15]_i_43_n_7\ : STD_LOGIC;
  signal \blue_reg[15]_i_44_n_0\ : STD_LOGIC;
  signal \blue_reg[15]_i_44_n_1\ : STD_LOGIC;
  signal \blue_reg[15]_i_44_n_2\ : STD_LOGIC;
  signal \blue_reg[15]_i_44_n_3\ : STD_LOGIC;
  signal \blue_reg[15]_i_44_n_4\ : STD_LOGIC;
  signal \blue_reg[15]_i_44_n_5\ : STD_LOGIC;
  signal \blue_reg[15]_i_44_n_6\ : STD_LOGIC;
  signal \blue_reg[15]_i_44_n_7\ : STD_LOGIC;
  signal \blue_reg[19]_i_15_n_0\ : STD_LOGIC;
  signal \blue_reg[19]_i_15_n_1\ : STD_LOGIC;
  signal \blue_reg[19]_i_15_n_2\ : STD_LOGIC;
  signal \blue_reg[19]_i_15_n_3\ : STD_LOGIC;
  signal \blue_reg[19]_i_15_n_4\ : STD_LOGIC;
  signal \blue_reg[19]_i_15_n_5\ : STD_LOGIC;
  signal \blue_reg[19]_i_15_n_6\ : STD_LOGIC;
  signal \blue_reg[19]_i_15_n_7\ : STD_LOGIC;
  signal \blue_reg[19]_i_24_n_0\ : STD_LOGIC;
  signal \blue_reg[19]_i_24_n_1\ : STD_LOGIC;
  signal \blue_reg[19]_i_24_n_2\ : STD_LOGIC;
  signal \blue_reg[19]_i_24_n_3\ : STD_LOGIC;
  signal \blue_reg[19]_i_24_n_4\ : STD_LOGIC;
  signal \blue_reg[19]_i_24_n_5\ : STD_LOGIC;
  signal \blue_reg[19]_i_24_n_6\ : STD_LOGIC;
  signal \blue_reg[19]_i_24_n_7\ : STD_LOGIC;
  signal \blue_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \blue_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \blue_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \blue_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \blue_reg[19]_i_2_n_4\ : STD_LOGIC;
  signal \blue_reg[19]_i_2_n_5\ : STD_LOGIC;
  signal \blue_reg[19]_i_2_n_6\ : STD_LOGIC;
  signal \blue_reg[19]_i_2_n_7\ : STD_LOGIC;
  signal \blue_reg[19]_i_48_n_0\ : STD_LOGIC;
  signal \blue_reg[19]_i_48_n_1\ : STD_LOGIC;
  signal \blue_reg[19]_i_48_n_2\ : STD_LOGIC;
  signal \blue_reg[19]_i_48_n_3\ : STD_LOGIC;
  signal \blue_reg[19]_i_48_n_4\ : STD_LOGIC;
  signal \blue_reg[19]_i_48_n_5\ : STD_LOGIC;
  signal \blue_reg[19]_i_48_n_6\ : STD_LOGIC;
  signal \blue_reg[19]_i_48_n_7\ : STD_LOGIC;
  signal \blue_reg[19]_i_49_n_0\ : STD_LOGIC;
  signal \blue_reg[19]_i_49_n_1\ : STD_LOGIC;
  signal \blue_reg[19]_i_49_n_2\ : STD_LOGIC;
  signal \blue_reg[19]_i_49_n_3\ : STD_LOGIC;
  signal \blue_reg[19]_i_49_n_4\ : STD_LOGIC;
  signal \blue_reg[19]_i_49_n_5\ : STD_LOGIC;
  signal \blue_reg[19]_i_49_n_6\ : STD_LOGIC;
  signal \blue_reg[19]_i_49_n_7\ : STD_LOGIC;
  signal \blue_reg[23]_i_15_n_0\ : STD_LOGIC;
  signal \blue_reg[23]_i_15_n_1\ : STD_LOGIC;
  signal \blue_reg[23]_i_15_n_2\ : STD_LOGIC;
  signal \blue_reg[23]_i_15_n_3\ : STD_LOGIC;
  signal \blue_reg[23]_i_15_n_4\ : STD_LOGIC;
  signal \blue_reg[23]_i_15_n_5\ : STD_LOGIC;
  signal \blue_reg[23]_i_15_n_6\ : STD_LOGIC;
  signal \blue_reg[23]_i_15_n_7\ : STD_LOGIC;
  signal \blue_reg[23]_i_24_n_0\ : STD_LOGIC;
  signal \blue_reg[23]_i_24_n_1\ : STD_LOGIC;
  signal \blue_reg[23]_i_24_n_2\ : STD_LOGIC;
  signal \blue_reg[23]_i_24_n_3\ : STD_LOGIC;
  signal \blue_reg[23]_i_24_n_4\ : STD_LOGIC;
  signal \blue_reg[23]_i_24_n_5\ : STD_LOGIC;
  signal \blue_reg[23]_i_24_n_6\ : STD_LOGIC;
  signal \blue_reg[23]_i_24_n_7\ : STD_LOGIC;
  signal \blue_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \blue_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \blue_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \blue_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \blue_reg[23]_i_2_n_4\ : STD_LOGIC;
  signal \blue_reg[23]_i_2_n_5\ : STD_LOGIC;
  signal \blue_reg[23]_i_2_n_6\ : STD_LOGIC;
  signal \blue_reg[23]_i_2_n_7\ : STD_LOGIC;
  signal \blue_reg[27]_i_15_n_0\ : STD_LOGIC;
  signal \blue_reg[27]_i_15_n_1\ : STD_LOGIC;
  signal \blue_reg[27]_i_15_n_2\ : STD_LOGIC;
  signal \blue_reg[27]_i_15_n_3\ : STD_LOGIC;
  signal \blue_reg[27]_i_15_n_4\ : STD_LOGIC;
  signal \blue_reg[27]_i_15_n_5\ : STD_LOGIC;
  signal \blue_reg[27]_i_15_n_6\ : STD_LOGIC;
  signal \blue_reg[27]_i_15_n_7\ : STD_LOGIC;
  signal \blue_reg[27]_i_24_n_0\ : STD_LOGIC;
  signal \blue_reg[27]_i_24_n_1\ : STD_LOGIC;
  signal \blue_reg[27]_i_24_n_2\ : STD_LOGIC;
  signal \blue_reg[27]_i_24_n_3\ : STD_LOGIC;
  signal \blue_reg[27]_i_24_n_4\ : STD_LOGIC;
  signal \blue_reg[27]_i_24_n_5\ : STD_LOGIC;
  signal \blue_reg[27]_i_24_n_6\ : STD_LOGIC;
  signal \blue_reg[27]_i_24_n_7\ : STD_LOGIC;
  signal \blue_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \blue_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \blue_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \blue_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \blue_reg[27]_i_2_n_4\ : STD_LOGIC;
  signal \blue_reg[27]_i_2_n_5\ : STD_LOGIC;
  signal \blue_reg[27]_i_2_n_6\ : STD_LOGIC;
  signal \blue_reg[27]_i_2_n_7\ : STD_LOGIC;
  signal \blue_reg[31]_i_111_n_1\ : STD_LOGIC;
  signal \blue_reg[31]_i_111_n_2\ : STD_LOGIC;
  signal \blue_reg[31]_i_111_n_3\ : STD_LOGIC;
  signal \blue_reg[31]_i_111_n_4\ : STD_LOGIC;
  signal \blue_reg[31]_i_111_n_5\ : STD_LOGIC;
  signal \blue_reg[31]_i_111_n_6\ : STD_LOGIC;
  signal \blue_reg[31]_i_111_n_7\ : STD_LOGIC;
  signal \blue_reg[31]_i_112_n_1\ : STD_LOGIC;
  signal \blue_reg[31]_i_112_n_2\ : STD_LOGIC;
  signal \blue_reg[31]_i_112_n_3\ : STD_LOGIC;
  signal \blue_reg[31]_i_112_n_4\ : STD_LOGIC;
  signal \blue_reg[31]_i_112_n_5\ : STD_LOGIC;
  signal \blue_reg[31]_i_112_n_6\ : STD_LOGIC;
  signal \blue_reg[31]_i_112_n_7\ : STD_LOGIC;
  signal \blue_reg[31]_i_16_n_0\ : STD_LOGIC;
  signal \blue_reg[31]_i_16_n_1\ : STD_LOGIC;
  signal \blue_reg[31]_i_16_n_2\ : STD_LOGIC;
  signal \blue_reg[31]_i_16_n_3\ : STD_LOGIC;
  signal \blue_reg[31]_i_16_n_4\ : STD_LOGIC;
  signal \blue_reg[31]_i_16_n_5\ : STD_LOGIC;
  signal \blue_reg[31]_i_16_n_6\ : STD_LOGIC;
  signal \blue_reg[31]_i_16_n_7\ : STD_LOGIC;
  signal \blue_reg[31]_i_18_n_0\ : STD_LOGIC;
  signal \blue_reg[31]_i_18_n_1\ : STD_LOGIC;
  signal \blue_reg[31]_i_18_n_2\ : STD_LOGIC;
  signal \blue_reg[31]_i_18_n_3\ : STD_LOGIC;
  signal \blue_reg[31]_i_18_n_4\ : STD_LOGIC;
  signal \blue_reg[31]_i_18_n_5\ : STD_LOGIC;
  signal \blue_reg[31]_i_18_n_6\ : STD_LOGIC;
  signal \blue_reg[31]_i_18_n_7\ : STD_LOGIC;
  signal \blue_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \blue_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \blue_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \blue_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \blue_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \blue_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \blue_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \blue_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \blue_reg[31]_i_37_n_1\ : STD_LOGIC;
  signal \blue_reg[31]_i_37_n_2\ : STD_LOGIC;
  signal \blue_reg[31]_i_37_n_3\ : STD_LOGIC;
  signal \blue_reg[31]_i_37_n_4\ : STD_LOGIC;
  signal \blue_reg[31]_i_37_n_5\ : STD_LOGIC;
  signal \blue_reg[31]_i_37_n_6\ : STD_LOGIC;
  signal \blue_reg[31]_i_37_n_7\ : STD_LOGIC;
  signal \blue_reg[31]_i_39_n_0\ : STD_LOGIC;
  signal \blue_reg[31]_i_39_n_1\ : STD_LOGIC;
  signal \blue_reg[31]_i_39_n_2\ : STD_LOGIC;
  signal \blue_reg[31]_i_39_n_3\ : STD_LOGIC;
  signal \blue_reg[31]_i_39_n_4\ : STD_LOGIC;
  signal \blue_reg[31]_i_39_n_5\ : STD_LOGIC;
  signal \blue_reg[31]_i_39_n_6\ : STD_LOGIC;
  signal \blue_reg[31]_i_39_n_7\ : STD_LOGIC;
  signal \blue_reg[31]_i_41_n_0\ : STD_LOGIC;
  signal \blue_reg[31]_i_41_n_1\ : STD_LOGIC;
  signal \blue_reg[31]_i_41_n_2\ : STD_LOGIC;
  signal \blue_reg[31]_i_41_n_3\ : STD_LOGIC;
  signal \blue_reg[31]_i_41_n_4\ : STD_LOGIC;
  signal \blue_reg[31]_i_41_n_5\ : STD_LOGIC;
  signal \blue_reg[31]_i_41_n_6\ : STD_LOGIC;
  signal \blue_reg[31]_i_41_n_7\ : STD_LOGIC;
  signal \blue_reg[31]_i_42_n_1\ : STD_LOGIC;
  signal \blue_reg[31]_i_42_n_2\ : STD_LOGIC;
  signal \blue_reg[31]_i_42_n_3\ : STD_LOGIC;
  signal \blue_reg[31]_i_42_n_4\ : STD_LOGIC;
  signal \blue_reg[31]_i_42_n_5\ : STD_LOGIC;
  signal \blue_reg[31]_i_42_n_6\ : STD_LOGIC;
  signal \blue_reg[31]_i_42_n_7\ : STD_LOGIC;
  signal \blue_reg[31]_i_43_n_0\ : STD_LOGIC;
  signal \blue_reg[31]_i_43_n_1\ : STD_LOGIC;
  signal \blue_reg[31]_i_43_n_2\ : STD_LOGIC;
  signal \blue_reg[31]_i_43_n_3\ : STD_LOGIC;
  signal \blue_reg[31]_i_43_n_4\ : STD_LOGIC;
  signal \blue_reg[31]_i_43_n_5\ : STD_LOGIC;
  signal \blue_reg[31]_i_43_n_6\ : STD_LOGIC;
  signal \blue_reg[31]_i_43_n_7\ : STD_LOGIC;
  signal \blue_reg[31]_i_77_n_1\ : STD_LOGIC;
  signal \blue_reg[31]_i_77_n_2\ : STD_LOGIC;
  signal \blue_reg[31]_i_77_n_3\ : STD_LOGIC;
  signal \blue_reg[31]_i_77_n_4\ : STD_LOGIC;
  signal \blue_reg[31]_i_77_n_5\ : STD_LOGIC;
  signal \blue_reg[31]_i_77_n_6\ : STD_LOGIC;
  signal \blue_reg[31]_i_77_n_7\ : STD_LOGIC;
  signal \blue_reg[31]_i_82_n_1\ : STD_LOGIC;
  signal \blue_reg[31]_i_82_n_2\ : STD_LOGIC;
  signal \blue_reg[31]_i_82_n_3\ : STD_LOGIC;
  signal \blue_reg[31]_i_82_n_4\ : STD_LOGIC;
  signal \blue_reg[31]_i_82_n_5\ : STD_LOGIC;
  signal \blue_reg[31]_i_82_n_6\ : STD_LOGIC;
  signal \blue_reg[31]_i_82_n_7\ : STD_LOGIC;
  signal \blue_reg[32]_i_3_n_7\ : STD_LOGIC;
  signal \blue_reg[32]_i_5_n_7\ : STD_LOGIC;
  signal \blue_reg[32]_i_7_n_7\ : STD_LOGIC;
  signal \blue_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_11_n_1\ : STD_LOGIC;
  signal \blue_reg[3]_i_11_n_2\ : STD_LOGIC;
  signal \blue_reg[3]_i_11_n_3\ : STD_LOGIC;
  signal \blue_reg[3]_i_11_n_4\ : STD_LOGIC;
  signal \blue_reg[3]_i_11_n_5\ : STD_LOGIC;
  signal \blue_reg[3]_i_11_n_6\ : STD_LOGIC;
  signal \blue_reg[3]_i_11_n_7\ : STD_LOGIC;
  signal \green[11]_i_100_n_0\ : STD_LOGIC;
  signal \green[11]_i_101_n_0\ : STD_LOGIC;
  signal \green[11]_i_103_n_0\ : STD_LOGIC;
  signal \green[11]_i_104_n_0\ : STD_LOGIC;
  signal \green[11]_i_105_n_0\ : STD_LOGIC;
  signal \green[11]_i_108_n_0\ : STD_LOGIC;
  signal \green[11]_i_109_n_0\ : STD_LOGIC;
  signal \green[11]_i_10_n_0\ : STD_LOGIC;
  signal \green[11]_i_110_n_0\ : STD_LOGIC;
  signal \green[11]_i_112_n_0\ : STD_LOGIC;
  signal \green[11]_i_113_n_0\ : STD_LOGIC;
  signal \green[11]_i_114_n_0\ : STD_LOGIC;
  signal \green[11]_i_115_n_0\ : STD_LOGIC;
  signal \green[11]_i_116_n_0\ : STD_LOGIC;
  signal \green[11]_i_117_n_0\ : STD_LOGIC;
  signal \green[11]_i_118_n_0\ : STD_LOGIC;
  signal \green[11]_i_11_n_0\ : STD_LOGIC;
  signal \green[11]_i_12_n_0\ : STD_LOGIC;
  signal \green[11]_i_13_n_0\ : STD_LOGIC;
  signal \green[11]_i_14_n_0\ : STD_LOGIC;
  signal \green[11]_i_15_n_0\ : STD_LOGIC;
  signal \green[11]_i_16_n_0\ : STD_LOGIC;
  signal \green[11]_i_17_n_0\ : STD_LOGIC;
  signal \green[11]_i_18_n_0\ : STD_LOGIC;
  signal \green[11]_i_19_n_0\ : STD_LOGIC;
  signal \green[11]_i_20_n_0\ : STD_LOGIC;
  signal \green[11]_i_21_n_0\ : STD_LOGIC;
  signal \green[11]_i_22_n_0\ : STD_LOGIC;
  signal \green[11]_i_23_n_0\ : STD_LOGIC;
  signal \green[11]_i_24_n_0\ : STD_LOGIC;
  signal \green[11]_i_25_n_0\ : STD_LOGIC;
  signal \green[11]_i_26_n_0\ : STD_LOGIC;
  signal \green[11]_i_27_n_0\ : STD_LOGIC;
  signal \green[11]_i_28_n_0\ : STD_LOGIC;
  signal \green[11]_i_29_n_0\ : STD_LOGIC;
  signal \green[11]_i_30_n_0\ : STD_LOGIC;
  signal \green[11]_i_39_n_0\ : STD_LOGIC;
  signal \green[11]_i_40_n_0\ : STD_LOGIC;
  signal \green[11]_i_41_n_0\ : STD_LOGIC;
  signal \green[11]_i_42_n_0\ : STD_LOGIC;
  signal \green[11]_i_43_n_0\ : STD_LOGIC;
  signal \green[11]_i_44_n_0\ : STD_LOGIC;
  signal \green[11]_i_45_n_0\ : STD_LOGIC;
  signal \green[11]_i_46_n_0\ : STD_LOGIC;
  signal \green[11]_i_47_n_0\ : STD_LOGIC;
  signal \green[11]_i_48_n_0\ : STD_LOGIC;
  signal \green[11]_i_49_n_0\ : STD_LOGIC;
  signal \green[11]_i_50_n_0\ : STD_LOGIC;
  signal \green[11]_i_51_n_0\ : STD_LOGIC;
  signal \green[11]_i_52_n_0\ : STD_LOGIC;
  signal \green[11]_i_53_n_0\ : STD_LOGIC;
  signal \green[11]_i_54_n_0\ : STD_LOGIC;
  signal \green[11]_i_55_n_0\ : STD_LOGIC;
  signal \green[11]_i_56_n_0\ : STD_LOGIC;
  signal \green[11]_i_57_n_0\ : STD_LOGIC;
  signal \green[11]_i_59_n_0\ : STD_LOGIC;
  signal \green[11]_i_60_n_0\ : STD_LOGIC;
  signal \green[11]_i_61_n_0\ : STD_LOGIC;
  signal \green[11]_i_62_n_0\ : STD_LOGIC;
  signal \green[11]_i_64_n_0\ : STD_LOGIC;
  signal \green[11]_i_65_n_0\ : STD_LOGIC;
  signal \green[11]_i_66_n_0\ : STD_LOGIC;
  signal \green[11]_i_69_n_0\ : STD_LOGIC;
  signal \green[11]_i_70_n_0\ : STD_LOGIC;
  signal \green[11]_i_71_n_0\ : STD_LOGIC;
  signal \green[11]_i_73_n_0\ : STD_LOGIC;
  signal \green[11]_i_74_n_0\ : STD_LOGIC;
  signal \green[11]_i_75_n_0\ : STD_LOGIC;
  signal \green[11]_i_76_n_0\ : STD_LOGIC;
  signal \green[11]_i_77_n_0\ : STD_LOGIC;
  signal \green[11]_i_78_n_0\ : STD_LOGIC;
  signal \green[11]_i_79_n_0\ : STD_LOGIC;
  signal \green[11]_i_93_n_0\ : STD_LOGIC;
  signal \green[11]_i_94_n_0\ : STD_LOGIC;
  signal \green[11]_i_95_n_0\ : STD_LOGIC;
  signal \green[11]_i_96_n_0\ : STD_LOGIC;
  signal \green[11]_i_98_n_0\ : STD_LOGIC;
  signal \green[11]_i_99_n_0\ : STD_LOGIC;
  signal \green[15]_i_10_n_0\ : STD_LOGIC;
  signal \green[15]_i_11_n_0\ : STD_LOGIC;
  signal \green[15]_i_12_n_0\ : STD_LOGIC;
  signal \green[15]_i_13_n_0\ : STD_LOGIC;
  signal \green[15]_i_14_n_0\ : STD_LOGIC;
  signal \green[15]_i_16_n_0\ : STD_LOGIC;
  signal \green[15]_i_17_n_0\ : STD_LOGIC;
  signal \green[15]_i_18_n_0\ : STD_LOGIC;
  signal \green[15]_i_19_n_0\ : STD_LOGIC;
  signal \green[15]_i_20_n_0\ : STD_LOGIC;
  signal \green[15]_i_21_n_0\ : STD_LOGIC;
  signal \green[15]_i_22_n_0\ : STD_LOGIC;
  signal \green[15]_i_23_n_0\ : STD_LOGIC;
  signal \green[15]_i_27_n_0\ : STD_LOGIC;
  signal \green[15]_i_28_n_0\ : STD_LOGIC;
  signal \green[15]_i_29_n_0\ : STD_LOGIC;
  signal \green[15]_i_30_n_0\ : STD_LOGIC;
  signal \green[15]_i_31_n_0\ : STD_LOGIC;
  signal \green[15]_i_32_n_0\ : STD_LOGIC;
  signal \green[15]_i_33_n_0\ : STD_LOGIC;
  signal \green[15]_i_34_n_0\ : STD_LOGIC;
  signal \green[15]_i_35_n_0\ : STD_LOGIC;
  signal \green[15]_i_36_n_0\ : STD_LOGIC;
  signal \green[15]_i_37_n_0\ : STD_LOGIC;
  signal \green[15]_i_38_n_0\ : STD_LOGIC;
  signal \green[15]_i_39_n_0\ : STD_LOGIC;
  signal \green[15]_i_40_n_0\ : STD_LOGIC;
  signal \green[15]_i_41_n_0\ : STD_LOGIC;
  signal \green[15]_i_42_n_0\ : STD_LOGIC;
  signal \green[15]_i_49_n_0\ : STD_LOGIC;
  signal \green[15]_i_50_n_0\ : STD_LOGIC;
  signal \green[15]_i_51_n_0\ : STD_LOGIC;
  signal \green[15]_i_52_n_0\ : STD_LOGIC;
  signal \green[15]_i_54_n_0\ : STD_LOGIC;
  signal \green[15]_i_55_n_0\ : STD_LOGIC;
  signal \green[15]_i_56_n_0\ : STD_LOGIC;
  signal \green[15]_i_57_n_0\ : STD_LOGIC;
  signal \green[15]_i_59_n_0\ : STD_LOGIC;
  signal \green[15]_i_60_n_0\ : STD_LOGIC;
  signal \green[15]_i_61_n_0\ : STD_LOGIC;
  signal \green[15]_i_64_n_0\ : STD_LOGIC;
  signal \green[15]_i_65_n_0\ : STD_LOGIC;
  signal \green[15]_i_66_n_0\ : STD_LOGIC;
  signal \green[15]_i_7_n_0\ : STD_LOGIC;
  signal \green[15]_i_8_n_0\ : STD_LOGIC;
  signal \green[15]_i_9_n_0\ : STD_LOGIC;
  signal \green[19]_i_10_n_0\ : STD_LOGIC;
  signal \green[19]_i_11_n_0\ : STD_LOGIC;
  signal \green[19]_i_12_n_0\ : STD_LOGIC;
  signal \green[19]_i_13_n_0\ : STD_LOGIC;
  signal \green[19]_i_14_n_0\ : STD_LOGIC;
  signal \green[19]_i_16_n_0\ : STD_LOGIC;
  signal \green[19]_i_17_n_0\ : STD_LOGIC;
  signal \green[19]_i_18_n_0\ : STD_LOGIC;
  signal \green[19]_i_19_n_0\ : STD_LOGIC;
  signal \green[19]_i_20_n_0\ : STD_LOGIC;
  signal \green[19]_i_21_n_0\ : STD_LOGIC;
  signal \green[19]_i_22_n_0\ : STD_LOGIC;
  signal \green[19]_i_23_n_0\ : STD_LOGIC;
  signal \green[19]_i_25_n_0\ : STD_LOGIC;
  signal \green[19]_i_26_n_0\ : STD_LOGIC;
  signal \green[19]_i_27_n_0\ : STD_LOGIC;
  signal \green[19]_i_28_n_0\ : STD_LOGIC;
  signal \green[19]_i_29_n_0\ : STD_LOGIC;
  signal \green[19]_i_30_n_0\ : STD_LOGIC;
  signal \green[19]_i_31_n_0\ : STD_LOGIC;
  signal \green[19]_i_32_n_0\ : STD_LOGIC;
  signal \green[19]_i_36_n_0\ : STD_LOGIC;
  signal \green[19]_i_37_n_0\ : STD_LOGIC;
  signal \green[19]_i_38_n_0\ : STD_LOGIC;
  signal \green[19]_i_39_n_0\ : STD_LOGIC;
  signal \green[19]_i_40_n_0\ : STD_LOGIC;
  signal \green[19]_i_41_n_0\ : STD_LOGIC;
  signal \green[19]_i_42_n_0\ : STD_LOGIC;
  signal \green[19]_i_43_n_0\ : STD_LOGIC;
  signal \green[19]_i_52_n_0\ : STD_LOGIC;
  signal \green[19]_i_53_n_0\ : STD_LOGIC;
  signal \green[19]_i_54_n_0\ : STD_LOGIC;
  signal \green[19]_i_55_n_0\ : STD_LOGIC;
  signal \green[19]_i_57_n_0\ : STD_LOGIC;
  signal \green[19]_i_58_n_0\ : STD_LOGIC;
  signal \green[19]_i_59_n_0\ : STD_LOGIC;
  signal \green[19]_i_60_n_0\ : STD_LOGIC;
  signal \green[19]_i_63_n_0\ : STD_LOGIC;
  signal \green[19]_i_64_n_0\ : STD_LOGIC;
  signal \green[19]_i_7_n_0\ : STD_LOGIC;
  signal \green[19]_i_8_n_0\ : STD_LOGIC;
  signal \green[19]_i_9_n_0\ : STD_LOGIC;
  signal \green[23]_i_10_n_0\ : STD_LOGIC;
  signal \green[23]_i_11_n_0\ : STD_LOGIC;
  signal \green[23]_i_12_n_0\ : STD_LOGIC;
  signal \green[23]_i_13_n_0\ : STD_LOGIC;
  signal \green[23]_i_14_n_0\ : STD_LOGIC;
  signal \green[23]_i_16_n_0\ : STD_LOGIC;
  signal \green[23]_i_17_n_0\ : STD_LOGIC;
  signal \green[23]_i_18_n_0\ : STD_LOGIC;
  signal \green[23]_i_19_n_0\ : STD_LOGIC;
  signal \green[23]_i_20_n_0\ : STD_LOGIC;
  signal \green[23]_i_21_n_0\ : STD_LOGIC;
  signal \green[23]_i_22_n_0\ : STD_LOGIC;
  signal \green[23]_i_23_n_0\ : STD_LOGIC;
  signal \green[23]_i_25_n_0\ : STD_LOGIC;
  signal \green[23]_i_26_n_0\ : STD_LOGIC;
  signal \green[23]_i_27_n_0\ : STD_LOGIC;
  signal \green[23]_i_28_n_0\ : STD_LOGIC;
  signal \green[23]_i_29_n_0\ : STD_LOGIC;
  signal \green[23]_i_30_n_0\ : STD_LOGIC;
  signal \green[23]_i_31_n_0\ : STD_LOGIC;
  signal \green[23]_i_32_n_0\ : STD_LOGIC;
  signal \green[23]_i_7_n_0\ : STD_LOGIC;
  signal \green[23]_i_8_n_0\ : STD_LOGIC;
  signal \green[23]_i_9_n_0\ : STD_LOGIC;
  signal \green[27]_i_10_n_0\ : STD_LOGIC;
  signal \green[27]_i_11_n_0\ : STD_LOGIC;
  signal \green[27]_i_12_n_0\ : STD_LOGIC;
  signal \green[27]_i_13_n_0\ : STD_LOGIC;
  signal \green[27]_i_14_n_0\ : STD_LOGIC;
  signal \green[27]_i_16_n_0\ : STD_LOGIC;
  signal \green[27]_i_17_n_0\ : STD_LOGIC;
  signal \green[27]_i_18_n_0\ : STD_LOGIC;
  signal \green[27]_i_19_n_0\ : STD_LOGIC;
  signal \green[27]_i_20_n_0\ : STD_LOGIC;
  signal \green[27]_i_21_n_0\ : STD_LOGIC;
  signal \green[27]_i_22_n_0\ : STD_LOGIC;
  signal \green[27]_i_23_n_0\ : STD_LOGIC;
  signal \green[27]_i_25_n_0\ : STD_LOGIC;
  signal \green[27]_i_26_n_0\ : STD_LOGIC;
  signal \green[27]_i_27_n_0\ : STD_LOGIC;
  signal \green[27]_i_28_n_0\ : STD_LOGIC;
  signal \green[27]_i_29_n_0\ : STD_LOGIC;
  signal \green[27]_i_30_n_0\ : STD_LOGIC;
  signal \green[27]_i_31_n_0\ : STD_LOGIC;
  signal \green[27]_i_32_n_0\ : STD_LOGIC;
  signal \green[27]_i_7_n_0\ : STD_LOGIC;
  signal \green[27]_i_8_n_0\ : STD_LOGIC;
  signal \green[27]_i_9_n_0\ : STD_LOGIC;
  signal \green[31]_i_100_n_0\ : STD_LOGIC;
  signal \green[31]_i_101_n_0\ : STD_LOGIC;
  signal \green[31]_i_10_n_0\ : STD_LOGIC;
  signal \green[31]_i_114_n_0\ : STD_LOGIC;
  signal \green[31]_i_115_n_0\ : STD_LOGIC;
  signal \green[31]_i_116_n_0\ : STD_LOGIC;
  signal \green[31]_i_117_n_0\ : STD_LOGIC;
  signal \green[31]_i_118_n_0\ : STD_LOGIC;
  signal \green[31]_i_119_n_0\ : STD_LOGIC;
  signal \green[31]_i_11_n_0\ : STD_LOGIC;
  signal \green[31]_i_12_n_0\ : STD_LOGIC;
  signal \green[31]_i_13_n_0\ : STD_LOGIC;
  signal \green[31]_i_14_n_0\ : STD_LOGIC;
  signal \green[31]_i_19_n_0\ : STD_LOGIC;
  signal \green[31]_i_20_n_0\ : STD_LOGIC;
  signal \green[31]_i_21_n_0\ : STD_LOGIC;
  signal \green[31]_i_22_n_0\ : STD_LOGIC;
  signal \green[31]_i_23_n_0\ : STD_LOGIC;
  signal \green[31]_i_24_n_0\ : STD_LOGIC;
  signal \green[31]_i_25_n_0\ : STD_LOGIC;
  signal \green[31]_i_26_n_0\ : STD_LOGIC;
  signal \green[31]_i_27_n_0\ : STD_LOGIC;
  signal \green[31]_i_28_n_0\ : STD_LOGIC;
  signal \green[31]_i_29_n_0\ : STD_LOGIC;
  signal \green[31]_i_30_n_0\ : STD_LOGIC;
  signal \green[31]_i_31_n_0\ : STD_LOGIC;
  signal \green[31]_i_32_n_0\ : STD_LOGIC;
  signal \green[31]_i_33_n_0\ : STD_LOGIC;
  signal \green[31]_i_34_n_0\ : STD_LOGIC;
  signal \green[31]_i_35_n_0\ : STD_LOGIC;
  signal \green[31]_i_36_n_0\ : STD_LOGIC;
  signal \green[31]_i_44_n_0\ : STD_LOGIC;
  signal \green[31]_i_45_n_0\ : STD_LOGIC;
  signal \green[31]_i_46_n_0\ : STD_LOGIC;
  signal \green[31]_i_47_n_0\ : STD_LOGIC;
  signal \green[31]_i_48_n_0\ : STD_LOGIC;
  signal \green[31]_i_49_n_0\ : STD_LOGIC;
  signal \green[31]_i_50_n_0\ : STD_LOGIC;
  signal \green[31]_i_51_n_0\ : STD_LOGIC;
  signal \green[31]_i_52_n_0\ : STD_LOGIC;
  signal \green[31]_i_53_n_0\ : STD_LOGIC;
  signal \green[31]_i_54_n_0\ : STD_LOGIC;
  signal \green[31]_i_55_n_0\ : STD_LOGIC;
  signal \green[31]_i_56_n_0\ : STD_LOGIC;
  signal \green[31]_i_57_n_0\ : STD_LOGIC;
  signal \green[31]_i_58_n_0\ : STD_LOGIC;
  signal \green[31]_i_59_n_0\ : STD_LOGIC;
  signal \green[31]_i_60_n_0\ : STD_LOGIC;
  signal \green[31]_i_61_n_0\ : STD_LOGIC;
  signal \green[31]_i_62_n_0\ : STD_LOGIC;
  signal \green[31]_i_63_n_0\ : STD_LOGIC;
  signal \green[31]_i_64_n_0\ : STD_LOGIC;
  signal \green[31]_i_65_n_0\ : STD_LOGIC;
  signal \green[31]_i_66_n_0\ : STD_LOGIC;
  signal \green[31]_i_67_n_0\ : STD_LOGIC;
  signal \green[31]_i_68_n_0\ : STD_LOGIC;
  signal \green[31]_i_69_n_0\ : STD_LOGIC;
  signal \green[31]_i_70_n_0\ : STD_LOGIC;
  signal \green[31]_i_71_n_0\ : STD_LOGIC;
  signal \green[31]_i_72_n_0\ : STD_LOGIC;
  signal \green[31]_i_73_n_0\ : STD_LOGIC;
  signal \green[31]_i_74_n_0\ : STD_LOGIC;
  signal \green[31]_i_75_n_0\ : STD_LOGIC;
  signal \green[31]_i_7_n_0\ : STD_LOGIC;
  signal \green[31]_i_86_n_0\ : STD_LOGIC;
  signal \green[31]_i_87_n_0\ : STD_LOGIC;
  signal \green[31]_i_88_n_0\ : STD_LOGIC;
  signal \green[31]_i_89_n_0\ : STD_LOGIC;
  signal \green[31]_i_8_n_0\ : STD_LOGIC;
  signal \green[31]_i_94_n_0\ : STD_LOGIC;
  signal \green[31]_i_99_n_0\ : STD_LOGIC;
  signal \green[31]_i_9_n_0\ : STD_LOGIC;
  signal \green[32]_i_4_n_0\ : STD_LOGIC;
  signal \green[32]_i_6_n_0\ : STD_LOGIC;
  signal \green[32]_i_8_n_0\ : STD_LOGIC;
  signal \green[3]_i_12_n_0\ : STD_LOGIC;
  signal \green[3]_i_13_n_0\ : STD_LOGIC;
  signal \green[3]_i_14_n_0\ : STD_LOGIC;
  signal \green[3]_i_15_n_0\ : STD_LOGIC;
  signal \green[3]_i_16_n_0\ : STD_LOGIC;
  signal \green[3]_i_17_n_0\ : STD_LOGIC;
  signal \green[3]_i_18_n_0\ : STD_LOGIC;
  signal \green[7]_i_10_n_0\ : STD_LOGIC;
  signal \green[7]_i_8_n_0\ : STD_LOGIC;
  signal \green[7]_i_9_n_0\ : STD_LOGIC;
  signal \green_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \green_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \green_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \green_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \green_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \green_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \green_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \green_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \green_reg[11]_i_33_n_0\ : STD_LOGIC;
  signal \green_reg[11]_i_33_n_1\ : STD_LOGIC;
  signal \green_reg[11]_i_33_n_2\ : STD_LOGIC;
  signal \green_reg[11]_i_33_n_3\ : STD_LOGIC;
  signal \green_reg[11]_i_33_n_4\ : STD_LOGIC;
  signal \green_reg[11]_i_33_n_5\ : STD_LOGIC;
  signal \green_reg[11]_i_33_n_6\ : STD_LOGIC;
  signal \green_reg[11]_i_33_n_7\ : STD_LOGIC;
  signal \green_reg[11]_i_34_n_2\ : STD_LOGIC;
  signal \green_reg[11]_i_34_n_3\ : STD_LOGIC;
  signal \green_reg[11]_i_34_n_4\ : STD_LOGIC;
  signal \green_reg[11]_i_35_n_0\ : STD_LOGIC;
  signal \green_reg[11]_i_35_n_1\ : STD_LOGIC;
  signal \green_reg[11]_i_35_n_2\ : STD_LOGIC;
  signal \green_reg[11]_i_35_n_3\ : STD_LOGIC;
  signal \green_reg[11]_i_38_n_0\ : STD_LOGIC;
  signal \green_reg[11]_i_38_n_1\ : STD_LOGIC;
  signal \green_reg[11]_i_38_n_2\ : STD_LOGIC;
  signal \green_reg[11]_i_38_n_3\ : STD_LOGIC;
  signal \green_reg[11]_i_38_n_4\ : STD_LOGIC;
  signal \green_reg[11]_i_38_n_5\ : STD_LOGIC;
  signal \green_reg[11]_i_38_n_6\ : STD_LOGIC;
  signal \green_reg[11]_i_38_n_7\ : STD_LOGIC;
  signal \green_reg[11]_i_80_n_0\ : STD_LOGIC;
  signal \green_reg[11]_i_80_n_1\ : STD_LOGIC;
  signal \green_reg[11]_i_80_n_2\ : STD_LOGIC;
  signal \green_reg[11]_i_80_n_3\ : STD_LOGIC;
  signal \green_reg[11]_i_80_n_4\ : STD_LOGIC;
  signal \green_reg[11]_i_80_n_5\ : STD_LOGIC;
  signal \green_reg[11]_i_80_n_6\ : STD_LOGIC;
  signal \green_reg[11]_i_80_n_7\ : STD_LOGIC;
  signal \green_reg[11]_i_81_n_0\ : STD_LOGIC;
  signal \green_reg[11]_i_81_n_1\ : STD_LOGIC;
  signal \green_reg[11]_i_81_n_2\ : STD_LOGIC;
  signal \green_reg[11]_i_81_n_3\ : STD_LOGIC;
  signal \green_reg[11]_i_81_n_4\ : STD_LOGIC;
  signal \green_reg[11]_i_81_n_5\ : STD_LOGIC;
  signal \green_reg[11]_i_81_n_6\ : STD_LOGIC;
  signal \green_reg[11]_i_81_n_7\ : STD_LOGIC;
  signal \green_reg[11]_i_84_n_0\ : STD_LOGIC;
  signal \green_reg[11]_i_84_n_1\ : STD_LOGIC;
  signal \green_reg[11]_i_84_n_2\ : STD_LOGIC;
  signal \green_reg[11]_i_84_n_3\ : STD_LOGIC;
  signal \green_reg[11]_i_84_n_4\ : STD_LOGIC;
  signal \green_reg[11]_i_84_n_5\ : STD_LOGIC;
  signal \green_reg[11]_i_84_n_6\ : STD_LOGIC;
  signal \green_reg[11]_i_84_n_7\ : STD_LOGIC;
  signal \green_reg[11]_i_9_n_0\ : STD_LOGIC;
  signal \green_reg[11]_i_9_n_1\ : STD_LOGIC;
  signal \green_reg[11]_i_9_n_2\ : STD_LOGIC;
  signal \green_reg[11]_i_9_n_3\ : STD_LOGIC;
  signal \green_reg[11]_i_9_n_4\ : STD_LOGIC;
  signal \green_reg[11]_i_9_n_5\ : STD_LOGIC;
  signal \green_reg[11]_i_9_n_6\ : STD_LOGIC;
  signal \green_reg[11]_i_9_n_7\ : STD_LOGIC;
  signal \green_reg[15]_i_15_n_0\ : STD_LOGIC;
  signal \green_reg[15]_i_15_n_1\ : STD_LOGIC;
  signal \green_reg[15]_i_15_n_2\ : STD_LOGIC;
  signal \green_reg[15]_i_15_n_3\ : STD_LOGIC;
  signal \green_reg[15]_i_15_n_4\ : STD_LOGIC;
  signal \green_reg[15]_i_15_n_5\ : STD_LOGIC;
  signal \green_reg[15]_i_15_n_6\ : STD_LOGIC;
  signal \green_reg[15]_i_15_n_7\ : STD_LOGIC;
  signal \green_reg[15]_i_26_n_0\ : STD_LOGIC;
  signal \green_reg[15]_i_26_n_1\ : STD_LOGIC;
  signal \green_reg[15]_i_26_n_2\ : STD_LOGIC;
  signal \green_reg[15]_i_26_n_3\ : STD_LOGIC;
  signal \green_reg[15]_i_26_n_4\ : STD_LOGIC;
  signal \green_reg[15]_i_26_n_5\ : STD_LOGIC;
  signal \green_reg[15]_i_26_n_6\ : STD_LOGIC;
  signal \green_reg[15]_i_26_n_7\ : STD_LOGIC;
  signal \green_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \green_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \green_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \green_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \green_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \green_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \green_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \green_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \green_reg[15]_i_43_n_0\ : STD_LOGIC;
  signal \green_reg[15]_i_43_n_1\ : STD_LOGIC;
  signal \green_reg[15]_i_43_n_2\ : STD_LOGIC;
  signal \green_reg[15]_i_43_n_3\ : STD_LOGIC;
  signal \green_reg[15]_i_43_n_4\ : STD_LOGIC;
  signal \green_reg[15]_i_43_n_5\ : STD_LOGIC;
  signal \green_reg[15]_i_43_n_6\ : STD_LOGIC;
  signal \green_reg[15]_i_43_n_7\ : STD_LOGIC;
  signal \green_reg[15]_i_44_n_0\ : STD_LOGIC;
  signal \green_reg[15]_i_44_n_1\ : STD_LOGIC;
  signal \green_reg[15]_i_44_n_2\ : STD_LOGIC;
  signal \green_reg[15]_i_44_n_3\ : STD_LOGIC;
  signal \green_reg[15]_i_44_n_4\ : STD_LOGIC;
  signal \green_reg[15]_i_44_n_5\ : STD_LOGIC;
  signal \green_reg[15]_i_44_n_6\ : STD_LOGIC;
  signal \green_reg[15]_i_44_n_7\ : STD_LOGIC;
  signal \green_reg[19]_i_15_n_0\ : STD_LOGIC;
  signal \green_reg[19]_i_15_n_1\ : STD_LOGIC;
  signal \green_reg[19]_i_15_n_2\ : STD_LOGIC;
  signal \green_reg[19]_i_15_n_3\ : STD_LOGIC;
  signal \green_reg[19]_i_15_n_4\ : STD_LOGIC;
  signal \green_reg[19]_i_15_n_5\ : STD_LOGIC;
  signal \green_reg[19]_i_15_n_6\ : STD_LOGIC;
  signal \green_reg[19]_i_15_n_7\ : STD_LOGIC;
  signal \green_reg[19]_i_24_n_0\ : STD_LOGIC;
  signal \green_reg[19]_i_24_n_1\ : STD_LOGIC;
  signal \green_reg[19]_i_24_n_2\ : STD_LOGIC;
  signal \green_reg[19]_i_24_n_3\ : STD_LOGIC;
  signal \green_reg[19]_i_24_n_4\ : STD_LOGIC;
  signal \green_reg[19]_i_24_n_5\ : STD_LOGIC;
  signal \green_reg[19]_i_24_n_6\ : STD_LOGIC;
  signal \green_reg[19]_i_24_n_7\ : STD_LOGIC;
  signal \green_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \green_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \green_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \green_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \green_reg[19]_i_2_n_4\ : STD_LOGIC;
  signal \green_reg[19]_i_2_n_5\ : STD_LOGIC;
  signal \green_reg[19]_i_2_n_6\ : STD_LOGIC;
  signal \green_reg[19]_i_2_n_7\ : STD_LOGIC;
  signal \green_reg[19]_i_48_n_0\ : STD_LOGIC;
  signal \green_reg[19]_i_48_n_1\ : STD_LOGIC;
  signal \green_reg[19]_i_48_n_2\ : STD_LOGIC;
  signal \green_reg[19]_i_48_n_3\ : STD_LOGIC;
  signal \green_reg[19]_i_49_n_0\ : STD_LOGIC;
  signal \green_reg[19]_i_49_n_1\ : STD_LOGIC;
  signal \green_reg[19]_i_49_n_2\ : STD_LOGIC;
  signal \green_reg[19]_i_49_n_3\ : STD_LOGIC;
  signal \green_reg[19]_i_49_n_4\ : STD_LOGIC;
  signal \green_reg[19]_i_49_n_5\ : STD_LOGIC;
  signal \green_reg[19]_i_49_n_6\ : STD_LOGIC;
  signal \green_reg[19]_i_49_n_7\ : STD_LOGIC;
  signal \green_reg[23]_i_15_n_0\ : STD_LOGIC;
  signal \green_reg[23]_i_15_n_1\ : STD_LOGIC;
  signal \green_reg[23]_i_15_n_2\ : STD_LOGIC;
  signal \green_reg[23]_i_15_n_3\ : STD_LOGIC;
  signal \green_reg[23]_i_15_n_4\ : STD_LOGIC;
  signal \green_reg[23]_i_15_n_5\ : STD_LOGIC;
  signal \green_reg[23]_i_15_n_6\ : STD_LOGIC;
  signal \green_reg[23]_i_15_n_7\ : STD_LOGIC;
  signal \green_reg[23]_i_24_n_0\ : STD_LOGIC;
  signal \green_reg[23]_i_24_n_1\ : STD_LOGIC;
  signal \green_reg[23]_i_24_n_2\ : STD_LOGIC;
  signal \green_reg[23]_i_24_n_3\ : STD_LOGIC;
  signal \green_reg[23]_i_24_n_4\ : STD_LOGIC;
  signal \green_reg[23]_i_24_n_5\ : STD_LOGIC;
  signal \green_reg[23]_i_24_n_6\ : STD_LOGIC;
  signal \green_reg[23]_i_24_n_7\ : STD_LOGIC;
  signal \green_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \green_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \green_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \green_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \green_reg[23]_i_2_n_4\ : STD_LOGIC;
  signal \green_reg[23]_i_2_n_5\ : STD_LOGIC;
  signal \green_reg[23]_i_2_n_6\ : STD_LOGIC;
  signal \green_reg[23]_i_2_n_7\ : STD_LOGIC;
  signal \green_reg[27]_i_15_n_0\ : STD_LOGIC;
  signal \green_reg[27]_i_15_n_1\ : STD_LOGIC;
  signal \green_reg[27]_i_15_n_2\ : STD_LOGIC;
  signal \green_reg[27]_i_15_n_3\ : STD_LOGIC;
  signal \green_reg[27]_i_15_n_4\ : STD_LOGIC;
  signal \green_reg[27]_i_15_n_5\ : STD_LOGIC;
  signal \green_reg[27]_i_15_n_6\ : STD_LOGIC;
  signal \green_reg[27]_i_15_n_7\ : STD_LOGIC;
  signal \green_reg[27]_i_24_n_0\ : STD_LOGIC;
  signal \green_reg[27]_i_24_n_1\ : STD_LOGIC;
  signal \green_reg[27]_i_24_n_2\ : STD_LOGIC;
  signal \green_reg[27]_i_24_n_3\ : STD_LOGIC;
  signal \green_reg[27]_i_24_n_4\ : STD_LOGIC;
  signal \green_reg[27]_i_24_n_5\ : STD_LOGIC;
  signal \green_reg[27]_i_24_n_6\ : STD_LOGIC;
  signal \green_reg[27]_i_24_n_7\ : STD_LOGIC;
  signal \green_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \green_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \green_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \green_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \green_reg[27]_i_2_n_4\ : STD_LOGIC;
  signal \green_reg[27]_i_2_n_5\ : STD_LOGIC;
  signal \green_reg[27]_i_2_n_6\ : STD_LOGIC;
  signal \green_reg[27]_i_2_n_7\ : STD_LOGIC;
  signal \green_reg[31]_i_111_n_2\ : STD_LOGIC;
  signal \green_reg[31]_i_111_n_3\ : STD_LOGIC;
  signal \green_reg[31]_i_111_n_4\ : STD_LOGIC;
  signal \green_reg[31]_i_112_n_1\ : STD_LOGIC;
  signal \green_reg[31]_i_112_n_2\ : STD_LOGIC;
  signal \green_reg[31]_i_112_n_3\ : STD_LOGIC;
  signal \green_reg[31]_i_112_n_4\ : STD_LOGIC;
  signal \green_reg[31]_i_112_n_5\ : STD_LOGIC;
  signal \green_reg[31]_i_112_n_6\ : STD_LOGIC;
  signal \green_reg[31]_i_112_n_7\ : STD_LOGIC;
  signal \green_reg[31]_i_16_n_0\ : STD_LOGIC;
  signal \green_reg[31]_i_16_n_1\ : STD_LOGIC;
  signal \green_reg[31]_i_16_n_2\ : STD_LOGIC;
  signal \green_reg[31]_i_16_n_3\ : STD_LOGIC;
  signal \green_reg[31]_i_16_n_4\ : STD_LOGIC;
  signal \green_reg[31]_i_16_n_5\ : STD_LOGIC;
  signal \green_reg[31]_i_16_n_6\ : STD_LOGIC;
  signal \green_reg[31]_i_16_n_7\ : STD_LOGIC;
  signal \green_reg[31]_i_18_n_0\ : STD_LOGIC;
  signal \green_reg[31]_i_18_n_1\ : STD_LOGIC;
  signal \green_reg[31]_i_18_n_2\ : STD_LOGIC;
  signal \green_reg[31]_i_18_n_3\ : STD_LOGIC;
  signal \green_reg[31]_i_18_n_4\ : STD_LOGIC;
  signal \green_reg[31]_i_18_n_5\ : STD_LOGIC;
  signal \green_reg[31]_i_18_n_6\ : STD_LOGIC;
  signal \green_reg[31]_i_18_n_7\ : STD_LOGIC;
  signal \green_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \green_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \green_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \green_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \green_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \green_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \green_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \green_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \green_reg[31]_i_37_n_1\ : STD_LOGIC;
  signal \green_reg[31]_i_37_n_2\ : STD_LOGIC;
  signal \green_reg[31]_i_37_n_3\ : STD_LOGIC;
  signal \green_reg[31]_i_37_n_4\ : STD_LOGIC;
  signal \green_reg[31]_i_37_n_5\ : STD_LOGIC;
  signal \green_reg[31]_i_37_n_6\ : STD_LOGIC;
  signal \green_reg[31]_i_37_n_7\ : STD_LOGIC;
  signal \green_reg[31]_i_39_n_0\ : STD_LOGIC;
  signal \green_reg[31]_i_39_n_1\ : STD_LOGIC;
  signal \green_reg[31]_i_39_n_2\ : STD_LOGIC;
  signal \green_reg[31]_i_39_n_3\ : STD_LOGIC;
  signal \green_reg[31]_i_39_n_4\ : STD_LOGIC;
  signal \green_reg[31]_i_39_n_5\ : STD_LOGIC;
  signal \green_reg[31]_i_39_n_6\ : STD_LOGIC;
  signal \green_reg[31]_i_39_n_7\ : STD_LOGIC;
  signal \green_reg[31]_i_41_n_0\ : STD_LOGIC;
  signal \green_reg[31]_i_41_n_1\ : STD_LOGIC;
  signal \green_reg[31]_i_41_n_2\ : STD_LOGIC;
  signal \green_reg[31]_i_41_n_3\ : STD_LOGIC;
  signal \green_reg[31]_i_41_n_4\ : STD_LOGIC;
  signal \green_reg[31]_i_41_n_5\ : STD_LOGIC;
  signal \green_reg[31]_i_41_n_6\ : STD_LOGIC;
  signal \green_reg[31]_i_41_n_7\ : STD_LOGIC;
  signal \green_reg[31]_i_42_n_1\ : STD_LOGIC;
  signal \green_reg[31]_i_42_n_2\ : STD_LOGIC;
  signal \green_reg[31]_i_42_n_3\ : STD_LOGIC;
  signal \green_reg[31]_i_42_n_4\ : STD_LOGIC;
  signal \green_reg[31]_i_42_n_5\ : STD_LOGIC;
  signal \green_reg[31]_i_42_n_6\ : STD_LOGIC;
  signal \green_reg[31]_i_42_n_7\ : STD_LOGIC;
  signal \green_reg[31]_i_43_n_0\ : STD_LOGIC;
  signal \green_reg[31]_i_43_n_1\ : STD_LOGIC;
  signal \green_reg[31]_i_43_n_2\ : STD_LOGIC;
  signal \green_reg[31]_i_43_n_3\ : STD_LOGIC;
  signal \green_reg[31]_i_43_n_4\ : STD_LOGIC;
  signal \green_reg[31]_i_43_n_5\ : STD_LOGIC;
  signal \green_reg[31]_i_43_n_6\ : STD_LOGIC;
  signal \green_reg[31]_i_43_n_7\ : STD_LOGIC;
  signal \green_reg[31]_i_77_n_1\ : STD_LOGIC;
  signal \green_reg[31]_i_77_n_2\ : STD_LOGIC;
  signal \green_reg[31]_i_77_n_3\ : STD_LOGIC;
  signal \green_reg[31]_i_77_n_4\ : STD_LOGIC;
  signal \green_reg[31]_i_77_n_5\ : STD_LOGIC;
  signal \green_reg[31]_i_77_n_6\ : STD_LOGIC;
  signal \green_reg[31]_i_77_n_7\ : STD_LOGIC;
  signal \green_reg[31]_i_82_n_1\ : STD_LOGIC;
  signal \green_reg[31]_i_82_n_2\ : STD_LOGIC;
  signal \green_reg[31]_i_82_n_3\ : STD_LOGIC;
  signal \green_reg[31]_i_82_n_4\ : STD_LOGIC;
  signal \green_reg[31]_i_82_n_5\ : STD_LOGIC;
  signal \green_reg[31]_i_82_n_6\ : STD_LOGIC;
  signal \green_reg[31]_i_82_n_7\ : STD_LOGIC;
  signal \green_reg[32]_i_3_n_7\ : STD_LOGIC;
  signal \green_reg[32]_i_5_n_7\ : STD_LOGIC;
  signal \green_reg[32]_i_7_n_7\ : STD_LOGIC;
  signal \green_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_11_n_1\ : STD_LOGIC;
  signal \green_reg[3]_i_11_n_2\ : STD_LOGIC;
  signal \green_reg[3]_i_11_n_3\ : STD_LOGIC;
  signal \green_reg[3]_i_11_n_4\ : STD_LOGIC;
  signal \green_reg[3]_i_11_n_5\ : STD_LOGIC;
  signal \green_reg[3]_i_11_n_6\ : STD_LOGIC;
  signal \green_reg[3]_i_11_n_7\ : STD_LOGIC;
  signal \^i_hblank\ : STD_LOGIC;
  signal \^i_hsync\ : STD_LOGIC;
  signal \^i_vblank\ : STD_LOGIC;
  signal \^i_vde\ : STD_LOGIC;
  signal \^i_vsync\ : STD_LOGIC;
  signal inst_n_0 : STD_LOGIC;
  signal inst_n_1 : STD_LOGIC;
  signal inst_n_10 : STD_LOGIC;
  signal inst_n_100 : STD_LOGIC;
  signal inst_n_101 : STD_LOGIC;
  signal inst_n_102 : STD_LOGIC;
  signal inst_n_103 : STD_LOGIC;
  signal inst_n_104 : STD_LOGIC;
  signal inst_n_105 : STD_LOGIC;
  signal inst_n_106 : STD_LOGIC;
  signal inst_n_107 : STD_LOGIC;
  signal inst_n_108 : STD_LOGIC;
  signal inst_n_109 : STD_LOGIC;
  signal inst_n_11 : STD_LOGIC;
  signal inst_n_110 : STD_LOGIC;
  signal inst_n_111 : STD_LOGIC;
  signal inst_n_112 : STD_LOGIC;
  signal inst_n_113 : STD_LOGIC;
  signal inst_n_114 : STD_LOGIC;
  signal inst_n_115 : STD_LOGIC;
  signal inst_n_116 : STD_LOGIC;
  signal inst_n_117 : STD_LOGIC;
  signal inst_n_118 : STD_LOGIC;
  signal inst_n_119 : STD_LOGIC;
  signal inst_n_12 : STD_LOGIC;
  signal inst_n_120 : STD_LOGIC;
  signal inst_n_121 : STD_LOGIC;
  signal inst_n_122 : STD_LOGIC;
  signal inst_n_123 : STD_LOGIC;
  signal inst_n_124 : STD_LOGIC;
  signal inst_n_125 : STD_LOGIC;
  signal inst_n_126 : STD_LOGIC;
  signal inst_n_127 : STD_LOGIC;
  signal inst_n_128 : STD_LOGIC;
  signal inst_n_129 : STD_LOGIC;
  signal inst_n_13 : STD_LOGIC;
  signal inst_n_130 : STD_LOGIC;
  signal inst_n_131 : STD_LOGIC;
  signal inst_n_132 : STD_LOGIC;
  signal inst_n_133 : STD_LOGIC;
  signal inst_n_134 : STD_LOGIC;
  signal inst_n_135 : STD_LOGIC;
  signal inst_n_136 : STD_LOGIC;
  signal inst_n_137 : STD_LOGIC;
  signal inst_n_138 : STD_LOGIC;
  signal inst_n_139 : STD_LOGIC;
  signal inst_n_14 : STD_LOGIC;
  signal inst_n_140 : STD_LOGIC;
  signal inst_n_141 : STD_LOGIC;
  signal inst_n_142 : STD_LOGIC;
  signal inst_n_143 : STD_LOGIC;
  signal inst_n_144 : STD_LOGIC;
  signal inst_n_145 : STD_LOGIC;
  signal inst_n_146 : STD_LOGIC;
  signal inst_n_147 : STD_LOGIC;
  signal inst_n_148 : STD_LOGIC;
  signal inst_n_149 : STD_LOGIC;
  signal inst_n_15 : STD_LOGIC;
  signal inst_n_150 : STD_LOGIC;
  signal inst_n_151 : STD_LOGIC;
  signal inst_n_152 : STD_LOGIC;
  signal inst_n_153 : STD_LOGIC;
  signal inst_n_154 : STD_LOGIC;
  signal inst_n_155 : STD_LOGIC;
  signal inst_n_156 : STD_LOGIC;
  signal inst_n_157 : STD_LOGIC;
  signal inst_n_158 : STD_LOGIC;
  signal inst_n_159 : STD_LOGIC;
  signal inst_n_16 : STD_LOGIC;
  signal inst_n_160 : STD_LOGIC;
  signal inst_n_161 : STD_LOGIC;
  signal inst_n_162 : STD_LOGIC;
  signal inst_n_163 : STD_LOGIC;
  signal inst_n_164 : STD_LOGIC;
  signal inst_n_165 : STD_LOGIC;
  signal inst_n_166 : STD_LOGIC;
  signal inst_n_167 : STD_LOGIC;
  signal inst_n_168 : STD_LOGIC;
  signal inst_n_169 : STD_LOGIC;
  signal inst_n_17 : STD_LOGIC;
  signal inst_n_170 : STD_LOGIC;
  signal inst_n_171 : STD_LOGIC;
  signal inst_n_172 : STD_LOGIC;
  signal inst_n_173 : STD_LOGIC;
  signal inst_n_174 : STD_LOGIC;
  signal inst_n_175 : STD_LOGIC;
  signal inst_n_176 : STD_LOGIC;
  signal inst_n_177 : STD_LOGIC;
  signal inst_n_178 : STD_LOGIC;
  signal inst_n_179 : STD_LOGIC;
  signal inst_n_18 : STD_LOGIC;
  signal inst_n_180 : STD_LOGIC;
  signal inst_n_181 : STD_LOGIC;
  signal inst_n_182 : STD_LOGIC;
  signal inst_n_183 : STD_LOGIC;
  signal inst_n_184 : STD_LOGIC;
  signal inst_n_185 : STD_LOGIC;
  signal inst_n_186 : STD_LOGIC;
  signal inst_n_187 : STD_LOGIC;
  signal inst_n_188 : STD_LOGIC;
  signal inst_n_189 : STD_LOGIC;
  signal inst_n_19 : STD_LOGIC;
  signal inst_n_190 : STD_LOGIC;
  signal inst_n_191 : STD_LOGIC;
  signal inst_n_192 : STD_LOGIC;
  signal inst_n_193 : STD_LOGIC;
  signal inst_n_194 : STD_LOGIC;
  signal inst_n_195 : STD_LOGIC;
  signal inst_n_196 : STD_LOGIC;
  signal inst_n_197 : STD_LOGIC;
  signal inst_n_198 : STD_LOGIC;
  signal inst_n_199 : STD_LOGIC;
  signal inst_n_2 : STD_LOGIC;
  signal inst_n_20 : STD_LOGIC;
  signal inst_n_200 : STD_LOGIC;
  signal inst_n_201 : STD_LOGIC;
  signal inst_n_202 : STD_LOGIC;
  signal inst_n_203 : STD_LOGIC;
  signal inst_n_204 : STD_LOGIC;
  signal inst_n_205 : STD_LOGIC;
  signal inst_n_206 : STD_LOGIC;
  signal inst_n_207 : STD_LOGIC;
  signal inst_n_208 : STD_LOGIC;
  signal inst_n_209 : STD_LOGIC;
  signal inst_n_21 : STD_LOGIC;
  signal inst_n_210 : STD_LOGIC;
  signal inst_n_211 : STD_LOGIC;
  signal inst_n_212 : STD_LOGIC;
  signal inst_n_213 : STD_LOGIC;
  signal inst_n_214 : STD_LOGIC;
  signal inst_n_215 : STD_LOGIC;
  signal inst_n_216 : STD_LOGIC;
  signal inst_n_217 : STD_LOGIC;
  signal inst_n_218 : STD_LOGIC;
  signal inst_n_219 : STD_LOGIC;
  signal inst_n_22 : STD_LOGIC;
  signal inst_n_220 : STD_LOGIC;
  signal inst_n_221 : STD_LOGIC;
  signal inst_n_222 : STD_LOGIC;
  signal inst_n_223 : STD_LOGIC;
  signal inst_n_224 : STD_LOGIC;
  signal inst_n_225 : STD_LOGIC;
  signal inst_n_226 : STD_LOGIC;
  signal inst_n_227 : STD_LOGIC;
  signal inst_n_228 : STD_LOGIC;
  signal inst_n_229 : STD_LOGIC;
  signal inst_n_23 : STD_LOGIC;
  signal inst_n_230 : STD_LOGIC;
  signal inst_n_231 : STD_LOGIC;
  signal inst_n_232 : STD_LOGIC;
  signal inst_n_233 : STD_LOGIC;
  signal inst_n_234 : STD_LOGIC;
  signal inst_n_235 : STD_LOGIC;
  signal inst_n_236 : STD_LOGIC;
  signal inst_n_237 : STD_LOGIC;
  signal inst_n_238 : STD_LOGIC;
  signal inst_n_239 : STD_LOGIC;
  signal inst_n_24 : STD_LOGIC;
  signal inst_n_240 : STD_LOGIC;
  signal inst_n_241 : STD_LOGIC;
  signal inst_n_242 : STD_LOGIC;
  signal inst_n_243 : STD_LOGIC;
  signal inst_n_244 : STD_LOGIC;
  signal inst_n_245 : STD_LOGIC;
  signal inst_n_246 : STD_LOGIC;
  signal inst_n_247 : STD_LOGIC;
  signal inst_n_248 : STD_LOGIC;
  signal inst_n_249 : STD_LOGIC;
  signal inst_n_25 : STD_LOGIC;
  signal inst_n_250 : STD_LOGIC;
  signal inst_n_251 : STD_LOGIC;
  signal inst_n_252 : STD_LOGIC;
  signal inst_n_253 : STD_LOGIC;
  signal inst_n_254 : STD_LOGIC;
  signal inst_n_255 : STD_LOGIC;
  signal inst_n_256 : STD_LOGIC;
  signal inst_n_257 : STD_LOGIC;
  signal inst_n_258 : STD_LOGIC;
  signal inst_n_259 : STD_LOGIC;
  signal inst_n_26 : STD_LOGIC;
  signal inst_n_260 : STD_LOGIC;
  signal inst_n_261 : STD_LOGIC;
  signal inst_n_262 : STD_LOGIC;
  signal inst_n_263 : STD_LOGIC;
  signal inst_n_264 : STD_LOGIC;
  signal inst_n_265 : STD_LOGIC;
  signal inst_n_266 : STD_LOGIC;
  signal inst_n_267 : STD_LOGIC;
  signal inst_n_268 : STD_LOGIC;
  signal inst_n_269 : STD_LOGIC;
  signal inst_n_27 : STD_LOGIC;
  signal inst_n_270 : STD_LOGIC;
  signal inst_n_271 : STD_LOGIC;
  signal inst_n_272 : STD_LOGIC;
  signal inst_n_273 : STD_LOGIC;
  signal inst_n_274 : STD_LOGIC;
  signal inst_n_275 : STD_LOGIC;
  signal inst_n_276 : STD_LOGIC;
  signal inst_n_277 : STD_LOGIC;
  signal inst_n_278 : STD_LOGIC;
  signal inst_n_279 : STD_LOGIC;
  signal inst_n_28 : STD_LOGIC;
  signal inst_n_280 : STD_LOGIC;
  signal inst_n_281 : STD_LOGIC;
  signal inst_n_282 : STD_LOGIC;
  signal inst_n_283 : STD_LOGIC;
  signal inst_n_284 : STD_LOGIC;
  signal inst_n_285 : STD_LOGIC;
  signal inst_n_286 : STD_LOGIC;
  signal inst_n_287 : STD_LOGIC;
  signal inst_n_288 : STD_LOGIC;
  signal inst_n_289 : STD_LOGIC;
  signal inst_n_29 : STD_LOGIC;
  signal inst_n_290 : STD_LOGIC;
  signal inst_n_291 : STD_LOGIC;
  signal inst_n_292 : STD_LOGIC;
  signal inst_n_293 : STD_LOGIC;
  signal inst_n_294 : STD_LOGIC;
  signal inst_n_295 : STD_LOGIC;
  signal inst_n_296 : STD_LOGIC;
  signal inst_n_297 : STD_LOGIC;
  signal inst_n_298 : STD_LOGIC;
  signal inst_n_299 : STD_LOGIC;
  signal inst_n_3 : STD_LOGIC;
  signal inst_n_30 : STD_LOGIC;
  signal inst_n_300 : STD_LOGIC;
  signal inst_n_301 : STD_LOGIC;
  signal inst_n_302 : STD_LOGIC;
  signal inst_n_303 : STD_LOGIC;
  signal inst_n_304 : STD_LOGIC;
  signal inst_n_305 : STD_LOGIC;
  signal inst_n_306 : STD_LOGIC;
  signal inst_n_307 : STD_LOGIC;
  signal inst_n_308 : STD_LOGIC;
  signal inst_n_309 : STD_LOGIC;
  signal inst_n_31 : STD_LOGIC;
  signal inst_n_310 : STD_LOGIC;
  signal inst_n_311 : STD_LOGIC;
  signal inst_n_312 : STD_LOGIC;
  signal inst_n_313 : STD_LOGIC;
  signal inst_n_314 : STD_LOGIC;
  signal inst_n_315 : STD_LOGIC;
  signal inst_n_316 : STD_LOGIC;
  signal inst_n_317 : STD_LOGIC;
  signal inst_n_318 : STD_LOGIC;
  signal inst_n_319 : STD_LOGIC;
  signal inst_n_32 : STD_LOGIC;
  signal inst_n_320 : STD_LOGIC;
  signal inst_n_321 : STD_LOGIC;
  signal inst_n_322 : STD_LOGIC;
  signal inst_n_323 : STD_LOGIC;
  signal inst_n_324 : STD_LOGIC;
  signal inst_n_325 : STD_LOGIC;
  signal inst_n_326 : STD_LOGIC;
  signal inst_n_327 : STD_LOGIC;
  signal inst_n_328 : STD_LOGIC;
  signal inst_n_329 : STD_LOGIC;
  signal inst_n_33 : STD_LOGIC;
  signal inst_n_330 : STD_LOGIC;
  signal inst_n_331 : STD_LOGIC;
  signal inst_n_332 : STD_LOGIC;
  signal inst_n_333 : STD_LOGIC;
  signal inst_n_334 : STD_LOGIC;
  signal inst_n_335 : STD_LOGIC;
  signal inst_n_336 : STD_LOGIC;
  signal inst_n_337 : STD_LOGIC;
  signal inst_n_338 : STD_LOGIC;
  signal inst_n_339 : STD_LOGIC;
  signal inst_n_34 : STD_LOGIC;
  signal inst_n_340 : STD_LOGIC;
  signal inst_n_341 : STD_LOGIC;
  signal inst_n_342 : STD_LOGIC;
  signal inst_n_343 : STD_LOGIC;
  signal inst_n_344 : STD_LOGIC;
  signal inst_n_345 : STD_LOGIC;
  signal inst_n_346 : STD_LOGIC;
  signal inst_n_347 : STD_LOGIC;
  signal inst_n_348 : STD_LOGIC;
  signal inst_n_349 : STD_LOGIC;
  signal inst_n_35 : STD_LOGIC;
  signal inst_n_350 : STD_LOGIC;
  signal inst_n_351 : STD_LOGIC;
  signal inst_n_352 : STD_LOGIC;
  signal inst_n_353 : STD_LOGIC;
  signal inst_n_354 : STD_LOGIC;
  signal inst_n_355 : STD_LOGIC;
  signal inst_n_356 : STD_LOGIC;
  signal inst_n_357 : STD_LOGIC;
  signal inst_n_358 : STD_LOGIC;
  signal inst_n_359 : STD_LOGIC;
  signal inst_n_36 : STD_LOGIC;
  signal inst_n_360 : STD_LOGIC;
  signal inst_n_361 : STD_LOGIC;
  signal inst_n_362 : STD_LOGIC;
  signal inst_n_363 : STD_LOGIC;
  signal inst_n_364 : STD_LOGIC;
  signal inst_n_365 : STD_LOGIC;
  signal inst_n_366 : STD_LOGIC;
  signal inst_n_367 : STD_LOGIC;
  signal inst_n_368 : STD_LOGIC;
  signal inst_n_369 : STD_LOGIC;
  signal inst_n_37 : STD_LOGIC;
  signal inst_n_370 : STD_LOGIC;
  signal inst_n_371 : STD_LOGIC;
  signal inst_n_372 : STD_LOGIC;
  signal inst_n_373 : STD_LOGIC;
  signal inst_n_374 : STD_LOGIC;
  signal inst_n_375 : STD_LOGIC;
  signal inst_n_376 : STD_LOGIC;
  signal inst_n_377 : STD_LOGIC;
  signal inst_n_378 : STD_LOGIC;
  signal inst_n_379 : STD_LOGIC;
  signal inst_n_38 : STD_LOGIC;
  signal inst_n_380 : STD_LOGIC;
  signal inst_n_381 : STD_LOGIC;
  signal inst_n_382 : STD_LOGIC;
  signal inst_n_383 : STD_LOGIC;
  signal inst_n_384 : STD_LOGIC;
  signal inst_n_385 : STD_LOGIC;
  signal inst_n_386 : STD_LOGIC;
  signal inst_n_387 : STD_LOGIC;
  signal inst_n_388 : STD_LOGIC;
  signal inst_n_389 : STD_LOGIC;
  signal inst_n_39 : STD_LOGIC;
  signal inst_n_390 : STD_LOGIC;
  signal inst_n_391 : STD_LOGIC;
  signal inst_n_392 : STD_LOGIC;
  signal inst_n_393 : STD_LOGIC;
  signal inst_n_394 : STD_LOGIC;
  signal inst_n_395 : STD_LOGIC;
  signal inst_n_396 : STD_LOGIC;
  signal inst_n_397 : STD_LOGIC;
  signal inst_n_398 : STD_LOGIC;
  signal inst_n_399 : STD_LOGIC;
  signal inst_n_4 : STD_LOGIC;
  signal inst_n_40 : STD_LOGIC;
  signal inst_n_400 : STD_LOGIC;
  signal inst_n_401 : STD_LOGIC;
  signal inst_n_402 : STD_LOGIC;
  signal inst_n_403 : STD_LOGIC;
  signal inst_n_404 : STD_LOGIC;
  signal inst_n_405 : STD_LOGIC;
  signal inst_n_406 : STD_LOGIC;
  signal inst_n_407 : STD_LOGIC;
  signal inst_n_408 : STD_LOGIC;
  signal inst_n_409 : STD_LOGIC;
  signal inst_n_41 : STD_LOGIC;
  signal inst_n_410 : STD_LOGIC;
  signal inst_n_411 : STD_LOGIC;
  signal inst_n_412 : STD_LOGIC;
  signal inst_n_413 : STD_LOGIC;
  signal inst_n_414 : STD_LOGIC;
  signal inst_n_415 : STD_LOGIC;
  signal inst_n_416 : STD_LOGIC;
  signal inst_n_417 : STD_LOGIC;
  signal inst_n_418 : STD_LOGIC;
  signal inst_n_419 : STD_LOGIC;
  signal inst_n_42 : STD_LOGIC;
  signal inst_n_420 : STD_LOGIC;
  signal inst_n_421 : STD_LOGIC;
  signal inst_n_422 : STD_LOGIC;
  signal inst_n_423 : STD_LOGIC;
  signal inst_n_424 : STD_LOGIC;
  signal inst_n_425 : STD_LOGIC;
  signal inst_n_426 : STD_LOGIC;
  signal inst_n_427 : STD_LOGIC;
  signal inst_n_428 : STD_LOGIC;
  signal inst_n_429 : STD_LOGIC;
  signal inst_n_43 : STD_LOGIC;
  signal inst_n_430 : STD_LOGIC;
  signal inst_n_431 : STD_LOGIC;
  signal inst_n_432 : STD_LOGIC;
  signal inst_n_433 : STD_LOGIC;
  signal inst_n_434 : STD_LOGIC;
  signal inst_n_435 : STD_LOGIC;
  signal inst_n_436 : STD_LOGIC;
  signal inst_n_437 : STD_LOGIC;
  signal inst_n_438 : STD_LOGIC;
  signal inst_n_439 : STD_LOGIC;
  signal inst_n_44 : STD_LOGIC;
  signal inst_n_440 : STD_LOGIC;
  signal inst_n_441 : STD_LOGIC;
  signal inst_n_442 : STD_LOGIC;
  signal inst_n_443 : STD_LOGIC;
  signal inst_n_444 : STD_LOGIC;
  signal inst_n_445 : STD_LOGIC;
  signal inst_n_446 : STD_LOGIC;
  signal inst_n_447 : STD_LOGIC;
  signal inst_n_448 : STD_LOGIC;
  signal inst_n_449 : STD_LOGIC;
  signal inst_n_45 : STD_LOGIC;
  signal inst_n_450 : STD_LOGIC;
  signal inst_n_451 : STD_LOGIC;
  signal inst_n_452 : STD_LOGIC;
  signal inst_n_453 : STD_LOGIC;
  signal inst_n_454 : STD_LOGIC;
  signal inst_n_455 : STD_LOGIC;
  signal inst_n_46 : STD_LOGIC;
  signal inst_n_47 : STD_LOGIC;
  signal inst_n_48 : STD_LOGIC;
  signal inst_n_49 : STD_LOGIC;
  signal inst_n_5 : STD_LOGIC;
  signal inst_n_50 : STD_LOGIC;
  signal inst_n_51 : STD_LOGIC;
  signal inst_n_52 : STD_LOGIC;
  signal inst_n_53 : STD_LOGIC;
  signal inst_n_54 : STD_LOGIC;
  signal inst_n_55 : STD_LOGIC;
  signal inst_n_56 : STD_LOGIC;
  signal inst_n_57 : STD_LOGIC;
  signal inst_n_58 : STD_LOGIC;
  signal inst_n_59 : STD_LOGIC;
  signal inst_n_6 : STD_LOGIC;
  signal inst_n_60 : STD_LOGIC;
  signal inst_n_61 : STD_LOGIC;
  signal inst_n_62 : STD_LOGIC;
  signal inst_n_63 : STD_LOGIC;
  signal inst_n_64 : STD_LOGIC;
  signal inst_n_65 : STD_LOGIC;
  signal inst_n_66 : STD_LOGIC;
  signal inst_n_67 : STD_LOGIC;
  signal inst_n_68 : STD_LOGIC;
  signal inst_n_69 : STD_LOGIC;
  signal inst_n_7 : STD_LOGIC;
  signal inst_n_70 : STD_LOGIC;
  signal inst_n_71 : STD_LOGIC;
  signal inst_n_72 : STD_LOGIC;
  signal inst_n_73 : STD_LOGIC;
  signal inst_n_74 : STD_LOGIC;
  signal inst_n_75 : STD_LOGIC;
  signal inst_n_76 : STD_LOGIC;
  signal inst_n_77 : STD_LOGIC;
  signal inst_n_78 : STD_LOGIC;
  signal inst_n_79 : STD_LOGIC;
  signal inst_n_80 : STD_LOGIC;
  signal inst_n_81 : STD_LOGIC;
  signal inst_n_82 : STD_LOGIC;
  signal inst_n_83 : STD_LOGIC;
  signal inst_n_84 : STD_LOGIC;
  signal inst_n_85 : STD_LOGIC;
  signal inst_n_86 : STD_LOGIC;
  signal inst_n_87 : STD_LOGIC;
  signal inst_n_88 : STD_LOGIC;
  signal inst_n_89 : STD_LOGIC;
  signal inst_n_9 : STD_LOGIC;
  signal inst_n_90 : STD_LOGIC;
  signal inst_n_91 : STD_LOGIC;
  signal inst_n_92 : STD_LOGIC;
  signal inst_n_93 : STD_LOGIC;
  signal inst_n_94 : STD_LOGIC;
  signal inst_n_95 : STD_LOGIC;
  signal inst_n_96 : STD_LOGIC;
  signal inst_n_97 : STD_LOGIC;
  signal inst_n_98 : STD_LOGIC;
  signal inst_n_99 : STD_LOGIC;
  signal \red[11]_i_100_n_0\ : STD_LOGIC;
  signal \red[11]_i_101_n_0\ : STD_LOGIC;
  signal \red[11]_i_103_n_0\ : STD_LOGIC;
  signal \red[11]_i_104_n_0\ : STD_LOGIC;
  signal \red[11]_i_105_n_0\ : STD_LOGIC;
  signal \red[11]_i_108_n_0\ : STD_LOGIC;
  signal \red[11]_i_109_n_0\ : STD_LOGIC;
  signal \red[11]_i_10_n_0\ : STD_LOGIC;
  signal \red[11]_i_110_n_0\ : STD_LOGIC;
  signal \red[11]_i_112_n_0\ : STD_LOGIC;
  signal \red[11]_i_113_n_0\ : STD_LOGIC;
  signal \red[11]_i_114_n_0\ : STD_LOGIC;
  signal \red[11]_i_115_n_0\ : STD_LOGIC;
  signal \red[11]_i_116_n_0\ : STD_LOGIC;
  signal \red[11]_i_117_n_0\ : STD_LOGIC;
  signal \red[11]_i_118_n_0\ : STD_LOGIC;
  signal \red[11]_i_11_n_0\ : STD_LOGIC;
  signal \red[11]_i_12_n_0\ : STD_LOGIC;
  signal \red[11]_i_13_n_0\ : STD_LOGIC;
  signal \red[11]_i_14_n_0\ : STD_LOGIC;
  signal \red[11]_i_15_n_0\ : STD_LOGIC;
  signal \red[11]_i_16_n_0\ : STD_LOGIC;
  signal \red[11]_i_17_n_0\ : STD_LOGIC;
  signal \red[11]_i_18_n_0\ : STD_LOGIC;
  signal \red[11]_i_19_n_0\ : STD_LOGIC;
  signal \red[11]_i_20_n_0\ : STD_LOGIC;
  signal \red[11]_i_21_n_0\ : STD_LOGIC;
  signal \red[11]_i_22_n_0\ : STD_LOGIC;
  signal \red[11]_i_23_n_0\ : STD_LOGIC;
  signal \red[11]_i_24_n_0\ : STD_LOGIC;
  signal \red[11]_i_25_n_0\ : STD_LOGIC;
  signal \red[11]_i_26_n_0\ : STD_LOGIC;
  signal \red[11]_i_27_n_0\ : STD_LOGIC;
  signal \red[11]_i_28_n_0\ : STD_LOGIC;
  signal \red[11]_i_29_n_0\ : STD_LOGIC;
  signal \red[11]_i_30_n_0\ : STD_LOGIC;
  signal \red[11]_i_39_n_0\ : STD_LOGIC;
  signal \red[11]_i_40_n_0\ : STD_LOGIC;
  signal \red[11]_i_41_n_0\ : STD_LOGIC;
  signal \red[11]_i_42_n_0\ : STD_LOGIC;
  signal \red[11]_i_43_n_0\ : STD_LOGIC;
  signal \red[11]_i_44_n_0\ : STD_LOGIC;
  signal \red[11]_i_45_n_0\ : STD_LOGIC;
  signal \red[11]_i_46_n_0\ : STD_LOGIC;
  signal \red[11]_i_47_n_0\ : STD_LOGIC;
  signal \red[11]_i_48_n_0\ : STD_LOGIC;
  signal \red[11]_i_49_n_0\ : STD_LOGIC;
  signal \red[11]_i_50_n_0\ : STD_LOGIC;
  signal \red[11]_i_51_n_0\ : STD_LOGIC;
  signal \red[11]_i_52_n_0\ : STD_LOGIC;
  signal \red[11]_i_53_n_0\ : STD_LOGIC;
  signal \red[11]_i_54_n_0\ : STD_LOGIC;
  signal \red[11]_i_55_n_0\ : STD_LOGIC;
  signal \red[11]_i_56_n_0\ : STD_LOGIC;
  signal \red[11]_i_57_n_0\ : STD_LOGIC;
  signal \red[11]_i_59_n_0\ : STD_LOGIC;
  signal \red[11]_i_60_n_0\ : STD_LOGIC;
  signal \red[11]_i_61_n_0\ : STD_LOGIC;
  signal \red[11]_i_62_n_0\ : STD_LOGIC;
  signal \red[11]_i_64_n_0\ : STD_LOGIC;
  signal \red[11]_i_65_n_0\ : STD_LOGIC;
  signal \red[11]_i_66_n_0\ : STD_LOGIC;
  signal \red[11]_i_69_n_0\ : STD_LOGIC;
  signal \red[11]_i_70_n_0\ : STD_LOGIC;
  signal \red[11]_i_71_n_0\ : STD_LOGIC;
  signal \red[11]_i_73_n_0\ : STD_LOGIC;
  signal \red[11]_i_74_n_0\ : STD_LOGIC;
  signal \red[11]_i_75_n_0\ : STD_LOGIC;
  signal \red[11]_i_76_n_0\ : STD_LOGIC;
  signal \red[11]_i_77_n_0\ : STD_LOGIC;
  signal \red[11]_i_78_n_0\ : STD_LOGIC;
  signal \red[11]_i_79_n_0\ : STD_LOGIC;
  signal \red[11]_i_93_n_0\ : STD_LOGIC;
  signal \red[11]_i_94_n_0\ : STD_LOGIC;
  signal \red[11]_i_95_n_0\ : STD_LOGIC;
  signal \red[11]_i_96_n_0\ : STD_LOGIC;
  signal \red[11]_i_98_n_0\ : STD_LOGIC;
  signal \red[11]_i_99_n_0\ : STD_LOGIC;
  signal \red[15]_i_10_n_0\ : STD_LOGIC;
  signal \red[15]_i_11_n_0\ : STD_LOGIC;
  signal \red[15]_i_12_n_0\ : STD_LOGIC;
  signal \red[15]_i_13_n_0\ : STD_LOGIC;
  signal \red[15]_i_14_n_0\ : STD_LOGIC;
  signal \red[15]_i_16_n_0\ : STD_LOGIC;
  signal \red[15]_i_17_n_0\ : STD_LOGIC;
  signal \red[15]_i_18_n_0\ : STD_LOGIC;
  signal \red[15]_i_19_n_0\ : STD_LOGIC;
  signal \red[15]_i_20_n_0\ : STD_LOGIC;
  signal \red[15]_i_21_n_0\ : STD_LOGIC;
  signal \red[15]_i_22_n_0\ : STD_LOGIC;
  signal \red[15]_i_23_n_0\ : STD_LOGIC;
  signal \red[15]_i_27_n_0\ : STD_LOGIC;
  signal \red[15]_i_28_n_0\ : STD_LOGIC;
  signal \red[15]_i_29_n_0\ : STD_LOGIC;
  signal \red[15]_i_30_n_0\ : STD_LOGIC;
  signal \red[15]_i_31_n_0\ : STD_LOGIC;
  signal \red[15]_i_32_n_0\ : STD_LOGIC;
  signal \red[15]_i_33_n_0\ : STD_LOGIC;
  signal \red[15]_i_34_n_0\ : STD_LOGIC;
  signal \red[15]_i_35_n_0\ : STD_LOGIC;
  signal \red[15]_i_36_n_0\ : STD_LOGIC;
  signal \red[15]_i_37_n_0\ : STD_LOGIC;
  signal \red[15]_i_38_n_0\ : STD_LOGIC;
  signal \red[15]_i_39_n_0\ : STD_LOGIC;
  signal \red[15]_i_40_n_0\ : STD_LOGIC;
  signal \red[15]_i_41_n_0\ : STD_LOGIC;
  signal \red[15]_i_42_n_0\ : STD_LOGIC;
  signal \red[15]_i_49_n_0\ : STD_LOGIC;
  signal \red[15]_i_50_n_0\ : STD_LOGIC;
  signal \red[15]_i_51_n_0\ : STD_LOGIC;
  signal \red[15]_i_52_n_0\ : STD_LOGIC;
  signal \red[15]_i_54_n_0\ : STD_LOGIC;
  signal \red[15]_i_55_n_0\ : STD_LOGIC;
  signal \red[15]_i_56_n_0\ : STD_LOGIC;
  signal \red[15]_i_57_n_0\ : STD_LOGIC;
  signal \red[15]_i_59_n_0\ : STD_LOGIC;
  signal \red[15]_i_60_n_0\ : STD_LOGIC;
  signal \red[15]_i_61_n_0\ : STD_LOGIC;
  signal \red[15]_i_64_n_0\ : STD_LOGIC;
  signal \red[15]_i_65_n_0\ : STD_LOGIC;
  signal \red[15]_i_66_n_0\ : STD_LOGIC;
  signal \red[15]_i_7_n_0\ : STD_LOGIC;
  signal \red[15]_i_8_n_0\ : STD_LOGIC;
  signal \red[15]_i_9_n_0\ : STD_LOGIC;
  signal \red[19]_i_10_n_0\ : STD_LOGIC;
  signal \red[19]_i_11_n_0\ : STD_LOGIC;
  signal \red[19]_i_12_n_0\ : STD_LOGIC;
  signal \red[19]_i_13_n_0\ : STD_LOGIC;
  signal \red[19]_i_14_n_0\ : STD_LOGIC;
  signal \red[19]_i_16_n_0\ : STD_LOGIC;
  signal \red[19]_i_17_n_0\ : STD_LOGIC;
  signal \red[19]_i_18_n_0\ : STD_LOGIC;
  signal \red[19]_i_19_n_0\ : STD_LOGIC;
  signal \red[19]_i_20_n_0\ : STD_LOGIC;
  signal \red[19]_i_21_n_0\ : STD_LOGIC;
  signal \red[19]_i_22_n_0\ : STD_LOGIC;
  signal \red[19]_i_23_n_0\ : STD_LOGIC;
  signal \red[19]_i_25_n_0\ : STD_LOGIC;
  signal \red[19]_i_26_n_0\ : STD_LOGIC;
  signal \red[19]_i_27_n_0\ : STD_LOGIC;
  signal \red[19]_i_28_n_0\ : STD_LOGIC;
  signal \red[19]_i_29_n_0\ : STD_LOGIC;
  signal \red[19]_i_30_n_0\ : STD_LOGIC;
  signal \red[19]_i_31_n_0\ : STD_LOGIC;
  signal \red[19]_i_32_n_0\ : STD_LOGIC;
  signal \red[19]_i_36_n_0\ : STD_LOGIC;
  signal \red[19]_i_37_n_0\ : STD_LOGIC;
  signal \red[19]_i_38_n_0\ : STD_LOGIC;
  signal \red[19]_i_39_n_0\ : STD_LOGIC;
  signal \red[19]_i_40_n_0\ : STD_LOGIC;
  signal \red[19]_i_41_n_0\ : STD_LOGIC;
  signal \red[19]_i_42_n_0\ : STD_LOGIC;
  signal \red[19]_i_43_n_0\ : STD_LOGIC;
  signal \red[19]_i_52_n_0\ : STD_LOGIC;
  signal \red[19]_i_53_n_0\ : STD_LOGIC;
  signal \red[19]_i_54_n_0\ : STD_LOGIC;
  signal \red[19]_i_55_n_0\ : STD_LOGIC;
  signal \red[19]_i_57_n_0\ : STD_LOGIC;
  signal \red[19]_i_58_n_0\ : STD_LOGIC;
  signal \red[19]_i_59_n_0\ : STD_LOGIC;
  signal \red[19]_i_60_n_0\ : STD_LOGIC;
  signal \red[19]_i_63_n_0\ : STD_LOGIC;
  signal \red[19]_i_64_n_0\ : STD_LOGIC;
  signal \red[19]_i_7_n_0\ : STD_LOGIC;
  signal \red[19]_i_8_n_0\ : STD_LOGIC;
  signal \red[19]_i_9_n_0\ : STD_LOGIC;
  signal \red[23]_i_10_n_0\ : STD_LOGIC;
  signal \red[23]_i_11_n_0\ : STD_LOGIC;
  signal \red[23]_i_12_n_0\ : STD_LOGIC;
  signal \red[23]_i_13_n_0\ : STD_LOGIC;
  signal \red[23]_i_14_n_0\ : STD_LOGIC;
  signal \red[23]_i_16_n_0\ : STD_LOGIC;
  signal \red[23]_i_17_n_0\ : STD_LOGIC;
  signal \red[23]_i_18_n_0\ : STD_LOGIC;
  signal \red[23]_i_19_n_0\ : STD_LOGIC;
  signal \red[23]_i_20_n_0\ : STD_LOGIC;
  signal \red[23]_i_21_n_0\ : STD_LOGIC;
  signal \red[23]_i_22_n_0\ : STD_LOGIC;
  signal \red[23]_i_23_n_0\ : STD_LOGIC;
  signal \red[23]_i_25_n_0\ : STD_LOGIC;
  signal \red[23]_i_26_n_0\ : STD_LOGIC;
  signal \red[23]_i_27_n_0\ : STD_LOGIC;
  signal \red[23]_i_28_n_0\ : STD_LOGIC;
  signal \red[23]_i_29_n_0\ : STD_LOGIC;
  signal \red[23]_i_30_n_0\ : STD_LOGIC;
  signal \red[23]_i_31_n_0\ : STD_LOGIC;
  signal \red[23]_i_32_n_0\ : STD_LOGIC;
  signal \red[23]_i_7_n_0\ : STD_LOGIC;
  signal \red[23]_i_8_n_0\ : STD_LOGIC;
  signal \red[23]_i_9_n_0\ : STD_LOGIC;
  signal \red[27]_i_10_n_0\ : STD_LOGIC;
  signal \red[27]_i_11_n_0\ : STD_LOGIC;
  signal \red[27]_i_12_n_0\ : STD_LOGIC;
  signal \red[27]_i_13_n_0\ : STD_LOGIC;
  signal \red[27]_i_14_n_0\ : STD_LOGIC;
  signal \red[27]_i_16_n_0\ : STD_LOGIC;
  signal \red[27]_i_17_n_0\ : STD_LOGIC;
  signal \red[27]_i_18_n_0\ : STD_LOGIC;
  signal \red[27]_i_19_n_0\ : STD_LOGIC;
  signal \red[27]_i_20_n_0\ : STD_LOGIC;
  signal \red[27]_i_21_n_0\ : STD_LOGIC;
  signal \red[27]_i_22_n_0\ : STD_LOGIC;
  signal \red[27]_i_23_n_0\ : STD_LOGIC;
  signal \red[27]_i_25_n_0\ : STD_LOGIC;
  signal \red[27]_i_26_n_0\ : STD_LOGIC;
  signal \red[27]_i_27_n_0\ : STD_LOGIC;
  signal \red[27]_i_28_n_0\ : STD_LOGIC;
  signal \red[27]_i_29_n_0\ : STD_LOGIC;
  signal \red[27]_i_30_n_0\ : STD_LOGIC;
  signal \red[27]_i_31_n_0\ : STD_LOGIC;
  signal \red[27]_i_32_n_0\ : STD_LOGIC;
  signal \red[27]_i_7_n_0\ : STD_LOGIC;
  signal \red[27]_i_8_n_0\ : STD_LOGIC;
  signal \red[27]_i_9_n_0\ : STD_LOGIC;
  signal \red[31]_i_100_n_0\ : STD_LOGIC;
  signal \red[31]_i_101_n_0\ : STD_LOGIC;
  signal \red[31]_i_10_n_0\ : STD_LOGIC;
  signal \red[31]_i_114_n_0\ : STD_LOGIC;
  signal \red[31]_i_115_n_0\ : STD_LOGIC;
  signal \red[31]_i_116_n_0\ : STD_LOGIC;
  signal \red[31]_i_117_n_0\ : STD_LOGIC;
  signal \red[31]_i_118_n_0\ : STD_LOGIC;
  signal \red[31]_i_119_n_0\ : STD_LOGIC;
  signal \red[31]_i_11_n_0\ : STD_LOGIC;
  signal \red[31]_i_12_n_0\ : STD_LOGIC;
  signal \red[31]_i_13_n_0\ : STD_LOGIC;
  signal \red[31]_i_14_n_0\ : STD_LOGIC;
  signal \red[31]_i_19_n_0\ : STD_LOGIC;
  signal \red[31]_i_20_n_0\ : STD_LOGIC;
  signal \red[31]_i_21_n_0\ : STD_LOGIC;
  signal \red[31]_i_22_n_0\ : STD_LOGIC;
  signal \red[31]_i_23_n_0\ : STD_LOGIC;
  signal \red[31]_i_24_n_0\ : STD_LOGIC;
  signal \red[31]_i_25_n_0\ : STD_LOGIC;
  signal \red[31]_i_26_n_0\ : STD_LOGIC;
  signal \red[31]_i_27_n_0\ : STD_LOGIC;
  signal \red[31]_i_28_n_0\ : STD_LOGIC;
  signal \red[31]_i_29_n_0\ : STD_LOGIC;
  signal \red[31]_i_30_n_0\ : STD_LOGIC;
  signal \red[31]_i_31_n_0\ : STD_LOGIC;
  signal \red[31]_i_32_n_0\ : STD_LOGIC;
  signal \red[31]_i_33_n_0\ : STD_LOGIC;
  signal \red[31]_i_34_n_0\ : STD_LOGIC;
  signal \red[31]_i_35_n_0\ : STD_LOGIC;
  signal \red[31]_i_36_n_0\ : STD_LOGIC;
  signal \red[31]_i_44_n_0\ : STD_LOGIC;
  signal \red[31]_i_45_n_0\ : STD_LOGIC;
  signal \red[31]_i_46_n_0\ : STD_LOGIC;
  signal \red[31]_i_47_n_0\ : STD_LOGIC;
  signal \red[31]_i_48_n_0\ : STD_LOGIC;
  signal \red[31]_i_49_n_0\ : STD_LOGIC;
  signal \red[31]_i_50_n_0\ : STD_LOGIC;
  signal \red[31]_i_51_n_0\ : STD_LOGIC;
  signal \red[31]_i_52_n_0\ : STD_LOGIC;
  signal \red[31]_i_53_n_0\ : STD_LOGIC;
  signal \red[31]_i_54_n_0\ : STD_LOGIC;
  signal \red[31]_i_55_n_0\ : STD_LOGIC;
  signal \red[31]_i_56_n_0\ : STD_LOGIC;
  signal \red[31]_i_57_n_0\ : STD_LOGIC;
  signal \red[31]_i_58_n_0\ : STD_LOGIC;
  signal \red[31]_i_59_n_0\ : STD_LOGIC;
  signal \red[31]_i_60_n_0\ : STD_LOGIC;
  signal \red[31]_i_61_n_0\ : STD_LOGIC;
  signal \red[31]_i_62_n_0\ : STD_LOGIC;
  signal \red[31]_i_63_n_0\ : STD_LOGIC;
  signal \red[31]_i_64_n_0\ : STD_LOGIC;
  signal \red[31]_i_65_n_0\ : STD_LOGIC;
  signal \red[31]_i_66_n_0\ : STD_LOGIC;
  signal \red[31]_i_67_n_0\ : STD_LOGIC;
  signal \red[31]_i_68_n_0\ : STD_LOGIC;
  signal \red[31]_i_69_n_0\ : STD_LOGIC;
  signal \red[31]_i_70_n_0\ : STD_LOGIC;
  signal \red[31]_i_71_n_0\ : STD_LOGIC;
  signal \red[31]_i_72_n_0\ : STD_LOGIC;
  signal \red[31]_i_73_n_0\ : STD_LOGIC;
  signal \red[31]_i_74_n_0\ : STD_LOGIC;
  signal \red[31]_i_75_n_0\ : STD_LOGIC;
  signal \red[31]_i_7_n_0\ : STD_LOGIC;
  signal \red[31]_i_86_n_0\ : STD_LOGIC;
  signal \red[31]_i_87_n_0\ : STD_LOGIC;
  signal \red[31]_i_88_n_0\ : STD_LOGIC;
  signal \red[31]_i_89_n_0\ : STD_LOGIC;
  signal \red[31]_i_8_n_0\ : STD_LOGIC;
  signal \red[31]_i_94_n_0\ : STD_LOGIC;
  signal \red[31]_i_99_n_0\ : STD_LOGIC;
  signal \red[31]_i_9_n_0\ : STD_LOGIC;
  signal \red[32]_i_4_n_0\ : STD_LOGIC;
  signal \red[32]_i_6_n_0\ : STD_LOGIC;
  signal \red[32]_i_8_n_0\ : STD_LOGIC;
  signal \red[3]_i_12_n_0\ : STD_LOGIC;
  signal \red[3]_i_13_n_0\ : STD_LOGIC;
  signal \red[3]_i_14_n_0\ : STD_LOGIC;
  signal \red[3]_i_15_n_0\ : STD_LOGIC;
  signal \red[3]_i_16_n_0\ : STD_LOGIC;
  signal \red[3]_i_17_n_0\ : STD_LOGIC;
  signal \red[3]_i_18_n_0\ : STD_LOGIC;
  signal \red[7]_i_10_n_0\ : STD_LOGIC;
  signal \red[7]_i_8_n_0\ : STD_LOGIC;
  signal \red[7]_i_9_n_0\ : STD_LOGIC;
  signal \red_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \red_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \red_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \red_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \red_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \red_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \red_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \red_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \red_reg[11]_i_33_n_0\ : STD_LOGIC;
  signal \red_reg[11]_i_33_n_1\ : STD_LOGIC;
  signal \red_reg[11]_i_33_n_2\ : STD_LOGIC;
  signal \red_reg[11]_i_33_n_3\ : STD_LOGIC;
  signal \red_reg[11]_i_33_n_4\ : STD_LOGIC;
  signal \red_reg[11]_i_33_n_5\ : STD_LOGIC;
  signal \red_reg[11]_i_33_n_6\ : STD_LOGIC;
  signal \red_reg[11]_i_33_n_7\ : STD_LOGIC;
  signal \red_reg[11]_i_34_n_1\ : STD_LOGIC;
  signal \red_reg[11]_i_34_n_2\ : STD_LOGIC;
  signal \red_reg[11]_i_34_n_3\ : STD_LOGIC;
  signal \red_reg[11]_i_34_n_4\ : STD_LOGIC;
  signal \red_reg[11]_i_34_n_5\ : STD_LOGIC;
  signal \red_reg[11]_i_34_n_6\ : STD_LOGIC;
  signal \red_reg[11]_i_34_n_7\ : STD_LOGIC;
  signal \red_reg[11]_i_35_n_0\ : STD_LOGIC;
  signal \red_reg[11]_i_35_n_1\ : STD_LOGIC;
  signal \red_reg[11]_i_35_n_2\ : STD_LOGIC;
  signal \red_reg[11]_i_35_n_3\ : STD_LOGIC;
  signal \red_reg[11]_i_35_n_4\ : STD_LOGIC;
  signal \red_reg[11]_i_35_n_5\ : STD_LOGIC;
  signal \red_reg[11]_i_35_n_6\ : STD_LOGIC;
  signal \red_reg[11]_i_35_n_7\ : STD_LOGIC;
  signal \red_reg[11]_i_38_n_0\ : STD_LOGIC;
  signal \red_reg[11]_i_38_n_1\ : STD_LOGIC;
  signal \red_reg[11]_i_38_n_2\ : STD_LOGIC;
  signal \red_reg[11]_i_38_n_3\ : STD_LOGIC;
  signal \red_reg[11]_i_38_n_4\ : STD_LOGIC;
  signal \red_reg[11]_i_38_n_5\ : STD_LOGIC;
  signal \red_reg[11]_i_38_n_6\ : STD_LOGIC;
  signal \red_reg[11]_i_38_n_7\ : STD_LOGIC;
  signal \red_reg[11]_i_80_n_0\ : STD_LOGIC;
  signal \red_reg[11]_i_80_n_1\ : STD_LOGIC;
  signal \red_reg[11]_i_80_n_2\ : STD_LOGIC;
  signal \red_reg[11]_i_80_n_3\ : STD_LOGIC;
  signal \red_reg[11]_i_80_n_4\ : STD_LOGIC;
  signal \red_reg[11]_i_80_n_5\ : STD_LOGIC;
  signal \red_reg[11]_i_80_n_6\ : STD_LOGIC;
  signal \red_reg[11]_i_80_n_7\ : STD_LOGIC;
  signal \red_reg[11]_i_81_n_0\ : STD_LOGIC;
  signal \red_reg[11]_i_81_n_1\ : STD_LOGIC;
  signal \red_reg[11]_i_81_n_2\ : STD_LOGIC;
  signal \red_reg[11]_i_81_n_3\ : STD_LOGIC;
  signal \red_reg[11]_i_81_n_4\ : STD_LOGIC;
  signal \red_reg[11]_i_81_n_5\ : STD_LOGIC;
  signal \red_reg[11]_i_81_n_6\ : STD_LOGIC;
  signal \red_reg[11]_i_81_n_7\ : STD_LOGIC;
  signal \red_reg[11]_i_84_n_0\ : STD_LOGIC;
  signal \red_reg[11]_i_84_n_1\ : STD_LOGIC;
  signal \red_reg[11]_i_84_n_2\ : STD_LOGIC;
  signal \red_reg[11]_i_84_n_3\ : STD_LOGIC;
  signal \red_reg[11]_i_84_n_4\ : STD_LOGIC;
  signal \red_reg[11]_i_84_n_5\ : STD_LOGIC;
  signal \red_reg[11]_i_84_n_6\ : STD_LOGIC;
  signal \red_reg[11]_i_84_n_7\ : STD_LOGIC;
  signal \red_reg[11]_i_9_n_0\ : STD_LOGIC;
  signal \red_reg[11]_i_9_n_1\ : STD_LOGIC;
  signal \red_reg[11]_i_9_n_2\ : STD_LOGIC;
  signal \red_reg[11]_i_9_n_3\ : STD_LOGIC;
  signal \red_reg[11]_i_9_n_4\ : STD_LOGIC;
  signal \red_reg[11]_i_9_n_5\ : STD_LOGIC;
  signal \red_reg[11]_i_9_n_6\ : STD_LOGIC;
  signal \red_reg[11]_i_9_n_7\ : STD_LOGIC;
  signal \red_reg[15]_i_15_n_0\ : STD_LOGIC;
  signal \red_reg[15]_i_15_n_1\ : STD_LOGIC;
  signal \red_reg[15]_i_15_n_2\ : STD_LOGIC;
  signal \red_reg[15]_i_15_n_3\ : STD_LOGIC;
  signal \red_reg[15]_i_15_n_4\ : STD_LOGIC;
  signal \red_reg[15]_i_15_n_5\ : STD_LOGIC;
  signal \red_reg[15]_i_15_n_6\ : STD_LOGIC;
  signal \red_reg[15]_i_15_n_7\ : STD_LOGIC;
  signal \red_reg[15]_i_26_n_0\ : STD_LOGIC;
  signal \red_reg[15]_i_26_n_1\ : STD_LOGIC;
  signal \red_reg[15]_i_26_n_2\ : STD_LOGIC;
  signal \red_reg[15]_i_26_n_3\ : STD_LOGIC;
  signal \red_reg[15]_i_26_n_4\ : STD_LOGIC;
  signal \red_reg[15]_i_26_n_5\ : STD_LOGIC;
  signal \red_reg[15]_i_26_n_6\ : STD_LOGIC;
  signal \red_reg[15]_i_26_n_7\ : STD_LOGIC;
  signal \red_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \red_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \red_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \red_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \red_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \red_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \red_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \red_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \red_reg[15]_i_43_n_0\ : STD_LOGIC;
  signal \red_reg[15]_i_43_n_1\ : STD_LOGIC;
  signal \red_reg[15]_i_43_n_2\ : STD_LOGIC;
  signal \red_reg[15]_i_43_n_3\ : STD_LOGIC;
  signal \red_reg[15]_i_43_n_4\ : STD_LOGIC;
  signal \red_reg[15]_i_43_n_5\ : STD_LOGIC;
  signal \red_reg[15]_i_43_n_6\ : STD_LOGIC;
  signal \red_reg[15]_i_43_n_7\ : STD_LOGIC;
  signal \red_reg[15]_i_44_n_0\ : STD_LOGIC;
  signal \red_reg[15]_i_44_n_1\ : STD_LOGIC;
  signal \red_reg[15]_i_44_n_2\ : STD_LOGIC;
  signal \red_reg[15]_i_44_n_3\ : STD_LOGIC;
  signal \red_reg[15]_i_44_n_4\ : STD_LOGIC;
  signal \red_reg[15]_i_44_n_5\ : STD_LOGIC;
  signal \red_reg[15]_i_44_n_6\ : STD_LOGIC;
  signal \red_reg[15]_i_44_n_7\ : STD_LOGIC;
  signal \red_reg[19]_i_15_n_0\ : STD_LOGIC;
  signal \red_reg[19]_i_15_n_1\ : STD_LOGIC;
  signal \red_reg[19]_i_15_n_2\ : STD_LOGIC;
  signal \red_reg[19]_i_15_n_3\ : STD_LOGIC;
  signal \red_reg[19]_i_15_n_4\ : STD_LOGIC;
  signal \red_reg[19]_i_15_n_5\ : STD_LOGIC;
  signal \red_reg[19]_i_15_n_6\ : STD_LOGIC;
  signal \red_reg[19]_i_15_n_7\ : STD_LOGIC;
  signal \red_reg[19]_i_24_n_0\ : STD_LOGIC;
  signal \red_reg[19]_i_24_n_1\ : STD_LOGIC;
  signal \red_reg[19]_i_24_n_2\ : STD_LOGIC;
  signal \red_reg[19]_i_24_n_3\ : STD_LOGIC;
  signal \red_reg[19]_i_24_n_4\ : STD_LOGIC;
  signal \red_reg[19]_i_24_n_5\ : STD_LOGIC;
  signal \red_reg[19]_i_24_n_6\ : STD_LOGIC;
  signal \red_reg[19]_i_24_n_7\ : STD_LOGIC;
  signal \red_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \red_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \red_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \red_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \red_reg[19]_i_2_n_4\ : STD_LOGIC;
  signal \red_reg[19]_i_2_n_5\ : STD_LOGIC;
  signal \red_reg[19]_i_2_n_6\ : STD_LOGIC;
  signal \red_reg[19]_i_2_n_7\ : STD_LOGIC;
  signal \red_reg[19]_i_48_n_0\ : STD_LOGIC;
  signal \red_reg[19]_i_48_n_1\ : STD_LOGIC;
  signal \red_reg[19]_i_48_n_2\ : STD_LOGIC;
  signal \red_reg[19]_i_48_n_3\ : STD_LOGIC;
  signal \red_reg[19]_i_48_n_4\ : STD_LOGIC;
  signal \red_reg[19]_i_48_n_5\ : STD_LOGIC;
  signal \red_reg[19]_i_48_n_6\ : STD_LOGIC;
  signal \red_reg[19]_i_48_n_7\ : STD_LOGIC;
  signal \red_reg[19]_i_49_n_0\ : STD_LOGIC;
  signal \red_reg[19]_i_49_n_1\ : STD_LOGIC;
  signal \red_reg[19]_i_49_n_2\ : STD_LOGIC;
  signal \red_reg[19]_i_49_n_3\ : STD_LOGIC;
  signal \red_reg[19]_i_49_n_4\ : STD_LOGIC;
  signal \red_reg[19]_i_49_n_5\ : STD_LOGIC;
  signal \red_reg[19]_i_49_n_6\ : STD_LOGIC;
  signal \red_reg[19]_i_49_n_7\ : STD_LOGIC;
  signal \red_reg[23]_i_15_n_0\ : STD_LOGIC;
  signal \red_reg[23]_i_15_n_1\ : STD_LOGIC;
  signal \red_reg[23]_i_15_n_2\ : STD_LOGIC;
  signal \red_reg[23]_i_15_n_3\ : STD_LOGIC;
  signal \red_reg[23]_i_15_n_4\ : STD_LOGIC;
  signal \red_reg[23]_i_15_n_5\ : STD_LOGIC;
  signal \red_reg[23]_i_15_n_6\ : STD_LOGIC;
  signal \red_reg[23]_i_15_n_7\ : STD_LOGIC;
  signal \red_reg[23]_i_24_n_0\ : STD_LOGIC;
  signal \red_reg[23]_i_24_n_1\ : STD_LOGIC;
  signal \red_reg[23]_i_24_n_2\ : STD_LOGIC;
  signal \red_reg[23]_i_24_n_3\ : STD_LOGIC;
  signal \red_reg[23]_i_24_n_4\ : STD_LOGIC;
  signal \red_reg[23]_i_24_n_5\ : STD_LOGIC;
  signal \red_reg[23]_i_24_n_6\ : STD_LOGIC;
  signal \red_reg[23]_i_24_n_7\ : STD_LOGIC;
  signal \red_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \red_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \red_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \red_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \red_reg[23]_i_2_n_4\ : STD_LOGIC;
  signal \red_reg[23]_i_2_n_5\ : STD_LOGIC;
  signal \red_reg[23]_i_2_n_6\ : STD_LOGIC;
  signal \red_reg[23]_i_2_n_7\ : STD_LOGIC;
  signal \red_reg[27]_i_15_n_0\ : STD_LOGIC;
  signal \red_reg[27]_i_15_n_1\ : STD_LOGIC;
  signal \red_reg[27]_i_15_n_2\ : STD_LOGIC;
  signal \red_reg[27]_i_15_n_3\ : STD_LOGIC;
  signal \red_reg[27]_i_15_n_4\ : STD_LOGIC;
  signal \red_reg[27]_i_15_n_5\ : STD_LOGIC;
  signal \red_reg[27]_i_15_n_6\ : STD_LOGIC;
  signal \red_reg[27]_i_15_n_7\ : STD_LOGIC;
  signal \red_reg[27]_i_24_n_0\ : STD_LOGIC;
  signal \red_reg[27]_i_24_n_1\ : STD_LOGIC;
  signal \red_reg[27]_i_24_n_2\ : STD_LOGIC;
  signal \red_reg[27]_i_24_n_3\ : STD_LOGIC;
  signal \red_reg[27]_i_24_n_4\ : STD_LOGIC;
  signal \red_reg[27]_i_24_n_5\ : STD_LOGIC;
  signal \red_reg[27]_i_24_n_6\ : STD_LOGIC;
  signal \red_reg[27]_i_24_n_7\ : STD_LOGIC;
  signal \red_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \red_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \red_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \red_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \red_reg[27]_i_2_n_4\ : STD_LOGIC;
  signal \red_reg[27]_i_2_n_5\ : STD_LOGIC;
  signal \red_reg[27]_i_2_n_6\ : STD_LOGIC;
  signal \red_reg[27]_i_2_n_7\ : STD_LOGIC;
  signal \red_reg[31]_i_111_n_1\ : STD_LOGIC;
  signal \red_reg[31]_i_111_n_2\ : STD_LOGIC;
  signal \red_reg[31]_i_111_n_3\ : STD_LOGIC;
  signal \red_reg[31]_i_111_n_4\ : STD_LOGIC;
  signal \red_reg[31]_i_111_n_5\ : STD_LOGIC;
  signal \red_reg[31]_i_111_n_6\ : STD_LOGIC;
  signal \red_reg[31]_i_111_n_7\ : STD_LOGIC;
  signal \red_reg[31]_i_112_n_1\ : STD_LOGIC;
  signal \red_reg[31]_i_112_n_2\ : STD_LOGIC;
  signal \red_reg[31]_i_112_n_3\ : STD_LOGIC;
  signal \red_reg[31]_i_112_n_4\ : STD_LOGIC;
  signal \red_reg[31]_i_112_n_5\ : STD_LOGIC;
  signal \red_reg[31]_i_112_n_6\ : STD_LOGIC;
  signal \red_reg[31]_i_112_n_7\ : STD_LOGIC;
  signal \red_reg[31]_i_16_n_0\ : STD_LOGIC;
  signal \red_reg[31]_i_16_n_1\ : STD_LOGIC;
  signal \red_reg[31]_i_16_n_2\ : STD_LOGIC;
  signal \red_reg[31]_i_16_n_3\ : STD_LOGIC;
  signal \red_reg[31]_i_16_n_4\ : STD_LOGIC;
  signal \red_reg[31]_i_16_n_5\ : STD_LOGIC;
  signal \red_reg[31]_i_16_n_6\ : STD_LOGIC;
  signal \red_reg[31]_i_16_n_7\ : STD_LOGIC;
  signal \red_reg[31]_i_18_n_0\ : STD_LOGIC;
  signal \red_reg[31]_i_18_n_1\ : STD_LOGIC;
  signal \red_reg[31]_i_18_n_2\ : STD_LOGIC;
  signal \red_reg[31]_i_18_n_3\ : STD_LOGIC;
  signal \red_reg[31]_i_18_n_4\ : STD_LOGIC;
  signal \red_reg[31]_i_18_n_5\ : STD_LOGIC;
  signal \red_reg[31]_i_18_n_6\ : STD_LOGIC;
  signal \red_reg[31]_i_18_n_7\ : STD_LOGIC;
  signal \red_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \red_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \red_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \red_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \red_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \red_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \red_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \red_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \red_reg[31]_i_37_n_1\ : STD_LOGIC;
  signal \red_reg[31]_i_37_n_2\ : STD_LOGIC;
  signal \red_reg[31]_i_37_n_3\ : STD_LOGIC;
  signal \red_reg[31]_i_37_n_4\ : STD_LOGIC;
  signal \red_reg[31]_i_37_n_5\ : STD_LOGIC;
  signal \red_reg[31]_i_37_n_6\ : STD_LOGIC;
  signal \red_reg[31]_i_37_n_7\ : STD_LOGIC;
  signal \red_reg[31]_i_39_n_0\ : STD_LOGIC;
  signal \red_reg[31]_i_39_n_1\ : STD_LOGIC;
  signal \red_reg[31]_i_39_n_2\ : STD_LOGIC;
  signal \red_reg[31]_i_39_n_3\ : STD_LOGIC;
  signal \red_reg[31]_i_39_n_4\ : STD_LOGIC;
  signal \red_reg[31]_i_39_n_5\ : STD_LOGIC;
  signal \red_reg[31]_i_39_n_6\ : STD_LOGIC;
  signal \red_reg[31]_i_39_n_7\ : STD_LOGIC;
  signal \red_reg[31]_i_41_n_0\ : STD_LOGIC;
  signal \red_reg[31]_i_41_n_1\ : STD_LOGIC;
  signal \red_reg[31]_i_41_n_2\ : STD_LOGIC;
  signal \red_reg[31]_i_41_n_3\ : STD_LOGIC;
  signal \red_reg[31]_i_41_n_4\ : STD_LOGIC;
  signal \red_reg[31]_i_41_n_5\ : STD_LOGIC;
  signal \red_reg[31]_i_41_n_6\ : STD_LOGIC;
  signal \red_reg[31]_i_41_n_7\ : STD_LOGIC;
  signal \red_reg[31]_i_42_n_1\ : STD_LOGIC;
  signal \red_reg[31]_i_42_n_2\ : STD_LOGIC;
  signal \red_reg[31]_i_42_n_3\ : STD_LOGIC;
  signal \red_reg[31]_i_42_n_4\ : STD_LOGIC;
  signal \red_reg[31]_i_42_n_5\ : STD_LOGIC;
  signal \red_reg[31]_i_42_n_6\ : STD_LOGIC;
  signal \red_reg[31]_i_42_n_7\ : STD_LOGIC;
  signal \red_reg[31]_i_43_n_0\ : STD_LOGIC;
  signal \red_reg[31]_i_43_n_1\ : STD_LOGIC;
  signal \red_reg[31]_i_43_n_2\ : STD_LOGIC;
  signal \red_reg[31]_i_43_n_3\ : STD_LOGIC;
  signal \red_reg[31]_i_43_n_4\ : STD_LOGIC;
  signal \red_reg[31]_i_43_n_5\ : STD_LOGIC;
  signal \red_reg[31]_i_43_n_6\ : STD_LOGIC;
  signal \red_reg[31]_i_43_n_7\ : STD_LOGIC;
  signal \red_reg[31]_i_77_n_1\ : STD_LOGIC;
  signal \red_reg[31]_i_77_n_2\ : STD_LOGIC;
  signal \red_reg[31]_i_77_n_3\ : STD_LOGIC;
  signal \red_reg[31]_i_77_n_4\ : STD_LOGIC;
  signal \red_reg[31]_i_77_n_5\ : STD_LOGIC;
  signal \red_reg[31]_i_77_n_6\ : STD_LOGIC;
  signal \red_reg[31]_i_77_n_7\ : STD_LOGIC;
  signal \red_reg[31]_i_82_n_1\ : STD_LOGIC;
  signal \red_reg[31]_i_82_n_2\ : STD_LOGIC;
  signal \red_reg[31]_i_82_n_3\ : STD_LOGIC;
  signal \red_reg[31]_i_82_n_4\ : STD_LOGIC;
  signal \red_reg[31]_i_82_n_5\ : STD_LOGIC;
  signal \red_reg[31]_i_82_n_6\ : STD_LOGIC;
  signal \red_reg[31]_i_82_n_7\ : STD_LOGIC;
  signal \red_reg[32]_i_3_n_7\ : STD_LOGIC;
  signal \red_reg[32]_i_5_n_7\ : STD_LOGIC;
  signal \red_reg[32]_i_7_n_7\ : STD_LOGIC;
  signal \red_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_11_n_1\ : STD_LOGIC;
  signal \red_reg[3]_i_11_n_2\ : STD_LOGIC;
  signal \red_reg[3]_i_11_n_3\ : STD_LOGIC;
  signal \red_reg[3]_i_11_n_4\ : STD_LOGIC;
  signal \red_reg[3]_i_11_n_5\ : STD_LOGIC;
  signal \red_reg[3]_i_11_n_6\ : STD_LOGIC;
  signal \red_reg[3]_i_11_n_7\ : STD_LOGIC;
  signal \unit_unSharp/B\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \unit_unSharp/C\ : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \NLW_blue_reg[11]_i_34_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_blue_reg[31]_i_111_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_blue_reg[31]_i_112_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_blue_reg[31]_i_37_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_blue_reg[31]_i_42_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_blue_reg[31]_i_77_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_blue_reg[31]_i_82_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_blue_reg[32]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_blue_reg[32]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_blue_reg[32]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_blue_reg[32]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_blue_reg[32]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_blue_reg[32]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_green_reg[11]_i_34_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_green_reg[31]_i_111_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_green_reg[31]_i_112_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_green_reg[31]_i_37_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_green_reg[31]_i_42_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_green_reg[31]_i_77_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_green_reg[31]_i_82_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_green_reg[32]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_green_reg[32]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_green_reg[32]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_green_reg[32]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_green_reg[32]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_green_reg[32]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red_reg[11]_i_34_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_red_reg[31]_i_111_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_red_reg[31]_i_112_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_red_reg[31]_i_37_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_red_reg[31]_i_42_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_red_reg[31]_i_77_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_red_reg[31]_i_82_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_red_reg[32]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[32]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red_reg[32]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[32]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_red_reg[32]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_red_reg[32]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute HLUTNM : string;
  attribute HLUTNM of \blue[11]_i_10\ : label is "lutpair165";
  attribute HLUTNM of \blue[11]_i_11\ : label is "lutpair164";
  attribute HLUTNM of \blue[11]_i_112\ : label is "lutpair95";
  attribute HLUTNM of \blue[11]_i_113\ : label is "lutpair94";
  attribute HLUTNM of \blue[11]_i_114\ : label is "lutpair93";
  attribute HLUTNM of \blue[11]_i_115\ : label is "lutpair96";
  attribute HLUTNM of \blue[11]_i_116\ : label is "lutpair95";
  attribute HLUTNM of \blue[11]_i_117\ : label is "lutpair94";
  attribute HLUTNM of \blue[11]_i_118\ : label is "lutpair93";
  attribute HLUTNM of \blue[11]_i_12\ : label is "lutpair163";
  attribute HLUTNM of \blue[11]_i_13\ : label is "lutpair162";
  attribute HLUTNM of \blue[11]_i_14\ : label is "lutpair166";
  attribute HLUTNM of \blue[11]_i_15\ : label is "lutpair165";
  attribute HLUTNM of \blue[11]_i_16\ : label is "lutpair164";
  attribute HLUTNM of \blue[11]_i_17\ : label is "lutpair163";
  attribute HLUTNM of \blue[11]_i_23\ : label is "lutpair161";
  attribute HLUTNM of \blue[11]_i_24\ : label is "lutpair160";
  attribute HLUTNM of \blue[11]_i_25\ : label is "lutpair159";
  attribute HLUTNM of \blue[11]_i_26\ : label is "lutpair158";
  attribute HLUTNM of \blue[11]_i_27\ : label is "lutpair162";
  attribute HLUTNM of \blue[11]_i_28\ : label is "lutpair161";
  attribute HLUTNM of \blue[11]_i_29\ : label is "lutpair160";
  attribute HLUTNM of \blue[11]_i_30\ : label is "lutpair159";
  attribute HLUTNM of \blue[11]_i_47\ : label is "lutpair130";
  attribute HLUTNM of \blue[11]_i_48\ : label is "lutpair129";
  attribute HLUTNM of \blue[11]_i_49\ : label is "lutpair128";
  attribute HLUTNM of \blue[11]_i_50\ : label is "lutpair127";
  attribute HLUTNM of \blue[11]_i_51\ : label is "lutpair131";
  attribute HLUTNM of \blue[11]_i_52\ : label is "lutpair130";
  attribute HLUTNM of \blue[11]_i_53\ : label is "lutpair129";
  attribute HLUTNM of \blue[11]_i_54\ : label is "lutpair128";
  attribute HLUTNM of \blue[11]_i_73\ : label is "lutpair126";
  attribute HLUTNM of \blue[11]_i_74\ : label is "lutpair125";
  attribute HLUTNM of \blue[11]_i_75\ : label is "lutpair124";
  attribute HLUTNM of \blue[11]_i_76\ : label is "lutpair127";
  attribute HLUTNM of \blue[11]_i_77\ : label is "lutpair126";
  attribute HLUTNM of \blue[11]_i_78\ : label is "lutpair125";
  attribute HLUTNM of \blue[11]_i_79\ : label is "lutpair124";
  attribute HLUTNM of \blue[15]_i_10\ : label is "lutpair166";
  attribute HLUTNM of \blue[15]_i_11\ : label is "lutpair170";
  attribute HLUTNM of \blue[15]_i_12\ : label is "lutpair169";
  attribute HLUTNM of \blue[15]_i_13\ : label is "lutpair168";
  attribute HLUTNM of \blue[15]_i_14\ : label is "lutpair167";
  attribute HLUTNM of \blue[15]_i_16\ : label is "lutpair134";
  attribute HLUTNM of \blue[15]_i_17\ : label is "lutpair133";
  attribute HLUTNM of \blue[15]_i_18\ : label is "lutpair132";
  attribute HLUTNM of \blue[15]_i_19\ : label is "lutpair131";
  attribute HLUTNM of \blue[15]_i_20\ : label is "lutpair135";
  attribute HLUTNM of \blue[15]_i_21\ : label is "lutpair134";
  attribute HLUTNM of \blue[15]_i_22\ : label is "lutpair133";
  attribute HLUTNM of \blue[15]_i_23\ : label is "lutpair132";
  attribute HLUTNM of \blue[15]_i_35\ : label is "lutpair99";
  attribute HLUTNM of \blue[15]_i_36\ : label is "lutpair98";
  attribute HLUTNM of \blue[15]_i_37\ : label is "lutpair97";
  attribute HLUTNM of \blue[15]_i_38\ : label is "lutpair96";
  attribute HLUTNM of \blue[15]_i_39\ : label is "lutpair100";
  attribute HLUTNM of \blue[15]_i_40\ : label is "lutpair99";
  attribute HLUTNM of \blue[15]_i_41\ : label is "lutpair98";
  attribute HLUTNM of \blue[15]_i_42\ : label is "lutpair97";
  attribute HLUTNM of \blue[15]_i_7\ : label is "lutpair169";
  attribute HLUTNM of \blue[15]_i_8\ : label is "lutpair168";
  attribute HLUTNM of \blue[15]_i_9\ : label is "lutpair167";
  attribute HLUTNM of \blue[19]_i_10\ : label is "lutpair170";
  attribute HLUTNM of \blue[19]_i_11\ : label is "lutpair174";
  attribute HLUTNM of \blue[19]_i_12\ : label is "lutpair173";
  attribute HLUTNM of \blue[19]_i_13\ : label is "lutpair172";
  attribute HLUTNM of \blue[19]_i_14\ : label is "lutpair171";
  attribute HLUTNM of \blue[19]_i_16\ : label is "lutpair138";
  attribute HLUTNM of \blue[19]_i_17\ : label is "lutpair137";
  attribute HLUTNM of \blue[19]_i_18\ : label is "lutpair136";
  attribute HLUTNM of \blue[19]_i_19\ : label is "lutpair135";
  attribute HLUTNM of \blue[19]_i_20\ : label is "lutpair139";
  attribute HLUTNM of \blue[19]_i_21\ : label is "lutpair138";
  attribute HLUTNM of \blue[19]_i_22\ : label is "lutpair137";
  attribute HLUTNM of \blue[19]_i_23\ : label is "lutpair136";
  attribute HLUTNM of \blue[19]_i_25\ : label is "lutpair103";
  attribute HLUTNM of \blue[19]_i_26\ : label is "lutpair102";
  attribute HLUTNM of \blue[19]_i_27\ : label is "lutpair101";
  attribute HLUTNM of \blue[19]_i_28\ : label is "lutpair100";
  attribute HLUTNM of \blue[19]_i_29\ : label is "lutpair104";
  attribute HLUTNM of \blue[19]_i_30\ : label is "lutpair103";
  attribute HLUTNM of \blue[19]_i_31\ : label is "lutpair102";
  attribute HLUTNM of \blue[19]_i_32\ : label is "lutpair101";
  attribute HLUTNM of \blue[19]_i_7\ : label is "lutpair173";
  attribute HLUTNM of \blue[19]_i_8\ : label is "lutpair172";
  attribute HLUTNM of \blue[19]_i_9\ : label is "lutpair171";
  attribute HLUTNM of \blue[23]_i_10\ : label is "lutpair174";
  attribute HLUTNM of \blue[23]_i_11\ : label is "lutpair178";
  attribute HLUTNM of \blue[23]_i_12\ : label is "lutpair177";
  attribute HLUTNM of \blue[23]_i_13\ : label is "lutpair176";
  attribute HLUTNM of \blue[23]_i_14\ : label is "lutpair175";
  attribute HLUTNM of \blue[23]_i_16\ : label is "lutpair142";
  attribute HLUTNM of \blue[23]_i_17\ : label is "lutpair141";
  attribute HLUTNM of \blue[23]_i_18\ : label is "lutpair140";
  attribute HLUTNM of \blue[23]_i_19\ : label is "lutpair139";
  attribute HLUTNM of \blue[23]_i_20\ : label is "lutpair143";
  attribute HLUTNM of \blue[23]_i_21\ : label is "lutpair142";
  attribute HLUTNM of \blue[23]_i_22\ : label is "lutpair141";
  attribute HLUTNM of \blue[23]_i_23\ : label is "lutpair140";
  attribute HLUTNM of \blue[23]_i_25\ : label is "lutpair107";
  attribute HLUTNM of \blue[23]_i_26\ : label is "lutpair106";
  attribute HLUTNM of \blue[23]_i_27\ : label is "lutpair105";
  attribute HLUTNM of \blue[23]_i_28\ : label is "lutpair104";
  attribute HLUTNM of \blue[23]_i_29\ : label is "lutpair108";
  attribute HLUTNM of \blue[23]_i_30\ : label is "lutpair107";
  attribute HLUTNM of \blue[23]_i_31\ : label is "lutpair106";
  attribute HLUTNM of \blue[23]_i_32\ : label is "lutpair105";
  attribute HLUTNM of \blue[23]_i_7\ : label is "lutpair177";
  attribute HLUTNM of \blue[23]_i_8\ : label is "lutpair176";
  attribute HLUTNM of \blue[23]_i_9\ : label is "lutpair175";
  attribute HLUTNM of \blue[27]_i_10\ : label is "lutpair178";
  attribute HLUTNM of \blue[27]_i_11\ : label is "lutpair182";
  attribute HLUTNM of \blue[27]_i_12\ : label is "lutpair181";
  attribute HLUTNM of \blue[27]_i_13\ : label is "lutpair180";
  attribute HLUTNM of \blue[27]_i_14\ : label is "lutpair179";
  attribute HLUTNM of \blue[27]_i_16\ : label is "lutpair146";
  attribute HLUTNM of \blue[27]_i_17\ : label is "lutpair145";
  attribute HLUTNM of \blue[27]_i_18\ : label is "lutpair144";
  attribute HLUTNM of \blue[27]_i_19\ : label is "lutpair143";
  attribute HLUTNM of \blue[27]_i_20\ : label is "lutpair147";
  attribute HLUTNM of \blue[27]_i_21\ : label is "lutpair146";
  attribute HLUTNM of \blue[27]_i_22\ : label is "lutpair145";
  attribute HLUTNM of \blue[27]_i_23\ : label is "lutpair144";
  attribute HLUTNM of \blue[27]_i_25\ : label is "lutpair111";
  attribute HLUTNM of \blue[27]_i_26\ : label is "lutpair110";
  attribute HLUTNM of \blue[27]_i_27\ : label is "lutpair109";
  attribute HLUTNM of \blue[27]_i_28\ : label is "lutpair108";
  attribute HLUTNM of \blue[27]_i_29\ : label is "lutpair112";
  attribute HLUTNM of \blue[27]_i_30\ : label is "lutpair111";
  attribute HLUTNM of \blue[27]_i_31\ : label is "lutpair110";
  attribute HLUTNM of \blue[27]_i_32\ : label is "lutpair109";
  attribute HLUTNM of \blue[27]_i_7\ : label is "lutpair181";
  attribute HLUTNM of \blue[27]_i_8\ : label is "lutpair180";
  attribute HLUTNM of \blue[27]_i_9\ : label is "lutpair179";
  attribute HLUTNM of \blue[31]_i_10\ : label is "lutpair182";
  attribute HLUTNM of \blue[31]_i_12\ : label is "lutpair185";
  attribute HLUTNM of \blue[31]_i_13\ : label is "lutpair184";
  attribute HLUTNM of \blue[31]_i_14\ : label is "lutpair183";
  attribute HLUTNM of \blue[31]_i_20\ : label is "lutpair154";
  attribute HLUTNM of \blue[31]_i_21\ : label is "lutpair153";
  attribute HLUTNM of \blue[31]_i_22\ : label is "lutpair152";
  attribute HLUTNM of \blue[31]_i_23\ : label is "lutpair151";
  attribute HLUTNM of \blue[31]_i_25\ : label is "lutpair154";
  attribute HLUTNM of \blue[31]_i_26\ : label is "lutpair153";
  attribute HLUTNM of \blue[31]_i_27\ : label is "lutpair152";
  attribute HLUTNM of \blue[31]_i_29\ : label is "lutpair150";
  attribute HLUTNM of \blue[31]_i_30\ : label is "lutpair149";
  attribute HLUTNM of \blue[31]_i_31\ : label is "lutpair148";
  attribute HLUTNM of \blue[31]_i_32\ : label is "lutpair147";
  attribute HLUTNM of \blue[31]_i_33\ : label is "lutpair151";
  attribute HLUTNM of \blue[31]_i_34\ : label is "lutpair150";
  attribute HLUTNM of \blue[31]_i_35\ : label is "lutpair149";
  attribute HLUTNM of \blue[31]_i_36\ : label is "lutpair148";
  attribute HLUTNM of \blue[31]_i_48\ : label is "lutpair123";
  attribute HLUTNM of \blue[31]_i_49\ : label is "lutpair122";
  attribute HLUTNM of \blue[31]_i_50\ : label is "lutpair121";
  attribute HLUTNM of \blue[31]_i_51\ : label is "lutpair120";
  attribute HLUTNM of \blue[31]_i_53\ : label is "lutpair123";
  attribute HLUTNM of \blue[31]_i_54\ : label is "lutpair122";
  attribute HLUTNM of \blue[31]_i_55\ : label is "lutpair121";
  attribute HLUTNM of \blue[31]_i_57\ : label is "lutpair119";
  attribute HLUTNM of \blue[31]_i_58\ : label is "lutpair118";
  attribute HLUTNM of \blue[31]_i_59\ : label is "lutpair117";
  attribute HLUTNM of \blue[31]_i_60\ : label is "lutpair116";
  attribute HLUTNM of \blue[31]_i_61\ : label is "lutpair120";
  attribute HLUTNM of \blue[31]_i_62\ : label is "lutpair119";
  attribute HLUTNM of \blue[31]_i_63\ : label is "lutpair118";
  attribute HLUTNM of \blue[31]_i_64\ : label is "lutpair117";
  attribute HLUTNM of \blue[31]_i_68\ : label is "lutpair115";
  attribute HLUTNM of \blue[31]_i_69\ : label is "lutpair114";
  attribute HLUTNM of \blue[31]_i_7\ : label is "lutpair185";
  attribute HLUTNM of \blue[31]_i_70\ : label is "lutpair113";
  attribute HLUTNM of \blue[31]_i_71\ : label is "lutpair112";
  attribute HLUTNM of \blue[31]_i_72\ : label is "lutpair116";
  attribute HLUTNM of \blue[31]_i_73\ : label is "lutpair115";
  attribute HLUTNM of \blue[31]_i_74\ : label is "lutpair114";
  attribute HLUTNM of \blue[31]_i_75\ : label is "lutpair113";
  attribute HLUTNM of \blue[31]_i_8\ : label is "lutpair184";
  attribute HLUTNM of \blue[31]_i_9\ : label is "lutpair183";
  attribute HLUTNM of \blue[3]_i_12\ : label is "lutpair157";
  attribute HLUTNM of \blue[3]_i_13\ : label is "lutpair156";
  attribute HLUTNM of \blue[3]_i_14\ : label is "lutpair155";
  attribute HLUTNM of \blue[3]_i_15\ : label is "lutpair158";
  attribute HLUTNM of \blue[3]_i_16\ : label is "lutpair157";
  attribute HLUTNM of \blue[3]_i_17\ : label is "lutpair156";
  attribute HLUTNM of \blue[3]_i_18\ : label is "lutpair155";
  attribute HLUTNM of \green[11]_i_10\ : label is "lutpair72";
  attribute HLUTNM of \green[11]_i_11\ : label is "lutpair71";
  attribute HLUTNM of \green[11]_i_112\ : label is "lutpair2";
  attribute HLUTNM of \green[11]_i_113\ : label is "lutpair1";
  attribute HLUTNM of \green[11]_i_114\ : label is "lutpair0";
  attribute HLUTNM of \green[11]_i_115\ : label is "lutpair3";
  attribute HLUTNM of \green[11]_i_116\ : label is "lutpair2";
  attribute HLUTNM of \green[11]_i_117\ : label is "lutpair1";
  attribute HLUTNM of \green[11]_i_118\ : label is "lutpair0";
  attribute HLUTNM of \green[11]_i_12\ : label is "lutpair70";
  attribute HLUTNM of \green[11]_i_13\ : label is "lutpair69";
  attribute HLUTNM of \green[11]_i_14\ : label is "lutpair73";
  attribute HLUTNM of \green[11]_i_15\ : label is "lutpair72";
  attribute HLUTNM of \green[11]_i_16\ : label is "lutpair71";
  attribute HLUTNM of \green[11]_i_17\ : label is "lutpair70";
  attribute HLUTNM of \green[11]_i_23\ : label is "lutpair68";
  attribute HLUTNM of \green[11]_i_24\ : label is "lutpair67";
  attribute HLUTNM of \green[11]_i_25\ : label is "lutpair66";
  attribute HLUTNM of \green[11]_i_26\ : label is "lutpair65";
  attribute HLUTNM of \green[11]_i_27\ : label is "lutpair69";
  attribute HLUTNM of \green[11]_i_28\ : label is "lutpair68";
  attribute HLUTNM of \green[11]_i_29\ : label is "lutpair67";
  attribute HLUTNM of \green[11]_i_30\ : label is "lutpair66";
  attribute HLUTNM of \green[11]_i_47\ : label is "lutpair37";
  attribute HLUTNM of \green[11]_i_48\ : label is "lutpair36";
  attribute HLUTNM of \green[11]_i_49\ : label is "lutpair35";
  attribute HLUTNM of \green[11]_i_50\ : label is "lutpair34";
  attribute HLUTNM of \green[11]_i_51\ : label is "lutpair38";
  attribute HLUTNM of \green[11]_i_52\ : label is "lutpair37";
  attribute HLUTNM of \green[11]_i_53\ : label is "lutpair36";
  attribute HLUTNM of \green[11]_i_54\ : label is "lutpair35";
  attribute HLUTNM of \green[11]_i_73\ : label is "lutpair33";
  attribute HLUTNM of \green[11]_i_74\ : label is "lutpair32";
  attribute HLUTNM of \green[11]_i_75\ : label is "lutpair31";
  attribute HLUTNM of \green[11]_i_76\ : label is "lutpair34";
  attribute HLUTNM of \green[11]_i_77\ : label is "lutpair33";
  attribute HLUTNM of \green[11]_i_78\ : label is "lutpair32";
  attribute HLUTNM of \green[11]_i_79\ : label is "lutpair31";
  attribute HLUTNM of \green[15]_i_10\ : label is "lutpair73";
  attribute HLUTNM of \green[15]_i_11\ : label is "lutpair77";
  attribute HLUTNM of \green[15]_i_12\ : label is "lutpair76";
  attribute HLUTNM of \green[15]_i_13\ : label is "lutpair75";
  attribute HLUTNM of \green[15]_i_14\ : label is "lutpair74";
  attribute HLUTNM of \green[15]_i_16\ : label is "lutpair41";
  attribute HLUTNM of \green[15]_i_17\ : label is "lutpair40";
  attribute HLUTNM of \green[15]_i_18\ : label is "lutpair39";
  attribute HLUTNM of \green[15]_i_19\ : label is "lutpair38";
  attribute HLUTNM of \green[15]_i_20\ : label is "lutpair42";
  attribute HLUTNM of \green[15]_i_21\ : label is "lutpair41";
  attribute HLUTNM of \green[15]_i_22\ : label is "lutpair40";
  attribute HLUTNM of \green[15]_i_23\ : label is "lutpair39";
  attribute HLUTNM of \green[15]_i_35\ : label is "lutpair6";
  attribute HLUTNM of \green[15]_i_36\ : label is "lutpair5";
  attribute HLUTNM of \green[15]_i_37\ : label is "lutpair4";
  attribute HLUTNM of \green[15]_i_38\ : label is "lutpair3";
  attribute HLUTNM of \green[15]_i_39\ : label is "lutpair7";
  attribute HLUTNM of \green[15]_i_40\ : label is "lutpair6";
  attribute HLUTNM of \green[15]_i_41\ : label is "lutpair5";
  attribute HLUTNM of \green[15]_i_42\ : label is "lutpair4";
  attribute HLUTNM of \green[15]_i_7\ : label is "lutpair76";
  attribute HLUTNM of \green[15]_i_8\ : label is "lutpair75";
  attribute HLUTNM of \green[15]_i_9\ : label is "lutpair74";
  attribute HLUTNM of \green[19]_i_10\ : label is "lutpair77";
  attribute HLUTNM of \green[19]_i_11\ : label is "lutpair81";
  attribute HLUTNM of \green[19]_i_12\ : label is "lutpair80";
  attribute HLUTNM of \green[19]_i_13\ : label is "lutpair79";
  attribute HLUTNM of \green[19]_i_14\ : label is "lutpair78";
  attribute HLUTNM of \green[19]_i_16\ : label is "lutpair45";
  attribute HLUTNM of \green[19]_i_17\ : label is "lutpair44";
  attribute HLUTNM of \green[19]_i_18\ : label is "lutpair43";
  attribute HLUTNM of \green[19]_i_19\ : label is "lutpair42";
  attribute HLUTNM of \green[19]_i_20\ : label is "lutpair46";
  attribute HLUTNM of \green[19]_i_21\ : label is "lutpair45";
  attribute HLUTNM of \green[19]_i_22\ : label is "lutpair44";
  attribute HLUTNM of \green[19]_i_23\ : label is "lutpair43";
  attribute HLUTNM of \green[19]_i_25\ : label is "lutpair10";
  attribute HLUTNM of \green[19]_i_26\ : label is "lutpair9";
  attribute HLUTNM of \green[19]_i_27\ : label is "lutpair8";
  attribute HLUTNM of \green[19]_i_28\ : label is "lutpair7";
  attribute HLUTNM of \green[19]_i_29\ : label is "lutpair11";
  attribute HLUTNM of \green[19]_i_30\ : label is "lutpair10";
  attribute HLUTNM of \green[19]_i_31\ : label is "lutpair9";
  attribute HLUTNM of \green[19]_i_32\ : label is "lutpair8";
  attribute HLUTNM of \green[19]_i_7\ : label is "lutpair80";
  attribute HLUTNM of \green[19]_i_8\ : label is "lutpair79";
  attribute HLUTNM of \green[19]_i_9\ : label is "lutpair78";
  attribute HLUTNM of \green[23]_i_10\ : label is "lutpair81";
  attribute HLUTNM of \green[23]_i_11\ : label is "lutpair85";
  attribute HLUTNM of \green[23]_i_12\ : label is "lutpair84";
  attribute HLUTNM of \green[23]_i_13\ : label is "lutpair83";
  attribute HLUTNM of \green[23]_i_14\ : label is "lutpair82";
  attribute HLUTNM of \green[23]_i_16\ : label is "lutpair49";
  attribute HLUTNM of \green[23]_i_17\ : label is "lutpair48";
  attribute HLUTNM of \green[23]_i_18\ : label is "lutpair47";
  attribute HLUTNM of \green[23]_i_19\ : label is "lutpair46";
  attribute HLUTNM of \green[23]_i_20\ : label is "lutpair50";
  attribute HLUTNM of \green[23]_i_21\ : label is "lutpair49";
  attribute HLUTNM of \green[23]_i_22\ : label is "lutpair48";
  attribute HLUTNM of \green[23]_i_23\ : label is "lutpair47";
  attribute HLUTNM of \green[23]_i_25\ : label is "lutpair14";
  attribute HLUTNM of \green[23]_i_26\ : label is "lutpair13";
  attribute HLUTNM of \green[23]_i_27\ : label is "lutpair12";
  attribute HLUTNM of \green[23]_i_28\ : label is "lutpair11";
  attribute HLUTNM of \green[23]_i_29\ : label is "lutpair15";
  attribute HLUTNM of \green[23]_i_30\ : label is "lutpair14";
  attribute HLUTNM of \green[23]_i_31\ : label is "lutpair13";
  attribute HLUTNM of \green[23]_i_32\ : label is "lutpair12";
  attribute HLUTNM of \green[23]_i_7\ : label is "lutpair84";
  attribute HLUTNM of \green[23]_i_8\ : label is "lutpair83";
  attribute HLUTNM of \green[23]_i_9\ : label is "lutpair82";
  attribute HLUTNM of \green[27]_i_10\ : label is "lutpair85";
  attribute HLUTNM of \green[27]_i_11\ : label is "lutpair89";
  attribute HLUTNM of \green[27]_i_12\ : label is "lutpair88";
  attribute HLUTNM of \green[27]_i_13\ : label is "lutpair87";
  attribute HLUTNM of \green[27]_i_14\ : label is "lutpair86";
  attribute HLUTNM of \green[27]_i_16\ : label is "lutpair53";
  attribute HLUTNM of \green[27]_i_17\ : label is "lutpair52";
  attribute HLUTNM of \green[27]_i_18\ : label is "lutpair51";
  attribute HLUTNM of \green[27]_i_19\ : label is "lutpair50";
  attribute HLUTNM of \green[27]_i_20\ : label is "lutpair54";
  attribute HLUTNM of \green[27]_i_21\ : label is "lutpair53";
  attribute HLUTNM of \green[27]_i_22\ : label is "lutpair52";
  attribute HLUTNM of \green[27]_i_23\ : label is "lutpair51";
  attribute HLUTNM of \green[27]_i_25\ : label is "lutpair18";
  attribute HLUTNM of \green[27]_i_26\ : label is "lutpair17";
  attribute HLUTNM of \green[27]_i_27\ : label is "lutpair16";
  attribute HLUTNM of \green[27]_i_28\ : label is "lutpair15";
  attribute HLUTNM of \green[27]_i_29\ : label is "lutpair19";
  attribute HLUTNM of \green[27]_i_30\ : label is "lutpair18";
  attribute HLUTNM of \green[27]_i_31\ : label is "lutpair17";
  attribute HLUTNM of \green[27]_i_32\ : label is "lutpair16";
  attribute HLUTNM of \green[27]_i_7\ : label is "lutpair88";
  attribute HLUTNM of \green[27]_i_8\ : label is "lutpair87";
  attribute HLUTNM of \green[27]_i_9\ : label is "lutpair86";
  attribute HLUTNM of \green[31]_i_10\ : label is "lutpair89";
  attribute HLUTNM of \green[31]_i_12\ : label is "lutpair92";
  attribute HLUTNM of \green[31]_i_13\ : label is "lutpair91";
  attribute HLUTNM of \green[31]_i_14\ : label is "lutpair90";
  attribute HLUTNM of \green[31]_i_20\ : label is "lutpair61";
  attribute HLUTNM of \green[31]_i_21\ : label is "lutpair60";
  attribute HLUTNM of \green[31]_i_22\ : label is "lutpair59";
  attribute HLUTNM of \green[31]_i_23\ : label is "lutpair58";
  attribute HLUTNM of \green[31]_i_25\ : label is "lutpair61";
  attribute HLUTNM of \green[31]_i_26\ : label is "lutpair60";
  attribute HLUTNM of \green[31]_i_27\ : label is "lutpair59";
  attribute HLUTNM of \green[31]_i_29\ : label is "lutpair57";
  attribute HLUTNM of \green[31]_i_30\ : label is "lutpair56";
  attribute HLUTNM of \green[31]_i_31\ : label is "lutpair55";
  attribute HLUTNM of \green[31]_i_32\ : label is "lutpair54";
  attribute HLUTNM of \green[31]_i_33\ : label is "lutpair58";
  attribute HLUTNM of \green[31]_i_34\ : label is "lutpair57";
  attribute HLUTNM of \green[31]_i_35\ : label is "lutpair56";
  attribute HLUTNM of \green[31]_i_36\ : label is "lutpair55";
  attribute HLUTNM of \green[31]_i_48\ : label is "lutpair30";
  attribute HLUTNM of \green[31]_i_49\ : label is "lutpair29";
  attribute HLUTNM of \green[31]_i_50\ : label is "lutpair28";
  attribute HLUTNM of \green[31]_i_51\ : label is "lutpair27";
  attribute HLUTNM of \green[31]_i_53\ : label is "lutpair30";
  attribute HLUTNM of \green[31]_i_54\ : label is "lutpair29";
  attribute HLUTNM of \green[31]_i_55\ : label is "lutpair28";
  attribute HLUTNM of \green[31]_i_57\ : label is "lutpair26";
  attribute HLUTNM of \green[31]_i_58\ : label is "lutpair25";
  attribute HLUTNM of \green[31]_i_59\ : label is "lutpair24";
  attribute HLUTNM of \green[31]_i_60\ : label is "lutpair23";
  attribute HLUTNM of \green[31]_i_61\ : label is "lutpair27";
  attribute HLUTNM of \green[31]_i_62\ : label is "lutpair26";
  attribute HLUTNM of \green[31]_i_63\ : label is "lutpair25";
  attribute HLUTNM of \green[31]_i_64\ : label is "lutpair24";
  attribute HLUTNM of \green[31]_i_68\ : label is "lutpair22";
  attribute HLUTNM of \green[31]_i_69\ : label is "lutpair21";
  attribute HLUTNM of \green[31]_i_7\ : label is "lutpair92";
  attribute HLUTNM of \green[31]_i_70\ : label is "lutpair20";
  attribute HLUTNM of \green[31]_i_71\ : label is "lutpair19";
  attribute HLUTNM of \green[31]_i_72\ : label is "lutpair23";
  attribute HLUTNM of \green[31]_i_73\ : label is "lutpair22";
  attribute HLUTNM of \green[31]_i_74\ : label is "lutpair21";
  attribute HLUTNM of \green[31]_i_75\ : label is "lutpair20";
  attribute HLUTNM of \green[31]_i_8\ : label is "lutpair91";
  attribute HLUTNM of \green[31]_i_9\ : label is "lutpair90";
  attribute HLUTNM of \green[3]_i_12\ : label is "lutpair64";
  attribute HLUTNM of \green[3]_i_13\ : label is "lutpair63";
  attribute HLUTNM of \green[3]_i_14\ : label is "lutpair62";
  attribute HLUTNM of \green[3]_i_15\ : label is "lutpair65";
  attribute HLUTNM of \green[3]_i_16\ : label is "lutpair64";
  attribute HLUTNM of \green[3]_i_17\ : label is "lutpair63";
  attribute HLUTNM of \green[3]_i_18\ : label is "lutpair62";
  attribute HLUTNM of \red[11]_i_10\ : label is "lutpair258";
  attribute HLUTNM of \red[11]_i_11\ : label is "lutpair257";
  attribute HLUTNM of \red[11]_i_112\ : label is "lutpair188";
  attribute HLUTNM of \red[11]_i_113\ : label is "lutpair187";
  attribute HLUTNM of \red[11]_i_114\ : label is "lutpair186";
  attribute HLUTNM of \red[11]_i_115\ : label is "lutpair189";
  attribute HLUTNM of \red[11]_i_116\ : label is "lutpair188";
  attribute HLUTNM of \red[11]_i_117\ : label is "lutpair187";
  attribute HLUTNM of \red[11]_i_118\ : label is "lutpair186";
  attribute HLUTNM of \red[11]_i_12\ : label is "lutpair256";
  attribute HLUTNM of \red[11]_i_13\ : label is "lutpair255";
  attribute HLUTNM of \red[11]_i_14\ : label is "lutpair259";
  attribute HLUTNM of \red[11]_i_15\ : label is "lutpair258";
  attribute HLUTNM of \red[11]_i_16\ : label is "lutpair257";
  attribute HLUTNM of \red[11]_i_17\ : label is "lutpair256";
  attribute HLUTNM of \red[11]_i_23\ : label is "lutpair254";
  attribute HLUTNM of \red[11]_i_24\ : label is "lutpair253";
  attribute HLUTNM of \red[11]_i_25\ : label is "lutpair252";
  attribute HLUTNM of \red[11]_i_26\ : label is "lutpair251";
  attribute HLUTNM of \red[11]_i_27\ : label is "lutpair255";
  attribute HLUTNM of \red[11]_i_28\ : label is "lutpair254";
  attribute HLUTNM of \red[11]_i_29\ : label is "lutpair253";
  attribute HLUTNM of \red[11]_i_30\ : label is "lutpair252";
  attribute HLUTNM of \red[11]_i_47\ : label is "lutpair223";
  attribute HLUTNM of \red[11]_i_48\ : label is "lutpair222";
  attribute HLUTNM of \red[11]_i_49\ : label is "lutpair221";
  attribute HLUTNM of \red[11]_i_50\ : label is "lutpair220";
  attribute HLUTNM of \red[11]_i_51\ : label is "lutpair224";
  attribute HLUTNM of \red[11]_i_52\ : label is "lutpair223";
  attribute HLUTNM of \red[11]_i_53\ : label is "lutpair222";
  attribute HLUTNM of \red[11]_i_54\ : label is "lutpair221";
  attribute HLUTNM of \red[11]_i_73\ : label is "lutpair219";
  attribute HLUTNM of \red[11]_i_74\ : label is "lutpair218";
  attribute HLUTNM of \red[11]_i_75\ : label is "lutpair217";
  attribute HLUTNM of \red[11]_i_76\ : label is "lutpair220";
  attribute HLUTNM of \red[11]_i_77\ : label is "lutpair219";
  attribute HLUTNM of \red[11]_i_78\ : label is "lutpair218";
  attribute HLUTNM of \red[11]_i_79\ : label is "lutpair217";
  attribute HLUTNM of \red[15]_i_10\ : label is "lutpair259";
  attribute HLUTNM of \red[15]_i_11\ : label is "lutpair263";
  attribute HLUTNM of \red[15]_i_12\ : label is "lutpair262";
  attribute HLUTNM of \red[15]_i_13\ : label is "lutpair261";
  attribute HLUTNM of \red[15]_i_14\ : label is "lutpair260";
  attribute HLUTNM of \red[15]_i_16\ : label is "lutpair227";
  attribute HLUTNM of \red[15]_i_17\ : label is "lutpair226";
  attribute HLUTNM of \red[15]_i_18\ : label is "lutpair225";
  attribute HLUTNM of \red[15]_i_19\ : label is "lutpair224";
  attribute HLUTNM of \red[15]_i_20\ : label is "lutpair228";
  attribute HLUTNM of \red[15]_i_21\ : label is "lutpair227";
  attribute HLUTNM of \red[15]_i_22\ : label is "lutpair226";
  attribute HLUTNM of \red[15]_i_23\ : label is "lutpair225";
  attribute HLUTNM of \red[15]_i_35\ : label is "lutpair192";
  attribute HLUTNM of \red[15]_i_36\ : label is "lutpair191";
  attribute HLUTNM of \red[15]_i_37\ : label is "lutpair190";
  attribute HLUTNM of \red[15]_i_38\ : label is "lutpair189";
  attribute HLUTNM of \red[15]_i_39\ : label is "lutpair193";
  attribute HLUTNM of \red[15]_i_40\ : label is "lutpair192";
  attribute HLUTNM of \red[15]_i_41\ : label is "lutpair191";
  attribute HLUTNM of \red[15]_i_42\ : label is "lutpair190";
  attribute HLUTNM of \red[15]_i_7\ : label is "lutpair262";
  attribute HLUTNM of \red[15]_i_8\ : label is "lutpair261";
  attribute HLUTNM of \red[15]_i_9\ : label is "lutpair260";
  attribute HLUTNM of \red[19]_i_10\ : label is "lutpair263";
  attribute HLUTNM of \red[19]_i_11\ : label is "lutpair267";
  attribute HLUTNM of \red[19]_i_12\ : label is "lutpair266";
  attribute HLUTNM of \red[19]_i_13\ : label is "lutpair265";
  attribute HLUTNM of \red[19]_i_14\ : label is "lutpair264";
  attribute HLUTNM of \red[19]_i_16\ : label is "lutpair231";
  attribute HLUTNM of \red[19]_i_17\ : label is "lutpair230";
  attribute HLUTNM of \red[19]_i_18\ : label is "lutpair229";
  attribute HLUTNM of \red[19]_i_19\ : label is "lutpair228";
  attribute HLUTNM of \red[19]_i_20\ : label is "lutpair232";
  attribute HLUTNM of \red[19]_i_21\ : label is "lutpair231";
  attribute HLUTNM of \red[19]_i_22\ : label is "lutpair230";
  attribute HLUTNM of \red[19]_i_23\ : label is "lutpair229";
  attribute HLUTNM of \red[19]_i_25\ : label is "lutpair196";
  attribute HLUTNM of \red[19]_i_26\ : label is "lutpair195";
  attribute HLUTNM of \red[19]_i_27\ : label is "lutpair194";
  attribute HLUTNM of \red[19]_i_28\ : label is "lutpair193";
  attribute HLUTNM of \red[19]_i_29\ : label is "lutpair197";
  attribute HLUTNM of \red[19]_i_30\ : label is "lutpair196";
  attribute HLUTNM of \red[19]_i_31\ : label is "lutpair195";
  attribute HLUTNM of \red[19]_i_32\ : label is "lutpair194";
  attribute HLUTNM of \red[19]_i_7\ : label is "lutpair266";
  attribute HLUTNM of \red[19]_i_8\ : label is "lutpair265";
  attribute HLUTNM of \red[19]_i_9\ : label is "lutpair264";
  attribute HLUTNM of \red[23]_i_10\ : label is "lutpair267";
  attribute HLUTNM of \red[23]_i_11\ : label is "lutpair271";
  attribute HLUTNM of \red[23]_i_12\ : label is "lutpair270";
  attribute HLUTNM of \red[23]_i_13\ : label is "lutpair269";
  attribute HLUTNM of \red[23]_i_14\ : label is "lutpair268";
  attribute HLUTNM of \red[23]_i_16\ : label is "lutpair235";
  attribute HLUTNM of \red[23]_i_17\ : label is "lutpair234";
  attribute HLUTNM of \red[23]_i_18\ : label is "lutpair233";
  attribute HLUTNM of \red[23]_i_19\ : label is "lutpair232";
  attribute HLUTNM of \red[23]_i_20\ : label is "lutpair236";
  attribute HLUTNM of \red[23]_i_21\ : label is "lutpair235";
  attribute HLUTNM of \red[23]_i_22\ : label is "lutpair234";
  attribute HLUTNM of \red[23]_i_23\ : label is "lutpair233";
  attribute HLUTNM of \red[23]_i_25\ : label is "lutpair200";
  attribute HLUTNM of \red[23]_i_26\ : label is "lutpair199";
  attribute HLUTNM of \red[23]_i_27\ : label is "lutpair198";
  attribute HLUTNM of \red[23]_i_28\ : label is "lutpair197";
  attribute HLUTNM of \red[23]_i_29\ : label is "lutpair201";
  attribute HLUTNM of \red[23]_i_30\ : label is "lutpair200";
  attribute HLUTNM of \red[23]_i_31\ : label is "lutpair199";
  attribute HLUTNM of \red[23]_i_32\ : label is "lutpair198";
  attribute HLUTNM of \red[23]_i_7\ : label is "lutpair270";
  attribute HLUTNM of \red[23]_i_8\ : label is "lutpair269";
  attribute HLUTNM of \red[23]_i_9\ : label is "lutpair268";
  attribute HLUTNM of \red[27]_i_10\ : label is "lutpair271";
  attribute HLUTNM of \red[27]_i_11\ : label is "lutpair275";
  attribute HLUTNM of \red[27]_i_12\ : label is "lutpair274";
  attribute HLUTNM of \red[27]_i_13\ : label is "lutpair273";
  attribute HLUTNM of \red[27]_i_14\ : label is "lutpair272";
  attribute HLUTNM of \red[27]_i_16\ : label is "lutpair239";
  attribute HLUTNM of \red[27]_i_17\ : label is "lutpair238";
  attribute HLUTNM of \red[27]_i_18\ : label is "lutpair237";
  attribute HLUTNM of \red[27]_i_19\ : label is "lutpair236";
  attribute HLUTNM of \red[27]_i_20\ : label is "lutpair240";
  attribute HLUTNM of \red[27]_i_21\ : label is "lutpair239";
  attribute HLUTNM of \red[27]_i_22\ : label is "lutpair238";
  attribute HLUTNM of \red[27]_i_23\ : label is "lutpair237";
  attribute HLUTNM of \red[27]_i_25\ : label is "lutpair204";
  attribute HLUTNM of \red[27]_i_26\ : label is "lutpair203";
  attribute HLUTNM of \red[27]_i_27\ : label is "lutpair202";
  attribute HLUTNM of \red[27]_i_28\ : label is "lutpair201";
  attribute HLUTNM of \red[27]_i_29\ : label is "lutpair205";
  attribute HLUTNM of \red[27]_i_30\ : label is "lutpair204";
  attribute HLUTNM of \red[27]_i_31\ : label is "lutpair203";
  attribute HLUTNM of \red[27]_i_32\ : label is "lutpair202";
  attribute HLUTNM of \red[27]_i_7\ : label is "lutpair274";
  attribute HLUTNM of \red[27]_i_8\ : label is "lutpair273";
  attribute HLUTNM of \red[27]_i_9\ : label is "lutpair272";
  attribute HLUTNM of \red[31]_i_10\ : label is "lutpair275";
  attribute HLUTNM of \red[31]_i_12\ : label is "lutpair278";
  attribute HLUTNM of \red[31]_i_13\ : label is "lutpair277";
  attribute HLUTNM of \red[31]_i_14\ : label is "lutpair276";
  attribute HLUTNM of \red[31]_i_20\ : label is "lutpair247";
  attribute HLUTNM of \red[31]_i_21\ : label is "lutpair246";
  attribute HLUTNM of \red[31]_i_22\ : label is "lutpair245";
  attribute HLUTNM of \red[31]_i_23\ : label is "lutpair244";
  attribute HLUTNM of \red[31]_i_25\ : label is "lutpair247";
  attribute HLUTNM of \red[31]_i_26\ : label is "lutpair246";
  attribute HLUTNM of \red[31]_i_27\ : label is "lutpair245";
  attribute HLUTNM of \red[31]_i_29\ : label is "lutpair243";
  attribute HLUTNM of \red[31]_i_30\ : label is "lutpair242";
  attribute HLUTNM of \red[31]_i_31\ : label is "lutpair241";
  attribute HLUTNM of \red[31]_i_32\ : label is "lutpair240";
  attribute HLUTNM of \red[31]_i_33\ : label is "lutpair244";
  attribute HLUTNM of \red[31]_i_34\ : label is "lutpair243";
  attribute HLUTNM of \red[31]_i_35\ : label is "lutpair242";
  attribute HLUTNM of \red[31]_i_36\ : label is "lutpair241";
  attribute HLUTNM of \red[31]_i_48\ : label is "lutpair216";
  attribute HLUTNM of \red[31]_i_49\ : label is "lutpair215";
  attribute HLUTNM of \red[31]_i_50\ : label is "lutpair214";
  attribute HLUTNM of \red[31]_i_51\ : label is "lutpair213";
  attribute HLUTNM of \red[31]_i_53\ : label is "lutpair216";
  attribute HLUTNM of \red[31]_i_54\ : label is "lutpair215";
  attribute HLUTNM of \red[31]_i_55\ : label is "lutpair214";
  attribute HLUTNM of \red[31]_i_57\ : label is "lutpair212";
  attribute HLUTNM of \red[31]_i_58\ : label is "lutpair211";
  attribute HLUTNM of \red[31]_i_59\ : label is "lutpair210";
  attribute HLUTNM of \red[31]_i_60\ : label is "lutpair209";
  attribute HLUTNM of \red[31]_i_61\ : label is "lutpair213";
  attribute HLUTNM of \red[31]_i_62\ : label is "lutpair212";
  attribute HLUTNM of \red[31]_i_63\ : label is "lutpair211";
  attribute HLUTNM of \red[31]_i_64\ : label is "lutpair210";
  attribute HLUTNM of \red[31]_i_68\ : label is "lutpair208";
  attribute HLUTNM of \red[31]_i_69\ : label is "lutpair207";
  attribute HLUTNM of \red[31]_i_7\ : label is "lutpair278";
  attribute HLUTNM of \red[31]_i_70\ : label is "lutpair206";
  attribute HLUTNM of \red[31]_i_71\ : label is "lutpair205";
  attribute HLUTNM of \red[31]_i_72\ : label is "lutpair209";
  attribute HLUTNM of \red[31]_i_73\ : label is "lutpair208";
  attribute HLUTNM of \red[31]_i_74\ : label is "lutpair207";
  attribute HLUTNM of \red[31]_i_75\ : label is "lutpair206";
  attribute HLUTNM of \red[31]_i_8\ : label is "lutpair277";
  attribute HLUTNM of \red[31]_i_9\ : label is "lutpair276";
  attribute HLUTNM of \red[3]_i_12\ : label is "lutpair250";
  attribute HLUTNM of \red[3]_i_13\ : label is "lutpair249";
  attribute HLUTNM of \red[3]_i_14\ : label is "lutpair248";
  attribute HLUTNM of \red[3]_i_15\ : label is "lutpair251";
  attribute HLUTNM of \red[3]_i_16\ : label is "lutpair250";
  attribute HLUTNM of \red[3]_i_17\ : label is "lutpair249";
  attribute HLUTNM of \red[3]_i_18\ : label is "lutpair248";
begin
  \^i_hblank\ <= i_HBlank;
  \^i_hsync\ <= i_HSync;
  \^i_vblank\ <= i_VBlank;
  \^i_vde\ <= i_VDE;
  \^i_vsync\ <= i_VSync;
  o_HBlank <= \^i_hblank\;
  o_HSync <= \^i_hsync\;
  o_VBlank <= \^i_vblank\;
  o_VDE <= \^i_vde\;
  o_VSync <= \^i_vsync\;
\blue[11]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[15]_i_15_n_5\,
      I2 => inst_n_295,
      O => \blue[11]_i_10_n_0\
    );
\blue[11]_i_100\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_167,
      O => \blue[11]_i_100_n_0\
    );
\blue[11]_i_101\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_168,
      O => \blue[11]_i_101_n_0\
    );
\blue[11]_i_103\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[15]_i_43_n_5\,
      O => \blue[11]_i_103_n_0\
    );
\blue[11]_i_104\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[15]_i_43_n_6\,
      O => \blue[11]_i_104_n_0\
    );
\blue[11]_i_105\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[15]_i_43_n_7\,
      O => \blue[11]_i_105_n_0\
    );
\blue[11]_i_108\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[15]_i_44_n_5\,
      O => \blue[11]_i_108_n_0\
    );
\blue[11]_i_109\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[15]_i_44_n_6\,
      O => \blue[11]_i_109_n_0\
    );
\blue[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_184,
      I1 => \blue_reg[15]_i_15_n_6\,
      I2 => inst_n_296,
      O => \blue[11]_i_11_n_0\
    );
\blue[11]_i_110\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[15]_i_44_n_7\,
      O => \blue[11]_i_110_n_0\
    );
\blue[11]_i_112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_207,
      I1 => inst_n_220,
      I2 => inst_n_259,
      O => \blue[11]_i_112_n_0\
    );
\blue[11]_i_113\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_208,
      I1 => inst_n_221,
      I2 => inst_n_260,
      O => \blue[11]_i_113_n_0\
    );
\blue[11]_i_114\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_160,
      I1 => inst_n_222,
      I2 => inst_n_163,
      O => \blue[11]_i_114_n_0\
    );
\blue[11]_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_206,
      I1 => inst_n_219,
      I2 => inst_n_258,
      I3 => \blue[11]_i_112_n_0\,
      O => \blue[11]_i_115_n_0\
    );
\blue[11]_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_207,
      I1 => inst_n_220,
      I2 => inst_n_259,
      I3 => \blue[11]_i_113_n_0\,
      O => \blue[11]_i_116_n_0\
    );
\blue[11]_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_208,
      I1 => inst_n_221,
      I2 => inst_n_260,
      I3 => \blue[11]_i_114_n_0\,
      O => \blue[11]_i_117_n_0\
    );
\blue[11]_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_160,
      I1 => inst_n_222,
      I2 => inst_n_163,
      O => \blue[11]_i_118_n_0\
    );
\blue[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_179,
      I1 => \blue_reg[15]_i_15_n_7\,
      I2 => inst_n_291,
      O => \blue[11]_i_12_n_0\
    );
\blue[11]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_180,
      I1 => \blue_reg[11]_i_33_n_4\,
      I2 => inst_n_292,
      O => \blue[11]_i_13_n_0\
    );
\blue[11]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[15]_i_15_n_4\,
      I2 => inst_n_295,
      I3 => \blue[11]_i_10_n_0\,
      O => \blue[11]_i_14_n_0\
    );
\blue[11]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[15]_i_15_n_5\,
      I2 => inst_n_295,
      I3 => \blue[11]_i_11_n_0\,
      O => \blue[11]_i_15_n_0\
    );
\blue[11]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_184,
      I1 => \blue_reg[15]_i_15_n_6\,
      I2 => inst_n_296,
      I3 => \blue[11]_i_12_n_0\,
      O => \blue[11]_i_16_n_0\
    );
\blue[11]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_179,
      I1 => \blue_reg[15]_i_15_n_7\,
      I2 => inst_n_291,
      I3 => \blue[11]_i_13_n_0\,
      O => \blue[11]_i_17_n_0\
    );
\blue[11]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \blue_reg[11]_i_34_n_4\,
      O => \blue[11]_i_18_n_0\
    );
\blue[11]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[11]_i_34_n_5\,
      O => \blue[11]_i_19_n_0\
    );
\blue[11]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[11]_i_34_n_6\,
      O => \blue[11]_i_20_n_0\
    );
\blue[11]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[11]_i_34_n_7\,
      O => \blue[11]_i_21_n_0\
    );
\blue[11]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[11]_i_35_n_4\,
      O => \blue[11]_i_22_n_0\
    );
\blue[11]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_181,
      I1 => \blue_reg[11]_i_33_n_5\,
      I2 => inst_n_293,
      O => \blue[11]_i_23_n_0\
    );
\blue[11]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_182,
      I1 => \blue_reg[11]_i_33_n_6\,
      I2 => inst_n_294,
      O => \blue[11]_i_24_n_0\
    );
\blue[11]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_175,
      I1 => \blue_reg[11]_i_33_n_7\,
      I2 => inst_n_287,
      O => \blue[11]_i_25_n_0\
    );
\blue[11]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_176,
      I1 => \blue_reg[11]_i_38_n_4\,
      I2 => inst_n_288,
      O => \blue[11]_i_26_n_0\
    );
\blue[11]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_180,
      I1 => \blue_reg[11]_i_33_n_4\,
      I2 => inst_n_292,
      I3 => \blue[11]_i_23_n_0\,
      O => \blue[11]_i_27_n_0\
    );
\blue[11]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_181,
      I1 => \blue_reg[11]_i_33_n_5\,
      I2 => inst_n_293,
      I3 => \blue[11]_i_24_n_0\,
      O => \blue[11]_i_28_n_0\
    );
\blue[11]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_182,
      I1 => \blue_reg[11]_i_33_n_6\,
      I2 => inst_n_294,
      I3 => \blue[11]_i_25_n_0\,
      O => \blue[11]_i_29_n_0\
    );
\blue[11]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_175,
      I1 => \blue_reg[11]_i_33_n_7\,
      I2 => inst_n_287,
      I3 => \blue[11]_i_26_n_0\,
      O => \blue[11]_i_30_n_0\
    );
\blue[11]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[31]_i_37_n_5\,
      O => \blue[11]_i_39_n_0\
    );
\blue[11]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[31]_i_37_n_6\,
      O => \blue[11]_i_40_n_0\
    );
\blue[11]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[31]_i_37_n_7\,
      O => \blue[11]_i_41_n_0\
    );
\blue[11]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[11]_i_80_n_4\,
      O => \blue[11]_i_42_n_0\
    );
\blue[11]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[31]_i_42_n_5\,
      O => \blue[11]_i_43_n_0\
    );
\blue[11]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[31]_i_42_n_6\,
      O => \blue[11]_i_44_n_0\
    );
\blue[11]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[31]_i_42_n_7\,
      O => \blue[11]_i_45_n_0\
    );
\blue[11]_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[11]_i_81_n_4\,
      O => \blue[11]_i_46_n_0\
    );
\blue[11]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_196,
      I1 => \blue_reg[15]_i_26_n_5\,
      I2 => inst_n_278,
      O => \blue[11]_i_47_n_0\
    );
\blue[11]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_197,
      I1 => \blue_reg[15]_i_26_n_6\,
      I2 => inst_n_279,
      O => \blue[11]_i_48_n_0\
    );
\blue[11]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_190,
      I1 => \blue_reg[15]_i_26_n_7\,
      I2 => inst_n_272,
      O => \blue[11]_i_49_n_0\
    );
\blue[11]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_191,
      I1 => \blue_reg[11]_i_84_n_4\,
      I2 => inst_n_273,
      O => \blue[11]_i_50_n_0\
    );
\blue[11]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_195,
      I1 => \blue_reg[15]_i_26_n_4\,
      I2 => inst_n_277,
      I3 => \blue[11]_i_47_n_0\,
      O => \blue[11]_i_51_n_0\
    );
\blue[11]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_196,
      I1 => \blue_reg[15]_i_26_n_5\,
      I2 => inst_n_278,
      I3 => \blue[11]_i_48_n_0\,
      O => \blue[11]_i_52_n_0\
    );
\blue[11]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_197,
      I1 => \blue_reg[15]_i_26_n_6\,
      I2 => inst_n_279,
      I3 => \blue[11]_i_49_n_0\,
      O => \blue[11]_i_53_n_0\
    );
\blue[11]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_190,
      I1 => \blue_reg[15]_i_26_n_7\,
      I2 => inst_n_272,
      I3 => \blue[11]_i_50_n_0\,
      O => \blue[11]_i_54_n_0\
    );
\blue[11]_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_303,
      O => \blue[11]_i_55_n_0\
    );
\blue[11]_i_56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_301,
      O => \blue[11]_i_56_n_0\
    );
\blue[11]_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_302,
      O => \blue[11]_i_57_n_0\
    );
\blue[11]_i_59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_297,
      O => \blue[11]_i_59_n_0\
    );
\blue[11]_i_60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_298,
      O => \blue[11]_i_60_n_0\
    );
\blue[11]_i_61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_299,
      O => \blue[11]_i_61_n_0\
    );
\blue[11]_i_62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_300,
      O => \blue[11]_i_62_n_0\
    );
\blue[11]_i_64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[11]_i_80_n_5\,
      O => \blue[11]_i_64_n_0\
    );
\blue[11]_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[11]_i_80_n_6\,
      O => \blue[11]_i_65_n_0\
    );
\blue[11]_i_66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[11]_i_80_n_7\,
      O => \blue[11]_i_66_n_0\
    );
\blue[11]_i_69\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[11]_i_81_n_5\,
      O => \blue[11]_i_69_n_0\
    );
\blue[11]_i_70\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[11]_i_81_n_6\,
      O => \blue[11]_i_70_n_0\
    );
\blue[11]_i_71\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[11]_i_81_n_7\,
      O => \blue[11]_i_71_n_0\
    );
\blue[11]_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_192,
      I1 => \blue_reg[11]_i_84_n_5\,
      I2 => inst_n_274,
      O => \blue[11]_i_73_n_0\
    );
\blue[11]_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_193,
      I1 => \blue_reg[11]_i_84_n_6\,
      I2 => inst_n_275,
      O => \blue[11]_i_74_n_0\
    );
\blue[11]_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_157,
      I1 => \blue_reg[11]_i_84_n_7\,
      I2 => inst_n_166,
      O => \blue[11]_i_75_n_0\
    );
\blue[11]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_191,
      I1 => \blue_reg[11]_i_84_n_4\,
      I2 => inst_n_273,
      I3 => \blue[11]_i_73_n_0\,
      O => \blue[11]_i_76_n_0\
    );
\blue[11]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_192,
      I1 => \blue_reg[11]_i_84_n_5\,
      I2 => inst_n_274,
      I3 => \blue[11]_i_74_n_0\,
      O => \blue[11]_i_77_n_0\
    );
\blue[11]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_193,
      I1 => \blue_reg[11]_i_84_n_6\,
      I2 => inst_n_275,
      I3 => \blue[11]_i_75_n_0\,
      O => \blue[11]_i_78_n_0\
    );
\blue[11]_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_157,
      I1 => \blue_reg[11]_i_84_n_7\,
      I2 => inst_n_166,
      O => \blue[11]_i_79_n_0\
    );
\blue[11]_i_93\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_172,
      O => \blue[11]_i_93_n_0\
    );
\blue[11]_i_94\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_173,
      O => \blue[11]_i_94_n_0\
    );
\blue[11]_i_95\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_152,
      O => \blue[11]_i_95_n_0\
    );
\blue[11]_i_96\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_153,
      O => \blue[11]_i_96_n_0\
    );
\blue[11]_i_98\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_284,
      O => \blue[11]_i_98_n_0\
    );
\blue[11]_i_99\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_285,
      O => \blue[11]_i_99_n_0\
    );
\blue[15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[15]_i_15_n_4\,
      I2 => inst_n_295,
      O => \blue[15]_i_10_n_0\
    );
\blue[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[19]_i_15_n_4\,
      I2 => inst_n_295,
      I3 => \blue[15]_i_7_n_0\,
      O => \blue[15]_i_11_n_0\
    );
\blue[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[19]_i_15_n_5\,
      I2 => inst_n_295,
      I3 => \blue[15]_i_8_n_0\,
      O => \blue[15]_i_12_n_0\
    );
\blue[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[19]_i_15_n_6\,
      I2 => inst_n_295,
      I3 => \blue[15]_i_9_n_0\,
      O => \blue[15]_i_13_n_0\
    );
\blue[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[19]_i_15_n_7\,
      I2 => inst_n_295,
      I3 => \blue[15]_i_10_n_0\,
      O => \blue[15]_i_14_n_0\
    );
\blue[15]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[19]_i_24_n_5\,
      I2 => inst_n_280,
      O => \blue[15]_i_16_n_0\
    );
\blue[15]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_199,
      I1 => \blue_reg[19]_i_24_n_6\,
      I2 => inst_n_281,
      O => \blue[15]_i_17_n_0\
    );
\blue[15]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_194,
      I1 => \blue_reg[19]_i_24_n_7\,
      I2 => inst_n_276,
      O => \blue[15]_i_18_n_0\
    );
\blue[15]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_195,
      I1 => \blue_reg[15]_i_26_n_4\,
      I2 => inst_n_277,
      O => \blue[15]_i_19_n_0\
    );
\blue[15]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[19]_i_24_n_4\,
      I2 => inst_n_280,
      I3 => \blue[15]_i_16_n_0\,
      O => \blue[15]_i_20_n_0\
    );
\blue[15]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[19]_i_24_n_5\,
      I2 => inst_n_280,
      I3 => \blue[15]_i_17_n_0\,
      O => \blue[15]_i_21_n_0\
    );
\blue[15]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_199,
      I1 => \blue_reg[19]_i_24_n_6\,
      I2 => inst_n_281,
      I3 => \blue[15]_i_18_n_0\,
      O => \blue[15]_i_22_n_0\
    );
\blue[15]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_194,
      I1 => \blue_reg[19]_i_24_n_7\,
      I2 => inst_n_276,
      I3 => \blue[15]_i_19_n_0\,
      O => \blue[15]_i_23_n_0\
    );
\blue[15]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[31]_i_77_n_5\,
      O => \blue[15]_i_27_n_0\
    );
\blue[15]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[31]_i_77_n_6\,
      O => \blue[15]_i_28_n_0\
    );
\blue[15]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[31]_i_77_n_7\,
      O => \blue[15]_i_29_n_0\
    );
\blue[15]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[15]_i_43_n_4\,
      O => \blue[15]_i_30_n_0\
    );
\blue[15]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[31]_i_82_n_5\,
      O => \blue[15]_i_31_n_0\
    );
\blue[15]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[31]_i_82_n_6\,
      O => \blue[15]_i_32_n_0\
    );
\blue[15]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[31]_i_82_n_7\,
      O => \blue[15]_i_33_n_0\
    );
\blue[15]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[15]_i_44_n_4\,
      O => \blue[15]_i_34_n_0\
    );
\blue[15]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_211,
      I1 => inst_n_224,
      I2 => inst_n_263,
      O => \blue[15]_i_35_n_0\
    );
\blue[15]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_212,
      I1 => inst_n_225,
      I2 => inst_n_264,
      O => \blue[15]_i_36_n_0\
    );
\blue[15]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_205,
      I1 => inst_n_226,
      I2 => inst_n_257,
      O => \blue[15]_i_37_n_0\
    );
\blue[15]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_206,
      I1 => inst_n_219,
      I2 => inst_n_258,
      O => \blue[15]_i_38_n_0\
    );
\blue[15]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_210,
      I1 => inst_n_223,
      I2 => inst_n_262,
      I3 => \blue[15]_i_35_n_0\,
      O => \blue[15]_i_39_n_0\
    );
\blue[15]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_211,
      I1 => inst_n_224,
      I2 => inst_n_263,
      I3 => \blue[15]_i_36_n_0\,
      O => \blue[15]_i_40_n_0\
    );
\blue[15]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_212,
      I1 => inst_n_225,
      I2 => inst_n_264,
      I3 => \blue[15]_i_37_n_0\,
      O => \blue[15]_i_41_n_0\
    );
\blue[15]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_205,
      I1 => inst_n_226,
      I2 => inst_n_257,
      I3 => \blue[15]_i_38_n_0\,
      O => \blue[15]_i_42_n_0\
    );
\blue[15]_i_49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_187,
      O => \blue[15]_i_49_n_0\
    );
\blue[15]_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_188,
      O => \blue[15]_i_50_n_0\
    );
\blue[15]_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_155,
      O => \blue[15]_i_51_n_0\
    );
\blue[15]_i_52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_156,
      O => \blue[15]_i_52_n_0\
    );
\blue[15]_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_269,
      O => \blue[15]_i_54_n_0\
    );
\blue[15]_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_270,
      O => \blue[15]_i_55_n_0\
    );
\blue[15]_i_56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_164,
      O => \blue[15]_i_56_n_0\
    );
\blue[15]_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_165,
      O => \blue[15]_i_57_n_0\
    );
\blue[15]_i_59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[19]_i_48_n_5\,
      O => \blue[15]_i_59_n_0\
    );
\blue[15]_i_60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[19]_i_48_n_6\,
      O => \blue[15]_i_60_n_0\
    );
\blue[15]_i_61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[19]_i_48_n_7\,
      O => \blue[15]_i_61_n_0\
    );
\blue[15]_i_64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[19]_i_49_n_5\,
      O => \blue[15]_i_64_n_0\
    );
\blue[15]_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[19]_i_49_n_6\,
      O => \blue[15]_i_65_n_0\
    );
\blue[15]_i_66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[19]_i_49_n_7\,
      O => \blue[15]_i_66_n_0\
    );
\blue[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[19]_i_15_n_5\,
      I2 => inst_n_295,
      O => \blue[15]_i_7_n_0\
    );
\blue[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[19]_i_15_n_6\,
      I2 => inst_n_295,
      O => \blue[15]_i_8_n_0\
    );
\blue[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[19]_i_15_n_7\,
      I2 => inst_n_295,
      O => \blue[15]_i_9_n_0\
    );
\blue[19]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[19]_i_15_n_4\,
      I2 => inst_n_295,
      O => \blue[19]_i_10_n_0\
    );
\blue[19]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[23]_i_15_n_4\,
      I2 => inst_n_295,
      I3 => \blue[19]_i_7_n_0\,
      O => \blue[19]_i_11_n_0\
    );
\blue[19]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[23]_i_15_n_5\,
      I2 => inst_n_295,
      I3 => \blue[19]_i_8_n_0\,
      O => \blue[19]_i_12_n_0\
    );
\blue[19]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[23]_i_15_n_6\,
      I2 => inst_n_295,
      I3 => \blue[19]_i_9_n_0\,
      O => \blue[19]_i_13_n_0\
    );
\blue[19]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[23]_i_15_n_7\,
      I2 => inst_n_295,
      I3 => \blue[19]_i_10_n_0\,
      O => \blue[19]_i_14_n_0\
    );
\blue[19]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[23]_i_24_n_5\,
      I2 => inst_n_280,
      O => \blue[19]_i_16_n_0\
    );
\blue[19]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[23]_i_24_n_6\,
      I2 => inst_n_280,
      O => \blue[19]_i_17_n_0\
    );
\blue[19]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[23]_i_24_n_7\,
      I2 => inst_n_280,
      O => \blue[19]_i_18_n_0\
    );
\blue[19]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[19]_i_24_n_4\,
      I2 => inst_n_280,
      O => \blue[19]_i_19_n_0\
    );
\blue[19]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[23]_i_24_n_4\,
      I2 => inst_n_280,
      I3 => \blue[19]_i_16_n_0\,
      O => \blue[19]_i_20_n_0\
    );
\blue[19]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[23]_i_24_n_5\,
      I2 => inst_n_280,
      I3 => \blue[19]_i_17_n_0\,
      O => \blue[19]_i_21_n_0\
    );
\blue[19]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[23]_i_24_n_6\,
      I2 => inst_n_280,
      I3 => \blue[19]_i_18_n_0\,
      O => \blue[19]_i_22_n_0\
    );
\blue[19]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[23]_i_24_n_7\,
      I2 => inst_n_280,
      I3 => \blue[19]_i_19_n_0\,
      O => \blue[19]_i_23_n_0\
    );
\blue[19]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_228,
      I2 => inst_n_265,
      O => \blue[19]_i_25_n_0\
    );
\blue[19]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_214,
      I1 => inst_n_229,
      I2 => inst_n_266,
      O => \blue[19]_i_26_n_0\
    );
\blue[19]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_209,
      I1 => inst_n_230,
      I2 => inst_n_261,
      O => \blue[19]_i_27_n_0\
    );
\blue[19]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_210,
      I1 => inst_n_223,
      I2 => inst_n_262,
      O => \blue[19]_i_28_n_0\
    );
\blue[19]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_227,
      I2 => inst_n_265,
      I3 => \blue[19]_i_25_n_0\,
      O => \blue[19]_i_29_n_0\
    );
\blue[19]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_228,
      I2 => inst_n_265,
      I3 => \blue[19]_i_26_n_0\,
      O => \blue[19]_i_30_n_0\
    );
\blue[19]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_214,
      I1 => inst_n_229,
      I2 => inst_n_266,
      I3 => \blue[19]_i_27_n_0\,
      O => \blue[19]_i_31_n_0\
    );
\blue[19]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_209,
      I1 => inst_n_230,
      I2 => inst_n_261,
      I3 => \blue[19]_i_28_n_0\,
      O => \blue[19]_i_32_n_0\
    );
\blue[19]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[31]_i_111_n_5\,
      O => \blue[19]_i_36_n_0\
    );
\blue[19]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[31]_i_111_n_6\,
      O => \blue[19]_i_37_n_0\
    );
\blue[19]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[31]_i_111_n_7\,
      O => \blue[19]_i_38_n_0\
    );
\blue[19]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[19]_i_48_n_4\,
      O => \blue[19]_i_39_n_0\
    );
\blue[19]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[31]_i_112_n_5\,
      O => \blue[19]_i_40_n_0\
    );
\blue[19]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[31]_i_112_n_6\,
      O => \blue[19]_i_41_n_0\
    );
\blue[19]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[31]_i_112_n_7\,
      O => \blue[19]_i_42_n_0\
    );
\blue[19]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[19]_i_49_n_4\,
      O => \blue[19]_i_43_n_0\
    );
\blue[19]_i_52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_202,
      O => \blue[19]_i_52_n_0\
    );
\blue[19]_i_53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_203,
      O => \blue[19]_i_53_n_0\
    );
\blue[19]_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_158,
      O => \blue[19]_i_54_n_0\
    );
\blue[19]_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_159,
      O => \blue[19]_i_55_n_0\
    );
\blue[19]_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_254,
      O => \blue[19]_i_57_n_0\
    );
\blue[19]_i_58\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_255,
      O => \blue[19]_i_58_n_0\
    );
\blue[19]_i_59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_161,
      O => \blue[19]_i_59_n_0\
    );
\blue[19]_i_60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_162,
      O => \blue[19]_i_60_n_0\
    );
\blue[19]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_215,
      I1 => inst_n_217,
      O => \blue[19]_i_63_n_0\
    );
\blue[19]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_216,
      I1 => inst_n_218,
      O => \blue[19]_i_64_n_0\
    );
\blue[19]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[23]_i_15_n_5\,
      I2 => inst_n_295,
      O => \blue[19]_i_7_n_0\
    );
\blue[19]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[23]_i_15_n_6\,
      I2 => inst_n_295,
      O => \blue[19]_i_8_n_0\
    );
\blue[19]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[23]_i_15_n_7\,
      I2 => inst_n_295,
      O => \blue[19]_i_9_n_0\
    );
\blue[23]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[23]_i_15_n_4\,
      I2 => inst_n_295,
      O => \blue[23]_i_10_n_0\
    );
\blue[23]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[27]_i_15_n_4\,
      I2 => inst_n_295,
      I3 => \blue[23]_i_7_n_0\,
      O => \blue[23]_i_11_n_0\
    );
\blue[23]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[27]_i_15_n_5\,
      I2 => inst_n_295,
      I3 => \blue[23]_i_8_n_0\,
      O => \blue[23]_i_12_n_0\
    );
\blue[23]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[27]_i_15_n_6\,
      I2 => inst_n_295,
      I3 => \blue[23]_i_9_n_0\,
      O => \blue[23]_i_13_n_0\
    );
\blue[23]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[27]_i_15_n_7\,
      I2 => inst_n_295,
      I3 => \blue[23]_i_10_n_0\,
      O => \blue[23]_i_14_n_0\
    );
\blue[23]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[27]_i_24_n_5\,
      I2 => inst_n_280,
      O => \blue[23]_i_16_n_0\
    );
\blue[23]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[27]_i_24_n_6\,
      I2 => inst_n_280,
      O => \blue[23]_i_17_n_0\
    );
\blue[23]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[27]_i_24_n_7\,
      I2 => inst_n_280,
      O => \blue[23]_i_18_n_0\
    );
\blue[23]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[23]_i_24_n_4\,
      I2 => inst_n_280,
      O => \blue[23]_i_19_n_0\
    );
\blue[23]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[27]_i_24_n_4\,
      I2 => inst_n_280,
      I3 => \blue[23]_i_16_n_0\,
      O => \blue[23]_i_20_n_0\
    );
\blue[23]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[27]_i_24_n_5\,
      I2 => inst_n_280,
      I3 => \blue[23]_i_17_n_0\,
      O => \blue[23]_i_21_n_0\
    );
\blue[23]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[27]_i_24_n_6\,
      I2 => inst_n_280,
      I3 => \blue[23]_i_18_n_0\,
      O => \blue[23]_i_22_n_0\
    );
\blue[23]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[27]_i_24_n_7\,
      I2 => inst_n_280,
      I3 => \blue[23]_i_19_n_0\,
      O => \blue[23]_i_23_n_0\
    );
\blue[23]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_232,
      I2 => inst_n_265,
      O => \blue[23]_i_25_n_0\
    );
\blue[23]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_233,
      I2 => inst_n_265,
      O => \blue[23]_i_26_n_0\
    );
\blue[23]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_234,
      I2 => inst_n_265,
      O => \blue[23]_i_27_n_0\
    );
\blue[23]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_227,
      I2 => inst_n_265,
      O => \blue[23]_i_28_n_0\
    );
\blue[23]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_231,
      I2 => inst_n_265,
      I3 => \blue[23]_i_25_n_0\,
      O => \blue[23]_i_29_n_0\
    );
\blue[23]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_232,
      I2 => inst_n_265,
      I3 => \blue[23]_i_26_n_0\,
      O => \blue[23]_i_30_n_0\
    );
\blue[23]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_233,
      I2 => inst_n_265,
      I3 => \blue[23]_i_27_n_0\,
      O => \blue[23]_i_31_n_0\
    );
\blue[23]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_234,
      I2 => inst_n_265,
      I3 => \blue[23]_i_28_n_0\,
      O => \blue[23]_i_32_n_0\
    );
\blue[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[27]_i_15_n_5\,
      I2 => inst_n_295,
      O => \blue[23]_i_7_n_0\
    );
\blue[23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[27]_i_15_n_6\,
      I2 => inst_n_295,
      O => \blue[23]_i_8_n_0\
    );
\blue[23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[27]_i_15_n_7\,
      I2 => inst_n_295,
      O => \blue[23]_i_9_n_0\
    );
\blue[27]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[27]_i_15_n_4\,
      I2 => inst_n_295,
      O => \blue[27]_i_10_n_0\
    );
\blue[27]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[31]_i_18_n_4\,
      I2 => inst_n_295,
      I3 => \blue[27]_i_7_n_0\,
      O => \blue[27]_i_11_n_0\
    );
\blue[27]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[31]_i_18_n_5\,
      I2 => inst_n_295,
      I3 => \blue[27]_i_8_n_0\,
      O => \blue[27]_i_12_n_0\
    );
\blue[27]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[31]_i_18_n_6\,
      I2 => inst_n_295,
      I3 => \blue[27]_i_9_n_0\,
      O => \blue[27]_i_13_n_0\
    );
\blue[27]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[31]_i_18_n_7\,
      I2 => inst_n_295,
      I3 => \blue[27]_i_10_n_0\,
      O => \blue[27]_i_14_n_0\
    );
\blue[27]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[31]_i_43_n_5\,
      I2 => inst_n_280,
      O => \blue[27]_i_16_n_0\
    );
\blue[27]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[31]_i_43_n_6\,
      I2 => inst_n_280,
      O => \blue[27]_i_17_n_0\
    );
\blue[27]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[31]_i_43_n_7\,
      I2 => inst_n_280,
      O => \blue[27]_i_18_n_0\
    );
\blue[27]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[27]_i_24_n_4\,
      I2 => inst_n_280,
      O => \blue[27]_i_19_n_0\
    );
\blue[27]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[31]_i_43_n_4\,
      I2 => inst_n_280,
      I3 => \blue[27]_i_16_n_0\,
      O => \blue[27]_i_20_n_0\
    );
\blue[27]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[31]_i_43_n_5\,
      I2 => inst_n_280,
      I3 => \blue[27]_i_17_n_0\,
      O => \blue[27]_i_21_n_0\
    );
\blue[27]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[31]_i_43_n_6\,
      I2 => inst_n_280,
      I3 => \blue[27]_i_18_n_0\,
      O => \blue[27]_i_22_n_0\
    );
\blue[27]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[31]_i_43_n_7\,
      I2 => inst_n_280,
      I3 => \blue[27]_i_19_n_0\,
      O => \blue[27]_i_23_n_0\
    );
\blue[27]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_236,
      I2 => inst_n_265,
      O => \blue[27]_i_25_n_0\
    );
\blue[27]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_237,
      I2 => inst_n_265,
      O => \blue[27]_i_26_n_0\
    );
\blue[27]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_238,
      I2 => inst_n_265,
      O => \blue[27]_i_27_n_0\
    );
\blue[27]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_231,
      I2 => inst_n_265,
      O => \blue[27]_i_28_n_0\
    );
\blue[27]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_235,
      I2 => inst_n_265,
      I3 => \blue[27]_i_25_n_0\,
      O => \blue[27]_i_29_n_0\
    );
\blue[27]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_236,
      I2 => inst_n_265,
      I3 => \blue[27]_i_26_n_0\,
      O => \blue[27]_i_30_n_0\
    );
\blue[27]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_237,
      I2 => inst_n_265,
      I3 => \blue[27]_i_27_n_0\,
      O => \blue[27]_i_31_n_0\
    );
\blue[27]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_238,
      I2 => inst_n_265,
      I3 => \blue[27]_i_28_n_0\,
      O => \blue[27]_i_32_n_0\
    );
\blue[27]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[31]_i_18_n_5\,
      I2 => inst_n_295,
      O => \blue[27]_i_7_n_0\
    );
\blue[27]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[31]_i_18_n_6\,
      I2 => inst_n_295,
      O => \blue[27]_i_8_n_0\
    );
\blue[27]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[31]_i_18_n_7\,
      I2 => inst_n_295,
      O => \blue[27]_i_9_n_0\
    );
\blue[31]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[31]_i_18_n_4\,
      I2 => inst_n_295,
      O => \blue[31]_i_10_n_0\
    );
\blue[31]_i_100\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_267,
      O => \blue[31]_i_100_n_0\
    );
\blue[31]_i_101\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_268,
      O => \blue[31]_i_101_n_0\
    );
\blue[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \blue[31]_i_7_n_0\,
      I1 => \blue_reg[31]_i_16_n_4\,
      I2 => inst_n_183,
      I3 => inst_n_295,
      O => \blue[31]_i_11_n_0\
    );
\blue[31]_i_114\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_204,
      O => \blue[31]_i_114_n_0\
    );
\blue[31]_i_115\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_200,
      O => \blue[31]_i_115_n_0\
    );
\blue[31]_i_116\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_201,
      O => \blue[31]_i_116_n_0\
    );
\blue[31]_i_117\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_256,
      O => \blue[31]_i_117_n_0\
    );
\blue[31]_i_118\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_252,
      O => \blue[31]_i_118_n_0\
    );
\blue[31]_i_119\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_253,
      O => \blue[31]_i_119_n_0\
    );
\blue[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[31]_i_16_n_5\,
      I2 => inst_n_295,
      I3 => \blue[31]_i_8_n_0\,
      O => \blue[31]_i_12_n_0\
    );
\blue[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[31]_i_16_n_6\,
      I2 => inst_n_295,
      I3 => \blue[31]_i_9_n_0\,
      O => \blue[31]_i_13_n_0\
    );
\blue[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[31]_i_16_n_7\,
      I2 => inst_n_295,
      I3 => \blue[31]_i_10_n_0\,
      O => \blue[31]_i_14_n_0\
    );
\blue[31]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \blue_reg[31]_i_37_n_4\,
      O => \blue[31]_i_19_n_0\
    );
\blue[31]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[31]_i_39_n_5\,
      I2 => inst_n_280,
      O => \blue[31]_i_20_n_0\
    );
\blue[31]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[31]_i_39_n_6\,
      I2 => inst_n_280,
      O => \blue[31]_i_21_n_0\
    );
\blue[31]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[31]_i_39_n_7\,
      I2 => inst_n_280,
      O => \blue[31]_i_22_n_0\
    );
\blue[31]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[31]_i_41_n_4\,
      I2 => inst_n_280,
      O => \blue[31]_i_23_n_0\
    );
\blue[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \blue[31]_i_20_n_0\,
      I1 => \blue_reg[31]_i_39_n_4\,
      I2 => inst_n_198,
      I3 => inst_n_280,
      O => \blue[31]_i_24_n_0\
    );
\blue[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[31]_i_39_n_5\,
      I2 => inst_n_280,
      I3 => \blue[31]_i_21_n_0\,
      O => \blue[31]_i_25_n_0\
    );
\blue[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[31]_i_39_n_6\,
      I2 => inst_n_280,
      I3 => \blue[31]_i_22_n_0\,
      O => \blue[31]_i_26_n_0\
    );
\blue[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[31]_i_39_n_7\,
      I2 => inst_n_280,
      I3 => \blue[31]_i_23_n_0\,
      O => \blue[31]_i_27_n_0\
    );
\blue[31]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \blue_reg[31]_i_42_n_4\,
      O => \blue[31]_i_28_n_0\
    );
\blue[31]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[31]_i_41_n_5\,
      I2 => inst_n_280,
      O => \blue[31]_i_29_n_0\
    );
\blue[31]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[31]_i_41_n_6\,
      I2 => inst_n_280,
      O => \blue[31]_i_30_n_0\
    );
\blue[31]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[31]_i_41_n_7\,
      I2 => inst_n_280,
      O => \blue[31]_i_31_n_0\
    );
\blue[31]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[31]_i_43_n_4\,
      I2 => inst_n_280,
      O => \blue[31]_i_32_n_0\
    );
\blue[31]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[31]_i_41_n_4\,
      I2 => inst_n_280,
      I3 => \blue[31]_i_29_n_0\,
      O => \blue[31]_i_33_n_0\
    );
\blue[31]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[31]_i_41_n_5\,
      I2 => inst_n_280,
      I3 => \blue[31]_i_30_n_0\,
      O => \blue[31]_i_34_n_0\
    );
\blue[31]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[31]_i_41_n_6\,
      I2 => inst_n_280,
      I3 => \blue[31]_i_31_n_0\,
      O => \blue[31]_i_35_n_0\
    );
\blue[31]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_198,
      I1 => \blue_reg[31]_i_41_n_7\,
      I2 => inst_n_280,
      I3 => \blue[31]_i_32_n_0\,
      O => \blue[31]_i_36_n_0\
    );
\blue[31]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_174,
      O => \blue[31]_i_44_n_0\
    );
\blue[31]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_170,
      O => \blue[31]_i_45_n_0\
    );
\blue[31]_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_171,
      O => \blue[31]_i_46_n_0\
    );
\blue[31]_i_47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \blue_reg[31]_i_77_n_4\,
      O => \blue[31]_i_47_n_0\
    );
\blue[31]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_248,
      I2 => inst_n_265,
      O => \blue[31]_i_48_n_0\
    );
\blue[31]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_249,
      I2 => inst_n_265,
      O => \blue[31]_i_49_n_0\
    );
\blue[31]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_250,
      I2 => inst_n_265,
      O => \blue[31]_i_50_n_0\
    );
\blue[31]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_243,
      I2 => inst_n_265,
      O => \blue[31]_i_51_n_0\
    );
\blue[31]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \blue[31]_i_48_n_0\,
      I1 => inst_n_247,
      I2 => inst_n_213,
      I3 => inst_n_265,
      O => \blue[31]_i_52_n_0\
    );
\blue[31]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_248,
      I2 => inst_n_265,
      I3 => \blue[31]_i_49_n_0\,
      O => \blue[31]_i_53_n_0\
    );
\blue[31]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_249,
      I2 => inst_n_265,
      I3 => \blue[31]_i_50_n_0\,
      O => \blue[31]_i_54_n_0\
    );
\blue[31]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_250,
      I2 => inst_n_265,
      I3 => \blue[31]_i_51_n_0\,
      O => \blue[31]_i_55_n_0\
    );
\blue[31]_i_56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \blue_reg[31]_i_82_n_4\,
      O => \blue[31]_i_56_n_0\
    );
\blue[31]_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_244,
      I2 => inst_n_265,
      O => \blue[31]_i_57_n_0\
    );
\blue[31]_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_245,
      I2 => inst_n_265,
      O => \blue[31]_i_58_n_0\
    );
\blue[31]_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_246,
      I2 => inst_n_265,
      O => \blue[31]_i_59_n_0\
    );
\blue[31]_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_239,
      I2 => inst_n_265,
      O => \blue[31]_i_60_n_0\
    );
\blue[31]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_243,
      I2 => inst_n_265,
      I3 => \blue[31]_i_57_n_0\,
      O => \blue[31]_i_61_n_0\
    );
\blue[31]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_244,
      I2 => inst_n_265,
      I3 => \blue[31]_i_58_n_0\,
      O => \blue[31]_i_62_n_0\
    );
\blue[31]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_245,
      I2 => inst_n_265,
      I3 => \blue[31]_i_59_n_0\,
      O => \blue[31]_i_63_n_0\
    );
\blue[31]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_246,
      I2 => inst_n_265,
      I3 => \blue[31]_i_60_n_0\,
      O => \blue[31]_i_64_n_0\
    );
\blue[31]_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_286,
      O => \blue[31]_i_65_n_0\
    );
\blue[31]_i_66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_282,
      O => \blue[31]_i_66_n_0\
    );
\blue[31]_i_67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_283,
      O => \blue[31]_i_67_n_0\
    );
\blue[31]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_240,
      I2 => inst_n_265,
      O => \blue[31]_i_68_n_0\
    );
\blue[31]_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_241,
      I2 => inst_n_265,
      O => \blue[31]_i_69_n_0\
    );
\blue[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[31]_i_16_n_5\,
      I2 => inst_n_295,
      O => \blue[31]_i_7_n_0\
    );
\blue[31]_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_242,
      I2 => inst_n_265,
      O => \blue[31]_i_70_n_0\
    );
\blue[31]_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_235,
      I2 => inst_n_265,
      O => \blue[31]_i_71_n_0\
    );
\blue[31]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_239,
      I2 => inst_n_265,
      I3 => \blue[31]_i_68_n_0\,
      O => \blue[31]_i_72_n_0\
    );
\blue[31]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_240,
      I2 => inst_n_265,
      I3 => \blue[31]_i_69_n_0\,
      O => \blue[31]_i_73_n_0\
    );
\blue[31]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_241,
      I2 => inst_n_265,
      I3 => \blue[31]_i_70_n_0\,
      O => \blue[31]_i_74_n_0\
    );
\blue[31]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_213,
      I1 => inst_n_242,
      I2 => inst_n_265,
      I3 => \blue[31]_i_71_n_0\,
      O => \blue[31]_i_75_n_0\
    );
\blue[31]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[31]_i_16_n_6\,
      I2 => inst_n_295,
      O => \blue[31]_i_8_n_0\
    );
\blue[31]_i_86\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_189,
      O => \blue[31]_i_86_n_0\
    );
\blue[31]_i_87\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_185,
      O => \blue[31]_i_87_n_0\
    );
\blue[31]_i_88\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_186,
      O => \blue[31]_i_88_n_0\
    );
\blue[31]_i_89\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \blue_reg[31]_i_111_n_4\,
      O => \blue[31]_i_89_n_0\
    );
\blue[31]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_183,
      I1 => \blue_reg[31]_i_16_n_7\,
      I2 => inst_n_295,
      O => \blue[31]_i_9_n_0\
    );
\blue[31]_i_94\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \blue_reg[31]_i_112_n_4\,
      O => \blue[31]_i_94_n_0\
    );
\blue[31]_i_99\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_271,
      O => \blue[31]_i_99_n_0\
    );
\blue[32]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C993"
    )
        port map (
      I0 => \blue_reg[31]_i_16_n_4\,
      I1 => \blue_reg[32]_i_5_n_7\,
      I2 => inst_n_183,
      I3 => inst_n_295,
      O => \blue[32]_i_4_n_0\
    );
\blue[32]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C993"
    )
        port map (
      I0 => \blue_reg[31]_i_39_n_4\,
      I1 => \blue_reg[32]_i_7_n_7\,
      I2 => inst_n_198,
      I3 => inst_n_280,
      O => \blue[32]_i_6_n_0\
    );
\blue[32]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C993"
    )
        port map (
      I0 => inst_n_247,
      I1 => inst_n_251,
      I2 => inst_n_213,
      I3 => inst_n_265,
      O => \blue[32]_i_8_n_0\
    );
\blue[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_177,
      I1 => \blue_reg[11]_i_38_n_5\,
      I2 => inst_n_289,
      O => \blue[3]_i_12_n_0\
    );
\blue[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_178,
      I1 => \blue_reg[11]_i_38_n_6\,
      I2 => inst_n_290,
      O => \blue[3]_i_13_n_0\
    );
\blue[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_154,
      I1 => \blue_reg[11]_i_38_n_7\,
      I2 => inst_n_169,
      O => \blue[3]_i_14_n_0\
    );
\blue[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_176,
      I1 => \blue_reg[11]_i_38_n_4\,
      I2 => inst_n_288,
      I3 => \blue[3]_i_12_n_0\,
      O => \blue[3]_i_15_n_0\
    );
\blue[3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_177,
      I1 => \blue_reg[11]_i_38_n_5\,
      I2 => inst_n_289,
      I3 => \blue[3]_i_13_n_0\,
      O => \blue[3]_i_16_n_0\
    );
\blue[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_178,
      I1 => \blue_reg[11]_i_38_n_6\,
      I2 => inst_n_290,
      I3 => \blue[3]_i_14_n_0\,
      O => \blue[3]_i_17_n_0\
    );
\blue[3]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_154,
      I1 => \blue_reg[11]_i_38_n_7\,
      I2 => inst_n_169,
      O => \blue[3]_i_18_n_0\
    );
\blue[7]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[11]_i_35_n_7\,
      O => \blue[7]_i_10_n_0\
    );
\blue[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[11]_i_35_n_5\,
      O => \blue[7]_i_8_n_0\
    );
\blue[7]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blue_reg[11]_i_35_n_6\,
      O => \blue[7]_i_9_n_0\
    );
\blue_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[11]_i_9_n_0\,
      CO(3) => \blue_reg[11]_i_2_n_0\,
      CO(2) => \blue_reg[11]_i_2_n_1\,
      CO(1) => \blue_reg[11]_i_2_n_2\,
      CO(0) => \blue_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \blue[11]_i_10_n_0\,
      DI(2) => \blue[11]_i_11_n_0\,
      DI(1) => \blue[11]_i_12_n_0\,
      DI(0) => \blue[11]_i_13_n_0\,
      O(3) => \blue_reg[11]_i_2_n_4\,
      O(2) => \blue_reg[11]_i_2_n_5\,
      O(1) => \blue_reg[11]_i_2_n_6\,
      O(0) => \blue_reg[11]_i_2_n_7\,
      S(3) => \blue[11]_i_14_n_0\,
      S(2) => \blue[11]_i_15_n_0\,
      S(1) => \blue[11]_i_16_n_0\,
      S(0) => \blue[11]_i_17_n_0\
    );
\blue_reg[11]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[11]_i_38_n_0\,
      CO(3) => \blue_reg[11]_i_33_n_0\,
      CO(2) => \blue_reg[11]_i_33_n_1\,
      CO(1) => \blue_reg[11]_i_33_n_2\,
      CO(0) => \blue_reg[11]_i_33_n_3\,
      CYINIT => '0',
      DI(3) => \blue[11]_i_47_n_0\,
      DI(2) => \blue[11]_i_48_n_0\,
      DI(1) => \blue[11]_i_49_n_0\,
      DI(0) => \blue[11]_i_50_n_0\,
      O(3) => \blue_reg[11]_i_33_n_4\,
      O(2) => \blue_reg[11]_i_33_n_5\,
      O(1) => \blue_reg[11]_i_33_n_6\,
      O(0) => \blue_reg[11]_i_33_n_7\,
      S(3) => \blue[11]_i_51_n_0\,
      S(2) => \blue[11]_i_52_n_0\,
      S(1) => \blue[11]_i_53_n_0\,
      S(0) => \blue[11]_i_54_n_0\
    );
\blue_reg[11]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[11]_i_35_n_0\,
      CO(3) => \NLW_blue_reg[11]_i_34_CO_UNCONNECTED\(3),
      CO(2) => \blue_reg[11]_i_34_n_1\,
      CO(1) => \blue_reg[11]_i_34_n_2\,
      CO(0) => \blue_reg[11]_i_34_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \blue_reg[11]_i_34_n_4\,
      O(2) => \blue_reg[11]_i_34_n_5\,
      O(1) => \blue_reg[11]_i_34_n_6\,
      O(0) => \blue_reg[11]_i_34_n_7\,
      S(3) => '1',
      S(2) => \blue[11]_i_55_n_0\,
      S(1) => \blue[11]_i_56_n_0\,
      S(0) => \blue[11]_i_57_n_0\
    );
\blue_reg[11]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blue_reg[11]_i_35_n_0\,
      CO(2) => \blue_reg[11]_i_35_n_1\,
      CO(1) => \blue_reg[11]_i_35_n_2\,
      CO(0) => \blue_reg[11]_i_35_n_3\,
      CYINIT => '0',
      DI(3) => inst_n_297,
      DI(2) => inst_n_298,
      DI(1) => inst_n_299,
      DI(0) => '0',
      O(3) => \blue_reg[11]_i_35_n_4\,
      O(2) => \blue_reg[11]_i_35_n_5\,
      O(1) => \blue_reg[11]_i_35_n_6\,
      O(0) => \blue_reg[11]_i_35_n_7\,
      S(3) => \blue[11]_i_59_n_0\,
      S(2) => \blue[11]_i_60_n_0\,
      S(1) => \blue[11]_i_61_n_0\,
      S(0) => \blue[11]_i_62_n_0\
    );
\blue_reg[11]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blue_reg[11]_i_38_n_0\,
      CO(2) => \blue_reg[11]_i_38_n_1\,
      CO(1) => \blue_reg[11]_i_38_n_2\,
      CO(0) => \blue_reg[11]_i_38_n_3\,
      CYINIT => '0',
      DI(3) => \blue[11]_i_73_n_0\,
      DI(2) => \blue[11]_i_74_n_0\,
      DI(1) => \blue[11]_i_75_n_0\,
      DI(0) => '0',
      O(3) => \blue_reg[11]_i_38_n_4\,
      O(2) => \blue_reg[11]_i_38_n_5\,
      O(1) => \blue_reg[11]_i_38_n_6\,
      O(0) => \blue_reg[11]_i_38_n_7\,
      S(3) => \blue[11]_i_76_n_0\,
      S(2) => \blue[11]_i_77_n_0\,
      S(1) => \blue[11]_i_78_n_0\,
      S(0) => \blue[11]_i_79_n_0\
    );
\blue_reg[11]_i_80\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blue_reg[11]_i_80_n_0\,
      CO(2) => \blue_reg[11]_i_80_n_1\,
      CO(1) => \blue_reg[11]_i_80_n_2\,
      CO(0) => \blue_reg[11]_i_80_n_3\,
      CYINIT => '0',
      DI(3) => inst_n_172,
      DI(2) => inst_n_173,
      DI(1) => inst_n_152,
      DI(0) => '0',
      O(3) => \blue_reg[11]_i_80_n_4\,
      O(2) => \blue_reg[11]_i_80_n_5\,
      O(1) => \blue_reg[11]_i_80_n_6\,
      O(0) => \blue_reg[11]_i_80_n_7\,
      S(3) => \blue[11]_i_93_n_0\,
      S(2) => \blue[11]_i_94_n_0\,
      S(1) => \blue[11]_i_95_n_0\,
      S(0) => \blue[11]_i_96_n_0\
    );
\blue_reg[11]_i_81\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blue_reg[11]_i_81_n_0\,
      CO(2) => \blue_reg[11]_i_81_n_1\,
      CO(1) => \blue_reg[11]_i_81_n_2\,
      CO(0) => \blue_reg[11]_i_81_n_3\,
      CYINIT => '0',
      DI(3) => inst_n_284,
      DI(2) => inst_n_285,
      DI(1) => inst_n_167,
      DI(0) => '0',
      O(3) => \blue_reg[11]_i_81_n_4\,
      O(2) => \blue_reg[11]_i_81_n_5\,
      O(1) => \blue_reg[11]_i_81_n_6\,
      O(0) => \blue_reg[11]_i_81_n_7\,
      S(3) => \blue[11]_i_98_n_0\,
      S(2) => \blue[11]_i_99_n_0\,
      S(1) => \blue[11]_i_100_n_0\,
      S(0) => \blue[11]_i_101_n_0\
    );
\blue_reg[11]_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blue_reg[11]_i_84_n_0\,
      CO(2) => \blue_reg[11]_i_84_n_1\,
      CO(1) => \blue_reg[11]_i_84_n_2\,
      CO(0) => \blue_reg[11]_i_84_n_3\,
      CYINIT => '0',
      DI(3) => \blue[11]_i_112_n_0\,
      DI(2) => \blue[11]_i_113_n_0\,
      DI(1) => \blue[11]_i_114_n_0\,
      DI(0) => '0',
      O(3) => \blue_reg[11]_i_84_n_4\,
      O(2) => \blue_reg[11]_i_84_n_5\,
      O(1) => \blue_reg[11]_i_84_n_6\,
      O(0) => \blue_reg[11]_i_84_n_7\,
      S(3) => \blue[11]_i_115_n_0\,
      S(2) => \blue[11]_i_116_n_0\,
      S(1) => \blue[11]_i_117_n_0\,
      S(0) => \blue[11]_i_118_n_0\
    );
\blue_reg[11]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[3]_i_11_n_0\,
      CO(3) => \blue_reg[11]_i_9_n_0\,
      CO(2) => \blue_reg[11]_i_9_n_1\,
      CO(1) => \blue_reg[11]_i_9_n_2\,
      CO(0) => \blue_reg[11]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \blue[11]_i_23_n_0\,
      DI(2) => \blue[11]_i_24_n_0\,
      DI(1) => \blue[11]_i_25_n_0\,
      DI(0) => \blue[11]_i_26_n_0\,
      O(3) => \blue_reg[11]_i_9_n_4\,
      O(2) => \blue_reg[11]_i_9_n_5\,
      O(1) => \blue_reg[11]_i_9_n_6\,
      O(0) => \blue_reg[11]_i_9_n_7\,
      S(3) => \blue[11]_i_27_n_0\,
      S(2) => \blue[11]_i_28_n_0\,
      S(1) => \blue[11]_i_29_n_0\,
      S(0) => \blue[11]_i_30_n_0\
    );
\blue_reg[15]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[11]_i_33_n_0\,
      CO(3) => \blue_reg[15]_i_15_n_0\,
      CO(2) => \blue_reg[15]_i_15_n_1\,
      CO(1) => \blue_reg[15]_i_15_n_2\,
      CO(0) => \blue_reg[15]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \blue[15]_i_16_n_0\,
      DI(2) => \blue[15]_i_17_n_0\,
      DI(1) => \blue[15]_i_18_n_0\,
      DI(0) => \blue[15]_i_19_n_0\,
      O(3) => \blue_reg[15]_i_15_n_4\,
      O(2) => \blue_reg[15]_i_15_n_5\,
      O(1) => \blue_reg[15]_i_15_n_6\,
      O(0) => \blue_reg[15]_i_15_n_7\,
      S(3) => \blue[15]_i_20_n_0\,
      S(2) => \blue[15]_i_21_n_0\,
      S(1) => \blue[15]_i_22_n_0\,
      S(0) => \blue[15]_i_23_n_0\
    );
\blue_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[11]_i_2_n_0\,
      CO(3) => \blue_reg[15]_i_2_n_0\,
      CO(2) => \blue_reg[15]_i_2_n_1\,
      CO(1) => \blue_reg[15]_i_2_n_2\,
      CO(0) => \blue_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \blue[15]_i_7_n_0\,
      DI(2) => \blue[15]_i_8_n_0\,
      DI(1) => \blue[15]_i_9_n_0\,
      DI(0) => \blue[15]_i_10_n_0\,
      O(3) => \blue_reg[15]_i_2_n_4\,
      O(2) => \blue_reg[15]_i_2_n_5\,
      O(1) => \blue_reg[15]_i_2_n_6\,
      O(0) => \blue_reg[15]_i_2_n_7\,
      S(3) => \blue[15]_i_11_n_0\,
      S(2) => \blue[15]_i_12_n_0\,
      S(1) => \blue[15]_i_13_n_0\,
      S(0) => \blue[15]_i_14_n_0\
    );
\blue_reg[15]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[11]_i_84_n_0\,
      CO(3) => \blue_reg[15]_i_26_n_0\,
      CO(2) => \blue_reg[15]_i_26_n_1\,
      CO(1) => \blue_reg[15]_i_26_n_2\,
      CO(0) => \blue_reg[15]_i_26_n_3\,
      CYINIT => '0',
      DI(3) => \blue[15]_i_35_n_0\,
      DI(2) => \blue[15]_i_36_n_0\,
      DI(1) => \blue[15]_i_37_n_0\,
      DI(0) => \blue[15]_i_38_n_0\,
      O(3) => \blue_reg[15]_i_26_n_4\,
      O(2) => \blue_reg[15]_i_26_n_5\,
      O(1) => \blue_reg[15]_i_26_n_6\,
      O(0) => \blue_reg[15]_i_26_n_7\,
      S(3) => \blue[15]_i_39_n_0\,
      S(2) => \blue[15]_i_40_n_0\,
      S(1) => \blue[15]_i_41_n_0\,
      S(0) => \blue[15]_i_42_n_0\
    );
\blue_reg[15]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blue_reg[15]_i_43_n_0\,
      CO(2) => \blue_reg[15]_i_43_n_1\,
      CO(1) => \blue_reg[15]_i_43_n_2\,
      CO(0) => \blue_reg[15]_i_43_n_3\,
      CYINIT => '0',
      DI(3) => inst_n_187,
      DI(2) => inst_n_188,
      DI(1) => inst_n_155,
      DI(0) => '0',
      O(3) => \blue_reg[15]_i_43_n_4\,
      O(2) => \blue_reg[15]_i_43_n_5\,
      O(1) => \blue_reg[15]_i_43_n_6\,
      O(0) => \blue_reg[15]_i_43_n_7\,
      S(3) => \blue[15]_i_49_n_0\,
      S(2) => \blue[15]_i_50_n_0\,
      S(1) => \blue[15]_i_51_n_0\,
      S(0) => \blue[15]_i_52_n_0\
    );
\blue_reg[15]_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blue_reg[15]_i_44_n_0\,
      CO(2) => \blue_reg[15]_i_44_n_1\,
      CO(1) => \blue_reg[15]_i_44_n_2\,
      CO(0) => \blue_reg[15]_i_44_n_3\,
      CYINIT => '0',
      DI(3) => inst_n_269,
      DI(2) => inst_n_270,
      DI(1) => inst_n_164,
      DI(0) => '0',
      O(3) => \blue_reg[15]_i_44_n_4\,
      O(2) => \blue_reg[15]_i_44_n_5\,
      O(1) => \blue_reg[15]_i_44_n_6\,
      O(0) => \blue_reg[15]_i_44_n_7\,
      S(3) => \blue[15]_i_54_n_0\,
      S(2) => \blue[15]_i_55_n_0\,
      S(1) => \blue[15]_i_56_n_0\,
      S(0) => \blue[15]_i_57_n_0\
    );
\blue_reg[19]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[15]_i_15_n_0\,
      CO(3) => \blue_reg[19]_i_15_n_0\,
      CO(2) => \blue_reg[19]_i_15_n_1\,
      CO(1) => \blue_reg[19]_i_15_n_2\,
      CO(0) => \blue_reg[19]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \blue[19]_i_16_n_0\,
      DI(2) => \blue[19]_i_17_n_0\,
      DI(1) => \blue[19]_i_18_n_0\,
      DI(0) => \blue[19]_i_19_n_0\,
      O(3) => \blue_reg[19]_i_15_n_4\,
      O(2) => \blue_reg[19]_i_15_n_5\,
      O(1) => \blue_reg[19]_i_15_n_6\,
      O(0) => \blue_reg[19]_i_15_n_7\,
      S(3) => \blue[19]_i_20_n_0\,
      S(2) => \blue[19]_i_21_n_0\,
      S(1) => \blue[19]_i_22_n_0\,
      S(0) => \blue[19]_i_23_n_0\
    );
\blue_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[15]_i_2_n_0\,
      CO(3) => \blue_reg[19]_i_2_n_0\,
      CO(2) => \blue_reg[19]_i_2_n_1\,
      CO(1) => \blue_reg[19]_i_2_n_2\,
      CO(0) => \blue_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \blue[19]_i_7_n_0\,
      DI(2) => \blue[19]_i_8_n_0\,
      DI(1) => \blue[19]_i_9_n_0\,
      DI(0) => \blue[19]_i_10_n_0\,
      O(3) => \blue_reg[19]_i_2_n_4\,
      O(2) => \blue_reg[19]_i_2_n_5\,
      O(1) => \blue_reg[19]_i_2_n_6\,
      O(0) => \blue_reg[19]_i_2_n_7\,
      S(3) => \blue[19]_i_11_n_0\,
      S(2) => \blue[19]_i_12_n_0\,
      S(1) => \blue[19]_i_13_n_0\,
      S(0) => \blue[19]_i_14_n_0\
    );
\blue_reg[19]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[15]_i_26_n_0\,
      CO(3) => \blue_reg[19]_i_24_n_0\,
      CO(2) => \blue_reg[19]_i_24_n_1\,
      CO(1) => \blue_reg[19]_i_24_n_2\,
      CO(0) => \blue_reg[19]_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \blue[19]_i_25_n_0\,
      DI(2) => \blue[19]_i_26_n_0\,
      DI(1) => \blue[19]_i_27_n_0\,
      DI(0) => \blue[19]_i_28_n_0\,
      O(3) => \blue_reg[19]_i_24_n_4\,
      O(2) => \blue_reg[19]_i_24_n_5\,
      O(1) => \blue_reg[19]_i_24_n_6\,
      O(0) => \blue_reg[19]_i_24_n_7\,
      S(3) => \blue[19]_i_29_n_0\,
      S(2) => \blue[19]_i_30_n_0\,
      S(1) => \blue[19]_i_31_n_0\,
      S(0) => \blue[19]_i_32_n_0\
    );
\blue_reg[19]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blue_reg[19]_i_48_n_0\,
      CO(2) => \blue_reg[19]_i_48_n_1\,
      CO(1) => \blue_reg[19]_i_48_n_2\,
      CO(0) => \blue_reg[19]_i_48_n_3\,
      CYINIT => '0',
      DI(3) => inst_n_202,
      DI(2) => inst_n_203,
      DI(1) => inst_n_158,
      DI(0) => '0',
      O(3) => \blue_reg[19]_i_48_n_4\,
      O(2) => \blue_reg[19]_i_48_n_5\,
      O(1) => \blue_reg[19]_i_48_n_6\,
      O(0) => \blue_reg[19]_i_48_n_7\,
      S(3) => \blue[19]_i_52_n_0\,
      S(2) => \blue[19]_i_53_n_0\,
      S(1) => \blue[19]_i_54_n_0\,
      S(0) => \blue[19]_i_55_n_0\
    );
\blue_reg[19]_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blue_reg[19]_i_49_n_0\,
      CO(2) => \blue_reg[19]_i_49_n_1\,
      CO(1) => \blue_reg[19]_i_49_n_2\,
      CO(0) => \blue_reg[19]_i_49_n_3\,
      CYINIT => '0',
      DI(3) => inst_n_254,
      DI(2) => inst_n_255,
      DI(1) => inst_n_161,
      DI(0) => '0',
      O(3) => \blue_reg[19]_i_49_n_4\,
      O(2) => \blue_reg[19]_i_49_n_5\,
      O(1) => \blue_reg[19]_i_49_n_6\,
      O(0) => \blue_reg[19]_i_49_n_7\,
      S(3) => \blue[19]_i_57_n_0\,
      S(2) => \blue[19]_i_58_n_0\,
      S(1) => \blue[19]_i_59_n_0\,
      S(0) => \blue[19]_i_60_n_0\
    );
\blue_reg[23]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[19]_i_15_n_0\,
      CO(3) => \blue_reg[23]_i_15_n_0\,
      CO(2) => \blue_reg[23]_i_15_n_1\,
      CO(1) => \blue_reg[23]_i_15_n_2\,
      CO(0) => \blue_reg[23]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \blue[23]_i_16_n_0\,
      DI(2) => \blue[23]_i_17_n_0\,
      DI(1) => \blue[23]_i_18_n_0\,
      DI(0) => \blue[23]_i_19_n_0\,
      O(3) => \blue_reg[23]_i_15_n_4\,
      O(2) => \blue_reg[23]_i_15_n_5\,
      O(1) => \blue_reg[23]_i_15_n_6\,
      O(0) => \blue_reg[23]_i_15_n_7\,
      S(3) => \blue[23]_i_20_n_0\,
      S(2) => \blue[23]_i_21_n_0\,
      S(1) => \blue[23]_i_22_n_0\,
      S(0) => \blue[23]_i_23_n_0\
    );
\blue_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[19]_i_2_n_0\,
      CO(3) => \blue_reg[23]_i_2_n_0\,
      CO(2) => \blue_reg[23]_i_2_n_1\,
      CO(1) => \blue_reg[23]_i_2_n_2\,
      CO(0) => \blue_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \blue[23]_i_7_n_0\,
      DI(2) => \blue[23]_i_8_n_0\,
      DI(1) => \blue[23]_i_9_n_0\,
      DI(0) => \blue[23]_i_10_n_0\,
      O(3) => \blue_reg[23]_i_2_n_4\,
      O(2) => \blue_reg[23]_i_2_n_5\,
      O(1) => \blue_reg[23]_i_2_n_6\,
      O(0) => \blue_reg[23]_i_2_n_7\,
      S(3) => \blue[23]_i_11_n_0\,
      S(2) => \blue[23]_i_12_n_0\,
      S(1) => \blue[23]_i_13_n_0\,
      S(0) => \blue[23]_i_14_n_0\
    );
\blue_reg[23]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[19]_i_24_n_0\,
      CO(3) => \blue_reg[23]_i_24_n_0\,
      CO(2) => \blue_reg[23]_i_24_n_1\,
      CO(1) => \blue_reg[23]_i_24_n_2\,
      CO(0) => \blue_reg[23]_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \blue[23]_i_25_n_0\,
      DI(2) => \blue[23]_i_26_n_0\,
      DI(1) => \blue[23]_i_27_n_0\,
      DI(0) => \blue[23]_i_28_n_0\,
      O(3) => \blue_reg[23]_i_24_n_4\,
      O(2) => \blue_reg[23]_i_24_n_5\,
      O(1) => \blue_reg[23]_i_24_n_6\,
      O(0) => \blue_reg[23]_i_24_n_7\,
      S(3) => \blue[23]_i_29_n_0\,
      S(2) => \blue[23]_i_30_n_0\,
      S(1) => \blue[23]_i_31_n_0\,
      S(0) => \blue[23]_i_32_n_0\
    );
\blue_reg[27]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[23]_i_15_n_0\,
      CO(3) => \blue_reg[27]_i_15_n_0\,
      CO(2) => \blue_reg[27]_i_15_n_1\,
      CO(1) => \blue_reg[27]_i_15_n_2\,
      CO(0) => \blue_reg[27]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \blue[27]_i_16_n_0\,
      DI(2) => \blue[27]_i_17_n_0\,
      DI(1) => \blue[27]_i_18_n_0\,
      DI(0) => \blue[27]_i_19_n_0\,
      O(3) => \blue_reg[27]_i_15_n_4\,
      O(2) => \blue_reg[27]_i_15_n_5\,
      O(1) => \blue_reg[27]_i_15_n_6\,
      O(0) => \blue_reg[27]_i_15_n_7\,
      S(3) => \blue[27]_i_20_n_0\,
      S(2) => \blue[27]_i_21_n_0\,
      S(1) => \blue[27]_i_22_n_0\,
      S(0) => \blue[27]_i_23_n_0\
    );
\blue_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[23]_i_2_n_0\,
      CO(3) => \blue_reg[27]_i_2_n_0\,
      CO(2) => \blue_reg[27]_i_2_n_1\,
      CO(1) => \blue_reg[27]_i_2_n_2\,
      CO(0) => \blue_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \blue[27]_i_7_n_0\,
      DI(2) => \blue[27]_i_8_n_0\,
      DI(1) => \blue[27]_i_9_n_0\,
      DI(0) => \blue[27]_i_10_n_0\,
      O(3) => \blue_reg[27]_i_2_n_4\,
      O(2) => \blue_reg[27]_i_2_n_5\,
      O(1) => \blue_reg[27]_i_2_n_6\,
      O(0) => \blue_reg[27]_i_2_n_7\,
      S(3) => \blue[27]_i_11_n_0\,
      S(2) => \blue[27]_i_12_n_0\,
      S(1) => \blue[27]_i_13_n_0\,
      S(0) => \blue[27]_i_14_n_0\
    );
\blue_reg[27]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[23]_i_24_n_0\,
      CO(3) => \blue_reg[27]_i_24_n_0\,
      CO(2) => \blue_reg[27]_i_24_n_1\,
      CO(1) => \blue_reg[27]_i_24_n_2\,
      CO(0) => \blue_reg[27]_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \blue[27]_i_25_n_0\,
      DI(2) => \blue[27]_i_26_n_0\,
      DI(1) => \blue[27]_i_27_n_0\,
      DI(0) => \blue[27]_i_28_n_0\,
      O(3) => \blue_reg[27]_i_24_n_4\,
      O(2) => \blue_reg[27]_i_24_n_5\,
      O(1) => \blue_reg[27]_i_24_n_6\,
      O(0) => \blue_reg[27]_i_24_n_7\,
      S(3) => \blue[27]_i_29_n_0\,
      S(2) => \blue[27]_i_30_n_0\,
      S(1) => \blue[27]_i_31_n_0\,
      S(0) => \blue[27]_i_32_n_0\
    );
\blue_reg[31]_i_111\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[19]_i_48_n_0\,
      CO(3) => \NLW_blue_reg[31]_i_111_CO_UNCONNECTED\(3),
      CO(2) => \blue_reg[31]_i_111_n_1\,
      CO(1) => \blue_reg[31]_i_111_n_2\,
      CO(0) => \blue_reg[31]_i_111_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \blue_reg[31]_i_111_n_4\,
      O(2) => \blue_reg[31]_i_111_n_5\,
      O(1) => \blue_reg[31]_i_111_n_6\,
      O(0) => \blue_reg[31]_i_111_n_7\,
      S(3) => '1',
      S(2) => \blue[31]_i_114_n_0\,
      S(1) => \blue[31]_i_115_n_0\,
      S(0) => \blue[31]_i_116_n_0\
    );
\blue_reg[31]_i_112\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[19]_i_49_n_0\,
      CO(3) => \NLW_blue_reg[31]_i_112_CO_UNCONNECTED\(3),
      CO(2) => \blue_reg[31]_i_112_n_1\,
      CO(1) => \blue_reg[31]_i_112_n_2\,
      CO(0) => \blue_reg[31]_i_112_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \blue_reg[31]_i_112_n_4\,
      O(2) => \blue_reg[31]_i_112_n_5\,
      O(1) => \blue_reg[31]_i_112_n_6\,
      O(0) => \blue_reg[31]_i_112_n_7\,
      S(3) => '1',
      S(2) => \blue[31]_i_117_n_0\,
      S(1) => \blue[31]_i_118_n_0\,
      S(0) => \blue[31]_i_119_n_0\
    );
\blue_reg[31]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[31]_i_18_n_0\,
      CO(3) => \blue_reg[31]_i_16_n_0\,
      CO(2) => \blue_reg[31]_i_16_n_1\,
      CO(1) => \blue_reg[31]_i_16_n_2\,
      CO(0) => \blue_reg[31]_i_16_n_3\,
      CYINIT => '0',
      DI(3) => \blue[31]_i_20_n_0\,
      DI(2) => \blue[31]_i_21_n_0\,
      DI(1) => \blue[31]_i_22_n_0\,
      DI(0) => \blue[31]_i_23_n_0\,
      O(3) => \blue_reg[31]_i_16_n_4\,
      O(2) => \blue_reg[31]_i_16_n_5\,
      O(1) => \blue_reg[31]_i_16_n_6\,
      O(0) => \blue_reg[31]_i_16_n_7\,
      S(3) => \blue[31]_i_24_n_0\,
      S(2) => \blue[31]_i_25_n_0\,
      S(1) => \blue[31]_i_26_n_0\,
      S(0) => \blue[31]_i_27_n_0\
    );
\blue_reg[31]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[27]_i_15_n_0\,
      CO(3) => \blue_reg[31]_i_18_n_0\,
      CO(2) => \blue_reg[31]_i_18_n_1\,
      CO(1) => \blue_reg[31]_i_18_n_2\,
      CO(0) => \blue_reg[31]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \blue[31]_i_29_n_0\,
      DI(2) => \blue[31]_i_30_n_0\,
      DI(1) => \blue[31]_i_31_n_0\,
      DI(0) => \blue[31]_i_32_n_0\,
      O(3) => \blue_reg[31]_i_18_n_4\,
      O(2) => \blue_reg[31]_i_18_n_5\,
      O(1) => \blue_reg[31]_i_18_n_6\,
      O(0) => \blue_reg[31]_i_18_n_7\,
      S(3) => \blue[31]_i_33_n_0\,
      S(2) => \blue[31]_i_34_n_0\,
      S(1) => \blue[31]_i_35_n_0\,
      S(0) => \blue[31]_i_36_n_0\
    );
\blue_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[27]_i_2_n_0\,
      CO(3) => \blue_reg[31]_i_2_n_0\,
      CO(2) => \blue_reg[31]_i_2_n_1\,
      CO(1) => \blue_reg[31]_i_2_n_2\,
      CO(0) => \blue_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \blue[31]_i_7_n_0\,
      DI(2) => \blue[31]_i_8_n_0\,
      DI(1) => \blue[31]_i_9_n_0\,
      DI(0) => \blue[31]_i_10_n_0\,
      O(3) => \blue_reg[31]_i_2_n_4\,
      O(2) => \blue_reg[31]_i_2_n_5\,
      O(1) => \blue_reg[31]_i_2_n_6\,
      O(0) => \blue_reg[31]_i_2_n_7\,
      S(3) => \blue[31]_i_11_n_0\,
      S(2) => \blue[31]_i_12_n_0\,
      S(1) => \blue[31]_i_13_n_0\,
      S(0) => \blue[31]_i_14_n_0\
    );
\blue_reg[31]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[11]_i_80_n_0\,
      CO(3) => \NLW_blue_reg[31]_i_37_CO_UNCONNECTED\(3),
      CO(2) => \blue_reg[31]_i_37_n_1\,
      CO(1) => \blue_reg[31]_i_37_n_2\,
      CO(0) => \blue_reg[31]_i_37_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \blue_reg[31]_i_37_n_4\,
      O(2) => \blue_reg[31]_i_37_n_5\,
      O(1) => \blue_reg[31]_i_37_n_6\,
      O(0) => \blue_reg[31]_i_37_n_7\,
      S(3) => '1',
      S(2) => \blue[31]_i_44_n_0\,
      S(1) => \blue[31]_i_45_n_0\,
      S(0) => \blue[31]_i_46_n_0\
    );
\blue_reg[31]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[31]_i_41_n_0\,
      CO(3) => \blue_reg[31]_i_39_n_0\,
      CO(2) => \blue_reg[31]_i_39_n_1\,
      CO(1) => \blue_reg[31]_i_39_n_2\,
      CO(0) => \blue_reg[31]_i_39_n_3\,
      CYINIT => '0',
      DI(3) => \blue[31]_i_48_n_0\,
      DI(2) => \blue[31]_i_49_n_0\,
      DI(1) => \blue[31]_i_50_n_0\,
      DI(0) => \blue[31]_i_51_n_0\,
      O(3) => \blue_reg[31]_i_39_n_4\,
      O(2) => \blue_reg[31]_i_39_n_5\,
      O(1) => \blue_reg[31]_i_39_n_6\,
      O(0) => \blue_reg[31]_i_39_n_7\,
      S(3) => \blue[31]_i_52_n_0\,
      S(2) => \blue[31]_i_53_n_0\,
      S(1) => \blue[31]_i_54_n_0\,
      S(0) => \blue[31]_i_55_n_0\
    );
\blue_reg[31]_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[31]_i_43_n_0\,
      CO(3) => \blue_reg[31]_i_41_n_0\,
      CO(2) => \blue_reg[31]_i_41_n_1\,
      CO(1) => \blue_reg[31]_i_41_n_2\,
      CO(0) => \blue_reg[31]_i_41_n_3\,
      CYINIT => '0',
      DI(3) => \blue[31]_i_57_n_0\,
      DI(2) => \blue[31]_i_58_n_0\,
      DI(1) => \blue[31]_i_59_n_0\,
      DI(0) => \blue[31]_i_60_n_0\,
      O(3) => \blue_reg[31]_i_41_n_4\,
      O(2) => \blue_reg[31]_i_41_n_5\,
      O(1) => \blue_reg[31]_i_41_n_6\,
      O(0) => \blue_reg[31]_i_41_n_7\,
      S(3) => \blue[31]_i_61_n_0\,
      S(2) => \blue[31]_i_62_n_0\,
      S(1) => \blue[31]_i_63_n_0\,
      S(0) => \blue[31]_i_64_n_0\
    );
\blue_reg[31]_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[11]_i_81_n_0\,
      CO(3) => \NLW_blue_reg[31]_i_42_CO_UNCONNECTED\(3),
      CO(2) => \blue_reg[31]_i_42_n_1\,
      CO(1) => \blue_reg[31]_i_42_n_2\,
      CO(0) => \blue_reg[31]_i_42_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \blue_reg[31]_i_42_n_4\,
      O(2) => \blue_reg[31]_i_42_n_5\,
      O(1) => \blue_reg[31]_i_42_n_6\,
      O(0) => \blue_reg[31]_i_42_n_7\,
      S(3) => '1',
      S(2) => \blue[31]_i_65_n_0\,
      S(1) => \blue[31]_i_66_n_0\,
      S(0) => \blue[31]_i_67_n_0\
    );
\blue_reg[31]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[27]_i_24_n_0\,
      CO(3) => \blue_reg[31]_i_43_n_0\,
      CO(2) => \blue_reg[31]_i_43_n_1\,
      CO(1) => \blue_reg[31]_i_43_n_2\,
      CO(0) => \blue_reg[31]_i_43_n_3\,
      CYINIT => '0',
      DI(3) => \blue[31]_i_68_n_0\,
      DI(2) => \blue[31]_i_69_n_0\,
      DI(1) => \blue[31]_i_70_n_0\,
      DI(0) => \blue[31]_i_71_n_0\,
      O(3) => \blue_reg[31]_i_43_n_4\,
      O(2) => \blue_reg[31]_i_43_n_5\,
      O(1) => \blue_reg[31]_i_43_n_6\,
      O(0) => \blue_reg[31]_i_43_n_7\,
      S(3) => \blue[31]_i_72_n_0\,
      S(2) => \blue[31]_i_73_n_0\,
      S(1) => \blue[31]_i_74_n_0\,
      S(0) => \blue[31]_i_75_n_0\
    );
\blue_reg[31]_i_77\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[15]_i_43_n_0\,
      CO(3) => \NLW_blue_reg[31]_i_77_CO_UNCONNECTED\(3),
      CO(2) => \blue_reg[31]_i_77_n_1\,
      CO(1) => \blue_reg[31]_i_77_n_2\,
      CO(0) => \blue_reg[31]_i_77_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \blue_reg[31]_i_77_n_4\,
      O(2) => \blue_reg[31]_i_77_n_5\,
      O(1) => \blue_reg[31]_i_77_n_6\,
      O(0) => \blue_reg[31]_i_77_n_7\,
      S(3) => '1',
      S(2) => \blue[31]_i_86_n_0\,
      S(1) => \blue[31]_i_87_n_0\,
      S(0) => \blue[31]_i_88_n_0\
    );
\blue_reg[31]_i_82\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[15]_i_44_n_0\,
      CO(3) => \NLW_blue_reg[31]_i_82_CO_UNCONNECTED\(3),
      CO(2) => \blue_reg[31]_i_82_n_1\,
      CO(1) => \blue_reg[31]_i_82_n_2\,
      CO(0) => \blue_reg[31]_i_82_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \blue_reg[31]_i_82_n_4\,
      O(2) => \blue_reg[31]_i_82_n_5\,
      O(1) => \blue_reg[31]_i_82_n_6\,
      O(0) => \blue_reg[31]_i_82_n_7\,
      S(3) => '1',
      S(2) => \blue[31]_i_99_n_0\,
      S(1) => \blue[31]_i_100_n_0\,
      S(0) => \blue[31]_i_101_n_0\
    );
\blue_reg[32]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[31]_i_2_n_0\,
      CO(3 downto 0) => \NLW_blue_reg[32]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_blue_reg[32]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => \blue_reg[32]_i_3_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \blue[32]_i_4_n_0\
    );
\blue_reg[32]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[31]_i_16_n_0\,
      CO(3 downto 0) => \NLW_blue_reg[32]_i_5_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_blue_reg[32]_i_5_O_UNCONNECTED\(3 downto 1),
      O(0) => \blue_reg[32]_i_5_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \blue[32]_i_6_n_0\
    );
\blue_reg[32]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \blue_reg[31]_i_39_n_0\,
      CO(3 downto 0) => \NLW_blue_reg[32]_i_7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_blue_reg[32]_i_7_O_UNCONNECTED\(3 downto 1),
      O(0) => \blue_reg[32]_i_7_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \blue[32]_i_8_n_0\
    );
\blue_reg[3]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \blue_reg[3]_i_11_n_0\,
      CO(2) => \blue_reg[3]_i_11_n_1\,
      CO(1) => \blue_reg[3]_i_11_n_2\,
      CO(0) => \blue_reg[3]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \blue[3]_i_12_n_0\,
      DI(2) => \blue[3]_i_13_n_0\,
      DI(1) => \blue[3]_i_14_n_0\,
      DI(0) => '0',
      O(3) => \blue_reg[3]_i_11_n_4\,
      O(2) => \blue_reg[3]_i_11_n_5\,
      O(1) => \blue_reg[3]_i_11_n_6\,
      O(0) => \blue_reg[3]_i_11_n_7\,
      S(3) => \blue[3]_i_15_n_0\,
      S(2) => \blue[3]_i_16_n_0\,
      S(1) => \blue[3]_i_17_n_0\,
      S(0) => \blue[3]_i_18_n_0\
    );
\green[11]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[15]_i_15_n_5\,
      I2 => inst_n_143,
      O => \green[11]_i_10_n_0\
    );
\green[11]_i_100\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_15,
      O => \green[11]_i_100_n_0\
    );
\green[11]_i_101\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_16,
      O => \green[11]_i_101_n_0\
    );
\green[11]_i_103\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[15]_i_43_n_5\,
      O => \green[11]_i_103_n_0\
    );
\green[11]_i_104\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[15]_i_43_n_6\,
      O => \green[11]_i_104_n_0\
    );
\green[11]_i_105\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[15]_i_43_n_7\,
      O => \green[11]_i_105_n_0\
    );
\green[11]_i_108\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[15]_i_44_n_5\,
      O => \green[11]_i_108_n_0\
    );
\green[11]_i_109\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[15]_i_44_n_6\,
      O => \green[11]_i_109_n_0\
    );
\green[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_32,
      I1 => \green_reg[15]_i_15_n_6\,
      I2 => inst_n_144,
      O => \green[11]_i_11_n_0\
    );
\green[11]_i_110\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[15]_i_44_n_7\,
      O => \green[11]_i_110_n_0\
    );
\green[11]_i_112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_55,
      I1 => inst_n_68,
      I2 => inst_n_107,
      O => \green[11]_i_112_n_0\
    );
\green[11]_i_113\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_56,
      I1 => inst_n_69,
      I2 => inst_n_108,
      O => \green[11]_i_113_n_0\
    );
\green[11]_i_114\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \unit_unSharp/B\(0),
      I1 => inst_n_70,
      I2 => inst_n_11,
      O => \green[11]_i_114_n_0\
    );
\green[11]_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_54,
      I1 => inst_n_67,
      I2 => inst_n_106,
      I3 => \green[11]_i_112_n_0\,
      O => \green[11]_i_115_n_0\
    );
\green[11]_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_55,
      I1 => inst_n_68,
      I2 => inst_n_107,
      I3 => \green[11]_i_113_n_0\,
      O => \green[11]_i_116_n_0\
    );
\green[11]_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_56,
      I1 => inst_n_69,
      I2 => inst_n_108,
      I3 => \green[11]_i_114_n_0\,
      O => \green[11]_i_117_n_0\
    );
\green[11]_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \unit_unSharp/B\(0),
      I1 => inst_n_70,
      I2 => inst_n_11,
      O => \green[11]_i_118_n_0\
    );
\green[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_27,
      I1 => \green_reg[15]_i_15_n_7\,
      I2 => inst_n_139,
      O => \green[11]_i_12_n_0\
    );
\green[11]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_28,
      I1 => \green_reg[11]_i_33_n_4\,
      I2 => inst_n_140,
      O => \green[11]_i_13_n_0\
    );
\green[11]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[15]_i_15_n_4\,
      I2 => inst_n_143,
      I3 => \green[11]_i_10_n_0\,
      O => \green[11]_i_14_n_0\
    );
\green[11]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[15]_i_15_n_5\,
      I2 => inst_n_143,
      I3 => \green[11]_i_11_n_0\,
      O => \green[11]_i_15_n_0\
    );
\green[11]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_32,
      I1 => \green_reg[15]_i_15_n_6\,
      I2 => inst_n_144,
      I3 => \green[11]_i_12_n_0\,
      O => \green[11]_i_16_n_0\
    );
\green[11]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_27,
      I1 => \green_reg[15]_i_15_n_7\,
      I2 => inst_n_139,
      I3 => \green[11]_i_13_n_0\,
      O => \green[11]_i_17_n_0\
    );
\green[11]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \green_reg[11]_i_34_n_4\,
      O => \green[11]_i_18_n_0\
    );
\green[11]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \unit_unSharp/C\(8),
      O => \green[11]_i_19_n_0\
    );
\green[11]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \unit_unSharp/C\(7),
      O => \green[11]_i_20_n_0\
    );
\green[11]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \unit_unSharp/C\(6),
      O => \green[11]_i_21_n_0\
    );
\green[11]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \unit_unSharp/C\(5),
      O => \green[11]_i_22_n_0\
    );
\green[11]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_29,
      I1 => \green_reg[11]_i_33_n_5\,
      I2 => inst_n_141,
      O => \green[11]_i_23_n_0\
    );
\green[11]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_30,
      I1 => \green_reg[11]_i_33_n_6\,
      I2 => inst_n_142,
      O => \green[11]_i_24_n_0\
    );
\green[11]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_23,
      I1 => \green_reg[11]_i_33_n_7\,
      I2 => inst_n_135,
      O => \green[11]_i_25_n_0\
    );
\green[11]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_24,
      I1 => \green_reg[11]_i_38_n_4\,
      I2 => inst_n_136,
      O => \green[11]_i_26_n_0\
    );
\green[11]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_28,
      I1 => \green_reg[11]_i_33_n_4\,
      I2 => inst_n_140,
      I3 => \green[11]_i_23_n_0\,
      O => \green[11]_i_27_n_0\
    );
\green[11]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_29,
      I1 => \green_reg[11]_i_33_n_5\,
      I2 => inst_n_141,
      I3 => \green[11]_i_24_n_0\,
      O => \green[11]_i_28_n_0\
    );
\green[11]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_30,
      I1 => \green_reg[11]_i_33_n_6\,
      I2 => inst_n_142,
      I3 => \green[11]_i_25_n_0\,
      O => \green[11]_i_29_n_0\
    );
\green[11]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_23,
      I1 => \green_reg[11]_i_33_n_7\,
      I2 => inst_n_135,
      I3 => \green[11]_i_26_n_0\,
      O => \green[11]_i_30_n_0\
    );
\green[11]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[31]_i_37_n_5\,
      O => \green[11]_i_39_n_0\
    );
\green[11]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[31]_i_37_n_6\,
      O => \green[11]_i_40_n_0\
    );
\green[11]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[31]_i_37_n_7\,
      O => \green[11]_i_41_n_0\
    );
\green[11]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[11]_i_80_n_4\,
      O => \green[11]_i_42_n_0\
    );
\green[11]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[31]_i_42_n_5\,
      O => \green[11]_i_43_n_0\
    );
\green[11]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[31]_i_42_n_6\,
      O => \green[11]_i_44_n_0\
    );
\green[11]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[31]_i_42_n_7\,
      O => \green[11]_i_45_n_0\
    );
\green[11]_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[11]_i_81_n_4\,
      O => \green[11]_i_46_n_0\
    );
\green[11]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_44,
      I1 => \green_reg[15]_i_26_n_5\,
      I2 => inst_n_126,
      O => \green[11]_i_47_n_0\
    );
\green[11]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_45,
      I1 => \green_reg[15]_i_26_n_6\,
      I2 => inst_n_127,
      O => \green[11]_i_48_n_0\
    );
\green[11]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_38,
      I1 => \green_reg[15]_i_26_n_7\,
      I2 => inst_n_120,
      O => \green[11]_i_49_n_0\
    );
\green[11]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_39,
      I1 => \green_reg[11]_i_84_n_4\,
      I2 => inst_n_121,
      O => \green[11]_i_50_n_0\
    );
\green[11]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_43,
      I1 => \green_reg[15]_i_26_n_4\,
      I2 => inst_n_125,
      I3 => \green[11]_i_47_n_0\,
      O => \green[11]_i_51_n_0\
    );
\green[11]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_44,
      I1 => \green_reg[15]_i_26_n_5\,
      I2 => inst_n_126,
      I3 => \green[11]_i_48_n_0\,
      O => \green[11]_i_52_n_0\
    );
\green[11]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_45,
      I1 => \green_reg[15]_i_26_n_6\,
      I2 => inst_n_127,
      I3 => \green[11]_i_49_n_0\,
      O => \green[11]_i_53_n_0\
    );
\green[11]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_38,
      I1 => \green_reg[15]_i_26_n_7\,
      I2 => inst_n_120,
      I3 => \green[11]_i_50_n_0\,
      O => \green[11]_i_54_n_0\
    );
\green[11]_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_151,
      O => \green[11]_i_55_n_0\
    );
\green[11]_i_56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_149,
      O => \green[11]_i_56_n_0\
    );
\green[11]_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_150,
      O => \green[11]_i_57_n_0\
    );
\green[11]_i_59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_145,
      O => \green[11]_i_59_n_0\
    );
\green[11]_i_60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_146,
      O => \green[11]_i_60_n_0\
    );
\green[11]_i_61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_147,
      O => \green[11]_i_61_n_0\
    );
\green[11]_i_62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_148,
      O => \green[11]_i_62_n_0\
    );
\green[11]_i_64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[11]_i_80_n_5\,
      O => \green[11]_i_64_n_0\
    );
\green[11]_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[11]_i_80_n_6\,
      O => \green[11]_i_65_n_0\
    );
\green[11]_i_66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[11]_i_80_n_7\,
      O => \green[11]_i_66_n_0\
    );
\green[11]_i_69\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[11]_i_81_n_5\,
      O => \green[11]_i_69_n_0\
    );
\green[11]_i_70\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[11]_i_81_n_6\,
      O => \green[11]_i_70_n_0\
    );
\green[11]_i_71\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[11]_i_81_n_7\,
      O => \green[11]_i_71_n_0\
    );
\green[11]_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_40,
      I1 => \green_reg[11]_i_84_n_5\,
      I2 => inst_n_122,
      O => \green[11]_i_73_n_0\
    );
\green[11]_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_41,
      I1 => \green_reg[11]_i_84_n_6\,
      I2 => inst_n_123,
      O => \green[11]_i_74_n_0\
    );
\green[11]_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_5,
      I1 => \green_reg[11]_i_84_n_7\,
      I2 => inst_n_14,
      O => \green[11]_i_75_n_0\
    );
\green[11]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_39,
      I1 => \green_reg[11]_i_84_n_4\,
      I2 => inst_n_121,
      I3 => \green[11]_i_73_n_0\,
      O => \green[11]_i_76_n_0\
    );
\green[11]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_40,
      I1 => \green_reg[11]_i_84_n_5\,
      I2 => inst_n_122,
      I3 => \green[11]_i_74_n_0\,
      O => \green[11]_i_77_n_0\
    );
\green[11]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_41,
      I1 => \green_reg[11]_i_84_n_6\,
      I2 => inst_n_123,
      I3 => \green[11]_i_75_n_0\,
      O => \green[11]_i_78_n_0\
    );
\green[11]_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_5,
      I1 => \green_reg[11]_i_84_n_7\,
      I2 => inst_n_14,
      O => \green[11]_i_79_n_0\
    );
\green[11]_i_93\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_20,
      O => \green[11]_i_93_n_0\
    );
\green[11]_i_94\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_21,
      O => \green[11]_i_94_n_0\
    );
\green[11]_i_95\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_0,
      O => \green[11]_i_95_n_0\
    );
\green[11]_i_96\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_1,
      O => \green[11]_i_96_n_0\
    );
\green[11]_i_98\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_132,
      O => \green[11]_i_98_n_0\
    );
\green[11]_i_99\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_133,
      O => \green[11]_i_99_n_0\
    );
\green[15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[15]_i_15_n_4\,
      I2 => inst_n_143,
      O => \green[15]_i_10_n_0\
    );
\green[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[19]_i_15_n_4\,
      I2 => inst_n_143,
      I3 => \green[15]_i_7_n_0\,
      O => \green[15]_i_11_n_0\
    );
\green[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[19]_i_15_n_5\,
      I2 => inst_n_143,
      I3 => \green[15]_i_8_n_0\,
      O => \green[15]_i_12_n_0\
    );
\green[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[19]_i_15_n_6\,
      I2 => inst_n_143,
      I3 => \green[15]_i_9_n_0\,
      O => \green[15]_i_13_n_0\
    );
\green[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[19]_i_15_n_7\,
      I2 => inst_n_143,
      I3 => \green[15]_i_10_n_0\,
      O => \green[15]_i_14_n_0\
    );
\green[15]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[19]_i_24_n_5\,
      I2 => inst_n_128,
      O => \green[15]_i_16_n_0\
    );
\green[15]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_47,
      I1 => \green_reg[19]_i_24_n_6\,
      I2 => inst_n_129,
      O => \green[15]_i_17_n_0\
    );
\green[15]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_42,
      I1 => \green_reg[19]_i_24_n_7\,
      I2 => inst_n_124,
      O => \green[15]_i_18_n_0\
    );
\green[15]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_43,
      I1 => \green_reg[15]_i_26_n_4\,
      I2 => inst_n_125,
      O => \green[15]_i_19_n_0\
    );
\green[15]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[19]_i_24_n_4\,
      I2 => inst_n_128,
      I3 => \green[15]_i_16_n_0\,
      O => \green[15]_i_20_n_0\
    );
\green[15]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[19]_i_24_n_5\,
      I2 => inst_n_128,
      I3 => \green[15]_i_17_n_0\,
      O => \green[15]_i_21_n_0\
    );
\green[15]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_47,
      I1 => \green_reg[19]_i_24_n_6\,
      I2 => inst_n_129,
      I3 => \green[15]_i_18_n_0\,
      O => \green[15]_i_22_n_0\
    );
\green[15]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_42,
      I1 => \green_reg[19]_i_24_n_7\,
      I2 => inst_n_124,
      I3 => \green[15]_i_19_n_0\,
      O => \green[15]_i_23_n_0\
    );
\green[15]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[31]_i_77_n_5\,
      O => \green[15]_i_27_n_0\
    );
\green[15]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[31]_i_77_n_6\,
      O => \green[15]_i_28_n_0\
    );
\green[15]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[31]_i_77_n_7\,
      O => \green[15]_i_29_n_0\
    );
\green[15]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[15]_i_43_n_4\,
      O => \green[15]_i_30_n_0\
    );
\green[15]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[31]_i_82_n_5\,
      O => \green[15]_i_31_n_0\
    );
\green[15]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[31]_i_82_n_6\,
      O => \green[15]_i_32_n_0\
    );
\green[15]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[31]_i_82_n_7\,
      O => \green[15]_i_33_n_0\
    );
\green[15]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[15]_i_44_n_4\,
      O => \green[15]_i_34_n_0\
    );
\green[15]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_59,
      I1 => inst_n_72,
      I2 => inst_n_111,
      O => \green[15]_i_35_n_0\
    );
\green[15]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_60,
      I1 => inst_n_73,
      I2 => inst_n_112,
      O => \green[15]_i_36_n_0\
    );
\green[15]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_53,
      I1 => inst_n_74,
      I2 => inst_n_105,
      O => \green[15]_i_37_n_0\
    );
\green[15]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_54,
      I1 => inst_n_67,
      I2 => inst_n_106,
      O => \green[15]_i_38_n_0\
    );
\green[15]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_58,
      I1 => inst_n_71,
      I2 => inst_n_110,
      I3 => \green[15]_i_35_n_0\,
      O => \green[15]_i_39_n_0\
    );
\green[15]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_59,
      I1 => inst_n_72,
      I2 => inst_n_111,
      I3 => \green[15]_i_36_n_0\,
      O => \green[15]_i_40_n_0\
    );
\green[15]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_60,
      I1 => inst_n_73,
      I2 => inst_n_112,
      I3 => \green[15]_i_37_n_0\,
      O => \green[15]_i_41_n_0\
    );
\green[15]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_53,
      I1 => inst_n_74,
      I2 => inst_n_105,
      I3 => \green[15]_i_38_n_0\,
      O => \green[15]_i_42_n_0\
    );
\green[15]_i_49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_35,
      O => \green[15]_i_49_n_0\
    );
\green[15]_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_36,
      O => \green[15]_i_50_n_0\
    );
\green[15]_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_3,
      O => \green[15]_i_51_n_0\
    );
\green[15]_i_52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_4,
      O => \green[15]_i_52_n_0\
    );
\green[15]_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_117,
      O => \green[15]_i_54_n_0\
    );
\green[15]_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_118,
      O => \green[15]_i_55_n_0\
    );
\green[15]_i_56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_12,
      O => \green[15]_i_56_n_0\
    );
\green[15]_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_13,
      O => \green[15]_i_57_n_0\
    );
\green[15]_i_59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \unit_unSharp/B\(4),
      O => \green[15]_i_59_n_0\
    );
\green[15]_i_60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \unit_unSharp/B\(3),
      O => \green[15]_i_60_n_0\
    );
\green[15]_i_61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \unit_unSharp/B\(2),
      O => \green[15]_i_61_n_0\
    );
\green[15]_i_64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[19]_i_49_n_5\,
      O => \green[15]_i_64_n_0\
    );
\green[15]_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[19]_i_49_n_6\,
      O => \green[15]_i_65_n_0\
    );
\green[15]_i_66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[19]_i_49_n_7\,
      O => \green[15]_i_66_n_0\
    );
\green[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[19]_i_15_n_5\,
      I2 => inst_n_143,
      O => \green[15]_i_7_n_0\
    );
\green[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[19]_i_15_n_6\,
      I2 => inst_n_143,
      O => \green[15]_i_8_n_0\
    );
\green[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[19]_i_15_n_7\,
      I2 => inst_n_143,
      O => \green[15]_i_9_n_0\
    );
\green[19]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[19]_i_15_n_4\,
      I2 => inst_n_143,
      O => \green[19]_i_10_n_0\
    );
\green[19]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[23]_i_15_n_4\,
      I2 => inst_n_143,
      I3 => \green[19]_i_7_n_0\,
      O => \green[19]_i_11_n_0\
    );
\green[19]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[23]_i_15_n_5\,
      I2 => inst_n_143,
      I3 => \green[19]_i_8_n_0\,
      O => \green[19]_i_12_n_0\
    );
\green[19]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[23]_i_15_n_6\,
      I2 => inst_n_143,
      I3 => \green[19]_i_9_n_0\,
      O => \green[19]_i_13_n_0\
    );
\green[19]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[23]_i_15_n_7\,
      I2 => inst_n_143,
      I3 => \green[19]_i_10_n_0\,
      O => \green[19]_i_14_n_0\
    );
\green[19]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[23]_i_24_n_5\,
      I2 => inst_n_128,
      O => \green[19]_i_16_n_0\
    );
\green[19]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[23]_i_24_n_6\,
      I2 => inst_n_128,
      O => \green[19]_i_17_n_0\
    );
\green[19]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[23]_i_24_n_7\,
      I2 => inst_n_128,
      O => \green[19]_i_18_n_0\
    );
\green[19]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[19]_i_24_n_4\,
      I2 => inst_n_128,
      O => \green[19]_i_19_n_0\
    );
\green[19]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[23]_i_24_n_4\,
      I2 => inst_n_128,
      I3 => \green[19]_i_16_n_0\,
      O => \green[19]_i_20_n_0\
    );
\green[19]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[23]_i_24_n_5\,
      I2 => inst_n_128,
      I3 => \green[19]_i_17_n_0\,
      O => \green[19]_i_21_n_0\
    );
\green[19]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[23]_i_24_n_6\,
      I2 => inst_n_128,
      I3 => \green[19]_i_18_n_0\,
      O => \green[19]_i_22_n_0\
    );
\green[19]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[23]_i_24_n_7\,
      I2 => inst_n_128,
      I3 => \green[19]_i_19_n_0\,
      O => \green[19]_i_23_n_0\
    );
\green[19]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_76,
      I2 => inst_n_113,
      O => \green[19]_i_25_n_0\
    );
\green[19]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_62,
      I1 => inst_n_77,
      I2 => inst_n_114,
      O => \green[19]_i_26_n_0\
    );
\green[19]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_57,
      I1 => inst_n_78,
      I2 => inst_n_109,
      O => \green[19]_i_27_n_0\
    );
\green[19]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_58,
      I1 => inst_n_71,
      I2 => inst_n_110,
      O => \green[19]_i_28_n_0\
    );
\green[19]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_75,
      I2 => inst_n_113,
      I3 => \green[19]_i_25_n_0\,
      O => \green[19]_i_29_n_0\
    );
\green[19]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_76,
      I2 => inst_n_113,
      I3 => \green[19]_i_26_n_0\,
      O => \green[19]_i_30_n_0\
    );
\green[19]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_62,
      I1 => inst_n_77,
      I2 => inst_n_114,
      I3 => \green[19]_i_27_n_0\,
      O => \green[19]_i_31_n_0\
    );
\green[19]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_57,
      I1 => inst_n_78,
      I2 => inst_n_109,
      I3 => \green[19]_i_28_n_0\,
      O => \green[19]_i_32_n_0\
    );
\green[19]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \unit_unSharp/B\(8),
      O => \green[19]_i_36_n_0\
    );
\green[19]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \unit_unSharp/B\(7),
      O => \green[19]_i_37_n_0\
    );
\green[19]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \unit_unSharp/B\(6),
      O => \green[19]_i_38_n_0\
    );
\green[19]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \unit_unSharp/B\(5),
      O => \green[19]_i_39_n_0\
    );
\green[19]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[31]_i_112_n_5\,
      O => \green[19]_i_40_n_0\
    );
\green[19]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[31]_i_112_n_6\,
      O => \green[19]_i_41_n_0\
    );
\green[19]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[31]_i_112_n_7\,
      O => \green[19]_i_42_n_0\
    );
\green[19]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \green_reg[19]_i_49_n_4\,
      O => \green[19]_i_43_n_0\
    );
\green[19]_i_52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_50,
      O => \green[19]_i_52_n_0\
    );
\green[19]_i_53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_51,
      O => \green[19]_i_53_n_0\
    );
\green[19]_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_6,
      O => \green[19]_i_54_n_0\
    );
\green[19]_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_7,
      O => \green[19]_i_55_n_0\
    );
\green[19]_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_102,
      O => \green[19]_i_57_n_0\
    );
\green[19]_i_58\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_103,
      O => \green[19]_i_58_n_0\
    );
\green[19]_i_59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_9,
      O => \green[19]_i_59_n_0\
    );
\green[19]_i_60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_10,
      O => \green[19]_i_60_n_0\
    );
\green[19]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_63,
      I1 => inst_n_65,
      O => \green[19]_i_63_n_0\
    );
\green[19]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_64,
      I1 => inst_n_66,
      O => \green[19]_i_64_n_0\
    );
\green[19]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[23]_i_15_n_5\,
      I2 => inst_n_143,
      O => \green[19]_i_7_n_0\
    );
\green[19]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[23]_i_15_n_6\,
      I2 => inst_n_143,
      O => \green[19]_i_8_n_0\
    );
\green[19]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[23]_i_15_n_7\,
      I2 => inst_n_143,
      O => \green[19]_i_9_n_0\
    );
\green[23]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[23]_i_15_n_4\,
      I2 => inst_n_143,
      O => \green[23]_i_10_n_0\
    );
\green[23]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[27]_i_15_n_4\,
      I2 => inst_n_143,
      I3 => \green[23]_i_7_n_0\,
      O => \green[23]_i_11_n_0\
    );
\green[23]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[27]_i_15_n_5\,
      I2 => inst_n_143,
      I3 => \green[23]_i_8_n_0\,
      O => \green[23]_i_12_n_0\
    );
\green[23]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[27]_i_15_n_6\,
      I2 => inst_n_143,
      I3 => \green[23]_i_9_n_0\,
      O => \green[23]_i_13_n_0\
    );
\green[23]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[27]_i_15_n_7\,
      I2 => inst_n_143,
      I3 => \green[23]_i_10_n_0\,
      O => \green[23]_i_14_n_0\
    );
\green[23]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[27]_i_24_n_5\,
      I2 => inst_n_128,
      O => \green[23]_i_16_n_0\
    );
\green[23]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[27]_i_24_n_6\,
      I2 => inst_n_128,
      O => \green[23]_i_17_n_0\
    );
\green[23]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[27]_i_24_n_7\,
      I2 => inst_n_128,
      O => \green[23]_i_18_n_0\
    );
\green[23]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[23]_i_24_n_4\,
      I2 => inst_n_128,
      O => \green[23]_i_19_n_0\
    );
\green[23]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[27]_i_24_n_4\,
      I2 => inst_n_128,
      I3 => \green[23]_i_16_n_0\,
      O => \green[23]_i_20_n_0\
    );
\green[23]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[27]_i_24_n_5\,
      I2 => inst_n_128,
      I3 => \green[23]_i_17_n_0\,
      O => \green[23]_i_21_n_0\
    );
\green[23]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[27]_i_24_n_6\,
      I2 => inst_n_128,
      I3 => \green[23]_i_18_n_0\,
      O => \green[23]_i_22_n_0\
    );
\green[23]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[27]_i_24_n_7\,
      I2 => inst_n_128,
      I3 => \green[23]_i_19_n_0\,
      O => \green[23]_i_23_n_0\
    );
\green[23]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_80,
      I2 => inst_n_113,
      O => \green[23]_i_25_n_0\
    );
\green[23]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_81,
      I2 => inst_n_113,
      O => \green[23]_i_26_n_0\
    );
\green[23]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_82,
      I2 => inst_n_113,
      O => \green[23]_i_27_n_0\
    );
\green[23]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_75,
      I2 => inst_n_113,
      O => \green[23]_i_28_n_0\
    );
\green[23]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_79,
      I2 => inst_n_113,
      I3 => \green[23]_i_25_n_0\,
      O => \green[23]_i_29_n_0\
    );
\green[23]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_80,
      I2 => inst_n_113,
      I3 => \green[23]_i_26_n_0\,
      O => \green[23]_i_30_n_0\
    );
\green[23]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_81,
      I2 => inst_n_113,
      I3 => \green[23]_i_27_n_0\,
      O => \green[23]_i_31_n_0\
    );
\green[23]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_82,
      I2 => inst_n_113,
      I3 => \green[23]_i_28_n_0\,
      O => \green[23]_i_32_n_0\
    );
\green[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[27]_i_15_n_5\,
      I2 => inst_n_143,
      O => \green[23]_i_7_n_0\
    );
\green[23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[27]_i_15_n_6\,
      I2 => inst_n_143,
      O => \green[23]_i_8_n_0\
    );
\green[23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[27]_i_15_n_7\,
      I2 => inst_n_143,
      O => \green[23]_i_9_n_0\
    );
\green[27]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[27]_i_15_n_4\,
      I2 => inst_n_143,
      O => \green[27]_i_10_n_0\
    );
\green[27]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[31]_i_18_n_4\,
      I2 => inst_n_143,
      I3 => \green[27]_i_7_n_0\,
      O => \green[27]_i_11_n_0\
    );
\green[27]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[31]_i_18_n_5\,
      I2 => inst_n_143,
      I3 => \green[27]_i_8_n_0\,
      O => \green[27]_i_12_n_0\
    );
\green[27]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[31]_i_18_n_6\,
      I2 => inst_n_143,
      I3 => \green[27]_i_9_n_0\,
      O => \green[27]_i_13_n_0\
    );
\green[27]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[31]_i_18_n_7\,
      I2 => inst_n_143,
      I3 => \green[27]_i_10_n_0\,
      O => \green[27]_i_14_n_0\
    );
\green[27]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[31]_i_43_n_5\,
      I2 => inst_n_128,
      O => \green[27]_i_16_n_0\
    );
\green[27]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[31]_i_43_n_6\,
      I2 => inst_n_128,
      O => \green[27]_i_17_n_0\
    );
\green[27]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[31]_i_43_n_7\,
      I2 => inst_n_128,
      O => \green[27]_i_18_n_0\
    );
\green[27]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[27]_i_24_n_4\,
      I2 => inst_n_128,
      O => \green[27]_i_19_n_0\
    );
\green[27]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[31]_i_43_n_4\,
      I2 => inst_n_128,
      I3 => \green[27]_i_16_n_0\,
      O => \green[27]_i_20_n_0\
    );
\green[27]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[31]_i_43_n_5\,
      I2 => inst_n_128,
      I3 => \green[27]_i_17_n_0\,
      O => \green[27]_i_21_n_0\
    );
\green[27]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[31]_i_43_n_6\,
      I2 => inst_n_128,
      I3 => \green[27]_i_18_n_0\,
      O => \green[27]_i_22_n_0\
    );
\green[27]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[31]_i_43_n_7\,
      I2 => inst_n_128,
      I3 => \green[27]_i_19_n_0\,
      O => \green[27]_i_23_n_0\
    );
\green[27]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_84,
      I2 => inst_n_113,
      O => \green[27]_i_25_n_0\
    );
\green[27]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_85,
      I2 => inst_n_113,
      O => \green[27]_i_26_n_0\
    );
\green[27]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_86,
      I2 => inst_n_113,
      O => \green[27]_i_27_n_0\
    );
\green[27]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_79,
      I2 => inst_n_113,
      O => \green[27]_i_28_n_0\
    );
\green[27]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_83,
      I2 => inst_n_113,
      I3 => \green[27]_i_25_n_0\,
      O => \green[27]_i_29_n_0\
    );
\green[27]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_84,
      I2 => inst_n_113,
      I3 => \green[27]_i_26_n_0\,
      O => \green[27]_i_30_n_0\
    );
\green[27]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_85,
      I2 => inst_n_113,
      I3 => \green[27]_i_27_n_0\,
      O => \green[27]_i_31_n_0\
    );
\green[27]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_86,
      I2 => inst_n_113,
      I3 => \green[27]_i_28_n_0\,
      O => \green[27]_i_32_n_0\
    );
\green[27]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[31]_i_18_n_5\,
      I2 => inst_n_143,
      O => \green[27]_i_7_n_0\
    );
\green[27]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[31]_i_18_n_6\,
      I2 => inst_n_143,
      O => \green[27]_i_8_n_0\
    );
\green[27]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[31]_i_18_n_7\,
      I2 => inst_n_143,
      O => \green[27]_i_9_n_0\
    );
\green[31]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[31]_i_18_n_4\,
      I2 => inst_n_143,
      O => \green[31]_i_10_n_0\
    );
\green[31]_i_100\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_115,
      O => \green[31]_i_100_n_0\
    );
\green[31]_i_101\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_116,
      O => \green[31]_i_101_n_0\
    );
\green[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \green[31]_i_7_n_0\,
      I1 => \green_reg[31]_i_16_n_4\,
      I2 => inst_n_31,
      I3 => inst_n_143,
      O => \green[31]_i_11_n_0\
    );
\green[31]_i_114\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_52,
      O => \green[31]_i_114_n_0\
    );
\green[31]_i_115\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_48,
      O => \green[31]_i_115_n_0\
    );
\green[31]_i_116\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_49,
      O => \green[31]_i_116_n_0\
    );
\green[31]_i_117\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_104,
      O => \green[31]_i_117_n_0\
    );
\green[31]_i_118\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_100,
      O => \green[31]_i_118_n_0\
    );
\green[31]_i_119\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_101,
      O => \green[31]_i_119_n_0\
    );
\green[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[31]_i_16_n_5\,
      I2 => inst_n_143,
      I3 => \green[31]_i_8_n_0\,
      O => \green[31]_i_12_n_0\
    );
\green[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[31]_i_16_n_6\,
      I2 => inst_n_143,
      I3 => \green[31]_i_9_n_0\,
      O => \green[31]_i_13_n_0\
    );
\green[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[31]_i_16_n_7\,
      I2 => inst_n_143,
      I3 => \green[31]_i_10_n_0\,
      O => \green[31]_i_14_n_0\
    );
\green[31]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \green_reg[31]_i_37_n_4\,
      O => \green[31]_i_19_n_0\
    );
\green[31]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[31]_i_39_n_5\,
      I2 => inst_n_128,
      O => \green[31]_i_20_n_0\
    );
\green[31]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[31]_i_39_n_6\,
      I2 => inst_n_128,
      O => \green[31]_i_21_n_0\
    );
\green[31]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[31]_i_39_n_7\,
      I2 => inst_n_128,
      O => \green[31]_i_22_n_0\
    );
\green[31]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[31]_i_41_n_4\,
      I2 => inst_n_128,
      O => \green[31]_i_23_n_0\
    );
\green[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \green[31]_i_20_n_0\,
      I1 => \green_reg[31]_i_39_n_4\,
      I2 => inst_n_46,
      I3 => inst_n_128,
      O => \green[31]_i_24_n_0\
    );
\green[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[31]_i_39_n_5\,
      I2 => inst_n_128,
      I3 => \green[31]_i_21_n_0\,
      O => \green[31]_i_25_n_0\
    );
\green[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[31]_i_39_n_6\,
      I2 => inst_n_128,
      I3 => \green[31]_i_22_n_0\,
      O => \green[31]_i_26_n_0\
    );
\green[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[31]_i_39_n_7\,
      I2 => inst_n_128,
      I3 => \green[31]_i_23_n_0\,
      O => \green[31]_i_27_n_0\
    );
\green[31]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \green_reg[31]_i_42_n_4\,
      O => \green[31]_i_28_n_0\
    );
\green[31]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[31]_i_41_n_5\,
      I2 => inst_n_128,
      O => \green[31]_i_29_n_0\
    );
\green[31]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[31]_i_41_n_6\,
      I2 => inst_n_128,
      O => \green[31]_i_30_n_0\
    );
\green[31]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[31]_i_41_n_7\,
      I2 => inst_n_128,
      O => \green[31]_i_31_n_0\
    );
\green[31]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[31]_i_43_n_4\,
      I2 => inst_n_128,
      O => \green[31]_i_32_n_0\
    );
\green[31]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[31]_i_41_n_4\,
      I2 => inst_n_128,
      I3 => \green[31]_i_29_n_0\,
      O => \green[31]_i_33_n_0\
    );
\green[31]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[31]_i_41_n_5\,
      I2 => inst_n_128,
      I3 => \green[31]_i_30_n_0\,
      O => \green[31]_i_34_n_0\
    );
\green[31]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[31]_i_41_n_6\,
      I2 => inst_n_128,
      I3 => \green[31]_i_31_n_0\,
      O => \green[31]_i_35_n_0\
    );
\green[31]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_46,
      I1 => \green_reg[31]_i_41_n_7\,
      I2 => inst_n_128,
      I3 => \green[31]_i_32_n_0\,
      O => \green[31]_i_36_n_0\
    );
\green[31]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_22,
      O => \green[31]_i_44_n_0\
    );
\green[31]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_18,
      O => \green[31]_i_45_n_0\
    );
\green[31]_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_19,
      O => \green[31]_i_46_n_0\
    );
\green[31]_i_47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \green_reg[31]_i_77_n_4\,
      O => \green[31]_i_47_n_0\
    );
\green[31]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_96,
      I2 => inst_n_113,
      O => \green[31]_i_48_n_0\
    );
\green[31]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_97,
      I2 => inst_n_113,
      O => \green[31]_i_49_n_0\
    );
\green[31]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_98,
      I2 => inst_n_113,
      O => \green[31]_i_50_n_0\
    );
\green[31]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_91,
      I2 => inst_n_113,
      O => \green[31]_i_51_n_0\
    );
\green[31]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \green[31]_i_48_n_0\,
      I1 => inst_n_95,
      I2 => inst_n_61,
      I3 => inst_n_113,
      O => \green[31]_i_52_n_0\
    );
\green[31]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_96,
      I2 => inst_n_113,
      I3 => \green[31]_i_49_n_0\,
      O => \green[31]_i_53_n_0\
    );
\green[31]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_97,
      I2 => inst_n_113,
      I3 => \green[31]_i_50_n_0\,
      O => \green[31]_i_54_n_0\
    );
\green[31]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_98,
      I2 => inst_n_113,
      I3 => \green[31]_i_51_n_0\,
      O => \green[31]_i_55_n_0\
    );
\green[31]_i_56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \green_reg[31]_i_82_n_4\,
      O => \green[31]_i_56_n_0\
    );
\green[31]_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_92,
      I2 => inst_n_113,
      O => \green[31]_i_57_n_0\
    );
\green[31]_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_93,
      I2 => inst_n_113,
      O => \green[31]_i_58_n_0\
    );
\green[31]_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_94,
      I2 => inst_n_113,
      O => \green[31]_i_59_n_0\
    );
\green[31]_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_87,
      I2 => inst_n_113,
      O => \green[31]_i_60_n_0\
    );
\green[31]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_91,
      I2 => inst_n_113,
      I3 => \green[31]_i_57_n_0\,
      O => \green[31]_i_61_n_0\
    );
\green[31]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_92,
      I2 => inst_n_113,
      I3 => \green[31]_i_58_n_0\,
      O => \green[31]_i_62_n_0\
    );
\green[31]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_93,
      I2 => inst_n_113,
      I3 => \green[31]_i_59_n_0\,
      O => \green[31]_i_63_n_0\
    );
\green[31]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_94,
      I2 => inst_n_113,
      I3 => \green[31]_i_60_n_0\,
      O => \green[31]_i_64_n_0\
    );
\green[31]_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_134,
      O => \green[31]_i_65_n_0\
    );
\green[31]_i_66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_130,
      O => \green[31]_i_66_n_0\
    );
\green[31]_i_67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_131,
      O => \green[31]_i_67_n_0\
    );
\green[31]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_88,
      I2 => inst_n_113,
      O => \green[31]_i_68_n_0\
    );
\green[31]_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_89,
      I2 => inst_n_113,
      O => \green[31]_i_69_n_0\
    );
\green[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[31]_i_16_n_5\,
      I2 => inst_n_143,
      O => \green[31]_i_7_n_0\
    );
\green[31]_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_90,
      I2 => inst_n_113,
      O => \green[31]_i_70_n_0\
    );
\green[31]_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_83,
      I2 => inst_n_113,
      O => \green[31]_i_71_n_0\
    );
\green[31]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_87,
      I2 => inst_n_113,
      I3 => \green[31]_i_68_n_0\,
      O => \green[31]_i_72_n_0\
    );
\green[31]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_88,
      I2 => inst_n_113,
      I3 => \green[31]_i_69_n_0\,
      O => \green[31]_i_73_n_0\
    );
\green[31]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_89,
      I2 => inst_n_113,
      I3 => \green[31]_i_70_n_0\,
      O => \green[31]_i_74_n_0\
    );
\green[31]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_61,
      I1 => inst_n_90,
      I2 => inst_n_113,
      I3 => \green[31]_i_71_n_0\,
      O => \green[31]_i_75_n_0\
    );
\green[31]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[31]_i_16_n_6\,
      I2 => inst_n_143,
      O => \green[31]_i_8_n_0\
    );
\green[31]_i_86\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_37,
      O => \green[31]_i_86_n_0\
    );
\green[31]_i_87\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_33,
      O => \green[31]_i_87_n_0\
    );
\green[31]_i_88\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_34,
      O => \green[31]_i_88_n_0\
    );
\green[31]_i_89\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \green_reg[31]_i_111_n_4\,
      O => \green[31]_i_89_n_0\
    );
\green[31]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_31,
      I1 => \green_reg[31]_i_16_n_7\,
      I2 => inst_n_143,
      O => \green[31]_i_9_n_0\
    );
\green[31]_i_94\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \green_reg[31]_i_112_n_4\,
      O => \green[31]_i_94_n_0\
    );
\green[31]_i_99\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_119,
      O => \green[31]_i_99_n_0\
    );
\green[32]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C993"
    )
        port map (
      I0 => \green_reg[31]_i_16_n_4\,
      I1 => \green_reg[32]_i_5_n_7\,
      I2 => inst_n_31,
      I3 => inst_n_143,
      O => \green[32]_i_4_n_0\
    );
\green[32]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C993"
    )
        port map (
      I0 => \green_reg[31]_i_39_n_4\,
      I1 => \green_reg[32]_i_7_n_7\,
      I2 => inst_n_46,
      I3 => inst_n_128,
      O => \green[32]_i_6_n_0\
    );
\green[32]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C993"
    )
        port map (
      I0 => inst_n_95,
      I1 => inst_n_99,
      I2 => inst_n_61,
      I3 => inst_n_113,
      O => \green[32]_i_8_n_0\
    );
\green[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_25,
      I1 => \green_reg[11]_i_38_n_5\,
      I2 => inst_n_137,
      O => \green[3]_i_12_n_0\
    );
\green[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_26,
      I1 => \green_reg[11]_i_38_n_6\,
      I2 => inst_n_138,
      O => \green[3]_i_13_n_0\
    );
\green[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_2,
      I1 => \green_reg[11]_i_38_n_7\,
      I2 => inst_n_17,
      O => \green[3]_i_14_n_0\
    );
\green[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_24,
      I1 => \green_reg[11]_i_38_n_4\,
      I2 => inst_n_136,
      I3 => \green[3]_i_12_n_0\,
      O => \green[3]_i_15_n_0\
    );
\green[3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_25,
      I1 => \green_reg[11]_i_38_n_5\,
      I2 => inst_n_137,
      I3 => \green[3]_i_13_n_0\,
      O => \green[3]_i_16_n_0\
    );
\green[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_26,
      I1 => \green_reg[11]_i_38_n_6\,
      I2 => inst_n_138,
      I3 => \green[3]_i_14_n_0\,
      O => \green[3]_i_17_n_0\
    );
\green[3]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_2,
      I1 => \green_reg[11]_i_38_n_7\,
      I2 => inst_n_17,
      O => \green[3]_i_18_n_0\
    );
\green[7]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \unit_unSharp/C\(2),
      O => \green[7]_i_10_n_0\
    );
\green[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \unit_unSharp/C\(4),
      O => \green[7]_i_8_n_0\
    );
\green[7]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \unit_unSharp/C\(3),
      O => \green[7]_i_9_n_0\
    );
\green_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[11]_i_9_n_0\,
      CO(3) => \green_reg[11]_i_2_n_0\,
      CO(2) => \green_reg[11]_i_2_n_1\,
      CO(1) => \green_reg[11]_i_2_n_2\,
      CO(0) => \green_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \green[11]_i_10_n_0\,
      DI(2) => \green[11]_i_11_n_0\,
      DI(1) => \green[11]_i_12_n_0\,
      DI(0) => \green[11]_i_13_n_0\,
      O(3) => \green_reg[11]_i_2_n_4\,
      O(2) => \green_reg[11]_i_2_n_5\,
      O(1) => \green_reg[11]_i_2_n_6\,
      O(0) => \green_reg[11]_i_2_n_7\,
      S(3) => \green[11]_i_14_n_0\,
      S(2) => \green[11]_i_15_n_0\,
      S(1) => \green[11]_i_16_n_0\,
      S(0) => \green[11]_i_17_n_0\
    );
\green_reg[11]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[11]_i_38_n_0\,
      CO(3) => \green_reg[11]_i_33_n_0\,
      CO(2) => \green_reg[11]_i_33_n_1\,
      CO(1) => \green_reg[11]_i_33_n_2\,
      CO(0) => \green_reg[11]_i_33_n_3\,
      CYINIT => '0',
      DI(3) => \green[11]_i_47_n_0\,
      DI(2) => \green[11]_i_48_n_0\,
      DI(1) => \green[11]_i_49_n_0\,
      DI(0) => \green[11]_i_50_n_0\,
      O(3) => \green_reg[11]_i_33_n_4\,
      O(2) => \green_reg[11]_i_33_n_5\,
      O(1) => \green_reg[11]_i_33_n_6\,
      O(0) => \green_reg[11]_i_33_n_7\,
      S(3) => \green[11]_i_51_n_0\,
      S(2) => \green[11]_i_52_n_0\,
      S(1) => \green[11]_i_53_n_0\,
      S(0) => \green[11]_i_54_n_0\
    );
\green_reg[11]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[11]_i_35_n_0\,
      CO(3) => \NLW_green_reg[11]_i_34_CO_UNCONNECTED\(3),
      CO(2) => \unit_unSharp/C\(9),
      CO(1) => \green_reg[11]_i_34_n_2\,
      CO(0) => \green_reg[11]_i_34_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \green_reg[11]_i_34_n_4\,
      O(2 downto 0) => \unit_unSharp/C\(8 downto 6),
      S(3) => '1',
      S(2) => \green[11]_i_55_n_0\,
      S(1) => \green[11]_i_56_n_0\,
      S(0) => \green[11]_i_57_n_0\
    );
\green_reg[11]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \green_reg[11]_i_35_n_0\,
      CO(2) => \green_reg[11]_i_35_n_1\,
      CO(1) => \green_reg[11]_i_35_n_2\,
      CO(0) => \green_reg[11]_i_35_n_3\,
      CYINIT => '0',
      DI(3) => inst_n_145,
      DI(2) => inst_n_146,
      DI(1) => inst_n_147,
      DI(0) => '0',
      O(3 downto 0) => \unit_unSharp/C\(5 downto 2),
      S(3) => \green[11]_i_59_n_0\,
      S(2) => \green[11]_i_60_n_0\,
      S(1) => \green[11]_i_61_n_0\,
      S(0) => \green[11]_i_62_n_0\
    );
\green_reg[11]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \green_reg[11]_i_38_n_0\,
      CO(2) => \green_reg[11]_i_38_n_1\,
      CO(1) => \green_reg[11]_i_38_n_2\,
      CO(0) => \green_reg[11]_i_38_n_3\,
      CYINIT => '0',
      DI(3) => \green[11]_i_73_n_0\,
      DI(2) => \green[11]_i_74_n_0\,
      DI(1) => \green[11]_i_75_n_0\,
      DI(0) => '0',
      O(3) => \green_reg[11]_i_38_n_4\,
      O(2) => \green_reg[11]_i_38_n_5\,
      O(1) => \green_reg[11]_i_38_n_6\,
      O(0) => \green_reg[11]_i_38_n_7\,
      S(3) => \green[11]_i_76_n_0\,
      S(2) => \green[11]_i_77_n_0\,
      S(1) => \green[11]_i_78_n_0\,
      S(0) => \green[11]_i_79_n_0\
    );
\green_reg[11]_i_80\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \green_reg[11]_i_80_n_0\,
      CO(2) => \green_reg[11]_i_80_n_1\,
      CO(1) => \green_reg[11]_i_80_n_2\,
      CO(0) => \green_reg[11]_i_80_n_3\,
      CYINIT => '0',
      DI(3) => inst_n_20,
      DI(2) => inst_n_21,
      DI(1) => inst_n_0,
      DI(0) => '0',
      O(3) => \green_reg[11]_i_80_n_4\,
      O(2) => \green_reg[11]_i_80_n_5\,
      O(1) => \green_reg[11]_i_80_n_6\,
      O(0) => \green_reg[11]_i_80_n_7\,
      S(3) => \green[11]_i_93_n_0\,
      S(2) => \green[11]_i_94_n_0\,
      S(1) => \green[11]_i_95_n_0\,
      S(0) => \green[11]_i_96_n_0\
    );
\green_reg[11]_i_81\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \green_reg[11]_i_81_n_0\,
      CO(2) => \green_reg[11]_i_81_n_1\,
      CO(1) => \green_reg[11]_i_81_n_2\,
      CO(0) => \green_reg[11]_i_81_n_3\,
      CYINIT => '0',
      DI(3) => inst_n_132,
      DI(2) => inst_n_133,
      DI(1) => inst_n_15,
      DI(0) => '0',
      O(3) => \green_reg[11]_i_81_n_4\,
      O(2) => \green_reg[11]_i_81_n_5\,
      O(1) => \green_reg[11]_i_81_n_6\,
      O(0) => \green_reg[11]_i_81_n_7\,
      S(3) => \green[11]_i_98_n_0\,
      S(2) => \green[11]_i_99_n_0\,
      S(1) => \green[11]_i_100_n_0\,
      S(0) => \green[11]_i_101_n_0\
    );
\green_reg[11]_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \green_reg[11]_i_84_n_0\,
      CO(2) => \green_reg[11]_i_84_n_1\,
      CO(1) => \green_reg[11]_i_84_n_2\,
      CO(0) => \green_reg[11]_i_84_n_3\,
      CYINIT => '0',
      DI(3) => \green[11]_i_112_n_0\,
      DI(2) => \green[11]_i_113_n_0\,
      DI(1) => \green[11]_i_114_n_0\,
      DI(0) => '0',
      O(3) => \green_reg[11]_i_84_n_4\,
      O(2) => \green_reg[11]_i_84_n_5\,
      O(1) => \green_reg[11]_i_84_n_6\,
      O(0) => \green_reg[11]_i_84_n_7\,
      S(3) => \green[11]_i_115_n_0\,
      S(2) => \green[11]_i_116_n_0\,
      S(1) => \green[11]_i_117_n_0\,
      S(0) => \green[11]_i_118_n_0\
    );
\green_reg[11]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[3]_i_11_n_0\,
      CO(3) => \green_reg[11]_i_9_n_0\,
      CO(2) => \green_reg[11]_i_9_n_1\,
      CO(1) => \green_reg[11]_i_9_n_2\,
      CO(0) => \green_reg[11]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \green[11]_i_23_n_0\,
      DI(2) => \green[11]_i_24_n_0\,
      DI(1) => \green[11]_i_25_n_0\,
      DI(0) => \green[11]_i_26_n_0\,
      O(3) => \green_reg[11]_i_9_n_4\,
      O(2) => \green_reg[11]_i_9_n_5\,
      O(1) => \green_reg[11]_i_9_n_6\,
      O(0) => \green_reg[11]_i_9_n_7\,
      S(3) => \green[11]_i_27_n_0\,
      S(2) => \green[11]_i_28_n_0\,
      S(1) => \green[11]_i_29_n_0\,
      S(0) => \green[11]_i_30_n_0\
    );
\green_reg[15]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[11]_i_33_n_0\,
      CO(3) => \green_reg[15]_i_15_n_0\,
      CO(2) => \green_reg[15]_i_15_n_1\,
      CO(1) => \green_reg[15]_i_15_n_2\,
      CO(0) => \green_reg[15]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \green[15]_i_16_n_0\,
      DI(2) => \green[15]_i_17_n_0\,
      DI(1) => \green[15]_i_18_n_0\,
      DI(0) => \green[15]_i_19_n_0\,
      O(3) => \green_reg[15]_i_15_n_4\,
      O(2) => \green_reg[15]_i_15_n_5\,
      O(1) => \green_reg[15]_i_15_n_6\,
      O(0) => \green_reg[15]_i_15_n_7\,
      S(3) => \green[15]_i_20_n_0\,
      S(2) => \green[15]_i_21_n_0\,
      S(1) => \green[15]_i_22_n_0\,
      S(0) => \green[15]_i_23_n_0\
    );
\green_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[11]_i_2_n_0\,
      CO(3) => \green_reg[15]_i_2_n_0\,
      CO(2) => \green_reg[15]_i_2_n_1\,
      CO(1) => \green_reg[15]_i_2_n_2\,
      CO(0) => \green_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \green[15]_i_7_n_0\,
      DI(2) => \green[15]_i_8_n_0\,
      DI(1) => \green[15]_i_9_n_0\,
      DI(0) => \green[15]_i_10_n_0\,
      O(3) => \green_reg[15]_i_2_n_4\,
      O(2) => \green_reg[15]_i_2_n_5\,
      O(1) => \green_reg[15]_i_2_n_6\,
      O(0) => \green_reg[15]_i_2_n_7\,
      S(3) => \green[15]_i_11_n_0\,
      S(2) => \green[15]_i_12_n_0\,
      S(1) => \green[15]_i_13_n_0\,
      S(0) => \green[15]_i_14_n_0\
    );
\green_reg[15]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[11]_i_84_n_0\,
      CO(3) => \green_reg[15]_i_26_n_0\,
      CO(2) => \green_reg[15]_i_26_n_1\,
      CO(1) => \green_reg[15]_i_26_n_2\,
      CO(0) => \green_reg[15]_i_26_n_3\,
      CYINIT => '0',
      DI(3) => \green[15]_i_35_n_0\,
      DI(2) => \green[15]_i_36_n_0\,
      DI(1) => \green[15]_i_37_n_0\,
      DI(0) => \green[15]_i_38_n_0\,
      O(3) => \green_reg[15]_i_26_n_4\,
      O(2) => \green_reg[15]_i_26_n_5\,
      O(1) => \green_reg[15]_i_26_n_6\,
      O(0) => \green_reg[15]_i_26_n_7\,
      S(3) => \green[15]_i_39_n_0\,
      S(2) => \green[15]_i_40_n_0\,
      S(1) => \green[15]_i_41_n_0\,
      S(0) => \green[15]_i_42_n_0\
    );
\green_reg[15]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \green_reg[15]_i_43_n_0\,
      CO(2) => \green_reg[15]_i_43_n_1\,
      CO(1) => \green_reg[15]_i_43_n_2\,
      CO(0) => \green_reg[15]_i_43_n_3\,
      CYINIT => '0',
      DI(3) => inst_n_35,
      DI(2) => inst_n_36,
      DI(1) => inst_n_3,
      DI(0) => '0',
      O(3) => \green_reg[15]_i_43_n_4\,
      O(2) => \green_reg[15]_i_43_n_5\,
      O(1) => \green_reg[15]_i_43_n_6\,
      O(0) => \green_reg[15]_i_43_n_7\,
      S(3) => \green[15]_i_49_n_0\,
      S(2) => \green[15]_i_50_n_0\,
      S(1) => \green[15]_i_51_n_0\,
      S(0) => \green[15]_i_52_n_0\
    );
\green_reg[15]_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \green_reg[15]_i_44_n_0\,
      CO(2) => \green_reg[15]_i_44_n_1\,
      CO(1) => \green_reg[15]_i_44_n_2\,
      CO(0) => \green_reg[15]_i_44_n_3\,
      CYINIT => '0',
      DI(3) => inst_n_117,
      DI(2) => inst_n_118,
      DI(1) => inst_n_12,
      DI(0) => '0',
      O(3) => \green_reg[15]_i_44_n_4\,
      O(2) => \green_reg[15]_i_44_n_5\,
      O(1) => \green_reg[15]_i_44_n_6\,
      O(0) => \green_reg[15]_i_44_n_7\,
      S(3) => \green[15]_i_54_n_0\,
      S(2) => \green[15]_i_55_n_0\,
      S(1) => \green[15]_i_56_n_0\,
      S(0) => \green[15]_i_57_n_0\
    );
\green_reg[19]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[15]_i_15_n_0\,
      CO(3) => \green_reg[19]_i_15_n_0\,
      CO(2) => \green_reg[19]_i_15_n_1\,
      CO(1) => \green_reg[19]_i_15_n_2\,
      CO(0) => \green_reg[19]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \green[19]_i_16_n_0\,
      DI(2) => \green[19]_i_17_n_0\,
      DI(1) => \green[19]_i_18_n_0\,
      DI(0) => \green[19]_i_19_n_0\,
      O(3) => \green_reg[19]_i_15_n_4\,
      O(2) => \green_reg[19]_i_15_n_5\,
      O(1) => \green_reg[19]_i_15_n_6\,
      O(0) => \green_reg[19]_i_15_n_7\,
      S(3) => \green[19]_i_20_n_0\,
      S(2) => \green[19]_i_21_n_0\,
      S(1) => \green[19]_i_22_n_0\,
      S(0) => \green[19]_i_23_n_0\
    );
\green_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[15]_i_2_n_0\,
      CO(3) => \green_reg[19]_i_2_n_0\,
      CO(2) => \green_reg[19]_i_2_n_1\,
      CO(1) => \green_reg[19]_i_2_n_2\,
      CO(0) => \green_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \green[19]_i_7_n_0\,
      DI(2) => \green[19]_i_8_n_0\,
      DI(1) => \green[19]_i_9_n_0\,
      DI(0) => \green[19]_i_10_n_0\,
      O(3) => \green_reg[19]_i_2_n_4\,
      O(2) => \green_reg[19]_i_2_n_5\,
      O(1) => \green_reg[19]_i_2_n_6\,
      O(0) => \green_reg[19]_i_2_n_7\,
      S(3) => \green[19]_i_11_n_0\,
      S(2) => \green[19]_i_12_n_0\,
      S(1) => \green[19]_i_13_n_0\,
      S(0) => \green[19]_i_14_n_0\
    );
\green_reg[19]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[15]_i_26_n_0\,
      CO(3) => \green_reg[19]_i_24_n_0\,
      CO(2) => \green_reg[19]_i_24_n_1\,
      CO(1) => \green_reg[19]_i_24_n_2\,
      CO(0) => \green_reg[19]_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \green[19]_i_25_n_0\,
      DI(2) => \green[19]_i_26_n_0\,
      DI(1) => \green[19]_i_27_n_0\,
      DI(0) => \green[19]_i_28_n_0\,
      O(3) => \green_reg[19]_i_24_n_4\,
      O(2) => \green_reg[19]_i_24_n_5\,
      O(1) => \green_reg[19]_i_24_n_6\,
      O(0) => \green_reg[19]_i_24_n_7\,
      S(3) => \green[19]_i_29_n_0\,
      S(2) => \green[19]_i_30_n_0\,
      S(1) => \green[19]_i_31_n_0\,
      S(0) => \green[19]_i_32_n_0\
    );
\green_reg[19]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \green_reg[19]_i_48_n_0\,
      CO(2) => \green_reg[19]_i_48_n_1\,
      CO(1) => \green_reg[19]_i_48_n_2\,
      CO(0) => \green_reg[19]_i_48_n_3\,
      CYINIT => '0',
      DI(3) => inst_n_50,
      DI(2) => inst_n_51,
      DI(1) => inst_n_6,
      DI(0) => '0',
      O(3 downto 0) => \unit_unSharp/B\(5 downto 2),
      S(3) => \green[19]_i_52_n_0\,
      S(2) => \green[19]_i_53_n_0\,
      S(1) => \green[19]_i_54_n_0\,
      S(0) => \green[19]_i_55_n_0\
    );
\green_reg[19]_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \green_reg[19]_i_49_n_0\,
      CO(2) => \green_reg[19]_i_49_n_1\,
      CO(1) => \green_reg[19]_i_49_n_2\,
      CO(0) => \green_reg[19]_i_49_n_3\,
      CYINIT => '0',
      DI(3) => inst_n_102,
      DI(2) => inst_n_103,
      DI(1) => inst_n_9,
      DI(0) => '0',
      O(3) => \green_reg[19]_i_49_n_4\,
      O(2) => \green_reg[19]_i_49_n_5\,
      O(1) => \green_reg[19]_i_49_n_6\,
      O(0) => \green_reg[19]_i_49_n_7\,
      S(3) => \green[19]_i_57_n_0\,
      S(2) => \green[19]_i_58_n_0\,
      S(1) => \green[19]_i_59_n_0\,
      S(0) => \green[19]_i_60_n_0\
    );
\green_reg[23]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[19]_i_15_n_0\,
      CO(3) => \green_reg[23]_i_15_n_0\,
      CO(2) => \green_reg[23]_i_15_n_1\,
      CO(1) => \green_reg[23]_i_15_n_2\,
      CO(0) => \green_reg[23]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \green[23]_i_16_n_0\,
      DI(2) => \green[23]_i_17_n_0\,
      DI(1) => \green[23]_i_18_n_0\,
      DI(0) => \green[23]_i_19_n_0\,
      O(3) => \green_reg[23]_i_15_n_4\,
      O(2) => \green_reg[23]_i_15_n_5\,
      O(1) => \green_reg[23]_i_15_n_6\,
      O(0) => \green_reg[23]_i_15_n_7\,
      S(3) => \green[23]_i_20_n_0\,
      S(2) => \green[23]_i_21_n_0\,
      S(1) => \green[23]_i_22_n_0\,
      S(0) => \green[23]_i_23_n_0\
    );
\green_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[19]_i_2_n_0\,
      CO(3) => \green_reg[23]_i_2_n_0\,
      CO(2) => \green_reg[23]_i_2_n_1\,
      CO(1) => \green_reg[23]_i_2_n_2\,
      CO(0) => \green_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \green[23]_i_7_n_0\,
      DI(2) => \green[23]_i_8_n_0\,
      DI(1) => \green[23]_i_9_n_0\,
      DI(0) => \green[23]_i_10_n_0\,
      O(3) => \green_reg[23]_i_2_n_4\,
      O(2) => \green_reg[23]_i_2_n_5\,
      O(1) => \green_reg[23]_i_2_n_6\,
      O(0) => \green_reg[23]_i_2_n_7\,
      S(3) => \green[23]_i_11_n_0\,
      S(2) => \green[23]_i_12_n_0\,
      S(1) => \green[23]_i_13_n_0\,
      S(0) => \green[23]_i_14_n_0\
    );
\green_reg[23]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[19]_i_24_n_0\,
      CO(3) => \green_reg[23]_i_24_n_0\,
      CO(2) => \green_reg[23]_i_24_n_1\,
      CO(1) => \green_reg[23]_i_24_n_2\,
      CO(0) => \green_reg[23]_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \green[23]_i_25_n_0\,
      DI(2) => \green[23]_i_26_n_0\,
      DI(1) => \green[23]_i_27_n_0\,
      DI(0) => \green[23]_i_28_n_0\,
      O(3) => \green_reg[23]_i_24_n_4\,
      O(2) => \green_reg[23]_i_24_n_5\,
      O(1) => \green_reg[23]_i_24_n_6\,
      O(0) => \green_reg[23]_i_24_n_7\,
      S(3) => \green[23]_i_29_n_0\,
      S(2) => \green[23]_i_30_n_0\,
      S(1) => \green[23]_i_31_n_0\,
      S(0) => \green[23]_i_32_n_0\
    );
\green_reg[27]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[23]_i_15_n_0\,
      CO(3) => \green_reg[27]_i_15_n_0\,
      CO(2) => \green_reg[27]_i_15_n_1\,
      CO(1) => \green_reg[27]_i_15_n_2\,
      CO(0) => \green_reg[27]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \green[27]_i_16_n_0\,
      DI(2) => \green[27]_i_17_n_0\,
      DI(1) => \green[27]_i_18_n_0\,
      DI(0) => \green[27]_i_19_n_0\,
      O(3) => \green_reg[27]_i_15_n_4\,
      O(2) => \green_reg[27]_i_15_n_5\,
      O(1) => \green_reg[27]_i_15_n_6\,
      O(0) => \green_reg[27]_i_15_n_7\,
      S(3) => \green[27]_i_20_n_0\,
      S(2) => \green[27]_i_21_n_0\,
      S(1) => \green[27]_i_22_n_0\,
      S(0) => \green[27]_i_23_n_0\
    );
\green_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[23]_i_2_n_0\,
      CO(3) => \green_reg[27]_i_2_n_0\,
      CO(2) => \green_reg[27]_i_2_n_1\,
      CO(1) => \green_reg[27]_i_2_n_2\,
      CO(0) => \green_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \green[27]_i_7_n_0\,
      DI(2) => \green[27]_i_8_n_0\,
      DI(1) => \green[27]_i_9_n_0\,
      DI(0) => \green[27]_i_10_n_0\,
      O(3) => \green_reg[27]_i_2_n_4\,
      O(2) => \green_reg[27]_i_2_n_5\,
      O(1) => \green_reg[27]_i_2_n_6\,
      O(0) => \green_reg[27]_i_2_n_7\,
      S(3) => \green[27]_i_11_n_0\,
      S(2) => \green[27]_i_12_n_0\,
      S(1) => \green[27]_i_13_n_0\,
      S(0) => \green[27]_i_14_n_0\
    );
\green_reg[27]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[23]_i_24_n_0\,
      CO(3) => \green_reg[27]_i_24_n_0\,
      CO(2) => \green_reg[27]_i_24_n_1\,
      CO(1) => \green_reg[27]_i_24_n_2\,
      CO(0) => \green_reg[27]_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \green[27]_i_25_n_0\,
      DI(2) => \green[27]_i_26_n_0\,
      DI(1) => \green[27]_i_27_n_0\,
      DI(0) => \green[27]_i_28_n_0\,
      O(3) => \green_reg[27]_i_24_n_4\,
      O(2) => \green_reg[27]_i_24_n_5\,
      O(1) => \green_reg[27]_i_24_n_6\,
      O(0) => \green_reg[27]_i_24_n_7\,
      S(3) => \green[27]_i_29_n_0\,
      S(2) => \green[27]_i_30_n_0\,
      S(1) => \green[27]_i_31_n_0\,
      S(0) => \green[27]_i_32_n_0\
    );
\green_reg[31]_i_111\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[19]_i_48_n_0\,
      CO(3) => \NLW_green_reg[31]_i_111_CO_UNCONNECTED\(3),
      CO(2) => \unit_unSharp/B\(9),
      CO(1) => \green_reg[31]_i_111_n_2\,
      CO(0) => \green_reg[31]_i_111_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \green_reg[31]_i_111_n_4\,
      O(2 downto 0) => \unit_unSharp/B\(8 downto 6),
      S(3) => '1',
      S(2) => \green[31]_i_114_n_0\,
      S(1) => \green[31]_i_115_n_0\,
      S(0) => \green[31]_i_116_n_0\
    );
\green_reg[31]_i_112\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[19]_i_49_n_0\,
      CO(3) => \NLW_green_reg[31]_i_112_CO_UNCONNECTED\(3),
      CO(2) => \green_reg[31]_i_112_n_1\,
      CO(1) => \green_reg[31]_i_112_n_2\,
      CO(0) => \green_reg[31]_i_112_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \green_reg[31]_i_112_n_4\,
      O(2) => \green_reg[31]_i_112_n_5\,
      O(1) => \green_reg[31]_i_112_n_6\,
      O(0) => \green_reg[31]_i_112_n_7\,
      S(3) => '1',
      S(2) => \green[31]_i_117_n_0\,
      S(1) => \green[31]_i_118_n_0\,
      S(0) => \green[31]_i_119_n_0\
    );
\green_reg[31]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[31]_i_18_n_0\,
      CO(3) => \green_reg[31]_i_16_n_0\,
      CO(2) => \green_reg[31]_i_16_n_1\,
      CO(1) => \green_reg[31]_i_16_n_2\,
      CO(0) => \green_reg[31]_i_16_n_3\,
      CYINIT => '0',
      DI(3) => \green[31]_i_20_n_0\,
      DI(2) => \green[31]_i_21_n_0\,
      DI(1) => \green[31]_i_22_n_0\,
      DI(0) => \green[31]_i_23_n_0\,
      O(3) => \green_reg[31]_i_16_n_4\,
      O(2) => \green_reg[31]_i_16_n_5\,
      O(1) => \green_reg[31]_i_16_n_6\,
      O(0) => \green_reg[31]_i_16_n_7\,
      S(3) => \green[31]_i_24_n_0\,
      S(2) => \green[31]_i_25_n_0\,
      S(1) => \green[31]_i_26_n_0\,
      S(0) => \green[31]_i_27_n_0\
    );
\green_reg[31]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[27]_i_15_n_0\,
      CO(3) => \green_reg[31]_i_18_n_0\,
      CO(2) => \green_reg[31]_i_18_n_1\,
      CO(1) => \green_reg[31]_i_18_n_2\,
      CO(0) => \green_reg[31]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \green[31]_i_29_n_0\,
      DI(2) => \green[31]_i_30_n_0\,
      DI(1) => \green[31]_i_31_n_0\,
      DI(0) => \green[31]_i_32_n_0\,
      O(3) => \green_reg[31]_i_18_n_4\,
      O(2) => \green_reg[31]_i_18_n_5\,
      O(1) => \green_reg[31]_i_18_n_6\,
      O(0) => \green_reg[31]_i_18_n_7\,
      S(3) => \green[31]_i_33_n_0\,
      S(2) => \green[31]_i_34_n_0\,
      S(1) => \green[31]_i_35_n_0\,
      S(0) => \green[31]_i_36_n_0\
    );
\green_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[27]_i_2_n_0\,
      CO(3) => \green_reg[31]_i_2_n_0\,
      CO(2) => \green_reg[31]_i_2_n_1\,
      CO(1) => \green_reg[31]_i_2_n_2\,
      CO(0) => \green_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \green[31]_i_7_n_0\,
      DI(2) => \green[31]_i_8_n_0\,
      DI(1) => \green[31]_i_9_n_0\,
      DI(0) => \green[31]_i_10_n_0\,
      O(3) => \green_reg[31]_i_2_n_4\,
      O(2) => \green_reg[31]_i_2_n_5\,
      O(1) => \green_reg[31]_i_2_n_6\,
      O(0) => \green_reg[31]_i_2_n_7\,
      S(3) => \green[31]_i_11_n_0\,
      S(2) => \green[31]_i_12_n_0\,
      S(1) => \green[31]_i_13_n_0\,
      S(0) => \green[31]_i_14_n_0\
    );
\green_reg[31]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[11]_i_80_n_0\,
      CO(3) => \NLW_green_reg[31]_i_37_CO_UNCONNECTED\(3),
      CO(2) => \green_reg[31]_i_37_n_1\,
      CO(1) => \green_reg[31]_i_37_n_2\,
      CO(0) => \green_reg[31]_i_37_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \green_reg[31]_i_37_n_4\,
      O(2) => \green_reg[31]_i_37_n_5\,
      O(1) => \green_reg[31]_i_37_n_6\,
      O(0) => \green_reg[31]_i_37_n_7\,
      S(3) => '1',
      S(2) => \green[31]_i_44_n_0\,
      S(1) => \green[31]_i_45_n_0\,
      S(0) => \green[31]_i_46_n_0\
    );
\green_reg[31]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[31]_i_41_n_0\,
      CO(3) => \green_reg[31]_i_39_n_0\,
      CO(2) => \green_reg[31]_i_39_n_1\,
      CO(1) => \green_reg[31]_i_39_n_2\,
      CO(0) => \green_reg[31]_i_39_n_3\,
      CYINIT => '0',
      DI(3) => \green[31]_i_48_n_0\,
      DI(2) => \green[31]_i_49_n_0\,
      DI(1) => \green[31]_i_50_n_0\,
      DI(0) => \green[31]_i_51_n_0\,
      O(3) => \green_reg[31]_i_39_n_4\,
      O(2) => \green_reg[31]_i_39_n_5\,
      O(1) => \green_reg[31]_i_39_n_6\,
      O(0) => \green_reg[31]_i_39_n_7\,
      S(3) => \green[31]_i_52_n_0\,
      S(2) => \green[31]_i_53_n_0\,
      S(1) => \green[31]_i_54_n_0\,
      S(0) => \green[31]_i_55_n_0\
    );
\green_reg[31]_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[31]_i_43_n_0\,
      CO(3) => \green_reg[31]_i_41_n_0\,
      CO(2) => \green_reg[31]_i_41_n_1\,
      CO(1) => \green_reg[31]_i_41_n_2\,
      CO(0) => \green_reg[31]_i_41_n_3\,
      CYINIT => '0',
      DI(3) => \green[31]_i_57_n_0\,
      DI(2) => \green[31]_i_58_n_0\,
      DI(1) => \green[31]_i_59_n_0\,
      DI(0) => \green[31]_i_60_n_0\,
      O(3) => \green_reg[31]_i_41_n_4\,
      O(2) => \green_reg[31]_i_41_n_5\,
      O(1) => \green_reg[31]_i_41_n_6\,
      O(0) => \green_reg[31]_i_41_n_7\,
      S(3) => \green[31]_i_61_n_0\,
      S(2) => \green[31]_i_62_n_0\,
      S(1) => \green[31]_i_63_n_0\,
      S(0) => \green[31]_i_64_n_0\
    );
\green_reg[31]_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[11]_i_81_n_0\,
      CO(3) => \NLW_green_reg[31]_i_42_CO_UNCONNECTED\(3),
      CO(2) => \green_reg[31]_i_42_n_1\,
      CO(1) => \green_reg[31]_i_42_n_2\,
      CO(0) => \green_reg[31]_i_42_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \green_reg[31]_i_42_n_4\,
      O(2) => \green_reg[31]_i_42_n_5\,
      O(1) => \green_reg[31]_i_42_n_6\,
      O(0) => \green_reg[31]_i_42_n_7\,
      S(3) => '1',
      S(2) => \green[31]_i_65_n_0\,
      S(1) => \green[31]_i_66_n_0\,
      S(0) => \green[31]_i_67_n_0\
    );
\green_reg[31]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[27]_i_24_n_0\,
      CO(3) => \green_reg[31]_i_43_n_0\,
      CO(2) => \green_reg[31]_i_43_n_1\,
      CO(1) => \green_reg[31]_i_43_n_2\,
      CO(0) => \green_reg[31]_i_43_n_3\,
      CYINIT => '0',
      DI(3) => \green[31]_i_68_n_0\,
      DI(2) => \green[31]_i_69_n_0\,
      DI(1) => \green[31]_i_70_n_0\,
      DI(0) => \green[31]_i_71_n_0\,
      O(3) => \green_reg[31]_i_43_n_4\,
      O(2) => \green_reg[31]_i_43_n_5\,
      O(1) => \green_reg[31]_i_43_n_6\,
      O(0) => \green_reg[31]_i_43_n_7\,
      S(3) => \green[31]_i_72_n_0\,
      S(2) => \green[31]_i_73_n_0\,
      S(1) => \green[31]_i_74_n_0\,
      S(0) => \green[31]_i_75_n_0\
    );
\green_reg[31]_i_77\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[15]_i_43_n_0\,
      CO(3) => \NLW_green_reg[31]_i_77_CO_UNCONNECTED\(3),
      CO(2) => \green_reg[31]_i_77_n_1\,
      CO(1) => \green_reg[31]_i_77_n_2\,
      CO(0) => \green_reg[31]_i_77_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \green_reg[31]_i_77_n_4\,
      O(2) => \green_reg[31]_i_77_n_5\,
      O(1) => \green_reg[31]_i_77_n_6\,
      O(0) => \green_reg[31]_i_77_n_7\,
      S(3) => '1',
      S(2) => \green[31]_i_86_n_0\,
      S(1) => \green[31]_i_87_n_0\,
      S(0) => \green[31]_i_88_n_0\
    );
\green_reg[31]_i_82\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[15]_i_44_n_0\,
      CO(3) => \NLW_green_reg[31]_i_82_CO_UNCONNECTED\(3),
      CO(2) => \green_reg[31]_i_82_n_1\,
      CO(1) => \green_reg[31]_i_82_n_2\,
      CO(0) => \green_reg[31]_i_82_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \green_reg[31]_i_82_n_4\,
      O(2) => \green_reg[31]_i_82_n_5\,
      O(1) => \green_reg[31]_i_82_n_6\,
      O(0) => \green_reg[31]_i_82_n_7\,
      S(3) => '1',
      S(2) => \green[31]_i_99_n_0\,
      S(1) => \green[31]_i_100_n_0\,
      S(0) => \green[31]_i_101_n_0\
    );
\green_reg[32]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[31]_i_2_n_0\,
      CO(3 downto 0) => \NLW_green_reg[32]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_green_reg[32]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => \green_reg[32]_i_3_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \green[32]_i_4_n_0\
    );
\green_reg[32]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[31]_i_16_n_0\,
      CO(3 downto 0) => \NLW_green_reg[32]_i_5_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_green_reg[32]_i_5_O_UNCONNECTED\(3 downto 1),
      O(0) => \green_reg[32]_i_5_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \green[32]_i_6_n_0\
    );
\green_reg[32]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \green_reg[31]_i_39_n_0\,
      CO(3 downto 0) => \NLW_green_reg[32]_i_7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_green_reg[32]_i_7_O_UNCONNECTED\(3 downto 1),
      O(0) => \green_reg[32]_i_7_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \green[32]_i_8_n_0\
    );
\green_reg[3]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \green_reg[3]_i_11_n_0\,
      CO(2) => \green_reg[3]_i_11_n_1\,
      CO(1) => \green_reg[3]_i_11_n_2\,
      CO(0) => \green_reg[3]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \green[3]_i_12_n_0\,
      DI(2) => \green[3]_i_13_n_0\,
      DI(1) => \green[3]_i_14_n_0\,
      DI(0) => '0',
      O(3) => \green_reg[3]_i_11_n_4\,
      O(2) => \green_reg[3]_i_11_n_5\,
      O(1) => \green_reg[3]_i_11_n_6\,
      O(0) => \green_reg[3]_i_11_n_7\,
      S(3) => \green[3]_i_15_n_0\,
      S(2) => \green[3]_i_16_n_0\,
      S(1) => \green[3]_i_17_n_0\,
      S(0) => \green[3]_i_18_n_0\
    );
inst: entity work.zsys_ImageProcess_0_0_ImageProcess
     port map (
      CO(0) => inst_n_22,
      Clock => Clock,
      \D01IN_reg[11]_0\(2) => \blue[7]_i_8_n_0\,
      \D01IN_reg[11]_0\(1) => \blue[7]_i_9_n_0\,
      \D01IN_reg[11]_0\(0) => \blue[7]_i_10_n_0\,
      \D01IN_reg[11]_1\(3) => \blue[11]_i_19_n_0\,
      \D01IN_reg[11]_1\(2) => \blue[11]_i_20_n_0\,
      \D01IN_reg[11]_1\(1) => \blue[11]_i_21_n_0\,
      \D01IN_reg[11]_1\(0) => \blue[11]_i_22_n_0\,
      \D01IN_reg[11]_2\(0) => \blue[11]_i_18_n_0\,
      \D01IN_reg[19]_0\(2) => \red[7]_i_8_n_0\,
      \D01IN_reg[19]_0\(1) => \red[7]_i_9_n_0\,
      \D01IN_reg[19]_0\(0) => \red[7]_i_10_n_0\,
      \D01IN_reg[19]_1\(3) => \red[11]_i_19_n_0\,
      \D01IN_reg[19]_1\(2) => \red[11]_i_20_n_0\,
      \D01IN_reg[19]_1\(1) => \red[11]_i_21_n_0\,
      \D01IN_reg[19]_1\(0) => \red[11]_i_22_n_0\,
      \D01IN_reg[19]_2\(0) => \red[11]_i_18_n_0\,
      \D01IN_reg[3]_0\(2) => \green[7]_i_8_n_0\,
      \D01IN_reg[3]_0\(1) => \green[7]_i_9_n_0\,
      \D01IN_reg[3]_0\(0) => \green[7]_i_10_n_0\,
      \D01IN_reg[3]_1\(3) => \green[11]_i_19_n_0\,
      \D01IN_reg[3]_1\(2) => \green[11]_i_20_n_0\,
      \D01IN_reg[3]_1\(1) => \green[11]_i_21_n_0\,
      \D01IN_reg[3]_1\(0) => \green[11]_i_22_n_0\,
      \D01IN_reg[3]_2\(0) => \green[11]_i_18_n_0\,
      \D02IN_reg[11]_0\(2) => \blue[11]_i_64_n_0\,
      \D02IN_reg[11]_0\(1) => \blue[11]_i_65_n_0\,
      \D02IN_reg[11]_0\(0) => \blue[11]_i_66_n_0\,
      \D02IN_reg[11]_1\(3) => \blue[11]_i_39_n_0\,
      \D02IN_reg[11]_1\(2) => \blue[11]_i_40_n_0\,
      \D02IN_reg[11]_1\(1) => \blue[11]_i_41_n_0\,
      \D02IN_reg[11]_1\(0) => \blue[11]_i_42_n_0\,
      \D02IN_reg[11]_10\(3) => \blue_reg[11]_i_9_n_4\,
      \D02IN_reg[11]_10\(2) => \blue_reg[11]_i_9_n_5\,
      \D02IN_reg[11]_10\(1) => \blue_reg[11]_i_9_n_6\,
      \D02IN_reg[11]_10\(0) => \blue_reg[11]_i_9_n_7\,
      \D02IN_reg[11]_11\(0) => \blue_reg[32]_i_3_n_7\,
      \D02IN_reg[11]_2\(0) => \blue[31]_i_19_n_0\,
      \D02IN_reg[11]_3\(3) => \blue_reg[11]_i_2_n_4\,
      \D02IN_reg[11]_3\(2) => \blue_reg[11]_i_2_n_5\,
      \D02IN_reg[11]_3\(1) => \blue_reg[11]_i_2_n_6\,
      \D02IN_reg[11]_3\(0) => \blue_reg[11]_i_2_n_7\,
      \D02IN_reg[11]_4\(3) => \blue_reg[15]_i_2_n_4\,
      \D02IN_reg[11]_4\(2) => \blue_reg[15]_i_2_n_5\,
      \D02IN_reg[11]_4\(1) => \blue_reg[15]_i_2_n_6\,
      \D02IN_reg[11]_4\(0) => \blue_reg[15]_i_2_n_7\,
      \D02IN_reg[11]_5\(3) => \blue_reg[19]_i_2_n_4\,
      \D02IN_reg[11]_5\(2) => \blue_reg[19]_i_2_n_5\,
      \D02IN_reg[11]_5\(1) => \blue_reg[19]_i_2_n_6\,
      \D02IN_reg[11]_5\(0) => \blue_reg[19]_i_2_n_7\,
      \D02IN_reg[11]_6\(3) => \blue_reg[23]_i_2_n_4\,
      \D02IN_reg[11]_6\(2) => \blue_reg[23]_i_2_n_5\,
      \D02IN_reg[11]_6\(1) => \blue_reg[23]_i_2_n_6\,
      \D02IN_reg[11]_6\(0) => \blue_reg[23]_i_2_n_7\,
      \D02IN_reg[11]_7\(3) => \blue_reg[27]_i_2_n_4\,
      \D02IN_reg[11]_7\(2) => \blue_reg[27]_i_2_n_5\,
      \D02IN_reg[11]_7\(1) => \blue_reg[27]_i_2_n_6\,
      \D02IN_reg[11]_7\(0) => \blue_reg[27]_i_2_n_7\,
      \D02IN_reg[11]_8\(3) => \blue_reg[31]_i_2_n_4\,
      \D02IN_reg[11]_8\(2) => \blue_reg[31]_i_2_n_5\,
      \D02IN_reg[11]_8\(1) => \blue_reg[31]_i_2_n_6\,
      \D02IN_reg[11]_8\(0) => \blue_reg[31]_i_2_n_7\,
      \D02IN_reg[11]_9\(3) => \blue_reg[3]_i_11_n_4\,
      \D02IN_reg[11]_9\(2) => \blue_reg[3]_i_11_n_5\,
      \D02IN_reg[11]_9\(1) => \blue_reg[3]_i_11_n_6\,
      \D02IN_reg[11]_9\(0) => \blue_reg[3]_i_11_n_7\,
      \D02IN_reg[19]_0\(2) => \red[11]_i_64_n_0\,
      \D02IN_reg[19]_0\(1) => \red[11]_i_65_n_0\,
      \D02IN_reg[19]_0\(0) => \red[11]_i_66_n_0\,
      \D02IN_reg[19]_1\(3) => \red[11]_i_39_n_0\,
      \D02IN_reg[19]_1\(2) => \red[11]_i_40_n_0\,
      \D02IN_reg[19]_1\(1) => \red[11]_i_41_n_0\,
      \D02IN_reg[19]_1\(0) => \red[11]_i_42_n_0\,
      \D02IN_reg[19]_10\(3) => \red_reg[11]_i_9_n_4\,
      \D02IN_reg[19]_10\(2) => \red_reg[11]_i_9_n_5\,
      \D02IN_reg[19]_10\(1) => \red_reg[11]_i_9_n_6\,
      \D02IN_reg[19]_10\(0) => \red_reg[11]_i_9_n_7\,
      \D02IN_reg[19]_11\(0) => \red_reg[32]_i_3_n_7\,
      \D02IN_reg[19]_2\(0) => \red[31]_i_19_n_0\,
      \D02IN_reg[19]_3\(3) => \red_reg[11]_i_2_n_4\,
      \D02IN_reg[19]_3\(2) => \red_reg[11]_i_2_n_5\,
      \D02IN_reg[19]_3\(1) => \red_reg[11]_i_2_n_6\,
      \D02IN_reg[19]_3\(0) => \red_reg[11]_i_2_n_7\,
      \D02IN_reg[19]_4\(3) => \red_reg[15]_i_2_n_4\,
      \D02IN_reg[19]_4\(2) => \red_reg[15]_i_2_n_5\,
      \D02IN_reg[19]_4\(1) => \red_reg[15]_i_2_n_6\,
      \D02IN_reg[19]_4\(0) => \red_reg[15]_i_2_n_7\,
      \D02IN_reg[19]_5\(3) => \red_reg[19]_i_2_n_4\,
      \D02IN_reg[19]_5\(2) => \red_reg[19]_i_2_n_5\,
      \D02IN_reg[19]_5\(1) => \red_reg[19]_i_2_n_6\,
      \D02IN_reg[19]_5\(0) => \red_reg[19]_i_2_n_7\,
      \D02IN_reg[19]_6\(3) => \red_reg[23]_i_2_n_4\,
      \D02IN_reg[19]_6\(2) => \red_reg[23]_i_2_n_5\,
      \D02IN_reg[19]_6\(1) => \red_reg[23]_i_2_n_6\,
      \D02IN_reg[19]_6\(0) => \red_reg[23]_i_2_n_7\,
      \D02IN_reg[19]_7\(3) => \red_reg[27]_i_2_n_4\,
      \D02IN_reg[19]_7\(2) => \red_reg[27]_i_2_n_5\,
      \D02IN_reg[19]_7\(1) => \red_reg[27]_i_2_n_6\,
      \D02IN_reg[19]_7\(0) => \red_reg[27]_i_2_n_7\,
      \D02IN_reg[19]_8\(3) => \red_reg[31]_i_2_n_4\,
      \D02IN_reg[19]_8\(2) => \red_reg[31]_i_2_n_5\,
      \D02IN_reg[19]_8\(1) => \red_reg[31]_i_2_n_6\,
      \D02IN_reg[19]_8\(0) => \red_reg[31]_i_2_n_7\,
      \D02IN_reg[19]_9\(3) => \red_reg[3]_i_11_n_4\,
      \D02IN_reg[19]_9\(2) => \red_reg[3]_i_11_n_5\,
      \D02IN_reg[19]_9\(1) => \red_reg[3]_i_11_n_6\,
      \D02IN_reg[19]_9\(0) => \red_reg[3]_i_11_n_7\,
      \D02IN_reg[3]_0\(3) => \green[11]_i_39_n_0\,
      \D02IN_reg[3]_0\(2) => \green[11]_i_40_n_0\,
      \D02IN_reg[3]_0\(1) => \green[11]_i_41_n_0\,
      \D02IN_reg[3]_0\(0) => \green[11]_i_42_n_0\,
      \D02IN_reg[3]_1\(0) => \green[31]_i_19_n_0\,
      \D02IN_reg[3]_10\(0) => \green_reg[32]_i_3_n_7\,
      \D02IN_reg[3]_2\(3) => \green_reg[11]_i_2_n_4\,
      \D02IN_reg[3]_2\(2) => \green_reg[11]_i_2_n_5\,
      \D02IN_reg[3]_2\(1) => \green_reg[11]_i_2_n_6\,
      \D02IN_reg[3]_2\(0) => \green_reg[11]_i_2_n_7\,
      \D02IN_reg[3]_3\(3) => \green_reg[15]_i_2_n_4\,
      \D02IN_reg[3]_3\(2) => \green_reg[15]_i_2_n_5\,
      \D02IN_reg[3]_3\(1) => \green_reg[15]_i_2_n_6\,
      \D02IN_reg[3]_3\(0) => \green_reg[15]_i_2_n_7\,
      \D02IN_reg[3]_4\(3) => \green_reg[19]_i_2_n_4\,
      \D02IN_reg[3]_4\(2) => \green_reg[19]_i_2_n_5\,
      \D02IN_reg[3]_4\(1) => \green_reg[19]_i_2_n_6\,
      \D02IN_reg[3]_4\(0) => \green_reg[19]_i_2_n_7\,
      \D02IN_reg[3]_5\(3) => \green_reg[23]_i_2_n_4\,
      \D02IN_reg[3]_5\(2) => \green_reg[23]_i_2_n_5\,
      \D02IN_reg[3]_5\(1) => \green_reg[23]_i_2_n_6\,
      \D02IN_reg[3]_5\(0) => \green_reg[23]_i_2_n_7\,
      \D02IN_reg[3]_6\(3) => \green_reg[27]_i_2_n_4\,
      \D02IN_reg[3]_6\(2) => \green_reg[27]_i_2_n_5\,
      \D02IN_reg[3]_6\(1) => \green_reg[27]_i_2_n_6\,
      \D02IN_reg[3]_6\(0) => \green_reg[27]_i_2_n_7\,
      \D02IN_reg[3]_7\(3) => \green_reg[31]_i_2_n_4\,
      \D02IN_reg[3]_7\(2) => \green_reg[31]_i_2_n_5\,
      \D02IN_reg[3]_7\(1) => \green_reg[31]_i_2_n_6\,
      \D02IN_reg[3]_7\(0) => \green_reg[31]_i_2_n_7\,
      \D02IN_reg[3]_8\(3) => \green_reg[3]_i_11_n_4\,
      \D02IN_reg[3]_8\(2) => \green_reg[3]_i_11_n_5\,
      \D02IN_reg[3]_8\(1) => \green_reg[3]_i_11_n_6\,
      \D02IN_reg[3]_8\(0) => \green_reg[3]_i_11_n_7\,
      \D02IN_reg[3]_9\(3) => \green_reg[11]_i_9_n_4\,
      \D02IN_reg[3]_9\(2) => \green_reg[11]_i_9_n_5\,
      \D02IN_reg[3]_9\(1) => \green_reg[11]_i_9_n_6\,
      \D02IN_reg[3]_9\(0) => \green_reg[11]_i_9_n_7\,
      \D10IN_reg[11]_0\(2) => \blue[11]_i_69_n_0\,
      \D10IN_reg[11]_0\(1) => \blue[11]_i_70_n_0\,
      \D10IN_reg[11]_0\(0) => \blue[11]_i_71_n_0\,
      \D10IN_reg[11]_1\(3) => \blue[11]_i_43_n_0\,
      \D10IN_reg[11]_1\(2) => \blue[11]_i_44_n_0\,
      \D10IN_reg[11]_1\(1) => \blue[11]_i_45_n_0\,
      \D10IN_reg[11]_1\(0) => \blue[11]_i_46_n_0\,
      \D10IN_reg[11]_2\(0) => \blue[31]_i_28_n_0\,
      \D10IN_reg[19]_0\(2) => \red[11]_i_69_n_0\,
      \D10IN_reg[19]_0\(1) => \red[11]_i_70_n_0\,
      \D10IN_reg[19]_0\(0) => \red[11]_i_71_n_0\,
      \D10IN_reg[19]_1\(3) => \red[11]_i_43_n_0\,
      \D10IN_reg[19]_1\(2) => \red[11]_i_44_n_0\,
      \D10IN_reg[19]_1\(1) => \red[11]_i_45_n_0\,
      \D10IN_reg[19]_1\(0) => \red[11]_i_46_n_0\,
      \D10IN_reg[19]_2\(0) => \red[31]_i_28_n_0\,
      \D10IN_reg[3]_0\(2) => \green[11]_i_69_n_0\,
      \D10IN_reg[3]_0\(1) => \green[11]_i_70_n_0\,
      \D10IN_reg[3]_0\(0) => \green[11]_i_71_n_0\,
      \D10IN_reg[3]_1\(3) => \green[11]_i_43_n_0\,
      \D10IN_reg[3]_1\(2) => \green[11]_i_44_n_0\,
      \D10IN_reg[3]_1\(1) => \green[11]_i_45_n_0\,
      \D10IN_reg[3]_1\(0) => \green[11]_i_46_n_0\,
      \D10IN_reg[3]_2\(0) => \green[31]_i_28_n_0\,
      \D11IN_reg[11]_0\(1) => \blue[19]_i_63_n_0\,
      \D11IN_reg[11]_0\(0) => \blue[19]_i_64_n_0\,
      \D11IN_reg[19]_0\(1) => \red[19]_i_63_n_0\,
      \D11IN_reg[19]_0\(0) => \red[19]_i_64_n_0\,
      \D11IN_reg[3]_0\(1) => \green[19]_i_63_n_0\,
      \D11IN_reg[3]_0\(0) => \green[19]_i_64_n_0\,
      \D12IN_reg[11]_0\(2) => \blue[11]_i_103_n_0\,
      \D12IN_reg[11]_0\(1) => \blue[11]_i_104_n_0\,
      \D12IN_reg[11]_0\(0) => \blue[11]_i_105_n_0\,
      \D12IN_reg[11]_1\(3) => \blue[15]_i_27_n_0\,
      \D12IN_reg[11]_1\(2) => \blue[15]_i_28_n_0\,
      \D12IN_reg[11]_1\(1) => \blue[15]_i_29_n_0\,
      \D12IN_reg[11]_1\(0) => \blue[15]_i_30_n_0\,
      \D12IN_reg[11]_2\(0) => \blue[31]_i_47_n_0\,
      \D12IN_reg[19]_0\(2) => \red[11]_i_103_n_0\,
      \D12IN_reg[19]_0\(1) => \red[11]_i_104_n_0\,
      \D12IN_reg[19]_0\(0) => \red[11]_i_105_n_0\,
      \D12IN_reg[19]_1\(3) => \red[15]_i_27_n_0\,
      \D12IN_reg[19]_1\(2) => \red[15]_i_28_n_0\,
      \D12IN_reg[19]_1\(1) => \red[15]_i_29_n_0\,
      \D12IN_reg[19]_1\(0) => \red[15]_i_30_n_0\,
      \D12IN_reg[19]_2\(0) => \red[31]_i_47_n_0\,
      \D12IN_reg[3]_0\(2) => \green[11]_i_103_n_0\,
      \D12IN_reg[3]_0\(1) => \green[11]_i_104_n_0\,
      \D12IN_reg[3]_0\(0) => \green[11]_i_105_n_0\,
      \D12IN_reg[3]_1\(3) => \green[15]_i_27_n_0\,
      \D12IN_reg[3]_1\(2) => \green[15]_i_28_n_0\,
      \D12IN_reg[3]_1\(1) => \green[15]_i_29_n_0\,
      \D12IN_reg[3]_1\(0) => \green[15]_i_30_n_0\,
      \D12IN_reg[3]_2\(0) => \green[31]_i_47_n_0\,
      \D20IN_reg[11]_0\(2) => \blue[11]_i_108_n_0\,
      \D20IN_reg[11]_0\(1) => \blue[11]_i_109_n_0\,
      \D20IN_reg[11]_0\(0) => \blue[11]_i_110_n_0\,
      \D20IN_reg[11]_1\(3) => \blue[15]_i_31_n_0\,
      \D20IN_reg[11]_1\(2) => \blue[15]_i_32_n_0\,
      \D20IN_reg[11]_1\(1) => \blue[15]_i_33_n_0\,
      \D20IN_reg[11]_1\(0) => \blue[15]_i_34_n_0\,
      \D20IN_reg[11]_2\(0) => \blue[31]_i_56_n_0\,
      \D20IN_reg[19]_0\(2) => \red[11]_i_108_n_0\,
      \D20IN_reg[19]_0\(1) => \red[11]_i_109_n_0\,
      \D20IN_reg[19]_0\(0) => \red[11]_i_110_n_0\,
      \D20IN_reg[19]_1\(3) => \red[15]_i_31_n_0\,
      \D20IN_reg[19]_1\(2) => \red[15]_i_32_n_0\,
      \D20IN_reg[19]_1\(1) => \red[15]_i_33_n_0\,
      \D20IN_reg[19]_1\(0) => \red[15]_i_34_n_0\,
      \D20IN_reg[19]_2\(0) => \red[31]_i_56_n_0\,
      \D20IN_reg[3]_0\(2) => \green[11]_i_108_n_0\,
      \D20IN_reg[3]_0\(1) => \green[11]_i_109_n_0\,
      \D20IN_reg[3]_0\(0) => \green[11]_i_110_n_0\,
      \D20IN_reg[3]_1\(3) => \green[15]_i_31_n_0\,
      \D20IN_reg[3]_1\(2) => \green[15]_i_32_n_0\,
      \D20IN_reg[3]_1\(1) => \green[15]_i_33_n_0\,
      \D20IN_reg[3]_1\(0) => \green[15]_i_34_n_0\,
      \D20IN_reg[3]_2\(0) => \green[31]_i_56_n_0\,
      \D21IN_reg[11]_0\(2) => \blue[15]_i_59_n_0\,
      \D21IN_reg[11]_0\(1) => \blue[15]_i_60_n_0\,
      \D21IN_reg[11]_0\(0) => \blue[15]_i_61_n_0\,
      \D21IN_reg[11]_1\(3) => \blue[19]_i_36_n_0\,
      \D21IN_reg[11]_1\(2) => \blue[19]_i_37_n_0\,
      \D21IN_reg[11]_1\(1) => \blue[19]_i_38_n_0\,
      \D21IN_reg[11]_1\(0) => \blue[19]_i_39_n_0\,
      \D21IN_reg[11]_2\(0) => \blue[31]_i_89_n_0\,
      \D21IN_reg[19]_0\(2) => \red[15]_i_59_n_0\,
      \D21IN_reg[19]_0\(1) => \red[15]_i_60_n_0\,
      \D21IN_reg[19]_0\(0) => \red[15]_i_61_n_0\,
      \D21IN_reg[19]_1\(3) => \red[19]_i_36_n_0\,
      \D21IN_reg[19]_1\(2) => \red[19]_i_37_n_0\,
      \D21IN_reg[19]_1\(1) => \red[19]_i_38_n_0\,
      \D21IN_reg[19]_1\(0) => \red[19]_i_39_n_0\,
      \D21IN_reg[19]_2\(0) => \red[31]_i_89_n_0\,
      \D21IN_reg[3]_0\(2) => \green[15]_i_59_n_0\,
      \D21IN_reg[3]_0\(1) => \green[15]_i_60_n_0\,
      \D21IN_reg[3]_0\(0) => \green[15]_i_61_n_0\,
      \D21IN_reg[3]_1\(3) => \green[19]_i_36_n_0\,
      \D21IN_reg[3]_1\(2) => \green[19]_i_37_n_0\,
      \D21IN_reg[3]_1\(1) => \green[19]_i_38_n_0\,
      \D21IN_reg[3]_1\(0) => \green[19]_i_39_n_0\,
      \D21IN_reg[3]_2\(0) => \green[31]_i_89_n_0\,
      \D22IN_reg[11]_0\(2) => \blue[15]_i_64_n_0\,
      \D22IN_reg[11]_0\(1) => \blue[15]_i_65_n_0\,
      \D22IN_reg[11]_0\(0) => \blue[15]_i_66_n_0\,
      \D22IN_reg[11]_1\(3) => \blue[19]_i_40_n_0\,
      \D22IN_reg[11]_1\(2) => \blue[19]_i_41_n_0\,
      \D22IN_reg[11]_1\(1) => \blue[19]_i_42_n_0\,
      \D22IN_reg[11]_1\(0) => \blue[19]_i_43_n_0\,
      \D22IN_reg[11]_2\(0) => \blue[31]_i_94_n_0\,
      \D22IN_reg[19]_0\(2) => \red[15]_i_64_n_0\,
      \D22IN_reg[19]_0\(1) => \red[15]_i_65_n_0\,
      \D22IN_reg[19]_0\(0) => \red[15]_i_66_n_0\,
      \D22IN_reg[19]_1\(3) => \red[19]_i_40_n_0\,
      \D22IN_reg[19]_1\(2) => \red[19]_i_41_n_0\,
      \D22IN_reg[19]_1\(1) => \red[19]_i_42_n_0\,
      \D22IN_reg[19]_1\(0) => \red[19]_i_43_n_0\,
      \D22IN_reg[19]_2\(0) => \red[31]_i_94_n_0\,
      \D22IN_reg[3]_0\(2) => \green[15]_i_64_n_0\,
      \D22IN_reg[3]_0\(1) => \green[15]_i_65_n_0\,
      \D22IN_reg[3]_0\(0) => \green[15]_i_66_n_0\,
      \D22IN_reg[3]_1\(3) => \green[19]_i_40_n_0\,
      \D22IN_reg[3]_1\(2) => \green[19]_i_41_n_0\,
      \D22IN_reg[3]_1\(1) => \green[19]_i_42_n_0\,
      \D22IN_reg[3]_1\(0) => \green[19]_i_43_n_0\,
      \D22IN_reg[3]_2\(0) => \green[31]_i_94_n_0\,
      DI(1) => inst_n_63,
      DI(0) => inst_n_64,
      O(2) => inst_n_0,
      O(1) => inst_n_1,
      O(0) => inst_n_2,
      Reset => Reset,
      S(2) => \green[11]_i_64_n_0\,
      S(1) => \green[11]_i_65_n_0\,
      S(0) => \green[11]_i_66_n_0\,
      \blue_reg[11]\(2) => inst_n_152,
      \blue_reg[11]\(1) => inst_n_153,
      \blue_reg[11]\(0) => inst_n_154,
      \blue_reg[11]_0\(2) => inst_n_155,
      \blue_reg[11]_0\(1) => inst_n_156,
      \blue_reg[11]_0\(0) => inst_n_157,
      \blue_reg[11]_1\(2) => inst_n_158,
      \blue_reg[11]_1\(1) => inst_n_159,
      \blue_reg[11]_1\(0) => inst_n_160,
      \blue_reg[11]_10\(0) => inst_n_199,
      \blue_reg[11]_11\(3) => inst_n_205,
      \blue_reg[11]_11\(2) => inst_n_206,
      \blue_reg[11]_11\(1) => inst_n_207,
      \blue_reg[11]_11\(0) => inst_n_208,
      \blue_reg[11]_12\(3) => inst_n_209,
      \blue_reg[11]_12\(2) => inst_n_210,
      \blue_reg[11]_12\(1) => inst_n_211,
      \blue_reg[11]_12\(0) => inst_n_212,
      \blue_reg[11]_13\(0) => inst_n_214,
      \blue_reg[11]_14\(1) => inst_n_215,
      \blue_reg[11]_14\(0) => inst_n_216,
      \blue_reg[11]_15\(1) => inst_n_217,
      \blue_reg[11]_15\(0) => inst_n_218,
      \blue_reg[11]_16\(3) => inst_n_219,
      \blue_reg[11]_16\(2) => inst_n_220,
      \blue_reg[11]_16\(1) => inst_n_221,
      \blue_reg[11]_16\(0) => inst_n_222,
      \blue_reg[11]_17\(3) => inst_n_223,
      \blue_reg[11]_17\(2) => inst_n_224,
      \blue_reg[11]_17\(1) => inst_n_225,
      \blue_reg[11]_17\(0) => inst_n_226,
      \blue_reg[11]_18\(3) => inst_n_227,
      \blue_reg[11]_18\(2) => inst_n_228,
      \blue_reg[11]_18\(1) => inst_n_229,
      \blue_reg[11]_18\(0) => inst_n_230,
      \blue_reg[11]_19\(3) => inst_n_257,
      \blue_reg[11]_19\(2) => inst_n_258,
      \blue_reg[11]_19\(1) => inst_n_259,
      \blue_reg[11]_19\(0) => inst_n_260,
      \blue_reg[11]_2\(2) => inst_n_161,
      \blue_reg[11]_2\(1) => inst_n_162,
      \blue_reg[11]_2\(0) => inst_n_163,
      \blue_reg[11]_20\(3) => inst_n_261,
      \blue_reg[11]_20\(2) => inst_n_262,
      \blue_reg[11]_20\(1) => inst_n_263,
      \blue_reg[11]_20\(0) => inst_n_264,
      \blue_reg[11]_21\(0) => inst_n_266,
      \blue_reg[11]_22\(3) => inst_n_272,
      \blue_reg[11]_22\(2) => inst_n_273,
      \blue_reg[11]_22\(1) => inst_n_274,
      \blue_reg[11]_22\(0) => inst_n_275,
      \blue_reg[11]_23\(3) => inst_n_276,
      \blue_reg[11]_23\(2) => inst_n_277,
      \blue_reg[11]_23\(1) => inst_n_278,
      \blue_reg[11]_23\(0) => inst_n_279,
      \blue_reg[11]_24\(0) => inst_n_281,
      \blue_reg[11]_25\(3) => inst_n_287,
      \blue_reg[11]_25\(2) => inst_n_288,
      \blue_reg[11]_25\(1) => inst_n_289,
      \blue_reg[11]_25\(0) => inst_n_290,
      \blue_reg[11]_26\(3) => inst_n_291,
      \blue_reg[11]_26\(2) => inst_n_292,
      \blue_reg[11]_26\(1) => inst_n_293,
      \blue_reg[11]_26\(0) => inst_n_294,
      \blue_reg[11]_27\(0) => inst_n_296,
      \blue_reg[11]_28\(2) => inst_n_297,
      \blue_reg[11]_28\(1) => inst_n_298,
      \blue_reg[11]_28\(0) => inst_n_299,
      \blue_reg[11]_29\(0) => inst_n_300,
      \blue_reg[11]_3\(2) => inst_n_164,
      \blue_reg[11]_3\(1) => inst_n_165,
      \blue_reg[11]_3\(0) => inst_n_166,
      \blue_reg[11]_30\(1) => inst_n_301,
      \blue_reg[11]_30\(0) => inst_n_302,
      \blue_reg[11]_31\(0) => inst_n_303,
      \blue_reg[11]_4\(2) => inst_n_167,
      \blue_reg[11]_4\(1) => inst_n_168,
      \blue_reg[11]_4\(0) => inst_n_169,
      \blue_reg[11]_5\(3) => inst_n_175,
      \blue_reg[11]_5\(2) => inst_n_176,
      \blue_reg[11]_5\(1) => inst_n_177,
      \blue_reg[11]_5\(0) => inst_n_178,
      \blue_reg[11]_6\(3) => inst_n_179,
      \blue_reg[11]_6\(2) => inst_n_180,
      \blue_reg[11]_6\(1) => inst_n_181,
      \blue_reg[11]_6\(0) => inst_n_182,
      \blue_reg[11]_7\(0) => inst_n_184,
      \blue_reg[11]_8\(3) => inst_n_190,
      \blue_reg[11]_8\(2) => inst_n_191,
      \blue_reg[11]_8\(1) => inst_n_192,
      \blue_reg[11]_8\(0) => inst_n_193,
      \blue_reg[11]_9\(3) => inst_n_194,
      \blue_reg[11]_9\(2) => inst_n_195,
      \blue_reg[11]_9\(1) => inst_n_196,
      \blue_reg[11]_9\(0) => inst_n_197,
      \blue_reg[15]\(3) => inst_n_231,
      \blue_reg[15]\(2) => inst_n_232,
      \blue_reg[15]\(1) => inst_n_233,
      \blue_reg[15]\(0) => inst_n_234,
      \blue_reg[19]\(3) => inst_n_235,
      \blue_reg[19]\(2) => inst_n_236,
      \blue_reg[19]\(1) => inst_n_237,
      \blue_reg[19]\(0) => inst_n_238,
      \blue_reg[23]\(3) => inst_n_239,
      \blue_reg[23]\(2) => inst_n_240,
      \blue_reg[23]\(1) => inst_n_241,
      \blue_reg[23]\(0) => inst_n_242,
      \blue_reg[27]\(3) => inst_n_243,
      \blue_reg[27]\(2) => inst_n_244,
      \blue_reg[27]\(1) => inst_n_245,
      \blue_reg[27]\(0) => inst_n_246,
      \blue_reg[31]\(3) => inst_n_170,
      \blue_reg[31]\(2) => inst_n_171,
      \blue_reg[31]\(1) => inst_n_172,
      \blue_reg[31]\(0) => inst_n_173,
      \blue_reg[31]_0\(0) => inst_n_174,
      \blue_reg[31]_1\(0) => inst_n_183,
      \blue_reg[31]_10\(0) => inst_n_256,
      \blue_reg[31]_11\(0) => inst_n_265,
      \blue_reg[31]_12\(3) => inst_n_267,
      \blue_reg[31]_12\(2) => inst_n_268,
      \blue_reg[31]_12\(1) => inst_n_269,
      \blue_reg[31]_12\(0) => inst_n_270,
      \blue_reg[31]_13\(0) => inst_n_271,
      \blue_reg[31]_14\(0) => inst_n_280,
      \blue_reg[31]_15\(3) => inst_n_282,
      \blue_reg[31]_15\(2) => inst_n_283,
      \blue_reg[31]_15\(1) => inst_n_284,
      \blue_reg[31]_15\(0) => inst_n_285,
      \blue_reg[31]_16\(0) => inst_n_286,
      \blue_reg[31]_17\(0) => inst_n_295,
      \blue_reg[31]_2\(3) => inst_n_185,
      \blue_reg[31]_2\(2) => inst_n_186,
      \blue_reg[31]_2\(1) => inst_n_187,
      \blue_reg[31]_2\(0) => inst_n_188,
      \blue_reg[31]_3\(0) => inst_n_189,
      \blue_reg[31]_4\(0) => inst_n_198,
      \blue_reg[31]_5\(3) => inst_n_200,
      \blue_reg[31]_5\(2) => inst_n_201,
      \blue_reg[31]_5\(1) => inst_n_202,
      \blue_reg[31]_5\(0) => inst_n_203,
      \blue_reg[31]_6\(0) => inst_n_204,
      \blue_reg[31]_7\(0) => inst_n_213,
      \blue_reg[31]_8\(3) => inst_n_247,
      \blue_reg[31]_8\(2) => inst_n_248,
      \blue_reg[31]_8\(1) => inst_n_249,
      \blue_reg[31]_8\(0) => inst_n_250,
      \blue_reg[31]_9\(3) => inst_n_252,
      \blue_reg[31]_9\(2) => inst_n_253,
      \blue_reg[31]_9\(1) => inst_n_254,
      \blue_reg[31]_9\(0) => inst_n_255,
      \blue_reg[32]\(0) => inst_n_251,
      \green_reg[11]\(2) => inst_n_3,
      \green_reg[11]\(1) => inst_n_4,
      \green_reg[11]\(0) => inst_n_5,
      \green_reg[11]_0\(2) => inst_n_6,
      \green_reg[11]_0\(1) => inst_n_7,
      \green_reg[11]_0\(0) => \unit_unSharp/B\(0),
      \green_reg[11]_1\(2) => inst_n_9,
      \green_reg[11]_1\(1) => inst_n_10,
      \green_reg[11]_1\(0) => inst_n_11,
      \green_reg[11]_10\(3) => inst_n_53,
      \green_reg[11]_10\(2) => inst_n_54,
      \green_reg[11]_10\(1) => inst_n_55,
      \green_reg[11]_10\(0) => inst_n_56,
      \green_reg[11]_11\(3) => inst_n_57,
      \green_reg[11]_11\(2) => inst_n_58,
      \green_reg[11]_11\(1) => inst_n_59,
      \green_reg[11]_11\(0) => inst_n_60,
      \green_reg[11]_12\(0) => inst_n_62,
      \green_reg[11]_13\(1) => inst_n_65,
      \green_reg[11]_13\(0) => inst_n_66,
      \green_reg[11]_14\(3) => inst_n_67,
      \green_reg[11]_14\(2) => inst_n_68,
      \green_reg[11]_14\(1) => inst_n_69,
      \green_reg[11]_14\(0) => inst_n_70,
      \green_reg[11]_15\(3) => inst_n_71,
      \green_reg[11]_15\(2) => inst_n_72,
      \green_reg[11]_15\(1) => inst_n_73,
      \green_reg[11]_15\(0) => inst_n_74,
      \green_reg[11]_16\(3) => inst_n_75,
      \green_reg[11]_16\(2) => inst_n_76,
      \green_reg[11]_16\(1) => inst_n_77,
      \green_reg[11]_16\(0) => inst_n_78,
      \green_reg[11]_17\(3) => inst_n_105,
      \green_reg[11]_17\(2) => inst_n_106,
      \green_reg[11]_17\(1) => inst_n_107,
      \green_reg[11]_17\(0) => inst_n_108,
      \green_reg[11]_18\(3) => inst_n_109,
      \green_reg[11]_18\(2) => inst_n_110,
      \green_reg[11]_18\(1) => inst_n_111,
      \green_reg[11]_18\(0) => inst_n_112,
      \green_reg[11]_19\(0) => inst_n_114,
      \green_reg[11]_2\(2) => inst_n_12,
      \green_reg[11]_2\(1) => inst_n_13,
      \green_reg[11]_2\(0) => inst_n_14,
      \green_reg[11]_20\(3) => inst_n_120,
      \green_reg[11]_20\(2) => inst_n_121,
      \green_reg[11]_20\(1) => inst_n_122,
      \green_reg[11]_20\(0) => inst_n_123,
      \green_reg[11]_21\(3) => inst_n_124,
      \green_reg[11]_21\(2) => inst_n_125,
      \green_reg[11]_21\(1) => inst_n_126,
      \green_reg[11]_21\(0) => inst_n_127,
      \green_reg[11]_22\(0) => inst_n_129,
      \green_reg[11]_23\(3) => inst_n_135,
      \green_reg[11]_23\(2) => inst_n_136,
      \green_reg[11]_23\(1) => inst_n_137,
      \green_reg[11]_23\(0) => inst_n_138,
      \green_reg[11]_24\(3) => inst_n_139,
      \green_reg[11]_24\(2) => inst_n_140,
      \green_reg[11]_24\(1) => inst_n_141,
      \green_reg[11]_24\(0) => inst_n_142,
      \green_reg[11]_25\(0) => inst_n_144,
      \green_reg[11]_26\(2) => inst_n_145,
      \green_reg[11]_26\(1) => inst_n_146,
      \green_reg[11]_26\(0) => inst_n_147,
      \green_reg[11]_27\(0) => inst_n_148,
      \green_reg[11]_28\(1) => inst_n_149,
      \green_reg[11]_28\(0) => inst_n_150,
      \green_reg[11]_29\(0) => inst_n_151,
      \green_reg[11]_3\(2) => inst_n_15,
      \green_reg[11]_3\(1) => inst_n_16,
      \green_reg[11]_3\(0) => inst_n_17,
      \green_reg[11]_4\(3) => inst_n_23,
      \green_reg[11]_4\(2) => inst_n_24,
      \green_reg[11]_4\(1) => inst_n_25,
      \green_reg[11]_4\(0) => inst_n_26,
      \green_reg[11]_5\(3) => inst_n_27,
      \green_reg[11]_5\(2) => inst_n_28,
      \green_reg[11]_5\(1) => inst_n_29,
      \green_reg[11]_5\(0) => inst_n_30,
      \green_reg[11]_6\(0) => inst_n_32,
      \green_reg[11]_7\(3) => inst_n_38,
      \green_reg[11]_7\(2) => inst_n_39,
      \green_reg[11]_7\(1) => inst_n_40,
      \green_reg[11]_7\(0) => inst_n_41,
      \green_reg[11]_8\(3) => inst_n_42,
      \green_reg[11]_8\(2) => inst_n_43,
      \green_reg[11]_8\(1) => inst_n_44,
      \green_reg[11]_8\(0) => inst_n_45,
      \green_reg[11]_9\(0) => inst_n_47,
      \green_reg[15]\(3) => inst_n_79,
      \green_reg[15]\(2) => inst_n_80,
      \green_reg[15]\(1) => inst_n_81,
      \green_reg[15]\(0) => inst_n_82,
      \green_reg[19]\(3) => inst_n_83,
      \green_reg[19]\(2) => inst_n_84,
      \green_reg[19]\(1) => inst_n_85,
      \green_reg[19]\(0) => inst_n_86,
      \green_reg[23]\(3) => inst_n_87,
      \green_reg[23]\(2) => inst_n_88,
      \green_reg[23]\(1) => inst_n_89,
      \green_reg[23]\(0) => inst_n_90,
      \green_reg[27]\(3) => inst_n_91,
      \green_reg[27]\(2) => inst_n_92,
      \green_reg[27]\(1) => inst_n_93,
      \green_reg[27]\(0) => inst_n_94,
      \green_reg[31]\(3) => inst_n_18,
      \green_reg[31]\(2) => inst_n_19,
      \green_reg[31]\(1) => inst_n_20,
      \green_reg[31]\(0) => inst_n_21,
      \green_reg[31]_0\(0) => inst_n_31,
      \green_reg[31]_1\(3) => inst_n_33,
      \green_reg[31]_1\(2) => inst_n_34,
      \green_reg[31]_1\(1) => inst_n_35,
      \green_reg[31]_1\(0) => inst_n_36,
      \green_reg[31]_10\(0) => inst_n_113,
      \green_reg[31]_11\(3) => inst_n_115,
      \green_reg[31]_11\(2) => inst_n_116,
      \green_reg[31]_11\(1) => inst_n_117,
      \green_reg[31]_11\(0) => inst_n_118,
      \green_reg[31]_12\(0) => inst_n_119,
      \green_reg[31]_13\(0) => inst_n_128,
      \green_reg[31]_14\(3) => inst_n_130,
      \green_reg[31]_14\(2) => inst_n_131,
      \green_reg[31]_14\(1) => inst_n_132,
      \green_reg[31]_14\(0) => inst_n_133,
      \green_reg[31]_15\(0) => inst_n_134,
      \green_reg[31]_16\(0) => inst_n_143,
      \green_reg[31]_2\(0) => inst_n_37,
      \green_reg[31]_3\(0) => inst_n_46,
      \green_reg[31]_4\(3) => inst_n_48,
      \green_reg[31]_4\(2) => inst_n_49,
      \green_reg[31]_4\(1) => inst_n_50,
      \green_reg[31]_4\(0) => inst_n_51,
      \green_reg[31]_5\(0) => inst_n_52,
      \green_reg[31]_6\(0) => inst_n_61,
      \green_reg[31]_7\(3) => inst_n_95,
      \green_reg[31]_7\(2) => inst_n_96,
      \green_reg[31]_7\(1) => inst_n_97,
      \green_reg[31]_7\(0) => inst_n_98,
      \green_reg[31]_8\(3) => inst_n_100,
      \green_reg[31]_8\(2) => inst_n_101,
      \green_reg[31]_8\(1) => inst_n_102,
      \green_reg[31]_8\(0) => inst_n_103,
      \green_reg[31]_9\(0) => inst_n_104,
      \green_reg[32]\(0) => inst_n_99,
      i_HSync => \^i_hsync\,
      i_VDE => \^i_vde\,
      i_VSync => \^i_vsync\,
      i_pixelData(23 downto 0) => i_pixelData(23 downto 0),
      o_pixelData(23 downto 0) => o_pixelData(23 downto 0),
      \red_reg[11]\(2) => inst_n_304,
      \red_reg[11]\(1) => inst_n_305,
      \red_reg[11]\(0) => inst_n_306,
      \red_reg[11]_0\(2) => inst_n_307,
      \red_reg[11]_0\(1) => inst_n_308,
      \red_reg[11]_0\(0) => inst_n_309,
      \red_reg[11]_1\(2) => inst_n_310,
      \red_reg[11]_1\(1) => inst_n_311,
      \red_reg[11]_1\(0) => inst_n_312,
      \red_reg[11]_10\(0) => inst_n_351,
      \red_reg[11]_11\(3) => inst_n_357,
      \red_reg[11]_11\(2) => inst_n_358,
      \red_reg[11]_11\(1) => inst_n_359,
      \red_reg[11]_11\(0) => inst_n_360,
      \red_reg[11]_12\(3) => inst_n_361,
      \red_reg[11]_12\(2) => inst_n_362,
      \red_reg[11]_12\(1) => inst_n_363,
      \red_reg[11]_12\(0) => inst_n_364,
      \red_reg[11]_13\(0) => inst_n_366,
      \red_reg[11]_14\(1) => inst_n_367,
      \red_reg[11]_14\(0) => inst_n_368,
      \red_reg[11]_15\(1) => inst_n_369,
      \red_reg[11]_15\(0) => inst_n_370,
      \red_reg[11]_16\(3) => inst_n_371,
      \red_reg[11]_16\(2) => inst_n_372,
      \red_reg[11]_16\(1) => inst_n_373,
      \red_reg[11]_16\(0) => inst_n_374,
      \red_reg[11]_17\(3) => inst_n_375,
      \red_reg[11]_17\(2) => inst_n_376,
      \red_reg[11]_17\(1) => inst_n_377,
      \red_reg[11]_17\(0) => inst_n_378,
      \red_reg[11]_18\(3) => inst_n_379,
      \red_reg[11]_18\(2) => inst_n_380,
      \red_reg[11]_18\(1) => inst_n_381,
      \red_reg[11]_18\(0) => inst_n_382,
      \red_reg[11]_19\(3) => inst_n_409,
      \red_reg[11]_19\(2) => inst_n_410,
      \red_reg[11]_19\(1) => inst_n_411,
      \red_reg[11]_19\(0) => inst_n_412,
      \red_reg[11]_2\(2) => inst_n_313,
      \red_reg[11]_2\(1) => inst_n_314,
      \red_reg[11]_2\(0) => inst_n_315,
      \red_reg[11]_20\(3) => inst_n_413,
      \red_reg[11]_20\(2) => inst_n_414,
      \red_reg[11]_20\(1) => inst_n_415,
      \red_reg[11]_20\(0) => inst_n_416,
      \red_reg[11]_21\(0) => inst_n_418,
      \red_reg[11]_22\(3) => inst_n_424,
      \red_reg[11]_22\(2) => inst_n_425,
      \red_reg[11]_22\(1) => inst_n_426,
      \red_reg[11]_22\(0) => inst_n_427,
      \red_reg[11]_23\(3) => inst_n_428,
      \red_reg[11]_23\(2) => inst_n_429,
      \red_reg[11]_23\(1) => inst_n_430,
      \red_reg[11]_23\(0) => inst_n_431,
      \red_reg[11]_24\(0) => inst_n_433,
      \red_reg[11]_25\(3) => inst_n_439,
      \red_reg[11]_25\(2) => inst_n_440,
      \red_reg[11]_25\(1) => inst_n_441,
      \red_reg[11]_25\(0) => inst_n_442,
      \red_reg[11]_26\(3) => inst_n_443,
      \red_reg[11]_26\(2) => inst_n_444,
      \red_reg[11]_26\(1) => inst_n_445,
      \red_reg[11]_26\(0) => inst_n_446,
      \red_reg[11]_27\(0) => inst_n_448,
      \red_reg[11]_28\(2) => inst_n_449,
      \red_reg[11]_28\(1) => inst_n_450,
      \red_reg[11]_28\(0) => inst_n_451,
      \red_reg[11]_29\(0) => inst_n_452,
      \red_reg[11]_3\(2) => inst_n_316,
      \red_reg[11]_3\(1) => inst_n_317,
      \red_reg[11]_3\(0) => inst_n_318,
      \red_reg[11]_30\(1) => inst_n_453,
      \red_reg[11]_30\(0) => inst_n_454,
      \red_reg[11]_31\(0) => inst_n_455,
      \red_reg[11]_4\(2) => inst_n_319,
      \red_reg[11]_4\(1) => inst_n_320,
      \red_reg[11]_4\(0) => inst_n_321,
      \red_reg[11]_5\(3) => inst_n_327,
      \red_reg[11]_5\(2) => inst_n_328,
      \red_reg[11]_5\(1) => inst_n_329,
      \red_reg[11]_5\(0) => inst_n_330,
      \red_reg[11]_6\(3) => inst_n_331,
      \red_reg[11]_6\(2) => inst_n_332,
      \red_reg[11]_6\(1) => inst_n_333,
      \red_reg[11]_6\(0) => inst_n_334,
      \red_reg[11]_7\(0) => inst_n_336,
      \red_reg[11]_8\(3) => inst_n_342,
      \red_reg[11]_8\(2) => inst_n_343,
      \red_reg[11]_8\(1) => inst_n_344,
      \red_reg[11]_8\(0) => inst_n_345,
      \red_reg[11]_9\(3) => inst_n_346,
      \red_reg[11]_9\(2) => inst_n_347,
      \red_reg[11]_9\(1) => inst_n_348,
      \red_reg[11]_9\(0) => inst_n_349,
      \red_reg[15]\(3) => inst_n_383,
      \red_reg[15]\(2) => inst_n_384,
      \red_reg[15]\(1) => inst_n_385,
      \red_reg[15]\(0) => inst_n_386,
      \red_reg[19]\(3) => inst_n_387,
      \red_reg[19]\(2) => inst_n_388,
      \red_reg[19]\(1) => inst_n_389,
      \red_reg[19]\(0) => inst_n_390,
      \red_reg[23]\(3) => inst_n_391,
      \red_reg[23]\(2) => inst_n_392,
      \red_reg[23]\(1) => inst_n_393,
      \red_reg[23]\(0) => inst_n_394,
      \red_reg[27]\(3) => inst_n_395,
      \red_reg[27]\(2) => inst_n_396,
      \red_reg[27]\(1) => inst_n_397,
      \red_reg[27]\(0) => inst_n_398,
      \red_reg[31]\(3) => inst_n_322,
      \red_reg[31]\(2) => inst_n_323,
      \red_reg[31]\(1) => inst_n_324,
      \red_reg[31]\(0) => inst_n_325,
      \red_reg[31]_0\(0) => inst_n_326,
      \red_reg[31]_1\(0) => inst_n_335,
      \red_reg[31]_10\(0) => inst_n_408,
      \red_reg[31]_11\(0) => inst_n_417,
      \red_reg[31]_12\(3) => inst_n_419,
      \red_reg[31]_12\(2) => inst_n_420,
      \red_reg[31]_12\(1) => inst_n_421,
      \red_reg[31]_12\(0) => inst_n_422,
      \red_reg[31]_13\(0) => inst_n_423,
      \red_reg[31]_14\(0) => inst_n_432,
      \red_reg[31]_15\(3) => inst_n_434,
      \red_reg[31]_15\(2) => inst_n_435,
      \red_reg[31]_15\(1) => inst_n_436,
      \red_reg[31]_15\(0) => inst_n_437,
      \red_reg[31]_16\(0) => inst_n_438,
      \red_reg[31]_17\(0) => inst_n_447,
      \red_reg[31]_2\(3) => inst_n_337,
      \red_reg[31]_2\(2) => inst_n_338,
      \red_reg[31]_2\(1) => inst_n_339,
      \red_reg[31]_2\(0) => inst_n_340,
      \red_reg[31]_3\(0) => inst_n_341,
      \red_reg[31]_4\(0) => inst_n_350,
      \red_reg[31]_5\(3) => inst_n_352,
      \red_reg[31]_5\(2) => inst_n_353,
      \red_reg[31]_5\(1) => inst_n_354,
      \red_reg[31]_5\(0) => inst_n_355,
      \red_reg[31]_6\(0) => inst_n_356,
      \red_reg[31]_7\(0) => inst_n_365,
      \red_reg[31]_8\(3) => inst_n_399,
      \red_reg[31]_8\(2) => inst_n_400,
      \red_reg[31]_8\(1) => inst_n_401,
      \red_reg[31]_8\(0) => inst_n_402,
      \red_reg[31]_9\(3) => inst_n_404,
      \red_reg[31]_9\(2) => inst_n_405,
      \red_reg[31]_9\(1) => inst_n_406,
      \red_reg[31]_9\(0) => inst_n_407,
      \red_reg[32]\(0) => inst_n_403
    );
\red[11]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[15]_i_15_n_5\,
      I2 => inst_n_447,
      O => \red[11]_i_10_n_0\
    );
\red[11]_i_100\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_319,
      O => \red[11]_i_100_n_0\
    );
\red[11]_i_101\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_320,
      O => \red[11]_i_101_n_0\
    );
\red[11]_i_103\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[15]_i_43_n_5\,
      O => \red[11]_i_103_n_0\
    );
\red[11]_i_104\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[15]_i_43_n_6\,
      O => \red[11]_i_104_n_0\
    );
\red[11]_i_105\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[15]_i_43_n_7\,
      O => \red[11]_i_105_n_0\
    );
\red[11]_i_108\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[15]_i_44_n_5\,
      O => \red[11]_i_108_n_0\
    );
\red[11]_i_109\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[15]_i_44_n_6\,
      O => \red[11]_i_109_n_0\
    );
\red[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_336,
      I1 => \red_reg[15]_i_15_n_6\,
      I2 => inst_n_448,
      O => \red[11]_i_11_n_0\
    );
\red[11]_i_110\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[15]_i_44_n_7\,
      O => \red[11]_i_110_n_0\
    );
\red[11]_i_112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_359,
      I1 => inst_n_372,
      I2 => inst_n_411,
      O => \red[11]_i_112_n_0\
    );
\red[11]_i_113\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_360,
      I1 => inst_n_373,
      I2 => inst_n_412,
      O => \red[11]_i_113_n_0\
    );
\red[11]_i_114\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_312,
      I1 => inst_n_374,
      I2 => inst_n_315,
      O => \red[11]_i_114_n_0\
    );
\red[11]_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_358,
      I1 => inst_n_371,
      I2 => inst_n_410,
      I3 => \red[11]_i_112_n_0\,
      O => \red[11]_i_115_n_0\
    );
\red[11]_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_359,
      I1 => inst_n_372,
      I2 => inst_n_411,
      I3 => \red[11]_i_113_n_0\,
      O => \red[11]_i_116_n_0\
    );
\red[11]_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_360,
      I1 => inst_n_373,
      I2 => inst_n_412,
      I3 => \red[11]_i_114_n_0\,
      O => \red[11]_i_117_n_0\
    );
\red[11]_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_312,
      I1 => inst_n_374,
      I2 => inst_n_315,
      O => \red[11]_i_118_n_0\
    );
\red[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_331,
      I1 => \red_reg[15]_i_15_n_7\,
      I2 => inst_n_443,
      O => \red[11]_i_12_n_0\
    );
\red[11]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_332,
      I1 => \red_reg[11]_i_33_n_4\,
      I2 => inst_n_444,
      O => \red[11]_i_13_n_0\
    );
\red[11]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[15]_i_15_n_4\,
      I2 => inst_n_447,
      I3 => \red[11]_i_10_n_0\,
      O => \red[11]_i_14_n_0\
    );
\red[11]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[15]_i_15_n_5\,
      I2 => inst_n_447,
      I3 => \red[11]_i_11_n_0\,
      O => \red[11]_i_15_n_0\
    );
\red[11]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_336,
      I1 => \red_reg[15]_i_15_n_6\,
      I2 => inst_n_448,
      I3 => \red[11]_i_12_n_0\,
      O => \red[11]_i_16_n_0\
    );
\red[11]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_331,
      I1 => \red_reg[15]_i_15_n_7\,
      I2 => inst_n_443,
      I3 => \red[11]_i_13_n_0\,
      O => \red[11]_i_17_n_0\
    );
\red[11]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \red_reg[11]_i_34_n_4\,
      O => \red[11]_i_18_n_0\
    );
\red[11]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[11]_i_34_n_5\,
      O => \red[11]_i_19_n_0\
    );
\red[11]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[11]_i_34_n_6\,
      O => \red[11]_i_20_n_0\
    );
\red[11]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[11]_i_34_n_7\,
      O => \red[11]_i_21_n_0\
    );
\red[11]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[11]_i_35_n_4\,
      O => \red[11]_i_22_n_0\
    );
\red[11]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_333,
      I1 => \red_reg[11]_i_33_n_5\,
      I2 => inst_n_445,
      O => \red[11]_i_23_n_0\
    );
\red[11]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_334,
      I1 => \red_reg[11]_i_33_n_6\,
      I2 => inst_n_446,
      O => \red[11]_i_24_n_0\
    );
\red[11]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_327,
      I1 => \red_reg[11]_i_33_n_7\,
      I2 => inst_n_439,
      O => \red[11]_i_25_n_0\
    );
\red[11]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_328,
      I1 => \red_reg[11]_i_38_n_4\,
      I2 => inst_n_440,
      O => \red[11]_i_26_n_0\
    );
\red[11]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_332,
      I1 => \red_reg[11]_i_33_n_4\,
      I2 => inst_n_444,
      I3 => \red[11]_i_23_n_0\,
      O => \red[11]_i_27_n_0\
    );
\red[11]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_333,
      I1 => \red_reg[11]_i_33_n_5\,
      I2 => inst_n_445,
      I3 => \red[11]_i_24_n_0\,
      O => \red[11]_i_28_n_0\
    );
\red[11]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_334,
      I1 => \red_reg[11]_i_33_n_6\,
      I2 => inst_n_446,
      I3 => \red[11]_i_25_n_0\,
      O => \red[11]_i_29_n_0\
    );
\red[11]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_327,
      I1 => \red_reg[11]_i_33_n_7\,
      I2 => inst_n_439,
      I3 => \red[11]_i_26_n_0\,
      O => \red[11]_i_30_n_0\
    );
\red[11]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[31]_i_37_n_5\,
      O => \red[11]_i_39_n_0\
    );
\red[11]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[31]_i_37_n_6\,
      O => \red[11]_i_40_n_0\
    );
\red[11]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[31]_i_37_n_7\,
      O => \red[11]_i_41_n_0\
    );
\red[11]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[11]_i_80_n_4\,
      O => \red[11]_i_42_n_0\
    );
\red[11]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[31]_i_42_n_5\,
      O => \red[11]_i_43_n_0\
    );
\red[11]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[31]_i_42_n_6\,
      O => \red[11]_i_44_n_0\
    );
\red[11]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[31]_i_42_n_7\,
      O => \red[11]_i_45_n_0\
    );
\red[11]_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[11]_i_81_n_4\,
      O => \red[11]_i_46_n_0\
    );
\red[11]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_348,
      I1 => \red_reg[15]_i_26_n_5\,
      I2 => inst_n_430,
      O => \red[11]_i_47_n_0\
    );
\red[11]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_349,
      I1 => \red_reg[15]_i_26_n_6\,
      I2 => inst_n_431,
      O => \red[11]_i_48_n_0\
    );
\red[11]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_342,
      I1 => \red_reg[15]_i_26_n_7\,
      I2 => inst_n_424,
      O => \red[11]_i_49_n_0\
    );
\red[11]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_343,
      I1 => \red_reg[11]_i_84_n_4\,
      I2 => inst_n_425,
      O => \red[11]_i_50_n_0\
    );
\red[11]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_347,
      I1 => \red_reg[15]_i_26_n_4\,
      I2 => inst_n_429,
      I3 => \red[11]_i_47_n_0\,
      O => \red[11]_i_51_n_0\
    );
\red[11]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_348,
      I1 => \red_reg[15]_i_26_n_5\,
      I2 => inst_n_430,
      I3 => \red[11]_i_48_n_0\,
      O => \red[11]_i_52_n_0\
    );
\red[11]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_349,
      I1 => \red_reg[15]_i_26_n_6\,
      I2 => inst_n_431,
      I3 => \red[11]_i_49_n_0\,
      O => \red[11]_i_53_n_0\
    );
\red[11]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_342,
      I1 => \red_reg[15]_i_26_n_7\,
      I2 => inst_n_424,
      I3 => \red[11]_i_50_n_0\,
      O => \red[11]_i_54_n_0\
    );
\red[11]_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_455,
      O => \red[11]_i_55_n_0\
    );
\red[11]_i_56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_453,
      O => \red[11]_i_56_n_0\
    );
\red[11]_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_454,
      O => \red[11]_i_57_n_0\
    );
\red[11]_i_59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_449,
      O => \red[11]_i_59_n_0\
    );
\red[11]_i_60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_450,
      O => \red[11]_i_60_n_0\
    );
\red[11]_i_61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_451,
      O => \red[11]_i_61_n_0\
    );
\red[11]_i_62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_452,
      O => \red[11]_i_62_n_0\
    );
\red[11]_i_64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[11]_i_80_n_5\,
      O => \red[11]_i_64_n_0\
    );
\red[11]_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[11]_i_80_n_6\,
      O => \red[11]_i_65_n_0\
    );
\red[11]_i_66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[11]_i_80_n_7\,
      O => \red[11]_i_66_n_0\
    );
\red[11]_i_69\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[11]_i_81_n_5\,
      O => \red[11]_i_69_n_0\
    );
\red[11]_i_70\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[11]_i_81_n_6\,
      O => \red[11]_i_70_n_0\
    );
\red[11]_i_71\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[11]_i_81_n_7\,
      O => \red[11]_i_71_n_0\
    );
\red[11]_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_344,
      I1 => \red_reg[11]_i_84_n_5\,
      I2 => inst_n_426,
      O => \red[11]_i_73_n_0\
    );
\red[11]_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_345,
      I1 => \red_reg[11]_i_84_n_6\,
      I2 => inst_n_427,
      O => \red[11]_i_74_n_0\
    );
\red[11]_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_309,
      I1 => \red_reg[11]_i_84_n_7\,
      I2 => inst_n_318,
      O => \red[11]_i_75_n_0\
    );
\red[11]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_343,
      I1 => \red_reg[11]_i_84_n_4\,
      I2 => inst_n_425,
      I3 => \red[11]_i_73_n_0\,
      O => \red[11]_i_76_n_0\
    );
\red[11]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_344,
      I1 => \red_reg[11]_i_84_n_5\,
      I2 => inst_n_426,
      I3 => \red[11]_i_74_n_0\,
      O => \red[11]_i_77_n_0\
    );
\red[11]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_345,
      I1 => \red_reg[11]_i_84_n_6\,
      I2 => inst_n_427,
      I3 => \red[11]_i_75_n_0\,
      O => \red[11]_i_78_n_0\
    );
\red[11]_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_309,
      I1 => \red_reg[11]_i_84_n_7\,
      I2 => inst_n_318,
      O => \red[11]_i_79_n_0\
    );
\red[11]_i_93\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_324,
      O => \red[11]_i_93_n_0\
    );
\red[11]_i_94\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_325,
      O => \red[11]_i_94_n_0\
    );
\red[11]_i_95\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_304,
      O => \red[11]_i_95_n_0\
    );
\red[11]_i_96\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_305,
      O => \red[11]_i_96_n_0\
    );
\red[11]_i_98\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_436,
      O => \red[11]_i_98_n_0\
    );
\red[11]_i_99\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_437,
      O => \red[11]_i_99_n_0\
    );
\red[15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[15]_i_15_n_4\,
      I2 => inst_n_447,
      O => \red[15]_i_10_n_0\
    );
\red[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[19]_i_15_n_4\,
      I2 => inst_n_447,
      I3 => \red[15]_i_7_n_0\,
      O => \red[15]_i_11_n_0\
    );
\red[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[19]_i_15_n_5\,
      I2 => inst_n_447,
      I3 => \red[15]_i_8_n_0\,
      O => \red[15]_i_12_n_0\
    );
\red[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[19]_i_15_n_6\,
      I2 => inst_n_447,
      I3 => \red[15]_i_9_n_0\,
      O => \red[15]_i_13_n_0\
    );
\red[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[19]_i_15_n_7\,
      I2 => inst_n_447,
      I3 => \red[15]_i_10_n_0\,
      O => \red[15]_i_14_n_0\
    );
\red[15]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[19]_i_24_n_5\,
      I2 => inst_n_432,
      O => \red[15]_i_16_n_0\
    );
\red[15]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_351,
      I1 => \red_reg[19]_i_24_n_6\,
      I2 => inst_n_433,
      O => \red[15]_i_17_n_0\
    );
\red[15]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_346,
      I1 => \red_reg[19]_i_24_n_7\,
      I2 => inst_n_428,
      O => \red[15]_i_18_n_0\
    );
\red[15]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_347,
      I1 => \red_reg[15]_i_26_n_4\,
      I2 => inst_n_429,
      O => \red[15]_i_19_n_0\
    );
\red[15]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[19]_i_24_n_4\,
      I2 => inst_n_432,
      I3 => \red[15]_i_16_n_0\,
      O => \red[15]_i_20_n_0\
    );
\red[15]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[19]_i_24_n_5\,
      I2 => inst_n_432,
      I3 => \red[15]_i_17_n_0\,
      O => \red[15]_i_21_n_0\
    );
\red[15]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_351,
      I1 => \red_reg[19]_i_24_n_6\,
      I2 => inst_n_433,
      I3 => \red[15]_i_18_n_0\,
      O => \red[15]_i_22_n_0\
    );
\red[15]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_346,
      I1 => \red_reg[19]_i_24_n_7\,
      I2 => inst_n_428,
      I3 => \red[15]_i_19_n_0\,
      O => \red[15]_i_23_n_0\
    );
\red[15]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[31]_i_77_n_5\,
      O => \red[15]_i_27_n_0\
    );
\red[15]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[31]_i_77_n_6\,
      O => \red[15]_i_28_n_0\
    );
\red[15]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[31]_i_77_n_7\,
      O => \red[15]_i_29_n_0\
    );
\red[15]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[15]_i_43_n_4\,
      O => \red[15]_i_30_n_0\
    );
\red[15]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[31]_i_82_n_5\,
      O => \red[15]_i_31_n_0\
    );
\red[15]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[31]_i_82_n_6\,
      O => \red[15]_i_32_n_0\
    );
\red[15]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[31]_i_82_n_7\,
      O => \red[15]_i_33_n_0\
    );
\red[15]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[15]_i_44_n_4\,
      O => \red[15]_i_34_n_0\
    );
\red[15]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_363,
      I1 => inst_n_376,
      I2 => inst_n_415,
      O => \red[15]_i_35_n_0\
    );
\red[15]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_364,
      I1 => inst_n_377,
      I2 => inst_n_416,
      O => \red[15]_i_36_n_0\
    );
\red[15]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_357,
      I1 => inst_n_378,
      I2 => inst_n_409,
      O => \red[15]_i_37_n_0\
    );
\red[15]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_358,
      I1 => inst_n_371,
      I2 => inst_n_410,
      O => \red[15]_i_38_n_0\
    );
\red[15]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_362,
      I1 => inst_n_375,
      I2 => inst_n_414,
      I3 => \red[15]_i_35_n_0\,
      O => \red[15]_i_39_n_0\
    );
\red[15]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_363,
      I1 => inst_n_376,
      I2 => inst_n_415,
      I3 => \red[15]_i_36_n_0\,
      O => \red[15]_i_40_n_0\
    );
\red[15]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_364,
      I1 => inst_n_377,
      I2 => inst_n_416,
      I3 => \red[15]_i_37_n_0\,
      O => \red[15]_i_41_n_0\
    );
\red[15]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_357,
      I1 => inst_n_378,
      I2 => inst_n_409,
      I3 => \red[15]_i_38_n_0\,
      O => \red[15]_i_42_n_0\
    );
\red[15]_i_49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_339,
      O => \red[15]_i_49_n_0\
    );
\red[15]_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_340,
      O => \red[15]_i_50_n_0\
    );
\red[15]_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_307,
      O => \red[15]_i_51_n_0\
    );
\red[15]_i_52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_308,
      O => \red[15]_i_52_n_0\
    );
\red[15]_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_421,
      O => \red[15]_i_54_n_0\
    );
\red[15]_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_422,
      O => \red[15]_i_55_n_0\
    );
\red[15]_i_56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_316,
      O => \red[15]_i_56_n_0\
    );
\red[15]_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_317,
      O => \red[15]_i_57_n_0\
    );
\red[15]_i_59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[19]_i_48_n_5\,
      O => \red[15]_i_59_n_0\
    );
\red[15]_i_60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[19]_i_48_n_6\,
      O => \red[15]_i_60_n_0\
    );
\red[15]_i_61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[19]_i_48_n_7\,
      O => \red[15]_i_61_n_0\
    );
\red[15]_i_64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[19]_i_49_n_5\,
      O => \red[15]_i_64_n_0\
    );
\red[15]_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[19]_i_49_n_6\,
      O => \red[15]_i_65_n_0\
    );
\red[15]_i_66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[19]_i_49_n_7\,
      O => \red[15]_i_66_n_0\
    );
\red[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[19]_i_15_n_5\,
      I2 => inst_n_447,
      O => \red[15]_i_7_n_0\
    );
\red[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[19]_i_15_n_6\,
      I2 => inst_n_447,
      O => \red[15]_i_8_n_0\
    );
\red[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[19]_i_15_n_7\,
      I2 => inst_n_447,
      O => \red[15]_i_9_n_0\
    );
\red[19]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[19]_i_15_n_4\,
      I2 => inst_n_447,
      O => \red[19]_i_10_n_0\
    );
\red[19]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[23]_i_15_n_4\,
      I2 => inst_n_447,
      I3 => \red[19]_i_7_n_0\,
      O => \red[19]_i_11_n_0\
    );
\red[19]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[23]_i_15_n_5\,
      I2 => inst_n_447,
      I3 => \red[19]_i_8_n_0\,
      O => \red[19]_i_12_n_0\
    );
\red[19]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[23]_i_15_n_6\,
      I2 => inst_n_447,
      I3 => \red[19]_i_9_n_0\,
      O => \red[19]_i_13_n_0\
    );
\red[19]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[23]_i_15_n_7\,
      I2 => inst_n_447,
      I3 => \red[19]_i_10_n_0\,
      O => \red[19]_i_14_n_0\
    );
\red[19]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[23]_i_24_n_5\,
      I2 => inst_n_432,
      O => \red[19]_i_16_n_0\
    );
\red[19]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[23]_i_24_n_6\,
      I2 => inst_n_432,
      O => \red[19]_i_17_n_0\
    );
\red[19]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[23]_i_24_n_7\,
      I2 => inst_n_432,
      O => \red[19]_i_18_n_0\
    );
\red[19]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[19]_i_24_n_4\,
      I2 => inst_n_432,
      O => \red[19]_i_19_n_0\
    );
\red[19]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[23]_i_24_n_4\,
      I2 => inst_n_432,
      I3 => \red[19]_i_16_n_0\,
      O => \red[19]_i_20_n_0\
    );
\red[19]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[23]_i_24_n_5\,
      I2 => inst_n_432,
      I3 => \red[19]_i_17_n_0\,
      O => \red[19]_i_21_n_0\
    );
\red[19]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[23]_i_24_n_6\,
      I2 => inst_n_432,
      I3 => \red[19]_i_18_n_0\,
      O => \red[19]_i_22_n_0\
    );
\red[19]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[23]_i_24_n_7\,
      I2 => inst_n_432,
      I3 => \red[19]_i_19_n_0\,
      O => \red[19]_i_23_n_0\
    );
\red[19]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_380,
      I2 => inst_n_417,
      O => \red[19]_i_25_n_0\
    );
\red[19]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_366,
      I1 => inst_n_381,
      I2 => inst_n_418,
      O => \red[19]_i_26_n_0\
    );
\red[19]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_361,
      I1 => inst_n_382,
      I2 => inst_n_413,
      O => \red[19]_i_27_n_0\
    );
\red[19]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_362,
      I1 => inst_n_375,
      I2 => inst_n_414,
      O => \red[19]_i_28_n_0\
    );
\red[19]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_379,
      I2 => inst_n_417,
      I3 => \red[19]_i_25_n_0\,
      O => \red[19]_i_29_n_0\
    );
\red[19]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_380,
      I2 => inst_n_417,
      I3 => \red[19]_i_26_n_0\,
      O => \red[19]_i_30_n_0\
    );
\red[19]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_366,
      I1 => inst_n_381,
      I2 => inst_n_418,
      I3 => \red[19]_i_27_n_0\,
      O => \red[19]_i_31_n_0\
    );
\red[19]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_361,
      I1 => inst_n_382,
      I2 => inst_n_413,
      I3 => \red[19]_i_28_n_0\,
      O => \red[19]_i_32_n_0\
    );
\red[19]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[31]_i_111_n_5\,
      O => \red[19]_i_36_n_0\
    );
\red[19]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[31]_i_111_n_6\,
      O => \red[19]_i_37_n_0\
    );
\red[19]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[31]_i_111_n_7\,
      O => \red[19]_i_38_n_0\
    );
\red[19]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[19]_i_48_n_4\,
      O => \red[19]_i_39_n_0\
    );
\red[19]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[31]_i_112_n_5\,
      O => \red[19]_i_40_n_0\
    );
\red[19]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[31]_i_112_n_6\,
      O => \red[19]_i_41_n_0\
    );
\red[19]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[31]_i_112_n_7\,
      O => \red[19]_i_42_n_0\
    );
\red[19]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[19]_i_49_n_4\,
      O => \red[19]_i_43_n_0\
    );
\red[19]_i_52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_354,
      O => \red[19]_i_52_n_0\
    );
\red[19]_i_53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_355,
      O => \red[19]_i_53_n_0\
    );
\red[19]_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_310,
      O => \red[19]_i_54_n_0\
    );
\red[19]_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_311,
      O => \red[19]_i_55_n_0\
    );
\red[19]_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_406,
      O => \red[19]_i_57_n_0\
    );
\red[19]_i_58\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_407,
      O => \red[19]_i_58_n_0\
    );
\red[19]_i_59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_313,
      O => \red[19]_i_59_n_0\
    );
\red[19]_i_60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_314,
      O => \red[19]_i_60_n_0\
    );
\red[19]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_367,
      I1 => inst_n_369,
      O => \red[19]_i_63_n_0\
    );
\red[19]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => inst_n_368,
      I1 => inst_n_370,
      O => \red[19]_i_64_n_0\
    );
\red[19]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[23]_i_15_n_5\,
      I2 => inst_n_447,
      O => \red[19]_i_7_n_0\
    );
\red[19]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[23]_i_15_n_6\,
      I2 => inst_n_447,
      O => \red[19]_i_8_n_0\
    );
\red[19]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[23]_i_15_n_7\,
      I2 => inst_n_447,
      O => \red[19]_i_9_n_0\
    );
\red[23]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[23]_i_15_n_4\,
      I2 => inst_n_447,
      O => \red[23]_i_10_n_0\
    );
\red[23]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[27]_i_15_n_4\,
      I2 => inst_n_447,
      I3 => \red[23]_i_7_n_0\,
      O => \red[23]_i_11_n_0\
    );
\red[23]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[27]_i_15_n_5\,
      I2 => inst_n_447,
      I3 => \red[23]_i_8_n_0\,
      O => \red[23]_i_12_n_0\
    );
\red[23]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[27]_i_15_n_6\,
      I2 => inst_n_447,
      I3 => \red[23]_i_9_n_0\,
      O => \red[23]_i_13_n_0\
    );
\red[23]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[27]_i_15_n_7\,
      I2 => inst_n_447,
      I3 => \red[23]_i_10_n_0\,
      O => \red[23]_i_14_n_0\
    );
\red[23]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[27]_i_24_n_5\,
      I2 => inst_n_432,
      O => \red[23]_i_16_n_0\
    );
\red[23]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[27]_i_24_n_6\,
      I2 => inst_n_432,
      O => \red[23]_i_17_n_0\
    );
\red[23]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[27]_i_24_n_7\,
      I2 => inst_n_432,
      O => \red[23]_i_18_n_0\
    );
\red[23]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[23]_i_24_n_4\,
      I2 => inst_n_432,
      O => \red[23]_i_19_n_0\
    );
\red[23]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[27]_i_24_n_4\,
      I2 => inst_n_432,
      I3 => \red[23]_i_16_n_0\,
      O => \red[23]_i_20_n_0\
    );
\red[23]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[27]_i_24_n_5\,
      I2 => inst_n_432,
      I3 => \red[23]_i_17_n_0\,
      O => \red[23]_i_21_n_0\
    );
\red[23]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[27]_i_24_n_6\,
      I2 => inst_n_432,
      I3 => \red[23]_i_18_n_0\,
      O => \red[23]_i_22_n_0\
    );
\red[23]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[27]_i_24_n_7\,
      I2 => inst_n_432,
      I3 => \red[23]_i_19_n_0\,
      O => \red[23]_i_23_n_0\
    );
\red[23]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_384,
      I2 => inst_n_417,
      O => \red[23]_i_25_n_0\
    );
\red[23]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_385,
      I2 => inst_n_417,
      O => \red[23]_i_26_n_0\
    );
\red[23]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_386,
      I2 => inst_n_417,
      O => \red[23]_i_27_n_0\
    );
\red[23]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_379,
      I2 => inst_n_417,
      O => \red[23]_i_28_n_0\
    );
\red[23]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_383,
      I2 => inst_n_417,
      I3 => \red[23]_i_25_n_0\,
      O => \red[23]_i_29_n_0\
    );
\red[23]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_384,
      I2 => inst_n_417,
      I3 => \red[23]_i_26_n_0\,
      O => \red[23]_i_30_n_0\
    );
\red[23]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_385,
      I2 => inst_n_417,
      I3 => \red[23]_i_27_n_0\,
      O => \red[23]_i_31_n_0\
    );
\red[23]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_386,
      I2 => inst_n_417,
      I3 => \red[23]_i_28_n_0\,
      O => \red[23]_i_32_n_0\
    );
\red[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[27]_i_15_n_5\,
      I2 => inst_n_447,
      O => \red[23]_i_7_n_0\
    );
\red[23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[27]_i_15_n_6\,
      I2 => inst_n_447,
      O => \red[23]_i_8_n_0\
    );
\red[23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[27]_i_15_n_7\,
      I2 => inst_n_447,
      O => \red[23]_i_9_n_0\
    );
\red[27]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[27]_i_15_n_4\,
      I2 => inst_n_447,
      O => \red[27]_i_10_n_0\
    );
\red[27]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[31]_i_18_n_4\,
      I2 => inst_n_447,
      I3 => \red[27]_i_7_n_0\,
      O => \red[27]_i_11_n_0\
    );
\red[27]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[31]_i_18_n_5\,
      I2 => inst_n_447,
      I3 => \red[27]_i_8_n_0\,
      O => \red[27]_i_12_n_0\
    );
\red[27]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[31]_i_18_n_6\,
      I2 => inst_n_447,
      I3 => \red[27]_i_9_n_0\,
      O => \red[27]_i_13_n_0\
    );
\red[27]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[31]_i_18_n_7\,
      I2 => inst_n_447,
      I3 => \red[27]_i_10_n_0\,
      O => \red[27]_i_14_n_0\
    );
\red[27]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[31]_i_43_n_5\,
      I2 => inst_n_432,
      O => \red[27]_i_16_n_0\
    );
\red[27]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[31]_i_43_n_6\,
      I2 => inst_n_432,
      O => \red[27]_i_17_n_0\
    );
\red[27]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[31]_i_43_n_7\,
      I2 => inst_n_432,
      O => \red[27]_i_18_n_0\
    );
\red[27]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[27]_i_24_n_4\,
      I2 => inst_n_432,
      O => \red[27]_i_19_n_0\
    );
\red[27]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[31]_i_43_n_4\,
      I2 => inst_n_432,
      I3 => \red[27]_i_16_n_0\,
      O => \red[27]_i_20_n_0\
    );
\red[27]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[31]_i_43_n_5\,
      I2 => inst_n_432,
      I3 => \red[27]_i_17_n_0\,
      O => \red[27]_i_21_n_0\
    );
\red[27]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[31]_i_43_n_6\,
      I2 => inst_n_432,
      I3 => \red[27]_i_18_n_0\,
      O => \red[27]_i_22_n_0\
    );
\red[27]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[31]_i_43_n_7\,
      I2 => inst_n_432,
      I3 => \red[27]_i_19_n_0\,
      O => \red[27]_i_23_n_0\
    );
\red[27]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_388,
      I2 => inst_n_417,
      O => \red[27]_i_25_n_0\
    );
\red[27]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_389,
      I2 => inst_n_417,
      O => \red[27]_i_26_n_0\
    );
\red[27]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_390,
      I2 => inst_n_417,
      O => \red[27]_i_27_n_0\
    );
\red[27]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_383,
      I2 => inst_n_417,
      O => \red[27]_i_28_n_0\
    );
\red[27]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_387,
      I2 => inst_n_417,
      I3 => \red[27]_i_25_n_0\,
      O => \red[27]_i_29_n_0\
    );
\red[27]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_388,
      I2 => inst_n_417,
      I3 => \red[27]_i_26_n_0\,
      O => \red[27]_i_30_n_0\
    );
\red[27]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_389,
      I2 => inst_n_417,
      I3 => \red[27]_i_27_n_0\,
      O => \red[27]_i_31_n_0\
    );
\red[27]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_390,
      I2 => inst_n_417,
      I3 => \red[27]_i_28_n_0\,
      O => \red[27]_i_32_n_0\
    );
\red[27]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[31]_i_18_n_5\,
      I2 => inst_n_447,
      O => \red[27]_i_7_n_0\
    );
\red[27]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[31]_i_18_n_6\,
      I2 => inst_n_447,
      O => \red[27]_i_8_n_0\
    );
\red[27]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[31]_i_18_n_7\,
      I2 => inst_n_447,
      O => \red[27]_i_9_n_0\
    );
\red[31]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[31]_i_18_n_4\,
      I2 => inst_n_447,
      O => \red[31]_i_10_n_0\
    );
\red[31]_i_100\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_419,
      O => \red[31]_i_100_n_0\
    );
\red[31]_i_101\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_420,
      O => \red[31]_i_101_n_0\
    );
\red[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \red[31]_i_7_n_0\,
      I1 => \red_reg[31]_i_16_n_4\,
      I2 => inst_n_335,
      I3 => inst_n_447,
      O => \red[31]_i_11_n_0\
    );
\red[31]_i_114\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_356,
      O => \red[31]_i_114_n_0\
    );
\red[31]_i_115\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_352,
      O => \red[31]_i_115_n_0\
    );
\red[31]_i_116\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_353,
      O => \red[31]_i_116_n_0\
    );
\red[31]_i_117\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_408,
      O => \red[31]_i_117_n_0\
    );
\red[31]_i_118\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_404,
      O => \red[31]_i_118_n_0\
    );
\red[31]_i_119\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_405,
      O => \red[31]_i_119_n_0\
    );
\red[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[31]_i_16_n_5\,
      I2 => inst_n_447,
      I3 => \red[31]_i_8_n_0\,
      O => \red[31]_i_12_n_0\
    );
\red[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[31]_i_16_n_6\,
      I2 => inst_n_447,
      I3 => \red[31]_i_9_n_0\,
      O => \red[31]_i_13_n_0\
    );
\red[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[31]_i_16_n_7\,
      I2 => inst_n_447,
      I3 => \red[31]_i_10_n_0\,
      O => \red[31]_i_14_n_0\
    );
\red[31]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \red_reg[31]_i_37_n_4\,
      O => \red[31]_i_19_n_0\
    );
\red[31]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[31]_i_39_n_5\,
      I2 => inst_n_432,
      O => \red[31]_i_20_n_0\
    );
\red[31]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[31]_i_39_n_6\,
      I2 => inst_n_432,
      O => \red[31]_i_21_n_0\
    );
\red[31]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[31]_i_39_n_7\,
      I2 => inst_n_432,
      O => \red[31]_i_22_n_0\
    );
\red[31]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[31]_i_41_n_4\,
      I2 => inst_n_432,
      O => \red[31]_i_23_n_0\
    );
\red[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \red[31]_i_20_n_0\,
      I1 => \red_reg[31]_i_39_n_4\,
      I2 => inst_n_350,
      I3 => inst_n_432,
      O => \red[31]_i_24_n_0\
    );
\red[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[31]_i_39_n_5\,
      I2 => inst_n_432,
      I3 => \red[31]_i_21_n_0\,
      O => \red[31]_i_25_n_0\
    );
\red[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[31]_i_39_n_6\,
      I2 => inst_n_432,
      I3 => \red[31]_i_22_n_0\,
      O => \red[31]_i_26_n_0\
    );
\red[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[31]_i_39_n_7\,
      I2 => inst_n_432,
      I3 => \red[31]_i_23_n_0\,
      O => \red[31]_i_27_n_0\
    );
\red[31]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \red_reg[31]_i_42_n_4\,
      O => \red[31]_i_28_n_0\
    );
\red[31]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[31]_i_41_n_5\,
      I2 => inst_n_432,
      O => \red[31]_i_29_n_0\
    );
\red[31]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[31]_i_41_n_6\,
      I2 => inst_n_432,
      O => \red[31]_i_30_n_0\
    );
\red[31]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[31]_i_41_n_7\,
      I2 => inst_n_432,
      O => \red[31]_i_31_n_0\
    );
\red[31]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[31]_i_43_n_4\,
      I2 => inst_n_432,
      O => \red[31]_i_32_n_0\
    );
\red[31]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[31]_i_41_n_4\,
      I2 => inst_n_432,
      I3 => \red[31]_i_29_n_0\,
      O => \red[31]_i_33_n_0\
    );
\red[31]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[31]_i_41_n_5\,
      I2 => inst_n_432,
      I3 => \red[31]_i_30_n_0\,
      O => \red[31]_i_34_n_0\
    );
\red[31]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[31]_i_41_n_6\,
      I2 => inst_n_432,
      I3 => \red[31]_i_31_n_0\,
      O => \red[31]_i_35_n_0\
    );
\red[31]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_350,
      I1 => \red_reg[31]_i_41_n_7\,
      I2 => inst_n_432,
      I3 => \red[31]_i_32_n_0\,
      O => \red[31]_i_36_n_0\
    );
\red[31]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_326,
      O => \red[31]_i_44_n_0\
    );
\red[31]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_322,
      O => \red[31]_i_45_n_0\
    );
\red[31]_i_46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_323,
      O => \red[31]_i_46_n_0\
    );
\red[31]_i_47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \red_reg[31]_i_77_n_4\,
      O => \red[31]_i_47_n_0\
    );
\red[31]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_400,
      I2 => inst_n_417,
      O => \red[31]_i_48_n_0\
    );
\red[31]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_401,
      I2 => inst_n_417,
      O => \red[31]_i_49_n_0\
    );
\red[31]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_402,
      I2 => inst_n_417,
      O => \red[31]_i_50_n_0\
    );
\red[31]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_395,
      I2 => inst_n_417,
      O => \red[31]_i_51_n_0\
    );
\red[31]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \red[31]_i_48_n_0\,
      I1 => inst_n_399,
      I2 => inst_n_365,
      I3 => inst_n_417,
      O => \red[31]_i_52_n_0\
    );
\red[31]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_400,
      I2 => inst_n_417,
      I3 => \red[31]_i_49_n_0\,
      O => \red[31]_i_53_n_0\
    );
\red[31]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_401,
      I2 => inst_n_417,
      I3 => \red[31]_i_50_n_0\,
      O => \red[31]_i_54_n_0\
    );
\red[31]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_402,
      I2 => inst_n_417,
      I3 => \red[31]_i_51_n_0\,
      O => \red[31]_i_55_n_0\
    );
\red[31]_i_56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \red_reg[31]_i_82_n_4\,
      O => \red[31]_i_56_n_0\
    );
\red[31]_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_396,
      I2 => inst_n_417,
      O => \red[31]_i_57_n_0\
    );
\red[31]_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_397,
      I2 => inst_n_417,
      O => \red[31]_i_58_n_0\
    );
\red[31]_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_398,
      I2 => inst_n_417,
      O => \red[31]_i_59_n_0\
    );
\red[31]_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_391,
      I2 => inst_n_417,
      O => \red[31]_i_60_n_0\
    );
\red[31]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_395,
      I2 => inst_n_417,
      I3 => \red[31]_i_57_n_0\,
      O => \red[31]_i_61_n_0\
    );
\red[31]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_396,
      I2 => inst_n_417,
      I3 => \red[31]_i_58_n_0\,
      O => \red[31]_i_62_n_0\
    );
\red[31]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_397,
      I2 => inst_n_417,
      I3 => \red[31]_i_59_n_0\,
      O => \red[31]_i_63_n_0\
    );
\red[31]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_398,
      I2 => inst_n_417,
      I3 => \red[31]_i_60_n_0\,
      O => \red[31]_i_64_n_0\
    );
\red[31]_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_438,
      O => \red[31]_i_65_n_0\
    );
\red[31]_i_66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_434,
      O => \red[31]_i_66_n_0\
    );
\red[31]_i_67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_435,
      O => \red[31]_i_67_n_0\
    );
\red[31]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_392,
      I2 => inst_n_417,
      O => \red[31]_i_68_n_0\
    );
\red[31]_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_393,
      I2 => inst_n_417,
      O => \red[31]_i_69_n_0\
    );
\red[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[31]_i_16_n_5\,
      I2 => inst_n_447,
      O => \red[31]_i_7_n_0\
    );
\red[31]_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_394,
      I2 => inst_n_417,
      O => \red[31]_i_70_n_0\
    );
\red[31]_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_387,
      I2 => inst_n_417,
      O => \red[31]_i_71_n_0\
    );
\red[31]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_391,
      I2 => inst_n_417,
      I3 => \red[31]_i_68_n_0\,
      O => \red[31]_i_72_n_0\
    );
\red[31]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_392,
      I2 => inst_n_417,
      I3 => \red[31]_i_69_n_0\,
      O => \red[31]_i_73_n_0\
    );
\red[31]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_393,
      I2 => inst_n_417,
      I3 => \red[31]_i_70_n_0\,
      O => \red[31]_i_74_n_0\
    );
\red[31]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_365,
      I1 => inst_n_394,
      I2 => inst_n_417,
      I3 => \red[31]_i_71_n_0\,
      O => \red[31]_i_75_n_0\
    );
\red[31]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[31]_i_16_n_6\,
      I2 => inst_n_447,
      O => \red[31]_i_8_n_0\
    );
\red[31]_i_86\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_341,
      O => \red[31]_i_86_n_0\
    );
\red[31]_i_87\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_337,
      O => \red[31]_i_87_n_0\
    );
\red[31]_i_88\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_338,
      O => \red[31]_i_88_n_0\
    );
\red[31]_i_89\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \red_reg[31]_i_111_n_4\,
      O => \red[31]_i_89_n_0\
    );
\red[31]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => inst_n_335,
      I1 => \red_reg[31]_i_16_n_7\,
      I2 => inst_n_447,
      O => \red[31]_i_9_n_0\
    );
\red[31]_i_94\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \red_reg[31]_i_112_n_4\,
      O => \red[31]_i_94_n_0\
    );
\red[31]_i_99\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_423,
      O => \red[31]_i_99_n_0\
    );
\red[32]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C993"
    )
        port map (
      I0 => \red_reg[31]_i_16_n_4\,
      I1 => \red_reg[32]_i_5_n_7\,
      I2 => inst_n_335,
      I3 => inst_n_447,
      O => \red[32]_i_4_n_0\
    );
\red[32]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C993"
    )
        port map (
      I0 => \red_reg[31]_i_39_n_4\,
      I1 => \red_reg[32]_i_7_n_7\,
      I2 => inst_n_350,
      I3 => inst_n_432,
      O => \red[32]_i_6_n_0\
    );
\red[32]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C993"
    )
        port map (
      I0 => inst_n_399,
      I1 => inst_n_403,
      I2 => inst_n_365,
      I3 => inst_n_417,
      O => \red[32]_i_8_n_0\
    );
\red[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_329,
      I1 => \red_reg[11]_i_38_n_5\,
      I2 => inst_n_441,
      O => \red[3]_i_12_n_0\
    );
\red[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_330,
      I1 => \red_reg[11]_i_38_n_6\,
      I2 => inst_n_442,
      O => \red[3]_i_13_n_0\
    );
\red[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => inst_n_306,
      I1 => \red_reg[11]_i_38_n_7\,
      I2 => inst_n_321,
      O => \red[3]_i_14_n_0\
    );
\red[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_328,
      I1 => \red_reg[11]_i_38_n_4\,
      I2 => inst_n_440,
      I3 => \red[3]_i_12_n_0\,
      O => \red[3]_i_15_n_0\
    );
\red[3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_329,
      I1 => \red_reg[11]_i_38_n_5\,
      I2 => inst_n_441,
      I3 => \red[3]_i_13_n_0\,
      O => \red[3]_i_16_n_0\
    );
\red[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => inst_n_330,
      I1 => \red_reg[11]_i_38_n_6\,
      I2 => inst_n_442,
      I3 => \red[3]_i_14_n_0\,
      O => \red[3]_i_17_n_0\
    );
\red[3]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_306,
      I1 => \red_reg[11]_i_38_n_7\,
      I2 => inst_n_321,
      O => \red[3]_i_18_n_0\
    );
\red[7]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[11]_i_35_n_7\,
      O => \red[7]_i_10_n_0\
    );
\red[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[11]_i_35_n_5\,
      O => \red[7]_i_8_n_0\
    );
\red[7]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \red_reg[11]_i_35_n_6\,
      O => \red[7]_i_9_n_0\
    );
\red_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[11]_i_9_n_0\,
      CO(3) => \red_reg[11]_i_2_n_0\,
      CO(2) => \red_reg[11]_i_2_n_1\,
      CO(1) => \red_reg[11]_i_2_n_2\,
      CO(0) => \red_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \red[11]_i_10_n_0\,
      DI(2) => \red[11]_i_11_n_0\,
      DI(1) => \red[11]_i_12_n_0\,
      DI(0) => \red[11]_i_13_n_0\,
      O(3) => \red_reg[11]_i_2_n_4\,
      O(2) => \red_reg[11]_i_2_n_5\,
      O(1) => \red_reg[11]_i_2_n_6\,
      O(0) => \red_reg[11]_i_2_n_7\,
      S(3) => \red[11]_i_14_n_0\,
      S(2) => \red[11]_i_15_n_0\,
      S(1) => \red[11]_i_16_n_0\,
      S(0) => \red[11]_i_17_n_0\
    );
\red_reg[11]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[11]_i_38_n_0\,
      CO(3) => \red_reg[11]_i_33_n_0\,
      CO(2) => \red_reg[11]_i_33_n_1\,
      CO(1) => \red_reg[11]_i_33_n_2\,
      CO(0) => \red_reg[11]_i_33_n_3\,
      CYINIT => '0',
      DI(3) => \red[11]_i_47_n_0\,
      DI(2) => \red[11]_i_48_n_0\,
      DI(1) => \red[11]_i_49_n_0\,
      DI(0) => \red[11]_i_50_n_0\,
      O(3) => \red_reg[11]_i_33_n_4\,
      O(2) => \red_reg[11]_i_33_n_5\,
      O(1) => \red_reg[11]_i_33_n_6\,
      O(0) => \red_reg[11]_i_33_n_7\,
      S(3) => \red[11]_i_51_n_0\,
      S(2) => \red[11]_i_52_n_0\,
      S(1) => \red[11]_i_53_n_0\,
      S(0) => \red[11]_i_54_n_0\
    );
\red_reg[11]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[11]_i_35_n_0\,
      CO(3) => \NLW_red_reg[11]_i_34_CO_UNCONNECTED\(3),
      CO(2) => \red_reg[11]_i_34_n_1\,
      CO(1) => \red_reg[11]_i_34_n_2\,
      CO(0) => \red_reg[11]_i_34_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \red_reg[11]_i_34_n_4\,
      O(2) => \red_reg[11]_i_34_n_5\,
      O(1) => \red_reg[11]_i_34_n_6\,
      O(0) => \red_reg[11]_i_34_n_7\,
      S(3) => '1',
      S(2) => \red[11]_i_55_n_0\,
      S(1) => \red[11]_i_56_n_0\,
      S(0) => \red[11]_i_57_n_0\
    );
\red_reg[11]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[11]_i_35_n_0\,
      CO(2) => \red_reg[11]_i_35_n_1\,
      CO(1) => \red_reg[11]_i_35_n_2\,
      CO(0) => \red_reg[11]_i_35_n_3\,
      CYINIT => '0',
      DI(3) => inst_n_449,
      DI(2) => inst_n_450,
      DI(1) => inst_n_451,
      DI(0) => '0',
      O(3) => \red_reg[11]_i_35_n_4\,
      O(2) => \red_reg[11]_i_35_n_5\,
      O(1) => \red_reg[11]_i_35_n_6\,
      O(0) => \red_reg[11]_i_35_n_7\,
      S(3) => \red[11]_i_59_n_0\,
      S(2) => \red[11]_i_60_n_0\,
      S(1) => \red[11]_i_61_n_0\,
      S(0) => \red[11]_i_62_n_0\
    );
\red_reg[11]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[11]_i_38_n_0\,
      CO(2) => \red_reg[11]_i_38_n_1\,
      CO(1) => \red_reg[11]_i_38_n_2\,
      CO(0) => \red_reg[11]_i_38_n_3\,
      CYINIT => '0',
      DI(3) => \red[11]_i_73_n_0\,
      DI(2) => \red[11]_i_74_n_0\,
      DI(1) => \red[11]_i_75_n_0\,
      DI(0) => '0',
      O(3) => \red_reg[11]_i_38_n_4\,
      O(2) => \red_reg[11]_i_38_n_5\,
      O(1) => \red_reg[11]_i_38_n_6\,
      O(0) => \red_reg[11]_i_38_n_7\,
      S(3) => \red[11]_i_76_n_0\,
      S(2) => \red[11]_i_77_n_0\,
      S(1) => \red[11]_i_78_n_0\,
      S(0) => \red[11]_i_79_n_0\
    );
\red_reg[11]_i_80\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[11]_i_80_n_0\,
      CO(2) => \red_reg[11]_i_80_n_1\,
      CO(1) => \red_reg[11]_i_80_n_2\,
      CO(0) => \red_reg[11]_i_80_n_3\,
      CYINIT => '0',
      DI(3) => inst_n_324,
      DI(2) => inst_n_325,
      DI(1) => inst_n_304,
      DI(0) => '0',
      O(3) => \red_reg[11]_i_80_n_4\,
      O(2) => \red_reg[11]_i_80_n_5\,
      O(1) => \red_reg[11]_i_80_n_6\,
      O(0) => \red_reg[11]_i_80_n_7\,
      S(3) => \red[11]_i_93_n_0\,
      S(2) => \red[11]_i_94_n_0\,
      S(1) => \red[11]_i_95_n_0\,
      S(0) => \red[11]_i_96_n_0\
    );
\red_reg[11]_i_81\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[11]_i_81_n_0\,
      CO(2) => \red_reg[11]_i_81_n_1\,
      CO(1) => \red_reg[11]_i_81_n_2\,
      CO(0) => \red_reg[11]_i_81_n_3\,
      CYINIT => '0',
      DI(3) => inst_n_436,
      DI(2) => inst_n_437,
      DI(1) => inst_n_319,
      DI(0) => '0',
      O(3) => \red_reg[11]_i_81_n_4\,
      O(2) => \red_reg[11]_i_81_n_5\,
      O(1) => \red_reg[11]_i_81_n_6\,
      O(0) => \red_reg[11]_i_81_n_7\,
      S(3) => \red[11]_i_98_n_0\,
      S(2) => \red[11]_i_99_n_0\,
      S(1) => \red[11]_i_100_n_0\,
      S(0) => \red[11]_i_101_n_0\
    );
\red_reg[11]_i_84\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[11]_i_84_n_0\,
      CO(2) => \red_reg[11]_i_84_n_1\,
      CO(1) => \red_reg[11]_i_84_n_2\,
      CO(0) => \red_reg[11]_i_84_n_3\,
      CYINIT => '0',
      DI(3) => \red[11]_i_112_n_0\,
      DI(2) => \red[11]_i_113_n_0\,
      DI(1) => \red[11]_i_114_n_0\,
      DI(0) => '0',
      O(3) => \red_reg[11]_i_84_n_4\,
      O(2) => \red_reg[11]_i_84_n_5\,
      O(1) => \red_reg[11]_i_84_n_6\,
      O(0) => \red_reg[11]_i_84_n_7\,
      S(3) => \red[11]_i_115_n_0\,
      S(2) => \red[11]_i_116_n_0\,
      S(1) => \red[11]_i_117_n_0\,
      S(0) => \red[11]_i_118_n_0\
    );
\red_reg[11]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[3]_i_11_n_0\,
      CO(3) => \red_reg[11]_i_9_n_0\,
      CO(2) => \red_reg[11]_i_9_n_1\,
      CO(1) => \red_reg[11]_i_9_n_2\,
      CO(0) => \red_reg[11]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \red[11]_i_23_n_0\,
      DI(2) => \red[11]_i_24_n_0\,
      DI(1) => \red[11]_i_25_n_0\,
      DI(0) => \red[11]_i_26_n_0\,
      O(3) => \red_reg[11]_i_9_n_4\,
      O(2) => \red_reg[11]_i_9_n_5\,
      O(1) => \red_reg[11]_i_9_n_6\,
      O(0) => \red_reg[11]_i_9_n_7\,
      S(3) => \red[11]_i_27_n_0\,
      S(2) => \red[11]_i_28_n_0\,
      S(1) => \red[11]_i_29_n_0\,
      S(0) => \red[11]_i_30_n_0\
    );
\red_reg[15]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[11]_i_33_n_0\,
      CO(3) => \red_reg[15]_i_15_n_0\,
      CO(2) => \red_reg[15]_i_15_n_1\,
      CO(1) => \red_reg[15]_i_15_n_2\,
      CO(0) => \red_reg[15]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \red[15]_i_16_n_0\,
      DI(2) => \red[15]_i_17_n_0\,
      DI(1) => \red[15]_i_18_n_0\,
      DI(0) => \red[15]_i_19_n_0\,
      O(3) => \red_reg[15]_i_15_n_4\,
      O(2) => \red_reg[15]_i_15_n_5\,
      O(1) => \red_reg[15]_i_15_n_6\,
      O(0) => \red_reg[15]_i_15_n_7\,
      S(3) => \red[15]_i_20_n_0\,
      S(2) => \red[15]_i_21_n_0\,
      S(1) => \red[15]_i_22_n_0\,
      S(0) => \red[15]_i_23_n_0\
    );
\red_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[11]_i_2_n_0\,
      CO(3) => \red_reg[15]_i_2_n_0\,
      CO(2) => \red_reg[15]_i_2_n_1\,
      CO(1) => \red_reg[15]_i_2_n_2\,
      CO(0) => \red_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \red[15]_i_7_n_0\,
      DI(2) => \red[15]_i_8_n_0\,
      DI(1) => \red[15]_i_9_n_0\,
      DI(0) => \red[15]_i_10_n_0\,
      O(3) => \red_reg[15]_i_2_n_4\,
      O(2) => \red_reg[15]_i_2_n_5\,
      O(1) => \red_reg[15]_i_2_n_6\,
      O(0) => \red_reg[15]_i_2_n_7\,
      S(3) => \red[15]_i_11_n_0\,
      S(2) => \red[15]_i_12_n_0\,
      S(1) => \red[15]_i_13_n_0\,
      S(0) => \red[15]_i_14_n_0\
    );
\red_reg[15]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[11]_i_84_n_0\,
      CO(3) => \red_reg[15]_i_26_n_0\,
      CO(2) => \red_reg[15]_i_26_n_1\,
      CO(1) => \red_reg[15]_i_26_n_2\,
      CO(0) => \red_reg[15]_i_26_n_3\,
      CYINIT => '0',
      DI(3) => \red[15]_i_35_n_0\,
      DI(2) => \red[15]_i_36_n_0\,
      DI(1) => \red[15]_i_37_n_0\,
      DI(0) => \red[15]_i_38_n_0\,
      O(3) => \red_reg[15]_i_26_n_4\,
      O(2) => \red_reg[15]_i_26_n_5\,
      O(1) => \red_reg[15]_i_26_n_6\,
      O(0) => \red_reg[15]_i_26_n_7\,
      S(3) => \red[15]_i_39_n_0\,
      S(2) => \red[15]_i_40_n_0\,
      S(1) => \red[15]_i_41_n_0\,
      S(0) => \red[15]_i_42_n_0\
    );
\red_reg[15]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[15]_i_43_n_0\,
      CO(2) => \red_reg[15]_i_43_n_1\,
      CO(1) => \red_reg[15]_i_43_n_2\,
      CO(0) => \red_reg[15]_i_43_n_3\,
      CYINIT => '0',
      DI(3) => inst_n_339,
      DI(2) => inst_n_340,
      DI(1) => inst_n_307,
      DI(0) => '0',
      O(3) => \red_reg[15]_i_43_n_4\,
      O(2) => \red_reg[15]_i_43_n_5\,
      O(1) => \red_reg[15]_i_43_n_6\,
      O(0) => \red_reg[15]_i_43_n_7\,
      S(3) => \red[15]_i_49_n_0\,
      S(2) => \red[15]_i_50_n_0\,
      S(1) => \red[15]_i_51_n_0\,
      S(0) => \red[15]_i_52_n_0\
    );
\red_reg[15]_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[15]_i_44_n_0\,
      CO(2) => \red_reg[15]_i_44_n_1\,
      CO(1) => \red_reg[15]_i_44_n_2\,
      CO(0) => \red_reg[15]_i_44_n_3\,
      CYINIT => '0',
      DI(3) => inst_n_421,
      DI(2) => inst_n_422,
      DI(1) => inst_n_316,
      DI(0) => '0',
      O(3) => \red_reg[15]_i_44_n_4\,
      O(2) => \red_reg[15]_i_44_n_5\,
      O(1) => \red_reg[15]_i_44_n_6\,
      O(0) => \red_reg[15]_i_44_n_7\,
      S(3) => \red[15]_i_54_n_0\,
      S(2) => \red[15]_i_55_n_0\,
      S(1) => \red[15]_i_56_n_0\,
      S(0) => \red[15]_i_57_n_0\
    );
\red_reg[19]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[15]_i_15_n_0\,
      CO(3) => \red_reg[19]_i_15_n_0\,
      CO(2) => \red_reg[19]_i_15_n_1\,
      CO(1) => \red_reg[19]_i_15_n_2\,
      CO(0) => \red_reg[19]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \red[19]_i_16_n_0\,
      DI(2) => \red[19]_i_17_n_0\,
      DI(1) => \red[19]_i_18_n_0\,
      DI(0) => \red[19]_i_19_n_0\,
      O(3) => \red_reg[19]_i_15_n_4\,
      O(2) => \red_reg[19]_i_15_n_5\,
      O(1) => \red_reg[19]_i_15_n_6\,
      O(0) => \red_reg[19]_i_15_n_7\,
      S(3) => \red[19]_i_20_n_0\,
      S(2) => \red[19]_i_21_n_0\,
      S(1) => \red[19]_i_22_n_0\,
      S(0) => \red[19]_i_23_n_0\
    );
\red_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[15]_i_2_n_0\,
      CO(3) => \red_reg[19]_i_2_n_0\,
      CO(2) => \red_reg[19]_i_2_n_1\,
      CO(1) => \red_reg[19]_i_2_n_2\,
      CO(0) => \red_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \red[19]_i_7_n_0\,
      DI(2) => \red[19]_i_8_n_0\,
      DI(1) => \red[19]_i_9_n_0\,
      DI(0) => \red[19]_i_10_n_0\,
      O(3) => \red_reg[19]_i_2_n_4\,
      O(2) => \red_reg[19]_i_2_n_5\,
      O(1) => \red_reg[19]_i_2_n_6\,
      O(0) => \red_reg[19]_i_2_n_7\,
      S(3) => \red[19]_i_11_n_0\,
      S(2) => \red[19]_i_12_n_0\,
      S(1) => \red[19]_i_13_n_0\,
      S(0) => \red[19]_i_14_n_0\
    );
\red_reg[19]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[15]_i_26_n_0\,
      CO(3) => \red_reg[19]_i_24_n_0\,
      CO(2) => \red_reg[19]_i_24_n_1\,
      CO(1) => \red_reg[19]_i_24_n_2\,
      CO(0) => \red_reg[19]_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \red[19]_i_25_n_0\,
      DI(2) => \red[19]_i_26_n_0\,
      DI(1) => \red[19]_i_27_n_0\,
      DI(0) => \red[19]_i_28_n_0\,
      O(3) => \red_reg[19]_i_24_n_4\,
      O(2) => \red_reg[19]_i_24_n_5\,
      O(1) => \red_reg[19]_i_24_n_6\,
      O(0) => \red_reg[19]_i_24_n_7\,
      S(3) => \red[19]_i_29_n_0\,
      S(2) => \red[19]_i_30_n_0\,
      S(1) => \red[19]_i_31_n_0\,
      S(0) => \red[19]_i_32_n_0\
    );
\red_reg[19]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[19]_i_48_n_0\,
      CO(2) => \red_reg[19]_i_48_n_1\,
      CO(1) => \red_reg[19]_i_48_n_2\,
      CO(0) => \red_reg[19]_i_48_n_3\,
      CYINIT => '0',
      DI(3) => inst_n_354,
      DI(2) => inst_n_355,
      DI(1) => inst_n_310,
      DI(0) => '0',
      O(3) => \red_reg[19]_i_48_n_4\,
      O(2) => \red_reg[19]_i_48_n_5\,
      O(1) => \red_reg[19]_i_48_n_6\,
      O(0) => \red_reg[19]_i_48_n_7\,
      S(3) => \red[19]_i_52_n_0\,
      S(2) => \red[19]_i_53_n_0\,
      S(1) => \red[19]_i_54_n_0\,
      S(0) => \red[19]_i_55_n_0\
    );
\red_reg[19]_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[19]_i_49_n_0\,
      CO(2) => \red_reg[19]_i_49_n_1\,
      CO(1) => \red_reg[19]_i_49_n_2\,
      CO(0) => \red_reg[19]_i_49_n_3\,
      CYINIT => '0',
      DI(3) => inst_n_406,
      DI(2) => inst_n_407,
      DI(1) => inst_n_313,
      DI(0) => '0',
      O(3) => \red_reg[19]_i_49_n_4\,
      O(2) => \red_reg[19]_i_49_n_5\,
      O(1) => \red_reg[19]_i_49_n_6\,
      O(0) => \red_reg[19]_i_49_n_7\,
      S(3) => \red[19]_i_57_n_0\,
      S(2) => \red[19]_i_58_n_0\,
      S(1) => \red[19]_i_59_n_0\,
      S(0) => \red[19]_i_60_n_0\
    );
\red_reg[23]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[19]_i_15_n_0\,
      CO(3) => \red_reg[23]_i_15_n_0\,
      CO(2) => \red_reg[23]_i_15_n_1\,
      CO(1) => \red_reg[23]_i_15_n_2\,
      CO(0) => \red_reg[23]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \red[23]_i_16_n_0\,
      DI(2) => \red[23]_i_17_n_0\,
      DI(1) => \red[23]_i_18_n_0\,
      DI(0) => \red[23]_i_19_n_0\,
      O(3) => \red_reg[23]_i_15_n_4\,
      O(2) => \red_reg[23]_i_15_n_5\,
      O(1) => \red_reg[23]_i_15_n_6\,
      O(0) => \red_reg[23]_i_15_n_7\,
      S(3) => \red[23]_i_20_n_0\,
      S(2) => \red[23]_i_21_n_0\,
      S(1) => \red[23]_i_22_n_0\,
      S(0) => \red[23]_i_23_n_0\
    );
\red_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[19]_i_2_n_0\,
      CO(3) => \red_reg[23]_i_2_n_0\,
      CO(2) => \red_reg[23]_i_2_n_1\,
      CO(1) => \red_reg[23]_i_2_n_2\,
      CO(0) => \red_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \red[23]_i_7_n_0\,
      DI(2) => \red[23]_i_8_n_0\,
      DI(1) => \red[23]_i_9_n_0\,
      DI(0) => \red[23]_i_10_n_0\,
      O(3) => \red_reg[23]_i_2_n_4\,
      O(2) => \red_reg[23]_i_2_n_5\,
      O(1) => \red_reg[23]_i_2_n_6\,
      O(0) => \red_reg[23]_i_2_n_7\,
      S(3) => \red[23]_i_11_n_0\,
      S(2) => \red[23]_i_12_n_0\,
      S(1) => \red[23]_i_13_n_0\,
      S(0) => \red[23]_i_14_n_0\
    );
\red_reg[23]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[19]_i_24_n_0\,
      CO(3) => \red_reg[23]_i_24_n_0\,
      CO(2) => \red_reg[23]_i_24_n_1\,
      CO(1) => \red_reg[23]_i_24_n_2\,
      CO(0) => \red_reg[23]_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \red[23]_i_25_n_0\,
      DI(2) => \red[23]_i_26_n_0\,
      DI(1) => \red[23]_i_27_n_0\,
      DI(0) => \red[23]_i_28_n_0\,
      O(3) => \red_reg[23]_i_24_n_4\,
      O(2) => \red_reg[23]_i_24_n_5\,
      O(1) => \red_reg[23]_i_24_n_6\,
      O(0) => \red_reg[23]_i_24_n_7\,
      S(3) => \red[23]_i_29_n_0\,
      S(2) => \red[23]_i_30_n_0\,
      S(1) => \red[23]_i_31_n_0\,
      S(0) => \red[23]_i_32_n_0\
    );
\red_reg[27]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[23]_i_15_n_0\,
      CO(3) => \red_reg[27]_i_15_n_0\,
      CO(2) => \red_reg[27]_i_15_n_1\,
      CO(1) => \red_reg[27]_i_15_n_2\,
      CO(0) => \red_reg[27]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \red[27]_i_16_n_0\,
      DI(2) => \red[27]_i_17_n_0\,
      DI(1) => \red[27]_i_18_n_0\,
      DI(0) => \red[27]_i_19_n_0\,
      O(3) => \red_reg[27]_i_15_n_4\,
      O(2) => \red_reg[27]_i_15_n_5\,
      O(1) => \red_reg[27]_i_15_n_6\,
      O(0) => \red_reg[27]_i_15_n_7\,
      S(3) => \red[27]_i_20_n_0\,
      S(2) => \red[27]_i_21_n_0\,
      S(1) => \red[27]_i_22_n_0\,
      S(0) => \red[27]_i_23_n_0\
    );
\red_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[23]_i_2_n_0\,
      CO(3) => \red_reg[27]_i_2_n_0\,
      CO(2) => \red_reg[27]_i_2_n_1\,
      CO(1) => \red_reg[27]_i_2_n_2\,
      CO(0) => \red_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \red[27]_i_7_n_0\,
      DI(2) => \red[27]_i_8_n_0\,
      DI(1) => \red[27]_i_9_n_0\,
      DI(0) => \red[27]_i_10_n_0\,
      O(3) => \red_reg[27]_i_2_n_4\,
      O(2) => \red_reg[27]_i_2_n_5\,
      O(1) => \red_reg[27]_i_2_n_6\,
      O(0) => \red_reg[27]_i_2_n_7\,
      S(3) => \red[27]_i_11_n_0\,
      S(2) => \red[27]_i_12_n_0\,
      S(1) => \red[27]_i_13_n_0\,
      S(0) => \red[27]_i_14_n_0\
    );
\red_reg[27]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[23]_i_24_n_0\,
      CO(3) => \red_reg[27]_i_24_n_0\,
      CO(2) => \red_reg[27]_i_24_n_1\,
      CO(1) => \red_reg[27]_i_24_n_2\,
      CO(0) => \red_reg[27]_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \red[27]_i_25_n_0\,
      DI(2) => \red[27]_i_26_n_0\,
      DI(1) => \red[27]_i_27_n_0\,
      DI(0) => \red[27]_i_28_n_0\,
      O(3) => \red_reg[27]_i_24_n_4\,
      O(2) => \red_reg[27]_i_24_n_5\,
      O(1) => \red_reg[27]_i_24_n_6\,
      O(0) => \red_reg[27]_i_24_n_7\,
      S(3) => \red[27]_i_29_n_0\,
      S(2) => \red[27]_i_30_n_0\,
      S(1) => \red[27]_i_31_n_0\,
      S(0) => \red[27]_i_32_n_0\
    );
\red_reg[31]_i_111\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[19]_i_48_n_0\,
      CO(3) => \NLW_red_reg[31]_i_111_CO_UNCONNECTED\(3),
      CO(2) => \red_reg[31]_i_111_n_1\,
      CO(1) => \red_reg[31]_i_111_n_2\,
      CO(0) => \red_reg[31]_i_111_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \red_reg[31]_i_111_n_4\,
      O(2) => \red_reg[31]_i_111_n_5\,
      O(1) => \red_reg[31]_i_111_n_6\,
      O(0) => \red_reg[31]_i_111_n_7\,
      S(3) => '1',
      S(2) => \red[31]_i_114_n_0\,
      S(1) => \red[31]_i_115_n_0\,
      S(0) => \red[31]_i_116_n_0\
    );
\red_reg[31]_i_112\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[19]_i_49_n_0\,
      CO(3) => \NLW_red_reg[31]_i_112_CO_UNCONNECTED\(3),
      CO(2) => \red_reg[31]_i_112_n_1\,
      CO(1) => \red_reg[31]_i_112_n_2\,
      CO(0) => \red_reg[31]_i_112_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \red_reg[31]_i_112_n_4\,
      O(2) => \red_reg[31]_i_112_n_5\,
      O(1) => \red_reg[31]_i_112_n_6\,
      O(0) => \red_reg[31]_i_112_n_7\,
      S(3) => '1',
      S(2) => \red[31]_i_117_n_0\,
      S(1) => \red[31]_i_118_n_0\,
      S(0) => \red[31]_i_119_n_0\
    );
\red_reg[31]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[31]_i_18_n_0\,
      CO(3) => \red_reg[31]_i_16_n_0\,
      CO(2) => \red_reg[31]_i_16_n_1\,
      CO(1) => \red_reg[31]_i_16_n_2\,
      CO(0) => \red_reg[31]_i_16_n_3\,
      CYINIT => '0',
      DI(3) => \red[31]_i_20_n_0\,
      DI(2) => \red[31]_i_21_n_0\,
      DI(1) => \red[31]_i_22_n_0\,
      DI(0) => \red[31]_i_23_n_0\,
      O(3) => \red_reg[31]_i_16_n_4\,
      O(2) => \red_reg[31]_i_16_n_5\,
      O(1) => \red_reg[31]_i_16_n_6\,
      O(0) => \red_reg[31]_i_16_n_7\,
      S(3) => \red[31]_i_24_n_0\,
      S(2) => \red[31]_i_25_n_0\,
      S(1) => \red[31]_i_26_n_0\,
      S(0) => \red[31]_i_27_n_0\
    );
\red_reg[31]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[27]_i_15_n_0\,
      CO(3) => \red_reg[31]_i_18_n_0\,
      CO(2) => \red_reg[31]_i_18_n_1\,
      CO(1) => \red_reg[31]_i_18_n_2\,
      CO(0) => \red_reg[31]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => \red[31]_i_29_n_0\,
      DI(2) => \red[31]_i_30_n_0\,
      DI(1) => \red[31]_i_31_n_0\,
      DI(0) => \red[31]_i_32_n_0\,
      O(3) => \red_reg[31]_i_18_n_4\,
      O(2) => \red_reg[31]_i_18_n_5\,
      O(1) => \red_reg[31]_i_18_n_6\,
      O(0) => \red_reg[31]_i_18_n_7\,
      S(3) => \red[31]_i_33_n_0\,
      S(2) => \red[31]_i_34_n_0\,
      S(1) => \red[31]_i_35_n_0\,
      S(0) => \red[31]_i_36_n_0\
    );
\red_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[27]_i_2_n_0\,
      CO(3) => \red_reg[31]_i_2_n_0\,
      CO(2) => \red_reg[31]_i_2_n_1\,
      CO(1) => \red_reg[31]_i_2_n_2\,
      CO(0) => \red_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \red[31]_i_7_n_0\,
      DI(2) => \red[31]_i_8_n_0\,
      DI(1) => \red[31]_i_9_n_0\,
      DI(0) => \red[31]_i_10_n_0\,
      O(3) => \red_reg[31]_i_2_n_4\,
      O(2) => \red_reg[31]_i_2_n_5\,
      O(1) => \red_reg[31]_i_2_n_6\,
      O(0) => \red_reg[31]_i_2_n_7\,
      S(3) => \red[31]_i_11_n_0\,
      S(2) => \red[31]_i_12_n_0\,
      S(1) => \red[31]_i_13_n_0\,
      S(0) => \red[31]_i_14_n_0\
    );
\red_reg[31]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[11]_i_80_n_0\,
      CO(3) => \NLW_red_reg[31]_i_37_CO_UNCONNECTED\(3),
      CO(2) => \red_reg[31]_i_37_n_1\,
      CO(1) => \red_reg[31]_i_37_n_2\,
      CO(0) => \red_reg[31]_i_37_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \red_reg[31]_i_37_n_4\,
      O(2) => \red_reg[31]_i_37_n_5\,
      O(1) => \red_reg[31]_i_37_n_6\,
      O(0) => \red_reg[31]_i_37_n_7\,
      S(3) => '1',
      S(2) => \red[31]_i_44_n_0\,
      S(1) => \red[31]_i_45_n_0\,
      S(0) => \red[31]_i_46_n_0\
    );
\red_reg[31]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[31]_i_41_n_0\,
      CO(3) => \red_reg[31]_i_39_n_0\,
      CO(2) => \red_reg[31]_i_39_n_1\,
      CO(1) => \red_reg[31]_i_39_n_2\,
      CO(0) => \red_reg[31]_i_39_n_3\,
      CYINIT => '0',
      DI(3) => \red[31]_i_48_n_0\,
      DI(2) => \red[31]_i_49_n_0\,
      DI(1) => \red[31]_i_50_n_0\,
      DI(0) => \red[31]_i_51_n_0\,
      O(3) => \red_reg[31]_i_39_n_4\,
      O(2) => \red_reg[31]_i_39_n_5\,
      O(1) => \red_reg[31]_i_39_n_6\,
      O(0) => \red_reg[31]_i_39_n_7\,
      S(3) => \red[31]_i_52_n_0\,
      S(2) => \red[31]_i_53_n_0\,
      S(1) => \red[31]_i_54_n_0\,
      S(0) => \red[31]_i_55_n_0\
    );
\red_reg[31]_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[31]_i_43_n_0\,
      CO(3) => \red_reg[31]_i_41_n_0\,
      CO(2) => \red_reg[31]_i_41_n_1\,
      CO(1) => \red_reg[31]_i_41_n_2\,
      CO(0) => \red_reg[31]_i_41_n_3\,
      CYINIT => '0',
      DI(3) => \red[31]_i_57_n_0\,
      DI(2) => \red[31]_i_58_n_0\,
      DI(1) => \red[31]_i_59_n_0\,
      DI(0) => \red[31]_i_60_n_0\,
      O(3) => \red_reg[31]_i_41_n_4\,
      O(2) => \red_reg[31]_i_41_n_5\,
      O(1) => \red_reg[31]_i_41_n_6\,
      O(0) => \red_reg[31]_i_41_n_7\,
      S(3) => \red[31]_i_61_n_0\,
      S(2) => \red[31]_i_62_n_0\,
      S(1) => \red[31]_i_63_n_0\,
      S(0) => \red[31]_i_64_n_0\
    );
\red_reg[31]_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[11]_i_81_n_0\,
      CO(3) => \NLW_red_reg[31]_i_42_CO_UNCONNECTED\(3),
      CO(2) => \red_reg[31]_i_42_n_1\,
      CO(1) => \red_reg[31]_i_42_n_2\,
      CO(0) => \red_reg[31]_i_42_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \red_reg[31]_i_42_n_4\,
      O(2) => \red_reg[31]_i_42_n_5\,
      O(1) => \red_reg[31]_i_42_n_6\,
      O(0) => \red_reg[31]_i_42_n_7\,
      S(3) => '1',
      S(2) => \red[31]_i_65_n_0\,
      S(1) => \red[31]_i_66_n_0\,
      S(0) => \red[31]_i_67_n_0\
    );
\red_reg[31]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[27]_i_24_n_0\,
      CO(3) => \red_reg[31]_i_43_n_0\,
      CO(2) => \red_reg[31]_i_43_n_1\,
      CO(1) => \red_reg[31]_i_43_n_2\,
      CO(0) => \red_reg[31]_i_43_n_3\,
      CYINIT => '0',
      DI(3) => \red[31]_i_68_n_0\,
      DI(2) => \red[31]_i_69_n_0\,
      DI(1) => \red[31]_i_70_n_0\,
      DI(0) => \red[31]_i_71_n_0\,
      O(3) => \red_reg[31]_i_43_n_4\,
      O(2) => \red_reg[31]_i_43_n_5\,
      O(1) => \red_reg[31]_i_43_n_6\,
      O(0) => \red_reg[31]_i_43_n_7\,
      S(3) => \red[31]_i_72_n_0\,
      S(2) => \red[31]_i_73_n_0\,
      S(1) => \red[31]_i_74_n_0\,
      S(0) => \red[31]_i_75_n_0\
    );
\red_reg[31]_i_77\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[15]_i_43_n_0\,
      CO(3) => \NLW_red_reg[31]_i_77_CO_UNCONNECTED\(3),
      CO(2) => \red_reg[31]_i_77_n_1\,
      CO(1) => \red_reg[31]_i_77_n_2\,
      CO(0) => \red_reg[31]_i_77_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \red_reg[31]_i_77_n_4\,
      O(2) => \red_reg[31]_i_77_n_5\,
      O(1) => \red_reg[31]_i_77_n_6\,
      O(0) => \red_reg[31]_i_77_n_7\,
      S(3) => '1',
      S(2) => \red[31]_i_86_n_0\,
      S(1) => \red[31]_i_87_n_0\,
      S(0) => \red[31]_i_88_n_0\
    );
\red_reg[31]_i_82\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[15]_i_44_n_0\,
      CO(3) => \NLW_red_reg[31]_i_82_CO_UNCONNECTED\(3),
      CO(2) => \red_reg[31]_i_82_n_1\,
      CO(1) => \red_reg[31]_i_82_n_2\,
      CO(0) => \red_reg[31]_i_82_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \red_reg[31]_i_82_n_4\,
      O(2) => \red_reg[31]_i_82_n_5\,
      O(1) => \red_reg[31]_i_82_n_6\,
      O(0) => \red_reg[31]_i_82_n_7\,
      S(3) => '1',
      S(2) => \red[31]_i_99_n_0\,
      S(1) => \red[31]_i_100_n_0\,
      S(0) => \red[31]_i_101_n_0\
    );
\red_reg[32]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[31]_i_2_n_0\,
      CO(3 downto 0) => \NLW_red_reg[32]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_red_reg[32]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => \red_reg[32]_i_3_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \red[32]_i_4_n_0\
    );
\red_reg[32]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[31]_i_16_n_0\,
      CO(3 downto 0) => \NLW_red_reg[32]_i_5_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_red_reg[32]_i_5_O_UNCONNECTED\(3 downto 1),
      O(0) => \red_reg[32]_i_5_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \red[32]_i_6_n_0\
    );
\red_reg[32]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \red_reg[31]_i_39_n_0\,
      CO(3 downto 0) => \NLW_red_reg[32]_i_7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_red_reg[32]_i_7_O_UNCONNECTED\(3 downto 1),
      O(0) => \red_reg[32]_i_7_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \red[32]_i_8_n_0\
    );
\red_reg[3]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \red_reg[3]_i_11_n_0\,
      CO(2) => \red_reg[3]_i_11_n_1\,
      CO(1) => \red_reg[3]_i_11_n_2\,
      CO(0) => \red_reg[3]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \red[3]_i_12_n_0\,
      DI(2) => \red[3]_i_13_n_0\,
      DI(1) => \red[3]_i_14_n_0\,
      DI(0) => '0',
      O(3) => \red_reg[3]_i_11_n_4\,
      O(2) => \red_reg[3]_i_11_n_5\,
      O(1) => \red_reg[3]_i_11_n_6\,
      O(0) => \red_reg[3]_i_11_n_7\,
      S(3) => \red[3]_i_15_n_0\,
      S(2) => \red[3]_i_16_n_0\,
      S(1) => \red[3]_i_17_n_0\,
      S(0) => \red[3]_i_18_n_0\
    );
end STRUCTURE;
