###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Fri Aug 26 06:09:13 2022
#  Design:            Design_Top
#  Command:           timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix Design_Top_postCTS -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin u_ALU/ALU_Out_reg[0]/CK 
Endpoint:   u_ALU/ALU_Out_reg[0]/D        (v) checked with  leading edge of 
'GATED_CLOCK'
Beginpoint: u_REG_File/Memory_reg[1][0]/Q (^) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.565
- Setup                         0.404
+ Phase Shift                  20.000
= Required Time                20.161
- Arrival Time                 17.869
= Slack Time                    2.292
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK                          |            |       |   0.000 |    2.292 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK                          | CLKINVX40M | 0.001 |   0.001 |    2.293 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0                   | CLKINVX40M | 0.036 |   0.037 |    2.329 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0                   | CLKINVX32M | 0.001 |   0.038 |    2.330 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0                   | CLKINVX32M | 0.029 |   0.066 |    2.358 | 
     | u_MUX2_TX_CLOCK/U1/A                     |  ^   | REF_CLK__L2_N0                   | MX2X4M     | 0.000 |   0.067 |    2.358 | 
     | u_MUX2_TX_CLOCK/U1/Y                     |  ^   | REF_CLK_MUX                      | MX2X4M     | 0.164 |   0.230 |    2.522 | 
     | REF_CLK_MUX__L1_I0/A                     |  ^   | REF_CLK_MUX                      | CLKBUFX32M | 0.000 |   0.231 |    2.522 | 
     | REF_CLK_MUX__L1_I0/Y                     |  ^   | REF_CLK_MUX__L1_N0               | CLKBUFX32M | 0.143 |   0.373 |    2.665 | 
     | REF_CLK_MUX__L2_I1/A                     |  ^   | REF_CLK_MUX__L1_N0               | CLKBUFX20M | 0.001 |   0.374 |    2.666 | 
     | REF_CLK_MUX__L2_I1/Y                     |  ^   | REF_CLK_MUX__L2_N1               | CLKBUFX20M | 0.173 |   0.547 |    2.838 | 
     | u_REG_File/Memory_reg[1][0]/CK           |  ^   | REF_CLK_MUX__L2_N1               | SDFFRQX1M  | 0.001 |   0.548 |    2.840 | 
     | u_REG_File/Memory_reg[1][0]/Q            |  ^   | Operand_B_Top[0]                 | SDFFRQX1M  | 0.995 |   1.543 |    3.835 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/A        |  ^   | Operand_B_Top[0]                 | INVX2M     | 0.002 |   1.545 |    3.837 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/Y        |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_  | INVX2M     | 0.551 |   2.096 |    4.388 | 
     | u_ALU/div_67/U9/A                        |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_  | OR2X2M     | 0.002 |   2.098 |    4.390 | 
     | u_ALU/div_67/U9/Y                        |  v   | u_ALU/div_67/u_div/CryTmp[7][1]  | OR2X2M     | 0.270 |   2.368 |    4.660 | 
     | u_ALU/div_67/U63/A                       |  v   | u_ALU/div_67/u_div/CryTmp[7][1]  | AND4X1M    | 0.000 |   2.368 |    4.660 | 
     | u_ALU/div_67/U63/Y                       |  v   | u_ALU/N132                       | AND4X1M    | 0.250 |   2.619 |    4.911 | 
     | u_ALU/div_67/U41/S0                      |  v   | u_ALU/N132                       | CLKMX2X2M  | 0.000 |   2.619 |    4.911 | 
     | u_ALU/div_67/U41/Y                       |  ^   | u_ALU/div_67/u_div/PartRem[7][1] | CLKMX2X2M  | 0.257 |   2.876 |    5.167 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_6_1/A  |  ^   | u_ALU/div_67/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.876 |    5.167 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_6_1/CO |  ^   | u_ALU/div_67/u_div/CryTmp[6][2]  | ADDFX2M    | 0.489 |   3.365 |    5.657 | 
     | u_ALU/div_67/U64/C                       |  ^   | u_ALU/div_67/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   3.365 |    5.657 | 
     | u_ALU/div_67/U64/Y                       |  ^   | u_ALU/N131                       | AND3X1M    | 0.304 |   3.669 |    5.961 | 
     | u_ALU/div_67/U47/S0                      |  ^   | u_ALU/N131                       | CLKMX2X2M  | 0.000 |   3.669 |    5.961 | 
     | u_ALU/div_67/U47/Y                       |  v   | u_ALU/div_67/u_div/PartRem[6][1] | CLKMX2X2M  | 0.277 |   3.946 |    6.237 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_1/A  |  v   | u_ALU/div_67/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   3.946 |    6.237 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[5][2]  | ADDFX2M    | 0.469 |   4.415 |    6.706 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   4.415 |    6.706 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[5][3]  | ADDFX2M    | 0.322 |   4.737 |    7.029 | 
     | u_ALU/div_67/U65/A                       |  v   | u_ALU/div_67/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   4.737 |    7.029 | 
     | u_ALU/div_67/U65/Y                       |  v   | u_ALU/N130                       | AND2X1M    | 0.288 |   5.025 |    7.317 | 
     | u_ALU/div_67/U52/S0                      |  v   | u_ALU/N130                       | CLKMX2X2M  | 0.000 |   5.025 |    7.317 | 
     | u_ALU/div_67/U52/Y                       |  v   | u_ALU/div_67/u_div/PartRem[5][1] | CLKMX2X2M  | 0.259 |   5.284 |    7.575 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_1/A  |  v   | u_ALU/div_67/u_div/PartRem[5][1] | ADDFX2M    | 0.000 |   5.284 |    7.576 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[4][2]  | ADDFX2M    | 0.467 |   5.751 |    8.043 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[4][2]  | ADDFX2M    | 0.000 |   5.751 |    8.043 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[4][3]  | ADDFX2M    | 0.339 |   6.090 |    8.382 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_3/CI |  v   | u_ALU/div_67/u_div/CryTmp[4][3]  | ADDFX2M    | 0.000 |   6.090 |    8.382 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_3/CO |  v   | u_ALU/div_67/u_div/CryTmp[4][4]  | ADDFX2M    | 0.316 |   6.405 |    8.697 | 
     | u_ALU/div_67/U67/A                       |  v   | u_ALU/div_67/u_div/CryTmp[4][4]  | AND2X1M    | 0.000 |   6.405 |    8.697 | 
     | u_ALU/div_67/U67/Y                       |  v   | u_ALU/N129                       | AND2X1M    | 0.310 |   6.715 |    9.007 | 
     | u_ALU/div_67/U56/S0                      |  v   | u_ALU/N129                       | CLKMX2X2M  | 0.000 |   6.715 |    9.007 | 
     | u_ALU/div_67/U56/Y                       |  v   | u_ALU/div_67/u_div/PartRem[4][1] | CLKMX2X2M  | 0.267 |   6.982 |    9.274 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_1/A  |  v   | u_ALU/div_67/u_div/PartRem[4][1] | ADDFX2M    | 0.000 |   6.983 |    9.274 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[3][2]  | ADDFX2M    | 0.473 |   7.455 |    9.747 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[3][2]  | ADDFX2M    | 0.000 |   7.455 |    9.747 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[3][3]  | ADDFX2M    | 0.341 |   7.796 |   10.088 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_3/CI |  v   | u_ALU/div_67/u_div/CryTmp[3][3]  | ADDFX2M    | 0.000 |   7.796 |   10.088 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_3/CO |  v   | u_ALU/div_67/u_div/CryTmp[3][4]  | ADDFX2M    | 0.338 |   8.134 |   10.426 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_4/CI |  v   | u_ALU/div_67/u_div/CryTmp[3][4]  | ADDFX2M    | 0.000 |   8.134 |   10.426 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_4/CO |  v   | u_ALU/div_67/u_div/CryTmp[3][5]  | ADDFX2M    | 0.316 |   8.450 |   10.742 | 
     | u_ALU/div_67/U69/C                       |  v   | u_ALU/div_67/u_div/CryTmp[3][5]  | AND3X1M    | 0.000 |   8.450 |   10.742 | 
     | u_ALU/div_67/U69/Y                       |  v   | u_ALU/N128                       | AND3X1M    | 0.428 |   8.879 |   11.170 | 
     | u_ALU/div_67/U59/S0                      |  v   | u_ALU/N128                       | CLKMX2X2M  | 0.000 |   8.879 |   11.171 | 
     | u_ALU/div_67/U59/Y                       |  v   | u_ALU/div_67/u_div/PartRem[3][1] | CLKMX2X2M  | 0.278 |   9.157 |   11.449 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_1/A  |  v   | u_ALU/div_67/u_div/PartRem[3][1] | ADDFX2M    | 0.000 |   9.157 |   11.449 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[2][2]  | ADDFX2M    | 0.474 |   9.631 |   11.923 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[2][2]  | ADDFX2M    | 0.000 |   9.631 |   11.923 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[2][3]  | ADDFX2M    | 0.348 |   9.979 |   12.270 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_3/CI |  v   | u_ALU/div_67/u_div/CryTmp[2][3]  | ADDFX2M    | 0.000 |   9.979 |   12.270 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_3/CO |  v   | u_ALU/div_67/u_div/CryTmp[2][4]  | ADDFX2M    | 0.339 |  10.318 |   12.610 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_4/CI |  v   | u_ALU/div_67/u_div/CryTmp[2][4]  | ADDFX2M    | 0.000 |  10.318 |   12.610 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_4/CO |  v   | u_ALU/div_67/u_div/CryTmp[2][5]  | ADDFX2M    | 0.338 |  10.656 |   12.947 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_5/CI |  v   | u_ALU/div_67/u_div/CryTmp[2][5]  | ADDFX2M    | 0.000 |  10.656 |   12.947 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_5/CO |  v   | u_ALU/div_67/u_div/CryTmp[2][6]  | ADDFX2M    | 0.314 |  10.969 |   13.261 | 
     | u_ALU/div_67/U70/A                       |  v   | u_ALU/div_67/u_div/CryTmp[2][6]  | AND2X1M    | 0.000 |  10.969 |   13.261 | 
     | u_ALU/div_67/U70/Y                       |  v   | u_ALU/N127                       | AND2X1M    | 0.366 |  11.335 |   13.627 | 
     | u_ALU/div_67/U61/S0                      |  v   | u_ALU/N127                       | CLKMX2X2M  | 0.001 |  11.336 |   13.627 | 
     | u_ALU/div_67/U61/Y                       |  v   | u_ALU/div_67/u_div/PartRem[2][1] | CLKMX2X2M  | 0.293 |  11.628 |   13.920 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_1/A  |  v   | u_ALU/div_67/u_div/PartRem[2][1] | ADDFX2M    | 0.000 |  11.628 |   13.920 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[1][2]  | ADDFX2M    | 0.476 |  12.104 |   14.396 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[1][2]  | ADDFX2M    | 0.000 |  12.104 |   14.396 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[1][3]  | ADDFX2M    | 0.337 |  12.441 |   14.733 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_3/CI |  v   | u_ALU/div_67/u_div/CryTmp[1][3]  | ADDFX2M    | 0.000 |  12.441 |   14.733 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_3/CO |  v   | u_ALU/div_67/u_div/CryTmp[1][4]  | ADDFX2M    | 0.342 |  12.783 |   15.075 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_4/CI |  v   | u_ALU/div_67/u_div/CryTmp[1][4]  | ADDFX2M    | 0.000 |  12.783 |   15.075 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_4/CO |  v   | u_ALU/div_67/u_div/CryTmp[1][5]  | ADDFX2M    | 0.344 |  13.128 |   15.420 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_5/CI |  v   | u_ALU/div_67/u_div/CryTmp[1][5]  | ADDFX2M    | 0.000 |  13.128 |   15.420 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_5/CO |  v   | u_ALU/div_67/u_div/CryTmp[1][6]  | ADDFX2M    | 0.347 |  13.474 |   15.766 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_6/CI |  v   | u_ALU/div_67/u_div/CryTmp[1][6]  | ADDFX2M    | 0.000 |  13.475 |   15.766 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_6/CO |  v   | u_ALU/div_67/u_div/CryTmp[1][7]  | ADDFX2M    | 0.320 |  13.794 |   16.086 | 
     | u_ALU/div_67/U72/A                       |  v   | u_ALU/div_67/u_div/CryTmp[1][7]  | AND2X1M    | 0.000 |  13.794 |   16.086 | 
     | u_ALU/div_67/U72/Y                       |  v   | u_ALU/N126                       | AND2X1M    | 0.412 |  14.206 |   16.498 | 
     | u_ALU/div_67/U62/S0                      |  v   | u_ALU/N126                       | CLKMX2X2M  | 0.001 |  14.207 |   16.499 | 
     | u_ALU/div_67/U62/Y                       |  v   | u_ALU/div_67/u_div/PartRem[1][1] | CLKMX2X2M  | 0.277 |  14.484 |   16.776 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_0_1/A  |  v   | u_ALU/div_67/u_div/PartRem[1][1] | ADDFX2M    | 0.000 |  14.484 |   16.776 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_0_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[0][2]  | ADDFX2M    | 0.471 |  14.955 |   17.247 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_0_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[0][2]  | ADDFX2M    | 0.000 |  14.955 |   17.247 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_0_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[0][3]  | ADDFX2M    | 0.341 |  15.296 |   17.588 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_0_3/CI |  v   | u_ALU/div_67/u_div/CryTmp[0][3]  | ADDFX2M    | 0.000 |  15.296 |   17.588 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_0_3/CO |  v   | u_ALU/div_67/u_div/CryTmp[0][4]  | ADDFX2M    | 0.353 |  15.649 |   17.941 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_0_4/CI |  v   | u_ALU/div_67/u_div/CryTmp[0][4]  | ADDFX2M    | 0.000 |  15.649 |   17.941 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_0_4/CO |  v   | u_ALU/div_67/u_div/CryTmp[0][5]  | ADDFX2M    | 0.347 |  15.997 |   18.288 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_0_5/CI |  v   | u_ALU/div_67/u_div/CryTmp[0][5]  | ADDFX2M    | 0.000 |  15.997 |   18.289 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_0_5/CO |  v   | u_ALU/div_67/u_div/CryTmp[0][6]  | ADDFX2M    | 0.342 |  16.339 |   18.630 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_0_6/CI |  v   | u_ALU/div_67/u_div/CryTmp[0][6]  | ADDFX2M    | 0.000 |  16.339 |   18.630 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_0_6/CO |  v   | u_ALU/div_67/u_div/CryTmp[0][7]  | ADDFX2M    | 0.337 |  16.676 |   18.968 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_0_7/CI |  v   | u_ALU/div_67/u_div/CryTmp[0][7]  | ADDFX2M    | 0.000 |  16.676 |   18.968 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_0_7/CO |  v   | u_ALU/N125                       | ADDFX2M    | 0.390 |  17.066 |   19.358 | 
     | u_ALU/U68/C0                             |  v   | u_ALU/N125                       | AOI222X1M  | 0.000 |  17.067 |   19.359 | 
     | u_ALU/U68/Y                              |  ^   | u_ALU/n109                       | AOI222X1M  | 0.592 |  17.659 |   19.951 | 
     | u_ALU/U65/A1                             |  ^   | u_ALU/n109                       | AOI31X2M   | 0.000 |  17.659 |   19.951 | 
     | u_ALU/U65/Y                              |  v   | u_ALU/ALU_Out_Comb[0]            | AOI31X2M   | 0.210 |  17.869 |   20.161 | 
     | u_ALU/ALU_Out_reg[0]/D                   |  v   | u_ALU/ALU_Out_Comb[0]            | SDFFRQX2M  | 0.000 |  17.869 |   20.161 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |        Net         |     Cell     | Delay | Arrival | Required | 
     |                          |      |                    |              |       |  Time   |   Time   | 
     |--------------------------+------+--------------------+--------------+-------+---------+----------| 
     | REF_CLK                  |  ^   | REF_CLK            |              |       |   0.000 |   -2.292 | 
     | REF_CLK__L1_I0/A         |  ^   | REF_CLK            | CLKINVX40M   | 0.001 |   0.001 |   -2.291 | 
     | REF_CLK__L1_I0/Y         |  v   | REF_CLK__L1_N0     | CLKINVX40M   | 0.036 |   0.037 |   -2.255 | 
     | REF_CLK__L2_I0/A         |  v   | REF_CLK__L1_N0     | CLKINVX32M   | 0.001 |   0.038 |   -2.254 | 
     | REF_CLK__L2_I0/Y         |  ^   | REF_CLK__L2_N0     | CLKINVX32M   | 0.029 |   0.066 |   -2.226 | 
     | u_MUX2_TX_CLOCK/U1/A     |  ^   | REF_CLK__L2_N0     | MX2X4M       | 0.000 |   0.067 |   -2.225 | 
     | u_MUX2_TX_CLOCK/U1/Y     |  ^   | REF_CLK_MUX        | MX2X4M       | 0.164 |   0.230 |   -2.061 | 
     | REF_CLK_MUX__L1_I0/A     |  ^   | REF_CLK_MUX        | CLKBUFX32M   | 0.000 |   0.230 |   -2.061 | 
     | REF_CLK_MUX__L1_I0/Y     |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M   | 0.143 |   0.373 |   -1.918 | 
     | u_Clock_Gating/U0/CK     |  ^   | REF_CLK_MUX__L1_N0 | TLATNCAX20M  | 0.001 |   0.374 |   -1.918 | 
     | u_Clock_Gating/U0/ECK    |  ^   | ALU_CLK            | TLATNCAX20M  | 0.190 |   0.565 |   -1.727 | 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK            | Clock_Gating |       |   0.565 |   -1.727 | 
     | u_ALU/ALU_Out_reg[0]/CK  |  ^   | ALU_CLK            | SDFFRQX2M    | 0.000 |   0.565 |   -1.727 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin u_ALU/ALU_Out_reg[1]/CK 
Endpoint:   u_ALU/ALU_Out_reg[1]/D        (v) checked with  leading edge of 
'GATED_CLOCK'
Beginpoint: u_REG_File/Memory_reg[1][0]/Q (^) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.565
- Setup                         0.402
+ Phase Shift                  20.000
= Required Time                20.163
- Arrival Time                 15.050
= Slack Time                    5.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK                          |            |       |   0.000 |    5.113 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK                          | CLKINVX40M | 0.001 |   0.001 |    5.114 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0                   | CLKINVX40M | 0.036 |   0.037 |    5.150 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0                   | CLKINVX32M | 0.001 |   0.038 |    5.151 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0                   | CLKINVX32M | 0.029 |   0.066 |    5.179 | 
     | u_MUX2_TX_CLOCK/U1/A                     |  ^   | REF_CLK__L2_N0                   | MX2X4M     | 0.000 |   0.067 |    5.180 | 
     | u_MUX2_TX_CLOCK/U1/Y                     |  ^   | REF_CLK_MUX                      | MX2X4M     | 0.164 |   0.230 |    5.344 | 
     | REF_CLK_MUX__L1_I0/A                     |  ^   | REF_CLK_MUX                      | CLKBUFX32M | 0.000 |   0.231 |    5.344 | 
     | REF_CLK_MUX__L1_I0/Y                     |  ^   | REF_CLK_MUX__L1_N0               | CLKBUFX32M | 0.143 |   0.373 |    5.487 | 
     | REF_CLK_MUX__L2_I1/A                     |  ^   | REF_CLK_MUX__L1_N0               | CLKBUFX20M | 0.001 |   0.374 |    5.487 | 
     | REF_CLK_MUX__L2_I1/Y                     |  ^   | REF_CLK_MUX__L2_N1               | CLKBUFX20M | 0.173 |   0.547 |    5.660 | 
     | u_REG_File/Memory_reg[1][0]/CK           |  ^   | REF_CLK_MUX__L2_N1               | SDFFRQX1M  | 0.001 |   0.548 |    5.661 | 
     | u_REG_File/Memory_reg[1][0]/Q            |  ^   | Operand_B_Top[0]                 | SDFFRQX1M  | 0.995 |   1.543 |    6.656 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/A        |  ^   | Operand_B_Top[0]                 | INVX2M     | 0.002 |   1.545 |    6.658 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/Y        |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_  | INVX2M     | 0.551 |   2.096 |    7.209 | 
     | u_ALU/div_67/U9/A                        |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_  | OR2X2M     | 0.002 |   2.098 |    7.211 | 
     | u_ALU/div_67/U9/Y                        |  v   | u_ALU/div_67/u_div/CryTmp[7][1]  | OR2X2M     | 0.270 |   2.368 |    7.482 | 
     | u_ALU/div_67/U63/A                       |  v   | u_ALU/div_67/u_div/CryTmp[7][1]  | AND4X1M    | 0.000 |   2.368 |    7.482 | 
     | u_ALU/div_67/U63/Y                       |  v   | u_ALU/N132                       | AND4X1M    | 0.250 |   2.619 |    7.732 | 
     | u_ALU/div_67/U41/S0                      |  v   | u_ALU/N132                       | CLKMX2X2M  | 0.000 |   2.619 |    7.732 | 
     | u_ALU/div_67/U41/Y                       |  ^   | u_ALU/div_67/u_div/PartRem[7][1] | CLKMX2X2M  | 0.257 |   2.876 |    7.989 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_6_1/A  |  ^   | u_ALU/div_67/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.876 |    7.989 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_6_1/CO |  ^   | u_ALU/div_67/u_div/CryTmp[6][2]  | ADDFX2M    | 0.489 |   3.365 |    8.478 | 
     | u_ALU/div_67/U64/C                       |  ^   | u_ALU/div_67/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   3.365 |    8.478 | 
     | u_ALU/div_67/U64/Y                       |  ^   | u_ALU/N131                       | AND3X1M    | 0.304 |   3.669 |    8.782 | 
     | u_ALU/div_67/U47/S0                      |  ^   | u_ALU/N131                       | CLKMX2X2M  | 0.000 |   3.669 |    8.782 | 
     | u_ALU/div_67/U47/Y                       |  v   | u_ALU/div_67/u_div/PartRem[6][1] | CLKMX2X2M  | 0.277 |   3.946 |    9.059 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_1/A  |  v   | u_ALU/div_67/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   3.946 |    9.059 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[5][2]  | ADDFX2M    | 0.469 |   4.415 |    9.528 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   4.415 |    9.528 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[5][3]  | ADDFX2M    | 0.322 |   4.737 |    9.850 | 
     | u_ALU/div_67/U65/A                       |  v   | u_ALU/div_67/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   4.737 |    9.850 | 
     | u_ALU/div_67/U65/Y                       |  v   | u_ALU/N130                       | AND2X1M    | 0.288 |   5.025 |   10.138 | 
     | u_ALU/div_67/U52/S0                      |  v   | u_ALU/N130                       | CLKMX2X2M  | 0.000 |   5.025 |   10.138 | 
     | u_ALU/div_67/U52/Y                       |  v   | u_ALU/div_67/u_div/PartRem[5][1] | CLKMX2X2M  | 0.259 |   5.284 |   10.397 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_1/A  |  v   | u_ALU/div_67/u_div/PartRem[5][1] | ADDFX2M    | 0.000 |   5.284 |   10.397 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[4][2]  | ADDFX2M    | 0.467 |   5.751 |   10.864 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[4][2]  | ADDFX2M    | 0.000 |   5.751 |   10.864 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[4][3]  | ADDFX2M    | 0.339 |   6.090 |   11.203 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_3/CI |  v   | u_ALU/div_67/u_div/CryTmp[4][3]  | ADDFX2M    | 0.000 |   6.090 |   11.203 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_3/CO |  v   | u_ALU/div_67/u_div/CryTmp[4][4]  | ADDFX2M    | 0.316 |   6.405 |   11.519 | 
     | u_ALU/div_67/U67/A                       |  v   | u_ALU/div_67/u_div/CryTmp[4][4]  | AND2X1M    | 0.000 |   6.405 |   11.519 | 
     | u_ALU/div_67/U67/Y                       |  v   | u_ALU/N129                       | AND2X1M    | 0.310 |   6.715 |   11.828 | 
     | u_ALU/div_67/U56/S0                      |  v   | u_ALU/N129                       | CLKMX2X2M  | 0.000 |   6.715 |   11.828 | 
     | u_ALU/div_67/U56/Y                       |  v   | u_ALU/div_67/u_div/PartRem[4][1] | CLKMX2X2M  | 0.267 |   6.982 |   12.096 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_1/A  |  v   | u_ALU/div_67/u_div/PartRem[4][1] | ADDFX2M    | 0.000 |   6.983 |   12.096 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[3][2]  | ADDFX2M    | 0.473 |   7.455 |   12.568 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[3][2]  | ADDFX2M    | 0.000 |   7.455 |   12.568 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[3][3]  | ADDFX2M    | 0.341 |   7.796 |   12.909 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_3/CI |  v   | u_ALU/div_67/u_div/CryTmp[3][3]  | ADDFX2M    | 0.000 |   7.796 |   12.910 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_3/CO |  v   | u_ALU/div_67/u_div/CryTmp[3][4]  | ADDFX2M    | 0.338 |   8.134 |   13.248 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_4/CI |  v   | u_ALU/div_67/u_div/CryTmp[3][4]  | ADDFX2M    | 0.000 |   8.134 |   13.248 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_4/CO |  v   | u_ALU/div_67/u_div/CryTmp[3][5]  | ADDFX2M    | 0.316 |   8.450 |   13.563 | 
     | u_ALU/div_67/U69/C                       |  v   | u_ALU/div_67/u_div/CryTmp[3][5]  | AND3X1M    | 0.000 |   8.450 |   13.563 | 
     | u_ALU/div_67/U69/Y                       |  v   | u_ALU/N128                       | AND3X1M    | 0.428 |   8.879 |   13.992 | 
     | u_ALU/div_67/U59/S0                      |  v   | u_ALU/N128                       | CLKMX2X2M  | 0.000 |   8.879 |   13.992 | 
     | u_ALU/div_67/U59/Y                       |  v   | u_ALU/div_67/u_div/PartRem[3][1] | CLKMX2X2M  | 0.278 |   9.157 |   14.270 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_1/A  |  v   | u_ALU/div_67/u_div/PartRem[3][1] | ADDFX2M    | 0.000 |   9.157 |   14.271 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[2][2]  | ADDFX2M    | 0.474 |   9.631 |   14.744 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[2][2]  | ADDFX2M    | 0.000 |   9.631 |   14.744 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[2][3]  | ADDFX2M    | 0.348 |   9.979 |   15.092 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_3/CI |  v   | u_ALU/div_67/u_div/CryTmp[2][3]  | ADDFX2M    | 0.000 |   9.979 |   15.092 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_3/CO |  v   | u_ALU/div_67/u_div/CryTmp[2][4]  | ADDFX2M    | 0.339 |  10.318 |   15.431 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_4/CI |  v   | u_ALU/div_67/u_div/CryTmp[2][4]  | ADDFX2M    | 0.000 |  10.318 |   15.431 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_4/CO |  v   | u_ALU/div_67/u_div/CryTmp[2][5]  | ADDFX2M    | 0.338 |  10.656 |   15.769 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_5/CI |  v   | u_ALU/div_67/u_div/CryTmp[2][5]  | ADDFX2M    | 0.000 |  10.656 |   15.769 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_5/CO |  v   | u_ALU/div_67/u_div/CryTmp[2][6]  | ADDFX2M    | 0.314 |  10.969 |   16.082 | 
     | u_ALU/div_67/U70/A                       |  v   | u_ALU/div_67/u_div/CryTmp[2][6]  | AND2X1M    | 0.000 |  10.969 |   16.082 | 
     | u_ALU/div_67/U70/Y                       |  v   | u_ALU/N127                       | AND2X1M    | 0.366 |  11.335 |   16.448 | 
     | u_ALU/div_67/U61/S0                      |  v   | u_ALU/N127                       | CLKMX2X2M  | 0.001 |  11.335 |   16.449 | 
     | u_ALU/div_67/U61/Y                       |  v   | u_ALU/div_67/u_div/PartRem[2][1] | CLKMX2X2M  | 0.293 |  11.628 |   16.742 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_1/A  |  v   | u_ALU/div_67/u_div/PartRem[2][1] | ADDFX2M    | 0.000 |  11.628 |   16.742 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[1][2]  | ADDFX2M    | 0.476 |  12.104 |   17.217 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[1][2]  | ADDFX2M    | 0.000 |  12.104 |   17.217 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[1][3]  | ADDFX2M    | 0.337 |  12.441 |   17.555 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_3/CI |  v   | u_ALU/div_67/u_div/CryTmp[1][3]  | ADDFX2M    | 0.000 |  12.441 |   17.555 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_3/CO |  v   | u_ALU/div_67/u_div/CryTmp[1][4]  | ADDFX2M    | 0.342 |  12.783 |   17.897 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_4/CI |  v   | u_ALU/div_67/u_div/CryTmp[1][4]  | ADDFX2M    | 0.000 |  12.783 |   17.897 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_4/CO |  v   | u_ALU/div_67/u_div/CryTmp[1][5]  | ADDFX2M    | 0.344 |  13.128 |   18.241 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_5/CI |  v   | u_ALU/div_67/u_div/CryTmp[1][5]  | ADDFX2M    | 0.000 |  13.128 |   18.241 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_5/CO |  v   | u_ALU/div_67/u_div/CryTmp[1][6]  | ADDFX2M    | 0.347 |  13.474 |   18.588 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_6/CI |  v   | u_ALU/div_67/u_div/CryTmp[1][6]  | ADDFX2M    | 0.000 |  13.475 |   18.588 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_1_6/CO |  v   | u_ALU/div_67/u_div/CryTmp[1][7]  | ADDFX2M    | 0.320 |  13.794 |   18.908 | 
     | u_ALU/div_67/U72/A                       |  v   | u_ALU/div_67/u_div/CryTmp[1][7]  | AND2X1M    | 0.000 |  13.794 |   18.908 | 
     | u_ALU/div_67/U72/Y                       |  v   | u_ALU/N126                       | AND2X1M    | 0.412 |  14.206 |   19.319 | 
     | u_ALU/U72/C0                             |  v   | u_ALU/N126                       | AOI222X1M  | 0.001 |  14.207 |   19.320 | 
     | u_ALU/U72/Y                              |  ^   | u_ALU/n101                       | AOI222X1M  | 0.646 |  14.853 |   19.966 | 
     | u_ALU/U69/A1                             |  ^   | u_ALU/n101                       | AOI31X2M   | 0.000 |  14.853 |   19.966 | 
     | u_ALU/U69/Y                              |  v   | u_ALU/ALU_Out_Comb[1]            | AOI31X2M   | 0.197 |  15.050 |   20.163 | 
     | u_ALU/ALU_Out_reg[1]/D                   |  v   | u_ALU/ALU_Out_Comb[1]            | SDFFRQX2M  | 0.000 |  15.050 |   20.163 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |        Net         |     Cell     | Delay | Arrival | Required | 
     |                          |      |                    |              |       |  Time   |   Time   | 
     |--------------------------+------+--------------------+--------------+-------+---------+----------| 
     | REF_CLK                  |  ^   | REF_CLK            |              |       |   0.000 |   -5.113 | 
     | REF_CLK__L1_I0/A         |  ^   | REF_CLK            | CLKINVX40M   | 0.001 |   0.001 |   -5.112 | 
     | REF_CLK__L1_I0/Y         |  v   | REF_CLK__L1_N0     | CLKINVX40M   | 0.036 |   0.037 |   -5.076 | 
     | REF_CLK__L2_I0/A         |  v   | REF_CLK__L1_N0     | CLKINVX32M   | 0.001 |   0.038 |   -5.076 | 
     | REF_CLK__L2_I0/Y         |  ^   | REF_CLK__L2_N0     | CLKINVX32M   | 0.029 |   0.066 |   -5.047 | 
     | u_MUX2_TX_CLOCK/U1/A     |  ^   | REF_CLK__L2_N0     | MX2X4M       | 0.000 |   0.067 |   -5.047 | 
     | u_MUX2_TX_CLOCK/U1/Y     |  ^   | REF_CLK_MUX        | MX2X4M       | 0.164 |   0.230 |   -4.883 | 
     | REF_CLK_MUX__L1_I0/A     |  ^   | REF_CLK_MUX        | CLKBUFX32M   | 0.000 |   0.231 |   -4.883 | 
     | REF_CLK_MUX__L1_I0/Y     |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M   | 0.143 |   0.373 |   -4.740 | 
     | u_Clock_Gating/U0/CK     |  ^   | REF_CLK_MUX__L1_N0 | TLATNCAX20M  | 0.001 |   0.374 |   -4.739 | 
     | u_Clock_Gating/U0/ECK    |  ^   | ALU_CLK            | TLATNCAX20M  | 0.190 |   0.565 |   -4.549 | 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK            | Clock_Gating |       |   0.565 |   -4.548 | 
     | u_ALU/ALU_Out_reg[1]/CK  |  ^   | ALU_CLK            | SDFFRQX2M    | 0.000 |   0.565 |   -4.548 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin u_ALU/ALU_Out_reg[2]/CK 
Endpoint:   u_ALU/ALU_Out_reg[2]/D        (v) checked with  leading edge of 
'GATED_CLOCK'
Beginpoint: u_REG_File/Memory_reg[1][0]/Q (^) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.565
- Setup                         0.399
+ Phase Shift                  20.000
= Required Time                20.166
- Arrival Time                 12.193
= Slack Time                    7.972
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK                          |            |       |   0.000 |    7.972 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK                          | CLKINVX40M | 0.001 |   0.001 |    7.973 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0                   | CLKINVX40M | 0.036 |   0.037 |    8.009 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0                   | CLKINVX32M | 0.001 |   0.038 |    8.010 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0                   | CLKINVX32M | 0.029 |   0.066 |    8.039 | 
     | u_MUX2_TX_CLOCK/U1/A                     |  ^   | REF_CLK__L2_N0                   | MX2X4M     | 0.000 |   0.067 |    8.039 | 
     | u_MUX2_TX_CLOCK/U1/Y                     |  ^   | REF_CLK_MUX                      | MX2X4M     | 0.164 |   0.230 |    8.203 | 
     | REF_CLK_MUX__L1_I0/A                     |  ^   | REF_CLK_MUX                      | CLKBUFX32M | 0.000 |   0.231 |    8.203 | 
     | REF_CLK_MUX__L1_I0/Y                     |  ^   | REF_CLK_MUX__L1_N0               | CLKBUFX32M | 0.143 |   0.373 |    8.346 | 
     | REF_CLK_MUX__L2_I1/A                     |  ^   | REF_CLK_MUX__L1_N0               | CLKBUFX20M | 0.001 |   0.374 |    8.346 | 
     | REF_CLK_MUX__L2_I1/Y                     |  ^   | REF_CLK_MUX__L2_N1               | CLKBUFX20M | 0.173 |   0.547 |    8.519 | 
     | u_REG_File/Memory_reg[1][0]/CK           |  ^   | REF_CLK_MUX__L2_N1               | SDFFRQX1M  | 0.001 |   0.548 |    8.520 | 
     | u_REG_File/Memory_reg[1][0]/Q            |  ^   | Operand_B_Top[0]                 | SDFFRQX1M  | 0.995 |   1.543 |    9.515 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/A        |  ^   | Operand_B_Top[0]                 | INVX2M     | 0.002 |   1.545 |    9.517 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/Y        |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_  | INVX2M     | 0.551 |   2.096 |   10.068 | 
     | u_ALU/div_67/U9/A                        |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_  | OR2X2M     | 0.002 |   2.098 |   10.070 | 
     | u_ALU/div_67/U9/Y                        |  v   | u_ALU/div_67/u_div/CryTmp[7][1]  | OR2X2M     | 0.270 |   2.368 |   10.341 | 
     | u_ALU/div_67/U63/A                       |  v   | u_ALU/div_67/u_div/CryTmp[7][1]  | AND4X1M    | 0.000 |   2.368 |   10.341 | 
     | u_ALU/div_67/U63/Y                       |  v   | u_ALU/N132                       | AND4X1M    | 0.250 |   2.619 |   10.591 | 
     | u_ALU/div_67/U41/S0                      |  v   | u_ALU/N132                       | CLKMX2X2M  | 0.000 |   2.619 |   10.591 | 
     | u_ALU/div_67/U41/Y                       |  ^   | u_ALU/div_67/u_div/PartRem[7][1] | CLKMX2X2M  | 0.257 |   2.876 |   10.848 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_6_1/A  |  ^   | u_ALU/div_67/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.876 |   10.848 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_6_1/CO |  ^   | u_ALU/div_67/u_div/CryTmp[6][2]  | ADDFX2M    | 0.489 |   3.365 |   11.337 | 
     | u_ALU/div_67/U64/C                       |  ^   | u_ALU/div_67/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   3.365 |   11.337 | 
     | u_ALU/div_67/U64/Y                       |  ^   | u_ALU/N131                       | AND3X1M    | 0.304 |   3.669 |   11.641 | 
     | u_ALU/div_67/U47/S0                      |  ^   | u_ALU/N131                       | CLKMX2X2M  | 0.000 |   3.669 |   11.641 | 
     | u_ALU/div_67/U47/Y                       |  v   | u_ALU/div_67/u_div/PartRem[6][1] | CLKMX2X2M  | 0.277 |   3.946 |   11.918 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_1/A  |  v   | u_ALU/div_67/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   3.946 |   11.918 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[5][2]  | ADDFX2M    | 0.469 |   4.415 |   12.387 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   4.415 |   12.387 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[5][3]  | ADDFX2M    | 0.322 |   4.737 |   12.709 | 
     | u_ALU/div_67/U65/A                       |  v   | u_ALU/div_67/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   4.737 |   12.709 | 
     | u_ALU/div_67/U65/Y                       |  v   | u_ALU/N130                       | AND2X1M    | 0.288 |   5.025 |   12.997 | 
     | u_ALU/div_67/U52/S0                      |  v   | u_ALU/N130                       | CLKMX2X2M  | 0.000 |   5.025 |   12.997 | 
     | u_ALU/div_67/U52/Y                       |  v   | u_ALU/div_67/u_div/PartRem[5][1] | CLKMX2X2M  | 0.259 |   5.284 |   13.256 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_1/A  |  v   | u_ALU/div_67/u_div/PartRem[5][1] | ADDFX2M    | 0.000 |   5.284 |   13.256 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[4][2]  | ADDFX2M    | 0.467 |   5.751 |   13.723 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[4][2]  | ADDFX2M    | 0.000 |   5.751 |   13.723 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[4][3]  | ADDFX2M    | 0.339 |   6.090 |   14.062 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_3/CI |  v   | u_ALU/div_67/u_div/CryTmp[4][3]  | ADDFX2M    | 0.000 |   6.090 |   14.062 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_3/CO |  v   | u_ALU/div_67/u_div/CryTmp[4][4]  | ADDFX2M    | 0.316 |   6.405 |   14.378 | 
     | u_ALU/div_67/U67/A                       |  v   | u_ALU/div_67/u_div/CryTmp[4][4]  | AND2X1M    | 0.000 |   6.405 |   14.378 | 
     | u_ALU/div_67/U67/Y                       |  v   | u_ALU/N129                       | AND2X1M    | 0.310 |   6.715 |   14.687 | 
     | u_ALU/div_67/U56/S0                      |  v   | u_ALU/N129                       | CLKMX2X2M  | 0.000 |   6.715 |   14.687 | 
     | u_ALU/div_67/U56/Y                       |  v   | u_ALU/div_67/u_div/PartRem[4][1] | CLKMX2X2M  | 0.267 |   6.982 |   14.955 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_1/A  |  v   | u_ALU/div_67/u_div/PartRem[4][1] | ADDFX2M    | 0.000 |   6.983 |   14.955 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[3][2]  | ADDFX2M    | 0.473 |   7.455 |   15.427 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[3][2]  | ADDFX2M    | 0.000 |   7.455 |   15.427 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[3][3]  | ADDFX2M    | 0.341 |   7.796 |   15.769 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_3/CI |  v   | u_ALU/div_67/u_div/CryTmp[3][3]  | ADDFX2M    | 0.000 |   7.796 |   15.769 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_3/CO |  v   | u_ALU/div_67/u_div/CryTmp[3][4]  | ADDFX2M    | 0.338 |   8.134 |   16.107 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_4/CI |  v   | u_ALU/div_67/u_div/CryTmp[3][4]  | ADDFX2M    | 0.000 |   8.134 |   16.107 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_4/CO |  v   | u_ALU/div_67/u_div/CryTmp[3][5]  | ADDFX2M    | 0.316 |   8.450 |   16.423 | 
     | u_ALU/div_67/U69/C                       |  v   | u_ALU/div_67/u_div/CryTmp[3][5]  | AND3X1M    | 0.000 |   8.450 |   16.423 | 
     | u_ALU/div_67/U69/Y                       |  v   | u_ALU/N128                       | AND3X1M    | 0.428 |   8.879 |   16.851 | 
     | u_ALU/div_67/U59/S0                      |  v   | u_ALU/N128                       | CLKMX2X2M  | 0.000 |   8.879 |   16.851 | 
     | u_ALU/div_67/U59/Y                       |  v   | u_ALU/div_67/u_div/PartRem[3][1] | CLKMX2X2M  | 0.278 |   9.157 |   17.130 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_1/A  |  v   | u_ALU/div_67/u_div/PartRem[3][1] | ADDFX2M    | 0.000 |   9.157 |   17.130 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[2][2]  | ADDFX2M    | 0.474 |   9.631 |   17.603 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[2][2]  | ADDFX2M    | 0.000 |   9.631 |   17.603 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[2][3]  | ADDFX2M    | 0.348 |   9.979 |   17.951 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_3/CI |  v   | u_ALU/div_67/u_div/CryTmp[2][3]  | ADDFX2M    | 0.000 |   9.979 |   17.951 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_3/CO |  v   | u_ALU/div_67/u_div/CryTmp[2][4]  | ADDFX2M    | 0.339 |  10.318 |   18.290 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_4/CI |  v   | u_ALU/div_67/u_div/CryTmp[2][4]  | ADDFX2M    | 0.000 |  10.318 |   18.290 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_4/CO |  v   | u_ALU/div_67/u_div/CryTmp[2][5]  | ADDFX2M    | 0.338 |  10.656 |   18.628 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_5/CI |  v   | u_ALU/div_67/u_div/CryTmp[2][5]  | ADDFX2M    | 0.000 |  10.656 |   18.628 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_2_5/CO |  v   | u_ALU/div_67/u_div/CryTmp[2][6]  | ADDFX2M    | 0.314 |  10.969 |   18.941 | 
     | u_ALU/div_67/U70/A                       |  v   | u_ALU/div_67/u_div/CryTmp[2][6]  | AND2X1M    | 0.000 |  10.969 |   18.941 | 
     | u_ALU/div_67/U70/Y                       |  v   | u_ALU/N127                       | AND2X1M    | 0.366 |  11.335 |   19.307 | 
     | u_ALU/U76/C0                             |  v   | u_ALU/N127                       | AOI222X1M  | 0.001 |  11.335 |   19.308 | 
     | u_ALU/U76/Y                              |  ^   | u_ALU/n95                        | AOI222X1M  | 0.681 |  12.017 |   19.989 | 
     | u_ALU/U73/A1                             |  ^   | u_ALU/n95                        | AOI31X2M   | 0.000 |  12.017 |   19.989 | 
     | u_ALU/U73/Y                              |  v   | u_ALU/ALU_Out_Comb[2]            | AOI31X2M   | 0.176 |  12.193 |   20.166 | 
     | u_ALU/ALU_Out_reg[2]/D                   |  v   | u_ALU/ALU_Out_Comb[2]            | SDFFRQX2M  | 0.000 |  12.193 |   20.166 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |        Net         |     Cell     | Delay | Arrival | Required | 
     |                          |      |                    |              |       |  Time   |   Time   | 
     |--------------------------+------+--------------------+--------------+-------+---------+----------| 
     | REF_CLK                  |  ^   | REF_CLK            |              |       |   0.000 |   -7.972 | 
     | REF_CLK__L1_I0/A         |  ^   | REF_CLK            | CLKINVX40M   | 0.001 |   0.001 |   -7.972 | 
     | REF_CLK__L1_I0/Y         |  v   | REF_CLK__L1_N0     | CLKINVX40M   | 0.036 |   0.037 |   -7.935 | 
     | REF_CLK__L2_I0/A         |  v   | REF_CLK__L1_N0     | CLKINVX32M   | 0.001 |   0.038 |   -7.935 | 
     | REF_CLK__L2_I0/Y         |  ^   | REF_CLK__L2_N0     | CLKINVX32M   | 0.029 |   0.066 |   -7.906 | 
     | u_MUX2_TX_CLOCK/U1/A     |  ^   | REF_CLK__L2_N0     | MX2X4M       | 0.000 |   0.067 |   -7.906 | 
     | u_MUX2_TX_CLOCK/U1/Y     |  ^   | REF_CLK_MUX        | MX2X4M       | 0.164 |   0.230 |   -7.742 | 
     | REF_CLK_MUX__L1_I0/A     |  ^   | REF_CLK_MUX        | CLKBUFX32M   | 0.000 |   0.231 |   -7.742 | 
     | REF_CLK_MUX__L1_I0/Y     |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M   | 0.143 |   0.373 |   -7.599 | 
     | u_Clock_Gating/U0/CK     |  ^   | REF_CLK_MUX__L1_N0 | TLATNCAX20M  | 0.001 |   0.374 |   -7.598 | 
     | u_Clock_Gating/U0/ECK    |  ^   | ALU_CLK            | TLATNCAX20M  | 0.190 |   0.565 |   -7.408 | 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK            | Clock_Gating |       |   0.565 |   -7.407 | 
     | u_ALU/ALU_Out_reg[2]/CK  |  ^   | ALU_CLK            | SDFFRQX2M    | 0.000 |   0.565 |   -7.407 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin u_ALU/ALU_Out_reg[3]/CK 
Endpoint:   u_ALU/ALU_Out_reg[3]/D        (v) checked with  leading edge of 
'GATED_CLOCK'
Beginpoint: u_REG_File/Memory_reg[1][0]/Q (^) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.565
- Setup                         0.404
+ Phase Shift                  20.000
= Required Time                20.161
- Arrival Time                  9.728
= Slack Time                   10.432
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK                          |            |       |   0.000 |   10.432 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK                          | CLKINVX40M | 0.001 |   0.001 |   10.433 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0                   | CLKINVX40M | 0.036 |   0.037 |   10.469 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0                   | CLKINVX32M | 0.001 |   0.038 |   10.470 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0                   | CLKINVX32M | 0.029 |   0.066 |   10.498 | 
     | u_MUX2_TX_CLOCK/U1/A                     |  ^   | REF_CLK__L2_N0                   | MX2X4M     | 0.000 |   0.067 |   10.499 | 
     | u_MUX2_TX_CLOCK/U1/Y                     |  ^   | REF_CLK_MUX                      | MX2X4M     | 0.164 |   0.230 |   10.663 | 
     | REF_CLK_MUX__L1_I0/A                     |  ^   | REF_CLK_MUX                      | CLKBUFX32M | 0.000 |   0.231 |   10.663 | 
     | REF_CLK_MUX__L1_I0/Y                     |  ^   | REF_CLK_MUX__L1_N0               | CLKBUFX32M | 0.143 |   0.373 |   10.806 | 
     | REF_CLK_MUX__L2_I1/A                     |  ^   | REF_CLK_MUX__L1_N0               | CLKBUFX20M | 0.001 |   0.374 |   10.806 | 
     | REF_CLK_MUX__L2_I1/Y                     |  ^   | REF_CLK_MUX__L2_N1               | CLKBUFX20M | 0.173 |   0.547 |   10.979 | 
     | u_REG_File/Memory_reg[1][0]/CK           |  ^   | REF_CLK_MUX__L2_N1               | SDFFRQX1M  | 0.001 |   0.548 |   10.980 | 
     | u_REG_File/Memory_reg[1][0]/Q            |  ^   | Operand_B_Top[0]                 | SDFFRQX1M  | 0.995 |   1.543 |   11.975 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/A        |  ^   | Operand_B_Top[0]                 | INVX2M     | 0.002 |   1.545 |   11.977 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/Y        |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_  | INVX2M     | 0.551 |   2.096 |   12.528 | 
     | u_ALU/div_67/U9/A                        |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_  | OR2X2M     | 0.002 |   2.098 |   12.530 | 
     | u_ALU/div_67/U9/Y                        |  v   | u_ALU/div_67/u_div/CryTmp[7][1]  | OR2X2M     | 0.270 |   2.368 |   12.801 | 
     | u_ALU/div_67/U63/A                       |  v   | u_ALU/div_67/u_div/CryTmp[7][1]  | AND4X1M    | 0.000 |   2.368 |   12.801 | 
     | u_ALU/div_67/U63/Y                       |  v   | u_ALU/N132                       | AND4X1M    | 0.250 |   2.619 |   13.051 | 
     | u_ALU/div_67/U41/S0                      |  v   | u_ALU/N132                       | CLKMX2X2M  | 0.000 |   2.619 |   13.051 | 
     | u_ALU/div_67/U41/Y                       |  ^   | u_ALU/div_67/u_div/PartRem[7][1] | CLKMX2X2M  | 0.257 |   2.876 |   13.308 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_6_1/A  |  ^   | u_ALU/div_67/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.876 |   13.308 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_6_1/CO |  ^   | u_ALU/div_67/u_div/CryTmp[6][2]  | ADDFX2M    | 0.489 |   3.365 |   13.797 | 
     | u_ALU/div_67/U64/C                       |  ^   | u_ALU/div_67/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   3.365 |   13.797 | 
     | u_ALU/div_67/U64/Y                       |  ^   | u_ALU/N131                       | AND3X1M    | 0.304 |   3.669 |   14.101 | 
     | u_ALU/div_67/U47/S0                      |  ^   | u_ALU/N131                       | CLKMX2X2M  | 0.000 |   3.669 |   14.101 | 
     | u_ALU/div_67/U47/Y                       |  v   | u_ALU/div_67/u_div/PartRem[6][1] | CLKMX2X2M  | 0.277 |   3.946 |   14.378 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_1/A  |  v   | u_ALU/div_67/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   3.946 |   14.378 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[5][2]  | ADDFX2M    | 0.469 |   4.415 |   14.847 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   4.415 |   14.847 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[5][3]  | ADDFX2M    | 0.322 |   4.737 |   15.169 | 
     | u_ALU/div_67/U65/A                       |  v   | u_ALU/div_67/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   4.737 |   15.169 | 
     | u_ALU/div_67/U65/Y                       |  v   | u_ALU/N130                       | AND2X1M    | 0.288 |   5.025 |   15.457 | 
     | u_ALU/div_67/U52/S0                      |  v   | u_ALU/N130                       | CLKMX2X2M  | 0.000 |   5.025 |   15.457 | 
     | u_ALU/div_67/U52/Y                       |  v   | u_ALU/div_67/u_div/PartRem[5][1] | CLKMX2X2M  | 0.259 |   5.284 |   15.716 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_1/A  |  v   | u_ALU/div_67/u_div/PartRem[5][1] | ADDFX2M    | 0.000 |   5.284 |   15.716 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[4][2]  | ADDFX2M    | 0.467 |   5.751 |   16.183 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[4][2]  | ADDFX2M    | 0.000 |   5.751 |   16.183 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[4][3]  | ADDFX2M    | 0.339 |   6.090 |   16.522 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_3/CI |  v   | u_ALU/div_67/u_div/CryTmp[4][3]  | ADDFX2M    | 0.000 |   6.090 |   16.522 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_3/CO |  v   | u_ALU/div_67/u_div/CryTmp[4][4]  | ADDFX2M    | 0.316 |   6.405 |   16.838 | 
     | u_ALU/div_67/U67/A                       |  v   | u_ALU/div_67/u_div/CryTmp[4][4]  | AND2X1M    | 0.000 |   6.405 |   16.838 | 
     | u_ALU/div_67/U67/Y                       |  v   | u_ALU/N129                       | AND2X1M    | 0.310 |   6.715 |   17.147 | 
     | u_ALU/div_67/U56/S0                      |  v   | u_ALU/N129                       | CLKMX2X2M  | 0.000 |   6.715 |   17.147 | 
     | u_ALU/div_67/U56/Y                       |  v   | u_ALU/div_67/u_div/PartRem[4][1] | CLKMX2X2M  | 0.267 |   6.982 |   17.415 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_1/A  |  v   | u_ALU/div_67/u_div/PartRem[4][1] | ADDFX2M    | 0.000 |   6.983 |   17.415 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[3][2]  | ADDFX2M    | 0.473 |   7.455 |   17.887 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[3][2]  | ADDFX2M    | 0.000 |   7.455 |   17.887 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[3][3]  | ADDFX2M    | 0.341 |   7.796 |   18.228 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_3/CI |  v   | u_ALU/div_67/u_div/CryTmp[3][3]  | ADDFX2M    | 0.000 |   7.796 |   18.229 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_3/CO |  v   | u_ALU/div_67/u_div/CryTmp[3][4]  | ADDFX2M    | 0.338 |   8.134 |   18.567 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_4/CI |  v   | u_ALU/div_67/u_div/CryTmp[3][4]  | ADDFX2M    | 0.000 |   8.134 |   18.567 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_3_4/CO |  v   | u_ALU/div_67/u_div/CryTmp[3][5]  | ADDFX2M    | 0.316 |   8.450 |   18.882 | 
     | u_ALU/div_67/U69/C                       |  v   | u_ALU/div_67/u_div/CryTmp[3][5]  | AND3X1M    | 0.000 |   8.450 |   18.882 | 
     | u_ALU/div_67/U69/Y                       |  v   | u_ALU/N128                       | AND3X1M    | 0.428 |   8.879 |   19.311 | 
     | u_ALU/U80/C0                             |  v   | u_ALU/N128                       | AOI222X1M  | 0.000 |   8.879 |   19.311 | 
     | u_ALU/U80/Y                              |  ^   | u_ALU/n89                        | AOI222X1M  | 0.641 |   9.520 |   19.953 | 
     | u_ALU/U77/A1                             |  ^   | u_ALU/n89                        | AOI31X2M   | 0.000 |   9.521 |   19.953 | 
     | u_ALU/U77/Y                              |  v   | u_ALU/ALU_Out_Comb[3]            | AOI31X2M   | 0.208 |   9.728 |   20.160 | 
     | u_ALU/ALU_Out_reg[3]/D                   |  v   | u_ALU/ALU_Out_Comb[3]            | SDFFRQX2M  | 0.000 |   9.728 |   20.161 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |        Net         |     Cell     | Delay | Arrival | Required | 
     |                          |      |                    |              |       |  Time   |   Time   | 
     |--------------------------+------+--------------------+--------------+-------+---------+----------| 
     | REF_CLK                  |  ^   | REF_CLK            |              |       |   0.000 |  -10.432 | 
     | REF_CLK__L1_I0/A         |  ^   | REF_CLK            | CLKINVX40M   | 0.001 |   0.001 |  -10.431 | 
     | REF_CLK__L1_I0/Y         |  v   | REF_CLK__L1_N0     | CLKINVX40M   | 0.036 |   0.037 |  -10.395 | 
     | REF_CLK__L2_I0/A         |  v   | REF_CLK__L1_N0     | CLKINVX32M   | 0.001 |   0.038 |  -10.395 | 
     | REF_CLK__L2_I0/Y         |  ^   | REF_CLK__L2_N0     | CLKINVX32M   | 0.029 |   0.066 |  -10.366 | 
     | u_MUX2_TX_CLOCK/U1/A     |  ^   | REF_CLK__L2_N0     | MX2X4M       | 0.000 |   0.066 |  -10.366 | 
     | u_MUX2_TX_CLOCK/U1/Y     |  ^   | REF_CLK_MUX        | MX2X4M       | 0.164 |   0.230 |  -10.202 | 
     | REF_CLK_MUX__L1_I0/A     |  ^   | REF_CLK_MUX        | CLKBUFX32M   | 0.000 |   0.230 |  -10.202 | 
     | REF_CLK_MUX__L1_I0/Y     |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M   | 0.143 |   0.373 |  -10.059 | 
     | u_Clock_Gating/U0/CK     |  ^   | REF_CLK_MUX__L1_N0 | TLATNCAX20M  | 0.001 |   0.374 |  -10.058 | 
     | u_Clock_Gating/U0/ECK    |  ^   | ALU_CLK            | TLATNCAX20M  | 0.190 |   0.565 |   -9.868 | 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK            | Clock_Gating |       |   0.565 |   -9.867 | 
     | u_ALU/ALU_Out_reg[3]/CK  |  ^   | ALU_CLK            | SDFFRQX2M    | 0.000 |   0.565 |   -9.867 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin u_ALU/ALU_Out_reg[15]/CK 
Endpoint:   u_ALU/ALU_Out_reg[15]/D       (v) checked with  leading edge of 
'GATED_CLOCK'
Beginpoint: u_REG_File/Memory_reg[1][0]/Q (^) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.565
- Setup                         0.377
+ Phase Shift                  20.000
= Required Time                20.188
- Arrival Time                  8.288
= Slack Time                   11.900
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+------+---------------------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK                         |            |       |   0.000 |   11.900 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK                         | CLKINVX40M | 0.001 |   0.001 |   11.901 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0                  | CLKINVX40M | 0.036 |   0.037 |   11.937 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0                  | CLKINVX32M | 0.001 |   0.038 |   11.938 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0                  | CLKINVX32M | 0.029 |   0.066 |   11.966 | 
     | u_MUX2_TX_CLOCK/U1/A              |  ^   | REF_CLK__L2_N0                  | MX2X4M     | 0.000 |   0.067 |   11.967 | 
     | u_MUX2_TX_CLOCK/U1/Y              |  ^   | REF_CLK_MUX                     | MX2X4M     | 0.164 |   0.230 |   12.131 | 
     | REF_CLK_MUX__L1_I0/A              |  ^   | REF_CLK_MUX                     | CLKBUFX32M | 0.000 |   0.231 |   12.131 | 
     | REF_CLK_MUX__L1_I0/Y              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX32M | 0.143 |   0.373 |   12.274 | 
     | REF_CLK_MUX__L2_I1/A              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX20M | 0.001 |   0.374 |   12.274 | 
     | REF_CLK_MUX__L2_I1/Y              |  ^   | REF_CLK_MUX__L2_N1              | CLKBUFX20M | 0.173 |   0.547 |   12.447 | 
     | u_REG_File/Memory_reg[1][0]/CK    |  ^   | REF_CLK_MUX__L2_N1              | SDFFRQX1M  | 0.001 |   0.548 |   12.448 | 
     | u_REG_File/Memory_reg[1][0]/Q     |  ^   | Operand_B_Top[0]                | SDFFRQX1M  | 0.995 |   1.543 |   13.443 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/A |  ^   | Operand_B_Top[0]                | INVX2M     | 0.002 |   1.545 |   13.445 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/Y |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | INVX2M     | 0.551 |   2.096 |   13.996 | 
     | u_ALU/mult_63/U109/A              |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | NOR2X1M    | 0.002 |   2.098 |   13.998 | 
     | u_ALU/mult_63/U109/Y              |  ^   | u_ALU/mult_63/ab[1][0]          | NOR2X1M    | 0.299 |   2.398 |   14.298 | 
     | u_ALU/mult_63/U8/B                |  ^   | u_ALU/mult_63/ab[1][0]          | AND2X2M    | 0.000 |   2.398 |   14.298 | 
     | u_ALU/mult_63/U8/Y                |  ^   | u_ALU/mult_63/n9                | AND2X2M    | 0.177 |   2.574 |   14.474 | 
     | u_ALU/mult_63/S1_2_0/B            |  ^   | u_ALU/mult_63/n9                | ADDFX2M    | 0.000 |   2.574 |   14.474 | 
     | u_ALU/mult_63/S1_2_0/CO           |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.551 |   3.125 |   15.025 | 
     | u_ALU/mult_63/S1_3_0/B            |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.000 |   3.125 |   15.025 | 
     | u_ALU/mult_63/S1_3_0/CO           |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.562 |   3.687 |   15.587 | 
     | u_ALU/mult_63/S1_4_0/B            |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.000 |   3.687 |   15.587 | 
     | u_ALU/mult_63/S1_4_0/CO           |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.564 |   4.251 |   16.151 | 
     | u_ALU/mult_63/S1_5_0/B            |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.000 |   4.251 |   16.151 | 
     | u_ALU/mult_63/S1_5_0/CO           |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.566 |   4.817 |   16.717 | 
     | u_ALU/mult_63/S1_6_0/B            |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.000 |   4.817 |   16.717 | 
     | u_ALU/mult_63/S1_6_0/CO           |  ^   | u_ALU/mult_63/CARRYB[6][0]      | ADDFX2M    | 0.575 |   5.392 |   17.292 | 
     | u_ALU/mult_63/S4_0/B              |  ^   | u_ALU/mult_63/CARRYB[6][0]      | ADDFX2M    | 0.000 |   5.392 |   17.292 | 
     | u_ALU/mult_63/S4_0/CO             |  ^   | u_ALU/mult_63/CARRYB[7][0]      | ADDFX2M    | 0.581 |   5.973 |   17.873 | 
     | u_ALU/mult_63/U23/A               |  ^   | u_ALU/mult_63/CARRYB[7][0]      | AND2X2M    | 0.000 |   5.973 |   17.873 | 
     | u_ALU/mult_63/U23/Y               |  ^   | u_ALU/mult_63/n11               | AND2X2M    | 0.174 |   6.148 |   18.048 | 
     | u_ALU/mult_63/FS_1/U3/B           |  ^   | u_ALU/mult_63/n11               | NAND2X2M   | 0.000 |   6.148 |   18.048 | 
     | u_ALU/mult_63/FS_1/U3/Y           |  v   | u_ALU/mult_63/FS_1/n8           | NAND2X2M   | 0.082 |   6.229 |   18.129 | 
     | u_ALU/mult_63/FS_1/U23/A0         |  v   | u_ALU/mult_63/FS_1/n8           | OA21X1M    | 0.000 |   6.229 |   18.129 | 
     | u_ALU/mult_63/FS_1/U23/Y          |  v   | u_ALU/mult_63/FS_1/n3           | OA21X1M    | 0.398 |   6.627 |   18.527 | 
     | u_ALU/mult_63/FS_1/U20/A0N        |  v   | u_ALU/mult_63/FS_1/n3           | AOI2BB1X1M | 0.000 |   6.627 |   18.527 | 
     | u_ALU/mult_63/FS_1/U20/Y          |  v   | u_ALU/mult_63/FS_1/n18          | AOI2BB1X1M | 0.282 |   6.909 |   18.809 | 
     | u_ALU/mult_63/FS_1/U18/A1         |  v   | u_ALU/mult_63/FS_1/n18          | OA21X1M    | 0.000 |   6.909 |   18.809 | 
     | u_ALU/mult_63/FS_1/U18/Y          |  v   | u_ALU/mult_63/FS_1/n14          | OA21X1M    | 0.417 |   7.326 |   19.226 | 
     | u_ALU/mult_63/FS_1/U13/A1         |  v   | u_ALU/mult_63/FS_1/n14          | OAI21BX1M  | 0.000 |   7.326 |   19.226 | 
     | u_ALU/mult_63/FS_1/U13/Y          |  ^   | u_ALU/mult_63/FS_1/n11          | OAI21BX1M  | 0.286 |   7.612 |   19.512 | 
     | u_ALU/mult_63/FS_1/U11/A1         |  ^   | u_ALU/mult_63/FS_1/n11          | OAI21X1M   | 0.000 |   7.612 |   19.512 | 
     | u_ALU/mult_63/FS_1/U11/Y          |  v   | u_ALU/mult_63/FS_1/n12          | OAI21X1M   | 0.141 |   7.753 |   19.653 | 
     | u_ALU/mult_63/FS_1/U2/B0N         |  v   | u_ALU/mult_63/FS_1/n12          | AOI21BX2M  | 0.000 |   7.753 |   19.653 | 
     | u_ALU/mult_63/FS_1/U2/Y           |  v   | u_ALU/mult_63/FS_1/n1           | AOI21BX2M  | 0.179 |   7.933 |   19.833 | 
     | u_ALU/mult_63/FS_1/U6/B           |  v   | u_ALU/mult_63/FS_1/n1           | XNOR2X2M   | 0.000 |   7.933 |   19.833 | 
     | u_ALU/mult_63/FS_1/U6/Y           |  v   | u_ALU/N124                      | XNOR2X2M   | 0.166 |   8.099 |   19.999 | 
     | u_ALU/U42/A0N                     |  v   | u_ALU/N124                      | OAI2BB1X2M | 0.000 |   8.099 |   19.999 | 
     | u_ALU/U42/Y                       |  v   | u_ALU/ALU_Out_Comb[15]          | OAI2BB1X2M | 0.189 |   8.288 |   20.188 | 
     | u_ALU/ALU_Out_reg[15]/D           |  v   | u_ALU/ALU_Out_Comb[15]          | SDFFRQX2M  | 0.000 |   8.288 |   20.188 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |        Net         |     Cell     | Delay | Arrival | Required | 
     |                          |      |                    |              |       |  Time   |   Time   | 
     |--------------------------+------+--------------------+--------------+-------+---------+----------| 
     | REF_CLK                  |  ^   | REF_CLK            |              |       |   0.000 |  -11.900 | 
     | REF_CLK__L1_I0/A         |  ^   | REF_CLK            | CLKINVX40M   | 0.001 |   0.001 |  -11.899 | 
     | REF_CLK__L1_I0/Y         |  v   | REF_CLK__L1_N0     | CLKINVX40M   | 0.036 |   0.037 |  -11.863 | 
     | REF_CLK__L2_I0/A         |  v   | REF_CLK__L1_N0     | CLKINVX32M   | 0.001 |   0.038 |  -11.863 | 
     | REF_CLK__L2_I0/Y         |  ^   | REF_CLK__L2_N0     | CLKINVX32M   | 0.029 |   0.066 |  -11.834 | 
     | u_MUX2_TX_CLOCK/U1/A     |  ^   | REF_CLK__L2_N0     | MX2X4M       | 0.000 |   0.066 |  -11.834 | 
     | u_MUX2_TX_CLOCK/U1/Y     |  ^   | REF_CLK_MUX        | MX2X4M       | 0.164 |   0.230 |  -11.670 | 
     | REF_CLK_MUX__L1_I0/A     |  ^   | REF_CLK_MUX        | CLKBUFX32M   | 0.000 |   0.230 |  -11.670 | 
     | REF_CLK_MUX__L1_I0/Y     |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M   | 0.143 |   0.373 |  -11.527 | 
     | u_Clock_Gating/U0/CK     |  ^   | REF_CLK_MUX__L1_N0 | TLATNCAX20M  | 0.001 |   0.374 |  -11.526 | 
     | u_Clock_Gating/U0/ECK    |  ^   | ALU_CLK            | TLATNCAX20M  | 0.190 |   0.565 |  -11.336 | 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK            | Clock_Gating |       |   0.565 |  -11.335 | 
     | u_ALU/ALU_Out_reg[15]/CK |  ^   | ALU_CLK            | SDFFRQX2M    | 0.001 |   0.565 |  -11.335 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin u_ALU/ALU_Out_reg[14]/CK 
Endpoint:   u_ALU/ALU_Out_reg[14]/D       (v) checked with  leading edge of 
'GATED_CLOCK'
Beginpoint: u_REG_File/Memory_reg[1][0]/Q (^) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.565
- Setup                         0.377
+ Phase Shift                  20.000
= Required Time                20.189
- Arrival Time                  8.100
= Slack Time                   12.089
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+------+---------------------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK                         |            |       |   0.000 |   12.089 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK                         | CLKINVX40M | 0.001 |   0.001 |   12.090 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0                  | CLKINVX40M | 0.036 |   0.037 |   12.126 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0                  | CLKINVX32M | 0.001 |   0.038 |   12.126 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0                  | CLKINVX32M | 0.029 |   0.066 |   12.155 | 
     | u_MUX2_TX_CLOCK/U1/A              |  ^   | REF_CLK__L2_N0                  | MX2X4M     | 0.000 |   0.067 |   12.155 | 
     | u_MUX2_TX_CLOCK/U1/Y              |  ^   | REF_CLK_MUX                     | MX2X4M     | 0.164 |   0.230 |   12.319 | 
     | REF_CLK_MUX__L1_I0/A              |  ^   | REF_CLK_MUX                     | CLKBUFX32M | 0.000 |   0.231 |   12.319 | 
     | REF_CLK_MUX__L1_I0/Y              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX32M | 0.143 |   0.373 |   12.462 | 
     | REF_CLK_MUX__L2_I1/A              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX20M | 0.001 |   0.374 |   12.463 | 
     | REF_CLK_MUX__L2_I1/Y              |  ^   | REF_CLK_MUX__L2_N1              | CLKBUFX20M | 0.173 |   0.547 |   12.635 | 
     | u_REG_File/Memory_reg[1][0]/CK    |  ^   | REF_CLK_MUX__L2_N1              | SDFFRQX1M  | 0.001 |   0.548 |   12.637 | 
     | u_REG_File/Memory_reg[1][0]/Q     |  ^   | Operand_B_Top[0]                | SDFFRQX1M  | 0.995 |   1.543 |   13.632 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/A |  ^   | Operand_B_Top[0]                | INVX2M     | 0.002 |   1.545 |   13.633 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/Y |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | INVX2M     | 0.551 |   2.096 |   14.185 | 
     | u_ALU/mult_63/U109/A              |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | NOR2X1M    | 0.002 |   2.098 |   14.187 | 
     | u_ALU/mult_63/U109/Y              |  ^   | u_ALU/mult_63/ab[1][0]          | NOR2X1M    | 0.299 |   2.398 |   14.486 | 
     | u_ALU/mult_63/U8/B                |  ^   | u_ALU/mult_63/ab[1][0]          | AND2X2M    | 0.000 |   2.398 |   14.486 | 
     | u_ALU/mult_63/U8/Y                |  ^   | u_ALU/mult_63/n9                | AND2X2M    | 0.177 |   2.574 |   14.663 | 
     | u_ALU/mult_63/S1_2_0/B            |  ^   | u_ALU/mult_63/n9                | ADDFX2M    | 0.000 |   2.574 |   14.663 | 
     | u_ALU/mult_63/S1_2_0/CO           |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.551 |   3.125 |   15.214 | 
     | u_ALU/mult_63/S1_3_0/B            |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.000 |   3.125 |   15.214 | 
     | u_ALU/mult_63/S1_3_0/CO           |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.562 |   3.687 |   15.776 | 
     | u_ALU/mult_63/S1_4_0/B            |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.000 |   3.687 |   15.776 | 
     | u_ALU/mult_63/S1_4_0/CO           |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.564 |   4.251 |   16.340 | 
     | u_ALU/mult_63/S1_5_0/B            |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.000 |   4.251 |   16.340 | 
     | u_ALU/mult_63/S1_5_0/CO           |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.566 |   4.817 |   16.906 | 
     | u_ALU/mult_63/S1_6_0/B            |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.000 |   4.817 |   16.906 | 
     | u_ALU/mult_63/S1_6_0/CO           |  ^   | u_ALU/mult_63/CARRYB[6][0]      | ADDFX2M    | 0.575 |   5.392 |   17.481 | 
     | u_ALU/mult_63/S4_0/B              |  ^   | u_ALU/mult_63/CARRYB[6][0]      | ADDFX2M    | 0.000 |   5.392 |   17.481 | 
     | u_ALU/mult_63/S4_0/CO             |  ^   | u_ALU/mult_63/CARRYB[7][0]      | ADDFX2M    | 0.581 |   5.973 |   18.062 | 
     | u_ALU/mult_63/U23/A               |  ^   | u_ALU/mult_63/CARRYB[7][0]      | AND2X2M    | 0.000 |   5.973 |   18.062 | 
     | u_ALU/mult_63/U23/Y               |  ^   | u_ALU/mult_63/n11               | AND2X2M    | 0.174 |   6.148 |   18.236 | 
     | u_ALU/mult_63/FS_1/U3/B           |  ^   | u_ALU/mult_63/n11               | NAND2X2M   | 0.000 |   6.148 |   18.236 | 
     | u_ALU/mult_63/FS_1/U3/Y           |  v   | u_ALU/mult_63/FS_1/n8           | NAND2X2M   | 0.082 |   6.229 |   18.318 | 
     | u_ALU/mult_63/FS_1/U23/A0         |  v   | u_ALU/mult_63/FS_1/n8           | OA21X1M    | 0.000 |   6.229 |   18.318 | 
     | u_ALU/mult_63/FS_1/U23/Y          |  v   | u_ALU/mult_63/FS_1/n3           | OA21X1M    | 0.398 |   6.627 |   18.715 | 
     | u_ALU/mult_63/FS_1/U20/A0N        |  v   | u_ALU/mult_63/FS_1/n3           | AOI2BB1X1M | 0.000 |   6.627 |   18.715 | 
     | u_ALU/mult_63/FS_1/U20/Y          |  v   | u_ALU/mult_63/FS_1/n18          | AOI2BB1X1M | 0.282 |   6.909 |   18.997 | 
     | u_ALU/mult_63/FS_1/U18/A1         |  v   | u_ALU/mult_63/FS_1/n18          | OA21X1M    | 0.000 |   6.909 |   18.997 | 
     | u_ALU/mult_63/FS_1/U18/Y          |  v   | u_ALU/mult_63/FS_1/n14          | OA21X1M    | 0.417 |   7.326 |   19.414 | 
     | u_ALU/mult_63/FS_1/U13/A1         |  v   | u_ALU/mult_63/FS_1/n14          | OAI21BX1M  | 0.000 |   7.326 |   19.414 | 
     | u_ALU/mult_63/FS_1/U13/Y          |  ^   | u_ALU/mult_63/FS_1/n11          | OAI21BX1M  | 0.286 |   7.612 |   19.701 | 
     | u_ALU/mult_63/FS_1/U12/C          |  ^   | u_ALU/mult_63/FS_1/n11          | XOR3XLM    | 0.000 |   7.612 |   19.701 | 
     | u_ALU/mult_63/FS_1/U12/Y          |  v   | u_ALU/N123                      | XOR3XLM    | 0.281 |   7.893 |   19.982 | 
     | u_ALU/U41/A0N                     |  v   | u_ALU/N123                      | OAI2BB1X2M | 0.000 |   7.893 |   19.982 | 
     | u_ALU/U41/Y                       |  v   | u_ALU/ALU_Out_Comb[14]          | OAI2BB1X2M | 0.206 |   8.100 |   20.189 | 
     | u_ALU/ALU_Out_reg[14]/D           |  v   | u_ALU/ALU_Out_Comb[14]          | SDFFRQX2M  | 0.000 |   8.100 |   20.189 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |        Net         |     Cell     | Delay | Arrival | Required | 
     |                          |      |                    |              |       |  Time   |   Time   | 
     |--------------------------+------+--------------------+--------------+-------+---------+----------| 
     | REF_CLK                  |  ^   | REF_CLK            |              |       |   0.000 |  -12.089 | 
     | REF_CLK__L1_I0/A         |  ^   | REF_CLK            | CLKINVX40M   | 0.001 |   0.001 |  -12.088 | 
     | REF_CLK__L1_I0/Y         |  v   | REF_CLK__L1_N0     | CLKINVX40M   | 0.036 |   0.037 |  -12.052 | 
     | REF_CLK__L2_I0/A         |  v   | REF_CLK__L1_N0     | CLKINVX32M   | 0.001 |   0.038 |  -12.051 | 
     | REF_CLK__L2_I0/Y         |  ^   | REF_CLK__L2_N0     | CLKINVX32M   | 0.029 |   0.066 |  -12.023 | 
     | u_MUX2_TX_CLOCK/U1/A     |  ^   | REF_CLK__L2_N0     | MX2X4M       | 0.000 |   0.066 |  -12.022 | 
     | u_MUX2_TX_CLOCK/U1/Y     |  ^   | REF_CLK_MUX        | MX2X4M       | 0.164 |   0.230 |  -11.858 | 
     | REF_CLK_MUX__L1_I0/A     |  ^   | REF_CLK_MUX        | CLKBUFX32M   | 0.000 |   0.230 |  -11.858 | 
     | REF_CLK_MUX__L1_I0/Y     |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M   | 0.143 |   0.373 |  -11.715 | 
     | u_Clock_Gating/U0/CK     |  ^   | REF_CLK_MUX__L1_N0 | TLATNCAX20M  | 0.001 |   0.374 |  -11.715 | 
     | u_Clock_Gating/U0/ECK    |  ^   | ALU_CLK            | TLATNCAX20M  | 0.190 |   0.565 |  -11.524 | 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK            | Clock_Gating |       |   0.565 |  -11.523 | 
     | u_ALU/ALU_Out_reg[14]/CK |  ^   | ALU_CLK            | SDFFRQX2M    | 0.001 |   0.565 |  -11.523 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin u_ALU/ALU_Out_reg[13]/CK 
Endpoint:   u_ALU/ALU_Out_reg[13]/D       (v) checked with  leading edge of 
'GATED_CLOCK'
Beginpoint: u_REG_File/Memory_reg[1][0]/Q (^) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.565
- Setup                         0.376
+ Phase Shift                  20.000
= Required Time                20.189
- Arrival Time                  7.669
= Slack Time                   12.521
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+------+---------------------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK                         |            |       |   0.000 |   12.521 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK                         | CLKINVX40M | 0.001 |   0.001 |   12.522 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0                  | CLKINVX40M | 0.036 |   0.037 |   12.558 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0                  | CLKINVX32M | 0.001 |   0.038 |   12.559 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0                  | CLKINVX32M | 0.029 |   0.066 |   12.587 | 
     | u_MUX2_TX_CLOCK/U1/A              |  ^   | REF_CLK__L2_N0                  | MX2X4M     | 0.000 |   0.066 |   12.587 | 
     | u_MUX2_TX_CLOCK/U1/Y              |  ^   | REF_CLK_MUX                     | MX2X4M     | 0.164 |   0.230 |   12.751 | 
     | REF_CLK_MUX__L1_I0/A              |  ^   | REF_CLK_MUX                     | CLKBUFX32M | 0.000 |   0.230 |   12.751 | 
     | REF_CLK_MUX__L1_I0/Y              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX32M | 0.143 |   0.373 |   12.894 | 
     | REF_CLK_MUX__L2_I1/A              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX20M | 0.001 |   0.374 |   12.895 | 
     | REF_CLK_MUX__L2_I1/Y              |  ^   | REF_CLK_MUX__L2_N1              | CLKBUFX20M | 0.173 |   0.547 |   13.068 | 
     | u_REG_File/Memory_reg[1][0]/CK    |  ^   | REF_CLK_MUX__L2_N1              | SDFFRQX1M  | 0.001 |   0.548 |   13.069 | 
     | u_REG_File/Memory_reg[1][0]/Q     |  ^   | Operand_B_Top[0]                | SDFFRQX1M  | 0.995 |   1.543 |   14.064 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/A |  ^   | Operand_B_Top[0]                | INVX2M     | 0.002 |   1.545 |   14.066 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/Y |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | INVX2M     | 0.551 |   2.096 |   14.617 | 
     | u_ALU/mult_63/U109/A              |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | NOR2X1M    | 0.002 |   2.098 |   14.619 | 
     | u_ALU/mult_63/U109/Y              |  ^   | u_ALU/mult_63/ab[1][0]          | NOR2X1M    | 0.299 |   2.397 |   14.918 | 
     | u_ALU/mult_63/U8/B                |  ^   | u_ALU/mult_63/ab[1][0]          | AND2X2M    | 0.000 |   2.397 |   14.918 | 
     | u_ALU/mult_63/U8/Y                |  ^   | u_ALU/mult_63/n9                | AND2X2M    | 0.177 |   2.574 |   15.095 | 
     | u_ALU/mult_63/S1_2_0/B            |  ^   | u_ALU/mult_63/n9                | ADDFX2M    | 0.000 |   2.574 |   15.095 | 
     | u_ALU/mult_63/S1_2_0/CO           |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.551 |   3.125 |   15.646 | 
     | u_ALU/mult_63/S1_3_0/B            |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.000 |   3.125 |   15.646 | 
     | u_ALU/mult_63/S1_3_0/CO           |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.562 |   3.687 |   16.208 | 
     | u_ALU/mult_63/S1_4_0/B            |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.000 |   3.687 |   16.208 | 
     | u_ALU/mult_63/S1_4_0/CO           |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.564 |   4.251 |   16.772 | 
     | u_ALU/mult_63/S1_5_0/B            |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.000 |   4.251 |   16.772 | 
     | u_ALU/mult_63/S1_5_0/CO           |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.566 |   4.817 |   17.338 | 
     | u_ALU/mult_63/S1_6_0/B            |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.000 |   4.817 |   17.338 | 
     | u_ALU/mult_63/S1_6_0/CO           |  ^   | u_ALU/mult_63/CARRYB[6][0]      | ADDFX2M    | 0.575 |   5.392 |   17.913 | 
     | u_ALU/mult_63/S4_0/B              |  ^   | u_ALU/mult_63/CARRYB[6][0]      | ADDFX2M    | 0.000 |   5.392 |   17.913 | 
     | u_ALU/mult_63/S4_0/CO             |  ^   | u_ALU/mult_63/CARRYB[7][0]      | ADDFX2M    | 0.581 |   5.973 |   18.494 | 
     | u_ALU/mult_63/U23/A               |  ^   | u_ALU/mult_63/CARRYB[7][0]      | AND2X2M    | 0.000 |   5.973 |   18.494 | 
     | u_ALU/mult_63/U23/Y               |  ^   | u_ALU/mult_63/n11               | AND2X2M    | 0.174 |   6.148 |   18.669 | 
     | u_ALU/mult_63/FS_1/U3/B           |  ^   | u_ALU/mult_63/n11               | NAND2X2M   | 0.000 |   6.148 |   18.669 | 
     | u_ALU/mult_63/FS_1/U3/Y           |  v   | u_ALU/mult_63/FS_1/n8           | NAND2X2M   | 0.082 |   6.229 |   18.750 | 
     | u_ALU/mult_63/FS_1/U23/A0         |  v   | u_ALU/mult_63/FS_1/n8           | OA21X1M    | 0.000 |   6.229 |   18.750 | 
     | u_ALU/mult_63/FS_1/U23/Y          |  v   | u_ALU/mult_63/FS_1/n3           | OA21X1M    | 0.398 |   6.627 |   19.148 | 
     | u_ALU/mult_63/FS_1/U20/A0N        |  v   | u_ALU/mult_63/FS_1/n3           | AOI2BB1X1M | 0.000 |   6.627 |   19.148 | 
     | u_ALU/mult_63/FS_1/U20/Y          |  v   | u_ALU/mult_63/FS_1/n18          | AOI2BB1X1M | 0.282 |   6.908 |   19.429 | 
     | u_ALU/mult_63/FS_1/U18/A1         |  v   | u_ALU/mult_63/FS_1/n18          | OA21X1M    | 0.000 |   6.908 |   19.429 | 
     | u_ALU/mult_63/FS_1/U18/Y          |  v   | u_ALU/mult_63/FS_1/n14          | OA21X1M    | 0.417 |   7.326 |   19.847 | 
     | u_ALU/mult_63/FS_1/U14/A          |  v   | u_ALU/mult_63/FS_1/n14          | XNOR2X1M   | 0.000 |   7.326 |   19.847 | 
     | u_ALU/mult_63/FS_1/U14/Y          |  v   | u_ALU/N122                      | XNOR2X1M   | 0.159 |   7.484 |   20.005 | 
     | u_ALU/U40/A0N                     |  v   | u_ALU/N122                      | OAI2BB1X2M | 0.000 |   7.484 |   20.005 | 
     | u_ALU/U40/Y                       |  v   | u_ALU/ALU_Out_Comb[13]          | OAI2BB1X2M | 0.184 |   7.669 |   20.189 | 
     | u_ALU/ALU_Out_reg[13]/D           |  v   | u_ALU/ALU_Out_Comb[13]          | SDFFRQX2M  | 0.000 |   7.669 |   20.189 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |        Net         |     Cell     | Delay | Arrival | Required | 
     |                          |      |                    |              |       |  Time   |   Time   | 
     |--------------------------+------+--------------------+--------------+-------+---------+----------| 
     | REF_CLK                  |  ^   | REF_CLK            |              |       |   0.000 |  -12.521 | 
     | REF_CLK__L1_I0/A         |  ^   | REF_CLK            | CLKINVX40M   | 0.001 |   0.001 |  -12.520 | 
     | REF_CLK__L1_I0/Y         |  v   | REF_CLK__L1_N0     | CLKINVX40M   | 0.036 |   0.037 |  -12.484 | 
     | REF_CLK__L2_I0/A         |  v   | REF_CLK__L1_N0     | CLKINVX32M   | 0.001 |   0.038 |  -12.483 | 
     | REF_CLK__L2_I0/Y         |  ^   | REF_CLK__L2_N0     | CLKINVX32M   | 0.029 |   0.066 |  -12.455 | 
     | u_MUX2_TX_CLOCK/U1/A     |  ^   | REF_CLK__L2_N0     | MX2X4M       | 0.000 |   0.066 |  -12.454 | 
     | u_MUX2_TX_CLOCK/U1/Y     |  ^   | REF_CLK_MUX        | MX2X4M       | 0.164 |   0.230 |  -12.291 | 
     | REF_CLK_MUX__L1_I0/A     |  ^   | REF_CLK_MUX        | CLKBUFX32M   | 0.000 |   0.230 |  -12.290 | 
     | REF_CLK_MUX__L1_I0/Y     |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M   | 0.143 |   0.373 |  -12.148 | 
     | u_Clock_Gating/U0/CK     |  ^   | REF_CLK_MUX__L1_N0 | TLATNCAX20M  | 0.001 |   0.374 |  -12.147 | 
     | u_Clock_Gating/U0/ECK    |  ^   | ALU_CLK            | TLATNCAX20M  | 0.190 |   0.565 |  -11.956 | 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK            | Clock_Gating |       |   0.565 |  -11.956 | 
     | u_ALU/ALU_Out_reg[13]/CK |  ^   | ALU_CLK            | SDFFRQX2M    | 0.001 |   0.565 |  -11.956 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin u_ALU/ALU_Out_reg[4]/CK 
Endpoint:   u_ALU/ALU_Out_reg[4]/D        (v) checked with  leading edge of 
'GATED_CLOCK'
Beginpoint: u_REG_File/Memory_reg[1][0]/Q (^) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.565
- Setup                         0.404
+ Phase Shift                  20.000
= Required Time                20.162
- Arrival Time                  7.516
= Slack Time                   12.646
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK                          |            |       |   0.000 |   12.646 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK                          | CLKINVX40M | 0.001 |   0.001 |   12.647 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0                   | CLKINVX40M | 0.036 |   0.037 |   12.683 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0                   | CLKINVX32M | 0.001 |   0.038 |   12.684 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0                   | CLKINVX32M | 0.029 |   0.066 |   12.712 | 
     | u_MUX2_TX_CLOCK/U1/A                     |  ^   | REF_CLK__L2_N0                   | MX2X4M     | 0.000 |   0.067 |   12.712 | 
     | u_MUX2_TX_CLOCK/U1/Y                     |  ^   | REF_CLK_MUX                      | MX2X4M     | 0.164 |   0.230 |   12.876 | 
     | REF_CLK_MUX__L1_I0/A                     |  ^   | REF_CLK_MUX                      | CLKBUFX32M | 0.000 |   0.231 |   12.876 | 
     | REF_CLK_MUX__L1_I0/Y                     |  ^   | REF_CLK_MUX__L1_N0               | CLKBUFX32M | 0.143 |   0.373 |   13.019 | 
     | REF_CLK_MUX__L2_I1/A                     |  ^   | REF_CLK_MUX__L1_N0               | CLKBUFX20M | 0.001 |   0.374 |   13.020 | 
     | REF_CLK_MUX__L2_I1/Y                     |  ^   | REF_CLK_MUX__L2_N1               | CLKBUFX20M | 0.173 |   0.547 |   13.192 | 
     | u_REG_File/Memory_reg[1][0]/CK           |  ^   | REF_CLK_MUX__L2_N1               | SDFFRQX1M  | 0.001 |   0.548 |   13.194 | 
     | u_REG_File/Memory_reg[1][0]/Q            |  ^   | Operand_B_Top[0]                 | SDFFRQX1M  | 0.995 |   1.543 |   14.189 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/A        |  ^   | Operand_B_Top[0]                 | INVX2M     | 0.002 |   1.545 |   14.191 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/Y        |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_  | INVX2M     | 0.551 |   2.096 |   14.742 | 
     | u_ALU/div_67/U9/A                        |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_  | OR2X2M     | 0.002 |   2.098 |   14.744 | 
     | u_ALU/div_67/U9/Y                        |  v   | u_ALU/div_67/u_div/CryTmp[7][1]  | OR2X2M     | 0.270 |   2.368 |   15.014 | 
     | u_ALU/div_67/U63/A                       |  v   | u_ALU/div_67/u_div/CryTmp[7][1]  | AND4X1M    | 0.000 |   2.368 |   15.014 | 
     | u_ALU/div_67/U63/Y                       |  v   | u_ALU/N132                       | AND4X1M    | 0.250 |   2.619 |   15.265 | 
     | u_ALU/div_67/U41/S0                      |  v   | u_ALU/N132                       | CLKMX2X2M  | 0.000 |   2.619 |   15.265 | 
     | u_ALU/div_67/U41/Y                       |  ^   | u_ALU/div_67/u_div/PartRem[7][1] | CLKMX2X2M  | 0.257 |   2.876 |   15.521 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_6_1/A  |  ^   | u_ALU/div_67/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.876 |   15.521 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_6_1/CO |  ^   | u_ALU/div_67/u_div/CryTmp[6][2]  | ADDFX2M    | 0.489 |   3.365 |   16.010 | 
     | u_ALU/div_67/U64/C                       |  ^   | u_ALU/div_67/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   3.365 |   16.010 | 
     | u_ALU/div_67/U64/Y                       |  ^   | u_ALU/N131                       | AND3X1M    | 0.304 |   3.669 |   16.315 | 
     | u_ALU/div_67/U47/S0                      |  ^   | u_ALU/N131                       | CLKMX2X2M  | 0.000 |   3.669 |   16.315 | 
     | u_ALU/div_67/U47/Y                       |  v   | u_ALU/div_67/u_div/PartRem[6][1] | CLKMX2X2M  | 0.277 |   3.946 |   16.591 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_1/A  |  v   | u_ALU/div_67/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   3.946 |   16.591 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[5][2]  | ADDFX2M    | 0.469 |   4.415 |   17.060 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   4.415 |   17.060 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[5][3]  | ADDFX2M    | 0.322 |   4.737 |   17.382 | 
     | u_ALU/div_67/U65/A                       |  v   | u_ALU/div_67/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   4.737 |   17.382 | 
     | u_ALU/div_67/U65/Y                       |  v   | u_ALU/N130                       | AND2X1M    | 0.288 |   5.025 |   17.670 | 
     | u_ALU/div_67/U52/S0                      |  v   | u_ALU/N130                       | CLKMX2X2M  | 0.000 |   5.025 |   17.671 | 
     | u_ALU/div_67/U52/Y                       |  v   | u_ALU/div_67/u_div/PartRem[5][1] | CLKMX2X2M  | 0.259 |   5.284 |   17.929 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_1/A  |  v   | u_ALU/div_67/u_div/PartRem[5][1] | ADDFX2M    | 0.000 |   5.284 |   17.929 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[4][2]  | ADDFX2M    | 0.467 |   5.751 |   18.396 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[4][2]  | ADDFX2M    | 0.000 |   5.751 |   18.396 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[4][3]  | ADDFX2M    | 0.339 |   6.090 |   18.735 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_3/CI |  v   | u_ALU/div_67/u_div/CryTmp[4][3]  | ADDFX2M    | 0.000 |   6.090 |   18.735 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_4_3/CO |  v   | u_ALU/div_67/u_div/CryTmp[4][4]  | ADDFX2M    | 0.316 |   6.405 |   19.051 | 
     | u_ALU/div_67/U67/A                       |  v   | u_ALU/div_67/u_div/CryTmp[4][4]  | AND2X1M    | 0.000 |   6.405 |   19.051 | 
     | u_ALU/div_67/U67/Y                       |  v   | u_ALU/N129                       | AND2X1M    | 0.310 |   6.715 |   19.361 | 
     | u_ALU/U84/C0                             |  v   | u_ALU/N129                       | AOI222X1M  | 0.000 |   6.715 |   19.361 | 
     | u_ALU/U84/Y                              |  ^   | u_ALU/n83                        | AOI222X1M  | 0.593 |   7.308 |   19.954 | 
     | u_ALU/U81/A1                             |  ^   | u_ALU/n83                        | AOI31X2M   | 0.000 |   7.308 |   19.954 | 
     | u_ALU/U81/Y                              |  v   | u_ALU/ALU_Out_Comb[4]            | AOI31X2M   | 0.208 |   7.516 |   20.161 | 
     | u_ALU/ALU_Out_reg[4]/D                   |  v   | u_ALU/ALU_Out_Comb[4]            | SDFFRQX2M  | 0.000 |   7.516 |   20.162 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |        Net         |     Cell     | Delay | Arrival | Required | 
     |                          |      |                    |              |       |  Time   |   Time   | 
     |--------------------------+------+--------------------+--------------+-------+---------+----------| 
     | REF_CLK                  |  ^   | REF_CLK            |              |       |   0.000 |  -12.646 | 
     | REF_CLK__L1_I0/A         |  ^   | REF_CLK            | CLKINVX40M   | 0.001 |   0.001 |  -12.645 | 
     | REF_CLK__L1_I0/Y         |  v   | REF_CLK__L1_N0     | CLKINVX40M   | 0.036 |   0.037 |  -12.609 | 
     | REF_CLK__L2_I0/A         |  v   | REF_CLK__L1_N0     | CLKINVX32M   | 0.001 |   0.038 |  -12.608 | 
     | REF_CLK__L2_I0/Y         |  ^   | REF_CLK__L2_N0     | CLKINVX32M   | 0.029 |   0.066 |  -12.580 | 
     | u_MUX2_TX_CLOCK/U1/A     |  ^   | REF_CLK__L2_N0     | MX2X4M       | 0.000 |   0.066 |  -12.579 | 
     | u_MUX2_TX_CLOCK/U1/Y     |  ^   | REF_CLK_MUX        | MX2X4M       | 0.164 |   0.230 |  -12.415 | 
     | REF_CLK_MUX__L1_I0/A     |  ^   | REF_CLK_MUX        | CLKBUFX32M   | 0.000 |   0.230 |  -12.415 | 
     | REF_CLK_MUX__L1_I0/Y     |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M   | 0.143 |   0.373 |  -12.272 | 
     | u_Clock_Gating/U0/CK     |  ^   | REF_CLK_MUX__L1_N0 | TLATNCAX20M  | 0.001 |   0.374 |  -12.272 | 
     | u_Clock_Gating/U0/ECK    |  ^   | ALU_CLK            | TLATNCAX20M  | 0.190 |   0.565 |  -12.081 | 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK            | Clock_Gating |       |   0.565 |  -12.081 | 
     | u_ALU/ALU_Out_reg[4]/CK  |  ^   | ALU_CLK            | SDFFRQX2M    | 0.001 |   0.565 |  -12.081 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin u_ALU/ALU_Out_reg[12]/CK 
Endpoint:   u_ALU/ALU_Out_reg[12]/D       (v) checked with  leading edge of 
'GATED_CLOCK'
Beginpoint: u_REG_File/Memory_reg[1][0]/Q (^) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.565
- Setup                         0.376
+ Phase Shift                  20.000
= Required Time                20.189
- Arrival Time                  7.325
= Slack Time                   12.865
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+------+---------------------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK                         |            |       |   0.000 |   12.865 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK                         | CLKINVX40M | 0.001 |   0.001 |   12.865 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0                  | CLKINVX40M | 0.036 |   0.037 |   12.902 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0                  | CLKINVX32M | 0.001 |   0.038 |   12.902 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0                  | CLKINVX32M | 0.029 |   0.066 |   12.931 | 
     | u_MUX2_TX_CLOCK/U1/A              |  ^   | REF_CLK__L2_N0                  | MX2X4M     | 0.000 |   0.067 |   12.931 | 
     | u_MUX2_TX_CLOCK/U1/Y              |  ^   | REF_CLK_MUX                     | MX2X4M     | 0.164 |   0.230 |   13.095 | 
     | REF_CLK_MUX__L1_I0/A              |  ^   | REF_CLK_MUX                     | CLKBUFX32M | 0.000 |   0.231 |   13.095 | 
     | REF_CLK_MUX__L1_I0/Y              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX32M | 0.143 |   0.373 |   13.238 | 
     | REF_CLK_MUX__L2_I1/A              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX20M | 0.001 |   0.374 |   13.239 | 
     | REF_CLK_MUX__L2_I1/Y              |  ^   | REF_CLK_MUX__L2_N1              | CLKBUFX20M | 0.173 |   0.547 |   13.411 | 
     | u_REG_File/Memory_reg[1][0]/CK    |  ^   | REF_CLK_MUX__L2_N1              | SDFFRQX1M  | 0.001 |   0.548 |   13.413 | 
     | u_REG_File/Memory_reg[1][0]/Q     |  ^   | Operand_B_Top[0]                | SDFFRQX1M  | 0.995 |   1.543 |   14.407 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/A |  ^   | Operand_B_Top[0]                | INVX2M     | 0.002 |   1.545 |   14.409 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/Y |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | INVX2M     | 0.551 |   2.096 |   14.961 | 
     | u_ALU/mult_63/U109/A              |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | NOR2X1M    | 0.002 |   2.098 |   14.963 | 
     | u_ALU/mult_63/U109/Y              |  ^   | u_ALU/mult_63/ab[1][0]          | NOR2X1M    | 0.299 |   2.398 |   15.262 | 
     | u_ALU/mult_63/U8/B                |  ^   | u_ALU/mult_63/ab[1][0]          | AND2X2M    | 0.000 |   2.398 |   15.262 | 
     | u_ALU/mult_63/U8/Y                |  ^   | u_ALU/mult_63/n9                | AND2X2M    | 0.177 |   2.574 |   15.439 | 
     | u_ALU/mult_63/S1_2_0/B            |  ^   | u_ALU/mult_63/n9                | ADDFX2M    | 0.000 |   2.574 |   15.439 | 
     | u_ALU/mult_63/S1_2_0/CO           |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.551 |   3.125 |   15.990 | 
     | u_ALU/mult_63/S1_3_0/B            |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.000 |   3.125 |   15.990 | 
     | u_ALU/mult_63/S1_3_0/CO           |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.562 |   3.687 |   16.552 | 
     | u_ALU/mult_63/S1_4_0/B            |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.000 |   3.687 |   16.552 | 
     | u_ALU/mult_63/S1_4_0/CO           |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.564 |   4.251 |   17.115 | 
     | u_ALU/mult_63/S1_5_0/B            |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.000 |   4.251 |   17.115 | 
     | u_ALU/mult_63/S1_5_0/CO           |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.566 |   4.817 |   17.681 | 
     | u_ALU/mult_63/S1_6_0/B            |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.000 |   4.817 |   17.681 | 
     | u_ALU/mult_63/S1_6_0/CO           |  ^   | u_ALU/mult_63/CARRYB[6][0]      | ADDFX2M    | 0.575 |   5.392 |   18.256 | 
     | u_ALU/mult_63/S4_0/B              |  ^   | u_ALU/mult_63/CARRYB[6][0]      | ADDFX2M    | 0.000 |   5.392 |   18.257 | 
     | u_ALU/mult_63/S4_0/CO             |  ^   | u_ALU/mult_63/CARRYB[7][0]      | ADDFX2M    | 0.581 |   5.973 |   18.838 | 
     | u_ALU/mult_63/U23/A               |  ^   | u_ALU/mult_63/CARRYB[7][0]      | AND2X2M    | 0.000 |   5.973 |   18.838 | 
     | u_ALU/mult_63/U23/Y               |  ^   | u_ALU/mult_63/n11               | AND2X2M    | 0.174 |   6.148 |   19.012 | 
     | u_ALU/mult_63/FS_1/U3/B           |  ^   | u_ALU/mult_63/n11               | NAND2X2M   | 0.000 |   6.148 |   19.012 | 
     | u_ALU/mult_63/FS_1/U3/Y           |  v   | u_ALU/mult_63/FS_1/n8           | NAND2X2M   | 0.082 |   6.229 |   19.094 | 
     | u_ALU/mult_63/FS_1/U23/A0         |  v   | u_ALU/mult_63/FS_1/n8           | OA21X1M    | 0.000 |   6.229 |   19.094 | 
     | u_ALU/mult_63/FS_1/U23/Y          |  v   | u_ALU/mult_63/FS_1/n3           | OA21X1M    | 0.398 |   6.627 |   19.491 | 
     | u_ALU/mult_63/FS_1/U20/A0N        |  v   | u_ALU/mult_63/FS_1/n3           | AOI2BB1X1M | 0.000 |   6.627 |   19.491 | 
     | u_ALU/mult_63/FS_1/U20/Y          |  v   | u_ALU/mult_63/FS_1/n18          | AOI2BB1X1M | 0.282 |   6.909 |   19.773 | 
     | u_ALU/mult_63/FS_1/U19/B          |  v   | u_ALU/mult_63/FS_1/n18          | CLKXOR2X2M | 0.000 |   6.909 |   19.773 | 
     | u_ALU/mult_63/FS_1/U19/Y          |  v   | u_ALU/N121                      | CLKXOR2X2M | 0.237 |   7.146 |   20.010 | 
     | u_ALU/U39/A0N                     |  v   | u_ALU/N121                      | OAI2BB1X2M | 0.000 |   7.146 |   20.010 | 
     | u_ALU/U39/Y                       |  v   | u_ALU/ALU_Out_Comb[12]          | OAI2BB1X2M | 0.179 |   7.325 |   20.189 | 
     | u_ALU/ALU_Out_reg[12]/D           |  v   | u_ALU/ALU_Out_Comb[12]          | SDFFRQX2M  | 0.000 |   7.325 |   20.189 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |        Net         |     Cell     | Delay | Arrival | Required | 
     |                          |      |                    |              |       |  Time   |   Time   | 
     |--------------------------+------+--------------------+--------------+-------+---------+----------| 
     | REF_CLK                  |  ^   | REF_CLK            |              |       |   0.000 |  -12.865 | 
     | REF_CLK__L1_I0/A         |  ^   | REF_CLK            | CLKINVX40M   | 0.001 |   0.001 |  -12.864 | 
     | REF_CLK__L1_I0/Y         |  v   | REF_CLK__L1_N0     | CLKINVX40M   | 0.036 |   0.037 |  -12.828 | 
     | REF_CLK__L2_I0/A         |  v   | REF_CLK__L1_N0     | CLKINVX32M   | 0.001 |   0.038 |  -12.827 | 
     | REF_CLK__L2_I0/Y         |  ^   | REF_CLK__L2_N0     | CLKINVX32M   | 0.029 |   0.066 |  -12.798 | 
     | u_MUX2_TX_CLOCK/U1/A     |  ^   | REF_CLK__L2_N0     | MX2X4M       | 0.000 |   0.066 |  -12.798 | 
     | u_MUX2_TX_CLOCK/U1/Y     |  ^   | REF_CLK_MUX        | MX2X4M       | 0.164 |   0.230 |  -12.634 | 
     | REF_CLK_MUX__L1_I0/A     |  ^   | REF_CLK_MUX        | CLKBUFX32M   | 0.000 |   0.230 |  -12.634 | 
     | REF_CLK_MUX__L1_I0/Y     |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M   | 0.143 |   0.373 |  -12.491 | 
     | u_Clock_Gating/U0/CK     |  ^   | REF_CLK_MUX__L1_N0 | TLATNCAX20M  | 0.001 |   0.374 |  -12.490 | 
     | u_Clock_Gating/U0/ECK    |  ^   | ALU_CLK            | TLATNCAX20M  | 0.190 |   0.565 |  -12.300 | 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK            | Clock_Gating |       |   0.565 |  -12.299 | 
     | u_ALU/ALU_Out_reg[12]/CK |  ^   | ALU_CLK            | SDFFRQX2M    | 0.001 |   0.565 |  -12.299 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin u_ALU/ALU_Out_reg[11]/CK 
Endpoint:   u_ALU/ALU_Out_reg[11]/D       (v) checked with  leading edge of 
'GATED_CLOCK'
Beginpoint: u_REG_File/Memory_reg[1][0]/Q (^) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.565
- Setup                         0.376
+ Phase Shift                  20.000
= Required Time                20.190
- Arrival Time                  6.963
= Slack Time                   13.227
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+------+---------------------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK                         |            |       |   0.000 |   13.227 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK                         | CLKINVX40M | 0.001 |   0.001 |   13.227 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0                  | CLKINVX40M | 0.036 |   0.037 |   13.264 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0                  | CLKINVX32M | 0.001 |   0.038 |   13.264 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0                  | CLKINVX32M | 0.029 |   0.066 |   13.293 | 
     | u_MUX2_TX_CLOCK/U1/A              |  ^   | REF_CLK__L2_N0                  | MX2X4M     | 0.000 |   0.066 |   13.293 | 
     | u_MUX2_TX_CLOCK/U1/Y              |  ^   | REF_CLK_MUX                     | MX2X4M     | 0.164 |   0.230 |   13.457 | 
     | REF_CLK_MUX__L1_I0/A              |  ^   | REF_CLK_MUX                     | CLKBUFX32M | 0.000 |   0.230 |   13.457 | 
     | REF_CLK_MUX__L1_I0/Y              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX32M | 0.143 |   0.373 |   13.600 | 
     | REF_CLK_MUX__L2_I1/A              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX20M | 0.001 |   0.374 |   13.601 | 
     | REF_CLK_MUX__L2_I1/Y              |  ^   | REF_CLK_MUX__L2_N1              | CLKBUFX20M | 0.173 |   0.547 |   13.773 | 
     | u_REG_File/Memory_reg[1][0]/CK    |  ^   | REF_CLK_MUX__L2_N1              | SDFFRQX1M  | 0.001 |   0.548 |   13.775 | 
     | u_REG_File/Memory_reg[1][0]/Q     |  ^   | Operand_B_Top[0]                | SDFFRQX1M  | 0.995 |   1.543 |   14.769 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/A |  ^   | Operand_B_Top[0]                | INVX2M     | 0.002 |   1.545 |   14.771 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/Y |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | INVX2M     | 0.551 |   2.096 |   15.323 | 
     | u_ALU/mult_63/U109/A              |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | NOR2X1M    | 0.002 |   2.098 |   15.325 | 
     | u_ALU/mult_63/U109/Y              |  ^   | u_ALU/mult_63/ab[1][0]          | NOR2X1M    | 0.299 |   2.397 |   15.624 | 
     | u_ALU/mult_63/U8/B                |  ^   | u_ALU/mult_63/ab[1][0]          | AND2X2M    | 0.000 |   2.397 |   15.624 | 
     | u_ALU/mult_63/U8/Y                |  ^   | u_ALU/mult_63/n9                | AND2X2M    | 0.177 |   2.574 |   15.801 | 
     | u_ALU/mult_63/S1_2_0/B            |  ^   | u_ALU/mult_63/n9                | ADDFX2M    | 0.000 |   2.574 |   15.801 | 
     | u_ALU/mult_63/S1_2_0/CO           |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.551 |   3.125 |   16.352 | 
     | u_ALU/mult_63/S1_3_0/B            |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.000 |   3.125 |   16.352 | 
     | u_ALU/mult_63/S1_3_0/CO           |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.562 |   3.687 |   16.914 | 
     | u_ALU/mult_63/S1_4_0/B            |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.000 |   3.687 |   16.914 | 
     | u_ALU/mult_63/S1_4_0/CO           |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.564 |   4.251 |   17.477 | 
     | u_ALU/mult_63/S1_5_0/B            |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.000 |   4.251 |   17.477 | 
     | u_ALU/mult_63/S1_5_0/CO           |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.566 |   4.817 |   18.043 | 
     | u_ALU/mult_63/S1_6_0/B            |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.000 |   4.817 |   18.043 | 
     | u_ALU/mult_63/S1_6_0/CO           |  ^   | u_ALU/mult_63/CARRYB[6][0]      | ADDFX2M    | 0.575 |   5.392 |   18.618 | 
     | u_ALU/mult_63/S4_0/B              |  ^   | u_ALU/mult_63/CARRYB[6][0]      | ADDFX2M    | 0.000 |   5.392 |   18.619 | 
     | u_ALU/mult_63/S4_0/CO             |  ^   | u_ALU/mult_63/CARRYB[7][0]      | ADDFX2M    | 0.581 |   5.973 |   19.200 | 
     | u_ALU/mult_63/U23/A               |  ^   | u_ALU/mult_63/CARRYB[7][0]      | AND2X2M    | 0.000 |   5.973 |   19.200 | 
     | u_ALU/mult_63/U23/Y               |  ^   | u_ALU/mult_63/n11               | AND2X2M    | 0.174 |   6.148 |   19.374 | 
     | u_ALU/mult_63/FS_1/U3/B           |  ^   | u_ALU/mult_63/n11               | NAND2X2M   | 0.000 |   6.148 |   19.374 | 
     | u_ALU/mult_63/FS_1/U3/Y           |  v   | u_ALU/mult_63/FS_1/n8           | NAND2X2M   | 0.082 |   6.229 |   19.456 | 
     | u_ALU/mult_63/FS_1/U23/A0         |  v   | u_ALU/mult_63/FS_1/n8           | OA21X1M    | 0.000 |   6.229 |   19.456 | 
     | u_ALU/mult_63/FS_1/U23/Y          |  v   | u_ALU/mult_63/FS_1/n3           | OA21X1M    | 0.398 |   6.627 |   19.853 | 
     | u_ALU/mult_63/FS_1/U7/A           |  v   | u_ALU/mult_63/FS_1/n3           | XNOR2X1M   | 0.000 |   6.627 |   19.853 | 
     | u_ALU/mult_63/FS_1/U7/Y           |  v   | u_ALU/N120                      | XNOR2X1M   | 0.155 |   6.781 |   20.008 | 
     | u_ALU/U38/A0N                     |  v   | u_ALU/N120                      | OAI2BB1X2M | 0.000 |   6.781 |   20.008 | 
     | u_ALU/U38/Y                       |  v   | u_ALU/ALU_Out_Comb[11]          | OAI2BB1X2M | 0.182 |   6.963 |   20.190 | 
     | u_ALU/ALU_Out_reg[11]/D           |  v   | u_ALU/ALU_Out_Comb[11]          | SDFFRQX2M  | 0.000 |   6.963 |   20.190 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |        Net         |     Cell     | Delay | Arrival | Required | 
     |                          |      |                    |              |       |  Time   |   Time   | 
     |--------------------------+------+--------------------+--------------+-------+---------+----------| 
     | REF_CLK                  |  ^   | REF_CLK            |              |       |   0.000 |  -13.227 | 
     | REF_CLK__L1_I0/A         |  ^   | REF_CLK            | CLKINVX40M   | 0.001 |   0.001 |  -13.226 | 
     | REF_CLK__L1_I0/Y         |  v   | REF_CLK__L1_N0     | CLKINVX40M   | 0.036 |   0.037 |  -13.190 | 
     | REF_CLK__L2_I0/A         |  v   | REF_CLK__L1_N0     | CLKINVX32M   | 0.001 |   0.038 |  -13.189 | 
     | REF_CLK__L2_I0/Y         |  ^   | REF_CLK__L2_N0     | CLKINVX32M   | 0.029 |   0.066 |  -13.160 | 
     | u_MUX2_TX_CLOCK/U1/A     |  ^   | REF_CLK__L2_N0     | MX2X4M       | 0.000 |   0.066 |  -13.160 | 
     | u_MUX2_TX_CLOCK/U1/Y     |  ^   | REF_CLK_MUX        | MX2X4M       | 0.164 |   0.230 |  -12.996 | 
     | REF_CLK_MUX__L1_I0/A     |  ^   | REF_CLK_MUX        | CLKBUFX32M   | 0.000 |   0.230 |  -12.996 | 
     | REF_CLK_MUX__L1_I0/Y     |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M   | 0.143 |   0.373 |  -12.853 | 
     | u_Clock_Gating/U0/CK     |  ^   | REF_CLK_MUX__L1_N0 | TLATNCAX20M  | 0.001 |   0.374 |  -12.852 | 
     | u_Clock_Gating/U0/ECK    |  ^   | ALU_CLK            | TLATNCAX20M  | 0.190 |   0.565 |  -12.662 | 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK            | Clock_Gating |       |   0.565 |  -12.661 | 
     | u_ALU/ALU_Out_reg[11]/CK |  ^   | ALU_CLK            | SDFFRQX2M    | 0.001 |   0.565 |  -12.661 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin u_ALU/ALU_Out_reg[10]/CK 
Endpoint:   u_ALU/ALU_Out_reg[10]/D       (v) checked with  leading edge of 
'GATED_CLOCK'
Beginpoint: u_REG_File/Memory_reg[1][0]/Q (^) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.565
- Setup                         0.376
+ Phase Shift                  20.000
= Required Time                20.189
- Arrival Time                  6.631
= Slack Time                   13.559
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+------+---------------------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK                         |            |       |   0.000 |   13.559 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK                         | CLKINVX40M | 0.001 |   0.001 |   13.559 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0                  | CLKINVX40M | 0.036 |   0.037 |   13.596 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0                  | CLKINVX32M | 0.001 |   0.038 |   13.596 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0                  | CLKINVX32M | 0.029 |   0.066 |   13.625 | 
     | u_MUX2_TX_CLOCK/U1/A              |  ^   | REF_CLK__L2_N0                  | MX2X4M     | 0.000 |   0.066 |   13.625 | 
     | u_MUX2_TX_CLOCK/U1/Y              |  ^   | REF_CLK_MUX                     | MX2X4M     | 0.164 |   0.230 |   13.789 | 
     | REF_CLK_MUX__L1_I0/A              |  ^   | REF_CLK_MUX                     | CLKBUFX32M | 0.000 |   0.230 |   13.789 | 
     | REF_CLK_MUX__L1_I0/Y              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX32M | 0.143 |   0.373 |   13.932 | 
     | REF_CLK_MUX__L2_I1/A              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX20M | 0.001 |   0.374 |   13.933 | 
     | REF_CLK_MUX__L2_I1/Y              |  ^   | REF_CLK_MUX__L2_N1              | CLKBUFX20M | 0.173 |   0.547 |   14.105 | 
     | u_REG_File/Memory_reg[1][0]/CK    |  ^   | REF_CLK_MUX__L2_N1              | SDFFRQX1M  | 0.001 |   0.548 |   14.107 | 
     | u_REG_File/Memory_reg[1][0]/Q     |  ^   | Operand_B_Top[0]                | SDFFRQX1M  | 0.995 |   1.543 |   15.101 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/A |  ^   | Operand_B_Top[0]                | INVX2M     | 0.002 |   1.545 |   15.103 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/Y |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | INVX2M     | 0.551 |   2.096 |   15.655 | 
     | u_ALU/mult_63/U109/A              |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | NOR2X1M    | 0.002 |   2.098 |   15.657 | 
     | u_ALU/mult_63/U109/Y              |  ^   | u_ALU/mult_63/ab[1][0]          | NOR2X1M    | 0.299 |   2.397 |   15.956 | 
     | u_ALU/mult_63/U8/B                |  ^   | u_ALU/mult_63/ab[1][0]          | AND2X2M    | 0.000 |   2.397 |   15.956 | 
     | u_ALU/mult_63/U8/Y                |  ^   | u_ALU/mult_63/n9                | AND2X2M    | 0.177 |   2.574 |   16.133 | 
     | u_ALU/mult_63/S1_2_0/B            |  ^   | u_ALU/mult_63/n9                | ADDFX2M    | 0.000 |   2.574 |   16.133 | 
     | u_ALU/mult_63/S1_2_0/CO           |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.551 |   3.125 |   16.684 | 
     | u_ALU/mult_63/S1_3_0/B            |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.000 |   3.125 |   16.684 | 
     | u_ALU/mult_63/S1_3_0/CO           |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.562 |   3.687 |   17.246 | 
     | u_ALU/mult_63/S1_4_0/B            |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.000 |   3.687 |   17.246 | 
     | u_ALU/mult_63/S1_4_0/CO           |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.564 |   4.251 |   17.809 | 
     | u_ALU/mult_63/S1_5_0/B            |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.000 |   4.251 |   17.809 | 
     | u_ALU/mult_63/S1_5_0/CO           |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.566 |   4.817 |   18.375 | 
     | u_ALU/mult_63/S1_6_0/B            |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.000 |   4.817 |   18.375 | 
     | u_ALU/mult_63/S1_6_0/CO           |  ^   | u_ALU/mult_63/CARRYB[6][0]      | ADDFX2M    | 0.575 |   5.392 |   18.950 | 
     | u_ALU/mult_63/S4_0/B              |  ^   | u_ALU/mult_63/CARRYB[6][0]      | ADDFX2M    | 0.000 |   5.392 |   18.951 | 
     | u_ALU/mult_63/S4_0/CO             |  ^   | u_ALU/mult_63/CARRYB[7][0]      | ADDFX2M    | 0.581 |   5.973 |   19.532 | 
     | u_ALU/mult_63/U23/A               |  ^   | u_ALU/mult_63/CARRYB[7][0]      | AND2X2M    | 0.000 |   5.973 |   19.532 | 
     | u_ALU/mult_63/U23/Y               |  ^   | u_ALU/mult_63/n11               | AND2X2M    | 0.174 |   6.148 |   19.706 | 
     | u_ALU/mult_63/FS_1/U3/B           |  ^   | u_ALU/mult_63/n11               | NAND2X2M   | 0.000 |   6.148 |   19.706 | 
     | u_ALU/mult_63/FS_1/U3/Y           |  v   | u_ALU/mult_63/FS_1/n8           | NAND2X2M   | 0.082 |   6.229 |   19.788 | 
     | u_ALU/mult_63/FS_1/U9/B           |  v   | u_ALU/mult_63/FS_1/n8           | CLKXOR2X2M | 0.000 |   6.229 |   19.788 | 
     | u_ALU/mult_63/FS_1/U9/Y           |  v   | u_ALU/N119                      | CLKXOR2X2M | 0.224 |   6.454 |   20.012 | 
     | u_ALU/U37/A0N                     |  v   | u_ALU/N119                      | OAI2BB1X2M | 0.000 |   6.454 |   20.012 | 
     | u_ALU/U37/Y                       |  v   | u_ALU/ALU_Out_Comb[10]          | OAI2BB1X2M | 0.177 |   6.631 |   20.189 | 
     | u_ALU/ALU_Out_reg[10]/D           |  v   | u_ALU/ALU_Out_Comb[10]          | SDFFRQX2M  | 0.000 |   6.631 |   20.189 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |        Net         |     Cell     | Delay | Arrival | Required | 
     |                          |      |                    |              |       |  Time   |   Time   | 
     |--------------------------+------+--------------------+--------------+-------+---------+----------| 
     | REF_CLK                  |  ^   | REF_CLK            |              |       |   0.000 |  -13.559 | 
     | REF_CLK__L1_I0/A         |  ^   | REF_CLK            | CLKINVX40M   | 0.001 |   0.001 |  -13.558 | 
     | REF_CLK__L1_I0/Y         |  v   | REF_CLK__L1_N0     | CLKINVX40M   | 0.036 |   0.037 |  -13.522 | 
     | REF_CLK__L2_I0/A         |  v   | REF_CLK__L1_N0     | CLKINVX32M   | 0.001 |   0.038 |  -13.521 | 
     | REF_CLK__L2_I0/Y         |  ^   | REF_CLK__L2_N0     | CLKINVX32M   | 0.029 |   0.066 |  -13.492 | 
     | u_MUX2_TX_CLOCK/U1/A     |  ^   | REF_CLK__L2_N0     | MX2X4M       | 0.000 |   0.066 |  -13.492 | 
     | u_MUX2_TX_CLOCK/U1/Y     |  ^   | REF_CLK_MUX        | MX2X4M       | 0.164 |   0.230 |  -13.328 | 
     | REF_CLK_MUX__L1_I0/A     |  ^   | REF_CLK_MUX        | CLKBUFX32M   | 0.000 |   0.230 |  -13.328 | 
     | REF_CLK_MUX__L1_I0/Y     |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M   | 0.143 |   0.373 |  -13.185 | 
     | u_Clock_Gating/U0/CK     |  ^   | REF_CLK_MUX__L1_N0 | TLATNCAX20M  | 0.001 |   0.374 |  -13.184 | 
     | u_Clock_Gating/U0/ECK    |  ^   | ALU_CLK            | TLATNCAX20M  | 0.190 |   0.565 |  -12.994 | 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK            | Clock_Gating |       |   0.565 |  -12.993 | 
     | u_ALU/ALU_Out_reg[10]/CK |  ^   | ALU_CLK            | SDFFRQX2M    | 0.001 |   0.565 |  -12.993 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin u_ALU/ALU_Out_reg[9]/CK 
Endpoint:   u_ALU/ALU_Out_reg[9]/D        (v) checked with  leading edge of 
'GATED_CLOCK'
Beginpoint: u_REG_File/Memory_reg[1][0]/Q (^) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.565
- Setup                         0.376
+ Phase Shift                  20.000
= Required Time                20.189
- Arrival Time                  6.547
= Slack Time                   13.642
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+------+---------------------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK                         |            |       |   0.000 |   13.642 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK                         | CLKINVX40M | 0.001 |   0.001 |   13.643 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0                  | CLKINVX40M | 0.036 |   0.037 |   13.679 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0                  | CLKINVX32M | 0.001 |   0.038 |   13.680 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0                  | CLKINVX32M | 0.029 |   0.066 |   13.708 | 
     | u_MUX2_TX_CLOCK/U1/A              |  ^   | REF_CLK__L2_N0                  | MX2X4M     | 0.000 |   0.067 |   13.709 | 
     | u_MUX2_TX_CLOCK/U1/Y              |  ^   | REF_CLK_MUX                     | MX2X4M     | 0.164 |   0.230 |   13.873 | 
     | REF_CLK_MUX__L1_I0/A              |  ^   | REF_CLK_MUX                     | CLKBUFX32M | 0.000 |   0.231 |   13.873 | 
     | REF_CLK_MUX__L1_I0/Y              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX32M | 0.143 |   0.373 |   14.016 | 
     | REF_CLK_MUX__L2_I1/A              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX20M | 0.001 |   0.374 |   14.016 | 
     | REF_CLK_MUX__L2_I1/Y              |  ^   | REF_CLK_MUX__L2_N1              | CLKBUFX20M | 0.173 |   0.547 |   14.189 | 
     | u_REG_File/Memory_reg[1][0]/CK    |  ^   | REF_CLK_MUX__L2_N1              | SDFFRQX1M  | 0.001 |   0.548 |   14.190 | 
     | u_REG_File/Memory_reg[1][0]/Q     |  ^   | Operand_B_Top[0]                | SDFFRQX1M  | 0.995 |   1.543 |   15.185 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/A |  ^   | Operand_B_Top[0]                | INVX2M     | 0.002 |   1.545 |   15.187 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/Y |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | INVX2M     | 0.551 |   2.096 |   15.738 | 
     | u_ALU/mult_63/U109/A              |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | NOR2X1M    | 0.002 |   2.098 |   15.740 | 
     | u_ALU/mult_63/U109/Y              |  ^   | u_ALU/mult_63/ab[1][0]          | NOR2X1M    | 0.299 |   2.398 |   16.040 | 
     | u_ALU/mult_63/U8/B                |  ^   | u_ALU/mult_63/ab[1][0]          | AND2X2M    | 0.000 |   2.398 |   16.040 | 
     | u_ALU/mult_63/U8/Y                |  ^   | u_ALU/mult_63/n9                | AND2X2M    | 0.177 |   2.574 |   16.216 | 
     | u_ALU/mult_63/S1_2_0/B            |  ^   | u_ALU/mult_63/n9                | ADDFX2M    | 0.000 |   2.574 |   16.216 | 
     | u_ALU/mult_63/S1_2_0/CO           |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.551 |   3.125 |   16.767 | 
     | u_ALU/mult_63/S1_3_0/B            |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.000 |   3.125 |   16.767 | 
     | u_ALU/mult_63/S1_3_0/CO           |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.562 |   3.687 |   17.329 | 
     | u_ALU/mult_63/S1_4_0/B            |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.000 |   3.687 |   17.329 | 
     | u_ALU/mult_63/S1_4_0/CO           |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.564 |   4.251 |   17.893 | 
     | u_ALU/mult_63/S1_5_0/B            |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.000 |   4.251 |   17.893 | 
     | u_ALU/mult_63/S1_5_0/CO           |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.566 |   4.817 |   18.459 | 
     | u_ALU/mult_63/S1_6_0/B            |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.000 |   4.817 |   18.459 | 
     | u_ALU/mult_63/S1_6_0/CO           |  ^   | u_ALU/mult_63/CARRYB[6][0]      | ADDFX2M    | 0.575 |   5.392 |   19.034 | 
     | u_ALU/mult_63/S4_0/B              |  ^   | u_ALU/mult_63/CARRYB[6][0]      | ADDFX2M    | 0.000 |   5.392 |   19.034 | 
     | u_ALU/mult_63/S4_0/CO             |  ^   | u_ALU/mult_63/CARRYB[7][0]      | ADDFX2M    | 0.581 |   5.973 |   19.615 | 
     | u_ALU/mult_63/U23/A               |  ^   | u_ALU/mult_63/CARRYB[7][0]      | AND2X2M    | 0.000 |   5.973 |   19.615 | 
     | u_ALU/mult_63/U23/Y               |  ^   | u_ALU/mult_63/n11               | AND2X2M    | 0.174 |   6.148 |   19.790 | 
     | u_ALU/mult_63/FS_1/U5/A           |  ^   | u_ALU/mult_63/n11               | INVX2M     | 0.000 |   6.148 |   19.790 | 
     | u_ALU/mult_63/FS_1/U5/Y           |  v   | u_ALU/mult_63/FS_1/n2           | INVX2M     | 0.056 |   6.203 |   19.845 | 
     | u_ALU/mult_63/FS_1/U4/B           |  v   | u_ALU/mult_63/FS_1/n2           | XNOR2X2M   | 0.000 |   6.203 |   19.845 | 
     | u_ALU/mult_63/FS_1/U4/Y           |  v   | u_ALU/N118                      | XNOR2X2M   | 0.159 |   6.362 |   20.004 | 
     | u_ALU/U36/A0N                     |  v   | u_ALU/N118                      | OAI2BB1X2M | 0.000 |   6.362 |   20.004 | 
     | u_ALU/U36/Y                       |  v   | u_ALU/ALU_Out_Comb[9]           | OAI2BB1X2M | 0.184 |   6.547 |   20.189 | 
     | u_ALU/ALU_Out_reg[9]/D            |  v   | u_ALU/ALU_Out_Comb[9]           | SDFFRQX2M  | 0.000 |   6.547 |   20.189 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |        Net         |     Cell     | Delay | Arrival | Required | 
     |                          |      |                    |              |       |  Time   |   Time   | 
     |--------------------------+------+--------------------+--------------+-------+---------+----------| 
     | REF_CLK                  |  ^   | REF_CLK            |              |       |   0.000 |  -13.642 | 
     | REF_CLK__L1_I0/A         |  ^   | REF_CLK            | CLKINVX40M   | 0.001 |   0.001 |  -13.641 | 
     | REF_CLK__L1_I0/Y         |  v   | REF_CLK__L1_N0     | CLKINVX40M   | 0.036 |   0.037 |  -13.605 | 
     | REF_CLK__L2_I0/A         |  v   | REF_CLK__L1_N0     | CLKINVX32M   | 0.001 |   0.038 |  -13.604 | 
     | REF_CLK__L2_I0/Y         |  ^   | REF_CLK__L2_N0     | CLKINVX32M   | 0.029 |   0.066 |  -13.576 | 
     | u_MUX2_TX_CLOCK/U1/A     |  ^   | REF_CLK__L2_N0     | MX2X4M       | 0.000 |   0.066 |  -13.576 | 
     | u_MUX2_TX_CLOCK/U1/Y     |  ^   | REF_CLK_MUX        | MX2X4M       | 0.164 |   0.230 |  -13.412 | 
     | REF_CLK_MUX__L1_I0/A     |  ^   | REF_CLK_MUX        | CLKBUFX32M   | 0.000 |   0.230 |  -13.412 | 
     | REF_CLK_MUX__L1_I0/Y     |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M   | 0.143 |   0.373 |  -13.269 | 
     | u_Clock_Gating/U0/CK     |  ^   | REF_CLK_MUX__L1_N0 | TLATNCAX20M  | 0.001 |   0.374 |  -13.268 | 
     | u_Clock_Gating/U0/ECK    |  ^   | ALU_CLK            | TLATNCAX20M  | 0.190 |   0.565 |  -13.078 | 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK            | Clock_Gating |       |   0.565 |  -13.077 | 
     | u_ALU/ALU_Out_reg[9]/CK  |  ^   | ALU_CLK            | SDFFRQX2M    | 0.001 |   0.565 |  -13.077 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin u_ALU/ALU_Out_reg[8]/CK 
Endpoint:   u_ALU/ALU_Out_reg[8]/D        (v) checked with  leading edge of 
'GATED_CLOCK'
Beginpoint: u_REG_File/Memory_reg[1][0]/Q (^) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.565
- Setup                         0.387
+ Phase Shift                  20.000
= Required Time                20.178
- Arrival Time                  6.435
= Slack Time                   13.743
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+------+---------------------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK                         |            |       |   0.000 |   13.743 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK                         | CLKINVX40M | 0.001 |   0.001 |   13.744 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0                  | CLKINVX40M | 0.036 |   0.037 |   13.780 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0                  | CLKINVX32M | 0.001 |   0.038 |   13.781 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0                  | CLKINVX32M | 0.029 |   0.066 |   13.809 | 
     | u_MUX2_TX_CLOCK/U1/A              |  ^   | REF_CLK__L2_N0                  | MX2X4M     | 0.000 |   0.066 |   13.810 | 
     | u_MUX2_TX_CLOCK/U1/Y              |  ^   | REF_CLK_MUX                     | MX2X4M     | 0.164 |   0.230 |   13.973 | 
     | REF_CLK_MUX__L1_I0/A              |  ^   | REF_CLK_MUX                     | CLKBUFX32M | 0.000 |   0.230 |   13.974 | 
     | REF_CLK_MUX__L1_I0/Y              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX32M | 0.143 |   0.373 |   14.116 | 
     | REF_CLK_MUX__L2_I1/A              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX20M | 0.001 |   0.374 |   14.117 | 
     | REF_CLK_MUX__L2_I1/Y              |  ^   | REF_CLK_MUX__L2_N1              | CLKBUFX20M | 0.173 |   0.547 |   14.290 | 
     | u_REG_File/Memory_reg[1][0]/CK    |  ^   | REF_CLK_MUX__L2_N1              | SDFFRQX1M  | 0.001 |   0.548 |   14.291 | 
     | u_REG_File/Memory_reg[1][0]/Q     |  ^   | Operand_B_Top[0]                | SDFFRQX1M  | 0.995 |   1.543 |   15.286 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/A |  ^   | Operand_B_Top[0]                | INVX2M     | 0.002 |   1.545 |   15.288 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/Y |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | INVX2M     | 0.551 |   2.096 |   15.839 | 
     | u_ALU/mult_63/U109/A              |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | NOR2X1M    | 0.002 |   2.098 |   15.841 | 
     | u_ALU/mult_63/U109/Y              |  ^   | u_ALU/mult_63/ab[1][0]          | NOR2X1M    | 0.299 |   2.397 |   16.141 | 
     | u_ALU/mult_63/U8/B                |  ^   | u_ALU/mult_63/ab[1][0]          | AND2X2M    | 0.000 |   2.397 |   16.141 | 
     | u_ALU/mult_63/U8/Y                |  ^   | u_ALU/mult_63/n9                | AND2X2M    | 0.177 |   2.574 |   16.317 | 
     | u_ALU/mult_63/S1_2_0/B            |  ^   | u_ALU/mult_63/n9                | ADDFX2M    | 0.000 |   2.574 |   16.317 | 
     | u_ALU/mult_63/S1_2_0/CO           |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.551 |   3.125 |   16.868 | 
     | u_ALU/mult_63/S1_3_0/B            |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.000 |   3.125 |   16.868 | 
     | u_ALU/mult_63/S1_3_0/CO           |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.562 |   3.687 |   17.430 | 
     | u_ALU/mult_63/S1_4_0/B            |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.000 |   3.687 |   17.430 | 
     | u_ALU/mult_63/S1_4_0/CO           |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.564 |   4.251 |   17.994 | 
     | u_ALU/mult_63/S1_5_0/B            |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.000 |   4.251 |   17.994 | 
     | u_ALU/mult_63/S1_5_0/CO           |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.566 |   4.817 |   18.560 | 
     | u_ALU/mult_63/S1_6_0/B            |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.000 |   4.817 |   18.560 | 
     | u_ALU/mult_63/S1_6_0/CO           |  ^   | u_ALU/mult_63/CARRYB[6][0]      | ADDFX2M    | 0.575 |   5.392 |   19.135 | 
     | u_ALU/mult_63/S4_0/B              |  ^   | u_ALU/mult_63/CARRYB[6][0]      | ADDFX2M    | 0.000 |   5.392 |   19.135 | 
     | u_ALU/mult_63/S4_0/CO             |  ^   | u_ALU/mult_63/CARRYB[7][0]      | ADDFX2M    | 0.581 |   5.973 |   19.716 | 
     | u_ALU/mult_63/U30/A               |  ^   | u_ALU/mult_63/CARRYB[7][0]      | XNOR2X2M   | 0.000 |   5.973 |   19.716 | 
     | u_ALU/mult_63/U30/Y               |  v   | u_ALU/N117                      | XNOR2X2M   | 0.067 |   6.040 |   19.783 | 
     | u_ALU/U101/B0                     |  v   | u_ALU/N117                      | AOI22X1M   | 0.000 |   6.040 |   19.783 | 
     | u_ALU/U101/Y                      |  ^   | u_ALU/n52                       | AOI22X1M   | 0.271 |   6.312 |   20.055 | 
     | u_ALU/U99/A1                      |  ^   | u_ALU/n52                       | AOI21X2M   | 0.000 |   6.312 |   20.055 | 
     | u_ALU/U99/Y                       |  v   | u_ALU/ALU_Out_Comb[8]           | AOI21X2M   | 0.123 |   6.435 |   20.178 | 
     | u_ALU/ALU_Out_reg[8]/D            |  v   | u_ALU/ALU_Out_Comb[8]           | SDFFRQX2M  | 0.000 |   6.435 |   20.178 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |        Net         |     Cell     | Delay | Arrival | Required | 
     |                          |      |                    |              |       |  Time   |   Time   | 
     |--------------------------+------+--------------------+--------------+-------+---------+----------| 
     | REF_CLK                  |  ^   | REF_CLK            |              |       |   0.000 |  -13.743 | 
     | REF_CLK__L1_I0/A         |  ^   | REF_CLK            | CLKINVX40M   | 0.001 |   0.001 |  -13.742 | 
     | REF_CLK__L1_I0/Y         |  v   | REF_CLK__L1_N0     | CLKINVX40M   | 0.036 |   0.037 |  -13.706 | 
     | REF_CLK__L2_I0/A         |  v   | REF_CLK__L1_N0     | CLKINVX32M   | 0.001 |   0.038 |  -13.705 | 
     | REF_CLK__L2_I0/Y         |  ^   | REF_CLK__L2_N0     | CLKINVX32M   | 0.029 |   0.066 |  -13.677 | 
     | u_MUX2_TX_CLOCK/U1/A     |  ^   | REF_CLK__L2_N0     | MX2X4M       | 0.000 |   0.066 |  -13.677 | 
     | u_MUX2_TX_CLOCK/U1/Y     |  ^   | REF_CLK_MUX        | MX2X4M       | 0.164 |   0.230 |  -13.513 | 
     | REF_CLK_MUX__L1_I0/A     |  ^   | REF_CLK_MUX        | CLKBUFX32M   | 0.000 |   0.230 |  -13.513 | 
     | REF_CLK_MUX__L1_I0/Y     |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M   | 0.143 |   0.373 |  -13.370 | 
     | u_Clock_Gating/U0/CK     |  ^   | REF_CLK_MUX__L1_N0 | TLATNCAX20M  | 0.001 |   0.374 |  -13.369 | 
     | u_Clock_Gating/U0/ECK    |  ^   | ALU_CLK            | TLATNCAX20M  | 0.190 |   0.565 |  -13.178 | 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK            | Clock_Gating |       |   0.565 |  -13.178 | 
     | u_ALU/ALU_Out_reg[8]/CK  |  ^   | ALU_CLK            | SDFFRQX2M    | 0.001 |   0.565 |  -13.178 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin u_ALU/ALU_Out_reg[7]/CK 
Endpoint:   u_ALU/ALU_Out_reg[7]/D        (v) checked with  leading edge of 
'GATED_CLOCK'
Beginpoint: u_REG_File/Memory_reg[1][0]/Q (^) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.565
- Setup                         0.397
+ Phase Shift                  20.000
= Required Time                20.168
- Arrival Time                  6.385
= Slack Time                   13.784
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+------+---------------------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK                         |            |       |   0.000 |   13.784 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK                         | CLKINVX40M | 0.001 |   0.001 |   13.785 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0                  | CLKINVX40M | 0.036 |   0.037 |   13.821 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0                  | CLKINVX32M | 0.001 |   0.038 |   13.821 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0                  | CLKINVX32M | 0.029 |   0.066 |   13.850 | 
     | u_MUX2_TX_CLOCK/U1/A              |  ^   | REF_CLK__L2_N0                  | MX2X4M     | 0.000 |   0.066 |   13.850 | 
     | u_MUX2_TX_CLOCK/U1/Y              |  ^   | REF_CLK_MUX                     | MX2X4M     | 0.164 |   0.230 |   14.014 | 
     | REF_CLK_MUX__L1_I0/A              |  ^   | REF_CLK_MUX                     | CLKBUFX32M | 0.000 |   0.230 |   14.014 | 
     | REF_CLK_MUX__L1_I0/Y              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX32M | 0.143 |   0.373 |   14.157 | 
     | REF_CLK_MUX__L2_I1/A              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX20M | 0.001 |   0.374 |   14.158 | 
     | REF_CLK_MUX__L2_I1/Y              |  ^   | REF_CLK_MUX__L2_N1              | CLKBUFX20M | 0.173 |   0.547 |   14.330 | 
     | u_REG_File/Memory_reg[1][0]/CK    |  ^   | REF_CLK_MUX__L2_N1              | SDFFRQX1M  | 0.001 |   0.548 |   14.332 | 
     | u_REG_File/Memory_reg[1][0]/Q     |  ^   | Operand_B_Top[0]                | SDFFRQX1M  | 0.995 |   1.543 |   15.327 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/A |  ^   | Operand_B_Top[0]                | INVX2M     | 0.002 |   1.545 |   15.328 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/Y |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | INVX2M     | 0.551 |   2.096 |   15.880 | 
     | u_ALU/mult_63/U109/A              |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | NOR2X1M    | 0.002 |   2.098 |   15.882 | 
     | u_ALU/mult_63/U109/Y              |  ^   | u_ALU/mult_63/ab[1][0]          | NOR2X1M    | 0.299 |   2.397 |   16.181 | 
     | u_ALU/mult_63/U8/B                |  ^   | u_ALU/mult_63/ab[1][0]          | AND2X2M    | 0.000 |   2.397 |   16.181 | 
     | u_ALU/mult_63/U8/Y                |  ^   | u_ALU/mult_63/n9                | AND2X2M    | 0.177 |   2.574 |   16.358 | 
     | u_ALU/mult_63/S1_2_0/B            |  ^   | u_ALU/mult_63/n9                | ADDFX2M    | 0.000 |   2.574 |   16.358 | 
     | u_ALU/mult_63/S1_2_0/CO           |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.551 |   3.125 |   16.909 | 
     | u_ALU/mult_63/S1_3_0/B            |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.000 |   3.125 |   16.909 | 
     | u_ALU/mult_63/S1_3_0/CO           |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.562 |   3.687 |   17.471 | 
     | u_ALU/mult_63/S1_4_0/B            |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.000 |   3.687 |   17.471 | 
     | u_ALU/mult_63/S1_4_0/CO           |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.564 |   4.251 |   18.035 | 
     | u_ALU/mult_63/S1_5_0/B            |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.000 |   4.251 |   18.035 | 
     | u_ALU/mult_63/S1_5_0/CO           |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.566 |   4.817 |   18.601 | 
     | u_ALU/mult_63/S1_6_0/B            |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.000 |   4.817 |   18.601 | 
     | u_ALU/mult_63/S1_6_0/CO           |  ^   | u_ALU/mult_63/CARRYB[6][0]      | ADDFX2M    | 0.575 |   5.392 |   19.176 | 
     | u_ALU/mult_63/S4_0/B              |  ^   | u_ALU/mult_63/CARRYB[6][0]      | ADDFX2M    | 0.000 |   5.392 |   19.176 | 
     | u_ALU/mult_63/S4_0/S              |  v   | u_ALU/N116                      | ADDFX2M    | 0.576 |   5.968 |   19.752 | 
     | u_ALU/U94/B0                      |  v   | u_ALU/N116                      | AOI22X1M   | 0.000 |   5.968 |   19.752 | 
     | u_ALU/U94/Y                       |  ^   | u_ALU/n57                       | AOI22X1M   | 0.257 |   6.225 |   20.009 | 
     | u_ALU/U93/A1                      |  ^   | u_ALU/n57                       | AOI31X2M   | 0.000 |   6.225 |   20.009 | 
     | u_ALU/U93/Y                       |  v   | u_ALU/ALU_Out_Comb[7]           | AOI31X2M   | 0.160 |   6.384 |   20.168 | 
     | u_ALU/ALU_Out_reg[7]/D            |  v   | u_ALU/ALU_Out_Comb[7]           | SDFFRQX2M  | 0.000 |   6.385 |   20.168 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |        Net         |     Cell     | Delay | Arrival | Required | 
     |                          |      |                    |              |       |  Time   |   Time   | 
     |--------------------------+------+--------------------+--------------+-------+---------+----------| 
     | REF_CLK                  |  ^   | REF_CLK            |              |       |   0.000 |  -13.784 | 
     | REF_CLK__L1_I0/A         |  ^   | REF_CLK            | CLKINVX40M   | 0.001 |   0.001 |  -13.783 | 
     | REF_CLK__L1_I0/Y         |  v   | REF_CLK__L1_N0     | CLKINVX40M   | 0.036 |   0.037 |  -13.747 | 
     | REF_CLK__L2_I0/A         |  v   | REF_CLK__L1_N0     | CLKINVX32M   | 0.001 |   0.038 |  -13.746 | 
     | REF_CLK__L2_I0/Y         |  ^   | REF_CLK__L2_N0     | CLKINVX32M   | 0.029 |   0.066 |  -13.718 | 
     | u_MUX2_TX_CLOCK/U1/A     |  ^   | REF_CLK__L2_N0     | MX2X4M       | 0.000 |   0.066 |  -13.717 | 
     | u_MUX2_TX_CLOCK/U1/Y     |  ^   | REF_CLK_MUX        | MX2X4M       | 0.164 |   0.230 |  -13.553 | 
     | REF_CLK_MUX__L1_I0/A     |  ^   | REF_CLK_MUX        | CLKBUFX32M   | 0.000 |   0.230 |  -13.553 | 
     | REF_CLK_MUX__L1_I0/Y     |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M   | 0.143 |   0.373 |  -13.410 | 
     | u_Clock_Gating/U0/CK     |  ^   | REF_CLK_MUX__L1_N0 | TLATNCAX20M  | 0.001 |   0.374 |  -13.410 | 
     | u_Clock_Gating/U0/ECK    |  ^   | ALU_CLK            | TLATNCAX20M  | 0.190 |   0.565 |  -13.219 | 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK            | Clock_Gating |       |   0.565 |  -13.219 | 
     | u_ALU/ALU_Out_reg[7]/CK  |  ^   | ALU_CLK            | SDFFRQX2M    | 0.001 |   0.565 |  -13.219 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin u_ALU/ALU_Out_reg[6]/CK 
Endpoint:   u_ALU/ALU_Out_reg[6]/D        (v) checked with  leading edge of 
'GATED_CLOCK'
Beginpoint: u_REG_File/Memory_reg[1][0]/Q (^) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.565
- Setup                         0.397
+ Phase Shift                  20.000
= Required Time                20.169
- Arrival Time                  5.972
= Slack Time                   14.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |               Net               |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                                 |            |       |  Time   |   Time   | 
     |-----------------------------------+------+---------------------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK                         |            |       |   0.000 |   14.197 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK                         | CLKINVX40M | 0.001 |   0.001 |   14.197 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0                  | CLKINVX40M | 0.036 |   0.037 |   14.234 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0                  | CLKINVX32M | 0.001 |   0.038 |   14.234 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0                  | CLKINVX32M | 0.029 |   0.066 |   14.263 | 
     | u_MUX2_TX_CLOCK/U1/A              |  ^   | REF_CLK__L2_N0                  | MX2X4M     | 0.000 |   0.067 |   14.263 | 
     | u_MUX2_TX_CLOCK/U1/Y              |  ^   | REF_CLK_MUX                     | MX2X4M     | 0.164 |   0.230 |   14.427 | 
     | REF_CLK_MUX__L1_I0/A              |  ^   | REF_CLK_MUX                     | CLKBUFX32M | 0.000 |   0.231 |   14.427 | 
     | REF_CLK_MUX__L1_I0/Y              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX32M | 0.143 |   0.373 |   14.570 | 
     | REF_CLK_MUX__L2_I1/A              |  ^   | REF_CLK_MUX__L1_N0              | CLKBUFX20M | 0.001 |   0.374 |   14.571 | 
     | REF_CLK_MUX__L2_I1/Y              |  ^   | REF_CLK_MUX__L2_N1              | CLKBUFX20M | 0.173 |   0.547 |   14.743 | 
     | u_REG_File/Memory_reg[1][0]/CK    |  ^   | REF_CLK_MUX__L2_N1              | SDFFRQX1M  | 0.001 |   0.548 |   14.745 | 
     | u_REG_File/Memory_reg[1][0]/Q     |  ^   | Operand_B_Top[0]                | SDFFRQX1M  | 0.995 |   1.543 |   15.740 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/A |  ^   | Operand_B_Top[0]                | INVX2M     | 0.002 |   1.545 |   15.741 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/Y |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | INVX2M     | 0.551 |   2.096 |   16.293 | 
     | u_ALU/mult_63/U109/A              |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_ | NOR2X1M    | 0.002 |   2.098 |   16.295 | 
     | u_ALU/mult_63/U109/Y              |  ^   | u_ALU/mult_63/ab[1][0]          | NOR2X1M    | 0.299 |   2.398 |   16.594 | 
     | u_ALU/mult_63/U8/B                |  ^   | u_ALU/mult_63/ab[1][0]          | AND2X2M    | 0.000 |   2.398 |   16.594 | 
     | u_ALU/mult_63/U8/Y                |  ^   | u_ALU/mult_63/n9                | AND2X2M    | 0.177 |   2.574 |   16.771 | 
     | u_ALU/mult_63/S1_2_0/B            |  ^   | u_ALU/mult_63/n9                | ADDFX2M    | 0.000 |   2.574 |   16.771 | 
     | u_ALU/mult_63/S1_2_0/CO           |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.551 |   3.125 |   17.322 | 
     | u_ALU/mult_63/S1_3_0/B            |  ^   | u_ALU/mult_63/CARRYB[2][0]      | ADDFX2M    | 0.000 |   3.125 |   17.322 | 
     | u_ALU/mult_63/S1_3_0/CO           |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.562 |   3.687 |   17.884 | 
     | u_ALU/mult_63/S1_4_0/B            |  ^   | u_ALU/mult_63/CARRYB[3][0]      | ADDFX2M    | 0.000 |   3.687 |   17.884 | 
     | u_ALU/mult_63/S1_4_0/CO           |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.564 |   4.251 |   18.447 | 
     | u_ALU/mult_63/S1_5_0/B            |  ^   | u_ALU/mult_63/CARRYB[4][0]      | ADDFX2M    | 0.000 |   4.251 |   18.447 | 
     | u_ALU/mult_63/S1_5_0/CO           |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.566 |   4.817 |   19.013 | 
     | u_ALU/mult_63/S1_6_0/B            |  ^   | u_ALU/mult_63/CARRYB[5][0]      | ADDFX2M    | 0.000 |   4.817 |   19.014 | 
     | u_ALU/mult_63/S1_6_0/S            |  v   | u_ALU/N115                      | ADDFX2M    | 0.591 |   5.408 |   19.605 | 
     | u_ALU/U92/A0                      |  v   | u_ALU/N115                      | AOI222X1M  | 0.000 |   5.408 |   19.605 | 
     | u_ALU/U92/Y                       |  ^   | u_ALU/n70                       | AOI222X1M  | 0.386 |   5.794 |   19.991 | 
     | u_ALU/U89/A1                      |  ^   | u_ALU/n70                       | AOI31X2M   | 0.000 |   5.795 |   19.991 | 
     | u_ALU/U89/Y                       |  v   | u_ALU/ALU_Out_Comb[6]           | AOI31X2M   | 0.177 |   5.972 |   20.169 | 
     | u_ALU/ALU_Out_reg[6]/D            |  v   | u_ALU/ALU_Out_Comb[6]           | SDFFRQX2M  | 0.000 |   5.972 |   20.169 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |        Net         |     Cell     | Delay | Arrival | Required | 
     |                          |      |                    |              |       |  Time   |   Time   | 
     |--------------------------+------+--------------------+--------------+-------+---------+----------| 
     | REF_CLK                  |  ^   | REF_CLK            |              |       |   0.000 |  -14.197 | 
     | REF_CLK__L1_I0/A         |  ^   | REF_CLK            | CLKINVX40M   | 0.001 |   0.001 |  -14.196 | 
     | REF_CLK__L1_I0/Y         |  v   | REF_CLK__L1_N0     | CLKINVX40M   | 0.036 |   0.037 |  -14.160 | 
     | REF_CLK__L2_I0/A         |  v   | REF_CLK__L1_N0     | CLKINVX32M   | 0.001 |   0.038 |  -14.159 | 
     | REF_CLK__L2_I0/Y         |  ^   | REF_CLK__L2_N0     | CLKINVX32M   | 0.029 |   0.066 |  -14.130 | 
     | u_MUX2_TX_CLOCK/U1/A     |  ^   | REF_CLK__L2_N0     | MX2X4M       | 0.000 |   0.066 |  -14.130 | 
     | u_MUX2_TX_CLOCK/U1/Y     |  ^   | REF_CLK_MUX        | MX2X4M       | 0.164 |   0.230 |  -13.966 | 
     | REF_CLK_MUX__L1_I0/A     |  ^   | REF_CLK_MUX        | CLKBUFX32M   | 0.000 |   0.230 |  -13.966 | 
     | REF_CLK_MUX__L1_I0/Y     |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M   | 0.143 |   0.373 |  -13.823 | 
     | u_Clock_Gating/U0/CK     |  ^   | REF_CLK_MUX__L1_N0 | TLATNCAX20M  | 0.001 |   0.374 |  -13.823 | 
     | u_Clock_Gating/U0/ECK    |  ^   | ALU_CLK            | TLATNCAX20M  | 0.190 |   0.565 |  -13.632 | 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK            | Clock_Gating |       |   0.565 |  -13.631 | 
     | u_ALU/ALU_Out_reg[6]/CK  |  ^   | ALU_CLK            | SDFFRQX2M    | 0.001 |   0.565 |  -13.631 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin u_ALU/ALU_Out_reg[5]/CK 
Endpoint:   u_ALU/ALU_Out_reg[5]/D        (v) checked with  leading edge of 
'GATED_CLOCK'
Beginpoint: u_REG_File/Memory_reg[1][0]/Q (^) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.565
- Setup                         0.400
+ Phase Shift                  20.000
= Required Time                20.165
- Arrival Time                  5.771
= Slack Time                   14.394
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK                          |            |       |   0.000 |   14.394 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK                          | CLKINVX40M | 0.001 |   0.001 |   14.395 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0                   | CLKINVX40M | 0.036 |   0.037 |   14.431 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0                   | CLKINVX32M | 0.001 |   0.038 |   14.432 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0                   | CLKINVX32M | 0.029 |   0.066 |   14.460 | 
     | u_MUX2_TX_CLOCK/U1/A                     |  ^   | REF_CLK__L2_N0                   | MX2X4M     | 0.000 |   0.067 |   14.461 | 
     | u_MUX2_TX_CLOCK/U1/Y                     |  ^   | REF_CLK_MUX                      | MX2X4M     | 0.164 |   0.230 |   14.624 | 
     | REF_CLK_MUX__L1_I0/A                     |  ^   | REF_CLK_MUX                      | CLKBUFX32M | 0.000 |   0.231 |   14.625 | 
     | REF_CLK_MUX__L1_I0/Y                     |  ^   | REF_CLK_MUX__L1_N0               | CLKBUFX32M | 0.143 |   0.373 |   14.767 | 
     | REF_CLK_MUX__L2_I1/A                     |  ^   | REF_CLK_MUX__L1_N0               | CLKBUFX20M | 0.001 |   0.374 |   14.768 | 
     | REF_CLK_MUX__L2_I1/Y                     |  ^   | REF_CLK_MUX__L2_N1               | CLKBUFX20M | 0.173 |   0.547 |   14.941 | 
     | u_REG_File/Memory_reg[1][0]/CK           |  ^   | REF_CLK_MUX__L2_N1               | SDFFRQX1M  | 0.001 |   0.548 |   14.942 | 
     | u_REG_File/Memory_reg[1][0]/Q            |  ^   | Operand_B_Top[0]                 | SDFFRQX1M  | 0.995 |   1.543 |   15.937 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/A        |  ^   | Operand_B_Top[0]                 | INVX2M     | 0.002 |   1.545 |   15.939 | 
     | u_ALU/FE_DBTC0_Operand_B_Top_0_/Y        |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_  | INVX2M     | 0.551 |   2.096 |   16.490 | 
     | u_ALU/div_67/U9/A                        |  v   | u_ALU/FE_DBTN0_Operand_B_Top_0_  | OR2X2M     | 0.002 |   2.098 |   16.492 | 
     | u_ALU/div_67/U9/Y                        |  v   | u_ALU/div_67/u_div/CryTmp[7][1]  | OR2X2M     | 0.270 |   2.368 |   16.762 | 
     | u_ALU/div_67/U63/A                       |  v   | u_ALU/div_67/u_div/CryTmp[7][1]  | AND4X1M    | 0.000 |   2.368 |   16.762 | 
     | u_ALU/div_67/U63/Y                       |  v   | u_ALU/N132                       | AND4X1M    | 0.250 |   2.619 |   17.013 | 
     | u_ALU/div_67/U41/S0                      |  v   | u_ALU/N132                       | CLKMX2X2M  | 0.000 |   2.619 |   17.013 | 
     | u_ALU/div_67/U41/Y                       |  ^   | u_ALU/div_67/u_div/PartRem[7][1] | CLKMX2X2M  | 0.257 |   2.876 |   17.270 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_6_1/A  |  ^   | u_ALU/div_67/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.876 |   17.270 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_6_1/CO |  ^   | u_ALU/div_67/u_div/CryTmp[6][2]  | ADDFX2M    | 0.489 |   3.365 |   17.759 | 
     | u_ALU/div_67/U64/C                       |  ^   | u_ALU/div_67/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   3.365 |   17.759 | 
     | u_ALU/div_67/U64/Y                       |  ^   | u_ALU/N131                       | AND3X1M    | 0.304 |   3.669 |   18.063 | 
     | u_ALU/div_67/U47/S0                      |  ^   | u_ALU/N131                       | CLKMX2X2M  | 0.000 |   3.669 |   18.063 | 
     | u_ALU/div_67/U47/Y                       |  v   | u_ALU/div_67/u_div/PartRem[6][1] | CLKMX2X2M  | 0.277 |   3.946 |   18.340 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_1/A  |  v   | u_ALU/div_67/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   3.946 |   18.340 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_1/CO |  v   | u_ALU/div_67/u_div/CryTmp[5][2]  | ADDFX2M    | 0.469 |   4.414 |   18.809 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_2/CI |  v   | u_ALU/div_67/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   4.414 |   18.809 | 
     | u_ALU/div_67/u_div/u_fa_PartRem_0_5_2/CO |  v   | u_ALU/div_67/u_div/CryTmp[5][3]  | ADDFX2M    | 0.322 |   4.737 |   19.131 | 
     | u_ALU/div_67/U65/A                       |  v   | u_ALU/div_67/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   4.737 |   19.131 | 
     | u_ALU/div_67/U65/Y                       |  v   | u_ALU/N130                       | AND2X1M    | 0.288 |   5.025 |   19.419 | 
     | u_ALU/U88/C0                             |  v   | u_ALU/N130                       | AOI222X1M  | 0.000 |   5.025 |   19.419 | 
     | u_ALU/U88/Y                              |  ^   | u_ALU/n77                        | AOI222X1M  | 0.549 |   5.574 |   19.968 | 
     | u_ALU/U85/A1                             |  ^   | u_ALU/n77                        | AOI31X2M   | 0.000 |   5.574 |   19.968 | 
     | u_ALU/U85/Y                              |  v   | u_ALU/ALU_Out_Comb[5]            | AOI31X2M   | 0.197 |   5.770 |   20.165 | 
     | u_ALU/ALU_Out_reg[5]/D                   |  v   | u_ALU/ALU_Out_Comb[5]            | SDFFRQX2M  | 0.000 |   5.771 |   20.165 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |        Net         |     Cell     | Delay | Arrival | Required | 
     |                          |      |                    |              |       |  Time   |   Time   | 
     |--------------------------+------+--------------------+--------------+-------+---------+----------| 
     | REF_CLK                  |  ^   | REF_CLK            |              |       |   0.000 |  -14.394 | 
     | REF_CLK__L1_I0/A         |  ^   | REF_CLK            | CLKINVX40M   | 0.001 |   0.001 |  -14.393 | 
     | REF_CLK__L1_I0/Y         |  v   | REF_CLK__L1_N0     | CLKINVX40M   | 0.036 |   0.037 |  -14.357 | 
     | REF_CLK__L2_I0/A         |  v   | REF_CLK__L1_N0     | CLKINVX32M   | 0.001 |   0.038 |  -14.356 | 
     | REF_CLK__L2_I0/Y         |  ^   | REF_CLK__L2_N0     | CLKINVX32M   | 0.029 |   0.066 |  -14.328 | 
     | u_MUX2_TX_CLOCK/U1/A     |  ^   | REF_CLK__L2_N0     | MX2X4M       | 0.000 |   0.066 |  -14.328 | 
     | u_MUX2_TX_CLOCK/U1/Y     |  ^   | REF_CLK_MUX        | MX2X4M       | 0.164 |   0.230 |  -14.164 | 
     | REF_CLK_MUX__L1_I0/A     |  ^   | REF_CLK_MUX        | CLKBUFX32M   | 0.000 |   0.230 |  -14.164 | 
     | REF_CLK_MUX__L1_I0/Y     |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M   | 0.143 |   0.373 |  -14.021 | 
     | u_Clock_Gating/U0/CK     |  ^   | REF_CLK_MUX__L1_N0 | TLATNCAX20M  | 0.001 |   0.374 |  -14.020 | 
     | u_Clock_Gating/U0/ECK    |  ^   | ALU_CLK            | TLATNCAX20M  | 0.190 |   0.565 |  -13.829 | 
     | u_Clock_Gating/Gated_clk |  ^   | ALU_CLK            | Clock_Gating |       |   0.565 |  -13.829 | 
     | u_ALU/ALU_Out_reg[5]/CK  |  ^   | ALU_CLK            | SDFFRQX2M    | 0.001 |   0.565 |  -13.829 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin u_REG_File/Memory_reg[14][3]/CK 
Endpoint:   u_REG_File/Memory_reg[14][3]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.551
- Setup                         0.414
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.937
- Arrival Time                  3.917
= Slack Time                   16.020
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   16.020 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   16.021 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.057 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.058 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |   16.087 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.087 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |   16.251 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.231 |   16.251 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |   16.394 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |   16.394 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.173 |   0.547 |   16.567 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.002 |   0.549 |   16.569 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.644 |   1.193 |   17.214 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.194 |   17.214 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.373 |   1.567 |   17.587 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.567 |   17.588 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.152 |   1.719 |   17.740 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.719 |   17.740 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.095 |   1.814 |   17.835 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.814 |   17.835 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.265 |   2.080 |   18.100 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.080 |   18.100 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.706 |   2.786 |   18.806 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.789 |   18.809 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.232 |   3.021 |   19.041 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.021 |   19.041 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.214 |   3.235 |   19.255 | 
     | u_REG_File/U274/A               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.235 |   19.255 | 
     | u_REG_File/U274/Y               |  v   | u_REG_File/n143    | NAND2X2M   | 0.307 |   3.542 |   19.563 | 
     | u_REG_File/U397/A1N             |  v   | u_REG_File/n143    | OAI2BB2X1M | 0.002 |   3.544 |   19.564 | 
     | u_REG_File/U397/Y               |  v   | u_REG_File/n177    | OAI2BB2X1M | 0.373 |   3.917 |   19.937 | 
     | u_REG_File/Memory_reg[14][3]/D  |  v   | u_REG_File/n177    | SDFFRQX1M  | 0.000 |   3.917 |   19.937 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -16.020 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -16.020 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -15.983 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -15.983 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |  -15.954 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |  -15.954 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |  -15.790 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.230 |  -15.790 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |  -15.647 | 
     | REF_CLK_MUX__L2_I3/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |  -15.646 | 
     | REF_CLK_MUX__L2_I3/Y            |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.176 |   0.550 |  -15.471 | 
     | u_REG_File/Memory_reg[14][3]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.551 |  -15.469 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin u_REG_File/Memory_reg[14][1]/CK 
Endpoint:   u_REG_File/Memory_reg[14][1]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.545
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.939
- Arrival Time                  3.895
= Slack Time                   16.044
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   16.044 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   16.045 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.081 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.082 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |   16.110 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.110 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |   16.274 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.231 |   16.274 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |   16.417 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |   16.418 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.173 |   0.547 |   16.591 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.002 |   0.549 |   16.593 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.644 |   1.193 |   17.237 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.194 |   17.238 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.373 |   1.567 |   17.611 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.567 |   17.611 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.152 |   1.719 |   17.763 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.719 |   17.763 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.095 |   1.814 |   17.858 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.814 |   17.858 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.265 |   2.080 |   18.124 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.080 |   18.124 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.706 |   2.786 |   18.830 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.789 |   18.833 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.232 |   3.021 |   19.065 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.021 |   19.065 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.214 |   3.235 |   19.279 | 
     | u_REG_File/U274/A               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.235 |   19.279 | 
     | u_REG_File/U274/Y               |  v   | u_REG_File/n143    | NAND2X2M   | 0.307 |   3.542 |   19.586 | 
     | u_REG_File/U395/A1N             |  v   | u_REG_File/n143    | OAI2BB2X1M | 0.001 |   3.543 |   19.587 | 
     | u_REG_File/U395/Y               |  v   | u_REG_File/n175    | OAI2BB2X1M | 0.352 |   3.895 |   19.939 | 
     | u_REG_File/Memory_reg[14][1]/D  |  v   | u_REG_File/n175    | SDFFRQX1M  | 0.000 |   3.895 |   19.939 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -16.044 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -16.043 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -16.007 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -16.006 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |  -15.978 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |  -15.977 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |  -15.814 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.231 |  -15.813 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |  -15.671 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.000 |   0.374 |  -15.670 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.170 |   0.544 |  -15.500 | 
     | u_REG_File/Memory_reg[14][1]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.001 |   0.545 |  -15.499 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin u_REG_File/Memory_reg[14][6]/CK 
Endpoint:   u_REG_File/Memory_reg[14][6]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.546
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.941
- Arrival Time                  3.883
= Slack Time                   16.058
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   16.058 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   16.058 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.095 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.095 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |   16.124 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.124 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |   16.288 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.231 |   16.288 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |   16.431 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |   16.432 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.173 |   0.547 |   16.604 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.002 |   0.549 |   16.607 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.644 |   1.193 |   17.251 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.194 |   17.252 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.373 |   1.567 |   17.624 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.567 |   17.625 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.152 |   1.719 |   17.777 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.719 |   17.777 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.095 |   1.814 |   17.872 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.814 |   17.872 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.265 |   2.080 |   18.137 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.080 |   18.137 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.706 |   2.786 |   18.844 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.789 |   18.847 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.232 |   3.021 |   19.078 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.021 |   19.078 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.214 |   3.235 |   19.292 | 
     | u_REG_File/U274/A               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.235 |   19.293 | 
     | u_REG_File/U274/Y               |  v   | u_REG_File/n143    | NAND2X2M   | 0.307 |   3.542 |   19.600 | 
     | u_REG_File/U400/A1N             |  v   | u_REG_File/n143    | OAI2BB2X1M | 0.001 |   3.544 |   19.601 | 
     | u_REG_File/U400/Y               |  v   | u_REG_File/n180    | OAI2BB2X1M | 0.340 |   3.883 |   19.941 | 
     | u_REG_File/Memory_reg[14][6]/D  |  v   | u_REG_File/n180    | SDFFRQX1M  | 0.000 |   3.883 |   19.941 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -16.058 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -16.057 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -16.021 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -16.020 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |  -15.991 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |  -15.991 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |  -15.827 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.231 |  -15.827 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |  -15.684 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.000 |   0.374 |  -15.684 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.170 |   0.544 |  -15.513 | 
     | u_REG_File/Memory_reg[14][6]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.002 |   0.547 |  -15.511 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin u_REG_File/Memory_reg[14][0]/CK 
Endpoint:   u_REG_File/Memory_reg[14][0]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.545
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.943
- Arrival Time                  3.882
= Slack Time                   16.061
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   16.061 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   16.062 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.098 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.099 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |   16.127 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.128 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |   16.292 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.231 |   16.292 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |   16.435 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |   16.435 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.173 |   0.547 |   16.608 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.002 |   0.549 |   16.610 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.644 |   1.193 |   17.255 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.194 |   17.255 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.373 |   1.567 |   17.628 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.567 |   17.629 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.152 |   1.719 |   17.781 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.719 |   17.781 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.095 |   1.814 |   17.876 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.814 |   17.876 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.265 |   2.080 |   18.141 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.080 |   18.141 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.706 |   2.786 |   18.847 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.789 |   18.850 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.232 |   3.021 |   19.082 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.021 |   19.082 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.214 |   3.235 |   19.296 | 
     | u_REG_File/U274/A               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.235 |   19.296 | 
     | u_REG_File/U274/Y               |  v   | u_REG_File/n143    | NAND2X2M   | 0.307 |   3.542 |   19.603 | 
     | u_REG_File/U394/A1N             |  v   | u_REG_File/n143    | OAI2BB2X1M | 0.001 |   3.543 |   19.605 | 
     | u_REG_File/U394/Y               |  v   | u_REG_File/n174    | OAI2BB2X1M | 0.339 |   3.882 |   19.943 | 
     | u_REG_File/Memory_reg[14][0]/D  |  v   | u_REG_File/n174    | SDFFRQX1M  | 0.000 |   3.882 |   19.943 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -16.061 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -16.060 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -16.024 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -16.024 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |  -15.995 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |  -15.995 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |  -15.831 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.231 |  -15.831 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |  -15.688 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.000 |   0.374 |  -15.687 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.170 |   0.544 |  -15.517 | 
     | u_REG_File/Memory_reg[14][0]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.001 |   0.545 |  -15.516 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin u_REG_File/Memory_reg[14][4]/CK 
Endpoint:   u_REG_File/Memory_reg[14][4]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.551
- Setup                         0.405
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.946
- Arrival Time                  3.882
= Slack Time                   16.064
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   16.064 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   16.065 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.101 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.102 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |   16.130 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.131 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |   16.294 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.231 |   16.295 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |   16.437 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |   16.438 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.173 |   0.547 |   16.611 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.002 |   0.549 |   16.613 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.644 |   1.193 |   17.257 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.194 |   17.258 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.373 |   1.567 |   17.631 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.567 |   17.631 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.152 |   1.719 |   17.783 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.719 |   17.783 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.095 |   1.814 |   17.878 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.814 |   17.878 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.265 |   2.080 |   18.144 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.080 |   18.144 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.706 |   2.786 |   18.850 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.789 |   18.853 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.232 |   3.021 |   19.085 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.021 |   19.085 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.214 |   3.235 |   19.299 | 
     | u_REG_File/U274/A               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.235 |   19.299 | 
     | u_REG_File/U274/Y               |  v   | u_REG_File/n143    | NAND2X2M   | 0.307 |   3.542 |   19.606 | 
     | u_REG_File/U398/A1N             |  v   | u_REG_File/n143    | OAI2BB2X1M | 0.002 |   3.544 |   19.608 | 
     | u_REG_File/U398/Y               |  v   | u_REG_File/n178    | OAI2BB2X1M | 0.338 |   3.882 |   19.946 | 
     | u_REG_File/Memory_reg[14][4]/D  |  v   | u_REG_File/n178    | SDFFRQX1M  | 0.000 |   3.882 |   19.946 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -16.064 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -16.063 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -16.027 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -16.026 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |  -15.998 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |  -15.998 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |  -15.834 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.230 |  -15.834 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |  -15.691 | 
     | REF_CLK_MUX__L2_I3/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |  -15.690 | 
     | REF_CLK_MUX__L2_I3/Y            |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.176 |   0.550 |  -15.514 | 
     | u_REG_File/Memory_reg[14][4]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.551 |  -15.513 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin u_REG_File/Memory_reg[14][5]/CK 
Endpoint:   u_REG_File/Memory_reg[14][5]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.551
- Setup                         0.403
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.948
- Arrival Time                  3.879
= Slack Time                   16.069
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   16.069 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   16.070 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.106 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.107 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |   16.136 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.136 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |   16.300 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.231 |   16.300 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |   16.443 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |   16.443 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.173 |   0.547 |   16.616 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.002 |   0.549 |   16.618 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.644 |   1.193 |   17.263 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.194 |   17.263 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.373 |   1.567 |   17.636 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.567 |   17.637 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.152 |   1.719 |   17.789 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.719 |   17.789 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.095 |   1.814 |   17.884 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.814 |   17.884 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.265 |   2.080 |   18.149 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.080 |   18.149 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.706 |   2.786 |   18.855 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.789 |   18.858 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.232 |   3.021 |   19.090 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.021 |   19.090 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.214 |   3.235 |   19.304 | 
     | u_REG_File/U274/A               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.235 |   19.304 | 
     | u_REG_File/U274/Y               |  v   | u_REG_File/n143    | NAND2X2M   | 0.307 |   3.542 |   19.612 | 
     | u_REG_File/U399/A1N             |  v   | u_REG_File/n143    | OAI2BB2X1M | 0.002 |   3.544 |   19.613 | 
     | u_REG_File/U399/Y               |  v   | u_REG_File/n179    | OAI2BB2X1M | 0.335 |   3.879 |   19.948 | 
     | u_REG_File/Memory_reg[14][5]/D  |  v   | u_REG_File/n179    | SDFFRQX1M  | 0.000 |   3.879 |   19.948 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -16.069 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -16.069 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -16.032 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -16.032 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |  -16.003 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |  -16.003 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |  -15.839 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.230 |  -15.839 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |  -15.696 | 
     | REF_CLK_MUX__L2_I3/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |  -15.695 | 
     | REF_CLK_MUX__L2_I3/Y            |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.176 |   0.550 |  -15.520 | 
     | u_REG_File/Memory_reg[14][5]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.551 |  -15.518 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin u_REG_File/Memory_reg[10][5]/CK 
Endpoint:   u_REG_File/Memory_reg[10][5]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.550
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.943
- Arrival Time                  3.870
= Slack Time                   16.073
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   16.073 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   16.074 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.110 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.111 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |   16.140 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.140 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |   16.304 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.231 |   16.304 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |   16.447 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |   16.447 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.173 |   0.547 |   16.620 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.002 |   0.549 |   16.622 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.644 |   1.193 |   17.267 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.194 |   17.267 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.373 |   1.567 |   17.640 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.567 |   17.641 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.152 |   1.719 |   17.793 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.719 |   17.793 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.095 |   1.814 |   17.888 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.814 |   17.888 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.265 |   2.080 |   18.153 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.080 |   18.153 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.706 |   2.786 |   18.859 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.789 |   18.862 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.232 |   3.021 |   19.094 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.021 |   19.094 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.214 |   3.235 |   19.308 | 
     | u_REG_File/U270/B               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.235 |   19.308 | 
     | u_REG_File/U270/Y               |  v   | u_REG_File/n150    | NAND2X2M   | 0.291 |   3.526 |   19.599 | 
     | u_REG_File/U359/A1N             |  v   | u_REG_File/n150    | OAI2BB2X1M | 0.001 |   3.527 |   19.600 | 
     | u_REG_File/U359/Y               |  v   | u_REG_File/n211    | OAI2BB2X1M | 0.343 |   3.870 |   19.943 | 
     | u_REG_File/Memory_reg[10][5]/D  |  v   | u_REG_File/n211    | SDFFRQX1M  | 0.000 |   3.870 |   19.943 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -16.073 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -16.073 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -16.036 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -16.036 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |  -16.007 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |  -16.007 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |  -15.843 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.230 |  -15.843 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |  -15.700 | 
     | REF_CLK_MUX__L2_I3/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |  -15.699 | 
     | REF_CLK_MUX__L2_I3/Y            |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.176 |   0.550 |  -15.524 | 
     | u_REG_File/Memory_reg[10][5]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.550 |  -15.523 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin u_REG_File/Memory_reg[15][3]/CK 
Endpoint:   u_REG_File/Memory_reg[15][3]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.546
- Setup                         0.410
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.936
- Arrival Time                  3.862
= Slack Time                   16.074
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   16.074 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   16.075 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.111 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.112 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |   16.140 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.140 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |   16.304 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.231 |   16.304 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |   16.447 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |   16.448 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.173 |   0.547 |   16.620 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.002 |   0.549 |   16.623 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.644 |   1.193 |   17.267 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.194 |   17.268 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.373 |   1.567 |   17.641 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.567 |   17.641 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.152 |   1.719 |   17.793 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.719 |   17.793 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.095 |   1.814 |   17.888 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.814 |   17.888 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.265 |   2.080 |   18.153 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.080 |   18.153 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.706 |   2.786 |   18.860 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.789 |   18.863 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.232 |   3.021 |   19.095 | 
     | u_REG_File/U283/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.021 |   19.095 | 
     | u_REG_File/U283/Y               |  ^   | u_REG_File/n142    | AND2X2M    | 0.210 |   3.231 |   19.304 | 
     | u_REG_File/U282/B               |  ^   | u_REG_File/n142    | NAND2X2M   | 0.000 |   3.231 |   19.304 | 
     | u_REG_File/U282/Y               |  v   | u_REG_File/n140    | NAND2X2M   | 0.295 |   3.525 |   19.599 | 
     | u_REG_File/U341/A1N             |  v   | u_REG_File/n140    | OAI2BB2X1M | 0.001 |   3.526 |   19.600 | 
     | u_REG_File/U341/Y               |  v   | u_REG_File/n169    | OAI2BB2X1M | 0.336 |   3.862 |   19.936 | 
     | u_REG_File/Memory_reg[15][3]/D  |  v   | u_REG_File/n169    | SDFFRQX1M  | 0.000 |   3.862 |   19.936 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -16.074 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -16.073 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -16.037 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -16.036 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |  -16.008 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |  -16.007 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |  -15.843 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.231 |  -15.843 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |  -15.700 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.000 |   0.374 |  -15.700 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.170 |   0.544 |  -15.529 | 
     | u_REG_File/Memory_reg[15][3]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.002 |   0.546 |  -15.528 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin u_REG_File/Memory_reg[14][7]/CK 
Endpoint:   u_REG_File/Memory_reg[14][7]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.545
- Setup                         0.399
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.946
- Arrival Time                  3.871
= Slack Time                   16.075
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   16.075 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   16.076 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.112 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.113 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |   16.141 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.142 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |   16.305 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.231 |   16.306 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |   16.448 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |   16.449 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.173 |   0.547 |   16.622 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.002 |   0.549 |   16.624 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.644 |   1.193 |   17.268 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.194 |   17.269 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.373 |   1.567 |   17.642 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.567 |   17.642 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.152 |   1.719 |   17.794 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.719 |   17.794 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.095 |   1.814 |   17.889 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.814 |   17.889 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.265 |   2.080 |   18.155 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.080 |   18.155 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.706 |   2.786 |   18.861 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.789 |   18.864 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.232 |   3.021 |   19.096 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.021 |   19.096 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.214 |   3.235 |   19.310 | 
     | u_REG_File/U274/A               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.235 |   19.310 | 
     | u_REG_File/U274/Y               |  v   | u_REG_File/n143    | NAND2X2M   | 0.307 |   3.542 |   19.617 | 
     | u_REG_File/U401/A1N             |  v   | u_REG_File/n143    | OAI2BB2X1M | 0.001 |   3.543 |   19.618 | 
     | u_REG_File/U401/Y               |  v   | u_REG_File/n181    | OAI2BB2X1M | 0.328 |   3.871 |   19.946 | 
     | u_REG_File/Memory_reg[14][7]/D  |  v   | u_REG_File/n181    | SDFFRQX1M  | 0.000 |   3.871 |   19.946 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -16.075 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -16.074 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -16.038 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -16.037 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |  -16.009 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |  -16.009 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |  -15.845 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.230 |  -15.845 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |  -15.702 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.000 |   0.374 |  -15.701 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.170 |   0.544 |  -15.531 | 
     | u_REG_File/Memory_reg[14][7]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.001 |   0.545 |  -15.530 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin u_REG_File/Memory_reg[14][2]/CK 
Endpoint:   u_REG_File/Memory_reg[14][2]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.546
- Setup                         0.400
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.946
- Arrival Time                  3.871
= Slack Time                   16.075
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   16.075 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   16.076 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.112 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.113 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |   16.142 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.142 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |   16.306 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.231 |   16.306 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |   16.449 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |   16.449 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.173 |   0.547 |   16.622 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.002 |   0.549 |   16.625 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.644 |   1.193 |   17.269 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.194 |   17.270 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.373 |   1.567 |   17.642 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.567 |   17.643 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.152 |   1.719 |   17.795 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.719 |   17.795 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.095 |   1.814 |   17.890 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.814 |   17.890 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.265 |   2.080 |   18.155 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.080 |   18.155 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.706 |   2.786 |   18.861 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.789 |   18.864 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.232 |   3.021 |   19.096 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.021 |   19.096 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.214 |   3.235 |   19.310 | 
     | u_REG_File/U274/A               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.235 |   19.310 | 
     | u_REG_File/U274/Y               |  v   | u_REG_File/n143    | NAND2X2M   | 0.307 |   3.542 |   19.618 | 
     | u_REG_File/U396/A1N             |  v   | u_REG_File/n143    | OAI2BB2X1M | 0.001 |   3.543 |   19.618 | 
     | u_REG_File/U396/Y               |  v   | u_REG_File/n176    | OAI2BB2X1M | 0.328 |   3.871 |   19.946 | 
     | u_REG_File/Memory_reg[14][2]/D  |  v   | u_REG_File/n176    | SDFFRQX1M  | 0.000 |   3.871 |   19.946 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -16.075 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -16.075 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -16.038 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -16.038 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |  -16.009 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |  -16.009 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |  -15.845 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.231 |  -15.845 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |  -15.702 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.000 |   0.374 |  -15.702 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.170 |   0.544 |  -15.531 | 
     | u_REG_File/Memory_reg[14][2]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.002 |   0.546 |  -15.529 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin u_REG_File/Memory_reg[8][5]/CK 
Endpoint:   u_REG_File/Memory_reg[8][5]/D  (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.550
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.944
- Arrival Time                  3.867
= Slack Time                   16.077
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   16.077 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   16.078 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.114 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.115 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |   16.143 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.144 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |   16.308 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.231 |   16.308 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |   16.451 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |   16.451 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.173 |   0.547 |   16.624 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.002 |   0.549 |   16.626 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.644 |   1.193 |   17.271 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.194 |   17.271 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.373 |   1.567 |   17.644 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.567 |   17.645 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.152 |   1.719 |   17.797 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.719 |   17.797 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.095 |   1.814 |   17.892 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.814 |   17.892 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.265 |   2.080 |   18.157 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.080 |   18.157 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.706 |   2.786 |   18.863 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.789 |   18.866 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.232 |   3.021 |   19.098 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.021 |   19.098 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.214 |   3.235 |   19.312 | 
     | u_REG_File/U272/B               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.235 |   19.312 | 
     | u_REG_File/U272/Y               |  v   | u_REG_File/n154    | NAND2X2M   | 0.291 |   3.526 |   19.603 | 
     | u_REG_File/U375/A1N             |  v   | u_REG_File/n154    | OAI2BB2X1M | 0.001 |   3.527 |   19.604 | 
     | u_REG_File/U375/Y               |  v   | u_REG_File/n227    | OAI2BB2X1M | 0.340 |   3.867 |   19.944 | 
     | u_REG_File/Memory_reg[8][5]/D   |  v   | u_REG_File/n227    | SDFFRQX1M  | 0.000 |   3.867 |   19.944 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                    |            |       |  Time   |   Time   | 
     |--------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK            |            |       |   0.000 |  -16.077 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -16.076 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -16.040 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -16.040 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |  -16.011 | 
     | u_MUX2_TX_CLOCK/U1/A           |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |  -16.011 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |  -15.847 | 
     | REF_CLK_MUX__L1_I0/A           |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.230 |  -15.847 | 
     | REF_CLK_MUX__L1_I0/Y           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |  -15.704 | 
     | REF_CLK_MUX__L2_I3/A           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |  -15.703 | 
     | REF_CLK_MUX__L2_I3/Y           |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.176 |   0.550 |  -15.527 | 
     | u_REG_File/Memory_reg[8][5]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.550 |  -15.527 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin u_REG_File/Memory_reg[10][0]/CK 
Endpoint:   u_REG_File/Memory_reg[10][0]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.550
- Setup                         0.403
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.947
- Arrival Time                  3.868
= Slack Time                   16.079
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   16.079 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   16.080 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.116 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.117 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |   16.145 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.146 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |   16.309 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.231 |   16.310 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |   16.452 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |   16.453 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.173 |   0.547 |   16.626 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.002 |   0.549 |   16.628 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.644 |   1.193 |   17.272 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.194 |   17.273 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.373 |   1.567 |   17.646 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.567 |   17.646 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.152 |   1.719 |   17.798 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.719 |   17.798 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.095 |   1.814 |   17.893 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.814 |   17.893 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.265 |   2.080 |   18.159 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.080 |   18.159 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.706 |   2.786 |   18.865 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.789 |   18.868 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.232 |   3.021 |   19.100 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.021 |   19.100 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.214 |   3.235 |   19.314 | 
     | u_REG_File/U270/B               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.235 |   19.314 | 
     | u_REG_File/U270/Y               |  v   | u_REG_File/n150    | NAND2X2M   | 0.291 |   3.526 |   19.605 | 
     | u_REG_File/U354/A1N             |  v   | u_REG_File/n150    | OAI2BB2X1M | 0.000 |   3.526 |   19.605 | 
     | u_REG_File/U354/Y               |  v   | u_REG_File/n206    | OAI2BB2X1M | 0.342 |   3.868 |   19.947 | 
     | u_REG_File/Memory_reg[10][0]/D  |  v   | u_REG_File/n206    | SDFFRQX1M  | 0.000 |   3.868 |   19.947 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -16.079 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -16.078 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -16.042 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -16.041 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |  -16.013 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |  -16.013 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |  -15.849 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.230 |  -15.849 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |  -15.706 | 
     | REF_CLK_MUX__L2_I3/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |  -15.705 | 
     | REF_CLK_MUX__L2_I3/Y            |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.176 |   0.550 |  -15.529 | 
     | u_REG_File/Memory_reg[10][0]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.550 |  -15.529 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin u_REG_File/Memory_reg[8][2]/CK 
Endpoint:   u_REG_File/Memory_reg[8][2]/D  (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.550
- Setup                         0.404
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.947
- Arrival Time                  3.865
= Slack Time                   16.081
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   16.081 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   16.082 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.118 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.119 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |   16.148 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.148 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |   16.312 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.231 |   16.312 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |   16.455 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |   16.455 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.173 |   0.547 |   16.628 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.002 |   0.549 |   16.630 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.644 |   1.193 |   17.275 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.194 |   17.275 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.373 |   1.567 |   17.648 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.567 |   17.649 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.152 |   1.719 |   17.801 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.719 |   17.801 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.095 |   1.814 |   17.896 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.814 |   17.896 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.265 |   2.080 |   18.161 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.080 |   18.161 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.706 |   2.786 |   18.867 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.789 |   18.870 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.232 |   3.021 |   19.102 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.021 |   19.102 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.214 |   3.235 |   19.316 | 
     | u_REG_File/U272/B               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.235 |   19.316 | 
     | u_REG_File/U272/Y               |  v   | u_REG_File/n154    | NAND2X2M   | 0.291 |   3.526 |   19.607 | 
     | u_REG_File/U372/A1N             |  v   | u_REG_File/n154    | OAI2BB2X1M | 0.001 |   3.527 |   19.608 | 
     | u_REG_File/U372/Y               |  v   | u_REG_File/n224    | OAI2BB2X1M | 0.339 |   3.865 |   19.947 | 
     | u_REG_File/Memory_reg[8][2]/D   |  v   | u_REG_File/n224    | SDFFRQX1M  | 0.000 |   3.865 |   19.947 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                    |            |       |  Time   |   Time   | 
     |--------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK            |            |       |   0.000 |  -16.081 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -16.081 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -16.044 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -16.044 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |  -16.015 | 
     | u_MUX2_TX_CLOCK/U1/A           |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |  -16.015 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |  -15.851 | 
     | REF_CLK_MUX__L1_I0/A           |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.230 |  -15.851 | 
     | REF_CLK_MUX__L1_I0/Y           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |  -15.708 | 
     | REF_CLK_MUX__L2_I3/A           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |  -15.707 | 
     | REF_CLK_MUX__L2_I3/Y           |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.176 |   0.550 |  -15.532 | 
     | u_REG_File/Memory_reg[8][2]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.550 |  -15.531 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin u_REG_File/Memory_reg[15][0]/CK 
Endpoint:   u_REG_File/Memory_reg[15][0]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.545
- Setup                         0.405
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.941
- Arrival Time                  3.858
= Slack Time                   16.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   16.083 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   16.084 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.120 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.120 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |   16.149 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.149 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |   16.313 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.231 |   16.313 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |   16.456 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |   16.457 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.173 |   0.547 |   16.629 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.002 |   0.549 |   16.632 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.644 |   1.193 |   17.276 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.194 |   17.277 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.373 |   1.567 |   17.650 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.567 |   17.650 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.152 |   1.719 |   17.802 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.719 |   17.802 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.095 |   1.814 |   17.897 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.814 |   17.897 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.265 |   2.080 |   18.162 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.080 |   18.162 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.706 |   2.786 |   18.869 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.789 |   18.872 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.232 |   3.021 |   19.104 | 
     | u_REG_File/U283/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.021 |   19.104 | 
     | u_REG_File/U283/Y               |  ^   | u_REG_File/n142    | AND2X2M    | 0.210 |   3.231 |   19.313 | 
     | u_REG_File/U282/B               |  ^   | u_REG_File/n142    | NAND2X2M   | 0.000 |   3.231 |   19.313 | 
     | u_REG_File/U282/Y               |  v   | u_REG_File/n140    | NAND2X2M   | 0.295 |   3.525 |   19.608 | 
     | u_REG_File/U338/A1N             |  v   | u_REG_File/n140    | OAI2BB2X1M | 0.001 |   3.526 |   19.609 | 
     | u_REG_File/U338/Y               |  v   | u_REG_File/n166    | OAI2BB2X1M | 0.332 |   3.858 |   19.941 | 
     | u_REG_File/Memory_reg[15][0]/D  |  v   | u_REG_File/n166    | SDFFRQX1M  | 0.000 |   3.858 |   19.941 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -16.083 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -16.082 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -16.046 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -16.045 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |  -16.017 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |  -16.016 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |  -15.852 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.231 |  -15.852 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |  -15.709 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.000 |   0.374 |  -15.709 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.170 |   0.544 |  -15.538 | 
     | u_REG_File/Memory_reg[15][0]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.001 |   0.545 |  -15.537 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin u_REG_File/Memory_reg[10][1]/CK 
Endpoint:   u_REG_File/Memory_reg[10][1]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.550
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.949
- Arrival Time                  3.865
= Slack Time                   16.084
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   16.084 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   16.085 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.121 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.122 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |   16.150 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.150 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |   16.314 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.231 |   16.314 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |   16.457 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |   16.458 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.173 |   0.547 |   16.631 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.002 |   0.549 |   16.633 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.644 |   1.193 |   17.277 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.194 |   17.278 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.373 |   1.567 |   17.651 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.567 |   17.651 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.152 |   1.719 |   17.803 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.719 |   17.803 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.095 |   1.814 |   17.898 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.814 |   17.898 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.265 |   2.080 |   18.164 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.080 |   18.164 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.706 |   2.786 |   18.870 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.789 |   18.873 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.232 |   3.021 |   19.105 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.021 |   19.105 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.214 |   3.235 |   19.319 | 
     | u_REG_File/U270/B               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.235 |   19.319 | 
     | u_REG_File/U270/Y               |  v   | u_REG_File/n150    | NAND2X2M   | 0.291 |   3.526 |   19.610 | 
     | u_REG_File/U355/A1N             |  v   | u_REG_File/n150    | OAI2BB2X1M | 0.000 |   3.526 |   19.610 | 
     | u_REG_File/U355/Y               |  v   | u_REG_File/n207    | OAI2BB2X1M | 0.338 |   3.865 |   19.949 | 
     | u_REG_File/Memory_reg[10][1]/D  |  v   | u_REG_File/n207    | SDFFRQX1M  | 0.000 |   3.865 |   19.949 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -16.084 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -16.083 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -16.047 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -16.046 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |  -16.018 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |  -16.017 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |  -15.854 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.230 |  -15.853 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |  -15.711 | 
     | REF_CLK_MUX__L2_I3/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |  -15.710 | 
     | REF_CLK_MUX__L2_I3/Y            |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.176 |   0.550 |  -15.534 | 
     | u_REG_File/Memory_reg[10][1]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.550 |  -15.534 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin u_REG_File/Memory_reg[15][4]/CK 
Endpoint:   u_REG_File/Memory_reg[15][4]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.546
- Setup                         0.408
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.938
- Arrival Time                  3.854
= Slack Time                   16.084
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   16.084 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   16.085 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.121 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.122 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |   16.150 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.151 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |   16.315 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.231 |   16.315 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |   16.458 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |   16.458 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.173 |   0.547 |   16.631 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.002 |   0.549 |   16.633 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.644 |   1.193 |   17.277 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.194 |   17.278 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.373 |   1.567 |   17.651 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.567 |   17.651 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.152 |   1.719 |   17.803 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.719 |   17.804 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.095 |   1.814 |   17.899 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.814 |   17.899 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.265 |   2.080 |   18.164 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.080 |   18.164 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.706 |   2.786 |   18.870 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.789 |   18.873 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.232 |   3.021 |   19.105 | 
     | u_REG_File/U283/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.021 |   19.105 | 
     | u_REG_File/U283/Y               |  ^   | u_REG_File/n142    | AND2X2M    | 0.210 |   3.231 |   19.315 | 
     | u_REG_File/U282/B               |  ^   | u_REG_File/n142    | NAND2X2M   | 0.000 |   3.231 |   19.315 | 
     | u_REG_File/U282/Y               |  v   | u_REG_File/n140    | NAND2X2M   | 0.295 |   3.525 |   19.610 | 
     | u_REG_File/U342/A1N             |  v   | u_REG_File/n140    | OAI2BB2X1M | 0.001 |   3.527 |   19.611 | 
     | u_REG_File/U342/Y               |  v   | u_REG_File/n170    | OAI2BB2X1M | 0.327 |   3.854 |   19.938 | 
     | u_REG_File/Memory_reg[15][4]/D  |  v   | u_REG_File/n170    | SDFFRQX1M  | 0.000 |   3.854 |   19.938 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -16.084 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -16.083 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -16.047 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -16.046 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |  -16.018 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |  -16.018 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |  -15.854 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.231 |  -15.854 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |  -15.711 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.000 |   0.374 |  -15.710 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.170 |   0.544 |  -15.540 | 
     | u_REG_File/Memory_reg[15][4]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.002 |   0.546 |  -15.538 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin u_REG_File/Memory_reg[8][4]/CK 
Endpoint:   u_REG_File/Memory_reg[8][4]/D  (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.550
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.945
- Arrival Time                  3.860
= Slack Time                   16.084
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   16.084 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   16.085 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.121 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.122 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |   16.151 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.151 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |   16.315 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.231 |   16.315 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |   16.458 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |   16.458 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.173 |   0.547 |   16.631 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.002 |   0.549 |   16.633 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.644 |   1.193 |   17.278 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.194 |   17.278 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.373 |   1.567 |   17.651 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.567 |   17.652 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.152 |   1.719 |   17.804 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.719 |   17.804 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.095 |   1.814 |   17.899 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.814 |   17.899 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.265 |   2.080 |   18.164 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.080 |   18.164 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.706 |   2.786 |   18.870 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.789 |   18.873 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.232 |   3.021 |   19.105 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.021 |   19.105 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.214 |   3.235 |   19.319 | 
     | u_REG_File/U272/B               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.235 |   19.319 | 
     | u_REG_File/U272/Y               |  v   | u_REG_File/n154    | NAND2X2M   | 0.291 |   3.526 |   19.610 | 
     | u_REG_File/U374/A1N             |  v   | u_REG_File/n154    | OAI2BB2X1M | 0.001 |   3.527 |   19.611 | 
     | u_REG_File/U374/Y               |  v   | u_REG_File/n226    | OAI2BB2X1M | 0.334 |   3.860 |   19.945 | 
     | u_REG_File/Memory_reg[8][4]/D   |  v   | u_REG_File/n226    | SDFFRQX1M  | 0.000 |   3.860 |   19.945 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                    |            |       |  Time   |   Time   | 
     |--------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK            |            |       |   0.000 |  -16.084 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -16.084 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -16.047 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -16.047 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |  -16.018 | 
     | u_MUX2_TX_CLOCK/U1/A           |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |  -16.018 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |  -15.854 | 
     | REF_CLK_MUX__L1_I0/A           |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.230 |  -15.854 | 
     | REF_CLK_MUX__L1_I0/Y           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |  -15.711 | 
     | REF_CLK_MUX__L2_I3/A           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |  -15.710 | 
     | REF_CLK_MUX__L2_I3/Y           |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.176 |   0.550 |  -15.535 | 
     | u_REG_File/Memory_reg[8][4]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.550 |  -15.534 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin u_REG_File/Memory_reg[8][0]/CK 
Endpoint:   u_REG_File/Memory_reg[8][0]/D  (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.550
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.948
- Arrival Time                  3.864
= Slack Time                   16.084
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   16.085 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   16.085 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.122 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.122 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |   16.151 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.151 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |   16.315 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.231 |   16.315 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |   16.458 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |   16.459 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.173 |   0.547 |   16.631 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.002 |   0.549 |   16.634 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.644 |   1.193 |   17.278 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.194 |   17.279 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.373 |   1.567 |   17.651 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.567 |   17.652 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.152 |   1.719 |   17.804 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.719 |   17.804 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.095 |   1.814 |   17.899 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.814 |   17.899 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.265 |   2.080 |   18.164 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.080 |   18.164 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.706 |   2.786 |   18.871 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.789 |   18.874 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.232 |   3.021 |   19.105 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.021 |   19.105 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.214 |   3.235 |   19.319 | 
     | u_REG_File/U272/B               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.235 |   19.319 | 
     | u_REG_File/U272/Y               |  v   | u_REG_File/n154    | NAND2X2M   | 0.291 |   3.526 |   19.610 | 
     | u_REG_File/U370/A1N             |  v   | u_REG_File/n154    | OAI2BB2X1M | 0.000 |   3.526 |   19.610 | 
     | u_REG_File/U370/Y               |  v   | u_REG_File/n222    | OAI2BB2X1M | 0.338 |   3.864 |   19.948 | 
     | u_REG_File/Memory_reg[8][0]/D   |  v   | u_REG_File/n222    | SDFFRQX1M  | 0.000 |   3.864 |   19.948 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                    |            |       |  Time   |   Time   | 
     |--------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK            |            |       |   0.000 |  -16.084 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -16.084 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -16.047 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -16.047 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |  -16.018 | 
     | u_MUX2_TX_CLOCK/U1/A           |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |  -16.018 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |  -15.854 | 
     | REF_CLK_MUX__L1_I0/A           |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.230 |  -15.854 | 
     | REF_CLK_MUX__L1_I0/Y           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |  -15.711 | 
     | REF_CLK_MUX__L2_I2/A           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |  -15.710 | 
     | REF_CLK_MUX__L2_I2/Y           |  ^   | REF_CLK_MUX__L2_N2 | CLKBUFX20M | 0.176 |   0.550 |  -15.535 | 
     | u_REG_File/Memory_reg[8][0]/CK |  ^   | REF_CLK_MUX__L2_N2 | SDFFRQX1M  | 0.001 |   0.550 |  -15.534 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin u_REG_File/Memory_reg[8][7]/CK 
Endpoint:   u_REG_File/Memory_reg[8][7]/D  (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.551
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.949
- Arrival Time                  3.864
= Slack Time                   16.085
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   16.085 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   16.085 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.122 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.122 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |   16.151 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.151 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |   16.315 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.231 |   16.315 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |   16.458 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |   16.459 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.173 |   0.547 |   16.631 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.002 |   0.549 |   16.634 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.644 |   1.193 |   17.278 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.194 |   17.279 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.373 |   1.567 |   17.652 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.567 |   17.652 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.152 |   1.719 |   17.804 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.719 |   17.804 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.095 |   1.814 |   17.899 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.814 |   17.899 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.265 |   2.080 |   18.164 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.080 |   18.164 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.706 |   2.786 |   18.871 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.789 |   18.874 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.232 |   3.021 |   19.106 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.021 |   19.106 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.214 |   3.235 |   19.320 | 
     | u_REG_File/U272/B               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.235 |   19.320 | 
     | u_REG_File/U272/Y               |  v   | u_REG_File/n154    | NAND2X2M   | 0.291 |   3.526 |   19.611 | 
     | u_REG_File/U377/A1N             |  v   | u_REG_File/n154    | OAI2BB2X1M | 0.001 |   3.527 |   19.612 | 
     | u_REG_File/U377/Y               |  v   | u_REG_File/n229    | OAI2BB2X1M | 0.337 |   3.864 |   19.949 | 
     | u_REG_File/Memory_reg[8][7]/D   |  v   | u_REG_File/n229    | SDFFRQX1M  | 0.000 |   3.864 |   19.949 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                    |            |       |  Time   |   Time   | 
     |--------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK            |            |       |   0.000 |  -16.085 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -16.084 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -16.048 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -16.047 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |  -16.018 | 
     | u_MUX2_TX_CLOCK/U1/A           |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |  -16.018 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |  -15.854 | 
     | REF_CLK_MUX__L1_I0/A           |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.230 |  -15.854 | 
     | REF_CLK_MUX__L1_I0/Y           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |  -15.711 | 
     | REF_CLK_MUX__L2_I3/A           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |  -15.711 | 
     | REF_CLK_MUX__L2_I3/Y           |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.176 |   0.550 |  -15.535 | 
     | u_REG_File/Memory_reg[8][7]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.551 |  -15.534 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin u_REG_File/Memory_reg[15][6]/CK 
Endpoint:   u_REG_File/Memory_reg[15][6]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.546
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.939
- Arrival Time                  3.855
= Slack Time                   16.085
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   16.085 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   16.085 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.122 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.122 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |   16.151 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.151 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |   16.315 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.231 |   16.315 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |   16.458 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |   16.459 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.173 |   0.547 |   16.631 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.002 |   0.549 |   16.634 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.644 |   1.193 |   17.278 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.194 |   17.279 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.373 |   1.567 |   17.652 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.567 |   17.652 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.152 |   1.719 |   17.804 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.719 |   17.804 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.095 |   1.814 |   17.899 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.814 |   17.899 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.265 |   2.080 |   18.164 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.080 |   18.164 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.706 |   2.786 |   18.871 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.789 |   18.874 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.232 |   3.021 |   19.106 | 
     | u_REG_File/U283/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.021 |   19.106 | 
     | u_REG_File/U283/Y               |  ^   | u_REG_File/n142    | AND2X2M    | 0.210 |   3.231 |   19.315 | 
     | u_REG_File/U282/B               |  ^   | u_REG_File/n142    | NAND2X2M   | 0.000 |   3.231 |   19.315 | 
     | u_REG_File/U282/Y               |  v   | u_REG_File/n140    | NAND2X2M   | 0.295 |   3.525 |   19.610 | 
     | u_REG_File/U344/A1N             |  v   | u_REG_File/n140    | OAI2BB2X1M | 0.001 |   3.527 |   19.611 | 
     | u_REG_File/U344/Y               |  v   | u_REG_File/n172    | OAI2BB2X1M | 0.328 |   3.855 |   19.939 | 
     | u_REG_File/Memory_reg[15][6]/D  |  v   | u_REG_File/n172    | SDFFRQX1M  | 0.000 |   3.855 |   19.939 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -16.085 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -16.084 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -16.048 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -16.047 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |  -16.018 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |  -16.018 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |  -15.854 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.231 |  -15.854 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |  -15.711 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.000 |   0.374 |  -15.711 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.170 |   0.544 |  -15.540 | 
     | u_REG_File/Memory_reg[15][6]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.002 |   0.546 |  -15.538 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin u_REG_File/Memory_reg[9][0]/CK 
Endpoint:   u_REG_File/Memory_reg[9][0]/D  (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.550
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.948
- Arrival Time                  3.863
= Slack Time                   16.085
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   16.085 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   16.086 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.122 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.122 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |   16.151 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |   16.151 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |   16.315 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.230 |   16.315 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |   16.458 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |   16.459 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.173 |   0.547 |   16.631 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.002 |   0.549 |   16.634 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.644 |   1.193 |   17.278 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.194 |   17.279 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.373 |   1.567 |   17.652 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.567 |   17.652 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.152 |   1.719 |   17.804 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.719 |   17.804 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.095 |   1.814 |   17.899 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.814 |   17.899 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.265 |   2.080 |   18.164 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.080 |   18.164 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.706 |   2.786 |   18.871 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.789 |   18.874 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.232 |   3.021 |   19.106 | 
     | u_REG_File/U283/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.021 |   19.106 | 
     | u_REG_File/U283/Y               |  ^   | u_REG_File/n142    | AND2X2M    | 0.210 |   3.230 |   19.315 | 
     | u_REG_File/U271/B               |  ^   | u_REG_File/n142    | NAND2X2M   | 0.000 |   3.231 |   19.315 | 
     | u_REG_File/U271/Y               |  v   | u_REG_File/n151    | NAND2X2M   | 0.293 |   3.524 |   19.609 | 
     | u_REG_File/U362/A1N             |  v   | u_REG_File/n151    | OAI2BB2X1M | 0.000 |   3.524 |   19.609 | 
     | u_REG_File/U362/Y               |  v   | u_REG_File/n214    | OAI2BB2X1M | 0.339 |   3.863 |   19.948 | 
     | u_REG_File/Memory_reg[9][0]/D   |  v   | u_REG_File/n214    | SDFFRQX1M  | 0.000 |   3.863 |   19.948 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                    |            |       |  Time   |   Time   | 
     |--------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK            |            |       |   0.000 |  -16.085 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -16.084 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -16.048 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -16.047 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |  -16.019 | 
     | u_MUX2_TX_CLOCK/U1/A           |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |  -16.018 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |  -15.854 | 
     | REF_CLK_MUX__L1_I0/A           |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.230 |  -15.854 | 
     | REF_CLK_MUX__L1_I0/Y           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |  -15.711 | 
     | REF_CLK_MUX__L2_I3/A           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |  -15.711 | 
     | REF_CLK_MUX__L2_I3/Y           |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.176 |   0.550 |  -15.535 | 
     | u_REG_File/Memory_reg[9][0]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.000 |   0.550 |  -15.535 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin u_REG_File/Memory_reg[15][7]/CK 
Endpoint:   u_REG_File/Memory_reg[15][7]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.545
- Setup                         0.405
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.941
- Arrival Time                  3.856
= Slack Time                   16.085
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   16.085 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   16.086 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.122 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.123 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |   16.151 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.151 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |   16.315 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.231 |   16.315 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |   16.458 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |   16.459 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.173 |   0.547 |   16.631 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.002 |   0.549 |   16.634 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.644 |   1.193 |   17.278 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.194 |   17.279 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.373 |   1.567 |   17.652 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.567 |   17.652 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.152 |   1.719 |   17.804 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.719 |   17.804 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.095 |   1.814 |   17.899 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.814 |   17.899 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.265 |   2.080 |   18.164 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.080 |   18.164 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.706 |   2.786 |   18.871 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.789 |   18.874 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.232 |   3.021 |   19.106 | 
     | u_REG_File/U283/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.021 |   19.106 | 
     | u_REG_File/U283/Y               |  ^   | u_REG_File/n142    | AND2X2M    | 0.210 |   3.231 |   19.315 | 
     | u_REG_File/U282/B               |  ^   | u_REG_File/n142    | NAND2X2M   | 0.000 |   3.231 |   19.315 | 
     | u_REG_File/U282/Y               |  v   | u_REG_File/n140    | NAND2X2M   | 0.295 |   3.525 |   19.610 | 
     | u_REG_File/U345/A1N             |  v   | u_REG_File/n140    | OAI2BB2X1M | 0.001 |   3.527 |   19.612 | 
     | u_REG_File/U345/Y               |  v   | u_REG_File/n173    | OAI2BB2X1M | 0.329 |   3.856 |   19.941 | 
     | u_REG_File/Memory_reg[15][7]/D  |  v   | u_REG_File/n173    | SDFFRQX1M  | 0.000 |   3.856 |   19.941 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -16.085 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -16.084 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -16.048 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -16.047 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |  -16.019 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |  -16.018 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |  -15.854 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.230 |  -15.854 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |  -15.711 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.000 |   0.374 |  -15.711 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.170 |   0.544 |  -15.540 | 
     | u_REG_File/Memory_reg[15][7]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.001 |   0.545 |  -15.540 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin u_REG_File/Memory_reg[15][5]/CK 
Endpoint:   u_REG_File/Memory_reg[15][5]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.546
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.939
- Arrival Time                  3.854
= Slack Time                   16.085
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   16.085 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   16.086 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.122 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.123 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |   16.151 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |   16.152 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |   16.316 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.230 |   16.316 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |   16.459 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |   16.459 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.173 |   0.547 |   16.632 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.002 |   0.549 |   16.634 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.644 |   1.193 |   17.279 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.194 |   17.279 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.373 |   1.567 |   17.652 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.567 |   17.653 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.152 |   1.719 |   17.805 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.719 |   17.805 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.095 |   1.814 |   17.900 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.814 |   17.900 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.265 |   2.080 |   18.165 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.080 |   18.165 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.706 |   2.786 |   18.871 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.789 |   18.874 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.232 |   3.021 |   19.106 | 
     | u_REG_File/U283/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.021 |   19.106 | 
     | u_REG_File/U283/Y               |  ^   | u_REG_File/n142    | AND2X2M    | 0.210 |   3.230 |   19.316 | 
     | u_REG_File/U282/B               |  ^   | u_REG_File/n142    | NAND2X2M   | 0.000 |   3.231 |   19.316 | 
     | u_REG_File/U282/Y               |  v   | u_REG_File/n140    | NAND2X2M   | 0.295 |   3.525 |   19.611 | 
     | u_REG_File/U343/A1N             |  v   | u_REG_File/n140    | OAI2BB2X1M | 0.001 |   3.527 |   19.612 | 
     | u_REG_File/U343/Y               |  v   | u_REG_File/n171    | OAI2BB2X1M | 0.327 |   3.854 |   19.939 | 
     | u_REG_File/Memory_reg[15][5]/D  |  v   | u_REG_File/n171    | SDFFRQX1M  | 0.000 |   3.854 |   19.939 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -16.085 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -16.084 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -16.048 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -16.048 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |  -16.019 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |  -16.019 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |  -15.855 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.231 |  -15.855 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |  -15.712 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.000 |   0.374 |  -15.711 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.170 |   0.544 |  -15.541 | 
     | u_REG_File/Memory_reg[15][5]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.002 |   0.546 |  -15.539 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin u_REG_File/Memory_reg[15][2]/CK 
Endpoint:   u_REG_File/Memory_reg[15][2]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.546
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.941
- Arrival Time                  3.855
= Slack Time                   16.085
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   16.085 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   16.086 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.122 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.123 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |   16.152 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |   16.152 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |   16.316 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.230 |   16.316 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |   16.459 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |   16.459 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.173 |   0.547 |   16.632 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.002 |   0.549 |   16.634 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.644 |   1.193 |   17.279 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.194 |   17.279 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.373 |   1.567 |   17.652 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.567 |   17.653 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.152 |   1.719 |   17.805 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.719 |   17.805 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.095 |   1.814 |   17.900 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.814 |   17.900 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.265 |   2.080 |   18.165 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.080 |   18.165 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.706 |   2.786 |   18.871 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.789 |   18.874 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.232 |   3.021 |   19.106 | 
     | u_REG_File/U283/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.021 |   19.106 | 
     | u_REG_File/U283/Y               |  ^   | u_REG_File/n142    | AND2X2M    | 0.210 |   3.230 |   19.316 | 
     | u_REG_File/U282/B               |  ^   | u_REG_File/n142    | NAND2X2M   | 0.000 |   3.231 |   19.316 | 
     | u_REG_File/U282/Y               |  v   | u_REG_File/n140    | NAND2X2M   | 0.295 |   3.525 |   19.611 | 
     | u_REG_File/U340/A1N             |  v   | u_REG_File/n140    | OAI2BB2X1M | 0.000 |   3.526 |   19.611 | 
     | u_REG_File/U340/Y               |  v   | u_REG_File/n168    | OAI2BB2X1M | 0.329 |   3.855 |   19.941 | 
     | u_REG_File/Memory_reg[15][2]/D  |  v   | u_REG_File/n168    | SDFFRQX1M  | 0.000 |   3.855 |   19.941 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -16.085 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -16.085 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -16.048 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -16.048 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |  -16.019 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |  -16.019 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |  -15.855 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.231 |  -15.855 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |  -15.712 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.000 |   0.374 |  -15.711 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.170 |   0.544 |  -15.541 | 
     | u_REG_File/Memory_reg[15][2]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.002 |   0.546 |  -15.539 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin u_REG_File/Memory_reg[9][4]/CK 
Endpoint:   u_REG_File/Memory_reg[9][4]/D  (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.550
- Setup                         0.405
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.945
- Arrival Time                  3.858
= Slack Time                   16.087
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   16.087 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   16.088 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.124 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.125 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |   16.153 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.154 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |   16.317 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.231 |   16.318 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |   16.460 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |   16.461 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.173 |   0.547 |   16.634 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.002 |   0.549 |   16.636 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.644 |   1.193 |   17.280 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.194 |   17.281 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.373 |   1.567 |   17.654 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.567 |   17.654 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.152 |   1.719 |   17.806 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.719 |   17.806 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.095 |   1.814 |   17.901 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.814 |   17.901 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.265 |   2.080 |   18.167 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.080 |   18.167 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.706 |   2.786 |   18.873 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.789 |   18.876 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.232 |   3.021 |   19.108 | 
     | u_REG_File/U283/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.021 |   19.108 | 
     | u_REG_File/U283/Y               |  ^   | u_REG_File/n142    | AND2X2M    | 0.210 |   3.231 |   19.318 | 
     | u_REG_File/U271/B               |  ^   | u_REG_File/n142    | NAND2X2M   | 0.000 |   3.231 |   19.318 | 
     | u_REG_File/U271/Y               |  v   | u_REG_File/n151    | NAND2X2M   | 0.293 |   3.524 |   19.611 | 
     | u_REG_File/U366/A1N             |  v   | u_REG_File/n151    | OAI2BB2X1M | 0.001 |   3.525 |   19.612 | 
     | u_REG_File/U366/Y               |  v   | u_REG_File/n218    | OAI2BB2X1M | 0.333 |   3.858 |   19.945 | 
     | u_REG_File/Memory_reg[9][4]/D   |  v   | u_REG_File/n218    | SDFFRQX1M  | 0.000 |   3.858 |   19.945 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                    |            |       |  Time   |   Time   | 
     |--------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK            |            |       |   0.000 |  -16.087 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -16.086 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -16.050 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -16.049 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |  -16.021 | 
     | u_MUX2_TX_CLOCK/U1/A           |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |  -16.021 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |  -15.857 | 
     | REF_CLK_MUX__L1_I0/A           |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.230 |  -15.857 | 
     | REF_CLK_MUX__L1_I0/Y           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |  -15.714 | 
     | REF_CLK_MUX__L2_I3/A           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |  -15.713 | 
     | REF_CLK_MUX__L2_I3/Y           |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.176 |   0.550 |  -15.537 | 
     | u_REG_File/Memory_reg[9][4]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.550 |  -15.537 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin u_REG_File/Memory_reg[13][0]/CK 
Endpoint:   u_REG_File/Memory_reg[13][0]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.546
- Setup                         0.405
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.941
- Arrival Time                  3.852
= Slack Time                   16.089
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   16.089 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   16.089 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.126 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.126 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |   16.155 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.155 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |   16.319 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.231 |   16.319 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |   16.462 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |   16.463 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.173 |   0.547 |   16.635 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.002 |   0.549 |   16.638 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.644 |   1.193 |   17.282 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.194 |   17.283 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.373 |   1.567 |   17.655 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.567 |   17.656 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.152 |   1.719 |   17.808 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.719 |   17.808 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.095 |   1.814 |   17.903 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.814 |   17.903 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.265 |   2.080 |   18.168 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.080 |   18.168 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.706 |   2.786 |   18.875 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.789 |   18.878 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.232 |   3.021 |   19.109 | 
     | u_REG_File/U283/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.021 |   19.109 | 
     | u_REG_File/U283/Y               |  ^   | u_REG_File/n142    | AND2X2M    | 0.210 |   3.231 |   19.319 | 
     | u_REG_File/U260/B               |  ^   | u_REG_File/n142    | NAND2X2M   | 0.000 |   3.231 |   19.319 | 
     | u_REG_File/U260/Y               |  v   | u_REG_File/n145    | NAND2X2M   | 0.283 |   3.513 |   19.602 | 
     | u_REG_File/U378/A1N             |  v   | u_REG_File/n145    | OAI2BB2X1M | 0.001 |   3.514 |   19.602 | 
     | u_REG_File/U378/Y               |  v   | u_REG_File/n182    | OAI2BB2X1M | 0.339 |   3.852 |   19.941 | 
     | u_REG_File/Memory_reg[13][0]/D  |  v   | u_REG_File/n182    | SDFFRQX1M  | 0.000 |   3.852 |   19.941 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -16.089 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -16.088 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -16.052 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -16.051 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |  -16.022 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |  -16.022 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |  -15.858 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.231 |  -15.858 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |  -15.715 | 
     | REF_CLK_MUX__L2_I0/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.000 |   0.374 |  -15.715 | 
     | REF_CLK_MUX__L2_I0/Y            |  ^   | REF_CLK_MUX__L2_N0 | CLKBUFX20M | 0.170 |   0.544 |  -15.544 | 
     | u_REG_File/Memory_reg[13][0]/CK |  ^   | REF_CLK_MUX__L2_N0 | SDFFRQX1M  | 0.002 |   0.546 |  -15.543 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin u_REG_File/Memory_reg[8][6]/CK 
Endpoint:   u_REG_File/Memory_reg[8][6]/D  (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.551
- Setup                         0.403
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.948
- Arrival Time                  3.857
= Slack Time                   16.091
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   16.091 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   16.092 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.128 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.129 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |   16.158 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.158 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |   16.322 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.231 |   16.322 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |   16.465 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |   16.465 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.173 |   0.547 |   16.638 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.002 |   0.549 |   16.640 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.644 |   1.193 |   17.285 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.194 |   17.285 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.373 |   1.567 |   17.658 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.567 |   17.659 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.152 |   1.719 |   17.811 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.719 |   17.811 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.095 |   1.814 |   17.906 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.814 |   17.906 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.265 |   2.080 |   18.171 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.080 |   18.171 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.706 |   2.786 |   18.877 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.789 |   18.880 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.232 |   3.021 |   19.112 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.021 |   19.112 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.214 |   3.235 |   19.326 | 
     | u_REG_File/U272/B               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.235 |   19.326 | 
     | u_REG_File/U272/Y               |  v   | u_REG_File/n154    | NAND2X2M   | 0.291 |   3.526 |   19.617 | 
     | u_REG_File/U376/A1N             |  v   | u_REG_File/n154    | OAI2BB2X1M | 0.001 |   3.527 |   19.618 | 
     | u_REG_File/U376/Y               |  v   | u_REG_File/n228    | OAI2BB2X1M | 0.330 |   3.857 |   19.948 | 
     | u_REG_File/Memory_reg[8][6]/D   |  v   | u_REG_File/n228    | SDFFRQX1M  | 0.000 |   3.857 |   19.948 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                    |            |       |  Time   |   Time   | 
     |--------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK            |            |       |   0.000 |  -16.091 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -16.091 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -16.054 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -16.054 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |  -16.025 | 
     | u_MUX2_TX_CLOCK/U1/A           |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |  -16.025 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |  -15.861 | 
     | REF_CLK_MUX__L1_I0/A           |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.230 |  -15.861 | 
     | REF_CLK_MUX__L1_I0/Y           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |  -15.718 | 
     | REF_CLK_MUX__L2_I3/A           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |  -15.717 | 
     | REF_CLK_MUX__L2_I3/Y           |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.176 |   0.550 |  -15.542 | 
     | u_REG_File/Memory_reg[8][6]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.551 |  -15.541 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin u_REG_File/Memory_reg[10][7]/CK 
Endpoint:   u_REG_File/Memory_reg[10][7]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.551
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.950
- Arrival Time                  3.858
= Slack Time                   16.091
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   16.091 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   16.092 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.128 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.129 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |   16.158 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |   16.158 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |   16.322 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.230 |   16.322 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |   16.465 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |   16.465 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.173 |   0.547 |   16.638 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.002 |   0.549 |   16.641 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.644 |   1.193 |   17.285 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.194 |   17.286 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.373 |   1.567 |   17.658 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.567 |   17.659 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.152 |   1.719 |   17.811 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.719 |   17.811 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.095 |   1.814 |   17.906 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.814 |   17.906 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.265 |   2.080 |   18.171 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.080 |   18.171 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.706 |   2.786 |   18.877 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.789 |   18.880 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.232 |   3.021 |   19.112 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.021 |   19.112 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.214 |   3.235 |   19.326 | 
     | u_REG_File/U270/B               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.235 |   19.326 | 
     | u_REG_File/U270/Y               |  v   | u_REG_File/n150    | NAND2X2M   | 0.291 |   3.526 |   19.617 | 
     | u_REG_File/U361/A1N             |  v   | u_REG_File/n150    | OAI2BB2X1M | 0.001 |   3.526 |   19.618 | 
     | u_REG_File/U361/Y               |  v   | u_REG_File/n213    | OAI2BB2X1M | 0.332 |   3.858 |   19.950 | 
     | u_REG_File/Memory_reg[10][7]/D  |  v   | u_REG_File/n213    | SDFFRQX1M  | 0.000 |   3.858 |   19.950 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -16.091 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -16.091 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -16.054 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -16.054 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |  -16.025 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |  -16.025 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |  -15.861 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.230 |  -15.861 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |  -15.718 | 
     | REF_CLK_MUX__L2_I3/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |  -15.717 | 
     | REF_CLK_MUX__L2_I3/Y            |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.176 |   0.550 |  -15.542 | 
     | u_REG_File/Memory_reg[10][7]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.551 |  -15.541 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin u_REG_File/Memory_reg[9][1]/CK 
Endpoint:   u_REG_File/Memory_reg[9][1]/D  (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.550
- Setup                         0.400
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.950
- Arrival Time                  3.858
= Slack Time                   16.092
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   16.092 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   16.093 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.129 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.130 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |   16.158 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.158 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |   16.322 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.231 |   16.322 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |   16.465 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |   16.466 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.173 |   0.547 |   16.638 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.002 |   0.549 |   16.641 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.644 |   1.193 |   17.285 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.194 |   17.286 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.373 |   1.567 |   17.659 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.567 |   17.659 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.152 |   1.719 |   17.811 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.719 |   17.811 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.095 |   1.814 |   17.906 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.814 |   17.906 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.265 |   2.080 |   18.171 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.080 |   18.171 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.706 |   2.786 |   18.878 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.789 |   18.881 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.232 |   3.021 |   19.113 | 
     | u_REG_File/U283/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.021 |   19.113 | 
     | u_REG_File/U283/Y               |  ^   | u_REG_File/n142    | AND2X2M    | 0.210 |   3.231 |   19.322 | 
     | u_REG_File/U271/B               |  ^   | u_REG_File/n142    | NAND2X2M   | 0.000 |   3.231 |   19.322 | 
     | u_REG_File/U271/Y               |  v   | u_REG_File/n151    | NAND2X2M   | 0.293 |   3.524 |   19.616 | 
     | u_REG_File/U363/A1N             |  v   | u_REG_File/n151    | OAI2BB2X1M | 0.000 |   3.524 |   19.616 | 
     | u_REG_File/U363/Y               |  v   | u_REG_File/n215    | OAI2BB2X1M | 0.334 |   3.858 |   19.950 | 
     | u_REG_File/Memory_reg[9][1]/D   |  v   | u_REG_File/n215    | SDFFRQX1M  | 0.000 |   3.858 |   19.950 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                    |            |       |  Time   |   Time   | 
     |--------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK            |            |       |   0.000 |  -16.092 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -16.091 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -16.055 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -16.054 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |  -16.026 | 
     | u_MUX2_TX_CLOCK/U1/A           |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |  -16.025 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |  -15.861 | 
     | REF_CLK_MUX__L1_I0/A           |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.230 |  -15.861 | 
     | REF_CLK_MUX__L1_I0/Y           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |  -15.718 | 
     | REF_CLK_MUX__L2_I3/A           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |  -15.718 | 
     | REF_CLK_MUX__L2_I3/Y           |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.176 |   0.550 |  -15.542 | 
     | u_REG_File/Memory_reg[9][1]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.550 |  -15.541 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin u_REG_File/Memory_reg[13][3]/CK 
Endpoint:   u_REG_File/Memory_reg[13][3]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.550
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.943
- Arrival Time                  3.851
= Slack Time                   16.093
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   16.093 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   16.093 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.130 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.130 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |   16.159 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.159 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |   16.323 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.231 |   16.323 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |   16.466 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |   16.467 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.173 |   0.547 |   16.639 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.002 |   0.549 |   16.642 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.644 |   1.193 |   17.286 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.194 |   17.287 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.373 |   1.567 |   17.659 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.567 |   17.660 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.152 |   1.719 |   17.812 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.719 |   17.812 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.095 |   1.814 |   17.907 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.814 |   17.907 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.265 |   2.080 |   18.172 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.080 |   18.172 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.706 |   2.786 |   18.879 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.789 |   18.882 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.232 |   3.021 |   19.113 | 
     | u_REG_File/U283/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.021 |   19.113 | 
     | u_REG_File/U283/Y               |  ^   | u_REG_File/n142    | AND2X2M    | 0.210 |   3.231 |   19.323 | 
     | u_REG_File/U260/B               |  ^   | u_REG_File/n142    | NAND2X2M   | 0.000 |   3.231 |   19.323 | 
     | u_REG_File/U260/Y               |  v   | u_REG_File/n145    | NAND2X2M   | 0.283 |   3.513 |   19.606 | 
     | u_REG_File/U381/A1N             |  v   | u_REG_File/n145    | OAI2BB2X1M | 0.001 |   3.514 |   19.607 | 
     | u_REG_File/U381/Y               |  v   | u_REG_File/n185    | OAI2BB2X1M | 0.337 |   3.851 |   19.943 | 
     | u_REG_File/Memory_reg[13][3]/D  |  v   | u_REG_File/n185    | SDFFRQX1M  | 0.000 |   3.851 |   19.943 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -16.093 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -16.092 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -16.056 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -16.055 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |  -16.026 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |  -16.026 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |  -15.862 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.230 |  -15.862 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |  -15.719 | 
     | REF_CLK_MUX__L2_I3/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |  -15.718 | 
     | REF_CLK_MUX__L2_I3/Y            |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.176 |   0.550 |  -15.543 | 
     | u_REG_File/Memory_reg[13][3]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.550 |  -15.542 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin u_REG_File/Memory_reg[9][2]/CK 
Endpoint:   u_REG_File/Memory_reg[9][2]/D  (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.550
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.949
- Arrival Time                  3.856
= Slack Time                   16.093
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   16.093 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   16.093 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.130 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.130 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |   16.159 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |   16.159 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |   16.323 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.230 |   16.323 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |   16.466 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |   16.467 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.173 |   0.547 |   16.639 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.002 |   0.549 |   16.642 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.644 |   1.193 |   17.286 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.194 |   17.287 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.373 |   1.567 |   17.660 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.567 |   17.660 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.152 |   1.719 |   17.812 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.719 |   17.812 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.095 |   1.814 |   17.907 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.814 |   17.907 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.265 |   2.080 |   18.172 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.080 |   18.172 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.706 |   2.786 |   18.879 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.789 |   18.882 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.232 |   3.021 |   19.114 | 
     | u_REG_File/U283/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.021 |   19.114 | 
     | u_REG_File/U283/Y               |  ^   | u_REG_File/n142    | AND2X2M    | 0.210 |   3.230 |   19.323 | 
     | u_REG_File/U271/B               |  ^   | u_REG_File/n142    | NAND2X2M   | 0.000 |   3.231 |   19.323 | 
     | u_REG_File/U271/Y               |  v   | u_REG_File/n151    | NAND2X2M   | 0.293 |   3.524 |   19.617 | 
     | u_REG_File/U364/A1N             |  v   | u_REG_File/n151    | OAI2BB2X1M | 0.000 |   3.524 |   19.617 | 
     | u_REG_File/U364/Y               |  v   | u_REG_File/n216    | OAI2BB2X1M | 0.332 |   3.856 |   19.949 | 
     | u_REG_File/Memory_reg[9][2]/D   |  v   | u_REG_File/n216    | SDFFRQX1M  | 0.000 |   3.856 |   19.949 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                    |            |       |  Time   |   Time   | 
     |--------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK            |            |       |   0.000 |  -16.093 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -16.092 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -16.056 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -16.055 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |  -16.026 | 
     | u_MUX2_TX_CLOCK/U1/A           |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |  -16.026 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |  -15.862 | 
     | REF_CLK_MUX__L1_I0/A           |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.230 |  -15.862 | 
     | REF_CLK_MUX__L1_I0/Y           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |  -15.719 | 
     | REF_CLK_MUX__L2_I3/A           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |  -15.719 | 
     | REF_CLK_MUX__L2_I3/Y           |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.176 |   0.550 |  -15.543 | 
     | u_REG_File/Memory_reg[9][2]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.550 |  -15.542 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin u_REG_File/Memory_reg[12][3]/CK 
Endpoint:   u_REG_File/Memory_reg[12][3]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.550
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.944
- Arrival Time                  3.851
= Slack Time                   16.093
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   16.093 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   16.094 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.130 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.131 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |   16.159 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |   16.159 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |   16.323 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.230 |   16.323 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |   16.466 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |   16.467 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.173 |   0.547 |   16.640 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.002 |   0.549 |   16.642 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.644 |   1.193 |   17.286 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.194 |   17.287 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.373 |   1.567 |   17.660 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.567 |   17.660 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.152 |   1.719 |   17.812 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.719 |   17.812 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.095 |   1.814 |   17.907 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.814 |   17.907 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.265 |   2.080 |   18.173 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.080 |   18.173 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.706 |   2.786 |   18.879 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.789 |   18.882 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.232 |   3.021 |   19.114 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.021 |   19.114 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.214 |   3.235 |   19.328 | 
     | u_REG_File/U273/B               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.235 |   19.328 | 
     | u_REG_File/U273/Y               |  v   | u_REG_File/n147    | NAND2X2M   | 0.280 |   3.515 |   19.608 | 
     | u_REG_File/U389/A1N             |  v   | u_REG_File/n147    | OAI2BB2X1M | 0.000 |   3.516 |   19.609 | 
     | u_REG_File/U389/Y               |  v   | u_REG_File/n193    | OAI2BB2X1M | 0.335 |   3.851 |   19.944 | 
     | u_REG_File/Memory_reg[12][3]/D  |  v   | u_REG_File/n193    | SDFFRQX1M  | 0.000 |   3.851 |   19.944 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -16.093 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -16.092 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -16.056 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -16.055 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |  -16.027 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |  -16.026 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |  -15.863 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.230 |  -15.862 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |  -15.720 | 
     | REF_CLK_MUX__L2_I3/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |  -15.719 | 
     | REF_CLK_MUX__L2_I3/Y            |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.176 |   0.550 |  -15.543 | 
     | u_REG_File/Memory_reg[12][3]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.550 |  -15.543 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin u_REG_File/Memory_reg[10][6]/CK 
Endpoint:   u_REG_File/Memory_reg[10][6]/D (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.551
- Setup                         0.403
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.948
- Arrival Time                  3.855
= Slack Time                   16.093
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   16.093 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   16.094 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.130 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.131 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |   16.159 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.160 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |   16.323 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.231 |   16.324 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |   16.466 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |   16.467 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.173 |   0.547 |   16.640 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.002 |   0.549 |   16.642 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.644 |   1.193 |   17.286 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.194 |   17.287 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.373 |   1.567 |   17.660 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.567 |   17.660 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.152 |   1.719 |   17.812 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.719 |   17.812 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.095 |   1.814 |   17.907 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.814 |   17.907 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.265 |   2.080 |   18.173 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.080 |   18.173 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.706 |   2.786 |   18.879 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.789 |   18.882 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.232 |   3.021 |   19.114 | 
     | u_REG_File/U291/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.021 |   19.114 | 
     | u_REG_File/U291/Y               |  ^   | u_REG_File/n144    | AND2X2M    | 0.214 |   3.235 |   19.328 | 
     | u_REG_File/U270/B               |  ^   | u_REG_File/n144    | NAND2X2M   | 0.000 |   3.235 |   19.328 | 
     | u_REG_File/U270/Y               |  v   | u_REG_File/n150    | NAND2X2M   | 0.291 |   3.526 |   19.619 | 
     | u_REG_File/U360/A1N             |  v   | u_REG_File/n150    | OAI2BB2X1M | 0.001 |   3.527 |   19.620 | 
     | u_REG_File/U360/Y               |  v   | u_REG_File/n212    | OAI2BB2X1M | 0.329 |   3.855 |   19.948 | 
     | u_REG_File/Memory_reg[10][6]/D  |  v   | u_REG_File/n212    | SDFFRQX1M  | 0.000 |   3.855 |   19.948 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |  -16.093 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -16.092 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -16.056 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -16.055 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |  -16.027 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |  -16.027 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |  -15.863 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.230 |  -15.863 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |  -15.720 | 
     | REF_CLK_MUX__L2_I3/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |  -15.719 | 
     | REF_CLK_MUX__L2_I3/Y            |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.176 |   0.550 |  -15.543 | 
     | u_REG_File/Memory_reg[10][6]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.551 |  -15.542 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin u_REG_File/Memory_reg[9][3]/CK 
Endpoint:   u_REG_File/Memory_reg[9][3]/D  (v) checked with  leading edge of 
'CLK1'
Beginpoint: u_Data_Sync/Enable_Pulse_reg/Q (v) triggered by  leading edge of 
'CLK1'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.551
- Setup                         0.403
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.948
- Arrival Time                  3.854
= Slack Time                   16.093
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                    |            |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK            |            |       |   0.000 |   16.093 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |   16.094 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |   16.130 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |   16.131 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |   16.160 | 
     | u_MUX2_TX_CLOCK/U1/A            |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.067 |   16.160 | 
     | u_MUX2_TX_CLOCK/U1/Y            |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |   16.324 | 
     | REF_CLK_MUX__L1_I0/A            |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.231 |   16.324 | 
     | REF_CLK_MUX__L1_I0/Y            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |   16.467 | 
     | REF_CLK_MUX__L2_I1/A            |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |   16.467 | 
     | REF_CLK_MUX__L2_I1/Y            |  ^   | REF_CLK_MUX__L2_N1 | CLKBUFX20M | 0.173 |   0.547 |   16.640 | 
     | u_Data_Sync/Enable_Pulse_reg/CK |  ^   | REF_CLK_MUX__L2_N1 | SDFFRQX1M  | 0.002 |   0.549 |   16.643 | 
     | u_Data_Sync/Enable_Pulse_reg/Q  |  v   | RX_Valid_Syn       | SDFFRQX1M  | 0.644 |   1.193 |   17.287 | 
     | u_RX_Controler/U45/A            |  v   | RX_Valid_Syn       | INVX2M     | 0.001 |   1.194 |   17.288 | 
     | u_RX_Controler/U45/Y            |  ^   | u_RX_Controler/n64 | INVX2M     | 0.373 |   1.567 |   17.660 | 
     | u_RX_Controler/U82/B            |  ^   | u_RX_Controler/n64 | NAND2X2M   | 0.000 |   1.567 |   17.661 | 
     | u_RX_Controler/U82/Y            |  v   | u_RX_Controler/n51 | NAND2X2M   | 0.152 |   1.719 |   17.813 | 
     | u_RX_Controler/U89/B0           |  v   | u_RX_Controler/n51 | OAI21X2M   | 0.000 |   1.719 |   17.813 | 
     | u_RX_Controler/U89/Y            |  ^   | u_RX_Controler/N91 | OAI21X2M   | 0.095 |   1.814 |   17.908 | 
     | u_RX_Controler/U88/C            |  ^   | u_RX_Controler/N91 | MX4X1M     | 0.000 |   1.814 |   17.908 | 
     | u_RX_Controler/U88/Y            |  ^   | u_RX_Controler/n4  | MX4X1M     | 0.265 |   2.080 |   18.173 | 
     | u_RX_Controler/U22/A            |  ^   | u_RX_Controler/n4  | MX2X2M     | 0.000 |   2.080 |   18.173 | 
     | u_RX_Controler/U22/Y            |  ^   | REG_Address_Top[3] | MX2X2M     | 0.706 |   2.786 |   18.879 | 
     | u_REG_File/U295/B               |  ^   | REG_Address_Top[3] | AND2X2M    | 0.003 |   2.789 |   18.882 | 
     | u_REG_File/U295/Y               |  ^   | u_REG_File/n153    | AND2X2M    | 0.232 |   3.021 |   19.114 | 
     | u_REG_File/U283/A               |  ^   | u_REG_File/n153    | AND2X2M    | 0.000 |   3.021 |   19.114 | 
     | u_REG_File/U283/Y               |  ^   | u_REG_File/n142    | AND2X2M    | 0.210 |   3.231 |   19.324 | 
     | u_REG_File/U271/B               |  ^   | u_REG_File/n142    | NAND2X2M   | 0.000 |   3.231 |   19.324 | 
     | u_REG_File/U271/Y               |  v   | u_REG_File/n151    | NAND2X2M   | 0.293 |   3.524 |   19.618 | 
     | u_REG_File/U365/A1N             |  v   | u_REG_File/n151    | OAI2BB2X1M | 0.001 |   3.525 |   19.618 | 
     | u_REG_File/U365/Y               |  v   | u_REG_File/n217    | OAI2BB2X1M | 0.329 |   3.854 |   19.948 | 
     | u_REG_File/Memory_reg[9][3]/D   |  v   | u_REG_File/n217    | SDFFRQX1M  | 0.000 |   3.854 |   19.948 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |        Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                    |            |       |  Time   |   Time   | 
     |--------------------------------+------+--------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK            |            |       |   0.000 |  -16.093 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK            | CLKINVX40M | 0.001 |   0.001 |  -16.093 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0     | CLKINVX40M | 0.036 |   0.037 |  -16.056 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0     | CLKINVX32M | 0.001 |   0.038 |  -16.056 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0     | CLKINVX32M | 0.029 |   0.066 |  -16.027 | 
     | u_MUX2_TX_CLOCK/U1/A           |  ^   | REF_CLK__L2_N0     | MX2X4M     | 0.000 |   0.066 |  -16.027 | 
     | u_MUX2_TX_CLOCK/U1/Y           |  ^   | REF_CLK_MUX        | MX2X4M     | 0.164 |   0.230 |  -15.863 | 
     | REF_CLK_MUX__L1_I0/A           |  ^   | REF_CLK_MUX        | CLKBUFX32M | 0.000 |   0.230 |  -15.863 | 
     | REF_CLK_MUX__L1_I0/Y           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX32M | 0.143 |   0.373 |  -15.720 | 
     | REF_CLK_MUX__L2_I3/A           |  ^   | REF_CLK_MUX__L1_N0 | CLKBUFX20M | 0.001 |   0.374 |  -15.719 | 
     | REF_CLK_MUX__L2_I3/Y           |  ^   | REF_CLK_MUX__L2_N3 | CLKBUFX20M | 0.176 |   0.550 |  -15.544 | 
     | u_REG_File/Memory_reg[9][3]/CK |  ^   | REF_CLK_MUX__L2_N3 | SDFFRQX1M  | 0.001 |   0.551 |  -15.543 | 
     +------------------------------------------------------------------------------------------------------+ 

