

================================================================
== Synthesis Summary Report of 'BRAM_filter'
================================================================
+ General Information: 
    * Date:           Sun Jun  9 02:29:52 2024
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        zz
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+------------+-----+
    |                                 Modules                                 | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |         |           |            |     |
    |                                 & Loops                                 | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF    |     LUT    | URAM|
    +-------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+------------+-----+
    |+ BRAM_filter                                                            |     -|  2.18|     1203|  1.203e+04|         -|     1204|     -|        no|  3 (~0%)|  2 (~0%)|  303 (~0%)|  1042 (~0%)|    -|
    | + BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3  |     -|  2.18|      401|  4.010e+03|         -|      401|     -|        no|        -|  1 (~0%)|  189 (~0%)|   410 (~0%)|    -|
    |  o VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3                      |     -|  7.30|      399|  3.990e+03|         5|        1|   396|       yes|        -|        -|          -|           -|    -|
    | + BRAM_filter_Pipeline_VITIS_LOOP_27_2                                  |     -|  4.83|      398|  3.980e+03|         -|      398|     -|        no|        -|        -|   21 (~0%)|    65 (~0%)|    -|
    |  o VITIS_LOOP_27_2                                                      |     -|  7.30|      396|  3.960e+03|         2|        1|   396|       yes|        -|        -|          -|           -|    -|
    | + BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3  |     -|  2.18|      400|  4.000e+03|         -|      400|     -|        no|        -|  1 (~0%)|   61 (~0%)|   346 (~0%)|    -|
    |  o VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3                      |     -|  7.30|      398|  3.980e+03|         4|        1|   396|       yes|        -|        -|          -|           -|    -|
    | + BRAM_filter_Pipeline_VITIS_LOOP_20_1                                  |     -|  4.83|      398|  3.980e+03|         -|      398|     -|        no|        -|        -|   21 (~0%)|    65 (~0%)|    -|
    |  o VITIS_LOOP_20_1                                                      |     -|  7.30|      396|  3.960e+03|         2|        1|   396|       yes|        -|        -|          -|           -|    -|
    +-------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* BRAM
+-------------+------------+---------------+
| Interface   | Data Width | Address Width |
+-------------+------------+---------------+
| out_r_PORTA | 8          | 32            |
| x_in_PORTA  | 8          | 32            |
+-------------+------------+---------------+

* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| load      | ap_none | 1        |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------+
| Argument | Direction | Datatype   |
+----------+-----------+------------+
| x_in     | in        | ap_int<8>* |
| out      | out       | ap_int<8>* |
| load     | in        | bool       |
+----------+-----------+------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| x_in     | x_in_PORTA   | interface |
| out      | out_r_PORTA  | interface |
| load     | load         | port      |
+----------+--------------+-----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-------------------------------------------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                                                                    | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+-------------------------------------------------------------------------+-----+--------+------------+-----+--------+---------+
| + BRAM_filter                                                           | 2   |        |            |     |        |         |
|  + BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3 | 1   |        |            |     |        |         |
|    add_ln68_2_fu_180_p2                                                 | -   |        | add_ln68_2 | add | fabric | 0       |
|    add_ln68_fu_324_p2                                                   | -   |        | add_ln68   | add | fabric | 0       |
|    add_ln68_1_fu_359_p2                                                 | -   |        | add_ln68_1 | add | fabric | 0       |
|    add_ln70_fu_227_p2                                                   | -   |        | add_ln70   | add | fabric | 0       |
|    add_ln70_1_fu_386_p2                                                 | -   |        | add_ln70_1 | add | fabric | 0       |
|    grp_fu_432_p00                                                       | -   |        | sub_ln74   | sub | fabric | 0       |
|    ama_addmuladd_5s_2ns_6ns_6ns_9_4_1_U1                                | 1   |        | add_ln74   | add | dsp    | 3       |
|    ama_addmuladd_5s_2ns_6ns_6ns_9_4_1_U1                                | 1   |        | mul_ln74   | mul | dsp    | 3       |
|    ama_addmuladd_5s_2ns_6ns_6ns_9_4_1_U1                                | 1   |        | add_ln74_1 | add | dsp    | 3       |
|    add_ln75_fu_411_p2                                                   | -   |        | add_ln75   | add | fabric | 0       |
|    add_ln72_fu_281_p2                                                   | -   |        | add_ln72   | add | fabric | 0       |
|    add_ln70_2_fu_287_p2                                                 | -   |        | add_ln70_2 | add | fabric | 0       |
|  + BRAM_filter_Pipeline_VITIS_LOOP_27_2                                 | 0   |        |            |     |        |         |
|    i_fu_83_p2                                                           | -   |        | i          | add | fabric | 0       |
|  + BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3 | 1   |        |            |     |        |         |
|    add_ln49_2_fu_180_p2                                                 | -   |        | add_ln49_2 | add | fabric | 0       |
|    add_ln49_fu_333_p2                                                   | -   |        | add_ln49   | add | fabric | 0       |
|    add_ln49_1_fu_339_p2                                                 | -   |        | add_ln49_1 | add | fabric | 0       |
|    add_ln51_fu_227_p2                                                   | -   |        | add_ln51   | add | fabric | 0       |
|    add_ln51_1_fu_377_p2                                                 | -   |        | add_ln51_1 | add | fabric | 0       |
|    grp_fu_432_p00                                                       | -   |        | sub_ln55   | sub | fabric | 0       |
|    ama_addmuladd_5s_2ns_6ns_6ns_9_4_1_U6                                | 1   |        | add_ln55   | add | dsp    | 3       |
|    ama_addmuladd_5s_2ns_6ns_6ns_9_4_1_U6                                | 1   |        | mul_ln55   | mul | dsp    | 3       |
|    ama_addmuladd_5s_2ns_6ns_6ns_9_4_1_U6                                | 1   |        | add_ln55_1 | add | dsp    | 3       |
|    add_ln56_fu_402_p2                                                   | -   |        | add_ln56   | add | fabric | 0       |
|    add_ln53_fu_281_p2                                                   | -   |        | add_ln53   | add | fabric | 0       |
|    add_ln51_2_fu_287_p2                                                 | -   |        | add_ln51_2 | add | fabric | 0       |
|  + BRAM_filter_Pipeline_VITIS_LOOP_20_1                                 | 0   |        |            |     |        |         |
|    i_fu_83_p2                                                           | -   |        | i          | add | fabric | 0       |
+-------------------------------------------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------+------+------+--------+----------+---------+------+---------+
| Name          | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+---------------+------+------+--------+----------+---------+------+---------+
| + BRAM_filter | 3    | 0    |        |          |         |      |         |
|   inn_V_U     | 1    | -    | yes    | inn_V    | ram_1p  | bram | 1       |
|   outt_V_U    | 1    | -    | yes    | outt_V   | ram_1p  | bram | 1       |
|   x_mems_V_U  | 1    | -    | pragma | x_mems_V | ram_1p  | bram | 1       |
+---------------+------+------+--------+----------+---------+------+---------+


================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+--------------+---------------------------------------+-----------------------------------------------+
| Type         | Options                               | Location                                      |
+--------------+---------------------------------------+-----------------------------------------------+
| bind_storage | variable=mems type=RAM_1P impl=BRAM   | ../src/./BRAM_flt.hpp:19 in bram_flt, mems    |
| bind_storage | variable=mems type=RAM_1P impl=BRAM   | ../src/./BRAM_img.hpp:18 in bram_img, mems    |
| interface    | mode=BRAM port=x_in                   | ../src/BRAM_flt.cpp:6 in bram_filter, x_in    |
| interface    | mode=BRAM port=out                    | ../src/BRAM_flt.cpp:7 in bram_filter, out     |
| bind_storage | variable=inn type=RAM_1P impl=BRAM    | ../src/BRAM_flt.cpp:13 in bram_filter, inn    |
| bind_storage | variable=outt type=RAM_1P impl=BRAM   | ../src/BRAM_flt.cpp:15 in bram_filter, outt   |
| interface    | mode=BRAM port=x_in                   | ../src/BRAM_img.cpp:6 in bram_image, x_in     |
| interface    | mode=BRAM port=out                    | ../src/BRAM_img.cpp:7 in bram_image, out      |
| bind_storage | variable=inn type=RAM_1P impl=BRAM    | ../src/BRAM_img.cpp:13 in bram_image, inn     |
| bind_storage | variable=outt type=RAM_1P impl=BRAM   | ../src/BRAM_img.cpp:15 in bram_image, outt    |
| bind_storage | variable=m_out type=RAM_1P impl=BRAM  | ../src/tomatrix.cpp:7 in tomatrixi, m_out     |
| pipeline     | II=1                                  | ../src/tomatrix.cpp:16 in tomatrixi           |
| bind_storage | variable=mm_in type=RAM_1P impl=BRAM  | ../src/tomatrix.cpp:25 in frommatrixi, mm_in  |
| pipeline     | II=1                                  | ../src/tomatrix.cpp:35 in frommatrixi         |
| bind_storage | variable=mI_out type=RAM_1P impl=BRAM | ../src/tomatrix.cpp:45 in tomatrixf, mI_out   |
| pipeline     | II=1                                  | ../src/tomatrix.cpp:54 in tomatrixf           |
| bind_storage | variable=mmI_in type=RAM_1P impl=BRAM | ../src/tomatrix.cpp:63 in frommatrixf, mmI_in |
| pipeline     | II=1                                  | ../src/tomatrix.cpp:73 in frommatrixf         |
+--------------+---------------------------------------+-----------------------------------------------+


