Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 21:36:29 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_104_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 Delay1No29_instance/Y_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_6_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 1.112ns (34.006%)  route 2.158ns (65.994%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.395ns = ( 7.395 - 4.000 ) 
    Source Clock Delay      (SCD):    4.142ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.252ns (routing 2.021ns, distribution 1.231ns)
  Clock Net Delay (Destination): 2.795ns (routing 1.832ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    R14                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.539     0.539 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.539    clk_IBUF_inst/OUT
    R14                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.862    clk_IBUF
    BUFGCE_X0Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.890 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=65286, routed)       3.252     4.142    Delay1No29_instance/clk_IBUF_BUFG
    SLR Crossing[3->1]   
    SLICE_X161Y428       FDCE                                         r  Delay1No29_instance/Y_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y428       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.221 r  Delay1No29_instance/Y_reg[18]/Q
                         net (fo=4, routed)           0.773     4.994    Delay1No28_instance/Y_reg[33]_0[18]
    SLICE_X145Y408       LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     5.083 r  Delay1No28_instance/geqOp_carry__0_i_15/O
                         net (fo=1, routed)           0.016     5.099    Sum10_6_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[1]
    SLICE_X145Y408       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     5.289 r  Sum10_6_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     5.315    Sum10_6_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X145Y409       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     5.367 r  Sum10_6_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.222     5.589    Delay1No29_instance/CO[0]
    SLICE_X145Y411       LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.143     5.732 f  Delay1No29_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.148     5.880    Delay1No28_instance/Y_reg[23]_0[0]
    SLICE_X145Y410       LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     6.029 f  Delay1No28_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.159     6.188    Delay1No28_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X146Y410       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     6.227 r  Delay1No28_instance/shiftedFracY_d1[49]_i_7/O
                         net (fo=32, routed)          0.439     6.666    Delay1No29_instance/Y_reg[23]_0
    SLICE_X142Y405       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     6.791 r  Delay1No29_instance/shiftedFracY_d1[18]_i_3/O
                         net (fo=5, routed)           0.134     6.925    Delay1No29_instance/shiftedFracY_d1_reg[38][5]
    SLICE_X141Y406       LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     7.075 r  Delay1No29_instance/shiftedFracY_d1[6]_i_1/O
                         net (fo=2, routed)           0.191     7.266    Delay1No29_instance/level4[2]
    SLICE_X143Y407       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     7.362 r  Delay1No29_instance/shiftedFracY_d1[22]_i_1/O
                         net (fo=1, routed)           0.050     7.412    Sum10_6_impl_instance/FPAddSubOp_instance/D[11]
    SLICE_X143Y407       FDRE                                         r  Sum10_6_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    R14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    R14                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.289     4.289 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.289    clk_IBUF_inst/OUT
    R14                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.289 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.576    clk_IBUF
    BUFGCE_X0Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.600 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=65286, routed)       2.795     7.395    Sum10_6_impl_instance/FPAddSubOp_instance/clk
    SLR Crossing[3->1]   
    SLICE_X143Y407       FDRE                                         r  Sum10_6_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/C
                         clock pessimism              0.487     7.882    
                         clock uncertainty           -0.035     7.846    
    SLICE_X143Y407       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     7.871    Sum10_6_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]
  -------------------------------------------------------------------
                         required time                          7.871    
                         arrival time                          -7.412    
  -------------------------------------------------------------------
                         slack                                  0.460    




