// Seed: 4231208276
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  logic id_3;
  logic id_4 = (1 ** 1);
  always @(posedge id_3)
    if (id_2) begin
      id_3 = (1);
    end
  assign id_2 = 1 || 1 || id_2;
endmodule
