#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Oct 11 13:37:26 2022
# Process ID: 22520
# Current directory: C:/Users/Brandon Kwe/CPE426/CPE426_Lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11980 C:\Users\Brandon Kwe\CPE426\CPE426_Lab1\Lab1.xpr
# Log file: C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/vivado.log
# Journal file: C:/Users/Brandon Kwe/CPE426/CPE426_Lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 766.496 ; gain = 158.020
update_compile_order -fileset sources_1
close [ open {C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sources_1/new/Conf_RO.sv} w ]
add_files {{C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sources_1/new/Conf_RO.sv}}
update_compile_order -fileset sources_1
set_property top Conf_RO [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
[Tue Oct 11 14:06:20 2022] Launched synth_1...
Run output will be captured here: C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Tue Oct 11 14:07:06 2022] Launched synth_1...
Run output will be captured here: C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.runs/synth_1/runme.log
file mkdir C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sim_1/new
can't create directory "C:/Users/Brandon": file already exists
file mkdir C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sim_1/new
can't create directory "C:/Users/Brandon": file already exists
file mkdir C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sim_1/new
can't create directory "C:/Users/Brandon": file already exists
file mkdir C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sim_1/new
can't create directory "C:/Users/Brandon": file already exists
file mkdir C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sim_1/new
can't create directory "C:/Users/Brandon": file already exists
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sim_1/new
can't create directory "C:/Users/Brandon": file already exists
file mkdir {C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sim_1/new}
close [ open {C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sim_1/new/Conf_RO_sim.sv} w ]
add_files -fileset sim_1 {{C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sim_1/new/Conf_RO_sim.sv}}
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Conf_RO_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Conf_RO_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sources_1/new/Enable_Slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Enable_Slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sources_1/new/Conf_RO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conf_RO
INFO: [VRFC 10-2458] undeclared symbol response, assumed default net type wire [C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sources_1/new/Conf_RO.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sources_1/new/Enable_LUT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Enable_LUT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sources_1/new/LUT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sources_1/new/Slice.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sim_1/new/Conf_RO_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conf_RO_sim
INFO: [VRFC 10-2458] undeclared symbol enalbe, assumed default net type wire [C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sim_1/new/Conf_RO_sim.sv:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.sim/sim_1/behav/xsim'
"xelab -wto d40da706e1ca40938152d88a18a778ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Conf_RO_sim_behav xil_defaultlib.Conf_RO_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d40da706e1ca40938152d88a18a778ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Conf_RO_sim_behav xil_defaultlib.Conf_RO_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'response' on this module [C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sim_1/new/Conf_RO_sim.sv:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Conf_RO_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Conf_RO_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sources_1/new/Conf_RO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conf_RO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sources_1/new/Enable_LUT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Enable_LUT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sources_1/new/LUT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sources_1/new/Slice.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sim_1/new/Conf_RO_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conf_RO_sim
INFO: [VRFC 10-2458] undeclared symbol enalbe, assumed default net type wire [C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sim_1/new/Conf_RO_sim.sv:28]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.sim/sim_1/behav/xsim'
"xelab -wto d40da706e1ca40938152d88a18a778ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Conf_RO_sim_behav xil_defaultlib.Conf_RO_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d40da706e1ca40938152d88a18a778ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Conf_RO_sim_behav xil_defaultlib.Conf_RO_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Enable_LUT
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.LDCPE
Compiling module xil_defaultlib.Enable_Slice
Compiling module xil_defaultlib.LUT
Compiling module xil_defaultlib.Slice
Compiling module xil_defaultlib.Conf_RO
Compiling module xil_defaultlib.Conf_RO_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Conf_RO_sim_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Brandon -notrace
source Kwe/CPE426/CPE426_Lab1/Lab1.sim/sim_1/behav/xsim/xsim.dir/Conf_RO_sim_behav/webtalk/xsim_webtalk.tcl -notrace
couldn't read file "Kwe/CPE426/CPE426_Lab1/Lab1.sim/sim_1/behav/xsim/xsim.dir/Conf_RO_sim_behav/webtalk/xsim_webtalk.tcl": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 11 14:15:08 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Conf_RO_sim_behav -key {Behavioral:sim_1:Functional:Conf_RO_sim} -tclbatch {Conf_RO_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Conf_RO_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Conf_RO_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 805.484 ; gain = 9.277
run 1 ms
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Conf_RO_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Conf_RO_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sources_1/new/Conf_RO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conf_RO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sources_1/new/Enable_LUT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Enable_LUT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sources_1/new/LUT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sources_1/new/Slice.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sim_1/new/Conf_RO_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conf_RO_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.sim/sim_1/behav/xsim'
"xelab -wto d40da706e1ca40938152d88a18a778ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Conf_RO_sim_behav xil_defaultlib.Conf_RO_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d40da706e1ca40938152d88a18a778ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Conf_RO_sim_behav xil_defaultlib.Conf_RO_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Enable_LUT
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.LDCPE
Compiling module xil_defaultlib.Enable_Slice
Compiling module xil_defaultlib.LUT
Compiling module xil_defaultlib.Slice
Compiling module xil_defaultlib.Conf_RO
Compiling module xil_defaultlib.Conf_RO_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Conf_RO_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Conf_RO_sim_behav -key {Behavioral:sim_1:Functional:Conf_RO_sim} -tclbatch {Conf_RO_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Conf_RO_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Conf_RO_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 819.793 ; gain = 0.000
run 1 ms
run 1 ms
run 1 s
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.runs/synth_1

launch_runs synth_1
[Tue Oct 11 14:18:05 2022] Launched synth_1...
Run output will be captured here: C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1108.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1252.781 ; gain = 432.988
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Conf_RO_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Conf_RO_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.sim/sim_1/behav/xsim'
"xelab -wto d40da706e1ca40938152d88a18a778ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Conf_RO_sim_behav xil_defaultlib.Conf_RO_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d40da706e1ca40938152d88a18a778ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Conf_RO_sim_behav xil_defaultlib.Conf_RO_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Conf_RO_sim_behav -key {Behavioral:sim_1:Functional:Conf_RO_sim} -tclbatch {Conf_RO_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Conf_RO_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Conf_RO_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1763.348 ; gain = 0.859
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/Conf_RO_sim/test/a}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/Conf_RO_sim/test/b}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
run 1 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Conf_RO_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Conf_RO_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sources_1/new/Enable_Slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Enable_Slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sources_1/new/Conf_RO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conf_RO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sources_1/new/Enable_LUT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Enable_LUT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sources_1/new/LUT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sources_1/new/Slice.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.srcs/sim_1/new/Conf_RO_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conf_RO_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.sim/sim_1/behav/xsim'
"xelab -wto d40da706e1ca40938152d88a18a778ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Conf_RO_sim_behav xil_defaultlib.Conf_RO_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d40da706e1ca40938152d88a18a778ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Conf_RO_sim_behav xil_defaultlib.Conf_RO_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Enable_LUT
Compiling module xil_defaultlib.Enable_Slice
Compiling module xil_defaultlib.LUT
Compiling module xil_defaultlib.Slice
Compiling module xil_defaultlib.Conf_RO
Compiling module xil_defaultlib.Conf_RO_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Conf_RO_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Brandon Kwe/CPE426/CPE426_Lab1/Lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Conf_RO_sim_behav -key {Behavioral:sim_1:Functional:Conf_RO_sim} -tclbatch {Conf_RO_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Conf_RO_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Conf_RO_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2058.215 ; gain = 0.000
run 1 us
run 1 us
run 1 ms
import_files -norecurse {{C:/Users/Brandon Kwe/CSE100Lab5/CSE100Lab5.srcs/sources_1/imports/new/countUD4L.v} {C:/Users/Brandon Kwe/CSE100Lab5/CSE100Lab5.srcs/sources_1/imports/new/mux2to1.v} {C:/Users/Brandon Kwe/CSE100Lab5/CSE100Lab5.srcs/sources_1/imports/new/countUD16L.v}}
update_compile_order -fileset sources_1
set_property top countUD8L [current_fileset]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 11 15:00:58 2022...
