Addr,Name,bit[7],bit[6],bit[5],bit[4],bit[3],bit[2],bit[1],bit[0]
0,clkgen_reset,-,-,-,-,srst_dco_wo,srst_dlc_wo,srst_rfdc_1_wo,srst_rfdc_0_wo
1,clkgen_gate,-,-,clk_step_wo,gate_dco_fast_rw,gate_dco_slow_rw,gate_dlc_rw,gate_rfdc_1_rw,gate_rfdc_0_rw
2,clkgen_clk_sel,-,clkgen_clk_dco_pol_rw,clkgen_clkf_sel_rw[1],clkgen_clkf_sel_rw[0],clkgen_clkv_sel_rw[1],clkgen_clkv_sel_rw[0],clkgen_clkr_sel_rw[1],clkgen_clkr_sel_rw[0]
3,clkgen_rfdc_del,clkgen_rfdc_del_1_rw[3],clkgen_rfdc_del_1_rw[2],clkgen_rfdc_del_1_rw[1],clkgen_rfdc_del_1_rw[0],clkgen_rfdc_del_0_rw[3],clkgen_rfdc_del_0_rw[2],clkgen_rfdc_del_0_rw[1],clkgen_rfdc_del_0_rw[0]
4,clkgen_dlc_dco_del,clkgen_dco_del_rw[3],clkgen_dco_del_rw[2],clkgen_dco_del_rw[1],clkgen_dco_del_rw[0],clkgen_dlc_del_rw[3],clkgen_dlc_del_rw[2],clkgen_dlc_del_rw[1],clkgen_dlc_del_rw[0]
5,enable,-,ena_ext_osc_rw,ena_fbdiv_1_rw,ena_fbdiv_0_rw,ena_dco_rw,ena_dlc_rw,ena_rfdc_1_rw,ena_rfdc_0_rw
6,ldo_dig_xo_dco_config,ldo_dig_trim_rw[2],ldo_dig_trim_rw[1],ldo_dig_trim_rw[0],ldo_xo_dis_rw,ldo_xo_byp_rw,ldo_dig_byp_rw,ldo_dco_dis_rw,ldo_dco_byp_rw
7,ldo_rfdc_config,ldo_dmro_byp_1_rw,ldo_sync_byp_1_rw,ldo_pfd_byp_1_rw,ldo_rfdc_dis_1_rw,ldo_dmro_byp_0_rw,ldo_sync_byp_0_rw,ldo_pfd_byp_0_rw,ldo_rfdc_dis_0_rw
8,ldo_xo_osc_trim,-,-,ldo_osc_trim_rw[2],ldo_osc_trim_rw[1],ldo_osc_trim_rw[0],ldo_xo_trim_rw[2],ldo_xo_trim_rw[1],ldo_xo_trim_rw[0]
9,ldo_fce_rfdiv_trim,-,-,ldo_rfdiv_trim_rw[2],ldo_rfdiv_trim_rw[1],ldo_rfdiv_trim_rw[0],ldo_fce_trim_rw[2],ldo_fce_trim_rw[1],ldo_fce_trim_rw[0]
10,ldo_dmro_trim,-,ldo_dmro_trim_1_rw[2],ldo_dmro_trim_1_rw[1],ldo_dmro_trim_1_rw[0],-,ldo_dmro_trim_0_rw[2],ldo_dmro_trim_0_rw[1],ldo_dmro_trim_0_rw[0]
11,ldo_pfd_trim,-,ldo_pfd_trim_1_rw[2],ldo_pfd_trim_1_rw[1],ldo_pfd_trim_1_rw[0],-,ldo_pfd_trim_0_rw[2],ldo_pfd_trim_0_rw[1],ldo_pfd_trim_0_rw[0]
12,ldo_sync_trim,-,ldo_sync_trim_1_rw[2],ldo_sync_trim_1_rw[1],ldo_sync_trim_1_rw[0],-,ldo_sync_trim_0_rw[2],ldo_sync_trim_0_rw[1],ldo_sync_trim_0_rw[0]
13,ref_config,-,-,-,ref_pol_1_rw,ref_pol_0_rw,ref_clk_sel_rw[1],ref_clk_sel_rw[0],ibias_sel_ext_rw
14,dco_config_ana,dco_byp_agc_rw,dco_amp_trim_rw[2],dco_amp_trim_rw[1],dco_amp_trim_rw[0],dco_ena_div_buffer_rw,dco_buffer_bias_rw[2],dco_buffer_bias_rw[1],dco_buffer_bias_rw[0]
15,dco_config_dig,-,-,-,-,dco_requant_type_rw[1],dco_requant_type_rw[0],dco_ena_fce_dem_rw,dco_pol_rw
16,dco_tune,-,dco_tune_rw[6],dco_tune_rw[5],dco_tune_rw[4],dco_tune_rw[3],dco_tune_rw[2],dco_tune_rw[1],dco_tune_rw[0]
17,fdelta_cal_knorm_msb_config_0,fdelta_byp_knorm_0_rw[9],fdelta_byp_knorm_0_rw[8],-,fdelta_del_v_0_rw,fdelta_cal_gain_0_rw[2],fdelta_cal_gain_0_rw[1],fdelta_cal_gain_0_rw[0],fdelta_ena_cal_0_rw
18,fdelta_cal_knorm_lsb_0,fdelta_byp_knorm_0_rw[7],fdelta_byp_knorm_0_rw[6],fdelta_byp_knorm_0_rw[5],fdelta_byp_knorm_0_rw[4],fdelta_byp_knorm_0_rw[3],fdelta_byp_knorm_0_rw[2],fdelta_byp_knorm_0_rw[1],fdelta_byp_knorm_0_rw[0]
19,fdelta_cal_knorm_msb_config_1,fdelta_byp_knorm_1_rw[9],fdelta_byp_knorm_1_rw[8],-,fdelta_del_v_1_rw,fdelta_cal_gain_1_rw[2],fdelta_cal_gain_1_rw[1],fdelta_cal_gain_1_rw[0],fdelta_ena_cal_1_rw
20,fdelta_cal_knorm_lsb_1,fdelta_byp_knorm_1_rw[7],fdelta_byp_knorm_1_rw[6],fdelta_byp_knorm_1_rw[5],fdelta_byp_knorm_1_rw[4],fdelta_byp_knorm_1_rw[3],fdelta_byp_knorm_1_rw[2],fdelta_byp_knorm_1_rw[1],fdelta_byp_knorm_1_rw[0]
21,dcycle_cal_config_0,-,-,-,dcycle_hyst_0_rw[3],dcycle_hyst_0_rw[2],dcycle_hyst_0_rw[1],dcycle_hyst_0_rw[0],dcycle_ena_cal_0_rw
22,dcycle_cal_target_0,dcycle_target_0_rw[7],dcycle_target_0_rw[6],dcycle_target_0_rw[5],dcycle_target_0_rw[4],dcycle_target_0_rw[3],dcycle_target_0_rw[2],dcycle_target_0_rw[1],dcycle_target_0_rw[0]
23,dcycle_cal_m_0,-,dcycle_byp_m_0_rw[6],dcycle_byp_m_0_rw[5],dcycle_byp_m_0_rw[4],dcycle_byp_m_0_rw[3],dcycle_byp_m_0_rw[2],dcycle_byp_m_0_rw[1],dcycle_byp_m_0_rw[0]
24,dcycle_cal_config_1,-,-,-,dcycle_hyst_1_rw[3],dcycle_hyst_1_rw[2],dcycle_hyst_1_rw[1],dcycle_hyst_1_rw[0],dcycle_ena_cal_1_rw
25,dcycle_cal_target_1,dcycle_target_1_rw[7],dcycle_target_1_rw[6],dcycle_target_1_rw[5],dcycle_target_1_rw[4],dcycle_target_1_rw[3],dcycle_target_1_rw[2],dcycle_target_1_rw[1],dcycle_target_1_rw[0]
26,dcycle_cal_m_1,-,dcycle_byp_m_1_rw[6],dcycle_byp_m_1_rw[5],dcycle_byp_m_1_rw[4],dcycle_byp_m_1_rw[3],dcycle_byp_m_1_rw[2],dcycle_byp_m_1_rw[1],dcycle_byp_m_1_rw[0]
27,pswap_config_0,pswap_count_0_rw[5],pswap_count_0_rw[4],pswap_count_0_rw[3],pswap_count_0_rw[2],pswap_count_0_rw[1],pswap_count_0_rw[0],rng_ena_pswap_0_rw,pswap_ena_0_rw
28,pswap_config_1,pswap_count_1_rw[5],pswap_count_1_rw[4],pswap_count_1_rw[3],pswap_count_1_rw[2],pswap_count_1_rw[1],pswap_count_1_rw[0],rng_ena_pswap_1_rw,pswap_ena_1_rw
29,dmro_config,dmro_sel_manual_1_rw,dmro_rst_1_rw,dmro_reg_frc_1_rw[1],dmro_reg_frc_1_rw[0],dmro_sel_manual_0_rw,dmro_rst_0_rw,dmro_reg_frc_0_rw[1],dmro_reg_frc_0_rw[0]
30,dmro_fast_ctrl_0,-,dmro_ifast_0_rw[6],dmro_ifast_0_rw[5],dmro_ifast_0_rw[4],dmro_ifast_0_rw[3],dmro_ifast_0_rw[2],dmro_ifast_0_rw[1],dmro_ifast_0_rw[0]
31,dmro_slow_ctrl_0,-,dmro_tune_0_rw[2],dmro_tune_0_rw[1],dmro_tune_0_rw[0],dmro_islow_0_rw[3],dmro_islow_0_rw[2],dmro_islow_0_rw[1],dmro_islow_0_rw[0]
32,dmro_fast_ctrl_1,-,dmro_ifast_1_rw[6],dmro_ifast_1_rw[5],dmro_ifast_1_rw[4],dmro_ifast_1_rw[3],dmro_ifast_1_rw[2],dmro_ifast_1_rw[1],dmro_ifast_1_rw[0]
33,dmro_slow_ctrl_1,-,dmro_tune_1_rw[2],dmro_tune_1_rw[1],dmro_tune_1_rw[0],dmro_islow_1_rw[3],dmro_islow_1_rw[2],dmro_islow_1_rw[1],dmro_islow_1_rw[0]
34,sync_config_0,-,sync_samp_0_wo,sync_mode_0_rw,sync_pol_0_rw,sync_del_0_rw[3],sync_del_0_rw[2],sync_del_0_rw[1],sync_del_0_rw[0]
35,sync_config_1,-,sync_samp_1_wo,sync_mode_1_rw,sync_pol_1_rw,sync_del_1_rw[3],sync_del_1_rw[2],sync_del_1_rw[1],sync_del_1_rw[0]
36,pfd_config,-,pfd_mode_1_rw[1],pfd_mode_1_rw[0],pfd_pol_1_rw,-,pfd_mode_0_rw[1],pfd_mode_0_rw[0],pfd_pol_0_rw
37,pll_integer_n,integer_n_rw[7],integer_n_rw[6],integer_n_rw[5],integer_n_rw[4],integer_n_rw[3],integer_n_rw[2],integer_n_rw[1],integer_n_rw[0]
38,pll_alpha_lsb,frac_alpha_rw[7],frac_alpha_rw[6],frac_alpha_rw[5],frac_alpha_rw[4],frac_alpha_rw[3],frac_alpha_rw[2],frac_alpha_rw[1],frac_alpha_rw[0]
39,pll_alpha_msb,frac_alpha_rw[15],frac_alpha_rw[14],frac_alpha_rw[13],frac_alpha_rw[12],frac_alpha_rw[11],frac_alpha_rw[10],frac_alpha_rw[9],frac_alpha_rw[8]
40,dlc_config_a,pi_km_rw[1],pi_km_rw[0],dlc_ena_type2_rw,dlc_ena_qnc_rw,rfdc_pol_1_rw,rfdc_pol_0_rw,rfdc_path_sel_rw[1],rfdc_path_sel_rw[0]
41,dlc_config_b,pi_ki_rw[3],pi_ki_rw[2],pi_ki_rw[1],pi_ki_rw[0],pi_kp_rw[3],pi_kp_rw[2],pi_kp_rw[1],pi_kp_rw[0]
42,iir_config_1_0,iir_pole_1_rw[2],iir_pole_1_rw[1],iir_pole_1_rw[0],dlc_iir_ena_1_rw,iir_pole_0_rw[2],iir_pole_0_rw[1],iir_pole_0_rw[0],dlc_iir_ena_0_rw
43,iir_config_3_2,iir_pole_3_rw[2],iir_pole_3_rw[1],iir_pole_3_rw[0],dlc_iir_ena_3_rw,iir_pole_2_rw[2],iir_pole_2_rw[1],iir_pole_2_rw[0],dlc_iir_ena_2_rw
44,rng_config,-,rng_ena_dco_req_rw,rng_ena_pi_req_rw,rng_ena_dlc_req_rw,rng_ena_iir_req_3_rw,rng_ena_iir_req_2_rw,rng_ena_iir_req_1_rw,rng_ena_iir_req_0_rw
45,rfdc_regs,rfdc_1_step_clk,rfdc_1_hold,rfdc_state_1_step_clk,rfdc_state_1_hold,rfdc_0_step_clk,rfdc_0_hold,rfdc_state_0_step_clk,rfdc_state_0_hold
46,iir_regs,dlc_iir_3_step_clk,dlc_iir_3_hold,dlc_iir_2_step_clk,dlc_iir_2_hold,dlc_iir_1_step_clk,dlc_iir_1_hold,dlc_iir_0_step_clk,dlc_iir_0_hold
47,dlc_regs,dlc_step_clk,dlc_hold,dlc_pi_step_clk,dlc_pi_hold,dlc_qnc_step_clk,dlc_qnc_hold,dlc_f2p_step_clk,dlc_f2p_hold
48,dco_regs,-,-,-,-,-,-,dco_step_clk,dco_hold
49,fdelta_cal_regs,fdelta_lms_1_step_clk,fdelta_lms_1_hold,fdelta_cal_1_step_clk,fdelta_cal_1_hold,fdelta_lms_0_step_clk,fdelta_lms_0_hold,fdelta_cal_0_step_clk,fdelta_cal_0_hold
50,dcycle_cal_regs,-,-,dcycle_cal_1_step_clk,dcycle_cal_1_hold,-,-,dcycle_cal_0_step_clk,dcycle_cal_0_hold
51,atst_atbus_config,atst_drive_pad_rw,adc_pol_rw,adc_samp_wo,atst_sel_rw[4],atst_sel_rw[3],atst_sel_rw[2],atst_sel_rw[1],atst_sel_rw[0]
52,atst_adc_data,adc_data_ro[7],adc_data_ro[6],adc_data_ro[5],adc_data_ro[4],adc_data_ro[3],adc_data_ro[2],adc_data_ro[1],adc_data_ro[0]
53,atst_dac_lsb,dac_data_rw[7],dac_data_rw[6],dac_data_rw[5],dac_data_rw[4],dac_data_rw[3],dac_data_rw[2],dac_data_rw[1],dac_data_rw[0]
54,atst_dac_msb_config,-,atst_pwm_dac_sel_rw,atst_dac_sel_rw[3],atst_dac_sel_rw[2],atst_dac_sel_rw[1],atst_dac_sel_rw[0],dac_data_rw[9],dac_data_rw[8]
55,dtst_config_a,-,dtst_value_a_ro,dtst_drive_pad_a_rw,dtst_sel_a_rw[4],dtst_sel_a_rw[3],dtst_sel_a_rw[2],dtst_sel_a_rw[1],dtst_sel_a_rw[0]
56,dtst_config_b,-,dtst_value_b_ro,dtst_drive_pad_b_rw,dtst_sel_b_rw[4],dtst_sel_b_rw[3],dtst_sel_b_rw[2],dtst_sel_b_rw[1],dtst_sel_b_rw[0]
57,cals,num_ref_periods_rw[1],num_ref_periods_rw[0],freq_meas_sel_rw[1],freq_meas_sel_rw[0],-,-,-,get_dco_freq_wo
58,dco_freq_lsb,dco_freq_count_ro[7],dco_freq_count_ro[6],dco_freq_count_ro[5],dco_freq_count_ro[4],dco_freq_count_ro[3],dco_freq_count_ro[2],dco_freq_count_ro[1],dco_freq_count_ro[0]
59,dco_freq_msb,dco_freq_count_ro[15],dco_freq_count_ro[14],dco_freq_count_ro[13],dco_freq_count_ro[12],dco_freq_count_ro[11],dco_freq_count_ro[10],dco_freq_count_ro[9],dco_freq_count_ro[8]
