{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 19:53:28 2024 " "Info: Processing started: Mon Nov 11 19:53:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Stack -c Stack --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Stack -c Stack --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "Stack.vhd" "" { Text "C:/Users/1110869/Documents/Stack/Stack.vhd" 11 -1 0 } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk_in register register stack_reg\[6\]\[5\] stack_reg\[7\]\[5\] 500.0 MHz Internal " "Info: Clock \"clk_in\" Internal fmax is restricted to 500.0 MHz between source register \"stack_reg\[6\]\[5\]\" and destination register \"stack_reg\[7\]\[5\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.119 ns + Longest register register " "Info: + Longest register to register delay is 1.119 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns stack_reg\[6\]\[5\] 1 REG LCFF_X31_Y13_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y13_N1; Fanout = 2; REG Node = 'stack_reg\[6\]\[5\]'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg[6][5] } "NODE_NAME" } } { "Stack.vhd" "" { Text "C:/Users/1110869/Documents/Stack/Stack.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.309 ns) 1.119 ns stack_reg\[7\]\[5\] 2 REG LCFF_X29_Y14_N15 1 " "Info: 2: + IC(0.810 ns) + CELL(0.309 ns) = 1.119 ns; Loc. = LCFF_X29_Y14_N15; Fanout = 1; REG Node = 'stack_reg\[7\]\[5\]'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { stack_reg[6][5] stack_reg[7][5] } "NODE_NAME" } } { "Stack.vhd" "" { Text "C:/Users/1110869/Documents/Stack/Stack.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 27.61 % ) " "Info: Total cell delay = 0.309 ns ( 27.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.810 ns ( 72.39 % ) " "Info: Total interconnect delay = 0.810 ns ( 72.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { stack_reg[6][5] stack_reg[7][5] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.119 ns" { stack_reg[6][5] {} stack_reg[7][5] {} } { 0.000ns 0.810ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.008 ns - Smallest " "Info: - Smallest clock skew is -0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.478 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_in 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "Stack.vhd" "" { Text "C:/Users/1110869/Documents/Stack/Stack.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 104 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 104; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "Stack.vhd" "" { Text "C:/Users/1110869/Documents/Stack/Stack.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns stack_reg\[7\]\[5\] 3 REG LCFF_X29_Y14_N15 1 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X29_Y14_N15; Fanout = 1; REG Node = 'stack_reg\[7\]\[5\]'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { clk_in~clkctrl stack_reg[7][5] } "NODE_NAME" } } { "Stack.vhd" "" { Text "C:/Users/1110869/Documents/Stack/Stack.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk_in clk_in~clkctrl stack_reg[7][5] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} stack_reg[7][5] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.486 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_in 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "Stack.vhd" "" { Text "C:/Users/1110869/Documents/Stack/Stack.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 104 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 104; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "Stack.vhd" "" { Text "C:/Users/1110869/Documents/Stack/Stack.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.486 ns stack_reg\[6\]\[5\] 3 REG LCFF_X31_Y13_N1 2 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X31_Y13_N1; Fanout = 2; REG Node = 'stack_reg\[6\]\[5\]'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { clk_in~clkctrl stack_reg[6][5] } "NODE_NAME" } } { "Stack.vhd" "" { Text "C:/Users/1110869/Documents/Stack/Stack.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.21 % ) " "Info: Total cell delay = 1.472 ns ( 59.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 40.79 % ) " "Info: Total interconnect delay = 1.014 ns ( 40.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk_in clk_in~clkctrl stack_reg[6][5] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} stack_reg[6][5] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk_in clk_in~clkctrl stack_reg[7][5] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} stack_reg[7][5] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk_in clk_in~clkctrl stack_reg[6][5] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} stack_reg[6][5] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Stack.vhd" "" { Text "C:/Users/1110869/Documents/Stack/Stack.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Stack.vhd" "" { Text "C:/Users/1110869/Documents/Stack/Stack.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { stack_reg[6][5] stack_reg[7][5] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.119 ns" { stack_reg[6][5] {} stack_reg[7][5] {} } { 0.000ns 0.810ns } { 0.000ns 0.309ns } "" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { clk_in clk_in~clkctrl stack_reg[7][5] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} stack_reg[7][5] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk_in clk_in~clkctrl stack_reg[6][5] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} stack_reg[6][5] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg[7][5] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { stack_reg[7][5] {} } {  } {  } "" } } { "Stack.vhd" "" { Text "C:/Users/1110869/Documents/Stack/Stack.vhd" 27 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "stack_reg\[0\]\[3\] stack_pop clk_in 4.838 ns register " "Info: tsu for register \"stack_reg\[0\]\[3\]\" (data pin = \"stack_pop\", clock pin = \"clk_in\") is 4.838 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.232 ns + Longest pin register " "Info: + Longest pin to register delay is 7.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns stack_pop 1 PIN PIN_W9 105 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W9; Fanout = 105; PIN Node = 'stack_pop'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_pop } "NODE_NAME" } } { "Stack.vhd" "" { Text "C:/Users/1110869/Documents/Stack/Stack.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.559 ns) + CELL(0.346 ns) 5.704 ns stack_reg\[0\]\[0\]~0 2 COMB LCCOMB_X31_Y14_N4 104 " "Info: 2: + IC(4.559 ns) + CELL(0.346 ns) = 5.704 ns; Loc. = LCCOMB_X31_Y14_N4; Fanout = 104; COMB Node = 'stack_reg\[0\]\[0\]~0'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.905 ns" { stack_pop stack_reg[0][0]~0 } "NODE_NAME" } } { "Stack.vhd" "" { Text "C:/Users/1110869/Documents/Stack/Stack.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.746 ns) 7.232 ns stack_reg\[0\]\[3\] 3 REG LCFF_X30_Y13_N3 2 " "Info: 3: + IC(0.782 ns) + CELL(0.746 ns) = 7.232 ns; Loc. = LCFF_X30_Y13_N3; Fanout = 2; REG Node = 'stack_reg\[0\]\[3\]'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { stack_reg[0][0]~0 stack_reg[0][3] } "NODE_NAME" } } { "Stack.vhd" "" { Text "C:/Users/1110869/Documents/Stack/Stack.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.891 ns ( 26.15 % ) " "Info: Total cell delay = 1.891 ns ( 26.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.341 ns ( 73.85 % ) " "Info: Total interconnect delay = 5.341 ns ( 73.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.232 ns" { stack_pop stack_reg[0][0]~0 stack_reg[0][3] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.232 ns" { stack_pop {} stack_pop~combout {} stack_reg[0][0]~0 {} stack_reg[0][3] {} } { 0.000ns 0.000ns 4.559ns 0.782ns } { 0.000ns 0.799ns 0.346ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Stack.vhd" "" { Text "C:/Users/1110869/Documents/Stack/Stack.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.484 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 2.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_in 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "Stack.vhd" "" { Text "C:/Users/1110869/Documents/Stack/Stack.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 104 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 104; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "Stack.vhd" "" { Text "C:/Users/1110869/Documents/Stack/Stack.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 2.484 ns stack_reg\[0\]\[3\] 3 REG LCFF_X30_Y13_N3 2 " "Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X30_Y13_N3; Fanout = 2; REG Node = 'stack_reg\[0\]\[3\]'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { clk_in~clkctrl stack_reg[0][3] } "NODE_NAME" } } { "Stack.vhd" "" { Text "C:/Users/1110869/Documents/Stack/Stack.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.26 % ) " "Info: Total cell delay = 1.472 ns ( 59.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 40.74 % ) " "Info: Total interconnect delay = 1.012 ns ( 40.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clk_in clk_in~clkctrl stack_reg[0][3] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} stack_reg[0][3] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.232 ns" { stack_pop stack_reg[0][0]~0 stack_reg[0][3] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.232 ns" { stack_pop {} stack_pop~combout {} stack_reg[0][0]~0 {} stack_reg[0][3] {} } { 0.000ns 0.000ns 4.559ns 0.782ns } { 0.000ns 0.799ns 0.346ns 0.746ns } "" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clk_in clk_in~clkctrl stack_reg[0][3] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} stack_reg[0][3] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in stack_out\[3\] stack_reg\[0\]\[3\] 7.202 ns register " "Info: tco from clock \"clk_in\" to destination pin \"stack_out\[3\]\" through register \"stack_reg\[0\]\[3\]\" is 7.202 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.484 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 2.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_in 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "Stack.vhd" "" { Text "C:/Users/1110869/Documents/Stack/Stack.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 104 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 104; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "Stack.vhd" "" { Text "C:/Users/1110869/Documents/Stack/Stack.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 2.484 ns stack_reg\[0\]\[3\] 3 REG LCFF_X30_Y13_N3 2 " "Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X30_Y13_N3; Fanout = 2; REG Node = 'stack_reg\[0\]\[3\]'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { clk_in~clkctrl stack_reg[0][3] } "NODE_NAME" } } { "Stack.vhd" "" { Text "C:/Users/1110869/Documents/Stack/Stack.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.26 % ) " "Info: Total cell delay = 1.472 ns ( 59.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 40.74 % ) " "Info: Total interconnect delay = 1.012 ns ( 40.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clk_in clk_in~clkctrl stack_reg[0][3] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} stack_reg[0][3] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Stack.vhd" "" { Text "C:/Users/1110869/Documents/Stack/Stack.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.624 ns + Longest register pin " "Info: + Longest register to pin delay is 4.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns stack_reg\[0\]\[3\] 1 REG LCFF_X30_Y13_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y13_N3; Fanout = 2; REG Node = 'stack_reg\[0\]\[3\]'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg[0][3] } "NODE_NAME" } } { "Stack.vhd" "" { Text "C:/Users/1110869/Documents/Stack/Stack.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.470 ns) + CELL(2.154 ns) 4.624 ns stack_out\[3\] 2 PIN PIN_C21 0 " "Info: 2: + IC(2.470 ns) + CELL(2.154 ns) = 4.624 ns; Loc. = PIN_C21; Fanout = 0; PIN Node = 'stack_out\[3\]'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.624 ns" { stack_reg[0][3] stack_out[3] } "NODE_NAME" } } { "Stack.vhd" "" { Text "C:/Users/1110869/Documents/Stack/Stack.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.154 ns ( 46.58 % ) " "Info: Total cell delay = 2.154 ns ( 46.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.470 ns ( 53.42 % ) " "Info: Total interconnect delay = 2.470 ns ( 53.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.624 ns" { stack_reg[0][3] stack_out[3] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.624 ns" { stack_reg[0][3] {} stack_out[3] {} } { 0.000ns 2.470ns } { 0.000ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clk_in clk_in~clkctrl stack_reg[0][3] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} stack_reg[0][3] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.624 ns" { stack_reg[0][3] stack_out[3] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.624 ns" { stack_reg[0][3] {} stack_out[3] {} } { 0.000ns 2.470ns } { 0.000ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "stack_reg\[0\]\[0\] stack_in\[0\] clk_in -2.575 ns register " "Info: th for register \"stack_reg\[0\]\[0\]\" (data pin = \"stack_in\[0\]\", clock pin = \"clk_in\") is -2.575 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.487 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 2.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_in 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "Stack.vhd" "" { Text "C:/Users/1110869/Documents/Stack/Stack.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 104 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 104; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "Stack.vhd" "" { Text "C:/Users/1110869/Documents/Stack/Stack.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 2.487 ns stack_reg\[0\]\[0\] 3 REG LCFF_X25_Y14_N3 2 " "Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X25_Y14_N3; Fanout = 2; REG Node = 'stack_reg\[0\]\[0\]'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { clk_in~clkctrl stack_reg[0][0] } "NODE_NAME" } } { "Stack.vhd" "" { Text "C:/Users/1110869/Documents/Stack/Stack.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.19 % ) " "Info: Total cell delay = 1.472 ns ( 59.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 40.81 % ) " "Info: Total interconnect delay = 1.015 ns ( 40.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clk_in clk_in~clkctrl stack_reg[0][0] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} stack_reg[0][0] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Stack.vhd" "" { Text "C:/Users/1110869/Documents/Stack/Stack.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.211 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns stack_in\[0\] 1 PIN PIN_AA9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AA9; Fanout = 1; PIN Node = 'stack_in\[0\]'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_in[0] } "NODE_NAME" } } { "Stack.vhd" "" { Text "C:/Users/1110869/Documents/Stack/Stack.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.130 ns) + CELL(0.309 ns) 5.211 ns stack_reg\[0\]\[0\] 2 REG LCFF_X25_Y14_N3 2 " "Info: 2: + IC(4.130 ns) + CELL(0.309 ns) = 5.211 ns; Loc. = LCFF_X25_Y14_N3; Fanout = 2; REG Node = 'stack_reg\[0\]\[0\]'" {  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.439 ns" { stack_in[0] stack_reg[0][0] } "NODE_NAME" } } { "Stack.vhd" "" { Text "C:/Users/1110869/Documents/Stack/Stack.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.081 ns ( 20.74 % ) " "Info: Total cell delay = 1.081 ns ( 20.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.130 ns ( 79.26 % ) " "Info: Total interconnect delay = 4.130 ns ( 79.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.211 ns" { stack_in[0] stack_reg[0][0] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.211 ns" { stack_in[0] {} stack_in[0]~combout {} stack_reg[0][0] {} } { 0.000ns 0.000ns 4.130ns } { 0.000ns 0.772ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clk_in clk_in~clkctrl stack_reg[0][0] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} stack_reg[0][0] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.211 ns" { stack_in[0] stack_reg[0][0] } "NODE_NAME" } } { "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/1110869/downloads/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.211 ns" { stack_in[0] {} stack_in[0]~combout {} stack_reg[0][0] {} } { 0.000ns 0.000ns 4.130ns } { 0.000ns 0.772ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 19:53:28 2024 " "Info: Processing ended: Mon Nov 11 19:53:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
