
ledtoggle_cortex-m3.elf:     file format elf32-littlearm


Disassembly of section .text:

08000000 <vectors>:
 8000000:	20001000 	andcs	r1, r0, r0
 8000004:	080000d1 	stmdaeq	r0, {r0, r4, r6, r7}
 8000008:	080000c5 	stmdaeq	r0, {r0, r2, r6, r7}
 800000c:	080000c5 	stmdaeq	r0, {r0, r2, r6, r7}
 8000010:	080000c5 	stmdaeq	r0, {r0, r2, r6, r7}
 8000014:	080000c5 	stmdaeq	r0, {r0, r2, r6, r7}
 8000018:	080000c5 	stmdaeq	r0, {r0, r2, r6, r7}

0800001c <main>:
 800001c:	b480      	push	{r7}
 800001e:	b083      	sub	sp, #12
 8000020:	af00      	add	r7, sp, #0
 8000022:	f241 0318 	movw	r3, #4120	; 0x1018
 8000026:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800002a:	f241 0218 	movw	r2, #4120	; 0x1018
 800002e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8000032:	6812      	ldr	r2, [r2, #0]
 8000034:	f042 0204 	orr.w	r2, r2, #4
 8000038:	601a      	str	r2, [r3, #0]
 800003a:	f640 0304 	movw	r3, #2052	; 0x804
 800003e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000042:	f640 0204 	movw	r2, #2052	; 0x804
 8000046:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800004a:	6812      	ldr	r2, [r2, #0]
 800004c:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8000050:	601a      	str	r2, [r3, #0]
 8000052:	f640 0304 	movw	r3, #2052	; 0x804
 8000056:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800005a:	f640 0204 	movw	r2, #2052	; 0x804
 800005e:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8000062:	6812      	ldr	r2, [r2, #0]
 8000064:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8000068:	601a      	str	r2, [r3, #0]
 800006a:	f240 0300 	movw	r3, #0
 800006e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000072:	681b      	ldr	r3, [r3, #0]
 8000074:	881a      	ldrh	r2, [r3, #0]
 8000076:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800007a:	801a      	strh	r2, [r3, #0]
 800007c:	f04f 0300 	mov.w	r3, #0
 8000080:	607b      	str	r3, [r7, #4]
 8000082:	e003      	b.n	800008c <main+0x70>
 8000084:	687b      	ldr	r3, [r7, #4]
 8000086:	f103 0301 	add.w	r3, r3, #1
 800008a:	607b      	str	r3, [r7, #4]
 800008c:	687a      	ldr	r2, [r7, #4]
 800008e:	f241 3387 	movw	r3, #4999	; 0x1387
 8000092:	429a      	cmp	r2, r3
 8000094:	ddf6      	ble.n	8000084 <main+0x68>
 8000096:	f240 0300 	movw	r3, #0
 800009a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800009e:	681b      	ldr	r3, [r3, #0]
 80000a0:	881a      	ldrh	r2, [r3, #0]
 80000a2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80000a6:	801a      	strh	r2, [r3, #0]
 80000a8:	f04f 0300 	mov.w	r3, #0
 80000ac:	607b      	str	r3, [r7, #4]
 80000ae:	e003      	b.n	80000b8 <main+0x9c>
 80000b0:	687b      	ldr	r3, [r7, #4]
 80000b2:	f103 0301 	add.w	r3, r3, #1
 80000b6:	607b      	str	r3, [r7, #4]
 80000b8:	687a      	ldr	r2, [r7, #4]
 80000ba:	f241 3387 	movw	r3, #4999	; 0x1387
 80000be:	429a      	cmp	r2, r3
 80000c0:	ddf6      	ble.n	80000b0 <main+0x94>
 80000c2:	e7d2      	b.n	800006a <main+0x4e>

080000c4 <default_handler>:
 80000c4:	b580      	push	{r7, lr}
 80000c6:	af00      	add	r7, sp, #0
 80000c8:	f000 f802 	bl	80000d0 <reset_handler>
 80000cc:	bd80      	pop	{r7, pc}
 80000ce:	bf00      	nop

080000d0 <reset_handler>:
 80000d0:	b580      	push	{r7, lr}
 80000d2:	b086      	sub	sp, #24
 80000d4:	af00      	add	r7, sp, #0
 80000d6:	f240 0208 	movw	r2, #8
 80000da:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80000de:	f240 0300 	movw	r3, #0
 80000e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80000e6:	1ad3      	subs	r3, r2, r3
 80000e8:	60bb      	str	r3, [r7, #8]
 80000ea:	f240 0300 	movw	r3, #0
 80000ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80000f2:	617b      	str	r3, [r7, #20]
 80000f4:	f240 1384 	movw	r3, #388	; 0x184
 80000f8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80000fc:	613b      	str	r3, [r7, #16]
 80000fe:	f04f 0300 	mov.w	r3, #0
 8000102:	60fb      	str	r3, [r7, #12]
 8000104:	e00f      	b.n	8000126 <reset_handler+0x56>
 8000106:	693b      	ldr	r3, [r7, #16]
 8000108:	781a      	ldrb	r2, [r3, #0]
 800010a:	697b      	ldr	r3, [r7, #20]
 800010c:	701a      	strb	r2, [r3, #0]
 800010e:	697b      	ldr	r3, [r7, #20]
 8000110:	f103 0301 	add.w	r3, r3, #1
 8000114:	617b      	str	r3, [r7, #20]
 8000116:	693b      	ldr	r3, [r7, #16]
 8000118:	f103 0301 	add.w	r3, r3, #1
 800011c:	613b      	str	r3, [r7, #16]
 800011e:	68fb      	ldr	r3, [r7, #12]
 8000120:	f103 0301 	add.w	r3, r3, #1
 8000124:	60fb      	str	r3, [r7, #12]
 8000126:	68fa      	ldr	r2, [r7, #12]
 8000128:	68bb      	ldr	r3, [r7, #8]
 800012a:	429a      	cmp	r2, r3
 800012c:	d3eb      	bcc.n	8000106 <reset_handler+0x36>
 800012e:	f240 0208 	movw	r2, #8
 8000132:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000136:	f240 0308 	movw	r3, #8
 800013a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800013e:	1ad3      	subs	r3, r2, r3
 8000140:	607b      	str	r3, [r7, #4]
 8000142:	f240 0308 	movw	r3, #8
 8000146:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800014a:	617b      	str	r3, [r7, #20]
 800014c:	f04f 0300 	mov.w	r3, #0
 8000150:	60fb      	str	r3, [r7, #12]
 8000152:	e00b      	b.n	800016c <reset_handler+0x9c>
 8000154:	697b      	ldr	r3, [r7, #20]
 8000156:	f04f 0200 	mov.w	r2, #0
 800015a:	701a      	strb	r2, [r3, #0]
 800015c:	697b      	ldr	r3, [r7, #20]
 800015e:	f103 0301 	add.w	r3, r3, #1
 8000162:	617b      	str	r3, [r7, #20]
 8000164:	68fb      	ldr	r3, [r7, #12]
 8000166:	f103 0301 	add.w	r3, r3, #1
 800016a:	60fb      	str	r3, [r7, #12]
 800016c:	68fa      	ldr	r2, [r7, #12]
 800016e:	687b      	ldr	r3, [r7, #4]
 8000170:	429a      	cmp	r2, r3
 8000172:	d3ef      	bcc.n	8000154 <reset_handler+0x84>
 8000174:	f7ff ff52 	bl	800001c <main>
 8000178:	f107 0718 	add.w	r7, r7, #24
 800017c:	46bd      	mov	sp, r7
 800017e:	bd80      	pop	{r7, pc}

08000180 <const_variables>:
 8000180:	00030201 	andeq	r0, r3, r1, lsl #4

Disassembly of section .data:

20000000 <ODR>:
20000000:	4001080c 	andmi	r0, r1, ip, lsl #16

20000004 <g_variables>:
20000004:	00030201 	andeq	r0, r3, r1, lsl #4

Disassembly of section .bss:

20000008 <_E_bss_>:
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000017e 	andeq	r0, r0, lr, ror r1
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000004b 	andeq	r0, r0, fp, asr #32
  10:	00001b01 	andeq	r1, r0, r1, lsl #22
  14:	00005700 	andeq	r5, r0, r0, lsl #14
  18:	00001c00 	andeq	r1, r0, r0, lsl #24
  1c:	0000c408 	andeq	ip, r0, r8, lsl #8
  20:	00000008 	andeq	r0, r0, r8
  24:	07040200 	streq	r0, [r4, -r0, lsl #4]
  28:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
  2c:	d4060102 	strle	r0, [r6], #-258	; 0x102
  30:	02000000 	andeq	r0, r0, #0
  34:	00d20801 	sbcseq	r0, r2, r1, lsl #16
  38:	02020000 	andeq	r0, r2, #0
  3c:	00010705 	andeq	r0, r1, r5, lsl #14
  40:	07020200 	streq	r0, [r2, -r0, lsl #4]
  44:	000000ee 	andeq	r0, r0, lr, ror #1
  48:	69050403 	stmdbvs	r5, {r0, r1, sl}
  4c:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
  50:	00000508 	andeq	r0, r0, r8, lsl #10
  54:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
  58:	0000b507 	andeq	fp, r0, r7, lsl #10
  5c:	05040200 	streq	r0, [r4, #-512]	; 0x200
  60:	00000005 	andeq	r0, r0, r5
  64:	1a070402 	bne	1c1074 <vectors-0x7e3ef8c>
  68:	02000001 	andeq	r0, r0, #1
  6c:	00ba0704 	adcseq	r0, sl, r4, lsl #14
  70:	01020000 	mrseq	r0, (UNDEF: 2)
  74:	0000db08 	andeq	sp, r0, r8, lsl #22
  78:	00330400 	eorseq	r0, r3, r0, lsl #8
  7c:	00890000 	addeq	r0, r9, r0
  80:	64050000 	strvs	r0, [r5], #-0
  84:	02000000 	andeq	r0, r0, #0
  88:	000f0600 	andeq	r0, pc, r0, lsl #12
  8c:	19020000 	stmdbne	r2, {}	; <UNPREDICTABLE>
  90:	00000025 	andeq	r0, r0, r5, lsr #32
  94:	01040402 	tsteq	r4, r2, lsl #8
  98:	02000001 	andeq	r0, r0, #1
  9c:	00e00408 	rsceq	r0, r0, r8, lsl #8
  a0:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
  a4:	02000000 	andeq	r0, r0, #0
  a8:	0000ad2a 	andeq	sl, r0, sl, lsr #26
  ac:	00890700 	addeq	r0, r9, r0, lsl #14
  b0:	04080000 	streq	r0, [r8], #-0
  b4:	00dd2801 	sbcseq	r2, sp, r1, lsl #16
  b8:	11090000 	mrsne	r0, (UNDEF: 9)
  bc:	01000001 	tsteq	r0, r1
  c0:	0000a22a 	andeq	sl, r0, sl, lsr #4
  c4:	130d0400 	movwne	r0, #54272	; 0xd400
  c8:	09002302 	stmdbeq	r0, {r1, r8, r9, sp}
  cc:	000000cc 	andeq	r0, r0, ip, asr #1
  d0:	00a22b01 	adceq	r2, r2, r1, lsl #22
  d4:	01040000 	mrseq	r0, (UNDEF: 4)
  d8:	00230212 	eoreq	r0, r3, r2, lsl r2
  dc:	01040a00 	tsteq	r4, r0, lsl #20
  e0:	0000fc26 	andeq	pc, r0, r6, lsr #24
  e4:	00370b00 	eorseq	r0, r7, r0, lsl #22
  e8:	27010000 	strcs	r0, [r1, -r0]
  ec:	000000a2 	andeq	r0, r0, r2, lsr #1
  f0:	0000160b 	andeq	r1, r0, fp, lsl #12
  f4:	b22c0100 	eorlt	r0, ip, #0, 2
  f8:	00000000 	andeq	r0, r0, r0
  fc:	0000e706 	andeq	lr, r0, r6, lsl #14
 100:	dd2d0100 	stfles	f0, [sp, #-0]
 104:	0c000000 	stceq	0, cr0, [r0], {-0}
 108:	00003201 	andeq	r3, r0, r1, lsl #4
 10c:	48370100 	ldmdami	r7!, {r8}
 110:	1c000000 	stcne	0, cr0, [r0], {-0}
 114:	c4080000 	strgt	r0, [r8], #-0
 118:	00080000 	andeq	r0, r8, r0
 11c:	01000000 	mrseq	r0, (UNDEF: 0)
 120:	0000013b 	andeq	r0, r0, fp, lsr r1
 124:	00006a0d 	andeq	r6, r0, sp, lsl #20
 128:	0000c208 	andeq	ip, r0, r8, lsl #4
 12c:	00690e08 	rsbeq	r0, r9, r8, lsl #28
 130:	00483e01 	subeq	r3, r8, r1, lsl #28
 134:	91020000 	mrsls	r0, (UNDEF: 2)
 138:	0f000074 	svceq	0x00000074
 13c:	0052444f 	subseq	r4, r2, pc, asr #8
 140:	014d3201 	cmpeq	sp, r1, lsl #4
 144:	05010000 	streq	r0, [r1, #-0]
 148:	00000003 	andeq	r0, r0, r3
 14c:	53041020 	movwpl	r1, #16416	; 0x4020
 150:	07000001 	streq	r0, [r0, -r1]
 154:	000000fc 	strdeq	r0, [r0], -ip
 158:	00003f11 	andeq	r3, r0, r1, lsl pc
 15c:	79330100 	ldmdbvc	r3!, {r8}
 160:	01000000 	mrseq	r0, (UNDEF: 0)
 164:	00040305 	andeq	r0, r4, r5, lsl #6
 168:	22112000 	andscs	r2, r1, #0
 16c:	01000000 	mrseq	r0, (UNDEF: 0)
 170:	00017c34 	andeq	r7, r1, r4, lsr ip
 174:	03050100 	movweq	r0, #20736	; 0x5100
 178:	08000180 	stmdaeq	r0, {r7, r8}
 17c:	00007912 	andeq	r7, r0, r2, lsl r9
 180:	01620000 	cmneq	r2, r0
 184:	00020000 	andeq	r0, r2, r0
 188:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 18c:	004b0104 	subeq	r0, fp, r4, lsl #2
 190:	23010000 	movwcs	r0, #4096	; 0x1000
 194:	57000001 	strpl	r0, [r0, -r1]
 198:	c4000000 	strgt	r0, [r0], #-0
 19c:	80080000 	andhi	r0, r8, r0
 1a0:	68080001 	stmdavs	r8, {r0}
 1a4:	02000000 	andeq	r0, r0, #0
 1a8:	00d20801 	sbcseq	r0, r2, r1, lsl #16
 1ac:	57030000 	strpl	r0, [r3, -r0]
 1b0:	02000001 	andeq	r0, r0, #1
 1b4:	00002515 	andeq	r2, r0, r5, lsl r5
 1b8:	08010200 	stmdaeq	r1, {r9}
 1bc:	000000db 	ldrdeq	r0, [r0], -fp
 1c0:	ee070202 	cdp	2, 0, cr0, cr7, cr2, {0}
 1c4:	02000000 	andeq	r0, r0, #0
 1c8:	01070502 	tsteq	r7, r2, lsl #10
 1cc:	0f030000 	svceq	0x00030000
 1d0:	02000000 	andeq	r0, r0, #0
 1d4:	00005719 	andeq	r5, r0, r9, lsl r7
 1d8:	07040200 	streq	r0, [r4, -r0, lsl #4]
 1dc:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
 1e0:	69050404 	stmdbvs	r5, {r2, sl}
 1e4:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
 1e8:	00000508 	andeq	r0, r0, r8, lsl #10
 1ec:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
 1f0:	0000b507 	andeq	fp, r0, r7, lsl #10
 1f4:	04040200 	streq	r0, [r4], #-512	; 0x200
 1f8:	00000101 	andeq	r0, r0, r1, lsl #2
 1fc:	e0040802 	and	r0, r4, r2, lsl #16
 200:	05000000 	streq	r0, [r0, #-0]
 204:	00016501 	andeq	r6, r1, r1, lsl #10
 208:	c40f0100 	strgt	r0, [pc], #-256	; 210 <vectors-0x7fffdf0>
 20c:	ce080000 	cdpgt	0, 0, cr0, cr8, cr0, {0}
 210:	38080000 	stmdacc	r8, {}	; <UNPREDICTABLE>
 214:	01000000 	mrseq	r0, (UNDEF: 0)
 218:	017e0106 	cmneq	lr, r6, lsl #2
 21c:	3d010000 	stccc	0, cr0, [r1, #-0]
 220:	0000d001 	andeq	sp, r0, r1
 224:	00018008 	andeq	r8, r1, r8
 228:	00006408 	andeq	r6, r0, r8, lsl #8
 22c:	00f50100 	rscseq	r0, r5, r0, lsl #2
 230:	2d070000 	stccs	0, cr0, [r7, #-0]
 234:	01000001 	tsteq	r0, r1
 238:	00004c3f 	andeq	r4, r0, pc, lsr ip
 23c:	68910200 	ldmvs	r1, {r9}
 240:	00019407 	andeq	r9, r1, r7, lsl #8
 244:	f5400100 			; <UNDEFINED> instruction: 0xf5400100
 248:	02000000 	andeq	r0, r0, #0
 24c:	51077491 			; <UNDEFINED> instruction: 0x51077491
 250:	01000001 	tsteq	r0, r1
 254:	0000f541 	andeq	pc, r0, r1, asr #10
 258:	70910200 	addsvc	r0, r1, r0, lsl #4
 25c:	01006908 	tsteq	r0, r8, lsl #18
 260:	00004c42 	andeq	r4, r0, r2, asr #24
 264:	6c910200 	lfmvs	f0, 4, [r1], {0}
 268:	00017507 	andeq	r7, r1, r7, lsl #10
 26c:	4c4d0100 	stfmie	f0, [sp], {-0}
 270:	02000000 	andeq	r0, r0, #0
 274:	09006491 	stmdbeq	r0, {r0, r4, r7, sl, sp, lr}
 278:	00002c04 	andeq	r2, r0, r4, lsl #24
 27c:	004c0a00 	subeq	r0, ip, r0, lsl #20
 280:	010b0000 	mrseq	r0, (UNDEF: 11)
 284:	0b0b0000 	bleq	2c028c <vectors-0x7d3fd74>
 288:	06000001 	streq	r0, [r0], -r1
 28c:	07040200 	streq	r0, [r4, -r0, lsl #4]
 290:	0000011a 	andeq	r0, r0, sl, lsl r1
 294:	00015d0c 	andeq	r5, r1, ip, lsl #26
 298:	fb270100 	blx	9c06a2 <vectors-0x763f95e>
 29c:	01000000 	mrseq	r0, (UNDEF: 0)
 2a0:	00000305 	andeq	r0, r0, r5, lsl #6
 2a4:	480d0800 	stmdami	sp, {fp}
 2a8:	01000001 	tsteq	r0, r1
 2ac:	00004c33 	andeq	r4, r0, r3, lsr ip
 2b0:	0d010100 	stfeqs	f0, [r1, #-0]
 2b4:	00000137 	andeq	r0, r0, r7, lsr r1
 2b8:	004c3401 	subeq	r3, ip, r1, lsl #8
 2bc:	01010000 	mrseq	r0, (UNDEF: 1)
 2c0:	00019b0d 	andeq	r9, r1, sp, lsl #22
 2c4:	4c350100 	ldfmis	f0, [r5], #-0
 2c8:	01000000 	mrseq	r0, (UNDEF: 0)
 2cc:	01400d01 	cmpeq	r0, r1, lsl #26
 2d0:	36010000 	strcc	r0, [r1], -r0
 2d4:	0000004c 	andeq	r0, r0, ip, asr #32
 2d8:	8c0d0101 	stfhis	f0, [sp], {1}
 2dc:	01000001 	tsteq	r0, r1
 2e0:	00004c37 	andeq	r4, r0, r7, lsr ip
 2e4:	00010100 	andeq	r0, r1, r0, lsl #2

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10011201 	andne	r1, r1, r1, lsl #4
  10:	02000006 	andeq	r0, r0, #6
  14:	0b0b0024 	bleq	2c00ac <vectors-0x7d3ff54>
  18:	0e030b3e 	vmoveq.16	d3[0], r0
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	0008030b 	andeq	r0, r8, fp, lsl #6
  28:	01010400 	tsteq	r1, r0, lsl #8
  2c:	13011349 	movwne	r1, #4937	; 0x1349
  30:	21050000 	mrscs	r0, (UNDEF: 5)
  34:	2f134900 	svccs	0x00134900
  38:	0600000b 	streq	r0, [r0], -fp
  3c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  40:	0b3b0b3a 	bleq	ec2d30 <vectors-0x713d2d0>
  44:	00001349 	andeq	r1, r0, r9, asr #6
  48:	49003507 	stmdbmi	r0, {r0, r1, r2, r8, sl, ip, sp}
  4c:	08000013 	stmdaeq	r0, {r0, r1, r4}
  50:	0b0b0113 	bleq	2c04a4 <vectors-0x7d3fb5c>
  54:	0b3b0b3a 	bleq	ec2d44 <vectors-0x713d2bc>
  58:	00001301 	andeq	r1, r0, r1, lsl #6
  5c:	03000d09 	movweq	r0, #3337	; 0xd09
  60:	3b0b3a0e 	blcc	2ce8a0 <vectors-0x7d31760>
  64:	0b13490b 	bleq	4d2498 <vectors-0x7b2db68>
  68:	0c0b0d0b 	stceq	13, cr0, [fp], {11}
  6c:	000a380b 	andeq	r3, sl, fp, lsl #16
  70:	01170a00 	tsteq	r7, r0, lsl #20
  74:	0b3a0b0b 	bleq	e82ca8 <vectors-0x717d358>
  78:	13010b3b 	movwne	r0, #6971	; 0x1b3b
  7c:	0d0b0000 	stceq	0, cr0, [fp, #-0]
  80:	3a0e0300 	bcc	380c88 <vectors-0x7c7f378>
  84:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  88:	0c000013 	stceq	0, cr0, [r0], {19}
  8c:	0c3f012e 	ldfeqs	f0, [pc], #-184	; ffffffdc <stack_top+0xdfffefd4>
  90:	0b3a0e03 	bleq	e838a4 <vectors-0x717c75c>
  94:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  98:	01120111 	tsteq	r2, r1, lsl r1
  9c:	42970640 	addsmi	r0, r7, #64, 12	; 0x4000000
  a0:	0013010c 	andseq	r0, r3, ip, lsl #2
  a4:	010b0d00 	tsteq	fp, r0, lsl #26
  a8:	01120111 	tsteq	r2, r1, lsl r1
  ac:	340e0000 	strcc	r0, [lr], #-0
  b0:	3a080300 	bcc	200cb8 <vectors-0x7dff348>
  b4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  b8:	000a0213 	andeq	r0, sl, r3, lsl r2
  bc:	00340f00 	eorseq	r0, r4, r0, lsl #30
  c0:	0b3a0803 	bleq	e820d4 <vectors-0x717df2c>
  c4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  c8:	0a020c3f 	beq	831cc <vectors-0x7f7ce34>
  cc:	0f100000 	svceq	0x00100000
  d0:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  d4:	11000013 	tstne	r0, r3, lsl r0
  d8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  dc:	0b3b0b3a 	bleq	ec2dcc <vectors-0x713d234>
  e0:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; ffffffc4 <stack_top+0xdfffefbc>
  e4:	00000a02 	andeq	r0, r0, r2, lsl #20
  e8:	49002612 	stmdbmi	r0, {r1, r4, r9, sl, sp}
  ec:	00000013 	andeq	r0, r0, r3, lsl r0
  f0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
  f4:	030b130e 	movweq	r1, #45838	; 0xb30e
  f8:	110e1b0e 	tstne	lr, lr, lsl #22
  fc:	10011201 	andne	r1, r1, r1, lsl #4
 100:	02000006 	andeq	r0, r0, #6
 104:	0b0b0024 	bleq	2c019c <vectors-0x7d3fe64>
 108:	0e030b3e 	vmoveq.16	d3[0], r0
 10c:	16030000 	strne	r0, [r3], -r0
 110:	3a0e0300 	bcc	380d18 <vectors-0x7c7f2e8>
 114:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 118:	04000013 	streq	r0, [r0], #-19
 11c:	0b0b0024 	bleq	2c01b4 <vectors-0x7d3fe4c>
 120:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
 124:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
 128:	030c3f00 	movweq	r3, #52992	; 0xcf00
 12c:	3b0b3a0e 	blcc	2ce96c <vectors-0x7d31694>
 130:	1201110b 	andne	r1, r1, #-1073741822	; 0xc0000002
 134:	96064001 	strls	r4, [r6], -r1
 138:	00000c42 	andeq	r0, r0, r2, asr #24
 13c:	3f012e06 	svccc	0x00012e06
 140:	3a0e030c 	bcc	380d78 <vectors-0x7c7f288>
 144:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 148:	1201110c 	andne	r1, r1, #12, 2
 14c:	96064001 	strls	r4, [r6], -r1
 150:	13010c42 	movwne	r0, #7234	; 0x1c42
 154:	34070000 	strcc	r0, [r7], #-0
 158:	3a0e0300 	bcc	380d60 <vectors-0x7c7f2a0>
 15c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 160:	000a0213 	andeq	r0, sl, r3, lsl r2
 164:	00340800 	eorseq	r0, r4, r0, lsl #16
 168:	0b3a0803 	bleq	e8217c <vectors-0x717de84>
 16c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 170:	00000a02 	andeq	r0, r0, r2, lsl #20
 174:	0b000f09 	bleq	3da0 <vectors-0x7ffc260>
 178:	0013490b 	andseq	r4, r3, fp, lsl #18
 17c:	01010a00 	tsteq	r1, r0, lsl #20
 180:	13011349 	movwne	r1, #4937	; 0x1349
 184:	210b0000 	mrscs	r0, (UNDEF: 11)
 188:	2f134900 	svccs	0x00134900
 18c:	0c00000b 	stceq	0, cr0, [r0], {11}
 190:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 194:	0b3b0b3a 	bleq	ec2e84 <vectors-0x713d17c>
 198:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 7c <vectors-0x7ffff84>
 19c:	00000a02 	andeq	r0, r0, r2, lsl #20
 1a0:	0300340d 	movweq	r3, #1037	; 0x40d
 1a4:	3b0b3a0e 	blcc	2ce9e4 <vectors-0x7d3161c>
 1a8:	3f13490b 	svccc	0x0013490b
 1ac:	000c3c0c 	andeq	r3, ip, ip, lsl #24
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000002 	andeq	r0, r0, r2
   8:	007d0002 	rsbseq	r0, sp, r2
   c:	00000002 	andeq	r0, r0, r2
  10:	00000004 	andeq	r0, r0, r4
  14:	047d0002 	ldrbteq	r0, [sp], #-2
  18:	00000004 	andeq	r0, r0, r4
  1c:	00000006 	andeq	r0, r0, r6
  20:	107d0002 	rsbsne	r0, sp, r2
  24:	00000006 	andeq	r0, r0, r6
  28:	000000a8 	andeq	r0, r0, r8, lsr #1
  2c:	10770002 	rsbsne	r0, r7, r2
	...
  3c:	00000002 	andeq	r0, r0, r2
  40:	007d0002 	rsbseq	r0, sp, r2
  44:	00000002 	andeq	r0, r0, r2
  48:	00000004 	andeq	r0, r0, r4
  4c:	087d0002 	ldmdaeq	sp!, {r1}^
  50:	00000004 	andeq	r0, r0, r4
  54:	0000000a 	andeq	r0, r0, sl
  58:	08770002 	ldmdaeq	r7!, {r1}^
	...
  64:	0000000c 	andeq	r0, r0, ip
  68:	0000000e 	andeq	r0, r0, lr
  6c:	007d0002 	rsbseq	r0, sp, r2
  70:	0000000e 	andeq	r0, r0, lr
  74:	00000010 	andeq	r0, r0, r0, lsl r0
  78:	087d0002 	ldmdaeq	sp!, {r1}^
  7c:	00000010 	andeq	r0, r0, r0, lsl r0
  80:	00000012 	andeq	r0, r0, r2, lsl r0
  84:	207d0002 	rsbscs	r0, sp, r2
  88:	00000012 	andeq	r0, r0, r2, lsl r0
  8c:	000000bc 	strheq	r0, [r0], -ip
  90:	20770002 	rsbscs	r0, r7, r2
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	0800001c 	stmdaeq	r0, {r2, r3, r4}
  14:	000000a8 	andeq	r0, r0, r8, lsr #1
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	01820002 	orreq	r0, r2, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	080000c4 	stmdaeq	r0, {r2, r6, r7}
  34:	000000bc 	strheq	r0, [r0], -ip
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000064 	andeq	r0, r0, r4, rrx
   4:	002b0002 	eoreq	r0, fp, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00010000 	andeq	r0, r1, r0
  1c:	6e69616d 	powvsez	f6, f1, #5.0
  20:	0000632e 	andeq	r6, r0, lr, lsr #6
  24:	79540000 	ldmdbvc	r4, {}^	; <UNPREDICTABLE>
  28:	65646570 	strbvs	r6, [r4, #-1392]!	; 0x570
  2c:	682e7366 	stmdavs	lr!, {r1, r2, r5, r6, r8, r9, ip, sp, lr}
  30:	00000000 	andeq	r0, r0, r0
  34:	02050000 	andeq	r0, r5, #0
  38:	0800001c 	stmdaeq	r0, {r2, r3, r4}
  3c:	3d013703 	stccc	7, cr3, [r1, #-12]
  40:	0a03bbbb 	beq	eef34 <vectors-0x7f110cc>
  44:	020091ba 	andeq	r9, r0, #-2147483602	; 0x8000002e
  48:	4a060204 	bmi	180860 <vectors-0x7e7f7a0>
  4c:	01040200 	mrseq	r0, R12_usr
  50:	9159064a 	cmpls	r9, sl, asr #12
  54:	02040200 	andeq	r0, r4, #0, 4
  58:	02004a06 	andeq	r4, r0, #24576	; 0x6000
  5c:	064a0104 	strbeq	r0, [sl], -r4, lsl #2
  60:	02581603 	subseq	r1, r8, #3145728	; 0x300000
  64:	01010001 	tsteq	r1, r1
  68:	00000077 	andeq	r0, r0, r7, ror r0
  6c:	00300002 	eorseq	r0, r0, r2
  70:	01020000 	mrseq	r0, (UNDEF: 2)
  74:	000d0efb 	strdeq	r0, [sp], -fp
  78:	01010101 	tsteq	r1, r1, lsl #2
  7c:	01000000 	mrseq	r0, (UNDEF: 0)
  80:	00010000 	andeq	r0, r1, r0
  84:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  88:	2e707574 	mrccs	5, 3, r7, cr0, cr4, {3}
  8c:	00000063 	andeq	r0, r0, r3, rrx
  90:	542f2e00 	strtpl	r2, [pc], #-3584	; 98 <vectors-0x7ffff68>
  94:	64657079 	strbtvs	r7, [r5], #-121	; 0x79
  98:	2e736665 	cdpcs	6, 7, cr6, cr3, cr5, {3}
  9c:	00000068 	andeq	r0, r0, r8, rrx
  a0:	05000000 	streq	r0, [r0, #-0]
  a4:	0000c402 	andeq	ip, r0, r2, lsl #8
  a8:	010e0308 	tsteq	lr, r8, lsl #6
  ac:	2b032f30 	blcs	cbd74 <vectors-0x7f3428c>
  b0:	599f3e2e 	ldmibpl	pc, {r1, r2, r3, r5, r9, sl, fp, ip, sp}	; <UNPREDICTABLE>
  b4:	0402005b 	streq	r0, [r2], #-91	; 0x5b
  b8:	02004c02 	andeq	r4, r0, #512	; 0x200
  bc:	00b80204 	adcseq	r0, r8, r4, lsl #4
  c0:	06010402 	streq	r0, [r1], -r2, lsl #8
  c4:	0903064a 	stmdbeq	r3, {r1, r3, r6, r9, sl}
  c8:	005a9f4a 	subseq	r9, sl, sl, asr #30
  cc:	4c020402 	cfstrsmi	mvf0, [r2], {2}
  d0:	02040200 	andeq	r0, r4, #0, 4
  d4:	04020080 	streq	r0, [r2], #-128	; 0x80
  d8:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
  dc:	04022f51 	streq	r2, [r2], #-3921	; 0xf51
  e0:	Address 0x000000e0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	75760074 	ldrbvc	r0, [r6, #-116]!	; 0x74
  10:	33746e69 	cmncc	r4, #1680	; 0x690
  14:	69500032 	ldmdbvs	r0, {r1, r4, r5}^
  18:	6d00736e 	stcvs	3, cr7, [r0, #-440]	; 0xfffffe48
  1c:	2e6e6961 	cdpcs	9, 6, cr6, cr14, cr1, {3}
  20:	6f630063 	svcvs	0x00630063
  24:	5f74736e 	svcpl	0x0074736e
  28:	69726176 	ldmdbvs	r2!, {r1, r2, r4, r5, r6, r8, sp, lr}^
  2c:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
  30:	616d0073 	smcvs	53251	; 0xd003
  34:	41006e69 	tstmi	r0, r9, ror #28
  38:	6f506c6c 	svcvs	0x00506c6c
  3c:	67007472 	smlsdxvs	r0, r2, r4, r7
  40:	7261765f 	rsbvc	r7, r1, #99614720	; 0x5f00000
  44:	6c626169 	stfvse	f6, [r2], #-420	; 0xfffffe5c
  48:	47007365 	strmi	r7, [r0, -r5, ror #6]
  4c:	4320554e 	teqmi	r0, #327155712	; 0x13800000
  50:	372e3420 	strcc	r3, [lr, -r0, lsr #8]!
  54:	4400322e 	strmi	r3, [r0], #-558	; 0x22e
  58:	6d455c3a 	stclvs	12, cr5, [r5, #-232]	; 0xffffff18
  5c:	64646562 	strbtvs	r6, [r4], #-1378	; 0x562
  60:	53206465 	teqpl	r0, #1694498816	; 0x65000000
  64:	6e452057 	mcrvs	0, 2, r2, cr5, cr7, {2}
  68:	656e6967 	strbvs	r6, [lr, #-2407]!	; 0x967
  6c:	6e697265 	cdpvs	2, 6, cr7, cr9, cr5, {3}
  70:	654e5c67 	strbvs	r5, [lr, #-3175]	; 0xc67
  74:	65522077 	ldrbvs	r2, [r2, #-119]	; 0x77
  78:	26206f70 	qsub16cs	r6, r0, r0
  7c:	726f5720 	rsbvc	r5, pc, #32, 14	; 0x800000
  80:	6170736b 	cmnvs	r0, fp, ror #6
  84:	455c6563 	ldrbmi	r6, [ip, #-1379]	; 0x563
  88:	6465626d 	strbtvs	r6, [r5], #-621	; 0x26d
  8c:	20646564 	rsbcs	r6, r4, r4, ror #10
  90:	72505c43 	subsvc	r5, r0, #17152	; 0x4300
  94:	63656a6f 	cmnvs	r5, #454656	; 0x6f000
  98:	20332074 	eorscs	r2, r3, r4, ror r0
  9c:	6554202d 	ldrbvs	r2, [r4, #-45]	; 0x2d
  a0:	6e696d72 	mcrvs	13, 3, r6, cr9, cr2, {3}
  a4:	75526c61 	ldrbvc	r6, [r2, #-3169]	; 0xc61
  a8:	654c5f6e 	strbvs	r5, [ip, #-3950]	; 0xf6e
  ac:	6f542064 	svcvs	0x00542064
  b0:	656c6767 	strbvs	r6, [ip, #-1895]!	; 0x767
  b4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  b8:	6f6c2067 	svcvs	0x006c2067
  bc:	7520676e 	strvc	r6, [r0, #-1902]!	; 0x76e
  c0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  c4:	2064656e 	rsbcs	r6, r4, lr, ror #10
  c8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  cc:	316e6950 	cmncc	lr, r0, asr r9
  d0:	6e750033 	mrcvs	0, 3, r0, cr5, cr3, {1}
  d4:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
  d8:	63206465 	teqvs	r0, #1694498816	; 0x65000000
  dc:	00726168 	rsbseq	r6, r2, r8, ror #2
  e0:	62756f64 	rsbsvs	r6, r5, #100, 30	; 0x190
  e4:	5000656c 	andpl	r6, r0, ip, ror #10
  e8:	444f5f41 	strbmi	r5, [pc], #-3905	; f0 <vectors-0x7ffff10>
  ec:	68730052 	ldmdavs	r3!, {r1, r4, r6}^
  f0:	2074726f 	rsbscs	r7, r4, pc, ror #4
  f4:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  f8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
  fc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
 100:	6f6c6600 	svcvs	0x006c6600
 104:	73007461 	movwvc	r7, #1121	; 0x461
 108:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xf68
 10c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
 110:	73657200 	cmnvc	r5, #0, 4
 114:	65767265 	ldrbvs	r7, [r6, #-613]!	; 0x265
 118:	69730064 	ldmdbvs	r3!, {r2, r5, r6}^
 11c:	7974657a 	ldmdbvc	r4!, {r1, r3, r4, r5, r6, r8, sl, sp, lr}^
 120:	73006570 	movwvc	r6, #1392	; 0x570
 124:	74726174 	ldrbtvc	r6, [r2], #-372	; 0x174
 128:	632e7075 	teqvs	lr, #117	; 0x75
 12c:	74614400 	strbtvc	r4, [r1], #-1024	; 0x400
 130:	69535f61 	ldmdbvs	r3, {r0, r5, r6, r8, r9, sl, fp, ip, lr}^
 134:	5f00657a 	svcpl	0x0000657a
 138:	61645f53 	cmnvs	r4, r3, asr pc
 13c:	005f6174 	subseq	r6, pc, r4, ror r1	; <UNPREDICTABLE>
 140:	625f535f 	subsvs	r5, pc, #2080374785	; 0x7c000001
 144:	005f7373 	subseq	r7, pc, r3, ror r3	; <UNPREDICTABLE>
 148:	545f455f 	ldrbpl	r4, [pc], #-1375	; 150 <vectors-0x7fffeb0>
 14c:	5f747865 	svcpl	0x00747865
 150:	735f5000 	cmpvc	pc, #0
 154:	75006372 	strvc	r6, [r0, #-882]	; 0x372
 158:	38746e69 	ldmdacc	r4!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
 15c:	63657600 	cmnvs	r5, #0, 12
 160:	73726f74 	cmnvc	r2, #116, 30	; 0x1d0
 164:	66656400 	strbtvs	r6, [r5], -r0, lsl #8
 168:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
 16c:	6e61685f 	mcrvs	8, 3, r6, cr1, cr15, {2}
 170:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 174:	73736200 	cmnvc	r3, #0, 4
 178:	7a69735f 	bvc	1a5cefc <vectors-0x65a3104>
 17c:	65720065 	ldrbvs	r0, [r2, #-101]!	; 0x65
 180:	5f746573 	svcpl	0x00746573
 184:	646e6168 	strbtvs	r6, [lr], #-360	; 0x168
 188:	0072656c 	rsbseq	r6, r2, ip, ror #10
 18c:	625f455f 	subsvs	r4, pc, #398458880	; 0x17c00000
 190:	005f7373 	subseq	r7, pc, r3, ror r3	; <UNPREDICTABLE>
 194:	65645f50 	strbvs	r5, [r4, #-3920]!	; 0xf50
 198:	5f007473 	svcpl	0x00007473
 19c:	61645f45 	cmnvs	r4, r5, asr #30
 1a0:	005f6174 	subseq	r6, pc, r4, ror r1	; <UNPREDICTABLE>

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <vectors-0x6f2f2dc>
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	34202955 	strtcc	r2, [r0], #-2389	; 0x955
   c:	322e372e 	eorcc	r3, lr, #12058624	; 0xb80000
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0x202
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	vmlane.f32	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
  14:	00000000 	andeq	r0, r0, r0
  18:	0800001c 	stmdaeq	r0, {r2, r3, r4}
  1c:	000000a8 	andeq	r0, r0, r8, lsr #1
  20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  24:	100e4101 	andne	r4, lr, r1, lsl #2
  28:	00070d41 	andeq	r0, r7, r1, asr #26
  2c:	0000000c 	andeq	r0, r0, ip
  30:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  34:	7c020001 	stcvc	0, cr0, [r2], {1}
  38:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  3c:	00000018 	andeq	r0, r0, r8, lsl r0
  40:	0000002c 	andeq	r0, r0, ip, lsr #32
  44:	080000c4 	stmdaeq	r0, {r2, r6, r7}
  48:	0000000a 	andeq	r0, r0, sl
  4c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  50:	41018e02 	tstmi	r1, r2, lsl #28
  54:	0000070d 	andeq	r0, r0, sp, lsl #14
  58:	0000001c 	andeq	r0, r0, ip, lsl r0
  5c:	0000002c 	andeq	r0, r0, ip, lsr #32
  60:	080000d0 	stmdaeq	r0, {r4, r6, r7}
  64:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
  68:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  6c:	41018e02 	tstmi	r1, r2, lsl #28
  70:	0d41200e 	stcleq	0, cr2, [r1, #-56]	; 0xffffffc8
  74:	00000007 	andeq	r0, r0, r7
