// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="UpdateHandler_UpdateHandler,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu280-fsvh2892-2L-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.636000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=18,HLS_SYN_DSP=0,HLS_SYN_FF=1910,HLS_SYN_LUT=1785,HLS_VERSION=2019_2}" *)

module UpdateHandler_UpdateHandler (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        num_partitions,
        update_config_q_fifo_V_dout,
        update_config_q_fifo_V_empty_n,
        update_config_q_fifo_V_read,
        update_config_q_peek_val,
        update_phase_q_fifo_V_dout,
        update_phase_q_fifo_V_empty_n,
        update_phase_q_fifo_V_read,
        update_phase_q_peek_val,
        num_updates_out_q_fifo_V_din,
        num_updates_out_q_fifo_V_full_n,
        num_updates_out_q_fifo_V_write,
        update_req_q_fifo_V_dout,
        update_req_q_fifo_V_empty_n,
        update_req_q_fifo_V_read,
        update_req_q_peek_val,
        update_in_q_fifo_V_dout,
        update_in_q_fifo_V_empty_n,
        update_in_q_fifo_V_read,
        update_in_q_peek_val,
        update_out_q_fifo_V_din,
        update_out_q_fifo_V_full_n,
        update_out_q_fifo_V_write,
        updates_read_addr_q_fifo_V_din,
        updates_read_addr_q_fifo_V_full_n,
        updates_read_addr_q_fifo_V_write,
        updates_read_data_q_fifo_V_dout,
        updates_read_data_q_fifo_V_empty_n,
        updates_read_data_q_fifo_V_read,
        updates_read_data_q_peek_val,
        updates_write_addr_q_fifo_V_din,
        updates_write_addr_q_fifo_V_full_n,
        updates_write_addr_q_fifo_V_write,
        updates_write_data_q_fifo_V_din,
        updates_write_data_q_fifo_V_full_n,
        updates_write_data_q_fifo_V_write
);

parameter    ap_ST_fsm_state1 = 16'd1;
parameter    ap_ST_fsm_state2 = 16'd2;
parameter    ap_ST_fsm_state3 = 16'd4;
parameter    ap_ST_fsm_state4 = 16'd8;
parameter    ap_ST_fsm_state5 = 16'd16;
parameter    ap_ST_fsm_pp1_stage0 = 16'd32;
parameter    ap_ST_fsm_state8 = 16'd64;
parameter    ap_ST_fsm_state9 = 16'd128;
parameter    ap_ST_fsm_pp2_stage0 = 16'd256;
parameter    ap_ST_fsm_state15 = 16'd512;
parameter    ap_ST_fsm_state16 = 16'd1024;
parameter    ap_ST_fsm_pp3_stage0 = 16'd2048;
parameter    ap_ST_fsm_state19 = 16'd4096;
parameter    ap_ST_fsm_state20 = 16'd8192;
parameter    ap_ST_fsm_pp4_stage0 = 16'd16384;
parameter    ap_ST_fsm_state26 = 16'd32768;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] num_partitions;
input  [32:0] update_config_q_fifo_V_dout;
input   update_config_q_fifo_V_empty_n;
output   update_config_q_fifo_V_read;
input  [32:0] update_config_q_peek_val;
input  [1:0] update_phase_q_fifo_V_dout;
input   update_phase_q_fifo_V_empty_n;
output   update_phase_q_fifo_V_read;
input  [1:0] update_phase_q_peek_val;
output  [48:0] num_updates_out_q_fifo_V_din;
input   num_updates_out_q_fifo_V_full_n;
output   num_updates_out_q_fifo_V_write;
input  [49:0] update_req_q_fifo_V_dout;
input   update_req_q_fifo_V_empty_n;
output   update_req_q_fifo_V_read;
input  [49:0] update_req_q_peek_val;
input  [528:0] update_in_q_fifo_V_dout;
input   update_in_q_fifo_V_empty_n;
output   update_in_q_fifo_V_read;
input  [528:0] update_in_q_peek_val;
output  [512:0] update_out_q_fifo_V_din;
input   update_out_q_fifo_V_full_n;
output   update_out_q_fifo_V_write;
output  [64:0] updates_read_addr_q_fifo_V_din;
input   updates_read_addr_q_fifo_V_full_n;
output   updates_read_addr_q_fifo_V_write;
input  [512:0] updates_read_data_q_fifo_V_dout;
input   updates_read_data_q_fifo_V_empty_n;
output   updates_read_data_q_fifo_V_read;
input  [512:0] updates_read_data_q_peek_val;
output  [64:0] updates_write_addr_q_fifo_V_din;
input   updates_write_addr_q_fifo_V_full_n;
output   updates_write_addr_q_fifo_V_write;
output  [512:0] updates_write_data_q_fifo_V_din;
input   updates_write_data_q_fifo_V_full_n;
output   updates_write_data_q_fifo_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg update_config_q_fifo_V_read;
reg update_phase_q_fifo_V_read;
reg num_updates_out_q_fifo_V_write;
reg update_req_q_fifo_V_read;
reg update_in_q_fifo_V_read;
reg[512:0] update_out_q_fifo_V_din;
reg update_out_q_fifo_V_write;
reg updates_read_addr_q_fifo_V_write;
reg updates_read_data_q_fifo_V_read;
reg updates_write_addr_q_fifo_V_write;
reg updates_write_data_q_fifo_V_write;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    update_config_q_fifo_V_blk_n;
wire    ap_CS_fsm_state8;
reg    update_phase_q_fifo_V_blk_n;
wire    ap_CS_fsm_state9;
wire   [0:0] grp_nbreadreq_fu_316_p3;
wire   [0:0] and_ln197_fu_834_p2;
reg    num_updates_out_q_fifo_V_blk_n;
wire    ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter1;
wire    ap_block_pp3_stage0;
reg   [0:0] icmp_ln252_reg_1297;
reg    update_in_q_fifo_V_blk_n;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state15;
reg    update_out_q_fifo_V_blk_n;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state26;
reg   [0:0] empty_n_reg_1315;
reg    updates_write_addr_q_fifo_V_blk_n;
reg    ap_enable_reg_pp2_iter4;
wire    ap_block_pp2_stage0;
reg   [0:0] tmp_19_reg_1255;
reg   [0:0] tmp_19_reg_1255_pp2_iter3_reg;
reg   [0:0] and_ln206_reg_1259;
reg   [0:0] and_ln206_reg_1259_pp2_iter3_reg;
reg   [0:0] and_ln210_reg_1263;
reg   [0:0] and_ln210_reg_1263_pp2_iter3_reg;
reg    updates_write_data_q_fifo_V_blk_n;
reg   [15:0] last_last_pid_0_reg_492;
reg   [15:0] last_last_pid_reg_504;
reg   [31:0] update_idx_1_reg_526;
reg   [31:0] update_idx_0_reg_538;
reg   [31:0] update_idx_0_reg_538_pp2_iter2_reg;
wire    ap_block_state10_pp2_stage0_iter0;
wire    ap_block_state11_pp2_stage0_iter1;
wire    ap_block_state12_pp2_stage0_iter2;
wire    ap_block_state13_pp2_stage0_iter3;
reg    ap_predicate_op248_write_state14;
reg    ap_predicate_op253_write_state14;
reg    ap_block_state14_pp2_stage0_iter4;
reg    ap_block_pp2_stage0_11001;
reg   [31:0] update_idx_0_reg_538_pp2_iter3_reg;
reg   [31:0] update_idx_1_be_reg_607;
reg   [12:0] i_3_reg_620;
reg   [0:0] valid_0_reg_632;
wire    ap_CS_fsm_pp4_stage0;
wire    ap_block_state21_pp4_stage0_iter0;
wire    ap_block_state22_pp4_stage0_iter1;
wire    ap_block_state23_pp4_stage0_iter2;
wire    ap_block_state24_pp4_stage0_iter3;
wire    ap_block_state25_pp4_stage0_iter4;
wire    ap_block_pp4_stage0_11001;
reg   [31:0] i_rd_0_reg_644;
reg   [31:0] i_wr_0_reg_689;
reg   [12:0] tmp_7_reg_1191;
reg    ap_block_state1;
wire   [12:0] i_fu_766_p2;
wire    ap_CS_fsm_state4;
wire   [0:0] tmp_17_nbreadreq_fu_290_p3;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state6_pp1_stage0_iter0;
wire    ap_block_state7_pp1_stage0_iter1;
wire    ap_block_pp1_stage0_11001;
wire   [0:0] and_ln189_fu_791_p2;
reg    ap_predicate_op155_read_state9;
reg    ap_block_state9;
wire   [0:0] phase_fu_840_p1;
wire   [0:0] tmp_19_nbreadreq_fu_330_p3;
wire    ap_CS_fsm_pp2_stage0;
reg   [0:0] tmp_19_reg_1255_pp2_iter1_reg;
reg   [0:0] tmp_19_reg_1255_pp2_iter2_reg;
wire   [0:0] and_ln206_fu_852_p2;
reg   [0:0] and_ln206_reg_1259_pp2_iter1_reg;
reg   [0:0] and_ln206_reg_1259_pp2_iter2_reg;
wire   [0:0] and_ln210_fu_873_p2;
reg   [0:0] and_ln210_reg_1263_pp2_iter1_reg;
reg   [0:0] and_ln210_reg_1263_pp2_iter2_reg;
wire   [15:0] pid_fu_883_p1;
reg   [15:0] pid_reg_1267;
reg   [511:0] tmp_val_data_V_1_reg_1272;
reg   [511:0] tmp_val_data_V_1_reg_1272_pp2_iter1_reg;
reg   [511:0] tmp_val_data_V_1_reg_1272_pp2_iter2_reg;
reg   [511:0] tmp_val_data_V_1_reg_1272_pp2_iter3_reg;
wire   [0:0] icmp_ln222_fu_897_p2;
reg   [0:0] icmp_ln222_reg_1277;
wire   [0:0] icmp_ln252_fu_1005_p2;
wire    ap_block_state17_pp3_stage0_iter0;
reg    ap_block_state18_pp3_stage0_iter1;
reg    ap_block_pp3_stage0_11001;
wire   [12:0] i_2_fu_1010_p2;
reg   [12:0] i_2_reg_1301;
reg    ap_enable_reg_pp3_iter0;
wire    ap_CS_fsm_state20;
wire   [0:0] empty_n_fu_1036_p1;
reg   [31:0] elem_val_num_updates_reg_1319;
reg   [7:0] p_addr_2_reg_1325;
wire   [0:0] icmp_ln271_fu_1069_p2;
reg   [0:0] icmp_ln271_reg_1330;
reg   [0:0] icmp_ln271_reg_1330_pp4_iter1_reg;
reg   [0:0] icmp_ln271_reg_1330_pp4_iter2_reg;
reg   [0:0] icmp_ln271_reg_1330_pp4_iter3_reg;
reg   [0:0] empty_n_2_reg_1334;
reg   [0:0] ap_phi_mux_valid_0_phi_fu_636_p4;
reg    ap_enable_reg_pp1_iter0;
wire    ap_CS_fsm_state5;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state6;
reg    ap_enable_reg_pp1_iter1;
reg    ap_enable_reg_pp2_iter0;
reg    ap_block_pp2_stage0_subdone;
reg    ap_enable_reg_pp2_iter1;
reg    ap_enable_reg_pp2_iter2;
reg    ap_condition_pp2_exit_iter1_state11;
reg    ap_enable_reg_pp2_iter3;
wire    ap_CS_fsm_state16;
reg    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state17;
reg    ap_enable_reg_pp4_iter0;
wire    ap_block_pp4_stage0_subdone;
reg    ap_enable_reg_pp4_iter1;
reg    ap_enable_reg_pp4_iter2;
reg    ap_enable_reg_pp4_iter3;
reg    ap_enable_reg_pp4_iter4;
reg   [7:0] empty_68_address0;
reg    empty_68_ce0;
reg    empty_68_we0;
wire   [31:0] empty_68_d0;
wire   [31:0] empty_68_q0;
reg   [7:0] empty_69_address0;
reg    empty_69_ce0;
reg    empty_69_we0;
wire   [31:0] empty_69_q0;
reg   [7:0] empty_69_address1;
reg    empty_69_ce1;
reg    empty_69_we1;
reg   [31:0] empty_69_d1;
reg   [12:0] i_0_reg_461;
wire   [0:0] icmp_ln181_fu_761_p2;
reg   [0:0] ap_phi_mux_empty_72_phi_fu_475_p4;
wire   [0:0] ap_phi_reg_pp1_iter0_empty_72_reg_472;
reg   [0:0] ap_phi_mux_empty_74_phi_fu_485_p4;
reg   [15:0] ap_phi_mux_last_last_pid_0_phi_fu_496_p4;
reg   [15:0] ap_phi_mux_last_last_pid_0_be_phi_fu_585_p4;
reg   [15:0] ap_phi_mux_last_last_pid_phi_fu_508_p4;
reg   [15:0] ap_phi_mux_last_last_pid_be_phi_fu_598_p4;
reg   [0:0] ap_phi_mux_empty_75_phi_fu_519_p4;
wire   [0:0] ap_phi_reg_pp2_iter0_empty_75_reg_516;
reg   [31:0] ap_phi_mux_update_idx_1_phi_fu_530_p4;
reg   [31:0] ap_phi_mux_update_idx_0_phi_fu_541_p4;
wire   [31:0] ap_phi_reg_pp2_iter1_update_idx_0_reg_538;
reg   [15:0] ap_phi_mux_last_last_pid_1_phi_fu_553_p4;
wire   [15:0] ap_phi_reg_pp2_iter1_last_last_pid_1_reg_550;
reg   [15:0] ap_phi_mux_last_pid_1_phi_fu_564_p4;
wire   [15:0] ap_phi_reg_pp2_iter1_last_pid_1_reg_561;
reg   [31:0] ap_phi_mux_last_update_idx_1_phi_fu_574_p4;
wire   [31:0] last_update_idx_fu_947_p2;
wire   [31:0] ap_phi_reg_pp2_iter1_last_update_idx_1_reg_571;
wire   [15:0] ap_phi_reg_pp2_iter1_last_last_pid_0_be_reg_581;
wire   [15:0] ap_phi_reg_pp2_iter1_last_last_pid_be_reg_594;
wire   [31:0] ap_phi_reg_pp2_iter1_update_idx_1_be_reg_607;
reg   [12:0] ap_phi_mux_i_3_phi_fu_624_p4;
reg   [0:0] ap_phi_mux_valid_3_phi_fu_670_p4;
wire    ap_block_pp4_stage0;
reg   [31:0] ap_phi_mux_i_rd_0_phi_fu_648_p4;
reg   [31:0] ap_phi_mux_i_rd_2_phi_fu_681_p4;
reg   [0:0] ap_phi_mux_valid_1_phi_fu_659_p4;
wire   [0:0] ap_phi_reg_pp4_iter0_valid_1_reg_656;
reg   [0:0] ap_phi_reg_pp4_iter1_valid_1_reg_656;
wire   [0:0] and_ln282_fu_1126_p2;
wire   [0:0] ap_phi_reg_pp4_iter1_valid_3_reg_666;
wire   [31:0] select_ln282_fu_1133_p3;
wire   [31:0] ap_phi_reg_pp4_iter1_i_rd_2_reg_677;
reg   [31:0] ap_phi_mux_i_wr_1_phi_fu_704_p4;
wire   [31:0] ap_phi_reg_pp4_iter4_i_wr_1_reg_700;
wire   [0:0] icmp_ln274_fu_1148_p2;
wire   [31:0] select_ln275_fu_1182_p3;
wire   [63:0] zext_ln183_fu_772_p1;
wire  signed [63:0] sext_ln191_fu_809_p1;
wire    ap_block_pp1_stage0;
wire   [63:0] zext_ln224_fu_913_p1;
wire   [63:0] zext_ln238_fu_928_p1;
wire   [63:0] zext_ln227_fu_942_p1;
wire   [0:0] grp_fu_712_p2;
wire   [63:0] zext_ln245_fu_1000_p1;
wire   [63:0] zext_ln256_fu_1016_p1;
wire   [63:0] zext_ln273_fu_1064_p1;
reg   [31:0] update_offset_idx_1_fu_250;
wire   [31:0] update_offset_idx_fu_814_p2;
reg   [511:0] tmp_val_data_V_fu_254;
wire   [511:0] select_ln75_fu_1089_p3;
reg    ap_block_state26;
reg    ap_block_pp2_stage0_01001;
reg    ap_block_pp3_stage0_01001;
wire   [0:0] update_req_q_fifo_V_read_nbread_fu_365_p2_0;
wire   [0:0] updates_read_data_q_fifo_V_read_nbread_fu_371_p2_0;
wire   [512:0] tmp_15_2_fu_1105_p3;
wire    ap_block_pp4_stage0_01001;
wire   [31:0] and_ln13_1_fu_933_p3;
wire   [31:0] and_ln_fu_991_p3;
reg   [31:0] grp_fu_718_p0;
wire   [31:0] grp_fu_718_p2;
wire   [15:0] add_ln13_fu_745_p2;
wire  signed [31:0] sext_ln191_fu_809_p0;
wire  signed [31:0] update_offset_idx_fu_814_p1;
wire   [15:0] peek_pid_fu_858_p1;
wire   [0:0] icmp_ln210_fu_861_p2;
wire   [0:0] icmp_ln210_1_fu_867_p2;
wire   [12:0] lshr_ln2_fu_903_p4;
wire   [12:0] lshr_ln4_fu_918_p4;
wire   [28:0] grp_fu_725_p4;
wire   [12:0] grp_fu_735_p4;
wire   [31:0] update_offset_fu_954_p2;
wire   [28:0] tmp_val_1_fu_960_p4;
wire   [63:0] zext_ln239_fu_970_p1;
wire   [15:0] zext_ln252_fu_1021_p1;
wire   [12:0] lshr_ln_fu_1054_p4;
wire   [511:0] update_v_data_V_fu_1085_p1;
wire   [0:0] xor_ln282_fu_1120_p0;
wire   [0:0] xor_ln282_fu_1120_p2;
wire   [0:0] select_ln282_fu_1133_p0;
wire   [31:0] i_rd_fu_1114_p2;
wire   [31:0] read_addr_fu_1142_p2;
wire   [28:0] tmp_val_fu_1153_p4;
wire   [63:0] zext_ln275_fu_1163_p1;
wire   [0:0] select_ln275_fu_1182_p0;
wire   [31:0] i_wr_fu_1176_p2;
reg   [15:0] ap_NS_fsm;
reg    ap_block_pp1;
reg    ap_block_pp2;
reg    ap_block_pp3;
reg    ap_block_pp4;
reg    ap_predicate_op198_load_state10;
reg    ap_enable_operation_198;
reg    ap_enable_state10_pp2_iter0_stage0;
reg    ap_predicate_op213_load_state11;
reg    ap_enable_operation_213;
reg    ap_enable_state11_pp2_iter1_stage0;
reg    ap_predicate_op222_store_state11;
reg    ap_enable_operation_222;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
reg    ap_idle_pp4;
wire    ap_enable_pp4;
reg    ap_condition_556;
reg    ap_condition_603;
reg    ap_condition_558;
reg    ap_condition_561;
reg    ap_condition_527;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter4 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp4_iter0 = 1'b0;
#0 ap_enable_reg_pp4_iter1 = 1'b0;
#0 ap_enable_reg_pp4_iter2 = 1'b0;
#0 ap_enable_reg_pp4_iter3 = 1'b0;
#0 ap_enable_reg_pp4_iter4 = 1'b0;
end

UpdateHandler_UpdateHandler_empty_68 #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
empty_68_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(empty_68_address0),
    .ce0(empty_68_ce0),
    .we0(empty_68_we0),
    .d0(empty_68_d0),
    .q0(empty_68_q0)
);

UpdateHandler_UpdateHandler_empty_69 #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
empty_69_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(empty_69_address0),
    .ce0(empty_69_ce0),
    .we0(empty_69_we0),
    .d0(32'd0),
    .q0(empty_69_q0),
    .address1(empty_69_address1),
    .ce1(empty_69_ce1),
    .we1(empty_69_we1),
    .d1(empty_69_d1)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state6) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state6))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state6);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'd1 == and_ln206_fu_852_p2))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((~(((ap_predicate_op155_read_state9 == 1'b1) & (update_phase_q_fifo_V_empty_n == 1'b0)) | ((update_phase_q_fifo_V_empty_n == 1'b0) & (1'd1 == and_ln197_fu_834_p2))) & (grp_nbreadreq_fu_316_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state9) & (phase_fu_840_p1 == 1'd0) & (1'd0 == and_ln197_fu_834_p2))) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter1_state11)) begin
                ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter0;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
        end else if ((~(((ap_predicate_op155_read_state9 == 1'b1) & (update_phase_q_fifo_V_empty_n == 1'b0)) | ((update_phase_q_fifo_V_empty_n == 1'b0) & (1'd1 == and_ln197_fu_834_p2))) & (grp_nbreadreq_fu_316_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state9) & (phase_fu_840_p1 == 1'd0) & (1'd0 == and_ln197_fu_834_p2))) begin
            ap_enable_reg_pp2_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter0_state17) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state16)) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter0_state17))) begin
            ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state17);
        end else if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end else if ((1'b1 == ap_CS_fsm_state16)) begin
            ap_enable_reg_pp3_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp4_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp4_stage0_subdone) & (1'b1 == ap_CS_fsm_pp4_stage0) & (icmp_ln271_fu_1069_p2 == 1'd0))) begin
            ap_enable_reg_pp4_iter0 <= 1'b0;
        end else if (((grp_nbreadreq_fu_316_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state20) & (empty_n_fu_1036_p1 == 1'd1))) begin
            ap_enable_reg_pp4_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp4_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp4_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter2 <= ap_enable_reg_pp4_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp4_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter3 <= ap_enable_reg_pp4_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp4_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter4 <= ap_enable_reg_pp4_iter3;
        end else if (((grp_nbreadreq_fu_316_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state20) & (empty_n_fu_1036_p1 == 1'd1))) begin
            ap_enable_reg_pp4_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_603)) begin
        if (((ap_phi_mux_valid_0_phi_fu_636_p4 == 1'd1) & (icmp_ln271_fu_1069_p2 == 1'd1))) begin
            ap_phi_reg_pp4_iter1_valid_1_reg_656 <= ap_phi_mux_valid_0_phi_fu_636_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp4_iter1_valid_1_reg_656 <= ap_phi_reg_pp4_iter0_valid_1_reg_656;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln181_fu_761_p2 == 1'd0))) begin
        i_0_reg_461 <= i_fu_766_p2;
    end else if (((update_out_q_fifo_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_0_reg_461 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln252_reg_1297 == 1'd0))) begin
        i_3_reg_620 <= i_2_reg_1301;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        i_3_reg_620 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (icmp_ln271_reg_1330 == 1'd1))) begin
        i_rd_0_reg_644 <= ap_phi_mux_i_rd_2_phi_fu_681_p4;
    end else if (((grp_nbreadreq_fu_316_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state20) & (empty_n_fu_1036_p1 == 1'd1))) begin
        i_rd_0_reg_644 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter4 == 1'b1) & (icmp_ln271_reg_1330_pp4_iter3_reg == 1'd1))) begin
        i_wr_0_reg_689 <= ap_phi_mux_i_wr_1_phi_fu_704_p4;
    end else if (((grp_nbreadreq_fu_316_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state20) & (empty_n_fu_1036_p1 == 1'd1))) begin
        i_wr_0_reg_689 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'd0 == and_ln206_reg_1259))) begin
        last_last_pid_0_reg_492 <= ap_phi_mux_last_last_pid_0_be_phi_fu_585_p4;
    end else if ((~(((ap_predicate_op155_read_state9 == 1'b1) & (update_phase_q_fifo_V_empty_n == 1'b0)) | ((update_phase_q_fifo_V_empty_n == 1'b0) & (1'd1 == and_ln197_fu_834_p2))) & (grp_nbreadreq_fu_316_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state9) & (phase_fu_840_p1 == 1'd0) & (1'd0 == and_ln197_fu_834_p2))) begin
        last_last_pid_0_reg_492 <= 16'd65535;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'd0 == and_ln206_reg_1259))) begin
        last_last_pid_reg_504 <= ap_phi_mux_last_last_pid_be_phi_fu_598_p4;
    end else if ((~(((ap_predicate_op155_read_state9 == 1'b1) & (update_phase_q_fifo_V_empty_n == 1'b0)) | ((update_phase_q_fifo_V_empty_n == 1'b0) & (1'd1 == and_ln197_fu_834_p2))) & (grp_nbreadreq_fu_316_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state9) & (phase_fu_840_p1 == 1'd0) & (1'd0 == and_ln197_fu_834_p2))) begin
        last_last_pid_reg_504 <= 16'd65535;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_527)) begin
        if ((1'b1 == ap_condition_561)) begin
            update_idx_0_reg_538 <= ap_phi_mux_update_idx_1_phi_fu_530_p4;
        end else if ((1'b1 == ap_condition_558)) begin
            update_idx_0_reg_538 <= empty_69_q0;
        end else if ((1'b1 == 1'b1)) begin
            update_idx_0_reg_538 <= ap_phi_reg_pp2_iter1_update_idx_0_reg_538;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_527)) begin
        if (((1'd0 == and_ln206_reg_1259) & (tmp_19_reg_1255 == 1'd0))) begin
            update_idx_1_be_reg_607 <= ap_phi_mux_update_idx_1_phi_fu_530_p4;
        end else if (((1'd0 == and_ln206_reg_1259) & (tmp_19_reg_1255 == 1'd1))) begin
            update_idx_1_be_reg_607 <= ap_phi_mux_last_update_idx_1_phi_fu_574_p4;
        end else if ((1'b1 == 1'b1)) begin
            update_idx_1_be_reg_607 <= ap_phi_reg_pp2_iter1_update_idx_1_be_reg_607;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'd0 == and_ln206_reg_1259_pp2_iter1_reg))) begin
        update_idx_1_reg_526 <= update_idx_1_be_reg_607;
    end else if ((~(((ap_predicate_op155_read_state9 == 1'b1) & (update_phase_q_fifo_V_empty_n == 1'b0)) | ((update_phase_q_fifo_V_empty_n == 1'b0) & (1'd1 == and_ln197_fu_834_p2))) & (grp_nbreadreq_fu_316_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state9) & (phase_fu_840_p1 == 1'd0) & (1'd0 == and_ln197_fu_834_p2))) begin
        update_idx_1_reg_526 <= 32'd4294967295;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'd0 == and_ln189_fu_791_p2) & (tmp_17_nbreadreq_fu_290_p3 == 1'd1))) begin
        update_offset_idx_1_fu_250 <= update_offset_idx_fu_814_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        update_offset_idx_1_fu_250 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (icmp_ln271_reg_1330 == 1'd1))) begin
        valid_0_reg_632 <= ap_phi_mux_valid_3_phi_fu_670_p4;
    end else if (((grp_nbreadreq_fu_316_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state20) & (empty_n_fu_1036_p1 == 1'd1))) begin
        valid_0_reg_632 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        and_ln206_reg_1259 <= and_ln206_fu_852_p2;
        and_ln206_reg_1259_pp2_iter1_reg <= and_ln206_reg_1259;
        and_ln210_reg_1263_pp2_iter1_reg <= and_ln210_reg_1263;
        tmp_19_reg_1255 <= tmp_19_nbreadreq_fu_330_p3;
        tmp_19_reg_1255_pp2_iter1_reg <= tmp_19_reg_1255;
        tmp_val_data_V_1_reg_1272_pp2_iter1_reg <= tmp_val_data_V_1_reg_1272;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp2_stage0_11001)) begin
        and_ln206_reg_1259_pp2_iter2_reg <= and_ln206_reg_1259_pp2_iter1_reg;
        and_ln206_reg_1259_pp2_iter3_reg <= and_ln206_reg_1259_pp2_iter2_reg;
        and_ln210_reg_1263_pp2_iter2_reg <= and_ln210_reg_1263_pp2_iter1_reg;
        and_ln210_reg_1263_pp2_iter3_reg <= and_ln210_reg_1263_pp2_iter2_reg;
        tmp_19_reg_1255_pp2_iter2_reg <= tmp_19_reg_1255_pp2_iter1_reg;
        tmp_19_reg_1255_pp2_iter3_reg <= tmp_19_reg_1255_pp2_iter2_reg;
        tmp_val_data_V_1_reg_1272_pp2_iter2_reg <= tmp_val_data_V_1_reg_1272_pp2_iter1_reg;
        tmp_val_data_V_1_reg_1272_pp2_iter3_reg <= tmp_val_data_V_1_reg_1272_pp2_iter2_reg;
        update_idx_0_reg_538_pp2_iter2_reg <= update_idx_0_reg_538;
        update_idx_0_reg_538_pp2_iter3_reg <= update_idx_0_reg_538_pp2_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'd0 == and_ln206_fu_852_p2) & (tmp_19_nbreadreq_fu_330_p3 == 1'd1))) begin
        and_ln210_reg_1263 <= and_ln210_fu_873_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_316_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        elem_val_num_updates_reg_1319 <= {{update_req_q_fifo_V_dout[48:17]}};
        empty_n_reg_1315 <= update_req_q_fifo_V_read_nbread_fu_365_p2_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_phi_mux_valid_0_phi_fu_636_p4 == 1'd0) & (icmp_ln271_fu_1069_p2 == 1'd1))) begin
        empty_n_2_reg_1334 <= updates_read_data_q_fifo_V_read_nbread_fu_371_p2_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        i_2_reg_1301 <= i_2_fu_1010_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'd0 == and_ln210_fu_873_p2) & (1'd0 == and_ln206_fu_852_p2) & (tmp_19_nbreadreq_fu_330_p3 == 1'd1))) begin
        icmp_ln222_reg_1277 <= icmp_ln222_fu_897_p2;
        pid_reg_1267 <= pid_fu_883_p1;
        tmp_val_data_V_1_reg_1272 <= {{update_in_q_fifo_V_dout[527:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        icmp_ln252_reg_1297 <= icmp_ln252_fu_1005_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        icmp_ln271_reg_1330 <= icmp_ln271_fu_1069_p2;
        icmp_ln271_reg_1330_pp4_iter1_reg <= icmp_ln271_reg_1330;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp4_stage0_11001)) begin
        icmp_ln271_reg_1330_pp4_iter2_reg <= icmp_ln271_reg_1330_pp4_iter1_reg;
        icmp_ln271_reg_1330_pp4_iter3_reg <= icmp_ln271_reg_1330_pp4_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_316_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state20) & (empty_n_fu_1036_p1 == 1'd1))) begin
        p_addr_2_reg_1325 <= zext_ln273_fu_1064_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((update_phase_q_fifo_V_empty_n == 1'b0) | (update_config_q_fifo_V_empty_n == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_7_reg_1191 <= {{add_ln13_fu_745_p2[15:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_phi_mux_valid_0_phi_fu_636_p4 == 1'd0) & (icmp_ln271_fu_1069_p2 == 1'd1))) begin
        tmp_val_data_V_fu_254 <= select_ln75_fu_1089_p3;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln189_fu_791_p2)) begin
        ap_condition_pp1_exit_iter0_state6 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state6 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_condition_pp2_exit_iter1_state11 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter1_state11 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln252_fu_1005_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state17 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state17 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((ap_predicate_op155_read_state9 == 1'b1) & (update_phase_q_fifo_V_empty_n == 1'b0)) | ((update_phase_q_fifo_V_empty_n == 1'b0) & (1'd1 == and_ln197_fu_834_p2))) & (1'b1 == ap_CS_fsm_state9) & (1'd1 == and_ln197_fu_834_p2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter4 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter4 == 1'b0) & (ap_enable_reg_pp4_iter3 == 1'b0) & (ap_enable_reg_pp4_iter2 == 1'b0) & (ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b0))) begin
        ap_idle_pp4 = 1'b1;
    end else begin
        ap_idle_pp4 = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_17_nbreadreq_fu_290_p3 == 1'd0)) begin
        ap_phi_mux_empty_72_phi_fu_475_p4 = 1'd0;
    end else if ((tmp_17_nbreadreq_fu_290_p3 == 1'd1)) begin
        ap_phi_mux_empty_72_phi_fu_475_p4 = update_config_q_peek_val[32'd32];
    end else begin
        ap_phi_mux_empty_72_phi_fu_475_p4 = ap_phi_reg_pp1_iter0_empty_72_reg_472;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        if ((grp_nbreadreq_fu_316_p3 == 1'd0)) begin
            ap_phi_mux_empty_74_phi_fu_485_p4 = 1'd0;
        end else if ((grp_nbreadreq_fu_316_p3 == 1'd1)) begin
            ap_phi_mux_empty_74_phi_fu_485_p4 = update_phase_q_peek_val[32'd1];
        end else begin
            ap_phi_mux_empty_74_phi_fu_485_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_empty_74_phi_fu_485_p4 = 'bx;
    end
end

always @ (*) begin
    if ((tmp_19_nbreadreq_fu_330_p3 == 1'd0)) begin
        ap_phi_mux_empty_75_phi_fu_519_p4 = 1'd0;
    end else if ((tmp_19_nbreadreq_fu_330_p3 == 1'd1)) begin
        ap_phi_mux_empty_75_phi_fu_519_p4 = update_in_q_peek_val[32'd528];
    end else begin
        ap_phi_mux_empty_75_phi_fu_519_p4 = ap_phi_reg_pp2_iter0_empty_75_reg_516;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln252_reg_1297 == 1'd0))) begin
        ap_phi_mux_i_3_phi_fu_624_p4 = i_2_reg_1301;
    end else begin
        ap_phi_mux_i_3_phi_fu_624_p4 = i_3_reg_620;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (icmp_ln271_reg_1330 == 1'd1))) begin
        ap_phi_mux_i_rd_0_phi_fu_648_p4 = ap_phi_mux_i_rd_2_phi_fu_681_p4;
    end else begin
        ap_phi_mux_i_rd_0_phi_fu_648_p4 = i_rd_0_reg_644;
    end
end

always @ (*) begin
    if (((empty_n_2_reg_1334 == 1'd0) & (valid_0_reg_632 == 1'd0) & (icmp_ln271_reg_1330 == 1'd1))) begin
        ap_phi_mux_i_rd_2_phi_fu_681_p4 = i_rd_0_reg_644;
    end else if ((((icmp_ln271_reg_1330 == 1'd1) & (valid_0_reg_632 == 1'd1)) | ((empty_n_2_reg_1334 == 1'd1) & (icmp_ln271_reg_1330 == 1'd1)))) begin
        ap_phi_mux_i_rd_2_phi_fu_681_p4 = select_ln282_fu_1133_p3;
    end else begin
        ap_phi_mux_i_rd_2_phi_fu_681_p4 = ap_phi_reg_pp4_iter1_i_rd_2_reg_677;
    end
end

always @ (*) begin
    if ((icmp_ln271_reg_1330_pp4_iter3_reg == 1'd1)) begin
        if ((icmp_ln274_fu_1148_p2 == 1'd1)) begin
            ap_phi_mux_i_wr_1_phi_fu_704_p4 = select_ln275_fu_1182_p3;
        end else if ((icmp_ln274_fu_1148_p2 == 1'd0)) begin
            ap_phi_mux_i_wr_1_phi_fu_704_p4 = i_wr_0_reg_689;
        end else begin
            ap_phi_mux_i_wr_1_phi_fu_704_p4 = ap_phi_reg_pp4_iter4_i_wr_1_reg_700;
        end
    end else begin
        ap_phi_mux_i_wr_1_phi_fu_704_p4 = ap_phi_reg_pp4_iter4_i_wr_1_reg_700;
    end
end

always @ (*) begin
    if ((1'd0 == and_ln206_reg_1259)) begin
        if ((tmp_19_reg_1255 == 1'd0)) begin
            ap_phi_mux_last_last_pid_0_be_phi_fu_585_p4 = last_last_pid_0_reg_492;
        end else if ((tmp_19_reg_1255 == 1'd1)) begin
            ap_phi_mux_last_last_pid_0_be_phi_fu_585_p4 = ap_phi_mux_last_last_pid_1_phi_fu_553_p4;
        end else begin
            ap_phi_mux_last_last_pid_0_be_phi_fu_585_p4 = ap_phi_reg_pp2_iter1_last_last_pid_0_be_reg_581;
        end
    end else begin
        ap_phi_mux_last_last_pid_0_be_phi_fu_585_p4 = ap_phi_reg_pp2_iter1_last_last_pid_0_be_reg_581;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0) & (1'd0 == and_ln206_reg_1259))) begin
        ap_phi_mux_last_last_pid_0_phi_fu_496_p4 = ap_phi_mux_last_last_pid_0_be_phi_fu_585_p4;
    end else begin
        ap_phi_mux_last_last_pid_0_phi_fu_496_p4 = last_last_pid_0_reg_492;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln206_reg_1259) & (tmp_19_reg_1255 == 1'd1))) begin
        if ((1'd1 == and_ln210_reg_1263)) begin
            ap_phi_mux_last_last_pid_1_phi_fu_553_p4 = 16'd65535;
        end else if ((1'd0 == and_ln210_reg_1263)) begin
            ap_phi_mux_last_last_pid_1_phi_fu_553_p4 = last_last_pid_reg_504;
        end else begin
            ap_phi_mux_last_last_pid_1_phi_fu_553_p4 = ap_phi_reg_pp2_iter1_last_last_pid_1_reg_550;
        end
    end else begin
        ap_phi_mux_last_last_pid_1_phi_fu_553_p4 = ap_phi_reg_pp2_iter1_last_last_pid_1_reg_550;
    end
end

always @ (*) begin
    if ((1'd0 == and_ln206_reg_1259)) begin
        if ((tmp_19_reg_1255 == 1'd0)) begin
            ap_phi_mux_last_last_pid_be_phi_fu_598_p4 = last_last_pid_reg_504;
        end else if ((tmp_19_reg_1255 == 1'd1)) begin
            ap_phi_mux_last_last_pid_be_phi_fu_598_p4 = ap_phi_mux_last_pid_1_phi_fu_564_p4;
        end else begin
            ap_phi_mux_last_last_pid_be_phi_fu_598_p4 = ap_phi_reg_pp2_iter1_last_last_pid_be_reg_594;
        end
    end else begin
        ap_phi_mux_last_last_pid_be_phi_fu_598_p4 = ap_phi_reg_pp2_iter1_last_last_pid_be_reg_594;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0) & (1'd0 == and_ln206_reg_1259))) begin
        ap_phi_mux_last_last_pid_phi_fu_508_p4 = ap_phi_mux_last_last_pid_be_phi_fu_598_p4;
    end else begin
        ap_phi_mux_last_last_pid_phi_fu_508_p4 = last_last_pid_reg_504;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln206_reg_1259) & (tmp_19_reg_1255 == 1'd1))) begin
        if ((1'd1 == and_ln210_reg_1263)) begin
            ap_phi_mux_last_pid_1_phi_fu_564_p4 = last_last_pid_reg_504;
        end else if ((1'd0 == and_ln210_reg_1263)) begin
            ap_phi_mux_last_pid_1_phi_fu_564_p4 = pid_reg_1267;
        end else begin
            ap_phi_mux_last_pid_1_phi_fu_564_p4 = ap_phi_reg_pp2_iter1_last_pid_1_reg_561;
        end
    end else begin
        ap_phi_mux_last_pid_1_phi_fu_564_p4 = ap_phi_reg_pp2_iter1_last_pid_1_reg_561;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln206_reg_1259) & (tmp_19_reg_1255 == 1'd1))) begin
        if ((1'd1 == and_ln210_reg_1263)) begin
            ap_phi_mux_last_update_idx_1_phi_fu_574_p4 = ap_phi_mux_update_idx_1_phi_fu_530_p4;
        end else if ((1'd0 == and_ln210_reg_1263)) begin
            ap_phi_mux_last_update_idx_1_phi_fu_574_p4 = last_update_idx_fu_947_p2;
        end else begin
            ap_phi_mux_last_update_idx_1_phi_fu_574_p4 = ap_phi_reg_pp2_iter1_last_update_idx_1_reg_571;
        end
    end else begin
        ap_phi_mux_last_update_idx_1_phi_fu_574_p4 = ap_phi_reg_pp2_iter1_last_update_idx_1_reg_571;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_556)) begin
        if ((icmp_ln222_reg_1277 == 1'd1)) begin
            ap_phi_mux_update_idx_0_phi_fu_541_p4 = ap_phi_mux_update_idx_1_phi_fu_530_p4;
        end else if ((icmp_ln222_reg_1277 == 1'd0)) begin
            ap_phi_mux_update_idx_0_phi_fu_541_p4 = empty_69_q0;
        end else begin
            ap_phi_mux_update_idx_0_phi_fu_541_p4 = ap_phi_reg_pp2_iter1_update_idx_0_reg_538;
        end
    end else begin
        ap_phi_mux_update_idx_0_phi_fu_541_p4 = ap_phi_reg_pp2_iter1_update_idx_0_reg_538;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'd0 == and_ln206_reg_1259_pp2_iter1_reg))) begin
        ap_phi_mux_update_idx_1_phi_fu_530_p4 = update_idx_1_be_reg_607;
    end else begin
        ap_phi_mux_update_idx_1_phi_fu_530_p4 = update_idx_1_reg_526;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (icmp_ln271_reg_1330 == 1'd1))) begin
        ap_phi_mux_valid_0_phi_fu_636_p4 = ap_phi_mux_valid_3_phi_fu_670_p4;
    end else begin
        ap_phi_mux_valid_0_phi_fu_636_p4 = valid_0_reg_632;
    end
end

always @ (*) begin
    if (((valid_0_reg_632 == 1'd0) & (empty_n_2_reg_1334 == 1'd1) & (icmp_ln271_reg_1330 == 1'd1))) begin
        ap_phi_mux_valid_1_phi_fu_659_p4 = empty_n_2_reg_1334;
    end else begin
        ap_phi_mux_valid_1_phi_fu_659_p4 = ap_phi_reg_pp4_iter1_valid_1_reg_656;
    end
end

always @ (*) begin
    if (((empty_n_2_reg_1334 == 1'd0) & (valid_0_reg_632 == 1'd0) & (icmp_ln271_reg_1330 == 1'd1))) begin
        ap_phi_mux_valid_3_phi_fu_670_p4 = empty_n_2_reg_1334;
    end else if ((((icmp_ln271_reg_1330 == 1'd1) & (valid_0_reg_632 == 1'd1)) | ((empty_n_2_reg_1334 == 1'd1) & (icmp_ln271_reg_1330 == 1'd1)))) begin
        ap_phi_mux_valid_3_phi_fu_670_p4 = and_ln282_fu_1126_p2;
    end else begin
        ap_phi_mux_valid_3_phi_fu_670_p4 = ap_phi_reg_pp4_iter1_valid_3_reg_666;
    end
end

always @ (*) begin
    if ((~(((ap_predicate_op155_read_state9 == 1'b1) & (update_phase_q_fifo_V_empty_n == 1'b0)) | ((update_phase_q_fifo_V_empty_n == 1'b0) & (1'd1 == and_ln197_fu_834_p2))) & (1'b1 == ap_CS_fsm_state9) & (1'd1 == and_ln197_fu_834_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        empty_68_address0 = p_addr_2_reg_1325;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        empty_68_address0 = zext_ln238_fu_928_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        empty_68_address0 = sext_ln191_fu_809_p1;
    end else begin
        empty_68_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter3 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter4 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
        empty_68_ce0 = 1'b1;
    end else begin
        empty_68_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'd0 == and_ln189_fu_791_p2) & (tmp_17_nbreadreq_fu_290_p3 == 1'd1))) begin
        empty_68_we0 = 1'b1;
    end else begin
        empty_68_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln252_fu_1005_p2 == 1'd0))) begin
        empty_69_address0 = zext_ln256_fu_1016_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        empty_69_address0 = zext_ln224_fu_913_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        empty_69_address0 = zext_ln183_fu_772_p1;
    end else begin
        empty_69_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        empty_69_address1 = zext_ln245_fu_1000_p1;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        empty_69_address1 = zext_ln227_fu_942_p1;
    end else begin
        empty_69_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln252_fu_1005_p2 == 1'd0)))) begin
        empty_69_ce0 = 1'b1;
    end else begin
        empty_69_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((update_in_q_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state15)))) begin
        empty_69_ce1 = 1'b1;
    end else begin
        empty_69_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        empty_69_d1 = and_ln_fu_991_p3;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        empty_69_d1 = and_ln13_1_fu_933_p3;
    end else begin
        empty_69_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & (icmp_ln181_fu_761_p2 == 1'd0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln252_fu_1005_p2 == 1'd0)))) begin
        empty_69_we0 = 1'b1;
    end else begin
        empty_69_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (grp_fu_712_p2 == 1'd0) & (icmp_ln222_reg_1277 == 1'd0) & (1'd0 == and_ln210_reg_1263) & (1'd0 == and_ln206_reg_1259) & (tmp_19_reg_1255 == 1'd1)) | ((update_in_q_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state15) & (grp_fu_712_p2 == 1'd0)))) begin
        empty_69_we1 = 1'b1;
    end else begin
        empty_69_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_718_p0 = update_idx_1_reg_526;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        grp_fu_718_p0 = ap_phi_mux_update_idx_1_phi_fu_530_p4;
    end else begin
        grp_fu_718_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0) & (icmp_ln252_reg_1297 == 1'd0))) begin
        num_updates_out_q_fifo_V_blk_n = num_updates_out_q_fifo_V_full_n;
    end else begin
        num_updates_out_q_fifo_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln252_reg_1297 == 1'd0))) begin
        num_updates_out_q_fifo_V_write = 1'b1;
    end else begin
        num_updates_out_q_fifo_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        update_config_q_fifo_V_blk_n = update_config_q_fifo_V_empty_n;
    end else begin
        update_config_q_fifo_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((update_config_q_fifo_V_empty_n == 1'b1) & (((update_config_q_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | (~((update_phase_q_fifo_V_empty_n == 1'b0) | (update_config_q_fifo_V_empty_n == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'd0 == and_ln189_fu_791_p2) & (tmp_17_nbreadreq_fu_290_p3 == 1'd1))))) begin
        update_config_q_fifo_V_read = 1'b1;
    end else begin
        update_config_q_fifo_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state2))) begin
        update_in_q_fifo_V_blk_n = update_in_q_fifo_V_empty_n;
    end else begin
        update_in_q_fifo_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((update_in_q_fifo_V_empty_n == 1'b1) & (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'd0 == and_ln210_fu_873_p2) & (1'd0 == and_ln206_fu_852_p2) & (tmp_19_nbreadreq_fu_330_p3 == 1'd1)) | ((update_in_q_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((update_in_q_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))))) begin
        update_in_q_fifo_V_read = 1'b1;
    end else begin
        update_in_q_fifo_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state26) & (empty_n_reg_1315 == 1'd1)))) begin
        update_out_q_fifo_V_blk_n = update_out_q_fifo_V_full_n;
    end else begin
        update_out_q_fifo_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_01001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (((icmp_ln271_reg_1330 == 1'd1) & (valid_0_reg_632 == 1'd1)) | ((empty_n_2_reg_1334 == 1'd1) & (icmp_ln271_reg_1330 == 1'd1))))) begin
        update_out_q_fifo_V_din = tmp_15_2_fu_1105_p3;
    end else if (((~((update_out_q_fifo_V_full_n == 1'b0) & (empty_n_reg_1315 == 1'd1)) & (1'b1 == ap_CS_fsm_state26) & (empty_n_reg_1315 == 1'd1)) | ((update_out_q_fifo_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state3)))) begin
        update_out_q_fifo_V_din = 513'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084096;
    end else begin
        update_out_q_fifo_V_din = 'bx;
    end
end

always @ (*) begin
    if (((update_out_q_fifo_V_full_n == 1'b1) & (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (((icmp_ln271_reg_1330 == 1'd1) & (valid_0_reg_632 == 1'd1)) | ((empty_n_2_reg_1334 == 1'd1) & (icmp_ln271_reg_1330 == 1'd1)))) | (~((update_out_q_fifo_V_full_n == 1'b0) & (empty_n_reg_1315 == 1'd1)) & (1'b1 == ap_CS_fsm_state26) & (empty_n_reg_1315 == 1'd1)) | ((update_out_q_fifo_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))))) begin
        update_out_q_fifo_V_write = 1'b1;
    end else begin
        update_out_q_fifo_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (1'd1 == and_ln197_fu_834_p2)) | ((grp_nbreadreq_fu_316_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state9) & (1'd0 == and_ln197_fu_834_p2)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        update_phase_q_fifo_V_blk_n = update_phase_q_fifo_V_empty_n;
    end else begin
        update_phase_q_fifo_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~(((ap_predicate_op155_read_state9 == 1'b1) & (update_phase_q_fifo_V_empty_n == 1'b0)) | ((update_phase_q_fifo_V_empty_n == 1'b0) & (1'd1 == and_ln197_fu_834_p2))) & (ap_predicate_op155_read_state9 == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | (~(((ap_predicate_op155_read_state9 == 1'b1) & (update_phase_q_fifo_V_empty_n == 1'b0)) | ((update_phase_q_fifo_V_empty_n == 1'b0) & (1'd1 == and_ln197_fu_834_p2))) & (1'b1 == ap_CS_fsm_state9) & (1'd1 == and_ln197_fu_834_p2)) | (~((update_phase_q_fifo_V_empty_n == 1'b0) | (update_config_q_fifo_V_empty_n == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        update_phase_q_fifo_V_read = 1'b1;
    end else begin
        update_phase_q_fifo_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_316_p3 == 1'd0) & (update_req_q_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        update_req_q_fifo_V_read = 1'b1;
    end else begin
        update_req_q_fifo_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (updates_read_addr_q_fifo_V_full_n == 1'b1) & (ap_enable_reg_pp4_iter4 == 1'b1) & (icmp_ln274_fu_1148_p2 == 1'd1) & (icmp_ln271_reg_1330_pp4_iter3_reg == 1'd1))) begin
        updates_read_addr_q_fifo_V_write = 1'b1;
    end else begin
        updates_read_addr_q_fifo_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (updates_read_data_q_fifo_V_empty_n == 1'b1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_phi_mux_valid_0_phi_fu_636_p4 == 1'd0) & (icmp_ln271_fu_1069_p2 == 1'd1))) begin
        updates_read_data_q_fifo_V_read = 1'b1;
    end else begin
        updates_read_data_q_fifo_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter4 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'd0 == and_ln210_reg_1263_pp2_iter3_reg) & (1'd0 == and_ln206_reg_1259_pp2_iter3_reg) & (tmp_19_reg_1255_pp2_iter3_reg == 1'd1))) begin
        updates_write_addr_q_fifo_V_blk_n = updates_write_addr_q_fifo_V_full_n;
    end else begin
        updates_write_addr_q_fifo_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op248_write_state14 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        updates_write_addr_q_fifo_V_write = 1'b1;
    end else begin
        updates_write_addr_q_fifo_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter4 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'd0 == and_ln210_reg_1263_pp2_iter3_reg) & (1'd0 == and_ln206_reg_1259_pp2_iter3_reg) & (tmp_19_reg_1255_pp2_iter3_reg == 1'd1))) begin
        updates_write_data_q_fifo_V_blk_n = updates_write_data_q_fifo_V_full_n;
    end else begin
        updates_write_data_q_fifo_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op253_write_state14 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        updates_write_data_q_fifo_V_write = 1'b1;
    end else begin
        updates_write_data_q_fifo_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((update_phase_q_fifo_V_empty_n == 1'b0) | (update_config_q_fifo_V_empty_n == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((update_in_q_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((update_out_q_fifo_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln181_fu_761_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'd1 == and_ln189_fu_791_p2))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'd1 == and_ln189_fu_791_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((update_config_q_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if ((~(((ap_predicate_op155_read_state9 == 1'b1) & (update_phase_q_fifo_V_empty_n == 1'b0)) | ((update_phase_q_fifo_V_empty_n == 1'b0) & (1'd1 == and_ln197_fu_834_p2))) & (1'b1 == ap_CS_fsm_state9) & (1'd1 == and_ln197_fu_834_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~(((ap_predicate_op155_read_state9 == 1'b1) & (update_phase_q_fifo_V_empty_n == 1'b0)) | ((update_phase_q_fifo_V_empty_n == 1'b0) & (1'd1 == and_ln197_fu_834_p2))) & (grp_nbreadreq_fu_316_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state9) & (1'd0 == and_ln197_fu_834_p2) & (phase_fu_840_p1 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else if ((~(((ap_predicate_op155_read_state9 == 1'b1) & (update_phase_q_fifo_V_empty_n == 1'b0)) | ((update_phase_q_fifo_V_empty_n == 1'b0) & (1'd1 == and_ln197_fu_834_p2))) & (grp_nbreadreq_fu_316_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state9) & (phase_fu_840_p1 == 1'd0) & (1'd0 == and_ln197_fu_834_p2))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((~(((ap_predicate_op155_read_state9 == 1'b1) & (update_phase_q_fifo_V_empty_n == 1'b0)) | ((update_phase_q_fifo_V_empty_n == 1'b0) & (1'd1 == and_ln197_fu_834_p2))) & (grp_nbreadreq_fu_316_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state9) & (1'd0 == and_ln197_fu_834_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((ap_enable_reg_pp2_iter2 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) & ~((ap_enable_reg_pp2_iter3 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((ap_enable_reg_pp2_iter2 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ap_enable_reg_pp2_iter3 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter4 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((update_in_q_fifo_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if (~((1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln252_fu_1005_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if (((1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln252_fu_1005_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state20 : begin
            if (((grp_nbreadreq_fu_316_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else if (((grp_nbreadreq_fu_316_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state20) & (empty_n_fu_1036_p1 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_pp4_stage0 : begin
            if (~((ap_enable_reg_pp4_iter3 == 1'b0) & (1'b0 == ap_block_pp4_stage0_subdone) & (ap_enable_reg_pp4_iter4 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else if (((ap_enable_reg_pp4_iter3 == 1'b0) & (1'b0 == ap_block_pp4_stage0_subdone) & (ap_enable_reg_pp4_iter4 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end
        end
        ap_ST_fsm_state26 : begin
            if ((~((update_out_q_fifo_V_full_n == 1'b0) & (empty_n_reg_1315 == 1'd1)) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln13_fu_745_p2 = (num_partitions + 16'd7);

assign and_ln13_1_fu_933_p3 = {{grp_fu_725_p4}, {3'd0}};

assign and_ln189_fu_791_p2 = (tmp_17_nbreadreq_fu_290_p3 & ap_phi_mux_empty_72_phi_fu_475_p4);

assign and_ln197_fu_834_p2 = (grp_nbreadreq_fu_316_p3 & ap_phi_mux_empty_74_phi_fu_485_p4);

assign and_ln206_fu_852_p2 = (tmp_19_nbreadreq_fu_330_p3 & ap_phi_mux_empty_75_phi_fu_519_p4);

assign and_ln210_fu_873_p2 = (icmp_ln210_fu_861_p2 & icmp_ln210_1_fu_867_p2);

assign and_ln282_fu_1126_p2 = (xor_ln282_fu_1120_p2 & ap_phi_mux_valid_1_phi_fu_659_p4);

assign and_ln_fu_991_p3 = {{grp_fu_725_p4}, {3'd0}};

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp4_stage0 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd7];

always @ (*) begin
    ap_block_pp1 = ((ap_ST_fsm_pp1_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp1_stage0_subdone));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2 = ((1'b1 == ap_block_pp2_stage0_subdone) & (ap_ST_fsm_pp2_stage0 == ap_CS_fsm));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_01001 = ((ap_enable_reg_pp2_iter4 == 1'b1) & (((ap_predicate_op253_write_state14 == 1'b1) & (updates_write_data_q_fifo_V_full_n == 1'b0)) | ((ap_predicate_op248_write_state14 == 1'b1) & (updates_write_addr_q_fifo_V_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((ap_enable_reg_pp2_iter4 == 1'b1) & (((ap_predicate_op253_write_state14 == 1'b1) & (updates_write_data_q_fifo_V_full_n == 1'b0)) | ((ap_predicate_op248_write_state14 == 1'b1) & (updates_write_addr_q_fifo_V_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((ap_enable_reg_pp2_iter4 == 1'b1) & (((ap_predicate_op253_write_state14 == 1'b1) & (updates_write_data_q_fifo_V_full_n == 1'b0)) | ((ap_predicate_op248_write_state14 == 1'b1) & (updates_write_addr_q_fifo_V_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp3 = ((1'b1 == ap_block_pp3_stage0_subdone) & (ap_ST_fsm_pp3_stage0 == ap_CS_fsm));
end

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage0_01001 = ((num_updates_out_q_fifo_V_full_n == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln252_reg_1297 == 1'd0));
end

always @ (*) begin
    ap_block_pp3_stage0_11001 = ((num_updates_out_q_fifo_V_full_n == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln252_reg_1297 == 1'd0));
end

always @ (*) begin
    ap_block_pp3_stage0_subdone = ((num_updates_out_q_fifo_V_full_n == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln252_reg_1297 == 1'd0));
end

always @ (*) begin
    ap_block_pp4 = ((1'b1 == ap_block_pp4_stage0_subdone) & (ap_ST_fsm_pp4_stage0 == ap_CS_fsm));
end

assign ap_block_pp4_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((update_phase_q_fifo_V_empty_n == 1'b0) | (update_config_q_fifo_V_empty_n == 1'b0) | (ap_start == 1'b0));
end

assign ap_block_state10_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp2_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state14_pp2_stage0_iter4 = (((ap_predicate_op253_write_state14 == 1'b1) & (updates_write_data_q_fifo_V_full_n == 1'b0)) | ((ap_predicate_op248_write_state14 == 1'b1) & (updates_write_addr_q_fifo_V_full_n == 1'b0)));
end

assign ap_block_state17_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state18_pp3_stage0_iter1 = ((num_updates_out_q_fifo_V_full_n == 1'b0) & (icmp_ln252_reg_1297 == 1'd0));
end

assign ap_block_state21_pp4_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp4_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp4_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp4_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp4_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state26 = ((update_out_q_fifo_V_full_n == 1'b0) & (empty_n_reg_1315 == 1'd1));
end

assign ap_block_state6_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9 = (((ap_predicate_op155_read_state9 == 1'b1) & (update_phase_q_fifo_V_empty_n == 1'b0)) | ((update_phase_q_fifo_V_empty_n == 1'b0) & (1'd1 == and_ln197_fu_834_p2)));
end

always @ (*) begin
    ap_condition_527 = ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0));
end

always @ (*) begin
    ap_condition_556 = ((1'd0 == and_ln210_reg_1263) & (1'd0 == and_ln206_reg_1259) & (tmp_19_reg_1255 == 1'd1));
end

always @ (*) begin
    ap_condition_558 = ((icmp_ln222_reg_1277 == 1'd0) & (1'd0 == and_ln210_reg_1263) & (1'd0 == and_ln206_reg_1259) & (tmp_19_reg_1255 == 1'd1));
end

always @ (*) begin
    ap_condition_561 = ((1'd0 == and_ln210_reg_1263) & (1'd0 == and_ln206_reg_1259) & (icmp_ln222_reg_1277 == 1'd1) & (tmp_19_reg_1255 == 1'd1));
end

always @ (*) begin
    ap_condition_603 = ((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0));
end

always @ (*) begin
    ap_enable_operation_198 = (ap_predicate_op198_load_state10 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_213 = (ap_predicate_op213_load_state11 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_222 = (ap_predicate_op222_store_state11 == 1'b1);
end

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_enable_pp4 = (ap_idle_pp4 ^ 1'b1);

always @ (*) begin
    ap_enable_state10_pp2_iter0_stage0 = ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0));
end

always @ (*) begin
    ap_enable_state11_pp2_iter1_stage0 = ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0));
end

assign ap_phi_reg_pp1_iter0_empty_72_reg_472 = 'bx;

assign ap_phi_reg_pp2_iter0_empty_75_reg_516 = 'bx;

assign ap_phi_reg_pp2_iter1_last_last_pid_0_be_reg_581 = 'bx;

assign ap_phi_reg_pp2_iter1_last_last_pid_1_reg_550 = 'bx;

assign ap_phi_reg_pp2_iter1_last_last_pid_be_reg_594 = 'bx;

assign ap_phi_reg_pp2_iter1_last_pid_1_reg_561 = 'bx;

assign ap_phi_reg_pp2_iter1_last_update_idx_1_reg_571 = 'bx;

assign ap_phi_reg_pp2_iter1_update_idx_0_reg_538 = 'bx;

assign ap_phi_reg_pp2_iter1_update_idx_1_be_reg_607 = 'bx;

assign ap_phi_reg_pp4_iter0_valid_1_reg_656 = 'bx;

assign ap_phi_reg_pp4_iter1_i_rd_2_reg_677 = 'bx;

assign ap_phi_reg_pp4_iter1_valid_3_reg_666 = 'bx;

assign ap_phi_reg_pp4_iter4_i_wr_1_reg_700 = 'bx;

always @ (*) begin
    ap_predicate_op155_read_state9 = ((grp_nbreadreq_fu_316_p3 == 1'd1) & (1'd0 == and_ln197_fu_834_p2));
end

always @ (*) begin
    ap_predicate_op198_load_state10 = ((icmp_ln222_fu_897_p2 == 1'd0) & (1'd0 == and_ln210_fu_873_p2) & (1'd0 == and_ln206_fu_852_p2) & (tmp_19_nbreadreq_fu_330_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op213_load_state11 = ((icmp_ln222_reg_1277 == 1'd0) & (1'd0 == and_ln210_reg_1263) & (1'd0 == and_ln206_reg_1259) & (tmp_19_reg_1255 == 1'd1));
end

always @ (*) begin
    ap_predicate_op222_store_state11 = ((grp_fu_712_p2 == 1'd0) & (icmp_ln222_reg_1277 == 1'd0) & (1'd0 == and_ln210_reg_1263) & (1'd0 == and_ln206_reg_1259) & (tmp_19_reg_1255 == 1'd1));
end

always @ (*) begin
    ap_predicate_op248_write_state14 = ((1'd0 == and_ln210_reg_1263_pp2_iter3_reg) & (1'd0 == and_ln206_reg_1259_pp2_iter3_reg) & (tmp_19_reg_1255_pp2_iter3_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op253_write_state14 = ((1'd0 == and_ln210_reg_1263_pp2_iter3_reg) & (1'd0 == and_ln206_reg_1259_pp2_iter3_reg) & (tmp_19_reg_1255_pp2_iter3_reg == 1'd1));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign empty_68_d0 = update_config_q_fifo_V_dout[31:0];

assign empty_n_fu_1036_p1 = update_req_q_fifo_V_read_nbread_fu_365_p2_0;

assign grp_fu_712_p2 = ((last_last_pid_reg_504 == 16'd65535) ? 1'b1 : 1'b0);

assign grp_fu_718_p2 = (grp_fu_718_p0 + 32'd7);

assign grp_fu_725_p4 = {{grp_fu_718_p2[31:3]}};

assign grp_fu_735_p4 = {{last_last_pid_reg_504[15:3]}};

assign grp_nbreadreq_fu_316_p3 = update_phase_q_fifo_V_empty_n;

assign i_2_fu_1010_p2 = (ap_phi_mux_i_3_phi_fu_624_p4 + 13'd1);

assign i_fu_766_p2 = (i_0_reg_461 + 13'd1);

assign i_rd_fu_1114_p2 = (i_rd_0_reg_644 + 32'd8);

assign i_wr_fu_1176_p2 = (i_wr_0_reg_689 + 32'd8);

assign icmp_ln181_fu_761_p2 = ((i_0_reg_461 == tmp_7_reg_1191) ? 1'b1 : 1'b0);

assign icmp_ln210_1_fu_867_p2 = ((peek_pid_fu_858_p1 == ap_phi_mux_last_last_pid_0_phi_fu_496_p4) ? 1'b1 : 1'b0);

assign icmp_ln210_fu_861_p2 = ((peek_pid_fu_858_p1 != ap_phi_mux_last_last_pid_phi_fu_508_p4) ? 1'b1 : 1'b0);

assign icmp_ln222_fu_897_p2 = ((ap_phi_mux_last_last_pid_phi_fu_508_p4 == pid_fu_883_p1) ? 1'b1 : 1'b0);

assign icmp_ln252_fu_1005_p2 = ((ap_phi_mux_i_3_phi_fu_624_p4 == tmp_7_reg_1191) ? 1'b1 : 1'b0);

assign icmp_ln271_fu_1069_p2 = ((ap_phi_mux_i_rd_0_phi_fu_648_p4 < elem_val_num_updates_reg_1319) ? 1'b1 : 1'b0);

assign icmp_ln274_fu_1148_p2 = ((i_wr_0_reg_689 < elem_val_num_updates_reg_1319) ? 1'b1 : 1'b0);

assign last_update_idx_fu_947_p2 = (ap_phi_mux_update_idx_0_phi_fu_541_p4 + 32'd8);

assign lshr_ln2_fu_903_p4 = {{update_in_q_fifo_V_dout[15:3]}};

assign lshr_ln4_fu_918_p4 = {{update_in_q_fifo_V_dout[15:3]}};

assign lshr_ln_fu_1054_p4 = {{update_req_q_fifo_V_dout[16:4]}};

assign num_updates_out_q_fifo_V_din = {{{{1'd0}, {empty_69_q0}}}, {zext_ln252_fu_1021_p1}};

assign peek_pid_fu_858_p1 = update_in_q_peek_val[15:0];

assign phase_fu_840_p1 = update_phase_q_fifo_V_dout[0:0];

assign pid_fu_883_p1 = update_in_q_fifo_V_dout[15:0];

assign read_addr_fu_1142_p2 = (empty_68_q0 + i_wr_0_reg_689);

assign select_ln275_fu_1182_p0 = updates_read_addr_q_fifo_V_full_n;

assign select_ln275_fu_1182_p3 = ((select_ln275_fu_1182_p0[0:0] === 1'b1) ? i_wr_fu_1176_p2 : i_wr_0_reg_689);

assign select_ln282_fu_1133_p0 = update_out_q_fifo_V_full_n;

assign select_ln282_fu_1133_p3 = ((select_ln282_fu_1133_p0[0:0] === 1'b1) ? i_rd_fu_1114_p2 : i_rd_0_reg_644);

assign select_ln75_fu_1089_p3 = ((updates_read_data_q_fifo_V_read_nbread_fu_371_p2_0[0:0] === 1'b1) ? update_v_data_V_fu_1085_p1 : tmp_val_data_V_fu_254);

assign sext_ln191_fu_809_p0 = update_offset_idx_1_fu_250;

assign sext_ln191_fu_809_p1 = sext_ln191_fu_809_p0;

assign tmp_15_2_fu_1105_p3 = {{1'd0}, {tmp_val_data_V_fu_254}};

assign tmp_17_nbreadreq_fu_290_p3 = update_config_q_fifo_V_empty_n;

assign tmp_19_nbreadreq_fu_330_p3 = update_in_q_fifo_V_empty_n;

assign tmp_val_1_fu_960_p4 = {{update_offset_fu_954_p2[31:3]}};

assign tmp_val_fu_1153_p4 = {{read_addr_fu_1142_p2[31:3]}};

assign update_offset_fu_954_p2 = (empty_68_q0 + update_idx_0_reg_538_pp2_iter3_reg);

assign update_offset_idx_fu_814_p1 = update_offset_idx_1_fu_250;

assign update_offset_idx_fu_814_p2 = ($signed(32'd1) + $signed(update_offset_idx_fu_814_p1));

assign update_req_q_fifo_V_read_nbread_fu_365_p2_0 = update_req_q_fifo_V_empty_n;

assign update_v_data_V_fu_1085_p1 = updates_read_data_q_fifo_V_dout[511:0];

assign updates_read_addr_q_fifo_V_din = {{1'd0}, {zext_ln275_fu_1163_p1}};

assign updates_read_data_q_fifo_V_read_nbread_fu_371_p2_0 = updates_read_data_q_fifo_V_empty_n;

assign updates_write_addr_q_fifo_V_din = {{1'd0}, {zext_ln239_fu_970_p1}};

assign updates_write_data_q_fifo_V_din = {{1'd0}, {tmp_val_data_V_1_reg_1272_pp2_iter3_reg}};

assign xor_ln282_fu_1120_p0 = update_out_q_fifo_V_full_n;

assign xor_ln282_fu_1120_p2 = (xor_ln282_fu_1120_p0 ^ 1'd1);

assign zext_ln183_fu_772_p1 = i_0_reg_461;

assign zext_ln224_fu_913_p1 = lshr_ln2_fu_903_p4;

assign zext_ln227_fu_942_p1 = grp_fu_735_p4;

assign zext_ln238_fu_928_p1 = lshr_ln4_fu_918_p4;

assign zext_ln239_fu_970_p1 = tmp_val_1_fu_960_p4;

assign zext_ln245_fu_1000_p1 = grp_fu_735_p4;

assign zext_ln252_fu_1021_p1 = i_3_reg_620;

assign zext_ln256_fu_1016_p1 = ap_phi_mux_i_3_phi_fu_624_p4;

assign zext_ln273_fu_1064_p1 = lshr_ln_fu_1054_p4;

assign zext_ln275_fu_1163_p1 = tmp_val_fu_1153_p4;

endmodule //UpdateHandler_UpdateHandler
