{
  "module_name": "qed_mfw_hsi.h",
  "hash_id": "bf1d6fe16d7d4c166b4b1b2c2642fbed37c9f261464245b6477d8bbfdcf5e814",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/qlogic/qed/qed_mfw_hsi.h",
  "human_readable_source": " \n \n\n#ifndef _QED_MFW_HSI_H\n#define _QED_MFW_HSI_H\n\n#define MFW_TRACE_SIGNATURE     0x25071946\n\n \n#define MFW_TRACE_EVENTID_MASK          0x00ffff\n#define MFW_TRACE_PRM_SIZE_MASK         0x0f0000\n#define MFW_TRACE_PRM_SIZE_OFFSET\t16\n#define MFW_TRACE_ENTRY_SIZE            3\n\nstruct mcp_trace {\n\tu32 signature;\t\t \n\tu32 size;\t\t \n\tu32 curr_level;\t\t \n\tu32 modules_mask[2];\t \n\n\t \n\tu32 trace_prod;  \n\tu32 trace_oldest;  \n};\n\n#define VF_MAX_STATIC 192\n#define VF_BITMAP_SIZE_IN_DWORDS (VF_MAX_STATIC / 32)\n#define VF_BITMAP_SIZE_IN_BYTES (VF_BITMAP_SIZE_IN_DWORDS * sizeof(u32))\n\n#define EXT_VF_MAX_STATIC 240\n#define EXT_VF_BITMAP_SIZE_IN_DWORDS (((EXT_VF_MAX_STATIC - 1) / 32) + 1)\n#define EXT_VF_BITMAP_SIZE_IN_BYTES (EXT_VF_BITMAP_SIZE_IN_DWORDS * sizeof(u32))\n#define ADDED_VF_BITMAP_SIZE 2\n\n#define MCP_GLOB_PATH_MAX\t2\n#define MCP_PORT_MAX\t\t2\n#define MCP_GLOB_PORT_MAX\t4\n#define MCP_GLOB_FUNC_MAX\t16\n\ntypedef u32 offsize_t;\t\t \n \n#define OFFSIZE_OFFSET_SHIFT\t0\n#define OFFSIZE_OFFSET_MASK\t0x0000ffff\n \n#define OFFSIZE_SIZE_SHIFT\t16\n#define OFFSIZE_SIZE_MASK\t0xffff0000\n\n#define SECTION_OFFSET(_offsize) (((((_offsize) &\t\t\t\\\n\t\t\t\t     OFFSIZE_OFFSET_MASK) >>\t\\\n\t\t\t\t    OFFSIZE_OFFSET_SHIFT) << 2))\n\n#define QED_SECTION_SIZE(_offsize) ((((_offsize) &\t\t\\\n\t\t\t\t      OFFSIZE_SIZE_MASK) >>\t\\\n\t\t\t\t     OFFSIZE_SIZE_SHIFT) << 2)\n\n#define SECTION_ADDR(_offsize, idx) (MCP_REG_SCRATCH +\t\t\t\\\n\t\t\t\t     SECTION_OFFSET((_offsize)) +\t\\\n\t\t\t\t     (QED_SECTION_SIZE((_offsize)) * (idx)))\n\n#define SECTION_OFFSIZE_ADDR(_pub_base, _section)\t\\\n\t((_pub_base) + offsetof(struct mcp_public_data, sections[_section]))\n\n \nstruct eth_phy_cfg {\n\tu32\t\t\t\t\tspeed;\n#define ETH_SPEED_AUTONEG\t\t\t0x0\n#define ETH_SPEED_SMARTLINQ\t\t\t0x8\n\n\tu32\t\t\t\t\tpause;\n#define ETH_PAUSE_NONE\t\t\t\t0x0\n#define ETH_PAUSE_AUTONEG\t\t\t0x1\n#define ETH_PAUSE_RX\t\t\t\t0x2\n#define ETH_PAUSE_TX\t\t\t\t0x4\n\n\tu32\t\t\t\t\tadv_speed;\n\n\tu32\t\t\t\t\tloopback_mode;\n#define ETH_LOOPBACK_NONE\t\t\t0x0\n#define ETH_LOOPBACK_INT_PHY\t\t\t0x1\n#define ETH_LOOPBACK_EXT_PHY\t\t\t0x2\n#define ETH_LOOPBACK_EXT\t\t\t0x3\n#define ETH_LOOPBACK_MAC\t\t\t0x4\n#define ETH_LOOPBACK_CNIG_AH_ONLY_0123\t\t0x5\n#define ETH_LOOPBACK_CNIG_AH_ONLY_2301\t\t0x6\n#define ETH_LOOPBACK_PCS_AH_ONLY\t\t0x7\n#define ETH_LOOPBACK_REVERSE_MAC_AH_ONLY\t0x8\n#define ETH_LOOPBACK_INT_PHY_FEA_AH_ONLY\t0x9\n\n\tu32\t\t\t\t\teee_cfg;\n#define EEE_CFG_EEE_ENABLED\t\t\tBIT(0)\n#define EEE_CFG_TX_LPI\t\t\t\tBIT(1)\n#define EEE_CFG_ADV_SPEED_1G\t\t\tBIT(2)\n#define EEE_CFG_ADV_SPEED_10G\t\t\tBIT(3)\n#define EEE_TX_TIMER_USEC_MASK\t\t\t0xfffffff0\n#define EEE_TX_TIMER_USEC_OFFSET\t\t4\n#define EEE_TX_TIMER_USEC_BALANCED_TIME\t\t0xa00\n#define EEE_TX_TIMER_USEC_AGGRESSIVE_TIME\t0x100\n#define EEE_TX_TIMER_USEC_LATENCY_TIME\t\t0x6000\n\n\tu32\t\t\t\t\tlink_modes;\n\n\tu32\t\t\t\t\tfec_mode;\n#define FEC_FORCE_MODE_MASK\t\t\t0x000000ff\n#define FEC_FORCE_MODE_OFFSET\t\t\t0\n#define FEC_FORCE_MODE_NONE\t\t\t0x00\n#define FEC_FORCE_MODE_FIRECODE\t\t\t0x01\n#define FEC_FORCE_MODE_RS\t\t\t0x02\n#define FEC_FORCE_MODE_AUTO\t\t\t0x07\n#define FEC_EXTENDED_MODE_MASK\t\t\t0xffffff00\n#define FEC_EXTENDED_MODE_OFFSET\t\t8\n#define ETH_EXT_FEC_NONE\t\t\t0x00000000\n#define ETH_EXT_FEC_10G_NONE\t\t\t0x00000100\n#define ETH_EXT_FEC_10G_BASE_R\t\t\t0x00000200\n#define ETH_EXT_FEC_25G_NONE\t\t\t0x00000400\n#define ETH_EXT_FEC_25G_BASE_R\t\t\t0x00000800\n#define ETH_EXT_FEC_25G_RS528\t\t\t0x00001000\n#define ETH_EXT_FEC_40G_NONE\t\t\t0x00002000\n#define ETH_EXT_FEC_40G_BASE_R\t\t\t0x00004000\n#define ETH_EXT_FEC_50G_NONE\t\t\t0x00008000\n#define ETH_EXT_FEC_50G_BASE_R\t\t\t0x00010000\n#define ETH_EXT_FEC_50G_RS528\t\t\t0x00020000\n#define ETH_EXT_FEC_50G_RS544\t\t\t0x00040000\n#define ETH_EXT_FEC_100G_NONE\t\t\t0x00080000\n#define ETH_EXT_FEC_100G_BASE_R\t\t\t0x00100000\n#define ETH_EXT_FEC_100G_RS528\t\t\t0x00200000\n#define ETH_EXT_FEC_100G_RS544\t\t\t0x00400000\n\n\tu32\t\t\t\t\textended_speed;\n#define ETH_EXT_SPEED_MASK\t\t\t0x0000ffff\n#define ETH_EXT_SPEED_OFFSET\t\t\t0\n#define ETH_EXT_SPEED_NONE\t\t\t0x00000001\n#define ETH_EXT_SPEED_1G\t\t\t0x00000002\n#define ETH_EXT_SPEED_10G\t\t\t0x00000004\n#define ETH_EXT_SPEED_25G\t\t\t0x00000008\n#define ETH_EXT_SPEED_40G\t\t\t0x00000010\n#define ETH_EXT_SPEED_50G_BASE_R\t\t0x00000020\n#define ETH_EXT_SPEED_50G_BASE_R2\t\t0x00000040\n#define ETH_EXT_SPEED_100G_BASE_R2\t\t0x00000080\n#define ETH_EXT_SPEED_100G_BASE_R4\t\t0x00000100\n#define ETH_EXT_SPEED_100G_BASE_P4\t\t0x00000200\n#define ETH_EXT_ADV_SPEED_MASK\t\t\t0xFFFF0000\n#define ETH_EXT_ADV_SPEED_OFFSET\t\t16\n#define ETH_EXT_ADV_SPEED_1G\t\t\t0x00010000\n#define ETH_EXT_ADV_SPEED_10G\t\t\t0x00020000\n#define ETH_EXT_ADV_SPEED_25G\t\t\t0x00040000\n#define ETH_EXT_ADV_SPEED_40G\t\t\t0x00080000\n#define ETH_EXT_ADV_SPEED_50G_BASE_R\t\t0x00100000\n#define ETH_EXT_ADV_SPEED_50G_BASE_R2\t\t0x00200000\n#define ETH_EXT_ADV_SPEED_100G_BASE_R2\t\t0x00400000\n#define ETH_EXT_ADV_SPEED_100G_BASE_R4\t\t0x00800000\n#define ETH_EXT_ADV_SPEED_100G_BASE_P4\t\t0x01000000\n};\n\nstruct port_mf_cfg {\n\tu32 dynamic_cfg;\n#define PORT_MF_CFG_OV_TAG_MASK\t\t0x0000ffff\n#define PORT_MF_CFG_OV_TAG_SHIFT\t0\n#define PORT_MF_CFG_OV_TAG_DEFAULT\tPORT_MF_CFG_OV_TAG_MASK\n\n\tu32 reserved[1];\n};\n\nstruct eth_stats {\n\tu64 r64;\n\tu64 r127;\n\tu64 r255;\n\tu64 r511;\n\tu64 r1023;\n\tu64 r1518;\n\n\tunion {\n\t\tstruct {\n\t\t\tu64 r1522;\n\t\t\tu64 r2047;\n\t\t\tu64 r4095;\n\t\t\tu64 r9216;\n\t\t\tu64 r16383;\n\t\t} bb0;\n\t\tstruct {\n\t\t\tu64 unused1;\n\t\t\tu64 r1519_to_max;\n\t\t\tu64 unused2;\n\t\t\tu64 unused3;\n\t\t\tu64 unused4;\n\t\t} ah0;\n\t} u0;\n\n\tu64 rfcs;\n\tu64 rxcf;\n\tu64 rxpf;\n\tu64 rxpp;\n\tu64 raln;\n\tu64 rfcr;\n\tu64 rovr;\n\tu64 rjbr;\n\tu64 rund;\n\tu64 rfrg;\n\tu64 t64;\n\tu64 t127;\n\tu64 t255;\n\tu64 t511;\n\tu64 t1023;\n\tu64 t1518;\n\n\tunion {\n\t\tstruct {\n\t\t\tu64 t2047;\n\t\t\tu64 t4095;\n\t\t\tu64 t9216;\n\t\t\tu64 t16383;\n\t\t} bb1;\n\t\tstruct {\n\t\t\tu64 t1519_to_max;\n\t\t\tu64 unused6;\n\t\t\tu64 unused7;\n\t\t\tu64 unused8;\n\t\t} ah1;\n\t} u1;\n\n\tu64 txpf;\n\tu64 txpp;\n\n\tunion {\n\t\tstruct {\n\t\t\tu64 tlpiec;\n\t\t\tu64 tncl;\n\t\t} bb2;\n\t\tstruct {\n\t\t\tu64 unused9;\n\t\t\tu64 unused10;\n\t\t} ah2;\n\t} u2;\n\n\tu64 rbyte;\n\tu64 rxuca;\n\tu64 rxmca;\n\tu64 rxbca;\n\tu64 rxpok;\n\tu64 tbyte;\n\tu64 txuca;\n\tu64 txmca;\n\tu64 txbca;\n\tu64 txcf;\n};\n\nstruct pkt_type_cnt {\n\tu64 tc_tx_pkt_cnt[8];\n\tu64 tc_tx_oct_cnt[8];\n\tu64 priority_rx_pkt_cnt[8];\n\tu64 priority_rx_oct_cnt[8];\n};\n\nstruct brb_stats {\n\tu64 brb_truncate[8];\n\tu64 brb_discard[8];\n};\n\nstruct port_stats {\n\tstruct brb_stats brb;\n\tstruct eth_stats eth;\n};\n\nstruct couple_mode_teaming {\n\tu8 port_cmt[MCP_GLOB_PORT_MAX];\n#define PORT_CMT_IN_TEAM\tBIT(0)\n\n#define PORT_CMT_PORT_ROLE\tBIT(1)\n#define PORT_CMT_PORT_INACTIVE\t(0 << 1)\n#define PORT_CMT_PORT_ACTIVE\tBIT(1)\n\n#define PORT_CMT_TEAM_MASK\tBIT(2)\n#define PORT_CMT_TEAM0\t\t(0 << 2)\n#define PORT_CMT_TEAM1\t\tBIT(2)\n};\n\n#define LLDP_CHASSIS_ID_STAT_LEN\t4\n#define LLDP_PORT_ID_STAT_LEN\t\t4\n#define DCBX_MAX_APP_PROTOCOL\t\t32\n#define MAX_SYSTEM_LLDP_TLV_DATA\t32\n#define MAX_TLV_BUFFER\t\t\t128\n\nenum _lldp_agent {\n\tLLDP_NEAREST_BRIDGE = 0,\n\tLLDP_NEAREST_NON_TPMR_BRIDGE,\n\tLLDP_NEAREST_CUSTOMER_BRIDGE,\n\tLLDP_MAX_LLDP_AGENTS\n};\n\nstruct lldp_config_params_s {\n\tu32 config;\n#define LLDP_CONFIG_TX_INTERVAL_MASK\t0x000000ff\n#define LLDP_CONFIG_TX_INTERVAL_SHIFT\t0\n#define LLDP_CONFIG_HOLD_MASK\t\t0x00000f00\n#define LLDP_CONFIG_HOLD_SHIFT\t\t8\n#define LLDP_CONFIG_MAX_CREDIT_MASK\t0x0000f000\n#define LLDP_CONFIG_MAX_CREDIT_SHIFT\t12\n#define LLDP_CONFIG_ENABLE_RX_MASK\t0x40000000\n#define LLDP_CONFIG_ENABLE_RX_SHIFT\t30\n#define LLDP_CONFIG_ENABLE_TX_MASK\t0x80000000\n#define LLDP_CONFIG_ENABLE_TX_SHIFT\t31\n\tu32 local_chassis_id[LLDP_CHASSIS_ID_STAT_LEN];\n\tu32 local_port_id[LLDP_PORT_ID_STAT_LEN];\n};\n\nstruct lldp_status_params_s {\n\tu32 prefix_seq_num;\n\tu32 status;\n\tu32 peer_chassis_id[LLDP_CHASSIS_ID_STAT_LEN];\n\tu32 peer_port_id[LLDP_PORT_ID_STAT_LEN];\n\tu32 suffix_seq_num;\n};\n\nstruct dcbx_ets_feature {\n\tu32 flags;\n#define DCBX_ETS_ENABLED_MASK\t0x00000001\n#define DCBX_ETS_ENABLED_SHIFT\t0\n#define DCBX_ETS_WILLING_MASK\t0x00000002\n#define DCBX_ETS_WILLING_SHIFT\t1\n#define DCBX_ETS_ERROR_MASK\t0x00000004\n#define DCBX_ETS_ERROR_SHIFT\t2\n#define DCBX_ETS_CBS_MASK\t0x00000008\n#define DCBX_ETS_CBS_SHIFT\t3\n#define DCBX_ETS_MAX_TCS_MASK\t0x000000f0\n#define DCBX_ETS_MAX_TCS_SHIFT\t4\n#define DCBX_OOO_TC_MASK\t0x00000f00\n#define DCBX_OOO_TC_SHIFT\t8\n\tu32 pri_tc_tbl[1];\n#define DCBX_TCP_OOO_TC\t\t(4)\n#define DCBX_TCP_OOO_K2_4PORT_TC (3)\n\n#define NIG_ETS_ISCSI_OOO_CLIENT_OFFSET\t(DCBX_TCP_OOO_TC + 1)\n#define DCBX_CEE_STRICT_PRIORITY\t0xf\n\tu32 tc_bw_tbl[2];\n\tu32 tc_tsa_tbl[2];\n#define DCBX_ETS_TSA_STRICT\t0\n#define DCBX_ETS_TSA_CBS\t1\n#define DCBX_ETS_TSA_ETS\t2\n};\n\n#define DCBX_TCP_OOO_TC\t\t\t(4)\n#define DCBX_TCP_OOO_K2_4PORT_TC\t(3)\n\nstruct dcbx_app_priority_entry {\n\tu32 entry;\n#define DCBX_APP_PRI_MAP_MASK\t\t0x000000ff\n#define DCBX_APP_PRI_MAP_SHIFT\t\t0\n#define DCBX_APP_PRI_0\t\t\t0x01\n#define DCBX_APP_PRI_1\t\t\t0x02\n#define DCBX_APP_PRI_2\t\t\t0x04\n#define DCBX_APP_PRI_3\t\t\t0x08\n#define DCBX_APP_PRI_4\t\t\t0x10\n#define DCBX_APP_PRI_5\t\t\t0x20\n#define DCBX_APP_PRI_6\t\t\t0x40\n#define DCBX_APP_PRI_7\t\t\t0x80\n#define DCBX_APP_SF_MASK\t\t0x00000300\n#define DCBX_APP_SF_SHIFT\t\t8\n#define DCBX_APP_SF_ETHTYPE\t\t0\n#define DCBX_APP_SF_PORT\t\t1\n#define DCBX_APP_SF_IEEE_MASK\t\t0x0000f000\n#define DCBX_APP_SF_IEEE_SHIFT\t\t12\n#define DCBX_APP_SF_IEEE_RESERVED\t0\n#define DCBX_APP_SF_IEEE_ETHTYPE\t1\n#define DCBX_APP_SF_IEEE_TCP_PORT\t2\n#define DCBX_APP_SF_IEEE_UDP_PORT\t3\n#define DCBX_APP_SF_IEEE_TCP_UDP_PORT\t4\n\n#define DCBX_APP_PROTOCOL_ID_MASK\t0xffff0000\n#define DCBX_APP_PROTOCOL_ID_SHIFT\t16\n};\n\nstruct dcbx_app_priority_feature {\n\tu32 flags;\n#define DCBX_APP_ENABLED_MASK\t\t0x00000001\n#define DCBX_APP_ENABLED_SHIFT\t\t0\n#define DCBX_APP_WILLING_MASK\t\t0x00000002\n#define DCBX_APP_WILLING_SHIFT\t\t1\n#define DCBX_APP_ERROR_MASK\t\t0x00000004\n#define DCBX_APP_ERROR_SHIFT\t\t2\n#define DCBX_APP_MAX_TCS_MASK\t\t0x0000f000\n#define DCBX_APP_MAX_TCS_SHIFT\t\t12\n#define DCBX_APP_NUM_ENTRIES_MASK\t0x00ff0000\n#define DCBX_APP_NUM_ENTRIES_SHIFT\t16\n\tstruct dcbx_app_priority_entry app_pri_tbl[DCBX_MAX_APP_PROTOCOL];\n};\n\nstruct dcbx_features {\n\tstruct dcbx_ets_feature ets;\n\tu32 pfc;\n#define DCBX_PFC_PRI_EN_BITMAP_MASK\t0x000000ff\n#define DCBX_PFC_PRI_EN_BITMAP_SHIFT\t0\n#define DCBX_PFC_PRI_EN_BITMAP_PRI_0\t0x01\n#define DCBX_PFC_PRI_EN_BITMAP_PRI_1\t0x02\n#define DCBX_PFC_PRI_EN_BITMAP_PRI_2\t0x04\n#define DCBX_PFC_PRI_EN_BITMAP_PRI_3\t0x08\n#define DCBX_PFC_PRI_EN_BITMAP_PRI_4\t0x10\n#define DCBX_PFC_PRI_EN_BITMAP_PRI_5\t0x20\n#define DCBX_PFC_PRI_EN_BITMAP_PRI_6\t0x40\n#define DCBX_PFC_PRI_EN_BITMAP_PRI_7\t0x80\n\n#define DCBX_PFC_FLAGS_MASK\t\t0x0000ff00\n#define DCBX_PFC_FLAGS_SHIFT\t\t8\n#define DCBX_PFC_CAPS_MASK\t\t0x00000f00\n#define DCBX_PFC_CAPS_SHIFT\t\t8\n#define DCBX_PFC_MBC_MASK\t\t0x00004000\n#define DCBX_PFC_MBC_SHIFT\t\t14\n#define DCBX_PFC_WILLING_MASK\t\t0x00008000\n#define DCBX_PFC_WILLING_SHIFT\t\t15\n#define DCBX_PFC_ENABLED_MASK\t\t0x00010000\n#define DCBX_PFC_ENABLED_SHIFT\t\t16\n#define DCBX_PFC_ERROR_MASK\t\t0x00020000\n#define DCBX_PFC_ERROR_SHIFT\t\t17\n\n\tstruct dcbx_app_priority_feature app;\n};\n\nstruct dcbx_local_params {\n\tu32 config;\n#define DCBX_CONFIG_VERSION_MASK\t0x00000007\n#define DCBX_CONFIG_VERSION_SHIFT\t0\n#define DCBX_CONFIG_VERSION_DISABLED\t0\n#define DCBX_CONFIG_VERSION_IEEE\t1\n#define DCBX_CONFIG_VERSION_CEE\t\t2\n#define DCBX_CONFIG_VERSION_STATIC\t4\n\n\tu32 flags;\n\tstruct dcbx_features features;\n};\n\nstruct dcbx_mib {\n\tu32 prefix_seq_num;\n\tu32 flags;\n\tstruct dcbx_features features;\n\tu32 suffix_seq_num;\n};\n\nstruct lldp_system_tlvs_buffer_s {\n\tu32 flags;\n#define LLDP_SYSTEM_TLV_VALID_MASK 0x1\n#define LLDP_SYSTEM_TLV_VALID_OFFSET 0\n#define LLDP_SYSTEM_TLV_MANDATORY_MASK 0x2\n#define LLDP_SYSTEM_TLV_MANDATORY_SHIFT 1\n#define LLDP_SYSTEM_TLV_LENGTH_MASK 0xffff0000\n#define LLDP_SYSTEM_TLV_LENGTH_SHIFT 16\n\tu32 data[MAX_SYSTEM_LLDP_TLV_DATA];\n};\n\nstruct lldp_received_tlvs_s {\n\tu32 prefix_seq_num;\n\tu32 length;\n\tu32 tlvs_buffer[MAX_TLV_BUFFER];\n\tu32 suffix_seq_num;\n};\n\nstruct dcb_dscp_map {\n\tu32 flags;\n#define DCB_DSCP_ENABLE_MASK\t0x1\n#define DCB_DSCP_ENABLE_SHIFT\t0\n#define DCB_DSCP_ENABLE\t1\n\tu32 dscp_pri_map[8];\n};\n\nstruct mcp_val64 {\n\tu32 lo;\n\tu32 hi;\n};\n\nstruct generic_idc_msg_s {\n\tu32 source_pf;\n\tstruct mcp_val64 msg;\n};\n\nstruct pcie_stats_stc {\n\tu32 sr_cnt_wr_byte_msb;\n\tu32 sr_cnt_wr_byte_lsb;\n\tu32 sr_cnt_wr_cnt;\n\tu32 sr_cnt_rd_byte_msb;\n\tu32 sr_cnt_rd_byte_lsb;\n\tu32 sr_cnt_rd_cnt;\n};\n\nenum _attribute_commands_e {\n\tATTRIBUTE_CMD_READ = 0,\n\tATTRIBUTE_CMD_WRITE,\n\tATTRIBUTE_CMD_READ_CLEAR,\n\tATTRIBUTE_CMD_CLEAR,\n\tATTRIBUTE_NUM_OF_COMMANDS\n};\n\nstruct public_global {\n\tu32 max_path;\n\tu32 max_ports;\n#define MODE_1P 1\n#define MODE_2P 2\n#define MODE_3P 3\n#define MODE_4P 4\n\tu32 debug_mb_offset;\n\tu32 phymod_dbg_mb_offset;\n\tstruct couple_mode_teaming cmt;\n\ts32 internal_temperature;\n\tu32 mfw_ver;\n\tu32 running_bundle_id;\n\ts32 external_temperature;\n\tu32 mdump_reason;\n\tu32 ext_phy_upgrade_fw;\n\tu8 runtime_port_swap_map[MODE_4P];\n\tu32 data_ptr;\n\tu32 data_size;\n\tu32 bmb_error_status_cnt;\n\tu32 bmb_jumbo_frame_cnt;\n\tu32 sent_to_bmc_cnt;\n\tu32 handled_by_mfw;\n\tu32 sent_to_nw_cnt;\n\tu32 to_bmc_kb_per_second;\n\tu32 bcast_dropped_to_bmc_cnt;\n\tu32 mcast_dropped_to_bmc_cnt;\n\tu32 ucast_dropped_to_bmc_cnt;\n\tu32 ncsi_response_failure_cnt;\n\tu32 device_attr;\n\tu32 vpd_warning;\n};\n\nstruct fw_flr_mb {\n\tu32 aggint;\n\tu32 opgen_addr;\n\tu32 accum_ack;\n};\n\nstruct public_path {\n\tstruct fw_flr_mb flr_mb;\n\tu32 mcp_vf_disabled[VF_MAX_STATIC / 32];\n\n\tu32 process_kill;\n#define PROCESS_KILL_COUNTER_MASK\t0x0000ffff\n#define PROCESS_KILL_COUNTER_SHIFT\t0\n#define PROCESS_KILL_GLOB_AEU_BIT_MASK\t0xffff0000\n#define PROCESS_KILL_GLOB_AEU_BIT_SHIFT\t16\n#define GLOBAL_AEU_BIT(aeu_reg_id, aeu_bit) ((aeu_reg_id) * 32 + (aeu_bit))\n};\n\n#define FC_NPIV_WWPN_SIZE\t8\n#define FC_NPIV_WWNN_SIZE\t8\nstruct dci_npiv_settings {\n\tu8 npiv_wwpn[FC_NPIV_WWPN_SIZE];\n\tu8 npiv_wwnn[FC_NPIV_WWNN_SIZE];\n};\n\nstruct dci_fc_npiv_cfg {\n\t \n\tu32 hdr;\n\tu32 num_of_npiv;\n};\n\n#define MAX_NUMBER_NPIV    64\nstruct dci_fc_npiv_tbl {\n\tstruct dci_fc_npiv_cfg fc_npiv_cfg;\n\tstruct dci_npiv_settings settings[MAX_NUMBER_NPIV];\n};\n\nstruct pause_flood_monitor {\n\tu8 period_cnt;\n\tu8 any_brb_prs_packet_hist;\n\tu8 any_brb_block_is_full_hist;\n\tu8 flags;\n\tu32 num_of_state_changes;\n};\n\nstruct public_port {\n\tu32\t\t\t\t\t\tvalidity_map;\n\n\tu32\t\t\t\t\t\tlink_status;\n#define LINK_STATUS_LINK_UP\t\t\t\t0x00000001\n#define LINK_STATUS_SPEED_AND_DUPLEX_MASK\t\t0x0000001e\n#define LINK_STATUS_SPEED_AND_DUPLEX_1000THD\t\tBIT(1)\n#define LINK_STATUS_SPEED_AND_DUPLEX_1000TFD\t\t(2 << 1)\n#define LINK_STATUS_SPEED_AND_DUPLEX_10G\t\t(3 << 1)\n#define LINK_STATUS_SPEED_AND_DUPLEX_20G\t\t(4 << 1)\n#define LINK_STATUS_SPEED_AND_DUPLEX_40G\t\t(5 << 1)\n#define LINK_STATUS_SPEED_AND_DUPLEX_50G\t\t(6 << 1)\n#define LINK_STATUS_SPEED_AND_DUPLEX_100G\t\t(7 << 1)\n#define LINK_STATUS_SPEED_AND_DUPLEX_25G\t\t(8 << 1)\n#define LINK_STATUS_AUTO_NEGOTIATE_ENABLED\t\t0x00000020\n#define LINK_STATUS_AUTO_NEGOTIATE_COMPLETE\t\t0x00000040\n#define LINK_STATUS_PARALLEL_DETECTION_USED\t\t0x00000080\n#define LINK_STATUS_PFC_ENABLED\t\t\t\t0x00000100\n#define LINK_STATUS_LINK_PARTNER_1000TFD_CAPABLE\t0x00000200\n#define LINK_STATUS_LINK_PARTNER_1000THD_CAPABLE\t0x00000400\n#define LINK_STATUS_LINK_PARTNER_10G_CAPABLE\t\t0x00000800\n#define LINK_STATUS_LINK_PARTNER_20G_CAPABLE\t\t0x00001000\n#define LINK_STATUS_LINK_PARTNER_40G_CAPABLE\t\t0x00002000\n#define LINK_STATUS_LINK_PARTNER_50G_CAPABLE\t\t0x00004000\n#define LINK_STATUS_LINK_PARTNER_100G_CAPABLE\t\t0x00008000\n#define LINK_STATUS_LINK_PARTNER_25G_CAPABLE\t\t0x00010000\n#define LINK_STATUS_LINK_PARTNER_FLOW_CONTROL_MASK\t0x000c0000\n#define LINK_STATUS_LINK_PARTNER_NOT_PAUSE_CAPABLE\t(0 << 18)\n#define LINK_STATUS_LINK_PARTNER_SYMMETRIC_PAUSE\tBIT(18)\n#define LINK_STATUS_LINK_PARTNER_ASYMMETRIC_PAUSE\t(2 << 18)\n#define LINK_STATUS_LINK_PARTNER_BOTH_PAUSE\t\t(3 << 18)\n#define LINK_STATUS_SFP_TX_FAULT\t\t\t0x00100000\n#define LINK_STATUS_TX_FLOW_CONTROL_ENABLED\t\t0x00200000\n#define LINK_STATUS_RX_FLOW_CONTROL_ENABLED\t\t0x00400000\n#define LINK_STATUS_RX_SIGNAL_PRESENT\t\t\t0x00800000\n#define LINK_STATUS_MAC_LOCAL_FAULT\t\t\t0x01000000\n#define LINK_STATUS_MAC_REMOTE_FAULT\t\t\t0x02000000\n#define LINK_STATUS_UNSUPPORTED_SPD_REQ\t\t\t0x04000000\n\n#define LINK_STATUS_FEC_MODE_MASK\t\t\t0x38000000\n#define LINK_STATUS_FEC_MODE_NONE\t\t\t(0 << 27)\n#define LINK_STATUS_FEC_MODE_FIRECODE_CL74\t\tBIT(27)\n#define LINK_STATUS_FEC_MODE_RS_CL91\t\t\t(2 << 27)\n#define LINK_STATUS_EXT_PHY_LINK_UP\t\t\tBIT(30)\n\n\tu32 link_status1;\n\tu32 ext_phy_fw_version;\n\tu32 drv_phy_cfg_addr;\n\n\tu32 port_stx;\n\n\tu32 stat_nig_timer;\n\n\tstruct port_mf_cfg port_mf_config;\n\tstruct port_stats stats;\n\n\tu32 media_type;\n#define MEDIA_UNSPECIFIED\t0x0\n#define MEDIA_SFPP_10G_FIBER\t0x1\n#define MEDIA_XFP_FIBER\t\t0x2\n#define MEDIA_DA_TWINAX\t\t0x3\n#define MEDIA_BASE_T\t\t0x4\n#define MEDIA_SFP_1G_FIBER\t0x5\n#define MEDIA_MODULE_FIBER\t0x6\n#define MEDIA_KR\t\t0xf0\n#define MEDIA_NOT_PRESENT\t0xff\n\n\tu32 lfa_status;\n\tu32 link_change_count;\n\n\tstruct lldp_config_params_s lldp_config_params[LLDP_MAX_LLDP_AGENTS];\n\tstruct lldp_status_params_s lldp_status_params[LLDP_MAX_LLDP_AGENTS];\n\tstruct lldp_system_tlvs_buffer_s system_lldp_tlvs_buf;\n\n\t \n\tstruct dcbx_local_params local_admin_dcbx_mib;\n\tstruct dcbx_mib remote_dcbx_mib;\n\tstruct dcbx_mib operational_dcbx_mib;\n\n\tu32 fc_npiv_nvram_tbl_addr;\n\tu32 fc_npiv_nvram_tbl_size;\n\n\tu32\t\t\t\t\t\ttransceiver_data;\n#define ETH_TRANSCEIVER_STATE_MASK\t\t\t0x000000ff\n#define ETH_TRANSCEIVER_STATE_SHIFT\t\t\t0x00000000\n#define ETH_TRANSCEIVER_STATE_OFFSET\t\t\t0x00000000\n#define ETH_TRANSCEIVER_STATE_UNPLUGGED\t\t\t0x00000000\n#define ETH_TRANSCEIVER_STATE_PRESENT\t\t\t0x00000001\n#define ETH_TRANSCEIVER_STATE_VALID\t\t\t0x00000003\n#define ETH_TRANSCEIVER_STATE_UPDATING\t\t\t0x00000008\n#define ETH_TRANSCEIVER_STATE_IN_SETUP\t\t\t0x10\n#define ETH_TRANSCEIVER_TYPE_MASK\t\t\t0x0000ff00\n#define ETH_TRANSCEIVER_TYPE_OFFSET\t\t\t0x8\n#define ETH_TRANSCEIVER_TYPE_NONE\t\t\t0x00\n#define ETH_TRANSCEIVER_TYPE_UNKNOWN\t\t\t0xff\n#define ETH_TRANSCEIVER_TYPE_1G_PCC\t\t\t0x01\n#define ETH_TRANSCEIVER_TYPE_1G_ACC\t\t\t0x02\n#define ETH_TRANSCEIVER_TYPE_1G_LX\t\t\t0x03\n#define ETH_TRANSCEIVER_TYPE_1G_SX\t\t\t0x04\n#define ETH_TRANSCEIVER_TYPE_10G_SR\t\t\t0x05\n#define ETH_TRANSCEIVER_TYPE_10G_LR\t\t\t0x06\n#define ETH_TRANSCEIVER_TYPE_10G_LRM\t\t\t0x07\n#define ETH_TRANSCEIVER_TYPE_10G_ER\t\t\t0x08\n#define ETH_TRANSCEIVER_TYPE_10G_PCC\t\t\t0x09\n#define ETH_TRANSCEIVER_TYPE_10G_ACC\t\t\t0x0a\n#define ETH_TRANSCEIVER_TYPE_XLPPI\t\t\t0x0b\n#define ETH_TRANSCEIVER_TYPE_40G_LR4\t\t\t0x0c\n#define ETH_TRANSCEIVER_TYPE_40G_SR4\t\t\t0x0d\n#define ETH_TRANSCEIVER_TYPE_40G_CR4\t\t\t0x0e\n#define ETH_TRANSCEIVER_TYPE_100G_AOC\t\t\t0x0f\n#define ETH_TRANSCEIVER_TYPE_100G_SR4\t\t\t0x10\n#define ETH_TRANSCEIVER_TYPE_100G_LR4\t\t\t0x11\n#define ETH_TRANSCEIVER_TYPE_100G_ER4\t\t\t0x12\n#define ETH_TRANSCEIVER_TYPE_100G_ACC\t\t\t0x13\n#define ETH_TRANSCEIVER_TYPE_100G_CR4\t\t\t0x14\n#define ETH_TRANSCEIVER_TYPE_4x10G_SR\t\t\t0x15\n#define ETH_TRANSCEIVER_TYPE_25G_CA_N\t\t\t0x16\n#define ETH_TRANSCEIVER_TYPE_25G_ACC_S\t\t\t0x17\n#define ETH_TRANSCEIVER_TYPE_25G_CA_S\t\t\t0x18\n#define ETH_TRANSCEIVER_TYPE_25G_ACC_M\t\t\t0x19\n#define ETH_TRANSCEIVER_TYPE_25G_CA_L\t\t\t0x1a\n#define ETH_TRANSCEIVER_TYPE_25G_ACC_L\t\t\t0x1b\n#define ETH_TRANSCEIVER_TYPE_25G_SR\t\t\t0x1c\n#define ETH_TRANSCEIVER_TYPE_25G_LR\t\t\t0x1d\n#define ETH_TRANSCEIVER_TYPE_25G_AOC\t\t\t0x1e\n#define ETH_TRANSCEIVER_TYPE_4x10G\t\t\t0x1f\n#define ETH_TRANSCEIVER_TYPE_4x25G_CR\t\t\t0x20\n#define ETH_TRANSCEIVER_TYPE_1000BASET\t\t\t0x21\n#define ETH_TRANSCEIVER_TYPE_10G_BASET\t\t\t0x22\n#define ETH_TRANSCEIVER_TYPE_MULTI_RATE_10G_40G_SR\t0x30\n#define ETH_TRANSCEIVER_TYPE_MULTI_RATE_10G_40G_CR\t0x31\n#define ETH_TRANSCEIVER_TYPE_MULTI_RATE_10G_40G_LR\t0x32\n#define ETH_TRANSCEIVER_TYPE_MULTI_RATE_40G_100G_SR\t0x33\n#define ETH_TRANSCEIVER_TYPE_MULTI_RATE_40G_100G_CR\t0x34\n#define ETH_TRANSCEIVER_TYPE_MULTI_RATE_40G_100G_LR\t0x35\n#define ETH_TRANSCEIVER_TYPE_MULTI_RATE_40G_100G_AOC\t0x36\n#define ETH_TRANSCEIVER_TYPE_MULTI_RATE_10G_25G_SR\t0x37\n#define ETH_TRANSCEIVER_TYPE_MULTI_RATE_10G_25G_LR\t0x38\n#define ETH_TRANSCEIVER_TYPE_MULTI_RATE_1G_10G_SR\t0x39\n#define ETH_TRANSCEIVER_TYPE_MULTI_RATE_1G_10G_LR\t0x3a\n\n\tu32 wol_info;\n\tu32 wol_pkt_len;\n\tu32 wol_pkt_details;\n\tstruct dcb_dscp_map dcb_dscp_map;\n\n\tu32 eee_status;\n#define EEE_ACTIVE_BIT\t\t\tBIT(0)\n#define EEE_LD_ADV_STATUS_MASK\t\t0x000000f0\n#define EEE_LD_ADV_STATUS_OFFSET\t4\n#define EEE_1G_ADV\t\t\tBIT(1)\n#define EEE_10G_ADV\t\t\tBIT(2)\n#define EEE_LP_ADV_STATUS_MASK\t\t0x00000f00\n#define EEE_LP_ADV_STATUS_OFFSET\t8\n#define EEE_SUPPORTED_SPEED_MASK\t0x0000f000\n#define EEE_SUPPORTED_SPEED_OFFSET\t12\n#define EEE_1G_SUPPORTED\t\tBIT(1)\n#define EEE_10G_SUPPORTED\t\tBIT(2)\n\n\tu32 eee_remote;\n#define EEE_REMOTE_TW_TX_MASK   0x0000ffff\n#define EEE_REMOTE_TW_TX_OFFSET 0\n#define EEE_REMOTE_TW_RX_MASK   0xffff0000\n#define EEE_REMOTE_TW_RX_OFFSET 16\n\n\tu32 module_info;\n\n\tu32 oem_cfg_port;\n#define OEM_CFG_CHANNEL_TYPE_MASK                       0x00000003\n#define OEM_CFG_CHANNEL_TYPE_OFFSET                     0\n#define OEM_CFG_CHANNEL_TYPE_VLAN_PARTITION             0x1\n#define OEM_CFG_CHANNEL_TYPE_STAGGED                    0x2\n#define OEM_CFG_SCHED_TYPE_MASK                         0x0000000C\n#define OEM_CFG_SCHED_TYPE_OFFSET                       2\n#define OEM_CFG_SCHED_TYPE_ETS                          0x1\n#define OEM_CFG_SCHED_TYPE_VNIC_BW                      0x2\n\n\tstruct lldp_received_tlvs_s lldp_received_tlvs[LLDP_MAX_LLDP_AGENTS];\n\tu32 system_lldp_tlvs_buf2[MAX_SYSTEM_LLDP_TLV_DATA];\n\tu32 phy_module_temperature;\n\tu32 nig_reg_stat_rx_bmb_packet;\n\tu32 nig_reg_rx_llh_ncsi_mcp_mask;\n\tu32 nig_reg_rx_llh_ncsi_mcp_mask_2;\n\tstruct pause_flood_monitor pause_flood_monitor;\n\tu32 nig_drain_cnt;\n\tstruct pkt_type_cnt pkt_tc_priority_cnt;\n};\n\n#define MCP_DRV_VER_STR_SIZE 16\n#define MCP_DRV_VER_STR_SIZE_DWORD (MCP_DRV_VER_STR_SIZE / sizeof(u32))\n#define MCP_DRV_NVM_BUF_LEN 32\nstruct drv_version_stc {\n\tu32 version;\n\tu8 name[MCP_DRV_VER_STR_SIZE - 4];\n};\n\nstruct public_func {\n\tu32 iscsi_boot_signature;\n\tu32 iscsi_boot_block_offset;\n\n\tu32 mtu_size;\n\n\tu32 c2s_pcp_map_lower;\n\tu32 c2s_pcp_map_upper;\n\tu32 c2s_pcp_map_default;\n\n\tstruct generic_idc_msg_s generic_idc_msg;\n\n\tu32 num_of_msix;\n\n\tu32 config;\n#define FUNC_MF_CFG_FUNC_HIDE\t\t\t0x00000001\n#define FUNC_MF_CFG_PAUSE_ON_HOST_RING\t\t0x00000002\n#define FUNC_MF_CFG_PAUSE_ON_HOST_RING_SHIFT\t0x00000001\n\n#define FUNC_MF_CFG_PROTOCOL_MASK\t0x000000f0\n#define FUNC_MF_CFG_PROTOCOL_SHIFT\t4\n#define FUNC_MF_CFG_PROTOCOL_ETHERNET\t0x00000000\n#define FUNC_MF_CFG_PROTOCOL_ISCSI              0x00000010\n#define FUNC_MF_CFG_PROTOCOL_FCOE               0x00000020\n#define FUNC_MF_CFG_PROTOCOL_ROCE               0x00000030\n#define FUNC_MF_CFG_PROTOCOL_MAX\t0x00000030\n\n#define FUNC_MF_CFG_MIN_BW_MASK\t\t0x0000ff00\n#define FUNC_MF_CFG_MIN_BW_SHIFT\t8\n#define FUNC_MF_CFG_MIN_BW_DEFAULT\t0x00000000\n#define FUNC_MF_CFG_MAX_BW_MASK\t\t0x00ff0000\n#define FUNC_MF_CFG_MAX_BW_SHIFT\t16\n#define FUNC_MF_CFG_MAX_BW_DEFAULT\t0x00640000\n\n\tu32 status;\n#define FUNC_STATUS_VIRTUAL_LINK_UP\t0x00000001\n\n\tu32 mac_upper;\n#define FUNC_MF_CFG_UPPERMAC_MASK\t0x0000ffff\n#define FUNC_MF_CFG_UPPERMAC_SHIFT\t0\n#define FUNC_MF_CFG_UPPERMAC_DEFAULT\tFUNC_MF_CFG_UPPERMAC_MASK\n\tu32 mac_lower;\n#define FUNC_MF_CFG_LOWERMAC_DEFAULT\t0xffffffff\n\n\tu32 fcoe_wwn_port_name_upper;\n\tu32 fcoe_wwn_port_name_lower;\n\n\tu32 fcoe_wwn_node_name_upper;\n\tu32 fcoe_wwn_node_name_lower;\n\n\tu32 ovlan_stag;\n#define FUNC_MF_CFG_OV_STAG_MASK\t0x0000ffff\n#define FUNC_MF_CFG_OV_STAG_SHIFT\t0\n#define FUNC_MF_CFG_OV_STAG_DEFAULT\tFUNC_MF_CFG_OV_STAG_MASK\n\n\tu32 pf_allocation;\n\n\tu32 preserve_data;\n\n\tu32 driver_last_activity_ts;\n\n\tu32 drv_ack_vf_disabled[VF_MAX_STATIC / 32];\n\n\tu32 drv_id;\n#define DRV_ID_PDA_COMP_VER_MASK\t0x0000ffff\n#define DRV_ID_PDA_COMP_VER_SHIFT\t0\n\n#define LOAD_REQ_HSI_VERSION\t\t2\n#define DRV_ID_MCP_HSI_VER_MASK\t\t0x00ff0000\n#define DRV_ID_MCP_HSI_VER_SHIFT\t16\n#define DRV_ID_MCP_HSI_VER_CURRENT\t(LOAD_REQ_HSI_VERSION << \\\n\t\t\t\t\t DRV_ID_MCP_HSI_VER_SHIFT)\n\n#define DRV_ID_DRV_TYPE_MASK\t\t0x7f000000\n#define DRV_ID_DRV_TYPE_SHIFT\t\t24\n#define DRV_ID_DRV_TYPE_UNKNOWN\t\t(0 << DRV_ID_DRV_TYPE_SHIFT)\n#define DRV_ID_DRV_TYPE_LINUX\t\tBIT(DRV_ID_DRV_TYPE_SHIFT)\n\n#define DRV_ID_DRV_INIT_HW_MASK\t\t0x80000000\n#define DRV_ID_DRV_INIT_HW_SHIFT\t31\n#define DRV_ID_DRV_INIT_HW_FLAG\t\tBIT(DRV_ID_DRV_INIT_HW_SHIFT)\n\n\tu32 oem_cfg_func;\n#define OEM_CFG_FUNC_TC_MASK                    0x0000000F\n#define OEM_CFG_FUNC_TC_OFFSET                  0\n#define OEM_CFG_FUNC_TC_0                       0x0\n#define OEM_CFG_FUNC_TC_1                       0x1\n#define OEM_CFG_FUNC_TC_2                       0x2\n#define OEM_CFG_FUNC_TC_3                       0x3\n#define OEM_CFG_FUNC_TC_4                       0x4\n#define OEM_CFG_FUNC_TC_5                       0x5\n#define OEM_CFG_FUNC_TC_6                       0x6\n#define OEM_CFG_FUNC_TC_7                       0x7\n\n#define OEM_CFG_FUNC_HOST_PRI_CTRL_MASK         0x00000030\n#define OEM_CFG_FUNC_HOST_PRI_CTRL_OFFSET       4\n#define OEM_CFG_FUNC_HOST_PRI_CTRL_VNIC         0x1\n#define OEM_CFG_FUNC_HOST_PRI_CTRL_OS           0x2\n\n\tstruct drv_version_stc drv_ver;\n};\n\nstruct mcp_mac {\n\tu32 mac_upper;\n\tu32 mac_lower;\n};\n\nstruct mcp_file_att {\n\tu32 nvm_start_addr;\n\tu32 len;\n};\n\nstruct bist_nvm_image_att {\n\tu32 return_code;\n\tu32 image_type;\n\tu32 nvm_start_addr;\n\tu32 len;\n};\n\nstruct lan_stats_stc {\n\tu64 ucast_rx_pkts;\n\tu64 ucast_tx_pkts;\n\tu32 fcs_err;\n\tu32 rserved;\n};\n\nstruct fcoe_stats_stc {\n\tu64 rx_pkts;\n\tu64 tx_pkts;\n\tu32 fcs_err;\n\tu32 login_failure;\n};\n\nstruct iscsi_stats_stc {\n\tu64 rx_pdus;\n\tu64 tx_pdus;\n\tu64 rx_bytes;\n\tu64 tx_bytes;\n};\n\nstruct rdma_stats_stc {\n\tu64 rx_pkts;\n\tu64 tx_pkts;\n\tu64 rx_bytes;\n\tu64 tx_bytes;\n};\n\nstruct ocbb_data_stc {\n\tu32 ocbb_host_addr;\n\tu32 ocsd_host_addr;\n\tu32 ocsd_req_update_interval;\n};\n\nstruct fcoe_cap_stc {\n\tu32 max_ios;\n\tu32 max_log;\n\tu32 max_exch;\n\tu32 max_npiv;\n\tu32 max_tgt;\n\tu32 max_outstnd;\n};\n\n#define MAX_NUM_OF_SENSORS 7\nstruct temperature_status_stc {\n\tu32 num_of_sensors;\n\tu32 sensor[MAX_NUM_OF_SENSORS];\n};\n\n \nstruct mdump_config_stc {\n\tu32 version;\n\tu32 config;\n\tu32 epoc;\n\tu32 num_of_logs;\n\tu32 valid_logs;\n};\n\nenum resource_id_enum {\n\tRESOURCE_NUM_SB_E = 0,\n\tRESOURCE_NUM_L2_QUEUE_E = 1,\n\tRESOURCE_NUM_VPORT_E = 2,\n\tRESOURCE_NUM_VMQ_E = 3,\n\tRESOURCE_FACTOR_NUM_RSS_PF_E = 4,\n\tRESOURCE_FACTOR_RSS_PER_VF_E = 5,\n\tRESOURCE_NUM_RL_E = 6,\n\tRESOURCE_NUM_PQ_E = 7,\n\tRESOURCE_NUM_VF_E = 8,\n\tRESOURCE_VFC_FILTER_E = 9,\n\tRESOURCE_ILT_E = 10,\n\tRESOURCE_CQS_E = 11,\n\tRESOURCE_GFT_PROFILES_E = 12,\n\tRESOURCE_NUM_TC_E = 13,\n\tRESOURCE_NUM_RSS_ENGINES_E = 14,\n\tRESOURCE_LL2_QUEUE_E = 15,\n\tRESOURCE_RDMA_STATS_QUEUE_E = 16,\n\tRESOURCE_BDQ_E = 17,\n\tRESOURCE_QCN_E = 18,\n\tRESOURCE_LLH_FILTER_E = 19,\n\tRESOURCE_VF_MAC_ADDR = 20,\n\tRESOURCE_LL2_CQS_E = 21,\n\tRESOURCE_VF_CNQS = 22,\n\tRESOURCE_MAX_NUM,\n\tRESOURCE_NUM_INVALID = 0xFFFFFFFF\n};\n\n \nstruct resource_info {\n\tenum resource_id_enum res_id;\n\tu32 size;\t\t \n\tu32 offset;\t\t \n\tu32 vf_size;\n\tu32 vf_offset;\n\tu32 flags;\n#define RESOURCE_ELEMENT_STRICT BIT(0)\n};\n\nstruct mcp_wwn {\n\tu32 wwn_upper;\n\tu32 wwn_lower;\n};\n\n#define DRV_ROLE_NONE           0\n#define DRV_ROLE_PREBOOT        1\n#define DRV_ROLE_OS             2\n#define DRV_ROLE_KDUMP          3\n\nstruct load_req_stc {\n\tu32 drv_ver_0;\n\tu32 drv_ver_1;\n\tu32 fw_ver;\n\tu32 misc0;\n#define LOAD_REQ_ROLE_MASK              0x000000FF\n#define LOAD_REQ_ROLE_SHIFT             0\n#define LOAD_REQ_LOCK_TO_MASK           0x0000FF00\n#define LOAD_REQ_LOCK_TO_SHIFT          8\n#define LOAD_REQ_LOCK_TO_DEFAULT        0\n#define LOAD_REQ_LOCK_TO_NONE           255\n#define LOAD_REQ_FORCE_MASK             0x000F0000\n#define LOAD_REQ_FORCE_SHIFT            16\n#define LOAD_REQ_FORCE_NONE             0\n#define LOAD_REQ_FORCE_PF               1\n#define LOAD_REQ_FORCE_ALL              2\n#define LOAD_REQ_FLAGS0_MASK            0x00F00000\n#define LOAD_REQ_FLAGS0_SHIFT           20\n#define LOAD_REQ_FLAGS0_AVOID_RESET     (0x1 << 0)\n};\n\nstruct load_rsp_stc {\n\tu32 drv_ver_0;\n\tu32 drv_ver_1;\n\tu32 fw_ver;\n\tu32 misc0;\n#define LOAD_RSP_ROLE_MASK              0x000000FF\n#define LOAD_RSP_ROLE_SHIFT             0\n#define LOAD_RSP_HSI_MASK               0x0000FF00\n#define LOAD_RSP_HSI_SHIFT              8\n#define LOAD_RSP_FLAGS0_MASK            0x000F0000\n#define LOAD_RSP_FLAGS0_SHIFT           16\n#define LOAD_RSP_FLAGS0_DRV_EXISTS      (0x1 << 0)\n};\n\nstruct mdump_retain_data_stc {\n\tu32 valid;\n\tu32 epoch;\n\tu32 pf;\n\tu32 status;\n};\n\nstruct attribute_cmd_write_stc {\n\tu32 val;\n\tu32 mask;\n\tu32 offset;\n};\n\nstruct lldp_stats_stc {\n\tu32 tx_frames_total;\n\tu32 rx_frames_total;\n\tu32 rx_frames_discarded;\n\tu32 rx_age_outs;\n};\n\nstruct get_att_ctrl_stc {\n\tu32 disabled_attns;\n\tu32 controllable_attns;\n};\n\nstruct trace_filter_stc {\n\tu32 level;\n\tu32 modules;\n};\n\nunion drv_union_data {\n\tstruct mcp_mac wol_mac;\n\n\tstruct eth_phy_cfg drv_phy_cfg;\n\n\tstruct mcp_val64 val64;\n\n\tu8 raw_data[MCP_DRV_NVM_BUF_LEN];\n\n\tstruct mcp_file_att file_att;\n\n\tu32 ack_vf_disabled[EXT_VF_BITMAP_SIZE_IN_DWORDS];\n\n\tstruct drv_version_stc drv_version;\n\n\tstruct lan_stats_stc lan_stats;\n\tstruct fcoe_stats_stc fcoe_stats;\n\tstruct iscsi_stats_stc iscsi_stats;\n\tstruct rdma_stats_stc rdma_stats;\n\tstruct ocbb_data_stc ocbb_info;\n\tstruct temperature_status_stc temp_info;\n\tstruct resource_info resource;\n\tstruct bist_nvm_image_att nvm_image_att;\n\tstruct mdump_config_stc mdump_config;\n\tstruct mcp_mac lldp_mac;\n\tstruct mcp_wwn fcoe_fabric_name;\n\tu32 dword;\n\n\tstruct load_req_stc load_req;\n\tstruct load_rsp_stc load_rsp;\n\tstruct mdump_retain_data_stc mdump_retain;\n\tstruct attribute_cmd_write_stc attribute_cmd_write;\n\tstruct lldp_stats_stc lldp_stats;\n\tstruct pcie_stats_stc pcie_stats;\n\n\tstruct get_att_ctrl_stc get_att_ctrl;\n\tstruct fcoe_cap_stc fcoe_cap;\n\tstruct trace_filter_stc trace_filter;\n};\n\nstruct public_drv_mb {\n\tu32 drv_mb_header;\n#define DRV_MSG_SEQ_NUMBER_MASK\t\t\t0x0000ffff\n#define DRV_MSG_SEQ_NUMBER_OFFSET\t\t0\n#define DRV_MSG_CODE_MASK\t\t\t0xffff0000\n#define DRV_MSG_CODE_OFFSET\t\t\t16\n\n\tu32 drv_mb_param;\n\n\tu32 fw_mb_header;\n#define FW_MSG_SEQ_NUMBER_MASK\t\t\t0x0000ffff\n#define FW_MSG_SEQ_NUMBER_OFFSET\t\t0\n#define FW_MSG_CODE_MASK\t\t\t0xffff0000\n#define FW_MSG_CODE_OFFSET\t\t\t16\n\n\tu32 fw_mb_param;\n\n\tu32 drv_pulse_mb;\n#define DRV_PULSE_SEQ_MASK\t\t\t0x00007fff\n#define DRV_PULSE_SYSTEM_TIME_MASK\t\t0xffff0000\n#define DRV_PULSE_ALWAYS_ALIVE\t\t\t0x00008000\n\n\tu32 mcp_pulse_mb;\n#define MCP_PULSE_SEQ_MASK\t\t\t0x00007fff\n#define MCP_PULSE_ALWAYS_ALIVE\t\t\t0x00008000\n#define MCP_EVENT_MASK\t\t\t\t0xffff0000\n#define MCP_EVENT_OTHER_DRIVER_RESET_REQ\t0x00010000\n\n\tunion drv_union_data union_data;\n};\n\n#define DRV_MSG_CODE(_code_)    ((_code_) << DRV_MSG_CODE_OFFSET)\nenum drv_msg_code_enum {\n\tDRV_MSG_CODE_NVM_PUT_FILE_BEGIN = DRV_MSG_CODE(0x0001),\n\tDRV_MSG_CODE_NVM_PUT_FILE_DATA = DRV_MSG_CODE(0x0002),\n\tDRV_MSG_CODE_NVM_GET_FILE_ATT = DRV_MSG_CODE(0x0003),\n\tDRV_MSG_CODE_NVM_READ_NVRAM = DRV_MSG_CODE(0x0005),\n\tDRV_MSG_CODE_NVM_WRITE_NVRAM = DRV_MSG_CODE(0x0006),\n\tDRV_MSG_CODE_MCP_RESET = DRV_MSG_CODE(0x0009),\n\tDRV_MSG_CODE_SET_VERSION = DRV_MSG_CODE(0x000f),\n\tDRV_MSG_CODE_MCP_HALT = DRV_MSG_CODE(0x0010),\n\tDRV_MSG_CODE_SET_VMAC = DRV_MSG_CODE(0x0011),\n\tDRV_MSG_CODE_GET_VMAC = DRV_MSG_CODE(0x0012),\n\tDRV_MSG_CODE_GET_STATS = DRV_MSG_CODE(0x0013),\n\tDRV_MSG_CODE_TRANSCEIVER_READ = DRV_MSG_CODE(0x0016),\n\tDRV_MSG_CODE_MASK_PARITIES = DRV_MSG_CODE(0x001a),\n\tDRV_MSG_CODE_BIST_TEST = DRV_MSG_CODE(0x001e),\n\tDRV_MSG_CODE_SET_LED_MODE = DRV_MSG_CODE(0x0020),\n\tDRV_MSG_CODE_RESOURCE_CMD = DRV_MSG_CODE(0x0023),\n\tDRV_MSG_CODE_MDUMP_CMD = DRV_MSG_CODE(0x0025),\n\tDRV_MSG_CODE_GET_PF_RDMA_PROTOCOL = DRV_MSG_CODE(0x002b),\n\tDRV_MSG_CODE_OS_WOL = DRV_MSG_CODE(0x002e),\n\tDRV_MSG_CODE_GET_TLV_DONE = DRV_MSG_CODE(0x002f),\n\tDRV_MSG_CODE_FEATURE_SUPPORT = DRV_MSG_CODE(0x0030),\n\tDRV_MSG_CODE_GET_MFW_FEATURE_SUPPORT = DRV_MSG_CODE(0x0031),\n\tDRV_MSG_CODE_GET_ENGINE_CONFIG = DRV_MSG_CODE(0x0037),\n\tDRV_MSG_CODE_GET_NVM_CFG_OPTION = DRV_MSG_CODE(0x003e),\n\tDRV_MSG_CODE_SET_NVM_CFG_OPTION = DRV_MSG_CODE(0x003f),\n\tDRV_MSG_CODE_INITIATE_PF_FLR = DRV_MSG_CODE(0x0201),\n\tDRV_MSG_CODE_LOAD_REQ = DRV_MSG_CODE(0x1000),\n\tDRV_MSG_CODE_LOAD_DONE = DRV_MSG_CODE(0x1100),\n\tDRV_MSG_CODE_INIT_HW = DRV_MSG_CODE(0x1200),\n\tDRV_MSG_CODE_CANCEL_LOAD_REQ = DRV_MSG_CODE(0x1300),\n\tDRV_MSG_CODE_UNLOAD_REQ = DRV_MSG_CODE(0x2000),\n\tDRV_MSG_CODE_UNLOAD_DONE = DRV_MSG_CODE(0x2100),\n\tDRV_MSG_CODE_INIT_PHY = DRV_MSG_CODE(0x2200),\n\tDRV_MSG_CODE_LINK_RESET = DRV_MSG_CODE(0x2300),\n\tDRV_MSG_CODE_SET_DCBX = DRV_MSG_CODE(0x2500),\n\tDRV_MSG_CODE_OV_UPDATE_CURR_CFG = DRV_MSG_CODE(0x2600),\n\tDRV_MSG_CODE_OV_UPDATE_BUS_NUM = DRV_MSG_CODE(0x2700),\n\tDRV_MSG_CODE_OV_UPDATE_BOOT_PROGRESS = DRV_MSG_CODE(0x2800),\n\tDRV_MSG_CODE_OV_UPDATE_STORM_FW_VER = DRV_MSG_CODE(0x2900),\n\tDRV_MSG_CODE_NIG_DRAIN = DRV_MSG_CODE(0x3000),\n\tDRV_MSG_CODE_OV_UPDATE_DRIVER_STATE = DRV_MSG_CODE(0x3100),\n\tDRV_MSG_CODE_BW_UPDATE_ACK = DRV_MSG_CODE(0x3200),\n\tDRV_MSG_CODE_OV_UPDATE_MTU = DRV_MSG_CODE(0x3300),\n\tDRV_MSG_GET_RESOURCE_ALLOC_MSG = DRV_MSG_CODE(0x3400),\n\tDRV_MSG_SET_RESOURCE_VALUE_MSG = DRV_MSG_CODE(0x3500),\n\tDRV_MSG_CODE_OV_UPDATE_WOL = DRV_MSG_CODE(0x3800),\n\tDRV_MSG_CODE_OV_UPDATE_ESWITCH_MODE = DRV_MSG_CODE(0x3900),\n\tDRV_MSG_CODE_S_TAG_UPDATE_ACK = DRV_MSG_CODE(0x3b00),\n\tDRV_MSG_CODE_GET_OEM_UPDATES = DRV_MSG_CODE(0x4100),\n\tDRV_MSG_CODE_GET_PPFID_BITMAP = DRV_MSG_CODE(0x4300),\n\tDRV_MSG_CODE_VF_DISABLED_DONE = DRV_MSG_CODE(0xc000),\n\tDRV_MSG_CODE_CFG_VF_MSIX = DRV_MSG_CODE(0xc001),\n\tDRV_MSG_CODE_CFG_PF_VFS_MSIX = DRV_MSG_CODE(0xc002),\n\tDRV_MSG_CODE_DEBUG_DATA_SEND = DRV_MSG_CODE(0xc004),\n\tDRV_MSG_CODE_GET_MANAGEMENT_STATUS = DRV_MSG_CODE(0xc007),\n};\n\n#define DRV_MSG_CODE_VMAC_TYPE_SHIFT            4\n#define DRV_MSG_CODE_VMAC_TYPE_MASK             0x30\n#define DRV_MSG_CODE_VMAC_TYPE_MAC              1\n#define DRV_MSG_CODE_VMAC_TYPE_WWNN             2\n#define DRV_MSG_CODE_VMAC_TYPE_WWPN             3\n\n \n#define DRV_MSG_CODE_RETAIN_VMAC_FUNC_SHIFT 0\n#define DRV_MSG_CODE_RETAIN_VMAC_FUNC_MASK 0xf\n\n#define DRV_MSG_CODE_RETAIN_VMAC_TYPE_SHIFT 4\n#define DRV_MSG_CODE_RETAIN_VMAC_TYPE_MASK 0x70\n#define DRV_MSG_CODE_RETAIN_VMAC_TYPE_L2 0\n#define DRV_MSG_CODE_RETAIN_VMAC_TYPE_ISCSI 1\n#define DRV_MSG_CODE_RETAIN_VMAC_TYPE_FCOE 2\n#define DRV_MSG_CODE_RETAIN_VMAC_TYPE_WWNN 3\n#define DRV_MSG_CODE_RETAIN_VMAC_TYPE_WWPN 4\n\n#define DRV_MSG_CODE_MCP_RESET_FORCE 0xf04ce\n\n#define DRV_MSG_CODE_STATS_TYPE_LAN             1\n#define DRV_MSG_CODE_STATS_TYPE_FCOE            2\n#define DRV_MSG_CODE_STATS_TYPE_ISCSI           3\n#define DRV_MSG_CODE_STATS_TYPE_RDMA            4\n\n#define BW_MAX_MASK 0x000000ff\n#define BW_MAX_OFFSET 0\n#define BW_MIN_MASK 0x0000ff00\n#define BW_MIN_OFFSET 8\n\n#define DRV_MSG_FAN_FAILURE_TYPE BIT(0)\n#define DRV_MSG_TEMPERATURE_FAILURE_TYPE BIT(1)\n\n#define RESOURCE_CMD_REQ_RESC_MASK\t\t0x0000001F\n#define RESOURCE_CMD_REQ_RESC_SHIFT\t\t0\n#define RESOURCE_CMD_REQ_OPCODE_MASK\t\t0x000000E0\n#define RESOURCE_CMD_REQ_OPCODE_SHIFT\t\t5\n#define RESOURCE_OPCODE_REQ\t\t\t1\n#define RESOURCE_OPCODE_REQ_WO_AGING\t\t2\n#define RESOURCE_OPCODE_REQ_W_AGING\t\t3\n#define RESOURCE_OPCODE_RELEASE\t\t\t4\n#define RESOURCE_OPCODE_FORCE_RELEASE\t\t5\n#define RESOURCE_CMD_REQ_AGE_MASK\t\t0x0000FF00\n#define RESOURCE_CMD_REQ_AGE_SHIFT\t\t8\n\n#define RESOURCE_CMD_RSP_OWNER_MASK\t\t0x000000FF\n#define RESOURCE_CMD_RSP_OWNER_SHIFT\t\t0\n#define RESOURCE_CMD_RSP_OPCODE_MASK\t\t0x00000700\n#define RESOURCE_CMD_RSP_OPCODE_SHIFT\t\t8\n#define RESOURCE_OPCODE_GNT\t\t\t1\n#define RESOURCE_OPCODE_BUSY\t\t\t2\n#define RESOURCE_OPCODE_RELEASED\t\t3\n#define RESOURCE_OPCODE_RELEASED_PREVIOUS\t4\n#define RESOURCE_OPCODE_WRONG_OWNER\t\t5\n#define RESOURCE_OPCODE_UNKNOWN_CMD\t\t255\n\n#define RESOURCE_DUMP\t\t\t\t0\n\n \n#define MDUMP_DRV_PARAM_OPCODE_MASK             0x000000ff\n#define DRV_MSG_CODE_MDUMP_ACK                  0x01\n#define DRV_MSG_CODE_MDUMP_SET_VALUES           0x02\n#define DRV_MSG_CODE_MDUMP_TRIGGER              0x03\n#define DRV_MSG_CODE_MDUMP_GET_CONFIG           0x04\n#define DRV_MSG_CODE_MDUMP_SET_ENABLE           0x05\n#define DRV_MSG_CODE_MDUMP_CLEAR_LOGS           0x06\n#define DRV_MSG_CODE_MDUMP_GET_RETAIN           0x07\n#define DRV_MSG_CODE_MDUMP_CLR_RETAIN           0x08\n\n#define DRV_MSG_CODE_HW_DUMP_TRIGGER            0x0a\n\n#define DRV_MSG_CODE_MDUMP_FREE_DRIVER_BUF 0x0b\n#define DRV_MSG_CODE_MDUMP_GEN_LINK_DUMP 0x0c\n#define DRV_MSG_CODE_MDUMP_GEN_IDLE_CHK 0x0d\n\n \n#define MDUMP_DRV_PARAM_OPTION_MASK 0x00000f00\n#define DRV_MSG_CODE_MDUMP_USE_DRIVER_BUF_OFFSET 8\n#define DRV_MSG_CODE_MDUMP_USE_DRIVER_BUF_MASK 0x100\n\n \n#define DRV_MB_PARAM_ADDR_SHIFT 0\n#define DRV_MB_PARAM_ADDR_MASK 0x0000FFFF\n#define DRV_MB_PARAM_DEVAD_SHIFT 16\n#define DRV_MB_PARAM_DEVAD_MASK 0x001F0000\n#define DRV_MB_PARAM_PORT_SHIFT 21\n#define DRV_MB_PARAM_PORT_MASK 0x00600000\n\n \n#define DRV_MB_PARAM_PMBUS_CMD_SHIFT 0\n#define DRV_MB_PARAM_PMBUS_CMD_MASK 0xFF\n#define DRV_MB_PARAM_PMBUS_LEN_SHIFT 8\n#define DRV_MB_PARAM_PMBUS_LEN_MASK 0x300\n#define DRV_MB_PARAM_PMBUS_DATA_SHIFT 16\n#define DRV_MB_PARAM_PMBUS_DATA_MASK 0xFFFF0000\n\n \n#define DRV_MB_PARAM_UNLOAD_WOL_UNKNOWN 0x00000000\n#define DRV_MB_PARAM_UNLOAD_WOL_MCP 0x00000001\n#define DRV_MB_PARAM_UNLOAD_WOL_DISABLED 0x00000002\n#define DRV_MB_PARAM_UNLOAD_WOL_ENABLED 0x00000003\n\n \n#define DRV_MB_PARAM_UNLOAD_NON_D3_POWER 0x00000001\n\n \n#define DRV_MB_PARAM_INIT_PHY_FORCE 0x00000001\n#define DRV_MB_PARAM_INIT_PHY_DONT_CARE 0x00000002\n\n \n#define DRV_MB_PARAM_LLDP_SEND_MASK 0x00000001\n#define DRV_MB_PARAM_LLDP_SEND_SHIFT 0\n#define DRV_MB_PARAM_LLDP_AGENT_MASK 0x00000006\n#define DRV_MB_PARAM_LLDP_AGENT_SHIFT 1\n#define DRV_MB_PARAM_LLDP_TLV_RX_VALID_MASK 0x00000001\n#define DRV_MB_PARAM_LLDP_TLV_RX_VALID_SHIFT 0\n#define DRV_MB_PARAM_LLDP_TLV_RX_TYPE_MASK 0x000007f0\n#define DRV_MB_PARAM_LLDP_TLV_RX_TYPE_SHIFT 4\n#define DRV_MB_PARAM_DCBX_NOTIFY_MASK 0x00000008\n#define DRV_MB_PARAM_DCBX_NOTIFY_SHIFT 3\n#define DRV_MB_PARAM_DCBX_ADMIN_CFG_NOTIFY_MASK 0x00000010\n#define DRV_MB_PARAM_DCBX_ADMIN_CFG_NOTIFY_SHIFT 4\n\n#define DRV_MB_PARAM_NIG_DRAIN_PERIOD_MS_MASK 0x000000FF\n#define DRV_MB_PARAM_NIG_DRAIN_PERIOD_MS_SHIFT 0\n\n#define DRV_MB_PARAM_NVM_PUT_FILE_TYPE_MASK 0x000000ff\n#define DRV_MB_PARAM_NVM_PUT_FILE_TYPE_SHIFT 0\n#define DRV_MB_PARAM_NVM_PUT_FILE_BEGIN_MFW 0x1\n#define DRV_MB_PARAM_NVM_PUT_FILE_BEGIN_IMAGE 0x2\n\n#define DRV_MB_PARAM_NVM_PUT_FILE_BEGIN_MBI     0x3\n#define DRV_MB_PARAM_NVM_OFFSET_OFFSET          0\n#define DRV_MB_PARAM_NVM_OFFSET_MASK            0x00FFFFFF\n#define DRV_MB_PARAM_NVM_LEN_OFFSET\t\t24\n#define DRV_MB_PARAM_NVM_LEN_MASK               0xFF000000\n\n#define DRV_MB_PARAM_CFG_VF_MSIX_VF_ID_SHIFT\t0\n#define DRV_MB_PARAM_CFG_VF_MSIX_VF_ID_MASK\t0x000000FF\n#define DRV_MB_PARAM_CFG_VF_MSIX_SB_NUM_SHIFT\t8\n#define DRV_MB_PARAM_CFG_VF_MSIX_SB_NUM_MASK\t0x0000FF00\n\n#define DRV_MB_PARAM_OV_CURR_CFG_SHIFT\t\t0\n#define DRV_MB_PARAM_OV_CURR_CFG_MASK\t\t0x0000000F\n#define DRV_MB_PARAM_OV_CURR_CFG_NONE\t\t0\n#define DRV_MB_PARAM_OV_CURR_CFG_OS\t\t1\n#define DRV_MB_PARAM_OV_CURR_CFG_VENDOR_SPEC\t2\n#define DRV_MB_PARAM_OV_CURR_CFG_OTHER\t\t3\n\n#define DRV_MB_PARAM_OV_STORM_FW_VER_SHIFT\t0\n#define DRV_MB_PARAM_OV_STORM_FW_VER_MASK\t0xFFFFFFFF\n#define DRV_MB_PARAM_OV_STORM_FW_VER_MAJOR_MASK\t0xFF000000\n#define DRV_MB_PARAM_OV_STORM_FW_VER_MINOR_MASK\t0x00FF0000\n#define DRV_MB_PARAM_OV_STORM_FW_VER_BUILD_MASK\t0x0000FF00\n#define DRV_MB_PARAM_OV_STORM_FW_VER_DROP_MASK\t0x000000FF\n\n#define DRV_MSG_CODE_OV_UPDATE_DRIVER_STATE_SHIFT\t0\n#define DRV_MSG_CODE_OV_UPDATE_DRIVER_STATE_MASK\t0xF\n#define DRV_MSG_CODE_OV_UPDATE_DRIVER_STATE_UNKNOWN\t0x1\n#define DRV_MSG_CODE_OV_UPDATE_DRIVER_STATE_NOT_LOADED\t0x2\n#define DRV_MSG_CODE_OV_UPDATE_DRIVER_STATE_LOADING\t0x3\n#define DRV_MSG_CODE_OV_UPDATE_DRIVER_STATE_DISABLED\t0x4\n#define DRV_MSG_CODE_OV_UPDATE_DRIVER_STATE_ACTIVE\t0x5\n\n#define DRV_MB_PARAM_OV_MTU_SIZE_SHIFT\t0\n#define DRV_MB_PARAM_OV_MTU_SIZE_MASK\t0xFFFFFFFF\n\n#define DRV_MB_PARAM_WOL_MASK\t(DRV_MB_PARAM_WOL_DEFAULT | \\\n\t\t\t\t DRV_MB_PARAM_WOL_DISABLED | \\\n\t\t\t\t DRV_MB_PARAM_WOL_ENABLED)\n#define DRV_MB_PARAM_WOL_DEFAULT\tDRV_MB_PARAM_UNLOAD_WOL_MCP\n#define DRV_MB_PARAM_WOL_DISABLED\tDRV_MB_PARAM_UNLOAD_WOL_DISABLED\n#define DRV_MB_PARAM_WOL_ENABLED\tDRV_MB_PARAM_UNLOAD_WOL_ENABLED\n\n#define DRV_MB_PARAM_ESWITCH_MODE_MASK\t(DRV_MB_PARAM_ESWITCH_MODE_NONE | \\\n\t\t\t\t\t DRV_MB_PARAM_ESWITCH_MODE_VEB | \\\n\t\t\t\t\t DRV_MB_PARAM_ESWITCH_MODE_VEPA)\n#define DRV_MB_PARAM_ESWITCH_MODE_NONE\t0x0\n#define DRV_MB_PARAM_ESWITCH_MODE_VEB\t0x1\n#define DRV_MB_PARAM_ESWITCH_MODE_VEPA\t0x2\n\n#define DRV_MB_PARAM_DUMMY_OEM_UPDATES_MASK\t0x1\n#define DRV_MB_PARAM_DUMMY_OEM_UPDATES_OFFSET\t0\n\n#define DRV_MB_PARAM_SET_LED_MODE_OPER\t\t0x0\n#define DRV_MB_PARAM_SET_LED_MODE_ON\t\t0x1\n#define DRV_MB_PARAM_SET_LED_MODE_OFF\t\t0x2\n\n#define DRV_MB_PARAM_TRANSCEIVER_PORT_OFFSET\t\t\t0\n#define DRV_MB_PARAM_TRANSCEIVER_PORT_MASK\t\t\t0x00000003\n#define DRV_MB_PARAM_TRANSCEIVER_SIZE_OFFSET\t\t\t2\n#define DRV_MB_PARAM_TRANSCEIVER_SIZE_MASK\t\t\t0x000000fc\n#define DRV_MB_PARAM_TRANSCEIVER_I2C_ADDRESS_OFFSET\t\t8\n#define DRV_MB_PARAM_TRANSCEIVER_I2C_ADDRESS_MASK\t\t0x0000ff00\n#define DRV_MB_PARAM_TRANSCEIVER_OFFSET_OFFSET\t\t\t16\n#define DRV_MB_PARAM_TRANSCEIVER_OFFSET_MASK\t\t\t0xffff0000\n\n\t \n#define DRV_MB_PARAM_RESOURCE_ALLOC_VERSION_MAJOR_MASK\t\t0xffff0000\n#define DRV_MB_PARAM_RESOURCE_ALLOC_VERSION_MAJOR_SHIFT\t\t16\n#define DRV_MB_PARAM_RESOURCE_ALLOC_VERSION_MINOR_MASK\t\t0x0000ffff\n#define DRV_MB_PARAM_RESOURCE_ALLOC_VERSION_MINOR_SHIFT\t\t0\n\n#define DRV_MB_PARAM_BIST_UNKNOWN_TEST\t\t\t\t0\n#define DRV_MB_PARAM_BIST_REGISTER_TEST\t\t\t\t1\n#define DRV_MB_PARAM_BIST_CLOCK_TEST\t\t\t\t2\n#define DRV_MB_PARAM_BIST_NVM_TEST_NUM_IMAGES\t\t\t3\n#define DRV_MB_PARAM_BIST_NVM_TEST_IMAGE_BY_INDEX\t\t4\n\n#define DRV_MB_PARAM_BIST_RC_UNKNOWN\t\t\t\t0\n#define DRV_MB_PARAM_BIST_RC_PASSED\t\t\t\t1\n#define DRV_MB_PARAM_BIST_RC_FAILED\t\t\t\t2\n#define DRV_MB_PARAM_BIST_RC_INVALID_PARAMETER\t\t\t3\n\n#define DRV_MB_PARAM_BIST_TEST_INDEX_SHIFT\t\t\t0\n#define DRV_MB_PARAM_BIST_TEST_INDEX_MASK\t\t\t0x000000ff\n#define DRV_MB_PARAM_BIST_TEST_IMAGE_INDEX_SHIFT\t\t8\n#define DRV_MB_PARAM_BIST_TEST_IMAGE_INDEX_MASK\t\t\t0x0000ff00\n\n#define DRV_MB_PARAM_FEATURE_SUPPORT_PORT_MASK\t\t\t0x0000ffff\n#define DRV_MB_PARAM_FEATURE_SUPPORT_PORT_OFFSET\t\t0\n#define DRV_MB_PARAM_FEATURE_SUPPORT_PORT_SMARTLINQ\t\t0x00000001\n#define DRV_MB_PARAM_FEATURE_SUPPORT_PORT_EEE\t\t\t0x00000002\n#define DRV_MB_PARAM_FEATURE_SUPPORT_PORT_FEC_CONTROL\t\t0x00000004\n#define DRV_MB_PARAM_FEATURE_SUPPORT_PORT_EXT_SPEED_FEC_CONTROL\t0x00000008\n#define DRV_MB_PARAM_FEATURE_SUPPORT_FUNC_VLINK\t\t\t0x00010000\n\n \n#define DRV_MSG_CODE_DEBUG_DATA_SEND_SIZE_OFFSET\t\t0\n#define DRV_MSG_CODE_DEBUG_DATA_SEND_SIZE_MASK\t\t\t0xff\n\n \n#define DRV_MB_PARAM_ATTRIBUTE_KEY_OFFSET\t\t\t0\n#define DRV_MB_PARAM_ATTRIBUTE_KEY_MASK\t\t\t\t0x00ffffff\n#define DRV_MB_PARAM_ATTRIBUTE_CMD_OFFSET\t\t\t24\n#define DRV_MB_PARAM_ATTRIBUTE_CMD_MASK\t\t\t\t0xff000000\n\n#define DRV_MB_PARAM_NVM_CFG_OPTION_ID_OFFSET\t\t\t0\n#define DRV_MB_PARAM_NVM_CFG_OPTION_ID_MASK\t\t\t0x0000ffff\n#define DRV_MB_PARAM_NVM_CFG_OPTION_ID_IGNORE\t\t\t0x0000ffff\n#define DRV_MB_PARAM_NVM_CFG_OPTION_ID_SHIFT\t\t\t0\n#define DRV_MB_PARAM_NVM_CFG_OPTION_ALL_SHIFT\t\t\t16\n#define DRV_MB_PARAM_NVM_CFG_OPTION_ALL_MASK\t\t\t0x00010000\n#define DRV_MB_PARAM_NVM_CFG_OPTION_INIT_SHIFT\t\t\t17\n#define DRV_MB_PARAM_NVM_CFG_OPTION_INIT_MASK\t\t\t0x00020000\n#define DRV_MB_PARAM_NVM_CFG_OPTION_COMMIT_SHIFT\t\t18\n#define DRV_MB_PARAM_NVM_CFG_OPTION_COMMIT_MASK\t\t\t0x00040000\n#define DRV_MB_PARAM_NVM_CFG_OPTION_FREE_SHIFT\t\t\t19\n#define DRV_MB_PARAM_NVM_CFG_OPTION_FREE_MASK\t\t\t0x00080000\n#define DRV_MB_PARAM_NVM_CFG_OPTION_ENTITY_SEL_SHIFT\t\t20\n#define DRV_MB_PARAM_NVM_CFG_OPTION_ENTITY_SEL_MASK\t\t0x00100000\n#define DRV_MB_PARAM_NVM_CFG_OPTION_DEFAULT_RESTORE_ALL_SHIFT\t21\n#define DRV_MB_PARAM_NVM_CFG_OPTION_DEFAULT_RESTORE_ALL_MASK 0x00200000\n#define DRV_MB_PARAM_NVM_CFG_OPTION_ENTITY_ID_SHIFT\t\t24\n#define DRV_MB_PARAM_NVM_CFG_OPTION_ENTITY_ID_MASK\t\t0x0f000000\n\n \n#define DRV_MSG_CODE_GET_PERM_MAC_TYPE_SHIFT\t\t0\n#define DRV_MSG_CODE_GET_PERM_MAC_TYPE_MASK\t\t0xF\n#define DRV_MSG_CODE_GET_PERM_MAC_TYPE_PF\t\t0\n#define DRV_MSG_CODE_GET_PERM_MAC_TYPE_BMC\t\t1\n#define DRV_MSG_CODE_GET_PERM_MAC_TYPE_VF\t\t2\n#define DRV_MSG_CODE_GET_PERM_MAC_TYPE_LLDP\t\t3\n#define DRV_MSG_CODE_GET_PERM_MAC_TYPE_MAX\t\t4\n#define DRV_MSG_CODE_GET_PERM_MAC_INDEX_SHIFT\t\t8\n#define DRV_MSG_CODE_GET_PERM_MAC_INDEX_MASK\t\t0xFFFF00\n\n#define FW_MSG_CODE(_code_)    ((_code_) << FW_MSG_CODE_OFFSET)\nenum fw_msg_code_enum {\n\tFW_MSG_CODE_UNSUPPORTED = FW_MSG_CODE(0x0000),\n\tFW_MSG_CODE_NVM_OK = FW_MSG_CODE(0x0001),\n\tFW_MSG_CODE_NVM_PUT_FILE_FINISH_OK = FW_MSG_CODE(0x0040),\n\tFW_MSG_CODE_PHY_OK = FW_MSG_CODE(0x0011),\n\tFW_MSG_CODE_OK = FW_MSG_CODE(0x0016),\n\tFW_MSG_CODE_ERROR = FW_MSG_CODE(0x0017),\n\tFW_MSG_CODE_TRANSCEIVER_DIAG_OK = FW_MSG_CODE(0x0016),\n\tFW_MSG_CODE_TRANSCEIVER_NOT_PRESENT = FW_MSG_CODE(0x0002),\n\tFW_MSG_CODE_MDUMP_INVALID_CMD = FW_MSG_CODE(0x0003),\n\tFW_MSG_CODE_OS_WOL_SUPPORTED = FW_MSG_CODE(0x0080),\n\tFW_MSG_CODE_DRV_CFG_PF_VFS_MSIX_DONE = FW_MSG_CODE(0x0087),\n\tFW_MSG_CODE_DRV_LOAD_ENGINE = FW_MSG_CODE(0x1010),\n\tFW_MSG_CODE_DRV_LOAD_PORT = FW_MSG_CODE(0x1011),\n\tFW_MSG_CODE_DRV_LOAD_FUNCTION = FW_MSG_CODE(0x1012),\n\tFW_MSG_CODE_DRV_LOAD_REFUSED_PDA = FW_MSG_CODE(0x1020),\n\tFW_MSG_CODE_DRV_LOAD_REFUSED_HSI_1 = FW_MSG_CODE(0x1021),\n\tFW_MSG_CODE_DRV_LOAD_REFUSED_DIAG = FW_MSG_CODE(0x1022),\n\tFW_MSG_CODE_DRV_LOAD_REFUSED_HSI = FW_MSG_CODE(0x1023),\n\tFW_MSG_CODE_DRV_LOAD_REFUSED_REQUIRES_FORCE = FW_MSG_CODE(0x1030),\n\tFW_MSG_CODE_DRV_LOAD_REFUSED_REJECT = FW_MSG_CODE(0x1031),\n\tFW_MSG_CODE_DRV_LOAD_DONE = FW_MSG_CODE(0x1110),\n\tFW_MSG_CODE_DRV_UNLOAD_ENGINE = FW_MSG_CODE(0x2011),\n\tFW_MSG_CODE_DRV_UNLOAD_PORT = FW_MSG_CODE(0x2012),\n\tFW_MSG_CODE_DRV_UNLOAD_FUNCTION = FW_MSG_CODE(0x2013),\n\tFW_MSG_CODE_DRV_UNLOAD_DONE = FW_MSG_CODE(0x2110),\n\tFW_MSG_CODE_RESOURCE_ALLOC_OK = FW_MSG_CODE(0x3400),\n\tFW_MSG_CODE_RESOURCE_ALLOC_UNKNOWN = FW_MSG_CODE(0x3500),\n\tFW_MSG_CODE_S_TAG_UPDATE_ACK_DONE = FW_MSG_CODE(0x3b00),\n\tFW_MSG_CODE_DRV_CFG_VF_MSIX_DONE = FW_MSG_CODE(0xb001),\n\tFW_MSG_CODE_DEBUG_NOT_ENABLED = FW_MSG_CODE(0xb00a),\n\tFW_MSG_CODE_DEBUG_DATA_SEND_OK = FW_MSG_CODE(0xb00b),\n};\n\n#define FW_MB_PARAM_RESOURCE_ALLOC_VERSION_MAJOR_MASK\t\t0xffff0000\n#define FW_MB_PARAM_RESOURCE_ALLOC_VERSION_MAJOR_SHIFT\t\t16\n#define FW_MB_PARAM_RESOURCE_ALLOC_VERSION_MINOR_MASK\t\t0x0000ffff\n#define FW_MB_PARAM_RESOURCE_ALLOC_VERSION_MINOR_SHIFT\t\t0\n\n \n#define FW_MB_PARAM_GET_PF_RDMA_NONE\t\t\t\t0x0\n#define FW_MB_PARAM_GET_PF_RDMA_ROCE\t\t\t\t0x1\n#define FW_MB_PARAM_GET_PF_RDMA_IWARP\t\t\t\t0x2\n#define FW_MB_PARAM_GET_PF_RDMA_BOTH\t\t\t\t0x3\n\n \n#define FW_MB_PARAM_FEATURE_SUPPORT_SMARTLINQ\t\t\tBIT(0)\n#define FW_MB_PARAM_FEATURE_SUPPORT_EEE\t\t\t\tBIT(1)\n#define FW_MB_PARAM_FEATURE_SUPPORT_DRV_LOAD_TO\t\t\tBIT(2)\n#define FW_MB_PARAM_FEATURE_SUPPORT_LP_PRES_DET\t\t\tBIT(3)\n#define FW_MB_PARAM_FEATURE_SUPPORT_RELAXED_ORD\t\t\tBIT(4)\n#define FW_MB_PARAM_FEATURE_SUPPORT_FEC_CONTROL\t\t\tBIT(5)\n#define FW_MB_PARAM_FEATURE_SUPPORT_EXT_SPEED_FEC_CONTROL\tBIT(6)\n#define FW_MB_PARAM_FEATURE_SUPPORT_IGU_CLEANUP\t\t\tBIT(7)\n#define FW_MB_PARAM_FEATURE_SUPPORT_VF_DPM\t\t\tBIT(8)\n#define FW_MB_PARAM_FEATURE_SUPPORT_IDLE_CHK\t\t\tBIT(9)\n#define FW_MB_PARAM_FEATURE_SUPPORT_VLINK\t\t\tBIT(16)\n#define FW_MB_PARAM_FEATURE_SUPPORT_DISABLE_LLDP\t\tBIT(17)\n#define FW_MB_PARAM_FEATURE_SUPPORT_ENHANCED_SYS_LCK\t\tBIT(18)\n#define FW_MB_PARAM_FEATURE_SUPPORT_RESTORE_DEFAULT_CFG\t\tBIT(19)\n\n#define FW_MB_PARAM_MANAGEMENT_STATUS_LOCKDOWN_ENABLED\t\t0x00000001\n\n#define FW_MB_PARAM_LOAD_DONE_DID_EFUSE_ERROR\t\t\tBIT(0)\n\n#define FW_MB_PARAM_ENG_CFG_FIR_AFFIN_VALID_MASK\t\t0x00000001\n#define FW_MB_PARAM_ENG_CFG_FIR_AFFIN_VALID_SHIFT\t\t0\n#define FW_MB_PARAM_ENG_CFG_FIR_AFFIN_VALUE_MASK\t\t0x00000002\n#define FW_MB_PARAM_ENG_CFG_FIR_AFFIN_VALUE_SHIFT\t\t1\n#define FW_MB_PARAM_ENG_CFG_L2_AFFIN_VALID_MASK\t\t\t0x00000004\n#define FW_MB_PARAM_ENG_CFG_L2_AFFIN_VALID_SHIFT\t\t2\n#define FW_MB_PARAM_ENG_CFG_L2_AFFIN_VALUE_MASK\t\t\t0x00000008\n#define FW_MB_PARAM_ENG_CFG_L2_AFFIN_VALUE_SHIFT\t\t3\n\n#define FW_MB_PARAM_PPFID_BITMAP_MASK\t\t\t\t0xff\n#define FW_MB_PARAM_PPFID_BITMAP_SHIFT\t\t\t\t0\n\n#define FW_MB_PARAM_NVM_PUT_FILE_REQ_OFFSET_MASK\t\t0x00ffffff\n#define FW_MB_PARAM_NVM_PUT_FILE_REQ_OFFSET_SHIFT\t\t0\n#define FW_MB_PARAM_NVM_PUT_FILE_REQ_SIZE_MASK\t\t\t0xff000000\n#define FW_MB_PARAM_NVM_PUT_FILE_REQ_SIZE_SHIFT\t\t\t24\n\nenum MFW_DRV_MSG_TYPE {\n\tMFW_DRV_MSG_LINK_CHANGE,\n\tMFW_DRV_MSG_FLR_FW_ACK_FAILED,\n\tMFW_DRV_MSG_VF_DISABLED,\n\tMFW_DRV_MSG_LLDP_DATA_UPDATED,\n\tMFW_DRV_MSG_DCBX_REMOTE_MIB_UPDATED,\n\tMFW_DRV_MSG_DCBX_OPERATIONAL_MIB_UPDATED,\n\tMFW_DRV_MSG_ERROR_RECOVERY,\n\tMFW_DRV_MSG_BW_UPDATE,\n\tMFW_DRV_MSG_S_TAG_UPDATE,\n\tMFW_DRV_MSG_GET_LAN_STATS,\n\tMFW_DRV_MSG_GET_FCOE_STATS,\n\tMFW_DRV_MSG_GET_ISCSI_STATS,\n\tMFW_DRV_MSG_GET_RDMA_STATS,\n\tMFW_DRV_MSG_FAILURE_DETECTED,\n\tMFW_DRV_MSG_TRANSCEIVER_STATE_CHANGE,\n\tMFW_DRV_MSG_CRITICAL_ERROR_OCCURRED,\n\tMFW_DRV_MSG_EEE_NEGOTIATION_COMPLETE,\n\tMFW_DRV_MSG_GET_TLV_REQ,\n\tMFW_DRV_MSG_OEM_CFG_UPDATE,\n\tMFW_DRV_MSG_LLDP_RECEIVED_TLVS_UPDATED,\n\tMFW_DRV_MSG_GENERIC_IDC,\n\tMFW_DRV_MSG_XCVR_TX_FAULT,\n\tMFW_DRV_MSG_XCVR_RX_LOS,\n\tMFW_DRV_MSG_GET_FCOE_CAP,\n\tMFW_DRV_MSG_GEN_LINK_DUMP,\n\tMFW_DRV_MSG_GEN_IDLE_CHK,\n\tMFW_DRV_MSG_DCBX_ADMIN_CFG_APPLIED,\n\tMFW_DRV_MSG_MAX\n};\n\n#define MFW_DRV_MSG_MAX_DWORDS(msgs)\t((((msgs) - 1) >> 2) + 1)\n#define MFW_DRV_MSG_DWORD(msg_id)\t((msg_id) >> 2)\n#define MFW_DRV_MSG_OFFSET(msg_id)\t(((msg_id) & 0x3) << 3)\n#define MFW_DRV_MSG_MASK(msg_id)\t(0xff << MFW_DRV_MSG_OFFSET(msg_id))\n\nstruct public_mfw_mb {\n\tu32 sup_msgs;\n\tu32 msg[MFW_DRV_MSG_MAX_DWORDS(MFW_DRV_MSG_MAX)];\n\tu32 ack[MFW_DRV_MSG_MAX_DWORDS(MFW_DRV_MSG_MAX)];\n};\n\nenum public_sections {\n\tPUBLIC_DRV_MB,\n\tPUBLIC_MFW_MB,\n\tPUBLIC_GLOBAL,\n\tPUBLIC_PATH,\n\tPUBLIC_PORT,\n\tPUBLIC_FUNC,\n\tPUBLIC_MAX_SECTIONS\n};\n\nstruct drv_ver_info_stc {\n\tu32 ver;\n\tu8 name[32];\n};\n\n \n#define NUM_RUNTIME_DWORDS    16\nstruct drv_init_hw_stc {\n\tu32 init_hw_bitmask[NUM_RUNTIME_DWORDS];\n\tu32 init_hw_data[NUM_RUNTIME_DWORDS * 32];\n};\n\nstruct mcp_public_data {\n\tu32 num_sections;\n\tu32 sections[PUBLIC_MAX_SECTIONS];\n\tstruct public_drv_mb drv_mb[MCP_GLOB_FUNC_MAX];\n\tstruct public_mfw_mb mfw_mb[MCP_GLOB_FUNC_MAX];\n\tstruct public_global global;\n\tstruct public_path path[MCP_GLOB_PATH_MAX];\n\tstruct public_port port[MCP_GLOB_PORT_MAX];\n\tstruct public_func func[MCP_GLOB_FUNC_MAX];\n};\n\n#define I2C_TRANSCEIVER_ADDR\t\t0xa0\n#define MAX_I2C_TRANSACTION_SIZE\t16\n#define MAX_I2C_TRANSCEIVER_PAGE_SIZE\t256\n\n \nenum tlvs {\n\t \n\tDRV_TLV_CLP_STR,\n\tDRV_TLV_CLP_STR_CTD,\n\t \n\tDRV_TLV_SCSI_TO,\n\tDRV_TLV_R_T_TOV,\n\tDRV_TLV_R_A_TOV,\n\tDRV_TLV_E_D_TOV,\n\tDRV_TLV_CR_TOV,\n\tDRV_TLV_BOOT_TYPE,\n\t \n\tDRV_TLV_NPIV_ENABLED,\n\t \n\tDRV_TLV_FEATURE_FLAGS,\n\tDRV_TLV_LOCAL_ADMIN_ADDR,\n\tDRV_TLV_ADDITIONAL_MAC_ADDR_1,\n\tDRV_TLV_ADDITIONAL_MAC_ADDR_2,\n\tDRV_TLV_LSO_MAX_OFFLOAD_SIZE,\n\tDRV_TLV_LSO_MIN_SEGMENT_COUNT,\n\tDRV_TLV_PROMISCUOUS_MODE,\n\tDRV_TLV_TX_DESCRIPTORS_QUEUE_SIZE,\n\tDRV_TLV_RX_DESCRIPTORS_QUEUE_SIZE,\n\tDRV_TLV_NUM_OF_NET_QUEUE_VMQ_CFG,\n\tDRV_TLV_FLEX_NIC_OUTER_VLAN_ID,\n\tDRV_TLV_OS_DRIVER_STATES,\n\tDRV_TLV_PXE_BOOT_PROGRESS,\n\t \n\tDRV_TLV_NPIV_STATE,\n\tDRV_TLV_NUM_OF_NPIV_IDS,\n\tDRV_TLV_SWITCH_NAME,\n\tDRV_TLV_SWITCH_PORT_NUM,\n\tDRV_TLV_SWITCH_PORT_ID,\n\tDRV_TLV_VENDOR_NAME,\n\tDRV_TLV_SWITCH_MODEL,\n\tDRV_TLV_SWITCH_FW_VER,\n\tDRV_TLV_QOS_PRIORITY_PER_802_1P,\n\tDRV_TLV_PORT_ALIAS,\n\tDRV_TLV_PORT_STATE,\n\tDRV_TLV_FIP_TX_DESCRIPTORS_QUEUE_SIZE,\n\tDRV_TLV_FCOE_RX_DESCRIPTORS_QUEUE_SIZE,\n\tDRV_TLV_LINK_FAILURE_COUNT,\n\tDRV_TLV_FCOE_BOOT_PROGRESS,\n\t \n\tDRV_TLV_TARGET_LLMNR_ENABLED,\n\tDRV_TLV_HEADER_DIGEST_FLAG_ENABLED,\n\tDRV_TLV_DATA_DIGEST_FLAG_ENABLED,\n\tDRV_TLV_AUTHENTICATION_METHOD,\n\tDRV_TLV_ISCSI_BOOT_TARGET_PORTAL,\n\tDRV_TLV_MAX_FRAME_SIZE,\n\tDRV_TLV_PDU_TX_DESCRIPTORS_QUEUE_SIZE,\n\tDRV_TLV_PDU_RX_DESCRIPTORS_QUEUE_SIZE,\n\tDRV_TLV_ISCSI_BOOT_PROGRESS,\n\t \n\tDRV_TLV_PCIE_BUS_RX_UTILIZATION,\n\tDRV_TLV_PCIE_BUS_TX_UTILIZATION,\n\tDRV_TLV_DEVICE_CPU_CORES_UTILIZATION,\n\tDRV_TLV_LAST_VALID_DCC_TLV_RECEIVED,\n\tDRV_TLV_NCSI_RX_BYTES_RECEIVED,\n\tDRV_TLV_NCSI_TX_BYTES_SENT,\n\t \n\tDRV_TLV_RX_DISCARDS,\n\tDRV_TLV_RX_ERRORS,\n\tDRV_TLV_TX_ERRORS,\n\tDRV_TLV_TX_DISCARDS,\n\tDRV_TLV_RX_FRAMES_RECEIVED,\n\tDRV_TLV_TX_FRAMES_SENT,\n\t \n\tDRV_TLV_RX_BROADCAST_PACKETS,\n\tDRV_TLV_TX_BROADCAST_PACKETS,\n\t \n\tDRV_TLV_NUM_OFFLOADED_CONNECTIONS_TCP_IPV4,\n\tDRV_TLV_NUM_OFFLOADED_CONNECTIONS_TCP_IPV6,\n\tDRV_TLV_TX_DESCRIPTOR_QUEUE_AVG_DEPTH,\n\tDRV_TLV_RX_DESCRIPTORS_QUEUE_AVG_DEPTH,\n\tDRV_TLV_PF_RX_FRAMES_RECEIVED,\n\tDRV_TLV_RX_BYTES_RECEIVED,\n\tDRV_TLV_PF_TX_FRAMES_SENT,\n\tDRV_TLV_TX_BYTES_SENT,\n\tDRV_TLV_IOV_OFFLOAD,\n\tDRV_TLV_PCI_ERRORS_CAP_ID,\n\tDRV_TLV_UNCORRECTABLE_ERROR_STATUS,\n\tDRV_TLV_UNCORRECTABLE_ERROR_MASK,\n\tDRV_TLV_CORRECTABLE_ERROR_STATUS,\n\tDRV_TLV_CORRECTABLE_ERROR_MASK,\n\tDRV_TLV_PCI_ERRORS_AECC_REGISTER,\n\tDRV_TLV_TX_QUEUES_EMPTY,\n\tDRV_TLV_RX_QUEUES_EMPTY,\n\tDRV_TLV_TX_QUEUES_FULL,\n\tDRV_TLV_RX_QUEUES_FULL,\n\t \n\tDRV_TLV_FCOE_TX_DESCRIPTOR_QUEUE_AVG_DEPTH,\n\tDRV_TLV_FCOE_RX_DESCRIPTORS_QUEUE_AVG_DEPTH,\n\tDRV_TLV_FCOE_RX_FRAMES_RECEIVED,\n\tDRV_TLV_FCOE_RX_BYTES_RECEIVED,\n\tDRV_TLV_FCOE_TX_FRAMES_SENT,\n\tDRV_TLV_FCOE_TX_BYTES_SENT,\n\tDRV_TLV_CRC_ERROR_COUNT,\n\tDRV_TLV_CRC_ERROR_1_RECEIVED_SOURCE_FC_ID,\n\tDRV_TLV_CRC_ERROR_1_TIMESTAMP,\n\tDRV_TLV_CRC_ERROR_2_RECEIVED_SOURCE_FC_ID,\n\tDRV_TLV_CRC_ERROR_2_TIMESTAMP,\n\tDRV_TLV_CRC_ERROR_3_RECEIVED_SOURCE_FC_ID,\n\tDRV_TLV_CRC_ERROR_3_TIMESTAMP,\n\tDRV_TLV_CRC_ERROR_4_RECEIVED_SOURCE_FC_ID,\n\tDRV_TLV_CRC_ERROR_4_TIMESTAMP,\n\tDRV_TLV_CRC_ERROR_5_RECEIVED_SOURCE_FC_ID,\n\tDRV_TLV_CRC_ERROR_5_TIMESTAMP,\n\tDRV_TLV_LOSS_OF_SYNC_ERROR_COUNT,\n\tDRV_TLV_LOSS_OF_SIGNAL_ERRORS,\n\tDRV_TLV_PRIMITIVE_SEQUENCE_PROTOCOL_ERROR_COUNT,\n\tDRV_TLV_DISPARITY_ERROR_COUNT,\n\tDRV_TLV_CODE_VIOLATION_ERROR_COUNT,\n\tDRV_TLV_LAST_FLOGI_ISSUED_COMMON_PARAMETERS_WORD_1,\n\tDRV_TLV_LAST_FLOGI_ISSUED_COMMON_PARAMETERS_WORD_2,\n\tDRV_TLV_LAST_FLOGI_ISSUED_COMMON_PARAMETERS_WORD_3,\n\tDRV_TLV_LAST_FLOGI_ISSUED_COMMON_PARAMETERS_WORD_4,\n\tDRV_TLV_LAST_FLOGI_TIMESTAMP,\n\tDRV_TLV_LAST_FLOGI_ACC_COMMON_PARAMETERS_WORD_1,\n\tDRV_TLV_LAST_FLOGI_ACC_COMMON_PARAMETERS_WORD_2,\n\tDRV_TLV_LAST_FLOGI_ACC_COMMON_PARAMETERS_WORD_3,\n\tDRV_TLV_LAST_FLOGI_ACC_COMMON_PARAMETERS_WORD_4,\n\tDRV_TLV_LAST_FLOGI_ACC_TIMESTAMP,\n\tDRV_TLV_LAST_FLOGI_RJT,\n\tDRV_TLV_LAST_FLOGI_RJT_TIMESTAMP,\n\tDRV_TLV_FDISCS_SENT_COUNT,\n\tDRV_TLV_FDISC_ACCS_RECEIVED,\n\tDRV_TLV_FDISC_RJTS_RECEIVED,\n\tDRV_TLV_PLOGI_SENT_COUNT,\n\tDRV_TLV_PLOGI_ACCS_RECEIVED,\n\tDRV_TLV_PLOGI_RJTS_RECEIVED,\n\tDRV_TLV_PLOGI_1_SENT_DESTINATION_FC_ID,\n\tDRV_TLV_PLOGI_1_TIMESTAMP,\n\tDRV_TLV_PLOGI_2_SENT_DESTINATION_FC_ID,\n\tDRV_TLV_PLOGI_2_TIMESTAMP,\n\tDRV_TLV_PLOGI_3_SENT_DESTINATION_FC_ID,\n\tDRV_TLV_PLOGI_3_TIMESTAMP,\n\tDRV_TLV_PLOGI_4_SENT_DESTINATION_FC_ID,\n\tDRV_TLV_PLOGI_4_TIMESTAMP,\n\tDRV_TLV_PLOGI_5_SENT_DESTINATION_FC_ID,\n\tDRV_TLV_PLOGI_5_TIMESTAMP,\n\tDRV_TLV_PLOGI_1_ACC_RECEIVED_SOURCE_FC_ID,\n\tDRV_TLV_PLOGI_1_ACC_TIMESTAMP,\n\tDRV_TLV_PLOGI_2_ACC_RECEIVED_SOURCE_FC_ID,\n\tDRV_TLV_PLOGI_2_ACC_TIMESTAMP,\n\tDRV_TLV_PLOGI_3_ACC_RECEIVED_SOURCE_FC_ID,\n\tDRV_TLV_PLOGI_3_ACC_TIMESTAMP,\n\tDRV_TLV_PLOGI_4_ACC_RECEIVED_SOURCE_FC_ID,\n\tDRV_TLV_PLOGI_4_ACC_TIMESTAMP,\n\tDRV_TLV_PLOGI_5_ACC_RECEIVED_SOURCE_FC_ID,\n\tDRV_TLV_PLOGI_5_ACC_TIMESTAMP,\n\tDRV_TLV_LOGOS_ISSUED,\n\tDRV_TLV_LOGO_ACCS_RECEIVED,\n\tDRV_TLV_LOGO_RJTS_RECEIVED,\n\tDRV_TLV_LOGO_1_RECEIVED_SOURCE_FC_ID,\n\tDRV_TLV_LOGO_1_TIMESTAMP,\n\tDRV_TLV_LOGO_2_RECEIVED_SOURCE_FC_ID,\n\tDRV_TLV_LOGO_2_TIMESTAMP,\n\tDRV_TLV_LOGO_3_RECEIVED_SOURCE_FC_ID,\n\tDRV_TLV_LOGO_3_TIMESTAMP,\n\tDRV_TLV_LOGO_4_RECEIVED_SOURCE_FC_ID,\n\tDRV_TLV_LOGO_4_TIMESTAMP,\n\tDRV_TLV_LOGO_5_RECEIVED_SOURCE_FC_ID,\n\tDRV_TLV_LOGO_5_TIMESTAMP,\n\tDRV_TLV_LOGOS_RECEIVED,\n\tDRV_TLV_ACCS_ISSUED,\n\tDRV_TLV_PRLIS_ISSUED,\n\tDRV_TLV_ACCS_RECEIVED,\n\tDRV_TLV_ABTS_SENT_COUNT,\n\tDRV_TLV_ABTS_ACCS_RECEIVED,\n\tDRV_TLV_ABTS_RJTS_RECEIVED,\n\tDRV_TLV_ABTS_1_SENT_DESTINATION_FC_ID,\n\tDRV_TLV_ABTS_1_TIMESTAMP,\n\tDRV_TLV_ABTS_2_SENT_DESTINATION_FC_ID,\n\tDRV_TLV_ABTS_2_TIMESTAMP,\n\tDRV_TLV_ABTS_3_SENT_DESTINATION_FC_ID,\n\tDRV_TLV_ABTS_3_TIMESTAMP,\n\tDRV_TLV_ABTS_4_SENT_DESTINATION_FC_ID,\n\tDRV_TLV_ABTS_4_TIMESTAMP,\n\tDRV_TLV_ABTS_5_SENT_DESTINATION_FC_ID,\n\tDRV_TLV_ABTS_5_TIMESTAMP,\n\tDRV_TLV_RSCNS_RECEIVED,\n\tDRV_TLV_LAST_RSCN_RECEIVED_N_PORT_1,\n\tDRV_TLV_LAST_RSCN_RECEIVED_N_PORT_2,\n\tDRV_TLV_LAST_RSCN_RECEIVED_N_PORT_3,\n\tDRV_TLV_LAST_RSCN_RECEIVED_N_PORT_4,\n\tDRV_TLV_LUN_RESETS_ISSUED,\n\tDRV_TLV_ABORT_TASK_SETS_ISSUED,\n\tDRV_TLV_TPRLOS_SENT,\n\tDRV_TLV_NOS_SENT_COUNT,\n\tDRV_TLV_NOS_RECEIVED_COUNT,\n\tDRV_TLV_OLS_COUNT,\n\tDRV_TLV_LR_COUNT,\n\tDRV_TLV_LRR_COUNT,\n\tDRV_TLV_LIP_SENT_COUNT,\n\tDRV_TLV_LIP_RECEIVED_COUNT,\n\tDRV_TLV_EOFA_COUNT,\n\tDRV_TLV_EOFNI_COUNT,\n\tDRV_TLV_SCSI_STATUS_CHECK_CONDITION_COUNT,\n\tDRV_TLV_SCSI_STATUS_CONDITION_MET_COUNT,\n\tDRV_TLV_SCSI_STATUS_BUSY_COUNT,\n\tDRV_TLV_SCSI_STATUS_INTERMEDIATE_COUNT,\n\tDRV_TLV_SCSI_STATUS_INTERMEDIATE_CONDITION_MET_COUNT,\n\tDRV_TLV_SCSI_STATUS_RESERVATION_CONFLICT_COUNT,\n\tDRV_TLV_SCSI_STATUS_TASK_SET_FULL_COUNT,\n\tDRV_TLV_SCSI_STATUS_ACA_ACTIVE_COUNT,\n\tDRV_TLV_SCSI_STATUS_TASK_ABORTED_COUNT,\n\tDRV_TLV_SCSI_CHECK_CONDITION_1_RECEIVED_SK_ASC_ASCQ,\n\tDRV_TLV_SCSI_CHECK_1_TIMESTAMP,\n\tDRV_TLV_SCSI_CHECK_CONDITION_2_RECEIVED_SK_ASC_ASCQ,\n\tDRV_TLV_SCSI_CHECK_2_TIMESTAMP,\n\tDRV_TLV_SCSI_CHECK_CONDITION_3_RECEIVED_SK_ASC_ASCQ,\n\tDRV_TLV_SCSI_CHECK_3_TIMESTAMP,\n\tDRV_TLV_SCSI_CHECK_CONDITION_4_RECEIVED_SK_ASC_ASCQ,\n\tDRV_TLV_SCSI_CHECK_4_TIMESTAMP,\n\tDRV_TLV_SCSI_CHECK_CONDITION_5_RECEIVED_SK_ASC_ASCQ,\n\tDRV_TLV_SCSI_CHECK_5_TIMESTAMP,\n\t \n\tDRV_TLV_PDU_TX_DESCRIPTOR_QUEUE_AVG_DEPTH,\n\tDRV_TLV_PDU_RX_DESCRIPTORS_QUEUE_AVG_DEPTH,\n\tDRV_TLV_ISCSI_PDU_RX_FRAMES_RECEIVED,\n\tDRV_TLV_ISCSI_PDU_RX_BYTES_RECEIVED,\n\tDRV_TLV_ISCSI_PDU_TX_FRAMES_SENT,\n\tDRV_TLV_ISCSI_PDU_TX_BYTES_SENT,\n\tDRV_TLV_RDMA_DRV_VERSION\n};\n\n#define I2C_DEV_ADDR_A2\t\t\t\t0xa2\n#define SFP_EEPROM_A2_TEMPERATURE_ADDR\t\t0x60\n#define SFP_EEPROM_A2_TEMPERATURE_SIZE\t\t2\n#define SFP_EEPROM_A2_VCC_ADDR\t\t\t0x62\n#define SFP_EEPROM_A2_VCC_SIZE\t\t\t2\n#define SFP_EEPROM_A2_TX_BIAS_ADDR\t\t0x64\n#define SFP_EEPROM_A2_TX_BIAS_SIZE\t\t2\n#define SFP_EEPROM_A2_TX_POWER_ADDR\t\t0x66\n#define SFP_EEPROM_A2_TX_POWER_SIZE\t\t2\n#define SFP_EEPROM_A2_RX_POWER_ADDR\t\t0x68\n#define SFP_EEPROM_A2_RX_POWER_SIZE\t\t2\n\n#define I2C_DEV_ADDR_A0\t\t\t\t0xa0\n#define QSFP_EEPROM_A0_TEMPERATURE_ADDR\t\t0x16\n#define QSFP_EEPROM_A0_TEMPERATURE_SIZE\t\t2\n#define QSFP_EEPROM_A0_VCC_ADDR\t\t\t0x1a\n#define QSFP_EEPROM_A0_VCC_SIZE\t\t\t2\n#define QSFP_EEPROM_A0_TX1_BIAS_ADDR\t\t0x2a\n#define QSFP_EEPROM_A0_TX1_BIAS_SIZE\t\t2\n#define QSFP_EEPROM_A0_TX1_POWER_ADDR\t\t0x32\n#define QSFP_EEPROM_A0_TX1_POWER_SIZE\t\t2\n#define QSFP_EEPROM_A0_RX1_POWER_ADDR\t\t0x22\n#define QSFP_EEPROM_A0_RX1_POWER_SIZE\t\t2\n\nstruct nvm_cfg_mac_address {\n\tu32 mac_addr_hi;\n#define NVM_CFG_MAC_ADDRESS_HI_MASK 0x0000ffff\n#define NVM_CFG_MAC_ADDRESS_HI_OFFSET 0\n\n\tu32 mac_addr_lo;\n};\n\nstruct nvm_cfg1_glob {\n\tu32 generic_cont0;\n#define NVM_CFG1_GLOB_MF_MODE_MASK 0x00000ff0\n#define NVM_CFG1_GLOB_MF_MODE_OFFSET 4\n#define NVM_CFG1_GLOB_MF_MODE_MF_ALLOWED 0x0\n#define NVM_CFG1_GLOB_MF_MODE_DEFAULT 0x1\n#define NVM_CFG1_GLOB_MF_MODE_SPIO4 0x2\n#define NVM_CFG1_GLOB_MF_MODE_NPAR1_0 0x3\n#define NVM_CFG1_GLOB_MF_MODE_NPAR1_5 0x4\n#define NVM_CFG1_GLOB_MF_MODE_NPAR2_0 0x5\n#define NVM_CFG1_GLOB_MF_MODE_BD 0x6\n#define NVM_CFG1_GLOB_MF_MODE_UFP 0x7\n\n\tu32 engineering_change[3];\n\tu32 manufacturing_id;\n\tu32 serial_number[4];\n\tu32 pcie_cfg;\n\tu32 mgmt_traffic;\n\n\tu32 core_cfg;\n#define NVM_CFG1_GLOB_NETWORK_PORT_MODE_MASK 0x000000ff\n#define NVM_CFG1_GLOB_NETWORK_PORT_MODE_OFFSET 0\n#define NVM_CFG1_GLOB_NETWORK_PORT_MODE_BB_2X40G 0x0\n#define NVM_CFG1_GLOB_NETWORK_PORT_MODE_2X50G 0x1\n#define NVM_CFG1_GLOB_NETWORK_PORT_MODE_BB_1X100G 0x2\n#define NVM_CFG1_GLOB_NETWORK_PORT_MODE_4X10G_F 0x3\n#define NVM_CFG1_GLOB_NETWORK_PORT_MODE_BB_4X10G_E 0x4\n#define NVM_CFG1_GLOB_NETWORK_PORT_MODE_BB_4X20G 0x5\n#define NVM_CFG1_GLOB_NETWORK_PORT_MODE_1X40G 0xb\n#define NVM_CFG1_GLOB_NETWORK_PORT_MODE_2X25G 0xc\n#define NVM_CFG1_GLOB_NETWORK_PORT_MODE_1X25G 0xd\n#define NVM_CFG1_GLOB_NETWORK_PORT_MODE_4X25G 0xe\n#define NVM_CFG1_GLOB_NETWORK_PORT_MODE_2X10G 0xf\n#define NVM_CFG1_GLOB_NETWORK_PORT_MODE_AHP_2X50G_R1 0x11\n#define NVM_CFG1_GLOB_NETWORK_PORT_MODE_AHP_4X50G_R1 0x12\n#define NVM_CFG1_GLOB_NETWORK_PORT_MODE_AHP_1X100G_R2 0x13\n#define NVM_CFG1_GLOB_NETWORK_PORT_MODE_AHP_2X100G_R2 0x14\n#define NVM_CFG1_GLOB_NETWORK_PORT_MODE_AHP_1X100G_R4 0x15\n\n\tu32 e_lane_cfg1;\n\tu32 e_lane_cfg2;\n\tu32 f_lane_cfg1;\n\tu32 f_lane_cfg2;\n\tu32 mps10_preemphasis;\n\tu32 mps10_driver_current;\n\tu32 mps25_preemphasis;\n\tu32 mps25_driver_current;\n\tu32 pci_id;\n\tu32 pci_subsys_id;\n\tu32 bar;\n\tu32 mps10_txfir_main;\n\tu32 mps10_txfir_post;\n\tu32 mps25_txfir_main;\n\tu32 mps25_txfir_post;\n\tu32 manufacture_ver;\n\tu32 manufacture_time;\n\tu32 led_global_settings;\n\tu32 generic_cont1;\n\n\tu32 mbi_version;\n#define NVM_CFG1_GLOB_MBI_VERSION_0_MASK 0x000000ff\n#define NVM_CFG1_GLOB_MBI_VERSION_0_OFFSET 0\n#define NVM_CFG1_GLOB_MBI_VERSION_1_MASK 0x0000ff00\n#define NVM_CFG1_GLOB_MBI_VERSION_1_OFFSET 8\n#define NVM_CFG1_GLOB_MBI_VERSION_2_MASK 0x00ff0000\n#define NVM_CFG1_GLOB_MBI_VERSION_2_OFFSET 16\n\n\tu32 mbi_date;\n\tu32 misc_sig;\n\n\tu32 device_capabilities;\n#define NVM_CFG1_GLOB_DEVICE_CAPABILITIES_ETHERNET 0x1\n#define NVM_CFG1_GLOB_DEVICE_CAPABILITIES_FCOE 0x2\n#define NVM_CFG1_GLOB_DEVICE_CAPABILITIES_ISCSI 0x4\n#define NVM_CFG1_GLOB_DEVICE_CAPABILITIES_ROCE 0x8\n#define NVM_CFG1_GLOB_DEVICE_CAPABILITIES_IWARP 0x10\n\n\tu32 power_dissipated;\n\tu32 power_consumed;\n\tu32 efi_version;\n\tu32 multi_network_modes_capability;\n\tu32 nvm_cfg_version;\n\tu32 nvm_cfg_new_option_seq;\n\tu32 nvm_cfg_removed_option_seq;\n\tu32 nvm_cfg_updated_value_seq;\n\tu32 extended_serial_number[8];\n\tu32 option_kit_pn[8];\n\tu32 spare_pn[8];\n\tu32 mps25_active_txfir_pre;\n\tu32 mps25_active_txfir_main;\n\tu32 mps25_active_txfir_post;\n\tu32 features;\n\tu32 tx_rx_eq_25g_hlpc;\n\tu32 tx_rx_eq_25g_llpc;\n\tu32 tx_rx_eq_25g_ac;\n\tu32 tx_rx_eq_10g_pc;\n\tu32 tx_rx_eq_10g_ac;\n\tu32 tx_rx_eq_1g;\n\tu32 tx_rx_eq_25g_bt;\n\tu32 tx_rx_eq_10g_bt;\n\tu32 generic_cont4;\n\tu32 preboot_debug_mode_std;\n\tu32 preboot_debug_mode_ext;\n\tu32 ext_phy_cfg1;\n\tu32 clocks;\n\tu32 pre2_generic_cont_1;\n\tu32 pre2_generic_cont_2;\n\tu32 pre2_generic_cont_3;\n\tu32 tx_rx_eq_50g_hlpc;\n\tu32 tx_rx_eq_50g_mlpc;\n\tu32 tx_rx_eq_50g_llpc;\n\tu32 tx_rx_eq_50g_ac;\n\tu32 trace_modules;\n\tu32 pcie_class_code_fcoe;\n\tu32 pcie_class_code_iscsi;\n\tu32 no_provisioned_mac;\n\tu32 lowest_mbi_version;\n\tu32 generic_cont5;\n\tu32 pre2_generic_cont_4;\n\tu32 reserved[40];\n};\n\nstruct nvm_cfg1_path {\n\tu32 reserved[1];\n};\n\nstruct nvm_cfg1_port {\n\tu32 rel_to_opt123;\n\tu32 rel_to_opt124;\n\n\tu32 generic_cont0;\n#define NVM_CFG1_PORT_DCBX_MODE_MASK 0x000f0000\n#define NVM_CFG1_PORT_DCBX_MODE_OFFSET 16\n#define NVM_CFG1_PORT_DCBX_MODE_DISABLED 0x0\n#define NVM_CFG1_PORT_DCBX_MODE_IEEE 0x1\n#define NVM_CFG1_PORT_DCBX_MODE_CEE 0x2\n#define NVM_CFG1_PORT_DCBX_MODE_DYNAMIC 0x3\n#define NVM_CFG1_PORT_DEFAULT_ENABLED_PROTOCOLS_MASK 0x00f00000\n#define NVM_CFG1_PORT_DEFAULT_ENABLED_PROTOCOLS_OFFSET 20\n#define NVM_CFG1_PORT_DEFAULT_ENABLED_PROTOCOLS_ETHERNET 0x1\n#define NVM_CFG1_PORT_DEFAULT_ENABLED_PROTOCOLS_FCOE 0x2\n#define NVM_CFG1_PORT_DEFAULT_ENABLED_PROTOCOLS_ISCSI 0x4\n\n\tu32 pcie_cfg;\n\tu32 features;\n\n\tu32 speed_cap_mask;\n#define NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_MASK 0x0000ffff\n#define NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_OFFSET 0\n#define NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_1G 0x1\n#define NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_10G 0x2\n#define NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_20G 0x4\n#define NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_25G 0x8\n#define NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_40G 0x10\n#define NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_50G 0x20\n#define NVM_CFG1_PORT_DRV_SPEED_CAPABILITY_MASK_BB_100G 0x40\n\n\tu32 link_settings;\n#define NVM_CFG1_PORT_DRV_LINK_SPEED_MASK 0x0000000f\n#define NVM_CFG1_PORT_DRV_LINK_SPEED_OFFSET 0\n#define NVM_CFG1_PORT_DRV_LINK_SPEED_AUTONEG 0x0\n#define NVM_CFG1_PORT_DRV_LINK_SPEED_1G 0x1\n#define NVM_CFG1_PORT_DRV_LINK_SPEED_10G 0x2\n#define NVM_CFG1_PORT_DRV_LINK_SPEED_20G 0x3\n#define NVM_CFG1_PORT_DRV_LINK_SPEED_25G 0x4\n#define NVM_CFG1_PORT_DRV_LINK_SPEED_40G 0x5\n#define NVM_CFG1_PORT_DRV_LINK_SPEED_50G 0x6\n#define NVM_CFG1_PORT_DRV_LINK_SPEED_BB_100G 0x7\n#define NVM_CFG1_PORT_DRV_LINK_SPEED_SMARTLINQ 0x8\n#define NVM_CFG1_PORT_DRV_FLOW_CONTROL_MASK 0x00000070\n#define NVM_CFG1_PORT_DRV_FLOW_CONTROL_OFFSET 4\n#define NVM_CFG1_PORT_DRV_FLOW_CONTROL_AUTONEG 0x1\n#define NVM_CFG1_PORT_DRV_FLOW_CONTROL_RX 0x2\n#define NVM_CFG1_PORT_DRV_FLOW_CONTROL_TX 0x4\n#define NVM_CFG1_PORT_FEC_FORCE_MODE_MASK 0x000e0000\n#define NVM_CFG1_PORT_FEC_FORCE_MODE_OFFSET 17\n#define NVM_CFG1_PORT_FEC_FORCE_MODE_NONE 0x0\n#define NVM_CFG1_PORT_FEC_FORCE_MODE_FIRECODE 0x1\n#define NVM_CFG1_PORT_FEC_FORCE_MODE_RS 0x2\n#define NVM_CFG1_PORT_FEC_FORCE_MODE_AUTO 0x7\n\n\tu32 phy_cfg;\n\tu32 mgmt_traffic;\n\n\tu32 ext_phy;\n\t \n#define NVM_CFG1_PORT_EEE_POWER_SAVING_MODE_MASK 0x00ff0000\n#define NVM_CFG1_PORT_EEE_POWER_SAVING_MODE_OFFSET 16\n#define NVM_CFG1_PORT_EEE_POWER_SAVING_MODE_DISABLED 0x0\n#define NVM_CFG1_PORT_EEE_POWER_SAVING_MODE_BALANCED 0x1\n#define NVM_CFG1_PORT_EEE_POWER_SAVING_MODE_AGGRESSIVE 0x2\n#define NVM_CFG1_PORT_EEE_POWER_SAVING_MODE_LOW_LATENCY 0x3\n\n\tu32 mba_cfg1;\n\tu32 mba_cfg2;\n\tu32\t\t\t\t\t\t\tvf_cfg;\n\tstruct nvm_cfg_mac_address lldp_mac_address;\n\tu32 led_port_settings;\n\tu32 transceiver_00;\n\tu32 device_ids;\n\n\tu32 board_cfg;\n#define NVM_CFG1_PORT_PORT_TYPE_MASK 0x000000ff\n#define NVM_CFG1_PORT_PORT_TYPE_OFFSET 0\n#define NVM_CFG1_PORT_PORT_TYPE_UNDEFINED 0x0\n#define NVM_CFG1_PORT_PORT_TYPE_MODULE 0x1\n#define NVM_CFG1_PORT_PORT_TYPE_BACKPLANE 0x2\n#define NVM_CFG1_PORT_PORT_TYPE_EXT_PHY 0x3\n#define NVM_CFG1_PORT_PORT_TYPE_MODULE_SLAVE 0x4\n\n\tu32 mnm_10g_cap;\n\tu32 mnm_10g_ctrl;\n\tu32 mnm_10g_misc;\n\tu32 mnm_25g_cap;\n\tu32 mnm_25g_ctrl;\n\tu32 mnm_25g_misc;\n\tu32 mnm_40g_cap;\n\tu32 mnm_40g_ctrl;\n\tu32 mnm_40g_misc;\n\tu32 mnm_50g_cap;\n\tu32 mnm_50g_ctrl;\n\tu32 mnm_50g_misc;\n\tu32 mnm_100g_cap;\n\tu32 mnm_100g_ctrl;\n\tu32 mnm_100g_misc;\n\n\tu32 temperature;\n\tu32 ext_phy_cfg1;\n\n\tu32 extended_speed;\n#define NVM_CFG1_PORT_EXTENDED_SPEED_MASK 0x0000ffff\n#define NVM_CFG1_PORT_EXTENDED_SPEED_OFFSET 0\n#define NVM_CFG1_PORT_EXTENDED_SPEED_EXTND_SPD_AN 0x1\n#define NVM_CFG1_PORT_EXTENDED_SPEED_EXTND_SPD_1G 0x2\n#define NVM_CFG1_PORT_EXTENDED_SPEED_EXTND_SPD_10G 0x4\n#define NVM_CFG1_PORT_EXTENDED_SPEED_EXTND_SPD_20G 0x8\n#define NVM_CFG1_PORT_EXTENDED_SPEED_EXTND_SPD_25G 0x10\n#define NVM_CFG1_PORT_EXTENDED_SPEED_EXTND_SPD_40G 0x20\n#define NVM_CFG1_PORT_EXTENDED_SPEED_EXTND_SPD_50G_R 0x40\n#define NVM_CFG1_PORT_EXTENDED_SPEED_EXTND_SPD_50G_R2 0x80\n#define NVM_CFG1_PORT_EXTENDED_SPEED_EXTND_SPD_100G_R2 0x100\n#define NVM_CFG1_PORT_EXTENDED_SPEED_EXTND_SPD_100G_R4 0x200\n#define NVM_CFG1_PORT_EXTENDED_SPEED_EXTND_SPD_100G_P4 0x400\n#define NVM_CFG1_PORT_EXTENDED_SPEED_CAP_MASK 0xffff0000\n#define NVM_CFG1_PORT_EXTENDED_SPEED_CAP_OFFSET 16\n#define NVM_CFG1_PORT_EXTENDED_SPEED_CAP_EXTND_SPD_RESERVED 0x1\n#define NVM_CFG1_PORT_EXTENDED_SPEED_CAP_EXTND_SPD_1G 0x2\n#define NVM_CFG1_PORT_EXTENDED_SPEED_CAP_EXTND_SPD_10G 0x4\n#define NVM_CFG1_PORT_EXTENDED_SPEED_CAP_EXTND_SPD_20G 0x8\n#define NVM_CFG1_PORT_EXTENDED_SPEED_CAP_EXTND_SPD_25G 0x10\n#define NVM_CFG1_PORT_EXTENDED_SPEED_CAP_EXTND_SPD_40G 0x20\n#define NVM_CFG1_PORT_EXTENDED_SPEED_CAP_EXTND_SPD_50G_R 0x40\n#define NVM_CFG1_PORT_EXTENDED_SPEED_CAP_EXTND_SPD_50G_R2 0x80\n#define NVM_CFG1_PORT_EXTENDED_SPEED_CAP_EXTND_SPD_100G_R2 0x100\n#define NVM_CFG1_PORT_EXTENDED_SPEED_CAP_EXTND_SPD_100G_R4 0x200\n#define NVM_CFG1_PORT_EXTENDED_SPEED_CAP_EXTND_SPD_100G_P4 0x400\n\n\tu32 extended_fec_mode;\n\tu32 port_generic_cont_01;\n\tu32 port_generic_cont_02;\n\tu32 phy_temp_monitor;\n\tu32 reserved[109];\n};\n\nstruct nvm_cfg1_func {\n\tstruct nvm_cfg_mac_address mac_address;\n\tu32 rsrv1;\n\tu32 rsrv2;\n\tu32 device_id;\n\tu32 cmn_cfg;\n\tu32 pci_cfg;\n\tstruct nvm_cfg_mac_address fcoe_node_wwn_mac_addr;\n\tstruct nvm_cfg_mac_address fcoe_port_wwn_mac_addr;\n\tu32 preboot_generic_cfg;\n\tu32 features;\n\tu32 mf_mode_feature;\n\tu32 reserved[6];\n};\n\nstruct nvm_cfg1 {\n\tstruct nvm_cfg1_glob glob;\n\tstruct nvm_cfg1_path path[MCP_GLOB_PATH_MAX];\n\tstruct nvm_cfg1_port port[MCP_GLOB_PORT_MAX];\n\tstruct nvm_cfg1_func func[MCP_GLOB_FUNC_MAX];\n};\n\nstruct board_info {\n\tu16 vendor_id;\n\tu16 eth_did_suffix;\n\tu16 sub_vendor_id;\n\tu16 sub_device_id;\n\tchar *board_name;\n\tchar *friendly_name;\n};\n\nstruct trace_module_info {\n\tchar *module_name;\n};\n\n#define NUM_TRACE_MODULES    25\n\nenum nvm_cfg_sections {\n\tNVM_CFG_SECTION_NVM_CFG1,\n\tNVM_CFG_SECTION_MAX\n};\n\nstruct nvm_cfg {\n\tu32 num_sections;\n\tu32 sections_offset[NVM_CFG_SECTION_MAX];\n\tstruct nvm_cfg1 cfg1;\n};\n\n#define PORT_0\t\t0\n#define PORT_1\t\t1\n#define PORT_2\t\t2\n#define PORT_3\t\t3\n\nextern struct spad_layout g_spad;\nstruct spad_layout {\n\tstruct nvm_cfg nvm_cfg;\n\tstruct mcp_public_data public_data;\n};\n\n#define MCP_SPAD_SIZE    0x00028000\t \n\n#define SPAD_OFFSET(addr)    (((u32)(addr) - (u32)CPU_SPAD_BASE))\n\n#define TO_OFFSIZE(_offset, _size)                               \\\n\t\t((u32)((((u32)(_offset) >> 2) << OFFSIZE_OFFSET_OFFSET) | \\\n\t\t (((u32)(_size) >> 2) << OFFSIZE_SIZE_OFFSET)))\n\nenum spad_sections {\n\tSPAD_SECTION_TRACE,\n\tSPAD_SECTION_NVM_CFG,\n\tSPAD_SECTION_PUBLIC,\n\tSPAD_SECTION_PRIVATE,\n\tSPAD_SECTION_MAX\n};\n\n#define STRUCT_OFFSET(f)    (STATIC_INIT_BASE + \\\n\t\t\t     __builtin_offsetof(struct static_init, f))\n\n \nstruct static_init {\n\tu32 num_sections;\n\toffsize_t sections[SPAD_SECTION_MAX];\n#define SECTION(_sec_) (*((offsize_t *)(STRUCT_OFFSET(sections[_sec_]))))\n\n\tu32 tim_hash[8];\n#define PRESERVED_TIM_HASH\t((u8 *)(STRUCT_OFFSET(tim_hash)))\n\tu32 tpu_hash[8];\n#define PRESERVED_TPU_HASH\t((u8 *)(STRUCT_OFFSET(tpu_hash)))\n\tu32 secure_pcie_fw_ver;\n#define SECURE_PCIE_FW_VER\t(*((u32 *)(STRUCT_OFFSET(secure_pcie_fw_ver))))\n\tu32 secure_running_mfw;\n#define SECURE_RUNNING_MFW\t(*((u32 *)(STRUCT_OFFSET(secure_running_mfw))))\n\tstruct mcp_trace trace;\n};\n\n#define CRC_MAGIC_VALUE\t\t0xDEBB20E3\n#define CRC32_POLYNOMIAL\t0xEDB88320\n#define _KB(x)\t\t\t((x) * 1024)\n#define _MB(x)\t\t\t(_KB(x) * 1024)\n#define NVM_CRC_SIZE\t\t(sizeof(u32))\nenum nvm_sw_arbitrator {\n\tNVM_SW_ARB_HOST,\n\tNVM_SW_ARB_MCP,\n\tNVM_SW_ARB_UART,\n\tNVM_SW_ARB_RESERVED\n};\n\nstruct legacy_bootstrap_region {\n\tu32 magic_value;\n#define NVM_MAGIC_VALUE    0x669955aa\n\tu32 sram_start_addr;\n\tu32 code_len;\n\tu32 code_start_addr;\n\tu32 crc;\n};\n\nstruct nvm_code_entry {\n\tu32 image_type;\n\tu32 nvm_start_addr;\n\tu32 len;\n\tu32 sram_start_addr;\n\tu32 sram_run_addr;\n};\n\nenum nvm_image_type {\n\tNVM_TYPE_TIM1 = 0x01,\n\tNVM_TYPE_TIM2 = 0x02,\n\tNVM_TYPE_MIM1 = 0x03,\n\tNVM_TYPE_MIM2 = 0x04,\n\tNVM_TYPE_MBA = 0x05,\n\tNVM_TYPE_MODULES_PN = 0x06,\n\tNVM_TYPE_VPD = 0x07,\n\tNVM_TYPE_MFW_TRACE1 = 0x08,\n\tNVM_TYPE_MFW_TRACE2 = 0x09,\n\tNVM_TYPE_NVM_CFG1 = 0x0a,\n\tNVM_TYPE_L2B = 0x0b,\n\tNVM_TYPE_DIR1 = 0x0c,\n\tNVM_TYPE_EAGLE_FW1 = 0x0d,\n\tNVM_TYPE_FALCON_FW1 = 0x0e,\n\tNVM_TYPE_PCIE_FW1 = 0x0f,\n\tNVM_TYPE_HW_SET = 0x10,\n\tNVM_TYPE_LIM = 0x11,\n\tNVM_TYPE_AVS_FW1 = 0x12,\n\tNVM_TYPE_DIR2 = 0x13,\n\tNVM_TYPE_CCM = 0x14,\n\tNVM_TYPE_EAGLE_FW2 = 0x15,\n\tNVM_TYPE_FALCON_FW2 = 0x16,\n\tNVM_TYPE_PCIE_FW2 = 0x17,\n\tNVM_TYPE_AVS_FW2 = 0x18,\n\tNVM_TYPE_INIT_HW = 0x19,\n\tNVM_TYPE_DEFAULT_CFG = 0x1a,\n\tNVM_TYPE_MDUMP = 0x1b,\n\tNVM_TYPE_NVM_META = 0x1c,\n\tNVM_TYPE_ISCSI_CFG = 0x1d,\n\tNVM_TYPE_FCOE_CFG = 0x1f,\n\tNVM_TYPE_ETH_PHY_FW1 = 0x20,\n\tNVM_TYPE_ETH_PHY_FW2 = 0x21,\n\tNVM_TYPE_BDN = 0x22,\n\tNVM_TYPE_8485X_PHY_FW = 0x23,\n\tNVM_TYPE_PUB_KEY = 0x24,\n\tNVM_TYPE_RECOVERY = 0x25,\n\tNVM_TYPE_PLDM = 0x26,\n\tNVM_TYPE_UPK1 = 0x27,\n\tNVM_TYPE_UPK2 = 0x28,\n\tNVM_TYPE_MASTER_KC = 0x29,\n\tNVM_TYPE_BACKUP_KC = 0x2a,\n\tNVM_TYPE_HW_DUMP = 0x2b,\n\tNVM_TYPE_HW_DUMP_OUT = 0x2c,\n\tNVM_TYPE_BIN_NVM_META = 0x30,\n\tNVM_TYPE_ROM_TEST = 0xf0,\n\tNVM_TYPE_88X33X0_PHY_FW = 0x31,\n\tNVM_TYPE_88X33X0_PHY_SLAVE_FW = 0x32,\n\tNVM_TYPE_IDLE_CHK = 0x33,\n\tNVM_TYPE_MAX,\n};\n\n#define MAX_NVM_DIR_ENTRIES 100\n\nstruct nvm_dir_meta {\n\tu32 dir_id;\n\tu32 nvm_dir_addr;\n\tu32 num_images;\n\tu32 next_mfw_to_run;\n};\n\nstruct nvm_dir {\n\ts32 seq;\n#define NVM_DIR_NEXT_MFW_MASK 0x00000001\n#define NVM_DIR_SEQ_MASK 0xfffffffe\n#define NVM_DIR_NEXT_MFW(seq) ((seq) & NVM_DIR_NEXT_MFW_MASK)\n#define NVM_DIR_UPDATE_SEQ(_seq, swap_mfw)\\\n\t({ \\\n\t\t_seq =  (((_seq + 2) & \\\n\t\t\t NVM_DIR_SEQ_MASK) | \\\n\t\t\t (NVM_DIR_NEXT_MFW(_seq ^ (swap_mfw))));\\\n\t})\n\n#define IS_DIR_SEQ_VALID(seq) (((seq) & NVM_DIR_SEQ_MASK) != \\\n\t\t\t       NVM_DIR_SEQ_MASK)\n\n\tu32 num_images;\n\tu32 rsrv;\n\tstruct nvm_code_entry code[1];\t \n};\n\n#define NVM_DIR_SIZE(_num_images) (sizeof(struct nvm_dir) + \\\n\t\t\t\t   ((_num_images) - 1) *\\\n\t\t\t\t   sizeof(struct nvm_code_entry) +\\\n\t\t\t\t   NVM_CRC_SIZE)\n\nstruct nvm_vpd_image {\n\tu32 format_revision;\n#define VPD_IMAGE_VERSION 1\n\n\tu8 vpd_data[1];\n};\n\n#define DIR_ID_1    (0)\n#define DIR_ID_2    (1)\n#define MAX_DIR_IDS (2)\n\n#define MFW_BUNDLE_1 (0)\n#define MFW_BUNDLE_2 (1)\n#define MAX_MFW_BUNDLES (2)\n\n#define FLASH_PAGE_SIZE 0x1000\n#define NVM_DIR_MAX_SIZE (FLASH_PAGE_SIZE)\n#define LEGACY_ASIC_MIM_MAX_SIZE (_KB(1200))\n\n#define FPGA_MIM_MAX_SIZE (0x40000)\n\n#define LIM_MAX_SIZE ((2 * FLASH_PAGE_SIZE) - \\\n\t\t      sizeof(struct legacy_bootstrap_region) \\\n\t\t      - NVM_RSV_SIZE)\n#define LIM_OFFSET (NVM_OFFSET(lim_image))\n#define NVM_RSV_SIZE (44)\n#define GET_MIM_MAX_SIZE(is_asic, is_e4) (LEGACY_ASIC_MIM_MAX_SIZE)\n#define GET_MIM_OFFSET(idx, is_asic, is_e4) (NVM_OFFSET(dir[MAX_MFW_BUNDLES])\\\n\t\t\t\t\t     + (((idx) == NVM_TYPE_MIM2) ? \\\n\t\t\t\t\t     GET_MIM_MAX_SIZE(is_asic, is_e4)\\\n\t\t\t\t\t     : 0))\n#define GET_NVM_FIXED_AREA_SIZE(is_asic, is_e4)\t(sizeof(struct nvm_image) + \\\n\t\t\t\t\t\t GET_MIM_MAX_SIZE(is_asic,\\\n\t\t\t\t\t\tis_e4) * 2)\n\nunion nvm_dir_union {\n\tstruct nvm_dir dir;\n\tu8 page[FLASH_PAGE_SIZE];\n};\n\nstruct nvm_image {\n\tstruct legacy_bootstrap_region bootstrap;\n\tu8 rsrv[NVM_RSV_SIZE];\n\tu8 lim_image[LIM_MAX_SIZE];\n\tunion nvm_dir_union dir[MAX_MFW_BUNDLES];\n};\n\n#define NVM_OFFSET(f) ((u32_t)((int_ptr_t)(&(((struct nvm_image *)0)->(f)))))\n\nstruct hw_set_info {\n\tu32 reg_type;\n#define GRC_REG_TYPE 1\n#define PHY_REG_TYPE 2\n#define PCI_REG_TYPE 4\n\n\tu32 bank_num;\n\tu32 pf_num;\n\tu32 operation;\n#define READ_OP 1\n#define WRITE_OP 2\n#define RMW_SET_OP 3\n#define RMW_CLR_OP 4\n\n\tu32 reg_addr;\n\tu32 reg_data;\n\n\tu32 reset_type;\n#define POR_RESET_TYPE BIT(0)\n#define HARD_RESET_TYPE BIT(1)\n#define CORE_RESET_TYPE BIT(2)\n#define MCP_RESET_TYPE BIT(3)\n#define PERSET_ASSERT BIT(4)\n#define PERSET_DEASSERT BIT(5)\n};\n\nstruct hw_set_image {\n\tu32 format_version;\n#define HW_SET_IMAGE_VERSION 1\n\tu32 no_hw_sets;\n\tstruct hw_set_info hw_sets[1];\n};\n\n#define MAX_SUPPORTED_NVM_OPTIONS 1000\n\n#define NVM_META_BIN_OPTION_OFFSET_MASK 0x0000ffff\n#define NVM_META_BIN_OPTION_OFFSET_SHIFT 0\n#define NVM_META_BIN_OPTION_LEN_MASK 0x00ff0000\n#define NVM_META_BIN_OPTION_LEN_OFFSET 16\n#define NVM_META_BIN_OPTION_ENTITY_MASK 0x03000000\n#define NVM_META_BIN_OPTION_ENTITY_SHIFT 24\n#define NVM_META_BIN_OPTION_ENTITY_GLOB 0\n#define NVM_META_BIN_OPTION_ENTITY_PORT 1\n#define NVM_META_BIN_OPTION_ENTITY_FUNC 2\n#define NVM_META_BIN_OPTION_CONFIG_TYPE_MASK 0x0c000000\n#define NVM_META_BIN_OPTION_CONFIG_TYPE_SHIFT 26\n#define NVM_META_BIN_OPTION_CONFIG_TYPE_USER 0\n#define NVM_META_BIN_OPTION_CONFIG_TYPE_FIXED 1\n#define NVM_META_BIN_OPTION_CONFIG_TYPE_FORCED 2\n\nstruct nvm_meta_bin_t {\n\tu32 magic;\n#define NVM_META_BIN_MAGIC 0x669955bb\n\tu32 version;\n#define NVM_META_BIN_VERSION 1\n\tu32 num_options;\n\tu32 options[];\n};\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}