Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\patri\OneDrive - The University Of British Columbia\project\CPEN391\CPEN391_Computer.qsys" --block-symbol-file --output-directory="C:\Users\patri\OneDrive - The University Of British Columbia\project\CPEN391\CPEN391_Computer" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading CPEN391/CPEN391_Computer.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 18.1]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding Interval_Timer [altera_avalon_timer 18.1]
Progress: Parameterizing module Interval_Timer
Progress: Adding JTAG_To_FPGA_Bridge [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module JTAG_To_FPGA_Bridge
Progress: Adding JTAG_To_HPS_Bridge [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module JTAG_To_HPS_Bridge
Progress: Adding JTAG_UART_For_ARM_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG_UART_For_ARM_0
Progress: Adding JTAG_UART_For_ARM_1 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG_UART_For_ARM_1
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module SDRAM
Progress: Adding SysID [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module SysID
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module System_PLL
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: CPEN391_Computer.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: CPEN391_Computer.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: CPEN391_Computer.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: CPEN391_Computer.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: CPEN391_Computer.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: CPEN391_Computer.JTAG_UART_For_ARM_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: CPEN391_Computer.JTAG_UART_For_ARM_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: CPEN391_Computer.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: CPEN391_Computer.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: CPEN391_Computer.SysID: Time stamp will be automatically updated when this component is generated.
Info: CPEN391_Computer.System_PLL: Refclk Freq: 50.0
Warning: CPEN391_Computer.ARM_A9_HPS: ARM_A9_HPS.h2f_mpu_events must be exported, or connected to a matching conduit.
Warning: CPEN391_Computer.JTAG_To_HPS_Bridge: JTAG_To_HPS_Bridge.master must be connected to an Avalon-MM slave
Warning: CPEN391_Computer.Onchip_SRAM: Onchip_SRAM.s2 must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\patri\OneDrive - The University Of British Columbia\project\CPEN391\CPEN391_Computer.qsys" --synthesis=VERILOG --output-directory="C:\Users\patri\OneDrive - The University Of British Columbia\project\CPEN391\CPEN391_Computer\synthesis" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading CPEN391/CPEN391_Computer.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 18.1]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding Interval_Timer [altera_avalon_timer 18.1]
Progress: Parameterizing module Interval_Timer
Progress: Adding JTAG_To_FPGA_Bridge [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module JTAG_To_FPGA_Bridge
Progress: Adding JTAG_To_HPS_Bridge [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module JTAG_To_HPS_Bridge
Progress: Adding JTAG_UART_For_ARM_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG_UART_For_ARM_0
Progress: Adding JTAG_UART_For_ARM_1 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG_UART_For_ARM_1
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module SDRAM
Progress: Adding SysID [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module SysID
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module System_PLL
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: CPEN391_Computer.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: CPEN391_Computer.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: CPEN391_Computer.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: CPEN391_Computer.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: CPEN391_Computer.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: CPEN391_Computer.JTAG_UART_For_ARM_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: CPEN391_Computer.JTAG_UART_For_ARM_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: CPEN391_Computer.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: CPEN391_Computer.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: CPEN391_Computer.SysID: Time stamp will be automatically updated when this component is generated.
Info: CPEN391_Computer.System_PLL: Refclk Freq: 50.0
Warning: CPEN391_Computer.ARM_A9_HPS: ARM_A9_HPS.h2f_mpu_events must be exported, or connected to a matching conduit.
Warning: CPEN391_Computer.JTAG_To_HPS_Bridge: JTAG_To_HPS_Bridge.master must be connected to an Avalon-MM slave
Warning: CPEN391_Computer.Onchip_SRAM: Onchip_SRAM.s2 must be connected to an Avalon-MM master
Info: CPEN391_Computer: Generating CPEN391_Computer "CPEN391_Computer" for QUARTUS_SYNTH
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: ARM_A9_HPS: "Running  for module: ARM_A9_HPS"
Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: ARM_A9_HPS: "CPEN391_Computer" instantiated altera_hps "ARM_A9_HPS"
Info: Interval_Timer: Starting RTL generation for module 'CPEN391_Computer_Interval_Timer'
Info: Interval_Timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=CPEN391_Computer_Interval_Timer --dir=C:/Users/patri/AppData/Local/Temp/alt8707_962357738463084671.dir/0002_Interval_Timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/patri/AppData/Local/Temp/alt8707_962357738463084671.dir/0002_Interval_Timer_gen//CPEN391_Computer_Interval_Timer_component_configuration.pl  --do_build_sim=0  ]
Info: Interval_Timer: Done RTL generation for module 'CPEN391_Computer_Interval_Timer'
Info: Interval_Timer: "CPEN391_Computer" instantiated altera_avalon_timer "Interval_Timer"
Info: JTAG_To_FPGA_Bridge: "CPEN391_Computer" instantiated altera_jtag_avalon_master "JTAG_To_FPGA_Bridge"
Info: JTAG_UART_For_ARM_0: Starting RTL generation for module 'CPEN391_Computer_JTAG_UART_For_ARM_0'
Info: JTAG_UART_For_ARM_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CPEN391_Computer_JTAG_UART_For_ARM_0 --dir=C:/Users/patri/AppData/Local/Temp/alt8707_962357738463084671.dir/0003_JTAG_UART_For_ARM_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/patri/AppData/Local/Temp/alt8707_962357738463084671.dir/0003_JTAG_UART_For_ARM_0_gen//CPEN391_Computer_JTAG_UART_For_ARM_0_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG_UART_For_ARM_0: Done RTL generation for module 'CPEN391_Computer_JTAG_UART_For_ARM_0'
Info: JTAG_UART_For_ARM_0: "CPEN391_Computer" instantiated altera_avalon_jtag_uart "JTAG_UART_For_ARM_0"
Info: Onchip_SRAM: Starting RTL generation for module 'CPEN391_Computer_Onchip_SRAM'
Info: Onchip_SRAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CPEN391_Computer_Onchip_SRAM --dir=C:/Users/patri/AppData/Local/Temp/alt8707_962357738463084671.dir/0004_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/patri/AppData/Local/Temp/alt8707_962357738463084671.dir/0004_Onchip_SRAM_gen//CPEN391_Computer_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  ]
Info: Onchip_SRAM: Done RTL generation for module 'CPEN391_Computer_Onchip_SRAM'
Info: Onchip_SRAM: "CPEN391_Computer" instantiated altera_avalon_onchip_memory2 "Onchip_SRAM"
Info: SDRAM: Starting RTL generation for module 'CPEN391_Computer_SDRAM'
Info: SDRAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=CPEN391_Computer_SDRAM --dir=C:/Users/patri/AppData/Local/Temp/alt8707_962357738463084671.dir/0005_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/patri/AppData/Local/Temp/alt8707_962357738463084671.dir/0005_SDRAM_gen//CPEN391_Computer_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM: Done RTL generation for module 'CPEN391_Computer_SDRAM'
Info: SDRAM: "CPEN391_Computer" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: SysID: "CPEN391_Computer" instantiated altera_avalon_sysid_qsys "SysID"
Info: System_PLL: "CPEN391_Computer" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "CPEN391_Computer" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "CPEN391_Computer" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "CPEN391_Computer" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "CPEN391_Computer" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "ARM_A9_HPS" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "ARM_A9_HPS" instantiated altera_hps_io "hps_io"
Info: jtag_phy_embedded_in_jtag_master: "JTAG_To_FPGA_Bridge" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "JTAG_To_FPGA_Bridge" instantiated timing_adapter "timing_adt"
Info: fifo: "JTAG_To_FPGA_Bridge" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "JTAG_To_FPGA_Bridge" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "JTAG_To_FPGA_Bridge" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "JTAG_To_FPGA_Bridge" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "JTAG_To_FPGA_Bridge" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "JTAG_To_FPGA_Bridge" instantiated channel_adapter "p2b_adapter"
Info: sys_pll: "System_PLL" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "System_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: JTAG_To_FPGA_Bridge_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "JTAG_To_FPGA_Bridge_master_translator"
Info: SDRAM_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "SDRAM_s1_translator"
Info: ARM_A9_HPS_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "ARM_A9_HPS_h2f_axi_master_agent"
Info: JTAG_To_FPGA_Bridge_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "JTAG_To_FPGA_Bridge_master_agent"
Info: SDRAM_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "SDRAM_s1_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: ARM_A9_HPS_h2f_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "ARM_A9_HPS_h2f_axi_master_wr_limiter"
Info: Reusing file C:/Users/patri/OneDrive - The University Of British Columbia/project/CPEN391/CPEN391_Computer/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/patri/OneDrive - The University Of British Columbia/project/CPEN391/CPEN391_Computer/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: SDRAM_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SDRAM_s1_burst_adapter"
Info: Reusing file C:/Users/patri/OneDrive - The University Of British Columbia/project/CPEN391/CPEN391_Computer/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/patri/OneDrive - The University Of British Columbia/project/CPEN391/CPEN391_Computer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file C:/Users/patri/OneDrive - The University Of British Columbia/project/CPEN391/CPEN391_Computer/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/patri/OneDrive - The University Of British Columbia/project/CPEN391/CPEN391_Computer/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file C:/Users/patri/OneDrive - The University Of British Columbia/project/CPEN391/CPEN391_Computer/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/patri/OneDrive - The University Of British Columbia/project/CPEN391/CPEN391_Computer/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/patri/OneDrive - The University Of British Columbia/project/CPEN391/CPEN391_Computer/synthesis/submodules/altera_merlin_arbitrator.sv
Info: ARM_A9_HPS_h2f_axi_master_wr_to_SDRAM_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "ARM_A9_HPS_h2f_axi_master_wr_to_SDRAM_s1_cmd_width_adapter"
Info: Reusing file C:/Users/patri/OneDrive - The University Of British Columbia/project/CPEN391/CPEN391_Computer/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/patri/OneDrive - The University Of British Columbia/project/CPEN391/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: CPEN391_Computer: Done "CPEN391_Computer" with 55 modules, 123 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
