// Seed: 3009492297
module module_0;
  wire id_1;
endmodule
module module_1;
  wire id_1;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wire id_0,
    output tri0 id_1,
    input tri id_2,
    output wor id_3,
    output tri1 id_4,
    output tri0 id_5,
    input supply1 id_6,
    output wand id_7,
    input wor id_8
    , id_26,
    input wand id_9,
    output wand id_10,
    input uwire id_11,
    input tri0 id_12,
    input supply1 id_13,
    input wand id_14,
    output wand id_15,
    input supply0 id_16,
    output tri1 id_17,
    output tri1 id_18,
    input tri id_19,
    input uwire id_20,
    input wand id_21,
    output uwire id_22,
    output wand id_23,
    output tri1 id_24
);
endmodule
module module_3 (
    input tri1 id_0,
    output wor id_1,
    output wand id_2,
    input wire id_3
    , id_20,
    output tri0 id_4,
    input supply1 id_5,
    input supply1 id_6,
    output tri id_7,
    output uwire id_8,
    output tri0 id_9,
    output wand id_10,
    input tri1 id_11,
    output supply0 id_12,
    input tri1 id_13,
    output tri id_14,
    input tri id_15,
    input uwire id_16,
    input tri1 id_17,
    output wire id_18
);
  always_latch @(id_13 or negedge 1) begin : LABEL_0
    $unsigned(58);
    ;
  end
  module_2 modCall_1 (
      id_15,
      id_1,
      id_6,
      id_4,
      id_4,
      id_2,
      id_6,
      id_9,
      id_15,
      id_16,
      id_14,
      id_5,
      id_3,
      id_11,
      id_16,
      id_8,
      id_17,
      id_12,
      id_10,
      id_11,
      id_6,
      id_5,
      id_12,
      id_12,
      id_14
  );
endmodule
