{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684341149785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684341149785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 17 17:32:29 2023 " "Processing started: Wed May 17 17:32:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684341149785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684341149785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tenis_Demo -c Tenis_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tenis_Demo -c Tenis_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684341149785 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684341150115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Game-Behav " "Found design unit 1: Game-Behav" {  } { { "Game.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Game.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156339 ""} { "Info" "ISGN_ENTITY_NAME" "1 Game " "Found entity 1: Game" {  } { { "Game.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Game.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684341156339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set.vhd 2 1 " "Found 2 design units, including 1 entities, in source file set.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Set-Behav " "Found design unit 1: Set-Behav" {  } { { "Set.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Set.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156339 ""} { "Info" "ISGN_ENTITY_NAME" "1 Set " "Found entity 1: Set" {  } { { "Set.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Set.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684341156339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexgames.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexgames.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexGame-Behavioral " "Found design unit 1: HexGame-Behavioral" {  } { { "HexGames.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/HexGames.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156339 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexGame " "Found entity 1: HexGame" {  } { { "HexGames.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/HexGames.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684341156339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tenis_demo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tenis_demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Tenis_Demo " "Found entity 1: Tenis_Demo" {  } { { "Tenis_Demo.bdf" "" { Schematic "C:/Users/berna/Downloads/FinalProj/FinalProj/Tenis_Demo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684341156342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "match.vhd 2 1 " "Found 2 design units, including 1 entities, in source file match.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Match-Set " "Found design unit 1: Match-Set" {  } { { "Match.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Match.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156345 ""} { "Info" "ISGN_ENTITY_NAME" "1 Match " "Found entity 1: Match" {  } { { "Match.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Match.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684341156345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Buff-Behavioral " "Found design unit 1: Buff-Behavioral" {  } { { "Buff.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Buff.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156345 ""} { "Info" "ISGN_ENTITY_NAME" "1 Buff " "Found entity 1: Buff" {  } { { "Buff.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Buff.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684341156345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexSet-Behavioral " "Found design unit 1: HexSet-Behavioral" {  } { { "HexSet.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/HexSet.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156345 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexSet " "Found entity 1: HexSet" {  } { { "HexSet.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/HexSet.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684341156345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/DebounceUnit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156345 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/DebounceUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684341156345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpoint.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dpoint.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DPoint-Behavioral " "Found design unit 1: DPoint-Behavioral" {  } { { "DPoint.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/DPoint.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156345 ""} { "Info" "ISGN_ENTITY_NAME" "1 DPoint " "Found entity 1: DPoint" {  } { { "DPoint.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/DPoint.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684341156345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/sum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/sum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sum-Behavioral " "Found design unit 1: Sum-Behavioral" {  } { { "output_files/Sum.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/output_files/Sum.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156345 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sum " "Found entity 1: Sum" {  } { { "output_files/Sum.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/output_files/Sum.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684341156345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexsetexp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexsetexp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexSetExp-Behavioral " "Found design unit 1: HexSetExp-Behavioral" {  } { { "HexSetExp.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/HexSetExp.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156345 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexSetExp " "Found entity 1: HexSetExp" {  } { { "HexSetExp.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/HexSetExp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684341156345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/vtob.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/vtob.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VtoB-Behavioral " "Found design unit 1: VtoB-Behavioral" {  } { { "output_files/VtoB.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/output_files/VtoB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156345 ""} { "Info" "ISGN_ENTITY_NAME" "1 VtoB " "Found entity 1: VtoB" {  } { { "output_files/VtoB.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/output_files/VtoB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684341156345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsegeneratorled.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulsegeneratorled.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PulseGeneratorLed-Behavioral " "Found design unit 1: PulseGeneratorLed-Behavioral" {  } { { "PulseGeneratorLed.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/PulseGeneratorLed.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156345 ""} { "Info" "ISGN_ENTITY_NAME" "1 PulseGeneratorLed " "Found entity 1: PulseGeneratorLed" {  } { { "PulseGeneratorLed.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/PulseGeneratorLed.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684341156345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "winner.vhd 2 1 " "Found 2 design units, including 1 entities, in source file winner.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Winner-Behavioral " "Found design unit 1: Winner-Behavioral" {  } { { "Winner.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Winner.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156345 ""} { "Info" "ISGN_ENTITY_NAME" "1 Winner " "Found entity 1: Winner" {  } { { "Winner.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Winner.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684341156345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buff1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buff1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Buff1bit-Behavioral " "Found design unit 1: Buff1bit-Behavioral" {  } { { "Buff1bit.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Buff1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156345 ""} { "Info" "ISGN_ENTITY_NAME" "1 Buff1bit " "Found entity 1: Buff1bit" {  } { { "Buff1bit.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Buff1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684341156345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buff2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buff2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Buff2-Behavioral " "Found design unit 1: Buff2-Behavioral" {  } { { "Buff2.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Buff2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156345 ""} { "Info" "ISGN_ENTITY_NAME" "1 Buff2 " "Found entity 1: Buff2" {  } { { "Buff2.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Buff2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684341156345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buff2led12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buff2led12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Buff2led12-Behavioral " "Found design unit 1: Buff2led12-Behavioral" {  } { { "Buff2led12.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Buff2led12.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156355 ""} { "Info" "ISGN_ENTITY_NAME" "1 Buff2led12 " "Found entity 1: Buff2led12" {  } { { "Buff2led12.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Buff2led12.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684341156355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buff3ledto11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buff3ledto11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Buff3lebTo11-Behavioral " "Found design unit 1: Buff3lebTo11-Behavioral" {  } { { "Buff3ledTo11.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Buff3ledTo11.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156355 ""} { "Info" "ISGN_ENTITY_NAME" "1 Buff3lebTo11 " "Found entity 1: Buff3lebTo11" {  } { { "Buff3ledTo11.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Buff3ledTo11.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684341156355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/buff3ledto16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/buff3ledto16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Buff3lebTo16-Behavioral " "Found design unit 1: Buff3lebTo16-Behavioral" {  } { { "output_files/Buff3ledTo16.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/output_files/Buff3ledTo16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156355 ""} { "Info" "ISGN_ENTITY_NAME" "1 Buff3lebTo16 " "Found entity 1: Buff3lebTo16" {  } { { "output_files/Buff3ledTo16.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/output_files/Buff3ledTo16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684341156355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexgamesexp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexgamesexp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexGameExp-Behavioral " "Found design unit 1: HexGameExp-Behavioral" {  } { { "HexGamesExp.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/HexGamesExp.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156355 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexGameExp " "Found entity 1: HexGameExp" {  } { { "HexGamesExp.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/HexGamesExp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684341156355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexset0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexset0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexSet0-Behavioral " "Found design unit 1: HexSet0-Behavioral" {  } { { "HexSet0.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/HexSet0.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156355 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexSet0 " "Found entity 1: HexSet0" {  } { { "HexSet0.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/HexSet0.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684341156355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexset1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexset1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexSet1-Behavioral " "Found design unit 1: HexSet1-Behavioral" {  } { { "HexSet1.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/HexSet1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156355 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexSet1 " "Found entity 1: HexSet1" {  } { { "HexSet1.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/HexSet1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684341156355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Game_Tb-Simulation " "Found design unit 1: Game_Tb-Simulation" {  } { { "Game_Tb.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Game_Tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156355 ""} { "Info" "ISGN_ENTITY_NAME" "1 Game_Tb " "Found entity 1: Game_Tb" {  } { { "Game_Tb.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Game_Tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684341156355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file set_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Set_Tb-Simulation " "Found design unit 1: Set_Tb-Simulation" {  } { { "Set_Tb.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Set_Tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156355 ""} { "Info" "ISGN_ENTITY_NAME" "1 Set_Tb " "Found entity 1: Set_Tb" {  } { { "Set_Tb.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Set_Tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684341156355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "match_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file match_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Match_Tb-Simulation " "Found design unit 1: Match_Tb-Simulation" {  } { { "Match_Tb.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Match_Tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156355 ""} { "Info" "ISGN_ENTITY_NAME" "1 Match_Tb " "Found entity 1: Match_Tb" {  } { { "Match_Tb.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Match_Tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684341156355 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Tenis_Demo " "Elaborating entity \"Tenis_Demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684341156402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexSet0 HexSet0:hs0 " "Elaborating entity \"HexSet0\" for hierarchy \"HexSet0:hs0\"" {  } { { "Tenis_Demo.bdf" "hs0" { Schematic "C:/Users/berna/Downloads/FinalProj/FinalProj/Tenis_Demo.bdf" { { 536 2344 2544 680 "hs0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684341156402 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable HexSet0.vhd(30) " "VHDL Process Statement warning at HexSet0.vhd(30): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "HexSet0.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/HexSet0.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684341156402 "|Tenis_Demo|HexSet0:hs0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk HexSet0.vhd(31) " "VHDL Process Statement warning at HexSet0.vhd(31): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "HexSet0.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/HexSet0.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684341156402 "|Tenis_Demo|HexSet0:hs0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Match Match:match " "Elaborating entity \"Match\" for hierarchy \"Match:match\"" {  } { { "Tenis_Demo.bdf" "match" { Schematic "C:/Users/berna/Downloads/FinalProj/FinalProj/Tenis_Demo.bdf" { { 184 1208 1384 328 "match" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684341156402 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set_Pt1 Match.vhd(53) " "VHDL Process Statement warning at Match.vhd(53): signal \"set_Pt1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Match.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Match.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684341156402 "|Tenis_Demo|Match:match"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set_Pt2 Match.vhd(55) " "VHDL Process Statement warning at Match.vhd(55): signal \"set_Pt2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Match.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Match.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684341156402 "|Tenis_Demo|Match:match"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Set Set:set " "Elaborating entity \"Set\" for hierarchy \"Set:set\"" {  } { { "Tenis_Demo.bdf" "set" { Schematic "C:/Users/berna/Downloads/FinalProj/FinalProj/Tenis_Demo.bdf" { { 200 784 968 376 "set" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684341156402 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "set_Pt1 Set.vhd(60) " "VHDL Process Statement warning at Set.vhd(60): inferring latch(es) for signal or variable \"set_Pt1\", which holds its previous value in one or more paths through the process" {  } { { "Set.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Set.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1684341156402 "|Tenis_Demo|Set:set"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "set_Pt2 Set.vhd(60) " "VHDL Process Statement warning at Set.vhd(60): inferring latch(es) for signal or variable \"set_Pt2\", which holds its previous value in one or more paths through the process" {  } { { "Set.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Set.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1684341156402 "|Tenis_Demo|Set:set"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_Pt2 Set.vhd(60) " "Inferred latch for \"set_Pt2\" at Set.vhd(60)" {  } { { "Set.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Set.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684341156402 "|Tenis_Demo|Set:set"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_Pt1 Set.vhd(60) " "Inferred latch for \"set_Pt1\" at Set.vhd(60)" {  } { { "Set.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Set.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684341156402 "|Tenis_Demo|Set:set"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DebounceUnit DebounceUnit:DU1 " "Elaborating entity \"DebounceUnit\" for hierarchy \"DebounceUnit:DU1\"" {  } { { "Tenis_Demo.bdf" "DU1" { Schematic "C:/Users/berna/Downloads/FinalProj/FinalProj/Tenis_Demo.bdf" { { 48 8 176 128 "DU1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684341156402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Game Game:Game " "Elaborating entity \"Game\" for hierarchy \"Game:Game\"" {  } { { "Tenis_Demo.bdf" "Game" { Schematic "C:/Users/berna/Downloads/FinalProj/FinalProj/Tenis_Demo.bdf" { { 184 408 576 392 "Game" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684341156402 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tb Game.vhd(84) " "VHDL Process Statement warning at Game.vhd(84): signal \"tb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Game.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Game.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684341156402 "|Tenis_Demo|Game:Game"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Tcounter1 Game.vhd(85) " "VHDL Process Statement warning at Game.vhd(85): signal \"Tcounter1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Game.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Game.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684341156402 "|Tenis_Demo|Game:Game"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Tcounter1 Game.vhd(88) " "VHDL Process Statement warning at Game.vhd(88): signal \"Tcounter1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Game.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Game.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684341156402 "|Tenis_Demo|Game:Game"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Tcounter2 Game.vhd(88) " "VHDL Process Statement warning at Game.vhd(88): signal \"Tcounter2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Game.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Game.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684341156402 "|Tenis_Demo|Game:Game"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Tcounter2 Game.vhd(91) " "VHDL Process Statement warning at Game.vhd(91): signal \"Tcounter2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Game.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Game.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684341156402 "|Tenis_Demo|Game:Game"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Tcounter2 Game.vhd(94) " "VHDL Process Statement warning at Game.vhd(94): signal \"Tcounter2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Game.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Game.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684341156402 "|Tenis_Demo|Game:Game"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Tcounter1 Game.vhd(94) " "VHDL Process Statement warning at Game.vhd(94): signal \"Tcounter1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Game.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Game.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684341156402 "|Tenis_Demo|Game:Game"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NS Game.vhd(76) " "VHDL Process Statement warning at Game.vhd(76): inferring latch(es) for signal or variable \"NS\", which holds its previous value in one or more paths through the process" {  } { { "Game.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Game.vhd" 76 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1684341156402 "|Tenis_Demo|Game:Game"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Game.vhd(175) " "VHDL Process Statement warning at Game.vhd(175): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Game.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Game.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684341156402 "|Tenis_Demo|Game:Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.A2 Game.vhd(76) " "Inferred latch for \"NS.A2\" at Game.vhd(76)" {  } { { "Game.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Game.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684341156402 "|Tenis_Demo|Game:Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.A1 Game.vhd(76) " "Inferred latch for \"NS.A1\" at Game.vhd(76)" {  } { { "Game.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Game.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684341156402 "|Tenis_Demo|Game:Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.D Game.vhd(76) " "Inferred latch for \"NS.D\" at Game.vhd(76)" {  } { { "Game.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Game.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684341156402 "|Tenis_Demo|Game:Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.S Game.vhd(76) " "Inferred latch for \"NS.S\" at Game.vhd(76)" {  } { { "Game.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Game.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684341156402 "|Tenis_Demo|Game:Game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DebounceUnit DebounceUnit:DU " "Elaborating entity \"DebounceUnit\" for hierarchy \"DebounceUnit:DU\"" {  } { { "Tenis_Demo.bdf" "DU" { Schematic "C:/Users/berna/Downloads/FinalProj/FinalProj/Tenis_Demo.bdf" { { 136 8 176 216 "DU" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684341156402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PulseGeneratorLed PulseGeneratorLed:pgl " "Elaborating entity \"PulseGeneratorLed\" for hierarchy \"PulseGeneratorLed:pgl\"" {  } { { "Tenis_Demo.bdf" "pgl" { Schematic "C:/Users/berna/Downloads/FinalProj/FinalProj/Tenis_Demo.bdf" { { -8 1544 1672 72 "pgl" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684341156402 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pulsegeneratorcounter.vhd 2 1 " "Using design file pulsegeneratorcounter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PulseGeneratorCounter-Behavioral " "Found design unit 1: PulseGeneratorCounter-Behavioral" {  } { { "pulsegeneratorcounter.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/pulsegeneratorcounter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156418 ""} { "Info" "ISGN_ENTITY_NAME" "1 PulseGeneratorCounter " "Found entity 1: PulseGeneratorCounter" {  } { { "pulsegeneratorcounter.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/pulsegeneratorcounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684341156418 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684341156418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PulseGeneratorCounter PulseGeneratorCounter:puls " "Elaborating entity \"PulseGeneratorCounter\" for hierarchy \"PulseGeneratorCounter:puls\"" {  } { { "Tenis_Demo.bdf" "puls" { Schematic "C:/Users/berna/Downloads/FinalProj/FinalProj/Tenis_Demo.bdf" { { 480 1816 1952 560 "puls" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684341156418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexSet1 HexSet1:hs1 " "Elaborating entity \"HexSet1\" for hierarchy \"HexSet1:hs1\"" {  } { { "Tenis_Demo.bdf" "hs1" { Schematic "C:/Users/berna/Downloads/FinalProj/FinalProj/Tenis_Demo.bdf" { { 392 2344 2544 536 "hs1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684341156422 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable HexSet1.vhd(30) " "VHDL Process Statement warning at HexSet1.vhd(30): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "HexSet1.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/HexSet1.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684341156422 "|Tenis_Demo|HexSet1:hs1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk HexSet1.vhd(31) " "VHDL Process Statement warning at HexSet1.vhd(31): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "HexSet1.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/HexSet1.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684341156422 "|Tenis_Demo|HexSet1:hs1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DPoint DPoint:dp " "Elaborating entity \"DPoint\" for hierarchy \"DPoint:dp\"" {  } { { "Tenis_Demo.bdf" "dp" { Schematic "C:/Users/berna/Downloads/FinalProj/FinalProj/Tenis_Demo.bdf" { { -56 2048 2240 88 "dp" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684341156424 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable DPoint.vhd(30) " "VHDL Process Statement warning at DPoint.vhd(30): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DPoint.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/DPoint.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684341156424 "|Tenis_Demo|DPoint:dp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk DPoint.vhd(31) " "VHDL Process Statement warning at DPoint.vhd(31): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DPoint.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/DPoint.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684341156424 "|Tenis_Demo|DPoint:dp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable DPoint.vhd(44) " "VHDL Process Statement warning at DPoint.vhd(44): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DPoint.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/DPoint.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684341156424 "|Tenis_Demo|DPoint:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sum Sum:sum " "Elaborating entity \"Sum\" for hierarchy \"Sum:sum\"" {  } { { "Tenis_Demo.bdf" "sum" { Schematic "C:/Users/berna/Downloads/FinalProj/FinalProj/Tenis_Demo.bdf" { { 648 2064 2272 792 "sum" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684341156424 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable Sum.vhd(36) " "VHDL Process Statement warning at Sum.vhd(36): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Sum.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/output_files/Sum.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684341156424 "|Tenis_Demo|Sum:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Sum.vhd(37) " "VHDL Process Statement warning at Sum.vhd(37): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Sum.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/output_files/Sum.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684341156424 "|Tenis_Demo|Sum:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexGameExp HexGameExp:hge " "Elaborating entity \"HexGameExp\" for hierarchy \"HexGameExp:hge\"" {  } { { "Tenis_Demo.bdf" "hge" { Schematic "C:/Users/berna/Downloads/FinalProj/FinalProj/Tenis_Demo.bdf" { { -272 1648 1856 -128 "hge" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684341156424 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "win1 HexGamesExp.vhd(18) " "VHDL Process Statement warning at HexGamesExp.vhd(18): signal \"win1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "HexGamesExp.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/HexGamesExp.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684341156424 "|Tenis_Demo|HexGameExp:hge"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "win2 HexGamesExp.vhd(21) " "VHDL Process Statement warning at HexGamesExp.vhd(21): signal \"win2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "HexGamesExp.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/HexGamesExp.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684341156424 "|Tenis_Demo|HexGameExp:hge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexGame HexGame:Hex420 " "Elaborating entity \"HexGame\" for hierarchy \"HexGame:Hex420\"" {  } { { "Tenis_Demo.bdf" "Hex420" { Schematic "C:/Users/berna/Downloads/FinalProj/FinalProj/Tenis_Demo.bdf" { { -400 1648 1856 -288 "Hex420" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684341156426 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "win HexGames.vhd(17) " "VHDL Process Statement warning at HexGames.vhd(17): signal \"win\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "HexGames.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/HexGames.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684341156426 "|Tenis_Demo|HexGame:Hex420"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buff Buff:buff2 " "Elaborating entity \"Buff\" for hierarchy \"Buff:buff2\"" {  } { { "Tenis_Demo.bdf" "buff2" { Schematic "C:/Users/berna/Downloads/FinalProj/FinalProj/Tenis_Demo.bdf" { { 304 1760 1944 416 "buff2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684341156426 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "win Buff.vhd(15) " "VHDL Process Statement warning at Buff.vhd(15): signal \"win\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Buff.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Buff.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684341156426 "|Tenis_Demo|Buff:buff2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input Buff.vhd(16) " "VHDL Process Statement warning at Buff.vhd(16): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Buff.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Buff.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684341156426 "|Tenis_Demo|Buff:buff2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buff1bit Buff1bit:buf " "Elaborating entity \"Buff1bit\" for hierarchy \"Buff1bit:buf\"" {  } { { "Tenis_Demo.bdf" "buf" { Schematic "C:/Users/berna/Downloads/FinalProj/FinalProj/Tenis_Demo.bdf" { { 112 1800 1952 192 "buf" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684341156426 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input Buff1bit.vhd(16) " "VHDL Process Statement warning at Buff1bit.vhd(16): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Buff1bit.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Buff1bit.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684341156429 "|Tenis_Demo|Buff1bit:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input Buff1bit.vhd(17) " "VHDL Process Statement warning at Buff1bit.vhd(17): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Buff1bit.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Buff1bit.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684341156429 "|Tenis_Demo|Buff1bit:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buff2led12 Buff2led12:b1 " "Elaborating entity \"Buff2led12\" for hierarchy \"Buff2led12:b1\"" {  } { { "Tenis_Demo.bdf" "b1" { Schematic "C:/Users/berna/Downloads/FinalProj/FinalProj/Tenis_Demo.bdf" { { 912 1824 1976 1024 "b1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684341156429 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "win Buff2led12.vhd(15) " "VHDL Process Statement warning at Buff2led12.vhd(15): signal \"win\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Buff2led12.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Buff2led12.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684341156429 "|Tenis_Demo|Buff2led12:b1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input Buff2led12.vhd(16) " "VHDL Process Statement warning at Buff2led12.vhd(16): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Buff2led12.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Buff2led12.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684341156429 "|Tenis_Demo|Buff2led12:b1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buff3lebTo16 Buff3lebTo16:bu1 " "Elaborating entity \"Buff3lebTo16\" for hierarchy \"Buff3lebTo16:bu1\"" {  } { { "Tenis_Demo.bdf" "bu1" { Schematic "C:/Users/berna/Downloads/FinalProj/FinalProj/Tenis_Demo.bdf" { { 1144 1800 1984 1256 "bu1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684341156429 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "win Buff3ledTo16.vhd(15) " "VHDL Process Statement warning at Buff3ledTo16.vhd(15): signal \"win\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Buff3ledTo16.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/output_files/Buff3ledTo16.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684341156429 "|Tenis_Demo|Buff3lebTo16:bu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input Buff3ledTo16.vhd(16) " "VHDL Process Statement warning at Buff3ledTo16.vhd(16): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Buff3ledTo16.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/output_files/Buff3ledTo16.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684341156429 "|Tenis_Demo|Buff3lebTo16:bu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buff3lebTo11 Buff3lebTo11:bu0 " "Elaborating entity \"Buff3lebTo11\" for hierarchy \"Buff3lebTo11:bu0\"" {  } { { "Tenis_Demo.bdf" "bu0" { Schematic "C:/Users/berna/Downloads/FinalProj/FinalProj/Tenis_Demo.bdf" { { 1032 1800 1992 1144 "bu0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684341156431 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "win Buff3ledTo11.vhd(15) " "VHDL Process Statement warning at Buff3ledTo11.vhd(15): signal \"win\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Buff3ledTo11.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Buff3ledTo11.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684341156431 "|Tenis_Demo|Buff3lebTo11:bu0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input Buff3ledTo11.vhd(16) " "VHDL Process Statement warning at Buff3ledTo11.vhd(16): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Buff3ledTo11.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Buff3ledTo11.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684341156431 "|Tenis_Demo|Buff3lebTo11:bu0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buff2 Buff2:b0 " "Elaborating entity \"Buff2\" for hierarchy \"Buff2:b0\"" {  } { { "Tenis_Demo.bdf" "b0" { Schematic "C:/Users/berna/Downloads/FinalProj/FinalProj/Tenis_Demo.bdf" { { 792 1832 1984 904 "b0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684341156431 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "win Buff2.vhd(15) " "VHDL Process Statement warning at Buff2.vhd(15): signal \"win\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Buff2.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Buff2.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684341156431 "|Tenis_Demo|Buff2:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input Buff2.vhd(16) " "VHDL Process Statement warning at Buff2.vhd(16): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Buff2.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Buff2.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684341156431 "|Tenis_Demo|Buff2:inst8"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Game:Game\|NS.A1_492 " "Latch Game:Game\|NS.A1_492 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Game:Game\|counter1\[2\] " "Ports D and ENA on the latch are fed by the same signal Game:Game\|counter1\[2\]" {  } { { "Game.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Game.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684341157050 ""}  } { { "Game.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Game.vhd" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684341157050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Game:Game\|NS.S_536 " "Latch Game:Game\|NS.S_536 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Game:Game\|PS.S " "Ports D and ENA on the latch are fed by the same signal Game:Game\|PS.S" {  } { { "Game.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Game.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684341157050 ""}  } { { "Game.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Game.vhd" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684341157050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Game:Game\|NS.A2_470 " "Latch Game:Game\|NS.A2_470 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Game:Game\|counter2\[2\] " "Ports D and ENA on the latch are fed by the same signal Game:Game\|counter2\[2\]" {  } { { "Game.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Game.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684341157050 ""}  } { { "Game.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Game.vhd" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684341157050 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Game:Game\|NS.D_514 " "Latch Game:Game\|NS.D_514 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Game:Game\|PS.S " "Ports D and ENA on the latch are fed by the same signal Game:Game\|PS.S" {  } { { "Game.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Game.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684341157050 ""}  } { { "Game.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Game.vhd" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684341157050 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Game.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/Game.vhd" 172 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1684341157050 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1684341157050 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HexSet0:hs0\|decOut\[6\] HexSet0:hs0\|decOut\[6\]~_emulated HexSet0:hs0\|decOut\[6\]~1 " "Register \"HexSet0:hs0\|decOut\[6\]\" is converted into an equivalent circuit using register \"HexSet0:hs0\|decOut\[6\]~_emulated\" and latch \"HexSet0:hs0\|decOut\[6\]~1\"" {  } { { "HexSet0.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/HexSet0.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684341157050 "|Tenis_Demo|HexSet0:hs0|decOut[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HexSet0:hs0\|decOut\[5\] HexSet0:hs0\|decOut\[5\]~_emulated HexSet0:hs0\|decOut\[5\]~6 " "Register \"HexSet0:hs0\|decOut\[5\]\" is converted into an equivalent circuit using register \"HexSet0:hs0\|decOut\[5\]~_emulated\" and latch \"HexSet0:hs0\|decOut\[5\]~6\"" {  } { { "HexSet0.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/HexSet0.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684341157050 "|Tenis_Demo|HexSet0:hs0|decOut[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HexSet0:hs0\|decOut\[4\] HexSet0:hs0\|decOut\[4\]~_emulated HexSet0:hs0\|decOut\[4\]~11 " "Register \"HexSet0:hs0\|decOut\[4\]\" is converted into an equivalent circuit using register \"HexSet0:hs0\|decOut\[4\]~_emulated\" and latch \"HexSet0:hs0\|decOut\[4\]~11\"" {  } { { "HexSet0.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/HexSet0.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684341157050 "|Tenis_Demo|HexSet0:hs0|decOut[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HexSet0:hs0\|decOut\[3\] HexSet0:hs0\|decOut\[3\]~_emulated HexSet0:hs0\|decOut\[3\]~16 " "Register \"HexSet0:hs0\|decOut\[3\]\" is converted into an equivalent circuit using register \"HexSet0:hs0\|decOut\[3\]~_emulated\" and latch \"HexSet0:hs0\|decOut\[3\]~16\"" {  } { { "HexSet0.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/HexSet0.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684341157050 "|Tenis_Demo|HexSet0:hs0|decOut[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HexSet0:hs0\|decOut\[2\] HexSet0:hs0\|decOut\[2\]~_emulated HexSet0:hs0\|decOut\[2\]~21 " "Register \"HexSet0:hs0\|decOut\[2\]\" is converted into an equivalent circuit using register \"HexSet0:hs0\|decOut\[2\]~_emulated\" and latch \"HexSet0:hs0\|decOut\[2\]~21\"" {  } { { "HexSet0.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/HexSet0.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684341157050 "|Tenis_Demo|HexSet0:hs0|decOut[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HexSet0:hs0\|decOut\[1\] HexSet0:hs0\|decOut\[1\]~_emulated HexSet0:hs0\|decOut\[1\]~26 " "Register \"HexSet0:hs0\|decOut\[1\]\" is converted into an equivalent circuit using register \"HexSet0:hs0\|decOut\[1\]~_emulated\" and latch \"HexSet0:hs0\|decOut\[1\]~26\"" {  } { { "HexSet0.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/HexSet0.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684341157050 "|Tenis_Demo|HexSet0:hs0|decOut[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HexSet0:hs0\|decOut\[0\] HexSet0:hs0\|decOut\[0\]~_emulated HexSet0:hs0\|decOut\[3\]~16 " "Register \"HexSet0:hs0\|decOut\[0\]\" is converted into an equivalent circuit using register \"HexSet0:hs0\|decOut\[0\]~_emulated\" and latch \"HexSet0:hs0\|decOut\[3\]~16\"" {  } { { "HexSet0.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/HexSet0.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684341157050 "|Tenis_Demo|HexSet0:hs0|decOut[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HexSet1:hs1\|decOut\[6\] HexSet1:hs1\|decOut\[6\]~_emulated HexSet1:hs1\|decOut\[6\]~1 " "Register \"HexSet1:hs1\|decOut\[6\]\" is converted into an equivalent circuit using register \"HexSet1:hs1\|decOut\[6\]~_emulated\" and latch \"HexSet1:hs1\|decOut\[6\]~1\"" {  } { { "HexSet1.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/HexSet1.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684341157050 "|Tenis_Demo|HexSet1:hs1|decOut[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HexSet1:hs1\|decOut\[5\] HexSet1:hs1\|decOut\[5\]~_emulated HexSet1:hs1\|decOut\[5\]~6 " "Register \"HexSet1:hs1\|decOut\[5\]\" is converted into an equivalent circuit using register \"HexSet1:hs1\|decOut\[5\]~_emulated\" and latch \"HexSet1:hs1\|decOut\[5\]~6\"" {  } { { "HexSet1.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/HexSet1.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684341157050 "|Tenis_Demo|HexSet1:hs1|decOut[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HexSet1:hs1\|decOut\[4\] HexSet1:hs1\|decOut\[4\]~_emulated HexSet1:hs1\|decOut\[4\]~11 " "Register \"HexSet1:hs1\|decOut\[4\]\" is converted into an equivalent circuit using register \"HexSet1:hs1\|decOut\[4\]~_emulated\" and latch \"HexSet1:hs1\|decOut\[4\]~11\"" {  } { { "HexSet1.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/HexSet1.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684341157050 "|Tenis_Demo|HexSet1:hs1|decOut[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HexSet1:hs1\|decOut\[3\] HexSet1:hs1\|decOut\[3\]~_emulated HexSet1:hs1\|decOut\[3\]~16 " "Register \"HexSet1:hs1\|decOut\[3\]\" is converted into an equivalent circuit using register \"HexSet1:hs1\|decOut\[3\]~_emulated\" and latch \"HexSet1:hs1\|decOut\[3\]~16\"" {  } { { "HexSet1.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/HexSet1.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684341157050 "|Tenis_Demo|HexSet1:hs1|decOut[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HexSet1:hs1\|decOut\[2\] HexSet1:hs1\|decOut\[2\]~_emulated HexSet1:hs1\|decOut\[2\]~21 " "Register \"HexSet1:hs1\|decOut\[2\]\" is converted into an equivalent circuit using register \"HexSet1:hs1\|decOut\[2\]~_emulated\" and latch \"HexSet1:hs1\|decOut\[2\]~21\"" {  } { { "HexSet1.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/HexSet1.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684341157050 "|Tenis_Demo|HexSet1:hs1|decOut[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HexSet1:hs1\|decOut\[1\] HexSet1:hs1\|decOut\[1\]~_emulated HexSet1:hs1\|decOut\[1\]~26 " "Register \"HexSet1:hs1\|decOut\[1\]\" is converted into an equivalent circuit using register \"HexSet1:hs1\|decOut\[1\]~_emulated\" and latch \"HexSet1:hs1\|decOut\[1\]~26\"" {  } { { "HexSet1.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/HexSet1.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684341157050 "|Tenis_Demo|HexSet1:hs1|decOut[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HexSet1:hs1\|decOut\[0\] HexSet1:hs1\|decOut\[0\]~_emulated HexSet1:hs1\|decOut\[3\]~16 " "Register \"HexSet1:hs1\|decOut\[0\]\" is converted into an equivalent circuit using register \"HexSet1:hs1\|decOut\[0\]~_emulated\" and latch \"HexSet1:hs1\|decOut\[3\]~16\"" {  } { { "HexSet1.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/HexSet1.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684341157050 "|Tenis_Demo|HexSet1:hs1|decOut[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DPoint:dp\|decOut_n\[6\] DPoint:dp\|decOut_n\[6\]~_emulated DPoint:dp\|decOut_n\[6\]~1 " "Register \"DPoint:dp\|decOut_n\[6\]\" is converted into an equivalent circuit using register \"DPoint:dp\|decOut_n\[6\]~_emulated\" and latch \"DPoint:dp\|decOut_n\[6\]~1\"" {  } { { "DPoint.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/DPoint.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684341157050 "|Tenis_Demo|DPoint:dp|decOut_n[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DPoint:dp\|decOut_n\[5\] DPoint:dp\|decOut_n\[5\]~_emulated DPoint:dp\|decOut_n\[5\]~6 " "Register \"DPoint:dp\|decOut_n\[5\]\" is converted into an equivalent circuit using register \"DPoint:dp\|decOut_n\[5\]~_emulated\" and latch \"DPoint:dp\|decOut_n\[5\]~6\"" {  } { { "DPoint.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/DPoint.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684341157050 "|Tenis_Demo|DPoint:dp|decOut_n[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DPoint:dp\|decOut_n\[4\] DPoint:dp\|decOut_n\[4\]~_emulated DPoint:dp\|decOut_n\[4\]~11 " "Register \"DPoint:dp\|decOut_n\[4\]\" is converted into an equivalent circuit using register \"DPoint:dp\|decOut_n\[4\]~_emulated\" and latch \"DPoint:dp\|decOut_n\[4\]~11\"" {  } { { "DPoint.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/DPoint.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684341157050 "|Tenis_Demo|DPoint:dp|decOut_n[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DPoint:dp\|decOut_n\[3\] DPoint:dp\|decOut_n\[3\]~_emulated DPoint:dp\|decOut_n\[6\]~1 " "Register \"DPoint:dp\|decOut_n\[3\]\" is converted into an equivalent circuit using register \"DPoint:dp\|decOut_n\[3\]~_emulated\" and latch \"DPoint:dp\|decOut_n\[6\]~1\"" {  } { { "DPoint.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/DPoint.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684341157050 "|Tenis_Demo|DPoint:dp|decOut_n[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DPoint:dp\|decOut_n\[2\] DPoint:dp\|decOut_n\[2\]~_emulated DPoint:dp\|decOut_n\[5\]~6 " "Register \"DPoint:dp\|decOut_n\[2\]\" is converted into an equivalent circuit using register \"DPoint:dp\|decOut_n\[2\]~_emulated\" and latch \"DPoint:dp\|decOut_n\[5\]~6\"" {  } { { "DPoint.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/DPoint.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684341157050 "|Tenis_Demo|DPoint:dp|decOut_n[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DPoint:dp\|decOut_n\[1\] DPoint:dp\|decOut_n\[1\]~_emulated DPoint:dp\|decOut_n\[4\]~11 " "Register \"DPoint:dp\|decOut_n\[1\]\" is converted into an equivalent circuit using register \"DPoint:dp\|decOut_n\[1\]~_emulated\" and latch \"DPoint:dp\|decOut_n\[4\]~11\"" {  } { { "DPoint.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/DPoint.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684341157050 "|Tenis_Demo|DPoint:dp|decOut_n[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DPoint:dp\|decOut_n\[0\] DPoint:dp\|decOut_n\[0\]~_emulated DPoint:dp\|decOut_n\[5\]~6 " "Register \"DPoint:dp\|decOut_n\[0\]\" is converted into an equivalent circuit using register \"DPoint:dp\|decOut_n\[0\]~_emulated\" and latch \"DPoint:dp\|decOut_n\[5\]~6\"" {  } { { "DPoint.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/DPoint.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684341157050 "|Tenis_Demo|DPoint:dp|decOut_n[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sum:sum\|decOut\[6\] Sum:sum\|decOut\[6\]~_emulated Sum:sum\|decOut\[6\]~1 " "Register \"Sum:sum\|decOut\[6\]\" is converted into an equivalent circuit using register \"Sum:sum\|decOut\[6\]~_emulated\" and latch \"Sum:sum\|decOut\[6\]~1\"" {  } { { "output_files/Sum.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/output_files/Sum.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684341157050 "|Tenis_Demo|Sum:sum|decOut[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sum:sum\|decOut\[5\] Sum:sum\|decOut\[5\]~_emulated Sum:sum\|decOut\[5\]~6 " "Register \"Sum:sum\|decOut\[5\]\" is converted into an equivalent circuit using register \"Sum:sum\|decOut\[5\]~_emulated\" and latch \"Sum:sum\|decOut\[5\]~6\"" {  } { { "output_files/Sum.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/output_files/Sum.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684341157050 "|Tenis_Demo|Sum:sum|decOut[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sum:sum\|decOut\[4\] Sum:sum\|decOut\[4\]~_emulated Sum:sum\|decOut\[4\]~11 " "Register \"Sum:sum\|decOut\[4\]\" is converted into an equivalent circuit using register \"Sum:sum\|decOut\[4\]~_emulated\" and latch \"Sum:sum\|decOut\[4\]~11\"" {  } { { "output_files/Sum.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/output_files/Sum.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684341157050 "|Tenis_Demo|Sum:sum|decOut[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sum:sum\|decOut\[3\] Sum:sum\|decOut\[3\]~_emulated Sum:sum\|decOut\[3\]~16 " "Register \"Sum:sum\|decOut\[3\]\" is converted into an equivalent circuit using register \"Sum:sum\|decOut\[3\]~_emulated\" and latch \"Sum:sum\|decOut\[3\]~16\"" {  } { { "output_files/Sum.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/output_files/Sum.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684341157050 "|Tenis_Demo|Sum:sum|decOut[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sum:sum\|decOut\[2\] Sum:sum\|decOut\[2\]~_emulated Sum:sum\|decOut\[2\]~21 " "Register \"Sum:sum\|decOut\[2\]\" is converted into an equivalent circuit using register \"Sum:sum\|decOut\[2\]~_emulated\" and latch \"Sum:sum\|decOut\[2\]~21\"" {  } { { "output_files/Sum.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/output_files/Sum.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684341157050 "|Tenis_Demo|Sum:sum|decOut[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sum:sum\|decOut\[1\] Sum:sum\|decOut\[1\]~_emulated Sum:sum\|decOut\[1\]~26 " "Register \"Sum:sum\|decOut\[1\]\" is converted into an equivalent circuit using register \"Sum:sum\|decOut\[1\]~_emulated\" and latch \"Sum:sum\|decOut\[1\]~26\"" {  } { { "output_files/Sum.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/output_files/Sum.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684341157050 "|Tenis_Demo|Sum:sum|decOut[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sum:sum\|decOut\[0\] Sum:sum\|decOut\[0\]~_emulated Sum:sum\|decOut\[0\]~31 " "Register \"Sum:sum\|decOut\[0\]\" is converted into an equivalent circuit using register \"Sum:sum\|decOut\[0\]~_emulated\" and latch \"Sum:sum\|decOut\[0\]~31\"" {  } { { "output_files/Sum.vhd" "" { Text "C:/Users/berna/Downloads/FinalProj/FinalProj/output_files/Sum.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1684341157050 "|Tenis_Demo|Sum:sum|decOut[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1684341157050 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1684341157301 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684341157982 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684341157982 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Tenis_Demo.bdf" "" { Schematic "C:/Users/berna/Downloads/FinalProj/FinalProj/Tenis_Demo.bdf" { { 312 -352 -176 328 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684341158122 "|Tenis_Demo|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1684341158122 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "749 " "Implemented 749 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684341158122 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684341158122 ""} { "Info" "ICUT_CUT_TM_LCELLS" "662 " "Implemented 662 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684341158122 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684341158122 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684341158148 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 17 17:32:38 2023 " "Processing ended: Wed May 17 17:32:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684341158148 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684341158148 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684341158148 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684341158148 ""}
