// Seed: 2371903569
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  type_8 id_5 (
      .id_0(id_1),
      .id_1(1),
      .id_2(1)
  );
  logic   id_6;
  type_10 id_7 = id_5;
endmodule
