 
//#include <os.h>
#include <memory.h>
#include <interrupt.h>
#include <stdint.h>
#include <stdio.h>
#include <stdbool.h>
#include <string.h>
#include <stm32.h>
#include <gpio.h>
#include <uart.h>
#include <spi.h>
#include <w25qxxx.h>
//#include <usbapi.h>


int ready_preemptive=0;
extern void main(void);                            // in main.c
extern void (*vector_table[])(void);               // in vector.c
extern char _sidata, _sdata, _edata, _sbss, _ebss; // provided by linker script

 
#if !defined  (HSE_VALUE) 
  #define HSE_VALUE    ((uint32_t)25000000) /*!< Default value of the External oscillator in Hz */
#endif /* HSE_VALUE */

#if !defined  (HSI_VALUE)
  #define HSI_VALUE    ((uint32_t)16000000) /*!< Value of the Internal oscillator in Hz*/
#endif /* HSI_VALUE */

uint32_t SystemCoreClock = 16000000;
const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
const uint8_t APBPrescTable[8]  = {0, 0, 0, 0, 1, 2, 3, 4};


#define PLL_M      25
#define PLL_N      384
#define PLL_P      4
#define PLL_Q      8


static void SetSysClock(void)
{

    //irq_disable();
    // HSE clock enable
    RCC->CR |= RCC_CR_HSEON;
    while (!(RCC->CR & RCC_CR_HSERDY));

    // Power interface clock enable
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
    // Scale 1 mode (default value at reset):
    // the device does operate at the maximum frequency 168 MHz
    PWR->CR |= PWR_CR_VOS;

    // AHB = SYSCLK / 1
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;

    // APB2 = AHB / 2
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;

    // APB1 = AHB / 4
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;

    // configure the main PLL
    // SYSCLK = HSE / PLL_M * PLL_N / PLL_P
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) - 1) << 16) | RCC_PLLCFGR_PLLSRC_HSE | (PLL_Q << 24);

    // enable the main PLL
    RCC->CR |= RCC_CR_PLLON;
    while (!(RCC->CR & RCC_CR_PLLRDY));

    // configure Flash prefetch, Instruction cache, Data cache and wait state
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN | FLASH_ACR_DCEN | FLASH_ACR_LATENCY_5WS;

    // select the main PLL as system clock source
    RCC->CFGR &= ~RCC_CFGR_SW;
    RCC->CFGR |= RCC_CFGR_SW_PLL;
    while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL);
}



 void init_systick(uint32_t s)
{
    // Clear CTRL register
    SysTick->CTRL = 0x00000;
    // Main clock source is running with HSI by default which is at 8 Mhz.
    // SysTick clock source can be set with CTRL register (Bit 2)
    // 0: Processor clock/8 (AHB/8)
    // 1: Processor clock (AHB)
    SysTick->CTRL |= (1 << 2);
    // Enable callback (bit 1)
    SysTick->CTRL |= (1 << 1);
    // Load the value
    SysTick->LOAD = (uint32_t)(s-1);
    // Set the current value to 0
    SysTick->VAL = 0;
    // Enable SysTick (bit 0)
    SysTick->CTRL |= (1 << 0);
}




void SystemCoreClockUpdate(void)
{
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;

  switch (tmp)
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
      break;
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
      break;
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
      
      if (pllsource != 0)
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
      SystemCoreClock = pllvco/pllp;
      break;
    default:
      SystemCoreClock = HSI_VALUE;
      break;
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
}



void set_sysclk_to_168(void)
{
  /* Enable HSE (CR: bit 16) */
  RCC->CR |= (1U << 16);
  /* Wait till HSE is ready (CR: bit 17) */
  while(!(RCC->CR & (1 << 17)));

  /* Enable power interface clock (APB1ENR:bit 28) */
  RCC->APB1ENR |= (1 << 28);

  /* set voltage scale to 1 for max frequency (PWR_CR:bit 14)
   * (0b0) scale 2 for fCLK <= 144 Mhz
   * (0b1) scale 1 for 144 Mhz < fCLK <= 168 Mhz
   */
  PWR->CR |= (1 << 14);

  /* set AHB prescaler to /1 (CFGR:bits 7:4) */
  RCC->CFGR |= (0 << 4);
  /* set APB low speed prescaler to /4 (APB1) (CFGR:bits 12:10) */
  RCC->CFGR |= (5 << 10);
  /* set APB high speed prescaler to /2 (APB2) (CFGR:bits 15:13) */
  RCC->CFGR |= (4 << 13);

  /* Set M, N, P and Q PLL dividers
   * PLLCFGR: bits 5:0 (M), 14:6 (N), 17:16 (P), 27:24 (Q)
   * Set PLL source to HSE, PLLCFGR: bit 22, 1:HSE, 0:HSI
   */
  RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
                 (PLL_Q << 24) | (1 << 22);
  /* Enable the main PLL (CR: bit 24) */
  RCC->CR |= (1 << 24);
  /* Wait till the main PLL is ready (CR: bit 25) */
  while(!(RCC->CR & (1 << 25)));
  /* Configure Flash
   * prefetch enable (ACR:bit 8)
   * instruction cache enable (ACR:bit 9)
   * data cache enable (ACR:bit 10)
   * set latency to 5 wait states (ARC:bits 2:0)
   *   see Table 10 on page 80 in RM0090
   */
  FLASH->ACR = (1 << 8) | (1 << 9) | (1 << 10 ) | (5 << 0);

  /* Select the main PLL as system clock source, (CFGR:bits 1:0)
   * 0b00 - HSI
   * 0b01 - HSE
   * 0b10 - PLL
   */
  RCC->CFGR &= ~(3U << 0);
  RCC->CFGR |= (2 << 0);
  /* Wait till the main PLL is used as system clock source (CFGR:bits 3:2) */
  while (!(RCC->CFGR & (2U << 2)));

  // update SystemCoreClock variable
  SystemCoreClock = 100000000;
}


static void DWTInit(void)
{
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
    DWT->CYCCNT = 0;
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk; 
}

void Reset_Handler(void) {
    char* src = &_sidata;
    char* dst = &_sdata;

    while (dst < &_edata)
        *dst++ = *src++;

    for (dst = &_sbss; dst < &_ebss; dst++)
        *dst = 0;

    irq_disable();
    

    _BST(RCC->AHB1ENR, RCC_AHB1ENR_GPIOAEN);
    _BST(RCC->AHB1ENR, RCC_AHB1ENR_GPIOBEN);
    _BST(RCC->AHB1ENR, RCC_AHB1ENR_GPIOCEN);

    SCB->VTOR = (uintptr_t)&vector_table; /* Vector Table Relocation in Internal FLASH. */
    SetSysClock();//systemInit();
    SystemCoreClockUpdate();
    //set_sysclk_to_168();

     
    


    init_systick(100000000 / 1000);
    DWTInit();
    //uartinit();
   hal_w25q_spi_init();
    SPI_Flash_Init();
    //kprintf("spiflash : %x\n",SPI_FLASH_TYPE);
   // meminit();

    irq_enable();

    main();

    for (;;)
        __NOP(); // hang
}
