Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Wed Mar 24 16:04:03 2021
| Host         : andrew-debian running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_methodology -file MNIST_Solver_methodology_drc_routed.rpt -pb MNIST_Solver_methodology_drc_routed.pb -rpx MNIST_Solver_methodology_drc_routed.rpx
| Design       : MNIST_Solver
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 50
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 50         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset_n relative to clock(s) clock
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on start relative to clock(s) clock
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on w_col[0] relative to clock(s) clock
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on w_col[1] relative to clock(s) clock
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on w_col[2] relative to clock(s) clock
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on w_col[3] relative to clock(s) clock
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on w_col[4] relative to clock(s) clock
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on w_data[0] relative to clock(s) clock
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on w_data[10] relative to clock(s) clock
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on w_data[11] relative to clock(s) clock
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on w_data[12] relative to clock(s) clock
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on w_data[13] relative to clock(s) clock
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on w_data[14] relative to clock(s) clock
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on w_data[15] relative to clock(s) clock
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on w_data[16] relative to clock(s) clock
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on w_data[17] relative to clock(s) clock
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on w_data[1] relative to clock(s) clock
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on w_data[2] relative to clock(s) clock
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on w_data[3] relative to clock(s) clock
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on w_data[4] relative to clock(s) clock
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on w_data[5] relative to clock(s) clock
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on w_data[6] relative to clock(s) clock
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on w_data[7] relative to clock(s) clock
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on w_data[8] relative to clock(s) clock
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on w_data[9] relative to clock(s) clock
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on w_en relative to clock(s) clock
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on w_row[0] relative to clock(s) clock
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on w_row[1] relative to clock(s) clock
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on w_row[2] relative to clock(s) clock
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on w_row[3] relative to clock(s) clock
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on w_row[4] relative to clock(s) clock
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on done relative to clock(s) clock
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on r_data_out[0] relative to clock(s) clock
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on r_data_out[10] relative to clock(s) clock
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on r_data_out[11] relative to clock(s) clock
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on r_data_out[12] relative to clock(s) clock
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on r_data_out[13] relative to clock(s) clock
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on r_data_out[14] relative to clock(s) clock
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on r_data_out[15] relative to clock(s) clock
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on r_data_out[16] relative to clock(s) clock
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on r_data_out[17] relative to clock(s) clock
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on r_data_out[1] relative to clock(s) clock
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on r_data_out[2] relative to clock(s) clock
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on r_data_out[3] relative to clock(s) clock
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on r_data_out[4] relative to clock(s) clock
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on r_data_out[5] relative to clock(s) clock
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on r_data_out[6] relative to clock(s) clock
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on r_data_out[7] relative to clock(s) clock
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on r_data_out[8] relative to clock(s) clock
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on r_data_out[9] relative to clock(s) clock
Related violations: <none>


