<?xml version="1.0"?>

<RDB_Cfg>
    <chipFamily>bcm8957x</chipFamily>
    <chipVersion>a0</chipVersion>
    <RDBList>
        <RDB>
            <corePrefix>BR_MII</corePrefix>
            <prefixName>BRPHY_MII</prefixName>
            <registerRangeList>
                <range>
                    <start>lds_adv_ability_bp</start>
                    <end>ptest1_rdbrw</end>
                    <action>Reserved</action>
                </range>
            </registerRangeList>
            <constants>
                <define>
                    <key>BRPHY0_CL22_IEEE_BASE</key>
                    <value>BRPHY0_BR_CL22_IEEE_BASE</value>
                </define>
                <define>
                    <key>BRPHY1_CL22_IEEE_BASE</key>
                    <value>BRPHY1_BR_CL22_IEEE_BASE</value>
                </define>
                <define>
                    <key>BRPHY2_CL22_IEEE_BASE</key>
                    <value>BRPHY2_BR_CL22_IEEE_BASE</value>
                </define>
                <define>
                    <key>BRPHY3_CL22_IEEE_BASE</key>
                    <value>BRPHY3_BR_CL22_IEEE_BASE</value>
                </define>
                <define>
                    <key>BRPHY4_CL22_IEEE_BASE</key>
                    <value>BRPHY4_BR_CL22_IEEE_BASE</value>
                </define>
                <define>
                    <key>BRPHY_MII_MII_CTRL_SPEED_SELECTION_MASK</key>
                    <value>0x1C0U</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>SPI1</corePrefix>
            <prefixName>SPI1</prefixName>
        </RDB>
        <RDB>
            <corePrefix>ctrl_SGMIIPLUS2_X2</corePrefix>
            <prefixName>SGMII_CTRL</prefixName>
            <constants>
                <define>
                    <key>SGMII0_CTRL_BASE</key>
                    <value>CTRL_LANE0_BASE</value>
                </define>
                <define>
                    <key>SGMII1_CTRL_BASE</key>
                    <value>CTRL_LANE1_BASE</value>
                </define>
                <define>
                    <key>SGMII2_CTRL_BASE</key>
                    <value>CTRL_SGMIIPCIE_X1_BASE</value>
                </define>
                <define>
                    <key>SGMII3_CTRL_BASE</key>
                    <value>UNDEFINED</value>
                </define>
                <define>
                    <key>SGMII4_CTRL_BASE</key>
                    <value>UNDEFINED</value>
                </define>
                <define>
                    <key>SGMII_CTRL_LANECTRLA_PMD_TXDISABLE_MASK</key>
                    <value>SGMII_CTRL_LANECTRLA_SGMIIPLUS2_X2_PMD_TXDISABLE_MASK</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>ieee_cl22_SGMIIPCIE_X1</corePrefix>
            <prefixName>SGMIIPCIE_CL22</prefixName>
        </RDB>
        <RDB>
            <corePrefix>ieee_cl22_SGMIIPLUSR_X1_SGMIIPLUSR_X1</corePrefix>
            <prefixName>SGMIIPLUSR_CL22</prefixName>
            <constants>
                <define>
                    <key>SGMIIPLUSR_POWER_DOWN_BIT_TIMEOUT_CNT</key>
                    <value>1000UL</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>an_x1_timers_SGMIIPLUSR_X1</corePrefix>
            <prefixName>SGMIIPLUSR_AN_X1_TIMERS</prefixName>
            <constants>
                <define>
                    <key>SGMIIPLUSR_AN_X1_CONST0</key>
                    <value>0x029AU</value>
                </define>
                <define>
                    <key>SGMIIPLUSR_AN_X1_CONST3</key>
                    <value>0xA000U</value>
                </define>
                <define>
                    <key>SGMIIPLUSR_AN_X1_CONST4</key>
                    <value>0x10EEU</value>
                </define>
                <define>
                    <key>SGMIIPLUSR_AN_X1_CONST5</key>
                    <value>0xA000U</value>
                </define>
                <define>
                    <key>SGMIIPLUSR_AN_X1_CONST6</key>
                    <value>0x0BBBU</value>
                </define>
                <define>
                    <key>SGMIIPLUSR_AN_X1_CONST7</key>
                    <value>0x1B00U</value>
                </define>
                <define>
                    <key>SGMIIPLUSR_AN_X1_CONST8</key>
                    <value>0x8235U</value>
                </define>
                <define>
                    <key>SGMIIPLUSR_AN_X1_CONST9</key>
                    <value>0x8235U</value>
                </define>
                <define>
                    <key>SGMIIPLUSR_AN_X1_CONST10</key>
                    <value>0x8235U</value>
                </define>
                <define>
                    <key>SGMIIPLUSR_AN_X1_CONST11</key>
                    <value>0x000FU</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>tx_x1_credit_gen1_SGMIIPLUSR_X1</corePrefix>
            <prefixName>SGMIIPLUSR_TX_X1_CREDIT_GEN1</prefixName>
            <constants>
                <define>
                    <key>SGMIIPLUSR_TX_X1_CONST1</key>
                    <value>0x00FAU</value>
                </define>
                <define>
                    <key>SGMIIPLUSR_TX_X1_CONST2</key>
                    <value>0x0028U</value>
                </define>
                <define>
                    <key>SGMIIPLUSR_TX_X1_CONST3</key>
                    <value>0x00F9U</value>
                </define>
                <define>
                    <key>SGMIIPLUSR_TX_X1_CONST4</key>
                    <value>0x0027U</value>
                </define>
                <define>
                    <key>SGMIIPLUSR_TX_X1_CONST5</key>
                    <value>0x0019U</value>
                </define>
                <define>
                    <key>SGMIIPLUSR_TX_X1_CONST6</key>
                    <value>0x0028U</value>
                </define>
                <define>
                    <key>SGMIIPLUSR_TX_X1_CONST7</key>
                    <value>0x0018U</value>
                </define>
                <define>
                    <key>SGMIIPLUSR_TX_X1_CONST8</key>
                    <value>0x0027U</value>
                </define>
                <define>
                    <key>SGMIIPLUSR_TX_X1_CONST9</key>
                    <value>0x0005U</value>
                </define>
                <define>
                    <key>SGMIIPLUSR_TX_X1_CONST10</key>
                    <value>0x0004U</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>tx_x1_credit_gen2_SGMIIPLUSR_X1</corePrefix>
            <prefixName>SGMIIPLUSR_TX_X1_CREDIT_GEN2</prefixName>
            <constants>
                <define>
                    <key>SGMIIPLUSR_TX_X1_CONST11</key>
                    <value>0x0002U</value>
                </define>
                <define>
                    <key>SGMIIPLUSR_TX_X1_CONST12</key>
                    <value>0x0001U</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>tx_x1_credit_gen4_SGMIIPLUSR_X1</corePrefix>
            <prefixName>SGMIIPLUSR_TX_X1_CREDIT_GEN4</prefixName>
            <constants>
                <define>
                    <key>SGMIIPLUSR_TX_X1_CONST13</key>
                    <value>0x0021U</value>
                </define>
                <define>
                    <key>SGMIIPLUSR_TX_X1_CONST14</key>
                    <value>0x0006U</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>pcs_main0_SGMIIPLUSR_X1</corePrefix>
            <prefixName>SGMIIPLUSR_PCS_MAIN0</prefixName>
            <constants>
                <define>
                    <key>SGMIIPLUSR_PCS_CONST</key>
                    <value>0x0000U</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>pll_afe__SGMIIPLUSR_X1</corePrefix>
            <prefixName>SGMIIPLUSR_PLL_AFE</prefixName>
            <constants>
                <define>
                    <key>SGMIIPLUSR_PLL_AFE_CONST0</key>
                    <value>0x5740U</value>
                </define>
                <define>
                    <key>SGMIIPLUSR_PLL_AFE_CONST1</key>
                    <value>0x01D1U</value>
                </define>
                <define>
                    <key>SGMIIPLUSR_PLL_AFE_CONST2</key>
                    <value>0x19E8U</value>
                </define>
                <define>
                    <key>SGMIIPLUSR_PLL_AFE_CONST3</key>
                    <value>0xAB80U</value>
                </define>
                <define>
                    <key>SGMIIPLUSR_PLL_AFE_CONST4</key>
                    <value>0x8821U</value>
                </define>
                <define>
                    <key>SGMIIPLUSR_PLL_AFE_CONST5</key>
                    <value>0x0044U</value>
                </define>
                <define>
                    <key>SGMIIPLUSR_PLL_AFE_CONST6</key>
                    <value>0x4000U</value>
                </define>
                <define>
                    <key>SGMIIPLUSR_PLL_AFE_CONST7</key>
                    <value>0x08F7U</value>
                </define>
                <define>
                    <key>SGMIIPLUSR_PLL_AFE_CONST8</key>
                    <value>0x0001U</value>
                </define>
                <define>
                    <key>SGMIIPLUSR_PLL_AFE_CONST9</key>
                    <value>0x8021U</value>
                </define>
                <define>
                    <key>SGMIIPLUSR_PLL_AFE_CONST10</key>
                    <value>0x59E8U</value>
                </define>
                <define>
                    <key>SGMIIPLUSR_PLL_AFE_CONST11</key>
                    <value>0x9000U</value>
                </define>
                <define>
                    <key>SGMIIPLUSR_PLL_AFE_CONST12</key>
                    <value>0x0833U</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>pll2__SGMIIPLUSR_X1</corePrefix>
            <prefixName>SGMIIPLUSR_PLL2</prefixName>
            <constants>
                <define>
                    <key>SGMIIPLUSR_PLL2_AFE_CONST0</key>
                    <value>0x007CU</value>
                </define>
                <define>
                    <key>SGMIIPLUSR_PLL2_AFE_CONST1</key>
                    <value>0x003CU</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>pmdcom_SGMIIPLUSR_X1__SGMIIPLUSR_X1</corePrefix>
            <prefixName>SGMIIPLUSR_PMDCOM</prefixName>
            <constants>
                <define>
                    <key>SGMIIPLUSR_PMDCOM_CONST0</key>
                    <value>0x0022U</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>digital_SGMIIPLUSR_X1_SGMIIPLUSR_X1</corePrefix>
            <prefixName>SGMIIPLUSR_DIGITAL</prefixName>
        </RDB>
        <RDB>
            <corePrefix>an_x4_abilities_SGMIIPLUSR_X1</corePrefix>
            <prefixName>SGMIIPLUSR_AN_X4</prefixName>
        </RDB>
        <RDB>
            <corePrefix>rx_x4_control0_SGMIIPLUSR_X1</corePrefix>
            <prefixName>SGMIIPLUSR_RX_X4</prefixName>
        </RDB>
        <RDB>
            <corePrefix>tx_x4_control0_SGMIIPLUSR_X1</corePrefix>
            <prefixName>SGMIIPLUSR_TX_X4</prefixName>
        </RDB>
        <RDB>
            <corePrefix>rx_pmd_test_SGMIIPLUSR_X1__SGMIIPLUSR_X1</corePrefix>
            <prefixName>SGMIIPLUSR_RX_PMD</prefixName>
        </RDB>
        <RDB>
            <corePrefix>rx_afe_pmd__SGMIIPLUSR_X1</corePrefix>
            <prefixName>SGMIIPLUSR_RX_AFE_PMD</prefixName>
        </RDB>
        <RDB>
            <corePrefix>user_cl22_SGMIIPLUS2_X2</corePrefix>
            <prefixName>SGMII_COMBO</prefixName>
            <constants>
                <define>
                    <key>SGMII0_CL22_IEEE_BASE</key>
                    <value>COMBO_IEEE0_LANE0_BASE</value>
                </define>
                <define>
                    <key>SGMII1_CL22_IEEE_BASE</key>
                    <value>COMBO_IEEE0_LANE1_BASE</value>
                </define>
                <define>
                    <key>SGMII2_CL22_IEEE_BASE</key>
                    <value>CL22_B0_SGMIIPCIE_X1_BASE</value>
                </define>
                <define>
                    <key>SGMII3_CL22_IEEE_BASE</key>
                    <value>UNDEFINED</value>
                </define>
                <define>
                    <key>SGMII4_CL22_IEEE_BASE</key>
                    <value>UNDEFINED</value>
                </define>
                <define>
                    <key>SGMII_COMBO_MIICNTL_FULL_DUPLEX_MASK</key>
                    <value>SGMII_COMBO_MIICNTL_SGMIIPLUS2_X2_DUPLEX_MASK</value>
                </define>
                <define>
                    <key>SGMII_COMBO_MIISTAT_LINK_STATUS_MASK</key>
                    <value>SGMII_COMBO_MS2X2_LINK_STATUS_MASK</value>
                </define>
                <define>
                    <key>SGMII_COMBO_MIICNTL_RST_HW_MASK</key>
                    <value>SGMII_COMBO_MIICNTL_SGMIIPLUS2_X2_RST_HW_MASK</value>
                </define>
                <define>
                    <key>SGMII_COMBO_MIICNTL_PWRDWN_SW_MASK</key>
                    <value>SGMII_COMBO_MIICNTL_SGMIIPLUS2_X2_PWRDWN_SW_MASK</value>
                </define>
                <define>
                    <key>SGMII_COMBO_MIICNTL_AUTONEG_ENABLE_MASK</key>
                    <value>SGMII_COMBO_MIICNTL_SGMIIPLUS2_X2_AUTONEG_ENABLE_MASK</value>
                </define>
                <define>
                    <key>SGMII_COMBO_MIICNTL_MANUAL_SPEED1_MASK</key>
                    <value>SGMII_COMBO_MIICNTL_SGMIIPLUS2_X2_MANUAL_SPEED1_MASK</value>
                </define>
                <define>
                    <key>SGMII_COMBO_MIICNTL_MANUAL_SPEED1_SHIFT</key>
                    <value>SGMII_COMBO_MIICNTL_SGMIIPLUS2_X2_MANUAL_SPEED1_SHIFT</value>
                </define>
                <define>
                    <key>SGMII_COMBO_MIICNTL_MANUAL_SPEED0_MASK</key>
                    <value>SGMII_COMBO_MIICNTL_SGMIIPLUS2_X2_MANUAL_SPEED0_MASK</value>
                </define>
                <define>
                    <key>SGMII_COMBO_MIICNTL_MANUAL_SPEED0_SHIFT</key>
                    <value>SGMII_COMBO_MIICNTL_SGMIIPLUS2_X2_MANUAL_SPEED0_SHIFT</value>
                </define>
                <define>
                    <key>SGMII_COMBO_MIICNTL_GLOOPBACK_MASK</key>
                    <value>SGMII_COMBO_MIICNTL_SGMIIPLUS2_X2_GLOOPBACK_MASK</value>
                </define>
                <define>
                    <key>SGMII_COMBO_MIISTAT_AUTONEG_ABILITY_MASK</key>
                    <value>SGMII_COMBO_MS2X2_AUTONEG_ABILITY_MASK</value>
                </define>
                <define>
                    <key>SGMII_COMBO_MIISTAT_AUTONEG_COMPLETE_MASK</key>
                    <value>SGMII_COMBO_MS2X2_AUTONEG_COMPLETE_MASK</value>
                </define>
                <define>
                    <key>SGMII_RESET_TIMEOUT_LOOPCNT</key>
                    <value>2000UL</value>
                </define>
                <define>
                    <key>SGMII_POWER_DOWN_BIT_TIMEOUT_CNT</key>
                    <value>1000UL</value>
                </define>
                <define>
                    <key>SGMII_MAX_HW_ID</key>
                    <value>3UL</value>
                </define>
                <define>
                    <key>SGMII_COMBO_MIICNTL_TYPE</key>
                    <value>uint16_t</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>xgxsBlk0_SGMIIPLUS2_X2</corePrefix>
            <prefixName>XGXSBLK0</prefixName>
            <constants>
                <define>
                    <key>XGXSBLK0_BLOCK_ADDRESS_VAL</key>
                    <value>0x0U</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>CORE</corePrefix>
            <prefixName>BRPHY_CORE</prefixName>
            <registerRangeList>
                <range>
                    <start>shd18_001</start>
                    <end>expf0</end>
                    <action>Reserved</action>
                </range>
                <range>
                    <start>expf6</start>
                    <end>expff</end>
                    <action>Reserved</action>
                </range>
            </registerRangeList>
            <constants>
                <define>
                    <key>BRPHYBLK0_CORE_BASE</key>
                    <value>BRPHY0_GPHY_CORE_BASE</value>
                </define>
                <define>
                    <key>BRPHYBLK1_CORE_BASE</key>
                    <value>BRPHY1_GPHY_CORE_BASE</value>
                </define>
                <define>
                    <key>BRPHYBLK2_CORE_BASE</key>
                    <value>BRPHY2_GPHY_CORE_BASE</value>
                </define>
                <define>
                    <key>BRPHYBLK3_CORE_BASE</key>
                    <value>BRPHY3_GPHY_CORE_BASE</value>
                </define>
                <define>
                    <key>BRPHYBLK4_CORE_BASE</key>
                    <value>BRPHY4_GPHY_CORE_BASE</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>DSP</corePrefix>
            <prefixName>BRPHY_DSP</prefixName>
            <registerRangeList>
                <range>
                    <start>tap2_c1</start>
                    <end>tap9</end>
                    <action>Reserved</action>
                </range>
                <range>
                    <start>tap11</start>
                    <end>tc1_dcq_mse_wc</end>
                    <action>Reserved</action>
                </range>
                <range>
                    <start>tc1_dcq_sqi_threshold_0</start>
                    <end>filter_data</end>
                    <action>Reserved</action>
                </range>
            </registerRangeList>
            <constants>
                <define>
                    <key>BRPHY_DSP_TAP10_CONST</key>
                    <value>0x321U</value>
                </define>
                <define>
                    <key>BRPHY0_DSP_TAP_CTRL_BASE</key>
                    <value>BRPHY0_DSP_TAP_BASE</value>
                </define>
                <define>
                    <key>BRPHY1_DSP_TAP_CTRL_BASE</key>
                    <value>BRPHY1_DSP_TAP_BASE</value>
                </define>
                <define>
                    <key>BRPHY2_DSP_TAP_CTRL_BASE</key>
                    <value>BRPHY2_DSP_TAP_BASE</value>
                </define>
                <define>
                    <key>BRPHY3_DSP_TAP_CTRL_BASE</key>
                    <value>BRPHY3_DSP_TAP_BASE</value>
                </define>
                <define>
                    <key>BRPHY4_DSP_TAP_CTRL_BASE</key>
                    <value>BRPHY4_DSP_TAP_BASE</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>CL45VEN</corePrefix>
            <prefixName>BRPHY_CL45VEN</prefixName>
            <registerRangeList>
                <range>
                    <start>force_link</start>
                    <end>autoneg_test_reg1</end>
                    <action>Reserved</action>
                </range>
                <range>
                    <start>autoneg_test_reg3</start>
                    <end>tc10_tpout_select</end>
                    <action>Reserved</action>
                </range>
            </registerRangeList>
            <constants>
                <define>
                    <key>BRPHY0_CL45VEN_CTRL_BASE</key>
                    <value>BRPHY0_CL45VEN_BASE</value>
                </define>
                <define>
                    <key>BRPHY1_CL45VEN_CTRL_BASE</key>
                    <value>BRPHY1_CL45VEN_BASE</value>
                </define>
                <define>
                    <key>BRPHY2_CL45VEN_CTRL_BASE</key>
                    <value>BRPHY2_CL45VEN_BASE</value>
                </define>
                <define>
                    <key>BRPHY3_CL45VEN_CTRL_BASE</key>
                    <value>BRPHY3_CL45VEN_BASE</value>
                </define>
                <define>
                    <key>BRPHY4_CL45VEN_CTRL_BASE</key>
                    <value>BRPHY4_CL45VEN_BASE</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>AFE</corePrefix>
            <prefixName>BRPHY_AFE</prefixName>
            <constants>
                <define>
                    <key>BRPHY_AFE_CTRL_TX_BW_TUNE</key>
                    <value>0xEU</value>
                </define>
                <define>
                    <key>ENABLE_BRPHY_TX_EDGE_GAMMA</key>
                    <value>0x1UL</value>
                </define>
                <define>
                    <key>BRPHY_AFE_CTRL_EXP92_CONST</key>
                    <value>0x9A65U</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>QSPI</corePrefix>
            <prefixName>QSPI</prefixName>
            <registerRangeList>
                <range>
                    <start>mspi_txram00</start>
                    <end>mspi_txram31</end>
                    <action>Array</action>
                    <count>32</count>
                </range>
                <range>
                    <start>mspi_rxram00</start>
                    <end>mspi_rxram31</end>
                    <action>Array</action>
                    <count>32</count>
                </range>
                <range>
                    <start>mspi_cdram00</start>
                    <end>mspi_cdram15</end>
                    <action>Array</action>
                    <count>16</count>
                </range>
            </registerRangeList>
            <constants>
                <define>
                    <key>QSPI0_BASE</key>
                    <value>QSPI_BASE</value>
                </define>
                <define> <!-- Dummy Entry -->
                    <key>QSPI1_BASE</key>
                    <value>UNDEFINED</value>
                </define>
                <define>
                    <key>QSPI_MSPI_FIFO_LEN</key>
                    <value>16UL</value>
                </define>
                <define>
                    <key>QSPI_RAF_FIFO_LEN</key>
                    <value>256UL</value>
                </define>
                <define>
                    <key>QSPI_MSPI_CDRAM_CMD_CONTINUE</key>
                    <value>0x80UL</value>
                </define>
                <define>
                    <key>QSPI_RAF_WORD_LEN</key>
                    <value>0x4UL</value>
                </define>
                <define>
                    <key>QSPI_RAF_LEN_TO_WORDS(readLen)</key>
                    <value>((readLen) / QSPI_RAF_WORD_LEN)</value>
                </define>
                <define>
                    <key>QSPI_RAF_WATERMARK_64_WORDS</key>
                    <value>0x0UL</value>
                </define>
                <define>
                    <key>QSPI_RAF_WATERMARK_32_WORDS</key>
                    <value>0x1UL</value>
                </define>
                <define>
                    <key>QSPI_RAF_WATERMARK_16_WORDS</key>
                    <value>0x2UL</value>
                </define>
                <define>
                    <key>QSPI_RAF_WATERMARK_8_WORDS</key>
                    <value>0x3UL</value>
                </define>
                <define>
                    <key>QSPI_TX_RAM_REG_COUNT</key>
                    <value>32UL</value>
                </define>
                <define>
                    <key>QSPI_RX_RAM_REG_COUNT</key>
                    <value>32UL</value>
                </define>
                <define>
                    <key>QSPI_CD_RAM_REG_COUNT</key>
                    <value>16UL</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>AMAC</corePrefix>
            <prefixName>AMAC</prefixName>
            <registerRangeList>
                <range>
                    <start>gmac0_flowcntl_th</start>
                    <end>gmac0_eeerxdurationcount</end>
                    <action>Reserved</action>
                </range>
                <range>
                    <start>gmac0_xmtcontrol_0</start>
                    <end>gmac0_xmtstatus1_0</end>
                    <action>Structure</action>
                    <identifier>AMAC_TX_CHAN0_RDBType</identifier>
                    <instance>tx_chan0_regs</instance>
                    <count>1</count>
                </range>
                <range>
                    <start>gmac0_xmtcontrol_1</start>
                    <end>gmac0_xmtstatus1_1</end>
                    <action>Structure</action>
                    <identifier>AMAC_TX_CHAN1_RDBType</identifier>
                    <instance>tx_chan1_regs</instance>
                    <count>1</count>
                </range>
                <range>
                    <start>gmac0_xmtcontrol_2</start>
                    <end>gmac0_xmtstatus1_2</end>
                    <action>Structure</action>
                    <identifier>AMAC_TX_CHAN2_RDBType</identifier>
                    <instance>tx_chan2_regs</instance>
                    <count>1</count>
                </range>
                <range>
                    <start>gmac0_xmtcontrol_3</start>
                    <end>gmac0_xmtstatus1_3</end>
                    <action>Structure</action>
                    <identifier>AMAC_TX_CHAN3_RDBType</identifier>
                    <instance>tx_chan3_regs</instance>
                    <count>1</count>
                </range>
                <range>
                    <start>gmac0_cksum_control</start>
                    <end>gmac0_txqosq3octet_hi</end>
                    <action>Reserved</action>
                </range>
                <range>
                    <start>unimac0_ipg_hd_bkp_cntl</start>
                    <end>unimac0_frm_length</end>
                    <action>Structure</action>
                    <identifier>AMAC_UNIMAC_RDBType</identifier>
                    <instance>unimac</instance>
                    <count>1</count>
                </range>
                <range>
                    <start>unimac0_pause_quant</start>
                    <end>unimac0_mac_pfc_refresh_ctrl</end>
                    <action>Reserved</action>
                </range>
            </registerRangeList>
            <constants>
                <define>
                    <key>AMAC_UNIMAC_SW_BASE</key>
                    <value>0x4B014004UL</value>
                </define>
                <define>
                    <key>AMAC_UNIMAC_SYS_BASE</key>
                    <value>0x4B015004UL</value>
                </define>
                <define>
                    <key>UNIMAC_MAX_ID</key>
                    <value>3UL</value>
                </define>
                <define>
                    <key>ETHER_TX_CHAN_CNT</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>ETHER_RX_CHAN_CNT</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>AMAC_TIMER_FREQ_MHZ</key>
                    <value>100UL</value>
                </define>
                <define>
                    <key>AMAC_TXDMA_FLAG_CRC_MASK</key>
                    <value>0x3UL</value>
                </define>
                <define>
                    <key>AMAC_TXDMA_FLAG_CRC_APPEND</key>
                    <value>0x0UL</value>
                </define>
                <define>
                    <key>AMAC_TXDMA_FLAG_CRC_OVERWRITE</key>
                    <value>0x1UL</value>
                </define>
                <define>
                    <key>AMAC_TXDMA_FLAG_CRC_FORWARD</key>
                    <value>0x2UL</value>
                </define>
                <define>
                    <key>AMAC_TXDMA_FLAG_CRC_RSVD</key>
                    <value>0x3UL</value>
                </define>
                <define>
                    <key>AMAC_CHAN_STATE_DISABLED</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>AMAC_CHAN_STATE_ACTIVE</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>AMAC_CHAN_STATE_IDLE</key>
                    <value>2UL</value>
                </define>
                <define>
                    <key>AMAC_CHAN_STATE_STOPPED</key>
                    <value>3UL</value>
                </define>
                <define>
                    <key>AMAC_CHAN_STATE_SUSPEND</key>
                    <value>4UL</value>
                </define>
                <define>
                    <key>AMAC_CHAN_ERR_NOERR</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>AMAC_CHAN_ERR_PROT_ERR</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>AMAC_CHAN_ERR_FIFO_UNDERRUN</key>
                    <value>2UL</value>
                </define>
                <define>
                    <key>AMAC_CHAN_ERR_TRANSFER_ERR</key>
                    <value>3UL</value>
                </define>
                <define>
                    <key>AMAC_CHAN_ERR_DESC_READ_ERR</key>
                    <value>4UL</value>
                </define>
                <define>
                    <key>AMAC_CHAN_ERR_CORE_ERR</key>
                    <value>5UL</value>
                </define>
                <define>
                    <key>AMAC_CHAN_ERR_DESC_PARITY_ERR</key>
                    <value>6UL</value>
                </define>
                <define>
                    <key>AMAC_CHAN_ERR_MIN</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>AMAC_CHAN_DESC_PROTO_ERR</key>
                    <value>CHAN_ERR_MIN</value>
                </define>
                <define>
                    <key>AMAC_CHAN_FIFO_UN_ON_ERR</key>
                    <value>2UL</value>
                </define>
                <define>
                    <key>AMAC_CHAN_DATA_TRANS_ERR</key>
                    <value>3UL</value>
                </define>
                <define>
                    <key>AMAC_CHAN_DESC_READ_ERR</key>
                    <value>4UL</value>
                </define>
                <define>
                    <key>AMAC_CHAN_CORE_ERR</key>
                    <value>5UL</value>
                </define>
                <define>
                    <key>AMAC_CHAN_DESC_PARITY_ERR</key>
                    <value>6UL</value>
                </define>
                <define>
                    <key>AMAC_CHAN_ERR_MAX</key>
                    <value>AMAC_CHAN_DESC_PARITY_ERR</value>
                </define>
                <define>
                    <key>AMAC_DMA_DESC_EOT_EN</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>AMAC_DMA_DESC_EOT_DIS</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>AMAC_DMA_DESC_IOC_EN</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>AMAC_DMA_DESC_IOC_DIS</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>AMAC_DMA_DESC_EOF_EN</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>AMAC_DMA_DESC_EOF_DIS</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>AMAC_DMA_DESC_SOF_EN</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>AMAC_DMA_DESC_SOF_DIS</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>AMAC_DMA_DESC_BUFCOUNT_ZERO</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>AMAC_DMA_DESC_DATAPTRLOW_ZERO</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>AMAC_DMA_DESC_DATAPTRHIGH_ZERO</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>UMAC_CMDCFG_ETH_SPEED_10MBPS</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>UMAC_CMDCFG_ETH_SPEED_100MBPS</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>UMAC_CMDCFG_ETH_SPEED_1GBPS</key>
                    <value>2UL</value>
                </define>
                <define>
                    <key>UMAC_CMDCFG_ETH_SPEED_2_5GBPS</key>
                    <value>3UL</value>
                </define>
                <define>
                    <key>UMAC_CMDCFG_HD_HALF_DUPLEX</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>UMAC_CMDCFG_HD_FULL_DUPLEX</key>
                    <value>0UL</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>P1588_8p</corePrefix>
            <prefixName>P1588</prefixName>
            <registerRangeList>
                <range>
                    <start>mpls_spare1</start>
                    <end>mpls_label9_msb_mask</end>
                    <action>Reserved</action>
                </range>
                <range>
                    <start>mpls_label9_msb_value</start>
                    <end>mpls_packet_enable</end>
                    <action>Reserved</action>
                </range>
                <range>
                    <start>time_stamp</start>
                    <end>dm_mac_ctl_2</end>
                    <action>Reserved</action>
                </range>
            </registerRangeList>
            <constants>
                <define>
                    <key>P1588_0_BASE</key>
                    <value>P1588_8P_BASE</value>
                </define>
                <define>
                    <key>P1588_1P_BASE</key>
                    <value>0x4a860400</value>
                </define>
                <define>
                    <key>P1588_1_BASE</key>
                    <value>P1588_1P_BASE</value>
                </define>
                <define>
                    <key>P1588_MAX_TIMEHW_ID</key>
                    <value>2UL</value>
                </define>
                <define>
                    <key>P1588_FIFO_DEPTH</key>
                    <value>16UL</value>
                </define>
                <define>
                    <key>P1588_PORT_COUNT</key>
                    <value>8UL</value>
                </define>
                <define>
                    <key>P1588_PORT_MASK</key>
                    <value>0x01FFUL</value>
                </define>
                <define>
                    <key>IO_P1588_SYNC_GEN_HW0_IN1_MASK</key>
                    <value>IO_P1588_SYNC_GEN_IO_IN1_MASK</value>
                </define>
                <define>
                    <key>IO_P1588_SYNC_GEN_HW0_IN0_MASK</key>
                    <value>IO_P1588_SYNC_GEN_IO_IN0_MASK</value>
                </define>
                <define>
                    <key>IO_P1588_SYNC_GEN_HW1_IN1_MASK</key>
                    <value>IO_P1588_SYNC_GEN_BRPHY_IN1_MASK</value>
                </define>
                <define>
                    <key>IO_P1588_SYNC_GEN_HW1_IN0_MASK</key>
                    <value>IO_P1588_SYNC_GEN_BRPHY_IN0_MASK</value>
                </define>
                <define>
                    <key>P1588_NSE_NCO_6_FRAMESYN_MODE_IMM_MASK</key>
                    <value>0x0020U</value>
                </define>
                <define>
                    <key>P1588_NSE_NCO_6_FRAMESYN_MODE_SYNCIN1_MASK</key>
                    <value>0x0008U</value>
                </define>
                <define>
                    <key>P1588_INT_STAT_INTC_SOP_PORT0_MASK</key>
                    <value>0x0002U</value>
                </define>
                <define>
                    <key>P1588_TIME_STAMP_INFO_1_RXTX_MASK</key>
                    <value>0x0001U</value>
                </define>
                <define>
                    <key>P1588_TIME_STAMP_INFO_1_MSGTYPE_MASK</key>
                    <value>0x001EU</value>
                </define>
                <define>
                    <key>P1588_TIME_STAMP_INFO_1_MSGTYPE_OFFSET</key>
                    <value>0x1U</value>
                </define>
                <define>
                    <key>P1588_TS_READ_START_END_PORT0_START_MASK</key>
                    <value>0x0001U</value>
                </define>
                <define>
                    <key>P1588_TS_READ_START_END_PORT0_END_MASK</key>
                    <value>0x0002U</value>
                </define>
                <define>
                    <key>P1588_TS_READ_START_END_PORT_TS_MASK</key>
                    <value>0x0000U</value>
                </define>
                <define>
                    <key>P1588_CNTR_DBG_HB_CNTL_START_MASK</key>
                    <value>0x0400U</value>
                </define>
                <define>
                    <key>P1588_CNTR_DBG_HB_CNTL_END_MASK</key>
                    <value>0x0800U</value>
                </define>
                <define>
                    <key>P1588_SOP_SEL_TX_PORT0_SHIFT</key>
                    <value>0U</value>
                </define>
                <define>
                    <key>P1588_SOP_SEL_RX_PORT0_SHIFT</key>
                    <value>8U</value>
                </define>
                <define>
                    <key>P1588_SOP_SEL_INTERNAL_1588_VAL</key>
                    <value>1U</value>
                </define>
                <define>
                    <key>P1588_TIMECODE_SEL_TX_PORT0_MASK</key>
                    <value>0x0001U</value>
                </define>
                <define>
                    <key>P1588_TIMECODE_SEL_RX_PORT0_MASK</key>
                    <value>0x0100U</value>
                </define>
                <define>
                    <key>P1588_TX_TS_CAP_PORT0_MASK</key>
                    <value>0x0001U</value>
                </define>
                <define>
                    <key>P1588_RX_TS_CAP_PORT0_MASK</key>
                    <value>0x0001U</value>
                </define>
                <define>
                    <key>P1588_SLICE_ENABLE_TX_SLICE_1588_EN_PORT0_MASK</key>
                    <value>0x0001U</value>
                </define>
                <define>
                    <key>P1588_SLICE_ENABLE_RX_SLICE_1588_EN_PORT0_MASK</key>
                    <value>0x0100U</value>
                </define>
                <define>
                    <key>P1588_NSE_NCO_6_SYNCOUT_MODE_1_OP_PULSE_MASK</key>
                    <value>0x0001U</value>
                </define>
                <define>
                    <key>ETHER_1588_ETHTYPE_OFFSET</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>ETHER_1588_PKTTYPE_OFFSET</key>
                    <value>2UL</value>
                </define>
                <define>
                    <key>ETHER_1588_PKTTYPE_MASK</key>
                    <value>0xFU</value>
                </define>
                <define>
                    <key>ETHER_1588_PKTTYPE_SYNC</key>
                    <value>0x0U</value>
                </define>
                <define>
                    <key>ETHER_1588_PKTTYPE_PDELAY_REQ</key>
                    <value>0x2U</value>
                </define>
                <define>
                    <key>ETHER_1588_PKTTYPE_PDELAY_RESP</key>
                    <value>0x3U</value>
                </define>
                <define>
                    <key>ETHER_1588_SEQID_OFFSET</key>
                    <value>32UL</value>
                </define>
                <define>
                    <key>ETHER_1588_TS_1_SECS_OFFSET</key>
                    <value>16UL</value>
                </define>
                <define>
                    <key>ETHER_1588_TS_3_NS_OFFSET</key>
                    <value>16UL</value>
                </define>
                <define>
                    <key>P1588_MAX_DELTA_VALUE</key>
                    <value>P1588_TIMESTAMP_DELTA_DELTA3_MASK >> 1U</value>
                </define>
                <define>
                    <key>P1588_NSE_REG_NCO_FREQCNTRL</key>
                    <value>0x80000000ULL</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>IO</corePrefix>
            <prefixName>IO</prefixName>
            <constants>
                <define>
                    <key>IO_NUM_RGMII_PORTS</key>
                    <value>3U</value>
                </define>
                <define>
                    <key>IO_CTL_MDIO_DISABLE_MASK</key>
                    <value>IO_CTL_MDIOM1_DISABLE_MASK</value>
                </define>
                <define>
                    <key>IO_CPU_RX_PAUSE_MASK</key>
                    <value>IO_CPU_GMII_CTL_CPU_RX_PAUSE_MASK</value>
                </define>
                <define>
                    <key>IO_CPU_TX_PAUSE_MASK</key>
                    <value>IO_CPU_GMII_CTL_CPU_TX_PAUSE_MASK</value>
                </define>
                <define>
                    <key>IO_CPU_LINK_MASK</key>
                    <value>IO_CPU_GMII_CTL_CPU_LINK_MASK</value>
                </define>
                <define>
                    <key>IO_CPU_SPD_MASK</key>
                    <value>IO_CPU_GMII_CTL_CPU_SPD_MASK</value>
                </define>
                <define>
                    <key>IO_CPU_SPD_1G</key>
                    <value>0x1UL</value>
                </define>
                <define>
                    <key>IO_CPU_SPD_2G</key>
                    <value>0x2UL</value>
                </define>
                <define>
                    <key>IO_STRAPS_RAW_SFT_FORCE_DWNLD_MASK</key>
                    <value>IO_STRAPS_RAW_SFT_FORCE_DWNLD_STRAP_MASK</value>
                </define>
                <define>
                    <key>IO_STRAPS_RAW_SFT_FORCE_DWNLD_SHIFT</key>
                    <value>IO_STRAPS_RAW_SFT_FORCE_DWNLD_STRAP_SHIFT</value>
                </define>
                <define>
                    <key>IO_CTL_SPIM_DISABLE_MASK</key>
                    <value>0x1U</value>
                </define>
                <define>
                    <key>IO_CTL_MDIOM1_DISABLE_MASK</key>
                    <value>0x2U</value>
                </define>
                <define>
                    <key>IO_SGMII_RGMII_CTL_SEL_P5_RGMII_MASK</key>
                    <value>0x200U</value>
                </define>
                <define>
                    <key>IO_SGMII_RGMII_CTL_SEL_P5_SGMII_MASK</key>
                    <value>0x100U</value>
                </define>
                <define>
                    <key>IO_SGMII_RGMII_CTL_SEL_P6P8_MAIN_BIT0_MASK</key>
                    <value>0x10U</value>
                </define>
                <define>
                    <key>IO_SGMII_RGMII_CTL_SEL_P6P8_MAIN_BIT1_MASK</key>
                    <value>0x20U</value>
                </define>
                <define>
                    <key>IO_SGMII_RGMII_CTL_SEL_P6P8_MAIN_BIT2_MASK</key>
                    <value>0x40U</value>
                </define>
                <define>
                    <key>IO_RGMII_ENABLE_2NS_RX_DELAY_MASK</key>
                    <value>0x4U</value>
                </define>
                <define>
                    <key>IO_RGMII_ENABLE_2NS_TX_DELAY_MASK</key>
                    <value>0x2U</value>
                </define>
                <define>
                    <key>IO_P1588_CONFIG_SYNCOUT_SEL_VAL</key>
                    <value>0x2U</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>TOP_MISC</corePrefix>
            <prefixName>BRPHY_MISC</prefixName>
            <registerRangeList>
                <range>
                    <start>spare_reg_0</start>
                    <end>test_reg1</end>
                    <action>Reserved</action>
                </range>
                <range>
                    <start>interrupt_status_reg</start>
                    <end>interrupt_status_reg</end>
                    <action>Reserved</action>
                </range>
            </registerRangeList>
        </RDB>
        <RDB>
            <corePrefix>TIM0</corePrefix>
            <prefixName>TIM</prefixName>
            <registerRangeList>
                <range>
                    <start>timer1load</start>
                    <end>timer1bgload</end>
                    <action>Structure</action>
                    <identifier>TIM_CHAN_RDBType</identifier>
                    <instance>tim_chan_regs</instance>
                    <count>2</count>
                </range>
            </registerRangeList>
            <constants>
                <define>
                    <key>TIM_CLOCK</key>
                    <value>6250000UL</value>
                </define>
                <define>
                    <key>TIM_MAX_CHANNELS</key>
                    <value>2UL</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>URT0</corePrefix>
            <prefixName>UART</prefixName>
            <constants>
                <define>
                    <key>UART_CLOCK</key>
                    <value>25000000UL</value>
                </define>
                <define>
                    <key>URT0_BASE</key>
                    <value>UART_BASE</value>
                </define>
                <define>
                    <key>URT1_BASE</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>URT2_BASE</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>UART_UARTLCR_WLEN_MASK</key>
                    <value>0x60UL</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>WDT</corePrefix>
            <prefixName>WDT</prefixName>
            <constants>
                <define>
                    <key>WDT0_BASE</key>
                    <value>WDT_BASE</value>
                </define>
                <define>
                    <key>WDT_CLOCK</key>
                    <value>6250000</value>
                </define>
                <define>
                    <key>WDT_NUM_HW_ID</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>WDT_REG_UNLOCK</key>
                    <value>0x1ACCE551UL</value>
                </define>
                <define>
                    <key>WDT_REG_LOCK</key>
                    <value>0x0UL</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>CFG</corePrefix>
            <prefixName>CFG</prefixName>
            <constants>
                <define>
                    <key>CFG_SW_INTR_CLR_CTF_MASK</key>
                    <value>0x00200000UL</value>
                </define>
                <define>
                    <key>CFG_SW_INTR_CLR_PSFP_MASK</key>
                    <value>0x00020000UL</value>
                </define>
                <define>
                    <key>CFG_SW_INTR_CLR_DOS_MASK</key>
                    <value>0x00010000UL</value>
                </define>
                <define>
                    <key>CFG_SW_INTR_CLR_CFP_OUTOFPROF_MASK</key>
                    <value>0x00008000UL</value>
                </define>
                <define>
                    <key>CFG_SW_INTR_CLR_LINKSTATUS6_MASK</key>
                    <value>0x00004000UL</value>
                </define>
                <define>
                    <key>CFG_SW_INTR_CLR_MEM_DED_MASK</key>
                    <value>0x00002000UL</value>
                </define>
                <define>
                    <key>CFG_SW_INTR_CLR_EEE_LPI_MASK</key>
                    <value>0x00001000UL</value>
                </define>
                <define>
                    <key>CFG_SW_INTR_CLR_WAKEUP5_MASK</key>
                    <value>0x00000800UL</value>
                </define>
                <define>
                    <key>CFG_SW_INTR_CLR_WAKEUP8_MASK</key>
                    <value>0x00000400UL</value>
                </define>
                <define>
                    <key>CFG_SW_INTR_CLR_WAKEUP7_MASK</key>
                    <value>0x00000200UL</value>
                </define>
                <define>
                    <key>CFG_SW_INTR_CLR_CFP_TCAM_MASK</key>
                    <value>0x00000100UL</value>
                </define>
                <define>
                    <key>CFG_SW_INTR_CLR_LINKSTATUS8_MASK</key>
                    <value>0x00000080UL</value>
                </define>
                <define>
                    <key>CFG_SW_INTR_CLR_LINKSTATUS7_MASK</key>
                    <value>0x00000040UL</value>
                </define>
                <define>
                    <key>CFG_SW_INTR_CLR_LINKSTATUS5_MASK</key>
                    <value>0x00000020UL</value>
                </define>
                <define>
                    <key>CFG_SW_INTR_CLR_LINKSTATUS4_MASK</key>
                    <value>0x00000010UL</value>
                </define>
                <define>
                    <key>CFG_SW_INTR_CLR_LINKSTATUS3_MASK</key>
                    <value>0x00000008UL</value>
                </define>
                <define>
                    <key>CFG_SW_INTR_CLR_LINKSTATUS2_MASK</key>
                    <value>0x00000004UL</value>
                </define>
                <define>
                    <key>CFG_SW_INTR_CLR_LINKSTATUS1_MASK</key>
                    <value>0x00000002UL</value>
                </define>
                <define>
                    <key>CFG_SW_INTR_CLR_LINKSTATUS0_MASK</key>
                    <value>0x00000001UL</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>DMU</corePrefix>
            <prefixName>DMU</prefixName>
            <constants>
                <define>
                    <key>REF_CLOCK</key>
                    <value>25000000UL</value>
                </define>
                <define>
                    <key>TOP_PLL_CLOCK</key>
                    <value>400000000UL</value>
                </define>
                <define>
                    <key>TOP_SPI_ROOT_CLOCK</key>
                    <value>250000000UL</value>
                </define>
                <define>
                    <key>TIMER_CLOCK</key>
                    <value>REF_CLOCK/4UL</value>
                </define>
                <define>
                    <key>DMU_CPUCLK_SRC_REFCLK_VAL</key>
                    <value>0x0UL</value>
                </define>
                <define>
                    <key>DMU_CPUCLK_SRC_TOP_PLL_VAL</key>
                    <value>0x1UL</value>
                </define>
                <define>
                    <key>DMU_CPUCLK_SRC_TOP_PLL_BY_2_VAL</key>
                    <value>0x2UL</value>
                </define>
                <define>
                    <key>DMU_CPUCLK_SRC_TOP_PLL_BY_4_VAL</key>
                    <value>0x3UL</value>
                </define>
                <define>
                    <key>DMU_HCLK_DIV_1_VAL</key>
                    <value>0x0UL</value>
                </define>
                <define>
                    <key>DMU_HCLK_DIV_2_VAL</key>
                    <value>0x1UL</value>
                </define>
                <define>
                    <key>DMU_HCLK_DIV_3_VAL</key>
                    <value>0x2UL</value>
                </define>
                <define>
                    <key>DMU_HCLK_DIV_4_VAL</key>
                    <value>0x3UL</value>
                </define>
                <define>
                    <key>DMU_PCLK_DIV_1_VAL</key>
                    <value>0x0UL</value>
                </define>
                <define>
                    <key>DMU_PCLK_DIV_2_VAL</key>
                    <value>0x1UL</value>
                </define>
                <define>
                    <key>DMU_PCLK_DIV_3_VAL</key>
                    <value>0x2UL</value>
                </define>
                <define>
                    <key>DMU_QCLK_DIV_3_VAL</key>
                    <value>0x0UL</value>
                </define>
                <define>
                    <key>DMU_QCLK_DIV_4_VAL</key>
                    <value>0x1UL</value>
                </define>
                <define>
                    <key>DMU_QCLK_DIV_5_VAL</key>
                    <value>0x2UL</value>
                </define>
                <define>
                    <key>DMU_QCLK_DIV_10_VAL</key>
                    <value>0x3UL</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>CRG</corePrefix>
            <prefixName>CRG</prefixName>
        </RDB>
        <RDB>
            <corePrefix>MISC</corePrefix>
            <prefixName>CHIPMISC</prefixName>
            <registerRangeList>
                <range>
                    <start>pvtmon_ctrl</start>
                    <end>pvtmon_vmon_3p3v_sample</end>
                    <action>Reserved</action>
                </range>
            </registerRangeList>
            <constants>
                <define>
                    <key>CHIPMISC_SWREG_CTRL_REG1_VALUE</key>
                    <value>0x1804U</value>
                </define>
                <define>
                    <key>CHIPMISC_SWREG_CTRL_REG2_VALUE</key>
                    <value>0xEE8AU</value>
                </define>
                <define>
                    <key>CHIPMISC_SWREG_CTRL_REG3_VALUE</key>
                    <value>0x0601U</value>
                </define>
                <define>
                    <key>CHIPMISC_SWREG_CTRL_REG4_VALUE</key>
                    <value>0xCCD0U</value>
                </define>
                <define>
                    <key>CHIPMISC_SWREG_CTRL_REG5_VALUE</key>
                    <value>0x0580U</value>
                </define>
                <define>
                    <key>CHIPMISC_SWREG_CTRL_REG6_VALUE</key>
                    <value>0xB000U</value>
                </define>
                <define>
                    <key>CHIPMISC_SWREG_CTRL_REG7_VALUE</key>
                    <value>0x1FFFU</value>
                </define>
                <define>
                    <key>CHIPMISC_SWREG_CTRL_REG8_VALUE</key>
                    <value>0x0000U</value>
                </define>
                <define>
                    <key>CHIPMISC_SWREG_CTRL_REG9_VALUE</key>
                    <value>0x0A0CU</value>
                </define>
                <define>
                    <key>CHIPMISC_SWREG_CTRL_REG0_VALUE0</key>
                    <value>0x830U</value>
                </define>
                <define>
                    <key>CHIPMISC_SWREG_CTRL_REG0_VALUE1</key>
                    <value>0x832U</value>
                </define>
                <define>
                    <key>CHIPMISC_SWREG_TIMEOUT_COUNT</key>
                    <value>10000UL</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>CPU_INDIRECT_REG</corePrefix>
            <prefixName>CPU_INDIRECT</prefixName>
            <constants>
                <define>
                    <key>CPU_INDIRECT_TRANS_SZ_BYTE</key>
                    <value>0U</value>
                </define>
                <define>
                    <key>CPU_INDIRECT_TRANS_SZ_WORD</key>
                    <value>1U</value>
                </define>
                <define>
                    <key>CPU_INDIRECT_TRANS_SZ_DWORD</key>
                    <value>2U</value>
                </define>
                <define>
                    <key>CPU_INDIRECT_TRANS_SZ_QWORD</key>
                    <value>3U</value>
                </define>
                <define>
                    <key>CPU_INDIRECT_CTRL_CPU_L16_RDB_WR_MASK</key>
                    <value>0x0004U</value>
                </define>
                <define>
                    <key>CPU_INDIRECT_CTRL_CPU_L16_RDB_WR_SHIFT</key>
                    <value>2U</value>
                </define>
                <define>
                    <key>CPU_INDIRECT_CPU_READ</key>
                    <value>0U</value>
                </define>
                <define>
                    <key>CPU_INDIRECT_CPU_WRITE</key>
                    <value>1U</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>OTP</corePrefix>
            <prefixName>OTP</prefixName>
        </RDB>
        <!--    GPIO Configuration     -->
        <RDB>
            <corePrefix>GIO0</corePrefix>
            <prefixName>GIO</prefixName>
            <registerRangeList>
                 <range>
                     <start>gpio_g0_din</start>
                     <end>gpio_g0_int_pol</end>
                     <action>Reserved</action>
                 </range>
                 <range>
                     <start>flash_cs_din</start>
                     <end>gpio_g2_int_pol</end>
                     <action>Reserved</action>
                 </range>
                 <range>
                     <start>gpio_g1_din</start>
                     <end>gpio_g1_int_pol</end>
                     <action>Structure</action>
                     <identifier>GIO_CHAN_GRP_RDBType</identifier>
                     <instance>GIO_CHAN_GRP_regs</instance>
                 </range>
            </registerRangeList>
            <constants>
                <define>
                    <key>GIO1_BASE</key>
                    <value>0x4014C100UL</value>
                </define>
                <define>
                    <key>GIO2_BASE</key>
                    <value>0x4014C200UL</value>
                </define>
                <define>
                    <key>GIO_DRV_OUT</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>GIO_INT_TYP_LVL</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>GIO_AUXSEL_AUX</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>GIO_PAD_RES_PULL_UP</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>GIO_PAD_RES_EN</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>GIO_SLEW_NORMAL_SPEED</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>GIO_MAX_CHANNELS</key>
                    <value>9UL</value>
                </define>
                <define>
                    <key>GIO_MAX_PORTS</key>
                    <value>3UL</value>
                </define>
                <define>
                    <key>GIO_PORT_SHIFT</key>
                    <value>2UL</value>
                </define>
                <define>
                    <key>GIO_PINS_PER_PORT</key>
                    <value>4UL</value>
                </define>
                <define>
                    <key>GIO_PORT_LEVEL_MAX</key>
                    <value>0xFFFFFFFFUL</value>
                </define>
                <define>
                    <key>PINMUX_PIN_RES_EN_BIT_MASK</key>
                    <value>0x00000001UL</value>
                </define>
                <define>
                    <key>PINMUX_PIN_RES_SEL_BIT_MASK</key>
                    <value>0x00000002UL</value>
                </define>
                <define>
                    <key>PINMUX_PIN_DRV_PWR_BIT_MASK</key>
                    <value>0x0000001CUL</value>
                </define>
                <define>
                    <key>PINMUX_PIN_SLEW_RATE_BIT_MASK</key>
                    <value>0x00000020UL</value>
                </define>
             </constants>
        </RDB>
        <RDB>
            <corePrefix>MMI</corePrefix>
            <prefixName>MDIO</prefixName>
            <constants>
                <define>
                    <key>MDIO_BASE0</key>
                    <value>MMI_BASE</value>
                </define>
                <define>
                    <key>MDIO_BASE1</key>
                    <value>MMI1_BASE</value>
                </define>
                <define>
                    <key>MDIO_BASE2</key>
                    <value>MMI2_BASE</value>
                </define>
                <define>
                    <key>MDIO_CMD_OPCODE_CL22_WRITE</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>MDIO_CMD_OPCODE_CL22_READ</key>
                    <value>2UL</value>
                </define>
                <define>
                    <key>MDIO_CMD_OPCODE_CL45_WRITE_ADDR</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>MDIO_CMD_OPCODE_CL45_WRITE_DATA</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>MDIO_CMD_OPCODE_CL45_READ</key>
                    <value>3UL</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>CL45DEV1</corePrefix>
            <prefixName>BRPHY_CL45DEV1</prefixName>
            <registerRangeList>
                <range>
                    <start>pmd_ieee_st1</start>
                    <end>pmd_ieee_rx_tsync_min_delay_upper</end>
                    <action>Reserved</action>
                </range>
            </registerRangeList>
            <constants>
                <define>
                    <key>BRPHY0_CL45DEV1_CTRL_BASE</key>
                    <value>BRPHY0_CL45DEV1_BASE</value>
                </define>
                <define>
                    <key>BRPHY1_CL45DEV1_CTRL_BASE</key>
                    <value>BRPHY1_CL45DEV1_BASE</value>
                </define>
                <define>
                    <key>BRPHY2_CL45DEV1_CTRL_BASE</key>
                    <value>BRPHY2_CL45DEV1_BASE</value>
                </define>
                <define>
                    <key>BRPHY3_CL45DEV1_CTRL_BASE</key>
                    <value>BRPHY3_CL45DEV1_BASE</value>
                </define>
                <define>
                    <key>BRPHY4_CL45DEV1_CTRL_BASE</key>
                    <value>BRPHY4_CL45DEV1_BASE</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>CL45DEV7</corePrefix>
            <prefixName>BRPHY_CL45DEV7</prefixName>
            <constants>
                <define>
                    <key>BRPHY_CL45DEV7_AN_AD_LD_PROTOCOL_SELECTOR_VALUE</key>
                    <value>0x1U</value>
                </define>
                <define>
                    <key>BRPHY_CL45DEV7_B1AAR0_SELECTOR_FIELD_VALUE</key>
                    <value>0x1</value>
                </define>
                <define>
                    <key>BRPHY0_CL45DEV7_CTRL_BASE</key>
                    <value>BRPHY0_CL45DEV7_BASE</value>
                </define>
                <define>
                    <key>BRPHY1_CL45DEV7_CTRL_BASE</key>
                    <value>BRPHY1_CL45DEV7_BASE</value>
                </define>
                <define>
                    <key>BRPHY2_CL45DEV7_CTRL_BASE</key>
                    <value>BRPHY2_CL45DEV7_BASE</value>
                </define>
                <define>
                    <key>BRPHY3_CL45DEV7_CTRL_BASE</key>
                    <value>BRPHY3_CL45DEV7_BASE</value>
                </define>
                <define>
                    <key>BRPHY4_CL45DEV7_CTRL_BASE</key>
                    <value>BRPHY4_CL45DEV7_BASE</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>BR_EOC</corePrefix>
            <prefixName>BRPHY_EOC</prefixName>
            <constants>
                <define>
                    <key>BRPHY_BR_CTRL_EXP90_RESET</key>
                    <value>0x0000U</value>
                </define>
                <define>
                    <key>BRPHY0_BR_EOC_CTRL_BASE</key>
                    <value>BRPHY0_BR_CTRL_BASE</value>
                </define>
                <define>
                    <key>BRPHY1_BR_EOC_CTRL_BASE</key>
                    <value>BRPHY1_BR_CTRL_BASE</value>
                </define>
                <define>
                    <key>BRPHY2_BR_EOC_CTRL_BASE</key>
                    <value>BRPHY2_BR_CTRL_BASE</value>
                </define>
                <define>
                    <key>BRPHY3_BR_EOC_CTRL_BASE</key>
                    <value>BRPHY3_BR_CTRL_BASE</value>
                </define>
                <define>
                    <key>BRPHY4_BR_EOC_CTRL_BASE</key>
                    <value>BRPHY4_BR_CTRL_BASE</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>switch</corePrefix>
            <prefixName>SWITCH</prefixName>
            <registerRangeList>
                <range>
                    <start>page_00_g_pctl_p0</start>
                    <end>page_00_g_pctl_p0</end>
                    <action>Structure</action>
                    <identifier>SWITCH_PAGE_00_G_PCTL_RDBType</identifier>
                    <instance>page_00_g_pctl</instance>
                    <count>7</count>
                </range>
                <range>
                    <start>page_48_p0_queue0_max_refresh</start>
                    <end>page_48_queue0_shaper_blocking</end>
                    <action>Structure</action>
                    <identifier>SWITCH_PN_QUEUE1_MAX_REFRESH_PORT0_RDBType</identifier>
                    <instance>pn_queue1_max_refresh_port</instance>
                    <count>8</count>
                </range>
                <range>
                    <start>PAGE_02_IGMIRMAC</start>
                    <end>PAGE_02_EGMIRCTL</end>
                    <action>Union</action>
                    <identifier>SWITCH_MIRREGS_StructType</identifier>
                    <instance>mirregs_struct_instance</instance>
                    <unionIdentifier>SWITCH_MIRREGS_unionType</unionIdentifier>
                    <unionInstance>mirregs_union_instance</unionInstance>
                </range>
                <range>
                    <start>PAGE_01_BIST_STS0</start>
                    <end>PAGE_01_BIST_STS1</end>
                    <action>Union</action>
                    <identifier>SWITCH_BIST_STSREGS_StructType</identifier>
                    <instance>bist_stsregs_struct_instance</instance>
                    <unionIdentifier>SWITCH_BIST_STSREGS_unionType</unionIdentifier>
                    <unionInstance>bist_stsregs_union_instance</unionInstance>
                </range>
                <range>
                    <start>PAGE_05_ARLA_MAC</start>
                    <end>PAGE_05_ARLA_VID</end>
                    <action>Union</action>
                    <identifier>SWITCH_ARLA_REGS_StructType</identifier>
                    <instance>arla_regs_struct_instance</instance>
                    <unionIdentifier>SWITCH_ARLA_REGS_unionType</unionIdentifier>
                    <unionInstance>arla_regs_union_instance</unionInstance>
                </range>
                <range>
                    <start>PAGE_42_port_eap_con_p0</start>
                    <end>PAGE_42_port_eap_con_imp</end>
                    <action>Array</action>
                    <count>9</count>
                </range>
                <range>
                    <start>PAGE_45_port_0_sa_limit_ctl</start>
                    <end>PAGE_45_port_8_sa_limit_ctl</end>
                    <action>Array</action>
                    <count>9</count>
                </range>
                <range>
                    <start>PAGE_45_port_0_sa_lrn_cntr</start>
                    <end>PAGE_45_port_8_sa_lrn_cntr</end>
                    <action>Array</action>
                    <count>9</count>
                </range>
                <range>
                    <start>PAGE_45_PORT_0_SA_OVERLIMIT_CNTR</start>
                    <end>PAGE_45_PORT_8_SA_OVERLIMIT_CNTR</end>
                    <action>Array</action>
                    <count>9</count>
                </range>
            </registerRangeList>
            <constants>
                <define>
                    <key>SWITCH_LIGHTSTACK_UPLINK_PORT_CNT</key>
                    <value>2UL</value>
                </define>
                <define>
                    <key>SWITCH_LIGHTSTACK_SLAVES_PORT_TO_MASTER</key>
                    <value>8UL</value>
                </define>
                <define>
                    <key>SWITCH_LIGHTSTACK_HOST_PORT</key>
                    <value>8UL</value>
                </define>
                <define>
                    <key>SWITCH_ARL_TBL_BIN_SIZE</key>
                    <value>4UL</value>
                </define>
                <define>
                    <key>SWITCH_ARL_TBL_MAX_ENTRIES</key>
                    <value>4096</value>
                </define>
                <define>
                    <key>SWITCH_COS_QUEUE_0</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>SWITCH_COS_QUEUE_1</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>SWITCH_COS_QUEUE_2</key>
                    <value>2UL</value>
                </define>
                <define>
                    <key>SWITCH_COS_QUEUE_3</key>
                    <value>3UL</value>
                </define>
                <define>
                    <key>SWITCH_COS_QUEUE_4</key>
                    <value>4UL</value>
                </define>
                <define>
                    <key>SWITCH_COS_QUEUE_5</key>
                    <value>5UL</value>
                </define>
                <define>
                    <key>SWITCH_COS_QUEUE_6</key>
                    <value>6UL</value>
                </define>
                <define>
                    <key>SWITCH_COS_QUEUE_7</key>
                    <value>7UL</value>
                </define>
                <define>
                    <key>SWITCH_COS_QUEUE_MAX</key>
                    <value>SWITCH_COS_QUEUE_7</value>
                </define>
                <define>
                    <!-- theshold per page : 256 bytes -->
                    <key>SWITCH_QUEUE_FLOW_CTRL_THRSLD_UNIT</key>
                    <value>256UL</value>
                </define>
                <define>
                    <!-- (0.5 bits / 7.8125us) = 64kb/s -->
                    <key>SWITCH_SHAPER_BIT_RATE_PER_TOKEN</key>
                    <value>64000UL</value>
                </define>
                <define>
                    <!-- Bucket size is in multiples of 64B -->
                    <key>SWITCH_SHAPER_BUCKET_UNIT</key>
                    <value>64UL</value>
                </define>
                <define>
                    <key>SWITCH_BRCM_HDR_CTRL_P7_EN_MASK</key>
                    <value>0x4U</value>
                </define>
                <define>
                    <key>SWITCH_BRCM_HDR_CTRL_P8_EN_MASK</key>
                    <value>0x1U</value>
                </define>
                <define>
                    <key>SWITCH_ENABLE_IMP0</key>
                    <value>0x2U</value>
                </define>
                <define>
                    <key>SWITCH_CTRL_LED_FUNC1_AVB_LINK_MASK</key>
                    <value>0x4000UL</value>
                </define>
                <define>
                    <key>SWITCH_CTRL_LED_FUNC1_SPD1G_MASK</key>
                    <value>0x0200UL</value>
                </define>
                <define>
                    <key>SWITCH_CTRL_LED_FUNC1_SPD10M_MASK</key>
                    <value>0x0100UL</value>
                </define>
                <define>
                    <key>SWITCH_CTRL_LED_FUNC1_LNK_ACT_MASK</key>
                    <value>0x0020UL</value>
                </define>
                <define>
                    <key>SWITCH_CTRL_LED_EN_MAP_MASK</key>
                    <value>0x17FUL</value>
                </define>
                <define>
                    <key>SWITCH_LNK_STS_PORT_XLD7_MASK</key>
                    <value>0x17FUL</value>
                </define>
                <define>
                    <key>SWITCH_LNK_STS_CHG_PORT_XLD7_MASK</key>
                    <value>0x17FUL</value>
                </define>
                <define>
                    <key>SWITCH_LNK_STS_INT_EN_PORT_XLD7_MASK</key>
                    <value>0x17FUL</value>
                </define>
                <define>
                    <key>SWITCH_BCM895XX_AGE_TIMER_MAX</key>
                    <value>1048575UL</value>
                </define>
                <define>
                    <key>SWITCH_MIR_FLTR_ALL_PACKETS</key>
                    <value>0x0UL</value>
                </define>
                <define>
                    <key>SWITCH_MIR_FLTR_DA_MATCH</key>
                    <value>0x1UL</value>
                </define>
                <define>
                    <key>SWITCH_MIR_FLTR_SA_MATCH</key>
                    <value>0x2UL</value>
                </define>
                <define>
                    <key>SWITCH_ARLA_RWCTL_ARL_READ</key>
                    <value>0x01UL</value>
                </define>
                <define>
                    <key>SWITCH_ARLA_RWCTL_ARL_WRITE</key>
                    <value>0x00UL</value>
                </define>
                <define>
                    <key>SWITCH_ARLA_FWD_ENTRY_ARL_MODE_FWD_MAP</key>
                    <value>0x00UL</value>
                </define>
                <define>
                    <key>SWITCH_ARLA_FWD_ENTRY_ARL_MODE_DROP_DEST</key>
                    <value>0x1UL</value>
                </define>
                <define>
                    <key>SWITCH_ARLA_FWD_ENTRY_ARL_MODE_DROP_SRC</key>
                    <value>0x2UL</value>
                </define>
                <define>
                    <key>SWITCH_ARLA_FWD_ENTRY_ARL_MODE_COPY_CPU</key>
                    <value>0x3UL</value>
                </define>
                <define>
                    <key>SWITCH_ARLA_VTBL_WRITE_CMD</key>
                    <value>0x0UL</value>
                </define>
                <define>
                    <key>SWITCH_ARLA_VTBL_READ_CMD</key>
                    <value>0x1UL</value>
                </define>
                 <define>
                   <key>SWITCH_ARL_TCAM_SIZE</key>
                   <value>256UL</value>
                </define>
               <define>
                    <key>SWITCH_ARL_TCAM_READ</key>
                    <value>0x01UL</value>
                </define>
                <define>
                    <key>SWITCH_ARL_TCAM_WRITE</key>
                    <value>0x02UL</value>
                </define>
                <define>
                    <key>SWITCH_ARL_TCAM_MACADDR_MASK</key>
                    <value>0xFFFFFFFFFFFFULL</value>
                </define>
                <define>
                    <key>SWITCH_ARL_TCAM_VLAN_MASK</key>
                    <value>0x0FFF0000UL</value>
                </define>
                <define>
                    <key>SWITCH_ARL_TCAM_VLAN_SHIFT</key>
                    <value>16UL</value>
                </define>
                <define>
                    <key>SWITCH_ARL_TCAM_ENTRY_VALID_MASK</key>
                    <value>0x10000000UL</value>
               </define>
                <define>
                    <key>SWITCH_ARL_TCAM_ENTRY_VALID_SHIFT</key>
                   <value>40UL</value>
               </define>
                <define>
                    <key>SWITCH_ARL_TCAM_SMEM_DATA_VALID_MASK</key>
                    <value>0x10000UL</value>
                </define>
                <define>
                    <key>SWITCH_ARL_TCAM_SMEM_DATA_VALID_SHIFT</key>
                    <value>16UL</value>
                </define>
                <define>
                   <key>SWITCH_ARL_TCAM_SMEM_DATA_STATIC_MASK</key>
                   <value>0x8000UL</value>
                </define>
                <define>
                    <key>SWITCH_ARL_TCAM_SMEM_DATA_STATIC_SHIFT</key>
                   <value>15UL</value>
                </define>
                <define>
                    <key>SWITCH_ARL_TCAM_SMEM_DATA_UNICAST_MASK</key>
                   <value>0xFUL</value>
                </define>
                <define>
                    <key>SWITCH_ARL_TCAM_SMEM_DATA_MULTICAST_MASK</key>
                   <value>0x1FFUL</value>
                </define>
                <define>
                    <key>SWITCH_FC_MODE_GLOBAL</key>
                    <value>0x0UL</value>
                </define>
                <define>
                    <key>SWITCH_FC_MODE_PORT</key>
                    <value>0x1UL</value>
                </define>
                <define>
                    <key>SWITCH_VLAN_LEARN_MODE_SVL</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>SWITCH_VLAN_LEARN_MODE_IVL</key>
                    <value>3UL</value>
                </define>
                <define>
                    <key>SWITCH_VLAN_CTRL4_INGR_VID_CHK_VID_VIO</key>
                    <value>0x1UL</value>
                </define>
                <define>
                    <key>SWITCH_PN_PCP2TC_DEI0_TAG_PRI_MAP_MASK</key>
                    <value>0x7UL</value>
                </define>
                <define>
                    <key>SWITCH_PN_PCP2TC_DEI0_TAG_PRI_MAP_SHIFT</key>
                    <value>3UL</value>
                </define>
                <define>
                    <key>SWITCH_PID2TC_PORT_MASK</key>
                    <value>0x7UL</value>
                </define>
                <define>
                    <key>SWITCH_PID2TC_PORT_SHIFT</key>
                    <value>3UL</value>
                </define>
                <define>
                    <key>SWITCH_JUMBO_MIB_GD_FM_MAX_SIZE</key>
                    <value>0x05EEUL</value>
                </define>
                <define>
                    <key>SWITCH_TC_SEL_PID2TC_VAL</key>
                    <value>0x3UL</value>
                </define>
                <define>
                    <key>SWITCH_TC_SEL_DA2TC_VAL</key>
                    <value>0x2UL</value>
                </define>
                <define>
                    <key>SWITCH_TC_SEL_PCP2TC_VAL</key>
                    <value>0x1UL</value>
                </define>
                <define>
                    <key>SWITCH_TC_SEL_DSCP2TC_VAL</key>
                    <value>0x0UL</value>
                </define>
                <define>
                    <key>SWITCH_TC2COS_MAP_PORT7_VAL</key>
                    <value>0xFAC688UL</value>
                </define>
                <define>
                    <key>SWITCH_TC2COS_MAP_PRT_TO_QID_MASK</key>
                    <value>0x7UL</value>
                </define>
                <define>
                    <key>SWITCH_TC2COS_MAP_PRT_TO_QID_SHIFT</key>
                    <value>0x3UL</value>
                </define>
                <define>
                    <key>SWITCH_TC2PCP_MAP_MASK</key>
                    <value>0x7UL</value>
                </define>
                <define>
                    <key>SWITCH_TC2PCP_MAP_SHIFT</key>
                    <value>4UL</value>
                </define>
                <define>
                    <!-- BRCM ingress tag size (in bytes) -->
                    <key>SWITCH_INGRESS_MGMT_INFO_SIZE</key>
                    <value>4UL</value>
                </define>
                <define>
                    <key>SWITCH_INGRESS_MGMT_INFO_OPCODE0</key>
                    <value>0x0UL</value>
                </define>
                <define>
                    <key>SWITCH_INGRESS_MGMT_INFO_OPCODE1</key>
                    <value>0x20000000UL</value>
                </define>
                <define>
                    <key>SWITCH_INGRESS_MGMT_INFO_OPCODE3</key>
                    <value>0x60000000UL</value>
                </define>
                <define>
                    <key>SWITCH_INGRESS_MGMT_INFO_TC_SHIFT</key>
                    <value>26UL</value>
                </define>
                <define>
                    <key>SWITCH_INGRESS_MGMT_INFO_TE_SHIFT</key>
                    <value>24UL</value>
                </define>
                <define>
                    <!-- BRCM egress tag size (in bytes) -->
                    <key>SWITCH_EGRESS_MGMT_INFO_SIZE</key>
                    <value>4UL</value>
                </define>
                <define>
                    <key>SWITCH_EGRESS_MGMT_INFO_SRC_PID_MASK</key>
                    <value>0x1FU</value>
                </define>
                <define>
                    <key>SWITCH_EGRESS_MGMT_INFO_TC_MASK</key>
                    <value>0xE0U</value>
                </define>
                <define>
                    <key>SWITCH_EGRESS_MGMT_INFO_TC_SHIFT</key>
                    <value>5UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA0_VALID</key>
                    <value>0x3UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA0_SLICEID_MASK</key>
                    <value>0xCUL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA0_SLICEID_SHIFT</key>
                    <value>2UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA0_UDF0_MASK</key>
                    <value>0xFFFF00UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA0_UDF0_SHIFT</key>
                    <value>8UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA0_UDF1_MASK</key>
                    <value>0xFF000000UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA0_UDF1_SHIFT</key>
                    <value>24UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA1_UDF1_MASK</key>
                    <value>0xFFUL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA1_UDF1_SHIFT</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA1_UDF2_MASK</key>
                    <value>0xFFFF00UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA1_UDF2_SHIFT</key>
                    <value>8UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA1_UDF3_MASK</key>
                    <value>0xFF000000UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA1_UDF3_SHIFT</key>
                    <value>24UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA2_UDF3_MASK</key>
                    <value>0xFFUL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA2_UDF3_SHIFT</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA2_UDF4_MASK</key>
                    <value>0xFFFF00UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA2_UDF4_SHIFT</key>
                    <value>8UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA2_UDF5_MASK</key>
                    <value>0xFF000000UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA2_UDF5_SHIFT</key>
                    <value>24UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA3_UDF5_MASK</key>
                    <value>0xFFUL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA3_UDF5_SHIFT</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA3_UDF6_MASK</key>
                    <value>0xFFFF00UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA3_UDF6_SHIFT</key>
                    <value>8UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA3_UDF7_MASK</key>
                    <value>0xFF000000UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA3_UDF7_SHIFT</key>
                    <value>24UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA4_UDF7_MASK</key>
                    <value>0xFFUL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA4_UDF7_SHIFT</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA4_UDF8_MASK</key>
                    <value>0xFFFF00UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA4_UDF8_SHIFT</key>
                    <value>8UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA4_CTAG_MASK</key>
                    <value>0xFF000000UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA4_CTAG_SHIFT</key>
                    <value>24UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA5_CTAG_MASK</key>
                    <value>0xFFUL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA5_CTAG_SHIFT</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA5_STAG_MASK</key>
                    <value>0xFFFF00UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA5_STAG_SHIFT</key>
                    <value>8UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA5_UDFVALID_7_0_MASK</key>
                    <value>0xFF000000UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA5_UDFVALID_7_0_SHIFT</key>
                    <value>24UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA6_UDFVALID_8_MASK</key>
                    <value>0x1UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA6_UDFVALID_8_SHIFT</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA6_ETHTYPE_MASK</key>
                    <value>0xFFFF00UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA6_ETHTYPE_SHIFT</key>
                    <value>8UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA6_L3FRAMING_MASK</key>
                    <value>0x3000000UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA6_L3FRAMING_SHIFT</key>
                    <value>24UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA6_L2FRAMING_MASK</key>
                    <value>0xC000000UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA6_L2FRAMING_SHIFT</key>
                    <value>26UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA6_CTAGSTATUS_MASK</key>
                    <value>0x30000000UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA6_CTAGSTATUS_SHIFT</key>
                    <value>28UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA6_STAGSTATUS_MASK</key>
                    <value>0xC0000000UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA6_STAGSTATUS_SHIFT</key>
                    <value>30UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA6_TTL_SHIFT</key>
                    <value>3UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA7_SRCPRTMAP_MASK</key>
                    <value>0x1FFUL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_DATA7_SRCPRTMAP_SHIFT</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_ACC_RAM_SEL_TCAM</key>
                    <value>0x01UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_ACC_OP_SEL_RD</key>
                    <value>1UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_ACC_OP_SEL_WR</key>
                    <value>2UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_ACT_POL_DATA0_TC_MASK</key>
                    <value>0x3C00UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_ACT_POL_DATA0_BYPASS_MASK</key>
                    <value>0x7UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_ACT_POL_DATA0_BYPASS_SHIFT</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_ACT_POL_DATA1_TOS_MASK</key>
                    <value>0xFE000UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_ACC_RAM_SEL_ACT_POL</key>
                    <value>0x02UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_ACT_POL_DATA1_COLOR_MASK</key>
                    <value>0x70000000UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_ACT_POL_DATA2_MAC_LIMIT_BYPASS_SHIFT</key>
                    <value>SWITCH_PA0APD2_PAGE_A0_ACT_POL_DATA2_MAC_LIMIT_BYPASS_SHIFT</value>
                </define>
                <define>
                    <key>SWITCH_CFP_ACT_POL_DATA2_MAC_LIMIT_BYPASS_MASK</key>
                    <value>SWITCH_PA0APD2_PAGE_A0_ACT_POL_DATA2_MAC_LIMIT_BYPASS_MASK</value>
                </define>
                <define>
                    <key>SWITCH_CFP_RATE_METER0_MASK</key>
                    <value>0x1FUL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_ACC_RAM_SEL_RATE_METER</key>
                    <value>0x04UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_ACC_RAM_SEL_GREEN_STATS</key>
                    <value>0x08UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_ACC_RAM_SEL_YELLOW_STATS</key>
                    <value>0x10UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_ACC_RAM_SEL_RED_STATS</key>
                    <value>0x18UL</value>
                </define>
                <!-- Renamed registers -->
                <define>
                    <key>SWITCH_M30_PN_PCP2TC_DEI0_PORT0</key>
                    <value>0x4b003010UL</value>
                </define>
                <define>
                    <key>SWITCH_M30_TC_SEL_TABLE_PORT0</key>
                    <value>0x4b003054UL</value>
                </define>
                <define>
                    <key>SWITCH_M30_PN_TC2COS_MAP_PORT0</key>
                    <value>0x4b003070UL</value>
                </define>
                <define>
                    <key>SWITCH_M34_DEFAULT_1Q_TAG_PORT0</key>
                    <value>0x4b003410UL</value>
                </define>
                <define>
                    <key>SWITCH_M46_PN_QOS_PRI_CTL_PORT0</key>
                    <value>0x4b004600UL</value>
                </define>
                <define>
                    <key>SWITCH_M91_PN_EGRESS_PKT_TC2PCP_MAP_PORT0</key>
                    <value>0x4b009110UL</value>
                </define>
                <define>
                    <key>SWITCH_CFP_ACT_POL_DATA2_MIR_ENABLE_OB_SHIFT</key>
                    <value>SWITCH_PA0APD2_PAGE_A0_ACT_POL_DATA2_MIR_ENABLE_OB_SHIFT</value>
                </define>
                <define>
                    <key>SWITCH_CFP_ACT_POL_DATA2_MIR_ENABLE_OB_MASK</key>
                    <value>SWITCH_PA0APD2_PAGE_A0_ACT_POL_DATA2_MIR_ENABLE_OB_MASK</value>
                </define>
                <define>
                    <key>SWITCH_CFP_ACT_POL_DATA2_MIR_ENABLE_IB_SHIFT</key>
                    <value>SWITCH_PA0APD2_PAGE_A0_ACT_POL_DATA2_MIR_ENABLE_IB_SHIFT</value>
                </define>
                <define>
                    <key>SWITCH_CFP_ACT_POL_DATA2_MIR_ENABLE_IB_MASK</key>
                    <value>SWITCH_PA0APD2_PAGE_A0_ACT_POL_DATA2_MIR_ENABLE_IB_MASK</value>
                </define>
                <define>
                    <key>SWITCH_CFP_ACT_POL_DATA2_REDDFLT_SHIFT</key>
                    <value>SWITCH_PA0APD2_PAGE_A0_ACT_POL_DATA2_RED_DEFAULT_SHIFT</value>
                </define>
                <define>
                    <key>SWITCH_CFP_ACT_POL_DATA2_REDDFLT_MASK</key>
                    <value>SWITCH_PA0APD2_PAGE_A0_ACT_POL_DATA2_RED_DEFAULT_MASK</value>
                </define>
                <define>
                    <key>SWITCH_CFP_ACT_POL_DATA1_REDDFLT_SHIFT</key>
                    <value>UNDEF</value>
                </define>
                <define>
                    <key>SWITCH_CFP_ACT_POL_DATA1_REDDFLT_MASK</key>
                    <value>UNDEF</value>
                </define>
                <define>
                    <key>SWITCH_CFP_UDP_END_OF_L2_BUG_FIX</key>
                    <value>0x1UL</value>
                </define>
                <define>
                    <key>SWITCH_TC_SEL_TABLE_TC_SEL_0_0_MASK</key>
                    <value>0x0003UL</value>
                </define>
                <define>
                    <key>SWITCH_TC_SEL_TABLE_TC_SEL_0_0_SHIFT</key>
                    <value>0UL</value>
                </define>
                <define>
                    <key>SWITCH_TC_SEL_TABLE_TC_SEL_1_0_MASK</key>
                    <value>0x000cUL</value>
                </define>
                <define>
                    <key>SWITCH_TC_SEL_TABLE_TC_SEL_1_0_SHIFT</key>
                    <value>2UL</value>
                </define>
                <define>
                    <key>SWITCH_TC_SEL_TABLE_TC_SEL_2_0_MASK</key>
                    <value>0x0030UL</value>
                </define>
                <define>
                    <key>SWITCH_TC_SEL_TABLE_TC_SEL_2_0_SHIFT</key>
                    <value>4UL</value>
                </define>
                <define>
                    <key>SWITCH_TC_SEL_TABLE_TC_SEL_3_0_MASK</key>
                    <value>0x00c0UL</value>
                </define>
                <define>
                    <key>SWITCH_TC_SEL_TABLE_TC_SEL_3_0_SHIFT</key>
                    <value>6UL</value>
                </define>
                <define>
                    <key>SWITCH_TC_SEL_TABLE_TC_SEL_4_0_MASK</key>
                    <value>0x0300UL</value>
                </define>
                <define>
                    <key>SWITCH_TC_SEL_TABLE_TC_SEL_4_0_SHIFT</key>
                    <value>8UL</value>
                </define>
                <define>
                    <key>SWITCH_TC_SEL_TABLE_TC_SEL_5_0_MASK</key>
                    <value>0x0c00UL</value>
                </define>
                <define>
                    <key>SWITCH_TC_SEL_TABLE_TC_SEL_5_0_SHIFT</key>
                    <value>10UL</value>
                </define>
                <define>
                    <key>SWITCH_TC_SEL_TABLE_TC_SEL_6_0_MASK</key>
                    <value>0x3000UL</value>
                </define>
                <define>
                    <key>SWITCH_TC_SEL_TABLE_TC_SEL_6_0_SHIFT</key>
                    <value>12UL</value>
                </define>
                <define>
                    <key>SWITCH_TC_SEL_TABLE_TC_SEL_7_0_MASK</key>
                    <value>0xc000UL</value>
                </define>
                <define>
                    <key>SWITCH_TC_SEL_TABLE_TC_SEL_7_0_SHIFT</key>
                    <value>14UL</value>
                </define>
                <define>
                    <key>SWITCH_SCHED_PN_QOS_PRI_CTL_SCHEDULER_SELECT_MASK</key>
                    <value>0x07UL</value>
                </define>
                <define>
                    <key>SWITCH_SCHED_PN_QOS_PRI_CTL_WDRR_GRANULARITY_MASK</key>
                    <value>0x08UL</value>
                </define>
                <define>
                    <key>SWITCH_SHAPER_PN_QUEUE0_MAX_REFRESH_PORT0</key>
                    <value>0x4b004800UL</value>
                </define>
                <define>
                    <key>SWITCH_SHAPER_PN_QUEUE0_MAX_THD_SEL_PORT0</key>
                    <value>0x4b004830UL</value>
                </define>
                <define>
                    <key>SWITCH_SHAPER_QUEUE_AVB_SHAPING_MODE</key>
                    <value>0x4b0048e4UL</value>
                </define>
                <define>
                    <key>SWITCH_SHAPER_QUEUE_SHAPER_ENABLE</key>
                    <value>0x4b0048e6UL</value>
                </define>
                <define>
                    <key>SWITCH_SHAPER_QUEUE_SHAPER_BUCKET_COUNT_SELECT</key>
                    <value>0x4b0048e8UL</value>
                </define>
                <define>
                    <key>SWITCH_PORT0_BYTE_SHAPER_MAX_REFRESH</key>
                    <value>0x4b004700UL</value>
                </define>
                <define>
                    <key>SWITCH_PORT0_BYTE_SHAPER_MAX_THD_SEL</key>
                    <value>0x4b004730UL</value>
                </define>
                <define>
                    <key>SWITCH_PORT_SHAPER_AVB_SHAPING_MODE</key>
                    <value>0x4b0047e4UL</value>
                </define>
                <define>
                    <key>SWITCH_PORT_SHAPER_ENABLE</key>
                    <value>0x4b0047e6UL</value>
                </define>
                <define>
                    <key>SWITCH_PORT_SHAPER_BUCKET_COUNT_SELECT</key>
                    <value>0x4b0047e8UL</value>
                </define>
                <define>
                    <key>SWITCH_DEFAULT_1Q_TAG_VID_0_MASK</key>
                    <value>0x0fffUL</value>
                </define>
                <define>
                    <key>SWITCH_DEFAULT_1Q_TAG_VID_0_SHIFT</key>
                    <value>0U</value>
                </define>
                <define>
                    <key>SWITCH_DEFAULT_1Q_TAG_PRI_0_MASK</key>
                    <value>0xe000UL</value>
                </define>
                <define>
                    <key>SWITCH_DEFAULT_1Q_TAG_PRI_0_SHIFT</key>
                    <value>13UL</value>
                </define>
                <define>
                    <key>SWITCH_PAGE_37_VLAN_HOP_ACT_DROP_PKT</key>
                    <value>0x0U</value>
                </define>
                <define>
                    <key>SWITCH_PAGE_37_VLAN_HOP_ACT_REDIRECT_TO_CPU</key>
                    <value>0x1U</value>
                </define>
                <define>
                    <key>SWITCH_PAGE_04_SA_MOVE_ACT_DROP_PKT</key>
                    <value>0x0UL</value>
                </define>
                <define>
                    <key>SWITCH_PAGE_04_SA_MOVE_ACT_REDIRECT_TO_CPU</key>
                    <value>0x1UL</value>
                </define>
                <define>
                    <key>SWITCH_PAGE_45_OVER_LIMIT_ACT_NORMAL</key>
                    <value>0x0U</value>
                </define>
                <define>
                    <key>SWITCH_PAGE_45_OVER_LIMIT_ACT_DROP_PKT</key>
                    <value>0x1U</value>
                </define>
                <define>
                    <key>SWITCH_PAGE_45_OVER_LIMIT_ACT_COPY_TO_CPU</key>
                    <value>0x2U</value>
                </define>
                <define>
                    <key>SWITCH_PAGE_45_OVER_LIMIT_ACT_REDIRECT_TO_CPU</key>
                    <value>0x3U</value>
                </define>
                <define>
                    <key>SWITCH_PAGE_42_EAP_MODE_BASIC</key>
                    <value>0x0ULL</value>
                </define>
                <define>
                    <key>SWITCH_PAGE_42_EAP_MODE_EXTENDED</key>
                    <value>0x2ULL</value>
                </define>
                <define>
                    <key>SWITCH_PAGE_42_EAP_MODE_SIMPLIFIED</key>
                    <value>0x3ULL</value>
                </define>
                <define>
                    <key>SWITCH_PAGE_00_G_PCTL_RX_DIS_MASK</key>
                    <value>SWITCH_PAGE_00_G_PCTL_P0_RX_DIS_MASK</value>
                </define>
                <define>
                    <key>SWITCH_PAGE_06_ARL_MYDA_CTL_MYDA_MAC_MASK</key>
                    <value>SWITCH_P06AMC0_PAGE_06_ARL_MYDA_CTL0_MYDA_MAC_MASK</value>
                </define>
                <define>
                    <key>SWITCH_PAGE_06_ARL_MYDA_CTL_MYDA_SRC_PORT_MASK_SHIFT</key>
                    <value>SWITCH_P06AMC0_PAGE_06_ARL_MYDA_CTL0_SRC_PORT_MASK_SHIFT</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>CTF</corePrefix>
            <prefixName>CTF</prefixName>
            <registerRangeList>
                <range>
                    <start>CTF_MEM_ACC_DATA0</start>
                    <end>CTF_MEM_ACC_DATA7</end>
                    <action>Array</action>
                    <count>8</count>
                </range>
            </registerRangeList>
        </RDB>
        <RDB>
            <corePrefix>MISC</corePrefix>
            <prefixName>VTMON</prefixName>
            <registerRangeList>
                <range>
                    <start>model_rev_num</start>
                    <end>sgmii_plusr_status</end>
                    <action>Reserved</action>
                </range>
                <range>
                    <start>F1_Image_status</start>
                    <end>SCRATCH_REG</end>
                    <action>Reserved</action>
                </range>
            </registerRangeList>
            <constants>
                <define>
                    <key>VTMON_TEMP_BIAS</key>
                    <value>41335000L</value>
                </define>
                <define>
                    <key>VTMON_TEMP_PRESCALE</key>
                    <value>49055L</value>
                </define>
                <define>
                    <key>VTMON_TEMP_DIV</key>
                    <value>100000L</value>
                </define>
                <define>
                    <key>VTMON_TEMP_CLKSEL</key>
                    <value>2L</value>
                </define>
                <define>
                    <key>VTMON_I_PVTMON_SEL</key>
                    <value>4L</value>
                </define>
                <define>
                    <key>VTMON_VOLT_1</key>
                    <value>7168L</value>
                </define>
                <define>
                    <key>VTMON_VOLT_2</key>
                    <value>8800L</value>
                </define>
                <define>
                    <key>VTMON_TEMP(aVal)</key>
                    <value>((int16_t)((VTMON_TEMP_BIAS - (((int32_t)(aVal)) * VTMON_TEMP_PRESCALE)) / VTMON_TEMP_DIV))</value>
                </define>
                <define>
                    <key>VTMON_VOLT(aVal)</key>
                    <value>((int16_t)((((int32_t)(aVal)) * VTMON_VOLT_2) / VTMON_VOLT_1))</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>PKA</corePrefix>
            <prefixName>PKA</prefixName>
        </RDB>
        <RDB>
            <corePrefix>RNG</corePrefix>
            <prefixName>RNG</prefixName>
        </RDB>
        <RDB>
            <corePrefix>SPUM_APB</corePrefix>
            <prefixName>SPUM_APB</prefixName>
        </RDB>
        <RDB>
            <corePrefix>HSM_MISC</corePrefix>
            <prefixName>HSM_MISC</prefixName>
        </RDB>
        <RDB>
            <corePrefix>TIM64</corePrefix>
            <prefixName>TIM64</prefixName>
        </RDB>
        <RDB>
            <corePrefix>SPG</corePrefix>
            <prefixName>SPG</prefixName>
        </RDB>
        <RDB>
            <corePrefix>HSM_SCRATCH</corePrefix>
            <prefixName>HSM_SCRATCH</prefixName>
        </RDB>
        <RDB>
            <corePrefix>digital_SGMIIPLUS2_X2</corePrefix>
            <prefixName>SGMII_DIGITAL</prefixName>
            <constants>
                <define>
                    <key>SGMII_DIGITAL_MISC1_FORCE_SPEED_5000M</key>
                    <value>0x11U</value>
                </define>
                <define>
                    <key>SGMII_DIGITAL_MISC1_FORCE_SPEED_2500M</key>
                    <value>0x10U</value>
                </define>
                <define>
                    <key>SGMII_DIGITAL_BLOCK_ADDRESS_VALUE</key>
                    <value>0x8300U</value>
                </define>
                <define>
                    <key>SGMII0_DIGITAL_BASE</key>
                    <value>DIGITAL_LANE0_BASE</value>
                </define>
                <define>
                    <key>SGMII1_DIGITAL_BASE</key>
                    <value>DIGITAL_LANE1_BASE</value>
                </define>
                <define>
                    <key>SGMII2_DIGITAL_BASE</key>
                    <value>DIGITAL_SGMIIPCIE_X1_BASE</value>
                </define>
                <define>
                    <key>SGMII3_DIGITAL_BASE</key>
                    <value>UNDEFINED</value>
                </define>
                <define>
                    <key>SGMII4_DIGITAL_BASE</key>
                    <value>UNDEFINED</value>
                </define>
                <define>
                    <key>SGMII_DIGITAL_CONTROL1000X1_COMMA_DET_EN_MASK</key>
                    <value>SGMII_DIGITAL_C10001S2X2_COMMA_DET_EN_MASK</value>
                </define>
                <define>
                    <key>SGMII_DIGITAL_CONTROL1000X1_CRC_CHECKER_DISABLE_MASK</key>
                    <value>0x0U</value>
                </define>
                <define>
                    <key>SGMII_DIGITAL_MISC1_FORCE_SPEED_MASK</key>
                    <value>SGMII_DIGITAL_MISC1_SGMIIPLUS2_X2_FORCE_SPEED_MASK</value>
                </define>
                <define>
                    <key>SGMII_DIGITAL_MISC1_FORCE_SPEED_SHIFT</key>
                    <value>SGMII_DIGITAL_MISC1_SGMIIPLUS2_X2_FORCE_SPEED_SHIFT</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>digital5_SGMIIPLUS2_X2</corePrefix>
            <prefixName>SGMII_DIGITAL5</prefixName>
            <constants>
                <define>
                    <key>SGMII_DIGITAL5_FORCE_OSCDR_MODE_OSX5</key>
                    <value>0x3U</value>
                </define>
                <define>
                    <key>SGMII_DIGITAL5_FORCE_OSCDR_MODE_OSX2</key>
                    <value>0x1U</value>
                </define>
                <define>
                    <key>SGMII_DIGITAL5_FORCE_OSCDR_MODE_OSX0</key>
                    <value>0x0U</value>
                </define>
                <define>
                    <key>SGMII_DIGITAL5_BLOCK_ADDRESS_VALUE</key>
                    <value>0x8340U</value>
                </define>
                <define>
                    <key>SGMII0_DIGITAL5_BASE</key>
                    <value>DIGITAL5_LANE0_BASE</value>
                </define>
                <define>
                    <key>SGMII1_DIGITAL5_BASE</key>
                    <value>DIGITAL5_LANE1_BASE</value>
                </define>
                <define>
                    <key>SGMII2_DIGITAL5_BASE</key>
                    <value>DIGITAL5_SGMIIPCIE_X1_BASE</value>
                </define>
                <define>
                    <key>SGMII3_DIGITAL5_BASE</key>
                    <value>UNDEFINED</value>
                </define>
                <define>
                    <key>SGMII4_DIGITAL5_BASE</key>
                    <value>UNDEFINED</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>ieee_cl22_SGMIIPLUS2_X2</corePrefix>
            <prefixName>SGMII_USERCL22</prefixName>
            <constants>
                <define>
                    <key>ENABLE_HWSCORPIO569_WORKAROUND</key>
                    <value>0x0U</value>
                </define>
                <define>
                    <key>SGMII0_USERCL22_BASE</key>
                    <value>CL22_B0_LANE0_BASE</value>
                </define>
                <define>
                    <key>SGMII1_USERCL22_BASE</key>
                    <value>CL22_B0_LANE1_BASE</value>
                </define>
                <define>
                    <key>SGMII2_USERCL22_BASE</key>
                    <value>COMBO_IEEE0_SGMIIPCIE_X1_BASE</value>
                </define>
                <define>
                    <key>SGMII3_USERCL22_BASE</key>
                    <value>UNDEFINED</value>
                </define>
                <define>
                    <key>SGMII4_USERCL22_BASE</key>
                    <value>UNDEFINED</value>
                </define>
                <define>
                    <key>SGMII_USERCL22_MIICNTL_DUPLEX_MASK</key>
                    <value>SGMII_USERCL22_MIICNTL_SGMIIPLUS2_X2_DUPLEX_MASK</value>
                </define>
                <define>
                    <key>SGMII_USERCL22_MIICNTL_MANUAL_SPEED0_MASK</key>
                    <value>SGMII_USERCL22_MIICNTL_SGMIIPLUS2_X2_MANUAL_SPEED0_MASK</value>
                </define>
                <define>
                    <key>SGMII_USERCL22_MIICNTL_MANUAL_SPEED1_MASK</key>
                    <value>SGMII_USERCL22_MIICNTL_SGMIIPLUS2_X2_MANUAL_SPEED1_MASK</value>
                </define>
                <define>
                    <key>SGMII_USERCL22_MIICNTL_AUTONEG_ENABLE_MASK</key>
                    <value>SGMII_USERCL22_MIICNTL_SGMIIPLUS2_X2_AUTONEG_ENABLE_MASK</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>ctrl_SGMIIPCIE_X1</corePrefix>
            <prefixName>SGMIIPCIE_CTRL</prefixName>
        </RDB>
        <RDB>
            <corePrefix>user_cl22_SGMIIPCIE_X1</corePrefix>
            <prefixName>SGMIIPCIE_USERCL22</prefixName>
        </RDB>
        <RDB>
            <corePrefix>digital_SGMIIPCIE_X1</corePrefix>
            <prefixName>SGMIIPCIE_DIGITAL</prefixName>
        </RDB>
        <RDB>
            <corePrefix>digital5_SGMIIPCIE_X1</corePrefix>
            <prefixName>SGMIIPCIE_DIGITAL5</prefixName>
        </RDB>
        <RDB>
            <corePrefix>AUTONEG_IEEE</corePrefix>
            <prefixName>BRPHY1GV2_AUTONEGIEEE</prefixName>
            <registerRangeList>
                <range>
                    <start>baset1_an_advertisement_reg2</start>
                    <end>autoneg_test_reg1</end>
                    <action>Reserved</action>
                </range>
                <range>
                    <start>autoneg_test_reg3</start>
                    <end>autoneg_interrupt_enable_reg</end>
                    <action>Reserved</action>
                </range>
            </registerRangeList>
            <constants>
                <define>
                    <key>BRPHY1GV2_AUTONEGIEEE_TESTREG2_HCD_LEGACY_100BASET1</key>
                    <value>0x9U</value>
                </define>
                <define>
                    <key>BRPHY1GV2_AUTONEGIEEE_TESTREG2_HCD_1000BASET1</key>
                    <value>0x2U</value>
                </define>
                <define>
                    <key>BRPHY1GV2_AUTONEGIEEE_TESTREG2_HCD_100BASET1</key>
                    <value>0x1U</value>
                </define>
                <define>
                    <key>BRPHY1GV2_AUTONEGIEEE_TESTREG2_HCD_INPROGRESS</key>
                    <value>0x0U</value>
                </define>
                <define>
                    <key>BRPHY1GV2_AUTONEGIEEE_ADVREG0_SELECTOR_VAL</key>
                    <value>0x1U</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>PMA_PMD_IEEE</corePrefix>
            <prefixName>BRPHY1GV2_PMAPMDIEEE</prefixName>
            <registerRangeList>
                <range>
                    <start>device_id_reg0</start>
                    <end>rx_path_data_delay_min_u</end>
                    <action>Reserved</action>
                </range>
                <range>
                    <start>base100t1_pma_pmd_test_control</start>
                    <end>base1000t1_test_mode_control</end>
                    <action>Reserved</action>
                </range>
            </registerRangeList>
            <constants>
                <define>
                    <key>BRPHY1GV2_PMAPMD_BASET1_CTRL_T1_BASE_SEL_1000</key>
                    <value>0x1U</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>EC</corePrefix>
            <prefixName>BRPHY1GV2_EC</prefixName>
        </RDB>
        <RDB>
            <corePrefix>T1_CORE</corePrefix>
            <prefixName>BRPHY1GV2_T1CORE</prefixName>
            <registerRangeList>
                <range>
                    <start>pattern_gen_control_a</start>
                    <end>tx_clock_override_enable</end>
                    <action>Reserved</action>
                </range>
                <range>
                    <start>number_of_corrected_packets</start>
                    <end>spare_end_addr</end>
                    <action>Reserved</action>
                </range>
            </registerRangeList>
        </RDB>
        <RDB>
            <corePrefix>CORE_MISC</corePrefix>
            <prefixName>BRPHY1GV2_CORE_MISC</prefixName>
            <registerRangeList>
                <range>
                    <start>base10</start>
                    <end>shd18_000</end>
                    <action>Reserved</action>
                </range>
                <range>
                    <start>shd18_111</start>
                    <end>tc1_lq_lfl</end>
                    <action>Reserved</action>
                </range>
            </registerRangeList>
        </RDB>
        <RDB>
            <corePrefix>PHYCONTROL</corePrefix>
            <prefixName>BRPHY1GV2_PHYCONTROL</prefixName>
            <registerRangeList>
                <range>
                    <start>mse_threshold_0</start>
                    <end>tc1_dcq_mse_wc</end>
                    <action>Reserved</action>
                </range>
                <range>
                    <start>tc1_dcq_sqi_threshold_0</start>
                    <end>spare_end_addr</end>
                    <action>Reserved</action>
                </range>
            </registerRangeList>
        </RDB>
        <RDB>
            <corePrefix>DWC_XGMAC</corePrefix>
            <prefixName>DWC_XGMAC</prefixName>
            <registerRangeList>
                <range>
                    <start>mac_packet_filter</start>
                    <end>mac_hw_feature3</end>
                    <action>Reserved</action>
                </range>
                <range>
                    <start>mac_ext_cfg1</start>
                    <end>dma_ch15_rx_desc_write_ring_offset</end>
                    <action>Reserved</action>
                </range>
            </registerRangeList>
            <constants>
                <define>
                    <key>DWC_XGMAC_EXTENDED_MAC_CONFIGURATION_EIPG_VALUE</key>
                    <value>0x2UL</value>
                </define>
                 <define>
                    <key>DWC_XGMAC_MAC_TX_CONFIGURATION_IPG_VALUE</key>
                    <value>0x5UL</value>
                </define>
            </constants>
        </RDB>
        <RDB>
            <corePrefix>MACSECSYS_MISC</corePrefix>
            <prefixName>MACSEC_SYSMISC</prefixName>
        </RDB>
        <RDB>
            <corePrefix>MSPU_MAC</corePrefix>
            <prefixName>MACSEC_MSPU_MAC</prefixName>
        </RDB>
        <RDB>
            <corePrefix>MSPU_TOP_REGS</corePrefix>
            <prefixName>MACSEC_MSPU_TOP</prefixName>
        </RDB>
        <RDB>
            <corePrefix>PCS_IEEE</corePrefix>
            <prefixName>BRPHY1GV2_PCS_IEEE</prefixName>
            <registerRangeList>
                <range>
                    <start>status_reg1</start>
                    <end>lp_base1000t1_oam_message_7_6</end>
                    <action>Reserved</action>
                </range>
            </registerRangeList>
        </RDB>
        <RDB>
            <corePrefix>EIP165S_EIP_160s_i_32_brcm_Transform_records</corePrefix>
            <prefixName>MACSEC_I_TRANSREC</prefixName>
           <registerRangeList>
               <range>
                   <start>XFORM_REC0_W0</start>
                   <end>XFORM_REC0_W23</end>
                   <action>Structure</action>
                   <identifier>MACSEC_I_TRANSREC_REC_RDBType</identifier>
                   <instance>XFORM_REGS</instance>
                   <count>32</count>
               </range>
            </registerRangeList>
        </RDB>
        <RDB>
            <corePrefix>EIP165S_EIP_160s_i_32_brcm_TCAM_KEY_MASK</corePrefix>
            <prefixName>MACSEC_I_TCAMKM</prefixName>
            <registerRangeList>
                <range>
                    <start>TCAM_KEY0_0</start>
                    <end>TCAM_MASK5_0</end>
                    <action>Structure</action>
                    <identifier>MACSEC_I_TCAMKM_KEYMASK_RDBType</identifier>
                    <instance>KM_REGS</instance>
                    <count>32</count>
                </range>
            </registerRangeList>
        </RDB>
        <RDB>
            <corePrefix>EIP165S_EIP_160s_i_32_brcm_TCAM_POLICY</corePrefix>
            <prefixName>MACSEC_I_TCAMKP</prefixName>
            <registerRangeList>
                <range>
                    <start>TCAM_POLICY_0</start>
                    <end>TCAM_POLICY_31</end>
                    <action>Array</action>
                    <count>32</count>
                </range>
            </registerRangeList>
        </RDB>
        <RDB>
            <corePrefix>EIP165S_EIP_160s_i_32_brcm_RXSC_CAM_KEY</corePrefix>
            <prefixName>MACSEC_I_RXSC_CAMKEY</prefixName>
            <registerRangeList>
                <range>
                    <start>RXSC_CAM_SCI_LO_0</start>
                    <end>RXSC_CAM_CTRL_0</end>
                    <action>Structure</action>
                    <identifier>MACSEC_I_RXSC_CAMKEY_SCI_RDBType</identifier>
                    <instance>SCI_REGS</instance>
                    <count>16</count>
                </range>
            </registerRangeList>
        </RDB>
        <RDB>
            <corePrefix>EIP165S_EIP_160s_i_32_brcm_RXSC_CAM_ENABLE</corePrefix>
            <prefixName>MACSEC_I_RXSC_CAMEN</prefixName>
       </RDB>
        <RDB>
            <corePrefix>EIP165S_EIP_160s_i_32_brcm_SC_SA_map</corePrefix>
            <prefixName>MACSEC_I_SCSA_MAP</prefixName>
            <registerRangeList>
                <range>
                    <start>SAM_SC_SA_MAP1_0</start>
                    <end>SAM_SC_SA_MAP2_0</end>
                    <action>Structure</action>
                    <identifier>MACSEC_I_SCSA_MAP_SCMapRDBType</identifier>
                    <instance>SCSAMAP_REGS</instance>
                    <count>16</count>
                </range>
            </registerRangeList>
       </RDB>
        <RDB>
            <corePrefix>EIP165S_EIP165_IgEIP160_StatTCAM_TCAM_TCAM_Counters_0_31</corePrefix>
            <prefixName>MACSEC_I_TCAM_CNTRS</prefixName>
       </RDB>
        <RDB>
            <corePrefix>EIP165S_EIP165_IgEIP160_StatTCAM_TCAM_GLBL_stat_recs</corePrefix>
            <prefixName>MACSEC_I_TCAM_GLBL_CNTRS</prefixName>
       </RDB>
       <RDB>
            <corePrefix>EIP165S_EIP165_IgEIP160_StatTCAM_TCAM_cntr_debug_regs</corePrefix>
            <prefixName>MACSEC_I_TCAM_CNTR_DBG</prefixName>
       </RDB>
       <RDB>
            <corePrefix>EIP165S_EIP_160s_e_32_brcm_Classifier_various_control_regs</corePrefix>
            <prefixName>MACSEC_E_CLS_CTRL</prefixName>
       </RDB>
       <RDB>
            <corePrefix>EIP165S_EIP_160s_i_32_brcm_Classifier_various_control_regs</corePrefix>
            <prefixName>MACSEC_I_CLS_CTRL</prefixName>
       </RDB>
       <RDB>
           <corePrefix>EIP165S_EIP_160s_i_32_brcm_Classifier_control_packet</corePrefix>
           <prefixName>MACSEC_I_CLS_P_CTRL</prefixName>
           <registerRangeList>
               <range>
                   <start>CP_MAC_DA_MATCH_0</start>
                   <end>CP_MAC_DA_ET_MATCH_0</end>
                   <action>Structure</action>
                   <identifier>MACSEC_I_CLS_P_CTRL_DAETMATCH_RDBType</identifier>
                   <instance>DAETMATCH_REGS</instance>
                   <count>8</count>
               </range>
               <range>
                   <start>CP_MAC_DA_START0_LO</start>
                   <end>CP_MAC_DA_END0_HI</end>
                   <action>Structure</action>
                   <identifier>MACSEC_I_CLS_P_CTRL_DAETRANGE_RDBType</identifier>
                   <instance>DAETRANGE_REGS</instance>
                   <count>2</count>
               </range>
            </registerRangeList>
       </RDB>
        <RDB>
            <corePrefix>EIP165S_EIP_160s_i_32_brcm_Flow_control_page0</corePrefix>
            <prefixName>MACSEC_I_FCTRL</prefixName>
            <registerRangeList>
                <range>
                    <start>SAM_FLOW_CTRL1_0</start>
                    <end>SAM_FLOW_CTRL2_0</end>
                    <action>Structure</action>
                    <identifier>MACSEC_I_FCTRL_SAMFLOW_RDBType</identifier>
                    <instance>SAMFLOW_REGS</instance>
                    <count>16</count>
               </range>
            </registerRangeList>
         </RDB>
        <RDB>
            <corePrefix>EIP165S_EIP_160s_i_32_brcm_SAM_enable_ctrl</corePrefix>
            <prefixName>MACSEC_I_FCTRL_EN</prefixName>
         </RDB>
       <RDB>
           <corePrefix>EIP165S_EIP_160s_e_32_brcm_Classifier_control_packet</corePrefix>
           <prefixName>MACSEC_E_CLS_P_CTRL</prefixName>
           <registerRangeList>
               <range>
                   <start>CP_MAC_DA_MATCH_0</start>
                   <end>CP_MAC_DA_ET_MATCH_0</end>
                   <action>Structure</action>
                   <identifier>MACSEC_E_CLS_P_CTRL_DAETMATCH_RDBType</identifier>
                   <instance>DAETMATCH_REGS</instance>
                   <count>8</count>
               </range>
               <range>
                   <start>CP_MAC_DA_START0_LO</start>
                   <end>CP_MAC_DA_END0_HI</end>
                   <action>Structure</action>
                   <identifier>MACSEC_E_CLS_P_CTRL_DAETRANGE_RDBType</identifier>
                   <instance>DAETRANGE_REGS</instance>
                   <count>2</count>
               </range>
            </registerRangeList>
       </RDB>
       <RDB>
           <corePrefix>EIP165S_EIP165_IgEIP160_EIP62_EIP62_Registers</corePrefix>
           <prefixName>MACSEC_I_EIP62</prefixName>
       </RDB>
       <RDB>
           <corePrefix>EIP165S_EIP165_EgEIP160_EIP62_EIP62_Registers</corePrefix>
           <prefixName>MACSEC_E_EIP62</prefixName>
       </RDB>
        <RDB>
            <corePrefix>EIP165S_EIP_160s_e_32_brcm_Transform_records</corePrefix>
            <prefixName>MACSEC_E_TRANSREC</prefixName>
           <registerRangeList>
               <range>
                   <start>XFORM_REC0_W0</start>
                   <end>XFORM_REC0_W23</end>
                   <action>Structure</action>
                   <identifier>MACSEC_E_TRANSREC_REC_RDBType</identifier>
                   <instance>XFORM_REGS</instance>
                   <count>32</count>
               </range>
            </registerRangeList>
        </RDB>
        <RDB>
            <corePrefix>EIP165S_EIP_160s_e_32_brcm_TCAM_KEY_MASK</corePrefix>
            <prefixName>MACSEC_E_TCAMKM</prefixName>
            <registerRangeList>
                <range>
                    <start>TCAM_KEY0_0</start>
                    <end>TCAM_MASK5_0</end>
                    <action>Structure</action>
                    <identifier>MACSEC_E_TCAMKM_KEYMASK_RDBType</identifier>
                    <instance>KM_REGS</instance>
                    <count>32</count>
                </range>
            </registerRangeList>
        </RDB>
        <RDB>
            <corePrefix>EIP165S_EIP_160s_e_32_brcm_TCAM_POLICY</corePrefix>
            <prefixName>MACSEC_E_TCAMKP</prefixName>
            <registerRangeList>
                <range>
                    <start>TCAM_POLICY_0</start>
                    <end>TCAM_POLICY_31</end>
                    <action>Array</action>
                    <count>32</count>
                </range>
            </registerRangeList>
        </RDB>
        <RDB>
            <corePrefix>EIP165S_EIP_160s_e_32_brcm_Flow_control_page0</corePrefix>
            <prefixName>MACSEC_E_FCTRL</prefixName>
            <registerRangeList>
                <range>
                    <start>SAM_FLOW_CTRL1_0</start>
                    <end>SAM_FLOW_CTRL2_0</end>
                    <action>Structure</action>
                    <identifier>MACSEC_E_FCTRL_SAMFLOW_RDBType</identifier>
                    <instance>SAMFLOW_REGS</instance>
                    <count>16</count>
               </range>
            </registerRangeList>
         </RDB>
        <RDB>
            <corePrefix>EIP165S_EIP_160s_e_32_brcm_SAM_enable_ctrl</corePrefix>
            <prefixName>MACSEC_E_FCTRL_EN</prefixName>
         </RDB>
        <RDB>
            <corePrefix>EIP165S_EIP_160s_e_32_brcm_SC_SA_map</corePrefix>
            <prefixName>MACSEC_E_SCSA_MAP</prefixName>
            <registerRangeList>
                <range>
                    <start>SAM_SC_SA_MAP1_0</start>
                    <end>SAM_SC_SA_MAP1_0</end>
                    <action>Structure</action>
                    <identifier>MACSEC_E_SCSA_MAP_SCMapRDBType</identifier>
                    <instance>SCSAMAP_REGS</instance>
                    <count>16</count>
                </range>
            </registerRangeList>
       </RDB>
       <RDB>
           <corePrefix>EIP165S_EIP_160s_e_32_brcm_OPPE</corePrefix>
           <prefixName>MACSEC_E_OPPE</prefixName>
      </RDB>
    </RDBList>
</RDB_Cfg>
