Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Nov 28 15:44:35 2018
| Host         : kenierkiller running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_control_sets -verbose -file vcu_trd_wrapper_control_sets_placed.rpt
| Design       : vcu_trd_wrapper
| Device       : xczu7ev
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   435 |
| Unused register locations in slices containing registers |   336 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            6 |
|      4 |           37 |
|      6 |           19 |
|      8 |           37 |
|     10 |           39 |
|     12 |           15 |
|     14 |           12 |
|    16+ |          270 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4806 |          561 |
| No           | No                    | Yes                    |             272 |           43 |
| No           | Yes                   | No                     |            5350 |          519 |
| Yes          | No                    | No                     |           10856 |          707 |
| Yes          | No                    | Yes                    |            1052 |          130 |
| Yes          | Yes                   | No                     |            7160 |          730 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                                                                                                                              Clock Signal                                                                                                                                                                              |                                                                                                                                                                                                                       Enable Signal                                                                                                                                                                                                                      |                                                                                                                                                                                                         Set/Reset Signal                                                                                                                                                                                                         | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gen_gtwizard_gthe4.gtpowergood_int                                                                                      |                1 |              2 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/formatter/rx_ce_sd_to_3g                                                                                                                                                                                                                                                                                                                     | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/SR[0]                                                                                                                                                                                                                                                                        |                1 |              2 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/sync_extract/tim_10                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/SR[0]                                                                                                                                                                                                                                                                        |                0 |              2 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/RXDPCOMMON/DMUX1/E[0]                                                                                                                                                                                                                                                                                                                                                                    | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/RXDPCOMMON/DMUX1/eav_out_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/rxuserclk                                                                                                                                                                                                                                                                                                       | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst/gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_error_out_reg | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxresetdone_out_d1                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/RESET_INT                                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/p_3_out                                                                                                                                                                                                                                                                                     |                1 |              4 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0][0]                                                                                                                                                                                                                                                                                                           |                2 |              4 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                                                                                                                                                                 |                0 |              4 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_IDLE_REG2                                                                                                                                                                                                                                                                              | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT[12]_i_1_n_0                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/GOOD_CGS[1]_i_2_n_0                                                                                                                                                                                                                                                                                        | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/GOOD_CGS[1]_i_1_n_0                                                                                                                                                                                                                                                                |                1 |              4 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_i_2_n_0                                                                                                                                                                                                                                                                                       | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/SYNC_STATUS0                                                                                                                                                                                                                                                                       |                1 |              4 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/E[0]                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/OPCODE                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/MDC_RISING_OUT                                                                                                                                                                                                                                                                             | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                                                                                                                 |                2 |              4 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                                                                                                                                                                                                                     | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                                                                                           |                1 |              4 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/RX_RUDI_INVALID_REG_reg                                                                                                                                                                                                                                                            |                1 |              4 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/rxuserclk                                                                                                                                                                                                                                                                                                       | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst/gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/E[0]                                                                         | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxresetdone_out_d1                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/rxuserclk                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rxresetdone_out_d1                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/trs_decode/trs_3                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                0 |              4 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/sync_extract/tim_10                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/ce_int[0]                                                                                                                                                                                                                                                                                                                                                                                | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/TD/transport_rate[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                     |                0 |              4 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/ce_ff                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/TD/transport_rate[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/RXCRC1/crc_C/SR[0]                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i/wr                                                                                                  | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                0 |              4 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                                 | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_1_out                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_rx.v_smpte_uhdsdi_rx_v1_0_0_s00_axi_inst/sel_vidlock_st352_vld_axi                                                                                                                                                                                                                                                                                                             | vcu_trd_i/proc_sys_reset_vcu_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                          |                0 |              4 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/RXDPCOMMON/DMUX1/active_streams__0[0]                                                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                                                                                                                        | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                            |                0 |              4 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/TIMING_DETECTOR_INST/clk_sdi_eav_i_1_n_0                                                                                                                                                                                                                                                                           |                2 |              4 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                                                                                                                                                                                                 | vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i/DEN_O_i_1_n_0                                                                                       | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                0 |              4 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i/idx[1]__0_i_1_n_0                                                                                   | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                0 |              4 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i/we[2]                                                                                               | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              4 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                                                                                        |                1 |              4 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_1_n_0                                                                                                                       |                0 |              4 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1][0]                                                                                                                                                                                                                                                                                                                                |                1 |              4 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_vid_sdi_tx_bridge/inst/generate_3g_sdi_bridge.SDI_3G_TX_BRIDGE_INST/ce_gen/vid_clken_from_gen                                                                                                                                                                                                                                                                                                                    | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_vid_sdi_tx_bridge/inst/ctrl_run                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                                                                                                                                                                                      |                0 |              4 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_0/inst/mem_combo_bram_10bps/xpm_memory_base_inst/enable_piped_0_reg_n_0                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              6 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/ce_gen/active_video0                                                                                                                                                                                                                                                                                                                         | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/SR[0]                                                                                                                                                                                                                                                                        |                0 |              6 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/rxuserclk                                                                                                                                                                                                                                                                                                       | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_addr[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                         | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_out                                                                                                                                                                                                                                                                                                                                 |                0 |              6 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/CLKEN_INST/vid_ce_from_12g                                                                                                                                                                                                                                                                                                                 | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/SR[0]                                                                                                                                                                                                                                                                        |                1 |              6 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/AUTORATE/mode_int0                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              6 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/TRANSMITTER/CODE_GRP[7]_i_1_n_0                                                                                                                                                                                                                                                                                        |                0 |              6 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/AN_ADV_REG_WITH_AN.AN_ADV_REG_reg[5]                                                                                                                                                                                                                                                       | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_WITH_AN.AN_ADV_REG[8]_i_1_n_0                                                                                                                                                                                                                                                           |                1 |              6 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr0_inferred__0/i__n_0                                                                                                                         | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0                                                                                                             |                1 |              6 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr0_inferred__0/i__n_0                                                                                                                        | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg_n_0                                                                                                            |                1 |              6 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_VALID                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/ACKNOWLEDGE_MATCH_3                                                                                                                                                                                                                                               |                2 |              6 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in                                                                                                                                                            | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg_n_0                                                                                                             |                1 |              6 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/E[0]                                                                                                                              | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync                                                                        |                2 |              6 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/AN_DUAL_STANDARD.BASEX_OR_SGMII_SAMPLE_i_1_n_0                                                                                                                                                                                                                                            | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/E[0]                                                                                                            | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync                                                                        |                1 |              6 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/E[0]                                                                                                                            | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync                                                                              |                1 |              6 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2][0]                                                                                                                                                                                                                                                                                                                                |                0 |              6 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync                                                                        |                1 |              6 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2][0]                                                                                                                                                                                                                                                                                                           |                1 |              6 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                                                                                                                                                                   |                0 |              6 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync                                                                        |                2 |              8 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.module_ctrl_sync2sys/out_clk_enable                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/out_clk_enable                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                0 |              8 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_sts_sync2axi/in_clk_enable                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_sts_sync2axi/out_clk_enable                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                0 |              8 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.sdi_tx_bridge_ctrl_sync2sys/in_clk_enable                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              8 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_SYNC_1.module_ctrl_sync2sys/in_clk_enable                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_sts_sys2axi/out_clk_enable                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                0 |              8 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/RXCRC1/crc_C/SR[0]                                                                                                                                                                                                                                                                                                                                               |                2 |              8 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]                                                                                                                                                                                                                                                                                                       |                0 |              8 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                                                                                                                                  |                3 |              8 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/tx_rst_int_sync2sys/data_sync[2]_2                                                                                                                                                                                                                                                                                                                                  |                0 |              8 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/ce_int[0]                                                                                                                                                                                                                                                                                                                                                                                | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/TD/transport_family[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                   |                0 |              8 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/ce_int[1]                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/trs_decode/clock_enable                                                                                                                                                                                                                                                                                                                      | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/SR[0]                                                                                                                                                                                                                                                                        |                1 |              8 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync                                                                              |                1 |              8 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/rxuserclk                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/initialize_ram0                                                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_edh_sts_sys2axi/in_clk_enable                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              8 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CODE_GRP_reg[1]                                                                                                                                                                                                                                                                                    |                0 |              8 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/USE_ROCKET_IO.TXDATA_reg[7]                                                                                                                                                                                                                                                                        |                0 |              8 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/TRANSMITTER/NO_QSGMII_DATA.TXDATA[5]_i_1_n_0                                                                                                                                                                                                                                                                           |                1 |              8 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/proc_sys_reset_vcu_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/PREVIOUS_STATE                                                                                                                                                                                                                                                                            | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/LOOPBACK_REG                                                                                                                                                                                                                                                                               | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/BIT_COUNT                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/E[0]                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              8 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              8 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/sdi_en_axi                                                                                                                                                                                                                                                                                                                            | vcu_trd_i/proc_sys_reset_vcu_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/rx_rst_int_sync2sys/trslncrc                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_rx.v_smpte_uhdsdi_rx_v1_0_0_s00_axi_inst/video_lock_ie_axi                                                                                                                                                                                                                                                                                                                     | vcu_trd_i/proc_sys_reset_vcu_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/AUTORATE/errcnt                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/AUTORATE/errcnt[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_rx.v_smpte_uhdsdi_rx_v1_0_0_s00_axi_inst/gen_axi4s_if.video_lock_clr_axi_i_1_n_0                                                                                                                                                                                                                                                                                               | vcu_trd_i/proc_sys_reset_vcu_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/rx_rst_int_sync2sys/rst0                                                                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                             | vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     |                2 |              8 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                  |                2 |              8 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/state_dly_0                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/RXCLKCORCNT_INT                                                                                                                                                                                                                                                                                    |                1 |             10 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/rxuserclk                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_i_1__1_n_0                                                                                     |                1 |             10 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gttx_resetdone_ie_axi                                                                                                                                                                                                                                                                                                                 | vcu_trd_i/proc_sys_reset_vcu_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                        |                2 |             10 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_dec0_reg_slice/inst/w.w_pipe/m_valid_i_reg_1                                                                                                                                                                                                                                                                                                                                                                       |                3 |             10 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_i_1__0_n_0                                                                                     |                2 |             10 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_dec1_reg_slice/inst/aw.aw_pipe/p_0_in[0]                                                                                                                                                                                                                                                                                                                                                                           |                0 |             10 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_dec1_reg_slice/inst/w.w_pipe/m_valid_i_reg_1                                                                                                                                                                                                                                                                                                                                                                       |                3 |             10 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_ce_align_err_clr_axi_i_1_n_0                                                                                                                                                                                                                                                                                          | vcu_trd_i/proc_sys_reset_vcu_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                        |                1 |             10 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/rxuserclk                                                                                                                                                                                                                                                                                                       | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/initialize_counter0                                                                                                                                                                                                                                                                                                                                        | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/initialize_ram0                                                                                                                                                                                                                                                                                                                    |                1 |             10 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_mcu_reg_slice/inst/b.b_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                0 |             10 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/rxuserclk                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/enablealign                                                                                                                                                                                                                                                                        |                1 |             10 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/rxuserclk                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg_0                                                                                        |                1 |             10 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/rxuserclk                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/MGT_RX_RESET                                                                                                                                                                                                                                                                                                           |                1 |             10 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/rd_req0                                                                                                                                                                                                                                                                                                                               | vcu_trd_i/proc_sys_reset_vcu_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                        |                2 |             10 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_dec0_reg_slice/inst/aw.aw_pipe/p_0_in[0]                                                                                                                                                                                                                                                                                                                                                                           |                0 |             10 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_mcu_reg_slice/inst/w.w_pipe/m_valid_i_reg_2                                                                                                                                                                                                                                                                                                                                                                        |                3 |             10 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_mcu_reg_slice/inst/aw.aw_pipe/p_0_in[0]                                                                                                                                                                                                                                                                                                                                                                            |                0 |             10 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_enc0_reg_slice/inst/w.w_pipe/m_valid_i_reg_1                                                                                                                                                                                                                                                                                                                                                                       |                2 |             10 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_enc0_reg_slice/inst/aw.aw_pipe/p_0_in[0]                                                                                                                                                                                                                                                                                                                                                                           |                0 |             10 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_enc1_reg_slice/inst/w.w_pipe/m_valid_i_reg_1                                                                                                                                                                                                                                                                                                                                                                       |                2 |             10 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_enc1_reg_slice/inst/aw.aw_pipe/p_0_in[0]                                                                                                                                                                                                                                                                                                                                                                           |                0 |             10 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/PREVIOUS_STATE                                                                                                                                                                                                                                                                            | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT[9]_i_1_n_0                                                                                                                                                                                                                                  |                1 |             10 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe[3]                                                                                                                                                                                                                                                                                                                                                            |                1 |             10 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/RXDPCOMMON/DMUX1/E[0]                                                                                                                                                                                                                                                                                                                                                                    | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/RXDPCOMMON/DMUX1/trs_reg                                                                                                                                                                                                                                                                                                                                         |                1 |             10 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/ADDR_WR[4]_i_1_n_0                                                                                                                                                                                                                                                                         | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                                                                                                                 |                1 |             10 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                1 |             10 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any                                                                             |                1 |             10 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/rst_in0                                                                |                1 |             10 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_rx.v_smpte_uhdsdi_rx_v1_0_0_s00_axi_inst/rd_req0                                                                                                                                                                                                                                                                                                                               | vcu_trd_i/proc_sys_reset_vcu_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                          |                1 |             10 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/proc_sys_reset_vcu_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                                                                                                |                1 |             10 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe[3]                                                                                                                                                                                                                                                                                                                                                            |                1 |             10 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwiz_reset_tx_datapath_in                                                                                                                                                                                                                                                                                                                                |                1 |             10 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int__0                                                                                                                                                                     |                1 |             10 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg_n_0                                                                                               |                1 |             10 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg_n_0                                                                                               |                1 |             10 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_3g_sdi_bridge.SDI_3G_RX_BRIDGE_INST/ce_gen/clk_vid_ce                                                                                                                                                                                                                                                                                                                            | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/SR[0]                                                                                                                                                                                                                                                                        |                2 |             10 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any                                                                             |                1 |             10 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_2                                                                                 |                1 |             10 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]                                           | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                                                                                                        | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gen_gtwizard_gthe4.gtpowergood_int                                                                                      |                1 |             10 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/TD/hanc_counter[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                               | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/RXCRC1/crc_C/SR[0]                                                                                                                                                                                                                                                                                                                                               |                2 |             12 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_enc1_reg_slice/inst/b.b_pipe/m_payload_i[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |             12 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/TD/hanc_counter_save                                                                                                                                                                                                                                                                                                                                                                     | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/RXCRC1/crc_C/SR[0]                                                                                                                                                                                                                                                                                                                                               |                1 |             12 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/AR[0]                                                                  |                1 |             12 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/proc_sys_reset_vcu_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                                                                         | vcu_trd_i/proc_sys_reset_vcu_0/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                                                                                                                                    |                1 |             12 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1_n_0                            |                1 |             12 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_rx.v_smpte_uhdsdi_rx_v1_0_0_s00_axi_inst/sdi_en_axi                                                                                                                                                                                                                                                                                                                            | vcu_trd_i/proc_sys_reset_vcu_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                          |                1 |             12 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wrack_reg_10                                                                                                                                                                                                                                                                                                                                                      |                2 |             12 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/wr_addr[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                    | vcu_trd_i/proc_sys_reset_vcu_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                        |                0 |             12 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_rx.v_smpte_uhdsdi_rx_v1_0_0_s00_axi_inst/wr_addr[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                    | vcu_trd_i/proc_sys_reset_vcu_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                          |                2 |             12 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/SYNC_STATUS_REG0                                                                                                                                                                                                                                                                   |                1 |             12 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_dec1_reg_slice/inst/b.b_pipe/m_payload_i[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |             12 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_dec0_reg_slice/inst/b.b_pipe/m_payload_i[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |             12 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_enc0_reg_slice/inst/b.b_pipe/m_payload_i[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |             12 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/proc_sys_reset_vcu_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                                                                         | vcu_trd_i/proc_sys_reset_vcu_1/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                                                                                                                                    |                2 |             12 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                                                                                                                                                                                           | vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[39][12]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     |                1 |             14 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                      |                1 |             14 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                | vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                        |                2 |             14 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                                                                                             |                1 |             14 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0][0]                                                                                                                                                                                                                                                                                                     | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |                0 |             14 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                                                                                                                       |                2 |             14 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.mode_det_sts_sys2axi/in_clk_enable                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |             14 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/daddr[7]_i_1__0_n_0                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |             14 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                                                                                                                                                                                           | vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[35][15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     |                1 |             14 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.mode_det_sts_sys2axi/out_clk_enable                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |             14 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/CLKEN_INST/vid_ce                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/VID_RESET0                                                                                                                                                                                                                                                                                              |                1 |             14 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/TD/rate_locked                                                                                                                                                                                                                                                                                                                                                                           | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/AUTORATE/SR[0]                                                                                                                                                                                                                                                                                                                                                   |                1 |             14 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7][0]                                                                                                                                                                                                                                                                                                     | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |                2 |             16 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i/DADDR_O[9]_i_1_n_0                                                                                  | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                3 |             16 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                                                                                      | vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                                                                          |                3 |             16 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_vid_sdi_tx_bridge/inst/ctrl_run                                                                                                                                                                                                                                                                                                                                                          |                1 |             16 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT[15]_i_1_n_0                                                                                                                                                                                                                                                             | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                                                                                                                 |                2 |             16 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                                                                                                                                                                                        | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/vtg_sof_cnt0__17                                                                                                                                                                                                                                                                                                                                            |                1 |             16 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/vtg_sof_cnt                                                                                                                                                                                                                                                                                                                                                                         | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/vtg_sof_cnt0__17                                                                                                                                                                                                                                                                                                                                            |                1 |             16 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i/timeout_cntr[7]_i_2_n_0                                                                             | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i/timeout_cntr[7]_i_1_n_0                                                     |                1 |             16 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                                                               | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                            |                1 |             16 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                                                                                                                            | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                                                                                                                       |                3 |             16 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/out_clk_enable                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG[7]_i_1_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                0 |             16 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG[15]_i_1_n_0                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                0 |             16 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.rx_st352_valid_sys2axi/in_clk_enable                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/grdc.rd_data_count_i_reg[0][0]                                                                                                                                                                                                                  |                2 |             18 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/ce_int[0]                                                                                                                                                                                                                                                                                                                                                                                | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/PLOD3/checksum                                                                                                                                                                                                                                                                                                                                                   |                2 |             18 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/ce_int[0]                                                                                                                                                                                                                                                                                                                                                                                | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/PLOD0/checksum                                                                                                                                                                                                                                                                                                                                                   |                2 |             18 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/ce_int[0]                                                                                                                                                                                                                                                                                                                                                                                | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/PLOD1/checksum                                                                                                                                                                                                                                                                                                                                                   |                2 |             18 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                            |                3 |             18 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/ce_int[0]                                                                                                                                                                                                                                                                                                                                                                                | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/PLOD2/checksum                                                                                                                                                                                                                                                                                                                                                   |                2 |             18 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/ce_int[1]                                                                                                                                                                                                                                                                                                                                                                                | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/PLOD4/checksum                                                                                                                                                                                                                                                                                                                                                   |                1 |             18 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                                                                                    | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                                                                                                               |                2 |             18 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/ce_int[1]                                                                                                                                                                                                                                                                                                                                                                                | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/PLOD5/checksum                                                                                                                                                                                                                                                                                                                                                   |                1 |             18 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/ce_int[1]                                                                                                                                                                                                                                                                                                                                                                                | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/PLOD6/checksum                                                                                                                                                                                                                                                                                                                                                   |                1 |             18 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/ce_int[1]                                                                                                                                                                                                                                                                                                                                                                                | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/PLOD7/checksum                                                                                                                                                                                                                                                                                                                                                   |                2 |             18 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0                                                                                                                              | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg_n_0                                                                                                         |                3 |             20 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.ts_det_sts_sys2axi/in_clk_enable                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |             20 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/PULSE4096                                                                                                                                                                                                                                                                                 | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/LINK_TIMER[9]_i_1_n_0                                                                                                                                                                                                                                             |                1 |             20 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/RXDPCOMMON/E[0]                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             20 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.ts_det_sts_sys2axi/out_clk_enable                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |             20 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                                          |                2 |             20 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sel                                                                                                                                                               | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0                                                                                                         |                2 |             20 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/proc_sys_reset_vcu_1/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                        |                4 |             20 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/TRANSMITTER/XMIT_DATA_INT                                                                                                                                                                                                                                                                                                                      | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                                                                                                                                                                                           |                3 |             20 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_EVEN_INST/r_ptr[10]_i_1_n_0                                                                                                                                                                                                                                                                                   | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/SR[0]                                                                                                                                                                                                                                                                        |                4 |             22 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                                                        |                1 |             22 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/SR[0]                                                                                                                                                                                                                                                                        |                7 |             22 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_rx.v_smpte_uhdsdi_rx_v1_0_0_s00_axi_inst/module_ctrl_reg_axi[18]                                                                                                                                                                                                                                                                                                               | vcu_trd_i/proc_sys_reset_vcu_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                          |                3 |             22 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/in_clk_enable                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                4 |             22 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_EVEN_INST/p_0_out                                                                                                                                                                                                                                                                                             | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/SR[0]                                                                                                                                                                                                                                                                        |                1 |             22 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/ce_int[0]                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |             22 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                                                                                                                                                                              |                3 |             22 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.module_ctrl_axi2sys/out_clk_enable                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |             22 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDC_RISING_REG1                                                                                                                                                                                                                                                                                                            | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                                                                                                                 |                2 |             24 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                4 |             24 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[11]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |             24 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/r_ptr[11]_i_1_n_0                                                                                                                                                                                                                                                                                    | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/SR[0]                                                                                                                                                                                                                                                                        |                3 |             24 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[11][0]                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |             24 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count063_out__0                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[11]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                1 |             24 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |             24 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                8 |             24 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0]                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                0 |             24 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/p_0_out                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/SR[0]                                                                                                                                                                                                                                                                        |                3 |             24 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/x0e1_store                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                0 |             26 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |                3 |             26 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/MASK_RUDI_BUFERR_TIMER_reg[12]                                                                                                                                                                                                                                                                                              | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                                                                                                                 |                3 |             26 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE[12]_i_1_n_0                                                                                                                                                                                                                                                       |                3 |             26 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/fifo_pix_cnt_reg[12][0]                                                                                                                                                                                                                                                                                                        | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/fifo_pix_cnt[12]_i_1_n_0                                                                                                                                                                                                                                                                                                                                    |                2 |             26 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/fifo_eol_cnt__0                                                                                                                                                                                                                                                                                                                                                                     | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/fifo_eol_cnt[12]_i_1_n_0                                                                                                                                                                                                                                                                                                                                    |                1 |             26 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                 | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                                                                                             |                3 |             26 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/fifo_pix_cnt_dly_1                                                                                                                                                                                                                                                                                                                                                                  | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/fifo_eol_cnt1                                                                                                                                                                                                                                                                                                                                               |                3 |             26 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                                                                                                                                                                                        | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/fifo_eol_cnt1                                                                                                                                                                                                                                                                                                                                               |                4 |             26 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_0/inst/mem_combo_bram_10bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.ena_pipe_reg[2]__0                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |             28 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                                                                                                                                                                                                                             |                4 |             28 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/ce_ff                                                                                                                                                                                                                                                                                                                                                                                    | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/SR[0]                                                                                                                                                                                                                                                                        |                4 |             28 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/rxuserclk                                                                                                                                                                                                                                                                                                       | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_enable                                                                                                                                                                                                                                                                                                                                                  | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/wr_addr_plus1_reg[0][0]                                                                                                                                                                                                                                                                                                                   |                2 |             30 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT                                                                                                                                                                                                                                                                        | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                                                                                                                 |                4 |             30 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/axi4s_vid_out_vid_rst                                                                                                                                                                                                                                                                                                                                               |               15 |             30 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/p_0_out                                                                                                                                                                                                                                                                                                                |                1 |             30 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/p_1_out                                                                                                                                                                                                                                                                                                                |                1 |             30 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_0/inst/softip_regs/E[0]                                                                                                                                                                                                                                                                                                                                                                                                                    | vcu_trd_i/vcu_0/inst/softip_regs/soft_ip_reg_capture_r[29]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                               |                6 |             30 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/progclk_sel_store[14]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                0 |             30 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/progdiv_cfg_store[15]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |             32 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/cpll_cal_state_reg[21]_0[2]                                                                    | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                6 |             32 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/TIMING_DETECTOR_INST/clk_sdi_htotal_cnt                                                                                                                                                                                                                                                                                                    | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/FIFO_ODD_INST/SR[0]                                                                                                                                                                                                                                                                        |                2 |             32 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                                                                                                                                                                                                              |                5 |             32 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/ce_ff                                                                                                                                                                                                                                                                                                                                                                                    | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/TIMING_DETECTOR_INST/clk_sdi_htotal_cnt[15]_i_1_n_0                                                                                                                                                                                                                                                                |                3 |             32 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             32 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.mode_det_sts_sys2axi/E[0]                                                                                                                                                                                                                                                                                                                                                 | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_rx.v_smpte_uhdsdi_rx_v1_0_0_s00_axi_inst/SR[0]                                                                                                                                                                                                                                                                                                         |                3 |             32 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_msk[15]_i_1_n_0                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                9 |             32 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i/p_0_in[47]                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                4 |             32 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                                                                                                                                            | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                                                                                                                                                                                                              |                0 |             32 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                  | vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                          |                4 |             32 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_rx.v_smpte_uhdsdi_rx_v1_0_0_s00_axi_inst/gen_axi4s_if.rx_edh_errcnt_en[15]_i_1_n_0                                                                                                                                                                                                                                                                                             | vcu_trd_i/proc_sys_reset_vcu_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                          |                7 |             32 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_rx.v_smpte_uhdsdi_rx_v1_0_0_s00_axi_inst/rx_crc_err_clr_axi                                                                                                                                                                                                                                                                                                                    | vcu_trd_i/proc_sys_reset_vcu_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                          |                4 |             32 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i/do_r                                                                                                | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                0 |             32 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i/DI_O[15]_i_1_n_0                                                                                    | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                4 |             32 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/clk_htotal_cnt__0                                                                                                                                                                                                                                                                                                  | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_sdi_rx_vid_bridge/inst/generate_12g_sdi_bridge.SDI_12G_RX_BRIDGE_INST/SUBIMAGE_FORMATTER_INST/clk_htotal_cnt[15]_i_1_n_0                                                                                                                                                                                                                                                                 |                3 |             32 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/SHIFT_REG0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                4 |             32 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_VALID                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG_REG_reg[15][0]                                                                                                                                                                                                                                                     |                3 |             32 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/MGT_RX_RESET                                                                                                                                                                                                                                                                                                           |                5 |             32 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/rxuserclk                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_out                                                                                                                                                                                                                                                                                                                                 |                4 |             34 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                                                                                                                                                             |                5 |             34 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |             34 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/RXDPCOMMON/E[0]                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/RXDPCOMMON/trscnt                                                                                                                                                                                                                                                                                                                                                |                3 |             34 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                0 |             36 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |             36 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/clkout0_reg_reg[31][0]                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |             36 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_0/inst/mem_combo_bram_10bps/xpm_memory_base_inst/enable_piped_2_reg_n_0                                                                                                                                                                                                                                                                                                                                                                    | vcu_trd_i/vcu_0/inst/mem_combo_bram_10bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[2]_pipe_88_i_1_n_0                                                                                                                                                                                                                                                                                                         |                2 |             36 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1_n_0                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |             36 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.module_ctrl_reg_axi[22]_i_1_n_0                                                                                                                                                                                                                                                                                          | vcu_trd_i/proc_sys_reset_vcu_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                        |               10 |             36 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/txoutclkmon | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0                                                       | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             36 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_0/inst/mem_combo_bram_10bps/xpm_memory_base_inst/enable_piped_2_reg_n_0                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                0 |             38 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                                                                                                                                                                                                                             |                4 |             40 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/rx_rst_int_sync2sys/data_sync[2]_2                                                                                                                                                                                                                                                                                                                                  |                3 |             40 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                                                                                             | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                                                                                                                                                                                                                            |                5 |             42 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/toggle_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                    | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                                                                                                                                                                                           |                6 |             44 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_line_f1[10]_i_1_n_0                                                                                                                                                                                                                                                                                             | vcu_trd_i/proc_sys_reset_vcu_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                        |                0 |             44 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_vid_sdi_tx_bridge/inst/generate_3g_sdi_bridge.SDI_3G_TX_BRIDGE_INST/converter/vid_ce                                                                                                                                                                                                                                                                                                                             | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/axi4s_vid_out_vid_rst                                                                                                                                                                                                                                                                                                                                               |               14 |             44 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8][0]                                                                                                                                                                                                                                                                                                      | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |               11 |             44 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/cal_on_tx_drpen_out                                                                            | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                2 |             46 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][0][0]                                                                                                                                                                                                                                                                                                      | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |               12 |             48 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][0][0]                                                                                                                                                                                                                                                                                                     | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |                5 |             48 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][0][0]                                                                                                                                                                                                                                                                                                      | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |                4 |             48 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][0][0]                                                                                                                                                                                                                                                                                                     | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |               12 |             48 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][0][0]                                                                                                                                                                                                                                                                                                     | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |                2 |             48 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                8 |             48 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |             48 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][0][0]                                                                                                                                                                                                                                                                                                     | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |                4 |             48 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][0][0]                                                                                                                                                                                                                                                                                                     | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |                6 |             48 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0][0]                                                                                                                                                                                                                                                                                                     | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |               10 |             48 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][0][0]                                                                                                                                                                                                                                                                                                     | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |               17 |             48 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i/daddr                                                                                               | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |             48 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][0][0]                                                                                                                                                                                                                                                                                                      | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |                2 |             48 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_rx.v_smpte_uhdsdi_rx_v1_0_0_s00_axi_inst/SR[0]                                                                                                                                                                                                                                                                                                         |                5 |             48 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][0][0]                                                                                                                                                                                                                                                                                                      | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |                0 |             48 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][0][0]                                                                                                                                                                                                                                                                                                      | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |                1 |             48 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0][0]                                                                                                                                                                                                                                                                                                      | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |                1 |             48 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][0][0]                                                                                                                                                                                                                                                                                                      | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |               13 |             48 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0][0]                                                                                                                                                                                                                                                                                                      | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |                2 |             48 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0][0]                                                                                                                                                                                                                                                                                                      | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |                0 |             48 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0][0]                                                                                                                                                                                                                                                                                                      | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |                7 |             48 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/syncstages_ff_reg[0]                                                                                                                                                                                                                            |               10 |             50 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                8 |             50 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                8 |             50 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_2_n_0                                                                           | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_1_n_0                                                   |                6 |             50 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0][0]                                                                                                                                                                                                                                                                                                      | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |               15 |             50 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][0][0]                                                                                                                                                                                                                                                                                                     | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |                3 |             52 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0][0]                                                                                                                                                                                                                                                                                                     | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |                4 |             52 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0][0]                                                                                                                                                                                                                                                                                                     | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |                4 |             52 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                                                                                                                                                        | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |                1 |             52 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0][0]                                                                                                                                                                                                                                                                                                     | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |                0 |             52 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0][0]                                                                                                                                                                                                                                                                                                     | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |                0 |             52 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][0][0]                                                                                                                                                                                                                                                                                                     | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |                7 |             52 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0][0]                                                                                                                                                                                                                                                                                                     | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |                0 |             52 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/clkfbout_reg_reg[31][0]                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                  |               10 |             52 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][0][0]                                                                                                                                                                                                                                                                                                     | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |                2 |             52 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0                                                                                                                                 | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr                                                                                                                    |                4 |             52 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0][0]                                                                                                                                                                                                                                                                                                     | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |                2 |             52 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/proc_sys_reset_vcu_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                          |               15 |             54 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                                                                                             |                4 |             56 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                                                                                                                                                                   | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_vid_in_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                                                        |                6 |             60 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/load_enable_reg_reg[30][0]                                                                                                                                                                                                                                                                                                                                                      | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                                                                                                                                                                                                              |                3 |             62 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[9][0][0]                                                                                                                                                                                                                                                                                                                                                     | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                                                                                                                                                                                                              |                0 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[6][0][0]                                                                                                                                                                                                                                                                                                                                                     | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                                                                                                                                                                                                              |                0 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[7][0][0]                                                                                                                                                                                                                                                                                                                                                     | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                                                                                                                                                                                                              |                1 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[8][0][0]                                                                                                                                                                                                                                                                                                                                                     | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                                                                                                                                                                                                              |                0 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[27][0][0]                                                                                                                                                                                                                                                                                                                                                    | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                                                                                                                                                                                                              |                0 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[5][0][0]                                                                                                                                                                                                                                                                                                                                                     | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                                                                                                                                                                                                              |                0 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[4][0][0]                                                                                                                                                                                                                                                                                                                                                     | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                                                                                                                                                                                                              |                1 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[3][0][0]                                                                                                                                                                                                                                                                                                                                                     | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                                                                                                                                                                                                              |                1 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[31][0][0]                                                                                                                                                                                                                                                                                                                                                    | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                                                                                                                                                                                                              |                0 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[30][0][0]                                                                                                                                                                                                                                                                                                                                                    | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                                                                                                                                                                                                              |                1 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[2][0][0]                                                                                                                                                                                                                                                                                                                                                     | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                                                                                                                                                                                                              |                2 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[29][0][0]                                                                                                                                                                                                                                                                                                                                                    | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                                                                                                                                                                                                              |                0 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[28][0][0]                                                                                                                                                                                                                                                                                                                                                    | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                                                                                                                                                                                                              |                1 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch7[31]_i_1_n_0                                                                                                                                                                                                                                                                                            | vcu_trd_i/proc_sys_reset_vcu_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                        |                7 |             64 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/video_lock_cnt0                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/rx_rst_int_sync2sys/clear                                                                                                                                                                                                                                                                                                                                           |                4 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_rx.v_smpte_uhdsdi_rx_v1_0_0_s00_axi_inst/gen_axi4s_if.axi_rdata[31]_i_1_n_0                                                                                                                                                                                                                                                                                                    | vcu_trd_i/proc_sys_reset_vcu_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                          |               27 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_rx.v_smpte_uhdsdi_rx_v1_0_0_s00_axi_inst/gen_axi4s_if.video_lock_window[31]_i_1_n_0                                                                                                                                                                                                                                                                                            | vcu_trd_i/proc_sys_reset_vcu_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                          |                3 |             64 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0                                                                                                                                                                                                                                                                             |               14 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.axi_rdata[31]_i_1_n_0                                                                                                                                                                                                                                                                                                    | vcu_trd_i/proc_sys_reset_vcu_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                        |               24 |             64 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/out_clk_enable                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch0[31]_i_1_n_0                                                                                                                                                                                                                                                                                            | vcu_trd_i/proc_sys_reset_vcu_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                        |                6 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch1[31]_i_1_n_0                                                                                                                                                                                                                                                                                            | vcu_trd_i/proc_sys_reset_vcu_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                        |                2 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch2[31]_i_1_n_0                                                                                                                                                                                                                                                                                            | vcu_trd_i/proc_sys_reset_vcu_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                        |                1 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch3[31]_i_1_n_0                                                                                                                                                                                                                                                                                            | vcu_trd_i/proc_sys_reset_vcu_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                        |                2 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch4[31]_i_1_n_0                                                                                                                                                                                                                                                                                            | vcu_trd_i/proc_sys_reset_vcu_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                        |                1 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch5[31]_i_1_n_0                                                                                                                                                                                                                                                                                            | vcu_trd_i/proc_sys_reset_vcu_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                        |                1 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_smpte_uhdsdi_tx/inst/GEN_AXI4LITE_TX.v_smpte_uhdsdi_tx_v1_0_0_s00_axi_inst/gen_axi4s_if.tx_st352_data_ch6[31]_i_1_n_0                                                                                                                                                                                                                                                                                            | vcu_trd_i/proc_sys_reset_vcu_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                        |                7 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[25][0][0]                                                                                                                                                                                                                                                                                                                                                    | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                                                                                                                                                                                                              |                2 |             64 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_0/inst/mem_combo_bram_10bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.ena_pipe_reg[3]__0                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[11][0][0]                                                                                                                                                                                                                                                                                                                                                    | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                                                                                                                                                                                                              |               12 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[12][0][0]                                                                                                                                                                                                                                                                                                                                                    | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                                                                                                                                                                                                              |               10 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[13][0][0]                                                                                                                                                                                                                                                                                                                                                    | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                                                                                                                                                                                                              |                7 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[10][0][0]                                                                                                                                                                                                                                                                                                                                                    | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                                                                                                                                                                                                              |               20 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[0][0][0]                                                                                                                                                                                                                                                                                                                                                     | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                                                                                                                                                                                                              |                4 |             64 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                                                                                                                                                                             | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                                                                                                                                                 |                4 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/gen_axi4lite_sync.video_lock_window_sync2sys/in_clk_enable                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                9 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[14][0][0]                                                                                                                                                                                                                                                                                                                                                    | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                                                                                                                                                                                                              |                8 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[26][0][0]                                                                                                                                                                                                                                                                                                                                                    | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                                                                                                                                                                                                              |                2 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[15][0][0]                                                                                                                                                                                                                                                                                                                                                    | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                                                                                                                                                                                                              |                6 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[17][0][0]                                                                                                                                                                                                                                                                                                                                                    | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                                                                                                                                                                                                              |               15 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[24][0][0]                                                                                                                                                                                                                                                                                                                                                    | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                                                                                                                                                                                                              |                3 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[23][0][0]                                                                                                                                                                                                                                                                                                                                                    | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                                                                                                                                                                                                              |                4 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[22][0][0]                                                                                                                                                                                                                                                                                                                                                    | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                                                                                                                                                                                                              |                3 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[18][0][0]                                                                                                                                                                                                                                                                                                                                                    | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                                                                                                                                                                                                              |               15 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[19][0][0]                                                                                                                                                                                                                                                                                                                                                    | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                                                                                                                                                                                                              |               13 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[1][0][0]                                                                                                                                                                                                                                                                                                                                                     | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                                                                                                                                                                                                              |                7 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][0][0]                                                                                                                                                                                                                                                                                                                                                    | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                                                                                                                                                                                                              |               19 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[20][0][0]                                                                                                                                                                                                                                                                                                                                                    | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                                                                                                                                                                                                              |                8 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[21][0][0]                                                                                                                                                                                                                                                                                                                                                    | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                                                                                                                                                                                                                                                                                              |                6 |             64 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                            |                8 |             66 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                0 |             66 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                                                                                                                                                                                  |                3 |             66 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                                                                                                             | vcu_trd_i/vcu_clk_wiz0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                                                                                             |               18 |             66 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/proc_sys_reset_vcu_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                        |               18 |             68 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                                                                                                                                                                                           |                6 |             68 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/axi_crossbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                  |               12 |             68 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             68 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                8 |             70 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_mcu_reg_slice/inst/w.w_pipe/skid_buffer_reg[36]_0                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                0 |             74 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_mcu_reg_slice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             74 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_mcu_reg_slice/inst/r.r_pipe/skid_buffer_reg[37]_0                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                0 |             76 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_mcu_reg_slice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             76 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/rxuserclk                                                                                                                                                                                                                                                                                                       | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/wr_enable                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             80 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                                                                                                                                                 | vcu_trd_i/vcu_axi_lite_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                                                                                                                                            |               21 |             86 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                  |               19 |             94 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/vcu_trd_gig_ethernet_pcs_pma_0_1_gt_i/inst/gen_gtwizard_gthe4_top.vcu_trd_gig_ethernet_pcs_pma_0_1_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |               14 |             94 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reset_modified                                                                                                                                                                                                                                                                                                                     |                9 |             94 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/rxuserclk                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                  |               11 |             96 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/rd_enable                                                                                                                                                                                                                                                                                                                                                  | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/reset_modified                                                                                                                                                                                                                                                                                                                     |               10 |             96 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/ce_int[1]                                                                                                                                                                                                                                                                                                                                                                                | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/rx_rst_int_sync2sys/trslncrc                                                                                                                                                                                                                                                                                                                                        |               14 |             96 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                8 |            102 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                0 |            102 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_0/inst/mem_combo_bram_10bps/ena                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                  |               21 |            110 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/rxuserclk                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/SR[0]                                                                                                                                                                                                                                                                                                                                     |                5 |            110 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                                |               13 |            126 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_enc1_reg_slice/inst/ar.ar_pipe/m_payload_i[68]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                  |               13 |            140 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_dec1_reg_slice/inst/ar.ar_pipe/m_payload_i[68]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                  |               15 |            140 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_dec1_reg_slice/inst/aw.aw_pipe/m_payload_i[68]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                  |               11 |            140 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_enc0_reg_slice/inst/ar.ar_pipe/m_payload_i[68]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                  |               17 |            140 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_dec0_reg_slice/inst/ar.ar_pipe/m_payload_i[68]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                  |               28 |            140 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_enc0_reg_slice/inst/aw.aw_pipe/m_payload_i[68]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                9 |            140 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_enc1_reg_slice/inst/aw.aw_pipe/m_payload_i[68]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |            140 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_dec0_reg_slice/inst/aw.aw_pipe/m_payload_i[68]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                  |               15 |            140 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                  |               14 |            142 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                  |               18 |            142 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                0 |            142 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_axi_lite_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |            142 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_mcu_reg_slice/inst/ar.ar_pipe/m_payload_i[67]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                  |               10 |            144 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_mcu_reg_slice/inst/aw.aw_pipe/m_payload_i[67]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |            144 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/vcu_trd_gig_ethernet_pcs_pma_0_1_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                                                                                                                 |               23 |            144 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/ce_int[0]                                                                                                                                                                                                                                                                                                                                                                                | vcu_trd_i/v_smpte_uhdsdi_rx_ss_0/inst/v_smpte_uhdsdi_rx/inst/RX/RXCRC1/crc_C/SR[0]                                                                                                                                                                                                                                                                                                                                               |               26 |            152 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |                2 |            202 |
|  vcu_trd_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                  |               23 |            224 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_0/inst/mem_combo_bram_10bps/xpm_memory_base_inst/enable_piped_1_reg_n_0                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                  |               29 |            256 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_enc1_reg_slice/inst/r.r_pipe/skid_buffer_reg[134]_0                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                0 |            270 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_enc1_reg_slice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                  |               14 |            270 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_enc0_reg_slice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                  |               21 |            270 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_dec0_reg_slice/inst/r.r_pipe/skid_buffer_reg[134]_0                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                0 |            270 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_enc0_reg_slice/inst/r.r_pipe/skid_buffer_reg[134]_0                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                0 |            270 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_dec0_reg_slice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                  |               24 |            270 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_dec1_reg_slice/inst/r.r_pipe/skid_buffer_reg[134]_0                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                0 |            270 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_dec1_reg_slice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                  |               15 |            270 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_dec1_reg_slice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                  |               17 |            290 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_enc0_reg_slice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                  |               21 |            290 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_dec1_reg_slice/inst/w.w_pipe/skid_buffer_reg[144]_0                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                0 |            290 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_enc1_reg_slice/inst/w.w_pipe/skid_buffer_reg[144]_0                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                0 |            290 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_enc1_reg_slice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                  |               10 |            290 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_dec0_reg_slice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                  |               23 |            290 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_dec0_reg_slice/inst/w.w_pipe/skid_buffer_reg[144]_0                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                0 |            290 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_enc0_reg_slice/inst/w.w_pipe/skid_buffer_reg[144]_0                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                  |                0 |            290 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                  |               56 |            352 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_axi4s_vid_out/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                                                                                                                                                              | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |               45 |            410 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int[16][28]_i_1_n_0                                                                                                                                                                                                                                                                                                                                    | vcu_trd_i/v_smpte_uhdsdi_tx_ss_0/inst/v_tc/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |               30 |            464 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_0/inst/mem_combo_uram_10bps/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.douta_pipe_reg[4][287]_i_7_n_0                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                  |              134 |           1752 |
|  vcu_trd_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                  |              230 |           1800 |
|  vcu_trd_i/clk_wiz/inst/clk_out1                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                  |              279 |           2562 |
|  vcu_trd_i/vcu_clk_wiz0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                          | vcu_trd_i/vcu_0/inst/softip_regs/vcu_reset_encClk_f3                                                                                                                                                                                                                                                                                                                                                                             |              275 |           3292 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


