// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "06/06/2017 23:26:45"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module vga_dev (
	clk,
	x,
	y,
	hsync,
	vsync);
input 	reg clk ;
output 	logic [7:0] x ;
output 	logic [7:0] y ;
output 	reg hsync ;
output 	reg vsync ;

// Design Ports Information
// x[0]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[1]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[2]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[3]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[4]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[5]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[6]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[7]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[0]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[1]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[2]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[3]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[4]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[5]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[6]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsync	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vsync	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("vga_dev_v.sdo");
// synopsys translate_on

wire \Add5~12_combout ;
wire \Add4~2_combout ;
wire \Add4~12_combout ;
wire \LessThan0~2_combout ;
wire \always0~1_combout ;
wire \Add5~33_combout ;
wire \LessThan1~1_combout ;
wire \v_counter~5_combout ;
wire \v_counter~8_combout ;
wire \v_counter~12_combout ;
wire \clk~input_o ;
wire \pl|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \Add5~1 ;
wire \Add5~2_combout ;
wire \Add5~37_combout ;
wire \Add5~3 ;
wire \Add5~4_combout ;
wire \Add5~38_combout ;
wire \Add5~5 ;
wire \Add5~6_combout ;
wire \Add5~35_combout ;
wire \Add5~7 ;
wire \Add5~9 ;
wire \Add5~10_combout ;
wire \Add5~32_combout ;
wire \Add5~11 ;
wire \Add5~13 ;
wire \Add5~14_combout ;
wire \Add5~47_combout ;
wire \Add5~15 ;
wire \Add5~16_combout ;
wire \Add5~46_combout ;
wire \Add5~17 ;
wire \Add5~18_combout ;
wire \Add5~45_combout ;
wire \Add5~19 ;
wire \Add5~20_combout ;
wire \Add5~39_combout ;
wire \Add5~21 ;
wire \Add5~22_combout ;
wire \Add5~40_combout ;
wire \Add5~23 ;
wire \Add5~24_combout ;
wire \Add5~41_combout ;
wire \LessThan0~0_combout ;
wire \Add5~25 ;
wire \Add5~26_combout ;
wire \Add5~42_combout ;
wire \Add5~27 ;
wire \Add5~29 ;
wire \Add5~30_combout ;
wire \Add5~44_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~3_combout ;
wire \Add5~43_combout ;
wire \Add5~28_combout ;
wire \always0~2_combout ;
wire \always0~0_combout ;
wire \Add5~8_combout ;
wire \Add5~34_combout ;
wire \Add5~0_combout ;
wire \Add5~36_combout ;
wire \always0~3_combout ;
wire \always0~4_combout ;
wire \always0~5_combout ;
wire \hsync~reg0_q ;
wire \Add4~7 ;
wire \Add4~9 ;
wire \Add4~10_combout ;
wire \v_counter~11_combout ;
wire \Add4~11 ;
wire \Add4~13 ;
wire \Add4~15 ;
wire \Add4~16_combout ;
wire \v_counter~7_combout ;
wire \Add4~17 ;
wire \Add4~18_combout ;
wire \v_counter~6_combout ;
wire \Add4~19 ;
wire \Add4~20_combout ;
wire \LessThan1~2_combout ;
wire \v_counter~13_combout ;
wire \Add4~1 ;
wire \Add4~3 ;
wire \Add4~5 ;
wire \Add4~6_combout ;
wire \Add4~4_combout ;
wire \Add4~0_combout ;
wire \LessThan1~0_combout ;
wire \Add4~8_combout ;
wire \v_counter~9_combout ;
wire \v_counter~10_combout ;
wire \always0~7_combout ;
wire \Add4~14_combout ;
wire \v_counter~14_combout ;
wire \always0~6_combout ;
wire \always0~8_combout ;
wire \vsync~reg0_q ;
wire [15:0] v_counter;
wire [15:0] h_counter;
wire [4:0] \pl|altpll_component|auto_generated|wire_pll1_clk ;

wire [4:0] \pl|altpll_component|auto_generated|pll1_CLK_bus ;

assign \pl|altpll_component|auto_generated|wire_pll1_clk [0] = \pl|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pl|altpll_component|auto_generated|wire_pll1_clk [1] = \pl|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pl|altpll_component|auto_generated|wire_pll1_clk [2] = \pl|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pl|altpll_component|auto_generated|wire_pll1_clk [3] = \pl|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pl|altpll_component|auto_generated|wire_pll1_clk [4] = \pl|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: LCCOMB_X47_Y32_N12
cycloneive_lcell_comb \Add5~12 (
// Equation(s):
// \Add5~12_combout  = (h_counter[6] & (\Add5~11  $ (GND))) # (!h_counter[6] & (!\Add5~11  & VCC))
// \Add5~13  = CARRY((h_counter[6] & !\Add5~11 ))

	.dataa(h_counter[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~11 ),
	.combout(\Add5~12_combout ),
	.cout(\Add5~13 ));
// synopsys translate_off
defparam \Add5~12 .lut_mask = 16'hA50A;
defparam \Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N6
cycloneive_lcell_comb \Add4~2 (
// Equation(s):
// \Add4~2_combout  = (v_counter[1] & (!\Add4~1 )) # (!v_counter[1] & ((\Add4~1 ) # (GND)))
// \Add4~3  = CARRY((!\Add4~1 ) # (!v_counter[1]))

	.dataa(gnd),
	.datab(v_counter[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~1 ),
	.combout(\Add4~2_combout ),
	.cout(\Add4~3 ));
// synopsys translate_off
defparam \Add4~2 .lut_mask = 16'h3C3F;
defparam \Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N16
cycloneive_lcell_comb \Add4~12 (
// Equation(s):
// \Add4~12_combout  = (v_counter[6] & (\Add4~11  $ (GND))) # (!v_counter[6] & (!\Add4~11  & VCC))
// \Add4~13  = CARRY((v_counter[6] & !\Add4~11 ))

	.dataa(v_counter[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~11 ),
	.combout(\Add4~12_combout ),
	.cout(\Add4~13 ));
// synopsys translate_off
defparam \Add4~12 .lut_mask = 16'hA50A;
defparam \Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y32_N31
dffeas \h_counter[6] (
	.clk(\pl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add5~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \h_counter[6] .is_wysiwyg = "true";
defparam \h_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N26
cycloneive_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = (h_counter[8] & ((h_counter[7]) # ((h_counter[6]) # (h_counter[5]))))

	.dataa(h_counter[8]),
	.datab(h_counter[7]),
	.datac(h_counter[6]),
	.datad(h_counter[5]),
	.cin(gnd),
	.combout(\LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = 16'hAAA8;
defparam \LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N21
dffeas \h_counter[4] (
	.clk(\pl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add5~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \h_counter[4] .is_wysiwyg = "true";
defparam \h_counter[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y32_N29
dffeas \h_counter[0] (
	.clk(\pl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add5~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \h_counter[0] .is_wysiwyg = "true";
defparam \h_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N20
cycloneive_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = (!\LessThan0~3_combout  & ((\Add5~20_combout ) # ((\Add5~24_combout ) # (\Add5~22_combout ))))

	.dataa(\LessThan0~3_combout ),
	.datab(\Add5~20_combout ),
	.datac(\Add5~24_combout ),
	.datad(\Add5~22_combout ),
	.cin(gnd),
	.combout(\always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \always0~1 .lut_mask = 16'h5554;
defparam \always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N30
cycloneive_lcell_comb \Add5~33 (
// Equation(s):
// \Add5~33_combout  = (!\LessThan0~3_combout  & \Add5~12_combout )

	.dataa(\LessThan0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add5~12_combout ),
	.cin(gnd),
	.combout(\Add5~33_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~33 .lut_mask = 16'h5500;
defparam \Add5~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N27
dffeas \v_counter[0] (
	.clk(\pl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \v_counter[0] .is_wysiwyg = "true";
defparam \v_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y33_N27
dffeas \v_counter[7] (
	.clk(\pl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_counter~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \v_counter[7] .is_wysiwyg = "true";
defparam \v_counter[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y33_N31
dffeas \v_counter[6] (
	.clk(\pl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \v_counter[6] .is_wysiwyg = "true";
defparam \v_counter[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y33_N17
dffeas \v_counter[4] (
	.clk(\pl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \v_counter[4] .is_wysiwyg = "true";
defparam \v_counter[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y33_N11
dffeas \v_counter[3] (
	.clk(\pl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_counter~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \v_counter[3] .is_wysiwyg = "true";
defparam \v_counter[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y33_N13
dffeas \v_counter[2] (
	.clk(\pl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_counter~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \v_counter[2] .is_wysiwyg = "true";
defparam \v_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N28
cycloneive_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = (\Add4~8_combout ) # ((\Add4~14_combout ) # ((\Add4~10_combout ) # (\Add4~12_combout )))

	.dataa(\Add4~8_combout ),
	.datab(\Add4~14_combout ),
	.datac(\Add4~10_combout ),
	.datad(\Add4~12_combout ),
	.cin(gnd),
	.combout(\LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~1 .lut_mask = 16'hFFFE;
defparam \LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N26
cycloneive_lcell_comb \v_counter~5 (
// Equation(s):
// \v_counter~5_combout  = (\Add4~0_combout  & (!\LessThan1~2_combout  & ((!\Add4~18_combout ) # (!\LessThan1~0_combout ))))

	.dataa(\Add4~0_combout ),
	.datab(\LessThan1~0_combout ),
	.datac(\LessThan1~2_combout ),
	.datad(\Add4~18_combout ),
	.cin(gnd),
	.combout(\v_counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \v_counter~5 .lut_mask = 16'h020A;
defparam \v_counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N30
cycloneive_lcell_comb \v_counter~8 (
// Equation(s):
// \v_counter~8_combout  = (!\LessThan1~2_combout  & (\Add4~12_combout  & ((!\Add4~18_combout ) # (!\LessThan1~0_combout ))))

	.dataa(\LessThan1~2_combout ),
	.datab(\Add4~12_combout ),
	.datac(\LessThan1~0_combout ),
	.datad(\Add4~18_combout ),
	.cin(gnd),
	.combout(\v_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \v_counter~8 .lut_mask = 16'h0444;
defparam \v_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N10
cycloneive_lcell_comb \v_counter~12 (
// Equation(s):
// \v_counter~12_combout  = (!\LessThan1~2_combout  & (\Add4~6_combout  & ((!\Add4~18_combout ) # (!\LessThan1~0_combout ))))

	.dataa(\LessThan1~2_combout ),
	.datab(\LessThan1~0_combout ),
	.datac(\Add4~6_combout ),
	.datad(\Add4~18_combout ),
	.cin(gnd),
	.combout(\v_counter~12_combout ),
	.cout());
// synopsys translate_off
defparam \v_counter~12 .lut_mask = 16'h1050;
defparam \v_counter~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N23
cycloneive_io_obuf \x[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(x[0]),
	.obar());
// synopsys translate_off
defparam \x[0]~output .bus_hold = "false";
defparam \x[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y10_N16
cycloneive_io_obuf \x[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(x[1]),
	.obar());
// synopsys translate_off
defparam \x[1]~output .bus_hold = "false";
defparam \x[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N23
cycloneive_io_obuf \x[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(x[2]),
	.obar());
// synopsys translate_off
defparam \x[2]~output .bus_hold = "false";
defparam \x[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y34_N2
cycloneive_io_obuf \x[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(x[3]),
	.obar());
// synopsys translate_off
defparam \x[3]~output .bus_hold = "false";
defparam \x[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N16
cycloneive_io_obuf \x[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(x[4]),
	.obar());
// synopsys translate_off
defparam \x[4]~output .bus_hold = "false";
defparam \x[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneive_io_obuf \x[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(x[5]),
	.obar());
// synopsys translate_off
defparam \x[5]~output .bus_hold = "false";
defparam \x[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y24_N23
cycloneive_io_obuf \x[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(x[6]),
	.obar());
// synopsys translate_off
defparam \x[6]~output .bus_hold = "false";
defparam \x[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \x[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(x[7]),
	.obar());
// synopsys translate_off
defparam \x[7]~output .bus_hold = "false";
defparam \x[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \y[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[0]),
	.obar());
// synopsys translate_off
defparam \y[0]~output .bus_hold = "false";
defparam \y[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y34_N16
cycloneive_io_obuf \y[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[1]),
	.obar());
// synopsys translate_off
defparam \y[1]~output .bus_hold = "false";
defparam \y[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N16
cycloneive_io_obuf \y[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[2]),
	.obar());
// synopsys translate_off
defparam \y[2]~output .bus_hold = "false";
defparam \y[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \y[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[3]),
	.obar());
// synopsys translate_off
defparam \y[3]~output .bus_hold = "false";
defparam \y[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \y[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[4]),
	.obar());
// synopsys translate_off
defparam \y[4]~output .bus_hold = "false";
defparam \y[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N9
cycloneive_io_obuf \y[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[5]),
	.obar());
// synopsys translate_off
defparam \y[5]~output .bus_hold = "false";
defparam \y[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N9
cycloneive_io_obuf \y[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[6]),
	.obar());
// synopsys translate_off
defparam \y[6]~output .bus_hold = "false";
defparam \y[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N2
cycloneive_io_obuf \y[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(y[7]),
	.obar());
// synopsys translate_off
defparam \y[7]~output .bus_hold = "false";
defparam \y[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N16
cycloneive_io_obuf \hsync~output (
	.i(\hsync~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hsync),
	.obar());
// synopsys translate_off
defparam \hsync~output .bus_hold = "false";
defparam \hsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N2
cycloneive_io_obuf \vsync~output (
	.i(\vsync~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vsync),
	.obar());
// synopsys translate_off
defparam \vsync~output .bus_hold = "false";
defparam \vsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \pl|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\pl|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pl|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pl|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pl|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pl|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pl|altpll_component|auto_generated|pll1 .c0_high = 11;
defparam \pl|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pl|altpll_component|auto_generated|pll1 .c0_low = 10;
defparam \pl|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \pl|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pl|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \pl|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \pl|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \pl|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \pl|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pl|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pl|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \pl|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \pl|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \pl|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \pl|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pl|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pl|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \pl|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \pl|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pl|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pl|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pl|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pl|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pl|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pl|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pl|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pl|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pl|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pl|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pl|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \pl|altpll_component|auto_generated|pll1 .clk0_divide_by = 147;
defparam \pl|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pl|altpll_component|auto_generated|pll1 .clk0_multiply_by = 74;
defparam \pl|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pl|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \pl|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \pl|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pl|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \pl|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pl|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \pl|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \pl|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pl|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \pl|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pl|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pl|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pl|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pl|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pl|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pl|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pl|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pl|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pl|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pl|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pl|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pl|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \pl|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pl|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pl|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 16;
defparam \pl|altpll_component|auto_generated|pll1 .m = 74;
defparam \pl|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pl|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pl|altpll_component|auto_generated|pll1 .n = 7;
defparam \pl|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pl|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pl|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pl|altpll_component|auto_generated|pll1 .pll_compensation_delay = 5561;
defparam \pl|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pl|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \pl|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pl|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \pl|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pl|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pl|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \pl|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \pl|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pl|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 236;
defparam \pl|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \pl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pl|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \pl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \pl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N0
cycloneive_lcell_comb \Add5~0 (
// Equation(s):
// \Add5~0_combout  = h_counter[0] $ (VCC)
// \Add5~1  = CARRY(h_counter[0])

	.dataa(h_counter[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add5~0_combout ),
	.cout(\Add5~1 ));
// synopsys translate_off
defparam \Add5~0 .lut_mask = 16'h55AA;
defparam \Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N2
cycloneive_lcell_comb \Add5~2 (
// Equation(s):
// \Add5~2_combout  = (h_counter[1] & (!\Add5~1 )) # (!h_counter[1] & ((\Add5~1 ) # (GND)))
// \Add5~3  = CARRY((!\Add5~1 ) # (!h_counter[1]))

	.dataa(gnd),
	.datab(h_counter[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~1 ),
	.combout(\Add5~2_combout ),
	.cout(\Add5~3 ));
// synopsys translate_off
defparam \Add5~2 .lut_mask = 16'h3C3F;
defparam \Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N10
cycloneive_lcell_comb \Add5~37 (
// Equation(s):
// \Add5~37_combout  = (!\LessThan0~3_combout  & \Add5~2_combout )

	.dataa(\LessThan0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add5~2_combout ),
	.cin(gnd),
	.combout(\Add5~37_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~37 .lut_mask = 16'h5500;
defparam \Add5~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N11
dffeas \h_counter[1] (
	.clk(\pl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add5~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \h_counter[1] .is_wysiwyg = "true";
defparam \h_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N4
cycloneive_lcell_comb \Add5~4 (
// Equation(s):
// \Add5~4_combout  = (h_counter[2] & (\Add5~3  $ (GND))) # (!h_counter[2] & (!\Add5~3  & VCC))
// \Add5~5  = CARRY((h_counter[2] & !\Add5~3 ))

	.dataa(gnd),
	.datab(h_counter[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~3 ),
	.combout(\Add5~4_combout ),
	.cout(\Add5~5 ));
// synopsys translate_off
defparam \Add5~4 .lut_mask = 16'hC30C;
defparam \Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N24
cycloneive_lcell_comb \Add5~38 (
// Equation(s):
// \Add5~38_combout  = (\Add5~4_combout  & !\LessThan0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add5~4_combout ),
	.datad(\LessThan0~3_combout ),
	.cin(gnd),
	.combout(\Add5~38_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~38 .lut_mask = 16'h00F0;
defparam \Add5~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N25
dffeas \h_counter[2] (
	.clk(\pl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add5~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \h_counter[2] .is_wysiwyg = "true";
defparam \h_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N6
cycloneive_lcell_comb \Add5~6 (
// Equation(s):
// \Add5~6_combout  = (h_counter[3] & (!\Add5~5 )) # (!h_counter[3] & ((\Add5~5 ) # (GND)))
// \Add5~7  = CARRY((!\Add5~5 ) # (!h_counter[3]))

	.dataa(gnd),
	.datab(h_counter[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~5 ),
	.combout(\Add5~6_combout ),
	.cout(\Add5~7 ));
// synopsys translate_off
defparam \Add5~6 .lut_mask = 16'h3C3F;
defparam \Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N22
cycloneive_lcell_comb \Add5~35 (
// Equation(s):
// \Add5~35_combout  = (\Add5~6_combout  & !\LessThan0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add5~6_combout ),
	.datad(\LessThan0~3_combout ),
	.cin(gnd),
	.combout(\Add5~35_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~35 .lut_mask = 16'h00F0;
defparam \Add5~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N23
dffeas \h_counter[3] (
	.clk(\pl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add5~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \h_counter[3] .is_wysiwyg = "true";
defparam \h_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N8
cycloneive_lcell_comb \Add5~8 (
// Equation(s):
// \Add5~8_combout  = (h_counter[4] & (\Add5~7  $ (GND))) # (!h_counter[4] & (!\Add5~7  & VCC))
// \Add5~9  = CARRY((h_counter[4] & !\Add5~7 ))

	.dataa(h_counter[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~7 ),
	.combout(\Add5~8_combout ),
	.cout(\Add5~9 ));
// synopsys translate_off
defparam \Add5~8 .lut_mask = 16'hA50A;
defparam \Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N10
cycloneive_lcell_comb \Add5~10 (
// Equation(s):
// \Add5~10_combout  = (h_counter[5] & (!\Add5~9 )) # (!h_counter[5] & ((\Add5~9 ) # (GND)))
// \Add5~11  = CARRY((!\Add5~9 ) # (!h_counter[5]))

	.dataa(gnd),
	.datab(h_counter[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~9 ),
	.combout(\Add5~10_combout ),
	.cout(\Add5~11 ));
// synopsys translate_off
defparam \Add5~10 .lut_mask = 16'h3C3F;
defparam \Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N12
cycloneive_lcell_comb \Add5~32 (
// Equation(s):
// \Add5~32_combout  = (!\LessThan0~3_combout  & \Add5~10_combout )

	.dataa(\LessThan0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add5~10_combout ),
	.cin(gnd),
	.combout(\Add5~32_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~32 .lut_mask = 16'h5500;
defparam \Add5~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N13
dffeas \h_counter[5] (
	.clk(\pl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add5~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \h_counter[5] .is_wysiwyg = "true";
defparam \h_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N14
cycloneive_lcell_comb \Add5~14 (
// Equation(s):
// \Add5~14_combout  = (h_counter[7] & (!\Add5~13 )) # (!h_counter[7] & ((\Add5~13 ) # (GND)))
// \Add5~15  = CARRY((!\Add5~13 ) # (!h_counter[7]))

	.dataa(gnd),
	.datab(h_counter[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~13 ),
	.combout(\Add5~14_combout ),
	.cout(\Add5~15 ));
// synopsys translate_off
defparam \Add5~14 .lut_mask = 16'h3C3F;
defparam \Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N8
cycloneive_lcell_comb \Add5~47 (
// Equation(s):
// \Add5~47_combout  = (!\LessThan0~3_combout  & \Add5~14_combout )

	.dataa(\LessThan0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add5~14_combout ),
	.cin(gnd),
	.combout(\Add5~47_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~47 .lut_mask = 16'h5500;
defparam \Add5~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N9
dffeas \h_counter[7] (
	.clk(\pl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add5~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \h_counter[7] .is_wysiwyg = "true";
defparam \h_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N16
cycloneive_lcell_comb \Add5~16 (
// Equation(s):
// \Add5~16_combout  = (h_counter[8] & (\Add5~15  $ (GND))) # (!h_counter[8] & (!\Add5~15  & VCC))
// \Add5~17  = CARRY((h_counter[8] & !\Add5~15 ))

	.dataa(gnd),
	.datab(h_counter[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~15 ),
	.combout(\Add5~16_combout ),
	.cout(\Add5~17 ));
// synopsys translate_off
defparam \Add5~16 .lut_mask = 16'hC30C;
defparam \Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N18
cycloneive_lcell_comb \Add5~46 (
// Equation(s):
// \Add5~46_combout  = (\Add5~16_combout  & !\LessThan0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add5~16_combout ),
	.datad(\LessThan0~3_combout ),
	.cin(gnd),
	.combout(\Add5~46_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~46 .lut_mask = 16'h00F0;
defparam \Add5~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N19
dffeas \h_counter[8] (
	.clk(\pl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add5~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_counter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \h_counter[8] .is_wysiwyg = "true";
defparam \h_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N18
cycloneive_lcell_comb \Add5~18 (
// Equation(s):
// \Add5~18_combout  = (h_counter[9] & (!\Add5~17 )) # (!h_counter[9] & ((\Add5~17 ) # (GND)))
// \Add5~19  = CARRY((!\Add5~17 ) # (!h_counter[9]))

	.dataa(gnd),
	.datab(h_counter[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~17 ),
	.combout(\Add5~18_combout ),
	.cout(\Add5~19 ));
// synopsys translate_off
defparam \Add5~18 .lut_mask = 16'h3C3F;
defparam \Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N0
cycloneive_lcell_comb \Add5~45 (
// Equation(s):
// \Add5~45_combout  = (!\LessThan0~3_combout  & \Add5~18_combout )

	.dataa(\LessThan0~3_combout ),
	.datab(gnd),
	.datac(\Add5~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add5~45_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~45 .lut_mask = 16'h5050;
defparam \Add5~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N1
dffeas \h_counter[9] (
	.clk(\pl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add5~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_counter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \h_counter[9] .is_wysiwyg = "true";
defparam \h_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N20
cycloneive_lcell_comb \Add5~20 (
// Equation(s):
// \Add5~20_combout  = (h_counter[10] & (\Add5~19  $ (GND))) # (!h_counter[10] & (!\Add5~19  & VCC))
// \Add5~21  = CARRY((h_counter[10] & !\Add5~19 ))

	.dataa(gnd),
	.datab(h_counter[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~19 ),
	.combout(\Add5~20_combout ),
	.cout(\Add5~21 ));
// synopsys translate_off
defparam \Add5~20 .lut_mask = 16'hC30C;
defparam \Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N16
cycloneive_lcell_comb \Add5~39 (
// Equation(s):
// \Add5~39_combout  = (!\LessThan0~3_combout  & \Add5~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\LessThan0~3_combout ),
	.datad(\Add5~20_combout ),
	.cin(gnd),
	.combout(\Add5~39_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~39 .lut_mask = 16'h0F00;
defparam \Add5~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N17
dffeas \h_counter[10] (
	.clk(\pl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add5~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_counter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \h_counter[10] .is_wysiwyg = "true";
defparam \h_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N22
cycloneive_lcell_comb \Add5~22 (
// Equation(s):
// \Add5~22_combout  = (h_counter[11] & (!\Add5~21 )) # (!h_counter[11] & ((\Add5~21 ) # (GND)))
// \Add5~23  = CARRY((!\Add5~21 ) # (!h_counter[11]))

	.dataa(gnd),
	.datab(h_counter[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~21 ),
	.combout(\Add5~22_combout ),
	.cout(\Add5~23 ));
// synopsys translate_off
defparam \Add5~22 .lut_mask = 16'h3C3F;
defparam \Add5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N2
cycloneive_lcell_comb \Add5~40 (
// Equation(s):
// \Add5~40_combout  = (!\LessThan0~3_combout  & \Add5~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\LessThan0~3_combout ),
	.datad(\Add5~22_combout ),
	.cin(gnd),
	.combout(\Add5~40_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~40 .lut_mask = 16'h0F00;
defparam \Add5~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N3
dffeas \h_counter[11] (
	.clk(\pl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add5~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_counter[11]),
	.prn(vcc));
// synopsys translate_off
defparam \h_counter[11] .is_wysiwyg = "true";
defparam \h_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N24
cycloneive_lcell_comb \Add5~24 (
// Equation(s):
// \Add5~24_combout  = (h_counter[12] & (\Add5~23  $ (GND))) # (!h_counter[12] & (!\Add5~23  & VCC))
// \Add5~25  = CARRY((h_counter[12] & !\Add5~23 ))

	.dataa(h_counter[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~23 ),
	.combout(\Add5~24_combout ),
	.cout(\Add5~25 ));
// synopsys translate_off
defparam \Add5~24 .lut_mask = 16'hA50A;
defparam \Add5~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N28
cycloneive_lcell_comb \Add5~41 (
// Equation(s):
// \Add5~41_combout  = (\Add5~24_combout  & !\LessThan0~3_combout )

	.dataa(gnd),
	.datab(\Add5~24_combout ),
	.datac(\LessThan0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add5~41_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~41 .lut_mask = 16'h0C0C;
defparam \Add5~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N29
dffeas \h_counter[12] (
	.clk(\pl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add5~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_counter[12]),
	.prn(vcc));
// synopsys translate_off
defparam \h_counter[12] .is_wysiwyg = "true";
defparam \h_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N24
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (h_counter[13]) # ((h_counter[10]) # ((h_counter[12]) # (h_counter[11])))

	.dataa(h_counter[13]),
	.datab(h_counter[10]),
	.datac(h_counter[12]),
	.datad(h_counter[11]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'hFFFE;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N26
cycloneive_lcell_comb \Add5~26 (
// Equation(s):
// \Add5~26_combout  = (h_counter[13] & (!\Add5~25 )) # (!h_counter[13] & ((\Add5~25 ) # (GND)))
// \Add5~27  = CARRY((!\Add5~25 ) # (!h_counter[13]))

	.dataa(gnd),
	.datab(h_counter[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~25 ),
	.combout(\Add5~26_combout ),
	.cout(\Add5~27 ));
// synopsys translate_off
defparam \Add5~26 .lut_mask = 16'h3C3F;
defparam \Add5~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N6
cycloneive_lcell_comb \Add5~42 (
// Equation(s):
// \Add5~42_combout  = (!\LessThan0~3_combout  & \Add5~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\LessThan0~3_combout ),
	.datad(\Add5~26_combout ),
	.cin(gnd),
	.combout(\Add5~42_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~42 .lut_mask = 16'h0F00;
defparam \Add5~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N7
dffeas \h_counter[13] (
	.clk(\pl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add5~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_counter[13]),
	.prn(vcc));
// synopsys translate_off
defparam \h_counter[13] .is_wysiwyg = "true";
defparam \h_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N28
cycloneive_lcell_comb \Add5~28 (
// Equation(s):
// \Add5~28_combout  = (h_counter[14] & (\Add5~27  $ (GND))) # (!h_counter[14] & (!\Add5~27  & VCC))
// \Add5~29  = CARRY((h_counter[14] & !\Add5~27 ))

	.dataa(gnd),
	.datab(h_counter[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~27 ),
	.combout(\Add5~28_combout ),
	.cout(\Add5~29 ));
// synopsys translate_off
defparam \Add5~28 .lut_mask = 16'hC30C;
defparam \Add5~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N30
cycloneive_lcell_comb \Add5~30 (
// Equation(s):
// \Add5~30_combout  = \Add5~29  $ (h_counter[15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(h_counter[15]),
	.cin(\Add5~29 ),
	.combout(\Add5~30_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~30 .lut_mask = 16'h0FF0;
defparam \Add5~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N4
cycloneive_lcell_comb \Add5~44 (
// Equation(s):
// \Add5~44_combout  = (!\LessThan0~3_combout  & \Add5~30_combout )

	.dataa(\LessThan0~3_combout ),
	.datab(gnd),
	.datac(\Add5~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add5~44_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~44 .lut_mask = 16'h5050;
defparam \Add5~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N5
dffeas \h_counter[15] (
	.clk(\pl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add5~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_counter[15]),
	.prn(vcc));
// synopsys translate_off
defparam \h_counter[15] .is_wysiwyg = "true";
defparam \h_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N22
cycloneive_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (h_counter[15]) # (h_counter[14])

	.dataa(gnd),
	.datab(gnd),
	.datac(h_counter[15]),
	.datad(h_counter[14]),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'hFFF0;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N26
cycloneive_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = (\LessThan0~0_combout ) # ((\LessThan0~1_combout ) # ((\LessThan0~2_combout  & h_counter[9])))

	.dataa(\LessThan0~2_combout ),
	.datab(\LessThan0~0_combout ),
	.datac(\LessThan0~1_combout ),
	.datad(h_counter[9]),
	.cin(gnd),
	.combout(\LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~3 .lut_mask = 16'hFEFC;
defparam \LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N10
cycloneive_lcell_comb \Add5~43 (
// Equation(s):
// \Add5~43_combout  = (\Add5~28_combout  & !\LessThan0~3_combout )

	.dataa(gnd),
	.datab(\Add5~28_combout ),
	.datac(\LessThan0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add5~43_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~43 .lut_mask = 16'h0C0C;
defparam \Add5~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N11
dffeas \h_counter[14] (
	.clk(\pl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add5~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_counter[14]),
	.prn(vcc));
// synopsys translate_off
defparam \h_counter[14] .is_wysiwyg = "true";
defparam \h_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N14
cycloneive_lcell_comb \always0~2 (
// Equation(s):
// \always0~2_combout  = (!\LessThan0~3_combout  & ((\Add5~28_combout ) # ((\Add5~30_combout ) # (\Add5~26_combout ))))

	.dataa(\LessThan0~3_combout ),
	.datab(\Add5~28_combout ),
	.datac(\Add5~30_combout ),
	.datad(\Add5~26_combout ),
	.cin(gnd),
	.combout(\always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \always0~2 .lut_mask = 16'h5554;
defparam \always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N14
cycloneive_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = (\LessThan0~3_combout ) # (((\Add5~16_combout ) # (!\Add5~14_combout )) # (!\Add5~18_combout ))

	.dataa(\LessThan0~3_combout ),
	.datab(\Add5~18_combout ),
	.datac(\Add5~16_combout ),
	.datad(\Add5~14_combout ),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'hFBFF;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N20
cycloneive_lcell_comb \Add5~34 (
// Equation(s):
// \Add5~34_combout  = (!\LessThan0~3_combout  & \Add5~8_combout )

	.dataa(\LessThan0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add5~8_combout ),
	.cin(gnd),
	.combout(\Add5~34_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~34 .lut_mask = 16'h5500;
defparam \Add5~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N28
cycloneive_lcell_comb \Add5~36 (
// Equation(s):
// \Add5~36_combout  = (\Add5~0_combout  & !\LessThan0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add5~0_combout ),
	.datad(\LessThan0~3_combout ),
	.cin(gnd),
	.combout(\Add5~36_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~36 .lut_mask = 16'h00F0;
defparam \Add5~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N16
cycloneive_lcell_comb \always0~3 (
// Equation(s):
// \always0~3_combout  = (\Add5~37_combout  & (\Add5~38_combout  & (\Add5~35_combout  & \Add5~36_combout )))

	.dataa(\Add5~37_combout ),
	.datab(\Add5~38_combout ),
	.datac(\Add5~35_combout ),
	.datad(\Add5~36_combout ),
	.cin(gnd),
	.combout(\always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \always0~3 .lut_mask = 16'h8000;
defparam \always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N2
cycloneive_lcell_comb \always0~4 (
// Equation(s):
// \always0~4_combout  = (\Add5~33_combout  & (((!\Add5~34_combout  & !\always0~3_combout )) # (!\Add5~32_combout ))) # (!\Add5~33_combout  & ((\Add5~34_combout ) # ((\Add5~32_combout ))))

	.dataa(\Add5~33_combout ),
	.datab(\Add5~34_combout ),
	.datac(\Add5~32_combout ),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \always0~4 .lut_mask = 16'h5E7E;
defparam \always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N0
cycloneive_lcell_comb \always0~5 (
// Equation(s):
// \always0~5_combout  = (!\always0~1_combout  & (!\always0~2_combout  & (!\always0~0_combout  & \always0~4_combout )))

	.dataa(\always0~1_combout ),
	.datab(\always0~2_combout ),
	.datac(\always0~0_combout ),
	.datad(\always0~4_combout ),
	.cin(gnd),
	.combout(\always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \always0~5 .lut_mask = 16'h0100;
defparam \always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N1
dffeas \hsync~reg0 (
	.clk(\pl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\always0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hsync~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hsync~reg0 .is_wysiwyg = "true";
defparam \hsync~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N10
cycloneive_lcell_comb \Add4~6 (
// Equation(s):
// \Add4~6_combout  = (v_counter[3] & (!\Add4~5 )) # (!v_counter[3] & ((\Add4~5 ) # (GND)))
// \Add4~7  = CARRY((!\Add4~5 ) # (!v_counter[3]))

	.dataa(v_counter[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~5 ),
	.combout(\Add4~6_combout ),
	.cout(\Add4~7 ));
// synopsys translate_off
defparam \Add4~6 .lut_mask = 16'h5A5F;
defparam \Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N12
cycloneive_lcell_comb \Add4~8 (
// Equation(s):
// \Add4~8_combout  = (v_counter[4] & (\Add4~7  $ (GND))) # (!v_counter[4] & (!\Add4~7  & VCC))
// \Add4~9  = CARRY((v_counter[4] & !\Add4~7 ))

	.dataa(v_counter[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~7 ),
	.combout(\Add4~8_combout ),
	.cout(\Add4~9 ));
// synopsys translate_off
defparam \Add4~8 .lut_mask = 16'hA50A;
defparam \Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N14
cycloneive_lcell_comb \Add4~10 (
// Equation(s):
// \Add4~10_combout  = (v_counter[5] & (!\Add4~9 )) # (!v_counter[5] & ((\Add4~9 ) # (GND)))
// \Add4~11  = CARRY((!\Add4~9 ) # (!v_counter[5]))

	.dataa(gnd),
	.datab(v_counter[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~9 ),
	.combout(\Add4~10_combout ),
	.cout(\Add4~11 ));
// synopsys translate_off
defparam \Add4~10 .lut_mask = 16'h3C3F;
defparam \Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N2
cycloneive_lcell_comb \v_counter~11 (
// Equation(s):
// \v_counter~11_combout  = (\Add4~10_combout  & (!\LessThan1~2_combout  & ((!\Add4~18_combout ) # (!\LessThan1~0_combout ))))

	.dataa(\LessThan1~0_combout ),
	.datab(\Add4~10_combout ),
	.datac(\Add4~18_combout ),
	.datad(\LessThan1~2_combout ),
	.cin(gnd),
	.combout(\v_counter~11_combout ),
	.cout());
// synopsys translate_off
defparam \v_counter~11 .lut_mask = 16'h004C;
defparam \v_counter~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N3
dffeas \v_counter[5] (
	.clk(\pl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_counter~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \v_counter[5] .is_wysiwyg = "true";
defparam \v_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N18
cycloneive_lcell_comb \Add4~14 (
// Equation(s):
// \Add4~14_combout  = (v_counter[7] & (!\Add4~13 )) # (!v_counter[7] & ((\Add4~13 ) # (GND)))
// \Add4~15  = CARRY((!\Add4~13 ) # (!v_counter[7]))

	.dataa(v_counter[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~13 ),
	.combout(\Add4~14_combout ),
	.cout(\Add4~15 ));
// synopsys translate_off
defparam \Add4~14 .lut_mask = 16'h5A5F;
defparam \Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N20
cycloneive_lcell_comb \Add4~16 (
// Equation(s):
// \Add4~16_combout  = (v_counter[8] & (\Add4~15  $ (GND))) # (!v_counter[8] & (!\Add4~15  & VCC))
// \Add4~17  = CARRY((v_counter[8] & !\Add4~15 ))

	.dataa(gnd),
	.datab(v_counter[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~15 ),
	.combout(\Add4~16_combout ),
	.cout(\Add4~17 ));
// synopsys translate_off
defparam \Add4~16 .lut_mask = 16'hC30C;
defparam \Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N0
cycloneive_lcell_comb \v_counter~7 (
// Equation(s):
// \v_counter~7_combout  = (\Add4~16_combout  & (!\LessThan1~2_combout  & ((!\Add4~18_combout ) # (!\LessThan1~0_combout ))))

	.dataa(\LessThan1~0_combout ),
	.datab(\Add4~16_combout ),
	.datac(\Add4~18_combout ),
	.datad(\LessThan1~2_combout ),
	.cin(gnd),
	.combout(\v_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \v_counter~7 .lut_mask = 16'h004C;
defparam \v_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N1
dffeas \v_counter[8] (
	.clk(\pl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_counter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \v_counter[8] .is_wysiwyg = "true";
defparam \v_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N22
cycloneive_lcell_comb \Add4~18 (
// Equation(s):
// \Add4~18_combout  = (v_counter[9] & (!\Add4~17 )) # (!v_counter[9] & ((\Add4~17 ) # (GND)))
// \Add4~19  = CARRY((!\Add4~17 ) # (!v_counter[9]))

	.dataa(gnd),
	.datab(v_counter[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~17 ),
	.combout(\Add4~18_combout ),
	.cout(\Add4~19 ));
// synopsys translate_off
defparam \Add4~18 .lut_mask = 16'h3C3F;
defparam \Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N28
cycloneive_lcell_comb \v_counter~6 (
// Equation(s):
// \v_counter~6_combout  = (!\LessThan1~2_combout  & (!\LessThan1~0_combout  & \Add4~18_combout ))

	.dataa(\LessThan1~2_combout ),
	.datab(gnd),
	.datac(\LessThan1~0_combout ),
	.datad(\Add4~18_combout ),
	.cin(gnd),
	.combout(\v_counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \v_counter~6 .lut_mask = 16'h0500;
defparam \v_counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N29
dffeas \v_counter[9] (
	.clk(\pl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_counter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \v_counter[9] .is_wysiwyg = "true";
defparam \v_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N24
cycloneive_lcell_comb \Add4~20 (
// Equation(s):
// \Add4~20_combout  = !\Add4~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add4~19 ),
	.combout(\Add4~20_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~20 .lut_mask = 16'h0F0F;
defparam \Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N30
cycloneive_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = (\Add4~20_combout ) # ((\Add4~18_combout  & ((\LessThan1~1_combout ) # (\Add4~16_combout ))))

	.dataa(\LessThan1~1_combout ),
	.datab(\Add4~20_combout ),
	.datac(\Add4~18_combout ),
	.datad(\Add4~16_combout ),
	.cin(gnd),
	.combout(\LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~2 .lut_mask = 16'hFCEC;
defparam \LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N22
cycloneive_lcell_comb \v_counter~13 (
// Equation(s):
// \v_counter~13_combout  = (\Add4~2_combout  & (!\LessThan1~2_combout  & ((!\Add4~18_combout ) # (!\LessThan1~0_combout ))))

	.dataa(\Add4~2_combout ),
	.datab(\LessThan1~0_combout ),
	.datac(\LessThan1~2_combout ),
	.datad(\Add4~18_combout ),
	.cin(gnd),
	.combout(\v_counter~13_combout ),
	.cout());
// synopsys translate_off
defparam \v_counter~13 .lut_mask = 16'h020A;
defparam \v_counter~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N23
dffeas \v_counter[1] (
	.clk(\pl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\v_counter~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \v_counter[1] .is_wysiwyg = "true";
defparam \v_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N4
cycloneive_lcell_comb \Add4~0 (
// Equation(s):
// \Add4~0_combout  = (v_counter[0] & (\LessThan0~3_combout  $ (VCC))) # (!v_counter[0] & (\LessThan0~3_combout  & VCC))
// \Add4~1  = CARRY((v_counter[0] & \LessThan0~3_combout ))

	.dataa(v_counter[0]),
	.datab(\LessThan0~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add4~0_combout ),
	.cout(\Add4~1 ));
// synopsys translate_off
defparam \Add4~0 .lut_mask = 16'h6688;
defparam \Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N8
cycloneive_lcell_comb \Add4~4 (
// Equation(s):
// \Add4~4_combout  = (v_counter[2] & (\Add4~3  $ (GND))) # (!v_counter[2] & (!\Add4~3  & VCC))
// \Add4~5  = CARRY((v_counter[2] & !\Add4~3 ))

	.dataa(v_counter[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~3 ),
	.combout(\Add4~4_combout ),
	.cout(\Add4~5 ));
// synopsys translate_off
defparam \Add4~4 .lut_mask = 16'hA50A;
defparam \Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N8
cycloneive_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = (\Add4~6_combout  & (\Add4~4_combout  & ((\Add4~2_combout ) # (\Add4~0_combout ))))

	.dataa(\Add4~2_combout ),
	.datab(\Add4~6_combout ),
	.datac(\Add4~4_combout ),
	.datad(\Add4~0_combout ),
	.cin(gnd),
	.combout(\LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~0 .lut_mask = 16'hC080;
defparam \LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N16
cycloneive_lcell_comb \v_counter~9 (
// Equation(s):
// \v_counter~9_combout  = (!\LessThan1~2_combout  & (\Add4~8_combout  & ((!\Add4~18_combout ) # (!\LessThan1~0_combout ))))

	.dataa(\LessThan1~2_combout ),
	.datab(\LessThan1~0_combout ),
	.datac(\Add4~8_combout ),
	.datad(\Add4~18_combout ),
	.cin(gnd),
	.combout(\v_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \v_counter~9 .lut_mask = 16'h1050;
defparam \v_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N12
cycloneive_lcell_comb \v_counter~10 (
// Equation(s):
// \v_counter~10_combout  = (!\LessThan1~2_combout  & (\Add4~4_combout  & ((!\Add4~18_combout ) # (!\LessThan1~0_combout ))))

	.dataa(\LessThan1~2_combout ),
	.datab(\LessThan1~0_combout ),
	.datac(\Add4~4_combout ),
	.datad(\Add4~18_combout ),
	.cin(gnd),
	.combout(\v_counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \v_counter~10 .lut_mask = 16'h1050;
defparam \v_counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N20
cycloneive_lcell_comb \always0~7 (
// Equation(s):
// \always0~7_combout  = ((\v_counter~9_combout ) # ((\v_counter~10_combout ) # (!\v_counter~11_combout ))) # (!\v_counter~12_combout )

	.dataa(\v_counter~12_combout ),
	.datab(\v_counter~9_combout ),
	.datac(\v_counter~11_combout ),
	.datad(\v_counter~10_combout ),
	.cin(gnd),
	.combout(\always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \always0~7 .lut_mask = 16'hFFDF;
defparam \always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N26
cycloneive_lcell_comb \v_counter~14 (
// Equation(s):
// \v_counter~14_combout  = (\Add4~14_combout  & (!\Add4~18_combout  & !\Add4~20_combout ))

	.dataa(gnd),
	.datab(\Add4~14_combout ),
	.datac(\Add4~18_combout ),
	.datad(\Add4~20_combout ),
	.cin(gnd),
	.combout(\v_counter~14_combout ),
	.cout());
// synopsys translate_off
defparam \v_counter~14 .lut_mask = 16'h000C;
defparam \v_counter~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N18
cycloneive_lcell_comb \always0~6 (
// Equation(s):
// \always0~6_combout  = ((\v_counter~6_combout ) # ((!\v_counter~14_combout ) # (!\v_counter~7_combout ))) # (!\v_counter~8_combout )

	.dataa(\v_counter~8_combout ),
	.datab(\v_counter~6_combout ),
	.datac(\v_counter~7_combout ),
	.datad(\v_counter~14_combout ),
	.cin(gnd),
	.combout(\always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \always0~6 .lut_mask = 16'hDFFF;
defparam \always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N24
cycloneive_lcell_comb \always0~8 (
// Equation(s):
// \always0~8_combout  = (!\v_counter~5_combout  & (!\always0~7_combout  & (\v_counter~13_combout  & !\always0~6_combout )))

	.dataa(\v_counter~5_combout ),
	.datab(\always0~7_combout ),
	.datac(\v_counter~13_combout ),
	.datad(\always0~6_combout ),
	.cin(gnd),
	.combout(\always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \always0~8 .lut_mask = 16'h0010;
defparam \always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N25
dffeas \vsync~reg0 (
	.clk(\pl|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\always0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vsync~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vsync~reg0 .is_wysiwyg = "true";
defparam \vsync~reg0 .power_up = "low";
// synopsys translate_on

endmodule
