# CMAKE generated file: DO NOT EDIT!
# Generated by "Unix Makefiles" Generator, CMake Version 3.22

# compile CXX with /usr/bin/c++
CXX_DEFINES = -DNO_GRAPHICS -DVTR_ASSERT_LEVEL=2 -DVTR_ENABLE_CAPNPROTO

CXX_INCLUDES = -I/home/nouran/OpenFPGA/vtr-verilog-to-routing/libs/EXTERNAL/libcatch2/src/catch2/.. -I/home/nouran/OpenFPGA/vtr-verilog-to-routing/vpr/src/analysis -I/home/nouran/OpenFPGA/vtr-verilog-to-routing/vpr/src/base -I/home/nouran/OpenFPGA/vtr-verilog-to-routing/vpr/src/base/gen -I/home/nouran/OpenFPGA/vtr-verilog-to-routing/vpr/src/draw -I/home/nouran/OpenFPGA/vtr-verilog-to-routing/vpr/src/noc -I/home/nouran/OpenFPGA/vtr-verilog-to-routing/vpr/src/pack -I/home/nouran/OpenFPGA/vtr-verilog-to-routing/vpr/src/place -I/home/nouran/OpenFPGA/vtr-verilog-to-routing/vpr/src/power -I/home/nouran/OpenFPGA/vtr-verilog-to-routing/vpr/src/route -I/home/nouran/OpenFPGA/vtr-verilog-to-routing/vpr/src/tileable_rr_graph -I/home/nouran/OpenFPGA/vtr-verilog-to-routing/vpr/src/timing -I/home/nouran/OpenFPGA/vtr-verilog-to-routing/vpr/src/util -I/home/nouran/OpenFPGA/vtr-verilog-to-routing/libs/libvtrutil/src -I/home/nouran/OpenFPGA/vtr-verilog-to-routing/libs/liblog/src -I/home/nouran/OpenFPGA/vtr-verilog-to-routing/libs/libarchfpga/src -I/home/nouran/OpenFPGA/vtr-verilog-to-routing/libs/EXTERNAL/libpugixml/src -I/home/nouran/OpenFPGA/vtr-verilog-to-routing/libs/libpugiutil/src -I/home/nouran/OpenFPGA/vtr-verilog-to-routing/libs/libvtrcapnproto -I/home/nouran/OpenFPGA/build/vtr-verilog-to-routing/libs/libvtrcapnproto -I/home/nouran/OpenFPGA/build/vtr-verilog-to-routing/libs/libvtrcapnproto/gen -I/home/nouran/OpenFPGA/vtr-verilog-to-routing/libs/EXTERNAL/capnproto/c++/src/capnp/.. -I/home/nouran/OpenFPGA/vtr-verilog-to-routing/libs/EXTERNAL/capnproto/c++/src/kj/.. -I/home/nouran/OpenFPGA/vtr-verilog-to-routing/libs/EXTERNAL/libsdcparse/src -I/home/nouran/OpenFPGA/build/vtr-verilog-to-routing/libs/EXTERNAL/libsdcparse -I/home/nouran/OpenFPGA/vtr-verilog-to-routing/libs/EXTERNAL/libblifparse/src -I/home/nouran/OpenFPGA/build/vtr-verilog-to-routing/libs/EXTERNAL/libblifparse -I/home/nouran/OpenFPGA/vtr-verilog-to-routing/libs/EXTERNAL/libtatum/libtatum -I/home/nouran/OpenFPGA/vtr-verilog-to-routing/libs/EXTERNAL/libargparse/src -I/home/nouran/OpenFPGA/vtr-verilog-to-routing/libs/librrgraph/src/base -I/home/nouran/OpenFPGA/vtr-verilog-to-routing/libs/librrgraph/src/io/gen -I/home/nouran/OpenFPGA/vtr-verilog-to-routing/libs/librrgraph/src/io -I/home/nouran/OpenFPGA/vtr-verilog-to-routing/libs/librrgraph/src/utils -isystem /home/nouran/OpenFPGA/vtr-verilog-to-routing/libs/EXTERNAL/libcatch2/src -isystem /home/nouran/OpenFPGA/vtr-verilog-to-routing/libs/EXTERNAL/capnproto/c++/src

CXX_FLAGS = -O3 -DNDEBUG -flto -fno-fat-lto-objects -fpic -Wall -Wextra -Wpedantic -Wcast-qual -Wcast-align -Wshadow -Wformat=2 -Wno-format-nonliteral -Wlogical-op -Wmissing-declarations -Wmissing-include-dirs -Wredundant-decls -Wswitch-default -Wundef -Wunused -Wunused-variable -Wunused-parameter -Wdisabled-optimization -Wnoexcept -Woverloaded-virtual -Wctor-dtor-privacy -Wnon-virtual-dtor -Wduplicated-cond -Wduplicated-branches -Wnull-dereference -Wuninitialized -Winit-self -Wcatch-value=3 -Wextra-semi -Wimplicit-fallthrough=3 -lz -std=c++14

