ARM GAS  /tmp/ccZTc4A8.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB288:
  28              		.file 1 "Core/Src/stm32l4xx_hal_msp.c"
   1:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l4xx_hal_msp.c **** /**
   3:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l4xx_hal_msp.c ****   * @file         stm32l4xx_hal_msp.c
   5:Core/Src/stm32l4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l4xx_hal_msp.c ****   *
  10:Core/Src/stm32l4xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32l4xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32l4xx_hal_msp.c ****   *
  13:Core/Src/stm32l4xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32l4xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32l4xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32l4xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32l4xx_hal_msp.c ****   *
  18:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32l4xx_hal_msp.c ****   */
  20:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32l4xx_hal_msp.c **** 
  22:Core/Src/stm32l4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32l4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32l4xx_hal_msp.c **** 
  26:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32l4xx_hal_msp.c **** 
  28:Core/Src/stm32l4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  /tmp/ccZTc4A8.s 			page 2


  31:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32l4xx_hal_msp.c **** 
  33:Core/Src/stm32l4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32l4xx_hal_msp.c **** 
  36:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32l4xx_hal_msp.c **** 
  38:Core/Src/stm32l4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32l4xx_hal_msp.c **** 
  41:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32l4xx_hal_msp.c **** 
  43:Core/Src/stm32l4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32l4xx_hal_msp.c **** 
  46:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32l4xx_hal_msp.c **** 
  48:Core/Src/stm32l4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32l4xx_hal_msp.c **** 
  51:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32l4xx_hal_msp.c **** 
  53:Core/Src/stm32l4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32l4xx_hal_msp.c **** 
  56:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32l4xx_hal_msp.c **** 
  58:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32l4xx_hal_msp.c **** 
  60:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32l4xx_hal_msp.c **** /**
  62:Core/Src/stm32l4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32l4xx_hal_msp.c ****   */
  64:Core/Src/stm32l4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32l4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32l4xx_hal_msp.c **** 
  68:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32l4xx_hal_msp.c **** 
  70:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 70 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 70 3 view .LVU2
  40              		.loc 1 70 3 view .LVU3
  41 0002 0A4B     		ldr	r3, .L3
  42 0004 1A6E     		ldr	r2, [r3, #96]
  43 0006 42F00102 		orr	r2, r2, #1
  44 000a 1A66     		str	r2, [r3, #96]
  45              		.loc 1 70 3 view .LVU4
ARM GAS  /tmp/ccZTc4A8.s 			page 3


  46 000c 1A6E     		ldr	r2, [r3, #96]
  47 000e 02F00102 		and	r2, r2, #1
  48 0012 0092     		str	r2, [sp]
  49              		.loc 1 70 3 view .LVU5
  50 0014 009A     		ldr	r2, [sp]
  51              	.LBE2:
  52              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  53              		.loc 1 71 3 view .LVU7
  54              	.LBB3:
  55              		.loc 1 71 3 view .LVU8
  56              		.loc 1 71 3 view .LVU9
  57 0016 9A6D     		ldr	r2, [r3, #88]
  58 0018 42F08052 		orr	r2, r2, #268435456
  59 001c 9A65     		str	r2, [r3, #88]
  60              		.loc 1 71 3 view .LVU10
  61 001e 9B6D     		ldr	r3, [r3, #88]
  62 0020 03F08053 		and	r3, r3, #268435456
  63 0024 0193     		str	r3, [sp, #4]
  64              		.loc 1 71 3 view .LVU11
  65 0026 019B     		ldr	r3, [sp, #4]
  66              	.LBE3:
  67              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32l4xx_hal_msp.c **** 
  73:Core/Src/stm32l4xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32l4xx_hal_msp.c **** 
  75:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32l4xx_hal_msp.c **** 
  77:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32l4xx_hal_msp.c **** }
  68              		.loc 1 78 1 is_stmt 0 view .LVU13
  69 0028 02B0     		add	sp, sp, #8
  70              	.LCFI1:
  71              		.cfi_def_cfa_offset 0
  72              		@ sp needed
  73 002a 7047     		bx	lr
  74              	.L4:
  75              		.align	2
  76              	.L3:
  77 002c 00100240 		.word	1073876992
  78              		.cfi_endproc
  79              	.LFE288:
  81              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  82              		.align	1
  83              		.global	HAL_ADC_MspInit
  84              		.syntax unified
  85              		.thumb
  86              		.thumb_func
  87              		.fpu fpv4-sp-d16
  89              	HAL_ADC_MspInit:
  90              	.LVL0:
  91              	.LFB289:
  79:Core/Src/stm32l4xx_hal_msp.c **** 
  80:Core/Src/stm32l4xx_hal_msp.c **** /**
  81:Core/Src/stm32l4xx_hal_msp.c **** * @brief ADC MSP Initialization
  82:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32l4xx_hal_msp.c **** * @param hadc: ADC handle pointer
ARM GAS  /tmp/ccZTc4A8.s 			page 4


  84:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
  85:Core/Src/stm32l4xx_hal_msp.c **** */
  86:Core/Src/stm32l4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  87:Core/Src/stm32l4xx_hal_msp.c **** {
  92              		.loc 1 87 1 is_stmt 1 view -0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 8
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96              		@ link register save eliminated.
  88:Core/Src/stm32l4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
  97              		.loc 1 88 3 view .LVU15
  98              		.loc 1 88 10 is_stmt 0 view .LVU16
  99 0000 0268     		ldr	r2, [r0]
 100              		.loc 1 88 5 view .LVU17
 101 0002 0A4B     		ldr	r3, .L12
 102 0004 9A42     		cmp	r2, r3
 103 0006 00D0     		beq	.L11
 104 0008 7047     		bx	lr
 105              	.L11:
  87:Core/Src/stm32l4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 106              		.loc 1 87 1 view .LVU18
 107 000a 82B0     		sub	sp, sp, #8
 108              	.LCFI2:
 109              		.cfi_def_cfa_offset 8
  89:Core/Src/stm32l4xx_hal_msp.c ****   {
  90:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  91:Core/Src/stm32l4xx_hal_msp.c **** 
  92:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  93:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
  94:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_ENABLE();
 110              		.loc 1 94 5 is_stmt 1 view .LVU19
 111              	.LBB4:
 112              		.loc 1 94 5 view .LVU20
 113              		.loc 1 94 5 view .LVU21
 114 000c 03F17043 		add	r3, r3, #-268435456
 115 0010 A3F5F833 		sub	r3, r3, #126976
 116 0014 DA6C     		ldr	r2, [r3, #76]
 117 0016 42F40052 		orr	r2, r2, #8192
 118 001a DA64     		str	r2, [r3, #76]
 119              		.loc 1 94 5 view .LVU22
 120 001c DB6C     		ldr	r3, [r3, #76]
 121 001e 03F40053 		and	r3, r3, #8192
 122 0022 0193     		str	r3, [sp, #4]
 123              		.loc 1 94 5 view .LVU23
 124 0024 019B     		ldr	r3, [sp, #4]
 125              	.LBE4:
 126              		.loc 1 94 5 view .LVU24
  95:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
  96:Core/Src/stm32l4xx_hal_msp.c **** 
  97:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
  98:Core/Src/stm32l4xx_hal_msp.c ****   }
  99:Core/Src/stm32l4xx_hal_msp.c **** 
 100:Core/Src/stm32l4xx_hal_msp.c **** }
 127              		.loc 1 100 1 is_stmt 0 view .LVU25
 128 0026 02B0     		add	sp, sp, #8
 129              	.LCFI3:
 130              		.cfi_def_cfa_offset 0
ARM GAS  /tmp/ccZTc4A8.s 			page 5


 131              		@ sp needed
 132 0028 7047     		bx	lr
 133              	.L13:
 134 002a 00BF     		.align	2
 135              	.L12:
 136 002c 00000450 		.word	1342439424
 137              		.cfi_endproc
 138              	.LFE289:
 140              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 141              		.align	1
 142              		.global	HAL_ADC_MspDeInit
 143              		.syntax unified
 144              		.thumb
 145              		.thumb_func
 146              		.fpu fpv4-sp-d16
 148              	HAL_ADC_MspDeInit:
 149              	.LVL1:
 150              	.LFB290:
 101:Core/Src/stm32l4xx_hal_msp.c **** 
 102:Core/Src/stm32l4xx_hal_msp.c **** /**
 103:Core/Src/stm32l4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 104:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 105:Core/Src/stm32l4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 106:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 107:Core/Src/stm32l4xx_hal_msp.c **** */
 108:Core/Src/stm32l4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 109:Core/Src/stm32l4xx_hal_msp.c **** {
 151              		.loc 1 109 1 is_stmt 1 view -0
 152              		.cfi_startproc
 153              		@ args = 0, pretend = 0, frame = 0
 154              		@ frame_needed = 0, uses_anonymous_args = 0
 155              		@ link register save eliminated.
 110:Core/Src/stm32l4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 156              		.loc 1 110 3 view .LVU27
 157              		.loc 1 110 10 is_stmt 0 view .LVU28
 158 0000 0268     		ldr	r2, [r0]
 159              		.loc 1 110 5 view .LVU29
 160 0002 054B     		ldr	r3, .L17
 161 0004 9A42     		cmp	r2, r3
 162 0006 00D0     		beq	.L16
 163              	.L14:
 111:Core/Src/stm32l4xx_hal_msp.c ****   {
 112:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 113:Core/Src/stm32l4xx_hal_msp.c **** 
 114:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 115:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 116:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_DISABLE();
 117:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 118:Core/Src/stm32l4xx_hal_msp.c **** 
 119:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 120:Core/Src/stm32l4xx_hal_msp.c ****   }
 121:Core/Src/stm32l4xx_hal_msp.c **** 
 122:Core/Src/stm32l4xx_hal_msp.c **** }
 164              		.loc 1 122 1 view .LVU30
 165 0008 7047     		bx	lr
 166              	.L16:
 116:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
ARM GAS  /tmp/ccZTc4A8.s 			page 6


 167              		.loc 1 116 5 is_stmt 1 view .LVU31
 168 000a 044A     		ldr	r2, .L17+4
 169 000c D36C     		ldr	r3, [r2, #76]
 170 000e 23F40053 		bic	r3, r3, #8192
 171 0012 D364     		str	r3, [r2, #76]
 172              		.loc 1 122 1 is_stmt 0 view .LVU32
 173 0014 F8E7     		b	.L14
 174              	.L18:
 175 0016 00BF     		.align	2
 176              	.L17:
 177 0018 00000450 		.word	1342439424
 178 001c 00100240 		.word	1073876992
 179              		.cfi_endproc
 180              	.LFE290:
 182              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
 183              		.align	1
 184              		.global	HAL_RTC_MspInit
 185              		.syntax unified
 186              		.thumb
 187              		.thumb_func
 188              		.fpu fpv4-sp-d16
 190              	HAL_RTC_MspInit:
 191              	.LVL2:
 192              	.LFB291:
 123:Core/Src/stm32l4xx_hal_msp.c **** 
 124:Core/Src/stm32l4xx_hal_msp.c **** /**
 125:Core/Src/stm32l4xx_hal_msp.c **** * @brief RTC MSP Initialization
 126:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 127:Core/Src/stm32l4xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 128:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 129:Core/Src/stm32l4xx_hal_msp.c **** */
 130:Core/Src/stm32l4xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
 131:Core/Src/stm32l4xx_hal_msp.c **** {
 193              		.loc 1 131 1 is_stmt 1 view -0
 194              		.cfi_startproc
 195              		@ args = 0, pretend = 0, frame = 0
 196              		@ frame_needed = 0, uses_anonymous_args = 0
 197              		.loc 1 131 1 is_stmt 0 view .LVU34
 198 0000 08B5     		push	{r3, lr}
 199              	.LCFI4:
 200              		.cfi_def_cfa_offset 8
 201              		.cfi_offset 3, -8
 202              		.cfi_offset 14, -4
 132:Core/Src/stm32l4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 203              		.loc 1 132 3 is_stmt 1 view .LVU35
 204              		.loc 1 132 10 is_stmt 0 view .LVU36
 205 0002 0268     		ldr	r2, [r0]
 206              		.loc 1 132 5 view .LVU37
 207 0004 094B     		ldr	r3, .L23
 208 0006 9A42     		cmp	r2, r3
 209 0008 00D0     		beq	.L22
 210              	.LVL3:
 211              	.L19:
 133:Core/Src/stm32l4xx_hal_msp.c ****   {
 134:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 0 */
 135:Core/Src/stm32l4xx_hal_msp.c **** 
 136:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 0 */
ARM GAS  /tmp/ccZTc4A8.s 			page 7


 137:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 138:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
 139:Core/Src/stm32l4xx_hal_msp.c ****     /* RTC interrupt Init */
 140:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 141:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 142:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 143:Core/Src/stm32l4xx_hal_msp.c **** 
 144:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 1 */
 145:Core/Src/stm32l4xx_hal_msp.c ****   }
 146:Core/Src/stm32l4xx_hal_msp.c **** 
 147:Core/Src/stm32l4xx_hal_msp.c **** }
 212              		.loc 1 147 1 view .LVU38
 213 000a 08BD     		pop	{r3, pc}
 214              	.LVL4:
 215              	.L22:
 138:Core/Src/stm32l4xx_hal_msp.c ****     /* RTC interrupt Init */
 216              		.loc 1 138 5 is_stmt 1 view .LVU39
 217 000c 084A     		ldr	r2, .L23+4
 218 000e D2F89030 		ldr	r3, [r2, #144]
 219 0012 43F40043 		orr	r3, r3, #32768
 220 0016 C2F89030 		str	r3, [r2, #144]
 140:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 221              		.loc 1 140 5 view .LVU40
 222 001a 0022     		movs	r2, #0
 223 001c 1146     		mov	r1, r2
 224 001e 2920     		movs	r0, #41
 225              	.LVL5:
 140:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 226              		.loc 1 140 5 is_stmt 0 view .LVU41
 227 0020 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 228              	.LVL6:
 141:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 229              		.loc 1 141 5 is_stmt 1 view .LVU42
 230 0024 2920     		movs	r0, #41
 231 0026 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 232              	.LVL7:
 233              		.loc 1 147 1 is_stmt 0 view .LVU43
 234 002a EEE7     		b	.L19
 235              	.L24:
 236              		.align	2
 237              	.L23:
 238 002c 00280040 		.word	1073752064
 239 0030 00100240 		.word	1073876992
 240              		.cfi_endproc
 241              	.LFE291:
 243              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 244              		.align	1
 245              		.global	HAL_RTC_MspDeInit
 246              		.syntax unified
 247              		.thumb
 248              		.thumb_func
 249              		.fpu fpv4-sp-d16
 251              	HAL_RTC_MspDeInit:
 252              	.LVL8:
 253              	.LFB292:
 148:Core/Src/stm32l4xx_hal_msp.c **** 
 149:Core/Src/stm32l4xx_hal_msp.c **** /**
ARM GAS  /tmp/ccZTc4A8.s 			page 8


 150:Core/Src/stm32l4xx_hal_msp.c **** * @brief RTC MSP De-Initialization
 151:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 152:Core/Src/stm32l4xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 153:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 154:Core/Src/stm32l4xx_hal_msp.c **** */
 155:Core/Src/stm32l4xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 156:Core/Src/stm32l4xx_hal_msp.c **** {
 254              		.loc 1 156 1 is_stmt 1 view -0
 255              		.cfi_startproc
 256              		@ args = 0, pretend = 0, frame = 0
 257              		@ frame_needed = 0, uses_anonymous_args = 0
 258              		.loc 1 156 1 is_stmt 0 view .LVU45
 259 0000 08B5     		push	{r3, lr}
 260              	.LCFI5:
 261              		.cfi_def_cfa_offset 8
 262              		.cfi_offset 3, -8
 263              		.cfi_offset 14, -4
 157:Core/Src/stm32l4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 264              		.loc 1 157 3 is_stmt 1 view .LVU46
 265              		.loc 1 157 10 is_stmt 0 view .LVU47
 266 0002 0268     		ldr	r2, [r0]
 267              		.loc 1 157 5 view .LVU48
 268 0004 074B     		ldr	r3, .L29
 269 0006 9A42     		cmp	r2, r3
 270 0008 00D0     		beq	.L28
 271              	.LVL9:
 272              	.L25:
 158:Core/Src/stm32l4xx_hal_msp.c ****   {
 159:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 0 */
 160:Core/Src/stm32l4xx_hal_msp.c **** 
 161:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 0 */
 162:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 163:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 164:Core/Src/stm32l4xx_hal_msp.c **** 
 165:Core/Src/stm32l4xx_hal_msp.c ****     /* RTC interrupt DeInit */
 166:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(RTC_Alarm_IRQn);
 167:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 168:Core/Src/stm32l4xx_hal_msp.c **** 
 169:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 1 */
 170:Core/Src/stm32l4xx_hal_msp.c ****   }
 171:Core/Src/stm32l4xx_hal_msp.c **** 
 172:Core/Src/stm32l4xx_hal_msp.c **** }
 273              		.loc 1 172 1 view .LVU49
 274 000a 08BD     		pop	{r3, pc}
 275              	.LVL10:
 276              	.L28:
 163:Core/Src/stm32l4xx_hal_msp.c **** 
 277              		.loc 1 163 5 is_stmt 1 view .LVU50
 278 000c 064A     		ldr	r2, .L29+4
 279 000e D2F89030 		ldr	r3, [r2, #144]
 280 0012 23F40043 		bic	r3, r3, #32768
 281 0016 C2F89030 		str	r3, [r2, #144]
 166:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 282              		.loc 1 166 5 view .LVU51
 283 001a 2920     		movs	r0, #41
 284              	.LVL11:
 166:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
ARM GAS  /tmp/ccZTc4A8.s 			page 9


 285              		.loc 1 166 5 is_stmt 0 view .LVU52
 286 001c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 287              	.LVL12:
 288              		.loc 1 172 1 view .LVU53
 289 0020 F3E7     		b	.L25
 290              	.L30:
 291 0022 00BF     		.align	2
 292              	.L29:
 293 0024 00280040 		.word	1073752064
 294 0028 00100240 		.word	1073876992
 295              		.cfi_endproc
 296              	.LFE292:
 298              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 299              		.align	1
 300              		.global	HAL_UART_MspInit
 301              		.syntax unified
 302              		.thumb
 303              		.thumb_func
 304              		.fpu fpv4-sp-d16
 306              	HAL_UART_MspInit:
 307              	.LVL13:
 308              	.LFB293:
 173:Core/Src/stm32l4xx_hal_msp.c **** 
 174:Core/Src/stm32l4xx_hal_msp.c **** /**
 175:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP Initialization
 176:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 177:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 178:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 179:Core/Src/stm32l4xx_hal_msp.c **** */
 180:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 181:Core/Src/stm32l4xx_hal_msp.c **** {
 309              		.loc 1 181 1 is_stmt 1 view -0
 310              		.cfi_startproc
 311              		@ args = 0, pretend = 0, frame = 32
 312              		@ frame_needed = 0, uses_anonymous_args = 0
 313              		.loc 1 181 1 is_stmt 0 view .LVU55
 314 0000 30B5     		push	{r4, r5, lr}
 315              	.LCFI6:
 316              		.cfi_def_cfa_offset 12
 317              		.cfi_offset 4, -12
 318              		.cfi_offset 5, -8
 319              		.cfi_offset 14, -4
 320 0002 89B0     		sub	sp, sp, #36
 321              	.LCFI7:
 322              		.cfi_def_cfa_offset 48
 182:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 323              		.loc 1 182 3 is_stmt 1 view .LVU56
 324              		.loc 1 182 20 is_stmt 0 view .LVU57
 325 0004 0023     		movs	r3, #0
 326 0006 0393     		str	r3, [sp, #12]
 327 0008 0493     		str	r3, [sp, #16]
 328 000a 0593     		str	r3, [sp, #20]
 329 000c 0693     		str	r3, [sp, #24]
 330 000e 0793     		str	r3, [sp, #28]
 183:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART2)
 331              		.loc 1 183 3 is_stmt 1 view .LVU58
 332              		.loc 1 183 11 is_stmt 0 view .LVU59
ARM GAS  /tmp/ccZTc4A8.s 			page 10


 333 0010 0268     		ldr	r2, [r0]
 334              		.loc 1 183 5 view .LVU60
 335 0012 1E4B     		ldr	r3, .L35
 336 0014 9A42     		cmp	r2, r3
 337 0016 01D0     		beq	.L34
 338              	.LVL14:
 339              	.L31:
 184:Core/Src/stm32l4xx_hal_msp.c ****   {
 185:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 186:Core/Src/stm32l4xx_hal_msp.c **** 
 187:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 188:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 189:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 190:Core/Src/stm32l4xx_hal_msp.c **** 
 191:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 192:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 193:Core/Src/stm32l4xx_hal_msp.c ****     PA2     ------> USART2_TX
 194:Core/Src/stm32l4xx_hal_msp.c ****     PA15 (JTDI)     ------> USART2_RX
 195:Core/Src/stm32l4xx_hal_msp.c ****     */
 196:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = VCP_TX_Pin;
 197:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 198:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 199:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 200:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 201:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 202:Core/Src/stm32l4xx_hal_msp.c **** 
 203:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = VCP_RX_Pin;
 204:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 205:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 206:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 207:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 208:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 209:Core/Src/stm32l4xx_hal_msp.c **** 
 210:Core/Src/stm32l4xx_hal_msp.c ****     /* USART2 interrupt Init */
 211:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 212:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 213:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 214:Core/Src/stm32l4xx_hal_msp.c **** 
 215:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 216:Core/Src/stm32l4xx_hal_msp.c ****   }
 217:Core/Src/stm32l4xx_hal_msp.c **** 
 218:Core/Src/stm32l4xx_hal_msp.c **** }
 340              		.loc 1 218 1 view .LVU61
 341 0018 09B0     		add	sp, sp, #36
 342              	.LCFI8:
 343              		.cfi_remember_state
 344              		.cfi_def_cfa_offset 12
 345              		@ sp needed
 346 001a 30BD     		pop	{r4, r5, pc}
 347              	.LVL15:
 348              	.L34:
 349              	.LCFI9:
 350              		.cfi_restore_state
 189:Core/Src/stm32l4xx_hal_msp.c **** 
 351              		.loc 1 189 5 is_stmt 1 view .LVU62
 352              	.LBB5:
 189:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  /tmp/ccZTc4A8.s 			page 11


 353              		.loc 1 189 5 view .LVU63
 189:Core/Src/stm32l4xx_hal_msp.c **** 
 354              		.loc 1 189 5 view .LVU64
 355 001c 03F5E633 		add	r3, r3, #117760
 356 0020 9A6D     		ldr	r2, [r3, #88]
 357 0022 42F40032 		orr	r2, r2, #131072
 358 0026 9A65     		str	r2, [r3, #88]
 189:Core/Src/stm32l4xx_hal_msp.c **** 
 359              		.loc 1 189 5 view .LVU65
 360 0028 9A6D     		ldr	r2, [r3, #88]
 361 002a 02F40032 		and	r2, r2, #131072
 362 002e 0192     		str	r2, [sp, #4]
 189:Core/Src/stm32l4xx_hal_msp.c **** 
 363              		.loc 1 189 5 view .LVU66
 364 0030 019A     		ldr	r2, [sp, #4]
 365              	.LBE5:
 189:Core/Src/stm32l4xx_hal_msp.c **** 
 366              		.loc 1 189 5 view .LVU67
 191:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 367              		.loc 1 191 5 view .LVU68
 368              	.LBB6:
 191:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 369              		.loc 1 191 5 view .LVU69
 191:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 370              		.loc 1 191 5 view .LVU70
 371 0032 DA6C     		ldr	r2, [r3, #76]
 372 0034 42F00102 		orr	r2, r2, #1
 373 0038 DA64     		str	r2, [r3, #76]
 191:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 374              		.loc 1 191 5 view .LVU71
 375 003a DB6C     		ldr	r3, [r3, #76]
 376 003c 03F00103 		and	r3, r3, #1
 377 0040 0293     		str	r3, [sp, #8]
 191:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 378              		.loc 1 191 5 view .LVU72
 379 0042 029B     		ldr	r3, [sp, #8]
 380              	.LBE6:
 191:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 381              		.loc 1 191 5 view .LVU73
 196:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 382              		.loc 1 196 5 view .LVU74
 196:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 383              		.loc 1 196 25 is_stmt 0 view .LVU75
 384 0044 0423     		movs	r3, #4
 385 0046 0393     		str	r3, [sp, #12]
 197:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 386              		.loc 1 197 5 is_stmt 1 view .LVU76
 197:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 387              		.loc 1 197 26 is_stmt 0 view .LVU77
 388 0048 0224     		movs	r4, #2
 389 004a 0494     		str	r4, [sp, #16]
 198:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 390              		.loc 1 198 5 is_stmt 1 view .LVU78
 199:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 391              		.loc 1 199 5 view .LVU79
 199:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 392              		.loc 1 199 27 is_stmt 0 view .LVU80
ARM GAS  /tmp/ccZTc4A8.s 			page 12


 393 004c 0325     		movs	r5, #3
 394 004e 0695     		str	r5, [sp, #24]
 200:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 395              		.loc 1 200 5 is_stmt 1 view .LVU81
 200:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 396              		.loc 1 200 31 is_stmt 0 view .LVU82
 397 0050 0723     		movs	r3, #7
 398 0052 0793     		str	r3, [sp, #28]
 201:Core/Src/stm32l4xx_hal_msp.c **** 
 399              		.loc 1 201 5 is_stmt 1 view .LVU83
 400 0054 03A9     		add	r1, sp, #12
 401 0056 4FF09040 		mov	r0, #1207959552
 402              	.LVL16:
 201:Core/Src/stm32l4xx_hal_msp.c **** 
 403              		.loc 1 201 5 is_stmt 0 view .LVU84
 404 005a FFF7FEFF 		bl	HAL_GPIO_Init
 405              	.LVL17:
 203:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 406              		.loc 1 203 5 is_stmt 1 view .LVU85
 203:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 407              		.loc 1 203 25 is_stmt 0 view .LVU86
 408 005e 4FF40043 		mov	r3, #32768
 409 0062 0393     		str	r3, [sp, #12]
 204:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 410              		.loc 1 204 5 is_stmt 1 view .LVU87
 204:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 411              		.loc 1 204 26 is_stmt 0 view .LVU88
 412 0064 0494     		str	r4, [sp, #16]
 205:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 413              		.loc 1 205 5 is_stmt 1 view .LVU89
 205:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 414              		.loc 1 205 26 is_stmt 0 view .LVU90
 415 0066 0024     		movs	r4, #0
 416 0068 0594     		str	r4, [sp, #20]
 206:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 417              		.loc 1 206 5 is_stmt 1 view .LVU91
 206:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 418              		.loc 1 206 27 is_stmt 0 view .LVU92
 419 006a 0695     		str	r5, [sp, #24]
 207:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 420              		.loc 1 207 5 is_stmt 1 view .LVU93
 207:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 421              		.loc 1 207 31 is_stmt 0 view .LVU94
 422 006c 0795     		str	r5, [sp, #28]
 208:Core/Src/stm32l4xx_hal_msp.c **** 
 423              		.loc 1 208 5 is_stmt 1 view .LVU95
 424 006e 03A9     		add	r1, sp, #12
 425 0070 4FF09040 		mov	r0, #1207959552
 426 0074 FFF7FEFF 		bl	HAL_GPIO_Init
 427              	.LVL18:
 211:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 428              		.loc 1 211 5 view .LVU96
 429 0078 2246     		mov	r2, r4
 430 007a 2146     		mov	r1, r4
 431 007c 2620     		movs	r0, #38
 432 007e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 433              	.LVL19:
ARM GAS  /tmp/ccZTc4A8.s 			page 13


 212:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 434              		.loc 1 212 5 view .LVU97
 435 0082 2620     		movs	r0, #38
 436 0084 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 437              	.LVL20:
 438              		.loc 1 218 1 is_stmt 0 view .LVU98
 439 0088 C6E7     		b	.L31
 440              	.L36:
 441 008a 00BF     		.align	2
 442              	.L35:
 443 008c 00440040 		.word	1073759232
 444              		.cfi_endproc
 445              	.LFE293:
 447              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 448              		.align	1
 449              		.global	HAL_UART_MspDeInit
 450              		.syntax unified
 451              		.thumb
 452              		.thumb_func
 453              		.fpu fpv4-sp-d16
 455              	HAL_UART_MspDeInit:
 456              	.LVL21:
 457              	.LFB294:
 219:Core/Src/stm32l4xx_hal_msp.c **** 
 220:Core/Src/stm32l4xx_hal_msp.c **** /**
 221:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 222:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 223:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 224:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 225:Core/Src/stm32l4xx_hal_msp.c **** */
 226:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 227:Core/Src/stm32l4xx_hal_msp.c **** {
 458              		.loc 1 227 1 is_stmt 1 view -0
 459              		.cfi_startproc
 460              		@ args = 0, pretend = 0, frame = 0
 461              		@ frame_needed = 0, uses_anonymous_args = 0
 462              		.loc 1 227 1 is_stmt 0 view .LVU100
 463 0000 08B5     		push	{r3, lr}
 464              	.LCFI10:
 465              		.cfi_def_cfa_offset 8
 466              		.cfi_offset 3, -8
 467              		.cfi_offset 14, -4
 228:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART2)
 468              		.loc 1 228 3 is_stmt 1 view .LVU101
 469              		.loc 1 228 11 is_stmt 0 view .LVU102
 470 0002 0268     		ldr	r2, [r0]
 471              		.loc 1 228 5 view .LVU103
 472 0004 094B     		ldr	r3, .L41
 473 0006 9A42     		cmp	r2, r3
 474 0008 00D0     		beq	.L40
 475              	.LVL22:
 476              	.L37:
 229:Core/Src/stm32l4xx_hal_msp.c ****   {
 230:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 231:Core/Src/stm32l4xx_hal_msp.c **** 
 232:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 233:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
ARM GAS  /tmp/ccZTc4A8.s 			page 14


 234:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 235:Core/Src/stm32l4xx_hal_msp.c **** 
 236:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 237:Core/Src/stm32l4xx_hal_msp.c ****     PA2     ------> USART2_TX
 238:Core/Src/stm32l4xx_hal_msp.c ****     PA15 (JTDI)     ------> USART2_RX
 239:Core/Src/stm32l4xx_hal_msp.c ****     */
 240:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, VCP_TX_Pin|VCP_RX_Pin);
 241:Core/Src/stm32l4xx_hal_msp.c **** 
 242:Core/Src/stm32l4xx_hal_msp.c ****     /* USART2 interrupt DeInit */
 243:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 244:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 245:Core/Src/stm32l4xx_hal_msp.c **** 
 246:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 247:Core/Src/stm32l4xx_hal_msp.c ****   }
 248:Core/Src/stm32l4xx_hal_msp.c **** 
 249:Core/Src/stm32l4xx_hal_msp.c **** }
 477              		.loc 1 249 1 view .LVU104
 478 000a 08BD     		pop	{r3, pc}
 479              	.LVL23:
 480              	.L40:
 234:Core/Src/stm32l4xx_hal_msp.c **** 
 481              		.loc 1 234 5 is_stmt 1 view .LVU105
 482 000c 084A     		ldr	r2, .L41+4
 483 000e 936D     		ldr	r3, [r2, #88]
 484 0010 23F40033 		bic	r3, r3, #131072
 485 0014 9365     		str	r3, [r2, #88]
 240:Core/Src/stm32l4xx_hal_msp.c **** 
 486              		.loc 1 240 5 view .LVU106
 487 0016 48F20401 		movw	r1, #32772
 488 001a 4FF09040 		mov	r0, #1207959552
 489              	.LVL24:
 240:Core/Src/stm32l4xx_hal_msp.c **** 
 490              		.loc 1 240 5 is_stmt 0 view .LVU107
 491 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 492              	.LVL25:
 243:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 493              		.loc 1 243 5 is_stmt 1 view .LVU108
 494 0022 2620     		movs	r0, #38
 495 0024 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 496              	.LVL26:
 497              		.loc 1 249 1 is_stmt 0 view .LVU109
 498 0028 EFE7     		b	.L37
 499              	.L42:
 500 002a 00BF     		.align	2
 501              	.L41:
 502 002c 00440040 		.word	1073759232
 503 0030 00100240 		.word	1073876992
 504              		.cfi_endproc
 505              	.LFE294:
 507              		.text
 508              	.Letext0:
 509              		.file 2 "/opt/gcc-arm-none-eabi/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/machine/_
 510              		.file 3 "/opt/gcc-arm-none-eabi/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_stdi
 511              		.file 4 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l432xx.h"
 512              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 513              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 514              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
ARM GAS  /tmp/ccZTc4A8.s 			page 15


 515              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 516              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc.h"
 517              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rtc.h"
 518              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 519              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
ARM GAS  /tmp/ccZTc4A8.s 			page 16


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_msp.c
     /tmp/ccZTc4A8.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccZTc4A8.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccZTc4A8.s:77     .text.HAL_MspInit:000000000000002c $d
     /tmp/ccZTc4A8.s:82     .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/ccZTc4A8.s:89     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/ccZTc4A8.s:136    .text.HAL_ADC_MspInit:000000000000002c $d
     /tmp/ccZTc4A8.s:141    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/ccZTc4A8.s:148    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/ccZTc4A8.s:177    .text.HAL_ADC_MspDeInit:0000000000000018 $d
     /tmp/ccZTc4A8.s:183    .text.HAL_RTC_MspInit:0000000000000000 $t
     /tmp/ccZTc4A8.s:190    .text.HAL_RTC_MspInit:0000000000000000 HAL_RTC_MspInit
     /tmp/ccZTc4A8.s:238    .text.HAL_RTC_MspInit:000000000000002c $d
     /tmp/ccZTc4A8.s:244    .text.HAL_RTC_MspDeInit:0000000000000000 $t
     /tmp/ccZTc4A8.s:251    .text.HAL_RTC_MspDeInit:0000000000000000 HAL_RTC_MspDeInit
     /tmp/ccZTc4A8.s:293    .text.HAL_RTC_MspDeInit:0000000000000024 $d
     /tmp/ccZTc4A8.s:299    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccZTc4A8.s:306    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccZTc4A8.s:443    .text.HAL_UART_MspInit:000000000000008c $d
     /tmp/ccZTc4A8.s:448    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccZTc4A8.s:455    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccZTc4A8.s:502    .text.HAL_UART_MspDeInit:000000000000002c $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
HAL_GPIO_Init
HAL_GPIO_DeInit
