#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000d653e0 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0000000000dc0620_0 .net "alucontrol", 3 0, v0000000000eab090_0;  1 drivers
v0000000000dc1340_0 .net "alusrca", 0 0, L_0000000000dc4680;  1 drivers
v0000000000dc1160_0 .net "alusrcb", 1 0, L_0000000000dc4c20;  1 drivers
v0000000000dc04e0_0 .var "clk", 0 0;
v0000000000dc1b60_0 .var "funct", 5 0;
v0000000000dc1200_0 .net "iord", 0 0, L_0000000000dc38c0;  1 drivers
v0000000000dc12a0_0 .net "irwrite", 0 0, L_0000000000dc4e00;  1 drivers
v0000000000dc1520_0 .net "memtoreg", 0 0, L_0000000000dc3960;  1 drivers
v0000000000dc15c0_0 .net "memwrite", 0 0, L_0000000000dc4900;  1 drivers
v0000000000dc1660_0 .var "op", 5 0;
v0000000000dc1ac0_0 .net "pcen", 0 0, L_0000000000d5ea50;  1 drivers
v0000000000dc3be0_0 .net "pcsrc", 1 0, L_0000000000dc4540;  1 drivers
v0000000000dc36e0_0 .net "regdst", 0 0, L_0000000000dc44a0;  1 drivers
v0000000000dc4d60_0 .net "regwrite", 0 0, L_0000000000dc45e0;  1 drivers
v0000000000dc30a0_0 .var "reset", 0 0;
v0000000000dc4400_0 .var "zero", 0 0;
S_0000000000d59c80 .scope module, "ctlr" "controller" 2 11, 3 1 0, S_0000000000d653e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 6 "op";
    .port_info 3 /INPUT 6 "funct";
    .port_info 4 /INPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "pcen";
    .port_info 6 /OUTPUT 1 "memwrite";
    .port_info 7 /OUTPUT 1 "irwrite";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "alusrca";
    .port_info 10 /OUTPUT 1 "iord";
    .port_info 11 /OUTPUT 1 "memtoreg";
    .port_info 12 /OUTPUT 1 "regdst";
    .port_info 13 /OUTPUT 2 "alusrcb";
    .port_info 14 /OUTPUT 2 "pcsrc";
    .port_info 15 /OUTPUT 4 "alucontrol";
L_0000000000d5de80 .functor AND 1, v0000000000dc4400_0, L_0000000000dc4360, C4<1>, C4<1>;
L_0000000000d5ea50 .functor OR 1, L_0000000000d5de80, L_0000000000dc42c0, C4<0>, C4<0>;
v0000000000dc0f80_0 .net *"_s0", 0 0, L_0000000000d5de80;  1 drivers
v0000000000dc17a0_0 .net "alucontrol", 3 0, v0000000000eab090_0;  alias, 1 drivers
v0000000000dc1700_0 .net "aluop", 1 0, L_0000000000dc3320;  1 drivers
v0000000000dc1f20_0 .net "alusrca", 0 0, L_0000000000dc4680;  alias, 1 drivers
v0000000000dc0c60_0 .net "alusrcb", 1 0, L_0000000000dc4c20;  alias, 1 drivers
v0000000000dc1ca0_0 .net "branch", 0 0, L_0000000000dc4360;  1 drivers
v0000000000dc03a0_0 .net "clk", 0 0, v0000000000dc04e0_0;  1 drivers
v0000000000dc18e0_0 .net "funct", 5 0, v0000000000dc1b60_0;  1 drivers
v0000000000dc0da0_0 .net "iord", 0 0, L_0000000000dc38c0;  alias, 1 drivers
v0000000000dc1840_0 .net "irwrite", 0 0, L_0000000000dc4e00;  alias, 1 drivers
v0000000000dc0080_0 .net "memtoreg", 0 0, L_0000000000dc3960;  alias, 1 drivers
v0000000000dc0d00_0 .net "memwrite", 0 0, L_0000000000dc4900;  alias, 1 drivers
v0000000000dc1480_0 .net "op", 5 0, v0000000000dc1660_0;  1 drivers
v0000000000dc10c0_0 .net "pcen", 0 0, L_0000000000d5ea50;  alias, 1 drivers
v0000000000dc13e0_0 .net "pcsrc", 1 0, L_0000000000dc4540;  alias, 1 drivers
v0000000000dc1a20_0 .net "pcwrite", 0 0, L_0000000000dc42c0;  1 drivers
v0000000000dc0120_0 .net "regdst", 0 0, L_0000000000dc44a0;  alias, 1 drivers
v0000000000dc0440_0 .net "regwrite", 0 0, L_0000000000dc45e0;  alias, 1 drivers
v0000000000dc01c0_0 .net "reset", 0 0, v0000000000dc30a0_0;  1 drivers
v0000000000dc0580_0 .net "zero", 0 0, v0000000000dc4400_0;  1 drivers
S_0000000000d59e10 .scope module, "ad" "aludec" 3 16, 4 2 0, S_0000000000d59c80;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 4 "alucontrol";
v0000000000eab090_0 .var "alucontrol", 3 0;
v0000000000eaa730_0 .net "aluop", 1 0, L_0000000000dc3320;  alias, 1 drivers
v0000000000eaa2d0_0 .net "funct", 5 0, v0000000000dc1b60_0;  alias, 1 drivers
E_0000000000d69a20 .event edge, v0000000000eaa730_0, v0000000000eaa2d0_0;
S_0000000000d476e0 .scope module, "md" "maindec" 3 12, 5 2 0, S_0000000000d59c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 6 "op";
    .port_info 3 /OUTPUT 1 "pcwrite";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "irwrite";
    .port_info 6 /OUTPUT 1 "regwrite";
    .port_info 7 /OUTPUT 1 "alusrca";
    .port_info 8 /OUTPUT 1 "branch";
    .port_info 9 /OUTPUT 1 "iord";
    .port_info 10 /OUTPUT 1 "memtoreg";
    .port_info 11 /OUTPUT 1 "regdst";
    .port_info 12 /OUTPUT 2 "alusrcb";
    .port_info 13 /OUTPUT 2 "pcsrc";
    .port_info 14 /OUTPUT 2 "aluop";
P_0000000000d54da0 .param/l "ADDI" 0 5 26, C4<001000>;
P_0000000000d54dd8 .param/l "ADDIEX" 0 5 18, C4<1001>;
P_0000000000d54e10 .param/l "ADDIWB" 0 5 19, C4<1010>;
P_0000000000d54e48 .param/l "BEQ" 0 5 25, C4<000100>;
P_0000000000d54e80 .param/l "BEQEX" 0 5 17, C4<1000>;
P_0000000000d54eb8 .param/l "DECODE" 0 5 10, C4<0001>;
P_0000000000d54ef0 .param/l "FETCH" 0 5 9, C4<0000>;
P_0000000000d54f28 .param/l "J" 0 5 27, C4<000010>;
P_0000000000d54f60 .param/l "JEX" 0 5 20, C4<1011>;
P_0000000000d54f98 .param/l "LW" 0 5 22, C4<100011>;
P_0000000000d54fd0 .param/l "MEMADR" 0 5 11, C4<0010>;
P_0000000000d55008 .param/l "MEMRD" 0 5 12, C4<0011>;
P_0000000000d55040 .param/l "MEMWB" 0 5 13, C4<0100>;
P_0000000000d55078 .param/l "MEMWR" 0 5 14, C4<0101>;
P_0000000000d550b0 .param/l "RTYPE" 0 5 24, C4<000000>;
P_0000000000d550e8 .param/l "RTYPEEX" 0 5 15, C4<0110>;
P_0000000000d55120 .param/l "RTYPEWB" 0 5 16, C4<0111>;
P_0000000000d55158 .param/l "SW" 0 5 23, C4<101011>;
v0000000000dc0800_0 .net *"_s14", 14 0, v0000000000dc0e40_0;  1 drivers
v0000000000dc1980_0 .net "aluop", 1 0, L_0000000000dc3320;  alias, 1 drivers
v0000000000dc06c0_0 .net "alusrca", 0 0, L_0000000000dc4680;  alias, 1 drivers
v0000000000dc1c00_0 .net "alusrcb", 1 0, L_0000000000dc4c20;  alias, 1 drivers
v0000000000dc0940_0 .net "branch", 0 0, L_0000000000dc4360;  alias, 1 drivers
v0000000000dc1d40_0 .net "clk", 0 0, v0000000000dc04e0_0;  alias, 1 drivers
v0000000000dc0e40_0 .var "controls", 14 0;
v0000000000dc0260_0 .net "iord", 0 0, L_0000000000dc38c0;  alias, 1 drivers
v0000000000dc1e80_0 .net "irwrite", 0 0, L_0000000000dc4e00;  alias, 1 drivers
v0000000000dc0300_0 .net "memtoreg", 0 0, L_0000000000dc3960;  alias, 1 drivers
v0000000000dc09e0_0 .net "memwrite", 0 0, L_0000000000dc4900;  alias, 1 drivers
v0000000000dc1020_0 .var "nextstate", 3 0;
v0000000000dc08a0_0 .net "op", 5 0, v0000000000dc1660_0;  alias, 1 drivers
v0000000000dc0b20_0 .net "pcsrc", 1 0, L_0000000000dc4540;  alias, 1 drivers
v0000000000dc0bc0_0 .net "pcwrite", 0 0, L_0000000000dc42c0;  alias, 1 drivers
v0000000000dc0760_0 .net "regdst", 0 0, L_0000000000dc44a0;  alias, 1 drivers
v0000000000dc0ee0_0 .net "regwrite", 0 0, L_0000000000dc45e0;  alias, 1 drivers
v0000000000dc1de0_0 .net "reset", 0 0, v0000000000dc30a0_0;  alias, 1 drivers
v0000000000dc0a80_0 .var "state", 3 0;
E_0000000000d69820 .event edge, v0000000000dc0a80_0;
E_0000000000d68f60 .event edge, v0000000000dc0a80_0, v0000000000dc08a0_0;
E_0000000000d69da0 .event posedge, v0000000000dc1de0_0, v0000000000dc1d40_0;
L_0000000000dc42c0 .part v0000000000dc0e40_0, 14, 1;
L_0000000000dc4900 .part v0000000000dc0e40_0, 13, 1;
L_0000000000dc4e00 .part v0000000000dc0e40_0, 12, 1;
L_0000000000dc45e0 .part v0000000000dc0e40_0, 11, 1;
L_0000000000dc4680 .part v0000000000dc0e40_0, 10, 1;
L_0000000000dc4360 .part v0000000000dc0e40_0, 9, 1;
L_0000000000dc38c0 .part v0000000000dc0e40_0, 8, 1;
L_0000000000dc3960 .part v0000000000dc0e40_0, 7, 1;
L_0000000000dc44a0 .part v0000000000dc0e40_0, 6, 1;
L_0000000000dc4c20 .part v0000000000dc0e40_0, 4, 2;
L_0000000000dc4540 .part v0000000000dc0e40_0, 2, 2;
L_0000000000dc3320 .part v0000000000dc0e40_0, 0, 2;
    .scope S_0000000000d476e0;
T_0 ;
    %wait E_0000000000d69da0;
    %load/vec4 v0000000000dc1de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000dc0a80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000dc1020_0;
    %assign/vec4 v0000000000dc0a80_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000d476e0;
T_1 ;
    %wait E_0000000000d68f60;
    %load/vec4 v0000000000dc0a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0000000000dc1020_0, 0;
    %jmp T_1.13;
T_1.0 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000000000dc1020_0, 0;
    %jmp T_1.13;
T_1.1 ;
    %load/vec4 v0000000000dc08a0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0000000000dc1020_0, 0;
    %jmp T_1.21;
T_1.14 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000000dc1020_0, 0;
    %jmp T_1.21;
T_1.15 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000000dc1020_0, 0;
    %jmp T_1.21;
T_1.16 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000000000dc1020_0, 0;
    %jmp T_1.21;
T_1.17 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000000000dc1020_0, 0;
    %jmp T_1.21;
T_1.18 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000000000dc1020_0, 0;
    %jmp T_1.21;
T_1.19 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0000000000dc1020_0, 0;
    %jmp T_1.21;
T_1.21 ;
    %pop/vec4 1;
    %jmp T_1.13;
T_1.2 ;
    %load/vec4 v0000000000dc08a0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0000000000dc1020_0, 0;
    %jmp T_1.25;
T_1.22 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000000000dc1020_0, 0;
    %jmp T_1.25;
T_1.23 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000000000dc1020_0, 0;
    %jmp T_1.25;
T_1.25 ;
    %pop/vec4 1;
    %jmp T_1.13;
T_1.3 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000000000dc1020_0, 0;
    %jmp T_1.13;
T_1.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000dc1020_0, 0;
    %jmp T_1.13;
T_1.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000dc1020_0, 0;
    %jmp T_1.13;
T_1.6 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000000000dc1020_0, 0;
    %jmp T_1.13;
T_1.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000dc1020_0, 0;
    %jmp T_1.13;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000dc1020_0, 0;
    %jmp T_1.13;
T_1.9 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0000000000dc1020_0, 0;
    %jmp T_1.13;
T_1.10 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000dc1020_0, 0;
    %jmp T_1.13;
T_1.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000dc1020_0, 0;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000000d476e0;
T_2 ;
    %wait E_0000000000d69820;
    %load/vec4 v0000000000dc0a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %pushi/vec4 32767, 32767, 15;
    %assign/vec4 v0000000000dc0e40_0, 0;
    %jmp T_2.13;
T_2.0 ;
    %pushi/vec4 20496, 0, 15;
    %assign/vec4 v0000000000dc0e40_0, 0;
    %jmp T_2.13;
T_2.1 ;
    %pushi/vec4 48, 0, 15;
    %assign/vec4 v0000000000dc0e40_0, 0;
    %jmp T_2.13;
T_2.2 ;
    %pushi/vec4 1056, 0, 15;
    %assign/vec4 v0000000000dc0e40_0, 0;
    %jmp T_2.13;
T_2.3 ;
    %pushi/vec4 256, 0, 15;
    %assign/vec4 v0000000000dc0e40_0, 0;
    %jmp T_2.13;
T_2.4 ;
    %pushi/vec4 2176, 0, 15;
    %assign/vec4 v0000000000dc0e40_0, 0;
    %jmp T_2.13;
T_2.5 ;
    %pushi/vec4 8448, 0, 15;
    %assign/vec4 v0000000000dc0e40_0, 0;
    %jmp T_2.13;
T_2.6 ;
    %pushi/vec4 1026, 0, 15;
    %assign/vec4 v0000000000dc0e40_0, 0;
    %jmp T_2.13;
T_2.7 ;
    %pushi/vec4 2112, 0, 15;
    %assign/vec4 v0000000000dc0e40_0, 0;
    %jmp T_2.13;
T_2.8 ;
    %pushi/vec4 1540, 0, 15;
    %assign/vec4 v0000000000dc0e40_0, 0;
    %jmp T_2.13;
T_2.9 ;
    %pushi/vec4 1056, 0, 15;
    %assign/vec4 v0000000000dc0e40_0, 0;
    %jmp T_2.13;
T_2.10 ;
    %pushi/vec4 2048, 0, 15;
    %assign/vec4 v0000000000dc0e40_0, 0;
    %jmp T_2.13;
T_2.11 ;
    %pushi/vec4 16392, 0, 15;
    %assign/vec4 v0000000000dc0e40_0, 0;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000d59e10;
T_3 ;
    %wait E_0000000000d69a20;
    %load/vec4 v0000000000eaa730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %load/vec4 v0000000000eaa2d0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0000000000eab090_0, 0;
    %jmp T_3.13;
T_3.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000eab090_0, 0;
    %jmp T_3.13;
T_3.6 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000000eab090_0, 0;
    %jmp T_3.13;
T_3.7 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000000000eab090_0, 0;
    %jmp T_3.13;
T_3.8 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000000000eab090_0, 0;
    %jmp T_3.13;
T_3.9 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000000000eab090_0, 0;
    %jmp T_3.13;
T_3.10 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000000000eab090_0, 0;
    %jmp T_3.13;
T_3.11 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0000000000eab090_0, 0;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000eab090_0, 0;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000000eab090_0, 0;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000000000eab090_0, 0;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000000d653e0;
T_4 ;
    %vpi_call 2 17 "$monitor", "Clk: h, reset: h, op: %h, funct: %h, zero: %h, pcen: %h, memwrite: %h, irwrite: %h, regwrite: %h, alusrca: %h, iord: %h, memtoreg: %h, regdst: %h, alusrcb: %h, pcsrc: %h, alucontrol %h", v0000000000dc04e0_0, v0000000000dc30a0_0, v0000000000dc1660_0, v0000000000dc1b60_0, v0000000000dc4400_0, v0000000000dc1ac0_0, v0000000000dc15c0_0, v0000000000dc12a0_0, v0000000000dc4d60_0, v0000000000dc1340_0, v0000000000dc1200_0, v0000000000dc1520_0, v0000000000dc36e0_0, v0000000000dc1160_0, v0000000000dc3be0_0, v0000000000dc0620_0 {0 0 0};
    %delay 5, 0;
    %load/vec4 v0000000000dc04e0_0;
    %inv;
    %store/vec4 v0000000000dc04e0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000d653e0;
T_5 ;
    %vpi_call 2 25 "$dumpfile", "controller.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000dc04e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000dc30a0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000dc30a0_0, 0;
    %delay 5, 0;
    %pushi/vec4 64, 0, 13;
    %split/vec4 1;
    %store/vec4 v0000000000dc4400_0, 0, 1;
    %split/vec4 6;
    %store/vec4 v0000000000dc1b60_0, 0, 6;
    %store/vec4 v0000000000dc1660_0, 0, 6;
    %delay 30, 0;
    %pushi/vec4 68, 0, 13;
    %split/vec4 1;
    %store/vec4 v0000000000dc4400_0, 0, 1;
    %split/vec4 6;
    %store/vec4 v0000000000dc1b60_0, 0, 6;
    %store/vec4 v0000000000dc1660_0, 0, 6;
    %delay 40, 0;
    %pushi/vec4 72, 0, 13;
    %split/vec4 1;
    %store/vec4 v0000000000dc4400_0, 0, 1;
    %split/vec4 6;
    %store/vec4 v0000000000dc1b60_0, 0, 6;
    %store/vec4 v0000000000dc1660_0, 0, 6;
    %delay 40, 0;
    %pushi/vec4 74, 0, 13;
    %split/vec4 1;
    %store/vec4 v0000000000dc4400_0, 0, 1;
    %split/vec4 6;
    %store/vec4 v0000000000dc1b60_0, 0, 6;
    %store/vec4 v0000000000dc1660_0, 0, 6;
    %delay 40, 0;
    %pushi/vec4 84, 0, 13;
    %split/vec4 1;
    %store/vec4 v0000000000dc4400_0, 0, 1;
    %split/vec4 6;
    %store/vec4 v0000000000dc1b60_0, 0, 6;
    %store/vec4 v0000000000dc1660_0, 0, 6;
    %delay 40, 0;
    %pushi/vec4 4606, 126, 13;
    %split/vec4 1;
    %store/vec4 v0000000000dc4400_0, 0, 1;
    %split/vec4 6;
    %store/vec4 v0000000000dc1b60_0, 0, 6;
    %store/vec4 v0000000000dc1660_0, 0, 6;
    %delay 50, 0;
    %pushi/vec4 5630, 126, 13;
    %split/vec4 1;
    %store/vec4 v0000000000dc4400_0, 0, 1;
    %split/vec4 6;
    %store/vec4 v0000000000dc1b60_0, 0, 6;
    %store/vec4 v0000000000dc1660_0, 0, 6;
    %delay 40, 0;
    %pushi/vec4 638, 126, 13;
    %split/vec4 1;
    %store/vec4 v0000000000dc4400_0, 0, 1;
    %split/vec4 6;
    %store/vec4 v0000000000dc1b60_0, 0, 6;
    %store/vec4 v0000000000dc1660_0, 0, 6;
    %delay 30, 0;
    %pushi/vec4 1150, 126, 13;
    %split/vec4 1;
    %store/vec4 v0000000000dc4400_0, 0, 1;
    %split/vec4 6;
    %store/vec4 v0000000000dc1b60_0, 0, 6;
    %store/vec4 v0000000000dc1660_0, 0, 6;
    %delay 40, 0;
    %pushi/vec4 382, 126, 13;
    %split/vec4 1;
    %store/vec4 v0000000000dc4400_0, 0, 1;
    %split/vec4 6;
    %store/vec4 v0000000000dc1b60_0, 0, 6;
    %store/vec4 v0000000000dc1660_0, 0, 6;
    %delay 30, 0;
    %pushi/vec4 65, 0, 13;
    %split/vec4 1;
    %store/vec4 v0000000000dc4400_0, 0, 1;
    %split/vec4 6;
    %store/vec4 v0000000000dc1b60_0, 0, 6;
    %store/vec4 v0000000000dc1660_0, 0, 6;
    %delay 40, 0;
    %pushi/vec4 69, 0, 13;
    %split/vec4 1;
    %store/vec4 v0000000000dc4400_0, 0, 1;
    %split/vec4 6;
    %store/vec4 v0000000000dc1b60_0, 0, 6;
    %store/vec4 v0000000000dc1660_0, 0, 6;
    %delay 40, 0;
    %pushi/vec4 73, 0, 13;
    %split/vec4 1;
    %store/vec4 v0000000000dc4400_0, 0, 1;
    %split/vec4 6;
    %store/vec4 v0000000000dc1b60_0, 0, 6;
    %store/vec4 v0000000000dc1660_0, 0, 6;
    %delay 40, 0;
    %pushi/vec4 75, 0, 13;
    %split/vec4 1;
    %store/vec4 v0000000000dc4400_0, 0, 1;
    %split/vec4 6;
    %store/vec4 v0000000000dc1b60_0, 0, 6;
    %store/vec4 v0000000000dc1660_0, 0, 6;
    %delay 40, 0;
    %pushi/vec4 85, 0, 13;
    %split/vec4 1;
    %store/vec4 v0000000000dc4400_0, 0, 1;
    %split/vec4 6;
    %store/vec4 v0000000000dc1b60_0, 0, 6;
    %store/vec4 v0000000000dc1660_0, 0, 6;
    %delay 40, 0;
    %pushi/vec4 4607, 126, 13;
    %split/vec4 1;
    %store/vec4 v0000000000dc4400_0, 0, 1;
    %split/vec4 6;
    %store/vec4 v0000000000dc1b60_0, 0, 6;
    %store/vec4 v0000000000dc1660_0, 0, 6;
    %delay 50, 0;
    %pushi/vec4 5631, 126, 13;
    %split/vec4 1;
    %store/vec4 v0000000000dc4400_0, 0, 1;
    %split/vec4 6;
    %store/vec4 v0000000000dc1b60_0, 0, 6;
    %store/vec4 v0000000000dc1660_0, 0, 6;
    %delay 40, 0;
    %pushi/vec4 639, 126, 13;
    %split/vec4 1;
    %store/vec4 v0000000000dc4400_0, 0, 1;
    %split/vec4 6;
    %store/vec4 v0000000000dc1b60_0, 0, 6;
    %store/vec4 v0000000000dc1660_0, 0, 6;
    %delay 30, 0;
    %pushi/vec4 1151, 126, 13;
    %split/vec4 1;
    %store/vec4 v0000000000dc4400_0, 0, 1;
    %split/vec4 6;
    %store/vec4 v0000000000dc1b60_0, 0, 6;
    %store/vec4 v0000000000dc1660_0, 0, 6;
    %delay 40, 0;
    %pushi/vec4 383, 126, 13;
    %split/vec4 1;
    %store/vec4 v0000000000dc4400_0, 0, 1;
    %split/vec4 6;
    %store/vec4 v0000000000dc1b60_0, 0, 6;
    %store/vec4 v0000000000dc1660_0, 0, 6;
    %delay 35, 0;
    %vpi_call 2 50 "$stop" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "controlertext_tb.v";
    "controler.v";
    "aludec.v";
    "maindec.v";
