{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 27 21:54:58 2010 " "Info: Processing started: Tue Jul 27 21:54:58 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CP0 -c CP0 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CP0 -c CP0 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "CP0.v" "" { Text "D:/编程/verilog HDL/cpu/CP0/CP0.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Clk " "Info: No valid register-to-register data paths exist for clock \"Clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "regs\[4\]\[0\] RegIdx\[0\] Clk 13.621 ns register " "Info: tsu for register \"regs\[4\]\[0\]\" (data pin = \"RegIdx\[0\]\", clock pin = \"Clk\") is 13.621 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.797 ns + Longest pin register " "Info: + Longest pin to register delay is 16.797 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns RegIdx\[0\] 1 PIN PIN_200 48 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_200; Fanout = 48; PIN Node = 'RegIdx\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegIdx[0] } "NODE_NAME" } } { "CP0.v" "" { Text "D:/编程/verilog HDL/cpu/CP0/CP0.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(8.567 ns) + CELL(0.590 ns) 10.632 ns Decoder0~260 2 COMB LC_X21_Y10_N2 2 " "Info: 2: + IC(8.567 ns) + CELL(0.590 ns) = 10.632 ns; Loc. = LC_X21_Y10_N2; Fanout = 2; COMB Node = 'Decoder0~260'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.157 ns" { RegIdx[0] Decoder0~260 } "NODE_NAME" } } { "CP0.v" "" { Text "D:/编程/verilog HDL/cpu/CP0/CP0.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.320 ns) + CELL(0.442 ns) 13.394 ns regs\[4\]\[0\]~36192 3 COMB LC_X28_Y7_N4 32 " "Info: 3: + IC(2.320 ns) + CELL(0.442 ns) = 13.394 ns; Loc. = LC_X28_Y7_N4; Fanout = 32; COMB Node = 'regs\[4\]\[0\]~36192'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { Decoder0~260 regs[4][0]~36192 } "NODE_NAME" } } { "CP0.v" "" { Text "D:/编程/verilog HDL/cpu/CP0/CP0.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.536 ns) + CELL(0.867 ns) 16.797 ns regs\[4\]\[0\] 4 REG LC_X21_Y13_N9 1 " "Info: 4: + IC(2.536 ns) + CELL(0.867 ns) = 16.797 ns; Loc. = LC_X21_Y13_N9; Fanout = 1; REG Node = 'regs\[4\]\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.403 ns" { regs[4][0]~36192 regs[4][0] } "NODE_NAME" } } { "CP0.v" "" { Text "D:/编程/verilog HDL/cpu/CP0/CP0.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.374 ns ( 20.09 % ) " "Info: Total cell delay = 3.374 ns ( 20.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.423 ns ( 79.91 % ) " "Info: Total interconnect delay = 13.423 ns ( 79.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "16.797 ns" { RegIdx[0] Decoder0~260 regs[4][0]~36192 regs[4][0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "16.797 ns" { RegIdx[0] {} RegIdx[0]~out0 {} Decoder0~260 {} regs[4][0]~36192 {} regs[4][0] {} } { 0.000ns 0.000ns 8.567ns 2.320ns 2.536ns } { 0.000ns 1.475ns 0.590ns 0.442ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "CP0.v" "" { Text "D:/编程/verilog HDL/cpu/CP0/CP0.v" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 3.213 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 3.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_29 1024 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 1024; CLK Node = 'Clk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "CP0.v" "" { Text "D:/编程/verilog HDL/cpu/CP0/CP0.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.711 ns) 3.213 ns regs\[4\]\[0\] 2 REG LC_X21_Y13_N9 1 " "Info: 2: + IC(1.033 ns) + CELL(0.711 ns) = 3.213 ns; Loc. = LC_X21_Y13_N9; Fanout = 1; REG Node = 'regs\[4\]\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.744 ns" { Clk regs[4][0] } "NODE_NAME" } } { "CP0.v" "" { Text "D:/编程/verilog HDL/cpu/CP0/CP0.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.85 % ) " "Info: Total cell delay = 2.180 ns ( 67.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.033 ns ( 32.15 % ) " "Info: Total interconnect delay = 1.033 ns ( 32.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.213 ns" { Clk regs[4][0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.213 ns" { Clk {} Clk~out0 {} regs[4][0] {} } { 0.000ns 0.000ns 1.033ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "16.797 ns" { RegIdx[0] Decoder0~260 regs[4][0]~36192 regs[4][0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "16.797 ns" { RegIdx[0] {} RegIdx[0]~out0 {} Decoder0~260 {} regs[4][0]~36192 {} regs[4][0] {} } { 0.000ns 0.000ns 8.567ns 2.320ns 2.536ns } { 0.000ns 1.475ns 0.590ns 0.442ns 0.867ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.213 ns" { Clk regs[4][0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.213 ns" { Clk {} Clk~out0 {} regs[4][0] {} } { 0.000ns 0.000ns 1.033ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk DataOut\[8\] regs\[3\]\[8\] 19.186 ns register " "Info: tco from clock \"Clk\" to destination pin \"DataOut\[8\]\" through register \"regs\[3\]\[8\]\" is 19.186 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 3.213 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 3.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_29 1024 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 1024; CLK Node = 'Clk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "CP0.v" "" { Text "D:/编程/verilog HDL/cpu/CP0/CP0.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.711 ns) 3.213 ns regs\[3\]\[8\] 2 REG LC_X26_Y13_N3 1 " "Info: 2: + IC(1.033 ns) + CELL(0.711 ns) = 3.213 ns; Loc. = LC_X26_Y13_N3; Fanout = 1; REG Node = 'regs\[3\]\[8\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.744 ns" { Clk regs[3][8] } "NODE_NAME" } } { "CP0.v" "" { Text "D:/编程/verilog HDL/cpu/CP0/CP0.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.85 % ) " "Info: Total cell delay = 2.180 ns ( 67.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.033 ns ( 32.15 % ) " "Info: Total interconnect delay = 1.033 ns ( 32.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.213 ns" { Clk regs[3][8] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.213 ns" { Clk {} Clk~out0 {} regs[3][8] {} } { 0.000ns 0.000ns 1.033ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "CP0.v" "" { Text "D:/编程/verilog HDL/cpu/CP0/CP0.v" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.749 ns + Longest register pin " "Info: + Longest register to pin delay is 15.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regs\[3\]\[8\] 1 REG LC_X26_Y13_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X26_Y13_N3; Fanout = 1; REG Node = 'regs\[3\]\[8\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { regs[3][8] } "NODE_NAME" } } { "CP0.v" "" { Text "D:/编程/verilog HDL/cpu/CP0/CP0.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.114 ns) 0.638 ns Mux23~134 2 COMB LC_X26_Y13_N2 1 " "Info: 2: + IC(0.524 ns) + CELL(0.114 ns) = 0.638 ns; Loc. = LC_X26_Y13_N2; Fanout = 1; COMB Node = 'Mux23~134'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { regs[3][8] Mux23~134 } "NODE_NAME" } } { "CP0.v" "" { Text "D:/编程/verilog HDL/cpu/CP0/CP0.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.442 ns) 2.361 ns Mux23~135 3 COMB LC_X26_Y12_N9 1 " "Info: 3: + IC(1.281 ns) + CELL(0.442 ns) = 2.361 ns; Loc. = LC_X26_Y12_N9; Fanout = 1; COMB Node = 'Mux23~135'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { Mux23~134 Mux23~135 } "NODE_NAME" } } { "CP0.v" "" { Text "D:/编程/verilog HDL/cpu/CP0/CP0.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.728 ns) + CELL(0.292 ns) 4.381 ns Mux23~138 4 COMB LC_X26_Y17_N9 1 " "Info: 4: + IC(1.728 ns) + CELL(0.292 ns) = 4.381 ns; Loc. = LC_X26_Y17_N9; Fanout = 1; COMB Node = 'Mux23~138'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.020 ns" { Mux23~135 Mux23~138 } "NODE_NAME" } } { "CP0.v" "" { Text "D:/编程/verilog HDL/cpu/CP0/CP0.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.589 ns) + CELL(0.292 ns) 6.262 ns Mux23~141 5 COMB LC_X23_Y18_N2 1 " "Info: 5: + IC(1.589 ns) + CELL(0.292 ns) = 6.262 ns; Loc. = LC_X23_Y18_N2; Fanout = 1; COMB Node = 'Mux23~141'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.881 ns" { Mux23~138 Mux23~141 } "NODE_NAME" } } { "CP0.v" "" { Text "D:/编程/verilog HDL/cpu/CP0/CP0.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.440 ns) + CELL(0.292 ns) 8.994 ns Mux23~152 6 COMB LC_X26_Y8_N7 1 " "Info: 6: + IC(2.440 ns) + CELL(0.292 ns) = 8.994 ns; Loc. = LC_X26_Y8_N7; Fanout = 1; COMB Node = 'Mux23~152'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { Mux23~141 Mux23~152 } "NODE_NAME" } } { "CP0.v" "" { Text "D:/编程/verilog HDL/cpu/CP0/CP0.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.631 ns) + CELL(2.124 ns) 15.749 ns DataOut\[8\] 7 PIN PIN_126 0 " "Info: 7: + IC(4.631 ns) + CELL(2.124 ns) = 15.749 ns; Loc. = PIN_126; Fanout = 0; PIN Node = 'DataOut\[8\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.755 ns" { Mux23~152 DataOut[8] } "NODE_NAME" } } { "CP0.v" "" { Text "D:/编程/verilog HDL/cpu/CP0/CP0.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.556 ns ( 22.58 % ) " "Info: Total cell delay = 3.556 ns ( 22.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.193 ns ( 77.42 % ) " "Info: Total interconnect delay = 12.193 ns ( 77.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.749 ns" { regs[3][8] Mux23~134 Mux23~135 Mux23~138 Mux23~141 Mux23~152 DataOut[8] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "15.749 ns" { regs[3][8] {} Mux23~134 {} Mux23~135 {} Mux23~138 {} Mux23~141 {} Mux23~152 {} DataOut[8] {} } { 0.000ns 0.524ns 1.281ns 1.728ns 1.589ns 2.440ns 4.631ns } { 0.000ns 0.114ns 0.442ns 0.292ns 0.292ns 0.292ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.213 ns" { Clk regs[3][8] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.213 ns" { Clk {} Clk~out0 {} regs[3][8] {} } { 0.000ns 0.000ns 1.033ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.749 ns" { regs[3][8] Mux23~134 Mux23~135 Mux23~138 Mux23~141 Mux23~152 DataOut[8] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "15.749 ns" { regs[3][8] {} Mux23~134 {} Mux23~135 {} Mux23~138 {} Mux23~141 {} Mux23~152 {} DataOut[8] {} } { 0.000ns 0.524ns 1.281ns 1.728ns 1.589ns 2.440ns 4.631ns } { 0.000ns 0.114ns 0.442ns 0.292ns 0.292ns 0.292ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "RegIdx\[4\] DataOut\[8\] 24.952 ns Longest " "Info: Longest tpd from source pin \"RegIdx\[4\]\" to destination pin \"DataOut\[8\]\" is 24.952 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns RegIdx\[4\] 1 PIN PIN_101 270 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_101; Fanout = 270; PIN Node = 'RegIdx\[4\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegIdx[4] } "NODE_NAME" } } { "CP0.v" "" { Text "D:/编程/verilog HDL/cpu/CP0/CP0.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.776 ns) + CELL(0.590 ns) 9.841 ns Mux23~134 2 COMB LC_X26_Y13_N2 1 " "Info: 2: + IC(7.776 ns) + CELL(0.590 ns) = 9.841 ns; Loc. = LC_X26_Y13_N2; Fanout = 1; COMB Node = 'Mux23~134'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.366 ns" { RegIdx[4] Mux23~134 } "NODE_NAME" } } { "CP0.v" "" { Text "D:/编程/verilog HDL/cpu/CP0/CP0.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.442 ns) 11.564 ns Mux23~135 3 COMB LC_X26_Y12_N9 1 " "Info: 3: + IC(1.281 ns) + CELL(0.442 ns) = 11.564 ns; Loc. = LC_X26_Y12_N9; Fanout = 1; COMB Node = 'Mux23~135'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { Mux23~134 Mux23~135 } "NODE_NAME" } } { "CP0.v" "" { Text "D:/编程/verilog HDL/cpu/CP0/CP0.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.728 ns) + CELL(0.292 ns) 13.584 ns Mux23~138 4 COMB LC_X26_Y17_N9 1 " "Info: 4: + IC(1.728 ns) + CELL(0.292 ns) = 13.584 ns; Loc. = LC_X26_Y17_N9; Fanout = 1; COMB Node = 'Mux23~138'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.020 ns" { Mux23~135 Mux23~138 } "NODE_NAME" } } { "CP0.v" "" { Text "D:/编程/verilog HDL/cpu/CP0/CP0.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.589 ns) + CELL(0.292 ns) 15.465 ns Mux23~141 5 COMB LC_X23_Y18_N2 1 " "Info: 5: + IC(1.589 ns) + CELL(0.292 ns) = 15.465 ns; Loc. = LC_X23_Y18_N2; Fanout = 1; COMB Node = 'Mux23~141'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.881 ns" { Mux23~138 Mux23~141 } "NODE_NAME" } } { "CP0.v" "" { Text "D:/编程/verilog HDL/cpu/CP0/CP0.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.440 ns) + CELL(0.292 ns) 18.197 ns Mux23~152 6 COMB LC_X26_Y8_N7 1 " "Info: 6: + IC(2.440 ns) + CELL(0.292 ns) = 18.197 ns; Loc. = LC_X26_Y8_N7; Fanout = 1; COMB Node = 'Mux23~152'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { Mux23~141 Mux23~152 } "NODE_NAME" } } { "CP0.v" "" { Text "D:/编程/verilog HDL/cpu/CP0/CP0.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.631 ns) + CELL(2.124 ns) 24.952 ns DataOut\[8\] 7 PIN PIN_126 0 " "Info: 7: + IC(4.631 ns) + CELL(2.124 ns) = 24.952 ns; Loc. = PIN_126; Fanout = 0; PIN Node = 'DataOut\[8\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.755 ns" { Mux23~152 DataOut[8] } "NODE_NAME" } } { "CP0.v" "" { Text "D:/编程/verilog HDL/cpu/CP0/CP0.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.507 ns ( 22.07 % ) " "Info: Total cell delay = 5.507 ns ( 22.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "19.445 ns ( 77.93 % ) " "Info: Total interconnect delay = 19.445 ns ( 77.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "24.952 ns" { RegIdx[4] Mux23~134 Mux23~135 Mux23~138 Mux23~141 Mux23~152 DataOut[8] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "24.952 ns" { RegIdx[4] {} RegIdx[4]~out0 {} Mux23~134 {} Mux23~135 {} Mux23~138 {} Mux23~141 {} Mux23~152 {} DataOut[8] {} } { 0.000ns 0.000ns 7.776ns 1.281ns 1.728ns 1.589ns 2.440ns 4.631ns } { 0.000ns 1.475ns 0.590ns 0.442ns 0.292ns 0.292ns 0.292ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "regs\[12\]\[27\] DataIn\[27\] Clk -0.379 ns register " "Info: th for register \"regs\[12\]\[27\]\" (data pin = \"DataIn\[27\]\", clock pin = \"Clk\") is -0.379 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 3.178 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_29 1024 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 1024; CLK Node = 'Clk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "CP0.v" "" { Text "D:/编程/verilog HDL/cpu/CP0/CP0.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.711 ns) 3.178 ns regs\[12\]\[27\] 2 REG LC_X32_Y13_N1 1 " "Info: 2: + IC(0.998 ns) + CELL(0.711 ns) = 3.178 ns; Loc. = LC_X32_Y13_N1; Fanout = 1; REG Node = 'regs\[12\]\[27\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { Clk regs[12][27] } "NODE_NAME" } } { "CP0.v" "" { Text "D:/编程/verilog HDL/cpu/CP0/CP0.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.60 % ) " "Info: Total cell delay = 2.180 ns ( 68.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 31.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 31.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { Clk regs[12][27] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { Clk {} Clk~out0 {} regs[12][27] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "CP0.v" "" { Text "D:/编程/verilog HDL/cpu/CP0/CP0.v" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.572 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.572 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns DataIn\[27\] 1 PIN PIN_153 32 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 32; PIN Node = 'DataIn\[27\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataIn[27] } "NODE_NAME" } } { "CP0.v" "" { Text "D:/编程/verilog HDL/cpu/CP0/CP0.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.988 ns) + CELL(0.115 ns) 3.572 ns regs\[12\]\[27\] 2 REG LC_X32_Y13_N1 1 " "Info: 2: + IC(1.988 ns) + CELL(0.115 ns) = 3.572 ns; Loc. = LC_X32_Y13_N1; Fanout = 1; REG Node = 'regs\[12\]\[27\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.103 ns" { DataIn[27] regs[12][27] } "NODE_NAME" } } { "CP0.v" "" { Text "D:/编程/verilog HDL/cpu/CP0/CP0.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.584 ns ( 44.34 % ) " "Info: Total cell delay = 1.584 ns ( 44.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.988 ns ( 55.66 % ) " "Info: Total interconnect delay = 1.988 ns ( 55.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.572 ns" { DataIn[27] regs[12][27] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.572 ns" { DataIn[27] {} DataIn[27]~out0 {} regs[12][27] {} } { 0.000ns 0.000ns 1.988ns } { 0.000ns 1.469ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { Clk regs[12][27] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { Clk {} Clk~out0 {} regs[12][27] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.572 ns" { DataIn[27] regs[12][27] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.572 ns" { DataIn[27] {} DataIn[27]~out0 {} regs[12][27] {} } { 0.000ns 0.000ns 1.988ns } { 0.000ns 1.469ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "144 " "Info: Allocated 144 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 27 21:54:59 2010 " "Info: Processing ended: Tue Jul 27 21:54:59 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
