* #variable= 2697 #constraint= 6962
* variable iv0_series0 0 .. 28 bits encoding
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 8 iv0_series0_b_3 16 iv0_series0_b_4 >= 0 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 -8 iv0_series0_b_3 -16 iv0_series0_b_4 >= -28 ;
* variable iv1_series1 0 .. 28 bits encoding
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 8 iv1_series1_b_3 16 iv1_series1_b_4 >= 0 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 -8 iv1_series1_b_3 -16 iv1_series1_b_4 >= -28 ;
* variable iv2_series2 0 .. 28 bits encoding
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 8 iv2_series2_b_3 16 iv2_series2_b_4 >= 0 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 -8 iv2_series2_b_3 -16 iv2_series2_b_4 >= -28 ;
* variable iv3_series3 0 .. 28 bits encoding
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 8 iv3_series3_b_3 16 iv3_series3_b_4 >= 0 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 -8 iv3_series3_b_3 -16 iv3_series3_b_4 >= -28 ;
* variable iv4_series4 0 .. 28 bits encoding
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 8 iv4_series4_b_3 16 iv4_series4_b_4 >= 0 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 -8 iv4_series4_b_3 -16 iv4_series4_b_4 >= -28 ;
* variable iv5_series5 0 .. 28 bits encoding
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 8 iv5_series5_b_3 16 iv5_series5_b_4 >= 0 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 -8 iv5_series5_b_3 -16 iv5_series5_b_4 >= -28 ;
* variable iv6_series6 0 .. 28 bits encoding
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 8 iv6_series6_b_3 16 iv6_series6_b_4 >= 0 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 -8 iv6_series6_b_3 -16 iv6_series6_b_4 >= -28 ;
* variable iv7_series7 0 .. 28 bits encoding
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 8 iv7_series7_b_3 16 iv7_series7_b_4 >= 0 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 -8 iv7_series7_b_3 -16 iv7_series7_b_4 >= -28 ;
* variable iv8_series8 0 .. 28 bits encoding
1 iv8_series8_b_0 2 iv8_series8_b_1 4 iv8_series8_b_2 8 iv8_series8_b_3 16 iv8_series8_b_4 >= 0 ;
-1 iv8_series8_b_0 -2 iv8_series8_b_1 -4 iv8_series8_b_2 -8 iv8_series8_b_3 -16 iv8_series8_b_4 >= -28 ;
* variable iv9_series9 0 .. 28 bits encoding
1 iv9_series9_b_0 2 iv9_series9_b_1 4 iv9_series9_b_2 8 iv9_series9_b_3 16 iv9_series9_b_4 >= 0 ;
-1 iv9_series9_b_0 -2 iv9_series9_b_1 -4 iv9_series9_b_2 -8 iv9_series9_b_3 -16 iv9_series9_b_4 >= -28 ;
* variable iv10_series10 0 .. 28 bits encoding
1 iv10_series10_b_0 2 iv10_series10_b_1 4 iv10_series10_b_2 8 iv10_series10_b_3 16 iv10_series10_b_4 >= 0 ;
-1 iv10_series10_b_0 -2 iv10_series10_b_1 -4 iv10_series10_b_2 -8 iv10_series10_b_3 -16 iv10_series10_b_4 >= -28 ;
* variable iv11_series11 0 .. 28 bits encoding
1 iv11_series11_b_0 2 iv11_series11_b_1 4 iv11_series11_b_2 8 iv11_series11_b_3 16 iv11_series11_b_4 >= 0 ;
-1 iv11_series11_b_0 -2 iv11_series11_b_1 -4 iv11_series11_b_2 -8 iv11_series11_b_3 -16 iv11_series11_b_4 >= -28 ;
* variable iv12_series12 0 .. 28 bits encoding
1 iv12_series12_b_0 2 iv12_series12_b_1 4 iv12_series12_b_2 8 iv12_series12_b_3 16 iv12_series12_b_4 >= 0 ;
-1 iv12_series12_b_0 -2 iv12_series12_b_1 -4 iv12_series12_b_2 -8 iv12_series12_b_3 -16 iv12_series12_b_4 >= -28 ;
* variable iv13_series13 0 .. 28 bits encoding
1 iv13_series13_b_0 2 iv13_series13_b_1 4 iv13_series13_b_2 8 iv13_series13_b_3 16 iv13_series13_b_4 >= 0 ;
-1 iv13_series13_b_0 -2 iv13_series13_b_1 -4 iv13_series13_b_2 -8 iv13_series13_b_3 -16 iv13_series13_b_4 >= -28 ;
* variable iv14_series14 0 .. 28 bits encoding
1 iv14_series14_b_0 2 iv14_series14_b_1 4 iv14_series14_b_2 8 iv14_series14_b_3 16 iv14_series14_b_4 >= 0 ;
-1 iv14_series14_b_0 -2 iv14_series14_b_1 -4 iv14_series14_b_2 -8 iv14_series14_b_3 -16 iv14_series14_b_4 >= -28 ;
* variable iv15_series15 0 .. 28 bits encoding
1 iv15_series15_b_0 2 iv15_series15_b_1 4 iv15_series15_b_2 8 iv15_series15_b_3 16 iv15_series15_b_4 >= 0 ;
-1 iv15_series15_b_0 -2 iv15_series15_b_1 -4 iv15_series15_b_2 -8 iv15_series15_b_3 -16 iv15_series15_b_4 >= -28 ;
* variable iv16_series16 0 .. 28 bits encoding
1 iv16_series16_b_0 2 iv16_series16_b_1 4 iv16_series16_b_2 8 iv16_series16_b_3 16 iv16_series16_b_4 >= 0 ;
-1 iv16_series16_b_0 -2 iv16_series16_b_1 -4 iv16_series16_b_2 -8 iv16_series16_b_3 -16 iv16_series16_b_4 >= -28 ;
* variable iv17_series17 0 .. 28 bits encoding
1 iv17_series17_b_0 2 iv17_series17_b_1 4 iv17_series17_b_2 8 iv17_series17_b_3 16 iv17_series17_b_4 >= 0 ;
-1 iv17_series17_b_0 -2 iv17_series17_b_1 -4 iv17_series17_b_2 -8 iv17_series17_b_3 -16 iv17_series17_b_4 >= -28 ;
* variable iv18_series18 0 .. 28 bits encoding
1 iv18_series18_b_0 2 iv18_series18_b_1 4 iv18_series18_b_2 8 iv18_series18_b_3 16 iv18_series18_b_4 >= 0 ;
-1 iv18_series18_b_0 -2 iv18_series18_b_1 -4 iv18_series18_b_2 -8 iv18_series18_b_3 -16 iv18_series18_b_4 >= -28 ;
* variable iv19_series19 0 .. 28 bits encoding
1 iv19_series19_b_0 2 iv19_series19_b_1 4 iv19_series19_b_2 8 iv19_series19_b_3 16 iv19_series19_b_4 >= 0 ;
-1 iv19_series19_b_0 -2 iv19_series19_b_1 -4 iv19_series19_b_2 -8 iv19_series19_b_3 -16 iv19_series19_b_4 >= -28 ;
* variable iv20_series20 0 .. 28 bits encoding
1 iv20_series20_b_0 2 iv20_series20_b_1 4 iv20_series20_b_2 8 iv20_series20_b_3 16 iv20_series20_b_4 >= 0 ;
-1 iv20_series20_b_0 -2 iv20_series20_b_1 -4 iv20_series20_b_2 -8 iv20_series20_b_3 -16 iv20_series20_b_4 >= -28 ;
* variable iv21_series21 0 .. 28 bits encoding
1 iv21_series21_b_0 2 iv21_series21_b_1 4 iv21_series21_b_2 8 iv21_series21_b_3 16 iv21_series21_b_4 >= 0 ;
-1 iv21_series21_b_0 -2 iv21_series21_b_1 -4 iv21_series21_b_2 -8 iv21_series21_b_3 -16 iv21_series21_b_4 >= -28 ;
* variable iv22_series22 0 .. 28 bits encoding
1 iv22_series22_b_0 2 iv22_series22_b_1 4 iv22_series22_b_2 8 iv22_series22_b_3 16 iv22_series22_b_4 >= 0 ;
-1 iv22_series22_b_0 -2 iv22_series22_b_1 -4 iv22_series22_b_2 -8 iv22_series22_b_3 -16 iv22_series22_b_4 >= -28 ;
* variable iv23_series23 0 .. 28 bits encoding
1 iv23_series23_b_0 2 iv23_series23_b_1 4 iv23_series23_b_2 8 iv23_series23_b_3 16 iv23_series23_b_4 >= 0 ;
-1 iv23_series23_b_0 -2 iv23_series23_b_1 -4 iv23_series23_b_2 -8 iv23_series23_b_3 -16 iv23_series23_b_4 >= -28 ;
* variable iv24_series24 0 .. 28 bits encoding
1 iv24_series24_b_0 2 iv24_series24_b_1 4 iv24_series24_b_2 8 iv24_series24_b_3 16 iv24_series24_b_4 >= 0 ;
-1 iv24_series24_b_0 -2 iv24_series24_b_1 -4 iv24_series24_b_2 -8 iv24_series24_b_3 -16 iv24_series24_b_4 >= -28 ;
* variable iv25_series25 0 .. 28 bits encoding
1 iv25_series25_b_0 2 iv25_series25_b_1 4 iv25_series25_b_2 8 iv25_series25_b_3 16 iv25_series25_b_4 >= 0 ;
-1 iv25_series25_b_0 -2 iv25_series25_b_1 -4 iv25_series25_b_2 -8 iv25_series25_b_3 -16 iv25_series25_b_4 >= -28 ;
* variable iv26_series26 0 .. 28 bits encoding
1 iv26_series26_b_0 2 iv26_series26_b_1 4 iv26_series26_b_2 8 iv26_series26_b_3 16 iv26_series26_b_4 >= 0 ;
-1 iv26_series26_b_0 -2 iv26_series26_b_1 -4 iv26_series26_b_2 -8 iv26_series26_b_3 -16 iv26_series26_b_4 >= -28 ;
* variable iv27_series27 0 .. 28 bits encoding
1 iv27_series27_b_0 2 iv27_series27_b_1 4 iv27_series27_b_2 8 iv27_series27_b_3 16 iv27_series27_b_4 >= 0 ;
-1 iv27_series27_b_0 -2 iv27_series27_b_1 -4 iv27_series27_b_2 -8 iv27_series27_b_3 -16 iv27_series27_b_4 >= -28 ;
* variable iv28_series28 0 .. 28 bits encoding
1 iv28_series28_b_0 2 iv28_series28_b_1 4 iv28_series28_b_2 8 iv28_series28_b_3 16 iv28_series28_b_4 >= 0 ;
-1 iv28_series28_b_0 -2 iv28_series28_b_1 -4 iv28_series28_b_2 -8 iv28_series28_b_3 -16 iv28_series28_b_4 >= -28 ;
* variable iv29_iv29 0 .. 1 direct encoding
1 iv29_iv29_t >= 0 ;
* variable iv30_iv30 0 .. 1 direct encoding
1 iv30_iv30_t >= 0 ;
* variable iv31_iv31 0 .. 1 direct encoding
1 iv31_iv31_t >= 0 ;
* variable iv32_iv32 0 .. 1 direct encoding
1 iv32_iv32_t >= 0 ;
* variable iv33_iv33 0 .. 1 direct encoding
1 iv33_iv33_t >= 0 ;
* variable iv34_iv34 0 .. 1 direct encoding
1 iv34_iv34_t >= 0 ;
* variable iv35_iv35 0 .. 1 direct encoding
1 iv35_iv35_t >= 0 ;
* variable iv36_iv36 0 .. 1 direct encoding
1 iv36_iv36_t >= 0 ;
* variable iv37_iv37 0 .. 1 direct encoding
1 iv37_iv37_t >= 0 ;
* variable iv38_iv38 0 .. 1 direct encoding
1 iv38_iv38_t >= 0 ;
* variable iv39_iv39 0 .. 1 direct encoding
1 iv39_iv39_t >= 0 ;
* variable iv40_iv40 0 .. 1 direct encoding
1 iv40_iv40_t >= 0 ;
* variable iv41_iv41 0 .. 1 direct encoding
1 iv41_iv41_t >= 0 ;
* variable iv42_iv42 0 .. 1 direct encoding
1 iv42_iv42_t >= 0 ;
* variable iv43_iv43 0 .. 1 direct encoding
1 iv43_iv43_t >= 0 ;
* variable iv44_iv44 0 .. 1 direct encoding
1 iv44_iv44_t >= 0 ;
* variable iv45_iv45 0 .. 1 direct encoding
1 iv45_iv45_t >= 0 ;
* variable iv46_iv46 0 .. 1 direct encoding
1 iv46_iv46_t >= 0 ;
* variable iv47_iv47 0 .. 1 direct encoding
1 iv47_iv47_t >= 0 ;
* variable iv48_iv48 0 .. 1 direct encoding
1 iv48_iv48_t >= 0 ;
* variable iv49_iv49 0 .. 1 direct encoding
1 iv49_iv49_t >= 0 ;
* variable iv50_iv50 0 .. 1 direct encoding
1 iv50_iv50_t >= 0 ;
* variable iv51_iv51 0 .. 1 direct encoding
1 iv51_iv51_t >= 0 ;
* variable iv52_iv52 0 .. 1 direct encoding
1 iv52_iv52_t >= 0 ;
* variable iv53_iv53 0 .. 1 direct encoding
1 iv53_iv53_t >= 0 ;
* variable iv54_iv54 0 .. 1 direct encoding
1 iv54_iv54_t >= 0 ;
* variable iv55_iv55 0 .. 1 direct encoding
1 iv55_iv55_t >= 0 ;
* variable iv56_iv56 0 .. 1 direct encoding
1 iv56_iv56_t >= 0 ;
* variable iv57_iv57 0 .. 1 direct encoding
1 iv57_iv57_t >= 0 ;
* variable iv58_iv58 0 .. 1 direct encoding
1 iv58_iv58_t >= 0 ;
* variable iv59_iv59 0 .. 1 direct encoding
1 iv59_iv59_t >= 0 ;
* variable iv60_iv60 0 .. 1 direct encoding
1 iv60_iv60_t >= 0 ;
* variable iv61_iv61 0 .. 1 direct encoding
1 iv61_iv61_t >= 0 ;
* variable iv62_iv62 0 .. 1 direct encoding
1 iv62_iv62_t >= 0 ;
* variable iv63_iv63 0 .. 1 direct encoding
1 iv63_iv63_t >= 0 ;
* variable iv64_iv64 0 .. 1 direct encoding
1 iv64_iv64_t >= 0 ;
* variable iv65_iv65 0 .. 1 direct encoding
1 iv65_iv65_t >= 0 ;
* variable iv66_iv66 0 .. 1 direct encoding
1 iv66_iv66_t >= 0 ;
* variable iv67_iv67 0 .. 1 direct encoding
1 iv67_iv67_t >= 0 ;
* variable iv68_iv68 0 .. 1 direct encoding
1 iv68_iv68_t >= 0 ;
* variable iv69_iv69 0 .. 1 direct encoding
1 iv69_iv69_t >= 0 ;
* variable iv70_iv70 0 .. 1 direct encoding
1 iv70_iv70_t >= 0 ;
* variable iv71_iv71 0 .. 1 direct encoding
1 iv71_iv71_t >= 0 ;
* variable iv72_iv72 0 .. 1 direct encoding
1 iv72_iv72_t >= 0 ;
* variable iv73_iv73 0 .. 1 direct encoding
1 iv73_iv73_t >= 0 ;
* variable iv74_iv74 0 .. 1 direct encoding
1 iv74_iv74_t >= 0 ;
* variable iv75_iv75 0 .. 1 direct encoding
1 iv75_iv75_t >= 0 ;
* variable iv76_iv76 0 .. 1 direct encoding
1 iv76_iv76_t >= 0 ;
* variable iv77_iv77 0 .. 1 direct encoding
1 iv77_iv77_t >= 0 ;
* variable iv78_iv78 0 .. 1 direct encoding
1 iv78_iv78_t >= 0 ;
* variable iv79_iv79 0 .. 1 direct encoding
1 iv79_iv79_t >= 0 ;
* variable iv80_iv80 0 .. 1 direct encoding
1 iv80_iv80_t >= 0 ;
* variable iv81_iv81 0 .. 1 direct encoding
1 iv81_iv81_t >= 0 ;
* variable iv82_iv82 0 .. 1 direct encoding
1 iv82_iv82_t >= 0 ;
* variable iv83_iv83 0 .. 1 direct encoding
1 iv83_iv83_t >= 0 ;
* variable iv84_iv84 0 .. 1 direct encoding
1 iv84_iv84_t >= 0 ;
* variable iv85_iv85 0 .. 1 direct encoding
1 iv85_iv85_t >= 0 ;
* variable iv86_iv86 0 .. 1 direct encoding
1 iv86_iv86_t >= 0 ;
* variable iv87_iv87 0 .. 1 direct encoding
1 iv87_iv87_t >= 0 ;
* variable iv88_iv88 0 .. 1 direct encoding
1 iv88_iv88_t >= 0 ;
* variable iv89_iv89 0 .. 1 direct encoding
1 iv89_iv89_t >= 0 ;
* variable iv90_iv90 0 .. 1 direct encoding
1 iv90_iv90_t >= 0 ;
* variable iv91_iv91 0 .. 1 direct encoding
1 iv91_iv91_t >= 0 ;
* variable iv92_iv92 0 .. 1 direct encoding
1 iv92_iv92_t >= 0 ;
* variable iv93_iv93 0 .. 1 direct encoding
1 iv93_iv93_t >= 0 ;
* variable iv94_iv94 0 .. 1 direct encoding
1 iv94_iv94_t >= 0 ;
* variable iv95_iv95 0 .. 1 direct encoding
1 iv95_iv95_t >= 0 ;
* variable iv96_iv96 0 .. 1 direct encoding
1 iv96_iv96_t >= 0 ;
* variable iv97_iv97 0 .. 1 direct encoding
1 iv97_iv97_t >= 0 ;
* variable iv98_iv98 0 .. 1 direct encoding
1 iv98_iv98_t >= 0 ;
* variable iv99_iv99 0 .. 1 direct encoding
1 iv99_iv99_t >= 0 ;
* variable iv100_iv100 0 .. 1 direct encoding
1 iv100_iv100_t >= 0 ;
* variable iv101_iv101 0 .. 1 direct encoding
1 iv101_iv101_t >= 0 ;
* variable iv102_iv102 0 .. 1 direct encoding
1 iv102_iv102_t >= 0 ;
* variable iv103_iv103 0 .. 1 direct encoding
1 iv103_iv103_t >= 0 ;
* variable iv104_iv104 0 .. 1 direct encoding
1 iv104_iv104_t >= 0 ;
* variable iv105_iv105 0 .. 1 direct encoding
1 iv105_iv105_t >= 0 ;
* variable iv106_iv106 0 .. 1 direct encoding
1 iv106_iv106_t >= 0 ;
* variable iv107_iv107 0 .. 1 direct encoding
1 iv107_iv107_t >= 0 ;
* variable iv108_iv108 0 .. 1 direct encoding
1 iv108_iv108_t >= 0 ;
* variable iv109_iv109 0 .. 1 direct encoding
1 iv109_iv109_t >= 0 ;
* variable iv110_iv110 0 .. 1 direct encoding
1 iv110_iv110_t >= 0 ;
* variable iv111_iv111 0 .. 1 direct encoding
1 iv111_iv111_t >= 0 ;
* variable iv112_iv112 0 .. 1 direct encoding
1 iv112_iv112_t >= 0 ;
* variable iv113_iv113 0 .. 1 direct encoding
1 iv113_iv113_t >= 0 ;
* variable iv114_iv114 0 .. 1 direct encoding
1 iv114_iv114_t >= 0 ;
* variable iv115_iv115 0 .. 1 direct encoding
1 iv115_iv115_t >= 0 ;
* variable iv116_iv116 0 .. 1 direct encoding
1 iv116_iv116_t >= 0 ;
* variable iv117_iv117 0 .. 1 direct encoding
1 iv117_iv117_t >= 0 ;
* variable iv118_iv118 0 .. 1 direct encoding
1 iv118_iv118_t >= 0 ;
* variable iv119_iv119 0 .. 1 direct encoding
1 iv119_iv119_t >= 0 ;
* variable iv120_iv120 0 .. 1 direct encoding
1 iv120_iv120_t >= 0 ;
* variable iv121_iv121 0 .. 1 direct encoding
1 iv121_iv121_t >= 0 ;
* variable iv122_iv122 0 .. 1 direct encoding
1 iv122_iv122_t >= 0 ;
* variable iv123_iv123 0 .. 1 direct encoding
1 iv123_iv123_t >= 0 ;
* variable iv124_iv124 0 .. 1 direct encoding
1 iv124_iv124_t >= 0 ;
* variable iv125_iv125 0 .. 1 direct encoding
1 iv125_iv125_t >= 0 ;
* variable iv126_iv126 0 .. 1 direct encoding
1 iv126_iv126_t >= 0 ;
* variable iv127_iv127 0 .. 1 direct encoding
1 iv127_iv127_t >= 0 ;
* variable iv128_iv128 0 .. 1 direct encoding
1 iv128_iv128_t >= 0 ;
* variable iv129_iv129 0 .. 1 direct encoding
1 iv129_iv129_t >= 0 ;
* variable iv130_iv130 0 .. 1 direct encoding
1 iv130_iv130_t >= 0 ;
* variable iv131_iv131 0 .. 1 direct encoding
1 iv131_iv131_t >= 0 ;
* variable iv132_iv132 0 .. 1 direct encoding
1 iv132_iv132_t >= 0 ;
* variable iv133_iv133 0 .. 1 direct encoding
1 iv133_iv133_t >= 0 ;
* variable iv134_iv134 0 .. 1 direct encoding
1 iv134_iv134_t >= 0 ;
* variable iv135_iv135 0 .. 1 direct encoding
1 iv135_iv135_t >= 0 ;
* variable iv136_iv136 0 .. 1 direct encoding
1 iv136_iv136_t >= 0 ;
* variable iv137_iv137 0 .. 1 direct encoding
1 iv137_iv137_t >= 0 ;
* variable iv138_iv138 0 .. 1 direct encoding
1 iv138_iv138_t >= 0 ;
* variable iv139_iv139 0 .. 1 direct encoding
1 iv139_iv139_t >= 0 ;
* variable iv140_iv140 0 .. 1 direct encoding
1 iv140_iv140_t >= 0 ;
* variable iv141_iv141 0 .. 1 direct encoding
1 iv141_iv141_t >= 0 ;
* variable iv142_iv142 0 .. 1 direct encoding
1 iv142_iv142_t >= 0 ;
* variable iv143_iv143 0 .. 1 direct encoding
1 iv143_iv143_t >= 0 ;
* variable iv144_iv144 0 .. 1 direct encoding
1 iv144_iv144_t >= 0 ;
* variable iv145_iv145 0 .. 1 direct encoding
1 iv145_iv145_t >= 0 ;
* variable iv146_iv146 0 .. 1 direct encoding
1 iv146_iv146_t >= 0 ;
* variable iv147_iv147 0 .. 1 direct encoding
1 iv147_iv147_t >= 0 ;
* variable iv148_iv148 0 .. 1 direct encoding
1 iv148_iv148_t >= 0 ;
* variable iv149_iv149 0 .. 1 direct encoding
1 iv149_iv149_t >= 0 ;
* variable iv150_iv150 0 .. 1 direct encoding
1 iv150_iv150_t >= 0 ;
* variable iv151_iv151 0 .. 1 direct encoding
1 iv151_iv151_t >= 0 ;
* variable iv152_iv152 0 .. 1 direct encoding
1 iv152_iv152_t >= 0 ;
* variable iv153_iv153 0 .. 1 direct encoding
1 iv153_iv153_t >= 0 ;
* variable iv154_iv154 0 .. 1 direct encoding
1 iv154_iv154_t >= 0 ;
* variable iv155_iv155 0 .. 1 direct encoding
1 iv155_iv155_t >= 0 ;
* variable iv156_iv156 0 .. 1 direct encoding
1 iv156_iv156_t >= 0 ;
* variable iv157_iv157 0 .. 1 direct encoding
1 iv157_iv157_t >= 0 ;
* variable iv158_iv158 0 .. 1 direct encoding
1 iv158_iv158_t >= 0 ;
* variable iv159_iv159 0 .. 1 direct encoding
1 iv159_iv159_t >= 0 ;
* variable iv160_iv160 0 .. 1 direct encoding
1 iv160_iv160_t >= 0 ;
* variable iv161_iv161 0 .. 1 direct encoding
1 iv161_iv161_t >= 0 ;
* variable iv162_iv162 0 .. 1 direct encoding
1 iv162_iv162_t >= 0 ;
* variable iv163_iv163 0 .. 1 direct encoding
1 iv163_iv163_t >= 0 ;
* variable iv164_iv164 0 .. 1 direct encoding
1 iv164_iv164_t >= 0 ;
* variable iv165_iv165 0 .. 1 direct encoding
1 iv165_iv165_t >= 0 ;
* variable iv166_iv166 0 .. 1 direct encoding
1 iv166_iv166_t >= 0 ;
* variable iv167_iv167 0 .. 1 direct encoding
1 iv167_iv167_t >= 0 ;
* variable iv168_iv168 0 .. 1 direct encoding
1 iv168_iv168_t >= 0 ;
* variable iv169_iv169 0 .. 1 direct encoding
1 iv169_iv169_t >= 0 ;
* variable iv170_iv170 0 .. 1 direct encoding
1 iv170_iv170_t >= 0 ;
* variable iv171_iv171 0 .. 1 direct encoding
1 iv171_iv171_t >= 0 ;
* variable iv172_iv172 0 .. 1 direct encoding
1 iv172_iv172_t >= 0 ;
* variable iv173_iv173 0 .. 1 direct encoding
1 iv173_iv173_t >= 0 ;
* variable iv174_iv174 0 .. 1 direct encoding
1 iv174_iv174_t >= 0 ;
* variable iv175_iv175 0 .. 1 direct encoding
1 iv175_iv175_t >= 0 ;
* variable iv176_iv176 0 .. 1 direct encoding
1 iv176_iv176_t >= 0 ;
* variable iv177_iv177 0 .. 1 direct encoding
1 iv177_iv177_t >= 0 ;
* variable iv178_iv178 0 .. 1 direct encoding
1 iv178_iv178_t >= 0 ;
* variable iv179_iv179 0 .. 1 direct encoding
1 iv179_iv179_t >= 0 ;
* variable iv180_iv180 0 .. 1 direct encoding
1 iv180_iv180_t >= 0 ;
* variable iv181_iv181 0 .. 1 direct encoding
1 iv181_iv181_t >= 0 ;
* variable iv182_iv182 0 .. 1 direct encoding
1 iv182_iv182_t >= 0 ;
* variable iv183_iv183 0 .. 1 direct encoding
1 iv183_iv183_t >= 0 ;
* variable iv184_iv184 0 .. 1 direct encoding
1 iv184_iv184_t >= 0 ;
* variable iv185_iv185 0 .. 1 direct encoding
1 iv185_iv185_t >= 0 ;
* variable iv186_iv186 0 .. 1 direct encoding
1 iv186_iv186_t >= 0 ;
* variable iv187_iv187 0 .. 1 direct encoding
1 iv187_iv187_t >= 0 ;
* variable iv188_iv188 0 .. 1 direct encoding
1 iv188_iv188_t >= 0 ;
* variable iv189_iv189 0 .. 1 direct encoding
1 iv189_iv189_t >= 0 ;
* variable iv190_iv190 0 .. 1 direct encoding
1 iv190_iv190_t >= 0 ;
* variable iv191_iv191 0 .. 1 direct encoding
1 iv191_iv191_t >= 0 ;
* variable iv192_iv192 0 .. 1 direct encoding
1 iv192_iv192_t >= 0 ;
* variable iv193_iv193 0 .. 1 direct encoding
1 iv193_iv193_t >= 0 ;
* variable iv194_iv194 0 .. 1 direct encoding
1 iv194_iv194_t >= 0 ;
* variable iv195_iv195 0 .. 1 direct encoding
1 iv195_iv195_t >= 0 ;
* variable iv196_iv196 0 .. 1 direct encoding
1 iv196_iv196_t >= 0 ;
* variable iv197_iv197 0 .. 1 direct encoding
1 iv197_iv197_t >= 0 ;
* variable iv198_iv198 0 .. 1 direct encoding
1 iv198_iv198_t >= 0 ;
* variable iv199_iv199 0 .. 1 direct encoding
1 iv199_iv199_t >= 0 ;
* variable iv200_iv200 0 .. 1 direct encoding
1 iv200_iv200_t >= 0 ;
* variable iv201_iv201 0 .. 1 direct encoding
1 iv201_iv201_t >= 0 ;
* variable iv202_iv202 0 .. 1 direct encoding
1 iv202_iv202_t >= 0 ;
* variable iv203_iv203 0 .. 1 direct encoding
1 iv203_iv203_t >= 0 ;
* variable iv204_iv204 0 .. 1 direct encoding
1 iv204_iv204_t >= 0 ;
* variable iv205_iv205 0 .. 1 direct encoding
1 iv205_iv205_t >= 0 ;
* variable iv206_iv206 0 .. 1 direct encoding
1 iv206_iv206_t >= 0 ;
* variable iv207_iv207 0 .. 1 direct encoding
1 iv207_iv207_t >= 0 ;
* variable iv208_iv208 0 .. 1 direct encoding
1 iv208_iv208_t >= 0 ;
* variable iv209_iv209 0 .. 1 direct encoding
1 iv209_iv209_t >= 0 ;
* variable iv210_iv210 0 .. 1 direct encoding
1 iv210_iv210_t >= 0 ;
* variable iv211_iv211 0 .. 1 direct encoding
1 iv211_iv211_t >= 0 ;
* variable iv212_iv212 0 .. 1 direct encoding
1 iv212_iv212_t >= 0 ;
* variable iv213_iv213 0 .. 1 direct encoding
1 iv213_iv213_t >= 0 ;
* variable iv214_iv214 0 .. 1 direct encoding
1 iv214_iv214_t >= 0 ;
* variable iv215_iv215 0 .. 1 direct encoding
1 iv215_iv215_t >= 0 ;
* variable iv216_iv216 0 .. 1 direct encoding
1 iv216_iv216_t >= 0 ;
* variable iv217_iv217 0 .. 1 direct encoding
1 iv217_iv217_t >= 0 ;
* variable iv218_iv218 0 .. 1 direct encoding
1 iv218_iv218_t >= 0 ;
* variable iv219_iv219 0 .. 1 direct encoding
1 iv219_iv219_t >= 0 ;
* variable iv220_iv220 0 .. 1 direct encoding
1 iv220_iv220_t >= 0 ;
* variable iv221_iv221 0 .. 1 direct encoding
1 iv221_iv221_t >= 0 ;
* variable iv222_iv222 0 .. 1 direct encoding
1 iv222_iv222_t >= 0 ;
* variable iv223_iv223 0 .. 1 direct encoding
1 iv223_iv223_t >= 0 ;
* variable iv224_iv224 0 .. 1 direct encoding
1 iv224_iv224_t >= 0 ;
* variable iv225_iv225 0 .. 1 direct encoding
1 iv225_iv225_t >= 0 ;
* variable iv226_iv226 0 .. 1 direct encoding
1 iv226_iv226_t >= 0 ;
* variable iv227_iv227 0 .. 1 direct encoding
1 iv227_iv227_t >= 0 ;
* variable iv228_iv228 0 .. 1 direct encoding
1 iv228_iv228_t >= 0 ;
* variable iv229_iv229 0 .. 1 direct encoding
1 iv229_iv229_t >= 0 ;
* variable iv230_iv230 0 .. 1 direct encoding
1 iv230_iv230_t >= 0 ;
* variable iv231_iv231 0 .. 1 direct encoding
1 iv231_iv231_t >= 0 ;
* variable iv232_iv232 0 .. 1 direct encoding
1 iv232_iv232_t >= 0 ;
* variable iv233_iv233 0 .. 1 direct encoding
1 iv233_iv233_t >= 0 ;
* variable iv234_iv234 0 .. 1 direct encoding
1 iv234_iv234_t >= 0 ;
* variable iv235_iv235 0 .. 1 direct encoding
1 iv235_iv235_t >= 0 ;
* variable iv236_iv236 0 .. 1 direct encoding
1 iv236_iv236_t >= 0 ;
* variable iv237_iv237 0 .. 1 direct encoding
1 iv237_iv237_t >= 0 ;
* variable iv238_iv238 0 .. 1 direct encoding
1 iv238_iv238_t >= 0 ;
* variable iv239_iv239 0 .. 1 direct encoding
1 iv239_iv239_t >= 0 ;
* variable iv240_iv240 0 .. 1 direct encoding
1 iv240_iv240_t >= 0 ;
* variable iv241_iv241 0 .. 1 direct encoding
1 iv241_iv241_t >= 0 ;
* variable iv242_iv242 0 .. 1 direct encoding
1 iv242_iv242_t >= 0 ;
* variable iv243_iv243 0 .. 1 direct encoding
1 iv243_iv243_t >= 0 ;
* variable iv244_iv244 0 .. 1 direct encoding
1 iv244_iv244_t >= 0 ;
* variable iv245_iv245 0 .. 1 direct encoding
1 iv245_iv245_t >= 0 ;
* variable iv246_iv246 0 .. 1 direct encoding
1 iv246_iv246_t >= 0 ;
* variable iv247_iv247 0 .. 1 direct encoding
1 iv247_iv247_t >= 0 ;
* variable iv248_iv248 0 .. 1 direct encoding
1 iv248_iv248_t >= 0 ;
* variable iv249_iv249 0 .. 1 direct encoding
1 iv249_iv249_t >= 0 ;
* variable iv250_iv250 0 .. 1 direct encoding
1 iv250_iv250_t >= 0 ;
* variable iv251_iv251 0 .. 1 direct encoding
1 iv251_iv251_t >= 0 ;
* variable iv252_iv252 0 .. 1 direct encoding
1 iv252_iv252_t >= 0 ;
* variable iv253_iv253 0 .. 1 direct encoding
1 iv253_iv253_t >= 0 ;
* variable iv254_iv254 0 .. 1 direct encoding
1 iv254_iv254_t >= 0 ;
* variable iv255_iv255 0 .. 1 direct encoding
1 iv255_iv255_t >= 0 ;
* variable iv256_iv256 0 .. 1 direct encoding
1 iv256_iv256_t >= 0 ;
* variable iv257_iv257 0 .. 1 direct encoding
1 iv257_iv257_t >= 0 ;
* variable iv258_iv258 0 .. 1 direct encoding
1 iv258_iv258_t >= 0 ;
* variable iv259_iv259 0 .. 1 direct encoding
1 iv259_iv259_t >= 0 ;
* variable iv260_iv260 0 .. 1 direct encoding
1 iv260_iv260_t >= 0 ;
* variable iv261_iv261 0 .. 1 direct encoding
1 iv261_iv261_t >= 0 ;
* variable iv262_iv262 0 .. 1 direct encoding
1 iv262_iv262_t >= 0 ;
* variable iv263_iv263 0 .. 1 direct encoding
1 iv263_iv263_t >= 0 ;
* variable iv264_iv264 0 .. 1 direct encoding
1 iv264_iv264_t >= 0 ;
* variable iv265_iv265 0 .. 1 direct encoding
1 iv265_iv265_t >= 0 ;
* variable iv266_iv266 0 .. 1 direct encoding
1 iv266_iv266_t >= 0 ;
* variable iv267_iv267 0 .. 1 direct encoding
1 iv267_iv267_t >= 0 ;
* variable iv268_iv268 0 .. 1 direct encoding
1 iv268_iv268_t >= 0 ;
* variable iv269_iv269 0 .. 1 direct encoding
1 iv269_iv269_t >= 0 ;
* variable iv270_iv270 0 .. 1 direct encoding
1 iv270_iv270_t >= 0 ;
* variable iv271_iv271 0 .. 1 direct encoding
1 iv271_iv271_t >= 0 ;
* variable iv272_iv272 0 .. 1 direct encoding
1 iv272_iv272_t >= 0 ;
* variable iv273_iv273 0 .. 1 direct encoding
1 iv273_iv273_t >= 0 ;
* variable iv274_iv274 0 .. 1 direct encoding
1 iv274_iv274_t >= 0 ;
* variable iv275_iv275 0 .. 1 direct encoding
1 iv275_iv275_t >= 0 ;
* variable iv276_iv276 0 .. 1 direct encoding
1 iv276_iv276_t >= 0 ;
* variable iv277_iv277 0 .. 1 direct encoding
1 iv277_iv277_t >= 0 ;
* variable iv278_iv278 0 .. 1 direct encoding
1 iv278_iv278_t >= 0 ;
* variable iv279_iv279 0 .. 1 direct encoding
1 iv279_iv279_t >= 0 ;
* variable iv280_iv280 0 .. 1 direct encoding
1 iv280_iv280_t >= 0 ;
* variable iv281_iv281 0 .. 1 direct encoding
1 iv281_iv281_t >= 0 ;
* variable iv282_iv282 0 .. 1 direct encoding
1 iv282_iv282_t >= 0 ;
* variable iv283_iv283 0 .. 1 direct encoding
1 iv283_iv283_t >= 0 ;
* variable iv284_iv284 0 .. 1 direct encoding
1 iv284_iv284_t >= 0 ;
* variable iv285_iv285 0 .. 1 direct encoding
1 iv285_iv285_t >= 0 ;
* variable iv286_iv286 0 .. 1 direct encoding
1 iv286_iv286_t >= 0 ;
* variable iv287_iv287 0 .. 1 direct encoding
1 iv287_iv287_t >= 0 ;
* variable iv288_iv288 0 .. 1 direct encoding
1 iv288_iv288_t >= 0 ;
* variable iv289_iv289 0 .. 1 direct encoding
1 iv289_iv289_t >= 0 ;
* variable iv290_iv290 0 .. 1 direct encoding
1 iv290_iv290_t >= 0 ;
* variable iv291_iv291 0 .. 1 direct encoding
1 iv291_iv291_t >= 0 ;
* variable iv292_iv292 0 .. 1 direct encoding
1 iv292_iv292_t >= 0 ;
* variable iv293_iv293 0 .. 1 direct encoding
1 iv293_iv293_t >= 0 ;
* variable iv294_iv294 0 .. 1 direct encoding
1 iv294_iv294_t >= 0 ;
* variable iv295_iv295 0 .. 1 direct encoding
1 iv295_iv295_t >= 0 ;
* variable iv296_iv296 0 .. 1 direct encoding
1 iv296_iv296_t >= 0 ;
* variable iv297_iv297 0 .. 1 direct encoding
1 iv297_iv297_t >= 0 ;
* variable iv298_iv298 0 .. 1 direct encoding
1 iv298_iv298_t >= 0 ;
* variable iv299_iv299 0 .. 1 direct encoding
1 iv299_iv299_t >= 0 ;
* variable iv300_iv300 0 .. 1 direct encoding
1 iv300_iv300_t >= 0 ;
* variable iv301_iv301 0 .. 1 direct encoding
1 iv301_iv301_t >= 0 ;
* variable iv302_iv302 0 .. 1 direct encoding
1 iv302_iv302_t >= 0 ;
* variable iv303_iv303 0 .. 1 direct encoding
1 iv303_iv303_t >= 0 ;
* variable iv304_iv304 0 .. 1 direct encoding
1 iv304_iv304_t >= 0 ;
* variable iv305_iv305 0 .. 1 direct encoding
1 iv305_iv305_t >= 0 ;
* variable iv306_iv306 0 .. 1 direct encoding
1 iv306_iv306_t >= 0 ;
* variable iv307_iv307 0 .. 1 direct encoding
1 iv307_iv307_t >= 0 ;
* variable iv308_iv308 0 .. 1 direct encoding
1 iv308_iv308_t >= 0 ;
* variable iv309_iv309 0 .. 1 direct encoding
1 iv309_iv309_t >= 0 ;
* variable iv310_iv310 0 .. 1 direct encoding
1 iv310_iv310_t >= 0 ;
* variable iv311_iv311 0 .. 1 direct encoding
1 iv311_iv311_t >= 0 ;
* variable iv312_iv312 0 .. 1 direct encoding
1 iv312_iv312_t >= 0 ;
* variable iv313_iv313 0 .. 1 direct encoding
1 iv313_iv313_t >= 0 ;
* variable iv314_iv314 0 .. 1 direct encoding
1 iv314_iv314_t >= 0 ;
* variable iv315_iv315 0 .. 1 direct encoding
1 iv315_iv315_t >= 0 ;
* variable iv316_iv316 0 .. 1 direct encoding
1 iv316_iv316_t >= 0 ;
* variable iv317_iv317 0 .. 1 direct encoding
1 iv317_iv317_t >= 0 ;
* variable iv318_iv318 0 .. 1 direct encoding
1 iv318_iv318_t >= 0 ;
* variable iv319_iv319 0 .. 1 direct encoding
1 iv319_iv319_t >= 0 ;
* variable iv320_iv320 0 .. 1 direct encoding
1 iv320_iv320_t >= 0 ;
* variable iv321_iv321 0 .. 1 direct encoding
1 iv321_iv321_t >= 0 ;
* variable iv322_iv322 0 .. 1 direct encoding
1 iv322_iv322_t >= 0 ;
* variable iv323_iv323 0 .. 1 direct encoding
1 iv323_iv323_t >= 0 ;
* variable iv324_iv324 0 .. 1 direct encoding
1 iv324_iv324_t >= 0 ;
* variable iv325_iv325 0 .. 1 direct encoding
1 iv325_iv325_t >= 0 ;
* variable iv326_iv326 0 .. 1 direct encoding
1 iv326_iv326_t >= 0 ;
* variable iv327_iv327 0 .. 1 direct encoding
1 iv327_iv327_t >= 0 ;
* variable iv328_iv328 0 .. 1 direct encoding
1 iv328_iv328_t >= 0 ;
* variable iv329_iv329 0 .. 1 direct encoding
1 iv329_iv329_t >= 0 ;
* variable iv330_iv330 0 .. 1 direct encoding
1 iv330_iv330_t >= 0 ;
* variable iv331_iv331 0 .. 1 direct encoding
1 iv331_iv331_t >= 0 ;
* variable iv332_iv332 0 .. 1 direct encoding
1 iv332_iv332_t >= 0 ;
* variable iv333_iv333 0 .. 1 direct encoding
1 iv333_iv333_t >= 0 ;
* variable iv334_iv334 0 .. 1 direct encoding
1 iv334_iv334_t >= 0 ;
* variable iv335_iv335 0 .. 1 direct encoding
1 iv335_iv335_t >= 0 ;
* variable iv336_iv336 0 .. 1 direct encoding
1 iv336_iv336_t >= 0 ;
* variable iv337_iv337 0 .. 1 direct encoding
1 iv337_iv337_t >= 0 ;
* variable iv338_iv338 0 .. 1 direct encoding
1 iv338_iv338_t >= 0 ;
* variable iv339_iv339 0 .. 1 direct encoding
1 iv339_iv339_t >= 0 ;
* variable iv340_iv340 0 .. 1 direct encoding
1 iv340_iv340_t >= 0 ;
* variable iv341_iv341 0 .. 1 direct encoding
1 iv341_iv341_t >= 0 ;
* variable iv342_iv342 0 .. 1 direct encoding
1 iv342_iv342_t >= 0 ;
* variable iv343_iv343 0 .. 1 direct encoding
1 iv343_iv343_t >= 0 ;
* variable iv344_iv344 0 .. 1 direct encoding
1 iv344_iv344_t >= 0 ;
* variable iv345_iv345 0 .. 1 direct encoding
1 iv345_iv345_t >= 0 ;
* variable iv346_iv346 0 .. 1 direct encoding
1 iv346_iv346_t >= 0 ;
* variable iv347_iv347 0 .. 1 direct encoding
1 iv347_iv347_t >= 0 ;
* variable iv348_iv348 0 .. 1 direct encoding
1 iv348_iv348_t >= 0 ;
* variable iv349_iv349 0 .. 1 direct encoding
1 iv349_iv349_t >= 0 ;
* variable iv350_iv350 0 .. 1 direct encoding
1 iv350_iv350_t >= 0 ;
* variable iv351_iv351 0 .. 1 direct encoding
1 iv351_iv351_t >= 0 ;
* variable iv352_iv352 0 .. 1 direct encoding
1 iv352_iv352_t >= 0 ;
* variable iv353_iv353 0 .. 1 direct encoding
1 iv353_iv353_t >= 0 ;
* variable iv354_iv354 0 .. 1 direct encoding
1 iv354_iv354_t >= 0 ;
* variable iv355_iv355 0 .. 1 direct encoding
1 iv355_iv355_t >= 0 ;
* variable iv356_iv356 0 .. 1 direct encoding
1 iv356_iv356_t >= 0 ;
* variable iv357_iv357 0 .. 1 direct encoding
1 iv357_iv357_t >= 0 ;
* variable iv358_iv358 0 .. 1 direct encoding
1 iv358_iv358_t >= 0 ;
* variable iv359_iv359 0 .. 1 direct encoding
1 iv359_iv359_t >= 0 ;
* variable iv360_iv360 0 .. 1 direct encoding
1 iv360_iv360_t >= 0 ;
* variable iv361_iv361 0 .. 1 direct encoding
1 iv361_iv361_t >= 0 ;
* variable iv362_iv362 0 .. 1 direct encoding
1 iv362_iv362_t >= 0 ;
* variable iv363_iv363 0 .. 1 direct encoding
1 iv363_iv363_t >= 0 ;
* variable iv364_iv364 0 .. 1 direct encoding
1 iv364_iv364_t >= 0 ;
* variable iv365_iv365 0 .. 1 direct encoding
1 iv365_iv365_t >= 0 ;
* variable iv366_iv366 0 .. 1 direct encoding
1 iv366_iv366_t >= 0 ;
* variable iv367_iv367 0 .. 1 direct encoding
1 iv367_iv367_t >= 0 ;
* variable iv368_iv368 0 .. 1 direct encoding
1 iv368_iv368_t >= 0 ;
* variable iv369_iv369 0 .. 1 direct encoding
1 iv369_iv369_t >= 0 ;
* variable iv370_iv370 0 .. 1 direct encoding
1 iv370_iv370_t >= 0 ;
* variable iv371_iv371 0 .. 1 direct encoding
1 iv371_iv371_t >= 0 ;
* variable iv372_iv372 0 .. 1 direct encoding
1 iv372_iv372_t >= 0 ;
* variable iv373_iv373 0 .. 1 direct encoding
1 iv373_iv373_t >= 0 ;
* variable iv374_iv374 0 .. 1 direct encoding
1 iv374_iv374_t >= 0 ;
* variable iv375_iv375 0 .. 1 direct encoding
1 iv375_iv375_t >= 0 ;
* variable iv376_iv376 0 .. 1 direct encoding
1 iv376_iv376_t >= 0 ;
* variable iv377_iv377 0 .. 1 direct encoding
1 iv377_iv377_t >= 0 ;
* variable iv378_iv378 0 .. 1 direct encoding
1 iv378_iv378_t >= 0 ;
* variable iv379_iv379 0 .. 1 direct encoding
1 iv379_iv379_t >= 0 ;
* variable iv380_iv380 0 .. 1 direct encoding
1 iv380_iv380_t >= 0 ;
* variable iv381_iv381 0 .. 1 direct encoding
1 iv381_iv381_t >= 0 ;
* variable iv382_iv382 0 .. 1 direct encoding
1 iv382_iv382_t >= 0 ;
* variable iv383_iv383 0 .. 1 direct encoding
1 iv383_iv383_t >= 0 ;
* variable iv384_iv384 0 .. 1 direct encoding
1 iv384_iv384_t >= 0 ;
* variable iv385_iv385 0 .. 1 direct encoding
1 iv385_iv385_t >= 0 ;
* variable iv386_iv386 0 .. 1 direct encoding
1 iv386_iv386_t >= 0 ;
* variable iv387_iv387 0 .. 1 direct encoding
1 iv387_iv387_t >= 0 ;
* variable iv388_iv388 0 .. 1 direct encoding
1 iv388_iv388_t >= 0 ;
* variable iv389_iv389 0 .. 1 direct encoding
1 iv389_iv389_t >= 0 ;
* variable iv390_iv390 0 .. 1 direct encoding
1 iv390_iv390_t >= 0 ;
* variable iv391_iv391 0 .. 1 direct encoding
1 iv391_iv391_t >= 0 ;
* variable iv392_iv392 0 .. 1 direct encoding
1 iv392_iv392_t >= 0 ;
* variable iv393_iv393 0 .. 1 direct encoding
1 iv393_iv393_t >= 0 ;
* variable iv394_iv394 0 .. 1 direct encoding
1 iv394_iv394_t >= 0 ;
* variable iv395_iv395 0 .. 1 direct encoding
1 iv395_iv395_t >= 0 ;
* variable iv396_iv396 0 .. 1 direct encoding
1 iv396_iv396_t >= 0 ;
* variable iv397_iv397 0 .. 1 direct encoding
1 iv397_iv397_t >= 0 ;
* variable iv398_iv398 0 .. 1 direct encoding
1 iv398_iv398_t >= 0 ;
* variable iv399_iv399 0 .. 1 direct encoding
1 iv399_iv399_t >= 0 ;
* variable iv400_iv400 0 .. 1 direct encoding
1 iv400_iv400_t >= 0 ;
* variable iv401_iv401 0 .. 1 direct encoding
1 iv401_iv401_t >= 0 ;
* variable iv402_iv402 0 .. 1 direct encoding
1 iv402_iv402_t >= 0 ;
* variable iv403_iv403 0 .. 1 direct encoding
1 iv403_iv403_t >= 0 ;
* variable iv404_iv404 0 .. 1 direct encoding
1 iv404_iv404_t >= 0 ;
* variable iv405_iv405 0 .. 1 direct encoding
1 iv405_iv405_t >= 0 ;
* variable iv406_iv406 0 .. 1 direct encoding
1 iv406_iv406_t >= 0 ;
* variable iv407_iv407 0 .. 1 direct encoding
1 iv407_iv407_t >= 0 ;
* variable iv408_iv408 0 .. 1 direct encoding
1 iv408_iv408_t >= 0 ;
* variable iv409_iv409 0 .. 1 direct encoding
1 iv409_iv409_t >= 0 ;
* variable iv410_iv410 0 .. 1 direct encoding
1 iv410_iv410_t >= 0 ;
* variable iv411_iv411 0 .. 1 direct encoding
1 iv411_iv411_t >= 0 ;
* variable iv412_iv412 0 .. 1 direct encoding
1 iv412_iv412_t >= 0 ;
* variable iv413_iv413 0 .. 1 direct encoding
1 iv413_iv413_t >= 0 ;
* variable iv414_iv414 0 .. 1 direct encoding
1 iv414_iv414_t >= 0 ;
* variable iv415_iv415 0 .. 1 direct encoding
1 iv415_iv415_t >= 0 ;
* variable iv416_iv416 0 .. 1 direct encoding
1 iv416_iv416_t >= 0 ;
* variable iv417_iv417 0 .. 1 direct encoding
1 iv417_iv417_t >= 0 ;
* variable iv418_iv418 0 .. 1 direct encoding
1 iv418_iv418_t >= 0 ;
* variable iv419_iv419 0 .. 1 direct encoding
1 iv419_iv419_t >= 0 ;
* variable iv420_iv420 0 .. 1 direct encoding
1 iv420_iv420_t >= 0 ;
* variable iv421_iv421 0 .. 1 direct encoding
1 iv421_iv421_t >= 0 ;
* variable iv422_iv422 0 .. 1 direct encoding
1 iv422_iv422_t >= 0 ;
* variable iv423_iv423 0 .. 1 direct encoding
1 iv423_iv423_t >= 0 ;
* variable iv424_iv424 0 .. 1 direct encoding
1 iv424_iv424_t >= 0 ;
* variable iv425_iv425 0 .. 1 direct encoding
1 iv425_iv425_t >= 0 ;
* variable iv426_iv426 0 .. 1 direct encoding
1 iv426_iv426_t >= 0 ;
* variable iv427_iv427 0 .. 1 direct encoding
1 iv427_iv427_t >= 0 ;
* variable iv428_iv428 0 .. 1 direct encoding
1 iv428_iv428_t >= 0 ;
* variable iv429_iv429 0 .. 1 direct encoding
1 iv429_iv429_t >= 0 ;
* variable iv430_iv430 0 .. 1 direct encoding
1 iv430_iv430_t >= 0 ;
* variable iv431_iv431 0 .. 1 direct encoding
1 iv431_iv431_t >= 0 ;
* variable iv432_iv432 0 .. 1 direct encoding
1 iv432_iv432_t >= 0 ;
* variable iv433_iv433 0 .. 1 direct encoding
1 iv433_iv433_t >= 0 ;
* variable iv434_iv434 0 .. 1 direct encoding
1 iv434_iv434_t >= 0 ;
* variable iv435_iv435 0 .. 1 direct encoding
1 iv435_iv435_t >= 0 ;
* variable iv436_iv436 0 .. 1 direct encoding
1 iv436_iv436_t >= 0 ;
* variable iv437_iv437 0 .. 1 direct encoding
1 iv437_iv437_t >= 0 ;
* variable iv438_iv438 0 .. 1 direct encoding
1 iv438_iv438_t >= 0 ;
* variable iv439_iv439 0 .. 1 direct encoding
1 iv439_iv439_t >= 0 ;
* variable iv440_iv440 0 .. 1 direct encoding
1 iv440_iv440_t >= 0 ;
* variable iv441_iv441 0 .. 1 direct encoding
1 iv441_iv441_t >= 0 ;
* variable iv442_iv442 0 .. 1 direct encoding
1 iv442_iv442_t >= 0 ;
* variable iv443_iv443 0 .. 1 direct encoding
1 iv443_iv443_t >= 0 ;
* variable iv444_iv444 0 .. 1 direct encoding
1 iv444_iv444_t >= 0 ;
* variable iv445_iv445 0 .. 1 direct encoding
1 iv445_iv445_t >= 0 ;
* variable iv446_iv446 0 .. 1 direct encoding
1 iv446_iv446_t >= 0 ;
* variable iv447_iv447 0 .. 1 direct encoding
1 iv447_iv447_t >= 0 ;
* variable iv448_iv448 0 .. 1 direct encoding
1 iv448_iv448_t >= 0 ;
* variable iv449_iv449 0 .. 1 direct encoding
1 iv449_iv449_t >= 0 ;
* variable iv450_iv450 0 .. 1 direct encoding
1 iv450_iv450_t >= 0 ;
* variable iv451_iv451 0 .. 1 direct encoding
1 iv451_iv451_t >= 0 ;
* variable iv452_iv452 0 .. 1 direct encoding
1 iv452_iv452_t >= 0 ;
* variable iv453_iv453 0 .. 1 direct encoding
1 iv453_iv453_t >= 0 ;
* variable iv454_iv454 0 .. 1 direct encoding
1 iv454_iv454_t >= 0 ;
* variable iv455_iv455 0 .. 1 direct encoding
1 iv455_iv455_t >= 0 ;
* variable iv456_iv456 0 .. 1 direct encoding
1 iv456_iv456_t >= 0 ;
* variable iv457_iv457 0 .. 1 direct encoding
1 iv457_iv457_t >= 0 ;
* variable iv458_iv458 0 .. 1 direct encoding
1 iv458_iv458_t >= 0 ;
* variable iv459_iv459 0 .. 1 direct encoding
1 iv459_iv459_t >= 0 ;
* variable iv460_iv460 0 .. 1 direct encoding
1 iv460_iv460_t >= 0 ;
* variable iv461_iv461 0 .. 1 direct encoding
1 iv461_iv461_t >= 0 ;
* variable iv462_iv462 0 .. 1 direct encoding
1 iv462_iv462_t >= 0 ;
* variable iv463_iv463 0 .. 1 direct encoding
1 iv463_iv463_t >= 0 ;
* variable iv464_iv464 0 .. 1 direct encoding
1 iv464_iv464_t >= 0 ;
* variable iv465_iv465 0 .. 1 direct encoding
1 iv465_iv465_t >= 0 ;
* variable iv466_iv466 0 .. 1 direct encoding
1 iv466_iv466_t >= 0 ;
* variable iv467_iv467 0 .. 1 direct encoding
1 iv467_iv467_t >= 0 ;
* variable iv468_iv468 0 .. 1 direct encoding
1 iv468_iv468_t >= 0 ;
* variable iv469_iv469 0 .. 1 direct encoding
1 iv469_iv469_t >= 0 ;
* variable iv470_iv470 0 .. 1 direct encoding
1 iv470_iv470_t >= 0 ;
* variable iv471_iv471 0 .. 1 direct encoding
1 iv471_iv471_t >= 0 ;
* variable iv472_iv472 0 .. 1 direct encoding
1 iv472_iv472_t >= 0 ;
* variable iv473_iv473 0 .. 1 direct encoding
1 iv473_iv473_t >= 0 ;
* variable iv474_iv474 0 .. 1 direct encoding
1 iv474_iv474_t >= 0 ;
* variable iv475_iv475 0 .. 1 direct encoding
1 iv475_iv475_t >= 0 ;
* variable iv476_iv476 0 .. 1 direct encoding
1 iv476_iv476_t >= 0 ;
* variable iv477_iv477 0 .. 1 direct encoding
1 iv477_iv477_t >= 0 ;
* variable iv478_iv478 0 .. 1 direct encoding
1 iv478_iv478_t >= 0 ;
* variable iv479_iv479 0 .. 1 direct encoding
1 iv479_iv479_t >= 0 ;
* variable iv480_iv480 0 .. 1 direct encoding
1 iv480_iv480_t >= 0 ;
* variable iv481_iv481 0 .. 1 direct encoding
1 iv481_iv481_t >= 0 ;
* variable iv482_iv482 0 .. 1 direct encoding
1 iv482_iv482_t >= 0 ;
* variable iv483_iv483 0 .. 1 direct encoding
1 iv483_iv483_t >= 0 ;
* variable iv484_iv484 0 .. 1 direct encoding
1 iv484_iv484_t >= 0 ;
* variable iv485_iv485 0 .. 1 direct encoding
1 iv485_iv485_t >= 0 ;
* variable iv486_iv486 0 .. 1 direct encoding
1 iv486_iv486_t >= 0 ;
* variable iv487_iv487 0 .. 1 direct encoding
1 iv487_iv487_t >= 0 ;
* variable iv488_iv488 0 .. 1 direct encoding
1 iv488_iv488_t >= 0 ;
* variable iv489_iv489 0 .. 1 direct encoding
1 iv489_iv489_t >= 0 ;
* variable iv490_iv490 0 .. 1 direct encoding
1 iv490_iv490_t >= 0 ;
* variable iv491_iv491 0 .. 1 direct encoding
1 iv491_iv491_t >= 0 ;
* variable iv492_iv492 0 .. 1 direct encoding
1 iv492_iv492_t >= 0 ;
* variable iv493_iv493 0 .. 1 direct encoding
1 iv493_iv493_t >= 0 ;
* variable iv494_iv494 0 .. 1 direct encoding
1 iv494_iv494_t >= 0 ;
* variable iv495_iv495 0 .. 1 direct encoding
1 iv495_iv495_t >= 0 ;
* variable iv496_iv496 0 .. 1 direct encoding
1 iv496_iv496_t >= 0 ;
* variable iv497_iv497 0 .. 1 direct encoding
1 iv497_iv497_t >= 0 ;
* variable iv498_iv498 0 .. 1 direct encoding
1 iv498_iv498_t >= 0 ;
* variable iv499_iv499 0 .. 1 direct encoding
1 iv499_iv499_t >= 0 ;
* variable iv500_iv500 0 .. 1 direct encoding
1 iv500_iv500_t >= 0 ;
* variable iv501_iv501 0 .. 1 direct encoding
1 iv501_iv501_t >= 0 ;
* variable iv502_iv502 0 .. 1 direct encoding
1 iv502_iv502_t >= 0 ;
* variable iv503_iv503 0 .. 1 direct encoding
1 iv503_iv503_t >= 0 ;
* variable iv504_iv504 0 .. 1 direct encoding
1 iv504_iv504_t >= 0 ;
* variable iv505_iv505 0 .. 1 direct encoding
1 iv505_iv505_t >= 0 ;
* variable iv506_iv506 0 .. 1 direct encoding
1 iv506_iv506_t >= 0 ;
* variable iv507_iv507 0 .. 1 direct encoding
1 iv507_iv507_t >= 0 ;
* variable iv508_iv508 0 .. 1 direct encoding
1 iv508_iv508_t >= 0 ;
* variable iv509_iv509 0 .. 1 direct encoding
1 iv509_iv509_t >= 0 ;
* variable iv510_iv510 0 .. 1 direct encoding
1 iv510_iv510_t >= 0 ;
* variable iv511_iv511 0 .. 1 direct encoding
1 iv511_iv511_t >= 0 ;
* variable iv512_iv512 0 .. 1 direct encoding
1 iv512_iv512_t >= 0 ;
* variable iv513_iv513 0 .. 1 direct encoding
1 iv513_iv513_t >= 0 ;
* variable iv514_iv514 0 .. 1 direct encoding
1 iv514_iv514_t >= 0 ;
* variable iv515_iv515 0 .. 1 direct encoding
1 iv515_iv515_t >= 0 ;
* variable iv516_iv516 0 .. 1 direct encoding
1 iv516_iv516_t >= 0 ;
* variable iv517_iv517 0 .. 1 direct encoding
1 iv517_iv517_t >= 0 ;
* variable iv518_iv518 0 .. 1 direct encoding
1 iv518_iv518_t >= 0 ;
* variable iv519_iv519 0 .. 1 direct encoding
1 iv519_iv519_t >= 0 ;
* variable iv520_iv520 0 .. 1 direct encoding
1 iv520_iv520_t >= 0 ;
* variable iv521_iv521 0 .. 1 direct encoding
1 iv521_iv521_t >= 0 ;
* variable iv522_iv522 0 .. 1 direct encoding
1 iv522_iv522_t >= 0 ;
* variable iv523_iv523 0 .. 1 direct encoding
1 iv523_iv523_t >= 0 ;
* variable iv524_iv524 0 .. 1 direct encoding
1 iv524_iv524_t >= 0 ;
* variable iv525_iv525 0 .. 1 direct encoding
1 iv525_iv525_t >= 0 ;
* variable iv526_iv526 0 .. 1 direct encoding
1 iv526_iv526_t >= 0 ;
* variable iv527_iv527 0 .. 1 direct encoding
1 iv527_iv527_t >= 0 ;
* variable iv528_iv528 0 .. 1 direct encoding
1 iv528_iv528_t >= 0 ;
* variable iv529_iv529 0 .. 1 direct encoding
1 iv529_iv529_t >= 0 ;
* variable iv530_iv530 0 .. 1 direct encoding
1 iv530_iv530_t >= 0 ;
* variable iv531_iv531 0 .. 1 direct encoding
1 iv531_iv531_t >= 0 ;
* variable iv532_iv532 0 .. 1 direct encoding
1 iv532_iv532_t >= 0 ;
* variable iv533_iv533 0 .. 1 direct encoding
1 iv533_iv533_t >= 0 ;
* variable iv534_iv534 0 .. 1 direct encoding
1 iv534_iv534_t >= 0 ;
* variable iv535_iv535 0 .. 1 direct encoding
1 iv535_iv535_t >= 0 ;
* variable iv536_iv536 0 .. 1 direct encoding
1 iv536_iv536_t >= 0 ;
* variable iv537_iv537 0 .. 1 direct encoding
1 iv537_iv537_t >= 0 ;
* variable iv538_iv538 0 .. 1 direct encoding
1 iv538_iv538_t >= 0 ;
* variable iv539_iv539 0 .. 1 direct encoding
1 iv539_iv539_t >= 0 ;
* variable iv540_iv540 0 .. 1 direct encoding
1 iv540_iv540_t >= 0 ;
* variable iv541_iv541 0 .. 1 direct encoding
1 iv541_iv541_t >= 0 ;
* variable iv542_iv542 0 .. 1 direct encoding
1 iv542_iv542_t >= 0 ;
* variable iv543_iv543 0 .. 1 direct encoding
1 iv543_iv543_t >= 0 ;
* variable iv544_iv544 0 .. 1 direct encoding
1 iv544_iv544_t >= 0 ;
* variable iv545_iv545 0 .. 1 direct encoding
1 iv545_iv545_t >= 0 ;
* variable iv546_iv546 0 .. 1 direct encoding
1 iv546_iv546_t >= 0 ;
* variable iv547_iv547 0 .. 1 direct encoding
1 iv547_iv547_t >= 0 ;
* variable iv548_iv548 0 .. 1 direct encoding
1 iv548_iv548_t >= 0 ;
* variable iv549_iv549 0 .. 1 direct encoding
1 iv549_iv549_t >= 0 ;
* variable iv550_iv550 0 .. 1 direct encoding
1 iv550_iv550_t >= 0 ;
* variable iv551_iv551 0 .. 1 direct encoding
1 iv551_iv551_t >= 0 ;
* variable iv552_iv552 0 .. 1 direct encoding
1 iv552_iv552_t >= 0 ;
* variable iv553_iv553 0 .. 1 direct encoding
1 iv553_iv553_t >= 0 ;
* variable iv554_iv554 0 .. 1 direct encoding
1 iv554_iv554_t >= 0 ;
* variable iv555_iv555 0 .. 1 direct encoding
1 iv555_iv555_t >= 0 ;
* variable iv556_iv556 0 .. 1 direct encoding
1 iv556_iv556_t >= 0 ;
* variable iv557_iv557 0 .. 1 direct encoding
1 iv557_iv557_t >= 0 ;
* variable iv558_iv558 0 .. 1 direct encoding
1 iv558_iv558_t >= 0 ;
* variable iv559_iv559 0 .. 1 direct encoding
1 iv559_iv559_t >= 0 ;
* variable iv560_iv560 0 .. 1 direct encoding
1 iv560_iv560_t >= 0 ;
* variable iv561_iv561 0 .. 1 direct encoding
1 iv561_iv561_t >= 0 ;
* variable iv562_iv562 0 .. 1 direct encoding
1 iv562_iv562_t >= 0 ;
* variable iv563_iv563 0 .. 1 direct encoding
1 iv563_iv563_t >= 0 ;
* variable iv564_iv564 0 .. 1 direct encoding
1 iv564_iv564_t >= 0 ;
* variable iv565_iv565 0 .. 1 direct encoding
1 iv565_iv565_t >= 0 ;
* variable iv566_iv566 0 .. 1 direct encoding
1 iv566_iv566_t >= 0 ;
* variable iv567_iv567 0 .. 1 direct encoding
1 iv567_iv567_t >= 0 ;
* variable iv568_iv568 0 .. 1 direct encoding
1 iv568_iv568_t >= 0 ;
* variable iv569_iv569 0 .. 1 direct encoding
1 iv569_iv569_t >= 0 ;
* variable iv570_iv570 0 .. 1 direct encoding
1 iv570_iv570_t >= 0 ;
* variable iv571_iv571 0 .. 1 direct encoding
1 iv571_iv571_t >= 0 ;
* variable iv572_iv572 0 .. 1 direct encoding
1 iv572_iv572_t >= 0 ;
* variable iv573_iv573 0 .. 1 direct encoding
1 iv573_iv573_t >= 0 ;
* variable iv574_iv574 0 .. 1 direct encoding
1 iv574_iv574_t >= 0 ;
* variable iv575_iv575 0 .. 1 direct encoding
1 iv575_iv575_t >= 0 ;
* variable iv576_iv576 0 .. 1 direct encoding
1 iv576_iv576_t >= 0 ;
* variable iv577_iv577 0 .. 1 direct encoding
1 iv577_iv577_t >= 0 ;
* variable iv578_iv578 0 .. 1 direct encoding
1 iv578_iv578_t >= 0 ;
* variable iv579_iv579 0 .. 1 direct encoding
1 iv579_iv579_t >= 0 ;
* variable iv580_iv580 0 .. 1 direct encoding
1 iv580_iv580_t >= 0 ;
* variable iv581_iv581 0 .. 1 direct encoding
1 iv581_iv581_t >= 0 ;
* variable iv582_iv582 0 .. 1 direct encoding
1 iv582_iv582_t >= 0 ;
* variable iv583_iv583 0 .. 1 direct encoding
1 iv583_iv583_t >= 0 ;
* variable iv584_iv584 0 .. 1 direct encoding
1 iv584_iv584_t >= 0 ;
* variable iv585_iv585 0 .. 1 direct encoding
1 iv585_iv585_t >= 0 ;
* variable iv586_iv586 0 .. 1 direct encoding
1 iv586_iv586_t >= 0 ;
* variable iv587_iv587 0 .. 1 direct encoding
1 iv587_iv587_t >= 0 ;
* variable iv588_iv588 0 .. 1 direct encoding
1 iv588_iv588_t >= 0 ;
* variable iv589_iv589 0 .. 1 direct encoding
1 iv589_iv589_t >= 0 ;
* variable iv590_iv590 0 .. 1 direct encoding
1 iv590_iv590_t >= 0 ;
* variable iv591_iv591 0 .. 1 direct encoding
1 iv591_iv591_t >= 0 ;
* variable iv592_iv592 0 .. 1 direct encoding
1 iv592_iv592_t >= 0 ;
* variable iv593_iv593 0 .. 1 direct encoding
1 iv593_iv593_t >= 0 ;
* variable iv594_iv594 0 .. 1 direct encoding
1 iv594_iv594_t >= 0 ;
* variable iv595_iv595 0 .. 1 direct encoding
1 iv595_iv595_t >= 0 ;
* variable iv596_iv596 0 .. 1 direct encoding
1 iv596_iv596_t >= 0 ;
* variable iv597_iv597 0 .. 1 direct encoding
1 iv597_iv597_t >= 0 ;
* variable iv598_iv598 0 .. 1 direct encoding
1 iv598_iv598_t >= 0 ;
* variable iv599_iv599 0 .. 1 direct encoding
1 iv599_iv599_t >= 0 ;
* variable iv600_iv600 0 .. 1 direct encoding
1 iv600_iv600_t >= 0 ;
* variable iv601_iv601 0 .. 1 direct encoding
1 iv601_iv601_t >= 0 ;
* variable iv602_iv602 0 .. 1 direct encoding
1 iv602_iv602_t >= 0 ;
* variable iv603_iv603 0 .. 1 direct encoding
1 iv603_iv603_t >= 0 ;
* variable iv604_iv604 0 .. 1 direct encoding
1 iv604_iv604_t >= 0 ;
* variable iv605_iv605 0 .. 1 direct encoding
1 iv605_iv605_t >= 0 ;
* variable iv606_iv606 0 .. 1 direct encoding
1 iv606_iv606_t >= 0 ;
* variable iv607_iv607 0 .. 1 direct encoding
1 iv607_iv607_t >= 0 ;
* variable iv608_iv608 0 .. 1 direct encoding
1 iv608_iv608_t >= 0 ;
* variable iv609_iv609 0 .. 1 direct encoding
1 iv609_iv609_t >= 0 ;
* variable iv610_iv610 0 .. 1 direct encoding
1 iv610_iv610_t >= 0 ;
* variable iv611_iv611 0 .. 1 direct encoding
1 iv611_iv611_t >= 0 ;
* variable iv612_iv612 0 .. 1 direct encoding
1 iv612_iv612_t >= 0 ;
* variable iv613_iv613 0 .. 1 direct encoding
1 iv613_iv613_t >= 0 ;
* variable iv614_iv614 0 .. 1 direct encoding
1 iv614_iv614_t >= 0 ;
* variable iv615_iv615 0 .. 1 direct encoding
1 iv615_iv615_t >= 0 ;
* variable iv616_iv616 0 .. 1 direct encoding
1 iv616_iv616_t >= 0 ;
* variable iv617_iv617 0 .. 1 direct encoding
1 iv617_iv617_t >= 0 ;
* variable iv618_iv618 0 .. 1 direct encoding
1 iv618_iv618_t >= 0 ;
* variable iv619_iv619 0 .. 1 direct encoding
1 iv619_iv619_t >= 0 ;
* variable iv620_iv620 0 .. 1 direct encoding
1 iv620_iv620_t >= 0 ;
* variable iv621_iv621 0 .. 1 direct encoding
1 iv621_iv621_t >= 0 ;
* variable iv622_iv622 0 .. 1 direct encoding
1 iv622_iv622_t >= 0 ;
* variable iv623_iv623 0 .. 1 direct encoding
1 iv623_iv623_t >= 0 ;
* variable iv624_iv624 0 .. 1 direct encoding
1 iv624_iv624_t >= 0 ;
* variable iv625_iv625 0 .. 1 direct encoding
1 iv625_iv625_t >= 0 ;
* variable iv626_iv626 0 .. 1 direct encoding
1 iv626_iv626_t >= 0 ;
* variable iv627_iv627 0 .. 1 direct encoding
1 iv627_iv627_t >= 0 ;
* variable iv628_iv628 0 .. 1 direct encoding
1 iv628_iv628_t >= 0 ;
* variable iv629_iv629 0 .. 1 direct encoding
1 iv629_iv629_t >= 0 ;
* variable iv630_iv630 0 .. 1 direct encoding
1 iv630_iv630_t >= 0 ;
* variable iv631_iv631 0 .. 1 direct encoding
1 iv631_iv631_t >= 0 ;
* variable iv632_iv632 0 .. 1 direct encoding
1 iv632_iv632_t >= 0 ;
* variable iv633_iv633 0 .. 1 direct encoding
1 iv633_iv633_t >= 0 ;
* variable iv634_iv634 0 .. 1 direct encoding
1 iv634_iv634_t >= 0 ;
* variable iv635_iv635 0 .. 1 direct encoding
1 iv635_iv635_t >= 0 ;
* variable iv636_iv636 0 .. 1 direct encoding
1 iv636_iv636_t >= 0 ;
* variable iv637_iv637 0 .. 1 direct encoding
1 iv637_iv637_t >= 0 ;
* variable iv638_iv638 0 .. 1 direct encoding
1 iv638_iv638_t >= 0 ;
* variable iv639_iv639 0 .. 1 direct encoding
1 iv639_iv639_t >= 0 ;
* variable iv640_iv640 0 .. 1 direct encoding
1 iv640_iv640_t >= 0 ;
* variable iv641_iv641 0 .. 1 direct encoding
1 iv641_iv641_t >= 0 ;
* variable iv642_iv642 0 .. 1 direct encoding
1 iv642_iv642_t >= 0 ;
* variable iv643_iv643 0 .. 1 direct encoding
1 iv643_iv643_t >= 0 ;
* variable iv644_iv644 0 .. 1 direct encoding
1 iv644_iv644_t >= 0 ;
* variable iv645_iv645 0 .. 1 direct encoding
1 iv645_iv645_t >= 0 ;
* variable iv646_iv646 0 .. 1 direct encoding
1 iv646_iv646_t >= 0 ;
* variable iv647_iv647 0 .. 1 direct encoding
1 iv647_iv647_t >= 0 ;
* variable iv648_iv648 0 .. 1 direct encoding
1 iv648_iv648_t >= 0 ;
* variable iv649_iv649 0 .. 1 direct encoding
1 iv649_iv649_t >= 0 ;
* variable iv650_iv650 0 .. 1 direct encoding
1 iv650_iv650_t >= 0 ;
* variable iv651_iv651 0 .. 1 direct encoding
1 iv651_iv651_t >= 0 ;
* variable iv652_iv652 0 .. 1 direct encoding
1 iv652_iv652_t >= 0 ;
* variable iv653_iv653 0 .. 1 direct encoding
1 iv653_iv653_t >= 0 ;
* variable iv654_iv654 0 .. 1 direct encoding
1 iv654_iv654_t >= 0 ;
* variable iv655_iv655 0 .. 1 direct encoding
1 iv655_iv655_t >= 0 ;
* variable iv656_iv656 0 .. 1 direct encoding
1 iv656_iv656_t >= 0 ;
* variable iv657_iv657 0 .. 1 direct encoding
1 iv657_iv657_t >= 0 ;
* variable iv658_iv658 0 .. 1 direct encoding
1 iv658_iv658_t >= 0 ;
* variable iv659_iv659 0 .. 1 direct encoding
1 iv659_iv659_t >= 0 ;
* variable iv660_iv660 0 .. 1 direct encoding
1 iv660_iv660_t >= 0 ;
* variable iv661_iv661 0 .. 1 direct encoding
1 iv661_iv661_t >= 0 ;
* variable iv662_iv662 0 .. 1 direct encoding
1 iv662_iv662_t >= 0 ;
* variable iv663_iv663 0 .. 1 direct encoding
1 iv663_iv663_t >= 0 ;
* variable iv664_iv664 0 .. 1 direct encoding
1 iv664_iv664_t >= 0 ;
* variable iv665_iv665 0 .. 1 direct encoding
1 iv665_iv665_t >= 0 ;
* variable iv666_iv666 0 .. 1 direct encoding
1 iv666_iv666_t >= 0 ;
* variable iv667_iv667 0 .. 1 direct encoding
1 iv667_iv667_t >= 0 ;
* variable iv668_iv668 0 .. 1 direct encoding
1 iv668_iv668_t >= 0 ;
* variable iv669_iv669 0 .. 1 direct encoding
1 iv669_iv669_t >= 0 ;
* variable iv670_iv670 0 .. 1 direct encoding
1 iv670_iv670_t >= 0 ;
* variable iv671_iv671 0 .. 1 direct encoding
1 iv671_iv671_t >= 0 ;
* variable iv672_iv672 0 .. 1 direct encoding
1 iv672_iv672_t >= 0 ;
* variable iv673_iv673 0 .. 1 direct encoding
1 iv673_iv673_t >= 0 ;
* variable iv674_iv674 0 .. 1 direct encoding
1 iv674_iv674_t >= 0 ;
* variable iv675_iv675 0 .. 1 direct encoding
1 iv675_iv675_t >= 0 ;
* variable iv676_iv676 0 .. 1 direct encoding
1 iv676_iv676_t >= 0 ;
* variable iv677_iv677 0 .. 1 direct encoding
1 iv677_iv677_t >= 0 ;
* variable iv678_iv678 0 .. 1 direct encoding
1 iv678_iv678_t >= 0 ;
* variable iv679_iv679 0 .. 1 direct encoding
1 iv679_iv679_t >= 0 ;
* variable iv680_iv680 0 .. 1 direct encoding
1 iv680_iv680_t >= 0 ;
* variable iv681_iv681 0 .. 1 direct encoding
1 iv681_iv681_t >= 0 ;
* variable iv682_iv682 0 .. 1 direct encoding
1 iv682_iv682_t >= 0 ;
* variable iv683_iv683 0 .. 1 direct encoding
1 iv683_iv683_t >= 0 ;
* variable iv684_iv684 0 .. 1 direct encoding
1 iv684_iv684_t >= 0 ;
* variable iv685_iv685 0 .. 1 direct encoding
1 iv685_iv685_t >= 0 ;
* variable iv686_iv686 0 .. 1 direct encoding
1 iv686_iv686_t >= 0 ;
* variable iv687_iv687 0 .. 1 direct encoding
1 iv687_iv687_t >= 0 ;
* variable iv688_iv688 0 .. 1 direct encoding
1 iv688_iv688_t >= 0 ;
* variable iv689_iv689 0 .. 1 direct encoding
1 iv689_iv689_t >= 0 ;
* variable iv690_iv690 0 .. 1 direct encoding
1 iv690_iv690_t >= 0 ;
* variable iv691_iv691 0 .. 1 direct encoding
1 iv691_iv691_t >= 0 ;
* variable iv692_iv692 0 .. 1 direct encoding
1 iv692_iv692_t >= 0 ;
* variable iv693_iv693 0 .. 1 direct encoding
1 iv693_iv693_t >= 0 ;
* variable iv694_iv694 0 .. 1 direct encoding
1 iv694_iv694_t >= 0 ;
* variable iv695_iv695 0 .. 1 direct encoding
1 iv695_iv695_t >= 0 ;
* variable iv696_iv696 0 .. 1 direct encoding
1 iv696_iv696_t >= 0 ;
* variable iv697_iv697 0 .. 1 direct encoding
1 iv697_iv697_t >= 0 ;
* variable iv698_iv698 0 .. 1 direct encoding
1 iv698_iv698_t >= 0 ;
* variable iv699_iv699 0 .. 1 direct encoding
1 iv699_iv699_t >= 0 ;
* variable iv700_iv700 0 .. 1 direct encoding
1 iv700_iv700_t >= 0 ;
* variable iv701_iv701 0 .. 1 direct encoding
1 iv701_iv701_t >= 0 ;
* variable iv702_iv702 0 .. 1 direct encoding
1 iv702_iv702_t >= 0 ;
* variable iv703_iv703 0 .. 1 direct encoding
1 iv703_iv703_t >= 0 ;
* variable iv704_iv704 0 .. 1 direct encoding
1 iv704_iv704_t >= 0 ;
* variable iv705_iv705 0 .. 1 direct encoding
1 iv705_iv705_t >= 0 ;
* variable iv706_iv706 0 .. 1 direct encoding
1 iv706_iv706_t >= 0 ;
* variable iv707_iv707 0 .. 1 direct encoding
1 iv707_iv707_t >= 0 ;
* variable iv708_iv708 0 .. 1 direct encoding
1 iv708_iv708_t >= 0 ;
* variable iv709_iv709 0 .. 1 direct encoding
1 iv709_iv709_t >= 0 ;
* variable iv710_iv710 0 .. 1 direct encoding
1 iv710_iv710_t >= 0 ;
* variable iv711_iv711 0 .. 1 direct encoding
1 iv711_iv711_t >= 0 ;
* variable iv712_iv712 0 .. 1 direct encoding
1 iv712_iv712_t >= 0 ;
* variable iv713_iv713 0 .. 1 direct encoding
1 iv713_iv713_t >= 0 ;
* variable iv714_iv714 0 .. 1 direct encoding
1 iv714_iv714_t >= 0 ;
* variable iv715_iv715 0 .. 1 direct encoding
1 iv715_iv715_t >= 0 ;
* variable iv716_iv716 0 .. 1 direct encoding
1 iv716_iv716_t >= 0 ;
* variable iv717_iv717 0 .. 1 direct encoding
1 iv717_iv717_t >= 0 ;
* variable iv718_iv718 0 .. 1 direct encoding
1 iv718_iv718_t >= 0 ;
* variable iv719_iv719 0 .. 1 direct encoding
1 iv719_iv719_t >= 0 ;
* variable iv720_iv720 0 .. 1 direct encoding
1 iv720_iv720_t >= 0 ;
* variable iv721_iv721 0 .. 1 direct encoding
1 iv721_iv721_t >= 0 ;
* variable iv722_iv722 0 .. 1 direct encoding
1 iv722_iv722_t >= 0 ;
* variable iv723_iv723 0 .. 1 direct encoding
1 iv723_iv723_t >= 0 ;
* variable iv724_iv724 0 .. 1 direct encoding
1 iv724_iv724_t >= 0 ;
* variable iv725_iv725 0 .. 1 direct encoding
1 iv725_iv725_t >= 0 ;
* variable iv726_iv726 0 .. 1 direct encoding
1 iv726_iv726_t >= 0 ;
* variable iv727_iv727 0 .. 1 direct encoding
1 iv727_iv727_t >= 0 ;
* variable iv728_iv728 0 .. 1 direct encoding
1 iv728_iv728_t >= 0 ;
* variable iv729_iv729 0 .. 1 direct encoding
1 iv729_iv729_t >= 0 ;
* variable iv730_iv730 0 .. 1 direct encoding
1 iv730_iv730_t >= 0 ;
* variable iv731_iv731 0 .. 1 direct encoding
1 iv731_iv731_t >= 0 ;
* variable iv732_iv732 0 .. 1 direct encoding
1 iv732_iv732_t >= 0 ;
* variable iv733_iv733 0 .. 1 direct encoding
1 iv733_iv733_t >= 0 ;
* variable iv734_iv734 0 .. 1 direct encoding
1 iv734_iv734_t >= 0 ;
* variable iv735_iv735 0 .. 1 direct encoding
1 iv735_iv735_t >= 0 ;
* variable iv736_iv736 0 .. 1 direct encoding
1 iv736_iv736_t >= 0 ;
* variable iv737_iv737 0 .. 1 direct encoding
1 iv737_iv737_t >= 0 ;
* variable iv738_iv738 0 .. 1 direct encoding
1 iv738_iv738_t >= 0 ;
* variable iv739_iv739 0 .. 1 direct encoding
1 iv739_iv739_t >= 0 ;
* variable iv740_iv740 0 .. 1 direct encoding
1 iv740_iv740_t >= 0 ;
* variable iv741_iv741 0 .. 1 direct encoding
1 iv741_iv741_t >= 0 ;
* variable iv742_iv742 0 .. 1 direct encoding
1 iv742_iv742_t >= 0 ;
* variable iv743_iv743 0 .. 1 direct encoding
1 iv743_iv743_t >= 0 ;
* variable iv744_iv744 0 .. 1 direct encoding
1 iv744_iv744_t >= 0 ;
* variable iv745_iv745 0 .. 1 direct encoding
1 iv745_iv745_t >= 0 ;
* variable iv746_iv746 0 .. 1 direct encoding
1 iv746_iv746_t >= 0 ;
* variable iv747_iv747 0 .. 1 direct encoding
1 iv747_iv747_t >= 0 ;
* variable iv748_iv748 0 .. 1 direct encoding
1 iv748_iv748_t >= 0 ;
* variable iv749_iv749 0 .. 1 direct encoding
1 iv749_iv749_t >= 0 ;
* variable iv750_iv750 0 .. 1 direct encoding
1 iv750_iv750_t >= 0 ;
* variable iv751_iv751 0 .. 1 direct encoding
1 iv751_iv751_t >= 0 ;
* variable iv752_iv752 0 .. 1 direct encoding
1 iv752_iv752_t >= 0 ;
* variable iv753_iv753 0 .. 1 direct encoding
1 iv753_iv753_t >= 0 ;
* variable iv754_iv754 0 .. 1 direct encoding
1 iv754_iv754_t >= 0 ;
* variable iv755_iv755 0 .. 1 direct encoding
1 iv755_iv755_t >= 0 ;
* variable iv756_iv756 0 .. 1 direct encoding
1 iv756_iv756_t >= 0 ;
* variable iv757_iv757 0 .. 1 direct encoding
1 iv757_iv757_t >= 0 ;
* variable iv758_iv758 0 .. 1 direct encoding
1 iv758_iv758_t >= 0 ;
* variable iv759_iv759 0 .. 1 direct encoding
1 iv759_iv759_t >= 0 ;
* variable iv760_iv760 0 .. 1 direct encoding
1 iv760_iv760_t >= 0 ;
* variable iv761_iv761 0 .. 1 direct encoding
1 iv761_iv761_t >= 0 ;
* variable iv762_iv762 0 .. 1 direct encoding
1 iv762_iv762_t >= 0 ;
* variable iv763_iv763 0 .. 1 direct encoding
1 iv763_iv763_t >= 0 ;
* variable iv764_iv764 0 .. 1 direct encoding
1 iv764_iv764_t >= 0 ;
* variable iv765_iv765 0 .. 1 direct encoding
1 iv765_iv765_t >= 0 ;
* variable iv766_iv766 0 .. 1 direct encoding
1 iv766_iv766_t >= 0 ;
* variable iv767_iv767 0 .. 1 direct encoding
1 iv767_iv767_t >= 0 ;
* variable iv768_iv768 0 .. 1 direct encoding
1 iv768_iv768_t >= 0 ;
* variable iv769_iv769 0 .. 1 direct encoding
1 iv769_iv769_t >= 0 ;
* variable iv770_iv770 0 .. 1 direct encoding
1 iv770_iv770_t >= 0 ;
* variable iv771_iv771 0 .. 1 direct encoding
1 iv771_iv771_t >= 0 ;
* variable iv772_iv772 0 .. 1 direct encoding
1 iv772_iv772_t >= 0 ;
* variable iv773_iv773 0 .. 1 direct encoding
1 iv773_iv773_t >= 0 ;
* variable iv774_iv774 0 .. 1 direct encoding
1 iv774_iv774_t >= 0 ;
* variable iv775_iv775 0 .. 1 direct encoding
1 iv775_iv775_t >= 0 ;
* variable iv776_iv776 0 .. 1 direct encoding
1 iv776_iv776_t >= 0 ;
* variable iv777_iv777 0 .. 1 direct encoding
1 iv777_iv777_t >= 0 ;
* variable iv778_iv778 0 .. 1 direct encoding
1 iv778_iv778_t >= 0 ;
* variable iv779_iv779 0 .. 1 direct encoding
1 iv779_iv779_t >= 0 ;
* variable iv780_iv780 0 .. 1 direct encoding
1 iv780_iv780_t >= 0 ;
* variable iv781_iv781 0 .. 1 direct encoding
1 iv781_iv781_t >= 0 ;
* variable iv782_iv782 0 .. 1 direct encoding
1 iv782_iv782_t >= 0 ;
* variable iv783_iv783 0 .. 1 direct encoding
1 iv783_iv783_t >= 0 ;
* variable iv784_iv784 0 .. 1 direct encoding
1 iv784_iv784_t >= 0 ;
* variable iv785_iv785 0 .. 1 direct encoding
1 iv785_iv785_t >= 0 ;
* variable iv786_iv786 0 .. 1 direct encoding
1 iv786_iv786_t >= 0 ;
* variable iv787_iv787 0 .. 1 direct encoding
1 iv787_iv787_t >= 0 ;
* variable iv788_iv788 0 .. 1 direct encoding
1 iv788_iv788_t >= 0 ;
* variable iv789_iv789 0 .. 1 direct encoding
1 iv789_iv789_t >= 0 ;
* variable iv790_iv790 0 .. 1 direct encoding
1 iv790_iv790_t >= 0 ;
* variable iv791_iv791 0 .. 1 direct encoding
1 iv791_iv791_t >= 0 ;
* variable iv792_iv792 0 .. 1 direct encoding
1 iv792_iv792_t >= 0 ;
* variable iv793_iv793 0 .. 1 direct encoding
1 iv793_iv793_t >= 0 ;
* variable iv794_iv794 0 .. 1 direct encoding
1 iv794_iv794_t >= 0 ;
* variable iv795_iv795 0 .. 1 direct encoding
1 iv795_iv795_t >= 0 ;
* variable iv796_iv796 0 .. 1 direct encoding
1 iv796_iv796_t >= 0 ;
* variable iv797_iv797 0 .. 1 direct encoding
1 iv797_iv797_t >= 0 ;
* variable iv798_iv798 0 .. 1 direct encoding
1 iv798_iv798_t >= 0 ;
* variable iv799_iv799 0 .. 1 direct encoding
1 iv799_iv799_t >= 0 ;
* variable iv800_iv800 0 .. 1 direct encoding
1 iv800_iv800_t >= 0 ;
* variable iv801_iv801 0 .. 1 direct encoding
1 iv801_iv801_t >= 0 ;
* variable iv802_iv802 0 .. 1 direct encoding
1 iv802_iv802_t >= 0 ;
* variable iv803_iv803 0 .. 1 direct encoding
1 iv803_iv803_t >= 0 ;
* variable iv804_iv804 0 .. 1 direct encoding
1 iv804_iv804_t >= 0 ;
* variable iv805_iv805 0 .. 1 direct encoding
1 iv805_iv805_t >= 0 ;
* variable iv806_iv806 0 .. 1 direct encoding
1 iv806_iv806_t >= 0 ;
* variable iv807_iv807 0 .. 1 direct encoding
1 iv807_iv807_t >= 0 ;
* variable iv808_iv808 0 .. 1 direct encoding
1 iv808_iv808_t >= 0 ;
* variable iv809_iv809 0 .. 1 direct encoding
1 iv809_iv809_t >= 0 ;
* variable iv810_iv810 0 .. 1 direct encoding
1 iv810_iv810_t >= 0 ;
* variable iv811_iv811 0 .. 1 direct encoding
1 iv811_iv811_t >= 0 ;
* variable iv812_iv812 0 .. 1 direct encoding
1 iv812_iv812_t >= 0 ;
* variable iv813_iv813 0 .. 1 direct encoding
1 iv813_iv813_t >= 0 ;
* variable iv814_iv814 0 .. 1 direct encoding
1 iv814_iv814_t >= 0 ;
* variable iv815_iv815 0 .. 1 direct encoding
1 iv815_iv815_t >= 0 ;
* variable iv816_iv816 0 .. 1 direct encoding
1 iv816_iv816_t >= 0 ;
* variable iv817_iv817 0 .. 1 direct encoding
1 iv817_iv817_t >= 0 ;
* variable iv818_iv818 0 .. 1 direct encoding
1 iv818_iv818_t >= 0 ;
* variable iv819_iv819 0 .. 1 direct encoding
1 iv819_iv819_t >= 0 ;
* variable iv820_iv820 0 .. 1 direct encoding
1 iv820_iv820_t >= 0 ;
* variable iv821_iv821 0 .. 1 direct encoding
1 iv821_iv821_t >= 0 ;
* variable iv822_iv822 0 .. 1 direct encoding
1 iv822_iv822_t >= 0 ;
* variable iv823_iv823 0 .. 1 direct encoding
1 iv823_iv823_t >= 0 ;
* variable iv824_iv824 0 .. 1 direct encoding
1 iv824_iv824_t >= 0 ;
* variable iv825_iv825 0 .. 1 direct encoding
1 iv825_iv825_t >= 0 ;
* variable iv826_iv826 0 .. 1 direct encoding
1 iv826_iv826_t >= 0 ;
* variable iv827_iv827 0 .. 1 direct encoding
1 iv827_iv827_t >= 0 ;
* variable iv828_iv828 0 .. 1 direct encoding
1 iv828_iv828_t >= 0 ;
* variable iv829_iv829 0 .. 1 direct encoding
1 iv829_iv829_t >= 0 ;
* variable iv830_iv830 0 .. 1 direct encoding
1 iv830_iv830_t >= 0 ;
* variable iv831_iv831 0 .. 1 direct encoding
1 iv831_iv831_t >= 0 ;
* variable iv832_iv832 0 .. 1 direct encoding
1 iv832_iv832_t >= 0 ;
* variable iv833_iv833 0 .. 1 direct encoding
1 iv833_iv833_t >= 0 ;
* variable iv834_iv834 0 .. 1 direct encoding
1 iv834_iv834_t >= 0 ;
* variable iv835_iv835 0 .. 1 direct encoding
1 iv835_iv835_t >= 0 ;
* variable iv836_iv836 0 .. 1 direct encoding
1 iv836_iv836_t >= 0 ;
* variable iv837_iv837 0 .. 1 direct encoding
1 iv837_iv837_t >= 0 ;
* variable iv838_iv838 0 .. 1 direct encoding
1 iv838_iv838_t >= 0 ;
* variable iv839_iv839 0 .. 1 direct encoding
1 iv839_iv839_t >= 0 ;
* variable iv840_iv840 0 .. 1 direct encoding
1 iv840_iv840_t >= 0 ;
* variable iv841_iv841 0 .. 1 direct encoding
1 iv841_iv841_t >= 0 ;
* variable iv842_iv842 0 .. 1 direct encoding
1 iv842_iv842_t >= 0 ;
* variable iv843_iv843 0 .. 1 direct encoding
1 iv843_iv843_t >= 0 ;
* variable iv844_iv844 0 .. 1 direct encoding
1 iv844_iv844_t >= 0 ;
* variable iv845_iv845 0 .. 1 direct encoding
1 iv845_iv845_t >= 0 ;
* variable iv846_iv846 0 .. 1 direct encoding
1 iv846_iv846_t >= 0 ;
* variable iv847_iv847 0 .. 1 direct encoding
1 iv847_iv847_t >= 0 ;
* variable iv848_iv848 0 .. 1 direct encoding
1 iv848_iv848_t >= 0 ;
* variable iv849_iv849 0 .. 1 direct encoding
1 iv849_iv849_t >= 0 ;
* variable iv850_iv850 0 .. 1 direct encoding
1 iv850_iv850_t >= 0 ;
* variable iv851_iv851 0 .. 1 direct encoding
1 iv851_iv851_t >= 0 ;
* variable iv852_iv852 0 .. 1 direct encoding
1 iv852_iv852_t >= 0 ;
* variable iv853_iv853 0 .. 1 direct encoding
1 iv853_iv853_t >= 0 ;
* variable iv854_iv854 0 .. 1 direct encoding
1 iv854_iv854_t >= 0 ;
* variable iv855_iv855 0 .. 1 direct encoding
1 iv855_iv855_t >= 0 ;
* variable iv856_iv856 0 .. 1 direct encoding
1 iv856_iv856_t >= 0 ;
* variable iv857_iv857 0 .. 1 direct encoding
1 iv857_iv857_t >= 0 ;
* variable iv858_iv858 0 .. 1 direct encoding
1 iv858_iv858_t >= 0 ;
* variable iv859_iv859 0 .. 1 direct encoding
1 iv859_iv859_t >= 0 ;
* variable iv860_iv860 0 .. 1 direct encoding
1 iv860_iv860_t >= 0 ;
* variable iv861_iv861 0 .. 1 direct encoding
1 iv861_iv861_t >= 0 ;
* variable iv862_iv862 0 .. 1 direct encoding
1 iv862_iv862_t >= 0 ;
* variable iv863_iv863 0 .. 1 direct encoding
1 iv863_iv863_t >= 0 ;
* variable iv864_iv864 0 .. 1 direct encoding
1 iv864_iv864_t >= 0 ;
* variable iv865_iv865 0 .. 1 direct encoding
1 iv865_iv865_t >= 0 ;
* variable iv866_iv866 0 .. 1 direct encoding
1 iv866_iv866_t >= 0 ;
* variable iv867_iv867 0 .. 1 direct encoding
1 iv867_iv867_t >= 0 ;
* variable iv868_iv868 0 .. 1 direct encoding
1 iv868_iv868_t >= 0 ;
* variable iv869_iv869 0 .. 1 direct encoding
1 iv869_iv869_t >= 0 ;
* constraint equals iff
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 8 iv0_series0_b_3 16 iv0_series0_b_4 0 ~iv0_ge_0 >= 0 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 -8 iv0_series0_b_3 -16 iv0_series0_b_4 32 iv0_ge_0 >= 1 ;
1 iv0_ge_0 >= 1 ;
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 8 iv0_series0_b_3 16 iv0_series0_b_4 1 ~iv0_ge_1 >= 1 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 -8 iv0_series0_b_3 -16 iv0_series0_b_4 31 iv0_ge_1 >= 0 ;
-1 iv0_ge_1 1 iv0_ge_0 >= 0 ;
1 iv0_ge_0 1 ~iv0_ge_1 2 ~iv0_eq_0 >= 2 ;
-1 iv0_ge_0 -1 ~iv0_ge_1 1 iv0_eq_0 >= -1 ;
1 iv0_eq_0 1 ~iv29_iv29_t >= 1 ;
1 ~iv0_eq_0 1 iv29_iv29_t >= 1 ;
* constraint equals iff
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 8 iv1_series1_b_3 16 iv1_series1_b_4 0 ~iv1_ge_0 >= 0 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 -8 iv1_series1_b_3 -16 iv1_series1_b_4 32 iv1_ge_0 >= 1 ;
1 iv1_ge_0 >= 1 ;
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 8 iv1_series1_b_3 16 iv1_series1_b_4 1 ~iv1_ge_1 >= 1 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 -8 iv1_series1_b_3 -16 iv1_series1_b_4 31 iv1_ge_1 >= 0 ;
-1 iv1_ge_1 1 iv1_ge_0 >= 0 ;
1 iv1_ge_0 1 ~iv1_ge_1 2 ~iv1_eq_0 >= 2 ;
-1 iv1_ge_0 -1 ~iv1_ge_1 1 iv1_eq_0 >= -1 ;
1 iv1_eq_0 1 ~iv30_iv30_t >= 1 ;
1 ~iv1_eq_0 1 iv30_iv30_t >= 1 ;
* constraint equals iff
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 8 iv2_series2_b_3 16 iv2_series2_b_4 0 ~iv2_ge_0 >= 0 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 -8 iv2_series2_b_3 -16 iv2_series2_b_4 32 iv2_ge_0 >= 1 ;
1 iv2_ge_0 >= 1 ;
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 8 iv2_series2_b_3 16 iv2_series2_b_4 1 ~iv2_ge_1 >= 1 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 -8 iv2_series2_b_3 -16 iv2_series2_b_4 31 iv2_ge_1 >= 0 ;
-1 iv2_ge_1 1 iv2_ge_0 >= 0 ;
1 iv2_ge_0 1 ~iv2_ge_1 2 ~iv2_eq_0 >= 2 ;
-1 iv2_ge_0 -1 ~iv2_ge_1 1 iv2_eq_0 >= -1 ;
1 iv2_eq_0 1 ~iv31_iv31_t >= 1 ;
1 ~iv2_eq_0 1 iv31_iv31_t >= 1 ;
* constraint equals iff
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 8 iv3_series3_b_3 16 iv3_series3_b_4 0 ~iv3_ge_0 >= 0 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 -8 iv3_series3_b_3 -16 iv3_series3_b_4 32 iv3_ge_0 >= 1 ;
1 iv3_ge_0 >= 1 ;
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 8 iv3_series3_b_3 16 iv3_series3_b_4 1 ~iv3_ge_1 >= 1 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 -8 iv3_series3_b_3 -16 iv3_series3_b_4 31 iv3_ge_1 >= 0 ;
-1 iv3_ge_1 1 iv3_ge_0 >= 0 ;
1 iv3_ge_0 1 ~iv3_ge_1 2 ~iv3_eq_0 >= 2 ;
-1 iv3_ge_0 -1 ~iv3_ge_1 1 iv3_eq_0 >= -1 ;
1 iv3_eq_0 1 ~iv32_iv32_t >= 1 ;
1 ~iv3_eq_0 1 iv32_iv32_t >= 1 ;
* constraint equals iff
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 8 iv4_series4_b_3 16 iv4_series4_b_4 0 ~iv4_ge_0 >= 0 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 -8 iv4_series4_b_3 -16 iv4_series4_b_4 32 iv4_ge_0 >= 1 ;
1 iv4_ge_0 >= 1 ;
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 8 iv4_series4_b_3 16 iv4_series4_b_4 1 ~iv4_ge_1 >= 1 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 -8 iv4_series4_b_3 -16 iv4_series4_b_4 31 iv4_ge_1 >= 0 ;
-1 iv4_ge_1 1 iv4_ge_0 >= 0 ;
1 iv4_ge_0 1 ~iv4_ge_1 2 ~iv4_eq_0 >= 2 ;
-1 iv4_ge_0 -1 ~iv4_ge_1 1 iv4_eq_0 >= -1 ;
1 iv4_eq_0 1 ~iv33_iv33_t >= 1 ;
1 ~iv4_eq_0 1 iv33_iv33_t >= 1 ;
* constraint equals iff
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 8 iv5_series5_b_3 16 iv5_series5_b_4 0 ~iv5_ge_0 >= 0 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 -8 iv5_series5_b_3 -16 iv5_series5_b_4 32 iv5_ge_0 >= 1 ;
1 iv5_ge_0 >= 1 ;
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 8 iv5_series5_b_3 16 iv5_series5_b_4 1 ~iv5_ge_1 >= 1 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 -8 iv5_series5_b_3 -16 iv5_series5_b_4 31 iv5_ge_1 >= 0 ;
-1 iv5_ge_1 1 iv5_ge_0 >= 0 ;
1 iv5_ge_0 1 ~iv5_ge_1 2 ~iv5_eq_0 >= 2 ;
-1 iv5_ge_0 -1 ~iv5_ge_1 1 iv5_eq_0 >= -1 ;
1 iv5_eq_0 1 ~iv34_iv34_t >= 1 ;
1 ~iv5_eq_0 1 iv34_iv34_t >= 1 ;
* constraint equals iff
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 8 iv6_series6_b_3 16 iv6_series6_b_4 0 ~iv6_ge_0 >= 0 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 -8 iv6_series6_b_3 -16 iv6_series6_b_4 32 iv6_ge_0 >= 1 ;
1 iv6_ge_0 >= 1 ;
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 8 iv6_series6_b_3 16 iv6_series6_b_4 1 ~iv6_ge_1 >= 1 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 -8 iv6_series6_b_3 -16 iv6_series6_b_4 31 iv6_ge_1 >= 0 ;
-1 iv6_ge_1 1 iv6_ge_0 >= 0 ;
1 iv6_ge_0 1 ~iv6_ge_1 2 ~iv6_eq_0 >= 2 ;
-1 iv6_ge_0 -1 ~iv6_ge_1 1 iv6_eq_0 >= -1 ;
1 iv6_eq_0 1 ~iv35_iv35_t >= 1 ;
1 ~iv6_eq_0 1 iv35_iv35_t >= 1 ;
* constraint equals iff
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 8 iv7_series7_b_3 16 iv7_series7_b_4 0 ~iv7_ge_0 >= 0 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 -8 iv7_series7_b_3 -16 iv7_series7_b_4 32 iv7_ge_0 >= 1 ;
1 iv7_ge_0 >= 1 ;
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 8 iv7_series7_b_3 16 iv7_series7_b_4 1 ~iv7_ge_1 >= 1 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 -8 iv7_series7_b_3 -16 iv7_series7_b_4 31 iv7_ge_1 >= 0 ;
-1 iv7_ge_1 1 iv7_ge_0 >= 0 ;
1 iv7_ge_0 1 ~iv7_ge_1 2 ~iv7_eq_0 >= 2 ;
-1 iv7_ge_0 -1 ~iv7_ge_1 1 iv7_eq_0 >= -1 ;
1 iv7_eq_0 1 ~iv36_iv36_t >= 1 ;
1 ~iv7_eq_0 1 iv36_iv36_t >= 1 ;
* constraint equals iff
1 iv8_series8_b_0 2 iv8_series8_b_1 4 iv8_series8_b_2 8 iv8_series8_b_3 16 iv8_series8_b_4 0 ~iv8_ge_0 >= 0 ;
-1 iv8_series8_b_0 -2 iv8_series8_b_1 -4 iv8_series8_b_2 -8 iv8_series8_b_3 -16 iv8_series8_b_4 32 iv8_ge_0 >= 1 ;
1 iv8_ge_0 >= 1 ;
1 iv8_series8_b_0 2 iv8_series8_b_1 4 iv8_series8_b_2 8 iv8_series8_b_3 16 iv8_series8_b_4 1 ~iv8_ge_1 >= 1 ;
-1 iv8_series8_b_0 -2 iv8_series8_b_1 -4 iv8_series8_b_2 -8 iv8_series8_b_3 -16 iv8_series8_b_4 31 iv8_ge_1 >= 0 ;
-1 iv8_ge_1 1 iv8_ge_0 >= 0 ;
1 iv8_ge_0 1 ~iv8_ge_1 2 ~iv8_eq_0 >= 2 ;
-1 iv8_ge_0 -1 ~iv8_ge_1 1 iv8_eq_0 >= -1 ;
1 iv8_eq_0 1 ~iv37_iv37_t >= 1 ;
1 ~iv8_eq_0 1 iv37_iv37_t >= 1 ;
* constraint equals iff
1 iv9_series9_b_0 2 iv9_series9_b_1 4 iv9_series9_b_2 8 iv9_series9_b_3 16 iv9_series9_b_4 0 ~iv9_ge_0 >= 0 ;
-1 iv9_series9_b_0 -2 iv9_series9_b_1 -4 iv9_series9_b_2 -8 iv9_series9_b_3 -16 iv9_series9_b_4 32 iv9_ge_0 >= 1 ;
1 iv9_ge_0 >= 1 ;
1 iv9_series9_b_0 2 iv9_series9_b_1 4 iv9_series9_b_2 8 iv9_series9_b_3 16 iv9_series9_b_4 1 ~iv9_ge_1 >= 1 ;
-1 iv9_series9_b_0 -2 iv9_series9_b_1 -4 iv9_series9_b_2 -8 iv9_series9_b_3 -16 iv9_series9_b_4 31 iv9_ge_1 >= 0 ;
-1 iv9_ge_1 1 iv9_ge_0 >= 0 ;
1 iv9_ge_0 1 ~iv9_ge_1 2 ~iv9_eq_0 >= 2 ;
-1 iv9_ge_0 -1 ~iv9_ge_1 1 iv9_eq_0 >= -1 ;
1 iv9_eq_0 1 ~iv38_iv38_t >= 1 ;
1 ~iv9_eq_0 1 iv38_iv38_t >= 1 ;
* constraint equals iff
1 iv10_series10_b_0 2 iv10_series10_b_1 4 iv10_series10_b_2 8 iv10_series10_b_3 16 iv10_series10_b_4 0 ~iv10_ge_0 >= 0 ;
-1 iv10_series10_b_0 -2 iv10_series10_b_1 -4 iv10_series10_b_2 -8 iv10_series10_b_3 -16 iv10_series10_b_4 32 iv10_ge_0 >= 1 ;
1 iv10_ge_0 >= 1 ;
1 iv10_series10_b_0 2 iv10_series10_b_1 4 iv10_series10_b_2 8 iv10_series10_b_3 16 iv10_series10_b_4 1 ~iv10_ge_1 >= 1 ;
-1 iv10_series10_b_0 -2 iv10_series10_b_1 -4 iv10_series10_b_2 -8 iv10_series10_b_3 -16 iv10_series10_b_4 31 iv10_ge_1 >= 0 ;
-1 iv10_ge_1 1 iv10_ge_0 >= 0 ;
1 iv10_ge_0 1 ~iv10_ge_1 2 ~iv10_eq_0 >= 2 ;
-1 iv10_ge_0 -1 ~iv10_ge_1 1 iv10_eq_0 >= -1 ;
1 iv10_eq_0 1 ~iv39_iv39_t >= 1 ;
1 ~iv10_eq_0 1 iv39_iv39_t >= 1 ;
* constraint equals iff
1 iv11_series11_b_0 2 iv11_series11_b_1 4 iv11_series11_b_2 8 iv11_series11_b_3 16 iv11_series11_b_4 0 ~iv11_ge_0 >= 0 ;
-1 iv11_series11_b_0 -2 iv11_series11_b_1 -4 iv11_series11_b_2 -8 iv11_series11_b_3 -16 iv11_series11_b_4 32 iv11_ge_0 >= 1 ;
1 iv11_ge_0 >= 1 ;
1 iv11_series11_b_0 2 iv11_series11_b_1 4 iv11_series11_b_2 8 iv11_series11_b_3 16 iv11_series11_b_4 1 ~iv11_ge_1 >= 1 ;
-1 iv11_series11_b_0 -2 iv11_series11_b_1 -4 iv11_series11_b_2 -8 iv11_series11_b_3 -16 iv11_series11_b_4 31 iv11_ge_1 >= 0 ;
-1 iv11_ge_1 1 iv11_ge_0 >= 0 ;
1 iv11_ge_0 1 ~iv11_ge_1 2 ~iv11_eq_0 >= 2 ;
-1 iv11_ge_0 -1 ~iv11_ge_1 1 iv11_eq_0 >= -1 ;
1 iv11_eq_0 1 ~iv40_iv40_t >= 1 ;
1 ~iv11_eq_0 1 iv40_iv40_t >= 1 ;
* constraint equals iff
1 iv12_series12_b_0 2 iv12_series12_b_1 4 iv12_series12_b_2 8 iv12_series12_b_3 16 iv12_series12_b_4 0 ~iv12_ge_0 >= 0 ;
-1 iv12_series12_b_0 -2 iv12_series12_b_1 -4 iv12_series12_b_2 -8 iv12_series12_b_3 -16 iv12_series12_b_4 32 iv12_ge_0 >= 1 ;
1 iv12_ge_0 >= 1 ;
1 iv12_series12_b_0 2 iv12_series12_b_1 4 iv12_series12_b_2 8 iv12_series12_b_3 16 iv12_series12_b_4 1 ~iv12_ge_1 >= 1 ;
-1 iv12_series12_b_0 -2 iv12_series12_b_1 -4 iv12_series12_b_2 -8 iv12_series12_b_3 -16 iv12_series12_b_4 31 iv12_ge_1 >= 0 ;
-1 iv12_ge_1 1 iv12_ge_0 >= 0 ;
1 iv12_ge_0 1 ~iv12_ge_1 2 ~iv12_eq_0 >= 2 ;
-1 iv12_ge_0 -1 ~iv12_ge_1 1 iv12_eq_0 >= -1 ;
1 iv12_eq_0 1 ~iv41_iv41_t >= 1 ;
1 ~iv12_eq_0 1 iv41_iv41_t >= 1 ;
* constraint equals iff
1 iv13_series13_b_0 2 iv13_series13_b_1 4 iv13_series13_b_2 8 iv13_series13_b_3 16 iv13_series13_b_4 0 ~iv13_ge_0 >= 0 ;
-1 iv13_series13_b_0 -2 iv13_series13_b_1 -4 iv13_series13_b_2 -8 iv13_series13_b_3 -16 iv13_series13_b_4 32 iv13_ge_0 >= 1 ;
1 iv13_ge_0 >= 1 ;
1 iv13_series13_b_0 2 iv13_series13_b_1 4 iv13_series13_b_2 8 iv13_series13_b_3 16 iv13_series13_b_4 1 ~iv13_ge_1 >= 1 ;
-1 iv13_series13_b_0 -2 iv13_series13_b_1 -4 iv13_series13_b_2 -8 iv13_series13_b_3 -16 iv13_series13_b_4 31 iv13_ge_1 >= 0 ;
-1 iv13_ge_1 1 iv13_ge_0 >= 0 ;
1 iv13_ge_0 1 ~iv13_ge_1 2 ~iv13_eq_0 >= 2 ;
-1 iv13_ge_0 -1 ~iv13_ge_1 1 iv13_eq_0 >= -1 ;
1 iv13_eq_0 1 ~iv42_iv42_t >= 1 ;
1 ~iv13_eq_0 1 iv42_iv42_t >= 1 ;
* constraint equals iff
1 iv14_series14_b_0 2 iv14_series14_b_1 4 iv14_series14_b_2 8 iv14_series14_b_3 16 iv14_series14_b_4 0 ~iv14_ge_0 >= 0 ;
-1 iv14_series14_b_0 -2 iv14_series14_b_1 -4 iv14_series14_b_2 -8 iv14_series14_b_3 -16 iv14_series14_b_4 32 iv14_ge_0 >= 1 ;
1 iv14_ge_0 >= 1 ;
1 iv14_series14_b_0 2 iv14_series14_b_1 4 iv14_series14_b_2 8 iv14_series14_b_3 16 iv14_series14_b_4 1 ~iv14_ge_1 >= 1 ;
-1 iv14_series14_b_0 -2 iv14_series14_b_1 -4 iv14_series14_b_2 -8 iv14_series14_b_3 -16 iv14_series14_b_4 31 iv14_ge_1 >= 0 ;
-1 iv14_ge_1 1 iv14_ge_0 >= 0 ;
1 iv14_ge_0 1 ~iv14_ge_1 2 ~iv14_eq_0 >= 2 ;
-1 iv14_ge_0 -1 ~iv14_ge_1 1 iv14_eq_0 >= -1 ;
1 iv14_eq_0 1 ~iv43_iv43_t >= 1 ;
1 ~iv14_eq_0 1 iv43_iv43_t >= 1 ;
* constraint equals iff
1 iv15_series15_b_0 2 iv15_series15_b_1 4 iv15_series15_b_2 8 iv15_series15_b_3 16 iv15_series15_b_4 0 ~iv15_ge_0 >= 0 ;
-1 iv15_series15_b_0 -2 iv15_series15_b_1 -4 iv15_series15_b_2 -8 iv15_series15_b_3 -16 iv15_series15_b_4 32 iv15_ge_0 >= 1 ;
1 iv15_ge_0 >= 1 ;
1 iv15_series15_b_0 2 iv15_series15_b_1 4 iv15_series15_b_2 8 iv15_series15_b_3 16 iv15_series15_b_4 1 ~iv15_ge_1 >= 1 ;
-1 iv15_series15_b_0 -2 iv15_series15_b_1 -4 iv15_series15_b_2 -8 iv15_series15_b_3 -16 iv15_series15_b_4 31 iv15_ge_1 >= 0 ;
-1 iv15_ge_1 1 iv15_ge_0 >= 0 ;
1 iv15_ge_0 1 ~iv15_ge_1 2 ~iv15_eq_0 >= 2 ;
-1 iv15_ge_0 -1 ~iv15_ge_1 1 iv15_eq_0 >= -1 ;
1 iv15_eq_0 1 ~iv44_iv44_t >= 1 ;
1 ~iv15_eq_0 1 iv44_iv44_t >= 1 ;
* constraint equals iff
1 iv16_series16_b_0 2 iv16_series16_b_1 4 iv16_series16_b_2 8 iv16_series16_b_3 16 iv16_series16_b_4 0 ~iv16_ge_0 >= 0 ;
-1 iv16_series16_b_0 -2 iv16_series16_b_1 -4 iv16_series16_b_2 -8 iv16_series16_b_3 -16 iv16_series16_b_4 32 iv16_ge_0 >= 1 ;
1 iv16_ge_0 >= 1 ;
1 iv16_series16_b_0 2 iv16_series16_b_1 4 iv16_series16_b_2 8 iv16_series16_b_3 16 iv16_series16_b_4 1 ~iv16_ge_1 >= 1 ;
-1 iv16_series16_b_0 -2 iv16_series16_b_1 -4 iv16_series16_b_2 -8 iv16_series16_b_3 -16 iv16_series16_b_4 31 iv16_ge_1 >= 0 ;
-1 iv16_ge_1 1 iv16_ge_0 >= 0 ;
1 iv16_ge_0 1 ~iv16_ge_1 2 ~iv16_eq_0 >= 2 ;
-1 iv16_ge_0 -1 ~iv16_ge_1 1 iv16_eq_0 >= -1 ;
1 iv16_eq_0 1 ~iv45_iv45_t >= 1 ;
1 ~iv16_eq_0 1 iv45_iv45_t >= 1 ;
* constraint equals iff
1 iv17_series17_b_0 2 iv17_series17_b_1 4 iv17_series17_b_2 8 iv17_series17_b_3 16 iv17_series17_b_4 0 ~iv17_ge_0 >= 0 ;
-1 iv17_series17_b_0 -2 iv17_series17_b_1 -4 iv17_series17_b_2 -8 iv17_series17_b_3 -16 iv17_series17_b_4 32 iv17_ge_0 >= 1 ;
1 iv17_ge_0 >= 1 ;
1 iv17_series17_b_0 2 iv17_series17_b_1 4 iv17_series17_b_2 8 iv17_series17_b_3 16 iv17_series17_b_4 1 ~iv17_ge_1 >= 1 ;
-1 iv17_series17_b_0 -2 iv17_series17_b_1 -4 iv17_series17_b_2 -8 iv17_series17_b_3 -16 iv17_series17_b_4 31 iv17_ge_1 >= 0 ;
-1 iv17_ge_1 1 iv17_ge_0 >= 0 ;
1 iv17_ge_0 1 ~iv17_ge_1 2 ~iv17_eq_0 >= 2 ;
-1 iv17_ge_0 -1 ~iv17_ge_1 1 iv17_eq_0 >= -1 ;
1 iv17_eq_0 1 ~iv46_iv46_t >= 1 ;
1 ~iv17_eq_0 1 iv46_iv46_t >= 1 ;
* constraint equals iff
1 iv18_series18_b_0 2 iv18_series18_b_1 4 iv18_series18_b_2 8 iv18_series18_b_3 16 iv18_series18_b_4 0 ~iv18_ge_0 >= 0 ;
-1 iv18_series18_b_0 -2 iv18_series18_b_1 -4 iv18_series18_b_2 -8 iv18_series18_b_3 -16 iv18_series18_b_4 32 iv18_ge_0 >= 1 ;
1 iv18_ge_0 >= 1 ;
1 iv18_series18_b_0 2 iv18_series18_b_1 4 iv18_series18_b_2 8 iv18_series18_b_3 16 iv18_series18_b_4 1 ~iv18_ge_1 >= 1 ;
-1 iv18_series18_b_0 -2 iv18_series18_b_1 -4 iv18_series18_b_2 -8 iv18_series18_b_3 -16 iv18_series18_b_4 31 iv18_ge_1 >= 0 ;
-1 iv18_ge_1 1 iv18_ge_0 >= 0 ;
1 iv18_ge_0 1 ~iv18_ge_1 2 ~iv18_eq_0 >= 2 ;
-1 iv18_ge_0 -1 ~iv18_ge_1 1 iv18_eq_0 >= -1 ;
1 iv18_eq_0 1 ~iv47_iv47_t >= 1 ;
1 ~iv18_eq_0 1 iv47_iv47_t >= 1 ;
* constraint equals iff
1 iv19_series19_b_0 2 iv19_series19_b_1 4 iv19_series19_b_2 8 iv19_series19_b_3 16 iv19_series19_b_4 0 ~iv19_ge_0 >= 0 ;
-1 iv19_series19_b_0 -2 iv19_series19_b_1 -4 iv19_series19_b_2 -8 iv19_series19_b_3 -16 iv19_series19_b_4 32 iv19_ge_0 >= 1 ;
1 iv19_ge_0 >= 1 ;
1 iv19_series19_b_0 2 iv19_series19_b_1 4 iv19_series19_b_2 8 iv19_series19_b_3 16 iv19_series19_b_4 1 ~iv19_ge_1 >= 1 ;
-1 iv19_series19_b_0 -2 iv19_series19_b_1 -4 iv19_series19_b_2 -8 iv19_series19_b_3 -16 iv19_series19_b_4 31 iv19_ge_1 >= 0 ;
-1 iv19_ge_1 1 iv19_ge_0 >= 0 ;
1 iv19_ge_0 1 ~iv19_ge_1 2 ~iv19_eq_0 >= 2 ;
-1 iv19_ge_0 -1 ~iv19_ge_1 1 iv19_eq_0 >= -1 ;
1 iv19_eq_0 1 ~iv48_iv48_t >= 1 ;
1 ~iv19_eq_0 1 iv48_iv48_t >= 1 ;
* constraint equals iff
1 iv20_series20_b_0 2 iv20_series20_b_1 4 iv20_series20_b_2 8 iv20_series20_b_3 16 iv20_series20_b_4 0 ~iv20_ge_0 >= 0 ;
-1 iv20_series20_b_0 -2 iv20_series20_b_1 -4 iv20_series20_b_2 -8 iv20_series20_b_3 -16 iv20_series20_b_4 32 iv20_ge_0 >= 1 ;
1 iv20_ge_0 >= 1 ;
1 iv20_series20_b_0 2 iv20_series20_b_1 4 iv20_series20_b_2 8 iv20_series20_b_3 16 iv20_series20_b_4 1 ~iv20_ge_1 >= 1 ;
-1 iv20_series20_b_0 -2 iv20_series20_b_1 -4 iv20_series20_b_2 -8 iv20_series20_b_3 -16 iv20_series20_b_4 31 iv20_ge_1 >= 0 ;
-1 iv20_ge_1 1 iv20_ge_0 >= 0 ;
1 iv20_ge_0 1 ~iv20_ge_1 2 ~iv20_eq_0 >= 2 ;
-1 iv20_ge_0 -1 ~iv20_ge_1 1 iv20_eq_0 >= -1 ;
1 iv20_eq_0 1 ~iv49_iv49_t >= 1 ;
1 ~iv20_eq_0 1 iv49_iv49_t >= 1 ;
* constraint equals iff
1 iv21_series21_b_0 2 iv21_series21_b_1 4 iv21_series21_b_2 8 iv21_series21_b_3 16 iv21_series21_b_4 0 ~iv21_ge_0 >= 0 ;
-1 iv21_series21_b_0 -2 iv21_series21_b_1 -4 iv21_series21_b_2 -8 iv21_series21_b_3 -16 iv21_series21_b_4 32 iv21_ge_0 >= 1 ;
1 iv21_ge_0 >= 1 ;
1 iv21_series21_b_0 2 iv21_series21_b_1 4 iv21_series21_b_2 8 iv21_series21_b_3 16 iv21_series21_b_4 1 ~iv21_ge_1 >= 1 ;
-1 iv21_series21_b_0 -2 iv21_series21_b_1 -4 iv21_series21_b_2 -8 iv21_series21_b_3 -16 iv21_series21_b_4 31 iv21_ge_1 >= 0 ;
-1 iv21_ge_1 1 iv21_ge_0 >= 0 ;
1 iv21_ge_0 1 ~iv21_ge_1 2 ~iv21_eq_0 >= 2 ;
-1 iv21_ge_0 -1 ~iv21_ge_1 1 iv21_eq_0 >= -1 ;
1 iv21_eq_0 1 ~iv50_iv50_t >= 1 ;
1 ~iv21_eq_0 1 iv50_iv50_t >= 1 ;
* constraint equals iff
1 iv22_series22_b_0 2 iv22_series22_b_1 4 iv22_series22_b_2 8 iv22_series22_b_3 16 iv22_series22_b_4 0 ~iv22_ge_0 >= 0 ;
-1 iv22_series22_b_0 -2 iv22_series22_b_1 -4 iv22_series22_b_2 -8 iv22_series22_b_3 -16 iv22_series22_b_4 32 iv22_ge_0 >= 1 ;
1 iv22_ge_0 >= 1 ;
1 iv22_series22_b_0 2 iv22_series22_b_1 4 iv22_series22_b_2 8 iv22_series22_b_3 16 iv22_series22_b_4 1 ~iv22_ge_1 >= 1 ;
-1 iv22_series22_b_0 -2 iv22_series22_b_1 -4 iv22_series22_b_2 -8 iv22_series22_b_3 -16 iv22_series22_b_4 31 iv22_ge_1 >= 0 ;
-1 iv22_ge_1 1 iv22_ge_0 >= 0 ;
1 iv22_ge_0 1 ~iv22_ge_1 2 ~iv22_eq_0 >= 2 ;
-1 iv22_ge_0 -1 ~iv22_ge_1 1 iv22_eq_0 >= -1 ;
1 iv22_eq_0 1 ~iv51_iv51_t >= 1 ;
1 ~iv22_eq_0 1 iv51_iv51_t >= 1 ;
* constraint equals iff
1 iv23_series23_b_0 2 iv23_series23_b_1 4 iv23_series23_b_2 8 iv23_series23_b_3 16 iv23_series23_b_4 0 ~iv23_ge_0 >= 0 ;
-1 iv23_series23_b_0 -2 iv23_series23_b_1 -4 iv23_series23_b_2 -8 iv23_series23_b_3 -16 iv23_series23_b_4 32 iv23_ge_0 >= 1 ;
1 iv23_ge_0 >= 1 ;
1 iv23_series23_b_0 2 iv23_series23_b_1 4 iv23_series23_b_2 8 iv23_series23_b_3 16 iv23_series23_b_4 1 ~iv23_ge_1 >= 1 ;
-1 iv23_series23_b_0 -2 iv23_series23_b_1 -4 iv23_series23_b_2 -8 iv23_series23_b_3 -16 iv23_series23_b_4 31 iv23_ge_1 >= 0 ;
-1 iv23_ge_1 1 iv23_ge_0 >= 0 ;
1 iv23_ge_0 1 ~iv23_ge_1 2 ~iv23_eq_0 >= 2 ;
-1 iv23_ge_0 -1 ~iv23_ge_1 1 iv23_eq_0 >= -1 ;
1 iv23_eq_0 1 ~iv52_iv52_t >= 1 ;
1 ~iv23_eq_0 1 iv52_iv52_t >= 1 ;
* constraint equals iff
1 iv24_series24_b_0 2 iv24_series24_b_1 4 iv24_series24_b_2 8 iv24_series24_b_3 16 iv24_series24_b_4 0 ~iv24_ge_0 >= 0 ;
-1 iv24_series24_b_0 -2 iv24_series24_b_1 -4 iv24_series24_b_2 -8 iv24_series24_b_3 -16 iv24_series24_b_4 32 iv24_ge_0 >= 1 ;
1 iv24_ge_0 >= 1 ;
1 iv24_series24_b_0 2 iv24_series24_b_1 4 iv24_series24_b_2 8 iv24_series24_b_3 16 iv24_series24_b_4 1 ~iv24_ge_1 >= 1 ;
-1 iv24_series24_b_0 -2 iv24_series24_b_1 -4 iv24_series24_b_2 -8 iv24_series24_b_3 -16 iv24_series24_b_4 31 iv24_ge_1 >= 0 ;
-1 iv24_ge_1 1 iv24_ge_0 >= 0 ;
1 iv24_ge_0 1 ~iv24_ge_1 2 ~iv24_eq_0 >= 2 ;
-1 iv24_ge_0 -1 ~iv24_ge_1 1 iv24_eq_0 >= -1 ;
1 iv24_eq_0 1 ~iv53_iv53_t >= 1 ;
1 ~iv24_eq_0 1 iv53_iv53_t >= 1 ;
* constraint equals iff
1 iv25_series25_b_0 2 iv25_series25_b_1 4 iv25_series25_b_2 8 iv25_series25_b_3 16 iv25_series25_b_4 0 ~iv25_ge_0 >= 0 ;
-1 iv25_series25_b_0 -2 iv25_series25_b_1 -4 iv25_series25_b_2 -8 iv25_series25_b_3 -16 iv25_series25_b_4 32 iv25_ge_0 >= 1 ;
1 iv25_ge_0 >= 1 ;
1 iv25_series25_b_0 2 iv25_series25_b_1 4 iv25_series25_b_2 8 iv25_series25_b_3 16 iv25_series25_b_4 1 ~iv25_ge_1 >= 1 ;
-1 iv25_series25_b_0 -2 iv25_series25_b_1 -4 iv25_series25_b_2 -8 iv25_series25_b_3 -16 iv25_series25_b_4 31 iv25_ge_1 >= 0 ;
-1 iv25_ge_1 1 iv25_ge_0 >= 0 ;
1 iv25_ge_0 1 ~iv25_ge_1 2 ~iv25_eq_0 >= 2 ;
-1 iv25_ge_0 -1 ~iv25_ge_1 1 iv25_eq_0 >= -1 ;
1 iv25_eq_0 1 ~iv54_iv54_t >= 1 ;
1 ~iv25_eq_0 1 iv54_iv54_t >= 1 ;
* constraint equals iff
1 iv26_series26_b_0 2 iv26_series26_b_1 4 iv26_series26_b_2 8 iv26_series26_b_3 16 iv26_series26_b_4 0 ~iv26_ge_0 >= 0 ;
-1 iv26_series26_b_0 -2 iv26_series26_b_1 -4 iv26_series26_b_2 -8 iv26_series26_b_3 -16 iv26_series26_b_4 32 iv26_ge_0 >= 1 ;
1 iv26_ge_0 >= 1 ;
1 iv26_series26_b_0 2 iv26_series26_b_1 4 iv26_series26_b_2 8 iv26_series26_b_3 16 iv26_series26_b_4 1 ~iv26_ge_1 >= 1 ;
-1 iv26_series26_b_0 -2 iv26_series26_b_1 -4 iv26_series26_b_2 -8 iv26_series26_b_3 -16 iv26_series26_b_4 31 iv26_ge_1 >= 0 ;
-1 iv26_ge_1 1 iv26_ge_0 >= 0 ;
1 iv26_ge_0 1 ~iv26_ge_1 2 ~iv26_eq_0 >= 2 ;
-1 iv26_ge_0 -1 ~iv26_ge_1 1 iv26_eq_0 >= -1 ;
1 iv26_eq_0 1 ~iv55_iv55_t >= 1 ;
1 ~iv26_eq_0 1 iv55_iv55_t >= 1 ;
* constraint equals iff
1 iv27_series27_b_0 2 iv27_series27_b_1 4 iv27_series27_b_2 8 iv27_series27_b_3 16 iv27_series27_b_4 0 ~iv27_ge_0 >= 0 ;
-1 iv27_series27_b_0 -2 iv27_series27_b_1 -4 iv27_series27_b_2 -8 iv27_series27_b_3 -16 iv27_series27_b_4 32 iv27_ge_0 >= 1 ;
1 iv27_ge_0 >= 1 ;
1 iv27_series27_b_0 2 iv27_series27_b_1 4 iv27_series27_b_2 8 iv27_series27_b_3 16 iv27_series27_b_4 1 ~iv27_ge_1 >= 1 ;
-1 iv27_series27_b_0 -2 iv27_series27_b_1 -4 iv27_series27_b_2 -8 iv27_series27_b_3 -16 iv27_series27_b_4 31 iv27_ge_1 >= 0 ;
-1 iv27_ge_1 1 iv27_ge_0 >= 0 ;
1 iv27_ge_0 1 ~iv27_ge_1 2 ~iv27_eq_0 >= 2 ;
-1 iv27_ge_0 -1 ~iv27_ge_1 1 iv27_eq_0 >= -1 ;
1 iv27_eq_0 1 ~iv56_iv56_t >= 1 ;
1 ~iv27_eq_0 1 iv56_iv56_t >= 1 ;
* constraint equals iff
1 iv28_series28_b_0 2 iv28_series28_b_1 4 iv28_series28_b_2 8 iv28_series28_b_3 16 iv28_series28_b_4 0 ~iv28_ge_0 >= 0 ;
-1 iv28_series28_b_0 -2 iv28_series28_b_1 -4 iv28_series28_b_2 -8 iv28_series28_b_3 -16 iv28_series28_b_4 32 iv28_ge_0 >= 1 ;
1 iv28_ge_0 >= 1 ;
1 iv28_series28_b_0 2 iv28_series28_b_1 4 iv28_series28_b_2 8 iv28_series28_b_3 16 iv28_series28_b_4 1 ~iv28_ge_1 >= 1 ;
-1 iv28_series28_b_0 -2 iv28_series28_b_1 -4 iv28_series28_b_2 -8 iv28_series28_b_3 -16 iv28_series28_b_4 31 iv28_ge_1 >= 0 ;
-1 iv28_ge_1 1 iv28_ge_0 >= 0 ;
1 iv28_ge_0 1 ~iv28_ge_1 2 ~iv28_eq_0 >= 2 ;
-1 iv28_ge_0 -1 ~iv28_ge_1 1 iv28_eq_0 >= -1 ;
1 iv28_eq_0 1 ~iv57_iv57_t >= 1 ;
1 ~iv28_eq_0 1 iv57_iv57_t >= 1 ;
* constraint linear equality
* linear eq -1*varidx 0 1*varidx 29 1*varidx 30 1*varidx 31 1*varidx 32 1*varidx 33 1*varidx 34 1*varidx 35 1*varidx 36 1*varidx 37 1*varidx 38 1*varidx 39 1*varidx 40 1*varidx 41 1*varidx 42 1*varidx 43 1*varidx 44 1*varidx 45 1*varidx 46 1*varidx 47 1*varidx 48 1*varidx 49 1*varidx 50 1*varidx 51 1*varidx 52 1*varidx 53 1*varidx 54 1*varidx 55 1*varidx 56 1*varidx 57 <= 0
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 -8 iv0_series0_b_3 -16 iv0_series0_b_4 1 iv29_iv29_t 1 iv30_iv30_t 1 iv31_iv31_t 1 iv32_iv32_t 1 iv33_iv33_t 1 iv34_iv34_t 1 iv35_iv35_t 1 iv36_iv36_t 1 iv37_iv37_t 1 iv38_iv38_t 1 iv39_iv39_t 1 iv40_iv40_t 1 iv41_iv41_t 1 iv42_iv42_t 1 iv43_iv43_t 1 iv44_iv44_t 1 iv45_iv45_t 1 iv46_iv46_t 1 iv47_iv47_t 1 iv48_iv48_t 1 iv49_iv49_t 1 iv50_iv50_t 1 iv51_iv51_t 1 iv52_iv52_t 1 iv53_iv53_t 1 iv54_iv54_t 1 iv55_iv55_t 1 iv56_iv56_t 1 iv57_iv57_t >= 0 ;
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 8 iv0_series0_b_3 16 iv0_series0_b_4 -1 iv29_iv29_t -1 iv30_iv30_t -1 iv31_iv31_t -1 iv32_iv32_t -1 iv33_iv33_t -1 iv34_iv34_t -1 iv35_iv35_t -1 iv36_iv36_t -1 iv37_iv37_t -1 iv38_iv38_t -1 iv39_iv39_t -1 iv40_iv40_t -1 iv41_iv41_t -1 iv42_iv42_t -1 iv43_iv43_t -1 iv44_iv44_t -1 iv45_iv45_t -1 iv46_iv46_t -1 iv47_iv47_t -1 iv48_iv48_t -1 iv49_iv49_t -1 iv50_iv50_t -1 iv51_iv51_t -1 iv52_iv52_t -1 iv53_iv53_t -1 iv54_iv54_t -1 iv55_iv55_t -1 iv56_iv56_t -1 iv57_iv57_t >= 0 ;
* constraint equals iff
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 8 iv0_series0_b_3 16 iv0_series0_b_4 2 ~iv0_ge_2 >= 2 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 -8 iv0_series0_b_3 -16 iv0_series0_b_4 30 iv0_ge_2 >= -1 ;
-1 iv0_ge_2 1 iv0_ge_1 >= 0 ;
1 iv0_ge_1 1 ~iv0_ge_2 2 ~iv0_eq_1 >= 2 ;
-1 iv0_ge_1 -1 ~iv0_ge_2 1 iv0_eq_1 >= -1 ;
1 iv0_eq_1 1 ~iv58_iv58_t >= 1 ;
1 ~iv0_eq_1 1 iv58_iv58_t >= 1 ;
* constraint equals iff
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 8 iv1_series1_b_3 16 iv1_series1_b_4 2 ~iv1_ge_2 >= 2 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 -8 iv1_series1_b_3 -16 iv1_series1_b_4 30 iv1_ge_2 >= -1 ;
-1 iv1_ge_2 1 iv1_ge_1 >= 0 ;
1 iv1_ge_1 1 ~iv1_ge_2 2 ~iv1_eq_1 >= 2 ;
-1 iv1_ge_1 -1 ~iv1_ge_2 1 iv1_eq_1 >= -1 ;
1 iv1_eq_1 1 ~iv59_iv59_t >= 1 ;
1 ~iv1_eq_1 1 iv59_iv59_t >= 1 ;
* constraint equals iff
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 8 iv2_series2_b_3 16 iv2_series2_b_4 2 ~iv2_ge_2 >= 2 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 -8 iv2_series2_b_3 -16 iv2_series2_b_4 30 iv2_ge_2 >= -1 ;
-1 iv2_ge_2 1 iv2_ge_1 >= 0 ;
1 iv2_ge_1 1 ~iv2_ge_2 2 ~iv2_eq_1 >= 2 ;
-1 iv2_ge_1 -1 ~iv2_ge_2 1 iv2_eq_1 >= -1 ;
1 iv2_eq_1 1 ~iv60_iv60_t >= 1 ;
1 ~iv2_eq_1 1 iv60_iv60_t >= 1 ;
* constraint equals iff
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 8 iv3_series3_b_3 16 iv3_series3_b_4 2 ~iv3_ge_2 >= 2 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 -8 iv3_series3_b_3 -16 iv3_series3_b_4 30 iv3_ge_2 >= -1 ;
-1 iv3_ge_2 1 iv3_ge_1 >= 0 ;
1 iv3_ge_1 1 ~iv3_ge_2 2 ~iv3_eq_1 >= 2 ;
-1 iv3_ge_1 -1 ~iv3_ge_2 1 iv3_eq_1 >= -1 ;
1 iv3_eq_1 1 ~iv61_iv61_t >= 1 ;
1 ~iv3_eq_1 1 iv61_iv61_t >= 1 ;
* constraint equals iff
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 8 iv4_series4_b_3 16 iv4_series4_b_4 2 ~iv4_ge_2 >= 2 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 -8 iv4_series4_b_3 -16 iv4_series4_b_4 30 iv4_ge_2 >= -1 ;
-1 iv4_ge_2 1 iv4_ge_1 >= 0 ;
1 iv4_ge_1 1 ~iv4_ge_2 2 ~iv4_eq_1 >= 2 ;
-1 iv4_ge_1 -1 ~iv4_ge_2 1 iv4_eq_1 >= -1 ;
1 iv4_eq_1 1 ~iv62_iv62_t >= 1 ;
1 ~iv4_eq_1 1 iv62_iv62_t >= 1 ;
* constraint equals iff
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 8 iv5_series5_b_3 16 iv5_series5_b_4 2 ~iv5_ge_2 >= 2 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 -8 iv5_series5_b_3 -16 iv5_series5_b_4 30 iv5_ge_2 >= -1 ;
-1 iv5_ge_2 1 iv5_ge_1 >= 0 ;
1 iv5_ge_1 1 ~iv5_ge_2 2 ~iv5_eq_1 >= 2 ;
-1 iv5_ge_1 -1 ~iv5_ge_2 1 iv5_eq_1 >= -1 ;
1 iv5_eq_1 1 ~iv63_iv63_t >= 1 ;
1 ~iv5_eq_1 1 iv63_iv63_t >= 1 ;
* constraint equals iff
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 8 iv6_series6_b_3 16 iv6_series6_b_4 2 ~iv6_ge_2 >= 2 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 -8 iv6_series6_b_3 -16 iv6_series6_b_4 30 iv6_ge_2 >= -1 ;
-1 iv6_ge_2 1 iv6_ge_1 >= 0 ;
1 iv6_ge_1 1 ~iv6_ge_2 2 ~iv6_eq_1 >= 2 ;
-1 iv6_ge_1 -1 ~iv6_ge_2 1 iv6_eq_1 >= -1 ;
1 iv6_eq_1 1 ~iv64_iv64_t >= 1 ;
1 ~iv6_eq_1 1 iv64_iv64_t >= 1 ;
* constraint equals iff
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 8 iv7_series7_b_3 16 iv7_series7_b_4 2 ~iv7_ge_2 >= 2 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 -8 iv7_series7_b_3 -16 iv7_series7_b_4 30 iv7_ge_2 >= -1 ;
-1 iv7_ge_2 1 iv7_ge_1 >= 0 ;
1 iv7_ge_1 1 ~iv7_ge_2 2 ~iv7_eq_1 >= 2 ;
-1 iv7_ge_1 -1 ~iv7_ge_2 1 iv7_eq_1 >= -1 ;
1 iv7_eq_1 1 ~iv65_iv65_t >= 1 ;
1 ~iv7_eq_1 1 iv65_iv65_t >= 1 ;
* constraint equals iff
1 iv8_series8_b_0 2 iv8_series8_b_1 4 iv8_series8_b_2 8 iv8_series8_b_3 16 iv8_series8_b_4 2 ~iv8_ge_2 >= 2 ;
-1 iv8_series8_b_0 -2 iv8_series8_b_1 -4 iv8_series8_b_2 -8 iv8_series8_b_3 -16 iv8_series8_b_4 30 iv8_ge_2 >= -1 ;
-1 iv8_ge_2 1 iv8_ge_1 >= 0 ;
1 iv8_ge_1 1 ~iv8_ge_2 2 ~iv8_eq_1 >= 2 ;
-1 iv8_ge_1 -1 ~iv8_ge_2 1 iv8_eq_1 >= -1 ;
1 iv8_eq_1 1 ~iv66_iv66_t >= 1 ;
1 ~iv8_eq_1 1 iv66_iv66_t >= 1 ;
* constraint equals iff
1 iv9_series9_b_0 2 iv9_series9_b_1 4 iv9_series9_b_2 8 iv9_series9_b_3 16 iv9_series9_b_4 2 ~iv9_ge_2 >= 2 ;
-1 iv9_series9_b_0 -2 iv9_series9_b_1 -4 iv9_series9_b_2 -8 iv9_series9_b_3 -16 iv9_series9_b_4 30 iv9_ge_2 >= -1 ;
-1 iv9_ge_2 1 iv9_ge_1 >= 0 ;
1 iv9_ge_1 1 ~iv9_ge_2 2 ~iv9_eq_1 >= 2 ;
-1 iv9_ge_1 -1 ~iv9_ge_2 1 iv9_eq_1 >= -1 ;
1 iv9_eq_1 1 ~iv67_iv67_t >= 1 ;
1 ~iv9_eq_1 1 iv67_iv67_t >= 1 ;
* constraint equals iff
1 iv10_series10_b_0 2 iv10_series10_b_1 4 iv10_series10_b_2 8 iv10_series10_b_3 16 iv10_series10_b_4 2 ~iv10_ge_2 >= 2 ;
-1 iv10_series10_b_0 -2 iv10_series10_b_1 -4 iv10_series10_b_2 -8 iv10_series10_b_3 -16 iv10_series10_b_4 30 iv10_ge_2 >= -1 ;
-1 iv10_ge_2 1 iv10_ge_1 >= 0 ;
1 iv10_ge_1 1 ~iv10_ge_2 2 ~iv10_eq_1 >= 2 ;
-1 iv10_ge_1 -1 ~iv10_ge_2 1 iv10_eq_1 >= -1 ;
1 iv10_eq_1 1 ~iv68_iv68_t >= 1 ;
1 ~iv10_eq_1 1 iv68_iv68_t >= 1 ;
* constraint equals iff
1 iv11_series11_b_0 2 iv11_series11_b_1 4 iv11_series11_b_2 8 iv11_series11_b_3 16 iv11_series11_b_4 2 ~iv11_ge_2 >= 2 ;
-1 iv11_series11_b_0 -2 iv11_series11_b_1 -4 iv11_series11_b_2 -8 iv11_series11_b_3 -16 iv11_series11_b_4 30 iv11_ge_2 >= -1 ;
-1 iv11_ge_2 1 iv11_ge_1 >= 0 ;
1 iv11_ge_1 1 ~iv11_ge_2 2 ~iv11_eq_1 >= 2 ;
-1 iv11_ge_1 -1 ~iv11_ge_2 1 iv11_eq_1 >= -1 ;
1 iv11_eq_1 1 ~iv69_iv69_t >= 1 ;
1 ~iv11_eq_1 1 iv69_iv69_t >= 1 ;
* constraint equals iff
1 iv12_series12_b_0 2 iv12_series12_b_1 4 iv12_series12_b_2 8 iv12_series12_b_3 16 iv12_series12_b_4 2 ~iv12_ge_2 >= 2 ;
-1 iv12_series12_b_0 -2 iv12_series12_b_1 -4 iv12_series12_b_2 -8 iv12_series12_b_3 -16 iv12_series12_b_4 30 iv12_ge_2 >= -1 ;
-1 iv12_ge_2 1 iv12_ge_1 >= 0 ;
1 iv12_ge_1 1 ~iv12_ge_2 2 ~iv12_eq_1 >= 2 ;
-1 iv12_ge_1 -1 ~iv12_ge_2 1 iv12_eq_1 >= -1 ;
1 iv12_eq_1 1 ~iv70_iv70_t >= 1 ;
1 ~iv12_eq_1 1 iv70_iv70_t >= 1 ;
* constraint equals iff
1 iv13_series13_b_0 2 iv13_series13_b_1 4 iv13_series13_b_2 8 iv13_series13_b_3 16 iv13_series13_b_4 2 ~iv13_ge_2 >= 2 ;
-1 iv13_series13_b_0 -2 iv13_series13_b_1 -4 iv13_series13_b_2 -8 iv13_series13_b_3 -16 iv13_series13_b_4 30 iv13_ge_2 >= -1 ;
-1 iv13_ge_2 1 iv13_ge_1 >= 0 ;
1 iv13_ge_1 1 ~iv13_ge_2 2 ~iv13_eq_1 >= 2 ;
-1 iv13_ge_1 -1 ~iv13_ge_2 1 iv13_eq_1 >= -1 ;
1 iv13_eq_1 1 ~iv71_iv71_t >= 1 ;
1 ~iv13_eq_1 1 iv71_iv71_t >= 1 ;
* constraint equals iff
1 iv14_series14_b_0 2 iv14_series14_b_1 4 iv14_series14_b_2 8 iv14_series14_b_3 16 iv14_series14_b_4 2 ~iv14_ge_2 >= 2 ;
-1 iv14_series14_b_0 -2 iv14_series14_b_1 -4 iv14_series14_b_2 -8 iv14_series14_b_3 -16 iv14_series14_b_4 30 iv14_ge_2 >= -1 ;
-1 iv14_ge_2 1 iv14_ge_1 >= 0 ;
1 iv14_ge_1 1 ~iv14_ge_2 2 ~iv14_eq_1 >= 2 ;
-1 iv14_ge_1 -1 ~iv14_ge_2 1 iv14_eq_1 >= -1 ;
1 iv14_eq_1 1 ~iv72_iv72_t >= 1 ;
1 ~iv14_eq_1 1 iv72_iv72_t >= 1 ;
* constraint equals iff
1 iv15_series15_b_0 2 iv15_series15_b_1 4 iv15_series15_b_2 8 iv15_series15_b_3 16 iv15_series15_b_4 2 ~iv15_ge_2 >= 2 ;
-1 iv15_series15_b_0 -2 iv15_series15_b_1 -4 iv15_series15_b_2 -8 iv15_series15_b_3 -16 iv15_series15_b_4 30 iv15_ge_2 >= -1 ;
-1 iv15_ge_2 1 iv15_ge_1 >= 0 ;
1 iv15_ge_1 1 ~iv15_ge_2 2 ~iv15_eq_1 >= 2 ;
-1 iv15_ge_1 -1 ~iv15_ge_2 1 iv15_eq_1 >= -1 ;
1 iv15_eq_1 1 ~iv73_iv73_t >= 1 ;
1 ~iv15_eq_1 1 iv73_iv73_t >= 1 ;
* constraint equals iff
1 iv16_series16_b_0 2 iv16_series16_b_1 4 iv16_series16_b_2 8 iv16_series16_b_3 16 iv16_series16_b_4 2 ~iv16_ge_2 >= 2 ;
-1 iv16_series16_b_0 -2 iv16_series16_b_1 -4 iv16_series16_b_2 -8 iv16_series16_b_3 -16 iv16_series16_b_4 30 iv16_ge_2 >= -1 ;
-1 iv16_ge_2 1 iv16_ge_1 >= 0 ;
1 iv16_ge_1 1 ~iv16_ge_2 2 ~iv16_eq_1 >= 2 ;
-1 iv16_ge_1 -1 ~iv16_ge_2 1 iv16_eq_1 >= -1 ;
1 iv16_eq_1 1 ~iv74_iv74_t >= 1 ;
1 ~iv16_eq_1 1 iv74_iv74_t >= 1 ;
* constraint equals iff
1 iv17_series17_b_0 2 iv17_series17_b_1 4 iv17_series17_b_2 8 iv17_series17_b_3 16 iv17_series17_b_4 2 ~iv17_ge_2 >= 2 ;
-1 iv17_series17_b_0 -2 iv17_series17_b_1 -4 iv17_series17_b_2 -8 iv17_series17_b_3 -16 iv17_series17_b_4 30 iv17_ge_2 >= -1 ;
-1 iv17_ge_2 1 iv17_ge_1 >= 0 ;
1 iv17_ge_1 1 ~iv17_ge_2 2 ~iv17_eq_1 >= 2 ;
-1 iv17_ge_1 -1 ~iv17_ge_2 1 iv17_eq_1 >= -1 ;
1 iv17_eq_1 1 ~iv75_iv75_t >= 1 ;
1 ~iv17_eq_1 1 iv75_iv75_t >= 1 ;
* constraint equals iff
1 iv18_series18_b_0 2 iv18_series18_b_1 4 iv18_series18_b_2 8 iv18_series18_b_3 16 iv18_series18_b_4 2 ~iv18_ge_2 >= 2 ;
-1 iv18_series18_b_0 -2 iv18_series18_b_1 -4 iv18_series18_b_2 -8 iv18_series18_b_3 -16 iv18_series18_b_4 30 iv18_ge_2 >= -1 ;
-1 iv18_ge_2 1 iv18_ge_1 >= 0 ;
1 iv18_ge_1 1 ~iv18_ge_2 2 ~iv18_eq_1 >= 2 ;
-1 iv18_ge_1 -1 ~iv18_ge_2 1 iv18_eq_1 >= -1 ;
1 iv18_eq_1 1 ~iv76_iv76_t >= 1 ;
1 ~iv18_eq_1 1 iv76_iv76_t >= 1 ;
* constraint equals iff
1 iv19_series19_b_0 2 iv19_series19_b_1 4 iv19_series19_b_2 8 iv19_series19_b_3 16 iv19_series19_b_4 2 ~iv19_ge_2 >= 2 ;
-1 iv19_series19_b_0 -2 iv19_series19_b_1 -4 iv19_series19_b_2 -8 iv19_series19_b_3 -16 iv19_series19_b_4 30 iv19_ge_2 >= -1 ;
-1 iv19_ge_2 1 iv19_ge_1 >= 0 ;
1 iv19_ge_1 1 ~iv19_ge_2 2 ~iv19_eq_1 >= 2 ;
-1 iv19_ge_1 -1 ~iv19_ge_2 1 iv19_eq_1 >= -1 ;
1 iv19_eq_1 1 ~iv77_iv77_t >= 1 ;
1 ~iv19_eq_1 1 iv77_iv77_t >= 1 ;
* constraint equals iff
1 iv20_series20_b_0 2 iv20_series20_b_1 4 iv20_series20_b_2 8 iv20_series20_b_3 16 iv20_series20_b_4 2 ~iv20_ge_2 >= 2 ;
-1 iv20_series20_b_0 -2 iv20_series20_b_1 -4 iv20_series20_b_2 -8 iv20_series20_b_3 -16 iv20_series20_b_4 30 iv20_ge_2 >= -1 ;
-1 iv20_ge_2 1 iv20_ge_1 >= 0 ;
1 iv20_ge_1 1 ~iv20_ge_2 2 ~iv20_eq_1 >= 2 ;
-1 iv20_ge_1 -1 ~iv20_ge_2 1 iv20_eq_1 >= -1 ;
1 iv20_eq_1 1 ~iv78_iv78_t >= 1 ;
1 ~iv20_eq_1 1 iv78_iv78_t >= 1 ;
* constraint equals iff
1 iv21_series21_b_0 2 iv21_series21_b_1 4 iv21_series21_b_2 8 iv21_series21_b_3 16 iv21_series21_b_4 2 ~iv21_ge_2 >= 2 ;
-1 iv21_series21_b_0 -2 iv21_series21_b_1 -4 iv21_series21_b_2 -8 iv21_series21_b_3 -16 iv21_series21_b_4 30 iv21_ge_2 >= -1 ;
-1 iv21_ge_2 1 iv21_ge_1 >= 0 ;
1 iv21_ge_1 1 ~iv21_ge_2 2 ~iv21_eq_1 >= 2 ;
-1 iv21_ge_1 -1 ~iv21_ge_2 1 iv21_eq_1 >= -1 ;
1 iv21_eq_1 1 ~iv79_iv79_t >= 1 ;
1 ~iv21_eq_1 1 iv79_iv79_t >= 1 ;
* constraint equals iff
1 iv22_series22_b_0 2 iv22_series22_b_1 4 iv22_series22_b_2 8 iv22_series22_b_3 16 iv22_series22_b_4 2 ~iv22_ge_2 >= 2 ;
-1 iv22_series22_b_0 -2 iv22_series22_b_1 -4 iv22_series22_b_2 -8 iv22_series22_b_3 -16 iv22_series22_b_4 30 iv22_ge_2 >= -1 ;
-1 iv22_ge_2 1 iv22_ge_1 >= 0 ;
1 iv22_ge_1 1 ~iv22_ge_2 2 ~iv22_eq_1 >= 2 ;
-1 iv22_ge_1 -1 ~iv22_ge_2 1 iv22_eq_1 >= -1 ;
1 iv22_eq_1 1 ~iv80_iv80_t >= 1 ;
1 ~iv22_eq_1 1 iv80_iv80_t >= 1 ;
* constraint equals iff
1 iv23_series23_b_0 2 iv23_series23_b_1 4 iv23_series23_b_2 8 iv23_series23_b_3 16 iv23_series23_b_4 2 ~iv23_ge_2 >= 2 ;
-1 iv23_series23_b_0 -2 iv23_series23_b_1 -4 iv23_series23_b_2 -8 iv23_series23_b_3 -16 iv23_series23_b_4 30 iv23_ge_2 >= -1 ;
-1 iv23_ge_2 1 iv23_ge_1 >= 0 ;
1 iv23_ge_1 1 ~iv23_ge_2 2 ~iv23_eq_1 >= 2 ;
-1 iv23_ge_1 -1 ~iv23_ge_2 1 iv23_eq_1 >= -1 ;
1 iv23_eq_1 1 ~iv81_iv81_t >= 1 ;
1 ~iv23_eq_1 1 iv81_iv81_t >= 1 ;
* constraint equals iff
1 iv24_series24_b_0 2 iv24_series24_b_1 4 iv24_series24_b_2 8 iv24_series24_b_3 16 iv24_series24_b_4 2 ~iv24_ge_2 >= 2 ;
-1 iv24_series24_b_0 -2 iv24_series24_b_1 -4 iv24_series24_b_2 -8 iv24_series24_b_3 -16 iv24_series24_b_4 30 iv24_ge_2 >= -1 ;
-1 iv24_ge_2 1 iv24_ge_1 >= 0 ;
1 iv24_ge_1 1 ~iv24_ge_2 2 ~iv24_eq_1 >= 2 ;
-1 iv24_ge_1 -1 ~iv24_ge_2 1 iv24_eq_1 >= -1 ;
1 iv24_eq_1 1 ~iv82_iv82_t >= 1 ;
1 ~iv24_eq_1 1 iv82_iv82_t >= 1 ;
* constraint equals iff
1 iv25_series25_b_0 2 iv25_series25_b_1 4 iv25_series25_b_2 8 iv25_series25_b_3 16 iv25_series25_b_4 2 ~iv25_ge_2 >= 2 ;
-1 iv25_series25_b_0 -2 iv25_series25_b_1 -4 iv25_series25_b_2 -8 iv25_series25_b_3 -16 iv25_series25_b_4 30 iv25_ge_2 >= -1 ;
-1 iv25_ge_2 1 iv25_ge_1 >= 0 ;
1 iv25_ge_1 1 ~iv25_ge_2 2 ~iv25_eq_1 >= 2 ;
-1 iv25_ge_1 -1 ~iv25_ge_2 1 iv25_eq_1 >= -1 ;
1 iv25_eq_1 1 ~iv83_iv83_t >= 1 ;
1 ~iv25_eq_1 1 iv83_iv83_t >= 1 ;
* constraint equals iff
1 iv26_series26_b_0 2 iv26_series26_b_1 4 iv26_series26_b_2 8 iv26_series26_b_3 16 iv26_series26_b_4 2 ~iv26_ge_2 >= 2 ;
-1 iv26_series26_b_0 -2 iv26_series26_b_1 -4 iv26_series26_b_2 -8 iv26_series26_b_3 -16 iv26_series26_b_4 30 iv26_ge_2 >= -1 ;
-1 iv26_ge_2 1 iv26_ge_1 >= 0 ;
1 iv26_ge_1 1 ~iv26_ge_2 2 ~iv26_eq_1 >= 2 ;
-1 iv26_ge_1 -1 ~iv26_ge_2 1 iv26_eq_1 >= -1 ;
1 iv26_eq_1 1 ~iv84_iv84_t >= 1 ;
1 ~iv26_eq_1 1 iv84_iv84_t >= 1 ;
* constraint equals iff
1 iv27_series27_b_0 2 iv27_series27_b_1 4 iv27_series27_b_2 8 iv27_series27_b_3 16 iv27_series27_b_4 2 ~iv27_ge_2 >= 2 ;
-1 iv27_series27_b_0 -2 iv27_series27_b_1 -4 iv27_series27_b_2 -8 iv27_series27_b_3 -16 iv27_series27_b_4 30 iv27_ge_2 >= -1 ;
-1 iv27_ge_2 1 iv27_ge_1 >= 0 ;
1 iv27_ge_1 1 ~iv27_ge_2 2 ~iv27_eq_1 >= 2 ;
-1 iv27_ge_1 -1 ~iv27_ge_2 1 iv27_eq_1 >= -1 ;
1 iv27_eq_1 1 ~iv85_iv85_t >= 1 ;
1 ~iv27_eq_1 1 iv85_iv85_t >= 1 ;
* constraint equals iff
1 iv28_series28_b_0 2 iv28_series28_b_1 4 iv28_series28_b_2 8 iv28_series28_b_3 16 iv28_series28_b_4 2 ~iv28_ge_2 >= 2 ;
-1 iv28_series28_b_0 -2 iv28_series28_b_1 -4 iv28_series28_b_2 -8 iv28_series28_b_3 -16 iv28_series28_b_4 30 iv28_ge_2 >= -1 ;
-1 iv28_ge_2 1 iv28_ge_1 >= 0 ;
1 iv28_ge_1 1 ~iv28_ge_2 2 ~iv28_eq_1 >= 2 ;
-1 iv28_ge_1 -1 ~iv28_ge_2 1 iv28_eq_1 >= -1 ;
1 iv28_eq_1 1 ~iv86_iv86_t >= 1 ;
1 ~iv28_eq_1 1 iv86_iv86_t >= 1 ;
* constraint linear equality
* linear eq -1*varidx 1 1*varidx 58 1*varidx 59 1*varidx 60 1*varidx 61 1*varidx 62 1*varidx 63 1*varidx 64 1*varidx 65 1*varidx 66 1*varidx 67 1*varidx 68 1*varidx 69 1*varidx 70 1*varidx 71 1*varidx 72 1*varidx 73 1*varidx 74 1*varidx 75 1*varidx 76 1*varidx 77 1*varidx 78 1*varidx 79 1*varidx 80 1*varidx 81 1*varidx 82 1*varidx 83 1*varidx 84 1*varidx 85 1*varidx 86 <= 0
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 -8 iv1_series1_b_3 -16 iv1_series1_b_4 1 iv58_iv58_t 1 iv59_iv59_t 1 iv60_iv60_t 1 iv61_iv61_t 1 iv62_iv62_t 1 iv63_iv63_t 1 iv64_iv64_t 1 iv65_iv65_t 1 iv66_iv66_t 1 iv67_iv67_t 1 iv68_iv68_t 1 iv69_iv69_t 1 iv70_iv70_t 1 iv71_iv71_t 1 iv72_iv72_t 1 iv73_iv73_t 1 iv74_iv74_t 1 iv75_iv75_t 1 iv76_iv76_t 1 iv77_iv77_t 1 iv78_iv78_t 1 iv79_iv79_t 1 iv80_iv80_t 1 iv81_iv81_t 1 iv82_iv82_t 1 iv83_iv83_t 1 iv84_iv84_t 1 iv85_iv85_t 1 iv86_iv86_t >= 0 ;
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 8 iv1_series1_b_3 16 iv1_series1_b_4 -1 iv58_iv58_t -1 iv59_iv59_t -1 iv60_iv60_t -1 iv61_iv61_t -1 iv62_iv62_t -1 iv63_iv63_t -1 iv64_iv64_t -1 iv65_iv65_t -1 iv66_iv66_t -1 iv67_iv67_t -1 iv68_iv68_t -1 iv69_iv69_t -1 iv70_iv70_t -1 iv71_iv71_t -1 iv72_iv72_t -1 iv73_iv73_t -1 iv74_iv74_t -1 iv75_iv75_t -1 iv76_iv76_t -1 iv77_iv77_t -1 iv78_iv78_t -1 iv79_iv79_t -1 iv80_iv80_t -1 iv81_iv81_t -1 iv82_iv82_t -1 iv83_iv83_t -1 iv84_iv84_t -1 iv85_iv85_t -1 iv86_iv86_t >= 0 ;
* constraint equals iff
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 8 iv0_series0_b_3 16 iv0_series0_b_4 3 ~iv0_ge_3 >= 3 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 -8 iv0_series0_b_3 -16 iv0_series0_b_4 29 iv0_ge_3 >= -2 ;
-1 iv0_ge_3 1 iv0_ge_2 >= 0 ;
1 iv0_ge_2 1 ~iv0_ge_3 2 ~iv0_eq_2 >= 2 ;
-1 iv0_ge_2 -1 ~iv0_ge_3 1 iv0_eq_2 >= -1 ;
1 iv0_eq_2 1 ~iv87_iv87_t >= 1 ;
1 ~iv0_eq_2 1 iv87_iv87_t >= 1 ;
* constraint equals iff
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 8 iv1_series1_b_3 16 iv1_series1_b_4 3 ~iv1_ge_3 >= 3 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 -8 iv1_series1_b_3 -16 iv1_series1_b_4 29 iv1_ge_3 >= -2 ;
-1 iv1_ge_3 1 iv1_ge_2 >= 0 ;
1 iv1_ge_2 1 ~iv1_ge_3 2 ~iv1_eq_2 >= 2 ;
-1 iv1_ge_2 -1 ~iv1_ge_3 1 iv1_eq_2 >= -1 ;
1 iv1_eq_2 1 ~iv88_iv88_t >= 1 ;
1 ~iv1_eq_2 1 iv88_iv88_t >= 1 ;
* constraint equals iff
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 8 iv2_series2_b_3 16 iv2_series2_b_4 3 ~iv2_ge_3 >= 3 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 -8 iv2_series2_b_3 -16 iv2_series2_b_4 29 iv2_ge_3 >= -2 ;
-1 iv2_ge_3 1 iv2_ge_2 >= 0 ;
1 iv2_ge_2 1 ~iv2_ge_3 2 ~iv2_eq_2 >= 2 ;
-1 iv2_ge_2 -1 ~iv2_ge_3 1 iv2_eq_2 >= -1 ;
1 iv2_eq_2 1 ~iv89_iv89_t >= 1 ;
1 ~iv2_eq_2 1 iv89_iv89_t >= 1 ;
* constraint equals iff
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 8 iv3_series3_b_3 16 iv3_series3_b_4 3 ~iv3_ge_3 >= 3 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 -8 iv3_series3_b_3 -16 iv3_series3_b_4 29 iv3_ge_3 >= -2 ;
-1 iv3_ge_3 1 iv3_ge_2 >= 0 ;
1 iv3_ge_2 1 ~iv3_ge_3 2 ~iv3_eq_2 >= 2 ;
-1 iv3_ge_2 -1 ~iv3_ge_3 1 iv3_eq_2 >= -1 ;
1 iv3_eq_2 1 ~iv90_iv90_t >= 1 ;
1 ~iv3_eq_2 1 iv90_iv90_t >= 1 ;
* constraint equals iff
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 8 iv4_series4_b_3 16 iv4_series4_b_4 3 ~iv4_ge_3 >= 3 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 -8 iv4_series4_b_3 -16 iv4_series4_b_4 29 iv4_ge_3 >= -2 ;
-1 iv4_ge_3 1 iv4_ge_2 >= 0 ;
1 iv4_ge_2 1 ~iv4_ge_3 2 ~iv4_eq_2 >= 2 ;
-1 iv4_ge_2 -1 ~iv4_ge_3 1 iv4_eq_2 >= -1 ;
1 iv4_eq_2 1 ~iv91_iv91_t >= 1 ;
1 ~iv4_eq_2 1 iv91_iv91_t >= 1 ;
* constraint equals iff
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 8 iv5_series5_b_3 16 iv5_series5_b_4 3 ~iv5_ge_3 >= 3 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 -8 iv5_series5_b_3 -16 iv5_series5_b_4 29 iv5_ge_3 >= -2 ;
-1 iv5_ge_3 1 iv5_ge_2 >= 0 ;
1 iv5_ge_2 1 ~iv5_ge_3 2 ~iv5_eq_2 >= 2 ;
-1 iv5_ge_2 -1 ~iv5_ge_3 1 iv5_eq_2 >= -1 ;
1 iv5_eq_2 1 ~iv92_iv92_t >= 1 ;
1 ~iv5_eq_2 1 iv92_iv92_t >= 1 ;
* constraint equals iff
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 8 iv6_series6_b_3 16 iv6_series6_b_4 3 ~iv6_ge_3 >= 3 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 -8 iv6_series6_b_3 -16 iv6_series6_b_4 29 iv6_ge_3 >= -2 ;
-1 iv6_ge_3 1 iv6_ge_2 >= 0 ;
1 iv6_ge_2 1 ~iv6_ge_3 2 ~iv6_eq_2 >= 2 ;
-1 iv6_ge_2 -1 ~iv6_ge_3 1 iv6_eq_2 >= -1 ;
1 iv6_eq_2 1 ~iv93_iv93_t >= 1 ;
1 ~iv6_eq_2 1 iv93_iv93_t >= 1 ;
* constraint equals iff
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 8 iv7_series7_b_3 16 iv7_series7_b_4 3 ~iv7_ge_3 >= 3 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 -8 iv7_series7_b_3 -16 iv7_series7_b_4 29 iv7_ge_3 >= -2 ;
-1 iv7_ge_3 1 iv7_ge_2 >= 0 ;
1 iv7_ge_2 1 ~iv7_ge_3 2 ~iv7_eq_2 >= 2 ;
-1 iv7_ge_2 -1 ~iv7_ge_3 1 iv7_eq_2 >= -1 ;
1 iv7_eq_2 1 ~iv94_iv94_t >= 1 ;
1 ~iv7_eq_2 1 iv94_iv94_t >= 1 ;
* constraint equals iff
1 iv8_series8_b_0 2 iv8_series8_b_1 4 iv8_series8_b_2 8 iv8_series8_b_3 16 iv8_series8_b_4 3 ~iv8_ge_3 >= 3 ;
-1 iv8_series8_b_0 -2 iv8_series8_b_1 -4 iv8_series8_b_2 -8 iv8_series8_b_3 -16 iv8_series8_b_4 29 iv8_ge_3 >= -2 ;
-1 iv8_ge_3 1 iv8_ge_2 >= 0 ;
1 iv8_ge_2 1 ~iv8_ge_3 2 ~iv8_eq_2 >= 2 ;
-1 iv8_ge_2 -1 ~iv8_ge_3 1 iv8_eq_2 >= -1 ;
1 iv8_eq_2 1 ~iv95_iv95_t >= 1 ;
1 ~iv8_eq_2 1 iv95_iv95_t >= 1 ;
* constraint equals iff
1 iv9_series9_b_0 2 iv9_series9_b_1 4 iv9_series9_b_2 8 iv9_series9_b_3 16 iv9_series9_b_4 3 ~iv9_ge_3 >= 3 ;
-1 iv9_series9_b_0 -2 iv9_series9_b_1 -4 iv9_series9_b_2 -8 iv9_series9_b_3 -16 iv9_series9_b_4 29 iv9_ge_3 >= -2 ;
-1 iv9_ge_3 1 iv9_ge_2 >= 0 ;
1 iv9_ge_2 1 ~iv9_ge_3 2 ~iv9_eq_2 >= 2 ;
-1 iv9_ge_2 -1 ~iv9_ge_3 1 iv9_eq_2 >= -1 ;
1 iv9_eq_2 1 ~iv96_iv96_t >= 1 ;
1 ~iv9_eq_2 1 iv96_iv96_t >= 1 ;
* constraint equals iff
1 iv10_series10_b_0 2 iv10_series10_b_1 4 iv10_series10_b_2 8 iv10_series10_b_3 16 iv10_series10_b_4 3 ~iv10_ge_3 >= 3 ;
-1 iv10_series10_b_0 -2 iv10_series10_b_1 -4 iv10_series10_b_2 -8 iv10_series10_b_3 -16 iv10_series10_b_4 29 iv10_ge_3 >= -2 ;
-1 iv10_ge_3 1 iv10_ge_2 >= 0 ;
1 iv10_ge_2 1 ~iv10_ge_3 2 ~iv10_eq_2 >= 2 ;
-1 iv10_ge_2 -1 ~iv10_ge_3 1 iv10_eq_2 >= -1 ;
1 iv10_eq_2 1 ~iv97_iv97_t >= 1 ;
1 ~iv10_eq_2 1 iv97_iv97_t >= 1 ;
* constraint equals iff
1 iv11_series11_b_0 2 iv11_series11_b_1 4 iv11_series11_b_2 8 iv11_series11_b_3 16 iv11_series11_b_4 3 ~iv11_ge_3 >= 3 ;
-1 iv11_series11_b_0 -2 iv11_series11_b_1 -4 iv11_series11_b_2 -8 iv11_series11_b_3 -16 iv11_series11_b_4 29 iv11_ge_3 >= -2 ;
-1 iv11_ge_3 1 iv11_ge_2 >= 0 ;
1 iv11_ge_2 1 ~iv11_ge_3 2 ~iv11_eq_2 >= 2 ;
-1 iv11_ge_2 -1 ~iv11_ge_3 1 iv11_eq_2 >= -1 ;
1 iv11_eq_2 1 ~iv98_iv98_t >= 1 ;
1 ~iv11_eq_2 1 iv98_iv98_t >= 1 ;
* constraint equals iff
1 iv12_series12_b_0 2 iv12_series12_b_1 4 iv12_series12_b_2 8 iv12_series12_b_3 16 iv12_series12_b_4 3 ~iv12_ge_3 >= 3 ;
-1 iv12_series12_b_0 -2 iv12_series12_b_1 -4 iv12_series12_b_2 -8 iv12_series12_b_3 -16 iv12_series12_b_4 29 iv12_ge_3 >= -2 ;
-1 iv12_ge_3 1 iv12_ge_2 >= 0 ;
1 iv12_ge_2 1 ~iv12_ge_3 2 ~iv12_eq_2 >= 2 ;
-1 iv12_ge_2 -1 ~iv12_ge_3 1 iv12_eq_2 >= -1 ;
1 iv12_eq_2 1 ~iv99_iv99_t >= 1 ;
1 ~iv12_eq_2 1 iv99_iv99_t >= 1 ;
* constraint equals iff
1 iv13_series13_b_0 2 iv13_series13_b_1 4 iv13_series13_b_2 8 iv13_series13_b_3 16 iv13_series13_b_4 3 ~iv13_ge_3 >= 3 ;
-1 iv13_series13_b_0 -2 iv13_series13_b_1 -4 iv13_series13_b_2 -8 iv13_series13_b_3 -16 iv13_series13_b_4 29 iv13_ge_3 >= -2 ;
-1 iv13_ge_3 1 iv13_ge_2 >= 0 ;
1 iv13_ge_2 1 ~iv13_ge_3 2 ~iv13_eq_2 >= 2 ;
-1 iv13_ge_2 -1 ~iv13_ge_3 1 iv13_eq_2 >= -1 ;
1 iv13_eq_2 1 ~iv100_iv100_t >= 1 ;
1 ~iv13_eq_2 1 iv100_iv100_t >= 1 ;
* constraint equals iff
1 iv14_series14_b_0 2 iv14_series14_b_1 4 iv14_series14_b_2 8 iv14_series14_b_3 16 iv14_series14_b_4 3 ~iv14_ge_3 >= 3 ;
-1 iv14_series14_b_0 -2 iv14_series14_b_1 -4 iv14_series14_b_2 -8 iv14_series14_b_3 -16 iv14_series14_b_4 29 iv14_ge_3 >= -2 ;
-1 iv14_ge_3 1 iv14_ge_2 >= 0 ;
1 iv14_ge_2 1 ~iv14_ge_3 2 ~iv14_eq_2 >= 2 ;
-1 iv14_ge_2 -1 ~iv14_ge_3 1 iv14_eq_2 >= -1 ;
1 iv14_eq_2 1 ~iv101_iv101_t >= 1 ;
1 ~iv14_eq_2 1 iv101_iv101_t >= 1 ;
* constraint equals iff
1 iv15_series15_b_0 2 iv15_series15_b_1 4 iv15_series15_b_2 8 iv15_series15_b_3 16 iv15_series15_b_4 3 ~iv15_ge_3 >= 3 ;
-1 iv15_series15_b_0 -2 iv15_series15_b_1 -4 iv15_series15_b_2 -8 iv15_series15_b_3 -16 iv15_series15_b_4 29 iv15_ge_3 >= -2 ;
-1 iv15_ge_3 1 iv15_ge_2 >= 0 ;
1 iv15_ge_2 1 ~iv15_ge_3 2 ~iv15_eq_2 >= 2 ;
-1 iv15_ge_2 -1 ~iv15_ge_3 1 iv15_eq_2 >= -1 ;
1 iv15_eq_2 1 ~iv102_iv102_t >= 1 ;
1 ~iv15_eq_2 1 iv102_iv102_t >= 1 ;
* constraint equals iff
1 iv16_series16_b_0 2 iv16_series16_b_1 4 iv16_series16_b_2 8 iv16_series16_b_3 16 iv16_series16_b_4 3 ~iv16_ge_3 >= 3 ;
-1 iv16_series16_b_0 -2 iv16_series16_b_1 -4 iv16_series16_b_2 -8 iv16_series16_b_3 -16 iv16_series16_b_4 29 iv16_ge_3 >= -2 ;
-1 iv16_ge_3 1 iv16_ge_2 >= 0 ;
1 iv16_ge_2 1 ~iv16_ge_3 2 ~iv16_eq_2 >= 2 ;
-1 iv16_ge_2 -1 ~iv16_ge_3 1 iv16_eq_2 >= -1 ;
1 iv16_eq_2 1 ~iv103_iv103_t >= 1 ;
1 ~iv16_eq_2 1 iv103_iv103_t >= 1 ;
* constraint equals iff
1 iv17_series17_b_0 2 iv17_series17_b_1 4 iv17_series17_b_2 8 iv17_series17_b_3 16 iv17_series17_b_4 3 ~iv17_ge_3 >= 3 ;
-1 iv17_series17_b_0 -2 iv17_series17_b_1 -4 iv17_series17_b_2 -8 iv17_series17_b_3 -16 iv17_series17_b_4 29 iv17_ge_3 >= -2 ;
-1 iv17_ge_3 1 iv17_ge_2 >= 0 ;
1 iv17_ge_2 1 ~iv17_ge_3 2 ~iv17_eq_2 >= 2 ;
-1 iv17_ge_2 -1 ~iv17_ge_3 1 iv17_eq_2 >= -1 ;
1 iv17_eq_2 1 ~iv104_iv104_t >= 1 ;
1 ~iv17_eq_2 1 iv104_iv104_t >= 1 ;
* constraint equals iff
1 iv18_series18_b_0 2 iv18_series18_b_1 4 iv18_series18_b_2 8 iv18_series18_b_3 16 iv18_series18_b_4 3 ~iv18_ge_3 >= 3 ;
-1 iv18_series18_b_0 -2 iv18_series18_b_1 -4 iv18_series18_b_2 -8 iv18_series18_b_3 -16 iv18_series18_b_4 29 iv18_ge_3 >= -2 ;
-1 iv18_ge_3 1 iv18_ge_2 >= 0 ;
1 iv18_ge_2 1 ~iv18_ge_3 2 ~iv18_eq_2 >= 2 ;
-1 iv18_ge_2 -1 ~iv18_ge_3 1 iv18_eq_2 >= -1 ;
1 iv18_eq_2 1 ~iv105_iv105_t >= 1 ;
1 ~iv18_eq_2 1 iv105_iv105_t >= 1 ;
* constraint equals iff
1 iv19_series19_b_0 2 iv19_series19_b_1 4 iv19_series19_b_2 8 iv19_series19_b_3 16 iv19_series19_b_4 3 ~iv19_ge_3 >= 3 ;
-1 iv19_series19_b_0 -2 iv19_series19_b_1 -4 iv19_series19_b_2 -8 iv19_series19_b_3 -16 iv19_series19_b_4 29 iv19_ge_3 >= -2 ;
-1 iv19_ge_3 1 iv19_ge_2 >= 0 ;
1 iv19_ge_2 1 ~iv19_ge_3 2 ~iv19_eq_2 >= 2 ;
-1 iv19_ge_2 -1 ~iv19_ge_3 1 iv19_eq_2 >= -1 ;
1 iv19_eq_2 1 ~iv106_iv106_t >= 1 ;
1 ~iv19_eq_2 1 iv106_iv106_t >= 1 ;
* constraint equals iff
1 iv20_series20_b_0 2 iv20_series20_b_1 4 iv20_series20_b_2 8 iv20_series20_b_3 16 iv20_series20_b_4 3 ~iv20_ge_3 >= 3 ;
-1 iv20_series20_b_0 -2 iv20_series20_b_1 -4 iv20_series20_b_2 -8 iv20_series20_b_3 -16 iv20_series20_b_4 29 iv20_ge_3 >= -2 ;
-1 iv20_ge_3 1 iv20_ge_2 >= 0 ;
1 iv20_ge_2 1 ~iv20_ge_3 2 ~iv20_eq_2 >= 2 ;
-1 iv20_ge_2 -1 ~iv20_ge_3 1 iv20_eq_2 >= -1 ;
1 iv20_eq_2 1 ~iv107_iv107_t >= 1 ;
1 ~iv20_eq_2 1 iv107_iv107_t >= 1 ;
* constraint equals iff
1 iv21_series21_b_0 2 iv21_series21_b_1 4 iv21_series21_b_2 8 iv21_series21_b_3 16 iv21_series21_b_4 3 ~iv21_ge_3 >= 3 ;
-1 iv21_series21_b_0 -2 iv21_series21_b_1 -4 iv21_series21_b_2 -8 iv21_series21_b_3 -16 iv21_series21_b_4 29 iv21_ge_3 >= -2 ;
-1 iv21_ge_3 1 iv21_ge_2 >= 0 ;
1 iv21_ge_2 1 ~iv21_ge_3 2 ~iv21_eq_2 >= 2 ;
-1 iv21_ge_2 -1 ~iv21_ge_3 1 iv21_eq_2 >= -1 ;
1 iv21_eq_2 1 ~iv108_iv108_t >= 1 ;
1 ~iv21_eq_2 1 iv108_iv108_t >= 1 ;
* constraint equals iff
1 iv22_series22_b_0 2 iv22_series22_b_1 4 iv22_series22_b_2 8 iv22_series22_b_3 16 iv22_series22_b_4 3 ~iv22_ge_3 >= 3 ;
-1 iv22_series22_b_0 -2 iv22_series22_b_1 -4 iv22_series22_b_2 -8 iv22_series22_b_3 -16 iv22_series22_b_4 29 iv22_ge_3 >= -2 ;
-1 iv22_ge_3 1 iv22_ge_2 >= 0 ;
1 iv22_ge_2 1 ~iv22_ge_3 2 ~iv22_eq_2 >= 2 ;
-1 iv22_ge_2 -1 ~iv22_ge_3 1 iv22_eq_2 >= -1 ;
1 iv22_eq_2 1 ~iv109_iv109_t >= 1 ;
1 ~iv22_eq_2 1 iv109_iv109_t >= 1 ;
* constraint equals iff
1 iv23_series23_b_0 2 iv23_series23_b_1 4 iv23_series23_b_2 8 iv23_series23_b_3 16 iv23_series23_b_4 3 ~iv23_ge_3 >= 3 ;
-1 iv23_series23_b_0 -2 iv23_series23_b_1 -4 iv23_series23_b_2 -8 iv23_series23_b_3 -16 iv23_series23_b_4 29 iv23_ge_3 >= -2 ;
-1 iv23_ge_3 1 iv23_ge_2 >= 0 ;
1 iv23_ge_2 1 ~iv23_ge_3 2 ~iv23_eq_2 >= 2 ;
-1 iv23_ge_2 -1 ~iv23_ge_3 1 iv23_eq_2 >= -1 ;
1 iv23_eq_2 1 ~iv110_iv110_t >= 1 ;
1 ~iv23_eq_2 1 iv110_iv110_t >= 1 ;
* constraint equals iff
1 iv24_series24_b_0 2 iv24_series24_b_1 4 iv24_series24_b_2 8 iv24_series24_b_3 16 iv24_series24_b_4 3 ~iv24_ge_3 >= 3 ;
-1 iv24_series24_b_0 -2 iv24_series24_b_1 -4 iv24_series24_b_2 -8 iv24_series24_b_3 -16 iv24_series24_b_4 29 iv24_ge_3 >= -2 ;
-1 iv24_ge_3 1 iv24_ge_2 >= 0 ;
1 iv24_ge_2 1 ~iv24_ge_3 2 ~iv24_eq_2 >= 2 ;
-1 iv24_ge_2 -1 ~iv24_ge_3 1 iv24_eq_2 >= -1 ;
1 iv24_eq_2 1 ~iv111_iv111_t >= 1 ;
1 ~iv24_eq_2 1 iv111_iv111_t >= 1 ;
* constraint equals iff
1 iv25_series25_b_0 2 iv25_series25_b_1 4 iv25_series25_b_2 8 iv25_series25_b_3 16 iv25_series25_b_4 3 ~iv25_ge_3 >= 3 ;
-1 iv25_series25_b_0 -2 iv25_series25_b_1 -4 iv25_series25_b_2 -8 iv25_series25_b_3 -16 iv25_series25_b_4 29 iv25_ge_3 >= -2 ;
-1 iv25_ge_3 1 iv25_ge_2 >= 0 ;
1 iv25_ge_2 1 ~iv25_ge_3 2 ~iv25_eq_2 >= 2 ;
-1 iv25_ge_2 -1 ~iv25_ge_3 1 iv25_eq_2 >= -1 ;
1 iv25_eq_2 1 ~iv112_iv112_t >= 1 ;
1 ~iv25_eq_2 1 iv112_iv112_t >= 1 ;
* constraint equals iff
1 iv26_series26_b_0 2 iv26_series26_b_1 4 iv26_series26_b_2 8 iv26_series26_b_3 16 iv26_series26_b_4 3 ~iv26_ge_3 >= 3 ;
-1 iv26_series26_b_0 -2 iv26_series26_b_1 -4 iv26_series26_b_2 -8 iv26_series26_b_3 -16 iv26_series26_b_4 29 iv26_ge_3 >= -2 ;
-1 iv26_ge_3 1 iv26_ge_2 >= 0 ;
1 iv26_ge_2 1 ~iv26_ge_3 2 ~iv26_eq_2 >= 2 ;
-1 iv26_ge_2 -1 ~iv26_ge_3 1 iv26_eq_2 >= -1 ;
1 iv26_eq_2 1 ~iv113_iv113_t >= 1 ;
1 ~iv26_eq_2 1 iv113_iv113_t >= 1 ;
* constraint equals iff
1 iv27_series27_b_0 2 iv27_series27_b_1 4 iv27_series27_b_2 8 iv27_series27_b_3 16 iv27_series27_b_4 3 ~iv27_ge_3 >= 3 ;
-1 iv27_series27_b_0 -2 iv27_series27_b_1 -4 iv27_series27_b_2 -8 iv27_series27_b_3 -16 iv27_series27_b_4 29 iv27_ge_3 >= -2 ;
-1 iv27_ge_3 1 iv27_ge_2 >= 0 ;
1 iv27_ge_2 1 ~iv27_ge_3 2 ~iv27_eq_2 >= 2 ;
-1 iv27_ge_2 -1 ~iv27_ge_3 1 iv27_eq_2 >= -1 ;
1 iv27_eq_2 1 ~iv114_iv114_t >= 1 ;
1 ~iv27_eq_2 1 iv114_iv114_t >= 1 ;
* constraint equals iff
1 iv28_series28_b_0 2 iv28_series28_b_1 4 iv28_series28_b_2 8 iv28_series28_b_3 16 iv28_series28_b_4 3 ~iv28_ge_3 >= 3 ;
-1 iv28_series28_b_0 -2 iv28_series28_b_1 -4 iv28_series28_b_2 -8 iv28_series28_b_3 -16 iv28_series28_b_4 29 iv28_ge_3 >= -2 ;
-1 iv28_ge_3 1 iv28_ge_2 >= 0 ;
1 iv28_ge_2 1 ~iv28_ge_3 2 ~iv28_eq_2 >= 2 ;
-1 iv28_ge_2 -1 ~iv28_ge_3 1 iv28_eq_2 >= -1 ;
1 iv28_eq_2 1 ~iv115_iv115_t >= 1 ;
1 ~iv28_eq_2 1 iv115_iv115_t >= 1 ;
* constraint linear equality
* linear eq -1*varidx 2 1*varidx 87 1*varidx 88 1*varidx 89 1*varidx 90 1*varidx 91 1*varidx 92 1*varidx 93 1*varidx 94 1*varidx 95 1*varidx 96 1*varidx 97 1*varidx 98 1*varidx 99 1*varidx 100 1*varidx 101 1*varidx 102 1*varidx 103 1*varidx 104 1*varidx 105 1*varidx 106 1*varidx 107 1*varidx 108 1*varidx 109 1*varidx 110 1*varidx 111 1*varidx 112 1*varidx 113 1*varidx 114 1*varidx 115 <= 0
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 -8 iv2_series2_b_3 -16 iv2_series2_b_4 1 iv87_iv87_t 1 iv88_iv88_t 1 iv89_iv89_t 1 iv90_iv90_t 1 iv91_iv91_t 1 iv92_iv92_t 1 iv93_iv93_t 1 iv94_iv94_t 1 iv95_iv95_t 1 iv96_iv96_t 1 iv97_iv97_t 1 iv98_iv98_t 1 iv99_iv99_t 1 iv100_iv100_t 1 iv101_iv101_t 1 iv102_iv102_t 1 iv103_iv103_t 1 iv104_iv104_t 1 iv105_iv105_t 1 iv106_iv106_t 1 iv107_iv107_t 1 iv108_iv108_t 1 iv109_iv109_t 1 iv110_iv110_t 1 iv111_iv111_t 1 iv112_iv112_t 1 iv113_iv113_t 1 iv114_iv114_t 1 iv115_iv115_t >= 0 ;
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 8 iv2_series2_b_3 16 iv2_series2_b_4 -1 iv87_iv87_t -1 iv88_iv88_t -1 iv89_iv89_t -1 iv90_iv90_t -1 iv91_iv91_t -1 iv92_iv92_t -1 iv93_iv93_t -1 iv94_iv94_t -1 iv95_iv95_t -1 iv96_iv96_t -1 iv97_iv97_t -1 iv98_iv98_t -1 iv99_iv99_t -1 iv100_iv100_t -1 iv101_iv101_t -1 iv102_iv102_t -1 iv103_iv103_t -1 iv104_iv104_t -1 iv105_iv105_t -1 iv106_iv106_t -1 iv107_iv107_t -1 iv108_iv108_t -1 iv109_iv109_t -1 iv110_iv110_t -1 iv111_iv111_t -1 iv112_iv112_t -1 iv113_iv113_t -1 iv114_iv114_t -1 iv115_iv115_t >= 0 ;
* constraint equals iff
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 8 iv0_series0_b_3 16 iv0_series0_b_4 4 ~iv0_ge_4 >= 4 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 -8 iv0_series0_b_3 -16 iv0_series0_b_4 28 iv0_ge_4 >= -3 ;
-1 iv0_ge_4 1 iv0_ge_3 >= 0 ;
1 iv0_ge_3 1 ~iv0_ge_4 2 ~iv0_eq_3 >= 2 ;
-1 iv0_ge_3 -1 ~iv0_ge_4 1 iv0_eq_3 >= -1 ;
1 iv0_eq_3 1 ~iv116_iv116_t >= 1 ;
1 ~iv0_eq_3 1 iv116_iv116_t >= 1 ;
* constraint equals iff
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 8 iv1_series1_b_3 16 iv1_series1_b_4 4 ~iv1_ge_4 >= 4 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 -8 iv1_series1_b_3 -16 iv1_series1_b_4 28 iv1_ge_4 >= -3 ;
-1 iv1_ge_4 1 iv1_ge_3 >= 0 ;
1 iv1_ge_3 1 ~iv1_ge_4 2 ~iv1_eq_3 >= 2 ;
-1 iv1_ge_3 -1 ~iv1_ge_4 1 iv1_eq_3 >= -1 ;
1 iv1_eq_3 1 ~iv117_iv117_t >= 1 ;
1 ~iv1_eq_3 1 iv117_iv117_t >= 1 ;
* constraint equals iff
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 8 iv2_series2_b_3 16 iv2_series2_b_4 4 ~iv2_ge_4 >= 4 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 -8 iv2_series2_b_3 -16 iv2_series2_b_4 28 iv2_ge_4 >= -3 ;
-1 iv2_ge_4 1 iv2_ge_3 >= 0 ;
1 iv2_ge_3 1 ~iv2_ge_4 2 ~iv2_eq_3 >= 2 ;
-1 iv2_ge_3 -1 ~iv2_ge_4 1 iv2_eq_3 >= -1 ;
1 iv2_eq_3 1 ~iv118_iv118_t >= 1 ;
1 ~iv2_eq_3 1 iv118_iv118_t >= 1 ;
* constraint equals iff
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 8 iv3_series3_b_3 16 iv3_series3_b_4 4 ~iv3_ge_4 >= 4 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 -8 iv3_series3_b_3 -16 iv3_series3_b_4 28 iv3_ge_4 >= -3 ;
-1 iv3_ge_4 1 iv3_ge_3 >= 0 ;
1 iv3_ge_3 1 ~iv3_ge_4 2 ~iv3_eq_3 >= 2 ;
-1 iv3_ge_3 -1 ~iv3_ge_4 1 iv3_eq_3 >= -1 ;
1 iv3_eq_3 1 ~iv119_iv119_t >= 1 ;
1 ~iv3_eq_3 1 iv119_iv119_t >= 1 ;
* constraint equals iff
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 8 iv4_series4_b_3 16 iv4_series4_b_4 4 ~iv4_ge_4 >= 4 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 -8 iv4_series4_b_3 -16 iv4_series4_b_4 28 iv4_ge_4 >= -3 ;
-1 iv4_ge_4 1 iv4_ge_3 >= 0 ;
1 iv4_ge_3 1 ~iv4_ge_4 2 ~iv4_eq_3 >= 2 ;
-1 iv4_ge_3 -1 ~iv4_ge_4 1 iv4_eq_3 >= -1 ;
1 iv4_eq_3 1 ~iv120_iv120_t >= 1 ;
1 ~iv4_eq_3 1 iv120_iv120_t >= 1 ;
* constraint equals iff
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 8 iv5_series5_b_3 16 iv5_series5_b_4 4 ~iv5_ge_4 >= 4 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 -8 iv5_series5_b_3 -16 iv5_series5_b_4 28 iv5_ge_4 >= -3 ;
-1 iv5_ge_4 1 iv5_ge_3 >= 0 ;
1 iv5_ge_3 1 ~iv5_ge_4 2 ~iv5_eq_3 >= 2 ;
-1 iv5_ge_3 -1 ~iv5_ge_4 1 iv5_eq_3 >= -1 ;
1 iv5_eq_3 1 ~iv121_iv121_t >= 1 ;
1 ~iv5_eq_3 1 iv121_iv121_t >= 1 ;
* constraint equals iff
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 8 iv6_series6_b_3 16 iv6_series6_b_4 4 ~iv6_ge_4 >= 4 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 -8 iv6_series6_b_3 -16 iv6_series6_b_4 28 iv6_ge_4 >= -3 ;
-1 iv6_ge_4 1 iv6_ge_3 >= 0 ;
1 iv6_ge_3 1 ~iv6_ge_4 2 ~iv6_eq_3 >= 2 ;
-1 iv6_ge_3 -1 ~iv6_ge_4 1 iv6_eq_3 >= -1 ;
1 iv6_eq_3 1 ~iv122_iv122_t >= 1 ;
1 ~iv6_eq_3 1 iv122_iv122_t >= 1 ;
* constraint equals iff
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 8 iv7_series7_b_3 16 iv7_series7_b_4 4 ~iv7_ge_4 >= 4 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 -8 iv7_series7_b_3 -16 iv7_series7_b_4 28 iv7_ge_4 >= -3 ;
-1 iv7_ge_4 1 iv7_ge_3 >= 0 ;
1 iv7_ge_3 1 ~iv7_ge_4 2 ~iv7_eq_3 >= 2 ;
-1 iv7_ge_3 -1 ~iv7_ge_4 1 iv7_eq_3 >= -1 ;
1 iv7_eq_3 1 ~iv123_iv123_t >= 1 ;
1 ~iv7_eq_3 1 iv123_iv123_t >= 1 ;
* constraint equals iff
1 iv8_series8_b_0 2 iv8_series8_b_1 4 iv8_series8_b_2 8 iv8_series8_b_3 16 iv8_series8_b_4 4 ~iv8_ge_4 >= 4 ;
-1 iv8_series8_b_0 -2 iv8_series8_b_1 -4 iv8_series8_b_2 -8 iv8_series8_b_3 -16 iv8_series8_b_4 28 iv8_ge_4 >= -3 ;
-1 iv8_ge_4 1 iv8_ge_3 >= 0 ;
1 iv8_ge_3 1 ~iv8_ge_4 2 ~iv8_eq_3 >= 2 ;
-1 iv8_ge_3 -1 ~iv8_ge_4 1 iv8_eq_3 >= -1 ;
1 iv8_eq_3 1 ~iv124_iv124_t >= 1 ;
1 ~iv8_eq_3 1 iv124_iv124_t >= 1 ;
* constraint equals iff
1 iv9_series9_b_0 2 iv9_series9_b_1 4 iv9_series9_b_2 8 iv9_series9_b_3 16 iv9_series9_b_4 4 ~iv9_ge_4 >= 4 ;
-1 iv9_series9_b_0 -2 iv9_series9_b_1 -4 iv9_series9_b_2 -8 iv9_series9_b_3 -16 iv9_series9_b_4 28 iv9_ge_4 >= -3 ;
-1 iv9_ge_4 1 iv9_ge_3 >= 0 ;
1 iv9_ge_3 1 ~iv9_ge_4 2 ~iv9_eq_3 >= 2 ;
-1 iv9_ge_3 -1 ~iv9_ge_4 1 iv9_eq_3 >= -1 ;
1 iv9_eq_3 1 ~iv125_iv125_t >= 1 ;
1 ~iv9_eq_3 1 iv125_iv125_t >= 1 ;
* constraint equals iff
1 iv10_series10_b_0 2 iv10_series10_b_1 4 iv10_series10_b_2 8 iv10_series10_b_3 16 iv10_series10_b_4 4 ~iv10_ge_4 >= 4 ;
-1 iv10_series10_b_0 -2 iv10_series10_b_1 -4 iv10_series10_b_2 -8 iv10_series10_b_3 -16 iv10_series10_b_4 28 iv10_ge_4 >= -3 ;
-1 iv10_ge_4 1 iv10_ge_3 >= 0 ;
1 iv10_ge_3 1 ~iv10_ge_4 2 ~iv10_eq_3 >= 2 ;
-1 iv10_ge_3 -1 ~iv10_ge_4 1 iv10_eq_3 >= -1 ;
1 iv10_eq_3 1 ~iv126_iv126_t >= 1 ;
1 ~iv10_eq_3 1 iv126_iv126_t >= 1 ;
* constraint equals iff
1 iv11_series11_b_0 2 iv11_series11_b_1 4 iv11_series11_b_2 8 iv11_series11_b_3 16 iv11_series11_b_4 4 ~iv11_ge_4 >= 4 ;
-1 iv11_series11_b_0 -2 iv11_series11_b_1 -4 iv11_series11_b_2 -8 iv11_series11_b_3 -16 iv11_series11_b_4 28 iv11_ge_4 >= -3 ;
-1 iv11_ge_4 1 iv11_ge_3 >= 0 ;
1 iv11_ge_3 1 ~iv11_ge_4 2 ~iv11_eq_3 >= 2 ;
-1 iv11_ge_3 -1 ~iv11_ge_4 1 iv11_eq_3 >= -1 ;
1 iv11_eq_3 1 ~iv127_iv127_t >= 1 ;
1 ~iv11_eq_3 1 iv127_iv127_t >= 1 ;
* constraint equals iff
1 iv12_series12_b_0 2 iv12_series12_b_1 4 iv12_series12_b_2 8 iv12_series12_b_3 16 iv12_series12_b_4 4 ~iv12_ge_4 >= 4 ;
-1 iv12_series12_b_0 -2 iv12_series12_b_1 -4 iv12_series12_b_2 -8 iv12_series12_b_3 -16 iv12_series12_b_4 28 iv12_ge_4 >= -3 ;
-1 iv12_ge_4 1 iv12_ge_3 >= 0 ;
1 iv12_ge_3 1 ~iv12_ge_4 2 ~iv12_eq_3 >= 2 ;
-1 iv12_ge_3 -1 ~iv12_ge_4 1 iv12_eq_3 >= -1 ;
1 iv12_eq_3 1 ~iv128_iv128_t >= 1 ;
1 ~iv12_eq_3 1 iv128_iv128_t >= 1 ;
* constraint equals iff
1 iv13_series13_b_0 2 iv13_series13_b_1 4 iv13_series13_b_2 8 iv13_series13_b_3 16 iv13_series13_b_4 4 ~iv13_ge_4 >= 4 ;
-1 iv13_series13_b_0 -2 iv13_series13_b_1 -4 iv13_series13_b_2 -8 iv13_series13_b_3 -16 iv13_series13_b_4 28 iv13_ge_4 >= -3 ;
-1 iv13_ge_4 1 iv13_ge_3 >= 0 ;
1 iv13_ge_3 1 ~iv13_ge_4 2 ~iv13_eq_3 >= 2 ;
-1 iv13_ge_3 -1 ~iv13_ge_4 1 iv13_eq_3 >= -1 ;
1 iv13_eq_3 1 ~iv129_iv129_t >= 1 ;
1 ~iv13_eq_3 1 iv129_iv129_t >= 1 ;
* constraint equals iff
1 iv14_series14_b_0 2 iv14_series14_b_1 4 iv14_series14_b_2 8 iv14_series14_b_3 16 iv14_series14_b_4 4 ~iv14_ge_4 >= 4 ;
-1 iv14_series14_b_0 -2 iv14_series14_b_1 -4 iv14_series14_b_2 -8 iv14_series14_b_3 -16 iv14_series14_b_4 28 iv14_ge_4 >= -3 ;
-1 iv14_ge_4 1 iv14_ge_3 >= 0 ;
1 iv14_ge_3 1 ~iv14_ge_4 2 ~iv14_eq_3 >= 2 ;
-1 iv14_ge_3 -1 ~iv14_ge_4 1 iv14_eq_3 >= -1 ;
1 iv14_eq_3 1 ~iv130_iv130_t >= 1 ;
1 ~iv14_eq_3 1 iv130_iv130_t >= 1 ;
* constraint equals iff
1 iv15_series15_b_0 2 iv15_series15_b_1 4 iv15_series15_b_2 8 iv15_series15_b_3 16 iv15_series15_b_4 4 ~iv15_ge_4 >= 4 ;
-1 iv15_series15_b_0 -2 iv15_series15_b_1 -4 iv15_series15_b_2 -8 iv15_series15_b_3 -16 iv15_series15_b_4 28 iv15_ge_4 >= -3 ;
-1 iv15_ge_4 1 iv15_ge_3 >= 0 ;
1 iv15_ge_3 1 ~iv15_ge_4 2 ~iv15_eq_3 >= 2 ;
-1 iv15_ge_3 -1 ~iv15_ge_4 1 iv15_eq_3 >= -1 ;
1 iv15_eq_3 1 ~iv131_iv131_t >= 1 ;
1 ~iv15_eq_3 1 iv131_iv131_t >= 1 ;
* constraint equals iff
1 iv16_series16_b_0 2 iv16_series16_b_1 4 iv16_series16_b_2 8 iv16_series16_b_3 16 iv16_series16_b_4 4 ~iv16_ge_4 >= 4 ;
-1 iv16_series16_b_0 -2 iv16_series16_b_1 -4 iv16_series16_b_2 -8 iv16_series16_b_3 -16 iv16_series16_b_4 28 iv16_ge_4 >= -3 ;
-1 iv16_ge_4 1 iv16_ge_3 >= 0 ;
1 iv16_ge_3 1 ~iv16_ge_4 2 ~iv16_eq_3 >= 2 ;
-1 iv16_ge_3 -1 ~iv16_ge_4 1 iv16_eq_3 >= -1 ;
1 iv16_eq_3 1 ~iv132_iv132_t >= 1 ;
1 ~iv16_eq_3 1 iv132_iv132_t >= 1 ;
* constraint equals iff
1 iv17_series17_b_0 2 iv17_series17_b_1 4 iv17_series17_b_2 8 iv17_series17_b_3 16 iv17_series17_b_4 4 ~iv17_ge_4 >= 4 ;
-1 iv17_series17_b_0 -2 iv17_series17_b_1 -4 iv17_series17_b_2 -8 iv17_series17_b_3 -16 iv17_series17_b_4 28 iv17_ge_4 >= -3 ;
-1 iv17_ge_4 1 iv17_ge_3 >= 0 ;
1 iv17_ge_3 1 ~iv17_ge_4 2 ~iv17_eq_3 >= 2 ;
-1 iv17_ge_3 -1 ~iv17_ge_4 1 iv17_eq_3 >= -1 ;
1 iv17_eq_3 1 ~iv133_iv133_t >= 1 ;
1 ~iv17_eq_3 1 iv133_iv133_t >= 1 ;
* constraint equals iff
1 iv18_series18_b_0 2 iv18_series18_b_1 4 iv18_series18_b_2 8 iv18_series18_b_3 16 iv18_series18_b_4 4 ~iv18_ge_4 >= 4 ;
-1 iv18_series18_b_0 -2 iv18_series18_b_1 -4 iv18_series18_b_2 -8 iv18_series18_b_3 -16 iv18_series18_b_4 28 iv18_ge_4 >= -3 ;
-1 iv18_ge_4 1 iv18_ge_3 >= 0 ;
1 iv18_ge_3 1 ~iv18_ge_4 2 ~iv18_eq_3 >= 2 ;
-1 iv18_ge_3 -1 ~iv18_ge_4 1 iv18_eq_3 >= -1 ;
1 iv18_eq_3 1 ~iv134_iv134_t >= 1 ;
1 ~iv18_eq_3 1 iv134_iv134_t >= 1 ;
* constraint equals iff
1 iv19_series19_b_0 2 iv19_series19_b_1 4 iv19_series19_b_2 8 iv19_series19_b_3 16 iv19_series19_b_4 4 ~iv19_ge_4 >= 4 ;
-1 iv19_series19_b_0 -2 iv19_series19_b_1 -4 iv19_series19_b_2 -8 iv19_series19_b_3 -16 iv19_series19_b_4 28 iv19_ge_4 >= -3 ;
-1 iv19_ge_4 1 iv19_ge_3 >= 0 ;
1 iv19_ge_3 1 ~iv19_ge_4 2 ~iv19_eq_3 >= 2 ;
-1 iv19_ge_3 -1 ~iv19_ge_4 1 iv19_eq_3 >= -1 ;
1 iv19_eq_3 1 ~iv135_iv135_t >= 1 ;
1 ~iv19_eq_3 1 iv135_iv135_t >= 1 ;
* constraint equals iff
1 iv20_series20_b_0 2 iv20_series20_b_1 4 iv20_series20_b_2 8 iv20_series20_b_3 16 iv20_series20_b_4 4 ~iv20_ge_4 >= 4 ;
-1 iv20_series20_b_0 -2 iv20_series20_b_1 -4 iv20_series20_b_2 -8 iv20_series20_b_3 -16 iv20_series20_b_4 28 iv20_ge_4 >= -3 ;
-1 iv20_ge_4 1 iv20_ge_3 >= 0 ;
1 iv20_ge_3 1 ~iv20_ge_4 2 ~iv20_eq_3 >= 2 ;
-1 iv20_ge_3 -1 ~iv20_ge_4 1 iv20_eq_3 >= -1 ;
1 iv20_eq_3 1 ~iv136_iv136_t >= 1 ;
1 ~iv20_eq_3 1 iv136_iv136_t >= 1 ;
* constraint equals iff
1 iv21_series21_b_0 2 iv21_series21_b_1 4 iv21_series21_b_2 8 iv21_series21_b_3 16 iv21_series21_b_4 4 ~iv21_ge_4 >= 4 ;
-1 iv21_series21_b_0 -2 iv21_series21_b_1 -4 iv21_series21_b_2 -8 iv21_series21_b_3 -16 iv21_series21_b_4 28 iv21_ge_4 >= -3 ;
-1 iv21_ge_4 1 iv21_ge_3 >= 0 ;
1 iv21_ge_3 1 ~iv21_ge_4 2 ~iv21_eq_3 >= 2 ;
-1 iv21_ge_3 -1 ~iv21_ge_4 1 iv21_eq_3 >= -1 ;
1 iv21_eq_3 1 ~iv137_iv137_t >= 1 ;
1 ~iv21_eq_3 1 iv137_iv137_t >= 1 ;
* constraint equals iff
1 iv22_series22_b_0 2 iv22_series22_b_1 4 iv22_series22_b_2 8 iv22_series22_b_3 16 iv22_series22_b_4 4 ~iv22_ge_4 >= 4 ;
-1 iv22_series22_b_0 -2 iv22_series22_b_1 -4 iv22_series22_b_2 -8 iv22_series22_b_3 -16 iv22_series22_b_4 28 iv22_ge_4 >= -3 ;
-1 iv22_ge_4 1 iv22_ge_3 >= 0 ;
1 iv22_ge_3 1 ~iv22_ge_4 2 ~iv22_eq_3 >= 2 ;
-1 iv22_ge_3 -1 ~iv22_ge_4 1 iv22_eq_3 >= -1 ;
1 iv22_eq_3 1 ~iv138_iv138_t >= 1 ;
1 ~iv22_eq_3 1 iv138_iv138_t >= 1 ;
* constraint equals iff
1 iv23_series23_b_0 2 iv23_series23_b_1 4 iv23_series23_b_2 8 iv23_series23_b_3 16 iv23_series23_b_4 4 ~iv23_ge_4 >= 4 ;
-1 iv23_series23_b_0 -2 iv23_series23_b_1 -4 iv23_series23_b_2 -8 iv23_series23_b_3 -16 iv23_series23_b_4 28 iv23_ge_4 >= -3 ;
-1 iv23_ge_4 1 iv23_ge_3 >= 0 ;
1 iv23_ge_3 1 ~iv23_ge_4 2 ~iv23_eq_3 >= 2 ;
-1 iv23_ge_3 -1 ~iv23_ge_4 1 iv23_eq_3 >= -1 ;
1 iv23_eq_3 1 ~iv139_iv139_t >= 1 ;
1 ~iv23_eq_3 1 iv139_iv139_t >= 1 ;
* constraint equals iff
1 iv24_series24_b_0 2 iv24_series24_b_1 4 iv24_series24_b_2 8 iv24_series24_b_3 16 iv24_series24_b_4 4 ~iv24_ge_4 >= 4 ;
-1 iv24_series24_b_0 -2 iv24_series24_b_1 -4 iv24_series24_b_2 -8 iv24_series24_b_3 -16 iv24_series24_b_4 28 iv24_ge_4 >= -3 ;
-1 iv24_ge_4 1 iv24_ge_3 >= 0 ;
1 iv24_ge_3 1 ~iv24_ge_4 2 ~iv24_eq_3 >= 2 ;
-1 iv24_ge_3 -1 ~iv24_ge_4 1 iv24_eq_3 >= -1 ;
1 iv24_eq_3 1 ~iv140_iv140_t >= 1 ;
1 ~iv24_eq_3 1 iv140_iv140_t >= 1 ;
* constraint equals iff
1 iv25_series25_b_0 2 iv25_series25_b_1 4 iv25_series25_b_2 8 iv25_series25_b_3 16 iv25_series25_b_4 4 ~iv25_ge_4 >= 4 ;
-1 iv25_series25_b_0 -2 iv25_series25_b_1 -4 iv25_series25_b_2 -8 iv25_series25_b_3 -16 iv25_series25_b_4 28 iv25_ge_4 >= -3 ;
-1 iv25_ge_4 1 iv25_ge_3 >= 0 ;
1 iv25_ge_3 1 ~iv25_ge_4 2 ~iv25_eq_3 >= 2 ;
-1 iv25_ge_3 -1 ~iv25_ge_4 1 iv25_eq_3 >= -1 ;
1 iv25_eq_3 1 ~iv141_iv141_t >= 1 ;
1 ~iv25_eq_3 1 iv141_iv141_t >= 1 ;
* constraint equals iff
1 iv26_series26_b_0 2 iv26_series26_b_1 4 iv26_series26_b_2 8 iv26_series26_b_3 16 iv26_series26_b_4 4 ~iv26_ge_4 >= 4 ;
-1 iv26_series26_b_0 -2 iv26_series26_b_1 -4 iv26_series26_b_2 -8 iv26_series26_b_3 -16 iv26_series26_b_4 28 iv26_ge_4 >= -3 ;
-1 iv26_ge_4 1 iv26_ge_3 >= 0 ;
1 iv26_ge_3 1 ~iv26_ge_4 2 ~iv26_eq_3 >= 2 ;
-1 iv26_ge_3 -1 ~iv26_ge_4 1 iv26_eq_3 >= -1 ;
1 iv26_eq_3 1 ~iv142_iv142_t >= 1 ;
1 ~iv26_eq_3 1 iv142_iv142_t >= 1 ;
* constraint equals iff
1 iv27_series27_b_0 2 iv27_series27_b_1 4 iv27_series27_b_2 8 iv27_series27_b_3 16 iv27_series27_b_4 4 ~iv27_ge_4 >= 4 ;
-1 iv27_series27_b_0 -2 iv27_series27_b_1 -4 iv27_series27_b_2 -8 iv27_series27_b_3 -16 iv27_series27_b_4 28 iv27_ge_4 >= -3 ;
-1 iv27_ge_4 1 iv27_ge_3 >= 0 ;
1 iv27_ge_3 1 ~iv27_ge_4 2 ~iv27_eq_3 >= 2 ;
-1 iv27_ge_3 -1 ~iv27_ge_4 1 iv27_eq_3 >= -1 ;
1 iv27_eq_3 1 ~iv143_iv143_t >= 1 ;
1 ~iv27_eq_3 1 iv143_iv143_t >= 1 ;
* constraint equals iff
1 iv28_series28_b_0 2 iv28_series28_b_1 4 iv28_series28_b_2 8 iv28_series28_b_3 16 iv28_series28_b_4 4 ~iv28_ge_4 >= 4 ;
-1 iv28_series28_b_0 -2 iv28_series28_b_1 -4 iv28_series28_b_2 -8 iv28_series28_b_3 -16 iv28_series28_b_4 28 iv28_ge_4 >= -3 ;
-1 iv28_ge_4 1 iv28_ge_3 >= 0 ;
1 iv28_ge_3 1 ~iv28_ge_4 2 ~iv28_eq_3 >= 2 ;
-1 iv28_ge_3 -1 ~iv28_ge_4 1 iv28_eq_3 >= -1 ;
1 iv28_eq_3 1 ~iv144_iv144_t >= 1 ;
1 ~iv28_eq_3 1 iv144_iv144_t >= 1 ;
* constraint linear equality
* linear eq -1*varidx 3 1*varidx 116 1*varidx 117 1*varidx 118 1*varidx 119 1*varidx 120 1*varidx 121 1*varidx 122 1*varidx 123 1*varidx 124 1*varidx 125 1*varidx 126 1*varidx 127 1*varidx 128 1*varidx 129 1*varidx 130 1*varidx 131 1*varidx 132 1*varidx 133 1*varidx 134 1*varidx 135 1*varidx 136 1*varidx 137 1*varidx 138 1*varidx 139 1*varidx 140 1*varidx 141 1*varidx 142 1*varidx 143 1*varidx 144 <= 0
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 -8 iv3_series3_b_3 -16 iv3_series3_b_4 1 iv116_iv116_t 1 iv117_iv117_t 1 iv118_iv118_t 1 iv119_iv119_t 1 iv120_iv120_t 1 iv121_iv121_t 1 iv122_iv122_t 1 iv123_iv123_t 1 iv124_iv124_t 1 iv125_iv125_t 1 iv126_iv126_t 1 iv127_iv127_t 1 iv128_iv128_t 1 iv129_iv129_t 1 iv130_iv130_t 1 iv131_iv131_t 1 iv132_iv132_t 1 iv133_iv133_t 1 iv134_iv134_t 1 iv135_iv135_t 1 iv136_iv136_t 1 iv137_iv137_t 1 iv138_iv138_t 1 iv139_iv139_t 1 iv140_iv140_t 1 iv141_iv141_t 1 iv142_iv142_t 1 iv143_iv143_t 1 iv144_iv144_t >= 0 ;
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 8 iv3_series3_b_3 16 iv3_series3_b_4 -1 iv116_iv116_t -1 iv117_iv117_t -1 iv118_iv118_t -1 iv119_iv119_t -1 iv120_iv120_t -1 iv121_iv121_t -1 iv122_iv122_t -1 iv123_iv123_t -1 iv124_iv124_t -1 iv125_iv125_t -1 iv126_iv126_t -1 iv127_iv127_t -1 iv128_iv128_t -1 iv129_iv129_t -1 iv130_iv130_t -1 iv131_iv131_t -1 iv132_iv132_t -1 iv133_iv133_t -1 iv134_iv134_t -1 iv135_iv135_t -1 iv136_iv136_t -1 iv137_iv137_t -1 iv138_iv138_t -1 iv139_iv139_t -1 iv140_iv140_t -1 iv141_iv141_t -1 iv142_iv142_t -1 iv143_iv143_t -1 iv144_iv144_t >= 0 ;
* constraint equals iff
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 8 iv0_series0_b_3 16 iv0_series0_b_4 5 ~iv0_ge_5 >= 5 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 -8 iv0_series0_b_3 -16 iv0_series0_b_4 27 iv0_ge_5 >= -4 ;
-1 iv0_ge_5 1 iv0_ge_4 >= 0 ;
1 iv0_ge_4 1 ~iv0_ge_5 2 ~iv0_eq_4 >= 2 ;
-1 iv0_ge_4 -1 ~iv0_ge_5 1 iv0_eq_4 >= -1 ;
1 iv0_eq_4 1 ~iv145_iv145_t >= 1 ;
1 ~iv0_eq_4 1 iv145_iv145_t >= 1 ;
* constraint equals iff
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 8 iv1_series1_b_3 16 iv1_series1_b_4 5 ~iv1_ge_5 >= 5 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 -8 iv1_series1_b_3 -16 iv1_series1_b_4 27 iv1_ge_5 >= -4 ;
-1 iv1_ge_5 1 iv1_ge_4 >= 0 ;
1 iv1_ge_4 1 ~iv1_ge_5 2 ~iv1_eq_4 >= 2 ;
-1 iv1_ge_4 -1 ~iv1_ge_5 1 iv1_eq_4 >= -1 ;
1 iv1_eq_4 1 ~iv146_iv146_t >= 1 ;
1 ~iv1_eq_4 1 iv146_iv146_t >= 1 ;
* constraint equals iff
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 8 iv2_series2_b_3 16 iv2_series2_b_4 5 ~iv2_ge_5 >= 5 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 -8 iv2_series2_b_3 -16 iv2_series2_b_4 27 iv2_ge_5 >= -4 ;
-1 iv2_ge_5 1 iv2_ge_4 >= 0 ;
1 iv2_ge_4 1 ~iv2_ge_5 2 ~iv2_eq_4 >= 2 ;
-1 iv2_ge_4 -1 ~iv2_ge_5 1 iv2_eq_4 >= -1 ;
1 iv2_eq_4 1 ~iv147_iv147_t >= 1 ;
1 ~iv2_eq_4 1 iv147_iv147_t >= 1 ;
* constraint equals iff
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 8 iv3_series3_b_3 16 iv3_series3_b_4 5 ~iv3_ge_5 >= 5 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 -8 iv3_series3_b_3 -16 iv3_series3_b_4 27 iv3_ge_5 >= -4 ;
-1 iv3_ge_5 1 iv3_ge_4 >= 0 ;
1 iv3_ge_4 1 ~iv3_ge_5 2 ~iv3_eq_4 >= 2 ;
-1 iv3_ge_4 -1 ~iv3_ge_5 1 iv3_eq_4 >= -1 ;
1 iv3_eq_4 1 ~iv148_iv148_t >= 1 ;
1 ~iv3_eq_4 1 iv148_iv148_t >= 1 ;
* constraint equals iff
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 8 iv4_series4_b_3 16 iv4_series4_b_4 5 ~iv4_ge_5 >= 5 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 -8 iv4_series4_b_3 -16 iv4_series4_b_4 27 iv4_ge_5 >= -4 ;
-1 iv4_ge_5 1 iv4_ge_4 >= 0 ;
1 iv4_ge_4 1 ~iv4_ge_5 2 ~iv4_eq_4 >= 2 ;
-1 iv4_ge_4 -1 ~iv4_ge_5 1 iv4_eq_4 >= -1 ;
1 iv4_eq_4 1 ~iv149_iv149_t >= 1 ;
1 ~iv4_eq_4 1 iv149_iv149_t >= 1 ;
* constraint equals iff
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 8 iv5_series5_b_3 16 iv5_series5_b_4 5 ~iv5_ge_5 >= 5 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 -8 iv5_series5_b_3 -16 iv5_series5_b_4 27 iv5_ge_5 >= -4 ;
-1 iv5_ge_5 1 iv5_ge_4 >= 0 ;
1 iv5_ge_4 1 ~iv5_ge_5 2 ~iv5_eq_4 >= 2 ;
-1 iv5_ge_4 -1 ~iv5_ge_5 1 iv5_eq_4 >= -1 ;
1 iv5_eq_4 1 ~iv150_iv150_t >= 1 ;
1 ~iv5_eq_4 1 iv150_iv150_t >= 1 ;
* constraint equals iff
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 8 iv6_series6_b_3 16 iv6_series6_b_4 5 ~iv6_ge_5 >= 5 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 -8 iv6_series6_b_3 -16 iv6_series6_b_4 27 iv6_ge_5 >= -4 ;
-1 iv6_ge_5 1 iv6_ge_4 >= 0 ;
1 iv6_ge_4 1 ~iv6_ge_5 2 ~iv6_eq_4 >= 2 ;
-1 iv6_ge_4 -1 ~iv6_ge_5 1 iv6_eq_4 >= -1 ;
1 iv6_eq_4 1 ~iv151_iv151_t >= 1 ;
1 ~iv6_eq_4 1 iv151_iv151_t >= 1 ;
* constraint equals iff
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 8 iv7_series7_b_3 16 iv7_series7_b_4 5 ~iv7_ge_5 >= 5 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 -8 iv7_series7_b_3 -16 iv7_series7_b_4 27 iv7_ge_5 >= -4 ;
-1 iv7_ge_5 1 iv7_ge_4 >= 0 ;
1 iv7_ge_4 1 ~iv7_ge_5 2 ~iv7_eq_4 >= 2 ;
-1 iv7_ge_4 -1 ~iv7_ge_5 1 iv7_eq_4 >= -1 ;
1 iv7_eq_4 1 ~iv152_iv152_t >= 1 ;
1 ~iv7_eq_4 1 iv152_iv152_t >= 1 ;
* constraint equals iff
1 iv8_series8_b_0 2 iv8_series8_b_1 4 iv8_series8_b_2 8 iv8_series8_b_3 16 iv8_series8_b_4 5 ~iv8_ge_5 >= 5 ;
-1 iv8_series8_b_0 -2 iv8_series8_b_1 -4 iv8_series8_b_2 -8 iv8_series8_b_3 -16 iv8_series8_b_4 27 iv8_ge_5 >= -4 ;
-1 iv8_ge_5 1 iv8_ge_4 >= 0 ;
1 iv8_ge_4 1 ~iv8_ge_5 2 ~iv8_eq_4 >= 2 ;
-1 iv8_ge_4 -1 ~iv8_ge_5 1 iv8_eq_4 >= -1 ;
1 iv8_eq_4 1 ~iv153_iv153_t >= 1 ;
1 ~iv8_eq_4 1 iv153_iv153_t >= 1 ;
* constraint equals iff
1 iv9_series9_b_0 2 iv9_series9_b_1 4 iv9_series9_b_2 8 iv9_series9_b_3 16 iv9_series9_b_4 5 ~iv9_ge_5 >= 5 ;
-1 iv9_series9_b_0 -2 iv9_series9_b_1 -4 iv9_series9_b_2 -8 iv9_series9_b_3 -16 iv9_series9_b_4 27 iv9_ge_5 >= -4 ;
-1 iv9_ge_5 1 iv9_ge_4 >= 0 ;
1 iv9_ge_4 1 ~iv9_ge_5 2 ~iv9_eq_4 >= 2 ;
-1 iv9_ge_4 -1 ~iv9_ge_5 1 iv9_eq_4 >= -1 ;
1 iv9_eq_4 1 ~iv154_iv154_t >= 1 ;
1 ~iv9_eq_4 1 iv154_iv154_t >= 1 ;
* constraint equals iff
1 iv10_series10_b_0 2 iv10_series10_b_1 4 iv10_series10_b_2 8 iv10_series10_b_3 16 iv10_series10_b_4 5 ~iv10_ge_5 >= 5 ;
-1 iv10_series10_b_0 -2 iv10_series10_b_1 -4 iv10_series10_b_2 -8 iv10_series10_b_3 -16 iv10_series10_b_4 27 iv10_ge_5 >= -4 ;
-1 iv10_ge_5 1 iv10_ge_4 >= 0 ;
1 iv10_ge_4 1 ~iv10_ge_5 2 ~iv10_eq_4 >= 2 ;
-1 iv10_ge_4 -1 ~iv10_ge_5 1 iv10_eq_4 >= -1 ;
1 iv10_eq_4 1 ~iv155_iv155_t >= 1 ;
1 ~iv10_eq_4 1 iv155_iv155_t >= 1 ;
* constraint equals iff
1 iv11_series11_b_0 2 iv11_series11_b_1 4 iv11_series11_b_2 8 iv11_series11_b_3 16 iv11_series11_b_4 5 ~iv11_ge_5 >= 5 ;
-1 iv11_series11_b_0 -2 iv11_series11_b_1 -4 iv11_series11_b_2 -8 iv11_series11_b_3 -16 iv11_series11_b_4 27 iv11_ge_5 >= -4 ;
-1 iv11_ge_5 1 iv11_ge_4 >= 0 ;
1 iv11_ge_4 1 ~iv11_ge_5 2 ~iv11_eq_4 >= 2 ;
-1 iv11_ge_4 -1 ~iv11_ge_5 1 iv11_eq_4 >= -1 ;
1 iv11_eq_4 1 ~iv156_iv156_t >= 1 ;
1 ~iv11_eq_4 1 iv156_iv156_t >= 1 ;
* constraint equals iff
1 iv12_series12_b_0 2 iv12_series12_b_1 4 iv12_series12_b_2 8 iv12_series12_b_3 16 iv12_series12_b_4 5 ~iv12_ge_5 >= 5 ;
-1 iv12_series12_b_0 -2 iv12_series12_b_1 -4 iv12_series12_b_2 -8 iv12_series12_b_3 -16 iv12_series12_b_4 27 iv12_ge_5 >= -4 ;
-1 iv12_ge_5 1 iv12_ge_4 >= 0 ;
1 iv12_ge_4 1 ~iv12_ge_5 2 ~iv12_eq_4 >= 2 ;
-1 iv12_ge_4 -1 ~iv12_ge_5 1 iv12_eq_4 >= -1 ;
1 iv12_eq_4 1 ~iv157_iv157_t >= 1 ;
1 ~iv12_eq_4 1 iv157_iv157_t >= 1 ;
* constraint equals iff
1 iv13_series13_b_0 2 iv13_series13_b_1 4 iv13_series13_b_2 8 iv13_series13_b_3 16 iv13_series13_b_4 5 ~iv13_ge_5 >= 5 ;
-1 iv13_series13_b_0 -2 iv13_series13_b_1 -4 iv13_series13_b_2 -8 iv13_series13_b_3 -16 iv13_series13_b_4 27 iv13_ge_5 >= -4 ;
-1 iv13_ge_5 1 iv13_ge_4 >= 0 ;
1 iv13_ge_4 1 ~iv13_ge_5 2 ~iv13_eq_4 >= 2 ;
-1 iv13_ge_4 -1 ~iv13_ge_5 1 iv13_eq_4 >= -1 ;
1 iv13_eq_4 1 ~iv158_iv158_t >= 1 ;
1 ~iv13_eq_4 1 iv158_iv158_t >= 1 ;
* constraint equals iff
1 iv14_series14_b_0 2 iv14_series14_b_1 4 iv14_series14_b_2 8 iv14_series14_b_3 16 iv14_series14_b_4 5 ~iv14_ge_5 >= 5 ;
-1 iv14_series14_b_0 -2 iv14_series14_b_1 -4 iv14_series14_b_2 -8 iv14_series14_b_3 -16 iv14_series14_b_4 27 iv14_ge_5 >= -4 ;
-1 iv14_ge_5 1 iv14_ge_4 >= 0 ;
1 iv14_ge_4 1 ~iv14_ge_5 2 ~iv14_eq_4 >= 2 ;
-1 iv14_ge_4 -1 ~iv14_ge_5 1 iv14_eq_4 >= -1 ;
1 iv14_eq_4 1 ~iv159_iv159_t >= 1 ;
1 ~iv14_eq_4 1 iv159_iv159_t >= 1 ;
* constraint equals iff
1 iv15_series15_b_0 2 iv15_series15_b_1 4 iv15_series15_b_2 8 iv15_series15_b_3 16 iv15_series15_b_4 5 ~iv15_ge_5 >= 5 ;
-1 iv15_series15_b_0 -2 iv15_series15_b_1 -4 iv15_series15_b_2 -8 iv15_series15_b_3 -16 iv15_series15_b_4 27 iv15_ge_5 >= -4 ;
-1 iv15_ge_5 1 iv15_ge_4 >= 0 ;
1 iv15_ge_4 1 ~iv15_ge_5 2 ~iv15_eq_4 >= 2 ;
-1 iv15_ge_4 -1 ~iv15_ge_5 1 iv15_eq_4 >= -1 ;
1 iv15_eq_4 1 ~iv160_iv160_t >= 1 ;
1 ~iv15_eq_4 1 iv160_iv160_t >= 1 ;
* constraint equals iff
1 iv16_series16_b_0 2 iv16_series16_b_1 4 iv16_series16_b_2 8 iv16_series16_b_3 16 iv16_series16_b_4 5 ~iv16_ge_5 >= 5 ;
-1 iv16_series16_b_0 -2 iv16_series16_b_1 -4 iv16_series16_b_2 -8 iv16_series16_b_3 -16 iv16_series16_b_4 27 iv16_ge_5 >= -4 ;
-1 iv16_ge_5 1 iv16_ge_4 >= 0 ;
1 iv16_ge_4 1 ~iv16_ge_5 2 ~iv16_eq_4 >= 2 ;
-1 iv16_ge_4 -1 ~iv16_ge_5 1 iv16_eq_4 >= -1 ;
1 iv16_eq_4 1 ~iv161_iv161_t >= 1 ;
1 ~iv16_eq_4 1 iv161_iv161_t >= 1 ;
* constraint equals iff
1 iv17_series17_b_0 2 iv17_series17_b_1 4 iv17_series17_b_2 8 iv17_series17_b_3 16 iv17_series17_b_4 5 ~iv17_ge_5 >= 5 ;
-1 iv17_series17_b_0 -2 iv17_series17_b_1 -4 iv17_series17_b_2 -8 iv17_series17_b_3 -16 iv17_series17_b_4 27 iv17_ge_5 >= -4 ;
-1 iv17_ge_5 1 iv17_ge_4 >= 0 ;
1 iv17_ge_4 1 ~iv17_ge_5 2 ~iv17_eq_4 >= 2 ;
-1 iv17_ge_4 -1 ~iv17_ge_5 1 iv17_eq_4 >= -1 ;
1 iv17_eq_4 1 ~iv162_iv162_t >= 1 ;
1 ~iv17_eq_4 1 iv162_iv162_t >= 1 ;
* constraint equals iff
1 iv18_series18_b_0 2 iv18_series18_b_1 4 iv18_series18_b_2 8 iv18_series18_b_3 16 iv18_series18_b_4 5 ~iv18_ge_5 >= 5 ;
-1 iv18_series18_b_0 -2 iv18_series18_b_1 -4 iv18_series18_b_2 -8 iv18_series18_b_3 -16 iv18_series18_b_4 27 iv18_ge_5 >= -4 ;
-1 iv18_ge_5 1 iv18_ge_4 >= 0 ;
1 iv18_ge_4 1 ~iv18_ge_5 2 ~iv18_eq_4 >= 2 ;
-1 iv18_ge_4 -1 ~iv18_ge_5 1 iv18_eq_4 >= -1 ;
1 iv18_eq_4 1 ~iv163_iv163_t >= 1 ;
1 ~iv18_eq_4 1 iv163_iv163_t >= 1 ;
* constraint equals iff
1 iv19_series19_b_0 2 iv19_series19_b_1 4 iv19_series19_b_2 8 iv19_series19_b_3 16 iv19_series19_b_4 5 ~iv19_ge_5 >= 5 ;
-1 iv19_series19_b_0 -2 iv19_series19_b_1 -4 iv19_series19_b_2 -8 iv19_series19_b_3 -16 iv19_series19_b_4 27 iv19_ge_5 >= -4 ;
-1 iv19_ge_5 1 iv19_ge_4 >= 0 ;
1 iv19_ge_4 1 ~iv19_ge_5 2 ~iv19_eq_4 >= 2 ;
-1 iv19_ge_4 -1 ~iv19_ge_5 1 iv19_eq_4 >= -1 ;
1 iv19_eq_4 1 ~iv164_iv164_t >= 1 ;
1 ~iv19_eq_4 1 iv164_iv164_t >= 1 ;
* constraint equals iff
1 iv20_series20_b_0 2 iv20_series20_b_1 4 iv20_series20_b_2 8 iv20_series20_b_3 16 iv20_series20_b_4 5 ~iv20_ge_5 >= 5 ;
-1 iv20_series20_b_0 -2 iv20_series20_b_1 -4 iv20_series20_b_2 -8 iv20_series20_b_3 -16 iv20_series20_b_4 27 iv20_ge_5 >= -4 ;
-1 iv20_ge_5 1 iv20_ge_4 >= 0 ;
1 iv20_ge_4 1 ~iv20_ge_5 2 ~iv20_eq_4 >= 2 ;
-1 iv20_ge_4 -1 ~iv20_ge_5 1 iv20_eq_4 >= -1 ;
1 iv20_eq_4 1 ~iv165_iv165_t >= 1 ;
1 ~iv20_eq_4 1 iv165_iv165_t >= 1 ;
* constraint equals iff
1 iv21_series21_b_0 2 iv21_series21_b_1 4 iv21_series21_b_2 8 iv21_series21_b_3 16 iv21_series21_b_4 5 ~iv21_ge_5 >= 5 ;
-1 iv21_series21_b_0 -2 iv21_series21_b_1 -4 iv21_series21_b_2 -8 iv21_series21_b_3 -16 iv21_series21_b_4 27 iv21_ge_5 >= -4 ;
-1 iv21_ge_5 1 iv21_ge_4 >= 0 ;
1 iv21_ge_4 1 ~iv21_ge_5 2 ~iv21_eq_4 >= 2 ;
-1 iv21_ge_4 -1 ~iv21_ge_5 1 iv21_eq_4 >= -1 ;
1 iv21_eq_4 1 ~iv166_iv166_t >= 1 ;
1 ~iv21_eq_4 1 iv166_iv166_t >= 1 ;
* constraint equals iff
1 iv22_series22_b_0 2 iv22_series22_b_1 4 iv22_series22_b_2 8 iv22_series22_b_3 16 iv22_series22_b_4 5 ~iv22_ge_5 >= 5 ;
-1 iv22_series22_b_0 -2 iv22_series22_b_1 -4 iv22_series22_b_2 -8 iv22_series22_b_3 -16 iv22_series22_b_4 27 iv22_ge_5 >= -4 ;
-1 iv22_ge_5 1 iv22_ge_4 >= 0 ;
1 iv22_ge_4 1 ~iv22_ge_5 2 ~iv22_eq_4 >= 2 ;
-1 iv22_ge_4 -1 ~iv22_ge_5 1 iv22_eq_4 >= -1 ;
1 iv22_eq_4 1 ~iv167_iv167_t >= 1 ;
1 ~iv22_eq_4 1 iv167_iv167_t >= 1 ;
* constraint equals iff
1 iv23_series23_b_0 2 iv23_series23_b_1 4 iv23_series23_b_2 8 iv23_series23_b_3 16 iv23_series23_b_4 5 ~iv23_ge_5 >= 5 ;
-1 iv23_series23_b_0 -2 iv23_series23_b_1 -4 iv23_series23_b_2 -8 iv23_series23_b_3 -16 iv23_series23_b_4 27 iv23_ge_5 >= -4 ;
-1 iv23_ge_5 1 iv23_ge_4 >= 0 ;
1 iv23_ge_4 1 ~iv23_ge_5 2 ~iv23_eq_4 >= 2 ;
-1 iv23_ge_4 -1 ~iv23_ge_5 1 iv23_eq_4 >= -1 ;
1 iv23_eq_4 1 ~iv168_iv168_t >= 1 ;
1 ~iv23_eq_4 1 iv168_iv168_t >= 1 ;
* constraint equals iff
1 iv24_series24_b_0 2 iv24_series24_b_1 4 iv24_series24_b_2 8 iv24_series24_b_3 16 iv24_series24_b_4 5 ~iv24_ge_5 >= 5 ;
-1 iv24_series24_b_0 -2 iv24_series24_b_1 -4 iv24_series24_b_2 -8 iv24_series24_b_3 -16 iv24_series24_b_4 27 iv24_ge_5 >= -4 ;
-1 iv24_ge_5 1 iv24_ge_4 >= 0 ;
1 iv24_ge_4 1 ~iv24_ge_5 2 ~iv24_eq_4 >= 2 ;
-1 iv24_ge_4 -1 ~iv24_ge_5 1 iv24_eq_4 >= -1 ;
1 iv24_eq_4 1 ~iv169_iv169_t >= 1 ;
1 ~iv24_eq_4 1 iv169_iv169_t >= 1 ;
* constraint equals iff
1 iv25_series25_b_0 2 iv25_series25_b_1 4 iv25_series25_b_2 8 iv25_series25_b_3 16 iv25_series25_b_4 5 ~iv25_ge_5 >= 5 ;
-1 iv25_series25_b_0 -2 iv25_series25_b_1 -4 iv25_series25_b_2 -8 iv25_series25_b_3 -16 iv25_series25_b_4 27 iv25_ge_5 >= -4 ;
-1 iv25_ge_5 1 iv25_ge_4 >= 0 ;
1 iv25_ge_4 1 ~iv25_ge_5 2 ~iv25_eq_4 >= 2 ;
-1 iv25_ge_4 -1 ~iv25_ge_5 1 iv25_eq_4 >= -1 ;
1 iv25_eq_4 1 ~iv170_iv170_t >= 1 ;
1 ~iv25_eq_4 1 iv170_iv170_t >= 1 ;
* constraint equals iff
1 iv26_series26_b_0 2 iv26_series26_b_1 4 iv26_series26_b_2 8 iv26_series26_b_3 16 iv26_series26_b_4 5 ~iv26_ge_5 >= 5 ;
-1 iv26_series26_b_0 -2 iv26_series26_b_1 -4 iv26_series26_b_2 -8 iv26_series26_b_3 -16 iv26_series26_b_4 27 iv26_ge_5 >= -4 ;
-1 iv26_ge_5 1 iv26_ge_4 >= 0 ;
1 iv26_ge_4 1 ~iv26_ge_5 2 ~iv26_eq_4 >= 2 ;
-1 iv26_ge_4 -1 ~iv26_ge_5 1 iv26_eq_4 >= -1 ;
1 iv26_eq_4 1 ~iv171_iv171_t >= 1 ;
1 ~iv26_eq_4 1 iv171_iv171_t >= 1 ;
* constraint equals iff
1 iv27_series27_b_0 2 iv27_series27_b_1 4 iv27_series27_b_2 8 iv27_series27_b_3 16 iv27_series27_b_4 5 ~iv27_ge_5 >= 5 ;
-1 iv27_series27_b_0 -2 iv27_series27_b_1 -4 iv27_series27_b_2 -8 iv27_series27_b_3 -16 iv27_series27_b_4 27 iv27_ge_5 >= -4 ;
-1 iv27_ge_5 1 iv27_ge_4 >= 0 ;
1 iv27_ge_4 1 ~iv27_ge_5 2 ~iv27_eq_4 >= 2 ;
-1 iv27_ge_4 -1 ~iv27_ge_5 1 iv27_eq_4 >= -1 ;
1 iv27_eq_4 1 ~iv172_iv172_t >= 1 ;
1 ~iv27_eq_4 1 iv172_iv172_t >= 1 ;
* constraint equals iff
1 iv28_series28_b_0 2 iv28_series28_b_1 4 iv28_series28_b_2 8 iv28_series28_b_3 16 iv28_series28_b_4 5 ~iv28_ge_5 >= 5 ;
-1 iv28_series28_b_0 -2 iv28_series28_b_1 -4 iv28_series28_b_2 -8 iv28_series28_b_3 -16 iv28_series28_b_4 27 iv28_ge_5 >= -4 ;
-1 iv28_ge_5 1 iv28_ge_4 >= 0 ;
1 iv28_ge_4 1 ~iv28_ge_5 2 ~iv28_eq_4 >= 2 ;
-1 iv28_ge_4 -1 ~iv28_ge_5 1 iv28_eq_4 >= -1 ;
1 iv28_eq_4 1 ~iv173_iv173_t >= 1 ;
1 ~iv28_eq_4 1 iv173_iv173_t >= 1 ;
* constraint linear equality
* linear eq -1*varidx 4 1*varidx 145 1*varidx 146 1*varidx 147 1*varidx 148 1*varidx 149 1*varidx 150 1*varidx 151 1*varidx 152 1*varidx 153 1*varidx 154 1*varidx 155 1*varidx 156 1*varidx 157 1*varidx 158 1*varidx 159 1*varidx 160 1*varidx 161 1*varidx 162 1*varidx 163 1*varidx 164 1*varidx 165 1*varidx 166 1*varidx 167 1*varidx 168 1*varidx 169 1*varidx 170 1*varidx 171 1*varidx 172 1*varidx 173 <= 0
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 -8 iv4_series4_b_3 -16 iv4_series4_b_4 1 iv145_iv145_t 1 iv146_iv146_t 1 iv147_iv147_t 1 iv148_iv148_t 1 iv149_iv149_t 1 iv150_iv150_t 1 iv151_iv151_t 1 iv152_iv152_t 1 iv153_iv153_t 1 iv154_iv154_t 1 iv155_iv155_t 1 iv156_iv156_t 1 iv157_iv157_t 1 iv158_iv158_t 1 iv159_iv159_t 1 iv160_iv160_t 1 iv161_iv161_t 1 iv162_iv162_t 1 iv163_iv163_t 1 iv164_iv164_t 1 iv165_iv165_t 1 iv166_iv166_t 1 iv167_iv167_t 1 iv168_iv168_t 1 iv169_iv169_t 1 iv170_iv170_t 1 iv171_iv171_t 1 iv172_iv172_t 1 iv173_iv173_t >= 0 ;
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 8 iv4_series4_b_3 16 iv4_series4_b_4 -1 iv145_iv145_t -1 iv146_iv146_t -1 iv147_iv147_t -1 iv148_iv148_t -1 iv149_iv149_t -1 iv150_iv150_t -1 iv151_iv151_t -1 iv152_iv152_t -1 iv153_iv153_t -1 iv154_iv154_t -1 iv155_iv155_t -1 iv156_iv156_t -1 iv157_iv157_t -1 iv158_iv158_t -1 iv159_iv159_t -1 iv160_iv160_t -1 iv161_iv161_t -1 iv162_iv162_t -1 iv163_iv163_t -1 iv164_iv164_t -1 iv165_iv165_t -1 iv166_iv166_t -1 iv167_iv167_t -1 iv168_iv168_t -1 iv169_iv169_t -1 iv170_iv170_t -1 iv171_iv171_t -1 iv172_iv172_t -1 iv173_iv173_t >= 0 ;
* constraint equals iff
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 8 iv0_series0_b_3 16 iv0_series0_b_4 6 ~iv0_ge_6 >= 6 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 -8 iv0_series0_b_3 -16 iv0_series0_b_4 26 iv0_ge_6 >= -5 ;
-1 iv0_ge_6 1 iv0_ge_5 >= 0 ;
1 iv0_ge_5 1 ~iv0_ge_6 2 ~iv0_eq_5 >= 2 ;
-1 iv0_ge_5 -1 ~iv0_ge_6 1 iv0_eq_5 >= -1 ;
1 iv0_eq_5 1 ~iv174_iv174_t >= 1 ;
1 ~iv0_eq_5 1 iv174_iv174_t >= 1 ;
* constraint equals iff
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 8 iv1_series1_b_3 16 iv1_series1_b_4 6 ~iv1_ge_6 >= 6 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 -8 iv1_series1_b_3 -16 iv1_series1_b_4 26 iv1_ge_6 >= -5 ;
-1 iv1_ge_6 1 iv1_ge_5 >= 0 ;
1 iv1_ge_5 1 ~iv1_ge_6 2 ~iv1_eq_5 >= 2 ;
-1 iv1_ge_5 -1 ~iv1_ge_6 1 iv1_eq_5 >= -1 ;
1 iv1_eq_5 1 ~iv175_iv175_t >= 1 ;
1 ~iv1_eq_5 1 iv175_iv175_t >= 1 ;
* constraint equals iff
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 8 iv2_series2_b_3 16 iv2_series2_b_4 6 ~iv2_ge_6 >= 6 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 -8 iv2_series2_b_3 -16 iv2_series2_b_4 26 iv2_ge_6 >= -5 ;
-1 iv2_ge_6 1 iv2_ge_5 >= 0 ;
1 iv2_ge_5 1 ~iv2_ge_6 2 ~iv2_eq_5 >= 2 ;
-1 iv2_ge_5 -1 ~iv2_ge_6 1 iv2_eq_5 >= -1 ;
1 iv2_eq_5 1 ~iv176_iv176_t >= 1 ;
1 ~iv2_eq_5 1 iv176_iv176_t >= 1 ;
* constraint equals iff
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 8 iv3_series3_b_3 16 iv3_series3_b_4 6 ~iv3_ge_6 >= 6 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 -8 iv3_series3_b_3 -16 iv3_series3_b_4 26 iv3_ge_6 >= -5 ;
-1 iv3_ge_6 1 iv3_ge_5 >= 0 ;
1 iv3_ge_5 1 ~iv3_ge_6 2 ~iv3_eq_5 >= 2 ;
-1 iv3_ge_5 -1 ~iv3_ge_6 1 iv3_eq_5 >= -1 ;
1 iv3_eq_5 1 ~iv177_iv177_t >= 1 ;
1 ~iv3_eq_5 1 iv177_iv177_t >= 1 ;
* constraint equals iff
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 8 iv4_series4_b_3 16 iv4_series4_b_4 6 ~iv4_ge_6 >= 6 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 -8 iv4_series4_b_3 -16 iv4_series4_b_4 26 iv4_ge_6 >= -5 ;
-1 iv4_ge_6 1 iv4_ge_5 >= 0 ;
1 iv4_ge_5 1 ~iv4_ge_6 2 ~iv4_eq_5 >= 2 ;
-1 iv4_ge_5 -1 ~iv4_ge_6 1 iv4_eq_5 >= -1 ;
1 iv4_eq_5 1 ~iv178_iv178_t >= 1 ;
1 ~iv4_eq_5 1 iv178_iv178_t >= 1 ;
* constraint equals iff
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 8 iv5_series5_b_3 16 iv5_series5_b_4 6 ~iv5_ge_6 >= 6 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 -8 iv5_series5_b_3 -16 iv5_series5_b_4 26 iv5_ge_6 >= -5 ;
-1 iv5_ge_6 1 iv5_ge_5 >= 0 ;
1 iv5_ge_5 1 ~iv5_ge_6 2 ~iv5_eq_5 >= 2 ;
-1 iv5_ge_5 -1 ~iv5_ge_6 1 iv5_eq_5 >= -1 ;
1 iv5_eq_5 1 ~iv179_iv179_t >= 1 ;
1 ~iv5_eq_5 1 iv179_iv179_t >= 1 ;
* constraint equals iff
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 8 iv6_series6_b_3 16 iv6_series6_b_4 6 ~iv6_ge_6 >= 6 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 -8 iv6_series6_b_3 -16 iv6_series6_b_4 26 iv6_ge_6 >= -5 ;
-1 iv6_ge_6 1 iv6_ge_5 >= 0 ;
1 iv6_ge_5 1 ~iv6_ge_6 2 ~iv6_eq_5 >= 2 ;
-1 iv6_ge_5 -1 ~iv6_ge_6 1 iv6_eq_5 >= -1 ;
1 iv6_eq_5 1 ~iv180_iv180_t >= 1 ;
1 ~iv6_eq_5 1 iv180_iv180_t >= 1 ;
* constraint equals iff
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 8 iv7_series7_b_3 16 iv7_series7_b_4 6 ~iv7_ge_6 >= 6 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 -8 iv7_series7_b_3 -16 iv7_series7_b_4 26 iv7_ge_6 >= -5 ;
-1 iv7_ge_6 1 iv7_ge_5 >= 0 ;
1 iv7_ge_5 1 ~iv7_ge_6 2 ~iv7_eq_5 >= 2 ;
-1 iv7_ge_5 -1 ~iv7_ge_6 1 iv7_eq_5 >= -1 ;
1 iv7_eq_5 1 ~iv181_iv181_t >= 1 ;
1 ~iv7_eq_5 1 iv181_iv181_t >= 1 ;
* constraint equals iff
1 iv8_series8_b_0 2 iv8_series8_b_1 4 iv8_series8_b_2 8 iv8_series8_b_3 16 iv8_series8_b_4 6 ~iv8_ge_6 >= 6 ;
-1 iv8_series8_b_0 -2 iv8_series8_b_1 -4 iv8_series8_b_2 -8 iv8_series8_b_3 -16 iv8_series8_b_4 26 iv8_ge_6 >= -5 ;
-1 iv8_ge_6 1 iv8_ge_5 >= 0 ;
1 iv8_ge_5 1 ~iv8_ge_6 2 ~iv8_eq_5 >= 2 ;
-1 iv8_ge_5 -1 ~iv8_ge_6 1 iv8_eq_5 >= -1 ;
1 iv8_eq_5 1 ~iv182_iv182_t >= 1 ;
1 ~iv8_eq_5 1 iv182_iv182_t >= 1 ;
* constraint equals iff
1 iv9_series9_b_0 2 iv9_series9_b_1 4 iv9_series9_b_2 8 iv9_series9_b_3 16 iv9_series9_b_4 6 ~iv9_ge_6 >= 6 ;
-1 iv9_series9_b_0 -2 iv9_series9_b_1 -4 iv9_series9_b_2 -8 iv9_series9_b_3 -16 iv9_series9_b_4 26 iv9_ge_6 >= -5 ;
-1 iv9_ge_6 1 iv9_ge_5 >= 0 ;
1 iv9_ge_5 1 ~iv9_ge_6 2 ~iv9_eq_5 >= 2 ;
-1 iv9_ge_5 -1 ~iv9_ge_6 1 iv9_eq_5 >= -1 ;
1 iv9_eq_5 1 ~iv183_iv183_t >= 1 ;
1 ~iv9_eq_5 1 iv183_iv183_t >= 1 ;
* constraint equals iff
1 iv10_series10_b_0 2 iv10_series10_b_1 4 iv10_series10_b_2 8 iv10_series10_b_3 16 iv10_series10_b_4 6 ~iv10_ge_6 >= 6 ;
-1 iv10_series10_b_0 -2 iv10_series10_b_1 -4 iv10_series10_b_2 -8 iv10_series10_b_3 -16 iv10_series10_b_4 26 iv10_ge_6 >= -5 ;
-1 iv10_ge_6 1 iv10_ge_5 >= 0 ;
1 iv10_ge_5 1 ~iv10_ge_6 2 ~iv10_eq_5 >= 2 ;
-1 iv10_ge_5 -1 ~iv10_ge_6 1 iv10_eq_5 >= -1 ;
1 iv10_eq_5 1 ~iv184_iv184_t >= 1 ;
1 ~iv10_eq_5 1 iv184_iv184_t >= 1 ;
* constraint equals iff
1 iv11_series11_b_0 2 iv11_series11_b_1 4 iv11_series11_b_2 8 iv11_series11_b_3 16 iv11_series11_b_4 6 ~iv11_ge_6 >= 6 ;
-1 iv11_series11_b_0 -2 iv11_series11_b_1 -4 iv11_series11_b_2 -8 iv11_series11_b_3 -16 iv11_series11_b_4 26 iv11_ge_6 >= -5 ;
-1 iv11_ge_6 1 iv11_ge_5 >= 0 ;
1 iv11_ge_5 1 ~iv11_ge_6 2 ~iv11_eq_5 >= 2 ;
-1 iv11_ge_5 -1 ~iv11_ge_6 1 iv11_eq_5 >= -1 ;
1 iv11_eq_5 1 ~iv185_iv185_t >= 1 ;
1 ~iv11_eq_5 1 iv185_iv185_t >= 1 ;
* constraint equals iff
1 iv12_series12_b_0 2 iv12_series12_b_1 4 iv12_series12_b_2 8 iv12_series12_b_3 16 iv12_series12_b_4 6 ~iv12_ge_6 >= 6 ;
-1 iv12_series12_b_0 -2 iv12_series12_b_1 -4 iv12_series12_b_2 -8 iv12_series12_b_3 -16 iv12_series12_b_4 26 iv12_ge_6 >= -5 ;
-1 iv12_ge_6 1 iv12_ge_5 >= 0 ;
1 iv12_ge_5 1 ~iv12_ge_6 2 ~iv12_eq_5 >= 2 ;
-1 iv12_ge_5 -1 ~iv12_ge_6 1 iv12_eq_5 >= -1 ;
1 iv12_eq_5 1 ~iv186_iv186_t >= 1 ;
1 ~iv12_eq_5 1 iv186_iv186_t >= 1 ;
* constraint equals iff
1 iv13_series13_b_0 2 iv13_series13_b_1 4 iv13_series13_b_2 8 iv13_series13_b_3 16 iv13_series13_b_4 6 ~iv13_ge_6 >= 6 ;
-1 iv13_series13_b_0 -2 iv13_series13_b_1 -4 iv13_series13_b_2 -8 iv13_series13_b_3 -16 iv13_series13_b_4 26 iv13_ge_6 >= -5 ;
-1 iv13_ge_6 1 iv13_ge_5 >= 0 ;
1 iv13_ge_5 1 ~iv13_ge_6 2 ~iv13_eq_5 >= 2 ;
-1 iv13_ge_5 -1 ~iv13_ge_6 1 iv13_eq_5 >= -1 ;
1 iv13_eq_5 1 ~iv187_iv187_t >= 1 ;
1 ~iv13_eq_5 1 iv187_iv187_t >= 1 ;
* constraint equals iff
1 iv14_series14_b_0 2 iv14_series14_b_1 4 iv14_series14_b_2 8 iv14_series14_b_3 16 iv14_series14_b_4 6 ~iv14_ge_6 >= 6 ;
-1 iv14_series14_b_0 -2 iv14_series14_b_1 -4 iv14_series14_b_2 -8 iv14_series14_b_3 -16 iv14_series14_b_4 26 iv14_ge_6 >= -5 ;
-1 iv14_ge_6 1 iv14_ge_5 >= 0 ;
1 iv14_ge_5 1 ~iv14_ge_6 2 ~iv14_eq_5 >= 2 ;
-1 iv14_ge_5 -1 ~iv14_ge_6 1 iv14_eq_5 >= -1 ;
1 iv14_eq_5 1 ~iv188_iv188_t >= 1 ;
1 ~iv14_eq_5 1 iv188_iv188_t >= 1 ;
* constraint equals iff
1 iv15_series15_b_0 2 iv15_series15_b_1 4 iv15_series15_b_2 8 iv15_series15_b_3 16 iv15_series15_b_4 6 ~iv15_ge_6 >= 6 ;
-1 iv15_series15_b_0 -2 iv15_series15_b_1 -4 iv15_series15_b_2 -8 iv15_series15_b_3 -16 iv15_series15_b_4 26 iv15_ge_6 >= -5 ;
-1 iv15_ge_6 1 iv15_ge_5 >= 0 ;
1 iv15_ge_5 1 ~iv15_ge_6 2 ~iv15_eq_5 >= 2 ;
-1 iv15_ge_5 -1 ~iv15_ge_6 1 iv15_eq_5 >= -1 ;
1 iv15_eq_5 1 ~iv189_iv189_t >= 1 ;
1 ~iv15_eq_5 1 iv189_iv189_t >= 1 ;
* constraint equals iff
1 iv16_series16_b_0 2 iv16_series16_b_1 4 iv16_series16_b_2 8 iv16_series16_b_3 16 iv16_series16_b_4 6 ~iv16_ge_6 >= 6 ;
-1 iv16_series16_b_0 -2 iv16_series16_b_1 -4 iv16_series16_b_2 -8 iv16_series16_b_3 -16 iv16_series16_b_4 26 iv16_ge_6 >= -5 ;
-1 iv16_ge_6 1 iv16_ge_5 >= 0 ;
1 iv16_ge_5 1 ~iv16_ge_6 2 ~iv16_eq_5 >= 2 ;
-1 iv16_ge_5 -1 ~iv16_ge_6 1 iv16_eq_5 >= -1 ;
1 iv16_eq_5 1 ~iv190_iv190_t >= 1 ;
1 ~iv16_eq_5 1 iv190_iv190_t >= 1 ;
* constraint equals iff
1 iv17_series17_b_0 2 iv17_series17_b_1 4 iv17_series17_b_2 8 iv17_series17_b_3 16 iv17_series17_b_4 6 ~iv17_ge_6 >= 6 ;
-1 iv17_series17_b_0 -2 iv17_series17_b_1 -4 iv17_series17_b_2 -8 iv17_series17_b_3 -16 iv17_series17_b_4 26 iv17_ge_6 >= -5 ;
-1 iv17_ge_6 1 iv17_ge_5 >= 0 ;
1 iv17_ge_5 1 ~iv17_ge_6 2 ~iv17_eq_5 >= 2 ;
-1 iv17_ge_5 -1 ~iv17_ge_6 1 iv17_eq_5 >= -1 ;
1 iv17_eq_5 1 ~iv191_iv191_t >= 1 ;
1 ~iv17_eq_5 1 iv191_iv191_t >= 1 ;
* constraint equals iff
1 iv18_series18_b_0 2 iv18_series18_b_1 4 iv18_series18_b_2 8 iv18_series18_b_3 16 iv18_series18_b_4 6 ~iv18_ge_6 >= 6 ;
-1 iv18_series18_b_0 -2 iv18_series18_b_1 -4 iv18_series18_b_2 -8 iv18_series18_b_3 -16 iv18_series18_b_4 26 iv18_ge_6 >= -5 ;
-1 iv18_ge_6 1 iv18_ge_5 >= 0 ;
1 iv18_ge_5 1 ~iv18_ge_6 2 ~iv18_eq_5 >= 2 ;
-1 iv18_ge_5 -1 ~iv18_ge_6 1 iv18_eq_5 >= -1 ;
1 iv18_eq_5 1 ~iv192_iv192_t >= 1 ;
1 ~iv18_eq_5 1 iv192_iv192_t >= 1 ;
* constraint equals iff
1 iv19_series19_b_0 2 iv19_series19_b_1 4 iv19_series19_b_2 8 iv19_series19_b_3 16 iv19_series19_b_4 6 ~iv19_ge_6 >= 6 ;
-1 iv19_series19_b_0 -2 iv19_series19_b_1 -4 iv19_series19_b_2 -8 iv19_series19_b_3 -16 iv19_series19_b_4 26 iv19_ge_6 >= -5 ;
-1 iv19_ge_6 1 iv19_ge_5 >= 0 ;
1 iv19_ge_5 1 ~iv19_ge_6 2 ~iv19_eq_5 >= 2 ;
-1 iv19_ge_5 -1 ~iv19_ge_6 1 iv19_eq_5 >= -1 ;
1 iv19_eq_5 1 ~iv193_iv193_t >= 1 ;
1 ~iv19_eq_5 1 iv193_iv193_t >= 1 ;
* constraint equals iff
1 iv20_series20_b_0 2 iv20_series20_b_1 4 iv20_series20_b_2 8 iv20_series20_b_3 16 iv20_series20_b_4 6 ~iv20_ge_6 >= 6 ;
-1 iv20_series20_b_0 -2 iv20_series20_b_1 -4 iv20_series20_b_2 -8 iv20_series20_b_3 -16 iv20_series20_b_4 26 iv20_ge_6 >= -5 ;
-1 iv20_ge_6 1 iv20_ge_5 >= 0 ;
1 iv20_ge_5 1 ~iv20_ge_6 2 ~iv20_eq_5 >= 2 ;
-1 iv20_ge_5 -1 ~iv20_ge_6 1 iv20_eq_5 >= -1 ;
1 iv20_eq_5 1 ~iv194_iv194_t >= 1 ;
1 ~iv20_eq_5 1 iv194_iv194_t >= 1 ;
* constraint equals iff
1 iv21_series21_b_0 2 iv21_series21_b_1 4 iv21_series21_b_2 8 iv21_series21_b_3 16 iv21_series21_b_4 6 ~iv21_ge_6 >= 6 ;
-1 iv21_series21_b_0 -2 iv21_series21_b_1 -4 iv21_series21_b_2 -8 iv21_series21_b_3 -16 iv21_series21_b_4 26 iv21_ge_6 >= -5 ;
-1 iv21_ge_6 1 iv21_ge_5 >= 0 ;
1 iv21_ge_5 1 ~iv21_ge_6 2 ~iv21_eq_5 >= 2 ;
-1 iv21_ge_5 -1 ~iv21_ge_6 1 iv21_eq_5 >= -1 ;
1 iv21_eq_5 1 ~iv195_iv195_t >= 1 ;
1 ~iv21_eq_5 1 iv195_iv195_t >= 1 ;
* constraint equals iff
1 iv22_series22_b_0 2 iv22_series22_b_1 4 iv22_series22_b_2 8 iv22_series22_b_3 16 iv22_series22_b_4 6 ~iv22_ge_6 >= 6 ;
-1 iv22_series22_b_0 -2 iv22_series22_b_1 -4 iv22_series22_b_2 -8 iv22_series22_b_3 -16 iv22_series22_b_4 26 iv22_ge_6 >= -5 ;
-1 iv22_ge_6 1 iv22_ge_5 >= 0 ;
1 iv22_ge_5 1 ~iv22_ge_6 2 ~iv22_eq_5 >= 2 ;
-1 iv22_ge_5 -1 ~iv22_ge_6 1 iv22_eq_5 >= -1 ;
1 iv22_eq_5 1 ~iv196_iv196_t >= 1 ;
1 ~iv22_eq_5 1 iv196_iv196_t >= 1 ;
* constraint equals iff
1 iv23_series23_b_0 2 iv23_series23_b_1 4 iv23_series23_b_2 8 iv23_series23_b_3 16 iv23_series23_b_4 6 ~iv23_ge_6 >= 6 ;
-1 iv23_series23_b_0 -2 iv23_series23_b_1 -4 iv23_series23_b_2 -8 iv23_series23_b_3 -16 iv23_series23_b_4 26 iv23_ge_6 >= -5 ;
-1 iv23_ge_6 1 iv23_ge_5 >= 0 ;
1 iv23_ge_5 1 ~iv23_ge_6 2 ~iv23_eq_5 >= 2 ;
-1 iv23_ge_5 -1 ~iv23_ge_6 1 iv23_eq_5 >= -1 ;
1 iv23_eq_5 1 ~iv197_iv197_t >= 1 ;
1 ~iv23_eq_5 1 iv197_iv197_t >= 1 ;
* constraint equals iff
1 iv24_series24_b_0 2 iv24_series24_b_1 4 iv24_series24_b_2 8 iv24_series24_b_3 16 iv24_series24_b_4 6 ~iv24_ge_6 >= 6 ;
-1 iv24_series24_b_0 -2 iv24_series24_b_1 -4 iv24_series24_b_2 -8 iv24_series24_b_3 -16 iv24_series24_b_4 26 iv24_ge_6 >= -5 ;
-1 iv24_ge_6 1 iv24_ge_5 >= 0 ;
1 iv24_ge_5 1 ~iv24_ge_6 2 ~iv24_eq_5 >= 2 ;
-1 iv24_ge_5 -1 ~iv24_ge_6 1 iv24_eq_5 >= -1 ;
1 iv24_eq_5 1 ~iv198_iv198_t >= 1 ;
1 ~iv24_eq_5 1 iv198_iv198_t >= 1 ;
* constraint equals iff
1 iv25_series25_b_0 2 iv25_series25_b_1 4 iv25_series25_b_2 8 iv25_series25_b_3 16 iv25_series25_b_4 6 ~iv25_ge_6 >= 6 ;
-1 iv25_series25_b_0 -2 iv25_series25_b_1 -4 iv25_series25_b_2 -8 iv25_series25_b_3 -16 iv25_series25_b_4 26 iv25_ge_6 >= -5 ;
-1 iv25_ge_6 1 iv25_ge_5 >= 0 ;
1 iv25_ge_5 1 ~iv25_ge_6 2 ~iv25_eq_5 >= 2 ;
-1 iv25_ge_5 -1 ~iv25_ge_6 1 iv25_eq_5 >= -1 ;
1 iv25_eq_5 1 ~iv199_iv199_t >= 1 ;
1 ~iv25_eq_5 1 iv199_iv199_t >= 1 ;
* constraint equals iff
1 iv26_series26_b_0 2 iv26_series26_b_1 4 iv26_series26_b_2 8 iv26_series26_b_3 16 iv26_series26_b_4 6 ~iv26_ge_6 >= 6 ;
-1 iv26_series26_b_0 -2 iv26_series26_b_1 -4 iv26_series26_b_2 -8 iv26_series26_b_3 -16 iv26_series26_b_4 26 iv26_ge_6 >= -5 ;
-1 iv26_ge_6 1 iv26_ge_5 >= 0 ;
1 iv26_ge_5 1 ~iv26_ge_6 2 ~iv26_eq_5 >= 2 ;
-1 iv26_ge_5 -1 ~iv26_ge_6 1 iv26_eq_5 >= -1 ;
1 iv26_eq_5 1 ~iv200_iv200_t >= 1 ;
1 ~iv26_eq_5 1 iv200_iv200_t >= 1 ;
* constraint equals iff
1 iv27_series27_b_0 2 iv27_series27_b_1 4 iv27_series27_b_2 8 iv27_series27_b_3 16 iv27_series27_b_4 6 ~iv27_ge_6 >= 6 ;
-1 iv27_series27_b_0 -2 iv27_series27_b_1 -4 iv27_series27_b_2 -8 iv27_series27_b_3 -16 iv27_series27_b_4 26 iv27_ge_6 >= -5 ;
-1 iv27_ge_6 1 iv27_ge_5 >= 0 ;
1 iv27_ge_5 1 ~iv27_ge_6 2 ~iv27_eq_5 >= 2 ;
-1 iv27_ge_5 -1 ~iv27_ge_6 1 iv27_eq_5 >= -1 ;
1 iv27_eq_5 1 ~iv201_iv201_t >= 1 ;
1 ~iv27_eq_5 1 iv201_iv201_t >= 1 ;
* constraint equals iff
1 iv28_series28_b_0 2 iv28_series28_b_1 4 iv28_series28_b_2 8 iv28_series28_b_3 16 iv28_series28_b_4 6 ~iv28_ge_6 >= 6 ;
-1 iv28_series28_b_0 -2 iv28_series28_b_1 -4 iv28_series28_b_2 -8 iv28_series28_b_3 -16 iv28_series28_b_4 26 iv28_ge_6 >= -5 ;
-1 iv28_ge_6 1 iv28_ge_5 >= 0 ;
1 iv28_ge_5 1 ~iv28_ge_6 2 ~iv28_eq_5 >= 2 ;
-1 iv28_ge_5 -1 ~iv28_ge_6 1 iv28_eq_5 >= -1 ;
1 iv28_eq_5 1 ~iv202_iv202_t >= 1 ;
1 ~iv28_eq_5 1 iv202_iv202_t >= 1 ;
* constraint linear equality
* linear eq -1*varidx 5 1*varidx 174 1*varidx 175 1*varidx 176 1*varidx 177 1*varidx 178 1*varidx 179 1*varidx 180 1*varidx 181 1*varidx 182 1*varidx 183 1*varidx 184 1*varidx 185 1*varidx 186 1*varidx 187 1*varidx 188 1*varidx 189 1*varidx 190 1*varidx 191 1*varidx 192 1*varidx 193 1*varidx 194 1*varidx 195 1*varidx 196 1*varidx 197 1*varidx 198 1*varidx 199 1*varidx 200 1*varidx 201 1*varidx 202 <= 0
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 -8 iv5_series5_b_3 -16 iv5_series5_b_4 1 iv174_iv174_t 1 iv175_iv175_t 1 iv176_iv176_t 1 iv177_iv177_t 1 iv178_iv178_t 1 iv179_iv179_t 1 iv180_iv180_t 1 iv181_iv181_t 1 iv182_iv182_t 1 iv183_iv183_t 1 iv184_iv184_t 1 iv185_iv185_t 1 iv186_iv186_t 1 iv187_iv187_t 1 iv188_iv188_t 1 iv189_iv189_t 1 iv190_iv190_t 1 iv191_iv191_t 1 iv192_iv192_t 1 iv193_iv193_t 1 iv194_iv194_t 1 iv195_iv195_t 1 iv196_iv196_t 1 iv197_iv197_t 1 iv198_iv198_t 1 iv199_iv199_t 1 iv200_iv200_t 1 iv201_iv201_t 1 iv202_iv202_t >= 0 ;
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 8 iv5_series5_b_3 16 iv5_series5_b_4 -1 iv174_iv174_t -1 iv175_iv175_t -1 iv176_iv176_t -1 iv177_iv177_t -1 iv178_iv178_t -1 iv179_iv179_t -1 iv180_iv180_t -1 iv181_iv181_t -1 iv182_iv182_t -1 iv183_iv183_t -1 iv184_iv184_t -1 iv185_iv185_t -1 iv186_iv186_t -1 iv187_iv187_t -1 iv188_iv188_t -1 iv189_iv189_t -1 iv190_iv190_t -1 iv191_iv191_t -1 iv192_iv192_t -1 iv193_iv193_t -1 iv194_iv194_t -1 iv195_iv195_t -1 iv196_iv196_t -1 iv197_iv197_t -1 iv198_iv198_t -1 iv199_iv199_t -1 iv200_iv200_t -1 iv201_iv201_t -1 iv202_iv202_t >= 0 ;
* constraint equals iff
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 8 iv0_series0_b_3 16 iv0_series0_b_4 7 ~iv0_ge_7 >= 7 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 -8 iv0_series0_b_3 -16 iv0_series0_b_4 25 iv0_ge_7 >= -6 ;
-1 iv0_ge_7 1 iv0_ge_6 >= 0 ;
1 iv0_ge_6 1 ~iv0_ge_7 2 ~iv0_eq_6 >= 2 ;
-1 iv0_ge_6 -1 ~iv0_ge_7 1 iv0_eq_6 >= -1 ;
1 iv0_eq_6 1 ~iv203_iv203_t >= 1 ;
1 ~iv0_eq_6 1 iv203_iv203_t >= 1 ;
* constraint equals iff
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 8 iv1_series1_b_3 16 iv1_series1_b_4 7 ~iv1_ge_7 >= 7 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 -8 iv1_series1_b_3 -16 iv1_series1_b_4 25 iv1_ge_7 >= -6 ;
-1 iv1_ge_7 1 iv1_ge_6 >= 0 ;
1 iv1_ge_6 1 ~iv1_ge_7 2 ~iv1_eq_6 >= 2 ;
-1 iv1_ge_6 -1 ~iv1_ge_7 1 iv1_eq_6 >= -1 ;
1 iv1_eq_6 1 ~iv204_iv204_t >= 1 ;
1 ~iv1_eq_6 1 iv204_iv204_t >= 1 ;
* constraint equals iff
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 8 iv2_series2_b_3 16 iv2_series2_b_4 7 ~iv2_ge_7 >= 7 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 -8 iv2_series2_b_3 -16 iv2_series2_b_4 25 iv2_ge_7 >= -6 ;
-1 iv2_ge_7 1 iv2_ge_6 >= 0 ;
1 iv2_ge_6 1 ~iv2_ge_7 2 ~iv2_eq_6 >= 2 ;
-1 iv2_ge_6 -1 ~iv2_ge_7 1 iv2_eq_6 >= -1 ;
1 iv2_eq_6 1 ~iv205_iv205_t >= 1 ;
1 ~iv2_eq_6 1 iv205_iv205_t >= 1 ;
* constraint equals iff
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 8 iv3_series3_b_3 16 iv3_series3_b_4 7 ~iv3_ge_7 >= 7 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 -8 iv3_series3_b_3 -16 iv3_series3_b_4 25 iv3_ge_7 >= -6 ;
-1 iv3_ge_7 1 iv3_ge_6 >= 0 ;
1 iv3_ge_6 1 ~iv3_ge_7 2 ~iv3_eq_6 >= 2 ;
-1 iv3_ge_6 -1 ~iv3_ge_7 1 iv3_eq_6 >= -1 ;
1 iv3_eq_6 1 ~iv206_iv206_t >= 1 ;
1 ~iv3_eq_6 1 iv206_iv206_t >= 1 ;
* constraint equals iff
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 8 iv4_series4_b_3 16 iv4_series4_b_4 7 ~iv4_ge_7 >= 7 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 -8 iv4_series4_b_3 -16 iv4_series4_b_4 25 iv4_ge_7 >= -6 ;
-1 iv4_ge_7 1 iv4_ge_6 >= 0 ;
1 iv4_ge_6 1 ~iv4_ge_7 2 ~iv4_eq_6 >= 2 ;
-1 iv4_ge_6 -1 ~iv4_ge_7 1 iv4_eq_6 >= -1 ;
1 iv4_eq_6 1 ~iv207_iv207_t >= 1 ;
1 ~iv4_eq_6 1 iv207_iv207_t >= 1 ;
* constraint equals iff
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 8 iv5_series5_b_3 16 iv5_series5_b_4 7 ~iv5_ge_7 >= 7 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 -8 iv5_series5_b_3 -16 iv5_series5_b_4 25 iv5_ge_7 >= -6 ;
-1 iv5_ge_7 1 iv5_ge_6 >= 0 ;
1 iv5_ge_6 1 ~iv5_ge_7 2 ~iv5_eq_6 >= 2 ;
-1 iv5_ge_6 -1 ~iv5_ge_7 1 iv5_eq_6 >= -1 ;
1 iv5_eq_6 1 ~iv208_iv208_t >= 1 ;
1 ~iv5_eq_6 1 iv208_iv208_t >= 1 ;
* constraint equals iff
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 8 iv6_series6_b_3 16 iv6_series6_b_4 7 ~iv6_ge_7 >= 7 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 -8 iv6_series6_b_3 -16 iv6_series6_b_4 25 iv6_ge_7 >= -6 ;
-1 iv6_ge_7 1 iv6_ge_6 >= 0 ;
1 iv6_ge_6 1 ~iv6_ge_7 2 ~iv6_eq_6 >= 2 ;
-1 iv6_ge_6 -1 ~iv6_ge_7 1 iv6_eq_6 >= -1 ;
1 iv6_eq_6 1 ~iv209_iv209_t >= 1 ;
1 ~iv6_eq_6 1 iv209_iv209_t >= 1 ;
* constraint equals iff
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 8 iv7_series7_b_3 16 iv7_series7_b_4 7 ~iv7_ge_7 >= 7 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 -8 iv7_series7_b_3 -16 iv7_series7_b_4 25 iv7_ge_7 >= -6 ;
-1 iv7_ge_7 1 iv7_ge_6 >= 0 ;
1 iv7_ge_6 1 ~iv7_ge_7 2 ~iv7_eq_6 >= 2 ;
-1 iv7_ge_6 -1 ~iv7_ge_7 1 iv7_eq_6 >= -1 ;
1 iv7_eq_6 1 ~iv210_iv210_t >= 1 ;
1 ~iv7_eq_6 1 iv210_iv210_t >= 1 ;
* constraint equals iff
1 iv8_series8_b_0 2 iv8_series8_b_1 4 iv8_series8_b_2 8 iv8_series8_b_3 16 iv8_series8_b_4 7 ~iv8_ge_7 >= 7 ;
-1 iv8_series8_b_0 -2 iv8_series8_b_1 -4 iv8_series8_b_2 -8 iv8_series8_b_3 -16 iv8_series8_b_4 25 iv8_ge_7 >= -6 ;
-1 iv8_ge_7 1 iv8_ge_6 >= 0 ;
1 iv8_ge_6 1 ~iv8_ge_7 2 ~iv8_eq_6 >= 2 ;
-1 iv8_ge_6 -1 ~iv8_ge_7 1 iv8_eq_6 >= -1 ;
1 iv8_eq_6 1 ~iv211_iv211_t >= 1 ;
1 ~iv8_eq_6 1 iv211_iv211_t >= 1 ;
* constraint equals iff
1 iv9_series9_b_0 2 iv9_series9_b_1 4 iv9_series9_b_2 8 iv9_series9_b_3 16 iv9_series9_b_4 7 ~iv9_ge_7 >= 7 ;
-1 iv9_series9_b_0 -2 iv9_series9_b_1 -4 iv9_series9_b_2 -8 iv9_series9_b_3 -16 iv9_series9_b_4 25 iv9_ge_7 >= -6 ;
-1 iv9_ge_7 1 iv9_ge_6 >= 0 ;
1 iv9_ge_6 1 ~iv9_ge_7 2 ~iv9_eq_6 >= 2 ;
-1 iv9_ge_6 -1 ~iv9_ge_7 1 iv9_eq_6 >= -1 ;
1 iv9_eq_6 1 ~iv212_iv212_t >= 1 ;
1 ~iv9_eq_6 1 iv212_iv212_t >= 1 ;
* constraint equals iff
1 iv10_series10_b_0 2 iv10_series10_b_1 4 iv10_series10_b_2 8 iv10_series10_b_3 16 iv10_series10_b_4 7 ~iv10_ge_7 >= 7 ;
-1 iv10_series10_b_0 -2 iv10_series10_b_1 -4 iv10_series10_b_2 -8 iv10_series10_b_3 -16 iv10_series10_b_4 25 iv10_ge_7 >= -6 ;
-1 iv10_ge_7 1 iv10_ge_6 >= 0 ;
1 iv10_ge_6 1 ~iv10_ge_7 2 ~iv10_eq_6 >= 2 ;
-1 iv10_ge_6 -1 ~iv10_ge_7 1 iv10_eq_6 >= -1 ;
1 iv10_eq_6 1 ~iv213_iv213_t >= 1 ;
1 ~iv10_eq_6 1 iv213_iv213_t >= 1 ;
* constraint equals iff
1 iv11_series11_b_0 2 iv11_series11_b_1 4 iv11_series11_b_2 8 iv11_series11_b_3 16 iv11_series11_b_4 7 ~iv11_ge_7 >= 7 ;
-1 iv11_series11_b_0 -2 iv11_series11_b_1 -4 iv11_series11_b_2 -8 iv11_series11_b_3 -16 iv11_series11_b_4 25 iv11_ge_7 >= -6 ;
-1 iv11_ge_7 1 iv11_ge_6 >= 0 ;
1 iv11_ge_6 1 ~iv11_ge_7 2 ~iv11_eq_6 >= 2 ;
-1 iv11_ge_6 -1 ~iv11_ge_7 1 iv11_eq_6 >= -1 ;
1 iv11_eq_6 1 ~iv214_iv214_t >= 1 ;
1 ~iv11_eq_6 1 iv214_iv214_t >= 1 ;
* constraint equals iff
1 iv12_series12_b_0 2 iv12_series12_b_1 4 iv12_series12_b_2 8 iv12_series12_b_3 16 iv12_series12_b_4 7 ~iv12_ge_7 >= 7 ;
-1 iv12_series12_b_0 -2 iv12_series12_b_1 -4 iv12_series12_b_2 -8 iv12_series12_b_3 -16 iv12_series12_b_4 25 iv12_ge_7 >= -6 ;
-1 iv12_ge_7 1 iv12_ge_6 >= 0 ;
1 iv12_ge_6 1 ~iv12_ge_7 2 ~iv12_eq_6 >= 2 ;
-1 iv12_ge_6 -1 ~iv12_ge_7 1 iv12_eq_6 >= -1 ;
1 iv12_eq_6 1 ~iv215_iv215_t >= 1 ;
1 ~iv12_eq_6 1 iv215_iv215_t >= 1 ;
* constraint equals iff
1 iv13_series13_b_0 2 iv13_series13_b_1 4 iv13_series13_b_2 8 iv13_series13_b_3 16 iv13_series13_b_4 7 ~iv13_ge_7 >= 7 ;
-1 iv13_series13_b_0 -2 iv13_series13_b_1 -4 iv13_series13_b_2 -8 iv13_series13_b_3 -16 iv13_series13_b_4 25 iv13_ge_7 >= -6 ;
-1 iv13_ge_7 1 iv13_ge_6 >= 0 ;
1 iv13_ge_6 1 ~iv13_ge_7 2 ~iv13_eq_6 >= 2 ;
-1 iv13_ge_6 -1 ~iv13_ge_7 1 iv13_eq_6 >= -1 ;
1 iv13_eq_6 1 ~iv216_iv216_t >= 1 ;
1 ~iv13_eq_6 1 iv216_iv216_t >= 1 ;
* constraint equals iff
1 iv14_series14_b_0 2 iv14_series14_b_1 4 iv14_series14_b_2 8 iv14_series14_b_3 16 iv14_series14_b_4 7 ~iv14_ge_7 >= 7 ;
-1 iv14_series14_b_0 -2 iv14_series14_b_1 -4 iv14_series14_b_2 -8 iv14_series14_b_3 -16 iv14_series14_b_4 25 iv14_ge_7 >= -6 ;
-1 iv14_ge_7 1 iv14_ge_6 >= 0 ;
1 iv14_ge_6 1 ~iv14_ge_7 2 ~iv14_eq_6 >= 2 ;
-1 iv14_ge_6 -1 ~iv14_ge_7 1 iv14_eq_6 >= -1 ;
1 iv14_eq_6 1 ~iv217_iv217_t >= 1 ;
1 ~iv14_eq_6 1 iv217_iv217_t >= 1 ;
* constraint equals iff
1 iv15_series15_b_0 2 iv15_series15_b_1 4 iv15_series15_b_2 8 iv15_series15_b_3 16 iv15_series15_b_4 7 ~iv15_ge_7 >= 7 ;
-1 iv15_series15_b_0 -2 iv15_series15_b_1 -4 iv15_series15_b_2 -8 iv15_series15_b_3 -16 iv15_series15_b_4 25 iv15_ge_7 >= -6 ;
-1 iv15_ge_7 1 iv15_ge_6 >= 0 ;
1 iv15_ge_6 1 ~iv15_ge_7 2 ~iv15_eq_6 >= 2 ;
-1 iv15_ge_6 -1 ~iv15_ge_7 1 iv15_eq_6 >= -1 ;
1 iv15_eq_6 1 ~iv218_iv218_t >= 1 ;
1 ~iv15_eq_6 1 iv218_iv218_t >= 1 ;
* constraint equals iff
1 iv16_series16_b_0 2 iv16_series16_b_1 4 iv16_series16_b_2 8 iv16_series16_b_3 16 iv16_series16_b_4 7 ~iv16_ge_7 >= 7 ;
-1 iv16_series16_b_0 -2 iv16_series16_b_1 -4 iv16_series16_b_2 -8 iv16_series16_b_3 -16 iv16_series16_b_4 25 iv16_ge_7 >= -6 ;
-1 iv16_ge_7 1 iv16_ge_6 >= 0 ;
1 iv16_ge_6 1 ~iv16_ge_7 2 ~iv16_eq_6 >= 2 ;
-1 iv16_ge_6 -1 ~iv16_ge_7 1 iv16_eq_6 >= -1 ;
1 iv16_eq_6 1 ~iv219_iv219_t >= 1 ;
1 ~iv16_eq_6 1 iv219_iv219_t >= 1 ;
* constraint equals iff
1 iv17_series17_b_0 2 iv17_series17_b_1 4 iv17_series17_b_2 8 iv17_series17_b_3 16 iv17_series17_b_4 7 ~iv17_ge_7 >= 7 ;
-1 iv17_series17_b_0 -2 iv17_series17_b_1 -4 iv17_series17_b_2 -8 iv17_series17_b_3 -16 iv17_series17_b_4 25 iv17_ge_7 >= -6 ;
-1 iv17_ge_7 1 iv17_ge_6 >= 0 ;
1 iv17_ge_6 1 ~iv17_ge_7 2 ~iv17_eq_6 >= 2 ;
-1 iv17_ge_6 -1 ~iv17_ge_7 1 iv17_eq_6 >= -1 ;
1 iv17_eq_6 1 ~iv220_iv220_t >= 1 ;
1 ~iv17_eq_6 1 iv220_iv220_t >= 1 ;
* constraint equals iff
1 iv18_series18_b_0 2 iv18_series18_b_1 4 iv18_series18_b_2 8 iv18_series18_b_3 16 iv18_series18_b_4 7 ~iv18_ge_7 >= 7 ;
-1 iv18_series18_b_0 -2 iv18_series18_b_1 -4 iv18_series18_b_2 -8 iv18_series18_b_3 -16 iv18_series18_b_4 25 iv18_ge_7 >= -6 ;
-1 iv18_ge_7 1 iv18_ge_6 >= 0 ;
1 iv18_ge_6 1 ~iv18_ge_7 2 ~iv18_eq_6 >= 2 ;
-1 iv18_ge_6 -1 ~iv18_ge_7 1 iv18_eq_6 >= -1 ;
1 iv18_eq_6 1 ~iv221_iv221_t >= 1 ;
1 ~iv18_eq_6 1 iv221_iv221_t >= 1 ;
* constraint equals iff
1 iv19_series19_b_0 2 iv19_series19_b_1 4 iv19_series19_b_2 8 iv19_series19_b_3 16 iv19_series19_b_4 7 ~iv19_ge_7 >= 7 ;
-1 iv19_series19_b_0 -2 iv19_series19_b_1 -4 iv19_series19_b_2 -8 iv19_series19_b_3 -16 iv19_series19_b_4 25 iv19_ge_7 >= -6 ;
-1 iv19_ge_7 1 iv19_ge_6 >= 0 ;
1 iv19_ge_6 1 ~iv19_ge_7 2 ~iv19_eq_6 >= 2 ;
-1 iv19_ge_6 -1 ~iv19_ge_7 1 iv19_eq_6 >= -1 ;
1 iv19_eq_6 1 ~iv222_iv222_t >= 1 ;
1 ~iv19_eq_6 1 iv222_iv222_t >= 1 ;
* constraint equals iff
1 iv20_series20_b_0 2 iv20_series20_b_1 4 iv20_series20_b_2 8 iv20_series20_b_3 16 iv20_series20_b_4 7 ~iv20_ge_7 >= 7 ;
-1 iv20_series20_b_0 -2 iv20_series20_b_1 -4 iv20_series20_b_2 -8 iv20_series20_b_3 -16 iv20_series20_b_4 25 iv20_ge_7 >= -6 ;
-1 iv20_ge_7 1 iv20_ge_6 >= 0 ;
1 iv20_ge_6 1 ~iv20_ge_7 2 ~iv20_eq_6 >= 2 ;
-1 iv20_ge_6 -1 ~iv20_ge_7 1 iv20_eq_6 >= -1 ;
1 iv20_eq_6 1 ~iv223_iv223_t >= 1 ;
1 ~iv20_eq_6 1 iv223_iv223_t >= 1 ;
* constraint equals iff
1 iv21_series21_b_0 2 iv21_series21_b_1 4 iv21_series21_b_2 8 iv21_series21_b_3 16 iv21_series21_b_4 7 ~iv21_ge_7 >= 7 ;
-1 iv21_series21_b_0 -2 iv21_series21_b_1 -4 iv21_series21_b_2 -8 iv21_series21_b_3 -16 iv21_series21_b_4 25 iv21_ge_7 >= -6 ;
-1 iv21_ge_7 1 iv21_ge_6 >= 0 ;
1 iv21_ge_6 1 ~iv21_ge_7 2 ~iv21_eq_6 >= 2 ;
-1 iv21_ge_6 -1 ~iv21_ge_7 1 iv21_eq_6 >= -1 ;
1 iv21_eq_6 1 ~iv224_iv224_t >= 1 ;
1 ~iv21_eq_6 1 iv224_iv224_t >= 1 ;
* constraint equals iff
1 iv22_series22_b_0 2 iv22_series22_b_1 4 iv22_series22_b_2 8 iv22_series22_b_3 16 iv22_series22_b_4 7 ~iv22_ge_7 >= 7 ;
-1 iv22_series22_b_0 -2 iv22_series22_b_1 -4 iv22_series22_b_2 -8 iv22_series22_b_3 -16 iv22_series22_b_4 25 iv22_ge_7 >= -6 ;
-1 iv22_ge_7 1 iv22_ge_6 >= 0 ;
1 iv22_ge_6 1 ~iv22_ge_7 2 ~iv22_eq_6 >= 2 ;
-1 iv22_ge_6 -1 ~iv22_ge_7 1 iv22_eq_6 >= -1 ;
1 iv22_eq_6 1 ~iv225_iv225_t >= 1 ;
1 ~iv22_eq_6 1 iv225_iv225_t >= 1 ;
* constraint equals iff
1 iv23_series23_b_0 2 iv23_series23_b_1 4 iv23_series23_b_2 8 iv23_series23_b_3 16 iv23_series23_b_4 7 ~iv23_ge_7 >= 7 ;
-1 iv23_series23_b_0 -2 iv23_series23_b_1 -4 iv23_series23_b_2 -8 iv23_series23_b_3 -16 iv23_series23_b_4 25 iv23_ge_7 >= -6 ;
-1 iv23_ge_7 1 iv23_ge_6 >= 0 ;
1 iv23_ge_6 1 ~iv23_ge_7 2 ~iv23_eq_6 >= 2 ;
-1 iv23_ge_6 -1 ~iv23_ge_7 1 iv23_eq_6 >= -1 ;
1 iv23_eq_6 1 ~iv226_iv226_t >= 1 ;
1 ~iv23_eq_6 1 iv226_iv226_t >= 1 ;
* constraint equals iff
1 iv24_series24_b_0 2 iv24_series24_b_1 4 iv24_series24_b_2 8 iv24_series24_b_3 16 iv24_series24_b_4 7 ~iv24_ge_7 >= 7 ;
-1 iv24_series24_b_0 -2 iv24_series24_b_1 -4 iv24_series24_b_2 -8 iv24_series24_b_3 -16 iv24_series24_b_4 25 iv24_ge_7 >= -6 ;
-1 iv24_ge_7 1 iv24_ge_6 >= 0 ;
1 iv24_ge_6 1 ~iv24_ge_7 2 ~iv24_eq_6 >= 2 ;
-1 iv24_ge_6 -1 ~iv24_ge_7 1 iv24_eq_6 >= -1 ;
1 iv24_eq_6 1 ~iv227_iv227_t >= 1 ;
1 ~iv24_eq_6 1 iv227_iv227_t >= 1 ;
* constraint equals iff
1 iv25_series25_b_0 2 iv25_series25_b_1 4 iv25_series25_b_2 8 iv25_series25_b_3 16 iv25_series25_b_4 7 ~iv25_ge_7 >= 7 ;
-1 iv25_series25_b_0 -2 iv25_series25_b_1 -4 iv25_series25_b_2 -8 iv25_series25_b_3 -16 iv25_series25_b_4 25 iv25_ge_7 >= -6 ;
-1 iv25_ge_7 1 iv25_ge_6 >= 0 ;
1 iv25_ge_6 1 ~iv25_ge_7 2 ~iv25_eq_6 >= 2 ;
-1 iv25_ge_6 -1 ~iv25_ge_7 1 iv25_eq_6 >= -1 ;
1 iv25_eq_6 1 ~iv228_iv228_t >= 1 ;
1 ~iv25_eq_6 1 iv228_iv228_t >= 1 ;
* constraint equals iff
1 iv26_series26_b_0 2 iv26_series26_b_1 4 iv26_series26_b_2 8 iv26_series26_b_3 16 iv26_series26_b_4 7 ~iv26_ge_7 >= 7 ;
-1 iv26_series26_b_0 -2 iv26_series26_b_1 -4 iv26_series26_b_2 -8 iv26_series26_b_3 -16 iv26_series26_b_4 25 iv26_ge_7 >= -6 ;
-1 iv26_ge_7 1 iv26_ge_6 >= 0 ;
1 iv26_ge_6 1 ~iv26_ge_7 2 ~iv26_eq_6 >= 2 ;
-1 iv26_ge_6 -1 ~iv26_ge_7 1 iv26_eq_6 >= -1 ;
1 iv26_eq_6 1 ~iv229_iv229_t >= 1 ;
1 ~iv26_eq_6 1 iv229_iv229_t >= 1 ;
* constraint equals iff
1 iv27_series27_b_0 2 iv27_series27_b_1 4 iv27_series27_b_2 8 iv27_series27_b_3 16 iv27_series27_b_4 7 ~iv27_ge_7 >= 7 ;
-1 iv27_series27_b_0 -2 iv27_series27_b_1 -4 iv27_series27_b_2 -8 iv27_series27_b_3 -16 iv27_series27_b_4 25 iv27_ge_7 >= -6 ;
-1 iv27_ge_7 1 iv27_ge_6 >= 0 ;
1 iv27_ge_6 1 ~iv27_ge_7 2 ~iv27_eq_6 >= 2 ;
-1 iv27_ge_6 -1 ~iv27_ge_7 1 iv27_eq_6 >= -1 ;
1 iv27_eq_6 1 ~iv230_iv230_t >= 1 ;
1 ~iv27_eq_6 1 iv230_iv230_t >= 1 ;
* constraint equals iff
1 iv28_series28_b_0 2 iv28_series28_b_1 4 iv28_series28_b_2 8 iv28_series28_b_3 16 iv28_series28_b_4 7 ~iv28_ge_7 >= 7 ;
-1 iv28_series28_b_0 -2 iv28_series28_b_1 -4 iv28_series28_b_2 -8 iv28_series28_b_3 -16 iv28_series28_b_4 25 iv28_ge_7 >= -6 ;
-1 iv28_ge_7 1 iv28_ge_6 >= 0 ;
1 iv28_ge_6 1 ~iv28_ge_7 2 ~iv28_eq_6 >= 2 ;
-1 iv28_ge_6 -1 ~iv28_ge_7 1 iv28_eq_6 >= -1 ;
1 iv28_eq_6 1 ~iv231_iv231_t >= 1 ;
1 ~iv28_eq_6 1 iv231_iv231_t >= 1 ;
* constraint linear equality
* linear eq -1*varidx 6 1*varidx 203 1*varidx 204 1*varidx 205 1*varidx 206 1*varidx 207 1*varidx 208 1*varidx 209 1*varidx 210 1*varidx 211 1*varidx 212 1*varidx 213 1*varidx 214 1*varidx 215 1*varidx 216 1*varidx 217 1*varidx 218 1*varidx 219 1*varidx 220 1*varidx 221 1*varidx 222 1*varidx 223 1*varidx 224 1*varidx 225 1*varidx 226 1*varidx 227 1*varidx 228 1*varidx 229 1*varidx 230 1*varidx 231 <= 0
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 -8 iv6_series6_b_3 -16 iv6_series6_b_4 1 iv203_iv203_t 1 iv204_iv204_t 1 iv205_iv205_t 1 iv206_iv206_t 1 iv207_iv207_t 1 iv208_iv208_t 1 iv209_iv209_t 1 iv210_iv210_t 1 iv211_iv211_t 1 iv212_iv212_t 1 iv213_iv213_t 1 iv214_iv214_t 1 iv215_iv215_t 1 iv216_iv216_t 1 iv217_iv217_t 1 iv218_iv218_t 1 iv219_iv219_t 1 iv220_iv220_t 1 iv221_iv221_t 1 iv222_iv222_t 1 iv223_iv223_t 1 iv224_iv224_t 1 iv225_iv225_t 1 iv226_iv226_t 1 iv227_iv227_t 1 iv228_iv228_t 1 iv229_iv229_t 1 iv230_iv230_t 1 iv231_iv231_t >= 0 ;
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 8 iv6_series6_b_3 16 iv6_series6_b_4 -1 iv203_iv203_t -1 iv204_iv204_t -1 iv205_iv205_t -1 iv206_iv206_t -1 iv207_iv207_t -1 iv208_iv208_t -1 iv209_iv209_t -1 iv210_iv210_t -1 iv211_iv211_t -1 iv212_iv212_t -1 iv213_iv213_t -1 iv214_iv214_t -1 iv215_iv215_t -1 iv216_iv216_t -1 iv217_iv217_t -1 iv218_iv218_t -1 iv219_iv219_t -1 iv220_iv220_t -1 iv221_iv221_t -1 iv222_iv222_t -1 iv223_iv223_t -1 iv224_iv224_t -1 iv225_iv225_t -1 iv226_iv226_t -1 iv227_iv227_t -1 iv228_iv228_t -1 iv229_iv229_t -1 iv230_iv230_t -1 iv231_iv231_t >= 0 ;
* constraint equals iff
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 8 iv0_series0_b_3 16 iv0_series0_b_4 8 ~iv0_ge_8 >= 8 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 -8 iv0_series0_b_3 -16 iv0_series0_b_4 24 iv0_ge_8 >= -7 ;
-1 iv0_ge_8 1 iv0_ge_7 >= 0 ;
1 iv0_ge_7 1 ~iv0_ge_8 2 ~iv0_eq_7 >= 2 ;
-1 iv0_ge_7 -1 ~iv0_ge_8 1 iv0_eq_7 >= -1 ;
1 iv0_eq_7 1 ~iv232_iv232_t >= 1 ;
1 ~iv0_eq_7 1 iv232_iv232_t >= 1 ;
* constraint equals iff
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 8 iv1_series1_b_3 16 iv1_series1_b_4 8 ~iv1_ge_8 >= 8 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 -8 iv1_series1_b_3 -16 iv1_series1_b_4 24 iv1_ge_8 >= -7 ;
-1 iv1_ge_8 1 iv1_ge_7 >= 0 ;
1 iv1_ge_7 1 ~iv1_ge_8 2 ~iv1_eq_7 >= 2 ;
-1 iv1_ge_7 -1 ~iv1_ge_8 1 iv1_eq_7 >= -1 ;
1 iv1_eq_7 1 ~iv233_iv233_t >= 1 ;
1 ~iv1_eq_7 1 iv233_iv233_t >= 1 ;
* constraint equals iff
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 8 iv2_series2_b_3 16 iv2_series2_b_4 8 ~iv2_ge_8 >= 8 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 -8 iv2_series2_b_3 -16 iv2_series2_b_4 24 iv2_ge_8 >= -7 ;
-1 iv2_ge_8 1 iv2_ge_7 >= 0 ;
1 iv2_ge_7 1 ~iv2_ge_8 2 ~iv2_eq_7 >= 2 ;
-1 iv2_ge_7 -1 ~iv2_ge_8 1 iv2_eq_7 >= -1 ;
1 iv2_eq_7 1 ~iv234_iv234_t >= 1 ;
1 ~iv2_eq_7 1 iv234_iv234_t >= 1 ;
* constraint equals iff
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 8 iv3_series3_b_3 16 iv3_series3_b_4 8 ~iv3_ge_8 >= 8 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 -8 iv3_series3_b_3 -16 iv3_series3_b_4 24 iv3_ge_8 >= -7 ;
-1 iv3_ge_8 1 iv3_ge_7 >= 0 ;
1 iv3_ge_7 1 ~iv3_ge_8 2 ~iv3_eq_7 >= 2 ;
-1 iv3_ge_7 -1 ~iv3_ge_8 1 iv3_eq_7 >= -1 ;
1 iv3_eq_7 1 ~iv235_iv235_t >= 1 ;
1 ~iv3_eq_7 1 iv235_iv235_t >= 1 ;
* constraint equals iff
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 8 iv4_series4_b_3 16 iv4_series4_b_4 8 ~iv4_ge_8 >= 8 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 -8 iv4_series4_b_3 -16 iv4_series4_b_4 24 iv4_ge_8 >= -7 ;
-1 iv4_ge_8 1 iv4_ge_7 >= 0 ;
1 iv4_ge_7 1 ~iv4_ge_8 2 ~iv4_eq_7 >= 2 ;
-1 iv4_ge_7 -1 ~iv4_ge_8 1 iv4_eq_7 >= -1 ;
1 iv4_eq_7 1 ~iv236_iv236_t >= 1 ;
1 ~iv4_eq_7 1 iv236_iv236_t >= 1 ;
* constraint equals iff
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 8 iv5_series5_b_3 16 iv5_series5_b_4 8 ~iv5_ge_8 >= 8 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 -8 iv5_series5_b_3 -16 iv5_series5_b_4 24 iv5_ge_8 >= -7 ;
-1 iv5_ge_8 1 iv5_ge_7 >= 0 ;
1 iv5_ge_7 1 ~iv5_ge_8 2 ~iv5_eq_7 >= 2 ;
-1 iv5_ge_7 -1 ~iv5_ge_8 1 iv5_eq_7 >= -1 ;
1 iv5_eq_7 1 ~iv237_iv237_t >= 1 ;
1 ~iv5_eq_7 1 iv237_iv237_t >= 1 ;
* constraint equals iff
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 8 iv6_series6_b_3 16 iv6_series6_b_4 8 ~iv6_ge_8 >= 8 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 -8 iv6_series6_b_3 -16 iv6_series6_b_4 24 iv6_ge_8 >= -7 ;
-1 iv6_ge_8 1 iv6_ge_7 >= 0 ;
1 iv6_ge_7 1 ~iv6_ge_8 2 ~iv6_eq_7 >= 2 ;
-1 iv6_ge_7 -1 ~iv6_ge_8 1 iv6_eq_7 >= -1 ;
1 iv6_eq_7 1 ~iv238_iv238_t >= 1 ;
1 ~iv6_eq_7 1 iv238_iv238_t >= 1 ;
* constraint equals iff
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 8 iv7_series7_b_3 16 iv7_series7_b_4 8 ~iv7_ge_8 >= 8 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 -8 iv7_series7_b_3 -16 iv7_series7_b_4 24 iv7_ge_8 >= -7 ;
-1 iv7_ge_8 1 iv7_ge_7 >= 0 ;
1 iv7_ge_7 1 ~iv7_ge_8 2 ~iv7_eq_7 >= 2 ;
-1 iv7_ge_7 -1 ~iv7_ge_8 1 iv7_eq_7 >= -1 ;
1 iv7_eq_7 1 ~iv239_iv239_t >= 1 ;
1 ~iv7_eq_7 1 iv239_iv239_t >= 1 ;
* constraint equals iff
1 iv8_series8_b_0 2 iv8_series8_b_1 4 iv8_series8_b_2 8 iv8_series8_b_3 16 iv8_series8_b_4 8 ~iv8_ge_8 >= 8 ;
-1 iv8_series8_b_0 -2 iv8_series8_b_1 -4 iv8_series8_b_2 -8 iv8_series8_b_3 -16 iv8_series8_b_4 24 iv8_ge_8 >= -7 ;
-1 iv8_ge_8 1 iv8_ge_7 >= 0 ;
1 iv8_ge_7 1 ~iv8_ge_8 2 ~iv8_eq_7 >= 2 ;
-1 iv8_ge_7 -1 ~iv8_ge_8 1 iv8_eq_7 >= -1 ;
1 iv8_eq_7 1 ~iv240_iv240_t >= 1 ;
1 ~iv8_eq_7 1 iv240_iv240_t >= 1 ;
* constraint equals iff
1 iv9_series9_b_0 2 iv9_series9_b_1 4 iv9_series9_b_2 8 iv9_series9_b_3 16 iv9_series9_b_4 8 ~iv9_ge_8 >= 8 ;
-1 iv9_series9_b_0 -2 iv9_series9_b_1 -4 iv9_series9_b_2 -8 iv9_series9_b_3 -16 iv9_series9_b_4 24 iv9_ge_8 >= -7 ;
-1 iv9_ge_8 1 iv9_ge_7 >= 0 ;
1 iv9_ge_7 1 ~iv9_ge_8 2 ~iv9_eq_7 >= 2 ;
-1 iv9_ge_7 -1 ~iv9_ge_8 1 iv9_eq_7 >= -1 ;
1 iv9_eq_7 1 ~iv241_iv241_t >= 1 ;
1 ~iv9_eq_7 1 iv241_iv241_t >= 1 ;
* constraint equals iff
1 iv10_series10_b_0 2 iv10_series10_b_1 4 iv10_series10_b_2 8 iv10_series10_b_3 16 iv10_series10_b_4 8 ~iv10_ge_8 >= 8 ;
-1 iv10_series10_b_0 -2 iv10_series10_b_1 -4 iv10_series10_b_2 -8 iv10_series10_b_3 -16 iv10_series10_b_4 24 iv10_ge_8 >= -7 ;
-1 iv10_ge_8 1 iv10_ge_7 >= 0 ;
1 iv10_ge_7 1 ~iv10_ge_8 2 ~iv10_eq_7 >= 2 ;
-1 iv10_ge_7 -1 ~iv10_ge_8 1 iv10_eq_7 >= -1 ;
1 iv10_eq_7 1 ~iv242_iv242_t >= 1 ;
1 ~iv10_eq_7 1 iv242_iv242_t >= 1 ;
* constraint equals iff
1 iv11_series11_b_0 2 iv11_series11_b_1 4 iv11_series11_b_2 8 iv11_series11_b_3 16 iv11_series11_b_4 8 ~iv11_ge_8 >= 8 ;
-1 iv11_series11_b_0 -2 iv11_series11_b_1 -4 iv11_series11_b_2 -8 iv11_series11_b_3 -16 iv11_series11_b_4 24 iv11_ge_8 >= -7 ;
-1 iv11_ge_8 1 iv11_ge_7 >= 0 ;
1 iv11_ge_7 1 ~iv11_ge_8 2 ~iv11_eq_7 >= 2 ;
-1 iv11_ge_7 -1 ~iv11_ge_8 1 iv11_eq_7 >= -1 ;
1 iv11_eq_7 1 ~iv243_iv243_t >= 1 ;
1 ~iv11_eq_7 1 iv243_iv243_t >= 1 ;
* constraint equals iff
1 iv12_series12_b_0 2 iv12_series12_b_1 4 iv12_series12_b_2 8 iv12_series12_b_3 16 iv12_series12_b_4 8 ~iv12_ge_8 >= 8 ;
-1 iv12_series12_b_0 -2 iv12_series12_b_1 -4 iv12_series12_b_2 -8 iv12_series12_b_3 -16 iv12_series12_b_4 24 iv12_ge_8 >= -7 ;
-1 iv12_ge_8 1 iv12_ge_7 >= 0 ;
1 iv12_ge_7 1 ~iv12_ge_8 2 ~iv12_eq_7 >= 2 ;
-1 iv12_ge_7 -1 ~iv12_ge_8 1 iv12_eq_7 >= -1 ;
1 iv12_eq_7 1 ~iv244_iv244_t >= 1 ;
1 ~iv12_eq_7 1 iv244_iv244_t >= 1 ;
* constraint equals iff
1 iv13_series13_b_0 2 iv13_series13_b_1 4 iv13_series13_b_2 8 iv13_series13_b_3 16 iv13_series13_b_4 8 ~iv13_ge_8 >= 8 ;
-1 iv13_series13_b_0 -2 iv13_series13_b_1 -4 iv13_series13_b_2 -8 iv13_series13_b_3 -16 iv13_series13_b_4 24 iv13_ge_8 >= -7 ;
-1 iv13_ge_8 1 iv13_ge_7 >= 0 ;
1 iv13_ge_7 1 ~iv13_ge_8 2 ~iv13_eq_7 >= 2 ;
-1 iv13_ge_7 -1 ~iv13_ge_8 1 iv13_eq_7 >= -1 ;
1 iv13_eq_7 1 ~iv245_iv245_t >= 1 ;
1 ~iv13_eq_7 1 iv245_iv245_t >= 1 ;
* constraint equals iff
1 iv14_series14_b_0 2 iv14_series14_b_1 4 iv14_series14_b_2 8 iv14_series14_b_3 16 iv14_series14_b_4 8 ~iv14_ge_8 >= 8 ;
-1 iv14_series14_b_0 -2 iv14_series14_b_1 -4 iv14_series14_b_2 -8 iv14_series14_b_3 -16 iv14_series14_b_4 24 iv14_ge_8 >= -7 ;
-1 iv14_ge_8 1 iv14_ge_7 >= 0 ;
1 iv14_ge_7 1 ~iv14_ge_8 2 ~iv14_eq_7 >= 2 ;
-1 iv14_ge_7 -1 ~iv14_ge_8 1 iv14_eq_7 >= -1 ;
1 iv14_eq_7 1 ~iv246_iv246_t >= 1 ;
1 ~iv14_eq_7 1 iv246_iv246_t >= 1 ;
* constraint equals iff
1 iv15_series15_b_0 2 iv15_series15_b_1 4 iv15_series15_b_2 8 iv15_series15_b_3 16 iv15_series15_b_4 8 ~iv15_ge_8 >= 8 ;
-1 iv15_series15_b_0 -2 iv15_series15_b_1 -4 iv15_series15_b_2 -8 iv15_series15_b_3 -16 iv15_series15_b_4 24 iv15_ge_8 >= -7 ;
-1 iv15_ge_8 1 iv15_ge_7 >= 0 ;
1 iv15_ge_7 1 ~iv15_ge_8 2 ~iv15_eq_7 >= 2 ;
-1 iv15_ge_7 -1 ~iv15_ge_8 1 iv15_eq_7 >= -1 ;
1 iv15_eq_7 1 ~iv247_iv247_t >= 1 ;
1 ~iv15_eq_7 1 iv247_iv247_t >= 1 ;
* constraint equals iff
1 iv16_series16_b_0 2 iv16_series16_b_1 4 iv16_series16_b_2 8 iv16_series16_b_3 16 iv16_series16_b_4 8 ~iv16_ge_8 >= 8 ;
-1 iv16_series16_b_0 -2 iv16_series16_b_1 -4 iv16_series16_b_2 -8 iv16_series16_b_3 -16 iv16_series16_b_4 24 iv16_ge_8 >= -7 ;
-1 iv16_ge_8 1 iv16_ge_7 >= 0 ;
1 iv16_ge_7 1 ~iv16_ge_8 2 ~iv16_eq_7 >= 2 ;
-1 iv16_ge_7 -1 ~iv16_ge_8 1 iv16_eq_7 >= -1 ;
1 iv16_eq_7 1 ~iv248_iv248_t >= 1 ;
1 ~iv16_eq_7 1 iv248_iv248_t >= 1 ;
* constraint equals iff
1 iv17_series17_b_0 2 iv17_series17_b_1 4 iv17_series17_b_2 8 iv17_series17_b_3 16 iv17_series17_b_4 8 ~iv17_ge_8 >= 8 ;
-1 iv17_series17_b_0 -2 iv17_series17_b_1 -4 iv17_series17_b_2 -8 iv17_series17_b_3 -16 iv17_series17_b_4 24 iv17_ge_8 >= -7 ;
-1 iv17_ge_8 1 iv17_ge_7 >= 0 ;
1 iv17_ge_7 1 ~iv17_ge_8 2 ~iv17_eq_7 >= 2 ;
-1 iv17_ge_7 -1 ~iv17_ge_8 1 iv17_eq_7 >= -1 ;
1 iv17_eq_7 1 ~iv249_iv249_t >= 1 ;
1 ~iv17_eq_7 1 iv249_iv249_t >= 1 ;
* constraint equals iff
1 iv18_series18_b_0 2 iv18_series18_b_1 4 iv18_series18_b_2 8 iv18_series18_b_3 16 iv18_series18_b_4 8 ~iv18_ge_8 >= 8 ;
-1 iv18_series18_b_0 -2 iv18_series18_b_1 -4 iv18_series18_b_2 -8 iv18_series18_b_3 -16 iv18_series18_b_4 24 iv18_ge_8 >= -7 ;
-1 iv18_ge_8 1 iv18_ge_7 >= 0 ;
1 iv18_ge_7 1 ~iv18_ge_8 2 ~iv18_eq_7 >= 2 ;
-1 iv18_ge_7 -1 ~iv18_ge_8 1 iv18_eq_7 >= -1 ;
1 iv18_eq_7 1 ~iv250_iv250_t >= 1 ;
1 ~iv18_eq_7 1 iv250_iv250_t >= 1 ;
* constraint equals iff
1 iv19_series19_b_0 2 iv19_series19_b_1 4 iv19_series19_b_2 8 iv19_series19_b_3 16 iv19_series19_b_4 8 ~iv19_ge_8 >= 8 ;
-1 iv19_series19_b_0 -2 iv19_series19_b_1 -4 iv19_series19_b_2 -8 iv19_series19_b_3 -16 iv19_series19_b_4 24 iv19_ge_8 >= -7 ;
-1 iv19_ge_8 1 iv19_ge_7 >= 0 ;
1 iv19_ge_7 1 ~iv19_ge_8 2 ~iv19_eq_7 >= 2 ;
-1 iv19_ge_7 -1 ~iv19_ge_8 1 iv19_eq_7 >= -1 ;
1 iv19_eq_7 1 ~iv251_iv251_t >= 1 ;
1 ~iv19_eq_7 1 iv251_iv251_t >= 1 ;
* constraint equals iff
1 iv20_series20_b_0 2 iv20_series20_b_1 4 iv20_series20_b_2 8 iv20_series20_b_3 16 iv20_series20_b_4 8 ~iv20_ge_8 >= 8 ;
-1 iv20_series20_b_0 -2 iv20_series20_b_1 -4 iv20_series20_b_2 -8 iv20_series20_b_3 -16 iv20_series20_b_4 24 iv20_ge_8 >= -7 ;
-1 iv20_ge_8 1 iv20_ge_7 >= 0 ;
1 iv20_ge_7 1 ~iv20_ge_8 2 ~iv20_eq_7 >= 2 ;
-1 iv20_ge_7 -1 ~iv20_ge_8 1 iv20_eq_7 >= -1 ;
1 iv20_eq_7 1 ~iv252_iv252_t >= 1 ;
1 ~iv20_eq_7 1 iv252_iv252_t >= 1 ;
* constraint equals iff
1 iv21_series21_b_0 2 iv21_series21_b_1 4 iv21_series21_b_2 8 iv21_series21_b_3 16 iv21_series21_b_4 8 ~iv21_ge_8 >= 8 ;
-1 iv21_series21_b_0 -2 iv21_series21_b_1 -4 iv21_series21_b_2 -8 iv21_series21_b_3 -16 iv21_series21_b_4 24 iv21_ge_8 >= -7 ;
-1 iv21_ge_8 1 iv21_ge_7 >= 0 ;
1 iv21_ge_7 1 ~iv21_ge_8 2 ~iv21_eq_7 >= 2 ;
-1 iv21_ge_7 -1 ~iv21_ge_8 1 iv21_eq_7 >= -1 ;
1 iv21_eq_7 1 ~iv253_iv253_t >= 1 ;
1 ~iv21_eq_7 1 iv253_iv253_t >= 1 ;
* constraint equals iff
1 iv22_series22_b_0 2 iv22_series22_b_1 4 iv22_series22_b_2 8 iv22_series22_b_3 16 iv22_series22_b_4 8 ~iv22_ge_8 >= 8 ;
-1 iv22_series22_b_0 -2 iv22_series22_b_1 -4 iv22_series22_b_2 -8 iv22_series22_b_3 -16 iv22_series22_b_4 24 iv22_ge_8 >= -7 ;
-1 iv22_ge_8 1 iv22_ge_7 >= 0 ;
1 iv22_ge_7 1 ~iv22_ge_8 2 ~iv22_eq_7 >= 2 ;
-1 iv22_ge_7 -1 ~iv22_ge_8 1 iv22_eq_7 >= -1 ;
1 iv22_eq_7 1 ~iv254_iv254_t >= 1 ;
1 ~iv22_eq_7 1 iv254_iv254_t >= 1 ;
* constraint equals iff
1 iv23_series23_b_0 2 iv23_series23_b_1 4 iv23_series23_b_2 8 iv23_series23_b_3 16 iv23_series23_b_4 8 ~iv23_ge_8 >= 8 ;
-1 iv23_series23_b_0 -2 iv23_series23_b_1 -4 iv23_series23_b_2 -8 iv23_series23_b_3 -16 iv23_series23_b_4 24 iv23_ge_8 >= -7 ;
-1 iv23_ge_8 1 iv23_ge_7 >= 0 ;
1 iv23_ge_7 1 ~iv23_ge_8 2 ~iv23_eq_7 >= 2 ;
-1 iv23_ge_7 -1 ~iv23_ge_8 1 iv23_eq_7 >= -1 ;
1 iv23_eq_7 1 ~iv255_iv255_t >= 1 ;
1 ~iv23_eq_7 1 iv255_iv255_t >= 1 ;
* constraint equals iff
1 iv24_series24_b_0 2 iv24_series24_b_1 4 iv24_series24_b_2 8 iv24_series24_b_3 16 iv24_series24_b_4 8 ~iv24_ge_8 >= 8 ;
-1 iv24_series24_b_0 -2 iv24_series24_b_1 -4 iv24_series24_b_2 -8 iv24_series24_b_3 -16 iv24_series24_b_4 24 iv24_ge_8 >= -7 ;
-1 iv24_ge_8 1 iv24_ge_7 >= 0 ;
1 iv24_ge_7 1 ~iv24_ge_8 2 ~iv24_eq_7 >= 2 ;
-1 iv24_ge_7 -1 ~iv24_ge_8 1 iv24_eq_7 >= -1 ;
1 iv24_eq_7 1 ~iv256_iv256_t >= 1 ;
1 ~iv24_eq_7 1 iv256_iv256_t >= 1 ;
* constraint equals iff
1 iv25_series25_b_0 2 iv25_series25_b_1 4 iv25_series25_b_2 8 iv25_series25_b_3 16 iv25_series25_b_4 8 ~iv25_ge_8 >= 8 ;
-1 iv25_series25_b_0 -2 iv25_series25_b_1 -4 iv25_series25_b_2 -8 iv25_series25_b_3 -16 iv25_series25_b_4 24 iv25_ge_8 >= -7 ;
-1 iv25_ge_8 1 iv25_ge_7 >= 0 ;
1 iv25_ge_7 1 ~iv25_ge_8 2 ~iv25_eq_7 >= 2 ;
-1 iv25_ge_7 -1 ~iv25_ge_8 1 iv25_eq_7 >= -1 ;
1 iv25_eq_7 1 ~iv257_iv257_t >= 1 ;
1 ~iv25_eq_7 1 iv257_iv257_t >= 1 ;
* constraint equals iff
1 iv26_series26_b_0 2 iv26_series26_b_1 4 iv26_series26_b_2 8 iv26_series26_b_3 16 iv26_series26_b_4 8 ~iv26_ge_8 >= 8 ;
-1 iv26_series26_b_0 -2 iv26_series26_b_1 -4 iv26_series26_b_2 -8 iv26_series26_b_3 -16 iv26_series26_b_4 24 iv26_ge_8 >= -7 ;
-1 iv26_ge_8 1 iv26_ge_7 >= 0 ;
1 iv26_ge_7 1 ~iv26_ge_8 2 ~iv26_eq_7 >= 2 ;
-1 iv26_ge_7 -1 ~iv26_ge_8 1 iv26_eq_7 >= -1 ;
1 iv26_eq_7 1 ~iv258_iv258_t >= 1 ;
1 ~iv26_eq_7 1 iv258_iv258_t >= 1 ;
* constraint equals iff
1 iv27_series27_b_0 2 iv27_series27_b_1 4 iv27_series27_b_2 8 iv27_series27_b_3 16 iv27_series27_b_4 8 ~iv27_ge_8 >= 8 ;
-1 iv27_series27_b_0 -2 iv27_series27_b_1 -4 iv27_series27_b_2 -8 iv27_series27_b_3 -16 iv27_series27_b_4 24 iv27_ge_8 >= -7 ;
-1 iv27_ge_8 1 iv27_ge_7 >= 0 ;
1 iv27_ge_7 1 ~iv27_ge_8 2 ~iv27_eq_7 >= 2 ;
-1 iv27_ge_7 -1 ~iv27_ge_8 1 iv27_eq_7 >= -1 ;
1 iv27_eq_7 1 ~iv259_iv259_t >= 1 ;
1 ~iv27_eq_7 1 iv259_iv259_t >= 1 ;
* constraint equals iff
1 iv28_series28_b_0 2 iv28_series28_b_1 4 iv28_series28_b_2 8 iv28_series28_b_3 16 iv28_series28_b_4 8 ~iv28_ge_8 >= 8 ;
-1 iv28_series28_b_0 -2 iv28_series28_b_1 -4 iv28_series28_b_2 -8 iv28_series28_b_3 -16 iv28_series28_b_4 24 iv28_ge_8 >= -7 ;
-1 iv28_ge_8 1 iv28_ge_7 >= 0 ;
1 iv28_ge_7 1 ~iv28_ge_8 2 ~iv28_eq_7 >= 2 ;
-1 iv28_ge_7 -1 ~iv28_ge_8 1 iv28_eq_7 >= -1 ;
1 iv28_eq_7 1 ~iv260_iv260_t >= 1 ;
1 ~iv28_eq_7 1 iv260_iv260_t >= 1 ;
* constraint linear equality
* linear eq -1*varidx 7 1*varidx 232 1*varidx 233 1*varidx 234 1*varidx 235 1*varidx 236 1*varidx 237 1*varidx 238 1*varidx 239 1*varidx 240 1*varidx 241 1*varidx 242 1*varidx 243 1*varidx 244 1*varidx 245 1*varidx 246 1*varidx 247 1*varidx 248 1*varidx 249 1*varidx 250 1*varidx 251 1*varidx 252 1*varidx 253 1*varidx 254 1*varidx 255 1*varidx 256 1*varidx 257 1*varidx 258 1*varidx 259 1*varidx 260 <= 0
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 -8 iv7_series7_b_3 -16 iv7_series7_b_4 1 iv232_iv232_t 1 iv233_iv233_t 1 iv234_iv234_t 1 iv235_iv235_t 1 iv236_iv236_t 1 iv237_iv237_t 1 iv238_iv238_t 1 iv239_iv239_t 1 iv240_iv240_t 1 iv241_iv241_t 1 iv242_iv242_t 1 iv243_iv243_t 1 iv244_iv244_t 1 iv245_iv245_t 1 iv246_iv246_t 1 iv247_iv247_t 1 iv248_iv248_t 1 iv249_iv249_t 1 iv250_iv250_t 1 iv251_iv251_t 1 iv252_iv252_t 1 iv253_iv253_t 1 iv254_iv254_t 1 iv255_iv255_t 1 iv256_iv256_t 1 iv257_iv257_t 1 iv258_iv258_t 1 iv259_iv259_t 1 iv260_iv260_t >= 0 ;
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 8 iv7_series7_b_3 16 iv7_series7_b_4 -1 iv232_iv232_t -1 iv233_iv233_t -1 iv234_iv234_t -1 iv235_iv235_t -1 iv236_iv236_t -1 iv237_iv237_t -1 iv238_iv238_t -1 iv239_iv239_t -1 iv240_iv240_t -1 iv241_iv241_t -1 iv242_iv242_t -1 iv243_iv243_t -1 iv244_iv244_t -1 iv245_iv245_t -1 iv246_iv246_t -1 iv247_iv247_t -1 iv248_iv248_t -1 iv249_iv249_t -1 iv250_iv250_t -1 iv251_iv251_t -1 iv252_iv252_t -1 iv253_iv253_t -1 iv254_iv254_t -1 iv255_iv255_t -1 iv256_iv256_t -1 iv257_iv257_t -1 iv258_iv258_t -1 iv259_iv259_t -1 iv260_iv260_t >= 0 ;
* constraint equals iff
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 8 iv0_series0_b_3 16 iv0_series0_b_4 9 ~iv0_ge_9 >= 9 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 -8 iv0_series0_b_3 -16 iv0_series0_b_4 23 iv0_ge_9 >= -8 ;
-1 iv0_ge_9 1 iv0_ge_8 >= 0 ;
1 iv0_ge_8 1 ~iv0_ge_9 2 ~iv0_eq_8 >= 2 ;
-1 iv0_ge_8 -1 ~iv0_ge_9 1 iv0_eq_8 >= -1 ;
1 iv0_eq_8 1 ~iv261_iv261_t >= 1 ;
1 ~iv0_eq_8 1 iv261_iv261_t >= 1 ;
* constraint equals iff
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 8 iv1_series1_b_3 16 iv1_series1_b_4 9 ~iv1_ge_9 >= 9 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 -8 iv1_series1_b_3 -16 iv1_series1_b_4 23 iv1_ge_9 >= -8 ;
-1 iv1_ge_9 1 iv1_ge_8 >= 0 ;
1 iv1_ge_8 1 ~iv1_ge_9 2 ~iv1_eq_8 >= 2 ;
-1 iv1_ge_8 -1 ~iv1_ge_9 1 iv1_eq_8 >= -1 ;
1 iv1_eq_8 1 ~iv262_iv262_t >= 1 ;
1 ~iv1_eq_8 1 iv262_iv262_t >= 1 ;
* constraint equals iff
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 8 iv2_series2_b_3 16 iv2_series2_b_4 9 ~iv2_ge_9 >= 9 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 -8 iv2_series2_b_3 -16 iv2_series2_b_4 23 iv2_ge_9 >= -8 ;
-1 iv2_ge_9 1 iv2_ge_8 >= 0 ;
1 iv2_ge_8 1 ~iv2_ge_9 2 ~iv2_eq_8 >= 2 ;
-1 iv2_ge_8 -1 ~iv2_ge_9 1 iv2_eq_8 >= -1 ;
1 iv2_eq_8 1 ~iv263_iv263_t >= 1 ;
1 ~iv2_eq_8 1 iv263_iv263_t >= 1 ;
* constraint equals iff
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 8 iv3_series3_b_3 16 iv3_series3_b_4 9 ~iv3_ge_9 >= 9 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 -8 iv3_series3_b_3 -16 iv3_series3_b_4 23 iv3_ge_9 >= -8 ;
-1 iv3_ge_9 1 iv3_ge_8 >= 0 ;
1 iv3_ge_8 1 ~iv3_ge_9 2 ~iv3_eq_8 >= 2 ;
-1 iv3_ge_8 -1 ~iv3_ge_9 1 iv3_eq_8 >= -1 ;
1 iv3_eq_8 1 ~iv264_iv264_t >= 1 ;
1 ~iv3_eq_8 1 iv264_iv264_t >= 1 ;
* constraint equals iff
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 8 iv4_series4_b_3 16 iv4_series4_b_4 9 ~iv4_ge_9 >= 9 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 -8 iv4_series4_b_3 -16 iv4_series4_b_4 23 iv4_ge_9 >= -8 ;
-1 iv4_ge_9 1 iv4_ge_8 >= 0 ;
1 iv4_ge_8 1 ~iv4_ge_9 2 ~iv4_eq_8 >= 2 ;
-1 iv4_ge_8 -1 ~iv4_ge_9 1 iv4_eq_8 >= -1 ;
1 iv4_eq_8 1 ~iv265_iv265_t >= 1 ;
1 ~iv4_eq_8 1 iv265_iv265_t >= 1 ;
* constraint equals iff
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 8 iv5_series5_b_3 16 iv5_series5_b_4 9 ~iv5_ge_9 >= 9 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 -8 iv5_series5_b_3 -16 iv5_series5_b_4 23 iv5_ge_9 >= -8 ;
-1 iv5_ge_9 1 iv5_ge_8 >= 0 ;
1 iv5_ge_8 1 ~iv5_ge_9 2 ~iv5_eq_8 >= 2 ;
-1 iv5_ge_8 -1 ~iv5_ge_9 1 iv5_eq_8 >= -1 ;
1 iv5_eq_8 1 ~iv266_iv266_t >= 1 ;
1 ~iv5_eq_8 1 iv266_iv266_t >= 1 ;
* constraint equals iff
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 8 iv6_series6_b_3 16 iv6_series6_b_4 9 ~iv6_ge_9 >= 9 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 -8 iv6_series6_b_3 -16 iv6_series6_b_4 23 iv6_ge_9 >= -8 ;
-1 iv6_ge_9 1 iv6_ge_8 >= 0 ;
1 iv6_ge_8 1 ~iv6_ge_9 2 ~iv6_eq_8 >= 2 ;
-1 iv6_ge_8 -1 ~iv6_ge_9 1 iv6_eq_8 >= -1 ;
1 iv6_eq_8 1 ~iv267_iv267_t >= 1 ;
1 ~iv6_eq_8 1 iv267_iv267_t >= 1 ;
* constraint equals iff
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 8 iv7_series7_b_3 16 iv7_series7_b_4 9 ~iv7_ge_9 >= 9 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 -8 iv7_series7_b_3 -16 iv7_series7_b_4 23 iv7_ge_9 >= -8 ;
-1 iv7_ge_9 1 iv7_ge_8 >= 0 ;
1 iv7_ge_8 1 ~iv7_ge_9 2 ~iv7_eq_8 >= 2 ;
-1 iv7_ge_8 -1 ~iv7_ge_9 1 iv7_eq_8 >= -1 ;
1 iv7_eq_8 1 ~iv268_iv268_t >= 1 ;
1 ~iv7_eq_8 1 iv268_iv268_t >= 1 ;
* constraint equals iff
1 iv8_series8_b_0 2 iv8_series8_b_1 4 iv8_series8_b_2 8 iv8_series8_b_3 16 iv8_series8_b_4 9 ~iv8_ge_9 >= 9 ;
-1 iv8_series8_b_0 -2 iv8_series8_b_1 -4 iv8_series8_b_2 -8 iv8_series8_b_3 -16 iv8_series8_b_4 23 iv8_ge_9 >= -8 ;
-1 iv8_ge_9 1 iv8_ge_8 >= 0 ;
1 iv8_ge_8 1 ~iv8_ge_9 2 ~iv8_eq_8 >= 2 ;
-1 iv8_ge_8 -1 ~iv8_ge_9 1 iv8_eq_8 >= -1 ;
1 iv8_eq_8 1 ~iv269_iv269_t >= 1 ;
1 ~iv8_eq_8 1 iv269_iv269_t >= 1 ;
* constraint equals iff
1 iv9_series9_b_0 2 iv9_series9_b_1 4 iv9_series9_b_2 8 iv9_series9_b_3 16 iv9_series9_b_4 9 ~iv9_ge_9 >= 9 ;
-1 iv9_series9_b_0 -2 iv9_series9_b_1 -4 iv9_series9_b_2 -8 iv9_series9_b_3 -16 iv9_series9_b_4 23 iv9_ge_9 >= -8 ;
-1 iv9_ge_9 1 iv9_ge_8 >= 0 ;
1 iv9_ge_8 1 ~iv9_ge_9 2 ~iv9_eq_8 >= 2 ;
-1 iv9_ge_8 -1 ~iv9_ge_9 1 iv9_eq_8 >= -1 ;
1 iv9_eq_8 1 ~iv270_iv270_t >= 1 ;
1 ~iv9_eq_8 1 iv270_iv270_t >= 1 ;
* constraint equals iff
1 iv10_series10_b_0 2 iv10_series10_b_1 4 iv10_series10_b_2 8 iv10_series10_b_3 16 iv10_series10_b_4 9 ~iv10_ge_9 >= 9 ;
-1 iv10_series10_b_0 -2 iv10_series10_b_1 -4 iv10_series10_b_2 -8 iv10_series10_b_3 -16 iv10_series10_b_4 23 iv10_ge_9 >= -8 ;
-1 iv10_ge_9 1 iv10_ge_8 >= 0 ;
1 iv10_ge_8 1 ~iv10_ge_9 2 ~iv10_eq_8 >= 2 ;
-1 iv10_ge_8 -1 ~iv10_ge_9 1 iv10_eq_8 >= -1 ;
1 iv10_eq_8 1 ~iv271_iv271_t >= 1 ;
1 ~iv10_eq_8 1 iv271_iv271_t >= 1 ;
* constraint equals iff
1 iv11_series11_b_0 2 iv11_series11_b_1 4 iv11_series11_b_2 8 iv11_series11_b_3 16 iv11_series11_b_4 9 ~iv11_ge_9 >= 9 ;
-1 iv11_series11_b_0 -2 iv11_series11_b_1 -4 iv11_series11_b_2 -8 iv11_series11_b_3 -16 iv11_series11_b_4 23 iv11_ge_9 >= -8 ;
-1 iv11_ge_9 1 iv11_ge_8 >= 0 ;
1 iv11_ge_8 1 ~iv11_ge_9 2 ~iv11_eq_8 >= 2 ;
-1 iv11_ge_8 -1 ~iv11_ge_9 1 iv11_eq_8 >= -1 ;
1 iv11_eq_8 1 ~iv272_iv272_t >= 1 ;
1 ~iv11_eq_8 1 iv272_iv272_t >= 1 ;
* constraint equals iff
1 iv12_series12_b_0 2 iv12_series12_b_1 4 iv12_series12_b_2 8 iv12_series12_b_3 16 iv12_series12_b_4 9 ~iv12_ge_9 >= 9 ;
-1 iv12_series12_b_0 -2 iv12_series12_b_1 -4 iv12_series12_b_2 -8 iv12_series12_b_3 -16 iv12_series12_b_4 23 iv12_ge_9 >= -8 ;
-1 iv12_ge_9 1 iv12_ge_8 >= 0 ;
1 iv12_ge_8 1 ~iv12_ge_9 2 ~iv12_eq_8 >= 2 ;
-1 iv12_ge_8 -1 ~iv12_ge_9 1 iv12_eq_8 >= -1 ;
1 iv12_eq_8 1 ~iv273_iv273_t >= 1 ;
1 ~iv12_eq_8 1 iv273_iv273_t >= 1 ;
* constraint equals iff
1 iv13_series13_b_0 2 iv13_series13_b_1 4 iv13_series13_b_2 8 iv13_series13_b_3 16 iv13_series13_b_4 9 ~iv13_ge_9 >= 9 ;
-1 iv13_series13_b_0 -2 iv13_series13_b_1 -4 iv13_series13_b_2 -8 iv13_series13_b_3 -16 iv13_series13_b_4 23 iv13_ge_9 >= -8 ;
-1 iv13_ge_9 1 iv13_ge_8 >= 0 ;
1 iv13_ge_8 1 ~iv13_ge_9 2 ~iv13_eq_8 >= 2 ;
-1 iv13_ge_8 -1 ~iv13_ge_9 1 iv13_eq_8 >= -1 ;
1 iv13_eq_8 1 ~iv274_iv274_t >= 1 ;
1 ~iv13_eq_8 1 iv274_iv274_t >= 1 ;
* constraint equals iff
1 iv14_series14_b_0 2 iv14_series14_b_1 4 iv14_series14_b_2 8 iv14_series14_b_3 16 iv14_series14_b_4 9 ~iv14_ge_9 >= 9 ;
-1 iv14_series14_b_0 -2 iv14_series14_b_1 -4 iv14_series14_b_2 -8 iv14_series14_b_3 -16 iv14_series14_b_4 23 iv14_ge_9 >= -8 ;
-1 iv14_ge_9 1 iv14_ge_8 >= 0 ;
1 iv14_ge_8 1 ~iv14_ge_9 2 ~iv14_eq_8 >= 2 ;
-1 iv14_ge_8 -1 ~iv14_ge_9 1 iv14_eq_8 >= -1 ;
1 iv14_eq_8 1 ~iv275_iv275_t >= 1 ;
1 ~iv14_eq_8 1 iv275_iv275_t >= 1 ;
* constraint equals iff
1 iv15_series15_b_0 2 iv15_series15_b_1 4 iv15_series15_b_2 8 iv15_series15_b_3 16 iv15_series15_b_4 9 ~iv15_ge_9 >= 9 ;
-1 iv15_series15_b_0 -2 iv15_series15_b_1 -4 iv15_series15_b_2 -8 iv15_series15_b_3 -16 iv15_series15_b_4 23 iv15_ge_9 >= -8 ;
-1 iv15_ge_9 1 iv15_ge_8 >= 0 ;
1 iv15_ge_8 1 ~iv15_ge_9 2 ~iv15_eq_8 >= 2 ;
-1 iv15_ge_8 -1 ~iv15_ge_9 1 iv15_eq_8 >= -1 ;
1 iv15_eq_8 1 ~iv276_iv276_t >= 1 ;
1 ~iv15_eq_8 1 iv276_iv276_t >= 1 ;
* constraint equals iff
1 iv16_series16_b_0 2 iv16_series16_b_1 4 iv16_series16_b_2 8 iv16_series16_b_3 16 iv16_series16_b_4 9 ~iv16_ge_9 >= 9 ;
-1 iv16_series16_b_0 -2 iv16_series16_b_1 -4 iv16_series16_b_2 -8 iv16_series16_b_3 -16 iv16_series16_b_4 23 iv16_ge_9 >= -8 ;
-1 iv16_ge_9 1 iv16_ge_8 >= 0 ;
1 iv16_ge_8 1 ~iv16_ge_9 2 ~iv16_eq_8 >= 2 ;
-1 iv16_ge_8 -1 ~iv16_ge_9 1 iv16_eq_8 >= -1 ;
1 iv16_eq_8 1 ~iv277_iv277_t >= 1 ;
1 ~iv16_eq_8 1 iv277_iv277_t >= 1 ;
* constraint equals iff
1 iv17_series17_b_0 2 iv17_series17_b_1 4 iv17_series17_b_2 8 iv17_series17_b_3 16 iv17_series17_b_4 9 ~iv17_ge_9 >= 9 ;
-1 iv17_series17_b_0 -2 iv17_series17_b_1 -4 iv17_series17_b_2 -8 iv17_series17_b_3 -16 iv17_series17_b_4 23 iv17_ge_9 >= -8 ;
-1 iv17_ge_9 1 iv17_ge_8 >= 0 ;
1 iv17_ge_8 1 ~iv17_ge_9 2 ~iv17_eq_8 >= 2 ;
-1 iv17_ge_8 -1 ~iv17_ge_9 1 iv17_eq_8 >= -1 ;
1 iv17_eq_8 1 ~iv278_iv278_t >= 1 ;
1 ~iv17_eq_8 1 iv278_iv278_t >= 1 ;
* constraint equals iff
1 iv18_series18_b_0 2 iv18_series18_b_1 4 iv18_series18_b_2 8 iv18_series18_b_3 16 iv18_series18_b_4 9 ~iv18_ge_9 >= 9 ;
-1 iv18_series18_b_0 -2 iv18_series18_b_1 -4 iv18_series18_b_2 -8 iv18_series18_b_3 -16 iv18_series18_b_4 23 iv18_ge_9 >= -8 ;
-1 iv18_ge_9 1 iv18_ge_8 >= 0 ;
1 iv18_ge_8 1 ~iv18_ge_9 2 ~iv18_eq_8 >= 2 ;
-1 iv18_ge_8 -1 ~iv18_ge_9 1 iv18_eq_8 >= -1 ;
1 iv18_eq_8 1 ~iv279_iv279_t >= 1 ;
1 ~iv18_eq_8 1 iv279_iv279_t >= 1 ;
* constraint equals iff
1 iv19_series19_b_0 2 iv19_series19_b_1 4 iv19_series19_b_2 8 iv19_series19_b_3 16 iv19_series19_b_4 9 ~iv19_ge_9 >= 9 ;
-1 iv19_series19_b_0 -2 iv19_series19_b_1 -4 iv19_series19_b_2 -8 iv19_series19_b_3 -16 iv19_series19_b_4 23 iv19_ge_9 >= -8 ;
-1 iv19_ge_9 1 iv19_ge_8 >= 0 ;
1 iv19_ge_8 1 ~iv19_ge_9 2 ~iv19_eq_8 >= 2 ;
-1 iv19_ge_8 -1 ~iv19_ge_9 1 iv19_eq_8 >= -1 ;
1 iv19_eq_8 1 ~iv280_iv280_t >= 1 ;
1 ~iv19_eq_8 1 iv280_iv280_t >= 1 ;
* constraint equals iff
1 iv20_series20_b_0 2 iv20_series20_b_1 4 iv20_series20_b_2 8 iv20_series20_b_3 16 iv20_series20_b_4 9 ~iv20_ge_9 >= 9 ;
-1 iv20_series20_b_0 -2 iv20_series20_b_1 -4 iv20_series20_b_2 -8 iv20_series20_b_3 -16 iv20_series20_b_4 23 iv20_ge_9 >= -8 ;
-1 iv20_ge_9 1 iv20_ge_8 >= 0 ;
1 iv20_ge_8 1 ~iv20_ge_9 2 ~iv20_eq_8 >= 2 ;
-1 iv20_ge_8 -1 ~iv20_ge_9 1 iv20_eq_8 >= -1 ;
1 iv20_eq_8 1 ~iv281_iv281_t >= 1 ;
1 ~iv20_eq_8 1 iv281_iv281_t >= 1 ;
* constraint equals iff
1 iv21_series21_b_0 2 iv21_series21_b_1 4 iv21_series21_b_2 8 iv21_series21_b_3 16 iv21_series21_b_4 9 ~iv21_ge_9 >= 9 ;
-1 iv21_series21_b_0 -2 iv21_series21_b_1 -4 iv21_series21_b_2 -8 iv21_series21_b_3 -16 iv21_series21_b_4 23 iv21_ge_9 >= -8 ;
-1 iv21_ge_9 1 iv21_ge_8 >= 0 ;
1 iv21_ge_8 1 ~iv21_ge_9 2 ~iv21_eq_8 >= 2 ;
-1 iv21_ge_8 -1 ~iv21_ge_9 1 iv21_eq_8 >= -1 ;
1 iv21_eq_8 1 ~iv282_iv282_t >= 1 ;
1 ~iv21_eq_8 1 iv282_iv282_t >= 1 ;
* constraint equals iff
1 iv22_series22_b_0 2 iv22_series22_b_1 4 iv22_series22_b_2 8 iv22_series22_b_3 16 iv22_series22_b_4 9 ~iv22_ge_9 >= 9 ;
-1 iv22_series22_b_0 -2 iv22_series22_b_1 -4 iv22_series22_b_2 -8 iv22_series22_b_3 -16 iv22_series22_b_4 23 iv22_ge_9 >= -8 ;
-1 iv22_ge_9 1 iv22_ge_8 >= 0 ;
1 iv22_ge_8 1 ~iv22_ge_9 2 ~iv22_eq_8 >= 2 ;
-1 iv22_ge_8 -1 ~iv22_ge_9 1 iv22_eq_8 >= -1 ;
1 iv22_eq_8 1 ~iv283_iv283_t >= 1 ;
1 ~iv22_eq_8 1 iv283_iv283_t >= 1 ;
* constraint equals iff
1 iv23_series23_b_0 2 iv23_series23_b_1 4 iv23_series23_b_2 8 iv23_series23_b_3 16 iv23_series23_b_4 9 ~iv23_ge_9 >= 9 ;
-1 iv23_series23_b_0 -2 iv23_series23_b_1 -4 iv23_series23_b_2 -8 iv23_series23_b_3 -16 iv23_series23_b_4 23 iv23_ge_9 >= -8 ;
-1 iv23_ge_9 1 iv23_ge_8 >= 0 ;
1 iv23_ge_8 1 ~iv23_ge_9 2 ~iv23_eq_8 >= 2 ;
-1 iv23_ge_8 -1 ~iv23_ge_9 1 iv23_eq_8 >= -1 ;
1 iv23_eq_8 1 ~iv284_iv284_t >= 1 ;
1 ~iv23_eq_8 1 iv284_iv284_t >= 1 ;
* constraint equals iff
1 iv24_series24_b_0 2 iv24_series24_b_1 4 iv24_series24_b_2 8 iv24_series24_b_3 16 iv24_series24_b_4 9 ~iv24_ge_9 >= 9 ;
-1 iv24_series24_b_0 -2 iv24_series24_b_1 -4 iv24_series24_b_2 -8 iv24_series24_b_3 -16 iv24_series24_b_4 23 iv24_ge_9 >= -8 ;
-1 iv24_ge_9 1 iv24_ge_8 >= 0 ;
1 iv24_ge_8 1 ~iv24_ge_9 2 ~iv24_eq_8 >= 2 ;
-1 iv24_ge_8 -1 ~iv24_ge_9 1 iv24_eq_8 >= -1 ;
1 iv24_eq_8 1 ~iv285_iv285_t >= 1 ;
1 ~iv24_eq_8 1 iv285_iv285_t >= 1 ;
* constraint equals iff
1 iv25_series25_b_0 2 iv25_series25_b_1 4 iv25_series25_b_2 8 iv25_series25_b_3 16 iv25_series25_b_4 9 ~iv25_ge_9 >= 9 ;
-1 iv25_series25_b_0 -2 iv25_series25_b_1 -4 iv25_series25_b_2 -8 iv25_series25_b_3 -16 iv25_series25_b_4 23 iv25_ge_9 >= -8 ;
-1 iv25_ge_9 1 iv25_ge_8 >= 0 ;
1 iv25_ge_8 1 ~iv25_ge_9 2 ~iv25_eq_8 >= 2 ;
-1 iv25_ge_8 -1 ~iv25_ge_9 1 iv25_eq_8 >= -1 ;
1 iv25_eq_8 1 ~iv286_iv286_t >= 1 ;
1 ~iv25_eq_8 1 iv286_iv286_t >= 1 ;
* constraint equals iff
1 iv26_series26_b_0 2 iv26_series26_b_1 4 iv26_series26_b_2 8 iv26_series26_b_3 16 iv26_series26_b_4 9 ~iv26_ge_9 >= 9 ;
-1 iv26_series26_b_0 -2 iv26_series26_b_1 -4 iv26_series26_b_2 -8 iv26_series26_b_3 -16 iv26_series26_b_4 23 iv26_ge_9 >= -8 ;
-1 iv26_ge_9 1 iv26_ge_8 >= 0 ;
1 iv26_ge_8 1 ~iv26_ge_9 2 ~iv26_eq_8 >= 2 ;
-1 iv26_ge_8 -1 ~iv26_ge_9 1 iv26_eq_8 >= -1 ;
1 iv26_eq_8 1 ~iv287_iv287_t >= 1 ;
1 ~iv26_eq_8 1 iv287_iv287_t >= 1 ;
* constraint equals iff
1 iv27_series27_b_0 2 iv27_series27_b_1 4 iv27_series27_b_2 8 iv27_series27_b_3 16 iv27_series27_b_4 9 ~iv27_ge_9 >= 9 ;
-1 iv27_series27_b_0 -2 iv27_series27_b_1 -4 iv27_series27_b_2 -8 iv27_series27_b_3 -16 iv27_series27_b_4 23 iv27_ge_9 >= -8 ;
-1 iv27_ge_9 1 iv27_ge_8 >= 0 ;
1 iv27_ge_8 1 ~iv27_ge_9 2 ~iv27_eq_8 >= 2 ;
-1 iv27_ge_8 -1 ~iv27_ge_9 1 iv27_eq_8 >= -1 ;
1 iv27_eq_8 1 ~iv288_iv288_t >= 1 ;
1 ~iv27_eq_8 1 iv288_iv288_t >= 1 ;
* constraint equals iff
1 iv28_series28_b_0 2 iv28_series28_b_1 4 iv28_series28_b_2 8 iv28_series28_b_3 16 iv28_series28_b_4 9 ~iv28_ge_9 >= 9 ;
-1 iv28_series28_b_0 -2 iv28_series28_b_1 -4 iv28_series28_b_2 -8 iv28_series28_b_3 -16 iv28_series28_b_4 23 iv28_ge_9 >= -8 ;
-1 iv28_ge_9 1 iv28_ge_8 >= 0 ;
1 iv28_ge_8 1 ~iv28_ge_9 2 ~iv28_eq_8 >= 2 ;
-1 iv28_ge_8 -1 ~iv28_ge_9 1 iv28_eq_8 >= -1 ;
1 iv28_eq_8 1 ~iv289_iv289_t >= 1 ;
1 ~iv28_eq_8 1 iv289_iv289_t >= 1 ;
* constraint linear equality
* linear eq -1*varidx 8 1*varidx 261 1*varidx 262 1*varidx 263 1*varidx 264 1*varidx 265 1*varidx 266 1*varidx 267 1*varidx 268 1*varidx 269 1*varidx 270 1*varidx 271 1*varidx 272 1*varidx 273 1*varidx 274 1*varidx 275 1*varidx 276 1*varidx 277 1*varidx 278 1*varidx 279 1*varidx 280 1*varidx 281 1*varidx 282 1*varidx 283 1*varidx 284 1*varidx 285 1*varidx 286 1*varidx 287 1*varidx 288 1*varidx 289 <= 0
-1 iv8_series8_b_0 -2 iv8_series8_b_1 -4 iv8_series8_b_2 -8 iv8_series8_b_3 -16 iv8_series8_b_4 1 iv261_iv261_t 1 iv262_iv262_t 1 iv263_iv263_t 1 iv264_iv264_t 1 iv265_iv265_t 1 iv266_iv266_t 1 iv267_iv267_t 1 iv268_iv268_t 1 iv269_iv269_t 1 iv270_iv270_t 1 iv271_iv271_t 1 iv272_iv272_t 1 iv273_iv273_t 1 iv274_iv274_t 1 iv275_iv275_t 1 iv276_iv276_t 1 iv277_iv277_t 1 iv278_iv278_t 1 iv279_iv279_t 1 iv280_iv280_t 1 iv281_iv281_t 1 iv282_iv282_t 1 iv283_iv283_t 1 iv284_iv284_t 1 iv285_iv285_t 1 iv286_iv286_t 1 iv287_iv287_t 1 iv288_iv288_t 1 iv289_iv289_t >= 0 ;
1 iv8_series8_b_0 2 iv8_series8_b_1 4 iv8_series8_b_2 8 iv8_series8_b_3 16 iv8_series8_b_4 -1 iv261_iv261_t -1 iv262_iv262_t -1 iv263_iv263_t -1 iv264_iv264_t -1 iv265_iv265_t -1 iv266_iv266_t -1 iv267_iv267_t -1 iv268_iv268_t -1 iv269_iv269_t -1 iv270_iv270_t -1 iv271_iv271_t -1 iv272_iv272_t -1 iv273_iv273_t -1 iv274_iv274_t -1 iv275_iv275_t -1 iv276_iv276_t -1 iv277_iv277_t -1 iv278_iv278_t -1 iv279_iv279_t -1 iv280_iv280_t -1 iv281_iv281_t -1 iv282_iv282_t -1 iv283_iv283_t -1 iv284_iv284_t -1 iv285_iv285_t -1 iv286_iv286_t -1 iv287_iv287_t -1 iv288_iv288_t -1 iv289_iv289_t >= 0 ;
* constraint equals iff
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 8 iv0_series0_b_3 16 iv0_series0_b_4 10 ~iv0_ge_10 >= 10 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 -8 iv0_series0_b_3 -16 iv0_series0_b_4 22 iv0_ge_10 >= -9 ;
-1 iv0_ge_10 1 iv0_ge_9 >= 0 ;
1 iv0_ge_9 1 ~iv0_ge_10 2 ~iv0_eq_9 >= 2 ;
-1 iv0_ge_9 -1 ~iv0_ge_10 1 iv0_eq_9 >= -1 ;
1 iv0_eq_9 1 ~iv290_iv290_t >= 1 ;
1 ~iv0_eq_9 1 iv290_iv290_t >= 1 ;
* constraint equals iff
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 8 iv1_series1_b_3 16 iv1_series1_b_4 10 ~iv1_ge_10 >= 10 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 -8 iv1_series1_b_3 -16 iv1_series1_b_4 22 iv1_ge_10 >= -9 ;
-1 iv1_ge_10 1 iv1_ge_9 >= 0 ;
1 iv1_ge_9 1 ~iv1_ge_10 2 ~iv1_eq_9 >= 2 ;
-1 iv1_ge_9 -1 ~iv1_ge_10 1 iv1_eq_9 >= -1 ;
1 iv1_eq_9 1 ~iv291_iv291_t >= 1 ;
1 ~iv1_eq_9 1 iv291_iv291_t >= 1 ;
* constraint equals iff
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 8 iv2_series2_b_3 16 iv2_series2_b_4 10 ~iv2_ge_10 >= 10 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 -8 iv2_series2_b_3 -16 iv2_series2_b_4 22 iv2_ge_10 >= -9 ;
-1 iv2_ge_10 1 iv2_ge_9 >= 0 ;
1 iv2_ge_9 1 ~iv2_ge_10 2 ~iv2_eq_9 >= 2 ;
-1 iv2_ge_9 -1 ~iv2_ge_10 1 iv2_eq_9 >= -1 ;
1 iv2_eq_9 1 ~iv292_iv292_t >= 1 ;
1 ~iv2_eq_9 1 iv292_iv292_t >= 1 ;
* constraint equals iff
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 8 iv3_series3_b_3 16 iv3_series3_b_4 10 ~iv3_ge_10 >= 10 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 -8 iv3_series3_b_3 -16 iv3_series3_b_4 22 iv3_ge_10 >= -9 ;
-1 iv3_ge_10 1 iv3_ge_9 >= 0 ;
1 iv3_ge_9 1 ~iv3_ge_10 2 ~iv3_eq_9 >= 2 ;
-1 iv3_ge_9 -1 ~iv3_ge_10 1 iv3_eq_9 >= -1 ;
1 iv3_eq_9 1 ~iv293_iv293_t >= 1 ;
1 ~iv3_eq_9 1 iv293_iv293_t >= 1 ;
* constraint equals iff
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 8 iv4_series4_b_3 16 iv4_series4_b_4 10 ~iv4_ge_10 >= 10 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 -8 iv4_series4_b_3 -16 iv4_series4_b_4 22 iv4_ge_10 >= -9 ;
-1 iv4_ge_10 1 iv4_ge_9 >= 0 ;
1 iv4_ge_9 1 ~iv4_ge_10 2 ~iv4_eq_9 >= 2 ;
-1 iv4_ge_9 -1 ~iv4_ge_10 1 iv4_eq_9 >= -1 ;
1 iv4_eq_9 1 ~iv294_iv294_t >= 1 ;
1 ~iv4_eq_9 1 iv294_iv294_t >= 1 ;
* constraint equals iff
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 8 iv5_series5_b_3 16 iv5_series5_b_4 10 ~iv5_ge_10 >= 10 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 -8 iv5_series5_b_3 -16 iv5_series5_b_4 22 iv5_ge_10 >= -9 ;
-1 iv5_ge_10 1 iv5_ge_9 >= 0 ;
1 iv5_ge_9 1 ~iv5_ge_10 2 ~iv5_eq_9 >= 2 ;
-1 iv5_ge_9 -1 ~iv5_ge_10 1 iv5_eq_9 >= -1 ;
1 iv5_eq_9 1 ~iv295_iv295_t >= 1 ;
1 ~iv5_eq_9 1 iv295_iv295_t >= 1 ;
* constraint equals iff
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 8 iv6_series6_b_3 16 iv6_series6_b_4 10 ~iv6_ge_10 >= 10 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 -8 iv6_series6_b_3 -16 iv6_series6_b_4 22 iv6_ge_10 >= -9 ;
-1 iv6_ge_10 1 iv6_ge_9 >= 0 ;
1 iv6_ge_9 1 ~iv6_ge_10 2 ~iv6_eq_9 >= 2 ;
-1 iv6_ge_9 -1 ~iv6_ge_10 1 iv6_eq_9 >= -1 ;
1 iv6_eq_9 1 ~iv296_iv296_t >= 1 ;
1 ~iv6_eq_9 1 iv296_iv296_t >= 1 ;
* constraint equals iff
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 8 iv7_series7_b_3 16 iv7_series7_b_4 10 ~iv7_ge_10 >= 10 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 -8 iv7_series7_b_3 -16 iv7_series7_b_4 22 iv7_ge_10 >= -9 ;
-1 iv7_ge_10 1 iv7_ge_9 >= 0 ;
1 iv7_ge_9 1 ~iv7_ge_10 2 ~iv7_eq_9 >= 2 ;
-1 iv7_ge_9 -1 ~iv7_ge_10 1 iv7_eq_9 >= -1 ;
1 iv7_eq_9 1 ~iv297_iv297_t >= 1 ;
1 ~iv7_eq_9 1 iv297_iv297_t >= 1 ;
* constraint equals iff
1 iv8_series8_b_0 2 iv8_series8_b_1 4 iv8_series8_b_2 8 iv8_series8_b_3 16 iv8_series8_b_4 10 ~iv8_ge_10 >= 10 ;
-1 iv8_series8_b_0 -2 iv8_series8_b_1 -4 iv8_series8_b_2 -8 iv8_series8_b_3 -16 iv8_series8_b_4 22 iv8_ge_10 >= -9 ;
-1 iv8_ge_10 1 iv8_ge_9 >= 0 ;
1 iv8_ge_9 1 ~iv8_ge_10 2 ~iv8_eq_9 >= 2 ;
-1 iv8_ge_9 -1 ~iv8_ge_10 1 iv8_eq_9 >= -1 ;
1 iv8_eq_9 1 ~iv298_iv298_t >= 1 ;
1 ~iv8_eq_9 1 iv298_iv298_t >= 1 ;
* constraint equals iff
1 iv9_series9_b_0 2 iv9_series9_b_1 4 iv9_series9_b_2 8 iv9_series9_b_3 16 iv9_series9_b_4 10 ~iv9_ge_10 >= 10 ;
-1 iv9_series9_b_0 -2 iv9_series9_b_1 -4 iv9_series9_b_2 -8 iv9_series9_b_3 -16 iv9_series9_b_4 22 iv9_ge_10 >= -9 ;
-1 iv9_ge_10 1 iv9_ge_9 >= 0 ;
1 iv9_ge_9 1 ~iv9_ge_10 2 ~iv9_eq_9 >= 2 ;
-1 iv9_ge_9 -1 ~iv9_ge_10 1 iv9_eq_9 >= -1 ;
1 iv9_eq_9 1 ~iv299_iv299_t >= 1 ;
1 ~iv9_eq_9 1 iv299_iv299_t >= 1 ;
* constraint equals iff
1 iv10_series10_b_0 2 iv10_series10_b_1 4 iv10_series10_b_2 8 iv10_series10_b_3 16 iv10_series10_b_4 10 ~iv10_ge_10 >= 10 ;
-1 iv10_series10_b_0 -2 iv10_series10_b_1 -4 iv10_series10_b_2 -8 iv10_series10_b_3 -16 iv10_series10_b_4 22 iv10_ge_10 >= -9 ;
-1 iv10_ge_10 1 iv10_ge_9 >= 0 ;
1 iv10_ge_9 1 ~iv10_ge_10 2 ~iv10_eq_9 >= 2 ;
-1 iv10_ge_9 -1 ~iv10_ge_10 1 iv10_eq_9 >= -1 ;
1 iv10_eq_9 1 ~iv300_iv300_t >= 1 ;
1 ~iv10_eq_9 1 iv300_iv300_t >= 1 ;
* constraint equals iff
1 iv11_series11_b_0 2 iv11_series11_b_1 4 iv11_series11_b_2 8 iv11_series11_b_3 16 iv11_series11_b_4 10 ~iv11_ge_10 >= 10 ;
-1 iv11_series11_b_0 -2 iv11_series11_b_1 -4 iv11_series11_b_2 -8 iv11_series11_b_3 -16 iv11_series11_b_4 22 iv11_ge_10 >= -9 ;
-1 iv11_ge_10 1 iv11_ge_9 >= 0 ;
1 iv11_ge_9 1 ~iv11_ge_10 2 ~iv11_eq_9 >= 2 ;
-1 iv11_ge_9 -1 ~iv11_ge_10 1 iv11_eq_9 >= -1 ;
1 iv11_eq_9 1 ~iv301_iv301_t >= 1 ;
1 ~iv11_eq_9 1 iv301_iv301_t >= 1 ;
* constraint equals iff
1 iv12_series12_b_0 2 iv12_series12_b_1 4 iv12_series12_b_2 8 iv12_series12_b_3 16 iv12_series12_b_4 10 ~iv12_ge_10 >= 10 ;
-1 iv12_series12_b_0 -2 iv12_series12_b_1 -4 iv12_series12_b_2 -8 iv12_series12_b_3 -16 iv12_series12_b_4 22 iv12_ge_10 >= -9 ;
-1 iv12_ge_10 1 iv12_ge_9 >= 0 ;
1 iv12_ge_9 1 ~iv12_ge_10 2 ~iv12_eq_9 >= 2 ;
-1 iv12_ge_9 -1 ~iv12_ge_10 1 iv12_eq_9 >= -1 ;
1 iv12_eq_9 1 ~iv302_iv302_t >= 1 ;
1 ~iv12_eq_9 1 iv302_iv302_t >= 1 ;
* constraint equals iff
1 iv13_series13_b_0 2 iv13_series13_b_1 4 iv13_series13_b_2 8 iv13_series13_b_3 16 iv13_series13_b_4 10 ~iv13_ge_10 >= 10 ;
-1 iv13_series13_b_0 -2 iv13_series13_b_1 -4 iv13_series13_b_2 -8 iv13_series13_b_3 -16 iv13_series13_b_4 22 iv13_ge_10 >= -9 ;
-1 iv13_ge_10 1 iv13_ge_9 >= 0 ;
1 iv13_ge_9 1 ~iv13_ge_10 2 ~iv13_eq_9 >= 2 ;
-1 iv13_ge_9 -1 ~iv13_ge_10 1 iv13_eq_9 >= -1 ;
1 iv13_eq_9 1 ~iv303_iv303_t >= 1 ;
1 ~iv13_eq_9 1 iv303_iv303_t >= 1 ;
* constraint equals iff
1 iv14_series14_b_0 2 iv14_series14_b_1 4 iv14_series14_b_2 8 iv14_series14_b_3 16 iv14_series14_b_4 10 ~iv14_ge_10 >= 10 ;
-1 iv14_series14_b_0 -2 iv14_series14_b_1 -4 iv14_series14_b_2 -8 iv14_series14_b_3 -16 iv14_series14_b_4 22 iv14_ge_10 >= -9 ;
-1 iv14_ge_10 1 iv14_ge_9 >= 0 ;
1 iv14_ge_9 1 ~iv14_ge_10 2 ~iv14_eq_9 >= 2 ;
-1 iv14_ge_9 -1 ~iv14_ge_10 1 iv14_eq_9 >= -1 ;
1 iv14_eq_9 1 ~iv304_iv304_t >= 1 ;
1 ~iv14_eq_9 1 iv304_iv304_t >= 1 ;
* constraint equals iff
1 iv15_series15_b_0 2 iv15_series15_b_1 4 iv15_series15_b_2 8 iv15_series15_b_3 16 iv15_series15_b_4 10 ~iv15_ge_10 >= 10 ;
-1 iv15_series15_b_0 -2 iv15_series15_b_1 -4 iv15_series15_b_2 -8 iv15_series15_b_3 -16 iv15_series15_b_4 22 iv15_ge_10 >= -9 ;
-1 iv15_ge_10 1 iv15_ge_9 >= 0 ;
1 iv15_ge_9 1 ~iv15_ge_10 2 ~iv15_eq_9 >= 2 ;
-1 iv15_ge_9 -1 ~iv15_ge_10 1 iv15_eq_9 >= -1 ;
1 iv15_eq_9 1 ~iv305_iv305_t >= 1 ;
1 ~iv15_eq_9 1 iv305_iv305_t >= 1 ;
* constraint equals iff
1 iv16_series16_b_0 2 iv16_series16_b_1 4 iv16_series16_b_2 8 iv16_series16_b_3 16 iv16_series16_b_4 10 ~iv16_ge_10 >= 10 ;
-1 iv16_series16_b_0 -2 iv16_series16_b_1 -4 iv16_series16_b_2 -8 iv16_series16_b_3 -16 iv16_series16_b_4 22 iv16_ge_10 >= -9 ;
-1 iv16_ge_10 1 iv16_ge_9 >= 0 ;
1 iv16_ge_9 1 ~iv16_ge_10 2 ~iv16_eq_9 >= 2 ;
-1 iv16_ge_9 -1 ~iv16_ge_10 1 iv16_eq_9 >= -1 ;
1 iv16_eq_9 1 ~iv306_iv306_t >= 1 ;
1 ~iv16_eq_9 1 iv306_iv306_t >= 1 ;
* constraint equals iff
1 iv17_series17_b_0 2 iv17_series17_b_1 4 iv17_series17_b_2 8 iv17_series17_b_3 16 iv17_series17_b_4 10 ~iv17_ge_10 >= 10 ;
-1 iv17_series17_b_0 -2 iv17_series17_b_1 -4 iv17_series17_b_2 -8 iv17_series17_b_3 -16 iv17_series17_b_4 22 iv17_ge_10 >= -9 ;
-1 iv17_ge_10 1 iv17_ge_9 >= 0 ;
1 iv17_ge_9 1 ~iv17_ge_10 2 ~iv17_eq_9 >= 2 ;
-1 iv17_ge_9 -1 ~iv17_ge_10 1 iv17_eq_9 >= -1 ;
1 iv17_eq_9 1 ~iv307_iv307_t >= 1 ;
1 ~iv17_eq_9 1 iv307_iv307_t >= 1 ;
* constraint equals iff
1 iv18_series18_b_0 2 iv18_series18_b_1 4 iv18_series18_b_2 8 iv18_series18_b_3 16 iv18_series18_b_4 10 ~iv18_ge_10 >= 10 ;
-1 iv18_series18_b_0 -2 iv18_series18_b_1 -4 iv18_series18_b_2 -8 iv18_series18_b_3 -16 iv18_series18_b_4 22 iv18_ge_10 >= -9 ;
-1 iv18_ge_10 1 iv18_ge_9 >= 0 ;
1 iv18_ge_9 1 ~iv18_ge_10 2 ~iv18_eq_9 >= 2 ;
-1 iv18_ge_9 -1 ~iv18_ge_10 1 iv18_eq_9 >= -1 ;
1 iv18_eq_9 1 ~iv308_iv308_t >= 1 ;
1 ~iv18_eq_9 1 iv308_iv308_t >= 1 ;
* constraint equals iff
1 iv19_series19_b_0 2 iv19_series19_b_1 4 iv19_series19_b_2 8 iv19_series19_b_3 16 iv19_series19_b_4 10 ~iv19_ge_10 >= 10 ;
-1 iv19_series19_b_0 -2 iv19_series19_b_1 -4 iv19_series19_b_2 -8 iv19_series19_b_3 -16 iv19_series19_b_4 22 iv19_ge_10 >= -9 ;
-1 iv19_ge_10 1 iv19_ge_9 >= 0 ;
1 iv19_ge_9 1 ~iv19_ge_10 2 ~iv19_eq_9 >= 2 ;
-1 iv19_ge_9 -1 ~iv19_ge_10 1 iv19_eq_9 >= -1 ;
1 iv19_eq_9 1 ~iv309_iv309_t >= 1 ;
1 ~iv19_eq_9 1 iv309_iv309_t >= 1 ;
* constraint equals iff
1 iv20_series20_b_0 2 iv20_series20_b_1 4 iv20_series20_b_2 8 iv20_series20_b_3 16 iv20_series20_b_4 10 ~iv20_ge_10 >= 10 ;
-1 iv20_series20_b_0 -2 iv20_series20_b_1 -4 iv20_series20_b_2 -8 iv20_series20_b_3 -16 iv20_series20_b_4 22 iv20_ge_10 >= -9 ;
-1 iv20_ge_10 1 iv20_ge_9 >= 0 ;
1 iv20_ge_9 1 ~iv20_ge_10 2 ~iv20_eq_9 >= 2 ;
-1 iv20_ge_9 -1 ~iv20_ge_10 1 iv20_eq_9 >= -1 ;
1 iv20_eq_9 1 ~iv310_iv310_t >= 1 ;
1 ~iv20_eq_9 1 iv310_iv310_t >= 1 ;
* constraint equals iff
1 iv21_series21_b_0 2 iv21_series21_b_1 4 iv21_series21_b_2 8 iv21_series21_b_3 16 iv21_series21_b_4 10 ~iv21_ge_10 >= 10 ;
-1 iv21_series21_b_0 -2 iv21_series21_b_1 -4 iv21_series21_b_2 -8 iv21_series21_b_3 -16 iv21_series21_b_4 22 iv21_ge_10 >= -9 ;
-1 iv21_ge_10 1 iv21_ge_9 >= 0 ;
1 iv21_ge_9 1 ~iv21_ge_10 2 ~iv21_eq_9 >= 2 ;
-1 iv21_ge_9 -1 ~iv21_ge_10 1 iv21_eq_9 >= -1 ;
1 iv21_eq_9 1 ~iv311_iv311_t >= 1 ;
1 ~iv21_eq_9 1 iv311_iv311_t >= 1 ;
* constraint equals iff
1 iv22_series22_b_0 2 iv22_series22_b_1 4 iv22_series22_b_2 8 iv22_series22_b_3 16 iv22_series22_b_4 10 ~iv22_ge_10 >= 10 ;
-1 iv22_series22_b_0 -2 iv22_series22_b_1 -4 iv22_series22_b_2 -8 iv22_series22_b_3 -16 iv22_series22_b_4 22 iv22_ge_10 >= -9 ;
-1 iv22_ge_10 1 iv22_ge_9 >= 0 ;
1 iv22_ge_9 1 ~iv22_ge_10 2 ~iv22_eq_9 >= 2 ;
-1 iv22_ge_9 -1 ~iv22_ge_10 1 iv22_eq_9 >= -1 ;
1 iv22_eq_9 1 ~iv312_iv312_t >= 1 ;
1 ~iv22_eq_9 1 iv312_iv312_t >= 1 ;
* constraint equals iff
1 iv23_series23_b_0 2 iv23_series23_b_1 4 iv23_series23_b_2 8 iv23_series23_b_3 16 iv23_series23_b_4 10 ~iv23_ge_10 >= 10 ;
-1 iv23_series23_b_0 -2 iv23_series23_b_1 -4 iv23_series23_b_2 -8 iv23_series23_b_3 -16 iv23_series23_b_4 22 iv23_ge_10 >= -9 ;
-1 iv23_ge_10 1 iv23_ge_9 >= 0 ;
1 iv23_ge_9 1 ~iv23_ge_10 2 ~iv23_eq_9 >= 2 ;
-1 iv23_ge_9 -1 ~iv23_ge_10 1 iv23_eq_9 >= -1 ;
1 iv23_eq_9 1 ~iv313_iv313_t >= 1 ;
1 ~iv23_eq_9 1 iv313_iv313_t >= 1 ;
* constraint equals iff
1 iv24_series24_b_0 2 iv24_series24_b_1 4 iv24_series24_b_2 8 iv24_series24_b_3 16 iv24_series24_b_4 10 ~iv24_ge_10 >= 10 ;
-1 iv24_series24_b_0 -2 iv24_series24_b_1 -4 iv24_series24_b_2 -8 iv24_series24_b_3 -16 iv24_series24_b_4 22 iv24_ge_10 >= -9 ;
-1 iv24_ge_10 1 iv24_ge_9 >= 0 ;
1 iv24_ge_9 1 ~iv24_ge_10 2 ~iv24_eq_9 >= 2 ;
-1 iv24_ge_9 -1 ~iv24_ge_10 1 iv24_eq_9 >= -1 ;
1 iv24_eq_9 1 ~iv314_iv314_t >= 1 ;
1 ~iv24_eq_9 1 iv314_iv314_t >= 1 ;
* constraint equals iff
1 iv25_series25_b_0 2 iv25_series25_b_1 4 iv25_series25_b_2 8 iv25_series25_b_3 16 iv25_series25_b_4 10 ~iv25_ge_10 >= 10 ;
-1 iv25_series25_b_0 -2 iv25_series25_b_1 -4 iv25_series25_b_2 -8 iv25_series25_b_3 -16 iv25_series25_b_4 22 iv25_ge_10 >= -9 ;
-1 iv25_ge_10 1 iv25_ge_9 >= 0 ;
1 iv25_ge_9 1 ~iv25_ge_10 2 ~iv25_eq_9 >= 2 ;
-1 iv25_ge_9 -1 ~iv25_ge_10 1 iv25_eq_9 >= -1 ;
1 iv25_eq_9 1 ~iv315_iv315_t >= 1 ;
1 ~iv25_eq_9 1 iv315_iv315_t >= 1 ;
* constraint equals iff
1 iv26_series26_b_0 2 iv26_series26_b_1 4 iv26_series26_b_2 8 iv26_series26_b_3 16 iv26_series26_b_4 10 ~iv26_ge_10 >= 10 ;
-1 iv26_series26_b_0 -2 iv26_series26_b_1 -4 iv26_series26_b_2 -8 iv26_series26_b_3 -16 iv26_series26_b_4 22 iv26_ge_10 >= -9 ;
-1 iv26_ge_10 1 iv26_ge_9 >= 0 ;
1 iv26_ge_9 1 ~iv26_ge_10 2 ~iv26_eq_9 >= 2 ;
-1 iv26_ge_9 -1 ~iv26_ge_10 1 iv26_eq_9 >= -1 ;
1 iv26_eq_9 1 ~iv316_iv316_t >= 1 ;
1 ~iv26_eq_9 1 iv316_iv316_t >= 1 ;
* constraint equals iff
1 iv27_series27_b_0 2 iv27_series27_b_1 4 iv27_series27_b_2 8 iv27_series27_b_3 16 iv27_series27_b_4 10 ~iv27_ge_10 >= 10 ;
-1 iv27_series27_b_0 -2 iv27_series27_b_1 -4 iv27_series27_b_2 -8 iv27_series27_b_3 -16 iv27_series27_b_4 22 iv27_ge_10 >= -9 ;
-1 iv27_ge_10 1 iv27_ge_9 >= 0 ;
1 iv27_ge_9 1 ~iv27_ge_10 2 ~iv27_eq_9 >= 2 ;
-1 iv27_ge_9 -1 ~iv27_ge_10 1 iv27_eq_9 >= -1 ;
1 iv27_eq_9 1 ~iv317_iv317_t >= 1 ;
1 ~iv27_eq_9 1 iv317_iv317_t >= 1 ;
* constraint equals iff
1 iv28_series28_b_0 2 iv28_series28_b_1 4 iv28_series28_b_2 8 iv28_series28_b_3 16 iv28_series28_b_4 10 ~iv28_ge_10 >= 10 ;
-1 iv28_series28_b_0 -2 iv28_series28_b_1 -4 iv28_series28_b_2 -8 iv28_series28_b_3 -16 iv28_series28_b_4 22 iv28_ge_10 >= -9 ;
-1 iv28_ge_10 1 iv28_ge_9 >= 0 ;
1 iv28_ge_9 1 ~iv28_ge_10 2 ~iv28_eq_9 >= 2 ;
-1 iv28_ge_9 -1 ~iv28_ge_10 1 iv28_eq_9 >= -1 ;
1 iv28_eq_9 1 ~iv318_iv318_t >= 1 ;
1 ~iv28_eq_9 1 iv318_iv318_t >= 1 ;
* constraint linear equality
* linear eq -1*varidx 9 1*varidx 290 1*varidx 291 1*varidx 292 1*varidx 293 1*varidx 294 1*varidx 295 1*varidx 296 1*varidx 297 1*varidx 298 1*varidx 299 1*varidx 300 1*varidx 301 1*varidx 302 1*varidx 303 1*varidx 304 1*varidx 305 1*varidx 306 1*varidx 307 1*varidx 308 1*varidx 309 1*varidx 310 1*varidx 311 1*varidx 312 1*varidx 313 1*varidx 314 1*varidx 315 1*varidx 316 1*varidx 317 1*varidx 318 <= 0
-1 iv9_series9_b_0 -2 iv9_series9_b_1 -4 iv9_series9_b_2 -8 iv9_series9_b_3 -16 iv9_series9_b_4 1 iv290_iv290_t 1 iv291_iv291_t 1 iv292_iv292_t 1 iv293_iv293_t 1 iv294_iv294_t 1 iv295_iv295_t 1 iv296_iv296_t 1 iv297_iv297_t 1 iv298_iv298_t 1 iv299_iv299_t 1 iv300_iv300_t 1 iv301_iv301_t 1 iv302_iv302_t 1 iv303_iv303_t 1 iv304_iv304_t 1 iv305_iv305_t 1 iv306_iv306_t 1 iv307_iv307_t 1 iv308_iv308_t 1 iv309_iv309_t 1 iv310_iv310_t 1 iv311_iv311_t 1 iv312_iv312_t 1 iv313_iv313_t 1 iv314_iv314_t 1 iv315_iv315_t 1 iv316_iv316_t 1 iv317_iv317_t 1 iv318_iv318_t >= 0 ;
1 iv9_series9_b_0 2 iv9_series9_b_1 4 iv9_series9_b_2 8 iv9_series9_b_3 16 iv9_series9_b_4 -1 iv290_iv290_t -1 iv291_iv291_t -1 iv292_iv292_t -1 iv293_iv293_t -1 iv294_iv294_t -1 iv295_iv295_t -1 iv296_iv296_t -1 iv297_iv297_t -1 iv298_iv298_t -1 iv299_iv299_t -1 iv300_iv300_t -1 iv301_iv301_t -1 iv302_iv302_t -1 iv303_iv303_t -1 iv304_iv304_t -1 iv305_iv305_t -1 iv306_iv306_t -1 iv307_iv307_t -1 iv308_iv308_t -1 iv309_iv309_t -1 iv310_iv310_t -1 iv311_iv311_t -1 iv312_iv312_t -1 iv313_iv313_t -1 iv314_iv314_t -1 iv315_iv315_t -1 iv316_iv316_t -1 iv317_iv317_t -1 iv318_iv318_t >= 0 ;
* constraint equals iff
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 8 iv0_series0_b_3 16 iv0_series0_b_4 11 ~iv0_ge_11 >= 11 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 -8 iv0_series0_b_3 -16 iv0_series0_b_4 21 iv0_ge_11 >= -10 ;
-1 iv0_ge_11 1 iv0_ge_10 >= 0 ;
1 iv0_ge_10 1 ~iv0_ge_11 2 ~iv0_eq_10 >= 2 ;
-1 iv0_ge_10 -1 ~iv0_ge_11 1 iv0_eq_10 >= -1 ;
1 iv0_eq_10 1 ~iv319_iv319_t >= 1 ;
1 ~iv0_eq_10 1 iv319_iv319_t >= 1 ;
* constraint equals iff
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 8 iv1_series1_b_3 16 iv1_series1_b_4 11 ~iv1_ge_11 >= 11 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 -8 iv1_series1_b_3 -16 iv1_series1_b_4 21 iv1_ge_11 >= -10 ;
-1 iv1_ge_11 1 iv1_ge_10 >= 0 ;
1 iv1_ge_10 1 ~iv1_ge_11 2 ~iv1_eq_10 >= 2 ;
-1 iv1_ge_10 -1 ~iv1_ge_11 1 iv1_eq_10 >= -1 ;
1 iv1_eq_10 1 ~iv320_iv320_t >= 1 ;
1 ~iv1_eq_10 1 iv320_iv320_t >= 1 ;
* constraint equals iff
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 8 iv2_series2_b_3 16 iv2_series2_b_4 11 ~iv2_ge_11 >= 11 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 -8 iv2_series2_b_3 -16 iv2_series2_b_4 21 iv2_ge_11 >= -10 ;
-1 iv2_ge_11 1 iv2_ge_10 >= 0 ;
1 iv2_ge_10 1 ~iv2_ge_11 2 ~iv2_eq_10 >= 2 ;
-1 iv2_ge_10 -1 ~iv2_ge_11 1 iv2_eq_10 >= -1 ;
1 iv2_eq_10 1 ~iv321_iv321_t >= 1 ;
1 ~iv2_eq_10 1 iv321_iv321_t >= 1 ;
* constraint equals iff
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 8 iv3_series3_b_3 16 iv3_series3_b_4 11 ~iv3_ge_11 >= 11 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 -8 iv3_series3_b_3 -16 iv3_series3_b_4 21 iv3_ge_11 >= -10 ;
-1 iv3_ge_11 1 iv3_ge_10 >= 0 ;
1 iv3_ge_10 1 ~iv3_ge_11 2 ~iv3_eq_10 >= 2 ;
-1 iv3_ge_10 -1 ~iv3_ge_11 1 iv3_eq_10 >= -1 ;
1 iv3_eq_10 1 ~iv322_iv322_t >= 1 ;
1 ~iv3_eq_10 1 iv322_iv322_t >= 1 ;
* constraint equals iff
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 8 iv4_series4_b_3 16 iv4_series4_b_4 11 ~iv4_ge_11 >= 11 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 -8 iv4_series4_b_3 -16 iv4_series4_b_4 21 iv4_ge_11 >= -10 ;
-1 iv4_ge_11 1 iv4_ge_10 >= 0 ;
1 iv4_ge_10 1 ~iv4_ge_11 2 ~iv4_eq_10 >= 2 ;
-1 iv4_ge_10 -1 ~iv4_ge_11 1 iv4_eq_10 >= -1 ;
1 iv4_eq_10 1 ~iv323_iv323_t >= 1 ;
1 ~iv4_eq_10 1 iv323_iv323_t >= 1 ;
* constraint equals iff
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 8 iv5_series5_b_3 16 iv5_series5_b_4 11 ~iv5_ge_11 >= 11 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 -8 iv5_series5_b_3 -16 iv5_series5_b_4 21 iv5_ge_11 >= -10 ;
-1 iv5_ge_11 1 iv5_ge_10 >= 0 ;
1 iv5_ge_10 1 ~iv5_ge_11 2 ~iv5_eq_10 >= 2 ;
-1 iv5_ge_10 -1 ~iv5_ge_11 1 iv5_eq_10 >= -1 ;
1 iv5_eq_10 1 ~iv324_iv324_t >= 1 ;
1 ~iv5_eq_10 1 iv324_iv324_t >= 1 ;
* constraint equals iff
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 8 iv6_series6_b_3 16 iv6_series6_b_4 11 ~iv6_ge_11 >= 11 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 -8 iv6_series6_b_3 -16 iv6_series6_b_4 21 iv6_ge_11 >= -10 ;
-1 iv6_ge_11 1 iv6_ge_10 >= 0 ;
1 iv6_ge_10 1 ~iv6_ge_11 2 ~iv6_eq_10 >= 2 ;
-1 iv6_ge_10 -1 ~iv6_ge_11 1 iv6_eq_10 >= -1 ;
1 iv6_eq_10 1 ~iv325_iv325_t >= 1 ;
1 ~iv6_eq_10 1 iv325_iv325_t >= 1 ;
* constraint equals iff
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 8 iv7_series7_b_3 16 iv7_series7_b_4 11 ~iv7_ge_11 >= 11 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 -8 iv7_series7_b_3 -16 iv7_series7_b_4 21 iv7_ge_11 >= -10 ;
-1 iv7_ge_11 1 iv7_ge_10 >= 0 ;
1 iv7_ge_10 1 ~iv7_ge_11 2 ~iv7_eq_10 >= 2 ;
-1 iv7_ge_10 -1 ~iv7_ge_11 1 iv7_eq_10 >= -1 ;
1 iv7_eq_10 1 ~iv326_iv326_t >= 1 ;
1 ~iv7_eq_10 1 iv326_iv326_t >= 1 ;
* constraint equals iff
1 iv8_series8_b_0 2 iv8_series8_b_1 4 iv8_series8_b_2 8 iv8_series8_b_3 16 iv8_series8_b_4 11 ~iv8_ge_11 >= 11 ;
-1 iv8_series8_b_0 -2 iv8_series8_b_1 -4 iv8_series8_b_2 -8 iv8_series8_b_3 -16 iv8_series8_b_4 21 iv8_ge_11 >= -10 ;
-1 iv8_ge_11 1 iv8_ge_10 >= 0 ;
1 iv8_ge_10 1 ~iv8_ge_11 2 ~iv8_eq_10 >= 2 ;
-1 iv8_ge_10 -1 ~iv8_ge_11 1 iv8_eq_10 >= -1 ;
1 iv8_eq_10 1 ~iv327_iv327_t >= 1 ;
1 ~iv8_eq_10 1 iv327_iv327_t >= 1 ;
* constraint equals iff
1 iv9_series9_b_0 2 iv9_series9_b_1 4 iv9_series9_b_2 8 iv9_series9_b_3 16 iv9_series9_b_4 11 ~iv9_ge_11 >= 11 ;
-1 iv9_series9_b_0 -2 iv9_series9_b_1 -4 iv9_series9_b_2 -8 iv9_series9_b_3 -16 iv9_series9_b_4 21 iv9_ge_11 >= -10 ;
-1 iv9_ge_11 1 iv9_ge_10 >= 0 ;
1 iv9_ge_10 1 ~iv9_ge_11 2 ~iv9_eq_10 >= 2 ;
-1 iv9_ge_10 -1 ~iv9_ge_11 1 iv9_eq_10 >= -1 ;
1 iv9_eq_10 1 ~iv328_iv328_t >= 1 ;
1 ~iv9_eq_10 1 iv328_iv328_t >= 1 ;
* constraint equals iff
1 iv10_series10_b_0 2 iv10_series10_b_1 4 iv10_series10_b_2 8 iv10_series10_b_3 16 iv10_series10_b_4 11 ~iv10_ge_11 >= 11 ;
-1 iv10_series10_b_0 -2 iv10_series10_b_1 -4 iv10_series10_b_2 -8 iv10_series10_b_3 -16 iv10_series10_b_4 21 iv10_ge_11 >= -10 ;
-1 iv10_ge_11 1 iv10_ge_10 >= 0 ;
1 iv10_ge_10 1 ~iv10_ge_11 2 ~iv10_eq_10 >= 2 ;
-1 iv10_ge_10 -1 ~iv10_ge_11 1 iv10_eq_10 >= -1 ;
1 iv10_eq_10 1 ~iv329_iv329_t >= 1 ;
1 ~iv10_eq_10 1 iv329_iv329_t >= 1 ;
* constraint equals iff
1 iv11_series11_b_0 2 iv11_series11_b_1 4 iv11_series11_b_2 8 iv11_series11_b_3 16 iv11_series11_b_4 11 ~iv11_ge_11 >= 11 ;
-1 iv11_series11_b_0 -2 iv11_series11_b_1 -4 iv11_series11_b_2 -8 iv11_series11_b_3 -16 iv11_series11_b_4 21 iv11_ge_11 >= -10 ;
-1 iv11_ge_11 1 iv11_ge_10 >= 0 ;
1 iv11_ge_10 1 ~iv11_ge_11 2 ~iv11_eq_10 >= 2 ;
-1 iv11_ge_10 -1 ~iv11_ge_11 1 iv11_eq_10 >= -1 ;
1 iv11_eq_10 1 ~iv330_iv330_t >= 1 ;
1 ~iv11_eq_10 1 iv330_iv330_t >= 1 ;
* constraint equals iff
1 iv12_series12_b_0 2 iv12_series12_b_1 4 iv12_series12_b_2 8 iv12_series12_b_3 16 iv12_series12_b_4 11 ~iv12_ge_11 >= 11 ;
-1 iv12_series12_b_0 -2 iv12_series12_b_1 -4 iv12_series12_b_2 -8 iv12_series12_b_3 -16 iv12_series12_b_4 21 iv12_ge_11 >= -10 ;
-1 iv12_ge_11 1 iv12_ge_10 >= 0 ;
1 iv12_ge_10 1 ~iv12_ge_11 2 ~iv12_eq_10 >= 2 ;
-1 iv12_ge_10 -1 ~iv12_ge_11 1 iv12_eq_10 >= -1 ;
1 iv12_eq_10 1 ~iv331_iv331_t >= 1 ;
1 ~iv12_eq_10 1 iv331_iv331_t >= 1 ;
* constraint equals iff
1 iv13_series13_b_0 2 iv13_series13_b_1 4 iv13_series13_b_2 8 iv13_series13_b_3 16 iv13_series13_b_4 11 ~iv13_ge_11 >= 11 ;
-1 iv13_series13_b_0 -2 iv13_series13_b_1 -4 iv13_series13_b_2 -8 iv13_series13_b_3 -16 iv13_series13_b_4 21 iv13_ge_11 >= -10 ;
-1 iv13_ge_11 1 iv13_ge_10 >= 0 ;
1 iv13_ge_10 1 ~iv13_ge_11 2 ~iv13_eq_10 >= 2 ;
-1 iv13_ge_10 -1 ~iv13_ge_11 1 iv13_eq_10 >= -1 ;
1 iv13_eq_10 1 ~iv332_iv332_t >= 1 ;
1 ~iv13_eq_10 1 iv332_iv332_t >= 1 ;
* constraint equals iff
1 iv14_series14_b_0 2 iv14_series14_b_1 4 iv14_series14_b_2 8 iv14_series14_b_3 16 iv14_series14_b_4 11 ~iv14_ge_11 >= 11 ;
-1 iv14_series14_b_0 -2 iv14_series14_b_1 -4 iv14_series14_b_2 -8 iv14_series14_b_3 -16 iv14_series14_b_4 21 iv14_ge_11 >= -10 ;
-1 iv14_ge_11 1 iv14_ge_10 >= 0 ;
1 iv14_ge_10 1 ~iv14_ge_11 2 ~iv14_eq_10 >= 2 ;
-1 iv14_ge_10 -1 ~iv14_ge_11 1 iv14_eq_10 >= -1 ;
1 iv14_eq_10 1 ~iv333_iv333_t >= 1 ;
1 ~iv14_eq_10 1 iv333_iv333_t >= 1 ;
* constraint equals iff
1 iv15_series15_b_0 2 iv15_series15_b_1 4 iv15_series15_b_2 8 iv15_series15_b_3 16 iv15_series15_b_4 11 ~iv15_ge_11 >= 11 ;
-1 iv15_series15_b_0 -2 iv15_series15_b_1 -4 iv15_series15_b_2 -8 iv15_series15_b_3 -16 iv15_series15_b_4 21 iv15_ge_11 >= -10 ;
-1 iv15_ge_11 1 iv15_ge_10 >= 0 ;
1 iv15_ge_10 1 ~iv15_ge_11 2 ~iv15_eq_10 >= 2 ;
-1 iv15_ge_10 -1 ~iv15_ge_11 1 iv15_eq_10 >= -1 ;
1 iv15_eq_10 1 ~iv334_iv334_t >= 1 ;
1 ~iv15_eq_10 1 iv334_iv334_t >= 1 ;
* constraint equals iff
1 iv16_series16_b_0 2 iv16_series16_b_1 4 iv16_series16_b_2 8 iv16_series16_b_3 16 iv16_series16_b_4 11 ~iv16_ge_11 >= 11 ;
-1 iv16_series16_b_0 -2 iv16_series16_b_1 -4 iv16_series16_b_2 -8 iv16_series16_b_3 -16 iv16_series16_b_4 21 iv16_ge_11 >= -10 ;
-1 iv16_ge_11 1 iv16_ge_10 >= 0 ;
1 iv16_ge_10 1 ~iv16_ge_11 2 ~iv16_eq_10 >= 2 ;
-1 iv16_ge_10 -1 ~iv16_ge_11 1 iv16_eq_10 >= -1 ;
1 iv16_eq_10 1 ~iv335_iv335_t >= 1 ;
1 ~iv16_eq_10 1 iv335_iv335_t >= 1 ;
* constraint equals iff
1 iv17_series17_b_0 2 iv17_series17_b_1 4 iv17_series17_b_2 8 iv17_series17_b_3 16 iv17_series17_b_4 11 ~iv17_ge_11 >= 11 ;
-1 iv17_series17_b_0 -2 iv17_series17_b_1 -4 iv17_series17_b_2 -8 iv17_series17_b_3 -16 iv17_series17_b_4 21 iv17_ge_11 >= -10 ;
-1 iv17_ge_11 1 iv17_ge_10 >= 0 ;
1 iv17_ge_10 1 ~iv17_ge_11 2 ~iv17_eq_10 >= 2 ;
-1 iv17_ge_10 -1 ~iv17_ge_11 1 iv17_eq_10 >= -1 ;
1 iv17_eq_10 1 ~iv336_iv336_t >= 1 ;
1 ~iv17_eq_10 1 iv336_iv336_t >= 1 ;
* constraint equals iff
1 iv18_series18_b_0 2 iv18_series18_b_1 4 iv18_series18_b_2 8 iv18_series18_b_3 16 iv18_series18_b_4 11 ~iv18_ge_11 >= 11 ;
-1 iv18_series18_b_0 -2 iv18_series18_b_1 -4 iv18_series18_b_2 -8 iv18_series18_b_3 -16 iv18_series18_b_4 21 iv18_ge_11 >= -10 ;
-1 iv18_ge_11 1 iv18_ge_10 >= 0 ;
1 iv18_ge_10 1 ~iv18_ge_11 2 ~iv18_eq_10 >= 2 ;
-1 iv18_ge_10 -1 ~iv18_ge_11 1 iv18_eq_10 >= -1 ;
1 iv18_eq_10 1 ~iv337_iv337_t >= 1 ;
1 ~iv18_eq_10 1 iv337_iv337_t >= 1 ;
* constraint equals iff
1 iv19_series19_b_0 2 iv19_series19_b_1 4 iv19_series19_b_2 8 iv19_series19_b_3 16 iv19_series19_b_4 11 ~iv19_ge_11 >= 11 ;
-1 iv19_series19_b_0 -2 iv19_series19_b_1 -4 iv19_series19_b_2 -8 iv19_series19_b_3 -16 iv19_series19_b_4 21 iv19_ge_11 >= -10 ;
-1 iv19_ge_11 1 iv19_ge_10 >= 0 ;
1 iv19_ge_10 1 ~iv19_ge_11 2 ~iv19_eq_10 >= 2 ;
-1 iv19_ge_10 -1 ~iv19_ge_11 1 iv19_eq_10 >= -1 ;
1 iv19_eq_10 1 ~iv338_iv338_t >= 1 ;
1 ~iv19_eq_10 1 iv338_iv338_t >= 1 ;
* constraint equals iff
1 iv20_series20_b_0 2 iv20_series20_b_1 4 iv20_series20_b_2 8 iv20_series20_b_3 16 iv20_series20_b_4 11 ~iv20_ge_11 >= 11 ;
-1 iv20_series20_b_0 -2 iv20_series20_b_1 -4 iv20_series20_b_2 -8 iv20_series20_b_3 -16 iv20_series20_b_4 21 iv20_ge_11 >= -10 ;
-1 iv20_ge_11 1 iv20_ge_10 >= 0 ;
1 iv20_ge_10 1 ~iv20_ge_11 2 ~iv20_eq_10 >= 2 ;
-1 iv20_ge_10 -1 ~iv20_ge_11 1 iv20_eq_10 >= -1 ;
1 iv20_eq_10 1 ~iv339_iv339_t >= 1 ;
1 ~iv20_eq_10 1 iv339_iv339_t >= 1 ;
* constraint equals iff
1 iv21_series21_b_0 2 iv21_series21_b_1 4 iv21_series21_b_2 8 iv21_series21_b_3 16 iv21_series21_b_4 11 ~iv21_ge_11 >= 11 ;
-1 iv21_series21_b_0 -2 iv21_series21_b_1 -4 iv21_series21_b_2 -8 iv21_series21_b_3 -16 iv21_series21_b_4 21 iv21_ge_11 >= -10 ;
-1 iv21_ge_11 1 iv21_ge_10 >= 0 ;
1 iv21_ge_10 1 ~iv21_ge_11 2 ~iv21_eq_10 >= 2 ;
-1 iv21_ge_10 -1 ~iv21_ge_11 1 iv21_eq_10 >= -1 ;
1 iv21_eq_10 1 ~iv340_iv340_t >= 1 ;
1 ~iv21_eq_10 1 iv340_iv340_t >= 1 ;
* constraint equals iff
1 iv22_series22_b_0 2 iv22_series22_b_1 4 iv22_series22_b_2 8 iv22_series22_b_3 16 iv22_series22_b_4 11 ~iv22_ge_11 >= 11 ;
-1 iv22_series22_b_0 -2 iv22_series22_b_1 -4 iv22_series22_b_2 -8 iv22_series22_b_3 -16 iv22_series22_b_4 21 iv22_ge_11 >= -10 ;
-1 iv22_ge_11 1 iv22_ge_10 >= 0 ;
1 iv22_ge_10 1 ~iv22_ge_11 2 ~iv22_eq_10 >= 2 ;
-1 iv22_ge_10 -1 ~iv22_ge_11 1 iv22_eq_10 >= -1 ;
1 iv22_eq_10 1 ~iv341_iv341_t >= 1 ;
1 ~iv22_eq_10 1 iv341_iv341_t >= 1 ;
* constraint equals iff
1 iv23_series23_b_0 2 iv23_series23_b_1 4 iv23_series23_b_2 8 iv23_series23_b_3 16 iv23_series23_b_4 11 ~iv23_ge_11 >= 11 ;
-1 iv23_series23_b_0 -2 iv23_series23_b_1 -4 iv23_series23_b_2 -8 iv23_series23_b_3 -16 iv23_series23_b_4 21 iv23_ge_11 >= -10 ;
-1 iv23_ge_11 1 iv23_ge_10 >= 0 ;
1 iv23_ge_10 1 ~iv23_ge_11 2 ~iv23_eq_10 >= 2 ;
-1 iv23_ge_10 -1 ~iv23_ge_11 1 iv23_eq_10 >= -1 ;
1 iv23_eq_10 1 ~iv342_iv342_t >= 1 ;
1 ~iv23_eq_10 1 iv342_iv342_t >= 1 ;
* constraint equals iff
1 iv24_series24_b_0 2 iv24_series24_b_1 4 iv24_series24_b_2 8 iv24_series24_b_3 16 iv24_series24_b_4 11 ~iv24_ge_11 >= 11 ;
-1 iv24_series24_b_0 -2 iv24_series24_b_1 -4 iv24_series24_b_2 -8 iv24_series24_b_3 -16 iv24_series24_b_4 21 iv24_ge_11 >= -10 ;
-1 iv24_ge_11 1 iv24_ge_10 >= 0 ;
1 iv24_ge_10 1 ~iv24_ge_11 2 ~iv24_eq_10 >= 2 ;
-1 iv24_ge_10 -1 ~iv24_ge_11 1 iv24_eq_10 >= -1 ;
1 iv24_eq_10 1 ~iv343_iv343_t >= 1 ;
1 ~iv24_eq_10 1 iv343_iv343_t >= 1 ;
* constraint equals iff
1 iv25_series25_b_0 2 iv25_series25_b_1 4 iv25_series25_b_2 8 iv25_series25_b_3 16 iv25_series25_b_4 11 ~iv25_ge_11 >= 11 ;
-1 iv25_series25_b_0 -2 iv25_series25_b_1 -4 iv25_series25_b_2 -8 iv25_series25_b_3 -16 iv25_series25_b_4 21 iv25_ge_11 >= -10 ;
-1 iv25_ge_11 1 iv25_ge_10 >= 0 ;
1 iv25_ge_10 1 ~iv25_ge_11 2 ~iv25_eq_10 >= 2 ;
-1 iv25_ge_10 -1 ~iv25_ge_11 1 iv25_eq_10 >= -1 ;
1 iv25_eq_10 1 ~iv344_iv344_t >= 1 ;
1 ~iv25_eq_10 1 iv344_iv344_t >= 1 ;
* constraint equals iff
1 iv26_series26_b_0 2 iv26_series26_b_1 4 iv26_series26_b_2 8 iv26_series26_b_3 16 iv26_series26_b_4 11 ~iv26_ge_11 >= 11 ;
-1 iv26_series26_b_0 -2 iv26_series26_b_1 -4 iv26_series26_b_2 -8 iv26_series26_b_3 -16 iv26_series26_b_4 21 iv26_ge_11 >= -10 ;
-1 iv26_ge_11 1 iv26_ge_10 >= 0 ;
1 iv26_ge_10 1 ~iv26_ge_11 2 ~iv26_eq_10 >= 2 ;
-1 iv26_ge_10 -1 ~iv26_ge_11 1 iv26_eq_10 >= -1 ;
1 iv26_eq_10 1 ~iv345_iv345_t >= 1 ;
1 ~iv26_eq_10 1 iv345_iv345_t >= 1 ;
* constraint equals iff
1 iv27_series27_b_0 2 iv27_series27_b_1 4 iv27_series27_b_2 8 iv27_series27_b_3 16 iv27_series27_b_4 11 ~iv27_ge_11 >= 11 ;
-1 iv27_series27_b_0 -2 iv27_series27_b_1 -4 iv27_series27_b_2 -8 iv27_series27_b_3 -16 iv27_series27_b_4 21 iv27_ge_11 >= -10 ;
-1 iv27_ge_11 1 iv27_ge_10 >= 0 ;
1 iv27_ge_10 1 ~iv27_ge_11 2 ~iv27_eq_10 >= 2 ;
-1 iv27_ge_10 -1 ~iv27_ge_11 1 iv27_eq_10 >= -1 ;
1 iv27_eq_10 1 ~iv346_iv346_t >= 1 ;
1 ~iv27_eq_10 1 iv346_iv346_t >= 1 ;
* constraint equals iff
1 iv28_series28_b_0 2 iv28_series28_b_1 4 iv28_series28_b_2 8 iv28_series28_b_3 16 iv28_series28_b_4 11 ~iv28_ge_11 >= 11 ;
-1 iv28_series28_b_0 -2 iv28_series28_b_1 -4 iv28_series28_b_2 -8 iv28_series28_b_3 -16 iv28_series28_b_4 21 iv28_ge_11 >= -10 ;
-1 iv28_ge_11 1 iv28_ge_10 >= 0 ;
1 iv28_ge_10 1 ~iv28_ge_11 2 ~iv28_eq_10 >= 2 ;
-1 iv28_ge_10 -1 ~iv28_ge_11 1 iv28_eq_10 >= -1 ;
1 iv28_eq_10 1 ~iv347_iv347_t >= 1 ;
1 ~iv28_eq_10 1 iv347_iv347_t >= 1 ;
* constraint linear equality
* linear eq -1*varidx 10 1*varidx 319 1*varidx 320 1*varidx 321 1*varidx 322 1*varidx 323 1*varidx 324 1*varidx 325 1*varidx 326 1*varidx 327 1*varidx 328 1*varidx 329 1*varidx 330 1*varidx 331 1*varidx 332 1*varidx 333 1*varidx 334 1*varidx 335 1*varidx 336 1*varidx 337 1*varidx 338 1*varidx 339 1*varidx 340 1*varidx 341 1*varidx 342 1*varidx 343 1*varidx 344 1*varidx 345 1*varidx 346 1*varidx 347 <= 0
-1 iv10_series10_b_0 -2 iv10_series10_b_1 -4 iv10_series10_b_2 -8 iv10_series10_b_3 -16 iv10_series10_b_4 1 iv319_iv319_t 1 iv320_iv320_t 1 iv321_iv321_t 1 iv322_iv322_t 1 iv323_iv323_t 1 iv324_iv324_t 1 iv325_iv325_t 1 iv326_iv326_t 1 iv327_iv327_t 1 iv328_iv328_t 1 iv329_iv329_t 1 iv330_iv330_t 1 iv331_iv331_t 1 iv332_iv332_t 1 iv333_iv333_t 1 iv334_iv334_t 1 iv335_iv335_t 1 iv336_iv336_t 1 iv337_iv337_t 1 iv338_iv338_t 1 iv339_iv339_t 1 iv340_iv340_t 1 iv341_iv341_t 1 iv342_iv342_t 1 iv343_iv343_t 1 iv344_iv344_t 1 iv345_iv345_t 1 iv346_iv346_t 1 iv347_iv347_t >= 0 ;
1 iv10_series10_b_0 2 iv10_series10_b_1 4 iv10_series10_b_2 8 iv10_series10_b_3 16 iv10_series10_b_4 -1 iv319_iv319_t -1 iv320_iv320_t -1 iv321_iv321_t -1 iv322_iv322_t -1 iv323_iv323_t -1 iv324_iv324_t -1 iv325_iv325_t -1 iv326_iv326_t -1 iv327_iv327_t -1 iv328_iv328_t -1 iv329_iv329_t -1 iv330_iv330_t -1 iv331_iv331_t -1 iv332_iv332_t -1 iv333_iv333_t -1 iv334_iv334_t -1 iv335_iv335_t -1 iv336_iv336_t -1 iv337_iv337_t -1 iv338_iv338_t -1 iv339_iv339_t -1 iv340_iv340_t -1 iv341_iv341_t -1 iv342_iv342_t -1 iv343_iv343_t -1 iv344_iv344_t -1 iv345_iv345_t -1 iv346_iv346_t -1 iv347_iv347_t >= 0 ;
* constraint equals iff
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 8 iv0_series0_b_3 16 iv0_series0_b_4 12 ~iv0_ge_12 >= 12 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 -8 iv0_series0_b_3 -16 iv0_series0_b_4 20 iv0_ge_12 >= -11 ;
-1 iv0_ge_12 1 iv0_ge_11 >= 0 ;
1 iv0_ge_11 1 ~iv0_ge_12 2 ~iv0_eq_11 >= 2 ;
-1 iv0_ge_11 -1 ~iv0_ge_12 1 iv0_eq_11 >= -1 ;
1 iv0_eq_11 1 ~iv348_iv348_t >= 1 ;
1 ~iv0_eq_11 1 iv348_iv348_t >= 1 ;
* constraint equals iff
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 8 iv1_series1_b_3 16 iv1_series1_b_4 12 ~iv1_ge_12 >= 12 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 -8 iv1_series1_b_3 -16 iv1_series1_b_4 20 iv1_ge_12 >= -11 ;
-1 iv1_ge_12 1 iv1_ge_11 >= 0 ;
1 iv1_ge_11 1 ~iv1_ge_12 2 ~iv1_eq_11 >= 2 ;
-1 iv1_ge_11 -1 ~iv1_ge_12 1 iv1_eq_11 >= -1 ;
1 iv1_eq_11 1 ~iv349_iv349_t >= 1 ;
1 ~iv1_eq_11 1 iv349_iv349_t >= 1 ;
* constraint equals iff
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 8 iv2_series2_b_3 16 iv2_series2_b_4 12 ~iv2_ge_12 >= 12 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 -8 iv2_series2_b_3 -16 iv2_series2_b_4 20 iv2_ge_12 >= -11 ;
-1 iv2_ge_12 1 iv2_ge_11 >= 0 ;
1 iv2_ge_11 1 ~iv2_ge_12 2 ~iv2_eq_11 >= 2 ;
-1 iv2_ge_11 -1 ~iv2_ge_12 1 iv2_eq_11 >= -1 ;
1 iv2_eq_11 1 ~iv350_iv350_t >= 1 ;
1 ~iv2_eq_11 1 iv350_iv350_t >= 1 ;
* constraint equals iff
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 8 iv3_series3_b_3 16 iv3_series3_b_4 12 ~iv3_ge_12 >= 12 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 -8 iv3_series3_b_3 -16 iv3_series3_b_4 20 iv3_ge_12 >= -11 ;
-1 iv3_ge_12 1 iv3_ge_11 >= 0 ;
1 iv3_ge_11 1 ~iv3_ge_12 2 ~iv3_eq_11 >= 2 ;
-1 iv3_ge_11 -1 ~iv3_ge_12 1 iv3_eq_11 >= -1 ;
1 iv3_eq_11 1 ~iv351_iv351_t >= 1 ;
1 ~iv3_eq_11 1 iv351_iv351_t >= 1 ;
* constraint equals iff
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 8 iv4_series4_b_3 16 iv4_series4_b_4 12 ~iv4_ge_12 >= 12 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 -8 iv4_series4_b_3 -16 iv4_series4_b_4 20 iv4_ge_12 >= -11 ;
-1 iv4_ge_12 1 iv4_ge_11 >= 0 ;
1 iv4_ge_11 1 ~iv4_ge_12 2 ~iv4_eq_11 >= 2 ;
-1 iv4_ge_11 -1 ~iv4_ge_12 1 iv4_eq_11 >= -1 ;
1 iv4_eq_11 1 ~iv352_iv352_t >= 1 ;
1 ~iv4_eq_11 1 iv352_iv352_t >= 1 ;
* constraint equals iff
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 8 iv5_series5_b_3 16 iv5_series5_b_4 12 ~iv5_ge_12 >= 12 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 -8 iv5_series5_b_3 -16 iv5_series5_b_4 20 iv5_ge_12 >= -11 ;
-1 iv5_ge_12 1 iv5_ge_11 >= 0 ;
1 iv5_ge_11 1 ~iv5_ge_12 2 ~iv5_eq_11 >= 2 ;
-1 iv5_ge_11 -1 ~iv5_ge_12 1 iv5_eq_11 >= -1 ;
1 iv5_eq_11 1 ~iv353_iv353_t >= 1 ;
1 ~iv5_eq_11 1 iv353_iv353_t >= 1 ;
* constraint equals iff
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 8 iv6_series6_b_3 16 iv6_series6_b_4 12 ~iv6_ge_12 >= 12 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 -8 iv6_series6_b_3 -16 iv6_series6_b_4 20 iv6_ge_12 >= -11 ;
-1 iv6_ge_12 1 iv6_ge_11 >= 0 ;
1 iv6_ge_11 1 ~iv6_ge_12 2 ~iv6_eq_11 >= 2 ;
-1 iv6_ge_11 -1 ~iv6_ge_12 1 iv6_eq_11 >= -1 ;
1 iv6_eq_11 1 ~iv354_iv354_t >= 1 ;
1 ~iv6_eq_11 1 iv354_iv354_t >= 1 ;
* constraint equals iff
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 8 iv7_series7_b_3 16 iv7_series7_b_4 12 ~iv7_ge_12 >= 12 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 -8 iv7_series7_b_3 -16 iv7_series7_b_4 20 iv7_ge_12 >= -11 ;
-1 iv7_ge_12 1 iv7_ge_11 >= 0 ;
1 iv7_ge_11 1 ~iv7_ge_12 2 ~iv7_eq_11 >= 2 ;
-1 iv7_ge_11 -1 ~iv7_ge_12 1 iv7_eq_11 >= -1 ;
1 iv7_eq_11 1 ~iv355_iv355_t >= 1 ;
1 ~iv7_eq_11 1 iv355_iv355_t >= 1 ;
* constraint equals iff
1 iv8_series8_b_0 2 iv8_series8_b_1 4 iv8_series8_b_2 8 iv8_series8_b_3 16 iv8_series8_b_4 12 ~iv8_ge_12 >= 12 ;
-1 iv8_series8_b_0 -2 iv8_series8_b_1 -4 iv8_series8_b_2 -8 iv8_series8_b_3 -16 iv8_series8_b_4 20 iv8_ge_12 >= -11 ;
-1 iv8_ge_12 1 iv8_ge_11 >= 0 ;
1 iv8_ge_11 1 ~iv8_ge_12 2 ~iv8_eq_11 >= 2 ;
-1 iv8_ge_11 -1 ~iv8_ge_12 1 iv8_eq_11 >= -1 ;
1 iv8_eq_11 1 ~iv356_iv356_t >= 1 ;
1 ~iv8_eq_11 1 iv356_iv356_t >= 1 ;
* constraint equals iff
1 iv9_series9_b_0 2 iv9_series9_b_1 4 iv9_series9_b_2 8 iv9_series9_b_3 16 iv9_series9_b_4 12 ~iv9_ge_12 >= 12 ;
-1 iv9_series9_b_0 -2 iv9_series9_b_1 -4 iv9_series9_b_2 -8 iv9_series9_b_3 -16 iv9_series9_b_4 20 iv9_ge_12 >= -11 ;
-1 iv9_ge_12 1 iv9_ge_11 >= 0 ;
1 iv9_ge_11 1 ~iv9_ge_12 2 ~iv9_eq_11 >= 2 ;
-1 iv9_ge_11 -1 ~iv9_ge_12 1 iv9_eq_11 >= -1 ;
1 iv9_eq_11 1 ~iv357_iv357_t >= 1 ;
1 ~iv9_eq_11 1 iv357_iv357_t >= 1 ;
* constraint equals iff
1 iv10_series10_b_0 2 iv10_series10_b_1 4 iv10_series10_b_2 8 iv10_series10_b_3 16 iv10_series10_b_4 12 ~iv10_ge_12 >= 12 ;
-1 iv10_series10_b_0 -2 iv10_series10_b_1 -4 iv10_series10_b_2 -8 iv10_series10_b_3 -16 iv10_series10_b_4 20 iv10_ge_12 >= -11 ;
-1 iv10_ge_12 1 iv10_ge_11 >= 0 ;
1 iv10_ge_11 1 ~iv10_ge_12 2 ~iv10_eq_11 >= 2 ;
-1 iv10_ge_11 -1 ~iv10_ge_12 1 iv10_eq_11 >= -1 ;
1 iv10_eq_11 1 ~iv358_iv358_t >= 1 ;
1 ~iv10_eq_11 1 iv358_iv358_t >= 1 ;
* constraint equals iff
1 iv11_series11_b_0 2 iv11_series11_b_1 4 iv11_series11_b_2 8 iv11_series11_b_3 16 iv11_series11_b_4 12 ~iv11_ge_12 >= 12 ;
-1 iv11_series11_b_0 -2 iv11_series11_b_1 -4 iv11_series11_b_2 -8 iv11_series11_b_3 -16 iv11_series11_b_4 20 iv11_ge_12 >= -11 ;
-1 iv11_ge_12 1 iv11_ge_11 >= 0 ;
1 iv11_ge_11 1 ~iv11_ge_12 2 ~iv11_eq_11 >= 2 ;
-1 iv11_ge_11 -1 ~iv11_ge_12 1 iv11_eq_11 >= -1 ;
1 iv11_eq_11 1 ~iv359_iv359_t >= 1 ;
1 ~iv11_eq_11 1 iv359_iv359_t >= 1 ;
* constraint equals iff
1 iv12_series12_b_0 2 iv12_series12_b_1 4 iv12_series12_b_2 8 iv12_series12_b_3 16 iv12_series12_b_4 12 ~iv12_ge_12 >= 12 ;
-1 iv12_series12_b_0 -2 iv12_series12_b_1 -4 iv12_series12_b_2 -8 iv12_series12_b_3 -16 iv12_series12_b_4 20 iv12_ge_12 >= -11 ;
-1 iv12_ge_12 1 iv12_ge_11 >= 0 ;
1 iv12_ge_11 1 ~iv12_ge_12 2 ~iv12_eq_11 >= 2 ;
-1 iv12_ge_11 -1 ~iv12_ge_12 1 iv12_eq_11 >= -1 ;
1 iv12_eq_11 1 ~iv360_iv360_t >= 1 ;
1 ~iv12_eq_11 1 iv360_iv360_t >= 1 ;
* constraint equals iff
1 iv13_series13_b_0 2 iv13_series13_b_1 4 iv13_series13_b_2 8 iv13_series13_b_3 16 iv13_series13_b_4 12 ~iv13_ge_12 >= 12 ;
-1 iv13_series13_b_0 -2 iv13_series13_b_1 -4 iv13_series13_b_2 -8 iv13_series13_b_3 -16 iv13_series13_b_4 20 iv13_ge_12 >= -11 ;
-1 iv13_ge_12 1 iv13_ge_11 >= 0 ;
1 iv13_ge_11 1 ~iv13_ge_12 2 ~iv13_eq_11 >= 2 ;
-1 iv13_ge_11 -1 ~iv13_ge_12 1 iv13_eq_11 >= -1 ;
1 iv13_eq_11 1 ~iv361_iv361_t >= 1 ;
1 ~iv13_eq_11 1 iv361_iv361_t >= 1 ;
* constraint equals iff
1 iv14_series14_b_0 2 iv14_series14_b_1 4 iv14_series14_b_2 8 iv14_series14_b_3 16 iv14_series14_b_4 12 ~iv14_ge_12 >= 12 ;
-1 iv14_series14_b_0 -2 iv14_series14_b_1 -4 iv14_series14_b_2 -8 iv14_series14_b_3 -16 iv14_series14_b_4 20 iv14_ge_12 >= -11 ;
-1 iv14_ge_12 1 iv14_ge_11 >= 0 ;
1 iv14_ge_11 1 ~iv14_ge_12 2 ~iv14_eq_11 >= 2 ;
-1 iv14_ge_11 -1 ~iv14_ge_12 1 iv14_eq_11 >= -1 ;
1 iv14_eq_11 1 ~iv362_iv362_t >= 1 ;
1 ~iv14_eq_11 1 iv362_iv362_t >= 1 ;
* constraint equals iff
1 iv15_series15_b_0 2 iv15_series15_b_1 4 iv15_series15_b_2 8 iv15_series15_b_3 16 iv15_series15_b_4 12 ~iv15_ge_12 >= 12 ;
-1 iv15_series15_b_0 -2 iv15_series15_b_1 -4 iv15_series15_b_2 -8 iv15_series15_b_3 -16 iv15_series15_b_4 20 iv15_ge_12 >= -11 ;
-1 iv15_ge_12 1 iv15_ge_11 >= 0 ;
1 iv15_ge_11 1 ~iv15_ge_12 2 ~iv15_eq_11 >= 2 ;
-1 iv15_ge_11 -1 ~iv15_ge_12 1 iv15_eq_11 >= -1 ;
1 iv15_eq_11 1 ~iv363_iv363_t >= 1 ;
1 ~iv15_eq_11 1 iv363_iv363_t >= 1 ;
* constraint equals iff
1 iv16_series16_b_0 2 iv16_series16_b_1 4 iv16_series16_b_2 8 iv16_series16_b_3 16 iv16_series16_b_4 12 ~iv16_ge_12 >= 12 ;
-1 iv16_series16_b_0 -2 iv16_series16_b_1 -4 iv16_series16_b_2 -8 iv16_series16_b_3 -16 iv16_series16_b_4 20 iv16_ge_12 >= -11 ;
-1 iv16_ge_12 1 iv16_ge_11 >= 0 ;
1 iv16_ge_11 1 ~iv16_ge_12 2 ~iv16_eq_11 >= 2 ;
-1 iv16_ge_11 -1 ~iv16_ge_12 1 iv16_eq_11 >= -1 ;
1 iv16_eq_11 1 ~iv364_iv364_t >= 1 ;
1 ~iv16_eq_11 1 iv364_iv364_t >= 1 ;
* constraint equals iff
1 iv17_series17_b_0 2 iv17_series17_b_1 4 iv17_series17_b_2 8 iv17_series17_b_3 16 iv17_series17_b_4 12 ~iv17_ge_12 >= 12 ;
-1 iv17_series17_b_0 -2 iv17_series17_b_1 -4 iv17_series17_b_2 -8 iv17_series17_b_3 -16 iv17_series17_b_4 20 iv17_ge_12 >= -11 ;
-1 iv17_ge_12 1 iv17_ge_11 >= 0 ;
1 iv17_ge_11 1 ~iv17_ge_12 2 ~iv17_eq_11 >= 2 ;
-1 iv17_ge_11 -1 ~iv17_ge_12 1 iv17_eq_11 >= -1 ;
1 iv17_eq_11 1 ~iv365_iv365_t >= 1 ;
1 ~iv17_eq_11 1 iv365_iv365_t >= 1 ;
* constraint equals iff
1 iv18_series18_b_0 2 iv18_series18_b_1 4 iv18_series18_b_2 8 iv18_series18_b_3 16 iv18_series18_b_4 12 ~iv18_ge_12 >= 12 ;
-1 iv18_series18_b_0 -2 iv18_series18_b_1 -4 iv18_series18_b_2 -8 iv18_series18_b_3 -16 iv18_series18_b_4 20 iv18_ge_12 >= -11 ;
-1 iv18_ge_12 1 iv18_ge_11 >= 0 ;
1 iv18_ge_11 1 ~iv18_ge_12 2 ~iv18_eq_11 >= 2 ;
-1 iv18_ge_11 -1 ~iv18_ge_12 1 iv18_eq_11 >= -1 ;
1 iv18_eq_11 1 ~iv366_iv366_t >= 1 ;
1 ~iv18_eq_11 1 iv366_iv366_t >= 1 ;
* constraint equals iff
1 iv19_series19_b_0 2 iv19_series19_b_1 4 iv19_series19_b_2 8 iv19_series19_b_3 16 iv19_series19_b_4 12 ~iv19_ge_12 >= 12 ;
-1 iv19_series19_b_0 -2 iv19_series19_b_1 -4 iv19_series19_b_2 -8 iv19_series19_b_3 -16 iv19_series19_b_4 20 iv19_ge_12 >= -11 ;
-1 iv19_ge_12 1 iv19_ge_11 >= 0 ;
1 iv19_ge_11 1 ~iv19_ge_12 2 ~iv19_eq_11 >= 2 ;
-1 iv19_ge_11 -1 ~iv19_ge_12 1 iv19_eq_11 >= -1 ;
1 iv19_eq_11 1 ~iv367_iv367_t >= 1 ;
1 ~iv19_eq_11 1 iv367_iv367_t >= 1 ;
* constraint equals iff
1 iv20_series20_b_0 2 iv20_series20_b_1 4 iv20_series20_b_2 8 iv20_series20_b_3 16 iv20_series20_b_4 12 ~iv20_ge_12 >= 12 ;
-1 iv20_series20_b_0 -2 iv20_series20_b_1 -4 iv20_series20_b_2 -8 iv20_series20_b_3 -16 iv20_series20_b_4 20 iv20_ge_12 >= -11 ;
-1 iv20_ge_12 1 iv20_ge_11 >= 0 ;
1 iv20_ge_11 1 ~iv20_ge_12 2 ~iv20_eq_11 >= 2 ;
-1 iv20_ge_11 -1 ~iv20_ge_12 1 iv20_eq_11 >= -1 ;
1 iv20_eq_11 1 ~iv368_iv368_t >= 1 ;
1 ~iv20_eq_11 1 iv368_iv368_t >= 1 ;
* constraint equals iff
1 iv21_series21_b_0 2 iv21_series21_b_1 4 iv21_series21_b_2 8 iv21_series21_b_3 16 iv21_series21_b_4 12 ~iv21_ge_12 >= 12 ;
-1 iv21_series21_b_0 -2 iv21_series21_b_1 -4 iv21_series21_b_2 -8 iv21_series21_b_3 -16 iv21_series21_b_4 20 iv21_ge_12 >= -11 ;
-1 iv21_ge_12 1 iv21_ge_11 >= 0 ;
1 iv21_ge_11 1 ~iv21_ge_12 2 ~iv21_eq_11 >= 2 ;
-1 iv21_ge_11 -1 ~iv21_ge_12 1 iv21_eq_11 >= -1 ;
1 iv21_eq_11 1 ~iv369_iv369_t >= 1 ;
1 ~iv21_eq_11 1 iv369_iv369_t >= 1 ;
* constraint equals iff
1 iv22_series22_b_0 2 iv22_series22_b_1 4 iv22_series22_b_2 8 iv22_series22_b_3 16 iv22_series22_b_4 12 ~iv22_ge_12 >= 12 ;
-1 iv22_series22_b_0 -2 iv22_series22_b_1 -4 iv22_series22_b_2 -8 iv22_series22_b_3 -16 iv22_series22_b_4 20 iv22_ge_12 >= -11 ;
-1 iv22_ge_12 1 iv22_ge_11 >= 0 ;
1 iv22_ge_11 1 ~iv22_ge_12 2 ~iv22_eq_11 >= 2 ;
-1 iv22_ge_11 -1 ~iv22_ge_12 1 iv22_eq_11 >= -1 ;
1 iv22_eq_11 1 ~iv370_iv370_t >= 1 ;
1 ~iv22_eq_11 1 iv370_iv370_t >= 1 ;
* constraint equals iff
1 iv23_series23_b_0 2 iv23_series23_b_1 4 iv23_series23_b_2 8 iv23_series23_b_3 16 iv23_series23_b_4 12 ~iv23_ge_12 >= 12 ;
-1 iv23_series23_b_0 -2 iv23_series23_b_1 -4 iv23_series23_b_2 -8 iv23_series23_b_3 -16 iv23_series23_b_4 20 iv23_ge_12 >= -11 ;
-1 iv23_ge_12 1 iv23_ge_11 >= 0 ;
1 iv23_ge_11 1 ~iv23_ge_12 2 ~iv23_eq_11 >= 2 ;
-1 iv23_ge_11 -1 ~iv23_ge_12 1 iv23_eq_11 >= -1 ;
1 iv23_eq_11 1 ~iv371_iv371_t >= 1 ;
1 ~iv23_eq_11 1 iv371_iv371_t >= 1 ;
* constraint equals iff
1 iv24_series24_b_0 2 iv24_series24_b_1 4 iv24_series24_b_2 8 iv24_series24_b_3 16 iv24_series24_b_4 12 ~iv24_ge_12 >= 12 ;
-1 iv24_series24_b_0 -2 iv24_series24_b_1 -4 iv24_series24_b_2 -8 iv24_series24_b_3 -16 iv24_series24_b_4 20 iv24_ge_12 >= -11 ;
-1 iv24_ge_12 1 iv24_ge_11 >= 0 ;
1 iv24_ge_11 1 ~iv24_ge_12 2 ~iv24_eq_11 >= 2 ;
-1 iv24_ge_11 -1 ~iv24_ge_12 1 iv24_eq_11 >= -1 ;
1 iv24_eq_11 1 ~iv372_iv372_t >= 1 ;
1 ~iv24_eq_11 1 iv372_iv372_t >= 1 ;
* constraint equals iff
1 iv25_series25_b_0 2 iv25_series25_b_1 4 iv25_series25_b_2 8 iv25_series25_b_3 16 iv25_series25_b_4 12 ~iv25_ge_12 >= 12 ;
-1 iv25_series25_b_0 -2 iv25_series25_b_1 -4 iv25_series25_b_2 -8 iv25_series25_b_3 -16 iv25_series25_b_4 20 iv25_ge_12 >= -11 ;
-1 iv25_ge_12 1 iv25_ge_11 >= 0 ;
1 iv25_ge_11 1 ~iv25_ge_12 2 ~iv25_eq_11 >= 2 ;
-1 iv25_ge_11 -1 ~iv25_ge_12 1 iv25_eq_11 >= -1 ;
1 iv25_eq_11 1 ~iv373_iv373_t >= 1 ;
1 ~iv25_eq_11 1 iv373_iv373_t >= 1 ;
* constraint equals iff
1 iv26_series26_b_0 2 iv26_series26_b_1 4 iv26_series26_b_2 8 iv26_series26_b_3 16 iv26_series26_b_4 12 ~iv26_ge_12 >= 12 ;
-1 iv26_series26_b_0 -2 iv26_series26_b_1 -4 iv26_series26_b_2 -8 iv26_series26_b_3 -16 iv26_series26_b_4 20 iv26_ge_12 >= -11 ;
-1 iv26_ge_12 1 iv26_ge_11 >= 0 ;
1 iv26_ge_11 1 ~iv26_ge_12 2 ~iv26_eq_11 >= 2 ;
-1 iv26_ge_11 -1 ~iv26_ge_12 1 iv26_eq_11 >= -1 ;
1 iv26_eq_11 1 ~iv374_iv374_t >= 1 ;
1 ~iv26_eq_11 1 iv374_iv374_t >= 1 ;
* constraint equals iff
1 iv27_series27_b_0 2 iv27_series27_b_1 4 iv27_series27_b_2 8 iv27_series27_b_3 16 iv27_series27_b_4 12 ~iv27_ge_12 >= 12 ;
-1 iv27_series27_b_0 -2 iv27_series27_b_1 -4 iv27_series27_b_2 -8 iv27_series27_b_3 -16 iv27_series27_b_4 20 iv27_ge_12 >= -11 ;
-1 iv27_ge_12 1 iv27_ge_11 >= 0 ;
1 iv27_ge_11 1 ~iv27_ge_12 2 ~iv27_eq_11 >= 2 ;
-1 iv27_ge_11 -1 ~iv27_ge_12 1 iv27_eq_11 >= -1 ;
1 iv27_eq_11 1 ~iv375_iv375_t >= 1 ;
1 ~iv27_eq_11 1 iv375_iv375_t >= 1 ;
* constraint equals iff
1 iv28_series28_b_0 2 iv28_series28_b_1 4 iv28_series28_b_2 8 iv28_series28_b_3 16 iv28_series28_b_4 12 ~iv28_ge_12 >= 12 ;
-1 iv28_series28_b_0 -2 iv28_series28_b_1 -4 iv28_series28_b_2 -8 iv28_series28_b_3 -16 iv28_series28_b_4 20 iv28_ge_12 >= -11 ;
-1 iv28_ge_12 1 iv28_ge_11 >= 0 ;
1 iv28_ge_11 1 ~iv28_ge_12 2 ~iv28_eq_11 >= 2 ;
-1 iv28_ge_11 -1 ~iv28_ge_12 1 iv28_eq_11 >= -1 ;
1 iv28_eq_11 1 ~iv376_iv376_t >= 1 ;
1 ~iv28_eq_11 1 iv376_iv376_t >= 1 ;
* constraint linear equality
* linear eq -1*varidx 11 1*varidx 348 1*varidx 349 1*varidx 350 1*varidx 351 1*varidx 352 1*varidx 353 1*varidx 354 1*varidx 355 1*varidx 356 1*varidx 357 1*varidx 358 1*varidx 359 1*varidx 360 1*varidx 361 1*varidx 362 1*varidx 363 1*varidx 364 1*varidx 365 1*varidx 366 1*varidx 367 1*varidx 368 1*varidx 369 1*varidx 370 1*varidx 371 1*varidx 372 1*varidx 373 1*varidx 374 1*varidx 375 1*varidx 376 <= 0
-1 iv11_series11_b_0 -2 iv11_series11_b_1 -4 iv11_series11_b_2 -8 iv11_series11_b_3 -16 iv11_series11_b_4 1 iv348_iv348_t 1 iv349_iv349_t 1 iv350_iv350_t 1 iv351_iv351_t 1 iv352_iv352_t 1 iv353_iv353_t 1 iv354_iv354_t 1 iv355_iv355_t 1 iv356_iv356_t 1 iv357_iv357_t 1 iv358_iv358_t 1 iv359_iv359_t 1 iv360_iv360_t 1 iv361_iv361_t 1 iv362_iv362_t 1 iv363_iv363_t 1 iv364_iv364_t 1 iv365_iv365_t 1 iv366_iv366_t 1 iv367_iv367_t 1 iv368_iv368_t 1 iv369_iv369_t 1 iv370_iv370_t 1 iv371_iv371_t 1 iv372_iv372_t 1 iv373_iv373_t 1 iv374_iv374_t 1 iv375_iv375_t 1 iv376_iv376_t >= 0 ;
1 iv11_series11_b_0 2 iv11_series11_b_1 4 iv11_series11_b_2 8 iv11_series11_b_3 16 iv11_series11_b_4 -1 iv348_iv348_t -1 iv349_iv349_t -1 iv350_iv350_t -1 iv351_iv351_t -1 iv352_iv352_t -1 iv353_iv353_t -1 iv354_iv354_t -1 iv355_iv355_t -1 iv356_iv356_t -1 iv357_iv357_t -1 iv358_iv358_t -1 iv359_iv359_t -1 iv360_iv360_t -1 iv361_iv361_t -1 iv362_iv362_t -1 iv363_iv363_t -1 iv364_iv364_t -1 iv365_iv365_t -1 iv366_iv366_t -1 iv367_iv367_t -1 iv368_iv368_t -1 iv369_iv369_t -1 iv370_iv370_t -1 iv371_iv371_t -1 iv372_iv372_t -1 iv373_iv373_t -1 iv374_iv374_t -1 iv375_iv375_t -1 iv376_iv376_t >= 0 ;
* constraint equals iff
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 8 iv0_series0_b_3 16 iv0_series0_b_4 13 ~iv0_ge_13 >= 13 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 -8 iv0_series0_b_3 -16 iv0_series0_b_4 19 iv0_ge_13 >= -12 ;
-1 iv0_ge_13 1 iv0_ge_12 >= 0 ;
1 iv0_ge_12 1 ~iv0_ge_13 2 ~iv0_eq_12 >= 2 ;
-1 iv0_ge_12 -1 ~iv0_ge_13 1 iv0_eq_12 >= -1 ;
1 iv0_eq_12 1 ~iv377_iv377_t >= 1 ;
1 ~iv0_eq_12 1 iv377_iv377_t >= 1 ;
* constraint equals iff
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 8 iv1_series1_b_3 16 iv1_series1_b_4 13 ~iv1_ge_13 >= 13 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 -8 iv1_series1_b_3 -16 iv1_series1_b_4 19 iv1_ge_13 >= -12 ;
-1 iv1_ge_13 1 iv1_ge_12 >= 0 ;
1 iv1_ge_12 1 ~iv1_ge_13 2 ~iv1_eq_12 >= 2 ;
-1 iv1_ge_12 -1 ~iv1_ge_13 1 iv1_eq_12 >= -1 ;
1 iv1_eq_12 1 ~iv378_iv378_t >= 1 ;
1 ~iv1_eq_12 1 iv378_iv378_t >= 1 ;
* constraint equals iff
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 8 iv2_series2_b_3 16 iv2_series2_b_4 13 ~iv2_ge_13 >= 13 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 -8 iv2_series2_b_3 -16 iv2_series2_b_4 19 iv2_ge_13 >= -12 ;
-1 iv2_ge_13 1 iv2_ge_12 >= 0 ;
1 iv2_ge_12 1 ~iv2_ge_13 2 ~iv2_eq_12 >= 2 ;
-1 iv2_ge_12 -1 ~iv2_ge_13 1 iv2_eq_12 >= -1 ;
1 iv2_eq_12 1 ~iv379_iv379_t >= 1 ;
1 ~iv2_eq_12 1 iv379_iv379_t >= 1 ;
* constraint equals iff
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 8 iv3_series3_b_3 16 iv3_series3_b_4 13 ~iv3_ge_13 >= 13 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 -8 iv3_series3_b_3 -16 iv3_series3_b_4 19 iv3_ge_13 >= -12 ;
-1 iv3_ge_13 1 iv3_ge_12 >= 0 ;
1 iv3_ge_12 1 ~iv3_ge_13 2 ~iv3_eq_12 >= 2 ;
-1 iv3_ge_12 -1 ~iv3_ge_13 1 iv3_eq_12 >= -1 ;
1 iv3_eq_12 1 ~iv380_iv380_t >= 1 ;
1 ~iv3_eq_12 1 iv380_iv380_t >= 1 ;
* constraint equals iff
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 8 iv4_series4_b_3 16 iv4_series4_b_4 13 ~iv4_ge_13 >= 13 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 -8 iv4_series4_b_3 -16 iv4_series4_b_4 19 iv4_ge_13 >= -12 ;
-1 iv4_ge_13 1 iv4_ge_12 >= 0 ;
1 iv4_ge_12 1 ~iv4_ge_13 2 ~iv4_eq_12 >= 2 ;
-1 iv4_ge_12 -1 ~iv4_ge_13 1 iv4_eq_12 >= -1 ;
1 iv4_eq_12 1 ~iv381_iv381_t >= 1 ;
1 ~iv4_eq_12 1 iv381_iv381_t >= 1 ;
* constraint equals iff
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 8 iv5_series5_b_3 16 iv5_series5_b_4 13 ~iv5_ge_13 >= 13 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 -8 iv5_series5_b_3 -16 iv5_series5_b_4 19 iv5_ge_13 >= -12 ;
-1 iv5_ge_13 1 iv5_ge_12 >= 0 ;
1 iv5_ge_12 1 ~iv5_ge_13 2 ~iv5_eq_12 >= 2 ;
-1 iv5_ge_12 -1 ~iv5_ge_13 1 iv5_eq_12 >= -1 ;
1 iv5_eq_12 1 ~iv382_iv382_t >= 1 ;
1 ~iv5_eq_12 1 iv382_iv382_t >= 1 ;
* constraint equals iff
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 8 iv6_series6_b_3 16 iv6_series6_b_4 13 ~iv6_ge_13 >= 13 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 -8 iv6_series6_b_3 -16 iv6_series6_b_4 19 iv6_ge_13 >= -12 ;
-1 iv6_ge_13 1 iv6_ge_12 >= 0 ;
1 iv6_ge_12 1 ~iv6_ge_13 2 ~iv6_eq_12 >= 2 ;
-1 iv6_ge_12 -1 ~iv6_ge_13 1 iv6_eq_12 >= -1 ;
1 iv6_eq_12 1 ~iv383_iv383_t >= 1 ;
1 ~iv6_eq_12 1 iv383_iv383_t >= 1 ;
* constraint equals iff
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 8 iv7_series7_b_3 16 iv7_series7_b_4 13 ~iv7_ge_13 >= 13 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 -8 iv7_series7_b_3 -16 iv7_series7_b_4 19 iv7_ge_13 >= -12 ;
-1 iv7_ge_13 1 iv7_ge_12 >= 0 ;
1 iv7_ge_12 1 ~iv7_ge_13 2 ~iv7_eq_12 >= 2 ;
-1 iv7_ge_12 -1 ~iv7_ge_13 1 iv7_eq_12 >= -1 ;
1 iv7_eq_12 1 ~iv384_iv384_t >= 1 ;
1 ~iv7_eq_12 1 iv384_iv384_t >= 1 ;
* constraint equals iff
1 iv8_series8_b_0 2 iv8_series8_b_1 4 iv8_series8_b_2 8 iv8_series8_b_3 16 iv8_series8_b_4 13 ~iv8_ge_13 >= 13 ;
-1 iv8_series8_b_0 -2 iv8_series8_b_1 -4 iv8_series8_b_2 -8 iv8_series8_b_3 -16 iv8_series8_b_4 19 iv8_ge_13 >= -12 ;
-1 iv8_ge_13 1 iv8_ge_12 >= 0 ;
1 iv8_ge_12 1 ~iv8_ge_13 2 ~iv8_eq_12 >= 2 ;
-1 iv8_ge_12 -1 ~iv8_ge_13 1 iv8_eq_12 >= -1 ;
1 iv8_eq_12 1 ~iv385_iv385_t >= 1 ;
1 ~iv8_eq_12 1 iv385_iv385_t >= 1 ;
* constraint equals iff
1 iv9_series9_b_0 2 iv9_series9_b_1 4 iv9_series9_b_2 8 iv9_series9_b_3 16 iv9_series9_b_4 13 ~iv9_ge_13 >= 13 ;
-1 iv9_series9_b_0 -2 iv9_series9_b_1 -4 iv9_series9_b_2 -8 iv9_series9_b_3 -16 iv9_series9_b_4 19 iv9_ge_13 >= -12 ;
-1 iv9_ge_13 1 iv9_ge_12 >= 0 ;
1 iv9_ge_12 1 ~iv9_ge_13 2 ~iv9_eq_12 >= 2 ;
-1 iv9_ge_12 -1 ~iv9_ge_13 1 iv9_eq_12 >= -1 ;
1 iv9_eq_12 1 ~iv386_iv386_t >= 1 ;
1 ~iv9_eq_12 1 iv386_iv386_t >= 1 ;
* constraint equals iff
1 iv10_series10_b_0 2 iv10_series10_b_1 4 iv10_series10_b_2 8 iv10_series10_b_3 16 iv10_series10_b_4 13 ~iv10_ge_13 >= 13 ;
-1 iv10_series10_b_0 -2 iv10_series10_b_1 -4 iv10_series10_b_2 -8 iv10_series10_b_3 -16 iv10_series10_b_4 19 iv10_ge_13 >= -12 ;
-1 iv10_ge_13 1 iv10_ge_12 >= 0 ;
1 iv10_ge_12 1 ~iv10_ge_13 2 ~iv10_eq_12 >= 2 ;
-1 iv10_ge_12 -1 ~iv10_ge_13 1 iv10_eq_12 >= -1 ;
1 iv10_eq_12 1 ~iv387_iv387_t >= 1 ;
1 ~iv10_eq_12 1 iv387_iv387_t >= 1 ;
* constraint equals iff
1 iv11_series11_b_0 2 iv11_series11_b_1 4 iv11_series11_b_2 8 iv11_series11_b_3 16 iv11_series11_b_4 13 ~iv11_ge_13 >= 13 ;
-1 iv11_series11_b_0 -2 iv11_series11_b_1 -4 iv11_series11_b_2 -8 iv11_series11_b_3 -16 iv11_series11_b_4 19 iv11_ge_13 >= -12 ;
-1 iv11_ge_13 1 iv11_ge_12 >= 0 ;
1 iv11_ge_12 1 ~iv11_ge_13 2 ~iv11_eq_12 >= 2 ;
-1 iv11_ge_12 -1 ~iv11_ge_13 1 iv11_eq_12 >= -1 ;
1 iv11_eq_12 1 ~iv388_iv388_t >= 1 ;
1 ~iv11_eq_12 1 iv388_iv388_t >= 1 ;
* constraint equals iff
1 iv12_series12_b_0 2 iv12_series12_b_1 4 iv12_series12_b_2 8 iv12_series12_b_3 16 iv12_series12_b_4 13 ~iv12_ge_13 >= 13 ;
-1 iv12_series12_b_0 -2 iv12_series12_b_1 -4 iv12_series12_b_2 -8 iv12_series12_b_3 -16 iv12_series12_b_4 19 iv12_ge_13 >= -12 ;
-1 iv12_ge_13 1 iv12_ge_12 >= 0 ;
1 iv12_ge_12 1 ~iv12_ge_13 2 ~iv12_eq_12 >= 2 ;
-1 iv12_ge_12 -1 ~iv12_ge_13 1 iv12_eq_12 >= -1 ;
1 iv12_eq_12 1 ~iv389_iv389_t >= 1 ;
1 ~iv12_eq_12 1 iv389_iv389_t >= 1 ;
* constraint equals iff
1 iv13_series13_b_0 2 iv13_series13_b_1 4 iv13_series13_b_2 8 iv13_series13_b_3 16 iv13_series13_b_4 13 ~iv13_ge_13 >= 13 ;
-1 iv13_series13_b_0 -2 iv13_series13_b_1 -4 iv13_series13_b_2 -8 iv13_series13_b_3 -16 iv13_series13_b_4 19 iv13_ge_13 >= -12 ;
-1 iv13_ge_13 1 iv13_ge_12 >= 0 ;
1 iv13_ge_12 1 ~iv13_ge_13 2 ~iv13_eq_12 >= 2 ;
-1 iv13_ge_12 -1 ~iv13_ge_13 1 iv13_eq_12 >= -1 ;
1 iv13_eq_12 1 ~iv390_iv390_t >= 1 ;
1 ~iv13_eq_12 1 iv390_iv390_t >= 1 ;
* constraint equals iff
1 iv14_series14_b_0 2 iv14_series14_b_1 4 iv14_series14_b_2 8 iv14_series14_b_3 16 iv14_series14_b_4 13 ~iv14_ge_13 >= 13 ;
-1 iv14_series14_b_0 -2 iv14_series14_b_1 -4 iv14_series14_b_2 -8 iv14_series14_b_3 -16 iv14_series14_b_4 19 iv14_ge_13 >= -12 ;
-1 iv14_ge_13 1 iv14_ge_12 >= 0 ;
1 iv14_ge_12 1 ~iv14_ge_13 2 ~iv14_eq_12 >= 2 ;
-1 iv14_ge_12 -1 ~iv14_ge_13 1 iv14_eq_12 >= -1 ;
1 iv14_eq_12 1 ~iv391_iv391_t >= 1 ;
1 ~iv14_eq_12 1 iv391_iv391_t >= 1 ;
* constraint equals iff
1 iv15_series15_b_0 2 iv15_series15_b_1 4 iv15_series15_b_2 8 iv15_series15_b_3 16 iv15_series15_b_4 13 ~iv15_ge_13 >= 13 ;
-1 iv15_series15_b_0 -2 iv15_series15_b_1 -4 iv15_series15_b_2 -8 iv15_series15_b_3 -16 iv15_series15_b_4 19 iv15_ge_13 >= -12 ;
-1 iv15_ge_13 1 iv15_ge_12 >= 0 ;
1 iv15_ge_12 1 ~iv15_ge_13 2 ~iv15_eq_12 >= 2 ;
-1 iv15_ge_12 -1 ~iv15_ge_13 1 iv15_eq_12 >= -1 ;
1 iv15_eq_12 1 ~iv392_iv392_t >= 1 ;
1 ~iv15_eq_12 1 iv392_iv392_t >= 1 ;
* constraint equals iff
1 iv16_series16_b_0 2 iv16_series16_b_1 4 iv16_series16_b_2 8 iv16_series16_b_3 16 iv16_series16_b_4 13 ~iv16_ge_13 >= 13 ;
-1 iv16_series16_b_0 -2 iv16_series16_b_1 -4 iv16_series16_b_2 -8 iv16_series16_b_3 -16 iv16_series16_b_4 19 iv16_ge_13 >= -12 ;
-1 iv16_ge_13 1 iv16_ge_12 >= 0 ;
1 iv16_ge_12 1 ~iv16_ge_13 2 ~iv16_eq_12 >= 2 ;
-1 iv16_ge_12 -1 ~iv16_ge_13 1 iv16_eq_12 >= -1 ;
1 iv16_eq_12 1 ~iv393_iv393_t >= 1 ;
1 ~iv16_eq_12 1 iv393_iv393_t >= 1 ;
* constraint equals iff
1 iv17_series17_b_0 2 iv17_series17_b_1 4 iv17_series17_b_2 8 iv17_series17_b_3 16 iv17_series17_b_4 13 ~iv17_ge_13 >= 13 ;
-1 iv17_series17_b_0 -2 iv17_series17_b_1 -4 iv17_series17_b_2 -8 iv17_series17_b_3 -16 iv17_series17_b_4 19 iv17_ge_13 >= -12 ;
-1 iv17_ge_13 1 iv17_ge_12 >= 0 ;
1 iv17_ge_12 1 ~iv17_ge_13 2 ~iv17_eq_12 >= 2 ;
-1 iv17_ge_12 -1 ~iv17_ge_13 1 iv17_eq_12 >= -1 ;
1 iv17_eq_12 1 ~iv394_iv394_t >= 1 ;
1 ~iv17_eq_12 1 iv394_iv394_t >= 1 ;
* constraint equals iff
1 iv18_series18_b_0 2 iv18_series18_b_1 4 iv18_series18_b_2 8 iv18_series18_b_3 16 iv18_series18_b_4 13 ~iv18_ge_13 >= 13 ;
-1 iv18_series18_b_0 -2 iv18_series18_b_1 -4 iv18_series18_b_2 -8 iv18_series18_b_3 -16 iv18_series18_b_4 19 iv18_ge_13 >= -12 ;
-1 iv18_ge_13 1 iv18_ge_12 >= 0 ;
1 iv18_ge_12 1 ~iv18_ge_13 2 ~iv18_eq_12 >= 2 ;
-1 iv18_ge_12 -1 ~iv18_ge_13 1 iv18_eq_12 >= -1 ;
1 iv18_eq_12 1 ~iv395_iv395_t >= 1 ;
1 ~iv18_eq_12 1 iv395_iv395_t >= 1 ;
* constraint equals iff
1 iv19_series19_b_0 2 iv19_series19_b_1 4 iv19_series19_b_2 8 iv19_series19_b_3 16 iv19_series19_b_4 13 ~iv19_ge_13 >= 13 ;
-1 iv19_series19_b_0 -2 iv19_series19_b_1 -4 iv19_series19_b_2 -8 iv19_series19_b_3 -16 iv19_series19_b_4 19 iv19_ge_13 >= -12 ;
-1 iv19_ge_13 1 iv19_ge_12 >= 0 ;
1 iv19_ge_12 1 ~iv19_ge_13 2 ~iv19_eq_12 >= 2 ;
-1 iv19_ge_12 -1 ~iv19_ge_13 1 iv19_eq_12 >= -1 ;
1 iv19_eq_12 1 ~iv396_iv396_t >= 1 ;
1 ~iv19_eq_12 1 iv396_iv396_t >= 1 ;
* constraint equals iff
1 iv20_series20_b_0 2 iv20_series20_b_1 4 iv20_series20_b_2 8 iv20_series20_b_3 16 iv20_series20_b_4 13 ~iv20_ge_13 >= 13 ;
-1 iv20_series20_b_0 -2 iv20_series20_b_1 -4 iv20_series20_b_2 -8 iv20_series20_b_3 -16 iv20_series20_b_4 19 iv20_ge_13 >= -12 ;
-1 iv20_ge_13 1 iv20_ge_12 >= 0 ;
1 iv20_ge_12 1 ~iv20_ge_13 2 ~iv20_eq_12 >= 2 ;
-1 iv20_ge_12 -1 ~iv20_ge_13 1 iv20_eq_12 >= -1 ;
1 iv20_eq_12 1 ~iv397_iv397_t >= 1 ;
1 ~iv20_eq_12 1 iv397_iv397_t >= 1 ;
* constraint equals iff
1 iv21_series21_b_0 2 iv21_series21_b_1 4 iv21_series21_b_2 8 iv21_series21_b_3 16 iv21_series21_b_4 13 ~iv21_ge_13 >= 13 ;
-1 iv21_series21_b_0 -2 iv21_series21_b_1 -4 iv21_series21_b_2 -8 iv21_series21_b_3 -16 iv21_series21_b_4 19 iv21_ge_13 >= -12 ;
-1 iv21_ge_13 1 iv21_ge_12 >= 0 ;
1 iv21_ge_12 1 ~iv21_ge_13 2 ~iv21_eq_12 >= 2 ;
-1 iv21_ge_12 -1 ~iv21_ge_13 1 iv21_eq_12 >= -1 ;
1 iv21_eq_12 1 ~iv398_iv398_t >= 1 ;
1 ~iv21_eq_12 1 iv398_iv398_t >= 1 ;
* constraint equals iff
1 iv22_series22_b_0 2 iv22_series22_b_1 4 iv22_series22_b_2 8 iv22_series22_b_3 16 iv22_series22_b_4 13 ~iv22_ge_13 >= 13 ;
-1 iv22_series22_b_0 -2 iv22_series22_b_1 -4 iv22_series22_b_2 -8 iv22_series22_b_3 -16 iv22_series22_b_4 19 iv22_ge_13 >= -12 ;
-1 iv22_ge_13 1 iv22_ge_12 >= 0 ;
1 iv22_ge_12 1 ~iv22_ge_13 2 ~iv22_eq_12 >= 2 ;
-1 iv22_ge_12 -1 ~iv22_ge_13 1 iv22_eq_12 >= -1 ;
1 iv22_eq_12 1 ~iv399_iv399_t >= 1 ;
1 ~iv22_eq_12 1 iv399_iv399_t >= 1 ;
* constraint equals iff
1 iv23_series23_b_0 2 iv23_series23_b_1 4 iv23_series23_b_2 8 iv23_series23_b_3 16 iv23_series23_b_4 13 ~iv23_ge_13 >= 13 ;
-1 iv23_series23_b_0 -2 iv23_series23_b_1 -4 iv23_series23_b_2 -8 iv23_series23_b_3 -16 iv23_series23_b_4 19 iv23_ge_13 >= -12 ;
-1 iv23_ge_13 1 iv23_ge_12 >= 0 ;
1 iv23_ge_12 1 ~iv23_ge_13 2 ~iv23_eq_12 >= 2 ;
-1 iv23_ge_12 -1 ~iv23_ge_13 1 iv23_eq_12 >= -1 ;
1 iv23_eq_12 1 ~iv400_iv400_t >= 1 ;
1 ~iv23_eq_12 1 iv400_iv400_t >= 1 ;
* constraint equals iff
1 iv24_series24_b_0 2 iv24_series24_b_1 4 iv24_series24_b_2 8 iv24_series24_b_3 16 iv24_series24_b_4 13 ~iv24_ge_13 >= 13 ;
-1 iv24_series24_b_0 -2 iv24_series24_b_1 -4 iv24_series24_b_2 -8 iv24_series24_b_3 -16 iv24_series24_b_4 19 iv24_ge_13 >= -12 ;
-1 iv24_ge_13 1 iv24_ge_12 >= 0 ;
1 iv24_ge_12 1 ~iv24_ge_13 2 ~iv24_eq_12 >= 2 ;
-1 iv24_ge_12 -1 ~iv24_ge_13 1 iv24_eq_12 >= -1 ;
1 iv24_eq_12 1 ~iv401_iv401_t >= 1 ;
1 ~iv24_eq_12 1 iv401_iv401_t >= 1 ;
* constraint equals iff
1 iv25_series25_b_0 2 iv25_series25_b_1 4 iv25_series25_b_2 8 iv25_series25_b_3 16 iv25_series25_b_4 13 ~iv25_ge_13 >= 13 ;
-1 iv25_series25_b_0 -2 iv25_series25_b_1 -4 iv25_series25_b_2 -8 iv25_series25_b_3 -16 iv25_series25_b_4 19 iv25_ge_13 >= -12 ;
-1 iv25_ge_13 1 iv25_ge_12 >= 0 ;
1 iv25_ge_12 1 ~iv25_ge_13 2 ~iv25_eq_12 >= 2 ;
-1 iv25_ge_12 -1 ~iv25_ge_13 1 iv25_eq_12 >= -1 ;
1 iv25_eq_12 1 ~iv402_iv402_t >= 1 ;
1 ~iv25_eq_12 1 iv402_iv402_t >= 1 ;
* constraint equals iff
1 iv26_series26_b_0 2 iv26_series26_b_1 4 iv26_series26_b_2 8 iv26_series26_b_3 16 iv26_series26_b_4 13 ~iv26_ge_13 >= 13 ;
-1 iv26_series26_b_0 -2 iv26_series26_b_1 -4 iv26_series26_b_2 -8 iv26_series26_b_3 -16 iv26_series26_b_4 19 iv26_ge_13 >= -12 ;
-1 iv26_ge_13 1 iv26_ge_12 >= 0 ;
1 iv26_ge_12 1 ~iv26_ge_13 2 ~iv26_eq_12 >= 2 ;
-1 iv26_ge_12 -1 ~iv26_ge_13 1 iv26_eq_12 >= -1 ;
1 iv26_eq_12 1 ~iv403_iv403_t >= 1 ;
1 ~iv26_eq_12 1 iv403_iv403_t >= 1 ;
* constraint equals iff
1 iv27_series27_b_0 2 iv27_series27_b_1 4 iv27_series27_b_2 8 iv27_series27_b_3 16 iv27_series27_b_4 13 ~iv27_ge_13 >= 13 ;
-1 iv27_series27_b_0 -2 iv27_series27_b_1 -4 iv27_series27_b_2 -8 iv27_series27_b_3 -16 iv27_series27_b_4 19 iv27_ge_13 >= -12 ;
-1 iv27_ge_13 1 iv27_ge_12 >= 0 ;
1 iv27_ge_12 1 ~iv27_ge_13 2 ~iv27_eq_12 >= 2 ;
-1 iv27_ge_12 -1 ~iv27_ge_13 1 iv27_eq_12 >= -1 ;
1 iv27_eq_12 1 ~iv404_iv404_t >= 1 ;
1 ~iv27_eq_12 1 iv404_iv404_t >= 1 ;
* constraint equals iff
1 iv28_series28_b_0 2 iv28_series28_b_1 4 iv28_series28_b_2 8 iv28_series28_b_3 16 iv28_series28_b_4 13 ~iv28_ge_13 >= 13 ;
-1 iv28_series28_b_0 -2 iv28_series28_b_1 -4 iv28_series28_b_2 -8 iv28_series28_b_3 -16 iv28_series28_b_4 19 iv28_ge_13 >= -12 ;
-1 iv28_ge_13 1 iv28_ge_12 >= 0 ;
1 iv28_ge_12 1 ~iv28_ge_13 2 ~iv28_eq_12 >= 2 ;
-1 iv28_ge_12 -1 ~iv28_ge_13 1 iv28_eq_12 >= -1 ;
1 iv28_eq_12 1 ~iv405_iv405_t >= 1 ;
1 ~iv28_eq_12 1 iv405_iv405_t >= 1 ;
* constraint linear equality
* linear eq -1*varidx 12 1*varidx 377 1*varidx 378 1*varidx 379 1*varidx 380 1*varidx 381 1*varidx 382 1*varidx 383 1*varidx 384 1*varidx 385 1*varidx 386 1*varidx 387 1*varidx 388 1*varidx 389 1*varidx 390 1*varidx 391 1*varidx 392 1*varidx 393 1*varidx 394 1*varidx 395 1*varidx 396 1*varidx 397 1*varidx 398 1*varidx 399 1*varidx 400 1*varidx 401 1*varidx 402 1*varidx 403 1*varidx 404 1*varidx 405 <= 0
-1 iv12_series12_b_0 -2 iv12_series12_b_1 -4 iv12_series12_b_2 -8 iv12_series12_b_3 -16 iv12_series12_b_4 1 iv377_iv377_t 1 iv378_iv378_t 1 iv379_iv379_t 1 iv380_iv380_t 1 iv381_iv381_t 1 iv382_iv382_t 1 iv383_iv383_t 1 iv384_iv384_t 1 iv385_iv385_t 1 iv386_iv386_t 1 iv387_iv387_t 1 iv388_iv388_t 1 iv389_iv389_t 1 iv390_iv390_t 1 iv391_iv391_t 1 iv392_iv392_t 1 iv393_iv393_t 1 iv394_iv394_t 1 iv395_iv395_t 1 iv396_iv396_t 1 iv397_iv397_t 1 iv398_iv398_t 1 iv399_iv399_t 1 iv400_iv400_t 1 iv401_iv401_t 1 iv402_iv402_t 1 iv403_iv403_t 1 iv404_iv404_t 1 iv405_iv405_t >= 0 ;
1 iv12_series12_b_0 2 iv12_series12_b_1 4 iv12_series12_b_2 8 iv12_series12_b_3 16 iv12_series12_b_4 -1 iv377_iv377_t -1 iv378_iv378_t -1 iv379_iv379_t -1 iv380_iv380_t -1 iv381_iv381_t -1 iv382_iv382_t -1 iv383_iv383_t -1 iv384_iv384_t -1 iv385_iv385_t -1 iv386_iv386_t -1 iv387_iv387_t -1 iv388_iv388_t -1 iv389_iv389_t -1 iv390_iv390_t -1 iv391_iv391_t -1 iv392_iv392_t -1 iv393_iv393_t -1 iv394_iv394_t -1 iv395_iv395_t -1 iv396_iv396_t -1 iv397_iv397_t -1 iv398_iv398_t -1 iv399_iv399_t -1 iv400_iv400_t -1 iv401_iv401_t -1 iv402_iv402_t -1 iv403_iv403_t -1 iv404_iv404_t -1 iv405_iv405_t >= 0 ;
* constraint equals iff
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 8 iv0_series0_b_3 16 iv0_series0_b_4 14 ~iv0_ge_14 >= 14 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 -8 iv0_series0_b_3 -16 iv0_series0_b_4 18 iv0_ge_14 >= -13 ;
-1 iv0_ge_14 1 iv0_ge_13 >= 0 ;
1 iv0_ge_13 1 ~iv0_ge_14 2 ~iv0_eq_13 >= 2 ;
-1 iv0_ge_13 -1 ~iv0_ge_14 1 iv0_eq_13 >= -1 ;
1 iv0_eq_13 1 ~iv406_iv406_t >= 1 ;
1 ~iv0_eq_13 1 iv406_iv406_t >= 1 ;
* constraint equals iff
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 8 iv1_series1_b_3 16 iv1_series1_b_4 14 ~iv1_ge_14 >= 14 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 -8 iv1_series1_b_3 -16 iv1_series1_b_4 18 iv1_ge_14 >= -13 ;
-1 iv1_ge_14 1 iv1_ge_13 >= 0 ;
1 iv1_ge_13 1 ~iv1_ge_14 2 ~iv1_eq_13 >= 2 ;
-1 iv1_ge_13 -1 ~iv1_ge_14 1 iv1_eq_13 >= -1 ;
1 iv1_eq_13 1 ~iv407_iv407_t >= 1 ;
1 ~iv1_eq_13 1 iv407_iv407_t >= 1 ;
* constraint equals iff
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 8 iv2_series2_b_3 16 iv2_series2_b_4 14 ~iv2_ge_14 >= 14 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 -8 iv2_series2_b_3 -16 iv2_series2_b_4 18 iv2_ge_14 >= -13 ;
-1 iv2_ge_14 1 iv2_ge_13 >= 0 ;
1 iv2_ge_13 1 ~iv2_ge_14 2 ~iv2_eq_13 >= 2 ;
-1 iv2_ge_13 -1 ~iv2_ge_14 1 iv2_eq_13 >= -1 ;
1 iv2_eq_13 1 ~iv408_iv408_t >= 1 ;
1 ~iv2_eq_13 1 iv408_iv408_t >= 1 ;
* constraint equals iff
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 8 iv3_series3_b_3 16 iv3_series3_b_4 14 ~iv3_ge_14 >= 14 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 -8 iv3_series3_b_3 -16 iv3_series3_b_4 18 iv3_ge_14 >= -13 ;
-1 iv3_ge_14 1 iv3_ge_13 >= 0 ;
1 iv3_ge_13 1 ~iv3_ge_14 2 ~iv3_eq_13 >= 2 ;
-1 iv3_ge_13 -1 ~iv3_ge_14 1 iv3_eq_13 >= -1 ;
1 iv3_eq_13 1 ~iv409_iv409_t >= 1 ;
1 ~iv3_eq_13 1 iv409_iv409_t >= 1 ;
* constraint equals iff
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 8 iv4_series4_b_3 16 iv4_series4_b_4 14 ~iv4_ge_14 >= 14 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 -8 iv4_series4_b_3 -16 iv4_series4_b_4 18 iv4_ge_14 >= -13 ;
-1 iv4_ge_14 1 iv4_ge_13 >= 0 ;
1 iv4_ge_13 1 ~iv4_ge_14 2 ~iv4_eq_13 >= 2 ;
-1 iv4_ge_13 -1 ~iv4_ge_14 1 iv4_eq_13 >= -1 ;
1 iv4_eq_13 1 ~iv410_iv410_t >= 1 ;
1 ~iv4_eq_13 1 iv410_iv410_t >= 1 ;
* constraint equals iff
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 8 iv5_series5_b_3 16 iv5_series5_b_4 14 ~iv5_ge_14 >= 14 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 -8 iv5_series5_b_3 -16 iv5_series5_b_4 18 iv5_ge_14 >= -13 ;
-1 iv5_ge_14 1 iv5_ge_13 >= 0 ;
1 iv5_ge_13 1 ~iv5_ge_14 2 ~iv5_eq_13 >= 2 ;
-1 iv5_ge_13 -1 ~iv5_ge_14 1 iv5_eq_13 >= -1 ;
1 iv5_eq_13 1 ~iv411_iv411_t >= 1 ;
1 ~iv5_eq_13 1 iv411_iv411_t >= 1 ;
* constraint equals iff
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 8 iv6_series6_b_3 16 iv6_series6_b_4 14 ~iv6_ge_14 >= 14 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 -8 iv6_series6_b_3 -16 iv6_series6_b_4 18 iv6_ge_14 >= -13 ;
-1 iv6_ge_14 1 iv6_ge_13 >= 0 ;
1 iv6_ge_13 1 ~iv6_ge_14 2 ~iv6_eq_13 >= 2 ;
-1 iv6_ge_13 -1 ~iv6_ge_14 1 iv6_eq_13 >= -1 ;
1 iv6_eq_13 1 ~iv412_iv412_t >= 1 ;
1 ~iv6_eq_13 1 iv412_iv412_t >= 1 ;
* constraint equals iff
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 8 iv7_series7_b_3 16 iv7_series7_b_4 14 ~iv7_ge_14 >= 14 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 -8 iv7_series7_b_3 -16 iv7_series7_b_4 18 iv7_ge_14 >= -13 ;
-1 iv7_ge_14 1 iv7_ge_13 >= 0 ;
1 iv7_ge_13 1 ~iv7_ge_14 2 ~iv7_eq_13 >= 2 ;
-1 iv7_ge_13 -1 ~iv7_ge_14 1 iv7_eq_13 >= -1 ;
1 iv7_eq_13 1 ~iv413_iv413_t >= 1 ;
1 ~iv7_eq_13 1 iv413_iv413_t >= 1 ;
* constraint equals iff
1 iv8_series8_b_0 2 iv8_series8_b_1 4 iv8_series8_b_2 8 iv8_series8_b_3 16 iv8_series8_b_4 14 ~iv8_ge_14 >= 14 ;
-1 iv8_series8_b_0 -2 iv8_series8_b_1 -4 iv8_series8_b_2 -8 iv8_series8_b_3 -16 iv8_series8_b_4 18 iv8_ge_14 >= -13 ;
-1 iv8_ge_14 1 iv8_ge_13 >= 0 ;
1 iv8_ge_13 1 ~iv8_ge_14 2 ~iv8_eq_13 >= 2 ;
-1 iv8_ge_13 -1 ~iv8_ge_14 1 iv8_eq_13 >= -1 ;
1 iv8_eq_13 1 ~iv414_iv414_t >= 1 ;
1 ~iv8_eq_13 1 iv414_iv414_t >= 1 ;
* constraint equals iff
1 iv9_series9_b_0 2 iv9_series9_b_1 4 iv9_series9_b_2 8 iv9_series9_b_3 16 iv9_series9_b_4 14 ~iv9_ge_14 >= 14 ;
-1 iv9_series9_b_0 -2 iv9_series9_b_1 -4 iv9_series9_b_2 -8 iv9_series9_b_3 -16 iv9_series9_b_4 18 iv9_ge_14 >= -13 ;
-1 iv9_ge_14 1 iv9_ge_13 >= 0 ;
1 iv9_ge_13 1 ~iv9_ge_14 2 ~iv9_eq_13 >= 2 ;
-1 iv9_ge_13 -1 ~iv9_ge_14 1 iv9_eq_13 >= -1 ;
1 iv9_eq_13 1 ~iv415_iv415_t >= 1 ;
1 ~iv9_eq_13 1 iv415_iv415_t >= 1 ;
* constraint equals iff
1 iv10_series10_b_0 2 iv10_series10_b_1 4 iv10_series10_b_2 8 iv10_series10_b_3 16 iv10_series10_b_4 14 ~iv10_ge_14 >= 14 ;
-1 iv10_series10_b_0 -2 iv10_series10_b_1 -4 iv10_series10_b_2 -8 iv10_series10_b_3 -16 iv10_series10_b_4 18 iv10_ge_14 >= -13 ;
-1 iv10_ge_14 1 iv10_ge_13 >= 0 ;
1 iv10_ge_13 1 ~iv10_ge_14 2 ~iv10_eq_13 >= 2 ;
-1 iv10_ge_13 -1 ~iv10_ge_14 1 iv10_eq_13 >= -1 ;
1 iv10_eq_13 1 ~iv416_iv416_t >= 1 ;
1 ~iv10_eq_13 1 iv416_iv416_t >= 1 ;
* constraint equals iff
1 iv11_series11_b_0 2 iv11_series11_b_1 4 iv11_series11_b_2 8 iv11_series11_b_3 16 iv11_series11_b_4 14 ~iv11_ge_14 >= 14 ;
-1 iv11_series11_b_0 -2 iv11_series11_b_1 -4 iv11_series11_b_2 -8 iv11_series11_b_3 -16 iv11_series11_b_4 18 iv11_ge_14 >= -13 ;
-1 iv11_ge_14 1 iv11_ge_13 >= 0 ;
1 iv11_ge_13 1 ~iv11_ge_14 2 ~iv11_eq_13 >= 2 ;
-1 iv11_ge_13 -1 ~iv11_ge_14 1 iv11_eq_13 >= -1 ;
1 iv11_eq_13 1 ~iv417_iv417_t >= 1 ;
1 ~iv11_eq_13 1 iv417_iv417_t >= 1 ;
* constraint equals iff
1 iv12_series12_b_0 2 iv12_series12_b_1 4 iv12_series12_b_2 8 iv12_series12_b_3 16 iv12_series12_b_4 14 ~iv12_ge_14 >= 14 ;
-1 iv12_series12_b_0 -2 iv12_series12_b_1 -4 iv12_series12_b_2 -8 iv12_series12_b_3 -16 iv12_series12_b_4 18 iv12_ge_14 >= -13 ;
-1 iv12_ge_14 1 iv12_ge_13 >= 0 ;
1 iv12_ge_13 1 ~iv12_ge_14 2 ~iv12_eq_13 >= 2 ;
-1 iv12_ge_13 -1 ~iv12_ge_14 1 iv12_eq_13 >= -1 ;
1 iv12_eq_13 1 ~iv418_iv418_t >= 1 ;
1 ~iv12_eq_13 1 iv418_iv418_t >= 1 ;
* constraint equals iff
1 iv13_series13_b_0 2 iv13_series13_b_1 4 iv13_series13_b_2 8 iv13_series13_b_3 16 iv13_series13_b_4 14 ~iv13_ge_14 >= 14 ;
-1 iv13_series13_b_0 -2 iv13_series13_b_1 -4 iv13_series13_b_2 -8 iv13_series13_b_3 -16 iv13_series13_b_4 18 iv13_ge_14 >= -13 ;
-1 iv13_ge_14 1 iv13_ge_13 >= 0 ;
1 iv13_ge_13 1 ~iv13_ge_14 2 ~iv13_eq_13 >= 2 ;
-1 iv13_ge_13 -1 ~iv13_ge_14 1 iv13_eq_13 >= -1 ;
1 iv13_eq_13 1 ~iv419_iv419_t >= 1 ;
1 ~iv13_eq_13 1 iv419_iv419_t >= 1 ;
* constraint equals iff
1 iv14_series14_b_0 2 iv14_series14_b_1 4 iv14_series14_b_2 8 iv14_series14_b_3 16 iv14_series14_b_4 14 ~iv14_ge_14 >= 14 ;
-1 iv14_series14_b_0 -2 iv14_series14_b_1 -4 iv14_series14_b_2 -8 iv14_series14_b_3 -16 iv14_series14_b_4 18 iv14_ge_14 >= -13 ;
-1 iv14_ge_14 1 iv14_ge_13 >= 0 ;
1 iv14_ge_13 1 ~iv14_ge_14 2 ~iv14_eq_13 >= 2 ;
-1 iv14_ge_13 -1 ~iv14_ge_14 1 iv14_eq_13 >= -1 ;
1 iv14_eq_13 1 ~iv420_iv420_t >= 1 ;
1 ~iv14_eq_13 1 iv420_iv420_t >= 1 ;
* constraint equals iff
1 iv15_series15_b_0 2 iv15_series15_b_1 4 iv15_series15_b_2 8 iv15_series15_b_3 16 iv15_series15_b_4 14 ~iv15_ge_14 >= 14 ;
-1 iv15_series15_b_0 -2 iv15_series15_b_1 -4 iv15_series15_b_2 -8 iv15_series15_b_3 -16 iv15_series15_b_4 18 iv15_ge_14 >= -13 ;
-1 iv15_ge_14 1 iv15_ge_13 >= 0 ;
1 iv15_ge_13 1 ~iv15_ge_14 2 ~iv15_eq_13 >= 2 ;
-1 iv15_ge_13 -1 ~iv15_ge_14 1 iv15_eq_13 >= -1 ;
1 iv15_eq_13 1 ~iv421_iv421_t >= 1 ;
1 ~iv15_eq_13 1 iv421_iv421_t >= 1 ;
* constraint equals iff
1 iv16_series16_b_0 2 iv16_series16_b_1 4 iv16_series16_b_2 8 iv16_series16_b_3 16 iv16_series16_b_4 14 ~iv16_ge_14 >= 14 ;
-1 iv16_series16_b_0 -2 iv16_series16_b_1 -4 iv16_series16_b_2 -8 iv16_series16_b_3 -16 iv16_series16_b_4 18 iv16_ge_14 >= -13 ;
-1 iv16_ge_14 1 iv16_ge_13 >= 0 ;
1 iv16_ge_13 1 ~iv16_ge_14 2 ~iv16_eq_13 >= 2 ;
-1 iv16_ge_13 -1 ~iv16_ge_14 1 iv16_eq_13 >= -1 ;
1 iv16_eq_13 1 ~iv422_iv422_t >= 1 ;
1 ~iv16_eq_13 1 iv422_iv422_t >= 1 ;
* constraint equals iff
1 iv17_series17_b_0 2 iv17_series17_b_1 4 iv17_series17_b_2 8 iv17_series17_b_3 16 iv17_series17_b_4 14 ~iv17_ge_14 >= 14 ;
-1 iv17_series17_b_0 -2 iv17_series17_b_1 -4 iv17_series17_b_2 -8 iv17_series17_b_3 -16 iv17_series17_b_4 18 iv17_ge_14 >= -13 ;
-1 iv17_ge_14 1 iv17_ge_13 >= 0 ;
1 iv17_ge_13 1 ~iv17_ge_14 2 ~iv17_eq_13 >= 2 ;
-1 iv17_ge_13 -1 ~iv17_ge_14 1 iv17_eq_13 >= -1 ;
1 iv17_eq_13 1 ~iv423_iv423_t >= 1 ;
1 ~iv17_eq_13 1 iv423_iv423_t >= 1 ;
* constraint equals iff
1 iv18_series18_b_0 2 iv18_series18_b_1 4 iv18_series18_b_2 8 iv18_series18_b_3 16 iv18_series18_b_4 14 ~iv18_ge_14 >= 14 ;
-1 iv18_series18_b_0 -2 iv18_series18_b_1 -4 iv18_series18_b_2 -8 iv18_series18_b_3 -16 iv18_series18_b_4 18 iv18_ge_14 >= -13 ;
-1 iv18_ge_14 1 iv18_ge_13 >= 0 ;
1 iv18_ge_13 1 ~iv18_ge_14 2 ~iv18_eq_13 >= 2 ;
-1 iv18_ge_13 -1 ~iv18_ge_14 1 iv18_eq_13 >= -1 ;
1 iv18_eq_13 1 ~iv424_iv424_t >= 1 ;
1 ~iv18_eq_13 1 iv424_iv424_t >= 1 ;
* constraint equals iff
1 iv19_series19_b_0 2 iv19_series19_b_1 4 iv19_series19_b_2 8 iv19_series19_b_3 16 iv19_series19_b_4 14 ~iv19_ge_14 >= 14 ;
-1 iv19_series19_b_0 -2 iv19_series19_b_1 -4 iv19_series19_b_2 -8 iv19_series19_b_3 -16 iv19_series19_b_4 18 iv19_ge_14 >= -13 ;
-1 iv19_ge_14 1 iv19_ge_13 >= 0 ;
1 iv19_ge_13 1 ~iv19_ge_14 2 ~iv19_eq_13 >= 2 ;
-1 iv19_ge_13 -1 ~iv19_ge_14 1 iv19_eq_13 >= -1 ;
1 iv19_eq_13 1 ~iv425_iv425_t >= 1 ;
1 ~iv19_eq_13 1 iv425_iv425_t >= 1 ;
* constraint equals iff
1 iv20_series20_b_0 2 iv20_series20_b_1 4 iv20_series20_b_2 8 iv20_series20_b_3 16 iv20_series20_b_4 14 ~iv20_ge_14 >= 14 ;
-1 iv20_series20_b_0 -2 iv20_series20_b_1 -4 iv20_series20_b_2 -8 iv20_series20_b_3 -16 iv20_series20_b_4 18 iv20_ge_14 >= -13 ;
-1 iv20_ge_14 1 iv20_ge_13 >= 0 ;
1 iv20_ge_13 1 ~iv20_ge_14 2 ~iv20_eq_13 >= 2 ;
-1 iv20_ge_13 -1 ~iv20_ge_14 1 iv20_eq_13 >= -1 ;
1 iv20_eq_13 1 ~iv426_iv426_t >= 1 ;
1 ~iv20_eq_13 1 iv426_iv426_t >= 1 ;
* constraint equals iff
1 iv21_series21_b_0 2 iv21_series21_b_1 4 iv21_series21_b_2 8 iv21_series21_b_3 16 iv21_series21_b_4 14 ~iv21_ge_14 >= 14 ;
-1 iv21_series21_b_0 -2 iv21_series21_b_1 -4 iv21_series21_b_2 -8 iv21_series21_b_3 -16 iv21_series21_b_4 18 iv21_ge_14 >= -13 ;
-1 iv21_ge_14 1 iv21_ge_13 >= 0 ;
1 iv21_ge_13 1 ~iv21_ge_14 2 ~iv21_eq_13 >= 2 ;
-1 iv21_ge_13 -1 ~iv21_ge_14 1 iv21_eq_13 >= -1 ;
1 iv21_eq_13 1 ~iv427_iv427_t >= 1 ;
1 ~iv21_eq_13 1 iv427_iv427_t >= 1 ;
* constraint equals iff
1 iv22_series22_b_0 2 iv22_series22_b_1 4 iv22_series22_b_2 8 iv22_series22_b_3 16 iv22_series22_b_4 14 ~iv22_ge_14 >= 14 ;
-1 iv22_series22_b_0 -2 iv22_series22_b_1 -4 iv22_series22_b_2 -8 iv22_series22_b_3 -16 iv22_series22_b_4 18 iv22_ge_14 >= -13 ;
-1 iv22_ge_14 1 iv22_ge_13 >= 0 ;
1 iv22_ge_13 1 ~iv22_ge_14 2 ~iv22_eq_13 >= 2 ;
-1 iv22_ge_13 -1 ~iv22_ge_14 1 iv22_eq_13 >= -1 ;
1 iv22_eq_13 1 ~iv428_iv428_t >= 1 ;
1 ~iv22_eq_13 1 iv428_iv428_t >= 1 ;
* constraint equals iff
1 iv23_series23_b_0 2 iv23_series23_b_1 4 iv23_series23_b_2 8 iv23_series23_b_3 16 iv23_series23_b_4 14 ~iv23_ge_14 >= 14 ;
-1 iv23_series23_b_0 -2 iv23_series23_b_1 -4 iv23_series23_b_2 -8 iv23_series23_b_3 -16 iv23_series23_b_4 18 iv23_ge_14 >= -13 ;
-1 iv23_ge_14 1 iv23_ge_13 >= 0 ;
1 iv23_ge_13 1 ~iv23_ge_14 2 ~iv23_eq_13 >= 2 ;
-1 iv23_ge_13 -1 ~iv23_ge_14 1 iv23_eq_13 >= -1 ;
1 iv23_eq_13 1 ~iv429_iv429_t >= 1 ;
1 ~iv23_eq_13 1 iv429_iv429_t >= 1 ;
* constraint equals iff
1 iv24_series24_b_0 2 iv24_series24_b_1 4 iv24_series24_b_2 8 iv24_series24_b_3 16 iv24_series24_b_4 14 ~iv24_ge_14 >= 14 ;
-1 iv24_series24_b_0 -2 iv24_series24_b_1 -4 iv24_series24_b_2 -8 iv24_series24_b_3 -16 iv24_series24_b_4 18 iv24_ge_14 >= -13 ;
-1 iv24_ge_14 1 iv24_ge_13 >= 0 ;
1 iv24_ge_13 1 ~iv24_ge_14 2 ~iv24_eq_13 >= 2 ;
-1 iv24_ge_13 -1 ~iv24_ge_14 1 iv24_eq_13 >= -1 ;
1 iv24_eq_13 1 ~iv430_iv430_t >= 1 ;
1 ~iv24_eq_13 1 iv430_iv430_t >= 1 ;
* constraint equals iff
1 iv25_series25_b_0 2 iv25_series25_b_1 4 iv25_series25_b_2 8 iv25_series25_b_3 16 iv25_series25_b_4 14 ~iv25_ge_14 >= 14 ;
-1 iv25_series25_b_0 -2 iv25_series25_b_1 -4 iv25_series25_b_2 -8 iv25_series25_b_3 -16 iv25_series25_b_4 18 iv25_ge_14 >= -13 ;
-1 iv25_ge_14 1 iv25_ge_13 >= 0 ;
1 iv25_ge_13 1 ~iv25_ge_14 2 ~iv25_eq_13 >= 2 ;
-1 iv25_ge_13 -1 ~iv25_ge_14 1 iv25_eq_13 >= -1 ;
1 iv25_eq_13 1 ~iv431_iv431_t >= 1 ;
1 ~iv25_eq_13 1 iv431_iv431_t >= 1 ;
* constraint equals iff
1 iv26_series26_b_0 2 iv26_series26_b_1 4 iv26_series26_b_2 8 iv26_series26_b_3 16 iv26_series26_b_4 14 ~iv26_ge_14 >= 14 ;
-1 iv26_series26_b_0 -2 iv26_series26_b_1 -4 iv26_series26_b_2 -8 iv26_series26_b_3 -16 iv26_series26_b_4 18 iv26_ge_14 >= -13 ;
-1 iv26_ge_14 1 iv26_ge_13 >= 0 ;
1 iv26_ge_13 1 ~iv26_ge_14 2 ~iv26_eq_13 >= 2 ;
-1 iv26_ge_13 -1 ~iv26_ge_14 1 iv26_eq_13 >= -1 ;
1 iv26_eq_13 1 ~iv432_iv432_t >= 1 ;
1 ~iv26_eq_13 1 iv432_iv432_t >= 1 ;
* constraint equals iff
1 iv27_series27_b_0 2 iv27_series27_b_1 4 iv27_series27_b_2 8 iv27_series27_b_3 16 iv27_series27_b_4 14 ~iv27_ge_14 >= 14 ;
-1 iv27_series27_b_0 -2 iv27_series27_b_1 -4 iv27_series27_b_2 -8 iv27_series27_b_3 -16 iv27_series27_b_4 18 iv27_ge_14 >= -13 ;
-1 iv27_ge_14 1 iv27_ge_13 >= 0 ;
1 iv27_ge_13 1 ~iv27_ge_14 2 ~iv27_eq_13 >= 2 ;
-1 iv27_ge_13 -1 ~iv27_ge_14 1 iv27_eq_13 >= -1 ;
1 iv27_eq_13 1 ~iv433_iv433_t >= 1 ;
1 ~iv27_eq_13 1 iv433_iv433_t >= 1 ;
* constraint equals iff
1 iv28_series28_b_0 2 iv28_series28_b_1 4 iv28_series28_b_2 8 iv28_series28_b_3 16 iv28_series28_b_4 14 ~iv28_ge_14 >= 14 ;
-1 iv28_series28_b_0 -2 iv28_series28_b_1 -4 iv28_series28_b_2 -8 iv28_series28_b_3 -16 iv28_series28_b_4 18 iv28_ge_14 >= -13 ;
-1 iv28_ge_14 1 iv28_ge_13 >= 0 ;
1 iv28_ge_13 1 ~iv28_ge_14 2 ~iv28_eq_13 >= 2 ;
-1 iv28_ge_13 -1 ~iv28_ge_14 1 iv28_eq_13 >= -1 ;
1 iv28_eq_13 1 ~iv434_iv434_t >= 1 ;
1 ~iv28_eq_13 1 iv434_iv434_t >= 1 ;
* constraint linear equality
* linear eq -1*varidx 13 1*varidx 406 1*varidx 407 1*varidx 408 1*varidx 409 1*varidx 410 1*varidx 411 1*varidx 412 1*varidx 413 1*varidx 414 1*varidx 415 1*varidx 416 1*varidx 417 1*varidx 418 1*varidx 419 1*varidx 420 1*varidx 421 1*varidx 422 1*varidx 423 1*varidx 424 1*varidx 425 1*varidx 426 1*varidx 427 1*varidx 428 1*varidx 429 1*varidx 430 1*varidx 431 1*varidx 432 1*varidx 433 1*varidx 434 <= 0
-1 iv13_series13_b_0 -2 iv13_series13_b_1 -4 iv13_series13_b_2 -8 iv13_series13_b_3 -16 iv13_series13_b_4 1 iv406_iv406_t 1 iv407_iv407_t 1 iv408_iv408_t 1 iv409_iv409_t 1 iv410_iv410_t 1 iv411_iv411_t 1 iv412_iv412_t 1 iv413_iv413_t 1 iv414_iv414_t 1 iv415_iv415_t 1 iv416_iv416_t 1 iv417_iv417_t 1 iv418_iv418_t 1 iv419_iv419_t 1 iv420_iv420_t 1 iv421_iv421_t 1 iv422_iv422_t 1 iv423_iv423_t 1 iv424_iv424_t 1 iv425_iv425_t 1 iv426_iv426_t 1 iv427_iv427_t 1 iv428_iv428_t 1 iv429_iv429_t 1 iv430_iv430_t 1 iv431_iv431_t 1 iv432_iv432_t 1 iv433_iv433_t 1 iv434_iv434_t >= 0 ;
1 iv13_series13_b_0 2 iv13_series13_b_1 4 iv13_series13_b_2 8 iv13_series13_b_3 16 iv13_series13_b_4 -1 iv406_iv406_t -1 iv407_iv407_t -1 iv408_iv408_t -1 iv409_iv409_t -1 iv410_iv410_t -1 iv411_iv411_t -1 iv412_iv412_t -1 iv413_iv413_t -1 iv414_iv414_t -1 iv415_iv415_t -1 iv416_iv416_t -1 iv417_iv417_t -1 iv418_iv418_t -1 iv419_iv419_t -1 iv420_iv420_t -1 iv421_iv421_t -1 iv422_iv422_t -1 iv423_iv423_t -1 iv424_iv424_t -1 iv425_iv425_t -1 iv426_iv426_t -1 iv427_iv427_t -1 iv428_iv428_t -1 iv429_iv429_t -1 iv430_iv430_t -1 iv431_iv431_t -1 iv432_iv432_t -1 iv433_iv433_t -1 iv434_iv434_t >= 0 ;
* constraint equals iff
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 8 iv0_series0_b_3 16 iv0_series0_b_4 15 ~iv0_ge_15 >= 15 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 -8 iv0_series0_b_3 -16 iv0_series0_b_4 17 iv0_ge_15 >= -14 ;
-1 iv0_ge_15 1 iv0_ge_14 >= 0 ;
1 iv0_ge_14 1 ~iv0_ge_15 2 ~iv0_eq_14 >= 2 ;
-1 iv0_ge_14 -1 ~iv0_ge_15 1 iv0_eq_14 >= -1 ;
1 iv0_eq_14 1 ~iv435_iv435_t >= 1 ;
1 ~iv0_eq_14 1 iv435_iv435_t >= 1 ;
* constraint equals iff
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 8 iv1_series1_b_3 16 iv1_series1_b_4 15 ~iv1_ge_15 >= 15 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 -8 iv1_series1_b_3 -16 iv1_series1_b_4 17 iv1_ge_15 >= -14 ;
-1 iv1_ge_15 1 iv1_ge_14 >= 0 ;
1 iv1_ge_14 1 ~iv1_ge_15 2 ~iv1_eq_14 >= 2 ;
-1 iv1_ge_14 -1 ~iv1_ge_15 1 iv1_eq_14 >= -1 ;
1 iv1_eq_14 1 ~iv436_iv436_t >= 1 ;
1 ~iv1_eq_14 1 iv436_iv436_t >= 1 ;
* constraint equals iff
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 8 iv2_series2_b_3 16 iv2_series2_b_4 15 ~iv2_ge_15 >= 15 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 -8 iv2_series2_b_3 -16 iv2_series2_b_4 17 iv2_ge_15 >= -14 ;
-1 iv2_ge_15 1 iv2_ge_14 >= 0 ;
1 iv2_ge_14 1 ~iv2_ge_15 2 ~iv2_eq_14 >= 2 ;
-1 iv2_ge_14 -1 ~iv2_ge_15 1 iv2_eq_14 >= -1 ;
1 iv2_eq_14 1 ~iv437_iv437_t >= 1 ;
1 ~iv2_eq_14 1 iv437_iv437_t >= 1 ;
* constraint equals iff
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 8 iv3_series3_b_3 16 iv3_series3_b_4 15 ~iv3_ge_15 >= 15 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 -8 iv3_series3_b_3 -16 iv3_series3_b_4 17 iv3_ge_15 >= -14 ;
-1 iv3_ge_15 1 iv3_ge_14 >= 0 ;
1 iv3_ge_14 1 ~iv3_ge_15 2 ~iv3_eq_14 >= 2 ;
-1 iv3_ge_14 -1 ~iv3_ge_15 1 iv3_eq_14 >= -1 ;
1 iv3_eq_14 1 ~iv438_iv438_t >= 1 ;
1 ~iv3_eq_14 1 iv438_iv438_t >= 1 ;
* constraint equals iff
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 8 iv4_series4_b_3 16 iv4_series4_b_4 15 ~iv4_ge_15 >= 15 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 -8 iv4_series4_b_3 -16 iv4_series4_b_4 17 iv4_ge_15 >= -14 ;
-1 iv4_ge_15 1 iv4_ge_14 >= 0 ;
1 iv4_ge_14 1 ~iv4_ge_15 2 ~iv4_eq_14 >= 2 ;
-1 iv4_ge_14 -1 ~iv4_ge_15 1 iv4_eq_14 >= -1 ;
1 iv4_eq_14 1 ~iv439_iv439_t >= 1 ;
1 ~iv4_eq_14 1 iv439_iv439_t >= 1 ;
* constraint equals iff
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 8 iv5_series5_b_3 16 iv5_series5_b_4 15 ~iv5_ge_15 >= 15 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 -8 iv5_series5_b_3 -16 iv5_series5_b_4 17 iv5_ge_15 >= -14 ;
-1 iv5_ge_15 1 iv5_ge_14 >= 0 ;
1 iv5_ge_14 1 ~iv5_ge_15 2 ~iv5_eq_14 >= 2 ;
-1 iv5_ge_14 -1 ~iv5_ge_15 1 iv5_eq_14 >= -1 ;
1 iv5_eq_14 1 ~iv440_iv440_t >= 1 ;
1 ~iv5_eq_14 1 iv440_iv440_t >= 1 ;
* constraint equals iff
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 8 iv6_series6_b_3 16 iv6_series6_b_4 15 ~iv6_ge_15 >= 15 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 -8 iv6_series6_b_3 -16 iv6_series6_b_4 17 iv6_ge_15 >= -14 ;
-1 iv6_ge_15 1 iv6_ge_14 >= 0 ;
1 iv6_ge_14 1 ~iv6_ge_15 2 ~iv6_eq_14 >= 2 ;
-1 iv6_ge_14 -1 ~iv6_ge_15 1 iv6_eq_14 >= -1 ;
1 iv6_eq_14 1 ~iv441_iv441_t >= 1 ;
1 ~iv6_eq_14 1 iv441_iv441_t >= 1 ;
* constraint equals iff
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 8 iv7_series7_b_3 16 iv7_series7_b_4 15 ~iv7_ge_15 >= 15 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 -8 iv7_series7_b_3 -16 iv7_series7_b_4 17 iv7_ge_15 >= -14 ;
-1 iv7_ge_15 1 iv7_ge_14 >= 0 ;
1 iv7_ge_14 1 ~iv7_ge_15 2 ~iv7_eq_14 >= 2 ;
-1 iv7_ge_14 -1 ~iv7_ge_15 1 iv7_eq_14 >= -1 ;
1 iv7_eq_14 1 ~iv442_iv442_t >= 1 ;
1 ~iv7_eq_14 1 iv442_iv442_t >= 1 ;
* constraint equals iff
1 iv8_series8_b_0 2 iv8_series8_b_1 4 iv8_series8_b_2 8 iv8_series8_b_3 16 iv8_series8_b_4 15 ~iv8_ge_15 >= 15 ;
-1 iv8_series8_b_0 -2 iv8_series8_b_1 -4 iv8_series8_b_2 -8 iv8_series8_b_3 -16 iv8_series8_b_4 17 iv8_ge_15 >= -14 ;
-1 iv8_ge_15 1 iv8_ge_14 >= 0 ;
1 iv8_ge_14 1 ~iv8_ge_15 2 ~iv8_eq_14 >= 2 ;
-1 iv8_ge_14 -1 ~iv8_ge_15 1 iv8_eq_14 >= -1 ;
1 iv8_eq_14 1 ~iv443_iv443_t >= 1 ;
1 ~iv8_eq_14 1 iv443_iv443_t >= 1 ;
* constraint equals iff
1 iv9_series9_b_0 2 iv9_series9_b_1 4 iv9_series9_b_2 8 iv9_series9_b_3 16 iv9_series9_b_4 15 ~iv9_ge_15 >= 15 ;
-1 iv9_series9_b_0 -2 iv9_series9_b_1 -4 iv9_series9_b_2 -8 iv9_series9_b_3 -16 iv9_series9_b_4 17 iv9_ge_15 >= -14 ;
-1 iv9_ge_15 1 iv9_ge_14 >= 0 ;
1 iv9_ge_14 1 ~iv9_ge_15 2 ~iv9_eq_14 >= 2 ;
-1 iv9_ge_14 -1 ~iv9_ge_15 1 iv9_eq_14 >= -1 ;
1 iv9_eq_14 1 ~iv444_iv444_t >= 1 ;
1 ~iv9_eq_14 1 iv444_iv444_t >= 1 ;
* constraint equals iff
1 iv10_series10_b_0 2 iv10_series10_b_1 4 iv10_series10_b_2 8 iv10_series10_b_3 16 iv10_series10_b_4 15 ~iv10_ge_15 >= 15 ;
-1 iv10_series10_b_0 -2 iv10_series10_b_1 -4 iv10_series10_b_2 -8 iv10_series10_b_3 -16 iv10_series10_b_4 17 iv10_ge_15 >= -14 ;
-1 iv10_ge_15 1 iv10_ge_14 >= 0 ;
1 iv10_ge_14 1 ~iv10_ge_15 2 ~iv10_eq_14 >= 2 ;
-1 iv10_ge_14 -1 ~iv10_ge_15 1 iv10_eq_14 >= -1 ;
1 iv10_eq_14 1 ~iv445_iv445_t >= 1 ;
1 ~iv10_eq_14 1 iv445_iv445_t >= 1 ;
* constraint equals iff
1 iv11_series11_b_0 2 iv11_series11_b_1 4 iv11_series11_b_2 8 iv11_series11_b_3 16 iv11_series11_b_4 15 ~iv11_ge_15 >= 15 ;
-1 iv11_series11_b_0 -2 iv11_series11_b_1 -4 iv11_series11_b_2 -8 iv11_series11_b_3 -16 iv11_series11_b_4 17 iv11_ge_15 >= -14 ;
-1 iv11_ge_15 1 iv11_ge_14 >= 0 ;
1 iv11_ge_14 1 ~iv11_ge_15 2 ~iv11_eq_14 >= 2 ;
-1 iv11_ge_14 -1 ~iv11_ge_15 1 iv11_eq_14 >= -1 ;
1 iv11_eq_14 1 ~iv446_iv446_t >= 1 ;
1 ~iv11_eq_14 1 iv446_iv446_t >= 1 ;
* constraint equals iff
1 iv12_series12_b_0 2 iv12_series12_b_1 4 iv12_series12_b_2 8 iv12_series12_b_3 16 iv12_series12_b_4 15 ~iv12_ge_15 >= 15 ;
-1 iv12_series12_b_0 -2 iv12_series12_b_1 -4 iv12_series12_b_2 -8 iv12_series12_b_3 -16 iv12_series12_b_4 17 iv12_ge_15 >= -14 ;
-1 iv12_ge_15 1 iv12_ge_14 >= 0 ;
1 iv12_ge_14 1 ~iv12_ge_15 2 ~iv12_eq_14 >= 2 ;
-1 iv12_ge_14 -1 ~iv12_ge_15 1 iv12_eq_14 >= -1 ;
1 iv12_eq_14 1 ~iv447_iv447_t >= 1 ;
1 ~iv12_eq_14 1 iv447_iv447_t >= 1 ;
* constraint equals iff
1 iv13_series13_b_0 2 iv13_series13_b_1 4 iv13_series13_b_2 8 iv13_series13_b_3 16 iv13_series13_b_4 15 ~iv13_ge_15 >= 15 ;
-1 iv13_series13_b_0 -2 iv13_series13_b_1 -4 iv13_series13_b_2 -8 iv13_series13_b_3 -16 iv13_series13_b_4 17 iv13_ge_15 >= -14 ;
-1 iv13_ge_15 1 iv13_ge_14 >= 0 ;
1 iv13_ge_14 1 ~iv13_ge_15 2 ~iv13_eq_14 >= 2 ;
-1 iv13_ge_14 -1 ~iv13_ge_15 1 iv13_eq_14 >= -1 ;
1 iv13_eq_14 1 ~iv448_iv448_t >= 1 ;
1 ~iv13_eq_14 1 iv448_iv448_t >= 1 ;
* constraint equals iff
1 iv14_series14_b_0 2 iv14_series14_b_1 4 iv14_series14_b_2 8 iv14_series14_b_3 16 iv14_series14_b_4 15 ~iv14_ge_15 >= 15 ;
-1 iv14_series14_b_0 -2 iv14_series14_b_1 -4 iv14_series14_b_2 -8 iv14_series14_b_3 -16 iv14_series14_b_4 17 iv14_ge_15 >= -14 ;
-1 iv14_ge_15 1 iv14_ge_14 >= 0 ;
1 iv14_ge_14 1 ~iv14_ge_15 2 ~iv14_eq_14 >= 2 ;
-1 iv14_ge_14 -1 ~iv14_ge_15 1 iv14_eq_14 >= -1 ;
1 iv14_eq_14 1 ~iv449_iv449_t >= 1 ;
1 ~iv14_eq_14 1 iv449_iv449_t >= 1 ;
* constraint equals iff
1 iv15_series15_b_0 2 iv15_series15_b_1 4 iv15_series15_b_2 8 iv15_series15_b_3 16 iv15_series15_b_4 15 ~iv15_ge_15 >= 15 ;
-1 iv15_series15_b_0 -2 iv15_series15_b_1 -4 iv15_series15_b_2 -8 iv15_series15_b_3 -16 iv15_series15_b_4 17 iv15_ge_15 >= -14 ;
-1 iv15_ge_15 1 iv15_ge_14 >= 0 ;
1 iv15_ge_14 1 ~iv15_ge_15 2 ~iv15_eq_14 >= 2 ;
-1 iv15_ge_14 -1 ~iv15_ge_15 1 iv15_eq_14 >= -1 ;
1 iv15_eq_14 1 ~iv450_iv450_t >= 1 ;
1 ~iv15_eq_14 1 iv450_iv450_t >= 1 ;
* constraint equals iff
1 iv16_series16_b_0 2 iv16_series16_b_1 4 iv16_series16_b_2 8 iv16_series16_b_3 16 iv16_series16_b_4 15 ~iv16_ge_15 >= 15 ;
-1 iv16_series16_b_0 -2 iv16_series16_b_1 -4 iv16_series16_b_2 -8 iv16_series16_b_3 -16 iv16_series16_b_4 17 iv16_ge_15 >= -14 ;
-1 iv16_ge_15 1 iv16_ge_14 >= 0 ;
1 iv16_ge_14 1 ~iv16_ge_15 2 ~iv16_eq_14 >= 2 ;
-1 iv16_ge_14 -1 ~iv16_ge_15 1 iv16_eq_14 >= -1 ;
1 iv16_eq_14 1 ~iv451_iv451_t >= 1 ;
1 ~iv16_eq_14 1 iv451_iv451_t >= 1 ;
* constraint equals iff
1 iv17_series17_b_0 2 iv17_series17_b_1 4 iv17_series17_b_2 8 iv17_series17_b_3 16 iv17_series17_b_4 15 ~iv17_ge_15 >= 15 ;
-1 iv17_series17_b_0 -2 iv17_series17_b_1 -4 iv17_series17_b_2 -8 iv17_series17_b_3 -16 iv17_series17_b_4 17 iv17_ge_15 >= -14 ;
-1 iv17_ge_15 1 iv17_ge_14 >= 0 ;
1 iv17_ge_14 1 ~iv17_ge_15 2 ~iv17_eq_14 >= 2 ;
-1 iv17_ge_14 -1 ~iv17_ge_15 1 iv17_eq_14 >= -1 ;
1 iv17_eq_14 1 ~iv452_iv452_t >= 1 ;
1 ~iv17_eq_14 1 iv452_iv452_t >= 1 ;
* constraint equals iff
1 iv18_series18_b_0 2 iv18_series18_b_1 4 iv18_series18_b_2 8 iv18_series18_b_3 16 iv18_series18_b_4 15 ~iv18_ge_15 >= 15 ;
-1 iv18_series18_b_0 -2 iv18_series18_b_1 -4 iv18_series18_b_2 -8 iv18_series18_b_3 -16 iv18_series18_b_4 17 iv18_ge_15 >= -14 ;
-1 iv18_ge_15 1 iv18_ge_14 >= 0 ;
1 iv18_ge_14 1 ~iv18_ge_15 2 ~iv18_eq_14 >= 2 ;
-1 iv18_ge_14 -1 ~iv18_ge_15 1 iv18_eq_14 >= -1 ;
1 iv18_eq_14 1 ~iv453_iv453_t >= 1 ;
1 ~iv18_eq_14 1 iv453_iv453_t >= 1 ;
* constraint equals iff
1 iv19_series19_b_0 2 iv19_series19_b_1 4 iv19_series19_b_2 8 iv19_series19_b_3 16 iv19_series19_b_4 15 ~iv19_ge_15 >= 15 ;
-1 iv19_series19_b_0 -2 iv19_series19_b_1 -4 iv19_series19_b_2 -8 iv19_series19_b_3 -16 iv19_series19_b_4 17 iv19_ge_15 >= -14 ;
-1 iv19_ge_15 1 iv19_ge_14 >= 0 ;
1 iv19_ge_14 1 ~iv19_ge_15 2 ~iv19_eq_14 >= 2 ;
-1 iv19_ge_14 -1 ~iv19_ge_15 1 iv19_eq_14 >= -1 ;
1 iv19_eq_14 1 ~iv454_iv454_t >= 1 ;
1 ~iv19_eq_14 1 iv454_iv454_t >= 1 ;
* constraint equals iff
1 iv20_series20_b_0 2 iv20_series20_b_1 4 iv20_series20_b_2 8 iv20_series20_b_3 16 iv20_series20_b_4 15 ~iv20_ge_15 >= 15 ;
-1 iv20_series20_b_0 -2 iv20_series20_b_1 -4 iv20_series20_b_2 -8 iv20_series20_b_3 -16 iv20_series20_b_4 17 iv20_ge_15 >= -14 ;
-1 iv20_ge_15 1 iv20_ge_14 >= 0 ;
1 iv20_ge_14 1 ~iv20_ge_15 2 ~iv20_eq_14 >= 2 ;
-1 iv20_ge_14 -1 ~iv20_ge_15 1 iv20_eq_14 >= -1 ;
1 iv20_eq_14 1 ~iv455_iv455_t >= 1 ;
1 ~iv20_eq_14 1 iv455_iv455_t >= 1 ;
* constraint equals iff
1 iv21_series21_b_0 2 iv21_series21_b_1 4 iv21_series21_b_2 8 iv21_series21_b_3 16 iv21_series21_b_4 15 ~iv21_ge_15 >= 15 ;
-1 iv21_series21_b_0 -2 iv21_series21_b_1 -4 iv21_series21_b_2 -8 iv21_series21_b_3 -16 iv21_series21_b_4 17 iv21_ge_15 >= -14 ;
-1 iv21_ge_15 1 iv21_ge_14 >= 0 ;
1 iv21_ge_14 1 ~iv21_ge_15 2 ~iv21_eq_14 >= 2 ;
-1 iv21_ge_14 -1 ~iv21_ge_15 1 iv21_eq_14 >= -1 ;
1 iv21_eq_14 1 ~iv456_iv456_t >= 1 ;
1 ~iv21_eq_14 1 iv456_iv456_t >= 1 ;
* constraint equals iff
1 iv22_series22_b_0 2 iv22_series22_b_1 4 iv22_series22_b_2 8 iv22_series22_b_3 16 iv22_series22_b_4 15 ~iv22_ge_15 >= 15 ;
-1 iv22_series22_b_0 -2 iv22_series22_b_1 -4 iv22_series22_b_2 -8 iv22_series22_b_3 -16 iv22_series22_b_4 17 iv22_ge_15 >= -14 ;
-1 iv22_ge_15 1 iv22_ge_14 >= 0 ;
1 iv22_ge_14 1 ~iv22_ge_15 2 ~iv22_eq_14 >= 2 ;
-1 iv22_ge_14 -1 ~iv22_ge_15 1 iv22_eq_14 >= -1 ;
1 iv22_eq_14 1 ~iv457_iv457_t >= 1 ;
1 ~iv22_eq_14 1 iv457_iv457_t >= 1 ;
* constraint equals iff
1 iv23_series23_b_0 2 iv23_series23_b_1 4 iv23_series23_b_2 8 iv23_series23_b_3 16 iv23_series23_b_4 15 ~iv23_ge_15 >= 15 ;
-1 iv23_series23_b_0 -2 iv23_series23_b_1 -4 iv23_series23_b_2 -8 iv23_series23_b_3 -16 iv23_series23_b_4 17 iv23_ge_15 >= -14 ;
-1 iv23_ge_15 1 iv23_ge_14 >= 0 ;
1 iv23_ge_14 1 ~iv23_ge_15 2 ~iv23_eq_14 >= 2 ;
-1 iv23_ge_14 -1 ~iv23_ge_15 1 iv23_eq_14 >= -1 ;
1 iv23_eq_14 1 ~iv458_iv458_t >= 1 ;
1 ~iv23_eq_14 1 iv458_iv458_t >= 1 ;
* constraint equals iff
1 iv24_series24_b_0 2 iv24_series24_b_1 4 iv24_series24_b_2 8 iv24_series24_b_3 16 iv24_series24_b_4 15 ~iv24_ge_15 >= 15 ;
-1 iv24_series24_b_0 -2 iv24_series24_b_1 -4 iv24_series24_b_2 -8 iv24_series24_b_3 -16 iv24_series24_b_4 17 iv24_ge_15 >= -14 ;
-1 iv24_ge_15 1 iv24_ge_14 >= 0 ;
1 iv24_ge_14 1 ~iv24_ge_15 2 ~iv24_eq_14 >= 2 ;
-1 iv24_ge_14 -1 ~iv24_ge_15 1 iv24_eq_14 >= -1 ;
1 iv24_eq_14 1 ~iv459_iv459_t >= 1 ;
1 ~iv24_eq_14 1 iv459_iv459_t >= 1 ;
* constraint equals iff
1 iv25_series25_b_0 2 iv25_series25_b_1 4 iv25_series25_b_2 8 iv25_series25_b_3 16 iv25_series25_b_4 15 ~iv25_ge_15 >= 15 ;
-1 iv25_series25_b_0 -2 iv25_series25_b_1 -4 iv25_series25_b_2 -8 iv25_series25_b_3 -16 iv25_series25_b_4 17 iv25_ge_15 >= -14 ;
-1 iv25_ge_15 1 iv25_ge_14 >= 0 ;
1 iv25_ge_14 1 ~iv25_ge_15 2 ~iv25_eq_14 >= 2 ;
-1 iv25_ge_14 -1 ~iv25_ge_15 1 iv25_eq_14 >= -1 ;
1 iv25_eq_14 1 ~iv460_iv460_t >= 1 ;
1 ~iv25_eq_14 1 iv460_iv460_t >= 1 ;
* constraint equals iff
1 iv26_series26_b_0 2 iv26_series26_b_1 4 iv26_series26_b_2 8 iv26_series26_b_3 16 iv26_series26_b_4 15 ~iv26_ge_15 >= 15 ;
-1 iv26_series26_b_0 -2 iv26_series26_b_1 -4 iv26_series26_b_2 -8 iv26_series26_b_3 -16 iv26_series26_b_4 17 iv26_ge_15 >= -14 ;
-1 iv26_ge_15 1 iv26_ge_14 >= 0 ;
1 iv26_ge_14 1 ~iv26_ge_15 2 ~iv26_eq_14 >= 2 ;
-1 iv26_ge_14 -1 ~iv26_ge_15 1 iv26_eq_14 >= -1 ;
1 iv26_eq_14 1 ~iv461_iv461_t >= 1 ;
1 ~iv26_eq_14 1 iv461_iv461_t >= 1 ;
* constraint equals iff
1 iv27_series27_b_0 2 iv27_series27_b_1 4 iv27_series27_b_2 8 iv27_series27_b_3 16 iv27_series27_b_4 15 ~iv27_ge_15 >= 15 ;
-1 iv27_series27_b_0 -2 iv27_series27_b_1 -4 iv27_series27_b_2 -8 iv27_series27_b_3 -16 iv27_series27_b_4 17 iv27_ge_15 >= -14 ;
-1 iv27_ge_15 1 iv27_ge_14 >= 0 ;
1 iv27_ge_14 1 ~iv27_ge_15 2 ~iv27_eq_14 >= 2 ;
-1 iv27_ge_14 -1 ~iv27_ge_15 1 iv27_eq_14 >= -1 ;
1 iv27_eq_14 1 ~iv462_iv462_t >= 1 ;
1 ~iv27_eq_14 1 iv462_iv462_t >= 1 ;
* constraint equals iff
1 iv28_series28_b_0 2 iv28_series28_b_1 4 iv28_series28_b_2 8 iv28_series28_b_3 16 iv28_series28_b_4 15 ~iv28_ge_15 >= 15 ;
-1 iv28_series28_b_0 -2 iv28_series28_b_1 -4 iv28_series28_b_2 -8 iv28_series28_b_3 -16 iv28_series28_b_4 17 iv28_ge_15 >= -14 ;
-1 iv28_ge_15 1 iv28_ge_14 >= 0 ;
1 iv28_ge_14 1 ~iv28_ge_15 2 ~iv28_eq_14 >= 2 ;
-1 iv28_ge_14 -1 ~iv28_ge_15 1 iv28_eq_14 >= -1 ;
1 iv28_eq_14 1 ~iv463_iv463_t >= 1 ;
1 ~iv28_eq_14 1 iv463_iv463_t >= 1 ;
* constraint linear equality
* linear eq -1*varidx 14 1*varidx 435 1*varidx 436 1*varidx 437 1*varidx 438 1*varidx 439 1*varidx 440 1*varidx 441 1*varidx 442 1*varidx 443 1*varidx 444 1*varidx 445 1*varidx 446 1*varidx 447 1*varidx 448 1*varidx 449 1*varidx 450 1*varidx 451 1*varidx 452 1*varidx 453 1*varidx 454 1*varidx 455 1*varidx 456 1*varidx 457 1*varidx 458 1*varidx 459 1*varidx 460 1*varidx 461 1*varidx 462 1*varidx 463 <= 0
-1 iv14_series14_b_0 -2 iv14_series14_b_1 -4 iv14_series14_b_2 -8 iv14_series14_b_3 -16 iv14_series14_b_4 1 iv435_iv435_t 1 iv436_iv436_t 1 iv437_iv437_t 1 iv438_iv438_t 1 iv439_iv439_t 1 iv440_iv440_t 1 iv441_iv441_t 1 iv442_iv442_t 1 iv443_iv443_t 1 iv444_iv444_t 1 iv445_iv445_t 1 iv446_iv446_t 1 iv447_iv447_t 1 iv448_iv448_t 1 iv449_iv449_t 1 iv450_iv450_t 1 iv451_iv451_t 1 iv452_iv452_t 1 iv453_iv453_t 1 iv454_iv454_t 1 iv455_iv455_t 1 iv456_iv456_t 1 iv457_iv457_t 1 iv458_iv458_t 1 iv459_iv459_t 1 iv460_iv460_t 1 iv461_iv461_t 1 iv462_iv462_t 1 iv463_iv463_t >= 0 ;
1 iv14_series14_b_0 2 iv14_series14_b_1 4 iv14_series14_b_2 8 iv14_series14_b_3 16 iv14_series14_b_4 -1 iv435_iv435_t -1 iv436_iv436_t -1 iv437_iv437_t -1 iv438_iv438_t -1 iv439_iv439_t -1 iv440_iv440_t -1 iv441_iv441_t -1 iv442_iv442_t -1 iv443_iv443_t -1 iv444_iv444_t -1 iv445_iv445_t -1 iv446_iv446_t -1 iv447_iv447_t -1 iv448_iv448_t -1 iv449_iv449_t -1 iv450_iv450_t -1 iv451_iv451_t -1 iv452_iv452_t -1 iv453_iv453_t -1 iv454_iv454_t -1 iv455_iv455_t -1 iv456_iv456_t -1 iv457_iv457_t -1 iv458_iv458_t -1 iv459_iv459_t -1 iv460_iv460_t -1 iv461_iv461_t -1 iv462_iv462_t -1 iv463_iv463_t >= 0 ;
* constraint equals iff
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 8 iv0_series0_b_3 16 iv0_series0_b_4 16 ~iv0_ge_16 >= 16 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 -8 iv0_series0_b_3 -16 iv0_series0_b_4 16 iv0_ge_16 >= -15 ;
-1 iv0_ge_16 1 iv0_ge_15 >= 0 ;
1 iv0_ge_15 1 ~iv0_ge_16 2 ~iv0_eq_15 >= 2 ;
-1 iv0_ge_15 -1 ~iv0_ge_16 1 iv0_eq_15 >= -1 ;
1 iv0_eq_15 1 ~iv464_iv464_t >= 1 ;
1 ~iv0_eq_15 1 iv464_iv464_t >= 1 ;
* constraint equals iff
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 8 iv1_series1_b_3 16 iv1_series1_b_4 16 ~iv1_ge_16 >= 16 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 -8 iv1_series1_b_3 -16 iv1_series1_b_4 16 iv1_ge_16 >= -15 ;
-1 iv1_ge_16 1 iv1_ge_15 >= 0 ;
1 iv1_ge_15 1 ~iv1_ge_16 2 ~iv1_eq_15 >= 2 ;
-1 iv1_ge_15 -1 ~iv1_ge_16 1 iv1_eq_15 >= -1 ;
1 iv1_eq_15 1 ~iv465_iv465_t >= 1 ;
1 ~iv1_eq_15 1 iv465_iv465_t >= 1 ;
* constraint equals iff
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 8 iv2_series2_b_3 16 iv2_series2_b_4 16 ~iv2_ge_16 >= 16 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 -8 iv2_series2_b_3 -16 iv2_series2_b_4 16 iv2_ge_16 >= -15 ;
-1 iv2_ge_16 1 iv2_ge_15 >= 0 ;
1 iv2_ge_15 1 ~iv2_ge_16 2 ~iv2_eq_15 >= 2 ;
-1 iv2_ge_15 -1 ~iv2_ge_16 1 iv2_eq_15 >= -1 ;
1 iv2_eq_15 1 ~iv466_iv466_t >= 1 ;
1 ~iv2_eq_15 1 iv466_iv466_t >= 1 ;
* constraint equals iff
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 8 iv3_series3_b_3 16 iv3_series3_b_4 16 ~iv3_ge_16 >= 16 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 -8 iv3_series3_b_3 -16 iv3_series3_b_4 16 iv3_ge_16 >= -15 ;
-1 iv3_ge_16 1 iv3_ge_15 >= 0 ;
1 iv3_ge_15 1 ~iv3_ge_16 2 ~iv3_eq_15 >= 2 ;
-1 iv3_ge_15 -1 ~iv3_ge_16 1 iv3_eq_15 >= -1 ;
1 iv3_eq_15 1 ~iv467_iv467_t >= 1 ;
1 ~iv3_eq_15 1 iv467_iv467_t >= 1 ;
* constraint equals iff
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 8 iv4_series4_b_3 16 iv4_series4_b_4 16 ~iv4_ge_16 >= 16 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 -8 iv4_series4_b_3 -16 iv4_series4_b_4 16 iv4_ge_16 >= -15 ;
-1 iv4_ge_16 1 iv4_ge_15 >= 0 ;
1 iv4_ge_15 1 ~iv4_ge_16 2 ~iv4_eq_15 >= 2 ;
-1 iv4_ge_15 -1 ~iv4_ge_16 1 iv4_eq_15 >= -1 ;
1 iv4_eq_15 1 ~iv468_iv468_t >= 1 ;
1 ~iv4_eq_15 1 iv468_iv468_t >= 1 ;
* constraint equals iff
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 8 iv5_series5_b_3 16 iv5_series5_b_4 16 ~iv5_ge_16 >= 16 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 -8 iv5_series5_b_3 -16 iv5_series5_b_4 16 iv5_ge_16 >= -15 ;
-1 iv5_ge_16 1 iv5_ge_15 >= 0 ;
1 iv5_ge_15 1 ~iv5_ge_16 2 ~iv5_eq_15 >= 2 ;
-1 iv5_ge_15 -1 ~iv5_ge_16 1 iv5_eq_15 >= -1 ;
1 iv5_eq_15 1 ~iv469_iv469_t >= 1 ;
1 ~iv5_eq_15 1 iv469_iv469_t >= 1 ;
* constraint equals iff
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 8 iv6_series6_b_3 16 iv6_series6_b_4 16 ~iv6_ge_16 >= 16 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 -8 iv6_series6_b_3 -16 iv6_series6_b_4 16 iv6_ge_16 >= -15 ;
-1 iv6_ge_16 1 iv6_ge_15 >= 0 ;
1 iv6_ge_15 1 ~iv6_ge_16 2 ~iv6_eq_15 >= 2 ;
-1 iv6_ge_15 -1 ~iv6_ge_16 1 iv6_eq_15 >= -1 ;
1 iv6_eq_15 1 ~iv470_iv470_t >= 1 ;
1 ~iv6_eq_15 1 iv470_iv470_t >= 1 ;
* constraint equals iff
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 8 iv7_series7_b_3 16 iv7_series7_b_4 16 ~iv7_ge_16 >= 16 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 -8 iv7_series7_b_3 -16 iv7_series7_b_4 16 iv7_ge_16 >= -15 ;
-1 iv7_ge_16 1 iv7_ge_15 >= 0 ;
1 iv7_ge_15 1 ~iv7_ge_16 2 ~iv7_eq_15 >= 2 ;
-1 iv7_ge_15 -1 ~iv7_ge_16 1 iv7_eq_15 >= -1 ;
1 iv7_eq_15 1 ~iv471_iv471_t >= 1 ;
1 ~iv7_eq_15 1 iv471_iv471_t >= 1 ;
* constraint equals iff
1 iv8_series8_b_0 2 iv8_series8_b_1 4 iv8_series8_b_2 8 iv8_series8_b_3 16 iv8_series8_b_4 16 ~iv8_ge_16 >= 16 ;
-1 iv8_series8_b_0 -2 iv8_series8_b_1 -4 iv8_series8_b_2 -8 iv8_series8_b_3 -16 iv8_series8_b_4 16 iv8_ge_16 >= -15 ;
-1 iv8_ge_16 1 iv8_ge_15 >= 0 ;
1 iv8_ge_15 1 ~iv8_ge_16 2 ~iv8_eq_15 >= 2 ;
-1 iv8_ge_15 -1 ~iv8_ge_16 1 iv8_eq_15 >= -1 ;
1 iv8_eq_15 1 ~iv472_iv472_t >= 1 ;
1 ~iv8_eq_15 1 iv472_iv472_t >= 1 ;
* constraint equals iff
1 iv9_series9_b_0 2 iv9_series9_b_1 4 iv9_series9_b_2 8 iv9_series9_b_3 16 iv9_series9_b_4 16 ~iv9_ge_16 >= 16 ;
-1 iv9_series9_b_0 -2 iv9_series9_b_1 -4 iv9_series9_b_2 -8 iv9_series9_b_3 -16 iv9_series9_b_4 16 iv9_ge_16 >= -15 ;
-1 iv9_ge_16 1 iv9_ge_15 >= 0 ;
1 iv9_ge_15 1 ~iv9_ge_16 2 ~iv9_eq_15 >= 2 ;
-1 iv9_ge_15 -1 ~iv9_ge_16 1 iv9_eq_15 >= -1 ;
1 iv9_eq_15 1 ~iv473_iv473_t >= 1 ;
1 ~iv9_eq_15 1 iv473_iv473_t >= 1 ;
* constraint equals iff
1 iv10_series10_b_0 2 iv10_series10_b_1 4 iv10_series10_b_2 8 iv10_series10_b_3 16 iv10_series10_b_4 16 ~iv10_ge_16 >= 16 ;
-1 iv10_series10_b_0 -2 iv10_series10_b_1 -4 iv10_series10_b_2 -8 iv10_series10_b_3 -16 iv10_series10_b_4 16 iv10_ge_16 >= -15 ;
-1 iv10_ge_16 1 iv10_ge_15 >= 0 ;
1 iv10_ge_15 1 ~iv10_ge_16 2 ~iv10_eq_15 >= 2 ;
-1 iv10_ge_15 -1 ~iv10_ge_16 1 iv10_eq_15 >= -1 ;
1 iv10_eq_15 1 ~iv474_iv474_t >= 1 ;
1 ~iv10_eq_15 1 iv474_iv474_t >= 1 ;
* constraint equals iff
1 iv11_series11_b_0 2 iv11_series11_b_1 4 iv11_series11_b_2 8 iv11_series11_b_3 16 iv11_series11_b_4 16 ~iv11_ge_16 >= 16 ;
-1 iv11_series11_b_0 -2 iv11_series11_b_1 -4 iv11_series11_b_2 -8 iv11_series11_b_3 -16 iv11_series11_b_4 16 iv11_ge_16 >= -15 ;
-1 iv11_ge_16 1 iv11_ge_15 >= 0 ;
1 iv11_ge_15 1 ~iv11_ge_16 2 ~iv11_eq_15 >= 2 ;
-1 iv11_ge_15 -1 ~iv11_ge_16 1 iv11_eq_15 >= -1 ;
1 iv11_eq_15 1 ~iv475_iv475_t >= 1 ;
1 ~iv11_eq_15 1 iv475_iv475_t >= 1 ;
* constraint equals iff
1 iv12_series12_b_0 2 iv12_series12_b_1 4 iv12_series12_b_2 8 iv12_series12_b_3 16 iv12_series12_b_4 16 ~iv12_ge_16 >= 16 ;
-1 iv12_series12_b_0 -2 iv12_series12_b_1 -4 iv12_series12_b_2 -8 iv12_series12_b_3 -16 iv12_series12_b_4 16 iv12_ge_16 >= -15 ;
-1 iv12_ge_16 1 iv12_ge_15 >= 0 ;
1 iv12_ge_15 1 ~iv12_ge_16 2 ~iv12_eq_15 >= 2 ;
-1 iv12_ge_15 -1 ~iv12_ge_16 1 iv12_eq_15 >= -1 ;
1 iv12_eq_15 1 ~iv476_iv476_t >= 1 ;
1 ~iv12_eq_15 1 iv476_iv476_t >= 1 ;
* constraint equals iff
1 iv13_series13_b_0 2 iv13_series13_b_1 4 iv13_series13_b_2 8 iv13_series13_b_3 16 iv13_series13_b_4 16 ~iv13_ge_16 >= 16 ;
-1 iv13_series13_b_0 -2 iv13_series13_b_1 -4 iv13_series13_b_2 -8 iv13_series13_b_3 -16 iv13_series13_b_4 16 iv13_ge_16 >= -15 ;
-1 iv13_ge_16 1 iv13_ge_15 >= 0 ;
1 iv13_ge_15 1 ~iv13_ge_16 2 ~iv13_eq_15 >= 2 ;
-1 iv13_ge_15 -1 ~iv13_ge_16 1 iv13_eq_15 >= -1 ;
1 iv13_eq_15 1 ~iv477_iv477_t >= 1 ;
1 ~iv13_eq_15 1 iv477_iv477_t >= 1 ;
* constraint equals iff
1 iv14_series14_b_0 2 iv14_series14_b_1 4 iv14_series14_b_2 8 iv14_series14_b_3 16 iv14_series14_b_4 16 ~iv14_ge_16 >= 16 ;
-1 iv14_series14_b_0 -2 iv14_series14_b_1 -4 iv14_series14_b_2 -8 iv14_series14_b_3 -16 iv14_series14_b_4 16 iv14_ge_16 >= -15 ;
-1 iv14_ge_16 1 iv14_ge_15 >= 0 ;
1 iv14_ge_15 1 ~iv14_ge_16 2 ~iv14_eq_15 >= 2 ;
-1 iv14_ge_15 -1 ~iv14_ge_16 1 iv14_eq_15 >= -1 ;
1 iv14_eq_15 1 ~iv478_iv478_t >= 1 ;
1 ~iv14_eq_15 1 iv478_iv478_t >= 1 ;
* constraint equals iff
1 iv15_series15_b_0 2 iv15_series15_b_1 4 iv15_series15_b_2 8 iv15_series15_b_3 16 iv15_series15_b_4 16 ~iv15_ge_16 >= 16 ;
-1 iv15_series15_b_0 -2 iv15_series15_b_1 -4 iv15_series15_b_2 -8 iv15_series15_b_3 -16 iv15_series15_b_4 16 iv15_ge_16 >= -15 ;
-1 iv15_ge_16 1 iv15_ge_15 >= 0 ;
1 iv15_ge_15 1 ~iv15_ge_16 2 ~iv15_eq_15 >= 2 ;
-1 iv15_ge_15 -1 ~iv15_ge_16 1 iv15_eq_15 >= -1 ;
1 iv15_eq_15 1 ~iv479_iv479_t >= 1 ;
1 ~iv15_eq_15 1 iv479_iv479_t >= 1 ;
* constraint equals iff
1 iv16_series16_b_0 2 iv16_series16_b_1 4 iv16_series16_b_2 8 iv16_series16_b_3 16 iv16_series16_b_4 16 ~iv16_ge_16 >= 16 ;
-1 iv16_series16_b_0 -2 iv16_series16_b_1 -4 iv16_series16_b_2 -8 iv16_series16_b_3 -16 iv16_series16_b_4 16 iv16_ge_16 >= -15 ;
-1 iv16_ge_16 1 iv16_ge_15 >= 0 ;
1 iv16_ge_15 1 ~iv16_ge_16 2 ~iv16_eq_15 >= 2 ;
-1 iv16_ge_15 -1 ~iv16_ge_16 1 iv16_eq_15 >= -1 ;
1 iv16_eq_15 1 ~iv480_iv480_t >= 1 ;
1 ~iv16_eq_15 1 iv480_iv480_t >= 1 ;
* constraint equals iff
1 iv17_series17_b_0 2 iv17_series17_b_1 4 iv17_series17_b_2 8 iv17_series17_b_3 16 iv17_series17_b_4 16 ~iv17_ge_16 >= 16 ;
-1 iv17_series17_b_0 -2 iv17_series17_b_1 -4 iv17_series17_b_2 -8 iv17_series17_b_3 -16 iv17_series17_b_4 16 iv17_ge_16 >= -15 ;
-1 iv17_ge_16 1 iv17_ge_15 >= 0 ;
1 iv17_ge_15 1 ~iv17_ge_16 2 ~iv17_eq_15 >= 2 ;
-1 iv17_ge_15 -1 ~iv17_ge_16 1 iv17_eq_15 >= -1 ;
1 iv17_eq_15 1 ~iv481_iv481_t >= 1 ;
1 ~iv17_eq_15 1 iv481_iv481_t >= 1 ;
* constraint equals iff
1 iv18_series18_b_0 2 iv18_series18_b_1 4 iv18_series18_b_2 8 iv18_series18_b_3 16 iv18_series18_b_4 16 ~iv18_ge_16 >= 16 ;
-1 iv18_series18_b_0 -2 iv18_series18_b_1 -4 iv18_series18_b_2 -8 iv18_series18_b_3 -16 iv18_series18_b_4 16 iv18_ge_16 >= -15 ;
-1 iv18_ge_16 1 iv18_ge_15 >= 0 ;
1 iv18_ge_15 1 ~iv18_ge_16 2 ~iv18_eq_15 >= 2 ;
-1 iv18_ge_15 -1 ~iv18_ge_16 1 iv18_eq_15 >= -1 ;
1 iv18_eq_15 1 ~iv482_iv482_t >= 1 ;
1 ~iv18_eq_15 1 iv482_iv482_t >= 1 ;
* constraint equals iff
1 iv19_series19_b_0 2 iv19_series19_b_1 4 iv19_series19_b_2 8 iv19_series19_b_3 16 iv19_series19_b_4 16 ~iv19_ge_16 >= 16 ;
-1 iv19_series19_b_0 -2 iv19_series19_b_1 -4 iv19_series19_b_2 -8 iv19_series19_b_3 -16 iv19_series19_b_4 16 iv19_ge_16 >= -15 ;
-1 iv19_ge_16 1 iv19_ge_15 >= 0 ;
1 iv19_ge_15 1 ~iv19_ge_16 2 ~iv19_eq_15 >= 2 ;
-1 iv19_ge_15 -1 ~iv19_ge_16 1 iv19_eq_15 >= -1 ;
1 iv19_eq_15 1 ~iv483_iv483_t >= 1 ;
1 ~iv19_eq_15 1 iv483_iv483_t >= 1 ;
* constraint equals iff
1 iv20_series20_b_0 2 iv20_series20_b_1 4 iv20_series20_b_2 8 iv20_series20_b_3 16 iv20_series20_b_4 16 ~iv20_ge_16 >= 16 ;
-1 iv20_series20_b_0 -2 iv20_series20_b_1 -4 iv20_series20_b_2 -8 iv20_series20_b_3 -16 iv20_series20_b_4 16 iv20_ge_16 >= -15 ;
-1 iv20_ge_16 1 iv20_ge_15 >= 0 ;
1 iv20_ge_15 1 ~iv20_ge_16 2 ~iv20_eq_15 >= 2 ;
-1 iv20_ge_15 -1 ~iv20_ge_16 1 iv20_eq_15 >= -1 ;
1 iv20_eq_15 1 ~iv484_iv484_t >= 1 ;
1 ~iv20_eq_15 1 iv484_iv484_t >= 1 ;
* constraint equals iff
1 iv21_series21_b_0 2 iv21_series21_b_1 4 iv21_series21_b_2 8 iv21_series21_b_3 16 iv21_series21_b_4 16 ~iv21_ge_16 >= 16 ;
-1 iv21_series21_b_0 -2 iv21_series21_b_1 -4 iv21_series21_b_2 -8 iv21_series21_b_3 -16 iv21_series21_b_4 16 iv21_ge_16 >= -15 ;
-1 iv21_ge_16 1 iv21_ge_15 >= 0 ;
1 iv21_ge_15 1 ~iv21_ge_16 2 ~iv21_eq_15 >= 2 ;
-1 iv21_ge_15 -1 ~iv21_ge_16 1 iv21_eq_15 >= -1 ;
1 iv21_eq_15 1 ~iv485_iv485_t >= 1 ;
1 ~iv21_eq_15 1 iv485_iv485_t >= 1 ;
* constraint equals iff
1 iv22_series22_b_0 2 iv22_series22_b_1 4 iv22_series22_b_2 8 iv22_series22_b_3 16 iv22_series22_b_4 16 ~iv22_ge_16 >= 16 ;
-1 iv22_series22_b_0 -2 iv22_series22_b_1 -4 iv22_series22_b_2 -8 iv22_series22_b_3 -16 iv22_series22_b_4 16 iv22_ge_16 >= -15 ;
-1 iv22_ge_16 1 iv22_ge_15 >= 0 ;
1 iv22_ge_15 1 ~iv22_ge_16 2 ~iv22_eq_15 >= 2 ;
-1 iv22_ge_15 -1 ~iv22_ge_16 1 iv22_eq_15 >= -1 ;
1 iv22_eq_15 1 ~iv486_iv486_t >= 1 ;
1 ~iv22_eq_15 1 iv486_iv486_t >= 1 ;
* constraint equals iff
1 iv23_series23_b_0 2 iv23_series23_b_1 4 iv23_series23_b_2 8 iv23_series23_b_3 16 iv23_series23_b_4 16 ~iv23_ge_16 >= 16 ;
-1 iv23_series23_b_0 -2 iv23_series23_b_1 -4 iv23_series23_b_2 -8 iv23_series23_b_3 -16 iv23_series23_b_4 16 iv23_ge_16 >= -15 ;
-1 iv23_ge_16 1 iv23_ge_15 >= 0 ;
1 iv23_ge_15 1 ~iv23_ge_16 2 ~iv23_eq_15 >= 2 ;
-1 iv23_ge_15 -1 ~iv23_ge_16 1 iv23_eq_15 >= -1 ;
1 iv23_eq_15 1 ~iv487_iv487_t >= 1 ;
1 ~iv23_eq_15 1 iv487_iv487_t >= 1 ;
* constraint equals iff
1 iv24_series24_b_0 2 iv24_series24_b_1 4 iv24_series24_b_2 8 iv24_series24_b_3 16 iv24_series24_b_4 16 ~iv24_ge_16 >= 16 ;
-1 iv24_series24_b_0 -2 iv24_series24_b_1 -4 iv24_series24_b_2 -8 iv24_series24_b_3 -16 iv24_series24_b_4 16 iv24_ge_16 >= -15 ;
-1 iv24_ge_16 1 iv24_ge_15 >= 0 ;
1 iv24_ge_15 1 ~iv24_ge_16 2 ~iv24_eq_15 >= 2 ;
-1 iv24_ge_15 -1 ~iv24_ge_16 1 iv24_eq_15 >= -1 ;
1 iv24_eq_15 1 ~iv488_iv488_t >= 1 ;
1 ~iv24_eq_15 1 iv488_iv488_t >= 1 ;
* constraint equals iff
1 iv25_series25_b_0 2 iv25_series25_b_1 4 iv25_series25_b_2 8 iv25_series25_b_3 16 iv25_series25_b_4 16 ~iv25_ge_16 >= 16 ;
-1 iv25_series25_b_0 -2 iv25_series25_b_1 -4 iv25_series25_b_2 -8 iv25_series25_b_3 -16 iv25_series25_b_4 16 iv25_ge_16 >= -15 ;
-1 iv25_ge_16 1 iv25_ge_15 >= 0 ;
1 iv25_ge_15 1 ~iv25_ge_16 2 ~iv25_eq_15 >= 2 ;
-1 iv25_ge_15 -1 ~iv25_ge_16 1 iv25_eq_15 >= -1 ;
1 iv25_eq_15 1 ~iv489_iv489_t >= 1 ;
1 ~iv25_eq_15 1 iv489_iv489_t >= 1 ;
* constraint equals iff
1 iv26_series26_b_0 2 iv26_series26_b_1 4 iv26_series26_b_2 8 iv26_series26_b_3 16 iv26_series26_b_4 16 ~iv26_ge_16 >= 16 ;
-1 iv26_series26_b_0 -2 iv26_series26_b_1 -4 iv26_series26_b_2 -8 iv26_series26_b_3 -16 iv26_series26_b_4 16 iv26_ge_16 >= -15 ;
-1 iv26_ge_16 1 iv26_ge_15 >= 0 ;
1 iv26_ge_15 1 ~iv26_ge_16 2 ~iv26_eq_15 >= 2 ;
-1 iv26_ge_15 -1 ~iv26_ge_16 1 iv26_eq_15 >= -1 ;
1 iv26_eq_15 1 ~iv490_iv490_t >= 1 ;
1 ~iv26_eq_15 1 iv490_iv490_t >= 1 ;
* constraint equals iff
1 iv27_series27_b_0 2 iv27_series27_b_1 4 iv27_series27_b_2 8 iv27_series27_b_3 16 iv27_series27_b_4 16 ~iv27_ge_16 >= 16 ;
-1 iv27_series27_b_0 -2 iv27_series27_b_1 -4 iv27_series27_b_2 -8 iv27_series27_b_3 -16 iv27_series27_b_4 16 iv27_ge_16 >= -15 ;
-1 iv27_ge_16 1 iv27_ge_15 >= 0 ;
1 iv27_ge_15 1 ~iv27_ge_16 2 ~iv27_eq_15 >= 2 ;
-1 iv27_ge_15 -1 ~iv27_ge_16 1 iv27_eq_15 >= -1 ;
1 iv27_eq_15 1 ~iv491_iv491_t >= 1 ;
1 ~iv27_eq_15 1 iv491_iv491_t >= 1 ;
* constraint equals iff
1 iv28_series28_b_0 2 iv28_series28_b_1 4 iv28_series28_b_2 8 iv28_series28_b_3 16 iv28_series28_b_4 16 ~iv28_ge_16 >= 16 ;
-1 iv28_series28_b_0 -2 iv28_series28_b_1 -4 iv28_series28_b_2 -8 iv28_series28_b_3 -16 iv28_series28_b_4 16 iv28_ge_16 >= -15 ;
-1 iv28_ge_16 1 iv28_ge_15 >= 0 ;
1 iv28_ge_15 1 ~iv28_ge_16 2 ~iv28_eq_15 >= 2 ;
-1 iv28_ge_15 -1 ~iv28_ge_16 1 iv28_eq_15 >= -1 ;
1 iv28_eq_15 1 ~iv492_iv492_t >= 1 ;
1 ~iv28_eq_15 1 iv492_iv492_t >= 1 ;
* constraint linear equality
* linear eq -1*varidx 15 1*varidx 464 1*varidx 465 1*varidx 466 1*varidx 467 1*varidx 468 1*varidx 469 1*varidx 470 1*varidx 471 1*varidx 472 1*varidx 473 1*varidx 474 1*varidx 475 1*varidx 476 1*varidx 477 1*varidx 478 1*varidx 479 1*varidx 480 1*varidx 481 1*varidx 482 1*varidx 483 1*varidx 484 1*varidx 485 1*varidx 486 1*varidx 487 1*varidx 488 1*varidx 489 1*varidx 490 1*varidx 491 1*varidx 492 <= 0
-1 iv15_series15_b_0 -2 iv15_series15_b_1 -4 iv15_series15_b_2 -8 iv15_series15_b_3 -16 iv15_series15_b_4 1 iv464_iv464_t 1 iv465_iv465_t 1 iv466_iv466_t 1 iv467_iv467_t 1 iv468_iv468_t 1 iv469_iv469_t 1 iv470_iv470_t 1 iv471_iv471_t 1 iv472_iv472_t 1 iv473_iv473_t 1 iv474_iv474_t 1 iv475_iv475_t 1 iv476_iv476_t 1 iv477_iv477_t 1 iv478_iv478_t 1 iv479_iv479_t 1 iv480_iv480_t 1 iv481_iv481_t 1 iv482_iv482_t 1 iv483_iv483_t 1 iv484_iv484_t 1 iv485_iv485_t 1 iv486_iv486_t 1 iv487_iv487_t 1 iv488_iv488_t 1 iv489_iv489_t 1 iv490_iv490_t 1 iv491_iv491_t 1 iv492_iv492_t >= 0 ;
1 iv15_series15_b_0 2 iv15_series15_b_1 4 iv15_series15_b_2 8 iv15_series15_b_3 16 iv15_series15_b_4 -1 iv464_iv464_t -1 iv465_iv465_t -1 iv466_iv466_t -1 iv467_iv467_t -1 iv468_iv468_t -1 iv469_iv469_t -1 iv470_iv470_t -1 iv471_iv471_t -1 iv472_iv472_t -1 iv473_iv473_t -1 iv474_iv474_t -1 iv475_iv475_t -1 iv476_iv476_t -1 iv477_iv477_t -1 iv478_iv478_t -1 iv479_iv479_t -1 iv480_iv480_t -1 iv481_iv481_t -1 iv482_iv482_t -1 iv483_iv483_t -1 iv484_iv484_t -1 iv485_iv485_t -1 iv486_iv486_t -1 iv487_iv487_t -1 iv488_iv488_t -1 iv489_iv489_t -1 iv490_iv490_t -1 iv491_iv491_t -1 iv492_iv492_t >= 0 ;
* constraint equals iff
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 8 iv0_series0_b_3 16 iv0_series0_b_4 17 ~iv0_ge_17 >= 17 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 -8 iv0_series0_b_3 -16 iv0_series0_b_4 15 iv0_ge_17 >= -16 ;
-1 iv0_ge_17 1 iv0_ge_16 >= 0 ;
1 iv0_ge_16 1 ~iv0_ge_17 2 ~iv0_eq_16 >= 2 ;
-1 iv0_ge_16 -1 ~iv0_ge_17 1 iv0_eq_16 >= -1 ;
1 iv0_eq_16 1 ~iv493_iv493_t >= 1 ;
1 ~iv0_eq_16 1 iv493_iv493_t >= 1 ;
* constraint equals iff
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 8 iv1_series1_b_3 16 iv1_series1_b_4 17 ~iv1_ge_17 >= 17 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 -8 iv1_series1_b_3 -16 iv1_series1_b_4 15 iv1_ge_17 >= -16 ;
-1 iv1_ge_17 1 iv1_ge_16 >= 0 ;
1 iv1_ge_16 1 ~iv1_ge_17 2 ~iv1_eq_16 >= 2 ;
-1 iv1_ge_16 -1 ~iv1_ge_17 1 iv1_eq_16 >= -1 ;
1 iv1_eq_16 1 ~iv494_iv494_t >= 1 ;
1 ~iv1_eq_16 1 iv494_iv494_t >= 1 ;
* constraint equals iff
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 8 iv2_series2_b_3 16 iv2_series2_b_4 17 ~iv2_ge_17 >= 17 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 -8 iv2_series2_b_3 -16 iv2_series2_b_4 15 iv2_ge_17 >= -16 ;
-1 iv2_ge_17 1 iv2_ge_16 >= 0 ;
1 iv2_ge_16 1 ~iv2_ge_17 2 ~iv2_eq_16 >= 2 ;
-1 iv2_ge_16 -1 ~iv2_ge_17 1 iv2_eq_16 >= -1 ;
1 iv2_eq_16 1 ~iv495_iv495_t >= 1 ;
1 ~iv2_eq_16 1 iv495_iv495_t >= 1 ;
* constraint equals iff
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 8 iv3_series3_b_3 16 iv3_series3_b_4 17 ~iv3_ge_17 >= 17 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 -8 iv3_series3_b_3 -16 iv3_series3_b_4 15 iv3_ge_17 >= -16 ;
-1 iv3_ge_17 1 iv3_ge_16 >= 0 ;
1 iv3_ge_16 1 ~iv3_ge_17 2 ~iv3_eq_16 >= 2 ;
-1 iv3_ge_16 -1 ~iv3_ge_17 1 iv3_eq_16 >= -1 ;
1 iv3_eq_16 1 ~iv496_iv496_t >= 1 ;
1 ~iv3_eq_16 1 iv496_iv496_t >= 1 ;
* constraint equals iff
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 8 iv4_series4_b_3 16 iv4_series4_b_4 17 ~iv4_ge_17 >= 17 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 -8 iv4_series4_b_3 -16 iv4_series4_b_4 15 iv4_ge_17 >= -16 ;
-1 iv4_ge_17 1 iv4_ge_16 >= 0 ;
1 iv4_ge_16 1 ~iv4_ge_17 2 ~iv4_eq_16 >= 2 ;
-1 iv4_ge_16 -1 ~iv4_ge_17 1 iv4_eq_16 >= -1 ;
1 iv4_eq_16 1 ~iv497_iv497_t >= 1 ;
1 ~iv4_eq_16 1 iv497_iv497_t >= 1 ;
* constraint equals iff
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 8 iv5_series5_b_3 16 iv5_series5_b_4 17 ~iv5_ge_17 >= 17 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 -8 iv5_series5_b_3 -16 iv5_series5_b_4 15 iv5_ge_17 >= -16 ;
-1 iv5_ge_17 1 iv5_ge_16 >= 0 ;
1 iv5_ge_16 1 ~iv5_ge_17 2 ~iv5_eq_16 >= 2 ;
-1 iv5_ge_16 -1 ~iv5_ge_17 1 iv5_eq_16 >= -1 ;
1 iv5_eq_16 1 ~iv498_iv498_t >= 1 ;
1 ~iv5_eq_16 1 iv498_iv498_t >= 1 ;
* constraint equals iff
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 8 iv6_series6_b_3 16 iv6_series6_b_4 17 ~iv6_ge_17 >= 17 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 -8 iv6_series6_b_3 -16 iv6_series6_b_4 15 iv6_ge_17 >= -16 ;
-1 iv6_ge_17 1 iv6_ge_16 >= 0 ;
1 iv6_ge_16 1 ~iv6_ge_17 2 ~iv6_eq_16 >= 2 ;
-1 iv6_ge_16 -1 ~iv6_ge_17 1 iv6_eq_16 >= -1 ;
1 iv6_eq_16 1 ~iv499_iv499_t >= 1 ;
1 ~iv6_eq_16 1 iv499_iv499_t >= 1 ;
* constraint equals iff
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 8 iv7_series7_b_3 16 iv7_series7_b_4 17 ~iv7_ge_17 >= 17 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 -8 iv7_series7_b_3 -16 iv7_series7_b_4 15 iv7_ge_17 >= -16 ;
-1 iv7_ge_17 1 iv7_ge_16 >= 0 ;
1 iv7_ge_16 1 ~iv7_ge_17 2 ~iv7_eq_16 >= 2 ;
-1 iv7_ge_16 -1 ~iv7_ge_17 1 iv7_eq_16 >= -1 ;
1 iv7_eq_16 1 ~iv500_iv500_t >= 1 ;
1 ~iv7_eq_16 1 iv500_iv500_t >= 1 ;
* constraint equals iff
1 iv8_series8_b_0 2 iv8_series8_b_1 4 iv8_series8_b_2 8 iv8_series8_b_3 16 iv8_series8_b_4 17 ~iv8_ge_17 >= 17 ;
-1 iv8_series8_b_0 -2 iv8_series8_b_1 -4 iv8_series8_b_2 -8 iv8_series8_b_3 -16 iv8_series8_b_4 15 iv8_ge_17 >= -16 ;
-1 iv8_ge_17 1 iv8_ge_16 >= 0 ;
1 iv8_ge_16 1 ~iv8_ge_17 2 ~iv8_eq_16 >= 2 ;
-1 iv8_ge_16 -1 ~iv8_ge_17 1 iv8_eq_16 >= -1 ;
1 iv8_eq_16 1 ~iv501_iv501_t >= 1 ;
1 ~iv8_eq_16 1 iv501_iv501_t >= 1 ;
* constraint equals iff
1 iv9_series9_b_0 2 iv9_series9_b_1 4 iv9_series9_b_2 8 iv9_series9_b_3 16 iv9_series9_b_4 17 ~iv9_ge_17 >= 17 ;
-1 iv9_series9_b_0 -2 iv9_series9_b_1 -4 iv9_series9_b_2 -8 iv9_series9_b_3 -16 iv9_series9_b_4 15 iv9_ge_17 >= -16 ;
-1 iv9_ge_17 1 iv9_ge_16 >= 0 ;
1 iv9_ge_16 1 ~iv9_ge_17 2 ~iv9_eq_16 >= 2 ;
-1 iv9_ge_16 -1 ~iv9_ge_17 1 iv9_eq_16 >= -1 ;
1 iv9_eq_16 1 ~iv502_iv502_t >= 1 ;
1 ~iv9_eq_16 1 iv502_iv502_t >= 1 ;
* constraint equals iff
1 iv10_series10_b_0 2 iv10_series10_b_1 4 iv10_series10_b_2 8 iv10_series10_b_3 16 iv10_series10_b_4 17 ~iv10_ge_17 >= 17 ;
-1 iv10_series10_b_0 -2 iv10_series10_b_1 -4 iv10_series10_b_2 -8 iv10_series10_b_3 -16 iv10_series10_b_4 15 iv10_ge_17 >= -16 ;
-1 iv10_ge_17 1 iv10_ge_16 >= 0 ;
1 iv10_ge_16 1 ~iv10_ge_17 2 ~iv10_eq_16 >= 2 ;
-1 iv10_ge_16 -1 ~iv10_ge_17 1 iv10_eq_16 >= -1 ;
1 iv10_eq_16 1 ~iv503_iv503_t >= 1 ;
1 ~iv10_eq_16 1 iv503_iv503_t >= 1 ;
* constraint equals iff
1 iv11_series11_b_0 2 iv11_series11_b_1 4 iv11_series11_b_2 8 iv11_series11_b_3 16 iv11_series11_b_4 17 ~iv11_ge_17 >= 17 ;
-1 iv11_series11_b_0 -2 iv11_series11_b_1 -4 iv11_series11_b_2 -8 iv11_series11_b_3 -16 iv11_series11_b_4 15 iv11_ge_17 >= -16 ;
-1 iv11_ge_17 1 iv11_ge_16 >= 0 ;
1 iv11_ge_16 1 ~iv11_ge_17 2 ~iv11_eq_16 >= 2 ;
-1 iv11_ge_16 -1 ~iv11_ge_17 1 iv11_eq_16 >= -1 ;
1 iv11_eq_16 1 ~iv504_iv504_t >= 1 ;
1 ~iv11_eq_16 1 iv504_iv504_t >= 1 ;
* constraint equals iff
1 iv12_series12_b_0 2 iv12_series12_b_1 4 iv12_series12_b_2 8 iv12_series12_b_3 16 iv12_series12_b_4 17 ~iv12_ge_17 >= 17 ;
-1 iv12_series12_b_0 -2 iv12_series12_b_1 -4 iv12_series12_b_2 -8 iv12_series12_b_3 -16 iv12_series12_b_4 15 iv12_ge_17 >= -16 ;
-1 iv12_ge_17 1 iv12_ge_16 >= 0 ;
1 iv12_ge_16 1 ~iv12_ge_17 2 ~iv12_eq_16 >= 2 ;
-1 iv12_ge_16 -1 ~iv12_ge_17 1 iv12_eq_16 >= -1 ;
1 iv12_eq_16 1 ~iv505_iv505_t >= 1 ;
1 ~iv12_eq_16 1 iv505_iv505_t >= 1 ;
* constraint equals iff
1 iv13_series13_b_0 2 iv13_series13_b_1 4 iv13_series13_b_2 8 iv13_series13_b_3 16 iv13_series13_b_4 17 ~iv13_ge_17 >= 17 ;
-1 iv13_series13_b_0 -2 iv13_series13_b_1 -4 iv13_series13_b_2 -8 iv13_series13_b_3 -16 iv13_series13_b_4 15 iv13_ge_17 >= -16 ;
-1 iv13_ge_17 1 iv13_ge_16 >= 0 ;
1 iv13_ge_16 1 ~iv13_ge_17 2 ~iv13_eq_16 >= 2 ;
-1 iv13_ge_16 -1 ~iv13_ge_17 1 iv13_eq_16 >= -1 ;
1 iv13_eq_16 1 ~iv506_iv506_t >= 1 ;
1 ~iv13_eq_16 1 iv506_iv506_t >= 1 ;
* constraint equals iff
1 iv14_series14_b_0 2 iv14_series14_b_1 4 iv14_series14_b_2 8 iv14_series14_b_3 16 iv14_series14_b_4 17 ~iv14_ge_17 >= 17 ;
-1 iv14_series14_b_0 -2 iv14_series14_b_1 -4 iv14_series14_b_2 -8 iv14_series14_b_3 -16 iv14_series14_b_4 15 iv14_ge_17 >= -16 ;
-1 iv14_ge_17 1 iv14_ge_16 >= 0 ;
1 iv14_ge_16 1 ~iv14_ge_17 2 ~iv14_eq_16 >= 2 ;
-1 iv14_ge_16 -1 ~iv14_ge_17 1 iv14_eq_16 >= -1 ;
1 iv14_eq_16 1 ~iv507_iv507_t >= 1 ;
1 ~iv14_eq_16 1 iv507_iv507_t >= 1 ;
* constraint equals iff
1 iv15_series15_b_0 2 iv15_series15_b_1 4 iv15_series15_b_2 8 iv15_series15_b_3 16 iv15_series15_b_4 17 ~iv15_ge_17 >= 17 ;
-1 iv15_series15_b_0 -2 iv15_series15_b_1 -4 iv15_series15_b_2 -8 iv15_series15_b_3 -16 iv15_series15_b_4 15 iv15_ge_17 >= -16 ;
-1 iv15_ge_17 1 iv15_ge_16 >= 0 ;
1 iv15_ge_16 1 ~iv15_ge_17 2 ~iv15_eq_16 >= 2 ;
-1 iv15_ge_16 -1 ~iv15_ge_17 1 iv15_eq_16 >= -1 ;
1 iv15_eq_16 1 ~iv508_iv508_t >= 1 ;
1 ~iv15_eq_16 1 iv508_iv508_t >= 1 ;
* constraint equals iff
1 iv16_series16_b_0 2 iv16_series16_b_1 4 iv16_series16_b_2 8 iv16_series16_b_3 16 iv16_series16_b_4 17 ~iv16_ge_17 >= 17 ;
-1 iv16_series16_b_0 -2 iv16_series16_b_1 -4 iv16_series16_b_2 -8 iv16_series16_b_3 -16 iv16_series16_b_4 15 iv16_ge_17 >= -16 ;
-1 iv16_ge_17 1 iv16_ge_16 >= 0 ;
1 iv16_ge_16 1 ~iv16_ge_17 2 ~iv16_eq_16 >= 2 ;
-1 iv16_ge_16 -1 ~iv16_ge_17 1 iv16_eq_16 >= -1 ;
1 iv16_eq_16 1 ~iv509_iv509_t >= 1 ;
1 ~iv16_eq_16 1 iv509_iv509_t >= 1 ;
* constraint equals iff
1 iv17_series17_b_0 2 iv17_series17_b_1 4 iv17_series17_b_2 8 iv17_series17_b_3 16 iv17_series17_b_4 17 ~iv17_ge_17 >= 17 ;
-1 iv17_series17_b_0 -2 iv17_series17_b_1 -4 iv17_series17_b_2 -8 iv17_series17_b_3 -16 iv17_series17_b_4 15 iv17_ge_17 >= -16 ;
-1 iv17_ge_17 1 iv17_ge_16 >= 0 ;
1 iv17_ge_16 1 ~iv17_ge_17 2 ~iv17_eq_16 >= 2 ;
-1 iv17_ge_16 -1 ~iv17_ge_17 1 iv17_eq_16 >= -1 ;
1 iv17_eq_16 1 ~iv510_iv510_t >= 1 ;
1 ~iv17_eq_16 1 iv510_iv510_t >= 1 ;
* constraint equals iff
1 iv18_series18_b_0 2 iv18_series18_b_1 4 iv18_series18_b_2 8 iv18_series18_b_3 16 iv18_series18_b_4 17 ~iv18_ge_17 >= 17 ;
-1 iv18_series18_b_0 -2 iv18_series18_b_1 -4 iv18_series18_b_2 -8 iv18_series18_b_3 -16 iv18_series18_b_4 15 iv18_ge_17 >= -16 ;
-1 iv18_ge_17 1 iv18_ge_16 >= 0 ;
1 iv18_ge_16 1 ~iv18_ge_17 2 ~iv18_eq_16 >= 2 ;
-1 iv18_ge_16 -1 ~iv18_ge_17 1 iv18_eq_16 >= -1 ;
1 iv18_eq_16 1 ~iv511_iv511_t >= 1 ;
1 ~iv18_eq_16 1 iv511_iv511_t >= 1 ;
* constraint equals iff
1 iv19_series19_b_0 2 iv19_series19_b_1 4 iv19_series19_b_2 8 iv19_series19_b_3 16 iv19_series19_b_4 17 ~iv19_ge_17 >= 17 ;
-1 iv19_series19_b_0 -2 iv19_series19_b_1 -4 iv19_series19_b_2 -8 iv19_series19_b_3 -16 iv19_series19_b_4 15 iv19_ge_17 >= -16 ;
-1 iv19_ge_17 1 iv19_ge_16 >= 0 ;
1 iv19_ge_16 1 ~iv19_ge_17 2 ~iv19_eq_16 >= 2 ;
-1 iv19_ge_16 -1 ~iv19_ge_17 1 iv19_eq_16 >= -1 ;
1 iv19_eq_16 1 ~iv512_iv512_t >= 1 ;
1 ~iv19_eq_16 1 iv512_iv512_t >= 1 ;
* constraint equals iff
1 iv20_series20_b_0 2 iv20_series20_b_1 4 iv20_series20_b_2 8 iv20_series20_b_3 16 iv20_series20_b_4 17 ~iv20_ge_17 >= 17 ;
-1 iv20_series20_b_0 -2 iv20_series20_b_1 -4 iv20_series20_b_2 -8 iv20_series20_b_3 -16 iv20_series20_b_4 15 iv20_ge_17 >= -16 ;
-1 iv20_ge_17 1 iv20_ge_16 >= 0 ;
1 iv20_ge_16 1 ~iv20_ge_17 2 ~iv20_eq_16 >= 2 ;
-1 iv20_ge_16 -1 ~iv20_ge_17 1 iv20_eq_16 >= -1 ;
1 iv20_eq_16 1 ~iv513_iv513_t >= 1 ;
1 ~iv20_eq_16 1 iv513_iv513_t >= 1 ;
* constraint equals iff
1 iv21_series21_b_0 2 iv21_series21_b_1 4 iv21_series21_b_2 8 iv21_series21_b_3 16 iv21_series21_b_4 17 ~iv21_ge_17 >= 17 ;
-1 iv21_series21_b_0 -2 iv21_series21_b_1 -4 iv21_series21_b_2 -8 iv21_series21_b_3 -16 iv21_series21_b_4 15 iv21_ge_17 >= -16 ;
-1 iv21_ge_17 1 iv21_ge_16 >= 0 ;
1 iv21_ge_16 1 ~iv21_ge_17 2 ~iv21_eq_16 >= 2 ;
-1 iv21_ge_16 -1 ~iv21_ge_17 1 iv21_eq_16 >= -1 ;
1 iv21_eq_16 1 ~iv514_iv514_t >= 1 ;
1 ~iv21_eq_16 1 iv514_iv514_t >= 1 ;
* constraint equals iff
1 iv22_series22_b_0 2 iv22_series22_b_1 4 iv22_series22_b_2 8 iv22_series22_b_3 16 iv22_series22_b_4 17 ~iv22_ge_17 >= 17 ;
-1 iv22_series22_b_0 -2 iv22_series22_b_1 -4 iv22_series22_b_2 -8 iv22_series22_b_3 -16 iv22_series22_b_4 15 iv22_ge_17 >= -16 ;
-1 iv22_ge_17 1 iv22_ge_16 >= 0 ;
1 iv22_ge_16 1 ~iv22_ge_17 2 ~iv22_eq_16 >= 2 ;
-1 iv22_ge_16 -1 ~iv22_ge_17 1 iv22_eq_16 >= -1 ;
1 iv22_eq_16 1 ~iv515_iv515_t >= 1 ;
1 ~iv22_eq_16 1 iv515_iv515_t >= 1 ;
* constraint equals iff
1 iv23_series23_b_0 2 iv23_series23_b_1 4 iv23_series23_b_2 8 iv23_series23_b_3 16 iv23_series23_b_4 17 ~iv23_ge_17 >= 17 ;
-1 iv23_series23_b_0 -2 iv23_series23_b_1 -4 iv23_series23_b_2 -8 iv23_series23_b_3 -16 iv23_series23_b_4 15 iv23_ge_17 >= -16 ;
-1 iv23_ge_17 1 iv23_ge_16 >= 0 ;
1 iv23_ge_16 1 ~iv23_ge_17 2 ~iv23_eq_16 >= 2 ;
-1 iv23_ge_16 -1 ~iv23_ge_17 1 iv23_eq_16 >= -1 ;
1 iv23_eq_16 1 ~iv516_iv516_t >= 1 ;
1 ~iv23_eq_16 1 iv516_iv516_t >= 1 ;
* constraint equals iff
1 iv24_series24_b_0 2 iv24_series24_b_1 4 iv24_series24_b_2 8 iv24_series24_b_3 16 iv24_series24_b_4 17 ~iv24_ge_17 >= 17 ;
-1 iv24_series24_b_0 -2 iv24_series24_b_1 -4 iv24_series24_b_2 -8 iv24_series24_b_3 -16 iv24_series24_b_4 15 iv24_ge_17 >= -16 ;
-1 iv24_ge_17 1 iv24_ge_16 >= 0 ;
1 iv24_ge_16 1 ~iv24_ge_17 2 ~iv24_eq_16 >= 2 ;
-1 iv24_ge_16 -1 ~iv24_ge_17 1 iv24_eq_16 >= -1 ;
1 iv24_eq_16 1 ~iv517_iv517_t >= 1 ;
1 ~iv24_eq_16 1 iv517_iv517_t >= 1 ;
* constraint equals iff
1 iv25_series25_b_0 2 iv25_series25_b_1 4 iv25_series25_b_2 8 iv25_series25_b_3 16 iv25_series25_b_4 17 ~iv25_ge_17 >= 17 ;
-1 iv25_series25_b_0 -2 iv25_series25_b_1 -4 iv25_series25_b_2 -8 iv25_series25_b_3 -16 iv25_series25_b_4 15 iv25_ge_17 >= -16 ;
-1 iv25_ge_17 1 iv25_ge_16 >= 0 ;
1 iv25_ge_16 1 ~iv25_ge_17 2 ~iv25_eq_16 >= 2 ;
-1 iv25_ge_16 -1 ~iv25_ge_17 1 iv25_eq_16 >= -1 ;
1 iv25_eq_16 1 ~iv518_iv518_t >= 1 ;
1 ~iv25_eq_16 1 iv518_iv518_t >= 1 ;
* constraint equals iff
1 iv26_series26_b_0 2 iv26_series26_b_1 4 iv26_series26_b_2 8 iv26_series26_b_3 16 iv26_series26_b_4 17 ~iv26_ge_17 >= 17 ;
-1 iv26_series26_b_0 -2 iv26_series26_b_1 -4 iv26_series26_b_2 -8 iv26_series26_b_3 -16 iv26_series26_b_4 15 iv26_ge_17 >= -16 ;
-1 iv26_ge_17 1 iv26_ge_16 >= 0 ;
1 iv26_ge_16 1 ~iv26_ge_17 2 ~iv26_eq_16 >= 2 ;
-1 iv26_ge_16 -1 ~iv26_ge_17 1 iv26_eq_16 >= -1 ;
1 iv26_eq_16 1 ~iv519_iv519_t >= 1 ;
1 ~iv26_eq_16 1 iv519_iv519_t >= 1 ;
* constraint equals iff
1 iv27_series27_b_0 2 iv27_series27_b_1 4 iv27_series27_b_2 8 iv27_series27_b_3 16 iv27_series27_b_4 17 ~iv27_ge_17 >= 17 ;
-1 iv27_series27_b_0 -2 iv27_series27_b_1 -4 iv27_series27_b_2 -8 iv27_series27_b_3 -16 iv27_series27_b_4 15 iv27_ge_17 >= -16 ;
-1 iv27_ge_17 1 iv27_ge_16 >= 0 ;
1 iv27_ge_16 1 ~iv27_ge_17 2 ~iv27_eq_16 >= 2 ;
-1 iv27_ge_16 -1 ~iv27_ge_17 1 iv27_eq_16 >= -1 ;
1 iv27_eq_16 1 ~iv520_iv520_t >= 1 ;
1 ~iv27_eq_16 1 iv520_iv520_t >= 1 ;
* constraint equals iff
1 iv28_series28_b_0 2 iv28_series28_b_1 4 iv28_series28_b_2 8 iv28_series28_b_3 16 iv28_series28_b_4 17 ~iv28_ge_17 >= 17 ;
-1 iv28_series28_b_0 -2 iv28_series28_b_1 -4 iv28_series28_b_2 -8 iv28_series28_b_3 -16 iv28_series28_b_4 15 iv28_ge_17 >= -16 ;
-1 iv28_ge_17 1 iv28_ge_16 >= 0 ;
1 iv28_ge_16 1 ~iv28_ge_17 2 ~iv28_eq_16 >= 2 ;
-1 iv28_ge_16 -1 ~iv28_ge_17 1 iv28_eq_16 >= -1 ;
1 iv28_eq_16 1 ~iv521_iv521_t >= 1 ;
1 ~iv28_eq_16 1 iv521_iv521_t >= 1 ;
* constraint linear equality
* linear eq -1*varidx 16 1*varidx 493 1*varidx 494 1*varidx 495 1*varidx 496 1*varidx 497 1*varidx 498 1*varidx 499 1*varidx 500 1*varidx 501 1*varidx 502 1*varidx 503 1*varidx 504 1*varidx 505 1*varidx 506 1*varidx 507 1*varidx 508 1*varidx 509 1*varidx 510 1*varidx 511 1*varidx 512 1*varidx 513 1*varidx 514 1*varidx 515 1*varidx 516 1*varidx 517 1*varidx 518 1*varidx 519 1*varidx 520 1*varidx 521 <= 0
-1 iv16_series16_b_0 -2 iv16_series16_b_1 -4 iv16_series16_b_2 -8 iv16_series16_b_3 -16 iv16_series16_b_4 1 iv493_iv493_t 1 iv494_iv494_t 1 iv495_iv495_t 1 iv496_iv496_t 1 iv497_iv497_t 1 iv498_iv498_t 1 iv499_iv499_t 1 iv500_iv500_t 1 iv501_iv501_t 1 iv502_iv502_t 1 iv503_iv503_t 1 iv504_iv504_t 1 iv505_iv505_t 1 iv506_iv506_t 1 iv507_iv507_t 1 iv508_iv508_t 1 iv509_iv509_t 1 iv510_iv510_t 1 iv511_iv511_t 1 iv512_iv512_t 1 iv513_iv513_t 1 iv514_iv514_t 1 iv515_iv515_t 1 iv516_iv516_t 1 iv517_iv517_t 1 iv518_iv518_t 1 iv519_iv519_t 1 iv520_iv520_t 1 iv521_iv521_t >= 0 ;
1 iv16_series16_b_0 2 iv16_series16_b_1 4 iv16_series16_b_2 8 iv16_series16_b_3 16 iv16_series16_b_4 -1 iv493_iv493_t -1 iv494_iv494_t -1 iv495_iv495_t -1 iv496_iv496_t -1 iv497_iv497_t -1 iv498_iv498_t -1 iv499_iv499_t -1 iv500_iv500_t -1 iv501_iv501_t -1 iv502_iv502_t -1 iv503_iv503_t -1 iv504_iv504_t -1 iv505_iv505_t -1 iv506_iv506_t -1 iv507_iv507_t -1 iv508_iv508_t -1 iv509_iv509_t -1 iv510_iv510_t -1 iv511_iv511_t -1 iv512_iv512_t -1 iv513_iv513_t -1 iv514_iv514_t -1 iv515_iv515_t -1 iv516_iv516_t -1 iv517_iv517_t -1 iv518_iv518_t -1 iv519_iv519_t -1 iv520_iv520_t -1 iv521_iv521_t >= 0 ;
* constraint equals iff
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 8 iv0_series0_b_3 16 iv0_series0_b_4 18 ~iv0_ge_18 >= 18 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 -8 iv0_series0_b_3 -16 iv0_series0_b_4 14 iv0_ge_18 >= -17 ;
-1 iv0_ge_18 1 iv0_ge_17 >= 0 ;
1 iv0_ge_17 1 ~iv0_ge_18 2 ~iv0_eq_17 >= 2 ;
-1 iv0_ge_17 -1 ~iv0_ge_18 1 iv0_eq_17 >= -1 ;
1 iv0_eq_17 1 ~iv522_iv522_t >= 1 ;
1 ~iv0_eq_17 1 iv522_iv522_t >= 1 ;
* constraint equals iff
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 8 iv1_series1_b_3 16 iv1_series1_b_4 18 ~iv1_ge_18 >= 18 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 -8 iv1_series1_b_3 -16 iv1_series1_b_4 14 iv1_ge_18 >= -17 ;
-1 iv1_ge_18 1 iv1_ge_17 >= 0 ;
1 iv1_ge_17 1 ~iv1_ge_18 2 ~iv1_eq_17 >= 2 ;
-1 iv1_ge_17 -1 ~iv1_ge_18 1 iv1_eq_17 >= -1 ;
1 iv1_eq_17 1 ~iv523_iv523_t >= 1 ;
1 ~iv1_eq_17 1 iv523_iv523_t >= 1 ;
* constraint equals iff
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 8 iv2_series2_b_3 16 iv2_series2_b_4 18 ~iv2_ge_18 >= 18 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 -8 iv2_series2_b_3 -16 iv2_series2_b_4 14 iv2_ge_18 >= -17 ;
-1 iv2_ge_18 1 iv2_ge_17 >= 0 ;
1 iv2_ge_17 1 ~iv2_ge_18 2 ~iv2_eq_17 >= 2 ;
-1 iv2_ge_17 -1 ~iv2_ge_18 1 iv2_eq_17 >= -1 ;
1 iv2_eq_17 1 ~iv524_iv524_t >= 1 ;
1 ~iv2_eq_17 1 iv524_iv524_t >= 1 ;
* constraint equals iff
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 8 iv3_series3_b_3 16 iv3_series3_b_4 18 ~iv3_ge_18 >= 18 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 -8 iv3_series3_b_3 -16 iv3_series3_b_4 14 iv3_ge_18 >= -17 ;
-1 iv3_ge_18 1 iv3_ge_17 >= 0 ;
1 iv3_ge_17 1 ~iv3_ge_18 2 ~iv3_eq_17 >= 2 ;
-1 iv3_ge_17 -1 ~iv3_ge_18 1 iv3_eq_17 >= -1 ;
1 iv3_eq_17 1 ~iv525_iv525_t >= 1 ;
1 ~iv3_eq_17 1 iv525_iv525_t >= 1 ;
* constraint equals iff
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 8 iv4_series4_b_3 16 iv4_series4_b_4 18 ~iv4_ge_18 >= 18 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 -8 iv4_series4_b_3 -16 iv4_series4_b_4 14 iv4_ge_18 >= -17 ;
-1 iv4_ge_18 1 iv4_ge_17 >= 0 ;
1 iv4_ge_17 1 ~iv4_ge_18 2 ~iv4_eq_17 >= 2 ;
-1 iv4_ge_17 -1 ~iv4_ge_18 1 iv4_eq_17 >= -1 ;
1 iv4_eq_17 1 ~iv526_iv526_t >= 1 ;
1 ~iv4_eq_17 1 iv526_iv526_t >= 1 ;
* constraint equals iff
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 8 iv5_series5_b_3 16 iv5_series5_b_4 18 ~iv5_ge_18 >= 18 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 -8 iv5_series5_b_3 -16 iv5_series5_b_4 14 iv5_ge_18 >= -17 ;
-1 iv5_ge_18 1 iv5_ge_17 >= 0 ;
1 iv5_ge_17 1 ~iv5_ge_18 2 ~iv5_eq_17 >= 2 ;
-1 iv5_ge_17 -1 ~iv5_ge_18 1 iv5_eq_17 >= -1 ;
1 iv5_eq_17 1 ~iv527_iv527_t >= 1 ;
1 ~iv5_eq_17 1 iv527_iv527_t >= 1 ;
* constraint equals iff
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 8 iv6_series6_b_3 16 iv6_series6_b_4 18 ~iv6_ge_18 >= 18 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 -8 iv6_series6_b_3 -16 iv6_series6_b_4 14 iv6_ge_18 >= -17 ;
-1 iv6_ge_18 1 iv6_ge_17 >= 0 ;
1 iv6_ge_17 1 ~iv6_ge_18 2 ~iv6_eq_17 >= 2 ;
-1 iv6_ge_17 -1 ~iv6_ge_18 1 iv6_eq_17 >= -1 ;
1 iv6_eq_17 1 ~iv528_iv528_t >= 1 ;
1 ~iv6_eq_17 1 iv528_iv528_t >= 1 ;
* constraint equals iff
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 8 iv7_series7_b_3 16 iv7_series7_b_4 18 ~iv7_ge_18 >= 18 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 -8 iv7_series7_b_3 -16 iv7_series7_b_4 14 iv7_ge_18 >= -17 ;
-1 iv7_ge_18 1 iv7_ge_17 >= 0 ;
1 iv7_ge_17 1 ~iv7_ge_18 2 ~iv7_eq_17 >= 2 ;
-1 iv7_ge_17 -1 ~iv7_ge_18 1 iv7_eq_17 >= -1 ;
1 iv7_eq_17 1 ~iv529_iv529_t >= 1 ;
1 ~iv7_eq_17 1 iv529_iv529_t >= 1 ;
* constraint equals iff
1 iv8_series8_b_0 2 iv8_series8_b_1 4 iv8_series8_b_2 8 iv8_series8_b_3 16 iv8_series8_b_4 18 ~iv8_ge_18 >= 18 ;
-1 iv8_series8_b_0 -2 iv8_series8_b_1 -4 iv8_series8_b_2 -8 iv8_series8_b_3 -16 iv8_series8_b_4 14 iv8_ge_18 >= -17 ;
-1 iv8_ge_18 1 iv8_ge_17 >= 0 ;
1 iv8_ge_17 1 ~iv8_ge_18 2 ~iv8_eq_17 >= 2 ;
-1 iv8_ge_17 -1 ~iv8_ge_18 1 iv8_eq_17 >= -1 ;
1 iv8_eq_17 1 ~iv530_iv530_t >= 1 ;
1 ~iv8_eq_17 1 iv530_iv530_t >= 1 ;
* constraint equals iff
1 iv9_series9_b_0 2 iv9_series9_b_1 4 iv9_series9_b_2 8 iv9_series9_b_3 16 iv9_series9_b_4 18 ~iv9_ge_18 >= 18 ;
-1 iv9_series9_b_0 -2 iv9_series9_b_1 -4 iv9_series9_b_2 -8 iv9_series9_b_3 -16 iv9_series9_b_4 14 iv9_ge_18 >= -17 ;
-1 iv9_ge_18 1 iv9_ge_17 >= 0 ;
1 iv9_ge_17 1 ~iv9_ge_18 2 ~iv9_eq_17 >= 2 ;
-1 iv9_ge_17 -1 ~iv9_ge_18 1 iv9_eq_17 >= -1 ;
1 iv9_eq_17 1 ~iv531_iv531_t >= 1 ;
1 ~iv9_eq_17 1 iv531_iv531_t >= 1 ;
* constraint equals iff
1 iv10_series10_b_0 2 iv10_series10_b_1 4 iv10_series10_b_2 8 iv10_series10_b_3 16 iv10_series10_b_4 18 ~iv10_ge_18 >= 18 ;
-1 iv10_series10_b_0 -2 iv10_series10_b_1 -4 iv10_series10_b_2 -8 iv10_series10_b_3 -16 iv10_series10_b_4 14 iv10_ge_18 >= -17 ;
-1 iv10_ge_18 1 iv10_ge_17 >= 0 ;
1 iv10_ge_17 1 ~iv10_ge_18 2 ~iv10_eq_17 >= 2 ;
-1 iv10_ge_17 -1 ~iv10_ge_18 1 iv10_eq_17 >= -1 ;
1 iv10_eq_17 1 ~iv532_iv532_t >= 1 ;
1 ~iv10_eq_17 1 iv532_iv532_t >= 1 ;
* constraint equals iff
1 iv11_series11_b_0 2 iv11_series11_b_1 4 iv11_series11_b_2 8 iv11_series11_b_3 16 iv11_series11_b_4 18 ~iv11_ge_18 >= 18 ;
-1 iv11_series11_b_0 -2 iv11_series11_b_1 -4 iv11_series11_b_2 -8 iv11_series11_b_3 -16 iv11_series11_b_4 14 iv11_ge_18 >= -17 ;
-1 iv11_ge_18 1 iv11_ge_17 >= 0 ;
1 iv11_ge_17 1 ~iv11_ge_18 2 ~iv11_eq_17 >= 2 ;
-1 iv11_ge_17 -1 ~iv11_ge_18 1 iv11_eq_17 >= -1 ;
1 iv11_eq_17 1 ~iv533_iv533_t >= 1 ;
1 ~iv11_eq_17 1 iv533_iv533_t >= 1 ;
* constraint equals iff
1 iv12_series12_b_0 2 iv12_series12_b_1 4 iv12_series12_b_2 8 iv12_series12_b_3 16 iv12_series12_b_4 18 ~iv12_ge_18 >= 18 ;
-1 iv12_series12_b_0 -2 iv12_series12_b_1 -4 iv12_series12_b_2 -8 iv12_series12_b_3 -16 iv12_series12_b_4 14 iv12_ge_18 >= -17 ;
-1 iv12_ge_18 1 iv12_ge_17 >= 0 ;
1 iv12_ge_17 1 ~iv12_ge_18 2 ~iv12_eq_17 >= 2 ;
-1 iv12_ge_17 -1 ~iv12_ge_18 1 iv12_eq_17 >= -1 ;
1 iv12_eq_17 1 ~iv534_iv534_t >= 1 ;
1 ~iv12_eq_17 1 iv534_iv534_t >= 1 ;
* constraint equals iff
1 iv13_series13_b_0 2 iv13_series13_b_1 4 iv13_series13_b_2 8 iv13_series13_b_3 16 iv13_series13_b_4 18 ~iv13_ge_18 >= 18 ;
-1 iv13_series13_b_0 -2 iv13_series13_b_1 -4 iv13_series13_b_2 -8 iv13_series13_b_3 -16 iv13_series13_b_4 14 iv13_ge_18 >= -17 ;
-1 iv13_ge_18 1 iv13_ge_17 >= 0 ;
1 iv13_ge_17 1 ~iv13_ge_18 2 ~iv13_eq_17 >= 2 ;
-1 iv13_ge_17 -1 ~iv13_ge_18 1 iv13_eq_17 >= -1 ;
1 iv13_eq_17 1 ~iv535_iv535_t >= 1 ;
1 ~iv13_eq_17 1 iv535_iv535_t >= 1 ;
* constraint equals iff
1 iv14_series14_b_0 2 iv14_series14_b_1 4 iv14_series14_b_2 8 iv14_series14_b_3 16 iv14_series14_b_4 18 ~iv14_ge_18 >= 18 ;
-1 iv14_series14_b_0 -2 iv14_series14_b_1 -4 iv14_series14_b_2 -8 iv14_series14_b_3 -16 iv14_series14_b_4 14 iv14_ge_18 >= -17 ;
-1 iv14_ge_18 1 iv14_ge_17 >= 0 ;
1 iv14_ge_17 1 ~iv14_ge_18 2 ~iv14_eq_17 >= 2 ;
-1 iv14_ge_17 -1 ~iv14_ge_18 1 iv14_eq_17 >= -1 ;
1 iv14_eq_17 1 ~iv536_iv536_t >= 1 ;
1 ~iv14_eq_17 1 iv536_iv536_t >= 1 ;
* constraint equals iff
1 iv15_series15_b_0 2 iv15_series15_b_1 4 iv15_series15_b_2 8 iv15_series15_b_3 16 iv15_series15_b_4 18 ~iv15_ge_18 >= 18 ;
-1 iv15_series15_b_0 -2 iv15_series15_b_1 -4 iv15_series15_b_2 -8 iv15_series15_b_3 -16 iv15_series15_b_4 14 iv15_ge_18 >= -17 ;
-1 iv15_ge_18 1 iv15_ge_17 >= 0 ;
1 iv15_ge_17 1 ~iv15_ge_18 2 ~iv15_eq_17 >= 2 ;
-1 iv15_ge_17 -1 ~iv15_ge_18 1 iv15_eq_17 >= -1 ;
1 iv15_eq_17 1 ~iv537_iv537_t >= 1 ;
1 ~iv15_eq_17 1 iv537_iv537_t >= 1 ;
* constraint equals iff
1 iv16_series16_b_0 2 iv16_series16_b_1 4 iv16_series16_b_2 8 iv16_series16_b_3 16 iv16_series16_b_4 18 ~iv16_ge_18 >= 18 ;
-1 iv16_series16_b_0 -2 iv16_series16_b_1 -4 iv16_series16_b_2 -8 iv16_series16_b_3 -16 iv16_series16_b_4 14 iv16_ge_18 >= -17 ;
-1 iv16_ge_18 1 iv16_ge_17 >= 0 ;
1 iv16_ge_17 1 ~iv16_ge_18 2 ~iv16_eq_17 >= 2 ;
-1 iv16_ge_17 -1 ~iv16_ge_18 1 iv16_eq_17 >= -1 ;
1 iv16_eq_17 1 ~iv538_iv538_t >= 1 ;
1 ~iv16_eq_17 1 iv538_iv538_t >= 1 ;
* constraint equals iff
1 iv17_series17_b_0 2 iv17_series17_b_1 4 iv17_series17_b_2 8 iv17_series17_b_3 16 iv17_series17_b_4 18 ~iv17_ge_18 >= 18 ;
-1 iv17_series17_b_0 -2 iv17_series17_b_1 -4 iv17_series17_b_2 -8 iv17_series17_b_3 -16 iv17_series17_b_4 14 iv17_ge_18 >= -17 ;
-1 iv17_ge_18 1 iv17_ge_17 >= 0 ;
1 iv17_ge_17 1 ~iv17_ge_18 2 ~iv17_eq_17 >= 2 ;
-1 iv17_ge_17 -1 ~iv17_ge_18 1 iv17_eq_17 >= -1 ;
1 iv17_eq_17 1 ~iv539_iv539_t >= 1 ;
1 ~iv17_eq_17 1 iv539_iv539_t >= 1 ;
* constraint equals iff
1 iv18_series18_b_0 2 iv18_series18_b_1 4 iv18_series18_b_2 8 iv18_series18_b_3 16 iv18_series18_b_4 18 ~iv18_ge_18 >= 18 ;
-1 iv18_series18_b_0 -2 iv18_series18_b_1 -4 iv18_series18_b_2 -8 iv18_series18_b_3 -16 iv18_series18_b_4 14 iv18_ge_18 >= -17 ;
-1 iv18_ge_18 1 iv18_ge_17 >= 0 ;
1 iv18_ge_17 1 ~iv18_ge_18 2 ~iv18_eq_17 >= 2 ;
-1 iv18_ge_17 -1 ~iv18_ge_18 1 iv18_eq_17 >= -1 ;
1 iv18_eq_17 1 ~iv540_iv540_t >= 1 ;
1 ~iv18_eq_17 1 iv540_iv540_t >= 1 ;
* constraint equals iff
1 iv19_series19_b_0 2 iv19_series19_b_1 4 iv19_series19_b_2 8 iv19_series19_b_3 16 iv19_series19_b_4 18 ~iv19_ge_18 >= 18 ;
-1 iv19_series19_b_0 -2 iv19_series19_b_1 -4 iv19_series19_b_2 -8 iv19_series19_b_3 -16 iv19_series19_b_4 14 iv19_ge_18 >= -17 ;
-1 iv19_ge_18 1 iv19_ge_17 >= 0 ;
1 iv19_ge_17 1 ~iv19_ge_18 2 ~iv19_eq_17 >= 2 ;
-1 iv19_ge_17 -1 ~iv19_ge_18 1 iv19_eq_17 >= -1 ;
1 iv19_eq_17 1 ~iv541_iv541_t >= 1 ;
1 ~iv19_eq_17 1 iv541_iv541_t >= 1 ;
* constraint equals iff
1 iv20_series20_b_0 2 iv20_series20_b_1 4 iv20_series20_b_2 8 iv20_series20_b_3 16 iv20_series20_b_4 18 ~iv20_ge_18 >= 18 ;
-1 iv20_series20_b_0 -2 iv20_series20_b_1 -4 iv20_series20_b_2 -8 iv20_series20_b_3 -16 iv20_series20_b_4 14 iv20_ge_18 >= -17 ;
-1 iv20_ge_18 1 iv20_ge_17 >= 0 ;
1 iv20_ge_17 1 ~iv20_ge_18 2 ~iv20_eq_17 >= 2 ;
-1 iv20_ge_17 -1 ~iv20_ge_18 1 iv20_eq_17 >= -1 ;
1 iv20_eq_17 1 ~iv542_iv542_t >= 1 ;
1 ~iv20_eq_17 1 iv542_iv542_t >= 1 ;
* constraint equals iff
1 iv21_series21_b_0 2 iv21_series21_b_1 4 iv21_series21_b_2 8 iv21_series21_b_3 16 iv21_series21_b_4 18 ~iv21_ge_18 >= 18 ;
-1 iv21_series21_b_0 -2 iv21_series21_b_1 -4 iv21_series21_b_2 -8 iv21_series21_b_3 -16 iv21_series21_b_4 14 iv21_ge_18 >= -17 ;
-1 iv21_ge_18 1 iv21_ge_17 >= 0 ;
1 iv21_ge_17 1 ~iv21_ge_18 2 ~iv21_eq_17 >= 2 ;
-1 iv21_ge_17 -1 ~iv21_ge_18 1 iv21_eq_17 >= -1 ;
1 iv21_eq_17 1 ~iv543_iv543_t >= 1 ;
1 ~iv21_eq_17 1 iv543_iv543_t >= 1 ;
* constraint equals iff
1 iv22_series22_b_0 2 iv22_series22_b_1 4 iv22_series22_b_2 8 iv22_series22_b_3 16 iv22_series22_b_4 18 ~iv22_ge_18 >= 18 ;
-1 iv22_series22_b_0 -2 iv22_series22_b_1 -4 iv22_series22_b_2 -8 iv22_series22_b_3 -16 iv22_series22_b_4 14 iv22_ge_18 >= -17 ;
-1 iv22_ge_18 1 iv22_ge_17 >= 0 ;
1 iv22_ge_17 1 ~iv22_ge_18 2 ~iv22_eq_17 >= 2 ;
-1 iv22_ge_17 -1 ~iv22_ge_18 1 iv22_eq_17 >= -1 ;
1 iv22_eq_17 1 ~iv544_iv544_t >= 1 ;
1 ~iv22_eq_17 1 iv544_iv544_t >= 1 ;
* constraint equals iff
1 iv23_series23_b_0 2 iv23_series23_b_1 4 iv23_series23_b_2 8 iv23_series23_b_3 16 iv23_series23_b_4 18 ~iv23_ge_18 >= 18 ;
-1 iv23_series23_b_0 -2 iv23_series23_b_1 -4 iv23_series23_b_2 -8 iv23_series23_b_3 -16 iv23_series23_b_4 14 iv23_ge_18 >= -17 ;
-1 iv23_ge_18 1 iv23_ge_17 >= 0 ;
1 iv23_ge_17 1 ~iv23_ge_18 2 ~iv23_eq_17 >= 2 ;
-1 iv23_ge_17 -1 ~iv23_ge_18 1 iv23_eq_17 >= -1 ;
1 iv23_eq_17 1 ~iv545_iv545_t >= 1 ;
1 ~iv23_eq_17 1 iv545_iv545_t >= 1 ;
* constraint equals iff
1 iv24_series24_b_0 2 iv24_series24_b_1 4 iv24_series24_b_2 8 iv24_series24_b_3 16 iv24_series24_b_4 18 ~iv24_ge_18 >= 18 ;
-1 iv24_series24_b_0 -2 iv24_series24_b_1 -4 iv24_series24_b_2 -8 iv24_series24_b_3 -16 iv24_series24_b_4 14 iv24_ge_18 >= -17 ;
-1 iv24_ge_18 1 iv24_ge_17 >= 0 ;
1 iv24_ge_17 1 ~iv24_ge_18 2 ~iv24_eq_17 >= 2 ;
-1 iv24_ge_17 -1 ~iv24_ge_18 1 iv24_eq_17 >= -1 ;
1 iv24_eq_17 1 ~iv546_iv546_t >= 1 ;
1 ~iv24_eq_17 1 iv546_iv546_t >= 1 ;
* constraint equals iff
1 iv25_series25_b_0 2 iv25_series25_b_1 4 iv25_series25_b_2 8 iv25_series25_b_3 16 iv25_series25_b_4 18 ~iv25_ge_18 >= 18 ;
-1 iv25_series25_b_0 -2 iv25_series25_b_1 -4 iv25_series25_b_2 -8 iv25_series25_b_3 -16 iv25_series25_b_4 14 iv25_ge_18 >= -17 ;
-1 iv25_ge_18 1 iv25_ge_17 >= 0 ;
1 iv25_ge_17 1 ~iv25_ge_18 2 ~iv25_eq_17 >= 2 ;
-1 iv25_ge_17 -1 ~iv25_ge_18 1 iv25_eq_17 >= -1 ;
1 iv25_eq_17 1 ~iv547_iv547_t >= 1 ;
1 ~iv25_eq_17 1 iv547_iv547_t >= 1 ;
* constraint equals iff
1 iv26_series26_b_0 2 iv26_series26_b_1 4 iv26_series26_b_2 8 iv26_series26_b_3 16 iv26_series26_b_4 18 ~iv26_ge_18 >= 18 ;
-1 iv26_series26_b_0 -2 iv26_series26_b_1 -4 iv26_series26_b_2 -8 iv26_series26_b_3 -16 iv26_series26_b_4 14 iv26_ge_18 >= -17 ;
-1 iv26_ge_18 1 iv26_ge_17 >= 0 ;
1 iv26_ge_17 1 ~iv26_ge_18 2 ~iv26_eq_17 >= 2 ;
-1 iv26_ge_17 -1 ~iv26_ge_18 1 iv26_eq_17 >= -1 ;
1 iv26_eq_17 1 ~iv548_iv548_t >= 1 ;
1 ~iv26_eq_17 1 iv548_iv548_t >= 1 ;
* constraint equals iff
1 iv27_series27_b_0 2 iv27_series27_b_1 4 iv27_series27_b_2 8 iv27_series27_b_3 16 iv27_series27_b_4 18 ~iv27_ge_18 >= 18 ;
-1 iv27_series27_b_0 -2 iv27_series27_b_1 -4 iv27_series27_b_2 -8 iv27_series27_b_3 -16 iv27_series27_b_4 14 iv27_ge_18 >= -17 ;
-1 iv27_ge_18 1 iv27_ge_17 >= 0 ;
1 iv27_ge_17 1 ~iv27_ge_18 2 ~iv27_eq_17 >= 2 ;
-1 iv27_ge_17 -1 ~iv27_ge_18 1 iv27_eq_17 >= -1 ;
1 iv27_eq_17 1 ~iv549_iv549_t >= 1 ;
1 ~iv27_eq_17 1 iv549_iv549_t >= 1 ;
* constraint equals iff
1 iv28_series28_b_0 2 iv28_series28_b_1 4 iv28_series28_b_2 8 iv28_series28_b_3 16 iv28_series28_b_4 18 ~iv28_ge_18 >= 18 ;
-1 iv28_series28_b_0 -2 iv28_series28_b_1 -4 iv28_series28_b_2 -8 iv28_series28_b_3 -16 iv28_series28_b_4 14 iv28_ge_18 >= -17 ;
-1 iv28_ge_18 1 iv28_ge_17 >= 0 ;
1 iv28_ge_17 1 ~iv28_ge_18 2 ~iv28_eq_17 >= 2 ;
-1 iv28_ge_17 -1 ~iv28_ge_18 1 iv28_eq_17 >= -1 ;
1 iv28_eq_17 1 ~iv550_iv550_t >= 1 ;
1 ~iv28_eq_17 1 iv550_iv550_t >= 1 ;
* constraint linear equality
* linear eq -1*varidx 17 1*varidx 522 1*varidx 523 1*varidx 524 1*varidx 525 1*varidx 526 1*varidx 527 1*varidx 528 1*varidx 529 1*varidx 530 1*varidx 531 1*varidx 532 1*varidx 533 1*varidx 534 1*varidx 535 1*varidx 536 1*varidx 537 1*varidx 538 1*varidx 539 1*varidx 540 1*varidx 541 1*varidx 542 1*varidx 543 1*varidx 544 1*varidx 545 1*varidx 546 1*varidx 547 1*varidx 548 1*varidx 549 1*varidx 550 <= 0
-1 iv17_series17_b_0 -2 iv17_series17_b_1 -4 iv17_series17_b_2 -8 iv17_series17_b_3 -16 iv17_series17_b_4 1 iv522_iv522_t 1 iv523_iv523_t 1 iv524_iv524_t 1 iv525_iv525_t 1 iv526_iv526_t 1 iv527_iv527_t 1 iv528_iv528_t 1 iv529_iv529_t 1 iv530_iv530_t 1 iv531_iv531_t 1 iv532_iv532_t 1 iv533_iv533_t 1 iv534_iv534_t 1 iv535_iv535_t 1 iv536_iv536_t 1 iv537_iv537_t 1 iv538_iv538_t 1 iv539_iv539_t 1 iv540_iv540_t 1 iv541_iv541_t 1 iv542_iv542_t 1 iv543_iv543_t 1 iv544_iv544_t 1 iv545_iv545_t 1 iv546_iv546_t 1 iv547_iv547_t 1 iv548_iv548_t 1 iv549_iv549_t 1 iv550_iv550_t >= 0 ;
1 iv17_series17_b_0 2 iv17_series17_b_1 4 iv17_series17_b_2 8 iv17_series17_b_3 16 iv17_series17_b_4 -1 iv522_iv522_t -1 iv523_iv523_t -1 iv524_iv524_t -1 iv525_iv525_t -1 iv526_iv526_t -1 iv527_iv527_t -1 iv528_iv528_t -1 iv529_iv529_t -1 iv530_iv530_t -1 iv531_iv531_t -1 iv532_iv532_t -1 iv533_iv533_t -1 iv534_iv534_t -1 iv535_iv535_t -1 iv536_iv536_t -1 iv537_iv537_t -1 iv538_iv538_t -1 iv539_iv539_t -1 iv540_iv540_t -1 iv541_iv541_t -1 iv542_iv542_t -1 iv543_iv543_t -1 iv544_iv544_t -1 iv545_iv545_t -1 iv546_iv546_t -1 iv547_iv547_t -1 iv548_iv548_t -1 iv549_iv549_t -1 iv550_iv550_t >= 0 ;
* constraint equals iff
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 8 iv0_series0_b_3 16 iv0_series0_b_4 19 ~iv0_ge_19 >= 19 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 -8 iv0_series0_b_3 -16 iv0_series0_b_4 13 iv0_ge_19 >= -18 ;
-1 iv0_ge_19 1 iv0_ge_18 >= 0 ;
1 iv0_ge_18 1 ~iv0_ge_19 2 ~iv0_eq_18 >= 2 ;
-1 iv0_ge_18 -1 ~iv0_ge_19 1 iv0_eq_18 >= -1 ;
1 iv0_eq_18 1 ~iv551_iv551_t >= 1 ;
1 ~iv0_eq_18 1 iv551_iv551_t >= 1 ;
* constraint equals iff
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 8 iv1_series1_b_3 16 iv1_series1_b_4 19 ~iv1_ge_19 >= 19 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 -8 iv1_series1_b_3 -16 iv1_series1_b_4 13 iv1_ge_19 >= -18 ;
-1 iv1_ge_19 1 iv1_ge_18 >= 0 ;
1 iv1_ge_18 1 ~iv1_ge_19 2 ~iv1_eq_18 >= 2 ;
-1 iv1_ge_18 -1 ~iv1_ge_19 1 iv1_eq_18 >= -1 ;
1 iv1_eq_18 1 ~iv552_iv552_t >= 1 ;
1 ~iv1_eq_18 1 iv552_iv552_t >= 1 ;
* constraint equals iff
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 8 iv2_series2_b_3 16 iv2_series2_b_4 19 ~iv2_ge_19 >= 19 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 -8 iv2_series2_b_3 -16 iv2_series2_b_4 13 iv2_ge_19 >= -18 ;
-1 iv2_ge_19 1 iv2_ge_18 >= 0 ;
1 iv2_ge_18 1 ~iv2_ge_19 2 ~iv2_eq_18 >= 2 ;
-1 iv2_ge_18 -1 ~iv2_ge_19 1 iv2_eq_18 >= -1 ;
1 iv2_eq_18 1 ~iv553_iv553_t >= 1 ;
1 ~iv2_eq_18 1 iv553_iv553_t >= 1 ;
* constraint equals iff
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 8 iv3_series3_b_3 16 iv3_series3_b_4 19 ~iv3_ge_19 >= 19 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 -8 iv3_series3_b_3 -16 iv3_series3_b_4 13 iv3_ge_19 >= -18 ;
-1 iv3_ge_19 1 iv3_ge_18 >= 0 ;
1 iv3_ge_18 1 ~iv3_ge_19 2 ~iv3_eq_18 >= 2 ;
-1 iv3_ge_18 -1 ~iv3_ge_19 1 iv3_eq_18 >= -1 ;
1 iv3_eq_18 1 ~iv554_iv554_t >= 1 ;
1 ~iv3_eq_18 1 iv554_iv554_t >= 1 ;
* constraint equals iff
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 8 iv4_series4_b_3 16 iv4_series4_b_4 19 ~iv4_ge_19 >= 19 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 -8 iv4_series4_b_3 -16 iv4_series4_b_4 13 iv4_ge_19 >= -18 ;
-1 iv4_ge_19 1 iv4_ge_18 >= 0 ;
1 iv4_ge_18 1 ~iv4_ge_19 2 ~iv4_eq_18 >= 2 ;
-1 iv4_ge_18 -1 ~iv4_ge_19 1 iv4_eq_18 >= -1 ;
1 iv4_eq_18 1 ~iv555_iv555_t >= 1 ;
1 ~iv4_eq_18 1 iv555_iv555_t >= 1 ;
* constraint equals iff
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 8 iv5_series5_b_3 16 iv5_series5_b_4 19 ~iv5_ge_19 >= 19 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 -8 iv5_series5_b_3 -16 iv5_series5_b_4 13 iv5_ge_19 >= -18 ;
-1 iv5_ge_19 1 iv5_ge_18 >= 0 ;
1 iv5_ge_18 1 ~iv5_ge_19 2 ~iv5_eq_18 >= 2 ;
-1 iv5_ge_18 -1 ~iv5_ge_19 1 iv5_eq_18 >= -1 ;
1 iv5_eq_18 1 ~iv556_iv556_t >= 1 ;
1 ~iv5_eq_18 1 iv556_iv556_t >= 1 ;
* constraint equals iff
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 8 iv6_series6_b_3 16 iv6_series6_b_4 19 ~iv6_ge_19 >= 19 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 -8 iv6_series6_b_3 -16 iv6_series6_b_4 13 iv6_ge_19 >= -18 ;
-1 iv6_ge_19 1 iv6_ge_18 >= 0 ;
1 iv6_ge_18 1 ~iv6_ge_19 2 ~iv6_eq_18 >= 2 ;
-1 iv6_ge_18 -1 ~iv6_ge_19 1 iv6_eq_18 >= -1 ;
1 iv6_eq_18 1 ~iv557_iv557_t >= 1 ;
1 ~iv6_eq_18 1 iv557_iv557_t >= 1 ;
* constraint equals iff
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 8 iv7_series7_b_3 16 iv7_series7_b_4 19 ~iv7_ge_19 >= 19 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 -8 iv7_series7_b_3 -16 iv7_series7_b_4 13 iv7_ge_19 >= -18 ;
-1 iv7_ge_19 1 iv7_ge_18 >= 0 ;
1 iv7_ge_18 1 ~iv7_ge_19 2 ~iv7_eq_18 >= 2 ;
-1 iv7_ge_18 -1 ~iv7_ge_19 1 iv7_eq_18 >= -1 ;
1 iv7_eq_18 1 ~iv558_iv558_t >= 1 ;
1 ~iv7_eq_18 1 iv558_iv558_t >= 1 ;
* constraint equals iff
1 iv8_series8_b_0 2 iv8_series8_b_1 4 iv8_series8_b_2 8 iv8_series8_b_3 16 iv8_series8_b_4 19 ~iv8_ge_19 >= 19 ;
-1 iv8_series8_b_0 -2 iv8_series8_b_1 -4 iv8_series8_b_2 -8 iv8_series8_b_3 -16 iv8_series8_b_4 13 iv8_ge_19 >= -18 ;
-1 iv8_ge_19 1 iv8_ge_18 >= 0 ;
1 iv8_ge_18 1 ~iv8_ge_19 2 ~iv8_eq_18 >= 2 ;
-1 iv8_ge_18 -1 ~iv8_ge_19 1 iv8_eq_18 >= -1 ;
1 iv8_eq_18 1 ~iv559_iv559_t >= 1 ;
1 ~iv8_eq_18 1 iv559_iv559_t >= 1 ;
* constraint equals iff
1 iv9_series9_b_0 2 iv9_series9_b_1 4 iv9_series9_b_2 8 iv9_series9_b_3 16 iv9_series9_b_4 19 ~iv9_ge_19 >= 19 ;
-1 iv9_series9_b_0 -2 iv9_series9_b_1 -4 iv9_series9_b_2 -8 iv9_series9_b_3 -16 iv9_series9_b_4 13 iv9_ge_19 >= -18 ;
-1 iv9_ge_19 1 iv9_ge_18 >= 0 ;
1 iv9_ge_18 1 ~iv9_ge_19 2 ~iv9_eq_18 >= 2 ;
-1 iv9_ge_18 -1 ~iv9_ge_19 1 iv9_eq_18 >= -1 ;
1 iv9_eq_18 1 ~iv560_iv560_t >= 1 ;
1 ~iv9_eq_18 1 iv560_iv560_t >= 1 ;
* constraint equals iff
1 iv10_series10_b_0 2 iv10_series10_b_1 4 iv10_series10_b_2 8 iv10_series10_b_3 16 iv10_series10_b_4 19 ~iv10_ge_19 >= 19 ;
-1 iv10_series10_b_0 -2 iv10_series10_b_1 -4 iv10_series10_b_2 -8 iv10_series10_b_3 -16 iv10_series10_b_4 13 iv10_ge_19 >= -18 ;
-1 iv10_ge_19 1 iv10_ge_18 >= 0 ;
1 iv10_ge_18 1 ~iv10_ge_19 2 ~iv10_eq_18 >= 2 ;
-1 iv10_ge_18 -1 ~iv10_ge_19 1 iv10_eq_18 >= -1 ;
1 iv10_eq_18 1 ~iv561_iv561_t >= 1 ;
1 ~iv10_eq_18 1 iv561_iv561_t >= 1 ;
* constraint equals iff
1 iv11_series11_b_0 2 iv11_series11_b_1 4 iv11_series11_b_2 8 iv11_series11_b_3 16 iv11_series11_b_4 19 ~iv11_ge_19 >= 19 ;
-1 iv11_series11_b_0 -2 iv11_series11_b_1 -4 iv11_series11_b_2 -8 iv11_series11_b_3 -16 iv11_series11_b_4 13 iv11_ge_19 >= -18 ;
-1 iv11_ge_19 1 iv11_ge_18 >= 0 ;
1 iv11_ge_18 1 ~iv11_ge_19 2 ~iv11_eq_18 >= 2 ;
-1 iv11_ge_18 -1 ~iv11_ge_19 1 iv11_eq_18 >= -1 ;
1 iv11_eq_18 1 ~iv562_iv562_t >= 1 ;
1 ~iv11_eq_18 1 iv562_iv562_t >= 1 ;
* constraint equals iff
1 iv12_series12_b_0 2 iv12_series12_b_1 4 iv12_series12_b_2 8 iv12_series12_b_3 16 iv12_series12_b_4 19 ~iv12_ge_19 >= 19 ;
-1 iv12_series12_b_0 -2 iv12_series12_b_1 -4 iv12_series12_b_2 -8 iv12_series12_b_3 -16 iv12_series12_b_4 13 iv12_ge_19 >= -18 ;
-1 iv12_ge_19 1 iv12_ge_18 >= 0 ;
1 iv12_ge_18 1 ~iv12_ge_19 2 ~iv12_eq_18 >= 2 ;
-1 iv12_ge_18 -1 ~iv12_ge_19 1 iv12_eq_18 >= -1 ;
1 iv12_eq_18 1 ~iv563_iv563_t >= 1 ;
1 ~iv12_eq_18 1 iv563_iv563_t >= 1 ;
* constraint equals iff
1 iv13_series13_b_0 2 iv13_series13_b_1 4 iv13_series13_b_2 8 iv13_series13_b_3 16 iv13_series13_b_4 19 ~iv13_ge_19 >= 19 ;
-1 iv13_series13_b_0 -2 iv13_series13_b_1 -4 iv13_series13_b_2 -8 iv13_series13_b_3 -16 iv13_series13_b_4 13 iv13_ge_19 >= -18 ;
-1 iv13_ge_19 1 iv13_ge_18 >= 0 ;
1 iv13_ge_18 1 ~iv13_ge_19 2 ~iv13_eq_18 >= 2 ;
-1 iv13_ge_18 -1 ~iv13_ge_19 1 iv13_eq_18 >= -1 ;
1 iv13_eq_18 1 ~iv564_iv564_t >= 1 ;
1 ~iv13_eq_18 1 iv564_iv564_t >= 1 ;
* constraint equals iff
1 iv14_series14_b_0 2 iv14_series14_b_1 4 iv14_series14_b_2 8 iv14_series14_b_3 16 iv14_series14_b_4 19 ~iv14_ge_19 >= 19 ;
-1 iv14_series14_b_0 -2 iv14_series14_b_1 -4 iv14_series14_b_2 -8 iv14_series14_b_3 -16 iv14_series14_b_4 13 iv14_ge_19 >= -18 ;
-1 iv14_ge_19 1 iv14_ge_18 >= 0 ;
1 iv14_ge_18 1 ~iv14_ge_19 2 ~iv14_eq_18 >= 2 ;
-1 iv14_ge_18 -1 ~iv14_ge_19 1 iv14_eq_18 >= -1 ;
1 iv14_eq_18 1 ~iv565_iv565_t >= 1 ;
1 ~iv14_eq_18 1 iv565_iv565_t >= 1 ;
* constraint equals iff
1 iv15_series15_b_0 2 iv15_series15_b_1 4 iv15_series15_b_2 8 iv15_series15_b_3 16 iv15_series15_b_4 19 ~iv15_ge_19 >= 19 ;
-1 iv15_series15_b_0 -2 iv15_series15_b_1 -4 iv15_series15_b_2 -8 iv15_series15_b_3 -16 iv15_series15_b_4 13 iv15_ge_19 >= -18 ;
-1 iv15_ge_19 1 iv15_ge_18 >= 0 ;
1 iv15_ge_18 1 ~iv15_ge_19 2 ~iv15_eq_18 >= 2 ;
-1 iv15_ge_18 -1 ~iv15_ge_19 1 iv15_eq_18 >= -1 ;
1 iv15_eq_18 1 ~iv566_iv566_t >= 1 ;
1 ~iv15_eq_18 1 iv566_iv566_t >= 1 ;
* constraint equals iff
1 iv16_series16_b_0 2 iv16_series16_b_1 4 iv16_series16_b_2 8 iv16_series16_b_3 16 iv16_series16_b_4 19 ~iv16_ge_19 >= 19 ;
-1 iv16_series16_b_0 -2 iv16_series16_b_1 -4 iv16_series16_b_2 -8 iv16_series16_b_3 -16 iv16_series16_b_4 13 iv16_ge_19 >= -18 ;
-1 iv16_ge_19 1 iv16_ge_18 >= 0 ;
1 iv16_ge_18 1 ~iv16_ge_19 2 ~iv16_eq_18 >= 2 ;
-1 iv16_ge_18 -1 ~iv16_ge_19 1 iv16_eq_18 >= -1 ;
1 iv16_eq_18 1 ~iv567_iv567_t >= 1 ;
1 ~iv16_eq_18 1 iv567_iv567_t >= 1 ;
* constraint equals iff
1 iv17_series17_b_0 2 iv17_series17_b_1 4 iv17_series17_b_2 8 iv17_series17_b_3 16 iv17_series17_b_4 19 ~iv17_ge_19 >= 19 ;
-1 iv17_series17_b_0 -2 iv17_series17_b_1 -4 iv17_series17_b_2 -8 iv17_series17_b_3 -16 iv17_series17_b_4 13 iv17_ge_19 >= -18 ;
-1 iv17_ge_19 1 iv17_ge_18 >= 0 ;
1 iv17_ge_18 1 ~iv17_ge_19 2 ~iv17_eq_18 >= 2 ;
-1 iv17_ge_18 -1 ~iv17_ge_19 1 iv17_eq_18 >= -1 ;
1 iv17_eq_18 1 ~iv568_iv568_t >= 1 ;
1 ~iv17_eq_18 1 iv568_iv568_t >= 1 ;
* constraint equals iff
1 iv18_series18_b_0 2 iv18_series18_b_1 4 iv18_series18_b_2 8 iv18_series18_b_3 16 iv18_series18_b_4 19 ~iv18_ge_19 >= 19 ;
-1 iv18_series18_b_0 -2 iv18_series18_b_1 -4 iv18_series18_b_2 -8 iv18_series18_b_3 -16 iv18_series18_b_4 13 iv18_ge_19 >= -18 ;
-1 iv18_ge_19 1 iv18_ge_18 >= 0 ;
1 iv18_ge_18 1 ~iv18_ge_19 2 ~iv18_eq_18 >= 2 ;
-1 iv18_ge_18 -1 ~iv18_ge_19 1 iv18_eq_18 >= -1 ;
1 iv18_eq_18 1 ~iv569_iv569_t >= 1 ;
1 ~iv18_eq_18 1 iv569_iv569_t >= 1 ;
* constraint equals iff
1 iv19_series19_b_0 2 iv19_series19_b_1 4 iv19_series19_b_2 8 iv19_series19_b_3 16 iv19_series19_b_4 19 ~iv19_ge_19 >= 19 ;
-1 iv19_series19_b_0 -2 iv19_series19_b_1 -4 iv19_series19_b_2 -8 iv19_series19_b_3 -16 iv19_series19_b_4 13 iv19_ge_19 >= -18 ;
-1 iv19_ge_19 1 iv19_ge_18 >= 0 ;
1 iv19_ge_18 1 ~iv19_ge_19 2 ~iv19_eq_18 >= 2 ;
-1 iv19_ge_18 -1 ~iv19_ge_19 1 iv19_eq_18 >= -1 ;
1 iv19_eq_18 1 ~iv570_iv570_t >= 1 ;
1 ~iv19_eq_18 1 iv570_iv570_t >= 1 ;
* constraint equals iff
1 iv20_series20_b_0 2 iv20_series20_b_1 4 iv20_series20_b_2 8 iv20_series20_b_3 16 iv20_series20_b_4 19 ~iv20_ge_19 >= 19 ;
-1 iv20_series20_b_0 -2 iv20_series20_b_1 -4 iv20_series20_b_2 -8 iv20_series20_b_3 -16 iv20_series20_b_4 13 iv20_ge_19 >= -18 ;
-1 iv20_ge_19 1 iv20_ge_18 >= 0 ;
1 iv20_ge_18 1 ~iv20_ge_19 2 ~iv20_eq_18 >= 2 ;
-1 iv20_ge_18 -1 ~iv20_ge_19 1 iv20_eq_18 >= -1 ;
1 iv20_eq_18 1 ~iv571_iv571_t >= 1 ;
1 ~iv20_eq_18 1 iv571_iv571_t >= 1 ;
* constraint equals iff
1 iv21_series21_b_0 2 iv21_series21_b_1 4 iv21_series21_b_2 8 iv21_series21_b_3 16 iv21_series21_b_4 19 ~iv21_ge_19 >= 19 ;
-1 iv21_series21_b_0 -2 iv21_series21_b_1 -4 iv21_series21_b_2 -8 iv21_series21_b_3 -16 iv21_series21_b_4 13 iv21_ge_19 >= -18 ;
-1 iv21_ge_19 1 iv21_ge_18 >= 0 ;
1 iv21_ge_18 1 ~iv21_ge_19 2 ~iv21_eq_18 >= 2 ;
-1 iv21_ge_18 -1 ~iv21_ge_19 1 iv21_eq_18 >= -1 ;
1 iv21_eq_18 1 ~iv572_iv572_t >= 1 ;
1 ~iv21_eq_18 1 iv572_iv572_t >= 1 ;
* constraint equals iff
1 iv22_series22_b_0 2 iv22_series22_b_1 4 iv22_series22_b_2 8 iv22_series22_b_3 16 iv22_series22_b_4 19 ~iv22_ge_19 >= 19 ;
-1 iv22_series22_b_0 -2 iv22_series22_b_1 -4 iv22_series22_b_2 -8 iv22_series22_b_3 -16 iv22_series22_b_4 13 iv22_ge_19 >= -18 ;
-1 iv22_ge_19 1 iv22_ge_18 >= 0 ;
1 iv22_ge_18 1 ~iv22_ge_19 2 ~iv22_eq_18 >= 2 ;
-1 iv22_ge_18 -1 ~iv22_ge_19 1 iv22_eq_18 >= -1 ;
1 iv22_eq_18 1 ~iv573_iv573_t >= 1 ;
1 ~iv22_eq_18 1 iv573_iv573_t >= 1 ;
* constraint equals iff
1 iv23_series23_b_0 2 iv23_series23_b_1 4 iv23_series23_b_2 8 iv23_series23_b_3 16 iv23_series23_b_4 19 ~iv23_ge_19 >= 19 ;
-1 iv23_series23_b_0 -2 iv23_series23_b_1 -4 iv23_series23_b_2 -8 iv23_series23_b_3 -16 iv23_series23_b_4 13 iv23_ge_19 >= -18 ;
-1 iv23_ge_19 1 iv23_ge_18 >= 0 ;
1 iv23_ge_18 1 ~iv23_ge_19 2 ~iv23_eq_18 >= 2 ;
-1 iv23_ge_18 -1 ~iv23_ge_19 1 iv23_eq_18 >= -1 ;
1 iv23_eq_18 1 ~iv574_iv574_t >= 1 ;
1 ~iv23_eq_18 1 iv574_iv574_t >= 1 ;
* constraint equals iff
1 iv24_series24_b_0 2 iv24_series24_b_1 4 iv24_series24_b_2 8 iv24_series24_b_3 16 iv24_series24_b_4 19 ~iv24_ge_19 >= 19 ;
-1 iv24_series24_b_0 -2 iv24_series24_b_1 -4 iv24_series24_b_2 -8 iv24_series24_b_3 -16 iv24_series24_b_4 13 iv24_ge_19 >= -18 ;
-1 iv24_ge_19 1 iv24_ge_18 >= 0 ;
1 iv24_ge_18 1 ~iv24_ge_19 2 ~iv24_eq_18 >= 2 ;
-1 iv24_ge_18 -1 ~iv24_ge_19 1 iv24_eq_18 >= -1 ;
1 iv24_eq_18 1 ~iv575_iv575_t >= 1 ;
1 ~iv24_eq_18 1 iv575_iv575_t >= 1 ;
* constraint equals iff
1 iv25_series25_b_0 2 iv25_series25_b_1 4 iv25_series25_b_2 8 iv25_series25_b_3 16 iv25_series25_b_4 19 ~iv25_ge_19 >= 19 ;
-1 iv25_series25_b_0 -2 iv25_series25_b_1 -4 iv25_series25_b_2 -8 iv25_series25_b_3 -16 iv25_series25_b_4 13 iv25_ge_19 >= -18 ;
-1 iv25_ge_19 1 iv25_ge_18 >= 0 ;
1 iv25_ge_18 1 ~iv25_ge_19 2 ~iv25_eq_18 >= 2 ;
-1 iv25_ge_18 -1 ~iv25_ge_19 1 iv25_eq_18 >= -1 ;
1 iv25_eq_18 1 ~iv576_iv576_t >= 1 ;
1 ~iv25_eq_18 1 iv576_iv576_t >= 1 ;
* constraint equals iff
1 iv26_series26_b_0 2 iv26_series26_b_1 4 iv26_series26_b_2 8 iv26_series26_b_3 16 iv26_series26_b_4 19 ~iv26_ge_19 >= 19 ;
-1 iv26_series26_b_0 -2 iv26_series26_b_1 -4 iv26_series26_b_2 -8 iv26_series26_b_3 -16 iv26_series26_b_4 13 iv26_ge_19 >= -18 ;
-1 iv26_ge_19 1 iv26_ge_18 >= 0 ;
1 iv26_ge_18 1 ~iv26_ge_19 2 ~iv26_eq_18 >= 2 ;
-1 iv26_ge_18 -1 ~iv26_ge_19 1 iv26_eq_18 >= -1 ;
1 iv26_eq_18 1 ~iv577_iv577_t >= 1 ;
1 ~iv26_eq_18 1 iv577_iv577_t >= 1 ;
* constraint equals iff
1 iv27_series27_b_0 2 iv27_series27_b_1 4 iv27_series27_b_2 8 iv27_series27_b_3 16 iv27_series27_b_4 19 ~iv27_ge_19 >= 19 ;
-1 iv27_series27_b_0 -2 iv27_series27_b_1 -4 iv27_series27_b_2 -8 iv27_series27_b_3 -16 iv27_series27_b_4 13 iv27_ge_19 >= -18 ;
-1 iv27_ge_19 1 iv27_ge_18 >= 0 ;
1 iv27_ge_18 1 ~iv27_ge_19 2 ~iv27_eq_18 >= 2 ;
-1 iv27_ge_18 -1 ~iv27_ge_19 1 iv27_eq_18 >= -1 ;
1 iv27_eq_18 1 ~iv578_iv578_t >= 1 ;
1 ~iv27_eq_18 1 iv578_iv578_t >= 1 ;
* constraint equals iff
1 iv28_series28_b_0 2 iv28_series28_b_1 4 iv28_series28_b_2 8 iv28_series28_b_3 16 iv28_series28_b_4 19 ~iv28_ge_19 >= 19 ;
-1 iv28_series28_b_0 -2 iv28_series28_b_1 -4 iv28_series28_b_2 -8 iv28_series28_b_3 -16 iv28_series28_b_4 13 iv28_ge_19 >= -18 ;
-1 iv28_ge_19 1 iv28_ge_18 >= 0 ;
1 iv28_ge_18 1 ~iv28_ge_19 2 ~iv28_eq_18 >= 2 ;
-1 iv28_ge_18 -1 ~iv28_ge_19 1 iv28_eq_18 >= -1 ;
1 iv28_eq_18 1 ~iv579_iv579_t >= 1 ;
1 ~iv28_eq_18 1 iv579_iv579_t >= 1 ;
* constraint linear equality
* linear eq -1*varidx 18 1*varidx 551 1*varidx 552 1*varidx 553 1*varidx 554 1*varidx 555 1*varidx 556 1*varidx 557 1*varidx 558 1*varidx 559 1*varidx 560 1*varidx 561 1*varidx 562 1*varidx 563 1*varidx 564 1*varidx 565 1*varidx 566 1*varidx 567 1*varidx 568 1*varidx 569 1*varidx 570 1*varidx 571 1*varidx 572 1*varidx 573 1*varidx 574 1*varidx 575 1*varidx 576 1*varidx 577 1*varidx 578 1*varidx 579 <= 0
-1 iv18_series18_b_0 -2 iv18_series18_b_1 -4 iv18_series18_b_2 -8 iv18_series18_b_3 -16 iv18_series18_b_4 1 iv551_iv551_t 1 iv552_iv552_t 1 iv553_iv553_t 1 iv554_iv554_t 1 iv555_iv555_t 1 iv556_iv556_t 1 iv557_iv557_t 1 iv558_iv558_t 1 iv559_iv559_t 1 iv560_iv560_t 1 iv561_iv561_t 1 iv562_iv562_t 1 iv563_iv563_t 1 iv564_iv564_t 1 iv565_iv565_t 1 iv566_iv566_t 1 iv567_iv567_t 1 iv568_iv568_t 1 iv569_iv569_t 1 iv570_iv570_t 1 iv571_iv571_t 1 iv572_iv572_t 1 iv573_iv573_t 1 iv574_iv574_t 1 iv575_iv575_t 1 iv576_iv576_t 1 iv577_iv577_t 1 iv578_iv578_t 1 iv579_iv579_t >= 0 ;
1 iv18_series18_b_0 2 iv18_series18_b_1 4 iv18_series18_b_2 8 iv18_series18_b_3 16 iv18_series18_b_4 -1 iv551_iv551_t -1 iv552_iv552_t -1 iv553_iv553_t -1 iv554_iv554_t -1 iv555_iv555_t -1 iv556_iv556_t -1 iv557_iv557_t -1 iv558_iv558_t -1 iv559_iv559_t -1 iv560_iv560_t -1 iv561_iv561_t -1 iv562_iv562_t -1 iv563_iv563_t -1 iv564_iv564_t -1 iv565_iv565_t -1 iv566_iv566_t -1 iv567_iv567_t -1 iv568_iv568_t -1 iv569_iv569_t -1 iv570_iv570_t -1 iv571_iv571_t -1 iv572_iv572_t -1 iv573_iv573_t -1 iv574_iv574_t -1 iv575_iv575_t -1 iv576_iv576_t -1 iv577_iv577_t -1 iv578_iv578_t -1 iv579_iv579_t >= 0 ;
* constraint equals iff
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 8 iv0_series0_b_3 16 iv0_series0_b_4 20 ~iv0_ge_20 >= 20 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 -8 iv0_series0_b_3 -16 iv0_series0_b_4 12 iv0_ge_20 >= -19 ;
-1 iv0_ge_20 1 iv0_ge_19 >= 0 ;
1 iv0_ge_19 1 ~iv0_ge_20 2 ~iv0_eq_19 >= 2 ;
-1 iv0_ge_19 -1 ~iv0_ge_20 1 iv0_eq_19 >= -1 ;
1 iv0_eq_19 1 ~iv580_iv580_t >= 1 ;
1 ~iv0_eq_19 1 iv580_iv580_t >= 1 ;
* constraint equals iff
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 8 iv1_series1_b_3 16 iv1_series1_b_4 20 ~iv1_ge_20 >= 20 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 -8 iv1_series1_b_3 -16 iv1_series1_b_4 12 iv1_ge_20 >= -19 ;
-1 iv1_ge_20 1 iv1_ge_19 >= 0 ;
1 iv1_ge_19 1 ~iv1_ge_20 2 ~iv1_eq_19 >= 2 ;
-1 iv1_ge_19 -1 ~iv1_ge_20 1 iv1_eq_19 >= -1 ;
1 iv1_eq_19 1 ~iv581_iv581_t >= 1 ;
1 ~iv1_eq_19 1 iv581_iv581_t >= 1 ;
* constraint equals iff
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 8 iv2_series2_b_3 16 iv2_series2_b_4 20 ~iv2_ge_20 >= 20 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 -8 iv2_series2_b_3 -16 iv2_series2_b_4 12 iv2_ge_20 >= -19 ;
-1 iv2_ge_20 1 iv2_ge_19 >= 0 ;
1 iv2_ge_19 1 ~iv2_ge_20 2 ~iv2_eq_19 >= 2 ;
-1 iv2_ge_19 -1 ~iv2_ge_20 1 iv2_eq_19 >= -1 ;
1 iv2_eq_19 1 ~iv582_iv582_t >= 1 ;
1 ~iv2_eq_19 1 iv582_iv582_t >= 1 ;
* constraint equals iff
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 8 iv3_series3_b_3 16 iv3_series3_b_4 20 ~iv3_ge_20 >= 20 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 -8 iv3_series3_b_3 -16 iv3_series3_b_4 12 iv3_ge_20 >= -19 ;
-1 iv3_ge_20 1 iv3_ge_19 >= 0 ;
1 iv3_ge_19 1 ~iv3_ge_20 2 ~iv3_eq_19 >= 2 ;
-1 iv3_ge_19 -1 ~iv3_ge_20 1 iv3_eq_19 >= -1 ;
1 iv3_eq_19 1 ~iv583_iv583_t >= 1 ;
1 ~iv3_eq_19 1 iv583_iv583_t >= 1 ;
* constraint equals iff
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 8 iv4_series4_b_3 16 iv4_series4_b_4 20 ~iv4_ge_20 >= 20 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 -8 iv4_series4_b_3 -16 iv4_series4_b_4 12 iv4_ge_20 >= -19 ;
-1 iv4_ge_20 1 iv4_ge_19 >= 0 ;
1 iv4_ge_19 1 ~iv4_ge_20 2 ~iv4_eq_19 >= 2 ;
-1 iv4_ge_19 -1 ~iv4_ge_20 1 iv4_eq_19 >= -1 ;
1 iv4_eq_19 1 ~iv584_iv584_t >= 1 ;
1 ~iv4_eq_19 1 iv584_iv584_t >= 1 ;
* constraint equals iff
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 8 iv5_series5_b_3 16 iv5_series5_b_4 20 ~iv5_ge_20 >= 20 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 -8 iv5_series5_b_3 -16 iv5_series5_b_4 12 iv5_ge_20 >= -19 ;
-1 iv5_ge_20 1 iv5_ge_19 >= 0 ;
1 iv5_ge_19 1 ~iv5_ge_20 2 ~iv5_eq_19 >= 2 ;
-1 iv5_ge_19 -1 ~iv5_ge_20 1 iv5_eq_19 >= -1 ;
1 iv5_eq_19 1 ~iv585_iv585_t >= 1 ;
1 ~iv5_eq_19 1 iv585_iv585_t >= 1 ;
* constraint equals iff
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 8 iv6_series6_b_3 16 iv6_series6_b_4 20 ~iv6_ge_20 >= 20 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 -8 iv6_series6_b_3 -16 iv6_series6_b_4 12 iv6_ge_20 >= -19 ;
-1 iv6_ge_20 1 iv6_ge_19 >= 0 ;
1 iv6_ge_19 1 ~iv6_ge_20 2 ~iv6_eq_19 >= 2 ;
-1 iv6_ge_19 -1 ~iv6_ge_20 1 iv6_eq_19 >= -1 ;
1 iv6_eq_19 1 ~iv586_iv586_t >= 1 ;
1 ~iv6_eq_19 1 iv586_iv586_t >= 1 ;
* constraint equals iff
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 8 iv7_series7_b_3 16 iv7_series7_b_4 20 ~iv7_ge_20 >= 20 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 -8 iv7_series7_b_3 -16 iv7_series7_b_4 12 iv7_ge_20 >= -19 ;
-1 iv7_ge_20 1 iv7_ge_19 >= 0 ;
1 iv7_ge_19 1 ~iv7_ge_20 2 ~iv7_eq_19 >= 2 ;
-1 iv7_ge_19 -1 ~iv7_ge_20 1 iv7_eq_19 >= -1 ;
1 iv7_eq_19 1 ~iv587_iv587_t >= 1 ;
1 ~iv7_eq_19 1 iv587_iv587_t >= 1 ;
* constraint equals iff
1 iv8_series8_b_0 2 iv8_series8_b_1 4 iv8_series8_b_2 8 iv8_series8_b_3 16 iv8_series8_b_4 20 ~iv8_ge_20 >= 20 ;
-1 iv8_series8_b_0 -2 iv8_series8_b_1 -4 iv8_series8_b_2 -8 iv8_series8_b_3 -16 iv8_series8_b_4 12 iv8_ge_20 >= -19 ;
-1 iv8_ge_20 1 iv8_ge_19 >= 0 ;
1 iv8_ge_19 1 ~iv8_ge_20 2 ~iv8_eq_19 >= 2 ;
-1 iv8_ge_19 -1 ~iv8_ge_20 1 iv8_eq_19 >= -1 ;
1 iv8_eq_19 1 ~iv588_iv588_t >= 1 ;
1 ~iv8_eq_19 1 iv588_iv588_t >= 1 ;
* constraint equals iff
1 iv9_series9_b_0 2 iv9_series9_b_1 4 iv9_series9_b_2 8 iv9_series9_b_3 16 iv9_series9_b_4 20 ~iv9_ge_20 >= 20 ;
-1 iv9_series9_b_0 -2 iv9_series9_b_1 -4 iv9_series9_b_2 -8 iv9_series9_b_3 -16 iv9_series9_b_4 12 iv9_ge_20 >= -19 ;
-1 iv9_ge_20 1 iv9_ge_19 >= 0 ;
1 iv9_ge_19 1 ~iv9_ge_20 2 ~iv9_eq_19 >= 2 ;
-1 iv9_ge_19 -1 ~iv9_ge_20 1 iv9_eq_19 >= -1 ;
1 iv9_eq_19 1 ~iv589_iv589_t >= 1 ;
1 ~iv9_eq_19 1 iv589_iv589_t >= 1 ;
* constraint equals iff
1 iv10_series10_b_0 2 iv10_series10_b_1 4 iv10_series10_b_2 8 iv10_series10_b_3 16 iv10_series10_b_4 20 ~iv10_ge_20 >= 20 ;
-1 iv10_series10_b_0 -2 iv10_series10_b_1 -4 iv10_series10_b_2 -8 iv10_series10_b_3 -16 iv10_series10_b_4 12 iv10_ge_20 >= -19 ;
-1 iv10_ge_20 1 iv10_ge_19 >= 0 ;
1 iv10_ge_19 1 ~iv10_ge_20 2 ~iv10_eq_19 >= 2 ;
-1 iv10_ge_19 -1 ~iv10_ge_20 1 iv10_eq_19 >= -1 ;
1 iv10_eq_19 1 ~iv590_iv590_t >= 1 ;
1 ~iv10_eq_19 1 iv590_iv590_t >= 1 ;
* constraint equals iff
1 iv11_series11_b_0 2 iv11_series11_b_1 4 iv11_series11_b_2 8 iv11_series11_b_3 16 iv11_series11_b_4 20 ~iv11_ge_20 >= 20 ;
-1 iv11_series11_b_0 -2 iv11_series11_b_1 -4 iv11_series11_b_2 -8 iv11_series11_b_3 -16 iv11_series11_b_4 12 iv11_ge_20 >= -19 ;
-1 iv11_ge_20 1 iv11_ge_19 >= 0 ;
1 iv11_ge_19 1 ~iv11_ge_20 2 ~iv11_eq_19 >= 2 ;
-1 iv11_ge_19 -1 ~iv11_ge_20 1 iv11_eq_19 >= -1 ;
1 iv11_eq_19 1 ~iv591_iv591_t >= 1 ;
1 ~iv11_eq_19 1 iv591_iv591_t >= 1 ;
* constraint equals iff
1 iv12_series12_b_0 2 iv12_series12_b_1 4 iv12_series12_b_2 8 iv12_series12_b_3 16 iv12_series12_b_4 20 ~iv12_ge_20 >= 20 ;
-1 iv12_series12_b_0 -2 iv12_series12_b_1 -4 iv12_series12_b_2 -8 iv12_series12_b_3 -16 iv12_series12_b_4 12 iv12_ge_20 >= -19 ;
-1 iv12_ge_20 1 iv12_ge_19 >= 0 ;
1 iv12_ge_19 1 ~iv12_ge_20 2 ~iv12_eq_19 >= 2 ;
-1 iv12_ge_19 -1 ~iv12_ge_20 1 iv12_eq_19 >= -1 ;
1 iv12_eq_19 1 ~iv592_iv592_t >= 1 ;
1 ~iv12_eq_19 1 iv592_iv592_t >= 1 ;
* constraint equals iff
1 iv13_series13_b_0 2 iv13_series13_b_1 4 iv13_series13_b_2 8 iv13_series13_b_3 16 iv13_series13_b_4 20 ~iv13_ge_20 >= 20 ;
-1 iv13_series13_b_0 -2 iv13_series13_b_1 -4 iv13_series13_b_2 -8 iv13_series13_b_3 -16 iv13_series13_b_4 12 iv13_ge_20 >= -19 ;
-1 iv13_ge_20 1 iv13_ge_19 >= 0 ;
1 iv13_ge_19 1 ~iv13_ge_20 2 ~iv13_eq_19 >= 2 ;
-1 iv13_ge_19 -1 ~iv13_ge_20 1 iv13_eq_19 >= -1 ;
1 iv13_eq_19 1 ~iv593_iv593_t >= 1 ;
1 ~iv13_eq_19 1 iv593_iv593_t >= 1 ;
* constraint equals iff
1 iv14_series14_b_0 2 iv14_series14_b_1 4 iv14_series14_b_2 8 iv14_series14_b_3 16 iv14_series14_b_4 20 ~iv14_ge_20 >= 20 ;
-1 iv14_series14_b_0 -2 iv14_series14_b_1 -4 iv14_series14_b_2 -8 iv14_series14_b_3 -16 iv14_series14_b_4 12 iv14_ge_20 >= -19 ;
-1 iv14_ge_20 1 iv14_ge_19 >= 0 ;
1 iv14_ge_19 1 ~iv14_ge_20 2 ~iv14_eq_19 >= 2 ;
-1 iv14_ge_19 -1 ~iv14_ge_20 1 iv14_eq_19 >= -1 ;
1 iv14_eq_19 1 ~iv594_iv594_t >= 1 ;
1 ~iv14_eq_19 1 iv594_iv594_t >= 1 ;
* constraint equals iff
1 iv15_series15_b_0 2 iv15_series15_b_1 4 iv15_series15_b_2 8 iv15_series15_b_3 16 iv15_series15_b_4 20 ~iv15_ge_20 >= 20 ;
-1 iv15_series15_b_0 -2 iv15_series15_b_1 -4 iv15_series15_b_2 -8 iv15_series15_b_3 -16 iv15_series15_b_4 12 iv15_ge_20 >= -19 ;
-1 iv15_ge_20 1 iv15_ge_19 >= 0 ;
1 iv15_ge_19 1 ~iv15_ge_20 2 ~iv15_eq_19 >= 2 ;
-1 iv15_ge_19 -1 ~iv15_ge_20 1 iv15_eq_19 >= -1 ;
1 iv15_eq_19 1 ~iv595_iv595_t >= 1 ;
1 ~iv15_eq_19 1 iv595_iv595_t >= 1 ;
* constraint equals iff
1 iv16_series16_b_0 2 iv16_series16_b_1 4 iv16_series16_b_2 8 iv16_series16_b_3 16 iv16_series16_b_4 20 ~iv16_ge_20 >= 20 ;
-1 iv16_series16_b_0 -2 iv16_series16_b_1 -4 iv16_series16_b_2 -8 iv16_series16_b_3 -16 iv16_series16_b_4 12 iv16_ge_20 >= -19 ;
-1 iv16_ge_20 1 iv16_ge_19 >= 0 ;
1 iv16_ge_19 1 ~iv16_ge_20 2 ~iv16_eq_19 >= 2 ;
-1 iv16_ge_19 -1 ~iv16_ge_20 1 iv16_eq_19 >= -1 ;
1 iv16_eq_19 1 ~iv596_iv596_t >= 1 ;
1 ~iv16_eq_19 1 iv596_iv596_t >= 1 ;
* constraint equals iff
1 iv17_series17_b_0 2 iv17_series17_b_1 4 iv17_series17_b_2 8 iv17_series17_b_3 16 iv17_series17_b_4 20 ~iv17_ge_20 >= 20 ;
-1 iv17_series17_b_0 -2 iv17_series17_b_1 -4 iv17_series17_b_2 -8 iv17_series17_b_3 -16 iv17_series17_b_4 12 iv17_ge_20 >= -19 ;
-1 iv17_ge_20 1 iv17_ge_19 >= 0 ;
1 iv17_ge_19 1 ~iv17_ge_20 2 ~iv17_eq_19 >= 2 ;
-1 iv17_ge_19 -1 ~iv17_ge_20 1 iv17_eq_19 >= -1 ;
1 iv17_eq_19 1 ~iv597_iv597_t >= 1 ;
1 ~iv17_eq_19 1 iv597_iv597_t >= 1 ;
* constraint equals iff
1 iv18_series18_b_0 2 iv18_series18_b_1 4 iv18_series18_b_2 8 iv18_series18_b_3 16 iv18_series18_b_4 20 ~iv18_ge_20 >= 20 ;
-1 iv18_series18_b_0 -2 iv18_series18_b_1 -4 iv18_series18_b_2 -8 iv18_series18_b_3 -16 iv18_series18_b_4 12 iv18_ge_20 >= -19 ;
-1 iv18_ge_20 1 iv18_ge_19 >= 0 ;
1 iv18_ge_19 1 ~iv18_ge_20 2 ~iv18_eq_19 >= 2 ;
-1 iv18_ge_19 -1 ~iv18_ge_20 1 iv18_eq_19 >= -1 ;
1 iv18_eq_19 1 ~iv598_iv598_t >= 1 ;
1 ~iv18_eq_19 1 iv598_iv598_t >= 1 ;
* constraint equals iff
1 iv19_series19_b_0 2 iv19_series19_b_1 4 iv19_series19_b_2 8 iv19_series19_b_3 16 iv19_series19_b_4 20 ~iv19_ge_20 >= 20 ;
-1 iv19_series19_b_0 -2 iv19_series19_b_1 -4 iv19_series19_b_2 -8 iv19_series19_b_3 -16 iv19_series19_b_4 12 iv19_ge_20 >= -19 ;
-1 iv19_ge_20 1 iv19_ge_19 >= 0 ;
1 iv19_ge_19 1 ~iv19_ge_20 2 ~iv19_eq_19 >= 2 ;
-1 iv19_ge_19 -1 ~iv19_ge_20 1 iv19_eq_19 >= -1 ;
1 iv19_eq_19 1 ~iv599_iv599_t >= 1 ;
1 ~iv19_eq_19 1 iv599_iv599_t >= 1 ;
* constraint equals iff
1 iv20_series20_b_0 2 iv20_series20_b_1 4 iv20_series20_b_2 8 iv20_series20_b_3 16 iv20_series20_b_4 20 ~iv20_ge_20 >= 20 ;
-1 iv20_series20_b_0 -2 iv20_series20_b_1 -4 iv20_series20_b_2 -8 iv20_series20_b_3 -16 iv20_series20_b_4 12 iv20_ge_20 >= -19 ;
-1 iv20_ge_20 1 iv20_ge_19 >= 0 ;
1 iv20_ge_19 1 ~iv20_ge_20 2 ~iv20_eq_19 >= 2 ;
-1 iv20_ge_19 -1 ~iv20_ge_20 1 iv20_eq_19 >= -1 ;
1 iv20_eq_19 1 ~iv600_iv600_t >= 1 ;
1 ~iv20_eq_19 1 iv600_iv600_t >= 1 ;
* constraint equals iff
1 iv21_series21_b_0 2 iv21_series21_b_1 4 iv21_series21_b_2 8 iv21_series21_b_3 16 iv21_series21_b_4 20 ~iv21_ge_20 >= 20 ;
-1 iv21_series21_b_0 -2 iv21_series21_b_1 -4 iv21_series21_b_2 -8 iv21_series21_b_3 -16 iv21_series21_b_4 12 iv21_ge_20 >= -19 ;
-1 iv21_ge_20 1 iv21_ge_19 >= 0 ;
1 iv21_ge_19 1 ~iv21_ge_20 2 ~iv21_eq_19 >= 2 ;
-1 iv21_ge_19 -1 ~iv21_ge_20 1 iv21_eq_19 >= -1 ;
1 iv21_eq_19 1 ~iv601_iv601_t >= 1 ;
1 ~iv21_eq_19 1 iv601_iv601_t >= 1 ;
* constraint equals iff
1 iv22_series22_b_0 2 iv22_series22_b_1 4 iv22_series22_b_2 8 iv22_series22_b_3 16 iv22_series22_b_4 20 ~iv22_ge_20 >= 20 ;
-1 iv22_series22_b_0 -2 iv22_series22_b_1 -4 iv22_series22_b_2 -8 iv22_series22_b_3 -16 iv22_series22_b_4 12 iv22_ge_20 >= -19 ;
-1 iv22_ge_20 1 iv22_ge_19 >= 0 ;
1 iv22_ge_19 1 ~iv22_ge_20 2 ~iv22_eq_19 >= 2 ;
-1 iv22_ge_19 -1 ~iv22_ge_20 1 iv22_eq_19 >= -1 ;
1 iv22_eq_19 1 ~iv602_iv602_t >= 1 ;
1 ~iv22_eq_19 1 iv602_iv602_t >= 1 ;
* constraint equals iff
1 iv23_series23_b_0 2 iv23_series23_b_1 4 iv23_series23_b_2 8 iv23_series23_b_3 16 iv23_series23_b_4 20 ~iv23_ge_20 >= 20 ;
-1 iv23_series23_b_0 -2 iv23_series23_b_1 -4 iv23_series23_b_2 -8 iv23_series23_b_3 -16 iv23_series23_b_4 12 iv23_ge_20 >= -19 ;
-1 iv23_ge_20 1 iv23_ge_19 >= 0 ;
1 iv23_ge_19 1 ~iv23_ge_20 2 ~iv23_eq_19 >= 2 ;
-1 iv23_ge_19 -1 ~iv23_ge_20 1 iv23_eq_19 >= -1 ;
1 iv23_eq_19 1 ~iv603_iv603_t >= 1 ;
1 ~iv23_eq_19 1 iv603_iv603_t >= 1 ;
* constraint equals iff
1 iv24_series24_b_0 2 iv24_series24_b_1 4 iv24_series24_b_2 8 iv24_series24_b_3 16 iv24_series24_b_4 20 ~iv24_ge_20 >= 20 ;
-1 iv24_series24_b_0 -2 iv24_series24_b_1 -4 iv24_series24_b_2 -8 iv24_series24_b_3 -16 iv24_series24_b_4 12 iv24_ge_20 >= -19 ;
-1 iv24_ge_20 1 iv24_ge_19 >= 0 ;
1 iv24_ge_19 1 ~iv24_ge_20 2 ~iv24_eq_19 >= 2 ;
-1 iv24_ge_19 -1 ~iv24_ge_20 1 iv24_eq_19 >= -1 ;
1 iv24_eq_19 1 ~iv604_iv604_t >= 1 ;
1 ~iv24_eq_19 1 iv604_iv604_t >= 1 ;
* constraint equals iff
1 iv25_series25_b_0 2 iv25_series25_b_1 4 iv25_series25_b_2 8 iv25_series25_b_3 16 iv25_series25_b_4 20 ~iv25_ge_20 >= 20 ;
-1 iv25_series25_b_0 -2 iv25_series25_b_1 -4 iv25_series25_b_2 -8 iv25_series25_b_3 -16 iv25_series25_b_4 12 iv25_ge_20 >= -19 ;
-1 iv25_ge_20 1 iv25_ge_19 >= 0 ;
1 iv25_ge_19 1 ~iv25_ge_20 2 ~iv25_eq_19 >= 2 ;
-1 iv25_ge_19 -1 ~iv25_ge_20 1 iv25_eq_19 >= -1 ;
1 iv25_eq_19 1 ~iv605_iv605_t >= 1 ;
1 ~iv25_eq_19 1 iv605_iv605_t >= 1 ;
* constraint equals iff
1 iv26_series26_b_0 2 iv26_series26_b_1 4 iv26_series26_b_2 8 iv26_series26_b_3 16 iv26_series26_b_4 20 ~iv26_ge_20 >= 20 ;
-1 iv26_series26_b_0 -2 iv26_series26_b_1 -4 iv26_series26_b_2 -8 iv26_series26_b_3 -16 iv26_series26_b_4 12 iv26_ge_20 >= -19 ;
-1 iv26_ge_20 1 iv26_ge_19 >= 0 ;
1 iv26_ge_19 1 ~iv26_ge_20 2 ~iv26_eq_19 >= 2 ;
-1 iv26_ge_19 -1 ~iv26_ge_20 1 iv26_eq_19 >= -1 ;
1 iv26_eq_19 1 ~iv606_iv606_t >= 1 ;
1 ~iv26_eq_19 1 iv606_iv606_t >= 1 ;
* constraint equals iff
1 iv27_series27_b_0 2 iv27_series27_b_1 4 iv27_series27_b_2 8 iv27_series27_b_3 16 iv27_series27_b_4 20 ~iv27_ge_20 >= 20 ;
-1 iv27_series27_b_0 -2 iv27_series27_b_1 -4 iv27_series27_b_2 -8 iv27_series27_b_3 -16 iv27_series27_b_4 12 iv27_ge_20 >= -19 ;
-1 iv27_ge_20 1 iv27_ge_19 >= 0 ;
1 iv27_ge_19 1 ~iv27_ge_20 2 ~iv27_eq_19 >= 2 ;
-1 iv27_ge_19 -1 ~iv27_ge_20 1 iv27_eq_19 >= -1 ;
1 iv27_eq_19 1 ~iv607_iv607_t >= 1 ;
1 ~iv27_eq_19 1 iv607_iv607_t >= 1 ;
* constraint equals iff
1 iv28_series28_b_0 2 iv28_series28_b_1 4 iv28_series28_b_2 8 iv28_series28_b_3 16 iv28_series28_b_4 20 ~iv28_ge_20 >= 20 ;
-1 iv28_series28_b_0 -2 iv28_series28_b_1 -4 iv28_series28_b_2 -8 iv28_series28_b_3 -16 iv28_series28_b_4 12 iv28_ge_20 >= -19 ;
-1 iv28_ge_20 1 iv28_ge_19 >= 0 ;
1 iv28_ge_19 1 ~iv28_ge_20 2 ~iv28_eq_19 >= 2 ;
-1 iv28_ge_19 -1 ~iv28_ge_20 1 iv28_eq_19 >= -1 ;
1 iv28_eq_19 1 ~iv608_iv608_t >= 1 ;
1 ~iv28_eq_19 1 iv608_iv608_t >= 1 ;
* constraint linear equality
* linear eq -1*varidx 19 1*varidx 580 1*varidx 581 1*varidx 582 1*varidx 583 1*varidx 584 1*varidx 585 1*varidx 586 1*varidx 587 1*varidx 588 1*varidx 589 1*varidx 590 1*varidx 591 1*varidx 592 1*varidx 593 1*varidx 594 1*varidx 595 1*varidx 596 1*varidx 597 1*varidx 598 1*varidx 599 1*varidx 600 1*varidx 601 1*varidx 602 1*varidx 603 1*varidx 604 1*varidx 605 1*varidx 606 1*varidx 607 1*varidx 608 <= 0
-1 iv19_series19_b_0 -2 iv19_series19_b_1 -4 iv19_series19_b_2 -8 iv19_series19_b_3 -16 iv19_series19_b_4 1 iv580_iv580_t 1 iv581_iv581_t 1 iv582_iv582_t 1 iv583_iv583_t 1 iv584_iv584_t 1 iv585_iv585_t 1 iv586_iv586_t 1 iv587_iv587_t 1 iv588_iv588_t 1 iv589_iv589_t 1 iv590_iv590_t 1 iv591_iv591_t 1 iv592_iv592_t 1 iv593_iv593_t 1 iv594_iv594_t 1 iv595_iv595_t 1 iv596_iv596_t 1 iv597_iv597_t 1 iv598_iv598_t 1 iv599_iv599_t 1 iv600_iv600_t 1 iv601_iv601_t 1 iv602_iv602_t 1 iv603_iv603_t 1 iv604_iv604_t 1 iv605_iv605_t 1 iv606_iv606_t 1 iv607_iv607_t 1 iv608_iv608_t >= 0 ;
1 iv19_series19_b_0 2 iv19_series19_b_1 4 iv19_series19_b_2 8 iv19_series19_b_3 16 iv19_series19_b_4 -1 iv580_iv580_t -1 iv581_iv581_t -1 iv582_iv582_t -1 iv583_iv583_t -1 iv584_iv584_t -1 iv585_iv585_t -1 iv586_iv586_t -1 iv587_iv587_t -1 iv588_iv588_t -1 iv589_iv589_t -1 iv590_iv590_t -1 iv591_iv591_t -1 iv592_iv592_t -1 iv593_iv593_t -1 iv594_iv594_t -1 iv595_iv595_t -1 iv596_iv596_t -1 iv597_iv597_t -1 iv598_iv598_t -1 iv599_iv599_t -1 iv600_iv600_t -1 iv601_iv601_t -1 iv602_iv602_t -1 iv603_iv603_t -1 iv604_iv604_t -1 iv605_iv605_t -1 iv606_iv606_t -1 iv607_iv607_t -1 iv608_iv608_t >= 0 ;
* constraint equals iff
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 8 iv0_series0_b_3 16 iv0_series0_b_4 21 ~iv0_ge_21 >= 21 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 -8 iv0_series0_b_3 -16 iv0_series0_b_4 11 iv0_ge_21 >= -20 ;
-1 iv0_ge_21 1 iv0_ge_20 >= 0 ;
1 iv0_ge_20 1 ~iv0_ge_21 2 ~iv0_eq_20 >= 2 ;
-1 iv0_ge_20 -1 ~iv0_ge_21 1 iv0_eq_20 >= -1 ;
1 iv0_eq_20 1 ~iv609_iv609_t >= 1 ;
1 ~iv0_eq_20 1 iv609_iv609_t >= 1 ;
* constraint equals iff
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 8 iv1_series1_b_3 16 iv1_series1_b_4 21 ~iv1_ge_21 >= 21 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 -8 iv1_series1_b_3 -16 iv1_series1_b_4 11 iv1_ge_21 >= -20 ;
-1 iv1_ge_21 1 iv1_ge_20 >= 0 ;
1 iv1_ge_20 1 ~iv1_ge_21 2 ~iv1_eq_20 >= 2 ;
-1 iv1_ge_20 -1 ~iv1_ge_21 1 iv1_eq_20 >= -1 ;
1 iv1_eq_20 1 ~iv610_iv610_t >= 1 ;
1 ~iv1_eq_20 1 iv610_iv610_t >= 1 ;
* constraint equals iff
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 8 iv2_series2_b_3 16 iv2_series2_b_4 21 ~iv2_ge_21 >= 21 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 -8 iv2_series2_b_3 -16 iv2_series2_b_4 11 iv2_ge_21 >= -20 ;
-1 iv2_ge_21 1 iv2_ge_20 >= 0 ;
1 iv2_ge_20 1 ~iv2_ge_21 2 ~iv2_eq_20 >= 2 ;
-1 iv2_ge_20 -1 ~iv2_ge_21 1 iv2_eq_20 >= -1 ;
1 iv2_eq_20 1 ~iv611_iv611_t >= 1 ;
1 ~iv2_eq_20 1 iv611_iv611_t >= 1 ;
* constraint equals iff
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 8 iv3_series3_b_3 16 iv3_series3_b_4 21 ~iv3_ge_21 >= 21 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 -8 iv3_series3_b_3 -16 iv3_series3_b_4 11 iv3_ge_21 >= -20 ;
-1 iv3_ge_21 1 iv3_ge_20 >= 0 ;
1 iv3_ge_20 1 ~iv3_ge_21 2 ~iv3_eq_20 >= 2 ;
-1 iv3_ge_20 -1 ~iv3_ge_21 1 iv3_eq_20 >= -1 ;
1 iv3_eq_20 1 ~iv612_iv612_t >= 1 ;
1 ~iv3_eq_20 1 iv612_iv612_t >= 1 ;
* constraint equals iff
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 8 iv4_series4_b_3 16 iv4_series4_b_4 21 ~iv4_ge_21 >= 21 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 -8 iv4_series4_b_3 -16 iv4_series4_b_4 11 iv4_ge_21 >= -20 ;
-1 iv4_ge_21 1 iv4_ge_20 >= 0 ;
1 iv4_ge_20 1 ~iv4_ge_21 2 ~iv4_eq_20 >= 2 ;
-1 iv4_ge_20 -1 ~iv4_ge_21 1 iv4_eq_20 >= -1 ;
1 iv4_eq_20 1 ~iv613_iv613_t >= 1 ;
1 ~iv4_eq_20 1 iv613_iv613_t >= 1 ;
* constraint equals iff
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 8 iv5_series5_b_3 16 iv5_series5_b_4 21 ~iv5_ge_21 >= 21 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 -8 iv5_series5_b_3 -16 iv5_series5_b_4 11 iv5_ge_21 >= -20 ;
-1 iv5_ge_21 1 iv5_ge_20 >= 0 ;
1 iv5_ge_20 1 ~iv5_ge_21 2 ~iv5_eq_20 >= 2 ;
-1 iv5_ge_20 -1 ~iv5_ge_21 1 iv5_eq_20 >= -1 ;
1 iv5_eq_20 1 ~iv614_iv614_t >= 1 ;
1 ~iv5_eq_20 1 iv614_iv614_t >= 1 ;
* constraint equals iff
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 8 iv6_series6_b_3 16 iv6_series6_b_4 21 ~iv6_ge_21 >= 21 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 -8 iv6_series6_b_3 -16 iv6_series6_b_4 11 iv6_ge_21 >= -20 ;
-1 iv6_ge_21 1 iv6_ge_20 >= 0 ;
1 iv6_ge_20 1 ~iv6_ge_21 2 ~iv6_eq_20 >= 2 ;
-1 iv6_ge_20 -1 ~iv6_ge_21 1 iv6_eq_20 >= -1 ;
1 iv6_eq_20 1 ~iv615_iv615_t >= 1 ;
1 ~iv6_eq_20 1 iv615_iv615_t >= 1 ;
* constraint equals iff
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 8 iv7_series7_b_3 16 iv7_series7_b_4 21 ~iv7_ge_21 >= 21 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 -8 iv7_series7_b_3 -16 iv7_series7_b_4 11 iv7_ge_21 >= -20 ;
-1 iv7_ge_21 1 iv7_ge_20 >= 0 ;
1 iv7_ge_20 1 ~iv7_ge_21 2 ~iv7_eq_20 >= 2 ;
-1 iv7_ge_20 -1 ~iv7_ge_21 1 iv7_eq_20 >= -1 ;
1 iv7_eq_20 1 ~iv616_iv616_t >= 1 ;
1 ~iv7_eq_20 1 iv616_iv616_t >= 1 ;
* constraint equals iff
1 iv8_series8_b_0 2 iv8_series8_b_1 4 iv8_series8_b_2 8 iv8_series8_b_3 16 iv8_series8_b_4 21 ~iv8_ge_21 >= 21 ;
-1 iv8_series8_b_0 -2 iv8_series8_b_1 -4 iv8_series8_b_2 -8 iv8_series8_b_3 -16 iv8_series8_b_4 11 iv8_ge_21 >= -20 ;
-1 iv8_ge_21 1 iv8_ge_20 >= 0 ;
1 iv8_ge_20 1 ~iv8_ge_21 2 ~iv8_eq_20 >= 2 ;
-1 iv8_ge_20 -1 ~iv8_ge_21 1 iv8_eq_20 >= -1 ;
1 iv8_eq_20 1 ~iv617_iv617_t >= 1 ;
1 ~iv8_eq_20 1 iv617_iv617_t >= 1 ;
* constraint equals iff
1 iv9_series9_b_0 2 iv9_series9_b_1 4 iv9_series9_b_2 8 iv9_series9_b_3 16 iv9_series9_b_4 21 ~iv9_ge_21 >= 21 ;
-1 iv9_series9_b_0 -2 iv9_series9_b_1 -4 iv9_series9_b_2 -8 iv9_series9_b_3 -16 iv9_series9_b_4 11 iv9_ge_21 >= -20 ;
-1 iv9_ge_21 1 iv9_ge_20 >= 0 ;
1 iv9_ge_20 1 ~iv9_ge_21 2 ~iv9_eq_20 >= 2 ;
-1 iv9_ge_20 -1 ~iv9_ge_21 1 iv9_eq_20 >= -1 ;
1 iv9_eq_20 1 ~iv618_iv618_t >= 1 ;
1 ~iv9_eq_20 1 iv618_iv618_t >= 1 ;
* constraint equals iff
1 iv10_series10_b_0 2 iv10_series10_b_1 4 iv10_series10_b_2 8 iv10_series10_b_3 16 iv10_series10_b_4 21 ~iv10_ge_21 >= 21 ;
-1 iv10_series10_b_0 -2 iv10_series10_b_1 -4 iv10_series10_b_2 -8 iv10_series10_b_3 -16 iv10_series10_b_4 11 iv10_ge_21 >= -20 ;
-1 iv10_ge_21 1 iv10_ge_20 >= 0 ;
1 iv10_ge_20 1 ~iv10_ge_21 2 ~iv10_eq_20 >= 2 ;
-1 iv10_ge_20 -1 ~iv10_ge_21 1 iv10_eq_20 >= -1 ;
1 iv10_eq_20 1 ~iv619_iv619_t >= 1 ;
1 ~iv10_eq_20 1 iv619_iv619_t >= 1 ;
* constraint equals iff
1 iv11_series11_b_0 2 iv11_series11_b_1 4 iv11_series11_b_2 8 iv11_series11_b_3 16 iv11_series11_b_4 21 ~iv11_ge_21 >= 21 ;
-1 iv11_series11_b_0 -2 iv11_series11_b_1 -4 iv11_series11_b_2 -8 iv11_series11_b_3 -16 iv11_series11_b_4 11 iv11_ge_21 >= -20 ;
-1 iv11_ge_21 1 iv11_ge_20 >= 0 ;
1 iv11_ge_20 1 ~iv11_ge_21 2 ~iv11_eq_20 >= 2 ;
-1 iv11_ge_20 -1 ~iv11_ge_21 1 iv11_eq_20 >= -1 ;
1 iv11_eq_20 1 ~iv620_iv620_t >= 1 ;
1 ~iv11_eq_20 1 iv620_iv620_t >= 1 ;
* constraint equals iff
1 iv12_series12_b_0 2 iv12_series12_b_1 4 iv12_series12_b_2 8 iv12_series12_b_3 16 iv12_series12_b_4 21 ~iv12_ge_21 >= 21 ;
-1 iv12_series12_b_0 -2 iv12_series12_b_1 -4 iv12_series12_b_2 -8 iv12_series12_b_3 -16 iv12_series12_b_4 11 iv12_ge_21 >= -20 ;
-1 iv12_ge_21 1 iv12_ge_20 >= 0 ;
1 iv12_ge_20 1 ~iv12_ge_21 2 ~iv12_eq_20 >= 2 ;
-1 iv12_ge_20 -1 ~iv12_ge_21 1 iv12_eq_20 >= -1 ;
1 iv12_eq_20 1 ~iv621_iv621_t >= 1 ;
1 ~iv12_eq_20 1 iv621_iv621_t >= 1 ;
* constraint equals iff
1 iv13_series13_b_0 2 iv13_series13_b_1 4 iv13_series13_b_2 8 iv13_series13_b_3 16 iv13_series13_b_4 21 ~iv13_ge_21 >= 21 ;
-1 iv13_series13_b_0 -2 iv13_series13_b_1 -4 iv13_series13_b_2 -8 iv13_series13_b_3 -16 iv13_series13_b_4 11 iv13_ge_21 >= -20 ;
-1 iv13_ge_21 1 iv13_ge_20 >= 0 ;
1 iv13_ge_20 1 ~iv13_ge_21 2 ~iv13_eq_20 >= 2 ;
-1 iv13_ge_20 -1 ~iv13_ge_21 1 iv13_eq_20 >= -1 ;
1 iv13_eq_20 1 ~iv622_iv622_t >= 1 ;
1 ~iv13_eq_20 1 iv622_iv622_t >= 1 ;
* constraint equals iff
1 iv14_series14_b_0 2 iv14_series14_b_1 4 iv14_series14_b_2 8 iv14_series14_b_3 16 iv14_series14_b_4 21 ~iv14_ge_21 >= 21 ;
-1 iv14_series14_b_0 -2 iv14_series14_b_1 -4 iv14_series14_b_2 -8 iv14_series14_b_3 -16 iv14_series14_b_4 11 iv14_ge_21 >= -20 ;
-1 iv14_ge_21 1 iv14_ge_20 >= 0 ;
1 iv14_ge_20 1 ~iv14_ge_21 2 ~iv14_eq_20 >= 2 ;
-1 iv14_ge_20 -1 ~iv14_ge_21 1 iv14_eq_20 >= -1 ;
1 iv14_eq_20 1 ~iv623_iv623_t >= 1 ;
1 ~iv14_eq_20 1 iv623_iv623_t >= 1 ;
* constraint equals iff
1 iv15_series15_b_0 2 iv15_series15_b_1 4 iv15_series15_b_2 8 iv15_series15_b_3 16 iv15_series15_b_4 21 ~iv15_ge_21 >= 21 ;
-1 iv15_series15_b_0 -2 iv15_series15_b_1 -4 iv15_series15_b_2 -8 iv15_series15_b_3 -16 iv15_series15_b_4 11 iv15_ge_21 >= -20 ;
-1 iv15_ge_21 1 iv15_ge_20 >= 0 ;
1 iv15_ge_20 1 ~iv15_ge_21 2 ~iv15_eq_20 >= 2 ;
-1 iv15_ge_20 -1 ~iv15_ge_21 1 iv15_eq_20 >= -1 ;
1 iv15_eq_20 1 ~iv624_iv624_t >= 1 ;
1 ~iv15_eq_20 1 iv624_iv624_t >= 1 ;
* constraint equals iff
1 iv16_series16_b_0 2 iv16_series16_b_1 4 iv16_series16_b_2 8 iv16_series16_b_3 16 iv16_series16_b_4 21 ~iv16_ge_21 >= 21 ;
-1 iv16_series16_b_0 -2 iv16_series16_b_1 -4 iv16_series16_b_2 -8 iv16_series16_b_3 -16 iv16_series16_b_4 11 iv16_ge_21 >= -20 ;
-1 iv16_ge_21 1 iv16_ge_20 >= 0 ;
1 iv16_ge_20 1 ~iv16_ge_21 2 ~iv16_eq_20 >= 2 ;
-1 iv16_ge_20 -1 ~iv16_ge_21 1 iv16_eq_20 >= -1 ;
1 iv16_eq_20 1 ~iv625_iv625_t >= 1 ;
1 ~iv16_eq_20 1 iv625_iv625_t >= 1 ;
* constraint equals iff
1 iv17_series17_b_0 2 iv17_series17_b_1 4 iv17_series17_b_2 8 iv17_series17_b_3 16 iv17_series17_b_4 21 ~iv17_ge_21 >= 21 ;
-1 iv17_series17_b_0 -2 iv17_series17_b_1 -4 iv17_series17_b_2 -8 iv17_series17_b_3 -16 iv17_series17_b_4 11 iv17_ge_21 >= -20 ;
-1 iv17_ge_21 1 iv17_ge_20 >= 0 ;
1 iv17_ge_20 1 ~iv17_ge_21 2 ~iv17_eq_20 >= 2 ;
-1 iv17_ge_20 -1 ~iv17_ge_21 1 iv17_eq_20 >= -1 ;
1 iv17_eq_20 1 ~iv626_iv626_t >= 1 ;
1 ~iv17_eq_20 1 iv626_iv626_t >= 1 ;
* constraint equals iff
1 iv18_series18_b_0 2 iv18_series18_b_1 4 iv18_series18_b_2 8 iv18_series18_b_3 16 iv18_series18_b_4 21 ~iv18_ge_21 >= 21 ;
-1 iv18_series18_b_0 -2 iv18_series18_b_1 -4 iv18_series18_b_2 -8 iv18_series18_b_3 -16 iv18_series18_b_4 11 iv18_ge_21 >= -20 ;
-1 iv18_ge_21 1 iv18_ge_20 >= 0 ;
1 iv18_ge_20 1 ~iv18_ge_21 2 ~iv18_eq_20 >= 2 ;
-1 iv18_ge_20 -1 ~iv18_ge_21 1 iv18_eq_20 >= -1 ;
1 iv18_eq_20 1 ~iv627_iv627_t >= 1 ;
1 ~iv18_eq_20 1 iv627_iv627_t >= 1 ;
* constraint equals iff
1 iv19_series19_b_0 2 iv19_series19_b_1 4 iv19_series19_b_2 8 iv19_series19_b_3 16 iv19_series19_b_4 21 ~iv19_ge_21 >= 21 ;
-1 iv19_series19_b_0 -2 iv19_series19_b_1 -4 iv19_series19_b_2 -8 iv19_series19_b_3 -16 iv19_series19_b_4 11 iv19_ge_21 >= -20 ;
-1 iv19_ge_21 1 iv19_ge_20 >= 0 ;
1 iv19_ge_20 1 ~iv19_ge_21 2 ~iv19_eq_20 >= 2 ;
-1 iv19_ge_20 -1 ~iv19_ge_21 1 iv19_eq_20 >= -1 ;
1 iv19_eq_20 1 ~iv628_iv628_t >= 1 ;
1 ~iv19_eq_20 1 iv628_iv628_t >= 1 ;
* constraint equals iff
1 iv20_series20_b_0 2 iv20_series20_b_1 4 iv20_series20_b_2 8 iv20_series20_b_3 16 iv20_series20_b_4 21 ~iv20_ge_21 >= 21 ;
-1 iv20_series20_b_0 -2 iv20_series20_b_1 -4 iv20_series20_b_2 -8 iv20_series20_b_3 -16 iv20_series20_b_4 11 iv20_ge_21 >= -20 ;
-1 iv20_ge_21 1 iv20_ge_20 >= 0 ;
1 iv20_ge_20 1 ~iv20_ge_21 2 ~iv20_eq_20 >= 2 ;
-1 iv20_ge_20 -1 ~iv20_ge_21 1 iv20_eq_20 >= -1 ;
1 iv20_eq_20 1 ~iv629_iv629_t >= 1 ;
1 ~iv20_eq_20 1 iv629_iv629_t >= 1 ;
* constraint equals iff
1 iv21_series21_b_0 2 iv21_series21_b_1 4 iv21_series21_b_2 8 iv21_series21_b_3 16 iv21_series21_b_4 21 ~iv21_ge_21 >= 21 ;
-1 iv21_series21_b_0 -2 iv21_series21_b_1 -4 iv21_series21_b_2 -8 iv21_series21_b_3 -16 iv21_series21_b_4 11 iv21_ge_21 >= -20 ;
-1 iv21_ge_21 1 iv21_ge_20 >= 0 ;
1 iv21_ge_20 1 ~iv21_ge_21 2 ~iv21_eq_20 >= 2 ;
-1 iv21_ge_20 -1 ~iv21_ge_21 1 iv21_eq_20 >= -1 ;
1 iv21_eq_20 1 ~iv630_iv630_t >= 1 ;
1 ~iv21_eq_20 1 iv630_iv630_t >= 1 ;
* constraint equals iff
1 iv22_series22_b_0 2 iv22_series22_b_1 4 iv22_series22_b_2 8 iv22_series22_b_3 16 iv22_series22_b_4 21 ~iv22_ge_21 >= 21 ;
-1 iv22_series22_b_0 -2 iv22_series22_b_1 -4 iv22_series22_b_2 -8 iv22_series22_b_3 -16 iv22_series22_b_4 11 iv22_ge_21 >= -20 ;
-1 iv22_ge_21 1 iv22_ge_20 >= 0 ;
1 iv22_ge_20 1 ~iv22_ge_21 2 ~iv22_eq_20 >= 2 ;
-1 iv22_ge_20 -1 ~iv22_ge_21 1 iv22_eq_20 >= -1 ;
1 iv22_eq_20 1 ~iv631_iv631_t >= 1 ;
1 ~iv22_eq_20 1 iv631_iv631_t >= 1 ;
* constraint equals iff
1 iv23_series23_b_0 2 iv23_series23_b_1 4 iv23_series23_b_2 8 iv23_series23_b_3 16 iv23_series23_b_4 21 ~iv23_ge_21 >= 21 ;
-1 iv23_series23_b_0 -2 iv23_series23_b_1 -4 iv23_series23_b_2 -8 iv23_series23_b_3 -16 iv23_series23_b_4 11 iv23_ge_21 >= -20 ;
-1 iv23_ge_21 1 iv23_ge_20 >= 0 ;
1 iv23_ge_20 1 ~iv23_ge_21 2 ~iv23_eq_20 >= 2 ;
-1 iv23_ge_20 -1 ~iv23_ge_21 1 iv23_eq_20 >= -1 ;
1 iv23_eq_20 1 ~iv632_iv632_t >= 1 ;
1 ~iv23_eq_20 1 iv632_iv632_t >= 1 ;
* constraint equals iff
1 iv24_series24_b_0 2 iv24_series24_b_1 4 iv24_series24_b_2 8 iv24_series24_b_3 16 iv24_series24_b_4 21 ~iv24_ge_21 >= 21 ;
-1 iv24_series24_b_0 -2 iv24_series24_b_1 -4 iv24_series24_b_2 -8 iv24_series24_b_3 -16 iv24_series24_b_4 11 iv24_ge_21 >= -20 ;
-1 iv24_ge_21 1 iv24_ge_20 >= 0 ;
1 iv24_ge_20 1 ~iv24_ge_21 2 ~iv24_eq_20 >= 2 ;
-1 iv24_ge_20 -1 ~iv24_ge_21 1 iv24_eq_20 >= -1 ;
1 iv24_eq_20 1 ~iv633_iv633_t >= 1 ;
1 ~iv24_eq_20 1 iv633_iv633_t >= 1 ;
* constraint equals iff
1 iv25_series25_b_0 2 iv25_series25_b_1 4 iv25_series25_b_2 8 iv25_series25_b_3 16 iv25_series25_b_4 21 ~iv25_ge_21 >= 21 ;
-1 iv25_series25_b_0 -2 iv25_series25_b_1 -4 iv25_series25_b_2 -8 iv25_series25_b_3 -16 iv25_series25_b_4 11 iv25_ge_21 >= -20 ;
-1 iv25_ge_21 1 iv25_ge_20 >= 0 ;
1 iv25_ge_20 1 ~iv25_ge_21 2 ~iv25_eq_20 >= 2 ;
-1 iv25_ge_20 -1 ~iv25_ge_21 1 iv25_eq_20 >= -1 ;
1 iv25_eq_20 1 ~iv634_iv634_t >= 1 ;
1 ~iv25_eq_20 1 iv634_iv634_t >= 1 ;
* constraint equals iff
1 iv26_series26_b_0 2 iv26_series26_b_1 4 iv26_series26_b_2 8 iv26_series26_b_3 16 iv26_series26_b_4 21 ~iv26_ge_21 >= 21 ;
-1 iv26_series26_b_0 -2 iv26_series26_b_1 -4 iv26_series26_b_2 -8 iv26_series26_b_3 -16 iv26_series26_b_4 11 iv26_ge_21 >= -20 ;
-1 iv26_ge_21 1 iv26_ge_20 >= 0 ;
1 iv26_ge_20 1 ~iv26_ge_21 2 ~iv26_eq_20 >= 2 ;
-1 iv26_ge_20 -1 ~iv26_ge_21 1 iv26_eq_20 >= -1 ;
1 iv26_eq_20 1 ~iv635_iv635_t >= 1 ;
1 ~iv26_eq_20 1 iv635_iv635_t >= 1 ;
* constraint equals iff
1 iv27_series27_b_0 2 iv27_series27_b_1 4 iv27_series27_b_2 8 iv27_series27_b_3 16 iv27_series27_b_4 21 ~iv27_ge_21 >= 21 ;
-1 iv27_series27_b_0 -2 iv27_series27_b_1 -4 iv27_series27_b_2 -8 iv27_series27_b_3 -16 iv27_series27_b_4 11 iv27_ge_21 >= -20 ;
-1 iv27_ge_21 1 iv27_ge_20 >= 0 ;
1 iv27_ge_20 1 ~iv27_ge_21 2 ~iv27_eq_20 >= 2 ;
-1 iv27_ge_20 -1 ~iv27_ge_21 1 iv27_eq_20 >= -1 ;
1 iv27_eq_20 1 ~iv636_iv636_t >= 1 ;
1 ~iv27_eq_20 1 iv636_iv636_t >= 1 ;
* constraint equals iff
1 iv28_series28_b_0 2 iv28_series28_b_1 4 iv28_series28_b_2 8 iv28_series28_b_3 16 iv28_series28_b_4 21 ~iv28_ge_21 >= 21 ;
-1 iv28_series28_b_0 -2 iv28_series28_b_1 -4 iv28_series28_b_2 -8 iv28_series28_b_3 -16 iv28_series28_b_4 11 iv28_ge_21 >= -20 ;
-1 iv28_ge_21 1 iv28_ge_20 >= 0 ;
1 iv28_ge_20 1 ~iv28_ge_21 2 ~iv28_eq_20 >= 2 ;
-1 iv28_ge_20 -1 ~iv28_ge_21 1 iv28_eq_20 >= -1 ;
1 iv28_eq_20 1 ~iv637_iv637_t >= 1 ;
1 ~iv28_eq_20 1 iv637_iv637_t >= 1 ;
* constraint linear equality
* linear eq -1*varidx 20 1*varidx 609 1*varidx 610 1*varidx 611 1*varidx 612 1*varidx 613 1*varidx 614 1*varidx 615 1*varidx 616 1*varidx 617 1*varidx 618 1*varidx 619 1*varidx 620 1*varidx 621 1*varidx 622 1*varidx 623 1*varidx 624 1*varidx 625 1*varidx 626 1*varidx 627 1*varidx 628 1*varidx 629 1*varidx 630 1*varidx 631 1*varidx 632 1*varidx 633 1*varidx 634 1*varidx 635 1*varidx 636 1*varidx 637 <= 0
-1 iv20_series20_b_0 -2 iv20_series20_b_1 -4 iv20_series20_b_2 -8 iv20_series20_b_3 -16 iv20_series20_b_4 1 iv609_iv609_t 1 iv610_iv610_t 1 iv611_iv611_t 1 iv612_iv612_t 1 iv613_iv613_t 1 iv614_iv614_t 1 iv615_iv615_t 1 iv616_iv616_t 1 iv617_iv617_t 1 iv618_iv618_t 1 iv619_iv619_t 1 iv620_iv620_t 1 iv621_iv621_t 1 iv622_iv622_t 1 iv623_iv623_t 1 iv624_iv624_t 1 iv625_iv625_t 1 iv626_iv626_t 1 iv627_iv627_t 1 iv628_iv628_t 1 iv629_iv629_t 1 iv630_iv630_t 1 iv631_iv631_t 1 iv632_iv632_t 1 iv633_iv633_t 1 iv634_iv634_t 1 iv635_iv635_t 1 iv636_iv636_t 1 iv637_iv637_t >= 0 ;
1 iv20_series20_b_0 2 iv20_series20_b_1 4 iv20_series20_b_2 8 iv20_series20_b_3 16 iv20_series20_b_4 -1 iv609_iv609_t -1 iv610_iv610_t -1 iv611_iv611_t -1 iv612_iv612_t -1 iv613_iv613_t -1 iv614_iv614_t -1 iv615_iv615_t -1 iv616_iv616_t -1 iv617_iv617_t -1 iv618_iv618_t -1 iv619_iv619_t -1 iv620_iv620_t -1 iv621_iv621_t -1 iv622_iv622_t -1 iv623_iv623_t -1 iv624_iv624_t -1 iv625_iv625_t -1 iv626_iv626_t -1 iv627_iv627_t -1 iv628_iv628_t -1 iv629_iv629_t -1 iv630_iv630_t -1 iv631_iv631_t -1 iv632_iv632_t -1 iv633_iv633_t -1 iv634_iv634_t -1 iv635_iv635_t -1 iv636_iv636_t -1 iv637_iv637_t >= 0 ;
* constraint equals iff
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 8 iv0_series0_b_3 16 iv0_series0_b_4 22 ~iv0_ge_22 >= 22 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 -8 iv0_series0_b_3 -16 iv0_series0_b_4 10 iv0_ge_22 >= -21 ;
-1 iv0_ge_22 1 iv0_ge_21 >= 0 ;
1 iv0_ge_21 1 ~iv0_ge_22 2 ~iv0_eq_21 >= 2 ;
-1 iv0_ge_21 -1 ~iv0_ge_22 1 iv0_eq_21 >= -1 ;
1 iv0_eq_21 1 ~iv638_iv638_t >= 1 ;
1 ~iv0_eq_21 1 iv638_iv638_t >= 1 ;
* constraint equals iff
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 8 iv1_series1_b_3 16 iv1_series1_b_4 22 ~iv1_ge_22 >= 22 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 -8 iv1_series1_b_3 -16 iv1_series1_b_4 10 iv1_ge_22 >= -21 ;
-1 iv1_ge_22 1 iv1_ge_21 >= 0 ;
1 iv1_ge_21 1 ~iv1_ge_22 2 ~iv1_eq_21 >= 2 ;
-1 iv1_ge_21 -1 ~iv1_ge_22 1 iv1_eq_21 >= -1 ;
1 iv1_eq_21 1 ~iv639_iv639_t >= 1 ;
1 ~iv1_eq_21 1 iv639_iv639_t >= 1 ;
* constraint equals iff
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 8 iv2_series2_b_3 16 iv2_series2_b_4 22 ~iv2_ge_22 >= 22 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 -8 iv2_series2_b_3 -16 iv2_series2_b_4 10 iv2_ge_22 >= -21 ;
-1 iv2_ge_22 1 iv2_ge_21 >= 0 ;
1 iv2_ge_21 1 ~iv2_ge_22 2 ~iv2_eq_21 >= 2 ;
-1 iv2_ge_21 -1 ~iv2_ge_22 1 iv2_eq_21 >= -1 ;
1 iv2_eq_21 1 ~iv640_iv640_t >= 1 ;
1 ~iv2_eq_21 1 iv640_iv640_t >= 1 ;
* constraint equals iff
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 8 iv3_series3_b_3 16 iv3_series3_b_4 22 ~iv3_ge_22 >= 22 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 -8 iv3_series3_b_3 -16 iv3_series3_b_4 10 iv3_ge_22 >= -21 ;
-1 iv3_ge_22 1 iv3_ge_21 >= 0 ;
1 iv3_ge_21 1 ~iv3_ge_22 2 ~iv3_eq_21 >= 2 ;
-1 iv3_ge_21 -1 ~iv3_ge_22 1 iv3_eq_21 >= -1 ;
1 iv3_eq_21 1 ~iv641_iv641_t >= 1 ;
1 ~iv3_eq_21 1 iv641_iv641_t >= 1 ;
* constraint equals iff
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 8 iv4_series4_b_3 16 iv4_series4_b_4 22 ~iv4_ge_22 >= 22 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 -8 iv4_series4_b_3 -16 iv4_series4_b_4 10 iv4_ge_22 >= -21 ;
-1 iv4_ge_22 1 iv4_ge_21 >= 0 ;
1 iv4_ge_21 1 ~iv4_ge_22 2 ~iv4_eq_21 >= 2 ;
-1 iv4_ge_21 -1 ~iv4_ge_22 1 iv4_eq_21 >= -1 ;
1 iv4_eq_21 1 ~iv642_iv642_t >= 1 ;
1 ~iv4_eq_21 1 iv642_iv642_t >= 1 ;
* constraint equals iff
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 8 iv5_series5_b_3 16 iv5_series5_b_4 22 ~iv5_ge_22 >= 22 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 -8 iv5_series5_b_3 -16 iv5_series5_b_4 10 iv5_ge_22 >= -21 ;
-1 iv5_ge_22 1 iv5_ge_21 >= 0 ;
1 iv5_ge_21 1 ~iv5_ge_22 2 ~iv5_eq_21 >= 2 ;
-1 iv5_ge_21 -1 ~iv5_ge_22 1 iv5_eq_21 >= -1 ;
1 iv5_eq_21 1 ~iv643_iv643_t >= 1 ;
1 ~iv5_eq_21 1 iv643_iv643_t >= 1 ;
* constraint equals iff
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 8 iv6_series6_b_3 16 iv6_series6_b_4 22 ~iv6_ge_22 >= 22 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 -8 iv6_series6_b_3 -16 iv6_series6_b_4 10 iv6_ge_22 >= -21 ;
-1 iv6_ge_22 1 iv6_ge_21 >= 0 ;
1 iv6_ge_21 1 ~iv6_ge_22 2 ~iv6_eq_21 >= 2 ;
-1 iv6_ge_21 -1 ~iv6_ge_22 1 iv6_eq_21 >= -1 ;
1 iv6_eq_21 1 ~iv644_iv644_t >= 1 ;
1 ~iv6_eq_21 1 iv644_iv644_t >= 1 ;
* constraint equals iff
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 8 iv7_series7_b_3 16 iv7_series7_b_4 22 ~iv7_ge_22 >= 22 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 -8 iv7_series7_b_3 -16 iv7_series7_b_4 10 iv7_ge_22 >= -21 ;
-1 iv7_ge_22 1 iv7_ge_21 >= 0 ;
1 iv7_ge_21 1 ~iv7_ge_22 2 ~iv7_eq_21 >= 2 ;
-1 iv7_ge_21 -1 ~iv7_ge_22 1 iv7_eq_21 >= -1 ;
1 iv7_eq_21 1 ~iv645_iv645_t >= 1 ;
1 ~iv7_eq_21 1 iv645_iv645_t >= 1 ;
* constraint equals iff
1 iv8_series8_b_0 2 iv8_series8_b_1 4 iv8_series8_b_2 8 iv8_series8_b_3 16 iv8_series8_b_4 22 ~iv8_ge_22 >= 22 ;
-1 iv8_series8_b_0 -2 iv8_series8_b_1 -4 iv8_series8_b_2 -8 iv8_series8_b_3 -16 iv8_series8_b_4 10 iv8_ge_22 >= -21 ;
-1 iv8_ge_22 1 iv8_ge_21 >= 0 ;
1 iv8_ge_21 1 ~iv8_ge_22 2 ~iv8_eq_21 >= 2 ;
-1 iv8_ge_21 -1 ~iv8_ge_22 1 iv8_eq_21 >= -1 ;
1 iv8_eq_21 1 ~iv646_iv646_t >= 1 ;
1 ~iv8_eq_21 1 iv646_iv646_t >= 1 ;
* constraint equals iff
1 iv9_series9_b_0 2 iv9_series9_b_1 4 iv9_series9_b_2 8 iv9_series9_b_3 16 iv9_series9_b_4 22 ~iv9_ge_22 >= 22 ;
-1 iv9_series9_b_0 -2 iv9_series9_b_1 -4 iv9_series9_b_2 -8 iv9_series9_b_3 -16 iv9_series9_b_4 10 iv9_ge_22 >= -21 ;
-1 iv9_ge_22 1 iv9_ge_21 >= 0 ;
1 iv9_ge_21 1 ~iv9_ge_22 2 ~iv9_eq_21 >= 2 ;
-1 iv9_ge_21 -1 ~iv9_ge_22 1 iv9_eq_21 >= -1 ;
1 iv9_eq_21 1 ~iv647_iv647_t >= 1 ;
1 ~iv9_eq_21 1 iv647_iv647_t >= 1 ;
* constraint equals iff
1 iv10_series10_b_0 2 iv10_series10_b_1 4 iv10_series10_b_2 8 iv10_series10_b_3 16 iv10_series10_b_4 22 ~iv10_ge_22 >= 22 ;
-1 iv10_series10_b_0 -2 iv10_series10_b_1 -4 iv10_series10_b_2 -8 iv10_series10_b_3 -16 iv10_series10_b_4 10 iv10_ge_22 >= -21 ;
-1 iv10_ge_22 1 iv10_ge_21 >= 0 ;
1 iv10_ge_21 1 ~iv10_ge_22 2 ~iv10_eq_21 >= 2 ;
-1 iv10_ge_21 -1 ~iv10_ge_22 1 iv10_eq_21 >= -1 ;
1 iv10_eq_21 1 ~iv648_iv648_t >= 1 ;
1 ~iv10_eq_21 1 iv648_iv648_t >= 1 ;
* constraint equals iff
1 iv11_series11_b_0 2 iv11_series11_b_1 4 iv11_series11_b_2 8 iv11_series11_b_3 16 iv11_series11_b_4 22 ~iv11_ge_22 >= 22 ;
-1 iv11_series11_b_0 -2 iv11_series11_b_1 -4 iv11_series11_b_2 -8 iv11_series11_b_3 -16 iv11_series11_b_4 10 iv11_ge_22 >= -21 ;
-1 iv11_ge_22 1 iv11_ge_21 >= 0 ;
1 iv11_ge_21 1 ~iv11_ge_22 2 ~iv11_eq_21 >= 2 ;
-1 iv11_ge_21 -1 ~iv11_ge_22 1 iv11_eq_21 >= -1 ;
1 iv11_eq_21 1 ~iv649_iv649_t >= 1 ;
1 ~iv11_eq_21 1 iv649_iv649_t >= 1 ;
* constraint equals iff
1 iv12_series12_b_0 2 iv12_series12_b_1 4 iv12_series12_b_2 8 iv12_series12_b_3 16 iv12_series12_b_4 22 ~iv12_ge_22 >= 22 ;
-1 iv12_series12_b_0 -2 iv12_series12_b_1 -4 iv12_series12_b_2 -8 iv12_series12_b_3 -16 iv12_series12_b_4 10 iv12_ge_22 >= -21 ;
-1 iv12_ge_22 1 iv12_ge_21 >= 0 ;
1 iv12_ge_21 1 ~iv12_ge_22 2 ~iv12_eq_21 >= 2 ;
-1 iv12_ge_21 -1 ~iv12_ge_22 1 iv12_eq_21 >= -1 ;
1 iv12_eq_21 1 ~iv650_iv650_t >= 1 ;
1 ~iv12_eq_21 1 iv650_iv650_t >= 1 ;
* constraint equals iff
1 iv13_series13_b_0 2 iv13_series13_b_1 4 iv13_series13_b_2 8 iv13_series13_b_3 16 iv13_series13_b_4 22 ~iv13_ge_22 >= 22 ;
-1 iv13_series13_b_0 -2 iv13_series13_b_1 -4 iv13_series13_b_2 -8 iv13_series13_b_3 -16 iv13_series13_b_4 10 iv13_ge_22 >= -21 ;
-1 iv13_ge_22 1 iv13_ge_21 >= 0 ;
1 iv13_ge_21 1 ~iv13_ge_22 2 ~iv13_eq_21 >= 2 ;
-1 iv13_ge_21 -1 ~iv13_ge_22 1 iv13_eq_21 >= -1 ;
1 iv13_eq_21 1 ~iv651_iv651_t >= 1 ;
1 ~iv13_eq_21 1 iv651_iv651_t >= 1 ;
* constraint equals iff
1 iv14_series14_b_0 2 iv14_series14_b_1 4 iv14_series14_b_2 8 iv14_series14_b_3 16 iv14_series14_b_4 22 ~iv14_ge_22 >= 22 ;
-1 iv14_series14_b_0 -2 iv14_series14_b_1 -4 iv14_series14_b_2 -8 iv14_series14_b_3 -16 iv14_series14_b_4 10 iv14_ge_22 >= -21 ;
-1 iv14_ge_22 1 iv14_ge_21 >= 0 ;
1 iv14_ge_21 1 ~iv14_ge_22 2 ~iv14_eq_21 >= 2 ;
-1 iv14_ge_21 -1 ~iv14_ge_22 1 iv14_eq_21 >= -1 ;
1 iv14_eq_21 1 ~iv652_iv652_t >= 1 ;
1 ~iv14_eq_21 1 iv652_iv652_t >= 1 ;
* constraint equals iff
1 iv15_series15_b_0 2 iv15_series15_b_1 4 iv15_series15_b_2 8 iv15_series15_b_3 16 iv15_series15_b_4 22 ~iv15_ge_22 >= 22 ;
-1 iv15_series15_b_0 -2 iv15_series15_b_1 -4 iv15_series15_b_2 -8 iv15_series15_b_3 -16 iv15_series15_b_4 10 iv15_ge_22 >= -21 ;
-1 iv15_ge_22 1 iv15_ge_21 >= 0 ;
1 iv15_ge_21 1 ~iv15_ge_22 2 ~iv15_eq_21 >= 2 ;
-1 iv15_ge_21 -1 ~iv15_ge_22 1 iv15_eq_21 >= -1 ;
1 iv15_eq_21 1 ~iv653_iv653_t >= 1 ;
1 ~iv15_eq_21 1 iv653_iv653_t >= 1 ;
* constraint equals iff
1 iv16_series16_b_0 2 iv16_series16_b_1 4 iv16_series16_b_2 8 iv16_series16_b_3 16 iv16_series16_b_4 22 ~iv16_ge_22 >= 22 ;
-1 iv16_series16_b_0 -2 iv16_series16_b_1 -4 iv16_series16_b_2 -8 iv16_series16_b_3 -16 iv16_series16_b_4 10 iv16_ge_22 >= -21 ;
-1 iv16_ge_22 1 iv16_ge_21 >= 0 ;
1 iv16_ge_21 1 ~iv16_ge_22 2 ~iv16_eq_21 >= 2 ;
-1 iv16_ge_21 -1 ~iv16_ge_22 1 iv16_eq_21 >= -1 ;
1 iv16_eq_21 1 ~iv654_iv654_t >= 1 ;
1 ~iv16_eq_21 1 iv654_iv654_t >= 1 ;
* constraint equals iff
1 iv17_series17_b_0 2 iv17_series17_b_1 4 iv17_series17_b_2 8 iv17_series17_b_3 16 iv17_series17_b_4 22 ~iv17_ge_22 >= 22 ;
-1 iv17_series17_b_0 -2 iv17_series17_b_1 -4 iv17_series17_b_2 -8 iv17_series17_b_3 -16 iv17_series17_b_4 10 iv17_ge_22 >= -21 ;
-1 iv17_ge_22 1 iv17_ge_21 >= 0 ;
1 iv17_ge_21 1 ~iv17_ge_22 2 ~iv17_eq_21 >= 2 ;
-1 iv17_ge_21 -1 ~iv17_ge_22 1 iv17_eq_21 >= -1 ;
1 iv17_eq_21 1 ~iv655_iv655_t >= 1 ;
1 ~iv17_eq_21 1 iv655_iv655_t >= 1 ;
* constraint equals iff
1 iv18_series18_b_0 2 iv18_series18_b_1 4 iv18_series18_b_2 8 iv18_series18_b_3 16 iv18_series18_b_4 22 ~iv18_ge_22 >= 22 ;
-1 iv18_series18_b_0 -2 iv18_series18_b_1 -4 iv18_series18_b_2 -8 iv18_series18_b_3 -16 iv18_series18_b_4 10 iv18_ge_22 >= -21 ;
-1 iv18_ge_22 1 iv18_ge_21 >= 0 ;
1 iv18_ge_21 1 ~iv18_ge_22 2 ~iv18_eq_21 >= 2 ;
-1 iv18_ge_21 -1 ~iv18_ge_22 1 iv18_eq_21 >= -1 ;
1 iv18_eq_21 1 ~iv656_iv656_t >= 1 ;
1 ~iv18_eq_21 1 iv656_iv656_t >= 1 ;
* constraint equals iff
1 iv19_series19_b_0 2 iv19_series19_b_1 4 iv19_series19_b_2 8 iv19_series19_b_3 16 iv19_series19_b_4 22 ~iv19_ge_22 >= 22 ;
-1 iv19_series19_b_0 -2 iv19_series19_b_1 -4 iv19_series19_b_2 -8 iv19_series19_b_3 -16 iv19_series19_b_4 10 iv19_ge_22 >= -21 ;
-1 iv19_ge_22 1 iv19_ge_21 >= 0 ;
1 iv19_ge_21 1 ~iv19_ge_22 2 ~iv19_eq_21 >= 2 ;
-1 iv19_ge_21 -1 ~iv19_ge_22 1 iv19_eq_21 >= -1 ;
1 iv19_eq_21 1 ~iv657_iv657_t >= 1 ;
1 ~iv19_eq_21 1 iv657_iv657_t >= 1 ;
* constraint equals iff
1 iv20_series20_b_0 2 iv20_series20_b_1 4 iv20_series20_b_2 8 iv20_series20_b_3 16 iv20_series20_b_4 22 ~iv20_ge_22 >= 22 ;
-1 iv20_series20_b_0 -2 iv20_series20_b_1 -4 iv20_series20_b_2 -8 iv20_series20_b_3 -16 iv20_series20_b_4 10 iv20_ge_22 >= -21 ;
-1 iv20_ge_22 1 iv20_ge_21 >= 0 ;
1 iv20_ge_21 1 ~iv20_ge_22 2 ~iv20_eq_21 >= 2 ;
-1 iv20_ge_21 -1 ~iv20_ge_22 1 iv20_eq_21 >= -1 ;
1 iv20_eq_21 1 ~iv658_iv658_t >= 1 ;
1 ~iv20_eq_21 1 iv658_iv658_t >= 1 ;
* constraint equals iff
1 iv21_series21_b_0 2 iv21_series21_b_1 4 iv21_series21_b_2 8 iv21_series21_b_3 16 iv21_series21_b_4 22 ~iv21_ge_22 >= 22 ;
-1 iv21_series21_b_0 -2 iv21_series21_b_1 -4 iv21_series21_b_2 -8 iv21_series21_b_3 -16 iv21_series21_b_4 10 iv21_ge_22 >= -21 ;
-1 iv21_ge_22 1 iv21_ge_21 >= 0 ;
1 iv21_ge_21 1 ~iv21_ge_22 2 ~iv21_eq_21 >= 2 ;
-1 iv21_ge_21 -1 ~iv21_ge_22 1 iv21_eq_21 >= -1 ;
1 iv21_eq_21 1 ~iv659_iv659_t >= 1 ;
1 ~iv21_eq_21 1 iv659_iv659_t >= 1 ;
* constraint equals iff
1 iv22_series22_b_0 2 iv22_series22_b_1 4 iv22_series22_b_2 8 iv22_series22_b_3 16 iv22_series22_b_4 22 ~iv22_ge_22 >= 22 ;
-1 iv22_series22_b_0 -2 iv22_series22_b_1 -4 iv22_series22_b_2 -8 iv22_series22_b_3 -16 iv22_series22_b_4 10 iv22_ge_22 >= -21 ;
-1 iv22_ge_22 1 iv22_ge_21 >= 0 ;
1 iv22_ge_21 1 ~iv22_ge_22 2 ~iv22_eq_21 >= 2 ;
-1 iv22_ge_21 -1 ~iv22_ge_22 1 iv22_eq_21 >= -1 ;
1 iv22_eq_21 1 ~iv660_iv660_t >= 1 ;
1 ~iv22_eq_21 1 iv660_iv660_t >= 1 ;
* constraint equals iff
1 iv23_series23_b_0 2 iv23_series23_b_1 4 iv23_series23_b_2 8 iv23_series23_b_3 16 iv23_series23_b_4 22 ~iv23_ge_22 >= 22 ;
-1 iv23_series23_b_0 -2 iv23_series23_b_1 -4 iv23_series23_b_2 -8 iv23_series23_b_3 -16 iv23_series23_b_4 10 iv23_ge_22 >= -21 ;
-1 iv23_ge_22 1 iv23_ge_21 >= 0 ;
1 iv23_ge_21 1 ~iv23_ge_22 2 ~iv23_eq_21 >= 2 ;
-1 iv23_ge_21 -1 ~iv23_ge_22 1 iv23_eq_21 >= -1 ;
1 iv23_eq_21 1 ~iv661_iv661_t >= 1 ;
1 ~iv23_eq_21 1 iv661_iv661_t >= 1 ;
* constraint equals iff
1 iv24_series24_b_0 2 iv24_series24_b_1 4 iv24_series24_b_2 8 iv24_series24_b_3 16 iv24_series24_b_4 22 ~iv24_ge_22 >= 22 ;
-1 iv24_series24_b_0 -2 iv24_series24_b_1 -4 iv24_series24_b_2 -8 iv24_series24_b_3 -16 iv24_series24_b_4 10 iv24_ge_22 >= -21 ;
-1 iv24_ge_22 1 iv24_ge_21 >= 0 ;
1 iv24_ge_21 1 ~iv24_ge_22 2 ~iv24_eq_21 >= 2 ;
-1 iv24_ge_21 -1 ~iv24_ge_22 1 iv24_eq_21 >= -1 ;
1 iv24_eq_21 1 ~iv662_iv662_t >= 1 ;
1 ~iv24_eq_21 1 iv662_iv662_t >= 1 ;
* constraint equals iff
1 iv25_series25_b_0 2 iv25_series25_b_1 4 iv25_series25_b_2 8 iv25_series25_b_3 16 iv25_series25_b_4 22 ~iv25_ge_22 >= 22 ;
-1 iv25_series25_b_0 -2 iv25_series25_b_1 -4 iv25_series25_b_2 -8 iv25_series25_b_3 -16 iv25_series25_b_4 10 iv25_ge_22 >= -21 ;
-1 iv25_ge_22 1 iv25_ge_21 >= 0 ;
1 iv25_ge_21 1 ~iv25_ge_22 2 ~iv25_eq_21 >= 2 ;
-1 iv25_ge_21 -1 ~iv25_ge_22 1 iv25_eq_21 >= -1 ;
1 iv25_eq_21 1 ~iv663_iv663_t >= 1 ;
1 ~iv25_eq_21 1 iv663_iv663_t >= 1 ;
* constraint equals iff
1 iv26_series26_b_0 2 iv26_series26_b_1 4 iv26_series26_b_2 8 iv26_series26_b_3 16 iv26_series26_b_4 22 ~iv26_ge_22 >= 22 ;
-1 iv26_series26_b_0 -2 iv26_series26_b_1 -4 iv26_series26_b_2 -8 iv26_series26_b_3 -16 iv26_series26_b_4 10 iv26_ge_22 >= -21 ;
-1 iv26_ge_22 1 iv26_ge_21 >= 0 ;
1 iv26_ge_21 1 ~iv26_ge_22 2 ~iv26_eq_21 >= 2 ;
-1 iv26_ge_21 -1 ~iv26_ge_22 1 iv26_eq_21 >= -1 ;
1 iv26_eq_21 1 ~iv664_iv664_t >= 1 ;
1 ~iv26_eq_21 1 iv664_iv664_t >= 1 ;
* constraint equals iff
1 iv27_series27_b_0 2 iv27_series27_b_1 4 iv27_series27_b_2 8 iv27_series27_b_3 16 iv27_series27_b_4 22 ~iv27_ge_22 >= 22 ;
-1 iv27_series27_b_0 -2 iv27_series27_b_1 -4 iv27_series27_b_2 -8 iv27_series27_b_3 -16 iv27_series27_b_4 10 iv27_ge_22 >= -21 ;
-1 iv27_ge_22 1 iv27_ge_21 >= 0 ;
1 iv27_ge_21 1 ~iv27_ge_22 2 ~iv27_eq_21 >= 2 ;
-1 iv27_ge_21 -1 ~iv27_ge_22 1 iv27_eq_21 >= -1 ;
1 iv27_eq_21 1 ~iv665_iv665_t >= 1 ;
1 ~iv27_eq_21 1 iv665_iv665_t >= 1 ;
* constraint equals iff
1 iv28_series28_b_0 2 iv28_series28_b_1 4 iv28_series28_b_2 8 iv28_series28_b_3 16 iv28_series28_b_4 22 ~iv28_ge_22 >= 22 ;
-1 iv28_series28_b_0 -2 iv28_series28_b_1 -4 iv28_series28_b_2 -8 iv28_series28_b_3 -16 iv28_series28_b_4 10 iv28_ge_22 >= -21 ;
-1 iv28_ge_22 1 iv28_ge_21 >= 0 ;
1 iv28_ge_21 1 ~iv28_ge_22 2 ~iv28_eq_21 >= 2 ;
-1 iv28_ge_21 -1 ~iv28_ge_22 1 iv28_eq_21 >= -1 ;
1 iv28_eq_21 1 ~iv666_iv666_t >= 1 ;
1 ~iv28_eq_21 1 iv666_iv666_t >= 1 ;
* constraint linear equality
* linear eq -1*varidx 21 1*varidx 638 1*varidx 639 1*varidx 640 1*varidx 641 1*varidx 642 1*varidx 643 1*varidx 644 1*varidx 645 1*varidx 646 1*varidx 647 1*varidx 648 1*varidx 649 1*varidx 650 1*varidx 651 1*varidx 652 1*varidx 653 1*varidx 654 1*varidx 655 1*varidx 656 1*varidx 657 1*varidx 658 1*varidx 659 1*varidx 660 1*varidx 661 1*varidx 662 1*varidx 663 1*varidx 664 1*varidx 665 1*varidx 666 <= 0
-1 iv21_series21_b_0 -2 iv21_series21_b_1 -4 iv21_series21_b_2 -8 iv21_series21_b_3 -16 iv21_series21_b_4 1 iv638_iv638_t 1 iv639_iv639_t 1 iv640_iv640_t 1 iv641_iv641_t 1 iv642_iv642_t 1 iv643_iv643_t 1 iv644_iv644_t 1 iv645_iv645_t 1 iv646_iv646_t 1 iv647_iv647_t 1 iv648_iv648_t 1 iv649_iv649_t 1 iv650_iv650_t 1 iv651_iv651_t 1 iv652_iv652_t 1 iv653_iv653_t 1 iv654_iv654_t 1 iv655_iv655_t 1 iv656_iv656_t 1 iv657_iv657_t 1 iv658_iv658_t 1 iv659_iv659_t 1 iv660_iv660_t 1 iv661_iv661_t 1 iv662_iv662_t 1 iv663_iv663_t 1 iv664_iv664_t 1 iv665_iv665_t 1 iv666_iv666_t >= 0 ;
1 iv21_series21_b_0 2 iv21_series21_b_1 4 iv21_series21_b_2 8 iv21_series21_b_3 16 iv21_series21_b_4 -1 iv638_iv638_t -1 iv639_iv639_t -1 iv640_iv640_t -1 iv641_iv641_t -1 iv642_iv642_t -1 iv643_iv643_t -1 iv644_iv644_t -1 iv645_iv645_t -1 iv646_iv646_t -1 iv647_iv647_t -1 iv648_iv648_t -1 iv649_iv649_t -1 iv650_iv650_t -1 iv651_iv651_t -1 iv652_iv652_t -1 iv653_iv653_t -1 iv654_iv654_t -1 iv655_iv655_t -1 iv656_iv656_t -1 iv657_iv657_t -1 iv658_iv658_t -1 iv659_iv659_t -1 iv660_iv660_t -1 iv661_iv661_t -1 iv662_iv662_t -1 iv663_iv663_t -1 iv664_iv664_t -1 iv665_iv665_t -1 iv666_iv666_t >= 0 ;
* constraint equals iff
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 8 iv0_series0_b_3 16 iv0_series0_b_4 23 ~iv0_ge_23 >= 23 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 -8 iv0_series0_b_3 -16 iv0_series0_b_4 9 iv0_ge_23 >= -22 ;
-1 iv0_ge_23 1 iv0_ge_22 >= 0 ;
1 iv0_ge_22 1 ~iv0_ge_23 2 ~iv0_eq_22 >= 2 ;
-1 iv0_ge_22 -1 ~iv0_ge_23 1 iv0_eq_22 >= -1 ;
1 iv0_eq_22 1 ~iv667_iv667_t >= 1 ;
1 ~iv0_eq_22 1 iv667_iv667_t >= 1 ;
* constraint equals iff
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 8 iv1_series1_b_3 16 iv1_series1_b_4 23 ~iv1_ge_23 >= 23 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 -8 iv1_series1_b_3 -16 iv1_series1_b_4 9 iv1_ge_23 >= -22 ;
-1 iv1_ge_23 1 iv1_ge_22 >= 0 ;
1 iv1_ge_22 1 ~iv1_ge_23 2 ~iv1_eq_22 >= 2 ;
-1 iv1_ge_22 -1 ~iv1_ge_23 1 iv1_eq_22 >= -1 ;
1 iv1_eq_22 1 ~iv668_iv668_t >= 1 ;
1 ~iv1_eq_22 1 iv668_iv668_t >= 1 ;
* constraint equals iff
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 8 iv2_series2_b_3 16 iv2_series2_b_4 23 ~iv2_ge_23 >= 23 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 -8 iv2_series2_b_3 -16 iv2_series2_b_4 9 iv2_ge_23 >= -22 ;
-1 iv2_ge_23 1 iv2_ge_22 >= 0 ;
1 iv2_ge_22 1 ~iv2_ge_23 2 ~iv2_eq_22 >= 2 ;
-1 iv2_ge_22 -1 ~iv2_ge_23 1 iv2_eq_22 >= -1 ;
1 iv2_eq_22 1 ~iv669_iv669_t >= 1 ;
1 ~iv2_eq_22 1 iv669_iv669_t >= 1 ;
* constraint equals iff
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 8 iv3_series3_b_3 16 iv3_series3_b_4 23 ~iv3_ge_23 >= 23 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 -8 iv3_series3_b_3 -16 iv3_series3_b_4 9 iv3_ge_23 >= -22 ;
-1 iv3_ge_23 1 iv3_ge_22 >= 0 ;
1 iv3_ge_22 1 ~iv3_ge_23 2 ~iv3_eq_22 >= 2 ;
-1 iv3_ge_22 -1 ~iv3_ge_23 1 iv3_eq_22 >= -1 ;
1 iv3_eq_22 1 ~iv670_iv670_t >= 1 ;
1 ~iv3_eq_22 1 iv670_iv670_t >= 1 ;
* constraint equals iff
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 8 iv4_series4_b_3 16 iv4_series4_b_4 23 ~iv4_ge_23 >= 23 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 -8 iv4_series4_b_3 -16 iv4_series4_b_4 9 iv4_ge_23 >= -22 ;
-1 iv4_ge_23 1 iv4_ge_22 >= 0 ;
1 iv4_ge_22 1 ~iv4_ge_23 2 ~iv4_eq_22 >= 2 ;
-1 iv4_ge_22 -1 ~iv4_ge_23 1 iv4_eq_22 >= -1 ;
1 iv4_eq_22 1 ~iv671_iv671_t >= 1 ;
1 ~iv4_eq_22 1 iv671_iv671_t >= 1 ;
* constraint equals iff
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 8 iv5_series5_b_3 16 iv5_series5_b_4 23 ~iv5_ge_23 >= 23 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 -8 iv5_series5_b_3 -16 iv5_series5_b_4 9 iv5_ge_23 >= -22 ;
-1 iv5_ge_23 1 iv5_ge_22 >= 0 ;
1 iv5_ge_22 1 ~iv5_ge_23 2 ~iv5_eq_22 >= 2 ;
-1 iv5_ge_22 -1 ~iv5_ge_23 1 iv5_eq_22 >= -1 ;
1 iv5_eq_22 1 ~iv672_iv672_t >= 1 ;
1 ~iv5_eq_22 1 iv672_iv672_t >= 1 ;
* constraint equals iff
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 8 iv6_series6_b_3 16 iv6_series6_b_4 23 ~iv6_ge_23 >= 23 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 -8 iv6_series6_b_3 -16 iv6_series6_b_4 9 iv6_ge_23 >= -22 ;
-1 iv6_ge_23 1 iv6_ge_22 >= 0 ;
1 iv6_ge_22 1 ~iv6_ge_23 2 ~iv6_eq_22 >= 2 ;
-1 iv6_ge_22 -1 ~iv6_ge_23 1 iv6_eq_22 >= -1 ;
1 iv6_eq_22 1 ~iv673_iv673_t >= 1 ;
1 ~iv6_eq_22 1 iv673_iv673_t >= 1 ;
* constraint equals iff
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 8 iv7_series7_b_3 16 iv7_series7_b_4 23 ~iv7_ge_23 >= 23 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 -8 iv7_series7_b_3 -16 iv7_series7_b_4 9 iv7_ge_23 >= -22 ;
-1 iv7_ge_23 1 iv7_ge_22 >= 0 ;
1 iv7_ge_22 1 ~iv7_ge_23 2 ~iv7_eq_22 >= 2 ;
-1 iv7_ge_22 -1 ~iv7_ge_23 1 iv7_eq_22 >= -1 ;
1 iv7_eq_22 1 ~iv674_iv674_t >= 1 ;
1 ~iv7_eq_22 1 iv674_iv674_t >= 1 ;
* constraint equals iff
1 iv8_series8_b_0 2 iv8_series8_b_1 4 iv8_series8_b_2 8 iv8_series8_b_3 16 iv8_series8_b_4 23 ~iv8_ge_23 >= 23 ;
-1 iv8_series8_b_0 -2 iv8_series8_b_1 -4 iv8_series8_b_2 -8 iv8_series8_b_3 -16 iv8_series8_b_4 9 iv8_ge_23 >= -22 ;
-1 iv8_ge_23 1 iv8_ge_22 >= 0 ;
1 iv8_ge_22 1 ~iv8_ge_23 2 ~iv8_eq_22 >= 2 ;
-1 iv8_ge_22 -1 ~iv8_ge_23 1 iv8_eq_22 >= -1 ;
1 iv8_eq_22 1 ~iv675_iv675_t >= 1 ;
1 ~iv8_eq_22 1 iv675_iv675_t >= 1 ;
* constraint equals iff
1 iv9_series9_b_0 2 iv9_series9_b_1 4 iv9_series9_b_2 8 iv9_series9_b_3 16 iv9_series9_b_4 23 ~iv9_ge_23 >= 23 ;
-1 iv9_series9_b_0 -2 iv9_series9_b_1 -4 iv9_series9_b_2 -8 iv9_series9_b_3 -16 iv9_series9_b_4 9 iv9_ge_23 >= -22 ;
-1 iv9_ge_23 1 iv9_ge_22 >= 0 ;
1 iv9_ge_22 1 ~iv9_ge_23 2 ~iv9_eq_22 >= 2 ;
-1 iv9_ge_22 -1 ~iv9_ge_23 1 iv9_eq_22 >= -1 ;
1 iv9_eq_22 1 ~iv676_iv676_t >= 1 ;
1 ~iv9_eq_22 1 iv676_iv676_t >= 1 ;
* constraint equals iff
1 iv10_series10_b_0 2 iv10_series10_b_1 4 iv10_series10_b_2 8 iv10_series10_b_3 16 iv10_series10_b_4 23 ~iv10_ge_23 >= 23 ;
-1 iv10_series10_b_0 -2 iv10_series10_b_1 -4 iv10_series10_b_2 -8 iv10_series10_b_3 -16 iv10_series10_b_4 9 iv10_ge_23 >= -22 ;
-1 iv10_ge_23 1 iv10_ge_22 >= 0 ;
1 iv10_ge_22 1 ~iv10_ge_23 2 ~iv10_eq_22 >= 2 ;
-1 iv10_ge_22 -1 ~iv10_ge_23 1 iv10_eq_22 >= -1 ;
1 iv10_eq_22 1 ~iv677_iv677_t >= 1 ;
1 ~iv10_eq_22 1 iv677_iv677_t >= 1 ;
* constraint equals iff
1 iv11_series11_b_0 2 iv11_series11_b_1 4 iv11_series11_b_2 8 iv11_series11_b_3 16 iv11_series11_b_4 23 ~iv11_ge_23 >= 23 ;
-1 iv11_series11_b_0 -2 iv11_series11_b_1 -4 iv11_series11_b_2 -8 iv11_series11_b_3 -16 iv11_series11_b_4 9 iv11_ge_23 >= -22 ;
-1 iv11_ge_23 1 iv11_ge_22 >= 0 ;
1 iv11_ge_22 1 ~iv11_ge_23 2 ~iv11_eq_22 >= 2 ;
-1 iv11_ge_22 -1 ~iv11_ge_23 1 iv11_eq_22 >= -1 ;
1 iv11_eq_22 1 ~iv678_iv678_t >= 1 ;
1 ~iv11_eq_22 1 iv678_iv678_t >= 1 ;
* constraint equals iff
1 iv12_series12_b_0 2 iv12_series12_b_1 4 iv12_series12_b_2 8 iv12_series12_b_3 16 iv12_series12_b_4 23 ~iv12_ge_23 >= 23 ;
-1 iv12_series12_b_0 -2 iv12_series12_b_1 -4 iv12_series12_b_2 -8 iv12_series12_b_3 -16 iv12_series12_b_4 9 iv12_ge_23 >= -22 ;
-1 iv12_ge_23 1 iv12_ge_22 >= 0 ;
1 iv12_ge_22 1 ~iv12_ge_23 2 ~iv12_eq_22 >= 2 ;
-1 iv12_ge_22 -1 ~iv12_ge_23 1 iv12_eq_22 >= -1 ;
1 iv12_eq_22 1 ~iv679_iv679_t >= 1 ;
1 ~iv12_eq_22 1 iv679_iv679_t >= 1 ;
* constraint equals iff
1 iv13_series13_b_0 2 iv13_series13_b_1 4 iv13_series13_b_2 8 iv13_series13_b_3 16 iv13_series13_b_4 23 ~iv13_ge_23 >= 23 ;
-1 iv13_series13_b_0 -2 iv13_series13_b_1 -4 iv13_series13_b_2 -8 iv13_series13_b_3 -16 iv13_series13_b_4 9 iv13_ge_23 >= -22 ;
-1 iv13_ge_23 1 iv13_ge_22 >= 0 ;
1 iv13_ge_22 1 ~iv13_ge_23 2 ~iv13_eq_22 >= 2 ;
-1 iv13_ge_22 -1 ~iv13_ge_23 1 iv13_eq_22 >= -1 ;
1 iv13_eq_22 1 ~iv680_iv680_t >= 1 ;
1 ~iv13_eq_22 1 iv680_iv680_t >= 1 ;
* constraint equals iff
1 iv14_series14_b_0 2 iv14_series14_b_1 4 iv14_series14_b_2 8 iv14_series14_b_3 16 iv14_series14_b_4 23 ~iv14_ge_23 >= 23 ;
-1 iv14_series14_b_0 -2 iv14_series14_b_1 -4 iv14_series14_b_2 -8 iv14_series14_b_3 -16 iv14_series14_b_4 9 iv14_ge_23 >= -22 ;
-1 iv14_ge_23 1 iv14_ge_22 >= 0 ;
1 iv14_ge_22 1 ~iv14_ge_23 2 ~iv14_eq_22 >= 2 ;
-1 iv14_ge_22 -1 ~iv14_ge_23 1 iv14_eq_22 >= -1 ;
1 iv14_eq_22 1 ~iv681_iv681_t >= 1 ;
1 ~iv14_eq_22 1 iv681_iv681_t >= 1 ;
* constraint equals iff
1 iv15_series15_b_0 2 iv15_series15_b_1 4 iv15_series15_b_2 8 iv15_series15_b_3 16 iv15_series15_b_4 23 ~iv15_ge_23 >= 23 ;
-1 iv15_series15_b_0 -2 iv15_series15_b_1 -4 iv15_series15_b_2 -8 iv15_series15_b_3 -16 iv15_series15_b_4 9 iv15_ge_23 >= -22 ;
-1 iv15_ge_23 1 iv15_ge_22 >= 0 ;
1 iv15_ge_22 1 ~iv15_ge_23 2 ~iv15_eq_22 >= 2 ;
-1 iv15_ge_22 -1 ~iv15_ge_23 1 iv15_eq_22 >= -1 ;
1 iv15_eq_22 1 ~iv682_iv682_t >= 1 ;
1 ~iv15_eq_22 1 iv682_iv682_t >= 1 ;
* constraint equals iff
1 iv16_series16_b_0 2 iv16_series16_b_1 4 iv16_series16_b_2 8 iv16_series16_b_3 16 iv16_series16_b_4 23 ~iv16_ge_23 >= 23 ;
-1 iv16_series16_b_0 -2 iv16_series16_b_1 -4 iv16_series16_b_2 -8 iv16_series16_b_3 -16 iv16_series16_b_4 9 iv16_ge_23 >= -22 ;
-1 iv16_ge_23 1 iv16_ge_22 >= 0 ;
1 iv16_ge_22 1 ~iv16_ge_23 2 ~iv16_eq_22 >= 2 ;
-1 iv16_ge_22 -1 ~iv16_ge_23 1 iv16_eq_22 >= -1 ;
1 iv16_eq_22 1 ~iv683_iv683_t >= 1 ;
1 ~iv16_eq_22 1 iv683_iv683_t >= 1 ;
* constraint equals iff
1 iv17_series17_b_0 2 iv17_series17_b_1 4 iv17_series17_b_2 8 iv17_series17_b_3 16 iv17_series17_b_4 23 ~iv17_ge_23 >= 23 ;
-1 iv17_series17_b_0 -2 iv17_series17_b_1 -4 iv17_series17_b_2 -8 iv17_series17_b_3 -16 iv17_series17_b_4 9 iv17_ge_23 >= -22 ;
-1 iv17_ge_23 1 iv17_ge_22 >= 0 ;
1 iv17_ge_22 1 ~iv17_ge_23 2 ~iv17_eq_22 >= 2 ;
-1 iv17_ge_22 -1 ~iv17_ge_23 1 iv17_eq_22 >= -1 ;
1 iv17_eq_22 1 ~iv684_iv684_t >= 1 ;
1 ~iv17_eq_22 1 iv684_iv684_t >= 1 ;
* constraint equals iff
1 iv18_series18_b_0 2 iv18_series18_b_1 4 iv18_series18_b_2 8 iv18_series18_b_3 16 iv18_series18_b_4 23 ~iv18_ge_23 >= 23 ;
-1 iv18_series18_b_0 -2 iv18_series18_b_1 -4 iv18_series18_b_2 -8 iv18_series18_b_3 -16 iv18_series18_b_4 9 iv18_ge_23 >= -22 ;
-1 iv18_ge_23 1 iv18_ge_22 >= 0 ;
1 iv18_ge_22 1 ~iv18_ge_23 2 ~iv18_eq_22 >= 2 ;
-1 iv18_ge_22 -1 ~iv18_ge_23 1 iv18_eq_22 >= -1 ;
1 iv18_eq_22 1 ~iv685_iv685_t >= 1 ;
1 ~iv18_eq_22 1 iv685_iv685_t >= 1 ;
* constraint equals iff
1 iv19_series19_b_0 2 iv19_series19_b_1 4 iv19_series19_b_2 8 iv19_series19_b_3 16 iv19_series19_b_4 23 ~iv19_ge_23 >= 23 ;
-1 iv19_series19_b_0 -2 iv19_series19_b_1 -4 iv19_series19_b_2 -8 iv19_series19_b_3 -16 iv19_series19_b_4 9 iv19_ge_23 >= -22 ;
-1 iv19_ge_23 1 iv19_ge_22 >= 0 ;
1 iv19_ge_22 1 ~iv19_ge_23 2 ~iv19_eq_22 >= 2 ;
-1 iv19_ge_22 -1 ~iv19_ge_23 1 iv19_eq_22 >= -1 ;
1 iv19_eq_22 1 ~iv686_iv686_t >= 1 ;
1 ~iv19_eq_22 1 iv686_iv686_t >= 1 ;
* constraint equals iff
1 iv20_series20_b_0 2 iv20_series20_b_1 4 iv20_series20_b_2 8 iv20_series20_b_3 16 iv20_series20_b_4 23 ~iv20_ge_23 >= 23 ;
-1 iv20_series20_b_0 -2 iv20_series20_b_1 -4 iv20_series20_b_2 -8 iv20_series20_b_3 -16 iv20_series20_b_4 9 iv20_ge_23 >= -22 ;
-1 iv20_ge_23 1 iv20_ge_22 >= 0 ;
1 iv20_ge_22 1 ~iv20_ge_23 2 ~iv20_eq_22 >= 2 ;
-1 iv20_ge_22 -1 ~iv20_ge_23 1 iv20_eq_22 >= -1 ;
1 iv20_eq_22 1 ~iv687_iv687_t >= 1 ;
1 ~iv20_eq_22 1 iv687_iv687_t >= 1 ;
* constraint equals iff
1 iv21_series21_b_0 2 iv21_series21_b_1 4 iv21_series21_b_2 8 iv21_series21_b_3 16 iv21_series21_b_4 23 ~iv21_ge_23 >= 23 ;
-1 iv21_series21_b_0 -2 iv21_series21_b_1 -4 iv21_series21_b_2 -8 iv21_series21_b_3 -16 iv21_series21_b_4 9 iv21_ge_23 >= -22 ;
-1 iv21_ge_23 1 iv21_ge_22 >= 0 ;
1 iv21_ge_22 1 ~iv21_ge_23 2 ~iv21_eq_22 >= 2 ;
-1 iv21_ge_22 -1 ~iv21_ge_23 1 iv21_eq_22 >= -1 ;
1 iv21_eq_22 1 ~iv688_iv688_t >= 1 ;
1 ~iv21_eq_22 1 iv688_iv688_t >= 1 ;
* constraint equals iff
1 iv22_series22_b_0 2 iv22_series22_b_1 4 iv22_series22_b_2 8 iv22_series22_b_3 16 iv22_series22_b_4 23 ~iv22_ge_23 >= 23 ;
-1 iv22_series22_b_0 -2 iv22_series22_b_1 -4 iv22_series22_b_2 -8 iv22_series22_b_3 -16 iv22_series22_b_4 9 iv22_ge_23 >= -22 ;
-1 iv22_ge_23 1 iv22_ge_22 >= 0 ;
1 iv22_ge_22 1 ~iv22_ge_23 2 ~iv22_eq_22 >= 2 ;
-1 iv22_ge_22 -1 ~iv22_ge_23 1 iv22_eq_22 >= -1 ;
1 iv22_eq_22 1 ~iv689_iv689_t >= 1 ;
1 ~iv22_eq_22 1 iv689_iv689_t >= 1 ;
* constraint equals iff
1 iv23_series23_b_0 2 iv23_series23_b_1 4 iv23_series23_b_2 8 iv23_series23_b_3 16 iv23_series23_b_4 23 ~iv23_ge_23 >= 23 ;
-1 iv23_series23_b_0 -2 iv23_series23_b_1 -4 iv23_series23_b_2 -8 iv23_series23_b_3 -16 iv23_series23_b_4 9 iv23_ge_23 >= -22 ;
-1 iv23_ge_23 1 iv23_ge_22 >= 0 ;
1 iv23_ge_22 1 ~iv23_ge_23 2 ~iv23_eq_22 >= 2 ;
-1 iv23_ge_22 -1 ~iv23_ge_23 1 iv23_eq_22 >= -1 ;
1 iv23_eq_22 1 ~iv690_iv690_t >= 1 ;
1 ~iv23_eq_22 1 iv690_iv690_t >= 1 ;
* constraint equals iff
1 iv24_series24_b_0 2 iv24_series24_b_1 4 iv24_series24_b_2 8 iv24_series24_b_3 16 iv24_series24_b_4 23 ~iv24_ge_23 >= 23 ;
-1 iv24_series24_b_0 -2 iv24_series24_b_1 -4 iv24_series24_b_2 -8 iv24_series24_b_3 -16 iv24_series24_b_4 9 iv24_ge_23 >= -22 ;
-1 iv24_ge_23 1 iv24_ge_22 >= 0 ;
1 iv24_ge_22 1 ~iv24_ge_23 2 ~iv24_eq_22 >= 2 ;
-1 iv24_ge_22 -1 ~iv24_ge_23 1 iv24_eq_22 >= -1 ;
1 iv24_eq_22 1 ~iv691_iv691_t >= 1 ;
1 ~iv24_eq_22 1 iv691_iv691_t >= 1 ;
* constraint equals iff
1 iv25_series25_b_0 2 iv25_series25_b_1 4 iv25_series25_b_2 8 iv25_series25_b_3 16 iv25_series25_b_4 23 ~iv25_ge_23 >= 23 ;
-1 iv25_series25_b_0 -2 iv25_series25_b_1 -4 iv25_series25_b_2 -8 iv25_series25_b_3 -16 iv25_series25_b_4 9 iv25_ge_23 >= -22 ;
-1 iv25_ge_23 1 iv25_ge_22 >= 0 ;
1 iv25_ge_22 1 ~iv25_ge_23 2 ~iv25_eq_22 >= 2 ;
-1 iv25_ge_22 -1 ~iv25_ge_23 1 iv25_eq_22 >= -1 ;
1 iv25_eq_22 1 ~iv692_iv692_t >= 1 ;
1 ~iv25_eq_22 1 iv692_iv692_t >= 1 ;
* constraint equals iff
1 iv26_series26_b_0 2 iv26_series26_b_1 4 iv26_series26_b_2 8 iv26_series26_b_3 16 iv26_series26_b_4 23 ~iv26_ge_23 >= 23 ;
-1 iv26_series26_b_0 -2 iv26_series26_b_1 -4 iv26_series26_b_2 -8 iv26_series26_b_3 -16 iv26_series26_b_4 9 iv26_ge_23 >= -22 ;
-1 iv26_ge_23 1 iv26_ge_22 >= 0 ;
1 iv26_ge_22 1 ~iv26_ge_23 2 ~iv26_eq_22 >= 2 ;
-1 iv26_ge_22 -1 ~iv26_ge_23 1 iv26_eq_22 >= -1 ;
1 iv26_eq_22 1 ~iv693_iv693_t >= 1 ;
1 ~iv26_eq_22 1 iv693_iv693_t >= 1 ;
* constraint equals iff
1 iv27_series27_b_0 2 iv27_series27_b_1 4 iv27_series27_b_2 8 iv27_series27_b_3 16 iv27_series27_b_4 23 ~iv27_ge_23 >= 23 ;
-1 iv27_series27_b_0 -2 iv27_series27_b_1 -4 iv27_series27_b_2 -8 iv27_series27_b_3 -16 iv27_series27_b_4 9 iv27_ge_23 >= -22 ;
-1 iv27_ge_23 1 iv27_ge_22 >= 0 ;
1 iv27_ge_22 1 ~iv27_ge_23 2 ~iv27_eq_22 >= 2 ;
-1 iv27_ge_22 -1 ~iv27_ge_23 1 iv27_eq_22 >= -1 ;
1 iv27_eq_22 1 ~iv694_iv694_t >= 1 ;
1 ~iv27_eq_22 1 iv694_iv694_t >= 1 ;
* constraint equals iff
1 iv28_series28_b_0 2 iv28_series28_b_1 4 iv28_series28_b_2 8 iv28_series28_b_3 16 iv28_series28_b_4 23 ~iv28_ge_23 >= 23 ;
-1 iv28_series28_b_0 -2 iv28_series28_b_1 -4 iv28_series28_b_2 -8 iv28_series28_b_3 -16 iv28_series28_b_4 9 iv28_ge_23 >= -22 ;
-1 iv28_ge_23 1 iv28_ge_22 >= 0 ;
1 iv28_ge_22 1 ~iv28_ge_23 2 ~iv28_eq_22 >= 2 ;
-1 iv28_ge_22 -1 ~iv28_ge_23 1 iv28_eq_22 >= -1 ;
1 iv28_eq_22 1 ~iv695_iv695_t >= 1 ;
1 ~iv28_eq_22 1 iv695_iv695_t >= 1 ;
* constraint linear equality
* linear eq -1*varidx 22 1*varidx 667 1*varidx 668 1*varidx 669 1*varidx 670 1*varidx 671 1*varidx 672 1*varidx 673 1*varidx 674 1*varidx 675 1*varidx 676 1*varidx 677 1*varidx 678 1*varidx 679 1*varidx 680 1*varidx 681 1*varidx 682 1*varidx 683 1*varidx 684 1*varidx 685 1*varidx 686 1*varidx 687 1*varidx 688 1*varidx 689 1*varidx 690 1*varidx 691 1*varidx 692 1*varidx 693 1*varidx 694 1*varidx 695 <= 0
-1 iv22_series22_b_0 -2 iv22_series22_b_1 -4 iv22_series22_b_2 -8 iv22_series22_b_3 -16 iv22_series22_b_4 1 iv667_iv667_t 1 iv668_iv668_t 1 iv669_iv669_t 1 iv670_iv670_t 1 iv671_iv671_t 1 iv672_iv672_t 1 iv673_iv673_t 1 iv674_iv674_t 1 iv675_iv675_t 1 iv676_iv676_t 1 iv677_iv677_t 1 iv678_iv678_t 1 iv679_iv679_t 1 iv680_iv680_t 1 iv681_iv681_t 1 iv682_iv682_t 1 iv683_iv683_t 1 iv684_iv684_t 1 iv685_iv685_t 1 iv686_iv686_t 1 iv687_iv687_t 1 iv688_iv688_t 1 iv689_iv689_t 1 iv690_iv690_t 1 iv691_iv691_t 1 iv692_iv692_t 1 iv693_iv693_t 1 iv694_iv694_t 1 iv695_iv695_t >= 0 ;
1 iv22_series22_b_0 2 iv22_series22_b_1 4 iv22_series22_b_2 8 iv22_series22_b_3 16 iv22_series22_b_4 -1 iv667_iv667_t -1 iv668_iv668_t -1 iv669_iv669_t -1 iv670_iv670_t -1 iv671_iv671_t -1 iv672_iv672_t -1 iv673_iv673_t -1 iv674_iv674_t -1 iv675_iv675_t -1 iv676_iv676_t -1 iv677_iv677_t -1 iv678_iv678_t -1 iv679_iv679_t -1 iv680_iv680_t -1 iv681_iv681_t -1 iv682_iv682_t -1 iv683_iv683_t -1 iv684_iv684_t -1 iv685_iv685_t -1 iv686_iv686_t -1 iv687_iv687_t -1 iv688_iv688_t -1 iv689_iv689_t -1 iv690_iv690_t -1 iv691_iv691_t -1 iv692_iv692_t -1 iv693_iv693_t -1 iv694_iv694_t -1 iv695_iv695_t >= 0 ;
* constraint equals iff
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 8 iv0_series0_b_3 16 iv0_series0_b_4 24 ~iv0_ge_24 >= 24 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 -8 iv0_series0_b_3 -16 iv0_series0_b_4 8 iv0_ge_24 >= -23 ;
-1 iv0_ge_24 1 iv0_ge_23 >= 0 ;
1 iv0_ge_23 1 ~iv0_ge_24 2 ~iv0_eq_23 >= 2 ;
-1 iv0_ge_23 -1 ~iv0_ge_24 1 iv0_eq_23 >= -1 ;
1 iv0_eq_23 1 ~iv696_iv696_t >= 1 ;
1 ~iv0_eq_23 1 iv696_iv696_t >= 1 ;
* constraint equals iff
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 8 iv1_series1_b_3 16 iv1_series1_b_4 24 ~iv1_ge_24 >= 24 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 -8 iv1_series1_b_3 -16 iv1_series1_b_4 8 iv1_ge_24 >= -23 ;
-1 iv1_ge_24 1 iv1_ge_23 >= 0 ;
1 iv1_ge_23 1 ~iv1_ge_24 2 ~iv1_eq_23 >= 2 ;
-1 iv1_ge_23 -1 ~iv1_ge_24 1 iv1_eq_23 >= -1 ;
1 iv1_eq_23 1 ~iv697_iv697_t >= 1 ;
1 ~iv1_eq_23 1 iv697_iv697_t >= 1 ;
* constraint equals iff
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 8 iv2_series2_b_3 16 iv2_series2_b_4 24 ~iv2_ge_24 >= 24 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 -8 iv2_series2_b_3 -16 iv2_series2_b_4 8 iv2_ge_24 >= -23 ;
-1 iv2_ge_24 1 iv2_ge_23 >= 0 ;
1 iv2_ge_23 1 ~iv2_ge_24 2 ~iv2_eq_23 >= 2 ;
-1 iv2_ge_23 -1 ~iv2_ge_24 1 iv2_eq_23 >= -1 ;
1 iv2_eq_23 1 ~iv698_iv698_t >= 1 ;
1 ~iv2_eq_23 1 iv698_iv698_t >= 1 ;
* constraint equals iff
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 8 iv3_series3_b_3 16 iv3_series3_b_4 24 ~iv3_ge_24 >= 24 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 -8 iv3_series3_b_3 -16 iv3_series3_b_4 8 iv3_ge_24 >= -23 ;
-1 iv3_ge_24 1 iv3_ge_23 >= 0 ;
1 iv3_ge_23 1 ~iv3_ge_24 2 ~iv3_eq_23 >= 2 ;
-1 iv3_ge_23 -1 ~iv3_ge_24 1 iv3_eq_23 >= -1 ;
1 iv3_eq_23 1 ~iv699_iv699_t >= 1 ;
1 ~iv3_eq_23 1 iv699_iv699_t >= 1 ;
* constraint equals iff
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 8 iv4_series4_b_3 16 iv4_series4_b_4 24 ~iv4_ge_24 >= 24 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 -8 iv4_series4_b_3 -16 iv4_series4_b_4 8 iv4_ge_24 >= -23 ;
-1 iv4_ge_24 1 iv4_ge_23 >= 0 ;
1 iv4_ge_23 1 ~iv4_ge_24 2 ~iv4_eq_23 >= 2 ;
-1 iv4_ge_23 -1 ~iv4_ge_24 1 iv4_eq_23 >= -1 ;
1 iv4_eq_23 1 ~iv700_iv700_t >= 1 ;
1 ~iv4_eq_23 1 iv700_iv700_t >= 1 ;
* constraint equals iff
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 8 iv5_series5_b_3 16 iv5_series5_b_4 24 ~iv5_ge_24 >= 24 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 -8 iv5_series5_b_3 -16 iv5_series5_b_4 8 iv5_ge_24 >= -23 ;
-1 iv5_ge_24 1 iv5_ge_23 >= 0 ;
1 iv5_ge_23 1 ~iv5_ge_24 2 ~iv5_eq_23 >= 2 ;
-1 iv5_ge_23 -1 ~iv5_ge_24 1 iv5_eq_23 >= -1 ;
1 iv5_eq_23 1 ~iv701_iv701_t >= 1 ;
1 ~iv5_eq_23 1 iv701_iv701_t >= 1 ;
* constraint equals iff
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 8 iv6_series6_b_3 16 iv6_series6_b_4 24 ~iv6_ge_24 >= 24 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 -8 iv6_series6_b_3 -16 iv6_series6_b_4 8 iv6_ge_24 >= -23 ;
-1 iv6_ge_24 1 iv6_ge_23 >= 0 ;
1 iv6_ge_23 1 ~iv6_ge_24 2 ~iv6_eq_23 >= 2 ;
-1 iv6_ge_23 -1 ~iv6_ge_24 1 iv6_eq_23 >= -1 ;
1 iv6_eq_23 1 ~iv702_iv702_t >= 1 ;
1 ~iv6_eq_23 1 iv702_iv702_t >= 1 ;
* constraint equals iff
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 8 iv7_series7_b_3 16 iv7_series7_b_4 24 ~iv7_ge_24 >= 24 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 -8 iv7_series7_b_3 -16 iv7_series7_b_4 8 iv7_ge_24 >= -23 ;
-1 iv7_ge_24 1 iv7_ge_23 >= 0 ;
1 iv7_ge_23 1 ~iv7_ge_24 2 ~iv7_eq_23 >= 2 ;
-1 iv7_ge_23 -1 ~iv7_ge_24 1 iv7_eq_23 >= -1 ;
1 iv7_eq_23 1 ~iv703_iv703_t >= 1 ;
1 ~iv7_eq_23 1 iv703_iv703_t >= 1 ;
* constraint equals iff
1 iv8_series8_b_0 2 iv8_series8_b_1 4 iv8_series8_b_2 8 iv8_series8_b_3 16 iv8_series8_b_4 24 ~iv8_ge_24 >= 24 ;
-1 iv8_series8_b_0 -2 iv8_series8_b_1 -4 iv8_series8_b_2 -8 iv8_series8_b_3 -16 iv8_series8_b_4 8 iv8_ge_24 >= -23 ;
-1 iv8_ge_24 1 iv8_ge_23 >= 0 ;
1 iv8_ge_23 1 ~iv8_ge_24 2 ~iv8_eq_23 >= 2 ;
-1 iv8_ge_23 -1 ~iv8_ge_24 1 iv8_eq_23 >= -1 ;
1 iv8_eq_23 1 ~iv704_iv704_t >= 1 ;
1 ~iv8_eq_23 1 iv704_iv704_t >= 1 ;
* constraint equals iff
1 iv9_series9_b_0 2 iv9_series9_b_1 4 iv9_series9_b_2 8 iv9_series9_b_3 16 iv9_series9_b_4 24 ~iv9_ge_24 >= 24 ;
-1 iv9_series9_b_0 -2 iv9_series9_b_1 -4 iv9_series9_b_2 -8 iv9_series9_b_3 -16 iv9_series9_b_4 8 iv9_ge_24 >= -23 ;
-1 iv9_ge_24 1 iv9_ge_23 >= 0 ;
1 iv9_ge_23 1 ~iv9_ge_24 2 ~iv9_eq_23 >= 2 ;
-1 iv9_ge_23 -1 ~iv9_ge_24 1 iv9_eq_23 >= -1 ;
1 iv9_eq_23 1 ~iv705_iv705_t >= 1 ;
1 ~iv9_eq_23 1 iv705_iv705_t >= 1 ;
* constraint equals iff
1 iv10_series10_b_0 2 iv10_series10_b_1 4 iv10_series10_b_2 8 iv10_series10_b_3 16 iv10_series10_b_4 24 ~iv10_ge_24 >= 24 ;
-1 iv10_series10_b_0 -2 iv10_series10_b_1 -4 iv10_series10_b_2 -8 iv10_series10_b_3 -16 iv10_series10_b_4 8 iv10_ge_24 >= -23 ;
-1 iv10_ge_24 1 iv10_ge_23 >= 0 ;
1 iv10_ge_23 1 ~iv10_ge_24 2 ~iv10_eq_23 >= 2 ;
-1 iv10_ge_23 -1 ~iv10_ge_24 1 iv10_eq_23 >= -1 ;
1 iv10_eq_23 1 ~iv706_iv706_t >= 1 ;
1 ~iv10_eq_23 1 iv706_iv706_t >= 1 ;
* constraint equals iff
1 iv11_series11_b_0 2 iv11_series11_b_1 4 iv11_series11_b_2 8 iv11_series11_b_3 16 iv11_series11_b_4 24 ~iv11_ge_24 >= 24 ;
-1 iv11_series11_b_0 -2 iv11_series11_b_1 -4 iv11_series11_b_2 -8 iv11_series11_b_3 -16 iv11_series11_b_4 8 iv11_ge_24 >= -23 ;
-1 iv11_ge_24 1 iv11_ge_23 >= 0 ;
1 iv11_ge_23 1 ~iv11_ge_24 2 ~iv11_eq_23 >= 2 ;
-1 iv11_ge_23 -1 ~iv11_ge_24 1 iv11_eq_23 >= -1 ;
1 iv11_eq_23 1 ~iv707_iv707_t >= 1 ;
1 ~iv11_eq_23 1 iv707_iv707_t >= 1 ;
* constraint equals iff
1 iv12_series12_b_0 2 iv12_series12_b_1 4 iv12_series12_b_2 8 iv12_series12_b_3 16 iv12_series12_b_4 24 ~iv12_ge_24 >= 24 ;
-1 iv12_series12_b_0 -2 iv12_series12_b_1 -4 iv12_series12_b_2 -8 iv12_series12_b_3 -16 iv12_series12_b_4 8 iv12_ge_24 >= -23 ;
-1 iv12_ge_24 1 iv12_ge_23 >= 0 ;
1 iv12_ge_23 1 ~iv12_ge_24 2 ~iv12_eq_23 >= 2 ;
-1 iv12_ge_23 -1 ~iv12_ge_24 1 iv12_eq_23 >= -1 ;
1 iv12_eq_23 1 ~iv708_iv708_t >= 1 ;
1 ~iv12_eq_23 1 iv708_iv708_t >= 1 ;
* constraint equals iff
1 iv13_series13_b_0 2 iv13_series13_b_1 4 iv13_series13_b_2 8 iv13_series13_b_3 16 iv13_series13_b_4 24 ~iv13_ge_24 >= 24 ;
-1 iv13_series13_b_0 -2 iv13_series13_b_1 -4 iv13_series13_b_2 -8 iv13_series13_b_3 -16 iv13_series13_b_4 8 iv13_ge_24 >= -23 ;
-1 iv13_ge_24 1 iv13_ge_23 >= 0 ;
1 iv13_ge_23 1 ~iv13_ge_24 2 ~iv13_eq_23 >= 2 ;
-1 iv13_ge_23 -1 ~iv13_ge_24 1 iv13_eq_23 >= -1 ;
1 iv13_eq_23 1 ~iv709_iv709_t >= 1 ;
1 ~iv13_eq_23 1 iv709_iv709_t >= 1 ;
* constraint equals iff
1 iv14_series14_b_0 2 iv14_series14_b_1 4 iv14_series14_b_2 8 iv14_series14_b_3 16 iv14_series14_b_4 24 ~iv14_ge_24 >= 24 ;
-1 iv14_series14_b_0 -2 iv14_series14_b_1 -4 iv14_series14_b_2 -8 iv14_series14_b_3 -16 iv14_series14_b_4 8 iv14_ge_24 >= -23 ;
-1 iv14_ge_24 1 iv14_ge_23 >= 0 ;
1 iv14_ge_23 1 ~iv14_ge_24 2 ~iv14_eq_23 >= 2 ;
-1 iv14_ge_23 -1 ~iv14_ge_24 1 iv14_eq_23 >= -1 ;
1 iv14_eq_23 1 ~iv710_iv710_t >= 1 ;
1 ~iv14_eq_23 1 iv710_iv710_t >= 1 ;
* constraint equals iff
1 iv15_series15_b_0 2 iv15_series15_b_1 4 iv15_series15_b_2 8 iv15_series15_b_3 16 iv15_series15_b_4 24 ~iv15_ge_24 >= 24 ;
-1 iv15_series15_b_0 -2 iv15_series15_b_1 -4 iv15_series15_b_2 -8 iv15_series15_b_3 -16 iv15_series15_b_4 8 iv15_ge_24 >= -23 ;
-1 iv15_ge_24 1 iv15_ge_23 >= 0 ;
1 iv15_ge_23 1 ~iv15_ge_24 2 ~iv15_eq_23 >= 2 ;
-1 iv15_ge_23 -1 ~iv15_ge_24 1 iv15_eq_23 >= -1 ;
1 iv15_eq_23 1 ~iv711_iv711_t >= 1 ;
1 ~iv15_eq_23 1 iv711_iv711_t >= 1 ;
* constraint equals iff
1 iv16_series16_b_0 2 iv16_series16_b_1 4 iv16_series16_b_2 8 iv16_series16_b_3 16 iv16_series16_b_4 24 ~iv16_ge_24 >= 24 ;
-1 iv16_series16_b_0 -2 iv16_series16_b_1 -4 iv16_series16_b_2 -8 iv16_series16_b_3 -16 iv16_series16_b_4 8 iv16_ge_24 >= -23 ;
-1 iv16_ge_24 1 iv16_ge_23 >= 0 ;
1 iv16_ge_23 1 ~iv16_ge_24 2 ~iv16_eq_23 >= 2 ;
-1 iv16_ge_23 -1 ~iv16_ge_24 1 iv16_eq_23 >= -1 ;
1 iv16_eq_23 1 ~iv712_iv712_t >= 1 ;
1 ~iv16_eq_23 1 iv712_iv712_t >= 1 ;
* constraint equals iff
1 iv17_series17_b_0 2 iv17_series17_b_1 4 iv17_series17_b_2 8 iv17_series17_b_3 16 iv17_series17_b_4 24 ~iv17_ge_24 >= 24 ;
-1 iv17_series17_b_0 -2 iv17_series17_b_1 -4 iv17_series17_b_2 -8 iv17_series17_b_3 -16 iv17_series17_b_4 8 iv17_ge_24 >= -23 ;
-1 iv17_ge_24 1 iv17_ge_23 >= 0 ;
1 iv17_ge_23 1 ~iv17_ge_24 2 ~iv17_eq_23 >= 2 ;
-1 iv17_ge_23 -1 ~iv17_ge_24 1 iv17_eq_23 >= -1 ;
1 iv17_eq_23 1 ~iv713_iv713_t >= 1 ;
1 ~iv17_eq_23 1 iv713_iv713_t >= 1 ;
* constraint equals iff
1 iv18_series18_b_0 2 iv18_series18_b_1 4 iv18_series18_b_2 8 iv18_series18_b_3 16 iv18_series18_b_4 24 ~iv18_ge_24 >= 24 ;
-1 iv18_series18_b_0 -2 iv18_series18_b_1 -4 iv18_series18_b_2 -8 iv18_series18_b_3 -16 iv18_series18_b_4 8 iv18_ge_24 >= -23 ;
-1 iv18_ge_24 1 iv18_ge_23 >= 0 ;
1 iv18_ge_23 1 ~iv18_ge_24 2 ~iv18_eq_23 >= 2 ;
-1 iv18_ge_23 -1 ~iv18_ge_24 1 iv18_eq_23 >= -1 ;
1 iv18_eq_23 1 ~iv714_iv714_t >= 1 ;
1 ~iv18_eq_23 1 iv714_iv714_t >= 1 ;
* constraint equals iff
1 iv19_series19_b_0 2 iv19_series19_b_1 4 iv19_series19_b_2 8 iv19_series19_b_3 16 iv19_series19_b_4 24 ~iv19_ge_24 >= 24 ;
-1 iv19_series19_b_0 -2 iv19_series19_b_1 -4 iv19_series19_b_2 -8 iv19_series19_b_3 -16 iv19_series19_b_4 8 iv19_ge_24 >= -23 ;
-1 iv19_ge_24 1 iv19_ge_23 >= 0 ;
1 iv19_ge_23 1 ~iv19_ge_24 2 ~iv19_eq_23 >= 2 ;
-1 iv19_ge_23 -1 ~iv19_ge_24 1 iv19_eq_23 >= -1 ;
1 iv19_eq_23 1 ~iv715_iv715_t >= 1 ;
1 ~iv19_eq_23 1 iv715_iv715_t >= 1 ;
* constraint equals iff
1 iv20_series20_b_0 2 iv20_series20_b_1 4 iv20_series20_b_2 8 iv20_series20_b_3 16 iv20_series20_b_4 24 ~iv20_ge_24 >= 24 ;
-1 iv20_series20_b_0 -2 iv20_series20_b_1 -4 iv20_series20_b_2 -8 iv20_series20_b_3 -16 iv20_series20_b_4 8 iv20_ge_24 >= -23 ;
-1 iv20_ge_24 1 iv20_ge_23 >= 0 ;
1 iv20_ge_23 1 ~iv20_ge_24 2 ~iv20_eq_23 >= 2 ;
-1 iv20_ge_23 -1 ~iv20_ge_24 1 iv20_eq_23 >= -1 ;
1 iv20_eq_23 1 ~iv716_iv716_t >= 1 ;
1 ~iv20_eq_23 1 iv716_iv716_t >= 1 ;
* constraint equals iff
1 iv21_series21_b_0 2 iv21_series21_b_1 4 iv21_series21_b_2 8 iv21_series21_b_3 16 iv21_series21_b_4 24 ~iv21_ge_24 >= 24 ;
-1 iv21_series21_b_0 -2 iv21_series21_b_1 -4 iv21_series21_b_2 -8 iv21_series21_b_3 -16 iv21_series21_b_4 8 iv21_ge_24 >= -23 ;
-1 iv21_ge_24 1 iv21_ge_23 >= 0 ;
1 iv21_ge_23 1 ~iv21_ge_24 2 ~iv21_eq_23 >= 2 ;
-1 iv21_ge_23 -1 ~iv21_ge_24 1 iv21_eq_23 >= -1 ;
1 iv21_eq_23 1 ~iv717_iv717_t >= 1 ;
1 ~iv21_eq_23 1 iv717_iv717_t >= 1 ;
* constraint equals iff
1 iv22_series22_b_0 2 iv22_series22_b_1 4 iv22_series22_b_2 8 iv22_series22_b_3 16 iv22_series22_b_4 24 ~iv22_ge_24 >= 24 ;
-1 iv22_series22_b_0 -2 iv22_series22_b_1 -4 iv22_series22_b_2 -8 iv22_series22_b_3 -16 iv22_series22_b_4 8 iv22_ge_24 >= -23 ;
-1 iv22_ge_24 1 iv22_ge_23 >= 0 ;
1 iv22_ge_23 1 ~iv22_ge_24 2 ~iv22_eq_23 >= 2 ;
-1 iv22_ge_23 -1 ~iv22_ge_24 1 iv22_eq_23 >= -1 ;
1 iv22_eq_23 1 ~iv718_iv718_t >= 1 ;
1 ~iv22_eq_23 1 iv718_iv718_t >= 1 ;
* constraint equals iff
1 iv23_series23_b_0 2 iv23_series23_b_1 4 iv23_series23_b_2 8 iv23_series23_b_3 16 iv23_series23_b_4 24 ~iv23_ge_24 >= 24 ;
-1 iv23_series23_b_0 -2 iv23_series23_b_1 -4 iv23_series23_b_2 -8 iv23_series23_b_3 -16 iv23_series23_b_4 8 iv23_ge_24 >= -23 ;
-1 iv23_ge_24 1 iv23_ge_23 >= 0 ;
1 iv23_ge_23 1 ~iv23_ge_24 2 ~iv23_eq_23 >= 2 ;
-1 iv23_ge_23 -1 ~iv23_ge_24 1 iv23_eq_23 >= -1 ;
1 iv23_eq_23 1 ~iv719_iv719_t >= 1 ;
1 ~iv23_eq_23 1 iv719_iv719_t >= 1 ;
* constraint equals iff
1 iv24_series24_b_0 2 iv24_series24_b_1 4 iv24_series24_b_2 8 iv24_series24_b_3 16 iv24_series24_b_4 24 ~iv24_ge_24 >= 24 ;
-1 iv24_series24_b_0 -2 iv24_series24_b_1 -4 iv24_series24_b_2 -8 iv24_series24_b_3 -16 iv24_series24_b_4 8 iv24_ge_24 >= -23 ;
-1 iv24_ge_24 1 iv24_ge_23 >= 0 ;
1 iv24_ge_23 1 ~iv24_ge_24 2 ~iv24_eq_23 >= 2 ;
-1 iv24_ge_23 -1 ~iv24_ge_24 1 iv24_eq_23 >= -1 ;
1 iv24_eq_23 1 ~iv720_iv720_t >= 1 ;
1 ~iv24_eq_23 1 iv720_iv720_t >= 1 ;
* constraint equals iff
1 iv25_series25_b_0 2 iv25_series25_b_1 4 iv25_series25_b_2 8 iv25_series25_b_3 16 iv25_series25_b_4 24 ~iv25_ge_24 >= 24 ;
-1 iv25_series25_b_0 -2 iv25_series25_b_1 -4 iv25_series25_b_2 -8 iv25_series25_b_3 -16 iv25_series25_b_4 8 iv25_ge_24 >= -23 ;
-1 iv25_ge_24 1 iv25_ge_23 >= 0 ;
1 iv25_ge_23 1 ~iv25_ge_24 2 ~iv25_eq_23 >= 2 ;
-1 iv25_ge_23 -1 ~iv25_ge_24 1 iv25_eq_23 >= -1 ;
1 iv25_eq_23 1 ~iv721_iv721_t >= 1 ;
1 ~iv25_eq_23 1 iv721_iv721_t >= 1 ;
* constraint equals iff
1 iv26_series26_b_0 2 iv26_series26_b_1 4 iv26_series26_b_2 8 iv26_series26_b_3 16 iv26_series26_b_4 24 ~iv26_ge_24 >= 24 ;
-1 iv26_series26_b_0 -2 iv26_series26_b_1 -4 iv26_series26_b_2 -8 iv26_series26_b_3 -16 iv26_series26_b_4 8 iv26_ge_24 >= -23 ;
-1 iv26_ge_24 1 iv26_ge_23 >= 0 ;
1 iv26_ge_23 1 ~iv26_ge_24 2 ~iv26_eq_23 >= 2 ;
-1 iv26_ge_23 -1 ~iv26_ge_24 1 iv26_eq_23 >= -1 ;
1 iv26_eq_23 1 ~iv722_iv722_t >= 1 ;
1 ~iv26_eq_23 1 iv722_iv722_t >= 1 ;
* constraint equals iff
1 iv27_series27_b_0 2 iv27_series27_b_1 4 iv27_series27_b_2 8 iv27_series27_b_3 16 iv27_series27_b_4 24 ~iv27_ge_24 >= 24 ;
-1 iv27_series27_b_0 -2 iv27_series27_b_1 -4 iv27_series27_b_2 -8 iv27_series27_b_3 -16 iv27_series27_b_4 8 iv27_ge_24 >= -23 ;
-1 iv27_ge_24 1 iv27_ge_23 >= 0 ;
1 iv27_ge_23 1 ~iv27_ge_24 2 ~iv27_eq_23 >= 2 ;
-1 iv27_ge_23 -1 ~iv27_ge_24 1 iv27_eq_23 >= -1 ;
1 iv27_eq_23 1 ~iv723_iv723_t >= 1 ;
1 ~iv27_eq_23 1 iv723_iv723_t >= 1 ;
* constraint equals iff
1 iv28_series28_b_0 2 iv28_series28_b_1 4 iv28_series28_b_2 8 iv28_series28_b_3 16 iv28_series28_b_4 24 ~iv28_ge_24 >= 24 ;
-1 iv28_series28_b_0 -2 iv28_series28_b_1 -4 iv28_series28_b_2 -8 iv28_series28_b_3 -16 iv28_series28_b_4 8 iv28_ge_24 >= -23 ;
-1 iv28_ge_24 1 iv28_ge_23 >= 0 ;
1 iv28_ge_23 1 ~iv28_ge_24 2 ~iv28_eq_23 >= 2 ;
-1 iv28_ge_23 -1 ~iv28_ge_24 1 iv28_eq_23 >= -1 ;
1 iv28_eq_23 1 ~iv724_iv724_t >= 1 ;
1 ~iv28_eq_23 1 iv724_iv724_t >= 1 ;
* constraint linear equality
* linear eq -1*varidx 23 1*varidx 696 1*varidx 697 1*varidx 698 1*varidx 699 1*varidx 700 1*varidx 701 1*varidx 702 1*varidx 703 1*varidx 704 1*varidx 705 1*varidx 706 1*varidx 707 1*varidx 708 1*varidx 709 1*varidx 710 1*varidx 711 1*varidx 712 1*varidx 713 1*varidx 714 1*varidx 715 1*varidx 716 1*varidx 717 1*varidx 718 1*varidx 719 1*varidx 720 1*varidx 721 1*varidx 722 1*varidx 723 1*varidx 724 <= 0
-1 iv23_series23_b_0 -2 iv23_series23_b_1 -4 iv23_series23_b_2 -8 iv23_series23_b_3 -16 iv23_series23_b_4 1 iv696_iv696_t 1 iv697_iv697_t 1 iv698_iv698_t 1 iv699_iv699_t 1 iv700_iv700_t 1 iv701_iv701_t 1 iv702_iv702_t 1 iv703_iv703_t 1 iv704_iv704_t 1 iv705_iv705_t 1 iv706_iv706_t 1 iv707_iv707_t 1 iv708_iv708_t 1 iv709_iv709_t 1 iv710_iv710_t 1 iv711_iv711_t 1 iv712_iv712_t 1 iv713_iv713_t 1 iv714_iv714_t 1 iv715_iv715_t 1 iv716_iv716_t 1 iv717_iv717_t 1 iv718_iv718_t 1 iv719_iv719_t 1 iv720_iv720_t 1 iv721_iv721_t 1 iv722_iv722_t 1 iv723_iv723_t 1 iv724_iv724_t >= 0 ;
1 iv23_series23_b_0 2 iv23_series23_b_1 4 iv23_series23_b_2 8 iv23_series23_b_3 16 iv23_series23_b_4 -1 iv696_iv696_t -1 iv697_iv697_t -1 iv698_iv698_t -1 iv699_iv699_t -1 iv700_iv700_t -1 iv701_iv701_t -1 iv702_iv702_t -1 iv703_iv703_t -1 iv704_iv704_t -1 iv705_iv705_t -1 iv706_iv706_t -1 iv707_iv707_t -1 iv708_iv708_t -1 iv709_iv709_t -1 iv710_iv710_t -1 iv711_iv711_t -1 iv712_iv712_t -1 iv713_iv713_t -1 iv714_iv714_t -1 iv715_iv715_t -1 iv716_iv716_t -1 iv717_iv717_t -1 iv718_iv718_t -1 iv719_iv719_t -1 iv720_iv720_t -1 iv721_iv721_t -1 iv722_iv722_t -1 iv723_iv723_t -1 iv724_iv724_t >= 0 ;
* constraint equals iff
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 8 iv0_series0_b_3 16 iv0_series0_b_4 25 ~iv0_ge_25 >= 25 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 -8 iv0_series0_b_3 -16 iv0_series0_b_4 7 iv0_ge_25 >= -24 ;
-1 iv0_ge_25 1 iv0_ge_24 >= 0 ;
1 iv0_ge_24 1 ~iv0_ge_25 2 ~iv0_eq_24 >= 2 ;
-1 iv0_ge_24 -1 ~iv0_ge_25 1 iv0_eq_24 >= -1 ;
1 iv0_eq_24 1 ~iv725_iv725_t >= 1 ;
1 ~iv0_eq_24 1 iv725_iv725_t >= 1 ;
* constraint equals iff
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 8 iv1_series1_b_3 16 iv1_series1_b_4 25 ~iv1_ge_25 >= 25 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 -8 iv1_series1_b_3 -16 iv1_series1_b_4 7 iv1_ge_25 >= -24 ;
-1 iv1_ge_25 1 iv1_ge_24 >= 0 ;
1 iv1_ge_24 1 ~iv1_ge_25 2 ~iv1_eq_24 >= 2 ;
-1 iv1_ge_24 -1 ~iv1_ge_25 1 iv1_eq_24 >= -1 ;
1 iv1_eq_24 1 ~iv726_iv726_t >= 1 ;
1 ~iv1_eq_24 1 iv726_iv726_t >= 1 ;
* constraint equals iff
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 8 iv2_series2_b_3 16 iv2_series2_b_4 25 ~iv2_ge_25 >= 25 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 -8 iv2_series2_b_3 -16 iv2_series2_b_4 7 iv2_ge_25 >= -24 ;
-1 iv2_ge_25 1 iv2_ge_24 >= 0 ;
1 iv2_ge_24 1 ~iv2_ge_25 2 ~iv2_eq_24 >= 2 ;
-1 iv2_ge_24 -1 ~iv2_ge_25 1 iv2_eq_24 >= -1 ;
1 iv2_eq_24 1 ~iv727_iv727_t >= 1 ;
1 ~iv2_eq_24 1 iv727_iv727_t >= 1 ;
* constraint equals iff
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 8 iv3_series3_b_3 16 iv3_series3_b_4 25 ~iv3_ge_25 >= 25 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 -8 iv3_series3_b_3 -16 iv3_series3_b_4 7 iv3_ge_25 >= -24 ;
-1 iv3_ge_25 1 iv3_ge_24 >= 0 ;
1 iv3_ge_24 1 ~iv3_ge_25 2 ~iv3_eq_24 >= 2 ;
-1 iv3_ge_24 -1 ~iv3_ge_25 1 iv3_eq_24 >= -1 ;
1 iv3_eq_24 1 ~iv728_iv728_t >= 1 ;
1 ~iv3_eq_24 1 iv728_iv728_t >= 1 ;
* constraint equals iff
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 8 iv4_series4_b_3 16 iv4_series4_b_4 25 ~iv4_ge_25 >= 25 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 -8 iv4_series4_b_3 -16 iv4_series4_b_4 7 iv4_ge_25 >= -24 ;
-1 iv4_ge_25 1 iv4_ge_24 >= 0 ;
1 iv4_ge_24 1 ~iv4_ge_25 2 ~iv4_eq_24 >= 2 ;
-1 iv4_ge_24 -1 ~iv4_ge_25 1 iv4_eq_24 >= -1 ;
1 iv4_eq_24 1 ~iv729_iv729_t >= 1 ;
1 ~iv4_eq_24 1 iv729_iv729_t >= 1 ;
* constraint equals iff
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 8 iv5_series5_b_3 16 iv5_series5_b_4 25 ~iv5_ge_25 >= 25 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 -8 iv5_series5_b_3 -16 iv5_series5_b_4 7 iv5_ge_25 >= -24 ;
-1 iv5_ge_25 1 iv5_ge_24 >= 0 ;
1 iv5_ge_24 1 ~iv5_ge_25 2 ~iv5_eq_24 >= 2 ;
-1 iv5_ge_24 -1 ~iv5_ge_25 1 iv5_eq_24 >= -1 ;
1 iv5_eq_24 1 ~iv730_iv730_t >= 1 ;
1 ~iv5_eq_24 1 iv730_iv730_t >= 1 ;
* constraint equals iff
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 8 iv6_series6_b_3 16 iv6_series6_b_4 25 ~iv6_ge_25 >= 25 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 -8 iv6_series6_b_3 -16 iv6_series6_b_4 7 iv6_ge_25 >= -24 ;
-1 iv6_ge_25 1 iv6_ge_24 >= 0 ;
1 iv6_ge_24 1 ~iv6_ge_25 2 ~iv6_eq_24 >= 2 ;
-1 iv6_ge_24 -1 ~iv6_ge_25 1 iv6_eq_24 >= -1 ;
1 iv6_eq_24 1 ~iv731_iv731_t >= 1 ;
1 ~iv6_eq_24 1 iv731_iv731_t >= 1 ;
* constraint equals iff
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 8 iv7_series7_b_3 16 iv7_series7_b_4 25 ~iv7_ge_25 >= 25 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 -8 iv7_series7_b_3 -16 iv7_series7_b_4 7 iv7_ge_25 >= -24 ;
-1 iv7_ge_25 1 iv7_ge_24 >= 0 ;
1 iv7_ge_24 1 ~iv7_ge_25 2 ~iv7_eq_24 >= 2 ;
-1 iv7_ge_24 -1 ~iv7_ge_25 1 iv7_eq_24 >= -1 ;
1 iv7_eq_24 1 ~iv732_iv732_t >= 1 ;
1 ~iv7_eq_24 1 iv732_iv732_t >= 1 ;
* constraint equals iff
1 iv8_series8_b_0 2 iv8_series8_b_1 4 iv8_series8_b_2 8 iv8_series8_b_3 16 iv8_series8_b_4 25 ~iv8_ge_25 >= 25 ;
-1 iv8_series8_b_0 -2 iv8_series8_b_1 -4 iv8_series8_b_2 -8 iv8_series8_b_3 -16 iv8_series8_b_4 7 iv8_ge_25 >= -24 ;
-1 iv8_ge_25 1 iv8_ge_24 >= 0 ;
1 iv8_ge_24 1 ~iv8_ge_25 2 ~iv8_eq_24 >= 2 ;
-1 iv8_ge_24 -1 ~iv8_ge_25 1 iv8_eq_24 >= -1 ;
1 iv8_eq_24 1 ~iv733_iv733_t >= 1 ;
1 ~iv8_eq_24 1 iv733_iv733_t >= 1 ;
* constraint equals iff
1 iv9_series9_b_0 2 iv9_series9_b_1 4 iv9_series9_b_2 8 iv9_series9_b_3 16 iv9_series9_b_4 25 ~iv9_ge_25 >= 25 ;
-1 iv9_series9_b_0 -2 iv9_series9_b_1 -4 iv9_series9_b_2 -8 iv9_series9_b_3 -16 iv9_series9_b_4 7 iv9_ge_25 >= -24 ;
-1 iv9_ge_25 1 iv9_ge_24 >= 0 ;
1 iv9_ge_24 1 ~iv9_ge_25 2 ~iv9_eq_24 >= 2 ;
-1 iv9_ge_24 -1 ~iv9_ge_25 1 iv9_eq_24 >= -1 ;
1 iv9_eq_24 1 ~iv734_iv734_t >= 1 ;
1 ~iv9_eq_24 1 iv734_iv734_t >= 1 ;
* constraint equals iff
1 iv10_series10_b_0 2 iv10_series10_b_1 4 iv10_series10_b_2 8 iv10_series10_b_3 16 iv10_series10_b_4 25 ~iv10_ge_25 >= 25 ;
-1 iv10_series10_b_0 -2 iv10_series10_b_1 -4 iv10_series10_b_2 -8 iv10_series10_b_3 -16 iv10_series10_b_4 7 iv10_ge_25 >= -24 ;
-1 iv10_ge_25 1 iv10_ge_24 >= 0 ;
1 iv10_ge_24 1 ~iv10_ge_25 2 ~iv10_eq_24 >= 2 ;
-1 iv10_ge_24 -1 ~iv10_ge_25 1 iv10_eq_24 >= -1 ;
1 iv10_eq_24 1 ~iv735_iv735_t >= 1 ;
1 ~iv10_eq_24 1 iv735_iv735_t >= 1 ;
* constraint equals iff
1 iv11_series11_b_0 2 iv11_series11_b_1 4 iv11_series11_b_2 8 iv11_series11_b_3 16 iv11_series11_b_4 25 ~iv11_ge_25 >= 25 ;
-1 iv11_series11_b_0 -2 iv11_series11_b_1 -4 iv11_series11_b_2 -8 iv11_series11_b_3 -16 iv11_series11_b_4 7 iv11_ge_25 >= -24 ;
-1 iv11_ge_25 1 iv11_ge_24 >= 0 ;
1 iv11_ge_24 1 ~iv11_ge_25 2 ~iv11_eq_24 >= 2 ;
-1 iv11_ge_24 -1 ~iv11_ge_25 1 iv11_eq_24 >= -1 ;
1 iv11_eq_24 1 ~iv736_iv736_t >= 1 ;
1 ~iv11_eq_24 1 iv736_iv736_t >= 1 ;
* constraint equals iff
1 iv12_series12_b_0 2 iv12_series12_b_1 4 iv12_series12_b_2 8 iv12_series12_b_3 16 iv12_series12_b_4 25 ~iv12_ge_25 >= 25 ;
-1 iv12_series12_b_0 -2 iv12_series12_b_1 -4 iv12_series12_b_2 -8 iv12_series12_b_3 -16 iv12_series12_b_4 7 iv12_ge_25 >= -24 ;
-1 iv12_ge_25 1 iv12_ge_24 >= 0 ;
1 iv12_ge_24 1 ~iv12_ge_25 2 ~iv12_eq_24 >= 2 ;
-1 iv12_ge_24 -1 ~iv12_ge_25 1 iv12_eq_24 >= -1 ;
1 iv12_eq_24 1 ~iv737_iv737_t >= 1 ;
1 ~iv12_eq_24 1 iv737_iv737_t >= 1 ;
* constraint equals iff
1 iv13_series13_b_0 2 iv13_series13_b_1 4 iv13_series13_b_2 8 iv13_series13_b_3 16 iv13_series13_b_4 25 ~iv13_ge_25 >= 25 ;
-1 iv13_series13_b_0 -2 iv13_series13_b_1 -4 iv13_series13_b_2 -8 iv13_series13_b_3 -16 iv13_series13_b_4 7 iv13_ge_25 >= -24 ;
-1 iv13_ge_25 1 iv13_ge_24 >= 0 ;
1 iv13_ge_24 1 ~iv13_ge_25 2 ~iv13_eq_24 >= 2 ;
-1 iv13_ge_24 -1 ~iv13_ge_25 1 iv13_eq_24 >= -1 ;
1 iv13_eq_24 1 ~iv738_iv738_t >= 1 ;
1 ~iv13_eq_24 1 iv738_iv738_t >= 1 ;
* constraint equals iff
1 iv14_series14_b_0 2 iv14_series14_b_1 4 iv14_series14_b_2 8 iv14_series14_b_3 16 iv14_series14_b_4 25 ~iv14_ge_25 >= 25 ;
-1 iv14_series14_b_0 -2 iv14_series14_b_1 -4 iv14_series14_b_2 -8 iv14_series14_b_3 -16 iv14_series14_b_4 7 iv14_ge_25 >= -24 ;
-1 iv14_ge_25 1 iv14_ge_24 >= 0 ;
1 iv14_ge_24 1 ~iv14_ge_25 2 ~iv14_eq_24 >= 2 ;
-1 iv14_ge_24 -1 ~iv14_ge_25 1 iv14_eq_24 >= -1 ;
1 iv14_eq_24 1 ~iv739_iv739_t >= 1 ;
1 ~iv14_eq_24 1 iv739_iv739_t >= 1 ;
* constraint equals iff
1 iv15_series15_b_0 2 iv15_series15_b_1 4 iv15_series15_b_2 8 iv15_series15_b_3 16 iv15_series15_b_4 25 ~iv15_ge_25 >= 25 ;
-1 iv15_series15_b_0 -2 iv15_series15_b_1 -4 iv15_series15_b_2 -8 iv15_series15_b_3 -16 iv15_series15_b_4 7 iv15_ge_25 >= -24 ;
-1 iv15_ge_25 1 iv15_ge_24 >= 0 ;
1 iv15_ge_24 1 ~iv15_ge_25 2 ~iv15_eq_24 >= 2 ;
-1 iv15_ge_24 -1 ~iv15_ge_25 1 iv15_eq_24 >= -1 ;
1 iv15_eq_24 1 ~iv740_iv740_t >= 1 ;
1 ~iv15_eq_24 1 iv740_iv740_t >= 1 ;
* constraint equals iff
1 iv16_series16_b_0 2 iv16_series16_b_1 4 iv16_series16_b_2 8 iv16_series16_b_3 16 iv16_series16_b_4 25 ~iv16_ge_25 >= 25 ;
-1 iv16_series16_b_0 -2 iv16_series16_b_1 -4 iv16_series16_b_2 -8 iv16_series16_b_3 -16 iv16_series16_b_4 7 iv16_ge_25 >= -24 ;
-1 iv16_ge_25 1 iv16_ge_24 >= 0 ;
1 iv16_ge_24 1 ~iv16_ge_25 2 ~iv16_eq_24 >= 2 ;
-1 iv16_ge_24 -1 ~iv16_ge_25 1 iv16_eq_24 >= -1 ;
1 iv16_eq_24 1 ~iv741_iv741_t >= 1 ;
1 ~iv16_eq_24 1 iv741_iv741_t >= 1 ;
* constraint equals iff
1 iv17_series17_b_0 2 iv17_series17_b_1 4 iv17_series17_b_2 8 iv17_series17_b_3 16 iv17_series17_b_4 25 ~iv17_ge_25 >= 25 ;
-1 iv17_series17_b_0 -2 iv17_series17_b_1 -4 iv17_series17_b_2 -8 iv17_series17_b_3 -16 iv17_series17_b_4 7 iv17_ge_25 >= -24 ;
-1 iv17_ge_25 1 iv17_ge_24 >= 0 ;
1 iv17_ge_24 1 ~iv17_ge_25 2 ~iv17_eq_24 >= 2 ;
-1 iv17_ge_24 -1 ~iv17_ge_25 1 iv17_eq_24 >= -1 ;
1 iv17_eq_24 1 ~iv742_iv742_t >= 1 ;
1 ~iv17_eq_24 1 iv742_iv742_t >= 1 ;
* constraint equals iff
1 iv18_series18_b_0 2 iv18_series18_b_1 4 iv18_series18_b_2 8 iv18_series18_b_3 16 iv18_series18_b_4 25 ~iv18_ge_25 >= 25 ;
-1 iv18_series18_b_0 -2 iv18_series18_b_1 -4 iv18_series18_b_2 -8 iv18_series18_b_3 -16 iv18_series18_b_4 7 iv18_ge_25 >= -24 ;
-1 iv18_ge_25 1 iv18_ge_24 >= 0 ;
1 iv18_ge_24 1 ~iv18_ge_25 2 ~iv18_eq_24 >= 2 ;
-1 iv18_ge_24 -1 ~iv18_ge_25 1 iv18_eq_24 >= -1 ;
1 iv18_eq_24 1 ~iv743_iv743_t >= 1 ;
1 ~iv18_eq_24 1 iv743_iv743_t >= 1 ;
* constraint equals iff
1 iv19_series19_b_0 2 iv19_series19_b_1 4 iv19_series19_b_2 8 iv19_series19_b_3 16 iv19_series19_b_4 25 ~iv19_ge_25 >= 25 ;
-1 iv19_series19_b_0 -2 iv19_series19_b_1 -4 iv19_series19_b_2 -8 iv19_series19_b_3 -16 iv19_series19_b_4 7 iv19_ge_25 >= -24 ;
-1 iv19_ge_25 1 iv19_ge_24 >= 0 ;
1 iv19_ge_24 1 ~iv19_ge_25 2 ~iv19_eq_24 >= 2 ;
-1 iv19_ge_24 -1 ~iv19_ge_25 1 iv19_eq_24 >= -1 ;
1 iv19_eq_24 1 ~iv744_iv744_t >= 1 ;
1 ~iv19_eq_24 1 iv744_iv744_t >= 1 ;
* constraint equals iff
1 iv20_series20_b_0 2 iv20_series20_b_1 4 iv20_series20_b_2 8 iv20_series20_b_3 16 iv20_series20_b_4 25 ~iv20_ge_25 >= 25 ;
-1 iv20_series20_b_0 -2 iv20_series20_b_1 -4 iv20_series20_b_2 -8 iv20_series20_b_3 -16 iv20_series20_b_4 7 iv20_ge_25 >= -24 ;
-1 iv20_ge_25 1 iv20_ge_24 >= 0 ;
1 iv20_ge_24 1 ~iv20_ge_25 2 ~iv20_eq_24 >= 2 ;
-1 iv20_ge_24 -1 ~iv20_ge_25 1 iv20_eq_24 >= -1 ;
1 iv20_eq_24 1 ~iv745_iv745_t >= 1 ;
1 ~iv20_eq_24 1 iv745_iv745_t >= 1 ;
* constraint equals iff
1 iv21_series21_b_0 2 iv21_series21_b_1 4 iv21_series21_b_2 8 iv21_series21_b_3 16 iv21_series21_b_4 25 ~iv21_ge_25 >= 25 ;
-1 iv21_series21_b_0 -2 iv21_series21_b_1 -4 iv21_series21_b_2 -8 iv21_series21_b_3 -16 iv21_series21_b_4 7 iv21_ge_25 >= -24 ;
-1 iv21_ge_25 1 iv21_ge_24 >= 0 ;
1 iv21_ge_24 1 ~iv21_ge_25 2 ~iv21_eq_24 >= 2 ;
-1 iv21_ge_24 -1 ~iv21_ge_25 1 iv21_eq_24 >= -1 ;
1 iv21_eq_24 1 ~iv746_iv746_t >= 1 ;
1 ~iv21_eq_24 1 iv746_iv746_t >= 1 ;
* constraint equals iff
1 iv22_series22_b_0 2 iv22_series22_b_1 4 iv22_series22_b_2 8 iv22_series22_b_3 16 iv22_series22_b_4 25 ~iv22_ge_25 >= 25 ;
-1 iv22_series22_b_0 -2 iv22_series22_b_1 -4 iv22_series22_b_2 -8 iv22_series22_b_3 -16 iv22_series22_b_4 7 iv22_ge_25 >= -24 ;
-1 iv22_ge_25 1 iv22_ge_24 >= 0 ;
1 iv22_ge_24 1 ~iv22_ge_25 2 ~iv22_eq_24 >= 2 ;
-1 iv22_ge_24 -1 ~iv22_ge_25 1 iv22_eq_24 >= -1 ;
1 iv22_eq_24 1 ~iv747_iv747_t >= 1 ;
1 ~iv22_eq_24 1 iv747_iv747_t >= 1 ;
* constraint equals iff
1 iv23_series23_b_0 2 iv23_series23_b_1 4 iv23_series23_b_2 8 iv23_series23_b_3 16 iv23_series23_b_4 25 ~iv23_ge_25 >= 25 ;
-1 iv23_series23_b_0 -2 iv23_series23_b_1 -4 iv23_series23_b_2 -8 iv23_series23_b_3 -16 iv23_series23_b_4 7 iv23_ge_25 >= -24 ;
-1 iv23_ge_25 1 iv23_ge_24 >= 0 ;
1 iv23_ge_24 1 ~iv23_ge_25 2 ~iv23_eq_24 >= 2 ;
-1 iv23_ge_24 -1 ~iv23_ge_25 1 iv23_eq_24 >= -1 ;
1 iv23_eq_24 1 ~iv748_iv748_t >= 1 ;
1 ~iv23_eq_24 1 iv748_iv748_t >= 1 ;
* constraint equals iff
1 iv24_series24_b_0 2 iv24_series24_b_1 4 iv24_series24_b_2 8 iv24_series24_b_3 16 iv24_series24_b_4 25 ~iv24_ge_25 >= 25 ;
-1 iv24_series24_b_0 -2 iv24_series24_b_1 -4 iv24_series24_b_2 -8 iv24_series24_b_3 -16 iv24_series24_b_4 7 iv24_ge_25 >= -24 ;
-1 iv24_ge_25 1 iv24_ge_24 >= 0 ;
1 iv24_ge_24 1 ~iv24_ge_25 2 ~iv24_eq_24 >= 2 ;
-1 iv24_ge_24 -1 ~iv24_ge_25 1 iv24_eq_24 >= -1 ;
1 iv24_eq_24 1 ~iv749_iv749_t >= 1 ;
1 ~iv24_eq_24 1 iv749_iv749_t >= 1 ;
* constraint equals iff
1 iv25_series25_b_0 2 iv25_series25_b_1 4 iv25_series25_b_2 8 iv25_series25_b_3 16 iv25_series25_b_4 25 ~iv25_ge_25 >= 25 ;
-1 iv25_series25_b_0 -2 iv25_series25_b_1 -4 iv25_series25_b_2 -8 iv25_series25_b_3 -16 iv25_series25_b_4 7 iv25_ge_25 >= -24 ;
-1 iv25_ge_25 1 iv25_ge_24 >= 0 ;
1 iv25_ge_24 1 ~iv25_ge_25 2 ~iv25_eq_24 >= 2 ;
-1 iv25_ge_24 -1 ~iv25_ge_25 1 iv25_eq_24 >= -1 ;
1 iv25_eq_24 1 ~iv750_iv750_t >= 1 ;
1 ~iv25_eq_24 1 iv750_iv750_t >= 1 ;
* constraint equals iff
1 iv26_series26_b_0 2 iv26_series26_b_1 4 iv26_series26_b_2 8 iv26_series26_b_3 16 iv26_series26_b_4 25 ~iv26_ge_25 >= 25 ;
-1 iv26_series26_b_0 -2 iv26_series26_b_1 -4 iv26_series26_b_2 -8 iv26_series26_b_3 -16 iv26_series26_b_4 7 iv26_ge_25 >= -24 ;
-1 iv26_ge_25 1 iv26_ge_24 >= 0 ;
1 iv26_ge_24 1 ~iv26_ge_25 2 ~iv26_eq_24 >= 2 ;
-1 iv26_ge_24 -1 ~iv26_ge_25 1 iv26_eq_24 >= -1 ;
1 iv26_eq_24 1 ~iv751_iv751_t >= 1 ;
1 ~iv26_eq_24 1 iv751_iv751_t >= 1 ;
* constraint equals iff
1 iv27_series27_b_0 2 iv27_series27_b_1 4 iv27_series27_b_2 8 iv27_series27_b_3 16 iv27_series27_b_4 25 ~iv27_ge_25 >= 25 ;
-1 iv27_series27_b_0 -2 iv27_series27_b_1 -4 iv27_series27_b_2 -8 iv27_series27_b_3 -16 iv27_series27_b_4 7 iv27_ge_25 >= -24 ;
-1 iv27_ge_25 1 iv27_ge_24 >= 0 ;
1 iv27_ge_24 1 ~iv27_ge_25 2 ~iv27_eq_24 >= 2 ;
-1 iv27_ge_24 -1 ~iv27_ge_25 1 iv27_eq_24 >= -1 ;
1 iv27_eq_24 1 ~iv752_iv752_t >= 1 ;
1 ~iv27_eq_24 1 iv752_iv752_t >= 1 ;
* constraint equals iff
1 iv28_series28_b_0 2 iv28_series28_b_1 4 iv28_series28_b_2 8 iv28_series28_b_3 16 iv28_series28_b_4 25 ~iv28_ge_25 >= 25 ;
-1 iv28_series28_b_0 -2 iv28_series28_b_1 -4 iv28_series28_b_2 -8 iv28_series28_b_3 -16 iv28_series28_b_4 7 iv28_ge_25 >= -24 ;
-1 iv28_ge_25 1 iv28_ge_24 >= 0 ;
1 iv28_ge_24 1 ~iv28_ge_25 2 ~iv28_eq_24 >= 2 ;
-1 iv28_ge_24 -1 ~iv28_ge_25 1 iv28_eq_24 >= -1 ;
1 iv28_eq_24 1 ~iv753_iv753_t >= 1 ;
1 ~iv28_eq_24 1 iv753_iv753_t >= 1 ;
* constraint linear equality
* linear eq -1*varidx 24 1*varidx 725 1*varidx 726 1*varidx 727 1*varidx 728 1*varidx 729 1*varidx 730 1*varidx 731 1*varidx 732 1*varidx 733 1*varidx 734 1*varidx 735 1*varidx 736 1*varidx 737 1*varidx 738 1*varidx 739 1*varidx 740 1*varidx 741 1*varidx 742 1*varidx 743 1*varidx 744 1*varidx 745 1*varidx 746 1*varidx 747 1*varidx 748 1*varidx 749 1*varidx 750 1*varidx 751 1*varidx 752 1*varidx 753 <= 0
-1 iv24_series24_b_0 -2 iv24_series24_b_1 -4 iv24_series24_b_2 -8 iv24_series24_b_3 -16 iv24_series24_b_4 1 iv725_iv725_t 1 iv726_iv726_t 1 iv727_iv727_t 1 iv728_iv728_t 1 iv729_iv729_t 1 iv730_iv730_t 1 iv731_iv731_t 1 iv732_iv732_t 1 iv733_iv733_t 1 iv734_iv734_t 1 iv735_iv735_t 1 iv736_iv736_t 1 iv737_iv737_t 1 iv738_iv738_t 1 iv739_iv739_t 1 iv740_iv740_t 1 iv741_iv741_t 1 iv742_iv742_t 1 iv743_iv743_t 1 iv744_iv744_t 1 iv745_iv745_t 1 iv746_iv746_t 1 iv747_iv747_t 1 iv748_iv748_t 1 iv749_iv749_t 1 iv750_iv750_t 1 iv751_iv751_t 1 iv752_iv752_t 1 iv753_iv753_t >= 0 ;
1 iv24_series24_b_0 2 iv24_series24_b_1 4 iv24_series24_b_2 8 iv24_series24_b_3 16 iv24_series24_b_4 -1 iv725_iv725_t -1 iv726_iv726_t -1 iv727_iv727_t -1 iv728_iv728_t -1 iv729_iv729_t -1 iv730_iv730_t -1 iv731_iv731_t -1 iv732_iv732_t -1 iv733_iv733_t -1 iv734_iv734_t -1 iv735_iv735_t -1 iv736_iv736_t -1 iv737_iv737_t -1 iv738_iv738_t -1 iv739_iv739_t -1 iv740_iv740_t -1 iv741_iv741_t -1 iv742_iv742_t -1 iv743_iv743_t -1 iv744_iv744_t -1 iv745_iv745_t -1 iv746_iv746_t -1 iv747_iv747_t -1 iv748_iv748_t -1 iv749_iv749_t -1 iv750_iv750_t -1 iv751_iv751_t -1 iv752_iv752_t -1 iv753_iv753_t >= 0 ;
* constraint equals iff
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 8 iv0_series0_b_3 16 iv0_series0_b_4 26 ~iv0_ge_26 >= 26 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 -8 iv0_series0_b_3 -16 iv0_series0_b_4 6 iv0_ge_26 >= -25 ;
-1 iv0_ge_26 1 iv0_ge_25 >= 0 ;
1 iv0_ge_25 1 ~iv0_ge_26 2 ~iv0_eq_25 >= 2 ;
-1 iv0_ge_25 -1 ~iv0_ge_26 1 iv0_eq_25 >= -1 ;
1 iv0_eq_25 1 ~iv754_iv754_t >= 1 ;
1 ~iv0_eq_25 1 iv754_iv754_t >= 1 ;
* constraint equals iff
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 8 iv1_series1_b_3 16 iv1_series1_b_4 26 ~iv1_ge_26 >= 26 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 -8 iv1_series1_b_3 -16 iv1_series1_b_4 6 iv1_ge_26 >= -25 ;
-1 iv1_ge_26 1 iv1_ge_25 >= 0 ;
1 iv1_ge_25 1 ~iv1_ge_26 2 ~iv1_eq_25 >= 2 ;
-1 iv1_ge_25 -1 ~iv1_ge_26 1 iv1_eq_25 >= -1 ;
1 iv1_eq_25 1 ~iv755_iv755_t >= 1 ;
1 ~iv1_eq_25 1 iv755_iv755_t >= 1 ;
* constraint equals iff
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 8 iv2_series2_b_3 16 iv2_series2_b_4 26 ~iv2_ge_26 >= 26 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 -8 iv2_series2_b_3 -16 iv2_series2_b_4 6 iv2_ge_26 >= -25 ;
-1 iv2_ge_26 1 iv2_ge_25 >= 0 ;
1 iv2_ge_25 1 ~iv2_ge_26 2 ~iv2_eq_25 >= 2 ;
-1 iv2_ge_25 -1 ~iv2_ge_26 1 iv2_eq_25 >= -1 ;
1 iv2_eq_25 1 ~iv756_iv756_t >= 1 ;
1 ~iv2_eq_25 1 iv756_iv756_t >= 1 ;
* constraint equals iff
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 8 iv3_series3_b_3 16 iv3_series3_b_4 26 ~iv3_ge_26 >= 26 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 -8 iv3_series3_b_3 -16 iv3_series3_b_4 6 iv3_ge_26 >= -25 ;
-1 iv3_ge_26 1 iv3_ge_25 >= 0 ;
1 iv3_ge_25 1 ~iv3_ge_26 2 ~iv3_eq_25 >= 2 ;
-1 iv3_ge_25 -1 ~iv3_ge_26 1 iv3_eq_25 >= -1 ;
1 iv3_eq_25 1 ~iv757_iv757_t >= 1 ;
1 ~iv3_eq_25 1 iv757_iv757_t >= 1 ;
* constraint equals iff
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 8 iv4_series4_b_3 16 iv4_series4_b_4 26 ~iv4_ge_26 >= 26 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 -8 iv4_series4_b_3 -16 iv4_series4_b_4 6 iv4_ge_26 >= -25 ;
-1 iv4_ge_26 1 iv4_ge_25 >= 0 ;
1 iv4_ge_25 1 ~iv4_ge_26 2 ~iv4_eq_25 >= 2 ;
-1 iv4_ge_25 -1 ~iv4_ge_26 1 iv4_eq_25 >= -1 ;
1 iv4_eq_25 1 ~iv758_iv758_t >= 1 ;
1 ~iv4_eq_25 1 iv758_iv758_t >= 1 ;
* constraint equals iff
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 8 iv5_series5_b_3 16 iv5_series5_b_4 26 ~iv5_ge_26 >= 26 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 -8 iv5_series5_b_3 -16 iv5_series5_b_4 6 iv5_ge_26 >= -25 ;
-1 iv5_ge_26 1 iv5_ge_25 >= 0 ;
1 iv5_ge_25 1 ~iv5_ge_26 2 ~iv5_eq_25 >= 2 ;
-1 iv5_ge_25 -1 ~iv5_ge_26 1 iv5_eq_25 >= -1 ;
1 iv5_eq_25 1 ~iv759_iv759_t >= 1 ;
1 ~iv5_eq_25 1 iv759_iv759_t >= 1 ;
* constraint equals iff
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 8 iv6_series6_b_3 16 iv6_series6_b_4 26 ~iv6_ge_26 >= 26 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 -8 iv6_series6_b_3 -16 iv6_series6_b_4 6 iv6_ge_26 >= -25 ;
-1 iv6_ge_26 1 iv6_ge_25 >= 0 ;
1 iv6_ge_25 1 ~iv6_ge_26 2 ~iv6_eq_25 >= 2 ;
-1 iv6_ge_25 -1 ~iv6_ge_26 1 iv6_eq_25 >= -1 ;
1 iv6_eq_25 1 ~iv760_iv760_t >= 1 ;
1 ~iv6_eq_25 1 iv760_iv760_t >= 1 ;
* constraint equals iff
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 8 iv7_series7_b_3 16 iv7_series7_b_4 26 ~iv7_ge_26 >= 26 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 -8 iv7_series7_b_3 -16 iv7_series7_b_4 6 iv7_ge_26 >= -25 ;
-1 iv7_ge_26 1 iv7_ge_25 >= 0 ;
1 iv7_ge_25 1 ~iv7_ge_26 2 ~iv7_eq_25 >= 2 ;
-1 iv7_ge_25 -1 ~iv7_ge_26 1 iv7_eq_25 >= -1 ;
1 iv7_eq_25 1 ~iv761_iv761_t >= 1 ;
1 ~iv7_eq_25 1 iv761_iv761_t >= 1 ;
* constraint equals iff
1 iv8_series8_b_0 2 iv8_series8_b_1 4 iv8_series8_b_2 8 iv8_series8_b_3 16 iv8_series8_b_4 26 ~iv8_ge_26 >= 26 ;
-1 iv8_series8_b_0 -2 iv8_series8_b_1 -4 iv8_series8_b_2 -8 iv8_series8_b_3 -16 iv8_series8_b_4 6 iv8_ge_26 >= -25 ;
-1 iv8_ge_26 1 iv8_ge_25 >= 0 ;
1 iv8_ge_25 1 ~iv8_ge_26 2 ~iv8_eq_25 >= 2 ;
-1 iv8_ge_25 -1 ~iv8_ge_26 1 iv8_eq_25 >= -1 ;
1 iv8_eq_25 1 ~iv762_iv762_t >= 1 ;
1 ~iv8_eq_25 1 iv762_iv762_t >= 1 ;
* constraint equals iff
1 iv9_series9_b_0 2 iv9_series9_b_1 4 iv9_series9_b_2 8 iv9_series9_b_3 16 iv9_series9_b_4 26 ~iv9_ge_26 >= 26 ;
-1 iv9_series9_b_0 -2 iv9_series9_b_1 -4 iv9_series9_b_2 -8 iv9_series9_b_3 -16 iv9_series9_b_4 6 iv9_ge_26 >= -25 ;
-1 iv9_ge_26 1 iv9_ge_25 >= 0 ;
1 iv9_ge_25 1 ~iv9_ge_26 2 ~iv9_eq_25 >= 2 ;
-1 iv9_ge_25 -1 ~iv9_ge_26 1 iv9_eq_25 >= -1 ;
1 iv9_eq_25 1 ~iv763_iv763_t >= 1 ;
1 ~iv9_eq_25 1 iv763_iv763_t >= 1 ;
* constraint equals iff
1 iv10_series10_b_0 2 iv10_series10_b_1 4 iv10_series10_b_2 8 iv10_series10_b_3 16 iv10_series10_b_4 26 ~iv10_ge_26 >= 26 ;
-1 iv10_series10_b_0 -2 iv10_series10_b_1 -4 iv10_series10_b_2 -8 iv10_series10_b_3 -16 iv10_series10_b_4 6 iv10_ge_26 >= -25 ;
-1 iv10_ge_26 1 iv10_ge_25 >= 0 ;
1 iv10_ge_25 1 ~iv10_ge_26 2 ~iv10_eq_25 >= 2 ;
-1 iv10_ge_25 -1 ~iv10_ge_26 1 iv10_eq_25 >= -1 ;
1 iv10_eq_25 1 ~iv764_iv764_t >= 1 ;
1 ~iv10_eq_25 1 iv764_iv764_t >= 1 ;
* constraint equals iff
1 iv11_series11_b_0 2 iv11_series11_b_1 4 iv11_series11_b_2 8 iv11_series11_b_3 16 iv11_series11_b_4 26 ~iv11_ge_26 >= 26 ;
-1 iv11_series11_b_0 -2 iv11_series11_b_1 -4 iv11_series11_b_2 -8 iv11_series11_b_3 -16 iv11_series11_b_4 6 iv11_ge_26 >= -25 ;
-1 iv11_ge_26 1 iv11_ge_25 >= 0 ;
1 iv11_ge_25 1 ~iv11_ge_26 2 ~iv11_eq_25 >= 2 ;
-1 iv11_ge_25 -1 ~iv11_ge_26 1 iv11_eq_25 >= -1 ;
1 iv11_eq_25 1 ~iv765_iv765_t >= 1 ;
1 ~iv11_eq_25 1 iv765_iv765_t >= 1 ;
* constraint equals iff
1 iv12_series12_b_0 2 iv12_series12_b_1 4 iv12_series12_b_2 8 iv12_series12_b_3 16 iv12_series12_b_4 26 ~iv12_ge_26 >= 26 ;
-1 iv12_series12_b_0 -2 iv12_series12_b_1 -4 iv12_series12_b_2 -8 iv12_series12_b_3 -16 iv12_series12_b_4 6 iv12_ge_26 >= -25 ;
-1 iv12_ge_26 1 iv12_ge_25 >= 0 ;
1 iv12_ge_25 1 ~iv12_ge_26 2 ~iv12_eq_25 >= 2 ;
-1 iv12_ge_25 -1 ~iv12_ge_26 1 iv12_eq_25 >= -1 ;
1 iv12_eq_25 1 ~iv766_iv766_t >= 1 ;
1 ~iv12_eq_25 1 iv766_iv766_t >= 1 ;
* constraint equals iff
1 iv13_series13_b_0 2 iv13_series13_b_1 4 iv13_series13_b_2 8 iv13_series13_b_3 16 iv13_series13_b_4 26 ~iv13_ge_26 >= 26 ;
-1 iv13_series13_b_0 -2 iv13_series13_b_1 -4 iv13_series13_b_2 -8 iv13_series13_b_3 -16 iv13_series13_b_4 6 iv13_ge_26 >= -25 ;
-1 iv13_ge_26 1 iv13_ge_25 >= 0 ;
1 iv13_ge_25 1 ~iv13_ge_26 2 ~iv13_eq_25 >= 2 ;
-1 iv13_ge_25 -1 ~iv13_ge_26 1 iv13_eq_25 >= -1 ;
1 iv13_eq_25 1 ~iv767_iv767_t >= 1 ;
1 ~iv13_eq_25 1 iv767_iv767_t >= 1 ;
* constraint equals iff
1 iv14_series14_b_0 2 iv14_series14_b_1 4 iv14_series14_b_2 8 iv14_series14_b_3 16 iv14_series14_b_4 26 ~iv14_ge_26 >= 26 ;
-1 iv14_series14_b_0 -2 iv14_series14_b_1 -4 iv14_series14_b_2 -8 iv14_series14_b_3 -16 iv14_series14_b_4 6 iv14_ge_26 >= -25 ;
-1 iv14_ge_26 1 iv14_ge_25 >= 0 ;
1 iv14_ge_25 1 ~iv14_ge_26 2 ~iv14_eq_25 >= 2 ;
-1 iv14_ge_25 -1 ~iv14_ge_26 1 iv14_eq_25 >= -1 ;
1 iv14_eq_25 1 ~iv768_iv768_t >= 1 ;
1 ~iv14_eq_25 1 iv768_iv768_t >= 1 ;
* constraint equals iff
1 iv15_series15_b_0 2 iv15_series15_b_1 4 iv15_series15_b_2 8 iv15_series15_b_3 16 iv15_series15_b_4 26 ~iv15_ge_26 >= 26 ;
-1 iv15_series15_b_0 -2 iv15_series15_b_1 -4 iv15_series15_b_2 -8 iv15_series15_b_3 -16 iv15_series15_b_4 6 iv15_ge_26 >= -25 ;
-1 iv15_ge_26 1 iv15_ge_25 >= 0 ;
1 iv15_ge_25 1 ~iv15_ge_26 2 ~iv15_eq_25 >= 2 ;
-1 iv15_ge_25 -1 ~iv15_ge_26 1 iv15_eq_25 >= -1 ;
1 iv15_eq_25 1 ~iv769_iv769_t >= 1 ;
1 ~iv15_eq_25 1 iv769_iv769_t >= 1 ;
* constraint equals iff
1 iv16_series16_b_0 2 iv16_series16_b_1 4 iv16_series16_b_2 8 iv16_series16_b_3 16 iv16_series16_b_4 26 ~iv16_ge_26 >= 26 ;
-1 iv16_series16_b_0 -2 iv16_series16_b_1 -4 iv16_series16_b_2 -8 iv16_series16_b_3 -16 iv16_series16_b_4 6 iv16_ge_26 >= -25 ;
-1 iv16_ge_26 1 iv16_ge_25 >= 0 ;
1 iv16_ge_25 1 ~iv16_ge_26 2 ~iv16_eq_25 >= 2 ;
-1 iv16_ge_25 -1 ~iv16_ge_26 1 iv16_eq_25 >= -1 ;
1 iv16_eq_25 1 ~iv770_iv770_t >= 1 ;
1 ~iv16_eq_25 1 iv770_iv770_t >= 1 ;
* constraint equals iff
1 iv17_series17_b_0 2 iv17_series17_b_1 4 iv17_series17_b_2 8 iv17_series17_b_3 16 iv17_series17_b_4 26 ~iv17_ge_26 >= 26 ;
-1 iv17_series17_b_0 -2 iv17_series17_b_1 -4 iv17_series17_b_2 -8 iv17_series17_b_3 -16 iv17_series17_b_4 6 iv17_ge_26 >= -25 ;
-1 iv17_ge_26 1 iv17_ge_25 >= 0 ;
1 iv17_ge_25 1 ~iv17_ge_26 2 ~iv17_eq_25 >= 2 ;
-1 iv17_ge_25 -1 ~iv17_ge_26 1 iv17_eq_25 >= -1 ;
1 iv17_eq_25 1 ~iv771_iv771_t >= 1 ;
1 ~iv17_eq_25 1 iv771_iv771_t >= 1 ;
* constraint equals iff
1 iv18_series18_b_0 2 iv18_series18_b_1 4 iv18_series18_b_2 8 iv18_series18_b_3 16 iv18_series18_b_4 26 ~iv18_ge_26 >= 26 ;
-1 iv18_series18_b_0 -2 iv18_series18_b_1 -4 iv18_series18_b_2 -8 iv18_series18_b_3 -16 iv18_series18_b_4 6 iv18_ge_26 >= -25 ;
-1 iv18_ge_26 1 iv18_ge_25 >= 0 ;
1 iv18_ge_25 1 ~iv18_ge_26 2 ~iv18_eq_25 >= 2 ;
-1 iv18_ge_25 -1 ~iv18_ge_26 1 iv18_eq_25 >= -1 ;
1 iv18_eq_25 1 ~iv772_iv772_t >= 1 ;
1 ~iv18_eq_25 1 iv772_iv772_t >= 1 ;
* constraint equals iff
1 iv19_series19_b_0 2 iv19_series19_b_1 4 iv19_series19_b_2 8 iv19_series19_b_3 16 iv19_series19_b_4 26 ~iv19_ge_26 >= 26 ;
-1 iv19_series19_b_0 -2 iv19_series19_b_1 -4 iv19_series19_b_2 -8 iv19_series19_b_3 -16 iv19_series19_b_4 6 iv19_ge_26 >= -25 ;
-1 iv19_ge_26 1 iv19_ge_25 >= 0 ;
1 iv19_ge_25 1 ~iv19_ge_26 2 ~iv19_eq_25 >= 2 ;
-1 iv19_ge_25 -1 ~iv19_ge_26 1 iv19_eq_25 >= -1 ;
1 iv19_eq_25 1 ~iv773_iv773_t >= 1 ;
1 ~iv19_eq_25 1 iv773_iv773_t >= 1 ;
* constraint equals iff
1 iv20_series20_b_0 2 iv20_series20_b_1 4 iv20_series20_b_2 8 iv20_series20_b_3 16 iv20_series20_b_4 26 ~iv20_ge_26 >= 26 ;
-1 iv20_series20_b_0 -2 iv20_series20_b_1 -4 iv20_series20_b_2 -8 iv20_series20_b_3 -16 iv20_series20_b_4 6 iv20_ge_26 >= -25 ;
-1 iv20_ge_26 1 iv20_ge_25 >= 0 ;
1 iv20_ge_25 1 ~iv20_ge_26 2 ~iv20_eq_25 >= 2 ;
-1 iv20_ge_25 -1 ~iv20_ge_26 1 iv20_eq_25 >= -1 ;
1 iv20_eq_25 1 ~iv774_iv774_t >= 1 ;
1 ~iv20_eq_25 1 iv774_iv774_t >= 1 ;
* constraint equals iff
1 iv21_series21_b_0 2 iv21_series21_b_1 4 iv21_series21_b_2 8 iv21_series21_b_3 16 iv21_series21_b_4 26 ~iv21_ge_26 >= 26 ;
-1 iv21_series21_b_0 -2 iv21_series21_b_1 -4 iv21_series21_b_2 -8 iv21_series21_b_3 -16 iv21_series21_b_4 6 iv21_ge_26 >= -25 ;
-1 iv21_ge_26 1 iv21_ge_25 >= 0 ;
1 iv21_ge_25 1 ~iv21_ge_26 2 ~iv21_eq_25 >= 2 ;
-1 iv21_ge_25 -1 ~iv21_ge_26 1 iv21_eq_25 >= -1 ;
1 iv21_eq_25 1 ~iv775_iv775_t >= 1 ;
1 ~iv21_eq_25 1 iv775_iv775_t >= 1 ;
* constraint equals iff
1 iv22_series22_b_0 2 iv22_series22_b_1 4 iv22_series22_b_2 8 iv22_series22_b_3 16 iv22_series22_b_4 26 ~iv22_ge_26 >= 26 ;
-1 iv22_series22_b_0 -2 iv22_series22_b_1 -4 iv22_series22_b_2 -8 iv22_series22_b_3 -16 iv22_series22_b_4 6 iv22_ge_26 >= -25 ;
-1 iv22_ge_26 1 iv22_ge_25 >= 0 ;
1 iv22_ge_25 1 ~iv22_ge_26 2 ~iv22_eq_25 >= 2 ;
-1 iv22_ge_25 -1 ~iv22_ge_26 1 iv22_eq_25 >= -1 ;
1 iv22_eq_25 1 ~iv776_iv776_t >= 1 ;
1 ~iv22_eq_25 1 iv776_iv776_t >= 1 ;
* constraint equals iff
1 iv23_series23_b_0 2 iv23_series23_b_1 4 iv23_series23_b_2 8 iv23_series23_b_3 16 iv23_series23_b_4 26 ~iv23_ge_26 >= 26 ;
-1 iv23_series23_b_0 -2 iv23_series23_b_1 -4 iv23_series23_b_2 -8 iv23_series23_b_3 -16 iv23_series23_b_4 6 iv23_ge_26 >= -25 ;
-1 iv23_ge_26 1 iv23_ge_25 >= 0 ;
1 iv23_ge_25 1 ~iv23_ge_26 2 ~iv23_eq_25 >= 2 ;
-1 iv23_ge_25 -1 ~iv23_ge_26 1 iv23_eq_25 >= -1 ;
1 iv23_eq_25 1 ~iv777_iv777_t >= 1 ;
1 ~iv23_eq_25 1 iv777_iv777_t >= 1 ;
* constraint equals iff
1 iv24_series24_b_0 2 iv24_series24_b_1 4 iv24_series24_b_2 8 iv24_series24_b_3 16 iv24_series24_b_4 26 ~iv24_ge_26 >= 26 ;
-1 iv24_series24_b_0 -2 iv24_series24_b_1 -4 iv24_series24_b_2 -8 iv24_series24_b_3 -16 iv24_series24_b_4 6 iv24_ge_26 >= -25 ;
-1 iv24_ge_26 1 iv24_ge_25 >= 0 ;
1 iv24_ge_25 1 ~iv24_ge_26 2 ~iv24_eq_25 >= 2 ;
-1 iv24_ge_25 -1 ~iv24_ge_26 1 iv24_eq_25 >= -1 ;
1 iv24_eq_25 1 ~iv778_iv778_t >= 1 ;
1 ~iv24_eq_25 1 iv778_iv778_t >= 1 ;
* constraint equals iff
1 iv25_series25_b_0 2 iv25_series25_b_1 4 iv25_series25_b_2 8 iv25_series25_b_3 16 iv25_series25_b_4 26 ~iv25_ge_26 >= 26 ;
-1 iv25_series25_b_0 -2 iv25_series25_b_1 -4 iv25_series25_b_2 -8 iv25_series25_b_3 -16 iv25_series25_b_4 6 iv25_ge_26 >= -25 ;
-1 iv25_ge_26 1 iv25_ge_25 >= 0 ;
1 iv25_ge_25 1 ~iv25_ge_26 2 ~iv25_eq_25 >= 2 ;
-1 iv25_ge_25 -1 ~iv25_ge_26 1 iv25_eq_25 >= -1 ;
1 iv25_eq_25 1 ~iv779_iv779_t >= 1 ;
1 ~iv25_eq_25 1 iv779_iv779_t >= 1 ;
* constraint equals iff
1 iv26_series26_b_0 2 iv26_series26_b_1 4 iv26_series26_b_2 8 iv26_series26_b_3 16 iv26_series26_b_4 26 ~iv26_ge_26 >= 26 ;
-1 iv26_series26_b_0 -2 iv26_series26_b_1 -4 iv26_series26_b_2 -8 iv26_series26_b_3 -16 iv26_series26_b_4 6 iv26_ge_26 >= -25 ;
-1 iv26_ge_26 1 iv26_ge_25 >= 0 ;
1 iv26_ge_25 1 ~iv26_ge_26 2 ~iv26_eq_25 >= 2 ;
-1 iv26_ge_25 -1 ~iv26_ge_26 1 iv26_eq_25 >= -1 ;
1 iv26_eq_25 1 ~iv780_iv780_t >= 1 ;
1 ~iv26_eq_25 1 iv780_iv780_t >= 1 ;
* constraint equals iff
1 iv27_series27_b_0 2 iv27_series27_b_1 4 iv27_series27_b_2 8 iv27_series27_b_3 16 iv27_series27_b_4 26 ~iv27_ge_26 >= 26 ;
-1 iv27_series27_b_0 -2 iv27_series27_b_1 -4 iv27_series27_b_2 -8 iv27_series27_b_3 -16 iv27_series27_b_4 6 iv27_ge_26 >= -25 ;
-1 iv27_ge_26 1 iv27_ge_25 >= 0 ;
1 iv27_ge_25 1 ~iv27_ge_26 2 ~iv27_eq_25 >= 2 ;
-1 iv27_ge_25 -1 ~iv27_ge_26 1 iv27_eq_25 >= -1 ;
1 iv27_eq_25 1 ~iv781_iv781_t >= 1 ;
1 ~iv27_eq_25 1 iv781_iv781_t >= 1 ;
* constraint equals iff
1 iv28_series28_b_0 2 iv28_series28_b_1 4 iv28_series28_b_2 8 iv28_series28_b_3 16 iv28_series28_b_4 26 ~iv28_ge_26 >= 26 ;
-1 iv28_series28_b_0 -2 iv28_series28_b_1 -4 iv28_series28_b_2 -8 iv28_series28_b_3 -16 iv28_series28_b_4 6 iv28_ge_26 >= -25 ;
-1 iv28_ge_26 1 iv28_ge_25 >= 0 ;
1 iv28_ge_25 1 ~iv28_ge_26 2 ~iv28_eq_25 >= 2 ;
-1 iv28_ge_25 -1 ~iv28_ge_26 1 iv28_eq_25 >= -1 ;
1 iv28_eq_25 1 ~iv782_iv782_t >= 1 ;
1 ~iv28_eq_25 1 iv782_iv782_t >= 1 ;
* constraint linear equality
* linear eq -1*varidx 25 1*varidx 754 1*varidx 755 1*varidx 756 1*varidx 757 1*varidx 758 1*varidx 759 1*varidx 760 1*varidx 761 1*varidx 762 1*varidx 763 1*varidx 764 1*varidx 765 1*varidx 766 1*varidx 767 1*varidx 768 1*varidx 769 1*varidx 770 1*varidx 771 1*varidx 772 1*varidx 773 1*varidx 774 1*varidx 775 1*varidx 776 1*varidx 777 1*varidx 778 1*varidx 779 1*varidx 780 1*varidx 781 1*varidx 782 <= 0
-1 iv25_series25_b_0 -2 iv25_series25_b_1 -4 iv25_series25_b_2 -8 iv25_series25_b_3 -16 iv25_series25_b_4 1 iv754_iv754_t 1 iv755_iv755_t 1 iv756_iv756_t 1 iv757_iv757_t 1 iv758_iv758_t 1 iv759_iv759_t 1 iv760_iv760_t 1 iv761_iv761_t 1 iv762_iv762_t 1 iv763_iv763_t 1 iv764_iv764_t 1 iv765_iv765_t 1 iv766_iv766_t 1 iv767_iv767_t 1 iv768_iv768_t 1 iv769_iv769_t 1 iv770_iv770_t 1 iv771_iv771_t 1 iv772_iv772_t 1 iv773_iv773_t 1 iv774_iv774_t 1 iv775_iv775_t 1 iv776_iv776_t 1 iv777_iv777_t 1 iv778_iv778_t 1 iv779_iv779_t 1 iv780_iv780_t 1 iv781_iv781_t 1 iv782_iv782_t >= 0 ;
1 iv25_series25_b_0 2 iv25_series25_b_1 4 iv25_series25_b_2 8 iv25_series25_b_3 16 iv25_series25_b_4 -1 iv754_iv754_t -1 iv755_iv755_t -1 iv756_iv756_t -1 iv757_iv757_t -1 iv758_iv758_t -1 iv759_iv759_t -1 iv760_iv760_t -1 iv761_iv761_t -1 iv762_iv762_t -1 iv763_iv763_t -1 iv764_iv764_t -1 iv765_iv765_t -1 iv766_iv766_t -1 iv767_iv767_t -1 iv768_iv768_t -1 iv769_iv769_t -1 iv770_iv770_t -1 iv771_iv771_t -1 iv772_iv772_t -1 iv773_iv773_t -1 iv774_iv774_t -1 iv775_iv775_t -1 iv776_iv776_t -1 iv777_iv777_t -1 iv778_iv778_t -1 iv779_iv779_t -1 iv780_iv780_t -1 iv781_iv781_t -1 iv782_iv782_t >= 0 ;
* constraint equals iff
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 8 iv0_series0_b_3 16 iv0_series0_b_4 27 ~iv0_ge_27 >= 27 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 -8 iv0_series0_b_3 -16 iv0_series0_b_4 5 iv0_ge_27 >= -26 ;
-1 iv0_ge_27 1 iv0_ge_26 >= 0 ;
1 iv0_ge_26 1 ~iv0_ge_27 2 ~iv0_eq_26 >= 2 ;
-1 iv0_ge_26 -1 ~iv0_ge_27 1 iv0_eq_26 >= -1 ;
1 iv0_eq_26 1 ~iv783_iv783_t >= 1 ;
1 ~iv0_eq_26 1 iv783_iv783_t >= 1 ;
* constraint equals iff
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 8 iv1_series1_b_3 16 iv1_series1_b_4 27 ~iv1_ge_27 >= 27 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 -8 iv1_series1_b_3 -16 iv1_series1_b_4 5 iv1_ge_27 >= -26 ;
-1 iv1_ge_27 1 iv1_ge_26 >= 0 ;
1 iv1_ge_26 1 ~iv1_ge_27 2 ~iv1_eq_26 >= 2 ;
-1 iv1_ge_26 -1 ~iv1_ge_27 1 iv1_eq_26 >= -1 ;
1 iv1_eq_26 1 ~iv784_iv784_t >= 1 ;
1 ~iv1_eq_26 1 iv784_iv784_t >= 1 ;
* constraint equals iff
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 8 iv2_series2_b_3 16 iv2_series2_b_4 27 ~iv2_ge_27 >= 27 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 -8 iv2_series2_b_3 -16 iv2_series2_b_4 5 iv2_ge_27 >= -26 ;
-1 iv2_ge_27 1 iv2_ge_26 >= 0 ;
1 iv2_ge_26 1 ~iv2_ge_27 2 ~iv2_eq_26 >= 2 ;
-1 iv2_ge_26 -1 ~iv2_ge_27 1 iv2_eq_26 >= -1 ;
1 iv2_eq_26 1 ~iv785_iv785_t >= 1 ;
1 ~iv2_eq_26 1 iv785_iv785_t >= 1 ;
* constraint equals iff
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 8 iv3_series3_b_3 16 iv3_series3_b_4 27 ~iv3_ge_27 >= 27 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 -8 iv3_series3_b_3 -16 iv3_series3_b_4 5 iv3_ge_27 >= -26 ;
-1 iv3_ge_27 1 iv3_ge_26 >= 0 ;
1 iv3_ge_26 1 ~iv3_ge_27 2 ~iv3_eq_26 >= 2 ;
-1 iv3_ge_26 -1 ~iv3_ge_27 1 iv3_eq_26 >= -1 ;
1 iv3_eq_26 1 ~iv786_iv786_t >= 1 ;
1 ~iv3_eq_26 1 iv786_iv786_t >= 1 ;
* constraint equals iff
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 8 iv4_series4_b_3 16 iv4_series4_b_4 27 ~iv4_ge_27 >= 27 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 -8 iv4_series4_b_3 -16 iv4_series4_b_4 5 iv4_ge_27 >= -26 ;
-1 iv4_ge_27 1 iv4_ge_26 >= 0 ;
1 iv4_ge_26 1 ~iv4_ge_27 2 ~iv4_eq_26 >= 2 ;
-1 iv4_ge_26 -1 ~iv4_ge_27 1 iv4_eq_26 >= -1 ;
1 iv4_eq_26 1 ~iv787_iv787_t >= 1 ;
1 ~iv4_eq_26 1 iv787_iv787_t >= 1 ;
* constraint equals iff
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 8 iv5_series5_b_3 16 iv5_series5_b_4 27 ~iv5_ge_27 >= 27 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 -8 iv5_series5_b_3 -16 iv5_series5_b_4 5 iv5_ge_27 >= -26 ;
-1 iv5_ge_27 1 iv5_ge_26 >= 0 ;
1 iv5_ge_26 1 ~iv5_ge_27 2 ~iv5_eq_26 >= 2 ;
-1 iv5_ge_26 -1 ~iv5_ge_27 1 iv5_eq_26 >= -1 ;
1 iv5_eq_26 1 ~iv788_iv788_t >= 1 ;
1 ~iv5_eq_26 1 iv788_iv788_t >= 1 ;
* constraint equals iff
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 8 iv6_series6_b_3 16 iv6_series6_b_4 27 ~iv6_ge_27 >= 27 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 -8 iv6_series6_b_3 -16 iv6_series6_b_4 5 iv6_ge_27 >= -26 ;
-1 iv6_ge_27 1 iv6_ge_26 >= 0 ;
1 iv6_ge_26 1 ~iv6_ge_27 2 ~iv6_eq_26 >= 2 ;
-1 iv6_ge_26 -1 ~iv6_ge_27 1 iv6_eq_26 >= -1 ;
1 iv6_eq_26 1 ~iv789_iv789_t >= 1 ;
1 ~iv6_eq_26 1 iv789_iv789_t >= 1 ;
* constraint equals iff
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 8 iv7_series7_b_3 16 iv7_series7_b_4 27 ~iv7_ge_27 >= 27 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 -8 iv7_series7_b_3 -16 iv7_series7_b_4 5 iv7_ge_27 >= -26 ;
-1 iv7_ge_27 1 iv7_ge_26 >= 0 ;
1 iv7_ge_26 1 ~iv7_ge_27 2 ~iv7_eq_26 >= 2 ;
-1 iv7_ge_26 -1 ~iv7_ge_27 1 iv7_eq_26 >= -1 ;
1 iv7_eq_26 1 ~iv790_iv790_t >= 1 ;
1 ~iv7_eq_26 1 iv790_iv790_t >= 1 ;
* constraint equals iff
1 iv8_series8_b_0 2 iv8_series8_b_1 4 iv8_series8_b_2 8 iv8_series8_b_3 16 iv8_series8_b_4 27 ~iv8_ge_27 >= 27 ;
-1 iv8_series8_b_0 -2 iv8_series8_b_1 -4 iv8_series8_b_2 -8 iv8_series8_b_3 -16 iv8_series8_b_4 5 iv8_ge_27 >= -26 ;
-1 iv8_ge_27 1 iv8_ge_26 >= 0 ;
1 iv8_ge_26 1 ~iv8_ge_27 2 ~iv8_eq_26 >= 2 ;
-1 iv8_ge_26 -1 ~iv8_ge_27 1 iv8_eq_26 >= -1 ;
1 iv8_eq_26 1 ~iv791_iv791_t >= 1 ;
1 ~iv8_eq_26 1 iv791_iv791_t >= 1 ;
* constraint equals iff
1 iv9_series9_b_0 2 iv9_series9_b_1 4 iv9_series9_b_2 8 iv9_series9_b_3 16 iv9_series9_b_4 27 ~iv9_ge_27 >= 27 ;
-1 iv9_series9_b_0 -2 iv9_series9_b_1 -4 iv9_series9_b_2 -8 iv9_series9_b_3 -16 iv9_series9_b_4 5 iv9_ge_27 >= -26 ;
-1 iv9_ge_27 1 iv9_ge_26 >= 0 ;
1 iv9_ge_26 1 ~iv9_ge_27 2 ~iv9_eq_26 >= 2 ;
-1 iv9_ge_26 -1 ~iv9_ge_27 1 iv9_eq_26 >= -1 ;
1 iv9_eq_26 1 ~iv792_iv792_t >= 1 ;
1 ~iv9_eq_26 1 iv792_iv792_t >= 1 ;
* constraint equals iff
1 iv10_series10_b_0 2 iv10_series10_b_1 4 iv10_series10_b_2 8 iv10_series10_b_3 16 iv10_series10_b_4 27 ~iv10_ge_27 >= 27 ;
-1 iv10_series10_b_0 -2 iv10_series10_b_1 -4 iv10_series10_b_2 -8 iv10_series10_b_3 -16 iv10_series10_b_4 5 iv10_ge_27 >= -26 ;
-1 iv10_ge_27 1 iv10_ge_26 >= 0 ;
1 iv10_ge_26 1 ~iv10_ge_27 2 ~iv10_eq_26 >= 2 ;
-1 iv10_ge_26 -1 ~iv10_ge_27 1 iv10_eq_26 >= -1 ;
1 iv10_eq_26 1 ~iv793_iv793_t >= 1 ;
1 ~iv10_eq_26 1 iv793_iv793_t >= 1 ;
* constraint equals iff
1 iv11_series11_b_0 2 iv11_series11_b_1 4 iv11_series11_b_2 8 iv11_series11_b_3 16 iv11_series11_b_4 27 ~iv11_ge_27 >= 27 ;
-1 iv11_series11_b_0 -2 iv11_series11_b_1 -4 iv11_series11_b_2 -8 iv11_series11_b_3 -16 iv11_series11_b_4 5 iv11_ge_27 >= -26 ;
-1 iv11_ge_27 1 iv11_ge_26 >= 0 ;
1 iv11_ge_26 1 ~iv11_ge_27 2 ~iv11_eq_26 >= 2 ;
-1 iv11_ge_26 -1 ~iv11_ge_27 1 iv11_eq_26 >= -1 ;
1 iv11_eq_26 1 ~iv794_iv794_t >= 1 ;
1 ~iv11_eq_26 1 iv794_iv794_t >= 1 ;
* constraint equals iff
1 iv12_series12_b_0 2 iv12_series12_b_1 4 iv12_series12_b_2 8 iv12_series12_b_3 16 iv12_series12_b_4 27 ~iv12_ge_27 >= 27 ;
-1 iv12_series12_b_0 -2 iv12_series12_b_1 -4 iv12_series12_b_2 -8 iv12_series12_b_3 -16 iv12_series12_b_4 5 iv12_ge_27 >= -26 ;
-1 iv12_ge_27 1 iv12_ge_26 >= 0 ;
1 iv12_ge_26 1 ~iv12_ge_27 2 ~iv12_eq_26 >= 2 ;
-1 iv12_ge_26 -1 ~iv12_ge_27 1 iv12_eq_26 >= -1 ;
1 iv12_eq_26 1 ~iv795_iv795_t >= 1 ;
1 ~iv12_eq_26 1 iv795_iv795_t >= 1 ;
* constraint equals iff
1 iv13_series13_b_0 2 iv13_series13_b_1 4 iv13_series13_b_2 8 iv13_series13_b_3 16 iv13_series13_b_4 27 ~iv13_ge_27 >= 27 ;
-1 iv13_series13_b_0 -2 iv13_series13_b_1 -4 iv13_series13_b_2 -8 iv13_series13_b_3 -16 iv13_series13_b_4 5 iv13_ge_27 >= -26 ;
-1 iv13_ge_27 1 iv13_ge_26 >= 0 ;
1 iv13_ge_26 1 ~iv13_ge_27 2 ~iv13_eq_26 >= 2 ;
-1 iv13_ge_26 -1 ~iv13_ge_27 1 iv13_eq_26 >= -1 ;
1 iv13_eq_26 1 ~iv796_iv796_t >= 1 ;
1 ~iv13_eq_26 1 iv796_iv796_t >= 1 ;
* constraint equals iff
1 iv14_series14_b_0 2 iv14_series14_b_1 4 iv14_series14_b_2 8 iv14_series14_b_3 16 iv14_series14_b_4 27 ~iv14_ge_27 >= 27 ;
-1 iv14_series14_b_0 -2 iv14_series14_b_1 -4 iv14_series14_b_2 -8 iv14_series14_b_3 -16 iv14_series14_b_4 5 iv14_ge_27 >= -26 ;
-1 iv14_ge_27 1 iv14_ge_26 >= 0 ;
1 iv14_ge_26 1 ~iv14_ge_27 2 ~iv14_eq_26 >= 2 ;
-1 iv14_ge_26 -1 ~iv14_ge_27 1 iv14_eq_26 >= -1 ;
1 iv14_eq_26 1 ~iv797_iv797_t >= 1 ;
1 ~iv14_eq_26 1 iv797_iv797_t >= 1 ;
* constraint equals iff
1 iv15_series15_b_0 2 iv15_series15_b_1 4 iv15_series15_b_2 8 iv15_series15_b_3 16 iv15_series15_b_4 27 ~iv15_ge_27 >= 27 ;
-1 iv15_series15_b_0 -2 iv15_series15_b_1 -4 iv15_series15_b_2 -8 iv15_series15_b_3 -16 iv15_series15_b_4 5 iv15_ge_27 >= -26 ;
-1 iv15_ge_27 1 iv15_ge_26 >= 0 ;
1 iv15_ge_26 1 ~iv15_ge_27 2 ~iv15_eq_26 >= 2 ;
-1 iv15_ge_26 -1 ~iv15_ge_27 1 iv15_eq_26 >= -1 ;
1 iv15_eq_26 1 ~iv798_iv798_t >= 1 ;
1 ~iv15_eq_26 1 iv798_iv798_t >= 1 ;
* constraint equals iff
1 iv16_series16_b_0 2 iv16_series16_b_1 4 iv16_series16_b_2 8 iv16_series16_b_3 16 iv16_series16_b_4 27 ~iv16_ge_27 >= 27 ;
-1 iv16_series16_b_0 -2 iv16_series16_b_1 -4 iv16_series16_b_2 -8 iv16_series16_b_3 -16 iv16_series16_b_4 5 iv16_ge_27 >= -26 ;
-1 iv16_ge_27 1 iv16_ge_26 >= 0 ;
1 iv16_ge_26 1 ~iv16_ge_27 2 ~iv16_eq_26 >= 2 ;
-1 iv16_ge_26 -1 ~iv16_ge_27 1 iv16_eq_26 >= -1 ;
1 iv16_eq_26 1 ~iv799_iv799_t >= 1 ;
1 ~iv16_eq_26 1 iv799_iv799_t >= 1 ;
* constraint equals iff
1 iv17_series17_b_0 2 iv17_series17_b_1 4 iv17_series17_b_2 8 iv17_series17_b_3 16 iv17_series17_b_4 27 ~iv17_ge_27 >= 27 ;
-1 iv17_series17_b_0 -2 iv17_series17_b_1 -4 iv17_series17_b_2 -8 iv17_series17_b_3 -16 iv17_series17_b_4 5 iv17_ge_27 >= -26 ;
-1 iv17_ge_27 1 iv17_ge_26 >= 0 ;
1 iv17_ge_26 1 ~iv17_ge_27 2 ~iv17_eq_26 >= 2 ;
-1 iv17_ge_26 -1 ~iv17_ge_27 1 iv17_eq_26 >= -1 ;
1 iv17_eq_26 1 ~iv800_iv800_t >= 1 ;
1 ~iv17_eq_26 1 iv800_iv800_t >= 1 ;
* constraint equals iff
1 iv18_series18_b_0 2 iv18_series18_b_1 4 iv18_series18_b_2 8 iv18_series18_b_3 16 iv18_series18_b_4 27 ~iv18_ge_27 >= 27 ;
-1 iv18_series18_b_0 -2 iv18_series18_b_1 -4 iv18_series18_b_2 -8 iv18_series18_b_3 -16 iv18_series18_b_4 5 iv18_ge_27 >= -26 ;
-1 iv18_ge_27 1 iv18_ge_26 >= 0 ;
1 iv18_ge_26 1 ~iv18_ge_27 2 ~iv18_eq_26 >= 2 ;
-1 iv18_ge_26 -1 ~iv18_ge_27 1 iv18_eq_26 >= -1 ;
1 iv18_eq_26 1 ~iv801_iv801_t >= 1 ;
1 ~iv18_eq_26 1 iv801_iv801_t >= 1 ;
* constraint equals iff
1 iv19_series19_b_0 2 iv19_series19_b_1 4 iv19_series19_b_2 8 iv19_series19_b_3 16 iv19_series19_b_4 27 ~iv19_ge_27 >= 27 ;
-1 iv19_series19_b_0 -2 iv19_series19_b_1 -4 iv19_series19_b_2 -8 iv19_series19_b_3 -16 iv19_series19_b_4 5 iv19_ge_27 >= -26 ;
-1 iv19_ge_27 1 iv19_ge_26 >= 0 ;
1 iv19_ge_26 1 ~iv19_ge_27 2 ~iv19_eq_26 >= 2 ;
-1 iv19_ge_26 -1 ~iv19_ge_27 1 iv19_eq_26 >= -1 ;
1 iv19_eq_26 1 ~iv802_iv802_t >= 1 ;
1 ~iv19_eq_26 1 iv802_iv802_t >= 1 ;
* constraint equals iff
1 iv20_series20_b_0 2 iv20_series20_b_1 4 iv20_series20_b_2 8 iv20_series20_b_3 16 iv20_series20_b_4 27 ~iv20_ge_27 >= 27 ;
-1 iv20_series20_b_0 -2 iv20_series20_b_1 -4 iv20_series20_b_2 -8 iv20_series20_b_3 -16 iv20_series20_b_4 5 iv20_ge_27 >= -26 ;
-1 iv20_ge_27 1 iv20_ge_26 >= 0 ;
1 iv20_ge_26 1 ~iv20_ge_27 2 ~iv20_eq_26 >= 2 ;
-1 iv20_ge_26 -1 ~iv20_ge_27 1 iv20_eq_26 >= -1 ;
1 iv20_eq_26 1 ~iv803_iv803_t >= 1 ;
1 ~iv20_eq_26 1 iv803_iv803_t >= 1 ;
* constraint equals iff
1 iv21_series21_b_0 2 iv21_series21_b_1 4 iv21_series21_b_2 8 iv21_series21_b_3 16 iv21_series21_b_4 27 ~iv21_ge_27 >= 27 ;
-1 iv21_series21_b_0 -2 iv21_series21_b_1 -4 iv21_series21_b_2 -8 iv21_series21_b_3 -16 iv21_series21_b_4 5 iv21_ge_27 >= -26 ;
-1 iv21_ge_27 1 iv21_ge_26 >= 0 ;
1 iv21_ge_26 1 ~iv21_ge_27 2 ~iv21_eq_26 >= 2 ;
-1 iv21_ge_26 -1 ~iv21_ge_27 1 iv21_eq_26 >= -1 ;
1 iv21_eq_26 1 ~iv804_iv804_t >= 1 ;
1 ~iv21_eq_26 1 iv804_iv804_t >= 1 ;
* constraint equals iff
1 iv22_series22_b_0 2 iv22_series22_b_1 4 iv22_series22_b_2 8 iv22_series22_b_3 16 iv22_series22_b_4 27 ~iv22_ge_27 >= 27 ;
-1 iv22_series22_b_0 -2 iv22_series22_b_1 -4 iv22_series22_b_2 -8 iv22_series22_b_3 -16 iv22_series22_b_4 5 iv22_ge_27 >= -26 ;
-1 iv22_ge_27 1 iv22_ge_26 >= 0 ;
1 iv22_ge_26 1 ~iv22_ge_27 2 ~iv22_eq_26 >= 2 ;
-1 iv22_ge_26 -1 ~iv22_ge_27 1 iv22_eq_26 >= -1 ;
1 iv22_eq_26 1 ~iv805_iv805_t >= 1 ;
1 ~iv22_eq_26 1 iv805_iv805_t >= 1 ;
* constraint equals iff
1 iv23_series23_b_0 2 iv23_series23_b_1 4 iv23_series23_b_2 8 iv23_series23_b_3 16 iv23_series23_b_4 27 ~iv23_ge_27 >= 27 ;
-1 iv23_series23_b_0 -2 iv23_series23_b_1 -4 iv23_series23_b_2 -8 iv23_series23_b_3 -16 iv23_series23_b_4 5 iv23_ge_27 >= -26 ;
-1 iv23_ge_27 1 iv23_ge_26 >= 0 ;
1 iv23_ge_26 1 ~iv23_ge_27 2 ~iv23_eq_26 >= 2 ;
-1 iv23_ge_26 -1 ~iv23_ge_27 1 iv23_eq_26 >= -1 ;
1 iv23_eq_26 1 ~iv806_iv806_t >= 1 ;
1 ~iv23_eq_26 1 iv806_iv806_t >= 1 ;
* constraint equals iff
1 iv24_series24_b_0 2 iv24_series24_b_1 4 iv24_series24_b_2 8 iv24_series24_b_3 16 iv24_series24_b_4 27 ~iv24_ge_27 >= 27 ;
-1 iv24_series24_b_0 -2 iv24_series24_b_1 -4 iv24_series24_b_2 -8 iv24_series24_b_3 -16 iv24_series24_b_4 5 iv24_ge_27 >= -26 ;
-1 iv24_ge_27 1 iv24_ge_26 >= 0 ;
1 iv24_ge_26 1 ~iv24_ge_27 2 ~iv24_eq_26 >= 2 ;
-1 iv24_ge_26 -1 ~iv24_ge_27 1 iv24_eq_26 >= -1 ;
1 iv24_eq_26 1 ~iv807_iv807_t >= 1 ;
1 ~iv24_eq_26 1 iv807_iv807_t >= 1 ;
* constraint equals iff
1 iv25_series25_b_0 2 iv25_series25_b_1 4 iv25_series25_b_2 8 iv25_series25_b_3 16 iv25_series25_b_4 27 ~iv25_ge_27 >= 27 ;
-1 iv25_series25_b_0 -2 iv25_series25_b_1 -4 iv25_series25_b_2 -8 iv25_series25_b_3 -16 iv25_series25_b_4 5 iv25_ge_27 >= -26 ;
-1 iv25_ge_27 1 iv25_ge_26 >= 0 ;
1 iv25_ge_26 1 ~iv25_ge_27 2 ~iv25_eq_26 >= 2 ;
-1 iv25_ge_26 -1 ~iv25_ge_27 1 iv25_eq_26 >= -1 ;
1 iv25_eq_26 1 ~iv808_iv808_t >= 1 ;
1 ~iv25_eq_26 1 iv808_iv808_t >= 1 ;
* constraint equals iff
1 iv26_series26_b_0 2 iv26_series26_b_1 4 iv26_series26_b_2 8 iv26_series26_b_3 16 iv26_series26_b_4 27 ~iv26_ge_27 >= 27 ;
-1 iv26_series26_b_0 -2 iv26_series26_b_1 -4 iv26_series26_b_2 -8 iv26_series26_b_3 -16 iv26_series26_b_4 5 iv26_ge_27 >= -26 ;
-1 iv26_ge_27 1 iv26_ge_26 >= 0 ;
1 iv26_ge_26 1 ~iv26_ge_27 2 ~iv26_eq_26 >= 2 ;
-1 iv26_ge_26 -1 ~iv26_ge_27 1 iv26_eq_26 >= -1 ;
1 iv26_eq_26 1 ~iv809_iv809_t >= 1 ;
1 ~iv26_eq_26 1 iv809_iv809_t >= 1 ;
* constraint equals iff
1 iv27_series27_b_0 2 iv27_series27_b_1 4 iv27_series27_b_2 8 iv27_series27_b_3 16 iv27_series27_b_4 27 ~iv27_ge_27 >= 27 ;
-1 iv27_series27_b_0 -2 iv27_series27_b_1 -4 iv27_series27_b_2 -8 iv27_series27_b_3 -16 iv27_series27_b_4 5 iv27_ge_27 >= -26 ;
-1 iv27_ge_27 1 iv27_ge_26 >= 0 ;
1 iv27_ge_26 1 ~iv27_ge_27 2 ~iv27_eq_26 >= 2 ;
-1 iv27_ge_26 -1 ~iv27_ge_27 1 iv27_eq_26 >= -1 ;
1 iv27_eq_26 1 ~iv810_iv810_t >= 1 ;
1 ~iv27_eq_26 1 iv810_iv810_t >= 1 ;
* constraint equals iff
1 iv28_series28_b_0 2 iv28_series28_b_1 4 iv28_series28_b_2 8 iv28_series28_b_3 16 iv28_series28_b_4 27 ~iv28_ge_27 >= 27 ;
-1 iv28_series28_b_0 -2 iv28_series28_b_1 -4 iv28_series28_b_2 -8 iv28_series28_b_3 -16 iv28_series28_b_4 5 iv28_ge_27 >= -26 ;
-1 iv28_ge_27 1 iv28_ge_26 >= 0 ;
1 iv28_ge_26 1 ~iv28_ge_27 2 ~iv28_eq_26 >= 2 ;
-1 iv28_ge_26 -1 ~iv28_ge_27 1 iv28_eq_26 >= -1 ;
1 iv28_eq_26 1 ~iv811_iv811_t >= 1 ;
1 ~iv28_eq_26 1 iv811_iv811_t >= 1 ;
* constraint linear equality
* linear eq -1*varidx 26 1*varidx 783 1*varidx 784 1*varidx 785 1*varidx 786 1*varidx 787 1*varidx 788 1*varidx 789 1*varidx 790 1*varidx 791 1*varidx 792 1*varidx 793 1*varidx 794 1*varidx 795 1*varidx 796 1*varidx 797 1*varidx 798 1*varidx 799 1*varidx 800 1*varidx 801 1*varidx 802 1*varidx 803 1*varidx 804 1*varidx 805 1*varidx 806 1*varidx 807 1*varidx 808 1*varidx 809 1*varidx 810 1*varidx 811 <= 0
-1 iv26_series26_b_0 -2 iv26_series26_b_1 -4 iv26_series26_b_2 -8 iv26_series26_b_3 -16 iv26_series26_b_4 1 iv783_iv783_t 1 iv784_iv784_t 1 iv785_iv785_t 1 iv786_iv786_t 1 iv787_iv787_t 1 iv788_iv788_t 1 iv789_iv789_t 1 iv790_iv790_t 1 iv791_iv791_t 1 iv792_iv792_t 1 iv793_iv793_t 1 iv794_iv794_t 1 iv795_iv795_t 1 iv796_iv796_t 1 iv797_iv797_t 1 iv798_iv798_t 1 iv799_iv799_t 1 iv800_iv800_t 1 iv801_iv801_t 1 iv802_iv802_t 1 iv803_iv803_t 1 iv804_iv804_t 1 iv805_iv805_t 1 iv806_iv806_t 1 iv807_iv807_t 1 iv808_iv808_t 1 iv809_iv809_t 1 iv810_iv810_t 1 iv811_iv811_t >= 0 ;
1 iv26_series26_b_0 2 iv26_series26_b_1 4 iv26_series26_b_2 8 iv26_series26_b_3 16 iv26_series26_b_4 -1 iv783_iv783_t -1 iv784_iv784_t -1 iv785_iv785_t -1 iv786_iv786_t -1 iv787_iv787_t -1 iv788_iv788_t -1 iv789_iv789_t -1 iv790_iv790_t -1 iv791_iv791_t -1 iv792_iv792_t -1 iv793_iv793_t -1 iv794_iv794_t -1 iv795_iv795_t -1 iv796_iv796_t -1 iv797_iv797_t -1 iv798_iv798_t -1 iv799_iv799_t -1 iv800_iv800_t -1 iv801_iv801_t -1 iv802_iv802_t -1 iv803_iv803_t -1 iv804_iv804_t -1 iv805_iv805_t -1 iv806_iv806_t -1 iv807_iv807_t -1 iv808_iv808_t -1 iv809_iv809_t -1 iv810_iv810_t -1 iv811_iv811_t >= 0 ;
* constraint equals iff
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 8 iv0_series0_b_3 16 iv0_series0_b_4 28 ~iv0_ge_28 >= 28 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 -8 iv0_series0_b_3 -16 iv0_series0_b_4 4 iv0_ge_28 >= -27 ;
-1 iv0_ge_28 1 iv0_ge_27 >= 0 ;
1 iv0_ge_27 1 ~iv0_ge_28 2 ~iv0_eq_27 >= 2 ;
-1 iv0_ge_27 -1 ~iv0_ge_28 1 iv0_eq_27 >= -1 ;
1 iv0_eq_27 1 ~iv812_iv812_t >= 1 ;
1 ~iv0_eq_27 1 iv812_iv812_t >= 1 ;
* constraint equals iff
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 8 iv1_series1_b_3 16 iv1_series1_b_4 28 ~iv1_ge_28 >= 28 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 -8 iv1_series1_b_3 -16 iv1_series1_b_4 4 iv1_ge_28 >= -27 ;
-1 iv1_ge_28 1 iv1_ge_27 >= 0 ;
1 iv1_ge_27 1 ~iv1_ge_28 2 ~iv1_eq_27 >= 2 ;
-1 iv1_ge_27 -1 ~iv1_ge_28 1 iv1_eq_27 >= -1 ;
1 iv1_eq_27 1 ~iv813_iv813_t >= 1 ;
1 ~iv1_eq_27 1 iv813_iv813_t >= 1 ;
* constraint equals iff
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 8 iv2_series2_b_3 16 iv2_series2_b_4 28 ~iv2_ge_28 >= 28 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 -8 iv2_series2_b_3 -16 iv2_series2_b_4 4 iv2_ge_28 >= -27 ;
-1 iv2_ge_28 1 iv2_ge_27 >= 0 ;
1 iv2_ge_27 1 ~iv2_ge_28 2 ~iv2_eq_27 >= 2 ;
-1 iv2_ge_27 -1 ~iv2_ge_28 1 iv2_eq_27 >= -1 ;
1 iv2_eq_27 1 ~iv814_iv814_t >= 1 ;
1 ~iv2_eq_27 1 iv814_iv814_t >= 1 ;
* constraint equals iff
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 8 iv3_series3_b_3 16 iv3_series3_b_4 28 ~iv3_ge_28 >= 28 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 -8 iv3_series3_b_3 -16 iv3_series3_b_4 4 iv3_ge_28 >= -27 ;
-1 iv3_ge_28 1 iv3_ge_27 >= 0 ;
1 iv3_ge_27 1 ~iv3_ge_28 2 ~iv3_eq_27 >= 2 ;
-1 iv3_ge_27 -1 ~iv3_ge_28 1 iv3_eq_27 >= -1 ;
1 iv3_eq_27 1 ~iv815_iv815_t >= 1 ;
1 ~iv3_eq_27 1 iv815_iv815_t >= 1 ;
* constraint equals iff
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 8 iv4_series4_b_3 16 iv4_series4_b_4 28 ~iv4_ge_28 >= 28 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 -8 iv4_series4_b_3 -16 iv4_series4_b_4 4 iv4_ge_28 >= -27 ;
-1 iv4_ge_28 1 iv4_ge_27 >= 0 ;
1 iv4_ge_27 1 ~iv4_ge_28 2 ~iv4_eq_27 >= 2 ;
-1 iv4_ge_27 -1 ~iv4_ge_28 1 iv4_eq_27 >= -1 ;
1 iv4_eq_27 1 ~iv816_iv816_t >= 1 ;
1 ~iv4_eq_27 1 iv816_iv816_t >= 1 ;
* constraint equals iff
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 8 iv5_series5_b_3 16 iv5_series5_b_4 28 ~iv5_ge_28 >= 28 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 -8 iv5_series5_b_3 -16 iv5_series5_b_4 4 iv5_ge_28 >= -27 ;
-1 iv5_ge_28 1 iv5_ge_27 >= 0 ;
1 iv5_ge_27 1 ~iv5_ge_28 2 ~iv5_eq_27 >= 2 ;
-1 iv5_ge_27 -1 ~iv5_ge_28 1 iv5_eq_27 >= -1 ;
1 iv5_eq_27 1 ~iv817_iv817_t >= 1 ;
1 ~iv5_eq_27 1 iv817_iv817_t >= 1 ;
* constraint equals iff
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 8 iv6_series6_b_3 16 iv6_series6_b_4 28 ~iv6_ge_28 >= 28 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 -8 iv6_series6_b_3 -16 iv6_series6_b_4 4 iv6_ge_28 >= -27 ;
-1 iv6_ge_28 1 iv6_ge_27 >= 0 ;
1 iv6_ge_27 1 ~iv6_ge_28 2 ~iv6_eq_27 >= 2 ;
-1 iv6_ge_27 -1 ~iv6_ge_28 1 iv6_eq_27 >= -1 ;
1 iv6_eq_27 1 ~iv818_iv818_t >= 1 ;
1 ~iv6_eq_27 1 iv818_iv818_t >= 1 ;
* constraint equals iff
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 8 iv7_series7_b_3 16 iv7_series7_b_4 28 ~iv7_ge_28 >= 28 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 -8 iv7_series7_b_3 -16 iv7_series7_b_4 4 iv7_ge_28 >= -27 ;
-1 iv7_ge_28 1 iv7_ge_27 >= 0 ;
1 iv7_ge_27 1 ~iv7_ge_28 2 ~iv7_eq_27 >= 2 ;
-1 iv7_ge_27 -1 ~iv7_ge_28 1 iv7_eq_27 >= -1 ;
1 iv7_eq_27 1 ~iv819_iv819_t >= 1 ;
1 ~iv7_eq_27 1 iv819_iv819_t >= 1 ;
* constraint equals iff
1 iv8_series8_b_0 2 iv8_series8_b_1 4 iv8_series8_b_2 8 iv8_series8_b_3 16 iv8_series8_b_4 28 ~iv8_ge_28 >= 28 ;
-1 iv8_series8_b_0 -2 iv8_series8_b_1 -4 iv8_series8_b_2 -8 iv8_series8_b_3 -16 iv8_series8_b_4 4 iv8_ge_28 >= -27 ;
-1 iv8_ge_28 1 iv8_ge_27 >= 0 ;
1 iv8_ge_27 1 ~iv8_ge_28 2 ~iv8_eq_27 >= 2 ;
-1 iv8_ge_27 -1 ~iv8_ge_28 1 iv8_eq_27 >= -1 ;
1 iv8_eq_27 1 ~iv820_iv820_t >= 1 ;
1 ~iv8_eq_27 1 iv820_iv820_t >= 1 ;
* constraint equals iff
1 iv9_series9_b_0 2 iv9_series9_b_1 4 iv9_series9_b_2 8 iv9_series9_b_3 16 iv9_series9_b_4 28 ~iv9_ge_28 >= 28 ;
-1 iv9_series9_b_0 -2 iv9_series9_b_1 -4 iv9_series9_b_2 -8 iv9_series9_b_3 -16 iv9_series9_b_4 4 iv9_ge_28 >= -27 ;
-1 iv9_ge_28 1 iv9_ge_27 >= 0 ;
1 iv9_ge_27 1 ~iv9_ge_28 2 ~iv9_eq_27 >= 2 ;
-1 iv9_ge_27 -1 ~iv9_ge_28 1 iv9_eq_27 >= -1 ;
1 iv9_eq_27 1 ~iv821_iv821_t >= 1 ;
1 ~iv9_eq_27 1 iv821_iv821_t >= 1 ;
* constraint equals iff
1 iv10_series10_b_0 2 iv10_series10_b_1 4 iv10_series10_b_2 8 iv10_series10_b_3 16 iv10_series10_b_4 28 ~iv10_ge_28 >= 28 ;
-1 iv10_series10_b_0 -2 iv10_series10_b_1 -4 iv10_series10_b_2 -8 iv10_series10_b_3 -16 iv10_series10_b_4 4 iv10_ge_28 >= -27 ;
-1 iv10_ge_28 1 iv10_ge_27 >= 0 ;
1 iv10_ge_27 1 ~iv10_ge_28 2 ~iv10_eq_27 >= 2 ;
-1 iv10_ge_27 -1 ~iv10_ge_28 1 iv10_eq_27 >= -1 ;
1 iv10_eq_27 1 ~iv822_iv822_t >= 1 ;
1 ~iv10_eq_27 1 iv822_iv822_t >= 1 ;
* constraint equals iff
1 iv11_series11_b_0 2 iv11_series11_b_1 4 iv11_series11_b_2 8 iv11_series11_b_3 16 iv11_series11_b_4 28 ~iv11_ge_28 >= 28 ;
-1 iv11_series11_b_0 -2 iv11_series11_b_1 -4 iv11_series11_b_2 -8 iv11_series11_b_3 -16 iv11_series11_b_4 4 iv11_ge_28 >= -27 ;
-1 iv11_ge_28 1 iv11_ge_27 >= 0 ;
1 iv11_ge_27 1 ~iv11_ge_28 2 ~iv11_eq_27 >= 2 ;
-1 iv11_ge_27 -1 ~iv11_ge_28 1 iv11_eq_27 >= -1 ;
1 iv11_eq_27 1 ~iv823_iv823_t >= 1 ;
1 ~iv11_eq_27 1 iv823_iv823_t >= 1 ;
* constraint equals iff
1 iv12_series12_b_0 2 iv12_series12_b_1 4 iv12_series12_b_2 8 iv12_series12_b_3 16 iv12_series12_b_4 28 ~iv12_ge_28 >= 28 ;
-1 iv12_series12_b_0 -2 iv12_series12_b_1 -4 iv12_series12_b_2 -8 iv12_series12_b_3 -16 iv12_series12_b_4 4 iv12_ge_28 >= -27 ;
-1 iv12_ge_28 1 iv12_ge_27 >= 0 ;
1 iv12_ge_27 1 ~iv12_ge_28 2 ~iv12_eq_27 >= 2 ;
-1 iv12_ge_27 -1 ~iv12_ge_28 1 iv12_eq_27 >= -1 ;
1 iv12_eq_27 1 ~iv824_iv824_t >= 1 ;
1 ~iv12_eq_27 1 iv824_iv824_t >= 1 ;
* constraint equals iff
1 iv13_series13_b_0 2 iv13_series13_b_1 4 iv13_series13_b_2 8 iv13_series13_b_3 16 iv13_series13_b_4 28 ~iv13_ge_28 >= 28 ;
-1 iv13_series13_b_0 -2 iv13_series13_b_1 -4 iv13_series13_b_2 -8 iv13_series13_b_3 -16 iv13_series13_b_4 4 iv13_ge_28 >= -27 ;
-1 iv13_ge_28 1 iv13_ge_27 >= 0 ;
1 iv13_ge_27 1 ~iv13_ge_28 2 ~iv13_eq_27 >= 2 ;
-1 iv13_ge_27 -1 ~iv13_ge_28 1 iv13_eq_27 >= -1 ;
1 iv13_eq_27 1 ~iv825_iv825_t >= 1 ;
1 ~iv13_eq_27 1 iv825_iv825_t >= 1 ;
* constraint equals iff
1 iv14_series14_b_0 2 iv14_series14_b_1 4 iv14_series14_b_2 8 iv14_series14_b_3 16 iv14_series14_b_4 28 ~iv14_ge_28 >= 28 ;
-1 iv14_series14_b_0 -2 iv14_series14_b_1 -4 iv14_series14_b_2 -8 iv14_series14_b_3 -16 iv14_series14_b_4 4 iv14_ge_28 >= -27 ;
-1 iv14_ge_28 1 iv14_ge_27 >= 0 ;
1 iv14_ge_27 1 ~iv14_ge_28 2 ~iv14_eq_27 >= 2 ;
-1 iv14_ge_27 -1 ~iv14_ge_28 1 iv14_eq_27 >= -1 ;
1 iv14_eq_27 1 ~iv826_iv826_t >= 1 ;
1 ~iv14_eq_27 1 iv826_iv826_t >= 1 ;
* constraint equals iff
1 iv15_series15_b_0 2 iv15_series15_b_1 4 iv15_series15_b_2 8 iv15_series15_b_3 16 iv15_series15_b_4 28 ~iv15_ge_28 >= 28 ;
-1 iv15_series15_b_0 -2 iv15_series15_b_1 -4 iv15_series15_b_2 -8 iv15_series15_b_3 -16 iv15_series15_b_4 4 iv15_ge_28 >= -27 ;
-1 iv15_ge_28 1 iv15_ge_27 >= 0 ;
1 iv15_ge_27 1 ~iv15_ge_28 2 ~iv15_eq_27 >= 2 ;
-1 iv15_ge_27 -1 ~iv15_ge_28 1 iv15_eq_27 >= -1 ;
1 iv15_eq_27 1 ~iv827_iv827_t >= 1 ;
1 ~iv15_eq_27 1 iv827_iv827_t >= 1 ;
* constraint equals iff
1 iv16_series16_b_0 2 iv16_series16_b_1 4 iv16_series16_b_2 8 iv16_series16_b_3 16 iv16_series16_b_4 28 ~iv16_ge_28 >= 28 ;
-1 iv16_series16_b_0 -2 iv16_series16_b_1 -4 iv16_series16_b_2 -8 iv16_series16_b_3 -16 iv16_series16_b_4 4 iv16_ge_28 >= -27 ;
-1 iv16_ge_28 1 iv16_ge_27 >= 0 ;
1 iv16_ge_27 1 ~iv16_ge_28 2 ~iv16_eq_27 >= 2 ;
-1 iv16_ge_27 -1 ~iv16_ge_28 1 iv16_eq_27 >= -1 ;
1 iv16_eq_27 1 ~iv828_iv828_t >= 1 ;
1 ~iv16_eq_27 1 iv828_iv828_t >= 1 ;
* constraint equals iff
1 iv17_series17_b_0 2 iv17_series17_b_1 4 iv17_series17_b_2 8 iv17_series17_b_3 16 iv17_series17_b_4 28 ~iv17_ge_28 >= 28 ;
-1 iv17_series17_b_0 -2 iv17_series17_b_1 -4 iv17_series17_b_2 -8 iv17_series17_b_3 -16 iv17_series17_b_4 4 iv17_ge_28 >= -27 ;
-1 iv17_ge_28 1 iv17_ge_27 >= 0 ;
1 iv17_ge_27 1 ~iv17_ge_28 2 ~iv17_eq_27 >= 2 ;
-1 iv17_ge_27 -1 ~iv17_ge_28 1 iv17_eq_27 >= -1 ;
1 iv17_eq_27 1 ~iv829_iv829_t >= 1 ;
1 ~iv17_eq_27 1 iv829_iv829_t >= 1 ;
* constraint equals iff
1 iv18_series18_b_0 2 iv18_series18_b_1 4 iv18_series18_b_2 8 iv18_series18_b_3 16 iv18_series18_b_4 28 ~iv18_ge_28 >= 28 ;
-1 iv18_series18_b_0 -2 iv18_series18_b_1 -4 iv18_series18_b_2 -8 iv18_series18_b_3 -16 iv18_series18_b_4 4 iv18_ge_28 >= -27 ;
-1 iv18_ge_28 1 iv18_ge_27 >= 0 ;
1 iv18_ge_27 1 ~iv18_ge_28 2 ~iv18_eq_27 >= 2 ;
-1 iv18_ge_27 -1 ~iv18_ge_28 1 iv18_eq_27 >= -1 ;
1 iv18_eq_27 1 ~iv830_iv830_t >= 1 ;
1 ~iv18_eq_27 1 iv830_iv830_t >= 1 ;
* constraint equals iff
1 iv19_series19_b_0 2 iv19_series19_b_1 4 iv19_series19_b_2 8 iv19_series19_b_3 16 iv19_series19_b_4 28 ~iv19_ge_28 >= 28 ;
-1 iv19_series19_b_0 -2 iv19_series19_b_1 -4 iv19_series19_b_2 -8 iv19_series19_b_3 -16 iv19_series19_b_4 4 iv19_ge_28 >= -27 ;
-1 iv19_ge_28 1 iv19_ge_27 >= 0 ;
1 iv19_ge_27 1 ~iv19_ge_28 2 ~iv19_eq_27 >= 2 ;
-1 iv19_ge_27 -1 ~iv19_ge_28 1 iv19_eq_27 >= -1 ;
1 iv19_eq_27 1 ~iv831_iv831_t >= 1 ;
1 ~iv19_eq_27 1 iv831_iv831_t >= 1 ;
* constraint equals iff
1 iv20_series20_b_0 2 iv20_series20_b_1 4 iv20_series20_b_2 8 iv20_series20_b_3 16 iv20_series20_b_4 28 ~iv20_ge_28 >= 28 ;
-1 iv20_series20_b_0 -2 iv20_series20_b_1 -4 iv20_series20_b_2 -8 iv20_series20_b_3 -16 iv20_series20_b_4 4 iv20_ge_28 >= -27 ;
-1 iv20_ge_28 1 iv20_ge_27 >= 0 ;
1 iv20_ge_27 1 ~iv20_ge_28 2 ~iv20_eq_27 >= 2 ;
-1 iv20_ge_27 -1 ~iv20_ge_28 1 iv20_eq_27 >= -1 ;
1 iv20_eq_27 1 ~iv832_iv832_t >= 1 ;
1 ~iv20_eq_27 1 iv832_iv832_t >= 1 ;
* constraint equals iff
1 iv21_series21_b_0 2 iv21_series21_b_1 4 iv21_series21_b_2 8 iv21_series21_b_3 16 iv21_series21_b_4 28 ~iv21_ge_28 >= 28 ;
-1 iv21_series21_b_0 -2 iv21_series21_b_1 -4 iv21_series21_b_2 -8 iv21_series21_b_3 -16 iv21_series21_b_4 4 iv21_ge_28 >= -27 ;
-1 iv21_ge_28 1 iv21_ge_27 >= 0 ;
1 iv21_ge_27 1 ~iv21_ge_28 2 ~iv21_eq_27 >= 2 ;
-1 iv21_ge_27 -1 ~iv21_ge_28 1 iv21_eq_27 >= -1 ;
1 iv21_eq_27 1 ~iv833_iv833_t >= 1 ;
1 ~iv21_eq_27 1 iv833_iv833_t >= 1 ;
* constraint equals iff
1 iv22_series22_b_0 2 iv22_series22_b_1 4 iv22_series22_b_2 8 iv22_series22_b_3 16 iv22_series22_b_4 28 ~iv22_ge_28 >= 28 ;
-1 iv22_series22_b_0 -2 iv22_series22_b_1 -4 iv22_series22_b_2 -8 iv22_series22_b_3 -16 iv22_series22_b_4 4 iv22_ge_28 >= -27 ;
-1 iv22_ge_28 1 iv22_ge_27 >= 0 ;
1 iv22_ge_27 1 ~iv22_ge_28 2 ~iv22_eq_27 >= 2 ;
-1 iv22_ge_27 -1 ~iv22_ge_28 1 iv22_eq_27 >= -1 ;
1 iv22_eq_27 1 ~iv834_iv834_t >= 1 ;
1 ~iv22_eq_27 1 iv834_iv834_t >= 1 ;
* constraint equals iff
1 iv23_series23_b_0 2 iv23_series23_b_1 4 iv23_series23_b_2 8 iv23_series23_b_3 16 iv23_series23_b_4 28 ~iv23_ge_28 >= 28 ;
-1 iv23_series23_b_0 -2 iv23_series23_b_1 -4 iv23_series23_b_2 -8 iv23_series23_b_3 -16 iv23_series23_b_4 4 iv23_ge_28 >= -27 ;
-1 iv23_ge_28 1 iv23_ge_27 >= 0 ;
1 iv23_ge_27 1 ~iv23_ge_28 2 ~iv23_eq_27 >= 2 ;
-1 iv23_ge_27 -1 ~iv23_ge_28 1 iv23_eq_27 >= -1 ;
1 iv23_eq_27 1 ~iv835_iv835_t >= 1 ;
1 ~iv23_eq_27 1 iv835_iv835_t >= 1 ;
* constraint equals iff
1 iv24_series24_b_0 2 iv24_series24_b_1 4 iv24_series24_b_2 8 iv24_series24_b_3 16 iv24_series24_b_4 28 ~iv24_ge_28 >= 28 ;
-1 iv24_series24_b_0 -2 iv24_series24_b_1 -4 iv24_series24_b_2 -8 iv24_series24_b_3 -16 iv24_series24_b_4 4 iv24_ge_28 >= -27 ;
-1 iv24_ge_28 1 iv24_ge_27 >= 0 ;
1 iv24_ge_27 1 ~iv24_ge_28 2 ~iv24_eq_27 >= 2 ;
-1 iv24_ge_27 -1 ~iv24_ge_28 1 iv24_eq_27 >= -1 ;
1 iv24_eq_27 1 ~iv836_iv836_t >= 1 ;
1 ~iv24_eq_27 1 iv836_iv836_t >= 1 ;
* constraint equals iff
1 iv25_series25_b_0 2 iv25_series25_b_1 4 iv25_series25_b_2 8 iv25_series25_b_3 16 iv25_series25_b_4 28 ~iv25_ge_28 >= 28 ;
-1 iv25_series25_b_0 -2 iv25_series25_b_1 -4 iv25_series25_b_2 -8 iv25_series25_b_3 -16 iv25_series25_b_4 4 iv25_ge_28 >= -27 ;
-1 iv25_ge_28 1 iv25_ge_27 >= 0 ;
1 iv25_ge_27 1 ~iv25_ge_28 2 ~iv25_eq_27 >= 2 ;
-1 iv25_ge_27 -1 ~iv25_ge_28 1 iv25_eq_27 >= -1 ;
1 iv25_eq_27 1 ~iv837_iv837_t >= 1 ;
1 ~iv25_eq_27 1 iv837_iv837_t >= 1 ;
* constraint equals iff
1 iv26_series26_b_0 2 iv26_series26_b_1 4 iv26_series26_b_2 8 iv26_series26_b_3 16 iv26_series26_b_4 28 ~iv26_ge_28 >= 28 ;
-1 iv26_series26_b_0 -2 iv26_series26_b_1 -4 iv26_series26_b_2 -8 iv26_series26_b_3 -16 iv26_series26_b_4 4 iv26_ge_28 >= -27 ;
-1 iv26_ge_28 1 iv26_ge_27 >= 0 ;
1 iv26_ge_27 1 ~iv26_ge_28 2 ~iv26_eq_27 >= 2 ;
-1 iv26_ge_27 -1 ~iv26_ge_28 1 iv26_eq_27 >= -1 ;
1 iv26_eq_27 1 ~iv838_iv838_t >= 1 ;
1 ~iv26_eq_27 1 iv838_iv838_t >= 1 ;
* constraint equals iff
1 iv27_series27_b_0 2 iv27_series27_b_1 4 iv27_series27_b_2 8 iv27_series27_b_3 16 iv27_series27_b_4 28 ~iv27_ge_28 >= 28 ;
-1 iv27_series27_b_0 -2 iv27_series27_b_1 -4 iv27_series27_b_2 -8 iv27_series27_b_3 -16 iv27_series27_b_4 4 iv27_ge_28 >= -27 ;
-1 iv27_ge_28 1 iv27_ge_27 >= 0 ;
1 iv27_ge_27 1 ~iv27_ge_28 2 ~iv27_eq_27 >= 2 ;
-1 iv27_ge_27 -1 ~iv27_ge_28 1 iv27_eq_27 >= -1 ;
1 iv27_eq_27 1 ~iv839_iv839_t >= 1 ;
1 ~iv27_eq_27 1 iv839_iv839_t >= 1 ;
* constraint equals iff
1 iv28_series28_b_0 2 iv28_series28_b_1 4 iv28_series28_b_2 8 iv28_series28_b_3 16 iv28_series28_b_4 28 ~iv28_ge_28 >= 28 ;
-1 iv28_series28_b_0 -2 iv28_series28_b_1 -4 iv28_series28_b_2 -8 iv28_series28_b_3 -16 iv28_series28_b_4 4 iv28_ge_28 >= -27 ;
-1 iv28_ge_28 1 iv28_ge_27 >= 0 ;
1 iv28_ge_27 1 ~iv28_ge_28 2 ~iv28_eq_27 >= 2 ;
-1 iv28_ge_27 -1 ~iv28_ge_28 1 iv28_eq_27 >= -1 ;
1 iv28_eq_27 1 ~iv840_iv840_t >= 1 ;
1 ~iv28_eq_27 1 iv840_iv840_t >= 1 ;
* constraint linear equality
* linear eq -1*varidx 27 1*varidx 812 1*varidx 813 1*varidx 814 1*varidx 815 1*varidx 816 1*varidx 817 1*varidx 818 1*varidx 819 1*varidx 820 1*varidx 821 1*varidx 822 1*varidx 823 1*varidx 824 1*varidx 825 1*varidx 826 1*varidx 827 1*varidx 828 1*varidx 829 1*varidx 830 1*varidx 831 1*varidx 832 1*varidx 833 1*varidx 834 1*varidx 835 1*varidx 836 1*varidx 837 1*varidx 838 1*varidx 839 1*varidx 840 <= 0
-1 iv27_series27_b_0 -2 iv27_series27_b_1 -4 iv27_series27_b_2 -8 iv27_series27_b_3 -16 iv27_series27_b_4 1 iv812_iv812_t 1 iv813_iv813_t 1 iv814_iv814_t 1 iv815_iv815_t 1 iv816_iv816_t 1 iv817_iv817_t 1 iv818_iv818_t 1 iv819_iv819_t 1 iv820_iv820_t 1 iv821_iv821_t 1 iv822_iv822_t 1 iv823_iv823_t 1 iv824_iv824_t 1 iv825_iv825_t 1 iv826_iv826_t 1 iv827_iv827_t 1 iv828_iv828_t 1 iv829_iv829_t 1 iv830_iv830_t 1 iv831_iv831_t 1 iv832_iv832_t 1 iv833_iv833_t 1 iv834_iv834_t 1 iv835_iv835_t 1 iv836_iv836_t 1 iv837_iv837_t 1 iv838_iv838_t 1 iv839_iv839_t 1 iv840_iv840_t >= 0 ;
1 iv27_series27_b_0 2 iv27_series27_b_1 4 iv27_series27_b_2 8 iv27_series27_b_3 16 iv27_series27_b_4 -1 iv812_iv812_t -1 iv813_iv813_t -1 iv814_iv814_t -1 iv815_iv815_t -1 iv816_iv816_t -1 iv817_iv817_t -1 iv818_iv818_t -1 iv819_iv819_t -1 iv820_iv820_t -1 iv821_iv821_t -1 iv822_iv822_t -1 iv823_iv823_t -1 iv824_iv824_t -1 iv825_iv825_t -1 iv826_iv826_t -1 iv827_iv827_t -1 iv828_iv828_t -1 iv829_iv829_t -1 iv830_iv830_t -1 iv831_iv831_t -1 iv832_iv832_t -1 iv833_iv833_t -1 iv834_iv834_t -1 iv835_iv835_t -1 iv836_iv836_t -1 iv837_iv837_t -1 iv838_iv838_t -1 iv839_iv839_t -1 iv840_iv840_t >= 0 ;
* constraint equals iff
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 8 iv0_series0_b_3 16 iv0_series0_b_4 29 ~iv0_ge_29 >= 29 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 -8 iv0_series0_b_3 -16 iv0_series0_b_4 3 iv0_ge_29 >= -28 ;
1 ~iv0_ge_29 >= 1 ;
-1 iv0_ge_29 1 iv0_ge_28 >= 0 ;
1 iv0_ge_28 1 ~iv0_ge_29 2 ~iv0_eq_28 >= 2 ;
-1 iv0_ge_28 -1 ~iv0_ge_29 1 iv0_eq_28 >= -1 ;
1 iv0_eq_28 1 ~iv841_iv841_t >= 1 ;
1 ~iv0_eq_28 1 iv841_iv841_t >= 1 ;
* constraint equals iff
1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 8 iv1_series1_b_3 16 iv1_series1_b_4 29 ~iv1_ge_29 >= 29 ;
-1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 -8 iv1_series1_b_3 -16 iv1_series1_b_4 3 iv1_ge_29 >= -28 ;
1 ~iv1_ge_29 >= 1 ;
-1 iv1_ge_29 1 iv1_ge_28 >= 0 ;
1 iv1_ge_28 1 ~iv1_ge_29 2 ~iv1_eq_28 >= 2 ;
-1 iv1_ge_28 -1 ~iv1_ge_29 1 iv1_eq_28 >= -1 ;
1 iv1_eq_28 1 ~iv842_iv842_t >= 1 ;
1 ~iv1_eq_28 1 iv842_iv842_t >= 1 ;
* constraint equals iff
1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 8 iv2_series2_b_3 16 iv2_series2_b_4 29 ~iv2_ge_29 >= 29 ;
-1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 -8 iv2_series2_b_3 -16 iv2_series2_b_4 3 iv2_ge_29 >= -28 ;
1 ~iv2_ge_29 >= 1 ;
-1 iv2_ge_29 1 iv2_ge_28 >= 0 ;
1 iv2_ge_28 1 ~iv2_ge_29 2 ~iv2_eq_28 >= 2 ;
-1 iv2_ge_28 -1 ~iv2_ge_29 1 iv2_eq_28 >= -1 ;
1 iv2_eq_28 1 ~iv843_iv843_t >= 1 ;
1 ~iv2_eq_28 1 iv843_iv843_t >= 1 ;
* constraint equals iff
1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 8 iv3_series3_b_3 16 iv3_series3_b_4 29 ~iv3_ge_29 >= 29 ;
-1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 -8 iv3_series3_b_3 -16 iv3_series3_b_4 3 iv3_ge_29 >= -28 ;
1 ~iv3_ge_29 >= 1 ;
-1 iv3_ge_29 1 iv3_ge_28 >= 0 ;
1 iv3_ge_28 1 ~iv3_ge_29 2 ~iv3_eq_28 >= 2 ;
-1 iv3_ge_28 -1 ~iv3_ge_29 1 iv3_eq_28 >= -1 ;
1 iv3_eq_28 1 ~iv844_iv844_t >= 1 ;
1 ~iv3_eq_28 1 iv844_iv844_t >= 1 ;
* constraint equals iff
1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 8 iv4_series4_b_3 16 iv4_series4_b_4 29 ~iv4_ge_29 >= 29 ;
-1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 -8 iv4_series4_b_3 -16 iv4_series4_b_4 3 iv4_ge_29 >= -28 ;
1 ~iv4_ge_29 >= 1 ;
-1 iv4_ge_29 1 iv4_ge_28 >= 0 ;
1 iv4_ge_28 1 ~iv4_ge_29 2 ~iv4_eq_28 >= 2 ;
-1 iv4_ge_28 -1 ~iv4_ge_29 1 iv4_eq_28 >= -1 ;
1 iv4_eq_28 1 ~iv845_iv845_t >= 1 ;
1 ~iv4_eq_28 1 iv845_iv845_t >= 1 ;
* constraint equals iff
1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 8 iv5_series5_b_3 16 iv5_series5_b_4 29 ~iv5_ge_29 >= 29 ;
-1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 -8 iv5_series5_b_3 -16 iv5_series5_b_4 3 iv5_ge_29 >= -28 ;
1 ~iv5_ge_29 >= 1 ;
-1 iv5_ge_29 1 iv5_ge_28 >= 0 ;
1 iv5_ge_28 1 ~iv5_ge_29 2 ~iv5_eq_28 >= 2 ;
-1 iv5_ge_28 -1 ~iv5_ge_29 1 iv5_eq_28 >= -1 ;
1 iv5_eq_28 1 ~iv846_iv846_t >= 1 ;
1 ~iv5_eq_28 1 iv846_iv846_t >= 1 ;
* constraint equals iff
1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 8 iv6_series6_b_3 16 iv6_series6_b_4 29 ~iv6_ge_29 >= 29 ;
-1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 -8 iv6_series6_b_3 -16 iv6_series6_b_4 3 iv6_ge_29 >= -28 ;
1 ~iv6_ge_29 >= 1 ;
-1 iv6_ge_29 1 iv6_ge_28 >= 0 ;
1 iv6_ge_28 1 ~iv6_ge_29 2 ~iv6_eq_28 >= 2 ;
-1 iv6_ge_28 -1 ~iv6_ge_29 1 iv6_eq_28 >= -1 ;
1 iv6_eq_28 1 ~iv847_iv847_t >= 1 ;
1 ~iv6_eq_28 1 iv847_iv847_t >= 1 ;
* constraint equals iff
1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 8 iv7_series7_b_3 16 iv7_series7_b_4 29 ~iv7_ge_29 >= 29 ;
-1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 -8 iv7_series7_b_3 -16 iv7_series7_b_4 3 iv7_ge_29 >= -28 ;
1 ~iv7_ge_29 >= 1 ;
-1 iv7_ge_29 1 iv7_ge_28 >= 0 ;
1 iv7_ge_28 1 ~iv7_ge_29 2 ~iv7_eq_28 >= 2 ;
-1 iv7_ge_28 -1 ~iv7_ge_29 1 iv7_eq_28 >= -1 ;
1 iv7_eq_28 1 ~iv848_iv848_t >= 1 ;
1 ~iv7_eq_28 1 iv848_iv848_t >= 1 ;
* constraint equals iff
1 iv8_series8_b_0 2 iv8_series8_b_1 4 iv8_series8_b_2 8 iv8_series8_b_3 16 iv8_series8_b_4 29 ~iv8_ge_29 >= 29 ;
-1 iv8_series8_b_0 -2 iv8_series8_b_1 -4 iv8_series8_b_2 -8 iv8_series8_b_3 -16 iv8_series8_b_4 3 iv8_ge_29 >= -28 ;
1 ~iv8_ge_29 >= 1 ;
-1 iv8_ge_29 1 iv8_ge_28 >= 0 ;
1 iv8_ge_28 1 ~iv8_ge_29 2 ~iv8_eq_28 >= 2 ;
-1 iv8_ge_28 -1 ~iv8_ge_29 1 iv8_eq_28 >= -1 ;
1 iv8_eq_28 1 ~iv849_iv849_t >= 1 ;
1 ~iv8_eq_28 1 iv849_iv849_t >= 1 ;
* constraint equals iff
1 iv9_series9_b_0 2 iv9_series9_b_1 4 iv9_series9_b_2 8 iv9_series9_b_3 16 iv9_series9_b_4 29 ~iv9_ge_29 >= 29 ;
-1 iv9_series9_b_0 -2 iv9_series9_b_1 -4 iv9_series9_b_2 -8 iv9_series9_b_3 -16 iv9_series9_b_4 3 iv9_ge_29 >= -28 ;
1 ~iv9_ge_29 >= 1 ;
-1 iv9_ge_29 1 iv9_ge_28 >= 0 ;
1 iv9_ge_28 1 ~iv9_ge_29 2 ~iv9_eq_28 >= 2 ;
-1 iv9_ge_28 -1 ~iv9_ge_29 1 iv9_eq_28 >= -1 ;
1 iv9_eq_28 1 ~iv850_iv850_t >= 1 ;
1 ~iv9_eq_28 1 iv850_iv850_t >= 1 ;
* constraint equals iff
1 iv10_series10_b_0 2 iv10_series10_b_1 4 iv10_series10_b_2 8 iv10_series10_b_3 16 iv10_series10_b_4 29 ~iv10_ge_29 >= 29 ;
-1 iv10_series10_b_0 -2 iv10_series10_b_1 -4 iv10_series10_b_2 -8 iv10_series10_b_3 -16 iv10_series10_b_4 3 iv10_ge_29 >= -28 ;
1 ~iv10_ge_29 >= 1 ;
-1 iv10_ge_29 1 iv10_ge_28 >= 0 ;
1 iv10_ge_28 1 ~iv10_ge_29 2 ~iv10_eq_28 >= 2 ;
-1 iv10_ge_28 -1 ~iv10_ge_29 1 iv10_eq_28 >= -1 ;
1 iv10_eq_28 1 ~iv851_iv851_t >= 1 ;
1 ~iv10_eq_28 1 iv851_iv851_t >= 1 ;
* constraint equals iff
1 iv11_series11_b_0 2 iv11_series11_b_1 4 iv11_series11_b_2 8 iv11_series11_b_3 16 iv11_series11_b_4 29 ~iv11_ge_29 >= 29 ;
-1 iv11_series11_b_0 -2 iv11_series11_b_1 -4 iv11_series11_b_2 -8 iv11_series11_b_3 -16 iv11_series11_b_4 3 iv11_ge_29 >= -28 ;
1 ~iv11_ge_29 >= 1 ;
-1 iv11_ge_29 1 iv11_ge_28 >= 0 ;
1 iv11_ge_28 1 ~iv11_ge_29 2 ~iv11_eq_28 >= 2 ;
-1 iv11_ge_28 -1 ~iv11_ge_29 1 iv11_eq_28 >= -1 ;
1 iv11_eq_28 1 ~iv852_iv852_t >= 1 ;
1 ~iv11_eq_28 1 iv852_iv852_t >= 1 ;
* constraint equals iff
1 iv12_series12_b_0 2 iv12_series12_b_1 4 iv12_series12_b_2 8 iv12_series12_b_3 16 iv12_series12_b_4 29 ~iv12_ge_29 >= 29 ;
-1 iv12_series12_b_0 -2 iv12_series12_b_1 -4 iv12_series12_b_2 -8 iv12_series12_b_3 -16 iv12_series12_b_4 3 iv12_ge_29 >= -28 ;
1 ~iv12_ge_29 >= 1 ;
-1 iv12_ge_29 1 iv12_ge_28 >= 0 ;
1 iv12_ge_28 1 ~iv12_ge_29 2 ~iv12_eq_28 >= 2 ;
-1 iv12_ge_28 -1 ~iv12_ge_29 1 iv12_eq_28 >= -1 ;
1 iv12_eq_28 1 ~iv853_iv853_t >= 1 ;
1 ~iv12_eq_28 1 iv853_iv853_t >= 1 ;
* constraint equals iff
1 iv13_series13_b_0 2 iv13_series13_b_1 4 iv13_series13_b_2 8 iv13_series13_b_3 16 iv13_series13_b_4 29 ~iv13_ge_29 >= 29 ;
-1 iv13_series13_b_0 -2 iv13_series13_b_1 -4 iv13_series13_b_2 -8 iv13_series13_b_3 -16 iv13_series13_b_4 3 iv13_ge_29 >= -28 ;
1 ~iv13_ge_29 >= 1 ;
-1 iv13_ge_29 1 iv13_ge_28 >= 0 ;
1 iv13_ge_28 1 ~iv13_ge_29 2 ~iv13_eq_28 >= 2 ;
-1 iv13_ge_28 -1 ~iv13_ge_29 1 iv13_eq_28 >= -1 ;
1 iv13_eq_28 1 ~iv854_iv854_t >= 1 ;
1 ~iv13_eq_28 1 iv854_iv854_t >= 1 ;
* constraint equals iff
1 iv14_series14_b_0 2 iv14_series14_b_1 4 iv14_series14_b_2 8 iv14_series14_b_3 16 iv14_series14_b_4 29 ~iv14_ge_29 >= 29 ;
-1 iv14_series14_b_0 -2 iv14_series14_b_1 -4 iv14_series14_b_2 -8 iv14_series14_b_3 -16 iv14_series14_b_4 3 iv14_ge_29 >= -28 ;
1 ~iv14_ge_29 >= 1 ;
-1 iv14_ge_29 1 iv14_ge_28 >= 0 ;
1 iv14_ge_28 1 ~iv14_ge_29 2 ~iv14_eq_28 >= 2 ;
-1 iv14_ge_28 -1 ~iv14_ge_29 1 iv14_eq_28 >= -1 ;
1 iv14_eq_28 1 ~iv855_iv855_t >= 1 ;
1 ~iv14_eq_28 1 iv855_iv855_t >= 1 ;
* constraint equals iff
1 iv15_series15_b_0 2 iv15_series15_b_1 4 iv15_series15_b_2 8 iv15_series15_b_3 16 iv15_series15_b_4 29 ~iv15_ge_29 >= 29 ;
-1 iv15_series15_b_0 -2 iv15_series15_b_1 -4 iv15_series15_b_2 -8 iv15_series15_b_3 -16 iv15_series15_b_4 3 iv15_ge_29 >= -28 ;
1 ~iv15_ge_29 >= 1 ;
-1 iv15_ge_29 1 iv15_ge_28 >= 0 ;
1 iv15_ge_28 1 ~iv15_ge_29 2 ~iv15_eq_28 >= 2 ;
-1 iv15_ge_28 -1 ~iv15_ge_29 1 iv15_eq_28 >= -1 ;
1 iv15_eq_28 1 ~iv856_iv856_t >= 1 ;
1 ~iv15_eq_28 1 iv856_iv856_t >= 1 ;
* constraint equals iff
1 iv16_series16_b_0 2 iv16_series16_b_1 4 iv16_series16_b_2 8 iv16_series16_b_3 16 iv16_series16_b_4 29 ~iv16_ge_29 >= 29 ;
-1 iv16_series16_b_0 -2 iv16_series16_b_1 -4 iv16_series16_b_2 -8 iv16_series16_b_3 -16 iv16_series16_b_4 3 iv16_ge_29 >= -28 ;
1 ~iv16_ge_29 >= 1 ;
-1 iv16_ge_29 1 iv16_ge_28 >= 0 ;
1 iv16_ge_28 1 ~iv16_ge_29 2 ~iv16_eq_28 >= 2 ;
-1 iv16_ge_28 -1 ~iv16_ge_29 1 iv16_eq_28 >= -1 ;
1 iv16_eq_28 1 ~iv857_iv857_t >= 1 ;
1 ~iv16_eq_28 1 iv857_iv857_t >= 1 ;
* constraint equals iff
1 iv17_series17_b_0 2 iv17_series17_b_1 4 iv17_series17_b_2 8 iv17_series17_b_3 16 iv17_series17_b_4 29 ~iv17_ge_29 >= 29 ;
-1 iv17_series17_b_0 -2 iv17_series17_b_1 -4 iv17_series17_b_2 -8 iv17_series17_b_3 -16 iv17_series17_b_4 3 iv17_ge_29 >= -28 ;
1 ~iv17_ge_29 >= 1 ;
-1 iv17_ge_29 1 iv17_ge_28 >= 0 ;
1 iv17_ge_28 1 ~iv17_ge_29 2 ~iv17_eq_28 >= 2 ;
-1 iv17_ge_28 -1 ~iv17_ge_29 1 iv17_eq_28 >= -1 ;
1 iv17_eq_28 1 ~iv858_iv858_t >= 1 ;
1 ~iv17_eq_28 1 iv858_iv858_t >= 1 ;
* constraint equals iff
1 iv18_series18_b_0 2 iv18_series18_b_1 4 iv18_series18_b_2 8 iv18_series18_b_3 16 iv18_series18_b_4 29 ~iv18_ge_29 >= 29 ;
-1 iv18_series18_b_0 -2 iv18_series18_b_1 -4 iv18_series18_b_2 -8 iv18_series18_b_3 -16 iv18_series18_b_4 3 iv18_ge_29 >= -28 ;
1 ~iv18_ge_29 >= 1 ;
-1 iv18_ge_29 1 iv18_ge_28 >= 0 ;
1 iv18_ge_28 1 ~iv18_ge_29 2 ~iv18_eq_28 >= 2 ;
-1 iv18_ge_28 -1 ~iv18_ge_29 1 iv18_eq_28 >= -1 ;
1 iv18_eq_28 1 ~iv859_iv859_t >= 1 ;
1 ~iv18_eq_28 1 iv859_iv859_t >= 1 ;
* constraint equals iff
1 iv19_series19_b_0 2 iv19_series19_b_1 4 iv19_series19_b_2 8 iv19_series19_b_3 16 iv19_series19_b_4 29 ~iv19_ge_29 >= 29 ;
-1 iv19_series19_b_0 -2 iv19_series19_b_1 -4 iv19_series19_b_2 -8 iv19_series19_b_3 -16 iv19_series19_b_4 3 iv19_ge_29 >= -28 ;
1 ~iv19_ge_29 >= 1 ;
-1 iv19_ge_29 1 iv19_ge_28 >= 0 ;
1 iv19_ge_28 1 ~iv19_ge_29 2 ~iv19_eq_28 >= 2 ;
-1 iv19_ge_28 -1 ~iv19_ge_29 1 iv19_eq_28 >= -1 ;
1 iv19_eq_28 1 ~iv860_iv860_t >= 1 ;
1 ~iv19_eq_28 1 iv860_iv860_t >= 1 ;
* constraint equals iff
1 iv20_series20_b_0 2 iv20_series20_b_1 4 iv20_series20_b_2 8 iv20_series20_b_3 16 iv20_series20_b_4 29 ~iv20_ge_29 >= 29 ;
-1 iv20_series20_b_0 -2 iv20_series20_b_1 -4 iv20_series20_b_2 -8 iv20_series20_b_3 -16 iv20_series20_b_4 3 iv20_ge_29 >= -28 ;
1 ~iv20_ge_29 >= 1 ;
-1 iv20_ge_29 1 iv20_ge_28 >= 0 ;
1 iv20_ge_28 1 ~iv20_ge_29 2 ~iv20_eq_28 >= 2 ;
-1 iv20_ge_28 -1 ~iv20_ge_29 1 iv20_eq_28 >= -1 ;
1 iv20_eq_28 1 ~iv861_iv861_t >= 1 ;
1 ~iv20_eq_28 1 iv861_iv861_t >= 1 ;
* constraint equals iff
1 iv21_series21_b_0 2 iv21_series21_b_1 4 iv21_series21_b_2 8 iv21_series21_b_3 16 iv21_series21_b_4 29 ~iv21_ge_29 >= 29 ;
-1 iv21_series21_b_0 -2 iv21_series21_b_1 -4 iv21_series21_b_2 -8 iv21_series21_b_3 -16 iv21_series21_b_4 3 iv21_ge_29 >= -28 ;
1 ~iv21_ge_29 >= 1 ;
-1 iv21_ge_29 1 iv21_ge_28 >= 0 ;
1 iv21_ge_28 1 ~iv21_ge_29 2 ~iv21_eq_28 >= 2 ;
-1 iv21_ge_28 -1 ~iv21_ge_29 1 iv21_eq_28 >= -1 ;
1 iv21_eq_28 1 ~iv862_iv862_t >= 1 ;
1 ~iv21_eq_28 1 iv862_iv862_t >= 1 ;
* constraint equals iff
1 iv22_series22_b_0 2 iv22_series22_b_1 4 iv22_series22_b_2 8 iv22_series22_b_3 16 iv22_series22_b_4 29 ~iv22_ge_29 >= 29 ;
-1 iv22_series22_b_0 -2 iv22_series22_b_1 -4 iv22_series22_b_2 -8 iv22_series22_b_3 -16 iv22_series22_b_4 3 iv22_ge_29 >= -28 ;
1 ~iv22_ge_29 >= 1 ;
-1 iv22_ge_29 1 iv22_ge_28 >= 0 ;
1 iv22_ge_28 1 ~iv22_ge_29 2 ~iv22_eq_28 >= 2 ;
-1 iv22_ge_28 -1 ~iv22_ge_29 1 iv22_eq_28 >= -1 ;
1 iv22_eq_28 1 ~iv863_iv863_t >= 1 ;
1 ~iv22_eq_28 1 iv863_iv863_t >= 1 ;
* constraint equals iff
1 iv23_series23_b_0 2 iv23_series23_b_1 4 iv23_series23_b_2 8 iv23_series23_b_3 16 iv23_series23_b_4 29 ~iv23_ge_29 >= 29 ;
-1 iv23_series23_b_0 -2 iv23_series23_b_1 -4 iv23_series23_b_2 -8 iv23_series23_b_3 -16 iv23_series23_b_4 3 iv23_ge_29 >= -28 ;
1 ~iv23_ge_29 >= 1 ;
-1 iv23_ge_29 1 iv23_ge_28 >= 0 ;
1 iv23_ge_28 1 ~iv23_ge_29 2 ~iv23_eq_28 >= 2 ;
-1 iv23_ge_28 -1 ~iv23_ge_29 1 iv23_eq_28 >= -1 ;
1 iv23_eq_28 1 ~iv864_iv864_t >= 1 ;
1 ~iv23_eq_28 1 iv864_iv864_t >= 1 ;
* constraint equals iff
1 iv24_series24_b_0 2 iv24_series24_b_1 4 iv24_series24_b_2 8 iv24_series24_b_3 16 iv24_series24_b_4 29 ~iv24_ge_29 >= 29 ;
-1 iv24_series24_b_0 -2 iv24_series24_b_1 -4 iv24_series24_b_2 -8 iv24_series24_b_3 -16 iv24_series24_b_4 3 iv24_ge_29 >= -28 ;
1 ~iv24_ge_29 >= 1 ;
-1 iv24_ge_29 1 iv24_ge_28 >= 0 ;
1 iv24_ge_28 1 ~iv24_ge_29 2 ~iv24_eq_28 >= 2 ;
-1 iv24_ge_28 -1 ~iv24_ge_29 1 iv24_eq_28 >= -1 ;
1 iv24_eq_28 1 ~iv865_iv865_t >= 1 ;
1 ~iv24_eq_28 1 iv865_iv865_t >= 1 ;
* constraint equals iff
1 iv25_series25_b_0 2 iv25_series25_b_1 4 iv25_series25_b_2 8 iv25_series25_b_3 16 iv25_series25_b_4 29 ~iv25_ge_29 >= 29 ;
-1 iv25_series25_b_0 -2 iv25_series25_b_1 -4 iv25_series25_b_2 -8 iv25_series25_b_3 -16 iv25_series25_b_4 3 iv25_ge_29 >= -28 ;
1 ~iv25_ge_29 >= 1 ;
-1 iv25_ge_29 1 iv25_ge_28 >= 0 ;
1 iv25_ge_28 1 ~iv25_ge_29 2 ~iv25_eq_28 >= 2 ;
-1 iv25_ge_28 -1 ~iv25_ge_29 1 iv25_eq_28 >= -1 ;
1 iv25_eq_28 1 ~iv866_iv866_t >= 1 ;
1 ~iv25_eq_28 1 iv866_iv866_t >= 1 ;
* constraint equals iff
1 iv26_series26_b_0 2 iv26_series26_b_1 4 iv26_series26_b_2 8 iv26_series26_b_3 16 iv26_series26_b_4 29 ~iv26_ge_29 >= 29 ;
-1 iv26_series26_b_0 -2 iv26_series26_b_1 -4 iv26_series26_b_2 -8 iv26_series26_b_3 -16 iv26_series26_b_4 3 iv26_ge_29 >= -28 ;
1 ~iv26_ge_29 >= 1 ;
-1 iv26_ge_29 1 iv26_ge_28 >= 0 ;
1 iv26_ge_28 1 ~iv26_ge_29 2 ~iv26_eq_28 >= 2 ;
-1 iv26_ge_28 -1 ~iv26_ge_29 1 iv26_eq_28 >= -1 ;
1 iv26_eq_28 1 ~iv867_iv867_t >= 1 ;
1 ~iv26_eq_28 1 iv867_iv867_t >= 1 ;
* constraint equals iff
1 iv27_series27_b_0 2 iv27_series27_b_1 4 iv27_series27_b_2 8 iv27_series27_b_3 16 iv27_series27_b_4 29 ~iv27_ge_29 >= 29 ;
-1 iv27_series27_b_0 -2 iv27_series27_b_1 -4 iv27_series27_b_2 -8 iv27_series27_b_3 -16 iv27_series27_b_4 3 iv27_ge_29 >= -28 ;
1 ~iv27_ge_29 >= 1 ;
-1 iv27_ge_29 1 iv27_ge_28 >= 0 ;
1 iv27_ge_28 1 ~iv27_ge_29 2 ~iv27_eq_28 >= 2 ;
-1 iv27_ge_28 -1 ~iv27_ge_29 1 iv27_eq_28 >= -1 ;
1 iv27_eq_28 1 ~iv868_iv868_t >= 1 ;
1 ~iv27_eq_28 1 iv868_iv868_t >= 1 ;
* constraint equals iff
1 iv28_series28_b_0 2 iv28_series28_b_1 4 iv28_series28_b_2 8 iv28_series28_b_3 16 iv28_series28_b_4 29 ~iv28_ge_29 >= 29 ;
-1 iv28_series28_b_0 -2 iv28_series28_b_1 -4 iv28_series28_b_2 -8 iv28_series28_b_3 -16 iv28_series28_b_4 3 iv28_ge_29 >= -28 ;
1 ~iv28_ge_29 >= 1 ;
-1 iv28_ge_29 1 iv28_ge_28 >= 0 ;
1 iv28_ge_28 1 ~iv28_ge_29 2 ~iv28_eq_28 >= 2 ;
-1 iv28_ge_28 -1 ~iv28_ge_29 1 iv28_eq_28 >= -1 ;
1 iv28_eq_28 1 ~iv869_iv869_t >= 1 ;
1 ~iv28_eq_28 1 iv869_iv869_t >= 1 ;
* constraint linear equality
* linear eq -1*varidx 28 1*varidx 841 1*varidx 842 1*varidx 843 1*varidx 844 1*varidx 845 1*varidx 846 1*varidx 847 1*varidx 848 1*varidx 849 1*varidx 850 1*varidx 851 1*varidx 852 1*varidx 853 1*varidx 854 1*varidx 855 1*varidx 856 1*varidx 857 1*varidx 858 1*varidx 859 1*varidx 860 1*varidx 861 1*varidx 862 1*varidx 863 1*varidx 864 1*varidx 865 1*varidx 866 1*varidx 867 1*varidx 868 1*varidx 869 <= 0
-1 iv28_series28_b_0 -2 iv28_series28_b_1 -4 iv28_series28_b_2 -8 iv28_series28_b_3 -16 iv28_series28_b_4 1 iv841_iv841_t 1 iv842_iv842_t 1 iv843_iv843_t 1 iv844_iv844_t 1 iv845_iv845_t 1 iv846_iv846_t 1 iv847_iv847_t 1 iv848_iv848_t 1 iv849_iv849_t 1 iv850_iv850_t 1 iv851_iv851_t 1 iv852_iv852_t 1 iv853_iv853_t 1 iv854_iv854_t 1 iv855_iv855_t 1 iv856_iv856_t 1 iv857_iv857_t 1 iv858_iv858_t 1 iv859_iv859_t 1 iv860_iv860_t 1 iv861_iv861_t 1 iv862_iv862_t 1 iv863_iv863_t 1 iv864_iv864_t 1 iv865_iv865_t 1 iv866_iv866_t 1 iv867_iv867_t 1 iv868_iv868_t 1 iv869_iv869_t >= 0 ;
1 iv28_series28_b_0 2 iv28_series28_b_1 4 iv28_series28_b_2 8 iv28_series28_b_3 16 iv28_series28_b_4 -1 iv841_iv841_t -1 iv842_iv842_t -1 iv843_iv843_t -1 iv844_iv844_t -1 iv845_iv845_t -1 iv846_iv846_t -1 iv847_iv847_t -1 iv848_iv848_t -1 iv849_iv849_t -1 iv850_iv850_t -1 iv851_iv851_t -1 iv852_iv852_t -1 iv853_iv853_t -1 iv854_iv854_t -1 iv855_iv855_t -1 iv856_iv856_t -1 iv857_iv857_t -1 iv858_iv858_t -1 iv859_iv859_t -1 iv860_iv860_t -1 iv861_iv861_t -1 iv862_iv862_t -1 iv863_iv863_t -1 iv864_iv864_t -1 iv865_iv865_t -1 iv866_iv866_t -1 iv867_iv867_t -1 iv868_iv868_t -1 iv869_iv869_t >= 0 ;
* constraint linear equality
* linear eq 1*varidx 0 1*varidx 1 1*varidx 2 1*varidx 3 1*varidx 4 1*varidx 5 1*varidx 6 1*varidx 7 1*varidx 8 1*varidx 9 1*varidx 10 1*varidx 11 1*varidx 12 1*varidx 13 1*varidx 14 1*varidx 15 1*varidx 16 1*varidx 17 1*varidx 18 1*varidx 19 1*varidx 20 1*varidx 21 1*varidx 22 1*varidx 23 1*varidx 24 1*varidx 25 1*varidx 26 1*varidx 27 1*varidx 28 <= 29
1 iv0_series0_b_0 2 iv0_series0_b_1 4 iv0_series0_b_2 8 iv0_series0_b_3 16 iv0_series0_b_4 1 iv1_series1_b_0 2 iv1_series1_b_1 4 iv1_series1_b_2 8 iv1_series1_b_3 16 iv1_series1_b_4 1 iv2_series2_b_0 2 iv2_series2_b_1 4 iv2_series2_b_2 8 iv2_series2_b_3 16 iv2_series2_b_4 1 iv3_series3_b_0 2 iv3_series3_b_1 4 iv3_series3_b_2 8 iv3_series3_b_3 16 iv3_series3_b_4 1 iv4_series4_b_0 2 iv4_series4_b_1 4 iv4_series4_b_2 8 iv4_series4_b_3 16 iv4_series4_b_4 1 iv5_series5_b_0 2 iv5_series5_b_1 4 iv5_series5_b_2 8 iv5_series5_b_3 16 iv5_series5_b_4 1 iv6_series6_b_0 2 iv6_series6_b_1 4 iv6_series6_b_2 8 iv6_series6_b_3 16 iv6_series6_b_4 1 iv7_series7_b_0 2 iv7_series7_b_1 4 iv7_series7_b_2 8 iv7_series7_b_3 16 iv7_series7_b_4 1 iv8_series8_b_0 2 iv8_series8_b_1 4 iv8_series8_b_2 8 iv8_series8_b_3 16 iv8_series8_b_4 1 iv9_series9_b_0 2 iv9_series9_b_1 4 iv9_series9_b_2 8 iv9_series9_b_3 16 iv9_series9_b_4 1 iv10_series10_b_0 2 iv10_series10_b_1 4 iv10_series10_b_2 8 iv10_series10_b_3 16 iv10_series10_b_4 1 iv11_series11_b_0 2 iv11_series11_b_1 4 iv11_series11_b_2 8 iv11_series11_b_3 16 iv11_series11_b_4 1 iv12_series12_b_0 2 iv12_series12_b_1 4 iv12_series12_b_2 8 iv12_series12_b_3 16 iv12_series12_b_4 1 iv13_series13_b_0 2 iv13_series13_b_1 4 iv13_series13_b_2 8 iv13_series13_b_3 16 iv13_series13_b_4 1 iv14_series14_b_0 2 iv14_series14_b_1 4 iv14_series14_b_2 8 iv14_series14_b_3 16 iv14_series14_b_4 1 iv15_series15_b_0 2 iv15_series15_b_1 4 iv15_series15_b_2 8 iv15_series15_b_3 16 iv15_series15_b_4 1 iv16_series16_b_0 2 iv16_series16_b_1 4 iv16_series16_b_2 8 iv16_series16_b_3 16 iv16_series16_b_4 1 iv17_series17_b_0 2 iv17_series17_b_1 4 iv17_series17_b_2 8 iv17_series17_b_3 16 iv17_series17_b_4 1 iv18_series18_b_0 2 iv18_series18_b_1 4 iv18_series18_b_2 8 iv18_series18_b_3 16 iv18_series18_b_4 1 iv19_series19_b_0 2 iv19_series19_b_1 4 iv19_series19_b_2 8 iv19_series19_b_3 16 iv19_series19_b_4 1 iv20_series20_b_0 2 iv20_series20_b_1 4 iv20_series20_b_2 8 iv20_series20_b_3 16 iv20_series20_b_4 1 iv21_series21_b_0 2 iv21_series21_b_1 4 iv21_series21_b_2 8 iv21_series21_b_3 16 iv21_series21_b_4 1 iv22_series22_b_0 2 iv22_series22_b_1 4 iv22_series22_b_2 8 iv22_series22_b_3 16 iv22_series22_b_4 1 iv23_series23_b_0 2 iv23_series23_b_1 4 iv23_series23_b_2 8 iv23_series23_b_3 16 iv23_series23_b_4 1 iv24_series24_b_0 2 iv24_series24_b_1 4 iv24_series24_b_2 8 iv24_series24_b_3 16 iv24_series24_b_4 1 iv25_series25_b_0 2 iv25_series25_b_1 4 iv25_series25_b_2 8 iv25_series25_b_3 16 iv25_series25_b_4 1 iv26_series26_b_0 2 iv26_series26_b_1 4 iv26_series26_b_2 8 iv26_series26_b_3 16 iv26_series26_b_4 1 iv27_series27_b_0 2 iv27_series27_b_1 4 iv27_series27_b_2 8 iv27_series27_b_3 16 iv27_series27_b_4 1 iv28_series28_b_0 2 iv28_series28_b_1 4 iv28_series28_b_2 8 iv28_series28_b_3 16 iv28_series28_b_4 >= 29 ;
-1 iv0_series0_b_0 -2 iv0_series0_b_1 -4 iv0_series0_b_2 -8 iv0_series0_b_3 -16 iv0_series0_b_4 -1 iv1_series1_b_0 -2 iv1_series1_b_1 -4 iv1_series1_b_2 -8 iv1_series1_b_3 -16 iv1_series1_b_4 -1 iv2_series2_b_0 -2 iv2_series2_b_1 -4 iv2_series2_b_2 -8 iv2_series2_b_3 -16 iv2_series2_b_4 -1 iv3_series3_b_0 -2 iv3_series3_b_1 -4 iv3_series3_b_2 -8 iv3_series3_b_3 -16 iv3_series3_b_4 -1 iv4_series4_b_0 -2 iv4_series4_b_1 -4 iv4_series4_b_2 -8 iv4_series4_b_3 -16 iv4_series4_b_4 -1 iv5_series5_b_0 -2 iv5_series5_b_1 -4 iv5_series5_b_2 -8 iv5_series5_b_3 -16 iv5_series5_b_4 -1 iv6_series6_b_0 -2 iv6_series6_b_1 -4 iv6_series6_b_2 -8 iv6_series6_b_3 -16 iv6_series6_b_4 -1 iv7_series7_b_0 -2 iv7_series7_b_1 -4 iv7_series7_b_2 -8 iv7_series7_b_3 -16 iv7_series7_b_4 -1 iv8_series8_b_0 -2 iv8_series8_b_1 -4 iv8_series8_b_2 -8 iv8_series8_b_3 -16 iv8_series8_b_4 -1 iv9_series9_b_0 -2 iv9_series9_b_1 -4 iv9_series9_b_2 -8 iv9_series9_b_3 -16 iv9_series9_b_4 -1 iv10_series10_b_0 -2 iv10_series10_b_1 -4 iv10_series10_b_2 -8 iv10_series10_b_3 -16 iv10_series10_b_4 -1 iv11_series11_b_0 -2 iv11_series11_b_1 -4 iv11_series11_b_2 -8 iv11_series11_b_3 -16 iv11_series11_b_4 -1 iv12_series12_b_0 -2 iv12_series12_b_1 -4 iv12_series12_b_2 -8 iv12_series12_b_3 -16 iv12_series12_b_4 -1 iv13_series13_b_0 -2 iv13_series13_b_1 -4 iv13_series13_b_2 -8 iv13_series13_b_3 -16 iv13_series13_b_4 -1 iv14_series14_b_0 -2 iv14_series14_b_1 -4 iv14_series14_b_2 -8 iv14_series14_b_3 -16 iv14_series14_b_4 -1 iv15_series15_b_0 -2 iv15_series15_b_1 -4 iv15_series15_b_2 -8 iv15_series15_b_3 -16 iv15_series15_b_4 -1 iv16_series16_b_0 -2 iv16_series16_b_1 -4 iv16_series16_b_2 -8 iv16_series16_b_3 -16 iv16_series16_b_4 -1 iv17_series17_b_0 -2 iv17_series17_b_1 -4 iv17_series17_b_2 -8 iv17_series17_b_3 -16 iv17_series17_b_4 -1 iv18_series18_b_0 -2 iv18_series18_b_1 -4 iv18_series18_b_2 -8 iv18_series18_b_3 -16 iv18_series18_b_4 -1 iv19_series19_b_0 -2 iv19_series19_b_1 -4 iv19_series19_b_2 -8 iv19_series19_b_3 -16 iv19_series19_b_4 -1 iv20_series20_b_0 -2 iv20_series20_b_1 -4 iv20_series20_b_2 -8 iv20_series20_b_3 -16 iv20_series20_b_4 -1 iv21_series21_b_0 -2 iv21_series21_b_1 -4 iv21_series21_b_2 -8 iv21_series21_b_3 -16 iv21_series21_b_4 -1 iv22_series22_b_0 -2 iv22_series22_b_1 -4 iv22_series22_b_2 -8 iv22_series22_b_3 -16 iv22_series22_b_4 -1 iv23_series23_b_0 -2 iv23_series23_b_1 -4 iv23_series23_b_2 -8 iv23_series23_b_3 -16 iv23_series23_b_4 -1 iv24_series24_b_0 -2 iv24_series24_b_1 -4 iv24_series24_b_2 -8 iv24_series24_b_3 -16 iv24_series24_b_4 -1 iv25_series25_b_0 -2 iv25_series25_b_1 -4 iv25_series25_b_2 -8 iv25_series25_b_3 -16 iv25_series25_b_4 -1 iv26_series26_b_0 -2 iv26_series26_b_1 -4 iv26_series26_b_2 -8 iv26_series26_b_3 -16 iv26_series26_b_4 -1 iv27_series27_b_0 -2 iv27_series27_b_1 -4 iv27_series27_b_2 -8 iv27_series27_b_3 -16 iv27_series27_b_4 -1 iv28_series28_b_0 -2 iv28_series28_b_1 -4 iv28_series28_b_2 -8 iv28_series28_b_3 -16 iv28_series28_b_4 >= -29 ;
