gcc -D_GNUCC -E -DCIL=1 /home/mingyue/experiments/ceti/TCAS/randomTC/v2/1/bug2.c -o /home/mingyue/experiments/ceti/TCAS/randomTC/v2/1/bug2.i
/usr/local/bin/cilly.native --out /home/mingyue/experiments/ceti/TCAS/randomTC/v2/1/bug2.cil.c --noPrintLn --useLogicalOperators /home/mingyue/experiments/ceti/TCAS/randomTC/v2/1/bug2.i
gcc -D_GNUCC -E /home/mingyue/experiments/ceti/TCAS/randomTC/v2/1/bug2.cil.c -o /home/mingyue/experiments/ceti/TCAS/randomTC/v2/1/bug2.cil.i
gcc -D_GNUCC -c -o /home/mingyue/experiments/ceti/TCAS/randomTC/v2/1/bug2.o /home/mingyue/experiments/ceti/TCAS/randomTC/v2/1/bug2.cil.i
gcc -D_GNUCC -o a.out /home/mingyue/experiments/ceti/TCAS/randomTC/v2/1/bug2.o
**Begin v2**
$ cp /home/mingyue/experiments/ceti/TCAS/randomTC/v2/1/bug2.cil.i /tmp/CETI_f64eb5/bug2.cil.i
*** Get good/bad tcs ***
cmd 'gcc /tmp/CETI_f64eb5/bug2.cil.i -o /tmp/CETI_f64eb5/bug2.cil.i.exe >& /dev/null'
$ gcc /tmp/CETI_f64eb5/bug2.cil.i -o /tmp/CETI_f64eb5/bug2.cil.i.exe >& /dev/null
write_file_str: '/tmp/CETI_f64eb5/bug2.cil.i.sh'
$ sh /tmp/CETI_f64eb5/bug2.cil.i.sh /tmp/CETI_f64eb5/bug2.cil.i.exe /tmp/CETI_f64eb5/bug2.cil.i.routputs &> /dev/null
[35mAlert: 1/40 tests failed. Bug found. Processing ..
[mwrite_src: '/tmp/CETI_f64eb5/bug2.cil.i.preproc.c'
*** Fault Localization ***
write_src: '/tmp/CETI_f64eb5/fautloc_e475ce/bug2.cil.i.cov.c'
cmd 'gcc /tmp/CETI_f64eb5/fautloc_e475ce/bug2.cil.i.cov.c -o /tmp/CETI_f64eb5/fautloc_e475ce/bug2.cil.i.cov.c.exe >& /dev/null'
$ gcc /tmp/CETI_f64eb5/fautloc_e475ce/bug2.cil.i.cov.c -o /tmp/CETI_f64eb5/fautloc_e475ce/bug2.cil.i.cov.c.exe >& /dev/null
write_file_str: '/tmp/CETI_f64eb5/fautloc_e475ce/bug2.cil.i.g.sh'
$ sh /tmp/CETI_f64eb5/fautloc_e475ce/bug2.cil.i.g.sh /tmp/CETI_f64eb5/fautloc_e475ce/bug2.cil.i.cov.c.exe /tmp/CETI_f64eb5/fautloc_e475ce/bug2.cil.i.outputs_g_dontcare &> /dev/null
write_file_str: '/tmp/CETI_f64eb5/fautloc_e475ce/bug2.cil.i.b.sh'
$ sh /tmp/CETI_f64eb5/fautloc_e475ce/bug2.cil.i.b.sh /tmp/CETI_f64eb5/fautloc_e475ce/bug2.cil.i.cov.c.exe /tmp/CETI_f64eb5/fautloc_e475ce/bug2.cil.i.outputs_bad_dontcare &> /dev/null
0. sid 59 in fun 'alt_sep_test' (score 0.707107)
__cil_tmp27 = need_downward_RA;
1. sid 58 in fun 'alt_sep_test' (score 0.707107)
alt_sep = 0;
2. sid 53 in fun 'alt_sep_test' (score 0.707107)
__cil_tmp26 = tmp___3;
3. sid 52 in fun 'alt_sep_test' (score 0.707107)
tmp___4 = 0;
4. sid 50 in fun 'alt_sep_test' (score 0.707107)
tmp___1 = 0;
5. sid 46 in fun 'Own_Above_Threat' (score 0.707107)
__cil_tmp13 = Other_Tracked_Alt < Own_Tracked_Alt;
6. sid 41 in fun 'Non_Crossing_Biased_Descend' (score 0.707107)
result = tmp___6;
7. sid 40 in fun 'Non_Crossing_Biased_Descend' (score 0.707107)
__cil_tmp27 = tmp___3;
8. sid 39 in fun 'Non_Crossing_Biased_Descend' (score 0.707107)
tmp___6 = 1;
9. sid 24 in fun 'Non_Crossing_Biased_Climb' (score 0.707107)
result = tmp___6;
10. sid 23 in fun 'Non_Crossing_Biased_Climb' (score 0.707107)
__cil_tmp27 = tmp___4 && Cur_Vertical_Sep >= 300;
11. sid 22 in fun 'Non_Crossing_Biased_Climb' (score 0.707107)
tmp___6 = 0;
12. sid 8 in fun 'Inhibit_Biased_Climb' (score 0.707107)
__cil_tmp13 = Up_Separation;
13. sid 65 in fun 'alt_sep_test' (score 0.447214)
__cil_tmp31 = need_upward_RA && need_downward_RA;
14. sid 64 in fun 'alt_sep_test' (score 0.447214)
need_downward_RA = tmp___4;
15. sid 63 in fun 'alt_sep_test' (score 0.447214)
__cil_tmp30 = tmp___2;
16. sid 62 in fun 'alt_sep_test' (score 0.447214)
need_upward_RA = tmp___1;
17. sid 61 in fun 'alt_sep_test' (score 0.447214)
__cil_tmp29 = tmp;
18. sid 60 in fun 'alt_sep_test' (score 0.447214)
__cil_tmp28 = need_upward_RA;
19. sid 44 in fun 'Non_Crossing_Biased_Descend' (score 0.447214)
__cil_tmp29 = result;
20. sid 43 in fun 'Non_Crossing_Biased_Descend' (score 0.447214)
__cil_tmp28 = upward_preferred;
21. sid 42 in fun 'Non_Crossing_Biased_Descend' (score 0.447214)
upward_preferred = tmp > Down_Separation;
22. sid 27 in fun 'Non_Crossing_Biased_Climb' (score 0.447214)
__cil_tmp29 = result;
23. sid 26 in fun 'Non_Crossing_Biased_Climb' (score 0.447214)
__cil_tmp28 = upward_preferred;
24. sid 25 in fun 'Non_Crossing_Biased_Climb' (score 0.447214)
upward_preferred = tmp > Down_Separation;
25. sid 10 in fun 'Inhibit_Biased_Climb' (score 0.447214)
__cil_tmp14 = Climb_Inhibit;
26. sid 72 in fun 'mainQ' (score 0.158114)
__cil_tmp14 = tmp;
27. sid 71 in fun 'alt_sep_test' (score 0.158114)
__cil_tmp33 = alt_sep;
28. sid 70 in fun 'alt_sep_test' (score 0.158114)
__cil_tmp32 = enabled && ((tcas_equipped && intent_not_known) || ! tcas_equipped);
29. sid 69 in fun 'alt_sep_test' (score 0.158114)
alt_sep = 0;
30. sid 68 in fun 'alt_sep_test' (score 0.158114)
intent_not_known = Two_of_Three_Reports_Valid && Other_RAC == 0;
31. sid 67 in fun 'alt_sep_test' (score 0.158114)
tcas_equipped = Other_Capability == 1;
32. sid 66 in fun 'alt_sep_test' (score 0.158114)
enabled = (High_Confidence && Own_Tracked_Alt_Rate <= 600) && Cur_Vertical_Sep > 600;
[35mAlert: FL: found 33 stmts with sscores >= 0.01
[mwrite_file_bin: '/tmp/CETI_f64eb5/bug2.cil.i.s59.t1.arr'
write_file_bin: '/tmp/CETI_f64eb5/bug2.cil.i.s58.t1.arr'
write_file_bin: '/tmp/CETI_f64eb5/bug2.cil.i.s53.t1.arr'
write_file_bin: '/tmp/CETI_f64eb5/bug2.cil.i.s52.t1.arr'
write_file_bin: '/tmp/CETI_f64eb5/bug2.cil.i.s50.t1.arr'
write_file_bin: '/tmp/CETI_f64eb5/bug2.cil.i.s46.t1.arr'
write_file_bin: '/tmp/CETI_f64eb5/bug2.cil.i.s41.t1.arr'
write_file_bin: '/tmp/CETI_f64eb5/bug2.cil.i.s40.t1.arr'
write_file_bin: '/tmp/CETI_f64eb5/bug2.cil.i.s39.t1.arr'
write_file_bin: '/tmp/CETI_f64eb5/bug2.cil.i.s24.t1.arr'
write_file_bin: '/tmp/CETI_f64eb5/bug2.cil.i.s23.t1.arr'
write_file_bin: '/tmp/CETI_f64eb5/bug2.cil.i.s22.t1.arr'
write_file_bin: '/tmp/CETI_f64eb5/bug2.cil.i.s8.t1.arr'
write_file_bin: '/tmp/CETI_f64eb5/bug2.cil.i.s65.t1.arr'
write_file_bin: '/tmp/CETI_f64eb5/bug2.cil.i.s64.t1.arr'
write_file_bin: '/tmp/CETI_f64eb5/bug2.cil.i.s63.t1.arr'
write_file_bin: '/tmp/CETI_f64eb5/bug2.cil.i.s62.t1.arr'
write_file_bin: '/tmp/CETI_f64eb5/bug2.cil.i.s61.t1.arr'
write_file_bin: '/tmp/CETI_f64eb5/bug2.cil.i.s60.t1.arr'
write_file_bin: '/tmp/CETI_f64eb5/bug2.cil.i.s44.t1.arr'
write_file_bin: '/tmp/CETI_f64eb5/bug2.cil.i.s43.t1.arr'
write_file_bin: '/tmp/CETI_f64eb5/bug2.cil.i.s42.t1.arr'
write_file_bin: '/tmp/CETI_f64eb5/bug2.cil.i.s27.t1.arr'
write_file_bin: '/tmp/CETI_f64eb5/bug2.cil.i.s26.t1.arr'
write_file_bin: '/tmp/CETI_f64eb5/bug2.cil.i.s25.t1.arr'
write_file_bin: '/tmp/CETI_f64eb5/bug2.cil.i.s10.t1.arr'
write_file_bin: '/tmp/CETI_f64eb5/bug2.cil.i.s72.t1.arr'
write_file_bin: '/tmp/CETI_f64eb5/bug2.cil.i.s71.t1.arr'
write_file_bin: '/tmp/CETI_f64eb5/bug2.cil.i.s70.t1.arr'
write_file_bin: '/tmp/CETI_f64eb5/bug2.cil.i.s69.t1.arr'
write_file_bin: '/tmp/CETI_f64eb5/bug2.cil.i.s68.t1.arr'
write_file_bin: '/tmp/CETI_f64eb5/bug2.cil.i.s67.t1.arr'
write_file_bin: '/tmp/CETI_f64eb5/bug2.cil.i.s66.t1.arr'
[35mAlert: Spy: Got 52 info from 33 ssids
[mwrite_file_bin: '/tmp/CETI_f64eb5/bug2.cil.i.info'
$ python kl.py /tmp/CETI_f64eb5/bug2.cil.i --do_tb "(59, 1, 4, 19); (58, 3, 1, 1); (58, 1, 4, 19); (53, 1, 4, 19); (52, 3, 1, 1); (52, 1, 4, 19); (50, 3, 1, 1); (50, 1, 4, 19); (46, 7, 2, 1); (46, 1, 4, 12); (41, 1, 4, 15); (40, 1, 4, 15); (39, 3, 1, 1); (39, 1, 4, 15); (24, 1, 4, 15); (23, 3, 1, 1); (23, 7, 2, 2); (23, 1, 4, 15); (22, 3, 1, 1); (22, 1, 4, 15); (8, 1, 4, 12); (65, 7, 2, 1); (65, 1, 4, 19); (64, 1, 4, 19); (63, 1, 4, 19); (62, 1, 4, 19); (61, 1, 4, 19); (60, 1, 4, 19); (44, 1, 4, 15); (43, 1, 4, 15); (42, 7, 2, 1); (42, 1, 4, 15); (27, 1, 4, 15); (26, 1, 4, 15); (25, 7, 2, 1); (25, 1, 4, 15); (10, 1, 4, 12); (72, 1, 4, 13); (71, 1, 4, 19); (70, 7, 2, 3); (70, 1, 4, 19); (69, 3, 1, 1); (69, 1, 4, 19); (68, 3, 1, 1); (68, 7, 2, 2); (68, 1, 4, 19); (67, 3, 1, 1); (67, 7, 2, 1); (67, 1, 4, 19); (66, 3, 1, 2); (66, 7, 2, 4); (66, 1, 4, 19)" --no_parallel
KR: tasks 5054
worker 0: found fix for /tmp/CETI_f64eb5/bug2.cil.i.s25.t7_z1_c0.tf.c
KR: summary (bugfix: True, stop after a repair found: True, parallel: False), '/tmp/CETI_f64eb5/bug2.cil.i', 1 / 5054
0. /tmp/CETI_f64eb5/bug2.cil.i.s25.t7_z1_c0.tf.c: upward_preferred = tmp > Down_Separation; ===> upward_preferred = (((uk_0 * (tmp < Down_Separation) + uk_1 * (tmp <= Down_Separation)) + uk_2 * (tmp >= Down_Separation)) + uk_3 * (tmp == Down_Separation)) + uk_4 * (tmp != Down_Separation); ===> uk_0 0, uk_1 0, uk_2 0, uk_3 0, uk_4 1
Note: temp files created in dir '/tmp/CETI_f64eb5'
1.12user 0.42system 0:01.36elapsed 113%CPU (0avgtext+0avgdata 47264maxresident)k
0inputs+2696outputs (0major+128029minor)pagefaults 0swaps

real	0m1.366s
user	0m1.124s
sys	0m0.424s
**Done v2**
