{
    "name": "RV32IC-CPU",
    "folder": "RV32IC-CPU",
    "sim_files": [
        "RTL/TestBench/clkDiv_tb.v",
        "RTL/TestBench/cpu_tb.v",
        "RTL/TestBench/mem_tb.v"
    ],
    "files": [
        "RTL/Adder.v",
        "RTL/CSRRegFile.v",
        "RTL/ClkInverter.v",
        "RTL/InterruptAddressGenerator.v",
        "RTL/Interrupt_Detector.v",
        "RTL/PIC.v",
        "RTL/RISCV.v",
        "RTL/RISCV_TOP.v",
        "RTL/RegSrcUnit.v",
        "RTL/TMRGenerator.v",
        "RTL/decompression.v",
        "RTL/memAddressSelectUnit.v",
        "RTL/ALU/ALU.v",
        "RTL/ALU/AdderSub.v",
        "RTL/ALU/Full_Adder.v",
        "RTL/ALU/RippleAdder.v",
        "RTL/Control/ALUControl.v",
        "RTL/Control/BranchUnit.v",
        "RTL/Control/ControlUnit.v",
        "RTL/Global/values.v",
        "RTL/Memory/Memory.v",
        "RTL/Other Units/ClkDiv.v",
        "RTL/Other Units/ForwardUnit.v",
        "RTL/Other Units/ImmGen.v",
        "RTL/Others/Decoder5_32.v",
        "RTL/Others/Mux2_1.v",
        "RTL/Others/Mux4_1.v",
        "RTL/Others/SSDDriver.v",
        "RTL/Others/ShiftLeft1.v",
        "RTL/Others/SignExtend.v",
        "RTL/Registers/FlipFlop.v",
        "RTL/Registers/RegFile.v",
        "RTL/Registers/RegWLoad.v",
        "RTL/Registers/regfileModel.v"
    ],
    "include_dirs": [],
    "repository": "https://github.com/djzenma/RV32IC-CPU",
    "top_module": "",
    "extra_flags": [],
    "language_version": "2005",
    "modules": [
        {
            "module": "Adder",
            "file": "RTL/Adder.v"
        },
        {
            "module": "CSRRegFile",
            "file": "RTL/CSRRegFile.v"
        },
        {
            "module": "ClkInverter",
            "file": "RTL/ClkInverter.v"
        },
        {
            "module": "InterruptAddressGenerator",
            "file": "RTL/InterruptAddressGenerator.v"
        },
        {
            "module": "Interrupt_Detector",
            "file": "RTL/Interrupt_Detector.v"
        },
        {
            "module": "PIC",
            "file": "RTL/PIC.v"
        },
        {
            "module": "RISCV",
            "file": "RTL/RISCV.v"
        },
        {
            "module": "RISCV_TOP",
            "file": "RTL/RISCV_TOP.v"
        },
        {
            "module": "RegSrcUnit",
            "file": "RTL/RegSrcUnit.v"
        },
        {
            "module": "TMRGenerator",
            "file": "RTL/TMRGenerator.v"
        },
        {
            "module": "Decompression",
            "file": "RTL/decompression.v"
        },
        {
            "module": "memAddressSelectUnit",
            "file": "RTL/memAddressSelectUnit.v"
        },
        {
            "module": "ALU",
            "file": "RTL/ALU/ALU.v"
        },
        {
            "module": "AdderSub",
            "file": "RTL/ALU/AdderSub.v"
        },
        {
            "module": "Full_Adder",
            "file": "RTL/ALU/Full_Adder.v"
        },
        {
            "module": "RippleAdder",
            "file": "RTL/ALU/RippleAdder.v"
        },
        {
            "module": "ALUControl",
            "file": "RTL/Control/ALUControl.v"
        },
        {
            "module": "BranchUnit",
            "file": "RTL/Control/BranchUnit.v"
        },
        {
            "module": "ControlUnit",
            "file": "RTL/Control/ControlUnit.v"
        },
        {
            "module": "Memory",
            "file": "RTL/Memory/Memory.v"
        },
        {
            "module": "ClkDiv",
            "file": "RTL/Other Units/ClkDiv.v"
        },
        {
            "module": "ForwardUnit",
            "file": "RTL/Other Units/ForwardUnit.v"
        },
        {
            "module": "ImmGen",
            "file": "RTL/Other Units/ImmGen.v"
        },
        {
            "module": "Decoder5_32",
            "file": "RTL/Others/Decoder5_32.v"
        },
        {
            "module": "Mux2_1",
            "file": "RTL/Others/Mux2_1.v"
        },
        {
            "module": "Mux4_1",
            "file": "RTL/Others/Mux4_1.v"
        },
        {
            "module": "SSDDriver",
            "file": "RTL/Others/SSDDriver.v"
        },
        {
            "module": "ShiftLeft1",
            "file": "RTL/Others/ShiftLeft1.v"
        },
        {
            "module": "module",
            "file": "RTL/Others/ShiftLeft1.v"
        },
        {
            "module": "module",
            "file": "RTL/Others/ShiftLeft1.v"
        },
        {
            "module": "SignExtend",
            "file": "RTL/Others/SignExtend.v"
        },
        {
            "module": "FlipFlop",
            "file": "RTL/Registers/FlipFlop.v"
        },
        {
            "module": "RegFile",
            "file": "RTL/Registers/RegFile.v"
        },
        {
            "module": "RegWLoad",
            "file": "RTL/Registers/RegWLoad.v"
        },
        {
            "module": "regfileModel",
            "file": "RTL/Registers/regfileModel.v"
        },
        {
            "module": "clkDiv_tb",
            "file": "RTL/TestBench/clkDiv_tb.v"
        },
        {
            "module": "cpu_tb",
            "file": "RTL/TestBench/cpu_tb.v"
        },
        {
            "module": "mem_tb",
            "file": "RTL/TestBench/mem_tb.v"
        }
    ],
    "module_graph": {
        "Adder": [
            "RISCV",
            "RISCV",
            "RISCV",
            "RISCV",
            "RISCV"
        ],
        "CSRRegFile": [
            "RISCV"
        ],
        "ClkInverter": [
            "RISCV"
        ],
        "InterruptAddressGenerator": [
            "CSRRegFile"
        ],
        "Interrupt_Detector": [],
        "PIC": [
            "RISCV_TOP"
        ],
        "RISCV": [
            "RISCV_TOP"
        ],
        "RISCV_TOP": [
            "cpu_tb"
        ],
        "RegSrcUnit": [
            "RISCV"
        ],
        "TMRGenerator": [],
        "Decompression": [
            "RISCV"
        ],
        "memAddressSelectUnit": [
            "RISCV"
        ],
        "ALU": [
            "RISCV"
        ],
        "AdderSub": [],
        "Full_Adder": [],
        "RippleAdder": [
            "AdderSub"
        ],
        "ALUControl": [
            "RISCV"
        ],
        "BranchUnit": [
            "RISCV"
        ],
        "ControlUnit": [
            "RISCV"
        ],
        "Memory": [
            "mem_tb"
        ],
        "ClkDiv": [
            "RISCV",
            "clkDiv_tb"
        ],
        "ForwardUnit": [
            "RISCV"
        ],
        "ImmGen": [
            "RISCV"
        ],
        "Decoder5_32": [
            "RegFile"
        ],
        "Mux2_1": [
            "RISCV",
            "RISCV",
            "RISCV",
            "RISCV",
            "RISCV",
            "RISCV",
            "RISCV",
            "regfileModel"
        ],
        "Mux4_1": [
            "RISCV"
        ],
        "SSDDriver": [],
        "ShiftLeft1": [],
        "module": [
            "Adder",
            "CSRRegFile",
            "ClkInverter",
            "InterruptAddressGenerator",
            "Interrupt_Detector",
            "PIC",
            "RISCV",
            "RISCV_TOP",
            "RegSrcUnit",
            "TMRGenerator",
            "Decompression",
            "memAddressSelectUnit",
            "ALU",
            "AdderSub",
            "Full_Adder",
            "RippleAdder",
            "ALUControl",
            "BranchUnit",
            "ControlUnit",
            "Memory",
            "ClkDiv",
            "ForwardUnit",
            "ImmGen",
            "Decoder5_32",
            "Mux2_1",
            "Mux4_1",
            "SSDDriver",
            "ShiftLeft1",
            "ShiftLeft1",
            "FlipFlop",
            "RegFile",
            "RegWLoad",
            "regfileModel",
            "clkDiv_tb",
            "cpu_tb",
            "mem_tb"
        ],
        "SignExtend": [
            "Memory"
        ],
        "FlipFlop": [
            "RegWLoad"
        ],
        "RegFile": [
            "RISCV",
            "regfileModel"
        ],
        "RegWLoad": [
            "RISCV",
            "RISCV",
            "RISCV",
            "RISCV",
            "RISCV",
            "RegFile"
        ],
        "regfileModel": [],
        "clkDiv_tb": [],
        "cpu_tb": [],
        "mem_tb": []
    },
    "module_graph_inverse": {
        "Adder": [
            "module"
        ],
        "CSRRegFile": [
            "module",
            "InterruptAddressGenerator"
        ],
        "ClkInverter": [
            "module"
        ],
        "InterruptAddressGenerator": [
            "module"
        ],
        "Interrupt_Detector": [
            "module"
        ],
        "PIC": [
            "module"
        ],
        "RISCV": [
            "module",
            "ClkDiv",
            "ClkInverter",
            "RegWLoad",
            "RegWLoad",
            "RegWLoad",
            "RegWLoad",
            "RegWLoad",
            "Decompression",
            "RegFile",
            "RegSrcUnit",
            "Mux2_1",
            "ImmGen",
            "ControlUnit",
            "ForwardUnit",
            "ALU",
            "BranchUnit",
            "Adder",
            "Adder",
            "Adder",
            "Mux2_1",
            "Mux2_1",
            "Mux4_1",
            "Adder",
            "ALUControl",
            "Adder",
            "CSRRegFile",
            "memAddressSelectUnit",
            "Mux2_1",
            "Mux2_1",
            "Mux2_1",
            "Mux2_1"
        ],
        "RISCV_TOP": [
            "module",
            "PIC",
            "RISCV"
        ],
        "RegSrcUnit": [
            "module"
        ],
        "TMRGenerator": [
            "module"
        ],
        "Decompression": [
            "module"
        ],
        "memAddressSelectUnit": [
            "module"
        ],
        "ALU": [
            "module"
        ],
        "AdderSub": [
            "module",
            "RippleAdder"
        ],
        "Full_Adder": [
            "module"
        ],
        "RippleAdder": [
            "module"
        ],
        "ALUControl": [
            "module"
        ],
        "BranchUnit": [
            "module"
        ],
        "ControlUnit": [
            "module"
        ],
        "Memory": [
            "module",
            "SignExtend"
        ],
        "ClkDiv": [
            "module"
        ],
        "ForwardUnit": [
            "module"
        ],
        "ImmGen": [
            "module"
        ],
        "Decoder5_32": [
            "module"
        ],
        "Mux2_1": [
            "module"
        ],
        "Mux4_1": [
            "module"
        ],
        "SSDDriver": [
            "module"
        ],
        "ShiftLeft1": [
            "module",
            "module"
        ],
        "module": [],
        "SignExtend": [],
        "FlipFlop": [
            "module"
        ],
        "RegFile": [
            "module",
            "Decoder5_32",
            "RegWLoad"
        ],
        "RegWLoad": [
            "module",
            "FlipFlop"
        ],
        "regfileModel": [
            "module",
            "RegFile",
            "Mux2_1"
        ],
        "clkDiv_tb": [
            "module",
            "ClkDiv"
        ],
        "cpu_tb": [
            "module",
            "RISCV_TOP"
        ],
        "mem_tb": [
            "module",
            "Memory"
        ]
    },
    "non_tb_files": [
        "RTL/Adder.v",
        "RTL/CSRRegFile.v",
        "RTL/ClkInverter.v",
        "RTL/InterruptAddressGenerator.v",
        "RTL/Interrupt_Detector.v",
        "RTL/PIC.v",
        "RTL/RISCV.v",
        "RTL/RISCV_TOP.v",
        "RTL/RegSrcUnit.v",
        "RTL/TMRGenerator.v",
        "RTL/decompression.v",
        "RTL/memAddressSelectUnit.v",
        "RTL/ALU/ALU.v",
        "RTL/ALU/AdderSub.v",
        "RTL/ALU/Full_Adder.v",
        "RTL/ALU/RippleAdder.v",
        "RTL/Control/ALUControl.v",
        "RTL/Control/BranchUnit.v",
        "RTL/Control/ControlUnit.v",
        "RTL/Global/values.v",
        "RTL/Memory/Memory.v",
        "RTL/Other Units/ClkDiv.v",
        "RTL/Other Units/ForwardUnit.v",
        "RTL/Other Units/ImmGen.v",
        "RTL/Others/Decoder5_32.v",
        "RTL/Others/Mux2_1.v",
        "RTL/Others/Mux4_1.v",
        "RTL/Others/SSDDriver.v",
        "RTL/Others/ShiftLeft1.v",
        "RTL/Others/SignExtend.v",
        "RTL/Registers/FlipFlop.v",
        "RTL/Registers/RegFile.v",
        "RTL/Registers/RegWLoad.v",
        "RTL/Registers/regfileModel.v"
    ]
}