$date
	Thu Dec 14 21:17:27 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module plot_mag_comp $end
$var wire 1 ! AltB $end
$var wire 1 " AgtB $end
$var wire 1 # AeqB $end
$var reg 3 $ A [2:0] $end
$var reg 3 % B [2:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
0#
1"
0!
$end
#10
1!
0"
b1 %
#20
1#
b0 %
0!
0"
b1 $
#30
1"
0#
b1 %
#40
