<stg><name>tancalc</name>


<trans_list>

<trans id="623" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="10" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="13" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="15" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="32" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="33" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
:0  %cmpr_local_15_V = alloca i32

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
:1  %cmpr_local_15_V_1 = alloca i32

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
:2  %cmpr_local_15_V_2 = alloca i32

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
:3  %cmpr_local_15_V_3 = alloca i32

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
:4  %cmpr_local_15_V_4 = alloca i32

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_4"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
:5  %cmpr_local_15_V_5 = alloca i32

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_5"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
:6  %cmpr_local_15_V_6 = alloca i32

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_6"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
:7  %cmpr_local_15_V_7 = alloca i32

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_7"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
:8  %cmpr_local_15_V_8 = alloca i32

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_8"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
:9  %cmpr_local_15_V_9 = alloca i32

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_9"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
:10  %cmpr_local_15_V_10 = alloca i32

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_10"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
:11  %cmpr_local_15_V_11 = alloca i32

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_11"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
:12  %cmpr_local_15_V_12 = alloca i32

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_12"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
:13  %cmpr_local_15_V_13 = alloca i32

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_13"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
:14  %cmpr_local_15_V_14 = alloca i32

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_14"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
:15  %cmpr_local_15_V_15 = alloca i32

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_15"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="32">
<![CDATA[
:16  %cmprpop_local_15_V = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="32">
<![CDATA[
:17  %cmprpop_local_15_V_1 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="32">
<![CDATA[
:18  %cmprpop_local_15_V_2 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="32">
<![CDATA[
:19  %cmprpop_local_15_V_3 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_3"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="32">
<![CDATA[
:20  %cmprpop_local_15_V_4 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_4"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="32">
<![CDATA[
:21  %cmprpop_local_15_V_5 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_5"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="32">
<![CDATA[
:22  %cmprpop_local_15_V_6 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_6"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="32">
<![CDATA[
:23  %cmprpop_local_15_V_7 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_7"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="32">
<![CDATA[
:24  %cmprpop_local_15_V_8 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_8"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="32">
<![CDATA[
:25  %cmprpop_local_15_V_9 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_9"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="32">
<![CDATA[
:26  %cmprpop_local_15_V_10 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_10"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="32">
<![CDATA[
:27  %cmprpop_local_15_V_11 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_11"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="32">
<![CDATA[
:28  %cmprpop_local_15_V_12 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_12"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="32">
<![CDATA[
:29  %cmprpop_local_15_V_13 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_13"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="32">
<![CDATA[
:30  %cmprpop_local_15_V_14 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_14"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="32">
<![CDATA[
:31  %cmprpop_local_15_V_15 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_15"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:32  %tancalc_input_V_offset_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %tancalc_input_V_offset)

]]></Node>
<StgValue><ssdm name="tancalc_input_V_offset_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:33  %tancalc_input_V_offset1 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %tancalc_input_V_offset_read, i32 1, i32 63)

]]></Node>
<StgValue><ssdm name="tancalc_input_V_offset1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="63">
<![CDATA[
:34  %zext_ln71 = zext i63 %tancalc_input_V_offset1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecInterface(i10* %tancalc_output_line_15_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecInterface(i10* %tancalc_output_line_14_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecInterface(i10* %tancalc_output_line_13_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecInterface(i10* %tancalc_output_line_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecInterface(i10* %tancalc_output_line_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:40  call void (...)* @_ssdm_op_SpecInterface(i10* %tancalc_output_line_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:41  call void (...)* @_ssdm_op_SpecInterface(i10* %tancalc_output_line_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:42  call void (...)* @_ssdm_op_SpecInterface(i10* %tancalc_output_line_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:43  call void (...)* @_ssdm_op_SpecInterface(i10* %tancalc_output_line_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:44  call void (...)* @_ssdm_op_SpecInterface(i10* %tancalc_output_line_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:45  call void (...)* @_ssdm_op_SpecInterface(i10* %tancalc_output_line_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:46  call void (...)* @_ssdm_op_SpecInterface(i10* %tancalc_output_line_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:47  call void (...)* @_ssdm_op_SpecInterface(i10* %tancalc_output_line_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:48  call void (...)* @_ssdm_op_SpecInterface(i10* %tancalc_output_line_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:49  call void (...)* @_ssdm_op_SpecInterface(i10* %tancalc_output_line_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:50  call void (...)* @_ssdm_op_SpecInterface(i16* %tancalc_input_V, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 640, [6 x i8]* @p_str211, [6 x i8]* @p_str312, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
:51  br label %1

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %cmpr_chunk_num_0 = phi i3 [ 0, %0 ], [ %cmpr_chunk_num, %mainloop_end ]

]]></Node>
<StgValue><ssdm name="cmpr_chunk_num_0"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln85 = icmp eq i3 %cmpr_chunk_num_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln85"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %cmpr_chunk_num = add i3 %cmpr_chunk_num_0, 1

]]></Node>
<StgValue><ssdm name="cmpr_chunk_num"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln85, label %20, label %mainloop_begin

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="3">
<![CDATA[
mainloop_begin:2  %trunc_ln86 = trunc i3 %cmpr_chunk_num_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln86"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="2" op_3_bw="5">
<![CDATA[
mainloop_begin:3  %or_ln = call i8 @_ssdm_op_BitConcatenate.i8.i1.i2.i5(i1 true, i2 %trunc_ln86, i5 0)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="8">
<![CDATA[
mainloop_begin:4  %zext_ln219 = zext i8 %or_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln219"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
mainloop_begin:5  %add_ln219 = add i64 %zext_ln219, %zext_ln71

]]></Node>
<StgValue><ssdm name="add_ln219"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
mainloop_begin:6  %tancalc_input_V_addr = getelementptr i16* %tancalc_input_V, i64 %add_ln219

]]></Node>
<StgValue><ssdm name="tancalc_input_V_addr"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln95"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="97" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
mainloop_begin:7  %tancalc_input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %tancalc_input_V_addr, i32 32)

]]></Node>
<StgValue><ssdm name="tancalc_input_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="98" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
mainloop_begin:7  %tancalc_input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %tancalc_input_V_addr, i32 32)

]]></Node>
<StgValue><ssdm name="tancalc_input_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="99" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
mainloop_begin:7  %tancalc_input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %tancalc_input_V_addr, i32 32)

]]></Node>
<StgValue><ssdm name="tancalc_input_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="100" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
mainloop_begin:7  %tancalc_input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %tancalc_input_V_addr, i32 32)

]]></Node>
<StgValue><ssdm name="tancalc_input_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="101" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
mainloop_begin:7  %tancalc_input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %tancalc_input_V_addr, i32 32)

]]></Node>
<StgValue><ssdm name="tancalc_input_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="102" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
mainloop_begin:7  %tancalc_input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %tancalc_input_V_addr, i32 32)

]]></Node>
<StgValue><ssdm name="tancalc_input_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
mainloop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln85"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
mainloop_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
mainloop_begin:7  %tancalc_input_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %tancalc_input_V_addr, i32 32)

]]></Node>
<StgValue><ssdm name="tancalc_input_V_addr_rd_req"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
mainloop_begin:8  br label %2

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %data_part_num_0_i23 = phi i6 [ 0, %mainloop_begin ], [ %data_part_num, %data_read_loop_end ]

]]></Node>
<StgValue><ssdm name="data_part_num_0_i23"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %icmp_ln26 = icmp eq i6 %data_part_num_0_i23, -32

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %data_part_num = add i6 %data_part_num_0_i23, 1

]]></Node>
<StgValue><ssdm name="data_part_num"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln26, label %data_read.exit34.preheader, label %data_read_loop_begin

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="6">
<![CDATA[
data_read_loop_begin:0  %trunc_ln26 = trunc i6 %data_part_num_0_i23 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln26"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
data_read_loop_begin:4  %trunc_ln28_1 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %data_part_num_0_i23, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln28_1"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
data_read_loop_begin:6  br i1 %trunc_ln26, label %4, label %3

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="115" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
data_read_loop_begin:1  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln26"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
data_read_loop_begin:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
data_read_loop_begin:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln27"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="1">
<![CDATA[
data_read_loop_begin:5  %temp_input_V = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %tancalc_input_V_addr)

]]></Node>
<StgValue><ssdm name="temp_input_V"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %branch16

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %branch16

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %branch16

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %branch16

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %branch16

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %branch16

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %branch16

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %branch16

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %branch16

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %branch16

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %branch16

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %branch16

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %branch16

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %branch16

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
.branch16_crit_edge:1  br label %branch16

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %branch16

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="16">
<![CDATA[
:0  %cmpr_local_0_V = zext i16 %temp_input_V to i32

]]></Node>
<StgValue><ssdm name="cmpr_local_0_V"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="5" op_1_bw="16">
<![CDATA[
:1  %op2_V_assign = call fastcc i5 @popcnt(i16 %temp_input_V)

]]></Node>
<StgValue><ssdm name="op2_V_assign"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch14:1  store i32 %cmpr_local_0_V, i32* %cmpr_local_15_V_14

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
branch14:2  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch13:1  store i32 %cmpr_local_0_V, i32* %cmpr_local_15_V_13

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
branch13:2  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch12:1  store i32 %cmpr_local_0_V, i32* %cmpr_local_15_V_12

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
branch12:2  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch11:1  store i32 %cmpr_local_0_V, i32* %cmpr_local_15_V_11

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
branch11:2  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch10:1  store i32 %cmpr_local_0_V, i32* %cmpr_local_15_V_10

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
branch10:2  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch9:1  store i32 %cmpr_local_0_V, i32* %cmpr_local_15_V_9

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
branch9:2  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch8:1  store i32 %cmpr_local_0_V, i32* %cmpr_local_15_V_8

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
branch8:2  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7:1  store i32 %cmpr_local_0_V, i32* %cmpr_local_15_V_7

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
branch7:2  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch6:1  store i32 %cmpr_local_0_V, i32* %cmpr_local_15_V_6

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
branch6:2  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:1  store i32 %cmpr_local_0_V, i32* %cmpr_local_15_V_5

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
branch5:2  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4:1  store i32 %cmpr_local_0_V, i32* %cmpr_local_15_V_4

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
branch4:2  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3:1  store i32 %cmpr_local_0_V, i32* %cmpr_local_15_V_3

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
branch3:2  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2:1  store i32 %cmpr_local_0_V, i32* %cmpr_local_15_V_2

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
branch2:2  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:1  store i32 %cmpr_local_0_V, i32* %cmpr_local_15_V_1

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
branch1:2  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.data_read_loop_end_crit_edge:1  store i32 %cmpr_local_0_V, i32* %cmpr_local_15_V

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
.data_read_loop_end_crit_edge:2  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch15:1  store i32 %cmpr_local_0_V, i32* %cmpr_local_15_V_15

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
branch15:2  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
:0  %cmpr_local_15_V_load = load i32* %cmpr_local_15_V

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_load"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
:1  %cmpr_local_15_V_1_load = load i32* %cmpr_local_15_V_1

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_1_load"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32">
<![CDATA[
:2  %cmpr_local_15_V_2_load = load i32* %cmpr_local_15_V_2

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_2_load"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
:3  %cmpr_local_15_V_3_load = load i32* %cmpr_local_15_V_3

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_3_load"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32">
<![CDATA[
:4  %cmpr_local_15_V_4_load = load i32* %cmpr_local_15_V_4

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_4_load"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
:5  %cmpr_local_15_V_5_load = load i32* %cmpr_local_15_V_5

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_5_load"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32">
<![CDATA[
:6  %cmpr_local_15_V_6_load = load i32* %cmpr_local_15_V_6

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_6_load"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
:7  %cmpr_local_15_V_7_load = load i32* %cmpr_local_15_V_7

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_7_load"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32">
<![CDATA[
:8  %cmpr_local_15_V_8_load = load i32* %cmpr_local_15_V_8

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_8_load"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32">
<![CDATA[
:9  %cmpr_local_15_V_9_load = load i32* %cmpr_local_15_V_9

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_9_load"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
:10  %cmpr_local_15_V_10_load = load i32* %cmpr_local_15_V_10

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_10_load"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
:11  %cmpr_local_15_V_11_load = load i32* %cmpr_local_15_V_11

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_11_load"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32">
<![CDATA[
:12  %cmpr_local_15_V_12_load = load i32* %cmpr_local_15_V_12

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_12_load"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32">
<![CDATA[
:13  %cmpr_local_15_V_13_load = load i32* %cmpr_local_15_V_13

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_13_load"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32">
<![CDATA[
:14  %cmpr_local_15_V_14_load = load i32* %cmpr_local_15_V_14

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_14_load"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
:15  %cmpr_local_15_V_15_load = load i32* %cmpr_local_15_V_15

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_15_load"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
:16  %p_Val2_s = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %cmpr_local_15_V_load, i32 %cmpr_local_15_V_1_load, i32 %cmpr_local_15_V_2_load, i32 %cmpr_local_15_V_3_load, i32 %cmpr_local_15_V_4_load, i32 %cmpr_local_15_V_5_load, i32 %cmpr_local_15_V_6_load, i32 %cmpr_local_15_V_7_load, i32 %cmpr_local_15_V_8_load, i32 %cmpr_local_15_V_9_load, i32 %cmpr_local_15_V_10_load, i32 %cmpr_local_15_V_11_load, i32 %cmpr_local_15_V_12_load, i32 %cmpr_local_15_V_13_load, i32 %cmpr_local_15_V_14_load, i32 %cmpr_local_15_V_15_load, i4 %trunc_ln28_1)

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="32">
<![CDATA[
:17  %data_local_temp_V = trunc i32 %p_Val2_s to i16

]]></Node>
<StgValue><ssdm name="data_local_temp_V"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
:18  %cmpr_local_0_V_2 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %temp_input_V, i16 %data_local_temp_V)

]]></Node>
<StgValue><ssdm name="cmpr_local_0_V_2"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
:19  switch i4 %trunc_ln28_1, label %branch31 [
    i4 0, label %.branch16_crit_edge
    i4 1, label %branch17
    i4 2, label %branch18
    i4 3, label %branch19
    i4 4, label %branch20
    i4 5, label %branch21
    i4 6, label %branch22
    i4 7, label %branch23
    i4 -8, label %branch24
    i4 -7, label %branch25
    i4 -6, label %branch26
    i4 -5, label %branch27
    i4 -4, label %branch28
    i4 -3, label %branch29
    i4 -2, label %branch30
  ]

]]></Node>
<StgValue><ssdm name="switch_ln38"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch30:0  store i32 %cmpr_local_0_V_2, i32* %cmpr_local_15_V_14

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch29:0  store i32 %cmpr_local_0_V_2, i32* %cmpr_local_15_V_13

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch28:0  store i32 %cmpr_local_0_V_2, i32* %cmpr_local_15_V_12

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch27:0  store i32 %cmpr_local_0_V_2, i32* %cmpr_local_15_V_11

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch26:0  store i32 %cmpr_local_0_V_2, i32* %cmpr_local_15_V_10

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch25:0  store i32 %cmpr_local_0_V_2, i32* %cmpr_local_15_V_9

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch24:0  store i32 %cmpr_local_0_V_2, i32* %cmpr_local_15_V_8

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch23:0  store i32 %cmpr_local_0_V_2, i32* %cmpr_local_15_V_7

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch22:0  store i32 %cmpr_local_0_V_2, i32* %cmpr_local_15_V_6

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch21:0  store i32 %cmpr_local_0_V_2, i32* %cmpr_local_15_V_5

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch20:0  store i32 %cmpr_local_0_V_2, i32* %cmpr_local_15_V_4

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch19:0  store i32 %cmpr_local_0_V_2, i32* %cmpr_local_15_V_3

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch18:0  store i32 %cmpr_local_0_V_2, i32* %cmpr_local_15_V_2

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch17:0  store i32 %cmpr_local_0_V_2, i32* %cmpr_local_15_V_1

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.branch16_crit_edge:0  store i32 %cmpr_local_0_V_2, i32* %cmpr_local_15_V

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch31:0  store i32 %cmpr_local_0_V_2, i32* %cmpr_local_15_V_15

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="5" op_0_bw="5" op_1_bw="16">
<![CDATA[
branch16:16  %p_s = call fastcc i5 @popcnt(i16 %temp_input_V)

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
branch59:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
branch58:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
branch57:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
branch16.data_read_loop_end_crit_edge:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="222" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="5">
<![CDATA[
:2  %cmprpop_local_0_V = zext i5 %op2_V_assign to i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_0_V"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
:3  switch i4 %trunc_ln28_1, label %branch15 [
    i4 0, label %.data_read_loop_end_crit_edge
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]

]]></Node>
<StgValue><ssdm name="switch_ln33"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch14:0  store i11 %cmprpop_local_0_V, i11* %cmprpop_local_15_V_14

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch13:0  store i11 %cmprpop_local_0_V, i11* %cmprpop_local_15_V_13

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch12:0  store i11 %cmprpop_local_0_V, i11* %cmprpop_local_15_V_12

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch11:0  store i11 %cmprpop_local_0_V, i11* %cmprpop_local_15_V_11

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch10:0  store i11 %cmprpop_local_0_V, i11* %cmprpop_local_15_V_10

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch9:0  store i11 %cmprpop_local_0_V, i11* %cmprpop_local_15_V_9

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch8:0  store i11 %cmprpop_local_0_V, i11* %cmprpop_local_15_V_8

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="231" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch7:0  store i11 %cmprpop_local_0_V, i11* %cmprpop_local_15_V_7

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch6:0  store i11 %cmprpop_local_0_V, i11* %cmprpop_local_15_V_6

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch5:0  store i11 %cmprpop_local_0_V, i11* %cmprpop_local_15_V_5

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch4:0  store i11 %cmprpop_local_0_V, i11* %cmprpop_local_15_V_4

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch3:0  store i11 %cmprpop_local_0_V, i11* %cmprpop_local_15_V_3

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch2:0  store i11 %cmprpop_local_0_V, i11* %cmprpop_local_15_V_2

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="237" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch1:0  store i11 %cmprpop_local_0_V, i11* %cmprpop_local_15_V_1

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
.data_read_loop_end_crit_edge:0  store i11 %cmprpop_local_0_V, i11* %cmprpop_local_15_V

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
<literal name="trunc_ln28_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch15:0  store i11 %cmprpop_local_0_V, i11* %cmprpop_local_15_V_15

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="11" op_0_bw="11">
<![CDATA[
branch16:0  %cmprpop_local_15_V_load = load i11* %cmprpop_local_15_V

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_load"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="11" op_0_bw="11">
<![CDATA[
branch16:1  %cmprpop_local_15_V_1_load_1 = load i11* %cmprpop_local_15_V_1

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_1_load_1"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="11" op_0_bw="11">
<![CDATA[
branch16:2  %cmprpop_local_15_V_2_load_1 = load i11* %cmprpop_local_15_V_2

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_2_load_1"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="11" op_0_bw="11">
<![CDATA[
branch16:3  %cmprpop_local_15_V_3_load_1 = load i11* %cmprpop_local_15_V_3

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_3_load_1"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="11" op_0_bw="11">
<![CDATA[
branch16:4  %cmprpop_local_15_V_4_load_1 = load i11* %cmprpop_local_15_V_4

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_4_load_1"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="11" op_0_bw="11">
<![CDATA[
branch16:5  %cmprpop_local_15_V_5_load_1 = load i11* %cmprpop_local_15_V_5

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_5_load_1"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="11" op_0_bw="11">
<![CDATA[
branch16:6  %cmprpop_local_15_V_6_load_1 = load i11* %cmprpop_local_15_V_6

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_6_load_1"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="11" op_0_bw="11">
<![CDATA[
branch16:7  %cmprpop_local_15_V_7_load_1 = load i11* %cmprpop_local_15_V_7

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_7_load_1"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="11" op_0_bw="11">
<![CDATA[
branch16:8  %cmprpop_local_15_V_8_load_1 = load i11* %cmprpop_local_15_V_8

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_8_load_1"/></StgValue>
</operation>

<operation id="249" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="11" op_0_bw="11">
<![CDATA[
branch16:9  %cmprpop_local_15_V_9_load_1 = load i11* %cmprpop_local_15_V_9

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_9_load_1"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="11" op_0_bw="11">
<![CDATA[
branch16:10  %cmprpop_local_15_V_10_load_1 = load i11* %cmprpop_local_15_V_10

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_10_load_1"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="11" op_0_bw="11">
<![CDATA[
branch16:11  %cmprpop_local_15_V_11_load_1 = load i11* %cmprpop_local_15_V_11

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_11_load_1"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="11" op_0_bw="11">
<![CDATA[
branch16:12  %cmprpop_local_15_V_12_load_1 = load i11* %cmprpop_local_15_V_12

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_12_load_1"/></StgValue>
</operation>

<operation id="253" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="11" op_0_bw="11">
<![CDATA[
branch16:13  %cmprpop_local_15_V_13_load_1 = load i11* %cmprpop_local_15_V_13

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_13_load_1"/></StgValue>
</operation>

<operation id="254" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="11" op_0_bw="11">
<![CDATA[
branch16:14  %cmprpop_local_15_V_14_load_1 = load i11* %cmprpop_local_15_V_14

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_14_load_1"/></StgValue>
</operation>

<operation id="255" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="11" op_0_bw="11">
<![CDATA[
branch16:15  %cmprpop_local_15_V_15_load_1 = load i11* %cmprpop_local_15_V_15

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_15_load_1"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="11" op_0_bw="11" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11" op_5_bw="11" op_6_bw="11" op_7_bw="11" op_8_bw="11" op_9_bw="11" op_10_bw="11" op_11_bw="11" op_12_bw="11" op_13_bw="11" op_14_bw="11" op_15_bw="11" op_16_bw="11" op_17_bw="4">
<![CDATA[
branch16:17  %tmp_4 = call i11 @_ssdm_op_Mux.ap_auto.16i11.i4(i11 %cmprpop_local_15_V_load, i11 %cmprpop_local_15_V_1_load_1, i11 %cmprpop_local_15_V_2_load_1, i11 %cmprpop_local_15_V_3_load_1, i11 %cmprpop_local_15_V_4_load_1, i11 %cmprpop_local_15_V_5_load_1, i11 %cmprpop_local_15_V_6_load_1, i11 %cmprpop_local_15_V_7_load_1, i11 %cmprpop_local_15_V_8_load_1, i11 %cmprpop_local_15_V_9_load_1, i11 %cmprpop_local_15_V_10_load_1, i11 %cmprpop_local_15_V_11_load_1, i11 %cmprpop_local_15_V_12_load_1, i11 %cmprpop_local_15_V_13_load_1, i11 %cmprpop_local_15_V_14_load_1, i11 %cmprpop_local_15_V_15_load_1, i4 %trunc_ln28_1)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="257" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="11" op_0_bw="5">
<![CDATA[
branch16:18  %zext_ln700_2 = zext i5 %p_s to i11

]]></Node>
<StgValue><ssdm name="zext_ln700_2"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch16:19  %cmprpop_local_0_V_1 = add i11 %tmp_4, %zext_ln700_2

]]></Node>
<StgValue><ssdm name="cmprpop_local_0_V_1"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
branch16:20  switch i4 %trunc_ln28_1, label %branch63 [
    i4 0, label %branch16.data_read_loop_end_crit_edge
    i4 1, label %branch49
    i4 2, label %branch50
    i4 3, label %branch51
    i4 4, label %branch52
    i4 5, label %branch53
    i4 6, label %branch54
    i4 7, label %branch55
    i4 -8, label %branch56
    i4 -7, label %branch57
    i4 -6, label %branch58
    i4 -5, label %branch59
    i4 -4, label %branch60
    i4 -3, label %branch61
    i4 -2, label %branch62
  ]

]]></Node>
<StgValue><ssdm name="switch_ln39"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
branch62:0  store i11 %cmprpop_local_0_V_1, i11* %cmprpop_local_15_V_14

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="261" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
branch61:0  store i11 %cmprpop_local_0_V_1, i11* %cmprpop_local_15_V_13

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
branch60:0  store i11 %cmprpop_local_0_V_1, i11* %cmprpop_local_15_V_12

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
branch59:0  store i11 %cmprpop_local_0_V_1, i11* %cmprpop_local_15_V_11

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="264" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
branch58:0  store i11 %cmprpop_local_0_V_1, i11* %cmprpop_local_15_V_10

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="265" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
branch57:0  store i11 %cmprpop_local_0_V_1, i11* %cmprpop_local_15_V_9

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="266" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
branch56:0  store i11 %cmprpop_local_0_V_1, i11* %cmprpop_local_15_V_8

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="267" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
branch55:0  store i11 %cmprpop_local_0_V_1, i11* %cmprpop_local_15_V_7

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="268" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
branch54:0  store i11 %cmprpop_local_0_V_1, i11* %cmprpop_local_15_V_6

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="269" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
branch53:0  store i11 %cmprpop_local_0_V_1, i11* %cmprpop_local_15_V_5

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="270" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
branch52:0  store i11 %cmprpop_local_0_V_1, i11* %cmprpop_local_15_V_4

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="271" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
branch51:0  store i11 %cmprpop_local_0_V_1, i11* %cmprpop_local_15_V_3

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="272" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
branch50:0  store i11 %cmprpop_local_0_V_1, i11* %cmprpop_local_15_V_2

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="273" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
branch49:0  store i11 %cmprpop_local_0_V_1, i11* %cmprpop_local_15_V_1

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="274" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
branch16.data_read_loop_end_crit_edge:0  store i11 %cmprpop_local_0_V_1, i11* %cmprpop_local_15_V

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="275" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
<literal name="trunc_ln28_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
branch63:0  store i11 %cmprpop_local_0_V_1, i11* %cmprpop_local_15_V_15

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="276" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
data_read_loop_end:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str3, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="277" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
data_read_loop_end:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="278" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit34.preheader:0  %cmprpop_local_15_V_1_load = load i11* %cmprpop_local_15_V_1

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_1_load"/></StgValue>
</operation>

<operation id="279" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit34.preheader:1  %cmprpop_local_15_V_2_load = load i11* %cmprpop_local_15_V_2

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_2_load"/></StgValue>
</operation>

<operation id="280" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit34.preheader:2  %cmprpop_local_15_V_3_load = load i11* %cmprpop_local_15_V_3

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_3_load"/></StgValue>
</operation>

<operation id="281" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit34.preheader:3  %cmprpop_local_15_V_4_load = load i11* %cmprpop_local_15_V_4

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_4_load"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit34.preheader:4  %cmprpop_local_15_V_5_load = load i11* %cmprpop_local_15_V_5

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_5_load"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit34.preheader:5  %cmprpop_local_15_V_6_load = load i11* %cmprpop_local_15_V_6

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_6_load"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit34.preheader:6  %cmprpop_local_15_V_7_load = load i11* %cmprpop_local_15_V_7

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_7_load"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit34.preheader:7  %cmprpop_local_15_V_8_load = load i11* %cmprpop_local_15_V_8

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_8_load"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit34.preheader:8  %cmprpop_local_15_V_9_load = load i11* %cmprpop_local_15_V_9

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_9_load"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit34.preheader:9  %cmprpop_local_15_V_10_load = load i11* %cmprpop_local_15_V_10

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_10_load"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit34.preheader:10  %cmprpop_local_15_V_11_load = load i11* %cmprpop_local_15_V_11

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_11_load"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit34.preheader:11  %cmprpop_local_15_V_12_load = load i11* %cmprpop_local_15_V_12

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_12_load"/></StgValue>
</operation>

<operation id="290" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit34.preheader:12  %cmprpop_local_15_V_13_load = load i11* %cmprpop_local_15_V_13

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_13_load"/></StgValue>
</operation>

<operation id="291" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit34.preheader:13  %cmprpop_local_15_V_14_load = load i11* %cmprpop_local_15_V_14

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_14_load"/></StgValue>
</operation>

<operation id="292" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit34.preheader:14  %cmprpop_local_15_V_15_load = load i11* %cmprpop_local_15_V_15

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_15_load"/></StgValue>
</operation>

<operation id="293" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit34.preheader:15  %zext_ln215 = zext i11 %cmprpop_local_15_V_1_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="294" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit34.preheader:16  %zext_ln215_2 = zext i11 %cmprpop_local_15_V_2_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_2"/></StgValue>
</operation>

<operation id="295" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit34.preheader:17  %zext_ln215_5 = zext i11 %cmprpop_local_15_V_3_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_5"/></StgValue>
</operation>

<operation id="296" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit34.preheader:18  %zext_ln215_6 = zext i11 %cmprpop_local_15_V_4_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_6"/></StgValue>
</operation>

<operation id="297" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit34.preheader:19  %zext_ln215_9 = zext i11 %cmprpop_local_15_V_5_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_9"/></StgValue>
</operation>

<operation id="298" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit34.preheader:20  %zext_ln215_10 = zext i11 %cmprpop_local_15_V_6_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_10"/></StgValue>
</operation>

<operation id="299" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit34.preheader:21  %zext_ln215_13 = zext i11 %cmprpop_local_15_V_7_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_13"/></StgValue>
</operation>

<operation id="300" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit34.preheader:22  %zext_ln215_14 = zext i11 %cmprpop_local_15_V_8_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_14"/></StgValue>
</operation>

<operation id="301" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit34.preheader:23  %zext_ln215_17 = zext i11 %cmprpop_local_15_V_9_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_17"/></StgValue>
</operation>

<operation id="302" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit34.preheader:24  %zext_ln215_18 = zext i11 %cmprpop_local_15_V_10_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_18"/></StgValue>
</operation>

<operation id="303" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit34.preheader:25  %zext_ln215_21 = zext i11 %cmprpop_local_15_V_11_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_21"/></StgValue>
</operation>

<operation id="304" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit34.preheader:26  %zext_ln215_22 = zext i11 %cmprpop_local_15_V_12_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_22"/></StgValue>
</operation>

<operation id="305" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit34.preheader:27  %zext_ln215_25 = zext i11 %cmprpop_local_15_V_13_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_25"/></StgValue>
</operation>

<operation id="306" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit34.preheader:28  %zext_ln215_26 = zext i11 %cmprpop_local_15_V_14_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_26"/></StgValue>
</operation>

<operation id="307" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit34.preheader:29  %zext_ln215_29 = zext i11 %cmprpop_local_15_V_15_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_29"/></StgValue>
</operation>

<operation id="308" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
data_read.exit34.preheader:30  br label %data_read.exit34

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="309" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
data_read.exit34:0  %data_num_0 = phi i7 [ %data_num, %subloop_end ], [ 0, %data_read.exit34.preheader ]

]]></Node>
<StgValue><ssdm name="data_num_0"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
data_read.exit34:1  %icmp_ln88 = icmp eq i7 %data_num_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln88"/></StgValue>
</operation>

<operation id="311" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
data_read.exit34:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="312" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
data_read.exit34:3  %data_num = add i7 %data_num_0, 1

]]></Node>
<StgValue><ssdm name="data_num"/></StgValue>
</operation>

<operation id="313" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
data_read.exit34:4  br i1 %icmp_ln88, label %mainloop_end, label %subloop_begin

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="314" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
subloop_begin:16  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="315" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
subloop_begin:18  %shl_ln90 = shl i7 %data_num_0, 1

]]></Node>
<StgValue><ssdm name="shl_ln90"/></StgValue>
</operation>

<operation id="316" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="7">
<![CDATA[
subloop_begin:19  %zext_ln90 = zext i7 %shl_ln90 to i64

]]></Node>
<StgValue><ssdm name="zext_ln90"/></StgValue>
</operation>

<operation id="317" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
subloop_begin:20  %add_ln219_1 = add i64 %zext_ln90, %zext_ln71

]]></Node>
<StgValue><ssdm name="add_ln219_1"/></StgValue>
</operation>

<operation id="318" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
subloop_begin:21  %tancalc_input_V_addr_1 = getelementptr i16* %tancalc_input_V, i64 %add_ln219_1

]]></Node>
<StgValue><ssdm name="tancalc_input_V_addr_1"/></StgValue>
</operation>

<operation id="319" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
subloop_end:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="320" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0">
<![CDATA[
subloop_end:1  br label %data_read.exit34

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="321" st_id="16" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
subloop_begin:22  %tancalc_input_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %tancalc_input_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="tancalc_input_V_load_req"/></StgValue>
</operation>

<operation id="322" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
subloop_begin:25  %or_ln219 = or i7 %shl_ln90, 1

]]></Node>
<StgValue><ssdm name="or_ln219"/></StgValue>
</operation>

<operation id="323" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="7">
<![CDATA[
subloop_begin:26  %zext_ln219_1 = zext i7 %or_ln219 to i64

]]></Node>
<StgValue><ssdm name="zext_ln219_1"/></StgValue>
</operation>

<operation id="324" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
subloop_begin:27  %add_ln219_2 = add i64 %zext_ln219_1, %zext_ln71

]]></Node>
<StgValue><ssdm name="add_ln219_2"/></StgValue>
</operation>

<operation id="325" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
subloop_begin:28  %tancalc_input_V_addr_2 = getelementptr i16* %tancalc_input_V, i64 %add_ln219_2

]]></Node>
<StgValue><ssdm name="tancalc_input_V_addr_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="326" st_id="17" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
subloop_begin:22  %tancalc_input_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %tancalc_input_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="tancalc_input_V_load_req"/></StgValue>
</operation>

<operation id="327" st_id="17" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
subloop_begin:29  %tancalc_input_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %tancalc_input_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="tancalc_input_V_load_1_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="328" st_id="18" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
subloop_begin:22  %tancalc_input_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %tancalc_input_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="tancalc_input_V_load_req"/></StgValue>
</operation>

<operation id="329" st_id="18" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
subloop_begin:29  %tancalc_input_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %tancalc_input_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="tancalc_input_V_load_1_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="330" st_id="19" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
subloop_begin:22  %tancalc_input_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %tancalc_input_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="tancalc_input_V_load_req"/></StgValue>
</operation>

<operation id="331" st_id="19" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
subloop_begin:29  %tancalc_input_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %tancalc_input_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="tancalc_input_V_load_1_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="332" st_id="20" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
subloop_begin:22  %tancalc_input_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %tancalc_input_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="tancalc_input_V_load_req"/></StgValue>
</operation>

<operation id="333" st_id="20" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
subloop_begin:29  %tancalc_input_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %tancalc_input_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="tancalc_input_V_load_1_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="334" st_id="21" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
subloop_begin:22  %tancalc_input_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %tancalc_input_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="tancalc_input_V_load_req"/></StgValue>
</operation>

<operation id="335" st_id="21" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
subloop_begin:29  %tancalc_input_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %tancalc_input_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="tancalc_input_V_load_1_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="336" st_id="22" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
subloop_begin:22  %tancalc_input_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %tancalc_input_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="tancalc_input_V_load_req"/></StgValue>
</operation>

<operation id="337" st_id="22" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
subloop_begin:29  %tancalc_input_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %tancalc_input_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="tancalc_input_V_load_1_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="338" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="1" op_3_bw="1">
<![CDATA[
subloop_begin:23  %tancalc_input_V_addr_1_read = call i16 @_ssdm_op_Read.m_axi.volatile.i16P(i16* %tancalc_input_V_addr_1)

]]></Node>
<StgValue><ssdm name="tancalc_input_V_addr_1_read"/></StgValue>
</operation>

<operation id="339" st_id="23" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
subloop_begin:29  %tancalc_input_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %tancalc_input_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="tancalc_input_V_load_1_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="340" st_id="24" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="5" op_0_bw="5" op_1_bw="16">
<![CDATA[
subloop_begin:24  %refpop_local_0_V = call fastcc i5 @popcnt(i16 %tancalc_input_V_addr_1_read)

]]></Node>
<StgValue><ssdm name="refpop_local_0_V"/></StgValue>
</operation>

<operation id="341" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="1" op_3_bw="16" op_4_bw="1">
<![CDATA[
subloop_begin:30  %tancalc_input_V_addr_2_read = call i16 @_ssdm_op_Read.m_axi.volatile.i16P(i16* %tancalc_input_V_addr_2)

]]></Node>
<StgValue><ssdm name="tancalc_input_V_addr_2_read"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="342" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32">
<![CDATA[
subloop_begin:0  %cmpr_local_15_V_1_load_1 = load i32* %cmpr_local_15_V_1

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_1_load_1"/></StgValue>
</operation>

<operation id="343" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32">
<![CDATA[
subloop_begin:1  %cmpr_local_15_V_2_load_1 = load i32* %cmpr_local_15_V_2

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_2_load_1"/></StgValue>
</operation>

<operation id="344" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32">
<![CDATA[
subloop_begin:2  %cmpr_local_15_V_3_load_1 = load i32* %cmpr_local_15_V_3

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_3_load_1"/></StgValue>
</operation>

<operation id="345" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32">
<![CDATA[
subloop_begin:3  %cmpr_local_15_V_4_load_1 = load i32* %cmpr_local_15_V_4

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_4_load_1"/></StgValue>
</operation>

<operation id="346" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32">
<![CDATA[
subloop_begin:4  %cmpr_local_15_V_5_load_1 = load i32* %cmpr_local_15_V_5

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_5_load_1"/></StgValue>
</operation>

<operation id="347" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32">
<![CDATA[
subloop_begin:5  %cmpr_local_15_V_6_load_1 = load i32* %cmpr_local_15_V_6

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_6_load_1"/></StgValue>
</operation>

<operation id="348" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32">
<![CDATA[
subloop_begin:6  %cmpr_local_15_V_7_load_1 = load i32* %cmpr_local_15_V_7

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_7_load_1"/></StgValue>
</operation>

<operation id="349" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32">
<![CDATA[
subloop_begin:7  %cmpr_local_15_V_8_load_1 = load i32* %cmpr_local_15_V_8

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_8_load_1"/></StgValue>
</operation>

<operation id="350" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
subloop_begin:31  %ref_local_0_V = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tancalc_input_V_addr_2_read, i16 %tancalc_input_V_addr_1_read)

]]></Node>
<StgValue><ssdm name="ref_local_0_V"/></StgValue>
</operation>

<operation id="351" st_id="25" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="5" op_0_bw="5" op_1_bw="16">
<![CDATA[
subloop_begin:32  %p_07_1 = call fastcc i5 @popcnt(i16 %tancalc_input_V_addr_2_read)

]]></Node>
<StgValue><ssdm name="p_07_1"/></StgValue>
</operation>

<operation id="352" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="6" op_0_bw="5">
<![CDATA[
subloop_begin:33  %zext_ln700 = zext i5 %refpop_local_0_V to i6

]]></Node>
<StgValue><ssdm name="zext_ln700"/></StgValue>
</operation>

<operation id="353" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="6" op_0_bw="5">
<![CDATA[
subloop_begin:34  %zext_ln700_1 = zext i5 %p_07_1 to i6

]]></Node>
<StgValue><ssdm name="zext_ln700_1"/></StgValue>
</operation>

<operation id="354" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
subloop_begin:35  %refpop_local_0_V_1 = add i6 %zext_ln700, %zext_ln700_1

]]></Node>
<StgValue><ssdm name="refpop_local_0_V_1"/></StgValue>
</operation>

<operation id="355" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
subloop_begin:36  %and_ln1355 = and i32 %cmpr_local_15_V_1_load_1, %ref_local_0_V

]]></Node>
<StgValue><ssdm name="and_ln1355"/></StgValue>
</operation>

<operation id="356" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
subloop_begin:49  %and_ln1355_1 = and i32 %cmpr_local_15_V_2_load_1, %ref_local_0_V

]]></Node>
<StgValue><ssdm name="and_ln1355_1"/></StgValue>
</operation>

<operation id="357" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
subloop_begin:60  %and_ln1355_2 = and i32 %cmpr_local_15_V_3_load_1, %ref_local_0_V

]]></Node>
<StgValue><ssdm name="and_ln1355_2"/></StgValue>
</operation>

<operation id="358" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
subloop_begin:71  %and_ln1355_3 = and i32 %cmpr_local_15_V_4_load_1, %ref_local_0_V

]]></Node>
<StgValue><ssdm name="and_ln1355_3"/></StgValue>
</operation>

<operation id="359" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
subloop_begin:82  %and_ln1355_4 = and i32 %cmpr_local_15_V_5_load_1, %ref_local_0_V

]]></Node>
<StgValue><ssdm name="and_ln1355_4"/></StgValue>
</operation>

<operation id="360" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
subloop_begin:93  %and_ln1355_5 = and i32 %cmpr_local_15_V_6_load_1, %ref_local_0_V

]]></Node>
<StgValue><ssdm name="and_ln1355_5"/></StgValue>
</operation>

<operation id="361" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
subloop_begin:104  %and_ln1355_6 = and i32 %cmpr_local_15_V_7_load_1, %ref_local_0_V

]]></Node>
<StgValue><ssdm name="and_ln1355_6"/></StgValue>
</operation>

<operation id="362" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
subloop_begin:115  %and_ln1355_7 = and i32 %cmpr_local_15_V_8_load_1, %ref_local_0_V

]]></Node>
<StgValue><ssdm name="and_ln1355_7"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="363" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32">
<![CDATA[
subloop_begin:8  %cmpr_local_15_V_9_load_1 = load i32* %cmpr_local_15_V_9

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_9_load_1"/></StgValue>
</operation>

<operation id="364" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32">
<![CDATA[
subloop_begin:9  %cmpr_local_15_V_10_load_1 = load i32* %cmpr_local_15_V_10

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_10_load_1"/></StgValue>
</operation>

<operation id="365" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32">
<![CDATA[
subloop_begin:10  %cmpr_local_15_V_11_load_1 = load i32* %cmpr_local_15_V_11

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_11_load_1"/></StgValue>
</operation>

<operation id="366" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32">
<![CDATA[
subloop_begin:11  %cmpr_local_15_V_12_load_1 = load i32* %cmpr_local_15_V_12

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_12_load_1"/></StgValue>
</operation>

<operation id="367" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32">
<![CDATA[
subloop_begin:12  %cmpr_local_15_V_13_load_1 = load i32* %cmpr_local_15_V_13

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_13_load_1"/></StgValue>
</operation>

<operation id="368" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32">
<![CDATA[
subloop_begin:13  %cmpr_local_15_V_14_load_1 = load i32* %cmpr_local_15_V_14

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_14_load_1"/></StgValue>
</operation>

<operation id="369" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32">
<![CDATA[
subloop_begin:14  %cmpr_local_15_V_15_load_1 = load i32* %cmpr_local_15_V_15

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_15_load_1"/></StgValue>
</operation>

<operation id="370" st_id="26" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="6" op_0_bw="6" op_1_bw="32">
<![CDATA[
subloop_begin:37  %temp_V_0_1 = call fastcc i6 @popcntdata(i32 %and_ln1355)

]]></Node>
<StgValue><ssdm name="temp_V_0_1"/></StgValue>
</operation>

<operation id="371" st_id="26" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="6" op_0_bw="6" op_1_bw="32">
<![CDATA[
subloop_begin:50  %temp_V_0_2 = call fastcc i6 @popcntdata(i32 %and_ln1355_1)

]]></Node>
<StgValue><ssdm name="temp_V_0_2"/></StgValue>
</operation>

<operation id="372" st_id="26" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="6" op_0_bw="6" op_1_bw="32">
<![CDATA[
subloop_begin:61  %temp_V_0_3 = call fastcc i6 @popcntdata(i32 %and_ln1355_2)

]]></Node>
<StgValue><ssdm name="temp_V_0_3"/></StgValue>
</operation>

<operation id="373" st_id="26" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="6" op_0_bw="6" op_1_bw="32">
<![CDATA[
subloop_begin:72  %temp_V_0_4 = call fastcc i6 @popcntdata(i32 %and_ln1355_3)

]]></Node>
<StgValue><ssdm name="temp_V_0_4"/></StgValue>
</operation>

<operation id="374" st_id="26" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="6" op_0_bw="6" op_1_bw="32">
<![CDATA[
subloop_begin:83  %temp_V_0_5 = call fastcc i6 @popcntdata(i32 %and_ln1355_4)

]]></Node>
<StgValue><ssdm name="temp_V_0_5"/></StgValue>
</operation>

<operation id="375" st_id="26" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="6" op_0_bw="6" op_1_bw="32">
<![CDATA[
subloop_begin:94  %temp_V_0_6 = call fastcc i6 @popcntdata(i32 %and_ln1355_5)

]]></Node>
<StgValue><ssdm name="temp_V_0_6"/></StgValue>
</operation>

<operation id="376" st_id="26" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="6" op_0_bw="6" op_1_bw="32">
<![CDATA[
subloop_begin:105  %temp_V_0_7 = call fastcc i6 @popcntdata(i32 %and_ln1355_6)

]]></Node>
<StgValue><ssdm name="temp_V_0_7"/></StgValue>
</operation>

<operation id="377" st_id="26" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="6" op_0_bw="6" op_1_bw="32">
<![CDATA[
subloop_begin:116  %temp_V_0_8 = call fastcc i6 @popcntdata(i32 %and_ln1355_7)

]]></Node>
<StgValue><ssdm name="temp_V_0_8"/></StgValue>
</operation>

<operation id="378" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
subloop_begin:126  %and_ln1355_8 = and i32 %cmpr_local_15_V_9_load_1, %ref_local_0_V

]]></Node>
<StgValue><ssdm name="and_ln1355_8"/></StgValue>
</operation>

<operation id="379" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
subloop_begin:137  %and_ln1355_9 = and i32 %cmpr_local_15_V_10_load_1, %ref_local_0_V

]]></Node>
<StgValue><ssdm name="and_ln1355_9"/></StgValue>
</operation>

<operation id="380" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
subloop_begin:148  %and_ln1355_10 = and i32 %cmpr_local_15_V_11_load_1, %ref_local_0_V

]]></Node>
<StgValue><ssdm name="and_ln1355_10"/></StgValue>
</operation>

<operation id="381" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
subloop_begin:159  %and_ln1355_11 = and i32 %cmpr_local_15_V_12_load_1, %ref_local_0_V

]]></Node>
<StgValue><ssdm name="and_ln1355_11"/></StgValue>
</operation>

<operation id="382" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
subloop_begin:170  %and_ln1355_12 = and i32 %cmpr_local_15_V_13_load_1, %ref_local_0_V

]]></Node>
<StgValue><ssdm name="and_ln1355_12"/></StgValue>
</operation>

<operation id="383" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
subloop_begin:181  %and_ln1355_13 = and i32 %cmpr_local_15_V_14_load_1, %ref_local_0_V

]]></Node>
<StgValue><ssdm name="and_ln1355_13"/></StgValue>
</operation>

<operation id="384" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
subloop_begin:192  %and_ln1355_14 = and i32 %cmpr_local_15_V_15_load_1, %ref_local_0_V

]]></Node>
<StgValue><ssdm name="and_ln1355_14"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="385" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="21" op_0_bw="6">
<![CDATA[
subloop_begin:38  %zext_ln1352 = zext i6 %temp_V_0_1 to i21

]]></Node>
<StgValue><ssdm name="zext_ln1352"/></StgValue>
</operation>

<operation id="386" st_id="27" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:39  %mul_ln1352 = mul i21 10000, %zext_ln1352

]]></Node>
<StgValue><ssdm name="mul_ln1352"/></StgValue>
</operation>

<operation id="387" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="21" op_0_bw="6">
<![CDATA[
subloop_begin:51  %zext_ln1352_1 = zext i6 %temp_V_0_2 to i21

]]></Node>
<StgValue><ssdm name="zext_ln1352_1"/></StgValue>
</operation>

<operation id="388" st_id="27" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:52  %mul_ln1352_1 = mul i21 10000, %zext_ln1352_1

]]></Node>
<StgValue><ssdm name="mul_ln1352_1"/></StgValue>
</operation>

<operation id="389" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="21" op_0_bw="6">
<![CDATA[
subloop_begin:62  %zext_ln1352_2 = zext i6 %temp_V_0_3 to i21

]]></Node>
<StgValue><ssdm name="zext_ln1352_2"/></StgValue>
</operation>

<operation id="390" st_id="27" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:63  %mul_ln1352_2 = mul i21 10000, %zext_ln1352_2

]]></Node>
<StgValue><ssdm name="mul_ln1352_2"/></StgValue>
</operation>

<operation id="391" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="21" op_0_bw="6">
<![CDATA[
subloop_begin:73  %zext_ln1352_3 = zext i6 %temp_V_0_4 to i21

]]></Node>
<StgValue><ssdm name="zext_ln1352_3"/></StgValue>
</operation>

<operation id="392" st_id="27" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:74  %mul_ln1352_3 = mul i21 10000, %zext_ln1352_3

]]></Node>
<StgValue><ssdm name="mul_ln1352_3"/></StgValue>
</operation>

<operation id="393" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="21" op_0_bw="6">
<![CDATA[
subloop_begin:84  %zext_ln1352_4 = zext i6 %temp_V_0_5 to i21

]]></Node>
<StgValue><ssdm name="zext_ln1352_4"/></StgValue>
</operation>

<operation id="394" st_id="27" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:85  %mul_ln1352_4 = mul i21 10000, %zext_ln1352_4

]]></Node>
<StgValue><ssdm name="mul_ln1352_4"/></StgValue>
</operation>

<operation id="395" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="21" op_0_bw="6">
<![CDATA[
subloop_begin:95  %zext_ln1352_5 = zext i6 %temp_V_0_6 to i21

]]></Node>
<StgValue><ssdm name="zext_ln1352_5"/></StgValue>
</operation>

<operation id="396" st_id="27" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:96  %mul_ln1352_5 = mul i21 10000, %zext_ln1352_5

]]></Node>
<StgValue><ssdm name="mul_ln1352_5"/></StgValue>
</operation>

<operation id="397" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="21" op_0_bw="6">
<![CDATA[
subloop_begin:106  %zext_ln1352_6 = zext i6 %temp_V_0_7 to i21

]]></Node>
<StgValue><ssdm name="zext_ln1352_6"/></StgValue>
</operation>

<operation id="398" st_id="27" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:107  %mul_ln1352_6 = mul i21 10000, %zext_ln1352_6

]]></Node>
<StgValue><ssdm name="mul_ln1352_6"/></StgValue>
</operation>

<operation id="399" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="21" op_0_bw="6">
<![CDATA[
subloop_begin:117  %zext_ln1352_7 = zext i6 %temp_V_0_8 to i21

]]></Node>
<StgValue><ssdm name="zext_ln1352_7"/></StgValue>
</operation>

<operation id="400" st_id="27" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:118  %mul_ln1352_7 = mul i21 10000, %zext_ln1352_7

]]></Node>
<StgValue><ssdm name="mul_ln1352_7"/></StgValue>
</operation>

<operation id="401" st_id="27" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="6" op_0_bw="6" op_1_bw="32">
<![CDATA[
subloop_begin:127  %temp_V_0_9 = call fastcc i6 @popcntdata(i32 %and_ln1355_8)

]]></Node>
<StgValue><ssdm name="temp_V_0_9"/></StgValue>
</operation>

<operation id="402" st_id="27" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="6" op_0_bw="6" op_1_bw="32">
<![CDATA[
subloop_begin:138  %temp_V_0_s = call fastcc i6 @popcntdata(i32 %and_ln1355_9)

]]></Node>
<StgValue><ssdm name="temp_V_0_s"/></StgValue>
</operation>

<operation id="403" st_id="27" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="6" op_0_bw="6" op_1_bw="32">
<![CDATA[
subloop_begin:149  %temp_V_0_10 = call fastcc i6 @popcntdata(i32 %and_ln1355_10)

]]></Node>
<StgValue><ssdm name="temp_V_0_10"/></StgValue>
</operation>

<operation id="404" st_id="27" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="6" op_0_bw="6" op_1_bw="32">
<![CDATA[
subloop_begin:160  %temp_V_0_11 = call fastcc i6 @popcntdata(i32 %and_ln1355_11)

]]></Node>
<StgValue><ssdm name="temp_V_0_11"/></StgValue>
</operation>

<operation id="405" st_id="27" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="6" op_0_bw="6" op_1_bw="32">
<![CDATA[
subloop_begin:171  %temp_V_0_12 = call fastcc i6 @popcntdata(i32 %and_ln1355_12)

]]></Node>
<StgValue><ssdm name="temp_V_0_12"/></StgValue>
</operation>

<operation id="406" st_id="27" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="6" op_0_bw="6" op_1_bw="32">
<![CDATA[
subloop_begin:182  %temp_V_0_13 = call fastcc i6 @popcntdata(i32 %and_ln1355_13)

]]></Node>
<StgValue><ssdm name="temp_V_0_13"/></StgValue>
</operation>

<operation id="407" st_id="27" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="6" op_0_bw="6" op_1_bw="32">
<![CDATA[
subloop_begin:193  %temp_V_0_14 = call fastcc i6 @popcntdata(i32 %and_ln1355_14)

]]></Node>
<StgValue><ssdm name="temp_V_0_14"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="408" st_id="28" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:39  %mul_ln1352 = mul i21 10000, %zext_ln1352

]]></Node>
<StgValue><ssdm name="mul_ln1352"/></StgValue>
</operation>

<operation id="409" st_id="28" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:52  %mul_ln1352_1 = mul i21 10000, %zext_ln1352_1

]]></Node>
<StgValue><ssdm name="mul_ln1352_1"/></StgValue>
</operation>

<operation id="410" st_id="28" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:63  %mul_ln1352_2 = mul i21 10000, %zext_ln1352_2

]]></Node>
<StgValue><ssdm name="mul_ln1352_2"/></StgValue>
</operation>

<operation id="411" st_id="28" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:74  %mul_ln1352_3 = mul i21 10000, %zext_ln1352_3

]]></Node>
<StgValue><ssdm name="mul_ln1352_3"/></StgValue>
</operation>

<operation id="412" st_id="28" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:85  %mul_ln1352_4 = mul i21 10000, %zext_ln1352_4

]]></Node>
<StgValue><ssdm name="mul_ln1352_4"/></StgValue>
</operation>

<operation id="413" st_id="28" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:96  %mul_ln1352_5 = mul i21 10000, %zext_ln1352_5

]]></Node>
<StgValue><ssdm name="mul_ln1352_5"/></StgValue>
</operation>

<operation id="414" st_id="28" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:107  %mul_ln1352_6 = mul i21 10000, %zext_ln1352_6

]]></Node>
<StgValue><ssdm name="mul_ln1352_6"/></StgValue>
</operation>

<operation id="415" st_id="28" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:118  %mul_ln1352_7 = mul i21 10000, %zext_ln1352_7

]]></Node>
<StgValue><ssdm name="mul_ln1352_7"/></StgValue>
</operation>

<operation id="416" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="21" op_0_bw="6">
<![CDATA[
subloop_begin:128  %zext_ln1352_8 = zext i6 %temp_V_0_9 to i21

]]></Node>
<StgValue><ssdm name="zext_ln1352_8"/></StgValue>
</operation>

<operation id="417" st_id="28" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:129  %mul_ln1352_8 = mul i21 10000, %zext_ln1352_8

]]></Node>
<StgValue><ssdm name="mul_ln1352_8"/></StgValue>
</operation>

<operation id="418" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="21" op_0_bw="6">
<![CDATA[
subloop_begin:139  %zext_ln1352_9 = zext i6 %temp_V_0_s to i21

]]></Node>
<StgValue><ssdm name="zext_ln1352_9"/></StgValue>
</operation>

<operation id="419" st_id="28" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:140  %mul_ln1352_9 = mul i21 10000, %zext_ln1352_9

]]></Node>
<StgValue><ssdm name="mul_ln1352_9"/></StgValue>
</operation>

<operation id="420" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="21" op_0_bw="6">
<![CDATA[
subloop_begin:150  %zext_ln1352_10 = zext i6 %temp_V_0_10 to i21

]]></Node>
<StgValue><ssdm name="zext_ln1352_10"/></StgValue>
</operation>

<operation id="421" st_id="28" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:151  %mul_ln1352_10 = mul i21 10000, %zext_ln1352_10

]]></Node>
<StgValue><ssdm name="mul_ln1352_10"/></StgValue>
</operation>

<operation id="422" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="21" op_0_bw="6">
<![CDATA[
subloop_begin:161  %zext_ln1352_11 = zext i6 %temp_V_0_11 to i21

]]></Node>
<StgValue><ssdm name="zext_ln1352_11"/></StgValue>
</operation>

<operation id="423" st_id="28" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:162  %mul_ln1352_11 = mul i21 10000, %zext_ln1352_11

]]></Node>
<StgValue><ssdm name="mul_ln1352_11"/></StgValue>
</operation>

<operation id="424" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="21" op_0_bw="6">
<![CDATA[
subloop_begin:172  %zext_ln1352_12 = zext i6 %temp_V_0_12 to i21

]]></Node>
<StgValue><ssdm name="zext_ln1352_12"/></StgValue>
</operation>

<operation id="425" st_id="28" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:173  %mul_ln1352_12 = mul i21 10000, %zext_ln1352_12

]]></Node>
<StgValue><ssdm name="mul_ln1352_12"/></StgValue>
</operation>

<operation id="426" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="21" op_0_bw="6">
<![CDATA[
subloop_begin:183  %zext_ln1352_13 = zext i6 %temp_V_0_13 to i21

]]></Node>
<StgValue><ssdm name="zext_ln1352_13"/></StgValue>
</operation>

<operation id="427" st_id="28" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:184  %mul_ln1352_13 = mul i21 10000, %zext_ln1352_13

]]></Node>
<StgValue><ssdm name="mul_ln1352_13"/></StgValue>
</operation>

<operation id="428" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="21" op_0_bw="6">
<![CDATA[
subloop_begin:194  %zext_ln1352_14 = zext i6 %temp_V_0_14 to i21

]]></Node>
<StgValue><ssdm name="zext_ln1352_14"/></StgValue>
</operation>

<operation id="429" st_id="28" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:195  %mul_ln1352_14 = mul i21 10000, %zext_ln1352_14

]]></Node>
<StgValue><ssdm name="mul_ln1352_14"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="430" st_id="29" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:39  %mul_ln1352 = mul i21 10000, %zext_ln1352

]]></Node>
<StgValue><ssdm name="mul_ln1352"/></StgValue>
</operation>

<operation id="431" st_id="29" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:52  %mul_ln1352_1 = mul i21 10000, %zext_ln1352_1

]]></Node>
<StgValue><ssdm name="mul_ln1352_1"/></StgValue>
</operation>

<operation id="432" st_id="29" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:63  %mul_ln1352_2 = mul i21 10000, %zext_ln1352_2

]]></Node>
<StgValue><ssdm name="mul_ln1352_2"/></StgValue>
</operation>

<operation id="433" st_id="29" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:74  %mul_ln1352_3 = mul i21 10000, %zext_ln1352_3

]]></Node>
<StgValue><ssdm name="mul_ln1352_3"/></StgValue>
</operation>

<operation id="434" st_id="29" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:85  %mul_ln1352_4 = mul i21 10000, %zext_ln1352_4

]]></Node>
<StgValue><ssdm name="mul_ln1352_4"/></StgValue>
</operation>

<operation id="435" st_id="29" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:96  %mul_ln1352_5 = mul i21 10000, %zext_ln1352_5

]]></Node>
<StgValue><ssdm name="mul_ln1352_5"/></StgValue>
</operation>

<operation id="436" st_id="29" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:107  %mul_ln1352_6 = mul i21 10000, %zext_ln1352_6

]]></Node>
<StgValue><ssdm name="mul_ln1352_6"/></StgValue>
</operation>

<operation id="437" st_id="29" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:118  %mul_ln1352_7 = mul i21 10000, %zext_ln1352_7

]]></Node>
<StgValue><ssdm name="mul_ln1352_7"/></StgValue>
</operation>

<operation id="438" st_id="29" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:129  %mul_ln1352_8 = mul i21 10000, %zext_ln1352_8

]]></Node>
<StgValue><ssdm name="mul_ln1352_8"/></StgValue>
</operation>

<operation id="439" st_id="29" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:140  %mul_ln1352_9 = mul i21 10000, %zext_ln1352_9

]]></Node>
<StgValue><ssdm name="mul_ln1352_9"/></StgValue>
</operation>

<operation id="440" st_id="29" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:151  %mul_ln1352_10 = mul i21 10000, %zext_ln1352_10

]]></Node>
<StgValue><ssdm name="mul_ln1352_10"/></StgValue>
</operation>

<operation id="441" st_id="29" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:162  %mul_ln1352_11 = mul i21 10000, %zext_ln1352_11

]]></Node>
<StgValue><ssdm name="mul_ln1352_11"/></StgValue>
</operation>

<operation id="442" st_id="29" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:173  %mul_ln1352_12 = mul i21 10000, %zext_ln1352_12

]]></Node>
<StgValue><ssdm name="mul_ln1352_12"/></StgValue>
</operation>

<operation id="443" st_id="29" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:184  %mul_ln1352_13 = mul i21 10000, %zext_ln1352_13

]]></Node>
<StgValue><ssdm name="mul_ln1352_13"/></StgValue>
</operation>

<operation id="444" st_id="29" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:195  %mul_ln1352_14 = mul i21 10000, %zext_ln1352_14

]]></Node>
<StgValue><ssdm name="mul_ln1352_14"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="445" st_id="30" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:39  %mul_ln1352 = mul i21 10000, %zext_ln1352

]]></Node>
<StgValue><ssdm name="mul_ln1352"/></StgValue>
</operation>

<operation id="446" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="12" op_0_bw="6">
<![CDATA[
subloop_begin:40  %zext_ln215_1 = zext i6 %refpop_local_0_V_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="447" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
subloop_begin:41  %add_ln1353 = add i12 %zext_ln215, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="add_ln1353"/></StgValue>
</operation>

<operation id="448" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="13" op_0_bw="12">
<![CDATA[
subloop_begin:42  %zext_ln215_3 = zext i12 %add_ln1353 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_3"/></StgValue>
</operation>

<operation id="449" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="13" op_0_bw="6">
<![CDATA[
subloop_begin:43  %zext_ln215_4 = zext i6 %temp_V_0_1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_4"/></StgValue>
</operation>

<operation id="450" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop_begin:44  %sub_ln1354 = sub i13 %zext_ln215_3, %zext_ln215_4

]]></Node>
<StgValue><ssdm name="sub_ln1354"/></StgValue>
</operation>

<operation id="451" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="21" op_0_bw="13">
<![CDATA[
subloop_begin:45  %sext_ln891 = sext i13 %sub_ln1354 to i21

]]></Node>
<StgValue><ssdm name="sext_ln891"/></StgValue>
</operation>

<operation id="452" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:46  %icmp_ln891 = icmp slt i21 %mul_ln1352, %sext_ln891

]]></Node>
<StgValue><ssdm name="icmp_ln891"/></StgValue>
</operation>

<operation id="453" st_id="30" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:52  %mul_ln1352_1 = mul i21 10000, %zext_ln1352_1

]]></Node>
<StgValue><ssdm name="mul_ln1352_1"/></StgValue>
</operation>

<operation id="454" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
subloop_begin:53  %add_ln1353_1 = add i12 %zext_ln215_2, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="add_ln1353_1"/></StgValue>
</operation>

<operation id="455" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="13" op_0_bw="12">
<![CDATA[
subloop_begin:54  %zext_ln215_7 = zext i12 %add_ln1353_1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_7"/></StgValue>
</operation>

<operation id="456" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="13" op_0_bw="6">
<![CDATA[
subloop_begin:55  %zext_ln215_8 = zext i6 %temp_V_0_2 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_8"/></StgValue>
</operation>

<operation id="457" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop_begin:56  %sub_ln1354_1 = sub i13 %zext_ln215_7, %zext_ln215_8

]]></Node>
<StgValue><ssdm name="sub_ln1354_1"/></StgValue>
</operation>

<operation id="458" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="21" op_0_bw="13">
<![CDATA[
subloop_begin:57  %sext_ln891_1 = sext i13 %sub_ln1354_1 to i21

]]></Node>
<StgValue><ssdm name="sext_ln891_1"/></StgValue>
</operation>

<operation id="459" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:58  %icmp_ln891_1 = icmp slt i21 %mul_ln1352_1, %sext_ln891_1

]]></Node>
<StgValue><ssdm name="icmp_ln891_1"/></StgValue>
</operation>

<operation id="460" st_id="30" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:63  %mul_ln1352_2 = mul i21 10000, %zext_ln1352_2

]]></Node>
<StgValue><ssdm name="mul_ln1352_2"/></StgValue>
</operation>

<operation id="461" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
subloop_begin:64  %add_ln1353_2 = add i12 %zext_ln215_5, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="add_ln1353_2"/></StgValue>
</operation>

<operation id="462" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="13" op_0_bw="12">
<![CDATA[
subloop_begin:65  %zext_ln215_11 = zext i12 %add_ln1353_2 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_11"/></StgValue>
</operation>

<operation id="463" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="13" op_0_bw="6">
<![CDATA[
subloop_begin:66  %zext_ln215_12 = zext i6 %temp_V_0_3 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_12"/></StgValue>
</operation>

<operation id="464" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop_begin:67  %sub_ln1354_2 = sub i13 %zext_ln215_11, %zext_ln215_12

]]></Node>
<StgValue><ssdm name="sub_ln1354_2"/></StgValue>
</operation>

<operation id="465" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="21" op_0_bw="13">
<![CDATA[
subloop_begin:68  %sext_ln891_2 = sext i13 %sub_ln1354_2 to i21

]]></Node>
<StgValue><ssdm name="sext_ln891_2"/></StgValue>
</operation>

<operation id="466" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:69  %icmp_ln891_2 = icmp slt i21 %mul_ln1352_2, %sext_ln891_2

]]></Node>
<StgValue><ssdm name="icmp_ln891_2"/></StgValue>
</operation>

<operation id="467" st_id="30" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:74  %mul_ln1352_3 = mul i21 10000, %zext_ln1352_3

]]></Node>
<StgValue><ssdm name="mul_ln1352_3"/></StgValue>
</operation>

<operation id="468" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
subloop_begin:75  %add_ln1353_3 = add i12 %zext_ln215_6, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="add_ln1353_3"/></StgValue>
</operation>

<operation id="469" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="13" op_0_bw="12">
<![CDATA[
subloop_begin:76  %zext_ln215_15 = zext i12 %add_ln1353_3 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_15"/></StgValue>
</operation>

<operation id="470" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="13" op_0_bw="6">
<![CDATA[
subloop_begin:77  %zext_ln215_16 = zext i6 %temp_V_0_4 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_16"/></StgValue>
</operation>

<operation id="471" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop_begin:78  %sub_ln1354_3 = sub i13 %zext_ln215_15, %zext_ln215_16

]]></Node>
<StgValue><ssdm name="sub_ln1354_3"/></StgValue>
</operation>

<operation id="472" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="21" op_0_bw="13">
<![CDATA[
subloop_begin:79  %sext_ln891_3 = sext i13 %sub_ln1354_3 to i21

]]></Node>
<StgValue><ssdm name="sext_ln891_3"/></StgValue>
</operation>

<operation id="473" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:80  %icmp_ln891_3 = icmp slt i21 %mul_ln1352_3, %sext_ln891_3

]]></Node>
<StgValue><ssdm name="icmp_ln891_3"/></StgValue>
</operation>

<operation id="474" st_id="30" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:85  %mul_ln1352_4 = mul i21 10000, %zext_ln1352_4

]]></Node>
<StgValue><ssdm name="mul_ln1352_4"/></StgValue>
</operation>

<operation id="475" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
subloop_begin:86  %add_ln1353_4 = add i12 %zext_ln215_9, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="add_ln1353_4"/></StgValue>
</operation>

<operation id="476" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="13" op_0_bw="12">
<![CDATA[
subloop_begin:87  %zext_ln215_19 = zext i12 %add_ln1353_4 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_19"/></StgValue>
</operation>

<operation id="477" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="13" op_0_bw="6">
<![CDATA[
subloop_begin:88  %zext_ln215_20 = zext i6 %temp_V_0_5 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_20"/></StgValue>
</operation>

<operation id="478" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop_begin:89  %sub_ln1354_4 = sub i13 %zext_ln215_19, %zext_ln215_20

]]></Node>
<StgValue><ssdm name="sub_ln1354_4"/></StgValue>
</operation>

<operation id="479" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="21" op_0_bw="13">
<![CDATA[
subloop_begin:90  %sext_ln891_4 = sext i13 %sub_ln1354_4 to i21

]]></Node>
<StgValue><ssdm name="sext_ln891_4"/></StgValue>
</operation>

<operation id="480" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:91  %icmp_ln891_4 = icmp slt i21 %mul_ln1352_4, %sext_ln891_4

]]></Node>
<StgValue><ssdm name="icmp_ln891_4"/></StgValue>
</operation>

<operation id="481" st_id="30" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:96  %mul_ln1352_5 = mul i21 10000, %zext_ln1352_5

]]></Node>
<StgValue><ssdm name="mul_ln1352_5"/></StgValue>
</operation>

<operation id="482" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
subloop_begin:97  %add_ln1353_5 = add i12 %zext_ln215_10, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="add_ln1353_5"/></StgValue>
</operation>

<operation id="483" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="13" op_0_bw="12">
<![CDATA[
subloop_begin:98  %zext_ln215_23 = zext i12 %add_ln1353_5 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_23"/></StgValue>
</operation>

<operation id="484" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="13" op_0_bw="6">
<![CDATA[
subloop_begin:99  %zext_ln215_24 = zext i6 %temp_V_0_6 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_24"/></StgValue>
</operation>

<operation id="485" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop_begin:100  %sub_ln1354_5 = sub i13 %zext_ln215_23, %zext_ln215_24

]]></Node>
<StgValue><ssdm name="sub_ln1354_5"/></StgValue>
</operation>

<operation id="486" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="21" op_0_bw="13">
<![CDATA[
subloop_begin:101  %sext_ln891_5 = sext i13 %sub_ln1354_5 to i21

]]></Node>
<StgValue><ssdm name="sext_ln891_5"/></StgValue>
</operation>

<operation id="487" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:102  %icmp_ln891_5 = icmp slt i21 %mul_ln1352_5, %sext_ln891_5

]]></Node>
<StgValue><ssdm name="icmp_ln891_5"/></StgValue>
</operation>

<operation id="488" st_id="30" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:107  %mul_ln1352_6 = mul i21 10000, %zext_ln1352_6

]]></Node>
<StgValue><ssdm name="mul_ln1352_6"/></StgValue>
</operation>

<operation id="489" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
subloop_begin:108  %add_ln1353_6 = add i12 %zext_ln215_13, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="add_ln1353_6"/></StgValue>
</operation>

<operation id="490" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="13" op_0_bw="12">
<![CDATA[
subloop_begin:109  %zext_ln215_27 = zext i12 %add_ln1353_6 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_27"/></StgValue>
</operation>

<operation id="491" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="13" op_0_bw="6">
<![CDATA[
subloop_begin:110  %zext_ln215_28 = zext i6 %temp_V_0_7 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_28"/></StgValue>
</operation>

<operation id="492" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop_begin:111  %sub_ln1354_6 = sub i13 %zext_ln215_27, %zext_ln215_28

]]></Node>
<StgValue><ssdm name="sub_ln1354_6"/></StgValue>
</operation>

<operation id="493" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="21" op_0_bw="13">
<![CDATA[
subloop_begin:112  %sext_ln891_6 = sext i13 %sub_ln1354_6 to i21

]]></Node>
<StgValue><ssdm name="sext_ln891_6"/></StgValue>
</operation>

<operation id="494" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:113  %icmp_ln891_6 = icmp slt i21 %mul_ln1352_6, %sext_ln891_6

]]></Node>
<StgValue><ssdm name="icmp_ln891_6"/></StgValue>
</operation>

<operation id="495" st_id="30" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:118  %mul_ln1352_7 = mul i21 10000, %zext_ln1352_7

]]></Node>
<StgValue><ssdm name="mul_ln1352_7"/></StgValue>
</operation>

<operation id="496" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
subloop_begin:119  %add_ln1353_7 = add i12 %zext_ln215_14, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="add_ln1353_7"/></StgValue>
</operation>

<operation id="497" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="13" op_0_bw="12">
<![CDATA[
subloop_begin:120  %zext_ln215_30 = zext i12 %add_ln1353_7 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_30"/></StgValue>
</operation>

<operation id="498" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="13" op_0_bw="6">
<![CDATA[
subloop_begin:121  %zext_ln215_31 = zext i6 %temp_V_0_8 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_31"/></StgValue>
</operation>

<operation id="499" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop_begin:122  %sub_ln1354_7 = sub i13 %zext_ln215_30, %zext_ln215_31

]]></Node>
<StgValue><ssdm name="sub_ln1354_7"/></StgValue>
</operation>

<operation id="500" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="21" op_0_bw="13">
<![CDATA[
subloop_begin:123  %sext_ln891_7 = sext i13 %sub_ln1354_7 to i21

]]></Node>
<StgValue><ssdm name="sext_ln891_7"/></StgValue>
</operation>

<operation id="501" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:124  %icmp_ln891_7 = icmp slt i21 %mul_ln1352_7, %sext_ln891_7

]]></Node>
<StgValue><ssdm name="icmp_ln891_7"/></StgValue>
</operation>

<operation id="502" st_id="30" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:129  %mul_ln1352_8 = mul i21 10000, %zext_ln1352_8

]]></Node>
<StgValue><ssdm name="mul_ln1352_8"/></StgValue>
</operation>

<operation id="503" st_id="30" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:140  %mul_ln1352_9 = mul i21 10000, %zext_ln1352_9

]]></Node>
<StgValue><ssdm name="mul_ln1352_9"/></StgValue>
</operation>

<operation id="504" st_id="30" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:151  %mul_ln1352_10 = mul i21 10000, %zext_ln1352_10

]]></Node>
<StgValue><ssdm name="mul_ln1352_10"/></StgValue>
</operation>

<operation id="505" st_id="30" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:162  %mul_ln1352_11 = mul i21 10000, %zext_ln1352_11

]]></Node>
<StgValue><ssdm name="mul_ln1352_11"/></StgValue>
</operation>

<operation id="506" st_id="30" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:173  %mul_ln1352_12 = mul i21 10000, %zext_ln1352_12

]]></Node>
<StgValue><ssdm name="mul_ln1352_12"/></StgValue>
</operation>

<operation id="507" st_id="30" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:184  %mul_ln1352_13 = mul i21 10000, %zext_ln1352_13

]]></Node>
<StgValue><ssdm name="mul_ln1352_13"/></StgValue>
</operation>

<operation id="508" st_id="30" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:195  %mul_ln1352_14 = mul i21 10000, %zext_ln1352_14

]]></Node>
<StgValue><ssdm name="mul_ln1352_14"/></StgValue>
</operation>

<operation id="509" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.1:0  br i1 %icmp_ln891_1, label %._crit_edge.i.2, label %6

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="510" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.2:0  br i1 %icmp_ln891_2, label %._crit_edge.i.3, label %7

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="511" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.3:0  br i1 %icmp_ln891_3, label %._crit_edge.i.4, label %8

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="512" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.4:0  br i1 %icmp_ln891_4, label %._crit_edge.i.5, label %9

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="513" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.5:0  br i1 %icmp_ln891_5, label %._crit_edge.i.6, label %10

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="514" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.6:0  br i1 %icmp_ln891_6, label %._crit_edge.i.7, label %11

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="515" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.7:0  br i1 %icmp_ln891_7, label %._crit_edge.i.8, label %12

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="516" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
subloop_begin:47  %result_local_1_V = xor i1 %icmp_ln891, true

]]></Node>
<StgValue><ssdm name="result_local_1_V"/></StgValue>
</operation>

<operation id="517" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="10" op_0_bw="1">
<![CDATA[
subloop_begin:48  %tmp_V_1 = zext i1 %result_local_1_V to i10

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="518" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
subloop_begin:59  %select_ln50 = select i1 %icmp_ln891_1, i10 0, i10 2

]]></Node>
<StgValue><ssdm name="select_ln50"/></StgValue>
</operation>

<operation id="519" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
subloop_begin:70  %select_ln50_1 = select i1 %icmp_ln891_2, i10 0, i10 3

]]></Node>
<StgValue><ssdm name="select_ln50_1"/></StgValue>
</operation>

<operation id="520" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
subloop_begin:81  %select_ln50_2 = select i1 %icmp_ln891_3, i10 0, i10 4

]]></Node>
<StgValue><ssdm name="select_ln50_2"/></StgValue>
</operation>

<operation id="521" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
subloop_begin:92  %select_ln50_3 = select i1 %icmp_ln891_4, i10 0, i10 5

]]></Node>
<StgValue><ssdm name="select_ln50_3"/></StgValue>
</operation>

<operation id="522" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
subloop_begin:103  %select_ln50_4 = select i1 %icmp_ln891_5, i10 0, i10 6

]]></Node>
<StgValue><ssdm name="select_ln50_4"/></StgValue>
</operation>

<operation id="523" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
subloop_begin:114  %select_ln50_5 = select i1 %icmp_ln891_6, i10 0, i10 7

]]></Node>
<StgValue><ssdm name="select_ln50_5"/></StgValue>
</operation>

<operation id="524" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
subloop_begin:125  %select_ln50_6 = select i1 %icmp_ln891_7, i10 0, i10 8

]]></Node>
<StgValue><ssdm name="select_ln50_6"/></StgValue>
</operation>

<operation id="525" st_id="31" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:129  %mul_ln1352_8 = mul i21 10000, %zext_ln1352_8

]]></Node>
<StgValue><ssdm name="mul_ln1352_8"/></StgValue>
</operation>

<operation id="526" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
subloop_begin:130  %add_ln1353_8 = add i12 %zext_ln215_17, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="add_ln1353_8"/></StgValue>
</operation>

<operation id="527" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="13" op_0_bw="12">
<![CDATA[
subloop_begin:131  %zext_ln215_32 = zext i12 %add_ln1353_8 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_32"/></StgValue>
</operation>

<operation id="528" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="13" op_0_bw="6">
<![CDATA[
subloop_begin:132  %zext_ln215_33 = zext i6 %temp_V_0_9 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_33"/></StgValue>
</operation>

<operation id="529" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop_begin:133  %sub_ln1354_8 = sub i13 %zext_ln215_32, %zext_ln215_33

]]></Node>
<StgValue><ssdm name="sub_ln1354_8"/></StgValue>
</operation>

<operation id="530" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="21" op_0_bw="13">
<![CDATA[
subloop_begin:134  %sext_ln891_8 = sext i13 %sub_ln1354_8 to i21

]]></Node>
<StgValue><ssdm name="sext_ln891_8"/></StgValue>
</operation>

<operation id="531" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:135  %icmp_ln891_8 = icmp slt i21 %mul_ln1352_8, %sext_ln891_8

]]></Node>
<StgValue><ssdm name="icmp_ln891_8"/></StgValue>
</operation>

<operation id="532" st_id="31" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:140  %mul_ln1352_9 = mul i21 10000, %zext_ln1352_9

]]></Node>
<StgValue><ssdm name="mul_ln1352_9"/></StgValue>
</operation>

<operation id="533" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
subloop_begin:141  %add_ln1353_9 = add i12 %zext_ln215_18, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="add_ln1353_9"/></StgValue>
</operation>

<operation id="534" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="13" op_0_bw="12">
<![CDATA[
subloop_begin:142  %zext_ln215_34 = zext i12 %add_ln1353_9 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_34"/></StgValue>
</operation>

<operation id="535" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="13" op_0_bw="6">
<![CDATA[
subloop_begin:143  %zext_ln215_35 = zext i6 %temp_V_0_s to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_35"/></StgValue>
</operation>

<operation id="536" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop_begin:144  %sub_ln1354_9 = sub i13 %zext_ln215_34, %zext_ln215_35

]]></Node>
<StgValue><ssdm name="sub_ln1354_9"/></StgValue>
</operation>

<operation id="537" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="21" op_0_bw="13">
<![CDATA[
subloop_begin:145  %sext_ln891_9 = sext i13 %sub_ln1354_9 to i21

]]></Node>
<StgValue><ssdm name="sext_ln891_9"/></StgValue>
</operation>

<operation id="538" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:146  %icmp_ln891_9 = icmp slt i21 %mul_ln1352_9, %sext_ln891_9

]]></Node>
<StgValue><ssdm name="icmp_ln891_9"/></StgValue>
</operation>

<operation id="539" st_id="31" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:151  %mul_ln1352_10 = mul i21 10000, %zext_ln1352_10

]]></Node>
<StgValue><ssdm name="mul_ln1352_10"/></StgValue>
</operation>

<operation id="540" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
subloop_begin:152  %add_ln1353_10 = add i12 %zext_ln215_21, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="add_ln1353_10"/></StgValue>
</operation>

<operation id="541" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="13" op_0_bw="12">
<![CDATA[
subloop_begin:153  %zext_ln215_36 = zext i12 %add_ln1353_10 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_36"/></StgValue>
</operation>

<operation id="542" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="13" op_0_bw="6">
<![CDATA[
subloop_begin:154  %zext_ln215_37 = zext i6 %temp_V_0_10 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_37"/></StgValue>
</operation>

<operation id="543" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop_begin:155  %sub_ln1354_10 = sub i13 %zext_ln215_36, %zext_ln215_37

]]></Node>
<StgValue><ssdm name="sub_ln1354_10"/></StgValue>
</operation>

<operation id="544" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="21" op_0_bw="13">
<![CDATA[
subloop_begin:156  %sext_ln891_10 = sext i13 %sub_ln1354_10 to i21

]]></Node>
<StgValue><ssdm name="sext_ln891_10"/></StgValue>
</operation>

<operation id="545" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:157  %icmp_ln891_10 = icmp slt i21 %mul_ln1352_10, %sext_ln891_10

]]></Node>
<StgValue><ssdm name="icmp_ln891_10"/></StgValue>
</operation>

<operation id="546" st_id="31" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:162  %mul_ln1352_11 = mul i21 10000, %zext_ln1352_11

]]></Node>
<StgValue><ssdm name="mul_ln1352_11"/></StgValue>
</operation>

<operation id="547" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
subloop_begin:163  %add_ln1353_11 = add i12 %zext_ln215_22, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="add_ln1353_11"/></StgValue>
</operation>

<operation id="548" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="13" op_0_bw="12">
<![CDATA[
subloop_begin:164  %zext_ln215_38 = zext i12 %add_ln1353_11 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_38"/></StgValue>
</operation>

<operation id="549" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="13" op_0_bw="6">
<![CDATA[
subloop_begin:165  %zext_ln215_39 = zext i6 %temp_V_0_11 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_39"/></StgValue>
</operation>

<operation id="550" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop_begin:166  %sub_ln1354_11 = sub i13 %zext_ln215_38, %zext_ln215_39

]]></Node>
<StgValue><ssdm name="sub_ln1354_11"/></StgValue>
</operation>

<operation id="551" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="21" op_0_bw="13">
<![CDATA[
subloop_begin:167  %sext_ln891_11 = sext i13 %sub_ln1354_11 to i21

]]></Node>
<StgValue><ssdm name="sext_ln891_11"/></StgValue>
</operation>

<operation id="552" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:168  %icmp_ln891_11 = icmp slt i21 %mul_ln1352_11, %sext_ln891_11

]]></Node>
<StgValue><ssdm name="icmp_ln891_11"/></StgValue>
</operation>

<operation id="553" st_id="31" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:173  %mul_ln1352_12 = mul i21 10000, %zext_ln1352_12

]]></Node>
<StgValue><ssdm name="mul_ln1352_12"/></StgValue>
</operation>

<operation id="554" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
subloop_begin:174  %add_ln1353_12 = add i12 %zext_ln215_25, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="add_ln1353_12"/></StgValue>
</operation>

<operation id="555" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="13" op_0_bw="12">
<![CDATA[
subloop_begin:175  %zext_ln215_40 = zext i12 %add_ln1353_12 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_40"/></StgValue>
</operation>

<operation id="556" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="13" op_0_bw="6">
<![CDATA[
subloop_begin:176  %zext_ln215_41 = zext i6 %temp_V_0_12 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_41"/></StgValue>
</operation>

<operation id="557" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop_begin:177  %sub_ln1354_12 = sub i13 %zext_ln215_40, %zext_ln215_41

]]></Node>
<StgValue><ssdm name="sub_ln1354_12"/></StgValue>
</operation>

<operation id="558" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="21" op_0_bw="13">
<![CDATA[
subloop_begin:178  %sext_ln891_12 = sext i13 %sub_ln1354_12 to i21

]]></Node>
<StgValue><ssdm name="sext_ln891_12"/></StgValue>
</operation>

<operation id="559" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:179  %icmp_ln891_12 = icmp slt i21 %mul_ln1352_12, %sext_ln891_12

]]></Node>
<StgValue><ssdm name="icmp_ln891_12"/></StgValue>
</operation>

<operation id="560" st_id="31" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:184  %mul_ln1352_13 = mul i21 10000, %zext_ln1352_13

]]></Node>
<StgValue><ssdm name="mul_ln1352_13"/></StgValue>
</operation>

<operation id="561" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
subloop_begin:185  %add_ln1353_13 = add i12 %zext_ln215_26, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="add_ln1353_13"/></StgValue>
</operation>

<operation id="562" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="13" op_0_bw="12">
<![CDATA[
subloop_begin:186  %zext_ln215_42 = zext i12 %add_ln1353_13 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_42"/></StgValue>
</operation>

<operation id="563" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="13" op_0_bw="6">
<![CDATA[
subloop_begin:187  %zext_ln215_43 = zext i6 %temp_V_0_13 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_43"/></StgValue>
</operation>

<operation id="564" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop_begin:188  %sub_ln1354_13 = sub i13 %zext_ln215_42, %zext_ln215_43

]]></Node>
<StgValue><ssdm name="sub_ln1354_13"/></StgValue>
</operation>

<operation id="565" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="21" op_0_bw="13">
<![CDATA[
subloop_begin:189  %sext_ln891_13 = sext i13 %sub_ln1354_13 to i21

]]></Node>
<StgValue><ssdm name="sext_ln891_13"/></StgValue>
</operation>

<operation id="566" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:190  %icmp_ln891_13 = icmp slt i21 %mul_ln1352_13, %sext_ln891_13

]]></Node>
<StgValue><ssdm name="icmp_ln891_13"/></StgValue>
</operation>

<operation id="567" st_id="31" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:195  %mul_ln1352_14 = mul i21 10000, %zext_ln1352_14

]]></Node>
<StgValue><ssdm name="mul_ln1352_14"/></StgValue>
</operation>

<operation id="568" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
subloop_begin:196  %add_ln1353_14 = add i12 %zext_ln215_29, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="add_ln1353_14"/></StgValue>
</operation>

<operation id="569" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="13" op_0_bw="12">
<![CDATA[
subloop_begin:197  %zext_ln215_44 = zext i12 %add_ln1353_14 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_44"/></StgValue>
</operation>

<operation id="570" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="13" op_0_bw="6">
<![CDATA[
subloop_begin:198  %zext_ln215_45 = zext i6 %temp_V_0_14 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_45"/></StgValue>
</operation>

<operation id="571" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
subloop_begin:199  %sub_ln1354_14 = sub i13 %zext_ln215_44, %zext_ln215_45

]]></Node>
<StgValue><ssdm name="sub_ln1354_14"/></StgValue>
</operation>

<operation id="572" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="21" op_0_bw="13">
<![CDATA[
subloop_begin:200  %sext_ln891_14 = sext i13 %sub_ln1354_14 to i21

]]></Node>
<StgValue><ssdm name="sext_ln891_14"/></StgValue>
</operation>

<operation id="573" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
subloop_begin:201  %icmp_ln891_14 = icmp slt i21 %mul_ln1352_14, %sext_ln891_14

]]></Node>
<StgValue><ssdm name="icmp_ln891_14"/></StgValue>
</operation>

<operation id="574" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
subloop_begin:203  br i1 %icmp_ln891, label %._crit_edge.i.1, label %5

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="575" st_id="31" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %tancalc_output_line_1_V_V, i10 %tmp_V_1)

]]></Node>
<StgValue><ssdm name="write_ln66"/></StgValue>
</operation>

<operation id="576" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.i.1

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="577" st_id="31" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %tancalc_output_line_2_V_V, i10 %select_ln50)

]]></Node>
<StgValue><ssdm name="write_ln66"/></StgValue>
</operation>

<operation id="578" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.i.2

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="579" st_id="31" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %tancalc_output_line_3_V_V, i10 %select_ln50_1)

]]></Node>
<StgValue><ssdm name="write_ln66"/></StgValue>
</operation>

<operation id="580" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.i.3

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="581" st_id="31" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %tancalc_output_line_4_V_V, i10 %select_ln50_2)

]]></Node>
<StgValue><ssdm name="write_ln66"/></StgValue>
</operation>

<operation id="582" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.i.4

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="583" st_id="31" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %tancalc_output_line_5_V_V, i10 %select_ln50_3)

]]></Node>
<StgValue><ssdm name="write_ln66"/></StgValue>
</operation>

<operation id="584" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.i.5

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="585" st_id="31" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %tancalc_output_line_6_V_V, i10 %select_ln50_4)

]]></Node>
<StgValue><ssdm name="write_ln66"/></StgValue>
</operation>

<operation id="586" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.i.6

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="587" st_id="31" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %tancalc_output_line_7_V_V, i10 %select_ln50_5)

]]></Node>
<StgValue><ssdm name="write_ln66"/></StgValue>
</operation>

<operation id="588" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.i.7

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="589" st_id="31" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %tancalc_output_line_8_V_V, i10 %select_ln50_6)

]]></Node>
<StgValue><ssdm name="write_ln66"/></StgValue>
</operation>

<operation id="590" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.i.8

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="591" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.8:0  br i1 %icmp_ln891_8, label %._crit_edge.i.9, label %13

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="592" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.9:0  br i1 %icmp_ln891_9, label %._crit_edge.i.10, label %14

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="593" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.10:0  br i1 %icmp_ln891_10, label %._crit_edge.i.11, label %15

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="594" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.11:0  br i1 %icmp_ln891_11, label %._crit_edge.i.12, label %16

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="595" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.12:0  br i1 %icmp_ln891_12, label %._crit_edge.i.13, label %17

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="596" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.13:0  br i1 %icmp_ln891_13, label %._crit_edge.i.14, label %18

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="597" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.14:0  br i1 %icmp_ln891_14, label %subloop_end, label %19

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="598" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
subloop_begin:15  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln88"/></StgValue>
</operation>

<operation id="599" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
subloop_begin:17  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln89"/></StgValue>
</operation>

<operation id="600" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
subloop_begin:136  %select_ln50_7 = select i1 %icmp_ln891_8, i10 0, i10 9

]]></Node>
<StgValue><ssdm name="select_ln50_7"/></StgValue>
</operation>

<operation id="601" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
subloop_begin:147  %select_ln50_8 = select i1 %icmp_ln891_9, i10 0, i10 10

]]></Node>
<StgValue><ssdm name="select_ln50_8"/></StgValue>
</operation>

<operation id="602" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
subloop_begin:158  %select_ln50_9 = select i1 %icmp_ln891_10, i10 0, i10 11

]]></Node>
<StgValue><ssdm name="select_ln50_9"/></StgValue>
</operation>

<operation id="603" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
subloop_begin:169  %select_ln50_10 = select i1 %icmp_ln891_11, i10 0, i10 12

]]></Node>
<StgValue><ssdm name="select_ln50_10"/></StgValue>
</operation>

<operation id="604" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
subloop_begin:180  %select_ln50_11 = select i1 %icmp_ln891_12, i10 0, i10 13

]]></Node>
<StgValue><ssdm name="select_ln50_11"/></StgValue>
</operation>

<operation id="605" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
subloop_begin:191  %select_ln50_12 = select i1 %icmp_ln891_13, i10 0, i10 14

]]></Node>
<StgValue><ssdm name="select_ln50_12"/></StgValue>
</operation>

<operation id="606" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
subloop_begin:202  %select_ln50_13 = select i1 %icmp_ln891_14, i10 0, i10 15

]]></Node>
<StgValue><ssdm name="select_ln50_13"/></StgValue>
</operation>

<operation id="607" st_id="32" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %tancalc_output_line_9_V_V, i10 %select_ln50_7)

]]></Node>
<StgValue><ssdm name="write_ln66"/></StgValue>
</operation>

<operation id="608" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.i.9

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="609" st_id="32" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %tancalc_output_line_10_V_V, i10 %select_ln50_8)

]]></Node>
<StgValue><ssdm name="write_ln66"/></StgValue>
</operation>

<operation id="610" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.i.10

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="611" st_id="32" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %tancalc_output_line_11_V_V, i10 %select_ln50_9)

]]></Node>
<StgValue><ssdm name="write_ln66"/></StgValue>
</operation>

<operation id="612" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.i.11

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="613" st_id="32" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %tancalc_output_line_12_V_V, i10 %select_ln50_10)

]]></Node>
<StgValue><ssdm name="write_ln66"/></StgValue>
</operation>

<operation id="614" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.i.12

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="615" st_id="32" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %tancalc_output_line_13_V_V, i10 %select_ln50_11)

]]></Node>
<StgValue><ssdm name="write_ln66"/></StgValue>
</operation>

<operation id="616" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.i.13

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="617" st_id="32" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %tancalc_output_line_14_V_V, i10 %select_ln50_12)

]]></Node>
<StgValue><ssdm name="write_ln66"/></StgValue>
</operation>

<operation id="618" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.i.14

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="619" st_id="32" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %tancalc_output_line_15_V_V, i10 %select_ln50_13)

]]></Node>
<StgValue><ssdm name="write_ln66"/></StgValue>
</operation>

<operation id="620" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %subloop_end

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="621" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
mainloop_end:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str7, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="622" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0">
<![CDATA[
mainloop_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
