.TH "RCC_Private_Macros" 3 "Thu Oct 29 2020" "lcd_display" \" -*- nroff -*-
.ad l
.nh
.SH NAME
RCC_Private_Macros
.SH SYNOPSIS
.br
.PP
.SS "Modules"

.in +1c
.ti -1c
.RI "\fBAlias define maintained for legacy\fP"
.br
.in -1c
.SS "Macros"

.in +1c
.ti -1c
.RI "#define \fBIS_RCC_PLLSOURCE\fP(__SOURCE__)"
.br
.ti -1c
.RI "#define \fBIS_RCC_OSCILLATORTYPE\fP(__OSCILLATOR__)"
.br
.ti -1c
.RI "#define \fBIS_RCC_HSE\fP(__HSE__)"
.br
.ti -1c
.RI "#define \fBIS_RCC_LSE\fP(__LSE__)"
.br
.ti -1c
.RI "#define \fBIS_RCC_HSI\fP(__HSI__)   (((__HSI__) == \fBRCC_HSI_OFF\fP) || ((__HSI__) == \fBRCC_HSI_ON\fP))"
.br
.ti -1c
.RI "#define \fBIS_RCC_CALIBRATION_VALUE\fP(__VALUE__)   ((__VALUE__) <= 0x1FU)"
.br
.ti -1c
.RI "#define \fBIS_RCC_LSI\fP(__LSI__)   (((__LSI__) == \fBRCC_LSI_OFF\fP) || ((__LSI__) == \fBRCC_LSI_ON\fP))"
.br
.ti -1c
.RI "#define \fBIS_RCC_PLL\fP(__PLL__)"
.br
.ti -1c
.RI "#define \fBIS_RCC_CLOCKTYPE\fP(CLK)"
.br
.ti -1c
.RI "#define \fBIS_RCC_SYSCLKSOURCE\fP(__SOURCE__)"
.br
.ti -1c
.RI "#define \fBIS_RCC_SYSCLKSOURCE_STATUS\fP(__SOURCE__)"
.br
.ti -1c
.RI "#define \fBIS_RCC_HCLK\fP(__HCLK__)"
.br
.ti -1c
.RI "#define \fBIS_RCC_PCLK\fP(__PCLK__)"
.br
.ti -1c
.RI "#define \fBIS_RCC_MCO\fP(__MCO__)   ((__MCO__) == \fBRCC_MCO\fP)"
.br
.ti -1c
.RI "#define \fBIS_RCC_MCODIV\fP(__DIV__)   (((__DIV__) == \fBRCC_MCODIV_1\fP))"
.br
.ti -1c
.RI "#define \fBIS_RCC_RTCCLKSOURCE\fP(__SOURCE__)"
.br
.in -1c
.SH "Detailed Description"
.PP 

.SH "Macro Definition Documentation"
.PP 
.SS "#define IS_RCC_CALIBRATION_VALUE(__VALUE__)   ((__VALUE__) <= 0x1FU)"

.SS "#define IS_RCC_CLOCKTYPE(CLK)"
\fBValue:\fP
.PP
.nf
((((CLK) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK) || \
                               (((CLK) & RCC_CLOCKTYPE_HCLK)   == RCC_CLOCKTYPE_HCLK)   || \
                               (((CLK) & RCC_CLOCKTYPE_PCLK1)  == RCC_CLOCKTYPE_PCLK1)  || \
                               (((CLK) & RCC_CLOCKTYPE_PCLK2)  == RCC_CLOCKTYPE_PCLK2))
.fi
.SS "#define IS_RCC_HCLK(__HCLK__)"
\fBValue:\fP
.PP
.nf
(((__HCLK__) == RCC_SYSCLK_DIV1) || ((__HCLK__) == RCC_SYSCLK_DIV2) || \
                               ((__HCLK__) == RCC_SYSCLK_DIV4) || ((__HCLK__) == RCC_SYSCLK_DIV8) || \
                               ((__HCLK__) == RCC_SYSCLK_DIV16) || ((__HCLK__) == RCC_SYSCLK_DIV64) || \
                               ((__HCLK__) == RCC_SYSCLK_DIV128) || ((__HCLK__) == RCC_SYSCLK_DIV256) || \
                               ((__HCLK__) == RCC_SYSCLK_DIV512))
.fi
.SS "#define IS_RCC_HSE(__HSE__)"
\fBValue:\fP
.PP
.nf
(((__HSE__) == RCC_HSE_OFF) || ((__HSE__) == RCC_HSE_ON) || \
                             ((__HSE__) == RCC_HSE_BYPASS))
.fi
.SS "#define IS_RCC_HSI(__HSI__)   (((__HSI__) == \fBRCC_HSI_OFF\fP) || ((__HSI__) == \fBRCC_HSI_ON\fP))"

.SS "#define IS_RCC_LSE(__LSE__)"
\fBValue:\fP
.PP
.nf
(((__LSE__) == RCC_LSE_OFF) || ((__LSE__) == RCC_LSE_ON) || \
                             ((__LSE__) == RCC_LSE_BYPASS))
.fi
.SS "#define IS_RCC_LSI(__LSI__)   (((__LSI__) == \fBRCC_LSI_OFF\fP) || ((__LSI__) == \fBRCC_LSI_ON\fP))"

.SS "#define IS_RCC_MCO(__MCO__)   ((__MCO__) == \fBRCC_MCO\fP)"

.SS "#define IS_RCC_MCODIV(__DIV__)   (((__DIV__) == \fBRCC_MCODIV_1\fP))"

.SS "#define IS_RCC_OSCILLATORTYPE(__OSCILLATOR__)"
\fBValue:\fP
.PP
.nf
(((__OSCILLATOR__) == RCC_OSCILLATORTYPE_NONE)                           || \
                                               (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE) || \
                                               (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI) || \
                                               (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI) || \
                                               (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE))
.fi
.SS "#define IS_RCC_PCLK(__PCLK__)"
\fBValue:\fP
.PP
.nf
(((__PCLK__) == RCC_HCLK_DIV1) || ((__PCLK__) == RCC_HCLK_DIV2) || \
                               ((__PCLK__) == RCC_HCLK_DIV4) || ((__PCLK__) == RCC_HCLK_DIV8) || \
                               ((__PCLK__) == RCC_HCLK_DIV16))
.fi
.SS "#define IS_RCC_PLL(__PLL__)"
\fBValue:\fP
.PP
.nf
(((__PLL__) == RCC_PLL_NONE) || ((__PLL__) == RCC_PLL_OFF) || \
                             ((__PLL__) == RCC_PLL_ON))
.fi
.SS "#define IS_RCC_PLLSOURCE(__SOURCE__)"
\fBValue:\fP
.PP
.nf
(((__SOURCE__) == RCC_PLLSOURCE_HSI_DIV2) || \
                                      ((__SOURCE__) == RCC_PLLSOURCE_HSE))
.fi
.SS "#define IS_RCC_RTCCLKSOURCE(__SOURCE__)"
\fBValue:\fP
.PP
.nf
(((__SOURCE__) == RCC_RTCCLKSOURCE_NO_CLK) || \
                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_LSE) || \
                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_LSI) || \
                                          ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV128))
.fi
.SS "#define IS_RCC_SYSCLKSOURCE(__SOURCE__)"
\fBValue:\fP
.PP
.nf
(((__SOURCE__) == RCC_SYSCLKSOURCE_HSI) || \
                                         ((__SOURCE__) == RCC_SYSCLKSOURCE_HSE) || \
                                         ((__SOURCE__) == RCC_SYSCLKSOURCE_PLLCLK))
.fi
.SS "#define IS_RCC_SYSCLKSOURCE_STATUS(__SOURCE__)"
\fBValue:\fP
.PP
.nf
(((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_HSI) || \
                                                ((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_HSE) || \
                                                ((__SOURCE__) == RCC_SYSCLKSOURCE_STATUS_PLLCLK))
.fi
.SH "Author"
.PP 
Generated automatically by Doxygen for lcd_display from the source code\&.
