[
    {
        "name": "TACO",
        "year": "2021",
        "info": "Volume 18: 2021",
        "count": 59,
        "papers": [
            "Efficient Auto-Tuning of Parallel Programs with Interdependent Tuning Parameters via Auto-Tuning Framework (ATF).",
            "Refresh Triggered Computation: Improving the Energy Efficiency of Convolutional Neural Network Accelerators.",
            "Performance-Energy Trade-off in Modern CMPs.",
            "Bayesian Optimization for Efficient Accelerator Synthesis.",
            "Irregular Register Allocation for Translation of Test-pattern Programs.",
            "Efficient Nearest-Neighbor Data Sharing in GPUs.",
            "A Simple Model for Portable and Fast Prediction of Execution Time and Power Consumption of GPU Kernels.",
            "A Distributed Hardware Monitoring System for Runtime Verification on Multi-Tile MPSoCs.",
            "Exploiting Parallelism Opportunities with Deep Learning Frameworks.",
            "Reliability-aware Garbage Collection for Hybrid HBM-DRAM Memories.",
            "PolyDL: Polyhedral Optimizations for Creation of High-performance DL Primitives.",
            "SGXL: Security and Performance for Enclaves Using Large Pages.",
            "Leveraging Value Equality Prediction for Value Speculation.",
            "SPX64: A Scratchpad Memory for General-purpose Microprocessors.",
            "Systems-on-Chip with Strong Ordering.",
            "On the Anatomy of Predictive Models for Accelerating GPU Convolution Kernels and Beyond.",
            "On Predictable Reconfigurable System Design.",
            "Gretch: A Hardware Prefetcher for Graph Analytics.",
            "GRAM: A Framework for Dynamically Mixing Precisions in GPU Applications.",
            "Cryptographic Software IP Protection without Compromising Performance or Timing Side-channel Leakage.",
            "A Non-Intrusive Tool Chain to Optimize MPSoC End-to-End Systems.",
            "Grus: Toward Unified-memory-efficient High-performance Graph Processing on GPU.",
            "PETRA: Persistent Transactional Non-blocking Linked Data Structures.",
            "A Reusable Characterization of the Memory System Behavior of SPEC2017 and SPEC2006.",
            "PERI: A Configurable Posit Enabled RISC-V Core.",
            "MC-DeF: Creating Customized CGRAs for Dataflow Applications.",
            "Acceleration of Parallel-Blocked QR Decomposition of Tall-and-Skinny Matrices on FPGAs.",
            "Decreasing the Miss Rate and Eliminating the Performance Penalty of a Data Filter Cache.",
            "Performance Evaluation of Intel Optane Memory for Managed Workloads.",
            "GraphPEG: Accelerating Graph Processing on GPUs.",
            "PRISM: Strong Hardware Isolation-based Soft-Error Resilient Multicore Architecture with High Performance and Availability at Low Hardware Overheads.",
            "PAVER: Locality Graph-Based Thread Block Scheduling for GPUs.",
            "Automatic Sublining for Efficient Sparse Memory Accesses.",
            "Fast Key-Value Lookups with Node Tracker.",
            "CacheInspector: Reverse Engineering Cache Resources in Public Clouds.",
            "Understanding Cache Compression.",
            "Flynn's Reconciliation: Automating the Register Cache Idiom for Cross-accelerator Programming.",
            "KernelFaRer: Replacing Native-Code Idioms with High-Performance Library Calls.",
            "Early Address Prediction: Efficient Pipeline Prefetch and Reuse.",
            "Towards Enhanced System Efficiency while Mitigating Row Hammer.",
            "All-gather Algorithms Resilient to Imbalanced Process Arrival Patterns.",
            "Configurable Multi-directional Systolic Array Architecture for Convolutional Neural Networks.",
            "SLO-Aware Inference Scheduler for Heterogeneous Processors in Edge Platforms.",
            "Gem5-X: A Many-core Heterogeneous Simulation Platform for Architectural Exploration and Optimization.",
            "PICO: A Presburger In-bounds Check Optimization for Compiler-based Memory Safety Instrumentations.",
            "Low I/O Intensity-aware Partial GC Scheduling to Reduce Long-tail Latency in SSDs.",
            "Low-precision Logarithmic Number Systems: Beyond Base-2.",
            "Monolithically Integrating Non-Volatile Main Memory over the Last-Level Cache.",
            "Byte-Select Compression.",
            "CIB-HIER: Centralized Input Buffer Design in Hierarchical High-radix Routers.",
            "Domain-Specific Multi-Level IR Rewriting for GPU: The Open Earth Compiler for GPU-accelerated Climate Simulation.",
            "System-level Early-stage Modeling and Evaluation of IVR-assisted Processor Power Delivery System.",
            "GraphAttack: Optimizing Data Supply for Graph Applications on In-Order Multicore Architectures.",
            "Scenario-Aware Program Specialization for Timing Predictability.",
            "WaFFLe: Gated Cache-Ways with Per-Core Fine-Grained DVFS for Reduced On-Chip Temperature and Leakage Consumption.",
            "SortCache: Intelligent Cache Management for Accelerating Sparse Data Workloads.",
            "Device Hopping: Transparent Mid-Kernel Runtime Switching for Heterogeneous Systems.",
            "LargeGraph: An Efficient Dependency-Aware GPU-Accelerated Large-Scale Graph Processing.",
            "Spiking Neural Networks in Spintronic Computational RAM."
        ]
    },
    {
        "name": "TACO",
        "year": "2020",
        "info": "Volume 17: 2020",
        "count": 39,
        "papers": [
            "Dynamic Colocation Policies with Reinforcement Learning.",
            "A Novel, Highly Integrated Simulator for Parallel and Distributed Systems.",
            "Enabling Highly Efficient Batched Matrix Multiplications on SW26010 Many-core Processor.",
            "Informed Prefetching for Indirect Memory Accesses.",
            "Application-Specific Arithmetic in High-Level Synthesis Tools.",
            "Improving Memory Efficiency in Heterogeneous MPSoCs through Row-Buffer Locality-aware Forwarding.",
            "A Model-Based Software Solution for Simultaneous Multiple Kernels on GPUs.",
            "Optimizing the SSD Burst Buffer by Traffic Detection.",
            "ArmorAll: Compiler-based Resilience Targeting GPU Applications.",
            "Dynamic Precision Autotuning with TAFFO.",
            "Runtime Design Space Exploration and Mapping of DCNNs for the Ultra-Low-Power Orlando SoC.",
            "Reliability Analysis for Unreliable FSM Computations.",
            "Network Interface Architecture for Remote Indirect Memory Access (RIMA) in Datacenters.",
            "A Conflict-free Scheduler for High-performance Graph Processing on Multi-pipeline FPGAs.",
            "SIMT-X: Extending Single-Instruction Multi-Threading to Out-of-Order Cores.",
            "Editorial: A Message from the Editor-in-Chief.",
            "Zeroploit: Exploiting Zero Valued Operands in Interactive Gaming Applications.",
            "GPU Fast Convolution via the Overlap-and-Save Method in Shared Memory.",
            "FPDetect: Efficient Reasoning About Stencil Programs Using Selective Direct Evaluation.",
            "Cooperative Software-hardware Acceleration of K-means on a Tightly Coupled CPU-FPGA System.",
            "Securing Branch Predictors with Two-Level Encryption.",
            "EchoBay: Design and Optimization of Echo State Networks under Memory and Time Constraints.",
            "Schedule Synthesis for Halide Pipelines on GPUs.",
            "Inter-kernel Reuse-aware Thread Block Scheduling.",
            "SHASTA: Synergic HW-SW Architecture for Spatio-temporal Approximation.",
            "Effective Loop Fusion in Polyhedral Compilation Using Fusion Conflict Graphs.",
            "ECOTLB: Eventually Consistent TLBs.",
            "DisGCo: A Compiler for Distributed Graph Analytics.",
            "AsynGraph: Maximizing Data Parallelism for Efficient Iterative Graph Processing on GPUs.",
            "OD-SGD: One-Step Delay Stochastic Gradient Descent for Distributed Training.",
            "NNBench-X: A Benchmarking Methodology for Neural Network Accelerator Designs.",
            "GEVO: GPU Code Optimization Using Evolutionary Computation.",
            "A Black-box Monitoring Approach to Measure Microservices Runtime Performance.",
            "On Architectural Support for Instruction Set Randomization.",
            "FastPath_MP: Low Overhead & Energy-efficient FPGA-based Storage Multi-paths.",
            "A RISC-V Simulator and Benchmark Suite for Designing and Evaluating Vector Architectures.",
            "SMAUG: End-to-End Full-Stack Simulation Infrastructure for Deep Learning Workloads.",
            "MemSZ: Squeezing Memory Traffic with Lossy Compression.",
            "Design and Evaluation of an Ultra Low-power Human-quality Speech Recognition System."
        ]
    },
    {
        "name": "TACO",
        "year": "2019",
        "info": "Volume 16: 2019/2020",
        "count": 56,
        "papers": [
            "Exploring an Alternative Cost Function for Combinatorial Register-Pressure-Aware Instruction Scheduling.",
            "Exploiting SIMD Asymmetry in ARM-to-x86 Dynamic Binary Translation.",
            "ITAP: Idle-Time-Aware Power Management for GPU Execution Units.",
            "Accelerating Synchronization Using Moving Compute to Data Model at 1, 000-core Multicore Scale.",
            "Memory-Side Protection With a Capability Enforcement Co-Processor.",
            "DUCATI: High-performance Address Translation by Extending TLB Reach of GPU-accelerated Systems.",
            "SketchDLC: A Sketch on Distributed Deep Learning Communication via Trace Capturing.",
            "Efficient and Scalable Execution of Fine-Grained Dynamic Linear Pipelines.",
            "Efficient Data Supply for Parallel Heterogeneous Architectures.",
            "Schedule Synthesis for Halide Pipelines through Reuse Analysis.",
            "Supporting Superpages and Lightweight Page Migration in Hybrid Memory Systems.",
            "SAQIP: A Scalable Architecture for Quantum Information Processors.",
            "Accelerating In-Memory Database Selections Using Latency Masking Hardware Threads.",
            "Transparent Acceleration for Heterogeneous Platforms With Compilation to OpenCL.",
            "HAWS: Accelerating GPU Wavefront Execution through Selective Out-of-order Execution.",
            "A Self-aware Resource Management Framework for Heterogeneous Multicore SoCs with Diverse QoS Targets.",
            "Combining Source-adaptive and Oblivious Routing with Congestion Control in High-performance Interconnects using Hybrid and Direct Topologies.",
            "Efficient Checkpointing with Recompute Scheme for Non-volatile Main Memory.",
            "Comprehensive Characterization of an Open Source Document Search Engine.",
            "An Efficient GPU Cache Architecture for Applications with Irregular Memory Access Patterns.",
            "The Power-optimised Software Envelope.",
            "Caliper: Interference Estimator for Multi-tenant Environments Sharing Architectural Resources.",
            "Coordinated CTA Combination and Bandwidth Partitioning for GPU Concurrent Kernel Execution.",
            "Correct-by-Construction Parallelization of Hard Real-Time Avionics Applications on Off-the-Shelf Predictable Hardware.",
            "Simplifying Transactional Memory Support in C++.",
            "MH Cache: A Mult Stephen Jarvisi-retention STT-RAM-based Low-power Last-level Cache for Mobile Hardware Rendering Systems.",
            "Polyhedral Compilation for Multi-dimensional Stream Processing.",
            "Toward On-chip Network Security Using Runtime Isolation Mapping.",
            "A First Step Toward Using Quantum Computing for Low-level WCETs Estimations.",
            "Memory-access-aware Safety and Profitability Analysis for Transformation of Accelerator-bound OpenMP Loops.",
            "Morphable DRAM Cache Design for Hybrid Memory Systems.",
            "Side-channel Timing Attack of RSA on a GPU.",
            "A Relational Theory of Locality.",
            "Optimizing Remote Communication in X10.",
            "MetaStrider: Architectures for Scalable Memory-centric Reduction of Sparse Data Streams.",
            "DCMI: A Scalable Strategy for Accelerating Iterative Stencil Loops on FPGAs.",
            "A Neural Network Prefetcher for Arbitrary Memory Access Patterns.",
            "The Next 700 Accelerated Layers: From Mathematical Expressions of Network Computation Graphs to Accelerated GPU Kernels, Automatically.",
            "Layup: Layer-adaptive and Multi-type Intermediate-oriented Memory Optimization for GPU-based CNNs.",
            "Evaluating Auto-Vectorizing Compilers through Objective Withdrawal of Useful Information.",
            "PIMBALL: Binary Neural Networks in Spintronic Memory.",
            "Exploiting Bank Conflict-based Side-channel Timing Leakage of GPUs.",
            "BitSAD v2: Compiler Optimization and Analysis for Bitstream Computing.",
            "Chunking for Dynamic Linear Pipelines.",
            "Building a Polyhedral Representation from an Instrumented Execution: Making Dynamic Analyses of Nonaffine Programs Scalable.",
            "A Metric-Guided Method for Discovering Impactful Features and Architectural Insights for Skylake-Based Processors.",
            "Flextended Tiles: A Flexible Extension of Overlapped Tiles for Polyhedral Compilation.",
            "Nested MIMD-SIMD Parallelization for Heterogeneous Microprocessors.",
            "DNNTune: Automatic Benchmarking DNN Models for Mobile-cloud Computing.",
            "FailAmp: Relativization Transformation for Soft Error Detection in Structured Address Generation.",
            "Data-driven Mixed Precision Sparse Matrix Vector Multiplication for GPUs.",
            "Tiling Optimizations for Stencil Computations Using Rewrite Rules in Lift.",
            "Exploring Complex Brain-Simulation Workloads on Multi-GPU Deployments.",
            "Compiler-support for Critical Data Persistence in NVM.",
            "Declarative Loop Tactics for Domain-specific Optimization.",
            "ShiftsReduce: Minimizing Shifts in Racetrack Memory 4.0."
        ]
    },
    {
        "name": "TACO",
        "year": "2018",
        "info": "Volume 15: 2018/2019",
        "count": 69,
        "papers": [
            "Improving Energy Efficiency of Coarse-Grain Reconfigurable Arrays Through Modulo Schedule Compression/Decompression.",
            "SynchroTrace: Synchronization-Aware Architecture-Agnostic Traces for Lightweight Multicore Simulation of CMP and HPC Workloads.",
            "Efficient and Scalable Graph Parallel Processing With Symbolic Execution.",
            "DiagSim: Systematically Diagnosing Simulators for Healthy Simulations.",
            "A Case for a More Effective, Power-Efficient Turbo Boosting.",
            "Enabling SIMT Execution Model on Homogeneous Multi-Core System.",
            "SIMPO: A Scalable In-Memory Persistent Object Framework Using NVRAM for Reliable Big Data Computing.",
            "Extending Moore's Law via Computationally Error-Tolerant Computing.",
            "Improving Parallelism in Hardware Transactional Memory.",
            "Benzene: An Energy-Efficient Distributed Hybrid Cache Architecture for Manycore Systems.",
            "Performance Optimization of the HPCG Benchmark on the Sunway TaihuLight Supercomputer.",
            "Improving MLC PCM Performance through Relaxed Write and Read for Intermediate Resistance Levels.",
            "Optimizing Convolutional Neural Networks on the Sunway TaihuLight Supercomputer.",
            "Energy-Performance Considerations for Data Offloading to FPGA-Based Accelerators Over PCIe.",
            "GPU Performance vs. Thread-Level Parallelism: Scalability Analysis and a Novel Way to Improve TLP.",
            "Visual Program Manipulation in the Polyhedral Model.",
            "ReveNAND: A Fast-Drift-Aware Resilient 3D NAND Flash Design.",
            "Managing Heterogeneous Datacenters with Tokens.",
            "Elastic Places: An Adaptive Resource Manager for Scalable and Portable Performance.",
            "Cross-Layer Memory Management to Improve DRAM Energy Efficiency.",
            "DarkCache: Energy-Performance Optimization of Tiled Multi-Cores by Adaptively Power-Gating LLC Banks.",
            "CACF: A Novel Circuit Architecture Co-optimization Framework for Improving Performance, Reliability and Energy of ReRAM-based Main Memory System.",
            "Predictable Thread Coarsening.",
            "NUMA-Caffe: NUMA-Aware Deep Learning Neural Networks.",
            "DDRNoC: Dual Data-Rate Network-on-Chip.",
            "Extreme-Scale High-Order WENO Simulations of 3-D Detonation Wave with 10 Million Cores.",
            "QuMan: Profile-based Improvement of Cluster Utilization.",
            "LAPPS: Locality-Aware Productive Prefetching Support for PGAS.",
            "BestSF: A Sparse Meta-Format for Optimizing SpMV on GPU.",
            "An Alternative TAGE-like Conditional Branch Predictor.",
            "Low Complexity Multiply-Accumulate Units for Convolutional Neural Networks with Weight-Sharing.",
            "CODA: Enabling Co-location of Computation and Data for Multiple GPU Systems.",
            "Global Dead-Block Management for Task-Parallel Programs.",
            "High-Performance Generalized Tensor Operations: A Compiler-Oriented Approach.",
            "Cluster Programming using the OpenMP Accelerator Model.",
            "Block Cooperation: Advancing Lifetime of Resistive Memories by Increasing Utilization of Error Correcting Codes.",
            "Layer-Centric Memory Reuse and Data Migration for Extreme-Scale Deep Learning on Many-Core Architectures.",
            "Software-Directed Techniques for Improved GPU Register File Utilization.",
            "On-GPU Thread-Data Remapping for Branch Divergence Reduction.",
            "Polyhedral Search Space Exploration in the ExaStencils Code Generator.",
            "Performance Tuning and Analysis for Stencil-Based Applications on POWER8 Processor.",
            "SelSMaP: A Selective Stride Masking Prefetching Scheme.",
            "SCP: Shared Cache Partitioning for High-Performance GEMM.",
            "Static Prediction of Silent Stores.",
            "Exposing Memory Access Patterns to Improve Instruction and Memory Efficiency in GPUs.",
            "Poker: Permutation-Based SIMD Execution of Intensive Tree Search by Path Encoding.",
            "Automated Software Protection for the Masses Against Side-Channel Attacks.",
            "Improving Thread-level Parallelism in GPUs Through Expanding Register File to Scratchpad Memory.",
            "AVPP: Address-first Value-next Predictor with Value Prefetching for Improving the Efficiency of Load Value Prediction.",
            "RAGuard: An Efficient and User-Transparent Hardware Mechanism against ROP Attacks.",
            "GenMatcher: A Generic Clustering-Based Arbitrary Matching Framework.",
            "Processor-Tracing Guided Region Formation in Dynamic Binary Translation.",
            "Predicting New Workload or CPU Performance by Analyzing Public Datasets.",
            "Reusing the Optimized Code for JavaScript Ahead-of-Time Compilation.",
            "Bandwidth and Locality Aware Task-stealing for Manycore Architectures with Bandwidth-Asymmetric Memory.",
            "Speeding up Iterative Polyhedral Schedule Optimization with Surrogate Performance Models.",
            "Dual-Page Checkpointing: An Architectural Approach to Efficient Data Persistence for In-Memory Applications.",
            "Efficient Cache Performance Modeling in GPUs Using Reuse Distance Analysis.",
            "AUKE: Automatic Kernel Code Generation for an Analogue SIMD Focal-Plane Sensor-Processor Array.",
            "SCORE: A Novel Scheme to Efficiently Cache Overlong ECCs in NAND Flash Memory.",
            "POWAR: Power-Aware Routing in HPC Networks with On/Off Links.",
            "The Art of Getting Deep Neural Networks in Shape.",
            "Energy-Efficient Runtime Management of Heterogeneous Multicores using Online Projection.",
            "A System-Level Simulator for RRAM-Based Neuromorphic Computing Chips.",
            "Decoupled Fused Cache: Fusing a Decoupled LLC with a DRAM Cache.",
            "Blaze-Tasks: A Framework for Computing Parallel Reductions over Tasks.",
            "An Autotuning Framework for Scalable Execution of Tiled Code via Iterative Polyhedral Compilation.",
            "Metric Selection for GPU Kernel Classification.",
            "List of 2018 Distinguished Reviewers ACM TACO."
        ]
    },
    {
        "name": "TACO",
        "year": "2017",
        "info": "Volume 14: 2017",
        "count": 55,
        "papers": [
            "ALEA: A Fine-Grained Energy Profiling Tool.",
            "Defragmentation of Tasks in Many-Core Architecture.",
            "Main Memory in HPC: Do We Need More or Could We Live with Less?",
            "WCET-Aware Dynamic I-Cache Locking for a Single Task.",
            "Exceptionization: A Java VM Optimization for Non-Java Languages.",
            "Pareto Governors for Energy-Optimal Computing.",
            "Micro-Sector Cache: Improving Space Utilization in Sectored DRAM Caches.",
            "Energy Transparency for Deeply Embedded Programs.",
            "LD: Low-Overhead GPU Race Detection Without Access Monitoring.",
            "CompEx++: Compression-Expansion Coding for Energy, Latency, and Lifetime Improvements in MLC/TLC NVMs.",
            "Dirty-Block Tracking in a Direct-Mapped DRAM Cache with Self-Balancing Dispatch.",
            "Significance-Aware Program Execution on Unreliable Hardware.",
            "DawnCC: Automatic Annotation for Data Parallelism and Offloading.",
            "CACTI 7: New Tools for Interconnect Exploration in Innovative Off-Chip Memories.",
            "Scratchpad Sharing in GPUs.",
            "Decoupling Data Supply from Computation for Latency-Tolerant Communication in Heterogeneous Architectures.",
            "An Integrated Vector-Scalar Design on an In-Order ARM Core.",
            "On the Interactions Between Value Prediction and Compiler Optimizations in the Context of EOLE.",
            "Band-Pass Prefetching: An Effective Prefetch Management Mechanism Using Prefetch-Fraction Metric in Multi-Core Systems.",
            "Symmetry in Software Synthesis.",
            "Extending Halide to Improve Software Development for Imaging DSPs.",
            "Improving Loop Dependence Analysis.",
            "Iterative Schedule Optimization for Parallelization in the Polyhedron Model.",
            "HAP: Hybrid-Memory-Aware Partition in Shared Last-Level Cache.",
            "Providing Predictable Performance via a Slowdown Estimation Model.",
            "Programming Heterogeneous Systems from an Image Processing DSL.",
            "Efficient Generation of Compact Execution Traces for Multicore Architectural Simulations.",
            "MATOG: Array Layout Auto-Tuning for CUDA.",
            "MiCOMP: Mitigating the Compiler Phase-Ordering Problem Using Optimization Sub-Sequences and Machine Learning.",
            "An Architecture for Integrated Near-Data Processors.",
            "SWITCHES: A Lightweight Runtime for Dataflow Execution of Tasks on Many-Cores.",
            "Cooperative Multi-Agent Reinforcement Learning-Based Co-optimization of Cores, Caches, and On-chip Network.",
            "Bringing Parallel Patterns Out of the Corner: The P3 ARSEC Benchmark Suite.",
            "Cache Exclusivity and Sharing: Theory and Optimization.",
            "Energy-Efficient Compilation of Irregular Task-Parallel Loops.",
            "Compiler-Assisted Loop Hardening Against Fault Attacks.",
            "A Transactional Correctness Tool for Abstract Data Types.",
            "Power Consumption Models for Multi-Tenant Server Infrastructures.",
            "CG-OoO: Energy-Efficient Coarse-Grain Out-of-Order Execution Near In-Order Energy with Near Out-of-Order Performance.",
            "ECS: Error-Correcting Strings for Lifetime Improvements in Nonvolatile Memories.",
            "SLOOP: QoS-Supervised Loop Execution to Reduce Energy on Heterogeneous Architectures.",
            "MBZip: Multiblock Data Compression.",
            "Fuse: Accurate Multiplexing of Hardware Performance Counters Across Executions.",
            "Could Compression Be of General Use? Evaluating Memory Compression across Domains.",
            "Improving the Efficiency of GPGPU Work-Queue Through Data Awareness.",
            "A Framework for Automated and Controlled Floating-Point Accuracy Reduction in Graphics Applications on GPUs.",
            "Generating Fine-Grain Multithreaded Applications Using a Multigrain Approach.",
            "CAIRO: A Compiler-Assisted Technique for Enabling Instruction-Level Offloading of Processing-In-Memory.",
            "Triple Engine Processor (TEP): A Heterogeneous Near-Memory Processor for Diverse Kernel Operations.",
            "ReDirect: Reconfigurable Directories for Multicore Architectures.",
            "HAShCache: Heterogeneity-Aware Shared DRAMCache for Integrated Heterogeneous Systems.",
            "Optimizing Affine Control With Semantic Factorizations.",
            "Data-Driven Concurrency for High Performance Computing.",
            "SCALO: Scalability-Aware Parallelism Orchestration for Multi-Threaded Workloads.",
            "Optimization of Triangular and Banded Matrix Operations Using 2d-Packed Layouts."
        ]
    },
    {
        "name": "TACO",
        "year": "2016",
        "info": "Volume 13: 2016",
        "count": 57,
        "papers": [
            "Building Heterogeneous Unified Virtual Memories (UVMs) without the Overhead.",
            "Dynamic Memory Balancing for Virtualization.",
            "Hardware Performance Counter-Based Malware Identification and Detection with Adaptive Compressive Sensing.",
            "Boosting the Priority of Garbage: Scheduling Collection on Heterogeneous Multicore Processors.",
            "Autotuning Runtime Specialization for Sparse Matrix-Vector Multiplication.",
            "Examining and Reducing the Influence of Sampling Errors on Feedback-Driven Optimizations.",
            "Optimizing Indirect Branches in Dynamic Binary Translators.",
            "Clustering-Based Selection for the Exploration of Compiler Optimization Sequences.",
            "Power Efficient Hardware Transactional Memory: Dynamic Issue of Transactions.",
            "Understanding and Mitigating Covert Channels Through Branch Predictors.",
            "A Compiler Approach for Exploiting Partial SIMD Parallelism.",
            "R-GPU: A Reconfigurable GPU Architecture.",
            "Thread-Aware Adaptive Prefetcher on Multicore Systems: Improving the Performance for Multithreaded Workloads.",
            "MAMBO: A Low-Overhead Dynamic Binary Modification Tool for ARM.",
            "A Bimodal Scheduler for Coarse-Grained Reconfigurable Arrays.",
            "Exploiting Hierarchical Locality in Deep Parallel Architectures.",
            "MInGLE: An Efficient Framework for Domain Acceleration Using Low-Power Specialized Functional Units.",
            "FinPar: A Parallel Financial Benchmark.",
            "A New Compilation Flow for Software-Defined Radio Applications on Heterogeneous MPSoCs.",
            "Dynamic Process Migration Based on Block Access Patterns Occurring in Storage Servers.",
            "COBAYN: Compiler Autotuning Framework Using Bayesian Networks.",
            "An Online and Real-Time Fault Detection and Localization Mechanism for Network-on-Chip Architectures.",
            "Variable Liberalization.",
            "RATT-ECC: Rate Adaptive Two-Tiered Error Correction Codes for Reliable 3D Die-Stacked Memory.",
            "Implementing Dense Optical Flow Computation on a Heterogeneous FPGA SoC in C.",
            "Optimization Models for Three On-Chip Network Problems.",
            "Yet Another Compressed Cache: A Low-Cost Yet Effective Compressed Cache.",
            "Hardware-Assisted Thread and Data Mapping in Hierarchical Multicore Architectures.",
            "Maximizing Heterogeneous Processor Performance Under Power Constraints.",
            "An Accurate Cross-Layer Approach for Online Architectural Vulnerability Estimation.",
            "List of Distinguished Reviewers ACM TACO 2014.",
            "Synergistic Analysis of Evolving Graphs.",
            "A Cross-Platform SpMV Framework on Many-Core Architectures.",
            "AIM: Energy-Efficient Aggregation Inside the Memory Hierarchy.",
            "UMH: A Hardware-Based Unified Memory Hierarchy for Systems with Multiple Discrete GPUs.",
            "Hardware-Accelerated Cross-Architecture Full-System Virtualization.",
            "LDAC: Locality-Aware Data Access Control for Large-Scale Multicore Cache Hierarchies.",
            "Evaluation of Histogram of Oriented Gradients Soft Errors Criticality for Automotive Applications.",
            "Cooperative Caching for GPUs.",
            "Accelerating Intercommunication in Highly Parallel Systems.",
            "Concurrent JavaScript Parsing for Faster Loading of Web Apps.",
            "Memory Access Scheduling Based on Dynamic Multilevel Priority in Shared DRAM Systems.",
            "A Reconfiguration Algorithm for Power-Aware Parallel Applications.",
            "Impact of Intrinsic Profiling Limitations on Effectiveness of Adaptive Optimizations.",
            "Extending the WCET Problem to Optimize for Runtime-Reconfigurable Processors.",
            "MaxPB: Accelerating PCM Write by Maximizing the Power Budget Utilization.",
            "Designing a Tunable Nested Data-Parallel Programming System.",
            "Accuracy Bugs: A New Class of Concurrency Bugs to Exploit Algorithmic Noise Tolerance.",
            "Selecting Heterogeneous Cores for Diversity.",
            "Some Mathematical Facts About Optimal Cache Replacement.",
            "Static and Dynamic Frequency Scaling on Multicore CPUs.",
            "Pot: Deterministic Transactional Execution.",
            "Aggregate Flow-Based Performance Fairness in CMPs.",
            "Energy-Proportional Photonic Interconnects.",
            "User-Assisted Store Recycling for Dynamic Task Graph Schedulers.",
            "Fine-Grain Power Breakdown of Modern Out-of-Order Cores and Its Implications on Skylake-Based Systems.",
            "A Software Cache Partitioning System for Hash-Based Caches."
        ]
    },
    {
        "name": "TACO",
        "year": "2015",
        "info": "Volume 12: 2015/2016",
        "count": 66,
        "papers": [
            "NoCMsg: A Scalable Message-Passing Abstraction for Network-on-Chips.",
            "Accelerating Divergent Applications on SIMD Architectures Using Neural Networks.",
            "Performance-Energy Considerations for Shared Cache Management in a Heterogeneous Multicore Processor.",
            "Dynamic MIPS Rate Stabilization for Complex Processors.",
            "MAGIC: Malicious Aging in Circuits/Cores.",
            "CERE: LLVM-Based Codelet Extractor and REplayer for Piecewise Benchmarking and Optimization.",
            "HRF-Relaxed: Adapting HRF to the Complexities of Industrial Heterogeneous Memory Models.",
            "Generalized Task Parallelism.",
            "A Joint SW/HW Approach for Reducing Register File Vulnerability.",
            "Reliable Integrity Checking in Multicore Processors.",
            "A New Memory-Disk Integrated System with HW Optimizer.",
            "Dynamic Shared SPM Reuse for Real-Time Multicore Embedded Systems.",
            "GPU Performance and Power Tuning Using Regression Trees.",
            "An Optimizing Code Generator for a Class of Lattice-Boltzmann Computations.",
            "Practical Iterative Optimization for the Data Center.",
            "Buddy SM: Sharing Pipeline Front-End for Improved Energy Efficiency in GPGPUs.",
            "EECache: A Comprehensive Study on the Architectural Design for Energy-Efficient Last-Level Caches in Chip Multiprocessors.",
            "Intercepting Functions for Memoization: A Case Study Using Transcendental Functions.",
            "SECRET: A Selective Error Correction Framework for Refresh Energy Reduction in DRAMs.",
            "Snippets: Taking the High Road to a Low Level.",
            "Enabling GPGPU Low-Level Hardware Explorations with MIAOW: An Open-Source RTL Implementation of a GPGPU.",
            "Locality-Aware Work Stealing Based on Online Profiling and Auto-Tuning for Multisocket Multicore Architectures.",
            "Section-Based Program Analysis to Reduce Overhead of Detecting Unsynchronized Thread Communication.",
            "Aging-Aware Compilation for GP-GPUs.",
            "Contech: Efficiently Generating Dynamic Task Graphs for Arbitrary Parallel Programs.",
            "The Effects of Granularity and Adaptivity on Private/Shared Classification for Coherence.",
            "DPCS: Dynamic Power/Capacity Scaling for SRAM Caches in the Nanoscale Era.",
            "Revisiting Clustered Microarchitecture for Future Superscalar Cores: A Case for Wide Issue Clusters.",
            "Leveraging Transactional Execution for Memory Consistency Model Emulation.",
            "CAFFEINE: A Utility-Driven Prefetcher Aggressiveness Engine for Multicores.",
            "Buri: Scaling Big-Memory Computing with Hardware-Based Memory Expansion.",
            "Spatiotemporal SIMT and Scalarization for Improving GPU Efficiency.",
            "Reuse Distance-Based Probabilistic Cache Replacement.",
            "MINIME-GPU: Multicore Benchmark Synthesizer for GPUs.",
            "Scalable Energy Efficiency with Resilience for High Performance Computing Systems: A Quantitative Methodology.",
            "Tumbler: An Effective Load-Balancing Technique for Multi-CPU Multicore Systems.",
            "Four Metrics to Evaluate Heterogeneous Multicores.",
            "SPCM: The Striped Phase Change Memory.",
            "Two-Level Hybrid Sampled Simulation of Multithreaded Applications.",
            "Integrated Mapping and Synthesis Techniques for Network-on-Chip Topologies with Express Channels.",
            "PARSECSs: Evaluating the Impact of Task Parallelism in the PARSEC Benchmark Suite.",
            "A Framework for Application-Guided Task Management on Heterogeneous Embedded Systems.",
            "Managing Mismatches in Voltage Stacking with CoreUnfolding.",
            "FaultSim: A Fast, Configurable Memory-Reliability Simulator for Conventional and 3D-Stacked Systems.",
            "Adaptive Correction of Sampling Bias in Dynamic Call Graphs.",
            "Fence Placement for Legacy Data-Race-Free Programs via Synchronization Read Detection.",
            "Optimizing Control Transfer and Memory Virtualization in Full System Emulators.",
            "The Polyhedral Model of Nonlinear Loops.",
            "Citadel: Efficiently Protecting Stacked Memory from TSV and Large Granularity Failures.",
            "Automatic Vectorization of Interleaved Data Revisited.",
            "A Filtering Mechanism to Reduce Network Bandwidth Utilization of Transaction Execution.",
            "Enabling PGAS Productivity with Hardware Support for Shared Address Mapping: A UPC Case Study.",
            "On How to Accelerate Iterative Stencil Loops: A Scalable Streaming-Based Approach.",
            "Falcon: A Graph Manipulation Language for Heterogeneous Systems.",
            "FluidCheck: A Redundant Threading-Based Approach for Reliable Execution in Manycore Processors.",
            "Rethinking Memory Permissions for Protection Against Cross-Layer Attacks.",
            "Resistive GP-SIMD Processing-In-Memory.",
            "Iteration Interleaving-Based SIMD Lane Partition.",
            "Integer Linear Programming-Based Scheduling for Transport Triggered Architectures.",
            "Sensible Energy Accounting with Abstract Metering for Multicore Systems.",
            "Symmetry-Agnostic Coordinated Management of the Memory Hierarchy in Multicore Systems.",
            "RFVP: Rollback-Free Value Prediction with Safe-to-Approximate Loads.",
            "Simultaneous Multi-Layer Access: Improving 3D-Stacked Memory Bandwidth at Low Cost.",
            "JavaScript Parallelizing Compiler for Exploiting Parallelism from Data-Parallel HTML5 Applications.",
            "DASH: Deadline-Aware High-Performance Memory Scheduler for Heterogeneous Systems with Hardware Accelerators.",
            "A Compile-Time Optimization Method for WCET Reduction in Real-Time Embedded Systems through Block Formation."
        ]
    },
    {
        "name": "TACO",
        "year": "2014",
        "info": "Volume 11: 2014/2015",
        "count": 67,
        "papers": [
            "Shared-port register file architecture for low-energy VLIW processors.",
            "Integrating profile-driven parallelism detection and machine-learning-based mapping.",
            "Leveraging GPUs using cooperative loop speculation.",
            "Endurance-aware cache line management for non-volatile caches.",
            "BPM/BPM+: Software-based dynamic memory partitioning mechanisms for mitigating DRAM bank-/channel-level interferences in multicore systems.",
            "Trace transitioning and exception handling in a trace-based JIT compiler for java.",
            "HMTT: A hybrid hardware/software tracing system for bridging the DRAM access trace's semantic gap.",
            "Adaptive workload-aware task scheduling for single-ISA asymmetric multicore architectures.",
            "Efficient hosted interpreters on the JVM.",
            "Refresh pausing in DRAM memory systems.",
            "Tuning the continual flow pipeline architecture with virtual register renaming.",
            "Predicate-aware, makespan-preserving software pipelining of scheduling tables.",
            "A scalable and near-optimal representation of access schemes for memory management.",
            "Automatic feature generation for machine learning-based optimising compilation.",
            "Virtual Ways: Low-Cost Coherence for Instruction Set Extensions with Architecturally Visible Storage.",
            "A Portable Optimization Engine for Accelerating Irregular Data-Traversal Applications on SIMD Architectures.",
            "VGRIS: Virtualized GPU Resource Isolation and Scheduling in Cloud Gaming.",
            "A Retargetable Static Binary Translator for the ARM Architecture.",
            "Revisiting LP-NUCA Energy Consumption: Cache Access Policies and Adaptive Block Dropping.",
            "Deadline-Constrained Clustered Scheduling for VLIW Architectures using Power-Gated Register Files.",
            "Performance Portability Across Heterogeneous SoCs Using a Generalized Library-Based Approach.",
            "Hadoop Extensions for Distributed Computing on Reconfigurable Active SSD Clusters.",
            "Preventing STT-RAM Last-Level Caches from Port Obstruction.",
            "Effective Transactional Memory Execution Management for Improved Concurrency.",
            "Efficient Power Gating of SIMD Accelerators Through Dynamic Selective Devectorization in an HW/SW Codesigned Environment.",
            "FLARES: An Aging Aware Algorithm to Autonomously Adapt the Error Correction Capability in NAND Flash Memories.",
            "Automated Fine-Grained CPU Provisioning for Virtual Machines.",
            "An Evaluation of High-Level Mechanistic Core Models.",
            "NUCA-L1: A Non-Uniform Access Latency Level-1 Cache Architecture for Multicores Operating at Near-Threshold Voltages.",
            "Topology-Aware and Dependence-Aware Scheduling and Memory Allocation for Task-Parallel Languages.",
            "EFGR: An Enhanced Fine Granularity Refresh Feature for High-Performance DDR4 DRAM Devices.",
            "Exploiting Existing Comparators for Fine-Grained Low-Cost Error Detection.",
            "Hardware Fault Recovery for I/O Intensive Applications.",
            "Multiprogram Throughput Metrics: A Systematic Approach.",
            "Bones: An Automatic Skeleton-Based C-to-CUDA Compiler for GPUs.",
            "Building and Optimizing MRAM-Based Commodity Memories.",
            "Revisiting the Complexity of Hardware Cache Coherence and Some Implications.",
            "Volatile STT-RAM Scratchpad Design and Data Allocation for Low Energy.",
            "Topological Characterization of Hamming and Dragonfly Networks and Its Implications on Routing.",
            "Efficient Data Mapping and Buffering Techniques for Multilevel Cell Phase-Change Memories.",
            "Efficient Out-of-Order Execution of Guarded ISAs.",
            "Automatic and Portable Mapping of Data Parallel Programs to OpenCL for GPU-Based Heterogeneous Systems.",
            "Improving Hybrid FTL by Fully Exploiting Internal SSD Parallelism with Virtual Blocks.",
            "MAPS: Optimizing Massively Parallel Applications Using Device-Level Memory Abstraction.",
            "Improving Multibank Memory Access Parallelism with Lattice-Based Partitioning.",
            "The Effects of Parameter Tuning in Software Thread-Level Speculation in JavaScript Engines.",
            "Studying Optimal Spilling in the Light of SSA.",
            "Compiler-Directed Power Management for Superscalars.",
            "Efficient Data Encoding for Convolutional Neural Network application.",
            "Mechanistic Analytical Modeling of Superscalar In-Order Processor Performance.",
            "Mitigating Prefetcher-Caused Pollution Using Informed Caching Policies for Prefetched Blocks.",
            "Architectural Support for Data-Driven Execution.",
            "GP-SIMD Processing-in-Memory.",
            "The Impact of the SIMD Width on Control-Flow and Memory Divergence.",
            "Measuring Microarchitectural Details of Multi- and Many-Core Memory Systems through Microbenchmarking.",
            "Low-Power High-Efficiency Video Decoding using General-Purpose Processors.",
            "Cross-Loop Optimization of Arithmetic Intensity for Finite Element Local Assembly.",
            "Optimal Parallelogram Selection for Hierarchical Tiling.",
            "Making the Most of SMT in HPC: System- and Application-Level Perspectives.",
            "Optimizing Memory Translation Emulation in Full System Emulators.",
            "Compiler/Runtime Framework for Dynamic Dataflow Parallelization of Tiled Programs.",
            "Fast Crown Scheduling Heuristics for Energy-Efficient Mapping and Scaling of Moldable Streaming Tasks on Manycore Systems.",
            "Transactional Read-Modify-Write Without Aborts.",
            "Using Template Matching to Infer Parallel Design Patterns.",
            "Efficient Correction of Anomalies in Snapshot Isolation Transactions.",
            "Perfect Reconstructability of Control Flow from Demand Dependence Graphs.",
            "On Using the Roofline Model with Lower Bounds on Data Movement."
        ]
    },
    {
        "name": "TACO",
        "year": "2013",
        "info": "Volume 10: 2013",
        "count": 65,
        "papers": [
            "Deterministic Replay Using Global Clock.",
            "TLB Improvements for Chip Multiprocessors: Inter-Core Cooperative Prefetchers and Shared Last-Level TLBs.",
            "Tiled-MapReduce: Efficient and Flexible MapReduce Processing on Multicore with Tiling.",
            "A-DFA: A Time- and Space-Efficient DFA Compression Algorithm for Fast Regular Expression Evaluation.",
            "The McPAT Framework for Multicore and Manycore Architectures: Simultaneously Modeling Power, Area, and Timing.",
            "Near-Optimal Microprocessor and Accelerators Codesign with Latency and Throughput Constraints.",
            "Hardware-Assisted Cooperative Integration of Wear-Leveling and Salvaging for Phase Change Memory.",
            "Power-Efficient Predication Techniques for Acceleration of Control Flow Execution on CGRA.",
            "MP-Tomasulo: A Dependency-Aware Automatic Parallel Execution Engine for Sequential Programs.",
            "TACO Reviewers 2012.",
            "Low-latency adaptive mode transitions and hierarchical power management in asymmetric clustered cores.",
            "Hybrid type legalization for a sparse SIMD instruction set.",
            "VLIW coprocessor for IEEE-754 quadruple-precision elementary functions.",
            "Idiom recognition framework using topological embedding.",
            "Preallocation instruction scheduling with register pressure minimization using a combinatorial optimization approach.",
            "An energy-efficient method of supporting flexible special instructions in an embedded processor with compact ISA.",
            "Improved bitwidth-aware variable packing.",
            "Scalable high-radix router microarchitecture using a network switch organization.",
            "Adaptive communication mechanism for accelerating MPI functions in NoC-based multicore processors.",
            "Orchestrating stream graphs using model checking.",
            "Using machine learning to partition streaming programs.",
            "Designing on-chip networks for throughput accelerators.",
            "Exploring single and multilevel JIT compilation policy for modern machines.",
            "A circuit-architecture co-optimization framework for exploring nonvolatile memory hierarchies.",
            "Optimizing GPU energy efficiency with 3D die-stacking graphics memory and reconfigurable memory interface.",
            "An efficient multicharacter transition string-matching engine based on the aho-corasick algorithm.",
            "The design and implementation of heterogeneous multicore systems for energy-efficient speculative thread execution.",
            "Virtually split cache: An efficient mechanism to distribute instructions and data.",
            "Using in-flight chains to build a scalable cache coherence protocol.",
            "Modeling the impact of permanent faults in caches.",
            "Automatic parallelization of fine-grained metafunctions on a chip multiprocessor.",
            "Dynamic microarchitectural adaptation using machine learning.",
            "E3CC: A memory error protection scheme with novel address mapping for subranked and low-power memories.",
            "Temporal-based multilevel correlating inclusive cache replacement.",
            "Hardware support for accurate per-task energy metering in multicore systems.",
            "Tile size selection revisited.",
            "Fast pattern-specific routing for fat tree networks.",
            "Selecting representative benchmark inputs for exploring microprocessor design spaces.",
            "Information flow tracking meets just-in-time compilation.",
            "Time- and space-efficient flow-sensitive points-to analysis.",
            "Boosting timestamp-based transactional memory by exploiting hardware cycle counters.",
            "ReSense: Mapping dynamic workloads of colocated multithreaded applications using resource sensitivity.",
            "Techniques to improve performance in requester-wins hardware transactional memory.",
            "Reducing DRAM row activations with eager read/write clustering.",
            "HPar: A practical parallel parser for HTML-taming HTML complexities for parallel parsing.",
            "Easy, fast, and energy-efficient object detection on heterogeneous on-chip architectures.",
            "ARI: Adaptive LLC-memory traffic management.",
            "Accelerating an application domain with specialized functional units.",
            "Revisiting memory management on virtualized environments.",
            "PCantorSim: Accelerating parallel architecture simulation through fractal-based sampling.",
            "Profile-guided transaction coalescing - lowering transactional overheads by merging transactions.",
            "WADE: Writeback-aware dynamic cache management for NVM-based main memory system.",
            "C1C: A configurable, compiler-guided STT-RAM L1 cache.",
            "Beyond reuse distance analysis: Dynamic analysis for characterization of data locality potential.",
            "Designing a practical data filter cache to improve both energy efficiency and performance.",
            "GPU code generation for ODE-based applications with phased shared-data access patterns.",
            "TornadoNoC: A lightweight and scalable on-chip network architecture for the many-core era.",
            "A system architecture, processor, and communication protocol for secure implants.",
            "Fast modulo scheduler utilizing patternized routes for coarse-grained reconfigurable architectures.",
            "JIT technology with C/C++: Feedback-directed dynamic recompilation for statically compiled languages.",
            "Automatic data allocation and buffer management for multi-GPU machines.",
            "Analysis of dependence tracking algorithms for task dataflow execution.",
            "Evaluator-executor transformation for efficient pipelining of loops with conditionals.",
            "A decoupled non-SSA global register allocation using bipartite liveness graphs.",
            "Reducing instruction fetch energy in multi-issue processors."
        ]
    },
    {
        "name": "TACO",
        "year": "2012",
        "info": "Volume 9: 2012",
        "count": 60,
        "papers": [
            "Leveraging Strength-Based Dynamic Information Flow Analysis to Enhance Data Value Prediction.",
            "When Prefetching Works, When It Doesn't, and Why.",
            "Dataflow Tomography: Information Flow Tracking For Understanding and Visualizing Full Systems.",
            "Improving System Energy Efficiency with Memory Rank Subsetting.",
            "Comparability Graph Coloring for Optimizing Utilization of Software-Managed Stream Register Files for Stream Processors.",
            "A Massively Parallel, Energy Efficient Programmable Accelerator for Learning and Classification.",
            "Probabilistic modeling for job symbiosis scheduling on SMT processors.",
            "Integer affine transformations of parametric \u2124-polytopes and applications to loop nest optimization.",
            "A unified optimizing compiler framework for different GPGPU architectures.",
            "Automatic code overlay generation and partially redundant code fetch elimination.",
            "TACOMA: Server and workload management in internet data centers considering cooling-computing power trade-off and energy proportionality.",
            "Benefits of selective packet discard in networks-on-chip.",
            "Dynamically dispatching speculative threads to improve sequential execution.",
            "Extendable pattern-oriented optimization directives.",
            "Runtime energy consumption estimation for server workloads based on chaotic time-series approximation.",
            "Combining recency of information with selective random and a victim cache in last-level caches.",
            "Dynamic QoS management for chip multiprocessors.",
            "Mixed speculative multithreaded execution models.",
            "Disjoint out-of-order execution processor.",
            "Static analysis of the worst-case memory performance for irregular codes with indirections.",
            "Deconstructing iterative optimization.",
            "Memory optimization of dynamic binary translators for embedded systems.",
            "A transpose-free in-place SIMD optimized FFT.",
            "Feedback-driven binary code diversification.",
            "A performance and energy comparison of convolution on GPUs, FPGAs, and multicore processors.",
            "Vectorization technology to improve interpreter performance.",
            "Fast asymmetric thread synchronization.",
            "PS-TLB: Leveraging page classification information for fast, scalable and efficient translation for future CMPs.",
            "Per-thread cycle accounting in multicore processors.",
            "Maxine: An approachable virtual machine for, and in, java.",
            "A script-based autotuning compiler system to generate high-performance CUDA code.",
            "Understanding fundamental design choices in single-ISA heterogeneous multicore architectures.",
            "The CRNS framework and its application to programmable and reconfigurable cryptography.",
            "A decoupled local memory allocator.",
            "Layout-oblivious compiler optimization for matrix computations.",
            "Compiler support for lightweight context switching.",
            "LIGERO: A light but efficient router conceived for cache-coherent chip multiprocessors.",
            "Exploiting reuse locality on inclusive shared last-level caches.",
            "Optimizing software runtime systems for speculative parallelization.",
            "Algorithmic species: A classification of affine loop nests for parallel programming.",
            "Optimal DPM and DVFS for frame-based real-time systems.",
            "An integrated pseudo-associativity and relaxed-order approach to hardware transactional memory.",
            "Profile-guided floating- to fixed-point conversion for hybrid FPGA-processor applications.",
            "Lock-contention-aware scheduler: A scalable and energy-efficient method for addressing scalability collapse on multicore systems.",
            "ADAPT: A framework for coscheduling multithreaded programs.",
            "Continuous learning of compiler heuristics.",
            "HC-CART: A parallel system implementation of data mining classification and regression tree (CART) algorithm on a multi-FPGA system.",
            "Dynamic code duplication with vulnerability awareness for soft error detection on VLIW architectures.",
            "API compilation for image hardware accelerators.",
            "Fair CPU time accounting in CMP+SMT processors.",
            "Significantly reducing MPI intercommunication latency and power overhead in both embedded and HPC systems.",
            "Improved loop tiling based on the removal of spurious false dependences.",
            "OpenStream: Expressiveness and data-flow compilation of OpenMP streaming programs.",
            "Polyhedral parallel code generation for CUDA.",
            "Delta-compressed caching for overcoming the write bandwidth limitation of hybrid main memory.",
            "Finding good optimization sequences covering program space.",
            "A dynamic self-scheduling scheme for heterogeneous multiprocessor architectures.",
            "SCIN-cache: Fast speculative versioning in multithreaded cores.",
            "PARTANS: An autotuning framework for stencil computation on multi-GPU systems.",
            "Stream arbitration: Towards efficient bandwidth utilization for emerging on-chip interconnects."
        ]
    },
    {
        "name": "TACO",
        "year": "2011",
        "info": "Volume 8: 2011/2012",
        "count": 55,
        "papers": [
            "Fine-grained DVFS using on-chip regulators.",
            "Exploring the effects of on-chip thermal variation on high-performance multicore architectures.",
            "Adaptive timekeeping replacement: Fine-grained capacity management for shared CMP caches.",
            "Deterministic finite automata characterization and optimization for scalable pattern matching.",
            "Parallelization libraries: Characterizing and reducing overheads.",
            "Hybrid checkpointing using emerging nonvolatile memories for future exascale systems.",
            "Efficient and effective misaligned data access handling in a dynamic binary translation system.",
            "DeFT: Design space exploration for on-the-fly detection of coherence misses.",
            "Evaluating indirect branch handling mechanisms in software dynamic translation systems.",
            "Hybrid analytical modeling of pending cache hits, data prefetching, and MSHRs.",
            "CATCH: A mechanism for dynamically detecting cache-content-duplication in instruction caches.",
            "Managing SMT resource usage through speculative instruction window weighting.",
            "Power gating strategies on GPUs.",
            "Dynamic access distance driven cache replacement.",
            "Evaluating placement policies for managing capacity sharing in CMP architectures with private caches.",
            "Maintaining performance on power gating of microprocessor functional units by using a predictive pre-wakeup strategy.",
            "DEFCAM: A design and evaluation framework for defect-tolerant cache memories.",
            "Introduction to the special issue on high-performance and embedded architectures and compilers.",
            "ABS: A low-cost adaptive controller for prefetching in a banked shared last-level cache.",
            "An architecture-independent instruction shuffler to protect against side-channel attacks.",
            "Approximate graph clustering for program characterization.",
            "Bahurupi: A polymorphic heterogeneous multi-core architecture.",
            "Compiler mitigations for time attacks on modern x86 processors.",
            "Compiler techniques to improve dynamic branch prediction for indirect jump and call instructions.",
            "DAPSCO: Distance-aware partially shared cache organization.",
            "On-the-fly structure splitting for heap objects.",
            "Efficient liveness computation using merge sets and DJ-graphs.",
            "Efficiently exploiting memory level parallelism on asymmetric coupled cores in the dark silicon era.",
            "Exploring the limits of GPGPU scheduling in control flow bound applications.",
            "FlexSig: Implementing flexible hardware signatures.",
            "Hardware transactional memory with software-defined conflicts.",
            "Improving performance of nested loops on reconfigurable array processors.",
            "Making wide-issue VLIW processors viable on FPGAs.",
            "On the evaluation of the impact of shared resources in multithreaded COTS processors in time-critical environments.",
            "Non-monopolizable caches: Low-complexity mitigation of cache side channel attacks.",
            "On the simulation of large-scale architectures using multiple application abstraction levels.",
            "Optimizing explicit data transfers for data parallel applications on the cell architecture.",
            "PLDS: Partitioning linked data structures for parallelism.",
            "Polyhedral parallelization of binary code.",
            "ReNIC: Architectural extension to SR-IOV I/O virtualization for efficient replication.",
            "Sabrewing: A lightweight architecture for combined floating-point and integer arithmetic.",
            "Seamlessly portable applications: Managing the diversity of modern heterogeneous systems.",
            "SYRANT: SYmmetric resource allocation on not-taken and taken paths.",
            "The gradient-based cache partitioning algorithm.",
            "The migration prefetcher: Anticipating data promotion in dynamic NUCA caches.",
            "Thread Tranquilizer: Dynamically reducing performance variation.",
            "TL-plane-based multi-core energy-efficient real-time scheduling algorithm for sporadic tasks.",
            "The accelerator store: A shared memory framework for accelerator-based systems.",
            "Toward high-throughput algorithms on many-core architectures.",
            "Using machine learning to improve automatic vectorization.",
            "Utilizing RF-I and intelligent scheduling for better throughput/watt in a mobile GPU memory system.",
            "VSim: Simulating multi-server setups at near native hardware speed.",
            "Writeback-aware partitioning and replacement for last-level caches in phase change main memory systems.",
            "A transactional memory with automatic performance tuning.",
            "sFtree: A fully connected and deadlock-free switch-to-switch routing algorithm for fat-trees."
        ]
    },
    {
        "name": "TACO",
        "year": "2010",
        "info": "Volume 7: 2010",
        "count": 21,
        "papers": [
            "A power-aware mapping approach to map IP cores onto NoCs under bandwidth and latency constraints.",
            "A hardware/software framework for instruction and data scratchpad memory allocation.",
            "Chameleon: Virtualizing idle acceleration cores of a heterogeneous multicore processor for caching and prefetching.",
            "An analysis of on-chip interconnection networks for large-scale chip multiprocessors.",
            "Performance-aware thermal management via task scheduling.",
            "Token tenure and PATCH: A predictive/adaptive token-counting hybrid.",
            "Automatic feedback-directed object fusing.",
            "Applied inference: Case studies in microarchitectural design.",
            "Thread-management techniques to maximize efficiency in multicore and simultaneous multithreaded microprocessors.",
            "A memory-efficient pipelined implementation of the aho-corasick string-matching algorithm.",
            "Exploiting the reuse supplied by loop-dependent stream references for stream processors.",
            "Eliminating voltage emergencies via software-guided code transformations.",
            "PiPA: Pipelined profiling and analysis on multicore systems.",
            "Quality of service shared cache management in chip multiprocessor architecture.",
            "Design exploration of hybrid caches with disparate memory technologies.",
            "Exploiting compression opportunities to improve SpMxV performance on shared memory systems.",
            "Impact of high-level transformations within the ROCCC framework.",
            "DisIRer: Converting a retargetable compiler into a multiplatform binary translator.",
            "Federation: Boosting per-thread performance of throughput-oriented manycore architectures.",
            "Collective optimization: A practical collaborative approach.",
            "Understanding the behavior and implications of context switch misses."
        ]
    },
    {
        "name": "TACO",
        "year": "2009",
        "info": "Volume 6: 2009",
        "count": 16,
        "papers": [
            "Practical exhaustive optimization phase order exploration and evaluation.",
            "A SIMD optimization framework for retargetable compilers.",
            "Memory-level parallelism aware fetch policies for simultaneous multithreading processors.",
            "Energy- and area-efficient architectures through application clustering and architectural heterogeneity.",
            "MemTracker: An accelerator for memory debugging and monitoring.",
            "Service level agreement for multithreaded processors.",
            "Dynamic warp formation: Efficient MIMD control flow on SIMD graphics hardware.",
            "Tolerating process variations in large, set-associative caches: The buddy cache.",
            "Compiler-directed scratchpad memory management via graph coloring.",
            "Checkpoint allocation and release.",
            "Tetris-XL: A performance-driven spill reduction technique for embedded VLIW processors.",
            "Exploring the limits of early register release: Exploiting compiler analysis.",
            "Energy-efficient register caching with compiler assistance.",
            "Towards update-conscious compilation for energy-efficient code dissemination in WSNs.",
            "The single-referent collector: Optimizing compaction for the common case.",
            "Design and optimization of the store vectors memory dependence predictor."
        ]
    },
    {
        "name": "TACO",
        "year": "2008",
        "info": "Volume 5: 2008/2009",
        "count": 19,
        "papers": [
            "Editorial.",
            "Formulating and implementing profiling over adaptive ranges.",
            "Compiler and hardware support for reducing the synchronization of speculative threads.",
            "Addressing thermal nonuniformity in SMT workloads.",
            "Versatility of extended subwords and the matrix register file.",
            "Efficient hardware code generation for FPGAs.",
            "Design of the Java HotSpot\u2122 client compiler for Java 6.",
            "Performance scalability of decoupled software pipelining.",
            "Thermal monitoring mechanisms for chip multiprocessors.",
            "Distilling the essence of proprietary workloads into miniature benchmarks.",
            "Reducing complexity of multiobjective design space exploration in VLIW-based embedded systems.",
            "Comparative evaluation of memory models for chip multiprocessors.",
            "Reducing register pressure in SMT processors through L2-miss-driven early register release.",
            "Exploiting selective placement for low-cost memory protection.",
            "Speculative return address stack management revisited.",
            "Making secure processors OS- and performance-friendly.",
            "Generalizing neural branch prediction.",
            "Abstracting access patterns of dynamic memory using regular expressions.",
            "Optimal trace scheduling using enumeration."
        ]
    },
    {
        "name": "TACO",
        "year": "2007",
        "info": "Volume 4: 2007",
        "count": 25,
        "papers": [
            "Introduction.",
            "Architecting a reliable CMP switch architecture.",
            "ALP: Efficient support for all levels of parallelism for complex media applications.",
            "Conserving network processor power consumption by exploiting traffic variability.",
            "Software-directed power-aware interconnection networks.",
            "Snug set-associative caches: Reducing leakage power of instruction and data caches with no performance penalties.",
            "Single-dimension software pipelining for multidimensional loops.",
            "Online diagnosis of hard faults in microprocessors.",
            "A study of thread migration in temperature-constrained multicores.",
            "Code reordering on limited branch offset.",
            "Inter-cluster communication in VLIW architectures.",
            "A compiler cost model for speculative parallelization.",
            "SSA-based mobile code: Implementation and empirical evaluation.",
            "Cross-component energy management: Joint adaptation of processor and memory.",
            "Fairness enforcement in switch on event multithreading.",
            "Precise automatable analytical modeling of the cache behavior of codes with indirections.",
            "Java object header elimination for reduced memory consumption in 64-bit virtual machines.",
            "VLIW instruction scheduling for minimal power variation.",
            "Unified control flow and data dependence traces.",
            "Efficient architectural design space exploration via predictive modeling.",
            "Virtual machine showdown: Stack versus registers.",
            "Exploiting virtual registers to reduce pressure on real registers.",
            "Object co-location and memory reuse for Java programs.",
            "Reducing cache misses through programmable decoders.",
            "Hiding the misprediction penalty of a resource-efficient high-performance processor."
        ]
    },
    {
        "name": "TACO",
        "year": "2006",
        "info": "Volume 3: 2006",
        "count": 19,
        "papers": [
            "Introduction.",
            "Bit-split string-matching engines for intrusion detection and prevention.",
            "Efficient remote profiling for resource-constrained devices.",
            "Recovery code generation for general speculative optimizations.",
            "Optimal register reassignment for register stack overflow minimization.",
            "A lifetime optimal algorithm for speculative PRE.",
            "Instruction packing: Toward fast and energy-efficient instruction scheduling.",
            "CAVA: Using checkpoint-assisted value prediction to hide L2 misses.",
            "Efficient address remapping in distributed shared-memory systems.",
            "An approach toward profit-driven optimization.",
            "Managing bounded code caches in dynamic binary optimization systems.",
            "A case for a complexity-effective, width-partitioned microarchitecture.",
            "Block-aware instruction set architecture.",
            "Minos: Architectural support for protecting control data.",
            "Analysis of cache-coherence bottlenecks with hybrid hardware/software techniques.",
            "Future execution: A prefetching mechanism that uses multiple cores to speed up single threads.",
            "Evaluating trace cache energy efficiency.",
            "Effective management of multiple configurable units using dynamic optimization.",
            "Implicit array bounds checking on 64-bit architectures."
        ]
    },
    {
        "name": "TACO",
        "year": "2005",
        "info": "Volume 2: 2005",
        "count": 17,
        "papers": [
            "Introduction.",
            "Efficient and flexible architectural support for dynamic monitoring.",
            "A way-halting cache for low-energy high-performance systems.",
            "IATAC: a smart predictor to turn-off L2 cache lines.",
            "Accelerated warmup for sampled microarchitecture simulation.",
            "Adapting branch-target buffer to improve the target predictability of java code.",
            "The design, implementation, and evaluation of adaptive code unloading for resource-constrained devices.",
            "Fast and efficient searches for effective optimization-phase sequences.",
            "Dynamic memory interval test vs. interprocedural pointer analysis in multimedia applications.",
            "Exploring the limits of leakage power reduction in caches.",
            "Tradeoffs in buffering speculative memory state for thread-level speculation in multiprocessors.",
            "Merging path and gshare indexing in perceptron branch prediction.",
            "Whole execution traces and their applications.",
            "Improving WCET by applying a WC code-positioning optimization.",
            "Software-controlled fault tolerance.",
            "Power-performance considerations of parallel computing on chip multiprocessors.",
            "Spectral prefetcher: An effective mechanism for L2 cache prefetching."
        ]
    },
    {
        "name": "TACO",
        "year": "2004",
        "info": "Volume 1: 2004",
        "count": 17,
        "papers": [
            "Introduction.",
            "Reducing instruction cache energy consumption using a compiler-based strategy.",
            "Datapath and control for quantum wires.",
            "TRIPS: A polymorphous architecture for exploiting ILP, TLP, and DLP.",
            "Temperature-aware microarchitecture: Modeling and implementation.",
            "Removing communications in clustered microarchitectures through instruction replication.",
            "A low-power in-order/out-of-order issue queue.",
            "Implementing branch-predictor decay using quasi-static memory cells.",
            "A low-complexity fetch architecture for high-performance superscalar processors.",
            "A compiler framework for speculative optimizations.",
            "Interaction cost and shotgun profiling.",
            "Profile-based adaptation for cache decay.",
            "Intraprogram dynamic voltage scaling: Bounding opportunities with analytic modeling.",
            "The optimum pipeline depth considering both power and performance.",
            "Toward kilo-instruction processors.",
            "An analysis of a resource efficient checkpoint architecture.",
            "Tolerating memory latency through push prefetching for pointer-intensive applications."
        ]
    }
]