[*]
[*] GTKWave Analyzer v3.3.103 (w)1999-2019 BSI
[*] Tue Dec  7 05:43:56 2021
[*]
[dumpfile] "/home/denso/Proyects/architecture-project/vcd/dump.vcd"
[dumpfile_mtime] "Tue Dec  7 05:43:49 2021"
[dumpfile_size] 52631
[savefile] "/home/denso/Proyects/architecture-project/vcd/wave.vcd"
[timestart] 0
[size] 1000 600
[pos] -1 -1
*0.000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] test_bench.
[sst_width] 212
[signals_width] 198
[sst_expanded] 1
[sst_vpaned_height] 149
@23
test_bench.duv.b0.outInsMem[31:0]
test_bench.duv.outInsMem[31:0]
test_bench.duv.A0[31:0]
test_bench.duv.A1[31:0]
test_bench.duv.A3[31:0]
@29
test_bench.duv.ALUOp[2:0]
@23
test_bench.duv.B0[31:0]
test_bench.duv.B1[31:0]
test_bench.duv.B3[31:0]
test_bench.duv.C1[31:0]
test_bench.duv.C2[31:0]
test_bench.duv.C3[4:0]
test_bench.duv.D1[31:0]
test_bench.duv.D2[31:0]
test_bench.duv.E1[4:0]
test_bench.duv.E2[4:0]
test_bench.duv.F1[4:0]
test_bench.duv.J0[31:0]
test_bench.duv.J1[31:0]
test_bench.duv.J2[31:0]
test_bench.duv.RD1[31:0]
test_bench.duv.RD2[31:0]
@29
test_bench.duv.a_control.ALUOP[2:0]
@23
test_bench.duv.a_control.FUNCTION[5:0]
@29
test_bench.duv.a_control.OP[2:0]
@23
test_bench.duv.adder_ins.A[31:0]
test_bench.duv.adder_ins.B[31:0]
test_bench.duv.adder_ins.R[31:0]
@29
test_bench.duv.alu_c[2:0]
@23
test_bench.duv.alu_out[31:0]
@29
test_bench.duv.b0.clk
@23
test_bench.duv.b0.inAdd[31:0]
test_bench.duv.b0.inInsMem[31:0]
test_bench.duv.b0.inJump[31:0]
test_bench.duv.b0.outAdd[31:0]
test_bench.duv.b0.outInsMem[31:0]
test_bench.duv.b0.outJump[31:0]
@29
test_bench.duv.b1.clk
@23
test_bench.duv.b1.inAdder[31:0]
test_bench.duv.b1.inInsA[4:0]
test_bench.duv.b1.inInsB[4:0]
test_bench.duv.b1.inJump[31:0]
test_bench.duv.b1.inRD1[31:0]
test_bench.duv.b1.inRD2[31:0]
test_bench.duv.b1.inSignExt[31:0]
test_bench.duv.b1.outAdder[31:0]
test_bench.duv.b1.outInsA[4:0]
test_bench.duv.b1.outInsB[4:0]
test_bench.duv.b1.outJump[31:0]
test_bench.duv.b1.outRD1[31:0]
test_bench.duv.b1.outRD2[31:0]
test_bench.duv.b1.outSignExt[31:0]
test_bench.duv.b2.inAdder[31:0]
test_bench.duv.b2.inJump[31:0]
test_bench.duv.b2.inMux5b[4:0]
test_bench.duv.b2.inOutAlu[31:0]
test_bench.duv.b2.inRD2[31:0]
test_bench.duv.b2.outAdder[31:0]
test_bench.duv.b2.outJump[31:0]
test_bench.duv.b2.outMux5b[4:0]
test_bench.duv.b2.outOutAlu[31:0]
test_bench.duv.b2.outRD2[31:0]
@29
test_bench.duv.b3.clk
@23
test_bench.duv.b3.inMux5b[4:0]
test_bench.duv.b3.inOutAlu[31:0]
test_bench.duv.b3.inReadData[31:0]
test_bench.duv.b3.outMux5b[4:0]
test_bench.duv.b3.outOutAlu[31:0]
test_bench.duv.b3.outReadData[31:0]
@29
test_bench.duv.b_ex1.clk
@23
test_bench.duv.b_ex1.in[4:0]
test_bench.duv.b_ex1.out[4:0]
@29
test_bench.duv.b_m1.clk
@23
test_bench.duv.b_m1.in[3:0]
test_bench.duv.b_m1.out[3:0]
test_bench.duv.b_m2.in[3:0]
test_bench.duv.b_m2.out[3:0]
@29
test_bench.duv.b_wb1.clk
test_bench.duv.b_wb1.in[1:0]
test_bench.duv.b_wb1.out[1:0]
test_bench.duv.b_wb2.in[1:0]
test_bench.duv.b_wb2.out[1:0]
test_bench.duv.b_wb3.clk
test_bench.duv.b_wb3.in[1:0]
test_bench.duv.b_wb3.out[1:0]
@23
test_bench.duv.bank.AR1[4:0]
test_bench.duv.bank.AR2[4:0]
test_bench.duv.bank.AW[4:0]
test_bench.duv.bank.DIN[31:0]
test_bench.duv.bank.DR1[31:0]
test_bench.duv.bank.DR2[31:0]
test_bench.duv.bank.\memory[0][31:0]
test_bench.duv.bank.\memory[1][31:0]
test_bench.duv.bank.\memory[2][31:0]
test_bench.duv.bank.\memory[3][31:0]
test_bench.duv.bank.\memory[4][31:0]
test_bench.duv.bank.\memory[5][31:0]
test_bench.duv.bank.\memory[6][31:0]
test_bench.duv.bank.\memory[7][31:0]
test_bench.duv.bank.\memory[8][31:0]
test_bench.duv.bank.\memory[9][31:0]
test_bench.duv.bank.\memory[10][31:0]
test_bench.duv.bank.\memory[11][31:0]
test_bench.duv.bank.\memory[12][31:0]
test_bench.duv.bank.\memory[13][31:0]
test_bench.duv.bank.\memory[14][31:0]
test_bench.duv.bank.\memory[15][31:0]
test_bench.duv.bank.\memory[16][31:0]
test_bench.duv.bank.\memory[17][31:0]
test_bench.duv.bank.\memory[18][31:0]
test_bench.duv.bank.\memory[19][31:0]
test_bench.duv.bank.\memory[20][31:0]
test_bench.duv.bank.\memory[21][31:0]
test_bench.duv.bank.\memory[22][31:0]
test_bench.duv.bank.\memory[23][31:0]
test_bench.duv.bank.\memory[24][31:0]
test_bench.duv.bank.\memory[25][31:0]
test_bench.duv.bank.\memory[26][31:0]
test_bench.duv.bank.\memory[27][31:0]
test_bench.duv.bank.\memory[28][31:0]
test_bench.duv.bank.\memory[29][31:0]
test_bench.duv.bank.\memory[30][31:0]
test_bench.duv.bank.\memory[31][31:0]
test_bench.duv.ext[31:0]
test_bench.duv.extensor.IN[15:0]
test_bench.duv.extensor.OUT[31:0]
test_bench.duv.final_WriteData[31:0]
test_bench.duv.inMuxA[31:0]
test_bench.duv.inMuxB[31:0]
test_bench.duv.instructions.ADDR[31:0]
test_bench.duv.instructions.INS[31:0]
test_bench.duv.mem_out[31:0]
test_bench.duv.memory.ADDR[31:0]
test_bench.duv.memory.DIN[31:0]
test_bench.duv.memory.R[31:0]
test_bench.duv.mux0.A[31:0]
test_bench.duv.mux0.B[31:0]
test_bench.duv.mux0.R[31:0]
@29
test_bench.duv.mux0.SEL
@23
test_bench.duv.muxJump.A[31:0]
test_bench.duv.muxJump.B[31:0]
test_bench.duv.muxJump.R[31:0]
test_bench.duv.mux_alu[31:0]
test_bench.duv.outB_EX1[4:0]
test_bench.duv.outB_M1[3:0]
test_bench.duv.outB_M2[3:0]
@29
test_bench.duv.outB_WB1[1:0]
test_bench.duv.outB_WB2[1:0]
test_bench.duv.outB_WB3[1:0]
@23
test_bench.duv.outInsMem[31:0]
test_bench.duv.outMux0[31:0]
test_bench.duv.outMuxJump[31:0]
test_bench.duv.outPC[31:0]
test_bench.duv.out_adder2[31:0]
test_bench.duv.out_mux_wb[4:0]
test_bench.duv.out_shift[31:0]
test_bench.duv.out_shift_jump[27:0]
test_bench.duv.pcontrol.INS[31:0]
test_bench.duv.pcontrol.INS_OUT[31:0]
test_bench.duv.post_memory.A[31:0]
test_bench.duv.post_memory.B[31:0]
test_bench.duv.post_memory.R[31:0]
test_bench.duv.post_shift.A[31:0]
test_bench.duv.post_shift.B[31:0]
test_bench.duv.post_shift.R[31:0]
test_bench.duv.pre_alu.A[31:0]
test_bench.duv.pre_alu.B[31:0]
test_bench.duv.pre_alu.R[31:0]
test_bench.duv.s_left.IN[31:0]
test_bench.duv.s_left.OUT[31:0]
test_bench.duv.slJump.in[25:0]
test_bench.duv.slJump.out[27:0]
@29
test_bench.duv.super.ALUOp[2:0]
@23
test_bench.duv.super.OPCODE[5:0]
test_bench.duv.super_alu.A[31:0]
test_bench.duv.super_alu.B[31:0]
test_bench.duv.super_alu.R[31:0]
@29
test_bench.duv.super_alu.SEL[2:0]
@23
test_bench.duv.write_back.A[4:0]
test_bench.duv.write_back.B[4:0]
test_bench.duv.write_back.R[4:0]
@29
test_bench.duv.ALUOp[2:0]
test_bench.duv.B2
@23
test_bench.duv.C2[31:0]
test_bench.duv.D2[31:0]
test_bench.duv.E2[4:0]
test_bench.duv.J2[31:0]
test_bench.duv.RD2[31:0]
@29
test_bench.duv.a_control.ALUOP[2:0]
test_bench.duv.a_control.OP[2:0]
test_bench.duv.alu_c[2:0]
@23
test_bench.duv.b1.inRD2[31:0]
test_bench.duv.b1.outRD2[31:0]
@29
test_bench.duv.b2.clk
@23
test_bench.duv.b2.inAdder[31:0]
test_bench.duv.b2.inJump[31:0]
test_bench.duv.b2.inMux5b[4:0]
test_bench.duv.b2.inOutAlu[31:0]
test_bench.duv.b2.inRD2[31:0]
@29
test_bench.duv.b2.inZf
@23
test_bench.duv.b2.outAdder[31:0]
test_bench.duv.b2.outJump[31:0]
test_bench.duv.b2.outMux5b[4:0]
test_bench.duv.b2.outOutAlu[31:0]
test_bench.duv.b2.outRD2[31:0]
@29
test_bench.duv.b2.outZf
test_bench.duv.b_m2.clk
@23
test_bench.duv.b_m2.in[3:0]
test_bench.duv.b_m2.out[3:0]
@29
test_bench.duv.b_wb2.clk
test_bench.duv.b_wb2.in[1:0]
test_bench.duv.b_wb2.out[1:0]
@23
test_bench.duv.bank.AR2[4:0]
test_bench.duv.bank.DR2[31:0]
test_bench.duv.bank.\memory[2][31:0]
test_bench.duv.bank.\memory[12][31:0]
test_bench.duv.bank.\memory[20][31:0]
test_bench.duv.bank.\memory[21][31:0]
test_bench.duv.bank.\memory[22][31:0]
test_bench.duv.bank.\memory[23][31:0]
test_bench.duv.bank.\memory[24][31:0]
test_bench.duv.bank.\memory[25][31:0]
test_bench.duv.bank.\memory[26][31:0]
test_bench.duv.bank.\memory[27][31:0]
test_bench.duv.bank.\memory[28][31:0]
test_bench.duv.bank.\memory[29][31:0]
test_bench.duv.outB_M2[3:0]
@29
test_bench.duv.outB_WB2[1:0]
@23
test_bench.duv.out_adder2[31:0]
test_bench.duv.out_shift_jump[27:0]
test_bench.duv.slJump.in[25:0]
test_bench.duv.slJump.out[27:0]
@29
test_bench.duv.super.ALUOp[2:0]
test_bench.duv.super_alu.SEL[2:0]
@23
test_bench.duv.adder_ins.A[31:0]
test_bench.duv.adder_ins.B[31:0]
test_bench.duv.adder_ins.R[31:0]
test_bench.duv.b0.inAdd[31:0]
test_bench.duv.b0.inInsMem[31:0]
test_bench.duv.b0.inJump[31:0]
test_bench.duv.b0.outInsMem[31:0]
test_bench.duv.b1.inAdder[31:0]
test_bench.duv.b1.inInsA[4:0]
test_bench.duv.b1.inInsB[4:0]
test_bench.duv.b1.inJump[31:0]
test_bench.duv.b1.inRD1[31:0]
test_bench.duv.b1.inRD2[31:0]
test_bench.duv.b1.inSignExt[31:0]
test_bench.duv.b1.outInsA[4:0]
test_bench.duv.b1.outInsB[4:0]
test_bench.duv.b2.inAdder[31:0]
test_bench.duv.b2.inJump[31:0]
test_bench.duv.b2.inMux5b[4:0]
test_bench.duv.b2.inOutAlu[31:0]
test_bench.duv.b2.inRD2[31:0]
@29
test_bench.duv.b2.inZf
@23
test_bench.duv.b3.inMux5b[4:0]
test_bench.duv.b3.inOutAlu[31:0]
test_bench.duv.b3.inReadData[31:0]
test_bench.duv.b_ex1.in[4:0]
test_bench.duv.b_m1.in[3:0]
test_bench.duv.b_m2.in[3:0]
@29
test_bench.duv.b_wb1.in[1:0]
test_bench.duv.b_wb2.in[1:0]
test_bench.duv.b_wb3.in[1:0]
@23
test_bench.duv.bank.DIN[31:0]
test_bench.duv.extensor.IN[15:0]
test_bench.duv.final_WriteData[31:0]
test_bench.duv.inMuxA[31:0]
test_bench.duv.inMuxB[31:0]
test_bench.duv.instructions.ADDR[31:0]
test_bench.duv.instructions.INS[31:0]
test_bench.duv.memory.DIN[31:0]
test_bench.duv.outInsMem[31:0]
test_bench.duv.pcontrol.INS[31:0]
test_bench.duv.pcontrol.INS_OUT[31:0]
test_bench.duv.s_left.IN[31:0]
test_bench.duv.slJump.in[25:0]
test_bench.duv.A0[31:0]
test_bench.duv.A1[31:0]
test_bench.duv.A3[31:0]
@29
test_bench.duv.ALUOp[2:0]
@23
test_bench.duv.B0[31:0]
test_bench.duv.B1[31:0]
test_bench.duv.B3[31:0]
test_bench.duv.C1[31:0]
test_bench.duv.C2[31:0]
test_bench.duv.C3[4:0]
test_bench.duv.D1[31:0]
test_bench.duv.D2[31:0]
test_bench.duv.E1[4:0]
test_bench.duv.E2[4:0]
test_bench.duv.F1[4:0]
test_bench.duv.J0[31:0]
test_bench.duv.J1[31:0]
test_bench.duv.J2[31:0]
test_bench.duv.RD1[31:0]
test_bench.duv.RD2[31:0]
@29
test_bench.duv.a_control.ALUOP[2:0]
@23
test_bench.duv.a_control.FUNCTION[5:0]
@29
test_bench.duv.a_control.OP[2:0]
@23
test_bench.duv.adder_ins.A[31:0]
test_bench.duv.adder_ins.B[31:0]
test_bench.duv.adder_ins.R[31:0]
@29
test_bench.duv.alu_c[2:0]
@23
test_bench.duv.alu_out[31:0]
@29
test_bench.duv.b0.clk
@23
test_bench.duv.b0.inAdd[31:0]
test_bench.duv.b0.inInsMem[31:0]
test_bench.duv.b0.inJump[31:0]
test_bench.duv.b0.outAdd[31:0]
test_bench.duv.b0.outInsMem[31:0]
test_bench.duv.b0.outJump[31:0]
@29
test_bench.duv.b1.clk
@23
test_bench.duv.b1.inAdder[31:0]
test_bench.duv.b1.inInsA[4:0]
test_bench.duv.b1.inInsB[4:0]
test_bench.duv.b1.inJump[31:0]
test_bench.duv.b1.inRD1[31:0]
test_bench.duv.b1.inRD2[31:0]
test_bench.duv.b1.inSignExt[31:0]
test_bench.duv.b1.outAdder[31:0]
test_bench.duv.b1.outInsA[4:0]
test_bench.duv.b1.outInsB[4:0]
test_bench.duv.b1.outJump[31:0]
test_bench.duv.b1.outRD1[31:0]
test_bench.duv.b1.outRD2[31:0]
test_bench.duv.b1.outSignExt[31:0]
test_bench.duv.b2.inAdder[31:0]
test_bench.duv.b2.inJump[31:0]
test_bench.duv.b2.inMux5b[4:0]
test_bench.duv.b2.inOutAlu[31:0]
test_bench.duv.b2.inRD2[31:0]
test_bench.duv.b2.outAdder[31:0]
test_bench.duv.b2.outJump[31:0]
test_bench.duv.b2.outMux5b[4:0]
test_bench.duv.b2.outOutAlu[31:0]
test_bench.duv.b2.outRD2[31:0]
test_bench.duv.b3.inMux5b[4:0]
test_bench.duv.b3.inOutAlu[31:0]
test_bench.duv.b3.inReadData[31:0]
test_bench.duv.b3.outMux5b[4:0]
test_bench.duv.b3.outOutAlu[31:0]
test_bench.duv.b3.outReadData[31:0]
@29
test_bench.duv.b_ex1.clk
@23
test_bench.duv.b_ex1.in[4:0]
test_bench.duv.b_ex1.out[4:0]
@29
test_bench.duv.b_m1.clk
@23
test_bench.duv.b_m1.in[3:0]
test_bench.duv.b_m1.out[3:0]
test_bench.duv.b_m2.in[3:0]
test_bench.duv.b_m2.out[3:0]
@29
test_bench.duv.b_wb1.clk
test_bench.duv.b_wb1.in[1:0]
test_bench.duv.b_wb1.out[1:0]
test_bench.duv.b_wb2.in[1:0]
test_bench.duv.b_wb2.out[1:0]
test_bench.duv.b_wb3.in[1:0]
test_bench.duv.b_wb3.out[1:0]
@23
test_bench.duv.bank.AR1[4:0]
test_bench.duv.bank.AR2[4:0]
test_bench.duv.bank.AW[4:0]
test_bench.duv.bank.DIN[31:0]
test_bench.duv.bank.DR1[31:0]
test_bench.duv.bank.DR2[31:0]
test_bench.duv.bank.\memory[0][31:0]
test_bench.duv.bank.\memory[1][31:0]
test_bench.duv.bank.\memory[2][31:0]
test_bench.duv.bank.\memory[3][31:0]
test_bench.duv.bank.\memory[4][31:0]
test_bench.duv.bank.\memory[5][31:0]
test_bench.duv.bank.\memory[6][31:0]
test_bench.duv.bank.\memory[7][31:0]
test_bench.duv.bank.\memory[8][31:0]
test_bench.duv.bank.\memory[9][31:0]
test_bench.duv.bank.\memory[10][31:0]
test_bench.duv.bank.\memory[11][31:0]
test_bench.duv.bank.\memory[12][31:0]
test_bench.duv.bank.\memory[13][31:0]
test_bench.duv.bank.\memory[14][31:0]
test_bench.duv.bank.\memory[15][31:0]
test_bench.duv.bank.\memory[16][31:0]
test_bench.duv.bank.\memory[17][31:0]
test_bench.duv.bank.\memory[18][31:0]
test_bench.duv.bank.\memory[19][31:0]
test_bench.duv.bank.\memory[20][31:0]
test_bench.duv.bank.\memory[21][31:0]
test_bench.duv.bank.\memory[22][31:0]
test_bench.duv.bank.\memory[23][31:0]
test_bench.duv.bank.\memory[24][31:0]
test_bench.duv.bank.\memory[25][31:0]
test_bench.duv.bank.\memory[26][31:0]
test_bench.duv.bank.\memory[27][31:0]
test_bench.duv.bank.\memory[28][31:0]
test_bench.duv.bank.\memory[29][31:0]
test_bench.duv.bank.\memory[30][31:0]
test_bench.duv.bank.\memory[31][31:0]
test_bench.duv.ext[31:0]
test_bench.duv.extensor.IN[15:0]
test_bench.duv.extensor.OUT[31:0]
test_bench.duv.final_WriteData[31:0]
test_bench.duv.inMuxA[31:0]
test_bench.duv.inMuxB[31:0]
test_bench.duv.instructions.ADDR[31:0]
test_bench.duv.instructions.INS[31:0]
test_bench.duv.mem_out[31:0]
test_bench.duv.memory.ADDR[31:0]
test_bench.duv.memory.DIN[31:0]
test_bench.duv.memory.R[31:0]
test_bench.duv.mux0.A[31:0]
test_bench.duv.mux0.B[31:0]
test_bench.duv.mux0.R[31:0]
@29
test_bench.duv.mux0.SEL
@23
test_bench.duv.muxJump.A[31:0]
test_bench.duv.muxJump.B[31:0]
test_bench.duv.muxJump.R[31:0]
test_bench.duv.mux_alu[31:0]
test_bench.duv.outB_EX1[4:0]
test_bench.duv.outB_M1[3:0]
test_bench.duv.outB_M2[3:0]
@29
test_bench.duv.outB_WB1[1:0]
test_bench.duv.outB_WB2[1:0]
test_bench.duv.outB_WB3[1:0]
@23
test_bench.duv.outInsMem[31:0]
test_bench.duv.outMux0[31:0]
test_bench.duv.outMuxJump[31:0]
test_bench.duv.outPC[31:0]
test_bench.duv.out_adder2[31:0]
test_bench.duv.out_mux_wb[4:0]
test_bench.duv.out_shift[31:0]
test_bench.duv.out_shift_jump[27:0]
test_bench.duv.pcontrol.INS[31:0]
test_bench.duv.pcontrol.INS_OUT[31:0]
test_bench.duv.post_memory.A[31:0]
test_bench.duv.post_memory.B[31:0]
test_bench.duv.post_memory.R[31:0]
test_bench.duv.post_shift.A[31:0]
test_bench.duv.post_shift.B[31:0]
test_bench.duv.post_shift.R[31:0]
test_bench.duv.pre_alu.A[31:0]
test_bench.duv.pre_alu.B[31:0]
test_bench.duv.pre_alu.R[31:0]
test_bench.duv.s_left.IN[31:0]
test_bench.duv.s_left.OUT[31:0]
test_bench.duv.slJump.in[25:0]
test_bench.duv.slJump.out[27:0]
@29
test_bench.duv.super.ALUOp[2:0]
@23
test_bench.duv.super.OPCODE[5:0]
test_bench.duv.super_alu.A[31:0]
test_bench.duv.super_alu.B[31:0]
test_bench.duv.super_alu.R[31:0]
@29
test_bench.duv.super_alu.SEL[2:0]
@23
test_bench.duv.write_back.A[4:0]
test_bench.duv.write_back.B[4:0]
test_bench.duv.write_back.R[4:0]
test_bench.duv.B0[31:0]
@29
test_bench.duv.b0.clk
@23
test_bench.duv.b0.inAdd[31:0]
test_bench.duv.b0.inInsMem[31:0]
test_bench.duv.b0.inJump[31:0]
test_bench.duv.b0.outAdd[31:0]
test_bench.duv.b0.outInsMem[31:0]
test_bench.duv.b0.outJump[31:0]
test_bench.duv.B0[31:0]
@29
test_bench.duv.b0.clk
@23
test_bench.duv.b0.inAdd[31:0]
test_bench.duv.b0.inInsMem[31:0]
test_bench.duv.b0.inJump[31:0]
test_bench.duv.b0.outAdd[31:0]
test_bench.duv.b0.outInsMem[31:0]
test_bench.duv.b0.outJump[31:0]
test_bench.duv.B0[31:0]
@29
test_bench.duv.b0.clk
@23
test_bench.duv.b0.inAdd[31:0]
test_bench.duv.b0.inInsMem[31:0]
test_bench.duv.b0.inJump[31:0]
test_bench.duv.b0.outAdd[31:0]
test_bench.duv.b0.outInsMem[31:0]
test_bench.duv.b0.outJump[31:0]
test_bench.duv.B0[31:0]
@29
test_bench.duv.b0.clk
@23
test_bench.duv.b0.inAdd[31:0]
test_bench.duv.b0.inInsMem[31:0]
test_bench.duv.b0.inJump[31:0]
test_bench.duv.b0.outAdd[31:0]
test_bench.duv.b0.outInsMem[31:0]
test_bench.duv.b0.outJump[31:0]
test_bench.duv.B0[31:0]
@29
test_bench.duv.b0.clk
@23
test_bench.duv.b0.inAdd[31:0]
test_bench.duv.b0.inInsMem[31:0]
test_bench.duv.b0.inJump[31:0]
test_bench.duv.b0.outAdd[31:0]
test_bench.duv.b0.outInsMem[31:0]
test_bench.duv.b0.outJump[31:0]
test_bench.duv.B0[31:0]
@29
test_bench.duv.b0.clk
@23
test_bench.duv.b0.inAdd[31:0]
test_bench.duv.b0.inInsMem[31:0]
test_bench.duv.b0.inJump[31:0]
test_bench.duv.b0.outAdd[31:0]
test_bench.duv.b0.outInsMem[31:0]
test_bench.duv.b0.outJump[31:0]
test_bench.duv.B0[31:0]
@29
test_bench.duv.b0.clk
@23
test_bench.duv.b0.inAdd[31:0]
test_bench.duv.b0.inInsMem[31:0]
test_bench.duv.b0.inJump[31:0]
test_bench.duv.b0.outAdd[31:0]
test_bench.duv.b0.outInsMem[31:0]
test_bench.duv.b0.outJump[31:0]
test_bench.duv.B0[31:0]
@29
test_bench.duv.b0.clk
@23
test_bench.duv.b0.inAdd[31:0]
test_bench.duv.b0.inInsMem[31:0]
test_bench.duv.b0.inJump[31:0]
test_bench.duv.b0.outAdd[31:0]
test_bench.duv.b0.outInsMem[31:0]
test_bench.duv.b0.outJump[31:0]
test_bench.duv.B0[31:0]
@29
test_bench.duv.b0.clk
@23
test_bench.duv.b0.inAdd[31:0]
test_bench.duv.b0.inInsMem[31:0]
test_bench.duv.b0.inJump[31:0]
test_bench.duv.b0.outAdd[31:0]
test_bench.duv.b0.outInsMem[31:0]
test_bench.duv.b0.outJump[31:0]
test_bench.duv.B0[31:0]
@29
test_bench.duv.b0.clk
@23
test_bench.duv.b0.inAdd[31:0]
test_bench.duv.b0.inInsMem[31:0]
test_bench.duv.b0.inJump[31:0]
test_bench.duv.b0.outAdd[31:0]
test_bench.duv.b0.outInsMem[31:0]
test_bench.duv.b0.outJump[31:0]
test_bench.duv.B0[31:0]
@29
test_bench.duv.b0.clk
@23
test_bench.duv.b0.inAdd[31:0]
test_bench.duv.b0.inInsMem[31:0]
test_bench.duv.b0.inJump[31:0]
test_bench.duv.b0.outAdd[31:0]
test_bench.duv.b0.outInsMem[31:0]
test_bench.duv.b0.outJump[31:0]
test_bench.duv.B0[31:0]
@29
test_bench.duv.b0.clk
@23
test_bench.duv.b0.inAdd[31:0]
test_bench.duv.b0.inInsMem[31:0]
test_bench.duv.b0.inJump[31:0]
test_bench.duv.b0.outAdd[31:0]
test_bench.duv.b0.outInsMem[31:0]
test_bench.duv.b0.outJump[31:0]
test_bench.duv.B0[31:0]
@29
test_bench.duv.b0.clk
@23
test_bench.duv.b0.inAdd[31:0]
test_bench.duv.b0.inInsMem[31:0]
test_bench.duv.b0.inJump[31:0]
test_bench.duv.b0.outAdd[31:0]
test_bench.duv.b0.outInsMem[31:0]
test_bench.duv.b0.outJump[31:0]
test_bench.duv.B0[31:0]
@29
test_bench.duv.b0.clk
@23
test_bench.duv.b0.inAdd[31:0]
test_bench.duv.b0.inInsMem[31:0]
test_bench.duv.b0.inJump[31:0]
test_bench.duv.b0.outAdd[31:0]
test_bench.duv.b0.outInsMem[31:0]
test_bench.duv.b0.outJump[31:0]
test_bench.duv.B0[31:0]
@29
test_bench.duv.b0.clk
@23
test_bench.duv.b0.inAdd[31:0]
test_bench.duv.b0.inInsMem[31:0]
test_bench.duv.b0.inJump[31:0]
test_bench.duv.b0.outAdd[31:0]
test_bench.duv.b0.outInsMem[31:0]
test_bench.duv.b0.outJump[31:0]
[pattern_trace] 1
[pattern_trace] 0
