#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Jan  7 12:52:53 2020
# Process ID: 3284
# Current directory: C:/Users/adam/Documents/Quantaser_RP_FPGA/GRC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1108 C:\Users\adam\Documents\Quantaser_RP_FPGA\GRC\project_tt.xpr
# Log file: C:/Users/adam/Documents/Quantaser_RP_FPGA/GRC/vivado.log
# Journal file: C:/Users/adam/Documents/Quantaser_RP_FPGA/GRC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/adam/Documents/Quantaser_RP_FPGA/GRC/project_tt.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/adam/Desktop/FPGA_Projects/GRC' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'brd'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Documents/Quantaser_RP_FPGA/GRC/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libps7.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Documents/Quantaser_RP_FPGA/GRC/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libps7.dll'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Documents/Quantaser_RP_FPGA/GRC/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libremoteport.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Documents/Quantaser_RP_FPGA/GRC/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libremoteport.dll'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 846.438 ; gain = 150.102
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jan  7 13:11:03 2020] Launched synth_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/GRC/project_tt.runs/synth_1/runme.log
[Tue Jan  7 13:11:03 2020] Launched impl_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/GRC/project_tt.runs/impl_1/runme.log
close_project
open_project C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'brd'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libps7.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libps7.dll'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libremoteport.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libremoteport.dll'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 896.527 ; gain = 2.934
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jan  9 11:00:26 2020] Launched synth_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.runs/synth_1/runme.log
[Thu Jan  9 11:00:26 2020] Launched impl_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.runs/impl_1/runme.log
close_project
open_project C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'brd'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libps7.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libps7.dll'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libremoteport.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libremoteport.dll'. Please regenerate to continue.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jan  9 11:27:10 2020] Launched synth_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/synth_1/runme.log
[Thu Jan  9 11:27:10 2020] Launched impl_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/impl_1/runme.log
set_property -dict [list CONFIG.A_Width {32} CONFIG.B_Width {32} CONFIG.Out_Width {32} CONFIG.Latency {1} CONFIG.B_Value {00000000000000000000000000000000}] [get_ips subtractor2]
generate_target all [get_files  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/ip/subtractor2/subtractor2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'subtractor2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'subtractor2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'subtractor2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'subtractor2'...
export_ip_user_files -of_objects [get_files C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/ip/subtractor2/subtractor2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/ip/subtractor2/subtractor2.xci] -directory C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.ip_user_files -ipstatic_source_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/questa} {riviera=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.A_Width {32} CONFIG.B_Width {32} CONFIG.Out_Width {32} CONFIG.Latency {1} CONFIG.B_Value {00000000000000000000000000000000}] [get_ips adder]
generate_target all [get_files  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/ip/adder/adder.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'adder'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'adder'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'adder'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'adder'...
export_ip_user_files -of_objects [get_files C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/ip/adder/adder.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/ip/adder/adder.xci] -directory C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.ip_user_files -ipstatic_source_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/questa} {riviera=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.A_Width {32} CONFIG.B_Width {32} CONFIG.Out_Width {32} CONFIG.Latency {1} CONFIG.B_Value {00000000000000000000000000000000}] [get_ips adder2]
generate_target all [get_files  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/ip/adder2/adder2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'adder2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'adder2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'adder2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'adder2'...
export_ip_user_files -of_objects [get_files C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/ip/adder2/adder2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/ip/adder2/adder2.xci] -directory C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.ip_user_files -ipstatic_source_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/questa} {riviera=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.divisor_width {32} CONFIG.fractional_width {32} CONFIG.latency {10}] [get_ips divider]
generate_target all [get_files  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/ip/divider/divider.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'divider'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'divider'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'divider'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'divider'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'divider'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'divider'...
export_ip_user_files -of_objects [get_files C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/ip/divider/divider.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/ip/divider/divider.xci] -directory C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.ip_user_files -ipstatic_source_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/questa} {riviera=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.PortAWidth {32} CONFIG.OutputWidthHigh {63}] [get_ips multiplier]
generate_target all [get_files  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/ip/multiplier/multiplier.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'multiplier'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'multiplier'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'multiplier'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'multiplier'...
export_ip_user_files -of_objects [get_files C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/ip/multiplier/multiplier.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/ip/multiplier/multiplier.xci] -directory C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.ip_user_files -ipstatic_source_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/questa} {riviera=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.PortBWidth {32} CONFIG.OutputWidthHigh {63}] [get_ips multiplier2]
generate_target all [get_files  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/ip/multiplier2/multiplier2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'multiplier2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'multiplier2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'multiplier2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'multiplier2'...
export_ip_user_files -of_objects [get_files C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/ip/multiplier2/multiplier2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/ip/multiplier2/multiplier2.xci] -directory C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.ip_user_files -ipstatic_source_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/questa} {riviera=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.A_Width {32} CONFIG.Out_Width {32} CONFIG.Latency {1}] [get_ips adder3]
generate_target all [get_files  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/ip/adder3/adder3.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'adder3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'adder3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'adder3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'adder3'...
export_ip_user_files -of_objects [get_files C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/ip/adder3/adder3.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.srcs/sources_1/ip/adder3/adder3.xci] -directory C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.ip_user_files -ipstatic_source_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/questa} {riviera=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jan  9 12:31:11 2020] Launched synth_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/synth_1/runme.log
[Thu Jan  9 12:31:11 2020] Launched impl_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jan  9 12:44:46 2020] Launched synth_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/synth_1/runme.log
[Thu Jan  9 12:44:46 2020] Launched impl_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jan  9 12:52:12 2020] Launched synth_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/synth_1/runme.log
[Thu Jan  9 12:52:12 2020] Launched impl_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jan  9 13:12:14 2020] Launched synth_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/synth_1/runme.log
[Thu Jan  9 13:12:14 2020] Launched impl_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jan  9 13:13:18 2020] Launched synth_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/synth_1/runme.log
[Thu Jan  9 13:13:18 2020] Launched impl_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jan  9 13:57:29 2020] Launched synth_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/synth_1/runme.log
[Thu Jan  9 13:57:29 2020] Launched impl_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman2/project_tt.runs/impl_1/runme.log
close_project
open_project C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'brd'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libps7.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libps7.dll'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libremoteport.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libremoteport.dll'. Please regenerate to continue.
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jan  9 14:28:48 2020] Launched impl_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.runs/impl_1/runme.log
open_bd_design {C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7
Adding cell -- xilinx.com:ip:xadc_wiz:3.3 - xadc
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant
Successfully read diagram <system> from BD file <C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1105.656 ; gain = 28.957
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property range 4K [get_bd_addr_segs {processing_system7/Data/SEG_system_Reg}]
set_property range 1G [get_bd_addr_segs {processing_system7/Data/SEG_system_Reg}]
set_property range 4K [get_bd_addr_segs {processing_system7/Data/SEG_system_Reg}]
set_property range 8K [get_bd_addr_segs {processing_system7/Data/SEG_system_Reg}]
set_property range 1G [get_bd_addr_segs {processing_system7/Data/SEG_system_Reg}]
generate_target all [get_files C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/system.bd]
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Wrote  : <C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/system.bd> 
Verilog Output written to : C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_protocol_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant .
Exporting to file C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/hdl/system.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/system.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: red_pitaya_top
WARNING: [Synth 8-976] step_MV_sum has already been declared [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:518]
WARNING: [Synth 8-2654] second declaration of step_MV_sum ignored [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:518]
INFO: [Synth 8-994] step_MV_sum is declared here [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:391]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1339.641 ; gain = 57.867
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'red_pitaya_top' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:52]
INFO: [Synth 8-638] synthesizing module 'sys_bus_if' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-256] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-638] synthesizing module 'sys_bus_if' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-256] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-638] synthesizing module 'sys_bus_if' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-256] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-638] synthesizing module 'sys_bus_if' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-256] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-638] synthesizing module 'sys_bus_if' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-256] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-638] synthesizing module 'sys_bus_if' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-256] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-638] synthesizing module 'sys_bus_if' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-256] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-638] synthesizing module 'sys_bus_if' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-256] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-638] synthesizing module 'sys_bus_if' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-256] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-638] synthesizing module 'gpio_if' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/interface/gpio_if.sv:1]
INFO: [Synth 8-256] done synthesizing module 'gpio_if' (0#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/interface/gpio_if.sv:1]
INFO: [Synth 8-638] synthesizing module 'sys_bus_stub' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/sys_bus_stub.sv:7]
INFO: [Synth 8-256] done synthesizing module 'sys_bus_stub' (1#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/sys_bus_stub.sv:7]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14485]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (2#1) [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14485]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_pll' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/red_pitaya_pll.sv:13]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33019]
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (3#1) [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33019]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_pll' (4#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/red_pitaya_pll.sv:13]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (5#1) [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_ps' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_ps.sv:28]
INFO: [Synth 8-638] synthesizing module 'axi4_if' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/interface/axi4_if.sv:1]
INFO: [Synth 8-256] done synthesizing module 'axi4_if' (5#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/interface/axi4_if.sv:1]
INFO: [Synth 8-638] synthesizing module 'axi4_slave' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/axi4_slave.sv:49]
WARNING: [Synth 8-6014] Unused sequential element wr_wid_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/axi4_slave.sv:144]
INFO: [Synth 8-4471] merging register 'axi\.RVALID_reg' into 'axi\.RLAST_reg' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/axi4_slave.sv:155]
WARNING: [Synth 8-6014] Unused sequential element axi\.RVALID_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/axi4_slave.sv:155]
INFO: [Synth 8-256] done synthesizing module 'axi4_slave' (6#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/axi4_slave.sv:49]
INFO: [Synth 8-638] synthesizing module 'system' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/hdl/system.v:13]
INFO: [Synth 8-638] synthesizing module 'system_axi_protocol_converter_0_0' [C:/Users/adam/Documents/Quantaser_RP_FPGA/GRC/.Xil/Vivado-3284-DESKTOP-L7VH7BR/realtime/system_axi_protocol_converter_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_protocol_converter_0_0' (7#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/GRC/.Xil/Vivado-3284-DESKTOP-L7VH7BR/realtime/system_axi_protocol_converter_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_protocol_converter_0' of module 'system_axi_protocol_converter_0_0' requires 59 connections, but only 57 given [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/hdl/system.v:434]
INFO: [Synth 8-638] synthesizing module 'system_proc_sys_reset_0' [C:/Users/adam/Documents/Quantaser_RP_FPGA/GRC/.Xil/Vivado-3284-DESKTOP-L7VH7BR/realtime/system_proc_sys_reset_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_proc_sys_reset_0' (8#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/GRC/.Xil/Vivado-3284-DESKTOP-L7VH7BR/realtime/system_proc_sys_reset_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset' of module 'system_proc_sys_reset_0' requires 10 connections, but only 7 given [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/hdl/system.v:492]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0' [C:/Users/adam/Documents/Quantaser_RP_FPGA/GRC/.Xil/Vivado-3284-DESKTOP-L7VH7BR/realtime/system_processing_system7_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0' (9#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/GRC/.Xil/Vivado-3284-DESKTOP-L7VH7BR/realtime/system_processing_system7_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7' of module 'system_processing_system7_0' requires 131 connections, but only 126 given [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/hdl/system.v:500]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0' [C:/Users/adam/Documents/Quantaser_RP_FPGA/GRC/.Xil/Vivado-3284-DESKTOP-L7VH7BR/realtime/system_xadc_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0' (10#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/GRC/.Xil/Vivado-3284-DESKTOP-L7VH7BR/realtime/system_xadc_0_stub.v:5]
WARNING: [Synth 8-350] instance 'xadc' of module 'system_xadc_0' requires 42 connections, but only 30 given [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/hdl/system.v:627]
INFO: [Synth 8-638] synthesizing module 'system_xlconstant_0' [C:/Users/adam/Documents/Quantaser_RP_FPGA/GRC/.Xil/Vivado-3284-DESKTOP-L7VH7BR/realtime/system_xlconstant_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xlconstant_0' (11#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/GRC/.Xil/Vivado-3284-DESKTOP-L7VH7BR/realtime/system_xlconstant_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system' (12#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/hdl/system.v:13]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_ps' (13#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_ps.sv:28]
INFO: [Synth 8-638] synthesizing module 'sys_bus_interconnect' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/sys_bus_interconnect.sv:7]
INFO: [Synth 8-256] done synthesizing module 'sys_bus_interconnect' (14#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/sys_bus_interconnect.sv:7]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_ams' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_ams.v:41]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_ams' (15#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_ams.v:41]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_pwm' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pwm.sv:13]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_pwm' (16#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pwm.sv:13]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:437]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:531]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:590]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:580]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:714]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:749]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:875]
INFO: [Synth 8-638] synthesizing module 'mult_gen_1' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/mult_gen_1/synth/mult_gen_1.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/mult_gen_1/synth/mult_gen_1.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/mult_gen_1/synth/mult_gen_1.vhd:71]
INFO: [Synth 8-3491] module 'mult_gen_v12_0_12' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_12' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/mult_gen_1/synth/mult_gen_1.vhd:115]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_12' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:21052]
INFO: [Synth 8-3491] module 'mult_gen_v12_0_12_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:20680' bound to instance 'i_mult' of component 'mult_gen_v12_0_12_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:21058]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_12_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:20729]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_12_luts' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:4636]
INFO: [Synth 8-638] synthesizing module 'op_resize' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:3966]
INFO: [Synth 8-256] done synthesizing module 'op_resize' (17#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:3966]
INFO: [Synth 8-113] binding component instance 'ma0' to cell 'MULT_AND' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5254]
INFO: [Synth 8-113] binding component instance 'muxcy00' to cell 'MUXCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5259]
INFO: [Synth 8-113] binding component instance 'xorcy0' to cell 'XORCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5265]
INFO: [Synth 8-113] binding component instance 'ma0' to cell 'MULT_AND' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5275]
INFO: [Synth 8-113] binding component instance 'muxcy0' to cell 'MUXCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5280]
INFO: [Synth 8-113] binding component instance 'xorcy0' to cell 'XORCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5286]
INFO: [Synth 8-113] binding component instance 'ma0' to cell 'MULT_AND' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5275]
INFO: [Synth 8-113] binding component instance 'muxcy0' to cell 'MUXCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5280]
INFO: [Synth 8-113] binding component instance 'xorcy0' to cell 'XORCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5286]
INFO: [Synth 8-113] binding component instance 'ma0' to cell 'MULT_AND' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5275]
INFO: [Synth 8-113] binding component instance 'muxcy0' to cell 'MUXCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5280]
INFO: [Synth 8-113] binding component instance 'xorcy0' to cell 'XORCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5286]
INFO: [Synth 8-113] binding component instance 'ma0' to cell 'MULT_AND' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5275]
INFO: [Synth 8-113] binding component instance 'muxcy0' to cell 'MUXCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5280]
INFO: [Synth 8-113] binding component instance 'xorcy0' to cell 'XORCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5286]
INFO: [Synth 8-113] binding component instance 'ma0' to cell 'MULT_AND' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5275]
INFO: [Synth 8-113] binding component instance 'muxcy0' to cell 'MUXCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5280]
INFO: [Synth 8-113] binding component instance 'xorcy0' to cell 'XORCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5286]
INFO: [Synth 8-113] binding component instance 'ma0' to cell 'MULT_AND' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5275]
INFO: [Synth 8-113] binding component instance 'muxcy0' to cell 'MUXCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5280]
INFO: [Synth 8-113] binding component instance 'xorcy0' to cell 'XORCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5286]
INFO: [Synth 8-113] binding component instance 'ma0' to cell 'MULT_AND' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5275]
INFO: [Synth 8-113] binding component instance 'muxcy0' to cell 'MUXCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5280]
INFO: [Synth 8-113] binding component instance 'xorcy0' to cell 'XORCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5286]
INFO: [Synth 8-113] binding component instance 'ma0' to cell 'MULT_AND' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5275]
INFO: [Synth 8-113] binding component instance 'muxcy0' to cell 'MUXCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5280]
INFO: [Synth 8-113] binding component instance 'xorcy0' to cell 'XORCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5286]
INFO: [Synth 8-113] binding component instance 'ma0' to cell 'MULT_AND' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5275]
INFO: [Synth 8-113] binding component instance 'muxcy0' to cell 'MUXCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5280]
INFO: [Synth 8-113] binding component instance 'xorcy0' to cell 'XORCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5286]
INFO: [Synth 8-113] binding component instance 'ma0' to cell 'MULT_AND' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5275]
INFO: [Synth 8-113] binding component instance 'muxcy0' to cell 'MUXCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5280]
INFO: [Synth 8-113] binding component instance 'xorcy0' to cell 'XORCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5286]
INFO: [Synth 8-113] binding component instance 'ma0' to cell 'MULT_AND' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5275]
INFO: [Synth 8-113] binding component instance 'muxcy0' to cell 'MUXCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5280]
INFO: [Synth 8-113] binding component instance 'xorcy0' to cell 'XORCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5286]
INFO: [Synth 8-113] binding component instance 'ma0' to cell 'MULT_AND' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5275]
INFO: [Synth 8-113] binding component instance 'muxcy0' to cell 'MUXCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5280]
INFO: [Synth 8-113] binding component instance 'xorcy0' to cell 'XORCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5286]
INFO: [Synth 8-113] binding component instance 'ma0' to cell 'MULT_AND' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5275]
INFO: [Synth 8-113] binding component instance 'muxcy0' to cell 'MUXCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5280]
INFO: [Synth 8-113] binding component instance 'xorcy0' to cell 'XORCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5286]
INFO: [Synth 8-113] binding component instance 'ma0' to cell 'MULT_AND' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5275]
INFO: [Synth 8-113] binding component instance 'muxcy0' to cell 'MUXCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5280]
INFO: [Synth 8-113] binding component instance 'xorcy0' to cell 'XORCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5286]
INFO: [Synth 8-113] binding component instance 'ma0' to cell 'MULT_AND' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5275]
INFO: [Synth 8-113] binding component instance 'muxcy0' to cell 'MUXCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5280]
INFO: [Synth 8-113] binding component instance 'xorcy0' to cell 'XORCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5286]
INFO: [Synth 8-113] binding component instance 'ma0' to cell 'MULT_AND' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5275]
INFO: [Synth 8-113] binding component instance 'muxcy0' to cell 'MUXCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5280]
INFO: [Synth 8-113] binding component instance 'xorcy0' to cell 'XORCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5286]
INFO: [Synth 8-113] binding component instance 'ma0' to cell 'MULT_AND' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5275]
INFO: [Synth 8-113] binding component instance 'muxcy0' to cell 'MUXCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5280]
INFO: [Synth 8-113] binding component instance 'xorcy0' to cell 'XORCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5286]
INFO: [Synth 8-113] binding component instance 'xorcy0' to cell 'XORCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5297]
INFO: [Synth 8-113] binding component instance 'ma0' to cell 'MULT_AND' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5254]
INFO: [Synth 8-113] binding component instance 'muxcy00' to cell 'MUXCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5259]
INFO: [Synth 8-113] binding component instance 'xorcy0' to cell 'XORCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5265]
INFO: [Synth 8-113] binding component instance 'ma0' to cell 'MULT_AND' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5275]
INFO: [Synth 8-113] binding component instance 'muxcy0' to cell 'MUXCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5280]
INFO: [Synth 8-113] binding component instance 'xorcy0' to cell 'XORCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5286]
INFO: [Synth 8-113] binding component instance 'ma0' to cell 'MULT_AND' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5275]
INFO: [Synth 8-113] binding component instance 'muxcy0' to cell 'MUXCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5280]
INFO: [Synth 8-113] binding component instance 'xorcy0' to cell 'XORCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5286]
INFO: [Synth 8-113] binding component instance 'ma0' to cell 'MULT_AND' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5275]
INFO: [Synth 8-113] binding component instance 'muxcy0' to cell 'MUXCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5280]
INFO: [Synth 8-113] binding component instance 'xorcy0' to cell 'XORCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5286]
INFO: [Synth 8-113] binding component instance 'ma0' to cell 'MULT_AND' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5275]
INFO: [Synth 8-113] binding component instance 'muxcy0' to cell 'MUXCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5280]
INFO: [Synth 8-113] binding component instance 'xorcy0' to cell 'XORCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5286]
INFO: [Synth 8-113] binding component instance 'ma0' to cell 'MULT_AND' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5275]
INFO: [Synth 8-113] binding component instance 'muxcy0' to cell 'MUXCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5280]
INFO: [Synth 8-113] binding component instance 'xorcy0' to cell 'XORCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5286]
INFO: [Synth 8-113] binding component instance 'ma0' to cell 'MULT_AND' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5275]
INFO: [Synth 8-113] binding component instance 'muxcy0' to cell 'MUXCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5280]
INFO: [Synth 8-113] binding component instance 'xorcy0' to cell 'XORCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5286]
INFO: [Synth 8-113] binding component instance 'ma0' to cell 'MULT_AND' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5275]
INFO: [Synth 8-113] binding component instance 'muxcy0' to cell 'MUXCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5280]
INFO: [Synth 8-113] binding component instance 'xorcy0' to cell 'XORCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5286]
INFO: [Synth 8-113] binding component instance 'ma0' to cell 'MULT_AND' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5275]
INFO: [Synth 8-113] binding component instance 'muxcy0' to cell 'MUXCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5280]
INFO: [Synth 8-113] binding component instance 'xorcy0' to cell 'XORCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5286]
INFO: [Synth 8-113] binding component instance 'ma0' to cell 'MULT_AND' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5275]
INFO: [Synth 8-113] binding component instance 'muxcy0' to cell 'MUXCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5280]
INFO: [Synth 8-113] binding component instance 'xorcy0' to cell 'XORCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5286]
INFO: [Synth 8-113] binding component instance 'ma0' to cell 'MULT_AND' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5275]
INFO: [Synth 8-113] binding component instance 'muxcy0' to cell 'MUXCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5280]
INFO: [Synth 8-113] binding component instance 'xorcy0' to cell 'XORCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5286]
INFO: [Synth 8-113] binding component instance 'ma0' to cell 'MULT_AND' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5275]
INFO: [Synth 8-113] binding component instance 'muxcy0' to cell 'MUXCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5280]
INFO: [Synth 8-113] binding component instance 'xorcy0' to cell 'XORCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5286]
INFO: [Synth 8-113] binding component instance 'ma0' to cell 'MULT_AND' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5275]
INFO: [Synth 8-113] binding component instance 'muxcy0' to cell 'MUXCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5280]
INFO: [Synth 8-113] binding component instance 'xorcy0' to cell 'XORCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5286]
INFO: [Synth 8-113] binding component instance 'ma0' to cell 'MULT_AND' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5275]
INFO: [Synth 8-113] binding component instance 'muxcy0' to cell 'MUXCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5280]
INFO: [Synth 8-113] binding component instance 'xorcy0' to cell 'XORCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5286]
INFO: [Synth 8-113] binding component instance 'ma0' to cell 'MULT_AND' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5275]
INFO: [Synth 8-113] binding component instance 'muxcy0' to cell 'MUXCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5280]
INFO: [Synth 8-113] binding component instance 'xorcy0' to cell 'XORCY' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:5286]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_12_luts' (18#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:4636]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_12_viv' (19#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:20729]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_12' (20#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:21052]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_1' (21#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/mult_gen_1/synth/mult_gen_1.vhd:68]
INFO: [Synth 8-638] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25650]
INFO: [Synth 8-256] done synthesizing module 'ODDR' (22#1) [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25650]
INFO: [Synth 8-638] synthesizing module 'adder' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder/synth/adder.vhd:69]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder/synth/adder.vhd:130]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_10' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:7073]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:6395' bound to instance 'xst_addsub' of component 'c_addsub_v12_0_10_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:7079]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_10_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:6453]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10_legacy' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:5480' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_10_legacy' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:6574]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_10_legacy' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:5556]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10_fabric_legacy' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:5216' bound to instance 'the_addsub' of component 'c_addsub_v12_0_10_fabric_legacy' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:5847]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_10_fabric_legacy' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:5268]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10_lut6_legacy' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:2229' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_10_lut6_legacy' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:5285]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_10_lut6_legacy' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:2281]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_reg_fd_v12_0_vh_rfs.vhd:269' bound to instance 'qreg' of component 'c_reg_fd_v12_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:2878]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_reg_fd_v12_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_3_viv' (23#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_reg_fd_v12_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_10_lut6_legacy' (24#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:2281]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_10_fabric_legacy' (25#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:5268]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_10_legacy' (26#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:5556]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_10_viv' (27#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:6453]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_10' (28#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:7073]
INFO: [Synth 8-256] done synthesizing module 'adder' (29#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder/synth/adder.vhd:69]
INFO: [Synth 8-638] synthesizing module 'adder2' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder2/synth/adder2.vhd:69]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder2/synth/adder2.vhd:130]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_10__parameterized1' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:7073]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:6395' bound to instance 'xst_addsub' of component 'c_addsub_v12_0_10_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:7079]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_10_viv__parameterized1' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:6453]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10_legacy' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:5480' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_10_legacy' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:6574]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_10_legacy__parameterized1' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:5556]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10_fabric_legacy' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:5216' bound to instance 'the_addsub' of component 'c_addsub_v12_0_10_fabric_legacy' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:5847]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_10_fabric_legacy__parameterized1' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:5268]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10_lut6_legacy' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:2229' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_10_lut6_legacy' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:5285]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_10_lut6_legacy__parameterized1' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:2281]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_reg_fd_v12_0_vh_rfs.vhd:269' bound to instance 'qreg' of component 'c_reg_fd_v12_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:2878]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_3_viv__parameterized1' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_reg_fd_v12_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_3_viv__parameterized1' (29#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_reg_fd_v12_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_10_lut6_legacy__parameterized1' (29#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:2281]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_10_fabric_legacy__parameterized1' (29#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:5268]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_10_legacy__parameterized1' (29#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:5556]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_10_viv__parameterized1' (29#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:6453]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_10__parameterized1' (29#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:7073]
INFO: [Synth 8-256] done synthesizing module 'adder2' (30#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder2/synth/adder2.vhd:69]
INFO: [Synth 8-638] synthesizing module 'divider' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider/synth/divider.vhd:72]
INFO: [Synth 8-3491] module 'div_gen_v5_1_11' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:13849' bound to instance 'U0' of component 'div_gen_v5_1_11' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider/synth/divider.vhd:140]
INFO: [Synth 8-638] synthesizing module 'div_gen_v5_1_11' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:13907]
INFO: [Synth 8-3491] module 'div_gen_v5_1_11_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:13085' bound to instance 'i_synth' of component 'div_gen_v5_1_11_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:13913]
INFO: [Synth 8-638] synthesizing module 'div_gen_v5_1_11_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:13156]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'i_nd_to_rdy' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:13484]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv' (31#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'div_gen_synth' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:12751]
INFO: [Synth 8-638] synthesizing module 'bip_sdivider_synth' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:8469]
INFO: [Synth 8-638] synthesizing module 'dividervdc_v' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:6873]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7266]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized1' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized1' (31#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7308]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized3' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized3' (31#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:6657]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:5079]
INFO: [Synth 8-3491] module 'c_addsub_lut6' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:3618' bound to instance 'the_addsub' of component 'c_addsub_lut6' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:5284]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:3670]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'q_c_outreg' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:4089]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized5' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized5' (31#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'q_ovflreg' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:4156]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'qreg' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:4211]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized7' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized7' (31#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6 does not have driver. [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:3662]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6' (32#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:3670]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv' (33#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:5079]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:6657]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7266]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized9' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized9' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7308]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized0' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:6657]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized0' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:5079]
INFO: [Synth 8-3491] module 'c_addsub_lut6' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:3618' bound to instance 'the_addsub' of component 'c_addsub_lut6' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:5284]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized1' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:3670]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'q_c_outreg' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:4089]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized11' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized11' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'q_ovflreg' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:4156]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'qreg' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:4211]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized13' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized13' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized1' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:3670]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized0' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:5079]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized0' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:6657]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7642]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized15' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized15' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7266]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized17' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized17' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7308]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized19' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized19' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7642]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized21' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized21' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7266]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized23' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized23' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7308]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7642]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized25' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized25' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7266]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized27' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized27' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7308]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7642]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized29' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized29' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7266]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized31' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized31' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7308]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7642]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized33' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized33' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7266]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized35' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized35' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7308]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7642]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized37' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized37' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7266]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized39' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized39' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7308]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7642]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized41' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized41' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7266]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized43' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized43' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7308]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7642]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized45' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized45' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7266]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized47' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized47' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7308]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7642]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized49' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized49' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7266]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized51' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized51' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7308]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7642]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized53' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized53' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7266]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized55' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized55' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7308]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7642]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized57' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized57' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7266]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized59' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized59' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7308]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7642]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized61' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized61' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7266]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized63' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized63' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7308]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7642]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized65' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized65' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7266]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized67' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized67' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7308]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7642]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized69' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized69' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7266]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized71' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized71' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7308]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7642]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized73' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized73' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7266]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized75' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized75' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7308]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7642]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7266]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized78' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized78' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7308]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7642]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized80' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized80' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7266]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized82' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized82' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7308]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7642]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized84' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized84' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7266]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized86' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized86' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7308]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7642]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized88' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized88' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7266]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized90' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized90' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7308]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7642]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized92' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized92' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7266]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized94' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized94' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7308]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7642]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized96' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized96' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7266]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized98' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized98' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7308]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7642]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized100' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized100' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7266]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized102' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized102' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7308]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7642]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized104' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized104' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7266]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized106' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized106' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_divisor_msbs' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7308]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'quot_out' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7642]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized108' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized108' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_3_viv' declared at 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:222' bound to instance 'del_numer' of component 'xbip_pipe_v3_0_3_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:7266]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized110' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized110' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized112' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized112' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized114' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized114' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized116' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized116' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized118' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized118' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized120' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized120' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized122' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized122' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized124' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized124' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized126' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized126' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized128' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized128' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized130' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized130' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized132' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized132' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized134' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized134' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized136' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized136' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized1' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:6657]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized1' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:5079]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized3' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:3670]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized138' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized138' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized3' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:3670]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized1' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:5079]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized1' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:6657]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized140' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized140' (34#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
WARNING: [Synth 8-3848] Net rdy in module/entity dividervdc_v does not have driver. [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:6865]
INFO: [Synth 8-256] done synthesizing module 'dividervdc_v' (35#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:6873]
INFO: [Synth 8-256] done synthesizing module 'bip_sdivider_synth' (36#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:8469]
INFO: [Synth 8-256] done synthesizing module 'div_gen_synth' (37#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:12751]
INFO: [Synth 8-256] done synthesizing module 'div_gen_v5_1_11_viv' (38#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:13156]
INFO: [Synth 8-256] done synthesizing module 'div_gen_v5_1_11' (39#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:13907]
INFO: [Synth 8-256] done synthesizing module 'divider' (40#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider/synth/divider.vhd:72]
WARNING: [Synth 8-689] width (15) of port connection 's_axis_divisor_tdata' does not match port width (16) of module 'divider' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:1018]
INFO: [Synth 8-638] synthesizing module 'subtractor' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/subtractor/synth/subtractor.vhd:69]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_10__parameterized3' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:7073]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_10_viv__parameterized3' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:6453]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_10_legacy__parameterized3' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:5556]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_10_fabric_legacy__parameterized3' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:5268]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_10_lut6_legacy__parameterized3' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:2281]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_3_viv__parameterized3' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_reg_fd_v12_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_3_viv__parameterized3' (40#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_reg_fd_v12_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_10_lut6_legacy__parameterized3' (40#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:2281]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_10_fabric_legacy__parameterized3' (40#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:5268]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_10_legacy__parameterized3' (40#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:5556]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_10_viv__parameterized3' (40#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:6453]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_10__parameterized3' (40#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:7073]
INFO: [Synth 8-256] done synthesizing module 'subtractor' (41#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/subtractor/synth/subtractor.vhd:69]
INFO: [Synth 8-638] synthesizing module 'multiplier' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/multiplier/synth/multiplier.vhd:69]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/multiplier/synth/multiplier.vhd:72]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/multiplier/synth/multiplier.vhd:72]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_12__parameterized1' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:21052]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_12_viv__parameterized1' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:20729]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_12_luts__parameterized0' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:4636]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized0' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:3966]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized0' (41#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:3966]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_12_luts__parameterized0' (41#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:4636]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_12_viv__parameterized1' (41#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:20729]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_12__parameterized1' (41#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:21052]
INFO: [Synth 8-256] done synthesizing module 'multiplier' (42#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/multiplier/synth/multiplier.vhd:69]
WARNING: [Synth 8-689] width (47) of port connection 'P' does not match port width (46) of module 'multiplier' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:1041]
INFO: [Synth 8-638] synthesizing module 'divider2' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider2/synth/divider2.vhd:72]
INFO: [Synth 8-638] synthesizing module 'div_gen_v5_1_11__parameterized1' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:13907]
INFO: [Synth 8-638] synthesizing module 'div_gen_v5_1_11_viv__parameterized1' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:13156]
INFO: [Synth 8-638] synthesizing module 'div_gen_synth__parameterized0' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:12751]
INFO: [Synth 8-638] synthesizing module 'bip_sdivider_synth__parameterized0' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:8469]
INFO: [Synth 8-638] synthesizing module 'cmp2s_v' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:6456]
INFO: [Synth 8-638] synthesizing module 'c_twos_comp_viv' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:5992]
WARNING: [Synth 8-5639] ignoring null variable initialization [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_utils_v3_0_vh_rfs.vhd:532]
INFO: [Synth 8-256] done synthesizing module 'c_twos_comp_viv' (43#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:5992]
INFO: [Synth 8-256] done synthesizing module 'cmp2s_v' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:6456]
INFO: [Synth 8-638] synthesizing module 'cmp2s_v__parameterized0' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:6456]
INFO: [Synth 8-638] synthesizing module 'c_twos_comp_viv__parameterized0' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:5992]
INFO: [Synth 8-256] done synthesizing module 'c_twos_comp_viv__parameterized0' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:5992]
INFO: [Synth 8-256] done synthesizing module 'cmp2s_v__parameterized0' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:6456]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized143' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized143' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'dividervdc_v__parameterized0' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:6873]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized145' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized145' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized2' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:6657]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized2' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:5079]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized5' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:3670]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized147' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized147' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized5' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:3670]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized2' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:5079]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized2' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:6657]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized149' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized149' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized151' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized151' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized3' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:6657]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized3' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:5079]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized7' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:3670]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized153' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized153' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
WARNING: [Synth 8-3848] Net c_out in module/entity c_addsub_lut6__parameterized7 does not have driver. [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:3662]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized7' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:3670]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized3' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:5079]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized3' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:6657]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized155' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized155' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized157' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized157' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized159' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized159' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized161' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized161' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized163' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized163' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized165' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized165' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized167' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized167' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized169' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized169' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized171' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized171' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized173' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized173' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized175' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized175' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized177' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized177' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized179' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized179' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized181' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized181' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized183' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized183' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized185' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized185' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized187' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized187' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized189' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized189' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized191' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized191' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized193' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized193' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized195' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized195' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized197' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized197' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized199' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized199' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized202' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized202' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-638] synthesizing module 'addsubreg_v__parameterized4' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:6657]
INFO: [Synth 8-638] synthesizing module 'c_addsub_viv__parameterized4' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:5079]
INFO: [Synth 8-638] synthesizing module 'c_addsub_lut6__parameterized9' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:3670]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized204' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_3_viv__parameterized204' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_pipe_v3_0_vh_rfs.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_lut6__parameterized9' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:3670]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_viv__parameterized4' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:5079]
INFO: [Synth 8-256] done synthesizing module 'addsubreg_v__parameterized4' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:6657]
WARNING: [Synth 8-3848] Net rdy in module/entity dividervdc_v__parameterized0 does not have driver. [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:6865]
INFO: [Synth 8-256] done synthesizing module 'dividervdc_v__parameterized0' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:6873]
INFO: [Synth 8-638] synthesizing module 'cmp2s_v__parameterized1' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:6456]
INFO: [Synth 8-638] synthesizing module 'c_twos_comp_viv__parameterized1' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:5992]
WARNING: [Synth 8-5639] ignoring null variable initialization [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/xbip_utils_v3_0_vh_rfs.vhd:532]
INFO: [Synth 8-256] done synthesizing module 'c_twos_comp_viv__parameterized1' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:5992]
INFO: [Synth 8-256] done synthesizing module 'cmp2s_v__parameterized1' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:6456]
INFO: [Synth 8-256] done synthesizing module 'bip_sdivider_synth__parameterized0' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:8469]
INFO: [Synth 8-256] done synthesizing module 'div_gen_synth__parameterized0' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:12751]
INFO: [Synth 8-256] done synthesizing module 'div_gen_v5_1_11_viv__parameterized1' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:13156]
INFO: [Synth 8-256] done synthesizing module 'div_gen_v5_1_11__parameterized1' (44#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:13907]
INFO: [Synth 8-256] done synthesizing module 'divider2' (45#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider2/synth/divider2.vhd:72]
WARNING: [Synth 8-689] width (47) of port connection 's_axis_dividend_tdata' does not match port width (32) of module 'divider2' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:1051]
INFO: [Synth 8-638] synthesizing module 'subtractor2' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/subtractor2/synth/subtractor2.vhd:69]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_10__parameterized5' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:7073]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_10_viv__parameterized5' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:6453]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_10_legacy__parameterized5' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:5556]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_10_fabric_legacy__parameterized5' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:5268]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_10_lut6_legacy__parameterized5' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:2281]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_10_lut6_legacy__parameterized5' (45#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:2281]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_10_fabric_legacy__parameterized5' (45#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:5268]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_10_legacy__parameterized5' (45#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:5556]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_10_viv__parameterized5' (45#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:6453]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_10__parameterized5' (45#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:7073]
INFO: [Synth 8-256] done synthesizing module 'subtractor2' (46#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/subtractor2/synth/subtractor2.vhd:69]
INFO: [Synth 8-638] synthesizing module 'multiplier2' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/multiplier2/synth/multiplier2.vhd:69]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/multiplier2/synth/multiplier2.vhd:72]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/multiplier2/synth/multiplier2.vhd:72]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_12__parameterized3' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:21052]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_12_viv__parameterized3' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:20729]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_12_luts__parameterized1' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:4636]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized1' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:3966]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized1' (46#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:3966]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_12_luts__parameterized1' (46#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:4636]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_12_viv__parameterized3' (46#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:20729]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_12__parameterized3' (46#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:21052]
INFO: [Synth 8-256] done synthesizing module 'multiplier2' (47#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/multiplier2/synth/multiplier2.vhd:69]
WARNING: [Synth 8-689] width (47) of port connection 'P' does not match port width (46) of module 'multiplier2' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:1072]
INFO: [Synth 8-638] synthesizing module 'divider3' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/synth/divider3.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'divider3' (48#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/synth/divider3.vhd:72]
WARNING: [Synth 8-689] width (47) of port connection 's_axis_dividend_tdata' does not match port width (32) of module 'divider3' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:1081]
INFO: [Synth 8-638] synthesizing module 'adder3' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/synth/adder3.vhd:69]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_10__parameterized7' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:7073]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_10_viv__parameterized7' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:6453]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_10_legacy__parameterized7' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:5556]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_10_fabric_legacy__parameterized7' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:5268]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_10_lut6_legacy__parameterized7' [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:2281]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_10_lut6_legacy__parameterized7' (48#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:2281]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_10_fabric_legacy__parameterized7' (48#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:5268]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_10_legacy__parameterized7' (48#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:5556]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_10_viv__parameterized7' (48#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:6453]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_10__parameterized7' (48#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:7073]
INFO: [Synth 8-256] done synthesizing module 'adder3' (49#1) [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/synth/adder3.vhd:69]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_id' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_id.v:24]
INFO: [Synth 8-638] synthesizing module 'DNA_PORT' [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3032]
INFO: [Synth 8-256] done synthesizing module 'DNA_PORT' (50#1) [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3032]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_id' (51#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_id.v:24]
CRITICAL WARNING: [Synth 8-5972] variable 'test_add' cannot be written by both continuous and procedural assignments [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:1161]
WARNING: [Synth 8-689] width (14) of port connection 'x_apo_est' does not match port width (32) of module 'red_pitaya_id' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:1176]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657]
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (52#1) [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_scope' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope.v:50]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_dfilt1' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/red_pitaya_dfilt1.sv:22]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/red_pitaya_dfilt1.sv:66]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/red_pitaya_dfilt1.sv:67]
INFO: [Synth 8-4471] merging register 'r3_reg_dsp2_reg[22:0]' into 'r3_reg_dsp1_reg[22:0]' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/red_pitaya_dfilt1.sv:71]
WARNING: [Synth 8-6014] Unused sequential element r3_reg_dsp2_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/red_pitaya_dfilt1.sv:71]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_dfilt1' (53#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/red_pitaya_dfilt1.sv:22]
INFO: [Synth 8-638] synthesizing module 'axi_wr_fifo' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/classic/axi_wr_fifo.v:13]
INFO: [Synth 8-256] done synthesizing module 'axi_wr_fifo' (54#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/classic/axi_wr_fifo.v:13]
INFO: [Synth 8-4471] merging register 'adc_b_raddr_reg[13:0]' into 'adc_a_raddr_reg[13:0]' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope.v:283]
WARNING: [Synth 8-6014] Unused sequential element adc_b_raddr_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope.v:283]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_scope' (55#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope.v:50]
WARNING: [Synth 8-350] instance 'i_scope' of module 'red_pitaya_scope' requires 33 connections, but only 13 given [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:1195]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_asg' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg.v:51]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_asg_ch' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg_ch.v:37]
INFO: [Synth 8-4471] merging register 'dac_rp_reg[14:0]' into 'buf_rpnt_o_reg[14:0]' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg_ch.v:92]
WARNING: [Synth 8-6014] Unused sequential element dac_rp_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg_ch.v:92]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_asg_ch' (56#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg_ch.v:37]
INFO: [Synth 8-4471] merging register 'buf_b_addr_reg[14:0]' into 'buf_a_addr_reg[14:0]' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg.v:112]
WARNING: [Synth 8-6014] Unused sequential element buf_b_addr_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg.v:112]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_asg' (57#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg.v:51]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_pid' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid.v:52]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_pid_block' [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v:49]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_pid_block' (58#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v:49]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_pid' (59#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid.v:52]
WARNING: [Synth 8-6014] Unused sequential element dac_ladder_out_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:902]
WARNING: [Synth 8-6014] Unused sequential element dac_ladder_out_2_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:925]
WARNING: [Synth 8-6014] Unused sequential element pio_tt_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:965]
WARNING: [Synth 8-6014] Unused sequential element x_apo_cnt_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:1116]
WARNING: [Synth 8-6014] Unused sequential element x_apo_est_r_reg was removed.  [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:1122]
WARNING: [Synth 8-3848] Net err_signal_shift in module/entity red_pitaya_top does not have driver. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:560]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_top' (60#1) [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:52]
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_clk_o[1] driven by constant 1
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_clk_o[0] driven by constant 0
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_cdcs_o driven by constant 1
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.clk
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.rstn
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wen
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.ren
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[31]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[30]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[29]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[28]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[27]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[26]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[25]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[24]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[23]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[22]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[21]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[20]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[19]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[18]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[17]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[16]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[15]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[14]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[13]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[12]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[11]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[10]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[9]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[8]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[7]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[6]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[5]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[4]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[3]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[2]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[1]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[0]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[31]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[30]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[29]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[28]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[27]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[26]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[25]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[24]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[23]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[22]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[21]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[20]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[19]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[18]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[17]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[16]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[15]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[14]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[13]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[12]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[11]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[10]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[9]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[8]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[7]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[6]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[5]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[4]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[3]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[2]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[1]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[0]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_addr[31]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_addr[30]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_addr[29]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_addr[28]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_addr[27]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_addr[26]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_addr[25]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_addr[24]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_addr[23]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_addr[22]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_addr[21]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_addr[20]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[31]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[30]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[29]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[28]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[27]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[26]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[25]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[24]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[23]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[22]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[21]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[20]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[19]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[18]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[17]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[16]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[15]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[14]
WARNING: [Synth 8-3331] design red_pitaya_asg_ch has unconnected port set_once_i
WARNING: [Synth 8-3331] design red_pitaya_asg has unconnected port sys_addr[31]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1493.941 ; gain = 212.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ps:gpio\.i[16] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:222]
WARNING: [Synth 8-3295] tying undriven pin i_id:err_signal_shift[19] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:1129]
WARNING: [Synth 8-3295] tying undriven pin i_id:err_signal_shift[18] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:1129]
WARNING: [Synth 8-3295] tying undriven pin i_id:err_signal_shift[17] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:1129]
WARNING: [Synth 8-3295] tying undriven pin i_id:err_signal_shift[16] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:1129]
WARNING: [Synth 8-3295] tying undriven pin i_id:err_signal_shift[15] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:1129]
WARNING: [Synth 8-3295] tying undriven pin i_id:err_signal_shift[14] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:1129]
WARNING: [Synth 8-3295] tying undriven pin i_id:err_signal_shift[13] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:1129]
WARNING: [Synth 8-3295] tying undriven pin i_id:err_signal_shift[12] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:1129]
WARNING: [Synth 8-3295] tying undriven pin i_id:err_signal_shift[11] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:1129]
WARNING: [Synth 8-3295] tying undriven pin i_id:err_signal_shift[10] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:1129]
WARNING: [Synth 8-3295] tying undriven pin i_id:err_signal_shift[9] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:1129]
WARNING: [Synth 8-3295] tying undriven pin i_id:err_signal_shift[8] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:1129]
WARNING: [Synth 8-3295] tying undriven pin i_id:err_signal_shift[7] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:1129]
WARNING: [Synth 8-3295] tying undriven pin i_id:err_signal_shift[6] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:1129]
WARNING: [Synth 8-3295] tying undriven pin i_id:err_signal_shift[5] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:1129]
WARNING: [Synth 8-3295] tying undriven pin i_id:err_signal_shift[4] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:1129]
WARNING: [Synth 8-3295] tying undriven pin i_id:err_signal_shift[3] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:1129]
WARNING: [Synth 8-3295] tying undriven pin i_id:err_signal_shift[2] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:1129]
WARNING: [Synth 8-3295] tying undriven pin i_id:err_signal_shift[1] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:1129]
WARNING: [Synth 8-3295] tying undriven pin i_id:err_signal_shift[0] to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:1129]
WARNING: [Synth 8-3295] tying undriven pin i_scope:axi0_werr_i to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:1195]
WARNING: [Synth 8-3295] tying undriven pin i_scope:axi0_wrdy_i to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:1195]
WARNING: [Synth 8-3295] tying undriven pin i_scope:axi1_werr_i to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:1195]
WARNING: [Synth 8-3295] tying undriven pin i_scope:axi1_wrdy_i to constant 0 [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:1195]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1493.941 ; gain = 212.168
---------------------------------------------------------------------------------
INFO: [Synth 37-8] Instance 'i_mult' of a module 'mult_gen_v12_0_12_viv' contains a secure attribute.  This instance will appear as a black box in elaborated RTL design. [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:20680]
INFO: [Synth 37-8] Instance 'xst_addsub' of a module 'c_addsub_v12_0_10_viv' contains a secure attribute.  This instance will appear as a black box in elaborated RTL design. [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:6395]
INFO: [Synth 37-8] Instance 'xst_addsub' of a module 'c_addsub_v12_0_10_viv__parameterized1' contains a secure attribute.  This instance will appear as a black box in elaborated RTL design. [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:6395]
INFO: [Synth 37-8] Instance 'i_synth' of a module 'div_gen_v5_1_11_viv' contains a secure attribute.  This instance will appear as a black box in elaborated RTL design. [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:13085]
INFO: [Synth 37-8] Instance 'xst_addsub' of a module 'c_addsub_v12_0_10_viv__parameterized3' contains a secure attribute.  This instance will appear as a black box in elaborated RTL design. [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:6395]
INFO: [Synth 37-8] Instance 'i_mult' of a module 'mult_gen_v12_0_12_viv__parameterized1' contains a secure attribute.  This instance will appear as a black box in elaborated RTL design. [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:20680]
INFO: [Synth 37-8] Instance 'i_synth' of a module 'div_gen_v5_1_11_viv__parameterized1' contains a secure attribute.  This instance will appear as a black box in elaborated RTL design. [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/div_gen_v5_1_vh_rfs.vhd:13085]
INFO: [Synth 37-8] Instance 'xst_addsub' of a module 'c_addsub_v12_0_10_viv__parameterized5' contains a secure attribute.  This instance will appear as a black box in elaborated RTL design. [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:6395]
INFO: [Synth 37-8] Instance 'i_mult' of a module 'mult_gen_v12_0_12_viv__parameterized3' contains a secure attribute.  This instance will appear as a black box in elaborated RTL design. [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/divider3/hdl/mult_gen_v12_0_vh_rfs.vhd:20680]
INFO: [Synth 37-8] Instance 'xst_addsub' of a module 'c_addsub_v12_0_10_viv__parameterized7' contains a secure attribute.  This instance will appear as a black box in elaborated RTL design. [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/ip/adder3/hdl/c_addsub_v12_0_vh_rfs.vhd:6395]
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/ip/system_axi_protocol_converter_0_0/system_axi_protocol_converter_0_0.dcp' for cell 'ps/system_i/axi_protocol_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.dcp' for cell 'ps/system_i/proc_sys_reset'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.dcp' for cell 'ps/system_i/processing_system7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.dcp' for cell 'ps/system_i/xadc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/ip/system_xlconstant_0/system_xlconstant_0.dcp' for cell 'ps/system_i/xlconstant'
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0_board.xdc] for cell 'ps/system_i/proc_sys_reset/U0'
Finished Parsing XDC File [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0_board.xdc] for cell 'ps/system_i/proc_sys_reset/U0'
Parsing XDC File [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.xdc] for cell 'ps/system_i/proc_sys_reset/U0'
Finished Parsing XDC File [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.xdc] for cell 'ps/system_i/proc_sys_reset/U0'
Parsing XDC File [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.xdc] for cell 'ps/system_i/processing_system7/inst'
Finished Parsing XDC File [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.xdc] for cell 'ps/system_i/processing_system7/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/red_pitaya_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/red_pitaya_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.xdc] for cell 'ps/system_i/xadc/inst'
Finished Parsing XDC File [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.xdc] for cell 'ps/system_i/xadc/inst'
Parsing XDC File [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:212]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_o'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:212]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:212]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2x'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:213]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:213]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2p'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:214]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:214]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_1x'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:216]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:216]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2x'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:217]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:217]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2p'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:218]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:218]
WARNING: [Vivado 12-627] No clocks matched 'ser_clk'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:219]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:219]
WARNING: [Vivado 12-627] No clocks matched 'pdm_clk'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:220]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:220]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_o'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:221]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:221]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2x'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:221]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:221]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_o'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:222]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:222]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2p'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:222]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:222]
Finished Parsing XDC File [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/red_pitaya_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/red_pitaya_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/red_pitaya_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 10 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 21 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 23 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:43 ; elapsed = 00:00:42 . Memory (MB): peak = 1730.184 ; gain = 448.410
709 Infos, 178 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1730.184 ; gain = 453.043
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/ip/system_axi_protocol_converter_0_0/system_axi_protocol_converter_0_0.dcp' for cell 'ps/system_i/axi_protocol_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.dcp' for cell 'ps/system_i/proc_sys_reset'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.dcp' for cell 'ps/system_i/processing_system7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.dcp' for cell 'ps/system_i/xadc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/ip/system_xlconstant_0/system_xlconstant_0.dcp' for cell 'ps/system_i/xlconstant'
INFO: [Netlist 29-17] Analyzing 2354 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0_board.xdc] for cell 'ps/system_i/proc_sys_reset/U0'
Finished Parsing XDC File [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0_board.xdc] for cell 'ps/system_i/proc_sys_reset/U0'
Parsing XDC File [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.xdc] for cell 'ps/system_i/proc_sys_reset/U0'
Finished Parsing XDC File [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.xdc] for cell 'ps/system_i/proc_sys_reset/U0'
Parsing XDC File [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.xdc] for cell 'ps/system_i/processing_system7/inst'
Finished Parsing XDC File [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.xdc] for cell 'ps/system_i/processing_system7/inst'
Parsing XDC File [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.xdc] for cell 'ps/system_i/xadc/inst'
Finished Parsing XDC File [c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.xdc] for cell 'ps/system_i/xadc/inst'
Parsing XDC File [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:212]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:212]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_o'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:212]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:212]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2150.320 ; gain = 420.137
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_o]'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:212]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2x'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:213]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:213]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_2x]'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:213]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2p'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:214]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:214]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_2p]'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:214]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_1x'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:216]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:216]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_1x]'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:216]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2x'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:217]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:217]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_2x]'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:217]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2p'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:218]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:218]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_2p]'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:218]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'ser_clk'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:219]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:219]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks ser_clk]'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:219]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'pdm_clk'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:220]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:220]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks pdm_clk]'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:220]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_o'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:221]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:221]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2x'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:221]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:221]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks dac_clk_o]'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:221]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_o'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:222]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:222]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2p'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:222]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:222]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks dac_clk_o]'. [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:222]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_kalmman/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 53 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 23 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 30 instances

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 2150.320 ; gain = 420.137
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 13 10:15:44 2020...
