#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Aug 14 15:07:00 2023
# Process ID: 17004
# Current directory: D:/xilinx/minorproject_final/project_1/project_1.runs/design_1_spmv_kernel_0_0_synth_1
# Command line: vivado.exe -log design_1_spmv_kernel_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_spmv_kernel_0_0.tcl
# Log file: D:/xilinx/minorproject_final/project_1/project_1.runs/design_1_spmv_kernel_0_0_synth_1/design_1_spmv_kernel_0_0.vds
# Journal file: D:/xilinx/minorproject_final/project_1/project_1.runs/design_1_spmv_kernel_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_spmv_kernel_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1060.887 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/xilinx/minorproject_final/minorproject_final/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/vitis2020.1/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_spmv_kernel_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20192
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1067.648 ; gain = 6.762
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_spmv_kernel_0_0' [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_spmv_kernel_0_0/synth/design_1_spmv_kernel_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'spmv_kernel' [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel.v:12]
	Parameter ap_ST_fsm_state1 bound to: 66'b000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 66'b000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 66'b000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 66'b000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 66'b000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 66'b000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 66'b000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 66'b000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 66'b000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state12 bound to: 66'b000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state13 bound to: 66'b000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state14 bound to: 66'b000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 66'b000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 66'b000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state17 bound to: 66'b000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 66'b000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 66'b000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 66'b000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 66'b000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 66'b000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 66'b000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 66'b000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 66'b000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 66'b000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 66'b000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 66'b000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 66'b000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 66'b000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 66'b000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 66'b000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 66'b000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 66'b000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 66'b000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 66'b000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 66'b000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 66'b000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 66'b000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 66'b000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 66'b000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 66'b000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 66'b000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 66'b000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 66'b000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 66'b000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 66'b000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 66'b000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 66'b000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 66'b000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 66'b000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 66'b000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 66'b000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 66'b000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage5 bound to: 66'b000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage6 bound to: 66'b000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 66'b000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 66'b000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 66'b000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 66'b000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 66'b000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 66'b000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 66'b000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 66'b000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 66'b000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 66'b001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 66'b010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 66'b100000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_GMEM_0_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_0_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM_0_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_0_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_0_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_0_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_0_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_0_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_0_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_0_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_0_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_1_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_1_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM_1_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_1_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_1_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_1_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_1_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_1_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_1_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_1_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_1_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_GMEM_0_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM_1_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'spmv_kernel_gmem_0_m_axi' [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_0_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'spmv_kernel_gmem_0_m_axi_throttl' [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_0_m_axi.v:710]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spmv_kernel_gmem_0_m_axi_throttl' (1#1) [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_0_m_axi.v:710]
INFO: [Synth 8-6157] synthesizing module 'spmv_kernel_gmem_0_m_axi_write' [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_0_m_axi.v:1729]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'spmv_kernel_gmem_0_m_axi_fifo' [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_0_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spmv_kernel_gmem_0_m_axi_fifo' (2#1) [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_0_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'spmv_kernel_gmem_0_m_axi_reg_slice' [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_0_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'spmv_kernel_gmem_0_m_axi_reg_slice' (3#1) [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_0_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'spmv_kernel_gmem_0_m_axi_fifo__parameterized0' [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_0_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spmv_kernel_gmem_0_m_axi_fifo__parameterized0' (3#1) [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_0_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'spmv_kernel_gmem_0_m_axi_buffer' [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_0_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spmv_kernel_gmem_0_m_axi_buffer' (4#1) [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_0_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'spmv_kernel_gmem_0_m_axi_fifo__parameterized1' [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_0_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spmv_kernel_gmem_0_m_axi_fifo__parameterized1' (4#1) [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_0_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'spmv_kernel_gmem_0_m_axi_fifo__parameterized2' [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_0_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spmv_kernel_gmem_0_m_axi_fifo__parameterized2' (4#1) [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_0_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'spmv_kernel_gmem_0_m_axi_write' (5#1) [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_0_m_axi.v:1729]
INFO: [Synth 8-6157] synthesizing module 'spmv_kernel_gmem_0_m_axi_read' [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_0_m_axi.v:932]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'spmv_kernel_gmem_0_m_axi_buffer__parameterized0' [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_0_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spmv_kernel_gmem_0_m_axi_buffer__parameterized0' (5#1) [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_0_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'spmv_kernel_gmem_0_m_axi_reg_slice__parameterized0' [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_0_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'spmv_kernel_gmem_0_m_axi_reg_slice__parameterized0' (5#1) [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_0_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'spmv_kernel_gmem_0_m_axi_read' (6#1) [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_0_m_axi.v:932]
INFO: [Synth 8-6155] done synthesizing module 'spmv_kernel_gmem_0_m_axi' (7#1) [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_0_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'spmv_kernel_gmem_1_m_axi' [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_1_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'spmv_kernel_gmem_1_m_axi_throttl' [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_1_m_axi.v:710]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spmv_kernel_gmem_1_m_axi_throttl' (8#1) [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_1_m_axi.v:710]
INFO: [Synth 8-6157] synthesizing module 'spmv_kernel_gmem_1_m_axi_write' [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_1_m_axi.v:1729]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'spmv_kernel_gmem_1_m_axi_fifo' [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_1_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spmv_kernel_gmem_1_m_axi_fifo' (9#1) [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'spmv_kernel_gmem_1_m_axi_reg_slice' [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_1_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'spmv_kernel_gmem_1_m_axi_reg_slice' (10#1) [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_1_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'spmv_kernel_gmem_1_m_axi_fifo__parameterized0' [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_1_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spmv_kernel_gmem_1_m_axi_fifo__parameterized0' (10#1) [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'spmv_kernel_gmem_1_m_axi_buffer' [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_1_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spmv_kernel_gmem_1_m_axi_buffer' (11#1) [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_1_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'spmv_kernel_gmem_1_m_axi_fifo__parameterized1' [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_1_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spmv_kernel_gmem_1_m_axi_fifo__parameterized1' (11#1) [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'spmv_kernel_gmem_1_m_axi_fifo__parameterized2' [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_1_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spmv_kernel_gmem_1_m_axi_fifo__parameterized2' (11#1) [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_1_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'spmv_kernel_gmem_1_m_axi_write' (12#1) [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_1_m_axi.v:1729]
INFO: [Synth 8-6157] synthesizing module 'spmv_kernel_gmem_1_m_axi_read' [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_1_m_axi.v:932]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'spmv_kernel_gmem_1_m_axi_buffer__parameterized0' [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_1_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spmv_kernel_gmem_1_m_axi_buffer__parameterized0' (12#1) [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_1_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'spmv_kernel_gmem_1_m_axi_reg_slice__parameterized0' [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_1_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'spmv_kernel_gmem_1_m_axi_reg_slice__parameterized0' (12#1) [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_1_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'spmv_kernel_gmem_1_m_axi_read' (13#1) [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_1_m_axi.v:932]
INFO: [Synth 8-6155] done synthesizing module 'spmv_kernel_gmem_1_m_axi' (14#1) [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_1_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'spmv_kernel_x_local' [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_x_local.v:37]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 60098 - type: integer 
	Parameter AddressWidth bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'spmv_kernel_x_local_ram' [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_x_local.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 16 - type: integer 
	Parameter MEM_SIZE bound to: 60098 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spmv_kernel_x_local_ram' (15#1) [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_x_local.v:6]
INFO: [Synth 8-6155] done synthesizing module 'spmv_kernel_x_local' (16#1) [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_x_local.v:37]
INFO: [Synth 8-6157] synthesizing module 'spmv_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'spmv_kernel_ap_faddfsub_3_full_dsp_32' [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/ip/spmv_kernel_ap_faddfsub_3_full_dsp_32.vhd:74]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_PART bound to: xc7z020clg400-1 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at 'd:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/248c/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/ip/spmv_kernel_ap_faddfsub_3_full_dsp_32.vhd:216]
INFO: [Synth 8-256] done synthesizing module 'spmv_kernel_ap_faddfsub_3_full_dsp_32' (34#1) [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/ip/spmv_kernel_ap_faddfsub_3_full_dsp_32.vhd:74]
INFO: [Synth 8-6155] done synthesizing module 'spmv_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1' (35#1) [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'spmv_kernel_fmul_32ns_32ns_32_4_max_dsp_1' [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_fmul_32ns_32ns_32_4_max_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'spmv_kernel_ap_fmul_2_max_dsp_32' [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/ip/spmv_kernel_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_PART bound to: xc7z020clg400-1 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at 'd:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/248c/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/ip/spmv_kernel_ap_fmul_2_max_dsp_32.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'spmv_kernel_ap_fmul_2_max_dsp_32' (43#1) [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/ip/spmv_kernel_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'spmv_kernel_fmul_32ns_32ns_32_4_max_dsp_1' (44#1) [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_fmul_32ns_32ns_32_4_max_dsp_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'spmv_kernel_sitofp_32ns_32_6_no_dsp_1' [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_sitofp_32ns_32_6_no_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'spmv_kernel_ap_sitofp_4_no_dsp_32' [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/ip/spmv_kernel_ap_sitofp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_PART bound to: xc7z020clg400-1 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at 'd:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/248c/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/ip/spmv_kernel_ap_sitofp_4_no_dsp_32.vhd:206]
INFO: [Synth 8-256] done synthesizing module 'spmv_kernel_ap_sitofp_4_no_dsp_32' (53#1) [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/ip/spmv_kernel_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'spmv_kernel_sitofp_32ns_32_6_no_dsp_1' (54#1) [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_sitofp_32ns_32_6_no_dsp_1.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel.v:2660]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel.v:2662]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel.v:2752]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel.v:2754]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel.v:2756]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel.v:2758]
INFO: [Synth 8-6155] done synthesizing module 'spmv_kernel' (55#1) [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_spmv_kernel_0_0' (56#1) [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_spmv_kernel_0_0/synth/design_1_spmv_kernel_0_0.v:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:33 ; elapsed = 00:00:50 . Memory (MB): peak = 1250.250 ; gain = 189.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:53 . Memory (MB): peak = 1250.250 ; gain = 189.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:53 . Memory (MB): peak = 1250.250 ; gain = 189.363
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.542 . Memory (MB): peak = 1250.250 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 259 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_spmv_kernel_0_0/constraints/spmv_kernel_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/xilinx/minorproject_final/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_spmv_kernel_0_0/constraints/spmv_kernel_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/xilinx/minorproject_final/project_1/project_1.runs/design_1_spmv_kernel_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/xilinx/minorproject_final/project_1/project_1.runs/design_1_spmv_kernel_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1291.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  FDE => FDRE: 19 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.971 . Memory (MB): peak = 1306.453 ; gain = 15.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:53 ; elapsed = 00:01:20 . Memory (MB): peak = 1306.453 ; gain = 245.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:53 ; elapsed = 00:01:20 . Memory (MB): peak = 1306.453 ; gain = 245.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/xilinx/minorproject_final/project_1/project_1.runs/design_1_spmv_kernel_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:01:20 . Memory (MB): peak = 1306.453 ; gain = 245.566
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spmv_kernel_gmem_0_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spmv_kernel_gmem_0_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spmv_kernel_gmem_1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spmv_kernel_gmem_1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'spmv_kernel_gmem_0_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'spmv_kernel_gmem_0_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'spmv_kernel_gmem_1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'spmv_kernel_gmem_1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:01 ; elapsed = 00:01:30 . Memory (MB): peak = 1306.453 ; gain = 245.566
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/spmv_kernel_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/spmv_kernel_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/spmv_kernel_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/spmv_kernel_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/spmv_kernel_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/spmv_kernel_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/spmv_kernel_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/spmv_kernel_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/spmv_kernel_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/spmv_kernel_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_6_no_dsp_1_U3/spmv_kernel_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/sitofp_32ns_32_6_no_dsp_1_U3/spmv_kernel_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_6_no_dsp_1_U3/spmv_kernel_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/sitofp_32ns_32_6_no_dsp_1_U3/spmv_kernel_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_6_no_dsp_1_U3/spmv_kernel_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'inst/sitofp_32ns_32_6_no_dsp_1_U3/spmv_kernel_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_6_no_dsp_1_U3/spmv_kernel_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'inst/sitofp_32ns_32_6_no_dsp_1_U3/spmv_kernel_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_6_no_dsp_1_U3/spmv_kernel_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/sitofp_32ns_32_6_no_dsp_1_U3/spmv_kernel_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_6_no_dsp_1_U3/spmv_kernel_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/sitofp_32ns_32_6_no_dsp_1_U3/spmv_kernel_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_6_no_dsp_1_U3/spmv_kernel_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/sitofp_32ns_32_6_no_dsp_1_U3/spmv_kernel_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_6_no_dsp_1_U3/spmv_kernel_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/sitofp_32ns_32_6_no_dsp_1_U3/spmv_kernel_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_6_no_dsp_1_U3/spmv_kernel_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/sitofp_32ns_32_6_no_dsp_1_U3/spmv_kernel_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:46 ; elapsed = 00:02:28 . Memory (MB): peak = 1306.453 ; gain = 245.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:09 ; elapsed = 00:02:58 . Memory (MB): peak = 1337.125 ; gain = 276.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:14 ; elapsed = 00:03:04 . Memory (MB): peak = 1373.262 ; gain = 312.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem_0_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_0_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_1_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/row_indices_diff_local_U/spmv_kernel_x_local_ram_U/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/row_indices_diff_local_U/spmv_kernel_x_local_ram_U/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/row_indices_diff_local_U/spmv_kernel_x_local_ram_U/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/row_indices_diff_local_U/spmv_kernel_x_local_ram_U/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/row_indices_diff_local_U/spmv_kernel_x_local_ram_U/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/row_indices_diff_local_U/spmv_kernel_x_local_ram_U/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/row_indices_diff_local_U/spmv_kernel_x_local_ram_U/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/row_indices_diff_local_U/spmv_kernel_x_local_ram_U/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/row_indices_diff_local_U/spmv_kernel_x_local_ram_U/ram_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/row_indices_diff_local_U/spmv_kernel_x_local_ram_U/ram_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/row_indices_diff_local_U/spmv_kernel_x_local_ram_U/ram_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/row_indices_diff_local_U/spmv_kernel_x_local_ram_U/ram_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/row_indices_diff_local_U/spmv_kernel_x_local_ram_U/ram_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/row_indices_diff_local_U/spmv_kernel_x_local_ram_U/ram_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/row_indices_diff_local_U/spmv_kernel_x_local_ram_U/ram_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/row_indices_diff_local_U/spmv_kernel_x_local_ram_U/ram_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/row_indices_diff_local_U/spmv_kernel_x_local_ram_U/ram_reg_1_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/row_indices_diff_local_U/spmv_kernel_x_local_ram_U/ram_reg_1_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/row_indices_diff_local_U/spmv_kernel_x_local_ram_U/ram_reg_1_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/row_indices_diff_local_U/spmv_kernel_x_local_ram_U/ram_reg_1_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/row_indices_diff_local_U/spmv_kernel_x_local_ram_U/ram_reg_1_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/row_indices_diff_local_U/spmv_kernel_x_local_ram_U/ram_reg_1_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/row_indices_diff_local_U/spmv_kernel_x_local_ram_U/ram_reg_1_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/row_indices_diff_local_U/spmv_kernel_x_local_ram_U/ram_reg_1_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/row_indices_diff_local_U/spmv_kernel_x_local_ram_U/ram_reg_1_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/row_indices_diff_local_U/spmv_kernel_x_local_ram_U/ram_reg_1_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/row_indices_diff_local_U/spmv_kernel_x_local_ram_U/ram_reg_1_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/row_indices_diff_local_U/spmv_kernel_x_local_ram_U/ram_reg_1_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/row_indices_diff_local_U/spmv_kernel_x_local_ram_U/ram_reg_1_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/row_indices_diff_local_U/spmv_kernel_x_local_ram_U/ram_reg_1_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/row_indices_diff_local_U/spmv_kernel_x_local_ram_U/ram_reg_1_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/row_indices_diff_local_U/spmv_kernel_x_local_ram_U/ram_reg_1_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:22 ; elapsed = 00:03:17 . Memory (MB): peak = 1406.770 ; gain = 345.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:32 ; elapsed = 00:03:29 . Memory (MB): peak = 1411.586 ; gain = 350.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:32 ; elapsed = 00:03:29 . Memory (MB): peak = 1411.586 ; gain = 350.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:35 ; elapsed = 00:03:32 . Memory (MB): peak = 1411.586 ; gain = 350.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:35 ; elapsed = 00:03:32 . Memory (MB): peak = 1411.586 ; gain = 350.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:35 ; elapsed = 00:03:33 . Memory (MB): peak = 1412.551 ; gain = 351.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:35 ; elapsed = 00:03:33 . Memory (MB): peak = 1412.551 ; gain = 351.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   382|
|2     |DSP48E1  |     5|
|7     |LUT1     |   300|
|8     |LUT2     |   436|
|9     |LUT3     |  1165|
|10    |LUT4     |   424|
|11    |LUT5     |   756|
|12    |LUT6     |   993|
|13    |MUXCY    |   151|
|14    |MUXF7    |     4|
|15    |RAMB18E1 |     3|
|16    |RAMB36E1 |   128|
|19    |SRL16E   |   275|
|20    |XORCY    |    81|
|21    |FDE      |    19|
|22    |FDRE     |  4829|
|23    |FDSE     |    10|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:35 ; elapsed = 00:03:33 . Memory (MB): peak = 1412.551 ; gain = 351.664
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:51 ; elapsed = 00:03:18 . Memory (MB): peak = 1412.551 ; gain = 295.461
Synthesis Optimization Complete : Time (s): cpu = 00:02:36 ; elapsed = 00:03:33 . Memory (MB): peak = 1412.551 ; gain = 351.664
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.588 . Memory (MB): peak = 1412.551 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 773 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1422.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 59 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 40 instances
  FDE => FDRE: 19 instances

INFO: [Common 17-83] Releasing license: Synthesis
148 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:54 ; elapsed = 00:04:02 . Memory (MB): peak = 1422.656 ; gain = 361.770
INFO: [Common 17-1381] The checkpoint 'D:/xilinx/minorproject_final/project_1/project_1.runs/design_1_spmv_kernel_0_0_synth_1/design_1_spmv_kernel_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1422.656 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_spmv_kernel_0_0, cache-ID = 1384b350c9bacd9e
INFO: [Coretcl 2-1174] Renamed 171 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/xilinx/minorproject_final/project_1/project_1.runs/design_1_spmv_kernel_0_0_synth_1/design_1_spmv_kernel_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_spmv_kernel_0_0_utilization_synth.rpt -pb design_1_spmv_kernel_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 14 15:11:48 2023...
