{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 10 21:21:16 2018 " "Info: Processing started: Sun Jun 10 21:21:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off soma_sub -c soma_sub " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off soma_sub -c soma_sub" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cla4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla4-struct " "Info: Found design unit 1: cla4-struct" {  } { { "cla4.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/cla4.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cla4 " "Info: Found entity 1: cla4" {  } { { "cla4.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/cla4.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cla16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla16-struct " "Info: Found design unit 1: cla16-struct" {  } { { "cla16.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/cla16.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cla16 " "Info: Found entity 1: cla16" {  } { { "cla16.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/cla16.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flop-synth " "Info: Found design unit 1: flop-synth" {  } { { "flop.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/flop.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 flop " "Info: Found entity 1: flop" {  } { { "flop.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/flop.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-synth " "Info: Found design unit 1: fulladder-synth" {  } { { "fulladder.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/fulladder.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Info: Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/fulladder.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file inv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inv-synth " "Info: Found design unit 1: inv-synth" {  } { { "inv.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/inv.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 inv " "Info: Found entity 1: inv" {  } { { "inv.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/inv.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma_sub.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file soma_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soma_sub-struct " "Info: Found design unit 1: soma_sub-struct" {  } { { "soma_sub.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/soma_sub.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 soma_sub " "Info: Found entity 1: soma_sub" {  } { { "soma_sub.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/soma_sub.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vuaparalela.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vuaparalela.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vuaparalela-synth " "Info: Found design unit 1: vuaparalela-synth" {  } { { "vuaparalela.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/vuaparalela.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vuaparalela " "Info: Found entity 1: vuaparalela" {  } { { "vuaparalela.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/vuaparalela.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vuaparalela_16bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vuaparalela_16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vuaparalela_16bits-synth " "Info: Found design unit 1: vuaparalela_16bits-synth" {  } { { "vuaparalela_16bits.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/vuaparalela_16bits.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vuaparalela_16bits " "Info: Found entity 1: vuaparalela_16bits" {  } { { "vuaparalela_16bits.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/vuaparalela_16bits.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "soma_sub " "Info: Elaborating entity \"soma_sub\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv inv:inversor " "Info: Elaborating entity \"inv\" for hierarchy \"inv:inversor\"" {  } { { "soma_sub.vhd" "inversor" { Text "C:/Users/Italo/Desktop/Proj Final/soma_sub.vhd" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flop flop:acumulador " "Info: Elaborating entity \"flop\" for hierarchy \"flop:acumulador\"" {  } { { "soma_sub.vhd" "acumulador" { Text "C:/Users/Italo/Desktop/Proj Final/soma_sub.vhd" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla16 cla16:somador " "Info: Elaborating entity \"cla16\" for hierarchy \"cla16:somador\"" {  } { { "soma_sub.vhd" "somador" { Text "C:/Users/Italo/Desktop/Proj Final/soma_sub.vhd" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ignore cla16.vhd(29) " "Warning (10036): Verilog HDL or VHDL warning at cla16.vhd(29): object \"ignore\" assigned a value but never read" {  } { { "cla16.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/cla16.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla4 cla16:somador\|cla4:cla4_1 " "Info: Elaborating entity \"cla4\" for hierarchy \"cla16:somador\|cla4:cla4_1\"" {  } { { "cla16.vhd" "cla4_1" { Text "C:/Users/Italo/Desktop/Proj Final/cla16.vhd" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ignore cla4.vhd(27) " "Warning (10036): Verilog HDL or VHDL warning at cla4.vhd(27): object \"ignore\" assigned a value but never read" {  } { { "cla4.vhd" "" { Text "C:/Users/Italo/Desktop/Proj Final/cla4.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vuaparalela cla16:somador\|cla4:cla4_1\|vuaparalela:carry " "Info: Elaborating entity \"vuaparalela\" for hierarchy \"cla16:somador\|cla4:cla4_1\|vuaparalela:carry\"" {  } { { "cla4.vhd" "carry" { Text "C:/Users/Italo/Desktop/Proj Final/cla4.vhd" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder cla16:somador\|cla4:cla4_1\|fulladder:somador0 " "Info: Elaborating entity \"fulladder\" for hierarchy \"cla16:somador\|cla4:cla4_1\|fulladder:somador0\"" {  } { { "cla4.vhd" "somador0" { Text "C:/Users/Italo/Desktop/Proj Final/cla4.vhd" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vuaparalela_16bits cla16:somador\|vuaparalela_16bits:v1 " "Info: Elaborating entity \"vuaparalela_16bits\" for hierarchy \"cla16:somador\|vuaparalela_16bits:v1\"" {  } { { "cla16.vhd" "v1" { Text "C:/Users/Italo/Desktop/Proj Final/cla16.vhd" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_ENTITY_IS_MISSING" "multiplexador0 mux2 " "Error: Node instance \"multiplexador0\" instantiates undefined entity \"mux2\"" {  } { { "soma_sub.vhd" "multiplexador0" { Text "C:/Users/Italo/Desktop/Proj Final/soma_sub.vhd" 43 0 0 } }  } 0 0 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_ENTITY_IS_MISSING" "multiplexador1 mux2 " "Error: Node instance \"multiplexador1\" instantiates undefined entity \"mux2\"" {  } { { "soma_sub.vhd" "multiplexador1" { Text "C:/Users/Italo/Desktop/Proj Final/soma_sub.vhd" 45 0 0 } }  } 0 0 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "268 " "Error: Peak virtual memory: 268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 10 21:21:17 2018 " "Error: Processing ended: Sun Jun 10 21:21:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Error: Quartus II Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
