arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	ap_mem	ap_time	ap_full_legalizer_mem	ap_full_legalizer_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	num_global_nets	num_routed_nets	
timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml	verilog/multiclock_output_and_latch.v	common_--target_utilization_0.01_--two_stage_clock_routing_-read_vpr_constraints_tasks/regression_tests/vtr_reg_strong/strong_routing_constraints/multi_clock_routing_constraints.xml_--clock_modeling_dedicated_network	3.21	vpr	62.14 MiB		-1	-1	0.15	16500	1	0.05	-1	-1	32040	-1	-1	2	6	0	0	success	v8.0.0-11548-gf337eb353	release IPO VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-10-12T10:12:21	betzgrp-wintermute.eecg.utoronto.ca	/home/singera8/vtr-verilog-to-routing/vtr_flow/tasks	63632	6	1	16	17	2	10	9	17	17	289	-1	auto	23.6 MiB	0.02	82	27	5	22	0	62.1 MiB	0.00	0.00	1.83313	-4.52227	-1.83313	0.805	0.63	4.5928e-05	3.9482e-05	0.000306382	0.000268718	-1	-1	-1	-1	20	145	2	1.34605e+07	107788	411619.	1424.29	0.44	0.00206436	0.00190427	24098	82050	-1	147	4	15	15	35806	12084	2.78102	0.805	-5.85443	-2.78102	-0.654148	-0.329288	535376.	1852.51	0.14	0.23	0.08	-1	-1	0.14	0.001773	0.00165079	1	9	
timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml	verilog/and_latch.v	common_--target_utilization_0.01_--two_stage_clock_routing_-read_vpr_constraints_tasks/regression_tests/vtr_reg_strong/strong_routing_constraints/multi_clock_routing_constraints.xml_--clock_modeling_dedicated_network	1.97	vpr	61.79 MiB		-1	-1	0.13	16288	1	0.02	-1	-1	29984	-1	-1	1	3	0	0	success	v8.0.0-11548-gf337eb353	release IPO VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-10-12T10:12:21	betzgrp-wintermute.eecg.utoronto.ca	/home/singera8/vtr-verilog-to-routing/vtr_flow/tasks	63268	3	1	5	6	1	4	5	13	13	169	-1	auto	23.2 MiB	0.01	38	12	1	11	0	61.8 MiB	0.00	0.00	1.01347	-1.57988	-1.01347	1.01347	0.32	2.0625e-05	1.4202e-05	0.000120894	9.6334e-05	-1	-1	-1	-1	20	59	2	6.63067e+06	53894	227243.	1344.63	0.25	0.00144866	0.00135193	13251	44387	-1	61	1	4	4	4268	1433	1.65474	1.65474	-1.68612	-1.65474	-0.226831	-0.226831	294987.	1745.49	0.07	0.12	0.04	-1	-1	0.07	0.00122606	0.00118524	0	4	
timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml	verilog/multiclock_output_and_latch.v	common_--target_utilization_0.01_--two_stage_clock_routing_-read_vpr_constraints_tasks/regression_tests/vtr_reg_strong/strong_routing_constraints/multi_clock_routing_constraints.xml_--clock_modeling_dedicated_network	3.18	vpr	62.38 MiB		-1	-1	0.16	16412	1	0.05	-1	-1	32020	-1	-1	2	6	0	0	success	v8.0.0-11548-gf337eb353	release IPO VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-10-12T10:12:21	betzgrp-wintermute.eecg.utoronto.ca	/home/singera8/vtr-verilog-to-routing/vtr_flow/tasks	63876	6	1	16	17	2	10	9	17	17	289	-1	auto	23.8 MiB	0.02	82	27	5	22	0	62.4 MiB	0.00	0.00	1.83475	-4.52496	-1.83475	0.805	0.62	4.5751e-05	3.913e-05	0.000305815	0.00026722	-1	-1	-1	-1	20	145	1	1.34605e+07	107788	424167.	1467.71	0.45	0.00198627	0.00183447	24098	84646	-1	135	1	9	9	13287	4443	2.34012	0.805	-4.96572	-2.34012	-0.653042	-0.329288	547923.	1895.93	0.13	0.22	0.07	-1	-1	0.13	0.00144006	0.00137507	1	9	
timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml	verilog/and_latch.v	common_--target_utilization_0.01_--two_stage_clock_routing_-read_vpr_constraints_tasks/regression_tests/vtr_reg_strong/strong_routing_constraints/multi_clock_routing_constraints.xml_--clock_modeling_dedicated_network	1.97	vpr	61.91 MiB		-1	-1	0.15	16456	1	0.02	-1	-1	29860	-1	-1	1	3	0	0	success	v8.0.0-11548-gf337eb353	release IPO VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-10-12T10:12:21	betzgrp-wintermute.eecg.utoronto.ca	/home/singera8/vtr-verilog-to-routing/vtr_flow/tasks	63400	3	1	5	6	1	4	5	13	13	169	-1	auto	23.2 MiB	0.01	38	12	1	11	0	61.9 MiB	0.00	0.00	1.01347	-1.57988	-1.01347	1.01347	0.33	2.0238e-05	1.4745e-05	0.000129581	0.000104722	-1	-1	-1	-1	20	64	2	6.63067e+06	53894	235789.	1395.20	0.25	0.00142631	0.0013266	13251	46155	-1	65	1	4	4	4385	1450	1.86348	1.86348	-1.89487	-1.86348	-0.226831	-0.226831	303533.	1796.05	0.07	0.13	0.04	-1	-1	0.07	0.0011908	0.00115451	0	4	
timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml	verilog/multiclock_output_and_latch.v	common_--target_utilization_0.01_--two_stage_clock_routing_-read_vpr_constraints_tasks/regression_tests/vtr_reg_strong/strong_routing_constraints/multi_clock_routing_constraints.xml_--clock_modeling_dedicated_network	3.19	vpr	62.24 MiB		-1	-1	0.15	16528	1	0.05	-1	-1	32172	-1	-1	2	6	0	0	success	v8.0.0-11548-gf337eb353	release IPO VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-10-12T10:12:21	betzgrp-wintermute.eecg.utoronto.ca	/home/singera8/vtr-verilog-to-routing/vtr_flow/tasks	63736	6	1	16	17	2	10	9	17	17	289	-1	auto	23.6 MiB	0.02	82	27	5	22	0	62.2 MiB	0.00	0.00	1.83313	-4.52227	-1.83313	0.805	0.61	4.6371e-05	3.9834e-05	0.000306462	0.000268405	-1	-1	-1	-1	20	623	2	1.34605e+07	107788	408865.	1414.76	0.44	0.00202292	0.00185851	24098	82150	-1	625	4	15	15	40897	15620	3.72331	0.805	-7.73802	-3.72331	-2.53872	-1.27157	532630.	1843.01	0.14	0.24	0.08	-1	-1	0.14	0.00176742	0.00164337	1	9	
timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml	verilog/and_latch.v	common_--target_utilization_0.01_--two_stage_clock_routing_-read_vpr_constraints_tasks/regression_tests/vtr_reg_strong/strong_routing_constraints/multi_clock_routing_constraints.xml_--clock_modeling_dedicated_network	1.92	vpr	62.05 MiB		-1	-1	0.15	16428	1	0.02	-1	-1	29824	-1	-1	1	3	0	0	success	v8.0.0-11548-gf337eb353	release IPO VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-10-12T10:12:21	betzgrp-wintermute.eecg.utoronto.ca	/home/singera8/vtr-verilog-to-routing/vtr_flow/tasks	63536	3	1	5	6	1	4	5	13	13	169	-1	auto	23.5 MiB	0.01	38	12	1	11	0	62.0 MiB	0.00	0.00	1.01347	-1.57988	-1.01347	1.01347	0.32	3.6518e-05	3.0924e-05	0.000166856	0.000130421	-1	-1	-1	-1	20	190	2	6.63067e+06	53894	225153.	1332.26	0.24	0.00163269	0.00149103	13251	44463	-1	192	1	4	4	1305	345	2.27397	2.27397	-2.27397	-2.27397	-0.846062	-0.846062	292904.	1733.16	0.07	0.12	0.04	-1	-1	0.07	0.00124345	0.00120483	0	4	
