// Seed: 4223782592
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    output wor id_2
    , id_7,
    input tri0 id_3,
    input wire id_4,
    output wire id_5
);
  logic id_8 = id_1 + -1;
endmodule
module module_1 #(
    parameter id_12 = 32'd11,
    parameter id_4  = 32'd68
) (
    output uwire id_0,
    input uwire id_1,
    input uwire id_2,
    output wor id_3,
    input supply0 _id_4,
    input wor id_5,
    output tri id_6,
    output tri id_7,
    input supply1 id_8
    , id_11,
    input wire id_9
);
  wire  _id_12;
  logic id_13;
  assign id_13 = 1'b0;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_7,
      id_9,
      id_9,
      id_6
  );
  logic id_14 = id_14;
  wire [-1 'd0 : id_4  <  id_12] id_15;
endmodule
