Timing Analyzer report for pipeFPA64
Mon Aug 16 16:37:27 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk'
 22. Slow 1200mV 0C Model Hold: 'clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk'
 30. Fast 1200mV 0C Model Hold: 'clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Output Ports
 45. Unconstrained Output Ports
 46. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; pipeFPA64                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.07        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.9%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 196.93 MHz ; 196.93 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -4.078 ; -403.438           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.357 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -172.000                         ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                           ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.078 ; pipeFPA64:fpa|reg_s2_s3_smallreg[0]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[53] ; clk          ; clk         ; 1.000        ; 0.252      ; 5.325      ;
; -4.042 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; clk          ; clk         ; 1.000        ; -0.055     ; 4.982      ;
; -3.959 ; pipeFPA64:fpa|reg_s2_s3_smallreg[0]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[52] ; clk          ; clk         ; 1.000        ; 0.252      ; 5.206      ;
; -3.959 ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[53] ; clk          ; clk         ; 1.000        ; 0.252      ; 5.206      ;
; -3.941 ; pipeFPA64:fpa|reg_s2_s3_smallreg[16]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[53] ; clk          ; clk         ; 1.000        ; -0.114     ; 4.822      ;
; -3.928 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[7]   ; clk          ; clk         ; 1.000        ; -0.055     ; 4.868      ;
; -3.927 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[5]   ; clk          ; clk         ; 1.000        ; -0.055     ; 4.867      ;
; -3.910 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[13]  ; clk          ; clk         ; 1.000        ; -0.055     ; 4.850      ;
; -3.901 ; pipeFPA64:fpa|reg_s2_s3_smallreg[10]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[53] ; clk          ; clk         ; 1.000        ; 0.254      ; 5.150      ;
; -3.881 ; pipeFPA64:fpa|reg_s2_s3_smallreg[1]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[53] ; clk          ; clk         ; 1.000        ; 0.252      ; 5.128      ;
; -3.847 ; pipeFPA64:fpa|reg_s2_s3_smallreg[4]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[53] ; clk          ; clk         ; 1.000        ; 0.252      ; 5.094      ;
; -3.847 ; pipeFPA64:fpa|reg_s2_s3_smallreg[1]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[52] ; clk          ; clk         ; 1.000        ; 0.252      ; 5.094      ;
; -3.846 ; pipeFPA64:fpa|reg_s2_s3_smallreg[0]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[50] ; clk          ; clk         ; 1.000        ; 0.252      ; 5.093      ;
; -3.840 ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[52] ; clk          ; clk         ; 1.000        ; 0.252      ; 5.087      ;
; -3.831 ; pipeFPA64:fpa|reg_s2_s3_smallreg[0]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[49] ; clk          ; clk         ; 1.000        ; 0.252      ; 5.078      ;
; -3.822 ; pipeFPA64:fpa|reg_s2_s3_smallreg[16]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[52] ; clk          ; clk         ; 1.000        ; -0.114     ; 4.703      ;
; -3.805 ; pipeFPA64:fpa|reg_s1_s2_smallshift[0] ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; clk          ; clk         ; 1.000        ; -0.056     ; 4.744      ;
; -3.802 ; pipeFPA64:fpa|reg_s1_s2_smallshift[2] ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; clk          ; clk         ; 1.000        ; -0.056     ; 4.741      ;
; -3.795 ; pipeFPA64:fpa|reg_s2_s3_smallreg[5]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[53] ; clk          ; clk         ; 1.000        ; 0.252      ; 5.042      ;
; -3.782 ; pipeFPA64:fpa|reg_s2_s3_smallreg[10]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[52] ; clk          ; clk         ; 1.000        ; 0.254      ; 5.031      ;
; -3.779 ; pipeFPA64:fpa|reg_s2_s3_smallreg[5]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[52] ; clk          ; clk         ; 1.000        ; 0.252      ; 5.026      ;
; -3.777 ; pipeFPA64:fpa|reg_s2_s3_smallreg[0]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[51] ; clk          ; clk         ; 1.000        ; 0.252      ; 5.024      ;
; -3.763 ; pipeFPA64:fpa|reg_s2_s3_smallreg[3]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[53] ; clk          ; clk         ; 1.000        ; 0.252      ; 5.010      ;
; -3.762 ; pipeFPA64:fpa|reg_s1_s2_smallshift[3] ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; clk          ; clk         ; 1.000        ; -0.056     ; 4.701      ;
; -3.747 ; pipeFPA64:fpa|reg_s2_s3_smallreg[8]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[53] ; clk          ; clk         ; 1.000        ; 0.252      ; 4.994      ;
; -3.745 ; pipeFPA64:fpa|reg_s1_s2_smallshift[1] ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; clk          ; clk         ; 1.000        ; -0.055     ; 4.685      ;
; -3.743 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[9]   ; clk          ; clk         ; 1.000        ; -0.055     ; 4.683      ;
; -3.737 ; pipeFPA64:fpa|reg_s2_s3_smallreg[1]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[50] ; clk          ; clk         ; 1.000        ; 0.252      ; 4.984      ;
; -3.735 ; pipeFPA64:fpa|reg_s2_s3_smallreg[3]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[52] ; clk          ; clk         ; 1.000        ; 0.252      ; 4.982      ;
; -3.732 ; pipeFPA64:fpa|reg_s2_s3_smallreg[6]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[53] ; clk          ; clk         ; 1.000        ; 0.252      ; 4.979      ;
; -3.728 ; pipeFPA64:fpa|reg_s2_s3_smallreg[4]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[52] ; clk          ; clk         ; 1.000        ; 0.252      ; 4.975      ;
; -3.727 ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[50] ; clk          ; clk         ; 1.000        ; 0.252      ; 4.974      ;
; -3.716 ; pipeFPA64:fpa|reg_s2_s3_smallreg[0]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[47] ; clk          ; clk         ; 1.000        ; 0.252      ; 4.963      ;
; -3.712 ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[49] ; clk          ; clk         ; 1.000        ; 0.252      ; 4.959      ;
; -3.709 ; pipeFPA64:fpa|reg_s2_s3_smallreg[16]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[50] ; clk          ; clk         ; 1.000        ; -0.114     ; 4.590      ;
; -3.699 ; pipeFPA64:fpa|reg_s1_s2_smallshift[0] ; pipeFPA64:fpa|reg_s2_s3_smallreg[0]   ; clk          ; clk         ; 1.000        ; -0.056     ; 4.638      ;
; -3.699 ; pipeFPA64:fpa|reg_s1_s2_smallshift[0] ; pipeFPA64:fpa|reg_s2_s3_smallreg[4]   ; clk          ; clk         ; 1.000        ; -0.056     ; 4.638      ;
; -3.698 ; pipeFPA64:fpa|reg_s2_s3_smallreg[0]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[48] ; clk          ; clk         ; 1.000        ; 0.252      ; 4.945      ;
; -3.694 ; pipeFPA64:fpa|reg_s2_s3_smallreg[16]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[49] ; clk          ; clk         ; 1.000        ; -0.114     ; 4.575      ;
; -3.691 ; pipeFPA64:fpa|reg_s1_s2_smallshift[0] ; pipeFPA64:fpa|reg_s2_s3_smallreg[7]   ; clk          ; clk         ; 1.000        ; -0.056     ; 4.630      ;
; -3.690 ; pipeFPA64:fpa|reg_s1_s2_smallshift[0] ; pipeFPA64:fpa|reg_s2_s3_smallreg[5]   ; clk          ; clk         ; 1.000        ; -0.056     ; 4.629      ;
; -3.688 ; pipeFPA64:fpa|reg_s1_s2_smallshift[2] ; pipeFPA64:fpa|reg_s2_s3_smallreg[7]   ; clk          ; clk         ; 1.000        ; -0.056     ; 4.627      ;
; -3.687 ; pipeFPA64:fpa|reg_s1_s2_smallshift[2] ; pipeFPA64:fpa|reg_s2_s3_smallreg[5]   ; clk          ; clk         ; 1.000        ; -0.056     ; 4.626      ;
; -3.685 ; pipeFPA64:fpa|reg_s1_s2_bigshift[0]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; clk          ; clk         ; 1.000        ; -0.056     ; 4.624      ;
; -3.683 ; pipeFPA64:fpa|reg_s2_s3_smallreg[20]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[53] ; clk          ; clk         ; 1.000        ; -0.114     ; 4.564      ;
; -3.680 ; pipeFPA64:fpa|reg_s2_s3_smallreg[7]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[53] ; clk          ; clk         ; 1.000        ; 0.252      ; 4.927      ;
; -3.673 ; pipeFPA64:fpa|reg_s2_s3_smallreg[7]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[52] ; clk          ; clk         ; 1.000        ; 0.252      ; 4.920      ;
; -3.673 ; pipeFPA64:fpa|reg_s1_s2_smallshift[0] ; pipeFPA64:fpa|reg_s2_s3_smallreg[13]  ; clk          ; clk         ; 1.000        ; -0.056     ; 4.612      ;
; -3.670 ; pipeFPA64:fpa|reg_s1_s2_smallshift[2] ; pipeFPA64:fpa|reg_s2_s3_smallreg[13]  ; clk          ; clk         ; 1.000        ; -0.056     ; 4.609      ;
; -3.669 ; pipeFPA64:fpa|reg_s2_s3_smallreg[10]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[50] ; clk          ; clk         ; 1.000        ; 0.254      ; 4.918      ;
; -3.669 ; pipeFPA64:fpa|reg_s2_s3_smallreg[5]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[50] ; clk          ; clk         ; 1.000        ; 0.252      ; 4.916      ;
; -3.663 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[8]   ; clk          ; clk         ; 1.000        ; -0.055     ; 4.603      ;
; -3.659 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[6]   ; clk          ; clk         ; 1.000        ; -0.055     ; 4.599      ;
; -3.659 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[0]   ; clk          ; clk         ; 1.000        ; -0.055     ; 4.599      ;
; -3.659 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[4]   ; clk          ; clk         ; 1.000        ; -0.055     ; 4.599      ;
; -3.658 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[1]   ; clk          ; clk         ; 1.000        ; -0.055     ; 4.598      ;
; -3.658 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[3]   ; clk          ; clk         ; 1.000        ; -0.055     ; 4.598      ;
; -3.658 ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[51] ; clk          ; clk         ; 1.000        ; 0.252      ; 4.905      ;
; -3.654 ; pipeFPA64:fpa|reg_s2_s3_smallreg[10]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[49] ; clk          ; clk         ; 1.000        ; 0.254      ; 4.903      ;
; -3.653 ; pipeFPA64:fpa|reg_s1_s2_bigshift[4]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; clk          ; clk         ; 1.000        ; -0.056     ; 4.592      ;
; -3.648 ; pipeFPA64:fpa|reg_s1_s2_smallshift[3] ; pipeFPA64:fpa|reg_s2_s3_smallreg[7]   ; clk          ; clk         ; 1.000        ; -0.056     ; 4.587      ;
; -3.647 ; pipeFPA64:fpa|reg_s1_s2_smallshift[3] ; pipeFPA64:fpa|reg_s2_s3_smallreg[5]   ; clk          ; clk         ; 1.000        ; -0.056     ; 4.586      ;
; -3.640 ; pipeFPA64:fpa|reg_s2_s3_smallreg[16]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[51] ; clk          ; clk         ; 1.000        ; -0.114     ; 4.521      ;
; -3.634 ; pipeFPA64:fpa|reg_s2_s3_smallreg[1]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[49] ; clk          ; clk         ; 1.000        ; 0.252      ; 4.881      ;
; -3.631 ; pipeFPA64:fpa|reg_s1_s2_smallshift[1] ; pipeFPA64:fpa|reg_s2_s3_smallreg[7]   ; clk          ; clk         ; 1.000        ; -0.055     ; 4.571      ;
; -3.630 ; pipeFPA64:fpa|reg_s1_s2_smallshift[3] ; pipeFPA64:fpa|reg_s2_s3_smallreg[13]  ; clk          ; clk         ; 1.000        ; -0.056     ; 4.569      ;
; -3.630 ; pipeFPA64:fpa|reg_s1_s2_smallshift[1] ; pipeFPA64:fpa|reg_s2_s3_smallreg[5]   ; clk          ; clk         ; 1.000        ; -0.055     ; 4.570      ;
; -3.628 ; pipeFPA64:fpa|reg_s2_s3_smallreg[8]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[52] ; clk          ; clk         ; 1.000        ; 0.252      ; 4.875      ;
; -3.625 ; pipeFPA64:fpa|reg_s2_s3_smallreg[3]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[50] ; clk          ; clk         ; 1.000        ; 0.252      ; 4.872      ;
; -3.617 ; pipeFPA64:fpa|reg_s1_s2_smallshift[0] ; pipeFPA64:fpa|reg_s2_s3_smallreg[48]  ; clk          ; clk         ; 1.000        ; -0.060     ; 4.552      ;
; -3.615 ; pipeFPA64:fpa|reg_s2_s3_smallreg[4]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[50] ; clk          ; clk         ; 1.000        ; 0.252      ; 4.862      ;
; -3.613 ; pipeFPA64:fpa|reg_s2_s3_smallreg[6]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[52] ; clk          ; clk         ; 1.000        ; 0.252      ; 4.860      ;
; -3.613 ; pipeFPA64:fpa|reg_s1_s2_smallshift[1] ; pipeFPA64:fpa|reg_s2_s3_smallreg[13]  ; clk          ; clk         ; 1.000        ; -0.055     ; 4.553      ;
; -3.608 ; pipeFPA64:fpa|reg_s1_s2_smallshift[0] ; pipeFPA64:fpa|reg_s2_s3_smallreg[12]  ; clk          ; clk         ; 1.000        ; -0.059     ; 4.544      ;
; -3.600 ; pipeFPA64:fpa|reg_s2_s3_smallreg[4]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[49] ; clk          ; clk         ; 1.000        ; 0.252      ; 4.847      ;
; -3.600 ; pipeFPA64:fpa|reg_s2_s3_smallreg[10]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[51] ; clk          ; clk         ; 1.000        ; 0.254      ; 4.849      ;
; -3.597 ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[47] ; clk          ; clk         ; 1.000        ; 0.252      ; 4.844      ;
; -3.593 ; pipeFPA64:fpa|reg_s2_s3_smallreg[1]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[48] ; clk          ; clk         ; 1.000        ; 0.252      ; 4.840      ;
; -3.588 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[21]  ; clk          ; clk         ; 1.000        ; -0.055     ; 4.528      ;
; -3.586 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[29]  ; clk          ; clk         ; 1.000        ; -0.055     ; 4.526      ;
; -3.585 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[37]  ; clk          ; clk         ; 1.000        ; -0.055     ; 4.525      ;
; -3.584 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[39]  ; clk          ; clk         ; 1.000        ; -0.055     ; 4.524      ;
; -3.583 ; pipeFPA64:fpa|reg_s2_s3_smallreg[9]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[53] ; clk          ; clk         ; 1.000        ; 0.252      ; 4.830      ;
; -3.582 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[33]  ; clk          ; clk         ; 1.000        ; -0.055     ; 4.522      ;
; -3.582 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[45]  ; clk          ; clk         ; 1.000        ; -0.055     ; 4.522      ;
; -3.582 ; pipeFPA64:fpa|reg_s1_s2_smallshift[6] ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; clk          ; clk         ; 1.000        ; -0.056     ; 4.521      ;
; -3.580 ; pipeFPA64:fpa|reg_s2_s3_smallreg[1]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[51] ; clk          ; clk         ; 1.000        ; 0.252      ; 4.827      ;
; -3.579 ; pipeFPA64:fpa|reg_s2_s3_smallreg[16]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[47] ; clk          ; clk         ; 1.000        ; -0.114     ; 4.460      ;
; -3.579 ; pipeFPA64:fpa|reg_s1_s2_bigshift[0]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[0]   ; clk          ; clk         ; 1.000        ; -0.056     ; 4.518      ;
; -3.579 ; pipeFPA64:fpa|reg_s1_s2_bigshift[0]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[4]   ; clk          ; clk         ; 1.000        ; -0.056     ; 4.518      ;
; -3.579 ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[48] ; clk          ; clk         ; 1.000        ; 0.252      ; 4.826      ;
; -3.575 ; pipeFPA64:fpa|reg_s1_s2_smallshift[4] ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; clk          ; clk         ; 1.000        ; -0.056     ; 4.514      ;
; -3.574 ; pipeFPA64:fpa|reg_s1_s2_bigshift[3]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; clk          ; clk         ; 1.000        ; -0.056     ; 4.513      ;
; -3.573 ; pipeFPA64:fpa|reg_s1_s2_bigshift[2]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; clk          ; clk         ; 1.000        ; -0.056     ; 4.512      ;
; -3.571 ; pipeFPA64:fpa|reg_s1_s2_bigshift[0]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[7]   ; clk          ; clk         ; 1.000        ; -0.056     ; 4.510      ;
; -3.570 ; pipeFPA64:fpa|reg_s2_s3_smallreg[9]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[52] ; clk          ; clk         ; 1.000        ; 0.252      ; 4.817      ;
; -3.570 ; pipeFPA64:fpa|reg_s1_s2_bigshift[0]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[5]   ; clk          ; clk         ; 1.000        ; -0.056     ; 4.509      ;
; -3.564 ; pipeFPA64:fpa|reg_s2_s3_smallreg[20]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[52] ; clk          ; clk         ; 1.000        ; -0.114     ; 4.445      ;
; -3.563 ; pipeFPA64:fpa|reg_s2_s3_smallreg[7]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[50] ; clk          ; clk         ; 1.000        ; 0.252      ; 4.810      ;
; -3.562 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[35]  ; clk          ; clk         ; 1.000        ; -0.061     ; 4.496      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                          ;
+-------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.357 ; icount[2]                            ; icount[2]                             ; clk          ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; icount[0]                            ; icount[0]                             ; clk          ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; icount[1]                            ; icount[1]                             ; clk          ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; mistake                              ; mistake                               ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ocount[3]                            ; ocount[3]                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ocount[2]                            ; ocount[2]                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ocount[1]                            ; ocount[1]                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; ocount[0]                            ; ocount[0]                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.580      ;
; 0.396 ; pipeFPA64:fpa|reg_s2_s3_smallreg[35] ; pipeFPA64:fpa|reg_s3_s4_resultreg[35] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.615      ;
; 0.414 ; pipeFPA64:fpa|reg_s2_s3_smallreg[45] ; pipeFPA64:fpa|reg_s3_s4_resultreg[45] ; clk          ; clk         ; 0.000        ; 0.419      ; 0.990      ;
; 0.418 ; ocount[3]                            ; ocount[0]                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.637      ;
; 0.420 ; ocount[3]                            ; expected_result[52]                   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.639      ;
; 0.421 ; ocount[3]                            ; expected_result[54]                   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.640      ;
; 0.422 ; ocount[3]                            ; expected_result[62]                   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.641      ;
; 0.424 ; ocount[3]                            ; expected_result[63]                   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.643      ;
; 0.432 ; icount[2]                            ; number2[52]                           ; clk          ; clk         ; 0.000        ; 0.063      ; 0.652      ;
; 0.432 ; icount[2]                            ; icount[0]                             ; clk          ; clk         ; 0.000        ; 0.063      ; 0.652      ;
; 0.433 ; icount[2]                            ; number2[53]                           ; clk          ; clk         ; 0.000        ; 0.063      ; 0.653      ;
; 0.433 ; icount[2]                            ; number1[48]                           ; clk          ; clk         ; 0.000        ; 0.063      ; 0.653      ;
; 0.433 ; icount[2]                            ; icount[1]                             ; clk          ; clk         ; 0.000        ; 0.063      ; 0.653      ;
; 0.433 ; ocount[1]                            ; ocount[2]                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.652      ;
; 0.434 ; icount[2]                            ; number2[50]                           ; clk          ; clk         ; 0.000        ; 0.063      ; 0.654      ;
; 0.434 ; ocount[1]                            ; ocount[3]                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.653      ;
; 0.439 ; icount[1]                            ; icount[2]                             ; clk          ; clk         ; 0.000        ; 0.063      ; 0.659      ;
; 0.519 ; pipeFPA64:fpa|reg_s1_s2_resultsign   ; pipeFPA64:fpa|reg_s2_s3_resultsign    ; clk          ; clk         ; 0.000        ; 0.062      ; 0.738      ;
; 0.525 ; pipeFPA64:fpa|reg_s2_s3_smallreg[6]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[6]  ; clk          ; clk         ; 0.000        ; 0.065      ; 0.747      ;
; 0.531 ; pipeFPA64:fpa|reg_s2_s3_smallreg[15] ; pipeFPA64:fpa|reg_s3_s4_resultreg[15] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.750      ;
; 0.534 ; icount[0]                            ; number2[52]                           ; clk          ; clk         ; 0.000        ; 0.063      ; 0.754      ;
; 0.535 ; icount[0]                            ; number2[53]                           ; clk          ; clk         ; 0.000        ; 0.063      ; 0.755      ;
; 0.538 ; ocount[0]                            ; expected_result[52]                   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.757      ;
; 0.539 ; icount[0]                            ; number1[48]                           ; clk          ; clk         ; 0.000        ; 0.063      ; 0.759      ;
; 0.541 ; ocount[0]                            ; expected_result[62]                   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.760      ;
; 0.542 ; ocount[0]                            ; expected_result[54]                   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.761      ;
; 0.545 ; ocount[0]                            ; expected_result[63]                   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.764      ;
; 0.546 ; pipeFPA64:fpa|reg_s2_s3_number1[63]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[32] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.765      ;
; 0.547 ; pipeFPA64:fpa|reg_s2_s3_number1[63]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[36] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.766      ;
; 0.547 ; pipeFPA64:fpa|reg_s2_s3_number1[63]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[34] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.766      ;
; 0.556 ; number2[52]                          ; pipeFPA64:fpa|reg_s1_s2_number2[63]   ; clk          ; clk         ; 0.000        ; 0.063      ; 0.776      ;
; 0.565 ; icount[2]                            ; number2[54]                           ; clk          ; clk         ; 0.000        ; 0.063      ; 0.785      ;
; 0.567 ; ocount[3]                            ; Done~reg0                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.786      ;
; 0.568 ; ocount[3]                            ; expected_result[53]                   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.787      ;
; 0.568 ; icount[2]                            ; number2[55]                           ; clk          ; clk         ; 0.000        ; 0.063      ; 0.788      ;
; 0.570 ; icount[2]                            ; number2[47]                           ; clk          ; clk         ; 0.000        ; 0.063      ; 0.790      ;
; 0.577 ; pipeFPA64:fpa|reg_s2_s3_smallreg[23] ; pipeFPA64:fpa|reg_s3_s4_resultreg[23] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.796      ;
; 0.578 ; pipeFPA64:fpa|reg_s2_s3_smallreg[34] ; pipeFPA64:fpa|reg_s3_s4_resultreg[34] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.797      ;
; 0.581 ; number2[50]                          ; pipeFPA64:fpa|reg_s1_s2_resultsign    ; clk          ; clk         ; 0.000        ; 0.063      ; 0.801      ;
; 0.611 ; icount[0]                            ; icount[2]                             ; clk          ; clk         ; 0.000        ; 0.063      ; 0.831      ;
; 0.612 ; ocount[2]                            ; expected_result[52]                   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.831      ;
; 0.615 ; ocount[0]                            ; ocount[3]                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.834      ;
; 0.615 ; ocount[1]                            ; expected_result[52]                   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.834      ;
; 0.615 ; icount[1]                            ; number2[52]                           ; clk          ; clk         ; 0.000        ; 0.063      ; 0.835      ;
; 0.617 ; icount[1]                            ; number2[50]                           ; clk          ; clk         ; 0.000        ; 0.063      ; 0.837      ;
; 0.618 ; ocount[2]                            ; ocount[3]                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.837      ;
; 0.618 ; icount[1]                            ; number2[53]                           ; clk          ; clk         ; 0.000        ; 0.063      ; 0.838      ;
; 0.620 ; pipeFPA64:fpa|reg_s2_s3_smallreg[21] ; pipeFPA64:fpa|reg_s3_s4_resultreg[21] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.839      ;
; 0.621 ; ocount[0]                            ; ocount[1]                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.840      ;
; 0.625 ; ocount[0]                            ; ocount[2]                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.844      ;
; 0.630 ; ocount[2]                            ; ocount[0]                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.849      ;
; 0.631 ; ocount[1]                            ; expected_result[54]                   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.850      ;
; 0.631 ; ocount[1]                            ; expected_result[63]                   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.850      ;
; 0.633 ; pipeFPA64:fpa|reg_s2_s3_number1[63]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[35] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.852      ;
; 0.634 ; ocount[2]                            ; expected_result[54]                   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.853      ;
; 0.635 ; ocount[1]                            ; ocount[0]                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.854      ;
; 0.637 ; icount[1]                            ; number1[48]                           ; clk          ; clk         ; 0.000        ; 0.063      ; 0.857      ;
; 0.638 ; ocount[1]                            ; expected_result[62]                   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.857      ;
; 0.639 ; pipeFPA64:fpa|reg_s2_s3_number1[63]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[38] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.858      ;
; 0.639 ; ocount[2]                            ; expected_result[62]                   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.858      ;
; 0.642 ; pipeFPA64:fpa|reg_s2_s3_number1[63]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[37] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.861      ;
; 0.643 ; pipeFPA64:fpa|reg_s2_s3_number1[63]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[33] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.862      ;
; 0.643 ; pipeFPA64:fpa|reg_s2_s3_number1[63]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[31] ; clk          ; clk         ; 0.000        ; 0.062      ; 0.862      ;
; 0.644 ; icount[1]                            ; icount[0]                             ; clk          ; clk         ; 0.000        ; 0.063      ; 0.864      ;
; 0.650 ; ocount[2]                            ; expected_result[63]                   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.869      ;
; 0.652 ; pipeFPA64:fpa|reg_s2_s3_number1[63]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[40] ; clk          ; clk         ; 0.000        ; 0.430      ; 1.239      ;
; 0.654 ; pipeFPA64:fpa|reg_s2_s3_bigshift[10] ; pipeFPA64:fpa|reg_s3_s4_bigshift[10]  ; clk          ; clk         ; 0.000        ; 0.062      ; 0.873      ;
; 0.654 ; pipeFPA64:fpa|reg_s2_s3_bigshift[2]  ; pipeFPA64:fpa|reg_s3_s4_bigshift[2]   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.873      ;
; 0.660 ; pipeFPA64:fpa|reg_s1_s2_bigreg[47]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[49]  ; clk          ; clk         ; 0.000        ; 0.427      ; 1.244      ;
; 0.663 ; icount[0]                            ; icount[1]                             ; clk          ; clk         ; 0.000        ; 0.063      ; 0.883      ;
; 0.673 ; ocount[0]                            ; expected_result[53]                   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.892      ;
; 0.676 ; ocount[0]                            ; Done~reg0                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.895      ;
; 0.677 ; pipeFPA64:fpa|reg_s1_s2_bigshift[3]  ; pipeFPA64:fpa|reg_s2_s3_bigshift[3]   ; clk          ; clk         ; 0.000        ; 0.061      ; 0.895      ;
; 0.680 ; icount[0]                            ; number2[55]                           ; clk          ; clk         ; 0.000        ; 0.063      ; 0.900      ;
; 0.685 ; icount[0]                            ; number2[54]                           ; clk          ; clk         ; 0.000        ; 0.063      ; 0.905      ;
; 0.685 ; icount[0]                            ; number2[47]                           ; clk          ; clk         ; 0.000        ; 0.063      ; 0.905      ;
; 0.687 ; pipeFPA64:fpa|reg_s1_s2_number1[63]  ; pipeFPA64:fpa|reg_s2_s3_number1[63]   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.906      ;
; 0.724 ; pipeFPA64:fpa|reg_s2_s3_bigreg[50]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[50] ; clk          ; clk         ; 0.000        ; 0.046      ; 0.927      ;
; 0.724 ; pipeFPA64:fpa|reg_s2_s3_bigreg[47]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[49] ; clk          ; clk         ; 0.000        ; 0.046      ; 0.927      ;
; 0.731 ; ocount[1]                            ; expected_result[53]                   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.950      ;
; 0.739 ; pipeFPA64:fpa|reg_s2_s3_bigreg[47]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[47] ; clk          ; clk         ; 0.000        ; 0.046      ; 0.942      ;
; 0.747 ; pipeFPA64:fpa|reg_s2_s3_number1[63]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[46] ; clk          ; clk         ; 0.000        ; 0.425      ; 1.329      ;
; 0.756 ; ocount[1]                            ; Done~reg0                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.975      ;
; 0.762 ; icount[1]                            ; number2[55]                           ; clk          ; clk         ; 0.000        ; 0.063      ; 0.982      ;
; 0.763 ; pipeFPA64:fpa|reg_s2_s3_bigreg[48]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[51] ; clk          ; clk         ; 0.000        ; 0.046      ; 0.966      ;
; 0.763 ; number1[48]                          ; pipeFPA64:fpa|reg_s1_s2_smallreg[48]  ; clk          ; clk         ; 0.000        ; 0.063      ; 0.983      ;
; 0.763 ; icount[1]                            ; number2[47]                           ; clk          ; clk         ; 0.000        ; 0.063      ; 0.983      ;
; 0.764 ; pipeFPA64:fpa|reg_s2_s3_bigreg[48]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[48] ; clk          ; clk         ; 0.000        ; 0.046      ; 0.967      ;
; 0.767 ; pipeFPA64:fpa|reg_s1_s2_bigreg[50]   ; pipeFPA64:fpa|reg_s2_s3_bigreg[50]    ; clk          ; clk         ; 0.000        ; 0.420      ; 1.344      ;
; 0.780 ; number2[52]                          ; pipeFPA64:fpa|reg_s1_s2_resultsign    ; clk          ; clk         ; 0.000        ; 0.063      ; 1.000      ;
; 0.781 ; number1[48]                          ; pipeFPA64:fpa|reg_s1_s2_bigreg[48]    ; clk          ; clk         ; 0.000        ; 0.063      ; 1.001      ;
; 0.792 ; ocount[2]                            ; expected_result[53]                   ; clk          ; clk         ; 0.000        ; 0.062      ; 1.011      ;
; 0.792 ; ocount[2]                            ; Done~reg0                             ; clk          ; clk         ; 0.000        ; 0.062      ; 1.011      ;
+-------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 222.72 MHz ; 222.72 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -3.490 ; -340.365          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.312 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -172.000                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                            ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.490 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; clk          ; clk         ; 1.000        ; -0.049     ; 4.436      ;
; -3.429 ; pipeFPA64:fpa|reg_s2_s3_smallreg[0]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[53] ; clk          ; clk         ; 1.000        ; 0.224      ; 4.648      ;
; -3.371 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[7]   ; clk          ; clk         ; 1.000        ; -0.049     ; 4.317      ;
; -3.370 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[5]   ; clk          ; clk         ; 1.000        ; -0.049     ; 4.316      ;
; -3.356 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[13]  ; clk          ; clk         ; 1.000        ; -0.049     ; 4.302      ;
; -3.328 ; pipeFPA64:fpa|reg_s2_s3_smallreg[16]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[53] ; clk          ; clk         ; 1.000        ; -0.104     ; 4.219      ;
; -3.325 ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[53] ; clk          ; clk         ; 1.000        ; 0.224      ; 4.544      ;
; -3.320 ; pipeFPA64:fpa|reg_s2_s3_smallreg[0]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[52] ; clk          ; clk         ; 1.000        ; 0.224      ; 4.539      ;
; -3.286 ; pipeFPA64:fpa|reg_s2_s3_smallreg[10]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[53] ; clk          ; clk         ; 1.000        ; 0.226      ; 4.507      ;
; -3.284 ; pipeFPA64:fpa|reg_s1_s2_smallshift[0] ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; clk          ; clk         ; 1.000        ; -0.050     ; 4.229      ;
; -3.278 ; pipeFPA64:fpa|reg_s1_s2_smallshift[2] ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; clk          ; clk         ; 1.000        ; -0.050     ; 4.223      ;
; -3.265 ; pipeFPA64:fpa|reg_s1_s2_smallshift[0] ; pipeFPA64:fpa|reg_s2_s3_smallreg[4]   ; clk          ; clk         ; 1.000        ; -0.050     ; 4.210      ;
; -3.263 ; pipeFPA64:fpa|reg_s2_s3_smallreg[1]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[53] ; clk          ; clk         ; 1.000        ; 0.224      ; 4.482      ;
; -3.263 ; pipeFPA64:fpa|reg_s2_s3_smallreg[1]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[52] ; clk          ; clk         ; 1.000        ; 0.224      ; 4.482      ;
; -3.243 ; pipeFPA64:fpa|reg_s2_s3_smallreg[0]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[49] ; clk          ; clk         ; 1.000        ; 0.224      ; 4.462      ;
; -3.242 ; pipeFPA64:fpa|reg_s1_s2_smallshift[3] ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; clk          ; clk         ; 1.000        ; -0.050     ; 4.187      ;
; -3.233 ; pipeFPA64:fpa|reg_s1_s2_smallshift[1] ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; clk          ; clk         ; 1.000        ; -0.049     ; 4.179      ;
; -3.230 ; pipeFPA64:fpa|reg_s2_s3_smallreg[4]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[53] ; clk          ; clk         ; 1.000        ; 0.224      ; 4.449      ;
; -3.225 ; pipeFPA64:fpa|reg_s2_s3_smallreg[0]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[50] ; clk          ; clk         ; 1.000        ; 0.224      ; 4.444      ;
; -3.221 ; pipeFPA64:fpa|reg_s2_s3_smallreg[5]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[52] ; clk          ; clk         ; 1.000        ; 0.224      ; 4.440      ;
; -3.219 ; pipeFPA64:fpa|reg_s2_s3_smallreg[16]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[52] ; clk          ; clk         ; 1.000        ; -0.104     ; 4.110      ;
; -3.218 ; pipeFPA64:fpa|reg_s1_s2_smallshift[0] ; pipeFPA64:fpa|reg_s2_s3_smallreg[0]   ; clk          ; clk         ; 1.000        ; -0.050     ; 4.163      ;
; -3.216 ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[52] ; clk          ; clk         ; 1.000        ; 0.224      ; 4.435      ;
; -3.215 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[9]   ; clk          ; clk         ; 1.000        ; -0.049     ; 4.161      ;
; -3.193 ; pipeFPA64:fpa|reg_s2_s3_smallreg[5]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[53] ; clk          ; clk         ; 1.000        ; 0.224      ; 4.412      ;
; -3.186 ; pipeFPA64:fpa|reg_s2_s3_smallreg[0]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[51] ; clk          ; clk         ; 1.000        ; 0.224      ; 4.405      ;
; -3.181 ; pipeFPA64:fpa|reg_s1_s2_bigshift[0]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; clk          ; clk         ; 1.000        ; -0.050     ; 4.126      ;
; -3.177 ; pipeFPA64:fpa|reg_s2_s3_smallreg[10]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[52] ; clk          ; clk         ; 1.000        ; 0.226      ; 4.398      ;
; -3.168 ; pipeFPA64:fpa|reg_s2_s3_smallreg[3]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[52] ; clk          ; clk         ; 1.000        ; 0.224      ; 4.387      ;
; -3.168 ; pipeFPA64:fpa|reg_s2_s3_smallreg[1]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[50] ; clk          ; clk         ; 1.000        ; 0.224      ; 4.387      ;
; -3.162 ; pipeFPA64:fpa|reg_s1_s2_bigshift[0]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[4]   ; clk          ; clk         ; 1.000        ; -0.050     ; 4.107      ;
; -3.160 ; pipeFPA64:fpa|reg_s1_s2_smallshift[0] ; pipeFPA64:fpa|reg_s2_s3_smallreg[7]   ; clk          ; clk         ; 1.000        ; -0.050     ; 4.105      ;
; -3.159 ; pipeFPA64:fpa|reg_s2_s3_smallreg[3]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[53] ; clk          ; clk         ; 1.000        ; 0.224      ; 4.378      ;
; -3.159 ; pipeFPA64:fpa|reg_s1_s2_bigshift[4]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; clk          ; clk         ; 1.000        ; -0.050     ; 4.104      ;
; -3.159 ; pipeFPA64:fpa|reg_s1_s2_smallshift[0] ; pipeFPA64:fpa|reg_s2_s3_smallreg[5]   ; clk          ; clk         ; 1.000        ; -0.050     ; 4.104      ;
; -3.154 ; pipeFPA64:fpa|reg_s1_s2_smallshift[2] ; pipeFPA64:fpa|reg_s2_s3_smallreg[7]   ; clk          ; clk         ; 1.000        ; -0.050     ; 4.099      ;
; -3.153 ; pipeFPA64:fpa|reg_s1_s2_smallshift[2] ; pipeFPA64:fpa|reg_s2_s3_smallreg[5]   ; clk          ; clk         ; 1.000        ; -0.050     ; 4.098      ;
; -3.147 ; pipeFPA64:fpa|reg_s1_s2_smallshift[0] ; pipeFPA64:fpa|reg_s2_s3_smallreg[12]  ; clk          ; clk         ; 1.000        ; -0.052     ; 4.090      ;
; -3.146 ; pipeFPA64:fpa|reg_s2_s3_smallreg[0]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[47] ; clk          ; clk         ; 1.000        ; 0.224      ; 4.365      ;
; -3.145 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[1]   ; clk          ; clk         ; 1.000        ; -0.049     ; 4.091      ;
; -3.145 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[6]   ; clk          ; clk         ; 1.000        ; -0.049     ; 4.091      ;
; -3.145 ; pipeFPA64:fpa|reg_s1_s2_smallshift[0] ; pipeFPA64:fpa|reg_s2_s3_smallreg[13]  ; clk          ; clk         ; 1.000        ; -0.050     ; 4.090      ;
; -3.145 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[0]   ; clk          ; clk         ; 1.000        ; -0.049     ; 4.091      ;
; -3.145 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[4]   ; clk          ; clk         ; 1.000        ; -0.049     ; 4.091      ;
; -3.144 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[3]   ; clk          ; clk         ; 1.000        ; -0.049     ; 4.090      ;
; -3.143 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[8]   ; clk          ; clk         ; 1.000        ; -0.049     ; 4.089      ;
; -3.142 ; pipeFPA64:fpa|reg_s2_s3_smallreg[16]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[49] ; clk          ; clk         ; 1.000        ; -0.104     ; 4.033      ;
; -3.141 ; pipeFPA64:fpa|reg_s2_s3_smallreg[8]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[53] ; clk          ; clk         ; 1.000        ; 0.224      ; 4.360      ;
; -3.139 ; pipeFPA64:fpa|reg_s1_s2_smallshift[2] ; pipeFPA64:fpa|reg_s2_s3_smallreg[13]  ; clk          ; clk         ; 1.000        ; -0.050     ; 4.084      ;
; -3.139 ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[49] ; clk          ; clk         ; 1.000        ; 0.224      ; 4.358      ;
; -3.138 ; number1[48]                           ; pipeFPA64:fpa|reg_s1_s2_bigshift[0]   ; clk          ; clk         ; 1.000        ; -0.056     ; 4.077      ;
; -3.131 ; pipeFPA64:fpa|reg_s2_s3_smallreg[6]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[53] ; clk          ; clk         ; 1.000        ; 0.224      ; 4.350      ;
; -3.131 ; pipeFPA64:fpa|reg_s2_s3_smallreg[7]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[52] ; clk          ; clk         ; 1.000        ; 0.224      ; 4.350      ;
; -3.131 ; number2[53]                           ; pipeFPA64:fpa|reg_s1_s2_bigshift[0]   ; clk          ; clk         ; 1.000        ; -0.056     ; 4.070      ;
; -3.126 ; pipeFPA64:fpa|reg_s2_s3_smallreg[5]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[50] ; clk          ; clk         ; 1.000        ; 0.224      ; 4.345      ;
; -3.124 ; pipeFPA64:fpa|reg_s2_s3_smallreg[16]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[50] ; clk          ; clk         ; 1.000        ; -0.104     ; 4.015      ;
; -3.123 ; pipeFPA64:fpa|reg_s1_s2_smallshift[3] ; pipeFPA64:fpa|reg_s2_s3_smallreg[7]   ; clk          ; clk         ; 1.000        ; -0.050     ; 4.068      ;
; -3.122 ; pipeFPA64:fpa|reg_s1_s2_smallshift[3] ; pipeFPA64:fpa|reg_s2_s3_smallreg[5]   ; clk          ; clk         ; 1.000        ; -0.050     ; 4.067      ;
; -3.121 ; pipeFPA64:fpa|reg_s2_s3_smallreg[4]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[52] ; clk          ; clk         ; 1.000        ; 0.224      ; 4.340      ;
; -3.121 ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[50] ; clk          ; clk         ; 1.000        ; 0.224      ; 4.340      ;
; -3.118 ; pipeFPA64:fpa|reg_s1_s2_smallshift[0] ; pipeFPA64:fpa|reg_s2_s3_smallreg[48]  ; clk          ; clk         ; 1.000        ; -0.053     ; 4.060      ;
; -3.115 ; pipeFPA64:fpa|reg_s1_s2_bigshift[0]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[0]   ; clk          ; clk         ; 1.000        ; -0.050     ; 4.060      ;
; -3.109 ; pipeFPA64:fpa|reg_s1_s2_smallshift[1] ; pipeFPA64:fpa|reg_s2_s3_smallreg[7]   ; clk          ; clk         ; 1.000        ; -0.049     ; 4.055      ;
; -3.108 ; pipeFPA64:fpa|reg_s1_s2_smallshift[3] ; pipeFPA64:fpa|reg_s2_s3_smallreg[13]  ; clk          ; clk         ; 1.000        ; -0.050     ; 4.053      ;
; -3.108 ; pipeFPA64:fpa|reg_s1_s2_smallshift[1] ; pipeFPA64:fpa|reg_s2_s3_smallreg[5]   ; clk          ; clk         ; 1.000        ; -0.049     ; 4.054      ;
; -3.105 ; pipeFPA64:fpa|reg_s2_s3_smallreg[20]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[53] ; clk          ; clk         ; 1.000        ; -0.104     ; 3.996      ;
; -3.100 ; pipeFPA64:fpa|reg_s2_s3_smallreg[10]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[49] ; clk          ; clk         ; 1.000        ; 0.226      ; 4.321      ;
; -3.096 ; pipeFPA64:fpa|reg_s2_s3_smallreg[0]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[48] ; clk          ; clk         ; 1.000        ; 0.224      ; 4.315      ;
; -3.095 ; pipeFPA64:fpa|reg_s2_s3_smallreg[7]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[53] ; clk          ; clk         ; 1.000        ; 0.224      ; 4.314      ;
; -3.094 ; pipeFPA64:fpa|reg_s1_s2_smallshift[1] ; pipeFPA64:fpa|reg_s2_s3_smallreg[13]  ; clk          ; clk         ; 1.000        ; -0.049     ; 4.040      ;
; -3.090 ; pipeFPA64:fpa|reg_s1_s2_smallshift[6] ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; clk          ; clk         ; 1.000        ; -0.050     ; 4.035      ;
; -3.086 ; pipeFPA64:fpa|reg_s1_s2_smallshift[4] ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; clk          ; clk         ; 1.000        ; -0.050     ; 4.031      ;
; -3.086 ; pipeFPA64:fpa|reg_s1_s2_bigshift[2]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; clk          ; clk         ; 1.000        ; -0.050     ; 4.031      ;
; -3.085 ; pipeFPA64:fpa|reg_s2_s3_smallreg[16]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[51] ; clk          ; clk         ; 1.000        ; -0.104     ; 3.976      ;
; -3.084 ; number1[48]                           ; pipeFPA64:fpa|reg_s1_s2_bigshift[4]   ; clk          ; clk         ; 1.000        ; -0.056     ; 4.023      ;
; -3.082 ; pipeFPA64:fpa|reg_s2_s3_smallreg[10]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[50] ; clk          ; clk         ; 1.000        ; 0.226      ; 4.303      ;
; -3.082 ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[51] ; clk          ; clk         ; 1.000        ; 0.224      ; 4.301      ;
; -3.081 ; pipeFPA64:fpa|reg_s1_s2_bigshift[3]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; clk          ; clk         ; 1.000        ; -0.050     ; 4.026      ;
; -3.079 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[29]  ; clk          ; clk         ; 1.000        ; -0.049     ; 4.025      ;
; -3.078 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[21]  ; clk          ; clk         ; 1.000        ; -0.049     ; 4.024      ;
; -3.077 ; pipeFPA64:fpa|reg_s2_s3_smallreg[1]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[49] ; clk          ; clk         ; 1.000        ; 0.224      ; 4.296      ;
; -3.077 ; number2[53]                           ; pipeFPA64:fpa|reg_s1_s2_bigshift[4]   ; clk          ; clk         ; 1.000        ; -0.056     ; 4.016      ;
; -3.076 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[37]  ; clk          ; clk         ; 1.000        ; -0.049     ; 4.022      ;
; -3.076 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[39]  ; clk          ; clk         ; 1.000        ; -0.049     ; 4.022      ;
; -3.074 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[33]  ; clk          ; clk         ; 1.000        ; -0.049     ; 4.020      ;
; -3.074 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[45]  ; clk          ; clk         ; 1.000        ; -0.049     ; 4.020      ;
; -3.073 ; pipeFPA64:fpa|reg_s2_s3_smallreg[3]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[50] ; clk          ; clk         ; 1.000        ; 0.224      ; 4.292      ;
; -3.060 ; number1[48]                           ; pipeFPA64:fpa|reg_s1_s2_bigshift[3]   ; clk          ; clk         ; 1.000        ; -0.056     ; 3.999      ;
; -3.057 ; pipeFPA64:fpa|reg_s1_s2_bigshift[0]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[7]   ; clk          ; clk         ; 1.000        ; -0.050     ; 4.002      ;
; -3.056 ; pipeFPA64:fpa|reg_s1_s2_bigshift[0]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[5]   ; clk          ; clk         ; 1.000        ; -0.050     ; 4.001      ;
; -3.053 ; pipeFPA64:fpa|reg_s1_s2_smallshift[0] ; pipeFPA64:fpa|reg_s2_s3_smallreg[8]   ; clk          ; clk         ; 1.000        ; -0.050     ; 3.998      ;
; -3.053 ; number2[53]                           ; pipeFPA64:fpa|reg_s1_s2_bigshift[3]   ; clk          ; clk         ; 1.000        ; -0.056     ; 3.992      ;
; -3.047 ; pipeFPA64:fpa|reg_s2_s3_smallreg[9]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[52] ; clk          ; clk         ; 1.000        ; 0.224      ; 4.266      ;
; -3.045 ; pipeFPA64:fpa|reg_s2_s3_smallreg[16]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[47] ; clk          ; clk         ; 1.000        ; -0.104     ; 3.936      ;
; -3.044 ; pipeFPA64:fpa|reg_s2_s3_smallreg[4]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[49] ; clk          ; clk         ; 1.000        ; 0.224      ; 4.263      ;
; -3.044 ; pipeFPA64:fpa|reg_s1_s2_bigshift[0]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[12]  ; clk          ; clk         ; 1.000        ; -0.052     ; 3.987      ;
; -3.043 ; pipeFPA64:fpa|reg_s2_s3_smallreg[10]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[51] ; clk          ; clk         ; 1.000        ; 0.226      ; 4.264      ;
; -3.042 ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[47] ; clk          ; clk         ; 1.000        ; 0.224      ; 4.261      ;
; -3.042 ; pipeFPA64:fpa|reg_s1_s2_bigshift[0]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[13]  ; clk          ; clk         ; 1.000        ; -0.050     ; 3.987      ;
; -3.039 ; pipeFPA64:fpa|reg_s2_s3_smallreg[1]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[48] ; clk          ; clk         ; 1.000        ; 0.224      ; 4.258      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                           ;
+-------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; mistake                              ; mistake                               ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; ocount[3]                            ; ocount[3]                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; ocount[2]                            ; ocount[2]                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; ocount[1]                            ; ocount[1]                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; icount[2]                            ; icount[2]                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; icount[0]                            ; icount[0]                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; icount[1]                            ; icount[1]                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; ocount[0]                            ; ocount[0]                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.519      ;
; 0.359 ; pipeFPA64:fpa|reg_s2_s3_smallreg[35] ; pipeFPA64:fpa|reg_s3_s4_resultreg[35] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.558      ;
; 0.373 ; ocount[3]                            ; ocount[0]                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.572      ;
; 0.381 ; ocount[3]                            ; expected_result[52]                   ; clk          ; clk         ; 0.000        ; 0.055      ; 0.580      ;
; 0.382 ; ocount[3]                            ; expected_result[54]                   ; clk          ; clk         ; 0.000        ; 0.055      ; 0.581      ;
; 0.383 ; ocount[3]                            ; expected_result[62]                   ; clk          ; clk         ; 0.000        ; 0.055      ; 0.582      ;
; 0.384 ; icount[2]                            ; icount[0]                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.583      ;
; 0.385 ; ocount[3]                            ; expected_result[63]                   ; clk          ; clk         ; 0.000        ; 0.055      ; 0.584      ;
; 0.387 ; pipeFPA64:fpa|reg_s2_s3_smallreg[45] ; pipeFPA64:fpa|reg_s3_s4_resultreg[45] ; clk          ; clk         ; 0.000        ; 0.376      ; 0.907      ;
; 0.387 ; icount[2]                            ; number2[53]                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.586      ;
; 0.387 ; icount[2]                            ; number1[48]                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.586      ;
; 0.387 ; icount[2]                            ; icount[1]                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.586      ;
; 0.388 ; ocount[1]                            ; ocount[2]                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.587      ;
; 0.389 ; ocount[1]                            ; ocount[3]                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.588      ;
; 0.393 ; icount[2]                            ; number2[52]                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.592      ;
; 0.395 ; icount[2]                            ; number2[50]                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.594      ;
; 0.400 ; icount[1]                            ; icount[2]                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.599      ;
; 0.468 ; pipeFPA64:fpa|reg_s1_s2_resultsign   ; pipeFPA64:fpa|reg_s2_s3_resultsign    ; clk          ; clk         ; 0.000        ; 0.055      ; 0.667      ;
; 0.474 ; icount[0]                            ; number2[53]                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.673      ;
; 0.477 ; ocount[0]                            ; expected_result[52]                   ; clk          ; clk         ; 0.000        ; 0.055      ; 0.676      ;
; 0.478 ; pipeFPA64:fpa|reg_s2_s3_number1[63]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[34] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.677      ;
; 0.478 ; pipeFPA64:fpa|reg_s2_s3_number1[63]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[32] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.677      ;
; 0.479 ; pipeFPA64:fpa|reg_s2_s3_number1[63]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[36] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.678      ;
; 0.480 ; pipeFPA64:fpa|reg_s2_s3_smallreg[6]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[6]  ; clk          ; clk         ; 0.000        ; 0.058      ; 0.682      ;
; 0.480 ; icount[0]                            ; number2[52]                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.679      ;
; 0.480 ; ocount[0]                            ; expected_result[54]                   ; clk          ; clk         ; 0.000        ; 0.055      ; 0.679      ;
; 0.483 ; ocount[0]                            ; expected_result[63]                   ; clk          ; clk         ; 0.000        ; 0.055      ; 0.682      ;
; 0.485 ; icount[0]                            ; number1[48]                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.684      ;
; 0.486 ; ocount[0]                            ; expected_result[62]                   ; clk          ; clk         ; 0.000        ; 0.055      ; 0.685      ;
; 0.490 ; pipeFPA64:fpa|reg_s2_s3_smallreg[15] ; pipeFPA64:fpa|reg_s3_s4_resultreg[15] ; clk          ; clk         ; 0.000        ; 0.056      ; 0.690      ;
; 0.499 ; number2[52]                          ; pipeFPA64:fpa|reg_s1_s2_number2[63]   ; clk          ; clk         ; 0.000        ; 0.055      ; 0.698      ;
; 0.516 ; icount[2]                            ; number2[54]                           ; clk          ; clk         ; 0.000        ; 0.056      ; 0.716      ;
; 0.518 ; pipeFPA64:fpa|reg_s2_s3_smallreg[23] ; pipeFPA64:fpa|reg_s3_s4_resultreg[23] ; clk          ; clk         ; 0.000        ; 0.056      ; 0.718      ;
; 0.520 ; pipeFPA64:fpa|reg_s2_s3_smallreg[34] ; pipeFPA64:fpa|reg_s3_s4_resultreg[34] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.719      ;
; 0.524 ; ocount[3]                            ; Done~reg0                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.723      ;
; 0.525 ; ocount[3]                            ; expected_result[53]                   ; clk          ; clk         ; 0.000        ; 0.055      ; 0.724      ;
; 0.525 ; icount[2]                            ; number2[55]                           ; clk          ; clk         ; 0.000        ; 0.056      ; 0.725      ;
; 0.528 ; icount[2]                            ; number2[47]                           ; clk          ; clk         ; 0.000        ; 0.056      ; 0.728      ;
; 0.534 ; number2[50]                          ; pipeFPA64:fpa|reg_s1_s2_resultsign    ; clk          ; clk         ; 0.000        ; 0.056      ; 0.734      ;
; 0.542 ; ocount[2]                            ; expected_result[52]                   ; clk          ; clk         ; 0.000        ; 0.055      ; 0.741      ;
; 0.546 ; icount[0]                            ; icount[2]                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.745      ;
; 0.548 ; ocount[2]                            ; ocount[3]                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.747      ;
; 0.549 ; ocount[0]                            ; ocount[3]                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.748      ;
; 0.553 ; ocount[1]                            ; expected_result[52]                   ; clk          ; clk         ; 0.000        ; 0.055      ; 0.752      ;
; 0.554 ; ocount[0]                            ; ocount[1]                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.753      ;
; 0.554 ; icount[1]                            ; number2[52]                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.753      ;
; 0.556 ; icount[1]                            ; number2[50]                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.755      ;
; 0.557 ; icount[1]                            ; number2[53]                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.756      ;
; 0.558 ; ocount[0]                            ; ocount[2]                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.757      ;
; 0.560 ; ocount[2]                            ; ocount[0]                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.759      ;
; 0.560 ; pipeFPA64:fpa|reg_s2_s3_number1[63]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[35] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.759      ;
; 0.561 ; ocount[2]                            ; expected_result[54]                   ; clk          ; clk         ; 0.000        ; 0.055      ; 0.760      ;
; 0.565 ; ocount[2]                            ; expected_result[62]                   ; clk          ; clk         ; 0.000        ; 0.055      ; 0.764      ;
; 0.568 ; pipeFPA64:fpa|reg_s2_s3_number1[63]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[38] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.767      ;
; 0.569 ; ocount[1]                            ; expected_result[54]                   ; clk          ; clk         ; 0.000        ; 0.055      ; 0.768      ;
; 0.569 ; ocount[1]                            ; expected_result[63]                   ; clk          ; clk         ; 0.000        ; 0.055      ; 0.768      ;
; 0.570 ; pipeFPA64:fpa|reg_s2_s3_number1[63]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[37] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.769      ;
; 0.570 ; pipeFPA64:fpa|reg_s2_s3_number1[63]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[31] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.769      ;
; 0.570 ; pipeFPA64:fpa|reg_s2_s3_smallreg[21] ; pipeFPA64:fpa|reg_s3_s4_resultreg[21] ; clk          ; clk         ; 0.000        ; 0.056      ; 0.770      ;
; 0.570 ; ocount[2]                            ; expected_result[63]                   ; clk          ; clk         ; 0.000        ; 0.055      ; 0.769      ;
; 0.571 ; pipeFPA64:fpa|reg_s2_s3_number1[63]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[33] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.770      ;
; 0.573 ; ocount[1]                            ; ocount[0]                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.772      ;
; 0.573 ; icount[1]                            ; number1[48]                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.772      ;
; 0.573 ; ocount[1]                            ; expected_result[62]                   ; clk          ; clk         ; 0.000        ; 0.055      ; 0.772      ;
; 0.578 ; icount[1]                            ; icount[0]                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.777      ;
; 0.591 ; icount[0]                            ; icount[1]                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.790      ;
; 0.596 ; pipeFPA64:fpa|reg_s2_s3_number1[63]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[40] ; clk          ; clk         ; 0.000        ; 0.386      ; 1.126      ;
; 0.597 ; pipeFPA64:fpa|reg_s2_s3_bigshift[10] ; pipeFPA64:fpa|reg_s3_s4_bigshift[10]  ; clk          ; clk         ; 0.000        ; 0.055      ; 0.796      ;
; 0.602 ; pipeFPA64:fpa|reg_s2_s3_bigshift[2]  ; pipeFPA64:fpa|reg_s3_s4_bigshift[2]   ; clk          ; clk         ; 0.000        ; 0.055      ; 0.801      ;
; 0.610 ; ocount[0]                            ; expected_result[53]                   ; clk          ; clk         ; 0.000        ; 0.055      ; 0.809      ;
; 0.612 ; pipeFPA64:fpa|reg_s1_s2_bigreg[47]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[49]  ; clk          ; clk         ; 0.000        ; 0.383      ; 1.139      ;
; 0.612 ; ocount[0]                            ; Done~reg0                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.811      ;
; 0.616 ; pipeFPA64:fpa|reg_s1_s2_bigshift[3]  ; pipeFPA64:fpa|reg_s2_s3_bigshift[3]   ; clk          ; clk         ; 0.000        ; 0.054      ; 0.814      ;
; 0.616 ; icount[0]                            ; number2[55]                           ; clk          ; clk         ; 0.000        ; 0.056      ; 0.816      ;
; 0.627 ; icount[0]                            ; number2[54]                           ; clk          ; clk         ; 0.000        ; 0.056      ; 0.827      ;
; 0.627 ; icount[0]                            ; number2[47]                           ; clk          ; clk         ; 0.000        ; 0.056      ; 0.827      ;
; 0.630 ; pipeFPA64:fpa|reg_s1_s2_number1[63]  ; pipeFPA64:fpa|reg_s2_s3_number1[63]   ; clk          ; clk         ; 0.000        ; 0.055      ; 0.829      ;
; 0.658 ; pipeFPA64:fpa|reg_s2_s3_bigreg[47]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[49] ; clk          ; clk         ; 0.000        ; 0.039      ; 0.841      ;
; 0.663 ; pipeFPA64:fpa|reg_s2_s3_bigreg[50]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[50] ; clk          ; clk         ; 0.000        ; 0.039      ; 0.846      ;
; 0.669 ; ocount[1]                            ; expected_result[53]                   ; clk          ; clk         ; 0.000        ; 0.055      ; 0.868      ;
; 0.674 ; pipeFPA64:fpa|reg_s2_s3_bigreg[47]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[47] ; clk          ; clk         ; 0.000        ; 0.039      ; 0.857      ;
; 0.685 ; pipeFPA64:fpa|reg_s2_s3_number1[63]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[46] ; clk          ; clk         ; 0.000        ; 0.381      ; 1.210      ;
; 0.689 ; ocount[1]                            ; Done~reg0                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.888      ;
; 0.694 ; pipeFPA64:fpa|reg_s2_s3_bigreg[48]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[51] ; clk          ; clk         ; 0.000        ; 0.039      ; 0.877      ;
; 0.696 ; pipeFPA64:fpa|reg_s2_s3_bigreg[48]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[48] ; clk          ; clk         ; 0.000        ; 0.039      ; 0.879      ;
; 0.696 ; number1[48]                          ; pipeFPA64:fpa|reg_s1_s2_smallreg[48]  ; clk          ; clk         ; 0.000        ; 0.056      ; 0.896      ;
; 0.696 ; icount[1]                            ; number2[55]                           ; clk          ; clk         ; 0.000        ; 0.056      ; 0.896      ;
; 0.697 ; icount[1]                            ; number2[47]                           ; clk          ; clk         ; 0.000        ; 0.056      ; 0.897      ;
; 0.709 ; number2[52]                          ; pipeFPA64:fpa|reg_s1_s2_resultsign    ; clk          ; clk         ; 0.000        ; 0.056      ; 0.909      ;
; 0.712 ; pipeFPA64:fpa|reg_s1_s2_bigreg[50]   ; pipeFPA64:fpa|reg_s2_s3_bigreg[50]    ; clk          ; clk         ; 0.000        ; 0.377      ; 1.233      ;
; 0.714 ; number2[47]                          ; pipeFPA64:fpa|reg_s1_s2_resultsign    ; clk          ; clk         ; 0.000        ; 0.055      ; 0.913      ;
; 0.715 ; number1[48]                          ; pipeFPA64:fpa|reg_s1_s2_bigreg[48]    ; clk          ; clk         ; 0.000        ; 0.056      ; 0.915      ;
; 0.721 ; ocount[2]                            ; expected_result[53]                   ; clk          ; clk         ; 0.000        ; 0.055      ; 0.920      ;
+-------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -1.921 ; -166.386          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.186 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -182.146                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                            ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.921 ; pipeFPA64:fpa|reg_s2_s3_smallreg[0]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[53] ; clk          ; clk         ; 1.000        ; 0.131      ; 3.039      ;
; -1.864 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; clk          ; clk         ; 1.000        ; -0.029     ; 2.822      ;
; -1.861 ; pipeFPA64:fpa|reg_s2_s3_smallreg[0]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[52] ; clk          ; clk         ; 1.000        ; 0.131      ; 2.979      ;
; -1.850 ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[53] ; clk          ; clk         ; 1.000        ; 0.131      ; 2.968      ;
; -1.841 ; pipeFPA64:fpa|reg_s2_s3_smallreg[16]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[53] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.761      ;
; -1.838 ; pipeFPA64:fpa|reg_s2_s3_smallreg[10]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[53] ; clk          ; clk         ; 1.000        ; 0.133      ; 2.958      ;
; -1.823 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[5]   ; clk          ; clk         ; 1.000        ; -0.029     ; 2.781      ;
; -1.823 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[7]   ; clk          ; clk         ; 1.000        ; -0.029     ; 2.781      ;
; -1.812 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[13]  ; clk          ; clk         ; 1.000        ; -0.029     ; 2.770      ;
; -1.805 ; pipeFPA64:fpa|reg_s2_s3_smallreg[1]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[53] ; clk          ; clk         ; 1.000        ; 0.131      ; 2.923      ;
; -1.793 ; pipeFPA64:fpa|reg_s2_s3_smallreg[0]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[50] ; clk          ; clk         ; 1.000        ; 0.131      ; 2.911      ;
; -1.790 ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[52] ; clk          ; clk         ; 1.000        ; 0.131      ; 2.908      ;
; -1.788 ; pipeFPA64:fpa|reg_s2_s3_smallreg[4]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[53] ; clk          ; clk         ; 1.000        ; 0.131      ; 2.906      ;
; -1.781 ; pipeFPA64:fpa|reg_s2_s3_smallreg[16]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[52] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.701      ;
; -1.780 ; pipeFPA64:fpa|reg_s2_s3_smallreg[1]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[52] ; clk          ; clk         ; 1.000        ; 0.131      ; 2.898      ;
; -1.778 ; pipeFPA64:fpa|reg_s2_s3_smallreg[10]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[52] ; clk          ; clk         ; 1.000        ; 0.133      ; 2.898      ;
; -1.768 ; pipeFPA64:fpa|reg_s2_s3_smallreg[0]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[49] ; clk          ; clk         ; 1.000        ; 0.131      ; 2.886      ;
; -1.759 ; pipeFPA64:fpa|reg_s2_s3_smallreg[5]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[53] ; clk          ; clk         ; 1.000        ; 0.130      ; 2.876      ;
; -1.747 ; pipeFPA64:fpa|reg_s2_s3_smallreg[0]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[51] ; clk          ; clk         ; 1.000        ; 0.131      ; 2.865      ;
; -1.739 ; pipeFPA64:fpa|reg_s2_s3_smallreg[3]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[53] ; clk          ; clk         ; 1.000        ; 0.131      ; 2.857      ;
; -1.729 ; pipeFPA64:fpa|reg_s2_s3_smallreg[8]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[53] ; clk          ; clk         ; 1.000        ; 0.131      ; 2.847      ;
; -1.728 ; pipeFPA64:fpa|reg_s2_s3_smallreg[4]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[52] ; clk          ; clk         ; 1.000        ; 0.131      ; 2.846      ;
; -1.725 ; pipeFPA64:fpa|reg_s2_s3_smallreg[5]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[52] ; clk          ; clk         ; 1.000        ; 0.130      ; 2.842      ;
; -1.722 ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[50] ; clk          ; clk         ; 1.000        ; 0.131      ; 2.840      ;
; -1.721 ; pipeFPA64:fpa|reg_s2_s3_smallreg[6]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[53] ; clk          ; clk         ; 1.000        ; 0.131      ; 2.839      ;
; -1.721 ; pipeFPA64:fpa|reg_s1_s2_smallshift[0] ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; clk          ; clk         ; 1.000        ; -0.030     ; 2.678      ;
; -1.719 ; pipeFPA64:fpa|reg_s1_s2_smallshift[2] ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; clk          ; clk         ; 1.000        ; -0.030     ; 2.676      ;
; -1.713 ; pipeFPA64:fpa|reg_s2_s3_smallreg[16]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[50] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.633      ;
; -1.713 ; pipeFPA64:fpa|reg_s2_s3_smallreg[3]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[52] ; clk          ; clk         ; 1.000        ; 0.131      ; 2.831      ;
; -1.712 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[9]   ; clk          ; clk         ; 1.000        ; -0.030     ; 2.669      ;
; -1.712 ; pipeFPA64:fpa|reg_s2_s3_smallreg[1]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[50] ; clk          ; clk         ; 1.000        ; 0.131      ; 2.830      ;
; -1.710 ; pipeFPA64:fpa|reg_s2_s3_smallreg[10]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[50] ; clk          ; clk         ; 1.000        ; 0.133      ; 2.830      ;
; -1.709 ; pipeFPA64:fpa|reg_s2_s3_smallreg[0]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[47] ; clk          ; clk         ; 1.000        ; 0.131      ; 2.827      ;
; -1.706 ; pipeFPA64:fpa|reg_s2_s3_smallreg[0]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[48] ; clk          ; clk         ; 1.000        ; 0.131      ; 2.824      ;
; -1.697 ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[49] ; clk          ; clk         ; 1.000        ; 0.131      ; 2.815      ;
; -1.693 ; pipeFPA64:fpa|reg_s1_s2_smallshift[0] ; pipeFPA64:fpa|reg_s2_s3_smallreg[4]   ; clk          ; clk         ; 1.000        ; -0.030     ; 2.650      ;
; -1.692 ; pipeFPA64:fpa|reg_s2_s3_smallreg[20]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[53] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.612      ;
; -1.691 ; pipeFPA64:fpa|reg_s2_s3_smallreg[7]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[53] ; clk          ; clk         ; 1.000        ; 0.130      ; 2.808      ;
; -1.688 ; pipeFPA64:fpa|reg_s2_s3_smallreg[16]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[49] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.608      ;
; -1.687 ; pipeFPA64:fpa|reg_s1_s2_smallshift[0] ; pipeFPA64:fpa|reg_s2_s3_smallreg[0]   ; clk          ; clk         ; 1.000        ; -0.030     ; 2.644      ;
; -1.685 ; pipeFPA64:fpa|reg_s2_s3_smallreg[10]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[49] ; clk          ; clk         ; 1.000        ; 0.133      ; 2.805      ;
; -1.684 ; pipeFPA64:fpa|reg_s1_s2_smallshift[1] ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; clk          ; clk         ; 1.000        ; -0.029     ; 2.642      ;
; -1.680 ; pipeFPA64:fpa|reg_s1_s2_smallshift[0] ; pipeFPA64:fpa|reg_s2_s3_smallreg[5]   ; clk          ; clk         ; 1.000        ; -0.030     ; 2.637      ;
; -1.680 ; pipeFPA64:fpa|reg_s1_s2_smallshift[0] ; pipeFPA64:fpa|reg_s2_s3_smallreg[7]   ; clk          ; clk         ; 1.000        ; -0.030     ; 2.637      ;
; -1.678 ; pipeFPA64:fpa|reg_s1_s2_smallshift[2] ; pipeFPA64:fpa|reg_s2_s3_smallreg[5]   ; clk          ; clk         ; 1.000        ; -0.030     ; 2.635      ;
; -1.678 ; pipeFPA64:fpa|reg_s1_s2_smallshift[2] ; pipeFPA64:fpa|reg_s2_s3_smallreg[7]   ; clk          ; clk         ; 1.000        ; -0.030     ; 2.635      ;
; -1.676 ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[51] ; clk          ; clk         ; 1.000        ; 0.131      ; 2.794      ;
; -1.672 ; pipeFPA64:fpa|reg_s1_s2_smallshift[3] ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; clk          ; clk         ; 1.000        ; -0.030     ; 2.629      ;
; -1.670 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[1]   ; clk          ; clk         ; 1.000        ; -0.029     ; 2.628      ;
; -1.670 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[3]   ; clk          ; clk         ; 1.000        ; -0.029     ; 2.628      ;
; -1.670 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[6]   ; clk          ; clk         ; 1.000        ; -0.029     ; 2.628      ;
; -1.670 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[4]   ; clk          ; clk         ; 1.000        ; -0.029     ; 2.628      ;
; -1.670 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[0]   ; clk          ; clk         ; 1.000        ; -0.029     ; 2.628      ;
; -1.669 ; pipeFPA64:fpa|reg_s2_s3_smallreg[8]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[52] ; clk          ; clk         ; 1.000        ; 0.131      ; 2.787      ;
; -1.669 ; pipeFPA64:fpa|reg_s1_s2_smallshift[0] ; pipeFPA64:fpa|reg_s2_s3_smallreg[13]  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.626      ;
; -1.667 ; pipeFPA64:fpa|reg_s2_s3_smallreg[16]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[51] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.587      ;
; -1.667 ; pipeFPA64:fpa|reg_s1_s2_smallshift[2] ; pipeFPA64:fpa|reg_s2_s3_smallreg[13]  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.624      ;
; -1.666 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[8]   ; clk          ; clk         ; 1.000        ; -0.030     ; 2.623      ;
; -1.664 ; pipeFPA64:fpa|reg_s2_s3_smallreg[10]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[51] ; clk          ; clk         ; 1.000        ; 0.133      ; 2.784      ;
; -1.662 ; pipeFPA64:fpa|reg_s2_s3_smallreg[7]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[52] ; clk          ; clk         ; 1.000        ; 0.130      ; 2.779      ;
; -1.661 ; pipeFPA64:fpa|reg_s2_s3_smallreg[6]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[52] ; clk          ; clk         ; 1.000        ; 0.131      ; 2.779      ;
; -1.660 ; pipeFPA64:fpa|reg_s2_s3_smallreg[4]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[50] ; clk          ; clk         ; 1.000        ; 0.131      ; 2.778      ;
; -1.657 ; pipeFPA64:fpa|reg_s2_s3_smallreg[5]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[50] ; clk          ; clk         ; 1.000        ; 0.130      ; 2.774      ;
; -1.652 ; pipeFPA64:fpa|reg_s1_s2_smallshift[0] ; pipeFPA64:fpa|reg_s2_s3_smallreg[12]  ; clk          ; clk         ; 1.000        ; -0.033     ; 2.606      ;
; -1.652 ; pipeFPA64:fpa|reg_s2_s3_smallreg[1]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[49] ; clk          ; clk         ; 1.000        ; 0.131      ; 2.770      ;
; -1.645 ; pipeFPA64:fpa|reg_s1_s2_smallshift[0] ; pipeFPA64:fpa|reg_s2_s3_smallreg[48]  ; clk          ; clk         ; 1.000        ; -0.033     ; 2.599      ;
; -1.645 ; pipeFPA64:fpa|reg_s2_s3_smallreg[3]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[50] ; clk          ; clk         ; 1.000        ; 0.131      ; 2.763      ;
; -1.643 ; pipeFPA64:fpa|reg_s1_s2_bigshift[0]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; clk          ; clk         ; 1.000        ; -0.030     ; 2.600      ;
; -1.643 ; pipeFPA64:fpa|reg_s1_s2_smallshift[1] ; pipeFPA64:fpa|reg_s2_s3_smallreg[5]   ; clk          ; clk         ; 1.000        ; -0.029     ; 2.601      ;
; -1.643 ; pipeFPA64:fpa|reg_s1_s2_smallshift[1] ; pipeFPA64:fpa|reg_s2_s3_smallreg[7]   ; clk          ; clk         ; 1.000        ; -0.029     ; 2.601      ;
; -1.638 ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[47] ; clk          ; clk         ; 1.000        ; 0.131      ; 2.756      ;
; -1.635 ; pipeFPA64:fpa|reg_s2_s3_smallreg[4]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[49] ; clk          ; clk         ; 1.000        ; 0.131      ; 2.753      ;
; -1.635 ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[48] ; clk          ; clk         ; 1.000        ; 0.131      ; 2.753      ;
; -1.634 ; pipeFPA64:fpa|reg_s1_s2_bigshift[4]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[2]   ; clk          ; clk         ; 1.000        ; -0.030     ; 2.591      ;
; -1.632 ; pipeFPA64:fpa|reg_s2_s3_smallreg[9]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[53] ; clk          ; clk         ; 1.000        ; 0.131      ; 2.750      ;
; -1.632 ; pipeFPA64:fpa|reg_s2_s3_smallreg[20]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[52] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.552      ;
; -1.632 ; pipeFPA64:fpa|reg_s1_s2_smallshift[1] ; pipeFPA64:fpa|reg_s2_s3_smallreg[13]  ; clk          ; clk         ; 1.000        ; -0.029     ; 2.590      ;
; -1.631 ; pipeFPA64:fpa|reg_s1_s2_smallshift[3] ; pipeFPA64:fpa|reg_s2_s3_smallreg[5]   ; clk          ; clk         ; 1.000        ; -0.030     ; 2.588      ;
; -1.631 ; pipeFPA64:fpa|reg_s1_s2_smallshift[3] ; pipeFPA64:fpa|reg_s2_s3_smallreg[7]   ; clk          ; clk         ; 1.000        ; -0.030     ; 2.588      ;
; -1.631 ; pipeFPA64:fpa|reg_s2_s3_smallreg[1]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[51] ; clk          ; clk         ; 1.000        ; 0.131      ; 2.749      ;
; -1.629 ; pipeFPA64:fpa|reg_s2_s3_smallreg[16]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[47] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.549      ;
; -1.626 ; pipeFPA64:fpa|reg_s2_s3_smallreg[10]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[47] ; clk          ; clk         ; 1.000        ; 0.133      ; 2.746      ;
; -1.626 ; pipeFPA64:fpa|reg_s2_s3_smallreg[16]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[48] ; clk          ; clk         ; 1.000        ; -0.067     ; 2.546      ;
; -1.625 ; pipeFPA64:fpa|reg_s2_s3_smallreg[1]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[48] ; clk          ; clk         ; 1.000        ; 0.131      ; 2.743      ;
; -1.623 ; pipeFPA64:fpa|reg_s2_s3_smallreg[10]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[48] ; clk          ; clk         ; 1.000        ; 0.133      ; 2.743      ;
; -1.620 ; pipeFPA64:fpa|reg_s1_s2_smallshift[3] ; pipeFPA64:fpa|reg_s2_s3_smallreg[13]  ; clk          ; clk         ; 1.000        ; -0.030     ; 2.577      ;
; -1.619 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[39]  ; clk          ; clk         ; 1.000        ; -0.029     ; 2.577      ;
; -1.618 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[21]  ; clk          ; clk         ; 1.000        ; -0.029     ; 2.576      ;
; -1.617 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[29]  ; clk          ; clk         ; 1.000        ; -0.029     ; 2.575      ;
; -1.615 ; pipeFPA64:fpa|reg_s1_s2_bigshift[0]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[4]   ; clk          ; clk         ; 1.000        ; -0.030     ; 2.572      ;
; -1.614 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[37]  ; clk          ; clk         ; 1.000        ; -0.029     ; 2.572      ;
; -1.614 ; pipeFPA64:fpa|reg_s2_s3_smallreg[4]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[51] ; clk          ; clk         ; 1.000        ; 0.131      ; 2.732      ;
; -1.613 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[45]  ; clk          ; clk         ; 1.000        ; -0.029     ; 2.571      ;
; -1.612 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[33]  ; clk          ; clk         ; 1.000        ; -0.029     ; 2.570      ;
; -1.610 ; pipeFPA64:fpa|reg_s1_s2_bigshift[1]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[35]  ; clk          ; clk         ; 1.000        ; -0.034     ; 2.563      ;
; -1.609 ; pipeFPA64:fpa|reg_s1_s2_bigshift[0]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[0]   ; clk          ; clk         ; 1.000        ; -0.030     ; 2.566      ;
; -1.606 ; pipeFPA64:fpa|reg_s2_s3_smallreg[5]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[49] ; clk          ; clk         ; 1.000        ; 0.130      ; 2.723      ;
; -1.602 ; pipeFPA64:fpa|reg_s1_s2_bigshift[0]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[5]   ; clk          ; clk         ; 1.000        ; -0.030     ; 2.559      ;
; -1.602 ; pipeFPA64:fpa|reg_s1_s2_bigshift[0]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[7]   ; clk          ; clk         ; 1.000        ; -0.030     ; 2.559      ;
; -1.601 ; pipeFPA64:fpa|reg_s2_s3_smallreg[8]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[50] ; clk          ; clk         ; 1.000        ; 0.131      ; 2.719      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                           ;
+-------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; mistake                              ; mistake                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; ocount[3]                            ; ocount[3]                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ocount[2]                            ; ocount[2]                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ocount[1]                            ; ocount[1]                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; icount[2]                            ; icount[2]                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; icount[0]                            ; icount[0]                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; icount[1]                            ; icount[1]                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; ocount[0]                            ; ocount[0]                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.208 ; pipeFPA64:fpa|reg_s2_s3_smallreg[35] ; pipeFPA64:fpa|reg_s3_s4_resultreg[35] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.329      ;
; 0.220 ; ocount[3]                            ; expected_result[62]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.340      ;
; 0.222 ; ocount[3]                            ; ocount[0]                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.342      ;
; 0.223 ; ocount[3]                            ; expected_result[54]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.343      ;
; 0.224 ; ocount[3]                            ; expected_result[63]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.344      ;
; 0.224 ; ocount[3]                            ; expected_result[52]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.344      ;
; 0.228 ; pipeFPA64:fpa|reg_s2_s3_smallreg[45] ; pipeFPA64:fpa|reg_s3_s4_resultreg[45] ; clk          ; clk         ; 0.000        ; 0.226      ; 0.538      ;
; 0.228 ; icount[2]                            ; number2[50]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.348      ;
; 0.228 ; icount[2]                            ; icount[0]                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.348      ;
; 0.229 ; icount[2]                            ; number2[53]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.349      ;
; 0.229 ; icount[2]                            ; icount[1]                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.349      ;
; 0.230 ; icount[2]                            ; number2[52]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.350      ;
; 0.231 ; icount[2]                            ; number1[48]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.351      ;
; 0.232 ; ocount[1]                            ; ocount[2]                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.352      ;
; 0.235 ; icount[1]                            ; icount[2]                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.355      ;
; 0.236 ; ocount[1]                            ; ocount[3]                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.356      ;
; 0.269 ; pipeFPA64:fpa|reg_s1_s2_resultsign   ; pipeFPA64:fpa|reg_s2_s3_resultsign    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.390      ;
; 0.270 ; pipeFPA64:fpa|reg_s2_s3_smallreg[6]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[6]  ; clk          ; clk         ; 0.000        ; 0.039      ; 0.393      ;
; 0.273 ; pipeFPA64:fpa|reg_s2_s3_smallreg[15] ; pipeFPA64:fpa|reg_s3_s4_resultreg[15] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.393      ;
; 0.290 ; ocount[0]                            ; expected_result[62]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.410      ;
; 0.291 ; number2[52]                          ; pipeFPA64:fpa|reg_s1_s2_number2[63]   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.411      ;
; 0.291 ; icount[0]                            ; number2[53]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.411      ;
; 0.292 ; ocount[3]                            ; expected_result[53]                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; pipeFPA64:fpa|reg_s2_s3_number1[63]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[32] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; icount[0]                            ; number2[52]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.412      ;
; 0.292 ; icount[0]                            ; number1[48]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; ocount[3]                            ; Done~reg0                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; icount[2]                            ; number2[55]                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; icount[2]                            ; number2[54]                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; pipeFPA64:fpa|reg_s2_s3_number1[63]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[36] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; pipeFPA64:fpa|reg_s2_s3_number1[63]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[34] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; icount[2]                            ; number2[47]                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; ocount[0]                            ; expected_result[54]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; ocount[0]                            ; expected_result[52]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.416      ;
; 0.298 ; ocount[0]                            ; expected_result[63]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.303 ; number2[50]                          ; pipeFPA64:fpa|reg_s1_s2_resultsign    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.308 ; pipeFPA64:fpa|reg_s2_s3_smallreg[23] ; pipeFPA64:fpa|reg_s3_s4_resultreg[23] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; pipeFPA64:fpa|reg_s2_s3_smallreg[34] ; pipeFPA64:fpa|reg_s3_s4_resultreg[34] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.430      ;
; 0.324 ; pipeFPA64:fpa|reg_s2_s3_smallreg[21] ; pipeFPA64:fpa|reg_s3_s4_resultreg[21] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.445      ;
; 0.328 ; ocount[2]                            ; expected_result[52]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.448      ;
; 0.331 ; icount[0]                            ; icount[2]                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.451      ;
; 0.332 ; ocount[0]                            ; ocount[3]                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.452      ;
; 0.334 ; ocount[1]                            ; expected_result[52]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.454      ;
; 0.335 ; pipeFPA64:fpa|reg_s2_s3_bigshift[10] ; pipeFPA64:fpa|reg_s3_s4_bigshift[10]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.455      ;
; 0.335 ; pipeFPA64:fpa|reg_s2_s3_bigshift[2]  ; pipeFPA64:fpa|reg_s3_s4_bigshift[2]   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.455      ;
; 0.335 ; icount[1]                            ; number2[53]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.455      ;
; 0.336 ; ocount[2]                            ; ocount[3]                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.456      ;
; 0.336 ; icount[1]                            ; number2[50]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.456      ;
; 0.336 ; icount[1]                            ; number2[52]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.456      ;
; 0.340 ; ocount[1]                            ; expected_result[63]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.460      ;
; 0.341 ; ocount[0]                            ; ocount[1]                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.461      ;
; 0.341 ; ocount[1]                            ; expected_result[54]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.461      ;
; 0.342 ; pipeFPA64:fpa|reg_s2_s3_number1[63]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[35] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.463      ;
; 0.342 ; ocount[2]                            ; expected_result[54]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.462      ;
; 0.343 ; ocount[0]                            ; ocount[2]                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.463      ;
; 0.343 ; ocount[2]                            ; ocount[0]                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.463      ;
; 0.344 ; pipeFPA64:fpa|reg_s2_s3_number1[63]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[40] ; clk          ; clk         ; 0.000        ; 0.236      ; 0.664      ;
; 0.344 ; pipeFPA64:fpa|reg_s2_s3_number1[63]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[33] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.465      ;
; 0.344 ; pipeFPA64:fpa|reg_s2_s3_number1[63]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[31] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.465      ;
; 0.345 ; pipeFPA64:fpa|reg_s2_s3_number1[63]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[38] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.466      ;
; 0.345 ; icount[1]                            ; number1[48]                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.465      ;
; 0.346 ; pipeFPA64:fpa|reg_s2_s3_number1[63]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[37] ; clk          ; clk         ; 0.000        ; 0.037      ; 0.467      ;
; 0.346 ; ocount[1]                            ; ocount[0]                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.466      ;
; 0.347 ; ocount[1]                            ; expected_result[62]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.467      ;
; 0.347 ; ocount[2]                            ; expected_result[62]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.467      ;
; 0.348 ; pipeFPA64:fpa|reg_s1_s2_number1[63]  ; pipeFPA64:fpa|reg_s2_s3_number1[63]   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.469      ;
; 0.349 ; pipeFPA64:fpa|reg_s1_s2_bigshift[3]  ; pipeFPA64:fpa|reg_s2_s3_bigshift[3]   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.469      ;
; 0.349 ; ocount[2]                            ; expected_result[63]                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.469      ;
; 0.350 ; icount[1]                            ; icount[0]                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.470      ;
; 0.353 ; pipeFPA64:fpa|reg_s1_s2_bigreg[47]   ; pipeFPA64:fpa|reg_s2_s3_smallreg[49]  ; clk          ; clk         ; 0.000        ; 0.233      ; 0.670      ;
; 0.353 ; ocount[0]                            ; expected_result[53]                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.474      ;
; 0.355 ; ocount[0]                            ; Done~reg0                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.476      ;
; 0.357 ; icount[0]                            ; number2[55]                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.478      ;
; 0.360 ; icount[0]                            ; number2[54]                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.481      ;
; 0.361 ; icount[0]                            ; number2[47]                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.482      ;
; 0.363 ; icount[0]                            ; icount[1]                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.483      ;
; 0.381 ; pipeFPA64:fpa|reg_s2_s3_bigreg[50]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[50] ; clk          ; clk         ; 0.000        ; 0.029      ; 0.494      ;
; 0.383 ; pipeFPA64:fpa|reg_s2_s3_bigreg[47]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[49] ; clk          ; clk         ; 0.000        ; 0.029      ; 0.496      ;
; 0.388 ; ocount[1]                            ; expected_result[53]                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.509      ;
; 0.390 ; pipeFPA64:fpa|reg_s2_s3_bigreg[47]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[47] ; clk          ; clk         ; 0.000        ; 0.029      ; 0.503      ;
; 0.397 ; pipeFPA64:fpa|reg_s2_s3_number1[63]  ; pipeFPA64:fpa|reg_s3_s4_resultreg[46] ; clk          ; clk         ; 0.000        ; 0.231      ; 0.712      ;
; 0.399 ; pipeFPA64:fpa|reg_s2_s3_bigreg[48]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[51] ; clk          ; clk         ; 0.000        ; 0.029      ; 0.512      ;
; 0.399 ; pipeFPA64:fpa|reg_s2_s3_bigreg[48]   ; pipeFPA64:fpa|reg_s3_s4_resultreg[48] ; clk          ; clk         ; 0.000        ; 0.029      ; 0.512      ;
; 0.399 ; ocount[1]                            ; Done~reg0                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.520      ;
; 0.400 ; icount[1]                            ; number2[47]                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.521      ;
; 0.401 ; icount[1]                            ; number2[55]                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.522      ;
; 0.405 ; number1[48]                          ; pipeFPA64:fpa|reg_s1_s2_smallreg[48]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.526      ;
; 0.407 ; number2[52]                          ; pipeFPA64:fpa|reg_s1_s2_resultsign    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.528      ;
; 0.412 ; pipeFPA64:fpa|reg_s1_s2_bigreg[50]   ; pipeFPA64:fpa|reg_s2_s3_bigreg[50]    ; clk          ; clk         ; 0.000        ; 0.227      ; 0.723      ;
; 0.416 ; number1[48]                          ; pipeFPA64:fpa|reg_s1_s2_bigreg[48]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.537      ;
; 0.416 ; ocount[2]                            ; Done~reg0                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.537      ;
; 0.417 ; ocount[2]                            ; expected_result[53]                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.538      ;
+-------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.078   ; 0.186 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -4.078   ; 0.186 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -403.438 ; 0.0   ; 0.0      ; 0.0     ; -182.146            ;
;  clk             ; -403.438 ; 0.000 ; N/A      ; N/A     ; -182.146            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Done          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; correct       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Done          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; correct       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Done          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; correct       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Done          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; correct       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 12096    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 12096    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Done        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; correct     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Done        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; correct     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Aug 16 16:37:24 2021
Info: Command: quartus_sta pipeFPA64 -c pipeFPA64
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pipeFPA64.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.078
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.078            -403.438 clk 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.357               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -172.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.490
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.490            -340.365 clk 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.312               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -172.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.921
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.921            -166.386 clk 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -182.146 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4827 megabytes
    Info: Processing ended: Mon Aug 16 16:37:27 2021
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


