;redcode
;assert 1
	SPL 0, <74
	SLT 102, 20
	SUB #512, @220
	SUB 20, @1
	ADD -271, @60
	SUB @2, @1
	ADD -271, @60
	SPL 0, #400
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	SUB @2, -1
	SLT 70, <1
	CMP 16, @0
	SPL <2, -1
	MOV -17, <-32
	ADD -130, 9
	ADD -130, 9
	ADD <127, @106
	MOV -17, <-32
	SUB <127, @106
	SPL 400, <74
	SPL 400, <74
	SUB @129, 106
	ADD <127, @106
	SUB @127, -106
	SUB @-127, 100
	SUB @-127, 100
	JMN 1, @0
	JMP @172, #320
	MOV -9, <-20
	MOV -9, <-20
	JMZ @30, 9
	JMZ @30, 9
	ADD <127, @106
	MOV -17, <-32
	JMZ -9, @-20
	MOV 117, <-20
	MOV -17, <-32
	SLT 1, 0
	DJN <93, 500
	JMP @172, #200
	JMP @172, #200
	ADD -271, @360
	JMP @172, #200
	ADD -271, @60
	ADD -271, @60
	ADD -271, @60
	ADD -271, @60
	SPL 0, <74
	ADD -271, @60
	SUB #512, @220
	JMP @172, #200
