<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>syn_preserve</title><link rel="Prev" href="syn_pipeline.htm" title="Previous" /><link rel="Next" href="syn_ramstyle_hdl_attribute.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/lse_constraints_directives.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pdK99e61MCOUJC2l1rc1Gag" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/Constraints%20Ref/syn_preserve_hdl_directive.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Strategies/strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="Constraints_Reference_Guide.htm#1014534">Constraints Reference Guide</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="lattice_synthesis_engine_constraints.htm#1014534">Lattice Synthesis Engine (LSE) Constraints</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="HDL%20Attributes%20and%20Directives.htm#1014534">Lattice Synthesis Engine-Supported HDL Attributes</a> &gt; syn_preserve</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h4 id="ww1014534" class="Heading3"><span></span>syn_preserve</h4><p id="ww998618" class="BodyAfterHead"><span></span>This attribute prevents sequential optimizations such as constant propagation and inverter push-through from removing the specified register. The syn_encoding attribute is not honored if there is a syn_preserve attribute on any of the state machine registers.</p><h5 id="ww998619" class="HeadingRunIn"><span></span>Verilog Syntax</h5><p id="ww998620" class="BodyAfterHead"><span></span>object /* synthesis syn_preserve = 1 */ ;</p><p id="ww998621" class="Body"><span></span>where object is a register definition signal or a module.</p><h5 id="ww998641" class="HeadingRunIn"><span></span>Verilog Example</h5><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1038064" class="Code">module syn_preserve1(</pre><pre id="ww1038065" class="Code">					input[3:0]in1,</pre><pre id="ww1038066" class="Code">					input[3:0]in2,</pre><pre id="ww1038067" class="Code">					input[3:0]in3,</pre><pre id="ww1038068" class="Code">					input clk,</pre><pre id="ww1038069" class="Code">					output [7:0] result	,</pre><pre id="ww1038070" class="Code">					output [3:0] sum</pre><pre id="ww1038071" class="Code">					)/* synthesis syn_preserve= 1*/;</pre><pre id="ww1038072" class="Code">					</pre><pre id="ww1038073" class="Code">reg [7:0] result/*synthesis syn_multstyle = "EBR"*/;</pre><pre id="ww1038074" class="Code">reg [3:0] temp1,temp2,temp3;</pre><pre id="ww1038075" class="Code">reg [3:0] sum;</pre><pre id="ww1038076" class="Code">					</pre><pre id="ww1038077" class="Code">always@(posedge clk)</pre><pre id="ww1038078" class="Code">	begin</pre><pre id="ww1038079" class="Code">		temp1 = in1 &amp; in2;</pre><pre id="ww1038080" class="Code">		temp2 = !temp1;</pre><pre id="ww1038081" class="Code">		temp3 = temp1 &amp; temp2;</pre><pre id="ww1038082" class="Code">		result = temp3*in3;</pre><pre id="ww1038083" class="Code">		sum = temp3 + in3;</pre><pre id="ww1038084" class="Code">	end</pre><pre id="ww998640" class="Code">endmodule</pre></td></tr></table></div><h5 id="ww998642" class="HeadingRunIn"><span></span>VHDL Syntax </h5><p id="ww998643" class="BodyAfterHead"><span></span>attribute syn_preserve of object : objectType is true ; </p><p id="ww998644" class="Body"><span></span>where object is an output port or an internal signal that holds the value of a state register or architecture.</p><h5 id="ww998670" class="HeadingRunIn"><span></span>VHDL Example</h5><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1038097" class="Code">library ieee;</pre><pre id="ww1038098" class="Code">use ieee.std_logic_1164.all;</pre><pre id="ww1038099" class="Code">use ieee.std_logic_unsigned.all;</pre><pre id="ww1038100" class="Code">&nbsp;</pre><pre id="ww1038101" class="Code">entity syn_preserve2 is </pre><pre id="ww1038102" class="Code">	port(</pre><pre id="ww1038103" class="Code">		 in1: in std_logic_vector(3 downto 0);</pre><pre id="ww1038104" class="Code">		 in2: in std_logic_vector(3 downto 0);</pre><pre id="ww1038105" class="Code">		 in3: in std_logic_vector(3 downto 0);</pre><pre id="ww1038106" class="Code">		 clk: in std_logic;</pre><pre id="ww1038107" class="Code">		 result: out std_logic_vector(7 downto 0);</pre><pre id="ww1038108" class="Code">		 sum   : out std_logic_vector(3 downto 0)</pre><pre id="ww1038109" class="Code">		);</pre><pre id="ww1038110" class="Code">end entity;</pre><pre id="ww1038111" class="Code">&nbsp;</pre><pre id="ww1038112" class="Code">architecture behave of syn_preserve2 is </pre><pre id="ww1038113" class="Code">	signal temp1,temp2,temp3 : std_logic_vector(3 downto 0);</pre><pre id="ww1038114" class="Code">	attribute syn_preserve : boolean;</pre><pre id="ww1038115" class="Code">	attribute syn_preserve of behave: architecture is true;</pre><pre id="ww1038116" class="Code">	attribute syn_multstyle : string;</pre><pre id="ww1038117" class="Code">	attribute syn_multstyle of result: signal is "EBR";</pre><pre id="ww1038118" class="Code">begin</pre><pre id="ww1038119" class="Code">	process(clk)</pre><pre id="ww1038120" class="Code">	begin		</pre><pre id="ww1038121" class="Code">		if clk'event and clk = '1' then</pre><pre id="ww1038122" class="Code">			temp1 &lt;= in1 and in2;</pre><pre id="ww1038123" class="Code">			temp2 &lt;= not temp1;</pre><pre id="ww1038124" class="Code">			temp3 &lt;= temp1 and temp2;</pre><pre id="ww1038125" class="Code">			result &lt;= temp3*in3;</pre><pre id="ww1038126" class="Code">			sum &lt;= temp3 + in3;</pre><pre id="ww1038127" class="Code">		end if;	</pre><pre id="ww1038128" class="Code">	end process;</pre><pre id="ww998669" class="Code">end behave;</pre></td></tr></table></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>