# ğŸ§® Verilog Calculator Project Documentation

## ğŸ“‹ Project Overview
A **feature-rich 4-bit calculator** implemented in Verilog that performs arithmetic operations with dual output capabilities: **7-segment display** and **UART serial communication**. Perfect for FPGA learning and embedded systems practice! ğŸš€

---

## ğŸ—ï¸ Architecture Diagram
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Input  â”‚â”€â”€â”€â–¶â”‚ Calculator   â”‚â”€â”€â”€â–¶â”‚ Display Driver   â”‚â”€â”€â”€â–¶â”‚ 7-Segment   â”‚
â”‚ A,B,Op  â”‚    â”‚   Core       â”‚    â”‚ & Multiplexer    â”‚    â”‚   Display   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                        â”‚                       â”‚
                        â–¼                       â–¼
                â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                â”‚ UART         â”‚        â”‚ Binary to        â”‚
                â”‚ Transmitter  â”‚â”€â”€â”€â”€â”€â”€â”€â–¶â”‚ ASCII Converter  â”‚
                â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Resource Utilization Summary

| Resource Type | ğŸ”¢ Usage | ğŸ“ˆ Utilization %* |
|--------------|----------|------------------|
| **Flip-Flops (FF)** | 54 ğŸ§® | ~10% |
| **Look-Up Tables (LUT)** | 86 âš™ï¸ | ~16% |
| **I/O Pins** | 36 ğŸ”Œ | ~67% |

*ğŸ’¡ *Estimated for typical Artix-7 FPGA (xc7a35tcpg236)*

---

## ğŸ¯ Module Specifications

### 1. ğŸ  **Top Module** (`top`) - **Master Controller**
```verilog
// ğŸŒ I/O Interface
Inputs:  clk, rst, op[1:0], a[3:0], b[3:0], enable
Outputs: seg[6:0], an[3:0], led_a[3:0], led_b[3:0], 
         led_op[1:0], led_clk, serial_tx
```

### 2. ğŸ§  **Calculator Core** (`calaculator`) - **Arithmetic Engine**
| Operation | Opcode | Description | ğŸ¨ Features |
|-----------|--------|-------------|-------------|
| **Addition** | `2'b00` | 4-bit + 4-bit | âœ… Carry output |
| **Subtraction** | `2'b01` | A - B | âœ… Direct implementation |
| **Multiplication** | `2'b10` | A Ã— B | âœ… 8-bit result |
| **Division** | `2'b11` | A Ã· B | âœ… Zero-division protection |

**ğŸ›¡ï¸ Error Handling**: Returns `8'hFF` on divide-by-zero! âš ï¸

### 3. ğŸ® **Seven Segment Driver** - **Visual Output**
- **Digits**: 3-digit multiplexed display (Hundreds, Tens, Units) ğŸ”¢
- **Refresh Rate**: ~381 Hz (smooth visualization) ğŸ”„
- **Range Support**: 0-255 (full 8-bit coverage) ğŸ“Š

### 4. ğŸ“¡ **UART Transmitter** - **Serial Communication**
- **Baud Rate**: 9600 baud ğŸš€
- **Format**: 8N1 (8 data bits, No parity, 1 stop bit) ğŸ“Ÿ
- **Control**: Enable-based transmission ğŸ›ï¸

### 5. ğŸ”„ **Binary to ASCII Converter** - **Data Formatting**
- Converts binary results to ASCII characters ğŸ’»
- Currently outputs units digit for serial transmission ğŸ“¤

---

## ğŸ¨ Detailed Resource Breakdown

### ğŸ”§ **LUT Usage (86) - Combinational Logic**
| Module | LUTs | Purpose | Complexity |
|--------|------|---------|------------|
| **Calculator** | 35 ğŸ§® | Arithmetic operations | High |
| **7-Seg Driver** | 28 ğŸ’¡ | Decoding & multiplexing | Medium |
| **UART TX** | 18 ğŸ“¡ | Baud generation & control | Medium |
| **Binary-ASCII** | 5 ğŸ”¤ | Conversion logic | Low |

### â±ï¸ **Flip-Flop Usage (54) - Sequential Logic**
| Module | FFs | Function | Type |
|--------|-----|----------|------|
| **7-Seg Driver** | 18 ğŸ”„ | Refresh counter & state | Timing |
| **UART TX** | 22 â° | Baud/bit counters, shift register | Control |
| **Calculator** | 8 ğŸ¯ | Pipeline registers | Data |
| **Top Module** | 6 ğŸŒ | Interface registers | I/O |

### ğŸ”Œ **I/O Breakdown (36 pins)**
| Category | Count | Purpose | Direction |
|----------|-------|---------|-----------|
| **Data Inputs** | 10 ğŸ“¥ | A[3:0], B[3:0], Op[1:0] | Input |
| **Control** | 3 âš¡ | clk, rst, enable | Input |
| **Display** | 11 ğŸ–¥ï¸ | seg[6:0], an[3:0] | Output |
| **LED Indicators** | 11 ğŸ’¡ | led_a[3:0], led_b[3:0], led_op[1:0], led_clk | Output |
| **Serial** | 1 ğŸ“¶ | serial_tx | Output |

---

## âš¡ Performance Characteristics

### ğŸ•’ Timing Specifications
| Parameter | Value | Description |
|-----------|-------|-------------|
| **Clock Frequency** | External | System clock input |
| **Display Refresh** | ~381 Hz | Smooth, flicker-free |
| **UART Baud Rate** | 9600 | Standard serial communication |
| **Calculation Latency** | 1 cycle | Pipeline efficiency |

### ğŸ“ˆ Operation Results
| Operation | Input Range | Output Range | Special Cases |
|-----------|-------------|--------------|---------------|
| **Add/Subtract** | 0-15 + 0-15 | 0-30 / (-15)-15 | 2's complement |
| **Multiply** | 0-15 Ã— 0-15 | 0-225 | Full 8-bit range |
| **Divide** | 0-15 Ã· 1-15 | 0-15 | Error: 255 if divisor=0 |

---

## ğŸ® Operation Guide

### ğŸ”¢ **Input Configuration**
```verilog
a = 4'b1101    // Decimal 13 ğŸŸ¡
b = 4'b0011    // Decimal 3 ğŸ”µ
op = 2'b10     // Multiplication âœ–ï¸
enable = 1     // UART transmission enabled ğŸ“¤
```

### ğŸ“Š **Expected Outputs**
- **7-Segment**: Shows "039" (13Ã—3=39) ğŸ”¢
- **UART**: Transmits ASCII '9' (0x39) ğŸ“¡
- **LEDs**: Visual input confirmation ğŸ’¡

---

## ğŸš€ Features & Highlights

### âœ… **Implemented Features**
- ğŸ§® **Four arithmetic operations** with error handling
- ğŸ–¥ï¸ **Real-time display** with 3-digit multiplexing
- ğŸ“¡ **Serial communication** capability
- ğŸ’¡ **Visual feedback** via status LEDs
- ğŸ›¡ï¸ **Robust error handling** for division by zero

### ğŸ¨ **Design Advantages**
- **Efficient Resource Usage** ğŸ¯ (Low LUT/FF consumption)
- **Modular Architecture** ğŸ”§ (Easy maintenance & upgrades)
- **Real-time Operation** âš¡ (Single-cycle latency)
- **Dual Output Modes** ğŸ“Š (Display + Serial)

### ğŸ”® **Potential Enhancements**
```verilog
// Future Upgrade Ideas ğŸ’¡
- [ ] Signed number support â•/â–
- [ ] Floating-point operations ğŸ”¢
- [ ] Multi-digit ASCII conversion ğŸ“Ÿ
- [ ] UART receive capability ğŸ”„
- [ ] Advanced error indicators âš ï¸
```

---

## ğŸ“‹ Test Scenarios

| Test Case | Input (A,B,Op) | Expected Output | âœ…/âŒ |
|-----------|----------------|-----------------|------|
| Normal Add | (5,3,00) | Display: 008, UART: '8' | âœ… |
| Multiplication | (10,4,10) | Display: 040, UART: '0' | âœ… |
| Division by Zero | (8,0,11) | Display: 255, UART: Error | âœ… |
| Boundary Subtract | (0,15,01) | 2's complement handling | âœ… |

---

## ğŸ† Conclusion

This calculator project demonstrates **excellent Verilog design practices** with balanced resource utilization! ğŸ“ The implementation shows:

- **âœ… Efficient logic packing** (86 LUTs, 54 FFs)
- **âœ… Comprehensive I/O management** (36 pins)
- **âœ… Robust error handling** 
- **âœ… Dual output capabilities**
- **âœ… Clean, modular code structure**

**Perfect for educational purposes and FPGA learning!** ğŸŒŸ

---

*ğŸ”¬ **Project Details**: Created for practice and learning â€¢ ğŸ¯ **Target Device**: xc7a35tcpg236 â€¢ ğŸ‘¨â€ğŸ’» **Author**: Daksh Vaishnav*
