Design Entry;HDL Check||(null)||Checking HDL syntax of 'sd.v'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'sd.v'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'test.v'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'sd.v'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'sd.v'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'sound.v'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'sound.v'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'sound.v'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'sound.v'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'test.v'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'test.v'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'sound.v'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:u8
Implementation;Synthesis|| CG921 ||@W:is_dsd is already declared in this scope.||u8.srr(24);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/24||test.v(165);liberoaction://cross_probe/hdl/file/'c:\igloo\work\test.v'/linenumber/165
Implementation;Synthesis|| CG921 ||@W:clk16 is already declared in this scope.||u8.srr(26);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/26||sound.v(116);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/116
Implementation;Synthesis|| CG921 ||@W:clk32 is already declared in this scope.||u8.srr(27);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/27||sound.v(116);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/116
Implementation;Synthesis|| CG921 ||@W:clk64 is already declared in this scope.||u8.srr(28);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/28||sound.v(116);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/116
Implementation;Synthesis||null||@W:Redeclaration of implicit signal odsdl||u8.srr(44);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/44||sd.v(228);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sd.v'/linenumber/228
Implementation;Synthesis||null||@W:Redeclaration of implicit signal odsdr||u8.srr(45);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/45||sd.v(229);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sd.v'/linenumber/229
Implementation;Synthesis|| CG921 ||@W:dop_left is already declared in this scope.||u8.srr(46);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/46||sd.v(317);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sd.v'/linenumber/317
Implementation;Synthesis|| CG921 ||@W:n_sample_change is already declared in this scope.||u8.srr(47);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/47||sd.v(1829);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sd.v'/linenumber/1829
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAHBLite in library COREAHBLITE_LIB||u8.srr(68);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/68||coreahblite.v(23);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/23
Implementation;Synthesis|| CL169 ||@W:Pruning unused register demo[17:0]. Make sure that there are no unused intermediate registers.||u8.srr(90);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/90||sd.v(1408);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sd.v'/linenumber/1408
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 31 to 28 of odin[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(91);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/91||sd.v(1408);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sd.v'/linenumber/1408
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal db[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||u8.srr(92);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/92||sd.v(1408);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sd.v'/linenumber/1408
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to db[7:0] assign 0, register removed by optimization||u8.srr(93);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/93||sd.v(1408);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sd.v'/linenumber/1408
Implementation;Synthesis|| CL169 ||@W:Pruning unused register clk32. Make sure that there are no unused intermediate registers.||u8.srr(96);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/96||sound.v(68);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/68
Implementation;Synthesis|| CG360 ||@W:Removing wire almostfulli_assert, as there is no assignment to it.||u8.srr(175);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/175||corefifo_sync_scntr.v(160);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/160
Implementation;Synthesis|| CG360 ||@W:Removing wire almostfulli_deassert, as there is no assignment to it.||u8.srr(176);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/176||corefifo_sync_scntr.v(161);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/161
Implementation;Synthesis|| CG360 ||@W:Removing wire fulli_assert, as there is no assignment to it.||u8.srr(177);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/177||corefifo_sync_scntr.v(162);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/162
Implementation;Synthesis|| CG360 ||@W:Removing wire fulli_deassert, as there is no assignment to it.||u8.srr(178);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/178||corefifo_sync_scntr.v(163);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/163
Implementation;Synthesis|| CG360 ||@W:Removing wire neg_reset, as there is no assignment to it.||u8.srr(179);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/179||corefifo_sync_scntr.v(171);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/171
Implementation;Synthesis|| CG360 ||@W:Removing wire re_top_p, as there is no assignment to it.||u8.srr(180);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/180||corefifo_sync_scntr.v(172);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/172
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft. Make sure that there are no unused intermediate registers.||u8.srr(181);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/181||corefifo_sync_scntr.v(433);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/433
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.||u8.srr(182);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/182||corefifo_sync_scntr.v(433);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/433
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||u8.srr(183);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/183||corefifo_sync_scntr.v(411);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/411
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||u8.srr(184);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/184||corefifo_sync_scntr.v(411);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/411
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_top_fwft_r. Make sure that there are no unused intermediate registers.||u8.srr(185);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/185||corefifo_sync_scntr.v(411);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/411
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sc_r_fwft[9:0]. Make sure that there are no unused intermediate registers.||u8.srr(186);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/186||corefifo_sync_scntr.v(336);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/336
Implementation;Synthesis|| CL207 ||@W:All reachable assignments to genblk6.wack_r assign 0, register removed by optimization.||u8.srr(187);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/187||corefifo_sync_scntr.v(486);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/486
Implementation;Synthesis|| CL207 ||@W:All reachable assignments to genblk6.overflow_r assign 0, register removed by optimization.||u8.srr(188);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/188||corefifo_sync_scntr.v(486);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/486
Implementation;Synthesis|| CL207 ||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||u8.srr(189);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/189||corefifo_sync_scntr.v(433);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/433
Implementation;Synthesis|| CL207 ||@W:All reachable assignments to dvld_r assign 0, register removed by optimization.||u8.srr(190);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/190||corefifo_sync_scntr.v(433);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/433
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element wrcnt. Add a syn_preserve attribute to the element to prevent sharing.||u8.srr(191);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/191||corefifo_sync_scntr.v(240);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/240
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit dvld_r2 to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(192);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/192||corefifo_sync_scntr.v(411);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/411
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||u8.srr(193);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/193||corefifo_sync_scntr.v(411);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/411
Implementation;Synthesis|| CG360 ||@W:Removing wire EMPTY2, as there is no assignment to it.||u8.srr(209);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/209||COREFIFO.v(197);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/197
Implementation;Synthesis|| CG360 ||@W:Removing wire AEMPTY2, as there is no assignment to it.||u8.srr(210);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/210||COREFIFO.v(198);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/198
Implementation;Synthesis|| CG360 ||@W:Removing wire fifo_rd_en, as there is no assignment to it.||u8.srr(211);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/211||COREFIFO.v(199);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/199
Implementation;Synthesis|| CG360 ||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||u8.srr(212);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/212||COREFIFO.v(203);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/203
Implementation;Synthesis|| CG360 ||@W:Removing wire fwft_MEMRADDR, as there is no assignment to it.||u8.srr(213);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/213||COREFIFO.v(204);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/204
Implementation;Synthesis|| CG360 ||@W:Removing wire pf_Q, as there is no assignment to it.||u8.srr(214);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/214||COREFIFO.v(209);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/209
Implementation;Synthesis|| CG360 ||@W:Removing wire fwft_Q, as there is no assignment to it.||u8.srr(215);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/215||COREFIFO.v(210);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/210
Implementation;Synthesis|| CG360 ||@W:Removing wire DVLD_async, as there is no assignment to it.||u8.srr(216);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/216||COREFIFO.v(228);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/228
Implementation;Synthesis|| CG360 ||@W:Removing wire DVLD_sync, as there is no assignment to it.||u8.srr(217);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/217||COREFIFO.v(230);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/230
Implementation;Synthesis|| CG360 ||@W:Removing wire fwft_dvld, as there is no assignment to it.||u8.srr(218);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/218||COREFIFO.v(231);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/231
Implementation;Synthesis|| CG360 ||@W:Removing wire fwft_reg_valid, as there is no assignment to it.||u8.srr(219);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/219||COREFIFO.v(232);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/232
Implementation;Synthesis|| CG360 ||@W:Removing wire pf_dvld, as there is no assignment to it.||u8.srr(220);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/220||COREFIFO.v(233);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/233
Implementation;Synthesis|| CG133 ||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||u8.srr(221);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/221||COREFIFO.v(242);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/242
Implementation;Synthesis|| CG133 ||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||u8.srr(222);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/222||COREFIFO.v(256);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/256
Implementation;Synthesis|| CG360 ||@W:Removing wire reset_sync_r, as there is no assignment to it.||u8.srr(223);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/223||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis|| CG360 ||@W:Removing wire reset_sync_w, as there is no assignment to it.||u8.srr(224);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/224||COREFIFO.v(275);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/275
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1[31:0]. Make sure that there are no unused intermediate registers.||u8.srr(225);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/225||COREFIFO.v(1060);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/1060
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r[31:0]. Make sure that there are no unused intermediate registers.||u8.srr(226);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/226||COREFIFO.v(1050);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/1050
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||u8.srr(227);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/227||COREFIFO.v(985);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/985
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||u8.srr(228);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/228||COREFIFO.v(985);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/985
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||u8.srr(229);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/229||COREFIFO.v(985);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/985
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r2[31:0]. Make sure that there are no unused intermediate registers.||u8.srr(230);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/230||COREFIFO.v(973);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/973
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre[31:0]. Make sure that there are no unused intermediate registers.||u8.srr(231);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/231||COREFIFO.v(953);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/953
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r[31:0]. Make sure that there are no unused intermediate registers.||u8.srr(232);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/232||COREFIFO.v(943);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/943
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r[31:0]. Make sure that there are no unused intermediate registers.||u8.srr(233);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/233||COREFIFO.v(930);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/930
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||u8.srr(234);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/234||COREFIFO.v(418);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/418
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||u8.srr(235);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/235||COREFIFO.v(418);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/418
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||u8.srr(236);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/236||COREFIFO.v(418);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/418
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||u8.srr(237);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/237||COREFIFO.v(405);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/405
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||u8.srr(238);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/238||COREFIFO.v(405);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/405
Implementation;Synthesis|| CG133 ||@W:Object word is declared but not assigned. Either assign a value or remove the declaration.||u8.srr(245);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/245||sound.v(1272);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1272
Implementation;Synthesis|| CL169 ||@W:Pruning unused register lden. Make sure that there are no unused intermediate registers.||u8.srr(246);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/246||sound.v(1634);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1634
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rden. Make sure that there are no unused intermediate registers.||u8.srr(247);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/247||sound.v(1624);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1624
Implementation;Synthesis|| CL169 ||@W:Pruning unused register source_right_r28[31:0]. Make sure that there are no unused intermediate registers.||u8.srr(248);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/248||sound.v(1494);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1494
Implementation;Synthesis|| CL169 ||@W:Pruning unused register source_right_r29[31:0]. Make sure that there are no unused intermediate registers.||u8.srr(249);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/249||sound.v(1494);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1494
Implementation;Synthesis|| CL169 ||@W:Pruning unused register source_left_r28[31:0]. Make sure that there are no unused intermediate registers.||u8.srr(250);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/250||sound.v(1422);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1422
Implementation;Synthesis|| CL169 ||@W:Pruning unused register source_left_r29[31:0]. Make sure that there are no unused intermediate registers.||u8.srr(251);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/251||sound.v(1422);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1422
Implementation;Synthesis|| CG133 ||@W:Object ii is declared but not assigned. Either assign a value or remove the declaration.||u8.srr(256);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/256||sd.v(1864);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sd.v'/linenumber/1864
Implementation;Synthesis|| CG133 ||@W:Object ndsd_ll is declared but not assigned. Either assign a value or remove the declaration.||u8.srr(257);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/257||sd.v(1928);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sd.v'/linenumber/1928
Implementation;Synthesis|| CG133 ||@W:Object ndsd_rr is declared but not assigned. Either assign a value or remove the declaration.||u8.srr(258);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/258||sd.v(1928);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sd.v'/linenumber/1928
Implementation;Synthesis|| CL169 ||@W:Pruning unused register ndsd_l_r0[31:0]. Make sure that there are no unused intermediate registers.||u8.srr(259);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/259||sd.v(2011);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sd.v'/linenumber/2011
Implementation;Synthesis|| CL169 ||@W:Pruning unused register ndsd_l_r1[31:0]. Make sure that there are no unused intermediate registers.||u8.srr(260);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/260||sd.v(2011);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sd.v'/linenumber/2011
Implementation;Synthesis|| CL169 ||@W:Pruning unused register ndsd_r_r0[31:0]. Make sure that there are no unused intermediate registers.||u8.srr(261);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/261||sd.v(2011);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sd.v'/linenumber/2011
Implementation;Synthesis|| CL169 ||@W:Pruning unused register ndsd_r_r1[31:0]. Make sure that there are no unused intermediate registers.||u8.srr(262);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/262||sd.v(2011);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sd.v'/linenumber/2011
Implementation;Synthesis|| CL169 ||@W:Pruning unused register ndsd_l[31:0]. Make sure that there are no unused intermediate registers.||u8.srr(263);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/263||sd.v(1945);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sd.v'/linenumber/1945
Implementation;Synthesis|| CL169 ||@W:Pruning unused register ndsd_r[31:0]. Make sure that there are no unused intermediate registers.||u8.srr(264);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/264||sd.v(1945);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sd.v'/linenumber/1945
Implementation;Synthesis|| CL169 ||@W:Pruning unused register nn[4:0]. Make sure that there are no unused intermediate registers.||u8.srr(265);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/265||sd.v(1945);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sd.v'/linenumber/1945
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sum_one[31:0]. Make sure that there are no unused intermediate registers.||u8.srr(266);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/266||sd.v(1945);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sd.v'/linenumber/1945
Implementation;Synthesis|| CL169 ||@W:Pruning unused register kk[3:0]. Make sure that there are no unused intermediate registers.||u8.srr(267);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/267||sd.v(1933);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sd.v'/linenumber/1933
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dsd_l_r0[31:0]. Make sure that there are no unused intermediate registers.||u8.srr(268);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/268||sd.v(1916);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sd.v'/linenumber/1916
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dsd_l_r1[31:0]. Make sure that there are no unused intermediate registers.||u8.srr(269);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/269||sd.v(1916);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sd.v'/linenumber/1916
Implementation;Synthesis|| CL169 ||@W:Pruning unused register x1counter[7:0]. Make sure that there are no unused intermediate registers.||u8.srr(272);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/272||sound.v(1791);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1791
Implementation;Synthesis|| CL169 ||@W:Pruning unused register xbegin_pick. Make sure that there are no unused intermediate registers.||u8.srr(273);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/273||sound.v(1791);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1791
Implementation;Synthesis|| CL169 ||@W:Pruning unused register address_out. Make sure that there are no unused intermediate registers.||u8.srr(277);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/277||sound.v(942);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/942
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dop_fill[7:0]. Make sure that there are no unused intermediate registers.||u8.srr(278);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/278||sound.v(903);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/903
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit channel_status_shift[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(279);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/279||sound.v(942);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/942
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of channel_status_shift[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||u8.srr(280);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/280||sound.v(942);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/942
Implementation;Synthesis|| CL169 ||@W:Pruning unused register c3[31:0]. Make sure that there are no unused intermediate registers.||u8.srr(293);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/293||bigfifo.v(111);liberoaction://cross_probe/hdl/file/'c:\igloo\work\bigfifo.v'/linenumber/111
Implementation;Synthesis|| CL169 ||@W:Pruning unused register c2[31:0]. Make sure that there are no unused intermediate registers.||u8.srr(294);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/294||bigfifo.v(110);liberoaction://cross_probe/hdl/file/'c:\igloo\work\bigfifo.v'/linenumber/110
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit HTRANS[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(295);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/295||bigfifo.v(143);liberoaction://cross_probe/hdl/file/'c:\igloo\work\bigfifo.v'/linenumber/143
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of HTRANS[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||u8.srr(296);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/296||bigfifo.v(143);liberoaction://cross_probe/hdl/file/'c:\igloo\work\bigfifo.v'/linenumber/143
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fifo_clear_i2s. Make sure that there are no unused intermediate registers.||u8.srr(299);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/299||ram.v(115);liberoaction://cross_probe/hdl/file/'c:\igloo\work\ram.v'/linenumber/115
Implementation;Synthesis|| CG360 ||@W:Removing wire HADDR_ADC, as there is no assignment to it.||u8.srr(305);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/305||sd.v(106);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sd.v'/linenumber/106
Implementation;Synthesis|| CG360 ||@W:Removing wire HWDATA_ADC, as there is no assignment to it.||u8.srr(306);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/306||sd.v(107);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sd.v'/linenumber/107
Implementation;Synthesis|| CG360 ||@W:Removing wire HTRANS_ADC, as there is no assignment to it.||u8.srr(307);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/307||sd.v(108);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sd.v'/linenumber/108
Implementation;Synthesis|| CG360 ||@W:Removing wire HWRITE_ADC, as there is no assignment to it.||u8.srr(308);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/308||sd.v(109);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sd.v'/linenumber/109
Implementation;Synthesis|| CG360 ||@W:Removing wire read_data, as there is no assignment to it.||u8.srr(309);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/309||sd.v(155);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sd.v'/linenumber/155
Implementation;Synthesis|| CL169 ||@W:Pruning unused register use_adc_mode. Make sure that there are no unused intermediate registers.||u8.srr(310);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/310||sd.v(529);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sd.v'/linenumber/529
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit sound_card_ctrl[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(314);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/314||sd.v(529);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sd.v'/linenumber/529
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit sound_card_ctrl[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(315);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/315||sd.v(529);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sd.v'/linenumber/529
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 4 to 3 of sound_card_ctrl[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(316);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/316||sd.v(529);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sd.v'/linenumber/529
Implementation;Synthesis|| CL169 ||@W:Pruning unused register do_selftest. Make sure that there are no unused intermediate registers.||u8.srr(319);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/319||test.v(288);liberoaction://cross_probe/hdl/file/'c:\igloo\work\test.v'/linenumber/288
Implementation;Synthesis|| CG360 ||@W:Removing wire debug, as there is no assignment to it.||u8.srr(322);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/322||test.v(125);liberoaction://cross_probe/hdl/file/'c:\igloo\work\test.v'/linenumber/125
Implementation;Synthesis|| CG360 ||@W:Removing wire spdif_in, as there is no assignment to it.||u8.srr(323);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/323||test.v(164);liberoaction://cross_probe/hdl/file/'c:\igloo\work\test.v'/linenumber/164
Implementation;Synthesis|| CL169 ||@W:Pruning unused register mclk_d2. Make sure that there are no unused intermediate registers.||u8.srr(324);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/324||test.v(87);liberoaction://cross_probe/hdl/file/'c:\igloo\work\test.v'/linenumber/87
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||u8.srr(372);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/372||coreahblite_masterstage.v(625);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/625
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||u8.srr(411);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/411||coreahblite_masterstage.v(625);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/625
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||u8.srr(594);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/594||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||u8.srr(595);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/595||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||u8.srr(596);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/596||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||u8.srr(597);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/597||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||u8.srr(598);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/598||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||u8.srr(599);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/599||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||u8.srr(600);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/600||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||u8.srr(601);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/601||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||u8.srr(602);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/602||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||u8.srr(603);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/603||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||u8.srr(604);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/604||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||u8.srr(605);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/605||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||u8.srr(606);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/606||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||u8.srr(607);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/607||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||u8.srr(608);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/608||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||u8.srr(609);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/609||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||u8.srr(610);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/610||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||u8.srr(611);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/611||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||u8.srr(612);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/612||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||u8.srr(613);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/613||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||u8.srr(614);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/614||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||u8.srr(615);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/615||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||u8.srr(616);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/616||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||u8.srr(617);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/617||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||u8.srr(618);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/618||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(619);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/619||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis|| CL169 ||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||u8.srr(620);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/620||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis|| CL169 ||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||u8.srr(621);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/621||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||u8.srr(622);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/622||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||u8.srr(623);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/623||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||u8.srr(624);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/624||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of FIC_0_AHB_S_HTRANS[1:0] is unused||u8.srr(641);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/641||u8_sb_HPMS.v(51);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\u8_sb_HPMS\u8_sb_HPMS.v'/linenumber/51
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||u8.srr(643);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/643||u8_sb_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||u8.srr(644);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/644||u8_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||u8.srr(645);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/645||u8_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis|| CL157 ||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||u8.srr(646);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/646||u8_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis|| CL157 ||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||u8.srr(647);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/647||u8_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||u8.srr(649);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/649||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||u8.srr(650);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/650||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||u8.srr(651);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/651||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||u8.srr(652);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/652||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of HTRANS_M0[1:0] is unused||u8.srr(724);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/724||coreahblite.v(120);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/120
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of HTRANS_M1[1:0] is unused||u8.srr(726);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/726||coreahblite.v(131);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/131
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of HTRANS_M2[1:0] is unused||u8.srr(728);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/728||coreahblite.v(142);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/142
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of HTRANS_M3[1:0] is unused||u8.srr(730);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/730||coreahblite.v(153);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/153
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S0[1:0] is unused||u8.srr(732);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/732||coreahblite.v(163);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/163
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S1[1:0] is unused||u8.srr(734);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/734||coreahblite.v(176);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/176
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S2[1:0] is unused||u8.srr(736);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/736||coreahblite.v(189);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/189
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S3[1:0] is unused||u8.srr(738);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/738||coreahblite.v(202);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/202
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S4[1:0] is unused||u8.srr(740);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/740||coreahblite.v(215);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/215
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S5[1:0] is unused||u8.srr(742);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/742||coreahblite.v(228);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/228
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S6[1:0] is unused||u8.srr(744);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/744||coreahblite.v(241);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/241
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S7[1:0] is unused||u8.srr(746);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/746||coreahblite.v(254);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/254
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S8[1:0] is unused||u8.srr(748);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/748||coreahblite.v(267);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/267
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S9[1:0] is unused||u8.srr(750);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/750||coreahblite.v(280);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/280
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S10[1:0] is unused||u8.srr(752);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/752||coreahblite.v(293);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/293
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S11[1:0] is unused||u8.srr(754);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/754||coreahblite.v(306);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/306
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S12[1:0] is unused||u8.srr(756);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/756||coreahblite.v(319);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/319
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S13[1:0] is unused||u8.srr(758);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/758||coreahblite.v(332);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/332
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S14[1:0] is unused||u8.srr(760);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/760||coreahblite.v(345);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/345
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S15[1:0] is unused||u8.srr(762);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/762||coreahblite.v(358);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/358
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S16[1:0] is unused||u8.srr(764);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/764||coreahblite.v(371);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/371
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.||u8.srr(880);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/880||coreahblite_masterstage.v(42);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/42
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.||u8.srr(881);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/881||coreahblite_masterstage.v(43);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/43
Implementation;Synthesis|| CL156 ||@W:*Input read_data[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||u8.srr(941);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/941||sd.v(155);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sd.v'/linenumber/155
Implementation;Synthesis|| CL157 ||@W:*Output led has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||u8.srr(942);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/942||sd.v(89);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sd.v'/linenumber/89
Implementation;Synthesis|| CL246 ||@W:Input port bits 4 to 3 of ctrl[7:0] are unused. Assign logic for all port bits or change the input port size.||u8.srr(953);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/953||ram.v(29);liberoaction://cross_probe/hdl/file/'c:\igloo\work\ram.v'/linenumber/29
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit j[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(954);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/954||bigfifo.v(143);liberoaction://cross_probe/hdl/file/'c:\igloo\work\bigfifo.v'/linenumber/143
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit j[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(955);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/955||bigfifo.v(143);liberoaction://cross_probe/hdl/file/'c:\igloo\work\bigfifo.v'/linenumber/143
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit j[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(956);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/956||bigfifo.v(143);liberoaction://cross_probe/hdl/file/'c:\igloo\work\bigfifo.v'/linenumber/143
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit j[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(957);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/957||bigfifo.v(143);liberoaction://cross_probe/hdl/file/'c:\igloo\work\bigfifo.v'/linenumber/143
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 7 to 4 of j[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(958);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/958||bigfifo.v(143);liberoaction://cross_probe/hdl/file/'c:\igloo\work\bigfifo.v'/linenumber/143
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit channel_status_shift[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(967);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/967||sound.v(942);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/942
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of channel_status_shift[23:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||u8.srr(968);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/968||sound.v(942);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/942
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit channel_status_shift[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(969);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/969||sound.v(942);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/942
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of channel_status_shift[23:2]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||u8.srr(970);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/970||sound.v(942);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/942
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit channel_status_shift[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(971);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/971||sound.v(942);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/942
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 3 of channel_status_shift[23:3]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||u8.srr(972);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/972||sound.v(942);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/942
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit channel_status_shift[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(973);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/973||sound.v(942);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/942
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 4 of channel_status_shift[23:4]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||u8.srr(974);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/974||sound.v(942);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/942
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit channel_status_shift[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(975);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/975||sound.v(942);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/942
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 5 of channel_status_shift[23:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||u8.srr(976);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/976||sound.v(942);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/942
Implementation;Synthesis|| CL246 ||@W:Input port bits 7 to 0 of source_left[31:0] are unused. Assign logic for all port bits or change the input port size.||u8.srr(977);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/977||sound.v(880);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/880
Implementation;Synthesis|| CL246 ||@W:Input port bits 7 to 0 of source_right[31:0] are unused. Assign logic for all port bits or change the input port size.||u8.srr(978);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/978||sound.v(881);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/881
Implementation;Synthesis|| CL247 ||@W:Input port bit 7 of ctrl[7:0] is unused||u8.srr(980);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/980||sd.v(1748);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sd.v'/linenumber/1748
Implementation;Synthesis|| CL246 ||@W:Input port bits 5 to 3 of ctrl[7:0] are unused. Assign logic for all port bits or change the input port size.||u8.srr(982);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/982||sd.v(1748);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sd.v'/linenumber/1748
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_L[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(984);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/984||sound.v(1571);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1571
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_L[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(985);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/985||sound.v(1571);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1571
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_L[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(986);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/986||sound.v(1571);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1571
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_L[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(987);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/987||sound.v(1571);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1571
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_L[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(988);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/988||sound.v(1571);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1571
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_L[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(989);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/989||sound.v(1571);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1571
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_L[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(990);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/990||sound.v(1571);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1571
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_L[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(991);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/991||sound.v(1571);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1571
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_L[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(992);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/992||sound.v(1571);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1571
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_L[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(993);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/993||sound.v(1571);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1571
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_L[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(994);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/994||sound.v(1571);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1571
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_L[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(995);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/995||sound.v(1571);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1571
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_L[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(996);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/996||sound.v(1571);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1571
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_L[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(997);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/997||sound.v(1571);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1571
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_L[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(998);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/998||sound.v(1571);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1571
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_L[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(999);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/999||sound.v(1571);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1571
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_L[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1000);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1000||sound.v(1571);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1571
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_L[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1001);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1001||sound.v(1571);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1571
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_L[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1002);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1002||sound.v(1571);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1571
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_L[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1003);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1003||sound.v(1571);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1571
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_L[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1004);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1004||sound.v(1571);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1571
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_L[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1005);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1005||sound.v(1571);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1571
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_L[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1006);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1006||sound.v(1571);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1571
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_R[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1007);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1007||sound.v(1587);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1587
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_R[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1008);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1008||sound.v(1587);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1587
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_R[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1009);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1009||sound.v(1587);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1587
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_R[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1010);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1010||sound.v(1587);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1587
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_R[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1011);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1011||sound.v(1587);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1587
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_R[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1012);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1012||sound.v(1587);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1587
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_R[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1013);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1013||sound.v(1587);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1587
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_R[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1014);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1014||sound.v(1587);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1587
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_R[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1015);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1015||sound.v(1587);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1587
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_R[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1016);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1016||sound.v(1587);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1587
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_R[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1017);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1017||sound.v(1587);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1587
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_R[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1018);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1018||sound.v(1587);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1587
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_R[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1019);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1019||sound.v(1587);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1587
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_R[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1020);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1020||sound.v(1587);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1587
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_R[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1021);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1021||sound.v(1587);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1587
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_R[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1022);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1022||sound.v(1587);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1587
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_R[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1023);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1023||sound.v(1587);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1587
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_R[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1024);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1024||sound.v(1587);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1587
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_R[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1025);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1025||sound.v(1587);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1587
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_R[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1026);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1026||sound.v(1587);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1587
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_R[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1027);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1027||sound.v(1587);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1587
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_R[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1028);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1028||sound.v(1587);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1587
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit hh_R[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1029);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1029||sound.v(1587);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1587
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 9 of hh_R[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(1030);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1030||sound.v(1587);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1587
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 9 of hh_L[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||u8.srr(1031);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1031||sound.v(1571);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1571
Implementation;Synthesis|| CL157 ||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||u8.srr(1033);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1033||FIFO_FIFO_0_ram_wrapper.v(42);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\FIFO_FIFO_0_ram_wrapper.v'/linenumber/42
Implementation;Synthesis|| CL157 ||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||u8.srr(1034);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1034||FIFO_FIFO_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\FIFO_FIFO_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis|| CL157 ||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||u8.srr(1035);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1035||FIFO_FIFO_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\FIFO_FIFO_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis|| CL157 ||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||u8.srr(1036);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1036||FIFO_FIFO_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\FIFO_FIFO_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis|| CL156 ||@W:*Input EMPTY2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||u8.srr(1041);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1041||COREFIFO.v(197);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/197
Implementation;Synthesis|| CL246 ||@W:Input port bits 6 to 3 of ictrl[7:0] are unused. Assign logic for all port bits or change the input port size.||u8.srr(1044);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1044||sound.v(533);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/533
Implementation;Synthesis|| BN238 ||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { gl0 }] -to test_0*||u8.srr(1115);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1115||synthesis.fdc(23);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/23
Implementation;Synthesis|| BN238 ||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { mclk4549 }] -to u8_sb*||u8.srr(1116);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1116||synthesis.fdc(24);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/24
Implementation;Synthesis|| BN238 ||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { mclk4549 }] -to *USPDIF_TX*||u8.srr(1117);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1117||synthesis.fdc(25);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/25
Implementation;Synthesis|| BN238 ||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { mclk }] -to test_0.u100*||u8.srr(1118);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1118||synthesis.fdc(26);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/26
Implementation;Synthesis|| BN238 ||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { mclk4549 }] -to *UPCMTX*||u8.srr(1119);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1119||synthesis.fdc(27);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/27
Implementation;Synthesis|| BN238 ||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { sdclk_n }] -to test_0.u200*||u8.srr(1120);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1120||synthesis.fdc(28);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/28
Implementation;Synthesis|| BN238 ||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { sdclk_n }] -to *usync*||u8.srr(1121);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1121||synthesis.fdc(29);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/29
Implementation;Synthesis|| BN238 ||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { sdclk_n }] -to *usync*||u8.srr(1122);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1122||synthesis.fdc(30);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/30
Implementation;Synthesis|| BN238 ||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { sdclk_n }] -to *ufifo*||u8.srr(1123);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1123||synthesis.fdc(31);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/31
Implementation;Synthesis|| BN238 ||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from test_0.u100.uctrl.sound_card_start*||u8.srr(1124);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1124||synthesis.fdc(32);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/32
Implementation;Synthesis|| BN238 ||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from test_0.u100.uctrl.use_dsd*||u8.srr(1125);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1125||synthesis.fdc(33);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/33
Implementation;Synthesis|| BN238 ||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { in_bck }] -to test_0.u100.uctrl*||u8.srr(1126);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1126||synthesis.fdc(34);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/34
Implementation;Synthesis|| BN238 ||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { sdclk_n }] -to u8_sb*||u8.srr(1127);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1127||synthesis.fdc(35);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/35
Implementation;Synthesis|| BN238 ||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { clock138_bck }] -to test_0.u200*||u8.srr(1128);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1128||synthesis.fdc(36);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/36
Implementation;Synthesis|| BN238 ||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { mclk }] -to test_0.u200*||u8.srr(1129);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1129||synthesis.fdc(37);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/37
Implementation;Synthesis|| BN238 ||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { sdclk_n }] -to *UPCM*||u8.srr(1130);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1130||synthesis.fdc(38);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/38
Implementation;Synthesis|| BN238 ||@W:Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { sdclk_n }] -to *uctrl*||u8.srr(1131);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1131||synthesis.fdc(39);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/39
Implementation;Synthesis|| BN132 ||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_15 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1146);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1146||coreahblite_matrix4x16.v(3580);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3580
Implementation;Synthesis|| BN132 ||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1147);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1147||coreahblite_matrix4x16.v(3534);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3534
Implementation;Synthesis|| BN132 ||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1148);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1148||coreahblite_matrix4x16.v(3488);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3488
Implementation;Synthesis|| BN132 ||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1149);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1149||coreahblite_matrix4x16.v(3442);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3442
Implementation;Synthesis|| BN132 ||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1150);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1150||coreahblite_matrix4x16.v(3396);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_9 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1151);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1151||coreahblite_matrix4x16.v(3304);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3304
Implementation;Synthesis|| BN132 ||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_8 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1152);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1152||coreahblite_matrix4x16.v(3258);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3258
Implementation;Synthesis|| BN132 ||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_7 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1153);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1153||coreahblite_matrix4x16.v(3212);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3212
Implementation;Synthesis|| BN132 ||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_6 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1154);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1154||coreahblite_matrix4x16.v(3166);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3166
Implementation;Synthesis|| BN132 ||@W:Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_5 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1155);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1155||coreahblite_matrix4x16.v(3120);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3120
Implementation;Synthesis|| MO129 ||@W:Sequential instance u8_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||u8.srr(1166);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1166||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis|| MO129 ||@W:Sequential instance u8_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||u8.srr(1167);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1167||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis|| MO129 ||@W:Sequential instance u8_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||u8.srr(1168);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1168||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis|| MO129 ||@W:Sequential instance u8_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||u8.srr(1169);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1169||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis|| MO129 ||@W:Sequential instance u8_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||u8.srr(1170);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1170||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis|| MO129 ||@W:Sequential instance u8_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||u8.srr(1171);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1171||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis|| MO129 ||@W:Sequential instance u8_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||u8.srr(1172);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1172||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis|| MO129 ||@W:Sequential instance u8_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||u8.srr(1173);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1173||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis|| MO129 ||@W:Sequential instance u8_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||u8.srr(1174);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1174||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis|| MO129 ||@W:Sequential instance u8_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||u8.srr(1175);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1175||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis|| MO129 ||@W:Sequential instance u8_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||u8.srr(1176);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1176||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis|| MO129 ||@W:Sequential instance u8_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||u8.srr(1177);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1177||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis|| MO129 ||@W:Sequential instance u8_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||u8.srr(1178);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1178||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis|| MO129 ||@W:Sequential instance u8_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||u8.srr(1179);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1179||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis|| MO129 ||@W:Sequential instance u8_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||u8.srr(1180);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1180||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis|| MT530 ||@W:Found inferred clock u8|clock138_bck which controls 18 sequential elements including test_0.u200.i[14:0]. This clock has no specified timing constraint which may adversely impact design performance. ||u8.srr(1276);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1276||test.v(288);liberoaction://cross_probe/hdl/file/'c:\igloo\work\test.v'/linenumber/288
Implementation;Synthesis|| MT530 ||@W:Found inferred clock u8|sdclk which controls 382 sequential elements including test_0.u100.UD100.UCRC0.CRC[15:0]. This clock has no specified timing constraint which may adversely impact design performance. ||u8.srr(1277);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1277||crc7.v(63);liberoaction://cross_probe/hdl/file/'c:\igloo\work\crc7.v'/linenumber/63
Implementation;Synthesis|| MT530 ||@W:Found inferred clock sdtop|mmclk_d2_inferred_clock which controls 41 sequential elements including test_0.u100.u_sample.jishi[31:0]. This clock has no specified timing constraint which may adversely impact design performance. ||u8.srr(1278);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1278||sd.v(1832);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sd.v'/linenumber/1832
Implementation;Synthesis|| MT530 ||@W:Found inferred clock sdtop|mmclk_d4_inferred_clock which controls 1 sequential elements including test_0.u100.mmclk_d8. This clock has no specified timing constraint which may adversely impact design performance. ||u8.srr(1279);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1279||sd.v(255);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sd.v'/linenumber/255
Implementation;Synthesis|| MT530 ||@W:Found inferred clock u8_FCCC_0_FCCC|GL0_net_inferred_clock which controls 896 sequential elements including test_0.u_clock_div.clk2. This clock has no specified timing constraint which may adversely impact design performance. ||u8.srr(1280);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1280||sound.v(122);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/122
Implementation;Synthesis|| MT530 ||@W:Found inferred clock sdtop|dsd_clkr_inferred_clock which controls 76 sequential elements including test_0.u_clock_div.clk2. This clock has no specified timing constraint which may adversely impact design performance. ||u8.srr(1281);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1281||sound.v(122);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/122
Implementation;Synthesis|| MT530 ||@W:Found inferred clock sample|m_inferred_clock[4] which controls 452 sequential elements including test_0.u100.u_sample.source_left_r6[31:0]. This clock has no specified timing constraint which may adversely impact design performance. ||u8.srr(1282);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1282||sd.v(1865);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sd.v'/linenumber/1865
Implementation;Synthesis|| MT530 ||@W:Found inferred clock pcm_tx|ii_inferred_clock[5] which controls 1813 sequential elements including test_0.u100.UPCMTX.hh_R[8:0]. This clock has no specified timing constraint which may adversely impact design performance. ||u8.srr(1283);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1283||sound.v(1587);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/1587
Implementation;Synthesis|| MT530 ||@W:Found inferred clock clock_divider|clk2_inferred_clock which controls 420 sequential elements including test_0.u_clock_div.clk2. This clock has no specified timing constraint which may adversely impact design performance. ||u8.srr(1284);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1284||sound.v(122);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/122
Implementation;Synthesis|| MT530 ||@W:Found inferred clock clock_divider|clk4_inferred_clock which controls 420 sequential elements including test_0.u_clock_div.clk2. This clock has no specified timing constraint which may adversely impact design performance. ||u8.srr(1285);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1285||sound.v(122);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/122
Implementation;Synthesis|| MT530 ||@W:Found inferred clock clock_divider|clk8_inferred_clock which controls 420 sequential elements including test_0.u_clock_div.clk2. This clock has no specified timing constraint which may adversely impact design performance. ||u8.srr(1286);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1286||sound.v(122);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/122
Implementation;Synthesis|| MT530 ||@W:Found inferred clock clock_div|clk2_inferred_clock which controls 1 sequential elements including test_0.u_clock_div.clk4. This clock has no specified timing constraint which may adversely impact design performance. ||u8.srr(1287);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1287||sound.v(125);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/125
Implementation;Synthesis|| MT530 ||@W:Found inferred clock clock_div|clk4_inferred_clock which controls 1 sequential elements including test_0.u_clock_div.clk8. This clock has no specified timing constraint which may adversely impact design performance. ||u8.srr(1288);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1288||sound.v(128);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/128
Implementation;Synthesis|| MT530 ||@W:Found inferred clock clock_div|clk8_inferred_clock which controls 1 sequential elements including test_0.u_clock_div.clk16. This clock has no specified timing constraint which may adversely impact design performance. ||u8.srr(1289);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1289||sound.v(131);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/131
Implementation;Synthesis|| MT530 ||@W:Found inferred clock clock_div|clk16_inferred_clock which controls 1 sequential elements including test_0.u_clock_div.clk32. This clock has no specified timing constraint which may adversely impact design performance. ||u8.srr(1290);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1290||sound.v(134);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/134
Implementation;Synthesis|| MT530 ||@W:Found inferred clock clock_div|clk32_inferred_clock which controls 1 sequential elements including test_0.u_clock_div.clk64. This clock has no specified timing constraint which may adversely impact design performance. ||u8.srr(1291);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1291||sound.v(137);liberoaction://cross_probe/hdl/file/'c:\igloo\work\sound.v'/linenumber/137
Implementation;Synthesis|| MT530 ||@W:Found inferred clock u8_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 113 sequential elements including u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMCurrentState. This clock has no specified timing constraint which may adversely impact design performance. ||u8.srr(1292);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1292||coreahblite_defaultslavesm.v(64);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v'/linenumber/64
Implementation;Synthesis|| MT530 ||@W:Found inferred clock u8_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 15 sequential elements including u8_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. ||u8.srr(1293);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1293||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis|| MF511 ||@W:Found issues with constraints. Please check constraint checker report "C:\igloo\soc\z\synthesis\u8_cck.rpt" .||u8.srr(1373);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1373||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance matrix4x16.masterstage_0.regHMASTLOCK because it is equivalent to instance matrix4x16.masterstage_0.regHTRANS. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1423);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1423||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance u8_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance u8_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1424);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1424||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance u8_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance u8_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1425);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1425||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance u8_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance u8_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1426);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1426||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance u8_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance u8_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1427);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1427||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance u8_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance u8_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1428);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1428||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance u8_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance u8_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1429);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1429||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance u8_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance u8_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1430);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1430||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance u8_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance u8_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1431);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1431||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance u8_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance u8_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||u8.srr(1432);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1432||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis|| MO160 ||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[6] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1442);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1442||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis|| MO160 ||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[4] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1443);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1443||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis|| MO160 ||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[2] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1444);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1444||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis|| MO160 ||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[0] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1445);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1445||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis|| MO160 ||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[0] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1446);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1446||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis|| MO160 ||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[31] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1447);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1447||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis|| MO160 ||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[28] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1448);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1448||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis|| MO160 ||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[27] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1449);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1449||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis|| MO160 ||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[26] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1450);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1450||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis|| MO160 ||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[25] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1451);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1451||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis|| MO160 ||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[24] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1452);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1452||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis|| MO160 ||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[23] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1453);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1453||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis|| MO160 ||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[22] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1454);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1454||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis|| MO160 ||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[21] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1455);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1455||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis|| MO160 ||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[20] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1456);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1456||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis|| MO160 ||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[19] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1457);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1457||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis|| MO160 ||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[18] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1458);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1458||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis|| MO160 ||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[1] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1459);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1459||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis|| MO160 ||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[0] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1460);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1460||coreahblite_masterstage.v(163);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/163
Implementation;Synthesis|| MO160 ||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[15] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1461);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1461||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis|| MO160 ||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[14] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1462);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1462||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis|| MO160 ||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[13] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1463);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1463||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis|| MO160 ||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[12] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1464);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1464||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis|| MO160 ||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[11] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1465);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1465||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis|| MO160 ||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[10] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1466);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1466||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis|| MO160 ||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[9] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1467);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1467||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis|| MO160 ||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[8] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1468);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1468||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis|| MO160 ||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[7] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1469);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1469||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis|| MO160 ||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[5] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1470);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1470||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis|| MO160 ||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[3] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1471);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1471||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis|| MO160 ||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[1] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1472);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1472||coreahblite_masterstage.v(229);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/229
Implementation;Synthesis|| MO160 ||@W:Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z5_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1494);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1494||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis|| MO160 ||@W:Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z5_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1495);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1495||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis|| MO160 ||@W:Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z5_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||u8.srr(1496);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1496||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis|| BW150 ||@W:Cannot forward annotate set_clock_groups command because clock u8_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock cannot be found||u8.srr(1937);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1937||null;null
Implementation;Synthesis|| MT246 ||@W:Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||u8.srr(1945);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1945||u8_sb_ccc_0_fccc.v(20);liberoaction://cross_probe/hdl/file/'c:\igloo\soc\z\component\work\u8_sb\ccc_0\u8_sb_ccc_0_fccc.v'/linenumber/20
Implementation;Synthesis|| MT420 ||@W:Found inferred clock u8|clock138_bck with period 10.00ns. Please declare a user-defined clock on object "p:clock138_bck"||u8.srr(1946);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1946||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock u8|sdclk with period 10.00ns. Please declare a user-defined clock on object "p:sdclk"||u8.srr(1948);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1948||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock sdtop|dsd_clkr_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:test_0.u100.dsd_clkr"||u8.srr(1950);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1950||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock sdtop|mmclk_d4_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:test_0.u100.mmclk_d4"||u8.srr(1951);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1951||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock sdtop|mmclk_d2_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:test_0.u100.mmclk_d2"||u8.srr(1952);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1952||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock sample|m_inferred_clock[4] with period 10.00ns. Please declare a user-defined clock on object "n:test_0.u100.u_sample.m[4]"||u8.srr(1953);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1953||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock pcm_tx|ii_inferred_clock[5] with period 10.00ns. Please declare a user-defined clock on object "n:test_0.u100.UPCMTX.ii[5]"||u8.srr(1954);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1954||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock clock_divider|clk8_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:test_0.u100.DSD138.UIN100.UCK0.clk8"||u8.srr(1955);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1955||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock clock_divider|clk4_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:test_0.u100.DSD138.UIN100.UCK0.clk4"||u8.srr(1956);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1956||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock clock_divider|clk2_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:test_0.u100.DSD138.UIN100.UCK0.clk2"||u8.srr(1957);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1957||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock clock_div|clk32_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:test_0.u_clock_div.clk32"||u8.srr(1958);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1958||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock clock_div|clk16_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:test_0.u_clock_div.clk16"||u8.srr(1959);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1959||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock clock_div|clk8_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:test_0.u_clock_div.clk8"||u8.srr(1960);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1960||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock clock_div|clk4_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:test_0.u_clock_div.clk4"||u8.srr(1961);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1961||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock clock_div|clk2_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:test_0.u_clock_div.clk2"||u8.srr(1962);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1962||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock u8_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:u8_sb_0.CCC_0.GL0_net"||u8.srr(1963);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1963||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock u8_FCCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:FCCC_0.GL0_net"||u8.srr(1964);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/1964||null;null
Implementation;Synthesis|| MT548 ||@W:Source for clock mmclk not found in netlist. Run the constraint checker to verify if constraints are applied correctly.||u8.srr(2015);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/2015||synthesis.fdc(8);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/8
Implementation;Synthesis|| MT548 ||@W:Source for clock omclk not found in netlist. Run the constraint checker to verify if constraints are applied correctly.||u8.srr(2016);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/2016||synthesis.fdc(9);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/9
Implementation;Synthesis|| MT548 ||@W:Source for clock gl0 not found in netlist. Run the constraint checker to verify if constraints are applied correctly.||u8.srr(2017);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/2017||synthesis.fdc(10);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/10
Implementation;Synthesis|| MT548 ||@W:Source for clock sdclk_n not found in netlist. Run the constraint checker to verify if constraints are applied correctly.||u8.srr(2018);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/2018||synthesis.fdc(11);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/11
Implementation;Synthesis|| MT548 ||@W:Source for clock clock138_bck not found in netlist. Run the constraint checker to verify if constraints are applied correctly.||u8.srr(2019);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/2019||synthesis.fdc(13);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/13
Implementation;Synthesis|| MT548 ||@W:Source for clock spdif_clock not found in netlist. Run the constraint checker to verify if constraints are applied correctly.||u8.srr(2020);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/2020||synthesis.fdc(14);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/14
Implementation;Synthesis|| MT548 ||@W:Source for clock mclk4549 not found in netlist. Run the constraint checker to verify if constraints are applied correctly.||u8.srr(2021);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/2021||synthesis.fdc(15);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/15
Implementation;Synthesis|| MT548 ||@W:Source for clock dsd_clk not found in netlist. Run the constraint checker to verify if constraints are applied correctly.||u8.srr(2022);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/2022||synthesis.fdc(16);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/16
Implementation;Synthesis|| MT548 ||@W:Source for clock in_bck not found in netlist. Run the constraint checker to verify if constraints are applied correctly.||u8.srr(2023);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/2023||synthesis.fdc(17);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/17
Implementation;Synthesis|| MT447 ||@W:Timing constraint (from [get_clocks { gl0 }] to test_0*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||u8.srr(3761);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/3761||synthesis.fdc(23);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/23
Implementation;Synthesis|| MT447 ||@W:Timing constraint (from [get_clocks { mclk4549 }] to u8_sb*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||u8.srr(3762);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/3762||synthesis.fdc(24);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/24
Implementation;Synthesis|| MT447 ||@W:Timing constraint (from [get_clocks { mclk4549 }] to *USPDIF_TX*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||u8.srr(3763);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/3763||synthesis.fdc(25);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/25
Implementation;Synthesis|| MT447 ||@W:Timing constraint (from [get_clocks { mclk }] to test_0.u100*) (false path) was not applied to the design because the to list is incorrect: it contains no clock, primary output, sequential cell, or sequential cell data input pin ||u8.srr(3764);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/3764||synthesis.fdc(26);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/26
Implementation;Synthesis|| MT447 ||@W:Timing constraint (from [get_clocks { mclk4549 }] to *UPCMTX*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||u8.srr(3765);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/3765||synthesis.fdc(27);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/27
Implementation;Synthesis|| MT447 ||@W:Timing constraint (from [get_clocks { sdclk_n }] to test_0.u200*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||u8.srr(3766);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/3766||synthesis.fdc(28);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/28
Implementation;Synthesis|| MT447 ||@W:Timing constraint (from [get_clocks { sdclk_n }] to *usync*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||u8.srr(3767);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/3767||synthesis.fdc(29);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/29
Implementation;Synthesis|| MT447 ||@W:Timing constraint (from [get_clocks { sdclk_n }] to *usync*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||u8.srr(3768);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/3768||synthesis.fdc(30);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/30
Implementation;Synthesis|| MT447 ||@W:Timing constraint (from [get_clocks { sdclk_n }] to *ufifo*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||u8.srr(3769);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/3769||synthesis.fdc(31);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/31
Implementation;Synthesis|| MT447 ||@W:Timing constraint (from [get_clocks { in_bck }] to test_0.u100.uctrl*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||u8.srr(3770);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/3770||synthesis.fdc(34);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/34
Implementation;Synthesis|| MT447 ||@W:Timing constraint (from [get_clocks { sdclk_n }] to u8_sb*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||u8.srr(3771);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/3771||synthesis.fdc(35);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/35
Implementation;Synthesis|| MT447 ||@W:Timing constraint (from [get_clocks { clock138_bck }] to test_0.u200*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||u8.srr(3772);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/3772||synthesis.fdc(36);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/36
Implementation;Synthesis|| MT447 ||@W:Timing constraint (from [get_clocks { mclk }] to test_0.u200*) (false path) was not applied to the design because the to list is incorrect: it contains no clock, primary output, sequential cell, or sequential cell data input pin ||u8.srr(3773);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/3773||synthesis.fdc(37);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/37
Implementation;Synthesis|| MT447 ||@W:Timing constraint (from [get_clocks { sdclk_n }] to *UPCM*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||u8.srr(3774);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/3774||synthesis.fdc(38);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/38
Implementation;Synthesis|| MT447 ||@W:Timing constraint (from [get_clocks { sdclk_n }] to *uctrl*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||u8.srr(3775);liberoaction://cross_probe/hdl/file/'C:\igloo\soc\z\synthesis\u8.srr'/linenumber/3775||synthesis.fdc(39);liberoaction://cross_probe/hdl/file/'c:/igloo/soc/z/designer/u8/synthesis.fdc'/linenumber/39
Implementation;Place and Route;RootName:u8
Implementation;Place and Route||(null)||Please refer to the log file for details about 3 Info(s)||u8_layout_log.log;liberoaction://open_report/file/u8_layout_log.log||(null);(null)
