{
  "module_name": "emac.h",
  "hash_id": "83f8ef19b4643af7d3b3a0f542ca7f390a03beb4f7b733c0d826f93a3167ab60",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/ibm/emac/emac.h",
  "human_readable_source": " \n \n#ifndef __IBM_NEWEMAC_H\n#define __IBM_NEWEMAC_H\n\n#include <linux/types.h>\n#include <linux/phy.h>\n\n \nstruct emac_regs {\n\t \n\tu32 mr0;\t\t\t \n\tu32 mr1;\t\t\t \n\tu32 tmr0;\t\t\t \n\tu32 tmr1;\t\t\t \n\tu32 rmr;\t\t\t \n\tu32 isr;\t\t\t \n\tu32 iser;\t\t\t \n\tu32 iahr;\t\t\t \n\tu32 ialr;\t\t\t \n\tu32 vtpid;\t\t\t \n\tu32 vtci;\t\t\t \n\tu32 ptr;\t\t\t \n\tunion {\n\t\t \n\t\tstruct {\n\t\t\tu32 iaht1;\t \n\t\t\tu32 iaht2;\t \n\t\t\tu32 iaht3;\t \n\t\t\tu32 iaht4;\t \n\t\t\tu32 gaht1;\t \n\t\t\tu32 gaht2;\t \n\t\t\tu32 gaht3;\t \n\t\t\tu32 gaht4;\t \n\t\t} emac4;\n\t\t \n\t\tstruct {\n\t\t\tu32 mahr;\t \n\t\t\tu32 malr;\t \n\t\t\tu32 mmahr;\t \n\t\t\tu32 mmalr;\t \n\t\t\tu32 rsvd0[4];\n\t\t} emac4sync;\n\t} u0;\n\t \n\tu32 lsah;\n\tu32 lsal;\n\tu32 ipgvr;\t\t\t \n\tu32 stacr;\t\t\t \n\tu32 trtr;\t\t\t \n\tu32 rwmr;\t\t\t \n\tu32 octx;\n\tu32 ocrx;\n\tunion {\n\t\t \n\t\tstruct {\n\t\t\tu32 ipcr;\n\t\t} emac4;\n\t\t \n\t\tstruct {\n\t\t\tu32 rsvd1;\n\t\t\tu32 revid;\n\t\t\tu32 rsvd2[2];\n\t\t\tu32 iaht1;\t \n\t\t\tu32 iaht2;\t \n\t\t\tu32 iaht3;\t \n\t\t\tu32 iaht4;\t \n\t\t\tu32 iaht5;\t \n\t\t\tu32 iaht6;\t \n\t\t\tu32 iaht7;\t \n\t\t\tu32 iaht8;\t \n\t\t\tu32 gaht1;\t \n\t\t\tu32 gaht2;\t \n\t\t\tu32 gaht3;\t \n\t\t\tu32 gaht4;\t \n\t\t\tu32 gaht5;\t \n\t\t\tu32 gaht6;\t \n\t\t\tu32 gaht7;\t \n\t\t\tu32 gaht8;\t \n\t\t\tu32 tpc;\t \n\t\t} emac4sync;\n\t} u1;\n};\n\n \n#define EMAC_MR0_RXI\t\t\t0x80000000\n#define EMAC_MR0_TXI\t\t\t0x40000000\n#define EMAC_MR0_SRST\t\t\t0x20000000\n#define EMAC_MR0_TXE\t\t\t0x10000000\n#define EMAC_MR0_RXE\t\t\t0x08000000\n#define EMAC_MR0_WKE\t\t\t0x04000000\n\n \n#define EMAC_MR1_FDE\t\t\t0x80000000\n#define EMAC_MR1_ILE\t\t\t0x40000000\n#define EMAC_MR1_VLE\t\t\t0x20000000\n#define EMAC_MR1_EIFC\t\t\t0x10000000\n#define EMAC_MR1_APP\t\t\t0x08000000\n#define EMAC_MR1_IST\t\t\t0x01000000\n\n#define EMAC_MR1_MF_MASK\t\t0x00c00000\n#define EMAC_MR1_MF_10\t\t\t0x00000000\n#define EMAC_MR1_MF_100\t\t\t0x00400000\n#define EMAC_MR1_MF_1000\t\t0x00800000\n#define EMAC_MR1_MF_1000GPCS\t\t0x00c00000\n#define EMAC_MR1_MF_IPPA(id)\t\t(((id) & 0x1f) << 6)\n\n#define EMAC_MR1_RFS_4K\t\t\t0x00300000\n#define EMAC_MR1_RFS_16K\t\t0x00000000\n#define EMAC_MR1_TFS_2K\t\t\t0x00080000\n#define EMAC_MR1_TR0_MULT\t\t0x00008000\n#define EMAC_MR1_JPSM\t\t\t0x00000000\n#define EMAC_MR1_MWSW_001\t\t0x00000000\n#define EMAC_MR1_BASE(opb)\t\t(EMAC_MR1_TFS_2K | EMAC_MR1_TR0_MULT)\n\n\n#define EMAC4_MR1_RFS_2K\t\t0x00100000\n#define EMAC4_MR1_RFS_4K\t\t0x00180000\n#define EMAC4_MR1_RFS_8K\t\t0x00200000\n#define EMAC4_MR1_RFS_16K\t\t0x00280000\n#define EMAC4_MR1_TFS_2K       \t\t0x00020000\n#define EMAC4_MR1_TFS_4K\t\t0x00030000\n#define EMAC4_MR1_TFS_8K\t\t0x00040000\n#define EMAC4_MR1_TFS_16K\t\t0x00050000\n#define EMAC4_MR1_TR\t\t\t0x00008000\n#define EMAC4_MR1_MWSW_001\t\t0x00001000\n#define EMAC4_MR1_JPSM\t\t\t0x00000800\n#define EMAC4_MR1_OBCI_MASK\t\t0x00000038\n#define EMAC4_MR1_OBCI_50\t\t0x00000000\n#define EMAC4_MR1_OBCI_66\t\t0x00000008\n#define EMAC4_MR1_OBCI_83\t\t0x00000010\n#define EMAC4_MR1_OBCI_100\t\t0x00000018\n#define EMAC4_MR1_OBCI_100P\t\t0x00000020\n#define EMAC4_MR1_OBCI(freq)\t\t((freq) <= 50  ? EMAC4_MR1_OBCI_50 : \\\n\t\t\t\t\t (freq) <= 66  ? EMAC4_MR1_OBCI_66 : \\\n\t\t\t\t\t (freq) <= 83  ? EMAC4_MR1_OBCI_83 : \\\n\t\t\t\t\t (freq) <= 100 ? EMAC4_MR1_OBCI_100 : \\\n\t\t\t\t\t\tEMAC4_MR1_OBCI_100P)\n\n \n#define EMAC_TMR0_GNP\t\t\t0x80000000\n#define EMAC_TMR0_DEFAULT\t\t0x00000000\n#define EMAC4_TMR0_TFAE_2_32\t\t0x00000001\n#define EMAC4_TMR0_TFAE_4_64\t\t0x00000002\n#define EMAC4_TMR0_TFAE_8_128\t\t0x00000003\n#define EMAC4_TMR0_TFAE_16_256\t\t0x00000004\n#define EMAC4_TMR0_TFAE_32_512\t\t0x00000005\n#define EMAC4_TMR0_TFAE_64_1024\t\t0x00000006\n#define EMAC4_TMR0_TFAE_128_2048\t0x00000007\n#define EMAC4_TMR0_DEFAULT\t\tEMAC4_TMR0_TFAE_2_32\n#define EMAC_TMR0_XMIT\t\t\t(EMAC_TMR0_GNP | EMAC_TMR0_DEFAULT)\n#define EMAC4_TMR0_XMIT\t\t\t(EMAC_TMR0_GNP | EMAC4_TMR0_DEFAULT)\n\n \n\n#define EMAC_TMR1(l,h)\t\t\t(((l) << 27) | (((h) & 0xff) << 16))\n#define EMAC4_TMR1(l,h)\t\t\t(((l) << 27) | (((h) & 0x3ff) << 14))\n\n \n#define EMAC_RMR_SP\t\t\t0x80000000\n#define EMAC_RMR_SFCS\t\t\t0x40000000\n#define EMAC_RMR_RRP\t\t\t0x20000000\n#define EMAC_RMR_RFP\t\t\t0x10000000\n#define EMAC_RMR_ROP\t\t\t0x08000000\n#define EMAC_RMR_RPIR\t\t\t0x04000000\n#define EMAC_RMR_PPP\t\t\t0x02000000\n#define EMAC_RMR_PME\t\t\t0x01000000\n#define EMAC_RMR_PMME\t\t\t0x00800000\n#define EMAC_RMR_IAE\t\t\t0x00400000\n#define EMAC_RMR_MIAE\t\t\t0x00200000\n#define EMAC_RMR_BAE\t\t\t0x00100000\n#define EMAC_RMR_MAE\t\t\t0x00080000\n#define EMAC_RMR_BASE\t\t\t0x00000000\n#define EMAC4_RMR_RFAF_2_32\t\t0x00000001\n#define EMAC4_RMR_RFAF_4_64\t\t0x00000002\n#define EMAC4_RMR_RFAF_8_128\t\t0x00000003\n#define EMAC4_RMR_RFAF_16_256\t\t0x00000004\n#define EMAC4_RMR_RFAF_32_512\t\t0x00000005\n#define EMAC4_RMR_RFAF_64_1024\t\t0x00000006\n#define EMAC4_RMR_RFAF_128_2048\t\t0x00000007\n#define EMAC4_RMR_BASE\t\t\tEMAC4_RMR_RFAF_128_2048\n#define EMAC4_RMR_MJS_MASK              0x0001fff8\n#define EMAC4_RMR_MJS(s)                (((s) << 3) & EMAC4_RMR_MJS_MASK)\n\n \n#define EMAC4_ISR_TXPE\t\t\t0x20000000\n#define EMAC4_ISR_RXPE\t\t\t0x10000000\n#define EMAC4_ISR_TXUE\t\t\t0x08000000\n#define EMAC4_ISR_RXOE\t\t\t0x04000000\n#define EMAC_ISR_OVR\t\t\t0x02000000\n#define EMAC_ISR_PP\t\t\t0x01000000\n#define EMAC_ISR_BP\t\t\t0x00800000\n#define EMAC_ISR_RP\t\t\t0x00400000\n#define EMAC_ISR_SE\t\t\t0x00200000\n#define EMAC_ISR_ALE\t\t\t0x00100000\n#define EMAC_ISR_BFCS\t\t\t0x00080000\n#define EMAC_ISR_PTLE\t\t\t0x00040000\n#define EMAC_ISR_ORE\t\t\t0x00020000\n#define EMAC_ISR_IRE\t\t\t0x00010000\n#define EMAC_ISR_SQE\t\t\t0x00000080\n#define EMAC_ISR_TE\t\t\t0x00000040\n#define EMAC_ISR_MOS\t\t\t0x00000002\n#define EMAC_ISR_MOF\t\t\t0x00000001\n\n \n#define EMAC_STACR_PHYD_MASK\t\t0xffff\n#define EMAC_STACR_PHYD_SHIFT\t\t16\n#define EMAC_STACR_OC\t\t\t0x00008000\n#define EMAC_STACR_PHYE\t\t\t0x00004000\n#define EMAC_STACR_STAC_MASK\t\t0x00003000\n#define EMAC_STACR_STAC_READ\t\t0x00001000\n#define EMAC_STACR_STAC_WRITE\t\t0x00002000\n#define EMAC_STACR_OPBC_MASK\t\t0x00000C00\n#define EMAC_STACR_OPBC_50\t\t0x00000000\n#define EMAC_STACR_OPBC_66\t\t0x00000400\n#define EMAC_STACR_OPBC_83\t\t0x00000800\n#define EMAC_STACR_OPBC_100\t\t0x00000C00\n#define EMAC_STACR_OPBC(freq)\t\t((freq) <= 50 ? EMAC_STACR_OPBC_50 : \\\n\t\t\t\t\t (freq) <= 66 ? EMAC_STACR_OPBC_66 : \\\n\t\t\t\t\t (freq) <= 83 ? EMAC_STACR_OPBC_83 : EMAC_STACR_OPBC_100)\n#define EMAC_STACR_BASE(opb)\t\tEMAC_STACR_OPBC(opb)\n#define EMAC4_STACR_BASE(opb)\t\t0x00000000\n#define EMAC_STACR_PCDA_MASK\t\t0x1f\n#define EMAC_STACR_PCDA_SHIFT\t\t5\n#define EMAC_STACR_PRA_MASK\t\t0x1f\n#define EMACX_STACR_STAC_MASK\t\t0x00003800\n#define EMACX_STACR_STAC_READ\t\t0x00001000\n#define EMACX_STACR_STAC_WRITE\t\t0x00000800\n#define EMACX_STACR_STAC_IND_ADDR\t0x00002000\n#define EMACX_STACR_STAC_IND_READ\t0x00003800\n#define EMACX_STACR_STAC_IND_READINC\t0x00003000\n#define EMACX_STACR_STAC_IND_WRITE\t0x00002800\n\n\n \n#define EMAC_TRTR_SHIFT_EMAC4\t\t24\n#define EMAC_TRTR_SHIFT\t\t27\n\n \n#define EMAC_TX_CTRL_GFCS\t\t0x0200\n#define EMAC_TX_CTRL_GP\t\t\t0x0100\n#define EMAC_TX_CTRL_ISA\t\t0x0080\n#define EMAC_TX_CTRL_RSA\t\t0x0040\n#define EMAC_TX_CTRL_IVT\t\t0x0020\n#define EMAC_TX_CTRL_RVT\t\t0x0010\n#define EMAC_TX_CTRL_TAH_CSUM\t\t0x000e\n\n \n#define EMAC_TX_ST_BFCS\t\t\t0x0200\n#define EMAC_TX_ST_LCS\t\t\t0x0080\n#define EMAC_TX_ST_ED\t\t\t0x0040\n#define EMAC_TX_ST_EC\t\t\t0x0020\n#define EMAC_TX_ST_LC\t\t\t0x0010\n#define EMAC_TX_ST_MC\t\t\t0x0008\n#define EMAC_TX_ST_SC\t\t\t0x0004\n#define EMAC_TX_ST_UR\t\t\t0x0002\n#define EMAC_TX_ST_SQE\t\t\t0x0001\n#define EMAC_IS_BAD_TX\t\t\t(EMAC_TX_ST_LCS | EMAC_TX_ST_ED | \\\n\t\t\t\t\t EMAC_TX_ST_EC | EMAC_TX_ST_LC | \\\n\t\t\t\t\t EMAC_TX_ST_MC | EMAC_TX_ST_UR)\n#define EMAC_IS_BAD_TX_TAH\t\t(EMAC_TX_ST_LCS | EMAC_TX_ST_ED | \\\n\t\t\t\t\t EMAC_TX_ST_EC | EMAC_TX_ST_LC)\n\n \n#define EMAC_RX_ST_OE\t\t\t0x0200\n#define EMAC_RX_ST_PP\t\t\t0x0100\n#define EMAC_RX_ST_BP\t\t\t0x0080\n#define EMAC_RX_ST_RP\t\t\t0x0040\n#define EMAC_RX_ST_SE\t\t\t0x0020\n#define EMAC_RX_ST_AE\t\t\t0x0010\n#define EMAC_RX_ST_BFCS\t\t\t0x0008\n#define EMAC_RX_ST_PTL\t\t\t0x0004\n#define EMAC_RX_ST_ORE\t\t\t0x0002\n#define EMAC_RX_ST_IRE\t\t\t0x0001\n#define EMAC_RX_TAH_BAD_CSUM\t\t0x0003\n#define EMAC_BAD_RX_MASK\t\t(EMAC_RX_ST_OE | EMAC_RX_ST_BP | \\\n\t\t\t\t\t EMAC_RX_ST_RP | EMAC_RX_ST_SE | \\\n\t\t\t\t\t EMAC_RX_ST_AE | EMAC_RX_ST_BFCS | \\\n\t\t\t\t\t EMAC_RX_ST_PTL | EMAC_RX_ST_ORE | \\\n\t\t\t\t\t EMAC_RX_ST_IRE )\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}