// Seed: 2221414187
module module_0 (
    input wor  id_0,
    input tri1 id_1
);
  wire id_3;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd72,
    parameter id_1 = 32'd36
) (
    input wor _id_0,
    input uwire _id_1,
    output supply0 id_2,
    output uwire id_3,
    input uwire id_4,
    input tri id_5,
    output wor id_6,
    output logic id_7
    , id_11,
    input uwire id_8,
    output uwire id_9
);
  logic [7:0] id_12, id_13;
  assign id_11[id_0 :-1] = id_11;
  logic id_14;
  module_0 modCall_1 (
      id_5,
      id_4
  );
  always id_7 <= -1;
  always @(posedge 1 or posedge 1'b0) disable id_15;
  assign id_12[id_1] = {id_15{id_1}};
endmodule
