<profile>

<section name = "Vitis HLS Report for 'ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1'" level="0">
<item name = "Date">Tue Dec  6 19:10:58 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">CLEFIA_ip</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.998 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">353, 353, 3.530 us, 3.530 us, 353, 353, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_ClefiaF0Xor_125_fu_390">ClefiaF0Xor_125, 8, 8, 80.000 ns, 80.000 ns, 4, 4, yes</column>
<column name="grp_ClefiaF1Xor_fu_405">ClefiaF1Xor, 8, 8, 80.000 ns, 80.000 ns, 4, 4, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_193_1">351, 351, 28, 27, 1, 12, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 45, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, -, 355, 1261, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 588, -</column>
<column name="Register">-, -, 52, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 0, ~0, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_ClefiaF0Xor_125_fu_390">ClefiaF0Xor_125, 2, 0, 166, 601, 0</column>
<column name="grp_ClefiaF1Xor_fu_405">ClefiaF1Xor, 2, 0, 189, 660, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln193_fu_439_p2">+, 0, 0, 13, 4, 2</column>
<column name="add_ln196_fu_454_p2">+, 0, 0, 14, 7, 4</column>
<column name="icmp_ln197_fu_433_p2">icmp, 0, 0, 9, 4, 1</column>
<column name="grp_ClefiaF1Xor_fu_405_rk_offset">or, 0, 0, 7, 7, 3</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">125, 28, 1, 28</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_r_assign_load">9, 2, 4, 8</column>
<column name="con128_address0">14, 3, 8, 24</column>
<column name="con128_ce0">14, 3, 1, 3</column>
<column name="fin_address0">59, 11, 4, 44</column>
<column name="fin_address1">59, 11, 4, 44</column>
<column name="fin_ce0">20, 4, 1, 4</column>
<column name="fin_ce1">20, 4, 1, 4</column>
<column name="fout_address0">59, 11, 4, 44</column>
<column name="fout_address1">59, 11, 4, 44</column>
<column name="fout_ce0">20, 4, 1, 4</column>
<column name="fout_ce1">20, 4, 1, 4</column>
<column name="fout_d0">14, 3, 8, 24</column>
<column name="fout_d1">14, 3, 8, 24</column>
<column name="fout_we0">14, 3, 1, 3</column>
<column name="fout_we1">14, 3, 1, 3</column>
<column name="idx56_fu_74">9, 2, 7, 14</column>
<column name="r_assign_fu_78">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">27, 0, 27, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="grp_ClefiaF0Xor_125_fu_390_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_ClefiaF1Xor_fu_405_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln197_reg_485">1, 0, 1, 0</column>
<column name="idx56_fu_74">7, 0, 7, 0</column>
<column name="idx56_load_reg_489">7, 0, 7, 0</column>
<column name="r_assign_fu_78">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1, return value</column>
<column name="fin_address0">out, 4, ap_memory, fin, array</column>
<column name="fin_ce0">out, 1, ap_memory, fin, array</column>
<column name="fin_we0">out, 1, ap_memory, fin, array</column>
<column name="fin_d0">out, 8, ap_memory, fin, array</column>
<column name="fin_q0">in, 8, ap_memory, fin, array</column>
<column name="fin_address1">out, 4, ap_memory, fin, array</column>
<column name="fin_ce1">out, 1, ap_memory, fin, array</column>
<column name="fin_we1">out, 1, ap_memory, fin, array</column>
<column name="fin_d1">out, 8, ap_memory, fin, array</column>
<column name="fin_q1">in, 8, ap_memory, fin, array</column>
<column name="fout_address0">out, 4, ap_memory, fout, array</column>
<column name="fout_ce0">out, 1, ap_memory, fout, array</column>
<column name="fout_we0">out, 1, ap_memory, fout, array</column>
<column name="fout_d0">out, 8, ap_memory, fout, array</column>
<column name="fout_q0">in, 8, ap_memory, fout, array</column>
<column name="fout_address1">out, 4, ap_memory, fout, array</column>
<column name="fout_ce1">out, 1, ap_memory, fout, array</column>
<column name="fout_we1">out, 1, ap_memory, fout, array</column>
<column name="fout_d1">out, 8, ap_memory, fout, array</column>
<column name="fout_q1">in, 8, ap_memory, fout, array</column>
<column name="con128_address0">out, 8, ap_memory, con128, array</column>
<column name="con128_ce0">out, 1, ap_memory, con128, array</column>
<column name="con128_q0">in, 8, ap_memory, con128, array</column>
</table>
</item>
</section>
</profile>
