|dds_sine
i_clk => o_sine[0]~reg0.CLK
i_clk => o_sine[1]~reg0.CLK
i_clk => o_sine[2]~reg0.CLK
i_clk => o_sine[3]~reg0.CLK
i_clk => o_sine[4]~reg0.CLK
i_clk => o_sine[5]~reg0.CLK
i_clk => o_sine[6]~reg0.CLK
i_clk => o_sine[7]~reg0.CLK
i_clk => o_sine[8]~reg0.CLK
i_clk => o_sine[9]~reg0.CLK
i_clk => o_sine[10]~reg0.CLK
i_clk => o_sine[11]~reg0.CLK
i_clk => o_sine[12]~reg0.CLK
i_clk => o_sine[13]~reg0.CLK
i_clk => lut_value[0].CLK
i_clk => lut_value[1].CLK
i_clk => lut_value[2].CLK
i_clk => lut_value[3].CLK
i_clk => lut_value[4].CLK
i_clk => lut_value[5].CLK
i_clk => lut_value[6].CLK
i_clk => lut_value[7].CLK
i_clk => lut_value[8].CLK
i_clk => lut_value[9].CLK
i_clk => lut_value[10].CLK
i_clk => lut_value[11].CLK
i_clk => lut_value[12].CLK
i_clk => lut_value[13].CLK
i_clk => lut_addr[0].CLK
i_clk => lut_addr[1].CLK
i_clk => lut_addr[2].CLK
i_clk => lut_addr[3].CLK
i_clk => lut_addr[4].CLK
i_clk => lut_addr[5].CLK
i_clk => lut_addr[6].CLK
i_clk => lut_addr[7].CLK
i_clk => lut_addr[8].CLK
i_clk => lut_addr[9].CLK
i_clk => lut_addr[10].CLK
i_clk => lut_addr[11].CLK
i_clk => lut_addr[12].CLK
i_clk => r_nco[0].CLK
i_clk => r_nco[1].CLK
i_clk => r_nco[2].CLK
i_clk => r_nco[3].CLK
i_clk => r_nco[4].CLK
i_clk => r_nco[5].CLK
i_clk => r_nco[6].CLK
i_clk => r_nco[7].CLK
i_clk => r_nco[8].CLK
i_clk => r_nco[9].CLK
i_clk => r_nco[10].CLK
i_clk => r_nco[11].CLK
i_clk => r_nco[12].CLK
i_clk => r_nco[13].CLK
i_clk => r_nco[14].CLK
i_clk => r_nco[15].CLK
i_clk => r_nco[16].CLK
i_clk => r_nco[17].CLK
i_clk => r_nco[18].CLK
i_clk => r_nco[19].CLK
i_clk => r_nco[20].CLK
i_clk => r_nco[21].CLK
i_clk => r_nco[22].CLK
i_clk => r_nco[23].CLK
i_clk => r_nco[24].CLK
i_clk => r_nco[25].CLK
i_clk => r_nco[26].CLK
i_clk => r_nco[27].CLK
i_clk => r_nco[28].CLK
i_clk => r_nco[29].CLK
i_clk => r_nco[30].CLK
i_clk => r_nco[31].CLK
i_clk => r_fcw[0].CLK
i_clk => r_fcw[1].CLK
i_clk => r_fcw[2].CLK
i_clk => r_fcw[3].CLK
i_clk => r_fcw[4].CLK
i_clk => r_fcw[5].CLK
i_clk => r_fcw[6].CLK
i_clk => r_fcw[7].CLK
i_clk => r_fcw[8].CLK
i_clk => r_fcw[9].CLK
i_clk => r_fcw[10].CLK
i_clk => r_fcw[11].CLK
i_clk => r_fcw[12].CLK
i_clk => r_fcw[13].CLK
i_clk => r_fcw[14].CLK
i_clk => r_fcw[15].CLK
i_clk => r_fcw[16].CLK
i_clk => r_fcw[17].CLK
i_clk => r_fcw[18].CLK
i_clk => r_fcw[19].CLK
i_clk => r_fcw[20].CLK
i_clk => r_fcw[21].CLK
i_clk => r_fcw[22].CLK
i_clk => r_fcw[23].CLK
i_clk => r_fcw[24].CLK
i_clk => r_fcw[25].CLK
i_clk => r_fcw[26].CLK
i_clk => r_fcw[27].CLK
i_clk => r_fcw[28].CLK
i_clk => r_fcw[29].CLK
i_clk => r_fcw[30].CLK
i_clk => r_fcw[31].CLK
i_clk => r_start_phase[0].CLK
i_clk => r_start_phase[1].CLK
i_clk => r_start_phase[2].CLK
i_clk => r_start_phase[3].CLK
i_clk => r_start_phase[4].CLK
i_clk => r_start_phase[5].CLK
i_clk => r_start_phase[6].CLK
i_clk => r_start_phase[7].CLK
i_clk => r_start_phase[8].CLK
i_clk => r_start_phase[9].CLK
i_clk => r_start_phase[10].CLK
i_clk => r_start_phase[11].CLK
i_clk => r_start_phase[12].CLK
i_clk => r_start_phase[13].CLK
i_clk => r_start_phase[14].CLK
i_clk => r_start_phase[15].CLK
i_clk => r_start_phase[16].CLK
i_clk => r_start_phase[17].CLK
i_clk => r_start_phase[18].CLK
i_clk => r_start_phase[19].CLK
i_clk => r_start_phase[20].CLK
i_clk => r_start_phase[21].CLK
i_clk => r_start_phase[22].CLK
i_clk => r_start_phase[23].CLK
i_clk => r_start_phase[24].CLK
i_clk => r_start_phase[25].CLK
i_clk => r_start_phase[26].CLK
i_clk => r_start_phase[27].CLK
i_clk => r_start_phase[28].CLK
i_clk => r_start_phase[29].CLK
i_clk => r_start_phase[30].CLK
i_clk => r_start_phase[31].CLK
i_clk => r_sync_reset.CLK
i_rstb => r_nco[0].ACLR
i_rstb => r_nco[1].ACLR
i_rstb => r_nco[2].ACLR
i_rstb => r_nco[3].ACLR
i_rstb => r_nco[4].ACLR
i_rstb => r_nco[5].ACLR
i_rstb => r_nco[6].ACLR
i_rstb => r_nco[7].ACLR
i_rstb => r_nco[8].ACLR
i_rstb => r_nco[9].ACLR
i_rstb => r_nco[10].ACLR
i_rstb => r_nco[11].ACLR
i_rstb => r_nco[12].ACLR
i_rstb => r_nco[13].ACLR
i_rstb => r_nco[14].ACLR
i_rstb => r_nco[15].ACLR
i_rstb => r_nco[16].ACLR
i_rstb => r_nco[17].ACLR
i_rstb => r_nco[18].ACLR
i_rstb => r_nco[19].ACLR
i_rstb => r_nco[20].ACLR
i_rstb => r_nco[21].ACLR
i_rstb => r_nco[22].ACLR
i_rstb => r_nco[23].ACLR
i_rstb => r_nco[24].ACLR
i_rstb => r_nco[25].ACLR
i_rstb => r_nco[26].ACLR
i_rstb => r_nco[27].ACLR
i_rstb => r_nco[28].ACLR
i_rstb => r_nco[29].ACLR
i_rstb => r_nco[30].ACLR
i_rstb => r_nco[31].ACLR
i_rstb => r_fcw[0].ACLR
i_rstb => r_fcw[1].ACLR
i_rstb => r_fcw[2].ACLR
i_rstb => r_fcw[3].ACLR
i_rstb => r_fcw[4].ACLR
i_rstb => r_fcw[5].ACLR
i_rstb => r_fcw[6].ACLR
i_rstb => r_fcw[7].ACLR
i_rstb => r_fcw[8].ACLR
i_rstb => r_fcw[9].ACLR
i_rstb => r_fcw[10].ACLR
i_rstb => r_fcw[11].ACLR
i_rstb => r_fcw[12].ACLR
i_rstb => r_fcw[13].ACLR
i_rstb => r_fcw[14].ACLR
i_rstb => r_fcw[15].ACLR
i_rstb => r_fcw[16].ACLR
i_rstb => r_fcw[17].ACLR
i_rstb => r_fcw[18].ACLR
i_rstb => r_fcw[19].ACLR
i_rstb => r_fcw[20].ACLR
i_rstb => r_fcw[21].ACLR
i_rstb => r_fcw[22].ACLR
i_rstb => r_fcw[23].ACLR
i_rstb => r_fcw[24].ACLR
i_rstb => r_fcw[25].ACLR
i_rstb => r_fcw[26].ACLR
i_rstb => r_fcw[27].ACLR
i_rstb => r_fcw[28].ACLR
i_rstb => r_fcw[29].ACLR
i_rstb => r_fcw[30].ACLR
i_rstb => r_fcw[31].ACLR
i_rstb => r_start_phase[0].ACLR
i_rstb => r_start_phase[1].ACLR
i_rstb => r_start_phase[2].ACLR
i_rstb => r_start_phase[3].ACLR
i_rstb => r_start_phase[4].ACLR
i_rstb => r_start_phase[5].ACLR
i_rstb => r_start_phase[6].ACLR
i_rstb => r_start_phase[7].ACLR
i_rstb => r_start_phase[8].ACLR
i_rstb => r_start_phase[9].ACLR
i_rstb => r_start_phase[10].ACLR
i_rstb => r_start_phase[11].ACLR
i_rstb => r_start_phase[12].ACLR
i_rstb => r_start_phase[13].ACLR
i_rstb => r_start_phase[14].ACLR
i_rstb => r_start_phase[15].ACLR
i_rstb => r_start_phase[16].ACLR
i_rstb => r_start_phase[17].ACLR
i_rstb => r_start_phase[18].ACLR
i_rstb => r_start_phase[19].ACLR
i_rstb => r_start_phase[20].ACLR
i_rstb => r_start_phase[21].ACLR
i_rstb => r_start_phase[22].ACLR
i_rstb => r_start_phase[23].ACLR
i_rstb => r_start_phase[24].ACLR
i_rstb => r_start_phase[25].ACLR
i_rstb => r_start_phase[26].ACLR
i_rstb => r_start_phase[27].ACLR
i_rstb => r_start_phase[28].ACLR
i_rstb => r_start_phase[29].ACLR
i_rstb => r_start_phase[30].ACLR
i_rstb => r_start_phase[31].ACLR
i_rstb => r_sync_reset.PRESET
i_rstb => o_sine[0]~reg0.ACLR
i_rstb => o_sine[1]~reg0.ACLR
i_rstb => o_sine[2]~reg0.ACLR
i_rstb => o_sine[3]~reg0.ACLR
i_rstb => o_sine[4]~reg0.ACLR
i_rstb => o_sine[5]~reg0.ACLR
i_rstb => o_sine[6]~reg0.ACLR
i_rstb => o_sine[7]~reg0.ACLR
i_rstb => o_sine[8]~reg0.ACLR
i_rstb => o_sine[9]~reg0.ACLR
i_rstb => o_sine[10]~reg0.ACLR
i_rstb => o_sine[11]~reg0.ACLR
i_rstb => o_sine[12]~reg0.ACLR
i_rstb => o_sine[13]~reg0.ACLR
i_sync_reset => r_sync_reset.DATAIN
i_fcw[0] => r_fcw[0].DATAIN
i_fcw[1] => r_fcw[1].DATAIN
i_fcw[2] => r_fcw[2].DATAIN
i_fcw[3] => r_fcw[3].DATAIN
i_fcw[4] => r_fcw[4].DATAIN
i_fcw[5] => r_fcw[5].DATAIN
i_fcw[6] => r_fcw[6].DATAIN
i_fcw[7] => r_fcw[7].DATAIN
i_fcw[8] => r_fcw[8].DATAIN
i_fcw[9] => r_fcw[9].DATAIN
i_fcw[10] => r_fcw[10].DATAIN
i_fcw[11] => r_fcw[11].DATAIN
i_fcw[12] => r_fcw[12].DATAIN
i_fcw[13] => r_fcw[13].DATAIN
i_fcw[14] => r_fcw[14].DATAIN
i_fcw[15] => r_fcw[15].DATAIN
i_fcw[16] => r_fcw[16].DATAIN
i_fcw[17] => r_fcw[17].DATAIN
i_fcw[18] => r_fcw[18].DATAIN
i_fcw[19] => r_fcw[19].DATAIN
i_fcw[20] => r_fcw[20].DATAIN
i_fcw[21] => r_fcw[21].DATAIN
i_fcw[22] => r_fcw[22].DATAIN
i_fcw[23] => r_fcw[23].DATAIN
i_fcw[24] => r_fcw[24].DATAIN
i_fcw[25] => r_fcw[25].DATAIN
i_fcw[26] => r_fcw[26].DATAIN
i_fcw[27] => r_fcw[27].DATAIN
i_fcw[28] => r_fcw[28].DATAIN
i_fcw[29] => r_fcw[29].DATAIN
i_fcw[30] => r_fcw[30].DATAIN
i_fcw[31] => r_fcw[31].DATAIN
i_start_phase[0] => r_start_phase[0].DATAIN
i_start_phase[1] => r_start_phase[1].DATAIN
i_start_phase[2] => r_start_phase[2].DATAIN
i_start_phase[3] => r_start_phase[3].DATAIN
i_start_phase[4] => r_start_phase[4].DATAIN
i_start_phase[5] => r_start_phase[5].DATAIN
i_start_phase[6] => r_start_phase[6].DATAIN
i_start_phase[7] => r_start_phase[7].DATAIN
i_start_phase[8] => r_start_phase[8].DATAIN
i_start_phase[9] => r_start_phase[9].DATAIN
i_start_phase[10] => r_start_phase[10].DATAIN
i_start_phase[11] => r_start_phase[11].DATAIN
i_start_phase[12] => r_start_phase[12].DATAIN
i_start_phase[13] => r_start_phase[13].DATAIN
i_start_phase[14] => r_start_phase[14].DATAIN
i_start_phase[15] => r_start_phase[15].DATAIN
i_start_phase[16] => r_start_phase[16].DATAIN
i_start_phase[17] => r_start_phase[17].DATAIN
i_start_phase[18] => r_start_phase[18].DATAIN
i_start_phase[19] => r_start_phase[19].DATAIN
i_start_phase[20] => r_start_phase[20].DATAIN
i_start_phase[21] => r_start_phase[21].DATAIN
i_start_phase[22] => r_start_phase[22].DATAIN
i_start_phase[23] => r_start_phase[23].DATAIN
i_start_phase[24] => r_start_phase[24].DATAIN
i_start_phase[25] => r_start_phase[25].DATAIN
i_start_phase[26] => r_start_phase[26].DATAIN
i_start_phase[27] => r_start_phase[27].DATAIN
i_start_phase[28] => r_start_phase[28].DATAIN
i_start_phase[29] => r_start_phase[29].DATAIN
i_start_phase[30] => r_start_phase[30].DATAIN
i_start_phase[31] => r_start_phase[31].DATAIN
o_sine[0] << o_sine[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_sine[1] << o_sine[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_sine[2] << o_sine[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_sine[3] << o_sine[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_sine[4] << o_sine[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_sine[5] << o_sine[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_sine[6] << o_sine[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_sine[7] << o_sine[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_sine[8] << o_sine[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_sine[9] << o_sine[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_sine[10] << o_sine[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_sine[11] << o_sine[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_sine[12] << o_sine[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_sine[13] << o_sine[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


