#! /c/iverilog/bin/vvp
:ivl_version "0.9.4 " "(v0_9_4)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0036BBF8 .scope module, "test_fullAdder" "test_fullAdder" 2 45;
 .timescale 0 0;
RS_007953C4/0/0 .resolv tri, L_007BE3F8, L_007BE500, L_007BE608, L_007BE710;
RS_007953C4/0/4 .resolv tri, L_007BE818, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_007953C4 .resolv tri, RS_007953C4/0/0, RS_007953C4/0/4, C4<zzzzz>, C4<zzzzz>;
v007BE240_0 .net8 "s0f", 4 0, RS_007953C4; 5 drivers
v007BE298_0 .net "s1f", 0 0, L_007BEEE8; 1 drivers
v007BE2F0_0 .var "vazio", 0 0;
v007BE348_0 .var "y", 4 0;
v007BE3A0_0 .var "z", 4 0;
S_0036C478 .scope module, "fs1" "fullSubtractor6bit" 2 57, 2 30, S_0036BBF8;
 .timescale 0 0;
L_00790770 .functor NOT 1, L_007BE4A8, C4<0>, C4<0>, C4<0>;
L_007907E0 .functor NOT 1, L_007BE5B0, C4<0>, C4<0>, C4<0>;
L_00790738 .functor NOT 1, L_007BE6B8, C4<0>, C4<0>, C4<0>;
L_00790A10 .functor NOT 1, L_007BE7C0, C4<0>, C4<0>, C4<0>;
L_007BED28 .functor NOT 1, L_007BE8C8, C4<0>, C4<0>, C4<0>;
v007BDD70_0 .net *"_s13", 0 0, L_007BE5B0; 1 drivers
v007BDDC8_0 .net *"_s21", 0 0, L_007BE6B8; 1 drivers
v007BDE20_0 .net *"_s29", 0 0, L_007BE7C0; 1 drivers
v007BDE78_0 .net *"_s37", 0 0, L_007BE8C8; 1 drivers
v007BDED0_0 .net *"_s5", 0 0, L_007BE4A8; 1 drivers
v007BDF28_0 .net "ci", 0 0, v007BE2F0_0; 1 drivers
v007BDF80_0 .net "pass1", 0 0, L_00790690; 1 drivers
v007BDFD8_0 .net "pass2", 0 0, L_007909A0; 1 drivers
v007BE030_0 .net "pass3", 0 0, L_00790BD0; 1 drivers
v007BE088_0 .net "pass4", 0 0, L_007BEC80; 1 drivers
v007BE0E0_0 .alias "s0", 4 0, v007BE240_0;
v007BE138_0 .alias "s1", 0 0, v007BE298_0;
v007BE190_0 .net "w", 4 0, v007BE348_0; 1 drivers
v007BE1E8_0 .net "x", 4 0, v007BE3A0_0; 1 drivers
L_007BE3F8 .part/pv L_007905B0, 0, 1, 5;
L_007BE450 .part v007BE348_0, 0, 1;
L_007BE4A8 .part v007BE3A0_0, 0, 1;
L_007BE500 .part/pv L_007908C0, 1, 1, 5;
L_007BE558 .part v007BE348_0, 1, 1;
L_007BE5B0 .part v007BE3A0_0, 1, 1;
L_007BE608 .part/pv L_00790AF0, 2, 1, 5;
L_007BE660 .part v007BE348_0, 2, 1;
L_007BE6B8 .part v007BE3A0_0, 2, 1;
L_007BE710 .part/pv L_00790C78, 3, 1, 5;
L_007BE768 .part v007BE348_0, 3, 1;
L_007BE7C0 .part v007BE3A0_0, 3, 1;
L_007BE818 .part/pv L_007BEE08, 4, 1, 5;
L_007BE870 .part v007BE348_0, 4, 1;
L_007BE8C8 .part v007BE3A0_0, 4, 1;
S_0036C500 .scope module, "fa1" "fullAdder" 2 38, 2 17, S_0036C478;
 .timescale 0 0;
L_00790690 .functor OR 1, L_00790540, L_00790620, C4<0>, C4<0>;
v007BDA80_0 .alias "ci", 0 0, v007BDF28_0;
v007BDAD8_0 .net "s0", 0 0, L_007905B0; 1 drivers
v007BDB30_0 .alias "s1", 0 0, v007BDF80_0;
v007BDB88_0 .net "sand1", 0 0, L_00790540; 1 drivers
v007BDC10_0 .net "sand2", 0 0, L_00790620; 1 drivers
v007BDC68_0 .net "sxor", 0 0, L_00362CD0; 1 drivers
v007BDCC0_0 .net "w", 0 0, L_007BE450; 1 drivers
v007BDD18_0 .net "x", 0 0, L_00790770; 1 drivers
S_0036C610 .scope module, "ha1" "halfAdder" 2 24, 2 7, S_0036C500;
 .timescale 0 0;
L_00362CD0 .functor XOR 1, L_007BE450, L_00790770, C4<0>, C4<0>;
L_00790540 .functor AND 1, L_007BE450, L_00790770, C4<1>, C4<1>;
v007BD920_0 .alias "s0", 0 0, v007BDC68_0;
v007BD978_0 .alias "s1", 0 0, v007BDB88_0;
v007BD9D0_0 .alias "w", 0 0, v007BDCC0_0;
v007BDA28_0 .alias "x", 0 0, v007BDD18_0;
S_0036C588 .scope module, "ha2" "halfAdder" 2 25, 2 7, S_0036C500;
 .timescale 0 0;
L_007905B0 .functor XOR 1, v007BE2F0_0, L_00362CD0, C4<0>, C4<0>;
L_00790620 .functor AND 1, v007BE2F0_0, L_00362CD0, C4<1>, C4<1>;
v007BD7C0_0 .alias "s0", 0 0, v007BDAD8_0;
v007BD818_0 .alias "s1", 0 0, v007BDC10_0;
v007BD870_0 .alias "w", 0 0, v007BDF28_0;
v007BD8C8_0 .alias "x", 0 0, v007BDC68_0;
S_0036BE18 .scope module, "fa2" "fullAdder" 2 39, 2 17, S_0036C478;
 .timescale 0 0;
L_007909A0 .functor OR 1, L_00790850, L_00790930, C4<0>, C4<0>;
v007BD500_0 .alias "ci", 0 0, v007BDF80_0;
v007BD558_0 .net "s0", 0 0, L_007908C0; 1 drivers
v007BD5B0_0 .alias "s1", 0 0, v007BDFD8_0;
v007BD608_0 .net "sand1", 0 0, L_00790850; 1 drivers
v007BD660_0 .net "sand2", 0 0, L_00790930; 1 drivers
v007BD6B8_0 .net "sxor", 0 0, L_007907A8; 1 drivers
v007BD710_0 .net "w", 0 0, L_007BE558; 1 drivers
v007BD768_0 .net "x", 0 0, L_007907E0; 1 drivers
S_0036BA60 .scope module, "ha1" "halfAdder" 2 24, 2 7, S_0036BE18;
 .timescale 0 0;
L_007907A8 .functor XOR 1, L_007BE558, L_007907E0, C4<0>, C4<0>;
L_00790850 .functor AND 1, L_007BE558, L_007907E0, C4<1>, C4<1>;
v007BD3A0_0 .alias "s0", 0 0, v007BD6B8_0;
v007BD3F8_0 .alias "s1", 0 0, v007BD608_0;
v007BD450_0 .alias "w", 0 0, v007BD710_0;
v007BD4A8_0 .alias "x", 0 0, v007BD768_0;
S_0036BD08 .scope module, "ha2" "halfAdder" 2 25, 2 7, S_0036BE18;
 .timescale 0 0;
L_007908C0 .functor XOR 1, L_00790690, L_007907A8, C4<0>, C4<0>;
L_00790930 .functor AND 1, L_00790690, L_007907A8, C4<1>, C4<1>;
v007BD240_0 .alias "s0", 0 0, v007BD558_0;
v007BD298_0 .alias "s1", 0 0, v007BD660_0;
v007BD2F0_0 .alias "w", 0 0, v007BDF80_0;
v007BD348_0 .alias "x", 0 0, v007BD6B8_0;
S_0036C038 .scope module, "fa3" "fullAdder" 2 40, 2 17, S_0036C478;
 .timescale 0 0;
L_00790BD0 .functor OR 1, L_00790A80, L_00790B60, C4<0>, C4<0>;
v007BCF80_0 .alias "ci", 0 0, v007BDFD8_0;
v007BCFD8_0 .net "s0", 0 0, L_00790AF0; 1 drivers
v007BD030_0 .alias "s1", 0 0, v007BE030_0;
v007BD088_0 .net "sand1", 0 0, L_00790A80; 1 drivers
v007BD0E0_0 .net "sand2", 0 0, L_00790B60; 1 drivers
v007BD138_0 .net "sxor", 0 0, L_007909D8; 1 drivers
v007BD190_0 .net "w", 0 0, L_007BE660; 1 drivers
v007BD1E8_0 .net "x", 0 0, L_00790738; 1 drivers
S_0036BEA0 .scope module, "ha1" "halfAdder" 2 24, 2 7, S_0036C038;
 .timescale 0 0;
L_007909D8 .functor XOR 1, L_007BE660, L_00790738, C4<0>, C4<0>;
L_00790A80 .functor AND 1, L_007BE660, L_00790738, C4<1>, C4<1>;
v007BCE20_0 .alias "s0", 0 0, v007BD138_0;
v007BCE78_0 .alias "s1", 0 0, v007BD088_0;
v007BCED0_0 .alias "w", 0 0, v007BD190_0;
v007BCF28_0 .alias "x", 0 0, v007BD1E8_0;
S_0036BF28 .scope module, "ha2" "halfAdder" 2 25, 2 7, S_0036C038;
 .timescale 0 0;
L_00790AF0 .functor XOR 1, L_007909A0, L_007909D8, C4<0>, C4<0>;
L_00790B60 .functor AND 1, L_007909A0, L_007909D8, C4<1>, C4<1>;
v007BCCC0_0 .alias "s0", 0 0, v007BCFD8_0;
v007BCD18_0 .alias "s1", 0 0, v007BD0E0_0;
v007BCD70_0 .alias "w", 0 0, v007BDFD8_0;
v007BCDC8_0 .alias "x", 0 0, v007BD138_0;
S_0036BAE8 .scope module, "fa4" "fullAdder" 2 41, 2 17, S_0036C478;
 .timescale 0 0;
L_007BEC80 .functor OR 1, L_00790C08, L_007BEC10, C4<0>, C4<0>;
v007833D0_0 .alias "ci", 0 0, v007BE030_0;
v00783428_0 .net "s0", 0 0, L_00790C78; 1 drivers
v00783480_0 .alias "s1", 0 0, v007BE088_0;
v007834D8_0 .net "sand1", 0 0, L_00790C08; 1 drivers
v00783530_0 .net "sand2", 0 0, L_007BEC10; 1 drivers
v00783588_0 .net "sxor", 0 0, L_00790700; 1 drivers
v007BCC10_0 .net "w", 0 0, L_007BE768; 1 drivers
v007BCC68_0 .net "x", 0 0, L_00790A10; 1 drivers
S_0036C0C0 .scope module, "ha1" "halfAdder" 2 24, 2 7, S_0036BAE8;
 .timescale 0 0;
L_00790700 .functor XOR 1, L_007BE768, L_00790A10, C4<0>, C4<0>;
L_00790C08 .functor AND 1, L_007BE768, L_00790A10, C4<1>, C4<1>;
v00783270_0 .alias "s0", 0 0, v00783588_0;
v007832C8_0 .alias "s1", 0 0, v007834D8_0;
v00783320_0 .alias "w", 0 0, v007BCC10_0;
v00783378_0 .alias "x", 0 0, v007BCC68_0;
S_0036C148 .scope module, "ha2" "halfAdder" 2 25, 2 7, S_0036BAE8;
 .timescale 0 0;
L_00790C78 .functor XOR 1, L_00790BD0, L_00790700, C4<0>, C4<0>;
L_007BEC10 .functor AND 1, L_00790BD0, L_00790700, C4<1>, C4<1>;
v00783110_0 .alias "s0", 0 0, v00783428_0;
v00783168_0 .alias "s1", 0 0, v00783530_0;
v007831C0_0 .alias "w", 0 0, v007BE030_0;
v00783218_0 .alias "x", 0 0, v00783588_0;
S_0036C368 .scope module, "fa5" "fullAdder" 2 42, 2 17, S_0036C478;
 .timescale 0 0;
L_007BEEE8 .functor OR 1, L_007BED98, L_007BEE78, C4<0>, C4<0>;
v00782E50_0 .alias "ci", 0 0, v007BE088_0;
v00782EA8_0 .net "s0", 0 0, L_007BEE08; 1 drivers
v00782F00_0 .alias "s1", 0 0, v007BE298_0;
v00782F58_0 .net "sand1", 0 0, L_007BED98; 1 drivers
v00782FB0_0 .net "sand2", 0 0, L_007BEE78; 1 drivers
v00783008_0 .net "sxor", 0 0, L_007BECF0; 1 drivers
v00783060_0 .net "w", 0 0, L_007BE870; 1 drivers
v007830B8_0 .net "x", 0 0, L_007BED28; 1 drivers
S_0036C258 .scope module, "ha1" "halfAdder" 2 24, 2 7, S_0036C368;
 .timescale 0 0;
L_007BECF0 .functor XOR 1, L_007BE870, L_007BED28, C4<0>, C4<0>;
L_007BED98 .functor AND 1, L_007BE870, L_007BED28, C4<1>, C4<1>;
v00782CF0_0 .alias "s0", 0 0, v00783008_0;
v00782D48_0 .alias "s1", 0 0, v00782F58_0;
v00782DA0_0 .alias "w", 0 0, v00783060_0;
v00782DF8_0 .alias "x", 0 0, v007830B8_0;
S_0036C2E0 .scope module, "ha2" "halfAdder" 2 25, 2 7, S_0036C368;
 .timescale 0 0;
L_007BEE08 .functor XOR 1, L_007BEC80, L_007BECF0, C4<0>, C4<0>;
L_007BEE78 .functor AND 1, L_007BEC80, L_007BECF0, C4<1>, C4<1>;
v00782B90_0 .alias "s0", 0 0, v00782EA8_0;
v00782BE8_0 .alias "s1", 0 0, v00782FB0_0;
v00782C40_0 .alias "w", 0 0, v007BE088_0;
v00782C98_0 .alias "x", 0 0, v00783008_0;
    .scope S_0036BBF8;
T_0 ;
    %vpi_call 2 64 "$display", "Exemplo0022 - Pedro Henrique Vilar Locatelli - 427453";
    %vpi_call 2 65 "$display", "Test ALU's full subtractor";
    %delay 1, 0;
    %movi 8, 1, 5;
    %set/v v007BE348_0, 8, 5;
    %movi 8, 1, 5;
    %set/v v007BE3A0_0, 8, 5;
    %set/v v007BE2F0_0, 1, 1;
    %vpi_call 2 71 "$monitor", "%b - %b = %b%b", v007BE348_0, v007BE3A0_0, v007BE298_0, v007BE240_0;
    %delay 2, 0;
    %movi 8, 4, 5;
    %set/v v007BE348_0, 8, 5;
    %movi 8, 1, 5;
    %set/v v007BE3A0_0, 8, 5;
    %set/v v007BE2F0_0, 1, 1;
    %delay 3, 0;
    %movi 8, 8, 5;
    %set/v v007BE348_0, 8, 5;
    %movi 8, 7, 5;
    %set/v v007BE3A0_0, 8, 5;
    %set/v v007BE2F0_0, 1, 1;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "C:\Users\Brock\pedLoc\Aulas\puccdc2\terrorVerilog\Guia04\Exemplo0022.v";
