{
  "module_name": "gmc_7_0_d.h",
  "hash_id": "b49287f2821992b73fd69bbbcc114568b8dfd9c523c06a765900fe5c124b517c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/gmc/gmc_7_0_d.h",
  "human_readable_source": " \n\n#ifndef GMC_7_0_D_H\n#define GMC_7_0_D_H\n\n#define mmMC_CONFIG                                                             0x800\n#define mmMC_ARB_AGE_CNTL                                                       0x9bf\n#define mmMC_ARB_RET_CREDITS2                                                   0x9c0\n#define mmMC_ARB_FED_CNTL                                                       0x9c1\n#define mmMC_ARB_GECC2_STATUS                                                   0x9c2\n#define mmMC_ARB_GECC2_MISC                                                     0x9c3\n#define mmMC_ARB_GECC2_DEBUG                                                    0x9c4\n#define mmMC_ARB_GECC2_DEBUG2                                                   0x9c5\n#define mmMC_ARB_GECC2                                                          0x9c9\n#define mmMC_ARB_GECC2_CLI                                                      0x9ca\n#define mmMC_ARB_ADDR_SWIZ0                                                     0x9cb\n#define mmMC_ARB_ADDR_SWIZ1                                                     0x9cc\n#define mmMC_ARB_MISC3                                                          0x9cd\n#define mmMC_ARB_WCDR_2                                                         0x9ce\n#define mmMC_ARB_RTT_DATA                                                       0x9cf\n#define mmMC_ARB_RTT_CNTL0                                                      0x9d0\n#define mmMC_ARB_RTT_CNTL1                                                      0x9d1\n#define mmMC_ARB_RTT_CNTL2                                                      0x9d2\n#define mmMC_ARB_RTT_DEBUG                                                      0x9d3\n#define mmMC_ARB_CAC_CNTL                                                       0x9d4\n#define mmMC_ARB_MISC2                                                          0x9d5\n#define mmMC_ARB_MISC                                                           0x9d6\n#define mmMC_ARB_BANKMAP                                                        0x9d7\n#define mmMC_ARB_RAMCFG                                                         0x9d8\n#define mmMC_ARB_POP                                                            0x9d9\n#define mmMC_ARB_MINCLKS                                                        0x9da\n#define mmMC_ARB_SQM_CNTL                                                       0x9db\n#define mmMC_ARB_ADDR_HASH                                                      0x9dc\n#define mmMC_ARB_DRAM_TIMING                                                    0x9dd\n#define mmMC_ARB_DRAM_TIMING2                                                   0x9de\n#define mmMC_ARB_WTM_CNTL_RD                                                    0x9df\n#define mmMC_ARB_WTM_CNTL_WR                                                    0x9e0\n#define mmMC_ARB_WTM_GRPWT_RD                                                   0x9e1\n#define mmMC_ARB_WTM_GRPWT_WR                                                   0x9e2\n#define mmMC_ARB_TM_CNTL_RD                                                     0x9e3\n#define mmMC_ARB_TM_CNTL_WR                                                     0x9e4\n#define mmMC_ARB_LAZY0_RD                                                       0x9e5\n#define mmMC_ARB_LAZY0_WR                                                       0x9e6\n#define mmMC_ARB_LAZY1_RD                                                       0x9e7\n#define mmMC_ARB_LAZY1_WR                                                       0x9e8\n#define mmMC_ARB_AGE_RD                                                         0x9e9\n#define mmMC_ARB_AGE_WR                                                         0x9ea\n#define mmMC_ARB_RFSH_CNTL                                                      0x9eb\n#define mmMC_ARB_RFSH_RATE                                                      0x9ec\n#define mmMC_ARB_PM_CNTL                                                        0x9ed\n#define mmMC_ARB_GDEC_RD_CNTL                                                   0x9ee\n#define mmMC_ARB_GDEC_WR_CNTL                                                   0x9ef\n#define mmMC_ARB_LM_RD                                                          0x9f0\n#define mmMC_ARB_LM_WR                                                          0x9f1\n#define mmMC_ARB_REMREQ                                                         0x9f2\n#define mmMC_ARB_REPLAY                                                         0x9f3\n#define mmMC_ARB_RET_CREDITS_RD                                                 0x9f4\n#define mmMC_ARB_RET_CREDITS_WR                                                 0x9f5\n#define mmMC_ARB_MAX_LAT_CID                                                    0x9f6\n#define mmMC_ARB_MAX_LAT_RSLT0                                                  0x9f7\n#define mmMC_ARB_MAX_LAT_RSLT1                                                  0x9f8\n#define mmMC_ARB_SSM                                                            0x9f9\n#define mmMC_ARB_CG                                                             0x9fa\n#define mmMC_ARB_WCDR                                                           0x9fb\n#define mmMC_ARB_DRAM_TIMING_1                                                  0x9fc\n#define mmMC_ARB_BUSY_STATUS                                                    0x9fd\n#define mmMC_ARB_DRAM_TIMING2_1                                                 0x9ff\n#define mmMC_ARB_BURST_TIME                                                     0xa02\n#define mmMC_CITF_XTRA_ENABLE                                                   0x96d\n#define mmCC_MC_MAX_CHANNEL                                                     0x96e\n#define mmMC_CG_CONFIG                                                          0x96f\n#define mmMC_CITF_CNTL                                                          0x970\n#define mmMC_CITF_CREDITS_VM                                                    0x971\n#define mmMC_CITF_CREDITS_ARB_RD                                                0x972\n#define mmMC_CITF_CREDITS_ARB_WR                                                0x973\n#define mmMC_CITF_DAGB_CNTL                                                     0x974\n#define mmMC_CITF_INT_CREDITS                                                   0x975\n#define mmMC_CITF_RET_MODE                                                      0x976\n#define mmMC_CITF_DAGB_DLY                                                      0x977\n#define mmMC_RD_GRP_EXT                                                         0x978\n#define mmMC_WR_GRP_EXT                                                         0x979\n#define mmMC_CITF_REMREQ                                                        0x97a\n#define mmMC_WR_TC0                                                             0x97b\n#define mmMC_WR_TC1                                                             0x97c\n#define mmMC_CITF_INT_CREDITS_WR                                                0x97d\n#define mmMC_CITF_WTM_RD_CNTL                                                   0x97f\n#define mmMC_CITF_WTM_WR_CNTL                                                   0x980\n#define mmMC_RD_CB                                                              0x981\n#define mmMC_RD_DB                                                              0x982\n#define mmMC_RD_TC0                                                             0x983\n#define mmMC_RD_TC1                                                             0x984\n#define mmMC_RD_HUB                                                             0x985\n#define mmMC_WR_CB                                                              0x986\n#define mmMC_WR_DB                                                              0x987\n#define mmMC_WR_HUB                                                             0x988\n#define mmMC_CITF_CREDITS_XBAR                                                  0x989\n#define mmMC_RD_GRP_LCL                                                         0x98a\n#define mmMC_WR_GRP_LCL                                                         0x98b\n#define mmMC_CITF_PERF_MON_CNTL2                                                0x98e\n#define mmMC_CITF_PERF_MON_RSLT2                                                0x991\n#define mmMC_CITF_MISC_RD_CG                                                    0x992\n#define mmMC_CITF_MISC_WR_CG                                                    0x993\n#define mmMC_CITF_MISC_VM_CG                                                    0x994\n#define mmMC_HUB_MISC_POWER                                                     0x82d\n#define mmMC_HUB_MISC_HUB_CG                                                    0x82e\n#define mmMC_HUB_MISC_VM_CG                                                     0x82f\n#define mmMC_HUB_MISC_SIP_CG                                                    0x830\n#define mmMC_HUB_MISC_DBG                                                       0x831\n#define mmMC_HUB_MISC_STATUS                                                    0x832\n#define mmMC_HUB_MISC_OVERRIDE                                                  0x833\n#define mmMC_HUB_MISC_FRAMING                                                   0x834\n#define mmMC_HUB_WDP_CNTL                                                       0x835\n#define mmMC_HUB_WDP_ERR                                                        0x836\n#define mmMC_HUB_WDP_BP                                                         0x837\n#define mmMC_HUB_WDP_STATUS                                                     0x838\n#define mmMC_HUB_RDREQ_STATUS                                                   0x839\n#define mmMC_HUB_WRRET_STATUS                                                   0x83a\n#define mmMC_HUB_RDREQ_CNTL                                                     0x83b\n#define mmMC_HUB_WRRET_CNTL                                                     0x83c\n#define mmMC_HUB_RDREQ_WTM_CNTL                                                 0x83d\n#define mmMC_HUB_WDP_WTM_CNTL                                                   0x83e\n#define mmMC_HUB_WDP_CREDITS                                                    0x83f\n#define mmMC_HUB_WDP_MGPU2                                                      0x840\n#define mmMC_HUB_WDP_GBL0                                                       0x841\n#define mmMC_HUB_WDP_GBL1                                                       0x842\n#define mmMC_HUB_WDP_MGPU                                                       0x843\n#define mmMC_HUB_RDREQ_CREDITS                                                  0x844\n#define mmMC_HUB_RDREQ_CREDITS2                                                 0x845\n#define mmMC_HUB_SHARED_DAGB_DLY                                                0x846\n#define mmMC_HUB_MISC_IDLE_STATUS                                               0x847\n#define mmMC_HUB_RDREQ_DMIF_LIMIT                                               0x848\n#define mmMC_HUB_RDREQ_ACPG_LIMIT                                               0x849\n#define mmMC_HUB_WDP_SH2                                                        0x84d\n#define mmMC_HUB_WDP_SH3                                                        0x84e\n#define mmMC_HUB_RDREQ_IA0                                                      0x84f\n#define mmMC_HUB_RDREQ_IA1                                                      0x850\n#define mmMC_HUB_RDREQ_MCDW                                                     0x851\n#define mmMC_HUB_RDREQ_MCDX                                                     0x852\n#define mmMC_HUB_RDREQ_MCDY                                                     0x853\n#define mmMC_HUB_RDREQ_MCDZ                                                     0x854\n#define mmMC_HUB_RDREQ_SIP                                                      0x855\n#define mmMC_HUB_RDREQ_GBL0                                                     0x856\n#define mmMC_HUB_RDREQ_GBL1                                                     0x857\n#define mmMC_HUB_RDREQ_SMU                                                      0x858\n#define mmMC_HUB_RDREQ_CPG                                                      0x859\n#define mmMC_HUB_RDREQ_SDMA0                                                    0x85a\n#define mmMC_HUB_RDREQ_HDP                                                      0x85b\n#define mmMC_HUB_RDREQ_SDMA1                                                    0x85c\n#define mmMC_HUB_RDREQ_RLC                                                      0x85d\n#define mmMC_HUB_RDREQ_SEM                                                      0x85e\n#define mmMC_HUB_RDREQ_VCE                                                      0x85f\n#define mmMC_HUB_RDREQ_UMC                                                      0x860\n#define mmMC_HUB_RDREQ_UVD                                                      0x861\n#define mmMC_HUB_RDREQ_IA                                                       0x862\n#define mmMC_HUB_RDREQ_DMIF                                                     0x863\n#define mmMC_HUB_RDREQ_MCIF                                                     0x864\n#define mmMC_HUB_RDREQ_VMC                                                      0x865\n#define mmMC_HUB_RDREQ_VCEU                                                     0x866\n#define mmMC_HUB_WDP_MCDW                                                       0x867\n#define mmMC_HUB_WDP_MCDX                                                       0x868\n#define mmMC_HUB_WDP_MCDY                                                       0x869\n#define mmMC_HUB_WDP_MCDZ                                                       0x86a\n#define mmMC_HUB_WDP_SIP                                                        0x86b\n#define mmMC_HUB_WDP_CPG                                                        0x86c\n#define mmMC_HUB_WDP_SDMA1                                                      0x86d\n#define mmMC_HUB_WDP_SH0                                                        0x86e\n#define mmMC_HUB_WDP_MCIF                                                       0x86f\n#define mmMC_HUB_WDP_VCE                                                        0x870\n#define mmMC_HUB_WDP_XDP                                                        0x871\n#define mmMC_HUB_WDP_IH                                                         0x872\n#define mmMC_HUB_WDP_RLC                                                        0x873\n#define mmMC_HUB_WDP_SEM                                                        0x874\n#define mmMC_HUB_WDP_SMU                                                        0x875\n#define mmMC_HUB_WDP_SH1                                                        0x876\n#define mmMC_HUB_WDP_UMC                                                        0x877\n#define mmMC_HUB_WDP_UVD                                                        0x878\n#define mmMC_HUB_WDP_HDP                                                        0x879\n#define mmMC_HUB_WDP_SDMA0                                                      0x87a\n#define mmMC_HUB_WRRET_MCDW                                                     0x87b\n#define mmMC_HUB_WRRET_MCDX                                                     0x87c\n#define mmMC_HUB_WRRET_MCDY                                                     0x87d\n#define mmMC_HUB_WRRET_MCDZ                                                     0x87e\n#define mmMC_HUB_WDP_VCEU                                                       0x87f\n#define mmMC_HUB_WDP_XDMAM                                                      0x880\n#define mmMC_HUB_WDP_XDMA                                                       0x881\n#define mmMC_HUB_RDREQ_XDMAM                                                    0x882\n#define mmMC_HUB_RDREQ_ACPG                                                     0x883\n#define mmMC_HUB_RDREQ_ACPO                                                     0x884\n#define mmMC_HUB_RDREQ_SAM                                                      0x885\n#define mmMC_HUB_WDP_ACPG                                                       0x886\n#define mmMC_HUB_WDP_ACPO                                                       0x887\n#define mmMC_HUB_WDP_SAM                                                        0x888\n#define mmMC_HUB_RDREQ_CPC                                                      0x889\n#define mmMC_HUB_RDREQ_CPF                                                      0x88a\n#define mmMC_HUB_WDP_CPC                                                        0x88b\n#define mmMC_HUB_WDP_CPF                                                        0x88c\n#define mmMC_RPB_CONF                                                           0x94d\n#define mmMC_RPB_IF_CONF                                                        0x94e\n#define mmMC_RPB_DBG1                                                           0x94f\n#define mmMC_RPB_EFF_CNTL                                                       0x950\n#define mmMC_RPB_ARB_CNTL                                                       0x951\n#define mmMC_RPB_BIF_CNTL                                                       0x952\n#define mmMC_RPB_WR_SWITCH_CNTL                                                 0x953\n#define mmMC_RPB_WR_COMBINE_CNTL                                                0x954\n#define mmMC_RPB_RD_SWITCH_CNTL                                                 0x955\n#define mmMC_RPB_CID_QUEUE_WR                                                   0x956\n#define mmMC_RPB_CID_QUEUE_RD                                                   0x957\n#define mmMC_RPB_PERF_COUNTER_CNTL                                              0x958\n#define mmMC_RPB_PERF_COUNTER_STATUS                                            0x959\n#define mmMC_RPB_CID_QUEUE_EX                                                   0x95a\n#define mmMC_RPB_CID_QUEUE_EX_DATA                                              0x95b\n#define mmMC_SHARED_CHMAP                                                       0x801\n#define mmMC_SHARED_CHREMAP                                                     0x802\n#define mmMC_RD_GRP_GFX                                                         0x803\n#define mmMC_WR_GRP_GFX                                                         0x804\n#define mmMC_RD_GRP_SYS                                                         0x805\n#define mmMC_WR_GRP_SYS                                                         0x806\n#define mmMC_RD_GRP_OTH                                                         0x807\n#define mmMC_WR_GRP_OTH                                                         0x808\n#define mmMC_VM_FB_LOCATION                                                     0x809\n#define mmMC_VM_AGP_TOP                                                         0x80a\n#define mmMC_VM_AGP_BOT                                                         0x80b\n#define mmMC_VM_AGP_BASE                                                        0x80c\n#define mmMC_VM_SYSTEM_APERTURE_LOW_ADDR                                        0x80d\n#define mmMC_VM_SYSTEM_APERTURE_HIGH_ADDR                                       0x80e\n#define mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR                                    0x80f\n#define mmMC_VM_DC_WRITE_CNTL                                                   0x810\n#define mmMC_VM_DC_WRITE_HIT_REGION_0_LOW_ADDR                                  0x811\n#define mmMC_VM_DC_WRITE_HIT_REGION_1_LOW_ADDR                                  0x812\n#define mmMC_VM_DC_WRITE_HIT_REGION_2_LOW_ADDR                                  0x813\n#define mmMC_VM_DC_WRITE_HIT_REGION_3_LOW_ADDR                                  0x814\n#define mmMC_VM_DC_WRITE_HIT_REGION_0_HIGH_ADDR                                 0x815\n#define mmMC_VM_DC_WRITE_HIT_REGION_1_HIGH_ADDR                                 0x816\n#define mmMC_VM_DC_WRITE_HIT_REGION_2_HIGH_ADDR                                 0x817\n#define mmMC_VM_DC_WRITE_HIT_REGION_3_HIGH_ADDR                                 0x818\n#define mmMC_VM_MX_L1_TLB_CNTL                                                  0x819\n#define mmMC_VM_FB_OFFSET                                                       0x81a\n#define mmMC_VM_STEERING                                                        0x81b\n#define mmMC_CONFIG_MCD                                                         0x828\n#define mmMC_CG_CONFIG_MCD                                                      0x829\n#define mmMC_MEM_POWER_LS                                                       0x82a\n#define mmMC_SHARED_BLACKOUT_CNTL                                               0x82b\n#define mmMC_VM_MB_L1_TLB0_DEBUG                                                0x891\n#define mmMC_VM_MB_L1_TLB2_DEBUG                                                0x893\n#define mmMC_VM_MB_L1_TLB0_STATUS                                               0x895\n#define mmMC_VM_MB_L1_TLB1_STATUS                                               0x896\n#define mmMC_VM_MB_L1_TLB2_STATUS                                               0x897\n#define mmMC_VM_MB_L2ARBITER_L2_CREDITS                                         0x8a1\n#define mmMC_VM_MB_L1_TLB3_DEBUG                                                0x8a5\n#define mmMC_VM_MB_L1_TLB3_STATUS                                               0x8a6\n#define mmMC_VM_MD_L1_TLB0_DEBUG                                                0x998\n#define mmMC_VM_MD_L1_TLB1_DEBUG                                                0x999\n#define mmMC_VM_MD_L1_TLB2_DEBUG                                                0x99a\n#define mmMC_VM_MD_L1_TLB0_STATUS                                               0x99b\n#define mmMC_VM_MD_L1_TLB1_STATUS                                               0x99c\n#define mmMC_VM_MD_L1_TLB2_STATUS                                               0x99d\n#define mmMC_VM_MD_L2ARBITER_L2_CREDITS                                         0x9a4\n#define mmMC_VM_MD_L1_TLB3_DEBUG                                                0x9a7\n#define mmMC_VM_MD_L1_TLB3_STATUS                                               0x9a8\n#define mmMC_XPB_RTR_SRC_APRTR0                                                 0x8cd\n#define mmMC_XPB_RTR_SRC_APRTR1                                                 0x8ce\n#define mmMC_XPB_RTR_SRC_APRTR2                                                 0x8cf\n#define mmMC_XPB_RTR_SRC_APRTR3                                                 0x8d0\n#define mmMC_XPB_RTR_SRC_APRTR4                                                 0x8d1\n#define mmMC_XPB_RTR_SRC_APRTR5                                                 0x8d2\n#define mmMC_XPB_RTR_SRC_APRTR6                                                 0x8d3\n#define mmMC_XPB_RTR_SRC_APRTR7                                                 0x8d4\n#define mmMC_XPB_RTR_SRC_APRTR8                                                 0x8d5\n#define mmMC_XPB_RTR_SRC_APRTR9                                                 0x8d6\n#define mmMC_XPB_XDMA_RTR_SRC_APRTR0                                            0x8d7\n#define mmMC_XPB_XDMA_RTR_SRC_APRTR1                                            0x8d8\n#define mmMC_XPB_XDMA_RTR_SRC_APRTR2                                            0x8d9\n#define mmMC_XPB_XDMA_RTR_SRC_APRTR3                                            0x8da\n#define mmMC_XPB_RTR_DEST_MAP0                                                  0x8db\n#define mmMC_XPB_RTR_DEST_MAP1                                                  0x8dc\n#define mmMC_XPB_RTR_DEST_MAP2                                                  0x8dd\n#define mmMC_XPB_RTR_DEST_MAP3                                                  0x8de\n#define mmMC_XPB_RTR_DEST_MAP4                                                  0x8df\n#define mmMC_XPB_RTR_DEST_MAP5                                                  0x8e0\n#define mmMC_XPB_RTR_DEST_MAP6                                                  0x8e1\n#define mmMC_XPB_RTR_DEST_MAP7                                                  0x8e2\n#define mmMC_XPB_RTR_DEST_MAP8                                                  0x8e3\n#define mmMC_XPB_RTR_DEST_MAP9                                                  0x8e4\n#define mmMC_XPB_XDMA_RTR_DEST_MAP0                                             0x8e5\n#define mmMC_XPB_XDMA_RTR_DEST_MAP1                                             0x8e6\n#define mmMC_XPB_XDMA_RTR_DEST_MAP2                                             0x8e7\n#define mmMC_XPB_XDMA_RTR_DEST_MAP3                                             0x8e8\n#define mmMC_XPB_CLG_CFG0                                                       0x8e9\n#define mmMC_XPB_CLG_CFG1                                                       0x8ea\n#define mmMC_XPB_CLG_CFG2                                                       0x8eb\n#define mmMC_XPB_CLG_CFG3                                                       0x8ec\n#define mmMC_XPB_CLG_CFG4                                                       0x8ed\n#define mmMC_XPB_CLG_CFG5                                                       0x8ee\n#define mmMC_XPB_CLG_CFG6                                                       0x8ef\n#define mmMC_XPB_CLG_CFG7                                                       0x8f0\n#define mmMC_XPB_CLG_CFG8                                                       0x8f1\n#define mmMC_XPB_CLG_CFG9                                                       0x8f2\n#define mmMC_XPB_CLG_CFG10                                                      0x8f3\n#define mmMC_XPB_CLG_CFG11                                                      0x8f4\n#define mmMC_XPB_CLG_CFG12                                                      0x8f5\n#define mmMC_XPB_CLG_CFG13                                                      0x8f6\n#define mmMC_XPB_CLG_CFG14                                                      0x8f7\n#define mmMC_XPB_CLG_CFG15                                                      0x8f8\n#define mmMC_XPB_CLG_CFG16                                                      0x8f9\n#define mmMC_XPB_CLG_CFG17                                                      0x8fa\n#define mmMC_XPB_CLG_CFG18                                                      0x8fb\n#define mmMC_XPB_CLG_CFG19                                                      0x8fc\n#define mmMC_XPB_CLG_EXTRA                                                      0x8fd\n#define mmMC_XPB_LB_ADDR                                                        0x8fe\n#define mmMC_XPB_UNC_THRESH_HST                                                 0x8ff\n#define mmMC_XPB_UNC_THRESH_SID                                                 0x900\n#define mmMC_XPB_WCB_STS                                                        0x901\n#define mmMC_XPB_WCB_CFG                                                        0x902\n#define mmMC_XPB_P2P_BAR_CFG                                                    0x903\n#define mmMC_XPB_P2P_BAR0                                                       0x904\n#define mmMC_XPB_P2P_BAR1                                                       0x905\n#define mmMC_XPB_P2P_BAR2                                                       0x906\n#define mmMC_XPB_P2P_BAR3                                                       0x907\n#define mmMC_XPB_P2P_BAR4                                                       0x908\n#define mmMC_XPB_P2P_BAR5                                                       0x909\n#define mmMC_XPB_P2P_BAR6                                                       0x90a\n#define mmMC_XPB_P2P_BAR7                                                       0x90b\n#define mmMC_XPB_P2P_BAR_SETUP                                                  0x90c\n#define mmMC_XPB_P2P_BAR_DEBUG                                                  0x90d\n#define mmMC_XPB_P2P_BAR_DELTA_ABOVE                                            0x90e\n#define mmMC_XPB_P2P_BAR_DELTA_BELOW                                            0x90f\n#define mmMC_XPB_PEER_SYS_BAR0                                                  0x910\n#define mmMC_XPB_PEER_SYS_BAR1                                                  0x911\n#define mmMC_XPB_PEER_SYS_BAR2                                                  0x912\n#define mmMC_XPB_PEER_SYS_BAR3                                                  0x913\n#define mmMC_XPB_PEER_SYS_BAR4                                                  0x914\n#define mmMC_XPB_PEER_SYS_BAR5                                                  0x915\n#define mmMC_XPB_PEER_SYS_BAR6                                                  0x916\n#define mmMC_XPB_PEER_SYS_BAR7                                                  0x917\n#define mmMC_XPB_PEER_SYS_BAR8                                                  0x918\n#define mmMC_XPB_PEER_SYS_BAR9                                                  0x919\n#define mmMC_XPB_XDMA_PEER_SYS_BAR0                                             0x91a\n#define mmMC_XPB_XDMA_PEER_SYS_BAR1                                             0x91b\n#define mmMC_XPB_XDMA_PEER_SYS_BAR2                                             0x91c\n#define mmMC_XPB_XDMA_PEER_SYS_BAR3                                             0x91d\n#define mmMC_XPB_CLK_GAT                                                        0x91e\n#define mmMC_XPB_INTF_CFG                                                       0x91f\n#define mmMC_XPB_INTF_STS                                                       0x920\n#define mmMC_XPB_PIPE_STS                                                       0x921\n#define mmMC_XPB_SUB_CTRL                                                       0x922\n#define mmMC_XPB_MAP_INVERT_FLUSH_NUM_LSB                                       0x923\n#define mmMC_XPB_PERF_KNOBS                                                     0x924\n#define mmMC_XPB_STICKY                                                         0x925\n#define mmMC_XPB_STICKY_W1C                                                     0x926\n#define mmMC_XPB_MISC_CFG                                                       0x927\n#define mmMC_XPB_CLG_CFG20                                                      0x928\n#define mmMC_XPB_CLG_CFG21                                                      0x929\n#define mmMC_XPB_CLG_CFG22                                                      0x92a\n#define mmMC_XPB_CLG_CFG23                                                      0x92b\n#define mmMC_XPB_CLG_CFG24                                                      0x92c\n#define mmMC_XPB_CLG_CFG25                                                      0x92d\n#define mmMC_XPB_CLG_CFG26                                                      0x92e\n#define mmMC_XPB_CLG_CFG27                                                      0x92f\n#define mmMC_XPB_CLG_CFG28                                                      0x930\n#define mmMC_XPB_CLG_CFG29                                                      0x931\n#define mmMC_XPB_CLG_CFG30                                                      0x932\n#define mmMC_XPB_CLG_CFG31                                                      0x933\n#define mmMC_XPB_INTF_CFG2                                                      0x934\n#define mmMC_XPB_CLG_EXTRA_RD                                                   0x935\n#define mmMC_XPB_CLG_CFG32                                                      0x936\n#define mmMC_XPB_CLG_CFG33                                                      0x937\n#define mmMC_XPB_CLG_CFG34                                                      0x938\n#define mmMC_XPB_CLG_CFG35                                                      0x939\n#define mmMC_XPB_CLG_CFG36                                                      0x93a\n#define mmMC_XBAR_ADDR_DEC                                                      0xc80\n#define mmMC_XBAR_REMOTE                                                        0xc81\n#define mmMC_XBAR_WRREQ_CREDIT                                                  0xc82\n#define mmMC_XBAR_RDREQ_CREDIT                                                  0xc83\n#define mmMC_XBAR_RDREQ_PRI_CREDIT                                              0xc84\n#define mmMC_XBAR_WRRET_CREDIT1                                                 0xc85\n#define mmMC_XBAR_WRRET_CREDIT2                                                 0xc86\n#define mmMC_XBAR_RDRET_CREDIT1                                                 0xc87\n#define mmMC_XBAR_RDRET_CREDIT2                                                 0xc88\n#define mmMC_XBAR_RDRET_PRI_CREDIT1                                             0xc89\n#define mmMC_XBAR_RDRET_PRI_CREDIT2                                             0xc8a\n#define mmMC_XBAR_CHTRIREMAP                                                    0xc8b\n#define mmMC_XBAR_TWOCHAN                                                       0xc8c\n#define mmMC_XBAR_ARB                                                           0xc8d\n#define mmMC_XBAR_ARB_MAX_BURST                                                 0xc8e\n#define mmMC_XBAR_PERF_MON_CNTL0                                                0xc8f\n#define mmMC_XBAR_PERF_MON_CNTL1                                                0xc90\n#define mmMC_XBAR_PERF_MON_CNTL2                                                0xc91\n#define mmMC_XBAR_PERF_MON_RSLT0                                                0xc92\n#define mmMC_XBAR_PERF_MON_RSLT1                                                0xc93\n#define mmMC_XBAR_PERF_MON_RSLT2                                                0xc94\n#define mmMC_XBAR_PERF_MON_RSLT3                                                0xc95\n#define mmMC_XBAR_PERF_MON_MAX_THSH                                             0xc96\n#define mmMC_XBAR_SPARE0                                                        0xc97\n#define mmMC_XBAR_SPARE1                                                        0xc98\n#define mmMC_CITF_PERFCOUNTER_LO                                                0x7a0\n#define mmMC_HUB_PERFCOUNTER_LO                                                 0x7a1\n#define mmMC_RPB_PERFCOUNTER_LO                                                 0x7a2\n#define mmMC_MCBVM_PERFCOUNTER_LO                                               0x7a3\n#define mmMC_MCDVM_PERFCOUNTER_LO                                               0x7a4\n#define mmMC_VM_L2_PERFCOUNTER_LO                                               0x7a5\n#define mmMC_ARB_PERFCOUNTER_LO                                                 0x7a6\n#define mmATC_PERFCOUNTER_LO                                                    0x7a7\n#define mmMC_CITF_PERFCOUNTER_HI                                                0x7a8\n#define mmMC_HUB_PERFCOUNTER_HI                                                 0x7a9\n#define mmMC_MCBVM_PERFCOUNTER_HI                                               0x7aa\n#define mmMC_MCDVM_PERFCOUNTER_HI                                               0x7ab\n#define mmMC_RPB_PERFCOUNTER_HI                                                 0x7ac\n#define mmMC_VM_L2_PERFCOUNTER_HI                                               0x7ad\n#define mmMC_ARB_PERFCOUNTER_HI                                                 0x7ae\n#define mmATC_PERFCOUNTER_HI                                                    0x7af\n#define mmMC_CITF_PERFCOUNTER0_CFG                                              0x7b0\n#define mmMC_CITF_PERFCOUNTER1_CFG                                              0x7b1\n#define mmMC_CITF_PERFCOUNTER2_CFG                                              0x7b2\n#define mmMC_CITF_PERFCOUNTER3_CFG                                              0x7b3\n#define mmMC_HUB_PERFCOUNTER0_CFG                                               0x7b4\n#define mmMC_HUB_PERFCOUNTER1_CFG                                               0x7b5\n#define mmMC_HUB_PERFCOUNTER2_CFG                                               0x7b6\n#define mmMC_HUB_PERFCOUNTER3_CFG                                               0x7b7\n#define mmMC_RPB_PERFCOUNTER0_CFG                                               0x7b8\n#define mmMC_RPB_PERFCOUNTER1_CFG                                               0x7b9\n#define mmMC_RPB_PERFCOUNTER2_CFG                                               0x7ba\n#define mmMC_RPB_PERFCOUNTER3_CFG                                               0x7bb\n#define mmMC_ARB_PERFCOUNTER0_CFG                                               0x7bc\n#define mmMC_ARB_PERFCOUNTER1_CFG                                               0x7bd\n#define mmMC_ARB_PERFCOUNTER2_CFG                                               0x7be\n#define mmMC_ARB_PERFCOUNTER3_CFG                                               0x7bf\n#define mmMC_MCBVM_PERFCOUNTER0_CFG                                             0x7c0\n#define mmMC_MCBVM_PERFCOUNTER1_CFG                                             0x7c1\n#define mmMC_MCBVM_PERFCOUNTER2_CFG                                             0x7c2\n#define mmMC_MCBVM_PERFCOUNTER3_CFG                                             0x7c3\n#define mmMC_MCDVM_PERFCOUNTER0_CFG                                             0x7c4\n#define mmMC_MCDVM_PERFCOUNTER1_CFG                                             0x7c5\n#define mmMC_MCDVM_PERFCOUNTER2_CFG                                             0x7c6\n#define mmMC_MCDVM_PERFCOUNTER3_CFG                                             0x7c7\n#define mmATC_PERFCOUNTER0_CFG                                                  0x7c8\n#define mmATC_PERFCOUNTER1_CFG                                                  0x7c9\n#define mmATC_PERFCOUNTER2_CFG                                                  0x7ca\n#define mmATC_PERFCOUNTER3_CFG                                                  0x7cb\n#define mmMC_VM_L2_PERFCOUNTER0_CFG                                             0x7cc\n#define mmMC_VM_L2_PERFCOUNTER1_CFG                                             0x7cd\n#define mmMC_CITF_PERFCOUNTER_RSLT_CNTL                                         0x7ce\n#define mmMC_HUB_PERFCOUNTER_RSLT_CNTL                                          0x7cf\n#define mmMC_RPB_PERFCOUNTER_RSLT_CNTL                                          0x7d0\n#define mmMC_MCBVM_PERFCOUNTER_RSLT_CNTL                                        0x7d1\n#define mmMC_MCDVM_PERFCOUNTER_RSLT_CNTL                                        0x7d2\n#define mmMC_VM_L2_PERFCOUNTER_RSLT_CNTL                                        0x7d3\n#define mmMC_ARB_PERFCOUNTER_RSLT_CNTL                                          0x7d4\n#define mmATC_PERFCOUNTER_RSLT_CNTL                                             0x7d5\n#define mmCHUB_ATC_PERFCOUNTER_LO                                               0x7d6\n#define mmCHUB_ATC_PERFCOUNTER_HI                                               0x7d7\n#define mmCHUB_ATC_PERFCOUNTER0_CFG                                             0x7d8\n#define mmCHUB_ATC_PERFCOUNTER1_CFG                                             0x7d9\n#define mmCHUB_ATC_PERFCOUNTER_RSLT_CNTL                                        0x7da\n#define mmMC_ARB_PERF_MON_CNTL0_ECC                                             0x7db\n#define mmATC_VM_APERTURE0_LOW_ADDR                                             0xcc0\n#define mmATC_VM_APERTURE1_LOW_ADDR                                             0xcc1\n#define mmATC_VM_APERTURE0_HIGH_ADDR                                            0xcc2\n#define mmATC_VM_APERTURE1_HIGH_ADDR                                            0xcc3\n#define mmATC_VM_APERTURE0_CNTL                                                 0xcc4\n#define mmATC_VM_APERTURE1_CNTL                                                 0xcc5\n#define mmATC_VM_APERTURE0_CNTL2                                                0xcc6\n#define mmATC_VM_APERTURE1_CNTL2                                                0xcc7\n#define mmATC_ATS_CNTL                                                          0xcc9\n#define mmATC_ATS_DEBUG                                                         0xcca\n#define mmATC_ATS_FAULT_DEBUG                                                   0xccb\n#define mmATC_ATS_STATUS                                                        0xccc\n#define mmATC_ATS_FAULT_CNTL                                                    0xccd\n#define mmATC_ATS_FAULT_STATUS_INFO                                             0xcce\n#define mmATC_ATS_FAULT_STATUS_ADDR                                             0xccf\n#define mmATC_ATS_DEFAULT_PAGE_LOW                                              0xcd0\n#define mmATC_ATS_DEFAULT_PAGE_CNTL                                             0xcd1\n#define mmATC_MISC_CG                                                           0xcd4\n#define mmATC_L2_CNTL                                                           0xcd5\n#define mmATC_L2_CNTL2                                                          0xcd6\n#define mmATC_L2_DEBUG                                                          0xcd7\n#define mmATC_L2_DEBUG2                                                         0xcd8\n#define mmATC_L1_CNTL                                                           0xcdc\n#define mmATC_L1_ADDRESS_OFFSET                                                 0xcdd\n#define mmATC_L1RD_DEBUG_TLB                                                    0xcde\n#define mmATC_L1WR_DEBUG_TLB                                                    0xcdf\n#define mmATC_L1RD_STATUS                                                       0xce0\n#define mmATC_L1WR_STATUS                                                       0xce1\n#define mmATC_VMID_PASID_MAPPING_UPDATE_STATUS                                  0xce6\n#define mmATC_VMID0_PASID_MAPPING                                               0xce7\n#define mmATC_VMID1_PASID_MAPPING                                               0xce8\n#define mmATC_VMID2_PASID_MAPPING                                               0xce9\n#define mmATC_VMID3_PASID_MAPPING                                               0xcea\n#define mmATC_VMID4_PASID_MAPPING                                               0xceb\n#define mmATC_VMID5_PASID_MAPPING                                               0xcec\n#define mmATC_VMID6_PASID_MAPPING                                               0xced\n#define mmATC_VMID7_PASID_MAPPING                                               0xcee\n#define mmATC_VMID8_PASID_MAPPING                                               0xcef\n#define mmATC_VMID9_PASID_MAPPING                                               0xcf0\n#define mmATC_VMID10_PASID_MAPPING                                              0xcf1\n#define mmATC_VMID11_PASID_MAPPING                                              0xcf2\n#define mmATC_VMID12_PASID_MAPPING                                              0xcf3\n#define mmATC_VMID13_PASID_MAPPING                                              0xcf4\n#define mmATC_VMID14_PASID_MAPPING                                              0xcf5\n#define mmATC_VMID15_PASID_MAPPING                                              0xcf6\n#define mmGMCON_RENG_RAM_INDEX                                                  0xd40\n#define mmGMCON_RENG_RAM_DATA                                                   0xd41\n#define mmGMCON_RENG_EXECUTE                                                    0xd42\n#define mmGMCON_MISC                                                            0xd43\n#define mmGMCON_MISC2                                                           0xd44\n#define mmGMCON_STCTRL_REGISTER_SAVE_RANGE0                                     0xd45\n#define mmGMCON_STCTRL_REGISTER_SAVE_RANGE1                                     0xd46\n#define mmGMCON_STCTRL_REGISTER_SAVE_RANGE2                                     0xd47\n#define mmGMCON_STCTRL_REGISTER_SAVE_EXCL_SET0                                  0xd48\n#define mmGMCON_STCTRL_REGISTER_SAVE_EXCL_SET1                                  0xd49\n#define mmGMCON_PERF_MON_CNTL0                                                  0xd4a\n#define mmGMCON_PERF_MON_CNTL1                                                  0xd4b\n#define mmGMCON_PERF_MON_RSLT0                                                  0xd4c\n#define mmGMCON_PERF_MON_RSLT1                                                  0xd4d\n#define mmGMCON_PGFSM_CONFIG                                                    0xd4e\n#define mmGMCON_PGFSM_WRITE                                                     0xd4f\n#define mmGMCON_PGFSM_READ                                                      0xd50\n#define mmGMCON_MISC3                                                           0xd51\n#define mmGMCON_MASK                                                            0xd52\n#define mmGMCON_DEBUG                                                           0xd5f\n#define mmVM_L2_CNTL                                                            0x500\n#define mmVM_L2_CNTL2                                                           0x501\n#define mmVM_L2_CNTL3                                                           0x502\n#define mmVM_L2_STATUS                                                          0x503\n#define mmVM_CONTEXT0_CNTL                                                      0x504\n#define mmVM_CONTEXT1_CNTL                                                      0x505\n#define mmVM_DUMMY_PAGE_FAULT_CNTL                                              0x506\n#define mmVM_DUMMY_PAGE_FAULT_ADDR                                              0x507\n#define mmVM_CONTEXT0_CNTL2                                                     0x50c\n#define mmVM_CONTEXT1_CNTL2                                                     0x50d\n#define mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR                                      0x50e\n#define mmVM_CONTEXT9_PAGE_TABLE_BASE_ADDR                                      0x50f\n#define mmVM_CONTEXT10_PAGE_TABLE_BASE_ADDR                                     0x510\n#define mmVM_CONTEXT11_PAGE_TABLE_BASE_ADDR                                     0x511\n#define mmVM_CONTEXT12_PAGE_TABLE_BASE_ADDR                                     0x512\n#define mmVM_CONTEXT13_PAGE_TABLE_BASE_ADDR                                     0x513\n#define mmVM_CONTEXT14_PAGE_TABLE_BASE_ADDR                                     0x514\n#define mmVM_CONTEXT15_PAGE_TABLE_BASE_ADDR                                     0x515\n#define mmVM_INVALIDATE_REQUEST                                                 0x51e\n#define mmVM_INVALIDATE_RESPONSE                                                0x51f\n#define mmVM_PRT_APERTURE0_LOW_ADDR                                             0x52c\n#define mmVM_PRT_APERTURE1_LOW_ADDR                                             0x52d\n#define mmVM_PRT_APERTURE2_LOW_ADDR                                             0x52e\n#define mmVM_PRT_APERTURE3_LOW_ADDR                                             0x52f\n#define mmVM_PRT_APERTURE0_HIGH_ADDR                                            0x530\n#define mmVM_PRT_APERTURE1_HIGH_ADDR                                            0x531\n#define mmVM_PRT_APERTURE2_HIGH_ADDR                                            0x532\n#define mmVM_PRT_APERTURE3_HIGH_ADDR                                            0x533\n#define mmVM_PRT_CNTL                                                           0x534\n#define mmVM_CONTEXTS_DISABLE                                                   0x535\n#define mmVM_CONTEXT0_PROTECTION_FAULT_STATUS                                   0x536\n#define mmVM_CONTEXT1_PROTECTION_FAULT_STATUS                                   0x537\n#define mmVM_CONTEXT0_PROTECTION_FAULT_MCCLIENT                                 0x538\n#define mmVM_CONTEXT1_PROTECTION_FAULT_MCCLIENT                                 0x539\n#define mmVM_CONTEXT0_PROTECTION_FAULT_ADDR                                     0x53e\n#define mmVM_CONTEXT1_PROTECTION_FAULT_ADDR                                     0x53f\n#define mmVM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR                             0x546\n#define mmVM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR                             0x547\n#define mmVM_FAULT_CLIENT_ID                                                    0x54e\n#define mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR                                      0x54f\n#define mmVM_CONTEXT1_PAGE_TABLE_BASE_ADDR                                      0x550\n#define mmVM_CONTEXT2_PAGE_TABLE_BASE_ADDR                                      0x551\n#define mmVM_CONTEXT3_PAGE_TABLE_BASE_ADDR                                      0x552\n#define mmVM_CONTEXT4_PAGE_TABLE_BASE_ADDR                                      0x553\n#define mmVM_CONTEXT5_PAGE_TABLE_BASE_ADDR                                      0x554\n#define mmVM_CONTEXT6_PAGE_TABLE_BASE_ADDR                                      0x555\n#define mmVM_CONTEXT7_PAGE_TABLE_BASE_ADDR                                      0x556\n#define mmVM_CONTEXT0_PAGE_TABLE_START_ADDR                                     0x557\n#define mmVM_CONTEXT1_PAGE_TABLE_START_ADDR                                     0x558\n#define mmVM_CONTEXT0_PAGE_TABLE_END_ADDR                                       0x55f\n#define mmVM_CONTEXT1_PAGE_TABLE_END_ADDR                                       0x560\n#define mmVM_DEBUG                                                              0x56f\n#define mmVM_L2_CG                                                              0x570\n#define mmVM_L2_BANK_SELECT_MASKA                                               0x572\n#define mmVM_L2_BANK_SELECT_MASKB                                               0x573\n#define mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR                             0x575\n#define mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR                            0x576\n#define mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET                                0x577\n#define mmMC_ARB_HARSH_EN_RD                                                    0xdc0\n#define mmMC_ARB_HARSH_EN_WR                                                    0xdc1\n#define mmMC_ARB_HARSH_TX_HI0_RD                                                0xdc2\n#define mmMC_ARB_HARSH_TX_HI0_WR                                                0xdc3\n#define mmMC_ARB_HARSH_TX_HI1_RD                                                0xdc4\n#define mmMC_ARB_HARSH_TX_HI1_WR                                                0xdc5\n#define mmMC_ARB_HARSH_TX_LO0_RD                                                0xdc6\n#define mmMC_ARB_HARSH_TX_LO0_WR                                                0xdc7\n#define mmMC_ARB_HARSH_TX_LO1_RD                                                0xdc8\n#define mmMC_ARB_HARSH_TX_LO1_WR                                                0xdc9\n#define mmMC_ARB_HARSH_BWPERIOD0_RD                                             0xdca\n#define mmMC_ARB_HARSH_BWPERIOD0_WR                                             0xdcb\n#define mmMC_ARB_HARSH_BWPERIOD1_RD                                             0xdcc\n#define mmMC_ARB_HARSH_BWPERIOD1_WR                                             0xdcd\n#define mmMC_ARB_HARSH_BWCNT0_RD                                                0xdce\n#define mmMC_ARB_HARSH_BWCNT0_WR                                                0xdcf\n#define mmMC_ARB_HARSH_BWCNT1_RD                                                0xdd0\n#define mmMC_ARB_HARSH_BWCNT1_WR                                                0xdd1\n#define mmMC_ARB_HARSH_SAT0_RD                                                  0xdd2\n#define mmMC_ARB_HARSH_SAT0_WR                                                  0xdd3\n#define mmMC_ARB_HARSH_SAT1_RD                                                  0xdd4\n#define mmMC_ARB_HARSH_SAT1_WR                                                  0xdd5\n#define mmMC_ARB_HARSH_CTL_RD                                                   0xdd6\n#define mmMC_ARB_HARSH_CTL_WR                                                   0xdd7\n#define mmMC_FUS_DRAM0_CS0_BASE                                                 0xa05\n#define mmMC_FUS_DRAM1_CS0_BASE                                                 0xa06\n#define mmMC_FUS_DRAM0_CS1_BASE                                                 0xa07\n#define mmMC_FUS_DRAM1_CS1_BASE                                                 0xa08\n#define mmMC_FUS_DRAM0_CS2_BASE                                                 0xa09\n#define mmMC_FUS_DRAM1_CS2_BASE                                                 0xa0a\n#define mmMC_FUS_DRAM0_CS3_BASE                                                 0xa0b\n#define mmMC_FUS_DRAM1_CS3_BASE                                                 0xa0c\n#define mmMC_FUS_DRAM0_CS01_MASK                                                0xa0d\n#define mmMC_FUS_DRAM1_CS01_MASK                                                0xa0e\n#define mmMC_FUS_DRAM0_CS23_MASK                                                0xa0f\n#define mmMC_FUS_DRAM1_CS23_MASK                                                0xa10\n#define mmMC_FUS_DRAM0_BANK_ADDR_MAPPING                                        0xa11\n#define mmMC_FUS_DRAM1_BANK_ADDR_MAPPING                                        0xa12\n#define mmMC_FUS_DRAM0_CTL_BASE                                                 0xa13\n#define mmMC_FUS_DRAM1_CTL_BASE                                                 0xa14\n#define mmMC_FUS_DRAM0_CTL_LIMIT                                                0xa15\n#define mmMC_FUS_DRAM1_CTL_LIMIT                                                0xa16\n#define mmMC_FUS_DRAM_CTL_HIGH_01                                               0xa17\n#define mmMC_FUS_DRAM_CTL_HIGH_23                                               0xa18\n#define mmMC_FUS_DRAM_MODE                                                      0xa19\n#define mmMC_FUS_DRAM_APER_BASE                                                 0xa1a\n#define mmMC_FUS_DRAM_APER_TOP                                                  0xa1b\n#define mmMC_FUS_DRAM_C6SAVE_APER_BASE                                          0xa1c\n#define mmMC_FUS_DRAM_C6SAVE_APER_TOP                                           0xa1d\n#define mmMC_FUS_DRAM_APER_DEF                                                  0xa1e\n#define mmMC_FUS_ARB_GARLIC_ISOC_PRI                                            0xa1f\n#define mmMC_FUS_ARB_GARLIC_CNTL                                                0xa20\n#define mmMC_FUS_ARB_GARLIC_WR_PRI                                              0xa21\n#define mmMC_FUS_ARB_GARLIC_WR_PRI2                                             0xa22\n#define mmMC_CG_DATAPORT                                                        0xa32\n#define mmCHUB_ATC_L1_DEBUG_TLB                                                 0x8c00\n#define mmCHUB_ATC_L1_STATUS                                                    0x8c01\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}