// Seed: 3305387240
module module_0 ();
endmodule
module module_1 (
    output uwire id_0,
    output wand id_1,
    output supply1 id_2,
    output wand id_3,
    input uwire id_4,
    input wand id_5,
    input wire id_6,
    output wor id_7,
    output uwire id_8,
    input uwire id_9
);
  logic id_11;
  ;
  module_0 modCall_1 ();
  parameter id_12 = -1;
  wire id_13 = id_5;
  xnor primCall (id_0, id_11, id_4, id_5, id_6, id_9);
endmodule
module module_2 #(
    parameter id_0 = 32'd61,
    parameter id_2 = 32'd70
) (
    input  tri   _id_0,
    input  tri0  id_1,
    input  wire  _id_2,
    input  tri1  id_3,
    output wire  id_4,
    input  tri   id_5,
    input  uwire id_6
);
  logic [7:0] id_8;
  wire id_9;
  ;
  wire id_10;
  ;
  nor primCall (id_4, id_5, id_6, id_8, id_9);
  parameter id_11 = -1 !== -1;
  assign id_8[1 : id_0] = 1;
  wire [id_2 : 1 'b0] id_12;
  module_0 modCall_1 ();
  logic id_13;
endmodule
