#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
S_000001d78f71bbd0 .scope module, "t_Moore5_19" "t_Moore5_19" 2 18;
 .timescale 0 0;
v000001d78f7bded0_0 .net "A", 0 0, v000001d78f758c70_0;  1 drivers
v000001d78f7bdb10_0 .net "B", 0 0, v000001d78f7584f0_0;  1 drivers
v000001d78f7bde30_0 .var "t_clock", 0 0;
v000001d78f7bc850_0 .var "t_reset", 0 0;
v000001d78f7bd070_0 .var "t_x_in", 0 0;
v000001d78f7bd610_0 .net "y_out", 0 0, L_000001d78f75ac80;  1 drivers
S_000001d78f768fb0 .scope module, "MM" "Moore5_19" 2 23, 2 3 0, S_000001d78f71bbd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y_out";
    .port_info 1 /OUTPUT 1 "A";
    .port_info 2 /OUTPUT 1 "B";
    .port_info 3 /INPUT 1 "x_in";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "res";
L_000001d78f75a0b0 .functor NOT 1, v000001d78f7bd070_0, C4<0>, C4<0>, C4<0>;
L_000001d78f75a2e0 .functor AND 1, L_000001d78f75a0b0, v000001d78f7584f0_0, C4<1>, C4<1>;
L_000001d78f75aa50 .functor NOT 1, v000001d78f7bd070_0, C4<0>, C4<0>, C4<0>;
L_000001d78f75a190 .functor NOT 1, v000001d78f7584f0_0, C4<0>, C4<0>, C4<0>;
L_000001d78f75a270 .functor AND 1, L_000001d78f75aa50, L_000001d78f75a190, C4<1>, C4<1>;
L_000001d78f75a120 .functor NOT 1, v000001d78f7bd070_0, C4<0>, C4<0>, C4<0>;
L_000001d78f75a350 .functor AND 1, L_000001d78f75a120, v000001d78f758c70_0, C4<1>, C4<1>;
L_000001d78f75aeb0 .functor OR 1, L_000001d78f75a270, L_000001d78f75a350, C4<0>, C4<0>;
L_000001d78f75af90 .functor NOT 1, v000001d78f758c70_0, C4<0>, C4<0>, C4<0>;
L_000001d78f75ab30 .functor AND 1, v000001d78f7bd070_0, L_000001d78f75af90, C4<1>, C4<1>;
L_000001d78f75a6d0 .functor AND 1, L_000001d78f75ab30, v000001d78f7584f0_0, C4<1>, C4<1>;
L_000001d78f75a3c0 .functor OR 1, L_000001d78f75aeb0, L_000001d78f75a6d0, C4<0>, C4<0>;
L_000001d78f75ac80 .functor BUFZ 1, v000001d78f7bd070_0, C4<0>, C4<0>, C4<0>;
v000001d78f758b30_0 .net "A", 0 0, v000001d78f758c70_0;  alias, 1 drivers
v000001d78f758e50_0 .net "B", 0 0, v000001d78f7584f0_0;  alias, 1 drivers
v000001d78f758130_0 .net "Ta", 0 0, L_000001d78f75a2e0;  1 drivers
v000001d78f7bcf30_0 .net "Tb", 0 0, L_000001d78f75a3c0;  1 drivers
v000001d78f7bd2f0_0 .net *"_ivl_0", 0 0, L_000001d78f75a0b0;  1 drivers
v000001d78f7bdd90_0 .net *"_ivl_10", 0 0, L_000001d78f75a120;  1 drivers
v000001d78f7bd430_0 .net *"_ivl_12", 0 0, L_000001d78f75a350;  1 drivers
v000001d78f7bd4d0_0 .net *"_ivl_14", 0 0, L_000001d78f75aeb0;  1 drivers
v000001d78f7bc0d0_0 .net *"_ivl_16", 0 0, L_000001d78f75af90;  1 drivers
v000001d78f7bca30_0 .net *"_ivl_18", 0 0, L_000001d78f75ab30;  1 drivers
v000001d78f7bc210_0 .net *"_ivl_20", 0 0, L_000001d78f75a6d0;  1 drivers
v000001d78f7bd570_0 .net *"_ivl_4", 0 0, L_000001d78f75aa50;  1 drivers
v000001d78f7bcd50_0 .net *"_ivl_6", 0 0, L_000001d78f75a190;  1 drivers
v000001d78f7bc170_0 .net *"_ivl_8", 0 0, L_000001d78f75a270;  1 drivers
v000001d78f7bc8f0_0 .net "clk", 0 0, v000001d78f7bde30_0;  1 drivers
v000001d78f7bc710_0 .net "res", 0 0, v000001d78f7bc850_0;  1 drivers
v000001d78f7bc7b0_0 .net "x_in", 0 0, v000001d78f7bd070_0;  1 drivers
v000001d78f7bc5d0_0 .net "y_out", 0 0, L_000001d78f75ac80;  alias, 1 drivers
S_000001d78f769140 .scope module, "t11" "TFF" 2 13, 3 3 0, S_000001d78f768fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "T";
    .port_info 2 /INPUT 1 "Clk";
    .port_info 3 /INPUT 1 "rst";
L_000001d78f75add0 .functor XOR 1, v000001d78f758c70_0, L_000001d78f75a2e0, C4<0>, C4<0>;
v000001d78f758810_0 .net "Clk", 0 0, v000001d78f7bde30_0;  alias, 1 drivers
v000001d78f758d10_0 .net "DT", 0 0, L_000001d78f75add0;  1 drivers
v000001d78f758590_0 .net "Q", 0 0, v000001d78f758c70_0;  alias, 1 drivers
v000001d78f758f90_0 .net "T", 0 0, L_000001d78f75a2e0;  alias, 1 drivers
v000001d78f7581d0_0 .net "rst", 0 0, v000001d78f7bc850_0;  alias, 1 drivers
S_000001d78f7692d0 .scope module, "TF1" "DFF" 3 9, 4 3 0, S_000001d78f769140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "Clk";
    .port_info 3 /INPUT 1 "rst";
v000001d78f758270_0 .net "Clk", 0 0, v000001d78f7bde30_0;  alias, 1 drivers
v000001d78f7588b0_0 .net "D", 0 0, L_000001d78f75add0;  alias, 1 drivers
v000001d78f758c70_0 .var "Q", 0 0;
v000001d78f758ef0_0 .net "rst", 0 0, v000001d78f7bc850_0;  alias, 1 drivers
E_000001d78f75cf00/0 .event negedge, v000001d78f758ef0_0;
E_000001d78f75cf00/1 .event posedge, v000001d78f758270_0;
E_000001d78f75cf00 .event/or E_000001d78f75cf00/0, E_000001d78f75cf00/1;
S_000001d78f7657e0 .scope module, "t22" "TFF" 2 14, 3 3 0, S_000001d78f768fb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "T";
    .port_info 2 /INPUT 1 "Clk";
    .port_info 3 /INPUT 1 "rst";
L_000001d78f75a510 .functor XOR 1, v000001d78f7584f0_0, L_000001d78f75a3c0, C4<0>, C4<0>;
v000001d78f758950_0 .net "Clk", 0 0, v000001d78f7bde30_0;  alias, 1 drivers
v000001d78f7589f0_0 .net "DT", 0 0, L_000001d78f75a510;  1 drivers
v000001d78f758090_0 .net "Q", 0 0, v000001d78f7584f0_0;  alias, 1 drivers
v000001d78f758770_0 .net "T", 0 0, L_000001d78f75a3c0;  alias, 1 drivers
v000001d78f758a90_0 .net "rst", 0 0, v000001d78f7bc850_0;  alias, 1 drivers
S_000001d78f765970 .scope module, "TF1" "DFF" 3 9, 4 3 0, S_000001d78f7657e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "Clk";
    .port_info 3 /INPUT 1 "rst";
v000001d78f758310_0 .net "Clk", 0 0, v000001d78f7bde30_0;  alias, 1 drivers
v000001d78f7583b0_0 .net "D", 0 0, L_000001d78f75a510;  alias, 1 drivers
v000001d78f7584f0_0 .var "Q", 0 0;
v000001d78f758db0_0 .net "rst", 0 0, v000001d78f7bc850_0;  alias, 1 drivers
    .scope S_000001d78f7692d0;
T_0 ;
    %wait E_000001d78f75cf00;
    %load/vec4 v000001d78f758ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d78f758c70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d78f7588b0_0;
    %assign/vec4 v000001d78f758c70_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d78f765970;
T_1 ;
    %wait E_000001d78f75cf00;
    %load/vec4 v000001d78f758db0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d78f7584f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d78f7583b0_0;
    %assign/vec4 v000001d78f7584f0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d78f71bbd0;
T_2 ;
    %vpi_call 2 26 "$dumpfile", "Moore5_19.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d78f71bbd0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001d78f71bbd0;
T_3 ;
    %delay 200, 0;
    %vpi_call 2 30 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001d78f71bbd0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d78f7bde30_0, 0, 1;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v000001d78f7bde30_0;
    %inv;
    %store/vec4 v000001d78f7bde30_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_000001d78f71bbd0;
T_5 ;
    %fork t_1, S_000001d78f71bbd0;
    %fork t_2, S_000001d78f71bbd0;
    %fork t_3, S_000001d78f71bbd0;
    %fork t_4, S_000001d78f71bbd0;
    %fork t_5, S_000001d78f71bbd0;
    %fork t_6, S_000001d78f71bbd0;
    %fork t_7, S_000001d78f71bbd0;
    %fork t_8, S_000001d78f71bbd0;
    %fork t_9, S_000001d78f71bbd0;
    %fork t_10, S_000001d78f71bbd0;
    %fork t_11, S_000001d78f71bbd0;
    %fork t_12, S_000001d78f71bbd0;
    %fork t_13, S_000001d78f71bbd0;
    %fork t_14, S_000001d78f71bbd0;
    %fork t_15, S_000001d78f71bbd0;
    %fork t_16, S_000001d78f71bbd0;
    %fork t_17, S_000001d78f71bbd0;
    %fork t_18, S_000001d78f71bbd0;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d78f7bc850_0, 0, 1;
    %end;
t_2 ;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d78f7bc850_0, 0, 1;
    %end;
t_3 ;
    %delay 87, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d78f7bc850_0, 0, 1;
    %end;
t_4 ;
    %delay 89, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d78f7bc850_0, 0, 1;
    %end;
t_5 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d78f7bd070_0, 0, 1;
    %end;
t_6 ;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d78f7bd070_0, 0, 1;
    %end;
t_7 ;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d78f7bd070_0, 0, 1;
    %end;
t_8 ;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d78f7bd070_0, 0, 1;
    %end;
t_9 ;
    %delay 52, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d78f7bd070_0, 0, 1;
    %end;
t_10 ;
    %delay 54, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d78f7bd070_0, 0, 1;
    %end;
t_11 ;
    %delay 70, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d78f7bd070_0, 0, 1;
    %end;
t_12 ;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d78f7bd070_0, 0, 1;
    %end;
t_13 ;
    %delay 70, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d78f7bd070_0, 0, 1;
    %end;
t_14 ;
    %delay 90, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d78f7bd070_0, 0, 1;
    %end;
t_15 ;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d78f7bd070_0, 0, 1;
    %end;
t_16 ;
    %delay 120, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d78f7bd070_0, 0, 1;
    %end;
t_17 ;
    %delay 160, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d78f7bd070_0, 0, 1;
    %end;
t_18 ;
    %delay 170, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d78f7bd070_0, 0, 1;
    %end;
    .scope S_000001d78f71bbd0;
t_0 ;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Moore5_19.v";
    "./TFF.sv";
    "./DFF.sv";
