# IAC-RISC-V-32I-CPU-Team-23-
Implementing a 32 bit RISCV-I instruction set CPU used to run a F1 light simulation, with additional pipelining and data caching.
