<design name="broadcast">
  
  <module type="src" name="src1">
	<port direction="input" width="1" name="clk" type="clk" global="clk"/>
	<port direction="input" width="1" name="rst" type="rst" global="rst"/>
	<bundle name="outbun">
		<port direction="output" width="128" name="o_y" type="data"/>
		<port direction="output" width="1" name="o_valid_out" type="valid"/>
		<port direction="output" width="4" name="o_dest_out" type="dst"/>
		<port direction="input" width="1" name="o_ready_in" type="ready"/>
	</bundle>
  </module>
  
  <module type="dst" name="dst1">
	<port direction="input" width="1" name="clk" type="clk" global="clk"/>
	<port direction="input" width="1" name="rst" type="rst" global="rst"/>
	<bundle name="inbun">
		<port direction="input" width="128" name="i_x" type="data"/>
		<port direction="input" width="1" name="i_valid_in" type="valid"/>
		<port direction="output" width="1" name="i_ready_out" type="ready"/>
	</bundle>
  </module>
  
  <module type="dst" name="dst2">
	<port direction="input" width="1" name="clk" type="clk" global="clk"/>
	<port direction="input" width="1" name="rst" type="rst" global="rst"/>
	<bundle name="inbun">
		<port direction="input" width="128" name="i_x" type="data"/>
		<port direction="input" width="1" name="i_valid_in" type="valid"/>
		<port direction="output" width="1" name="i_ready_out" type="ready"/>
	</bundle>
  </module>
  
  <module type="dst" name="dst3">
	<port direction="input" width="1" name="clk" type="clk" global="clk"/>
	<port direction="input" width="1" name="rst" type="rst" global="rst"/>
	<bundle name="inbun">
		<port direction="input" width="128" name="i_x" type="data"/>
		<port direction="input" width="1" name="i_valid_in" type="valid"/>
		<port direction="output" width="1" name="i_ready_out" type="ready"/>
	</bundle>
  </module>
  
  <module type="dst" name="dst4">
	<port direction="input" width="1" name="clk" type="clk" global="clk"/>
	<port direction="input" width="1" name="rst" type="rst" global="rst"/>
	<bundle name="inbun">
		<port direction="input" width="128" name="i_x" type="data"/>
		<port direction="input" width="1" name="i_valid_in" type="valid"/>
		<port direction="output" width="1" name="i_ready_out" type="ready"/>
	</bundle>
  </module>
  
  <module type="dst" name="dst5">
	<port direction="input" width="1" name="clk" type="clk" global="clk"/>
	<port direction="input" width="1" name="rst" type="rst" global="rst"/>
	<bundle name="inbun">
		<port direction="input" width="128" name="i_x" type="data"/>
		<port direction="input" width="1" name="i_valid_in" type="valid"/>
		<port direction="output" width="1" name="i_ready_out" type="ready"/>
	</bundle>
  </module>
  
  <module type="dst" name="dst6">
	<port direction="input" width="1" name="clk" type="clk" global="clk"/>
	<port direction="input" width="1" name="rst" type="rst" global="rst"/>
	<bundle name="inbun">
		<port direction="input" width="128" name="i_x" type="data"/>
		<port direction="input" width="1" name="i_valid_in" type="valid"/>
		<port direction="output" width="1" name="i_ready_out" type="ready"/>
	</bundle>
  </module>
  
  <module type="dst" name="dst7">
	<port direction="input" width="1" name="clk" type="clk" global="clk"/>
	<port direction="input" width="1" name="rst" type="rst" global="rst"/>
	<bundle name="inbun">
		<port direction="input" width="128" name="i_x" type="data"/>
		<port direction="input" width="1" name="i_valid_in" type="valid"/>
		<port direction="output" width="1" name="i_ready_out" type="ready"/>
	</bundle>
  </module>
  
  <module type="dst" name="dst8">
	<port direction="input" width="1" name="clk" type="clk" global="clk"/>
	<port direction="input" width="1" name="rst" type="rst" global="rst"/>
	<bundle name="inbun">
		<port direction="input" width="128" name="i_x" type="data"/>
		<port direction="input" width="1" name="i_valid_in" type="valid"/>
		<port direction="output" width="1" name="i_ready_out" type="ready"/>
	</bundle>
  </module>
  
  <module type="dst" name="dst9">
	<port direction="input" width="1" name="clk" type="clk" global="clk"/>
	<port direction="input" width="1" name="rst" type="rst" global="rst"/>
	<bundle name="inbun">
		<port direction="input" width="128" name="i_x" type="data"/>
		<port direction="input" width="1" name="i_valid_in" type="valid"/>
		<port direction="output" width="1" name="i_ready_out" type="ready"/>
	</bundle>
  </module>
  
  <module type="dst" name="dst10">
	<port direction="input" width="1" name="clk" type="clk" global="clk"/>
	<port direction="input" width="1" name="rst" type="rst" global="rst"/>
	<bundle name="inbun">
		<port direction="input" width="128" name="i_x" type="data"/>
		<port direction="input" width="1" name="i_valid_in" type="valid"/>
		<port direction="output" width="1" name="i_ready_out" type="ready"/>
	</bundle>
  </module>
  
  <module type="dst" name="dst11">
	<port direction="input" width="1" name="clk" type="clk" global="clk"/>
	<port direction="input" width="1" name="rst" type="rst" global="rst"/>
	<bundle name="inbun">
		<port direction="input" width="128" name="i_x" type="data"/>
		<port direction="input" width="1" name="i_valid_in" type="valid"/>
		<port direction="output" width="1" name="i_ready_out" type="ready"/>
	</bundle>
  </module>
  
  <module type="dst" name="dst12">
	<port direction="input" width="1" name="clk" type="clk" global="clk"/>
	<port direction="input" width="1" name="rst" type="rst" global="rst"/>
	<bundle name="inbun">
		<port direction="input" width="128" name="i_x" type="data"/>
		<port direction="input" width="1" name="i_valid_in" type="valid"/>
		<port direction="output" width="1" name="i_ready_out" type="ready"/>
	</bundle>
  </module>
  
  <module type="dst" name="dst13">
	<port direction="input" width="1" name="clk" type="clk" global="clk"/>
	<port direction="input" width="1" name="rst" type="rst" global="rst"/>
	<bundle name="inbun">
		<port direction="input" width="128" name="i_x" type="data"/>
		<port direction="input" width="1" name="i_valid_in" type="valid"/>
		<port direction="output" width="1" name="i_ready_out" type="ready"/>
	</bundle>
  </module>
  
  <module type="dst" name="dst14">
	<port direction="input" width="1" name="clk" type="clk" global="clk"/>
	<port direction="input" width="1" name="rst" type="rst" global="rst"/>
	<bundle name="inbun">
		<port direction="input" width="128" name="i_x" type="data"/>
		<port direction="input" width="1" name="i_valid_in" type="valid"/>
		<port direction="output" width="1" name="i_ready_out" type="ready"/>
	</bundle>
  </module>
  
  <module type="dst" name="dst15">
	<port direction="input" width="1" name="clk" type="clk" global="clk"/>
	<port direction="input" width="1" name="rst" type="rst" global="rst"/>
	<bundle name="inbun">
		<port direction="input" width="128" name="i_x" type="data"/>
		<port direction="input" width="1" name="i_valid_in" type="valid"/>
		<port direction="output" width="1" name="i_ready_out" type="ready"/>
	</bundle>
  </module>
  
  <module type="dst" name="dst128">
	<port direction="input" width="1" name="clk" type="clk" global="clk"/>
	<port direction="input" width="1" name="rst" type="rst" global="rst"/>
	<bundle name="inbun">
		<port direction="input" width="128" name="i_x" type="data"/>
		<port direction="input" width="1" name="i_valid_in" type="valid"/>
		<port direction="output" width="1" name="i_ready_out" type="ready"/>
	</bundle>
  </module>
  
  
  <!-- Must parse modules before connections, can remove that restriction later -->
  
  <!-- Connections -->
  
  <connection start="src1.outbun" end="dst1.inbun"/>
  <connection start="src1.outbun" end="dst2.inbun"/>
  <connection start="src1.outbun" end="dst3.inbun"/>
  <connection start="src1.outbun" end="dst4.inbun"/>
  <connection start="src1.outbun" end="dst5.inbun"/>
  <connection start="src1.outbun" end="dst6.inbun"/>
  <connection start="src1.outbun" end="dst7.inbun"/>
  <connection start="src1.outbun" end="dst8.inbun"/>
  <connection start="src1.outbun" end="dst9.inbun"/>
  <connection start="src1.outbun" end="dst10.inbun"/>
  <connection start="src1.outbun" end="dst11.inbun"/>
  <connection start="src1.outbun" end="dst12.inbun"/>
  <connection start="src1.outbun" end="dst13.inbun"/>
  <connection start="src1.outbun" end="dst14.inbun"/>
  <connection start="src1.outbun" end="dst15.inbun"/>
  <connection start="src1.outbun" end="dst128.inbun"/>
  -->
</design>
