

================================================================
== Vitis HLS Report for 'latnrm_Pipeline_VITIS_LOOP_21_26'
================================================================
* Date:           Mon May 12 21:41:28 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        latnrm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.363 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      282|      282|  1.410 us|  1.410 us|  282|  282|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_2  |      280|      280|        11|          9|          1|    31|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       39|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      238|    -|
|Register             |        -|     -|      345|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      345|      277|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln21_fu_207_p2   |         +|   0|  0|  13|           6|           1|
    |add_ln27_fu_186_p2   |         +|   0|  0|  14|           7|           4|
    |icmp_ln21_fu_162_p2  |      icmp|   0|  0|  10|           6|           7|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  39|          20|          14|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  54|         10|    1|         10|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_2         |   9|          2|    6|         12|
    |bottom_fu_60                 |   9|          2|   32|         64|
    |grp_fu_132_opcode            |  14|          3|    2|          6|
    |grp_fu_132_p0                |  14|          3|   32|         96|
    |grp_fu_132_p1                |  14|          3|   32|         96|
    |grp_fu_136_p0                |  14|          3|   32|         96|
    |grp_fu_136_p1                |  14|          3|   32|         96|
    |grp_fu_140_p0                |  14|          3|   32|         96|
    |grp_fu_140_p1                |  14|          3|   32|         96|
    |internal_state_address0      |  14|          3|    6|         18|
    |j_fu_64                      |   9|          2|    6|         12|
    |top_fu_56                    |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 238|         50|  281|        770|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   9|   0|    9|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |bitcast_ln27_2_reg_322       |  32|   0|   32|          0|
    |bitcast_ln27_reg_317         |  32|   0|   32|          0|
    |bottom_fu_60                 |  32|   0|   32|          0|
    |icmp_ln21_reg_286            |   1|   0|    1|          0|
    |internal_state_addr_reg_290  |   6|   0|    6|          0|
    |j_fu_64                      |   6|   0|    6|          0|
    |mul12_6_reg_332              |  32|   0|   32|          0|
    |mul17_6_reg_337              |  32|   0|   32|          0|
    |mul20_6_reg_342              |  32|   0|   32|          0|
    |mul_6_reg_327                |  32|   0|   32|          0|
    |right_reg_311                |  32|   0|   32|          0|
    |top_fu_56                    |  32|   0|   32|          0|
    |top_load_2_reg_305           |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 345|   0|  345|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_21_26|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_21_26|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_21_26|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_21_26|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_21_26|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_21_26|  return value|
|grp_fu_6358_p_din0       |  out|   32|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_21_26|  return value|
|grp_fu_6358_p_din1       |  out|   32|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_21_26|  return value|
|grp_fu_6358_p_opcode     |  out|    2|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_21_26|  return value|
|grp_fu_6358_p_dout0      |   in|   32|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_21_26|  return value|
|grp_fu_6358_p_ce         |  out|    1|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_21_26|  return value|
|grp_fu_1102_p_din0       |  out|   32|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_21_26|  return value|
|grp_fu_1102_p_din1       |  out|   32|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_21_26|  return value|
|grp_fu_1102_p_dout0      |   in|   32|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_21_26|  return value|
|grp_fu_1102_p_ce         |  out|    1|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_21_26|  return value|
|grp_fu_1106_p_din0       |  out|   32|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_21_26|  return value|
|grp_fu_1106_p_din1       |  out|   32|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_21_26|  return value|
|grp_fu_1106_p_dout0      |   in|   32|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_21_26|  return value|
|grp_fu_1106_p_ce         |  out|    1|  ap_ctrl_hs|  latnrm_Pipeline_VITIS_LOOP_21_26|  return value|
|bottom_12_reload         |   in|   32|     ap_none|                  bottom_12_reload|        scalar|
|top_16                   |   in|   32|     ap_none|                            top_16|        scalar|
|internal_state_address0  |  out|    6|   ap_memory|                    internal_state|         array|
|internal_state_ce0       |  out|    1|   ap_memory|                    internal_state|         array|
|internal_state_we0       |  out|    1|   ap_memory|                    internal_state|         array|
|internal_state_d0        |  out|   32|   ap_memory|                    internal_state|         array|
|internal_state_q0        |   in|   32|   ap_memory|                    internal_state|         array|
|coefficient_address0     |  out|    6|   ap_memory|                       coefficient|         array|
|coefficient_ce0          |  out|    1|   ap_memory|                       coefficient|         array|
|coefficient_q0           |   in|   32|   ap_memory|                       coefficient|         array|
|coefficient_address1     |  out|    6|   ap_memory|                       coefficient|         array|
|coefficient_ce1          |  out|    1|   ap_memory|                       coefficient|         array|
|coefficient_q1           |   in|   32|   ap_memory|                       coefficient|         array|
|bottom_15_out            |  out|   32|      ap_vld|                     bottom_15_out|       pointer|
|bottom_15_out_ap_vld     |  out|    1|      ap_vld|                     bottom_15_out|       pointer|
|left_6_out               |  out|   32|      ap_vld|                        left_6_out|       pointer|
|left_6_out_ap_vld        |  out|    1|      ap_vld|                        left_6_out|       pointer|
+-------------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 9, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.40>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%top = alloca i32 1"   --->   Operation 14 'alloca' 'top' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bottom = alloca i32 1"   --->   Operation 15 'alloca' 'bottom' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 16 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_state, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coefficient, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%top_16_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %top_16"   --->   Operation 19 'read' 'top_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%bottom_12_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bottom_12_reload"   --->   Operation 20 'read' 'bottom_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 1, i6 %j"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bottom_12_reload_read, i32 %bottom"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %top_16_read, i32 %top"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.6"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j_2 = load i6 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:27]   --->   Operation 25 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.61ns)   --->   "%icmp_ln21 = icmp_eq  i6 %j_2, i6 32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:21]   --->   Operation 26 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 31, i64 31, i64 31"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %for.inc.6.split, void %for.inc33.6.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:21]   --->   Operation 28 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i6 %j_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:21]   --->   Operation 29 'zext' 'zext_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%internal_state_addr = getelementptr i32 %internal_state, i64 0, i64 %zext_ln21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 30 'getelementptr' 'internal_state_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.69ns)   --->   "%internal_state_load = load i6 %internal_state_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 31 'load' 'internal_state_load' <Predicate = (!icmp_ln21)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i6 %j_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:27]   --->   Operation 32 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln27_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %trunc_ln27, i2 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:27]   --->   Operation 33 'bitconcatenate' 'shl_ln27_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.70ns)   --->   "%add_ln27 = add i7 %shl_ln27_6, i7 124" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:27]   --->   Operation 34 'add' 'add_ln27' <Predicate = (!icmp_ln21)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%lshr_ln27_6 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln27, i32 2, i32 6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:27]   --->   Operation 35 'partselect' 'lshr_ln27_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i5 %lshr_ln27_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:27]   --->   Operation 36 'zext' 'zext_ln27' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%coefficient_addr = getelementptr i32 %coefficient, i64 0, i64 %zext_ln27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:27]   --->   Operation 37 'getelementptr' 'coefficient_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (0.69ns)   --->   "%coefficient_load = load i6 %coefficient_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:27]   --->   Operation 38 'load' 'coefficient_load' <Predicate = (!icmp_ln21)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%coefficient_addr_2 = getelementptr i32 %coefficient, i64 0, i64 %zext_ln21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:27]   --->   Operation 39 'getelementptr' 'coefficient_addr_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (0.69ns)   --->   "%coefficient_load_2 = load i6 %coefficient_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:27]   --->   Operation 40 'load' 'coefficient_load_2' <Predicate = (!icmp_ln21)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 41 [1/1] (0.70ns)   --->   "%add_ln21 = add i6 %j_2, i6 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:21]   --->   Operation 41 'add' 'add_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln21 = store i6 %add_ln21, i6 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:21]   --->   Operation 42 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.02>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%top_load_2 = load i32 %top" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:28]   --->   Operation 43 'load' 'top_load_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 44 [1/2] (0.69ns)   --->   "%internal_state_load = load i6 %internal_state_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 44 'load' 'internal_state_load' <Predicate = (!icmp_ln21)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%right = bitcast i32 %internal_state_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:25]   --->   Operation 45 'bitcast' 'right' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 46 [1/2] (0.69ns)   --->   "%coefficient_load = load i6 %coefficient_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:27]   --->   Operation 46 'load' 'coefficient_load' <Predicate = (!icmp_ln21)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i32 %coefficient_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:27]   --->   Operation 47 'bitcast' 'bitcast_ln27' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 48 [4/4] (2.32ns)   --->   "%mul_6 = fmul i32 %bitcast_ln27, i32 %top_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:27]   --->   Operation 48 'fmul' 'mul_6' <Predicate = (!icmp_ln21)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/2] (0.69ns)   --->   "%coefficient_load_2 = load i6 %coefficient_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:27]   --->   Operation 49 'load' 'coefficient_load_2' <Predicate = (!icmp_ln21)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%bitcast_ln27_2 = bitcast i32 %coefficient_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:27]   --->   Operation 50 'bitcast' 'bitcast_ln27_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 51 [4/4] (2.32ns)   --->   "%mul12_6 = fmul i32 %bitcast_ln27_2, i32 %right" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:27]   --->   Operation 51 'fmul' 'mul12_6' <Predicate = (!icmp_ln21)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%top_load = load i32 %top"   --->   Operation 84 'load' 'top_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%bottom_load = load i32 %bottom"   --->   Operation 85 'load' 'bottom_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %bottom_15_out, i32 %bottom_load"   --->   Operation 86 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %left_6_out, i32 %top_load"   --->   Operation 87 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 88 'ret' 'ret_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%bottom_load_2 = load i32 %bottom" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:26]   --->   Operation 52 'load' 'bottom_load_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%bitcast_ln26 = bitcast i32 %bottom_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:26]   --->   Operation 53 'bitcast' 'bitcast_ln26' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.69ns)   --->   "%store_ln26 = store i32 %bitcast_ln26, i6 %internal_state_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:26]   --->   Operation 54 'store' 'store_ln26' <Predicate = (!icmp_ln21)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_3 : Operation 55 [3/4] (2.32ns)   --->   "%mul_6 = fmul i32 %bitcast_ln27, i32 %top_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:27]   --->   Operation 55 'fmul' 'mul_6' <Predicate = (!icmp_ln21)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [3/4] (2.32ns)   --->   "%mul12_6 = fmul i32 %bitcast_ln27_2, i32 %right" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:27]   --->   Operation 56 'fmul' 'mul12_6' <Predicate = (!icmp_ln21)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [4/4] (2.32ns)   --->   "%mul17_6 = fmul i32 %bitcast_ln27, i32 %right" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:28]   --->   Operation 57 'fmul' 'mul17_6' <Predicate = (!icmp_ln21)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [4/4] (2.32ns)   --->   "%mul20_6 = fmul i32 %bitcast_ln27_2, i32 %top_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:28]   --->   Operation 58 'fmul' 'mul20_6' <Predicate = (!icmp_ln21)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 59 [2/4] (2.32ns)   --->   "%mul_6 = fmul i32 %bitcast_ln27, i32 %top_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:27]   --->   Operation 59 'fmul' 'mul_6' <Predicate = (!icmp_ln21)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [2/4] (2.32ns)   --->   "%mul12_6 = fmul i32 %bitcast_ln27_2, i32 %right" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:27]   --->   Operation 60 'fmul' 'mul12_6' <Predicate = (!icmp_ln21)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [3/4] (2.32ns)   --->   "%mul17_6 = fmul i32 %bitcast_ln27, i32 %right" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:28]   --->   Operation 61 'fmul' 'mul17_6' <Predicate = (!icmp_ln21)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [3/4] (2.32ns)   --->   "%mul20_6 = fmul i32 %bitcast_ln27_2, i32 %top_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:28]   --->   Operation 62 'fmul' 'mul20_6' <Predicate = (!icmp_ln21)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 63 [1/4] (2.32ns)   --->   "%mul_6 = fmul i32 %bitcast_ln27, i32 %top_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:27]   --->   Operation 63 'fmul' 'mul_6' <Predicate = (!icmp_ln21)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/4] (2.32ns)   --->   "%mul12_6 = fmul i32 %bitcast_ln27_2, i32 %right" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:27]   --->   Operation 64 'fmul' 'mul12_6' <Predicate = (!icmp_ln21)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [2/4] (2.32ns)   --->   "%mul17_6 = fmul i32 %bitcast_ln27, i32 %right" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:28]   --->   Operation 65 'fmul' 'mul17_6' <Predicate = (!icmp_ln21)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [2/4] (2.32ns)   --->   "%mul20_6 = fmul i32 %bitcast_ln27_2, i32 %top_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:28]   --->   Operation 66 'fmul' 'mul20_6' <Predicate = (!icmp_ln21)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.97>
ST_6 : Operation 67 [5/5] (2.97ns)   --->   "%top_2 = fsub i32 %mul_6, i32 %mul12_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:27]   --->   Operation 67 'fsub' 'top_2' <Predicate = (!icmp_ln21)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/4] (2.32ns)   --->   "%mul17_6 = fmul i32 %bitcast_ln27, i32 %right" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:28]   --->   Operation 68 'fmul' 'mul17_6' <Predicate = (!icmp_ln21)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/4] (2.32ns)   --->   "%mul20_6 = fmul i32 %bitcast_ln27_2, i32 %top_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:28]   --->   Operation 69 'fmul' 'mul20_6' <Predicate = (!icmp_ln21)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.97>
ST_7 : Operation 70 [4/5] (2.97ns)   --->   "%top_2 = fsub i32 %mul_6, i32 %mul12_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:27]   --->   Operation 70 'fsub' 'top_2' <Predicate = (!icmp_ln21)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [5/5] (2.97ns)   --->   "%bottom_2 = fadd i32 %mul17_6, i32 %mul20_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:28]   --->   Operation 71 'fadd' 'bottom_2' <Predicate = (!icmp_ln21)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.97>
ST_8 : Operation 72 [3/5] (2.97ns)   --->   "%top_2 = fsub i32 %mul_6, i32 %mul12_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:27]   --->   Operation 72 'fsub' 'top_2' <Predicate = (!icmp_ln21)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [4/5] (2.97ns)   --->   "%bottom_2 = fadd i32 %mul17_6, i32 %mul20_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:28]   --->   Operation 73 'fadd' 'bottom_2' <Predicate = (!icmp_ln21)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.97>
ST_9 : Operation 74 [2/5] (2.97ns)   --->   "%top_2 = fsub i32 %mul_6, i32 %mul12_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:27]   --->   Operation 74 'fsub' 'top_2' <Predicate = (!icmp_ln21)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 75 [3/5] (2.97ns)   --->   "%bottom_2 = fadd i32 %mul17_6, i32 %mul20_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:28]   --->   Operation 75 'fadd' 'bottom_2' <Predicate = (!icmp_ln21)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.36>
ST_10 : Operation 76 [1/5] (2.97ns)   --->   "%top_2 = fsub i32 %mul_6, i32 %mul12_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:27]   --->   Operation 76 'fsub' 'top_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 77 [2/5] (2.97ns)   --->   "%bottom_2 = fadd i32 %mul17_6, i32 %mul20_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:28]   --->   Operation 77 'fadd' 'bottom_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 78 [1/1] (0.38ns)   --->   "%store_ln21 = store i32 %top_2, i32 %top" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:21]   --->   Operation 78 'store' 'store_ln21' <Predicate = true> <Delay = 0.38>

State 11 <SV = 10> <Delay = 3.36>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:22]   --->   Operation 79 'specpipeline' 'specpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:14]   --->   Operation 80 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/5] (2.97ns)   --->   "%bottom_2 = fadd i32 %mul17_6, i32 %mul20_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:28]   --->   Operation 81 'fadd' 'bottom_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 82 [1/1] (0.38ns)   --->   "%store_ln21 = store i32 %bottom_2, i32 %bottom" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:21]   --->   Operation 82 'store' 'store_ln21' <Predicate = true> <Delay = 0.38>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.inc.6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp:21]   --->   Operation 83 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bottom_12_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ top_16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ internal_state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ coefficient]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ bottom_15_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ left_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
top                   (alloca           ) [ 011111111110]
bottom                (alloca           ) [ 011111111111]
j                     (alloca           ) [ 010000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
top_16_read           (read             ) [ 000000000000]
bottom_12_reload_read (read             ) [ 000000000000]
store_ln0             (store            ) [ 000000000000]
store_ln0             (store            ) [ 000000000000]
store_ln0             (store            ) [ 000000000000]
br_ln0                (br               ) [ 000000000000]
j_2                   (load             ) [ 000000000000]
icmp_ln21             (icmp             ) [ 011111111100]
empty                 (speclooptripcount) [ 000000000000]
br_ln21               (br               ) [ 000000000000]
zext_ln21             (zext             ) [ 000000000000]
internal_state_addr   (getelementptr    ) [ 001100000000]
trunc_ln27            (trunc            ) [ 000000000000]
shl_ln27_6            (bitconcatenate   ) [ 000000000000]
add_ln27              (add              ) [ 000000000000]
lshr_ln27_6           (partselect       ) [ 000000000000]
zext_ln27             (zext             ) [ 000000000000]
coefficient_addr      (getelementptr    ) [ 001000000000]
coefficient_addr_2    (getelementptr    ) [ 001000000000]
add_ln21              (add              ) [ 000000000000]
store_ln21            (store            ) [ 000000000000]
top_load_2            (load             ) [ 000111100000]
internal_state_load   (load             ) [ 000000000000]
right                 (bitcast          ) [ 000111100000]
coefficient_load      (load             ) [ 000000000000]
bitcast_ln27          (bitcast          ) [ 000111100000]
coefficient_load_2    (load             ) [ 000000000000]
bitcast_ln27_2        (bitcast          ) [ 000111100000]
bottom_load_2         (load             ) [ 000000000000]
bitcast_ln26          (bitcast          ) [ 000000000000]
store_ln26            (store            ) [ 000000000000]
mul_6                 (fmul             ) [ 010000111110]
mul12_6               (fmul             ) [ 010000111110]
mul17_6               (fmul             ) [ 011000011111]
mul20_6               (fmul             ) [ 011000011111]
top_2                 (fsub             ) [ 000000000000]
store_ln21            (store            ) [ 000000000000]
specpipeline_ln22     (specpipeline     ) [ 000000000000]
specloopname_ln14     (specloopname     ) [ 000000000000]
bottom_2              (fadd             ) [ 000000000000]
store_ln21            (store            ) [ 000000000000]
br_ln21               (br               ) [ 000000000000]
top_load              (load             ) [ 000000000000]
bottom_load           (load             ) [ 000000000000]
write_ln0             (write            ) [ 000000000000]
write_ln0             (write            ) [ 000000000000]
ret_ln0               (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bottom_12_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bottom_12_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="top_16">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_16"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="internal_state">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="internal_state"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="coefficient">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coefficient"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bottom_15_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bottom_15_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="left_6_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="left_6_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="top_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="top/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="bottom_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bottom/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="j_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="top_16_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="top_16_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="bottom_12_reload_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bottom_12_reload_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln0_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="32" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="write_ln0_write_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="0" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="0" index="2" bw="32" slack="0"/>
<pin id="91" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="internal_state_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="6" slack="0"/>
<pin id="98" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="internal_state_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="6" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="internal_state_load/1 store_ln26/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="coefficient_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="5" slack="0"/>
<pin id="111" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coefficient_addr/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="6" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="0"/>
<pin id="119" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="120" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="0"/>
<pin id="122" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coefficient_load/1 coefficient_load_2/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="coefficient_addr_2_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="6" slack="0"/>
<pin id="128" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coefficient_addr_2/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="0" index="1" bw="32" slack="1"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="top_2/6 bottom_2/7 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_6/2 mul17_6/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul12_6/2 mul20_6/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln0_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="6" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln0_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln0_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="j_2_load_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="6" slack="0"/>
<pin id="161" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln21_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="6" slack="0"/>
<pin id="164" dir="0" index="1" bw="6" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln21_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="6" slack="0"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="trunc_ln27_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="6" slack="0"/>
<pin id="176" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="shl_ln27_6_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="7" slack="0"/>
<pin id="180" dir="0" index="1" bw="5" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln27_6/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln27_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="0"/>
<pin id="188" dir="0" index="1" bw="3" slack="0"/>
<pin id="189" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="lshr_ln27_6_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="5" slack="0"/>
<pin id="194" dir="0" index="1" bw="7" slack="0"/>
<pin id="195" dir="0" index="2" bw="3" slack="0"/>
<pin id="196" dir="0" index="3" bw="4" slack="0"/>
<pin id="197" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln27_6/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln27_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="0"/>
<pin id="204" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln21_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln21_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="0"/>
<pin id="215" dir="0" index="1" bw="6" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="top_load_2_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_load_2/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="right_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="right/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="bitcast_ln27_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="bitcast_ln27_2_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_2/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="bottom_load_2_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="2"/>
<pin id="239" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bottom_load_2/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="bitcast_ln26_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln26/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln21_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="9"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/10 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln21_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="10"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/11 "/>
</bind>
</comp>

<comp id="255" class="1004" name="top_load_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_load/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="bottom_load_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bottom_load/2 "/>
</bind>
</comp>

<comp id="263" class="1005" name="top_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="top "/>
</bind>
</comp>

<comp id="271" class="1005" name="bottom_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="bottom "/>
</bind>
</comp>

<comp id="279" class="1005" name="j_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="6" slack="0"/>
<pin id="281" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="286" class="1005" name="icmp_ln21_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="290" class="1005" name="internal_state_addr_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="1"/>
<pin id="292" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="internal_state_addr "/>
</bind>
</comp>

<comp id="295" class="1005" name="coefficient_addr_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="6" slack="1"/>
<pin id="297" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="coefficient_addr "/>
</bind>
</comp>

<comp id="300" class="1005" name="coefficient_addr_2_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="6" slack="1"/>
<pin id="302" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="coefficient_addr_2 "/>
</bind>
</comp>

<comp id="305" class="1005" name="top_load_2_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="top_load_2 "/>
</bind>
</comp>

<comp id="311" class="1005" name="right_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="right "/>
</bind>
</comp>

<comp id="317" class="1005" name="bitcast_ln27_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27 "/>
</bind>
</comp>

<comp id="322" class="1005" name="bitcast_ln27_2_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln27_2 "/>
</bind>
</comp>

<comp id="327" class="1005" name="mul_6_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_6 "/>
</bind>
</comp>

<comp id="332" class="1005" name="mul12_6_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul12_6 "/>
</bind>
</comp>

<comp id="337" class="1005" name="mul17_6_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="1"/>
<pin id="339" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul17_6 "/>
</bind>
</comp>

<comp id="342" class="1005" name="mul20_6_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="1"/>
<pin id="344" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul20_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="24" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="24" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="54" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="54" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="34" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="34" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="123"><net_src comp="107" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="124" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="148"><net_src comp="26" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="74" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="68" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="166"><net_src comp="159" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="28" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="171"><net_src comp="159" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="177"><net_src comp="159" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="36" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="38" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="190"><net_src comp="178" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="40" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="42" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="186" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="200"><net_src comp="44" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="201"><net_src comp="46" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="205"><net_src comp="192" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="211"><net_src comp="159" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="26" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="207" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="218" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="225"><net_src comp="101" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="230"><net_src comp="114" pin="7"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="235"><net_src comp="114" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="243"><net_src comp="237" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="249"><net_src comp="132" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="132" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="255" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="262"><net_src comp="259" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="266"><net_src comp="56" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="269"><net_src comp="263" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="270"><net_src comp="263" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="274"><net_src comp="60" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="277"><net_src comp="271" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="278"><net_src comp="271" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="282"><net_src comp="64" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="285"><net_src comp="279" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="289"><net_src comp="162" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="94" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="298"><net_src comp="107" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="303"><net_src comp="124" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="308"><net_src comp="218" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="314"><net_src comp="222" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="320"><net_src comp="227" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="325"><net_src comp="232" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="330"><net_src comp="136" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="335"><net_src comp="140" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="340"><net_src comp="136" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="345"><net_src comp="140" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="132" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: internal_state | {3 }
	Port: coefficient | {}
	Port: bottom_15_out | {2 }
	Port: left_6_out | {2 }
 - Input state : 
	Port: latnrm_Pipeline_VITIS_LOOP_21_26 : bottom_12_reload | {1 }
	Port: latnrm_Pipeline_VITIS_LOOP_21_26 : top_16 | {1 }
	Port: latnrm_Pipeline_VITIS_LOOP_21_26 : internal_state | {1 2 }
	Port: latnrm_Pipeline_VITIS_LOOP_21_26 : coefficient | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_2 : 1
		icmp_ln21 : 2
		br_ln21 : 3
		zext_ln21 : 2
		internal_state_addr : 3
		internal_state_load : 4
		trunc_ln27 : 2
		shl_ln27_6 : 3
		add_ln27 : 4
		lshr_ln27_6 : 5
		zext_ln27 : 6
		coefficient_addr : 7
		coefficient_load : 8
		coefficient_addr_2 : 3
		coefficient_load_2 : 4
		add_ln21 : 2
		store_ln21 : 3
	State 2
		right : 1
		bitcast_ln27 : 1
		mul_6 : 2
		bitcast_ln27_2 : 1
		mul12_6 : 2
		write_ln0 : 1
		write_ln0 : 1
	State 3
		bitcast_ln26 : 1
		store_ln26 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		store_ln21 : 1
	State 11
		store_ln21 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|   fmul   |            grp_fu_136            |    3    |   143   |    78   |
|          |            grp_fu_140            |    3    |   143   |    78   |
|----------|----------------------------------|---------|---------|---------|
|   fadd   |            grp_fu_132            |    2    |   205   |   220   |
|----------|----------------------------------|---------|---------|---------|
|    add   |          add_ln27_fu_186         |    0    |    0    |    14   |
|          |          add_ln21_fu_207         |    0    |    0    |    13   |
|----------|----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln21_fu_162         |    0    |    0    |    10   |
|----------|----------------------------------|---------|---------|---------|
|   read   |      top_16_read_read_fu_68      |    0    |    0    |    0    |
|          | bottom_12_reload_read_read_fu_74 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |       write_ln0_write_fu_80      |    0    |    0    |    0    |
|          |       write_ln0_write_fu_87      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   zext   |         zext_ln21_fu_168         |    0    |    0    |    0    |
|          |         zext_ln27_fu_202         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln27_fu_174        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|         shl_ln27_6_fu_178        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|partselect|        lshr_ln27_6_fu_192        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    8    |   491   |   413   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   bitcast_ln27_2_reg_322  |   32   |
|    bitcast_ln27_reg_317   |   32   |
|       bottom_reg_271      |   32   |
| coefficient_addr_2_reg_300|    6   |
|  coefficient_addr_reg_295 |    6   |
|     icmp_ln21_reg_286     |    1   |
|internal_state_addr_reg_290|    6   |
|         j_reg_279         |    6   |
|      mul12_6_reg_332      |   32   |
|      mul17_6_reg_337      |   32   |
|      mul20_6_reg_342      |   32   |
|       mul_6_reg_327       |   32   |
|       right_reg_311       |   32   |
|     top_load_2_reg_305    |   32   |
|        top_reg_263        |   32   |
+---------------------------+--------+
|           Total           |   345  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_101 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_114 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_114 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_132    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_132    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_136    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_136    |  p1  |   3  |  32  |   96   ||    14   |
|     grp_fu_140    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_140    |  p1  |   3  |  32  |   96   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   472  || 3.54871 ||    91   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |   491  |   413  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   91   |
|  Register |    -   |    -   |   345  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    3   |   836  |   504  |
+-----------+--------+--------+--------+--------+
