<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver uartps v2_2: xuartps_hw.h File Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>xuartps_hw.h File Reference</h1><code>#include &quot;xil_types.h&quot;</code><br/>
<code>#include &quot;xil_assert.h&quot;</code><br/>
<code>#include &quot;xil_io.h&quot;</code><br/>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#accbd61357d77bf558cd812207fdcd57c">XUARTPS_HW_H</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a265d603a9978cd7629ea5ef465d38b94">XUARTPS_MEDEMSR_DCDX</a>&nbsp;&nbsp;&nbsp;XUARTPS_MODEMSR_DDCD</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#abf3b4f7a9c4a5d236853f26119c84820">XUARTPS_MEDEMSR_RIX</a>&nbsp;&nbsp;&nbsp;XUARTPS_MODEMSR_TERI</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a1ea7cbbf85cd2215007963355ec6d2b2">XUARTPS_MEDEMSR_DSRX</a>&nbsp;&nbsp;&nbsp;XUARTPS_MODEMSR_DDSR</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a5c95471105535328ac929eafd723fb17">XUARTPS_MEDEMSR_CTSX</a>&nbsp;&nbsp;&nbsp;XUARTPS_MODEMSR_DCTS</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a16be7534dc3d678f8abcfeb87e6a4f7e">XUartPs_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;Xil_In32((BaseAddress) + (RegOffset))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#ab541297d822b163193a2e47305987ab6">XUartPs_WriteReg</a>(BaseAddress, RegOffset, RegisterValue)&nbsp;&nbsp;&nbsp;Xil_Out32((BaseAddress) + (RegOffset), (RegisterValue))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#ac8b8f06d10cf178227ce88c140d78eb4">XUartPs_IsReceiveData</a>(BaseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#af1507e8d7b12983484a0ab5436a51970">XUartPs_IsTransmitFull</a>(BaseAddress)</td></tr>
<tr><td colspan="2"><div class="groupHeader">Register Map</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp092729737d14686054aa21531a3582c6"></a> Register offsets for the UART. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a90a3cb2c33dba6a5b888f7324d1c5135">XUARTPS_CR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#ad4932468a404b116c0e56b496b906716">XUARTPS_MR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a50985f0d8e60110fbbc63b1e100beb68">XUARTPS_IER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a7e39d2ae49038a4ce4087bbee2bfdab7">XUARTPS_IDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a0cfdb73d2795d7cc3b849fe1622fa029">XUARTPS_IMR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a7e96d23606d96a7d9816bc2ff777cbf8">XUARTPS_ISR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a77bb5a0dfa2f1e62cf75c0972e889e92">XUARTPS_BAUDGEN_OFFSET</a>&nbsp;&nbsp;&nbsp;0x18</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a3370f0abee2b4247e3c4aecda1fd63e7">XUARTPS_RXTOUT_OFFSET</a>&nbsp;&nbsp;&nbsp;0x1C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#abc29194aeedab160158a6d44c647224e">XUARTPS_RXWM_OFFSET</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a2a501f754853b4aa5aaa151a2b8f8bb7">XUARTPS_MODEMCR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a36a307fcdb77eba28c8029f92d4db1b9">XUARTPS_MODEMSR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x28</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a342083b04c2f9d589d7dcb1d40b329f6">XUARTPS_SR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x2C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a12e256a5c0dd76b4c3ce5952382a0400">XUARTPS_FIFO_OFFSET</a>&nbsp;&nbsp;&nbsp;0x30</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a18d29d65e26d6c7c192464dbf88aeb55">XUARTPS_BAUDDIV_OFFSET</a>&nbsp;&nbsp;&nbsp;0x34</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a7d02d59e19b92baf8fa69dc24833f8a2">XUARTPS_FLOWDEL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x38</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a3a498a8321302dae35403f698056058d">XUARTPS_TXWM_OFFSET</a>&nbsp;&nbsp;&nbsp;0x44</td></tr>
<tr><td colspan="2"><div class="groupHeader">Control Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp51793cbea2ebce2243b8f2115ce2db60"></a> The Control register (CR) controls the major functions of the device.</p>
<p>Control Register Bit Definition </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a997014ffed40da258769e496544cad9f">XUARTPS_CR_STOPBRK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#afb47359849b90befe1daa9b8b571cd41">XUARTPS_CR_STARTBRK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a3fbd9a70a2d90299418dd9b5a16b94d9">XUARTPS_CR_TORST</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a4831dbafe987c3286b022f3ab937bc9a">XUARTPS_CR_TX_DIS</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#af22f08ec08cbe06a53efbd44a43b8096">XUARTPS_CR_TX_EN</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#affa7bb80501ee66683ce853436190ea9">XUARTPS_CR_RX_DIS</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a31a05c9637d59b0631b43758a78d605e">XUARTPS_CR_RX_EN</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#ae297afa5ad30bb459ae92c6289bf24d3">XUARTPS_CR_EN_DIS_MASK</a>&nbsp;&nbsp;&nbsp;0x0000003C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a1859f5cbbdbf0a83eff49960ccc342e2">XUARTPS_CR_TXRST</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a659be76f18f938134bbe4e8c0e26159b">XUARTPS_CR_RXRST</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td colspan="2"><div class="groupHeader">Mode Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpb0cfdcf9f033fce3ac3cb2dd78fa482c"></a> The mode register (MR) defines the mode of transfer as well as the data format. If this register is modified during transmission or reception, data validity cannot be guaranteed.</p>
<p>Mode Register Bit Definition </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a36d6b2e37f0201d8e6ecb20ab4835d83">XUARTPS_MR_CCLK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#adbf78ca00f2906f2b1334c1daa9e8688">XUARTPS_MR_CHMODE_R_LOOP</a>&nbsp;&nbsp;&nbsp;0x00000300</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a0a3141d2830527a27bf715a0b286936e">XUARTPS_MR_CHMODE_L_LOOP</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a23f5cd17565cb514d2cb651a84b0bd71">XUARTPS_MR_CHMODE_ECHO</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#ab9c582f58d3628334fa95502f7532c81">XUARTPS_MR_CHMODE_NORM</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a5ed18906d4a19e7f047705902342e758">XUARTPS_MR_CHMODE_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a3097ef040f183de6a8ba8b4cedf64ccf">XUARTPS_MR_CHMODE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000300</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#ac84dacebc9843a8f520379faa06ba5ac">XUARTPS_MR_STOPMODE_2_BIT</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a1f97e278219f4c7e2dd04f586713539d">XUARTPS_MR_STOPMODE_1_5_BIT</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a3b4e88eab034a961b86ab592369fb766">XUARTPS_MR_STOPMODE_1_BIT</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a26f962080857bd73db4cd09de29d1140">XUARTPS_MR_STOPMODE_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#adc83d5b2b747a1d1eac63c5067cf0e88">XUARTPS_MR_STOPMODE_MASK</a>&nbsp;&nbsp;&nbsp;0x000000A0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a708588a4f5ec6e1b8728268dd0d6ba73">XUARTPS_MR_PARITY_NONE</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a6485b62e7ab5675f8875b04f934cce5a">XUARTPS_MR_PARITY_MARK</a>&nbsp;&nbsp;&nbsp;0x00000018</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a332257f88a1089025cfa6c721b268e53">XUARTPS_MR_PARITY_SPACE</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#ad1dbc37545c9dd9b402ebde975ce568f">XUARTPS_MR_PARITY_ODD</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a7321956b668fe79c2d2c399a203b7af3">XUARTPS_MR_PARITY_EVEN</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a81a8d9730a5ec55902869c011d07433e">XUARTPS_MR_PARITY_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a062f61f5b1d33404b4328d15a4010f5c">XUARTPS_MR_PARITY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000038</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a168dc3bf9cf1fe0d46a1bef522621d90">XUARTPS_MR_CHARLEN_6_BIT</a>&nbsp;&nbsp;&nbsp;0x00000006</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a5a506892b297daffb60aafead45870f5">XUARTPS_MR_CHARLEN_7_BIT</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a038e90de6132f4e00b64b0f34ff0dfa7">XUARTPS_MR_CHARLEN_8_BIT</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a486e6d26bf3570c2f14cdbae2c246648">XUARTPS_MR_CHARLEN_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#ae973a7d15eb3f582200a39f3a0444a66">XUARTPS_MR_CHARLEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000006</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#ac383c8056146a93a6113ce9a05501ffd">XUARTPS_MR_CLKSEL</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td colspan="2"><div class="groupHeader">Interrupt Registers</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpb7f2dfe000192c9354c2f2cd581ede41"></a> Interrupt control logic uses the interrupt enable register (IER) and the interrupt disable register (IDR) to set the value of the bits in the interrupt mask register (IMR). The IMR determines whether to pass an interrupt to the interrupt status register (ISR). Writing a 1 to IER Enbables an interrupt, writing a 1 to IDR disables an interrupt. IMR and ISR are read only, and IER and IDR are write only. Reading either IER or IDR returns 0x00.</p>
<p>All four registers have the same bit definitions. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#ace9c111cfb0362f6bb74d5893d3eccaf">XUARTPS_IXR_TOVR</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#affe1c724e8882759a6c4fdba948d6a2d">XUARTPS_IXR_TNFUL</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a0432c93dc768cb173d84cc67dd6bbedc">XUARTPS_IXR_TTRIG</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#adf1dabb7547f5b16748e8c6307cfc7a1">XUARTPS_IXR_DMS</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a7194f5e99a1a98178f6bf1462791aaac">XUARTPS_IXR_TOUT</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a2a11620ed0dd465adf0de24f6d7ad418">XUARTPS_IXR_PARITY</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#aa6048212fde48f7188efd90c83c4822d">XUARTPS_IXR_FRAMING</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#afd4a37077bddeeefcc39d58b4f08fb23">XUARTPS_IXR_OVER</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a9abc091be0a0e2cc18bbc540db6e513b">XUARTPS_IXR_TXFULL</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a9a4207349f3980046ba4ea9e4379007a">XUARTPS_IXR_TXEMPTY</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#ae374cc3c085d3cac795d95b657b03d5e">XUARTPS_IXR_RXFULL</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a541b132695e333571fd8c6b2eeaa23bd">XUARTPS_IXR_RXEMPTY</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#aad5de1c646049d7ced8841e316a34892">XUARTPS_IXR_RXOVR</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a73b78b2490f8a0aa402867987c765df0">XUARTPS_IXR_MASK</a>&nbsp;&nbsp;&nbsp;0x00001FFF</td></tr>
<tr><td colspan="2"><div class="groupHeader">Baud Rate Generator Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpcc47ee1e8ef02853ba8af385eb2c12c9"></a> The baud rate generator control register (BRGR) is a 16 bit register that controls the receiver bit sample clock and baud rate. Valid values are 1 - 65535.</p>
<p>Bit Sample Rate = CCLK / BRGR, where the CCLK is selected by the MR_CCLK bit in the MR register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a19279c6968bf5936d9af320ff2c3c404">XUARTPS_BAUDGEN_DISABLE</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a3140f225a4fafc91ca8f5cdafb35d84a">XUARTPS_BAUDGEN_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a0df74dbc1f99f853eac534c58465c67c">XUARTPS_BAUDGEN_RESET_VAL</a>&nbsp;&nbsp;&nbsp;0x0000028B</td></tr>
<tr><td colspan="2"><div class="groupHeader">Baud Divisor Rate register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpbbcf95817a17816189f8fd4d1b341f7c"></a> The baud rate divider register (BDIV) controls how much the bit sample rate is divided by. It sets the baud rate. Valid values are 0x04 to 0xFF. Writing a value less than 4 will be ignored.</p>
<p>Baud rate = CCLK / ((BAUDDIV + 1) x BRGR), where the CCLK is selected by the MR_CCLK bit in the MR register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a0994c9a85c14e41d593f7ced18d73325">XUARTPS_BAUDDIV_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#aae81b813494b51dffc97f265ccc8bc1b">XUARTPS_BAUDDIV_RESET_VAL</a>&nbsp;&nbsp;&nbsp;0x0000000F</td></tr>
<tr><td colspan="2"><div class="groupHeader">Receiver Timeout Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp16c459a763e79af8765d11904500ea61"></a> Use the receiver timeout register (RTR) to detect an idle condition on the receiver data line. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a9940f0728fcd584c7805eed12531539e">XUARTPS_RXTOUT_DISABLE</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a391ed6bbae78f486a638f48f539f7755">XUARTPS_RXTOUT_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>
<tr><td colspan="2"><div class="groupHeader">Receiver FIFO Trigger Level Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp5ce35e3b6e6b0693f1502919bfb101d1"></a> Use the Receiver FIFO Trigger Level Register (RTRIG) to set the value at which the RX FIFO triggers an interrupt event. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a31cf74ecfe8e69ba47c040de1a756417">XUARTPS_RXWM_DISABLE</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a0b1b76b99179a02db9e22d6c290765fd">XUARTPS_RXWM_MASK</a>&nbsp;&nbsp;&nbsp;0x0000003F</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#abf1d0d57b5ac837fc55dd128383dcafa">XUARTPS_RXWM_RESET_VAL</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td colspan="2"><div class="groupHeader">Transmit FIFO Trigger Level Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp7416de9b2f8d7791c616154303e4210a"></a> Use the Transmit FIFO Trigger Level Register (TTRIG) to set the value at which the TX FIFO triggers an interrupt event. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a349330dc3cda8326ec19ca411eb08545">XUARTPS_TXWM_MASK</a>&nbsp;&nbsp;&nbsp;0x0000003F</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#acd020d8ceafb59c1deffa8ad5b2f859e">XUARTPS_TXWM_RESET_VAL</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td colspan="2"><div class="groupHeader">Modem Control Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp2796b67f3c24ee786ea09162dd7b98e6"></a> This register (MODEMCR) controls the interface with the modem or data set, or a peripheral device emulating a modem. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a664e6b91e03cbb02d76d61b830606746">XUARTPS_MODEMCR_FCM</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#ae46d78a9b6d4f781341d046bc8647fb1">XUARTPS_MODEMCR_RTS</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#ae32a046cc6b0c46a603b8c30a48312ad">XUARTPS_MODEMCR_DTR</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td colspan="2"><div class="groupHeader">Modem Status Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp52ea33da2d280dcd840916142c49455d"></a> This register (MODEMSR) indicates the current state of the control lines from a modem, or another peripheral device, to the CPU. In addition, four bits of the modem status register provide change information. These bits are set to a logic 1 whenever a control input from the modem changes state.</p>
<p>Note: Whenever the DCTS, DDSR, TERI, or DDCD bit is set to logic 1, a modem status interrupt is generated and this is reflected in the modem status register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a463d850e21bba14919f9b50dcd20e2a6">XUARTPS_MODEMSR_FCMS</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a95f1f46aa5d8066f272566450016c048">XUARTPS_MODEMSR_DCD</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a98d227162a5e307a8e0f1df5c3055e68">XUARTPS_MODEMSR_RI</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a628d3070bb4cbbef3614c0dee9cb52f4">XUARTPS_MODEMSR_DSR</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a89fcadc66f14e3e74211f140205acbfa">XUARTPS_MODEMSR_CTS</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a9d0628da915d6e0ec3d9c3aa0f99a6e8">XUARTPS_MODEMSR_DDCD</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a436c976255badb632aca558faac74a5c">XUARTPS_MODEMSR_TERI</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a045cf2ea99ad7e3761cdd44ba234ce07">XUARTPS_MODEMSR_DDSR</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#abefff2fb8865b052a2452c8dfa29beec">XUARTPS_MODEMSR_DCTS</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td colspan="2"><div class="groupHeader">Channel Status Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp115c1711a08638bdf99d26f19a84d671"></a> The channel status register (CSR) is provided to enable the control logic to monitor the status of bits in the channel interrupt status register, even if these are masked out by the interrupt mask register. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#ad4c950d463146caef09d4ef0dd168fc1">XUARTPS_SR_TNFUL</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a111b277a26cb61628b2b5a1395e6e5de">XUARTPS_SR_TTRIG</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#ac592e66801976640af2e3e08b7259d08">XUARTPS_SR_FLOWDEL</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a5032d2efd70379e4c525816c0f75c724">XUARTPS_SR_TACTIVE</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a85bccd08f2770a3f7795db3bfa5dac13">XUARTPS_SR_RACTIVE</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#ab07f6386d86c949d1e7192d33f43c6a4">XUARTPS_SR_DMS</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a1a4d93e1d5ee7f6a45cac444d284c734">XUARTPS_SR_TOUT</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#af598c3de1163cde1504482063dd2426c">XUARTPS_SR_PARITY</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#af129c35442c59920fc4bc8b350701a69">XUARTPS_SR_FRAME</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a3911880cc1340aeafacc90a180fbd6bf">XUARTPS_SR_OVER</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a1fe57953aa624e5c7a1c8e20799dc012">XUARTPS_SR_TXFULL</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a4eb9c1b9ceaf7aecb36d43c983edbe95">XUARTPS_SR_TXEMPTY</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a1871fba85971f549aff226215f9936a5">XUARTPS_SR_RXFULL</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#ad604ae6739b459eb76fd3515d3d4f249">XUARTPS_SR_RXEMPTY</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a954d4d3a50798651fff9701809b20130">XUARTPS_SR_RXOVR</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td colspan="2"><div class="groupHeader">Flow Delay Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp0e7c6822e790681d528d1f92e684efb8"></a> Operation of the flow delay register (FLOWDEL) is very similar to the receive FIFO trigger register. An internal trigger signal activates when the FIFO is filled to the level set by this register. This trigger will not cause an interrupt, although it can be read through the channel status register. In hardware flow control mode, RTS is deactivated when the trigger becomes active. RTS only resets when the FIFO level is four less than the level of the flow delay trigger and the flow delay trigger is not activated. A value less than 4 disables the flow delay. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a6b7df91642929dda91d4098ed126134c">XUARTPS_FLOWDEL_MASK</a>&nbsp;&nbsp;&nbsp;XUARTPS_RXWM_MASK</td></tr>
<tr><td colspan="2"><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a4bae0ee4df836a8c3e7748c9ae28ebee">XUartPs_SendByte</a> (u32 BaseAddress, u8 Data)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a60240486c69f6167ab13194ced5e8bb7">XUartPs_RecvByte</a> (u32 BaseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartps__hw_8h.html#a157cf5966738452bc13639746f4b8d97">XUartPs_ResetHw</a> (u32 BaseAddress)</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>This header file contains the hardware interface of an <a class="el" href="struct_x_uart_ps.html">XUartPs</a> device.</p>
<pre>
 MODIFICATION HISTORY:</pre><pre> Ver   Who    Date	Changes
 ----- ------ -------- ----------------------------------------------
 1.00	drg/jz 01/12/10 First Release
 1.03a sg     09/04/12 Added defines for XUARTPS_IXR_TOVR,  XUARTPS_IXR_TNFUL
			and XUARTPS_IXR_TTRIG.
			Modified the names of these defines
			XUARTPS_MEDEMSR_DCDX to XUARTPS_MODEMSR_DDCD
			XUARTPS_MEDEMSR_RIX to XUARTPS_MODEMSR_TERI
			XUARTPS_MEDEMSR_DSRX to XUARTPS_MODEMSR_DDSR
			XUARTPS_MEDEMSR_CTSX to XUARTPS_MODEMSR_DCTS
 1.05a hk     08/22/13 Added prototype for uart reset and related
			constant definitions.</pre><pre> </pre> <hr/><h2>Define Documentation</h2>
<a class="anchor" id="a0994c9a85c14e41d593f7ced18d73325"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_BAUDDIV_MASK" ref="a0994c9a85c14e41d593f7ced18d73325" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_BAUDDIV_MASK&nbsp;&nbsp;&nbsp;0x000000FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>8 bit baud divider mask </p>

</div>
</div>
<a class="anchor" id="a18d29d65e26d6c7c192464dbf88aeb55"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_BAUDDIV_OFFSET" ref="a18d29d65e26d6c7c192464dbf88aeb55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_BAUDDIV_OFFSET&nbsp;&nbsp;&nbsp;0x34</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Baud Rate Divider [7:0] </p>

</div>
</div>
<a class="anchor" id="aae81b813494b51dffc97f265ccc8bc1b"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_BAUDDIV_RESET_VAL" ref="aae81b813494b51dffc97f265ccc8bc1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_BAUDDIV_RESET_VAL&nbsp;&nbsp;&nbsp;0x0000000F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reset value </p>

</div>
</div>
<a class="anchor" id="a19279c6968bf5936d9af320ff2c3c404"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_BAUDGEN_DISABLE" ref="a19279c6968bf5936d9af320ff2c3c404" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_BAUDGEN_DISABLE&nbsp;&nbsp;&nbsp;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Disable clock </p>

</div>
</div>
<a class="anchor" id="a3140f225a4fafc91ca8f5cdafb35d84a"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_BAUDGEN_MASK" ref="a3140f225a4fafc91ca8f5cdafb35d84a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_BAUDGEN_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Valid bits mask </p>

</div>
</div>
<a class="anchor" id="a77bb5a0dfa2f1e62cf75c0972e889e92"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_BAUDGEN_OFFSET" ref="a77bb5a0dfa2f1e62cf75c0972e889e92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_BAUDGEN_OFFSET&nbsp;&nbsp;&nbsp;0x18</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Baud Rate Generator [15:0] </p>

</div>
</div>
<a class="anchor" id="a0df74dbc1f99f853eac534c58465c67c"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_BAUDGEN_RESET_VAL" ref="a0df74dbc1f99f853eac534c58465c67c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_BAUDGEN_RESET_VAL&nbsp;&nbsp;&nbsp;0x0000028B</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reset value </p>

</div>
</div>
<a class="anchor" id="ae297afa5ad30bb459ae92c6289bf24d3"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_CR_EN_DIS_MASK" ref="ae297afa5ad30bb459ae92c6289bf24d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_CR_EN_DIS_MASK&nbsp;&nbsp;&nbsp;0x0000003C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enable/disable Mask </p>

</div>
</div>
<a class="anchor" id="a90a3cb2c33dba6a5b888f7324d1c5135"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_CR_OFFSET" ref="a90a3cb2c33dba6a5b888f7324d1c5135" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_CR_OFFSET&nbsp;&nbsp;&nbsp;0x00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Control Register [8:0] </p>

</div>
</div>
<a class="anchor" id="affa7bb80501ee66683ce853436190ea9"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_CR_RX_DIS" ref="affa7bb80501ee66683ce853436190ea9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_CR_RX_DIS&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RX disabled. </p>

</div>
</div>
<a class="anchor" id="a31a05c9637d59b0631b43758a78d605e"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_CR_RX_EN" ref="a31a05c9637d59b0631b43758a78d605e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_CR_RX_EN&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RX enabled </p>

</div>
</div>
<a class="anchor" id="a659be76f18f938134bbe4e8c0e26159b"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_CR_RXRST" ref="a659be76f18f938134bbe4e8c0e26159b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_CR_RXRST&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RX logic reset </p>

</div>
</div>
<a class="anchor" id="afb47359849b90befe1daa9b8b571cd41"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_CR_STARTBRK" ref="afb47359849b90befe1daa9b8b571cd41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_CR_STARTBRK&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set break </p>

</div>
</div>
<a class="anchor" id="a997014ffed40da258769e496544cad9f"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_CR_STOPBRK" ref="a997014ffed40da258769e496544cad9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_CR_STOPBRK&nbsp;&nbsp;&nbsp;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Stop transmission of break </p>

</div>
</div>
<a class="anchor" id="a3fbd9a70a2d90299418dd9b5a16b94d9"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_CR_TORST" ref="a3fbd9a70a2d90299418dd9b5a16b94d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_CR_TORST&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RX timeout counter restart </p>

</div>
</div>
<a class="anchor" id="a4831dbafe987c3286b022f3ab937bc9a"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_CR_TX_DIS" ref="a4831dbafe987c3286b022f3ab937bc9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_CR_TX_DIS&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TX disabled. </p>

</div>
</div>
<a class="anchor" id="af22f08ec08cbe06a53efbd44a43b8096"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_CR_TX_EN" ref="af22f08ec08cbe06a53efbd44a43b8096" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_CR_TX_EN&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TX enabled </p>

</div>
</div>
<a class="anchor" id="a1859f5cbbdbf0a83eff49960ccc342e2"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_CR_TXRST" ref="a1859f5cbbdbf0a83eff49960ccc342e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_CR_TXRST&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TX logic reset </p>

</div>
</div>
<a class="anchor" id="a12e256a5c0dd76b4c3ce5952382a0400"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_FIFO_OFFSET" ref="a12e256a5c0dd76b4c3ce5952382a0400" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_FIFO_OFFSET&nbsp;&nbsp;&nbsp;0x30</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FIFO [7:0] </p>

</div>
</div>
<a class="anchor" id="a6b7df91642929dda91d4098ed126134c"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_FLOWDEL_MASK" ref="a6b7df91642929dda91d4098ed126134c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_FLOWDEL_MASK&nbsp;&nbsp;&nbsp;XUARTPS_RXWM_MASK</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Valid bit mask </p>

</div>
</div>
<a class="anchor" id="a7d02d59e19b92baf8fa69dc24833f8a2"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_FLOWDEL_OFFSET" ref="a7d02d59e19b92baf8fa69dc24833f8a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_FLOWDEL_OFFSET&nbsp;&nbsp;&nbsp;0x38</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Flow Delay [5:0] </p>

</div>
</div>
<a class="anchor" id="accbd61357d77bf558cd812207fdcd57c"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_HW_H" ref="accbd61357d77bf558cd812207fdcd57c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_HW_H</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7e39d2ae49038a4ce4087bbee2bfdab7"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_IDR_OFFSET" ref="a7e39d2ae49038a4ce4087bbee2bfdab7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_IDR_OFFSET&nbsp;&nbsp;&nbsp;0x0C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Disable [12:0] </p>

</div>
</div>
<a class="anchor" id="a50985f0d8e60110fbbc63b1e100beb68"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_IER_OFFSET" ref="a50985f0d8e60110fbbc63b1e100beb68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_IER_OFFSET&nbsp;&nbsp;&nbsp;0x08</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Enable [12:0] </p>

</div>
</div>
<a class="anchor" id="a0cfdb73d2795d7cc3b849fe1622fa029"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_IMR_OFFSET" ref="a0cfdb73d2795d7cc3b849fe1622fa029" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_IMR_OFFSET&nbsp;&nbsp;&nbsp;0x10</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Mask [12:0] </p>

</div>
</div>
<a class="anchor" id="a7e96d23606d96a7d9816bc2ff777cbf8"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_ISR_OFFSET" ref="a7e96d23606d96a7d9816bc2ff777cbf8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_ISR_OFFSET&nbsp;&nbsp;&nbsp;0x14</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Status [12:0] </p>

</div>
</div>
<a class="anchor" id="ac8b8f06d10cf178227ce88c140d78eb4"></a><!-- doxytag: member="xuartps_hw.h::XUartPs_IsReceiveData" ref="ac8b8f06d10cf178227ce88c140d78eb4" args="(BaseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUartPs_IsReceiveData</td>
          <td>(</td>
          <td class="paramtype">BaseAddress&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">!((Xil_In32((BaseAddress) + <a class="code" href="xuartps__hw_8h.html#a342083b04c2f9d589d7dcb1d40b329f6">XUARTPS_SR_OFFSET</a>) &amp;        \
        <a class="code" href="xuartps__hw_8h.html#ad604ae6739b459eb76fd3515d3d4f249">XUARTPS_SR_RXEMPTY</a>) == <a class="code" href="xuartps__hw_8h.html#ad604ae6739b459eb76fd3515d3d4f249">XUARTPS_SR_RXEMPTY</a>)
</pre></div><p>Determine if there is receive data in the receiver and/or FIFO.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE if there is receive data, FALSE otherwise.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: u32 <a class="el" href="xuartps__hw_8h.html#ac8b8f06d10cf178227ce88c140d78eb4">XUartPs_IsReceiveData(u32 BaseAddress)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="af1507e8d7b12983484a0ab5436a51970"></a><!-- doxytag: member="xuartps_hw.h::XUartPs_IsTransmitFull" ref="af1507e8d7b12983484a0ab5436a51970" args="(BaseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUartPs_IsTransmitFull</td>
          <td>(</td>
          <td class="paramtype">BaseAddress&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">((Xil_In32((BaseAddress) + <a class="code" href="xuartps__hw_8h.html#a342083b04c2f9d589d7dcb1d40b329f6">XUARTPS_SR_OFFSET</a>) &amp;         \
         <a class="code" href="xuartps__hw_8h.html#a1fe57953aa624e5c7a1c8e20799dc012">XUARTPS_SR_TXFULL</a>) == <a class="code" href="xuartps__hw_8h.html#a1fe57953aa624e5c7a1c8e20799dc012">XUARTPS_SR_TXFULL</a>)
</pre></div><p>Determine if a byte of data can be sent with the transmitter.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE if the TX FIFO is full, FALSE if a byte can be put in the FIFO.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: u32 <a class="el" href="xuartps__hw_8h.html#af1507e8d7b12983484a0ab5436a51970">XUartPs_IsTransmitFull(u32 BaseAddress)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="adf1dabb7547f5b16748e8c6307cfc7a1"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_IXR_DMS" ref="adf1dabb7547f5b16748e8c6307cfc7a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_IXR_DMS&nbsp;&nbsp;&nbsp;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Modem status change interrupt </p>

</div>
</div>
<a class="anchor" id="aa6048212fde48f7188efd90c83c4822d"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_IXR_FRAMING" ref="aa6048212fde48f7188efd90c83c4822d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_IXR_FRAMING&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Framing error interrupt </p>

</div>
</div>
<a class="anchor" id="a73b78b2490f8a0aa402867987c765df0"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_IXR_MASK" ref="a73b78b2490f8a0aa402867987c765df0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_IXR_MASK&nbsp;&nbsp;&nbsp;0x00001FFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Valid bit mask </p>

</div>
</div>
<a class="anchor" id="afd4a37077bddeeefcc39d58b4f08fb23"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_IXR_OVER" ref="afd4a37077bddeeefcc39d58b4f08fb23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_IXR_OVER&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Overrun error interrupt </p>

</div>
</div>
<a class="anchor" id="a2a11620ed0dd465adf0de24f6d7ad418"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_IXR_PARITY" ref="a2a11620ed0dd465adf0de24f6d7ad418" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_IXR_PARITY&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Parity error interrupt </p>

</div>
</div>
<a class="anchor" id="a541b132695e333571fd8c6b2eeaa23bd"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_IXR_RXEMPTY" ref="a541b132695e333571fd8c6b2eeaa23bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_IXR_RXEMPTY&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RX FIFO empty interrupt. </p>

</div>
</div>
<a class="anchor" id="ae374cc3c085d3cac795d95b657b03d5e"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_IXR_RXFULL" ref="ae374cc3c085d3cac795d95b657b03d5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_IXR_RXFULL&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RX FIFO full interrupt. </p>

</div>
</div>
<a class="anchor" id="aad5de1c646049d7ced8841e316a34892"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_IXR_RXOVR" ref="aad5de1c646049d7ced8841e316a34892" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_IXR_RXOVR&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RX FIFO trigger interrupt. </p>

</div>
</div>
<a class="anchor" id="affe1c724e8882759a6c4fdba948d6a2d"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_IXR_TNFUL" ref="affe1c724e8882759a6c4fdba948d6a2d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_IXR_TNFUL&nbsp;&nbsp;&nbsp;0x00000800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx FIFO Nearly Full interrupt </p>

</div>
</div>
<a class="anchor" id="a7194f5e99a1a98178f6bf1462791aaac"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_IXR_TOUT" ref="a7194f5e99a1a98178f6bf1462791aaac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_IXR_TOUT&nbsp;&nbsp;&nbsp;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timeout error interrupt </p>

</div>
</div>
<a class="anchor" id="ace9c111cfb0362f6bb74d5893d3eccaf"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_IXR_TOVR" ref="ace9c111cfb0362f6bb74d5893d3eccaf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_IXR_TOVR&nbsp;&nbsp;&nbsp;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx FIFO Overflow interrupt </p>

</div>
</div>
<a class="anchor" id="a0432c93dc768cb173d84cc67dd6bbedc"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_IXR_TTRIG" ref="a0432c93dc768cb173d84cc67dd6bbedc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_IXR_TTRIG&nbsp;&nbsp;&nbsp;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx Trig interrupt </p>

</div>
</div>
<a class="anchor" id="a9a4207349f3980046ba4ea9e4379007a"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_IXR_TXEMPTY" ref="a9a4207349f3980046ba4ea9e4379007a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_IXR_TXEMPTY&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TX FIFO empty interrupt. </p>

</div>
</div>
<a class="anchor" id="a9abc091be0a0e2cc18bbc540db6e513b"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_IXR_TXFULL" ref="a9abc091be0a0e2cc18bbc540db6e513b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_IXR_TXFULL&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TX FIFO full interrupt. </p>

</div>
</div>
<a class="anchor" id="a5c95471105535328ac929eafd723fb17"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MEDEMSR_CTSX" ref="a5c95471105535328ac929eafd723fb17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MEDEMSR_CTSX&nbsp;&nbsp;&nbsp;XUARTPS_MODEMSR_DCTS</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a265d603a9978cd7629ea5ef465d38b94"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MEDEMSR_DCDX" ref="a265d603a9978cd7629ea5ef465d38b94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MEDEMSR_DCDX&nbsp;&nbsp;&nbsp;XUARTPS_MODEMSR_DDCD</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1ea7cbbf85cd2215007963355ec6d2b2"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MEDEMSR_DSRX" ref="a1ea7cbbf85cd2215007963355ec6d2b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MEDEMSR_DSRX&nbsp;&nbsp;&nbsp;XUARTPS_MODEMSR_DDSR</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abf3b4f7a9c4a5d236853f26119c84820"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MEDEMSR_RIX" ref="abf3b4f7a9c4a5d236853f26119c84820" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MEDEMSR_RIX&nbsp;&nbsp;&nbsp;XUARTPS_MODEMSR_TERI</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae32a046cc6b0c46a603b8c30a48312ad"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MODEMCR_DTR" ref="ae32a046cc6b0c46a603b8c30a48312ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MODEMCR_DTR&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data terminal ready </p>

</div>
</div>
<a class="anchor" id="a664e6b91e03cbb02d76d61b830606746"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MODEMCR_FCM" ref="a664e6b91e03cbb02d76d61b830606746" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MODEMCR_FCM&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Flow control mode </p>

</div>
</div>
<a class="anchor" id="a2a501f754853b4aa5aaa151a2b8f8bb7"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MODEMCR_OFFSET" ref="a2a501f754853b4aa5aaa151a2b8f8bb7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MODEMCR_OFFSET&nbsp;&nbsp;&nbsp;0x24</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Modem Control [5:0] </p>

</div>
</div>
<a class="anchor" id="ae46d78a9b6d4f781341d046bc8647fb1"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MODEMCR_RTS" ref="ae46d78a9b6d4f781341d046bc8647fb1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MODEMCR_RTS&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Request to send </p>

</div>
</div>
<a class="anchor" id="a89fcadc66f14e3e74211f140205acbfa"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MODEMSR_CTS" ref="a89fcadc66f14e3e74211f140205acbfa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MODEMSR_CTS&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Complement of CTS input </p>

</div>
</div>
<a class="anchor" id="a95f1f46aa5d8066f272566450016c048"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MODEMSR_DCD" ref="a95f1f46aa5d8066f272566450016c048" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MODEMSR_DCD&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Complement of DCD input </p>

</div>
</div>
<a class="anchor" id="abefff2fb8865b052a2452c8dfa29beec"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MODEMSR_DCTS" ref="abefff2fb8865b052a2452c8dfa29beec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MODEMSR_DCTS&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Change of CTS </p>

</div>
</div>
<a class="anchor" id="a9d0628da915d6e0ec3d9c3aa0f99a6e8"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MODEMSR_DDCD" ref="a9d0628da915d6e0ec3d9c3aa0f99a6e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MODEMSR_DDCD&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Delta DCD indicator </p>

</div>
</div>
<a class="anchor" id="a045cf2ea99ad7e3761cdd44ba234ce07"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MODEMSR_DDSR" ref="a045cf2ea99ad7e3761cdd44ba234ce07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MODEMSR_DDSR&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Change of DSR </p>

</div>
</div>
<a class="anchor" id="a628d3070bb4cbbef3614c0dee9cb52f4"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MODEMSR_DSR" ref="a628d3070bb4cbbef3614c0dee9cb52f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MODEMSR_DSR&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Complement of DSR input </p>

</div>
</div>
<a class="anchor" id="a463d850e21bba14919f9b50dcd20e2a6"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MODEMSR_FCMS" ref="a463d850e21bba14919f9b50dcd20e2a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MODEMSR_FCMS&nbsp;&nbsp;&nbsp;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Flow control mode (FCMS) </p>

</div>
</div>
<a class="anchor" id="a36a307fcdb77eba28c8029f92d4db1b9"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MODEMSR_OFFSET" ref="a36a307fcdb77eba28c8029f92d4db1b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MODEMSR_OFFSET&nbsp;&nbsp;&nbsp;0x28</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Modem Status [8:0] </p>

</div>
</div>
<a class="anchor" id="a98d227162a5e307a8e0f1df5c3055e68"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MODEMSR_RI" ref="a98d227162a5e307a8e0f1df5c3055e68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MODEMSR_RI&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Complement of RI input </p>

</div>
</div>
<a class="anchor" id="a436c976255badb632aca558faac74a5c"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MODEMSR_TERI" ref="a436c976255badb632aca558faac74a5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MODEMSR_TERI&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Trailing Edge Ring Indicator </p>

</div>
</div>
<a class="anchor" id="a36d6b2e37f0201d8e6ecb20ab4835d83"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_CCLK" ref="a36d6b2e37f0201d8e6ecb20ab4835d83" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MR_CCLK&nbsp;&nbsp;&nbsp;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Input clock selection </p>

</div>
</div>
<a class="anchor" id="a168dc3bf9cf1fe0d46a1bef522621d90"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_CHARLEN_6_BIT" ref="a168dc3bf9cf1fe0d46a1bef522621d90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MR_CHARLEN_6_BIT&nbsp;&nbsp;&nbsp;0x00000006</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>6 bits data </p>

</div>
</div>
<a class="anchor" id="a5a506892b297daffb60aafead45870f5"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_CHARLEN_7_BIT" ref="a5a506892b297daffb60aafead45870f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MR_CHARLEN_7_BIT&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>7 bits data </p>

</div>
</div>
<a class="anchor" id="a038e90de6132f4e00b64b0f34ff0dfa7"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_CHARLEN_8_BIT" ref="a038e90de6132f4e00b64b0f34ff0dfa7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MR_CHARLEN_8_BIT&nbsp;&nbsp;&nbsp;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>8 bits data </p>

</div>
</div>
<a class="anchor" id="ae973a7d15eb3f582200a39f3a0444a66"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_CHARLEN_MASK" ref="ae973a7d15eb3f582200a39f3a0444a66" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MR_CHARLEN_MASK&nbsp;&nbsp;&nbsp;0x00000006</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data length mask </p>

</div>
</div>
<a class="anchor" id="a486e6d26bf3570c2f14cdbae2c246648"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_CHARLEN_SHIFT" ref="a486e6d26bf3570c2f14cdbae2c246648" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MR_CHARLEN_SHIFT&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Length shift </p>

</div>
</div>
<a class="anchor" id="a23f5cd17565cb514d2cb651a84b0bd71"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_CHMODE_ECHO" ref="a23f5cd17565cb514d2cb651a84b0bd71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MR_CHMODE_ECHO&nbsp;&nbsp;&nbsp;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Auto echo mode </p>

</div>
</div>
<a class="anchor" id="a0a3141d2830527a27bf715a0b286936e"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_CHMODE_L_LOOP" ref="a0a3141d2830527a27bf715a0b286936e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MR_CHMODE_L_LOOP&nbsp;&nbsp;&nbsp;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Local loopback mode </p>

</div>
</div>
<a class="anchor" id="a3097ef040f183de6a8ba8b4cedf64ccf"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_CHMODE_MASK" ref="a3097ef040f183de6a8ba8b4cedf64ccf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MR_CHMODE_MASK&nbsp;&nbsp;&nbsp;0x00000300</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mode mask </p>

</div>
</div>
<a class="anchor" id="ab9c582f58d3628334fa95502f7532c81"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_CHMODE_NORM" ref="ab9c582f58d3628334fa95502f7532c81" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MR_CHMODE_NORM&nbsp;&nbsp;&nbsp;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Normal mode </p>

</div>
</div>
<a class="anchor" id="adbf78ca00f2906f2b1334c1daa9e8688"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_CHMODE_R_LOOP" ref="adbf78ca00f2906f2b1334c1daa9e8688" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MR_CHMODE_R_LOOP&nbsp;&nbsp;&nbsp;0x00000300</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Remote loopback mode </p>

</div>
</div>
<a class="anchor" id="a5ed18906d4a19e7f047705902342e758"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_CHMODE_SHIFT" ref="a5ed18906d4a19e7f047705902342e758" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MR_CHMODE_SHIFT&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mode shift </p>

</div>
</div>
<a class="anchor" id="ac383c8056146a93a6113ce9a05501ffd"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_CLKSEL" ref="ac383c8056146a93a6113ce9a05501ffd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MR_CLKSEL&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Input clock selection </p>

</div>
</div>
<a class="anchor" id="ad4932468a404b116c0e56b496b906716"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_OFFSET" ref="ad4932468a404b116c0e56b496b906716" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MR_OFFSET&nbsp;&nbsp;&nbsp;0x04</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mode Register [9:0] </p>

</div>
</div>
<a class="anchor" id="a7321956b668fe79c2d2c399a203b7af3"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_PARITY_EVEN" ref="a7321956b668fe79c2d2c399a203b7af3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MR_PARITY_EVEN&nbsp;&nbsp;&nbsp;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Even parity mode </p>

</div>
</div>
<a class="anchor" id="a6485b62e7ab5675f8875b04f934cce5a"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_PARITY_MARK" ref="a6485b62e7ab5675f8875b04f934cce5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MR_PARITY_MARK&nbsp;&nbsp;&nbsp;0x00000018</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mark parity mode </p>

</div>
</div>
<a class="anchor" id="a062f61f5b1d33404b4328d15a4010f5c"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_PARITY_MASK" ref="a062f61f5b1d33404b4328d15a4010f5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MR_PARITY_MASK&nbsp;&nbsp;&nbsp;0x00000038</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Parity mask </p>

</div>
</div>
<a class="anchor" id="a708588a4f5ec6e1b8728268dd0d6ba73"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_PARITY_NONE" ref="a708588a4f5ec6e1b8728268dd0d6ba73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MR_PARITY_NONE&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>No parity mode </p>

</div>
</div>
<a class="anchor" id="ad1dbc37545c9dd9b402ebde975ce568f"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_PARITY_ODD" ref="ad1dbc37545c9dd9b402ebde975ce568f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MR_PARITY_ODD&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Odd parity mode </p>

</div>
</div>
<a class="anchor" id="a81a8d9730a5ec55902869c011d07433e"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_PARITY_SHIFT" ref="a81a8d9730a5ec55902869c011d07433e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MR_PARITY_SHIFT&nbsp;&nbsp;&nbsp;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Parity setting shift </p>

</div>
</div>
<a class="anchor" id="a332257f88a1089025cfa6c721b268e53"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_PARITY_SPACE" ref="a332257f88a1089025cfa6c721b268e53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MR_PARITY_SPACE&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Space parity mode </p>

</div>
</div>
<a class="anchor" id="a1f97e278219f4c7e2dd04f586713539d"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_STOPMODE_1_5_BIT" ref="a1f97e278219f4c7e2dd04f586713539d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MR_STOPMODE_1_5_BIT&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>1.5 stop bits </p>

</div>
</div>
<a class="anchor" id="a3b4e88eab034a961b86ab592369fb766"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_STOPMODE_1_BIT" ref="a3b4e88eab034a961b86ab592369fb766" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MR_STOPMODE_1_BIT&nbsp;&nbsp;&nbsp;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>1 stop bit </p>

</div>
</div>
<a class="anchor" id="ac84dacebc9843a8f520379faa06ba5ac"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_STOPMODE_2_BIT" ref="ac84dacebc9843a8f520379faa06ba5ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MR_STOPMODE_2_BIT&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>2 stop bits </p>

</div>
</div>
<a class="anchor" id="adc83d5b2b747a1d1eac63c5067cf0e88"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_STOPMODE_MASK" ref="adc83d5b2b747a1d1eac63c5067cf0e88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MR_STOPMODE_MASK&nbsp;&nbsp;&nbsp;0x000000A0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Stop bits mask </p>

</div>
</div>
<a class="anchor" id="a26f962080857bd73db4cd09de29d1140"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_MR_STOPMODE_SHIFT" ref="a26f962080857bd73db4cd09de29d1140" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_MR_STOPMODE_SHIFT&nbsp;&nbsp;&nbsp;6</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Stop bits shift </p>

</div>
</div>
<a class="anchor" id="a16be7534dc3d678f8abcfeb87e6a4f7e"></a><!-- doxytag: member="xuartps_hw.h::XUartPs_ReadReg" ref="a16be7534dc3d678f8abcfeb87e6a4f7e" args="(BaseAddress, RegOffset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUartPs_ReadReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;Xil_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read a UART register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>contains the offset from the base address of the device.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The value read from the register.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: u32 <a class="el" href="xuartps__hw_8h.html#a16be7534dc3d678f8abcfeb87e6a4f7e">XUartPs_ReadReg(u32 BaseAddress, int RegOffset)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a9940f0728fcd584c7805eed12531539e"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_RXTOUT_DISABLE" ref="a9940f0728fcd584c7805eed12531539e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_RXTOUT_DISABLE&nbsp;&nbsp;&nbsp;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Disable time out </p>

</div>
</div>
<a class="anchor" id="a391ed6bbae78f486a638f48f539f7755"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_RXTOUT_MASK" ref="a391ed6bbae78f486a638f48f539f7755" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_RXTOUT_MASK&nbsp;&nbsp;&nbsp;0x000000FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Valid bits mask </p>

</div>
</div>
<a class="anchor" id="a3370f0abee2b4247e3c4aecda1fd63e7"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_RXTOUT_OFFSET" ref="a3370f0abee2b4247e3c4aecda1fd63e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_RXTOUT_OFFSET&nbsp;&nbsp;&nbsp;0x1C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RX Timeout [7:0] </p>

</div>
</div>
<a class="anchor" id="a31cf74ecfe8e69ba47c040de1a756417"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_RXWM_DISABLE" ref="a31cf74ecfe8e69ba47c040de1a756417" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_RXWM_DISABLE&nbsp;&nbsp;&nbsp;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Disable RX trigger interrupt </p>

</div>
</div>
<a class="anchor" id="a0b1b76b99179a02db9e22d6c290765fd"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_RXWM_MASK" ref="a0b1b76b99179a02db9e22d6c290765fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_RXWM_MASK&nbsp;&nbsp;&nbsp;0x0000003F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Valid bits mask </p>

</div>
</div>
<a class="anchor" id="abc29194aeedab160158a6d44c647224e"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_RXWM_OFFSET" ref="abc29194aeedab160158a6d44c647224e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_RXWM_OFFSET&nbsp;&nbsp;&nbsp;0x20</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RX FIFO Trigger Level [5:0] </p>

</div>
</div>
<a class="anchor" id="abf1d0d57b5ac837fc55dd128383dcafa"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_RXWM_RESET_VAL" ref="abf1d0d57b5ac837fc55dd128383dcafa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_RXWM_RESET_VAL&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reset value </p>

</div>
</div>
<a class="anchor" id="ab07f6386d86c949d1e7192d33f43c6a4"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_SR_DMS" ref="ab07f6386d86c949d1e7192d33f43c6a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_SR_DMS&nbsp;&nbsp;&nbsp;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Delta modem status change </p>

</div>
</div>
<a class="anchor" id="ac592e66801976640af2e3e08b7259d08"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_SR_FLOWDEL" ref="ac592e66801976640af2e3e08b7259d08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_SR_FLOWDEL&nbsp;&nbsp;&nbsp;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RX FIFO fill over flow delay </p>

</div>
</div>
<a class="anchor" id="af129c35442c59920fc4bc8b350701a69"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_SR_FRAME" ref="af129c35442c59920fc4bc8b350701a69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_SR_FRAME&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RX frame error </p>

</div>
</div>
<a class="anchor" id="a342083b04c2f9d589d7dcb1d40b329f6"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_SR_OFFSET" ref="a342083b04c2f9d589d7dcb1d40b329f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_SR_OFFSET&nbsp;&nbsp;&nbsp;0x2C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel Status [14:0] </p>

</div>
</div>
<a class="anchor" id="a3911880cc1340aeafacc90a180fbd6bf"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_SR_OVER" ref="a3911880cc1340aeafacc90a180fbd6bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_SR_OVER&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RX overflow error </p>

</div>
</div>
<a class="anchor" id="af598c3de1163cde1504482063dd2426c"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_SR_PARITY" ref="af598c3de1163cde1504482063dd2426c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_SR_PARITY&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RX parity error </p>

</div>
</div>
<a class="anchor" id="a85bccd08f2770a3f7795db3bfa5dac13"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_SR_RACTIVE" ref="a85bccd08f2770a3f7795db3bfa5dac13" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_SR_RACTIVE&nbsp;&nbsp;&nbsp;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RX active </p>

</div>
</div>
<a class="anchor" id="ad604ae6739b459eb76fd3515d3d4f249"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_SR_RXEMPTY" ref="ad604ae6739b459eb76fd3515d3d4f249" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_SR_RXEMPTY&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RX FIFO empty </p>

</div>
</div>
<a class="anchor" id="a1871fba85971f549aff226215f9936a5"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_SR_RXFULL" ref="a1871fba85971f549aff226215f9936a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_SR_RXFULL&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RX FIFO full </p>

</div>
</div>
<a class="anchor" id="a954d4d3a50798651fff9701809b20130"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_SR_RXOVR" ref="a954d4d3a50798651fff9701809b20130" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_SR_RXOVR&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RX FIFO fill over trigger </p>

</div>
</div>
<a class="anchor" id="a5032d2efd70379e4c525816c0f75c724"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_SR_TACTIVE" ref="a5032d2efd70379e4c525816c0f75c724" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_SR_TACTIVE&nbsp;&nbsp;&nbsp;0x00000800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TX active </p>

</div>
</div>
<a class="anchor" id="ad4c950d463146caef09d4ef0dd168fc1"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_SR_TNFUL" ref="ad4c950d463146caef09d4ef0dd168fc1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_SR_TNFUL&nbsp;&nbsp;&nbsp;0x00004000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TX FIFO Nearly Full Status </p>

</div>
</div>
<a class="anchor" id="a1a4d93e1d5ee7f6a45cac444d284c734"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_SR_TOUT" ref="a1a4d93e1d5ee7f6a45cac444d284c734" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_SR_TOUT&nbsp;&nbsp;&nbsp;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RX timeout </p>

</div>
</div>
<a class="anchor" id="a111b277a26cb61628b2b5a1395e6e5de"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_SR_TTRIG" ref="a111b277a26cb61628b2b5a1395e6e5de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_SR_TTRIG&nbsp;&nbsp;&nbsp;0x00002000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TX FIFO Trigger Status </p>

</div>
</div>
<a class="anchor" id="a4eb9c1b9ceaf7aecb36d43c983edbe95"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_SR_TXEMPTY" ref="a4eb9c1b9ceaf7aecb36d43c983edbe95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_SR_TXEMPTY&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TX FIFO empty </p>

</div>
</div>
<a class="anchor" id="a1fe57953aa624e5c7a1c8e20799dc012"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_SR_TXFULL" ref="a1fe57953aa624e5c7a1c8e20799dc012" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_SR_TXFULL&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TX FIFO full </p>

</div>
</div>
<a class="anchor" id="a349330dc3cda8326ec19ca411eb08545"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_TXWM_MASK" ref="a349330dc3cda8326ec19ca411eb08545" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_TXWM_MASK&nbsp;&nbsp;&nbsp;0x0000003F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Valid bits mask </p>

</div>
</div>
<a class="anchor" id="a3a498a8321302dae35403f698056058d"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_TXWM_OFFSET" ref="a3a498a8321302dae35403f698056058d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_TXWM_OFFSET&nbsp;&nbsp;&nbsp;0x44</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TX FIFO Trigger Level [5:0] </p>

</div>
</div>
<a class="anchor" id="acd020d8ceafb59c1deffa8ad5b2f859e"></a><!-- doxytag: member="xuartps_hw.h::XUARTPS_TXWM_RESET_VAL" ref="acd020d8ceafb59c1deffa8ad5b2f859e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTPS_TXWM_RESET_VAL&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reset value </p>

</div>
</div>
<a class="anchor" id="ab541297d822b163193a2e47305987ab6"></a><!-- doxytag: member="xuartps_hw.h::XUartPs_WriteReg" ref="ab541297d822b163193a2e47305987ab6" args="(BaseAddress, RegOffset, RegisterValue)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUartPs_WriteReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegisterValue&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;Xil_Out32((BaseAddress) + (RegOffset), (RegisterValue))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write a UART register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>contains the offset from the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegisterValue</em>&nbsp;</td><td>is the value to be written to the register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-Style signature: void XUartPs_WriteReg(u32 BaseAddress, int RegOffset, u16 RegisterValue) </dd></dl>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="a60240486c69f6167ab13194ced5e8bb7"></a><!-- doxytag: member="xuartps_hw.h::XUartPs_RecvByte" ref="a60240486c69f6167ab13194ced5e8bb7" args="(u32 BaseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XUartPs_RecvByte </td>
          <td>(</td>
          <td class="paramtype">u32&nbsp;</td>
          <td class="paramname"> <em>BaseAddress</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>This function receives a byte from the device. It operates in polled mode and blocks until a byte has received.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The data byte received.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="a157cf5966738452bc13639746f4b8d97"></a><!-- doxytag: member="xuartps_hw.h::XUartPs_ResetHw" ref="a157cf5966738452bc13639746f4b8d97" args="(u32 BaseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XUartPs_ResetHw </td>
          <td>(</td>
          <td class="paramtype">u32&nbsp;</td>
          <td class="paramname"> <em>BaseAddress</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>This function resets UART</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="a4bae0ee4df836a8c3e7748c9ae28ebee"></a><!-- doxytag: member="xuartps_hw.h::XUartPs_SendByte" ref="a4bae0ee4df836a8c3e7748c9ae28ebee" args="(u32 BaseAddress, u8 Data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XUartPs_SendByte </td>
          <td>(</td>
          <td class="paramtype">u32&nbsp;</td>
          <td class="paramname"> <em>BaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&nbsp;</td>
          <td class="paramname"> <em>Data</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>This function sends one byte using the device. This function operates in polled mode and blocks until the data has been put into the TX FIFO register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>contains the byte to be sent.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>None. </dd></dl>

</div>
</div>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
