# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../Exp1/Exp1-1/IPcore/FullAdder/sources_1/new/FullAdder1.v" \
"../../../../../../Exp1/Exp1-1/IPcore/FullAdder/sim/FullAdder.v" \
"../../../../FullAdder32.srcs/sources_1/new/FullAdder32.v" \
"../../../../FullAdder32.srcs/sim_1/new/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
