// Seed: 1060902383
module module_0 (
    input tri1 id_0,
    input wire id_1,
    output wire id_2,
    input supply1 id_3,
    output tri1 id_4,
    input tri id_5,
    output wand id_6,
    output supply0 id_7
);
  supply1 id_9 = id_9 - 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input wand id_2,
    input uwire id_3,
    output supply0 id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_1,
      id_0,
      id_3,
      id_4,
      id_4
  );
  wire [-1 : 1] id_7;
endmodule
module module_2 (
    input tri id_0,
    output supply1 id_1,
    output tri0 id_2,
    input tri0 id_3,
    output wor id_4,
    output supply0 id_5,
    output tri0 id_6,
    input tri0 id_7,
    input wor id_8,
    output logic id_9,
    input tri1 id_10,
    input supply0 id_11,
    output tri0 id_12,
    output wand id_13,
    input wire id_14,
    output wire id_15
);
  always @(*) id_9 <= 1'b0;
  module_0 modCall_1 (
      id_14,
      id_10,
      id_2,
      id_10,
      id_1,
      id_3,
      id_5,
      id_4
  );
  assign modCall_1.id_4 = 0;
endmodule
