# 1 "arch/arm64/boot/dts/mediatek/auto2712m1v1-initramfs.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/mediatek/auto2712m1v1-initramfs.dts"
# 15 "arch/arm64/boot/dts/mediatek/auto2712m1v1-initramfs.dts"
/dts-v1/;
# 1 "arch/arm64/boot/dts/mediatek/auto2712m1v1-common.dtsi" 1
# 15 "arch/arm64/boot/dts/mediatek/auto2712m1v1-common.dtsi"
# 1 "./arch/arm64/boot/dts/include/dt-bindings/gpio/gpio.h" 1
# 16 "arch/arm64/boot/dts/mediatek/auto2712m1v1-common.dtsi" 2
# 1 "arch/arm64/boot/dts/mediatek/mt2712.dtsi" 1
# 14 "arch/arm64/boot/dts/mediatek/mt2712.dtsi"
# 1 "./arch/arm64/boot/dts/include/dt-bindings/clock/mt2712-clk.h" 1
# 15 "arch/arm64/boot/dts/mediatek/mt2712.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 16 "arch/arm64/boot/dts/mediatek/mt2712.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1
# 17 "arch/arm64/boot/dts/mediatek/mt2712.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/memory/mt2712-larb-port.h" 1
# 18 "arch/arm64/boot/dts/mediatek/mt2712.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/phy/phy.h" 1
# 19 "arch/arm64/boot/dts/mediatek/mt2712.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/power/mt2712-power.h" 1
# 20 "arch/arm64/boot/dts/mediatek/mt2712.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/reset-controller/mt2712-resets.h" 1
# 21 "arch/arm64/boot/dts/mediatek/mt2712.dtsi" 2
# 1 "arch/arm64/boot/dts/mediatek/mt2712-pinfunc.h" 1
# 16 "arch/arm64/boot/dts/mediatek/mt2712-pinfunc.h"
# 1 "./arch/arm64/boot/dts/include/dt-bindings/pinctrl/mt65xx.h" 1
# 17 "arch/arm64/boot/dts/mediatek/mt2712-pinfunc.h" 2
# 22 "arch/arm64/boot/dts/mediatek/mt2712.dtsi" 2

/ {
 compatible = "mediatek,mt2712";
 interrupt-parent = <&sysirq>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  aal0 = &aal0;
  aal1 = &aal1;
  color0 = &color0;
  color1 = &color1;
  color2 = &color2;
  od0 = &od0;
  od1 = &od1;
  ovl0 = &ovl0;
  ovl1 = &ovl1;
  ovl2 = &ovl2;
  pwm0 = &pwm0;
  pwm1 = &pwm1;
  rdma0 = &rdma0;
  rdma1 = &rdma1;
  wdma0 = &wdma0;
  wdma1 = &wdma1;
  wdma2 = &wdma2;
 };

 cluster0_opp: opp_table0 {
  compatible = "operating-points-v2";
  opp-shared;
  opp00 {
   opp-hz = /bits/ 64 <598000000>;
   opp-microvolt = <1300000>;
  };
  opp01 {
   opp-hz = /bits/ 64 <702000000>;
   opp-microvolt = <1300000>;
  };
  opp02 {
   opp-hz = /bits/ 64 <793000000>;
   opp-microvolt = <1300000>;
  };
  opp03 {
   opp-hz = /bits/ 64 <897000000>;
   opp-microvolt = <1300000>;
  };
  opp04 {
   opp-hz = /bits/ 64 <1001000000>;
   opp-microvolt = <1300000>;
  };
  opp05 {
   opp-hz = /bits/ 64 <1105000000>;
   opp-microvolt = <1300000>;
  };
  opp06 {
   opp-hz = /bits/ 64 <1196000000>;
   opp-microvolt = <1300000>;
  };
 };

 cluster1_opp: opp_table1 {
  compatible = "operating-points-v2";
  opp-shared;
  opp00 {
   opp-hz = /bits/ 64 <598000000>;
   opp-microvolt = <1300000>;
  };
  opp01 {
   opp-hz = /bits/ 64 <702000000>;
   opp-microvolt = <1300000>;
  };
  opp02 {
   opp-hz = /bits/ 64 <793000000>;
   opp-microvolt = <1300000>;
  };
  opp03 {
   opp-hz = /bits/ 64 <897000000>;
   opp-microvolt = <1300000>;
  };
  opp04 {
   opp-hz = /bits/ 64 <1001000000>;
   opp-microvolt = <1300000>;
  };
  opp05 {
   opp-hz = /bits/ 64 <1105000000>;
   opp-microvolt = <1300000>;
  };
  opp06 {
   opp-hz = /bits/ 64 <1196000000>;
   opp-microvolt = <1300000>;
  };
  opp07 {
   opp-hz = /bits/ 64 <1300000000>;
   opp-microvolt = <1300000>;
  };
  opp08 {
   opp-hz = /bits/ 64 <1391000000>;
   opp-microvolt = <1300000>;
  };
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&cpu0>;
    };
    core1 {
     cpu = <&cpu1>;
    };
    core2 {
     cpu = <&cpu2>;
    };
    core3 {
     cpu = <&cpu3>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&cpu4>;
    };
    core1 {
     cpu = <&cpu5>;
    };
   };
  };

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a35";
   reg = <0x000>;
   enable-method = "psci";
   clocks = <&mcucfg 0>,
     <&topckgen 37>;
   clock-names = "cpu", "intermediate";
   operating-points-v2 = <&cluster0_opp>;
   #cooling-cells = <2>;
   cooling-min-level = <0>;
   cooling-max-level = <6>;
   dynamic-power-coefficient = <263>;
   sched-energy-costs = <&MT2712_CPU_COST_0
           &MT2712_CLUSTER_COST_0>;
  };

  cpu1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a35";
   reg = <0x001>;
   enable-method = "psci";
   clocks = <&mcucfg 0>,
     <&topckgen 37>;
   clock-names = "cpu", "intermediate";
   operating-points-v2 = <&cluster0_opp>;
   #cooling-cells = <2>;
   cooling-min-level = <0>;
   cooling-max-level = <6>;
   dynamic-power-coefficient = <263>;
   sched-energy-costs = <&MT2712_CPU_COST_0
           &MT2712_CLUSTER_COST_0>;
  };

  cpu2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a35";
   reg = <0x002>;
   enable-method = "psci";
   clocks = <&mcucfg 0>,
     <&topckgen 37>;
   clock-names = "cpu", "intermediate";
   operating-points-v2 = <&cluster0_opp>;
   #cooling-cells = <2>;
   cooling-min-level = <0>;
   cooling-max-level = <6>;
   dynamic-power-coefficient = <263>;
   sched-energy-costs = <&MT2712_CPU_COST_0
           &MT2712_CLUSTER_COST_0>;
  };

  cpu3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a35";
   reg = <0x003>;
   enable-method = "psci";
   clocks = <&mcucfg 0>,
     <&topckgen 37>;
   clock-names = "cpu", "intermediate";
   operating-points-v2 = <&cluster0_opp>;
   #cooling-cells = <2>;
   cooling-min-level = <0>;
   cooling-max-level = <6>;
   dynamic-power-coefficient = <263>;
   sched-energy-costs = <&MT2712_CPU_COST_0
           &MT2712_CLUSTER_COST_0>;
  };

  cpu4: cpu@200 {
   device_type = "cpu";
   compatible = "arm,cortex-a72";
   reg = <0x200>;
   enable-method = "psci";
   clocks = <&mcucfg 1>,
     <&topckgen 39>;
   clock-names = "cpu", "intermediate";
   operating-points-v2 = <&cluster1_opp>;
   #cooling-cells = <2>;
   cooling-min-level = <0>;
   cooling-max-level = <8>;
   dynamic-power-coefficient = <530>;
   sched-energy-costs = <&MT2712_CPU_COST_1
           &MT2712_CLUSTER_COST_1>;
  };

  cpu5: cpu@201 {
   device_type = "cpu";
   compatible = "arm,cortex-a72";
   reg = <0x201>;
   enable-method = "psci";
   clocks = <&mcucfg 1>,
     <&topckgen 39>;
   clock-names = "cpu", "intermediate";
   operating-points-v2 = <&cluster1_opp>;
   #cooling-cells = <2>;
   cooling-min-level = <0>;
   cooling-max-level = <8>;
   dynamic-power-coefficient = <530>;
   sched-energy-costs = <&MT2712_CPU_COST_1
           &MT2712_CLUSTER_COST_1>;
  };
  /include/ "mt2712-sched-energy.dtsi"
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  atf-reserved-memory@43000000 {
   compatible = "mediatek,mt2712-atf-reserved-memory";
   no-map;
   reg = <0 0x43000000 0 0x30000>;
  };
 };

 psci {
  compatible = "arm,psci-0.2";
  method = "smc";
 };

 clk26m: oscillator@0 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <26000000>;
  clock-output-names = "clk26m";
 };

 system_clk: dummy13m {
  compatible = "fixed-clock";
  clock-frequency = <13000000>;
  #clock-cells = <0>;
 };

 clk32k: oscillator@1 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <32000>;
  clock-output-names = "clk32k";
 };

 clk12m: oscillator@2 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <12000000>;
  clock-output-names = "clk12m";
 };

 clkfpc: oscillator@3 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <50000000>;
  clock-output-names = "clkfpc";
 };

 clkaud_ext_i_0: oscillator@4 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <6500000>;
  clock-output-names = "clkaud_ext_i_0";
 };

 clkaud_ext_i_1: oscillator@5 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <196608000>;
  clock-output-names = "clkaud_ext_i_1";
 };

 clkaud_ext_i_2: oscillator@6 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <180633600>;
  clock-output-names = "clkaud_ext_i_2";
 };

 dummy_regulator: dummy_rglt@0{
  regulator-compatible = "regulator-dummy";
  regulator-name = "dummy_rglt";
 };

 ice: ice_debug {
  compatible ="mediatek,mt2712-ice_debug",
       "mediatek,mt2701-ice_debug";
  clocks = <&infracfg 0>;
  clock-names = "ice_dbg";
 };

 thermal-zones {
  cpu_thermal: cpu_thermal {
   polling-delay-passive = <1000>;
   polling-delay = <1000>;

   thermal-sensors = <&thermal>;
   sustainable-power = <1500>;

   trips {
    threshold: trip-point@0 {
     temperature = <68000>;
     hysteresis = <2000>;
     type = "passive";
    };

    target: trip-point@1 {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu_crit: cpu_crit@0 {
     temperature = <115000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };

   cooling-maps {
    map@0 {
     trip = <&target>;
     cooling-device = <&cpu0 0 0>;
     contribution = <3072>;
    };
    map@1 {
     trip = <&target>;
     cooling-device = <&cpu4 0 0>;
     contribution = <1024>;
    };
    map@2 {
     trip = <&target>;
     cooling-device = <&gpu 0 0>;
     contribution = <2048>;
    };
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupt-parent = <&gic>;
  interrupts = <1 13
         ((((1 << (6)) - 1) << 8) | 8)>,
        <1 14
         ((((1 << (6)) - 1) << 8) | 8)>,
        <1 11
         ((((1 << (6)) - 1) << 8) | 8)>,
        <1 10
         ((((1 << (6)) - 1) << 8) | 8)>;
 };

 soc {
  #address-cells = <2>;
  #size-cells = <2>;
  compatible = "simple-bus";
  ranges;

  topckgen: clock-controller@10000000 {
   compatible = "mediatek,mt2712-topckgen", "syscon";
   reg = <0 0x10000000 0 0x1000>;
   #clock-cells = <1>;
  };

  infracfg: power-controller@10001000 {
   compatible = "mediatek,mt2712-infracfg", "syscon";
   reg = <0 0x10001000 0 0x1000>;
   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  pericfg: power-controller@10003000 {
   compatible = "mediatek,mt2712-pericfg", "syscon";
   reg = <0 0x10003000 0 0x1000>;
   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  syscfg_pctl_a: syscfg_pctl_a@10005000 {
   compatible = "mediatek,mt2712-pctl-a-syscfg", "syscon";
   reg = <0 0x10005000 0 0x1000>;
  };

  pio: pinctrl@10005000 {
   compatible = "mediatek,mt2712-pinctrl";
   reg = <0 0x1000b000 0 0x1000>;
   mediatek,pctl-regmap = <&syscfg_pctl_a &apmixedsys>;
   pins-are-numbered;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   interrupts = <0 153 4>;
  };

  scpsys: scpsys@10006000 {
   compatible = "mediatek,mt2712-scpsys", "syscon";
   #power-domain-cells = <1>;
   reg = <0 0x10006000 0 0x1000>;
   clocks = <&topckgen 100>;
   clock-names = "mm";
   infracfg = <&infracfg>;
  };

  watchdog: watchdog@10007000 {
   compatible = "mediatek,mt2712-wdt",
         "mediatek,mt6589-wdt";
   reg = <0 0x10007000 0 0x100>;
   interrupts = <0 128 2>;
   #reset-cells = <1>;
  };

  timer: timer@10008000 {
   compatible = "mediatek,mt2712-timer",
         "mediatek,mt6577-timer";
   reg = <0 0x10008000 0 0x80>;
   interrupts = <0 152 8>;
   clocks = <&system_clk>, <&clk32k>;
   clock-names = "clk13m", "clk32k";
  };

  irrx: irrx@1000d000 {
   compatible = "mediatek,mt2712-irrx";
   reg = <0 0x1000d000 0 0x1000>;
   interrupts = <0 161 8>;
   status = "disabled";
  };

  uart5: serial@1000f000 {
   compatible = "mediatek,mt2712-uart";
   reg = <0 0x1000f000 0 0xc0>;
   interrupts = <0 127 8>;
   clocks = <&clk12m>, <&clk12m>;
   clock-names = "baud", "bus";

   dmas = <&apdma 10
    &apdma 11>;
   dma-names = "tx", "rx";

   status = "disabled";
  };

  keypad: keypad@10010000 {
   compatible = "mediatek,mt2712-keypad";
   reg = <0 0x10010000 0 0x1000>;
   interrupts = <0 162 2>;
  };

  iommu0: iommu@10205000 {
   compatible = "mediatek,mt2712-m4u";
   reg = <0 0x10205000 0 0x1000>;
   interrupts = <0 147 8>;
   clocks = <&clk26m>;
   clock-names = "bclk";
   mediatek,larbs = <&larb0 &larb1 &larb2
       &larb3 &larb6>;
   #iommu-cells = <1>;
  };

  efuse: efuse@10206000 {
   compatible = "mediatek,mt2712-efuse",
         "mediatek,efuse";
   reg = <0 0x10206000 0 0x1000>;
   #address-cells = <1>;
   #size-cells = <1>;
   thermal_calibration: calib@528 {
    reg = <0x528 0xc>;
   };
  };

  apmixedsys: syscon@10209000 {
   compatible = "mediatek,mt2712-apmixedsys", "syscon";
   reg = <0 0x10209000 0 0x1000>;
   #clock-cells = <1>;
  };

  iommu1: iommu@1020a000 {
   compatible = "mediatek,mt2712-m4u";
   reg = <0 0x1020a000 0 0x1000>;
   interrupts = <0 145 8>;
   clocks = <&clk26m>;
   clock-names = "bclk";
   mediatek,larbs = <&larb4 &larb5 &larb7>;
   #iommu-cells = <1>;
  };

  mipi_tx2: mipi-dphy@10214000 {
   compatible = "mediatek,mt8173-mipi-tx";
   reg = <0 0x10214000 0 0x1000>;
   clocks = <&clk26m>;
   clock-output-names = "mipi_tx2_pll";
   #clock-cells = <0>;
   #phy-cells = <0>;
   status = "disabled";
  };

  lvds_tx1: lvds-phy@10214800 {
   compatible = "mediatek,mt8173-lvds-tx";
   reg = <0 0x10214800 0 0x14>,
    <0 0x1020b800 0 0x20>;
   clocks = <&clk26m>;
   clock-output-names = "lvds_tx1_pll";
   #clock-cells = <0>;
   #phy-cells = <0>;
   status = "disabled";
  };

  mipi_tx0: mipi-dphy@10215000 {
   compatible = "mediatek,mt8173-mipi-tx";
   reg = <0 0x10215000 0 0x1000>;
   clocks = <&clk26m>;
   clock-output-names = "mipi_tx0_pll";
   #clock-cells = <0>;
   #phy-cells = <0>;
   status = "disabled";
  };

  lvds_tx0: lvds-phy@10215800 {
   compatible = "mediatek,mt8173-lvds-tx";
   reg = <0 0x10215800 0 0x14>,
    <0 0x10216800 0 0x20>;
   clocks = <&clk26m>;
   clock-output-names = "lvds_tx0_pll";
   #clock-cells = <0>;
   #phy-cells = <0>;
   status = "disabled";
  };

  mipi_tx1: mipi-dphy@10216000 {
   compatible = "mediatek,mt8173-mipi-tx";
   reg = <0 0x10216000 0 0x1000>;
   clocks = <&clk26m>;
   clock-output-names = "mipi_tx1_pll";
   #clock-cells = <0>;
   #phy-cells = <0>;
   status = "disabled";
  };

  mipi_tx3: mipi-dphy@1021b000 {
   compatible = "mediatek,mt8173-mipi-tx";
   reg = <0 0x1021b000 0 0x1000>;
   clocks = <&clk26m>;
   clock-output-names = "mipi_tx3_pll";
   #clock-cells = <0>;
   #phy-cells = <0>;
   status = "disabled";
  };

  mcucfg: syscon@10220000 {
   compatible = "mediatek,mt2712-mcucfg", "syscon";
   reg = <0 0x10220000 0 0x1000>;
   #clock-cells = <1>;
  };

  sysirq: intpol-controller@10220a80 {
   compatible = "mediatek,mt2712-sysirq",
         "mediatek,mt6577-sysirq";
   interrupt-controller;
   #interrupt-cells = <3>;
   interrupt-parent = <&gic>;
   reg = <0 0x10220a80 0 0x2c>;
  };

  gic: interrupt-controller@10510000 {
   compatible = "arm,gic-400";
   #interrupt-cells = <3>;
   interrupt-parent = <&gic>;
   interrupt-controller;
   reg = <0 0x10510000 0 0x1000>,
         <0 0x10520000 0 0x1000>,
         <0 0x10540000 0 0x2000>,
         <0 0x10560000 0 0x2000>;
   interrupts = <1 9
    ((((1 << (6)) - 1) << 8) | 4)>;
  };

  apdma: dma-controller@11000400 {
   compatible = "mediatek,mt2712-uart-dma";
   reg = <0 0x11000400 0 0x600>;
   interrupts = <0 103 8>,
         <0 104 8>,
         <0 105 8>,
         <0 106 8>,
         <0 107 8>,
         <0 108 8>,
         <0 109 8>,
         <0 110 8>,
         <0 111 8>,
         <0 112 8>,
         <0 113 8>,
         <0 114 8>;
   clocks = <&clk26m>;
   clock-names = "apdma";
   #dma-cells = <1>;
  };

  auxadc: adc@11001000 {
   compatible = "mediatek,mt2712-auxadc",
         "mediatek,mt2701-auxadc";
   reg = <0 0x11001000 0 0x1000>;
   clocks = <&pericfg 26>;
   clock-names = "main";
   #io-channel-cells = <1>;
   status = "disabled";
  };

  uart0: serial@11002000 {
   compatible = "mediatek,mt2712-uart";
   reg = <0 0x11002000 0 0xc0>;
   interrupts = <0 91 8>;
   clocks = <&clk26m>, <&clk26m>;
   clock-names = "baud", "bus";
   status = "disabled";
  };

  uart1: serial@11003000 {
   compatible = "mediatek,mt2712-uart";
   reg = <0 0x11003000 0 0xc0>;
   interrupts = <0 92 8>;
   clocks = <&clk12m>, <&clk12m>;
   clock-names = "baud", "bus";

   dmas = <&apdma 2
    &apdma 3>;
   dma-names = "tx", "rx";

   status = "disabled";
  };

  uart2: serial@11004000 {
   compatible = "mediatek,mt2712-uart";
   reg = <0 0x11004000 0 0xc0>;
   interrupts = <0 93 8>;
   clocks = <&clk12m>, <&clk12m>;
   clock-names = "baud", "bus";

   dmas = <&apdma 4
    &apdma 5>;
   dma-names = "tx", "rx";

   status = "disabled";
  };

  uart3: serial@11005000 {
   compatible = "mediatek,mt2712-uart";
   reg = <0 0x11005000 0 0xc0>;
   interrupts = <0 94 8>;
   clocks = <&clk12m>, <&clk12m>;
   clock-names = "baud", "bus";

   dmas = <&apdma 6
    &apdma 7>;
   dma-names = "tx", "rx";

   status = "disabled";
  };

  i2c0: i2c@11007000 {
   compatible = "mediatek,mt2712-i2c";
   reg = <0 0x11007000 0 0x90>,
         <0 0x11000180 0 0x80>;
   interrupts = <0 84 8>;
   clock-div = <4>;
   clocks = <&pericfg 21>,
     <&pericfg 11>;
   clock-names = "main",
          "dma";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c1: i2c@11008000 {
   compatible = "mediatek,mt2712-i2c";
   reg = <0 0x11008000 0 0x90>,
         <0 0x11000200 0 0x80>;
   interrupts = <0 85 8>;
   clock-div = <4>;
   clocks = <&pericfg 22>,
     <&pericfg 11>;
   clock-names = "main",
          "dma";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c2: i2c@11009000 {
   compatible = "mediatek,mt2712-i2c";
   reg = <0 0x11009000 0 0x90>,
         <0 0x11000280 0 0x80>;
   interrupts = <0 86 8>;
   clock-div = <4>;
   clocks = <&pericfg 23>,
     <&pericfg 11>;
   clock-names = "main",
          "dma";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  thermal: thermal@1100b000 {
   #thermal-sensor-cells = <0>;
   compatible = "mediatek,mt2712-thermal";
   reg = <0 0x1100b000 0 0x1000>;
   interrupts = <0 78 8>;
   clocks = <&pericfg 1>, <&pericfg 26>;
   clock-names = "therm", "auxadc";
   resets = <&pericfg 16>;
   mediatek,auxadc = <&auxadc>;
   mediatek,apmixedsys = <&apmixedsys>;
   nvmem-cells = <&thermal_calibration>;
   nvmem-cell-names = "calibration-data";
  };

  nor_flash: spi@1100D000 {
   compatible = "mediatek,mt2712-nor",
         "mediatek,mt8173-nor";
   reg = <0 0x1100D000 0 0xe0>;
   clocks = <&pericfg 28>,
     <&topckgen 137>;
   clock-names = "spi", "sf";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c3: i2c@11010000 {
   compatible = "mediatek,mt2712-i2c";
   reg = <0 0x11010000 0 0x90>,
         <0 0x11000300 0 0x80>;
   interrupts = <0 87 8>;
   clock-div = <4>;
   clocks = <&pericfg 24>,
     <&pericfg 11>;
   clock-names = "main",
          "dma";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c4: i2c@11011000 {
   compatible = "mediatek,mt2712-i2c";
   reg = <0 0x11011000 0 0x90>,
         <0 0x11000380 0 0x80>;
   interrupts = <0 88 8>;
   clock-div = <4>;
   clocks = <&pericfg 25>,
     <&pericfg 11>;
   clock-names = "main",
          "dma";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c5: i2c@11013000 {
   compatible = "mediatek,mt2712-i2c";
   reg = <0 0x11013000 0 0x90>,
         <0 0x11000100 0 0x80>;
   interrupts = <0 90 8>;
   clock-div = <4>;
   clocks = <&pericfg 29>,
     <&pericfg 11>;
   clock-names = "main",
          "dma";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  spi0: spi@1100a000 {
   compatible = "mediatek,mt2712-spi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0 0x1100a000 0 0x100>;
   interrupts = <0 118 8>;
   clocks = <&topckgen 30>,
     <&topckgen 107>,
     <&pericfg 27>;
   clock-names = "parent-clk", "sel-clk", "spi-clk";
    status = "disabled";
  };

  nandc: nfi@1100e000 {
   compatible = "mediatek,mt2712-nfc";
   reg = <0 0x1100e000 0 0x1000>;
   interrupts = <0 96 8>;
   clocks = <&topckgen 121>, <&pericfg 0>;
   clock-names = "nfi_clk", "pad_clk";
   ecc-engine = <&bch>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  bch: ecc@1100f000 {
   compatible = "mediatek,mt2712-ecc";
   reg = <0 0x1100f000 0 0x1000>;
   interrupts = <0 95 8>;
   clocks = <&topckgen 129>;
   clock-names = "nfiecc_clk";
   status = "disabled";
  };

  spi2: spi@11015000 {
   compatible = "mediatek,mt2712-spi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0 0x11015000 0 0x100>;
   interrupts = <0 284 8>;
   clocks = <&topckgen 30>,
     <&topckgen 107>,
     <&pericfg 31>;
   clock-names = "parent-clk", "sel-clk", "spi-clk";
   status = "disabled";
  };

  spi3: spi@11016000 {
   compatible = "mediatek,mt2712-spi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0 0x11016000 0 0x100>;
   interrupts = <0 285 8>;
   clocks = <&topckgen 30>,
     <&topckgen 107>,
     <&pericfg 32>;
   clock-names = "parent-clk", "sel-clk", "spi-clk";
   status = "disabled";
  };

  spi4: spi@10012000 {
   compatible = "mediatek,mt2712-spi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0 0x10012000 0 0x100>;
   interrupts = <0 286 8>;
   clocks = <&topckgen 30>,
     <&topckgen 107>,
     <&pericfg 33>;
   clock-names = "parent-clk", "sel-clk", "spi-clk";
   status = "disabled";
  };

  spi5: spi@11018000 {
   compatible = "mediatek,mt2712-spi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0 0x11018000 0 0x100>;
   interrupts = <0 287 8>;
   clocks = <&topckgen 30>,
     <&topckgen 107>,
     <&pericfg 34>;
   clock-names = "parent-clk", "sel-clk", "spi-clk";
   status = "disabled";
  };

  uart4: serial@11019000 {
   compatible = "mediatek,mt2712-uart";
   reg = <0 0x11019000 0 0xc0>;
   interrupts = <0 126 8>;
   clocks = <&clk12m>, <&clk12m>;
   clock-names = "baud", "bus";

   dmas = <&apdma 8
    &apdma 9>;
   dma-names = "tx", "rx";

   status = "disabled";
  };

  eth: eth@1101c000 {
   compatible = "mediatek,mt2712-eth";
   reg = <0 0x1101c000 0 0x1200>;
   interrupts = <0 237 2>;
   phy-mode ="rgmii";
   mac-address = [00 55 7b b5 7d f7];
   clock-names = "mac_ext","ptp", "ptp_parent";
   clocks = <&topckgen 153>,
     <&topckgen 154>,
     <&topckgen 35>;
  };

  mmc0: mmc@11230000 {
   compatible = "mediatek,mt2712-mmc";
   reg = <0 0x11230000 0 0x1000>;
   interrupts = <0 79 8>;
   clocks = <&pericfg 12>,
     <&pericfg 46>,
     <&pericfg 42>;
   clock-names = "source", "hclk", "source_cg";
   status = "disabled";
  };

  mmc1: mmc@11240000 {
   compatible = "mediatek,mt2712-mmc";
   reg = <0 0x11240000 0 0x1000>;
   interrupts = <0 80 8>;
   clocks = <&pericfg 13>,
     <&topckgen 98>,
     <&pericfg 43>;
   clock-names = "source", "hclk", "source_cg";
   status = "disabled";
  };

  mmc2: mmc@11250000 {
   compatible = "mediatek,mt2712-mmc";
   reg = <0 0x11250000 0 0x1000>;
   interrupts = <0 81 8>;
   clocks = <&pericfg 14>,
     <&topckgen 98>,
     <&pericfg 44>;
   clock-names = "source", "hclk", "source_cg";
   status = "disabled";
  };

  mmc3: msdc3_sdio@11260000 {
   compatible = "mediatek,mt2712-sdio";
   reg = <0 0x11260000 0 0x1000>;
   interrupts = <0 82 8>;

   clocks = <&pericfg 15>;
   clock-names = "sdio-clock";
   clk_src = <2>;
   host_function = <2>;
   status = "disabled";
  };

  ssusb: usb@11271000 {
   compatible = "mediatek,mt2712-mtu3", "mediatek,mt8173-mtu3";
   reg = <0 0x11271000 0 0x3000>,
         <0 0x11280700 0 0x0100>;
   reg-names = "mac", "ippc";
   interrupts = <0 122 8>;
   phys = <&u2port0 3>,
          <&u2port1 3>,
          <&u3port0 4>;
   power-domains = <&scpsys 5>;
   clocks = <&topckgen 109>;
   clock-names = "sys_ck";


   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   status = "disabled";

   usb_host0: xhci@11270000 {
    compatible = "mediatek,mt2712-xhci", "mediatek,mt8173-xhci";
    reg = <0 0x11270000 0 0x1000>;
    reg-names = "mac";
    interrupts = <0 123 8>;
    power-domains = <&scpsys 5>;
    clocks = <&topckgen 109>, <&clk26m>;
    clock-names = "sys_ck", "free_ck";
    status = "disabled";
   };
  };

  u3phy0: usb-phy@11290000 {
   compatible = "mediatek,mt2712-u3phy";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   status = "okay";

   u2port0: usb-phy@11290000 {
    reg = <0 0x11290000 0 0x700>;
    clocks = <&clk26m>;
    clock-names = "ref";
    #phy-cells = <1>;
    status = "okay";
   };

   u2port1: usb-phy@11298000 {
    reg = <0 0x11298000 0 0x700>;
    clocks = <&clk26m>;
    clock-names = "ref";
    #phy-cells = <1>;
    status = "okay";
   };

   u3port0: usb-phy@11298700 {
    reg = <0 0x11298700 0 0x900>;
    clocks = <&clk26m>;
    clock-names = "ref";
    #phy-cells = <1>;
    status = "okay";
   };
  };

  usb_host1: xhci@112c0000 {
   compatible = "mediatek,mt2712-xhci", "mediatek,mt8173-xhci";
   reg = <0 0x112c0000 0 0x1000>,
         <0 0x112d0700 0 0x0100>;
   reg-names = "mac", "ippc";
   interrupts = <0 249 8>;
   phys = <&u2port2 3>,
          <&u2port3 3>,
          <&u3port1 4>;
   power-domains = <&scpsys 5>;
   clocks = <&topckgen 109>, <&clk26m>;
   clock-names = "sys_ck", "free_ck";
   status = "disabled";
  };

  u3phy1: usb-phy@112e0000 {
   compatible = "mediatek,mt2712-u3phy";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   status = "okay";

   u2port2: usb-phy@112e0000 {
    reg = <0 0x112e0000 0 0x700>;
    clocks = <&clk26m>;
    clock-names = "ref";
    #phy-cells = <1>;
    status = "okay";
   };

   u2port3: usb-phy@112e8000 {
    reg = <0 0x112e8000 0 0x700>;
    clocks = <&clk26m>;
    clock-names = "ref";
    #phy-cells = <1>;
    status = "okay";
   };

   u3port1: usb-phy@112e8700 {
    reg = <0 0x112e8700 0 0x900>;
    clocks = <&clk26m>;
    clock-names = "ref";
    #phy-cells = <1>;
    status = "okay";
   };
  };


  pcie: pcie@0x11700000 {
   compatible = "mediatek,pcie-mt2712";
   device_type = "pci";
   reg = <0 0x11700000 0 0x1000>;

   interrupts = <0 107 4>;



   bus-range = <0x00 0xff>;
   #address-cells = <3>;
   #size-cells = <2>;
   ranges = <0x82000000 0 0x20000000 0x0 0x20000000 0 0x10000000>;



   pcie0: pcie@1,0 {
    device_type = "pci";
    reg = <0x0800 0 0 0 0>;
    #address-cells = <3>;
    #size-cells = <2>;
    #interrupt-cells = <1>;
    ranges;
    interrupt-map-mask = <0 0 0 7>;
    interrupt-map = <0 0 0 1 &pcie_intc0 1>,
      <0 0 0 2 &pcie_intc0 2>,
      <0 0 0 3 &pcie_intc0 3>,
      <0 0 0 4 &pcie_intc0 4>;
    pcie-port = <0>;
    num-lanes = <1>;
    phys = <&pcie0_phy>;
    phy-names = "pcie-phy0";
    status = "okay";
    pcie_intc0: interrupt-controller {
     interrupt-controller;
     #address-cells = <0>;
     #interrupt-cells = <1>;
    };
   };
  };

  mfgcfg: syscon@13000000 {
   compatible = "mediatek,mt2712-mfgcfg", "syscon";
   reg = <0 0x13000000 0 0x1000>;
   #clock-cells = <1>;
  };

  gpu: mali@13040000 {
   compatible = "arm,mali-midgard";
   reg = <0 0x13040000 0 0x4000>, <0 0x13000000 0 0x20>;
   interrupts = <0 225 8>,
     <0 226 8>,
     <0 227 8>;
   interrupt-names = "GPU", "MMU", "JOB";
   clocks = <&topckgen 104>,
     <&topckgen 66>;
   clock-names = "mfg_sel", "mfg_pll";
   power-domains = <&scpsys 7>;

   #cooling-cells = <2>;
   #cooling-min-level = <0>;
   #cooling-max-level = <5>;

   operating-points = <
    520000 1000000
    494000 1000000
    455000 1000000
    396500 1000000
    299000 1000000
    253500 1000000
   >;

   power_model {
    compatible = "arm,mali-simple-power-model";
    thermal-zone = "cpu_thermal";
   };
  };

  display_components: dispsys@14000000 {
   compatible = "mediatek,mt2712-display";
   reg = <0 0x14000000 0 0x1000>;
   power-domains = <&scpsys 0>;
  };

  mmsys: syscon@14000000 {
   compatible = "mediatek,mt2712-mmsys", "syscon";
   reg = <0 0x14000000 0 0x1000>;
   #clock-cells = <1>;
  };

  ovl0: ovl@1400c000 {
   compatible = "mediatek,mt8173-disp-ovl";
   reg = <0 0x1400c000 0 0x1000>;
   interrupts = <0 188 8>;
   power-domains = <&scpsys 0>;
   clocks = <&mmsys 16>;
   iommus = <&iommu0 (((0) << 5) | (0))>;
   mediatek,larb = <&larb0>;
  };

  ovl1: ovl@1400d000 {
   compatible = "mediatek,mt8173-disp-ovl";
   reg = <0 0x1400d000 0 0x1000>;
   interrupts = <0 189 8>;
   power-domains = <&scpsys 0>;
   clocks = <&mmsys 17>;
   iommus = <&iommu1 (((4) << 5) | (0))>;
   mediatek,larb = <&larb4>;
  };

  rdma0: rdma@1400e000 {
   compatible = "mediatek,mt8173-disp-rdma";
   reg = <0 0x1400e000 0 0x1000>;
   interrupts = <0 190 8>;
   power-domains = <&scpsys 0>;
   clocks = <&mmsys 18>;
   iommus = <&iommu0 (((0) << 5) | (1))>;
   mediatek,larb = <&larb0>;
  };

  rdma1: rdma@1400f000 {
   compatible = "mediatek,mt8173-disp-rdma";
   reg = <0 0x1400f000 0 0x1000>;
   interrupts = <0 191 8>;
   power-domains = <&scpsys 0>;
   clocks = <&mmsys 19>;
   iommus = <&iommu1 (((4) << 5) | (1))>;
   mediatek,larb = <&larb4>;
  };

  wdma0: wdma@14011000 {
   compatible = "mediatek,mt8173-disp-wdma";
   reg = <0 0x14011000 0 0x1000>;
   interrupts = <0 193 8>;
   power-domains = <&scpsys 0>;
   clocks = <&mmsys 21>;
   iommus = <&iommu0 (((0) << 5) | (2))>;
   mediatek,larb = <&larb0>;
  };

  wdma1: wdma@14012000 {
   compatible = "mediatek,mt8173-disp-wdma";
   reg = <0 0x14012000 0 0x1000>;
   interrupts = <0 194 8>;
   power-domains = <&scpsys 0>;
   clocks = <&mmsys 22>;
   iommus = <&iommu1 (((4) << 5) | (2))>;
   mediatek,larb = <&larb4>;
  };

  color0: color@14013000 {
   compatible = "mediatek,mt8173-disp-color";
   reg = <0 0x14013000 0 0x1000>;
   interrupts = <0 195 8>;
   power-domains = <&scpsys 0>;
   clocks = <&mmsys 23>;
  };

  color1: color@14014000 {
   compatible = "mediatek,mt8173-disp-color";
   reg = <0 0x14014000 0 0x1000>;
   interrupts = <0 196 8>;
   power-domains = <&scpsys 0>;
   clocks = <&mmsys 24>;
  };

  aal0: aal@14015000 {
   compatible = "mediatek,mt8173-disp-aal";
   reg = <0 0x14015000 0 0x1000>;
   interrupts = <0 197 8>;
   power-domains = <&scpsys 0>;
   clocks = <&mmsys 25>;
  };

  gamma@14016000 {
   compatible = "mediatek,mt8173-disp-gamma";
   reg = <0 0x14016000 0 0x1000>;
   interrupts = <0 198 8>;
   power-domains = <&scpsys 0>;
   clocks = <&mmsys 26>;
  };

  split@14019000 {
   compatible = "mediatek,mt8173-disp-split";
   reg = <0 0x14019000 0 0x1000>;
   power-domains = <&scpsys 0>;
   clocks = <&mmsys 29>;
  };

  ufoe@1401a000 {
   compatible = "mediatek,mt8173-disp-ufoe";
   reg = <0 0x1401a000 0 0x1000>;
   interrupts = <0 199 8>;
   power-domains = <&scpsys 0>;
   clocks = <&mmsys 27>;
  };

  dsi0: dsi@1401b000 {
   compatible = "mediatek,mt8173-dsi";
   reg = <0 0x1401b000 0 0x1000>;
   interrupts = <0 96 8>;
   power-domains = <&scpsys 0>;
   clocks = <&mmsys 36>,
     <&mmsys 37>,
     <&mipi_tx0>;
   clock-names = "engine", "digital", "hs";
   phys = <&mipi_tx0>;
   phy-names = "dphy";
   status = "disabled";
  };

  dsi1: dsi@1401c000 {
   compatible = "mediatek,mt8173-dsi";
   reg = <0 0x1401c000 0 0x1000>;
   interrupts = <0 97 8>;
   power-domains = <&scpsys 0>;
   clocks = <&mmsys 38>,
     <&mmsys 39>,
     <&mipi_tx1>;
   clock-names = "engine", "digital", "hs";
   phy = <&mipi_tx1>;
   phy-names = "dphy";
   status = "disabled";
  };

  dpi0: dpi@1401d000 {
   compatible = "mediatek,mt2712-dpi";
   reg = <0 0x1401d000 0 0x1000>;
   interrupts = <0 102 8>;
   power-domains = <&scpsys 0>;
   clocks = <&mmsys 40>,
     <&mmsys 41>,
     <&apmixedsys 6>;
   clock-names = "pixel", "engine", "pll";
   status = "disabled";
  };

  pwm0: pwm@1401e000 {
   compatible = "mediatek,mt8173-disp-pwm",
         "mediatek,mt6595-disp-pwm";
   reg = <0 0x1401e000 0 0x1000>;
   #pwm-cells = <2>;
   clocks = <&mmsys 33>,
     <&mmsys 32>;
   clock-names = "main", "mm";
   status = "disabled";
  };

  pwm1: pwm@1401f000 {
   compatible = "mediatek,mt8173-disp-pwm",
         "mediatek,mt6595-disp-pwm";
   reg = <0 0x1401f000 0 0x1000>;
   #pwm-cells = <2>;
   clocks = <&mmsys 35>,
     <&mmsys 34>;
   clock-names = "main", "mm";
   status = "disabled";
  };

  mutex: mutex@14020000 {
   compatible = "mediatek,mt2712-disp-mutex";
   reg = <0 0x14020000 0 0x1000>;
   interrupts = <0 177 8>;
   power-domains = <&scpsys 0>;
   clocks = <&mmsys 15>;
  };

  larb0: larb@14021000 {
   compatible = "mediatek,mt2712-smi-larb";
   reg = <0 0x14021000 0 0x1000>;
   mediatek,smi = <&smi_common0>;
   mediatek,larbidx = <0>;
   power-domains = <&scpsys 0>;
   clocks = <&clk26m>, <&clk26m>;
   clock-names = "apb", "smi";
  };

  smi_common0: smi@14022000 {
   compatible = "mediatek,mt2712-smi-common";
   reg = <0 0x14022000 0 0x1000>;
   power-domains = <&scpsys 0>;
   clocks = <&clk26m>, <&clk26m>;
   clock-names = "apb", "smi";
  };

  od0: od@14023000 {
   compatible = "mediatek,mt8173-disp-od";
   reg = <0 0x14023000 0 0x1000>;
   clocks = <&mmsys 31>;
  };

  dpi1: dpi@14024000 {
   compatible = "mediatek,mt2712-dpi";
   reg = <0 0x14024000 0 0x1000>;
   interrupts = <0 111 8>;
   power-domains = <&scpsys 0>;
   clocks = <&mmsys 42>,
     <&mmsys 43>,
     <&apmixedsys 7>;
   clock-names = "pixel", "engine", "pll";
   status = "disabled";
  };

  lvds0: lvds@14026000 {
   compatible = "mediatek,mt8173-lvds";
   reg = <0 0x14026000 0 0x1000>;
   power-domains = <&scpsys 0>;
   clocks = <&mmsys 44>,
     <&mmsys 45>,
     <&topckgen 132>,
     <&topckgen 53>,
     <&topckgen 54>,
     <&lvds_tx0>;
   clock-names = "pixel", "cts", "lvdsdpi_sel", "lvds_d1", "lvds_d2", "pll";
   phys = <&lvds_tx0>;
   phy-names = "lvds";
   status = "disabled";
  };

  larb4: larb@14027000 {
   compatible = "mediatek,mt2712-smi-larb";
   reg = <0 0x14027000 0 0x1000>;
   mediatek,smi = <&smi_common1>;
   mediatek,larbidx = <4>;
   power-domains = <&scpsys 0>;
   clocks = <&clk26m>, <&clk26m>;
   clock-names = "apb", "smi";
  };

  color2: color@14029000 {
   compatible = "mediatek,mt8173-disp-color";
   reg = <0 0x14029000 0 0x1000>;
   interrupts = <0 263 8>;
   power-domains = <&scpsys 0>;
   clocks = <&mmsys 53>;
  };

  aal1: aal@1402a000 {
   compatible = "mediatek,mt8173-disp-aal";
   reg = <0 0x1402a000 0 0x1000>;
   interrupts = <0 260 8>;
   power-domains = <&scpsys 0>;
   clocks = <&mmsys 54>;
  };

  od1: od@1402b000 {
   compatible = "mediatek,mt8173-disp-od";
   reg = <0 0x1402b000 0 0x1000>;
   clocks = <&mmsys 55>;
  };

  ovl2: ovl@1402c000 {
   compatible = "mediatek,mt8173-disp-ovl";
   reg = <0 0x1402c000 0 0x1000>;
   interrupts = <0 262 8>;
   power-domains = <&scpsys 0>;
   clocks = <&mmsys 51>;
   iommus = <&iommu1 (((5) << 5) | (0))>;
   mediatek,larb = <&larb5>;
  };

  wdma2: wdma@1402d000 {
   compatible = "mediatek,mt8173-disp-wdma";
   reg = <0 0x1402d000 0 0x1000>;
   interrupts = <0 264 8>;
   power-domains = <&scpsys 0>;
   clocks = <&mmsys 52>;
   iommus = <&iommu1 (((5) << 5) | (1))>;
   mediatek,larb = <&larb5>;
  };

  lvds1: lvds@1402e000 {
   compatible = "mediatek,mt8173-lvds";
   reg = <0 0x1402e000 0 0x1000>;
   power-domains = <&scpsys 0>;
   clocks = <&mmsys 56>,
     <&mmsys 57>,
     <&topckgen 118>,
     <&topckgen 57>,
     <&topckgen 58>,
     <&lvds_tx1>;
   clock-names = "pixel", "cts", "lvdsdpi_sel", "lvds_d1", "lvds_d2", "pll";
   phys = <&lvds_tx1>;
   phy-names = "lvds";
   status = "disabled";
  };

  larb5: larb@14030000 {
   compatible = "mediatek,mt2712-smi-larb";
   reg = <0 0x14030000 0 0x1000>;
   mediatek,smi = <&smi_common1>;
   mediatek,larbidx = <5>;
   power-domains = <&scpsys 0>;
   clocks = <&clk26m>, <&clk26m>;
   clock-names = "apb", "smi";
  };

  smi_common1: smi@14031000 {
   compatible = "mediatek,mt2712-smi-common";
   reg = <0 0x14031000 0 0x1000>;
   power-domains = <&scpsys 0>;
   clocks = <&clk26m>, <&clk26m>;
   clock-names = "apb", "smi";
  };

  larb7: larb@14032000 {
   compatible = "mediatek,mt2712-smi-larb";
   reg = <0 0x14032000 0 0x1000>;
   mediatek,smi = <&smi_common1>;
   mediatek,larbidx = <7>;
   power-domains = <&scpsys 0>;
   clocks = <&clk26m>, <&clk26m>;
   clock-names = "apb", "smi";
  };

  dsi2: dsi@14035000 {
   compatible = "mediatek,mt8173-dsi";
   reg = <0 0x14035000 0 0x1000>;
   interrupts = <0 266 8>;
   power-domains = <&scpsys 0>;
   clocks = <&mmsys 61>,
     <&mmsys 62>,
     <&mipi_tx2>;
   clock-names = "engine", "digital", "hs";
   phys = <&mipi_tx2>;
   phy-names = "dphy";
   status = "disabled";
  };

  dsi3: dsi@14036000 {
   compatible = "mediatek,mt8173-dsi";
   reg = <0 0x14036000 0 0x1000>;
   interrupts = <0 267 8>;
   power-domains = <&scpsys 0>;
   clocks = <&mmsys 63>,
     <&mmsys 64>,
     <&mipi_tx3>;
   clock-names = "engine", "digital", "hs";
   phy = <&mipi_tx3>;
   phy-names = "dphy";
   status = "disabled";
  };

  imgsys: syscon@15000000 {
   compatible = "mediatek,mt2712-imgsys", "syscon";
   reg = <0 0x15000000 0 0x1000>;
   #clock-cells = <1>;
  };

  larb2: larb@15001000 {
   compatible = "mediatek,mt2712-smi-larb";
   reg = <0 0x15001000 0 0x1000>;
   mediatek,smi = <&smi_common0>;
   mediatek,larbidx = <2>;
   power-domains = <&scpsys 3>;
   clocks = <&clk26m>, <&clk26m>;
   clock-names = "apb", "smi";
  };

  bdpsys: syscon@15010000 {
   compatible = "mediatek,mt2712-bdpsys", "syscon";
   reg = <0 0x15010000 0 0x1000>;
   #clock-cells = <1>;
  };

  vdecsys: clock-controller@16000000 {
   compatible = "mediatek,mt2712-vdecsys", "syscon";
   reg = <0 0x16000000 0 0x1000>;
   #clock-cells = <1>;
  };

  vcodec_dec: codec@16000000 {
   compatible = "mediatek,mt2712-vcodec-dec";
   reg = <0 0x16000000 0 0x100>,
     <0 0x16025000 0 0x1000>,
     <0 0x16020000 0 0x800>,
     <0 0x16020800 0 0x800>,
     <0 0x16021000 0 0x1000>,
     <0 0x16022000 0 0x1000>,
     <0 0x16023000 0 0x1000>,
     <0 0x16024000 0 0x1000>,
     <0 0x16026800 0 0x800>,
     <0 0x16026000 0 0x800>,
     <0 0x16027800 0 0x800>,
     <0 0x16028000 0 0x400>,
     <0 0x16028400 0 0x400>,
     <0 0x16030000 0 0x1000>;
   interrupts = <0 212 8>;
   mediatek,larb = <&larb1>;
   iommus = <&iommu0 (((1) << 5) | (0))>,
     <&iommu0 (((1) << 5) | (1))>,
     <&iommu0 (((1) << 5) | (5))>,
     <&iommu0 (((1) << 5) | (6))>,
     <&iommu0 (((1) << 5) | (7))>,
     <&iommu0 (((1) << 5) | (3))>,
     <&iommu0 (((1) << 5) | (4))>,
     <&iommu0 (((1) << 5) | (9))>,
     <&iommu0 (((1) << 5) | (2))>,
     <&iommu0 (((1) << 5) | (10))>;
   mediatek,vcu = <&vcu>;
   power-domains = <&scpsys 1>;
   clocks = <&apmixedsys 2>,
     <&topckgen 25>,
     <&topckgen 123>,
     <&topckgen 102>,
     <&topckgen 70>,
     <&apmixedsys 3>,
     <&topckgen 102>,
     <&topckgen 70>,
     <&vdecsys 2>;
   clock-names = "vcodecpll",
          "univpll_d2",
          "clk_cci400_sel",
          "vdec_sel",
          "vdecpll",
          "vencpll",
          "venc_lt_sel",
          "vdec_bus_clk_src",
          "img_resz";
  };

  vcu: vcu@0 {
   compatible = "mediatek,mt2712-vcu";
   mediatek,vcuid = <0>;
   mediatek,vcuname = "vpu";
   reg = <0 0x16000000 0 0x40000>,
     <0 0x18004000 0 0x1000>,
     <0 0x19002000 0 0x1000>;
   iommus = <&iommu0 (((3) << 5) | (0))>;
  };

  mdp_vcu: vcu@1 {
   compatible = "mediatek,mt2712-vcu";
   mediatek,vcuid = <1>;
   mediatek,vcuname = "vpu1";
   iommus = <&iommu0 (((3) << 5) | (0))>;
  };

  larb1: larb@16010000 {
   compatible = "mediatek,mt2712-smi-larb";
   reg = <0 0x16010000 0 0x1000>;
   mediatek,smi = <&smi_common0>;
   mediatek,larbidx = <1>;
   power-domains = <&scpsys 1>;
   clocks = <&clk26m>, <&clk26m>;
   clock-names = "apb", "smi";
  };

  vencsys: syscon@18000000 {
   compatible = "mediatek,mt2712-vencsys", "syscon";
   reg = <0 0x18000000 0 0x1000>;
   #clock-cells = <1>;
  };

  larb3: larb@18001000 {
   compatible = "mediatek,mt2712-smi-larb";
   reg = <0 0x18001000 0 0x1000>;
   mediatek,smi = <&smi_common0>;
   mediatek,larbidx = <3>;
   power-domains = <&scpsys 2>;
   clocks = <&clk26m>, <&clk26m>;
   clock-names = "apb", "smi";
  };

  larb6: larb@18002000 {
   compatible = "mediatek,mt2712-smi-larb";
   reg = <0 0x18002000 0 0x1000>;
   mediatek,smi = <&smi_common0>;
   mediatek,larbidx = <6>;
   power-domains = <&scpsys 2>;
   clocks = <&clk26m>, <&clk26m>;
   clock-names = "apb", "smi";
  };

  vcodec_enc: codec@18004000 {
   compatible = "mediatek,mt2712-vcodec-enc";
   reg = <0 0x18004000 0 0x1000>;
   interrupts = <0 206 8>;
   mediatek,larb = <&larb3>;
   iommus = <&iommu0 (((3) << 5) | (0))>,
     <&iommu0 (((3) << 5) | (1))>,
     <&iommu0 (((3) << 5) | (2))>,
     <&iommu0 (((3) << 5) | (3))>,
     <&iommu0 (((3) << 5) | (4))>,
     <&iommu0 (((3) << 5) | (7))>,
     <&iommu0 (((3) << 5) | (5))>,
     <&iommu0 (((3) << 5) | (8))>,
     <&iommu0 (((3) << 5) | (6))>;
   mediatek,vcu = <&vcu>;
   power-domains = <&scpsys 2>;
   clocks = <&topckgen 26>,
     <&topckgen 103>;
   clock-names = "venc_sel_src",
          "venc_sel";
  };

  jpgdecsys: syscon@19000000 {
   compatible = "mediatek,mt2712-jpgdecsys", "syscon";
   reg = <0 0x19000000 0 0x1000>;
   #clock-cells = <1>;
  };

  jpegdec: jpegdec@19001000 {
   compatible = "mediatek,mt2712-jpgdec";
   reg = <0 0x19001000 0 0x1000>;
   interrupts = <0 211 8>;
   clocks = <&topckgen 155>,
     <&jpgdecsys 1>;
   clock-names = "jpgdec-smi",
          "jpgdec";
   power-domains = <&scpsys 2>;
   mediatek,larb = <&larb6>;
   iommus = <&iommu0 (((6) << 5) | (0))>,
     <&iommu0 (((6) << 5) | (2))>;
  };

  jpegdec1: jpegdec@19002000 {
   compatible = "mediatek,mt2712-jpgdec";
   reg = <0 0x19002000 0 0x1000>;
   interrupts = <0 208 8>;
   clocks = <&topckgen 155>,
     <&jpgdecsys 0>;
   clock-names = "jpgdec-smi",
          "jpgdec";
   power-domains = <&scpsys 2>;
   mediatek,larb = <&larb6>;
   iommus = <&iommu0 (((6) << 5) | (1))>,
     <&iommu0 (((6) << 5) | (3))>;
  };

  afe: audio-controller@11220000 {
   compatible = "mediatek,mt2712-audio";
   reg = <0 0x11220000 0 0x1600>,
         <0 0x112a0000 0 0x20000>;
   interrupts = <0 242 8>,
         <0 142 8>;
   tdm-mode = <2>;
   tdm-in-lrck-setting = <0 0>;
   power-domains = <&scpsys 4>;
   clocks = <&topckgen 116>,
     <&topckgen 166>,
     <&topckgen 167>,
     <&topckgen 140>,
     <&topckgen 141>,
     <&topckgen 138>,
     <&topckgen 139>,
     <&topckgen 145>,
     <&topckgen 146>,
     <&topckgen 147>,
     <&topckgen 148>,
     <&topckgen 149>,
     <&topckgen 150>,
     <&topckgen 151>,
     <&topckgen 152>,
     <&topckgen 169>,
     <&topckgen 170>,
     <&topckgen 171>,
     <&topckgen 172>,
     <&topckgen 173>,
     <&topckgen 174>,
     <&topckgen 175>,
     <&topckgen 176>,
     <&topckgen 177>,
     <&topckgen 178>,
     <&topckgen 179>,
     <&topckgen 180>,
     <&topckgen 181>,
     <&topckgen 182>,
     <&topckgen 183>,
     <&topckgen 184>,
     <&apmixedsys 4>,
     <&apmixedsys 5>,
     <&clkaud_ext_i_1>,
     <&clkaud_ext_i_2>,
     <&clk26m>,
     <&topckgen 7>,
     <&topckgen 17>,
     <&topckgen 34>,
     <&topckgen 32>,
     <&topckgen 14>,
     <&topckgen 15>,
     <&topckgen 43>,
     <&topckgen 44>,
     <&topckgen 45>,
     <&topckgen 46>,
     <&topckgen 47>,
     <&topckgen 48>,
     <&topckgen 49>,
     <&topckgen 50>,
     <&topckgen 51>,
     <&topckgen 52>,
     <&topckgen 142>,
     <&topckgen 31>,
     <&topckgen 30>,
     <&topckgen 13>;

   clock-names = "aud_intbus_sel",
     "aud_apll1_sel",
     "aud_apll2_sel",
     "a1sys_hp_sel",
     "a2sys_hp_sel",
     "apll_sel",
     "apll2_sel",
     "i2so1_sel",
     "i2so2_sel",
     "i2so3_sel",
     "tdmo0_sel",
     "tdmo1_sel",
     "i2si1_sel",
     "i2si2_sel",
     "i2si3_sel",
     "apll_div0",
     "apll_div1",
     "apll_div2",
     "apll_div3",
     "apll_div4",
     "apll_div5",
     "apll_div6",
     "apll_div7",
     "apll_div_pdn0",
     "apll_div_pdn1",
     "apll_div_pdn2",
     "apll_div_pdn3",
     "apll_div_pdn4",
     "apll_div_pdn5",
     "apll_div_pdn6",
     "apll_div_pdn7",
     "apll1",
     "apll2",
     "clkaud_ext_i_1",
     "clkaud_ext_i_2",
     "clk26m",
     "syspll1_d4",
     "syspll4_d2",
     "univpll3_d2",
     "univpll2_d8",
     "syspll3_d2",
     "syspll3_d4",
     "apll1_ck",
     "apll1_d2",
     "apll1_d4",
     "apll1_d8",
     "apll1_d16",
     "apll2_ck",
     "apll2_d2",
     "apll2_d4",
     "apll2_d8",
     "apll2_d16",
     "asm_l_sel",
     "univpll2_d4",
     "univpll2_d2",
     "syspll_d5";
  };
  mt2712_codec:mt2712_codec {
    compatible = "mediatek,mt2712-codec";
    reg = <0 0x11221600 0 0xa00>;
    mediatek,apmixedsys-regmap = <&apmixedsys>;
  };



  pcie0_phy: pciephy@1a147000 {
   compatible = "mediatek,pcie-phy";
   reg = <0 0x1a147000 0 0x0800>;
   #phy-cells = <0>;
  };

  pcie1_phy: pciephy@1a147800 {
   compatible = "mediatek,pcie-phy";
   reg = <0 0x1a147800 0 0x0800>;
   #phy-cells = <0>;
  };
 };

 clkitg: clkitg {
  compatible = "simple-bus";
 };

 clkao: clkao {
  compatible = "simple-bus";
 };

 gps {
  compatible = "mediatek,mt3326-gps";
 };
};

# 1 "arch/arm64/boot/dts/mediatek/mt2712-clkitg.dtsi" 1
&clkitg {
 bring-up {
  compatible = "mediatek,clk-bring-up";
  clocks =
   <&apmixedsys 0>,
   <&apmixedsys 1>,
   <&apmixedsys 2>,
   <&apmixedsys 3>,
   <&apmixedsys 4>,
   <&apmixedsys 5>,
   <&apmixedsys 6>,
   <&apmixedsys 7>,
   <&apmixedsys 8>,
   <&apmixedsys 9>,
   <&apmixedsys 10>,
   <&apmixedsys 11>,
   <&apmixedsys 12>,
   <&apmixedsys 13>,
   <&apmixedsys 14>,
   <&apmixedsys 15>,
   <&apmixedsys 16>,
   <&bdpsys 0>,
   <&bdpsys 1>,
   <&bdpsys 2>,
   <&bdpsys 3>,
   <&bdpsys 4>,
   <&bdpsys 5>,
   <&bdpsys 6>,
   <&bdpsys 7>,
   <&bdpsys 8>,
   <&bdpsys 9>,
   <&bdpsys 10>,
   <&bdpsys 11>,
   <&bdpsys 12>,
   <&bdpsys 13>,
   <&bdpsys 14>,
   <&bdpsys 15>,
   <&bdpsys 16>,
   <&bdpsys 17>,
   <&bdpsys 18>,
   <&bdpsys 19>,
   <&bdpsys 20>,
   <&bdpsys 21>,
   <&bdpsys 22>,
   <&bdpsys 23>,
   <&bdpsys 24>,
   <&bdpsys 25>,
   <&bdpsys 26>,
   <&bdpsys 27>,
   <&infracfg 0>,
   <&infracfg 1>,
   <&infracfg 2>,
   <&infracfg 3>,
   <&infracfg 4>,
   <&infracfg 5>,
   <&infracfg 6>,
   <&infracfg 7>,
   <&imgsys 0>,
   <&imgsys 1>,
   <&imgsys 2>,
   <&imgsys 3>,
   <&imgsys 4>,
   <&imgsys 5>,
   <&imgsys 6>,
   <&imgsys 7>,
   <&imgsys 8>,
   <&imgsys 9>,
   <&jpgdecsys 0>,
   <&jpgdecsys 1>,
   <&mfgcfg 0>,
   <&mmsys 0>,
   <&mmsys 1>,
   <&mmsys 2>,
   <&mmsys 3>,
   <&mmsys 4>,
   <&mmsys 5>,
   <&mmsys 6>,
   <&mmsys 7>,
   <&mmsys 8>,
   <&mmsys 9>,
   <&mmsys 10>,
   <&mmsys 11>,
   <&mmsys 12>,
   <&mmsys 13>,
   <&mmsys 14>,
   <&mmsys 15>,
   <&mmsys 16>,
   <&mmsys 17>,
   <&mmsys 18>,
   <&mmsys 19>,
   <&mmsys 20>,
   <&mmsys 21>,
   <&mmsys 22>,
   <&mmsys 23>,
   <&mmsys 24>,
   <&mmsys 25>,
   <&mmsys 26>,
   <&mmsys 27>,
   <&mmsys 28>,
   <&mmsys 29>,
   <&mmsys 30>,
   <&mmsys 31>,
   <&mmsys 32>,
   <&mmsys 33>,
   <&mmsys 34>,
   <&mmsys 35>,
   <&mmsys 36>,
   <&mmsys 37>,
   <&mmsys 38>,
   <&mmsys 39>,
   <&mmsys 40>,
   <&mmsys 41>,
   <&mmsys 42>,
   <&mmsys 43>,
   <&mmsys 44>,
   <&mmsys 45>,
   <&mmsys 46>,
   <&mmsys 47>,
   <&mmsys 48>,
   <&mmsys 49>,
   <&mmsys 50>,
   <&mmsys 51>,
   <&mmsys 52>,
   <&mmsys 53>,
   <&mmsys 54>,
   <&mmsys 55>,
   <&mmsys 56>,
   <&mmsys 57>,
   <&mmsys 58>,
   <&mmsys 59>,
   <&mmsys 60>,
   <&mmsys 61>,
   <&mmsys 62>,
   <&mmsys 63>,
   <&mmsys 64>,
   <&pericfg 0>,
   <&pericfg 1>,
   <&pericfg 2>,
   <&pericfg 3>,
   <&pericfg 4>,
   <&pericfg 5>,
   <&pericfg 6>,
   <&pericfg 7>,
   <&pericfg 8>,
   <&pericfg 9>,
   <&pericfg 10>,
   <&pericfg 11>,
   <&pericfg 12>,
   <&pericfg 13>,
   <&pericfg 14>,
   <&pericfg 15>,
   <&pericfg 16>,
   <&pericfg 17>,
   <&pericfg 18>,
   <&pericfg 19>,
   <&pericfg 20>,
   <&pericfg 21>,
   <&pericfg 22>,
   <&pericfg 23>,
   <&pericfg 24>,
   <&pericfg 25>,
   <&pericfg 26>,
   <&pericfg 27>,
   <&pericfg 28>,
   <&pericfg 29>,
   <&pericfg 30>,
   <&pericfg 31>,
   <&pericfg 32>,
   <&pericfg 33>,
   <&pericfg 34>,
   <&pericfg 35>,
   <&pericfg 36>,
   <&pericfg 37>,
   <&pericfg 38>,
   <&pericfg 39>,
   <&pericfg 40>,
   <&pericfg 41>,
   <&pericfg 42>,
   <&pericfg 43>,
   <&pericfg 44>,
   <&pericfg 45>,
   <&pericfg 46>,
   <&pericfg 47>,
   <&topckgen 177>,
   <&topckgen 178>,
   <&topckgen 179>,
   <&topckgen 180>,
   <&topckgen 181>,
   <&topckgen 182>,
   <&topckgen 183>,
   <&topckgen 184>,
   <&vdecsys 0>,
   <&vdecsys 1>,
   <&vdecsys 2>,
   <&vencsys 0>,
   <&vencsys 1>,
   <&vencsys 2>;

  clock-names =
   "0", "1", "2", "3", "4", "5", "6", "7", "8", "9",
   "10", "11", "12", "13", "14", "15", "16", "17", "18", "19",
   "20", "21", "22", "23", "24", "25", "26", "27", "28", "29",
   "30", "31", "32", "33", "34", "35", "36", "37", "38", "39",
   "40", "41", "42", "43", "44", "45", "46", "47", "48", "49",
   "50", "51", "52", "53", "54", "55", "56", "57", "58", "59",
   "60", "61", "62", "63", "64", "65", "66", "67", "68", "69",
   "70", "71", "72", "73", "74", "75", "76", "77", "78", "79",
   "80", "81", "82", "83", "84", "85", "86", "87", "88", "89",
   "90", "91", "92", "93", "94", "95", "96", "97", "98", "99",
   "100", "101", "102", "103", "104", "105", "106", "107", "108", "109",
   "110", "111", "112", "113", "114", "115", "116", "117", "118", "119",
   "120", "121", "122", "123", "124", "125", "126", "127", "128", "129",
   "130", "131", "132", "133", "134", "135", "136", "137", "138", "139",
   "140", "141", "142", "143", "144", "145", "146", "147", "148", "149",
   "150", "151", "152", "153", "154", "155", "156", "157", "158", "159",
   "160", "161", "162", "163", "164", "165", "166", "167", "168", "169",
   "170", "171", "172", "173", "174", "175", "176", "177", "178", "179",
   "180", "181", "182", "183", "184", "185", "186", "187", "188", "189",
   "190", "191", "192";
 };

 bring-up-pd-mm {
  compatible = "mediatek,scpsys-bring-up";
  power-domains = <&scpsys 0>;
 };

 bring-up-pd-vdec {
  compatible = "mediatek,scpsys-bring-up";
  power-domains = <&scpsys 1>;
 };

 bring-up-pd-venc {
  compatible = "mediatek,scpsys-bring-up";
  power-domains = <&scpsys 2>;
 };

 bring-up-pd-isp {
  compatible = "mediatek,scpsys-bring-up";
  power-domains = <&scpsys 3>;
 };

 bring-up-pd-audio {
  compatible = "mediatek,scpsys-bring-up";
  power-domains = <&scpsys 4>;
 };

 bring-up-pd-usb {
  compatible = "mediatek,scpsys-bring-up";
  power-domains = <&scpsys 5>;
 };

 bring-up-pd-usb2 {
  compatible = "mediatek,scpsys-bring-up";
  power-domains = <&scpsys 6>;
 };

 bring-up-pd-mfg {
  compatible = "mediatek,scpsys-bring-up";
  power-domains = <&scpsys 7>;
 };
};
# 1879 "arch/arm64/boot/dts/mediatek/mt2712.dtsi" 2
# 1 "arch/arm64/boot/dts/mediatek/mt2712-clkao.dtsi" 1
&clkao {
 status = "disabled";

 bring-up {
  compatible = "mediatek,clk-bring-up";
  clocks =
   <&apmixedsys 0>,
   <&apmixedsys 1>,
   <&apmixedsys 2>,
   <&apmixedsys 3>,
   <&apmixedsys 4>,
   <&apmixedsys 5>,
   <&apmixedsys 6>,
   <&apmixedsys 7>,
   <&apmixedsys 8>,
   <&apmixedsys 9>,
   <&apmixedsys 10>,
   <&apmixedsys 11>,
   <&apmixedsys 12>,
   <&apmixedsys 13>,
   <&apmixedsys 14>,
   <&apmixedsys 15>,
   <&apmixedsys 16>,
   <&bdpsys 0>,
   <&bdpsys 1>,
   <&bdpsys 2>,
   <&bdpsys 3>,
   <&bdpsys 4>,
   <&bdpsys 5>,
   <&bdpsys 6>,
   <&bdpsys 7>,
   <&bdpsys 8>,
   <&bdpsys 9>,
   <&bdpsys 10>,
   <&bdpsys 11>,
   <&bdpsys 12>,
   <&bdpsys 13>,
   <&bdpsys 14>,
   <&bdpsys 15>,
   <&bdpsys 16>,
   <&bdpsys 17>,
   <&bdpsys 18>,
   <&bdpsys 19>,
   <&bdpsys 20>,
   <&bdpsys 21>,
   <&bdpsys 22>,
   <&bdpsys 23>,
   <&bdpsys 24>,
   <&bdpsys 25>,
   <&bdpsys 26>,
   <&bdpsys 27>,
   <&infracfg 0>,
   <&infracfg 1>,
   <&infracfg 2>,
   <&infracfg 3>,
   <&infracfg 4>,
   <&infracfg 5>,
   <&infracfg 6>,
   <&infracfg 7>,
   <&imgsys 0>,
   <&imgsys 1>,
   <&imgsys 2>,
   <&imgsys 3>,
   <&imgsys 4>,
   <&imgsys 5>,
   <&imgsys 6>,
   <&imgsys 7>,
   <&imgsys 8>,
   <&imgsys 9>,
   <&jpgdecsys 0>,
   <&jpgdecsys 1>,
   <&mfgcfg 0>,
   <&mmsys 0>,
   <&mmsys 1>,
   <&mmsys 2>,
   <&mmsys 3>,
   <&mmsys 4>,
   <&mmsys 5>,
   <&mmsys 6>,
   <&mmsys 7>,
   <&mmsys 8>,
   <&mmsys 9>,
   <&mmsys 10>,
   <&mmsys 11>,
   <&mmsys 12>,
   <&mmsys 13>,
   <&mmsys 14>,
   <&mmsys 15>,
   <&mmsys 16>,
   <&mmsys 17>,
   <&mmsys 18>,
   <&mmsys 19>,
   <&mmsys 20>,
   <&mmsys 21>,
   <&mmsys 22>,
   <&mmsys 23>,
   <&mmsys 24>,
   <&mmsys 25>,
   <&mmsys 26>,
   <&mmsys 27>,
   <&mmsys 28>,
   <&mmsys 29>,
   <&mmsys 30>,
   <&mmsys 31>,
   <&mmsys 32>,
   <&mmsys 33>,
   <&mmsys 34>,
   <&mmsys 35>,
   <&mmsys 36>,
   <&mmsys 37>,
   <&mmsys 38>,
   <&mmsys 39>,
   <&mmsys 40>,
   <&mmsys 41>,
   <&mmsys 42>,
   <&mmsys 43>,
   <&mmsys 44>,
   <&mmsys 45>,
   <&mmsys 46>,
   <&mmsys 47>,
   <&mmsys 48>,
   <&mmsys 49>,
   <&mmsys 50>,
   <&mmsys 51>,
   <&mmsys 52>,
   <&mmsys 53>,
   <&mmsys 54>,
   <&mmsys 55>,
   <&mmsys 56>,
   <&mmsys 57>,
   <&mmsys 58>,
   <&mmsys 59>,
   <&mmsys 60>,
   <&mmsys 61>,
   <&mmsys 62>,
   <&mmsys 63>,
   <&mmsys 64>,
   <&pericfg 0>,
   <&pericfg 1>,
   <&pericfg 2>,
   <&pericfg 3>,
   <&pericfg 4>,
   <&pericfg 5>,
   <&pericfg 6>,
   <&pericfg 7>,
   <&pericfg 8>,
   <&pericfg 9>,
   <&pericfg 10>,
   <&pericfg 11>,
   <&pericfg 12>,
   <&pericfg 13>,
   <&pericfg 14>,
   <&pericfg 15>,
   <&pericfg 16>,
   <&pericfg 17>,
   <&pericfg 18>,
   <&pericfg 19>,
   <&pericfg 20>,
   <&pericfg 21>,
   <&pericfg 22>,
   <&pericfg 23>,
   <&pericfg 24>,
   <&pericfg 25>,
   <&pericfg 26>,
   <&pericfg 27>,
   <&pericfg 28>,
   <&pericfg 29>,
   <&pericfg 30>,
   <&pericfg 31>,
   <&pericfg 32>,
   <&pericfg 33>,
   <&pericfg 34>,
   <&pericfg 35>,
   <&pericfg 36>,
   <&pericfg 37>,
   <&pericfg 38>,
   <&pericfg 39>,
   <&pericfg 40>,
   <&pericfg 41>,
   <&pericfg 42>,
   <&pericfg 43>,
   <&pericfg 44>,
   <&pericfg 45>,
   <&pericfg 46>,
   <&pericfg 47>,
   <&topckgen 177>,
   <&topckgen 178>,
   <&topckgen 179>,
   <&topckgen 180>,
   <&topckgen 181>,
   <&topckgen 182>,
   <&topckgen 183>,
   <&topckgen 184>,
   <&vdecsys 0>,
   <&vdecsys 1>,
   <&vdecsys 2>,
   <&vencsys 0>,
   <&vencsys 1>,
   <&vencsys 2>;

  clock-names =
   "0", "1", "2", "3", "4", "5", "6", "7", "8", "9",
   "10", "11", "12", "13", "14", "15", "16", "17", "18", "19",
   "20", "21", "22", "23", "24", "25", "26", "27", "28", "29",
   "30", "31", "32", "33", "34", "35", "36", "37", "38", "39",
   "40", "41", "42", "43", "44", "45", "46", "47", "48", "49",
   "50", "51", "52", "53", "54", "55", "56", "57", "58", "59",
   "60", "61", "62", "63", "64", "65", "66", "67", "68", "69",
   "70", "71", "72", "73", "74", "75", "76", "77", "78", "79",
   "80", "81", "82", "83", "84", "85", "86", "87", "88", "89",
   "90", "91", "92", "93", "94", "95", "96", "97", "98", "99",
   "100", "101", "102", "103", "104", "105", "106", "107", "108", "109",
   "110", "111", "112", "113", "114", "115", "116", "117", "118", "119",
   "120", "121", "122", "123", "124", "125", "126", "127", "128", "129",
   "130", "131", "132", "133", "134", "135", "136", "137", "138", "139",
   "140", "141", "142", "143", "144", "145", "146", "147", "148", "149",
   "150", "151", "152", "153", "154", "155", "156", "157", "158", "159",
   "160", "161", "162", "163", "164", "165", "166", "167", "168", "169",
   "170", "171", "172", "173", "174", "175", "176", "177", "178", "179",
   "180", "181", "182", "183", "184", "185", "186", "187", "188", "189",
   "190", "191", "192";
 };

 bring-up-pd-mm {
  compatible = "mediatek,scpsys-bring-up";
  power-domains = <&scpsys 0>;
 };

 bring-up-pd-vdec {
  compatible = "mediatek,scpsys-bring-up";
  power-domains = <&scpsys 1>;
 };

 bring-up-pd-venc {
  compatible = "mediatek,scpsys-bring-up";
  power-domains = <&scpsys 2>;
 };

 bring-up-pd-isp {
  compatible = "mediatek,scpsys-bring-up";
  power-domains = <&scpsys 3>;
 };

 bring-up-pd-audio {
  compatible = "mediatek,scpsys-bring-up";
  power-domains = <&scpsys 4>;
 };

 bring-up-pd-usb {
  compatible = "mediatek,scpsys-bring-up";
  power-domains = <&scpsys 5>;
 };

 bring-up-pd-usb2 {
  compatible = "mediatek,scpsys-bring-up";
  power-domains = <&scpsys 6>;
 };

 bring-up-pd-mfg {
  compatible = "mediatek,scpsys-bring-up";
  power-domains = <&scpsys 7>;
 };
};
# 1879 "arch/arm64/boot/dts/mediatek/mt2712.dtsi" 2
# 17 "arch/arm64/boot/dts/mediatek/auto2712m1v1-common.dtsi" 2

/ {
 model = "MediaTek MT2712m1v1 board";
 compatible = "mediatek,mt2712m1v1", "mediatek,mt2712";

 aliases {
  serial0 = &uart0;
  serial1 = &uart1;
  serial2 = &uart2;
  serial3 = &uart3;
 };


 alsps:als_ps@0 {
  compatible = "mediatek,als_ps";
  status = "okay";
 };

 backlight_lcd0: backlight_lcd0 {
  compatible = "pwm-backlight";
  pwms = <&pwm0 0 1000000>;
  brightness-levels = <
   128 136 144 152 160 168 176 184
   192 200 208 216 224 232 240 248
   255
  >;
  default-brightness-level = <9>;
 };

 backlight_lcd1: backlight_lcd1 {
  compatible = "pwm-backlight";
  pwms = <&pwm1 0 1000000>;
  brightness-levels = <
   128 136 144 152 160 168 176 184
   192 200 208 216 224 232 240 248
   255
  >;
  default-brightness-level = <9>;
 };

 barometer@0 {
  compatible = "mediatek,barometer";
 };

 batchsensor@0 {
  compatible = "mediatek,batchsensor";
 };

 bt_sco_codec:bt_sco_codec {
  compatible = "linux,bt-sco";
 };

 cust_alsps_1 {
  compatible = "mediatek,CM36686_1";
  i2c_num = <5>;
  i2c_addr = <0x60 0x00 0x00 0x00>;
  polling_mode_ps = <0>;
  polling_mode_als = <1>;
  power_id = <0xffff>;
  power_vol = <0>;
  als_level = <5 10 25 50 100 150 200 400 1000 1500 2000 3000 5000 8000 10000>;

  als_value = <10 50 100 150 200 250 280 280 1600 1600 1600 6000 6000 9000 10240 10240>;

  ps_threshold_high = <120>;
  ps_threshold_low = <60>;
  is_batch_supported_ps = <0>;
  is_batch_supported_als = <0>;
 };

 cust_alsps_2 {
  compatible = "mediatek,CM36686_2";
  i2c_num = <3>;
  i2c_addr = <0x60 0x00 0x00 0x00>;
  polling_mode_ps = <0>;
  polling_mode_als = <1>;
  power_id = <0xffff>;
  power_vol = <0>;
  als_level = <5 10 25 50 100 150 200 400 1000 1500 2000 3000 5000 8000 10000>;

  als_value = <10 50 100 150 200 250 280 280 1600 1600 1600 6000 6000 9000 10240 10240>;

  ps_threshold_high = <120>;
  ps_threshold_low = <60>;
  is_batch_supported_ps = <0>;
  is_batch_supported_als = <0>;
 };

 dummy_codec:dummy_codec {
  compatible = "mediatek,dummy-codec";
 };

 gsensor@0 {
  compatible = "mediatek,gsensor";
 };

 gyro:gyroscope@0 {
  compatible = "mediatek,gyroscope";
 };

 hwmsensor@0 {
  compatible = "mediatek,hwmsensor";
 };

 m_acc_pl@0 {
  compatible = "mediatek,m_acc_pl";
 };

 m_alsps_pl@0 {
  compatible = "mediatek,m_alsps_pl";
 };

 m_baro_pl@0 {
  compatible = "mediatek,m_baro_pl";
 };

 m_batch_pl@0 {
  compatible = "mediatek,m_batch_pl";
 };

 m_gyro_pl@0 {
  compatible = "mediatek,m_gyro_pl";
 };

 m_mag_pl@0 {
  compatible = "mediatek,m_mag_pl";
 };

 combo:connectivity-combo@0 {
  compatible = "mediatek,connectivity-combo";
  gpio_combo_pmu_en_pin = <&pio 149 0>;
  gpio_combo_rst_pin = <&pio 148 0>;
  gpio_wifi_eint_pin = <&pio 151 0>;
  gpio_pcm_daiclk_pin = <&pio 27 0>;
  gpio_pcm_daipcmin_pin = <&pio 26 0>;
  gpio_pcm_daipcmout_pin = <&pio 28 0>;
  gpio_pcm_daisync_pin = <&pio 29 0>;
  gpio_gps_lna_pin = <&pio 150 0>;
  gpio_combo_urxd_pin = <&pio 123 0>;
  gpio_combo_utxd_pin = <&pio 124 0>;
  pinctrl-names = "gpio_pmu_en_pull_dis",
        "gpio_pmu_en_in_pulldown",
        "gpio_rst_pull_dis",
        "gpio_wifi_eint_in_pull_dis",
        "gpio_wifi_eint_in_pullup",
        "gpio_pcm_daiclk_pull_dis",
        "gpio_pcm_daipcmin_pull_dis",
        "gpio_pcm_daipcmout_pull_dis",
        "gpio_pcm_daisync_pull_dis",
        "gpio_gps_lna_pull_dis",
        "gpio_urxd_uart_pull_dis",
        "gpio_urxd_gpio_in_pullup",
        "gpio_urxd_uart_out_low",
        "gpio_urxd_gpio_in_pull_dis",
        "gpio_utxd_uart_pull_dis";
  pinctrl-0 = <&pcfg_combo_pmu_en_pull_dis_cfgs>;
  pinctrl-1 = <&pcfg_combo_pmu_en_in_pulldown_cfgs>;
  pinctrl-2 = <&pcfg_combo_rst_pull_dis_cfgs>;
  pinctrl-3 = <&pcfg_combo_wifi_eint_in_pull_dis_cfgs>;
  pinctrl-4 = <&pcfg_combo_wifi_eint_in_pullup_cfgs>;
  pinctrl-5 = <&pcfg_combo_pcm_daiclk_pull_dis_cfgs>;
  pinctrl-6 = <&pcfg_combo_pcm_daipcmin_pull_dis_cfgs>;
  pinctrl-7 = <&pcfg_combo_pcm_daipcmout_pull_dis_cfgs>;
  pinctrl-8 = <&pcfg_combo_pcm_daisync_pull_dis_cfgs>;
  pinctrl-9 = <&pcfg_combo_gps_lna_pull_dis_cfgs>;
  pinctrl-10 = <&pcfg_combo_urxd_uart_pull_dis_cfgs>;
  pinctrl-11 = <&pcfg_combo_urxd_gpio_in_pullup_cfgs>;
  pinctrl-12 = <&pcfg_combo_urxd_uart_out_low_cfgs>;
  pinctrl-13 = <&pcfg_combo_urxd_gpio_in_pull_dis_cfgs>;
  pinctrl-14 = <&pcfg_combo_utxd_uart_pull_dis_cfgs>;
  interrupt-parent = <&pio>;
  interrupts = <156 8>;
  status = "okay";

  u2Part1OwnVersion = [06 01];
  u2Part1PeerVersion = [00 00];
  aucMacAddress = [00 00 00 00 00 00];
  aucCountryCode = [00 00];

  cTxPwr2G4Cck = [2C];
  cTxPwr2G4Dsss = [2C];
  acReserved = [00 00];

  cTxPwr2G4OFDM_BPSK = [28];
  cTxPwr2G4OFDM_QPSK = [28];
  cTxPwr2G4OFDM_16QAM = [28];
  cTxPwr2G4OFDM_Reserved = [28];
  cTxPwr2G4OFDM_48Mbps = [28];
  cTxPwr2G4OFDM_54Mbps = [28];

  cTxPwr2G4HT20_BPSK = [25];
  cTxPwr2G4HT20_QPSK = [25];
  cTxPwr2G4HT20_16QAM = [25];
  cTxPwr2G4HT20_MCS5 = [25];
  cTxPwr2G4HT20_MCS6 = [25];
  cTxPwr2G4HT20_MCS7 = [25];

  cTxPwr2G4HT40_BPSK = [23];
  cTxPwr2G4HT40_QPSK = [23];
  cTxPwr2G4HT40_16QAM = [23];
  cTxPwr2G4HT40_MCS5 = [23];
  cTxPwr2G4HT40_MCS6 = [23];
  cTxPwr2G4HT40_MCS7 = [23];

  cTxPwr5GOFDM_BPSK = [25];
  cTxPwr5GOFDM_QPSK = [25];
  cTxPwr5GOFDM_16QAM = [25];
  cTxPwr5GOFDM_Reserved = [25];
  cTxPwr5GOFDM_48Mbps = [25];
  cTxPwr5GOFDM_54Mbps = [25];

  cTxPwr5GHT20_BPSK = [23];
  cTxPwr5GHT20_QPSK = [23];
  cTxPwr5GHT20_16QAM = [23];
  cTxPwr5GHT20_MCS5 = [23];
  cTxPwr5GHT20_MCS6 = [23];
  cTxPwr5GHT20_MCS7 = [23];

  cTxPwr5GHT40_BPSK = [23];
  cTxPwr5GHT40_QPSK = [23];
  cTxPwr5GHT40_16QAM = [23];
  cTxPwr5GHT40_MCS5 = [23];
  cTxPwr5GHT40_MCS6 = [23];
  cTxPwr5GHT40_MCS7 = [23];

  aucEFUSE144 = [00 00 00 00 00 00 00 00
        00 00
        00 20 22 00
        00 00 00 00 00 00 00 00 00 00 00 00 00 00
        60 60 60
        00
        00
        00 00 00 00 00 00 00 00 00 00 00
        00 30 00 00 00 00 00 10
        00
        00 00 00 00 00 00 00
        23 23 23 23 23 20 1E 00 00 00 00
        01
        00 00 00 00 00 00 00 00
        00 00 00 00 00 00 00 00
        00 00 00 00 00 00 00 00
        00 00 00 00 00 00 00 00
        00 00 00 00 00 00 00 00
        00 00 00 00 00 00 00 00
        00 00 00 00 00 00 00 00
        00 00 00 00 00 00 00 00
        00 00 00 00 00 00 00 00];

  ucTxPwrValid = [01];
  ucSupport5GBand = [01];
  fg2G4BandEdgePwrUsed = [00];
  cBandEdgeMaxPwrCCK = [26];
  cBandEdgeMaxPwrOFDM20 = [1E];
  cBandEdgeMaxPwrOFDM40 = [1A];

  ucRegChannelListMap = [00];
  ucRegChannelListIndex = [00];

  aucRegSubbandInfo36 = [00 00 00 00 00 00
         00 00 00 00 00 00
         00 00 00 00 00 00
         00 00 00 00 00 00
         00 00 00 00 00 00
         00 00 00 00 00 00];
  aucReserved16 = [00 00 00 00 00 00 00 00
           00 00 00 00 00 00 00 00];
  u2Part2OwnVersion = [01 00];
  u2Part2PeerVersion = [00 00];
  uc2G4BwFixed20M = [00];
  uc5GBwFixed20M = [00];
  ucEnable5GBand = [01];
  ucRxDiversity = [00];

  rRssiPathCompensation = [00 00];
  fgRssiCompensationVaildbit = [00];
  ucGpsDesense = [00];
  u2FeatureReserved = [00 01];
  aucPreTailReserved = [00];
  aucTailReserved241 = [00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
            00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
            00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
            00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
            00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
            00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
            00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
            00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
            00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
            00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
            00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
            00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
            00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
            00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
            00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
            00];
 };

 memory@40000000 {
  device_type = "memory";
  reg = <0 0x40000000 0 0x40000000>;
 };

 extcon_usb: extcon_iddig {
  compatible = "linux,extcon-usb-gpio";
  id-gpio = <&pio 12 0>;
 };

 mmc_fixed_3v3: fixedregulator@0 {
  compatible = "regulator-fixed";
  regulator-name = "mmc_power";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  enable-active-high;
  regulator-always-on;
 };

 mmc_fixed_1v8_io: fixedregulator@1 {
  compatible = "regulator-fixed";
  regulator-name = "mmc_io";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
  enable-active-high;
  regulator-always-on;
 };

 mmc1_vqmmc: gpio-regulator@0 {
  compatible = "regulator-gpio";
  regulator-name = "mmc1_vqmmc";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <3300000>;
  gpios = <&pio 67 0>;
  states = <1800000 0x0
     3300000 0x1>;
  startup-delay-us = <5000>;
  enable-active-high;
  regulator-always-on;
 };

 mmc2_vqmmc: gpio-regulator@1 {
  compatible = "regulator-gpio";
  regulator-name = "mmc2_vqmmc";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <3300000>;
  gpios = <&pio 96 0>;
  states = <1800000 0x0
     3300000 0x1>;
  startup-delay-us = <5000>;
  enable-active-high;
  regulator-always-on;
 };

 msensor@0 {
  compatible = "mediatek,msensor";
 };

 orientation@0 {
  compatible = "mediatek,orientation";
 };

 usb_p0_vbus: regulator@2 {
  compatible = "regulator-fixed";
  regulator-name = "p0_vbus";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  gpio = <&pio 13 0>;
  enable-active-high;
 };

 usb_p1_vbus: regulator@3 {
  compatible = "regulator-fixed";
  regulator-name = "p1_vbus";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  gpio = <&pio 15 0>;
  enable-active-high;
  regulator-always-on;
 };

 usb_p2_vbus: regulator@4 {
  compatible = "regulator-fixed";
  regulator-name = "p2_vbus";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  gpio = <&pio 16 0>;
  enable-active-high;
 };

 usb_p3_vbus: regulator@5 {
  compatible = "regulator-fixed";
  regulator-name = "p3_vbus";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  gpio = <&pio 17 0>;
  enable-active-high;
  regulator-always-on;
 };

 panel: panel {
  compatible = "auo,g133han01";
  enable-gpios = <&pio 5 0>;
  port {
   panel_in: endpoint {
   remote-endpoint = <&lvds0_out>;
   };
  };
 };

 sound: sound {
  compatible = "mediatek,mt2712-d1v1-machine";
  mediatek,platform = <&afe>;

  audio-routing =
  "Line Out Jack", "AOUT1L",
  "Line Out Jack", "AOUT1R",
  "Line Out Jack", "AOUT2L",
  "Line Out Jack", "AOUT2R",
  "Line Out Jack", "AOUT3L",
  "Line Out Jack", "AOUT3R",
  "Line Out Jack", "AOUT4L",
  "Line Out Jack", "AOUT4R",
  "AIN1L", "AMIC",
  "AIN1R", "AMIC",
  "AIN2L", "Tuner In",
  "AIN2R", "Tuner In",
  "AIN3L", "Satellite Tuner In",
  "AIN3R", "Satellite Tuner In",
  "AIN3L", "AUX In",
  "AIN3R", "AUX In";
  mediatek,audio-codec = <&dummy_codec>;
  mediatek,audio-codec-bt-mrg = <&bt_sco_codec>;
  mediatek,audio-codec-tdmo = <&cs42448>;
  pinctrl-names = "default";
  pinctrl-0 = <&aud_pins_default>;
  status = "okay";
 };

 touch: touch@ {
  compatible = "mediatek,mt2712-touch";
 };
};

&auxadc {
 status = "okay";
};

&dpi0 {
 status = "okay";
 port {
  dpi0_out: endpoint {
   remote-endpoint = <&lvds0_in>;
  };
 };
};

&eth {
 pinctrl-names = "default";
 pinctrl-0 = <&ethphy_rst>;
 status = "okay";
};

&i2c0 {
 pinctrl-names = "default";
 pinctrl-0 = <&i2c0_pins>;
 status = "okay";
};

&i2c1 {
 pinctrl-names = "default";
 pinctrl-0 = <&i2c1_pins>;
 status = "okay";
};

&i2c2 {
 pinctrl-names = "default";
 pinctrl-0 = <&i2c2_pins>;
 status = "okay";
};

&i2c3 {
 pinctrl-names = "default";
 pinctrl-0 = <&i2c3_pins>;
 status = "okay";
 alsps_2@60 {
  compatible = "mediatek,alsps_2";
  reg = <0x60>;
 };
};

&i2c4 {
 pinctrl-names = "default";
 pinctrl-0 = <&i2c4_pins>;
 status = "okay";

 cs42448: cs42448@48 {
  compatible = "cirrus,cs42448";
  reg = <0x48>;
  clocks = <&topckgen 180>;
  clock-names = "mclk";
 };
};

&i2c5 {
 pinctrl-names = "default";
 pinctrl-0 = <&i2c5_pins>;
 status = "okay";
 alsps_1@60 {
  compatible = "mediatek,alsps_1";
  reg = <0x60>;
 };
};

&irrx {
 pinctrl-names = "default";
 pinctrl-0 = <&irrx_pins_ir_input>;
 status = "okay";
};

&keypad {
 pinctrl-names = "default";
 pinctrl-0 = <&kpd_pins_default>;
 status = "okay";
 mediatek,kpd-key-debounce = <1024>;
 mediatek,kpd-sw-pwrkey = <0>;
 mediatek,kpd-hw-pwrkey = <8>;
 mediatek,kpd-sw-rstkey = <0>;
 mediatek,kpd-hw-rstkey = <17>;
 mediatek,kpd-use-extend-type = <0>;

 mediatek,kpd-hw-map-num = <72>;

 mediatek,kpd-hw-init-map = <115 114 116 0 0 0 0 0 0

   113 237 103 0 0 0 0 0 0
   105 106 108 0 0 0 0 0 0
   0 0 0 0 0 0 0 0 0
   0 0 0 0 0 0 0 0 0
   0 0 0 0 0 0 0 0 0
   0 0 0 0 0 0 0 0 0
   0 0 0 0 0 0 0 0 0
   >;
 mediatek,kpd-pwrkey-eint-gpio = <0>;
 mediatek,kpd-pwkey-gpio-din = <0>;
 mediatek,kpd-hw-dl-key0 = <0>;
 mediatek,kpd-hw-dl-key1 = <17>;
 mediatek,kpd-hw-dl-key2 = <8>;
 mediatek,kpd-hw-recovery-key = <17>;
 mediatek,kpd-hw-factory-key = <0>;
};

&lvds0 {
 status = "okay";
 mediatek,dual-channel;
 ports {
  #address-cells = <1>;
  #size-cells = <0>;
  port@0 {
   reg = <0>;
   lvds0_in: endpoint {
    remote-endpoint = <&dpi0_out>;
   };
  };
  port@1 {
   reg = <1>;
   lvds0_out: endpoint {
    remote-endpoint = <&panel_in>;
   };
  };
 };
};

&lvds_tx0 {
 status = "okay";
};

&mmc1 {
 pinctrl-names = "default", "state_uhs";
 pinctrl-0 = <&mmc1_pins_default>;
 pinctrl-1 = <&mmc1_pins_uhs>;
 status = "okay";
 bus-width = <4>;
 max-frequency = <200000000>;
 cap-sd-highspeed;
 sd-uhs-sdr50;
 sd-uhs-sdr104;
 cd-gpios = <&pio 70 0>;
 vmmc-supply = <&mmc_fixed_3v3>;
 vqmmc-supply = <&mmc1_vqmmc>;
 assigned-clocks = <&topckgen 112>;
 assigned-clock-parents = <&topckgen 80>;
};

&mmc2 {
 pinctrl-names = "default", "state_uhs";
 pinctrl-0 = <&mmc2_pins_default>;
 pinctrl-1 = <&mmc2_pins_uhs>;
 status = "okay";
 bus-width = <4>;
 max-frequency = <200000000>;
 cap-sd-highspeed;
 sd-uhs-sdr50;
 sd-uhs-sdr104;
 cd-gpios = <&pio 94 0>;
 vmmc-supply = <&mmc_fixed_3v3>;
 vqmmc-supply = <&mmc2_vqmmc>;
 assigned-clocks = <&topckgen 112>;
 assigned-clock-parents = <&topckgen 80>;
};

&mmc3 {
 status = "okay";
 bus-width = <4>;
 max-frequency = <200000000>;
 cap-sd-highspeed;
 sd-uhs-sdr50;
 sd-uhs-sdr104;
};

&nor_flash {
 pinctrl-names = "default";
 pinctrl-0 = <&nor_pins_default>;
 status = "okay";
 flash@0 {
  compatible = "jedec,spi-nor";
  reg = <0>;
 };
};

&pcie {
 pinctrl-names = "default";
 pinctrl-0 = <&pcie_pinctl0>;
};

&pwm0 {
 pinctrl-names = "default";
 pinctrl-0 = <&disp_pwm0_pins>;
 status = "okay";
};

&pwm1 {
 pinctrl-names = "default";
 pinctrl-0 = <&disp_pwm1_pins>;
 status = "okay";
};

&pio {
 aud_pins_default: audiodefault {
  pins_cmd_dat {
   pinmux = <(((196) << 8) | 1)>,
     <(((197) << 8) | 1)>,
     <(((198) << 8) | 1)>,
     <(((199) << 8) | 1)>,
     <(((200) << 8) | 1)>,
     <(((201) << 8) | 1)>,
     <(((202) << 8) | 1)>,
     <(((203) << 8) | 1)>,
     <(((169) << 8) | 4)>,
     <(((170) << 8) | 4)>,
     <(((171) << 8) | 4)>,
     <(((172) << 8) | 4)>,
     <(((181) << 8) | 1)>,
     <(((182) << 8) | 1)>,
     <(((183) << 8) | 1)>,
     <(((184) << 8) | 1)>,
     <(((177) << 8) | 1)>,
     <(((178) << 8) | 1)>,
     <(((179) << 8) | 1)>,
     <(((180) << 8) | 1)>,
     <(((187) << 8) | 1)>,
     <(((188) << 8) | 1)>,
     <(((189) << 8) | 1)>,
     <(((190) << 8) | 1)>,
     <(((173) << 8) | 1)>,
     <(((174) << 8) | 1)>,
     <(((175) << 8) | 1)>,
     <(((176) << 8) | 1)>,
     <(((191) << 8) | 1)>,
     <(((192) << 8) | 1)>,
     <(((193) << 8) | 1)>,
     <(((194) << 8) | 1)>,
     <(((195) << 8) | 1)>;
   drive-strength = <12>;
   bias-pull-down;
  };
 };

 disp_pwm0_pins: disp_pwm0_pins {
  pins1 {
   pinmux = <(((4) << 8) | 2)>;
  };

  pins2 {
   pinmux = <(((6) << 8) | 0)>;
   output-high;
  };
 };

 disp_pwm1_pins: disp_pwm1_pins {
  pins1 {
   pinmux = <(((5) << 8) | 2)>;
  };

  pins2 {
   pinmux = <(((7) << 8) | 0)>;
   output-high;
  };
 };

 ethphy_rst: ethphy_rst {
  rest_pin {
   pinmux = <(((87) << 8) | 0)>;
   output-high;
  };
  eth_mux {
   pinmux = <(((75) << 8) | 1)>;
   drive-strength = <4>;
  };
 };

 kpd_pins_default: kpddefault {
  pins_cols {
   pinmux = <(((19) << 8) | 1)>,
     <(((21) << 8) | 1)>,
     <(((23) << 8) | 1)>;
   input-enable;
   bias-pull-up = <101>;
  };

  pins_rows {
   pinmux = <(((18) << 8) | 1)>,
     <(((20) << 8) | 1)>,
     <(((22) << 8) | 1)>;
   output-low;
   bias-disable;
  };
 };

 i2c0_pins: i2c0 {
  pins_bus {
   pinmux = <(((105) << 8) | 1)>,
     <(((111) << 8) | 1)>;
   bias-disable;
  };
 };

 i2c1_pins: i2c1 {
  pins_bus {
   pinmux = <(((106) << 8) | 1)>,
     <(((112) << 8) | 1)>;
   bias-disable;
  };
 };

 i2c2_pins: i2c2 {
  pins_bus {
   pinmux = <(((107) << 8) | 1)>,
     <(((113) << 8) | 1)>;
   bias-disable;
  };
 };

 i2c3_pins: i2c3 {
  pins_bus {
   pinmux = <(((108) << 8) | 1)>,
     <(((114) << 8) | 1)>;
   bias-disable;
  };
 };

 i2c4_pins: i2c4 {
  pins_bus {
   pinmux = <(((109) << 8) | 1)>,
     <(((115) << 8) | 1)>;
   bias-disable;
  };
 };

 i2c5_pins: i2c5 {
  pins_bus {
   pinmux = <(((110) << 8) | 1)>,
     <(((116) << 8) | 1)>;
   bias-disable;
  };
 };

 irrx_pins_ir_input: irrx_pin_ir {
  pins_cmd_dat {
   pinmux = <(((102) << 8) | 5)>;
   bias-disable;
  };
 };

 mmc0_pins_default: mmc0default {
  pins_cmd_dat {
   pinmux = <(((45) << 8) | 1)>,
     <(((44) << 8) | 1)>,
     <(((43) << 8) | 1)>,
     <(((42) << 8) | 1)>,
     <(((41) << 8) | 1)>,
     <(((40) << 8) | 1)>,
     <(((39) << 8) | 1)>,
     <(((38) << 8) | 1)>,
     <(((46) << 8) | 1)>;
   input-enable;
   drive-strength = <4>;
   bias-pull-up = <101>;
  };

  pins_clk {
   pinmux = <(((37) << 8) | 1)>;
   drive-strength = <4>;
   bias-pull-down = <102>;
  };

  pins_rst {
   pinmux = <(((48) << 8) | 1)>;
   bias-pull-up;
  };
 };

 mmc0_pins_uhs: mmc0@0{
  pins_cmd_dat {
   pinmux = <(((45) << 8) | 1)>,
     <(((44) << 8) | 1)>,
     <(((43) << 8) | 1)>,
     <(((42) << 8) | 1)>,
     <(((41) << 8) | 1)>,
     <(((40) << 8) | 1)>,
     <(((39) << 8) | 1)>,
     <(((38) << 8) | 1)>,
     <(((46) << 8) | 1)>;
   input-enable;
   drive-strength = <6>;
   bias-pull-up = <101>;
  };

  pins_clk {
   pinmux = <(((37) << 8) | 1)>;
   drive-strength = <6>;
   bias-pull-down = <102>;
  };

  pins_ds {
   pinmux = <(((47) << 8) | 1)>;
   drive-strength = <6>;
   bias-pull-down = <102>;
  };

  pins_rst {
   pinmux = <(((48) << 8) | 1)>;
   bias-pull-up;
  };

 };

 mmc1_pins_default: mmc1default {
  pins_cmd_dat {
   pinmux = <(((68) << 8) | 1)>,
     <(((65) << 8) | 1)>,
     <(((66) << 8) | 1)>,
     <(((64) << 8) | 1)>,
     <(((69) << 8) | 1)>;
   input-enable;
   drive-strength = <6>;
   bias-pull-up = <101>;
  };

  pins_clk {
   pinmux = <(((63) << 8) | 1)>;
   drive-strength = <6>;
   bias-pull-down = <102>;
  };

  pins_insert {
   pinmux = <(((70) << 8) | 0)>;
   input-enable;
   bias-pull-up;
  };
 };

 mmc1_pins_uhs: mmc1@0{
  pins_cmd_dat {
   pinmux = <(((68) << 8) | 1)>,
     <(((65) << 8) | 1)>,
     <(((66) << 8) | 1)>,
     <(((64) << 8) | 1)>,
     <(((69) << 8) | 1)>;
   input-enable;
   drive-strength = <6>;
   bias-pull-up = <101>;
  };

  pins_clk {
   pinmux = <(((63) << 8) | 1)>;
   drive-strength = <6>;
   bias-pull-down = <102>;
  };
 };

 mmc2_pins_default: mmc2default {
  pins_cmd_dat {
   pinmux = <(((93) << 8) | 1)>,
     <(((92) << 8) | 1)>,
     <(((91) << 8) | 1)>,
     <(((90) << 8) | 1)>,
     <(((95) << 8) | 1)>;
   input-enable;
   drive-strength = <6>;
   bias-pull-up = <101>;
  };

  pins_clk {
   pinmux = <(((89) << 8) | 1)>;
   drive-strength = <6>;
   bias-pull-down = <102>;
  };

  pins_insert {
   pinmux = <(((94) << 8) | 0)>;
   input-enable;
   bias-pull-up;
  };
 };

 mmc2_pins_uhs: mmc2@0{
  pins_cmd_dat {
   pinmux = <(((93) << 8) | 1)>,
     <(((92) << 8) | 1)>,
     <(((91) << 8) | 1)>,
     <(((90) << 8) | 1)>,
     <(((95) << 8) | 1)>;
   input-enable;
   drive-strength = <6>;
   bias-pull-up = <101>;
  };

  pins_clk {
   pinmux = <(((89) << 8) | 1)>;
   drive-strength = <6>;
   bias-pull-down = <102>;
  };
 };

 nand_pins_default: nanddefault {
  pins_dat {
   pinmux = <(((38) << 8) | 2)>,
     <(((39) << 8) | 2)>,
     <(((40) << 8) | 2)>,
     <(((41) << 8) | 2)>,
     <(((42) << 8) | 2)>,
     <(((43) << 8) | 2)>,
     <(((44) << 8) | 2)>,
     <(((45) << 8) | 2)>,
     <(((32) << 8) | 1)>;
   input-enable;
   bias-pull-up;
  };
  pins_cmd {
   pinmux = <(((46) << 8) | 2)>,
     <(((36) << 8) | 1)>,
     <(((35) << 8) | 1)>,
     <(((34) << 8) | 1)>,
     <(((33) << 8) | 1)>,
     <(((31) << 8) | 1)>,
     <(((30) << 8) | 1)>;
   bias-pull-up;
  };
 };

 nor_pins_default: nor {
  pins1 {
   pinmux = <(((57) << 8) | 1)>,
     <(((58) << 8) | 1)>;
   drive-strength = <4>;
   bias-pull-up;
  };

  pins2 {
   pinmux = <(((59) << 8) | 1)>,
     <(((60) << 8) | 1)>,
     <(((61) << 8) | 1)>,
     <(((62) << 8) | 1)>;
   input-enable;
   drive-strength = <4>;
   bias-pull-up;
  };
 };

 nand_pins_default: nanddefault {
  pins_dat {
   pinmux = <(((38) << 8) | 2)>,
     <(((39) << 8) | 2)>,
     <(((40) << 8) | 2)>,
     <(((41) << 8) | 2)>,
     <(((42) << 8) | 2)>,
     <(((43) << 8) | 2)>,
     <(((44) << 8) | 2)>,
     <(((45) << 8) | 2)>,
     <(((32) << 8) | 1)>;
   input-enable;
   bias-pull-up;
  };
  pins_cmd {
   pinmux = <(((46) << 8) | 2)>,
     <(((36) << 8) | 1)>,
     <(((35) << 8) | 1)>,
     <(((34) << 8) | 1)>,
     <(((33) << 8) | 1)>,
     <(((31) << 8) | 1)>,
     <(((30) << 8) | 1)>;
   bias-pull-up;
  };
 };

 pcfg_combo_pmu_en_pull_dis_cfgs:cfg_pmu_en_pull_dis {
  combo_pins {
   pinmux = <(((149) << 8) | 0)>;
   bias-disable;
  };
 };

 pcfg_combo_pmu_en_in_pulldown_cfgs:cfg_pmu_en_in_pulldown {
  combo_pins {
   pinmux = <(((149) << 8) | 0)>;
   bias-pull-down;
  };
 };

 pcfg_combo_rst_pull_dis_cfgs:cfg_rst_pull_dis {
  combo_pins {
   pinmux = <(((148) << 8) | 0)>;
   bias-disable;
  };
 };

 pcfg_combo_wifi_eint_in_pull_dis_cfgs:cfg_wifi_eint_in_pull_dis {
  combo_pins {
   pinmux = <(((151) << 8) | 0)>;
   slew-rate = <0>;
   bias-disable;
  };
 };

 pcfg_combo_wifi_eint_in_pullup_cfgs:cfg_wifi_eint_in_pullup {
  combo_pins {
   pinmux = <(((151) << 8) | 0)>;
   slew-rate = <0>;
   bias-pull-up = <00>;
  };
 };

 pcfg_combo_pcm_daiclk_pull_dis_cfgs:cfg_pcm_daiclk_pull_dis {
  combo_pins {
   pinmux = <(((27) << 8) | 2)>;
   bias-disable;
  };
 };

 pcfg_combo_pcm_daipcmin_pull_dis_cfgs:cfg_pcm_daipcmin_pull_dis {
  combo_pins {
   pinmux = <(((26) << 8) | 2)>;
   bias-disable;
  };
 };

 pcfg_combo_pcm_daipcmout_pull_dis_cfgs:cfg_pcm_daipcmout_pull_dis {
  combo_pins {
   pinmux = <(((28) << 8) | 2)>;
   bias-disable;
  };
 };

 pcfg_combo_pcm_daisync_pull_dis_cfgs:cfg_pcm_daisync_pull_dis {
  combo_pins {
   pinmux = <(((29) << 8) | 2)>;
   bias-disable;
  };
 };

 pcfg_combo_gps_lna_pull_dis_cfgs:cfg_gps_lna_pull_dis {
  combo_pins {
   pinmux = <(((150) << 8) | 0)>;
   bias-disable;
  };
 };

 pcfg_combo_urxd_uart_pull_dis_cfgs:cfg_urxd_pull_dis {
  combo_pins {
   pinmux = <(((123) << 8) | 1)>;
   bias-disable;
  };
 };

 pcfg_combo_urxd_uart_out_low_cfgs:cfg_urxd_out_low {
  combo_pins {
   pinmux = <(((123) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
  };
 };

 pcfg_combo_urxd_gpio_in_pullup_cfgs:cfg_urxd_in_pullup {
  combo_pins {
   pinmux = <(((123) << 8) | 1)>;
   input-enable;
   bias-pull-up;
  };
 };

 pcfg_combo_urxd_gpio_in_pull_dis_cfgs:cfg_urxd_in_pull_dis {
  combo_pins {
   pinmux = <(((123) << 8) | 1)>;
   input-enable;
   bias-disable;
  };
 };

 pcfg_combo_utxd_uart_pull_dis_cfgs:cfg_utxd_pull_dis {
  combo_pins {
   pinmux = <(((124) << 8) | 1)>;
   bias-disable;
  };
 };

 pcie_pinctl0: pcie0 {
  pcie0 {
   pinmux = <(((204) << 8) | 1)>,
     <(((205) << 8) | 1)>,
     <(((206) << 8) | 1)>,

     <(((207) << 8) | 1)>,
     <(((208) << 8) | 1)>,
     <(((209) << 8) | 1)>;
  };
 };

 spi_pins_0: spi0@0 {
  pins_spi {
   pinmux = <(((153) << 8) | 1)>,
     <(((154) << 8) | 1)>,
     <(((155) << 8) | 1)>,
     <(((156) << 8) | 1)>;
   bias-disable;
  };
 };

 spi_pins_2: spi2@0 {
  pins_spi {
   pinmux = <(((127) << 8) | 1)>,
     <(((128) << 8) | 1)>,
     <(((129) << 8) | 1)>,
     <(((130) << 8) | 1)>;
   bias-disable;
  };
 };

 spi_pins_3: spi3@0 {
  pins_spi {
   pinmux = <(((131) << 8) | 1)>,
     <(((132) << 8) | 1)>,
     <(((133) << 8) | 1)>,
     <(((134) << 8) | 1)>;
   bias-disable;
  };
 };

 spi_pins_4: spi4@0 {
  pins_spi0 {
   pinmux = <(((165) << 8) | 1)>,
     <(((166) << 8) | 1)>,
     <(((167) << 8) | 1)>,
     <(((168) << 8) | 1)>;
   bias-disable;
  };

  pins_spi1 {
   pinmux = <(((161) << 8) | 1)>,
     <(((162) << 8) | 1)>,
     <(((163) << 8) | 1)>,
     <(((164) << 8) | 1)>;
   bias-disable;
  };
 };

 spi_pins_5: spi5@0 {
  pins_spi {
   pinmux = <(((157) << 8) | 1)>,
     <(((158) << 8) | 1)>,
     <(((159) << 8) | 1)>,
     <(((160) << 8) | 1)>;
   bias-disable;
  };
 };

 usb_id_pins_float: usb_iddig_pull_up {
  pins_iddig {
   pinmux = <(((12) << 8) | 1)>;
   bias-pull-up;
  };
 };

 usb_id_pins_ground: usb_iddig_pull_down {
  pins_iddig {
   pinmux = <(((12) << 8) | 1)>;
   bias-pull-down;
  };
 };
};

&spi0 {
 pinctrl-names = "default";
 pinctrl-0 = <&spi_pins_0>;
 status = "disabled";
};

&spi2 {
 pinctrl-names = "default";
 pinctrl-0 = <&spi_pins_2>;
 status = "disabled";
};

&spi3 {
 pinctrl-names = "default";
 pinctrl-0 = <&spi_pins_3>;
 status = "disabled";
};

&spi4 {
 pinctrl-names = "default";
 pinctrl-0 = <&spi_pins_4>;
 status = "okay";

 spis: spi@0 {
  compatible = "mediatek,2712-spis";
  reg = <0>;
  interrupts = <0 283 8>;
  clocks = <&topckgen 156>,
    <&pericfg 30>;
  clock-names = "selclk", "spiclk";
  spi-max-frequency = <1000000>;
 };

};

&spi5 {
 pinctrl-names = "default";
 pinctrl-0 = <&spi_pins_5>;
 status = "disabled";
};

&ssusb {

 vbus-supply = <&usb_p0_vbus>;
 extcon = <&extcon_usb>;
 dr_mode = "peripheral";



 pinctrl-names = "default", "id_float", "id_ground";
 pinctrl-0 = <&usb_id_pins_float>;
 pinctrl-1 = <&usb_id_pins_float>;
 pinctrl-2 = <&usb_id_pins_ground>;
 status = "okay";
};

&uart0 {
 status = "okay";
};

&usb_host0 {


 status = "okay";
};

&usb_host1 {

 vbus-supply = <&usb_p1_vbus>;
 status = "okay";
};
# 17 "arch/arm64/boot/dts/mediatek/auto2712m1v1-initramfs.dts" 2

/ {
 chosen {
  bootargs = "console=ttyS0,921600n1 root=/dev/ram initrd=0x45000000,90M debugshell=1 printk.disable_uart=0 rootwait initcall_debug=1 loglevel=8";

 };
};
