--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Program Files\Xilinx ISE\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
C:/Users/Naimul Hoque/Documents/Uni Work/Year 2/Digital Design/Assignment 2/UART/Digital-Design-Assignment-2/fullSystem/PARTIAL_SYSTEM_COMMAND_PROCESSOR_COMPLETE/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml PEAK_DETECTOR.twx
PEAK_DETECTOR.ncd -o PEAK_DETECTOR.twr PEAK_DETECTOR.pcf

Design file:              PEAK_DETECTOR.ncd
Physical constraint file: PEAK_DETECTOR.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 27635 paths analyzed, 717 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.930ns.
--------------------------------------------------------------------------------

Paths for end point data/curState_FSM_FFd3_1 (SLICE_X4Y17.AX), 2855 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen/index_0 (FF)
  Destination:          data/curState_FSM_FFd3_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.879ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.373 - 0.389)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen/index_0 to data/curState_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y12.AQ       Tcko                  0.391   gen/index<0>
                                                       gen/index_0
    SLICE_X1Y15.A1       net (fanout=76)       1.397   gen/index<0>
    SLICE_X1Y15.A        Tilo                  0.259   data/dataArrayCurrent_0<6>
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>111
    SLICE_X3Y15.B5       net (fanout=10)       0.424   gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>11
    SLICE_X3Y15.BMUX     Tilo                  0.313   data/dataArrayCurrent_0<7>
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>11
    SLICE_X4Y10.CX       net (fanout=8)        1.340   gen/GND_5_o_GND_5_o_sub_8_OUT<6>
    SLICE_X4Y10.CMUX     Tcxc                  0.163   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT211
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT231
    SLICE_X3Y15.B1       net (fanout=1)        1.344   gen/GND_5_o_X_5_o_wide_mux_8_OUT<7>
    SLICE_X3Y15.B        Tilo                  0.259   data/dataArrayCurrent_0<7>
                                                       gen/Mmux_data81
    SLICE_X1Y15.C5       net (fanout=8)        0.371   sig_byte<7>
    SLICE_X1Y15.C        Tilo                  0.259   data/dataArrayCurrent_0<6>
                                                       data/sig_grtThan1_SW3
    SLICE_X2Y16.B1       net (fanout=1)        0.811   data/N12
    SLICE_X2Y16.B        Tilo                  0.203   data/curState_FSM_FFd3
                                                       data/curState_FSM_FFd3-In11
    SLICE_X3Y17.A5       net (fanout=2)        0.353   data/curState_FSM_FFd3-In1
    SLICE_X3Y17.A        Tilo                  0.259   data/curState_FSM_FFd3-In
                                                       data/curState_FSM_FFd3-In
    SLICE_X4Y17.AX       net (fanout=2)        0.597   data/curState_FSM_FFd3-In
    SLICE_X4Y17.CLK      Tdick                 0.136   data/curState_FSM_FFd3_1
                                                       data/curState_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      8.879ns (2.242ns logic, 6.637ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen/index_0 (FF)
  Destination:          data/curState_FSM_FFd3_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.804ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.373 - 0.389)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen/index_0 to data/curState_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y12.AQ       Tcko                  0.391   gen/index<0>
                                                       gen/index_0
    SLICE_X1Y15.A1       net (fanout=76)       1.397   gen/index<0>
    SLICE_X1Y15.A        Tilo                  0.259   data/dataArrayCurrent_0<6>
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>111
    SLICE_X3Y13.B5       net (fanout=10)       0.599   gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>11
    SLICE_X3Y13.B        Tilo                  0.259   gen/GND_5_o_GND_5_o_sub_8_OUT<7>
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<7>11
    SLICE_X4Y10.C5       net (fanout=16)       0.964   gen/GND_5_o_GND_5_o_sub_8_OUT<7>
    SLICE_X4Y10.CMUX     Tilo                  0.343   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT211
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT231_G
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT231
    SLICE_X3Y15.B1       net (fanout=1)        1.344   gen/GND_5_o_X_5_o_wide_mux_8_OUT<7>
    SLICE_X3Y15.B        Tilo                  0.259   data/dataArrayCurrent_0<7>
                                                       gen/Mmux_data81
    SLICE_X1Y15.C5       net (fanout=8)        0.371   sig_byte<7>
    SLICE_X1Y15.C        Tilo                  0.259   data/dataArrayCurrent_0<6>
                                                       data/sig_grtThan1_SW3
    SLICE_X2Y16.B1       net (fanout=1)        0.811   data/N12
    SLICE_X2Y16.B        Tilo                  0.203   data/curState_FSM_FFd3
                                                       data/curState_FSM_FFd3-In11
    SLICE_X3Y17.A5       net (fanout=2)        0.353   data/curState_FSM_FFd3-In1
    SLICE_X3Y17.A        Tilo                  0.259   data/curState_FSM_FFd3-In
                                                       data/curState_FSM_FFd3-In
    SLICE_X4Y17.AX       net (fanout=2)        0.597   data/curState_FSM_FFd3-In
    SLICE_X4Y17.CLK      Tdick                 0.136   data/curState_FSM_FFd3_1
                                                       data/curState_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      8.804ns (2.368ns logic, 6.436ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen/index_0 (FF)
  Destination:          data/curState_FSM_FFd3_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.729ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.373 - 0.389)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen/index_0 to data/curState_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y12.AQ       Tcko                  0.391   gen/index<0>
                                                       gen/index_0
    SLICE_X1Y15.A1       net (fanout=76)       1.397   gen/index<0>
    SLICE_X1Y15.A        Tilo                  0.259   data/dataArrayCurrent_0<6>
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>111
    SLICE_X3Y13.B5       net (fanout=10)       0.599   gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>11
    SLICE_X3Y13.B        Tilo                  0.259   gen/GND_5_o_GND_5_o_sub_8_OUT<7>
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<7>11
    SLICE_X4Y10.D6       net (fanout=16)       0.894   gen/GND_5_o_GND_5_o_sub_8_OUT<7>
    SLICE_X4Y10.CMUX     Topdc                 0.338   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT211
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT231_F
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT231
    SLICE_X3Y15.B1       net (fanout=1)        1.344   gen/GND_5_o_X_5_o_wide_mux_8_OUT<7>
    SLICE_X3Y15.B        Tilo                  0.259   data/dataArrayCurrent_0<7>
                                                       gen/Mmux_data81
    SLICE_X1Y15.C5       net (fanout=8)        0.371   sig_byte<7>
    SLICE_X1Y15.C        Tilo                  0.259   data/dataArrayCurrent_0<6>
                                                       data/sig_grtThan1_SW3
    SLICE_X2Y16.B1       net (fanout=1)        0.811   data/N12
    SLICE_X2Y16.B        Tilo                  0.203   data/curState_FSM_FFd3
                                                       data/curState_FSM_FFd3-In11
    SLICE_X3Y17.A5       net (fanout=2)        0.353   data/curState_FSM_FFd3-In1
    SLICE_X3Y17.A        Tilo                  0.259   data/curState_FSM_FFd3-In
                                                       data/curState_FSM_FFd3-In
    SLICE_X4Y17.AX       net (fanout=2)        0.597   data/curState_FSM_FFd3-In
    SLICE_X4Y17.CLK      Tdick                 0.136   data/curState_FSM_FFd3_1
                                                       data/curState_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      8.729ns (2.363ns logic, 6.366ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point data/curState_FSM_FFd3 (SLICE_X2Y16.DX), 2855 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen/index_0 (FF)
  Destination:          data/curState_FSM_FFd3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.744ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.382 - 0.389)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen/index_0 to data/curState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y12.AQ       Tcko                  0.391   gen/index<0>
                                                       gen/index_0
    SLICE_X1Y15.A1       net (fanout=76)       1.397   gen/index<0>
    SLICE_X1Y15.A        Tilo                  0.259   data/dataArrayCurrent_0<6>
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>111
    SLICE_X3Y15.B5       net (fanout=10)       0.424   gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>11
    SLICE_X3Y15.BMUX     Tilo                  0.313   data/dataArrayCurrent_0<7>
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>11
    SLICE_X4Y10.CX       net (fanout=8)        1.340   gen/GND_5_o_GND_5_o_sub_8_OUT<6>
    SLICE_X4Y10.CMUX     Tcxc                  0.163   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT211
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT231
    SLICE_X3Y15.B1       net (fanout=1)        1.344   gen/GND_5_o_X_5_o_wide_mux_8_OUT<7>
    SLICE_X3Y15.B        Tilo                  0.259   data/dataArrayCurrent_0<7>
                                                       gen/Mmux_data81
    SLICE_X1Y15.C5       net (fanout=8)        0.371   sig_byte<7>
    SLICE_X1Y15.C        Tilo                  0.259   data/dataArrayCurrent_0<6>
                                                       data/sig_grtThan1_SW3
    SLICE_X2Y16.B1       net (fanout=1)        0.811   data/N12
    SLICE_X2Y16.B        Tilo                  0.203   data/curState_FSM_FFd3
                                                       data/curState_FSM_FFd3-In11
    SLICE_X3Y17.A5       net (fanout=2)        0.353   data/curState_FSM_FFd3-In1
    SLICE_X3Y17.A        Tilo                  0.259   data/curState_FSM_FFd3-In
                                                       data/curState_FSM_FFd3-In
    SLICE_X2Y16.DX       net (fanout=2)        0.512   data/curState_FSM_FFd3-In
    SLICE_X2Y16.CLK      Tdick                 0.086   data/curState_FSM_FFd3
                                                       data/curState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.744ns (2.192ns logic, 6.552ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen/index_0 (FF)
  Destination:          data/curState_FSM_FFd3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.669ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.382 - 0.389)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen/index_0 to data/curState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y12.AQ       Tcko                  0.391   gen/index<0>
                                                       gen/index_0
    SLICE_X1Y15.A1       net (fanout=76)       1.397   gen/index<0>
    SLICE_X1Y15.A        Tilo                  0.259   data/dataArrayCurrent_0<6>
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>111
    SLICE_X3Y13.B5       net (fanout=10)       0.599   gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>11
    SLICE_X3Y13.B        Tilo                  0.259   gen/GND_5_o_GND_5_o_sub_8_OUT<7>
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<7>11
    SLICE_X4Y10.C5       net (fanout=16)       0.964   gen/GND_5_o_GND_5_o_sub_8_OUT<7>
    SLICE_X4Y10.CMUX     Tilo                  0.343   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT211
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT231_G
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT231
    SLICE_X3Y15.B1       net (fanout=1)        1.344   gen/GND_5_o_X_5_o_wide_mux_8_OUT<7>
    SLICE_X3Y15.B        Tilo                  0.259   data/dataArrayCurrent_0<7>
                                                       gen/Mmux_data81
    SLICE_X1Y15.C5       net (fanout=8)        0.371   sig_byte<7>
    SLICE_X1Y15.C        Tilo                  0.259   data/dataArrayCurrent_0<6>
                                                       data/sig_grtThan1_SW3
    SLICE_X2Y16.B1       net (fanout=1)        0.811   data/N12
    SLICE_X2Y16.B        Tilo                  0.203   data/curState_FSM_FFd3
                                                       data/curState_FSM_FFd3-In11
    SLICE_X3Y17.A5       net (fanout=2)        0.353   data/curState_FSM_FFd3-In1
    SLICE_X3Y17.A        Tilo                  0.259   data/curState_FSM_FFd3-In
                                                       data/curState_FSM_FFd3-In
    SLICE_X2Y16.DX       net (fanout=2)        0.512   data/curState_FSM_FFd3-In
    SLICE_X2Y16.CLK      Tdick                 0.086   data/curState_FSM_FFd3
                                                       data/curState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.669ns (2.318ns logic, 6.351ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen/index_0 (FF)
  Destination:          data/curState_FSM_FFd3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.594ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.382 - 0.389)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen/index_0 to data/curState_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y12.AQ       Tcko                  0.391   gen/index<0>
                                                       gen/index_0
    SLICE_X1Y15.A1       net (fanout=76)       1.397   gen/index<0>
    SLICE_X1Y15.A        Tilo                  0.259   data/dataArrayCurrent_0<6>
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>111
    SLICE_X3Y13.B5       net (fanout=10)       0.599   gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>11
    SLICE_X3Y13.B        Tilo                  0.259   gen/GND_5_o_GND_5_o_sub_8_OUT<7>
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<7>11
    SLICE_X4Y10.D6       net (fanout=16)       0.894   gen/GND_5_o_GND_5_o_sub_8_OUT<7>
    SLICE_X4Y10.CMUX     Topdc                 0.338   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT211
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT231_F
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT231
    SLICE_X3Y15.B1       net (fanout=1)        1.344   gen/GND_5_o_X_5_o_wide_mux_8_OUT<7>
    SLICE_X3Y15.B        Tilo                  0.259   data/dataArrayCurrent_0<7>
                                                       gen/Mmux_data81
    SLICE_X1Y15.C5       net (fanout=8)        0.371   sig_byte<7>
    SLICE_X1Y15.C        Tilo                  0.259   data/dataArrayCurrent_0<6>
                                                       data/sig_grtThan1_SW3
    SLICE_X2Y16.B1       net (fanout=1)        0.811   data/N12
    SLICE_X2Y16.B        Tilo                  0.203   data/curState_FSM_FFd3
                                                       data/curState_FSM_FFd3-In11
    SLICE_X3Y17.A5       net (fanout=2)        0.353   data/curState_FSM_FFd3-In1
    SLICE_X3Y17.A        Tilo                  0.259   data/curState_FSM_FFd3-In
                                                       data/curState_FSM_FFd3-In
    SLICE_X2Y16.DX       net (fanout=2)        0.512   data/curState_FSM_FFd3-In
    SLICE_X2Y16.CLK      Tdick                 0.086   data/curState_FSM_FFd3
                                                       data/curState_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.594ns (2.313ns logic, 6.281ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point data/curState_FSM_FFd1_2 (SLICE_X3Y16.BX), 2849 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen/index_0 (FF)
  Destination:          data/curState_FSM_FFd1_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.632ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.382 - 0.389)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen/index_0 to data/curState_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y12.AQ       Tcko                  0.391   gen/index<0>
                                                       gen/index_0
    SLICE_X1Y15.A1       net (fanout=76)       1.397   gen/index<0>
    SLICE_X1Y15.A        Tilo                  0.259   data/dataArrayCurrent_0<6>
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>111
    SLICE_X3Y15.B5       net (fanout=10)       0.424   gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>11
    SLICE_X3Y15.BMUX     Tilo                  0.313   data/dataArrayCurrent_0<7>
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>11
    SLICE_X4Y10.CX       net (fanout=8)        1.340   gen/GND_5_o_GND_5_o_sub_8_OUT<6>
    SLICE_X4Y10.CMUX     Tcxc                  0.163   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT211
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT231
    SLICE_X3Y15.B1       net (fanout=1)        1.344   gen/GND_5_o_X_5_o_wide_mux_8_OUT<7>
    SLICE_X3Y15.B        Tilo                  0.259   data/dataArrayCurrent_0<7>
                                                       gen/Mmux_data81
    SLICE_X1Y15.C5       net (fanout=8)        0.371   sig_byte<7>
    SLICE_X1Y15.C        Tilo                  0.259   data/dataArrayCurrent_0<6>
                                                       data/sig_grtThan1_SW3
    SLICE_X2Y16.B1       net (fanout=1)        0.811   data/N12
    SLICE_X2Y16.B        Tilo                  0.203   data/curState_FSM_FFd3
                                                       data/curState_FSM_FFd3-In11
    SLICE_X2Y16.C4       net (fanout=2)        0.272   data/curState_FSM_FFd3-In1
    SLICE_X2Y16.CMUX     Tilo                  0.261   data/curState_FSM_FFd3
                                                       data/curState_FSM_FFd1-In1
    SLICE_X3Y16.BX       net (fanout=3)        0.502   data/curState_FSM_FFd1-In
    SLICE_X3Y16.CLK      Tdick                 0.063   data/curState_FSM_FFd1_2
                                                       data/curState_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                      8.632ns (2.171ns logic, 6.461ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen/index_0 (FF)
  Destination:          data/curState_FSM_FFd1_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.557ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.382 - 0.389)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen/index_0 to data/curState_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y12.AQ       Tcko                  0.391   gen/index<0>
                                                       gen/index_0
    SLICE_X1Y15.A1       net (fanout=76)       1.397   gen/index<0>
    SLICE_X1Y15.A        Tilo                  0.259   data/dataArrayCurrent_0<6>
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>111
    SLICE_X3Y13.B5       net (fanout=10)       0.599   gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>11
    SLICE_X3Y13.B        Tilo                  0.259   gen/GND_5_o_GND_5_o_sub_8_OUT<7>
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<7>11
    SLICE_X4Y10.C5       net (fanout=16)       0.964   gen/GND_5_o_GND_5_o_sub_8_OUT<7>
    SLICE_X4Y10.CMUX     Tilo                  0.343   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT211
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT231_G
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT231
    SLICE_X3Y15.B1       net (fanout=1)        1.344   gen/GND_5_o_X_5_o_wide_mux_8_OUT<7>
    SLICE_X3Y15.B        Tilo                  0.259   data/dataArrayCurrent_0<7>
                                                       gen/Mmux_data81
    SLICE_X1Y15.C5       net (fanout=8)        0.371   sig_byte<7>
    SLICE_X1Y15.C        Tilo                  0.259   data/dataArrayCurrent_0<6>
                                                       data/sig_grtThan1_SW3
    SLICE_X2Y16.B1       net (fanout=1)        0.811   data/N12
    SLICE_X2Y16.B        Tilo                  0.203   data/curState_FSM_FFd3
                                                       data/curState_FSM_FFd3-In11
    SLICE_X2Y16.C4       net (fanout=2)        0.272   data/curState_FSM_FFd3-In1
    SLICE_X2Y16.CMUX     Tilo                  0.261   data/curState_FSM_FFd3
                                                       data/curState_FSM_FFd1-In1
    SLICE_X3Y16.BX       net (fanout=3)        0.502   data/curState_FSM_FFd1-In
    SLICE_X3Y16.CLK      Tdick                 0.063   data/curState_FSM_FFd1_2
                                                       data/curState_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                      8.557ns (2.297ns logic, 6.260ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen/index_0 (FF)
  Destination:          data/curState_FSM_FFd1_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.482ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.382 - 0.389)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen/index_0 to data/curState_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y12.AQ       Tcko                  0.391   gen/index<0>
                                                       gen/index_0
    SLICE_X1Y15.A1       net (fanout=76)       1.397   gen/index<0>
    SLICE_X1Y15.A        Tilo                  0.259   data/dataArrayCurrent_0<6>
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>111
    SLICE_X3Y13.B5       net (fanout=10)       0.599   gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<6>11
    SLICE_X3Y13.B        Tilo                  0.259   gen/GND_5_o_GND_5_o_sub_8_OUT<7>
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<7>11
    SLICE_X4Y10.D6       net (fanout=16)       0.894   gen/GND_5_o_GND_5_o_sub_8_OUT<7>
    SLICE_X4Y10.CMUX     Topdc                 0.338   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT211
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT231_F
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT231
    SLICE_X3Y15.B1       net (fanout=1)        1.344   gen/GND_5_o_X_5_o_wide_mux_8_OUT<7>
    SLICE_X3Y15.B        Tilo                  0.259   data/dataArrayCurrent_0<7>
                                                       gen/Mmux_data81
    SLICE_X1Y15.C5       net (fanout=8)        0.371   sig_byte<7>
    SLICE_X1Y15.C        Tilo                  0.259   data/dataArrayCurrent_0<6>
                                                       data/sig_grtThan1_SW3
    SLICE_X2Y16.B1       net (fanout=1)        0.811   data/N12
    SLICE_X2Y16.B        Tilo                  0.203   data/curState_FSM_FFd3
                                                       data/curState_FSM_FFd3-In11
    SLICE_X2Y16.C4       net (fanout=2)        0.272   data/curState_FSM_FFd3-In1
    SLICE_X2Y16.CMUX     Tilo                  0.261   data/curState_FSM_FFd3
                                                       data/curState_FSM_FFd1-In1
    SLICE_X3Y16.BX       net (fanout=3)        0.502   data/curState_FSM_FFd1-In
    SLICE_X3Y16.CLK      Tdick                 0.063   data/curState_FSM_FFd1_2
                                                       data/curState_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                      8.482ns (2.292ns logic, 6.190ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point data/sig_seqDone_delayed (SLICE_X8Y26.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               data/sig_seqDone_delayed (FF)
  Destination:          data/sig_seqDone_delayed (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: data/sig_seqDone_delayed to data/sig_seqDone_delayed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.AQ       Tcko                  0.200   data/sig_seqDone_delayed
                                                       data/sig_seqDone_delayed
    SLICE_X8Y26.A6       net (fanout=2)        0.027   data/sig_seqDone_delayed
    SLICE_X8Y26.CLK      Tah         (-Th)    -0.190   data/sig_seqDone_delayed
                                                       data/sig_seqDone_delayed_rstpot
                                                       data/sig_seqDone_delayed
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point data/bcd_wordCounting.var_bcdCount_1_0 (SLICE_X4Y27.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               data/bcd_wordCounting.var_bcdCount_1_0 (FF)
  Destination:          data/bcd_wordCounting.var_bcdCount_1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: data/bcd_wordCounting.var_bcdCount_1_0 to data/bcd_wordCounting.var_bcdCount_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y27.AQ       Tcko                  0.200   data/bcd_wordCounting.var_bcdCount_1<3>
                                                       data/bcd_wordCounting.var_bcdCount_1_0
    SLICE_X4Y27.A6       net (fanout=6)        0.031   data/bcd_wordCounting.var_bcdCount_1<0>
    SLICE_X4Y27.CLK      Tah         (-Th)    -0.190   data/bcd_wordCounting.var_bcdCount_1<3>
                                                       data/bcd_wordCounting.var_bcdCount_1_0_rstpot
                                                       data/bcd_wordCounting.var_bcdCount_1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point data/dataArraySaved_3_2 (SLICE_X5Y16.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               data/dataArrayCurrent_0_2 (FF)
  Destination:          data/dataArraySaved_3_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.432ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: data/dataArrayCurrent_0_2 to data/dataArraySaved_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y16.DQ       Tcko                  0.200   data/dataArrayCurrent_0<2>
                                                       data/dataArrayCurrent_0_2
    SLICE_X5Y16.C6       net (fanout=1)        0.017   data/dataArrayCurrent_0<2>
    SLICE_X5Y16.CLK      Tah         (-Th)    -0.215   data/dataArraySaved_3<3>
                                                       data/dataArraySaved_3_2_dpot
                                                       data/dataArraySaved_3_2
    -------------------------------------------------  ---------------------------
    Total                                      0.432ns (0.415ns logic, 0.017ns route)
                                                       (96.1% logic, 3.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: tx/bitIndex<3>/CLK
  Logical resource: tx/bitIndex_0/CK
  Location pin: SLICE_X20Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: tx/bitIndex<3>/CLK
  Logical resource: tx/bitIndex_1/CK
  Location pin: SLICE_X20Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.930|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 27635 paths, 0 nets, and 1392 connections

Design statistics:
   Minimum period:   8.930ns{1}   (Maximum frequency: 111.982MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Mar 23 18:46:04 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 174 MB



