0.6
2018.3
Dec  6 2018
23:39:36
/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.sim/sim_1/synth/timing/xsim/baud_controller_tb_time_synth.v,1701261117,verilog,,/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/baud_controller.v,,glbl;sync_reest_module;transmit_module;transmitter_WR_module;trasmitter_baud;uart_transmitter,,,,,,,,
/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sim_1/new/baud_controller_tb.v,1701260562,verilog,,,,baud_controller_tb,,,,,,,,
/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/baud_controller.v,1701193087,verilog,,/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sim_1/new/baud_controller_tb.v,,baud_controller,,,,,,,,
