Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 10 13:36:27 2025
| Host         : CS152A-07 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ddr_control_sets_placed.rpt
| Design       : ddr
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    29 |
| Unused register locations in slices containing registers |   164 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           26 |
|     10 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             174 |           26 |
| No           | Yes                   | No                     |               8 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              62 |           25 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+-----------------------------------+--------------------------------------------+------------------+----------------+
|                 Clock Signal                |           Enable Signal           |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+---------------------------------------------+-----------------------------------+--------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                              |                                   | u_display/current_arrow_reg[1]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG                              |                                   | u_display/next_arrow_reg[0]_LDC_i_2_n_0    |                1 |              2 |
|  clk_IBUF_BUFG                              |                                   | u_display/next_arrow_reg[1]_LDC_i_2_n_0    |                1 |              2 |
|  clk_IBUF_BUFG                              |                                   | u_display/current_arrow_reg[0]_LDC_i_2_n_0 |                1 |              2 |
|  clk_IBUF_BUFG                              | u1/led[13]_i_1_n_0                | rst_IBUF                                   |                1 |              2 |
|  clk_IBUF_BUFG                              | u1/led[0]_i_1_n_0                 | rst_IBUF                                   |                1 |              2 |
|  clk_IBUF_BUFG                              | u1/led[6]_i_1_n_0                 | rst_IBUF                                   |                1 |              2 |
|  clk_IBUF_BUFG                              | u1/led[4]_i_1_n_0                 | rst_IBUF                                   |                1 |              2 |
|  clk_IBUF_BUFG                              | u1/led[5]_i_1_n_0                 | rst_IBUF                                   |                1 |              2 |
|  clk_IBUF_BUFG                              | u1/led[9]_i_1_n_0                 | rst_IBUF                                   |                1 |              2 |
|  clk_IBUF_BUFG                              | u1/led[2]_i_1_n_0                 | rst_IBUF                                   |                1 |              2 |
|  clk_IBUF_BUFG                              | u1/led[11]_i_1_n_0                | rst_IBUF                                   |                1 |              2 |
|  clk_IBUF_BUFG                              | u1/led[3]_i_1_n_0                 | rst_IBUF                                   |                1 |              2 |
|  clk_IBUF_BUFG                              | u1/led[1]_i_1_n_0                 | rst_IBUF                                   |                1 |              2 |
|  clk_IBUF_BUFG                              | u1/led[8]_i_1_n_0                 | rst_IBUF                                   |                1 |              2 |
|  clk_IBUF_BUFG                              | u1/led[7]_i_1_n_0                 | rst_IBUF                                   |                1 |              2 |
|  clk_IBUF_BUFG                              | u1/led[10]_i_1_n_0                | rst_IBUF                                   |                1 |              2 |
|  clk_IBUF_BUFG                              | u1/led[12]_i_1_n_0                | rst_IBUF                                   |                1 |              2 |
|  clk_IBUF_BUFG                              | u_display/next_arrow[1]_P_i_1_n_0 | u_display/current_arrow_reg[0]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG                              | u_display/next_arrow[1]_P_i_1_n_0 | u_display/next_arrow_reg[1]_LDC_i_1_n_0    |                1 |              2 |
|  clk_IBUF_BUFG                              | u_display/next_arrow[1]_P_i_1_n_0 | u_display/current_arrow_reg[1]_LDC_i_1_n_0 |                1 |              2 |
|  clk_IBUF_BUFG                              | u_display/next_arrow[1]_P_i_1_n_0 | u_display/next_arrow_reg[0]_LDC_i_1_n_0    |                1 |              2 |
|  u_display/current_arrow_reg[0]_LDC_i_1_n_0 |                                   | u_display/current_arrow_reg[0]_LDC_i_2_n_0 |                1 |              2 |
|  u_display/next_arrow_reg[1]_LDC_i_1_n_0    |                                   | u_display/next_arrow_reg[1]_LDC_i_2_n_0    |                1 |              2 |
|  u_display/current_arrow_reg[1]_LDC_i_1_n_0 |                                   | u_display/current_arrow_reg[1]_LDC_i_2_n_0 |                1 |              2 |
|  u_display/next_arrow_reg[0]_LDC_i_1_n_0    |                                   | u_display/next_arrow_reg[0]_LDC_i_2_n_0    |                1 |              2 |
|  clk_IBUF_BUFG                              | u1/current_led[4]_i_1_n_0         | rst_IBUF                                   |                2 |             10 |
|  clk_IBUF_BUFG                              | u_scoring/score[7]_i_1_n_0        | rst_IBUF                                   |                5 |             16 |
|  clk_IBUF_BUFG                              |                                   | rst_IBUF                                   |               22 |            166 |
+---------------------------------------------+-----------------------------------+--------------------------------------------+------------------+----------------+


