// Seed: 2413312857
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input wor id_2,
    input wor id_3
);
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input supply0 id_2,
    output supply0 id_3,
    input tri0 id_4,
    input supply1 id_5#(.id_22(1)),
    input uwire id_6,
    input tri id_7,
    output wire id_8,
    output wire id_9,
    output tri1 id_10,
    input supply1 id_11,
    input tri1 id_12,
    output supply1 id_13,
    output uwire id_14,
    input tri1 id_15,
    output wire id_16,
    input tri0 id_17,
    input tri0 id_18
    , id_23,
    input supply1 id_19,
    output wor id_20
);
  assign id_23 = 1;
  wand id_24 = 1;
  genvar id_25;
  module_0(
      id_0, id_6, id_18, id_19
  );
  assign id_3 = (id_17);
  wire id_26;
endmodule
