{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1765180845942 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1765180845942 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "IRIS_PRJ_V1 EP4CE40F23I7 " "Selected device EP4CE40F23I7 for design \"IRIS_PRJ_V1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1765180846029 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1765180846061 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature -40 " "Low junction temperature operating condition is not set. Assuming a default value of '-40'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1765180846061 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll0_altpll.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/pll0_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 11037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1765180846077 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll0_altpll.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/pll0_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 11038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1765180846077 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[2\] 1 1 -45 -1250 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -45 degrees (-1250 ps) for PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll0_altpll.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/pll0_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 11039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1765180846077 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[3\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll0_altpll.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/pll0_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 11040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1765180846077 ""}  } { { "db/pll0_altpll.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/pll0_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 11037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1765180846077 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1765180846335 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1765180846335 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765180846531 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765180846531 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765180846531 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765180846531 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765180846531 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765180846531 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C7 " "Device EP4CE30F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765180846531 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I7 " "Device EP4CE30F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765180846531 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765180846531 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23A7 " "Device EP4CE55F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765180846531 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765180846531 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765180846531 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765180846531 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765180846531 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765180846531 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1765180846531 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1765180846563 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1765180846563 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1765180846563 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1765180846563 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1765180846563 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1765180847355 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "CLOCK_ADC PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|pll1 3.3-V LVCMOS 2mA 0 100 MHz 74 MHz " "Output pin \"CLOCK_ADC\" (external output clock of PLL \"PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|pll1\") uses I/O standard 3.3-V LVCMOS, has current strength 2mA, output load 0pF, and output clock frequency of 100 MHz, but target device can support only maximum output clock frequency of 74 MHz for this combination of I/O standard, current strength and load" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 338 0 0 } } { "db/pll0_altpll.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/pll0_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 11037 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_ADC" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 116 0 0 } } { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK_ADC } } }  } 1 176584 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "Fitter" 0 -1 1765180848218 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "CLOCK_DAC PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|pll1 3.3-V LVCMOS 2mA 0 100 MHz 74 MHz " "Output pin \"CLOCK_DAC\" (external output clock of PLL \"PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|pll1\") uses I/O standard 3.3-V LVCMOS, has current strength 2mA, output load 0pF, and output clock frequency of 100 MHz, but target device can support only maximum output clock frequency of 74 MHz for this combination of I/O standard, current strength and load" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 338 0 0 } } { "db/pll0_altpll.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/pll0_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 11037 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_DAC" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 117 0 0 } } { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK_DAC } } }  } 1 176584 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "Fitter" 0 -1 1765180848218 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "CLOCK_SDRAM PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|pll1 3.3-V LVCMOS 2mA 0 100 MHz 74 MHz " "Output pin \"CLOCK_SDRAM\" (external output clock of PLL \"PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|pll1\") uses I/O standard 3.3-V LVCMOS, has current strength 2mA, output load 0pF, and output clock frequency of 100 MHz, but target device can support only maximum output clock frequency of 74 MHz for this combination of I/O standard, current strength and load" {  } { { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 338 0 0 } } { "db/pll0_altpll.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/pll0_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 11037 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_SDRAM" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 118 0 0 } } { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK_SDRAM } } }  } 1 176584 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "Fitter" 0 -1 1765180848218 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180849535 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180849535 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180849535 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180849535 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180849535 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180849535 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180849535 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180849535 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180849535 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180849535 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180849535 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180849535 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180849535 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180849535 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180849535 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180849535 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180849535 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180849535 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180849535 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180849535 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180849535 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180849535 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180849535 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180849535 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180849535 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180849535 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1765180849535 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180849535 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1765180849535 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180849535 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180849535 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1765180849535 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1765180849535 ""}
{ "Info" "ISTA_SDC_FOUND" "../../SDC/IRIS_TIMING_V1.sdc " "Reading SDC File: '../../SDC/IRIS_TIMING_V1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1765180849635 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1765180849635 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1765180849652 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/github/adamshiau_fpga/intel_ip/iris/prj/iris_prj_v1/db/ip/cpu/submodules/cpu_nios2_cpu.sdc " "Reading SDC File: 'd:/github/adamshiau_fpga/intel_ip/iris/prj/iris_prj_v1/db/ip/cpu/submodules/cpu_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1765180849652 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/github/adamshiau_fpga/intel_ip/iris/prj/iris_prj_v1/db/ip/cpu/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/github/adamshiau_fpga/intel_ip/iris/prj/iris_prj_v1/db/ip/cpu/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1765180849652 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|i2c_clk " "Node: i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|i2c_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|o_ACCX\[19\] i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|i2c_clk " "Register i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|o_ACCX\[19\] is being clocked by i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|i2c_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765180849752 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1765180849752 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357|i2c_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|i2c_clk " "Node: i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|i2c_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|o_AIN2\[23\] i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|i2c_clk " "Register i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|o_AIN2\[23\] is being clocked by i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|i2c_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765180849752 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1765180849752 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp|i2c_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|i2c_clk " "Node: i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|i2c_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|o_rd_data_4\[4\] i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|i2c_clk " "Register i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|o_rd_data_4\[4\] is being clocked by i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|i2c_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765180849752 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1765180849752 "|IRIS1_TOP_V1|i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom|i2c_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|clk_2x " "Node: i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|clk_2x was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|w_en2 i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|clk_2x " "Register i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|w_en2 is being clocked by i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|clk_2x" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765180849752 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1765180849752 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357|clk_2x"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|clk_2x " "Node: i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|clk_2x was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|w_en2 i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|clk_2x " "Register i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|w_en2 is being clocked by i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|clk_2x" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765180849752 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1765180849752 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp|clk_2x"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|clk_2x " "Node: i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|clk_2x was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|w_en2 i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|clk_2x " "Register i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|w_en2 is being clocked by i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|clk_2x" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765180849752 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1765180849752 "|IRIS1_TOP_V1|i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom|clk_2x"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1765180850069 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1765180850070 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1765180850070 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1765180850070 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1765180850070 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000   CLOCK_100M " "  10.000   CLOCK_100M" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1765180850070 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000    CLOCK_ADC " "  10.000    CLOCK_ADC" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1765180850070 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000    CLOCK_DAC " "  10.000    CLOCK_DAC" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1765180850070 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000  CLOCK_SDRAM " "  10.000  CLOCK_SDRAM" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1765180850070 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000      CPU_CLK " "  10.000      CPU_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1765180850070 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1765180850070 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C3 of PLL_1) " "Automatically promoted node PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765180851299 ""}  } { { "db/pll0_altpll.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/pll0_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 11037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765180851299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765180851299 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765180851299 ""}  } { { "db/pll0_altpll.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/pll0_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 11037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765180851299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765180851299 ""}  } { { "db/pll0_altpll.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/pll0_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 11037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765180851299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765180851299 ""}  } { { "db/pll0_altpll.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/pll0_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 11037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765180851299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|i2c_clk  " "Automatically promoted node i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|i2c_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765180851299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|i2c_scl~3 " "Destination node i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|i2c_scl~3" {  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 23 -1 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 27781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765180851299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1765180851299 ""}  } { { "i2c_controller_pullup_ads122c04_se_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ADC/i2c_controller_pullup_ads122c04_se_v2.sv" 173 -1 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 8586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765180851299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|i2c_clk  " "Automatically promoted node i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|i2c_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765180851299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|i2c_scl~3 " "Destination node i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|i2c_scl~3" {  } { { "i2c_controller_pullup_adxl357.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ACCL/i2c_controller_pullup_adxl357.sv" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 27780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765180851299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1765180851299 ""}  } { { "i2c_controller_pullup_adxl357.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/ACCL/i2c_controller_pullup_adxl357.sv" 161 -1 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 8259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765180851299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765180851299 ""}  } { { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 66358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765180851299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|i2c_clk  " "Automatically promoted node i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|i2c_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765180851299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|i2c_scl~3 " "Destination node i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|i2c_scl~3" {  } { { "i2c_controller_pullup_eeprom_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/MEMORY/i2c_controller_pullup_eeprom_v2.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 27782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765180851299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1765180851299 ""}  } { { "i2c_controller_pullup_eeprom_v2.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/HW_IP/MEMORY/i2c_controller_pullup_eeprom_v2.sv" 121 -1 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 7979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765180851299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node CPU:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765180851299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:u0\|CPU_sdram:sdram\|active_rnw~3 " "Destination node CPU:u0\|CPU_sdram:sdram\|active_rnw~3" {  } { { "db/ip/cpu/submodules/cpu_sdram.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 26600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765180851299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:u0\|CPU_sdram:sdram\|active_cs_n~0 " "Destination node CPU:u0\|CPU_sdram:sdram\|active_cs_n~0" {  } { { "db/ip/cpu/submodules/cpu_sdram.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 26653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765180851299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:u0\|CPU_sdram:sdram\|active_cs_n~1 " "Destination node CPU:u0\|CPU_sdram:sdram\|active_cs_n~1" {  } { { "db/ip/cpu/submodules/cpu_sdram.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 26654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765180851299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node CPU:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/cpu/submodules/altera_reset_controller.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 26667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765180851299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:u0\|CPU_sdram:sdram\|i_refs\[0\] " "Destination node CPU:u0\|CPU_sdram:sdram\|i_refs\[0\]" {  } { { "db/ip/cpu/submodules/cpu_sdram.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 3911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765180851299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:u0\|CPU_sdram:sdram\|i_refs\[2\] " "Destination node CPU:u0\|CPU_sdram:sdram\|i_refs\[2\]" {  } { { "db/ip/cpu/submodules/cpu_sdram.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 3909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765180851299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:u0\|CPU_sdram:sdram\|i_refs\[1\] " "Destination node CPU:u0\|CPU_sdram:sdram\|i_refs\[1\]" {  } { { "db/ip/cpu/submodules/cpu_sdram.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 3910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765180851299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1765180851299 ""}  } { { "db/ip/cpu/submodules/altera_reset_controller.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 2660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765180851299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node CPU:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765180851299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|W_rf_wren " "Destination node CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|W_rf_wren" {  } { { "db/ip/cpu/submodules/cpu_nios2_cpu.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/cpu_nios2_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 5254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765180851299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node CPU:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "db/ip/cpu/submodules/altera_reset_controller.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 27945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765180851299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_oci_debug:the_CPU_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_oci_debug:the_CPU_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CPU:u0\|CPU_nios2:nios2\|CPU_nios2_cpu:cpu\|CPU_nios2_cpu_nios2_oci:the_CPU_nios2_cpu_nios2_oci\|CPU_nios2_cpu_nios2_oci_debug:the_CPU_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 4454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1765180851299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1765180851299 ""}  } { { "db/ip/cpu/submodules/altera_reset_controller.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 2637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765180851299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:u0\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node CPU:u0\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765180851299 ""}  } { { "db/ip/cpu/submodules/altera_reset_controller.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/ip/cpu/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 32420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765180851299 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1765180853102 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1765180853118 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1765180853118 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1765180853152 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1765180853202 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1765180853202 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1765180853202 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1765180853202 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1765180853202 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1765180853202 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1765180853202 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1765180853202 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1765180853202 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1765180853202 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1765180853202 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1765180853202 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1765180853202 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1765180853202 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1765180853202 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1765180853202 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1765180853202 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1765180853202 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1765180853202 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1765180853202 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1765180853202 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1765180853202 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1765180853202 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1765180853235 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1765180853235 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1765180853252 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1765180855680 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1765180855697 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1765180855697 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "52 I/O Output Buffer " "Packed 52 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1765180855697 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1765180855697 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1765180855697 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|pll1 clk\[0\] CLOCK_ADC~output " "PLL \"PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"CLOCK_ADC~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll0_altpll.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/pll0_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL0.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/PLL0.v" 106 0 0 } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 338 0 0 } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 116 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1765180855935 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|pll1 clk\[2\] CLOCK_SDRAM~output " "PLL \"PLL0:PLL0_inst\|altpll:altpll_component\|PLL0_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"CLOCK_SDRAM~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll0_altpll.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/db/pll0_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL0.v" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/PLL0.v" 106 0 0 } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 338 0 0 } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 118 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1765180855935 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765180856823 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1765180856839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1765180858718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765180862263 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1765180862406 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1765180895222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:33 " "Fitter placement operations ending: elapsed time is 00:00:33" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765180895222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1765180897903 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "19 " "Router estimated average interconnect usage is 19% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "40 X34_Y22 X44_Y32 " "Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 1 { 0 "Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} { { 12 { 0 ""} 34 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1765180908074 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1765180908074 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1765180917450 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1765180917450 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765180917454 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 18.46 " "Total time spent on timing analysis during the Fitter is 18.46 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1765180917944 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1765180918074 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1765180919335 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1765180919342 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1765180921038 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765180924372 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1765180925801 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVCMOS K1 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVCMOS at K1" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EPCS_DATA0 } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 207 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925991 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1765180925991 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "39 Cyclone IV E " "39 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EXT_SYNC_IN 3.3-V LVCMOS D2 " "Pin EXT_SYNC_IN uses I/O standard 3.3-V LVCMOS at D2" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EXT_SYNC_IN } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_SYNC_IN" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 142 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925992 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MISO_XLM550 3.3-V LVCMOS A8 " "Pin MISO_XLM550 uses I/O standard 3.3-V LVCMOS at A8" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MISO_XLM550 } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MISO_XLM550" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 148 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925992 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRDY_SPI_XLM550 3.3-V LVCMOS D6 " "Pin DRDY_SPI_XLM550 uses I/O standard 3.3-V LVCMOS at D6" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRDY_SPI_XLM550 } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRDY_SPI_XLM550" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 151 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925992 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRDY_I2C_XLM550 3.3-V LVCMOS B7 " "Pin DRDY_I2C_XLM550 uses I/O standard 3.3-V LVCMOS at B7" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRDY_I2C_XLM550 } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRDY_I2C_XLM550" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 155 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925992 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRDY_BMM350 3.3-V LVCMOS D10 " "Pin DRDY_BMM350 uses I/O standard 3.3-V LVCMOS at D10" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRDY_BMM350 } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRDY_BMM350" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 170 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925992 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRDY_BMM581 3.3-V LVCMOS B13 " "Pin DRDY_BMM581 uses I/O standard 3.3-V LVCMOS at B13" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRDY_BMM581 } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRDY_BMM581" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 175 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925992 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GNSS_RX 3.3-V LVCMOS B14 " "Pin GNSS_RX uses I/O standard 3.3-V LVCMOS at B14" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GNSS_RX } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GNSS_RX" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 179 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925992 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_BMM350 3.3-V LVCMOS C10 " "Pin SDA_BMM350 uses I/O standard 3.3-V LVCMOS at C10" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDA_BMM350 } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDA_BMM350" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 168 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925992 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_BMM350 3.3-V LVCMOS A9 " "Pin SCL_BMM350 uses I/O standard 3.3-V LVCMOS at A9" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SCL_BMM350 } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCL_BMM350" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 169 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925992 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_BMM581 3.3-V LVCMOS A13 " "Pin SDA_BMM581 uses I/O standard 3.3-V LVCMOS at A13" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDA_BMM581 } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDA_BMM581" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 173 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925992 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_BMM581 3.3-V LVCMOS D13 " "Pin SCL_BMM581 uses I/O standard 3.3-V LVCMOS at D13" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SCL_BMM581 } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCL_BMM581" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 174 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925992 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[0\] 3.3-V LVCMOS L21 " "Pin SDRAM_DQ\[0\] uses I/O standard 3.3-V LVCMOS at L21" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[0] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[0\]" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925992 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[1\] 3.3-V LVCMOS K21 " "Pin SDRAM_DQ\[1\] uses I/O standard 3.3-V LVCMOS at K21" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[1] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[1\]" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925992 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[2\] 3.3-V LVCMOS L22 " "Pin SDRAM_DQ\[2\] uses I/O standard 3.3-V LVCMOS at L22" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[2] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[2\]" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925992 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[3\] 3.3-V LVCMOS J21 " "Pin SDRAM_DQ\[3\] uses I/O standard 3.3-V LVCMOS at J21" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[3] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[3\]" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925992 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[4\] 3.3-V LVCMOS K22 " "Pin SDRAM_DQ\[4\] uses I/O standard 3.3-V LVCMOS at K22" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[4] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[4\]" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925992 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[5\] 3.3-V LVCMOS H21 " "Pin SDRAM_DQ\[5\] uses I/O standard 3.3-V LVCMOS at H21" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[5] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[5\]" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925992 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[6\] 3.3-V LVCMOS J22 " "Pin SDRAM_DQ\[6\] uses I/O standard 3.3-V LVCMOS at J22" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[6] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[6\]" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925992 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[7\] 3.3-V LVCMOS H22 " "Pin SDRAM_DQ\[7\] uses I/O standard 3.3-V LVCMOS at H22" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[7] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[7\]" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925992 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[8\] 3.3-V LVCMOS B15 " "Pin SDRAM_DQ\[8\] uses I/O standard 3.3-V LVCMOS at B15" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[8] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[8\]" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925992 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[9\] 3.3-V LVCMOS B21 " "Pin SDRAM_DQ\[9\] uses I/O standard 3.3-V LVCMOS at B21" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[9] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[9\]" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925992 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[10\] 3.3-V LVCMOS A15 " "Pin SDRAM_DQ\[10\] uses I/O standard 3.3-V LVCMOS at A15" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[10] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[10\]" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925992 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[11\] 3.3-V LVCMOS A19 " "Pin SDRAM_DQ\[11\] uses I/O standard 3.3-V LVCMOS at A19" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[11] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[11\]" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925992 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[12\] 3.3-V LVCMOS B19 " "Pin SDRAM_DQ\[12\] uses I/O standard 3.3-V LVCMOS at B19" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[12] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[12\]" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925992 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[13\] 3.3-V LVCMOS B16 " "Pin SDRAM_DQ\[13\] uses I/O standard 3.3-V LVCMOS at B16" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[13] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[13\]" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925992 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[14\] 3.3-V LVCMOS A18 " "Pin SDRAM_DQ\[14\] uses I/O standard 3.3-V LVCMOS at A18" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[14] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[14\]" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925992 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[15\] 3.3-V LVCMOS A16 " "Pin SDRAM_DQ\[15\] uses I/O standard 3.3-V LVCMOS at A16" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[15] } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[15\]" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925992 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_357 3.3-V LVCMOS B9 " "Pin SDA_357 uses I/O standard 3.3-V LVCMOS at B9" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDA_357 } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDA_357" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 158 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925992 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_357 3.3-V LVCMOS C8 " "Pin SCL_357 uses I/O standard 3.3-V LVCMOS at C8" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SCL_357 } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCL_357" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 159 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925992 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_ADC_TEMP 3.3-V LVCMOS B10 " "Pin SDA_ADC_TEMP uses I/O standard 3.3-V LVCMOS at B10" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDA_ADC_TEMP } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDA_ADC_TEMP" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 163 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925992 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_ADC_TEMP 3.3-V LVCMOS C13 " "Pin SCL_ADC_TEMP uses I/O standard 3.3-V LVCMOS at C13" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SCL_ADC_TEMP } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCL_ADC_TEMP" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 164 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925992 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_EEPROM 3.3-V LVCMOS H1 " "Pin SDA_EEPROM uses I/O standard 3.3-V LVCMOS at H1" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDA_EEPROM } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDA_EEPROM" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 212 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925992 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_EEPROM 3.3-V LVCMOS J1 " "Pin SCL_EEPROM uses I/O standard 3.3-V LVCMOS at J1" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SCL_EEPROM } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCL_EEPROM" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 213 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925992 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_100M 3.3-V LVCMOS G1 " "Pin CLOCK_100M uses I/O standard 3.3-V LVCMOS at G1" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK_100M } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_100M" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925992 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRDY_357 3.3-V LVCMOS D7 " "Pin DRDY_357 uses I/O standard 3.3-V LVCMOS at D7" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRDY_357 } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRDY_357" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 160 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925992 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRDY_ADC_TEMP 3.3-V LVCMOS A10 " "Pin DRDY_ADC_TEMP uses I/O standard 3.3-V LVCMOS at A10" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRDY_ADC_TEMP } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRDY_ADC_TEMP" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 165 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925992 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DAC_CFG_MISO 3.3-V LVCMOS R5 " "Pin DAC_CFG_MISO uses I/O standard 3.3-V LVCMOS at R5" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DAC_CFG_MISO } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_CFG_MISO" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 191 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925992 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DBG_RX 3.3-V LVCMOS E1 " "Pin DBG_RX uses I/O standard 3.3-V LVCMOS at E1" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DBG_RX } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DBG_RX" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925992 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_RX 3.3-V LVCMOS C2 " "Pin FPGA_RX uses I/O standard 3.3-V LVCMOS at C2" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_RX } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_RX" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 133 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925992 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1765180925992 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVCMOS K1 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVCMOS at K1" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EPCS_DATA0 } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 207 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765180925993 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1765180925993 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "4 " "Following 4 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDA_BMM350 a permanently disabled " "Pin SDA_BMM350 has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDA_BMM350 } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDA_BMM350" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 168 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1765180925993 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SCL_BMM350 a permanently disabled " "Pin SCL_BMM350 has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SCL_BMM350 } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCL_BMM350" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 169 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1765180925993 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDA_BMM581 a permanently disabled " "Pin SDA_BMM581 has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDA_BMM581 } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDA_BMM581" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 173 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1765180925993 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SCL_BMM581 a permanently disabled " "Pin SCL_BMM581 has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SCL_BMM581 } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCL_BMM581" } } } } { "../../TOP/IRIS1_TOP_V1.sv" "" { Text "D:/github/adamShiau_FPGA/intel_IP/IRIS/TOP/IRIS1_TOP_V1.sv" 174 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1765180925993 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1765180925993 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/IRIS_PRJ_V1.fit.smsg " "Generated suppressed messages file D:/github/adamShiau_FPGA/intel_IP/IRIS/PRJ/IRIS_PRJ_V1/IRIS_PRJ_V1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1765180926969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 22 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6978 " "Peak virtual memory: 6978 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765180929834 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 08 16:02:09 2025 " "Processing ended: Mon Dec 08 16:02:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765180929834 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:24 " "Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765180929834 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:31 " "Total CPU time (on all processors): 00:04:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765180929834 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1765180929834 ""}
