
Projet_RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ac74  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f4  0800ae44  0800ae44  0000be44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b038  0800b038  0000d06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b038  0800b038  0000c038  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b040  0800b040  0000d06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b040  0800b040  0000c040  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b044  0800b044  0000c044  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800b048  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005644  2000006c  0800b0b4  0000d06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200056b0  0800b0b4  0000d6b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f58f  00000000  00000000  0000d09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000043a5  00000000  00000000  0002c62b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ae8  00000000  00000000  000309d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014fd  00000000  00000000  000324b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000551d  00000000  00000000  000339b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ebff  00000000  00000000  00038ed2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e1dbe  00000000  00000000  00057ad1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013988f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007a40  00000000  00000000  001398d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  00141314  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800ae2c 	.word	0x0800ae2c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	0800ae2c 	.word	0x0800ae2c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005dc:	b590      	push	{r4, r7, lr}
 80005de:	b093      	sub	sp, #76	@ 0x4c
 80005e0:	af12      	add	r7, sp, #72	@ 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005e2:	f001 f965 	bl	80018b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005e6:	f000 f893 	bl	8000710 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80005ea:	f000 f8ff 	bl	80007ec <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ee:	f000 fa57 	bl	8000aa0 <MX_GPIO_Init>
  MX_DMA_Init();
 80005f2:	f000 fa2d 	bl	8000a50 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80005f6:	f000 fa01 	bl	80009fc <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80005fa:	f000 f91d 	bl	8000838 <MX_I2C1_Init>
  MX_TIM1_Init();
 80005fe:	f000 f9a5 	bl	800094c <MX_TIM1_Init>
  MX_I2S2_Init();
 8000602:	f000 f947 	bl	8000894 <MX_I2S2_Init>
  MX_I2S3_Init();
 8000606:	f000 f973 	bl	80008f0 <MX_I2S3_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800060a:	2120      	movs	r1, #32
 800060c:	482b      	ldr	r0, [pc, #172]	@ (80006bc <main+0xe0>)
 800060e:	f001 ffb4 	bl	800257a <HAL_GPIO_TogglePin>
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8000612:	213c      	movs	r1, #60	@ 0x3c
 8000614:	482a      	ldr	r0, [pc, #168]	@ (80006c0 <main+0xe4>)
 8000616:	f004 fd5d 	bl	80050d4 <HAL_TIM_Encoder_Start>
  lcd_init(hi2c1);
 800061a:	4c2a      	ldr	r4, [pc, #168]	@ (80006c4 <main+0xe8>)
 800061c:	4668      	mov	r0, sp
 800061e:	f104 0310 	add.w	r3, r4, #16
 8000622:	2244      	movs	r2, #68	@ 0x44
 8000624:	4619      	mov	r1, r3
 8000626:	f009 fe86 	bl	800a336 <memcpy>
 800062a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800062e:	f001 f849 	bl	80016c4 <lcd_init>
  lcd_write("HELLO");
 8000632:	4825      	ldr	r0, [pc, #148]	@ (80006c8 <main+0xec>)
 8000634:	f001 f8e2 	bl	80017fc <lcd_write>
  printf("TEST\r\n");
 8000638:	4824      	ldr	r0, [pc, #144]	@ (80006cc <main+0xf0>)
 800063a:	f009 fc8d 	bl	8009f58 <puts>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800063e:	f005 fc9b 	bl	8005f78 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of AudioSem */
  AudioSemHandle = osSemaphoreNew(1, 1, &AudioSem_attributes);
 8000642:	4a23      	ldr	r2, [pc, #140]	@ (80006d0 <main+0xf4>)
 8000644:	2101      	movs	r1, #1
 8000646:	2001      	movs	r0, #1
 8000648:	f005 fe93 	bl	8006372 <osSemaphoreNew>
 800064c:	4603      	mov	r3, r0
 800064e:	4a21      	ldr	r2, [pc, #132]	@ (80006d4 <main+0xf8>)
 8000650:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000652:	4a21      	ldr	r2, [pc, #132]	@ (80006d8 <main+0xfc>)
 8000654:	2100      	movs	r1, #0
 8000656:	4821      	ldr	r0, [pc, #132]	@ (80006dc <main+0x100>)
 8000658:	f005 fcd8 	bl	800600c <osThreadNew>
 800065c:	4603      	mov	r3, r0
 800065e:	4a20      	ldr	r2, [pc, #128]	@ (80006e0 <main+0x104>)
 8000660:	6013      	str	r3, [r2, #0]

  /* creation of ReadEnc1 */
  ReadEnc1Handle = osThreadNew(StartReadEnc1, NULL, &ReadEnc1_attributes);
 8000662:	4a20      	ldr	r2, [pc, #128]	@ (80006e4 <main+0x108>)
 8000664:	2100      	movs	r1, #0
 8000666:	4820      	ldr	r0, [pc, #128]	@ (80006e8 <main+0x10c>)
 8000668:	f005 fcd0 	bl	800600c <osThreadNew>
 800066c:	4603      	mov	r3, r0
 800066e:	4a1f      	ldr	r2, [pc, #124]	@ (80006ec <main+0x110>)
 8000670:	6013      	str	r3, [r2, #0]

  /* creation of AudioTask */
  AudioTaskHandle = osThreadNew(AudioTaskIN, NULL, &AudioTask_attributes);
 8000672:	4a1f      	ldr	r2, [pc, #124]	@ (80006f0 <main+0x114>)
 8000674:	2100      	movs	r1, #0
 8000676:	481f      	ldr	r0, [pc, #124]	@ (80006f4 <main+0x118>)
 8000678:	f005 fcc8 	bl	800600c <osThreadNew>
 800067c:	4603      	mov	r3, r0
 800067e:	4a1e      	ldr	r2, [pc, #120]	@ (80006f8 <main+0x11c>)
 8000680:	6013      	str	r3, [r2, #0]
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Create the event(s) */
  /* creation of WaitNewVal */
  WaitNewValHandle = osEventFlagsNew(&WaitNewVal_attributes);
 8000682:	481e      	ldr	r0, [pc, #120]	@ (80006fc <main+0x120>)
 8000684:	f005 fd8f 	bl	80061a6 <osEventFlagsNew>
 8000688:	4603      	mov	r3, r0
 800068a:	4a1d      	ldr	r2, [pc, #116]	@ (8000700 <main+0x124>)
 800068c:	6013      	str	r3, [r2, #0]

  /* creation of BufferI2S */
  BufferI2SHandle = osEventFlagsNew(&BufferI2S_attributes);
 800068e:	481d      	ldr	r0, [pc, #116]	@ (8000704 <main+0x128>)
 8000690:	f005 fd89 	bl	80061a6 <osEventFlagsNew>
 8000694:	4603      	mov	r3, r0
 8000696:	4a1c      	ldr	r2, [pc, #112]	@ (8000708 <main+0x12c>)
 8000698:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  if ((WaitNewValHandle == NULL) || (BufferI2SHandle == NULL))
 800069a:	4b19      	ldr	r3, [pc, #100]	@ (8000700 <main+0x124>)
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d003      	beq.n	80006aa <main+0xce>
 80006a2:	4b19      	ldr	r3, [pc, #100]	@ (8000708 <main+0x12c>)
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d104      	bne.n	80006b4 <main+0xd8>
  {
      printf("ERR: EventFlags create failed\r\n");
 80006aa:	4818      	ldr	r0, [pc, #96]	@ (800070c <main+0x130>)
 80006ac:	f009 fc54 	bl	8009f58 <puts>
      Error_Handler();
 80006b0:	f000 fbfc 	bl	8000eac <Error_Handler>

  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80006b4:	f005 fc84 	bl	8005fc0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006b8:	bf00      	nop
 80006ba:	e7fd      	b.n	80006b8 <main+0xdc>
 80006bc:	40020000 	.word	0x40020000
 80006c0:	2000022c 	.word	0x2000022c
 80006c4:	20000088 	.word	0x20000088
 80006c8:	0800ae8c 	.word	0x0800ae8c
 80006cc:	0800ae94 	.word	0x0800ae94
 80006d0:	0800afb4 	.word	0x0800afb4
 80006d4:	200002c8 	.word	0x200002c8
 80006d8:	0800af48 	.word	0x0800af48
 80006dc:	08000c69 	.word	0x08000c69
 80006e0:	200002bc 	.word	0x200002bc
 80006e4:	0800af6c 	.word	0x0800af6c
 80006e8:	08000cb1 	.word	0x08000cb1
 80006ec:	200002c0 	.word	0x200002c0
 80006f0:	0800af90 	.word	0x0800af90
 80006f4:	08000d81 	.word	0x08000d81
 80006f8:	200002c4 	.word	0x200002c4
 80006fc:	0800afc4 	.word	0x0800afc4
 8000700:	200002cc 	.word	0x200002cc
 8000704:	0800afd4 	.word	0x0800afd4
 8000708:	200002d0 	.word	0x200002d0
 800070c:	0800ae9c 	.word	0x0800ae9c

08000710 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b094      	sub	sp, #80	@ 0x50
 8000714:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000716:	f107 031c 	add.w	r3, r7, #28
 800071a:	2234      	movs	r2, #52	@ 0x34
 800071c:	2100      	movs	r1, #0
 800071e:	4618      	mov	r0, r3
 8000720:	f009 fd30 	bl	800a184 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000724:	f107 0308 	add.w	r3, r7, #8
 8000728:	2200      	movs	r2, #0
 800072a:	601a      	str	r2, [r3, #0]
 800072c:	605a      	str	r2, [r3, #4]
 800072e:	609a      	str	r2, [r3, #8]
 8000730:	60da      	str	r2, [r3, #12]
 8000732:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000734:	2300      	movs	r3, #0
 8000736:	607b      	str	r3, [r7, #4]
 8000738:	4b2a      	ldr	r3, [pc, #168]	@ (80007e4 <SystemClock_Config+0xd4>)
 800073a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800073c:	4a29      	ldr	r2, [pc, #164]	@ (80007e4 <SystemClock_Config+0xd4>)
 800073e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000742:	6413      	str	r3, [r2, #64]	@ 0x40
 8000744:	4b27      	ldr	r3, [pc, #156]	@ (80007e4 <SystemClock_Config+0xd4>)
 8000746:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000748:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800074c:	607b      	str	r3, [r7, #4]
 800074e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000750:	2300      	movs	r3, #0
 8000752:	603b      	str	r3, [r7, #0]
 8000754:	4b24      	ldr	r3, [pc, #144]	@ (80007e8 <SystemClock_Config+0xd8>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800075c:	4a22      	ldr	r2, [pc, #136]	@ (80007e8 <SystemClock_Config+0xd8>)
 800075e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000762:	6013      	str	r3, [r2, #0]
 8000764:	4b20      	ldr	r3, [pc, #128]	@ (80007e8 <SystemClock_Config+0xd8>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800076c:	603b      	str	r3, [r7, #0]
 800076e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000770:	2302      	movs	r3, #2
 8000772:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000774:	2301      	movs	r3, #1
 8000776:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000778:	2310      	movs	r3, #16
 800077a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800077c:	2302      	movs	r3, #2
 800077e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000780:	2300      	movs	r3, #0
 8000782:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000784:	2310      	movs	r3, #16
 8000786:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000788:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800078c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800078e:	2304      	movs	r3, #4
 8000790:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000792:	2302      	movs	r3, #2
 8000794:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000796:	2302      	movs	r3, #2
 8000798:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800079a:	f107 031c 	add.w	r3, r7, #28
 800079e:	4618      	mov	r0, r3
 80007a0:	f004 f88a 	bl	80048b8 <HAL_RCC_OscConfig>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d001      	beq.n	80007ae <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80007aa:	f000 fb7f 	bl	8000eac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007ae:	230f      	movs	r3, #15
 80007b0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007b2:	2302      	movs	r3, #2
 80007b4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007b6:	2300      	movs	r3, #0
 80007b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007be:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007c0:	2300      	movs	r3, #0
 80007c2:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007c4:	f107 0308 	add.w	r3, r7, #8
 80007c8:	2102      	movs	r1, #2
 80007ca:	4618      	mov	r0, r3
 80007cc:	f002 ff84 	bl	80036d8 <HAL_RCC_ClockConfig>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d001      	beq.n	80007da <SystemClock_Config+0xca>
  {
    Error_Handler();
 80007d6:	f000 fb69 	bl	8000eac <Error_Handler>
  }
}
 80007da:	bf00      	nop
 80007dc:	3750      	adds	r7, #80	@ 0x50
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	40023800 	.word	0x40023800
 80007e8:	40007000 	.word	0x40007000

080007ec <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b098      	sub	sp, #96	@ 0x60
 80007f0:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80007f2:	1d3b      	adds	r3, r7, #4
 80007f4:	225c      	movs	r2, #92	@ 0x5c
 80007f6:	2100      	movs	r1, #0
 80007f8:	4618      	mov	r0, r3
 80007fa:	f009 fcc3 	bl	800a184 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S_APB1;
 80007fe:	2301      	movs	r3, #1
 8000800:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000802:	23c0      	movs	r3, #192	@ 0xc0
 8000804:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLI2SP_DIV2;
 8000806:	2302      	movs	r3, #2
 8000808:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SM = 16;
 800080a:	2310      	movs	r3, #16
 800080c:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800080e:	2302      	movs	r3, #2
 8000810:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 8000812:	2302      	movs	r3, #2
 8000814:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLLI2SDivQ = 1;
 8000816:	2301      	movs	r3, #1
 8000818:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.I2sApb1ClockSelection = RCC_I2SAPB1CLKSOURCE_PLLI2S;
 800081a:	2300      	movs	r3, #0
 800081c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800081e:	1d3b      	adds	r3, r7, #4
 8000820:	4618      	mov	r0, r3
 8000822:	f003 f8a5 	bl	8003970 <HAL_RCCEx_PeriphCLKConfig>
 8000826:	4603      	mov	r3, r0
 8000828:	2b00      	cmp	r3, #0
 800082a:	d001      	beq.n	8000830 <PeriphCommonClock_Config+0x44>
  {
    Error_Handler();
 800082c:	f000 fb3e 	bl	8000eac <Error_Handler>
  }
}
 8000830:	bf00      	nop
 8000832:	3760      	adds	r7, #96	@ 0x60
 8000834:	46bd      	mov	sp, r7
 8000836:	bd80      	pop	{r7, pc}

08000838 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800083c:	4b12      	ldr	r3, [pc, #72]	@ (8000888 <MX_I2C1_Init+0x50>)
 800083e:	4a13      	ldr	r2, [pc, #76]	@ (800088c <MX_I2C1_Init+0x54>)
 8000840:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000842:	4b11      	ldr	r3, [pc, #68]	@ (8000888 <MX_I2C1_Init+0x50>)
 8000844:	4a12      	ldr	r2, [pc, #72]	@ (8000890 <MX_I2C1_Init+0x58>)
 8000846:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000848:	4b0f      	ldr	r3, [pc, #60]	@ (8000888 <MX_I2C1_Init+0x50>)
 800084a:	2200      	movs	r2, #0
 800084c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800084e:	4b0e      	ldr	r3, [pc, #56]	@ (8000888 <MX_I2C1_Init+0x50>)
 8000850:	2200      	movs	r2, #0
 8000852:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000854:	4b0c      	ldr	r3, [pc, #48]	@ (8000888 <MX_I2C1_Init+0x50>)
 8000856:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800085a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800085c:	4b0a      	ldr	r3, [pc, #40]	@ (8000888 <MX_I2C1_Init+0x50>)
 800085e:	2200      	movs	r2, #0
 8000860:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000862:	4b09      	ldr	r3, [pc, #36]	@ (8000888 <MX_I2C1_Init+0x50>)
 8000864:	2200      	movs	r2, #0
 8000866:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000868:	4b07      	ldr	r3, [pc, #28]	@ (8000888 <MX_I2C1_Init+0x50>)
 800086a:	2200      	movs	r2, #0
 800086c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800086e:	4b06      	ldr	r3, [pc, #24]	@ (8000888 <MX_I2C1_Init+0x50>)
 8000870:	2200      	movs	r2, #0
 8000872:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000874:	4804      	ldr	r0, [pc, #16]	@ (8000888 <MX_I2C1_Init+0x50>)
 8000876:	f001 feb3 	bl	80025e0 <HAL_I2C_Init>
 800087a:	4603      	mov	r3, r0
 800087c:	2b00      	cmp	r3, #0
 800087e:	d001      	beq.n	8000884 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000880:	f000 fb14 	bl	8000eac <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000884:	bf00      	nop
 8000886:	bd80      	pop	{r7, pc}
 8000888:	20000088 	.word	0x20000088
 800088c:	40005400 	.word	0x40005400
 8000890:	000186a0 	.word	0x000186a0

08000894 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000898:	4b13      	ldr	r3, [pc, #76]	@ (80008e8 <MX_I2S2_Init+0x54>)
 800089a:	4a14      	ldr	r2, [pc, #80]	@ (80008ec <MX_I2S2_Init+0x58>)
 800089c:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 800089e:	4b12      	ldr	r3, [pc, #72]	@ (80008e8 <MX_I2S2_Init+0x54>)
 80008a0:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80008a4:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 80008a6:	4b10      	ldr	r3, [pc, #64]	@ (80008e8 <MX_I2S2_Init+0x54>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 80008ac:	4b0e      	ldr	r3, [pc, #56]	@ (80008e8 <MX_I2S2_Init+0x54>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80008b2:	4b0d      	ldr	r3, [pc, #52]	@ (80008e8 <MX_I2S2_Init+0x54>)
 80008b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008b8:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 80008ba:	4b0b      	ldr	r3, [pc, #44]	@ (80008e8 <MX_I2S2_Init+0x54>)
 80008bc:	f64a 4244 	movw	r2, #44100	@ 0xac44
 80008c0:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 80008c2:	4b09      	ldr	r3, [pc, #36]	@ (80008e8 <MX_I2S2_Init+0x54>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 80008c8:	4b07      	ldr	r3, [pc, #28]	@ (80008e8 <MX_I2S2_Init+0x54>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80008ce:	4b06      	ldr	r3, [pc, #24]	@ (80008e8 <MX_I2S2_Init+0x54>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 80008d4:	4804      	ldr	r0, [pc, #16]	@ (80008e8 <MX_I2S2_Init+0x54>)
 80008d6:	f002 fb21 	bl	8002f1c <HAL_I2S_Init>
 80008da:	4603      	mov	r3, r0
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d001      	beq.n	80008e4 <MX_I2S2_Init+0x50>
  {
    Error_Handler();
 80008e0:	f000 fae4 	bl	8000eac <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 80008e4:	bf00      	nop
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	200000dc 	.word	0x200000dc
 80008ec:	40003800 	.word	0x40003800

080008f0 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80008f4:	4b13      	ldr	r3, [pc, #76]	@ (8000944 <MX_I2S3_Init+0x54>)
 80008f6:	4a14      	ldr	r2, [pc, #80]	@ (8000948 <MX_I2S3_Init+0x58>)
 80008f8:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80008fa:	4b12      	ldr	r3, [pc, #72]	@ (8000944 <MX_I2S3_Init+0x54>)
 80008fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000900:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000902:	4b10      	ldr	r3, [pc, #64]	@ (8000944 <MX_I2S3_Init+0x54>)
 8000904:	2200      	movs	r2, #0
 8000906:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000908:	4b0e      	ldr	r3, [pc, #56]	@ (8000944 <MX_I2S3_Init+0x54>)
 800090a:	2200      	movs	r2, #0
 800090c:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800090e:	4b0d      	ldr	r3, [pc, #52]	@ (8000944 <MX_I2S3_Init+0x54>)
 8000910:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000914:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8000916:	4b0b      	ldr	r3, [pc, #44]	@ (8000944 <MX_I2S3_Init+0x54>)
 8000918:	f64a 4244 	movw	r2, #44100	@ 0xac44
 800091c:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 800091e:	4b09      	ldr	r3, [pc, #36]	@ (8000944 <MX_I2S3_Init+0x54>)
 8000920:	2200      	movs	r2, #0
 8000922:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000924:	4b07      	ldr	r3, [pc, #28]	@ (8000944 <MX_I2S3_Init+0x54>)
 8000926:	2200      	movs	r2, #0
 8000928:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800092a:	4b06      	ldr	r3, [pc, #24]	@ (8000944 <MX_I2S3_Init+0x54>)
 800092c:	2200      	movs	r2, #0
 800092e:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000930:	4804      	ldr	r0, [pc, #16]	@ (8000944 <MX_I2S3_Init+0x54>)
 8000932:	f002 faf3 	bl	8002f1c <HAL_I2S_Init>
 8000936:	4603      	mov	r3, r0
 8000938:	2b00      	cmp	r3, #0
 800093a:	d001      	beq.n	8000940 <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 800093c:	f000 fab6 	bl	8000eac <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000940:	bf00      	nop
 8000942:	bd80      	pop	{r7, pc}
 8000944:	20000124 	.word	0x20000124
 8000948:	40003c00 	.word	0x40003c00

0800094c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b08c      	sub	sp, #48	@ 0x30
 8000950:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000952:	f107 030c 	add.w	r3, r7, #12
 8000956:	2224      	movs	r2, #36	@ 0x24
 8000958:	2100      	movs	r1, #0
 800095a:	4618      	mov	r0, r3
 800095c:	f009 fc12 	bl	800a184 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000960:	1d3b      	adds	r3, r7, #4
 8000962:	2200      	movs	r2, #0
 8000964:	601a      	str	r2, [r3, #0]
 8000966:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000968:	4b22      	ldr	r3, [pc, #136]	@ (80009f4 <MX_TIM1_Init+0xa8>)
 800096a:	4a23      	ldr	r2, [pc, #140]	@ (80009f8 <MX_TIM1_Init+0xac>)
 800096c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800096e:	4b21      	ldr	r3, [pc, #132]	@ (80009f4 <MX_TIM1_Init+0xa8>)
 8000970:	2200      	movs	r2, #0
 8000972:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000974:	4b1f      	ldr	r3, [pc, #124]	@ (80009f4 <MX_TIM1_Init+0xa8>)
 8000976:	2200      	movs	r2, #0
 8000978:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xFFFF;
 800097a:	4b1e      	ldr	r3, [pc, #120]	@ (80009f4 <MX_TIM1_Init+0xa8>)
 800097c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000980:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000982:	4b1c      	ldr	r3, [pc, #112]	@ (80009f4 <MX_TIM1_Init+0xa8>)
 8000984:	2200      	movs	r2, #0
 8000986:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000988:	4b1a      	ldr	r3, [pc, #104]	@ (80009f4 <MX_TIM1_Init+0xa8>)
 800098a:	2200      	movs	r2, #0
 800098c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800098e:	4b19      	ldr	r3, [pc, #100]	@ (80009f4 <MX_TIM1_Init+0xa8>)
 8000990:	2200      	movs	r2, #0
 8000992:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000994:	2301      	movs	r3, #1
 8000996:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000998:	2300      	movs	r3, #0
 800099a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800099c:	2301      	movs	r3, #1
 800099e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80009a0:	2300      	movs	r3, #0
 80009a2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 4;
 80009a4:	2304      	movs	r3, #4
 80009a6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80009a8:	2300      	movs	r3, #0
 80009aa:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80009ac:	2301      	movs	r3, #1
 80009ae:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80009b0:	2300      	movs	r3, #0
 80009b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 4;
 80009b4:	2304      	movs	r3, #4
 80009b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80009b8:	f107 030c 	add.w	r3, r7, #12
 80009bc:	4619      	mov	r1, r3
 80009be:	480d      	ldr	r0, [pc, #52]	@ (80009f4 <MX_TIM1_Init+0xa8>)
 80009c0:	f004 fae2 	bl	8004f88 <HAL_TIM_Encoder_Init>
 80009c4:	4603      	mov	r3, r0
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d001      	beq.n	80009ce <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80009ca:	f000 fa6f 	bl	8000eac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009ce:	2300      	movs	r3, #0
 80009d0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009d2:	2300      	movs	r3, #0
 80009d4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80009d6:	1d3b      	adds	r3, r7, #4
 80009d8:	4619      	mov	r1, r3
 80009da:	4806      	ldr	r0, [pc, #24]	@ (80009f4 <MX_TIM1_Init+0xa8>)
 80009dc:	f004 fdec 	bl	80055b8 <HAL_TIMEx_MasterConfigSynchronization>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d001      	beq.n	80009ea <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80009e6:	f000 fa61 	bl	8000eac <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80009ea:	bf00      	nop
 80009ec:	3730      	adds	r7, #48	@ 0x30
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	2000022c 	.word	0x2000022c
 80009f8:	40010000 	.word	0x40010000

080009fc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a00:	4b11      	ldr	r3, [pc, #68]	@ (8000a48 <MX_USART2_UART_Init+0x4c>)
 8000a02:	4a12      	ldr	r2, [pc, #72]	@ (8000a4c <MX_USART2_UART_Init+0x50>)
 8000a04:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a06:	4b10      	ldr	r3, [pc, #64]	@ (8000a48 <MX_USART2_UART_Init+0x4c>)
 8000a08:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a0c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a0e:	4b0e      	ldr	r3, [pc, #56]	@ (8000a48 <MX_USART2_UART_Init+0x4c>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a14:	4b0c      	ldr	r3, [pc, #48]	@ (8000a48 <MX_USART2_UART_Init+0x4c>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a1a:	4b0b      	ldr	r3, [pc, #44]	@ (8000a48 <MX_USART2_UART_Init+0x4c>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a20:	4b09      	ldr	r3, [pc, #36]	@ (8000a48 <MX_USART2_UART_Init+0x4c>)
 8000a22:	220c      	movs	r2, #12
 8000a24:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a26:	4b08      	ldr	r3, [pc, #32]	@ (8000a48 <MX_USART2_UART_Init+0x4c>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a2c:	4b06      	ldr	r3, [pc, #24]	@ (8000a48 <MX_USART2_UART_Init+0x4c>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a32:	4805      	ldr	r0, [pc, #20]	@ (8000a48 <MX_USART2_UART_Init+0x4c>)
 8000a34:	f004 fe50 	bl	80056d8 <HAL_UART_Init>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d001      	beq.n	8000a42 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000a3e:	f000 fa35 	bl	8000eac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a42:	bf00      	nop
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop
 8000a48:	20000274 	.word	0x20000274
 8000a4c:	40004400 	.word	0x40004400

08000a50 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b082      	sub	sp, #8
 8000a54:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a56:	2300      	movs	r3, #0
 8000a58:	607b      	str	r3, [r7, #4]
 8000a5a:	4b10      	ldr	r3, [pc, #64]	@ (8000a9c <MX_DMA_Init+0x4c>)
 8000a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a5e:	4a0f      	ldr	r2, [pc, #60]	@ (8000a9c <MX_DMA_Init+0x4c>)
 8000a60:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000a64:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a66:	4b0d      	ldr	r3, [pc, #52]	@ (8000a9c <MX_DMA_Init+0x4c>)
 8000a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a6a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000a6e:	607b      	str	r3, [r7, #4]
 8000a70:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8000a72:	2200      	movs	r2, #0
 8000a74:	2105      	movs	r1, #5
 8000a76:	200e      	movs	r0, #14
 8000a78:	f001 f838 	bl	8001aec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000a7c:	200e      	movs	r0, #14
 8000a7e:	f001 f851 	bl	8001b24 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8000a82:	2200      	movs	r2, #0
 8000a84:	2105      	movs	r1, #5
 8000a86:	2010      	movs	r0, #16
 8000a88:	f001 f830 	bl	8001aec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000a8c:	2010      	movs	r0, #16
 8000a8e:	f001 f849 	bl	8001b24 <HAL_NVIC_EnableIRQ>

}
 8000a92:	bf00      	nop
 8000a94:	3708      	adds	r7, #8
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	40023800 	.word	0x40023800

08000aa0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b08a      	sub	sp, #40	@ 0x28
 8000aa4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aa6:	f107 0314 	add.w	r3, r7, #20
 8000aaa:	2200      	movs	r2, #0
 8000aac:	601a      	str	r2, [r3, #0]
 8000aae:	605a      	str	r2, [r3, #4]
 8000ab0:	609a      	str	r2, [r3, #8]
 8000ab2:	60da      	str	r2, [r3, #12]
 8000ab4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	613b      	str	r3, [r7, #16]
 8000aba:	4b31      	ldr	r3, [pc, #196]	@ (8000b80 <MX_GPIO_Init+0xe0>)
 8000abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000abe:	4a30      	ldr	r2, [pc, #192]	@ (8000b80 <MX_GPIO_Init+0xe0>)
 8000ac0:	f043 0304 	orr.w	r3, r3, #4
 8000ac4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ac6:	4b2e      	ldr	r3, [pc, #184]	@ (8000b80 <MX_GPIO_Init+0xe0>)
 8000ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aca:	f003 0304 	and.w	r3, r3, #4
 8000ace:	613b      	str	r3, [r7, #16]
 8000ad0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	60fb      	str	r3, [r7, #12]
 8000ad6:	4b2a      	ldr	r3, [pc, #168]	@ (8000b80 <MX_GPIO_Init+0xe0>)
 8000ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ada:	4a29      	ldr	r2, [pc, #164]	@ (8000b80 <MX_GPIO_Init+0xe0>)
 8000adc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ae0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ae2:	4b27      	ldr	r3, [pc, #156]	@ (8000b80 <MX_GPIO_Init+0xe0>)
 8000ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ae6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000aea:	60fb      	str	r3, [r7, #12]
 8000aec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aee:	2300      	movs	r3, #0
 8000af0:	60bb      	str	r3, [r7, #8]
 8000af2:	4b23      	ldr	r3, [pc, #140]	@ (8000b80 <MX_GPIO_Init+0xe0>)
 8000af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000af6:	4a22      	ldr	r2, [pc, #136]	@ (8000b80 <MX_GPIO_Init+0xe0>)
 8000af8:	f043 0301 	orr.w	r3, r3, #1
 8000afc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000afe:	4b20      	ldr	r3, [pc, #128]	@ (8000b80 <MX_GPIO_Init+0xe0>)
 8000b00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b02:	f003 0301 	and.w	r3, r3, #1
 8000b06:	60bb      	str	r3, [r7, #8]
 8000b08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	607b      	str	r3, [r7, #4]
 8000b0e:	4b1c      	ldr	r3, [pc, #112]	@ (8000b80 <MX_GPIO_Init+0xe0>)
 8000b10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b12:	4a1b      	ldr	r2, [pc, #108]	@ (8000b80 <MX_GPIO_Init+0xe0>)
 8000b14:	f043 0302 	orr.w	r3, r3, #2
 8000b18:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b1a:	4b19      	ldr	r3, [pc, #100]	@ (8000b80 <MX_GPIO_Init+0xe0>)
 8000b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b1e:	f003 0302 	and.w	r3, r3, #2
 8000b22:	607b      	str	r3, [r7, #4]
 8000b24:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000b26:	2200      	movs	r2, #0
 8000b28:	2120      	movs	r1, #32
 8000b2a:	4816      	ldr	r0, [pc, #88]	@ (8000b84 <MX_GPIO_Init+0xe4>)
 8000b2c:	f001 fd0c 	bl	8002548 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Bp_Blue_Pin */
  GPIO_InitStruct.Pin = Bp_Blue_Pin;
 8000b30:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b36:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000b3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Bp_Blue_GPIO_Port, &GPIO_InitStruct);
 8000b40:	f107 0314 	add.w	r3, r7, #20
 8000b44:	4619      	mov	r1, r3
 8000b46:	4810      	ldr	r0, [pc, #64]	@ (8000b88 <MX_GPIO_Init+0xe8>)
 8000b48:	f001 fb6a 	bl	8002220 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000b4c:	2320      	movs	r3, #32
 8000b4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b50:	2301      	movs	r3, #1
 8000b52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b54:	2300      	movs	r3, #0
 8000b56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000b5c:	f107 0314 	add.w	r3, r7, #20
 8000b60:	4619      	mov	r1, r3
 8000b62:	4808      	ldr	r0, [pc, #32]	@ (8000b84 <MX_GPIO_Init+0xe4>)
 8000b64:	f001 fb5c 	bl	8002220 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000b68:	2200      	movs	r2, #0
 8000b6a:	2105      	movs	r1, #5
 8000b6c:	2028      	movs	r0, #40	@ 0x28
 8000b6e:	f000 ffbd 	bl	8001aec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000b72:	2028      	movs	r0, #40	@ 0x28
 8000b74:	f000 ffd6 	bl	8001b24 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b78:	bf00      	nop
 8000b7a:	3728      	adds	r7, #40	@ 0x28
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	40023800 	.word	0x40023800
 8000b84:	40020000 	.word	0x40020000
 8000b88:	40020800 	.word	0x40020800

08000b8c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b082      	sub	sp, #8
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	4603      	mov	r3, r0
 8000b94:	80fb      	strh	r3, [r7, #6]
	switch (GPIO_Pin) {
 8000b96:	88fb      	ldrh	r3, [r7, #6]
 8000b98:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000b9c:	d108      	bne.n	8000bb0 <HAL_GPIO_EXTI_Callback+0x24>
		case Bp_Blue_Pin:
			HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000b9e:	2120      	movs	r1, #32
 8000ba0:	4806      	ldr	r0, [pc, #24]	@ (8000bbc <HAL_GPIO_EXTI_Callback+0x30>)
 8000ba2:	f001 fcea 	bl	800257a <HAL_GPIO_TogglePin>
			__HAL_TIM_SET_COUNTER(&htim1,0);//On reset le compteur lors de l'appuie sur Bp
 8000ba6:	4b06      	ldr	r3, [pc, #24]	@ (8000bc0 <HAL_GPIO_EXTI_Callback+0x34>)
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	2200      	movs	r2, #0
 8000bac:	625a      	str	r2, [r3, #36]	@ 0x24
			break;
 8000bae:	e000      	b.n	8000bb2 <HAL_GPIO_EXTI_Callback+0x26>
		default:
			break;
 8000bb0:	bf00      	nop
	}
}
 8000bb2:	bf00      	nop
 8000bb4:	3708      	adds	r7, #8
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	40020000 	.word	0x40020000
 8000bc0:	2000022c 	.word	0x2000022c

08000bc4 <__io_putchar>:

int __io_putchar(int ch)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b082      	sub	sp, #8
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
/* Custom implementation of fputc here */
HAL_UART_Transmit(&huart2, (uint8_t* )&ch, 1, 0xFFFF);
 8000bcc:	1d39      	adds	r1, r7, #4
 8000bce:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	4803      	ldr	r0, [pc, #12]	@ (8000be4 <__io_putchar+0x20>)
 8000bd6:	f004 fdcf 	bl	8005778 <HAL_UART_Transmit>
return ch;
 8000bda:	687b      	ldr	r3, [r7, #4]
}
 8000bdc:	4618      	mov	r0, r3
 8000bde:	3708      	adds	r7, #8
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	20000274 	.word	0x20000274

08000be8 <HAL_I2S_RxHalfCpltCallback>:

void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b082      	sub	sp, #8
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
    // RX moiti de buffer : 1re moiti prte
    if (hi2s->Instance == hi2s2.Instance)
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681a      	ldr	r2, [r3, #0]
 8000bf4:	4b09      	ldr	r3, [pc, #36]	@ (8000c1c <HAL_I2S_RxHalfCpltCallback+0x34>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	429a      	cmp	r2, r3
 8000bfa:	d10a      	bne.n	8000c12 <HAL_I2S_RxHalfCpltCallback+0x2a>
    {
#ifndef FixAudioI2S
        osEventFlagsSet(BufferI2SHandle, I2S_FLAG_HALF);
#else
        i2s_dma_flags |= I2S_DMA_FLAG_HALF;
 8000bfc:	4b08      	ldr	r3, [pc, #32]	@ (8000c20 <HAL_I2S_RxHalfCpltCallback+0x38>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	f043 0301 	orr.w	r3, r3, #1
 8000c04:	4a06      	ldr	r2, [pc, #24]	@ (8000c20 <HAL_I2S_RxHalfCpltCallback+0x38>)
 8000c06:	6013      	str	r3, [r2, #0]
        osSemaphoreRelease(AudioSemHandle);
 8000c08:	4b06      	ldr	r3, [pc, #24]	@ (8000c24 <HAL_I2S_RxHalfCpltCallback+0x3c>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	f005 fc8b 	bl	8006528 <osSemaphoreRelease>
#endif
        // optionnel : vrifier une erreur
        // if ((int32_t)res < 0) { /* grer l'erreur ventuelle */ }
    }

}
 8000c12:	bf00      	nop
 8000c14:	3708      	adds	r7, #8
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	200000dc 	.word	0x200000dc
 8000c20:	20000ad4 	.word	0x20000ad4
 8000c24:	200002c8 	.word	0x200002c8

08000c28 <HAL_I2S_RxCpltCallback>:

void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b082      	sub	sp, #8
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
    // RX fin de buffer : 2e moiti prte
    if (hi2s->Instance == hi2s2.Instance)
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	681a      	ldr	r2, [r3, #0]
 8000c34:	4b09      	ldr	r3, [pc, #36]	@ (8000c5c <HAL_I2S_RxCpltCallback+0x34>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	429a      	cmp	r2, r3
 8000c3a:	d10a      	bne.n	8000c52 <HAL_I2S_RxCpltCallback+0x2a>
    {
#ifndef FixAudioI2S
        osEventFlagsSet(BufferI2SHandle, I2S_FLAG_FULL);
#else
		i2s_dma_flags |= I2S_DMA_FLAG_FULL;
 8000c3c:	4b08      	ldr	r3, [pc, #32]	@ (8000c60 <HAL_I2S_RxCpltCallback+0x38>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	f043 0302 	orr.w	r3, r3, #2
 8000c44:	4a06      	ldr	r2, [pc, #24]	@ (8000c60 <HAL_I2S_RxCpltCallback+0x38>)
 8000c46:	6013      	str	r3, [r2, #0]
        osSemaphoreRelease(AudioSemHandle);
 8000c48:	4b06      	ldr	r3, [pc, #24]	@ (8000c64 <HAL_I2S_RxCpltCallback+0x3c>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f005 fc6b 	bl	8006528 <osSemaphoreRelease>
#endif
        // optionnel : vrifier une erreur
        // if ((int32_t)res < 0) { /* grer l'erreur ventuelle */ }
    }
}
 8000c52:	bf00      	nop
 8000c54:	3708      	adds	r7, #8
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	200000dc 	.word	0x200000dc
 8000c60:	20000ad4 	.word	0x20000ad4
 8000c64:	200002c8 	.word	0x200002c8

08000c68 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b084      	sub	sp, #16
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	uint32_t CMPT = 0;
 8000c70:	2300      	movs	r3, #0
 8000c72:	60bb      	str	r3, [r7, #8]
	uint32_t CMPT_OLD;
	CMPT_OLD = CMPT;
 8000c74:	68bb      	ldr	r3, [r7, #8]
 8000c76:	60fb      	str	r3, [r7, #12]
    uint32_t t0 = HAL_GetTick();
#endif
  /* Infinite loop */
  for(;;)
  {
	  CMPT = __HAL_TIM_GET_COUNTER(&htim1)/2;
 8000c78:	4b0b      	ldr	r3, [pc, #44]	@ (8000ca8 <StartDefaultTask+0x40>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c7e:	085b      	lsrs	r3, r3, #1
 8000c80:	60bb      	str	r3, [r7, #8]
	  if (CMPT != CMPT_OLD) {
 8000c82:	68ba      	ldr	r2, [r7, #8]
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	429a      	cmp	r2, r3
 8000c88:	d00a      	beq.n	8000ca0 <StartDefaultTask+0x38>
		CMPT_OLD = __HAL_TIM_GET_COUNTER(&htim1)/2;
 8000c8a:	4b07      	ldr	r3, [pc, #28]	@ (8000ca8 <StartDefaultTask+0x40>)
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c90:	085b      	lsrs	r3, r3, #1
 8000c92:	60fb      	str	r3, [r7, #12]
		osEventFlagsSet(WaitNewValHandle, 0x00000001U);
 8000c94:	4b05      	ldr	r3, [pc, #20]	@ (8000cac <StartDefaultTask+0x44>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	2101      	movs	r1, #1
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f005 fac2 	bl	8006224 <osEventFlagsSet>
            uint32_t r = osEventFlagsSet(BufferI2SHandle, I2S_FLAG_HALF);
            printf("DefaultTask: Set HALF, ret = 0x%08lX\r\n", r);
        }
#endif

	osThreadYield();
 8000ca0:	f005 fa46 	bl	8006130 <osThreadYield>
	  CMPT = __HAL_TIM_GET_COUNTER(&htim1)/2;
 8000ca4:	e7e8      	b.n	8000c78 <StartDefaultTask+0x10>
 8000ca6:	bf00      	nop
 8000ca8:	2000022c 	.word	0x2000022c
 8000cac:	200002cc 	.word	0x200002cc

08000cb0 <StartReadEnc1>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadEnc1 */
void StartReadEnc1(void *argument)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b08c      	sub	sp, #48	@ 0x30
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadEnc1 */

	__HAL_TIM_SET_COUNTER(&htim1,0);						//Init de la valeur a 0
 8000cb8:	4b2d      	ldr	r3, [pc, #180]	@ (8000d70 <StartReadEnc1+0xc0>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	625a      	str	r2, [r3, #36]	@ 0x24
	uint32_t flags;
	char buffer[32] = " ";
 8000cc0:	2320      	movs	r3, #32
 8000cc2:	60fb      	str	r3, [r7, #12]
 8000cc4:	f107 0310 	add.w	r3, r7, #16
 8000cc8:	2200      	movs	r2, #0
 8000cca:	601a      	str	r2, [r3, #0]
 8000ccc:	605a      	str	r2, [r3, #4]
 8000cce:	609a      	str	r2, [r3, #8]
 8000cd0:	60da      	str	r2, [r3, #12]
 8000cd2:	611a      	str	r2, [r3, #16]
 8000cd4:	615a      	str	r2, [r3, #20]
 8000cd6:	619a      	str	r2, [r3, #24]
	lcd_clear();
 8000cd8:	f000 fd4e 	bl	8001778 <lcd_clear>
	MenuDisplay((__HAL_TIM_GET_COUNTER(&htim1)/2)%3, buffer, sizeof(buffer));
 8000cdc:	4b24      	ldr	r3, [pc, #144]	@ (8000d70 <StartReadEnc1+0xc0>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ce2:	0859      	lsrs	r1, r3, #1
 8000ce4:	4b23      	ldr	r3, [pc, #140]	@ (8000d74 <StartReadEnc1+0xc4>)
 8000ce6:	fba3 2301 	umull	r2, r3, r3, r1
 8000cea:	085a      	lsrs	r2, r3, #1
 8000cec:	4613      	mov	r3, r2
 8000cee:	005b      	lsls	r3, r3, #1
 8000cf0:	4413      	add	r3, r2
 8000cf2:	1aca      	subs	r2, r1, r3
 8000cf4:	b2d3      	uxtb	r3, r2
 8000cf6:	f107 010c 	add.w	r1, r7, #12
 8000cfa:	2220      	movs	r2, #32
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f000 fd9d 	bl	800183c <MenuDisplay>
#ifdef Debug
	printf("%ld\r\n", (__HAL_TIM_GET_COUNTER(&htim1)/2)%3);
	printf(buffer);
#endif
	lcd_write(buffer);
 8000d02:	f107 030c 	add.w	r3, r7, #12
 8000d06:	4618      	mov	r0, r3
 8000d08:	f000 fd78 	bl	80017fc <lcd_write>

	/* Infinite loop */
	for(;;)
	{

		flags = osEventFlagsWait(WaitNewValHandle, 0x00000001U, osFlagsWaitAny, osWaitForever);
 8000d0c:	4b1a      	ldr	r3, [pc, #104]	@ (8000d78 <StartReadEnc1+0xc8>)
 8000d0e:	6818      	ldr	r0, [r3, #0]
 8000d10:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000d14:	2200      	movs	r2, #0
 8000d16:	2101      	movs	r1, #1
 8000d18:	f005 fac6 	bl	80062a8 <osEventFlagsWait>
 8000d1c:	62f8      	str	r0, [r7, #44]	@ 0x2c

		switch (flags) {
 8000d1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d20:	2b01      	cmp	r3, #1
 8000d22:	d11d      	bne.n	8000d60 <StartReadEnc1+0xb0>
			case 0x00000001U:
				lcd_clear();
 8000d24:	f000 fd28 	bl	8001778 <lcd_clear>
				MenuDisplay((__HAL_TIM_GET_COUNTER(&htim1)/2)%3, buffer, sizeof(buffer));
 8000d28:	4b11      	ldr	r3, [pc, #68]	@ (8000d70 <StartReadEnc1+0xc0>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d2e:	0859      	lsrs	r1, r3, #1
 8000d30:	4b10      	ldr	r3, [pc, #64]	@ (8000d74 <StartReadEnc1+0xc4>)
 8000d32:	fba3 2301 	umull	r2, r3, r3, r1
 8000d36:	085a      	lsrs	r2, r3, #1
 8000d38:	4613      	mov	r3, r2
 8000d3a:	005b      	lsls	r3, r3, #1
 8000d3c:	4413      	add	r3, r2
 8000d3e:	1aca      	subs	r2, r1, r3
 8000d40:	b2d3      	uxtb	r3, r2
 8000d42:	f107 010c 	add.w	r1, r7, #12
 8000d46:	2220      	movs	r2, #32
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f000 fd77 	bl	800183c <MenuDisplay>
#ifdef Debug
				printf("%ld\r\n", (__HAL_TIM_GET_COUNTER(&htim1)/2)%3);
				printf(buffer);
#endif
				//snprintf(buffer,sizeof(buffer),"Encodeur : %ld", __HAL_TIM_GET_COUNTER(&htim1)/2);
				lcd_write(buffer);
 8000d4e:	f107 030c 	add.w	r3, r7, #12
 8000d52:	4618      	mov	r0, r3
 8000d54:	f000 fd52 	bl	80017fc <lcd_write>
				osDelay(100);
 8000d58:	2064      	movs	r0, #100	@ 0x64
 8000d5a:	f005 fa09 	bl	8006170 <osDelay>
				break;
 8000d5e:	e005      	b.n	8000d6c <StartReadEnc1+0xbc>
			default:
				lcd_clear();
 8000d60:	f000 fd0a 	bl	8001778 <lcd_clear>
				lcd_write("C kc");
 8000d64:	4805      	ldr	r0, [pc, #20]	@ (8000d7c <StartReadEnc1+0xcc>)
 8000d66:	f000 fd49 	bl	80017fc <lcd_write>
				break;
 8000d6a:	bf00      	nop
		flags = osEventFlagsWait(WaitNewValHandle, 0x00000001U, osFlagsWaitAny, osWaitForever);
 8000d6c:	e7ce      	b.n	8000d0c <StartReadEnc1+0x5c>
 8000d6e:	bf00      	nop
 8000d70:	2000022c 	.word	0x2000022c
 8000d74:	aaaaaaab 	.word	0xaaaaaaab
 8000d78:	200002cc 	.word	0x200002cc
 8000d7c:	0800aebc 	.word	0x0800aebc

08000d80 <AudioTaskIN>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_AudioTaskIN */
void AudioTaskIN(void *argument)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b086      	sub	sp, #24
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AudioTaskIN */
#ifndef DebugHard
#ifndef FixAudioI2S
	    uint32_t flags;
#endif
	    uint32_t flags = 0;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	60fb      	str	r3, [r7, #12]
	    if (HAL_I2S_Transmit_DMA(&hi2s3, (uint16_t*)i2s2_buffer, buffer_size) != HAL_OK)
 8000d8c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000d90:	4933      	ldr	r1, [pc, #204]	@ (8000e60 <AudioTaskIN+0xe0>)
 8000d92:	4834      	ldr	r0, [pc, #208]	@ (8000e64 <AudioTaskIN+0xe4>)
 8000d94:	f002 f9ba 	bl	800310c <HAL_I2S_Transmit_DMA>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d004      	beq.n	8000da8 <AudioTaskIN+0x28>
	    {
	        printf("ERR: I2S3 RX DMA\n");
 8000d9e:	4832      	ldr	r0, [pc, #200]	@ (8000e68 <AudioTaskIN+0xe8>)
 8000da0:	f009 f8da 	bl	8009f58 <puts>
	        Error_Handler();
 8000da4:	f000 f882 	bl	8000eac <Error_Handler>
	    }
	    if (HAL_I2S_Receive_DMA(&hi2s2,(uint16_t*)i2s3_buffer, buffer_size) != HAL_OK)
 8000da8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000dac:	492f      	ldr	r1, [pc, #188]	@ (8000e6c <AudioTaskIN+0xec>)
 8000dae:	4830      	ldr	r0, [pc, #192]	@ (8000e70 <AudioTaskIN+0xf0>)
 8000db0:	f002 fa50 	bl	8003254 <HAL_I2S_Receive_DMA>
 8000db4:	4603      	mov	r3, r0
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d004      	beq.n	8000dc4 <AudioTaskIN+0x44>
	    {
	        printf("ERR: I2S2 TX DMA\n");
 8000dba:	482e      	ldr	r0, [pc, #184]	@ (8000e74 <AudioTaskIN+0xf4>)
 8000dbc:	f009 f8cc 	bl	8009f58 <puts>
	        Error_Handler();
 8000dc0:	f000 f874 	bl	8000eac <Error_Handler>
	            {
	                i2s2_buffer[I2S_HALF_BUFFER_SIZE + i] =
	                    i2s3_buffer[I2S_HALF_BUFFER_SIZE + i];
	            }
#else
	            osSemaphoreAcquire(AudioSemHandle, osWaitForever);
 8000dc4:	4b2c      	ldr	r3, [pc, #176]	@ (8000e78 <AudioTaskIN+0xf8>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000dcc:	4618      	mov	r0, r3
 8000dce:	f005 fb59 	bl	8006484 <osSemaphoreAcquire>
	            flags = i2s_dma_flags;
 8000dd2:	4b2a      	ldr	r3, [pc, #168]	@ (8000e7c <AudioTaskIN+0xfc>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	60fb      	str	r3, [r7, #12]

	            if (flags & I2S_DMA_FLAG_HALF)
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	f003 0301 	and.w	r3, r3, #1
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d019      	beq.n	8000e16 <AudioTaskIN+0x96>
	            {
	                i2s_dma_flags &= ~I2S_DMA_FLAG_HALF;
 8000de2:	4b26      	ldr	r3, [pc, #152]	@ (8000e7c <AudioTaskIN+0xfc>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	f023 0301 	bic.w	r3, r3, #1
 8000dea:	4a24      	ldr	r2, [pc, #144]	@ (8000e7c <AudioTaskIN+0xfc>)
 8000dec:	6013      	str	r3, [r2, #0]

	                printf("AudioTaskIN: HALF flag set\r\n");
 8000dee:	4824      	ldr	r0, [pc, #144]	@ (8000e80 <AudioTaskIN+0x100>)
 8000df0:	f009 f8b2 	bl	8009f58 <puts>
	                for (uint32_t i = 0; i < I2S_HALF_BUFFER_SIZE; i++)
 8000df4:	2300      	movs	r3, #0
 8000df6:	617b      	str	r3, [r7, #20]
 8000df8:	e00a      	b.n	8000e10 <AudioTaskIN+0x90>
	                {
	                    i2s2_buffer[i] = i2s3_buffer[i];
 8000dfa:	4a1c      	ldr	r2, [pc, #112]	@ (8000e6c <AudioTaskIN+0xec>)
 8000dfc:	697b      	ldr	r3, [r7, #20]
 8000dfe:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 8000e02:	4a17      	ldr	r2, [pc, #92]	@ (8000e60 <AudioTaskIN+0xe0>)
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	                for (uint32_t i = 0; i < I2S_HALF_BUFFER_SIZE; i++)
 8000e0a:	697b      	ldr	r3, [r7, #20]
 8000e0c:	3301      	adds	r3, #1
 8000e0e:	617b      	str	r3, [r7, #20]
 8000e10:	697b      	ldr	r3, [r7, #20]
 8000e12:	2bff      	cmp	r3, #255	@ 0xff
 8000e14:	d9f1      	bls.n	8000dfa <AudioTaskIN+0x7a>
	                }
	            }

	            if (flags & I2S_DMA_FLAG_FULL)
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	f003 0302 	and.w	r3, r3, #2
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d0d1      	beq.n	8000dc4 <AudioTaskIN+0x44>
	            {
	                i2s_dma_flags &= ~I2S_DMA_FLAG_FULL;
 8000e20:	4b16      	ldr	r3, [pc, #88]	@ (8000e7c <AudioTaskIN+0xfc>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	f023 0302 	bic.w	r3, r3, #2
 8000e28:	4a14      	ldr	r2, [pc, #80]	@ (8000e7c <AudioTaskIN+0xfc>)
 8000e2a:	6013      	str	r3, [r2, #0]

	                printf("AudioTaskIN: FULL flag set\r\n");
 8000e2c:	4815      	ldr	r0, [pc, #84]	@ (8000e84 <AudioTaskIN+0x104>)
 8000e2e:	f009 f893 	bl	8009f58 <puts>
	                for (uint32_t i = 0; i < I2S_HALF_BUFFER_SIZE; i++)
 8000e32:	2300      	movs	r3, #0
 8000e34:	613b      	str	r3, [r7, #16]
 8000e36:	e00e      	b.n	8000e56 <AudioTaskIN+0xd6>
	                {
	                    i2s2_buffer[I2S_HALF_BUFFER_SIZE + i] =
	                        i2s3_buffer[I2S_HALF_BUFFER_SIZE + i];
 8000e38:	693b      	ldr	r3, [r7, #16]
 8000e3a:	f503 7280 	add.w	r2, r3, #256	@ 0x100
	                    i2s2_buffer[I2S_HALF_BUFFER_SIZE + i] =
 8000e3e:	693b      	ldr	r3, [r7, #16]
 8000e40:	f503 7380 	add.w	r3, r3, #256	@ 0x100
	                        i2s3_buffer[I2S_HALF_BUFFER_SIZE + i];
 8000e44:	4909      	ldr	r1, [pc, #36]	@ (8000e6c <AudioTaskIN+0xec>)
 8000e46:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
	                    i2s2_buffer[I2S_HALF_BUFFER_SIZE + i] =
 8000e4a:	4a05      	ldr	r2, [pc, #20]	@ (8000e60 <AudioTaskIN+0xe0>)
 8000e4c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	                for (uint32_t i = 0; i < I2S_HALF_BUFFER_SIZE; i++)
 8000e50:	693b      	ldr	r3, [r7, #16]
 8000e52:	3301      	adds	r3, #1
 8000e54:	613b      	str	r3, [r7, #16]
 8000e56:	693b      	ldr	r3, [r7, #16]
 8000e58:	2bff      	cmp	r3, #255	@ 0xff
 8000e5a:	d9ed      	bls.n	8000e38 <AudioTaskIN+0xb8>
	            osSemaphoreAcquire(AudioSemHandle, osWaitForever);
 8000e5c:	e7b2      	b.n	8000dc4 <AudioTaskIN+0x44>
 8000e5e:	bf00      	nop
 8000e60:	200006d4 	.word	0x200006d4
 8000e64:	20000124 	.word	0x20000124
 8000e68:	0800aec4 	.word	0x0800aec4
 8000e6c:	200002d4 	.word	0x200002d4
 8000e70:	200000dc 	.word	0x200000dc
 8000e74:	0800aed8 	.word	0x0800aed8
 8000e78:	200002c8 	.word	0x200002c8
 8000e7c:	20000ad4 	.word	0x20000ad4
 8000e80:	0800aeec 	.word	0x0800aeec
 8000e84:	0800af08 	.word	0x0800af08

08000e88 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	4a04      	ldr	r2, [pc, #16]	@ (8000ea8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000e96:	4293      	cmp	r3, r2
 8000e98:	d101      	bne.n	8000e9e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000e9a:	f000 fd2b 	bl	80018f4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000e9e:	bf00      	nop
 8000ea0:	3708      	adds	r7, #8
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	40001400 	.word	0x40001400

08000eac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000eb0:	b672      	cpsid	i
}
 8000eb2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000eb4:	bf00      	nop
 8000eb6:	e7fd      	b.n	8000eb4 <Error_Handler+0x8>

08000eb8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	607b      	str	r3, [r7, #4]
 8000ec2:	4b12      	ldr	r3, [pc, #72]	@ (8000f0c <HAL_MspInit+0x54>)
 8000ec4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ec6:	4a11      	ldr	r2, [pc, #68]	@ (8000f0c <HAL_MspInit+0x54>)
 8000ec8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ecc:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ece:	4b0f      	ldr	r3, [pc, #60]	@ (8000f0c <HAL_MspInit+0x54>)
 8000ed0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ed2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ed6:	607b      	str	r3, [r7, #4]
 8000ed8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eda:	2300      	movs	r3, #0
 8000edc:	603b      	str	r3, [r7, #0]
 8000ede:	4b0b      	ldr	r3, [pc, #44]	@ (8000f0c <HAL_MspInit+0x54>)
 8000ee0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ee2:	4a0a      	ldr	r2, [pc, #40]	@ (8000f0c <HAL_MspInit+0x54>)
 8000ee4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ee8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000eea:	4b08      	ldr	r3, [pc, #32]	@ (8000f0c <HAL_MspInit+0x54>)
 8000eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ef2:	603b      	str	r3, [r7, #0]
 8000ef4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	210f      	movs	r1, #15
 8000efa:	f06f 0001 	mvn.w	r0, #1
 8000efe:	f000 fdf5 	bl	8001aec <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f02:	bf00      	nop
 8000f04:	3708      	adds	r7, #8
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	40023800 	.word	0x40023800

08000f10 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b08a      	sub	sp, #40	@ 0x28
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f18:	f107 0314 	add.w	r3, r7, #20
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	601a      	str	r2, [r3, #0]
 8000f20:	605a      	str	r2, [r3, #4]
 8000f22:	609a      	str	r2, [r3, #8]
 8000f24:	60da      	str	r2, [r3, #12]
 8000f26:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	4a19      	ldr	r2, [pc, #100]	@ (8000f94 <HAL_I2C_MspInit+0x84>)
 8000f2e:	4293      	cmp	r3, r2
 8000f30:	d12b      	bne.n	8000f8a <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f32:	2300      	movs	r3, #0
 8000f34:	613b      	str	r3, [r7, #16]
 8000f36:	4b18      	ldr	r3, [pc, #96]	@ (8000f98 <HAL_I2C_MspInit+0x88>)
 8000f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3a:	4a17      	ldr	r2, [pc, #92]	@ (8000f98 <HAL_I2C_MspInit+0x88>)
 8000f3c:	f043 0302 	orr.w	r3, r3, #2
 8000f40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f42:	4b15      	ldr	r3, [pc, #84]	@ (8000f98 <HAL_I2C_MspInit+0x88>)
 8000f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f46:	f003 0302 	and.w	r3, r3, #2
 8000f4a:	613b      	str	r3, [r7, #16]
 8000f4c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000f4e:	23c0      	movs	r3, #192	@ 0xc0
 8000f50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f52:	2312      	movs	r3, #18
 8000f54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f56:	2300      	movs	r3, #0
 8000f58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f5a:	2303      	movs	r3, #3
 8000f5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000f5e:	2304      	movs	r3, #4
 8000f60:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f62:	f107 0314 	add.w	r3, r7, #20
 8000f66:	4619      	mov	r1, r3
 8000f68:	480c      	ldr	r0, [pc, #48]	@ (8000f9c <HAL_I2C_MspInit+0x8c>)
 8000f6a:	f001 f959 	bl	8002220 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f6e:	2300      	movs	r3, #0
 8000f70:	60fb      	str	r3, [r7, #12]
 8000f72:	4b09      	ldr	r3, [pc, #36]	@ (8000f98 <HAL_I2C_MspInit+0x88>)
 8000f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f76:	4a08      	ldr	r2, [pc, #32]	@ (8000f98 <HAL_I2C_MspInit+0x88>)
 8000f78:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f7e:	4b06      	ldr	r3, [pc, #24]	@ (8000f98 <HAL_I2C_MspInit+0x88>)
 8000f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f82:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f86:	60fb      	str	r3, [r7, #12]
 8000f88:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000f8a:	bf00      	nop
 8000f8c:	3728      	adds	r7, #40	@ 0x28
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	40005400 	.word	0x40005400
 8000f98:	40023800 	.word	0x40023800
 8000f9c:	40020400 	.word	0x40020400

08000fa0 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b090      	sub	sp, #64	@ 0x40
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000fac:	2200      	movs	r2, #0
 8000fae:	601a      	str	r2, [r3, #0]
 8000fb0:	605a      	str	r2, [r3, #4]
 8000fb2:	609a      	str	r2, [r3, #8]
 8000fb4:	60da      	str	r2, [r3, #12]
 8000fb6:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4aa0      	ldr	r2, [pc, #640]	@ (8001240 <HAL_I2S_MspInit+0x2a0>)
 8000fbe:	4293      	cmp	r3, r2
 8000fc0:	f040 809a 	bne.w	80010f8 <HAL_I2S_MspInit+0x158>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000fc8:	4b9e      	ldr	r3, [pc, #632]	@ (8001244 <HAL_I2S_MspInit+0x2a4>)
 8000fca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fcc:	4a9d      	ldr	r2, [pc, #628]	@ (8001244 <HAL_I2S_MspInit+0x2a4>)
 8000fce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fd2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fd4:	4b9b      	ldr	r3, [pc, #620]	@ (8001244 <HAL_I2S_MspInit+0x2a4>)
 8000fd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fd8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fdc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000fde:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	627b      	str	r3, [r7, #36]	@ 0x24
 8000fe4:	4b97      	ldr	r3, [pc, #604]	@ (8001244 <HAL_I2S_MspInit+0x2a4>)
 8000fe6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe8:	4a96      	ldr	r2, [pc, #600]	@ (8001244 <HAL_I2S_MspInit+0x2a4>)
 8000fea:	f043 0304 	orr.w	r3, r3, #4
 8000fee:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ff0:	4b94      	ldr	r3, [pc, #592]	@ (8001244 <HAL_I2S_MspInit+0x2a4>)
 8000ff2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff4:	f003 0304 	and.w	r3, r3, #4
 8000ff8:	627b      	str	r3, [r7, #36]	@ 0x24
 8000ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	623b      	str	r3, [r7, #32]
 8001000:	4b90      	ldr	r3, [pc, #576]	@ (8001244 <HAL_I2S_MspInit+0x2a4>)
 8001002:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001004:	4a8f      	ldr	r2, [pc, #572]	@ (8001244 <HAL_I2S_MspInit+0x2a4>)
 8001006:	f043 0301 	orr.w	r3, r3, #1
 800100a:	6313      	str	r3, [r2, #48]	@ 0x30
 800100c:	4b8d      	ldr	r3, [pc, #564]	@ (8001244 <HAL_I2S_MspInit+0x2a4>)
 800100e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001010:	f003 0301 	and.w	r3, r3, #1
 8001014:	623b      	str	r3, [r7, #32]
 8001016:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001018:	2300      	movs	r3, #0
 800101a:	61fb      	str	r3, [r7, #28]
 800101c:	4b89      	ldr	r3, [pc, #548]	@ (8001244 <HAL_I2S_MspInit+0x2a4>)
 800101e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001020:	4a88      	ldr	r2, [pc, #544]	@ (8001244 <HAL_I2S_MspInit+0x2a4>)
 8001022:	f043 0302 	orr.w	r3, r3, #2
 8001026:	6313      	str	r3, [r2, #48]	@ 0x30
 8001028:	4b86      	ldr	r3, [pc, #536]	@ (8001244 <HAL_I2S_MspInit+0x2a4>)
 800102a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800102c:	f003 0302 	and.w	r3, r3, #2
 8001030:	61fb      	str	r3, [r7, #28]
 8001032:	69fb      	ldr	r3, [r7, #28]
    PC1     ------> I2S2_SD
    PA6     ------> I2S2_MCK
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001034:	2302      	movs	r3, #2
 8001036:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001038:	2302      	movs	r3, #2
 800103a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800103c:	2300      	movs	r3, #0
 800103e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001040:	2300      	movs	r3, #0
 8001042:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 8001044:	2307      	movs	r3, #7
 8001046:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001048:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800104c:	4619      	mov	r1, r3
 800104e:	487e      	ldr	r0, [pc, #504]	@ (8001248 <HAL_I2S_MspInit+0x2a8>)
 8001050:	f001 f8e6 	bl	8002220 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001054:	2340      	movs	r3, #64	@ 0x40
 8001056:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001058:	2302      	movs	r3, #2
 800105a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105c:	2300      	movs	r3, #0
 800105e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001060:	2300      	movs	r3, #0
 8001062:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI2;
 8001064:	2306      	movs	r3, #6
 8001066:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001068:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800106c:	4619      	mov	r1, r3
 800106e:	4877      	ldr	r0, [pc, #476]	@ (800124c <HAL_I2S_MspInit+0x2ac>)
 8001070:	f001 f8d6 	bl	8002220 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8001074:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001078:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800107a:	2302      	movs	r3, #2
 800107c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800107e:	2300      	movs	r3, #0
 8001080:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001082:	2300      	movs	r3, #0
 8001084:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001086:	2305      	movs	r3, #5
 8001088:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800108a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800108e:	4619      	mov	r1, r3
 8001090:	486f      	ldr	r0, [pc, #444]	@ (8001250 <HAL_I2S_MspInit+0x2b0>)
 8001092:	f001 f8c5 	bl	8002220 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8001096:	4b6f      	ldr	r3, [pc, #444]	@ (8001254 <HAL_I2S_MspInit+0x2b4>)
 8001098:	4a6f      	ldr	r2, [pc, #444]	@ (8001258 <HAL_I2S_MspInit+0x2b8>)
 800109a:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 800109c:	4b6d      	ldr	r3, [pc, #436]	@ (8001254 <HAL_I2S_MspInit+0x2b4>)
 800109e:	2200      	movs	r2, #0
 80010a0:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010a2:	4b6c      	ldr	r3, [pc, #432]	@ (8001254 <HAL_I2S_MspInit+0x2b4>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010a8:	4b6a      	ldr	r3, [pc, #424]	@ (8001254 <HAL_I2S_MspInit+0x2b4>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80010ae:	4b69      	ldr	r3, [pc, #420]	@ (8001254 <HAL_I2S_MspInit+0x2b4>)
 80010b0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010b4:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80010b6:	4b67      	ldr	r3, [pc, #412]	@ (8001254 <HAL_I2S_MspInit+0x2b4>)
 80010b8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80010bc:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80010be:	4b65      	ldr	r3, [pc, #404]	@ (8001254 <HAL_I2S_MspInit+0x2b4>)
 80010c0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80010c4:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 80010c6:	4b63      	ldr	r3, [pc, #396]	@ (8001254 <HAL_I2S_MspInit+0x2b4>)
 80010c8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80010cc:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80010ce:	4b61      	ldr	r3, [pc, #388]	@ (8001254 <HAL_I2S_MspInit+0x2b4>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80010d4:	4b5f      	ldr	r3, [pc, #380]	@ (8001254 <HAL_I2S_MspInit+0x2b4>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80010da:	485e      	ldr	r0, [pc, #376]	@ (8001254 <HAL_I2S_MspInit+0x2b4>)
 80010dc:	f000 fd30 	bl	8001b40 <HAL_DMA_Init>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d001      	beq.n	80010ea <HAL_I2S_MspInit+0x14a>
    {
      Error_Handler();
 80010e6:	f7ff fee1 	bl	8000eac <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi2_rx);
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	4a59      	ldr	r2, [pc, #356]	@ (8001254 <HAL_I2S_MspInit+0x2b4>)
 80010ee:	63da      	str	r2, [r3, #60]	@ 0x3c
 80010f0:	4a58      	ldr	r2, [pc, #352]	@ (8001254 <HAL_I2S_MspInit+0x2b4>)
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	6393      	str	r3, [r2, #56]	@ 0x38
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 80010f6:	e09f      	b.n	8001238 <HAL_I2S_MspInit+0x298>
  else if(hi2s->Instance==SPI3)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	4a57      	ldr	r2, [pc, #348]	@ (800125c <HAL_I2S_MspInit+0x2bc>)
 80010fe:	4293      	cmp	r3, r2
 8001100:	f040 809a 	bne.w	8001238 <HAL_I2S_MspInit+0x298>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001104:	2300      	movs	r3, #0
 8001106:	61bb      	str	r3, [r7, #24]
 8001108:	4b4e      	ldr	r3, [pc, #312]	@ (8001244 <HAL_I2S_MspInit+0x2a4>)
 800110a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800110c:	4a4d      	ldr	r2, [pc, #308]	@ (8001244 <HAL_I2S_MspInit+0x2a4>)
 800110e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001112:	6413      	str	r3, [r2, #64]	@ 0x40
 8001114:	4b4b      	ldr	r3, [pc, #300]	@ (8001244 <HAL_I2S_MspInit+0x2a4>)
 8001116:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001118:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800111c:	61bb      	str	r3, [r7, #24]
 800111e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001120:	2300      	movs	r3, #0
 8001122:	617b      	str	r3, [r7, #20]
 8001124:	4b47      	ldr	r3, [pc, #284]	@ (8001244 <HAL_I2S_MspInit+0x2a4>)
 8001126:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001128:	4a46      	ldr	r2, [pc, #280]	@ (8001244 <HAL_I2S_MspInit+0x2a4>)
 800112a:	f043 0302 	orr.w	r3, r3, #2
 800112e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001130:	4b44      	ldr	r3, [pc, #272]	@ (8001244 <HAL_I2S_MspInit+0x2a4>)
 8001132:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001134:	f003 0302 	and.w	r3, r3, #2
 8001138:	617b      	str	r3, [r7, #20]
 800113a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800113c:	2300      	movs	r3, #0
 800113e:	613b      	str	r3, [r7, #16]
 8001140:	4b40      	ldr	r3, [pc, #256]	@ (8001244 <HAL_I2S_MspInit+0x2a4>)
 8001142:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001144:	4a3f      	ldr	r2, [pc, #252]	@ (8001244 <HAL_I2S_MspInit+0x2a4>)
 8001146:	f043 0304 	orr.w	r3, r3, #4
 800114a:	6313      	str	r3, [r2, #48]	@ 0x30
 800114c:	4b3d      	ldr	r3, [pc, #244]	@ (8001244 <HAL_I2S_MspInit+0x2a4>)
 800114e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001150:	f003 0304 	and.w	r3, r3, #4
 8001154:	613b      	str	r3, [r7, #16]
 8001156:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001158:	2300      	movs	r3, #0
 800115a:	60fb      	str	r3, [r7, #12]
 800115c:	4b39      	ldr	r3, [pc, #228]	@ (8001244 <HAL_I2S_MspInit+0x2a4>)
 800115e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001160:	4a38      	ldr	r2, [pc, #224]	@ (8001244 <HAL_I2S_MspInit+0x2a4>)
 8001162:	f043 0301 	orr.w	r3, r3, #1
 8001166:	6313      	str	r3, [r2, #48]	@ 0x30
 8001168:	4b36      	ldr	r3, [pc, #216]	@ (8001244 <HAL_I2S_MspInit+0x2a4>)
 800116a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800116c:	f003 0301 	and.w	r3, r3, #1
 8001170:	60fb      	str	r3, [r7, #12]
 8001172:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001174:	2301      	movs	r3, #1
 8001176:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001178:	2302      	movs	r3, #2
 800117a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117c:	2300      	movs	r3, #0
 800117e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001180:	2300      	movs	r3, #0
 8001182:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8001184:	2307      	movs	r3, #7
 8001186:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001188:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800118c:	4619      	mov	r1, r3
 800118e:	4830      	ldr	r0, [pc, #192]	@ (8001250 <HAL_I2S_MspInit+0x2b0>)
 8001190:	f001 f846 	bl	8002220 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10;
 8001194:	f44f 6390 	mov.w	r3, #1152	@ 0x480
 8001198:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800119a:	2302      	movs	r3, #2
 800119c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119e:	2300      	movs	r3, #0
 80011a0:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011a2:	2300      	movs	r3, #0
 80011a4:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80011a6:	2306      	movs	r3, #6
 80011a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011aa:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80011ae:	4619      	mov	r1, r3
 80011b0:	4825      	ldr	r0, [pc, #148]	@ (8001248 <HAL_I2S_MspInit+0x2a8>)
 80011b2:	f001 f835 	bl	8002220 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80011b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80011ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011bc:	2302      	movs	r3, #2
 80011be:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c0:	2300      	movs	r3, #0
 80011c2:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011c4:	2300      	movs	r3, #0
 80011c6:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80011c8:	2306      	movs	r3, #6
 80011ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011cc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80011d0:	4619      	mov	r1, r3
 80011d2:	481e      	ldr	r0, [pc, #120]	@ (800124c <HAL_I2S_MspInit+0x2ac>)
 80011d4:	f001 f824 	bl	8002220 <HAL_GPIO_Init>
    hdma_spi3_tx.Instance = DMA1_Stream5;
 80011d8:	4b21      	ldr	r3, [pc, #132]	@ (8001260 <HAL_I2S_MspInit+0x2c0>)
 80011da:	4a22      	ldr	r2, [pc, #136]	@ (8001264 <HAL_I2S_MspInit+0x2c4>)
 80011dc:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 80011de:	4b20      	ldr	r3, [pc, #128]	@ (8001260 <HAL_I2S_MspInit+0x2c0>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80011e4:	4b1e      	ldr	r3, [pc, #120]	@ (8001260 <HAL_I2S_MspInit+0x2c0>)
 80011e6:	2240      	movs	r2, #64	@ 0x40
 80011e8:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80011ea:	4b1d      	ldr	r3, [pc, #116]	@ (8001260 <HAL_I2S_MspInit+0x2c0>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80011f0:	4b1b      	ldr	r3, [pc, #108]	@ (8001260 <HAL_I2S_MspInit+0x2c0>)
 80011f2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80011f6:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80011f8:	4b19      	ldr	r3, [pc, #100]	@ (8001260 <HAL_I2S_MspInit+0x2c0>)
 80011fa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80011fe:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001200:	4b17      	ldr	r3, [pc, #92]	@ (8001260 <HAL_I2S_MspInit+0x2c0>)
 8001202:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001206:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 8001208:	4b15      	ldr	r3, [pc, #84]	@ (8001260 <HAL_I2S_MspInit+0x2c0>)
 800120a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800120e:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001210:	4b13      	ldr	r3, [pc, #76]	@ (8001260 <HAL_I2S_MspInit+0x2c0>)
 8001212:	2200      	movs	r2, #0
 8001214:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001216:	4b12      	ldr	r3, [pc, #72]	@ (8001260 <HAL_I2S_MspInit+0x2c0>)
 8001218:	2200      	movs	r2, #0
 800121a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 800121c:	4810      	ldr	r0, [pc, #64]	@ (8001260 <HAL_I2S_MspInit+0x2c0>)
 800121e:	f000 fc8f 	bl	8001b40 <HAL_DMA_Init>
 8001222:	4603      	mov	r3, r0
 8001224:	2b00      	cmp	r3, #0
 8001226:	d001      	beq.n	800122c <HAL_I2S_MspInit+0x28c>
      Error_Handler();
 8001228:	f7ff fe40 	bl	8000eac <Error_Handler>
    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	4a0c      	ldr	r2, [pc, #48]	@ (8001260 <HAL_I2S_MspInit+0x2c0>)
 8001230:	639a      	str	r2, [r3, #56]	@ 0x38
 8001232:	4a0b      	ldr	r2, [pc, #44]	@ (8001260 <HAL_I2S_MspInit+0x2c0>)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001238:	bf00      	nop
 800123a:	3740      	adds	r7, #64	@ 0x40
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	40003800 	.word	0x40003800
 8001244:	40023800 	.word	0x40023800
 8001248:	40020800 	.word	0x40020800
 800124c:	40020000 	.word	0x40020000
 8001250:	40020400 	.word	0x40020400
 8001254:	2000016c 	.word	0x2000016c
 8001258:	40026058 	.word	0x40026058
 800125c:	40003c00 	.word	0x40003c00
 8001260:	200001cc 	.word	0x200001cc
 8001264:	40026088 	.word	0x40026088

08001268 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b08a      	sub	sp, #40	@ 0x28
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001270:	f107 0314 	add.w	r3, r7, #20
 8001274:	2200      	movs	r2, #0
 8001276:	601a      	str	r2, [r3, #0]
 8001278:	605a      	str	r2, [r3, #4]
 800127a:	609a      	str	r2, [r3, #8]
 800127c:	60da      	str	r2, [r3, #12]
 800127e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	4a19      	ldr	r2, [pc, #100]	@ (80012ec <HAL_TIM_Encoder_MspInit+0x84>)
 8001286:	4293      	cmp	r3, r2
 8001288:	d12c      	bne.n	80012e4 <HAL_TIM_Encoder_MspInit+0x7c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800128a:	2300      	movs	r3, #0
 800128c:	613b      	str	r3, [r7, #16]
 800128e:	4b18      	ldr	r3, [pc, #96]	@ (80012f0 <HAL_TIM_Encoder_MspInit+0x88>)
 8001290:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001292:	4a17      	ldr	r2, [pc, #92]	@ (80012f0 <HAL_TIM_Encoder_MspInit+0x88>)
 8001294:	f043 0301 	orr.w	r3, r3, #1
 8001298:	6453      	str	r3, [r2, #68]	@ 0x44
 800129a:	4b15      	ldr	r3, [pc, #84]	@ (80012f0 <HAL_TIM_Encoder_MspInit+0x88>)
 800129c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800129e:	f003 0301 	and.w	r3, r3, #1
 80012a2:	613b      	str	r3, [r7, #16]
 80012a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012a6:	2300      	movs	r3, #0
 80012a8:	60fb      	str	r3, [r7, #12]
 80012aa:	4b11      	ldr	r3, [pc, #68]	@ (80012f0 <HAL_TIM_Encoder_MspInit+0x88>)
 80012ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ae:	4a10      	ldr	r2, [pc, #64]	@ (80012f0 <HAL_TIM_Encoder_MspInit+0x88>)
 80012b0:	f043 0301 	orr.w	r3, r3, #1
 80012b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80012b6:	4b0e      	ldr	r3, [pc, #56]	@ (80012f0 <HAL_TIM_Encoder_MspInit+0x88>)
 80012b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ba:	f003 0301 	and.w	r3, r3, #1
 80012be:	60fb      	str	r3, [r7, #12]
 80012c0:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80012c2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80012c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c8:	2302      	movs	r3, #2
 80012ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012cc:	2301      	movs	r3, #1
 80012ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d0:	2300      	movs	r3, #0
 80012d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80012d4:	2301      	movs	r3, #1
 80012d6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012d8:	f107 0314 	add.w	r3, r7, #20
 80012dc:	4619      	mov	r1, r3
 80012de:	4805      	ldr	r0, [pc, #20]	@ (80012f4 <HAL_TIM_Encoder_MspInit+0x8c>)
 80012e0:	f000 ff9e 	bl	8002220 <HAL_GPIO_Init>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80012e4:	bf00      	nop
 80012e6:	3728      	adds	r7, #40	@ 0x28
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	40010000 	.word	0x40010000
 80012f0:	40023800 	.word	0x40023800
 80012f4:	40020000 	.word	0x40020000

080012f8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b08a      	sub	sp, #40	@ 0x28
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001300:	f107 0314 	add.w	r3, r7, #20
 8001304:	2200      	movs	r2, #0
 8001306:	601a      	str	r2, [r3, #0]
 8001308:	605a      	str	r2, [r3, #4]
 800130a:	609a      	str	r2, [r3, #8]
 800130c:	60da      	str	r2, [r3, #12]
 800130e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	4a19      	ldr	r2, [pc, #100]	@ (800137c <HAL_UART_MspInit+0x84>)
 8001316:	4293      	cmp	r3, r2
 8001318:	d12b      	bne.n	8001372 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800131a:	2300      	movs	r3, #0
 800131c:	613b      	str	r3, [r7, #16]
 800131e:	4b18      	ldr	r3, [pc, #96]	@ (8001380 <HAL_UART_MspInit+0x88>)
 8001320:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001322:	4a17      	ldr	r2, [pc, #92]	@ (8001380 <HAL_UART_MspInit+0x88>)
 8001324:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001328:	6413      	str	r3, [r2, #64]	@ 0x40
 800132a:	4b15      	ldr	r3, [pc, #84]	@ (8001380 <HAL_UART_MspInit+0x88>)
 800132c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800132e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001332:	613b      	str	r3, [r7, #16]
 8001334:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001336:	2300      	movs	r3, #0
 8001338:	60fb      	str	r3, [r7, #12]
 800133a:	4b11      	ldr	r3, [pc, #68]	@ (8001380 <HAL_UART_MspInit+0x88>)
 800133c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800133e:	4a10      	ldr	r2, [pc, #64]	@ (8001380 <HAL_UART_MspInit+0x88>)
 8001340:	f043 0301 	orr.w	r3, r3, #1
 8001344:	6313      	str	r3, [r2, #48]	@ 0x30
 8001346:	4b0e      	ldr	r3, [pc, #56]	@ (8001380 <HAL_UART_MspInit+0x88>)
 8001348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800134a:	f003 0301 	and.w	r3, r3, #1
 800134e:	60fb      	str	r3, [r7, #12]
 8001350:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001352:	230c      	movs	r3, #12
 8001354:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001356:	2302      	movs	r3, #2
 8001358:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800135a:	2300      	movs	r3, #0
 800135c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800135e:	2303      	movs	r3, #3
 8001360:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001362:	2307      	movs	r3, #7
 8001364:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001366:	f107 0314 	add.w	r3, r7, #20
 800136a:	4619      	mov	r1, r3
 800136c:	4805      	ldr	r0, [pc, #20]	@ (8001384 <HAL_UART_MspInit+0x8c>)
 800136e:	f000 ff57 	bl	8002220 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001372:	bf00      	nop
 8001374:	3728      	adds	r7, #40	@ 0x28
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	40004400 	.word	0x40004400
 8001380:	40023800 	.word	0x40023800
 8001384:	40020000 	.word	0x40020000

08001388 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b08e      	sub	sp, #56	@ 0x38
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001390:	2300      	movs	r3, #0
 8001392:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001394:	2300      	movs	r3, #0
 8001396:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8001398:	2300      	movs	r3, #0
 800139a:	60fb      	str	r3, [r7, #12]
 800139c:	4b33      	ldr	r3, [pc, #204]	@ (800146c <HAL_InitTick+0xe4>)
 800139e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013a0:	4a32      	ldr	r2, [pc, #200]	@ (800146c <HAL_InitTick+0xe4>)
 80013a2:	f043 0320 	orr.w	r3, r3, #32
 80013a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80013a8:	4b30      	ldr	r3, [pc, #192]	@ (800146c <HAL_InitTick+0xe4>)
 80013aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ac:	f003 0320 	and.w	r3, r3, #32
 80013b0:	60fb      	str	r3, [r7, #12]
 80013b2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80013b4:	f107 0210 	add.w	r2, r7, #16
 80013b8:	f107 0314 	add.w	r3, r7, #20
 80013bc:	4611      	mov	r1, r2
 80013be:	4618      	mov	r0, r3
 80013c0:	f002 faa4 	bl	800390c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80013c4:	6a3b      	ldr	r3, [r7, #32]
 80013c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80013c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d103      	bne.n	80013d6 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80013ce:	f002 fa75 	bl	80038bc <HAL_RCC_GetPCLK1Freq>
 80013d2:	6378      	str	r0, [r7, #52]	@ 0x34
 80013d4:	e004      	b.n	80013e0 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80013d6:	f002 fa71 	bl	80038bc <HAL_RCC_GetPCLK1Freq>
 80013da:	4603      	mov	r3, r0
 80013dc:	005b      	lsls	r3, r3, #1
 80013de:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80013e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80013e2:	4a23      	ldr	r2, [pc, #140]	@ (8001470 <HAL_InitTick+0xe8>)
 80013e4:	fba2 2303 	umull	r2, r3, r2, r3
 80013e8:	0c9b      	lsrs	r3, r3, #18
 80013ea:	3b01      	subs	r3, #1
 80013ec:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 80013ee:	4b21      	ldr	r3, [pc, #132]	@ (8001474 <HAL_InitTick+0xec>)
 80013f0:	4a21      	ldr	r2, [pc, #132]	@ (8001478 <HAL_InitTick+0xf0>)
 80013f2:	601a      	str	r2, [r3, #0]
   * Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 80013f4:	4b1f      	ldr	r3, [pc, #124]	@ (8001474 <HAL_InitTick+0xec>)
 80013f6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80013fa:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 80013fc:	4a1d      	ldr	r2, [pc, #116]	@ (8001474 <HAL_InitTick+0xec>)
 80013fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001400:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8001402:	4b1c      	ldr	r3, [pc, #112]	@ (8001474 <HAL_InitTick+0xec>)
 8001404:	2200      	movs	r2, #0
 8001406:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001408:	4b1a      	ldr	r3, [pc, #104]	@ (8001474 <HAL_InitTick+0xec>)
 800140a:	2200      	movs	r2, #0
 800140c:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800140e:	4b19      	ldr	r3, [pc, #100]	@ (8001474 <HAL_InitTick+0xec>)
 8001410:	2200      	movs	r2, #0
 8001412:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 8001414:	4817      	ldr	r0, [pc, #92]	@ (8001474 <HAL_InitTick+0xec>)
 8001416:	f003 fced 	bl	8004df4 <HAL_TIM_Base_Init>
 800141a:	4603      	mov	r3, r0
 800141c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001420:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001424:	2b00      	cmp	r3, #0
 8001426:	d11b      	bne.n	8001460 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 8001428:	4812      	ldr	r0, [pc, #72]	@ (8001474 <HAL_InitTick+0xec>)
 800142a:	f003 fd3d 	bl	8004ea8 <HAL_TIM_Base_Start_IT>
 800142e:	4603      	mov	r3, r0
 8001430:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001434:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001438:	2b00      	cmp	r3, #0
 800143a:	d111      	bne.n	8001460 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800143c:	2037      	movs	r0, #55	@ 0x37
 800143e:	f000 fb71 	bl	8001b24 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2b0f      	cmp	r3, #15
 8001446:	d808      	bhi.n	800145a <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 8001448:	2200      	movs	r2, #0
 800144a:	6879      	ldr	r1, [r7, #4]
 800144c:	2037      	movs	r0, #55	@ 0x37
 800144e:	f000 fb4d 	bl	8001aec <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001452:	4a0a      	ldr	r2, [pc, #40]	@ (800147c <HAL_InitTick+0xf4>)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6013      	str	r3, [r2, #0]
 8001458:	e002      	b.n	8001460 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800145a:	2301      	movs	r3, #1
 800145c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001460:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001464:	4618      	mov	r0, r3
 8001466:	3738      	adds	r7, #56	@ 0x38
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	40023800 	.word	0x40023800
 8001470:	431bde83 	.word	0x431bde83
 8001474:	20000ad8 	.word	0x20000ad8
 8001478:	40001400 	.word	0x40001400
 800147c:	20000004 	.word	0x20000004

08001480 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001484:	bf00      	nop
 8001486:	e7fd      	b.n	8001484 <NMI_Handler+0x4>

08001488 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800148c:	bf00      	nop
 800148e:	e7fd      	b.n	800148c <HardFault_Handler+0x4>

08001490 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001494:	bf00      	nop
 8001496:	e7fd      	b.n	8001494 <MemManage_Handler+0x4>

08001498 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800149c:	bf00      	nop
 800149e:	e7fd      	b.n	800149c <BusFault_Handler+0x4>

080014a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014a4:	bf00      	nop
 80014a6:	e7fd      	b.n	80014a4 <UsageFault_Handler+0x4>

080014a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014ac:	bf00      	nop
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr
	...

080014b8 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80014bc:	4802      	ldr	r0, [pc, #8]	@ (80014c8 <DMA1_Stream3_IRQHandler+0x10>)
 80014be:	f000 fc45 	bl	8001d4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80014c2:	bf00      	nop
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	2000016c 	.word	0x2000016c

080014cc <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 80014d0:	4802      	ldr	r0, [pc, #8]	@ (80014dc <DMA1_Stream5_IRQHandler+0x10>)
 80014d2:	f000 fc3b 	bl	8001d4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80014d6:	bf00      	nop
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	200001cc 	.word	0x200001cc

080014e0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Bp_Blue_Pin);
 80014e4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80014e8:	f001 f862 	bl	80025b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80014ec:	bf00      	nop
 80014ee:	bd80      	pop	{r7, pc}

080014f0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80014f4:	4802      	ldr	r0, [pc, #8]	@ (8001500 <TIM7_IRQHandler+0x10>)
 80014f6:	f003 fe7b 	bl	80051f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80014fa:	bf00      	nop
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	20000ad8 	.word	0x20000ad8

08001504 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b086      	sub	sp, #24
 8001508:	af00      	add	r7, sp, #0
 800150a:	60f8      	str	r0, [r7, #12]
 800150c:	60b9      	str	r1, [r7, #8]
 800150e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001510:	2300      	movs	r3, #0
 8001512:	617b      	str	r3, [r7, #20]
 8001514:	e00a      	b.n	800152c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001516:	f3af 8000 	nop.w
 800151a:	4601      	mov	r1, r0
 800151c:	68bb      	ldr	r3, [r7, #8]
 800151e:	1c5a      	adds	r2, r3, #1
 8001520:	60ba      	str	r2, [r7, #8]
 8001522:	b2ca      	uxtb	r2, r1
 8001524:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001526:	697b      	ldr	r3, [r7, #20]
 8001528:	3301      	adds	r3, #1
 800152a:	617b      	str	r3, [r7, #20]
 800152c:	697a      	ldr	r2, [r7, #20]
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	429a      	cmp	r2, r3
 8001532:	dbf0      	blt.n	8001516 <_read+0x12>
  }

  return len;
 8001534:	687b      	ldr	r3, [r7, #4]
}
 8001536:	4618      	mov	r0, r3
 8001538:	3718      	adds	r7, #24
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}

0800153e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800153e:	b580      	push	{r7, lr}
 8001540:	b086      	sub	sp, #24
 8001542:	af00      	add	r7, sp, #0
 8001544:	60f8      	str	r0, [r7, #12]
 8001546:	60b9      	str	r1, [r7, #8]
 8001548:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800154a:	2300      	movs	r3, #0
 800154c:	617b      	str	r3, [r7, #20]
 800154e:	e009      	b.n	8001564 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001550:	68bb      	ldr	r3, [r7, #8]
 8001552:	1c5a      	adds	r2, r3, #1
 8001554:	60ba      	str	r2, [r7, #8]
 8001556:	781b      	ldrb	r3, [r3, #0]
 8001558:	4618      	mov	r0, r3
 800155a:	f7ff fb33 	bl	8000bc4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800155e:	697b      	ldr	r3, [r7, #20]
 8001560:	3301      	adds	r3, #1
 8001562:	617b      	str	r3, [r7, #20]
 8001564:	697a      	ldr	r2, [r7, #20]
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	429a      	cmp	r2, r3
 800156a:	dbf1      	blt.n	8001550 <_write+0x12>
  }
  return len;
 800156c:	687b      	ldr	r3, [r7, #4]
}
 800156e:	4618      	mov	r0, r3
 8001570:	3718      	adds	r7, #24
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}

08001576 <_close>:

int _close(int file)
{
 8001576:	b480      	push	{r7}
 8001578:	b083      	sub	sp, #12
 800157a:	af00      	add	r7, sp, #0
 800157c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800157e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001582:	4618      	mov	r0, r3
 8001584:	370c      	adds	r7, #12
 8001586:	46bd      	mov	sp, r7
 8001588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158c:	4770      	bx	lr

0800158e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800158e:	b480      	push	{r7}
 8001590:	b083      	sub	sp, #12
 8001592:	af00      	add	r7, sp, #0
 8001594:	6078      	str	r0, [r7, #4]
 8001596:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800159e:	605a      	str	r2, [r3, #4]
  return 0;
 80015a0:	2300      	movs	r3, #0
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	370c      	adds	r7, #12
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr

080015ae <_isatty>:

int _isatty(int file)
{
 80015ae:	b480      	push	{r7}
 80015b0:	b083      	sub	sp, #12
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80015b6:	2301      	movs	r3, #1
}
 80015b8:	4618      	mov	r0, r3
 80015ba:	370c      	adds	r7, #12
 80015bc:	46bd      	mov	sp, r7
 80015be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c2:	4770      	bx	lr

080015c4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b085      	sub	sp, #20
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	60f8      	str	r0, [r7, #12]
 80015cc:	60b9      	str	r1, [r7, #8]
 80015ce:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015d0:	2300      	movs	r3, #0
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	3714      	adds	r7, #20
 80015d6:	46bd      	mov	sp, r7
 80015d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015dc:	4770      	bx	lr
	...

080015e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b086      	sub	sp, #24
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015e8:	4a14      	ldr	r2, [pc, #80]	@ (800163c <_sbrk+0x5c>)
 80015ea:	4b15      	ldr	r3, [pc, #84]	@ (8001640 <_sbrk+0x60>)
 80015ec:	1ad3      	subs	r3, r2, r3
 80015ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015f4:	4b13      	ldr	r3, [pc, #76]	@ (8001644 <_sbrk+0x64>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d102      	bne.n	8001602 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015fc:	4b11      	ldr	r3, [pc, #68]	@ (8001644 <_sbrk+0x64>)
 80015fe:	4a12      	ldr	r2, [pc, #72]	@ (8001648 <_sbrk+0x68>)
 8001600:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001602:	4b10      	ldr	r3, [pc, #64]	@ (8001644 <_sbrk+0x64>)
 8001604:	681a      	ldr	r2, [r3, #0]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	4413      	add	r3, r2
 800160a:	693a      	ldr	r2, [r7, #16]
 800160c:	429a      	cmp	r2, r3
 800160e:	d207      	bcs.n	8001620 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001610:	f008 fe64 	bl	800a2dc <__errno>
 8001614:	4603      	mov	r3, r0
 8001616:	220c      	movs	r2, #12
 8001618:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800161a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800161e:	e009      	b.n	8001634 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001620:	4b08      	ldr	r3, [pc, #32]	@ (8001644 <_sbrk+0x64>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001626:	4b07      	ldr	r3, [pc, #28]	@ (8001644 <_sbrk+0x64>)
 8001628:	681a      	ldr	r2, [r3, #0]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	4413      	add	r3, r2
 800162e:	4a05      	ldr	r2, [pc, #20]	@ (8001644 <_sbrk+0x64>)
 8001630:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001632:	68fb      	ldr	r3, [r7, #12]
}
 8001634:	4618      	mov	r0, r3
 8001636:	3718      	adds	r7, #24
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}
 800163c:	20020000 	.word	0x20020000
 8001640:	00000400 	.word	0x00000400
 8001644:	20000b20 	.word	0x20000b20
 8001648:	200056b0 	.word	0x200056b0

0800164c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001650:	4b06      	ldr	r3, [pc, #24]	@ (800166c <SystemInit+0x20>)
 8001652:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001656:	4a05      	ldr	r2, [pc, #20]	@ (800166c <SystemInit+0x20>)
 8001658:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800165c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001660:	bf00      	nop
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	e000ed00 	.word	0xe000ed00

08001670 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001670:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80016a8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001674:	f7ff ffea 	bl	800164c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001678:	480c      	ldr	r0, [pc, #48]	@ (80016ac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800167a:	490d      	ldr	r1, [pc, #52]	@ (80016b0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800167c:	4a0d      	ldr	r2, [pc, #52]	@ (80016b4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800167e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001680:	e002      	b.n	8001688 <LoopCopyDataInit>

08001682 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001682:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001684:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001686:	3304      	adds	r3, #4

08001688 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001688:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800168a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800168c:	d3f9      	bcc.n	8001682 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800168e:	4a0a      	ldr	r2, [pc, #40]	@ (80016b8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001690:	4c0a      	ldr	r4, [pc, #40]	@ (80016bc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001692:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001694:	e001      	b.n	800169a <LoopFillZerobss>

08001696 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001696:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001698:	3204      	adds	r2, #4

0800169a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800169a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800169c:	d3fb      	bcc.n	8001696 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800169e:	f008 fe23 	bl	800a2e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80016a2:	f7fe ff9b 	bl	80005dc <main>
  bx  lr    
 80016a6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80016a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80016ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016b0:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80016b4:	0800b048 	.word	0x0800b048
  ldr r2, =_sbss
 80016b8:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80016bc:	200056b0 	.word	0x200056b0

080016c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016c0:	e7fe      	b.n	80016c0 <ADC_IRQHandler>
	...

080016c4 <lcd_init>:

I2C_HandleTypeDef _I2cHandler ;


void lcd_init(I2C_HandleTypeDef i2cHandler)
{
 80016c4:	b084      	sub	sp, #16
 80016c6:	b580      	push	{r7, lr}
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	f107 0c08 	add.w	ip, r7, #8
 80016ce:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	_I2cHandler = i2cHandler ;
 80016d2:	4b20      	ldr	r3, [pc, #128]	@ (8001754 <lcd_init+0x90>)
 80016d4:	4618      	mov	r0, r3
 80016d6:	f107 0308 	add.w	r3, r7, #8
 80016da:	2254      	movs	r2, #84	@ 0x54
 80016dc:	4619      	mov	r1, r3
 80016de:	f008 fe2a 	bl	800a336 <memcpy>
	// Init sequence from manual
	lcd_instruction(FUNC_SET|DL|N) ;
 80016e2:	2038      	movs	r0, #56	@ 0x38
 80016e4:	f000 f866 	bl	80017b4 <lcd_instruction>
	WAIT(1) ;
 80016e8:	2001      	movs	r0, #1
 80016ea:	f000 f923 	bl	8001934 <HAL_Delay>
	lcd_instruction(FUNC_SET|DL|N|IS) ;
 80016ee:	2039      	movs	r0, #57	@ 0x39
 80016f0:	f000 f860 	bl	80017b4 <lcd_instruction>
	WAIT(1) ;
 80016f4:	2001      	movs	r0, #1
 80016f6:	f000 f91d 	bl	8001934 <HAL_Delay>
	lcd_instruction(SET_FREQ|0b100) ;	// 4 is ~183Hz@3V
 80016fa:	2014      	movs	r0, #20
 80016fc:	f000 f85a 	bl	80017b4 <lcd_instruction>
	WAIT(1) ;
 8001700:	2001      	movs	r0, #1
 8001702:	f000 f917 	bl	8001934 <HAL_Delay>
	lcd_set_contrast(0xC) ;
 8001706:	200c      	movs	r0, #12
 8001708:	f000 f826 	bl	8001758 <lcd_set_contrast>
	WAIT(1) ;
 800170c:	2001      	movs	r0, #1
 800170e:	f000 f911 	bl	8001934 <HAL_Delay>
	lcd_instruction(POW_ICON_CONTRAST|ION|BON|0b10) ; // contrast MSB do not change
 8001712:	205e      	movs	r0, #94	@ 0x5e
 8001714:	f000 f84e 	bl	80017b4 <lcd_instruction>
	WAIT(1) ;
 8001718:	2001      	movs	r0, #1
 800171a:	f000 f90b 	bl	8001934 <HAL_Delay>
	lcd_instruction(FOLLOWER_CTRL|FON|0b011) ;
 800171e:	206b      	movs	r0, #107	@ 0x6b
 8001720:	f000 f848 	bl	80017b4 <lcd_instruction>
	WAIT(200) ;
 8001724:	20c8      	movs	r0, #200	@ 0xc8
 8001726:	f000 f905 	bl	8001934 <HAL_Delay>
	//lcd_instruction(DISPLAY_ON|D|C|B) ;
	lcd_instruction(DISPLAY_ON|D) ;
 800172a:	200c      	movs	r0, #12
 800172c:	f000 f842 	bl	80017b4 <lcd_instruction>
	WAIT(1) ;
 8001730:	2001      	movs	r0, #1
 8001732:	f000 f8ff 	bl	8001934 <HAL_Delay>
	lcd_clear() ;
 8001736:	f000 f81f 	bl	8001778 <lcd_clear>
	lcd_instruction(ENTRY_MODE|I_D) ;
 800173a:	2006      	movs	r0, #6
 800173c:	f000 f83a 	bl	80017b4 <lcd_instruction>
	WAIT(1) ;
 8001740:	2001      	movs	r0, #1
 8001742:	f000 f8f7 	bl	8001934 <HAL_Delay>
}
 8001746:	bf00      	nop
 8001748:	46bd      	mov	sp, r7
 800174a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800174e:	b004      	add	sp, #16
 8001750:	4770      	bx	lr
 8001752:	bf00      	nop
 8001754:	20000b24 	.word	0x20000b24

08001758 <lcd_set_contrast>:

void lcd_set_contrast(uint8_t data)
{	// LSByte sent first by HAL i2c
 8001758:	b580      	push	{r7, lr}
 800175a:	b082      	sub	sp, #8
 800175c:	af00      	add	r7, sp, #0
 800175e:	4603      	mov	r3, r0
 8001760:	71fb      	strb	r3, [r7, #7]
	lcd_instruction(CONTRAST|data) ;
 8001762:	79fb      	ldrb	r3, [r7, #7]
 8001764:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8001768:	b2db      	uxtb	r3, r3
 800176a:	4618      	mov	r0, r3
 800176c:	f000 f822 	bl	80017b4 <lcd_instruction>
}
 8001770:	bf00      	nop
 8001772:	3708      	adds	r7, #8
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}

08001778 <lcd_clear>:
void lcd_clear(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	af00      	add	r7, sp, #0
	lcd_instruction(CLEAR) ;
 800177c:	2001      	movs	r0, #1
 800177e:	f000 f819 	bl	80017b4 <lcd_instruction>
	WAIT(2) ;
 8001782:	2002      	movs	r0, #2
 8001784:	f000 f8d6 	bl	8001934 <HAL_Delay>
}
 8001788:	bf00      	nop
 800178a:	bd80      	pop	{r7, pc}

0800178c <send_lcd_command>:
	lcd_instruction(DISPLAY_ON| on_off << D_BIT | cursor_on_off << C_BIT | cursor_blink_on_off << B_BIT) ;
}


void send_lcd_command(uint16_t data)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b084      	sub	sp, #16
 8001790:	af02      	add	r7, sp, #8
 8001792:	4603      	mov	r3, r0
 8001794:	80fb      	strh	r3, [r7, #6]
	HAL_I2C_Master_Transmit(&_I2cHandler, MD21605_I2C_ADDRESS, (uint8_t *)&data, sizeof(data), 1) ; //timeout in ms
 8001796:	1dba      	adds	r2, r7, #6
 8001798:	2301      	movs	r3, #1
 800179a:	9300      	str	r3, [sp, #0]
 800179c:	2302      	movs	r3, #2
 800179e:	217c      	movs	r1, #124	@ 0x7c
 80017a0:	4803      	ldr	r0, [pc, #12]	@ (80017b0 <send_lcd_command+0x24>)
 80017a2:	f001 f861 	bl	8002868 <HAL_I2C_Master_Transmit>
}
 80017a6:	bf00      	nop
 80017a8:	3708      	adds	r7, #8
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	20000b24 	.word	0x20000b24

080017b4 <lcd_instruction>:

void lcd_instruction(uint8_t inst)
{	// LSByte sent first by HAL i2c
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b082      	sub	sp, #8
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	4603      	mov	r3, r0
 80017bc:	71fb      	strb	r3, [r7, #7]
	send_lcd_command(inst<<8|INSTRUCTION) ;
 80017be:	79fb      	ldrb	r3, [r7, #7]
 80017c0:	b29b      	uxth	r3, r3
 80017c2:	021b      	lsls	r3, r3, #8
 80017c4:	b29b      	uxth	r3, r3
 80017c6:	4618      	mov	r0, r3
 80017c8:	f7ff ffe0 	bl	800178c <send_lcd_command>
}
 80017cc:	bf00      	nop
 80017ce:	3708      	adds	r7, #8
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}

080017d4 <lcd_data>:
void lcd_data(uint8_t data)
{	// LSByte sent first by HAL i2c
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b082      	sub	sp, #8
 80017d8:	af00      	add	r7, sp, #0
 80017da:	4603      	mov	r3, r0
 80017dc:	71fb      	strb	r3, [r7, #7]
	send_lcd_command(data << 8 | DATA_TO_RAM) ;
 80017de:	79fb      	ldrb	r3, [r7, #7]
 80017e0:	b21b      	sxth	r3, r3
 80017e2:	021b      	lsls	r3, r3, #8
 80017e4:	b21b      	sxth	r3, r3
 80017e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80017ea:	b21b      	sxth	r3, r3
 80017ec:	b29b      	uxth	r3, r3
 80017ee:	4618      	mov	r0, r3
 80017f0:	f7ff ffcc 	bl	800178c <send_lcd_command>
}
 80017f4:	bf00      	nop
 80017f6:	3708      	adds	r7, #8
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}

080017fc <lcd_write>:
	lcd_instruction(SET_DRAM_ADDR | data) ;
}


void lcd_write(char *str)
{	uint8_t i=0 ;
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b084      	sub	sp, #16
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
 8001804:	2300      	movs	r3, #0
 8001806:	73fb      	strb	r3, [r7, #15]
	while(str[i]!='\0')
 8001808:	e00c      	b.n	8001824 <lcd_write+0x28>
	{
		lcd_data(str[i]) ; // not optimized : i2c stop after each char
 800180a:	7bfb      	ldrb	r3, [r7, #15]
 800180c:	687a      	ldr	r2, [r7, #4]
 800180e:	4413      	add	r3, r2
 8001810:	781b      	ldrb	r3, [r3, #0]
 8001812:	4618      	mov	r0, r3
 8001814:	f7ff ffde 	bl	80017d4 <lcd_data>
		WAIT(1) ;
 8001818:	2001      	movs	r0, #1
 800181a:	f000 f88b 	bl	8001934 <HAL_Delay>
		i++;
 800181e:	7bfb      	ldrb	r3, [r7, #15]
 8001820:	3301      	adds	r3, #1
 8001822:	73fb      	strb	r3, [r7, #15]
	while(str[i]!='\0')
 8001824:	7bfb      	ldrb	r3, [r7, #15]
 8001826:	687a      	ldr	r2, [r7, #4]
 8001828:	4413      	add	r3, r2
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d1ec      	bne.n	800180a <lcd_write+0xe>
	}
}
 8001830:	bf00      	nop
 8001832:	bf00      	nop
 8001834:	3710      	adds	r7, #16
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
	...

0800183c <MenuDisplay>:
  * @brief  Return current menu to be display
  * @param  _Id 	Set the curent line of the menu to be return
  * 		_Buf	Buffer where the text going to be saved to be display
  * @retval Return current id or -1 in case of issue
  */
size_t MenuDisplay(uint8_t _Id, char* _Buf, size_t _lenghtBuf){
 800183c:	b580      	push	{r7, lr}
 800183e:	b086      	sub	sp, #24
 8001840:	af00      	add	r7, sp, #0
 8001842:	4603      	mov	r3, r0
 8001844:	60b9      	str	r1, [r7, #8]
 8001846:	607a      	str	r2, [r7, #4]
 8001848:	73fb      	strb	r3, [r7, #15]

	size_t Rtv = -1;
 800184a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800184e:	617b      	str	r3, [r7, #20]

	switch (_Id) {
 8001850:	7bfb      	ldrb	r3, [r7, #15]
 8001852:	2b02      	cmp	r3, #2
 8001854:	d018      	beq.n	8001888 <MenuDisplay+0x4c>
 8001856:	2b02      	cmp	r3, #2
 8001858:	dc1f      	bgt.n	800189a <MenuDisplay+0x5e>
 800185a:	2b00      	cmp	r3, #0
 800185c:	d002      	beq.n	8001864 <MenuDisplay+0x28>
 800185e:	2b01      	cmp	r3, #1
 8001860:	d009      	beq.n	8001876 <MenuDisplay+0x3a>
 8001862:	e01a      	b.n	800189a <MenuDisplay+0x5e>
		case 0:
			Rtv = 0;
 8001864:	2300      	movs	r3, #0
 8001866:	617b      	str	r3, [r7, #20]
			snprintf(_Buf,_lenghtBuf,"Menu : %i",_Id);
 8001868:	7bfb      	ldrb	r3, [r7, #15]
 800186a:	4a10      	ldr	r2, [pc, #64]	@ (80018ac <MenuDisplay+0x70>)
 800186c:	6879      	ldr	r1, [r7, #4]
 800186e:	68b8      	ldr	r0, [r7, #8]
 8001870:	f008 fb7a 	bl	8009f68 <sniprintf>
			break;
 8001874:	e015      	b.n	80018a2 <MenuDisplay+0x66>
		case 1:
			Rtv = 1;
 8001876:	2301      	movs	r3, #1
 8001878:	617b      	str	r3, [r7, #20]
			snprintf(_Buf,_lenghtBuf,"Menu : %i",_Id);
 800187a:	7bfb      	ldrb	r3, [r7, #15]
 800187c:	4a0b      	ldr	r2, [pc, #44]	@ (80018ac <MenuDisplay+0x70>)
 800187e:	6879      	ldr	r1, [r7, #4]
 8001880:	68b8      	ldr	r0, [r7, #8]
 8001882:	f008 fb71 	bl	8009f68 <sniprintf>
			break;
 8001886:	e00c      	b.n	80018a2 <MenuDisplay+0x66>
		case 2:
			Rtv = 2;
 8001888:	2302      	movs	r3, #2
 800188a:	617b      	str	r3, [r7, #20]
			snprintf(_Buf,_lenghtBuf,"Menu : %i",_Id);
 800188c:	7bfb      	ldrb	r3, [r7, #15]
 800188e:	4a07      	ldr	r2, [pc, #28]	@ (80018ac <MenuDisplay+0x70>)
 8001890:	6879      	ldr	r1, [r7, #4]
 8001892:	68b8      	ldr	r0, [r7, #8]
 8001894:	f008 fb68 	bl	8009f68 <sniprintf>
			break;
 8001898:	e003      	b.n	80018a2 <MenuDisplay+0x66>
		default:
			Rtv = -1;
 800189a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800189e:	617b      	str	r3, [r7, #20]
			break;
 80018a0:	bf00      	nop
	}
	return Rtv;
 80018a2:	697b      	ldr	r3, [r7, #20]

}
 80018a4:	4618      	mov	r0, r3
 80018a6:	3718      	adds	r7, #24
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	0800af24 	.word	0x0800af24

080018b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80018b4:	4b0e      	ldr	r3, [pc, #56]	@ (80018f0 <HAL_Init+0x40>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a0d      	ldr	r2, [pc, #52]	@ (80018f0 <HAL_Init+0x40>)
 80018ba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80018be:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80018c0:	4b0b      	ldr	r3, [pc, #44]	@ (80018f0 <HAL_Init+0x40>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4a0a      	ldr	r2, [pc, #40]	@ (80018f0 <HAL_Init+0x40>)
 80018c6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80018ca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018cc:	4b08      	ldr	r3, [pc, #32]	@ (80018f0 <HAL_Init+0x40>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4a07      	ldr	r2, [pc, #28]	@ (80018f0 <HAL_Init+0x40>)
 80018d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018d8:	2003      	movs	r0, #3
 80018da:	f000 f8fc 	bl	8001ad6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018de:	200f      	movs	r0, #15
 80018e0:	f7ff fd52 	bl	8001388 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018e4:	f7ff fae8 	bl	8000eb8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018e8:	2300      	movs	r3, #0
}
 80018ea:	4618      	mov	r0, r3
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	40023c00 	.word	0x40023c00

080018f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018f8:	4b06      	ldr	r3, [pc, #24]	@ (8001914 <HAL_IncTick+0x20>)
 80018fa:	781b      	ldrb	r3, [r3, #0]
 80018fc:	461a      	mov	r2, r3
 80018fe:	4b06      	ldr	r3, [pc, #24]	@ (8001918 <HAL_IncTick+0x24>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4413      	add	r3, r2
 8001904:	4a04      	ldr	r2, [pc, #16]	@ (8001918 <HAL_IncTick+0x24>)
 8001906:	6013      	str	r3, [r2, #0]
}
 8001908:	bf00      	nop
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr
 8001912:	bf00      	nop
 8001914:	20000008 	.word	0x20000008
 8001918:	20000b78 	.word	0x20000b78

0800191c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
  return uwTick;
 8001920:	4b03      	ldr	r3, [pc, #12]	@ (8001930 <HAL_GetTick+0x14>)
 8001922:	681b      	ldr	r3, [r3, #0]
}
 8001924:	4618      	mov	r0, r3
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr
 800192e:	bf00      	nop
 8001930:	20000b78 	.word	0x20000b78

08001934 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b084      	sub	sp, #16
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800193c:	f7ff ffee 	bl	800191c <HAL_GetTick>
 8001940:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800194c:	d005      	beq.n	800195a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800194e:	4b0a      	ldr	r3, [pc, #40]	@ (8001978 <HAL_Delay+0x44>)
 8001950:	781b      	ldrb	r3, [r3, #0]
 8001952:	461a      	mov	r2, r3
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	4413      	add	r3, r2
 8001958:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800195a:	bf00      	nop
 800195c:	f7ff ffde 	bl	800191c <HAL_GetTick>
 8001960:	4602      	mov	r2, r0
 8001962:	68bb      	ldr	r3, [r7, #8]
 8001964:	1ad3      	subs	r3, r2, r3
 8001966:	68fa      	ldr	r2, [r7, #12]
 8001968:	429a      	cmp	r2, r3
 800196a:	d8f7      	bhi.n	800195c <HAL_Delay+0x28>
  {
  }
}
 800196c:	bf00      	nop
 800196e:	bf00      	nop
 8001970:	3710      	adds	r7, #16
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	20000008 	.word	0x20000008

0800197c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800197c:	b480      	push	{r7}
 800197e:	b085      	sub	sp, #20
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	f003 0307 	and.w	r3, r3, #7
 800198a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800198c:	4b0c      	ldr	r3, [pc, #48]	@ (80019c0 <__NVIC_SetPriorityGrouping+0x44>)
 800198e:	68db      	ldr	r3, [r3, #12]
 8001990:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001992:	68ba      	ldr	r2, [r7, #8]
 8001994:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001998:	4013      	ands	r3, r2
 800199a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019a0:	68bb      	ldr	r3, [r7, #8]
 80019a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019a4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80019a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019ae:	4a04      	ldr	r2, [pc, #16]	@ (80019c0 <__NVIC_SetPriorityGrouping+0x44>)
 80019b0:	68bb      	ldr	r3, [r7, #8]
 80019b2:	60d3      	str	r3, [r2, #12]
}
 80019b4:	bf00      	nop
 80019b6:	3714      	adds	r7, #20
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr
 80019c0:	e000ed00 	.word	0xe000ed00

080019c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019c8:	4b04      	ldr	r3, [pc, #16]	@ (80019dc <__NVIC_GetPriorityGrouping+0x18>)
 80019ca:	68db      	ldr	r3, [r3, #12]
 80019cc:	0a1b      	lsrs	r3, r3, #8
 80019ce:	f003 0307 	and.w	r3, r3, #7
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	46bd      	mov	sp, r7
 80019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019da:	4770      	bx	lr
 80019dc:	e000ed00 	.word	0xe000ed00

080019e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019e0:	b480      	push	{r7}
 80019e2:	b083      	sub	sp, #12
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	4603      	mov	r3, r0
 80019e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	db0b      	blt.n	8001a0a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019f2:	79fb      	ldrb	r3, [r7, #7]
 80019f4:	f003 021f 	and.w	r2, r3, #31
 80019f8:	4907      	ldr	r1, [pc, #28]	@ (8001a18 <__NVIC_EnableIRQ+0x38>)
 80019fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019fe:	095b      	lsrs	r3, r3, #5
 8001a00:	2001      	movs	r0, #1
 8001a02:	fa00 f202 	lsl.w	r2, r0, r2
 8001a06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001a0a:	bf00      	nop
 8001a0c:	370c      	adds	r7, #12
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr
 8001a16:	bf00      	nop
 8001a18:	e000e100 	.word	0xe000e100

08001a1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b083      	sub	sp, #12
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	4603      	mov	r3, r0
 8001a24:	6039      	str	r1, [r7, #0]
 8001a26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	db0a      	blt.n	8001a46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	b2da      	uxtb	r2, r3
 8001a34:	490c      	ldr	r1, [pc, #48]	@ (8001a68 <__NVIC_SetPriority+0x4c>)
 8001a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a3a:	0112      	lsls	r2, r2, #4
 8001a3c:	b2d2      	uxtb	r2, r2
 8001a3e:	440b      	add	r3, r1
 8001a40:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a44:	e00a      	b.n	8001a5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	b2da      	uxtb	r2, r3
 8001a4a:	4908      	ldr	r1, [pc, #32]	@ (8001a6c <__NVIC_SetPriority+0x50>)
 8001a4c:	79fb      	ldrb	r3, [r7, #7]
 8001a4e:	f003 030f 	and.w	r3, r3, #15
 8001a52:	3b04      	subs	r3, #4
 8001a54:	0112      	lsls	r2, r2, #4
 8001a56:	b2d2      	uxtb	r2, r2
 8001a58:	440b      	add	r3, r1
 8001a5a:	761a      	strb	r2, [r3, #24]
}
 8001a5c:	bf00      	nop
 8001a5e:	370c      	adds	r7, #12
 8001a60:	46bd      	mov	sp, r7
 8001a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a66:	4770      	bx	lr
 8001a68:	e000e100 	.word	0xe000e100
 8001a6c:	e000ed00 	.word	0xe000ed00

08001a70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a70:	b480      	push	{r7}
 8001a72:	b089      	sub	sp, #36	@ 0x24
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	60f8      	str	r0, [r7, #12]
 8001a78:	60b9      	str	r1, [r7, #8]
 8001a7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	f003 0307 	and.w	r3, r3, #7
 8001a82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a84:	69fb      	ldr	r3, [r7, #28]
 8001a86:	f1c3 0307 	rsb	r3, r3, #7
 8001a8a:	2b04      	cmp	r3, #4
 8001a8c:	bf28      	it	cs
 8001a8e:	2304      	movcs	r3, #4
 8001a90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a92:	69fb      	ldr	r3, [r7, #28]
 8001a94:	3304      	adds	r3, #4
 8001a96:	2b06      	cmp	r3, #6
 8001a98:	d902      	bls.n	8001aa0 <NVIC_EncodePriority+0x30>
 8001a9a:	69fb      	ldr	r3, [r7, #28]
 8001a9c:	3b03      	subs	r3, #3
 8001a9e:	e000      	b.n	8001aa2 <NVIC_EncodePriority+0x32>
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001aa4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001aa8:	69bb      	ldr	r3, [r7, #24]
 8001aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8001aae:	43da      	mvns	r2, r3
 8001ab0:	68bb      	ldr	r3, [r7, #8]
 8001ab2:	401a      	ands	r2, r3
 8001ab4:	697b      	ldr	r3, [r7, #20]
 8001ab6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ab8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	fa01 f303 	lsl.w	r3, r1, r3
 8001ac2:	43d9      	mvns	r1, r3
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ac8:	4313      	orrs	r3, r2
         );
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	3724      	adds	r7, #36	@ 0x24
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr

08001ad6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ad6:	b580      	push	{r7, lr}
 8001ad8:	b082      	sub	sp, #8
 8001ada:	af00      	add	r7, sp, #0
 8001adc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ade:	6878      	ldr	r0, [r7, #4]
 8001ae0:	f7ff ff4c 	bl	800197c <__NVIC_SetPriorityGrouping>
}
 8001ae4:	bf00      	nop
 8001ae6:	3708      	adds	r7, #8
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}

08001aec <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b086      	sub	sp, #24
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	4603      	mov	r3, r0
 8001af4:	60b9      	str	r1, [r7, #8]
 8001af6:	607a      	str	r2, [r7, #4]
 8001af8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001afa:	2300      	movs	r3, #0
 8001afc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001afe:	f7ff ff61 	bl	80019c4 <__NVIC_GetPriorityGrouping>
 8001b02:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b04:	687a      	ldr	r2, [r7, #4]
 8001b06:	68b9      	ldr	r1, [r7, #8]
 8001b08:	6978      	ldr	r0, [r7, #20]
 8001b0a:	f7ff ffb1 	bl	8001a70 <NVIC_EncodePriority>
 8001b0e:	4602      	mov	r2, r0
 8001b10:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b14:	4611      	mov	r1, r2
 8001b16:	4618      	mov	r0, r3
 8001b18:	f7ff ff80 	bl	8001a1c <__NVIC_SetPriority>
}
 8001b1c:	bf00      	nop
 8001b1e:	3718      	adds	r7, #24
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}

08001b24 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b082      	sub	sp, #8
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b32:	4618      	mov	r0, r3
 8001b34:	f7ff ff54 	bl	80019e0 <__NVIC_EnableIRQ>
}
 8001b38:	bf00      	nop
 8001b3a:	3708      	adds	r7, #8
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}

08001b40 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b086      	sub	sp, #24
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001b4c:	f7ff fee6 	bl	800191c <HAL_GetTick>
 8001b50:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d101      	bne.n	8001b5c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	e099      	b.n	8001c90 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2202      	movs	r2, #2
 8001b60:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2200      	movs	r2, #0
 8001b68:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	681a      	ldr	r2, [r3, #0]
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f022 0201 	bic.w	r2, r2, #1
 8001b7a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b7c:	e00f      	b.n	8001b9e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001b7e:	f7ff fecd 	bl	800191c <HAL_GetTick>
 8001b82:	4602      	mov	r2, r0
 8001b84:	693b      	ldr	r3, [r7, #16]
 8001b86:	1ad3      	subs	r3, r2, r3
 8001b88:	2b05      	cmp	r3, #5
 8001b8a:	d908      	bls.n	8001b9e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2220      	movs	r2, #32
 8001b90:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	2203      	movs	r2, #3
 8001b96:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001b9a:	2303      	movs	r3, #3
 8001b9c:	e078      	b.n	8001c90 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f003 0301 	and.w	r3, r3, #1
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d1e8      	bne.n	8001b7e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001bb4:	697a      	ldr	r2, [r7, #20]
 8001bb6:	4b38      	ldr	r3, [pc, #224]	@ (8001c98 <HAL_DMA_Init+0x158>)
 8001bb8:	4013      	ands	r3, r2
 8001bba:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	685a      	ldr	r2, [r3, #4]
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	689b      	ldr	r3, [r3, #8]
 8001bc4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001bca:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	691b      	ldr	r3, [r3, #16]
 8001bd0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bd6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	699b      	ldr	r3, [r3, #24]
 8001bdc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001be2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6a1b      	ldr	r3, [r3, #32]
 8001be8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001bea:	697a      	ldr	r2, [r7, #20]
 8001bec:	4313      	orrs	r3, r2
 8001bee:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bf4:	2b04      	cmp	r3, #4
 8001bf6:	d107      	bne.n	8001c08 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c00:	4313      	orrs	r3, r2
 8001c02:	697a      	ldr	r2, [r7, #20]
 8001c04:	4313      	orrs	r3, r2
 8001c06:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	697a      	ldr	r2, [r7, #20]
 8001c0e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	695b      	ldr	r3, [r3, #20]
 8001c16:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001c18:	697b      	ldr	r3, [r7, #20]
 8001c1a:	f023 0307 	bic.w	r3, r3, #7
 8001c1e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c24:	697a      	ldr	r2, [r7, #20]
 8001c26:	4313      	orrs	r3, r2
 8001c28:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c2e:	2b04      	cmp	r3, #4
 8001c30:	d117      	bne.n	8001c62 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c36:	697a      	ldr	r2, [r7, #20]
 8001c38:	4313      	orrs	r3, r2
 8001c3a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d00e      	beq.n	8001c62 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001c44:	6878      	ldr	r0, [r7, #4]
 8001c46:	f000 fa6f 	bl	8002128 <DMA_CheckFifoParam>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d008      	beq.n	8001c62 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2240      	movs	r2, #64	@ 0x40
 8001c54:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	2201      	movs	r2, #1
 8001c5a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001c5e:	2301      	movs	r3, #1
 8001c60:	e016      	b.n	8001c90 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	697a      	ldr	r2, [r7, #20]
 8001c68:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001c6a:	6878      	ldr	r0, [r7, #4]
 8001c6c:	f000 fa26 	bl	80020bc <DMA_CalcBaseAndBitshift>
 8001c70:	4603      	mov	r3, r0
 8001c72:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c78:	223f      	movs	r2, #63	@ 0x3f
 8001c7a:	409a      	lsls	r2, r3
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2200      	movs	r2, #0
 8001c84:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2201      	movs	r2, #1
 8001c8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001c8e:	2300      	movs	r3, #0
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	3718      	adds	r7, #24
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	f010803f 	.word	0xf010803f

08001c9c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b086      	sub	sp, #24
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	60f8      	str	r0, [r7, #12]
 8001ca4:	60b9      	str	r1, [r7, #8]
 8001ca6:	607a      	str	r2, [r7, #4]
 8001ca8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001caa:	2300      	movs	r3, #0
 8001cac:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cb2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001cba:	2b01      	cmp	r3, #1
 8001cbc:	d101      	bne.n	8001cc2 <HAL_DMA_Start_IT+0x26>
 8001cbe:	2302      	movs	r3, #2
 8001cc0:	e040      	b.n	8001d44 <HAL_DMA_Start_IT+0xa8>
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	2201      	movs	r2, #1
 8001cc6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001cd0:	b2db      	uxtb	r3, r3
 8001cd2:	2b01      	cmp	r3, #1
 8001cd4:	d12f      	bne.n	8001d36 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	2202      	movs	r2, #2
 8001cda:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	687a      	ldr	r2, [r7, #4]
 8001ce8:	68b9      	ldr	r1, [r7, #8]
 8001cea:	68f8      	ldr	r0, [r7, #12]
 8001cec:	f000 f9b8 	bl	8002060 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cf4:	223f      	movs	r2, #63	@ 0x3f
 8001cf6:	409a      	lsls	r2, r3
 8001cf8:	693b      	ldr	r3, [r7, #16]
 8001cfa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	681a      	ldr	r2, [r3, #0]
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f042 0216 	orr.w	r2, r2, #22
 8001d0a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d007      	beq.n	8001d24 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	681a      	ldr	r2, [r3, #0]
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f042 0208 	orr.w	r2, r2, #8
 8001d22:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	681a      	ldr	r2, [r3, #0]
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f042 0201 	orr.w	r2, r2, #1
 8001d32:	601a      	str	r2, [r3, #0]
 8001d34:	e005      	b.n	8001d42 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	2200      	movs	r2, #0
 8001d3a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001d3e:	2302      	movs	r3, #2
 8001d40:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001d42:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d44:	4618      	mov	r0, r3
 8001d46:	3718      	adds	r7, #24
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}

08001d4c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b086      	sub	sp, #24
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001d54:	2300      	movs	r3, #0
 8001d56:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001d58:	4b8e      	ldr	r3, [pc, #568]	@ (8001f94 <HAL_DMA_IRQHandler+0x248>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4a8e      	ldr	r2, [pc, #568]	@ (8001f98 <HAL_DMA_IRQHandler+0x24c>)
 8001d5e:	fba2 2303 	umull	r2, r3, r2, r3
 8001d62:	0a9b      	lsrs	r3, r3, #10
 8001d64:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d6a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001d6c:	693b      	ldr	r3, [r7, #16]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d76:	2208      	movs	r2, #8
 8001d78:	409a      	lsls	r2, r3
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d01a      	beq.n	8001db8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f003 0304 	and.w	r3, r3, #4
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d013      	beq.n	8001db8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	681a      	ldr	r2, [r3, #0]
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f022 0204 	bic.w	r2, r2, #4
 8001d9e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001da4:	2208      	movs	r2, #8
 8001da6:	409a      	lsls	r2, r3
 8001da8:	693b      	ldr	r3, [r7, #16]
 8001daa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001db0:	f043 0201 	orr.w	r2, r3, #1
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	409a      	lsls	r2, r3
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d012      	beq.n	8001dee <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	695b      	ldr	r3, [r3, #20]
 8001dce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d00b      	beq.n	8001dee <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dda:	2201      	movs	r2, #1
 8001ddc:	409a      	lsls	r2, r3
 8001dde:	693b      	ldr	r3, [r7, #16]
 8001de0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001de6:	f043 0202 	orr.w	r2, r3, #2
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001df2:	2204      	movs	r2, #4
 8001df4:	409a      	lsls	r2, r3
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	4013      	ands	r3, r2
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d012      	beq.n	8001e24 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f003 0302 	and.w	r3, r3, #2
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d00b      	beq.n	8001e24 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e10:	2204      	movs	r2, #4
 8001e12:	409a      	lsls	r2, r3
 8001e14:	693b      	ldr	r3, [r7, #16]
 8001e16:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e1c:	f043 0204 	orr.w	r2, r3, #4
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e28:	2210      	movs	r2, #16
 8001e2a:	409a      	lsls	r2, r3
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	4013      	ands	r3, r2
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d043      	beq.n	8001ebc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f003 0308 	and.w	r3, r3, #8
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d03c      	beq.n	8001ebc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e46:	2210      	movs	r2, #16
 8001e48:	409a      	lsls	r2, r3
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d018      	beq.n	8001e8e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d108      	bne.n	8001e7c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d024      	beq.n	8001ebc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e76:	6878      	ldr	r0, [r7, #4]
 8001e78:	4798      	blx	r3
 8001e7a:	e01f      	b.n	8001ebc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d01b      	beq.n	8001ebc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e88:	6878      	ldr	r0, [r7, #4]
 8001e8a:	4798      	blx	r3
 8001e8c:	e016      	b.n	8001ebc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d107      	bne.n	8001eac <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	681a      	ldr	r2, [r3, #0]
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f022 0208 	bic.w	r2, r2, #8
 8001eaa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d003      	beq.n	8001ebc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb8:	6878      	ldr	r0, [r7, #4]
 8001eba:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ec0:	2220      	movs	r2, #32
 8001ec2:	409a      	lsls	r2, r3
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	f000 808f 	beq.w	8001fec <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f003 0310 	and.w	r3, r3, #16
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	f000 8087 	beq.w	8001fec <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ee2:	2220      	movs	r2, #32
 8001ee4:	409a      	lsls	r2, r3
 8001ee6:	693b      	ldr	r3, [r7, #16]
 8001ee8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001ef0:	b2db      	uxtb	r3, r3
 8001ef2:	2b05      	cmp	r3, #5
 8001ef4:	d136      	bne.n	8001f64 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	681a      	ldr	r2, [r3, #0]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f022 0216 	bic.w	r2, r2, #22
 8001f04:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	695a      	ldr	r2, [r3, #20]
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001f14:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d103      	bne.n	8001f26 <HAL_DMA_IRQHandler+0x1da>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d007      	beq.n	8001f36 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f022 0208 	bic.w	r2, r2, #8
 8001f34:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f3a:	223f      	movs	r2, #63	@ 0x3f
 8001f3c:	409a      	lsls	r2, r3
 8001f3e:	693b      	ldr	r3, [r7, #16]
 8001f40:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2201      	movs	r2, #1
 8001f46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d07e      	beq.n	8002058 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f5e:	6878      	ldr	r0, [r7, #4]
 8001f60:	4798      	blx	r3
        }
        return;
 8001f62:	e079      	b.n	8002058 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d01d      	beq.n	8001fae <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d10d      	bne.n	8001f9c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d031      	beq.n	8001fec <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f8c:	6878      	ldr	r0, [r7, #4]
 8001f8e:	4798      	blx	r3
 8001f90:	e02c      	b.n	8001fec <HAL_DMA_IRQHandler+0x2a0>
 8001f92:	bf00      	nop
 8001f94:	20000000 	.word	0x20000000
 8001f98:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d023      	beq.n	8001fec <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fa8:	6878      	ldr	r0, [r7, #4]
 8001faa:	4798      	blx	r3
 8001fac:	e01e      	b.n	8001fec <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d10f      	bne.n	8001fdc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	681a      	ldr	r2, [r3, #0]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f022 0210 	bic.w	r2, r2, #16
 8001fca:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2201      	movs	r2, #1
 8001fd0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d003      	beq.n	8001fec <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fe8:	6878      	ldr	r0, [r7, #4]
 8001fea:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d032      	beq.n	800205a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ff8:	f003 0301 	and.w	r3, r3, #1
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d022      	beq.n	8002046 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2205      	movs	r2, #5
 8002004:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f022 0201 	bic.w	r2, r2, #1
 8002016:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002018:	68bb      	ldr	r3, [r7, #8]
 800201a:	3301      	adds	r3, #1
 800201c:	60bb      	str	r3, [r7, #8]
 800201e:	697a      	ldr	r2, [r7, #20]
 8002020:	429a      	cmp	r2, r3
 8002022:	d307      	bcc.n	8002034 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f003 0301 	and.w	r3, r3, #1
 800202e:	2b00      	cmp	r3, #0
 8002030:	d1f2      	bne.n	8002018 <HAL_DMA_IRQHandler+0x2cc>
 8002032:	e000      	b.n	8002036 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002034:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2201      	movs	r2, #1
 800203a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2200      	movs	r2, #0
 8002042:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800204a:	2b00      	cmp	r3, #0
 800204c:	d005      	beq.n	800205a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	4798      	blx	r3
 8002056:	e000      	b.n	800205a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002058:	bf00      	nop
    }
  }
}
 800205a:	3718      	adds	r7, #24
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}

08002060 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002060:	b480      	push	{r7}
 8002062:	b085      	sub	sp, #20
 8002064:	af00      	add	r7, sp, #0
 8002066:	60f8      	str	r0, [r7, #12]
 8002068:	60b9      	str	r1, [r7, #8]
 800206a:	607a      	str	r2, [r7, #4]
 800206c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800207c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	683a      	ldr	r2, [r7, #0]
 8002084:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	689b      	ldr	r3, [r3, #8]
 800208a:	2b40      	cmp	r3, #64	@ 0x40
 800208c:	d108      	bne.n	80020a0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	687a      	ldr	r2, [r7, #4]
 8002094:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	68ba      	ldr	r2, [r7, #8]
 800209c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800209e:	e007      	b.n	80020b0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	68ba      	ldr	r2, [r7, #8]
 80020a6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	687a      	ldr	r2, [r7, #4]
 80020ae:	60da      	str	r2, [r3, #12]
}
 80020b0:	bf00      	nop
 80020b2:	3714      	adds	r7, #20
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr

080020bc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80020bc:	b480      	push	{r7}
 80020be:	b085      	sub	sp, #20
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	b2db      	uxtb	r3, r3
 80020ca:	3b10      	subs	r3, #16
 80020cc:	4a14      	ldr	r2, [pc, #80]	@ (8002120 <DMA_CalcBaseAndBitshift+0x64>)
 80020ce:	fba2 2303 	umull	r2, r3, r2, r3
 80020d2:	091b      	lsrs	r3, r3, #4
 80020d4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80020d6:	4a13      	ldr	r2, [pc, #76]	@ (8002124 <DMA_CalcBaseAndBitshift+0x68>)
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	4413      	add	r3, r2
 80020dc:	781b      	ldrb	r3, [r3, #0]
 80020de:	461a      	mov	r2, r3
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	2b03      	cmp	r3, #3
 80020e8:	d909      	bls.n	80020fe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80020f2:	f023 0303 	bic.w	r3, r3, #3
 80020f6:	1d1a      	adds	r2, r3, #4
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	659a      	str	r2, [r3, #88]	@ 0x58
 80020fc:	e007      	b.n	800210e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002106:	f023 0303 	bic.w	r3, r3, #3
 800210a:	687a      	ldr	r2, [r7, #4]
 800210c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002112:	4618      	mov	r0, r3
 8002114:	3714      	adds	r7, #20
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr
 800211e:	bf00      	nop
 8002120:	aaaaaaab 	.word	0xaaaaaaab
 8002124:	0800affc 	.word	0x0800affc

08002128 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002128:	b480      	push	{r7}
 800212a:	b085      	sub	sp, #20
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002130:	2300      	movs	r3, #0
 8002132:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002138:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	699b      	ldr	r3, [r3, #24]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d11f      	bne.n	8002182 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002142:	68bb      	ldr	r3, [r7, #8]
 8002144:	2b03      	cmp	r3, #3
 8002146:	d856      	bhi.n	80021f6 <DMA_CheckFifoParam+0xce>
 8002148:	a201      	add	r2, pc, #4	@ (adr r2, 8002150 <DMA_CheckFifoParam+0x28>)
 800214a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800214e:	bf00      	nop
 8002150:	08002161 	.word	0x08002161
 8002154:	08002173 	.word	0x08002173
 8002158:	08002161 	.word	0x08002161
 800215c:	080021f7 	.word	0x080021f7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002164:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002168:	2b00      	cmp	r3, #0
 800216a:	d046      	beq.n	80021fa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800216c:	2301      	movs	r3, #1
 800216e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002170:	e043      	b.n	80021fa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002176:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800217a:	d140      	bne.n	80021fe <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800217c:	2301      	movs	r3, #1
 800217e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002180:	e03d      	b.n	80021fe <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	699b      	ldr	r3, [r3, #24]
 8002186:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800218a:	d121      	bne.n	80021d0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800218c:	68bb      	ldr	r3, [r7, #8]
 800218e:	2b03      	cmp	r3, #3
 8002190:	d837      	bhi.n	8002202 <DMA_CheckFifoParam+0xda>
 8002192:	a201      	add	r2, pc, #4	@ (adr r2, 8002198 <DMA_CheckFifoParam+0x70>)
 8002194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002198:	080021a9 	.word	0x080021a9
 800219c:	080021af 	.word	0x080021af
 80021a0:	080021a9 	.word	0x080021a9
 80021a4:	080021c1 	.word	0x080021c1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80021a8:	2301      	movs	r3, #1
 80021aa:	73fb      	strb	r3, [r7, #15]
      break;
 80021ac:	e030      	b.n	8002210 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021b2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d025      	beq.n	8002206 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80021ba:	2301      	movs	r3, #1
 80021bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80021be:	e022      	b.n	8002206 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021c4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80021c8:	d11f      	bne.n	800220a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80021ce:	e01c      	b.n	800220a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	2b02      	cmp	r3, #2
 80021d4:	d903      	bls.n	80021de <DMA_CheckFifoParam+0xb6>
 80021d6:	68bb      	ldr	r3, [r7, #8]
 80021d8:	2b03      	cmp	r3, #3
 80021da:	d003      	beq.n	80021e4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80021dc:	e018      	b.n	8002210 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80021de:	2301      	movs	r3, #1
 80021e0:	73fb      	strb	r3, [r7, #15]
      break;
 80021e2:	e015      	b.n	8002210 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021e8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d00e      	beq.n	800220e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80021f0:	2301      	movs	r3, #1
 80021f2:	73fb      	strb	r3, [r7, #15]
      break;
 80021f4:	e00b      	b.n	800220e <DMA_CheckFifoParam+0xe6>
      break;
 80021f6:	bf00      	nop
 80021f8:	e00a      	b.n	8002210 <DMA_CheckFifoParam+0xe8>
      break;
 80021fa:	bf00      	nop
 80021fc:	e008      	b.n	8002210 <DMA_CheckFifoParam+0xe8>
      break;
 80021fe:	bf00      	nop
 8002200:	e006      	b.n	8002210 <DMA_CheckFifoParam+0xe8>
      break;
 8002202:	bf00      	nop
 8002204:	e004      	b.n	8002210 <DMA_CheckFifoParam+0xe8>
      break;
 8002206:	bf00      	nop
 8002208:	e002      	b.n	8002210 <DMA_CheckFifoParam+0xe8>
      break;   
 800220a:	bf00      	nop
 800220c:	e000      	b.n	8002210 <DMA_CheckFifoParam+0xe8>
      break;
 800220e:	bf00      	nop
    }
  } 
  
  return status; 
 8002210:	7bfb      	ldrb	r3, [r7, #15]
}
 8002212:	4618      	mov	r0, r3
 8002214:	3714      	adds	r7, #20
 8002216:	46bd      	mov	sp, r7
 8002218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221c:	4770      	bx	lr
 800221e:	bf00      	nop

08002220 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002220:	b480      	push	{r7}
 8002222:	b089      	sub	sp, #36	@ 0x24
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
 8002228:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800222a:	2300      	movs	r3, #0
 800222c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800222e:	2300      	movs	r3, #0
 8002230:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002232:	2300      	movs	r3, #0
 8002234:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002236:	2300      	movs	r3, #0
 8002238:	61fb      	str	r3, [r7, #28]
 800223a:	e165      	b.n	8002508 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800223c:	2201      	movs	r2, #1
 800223e:	69fb      	ldr	r3, [r7, #28]
 8002240:	fa02 f303 	lsl.w	r3, r2, r3
 8002244:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	697a      	ldr	r2, [r7, #20]
 800224c:	4013      	ands	r3, r2
 800224e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002250:	693a      	ldr	r2, [r7, #16]
 8002252:	697b      	ldr	r3, [r7, #20]
 8002254:	429a      	cmp	r2, r3
 8002256:	f040 8154 	bne.w	8002502 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	f003 0303 	and.w	r3, r3, #3
 8002262:	2b01      	cmp	r3, #1
 8002264:	d005      	beq.n	8002272 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800226e:	2b02      	cmp	r3, #2
 8002270:	d130      	bne.n	80022d4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	689b      	ldr	r3, [r3, #8]
 8002276:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002278:	69fb      	ldr	r3, [r7, #28]
 800227a:	005b      	lsls	r3, r3, #1
 800227c:	2203      	movs	r2, #3
 800227e:	fa02 f303 	lsl.w	r3, r2, r3
 8002282:	43db      	mvns	r3, r3
 8002284:	69ba      	ldr	r2, [r7, #24]
 8002286:	4013      	ands	r3, r2
 8002288:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	68da      	ldr	r2, [r3, #12]
 800228e:	69fb      	ldr	r3, [r7, #28]
 8002290:	005b      	lsls	r3, r3, #1
 8002292:	fa02 f303 	lsl.w	r3, r2, r3
 8002296:	69ba      	ldr	r2, [r7, #24]
 8002298:	4313      	orrs	r3, r2
 800229a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	69ba      	ldr	r2, [r7, #24]
 80022a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022a8:	2201      	movs	r2, #1
 80022aa:	69fb      	ldr	r3, [r7, #28]
 80022ac:	fa02 f303 	lsl.w	r3, r2, r3
 80022b0:	43db      	mvns	r3, r3
 80022b2:	69ba      	ldr	r2, [r7, #24]
 80022b4:	4013      	ands	r3, r2
 80022b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	091b      	lsrs	r3, r3, #4
 80022be:	f003 0201 	and.w	r2, r3, #1
 80022c2:	69fb      	ldr	r3, [r7, #28]
 80022c4:	fa02 f303 	lsl.w	r3, r2, r3
 80022c8:	69ba      	ldr	r2, [r7, #24]
 80022ca:	4313      	orrs	r3, r2
 80022cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	69ba      	ldr	r2, [r7, #24]
 80022d2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	f003 0303 	and.w	r3, r3, #3
 80022dc:	2b03      	cmp	r3, #3
 80022de:	d017      	beq.n	8002310 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	68db      	ldr	r3, [r3, #12]
 80022e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80022e6:	69fb      	ldr	r3, [r7, #28]
 80022e8:	005b      	lsls	r3, r3, #1
 80022ea:	2203      	movs	r2, #3
 80022ec:	fa02 f303 	lsl.w	r3, r2, r3
 80022f0:	43db      	mvns	r3, r3
 80022f2:	69ba      	ldr	r2, [r7, #24]
 80022f4:	4013      	ands	r3, r2
 80022f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	689a      	ldr	r2, [r3, #8]
 80022fc:	69fb      	ldr	r3, [r7, #28]
 80022fe:	005b      	lsls	r3, r3, #1
 8002300:	fa02 f303 	lsl.w	r3, r2, r3
 8002304:	69ba      	ldr	r2, [r7, #24]
 8002306:	4313      	orrs	r3, r2
 8002308:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	69ba      	ldr	r2, [r7, #24]
 800230e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	f003 0303 	and.w	r3, r3, #3
 8002318:	2b02      	cmp	r3, #2
 800231a:	d123      	bne.n	8002364 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800231c:	69fb      	ldr	r3, [r7, #28]
 800231e:	08da      	lsrs	r2, r3, #3
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	3208      	adds	r2, #8
 8002324:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002328:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800232a:	69fb      	ldr	r3, [r7, #28]
 800232c:	f003 0307 	and.w	r3, r3, #7
 8002330:	009b      	lsls	r3, r3, #2
 8002332:	220f      	movs	r2, #15
 8002334:	fa02 f303 	lsl.w	r3, r2, r3
 8002338:	43db      	mvns	r3, r3
 800233a:	69ba      	ldr	r2, [r7, #24]
 800233c:	4013      	ands	r3, r2
 800233e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	691a      	ldr	r2, [r3, #16]
 8002344:	69fb      	ldr	r3, [r7, #28]
 8002346:	f003 0307 	and.w	r3, r3, #7
 800234a:	009b      	lsls	r3, r3, #2
 800234c:	fa02 f303 	lsl.w	r3, r2, r3
 8002350:	69ba      	ldr	r2, [r7, #24]
 8002352:	4313      	orrs	r3, r2
 8002354:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002356:	69fb      	ldr	r3, [r7, #28]
 8002358:	08da      	lsrs	r2, r3, #3
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	3208      	adds	r2, #8
 800235e:	69b9      	ldr	r1, [r7, #24]
 8002360:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800236a:	69fb      	ldr	r3, [r7, #28]
 800236c:	005b      	lsls	r3, r3, #1
 800236e:	2203      	movs	r2, #3
 8002370:	fa02 f303 	lsl.w	r3, r2, r3
 8002374:	43db      	mvns	r3, r3
 8002376:	69ba      	ldr	r2, [r7, #24]
 8002378:	4013      	ands	r3, r2
 800237a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	f003 0203 	and.w	r2, r3, #3
 8002384:	69fb      	ldr	r3, [r7, #28]
 8002386:	005b      	lsls	r3, r3, #1
 8002388:	fa02 f303 	lsl.w	r3, r2, r3
 800238c:	69ba      	ldr	r2, [r7, #24]
 800238e:	4313      	orrs	r3, r2
 8002390:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	69ba      	ldr	r2, [r7, #24]
 8002396:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	f000 80ae 	beq.w	8002502 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023a6:	2300      	movs	r3, #0
 80023a8:	60fb      	str	r3, [r7, #12]
 80023aa:	4b5d      	ldr	r3, [pc, #372]	@ (8002520 <HAL_GPIO_Init+0x300>)
 80023ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ae:	4a5c      	ldr	r2, [pc, #368]	@ (8002520 <HAL_GPIO_Init+0x300>)
 80023b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80023b6:	4b5a      	ldr	r3, [pc, #360]	@ (8002520 <HAL_GPIO_Init+0x300>)
 80023b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023be:	60fb      	str	r3, [r7, #12]
 80023c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80023c2:	4a58      	ldr	r2, [pc, #352]	@ (8002524 <HAL_GPIO_Init+0x304>)
 80023c4:	69fb      	ldr	r3, [r7, #28]
 80023c6:	089b      	lsrs	r3, r3, #2
 80023c8:	3302      	adds	r3, #2
 80023ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	f003 0303 	and.w	r3, r3, #3
 80023d6:	009b      	lsls	r3, r3, #2
 80023d8:	220f      	movs	r2, #15
 80023da:	fa02 f303 	lsl.w	r3, r2, r3
 80023de:	43db      	mvns	r3, r3
 80023e0:	69ba      	ldr	r2, [r7, #24]
 80023e2:	4013      	ands	r3, r2
 80023e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	4a4f      	ldr	r2, [pc, #316]	@ (8002528 <HAL_GPIO_Init+0x308>)
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d025      	beq.n	800243a <HAL_GPIO_Init+0x21a>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	4a4e      	ldr	r2, [pc, #312]	@ (800252c <HAL_GPIO_Init+0x30c>)
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d01f      	beq.n	8002436 <HAL_GPIO_Init+0x216>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	4a4d      	ldr	r2, [pc, #308]	@ (8002530 <HAL_GPIO_Init+0x310>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d019      	beq.n	8002432 <HAL_GPIO_Init+0x212>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	4a4c      	ldr	r2, [pc, #304]	@ (8002534 <HAL_GPIO_Init+0x314>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d013      	beq.n	800242e <HAL_GPIO_Init+0x20e>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	4a4b      	ldr	r2, [pc, #300]	@ (8002538 <HAL_GPIO_Init+0x318>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d00d      	beq.n	800242a <HAL_GPIO_Init+0x20a>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	4a4a      	ldr	r2, [pc, #296]	@ (800253c <HAL_GPIO_Init+0x31c>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d007      	beq.n	8002426 <HAL_GPIO_Init+0x206>
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	4a49      	ldr	r2, [pc, #292]	@ (8002540 <HAL_GPIO_Init+0x320>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d101      	bne.n	8002422 <HAL_GPIO_Init+0x202>
 800241e:	2306      	movs	r3, #6
 8002420:	e00c      	b.n	800243c <HAL_GPIO_Init+0x21c>
 8002422:	2307      	movs	r3, #7
 8002424:	e00a      	b.n	800243c <HAL_GPIO_Init+0x21c>
 8002426:	2305      	movs	r3, #5
 8002428:	e008      	b.n	800243c <HAL_GPIO_Init+0x21c>
 800242a:	2304      	movs	r3, #4
 800242c:	e006      	b.n	800243c <HAL_GPIO_Init+0x21c>
 800242e:	2303      	movs	r3, #3
 8002430:	e004      	b.n	800243c <HAL_GPIO_Init+0x21c>
 8002432:	2302      	movs	r3, #2
 8002434:	e002      	b.n	800243c <HAL_GPIO_Init+0x21c>
 8002436:	2301      	movs	r3, #1
 8002438:	e000      	b.n	800243c <HAL_GPIO_Init+0x21c>
 800243a:	2300      	movs	r3, #0
 800243c:	69fa      	ldr	r2, [r7, #28]
 800243e:	f002 0203 	and.w	r2, r2, #3
 8002442:	0092      	lsls	r2, r2, #2
 8002444:	4093      	lsls	r3, r2
 8002446:	69ba      	ldr	r2, [r7, #24]
 8002448:	4313      	orrs	r3, r2
 800244a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800244c:	4935      	ldr	r1, [pc, #212]	@ (8002524 <HAL_GPIO_Init+0x304>)
 800244e:	69fb      	ldr	r3, [r7, #28]
 8002450:	089b      	lsrs	r3, r3, #2
 8002452:	3302      	adds	r3, #2
 8002454:	69ba      	ldr	r2, [r7, #24]
 8002456:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800245a:	4b3a      	ldr	r3, [pc, #232]	@ (8002544 <HAL_GPIO_Init+0x324>)
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002460:	693b      	ldr	r3, [r7, #16]
 8002462:	43db      	mvns	r3, r3
 8002464:	69ba      	ldr	r2, [r7, #24]
 8002466:	4013      	ands	r3, r2
 8002468:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002472:	2b00      	cmp	r3, #0
 8002474:	d003      	beq.n	800247e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002476:	69ba      	ldr	r2, [r7, #24]
 8002478:	693b      	ldr	r3, [r7, #16]
 800247a:	4313      	orrs	r3, r2
 800247c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800247e:	4a31      	ldr	r2, [pc, #196]	@ (8002544 <HAL_GPIO_Init+0x324>)
 8002480:	69bb      	ldr	r3, [r7, #24]
 8002482:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002484:	4b2f      	ldr	r3, [pc, #188]	@ (8002544 <HAL_GPIO_Init+0x324>)
 8002486:	68db      	ldr	r3, [r3, #12]
 8002488:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800248a:	693b      	ldr	r3, [r7, #16]
 800248c:	43db      	mvns	r3, r3
 800248e:	69ba      	ldr	r2, [r7, #24]
 8002490:	4013      	ands	r3, r2
 8002492:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800249c:	2b00      	cmp	r3, #0
 800249e:	d003      	beq.n	80024a8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80024a0:	69ba      	ldr	r2, [r7, #24]
 80024a2:	693b      	ldr	r3, [r7, #16]
 80024a4:	4313      	orrs	r3, r2
 80024a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80024a8:	4a26      	ldr	r2, [pc, #152]	@ (8002544 <HAL_GPIO_Init+0x324>)
 80024aa:	69bb      	ldr	r3, [r7, #24]
 80024ac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80024ae:	4b25      	ldr	r3, [pc, #148]	@ (8002544 <HAL_GPIO_Init+0x324>)
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024b4:	693b      	ldr	r3, [r7, #16]
 80024b6:	43db      	mvns	r3, r3
 80024b8:	69ba      	ldr	r2, [r7, #24]
 80024ba:	4013      	ands	r3, r2
 80024bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d003      	beq.n	80024d2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80024ca:	69ba      	ldr	r2, [r7, #24]
 80024cc:	693b      	ldr	r3, [r7, #16]
 80024ce:	4313      	orrs	r3, r2
 80024d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80024d2:	4a1c      	ldr	r2, [pc, #112]	@ (8002544 <HAL_GPIO_Init+0x324>)
 80024d4:	69bb      	ldr	r3, [r7, #24]
 80024d6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80024d8:	4b1a      	ldr	r3, [pc, #104]	@ (8002544 <HAL_GPIO_Init+0x324>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024de:	693b      	ldr	r3, [r7, #16]
 80024e0:	43db      	mvns	r3, r3
 80024e2:	69ba      	ldr	r2, [r7, #24]
 80024e4:	4013      	ands	r3, r2
 80024e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d003      	beq.n	80024fc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80024f4:	69ba      	ldr	r2, [r7, #24]
 80024f6:	693b      	ldr	r3, [r7, #16]
 80024f8:	4313      	orrs	r3, r2
 80024fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80024fc:	4a11      	ldr	r2, [pc, #68]	@ (8002544 <HAL_GPIO_Init+0x324>)
 80024fe:	69bb      	ldr	r3, [r7, #24]
 8002500:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002502:	69fb      	ldr	r3, [r7, #28]
 8002504:	3301      	adds	r3, #1
 8002506:	61fb      	str	r3, [r7, #28]
 8002508:	69fb      	ldr	r3, [r7, #28]
 800250a:	2b0f      	cmp	r3, #15
 800250c:	f67f ae96 	bls.w	800223c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002510:	bf00      	nop
 8002512:	bf00      	nop
 8002514:	3724      	adds	r7, #36	@ 0x24
 8002516:	46bd      	mov	sp, r7
 8002518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251c:	4770      	bx	lr
 800251e:	bf00      	nop
 8002520:	40023800 	.word	0x40023800
 8002524:	40013800 	.word	0x40013800
 8002528:	40020000 	.word	0x40020000
 800252c:	40020400 	.word	0x40020400
 8002530:	40020800 	.word	0x40020800
 8002534:	40020c00 	.word	0x40020c00
 8002538:	40021000 	.word	0x40021000
 800253c:	40021400 	.word	0x40021400
 8002540:	40021800 	.word	0x40021800
 8002544:	40013c00 	.word	0x40013c00

08002548 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002548:	b480      	push	{r7}
 800254a:	b083      	sub	sp, #12
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
 8002550:	460b      	mov	r3, r1
 8002552:	807b      	strh	r3, [r7, #2]
 8002554:	4613      	mov	r3, r2
 8002556:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002558:	787b      	ldrb	r3, [r7, #1]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d003      	beq.n	8002566 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800255e:	887a      	ldrh	r2, [r7, #2]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002564:	e003      	b.n	800256e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002566:	887b      	ldrh	r3, [r7, #2]
 8002568:	041a      	lsls	r2, r3, #16
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	619a      	str	r2, [r3, #24]
}
 800256e:	bf00      	nop
 8002570:	370c      	adds	r7, #12
 8002572:	46bd      	mov	sp, r7
 8002574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002578:	4770      	bx	lr

0800257a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800257a:	b480      	push	{r7}
 800257c:	b085      	sub	sp, #20
 800257e:	af00      	add	r7, sp, #0
 8002580:	6078      	str	r0, [r7, #4]
 8002582:	460b      	mov	r3, r1
 8002584:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	695b      	ldr	r3, [r3, #20]
 800258a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800258c:	887a      	ldrh	r2, [r7, #2]
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	4013      	ands	r3, r2
 8002592:	041a      	lsls	r2, r3, #16
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	43d9      	mvns	r1, r3
 8002598:	887b      	ldrh	r3, [r7, #2]
 800259a:	400b      	ands	r3, r1
 800259c:	431a      	orrs	r2, r3
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	619a      	str	r2, [r3, #24]
}
 80025a2:	bf00      	nop
 80025a4:	3714      	adds	r7, #20
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr
	...

080025b0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b082      	sub	sp, #8
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	4603      	mov	r3, r0
 80025b8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80025ba:	4b08      	ldr	r3, [pc, #32]	@ (80025dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80025bc:	695a      	ldr	r2, [r3, #20]
 80025be:	88fb      	ldrh	r3, [r7, #6]
 80025c0:	4013      	ands	r3, r2
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d006      	beq.n	80025d4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80025c6:	4a05      	ldr	r2, [pc, #20]	@ (80025dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80025c8:	88fb      	ldrh	r3, [r7, #6]
 80025ca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80025cc:	88fb      	ldrh	r3, [r7, #6]
 80025ce:	4618      	mov	r0, r3
 80025d0:	f7fe fadc 	bl	8000b8c <HAL_GPIO_EXTI_Callback>
  }
}
 80025d4:	bf00      	nop
 80025d6:	3708      	adds	r7, #8
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	40013c00 	.word	0x40013c00

080025e0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b084      	sub	sp, #16
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d101      	bne.n	80025f2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80025ee:	2301      	movs	r3, #1
 80025f0:	e12b      	b.n	800284a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80025f8:	b2db      	uxtb	r3, r3
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d106      	bne.n	800260c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2200      	movs	r2, #0
 8002602:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002606:	6878      	ldr	r0, [r7, #4]
 8002608:	f7fe fc82 	bl	8000f10 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2224      	movs	r2, #36	@ 0x24
 8002610:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f022 0201 	bic.w	r2, r2, #1
 8002622:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002632:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002642:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002644:	f001 f93a 	bl	80038bc <HAL_RCC_GetPCLK1Freq>
 8002648:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	4a81      	ldr	r2, [pc, #516]	@ (8002854 <HAL_I2C_Init+0x274>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d807      	bhi.n	8002664 <HAL_I2C_Init+0x84>
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	4a80      	ldr	r2, [pc, #512]	@ (8002858 <HAL_I2C_Init+0x278>)
 8002658:	4293      	cmp	r3, r2
 800265a:	bf94      	ite	ls
 800265c:	2301      	movls	r3, #1
 800265e:	2300      	movhi	r3, #0
 8002660:	b2db      	uxtb	r3, r3
 8002662:	e006      	b.n	8002672 <HAL_I2C_Init+0x92>
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	4a7d      	ldr	r2, [pc, #500]	@ (800285c <HAL_I2C_Init+0x27c>)
 8002668:	4293      	cmp	r3, r2
 800266a:	bf94      	ite	ls
 800266c:	2301      	movls	r3, #1
 800266e:	2300      	movhi	r3, #0
 8002670:	b2db      	uxtb	r3, r3
 8002672:	2b00      	cmp	r3, #0
 8002674:	d001      	beq.n	800267a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002676:	2301      	movs	r3, #1
 8002678:	e0e7      	b.n	800284a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	4a78      	ldr	r2, [pc, #480]	@ (8002860 <HAL_I2C_Init+0x280>)
 800267e:	fba2 2303 	umull	r2, r3, r2, r3
 8002682:	0c9b      	lsrs	r3, r3, #18
 8002684:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	68ba      	ldr	r2, [r7, #8]
 8002696:	430a      	orrs	r2, r1
 8002698:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	6a1b      	ldr	r3, [r3, #32]
 80026a0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	4a6a      	ldr	r2, [pc, #424]	@ (8002854 <HAL_I2C_Init+0x274>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d802      	bhi.n	80026b4 <HAL_I2C_Init+0xd4>
 80026ae:	68bb      	ldr	r3, [r7, #8]
 80026b0:	3301      	adds	r3, #1
 80026b2:	e009      	b.n	80026c8 <HAL_I2C_Init+0xe8>
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80026ba:	fb02 f303 	mul.w	r3, r2, r3
 80026be:	4a69      	ldr	r2, [pc, #420]	@ (8002864 <HAL_I2C_Init+0x284>)
 80026c0:	fba2 2303 	umull	r2, r3, r2, r3
 80026c4:	099b      	lsrs	r3, r3, #6
 80026c6:	3301      	adds	r3, #1
 80026c8:	687a      	ldr	r2, [r7, #4]
 80026ca:	6812      	ldr	r2, [r2, #0]
 80026cc:	430b      	orrs	r3, r1
 80026ce:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	69db      	ldr	r3, [r3, #28]
 80026d6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80026da:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	495c      	ldr	r1, [pc, #368]	@ (8002854 <HAL_I2C_Init+0x274>)
 80026e4:	428b      	cmp	r3, r1
 80026e6:	d819      	bhi.n	800271c <HAL_I2C_Init+0x13c>
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	1e59      	subs	r1, r3, #1
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	005b      	lsls	r3, r3, #1
 80026f2:	fbb1 f3f3 	udiv	r3, r1, r3
 80026f6:	1c59      	adds	r1, r3, #1
 80026f8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80026fc:	400b      	ands	r3, r1
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d00a      	beq.n	8002718 <HAL_I2C_Init+0x138>
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	1e59      	subs	r1, r3, #1
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	005b      	lsls	r3, r3, #1
 800270c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002710:	3301      	adds	r3, #1
 8002712:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002716:	e051      	b.n	80027bc <HAL_I2C_Init+0x1dc>
 8002718:	2304      	movs	r3, #4
 800271a:	e04f      	b.n	80027bc <HAL_I2C_Init+0x1dc>
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	689b      	ldr	r3, [r3, #8]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d111      	bne.n	8002748 <HAL_I2C_Init+0x168>
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	1e58      	subs	r0, r3, #1
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6859      	ldr	r1, [r3, #4]
 800272c:	460b      	mov	r3, r1
 800272e:	005b      	lsls	r3, r3, #1
 8002730:	440b      	add	r3, r1
 8002732:	fbb0 f3f3 	udiv	r3, r0, r3
 8002736:	3301      	adds	r3, #1
 8002738:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800273c:	2b00      	cmp	r3, #0
 800273e:	bf0c      	ite	eq
 8002740:	2301      	moveq	r3, #1
 8002742:	2300      	movne	r3, #0
 8002744:	b2db      	uxtb	r3, r3
 8002746:	e012      	b.n	800276e <HAL_I2C_Init+0x18e>
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	1e58      	subs	r0, r3, #1
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6859      	ldr	r1, [r3, #4]
 8002750:	460b      	mov	r3, r1
 8002752:	009b      	lsls	r3, r3, #2
 8002754:	440b      	add	r3, r1
 8002756:	0099      	lsls	r1, r3, #2
 8002758:	440b      	add	r3, r1
 800275a:	fbb0 f3f3 	udiv	r3, r0, r3
 800275e:	3301      	adds	r3, #1
 8002760:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002764:	2b00      	cmp	r3, #0
 8002766:	bf0c      	ite	eq
 8002768:	2301      	moveq	r3, #1
 800276a:	2300      	movne	r3, #0
 800276c:	b2db      	uxtb	r3, r3
 800276e:	2b00      	cmp	r3, #0
 8002770:	d001      	beq.n	8002776 <HAL_I2C_Init+0x196>
 8002772:	2301      	movs	r3, #1
 8002774:	e022      	b.n	80027bc <HAL_I2C_Init+0x1dc>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	689b      	ldr	r3, [r3, #8]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d10e      	bne.n	800279c <HAL_I2C_Init+0x1bc>
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	1e58      	subs	r0, r3, #1
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6859      	ldr	r1, [r3, #4]
 8002786:	460b      	mov	r3, r1
 8002788:	005b      	lsls	r3, r3, #1
 800278a:	440b      	add	r3, r1
 800278c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002790:	3301      	adds	r3, #1
 8002792:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002796:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800279a:	e00f      	b.n	80027bc <HAL_I2C_Init+0x1dc>
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	1e58      	subs	r0, r3, #1
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6859      	ldr	r1, [r3, #4]
 80027a4:	460b      	mov	r3, r1
 80027a6:	009b      	lsls	r3, r3, #2
 80027a8:	440b      	add	r3, r1
 80027aa:	0099      	lsls	r1, r3, #2
 80027ac:	440b      	add	r3, r1
 80027ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80027b2:	3301      	adds	r3, #1
 80027b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027b8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80027bc:	6879      	ldr	r1, [r7, #4]
 80027be:	6809      	ldr	r1, [r1, #0]
 80027c0:	4313      	orrs	r3, r2
 80027c2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	69da      	ldr	r2, [r3, #28]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6a1b      	ldr	r3, [r3, #32]
 80027d6:	431a      	orrs	r2, r3
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	430a      	orrs	r2, r1
 80027de:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	689b      	ldr	r3, [r3, #8]
 80027e6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80027ea:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80027ee:	687a      	ldr	r2, [r7, #4]
 80027f0:	6911      	ldr	r1, [r2, #16]
 80027f2:	687a      	ldr	r2, [r7, #4]
 80027f4:	68d2      	ldr	r2, [r2, #12]
 80027f6:	4311      	orrs	r1, r2
 80027f8:	687a      	ldr	r2, [r7, #4]
 80027fa:	6812      	ldr	r2, [r2, #0]
 80027fc:	430b      	orrs	r3, r1
 80027fe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	68db      	ldr	r3, [r3, #12]
 8002806:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	695a      	ldr	r2, [r3, #20]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	699b      	ldr	r3, [r3, #24]
 8002812:	431a      	orrs	r2, r3
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	430a      	orrs	r2, r1
 800281a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f042 0201 	orr.w	r2, r2, #1
 800282a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2200      	movs	r2, #0
 8002830:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	2220      	movs	r2, #32
 8002836:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2200      	movs	r2, #0
 800283e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2200      	movs	r2, #0
 8002844:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002848:	2300      	movs	r3, #0
}
 800284a:	4618      	mov	r0, r3
 800284c:	3710      	adds	r7, #16
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}
 8002852:	bf00      	nop
 8002854:	000186a0 	.word	0x000186a0
 8002858:	001e847f 	.word	0x001e847f
 800285c:	003d08ff 	.word	0x003d08ff
 8002860:	431bde83 	.word	0x431bde83
 8002864:	10624dd3 	.word	0x10624dd3

08002868 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b088      	sub	sp, #32
 800286c:	af02      	add	r7, sp, #8
 800286e:	60f8      	str	r0, [r7, #12]
 8002870:	607a      	str	r2, [r7, #4]
 8002872:	461a      	mov	r2, r3
 8002874:	460b      	mov	r3, r1
 8002876:	817b      	strh	r3, [r7, #10]
 8002878:	4613      	mov	r3, r2
 800287a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800287c:	f7ff f84e 	bl	800191c <HAL_GetTick>
 8002880:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002888:	b2db      	uxtb	r3, r3
 800288a:	2b20      	cmp	r3, #32
 800288c:	f040 80e0 	bne.w	8002a50 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	9300      	str	r3, [sp, #0]
 8002894:	2319      	movs	r3, #25
 8002896:	2201      	movs	r2, #1
 8002898:	4970      	ldr	r1, [pc, #448]	@ (8002a5c <HAL_I2C_Master_Transmit+0x1f4>)
 800289a:	68f8      	ldr	r0, [r7, #12]
 800289c:	f000 f964 	bl	8002b68 <I2C_WaitOnFlagUntilTimeout>
 80028a0:	4603      	mov	r3, r0
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d001      	beq.n	80028aa <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80028a6:	2302      	movs	r3, #2
 80028a8:	e0d3      	b.n	8002a52 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80028b0:	2b01      	cmp	r3, #1
 80028b2:	d101      	bne.n	80028b8 <HAL_I2C_Master_Transmit+0x50>
 80028b4:	2302      	movs	r3, #2
 80028b6:	e0cc      	b.n	8002a52 <HAL_I2C_Master_Transmit+0x1ea>
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	2201      	movs	r2, #1
 80028bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f003 0301 	and.w	r3, r3, #1
 80028ca:	2b01      	cmp	r3, #1
 80028cc:	d007      	beq.n	80028de <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f042 0201 	orr.w	r2, r2, #1
 80028dc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	681a      	ldr	r2, [r3, #0]
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80028ec:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	2221      	movs	r2, #33	@ 0x21
 80028f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	2210      	movs	r2, #16
 80028fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	2200      	movs	r2, #0
 8002902:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	687a      	ldr	r2, [r7, #4]
 8002908:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	893a      	ldrh	r2, [r7, #8]
 800290e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002914:	b29a      	uxth	r2, r3
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	4a50      	ldr	r2, [pc, #320]	@ (8002a60 <HAL_I2C_Master_Transmit+0x1f8>)
 800291e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002920:	8979      	ldrh	r1, [r7, #10]
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	6a3a      	ldr	r2, [r7, #32]
 8002926:	68f8      	ldr	r0, [r7, #12]
 8002928:	f000 f89c 	bl	8002a64 <I2C_MasterRequestWrite>
 800292c:	4603      	mov	r3, r0
 800292e:	2b00      	cmp	r3, #0
 8002930:	d001      	beq.n	8002936 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002932:	2301      	movs	r3, #1
 8002934:	e08d      	b.n	8002a52 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002936:	2300      	movs	r3, #0
 8002938:	613b      	str	r3, [r7, #16]
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	695b      	ldr	r3, [r3, #20]
 8002940:	613b      	str	r3, [r7, #16]
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	699b      	ldr	r3, [r3, #24]
 8002948:	613b      	str	r3, [r7, #16]
 800294a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800294c:	e066      	b.n	8002a1c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800294e:	697a      	ldr	r2, [r7, #20]
 8002950:	6a39      	ldr	r1, [r7, #32]
 8002952:	68f8      	ldr	r0, [r7, #12]
 8002954:	f000 fa22 	bl	8002d9c <I2C_WaitOnTXEFlagUntilTimeout>
 8002958:	4603      	mov	r3, r0
 800295a:	2b00      	cmp	r3, #0
 800295c:	d00d      	beq.n	800297a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002962:	2b04      	cmp	r3, #4
 8002964:	d107      	bne.n	8002976 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002974:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e06b      	b.n	8002a52 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800297e:	781a      	ldrb	r2, [r3, #0]
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800298a:	1c5a      	adds	r2, r3, #1
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002994:	b29b      	uxth	r3, r3
 8002996:	3b01      	subs	r3, #1
 8002998:	b29a      	uxth	r2, r3
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029a2:	3b01      	subs	r3, #1
 80029a4:	b29a      	uxth	r2, r3
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	695b      	ldr	r3, [r3, #20]
 80029b0:	f003 0304 	and.w	r3, r3, #4
 80029b4:	2b04      	cmp	r3, #4
 80029b6:	d11b      	bne.n	80029f0 <HAL_I2C_Master_Transmit+0x188>
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d017      	beq.n	80029f0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029c4:	781a      	ldrb	r2, [r3, #0]
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029d0:	1c5a      	adds	r2, r3, #1
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029da:	b29b      	uxth	r3, r3
 80029dc:	3b01      	subs	r3, #1
 80029de:	b29a      	uxth	r2, r3
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029e8:	3b01      	subs	r3, #1
 80029ea:	b29a      	uxth	r2, r3
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029f0:	697a      	ldr	r2, [r7, #20]
 80029f2:	6a39      	ldr	r1, [r7, #32]
 80029f4:	68f8      	ldr	r0, [r7, #12]
 80029f6:	f000 fa19 	bl	8002e2c <I2C_WaitOnBTFFlagUntilTimeout>
 80029fa:	4603      	mov	r3, r0
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d00d      	beq.n	8002a1c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a04:	2b04      	cmp	r3, #4
 8002a06:	d107      	bne.n	8002a18 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a16:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	e01a      	b.n	8002a52 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d194      	bne.n	800294e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a32:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	2220      	movs	r2, #32
 8002a38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	2200      	movs	r2, #0
 8002a40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	2200      	movs	r2, #0
 8002a48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	e000      	b.n	8002a52 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002a50:	2302      	movs	r3, #2
  }
}
 8002a52:	4618      	mov	r0, r3
 8002a54:	3718      	adds	r7, #24
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}
 8002a5a:	bf00      	nop
 8002a5c:	00100002 	.word	0x00100002
 8002a60:	ffff0000 	.word	0xffff0000

08002a64 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b088      	sub	sp, #32
 8002a68:	af02      	add	r7, sp, #8
 8002a6a:	60f8      	str	r0, [r7, #12]
 8002a6c:	607a      	str	r2, [r7, #4]
 8002a6e:	603b      	str	r3, [r7, #0]
 8002a70:	460b      	mov	r3, r1
 8002a72:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a78:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	2b08      	cmp	r3, #8
 8002a7e:	d006      	beq.n	8002a8e <I2C_MasterRequestWrite+0x2a>
 8002a80:	697b      	ldr	r3, [r7, #20]
 8002a82:	2b01      	cmp	r3, #1
 8002a84:	d003      	beq.n	8002a8e <I2C_MasterRequestWrite+0x2a>
 8002a86:	697b      	ldr	r3, [r7, #20]
 8002a88:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002a8c:	d108      	bne.n	8002aa0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a9c:	601a      	str	r2, [r3, #0]
 8002a9e:	e00b      	b.n	8002ab8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aa4:	2b12      	cmp	r3, #18
 8002aa6:	d107      	bne.n	8002ab8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002ab6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	9300      	str	r3, [sp, #0]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2200      	movs	r2, #0
 8002ac0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002ac4:	68f8      	ldr	r0, [r7, #12]
 8002ac6:	f000 f84f 	bl	8002b68 <I2C_WaitOnFlagUntilTimeout>
 8002aca:	4603      	mov	r3, r0
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d00d      	beq.n	8002aec <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ada:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ade:	d103      	bne.n	8002ae8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ae6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002ae8:	2303      	movs	r3, #3
 8002aea:	e035      	b.n	8002b58 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	691b      	ldr	r3, [r3, #16]
 8002af0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002af4:	d108      	bne.n	8002b08 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002af6:	897b      	ldrh	r3, [r7, #10]
 8002af8:	b2db      	uxtb	r3, r3
 8002afa:	461a      	mov	r2, r3
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002b04:	611a      	str	r2, [r3, #16]
 8002b06:	e01b      	b.n	8002b40 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002b08:	897b      	ldrh	r3, [r7, #10]
 8002b0a:	11db      	asrs	r3, r3, #7
 8002b0c:	b2db      	uxtb	r3, r3
 8002b0e:	f003 0306 	and.w	r3, r3, #6
 8002b12:	b2db      	uxtb	r3, r3
 8002b14:	f063 030f 	orn	r3, r3, #15
 8002b18:	b2da      	uxtb	r2, r3
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	687a      	ldr	r2, [r7, #4]
 8002b24:	490e      	ldr	r1, [pc, #56]	@ (8002b60 <I2C_MasterRequestWrite+0xfc>)
 8002b26:	68f8      	ldr	r0, [r7, #12]
 8002b28:	f000 f898 	bl	8002c5c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d001      	beq.n	8002b36 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	e010      	b.n	8002b58 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002b36:	897b      	ldrh	r3, [r7, #10]
 8002b38:	b2da      	uxtb	r2, r3
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	687a      	ldr	r2, [r7, #4]
 8002b44:	4907      	ldr	r1, [pc, #28]	@ (8002b64 <I2C_MasterRequestWrite+0x100>)
 8002b46:	68f8      	ldr	r0, [r7, #12]
 8002b48:	f000 f888 	bl	8002c5c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d001      	beq.n	8002b56 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002b52:	2301      	movs	r3, #1
 8002b54:	e000      	b.n	8002b58 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002b56:	2300      	movs	r3, #0
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	3718      	adds	r7, #24
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	00010008 	.word	0x00010008
 8002b64:	00010002 	.word	0x00010002

08002b68 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b084      	sub	sp, #16
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	60f8      	str	r0, [r7, #12]
 8002b70:	60b9      	str	r1, [r7, #8]
 8002b72:	603b      	str	r3, [r7, #0]
 8002b74:	4613      	mov	r3, r2
 8002b76:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b78:	e048      	b.n	8002c0c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002b80:	d044      	beq.n	8002c0c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b82:	f7fe fecb 	bl	800191c <HAL_GetTick>
 8002b86:	4602      	mov	r2, r0
 8002b88:	69bb      	ldr	r3, [r7, #24]
 8002b8a:	1ad3      	subs	r3, r2, r3
 8002b8c:	683a      	ldr	r2, [r7, #0]
 8002b8e:	429a      	cmp	r2, r3
 8002b90:	d302      	bcc.n	8002b98 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d139      	bne.n	8002c0c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002b98:	68bb      	ldr	r3, [r7, #8]
 8002b9a:	0c1b      	lsrs	r3, r3, #16
 8002b9c:	b2db      	uxtb	r3, r3
 8002b9e:	2b01      	cmp	r3, #1
 8002ba0:	d10d      	bne.n	8002bbe <I2C_WaitOnFlagUntilTimeout+0x56>
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	695b      	ldr	r3, [r3, #20]
 8002ba8:	43da      	mvns	r2, r3
 8002baa:	68bb      	ldr	r3, [r7, #8]
 8002bac:	4013      	ands	r3, r2
 8002bae:	b29b      	uxth	r3, r3
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	bf0c      	ite	eq
 8002bb4:	2301      	moveq	r3, #1
 8002bb6:	2300      	movne	r3, #0
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	461a      	mov	r2, r3
 8002bbc:	e00c      	b.n	8002bd8 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	699b      	ldr	r3, [r3, #24]
 8002bc4:	43da      	mvns	r2, r3
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	4013      	ands	r3, r2
 8002bca:	b29b      	uxth	r3, r3
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	bf0c      	ite	eq
 8002bd0:	2301      	moveq	r3, #1
 8002bd2:	2300      	movne	r3, #0
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	461a      	mov	r2, r3
 8002bd8:	79fb      	ldrb	r3, [r7, #7]
 8002bda:	429a      	cmp	r2, r3
 8002bdc:	d116      	bne.n	8002c0c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	2200      	movs	r2, #0
 8002be2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2220      	movs	r2, #32
 8002be8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bf8:	f043 0220 	orr.w	r2, r3, #32
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	2200      	movs	r2, #0
 8002c04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002c08:	2301      	movs	r3, #1
 8002c0a:	e023      	b.n	8002c54 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	0c1b      	lsrs	r3, r3, #16
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	2b01      	cmp	r3, #1
 8002c14:	d10d      	bne.n	8002c32 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	695b      	ldr	r3, [r3, #20]
 8002c1c:	43da      	mvns	r2, r3
 8002c1e:	68bb      	ldr	r3, [r7, #8]
 8002c20:	4013      	ands	r3, r2
 8002c22:	b29b      	uxth	r3, r3
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	bf0c      	ite	eq
 8002c28:	2301      	moveq	r3, #1
 8002c2a:	2300      	movne	r3, #0
 8002c2c:	b2db      	uxtb	r3, r3
 8002c2e:	461a      	mov	r2, r3
 8002c30:	e00c      	b.n	8002c4c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	699b      	ldr	r3, [r3, #24]
 8002c38:	43da      	mvns	r2, r3
 8002c3a:	68bb      	ldr	r3, [r7, #8]
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	b29b      	uxth	r3, r3
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	bf0c      	ite	eq
 8002c44:	2301      	moveq	r3, #1
 8002c46:	2300      	movne	r3, #0
 8002c48:	b2db      	uxtb	r3, r3
 8002c4a:	461a      	mov	r2, r3
 8002c4c:	79fb      	ldrb	r3, [r7, #7]
 8002c4e:	429a      	cmp	r2, r3
 8002c50:	d093      	beq.n	8002b7a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002c52:	2300      	movs	r3, #0
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	3710      	adds	r7, #16
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd80      	pop	{r7, pc}

08002c5c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b084      	sub	sp, #16
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	60f8      	str	r0, [r7, #12]
 8002c64:	60b9      	str	r1, [r7, #8]
 8002c66:	607a      	str	r2, [r7, #4]
 8002c68:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002c6a:	e071      	b.n	8002d50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	695b      	ldr	r3, [r3, #20]
 8002c72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c7a:	d123      	bne.n	8002cc4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c8a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002c94:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	2200      	movs	r2, #0
 8002c9a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	2220      	movs	r2, #32
 8002ca0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cb0:	f043 0204 	orr.w	r2, r3, #4
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	2200      	movs	r2, #0
 8002cbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	e067      	b.n	8002d94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002cca:	d041      	beq.n	8002d50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ccc:	f7fe fe26 	bl	800191c <HAL_GetTick>
 8002cd0:	4602      	mov	r2, r0
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	1ad3      	subs	r3, r2, r3
 8002cd6:	687a      	ldr	r2, [r7, #4]
 8002cd8:	429a      	cmp	r2, r3
 8002cda:	d302      	bcc.n	8002ce2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d136      	bne.n	8002d50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	0c1b      	lsrs	r3, r3, #16
 8002ce6:	b2db      	uxtb	r3, r3
 8002ce8:	2b01      	cmp	r3, #1
 8002cea:	d10c      	bne.n	8002d06 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	695b      	ldr	r3, [r3, #20]
 8002cf2:	43da      	mvns	r2, r3
 8002cf4:	68bb      	ldr	r3, [r7, #8]
 8002cf6:	4013      	ands	r3, r2
 8002cf8:	b29b      	uxth	r3, r3
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	bf14      	ite	ne
 8002cfe:	2301      	movne	r3, #1
 8002d00:	2300      	moveq	r3, #0
 8002d02:	b2db      	uxtb	r3, r3
 8002d04:	e00b      	b.n	8002d1e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	699b      	ldr	r3, [r3, #24]
 8002d0c:	43da      	mvns	r2, r3
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	4013      	ands	r3, r2
 8002d12:	b29b      	uxth	r3, r3
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	bf14      	ite	ne
 8002d18:	2301      	movne	r3, #1
 8002d1a:	2300      	moveq	r3, #0
 8002d1c:	b2db      	uxtb	r3, r3
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d016      	beq.n	8002d50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	2200      	movs	r2, #0
 8002d26:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	2220      	movs	r2, #32
 8002d2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	2200      	movs	r2, #0
 8002d34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d3c:	f043 0220 	orr.w	r2, r3, #32
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	2200      	movs	r2, #0
 8002d48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	e021      	b.n	8002d94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	0c1b      	lsrs	r3, r3, #16
 8002d54:	b2db      	uxtb	r3, r3
 8002d56:	2b01      	cmp	r3, #1
 8002d58:	d10c      	bne.n	8002d74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	695b      	ldr	r3, [r3, #20]
 8002d60:	43da      	mvns	r2, r3
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	4013      	ands	r3, r2
 8002d66:	b29b      	uxth	r3, r3
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	bf14      	ite	ne
 8002d6c:	2301      	movne	r3, #1
 8002d6e:	2300      	moveq	r3, #0
 8002d70:	b2db      	uxtb	r3, r3
 8002d72:	e00b      	b.n	8002d8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	699b      	ldr	r3, [r3, #24]
 8002d7a:	43da      	mvns	r2, r3
 8002d7c:	68bb      	ldr	r3, [r7, #8]
 8002d7e:	4013      	ands	r3, r2
 8002d80:	b29b      	uxth	r3, r3
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	bf14      	ite	ne
 8002d86:	2301      	movne	r3, #1
 8002d88:	2300      	moveq	r3, #0
 8002d8a:	b2db      	uxtb	r3, r3
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	f47f af6d 	bne.w	8002c6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002d92:	2300      	movs	r3, #0
}
 8002d94:	4618      	mov	r0, r3
 8002d96:	3710      	adds	r7, #16
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bd80      	pop	{r7, pc}

08002d9c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b084      	sub	sp, #16
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	60f8      	str	r0, [r7, #12]
 8002da4:	60b9      	str	r1, [r7, #8]
 8002da6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002da8:	e034      	b.n	8002e14 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002daa:	68f8      	ldr	r0, [r7, #12]
 8002dac:	f000 f886 	bl	8002ebc <I2C_IsAcknowledgeFailed>
 8002db0:	4603      	mov	r3, r0
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d001      	beq.n	8002dba <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	e034      	b.n	8002e24 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002dc0:	d028      	beq.n	8002e14 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dc2:	f7fe fdab 	bl	800191c <HAL_GetTick>
 8002dc6:	4602      	mov	r2, r0
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	1ad3      	subs	r3, r2, r3
 8002dcc:	68ba      	ldr	r2, [r7, #8]
 8002dce:	429a      	cmp	r2, r3
 8002dd0:	d302      	bcc.n	8002dd8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002dd2:	68bb      	ldr	r3, [r7, #8]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d11d      	bne.n	8002e14 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	695b      	ldr	r3, [r3, #20]
 8002dde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002de2:	2b80      	cmp	r3, #128	@ 0x80
 8002de4:	d016      	beq.n	8002e14 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	2200      	movs	r2, #0
 8002dea:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	2220      	movs	r2, #32
 8002df0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	2200      	movs	r2, #0
 8002df8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e00:	f043 0220 	orr.w	r2, r3, #32
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002e10:	2301      	movs	r3, #1
 8002e12:	e007      	b.n	8002e24 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	695b      	ldr	r3, [r3, #20]
 8002e1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e1e:	2b80      	cmp	r3, #128	@ 0x80
 8002e20:	d1c3      	bne.n	8002daa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002e22:	2300      	movs	r3, #0
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	3710      	adds	r7, #16
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}

08002e2c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b084      	sub	sp, #16
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	60f8      	str	r0, [r7, #12]
 8002e34:	60b9      	str	r1, [r7, #8]
 8002e36:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002e38:	e034      	b.n	8002ea4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002e3a:	68f8      	ldr	r0, [r7, #12]
 8002e3c:	f000 f83e 	bl	8002ebc <I2C_IsAcknowledgeFailed>
 8002e40:	4603      	mov	r3, r0
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d001      	beq.n	8002e4a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e034      	b.n	8002eb4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e4a:	68bb      	ldr	r3, [r7, #8]
 8002e4c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002e50:	d028      	beq.n	8002ea4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e52:	f7fe fd63 	bl	800191c <HAL_GetTick>
 8002e56:	4602      	mov	r2, r0
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	1ad3      	subs	r3, r2, r3
 8002e5c:	68ba      	ldr	r2, [r7, #8]
 8002e5e:	429a      	cmp	r2, r3
 8002e60:	d302      	bcc.n	8002e68 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002e62:	68bb      	ldr	r3, [r7, #8]
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d11d      	bne.n	8002ea4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	695b      	ldr	r3, [r3, #20]
 8002e6e:	f003 0304 	and.w	r3, r3, #4
 8002e72:	2b04      	cmp	r3, #4
 8002e74:	d016      	beq.n	8002ea4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2220      	movs	r2, #32
 8002e80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2200      	movs	r2, #0
 8002e88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e90:	f043 0220 	orr.w	r2, r3, #32
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	e007      	b.n	8002eb4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	695b      	ldr	r3, [r3, #20]
 8002eaa:	f003 0304 	and.w	r3, r3, #4
 8002eae:	2b04      	cmp	r3, #4
 8002eb0:	d1c3      	bne.n	8002e3a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002eb2:	2300      	movs	r3, #0
}
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	3710      	adds	r7, #16
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bd80      	pop	{r7, pc}

08002ebc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b083      	sub	sp, #12
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	695b      	ldr	r3, [r3, #20]
 8002eca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ece:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ed2:	d11b      	bne.n	8002f0c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002edc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2220      	movs	r2, #32
 8002ee8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2200      	movs	r2, #0
 8002ef0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef8:	f043 0204 	orr.w	r2, r3, #4
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2200      	movs	r2, #0
 8002f04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002f08:	2301      	movs	r3, #1
 8002f0a:	e000      	b.n	8002f0e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002f0c:	2300      	movs	r3, #0
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	370c      	adds	r7, #12
 8002f12:	46bd      	mov	sp, r7
 8002f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f18:	4770      	bx	lr
	...

08002f1c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b088      	sub	sp, #32
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d101      	bne.n	8002f2e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	e0e1      	b.n	80030f2 <HAL_I2S_Init+0x1d6>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f34:	b2db      	uxtb	r3, r3
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d109      	bne.n	8002f4e <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	4a6d      	ldr	r2, [pc, #436]	@ (80030fc <HAL_I2S_Init+0x1e0>)
 8002f46:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8002f48:	6878      	ldr	r0, [r7, #4]
 8002f4a:	f7fe f829 	bl	8000fa0 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2202      	movs	r2, #2
 8002f52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	69db      	ldr	r3, [r3, #28]
 8002f5c:	687a      	ldr	r2, [r7, #4]
 8002f5e:	6812      	ldr	r2, [r2, #0]
 8002f60:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002f64:	f023 030f 	bic.w	r3, r3, #15
 8002f68:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	2202      	movs	r2, #2
 8002f70:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	695b      	ldr	r3, [r3, #20]
 8002f76:	2b02      	cmp	r3, #2
 8002f78:	d06f      	beq.n	800305a <HAL_I2S_Init+0x13e>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	68db      	ldr	r3, [r3, #12]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d102      	bne.n	8002f88 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8002f82:	2310      	movs	r3, #16
 8002f84:	617b      	str	r3, [r7, #20]
 8002f86:	e001      	b.n	8002f8c <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8002f88:	2320      	movs	r3, #32
 8002f8a:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	2b20      	cmp	r3, #32
 8002f92:	d802      	bhi.n	8002f9a <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	005b      	lsls	r3, r3, #1
 8002f98:	617b      	str	r3, [r7, #20]
    }

    /* Get the source clock value **********************************************/
#if defined(I2S_APB1_APB2_FEATURE)
    if (IS_I2S_APB1_INSTANCE(hi2s->Instance))
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a58      	ldr	r2, [pc, #352]	@ (8003100 <HAL_I2S_Init+0x1e4>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d004      	beq.n	8002fae <HAL_I2S_Init+0x92>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a56      	ldr	r2, [pc, #344]	@ (8003104 <HAL_I2S_Init+0x1e8>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d104      	bne.n	8002fb8 <HAL_I2S_Init+0x9c>
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB1);
 8002fae:	2001      	movs	r0, #1
 8002fb0:	f001 f808 	bl	8003fc4 <HAL_RCCEx_GetPeriphCLKFreq>
 8002fb4:	60f8      	str	r0, [r7, #12]
 8002fb6:	e003      	b.n	8002fc0 <HAL_I2S_Init+0xa4>
    }
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
 8002fb8:	2002      	movs	r0, #2
 8002fba:	f001 f803 	bl	8003fc4 <HAL_RCCEx_GetPeriphCLKFreq>
 8002fbe:	60f8      	str	r0, [r7, #12]
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	691b      	ldr	r3, [r3, #16]
 8002fc4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002fc8:	d125      	bne.n	8003016 <HAL_I2S_Init+0xfa>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	68db      	ldr	r3, [r3, #12]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d010      	beq.n	8002ff4 <HAL_I2S_Init+0xd8>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002fd2:	697b      	ldr	r3, [r7, #20]
 8002fd4:	009b      	lsls	r3, r3, #2
 8002fd6:	68fa      	ldr	r2, [r7, #12]
 8002fd8:	fbb2 f2f3 	udiv	r2, r2, r3
 8002fdc:	4613      	mov	r3, r2
 8002fde:	009b      	lsls	r3, r3, #2
 8002fe0:	4413      	add	r3, r2
 8002fe2:	005b      	lsls	r3, r3, #1
 8002fe4:	461a      	mov	r2, r3
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	695b      	ldr	r3, [r3, #20]
 8002fea:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fee:	3305      	adds	r3, #5
 8002ff0:	613b      	str	r3, [r7, #16]
 8002ff2:	e01f      	b.n	8003034 <HAL_I2S_Init+0x118>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	00db      	lsls	r3, r3, #3
 8002ff8:	68fa      	ldr	r2, [r7, #12]
 8002ffa:	fbb2 f2f3 	udiv	r2, r2, r3
 8002ffe:	4613      	mov	r3, r2
 8003000:	009b      	lsls	r3, r3, #2
 8003002:	4413      	add	r3, r2
 8003004:	005b      	lsls	r3, r3, #1
 8003006:	461a      	mov	r2, r3
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	695b      	ldr	r3, [r3, #20]
 800300c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003010:	3305      	adds	r3, #5
 8003012:	613b      	str	r3, [r7, #16]
 8003014:	e00e      	b.n	8003034 <HAL_I2S_Init+0x118>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003016:	68fa      	ldr	r2, [r7, #12]
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	fbb2 f2f3 	udiv	r2, r2, r3
 800301e:	4613      	mov	r3, r2
 8003020:	009b      	lsls	r3, r3, #2
 8003022:	4413      	add	r3, r2
 8003024:	005b      	lsls	r3, r3, #1
 8003026:	461a      	mov	r2, r3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	695b      	ldr	r3, [r3, #20]
 800302c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003030:	3305      	adds	r3, #5
 8003032:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	4a34      	ldr	r2, [pc, #208]	@ (8003108 <HAL_I2S_Init+0x1ec>)
 8003038:	fba2 2303 	umull	r2, r3, r2, r3
 800303c:	08db      	lsrs	r3, r3, #3
 800303e:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003040:	693b      	ldr	r3, [r7, #16]
 8003042:	f003 0301 	and.w	r3, r3, #1
 8003046:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003048:	693a      	ldr	r2, [r7, #16]
 800304a:	69bb      	ldr	r3, [r7, #24]
 800304c:	1ad3      	subs	r3, r2, r3
 800304e:	085b      	lsrs	r3, r3, #1
 8003050:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003052:	69bb      	ldr	r3, [r7, #24]
 8003054:	021b      	lsls	r3, r3, #8
 8003056:	61bb      	str	r3, [r7, #24]
 8003058:	e003      	b.n	8003062 <HAL_I2S_Init+0x146>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800305a:	2302      	movs	r3, #2
 800305c:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800305e:	2300      	movs	r3, #0
 8003060:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003062:	69fb      	ldr	r3, [r7, #28]
 8003064:	2b01      	cmp	r3, #1
 8003066:	d902      	bls.n	800306e <HAL_I2S_Init+0x152>
 8003068:	69fb      	ldr	r3, [r7, #28]
 800306a:	2bff      	cmp	r3, #255	@ 0xff
 800306c:	d907      	bls.n	800307e <HAL_I2S_Init+0x162>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003072:	f043 0210 	orr.w	r2, r3, #16
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 800307a:	2301      	movs	r3, #1
 800307c:	e039      	b.n	80030f2 <HAL_I2S_Init+0x1d6>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	691a      	ldr	r2, [r3, #16]
 8003082:	69bb      	ldr	r3, [r7, #24]
 8003084:	ea42 0103 	orr.w	r1, r2, r3
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	69fa      	ldr	r2, [r7, #28]
 800308e:	430a      	orrs	r2, r1
 8003090:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	69db      	ldr	r3, [r3, #28]
 8003098:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800309c:	f023 030f 	bic.w	r3, r3, #15
 80030a0:	687a      	ldr	r2, [r7, #4]
 80030a2:	6851      	ldr	r1, [r2, #4]
 80030a4:	687a      	ldr	r2, [r7, #4]
 80030a6:	6892      	ldr	r2, [r2, #8]
 80030a8:	4311      	orrs	r1, r2
 80030aa:	687a      	ldr	r2, [r7, #4]
 80030ac:	68d2      	ldr	r2, [r2, #12]
 80030ae:	4311      	orrs	r1, r2
 80030b0:	687a      	ldr	r2, [r7, #4]
 80030b2:	6992      	ldr	r2, [r2, #24]
 80030b4:	430a      	orrs	r2, r1
 80030b6:	431a      	orrs	r2, r3
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80030c0:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	689b      	ldr	r3, [r3, #8]
 80030c6:	2b30      	cmp	r3, #48	@ 0x30
 80030c8:	d003      	beq.n	80030d2 <HAL_I2S_Init+0x1b6>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	689b      	ldr	r3, [r3, #8]
 80030ce:	2bb0      	cmp	r3, #176	@ 0xb0
 80030d0:	d107      	bne.n	80030e2 <HAL_I2S_Init+0x1c6>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	69da      	ldr	r2, [r3, #28]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80030e0:	61da      	str	r2, [r3, #28]
    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2200      	movs	r2, #0
 80030e6:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2201      	movs	r2, #1
 80030ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 80030f0:	2300      	movs	r3, #0
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	3720      	adds	r7, #32
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	080035c3 	.word	0x080035c3
 8003100:	40003800 	.word	0x40003800
 8003104:	40003c00 	.word	0x40003c00
 8003108:	cccccccd 	.word	0xcccccccd

0800310c <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b086      	sub	sp, #24
 8003110:	af00      	add	r7, sp, #0
 8003112:	60f8      	str	r0, [r7, #12]
 8003114:	60b9      	str	r1, [r7, #8]
 8003116:	4613      	mov	r3, r2
 8003118:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 800311a:	68bb      	ldr	r3, [r7, #8]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d002      	beq.n	8003126 <HAL_I2S_Transmit_DMA+0x1a>
 8003120:	88fb      	ldrh	r3, [r7, #6]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d101      	bne.n	800312a <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 8003126:	2301      	movs	r3, #1
 8003128:	e08a      	b.n	8003240 <HAL_I2S_Transmit_DMA+0x134>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003130:	b2db      	uxtb	r3, r3
 8003132:	2b01      	cmp	r3, #1
 8003134:	d001      	beq.n	800313a <HAL_I2S_Transmit_DMA+0x2e>
  {
    return HAL_BUSY;
 8003136:	2302      	movs	r3, #2
 8003138:	e082      	b.n	8003240 <HAL_I2S_Transmit_DMA+0x134>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003140:	b2db      	uxtb	r3, r3
 8003142:	2b01      	cmp	r3, #1
 8003144:	d101      	bne.n	800314a <HAL_I2S_Transmit_DMA+0x3e>
 8003146:	2302      	movs	r3, #2
 8003148:	e07a      	b.n	8003240 <HAL_I2S_Transmit_DMA+0x134>
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	2201      	movs	r2, #1
 800314e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	2203      	movs	r2, #3
 8003156:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	2200      	movs	r2, #0
 800315e:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	68ba      	ldr	r2, [r7, #8]
 8003164:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	69db      	ldr	r3, [r3, #28]
 800316c:	f003 0307 	and.w	r3, r3, #7
 8003170:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8003172:	697b      	ldr	r3, [r7, #20]
 8003174:	2b03      	cmp	r3, #3
 8003176:	d002      	beq.n	800317e <HAL_I2S_Transmit_DMA+0x72>
 8003178:	697b      	ldr	r3, [r7, #20]
 800317a:	2b05      	cmp	r3, #5
 800317c:	d10a      	bne.n	8003194 <HAL_I2S_Transmit_DMA+0x88>
  {
    hi2s->TxXferSize = (Size << 1U);
 800317e:	88fb      	ldrh	r3, [r7, #6]
 8003180:	005b      	lsls	r3, r3, #1
 8003182:	b29a      	uxth	r2, r3
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 8003188:	88fb      	ldrh	r3, [r7, #6]
 800318a:	005b      	lsls	r3, r3, #1
 800318c:	b29a      	uxth	r2, r3
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003192:	e005      	b.n	80031a0 <HAL_I2S_Transmit_DMA+0x94>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	88fa      	ldrh	r2, [r7, #6]
 8003198:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	88fa      	ldrh	r2, [r7, #6]
 800319e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031a4:	4a28      	ldr	r2, [pc, #160]	@ (8003248 <HAL_I2S_Transmit_DMA+0x13c>)
 80031a6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031ac:	4a27      	ldr	r2, [pc, #156]	@ (800324c <HAL_I2S_Transmit_DMA+0x140>)
 80031ae:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031b4:	4a26      	ldr	r2, [pc, #152]	@ (8003250 <HAL_I2S_Transmit_DMA+0x144>)
 80031b6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	6b98      	ldr	r0, [r3, #56]	@ 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80031c0:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80031c8:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031ce:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80031d0:	f7fe fd64 	bl	8001c9c <HAL_DMA_Start_IT>
 80031d4:	4603      	mov	r3, r0
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d00f      	beq.n	80031fa <HAL_I2S_Transmit_DMA+0xee>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031de:	f043 0208 	orr.w	r2, r3, #8
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	2201      	movs	r2, #1
 80031ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	2200      	movs	r2, #0
 80031f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	e022      	b.n	8003240 <HAL_I2S_Transmit_DMA+0x134>
  }

  __HAL_UNLOCK(hi2s);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	2200      	movs	r2, #0
 80031fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	f003 0302 	and.w	r3, r3, #2
 800320c:	2b00      	cmp	r3, #0
 800320e:	d107      	bne.n	8003220 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	685a      	ldr	r2, [r3, #4]
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f042 0202 	orr.w	r2, r2, #2
 800321e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	69db      	ldr	r3, [r3, #28]
 8003226:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800322a:	2b00      	cmp	r3, #0
 800322c:	d107      	bne.n	800323e <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	69da      	ldr	r2, [r3, #28]
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800323c:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 800323e:	2300      	movs	r3, #0
}
 8003240:	4618      	mov	r0, r3
 8003242:	3718      	adds	r7, #24
 8003244:	46bd      	mov	sp, r7
 8003246:	bd80      	pop	{r7, pc}
 8003248:	08003443 	.word	0x08003443
 800324c:	08003401 	.word	0x08003401
 8003250:	080034bd 	.word	0x080034bd

08003254 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b086      	sub	sp, #24
 8003258:	af00      	add	r7, sp, #0
 800325a:	60f8      	str	r0, [r7, #12]
 800325c:	60b9      	str	r1, [r7, #8]
 800325e:	4613      	mov	r3, r2
 8003260:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d002      	beq.n	800326e <HAL_I2S_Receive_DMA+0x1a>
 8003268:	88fb      	ldrh	r3, [r7, #6]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d101      	bne.n	8003272 <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	e09d      	b.n	80033ae <HAL_I2S_Receive_DMA+0x15a>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003278:	b2db      	uxtb	r3, r3
 800327a:	2b01      	cmp	r3, #1
 800327c:	d001      	beq.n	8003282 <HAL_I2S_Receive_DMA+0x2e>
  {
    return HAL_BUSY;
 800327e:	2302      	movs	r3, #2
 8003280:	e095      	b.n	80033ae <HAL_I2S_Receive_DMA+0x15a>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003288:	b2db      	uxtb	r3, r3
 800328a:	2b01      	cmp	r3, #1
 800328c:	d101      	bne.n	8003292 <HAL_I2S_Receive_DMA+0x3e>
 800328e:	2302      	movs	r3, #2
 8003290:	e08d      	b.n	80033ae <HAL_I2S_Receive_DMA+0x15a>
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	2201      	movs	r2, #1
 8003296:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	2204      	movs	r2, #4
 800329e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	2200      	movs	r2, #0
 80032a6:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pRxBuffPtr = pData;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	68ba      	ldr	r2, [r7, #8]
 80032ac:	62da      	str	r2, [r3, #44]	@ 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	69db      	ldr	r3, [r3, #28]
 80032b4:	f003 0307 	and.w	r3, r3, #7
 80032b8:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	2b03      	cmp	r3, #3
 80032be:	d002      	beq.n	80032c6 <HAL_I2S_Receive_DMA+0x72>
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	2b05      	cmp	r3, #5
 80032c4:	d10a      	bne.n	80032dc <HAL_I2S_Receive_DMA+0x88>
  {
    hi2s->RxXferSize = (Size << 1U);
 80032c6:	88fb      	ldrh	r3, [r7, #6]
 80032c8:	005b      	lsls	r3, r3, #1
 80032ca:	b29a      	uxth	r2, r3
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = (Size << 1U);
 80032d0:	88fb      	ldrh	r3, [r7, #6]
 80032d2:	005b      	lsls	r3, r3, #1
 80032d4:	b29a      	uxth	r2, r3
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	865a      	strh	r2, [r3, #50]	@ 0x32
 80032da:	e005      	b.n	80032e8 <HAL_I2S_Receive_DMA+0x94>
  }
  else
  {
    hi2s->RxXferSize = Size;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	88fa      	ldrh	r2, [r7, #6]
 80032e0:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = Size;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	88fa      	ldrh	r2, [r7, #6]
 80032e6:	865a      	strh	r2, [r3, #50]	@ 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032ec:	4a32      	ldr	r2, [pc, #200]	@ (80033b8 <HAL_I2S_Receive_DMA+0x164>)
 80032ee:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032f4:	4a31      	ldr	r2, [pc, #196]	@ (80033bc <HAL_I2S_Receive_DMA+0x168>)
 80032f6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032fc:	4a30      	ldr	r2, [pc, #192]	@ (80033c0 <HAL_I2S_Receive_DMA+0x16c>)
 80032fe:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	69db      	ldr	r3, [r3, #28]
 8003306:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800330a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800330e:	d10a      	bne.n	8003326 <HAL_I2S_Receive_DMA+0xd2>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003310:	2300      	movs	r3, #0
 8003312:	613b      	str	r3, [r7, #16]
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	68db      	ldr	r3, [r3, #12]
 800331a:	613b      	str	r3, [r7, #16]
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	613b      	str	r3, [r7, #16]
 8003324:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	330c      	adds	r3, #12
 8003330:	4619      	mov	r1, r3
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003336:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 800333c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 800333e:	f7fe fcad 	bl	8001c9c <HAL_DMA_Start_IT>
 8003342:	4603      	mov	r3, r0
 8003344:	2b00      	cmp	r3, #0
 8003346:	d00f      	beq.n	8003368 <HAL_I2S_Receive_DMA+0x114>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800334c:	f043 0208 	orr.w	r2, r3, #8
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	2201      	movs	r2, #1
 8003358:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	2200      	movs	r2, #0
 8003360:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	e022      	b.n	80033ae <HAL_I2S_Receive_DMA+0x15a>
  }

  __HAL_UNLOCK(hi2s);
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2200      	movs	r2, #0
 800336c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	f003 0301 	and.w	r3, r3, #1
 800337a:	2b00      	cmp	r3, #0
 800337c:	d107      	bne.n	800338e <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	685a      	ldr	r2, [r3, #4]
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f042 0201 	orr.w	r2, r2, #1
 800338c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	69db      	ldr	r3, [r3, #28]
 8003394:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003398:	2b00      	cmp	r3, #0
 800339a:	d107      	bne.n	80033ac <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	69da      	ldr	r2, [r3, #28]
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80033aa:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 80033ac:	2300      	movs	r3, #0
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	3718      	adds	r7, #24
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}
 80033b6:	bf00      	nop
 80033b8:	080034a1 	.word	0x080034a1
 80033bc:	0800345f 	.word	0x0800345f
 80033c0:	080034bd 	.word	0x080034bd

080033c4 <HAL_I2S_TxHalfCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b083      	sub	sp, #12
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxHalfCpltCallback could be implemented in the user file
   */
}
 80033cc:	bf00      	nop
 80033ce:	370c      	adds	r7, #12
 80033d0:	46bd      	mov	sp, r7
 80033d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d6:	4770      	bx	lr

080033d8 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80033d8:	b480      	push	{r7}
 80033da:	b083      	sub	sp, #12
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80033e0:	bf00      	nop
 80033e2:	370c      	adds	r7, #12
 80033e4:	46bd      	mov	sp, r7
 80033e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ea:	4770      	bx	lr

080033ec <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b083      	sub	sp, #12
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80033f4:	bf00      	nop
 80033f6:	370c      	adds	r7, #12
 80033f8:	46bd      	mov	sp, r7
 80033fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fe:	4770      	bx	lr

08003400 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b084      	sub	sp, #16
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800340c:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	69db      	ldr	r3, [r3, #28]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d10e      	bne.n	8003434 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	685a      	ldr	r2, [r3, #4]
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f022 0202 	bic.w	r2, r2, #2
 8003424:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	2200      	movs	r2, #0
 800342a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	2201      	movs	r2, #1
 8003430:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8003434:	68f8      	ldr	r0, [r7, #12]
 8003436:	f7ff ffcf 	bl	80033d8 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800343a:	bf00      	nop
 800343c:	3710      	adds	r7, #16
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}

08003442 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003442:	b580      	push	{r7, lr}
 8003444:	b084      	sub	sp, #16
 8003446:	af00      	add	r7, sp, #0
 8003448:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800344e:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8003450:	68f8      	ldr	r0, [r7, #12]
 8003452:	f7ff ffb7 	bl	80033c4 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003456:	bf00      	nop
 8003458:	3710      	adds	r7, #16
 800345a:	46bd      	mov	sp, r7
 800345c:	bd80      	pop	{r7, pc}

0800345e <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800345e:	b580      	push	{r7, lr}
 8003460:	b084      	sub	sp, #16
 8003462:	af00      	add	r7, sp, #0
 8003464:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800346a:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	69db      	ldr	r3, [r3, #28]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d10e      	bne.n	8003492 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	685a      	ldr	r2, [r3, #4]
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f022 0201 	bic.w	r2, r2, #1
 8003482:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	2200      	movs	r2, #0
 8003488:	865a      	strh	r2, [r3, #50]	@ 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	2201      	movs	r2, #1
 800348e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 8003492:	68f8      	ldr	r0, [r7, #12]
 8003494:	f7fd fbc8 	bl	8000c28 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003498:	bf00      	nop
 800349a:	3710      	adds	r7, #16
 800349c:	46bd      	mov	sp, r7
 800349e:	bd80      	pop	{r7, pc}

080034a0 <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b084      	sub	sp, #16
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034ac:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 80034ae:	68f8      	ldr	r0, [r7, #12]
 80034b0:	f7fd fb9a 	bl	8000be8 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80034b4:	bf00      	nop
 80034b6:	3710      	adds	r7, #16
 80034b8:	46bd      	mov	sp, r7
 80034ba:	bd80      	pop	{r7, pc}

080034bc <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b084      	sub	sp, #16
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034c8:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	685a      	ldr	r2, [r3, #4]
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f022 0203 	bic.w	r2, r2, #3
 80034d8:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	2200      	movs	r2, #0
 80034de:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	2200      	movs	r2, #0
 80034e4:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	2201      	movs	r2, #1
 80034ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034f2:	f043 0208 	orr.w	r2, r3, #8
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 80034fa:	68f8      	ldr	r0, [r7, #12]
 80034fc:	f7ff ff76 	bl	80033ec <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003500:	bf00      	nop
 8003502:	3710      	adds	r7, #16
 8003504:	46bd      	mov	sp, r7
 8003506:	bd80      	pop	{r7, pc}

08003508 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b082      	sub	sp, #8
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003514:	881a      	ldrh	r2, [r3, #0]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003520:	1c9a      	adds	r2, r3, #2
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800352a:	b29b      	uxth	r3, r3
 800352c:	3b01      	subs	r3, #1
 800352e:	b29a      	uxth	r2, r3
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003538:	b29b      	uxth	r3, r3
 800353a:	2b00      	cmp	r3, #0
 800353c:	d10e      	bne.n	800355c <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	685a      	ldr	r2, [r3, #4]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800354c:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2201      	movs	r2, #1
 8003552:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003556:	6878      	ldr	r0, [r7, #4]
 8003558:	f7ff ff3e 	bl	80033d8 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800355c:	bf00      	nop
 800355e:	3708      	adds	r7, #8
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}

08003564 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b082      	sub	sp, #8
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	68da      	ldr	r2, [r3, #12]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003576:	b292      	uxth	r2, r2
 8003578:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800357e:	1c9a      	adds	r2, r3, #2
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003588:	b29b      	uxth	r3, r3
 800358a:	3b01      	subs	r3, #1
 800358c:	b29a      	uxth	r2, r3
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003596:	b29b      	uxth	r3, r3
 8003598:	2b00      	cmp	r3, #0
 800359a:	d10e      	bne.n	80035ba <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	685a      	ldr	r2, [r3, #4]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80035aa:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2201      	movs	r2, #1
 80035b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80035b4:	6878      	ldr	r0, [r7, #4]
 80035b6:	f7fd fb37 	bl	8000c28 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80035ba:	bf00      	nop
 80035bc:	3708      	adds	r7, #8
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}

080035c2 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80035c2:	b580      	push	{r7, lr}
 80035c4:	b086      	sub	sp, #24
 80035c6:	af00      	add	r7, sp, #0
 80035c8:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	689b      	ldr	r3, [r3, #8]
 80035d0:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035d8:	b2db      	uxtb	r3, r3
 80035da:	2b04      	cmp	r3, #4
 80035dc:	d13a      	bne.n	8003654 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	f003 0301 	and.w	r3, r3, #1
 80035e4:	2b01      	cmp	r3, #1
 80035e6:	d109      	bne.n	80035fc <I2S_IRQHandler+0x3a>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035f2:	2b40      	cmp	r3, #64	@ 0x40
 80035f4:	d102      	bne.n	80035fc <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80035f6:	6878      	ldr	r0, [r7, #4]
 80035f8:	f7ff ffb4 	bl	8003564 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80035fc:	697b      	ldr	r3, [r7, #20]
 80035fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003602:	2b40      	cmp	r3, #64	@ 0x40
 8003604:	d126      	bne.n	8003654 <I2S_IRQHandler+0x92>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	f003 0320 	and.w	r3, r3, #32
 8003610:	2b20      	cmp	r3, #32
 8003612:	d11f      	bne.n	8003654 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	685a      	ldr	r2, [r3, #4]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003622:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003624:	2300      	movs	r3, #0
 8003626:	613b      	str	r3, [r7, #16]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	68db      	ldr	r3, [r3, #12]
 800362e:	613b      	str	r3, [r7, #16]
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	613b      	str	r3, [r7, #16]
 8003638:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2201      	movs	r2, #1
 800363e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003646:	f043 0202 	orr.w	r2, r3, #2
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800364e:	6878      	ldr	r0, [r7, #4]
 8003650:	f7ff fecc 	bl	80033ec <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800365a:	b2db      	uxtb	r3, r3
 800365c:	2b03      	cmp	r3, #3
 800365e:	d136      	bne.n	80036ce <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003660:	697b      	ldr	r3, [r7, #20]
 8003662:	f003 0302 	and.w	r3, r3, #2
 8003666:	2b02      	cmp	r3, #2
 8003668:	d109      	bne.n	800367e <I2S_IRQHandler+0xbc>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003674:	2b80      	cmp	r3, #128	@ 0x80
 8003676:	d102      	bne.n	800367e <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003678:	6878      	ldr	r0, [r7, #4]
 800367a:	f7ff ff45 	bl	8003508 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800367e:	697b      	ldr	r3, [r7, #20]
 8003680:	f003 0308 	and.w	r3, r3, #8
 8003684:	2b08      	cmp	r3, #8
 8003686:	d122      	bne.n	80036ce <I2S_IRQHandler+0x10c>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	f003 0320 	and.w	r3, r3, #32
 8003692:	2b20      	cmp	r3, #32
 8003694:	d11b      	bne.n	80036ce <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	685a      	ldr	r2, [r3, #4]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80036a4:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80036a6:	2300      	movs	r3, #0
 80036a8:	60fb      	str	r3, [r7, #12]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	689b      	ldr	r3, [r3, #8]
 80036b0:	60fb      	str	r3, [r7, #12]
 80036b2:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2201      	movs	r2, #1
 80036b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036c0:	f043 0204 	orr.w	r2, r3, #4
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80036c8:	6878      	ldr	r0, [r7, #4]
 80036ca:	f7ff fe8f 	bl	80033ec <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80036ce:	bf00      	nop
 80036d0:	3718      	adds	r7, #24
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}
	...

080036d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b084      	sub	sp, #16
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
 80036e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d101      	bne.n	80036ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036e8:	2301      	movs	r3, #1
 80036ea:	e0cc      	b.n	8003886 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80036ec:	4b68      	ldr	r3, [pc, #416]	@ (8003890 <HAL_RCC_ClockConfig+0x1b8>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 030f 	and.w	r3, r3, #15
 80036f4:	683a      	ldr	r2, [r7, #0]
 80036f6:	429a      	cmp	r2, r3
 80036f8:	d90c      	bls.n	8003714 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036fa:	4b65      	ldr	r3, [pc, #404]	@ (8003890 <HAL_RCC_ClockConfig+0x1b8>)
 80036fc:	683a      	ldr	r2, [r7, #0]
 80036fe:	b2d2      	uxtb	r2, r2
 8003700:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003702:	4b63      	ldr	r3, [pc, #396]	@ (8003890 <HAL_RCC_ClockConfig+0x1b8>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f003 030f 	and.w	r3, r3, #15
 800370a:	683a      	ldr	r2, [r7, #0]
 800370c:	429a      	cmp	r2, r3
 800370e:	d001      	beq.n	8003714 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	e0b8      	b.n	8003886 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f003 0302 	and.w	r3, r3, #2
 800371c:	2b00      	cmp	r3, #0
 800371e:	d020      	beq.n	8003762 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f003 0304 	and.w	r3, r3, #4
 8003728:	2b00      	cmp	r3, #0
 800372a:	d005      	beq.n	8003738 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800372c:	4b59      	ldr	r3, [pc, #356]	@ (8003894 <HAL_RCC_ClockConfig+0x1bc>)
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	4a58      	ldr	r2, [pc, #352]	@ (8003894 <HAL_RCC_ClockConfig+0x1bc>)
 8003732:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003736:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f003 0308 	and.w	r3, r3, #8
 8003740:	2b00      	cmp	r3, #0
 8003742:	d005      	beq.n	8003750 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003744:	4b53      	ldr	r3, [pc, #332]	@ (8003894 <HAL_RCC_ClockConfig+0x1bc>)
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	4a52      	ldr	r2, [pc, #328]	@ (8003894 <HAL_RCC_ClockConfig+0x1bc>)
 800374a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800374e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003750:	4b50      	ldr	r3, [pc, #320]	@ (8003894 <HAL_RCC_ClockConfig+0x1bc>)
 8003752:	689b      	ldr	r3, [r3, #8]
 8003754:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	689b      	ldr	r3, [r3, #8]
 800375c:	494d      	ldr	r1, [pc, #308]	@ (8003894 <HAL_RCC_ClockConfig+0x1bc>)
 800375e:	4313      	orrs	r3, r2
 8003760:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 0301 	and.w	r3, r3, #1
 800376a:	2b00      	cmp	r3, #0
 800376c:	d044      	beq.n	80037f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	2b01      	cmp	r3, #1
 8003774:	d107      	bne.n	8003786 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003776:	4b47      	ldr	r3, [pc, #284]	@ (8003894 <HAL_RCC_ClockConfig+0x1bc>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800377e:	2b00      	cmp	r3, #0
 8003780:	d119      	bne.n	80037b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003782:	2301      	movs	r3, #1
 8003784:	e07f      	b.n	8003886 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	2b02      	cmp	r3, #2
 800378c:	d003      	beq.n	8003796 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003792:	2b03      	cmp	r3, #3
 8003794:	d107      	bne.n	80037a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003796:	4b3f      	ldr	r3, [pc, #252]	@ (8003894 <HAL_RCC_ClockConfig+0x1bc>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d109      	bne.n	80037b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	e06f      	b.n	8003886 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037a6:	4b3b      	ldr	r3, [pc, #236]	@ (8003894 <HAL_RCC_ClockConfig+0x1bc>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f003 0302 	and.w	r3, r3, #2
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d101      	bne.n	80037b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	e067      	b.n	8003886 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80037b6:	4b37      	ldr	r3, [pc, #220]	@ (8003894 <HAL_RCC_ClockConfig+0x1bc>)
 80037b8:	689b      	ldr	r3, [r3, #8]
 80037ba:	f023 0203 	bic.w	r2, r3, #3
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	4934      	ldr	r1, [pc, #208]	@ (8003894 <HAL_RCC_ClockConfig+0x1bc>)
 80037c4:	4313      	orrs	r3, r2
 80037c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80037c8:	f7fe f8a8 	bl	800191c <HAL_GetTick>
 80037cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037ce:	e00a      	b.n	80037e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037d0:	f7fe f8a4 	bl	800191c <HAL_GetTick>
 80037d4:	4602      	mov	r2, r0
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	1ad3      	subs	r3, r2, r3
 80037da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037de:	4293      	cmp	r3, r2
 80037e0:	d901      	bls.n	80037e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80037e2:	2303      	movs	r3, #3
 80037e4:	e04f      	b.n	8003886 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037e6:	4b2b      	ldr	r3, [pc, #172]	@ (8003894 <HAL_RCC_ClockConfig+0x1bc>)
 80037e8:	689b      	ldr	r3, [r3, #8]
 80037ea:	f003 020c 	and.w	r2, r3, #12
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	009b      	lsls	r3, r3, #2
 80037f4:	429a      	cmp	r2, r3
 80037f6:	d1eb      	bne.n	80037d0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80037f8:	4b25      	ldr	r3, [pc, #148]	@ (8003890 <HAL_RCC_ClockConfig+0x1b8>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f003 030f 	and.w	r3, r3, #15
 8003800:	683a      	ldr	r2, [r7, #0]
 8003802:	429a      	cmp	r2, r3
 8003804:	d20c      	bcs.n	8003820 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003806:	4b22      	ldr	r3, [pc, #136]	@ (8003890 <HAL_RCC_ClockConfig+0x1b8>)
 8003808:	683a      	ldr	r2, [r7, #0]
 800380a:	b2d2      	uxtb	r2, r2
 800380c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800380e:	4b20      	ldr	r3, [pc, #128]	@ (8003890 <HAL_RCC_ClockConfig+0x1b8>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f003 030f 	and.w	r3, r3, #15
 8003816:	683a      	ldr	r2, [r7, #0]
 8003818:	429a      	cmp	r2, r3
 800381a:	d001      	beq.n	8003820 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800381c:	2301      	movs	r3, #1
 800381e:	e032      	b.n	8003886 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f003 0304 	and.w	r3, r3, #4
 8003828:	2b00      	cmp	r3, #0
 800382a:	d008      	beq.n	800383e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800382c:	4b19      	ldr	r3, [pc, #100]	@ (8003894 <HAL_RCC_ClockConfig+0x1bc>)
 800382e:	689b      	ldr	r3, [r3, #8]
 8003830:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	68db      	ldr	r3, [r3, #12]
 8003838:	4916      	ldr	r1, [pc, #88]	@ (8003894 <HAL_RCC_ClockConfig+0x1bc>)
 800383a:	4313      	orrs	r3, r2
 800383c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f003 0308 	and.w	r3, r3, #8
 8003846:	2b00      	cmp	r3, #0
 8003848:	d009      	beq.n	800385e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800384a:	4b12      	ldr	r3, [pc, #72]	@ (8003894 <HAL_RCC_ClockConfig+0x1bc>)
 800384c:	689b      	ldr	r3, [r3, #8]
 800384e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	691b      	ldr	r3, [r3, #16]
 8003856:	00db      	lsls	r3, r3, #3
 8003858:	490e      	ldr	r1, [pc, #56]	@ (8003894 <HAL_RCC_ClockConfig+0x1bc>)
 800385a:	4313      	orrs	r3, r2
 800385c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800385e:	f000 fdfb 	bl	8004458 <HAL_RCC_GetSysClockFreq>
 8003862:	4602      	mov	r2, r0
 8003864:	4b0b      	ldr	r3, [pc, #44]	@ (8003894 <HAL_RCC_ClockConfig+0x1bc>)
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	091b      	lsrs	r3, r3, #4
 800386a:	f003 030f 	and.w	r3, r3, #15
 800386e:	490a      	ldr	r1, [pc, #40]	@ (8003898 <HAL_RCC_ClockConfig+0x1c0>)
 8003870:	5ccb      	ldrb	r3, [r1, r3]
 8003872:	fa22 f303 	lsr.w	r3, r2, r3
 8003876:	4a09      	ldr	r2, [pc, #36]	@ (800389c <HAL_RCC_ClockConfig+0x1c4>)
 8003878:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800387a:	4b09      	ldr	r3, [pc, #36]	@ (80038a0 <HAL_RCC_ClockConfig+0x1c8>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4618      	mov	r0, r3
 8003880:	f7fd fd82 	bl	8001388 <HAL_InitTick>

  return HAL_OK;
 8003884:	2300      	movs	r3, #0
}
 8003886:	4618      	mov	r0, r3
 8003888:	3710      	adds	r7, #16
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}
 800388e:	bf00      	nop
 8003890:	40023c00 	.word	0x40023c00
 8003894:	40023800 	.word	0x40023800
 8003898:	0800afe4 	.word	0x0800afe4
 800389c:	20000000 	.word	0x20000000
 80038a0:	20000004 	.word	0x20000004

080038a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80038a4:	b480      	push	{r7}
 80038a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80038a8:	4b03      	ldr	r3, [pc, #12]	@ (80038b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80038aa:	681b      	ldr	r3, [r3, #0]
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	46bd      	mov	sp, r7
 80038b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b4:	4770      	bx	lr
 80038b6:	bf00      	nop
 80038b8:	20000000 	.word	0x20000000

080038bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80038c0:	f7ff fff0 	bl	80038a4 <HAL_RCC_GetHCLKFreq>
 80038c4:	4602      	mov	r2, r0
 80038c6:	4b05      	ldr	r3, [pc, #20]	@ (80038dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80038c8:	689b      	ldr	r3, [r3, #8]
 80038ca:	0a9b      	lsrs	r3, r3, #10
 80038cc:	f003 0307 	and.w	r3, r3, #7
 80038d0:	4903      	ldr	r1, [pc, #12]	@ (80038e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80038d2:	5ccb      	ldrb	r3, [r1, r3]
 80038d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038d8:	4618      	mov	r0, r3
 80038da:	bd80      	pop	{r7, pc}
 80038dc:	40023800 	.word	0x40023800
 80038e0:	0800aff4 	.word	0x0800aff4

080038e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80038e8:	f7ff ffdc 	bl	80038a4 <HAL_RCC_GetHCLKFreq>
 80038ec:	4602      	mov	r2, r0
 80038ee:	4b05      	ldr	r3, [pc, #20]	@ (8003904 <HAL_RCC_GetPCLK2Freq+0x20>)
 80038f0:	689b      	ldr	r3, [r3, #8]
 80038f2:	0b5b      	lsrs	r3, r3, #13
 80038f4:	f003 0307 	and.w	r3, r3, #7
 80038f8:	4903      	ldr	r1, [pc, #12]	@ (8003908 <HAL_RCC_GetPCLK2Freq+0x24>)
 80038fa:	5ccb      	ldrb	r3, [r1, r3]
 80038fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003900:	4618      	mov	r0, r3
 8003902:	bd80      	pop	{r7, pc}
 8003904:	40023800 	.word	0x40023800
 8003908:	0800aff4 	.word	0x0800aff4

0800390c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800390c:	b480      	push	{r7}
 800390e:	b083      	sub	sp, #12
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
 8003914:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	220f      	movs	r2, #15
 800391a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800391c:	4b12      	ldr	r3, [pc, #72]	@ (8003968 <HAL_RCC_GetClockConfig+0x5c>)
 800391e:	689b      	ldr	r3, [r3, #8]
 8003920:	f003 0203 	and.w	r2, r3, #3
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003928:	4b0f      	ldr	r3, [pc, #60]	@ (8003968 <HAL_RCC_GetClockConfig+0x5c>)
 800392a:	689b      	ldr	r3, [r3, #8]
 800392c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003934:	4b0c      	ldr	r3, [pc, #48]	@ (8003968 <HAL_RCC_GetClockConfig+0x5c>)
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003940:	4b09      	ldr	r3, [pc, #36]	@ (8003968 <HAL_RCC_GetClockConfig+0x5c>)
 8003942:	689b      	ldr	r3, [r3, #8]
 8003944:	08db      	lsrs	r3, r3, #3
 8003946:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800394e:	4b07      	ldr	r3, [pc, #28]	@ (800396c <HAL_RCC_GetClockConfig+0x60>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f003 020f 	and.w	r2, r3, #15
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	601a      	str	r2, [r3, #0]
}
 800395a:	bf00      	nop
 800395c:	370c      	adds	r7, #12
 800395e:	46bd      	mov	sp, r7
 8003960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003964:	4770      	bx	lr
 8003966:	bf00      	nop
 8003968:	40023800 	.word	0x40023800
 800396c:	40023c00 	.word	0x40023c00

08003970 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b08c      	sub	sp, #48	@ 0x30
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003978:	2300      	movs	r3, #0
 800397a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 800397c:	2300      	movs	r3, #0
 800397e:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8003980:	2300      	movs	r3, #0
 8003982:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8003984:	2300      	movs	r3, #0
 8003986:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8003988:	2300      	movs	r3, #0
 800398a:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 800398c:	2300      	movs	r3, #0
 800398e:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8003990:	2300      	movs	r3, #0
 8003992:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8003994:	2300      	movs	r3, #0
 8003996:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 8003998:	2300      	movs	r3, #0
 800399a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f003 0301 	and.w	r3, r3, #1
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d010      	beq.n	80039ca <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 80039a8:	4b6f      	ldr	r3, [pc, #444]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80039aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80039ae:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039b6:	496c      	ldr	r1, [pc, #432]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80039b8:	4313      	orrs	r3, r2
 80039ba:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d101      	bne.n	80039ca <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 80039c6:	2301      	movs	r3, #1
 80039c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f003 0302 	and.w	r3, r3, #2
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d010      	beq.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 80039d6:	4b64      	ldr	r3, [pc, #400]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80039d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80039dc:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039e4:	4960      	ldr	r1, [pc, #384]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80039e6:	4313      	orrs	r3, r2
 80039e8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d101      	bne.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 80039f4:	2301      	movs	r3, #1
 80039f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f003 0304 	and.w	r3, r3, #4
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d017      	beq.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003a04:	4b58      	ldr	r3, [pc, #352]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003a06:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a0a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a12:	4955      	ldr	r1, [pc, #340]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003a14:	4313      	orrs	r3, r2
 8003a16:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003a22:	d101      	bne.n	8003a28 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8003a24:	2301      	movs	r3, #1
 8003a26:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d101      	bne.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8003a30:	2301      	movs	r3, #1
 8003a32:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f003 0308 	and.w	r3, r3, #8
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d017      	beq.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003a40:	4b49      	ldr	r3, [pc, #292]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003a42:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a46:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a4e:	4946      	ldr	r1, [pc, #280]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003a50:	4313      	orrs	r3, r2
 8003a52:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a5a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a5e:	d101      	bne.n	8003a64 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8003a60:	2301      	movs	r3, #1
 8003a62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d101      	bne.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f003 0320 	and.w	r3, r3, #32
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	f000 808a 	beq.w	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003a7e:	2300      	movs	r3, #0
 8003a80:	60bb      	str	r3, [r7, #8]
 8003a82:	4b39      	ldr	r3, [pc, #228]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a86:	4a38      	ldr	r2, [pc, #224]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003a88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a8e:	4b36      	ldr	r3, [pc, #216]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a96:	60bb      	str	r3, [r7, #8]
 8003a98:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003a9a:	4b34      	ldr	r3, [pc, #208]	@ (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a33      	ldr	r2, [pc, #204]	@ (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003aa0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003aa4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003aa6:	f7fd ff39 	bl	800191c <HAL_GetTick>
 8003aaa:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003aac:	e008      	b.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003aae:	f7fd ff35 	bl	800191c <HAL_GetTick>
 8003ab2:	4602      	mov	r2, r0
 8003ab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ab6:	1ad3      	subs	r3, r2, r3
 8003ab8:	2b02      	cmp	r3, #2
 8003aba:	d901      	bls.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8003abc:	2303      	movs	r3, #3
 8003abe:	e278      	b.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003ac0:	4b2a      	ldr	r3, [pc, #168]	@ (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d0f0      	beq.n	8003aae <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003acc:	4b26      	ldr	r3, [pc, #152]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003ace:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ad0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ad4:	623b      	str	r3, [r7, #32]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003ad6:	6a3b      	ldr	r3, [r7, #32]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d02f      	beq.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ae0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ae4:	6a3a      	ldr	r2, [r7, #32]
 8003ae6:	429a      	cmp	r2, r3
 8003ae8:	d028      	beq.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003aea:	4b1f      	ldr	r3, [pc, #124]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003aec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003aee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003af2:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003af4:	4b1e      	ldr	r3, [pc, #120]	@ (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8003af6:	2201      	movs	r2, #1
 8003af8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003afa:	4b1d      	ldr	r3, [pc, #116]	@ (8003b70 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8003afc:	2200      	movs	r2, #0
 8003afe:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003b00:	4a19      	ldr	r2, [pc, #100]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003b02:	6a3b      	ldr	r3, [r7, #32]
 8003b04:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003b06:	4b18      	ldr	r3, [pc, #96]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003b08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b0a:	f003 0301 	and.w	r3, r3, #1
 8003b0e:	2b01      	cmp	r3, #1
 8003b10:	d114      	bne.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003b12:	f7fd ff03 	bl	800191c <HAL_GetTick>
 8003b16:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b18:	e00a      	b.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b1a:	f7fd feff 	bl	800191c <HAL_GetTick>
 8003b1e:	4602      	mov	r2, r0
 8003b20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b22:	1ad3      	subs	r3, r2, r3
 8003b24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d901      	bls.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8003b2c:	2303      	movs	r3, #3
 8003b2e:	e240      	b.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b30:	4b0d      	ldr	r3, [pc, #52]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003b32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b34:	f003 0302 	and.w	r3, r3, #2
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d0ee      	beq.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b40:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b44:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b48:	d114      	bne.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x204>
 8003b4a:	4b07      	ldr	r3, [pc, #28]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003b4c:	689b      	ldr	r3, [r3, #8]
 8003b4e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b56:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8003b5a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b5e:	4902      	ldr	r1, [pc, #8]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003b60:	4313      	orrs	r3, r2
 8003b62:	608b      	str	r3, [r1, #8]
 8003b64:	e00c      	b.n	8003b80 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8003b66:	bf00      	nop
 8003b68:	40023800 	.word	0x40023800
 8003b6c:	40007000 	.word	0x40007000
 8003b70:	42470e40 	.word	0x42470e40
 8003b74:	4b4a      	ldr	r3, [pc, #296]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	4a49      	ldr	r2, [pc, #292]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003b7a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003b7e:	6093      	str	r3, [r2, #8]
 8003b80:	4b47      	ldr	r3, [pc, #284]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003b82:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b8c:	4944      	ldr	r1, [pc, #272]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f003 0310 	and.w	r3, r3, #16
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d004      	beq.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 8003ba4:	4b3f      	ldr	r3, [pc, #252]	@ (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8003ba6:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d00a      	beq.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8003bb4:	4b3a      	ldr	r3, [pc, #232]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003bb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003bba:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bc2:	4937      	ldr	r1, [pc, #220]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d00a      	beq.n	8003bec <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003bd6:	4b32      	ldr	r3, [pc, #200]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003bd8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003bdc:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003be4:	492e      	ldr	r1, [pc, #184]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003be6:	4313      	orrs	r3, r2
 8003be8:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d011      	beq.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003bf8:	4b29      	ldr	r3, [pc, #164]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003bfa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003bfe:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c06:	4926      	ldr	r1, [pc, #152]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c12:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003c16:	d101      	bne.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8003c18:	2301      	movs	r3, #1
 8003c1a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d00a      	beq.n	8003c3e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8003c28:	4b1d      	ldr	r3, [pc, #116]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003c2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c2e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c36:	491a      	ldr	r1, [pc, #104]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d011      	beq.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8003c4a:	4b15      	ldr	r3, [pc, #84]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003c4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c50:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c58:	4911      	ldr	r1, [pc, #68]	@ (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c64:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c68:	d101      	bne.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8003c6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	d005      	beq.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c7c:	f040 80ff 	bne.w	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003c80:	4b09      	ldr	r3, [pc, #36]	@ (8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c82:	2200      	movs	r2, #0
 8003c84:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003c86:	f7fd fe49 	bl	800191c <HAL_GetTick>
 8003c8a:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003c8c:	e00e      	b.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003c8e:	f7fd fe45 	bl	800191c <HAL_GetTick>
 8003c92:	4602      	mov	r2, r0
 8003c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c96:	1ad3      	subs	r3, r2, r3
 8003c98:	2b02      	cmp	r3, #2
 8003c9a:	d907      	bls.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003c9c:	2303      	movs	r3, #3
 8003c9e:	e188      	b.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8003ca0:	40023800 	.word	0x40023800
 8003ca4:	424711e0 	.word	0x424711e0
 8003ca8:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003cac:	4b7e      	ldr	r3, [pc, #504]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d1ea      	bne.n	8003c8e <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f003 0301 	and.w	r3, r3, #1
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d003      	beq.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0x35c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d009      	beq.n	8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x370>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d028      	beq.n	8003d2a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d124      	bne.n	8003d2a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8003ce0:	4b71      	ldr	r3, [pc, #452]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003ce2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003ce6:	0c1b      	lsrs	r3, r3, #16
 8003ce8:	f003 0303 	and.w	r3, r3, #3
 8003cec:	3301      	adds	r3, #1
 8003cee:	005b      	lsls	r3, r3, #1
 8003cf0:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003cf2:	4b6d      	ldr	r3, [pc, #436]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003cf4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003cf8:	0e1b      	lsrs	r3, r3, #24
 8003cfa:	f003 030f 	and.w	r3, r3, #15
 8003cfe:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	685a      	ldr	r2, [r3, #4]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	689b      	ldr	r3, [r3, #8]
 8003d08:	019b      	lsls	r3, r3, #6
 8003d0a:	431a      	orrs	r2, r3
 8003d0c:	69fb      	ldr	r3, [r7, #28]
 8003d0e:	085b      	lsrs	r3, r3, #1
 8003d10:	3b01      	subs	r3, #1
 8003d12:	041b      	lsls	r3, r3, #16
 8003d14:	431a      	orrs	r2, r3
 8003d16:	69bb      	ldr	r3, [r7, #24]
 8003d18:	061b      	lsls	r3, r3, #24
 8003d1a:	431a      	orrs	r2, r3
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	695b      	ldr	r3, [r3, #20]
 8003d20:	071b      	lsls	r3, r3, #28
 8003d22:	4961      	ldr	r1, [pc, #388]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003d24:	4313      	orrs	r3, r2
 8003d26:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f003 0304 	and.w	r3, r3, #4
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d004      	beq.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d3a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003d3e:	d00a      	beq.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d035      	beq.n	8003db8 <HAL_RCCEx_PeriphCLKConfig+0x448>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d50:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d54:	d130      	bne.n	8003db8 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8003d56:	4b54      	ldr	r3, [pc, #336]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003d58:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d5c:	0c1b      	lsrs	r3, r3, #16
 8003d5e:	f003 0303 	and.w	r3, r3, #3
 8003d62:	3301      	adds	r3, #1
 8003d64:	005b      	lsls	r3, r3, #1
 8003d66:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003d68:	4b4f      	ldr	r3, [pc, #316]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003d6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d6e:	0f1b      	lsrs	r3, r3, #28
 8003d70:	f003 0307 	and.w	r3, r3, #7
 8003d74:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	685a      	ldr	r2, [r3, #4]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	689b      	ldr	r3, [r3, #8]
 8003d7e:	019b      	lsls	r3, r3, #6
 8003d80:	431a      	orrs	r2, r3
 8003d82:	69fb      	ldr	r3, [r7, #28]
 8003d84:	085b      	lsrs	r3, r3, #1
 8003d86:	3b01      	subs	r3, #1
 8003d88:	041b      	lsls	r3, r3, #16
 8003d8a:	431a      	orrs	r2, r3
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	691b      	ldr	r3, [r3, #16]
 8003d90:	061b      	lsls	r3, r3, #24
 8003d92:	431a      	orrs	r2, r3
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	071b      	lsls	r3, r3, #28
 8003d98:	4943      	ldr	r1, [pc, #268]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003da0:	4b41      	ldr	r3, [pc, #260]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003da2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003da6:	f023 021f 	bic.w	r2, r3, #31
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dae:	3b01      	subs	r3, #1
 8003db0:	493d      	ldr	r1, [pc, #244]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003db2:	4313      	orrs	r3, r2
 8003db4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d029      	beq.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003dc8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003dcc:	d124      	bne.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8003dce:	4b36      	ldr	r3, [pc, #216]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003dd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003dd4:	0c1b      	lsrs	r3, r3, #16
 8003dd6:	f003 0303 	and.w	r3, r3, #3
 8003dda:	3301      	adds	r3, #1
 8003ddc:	005b      	lsls	r3, r3, #1
 8003dde:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003de0:	4b31      	ldr	r3, [pc, #196]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003de2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003de6:	0f1b      	lsrs	r3, r3, #28
 8003de8:	f003 0307 	and.w	r3, r3, #7
 8003dec:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	685a      	ldr	r2, [r3, #4]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	689b      	ldr	r3, [r3, #8]
 8003df6:	019b      	lsls	r3, r3, #6
 8003df8:	431a      	orrs	r2, r3
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	68db      	ldr	r3, [r3, #12]
 8003dfe:	085b      	lsrs	r3, r3, #1
 8003e00:	3b01      	subs	r3, #1
 8003e02:	041b      	lsls	r3, r3, #16
 8003e04:	431a      	orrs	r2, r3
 8003e06:	69bb      	ldr	r3, [r7, #24]
 8003e08:	061b      	lsls	r3, r3, #24
 8003e0a:	431a      	orrs	r2, r3
 8003e0c:	697b      	ldr	r3, [r7, #20]
 8003e0e:	071b      	lsls	r3, r3, #28
 8003e10:	4925      	ldr	r1, [pc, #148]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003e12:	4313      	orrs	r3, r2
 8003e14:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              plli2sq, plli2sr);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d016      	beq.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	685a      	ldr	r2, [r3, #4]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	689b      	ldr	r3, [r3, #8]
 8003e2c:	019b      	lsls	r3, r3, #6
 8003e2e:	431a      	orrs	r2, r3
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	68db      	ldr	r3, [r3, #12]
 8003e34:	085b      	lsrs	r3, r3, #1
 8003e36:	3b01      	subs	r3, #1
 8003e38:	041b      	lsls	r3, r3, #16
 8003e3a:	431a      	orrs	r2, r3
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	691b      	ldr	r3, [r3, #16]
 8003e40:	061b      	lsls	r3, r3, #24
 8003e42:	431a      	orrs	r2, r3
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	695b      	ldr	r3, [r3, #20]
 8003e48:	071b      	lsls	r3, r3, #28
 8003e4a:	4917      	ldr	r1, [pc, #92]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003e52:	4b16      	ldr	r3, [pc, #88]	@ (8003eac <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8003e54:	2201      	movs	r2, #1
 8003e56:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003e58:	f7fd fd60 	bl	800191c <HAL_GetTick>
 8003e5c:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003e5e:	e008      	b.n	8003e72 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003e60:	f7fd fd5c 	bl	800191c <HAL_GetTick>
 8003e64:	4602      	mov	r2, r0
 8003e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e68:	1ad3      	subs	r3, r2, r3
 8003e6a:	2b02      	cmp	r3, #2
 8003e6c:	d901      	bls.n	8003e72 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003e6e:	2303      	movs	r3, #3
 8003e70:	e09f      	b.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003e72:	4b0d      	ldr	r3, [pc, #52]	@ (8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d0f0      	beq.n	8003e60 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if (pllsaiused == 1U)
 8003e7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	f040 8095 	bne.w	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003e86:	4b0a      	ldr	r3, [pc, #40]	@ (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8003e88:	2200      	movs	r2, #0
 8003e8a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003e8c:	f7fd fd46 	bl	800191c <HAL_GetTick>
 8003e90:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003e92:	e00f      	b.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003e94:	f7fd fd42 	bl	800191c <HAL_GetTick>
 8003e98:	4602      	mov	r2, r0
 8003e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e9c:	1ad3      	subs	r3, r2, r3
 8003e9e:	2b02      	cmp	r3, #2
 8003ea0:	d908      	bls.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003ea2:	2303      	movs	r3, #3
 8003ea4:	e085      	b.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8003ea6:	bf00      	nop
 8003ea8:	40023800 	.word	0x40023800
 8003eac:	42470068 	.word	0x42470068
 8003eb0:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003eb4:	4b41      	ldr	r3, [pc, #260]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003ebc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003ec0:	d0e8      	beq.n	8003e94 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f003 0304 	and.w	r3, r3, #4
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d003      	beq.n	8003ed6 <HAL_RCCEx_PeriphCLKConfig+0x566>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d009      	beq.n	8003eea <HAL_RCCEx_PeriphCLKConfig+0x57a>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d02b      	beq.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d127      	bne.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8003eea:	4b34      	ldr	r3, [pc, #208]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003eec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ef0:	0c1b      	lsrs	r3, r3, #16
 8003ef2:	f003 0303 	and.w	r3, r3, #3
 8003ef6:	3301      	adds	r3, #1
 8003ef8:	005b      	lsls	r3, r3, #1
 8003efa:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	699a      	ldr	r2, [r3, #24]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	69db      	ldr	r3, [r3, #28]
 8003f04:	019b      	lsls	r3, r3, #6
 8003f06:	431a      	orrs	r2, r3
 8003f08:	693b      	ldr	r3, [r7, #16]
 8003f0a:	085b      	lsrs	r3, r3, #1
 8003f0c:	3b01      	subs	r3, #1
 8003f0e:	041b      	lsls	r3, r3, #16
 8003f10:	431a      	orrs	r2, r3
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f16:	061b      	lsls	r3, r3, #24
 8003f18:	4928      	ldr	r1, [pc, #160]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003f20:	4b26      	ldr	r3, [pc, #152]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003f22:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f26:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f2e:	3b01      	subs	r3, #1
 8003f30:	021b      	lsls	r3, r3, #8
 8003f32:	4922      	ldr	r1, [pc, #136]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003f34:	4313      	orrs	r3, r2
 8003f36:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d01d      	beq.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x612>
        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f4a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003f4e:	d118      	bne.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003f50:	4b1a      	ldr	r3, [pc, #104]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003f52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f56:	0e1b      	lsrs	r3, r3, #24
 8003f58:	f003 030f 	and.w	r3, r3, #15
 8003f5c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	699a      	ldr	r2, [r3, #24]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	69db      	ldr	r3, [r3, #28]
 8003f66:	019b      	lsls	r3, r3, #6
 8003f68:	431a      	orrs	r2, r3
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6a1b      	ldr	r3, [r3, #32]
 8003f6e:	085b      	lsrs	r3, r3, #1
 8003f70:	3b01      	subs	r3, #1
 8003f72:	041b      	lsls	r3, r3, #16
 8003f74:	431a      	orrs	r2, r3
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	061b      	lsls	r3, r3, #24
 8003f7a:	4910      	ldr	r1, [pc, #64]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003f7c:	4313      	orrs	r3, r2
 8003f7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003f82:	4b0f      	ldr	r3, [pc, #60]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8003f84:	2201      	movs	r2, #1
 8003f86:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003f88:	f7fd fcc8 	bl	800191c <HAL_GetTick>
 8003f8c:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003f8e:	e008      	b.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003f90:	f7fd fcc4 	bl	800191c <HAL_GetTick>
 8003f94:	4602      	mov	r2, r0
 8003f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f98:	1ad3      	subs	r3, r2, r3
 8003f9a:	2b02      	cmp	r3, #2
 8003f9c:	d901      	bls.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003f9e:	2303      	movs	r3, #3
 8003fa0:	e007      	b.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003fa2:	4b06      	ldr	r3, [pc, #24]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003faa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003fae:	d1ef      	bne.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8003fb0:	2300      	movs	r3, #0
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3730      	adds	r7, #48	@ 0x30
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}
 8003fba:	bf00      	nop
 8003fbc:	40023800 	.word	0x40023800
 8003fc0:	42470070 	.word	0x42470070

08003fc4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_I2S_APB1: I2S APB1 peripheral clock
  *            @arg RCC_PERIPHCLK_I2S_APB2: I2S APB2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b089      	sub	sp, #36	@ 0x24
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U;
 8003fcc:	2300      	movs	r3, #0
 8003fce:	617b      	str	r3, [r7, #20]
  /* This variable used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	61fb      	str	r3, [r7, #28]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	61bb      	str	r3, [r7, #24]
  /* This variable used to store the SAI clock source */
  uint32_t saiclocksource = 0U;
 8003fd8:	2300      	movs	r3, #0
 8003fda:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8003fdc:	2300      	movs	r3, #0
 8003fde:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	3b01      	subs	r3, #1
 8003fe8:	2b07      	cmp	r3, #7
 8003fea:	f200 8224 	bhi.w	8004436 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8003fee:	a201      	add	r2, pc, #4	@ (adr r2, 8003ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8003ff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ff4:	080041f7 	.word	0x080041f7
 8003ff8:	08004321 	.word	0x08004321
 8003ffc:	08004437 	.word	0x08004437
 8004000:	08004015 	.word	0x08004015
 8004004:	08004437 	.word	0x08004437
 8004008:	08004437 	.word	0x08004437
 800400c:	08004437 	.word	0x08004437
 8004010:	08004015 	.word	0x08004015
  {
    case RCC_PERIPHCLK_SAI1:
    case RCC_PERIPHCLK_SAI2:
    {
      saiclocksource = RCC->DCKCFGR;
 8004014:	4ba8      	ldr	r3, [pc, #672]	@ (80042b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004016:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800401a:	613b      	str	r3, [r7, #16]
      saiclocksource &= (RCC_DCKCFGR_SAI1SRC | RCC_DCKCFGR_SAI2SRC);
 800401c:	693b      	ldr	r3, [r7, #16]
 800401e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
 8004022:	613b      	str	r3, [r7, #16]
      switch (saiclocksource)
 8004024:	693b      	ldr	r3, [r7, #16]
 8004026:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800402a:	f000 80d6 	beq.w	80041da <HAL_RCCEx_GetPeriphCLKFreq+0x216>
 800402e:	693b      	ldr	r3, [r7, #16]
 8004030:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004034:	f200 80dd 	bhi.w	80041f2 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800403e:	f000 809f 	beq.w	8004180 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8004042:	693b      	ldr	r3, [r7, #16]
 8004044:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004048:	f200 80d3 	bhi.w	80041f2 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004052:	d05b      	beq.n	800410c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800405a:	f200 80ca 	bhi.w	80041f2 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 800405e:	693b      	ldr	r3, [r7, #16]
 8004060:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004064:	f000 80b6 	beq.w	80041d4 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
 8004068:	693b      	ldr	r3, [r7, #16]
 800406a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800406e:	f200 80c0 	bhi.w	80041f2 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8004072:	693b      	ldr	r3, [r7, #16]
 8004074:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004078:	f000 8082 	beq.w	8004180 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 800407c:	693b      	ldr	r3, [r7, #16]
 800407e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004082:	f200 80b6 	bhi.w	80041f2 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8004086:	693b      	ldr	r3, [r7, #16]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d004      	beq.n	8004096 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 800408c:	693b      	ldr	r3, [r7, #16]
 800408e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004092:	d03b      	beq.n	800410c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
          }
          break;
        }
        default :
        {
          break;
 8004094:	e0ad      	b.n	80041f2 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8004096:	4b88      	ldr	r3, [pc, #544]	@ (80042b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d109      	bne.n	80040b6 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM));
 80040a2:	4b85      	ldr	r3, [pc, #532]	@ (80042b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80040a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040a8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80040ac:	4a83      	ldr	r2, [pc, #524]	@ (80042bc <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80040ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80040b2:	61bb      	str	r3, [r7, #24]
 80040b4:	e008      	b.n	80040c8 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM)));
 80040b6:	4b80      	ldr	r3, [pc, #512]	@ (80042b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80040b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80040c0:	4a7f      	ldr	r2, [pc, #508]	@ (80042c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80040c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80040c6:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24U;
 80040c8:	4b7b      	ldr	r3, [pc, #492]	@ (80042b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80040ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040ce:	0e1b      	lsrs	r3, r3, #24
 80040d0:	f003 030f 	and.w	r3, r3, #15
 80040d4:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6U)) / (tmpreg1);
 80040d6:	4b78      	ldr	r3, [pc, #480]	@ (80042b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80040d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040dc:	099b      	lsrs	r3, r3, #6
 80040de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040e2:	69ba      	ldr	r2, [r7, #24]
 80040e4:	fb03 f202 	mul.w	r2, r3, r2
 80040e8:	697b      	ldr	r3, [r7, #20]
 80040ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80040ee:	61fb      	str	r3, [r7, #28]
          tmpreg1 = (((RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVQ) >> 8U) + 1U);
 80040f0:	4b71      	ldr	r3, [pc, #452]	@ (80042b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80040f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80040f6:	0a1b      	lsrs	r3, r3, #8
 80040f8:	f003 031f 	and.w	r3, r3, #31
 80040fc:	3301      	adds	r3, #1
 80040fe:	617b      	str	r3, [r7, #20]
          frequency = frequency / (tmpreg1);
 8004100:	69fa      	ldr	r2, [r7, #28]
 8004102:	697b      	ldr	r3, [r7, #20]
 8004104:	fbb2 f3f3 	udiv	r3, r2, r3
 8004108:	61fb      	str	r3, [r7, #28]
          break;
 800410a:	e073      	b.n	80041f4 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800410c:	4b6a      	ldr	r3, [pc, #424]	@ (80042b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004114:	2b00      	cmp	r3, #0
 8004116:	d109      	bne.n	800412c <HAL_RCCEx_GetPeriphCLKFreq+0x168>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8004118:	4b67      	ldr	r3, [pc, #412]	@ (80042b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800411a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800411e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004122:	4a66      	ldr	r2, [pc, #408]	@ (80042bc <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8004124:	fbb2 f3f3 	udiv	r3, r2, r3
 8004128:	61bb      	str	r3, [r7, #24]
 800412a:	e008      	b.n	800413e <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM)));
 800412c:	4b62      	ldr	r3, [pc, #392]	@ (80042b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800412e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004132:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004136:	4a62      	ldr	r2, [pc, #392]	@ (80042c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8004138:	fbb2 f3f3 	udiv	r3, r2, r3
 800413c:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24U;
 800413e:	4b5e      	ldr	r3, [pc, #376]	@ (80042b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004140:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004144:	0e1b      	lsrs	r3, r3, #24
 8004146:	f003 030f 	and.w	r3, r3, #15
 800414a:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U)) / (tmpreg1);
 800414c:	4b5a      	ldr	r3, [pc, #360]	@ (80042b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800414e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004152:	099b      	lsrs	r3, r3, #6
 8004154:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004158:	69ba      	ldr	r2, [r7, #24]
 800415a:	fb03 f202 	mul.w	r2, r3, r2
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	fbb2 f3f3 	udiv	r3, r2, r3
 8004164:	61fb      	str	r3, [r7, #28]
          tmpreg1 = ((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVQ) + 1U);
 8004166:	4b54      	ldr	r3, [pc, #336]	@ (80042b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004168:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800416c:	f003 031f 	and.w	r3, r3, #31
 8004170:	3301      	adds	r3, #1
 8004172:	617b      	str	r3, [r7, #20]
          frequency = frequency / (tmpreg1);
 8004174:	69fa      	ldr	r2, [r7, #28]
 8004176:	697b      	ldr	r3, [r7, #20]
 8004178:	fbb2 f3f3 	udiv	r3, r2, r3
 800417c:	61fb      	str	r3, [r7, #28]
          break;
 800417e:	e039      	b.n	80041f4 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8004180:	4b4d      	ldr	r3, [pc, #308]	@ (80042b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004188:	2b00      	cmp	r3, #0
 800418a:	d108      	bne.n	800419e <HAL_RCCEx_GetPeriphCLKFreq+0x1da>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800418c:	4b4a      	ldr	r3, [pc, #296]	@ (80042b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004194:	4a49      	ldr	r2, [pc, #292]	@ (80042bc <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8004196:	fbb2 f3f3 	udiv	r3, r2, r3
 800419a:	61bb      	str	r3, [r7, #24]
 800419c:	e007      	b.n	80041ae <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800419e:	4b46      	ldr	r3, [pc, #280]	@ (80042b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80041a6:	4a46      	ldr	r2, [pc, #280]	@ (80042c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80041a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80041ac:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U;
 80041ae:	4b42      	ldr	r3, [pc, #264]	@ (80042b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	0f1b      	lsrs	r3, r3, #28
 80041b4:	f003 0307 	and.w	r3, r3, #7
 80041b8:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U)) / (tmpreg1);
 80041ba:	4b3f      	ldr	r3, [pc, #252]	@ (80042b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	099b      	lsrs	r3, r3, #6
 80041c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041c4:	69ba      	ldr	r2, [r7, #24]
 80041c6:	fb03 f202 	mul.w	r2, r3, r2
 80041ca:	697b      	ldr	r3, [r7, #20]
 80041cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80041d0:	61fb      	str	r3, [r7, #28]
          break;
 80041d2:	e00f      	b.n	80041f4 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          frequency = EXTERNAL_CLOCK_VALUE;
 80041d4:	4b3b      	ldr	r3, [pc, #236]	@ (80042c4 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 80041d6:	61fb      	str	r3, [r7, #28]
          break;
 80041d8:	e00c      	b.n	80041f4 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 80041da:	4b37      	ldr	r3, [pc, #220]	@ (80042b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d102      	bne.n	80041ec <HAL_RCCEx_GetPeriphCLKFreq+0x228>
            frequency = (uint32_t)(HSI_VALUE);
 80041e6:	4b35      	ldr	r3, [pc, #212]	@ (80042bc <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80041e8:	61fb      	str	r3, [r7, #28]
          break;
 80041ea:	e003      	b.n	80041f4 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
            frequency = (uint32_t)(HSE_VALUE);
 80041ec:	4b34      	ldr	r3, [pc, #208]	@ (80042c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80041ee:	61fb      	str	r3, [r7, #28]
          break;
 80041f0:	e000      	b.n	80041f4 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          break;
 80041f2:	bf00      	nop
        }
      }
      break;
 80041f4:	e120      	b.n	8004438 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
    }
    case RCC_PERIPHCLK_I2S_APB1:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB1_SOURCE();
 80041f6:	4b30      	ldr	r3, [pc, #192]	@ (80042b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80041f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80041fc:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 8004200:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 8004208:	d079      	beq.n	80042fe <HAL_RCCEx_GetPeriphCLKFreq+0x33a>
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 8004210:	f200 8082 	bhi.w	8004318 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800421a:	d03c      	beq.n	8004296 <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004222:	d879      	bhi.n	8004318 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d006      	beq.n	8004238 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004230:	d172      	bne.n	8004318 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SAPB1CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004232:	4b24      	ldr	r3, [pc, #144]	@ (80042c4 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8004234:	61fb      	str	r3, [r7, #28]
          break;
 8004236:	e072      	b.n	800431e <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
        case RCC_I2SAPB1CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004238:	4b1f      	ldr	r3, [pc, #124]	@ (80042b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004240:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004244:	d109      	bne.n	800425a <HAL_RCCEx_GetPeriphCLKFreq+0x296>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8004246:	4b1c      	ldr	r3, [pc, #112]	@ (80042b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004248:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800424c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004250:	4a1b      	ldr	r2, [pc, #108]	@ (80042c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8004252:	fbb2 f3f3 	udiv	r3, r2, r3
 8004256:	61bb      	str	r3, [r7, #24]
 8004258:	e008      	b.n	800426c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800425a:	4b17      	ldr	r3, [pc, #92]	@ (80042b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800425c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004260:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004264:	4a15      	ldr	r2, [pc, #84]	@ (80042bc <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8004266:	fbb2 f3f3 	udiv	r3, r2, r3
 800426a:	61bb      	str	r3, [r7, #24]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800426c:	4b12      	ldr	r3, [pc, #72]	@ (80042b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800426e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004272:	099b      	lsrs	r3, r3, #6
 8004274:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004278:	69bb      	ldr	r3, [r7, #24]
 800427a:	fb02 f303 	mul.w	r3, r2, r3
 800427e:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004280:	4b0d      	ldr	r3, [pc, #52]	@ (80042b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004282:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004286:	0f1b      	lsrs	r3, r3, #28
 8004288:	f003 0307 	and.w	r3, r3, #7
 800428c:	68ba      	ldr	r2, [r7, #8]
 800428e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004292:	61fb      	str	r3, [r7, #28]
          break;
 8004294:	e043      	b.n	800431e <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
        case RCC_I2SAPB1CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004296:	4b08      	ldr	r3, [pc, #32]	@ (80042b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800429e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80042a2:	d111      	bne.n	80042c8 <HAL_RCCEx_GetPeriphCLKFreq+0x304>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80042a4:	4b04      	ldr	r3, [pc, #16]	@ (80042b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80042ac:	4a04      	ldr	r2, [pc, #16]	@ (80042c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80042ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80042b2:	61bb      	str	r3, [r7, #24]
 80042b4:	e010      	b.n	80042d8 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 80042b6:	bf00      	nop
 80042b8:	40023800 	.word	0x40023800
 80042bc:	00f42400 	.word	0x00f42400
 80042c0:	007a1200 	.word	0x007a1200
 80042c4:	00bb8000 	.word	0x00bb8000
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80042c8:	4b5f      	ldr	r3, [pc, #380]	@ (8004448 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80042d0:	4a5e      	ldr	r2, [pc, #376]	@ (800444c <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 80042d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80042d6:	61bb      	str	r3, [r7, #24]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 80042d8:	4b5b      	ldr	r3, [pc, #364]	@ (8004448 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	099b      	lsrs	r3, r3, #6
 80042de:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80042e2:	69bb      	ldr	r3, [r7, #24]
 80042e4:	fb02 f303 	mul.w	r3, r2, r3
 80042e8:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 80042ea:	4b57      	ldr	r3, [pc, #348]	@ (8004448 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	0f1b      	lsrs	r3, r3, #28
 80042f0:	f003 0307 	and.w	r3, r3, #7
 80042f4:	68ba      	ldr	r2, [r7, #8]
 80042f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80042fa:	61fb      	str	r3, [r7, #28]
          break;
 80042fc:	e00f      	b.n	800431e <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        }
        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
        case RCC_I2SAPB1CLKSOURCE_PLLSRC:
        {
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80042fe:	4b52      	ldr	r3, [pc, #328]	@ (8004448 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004306:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800430a:	d102      	bne.n	8004312 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
          {
            frequency = HSE_VALUE;
 800430c:	4b50      	ldr	r3, [pc, #320]	@ (8004450 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 800430e:	61fb      	str	r3, [r7, #28]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 8004310:	e005      	b.n	800431e <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
            frequency = HSI_VALUE;
 8004312:	4b4e      	ldr	r3, [pc, #312]	@ (800444c <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8004314:	61fb      	str	r3, [r7, #28]
          break;
 8004316:	e002      	b.n	800431e <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8004318:	2300      	movs	r3, #0
 800431a:	61fb      	str	r3, [r7, #28]
          break;
 800431c:	bf00      	nop
        }
      }
      break;
 800431e:	e08b      	b.n	8004438 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
    }
    case RCC_PERIPHCLK_I2S_APB2:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB2_SOURCE();
 8004320:	4b49      	ldr	r3, [pc, #292]	@ (8004448 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004322:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004326:	f003 53c0 	and.w	r3, r3, #402653184	@ 0x18000000
 800432a:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8004332:	d06f      	beq.n	8004414 <HAL_RCCEx_GetPeriphCLKFreq+0x450>
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800433a:	d878      	bhi.n	800442e <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004342:	d03c      	beq.n	80043be <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800434a:	d870      	bhi.n	800442e <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d006      	beq.n	8004360 <HAL_RCCEx_GetPeriphCLKFreq+0x39c>
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004358:	d169      	bne.n	800442e <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SAPB2CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800435a:	4b3e      	ldr	r3, [pc, #248]	@ (8004454 <HAL_RCCEx_GetPeriphCLKFreq+0x490>)
 800435c:	61fb      	str	r3, [r7, #28]
          break;
 800435e:	e069      	b.n	8004434 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
        case RCC_I2SAPB2CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004360:	4b39      	ldr	r3, [pc, #228]	@ (8004448 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004368:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800436c:	d109      	bne.n	8004382 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800436e:	4b36      	ldr	r3, [pc, #216]	@ (8004448 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004370:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004374:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004378:	4a35      	ldr	r2, [pc, #212]	@ (8004450 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 800437a:	fbb2 f3f3 	udiv	r3, r2, r3
 800437e:	61bb      	str	r3, [r7, #24]
 8004380:	e008      	b.n	8004394 <HAL_RCCEx_GetPeriphCLKFreq+0x3d0>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8004382:	4b31      	ldr	r3, [pc, #196]	@ (8004448 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004384:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004388:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800438c:	4a2f      	ldr	r2, [pc, #188]	@ (800444c <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 800438e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004392:	61bb      	str	r3, [r7, #24]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004394:	4b2c      	ldr	r3, [pc, #176]	@ (8004448 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004396:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800439a:	099b      	lsrs	r3, r3, #6
 800439c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80043a0:	69bb      	ldr	r3, [r7, #24]
 80043a2:	fb02 f303 	mul.w	r3, r2, r3
 80043a6:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80043a8:	4b27      	ldr	r3, [pc, #156]	@ (8004448 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80043aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80043ae:	0f1b      	lsrs	r3, r3, #28
 80043b0:	f003 0307 	and.w	r3, r3, #7
 80043b4:	68ba      	ldr	r2, [r7, #8]
 80043b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80043ba:	61fb      	str	r3, [r7, #28]
          break;
 80043bc:	e03a      	b.n	8004434 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
        case RCC_I2SAPB2CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80043be:	4b22      	ldr	r3, [pc, #136]	@ (8004448 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80043c6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80043ca:	d108      	bne.n	80043de <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80043cc:	4b1e      	ldr	r3, [pc, #120]	@ (8004448 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80043ce:	685b      	ldr	r3, [r3, #4]
 80043d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80043d4:	4a1e      	ldr	r2, [pc, #120]	@ (8004450 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 80043d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80043da:	61bb      	str	r3, [r7, #24]
 80043dc:	e007      	b.n	80043ee <HAL_RCCEx_GetPeriphCLKFreq+0x42a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80043de:	4b1a      	ldr	r3, [pc, #104]	@ (8004448 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80043e6:	4a19      	ldr	r2, [pc, #100]	@ (800444c <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 80043e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80043ec:	61bb      	str	r3, [r7, #24]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 80043ee:	4b16      	ldr	r3, [pc, #88]	@ (8004448 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	099b      	lsrs	r3, r3, #6
 80043f4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80043f8:	69bb      	ldr	r3, [r7, #24]
 80043fa:	fb02 f303 	mul.w	r3, r2, r3
 80043fe:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 8004400:	4b11      	ldr	r3, [pc, #68]	@ (8004448 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	0f1b      	lsrs	r3, r3, #28
 8004406:	f003 0307 	and.w	r3, r3, #7
 800440a:	68ba      	ldr	r2, [r7, #8]
 800440c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004410:	61fb      	str	r3, [r7, #28]
          break;
 8004412:	e00f      	b.n	8004434 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        }
        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
        case RCC_I2SAPB2CLKSOURCE_PLLSRC:
        {
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004414:	4b0c      	ldr	r3, [pc, #48]	@ (8004448 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800441c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004420:	d102      	bne.n	8004428 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          {
            frequency = HSE_VALUE;
 8004422:	4b0b      	ldr	r3, [pc, #44]	@ (8004450 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 8004424:	61fb      	str	r3, [r7, #28]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 8004426:	e005      	b.n	8004434 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
            frequency = HSI_VALUE;
 8004428:	4b08      	ldr	r3, [pc, #32]	@ (800444c <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 800442a:	61fb      	str	r3, [r7, #28]
          break;
 800442c:	e002      	b.n	8004434 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 800442e:	2300      	movs	r3, #0
 8004430:	61fb      	str	r3, [r7, #28]
          break;
 8004432:	bf00      	nop
        }
      }
      break;
 8004434:	e000      	b.n	8004438 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
    }
    default:
    {
      break;
 8004436:	bf00      	nop
    }
  }
  return frequency;
 8004438:	69fb      	ldr	r3, [r7, #28]
}
 800443a:	4618      	mov	r0, r3
 800443c:	3724      	adds	r7, #36	@ 0x24
 800443e:	46bd      	mov	sp, r7
 8004440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004444:	4770      	bx	lr
 8004446:	bf00      	nop
 8004448:	40023800 	.word	0x40023800
 800444c:	00f42400 	.word	0x00f42400
 8004450:	007a1200 	.word	0x007a1200
 8004454:	00bb8000 	.word	0x00bb8000

08004458 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004458:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800445c:	b0ae      	sub	sp, #184	@ 0xb8
 800445e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004460:	2300      	movs	r3, #0
 8004462:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8004466:	2300      	movs	r3, #0
 8004468:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800446c:	2300      	movs	r3, #0
 800446e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8004472:	2300      	movs	r3, #0
 8004474:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8004478:	2300      	movs	r3, #0
 800447a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800447e:	4bcb      	ldr	r3, [pc, #812]	@ (80047ac <HAL_RCC_GetSysClockFreq+0x354>)
 8004480:	689b      	ldr	r3, [r3, #8]
 8004482:	f003 030c 	and.w	r3, r3, #12
 8004486:	2b0c      	cmp	r3, #12
 8004488:	f200 8206 	bhi.w	8004898 <HAL_RCC_GetSysClockFreq+0x440>
 800448c:	a201      	add	r2, pc, #4	@ (adr r2, 8004494 <HAL_RCC_GetSysClockFreq+0x3c>)
 800448e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004492:	bf00      	nop
 8004494:	080044c9 	.word	0x080044c9
 8004498:	08004899 	.word	0x08004899
 800449c:	08004899 	.word	0x08004899
 80044a0:	08004899 	.word	0x08004899
 80044a4:	080044d1 	.word	0x080044d1
 80044a8:	08004899 	.word	0x08004899
 80044ac:	08004899 	.word	0x08004899
 80044b0:	08004899 	.word	0x08004899
 80044b4:	080044d9 	.word	0x080044d9
 80044b8:	08004899 	.word	0x08004899
 80044bc:	08004899 	.word	0x08004899
 80044c0:	08004899 	.word	0x08004899
 80044c4:	080046c9 	.word	0x080046c9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80044c8:	4bb9      	ldr	r3, [pc, #740]	@ (80047b0 <HAL_RCC_GetSysClockFreq+0x358>)
 80044ca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80044ce:	e1e7      	b.n	80048a0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80044d0:	4bb8      	ldr	r3, [pc, #736]	@ (80047b4 <HAL_RCC_GetSysClockFreq+0x35c>)
 80044d2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80044d6:	e1e3      	b.n	80048a0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80044d8:	4bb4      	ldr	r3, [pc, #720]	@ (80047ac <HAL_RCC_GetSysClockFreq+0x354>)
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80044e0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80044e4:	4bb1      	ldr	r3, [pc, #708]	@ (80047ac <HAL_RCC_GetSysClockFreq+0x354>)
 80044e6:	685b      	ldr	r3, [r3, #4]
 80044e8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d071      	beq.n	80045d4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80044f0:	4bae      	ldr	r3, [pc, #696]	@ (80047ac <HAL_RCC_GetSysClockFreq+0x354>)
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	099b      	lsrs	r3, r3, #6
 80044f6:	2200      	movs	r2, #0
 80044f8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80044fc:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8004500:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004504:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004508:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800450c:	2300      	movs	r3, #0
 800450e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004512:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004516:	4622      	mov	r2, r4
 8004518:	462b      	mov	r3, r5
 800451a:	f04f 0000 	mov.w	r0, #0
 800451e:	f04f 0100 	mov.w	r1, #0
 8004522:	0159      	lsls	r1, r3, #5
 8004524:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004528:	0150      	lsls	r0, r2, #5
 800452a:	4602      	mov	r2, r0
 800452c:	460b      	mov	r3, r1
 800452e:	4621      	mov	r1, r4
 8004530:	1a51      	subs	r1, r2, r1
 8004532:	6439      	str	r1, [r7, #64]	@ 0x40
 8004534:	4629      	mov	r1, r5
 8004536:	eb63 0301 	sbc.w	r3, r3, r1
 800453a:	647b      	str	r3, [r7, #68]	@ 0x44
 800453c:	f04f 0200 	mov.w	r2, #0
 8004540:	f04f 0300 	mov.w	r3, #0
 8004544:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8004548:	4649      	mov	r1, r9
 800454a:	018b      	lsls	r3, r1, #6
 800454c:	4641      	mov	r1, r8
 800454e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004552:	4641      	mov	r1, r8
 8004554:	018a      	lsls	r2, r1, #6
 8004556:	4641      	mov	r1, r8
 8004558:	1a51      	subs	r1, r2, r1
 800455a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800455c:	4649      	mov	r1, r9
 800455e:	eb63 0301 	sbc.w	r3, r3, r1
 8004562:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004564:	f04f 0200 	mov.w	r2, #0
 8004568:	f04f 0300 	mov.w	r3, #0
 800456c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8004570:	4649      	mov	r1, r9
 8004572:	00cb      	lsls	r3, r1, #3
 8004574:	4641      	mov	r1, r8
 8004576:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800457a:	4641      	mov	r1, r8
 800457c:	00ca      	lsls	r2, r1, #3
 800457e:	4610      	mov	r0, r2
 8004580:	4619      	mov	r1, r3
 8004582:	4603      	mov	r3, r0
 8004584:	4622      	mov	r2, r4
 8004586:	189b      	adds	r3, r3, r2
 8004588:	633b      	str	r3, [r7, #48]	@ 0x30
 800458a:	462b      	mov	r3, r5
 800458c:	460a      	mov	r2, r1
 800458e:	eb42 0303 	adc.w	r3, r2, r3
 8004592:	637b      	str	r3, [r7, #52]	@ 0x34
 8004594:	f04f 0200 	mov.w	r2, #0
 8004598:	f04f 0300 	mov.w	r3, #0
 800459c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80045a0:	4629      	mov	r1, r5
 80045a2:	024b      	lsls	r3, r1, #9
 80045a4:	4621      	mov	r1, r4
 80045a6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80045aa:	4621      	mov	r1, r4
 80045ac:	024a      	lsls	r2, r1, #9
 80045ae:	4610      	mov	r0, r2
 80045b0:	4619      	mov	r1, r3
 80045b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80045b6:	2200      	movs	r2, #0
 80045b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80045bc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80045c0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80045c4:	f7fb fe74 	bl	80002b0 <__aeabi_uldivmod>
 80045c8:	4602      	mov	r2, r0
 80045ca:	460b      	mov	r3, r1
 80045cc:	4613      	mov	r3, r2
 80045ce:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80045d2:	e067      	b.n	80046a4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80045d4:	4b75      	ldr	r3, [pc, #468]	@ (80047ac <HAL_RCC_GetSysClockFreq+0x354>)
 80045d6:	685b      	ldr	r3, [r3, #4]
 80045d8:	099b      	lsrs	r3, r3, #6
 80045da:	2200      	movs	r2, #0
 80045dc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80045e0:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80045e4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80045e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045ec:	67bb      	str	r3, [r7, #120]	@ 0x78
 80045ee:	2300      	movs	r3, #0
 80045f0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80045f2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80045f6:	4622      	mov	r2, r4
 80045f8:	462b      	mov	r3, r5
 80045fa:	f04f 0000 	mov.w	r0, #0
 80045fe:	f04f 0100 	mov.w	r1, #0
 8004602:	0159      	lsls	r1, r3, #5
 8004604:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004608:	0150      	lsls	r0, r2, #5
 800460a:	4602      	mov	r2, r0
 800460c:	460b      	mov	r3, r1
 800460e:	4621      	mov	r1, r4
 8004610:	1a51      	subs	r1, r2, r1
 8004612:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004614:	4629      	mov	r1, r5
 8004616:	eb63 0301 	sbc.w	r3, r3, r1
 800461a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800461c:	f04f 0200 	mov.w	r2, #0
 8004620:	f04f 0300 	mov.w	r3, #0
 8004624:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8004628:	4649      	mov	r1, r9
 800462a:	018b      	lsls	r3, r1, #6
 800462c:	4641      	mov	r1, r8
 800462e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004632:	4641      	mov	r1, r8
 8004634:	018a      	lsls	r2, r1, #6
 8004636:	4641      	mov	r1, r8
 8004638:	ebb2 0a01 	subs.w	sl, r2, r1
 800463c:	4649      	mov	r1, r9
 800463e:	eb63 0b01 	sbc.w	fp, r3, r1
 8004642:	f04f 0200 	mov.w	r2, #0
 8004646:	f04f 0300 	mov.w	r3, #0
 800464a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800464e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004652:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004656:	4692      	mov	sl, r2
 8004658:	469b      	mov	fp, r3
 800465a:	4623      	mov	r3, r4
 800465c:	eb1a 0303 	adds.w	r3, sl, r3
 8004660:	623b      	str	r3, [r7, #32]
 8004662:	462b      	mov	r3, r5
 8004664:	eb4b 0303 	adc.w	r3, fp, r3
 8004668:	627b      	str	r3, [r7, #36]	@ 0x24
 800466a:	f04f 0200 	mov.w	r2, #0
 800466e:	f04f 0300 	mov.w	r3, #0
 8004672:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8004676:	4629      	mov	r1, r5
 8004678:	028b      	lsls	r3, r1, #10
 800467a:	4621      	mov	r1, r4
 800467c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004680:	4621      	mov	r1, r4
 8004682:	028a      	lsls	r2, r1, #10
 8004684:	4610      	mov	r0, r2
 8004686:	4619      	mov	r1, r3
 8004688:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800468c:	2200      	movs	r2, #0
 800468e:	673b      	str	r3, [r7, #112]	@ 0x70
 8004690:	677a      	str	r2, [r7, #116]	@ 0x74
 8004692:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8004696:	f7fb fe0b 	bl	80002b0 <__aeabi_uldivmod>
 800469a:	4602      	mov	r2, r0
 800469c:	460b      	mov	r3, r1
 800469e:	4613      	mov	r3, r2
 80046a0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80046a4:	4b41      	ldr	r3, [pc, #260]	@ (80047ac <HAL_RCC_GetSysClockFreq+0x354>)
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	0c1b      	lsrs	r3, r3, #16
 80046aa:	f003 0303 	and.w	r3, r3, #3
 80046ae:	3301      	adds	r3, #1
 80046b0:	005b      	lsls	r3, r3, #1
 80046b2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80046b6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80046ba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80046be:	fbb2 f3f3 	udiv	r3, r2, r3
 80046c2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80046c6:	e0eb      	b.n	80048a0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80046c8:	4b38      	ldr	r3, [pc, #224]	@ (80047ac <HAL_RCC_GetSysClockFreq+0x354>)
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80046d0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80046d4:	4b35      	ldr	r3, [pc, #212]	@ (80047ac <HAL_RCC_GetSysClockFreq+0x354>)
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d06b      	beq.n	80047b8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046e0:	4b32      	ldr	r3, [pc, #200]	@ (80047ac <HAL_RCC_GetSysClockFreq+0x354>)
 80046e2:	685b      	ldr	r3, [r3, #4]
 80046e4:	099b      	lsrs	r3, r3, #6
 80046e6:	2200      	movs	r2, #0
 80046e8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80046ea:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80046ec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80046ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046f2:	663b      	str	r3, [r7, #96]	@ 0x60
 80046f4:	2300      	movs	r3, #0
 80046f6:	667b      	str	r3, [r7, #100]	@ 0x64
 80046f8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80046fc:	4622      	mov	r2, r4
 80046fe:	462b      	mov	r3, r5
 8004700:	f04f 0000 	mov.w	r0, #0
 8004704:	f04f 0100 	mov.w	r1, #0
 8004708:	0159      	lsls	r1, r3, #5
 800470a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800470e:	0150      	lsls	r0, r2, #5
 8004710:	4602      	mov	r2, r0
 8004712:	460b      	mov	r3, r1
 8004714:	4621      	mov	r1, r4
 8004716:	1a51      	subs	r1, r2, r1
 8004718:	61b9      	str	r1, [r7, #24]
 800471a:	4629      	mov	r1, r5
 800471c:	eb63 0301 	sbc.w	r3, r3, r1
 8004720:	61fb      	str	r3, [r7, #28]
 8004722:	f04f 0200 	mov.w	r2, #0
 8004726:	f04f 0300 	mov.w	r3, #0
 800472a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800472e:	4659      	mov	r1, fp
 8004730:	018b      	lsls	r3, r1, #6
 8004732:	4651      	mov	r1, sl
 8004734:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004738:	4651      	mov	r1, sl
 800473a:	018a      	lsls	r2, r1, #6
 800473c:	4651      	mov	r1, sl
 800473e:	ebb2 0801 	subs.w	r8, r2, r1
 8004742:	4659      	mov	r1, fp
 8004744:	eb63 0901 	sbc.w	r9, r3, r1
 8004748:	f04f 0200 	mov.w	r2, #0
 800474c:	f04f 0300 	mov.w	r3, #0
 8004750:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004754:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004758:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800475c:	4690      	mov	r8, r2
 800475e:	4699      	mov	r9, r3
 8004760:	4623      	mov	r3, r4
 8004762:	eb18 0303 	adds.w	r3, r8, r3
 8004766:	613b      	str	r3, [r7, #16]
 8004768:	462b      	mov	r3, r5
 800476a:	eb49 0303 	adc.w	r3, r9, r3
 800476e:	617b      	str	r3, [r7, #20]
 8004770:	f04f 0200 	mov.w	r2, #0
 8004774:	f04f 0300 	mov.w	r3, #0
 8004778:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800477c:	4629      	mov	r1, r5
 800477e:	024b      	lsls	r3, r1, #9
 8004780:	4621      	mov	r1, r4
 8004782:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004786:	4621      	mov	r1, r4
 8004788:	024a      	lsls	r2, r1, #9
 800478a:	4610      	mov	r0, r2
 800478c:	4619      	mov	r1, r3
 800478e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004792:	2200      	movs	r2, #0
 8004794:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004796:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8004798:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800479c:	f7fb fd88 	bl	80002b0 <__aeabi_uldivmod>
 80047a0:	4602      	mov	r2, r0
 80047a2:	460b      	mov	r3, r1
 80047a4:	4613      	mov	r3, r2
 80047a6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80047aa:	e065      	b.n	8004878 <HAL_RCC_GetSysClockFreq+0x420>
 80047ac:	40023800 	.word	0x40023800
 80047b0:	00f42400 	.word	0x00f42400
 80047b4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80047b8:	4b3d      	ldr	r3, [pc, #244]	@ (80048b0 <HAL_RCC_GetSysClockFreq+0x458>)
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	099b      	lsrs	r3, r3, #6
 80047be:	2200      	movs	r2, #0
 80047c0:	4618      	mov	r0, r3
 80047c2:	4611      	mov	r1, r2
 80047c4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80047c8:	653b      	str	r3, [r7, #80]	@ 0x50
 80047ca:	2300      	movs	r3, #0
 80047cc:	657b      	str	r3, [r7, #84]	@ 0x54
 80047ce:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80047d2:	4642      	mov	r2, r8
 80047d4:	464b      	mov	r3, r9
 80047d6:	f04f 0000 	mov.w	r0, #0
 80047da:	f04f 0100 	mov.w	r1, #0
 80047de:	0159      	lsls	r1, r3, #5
 80047e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80047e4:	0150      	lsls	r0, r2, #5
 80047e6:	4602      	mov	r2, r0
 80047e8:	460b      	mov	r3, r1
 80047ea:	4641      	mov	r1, r8
 80047ec:	1a51      	subs	r1, r2, r1
 80047ee:	60b9      	str	r1, [r7, #8]
 80047f0:	4649      	mov	r1, r9
 80047f2:	eb63 0301 	sbc.w	r3, r3, r1
 80047f6:	60fb      	str	r3, [r7, #12]
 80047f8:	f04f 0200 	mov.w	r2, #0
 80047fc:	f04f 0300 	mov.w	r3, #0
 8004800:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004804:	4659      	mov	r1, fp
 8004806:	018b      	lsls	r3, r1, #6
 8004808:	4651      	mov	r1, sl
 800480a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800480e:	4651      	mov	r1, sl
 8004810:	018a      	lsls	r2, r1, #6
 8004812:	4651      	mov	r1, sl
 8004814:	1a54      	subs	r4, r2, r1
 8004816:	4659      	mov	r1, fp
 8004818:	eb63 0501 	sbc.w	r5, r3, r1
 800481c:	f04f 0200 	mov.w	r2, #0
 8004820:	f04f 0300 	mov.w	r3, #0
 8004824:	00eb      	lsls	r3, r5, #3
 8004826:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800482a:	00e2      	lsls	r2, r4, #3
 800482c:	4614      	mov	r4, r2
 800482e:	461d      	mov	r5, r3
 8004830:	4643      	mov	r3, r8
 8004832:	18e3      	adds	r3, r4, r3
 8004834:	603b      	str	r3, [r7, #0]
 8004836:	464b      	mov	r3, r9
 8004838:	eb45 0303 	adc.w	r3, r5, r3
 800483c:	607b      	str	r3, [r7, #4]
 800483e:	f04f 0200 	mov.w	r2, #0
 8004842:	f04f 0300 	mov.w	r3, #0
 8004846:	e9d7 4500 	ldrd	r4, r5, [r7]
 800484a:	4629      	mov	r1, r5
 800484c:	028b      	lsls	r3, r1, #10
 800484e:	4621      	mov	r1, r4
 8004850:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004854:	4621      	mov	r1, r4
 8004856:	028a      	lsls	r2, r1, #10
 8004858:	4610      	mov	r0, r2
 800485a:	4619      	mov	r1, r3
 800485c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004860:	2200      	movs	r2, #0
 8004862:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004864:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004866:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800486a:	f7fb fd21 	bl	80002b0 <__aeabi_uldivmod>
 800486e:	4602      	mov	r2, r0
 8004870:	460b      	mov	r3, r1
 8004872:	4613      	mov	r3, r2
 8004874:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004878:	4b0d      	ldr	r3, [pc, #52]	@ (80048b0 <HAL_RCC_GetSysClockFreq+0x458>)
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	0f1b      	lsrs	r3, r3, #28
 800487e:	f003 0307 	and.w	r3, r3, #7
 8004882:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8004886:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800488a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800488e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004892:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004896:	e003      	b.n	80048a0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004898:	4b06      	ldr	r3, [pc, #24]	@ (80048b4 <HAL_RCC_GetSysClockFreq+0x45c>)
 800489a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800489e:	bf00      	nop
    }
  }
  return sysclockfreq;
 80048a0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80048a4:	4618      	mov	r0, r3
 80048a6:	37b8      	adds	r7, #184	@ 0xb8
 80048a8:	46bd      	mov	sp, r7
 80048aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80048ae:	bf00      	nop
 80048b0:	40023800 	.word	0x40023800
 80048b4:	00f42400 	.word	0x00f42400

080048b8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b086      	sub	sp, #24
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d101      	bne.n	80048ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80048c6:	2301      	movs	r3, #1
 80048c8:	e28d      	b.n	8004de6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f003 0301 	and.w	r3, r3, #1
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	f000 8083 	beq.w	80049de <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80048d8:	4b94      	ldr	r3, [pc, #592]	@ (8004b2c <HAL_RCC_OscConfig+0x274>)
 80048da:	689b      	ldr	r3, [r3, #8]
 80048dc:	f003 030c 	and.w	r3, r3, #12
 80048e0:	2b04      	cmp	r3, #4
 80048e2:	d019      	beq.n	8004918 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80048e4:	4b91      	ldr	r3, [pc, #580]	@ (8004b2c <HAL_RCC_OscConfig+0x274>)
 80048e6:	689b      	ldr	r3, [r3, #8]
 80048e8:	f003 030c 	and.w	r3, r3, #12
        || \
 80048ec:	2b08      	cmp	r3, #8
 80048ee:	d106      	bne.n	80048fe <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80048f0:	4b8e      	ldr	r3, [pc, #568]	@ (8004b2c <HAL_RCC_OscConfig+0x274>)
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80048f8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80048fc:	d00c      	beq.n	8004918 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80048fe:	4b8b      	ldr	r3, [pc, #556]	@ (8004b2c <HAL_RCC_OscConfig+0x274>)
 8004900:	689b      	ldr	r3, [r3, #8]
 8004902:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004906:	2b0c      	cmp	r3, #12
 8004908:	d112      	bne.n	8004930 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800490a:	4b88      	ldr	r3, [pc, #544]	@ (8004b2c <HAL_RCC_OscConfig+0x274>)
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004912:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004916:	d10b      	bne.n	8004930 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004918:	4b84      	ldr	r3, [pc, #528]	@ (8004b2c <HAL_RCC_OscConfig+0x274>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004920:	2b00      	cmp	r3, #0
 8004922:	d05b      	beq.n	80049dc <HAL_RCC_OscConfig+0x124>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	685b      	ldr	r3, [r3, #4]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d157      	bne.n	80049dc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800492c:	2301      	movs	r3, #1
 800492e:	e25a      	b.n	8004de6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004938:	d106      	bne.n	8004948 <HAL_RCC_OscConfig+0x90>
 800493a:	4b7c      	ldr	r3, [pc, #496]	@ (8004b2c <HAL_RCC_OscConfig+0x274>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4a7b      	ldr	r2, [pc, #492]	@ (8004b2c <HAL_RCC_OscConfig+0x274>)
 8004940:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004944:	6013      	str	r3, [r2, #0]
 8004946:	e01d      	b.n	8004984 <HAL_RCC_OscConfig+0xcc>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004950:	d10c      	bne.n	800496c <HAL_RCC_OscConfig+0xb4>
 8004952:	4b76      	ldr	r3, [pc, #472]	@ (8004b2c <HAL_RCC_OscConfig+0x274>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4a75      	ldr	r2, [pc, #468]	@ (8004b2c <HAL_RCC_OscConfig+0x274>)
 8004958:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800495c:	6013      	str	r3, [r2, #0]
 800495e:	4b73      	ldr	r3, [pc, #460]	@ (8004b2c <HAL_RCC_OscConfig+0x274>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a72      	ldr	r2, [pc, #456]	@ (8004b2c <HAL_RCC_OscConfig+0x274>)
 8004964:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004968:	6013      	str	r3, [r2, #0]
 800496a:	e00b      	b.n	8004984 <HAL_RCC_OscConfig+0xcc>
 800496c:	4b6f      	ldr	r3, [pc, #444]	@ (8004b2c <HAL_RCC_OscConfig+0x274>)
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a6e      	ldr	r2, [pc, #440]	@ (8004b2c <HAL_RCC_OscConfig+0x274>)
 8004972:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004976:	6013      	str	r3, [r2, #0]
 8004978:	4b6c      	ldr	r3, [pc, #432]	@ (8004b2c <HAL_RCC_OscConfig+0x274>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4a6b      	ldr	r2, [pc, #428]	@ (8004b2c <HAL_RCC_OscConfig+0x274>)
 800497e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004982:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d013      	beq.n	80049b4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800498c:	f7fc ffc6 	bl	800191c <HAL_GetTick>
 8004990:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004992:	e008      	b.n	80049a6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004994:	f7fc ffc2 	bl	800191c <HAL_GetTick>
 8004998:	4602      	mov	r2, r0
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	1ad3      	subs	r3, r2, r3
 800499e:	2b64      	cmp	r3, #100	@ 0x64
 80049a0:	d901      	bls.n	80049a6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80049a2:	2303      	movs	r3, #3
 80049a4:	e21f      	b.n	8004de6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049a6:	4b61      	ldr	r3, [pc, #388]	@ (8004b2c <HAL_RCC_OscConfig+0x274>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d0f0      	beq.n	8004994 <HAL_RCC_OscConfig+0xdc>
 80049b2:	e014      	b.n	80049de <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049b4:	f7fc ffb2 	bl	800191c <HAL_GetTick>
 80049b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049ba:	e008      	b.n	80049ce <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049bc:	f7fc ffae 	bl	800191c <HAL_GetTick>
 80049c0:	4602      	mov	r2, r0
 80049c2:	693b      	ldr	r3, [r7, #16]
 80049c4:	1ad3      	subs	r3, r2, r3
 80049c6:	2b64      	cmp	r3, #100	@ 0x64
 80049c8:	d901      	bls.n	80049ce <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80049ca:	2303      	movs	r3, #3
 80049cc:	e20b      	b.n	8004de6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049ce:	4b57      	ldr	r3, [pc, #348]	@ (8004b2c <HAL_RCC_OscConfig+0x274>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d1f0      	bne.n	80049bc <HAL_RCC_OscConfig+0x104>
 80049da:	e000      	b.n	80049de <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f003 0302 	and.w	r3, r3, #2
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d06f      	beq.n	8004aca <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80049ea:	4b50      	ldr	r3, [pc, #320]	@ (8004b2c <HAL_RCC_OscConfig+0x274>)
 80049ec:	689b      	ldr	r3, [r3, #8]
 80049ee:	f003 030c 	and.w	r3, r3, #12
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d017      	beq.n	8004a26 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80049f6:	4b4d      	ldr	r3, [pc, #308]	@ (8004b2c <HAL_RCC_OscConfig+0x274>)
 80049f8:	689b      	ldr	r3, [r3, #8]
 80049fa:	f003 030c 	and.w	r3, r3, #12
        || \
 80049fe:	2b08      	cmp	r3, #8
 8004a00:	d105      	bne.n	8004a0e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004a02:	4b4a      	ldr	r3, [pc, #296]	@ (8004b2c <HAL_RCC_OscConfig+0x274>)
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d00b      	beq.n	8004a26 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a0e:	4b47      	ldr	r3, [pc, #284]	@ (8004b2c <HAL_RCC_OscConfig+0x274>)
 8004a10:	689b      	ldr	r3, [r3, #8]
 8004a12:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004a16:	2b0c      	cmp	r3, #12
 8004a18:	d11c      	bne.n	8004a54 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a1a:	4b44      	ldr	r3, [pc, #272]	@ (8004b2c <HAL_RCC_OscConfig+0x274>)
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d116      	bne.n	8004a54 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a26:	4b41      	ldr	r3, [pc, #260]	@ (8004b2c <HAL_RCC_OscConfig+0x274>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f003 0302 	and.w	r3, r3, #2
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d005      	beq.n	8004a3e <HAL_RCC_OscConfig+0x186>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	68db      	ldr	r3, [r3, #12]
 8004a36:	2b01      	cmp	r3, #1
 8004a38:	d001      	beq.n	8004a3e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	e1d3      	b.n	8004de6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a3e:	4b3b      	ldr	r3, [pc, #236]	@ (8004b2c <HAL_RCC_OscConfig+0x274>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	691b      	ldr	r3, [r3, #16]
 8004a4a:	00db      	lsls	r3, r3, #3
 8004a4c:	4937      	ldr	r1, [pc, #220]	@ (8004b2c <HAL_RCC_OscConfig+0x274>)
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a52:	e03a      	b.n	8004aca <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	68db      	ldr	r3, [r3, #12]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d020      	beq.n	8004a9e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a5c:	4b34      	ldr	r3, [pc, #208]	@ (8004b30 <HAL_RCC_OscConfig+0x278>)
 8004a5e:	2201      	movs	r2, #1
 8004a60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a62:	f7fc ff5b 	bl	800191c <HAL_GetTick>
 8004a66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a68:	e008      	b.n	8004a7c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a6a:	f7fc ff57 	bl	800191c <HAL_GetTick>
 8004a6e:	4602      	mov	r2, r0
 8004a70:	693b      	ldr	r3, [r7, #16]
 8004a72:	1ad3      	subs	r3, r2, r3
 8004a74:	2b02      	cmp	r3, #2
 8004a76:	d901      	bls.n	8004a7c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004a78:	2303      	movs	r3, #3
 8004a7a:	e1b4      	b.n	8004de6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a7c:	4b2b      	ldr	r3, [pc, #172]	@ (8004b2c <HAL_RCC_OscConfig+0x274>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f003 0302 	and.w	r3, r3, #2
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d0f0      	beq.n	8004a6a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a88:	4b28      	ldr	r3, [pc, #160]	@ (8004b2c <HAL_RCC_OscConfig+0x274>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	691b      	ldr	r3, [r3, #16]
 8004a94:	00db      	lsls	r3, r3, #3
 8004a96:	4925      	ldr	r1, [pc, #148]	@ (8004b2c <HAL_RCC_OscConfig+0x274>)
 8004a98:	4313      	orrs	r3, r2
 8004a9a:	600b      	str	r3, [r1, #0]
 8004a9c:	e015      	b.n	8004aca <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a9e:	4b24      	ldr	r3, [pc, #144]	@ (8004b30 <HAL_RCC_OscConfig+0x278>)
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004aa4:	f7fc ff3a 	bl	800191c <HAL_GetTick>
 8004aa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004aaa:	e008      	b.n	8004abe <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004aac:	f7fc ff36 	bl	800191c <HAL_GetTick>
 8004ab0:	4602      	mov	r2, r0
 8004ab2:	693b      	ldr	r3, [r7, #16]
 8004ab4:	1ad3      	subs	r3, r2, r3
 8004ab6:	2b02      	cmp	r3, #2
 8004ab8:	d901      	bls.n	8004abe <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004aba:	2303      	movs	r3, #3
 8004abc:	e193      	b.n	8004de6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004abe:	4b1b      	ldr	r3, [pc, #108]	@ (8004b2c <HAL_RCC_OscConfig+0x274>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f003 0302 	and.w	r3, r3, #2
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d1f0      	bne.n	8004aac <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f003 0308 	and.w	r3, r3, #8
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d036      	beq.n	8004b44 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	695b      	ldr	r3, [r3, #20]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d016      	beq.n	8004b0c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ade:	4b15      	ldr	r3, [pc, #84]	@ (8004b34 <HAL_RCC_OscConfig+0x27c>)
 8004ae0:	2201      	movs	r2, #1
 8004ae2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ae4:	f7fc ff1a 	bl	800191c <HAL_GetTick>
 8004ae8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004aea:	e008      	b.n	8004afe <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004aec:	f7fc ff16 	bl	800191c <HAL_GetTick>
 8004af0:	4602      	mov	r2, r0
 8004af2:	693b      	ldr	r3, [r7, #16]
 8004af4:	1ad3      	subs	r3, r2, r3
 8004af6:	2b02      	cmp	r3, #2
 8004af8:	d901      	bls.n	8004afe <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004afa:	2303      	movs	r3, #3
 8004afc:	e173      	b.n	8004de6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004afe:	4b0b      	ldr	r3, [pc, #44]	@ (8004b2c <HAL_RCC_OscConfig+0x274>)
 8004b00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b02:	f003 0302 	and.w	r3, r3, #2
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d0f0      	beq.n	8004aec <HAL_RCC_OscConfig+0x234>
 8004b0a:	e01b      	b.n	8004b44 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b0c:	4b09      	ldr	r3, [pc, #36]	@ (8004b34 <HAL_RCC_OscConfig+0x27c>)
 8004b0e:	2200      	movs	r2, #0
 8004b10:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b12:	f7fc ff03 	bl	800191c <HAL_GetTick>
 8004b16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b18:	e00e      	b.n	8004b38 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b1a:	f7fc feff 	bl	800191c <HAL_GetTick>
 8004b1e:	4602      	mov	r2, r0
 8004b20:	693b      	ldr	r3, [r7, #16]
 8004b22:	1ad3      	subs	r3, r2, r3
 8004b24:	2b02      	cmp	r3, #2
 8004b26:	d907      	bls.n	8004b38 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004b28:	2303      	movs	r3, #3
 8004b2a:	e15c      	b.n	8004de6 <HAL_RCC_OscConfig+0x52e>
 8004b2c:	40023800 	.word	0x40023800
 8004b30:	42470000 	.word	0x42470000
 8004b34:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b38:	4b8a      	ldr	r3, [pc, #552]	@ (8004d64 <HAL_RCC_OscConfig+0x4ac>)
 8004b3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b3c:	f003 0302 	and.w	r3, r3, #2
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d1ea      	bne.n	8004b1a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f003 0304 	and.w	r3, r3, #4
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	f000 8097 	beq.w	8004c80 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b52:	2300      	movs	r3, #0
 8004b54:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b56:	4b83      	ldr	r3, [pc, #524]	@ (8004d64 <HAL_RCC_OscConfig+0x4ac>)
 8004b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d10f      	bne.n	8004b82 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b62:	2300      	movs	r3, #0
 8004b64:	60bb      	str	r3, [r7, #8]
 8004b66:	4b7f      	ldr	r3, [pc, #508]	@ (8004d64 <HAL_RCC_OscConfig+0x4ac>)
 8004b68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b6a:	4a7e      	ldr	r2, [pc, #504]	@ (8004d64 <HAL_RCC_OscConfig+0x4ac>)
 8004b6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b70:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b72:	4b7c      	ldr	r3, [pc, #496]	@ (8004d64 <HAL_RCC_OscConfig+0x4ac>)
 8004b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b7a:	60bb      	str	r3, [r7, #8]
 8004b7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b82:	4b79      	ldr	r3, [pc, #484]	@ (8004d68 <HAL_RCC_OscConfig+0x4b0>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d118      	bne.n	8004bc0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b8e:	4b76      	ldr	r3, [pc, #472]	@ (8004d68 <HAL_RCC_OscConfig+0x4b0>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	4a75      	ldr	r2, [pc, #468]	@ (8004d68 <HAL_RCC_OscConfig+0x4b0>)
 8004b94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b9a:	f7fc febf 	bl	800191c <HAL_GetTick>
 8004b9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ba0:	e008      	b.n	8004bb4 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ba2:	f7fc febb 	bl	800191c <HAL_GetTick>
 8004ba6:	4602      	mov	r2, r0
 8004ba8:	693b      	ldr	r3, [r7, #16]
 8004baa:	1ad3      	subs	r3, r2, r3
 8004bac:	2b02      	cmp	r3, #2
 8004bae:	d901      	bls.n	8004bb4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004bb0:	2303      	movs	r3, #3
 8004bb2:	e118      	b.n	8004de6 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bb4:	4b6c      	ldr	r3, [pc, #432]	@ (8004d68 <HAL_RCC_OscConfig+0x4b0>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d0f0      	beq.n	8004ba2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	689b      	ldr	r3, [r3, #8]
 8004bc4:	2b01      	cmp	r3, #1
 8004bc6:	d106      	bne.n	8004bd6 <HAL_RCC_OscConfig+0x31e>
 8004bc8:	4b66      	ldr	r3, [pc, #408]	@ (8004d64 <HAL_RCC_OscConfig+0x4ac>)
 8004bca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bcc:	4a65      	ldr	r2, [pc, #404]	@ (8004d64 <HAL_RCC_OscConfig+0x4ac>)
 8004bce:	f043 0301 	orr.w	r3, r3, #1
 8004bd2:	6713      	str	r3, [r2, #112]	@ 0x70
 8004bd4:	e01c      	b.n	8004c10 <HAL_RCC_OscConfig+0x358>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	689b      	ldr	r3, [r3, #8]
 8004bda:	2b05      	cmp	r3, #5
 8004bdc:	d10c      	bne.n	8004bf8 <HAL_RCC_OscConfig+0x340>
 8004bde:	4b61      	ldr	r3, [pc, #388]	@ (8004d64 <HAL_RCC_OscConfig+0x4ac>)
 8004be0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004be2:	4a60      	ldr	r2, [pc, #384]	@ (8004d64 <HAL_RCC_OscConfig+0x4ac>)
 8004be4:	f043 0304 	orr.w	r3, r3, #4
 8004be8:	6713      	str	r3, [r2, #112]	@ 0x70
 8004bea:	4b5e      	ldr	r3, [pc, #376]	@ (8004d64 <HAL_RCC_OscConfig+0x4ac>)
 8004bec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bee:	4a5d      	ldr	r2, [pc, #372]	@ (8004d64 <HAL_RCC_OscConfig+0x4ac>)
 8004bf0:	f043 0301 	orr.w	r3, r3, #1
 8004bf4:	6713      	str	r3, [r2, #112]	@ 0x70
 8004bf6:	e00b      	b.n	8004c10 <HAL_RCC_OscConfig+0x358>
 8004bf8:	4b5a      	ldr	r3, [pc, #360]	@ (8004d64 <HAL_RCC_OscConfig+0x4ac>)
 8004bfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bfc:	4a59      	ldr	r2, [pc, #356]	@ (8004d64 <HAL_RCC_OscConfig+0x4ac>)
 8004bfe:	f023 0301 	bic.w	r3, r3, #1
 8004c02:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c04:	4b57      	ldr	r3, [pc, #348]	@ (8004d64 <HAL_RCC_OscConfig+0x4ac>)
 8004c06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c08:	4a56      	ldr	r2, [pc, #344]	@ (8004d64 <HAL_RCC_OscConfig+0x4ac>)
 8004c0a:	f023 0304 	bic.w	r3, r3, #4
 8004c0e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	689b      	ldr	r3, [r3, #8]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d015      	beq.n	8004c44 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c18:	f7fc fe80 	bl	800191c <HAL_GetTick>
 8004c1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c1e:	e00a      	b.n	8004c36 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c20:	f7fc fe7c 	bl	800191c <HAL_GetTick>
 8004c24:	4602      	mov	r2, r0
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	1ad3      	subs	r3, r2, r3
 8004c2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d901      	bls.n	8004c36 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004c32:	2303      	movs	r3, #3
 8004c34:	e0d7      	b.n	8004de6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c36:	4b4b      	ldr	r3, [pc, #300]	@ (8004d64 <HAL_RCC_OscConfig+0x4ac>)
 8004c38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c3a:	f003 0302 	and.w	r3, r3, #2
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d0ee      	beq.n	8004c20 <HAL_RCC_OscConfig+0x368>
 8004c42:	e014      	b.n	8004c6e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c44:	f7fc fe6a 	bl	800191c <HAL_GetTick>
 8004c48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c4a:	e00a      	b.n	8004c62 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c4c:	f7fc fe66 	bl	800191c <HAL_GetTick>
 8004c50:	4602      	mov	r2, r0
 8004c52:	693b      	ldr	r3, [r7, #16]
 8004c54:	1ad3      	subs	r3, r2, r3
 8004c56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d901      	bls.n	8004c62 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004c5e:	2303      	movs	r3, #3
 8004c60:	e0c1      	b.n	8004de6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c62:	4b40      	ldr	r3, [pc, #256]	@ (8004d64 <HAL_RCC_OscConfig+0x4ac>)
 8004c64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c66:	f003 0302 	and.w	r3, r3, #2
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d1ee      	bne.n	8004c4c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004c6e:	7dfb      	ldrb	r3, [r7, #23]
 8004c70:	2b01      	cmp	r3, #1
 8004c72:	d105      	bne.n	8004c80 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c74:	4b3b      	ldr	r3, [pc, #236]	@ (8004d64 <HAL_RCC_OscConfig+0x4ac>)
 8004c76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c78:	4a3a      	ldr	r2, [pc, #232]	@ (8004d64 <HAL_RCC_OscConfig+0x4ac>)
 8004c7a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c7e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	699b      	ldr	r3, [r3, #24]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	f000 80ad 	beq.w	8004de4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004c8a:	4b36      	ldr	r3, [pc, #216]	@ (8004d64 <HAL_RCC_OscConfig+0x4ac>)
 8004c8c:	689b      	ldr	r3, [r3, #8]
 8004c8e:	f003 030c 	and.w	r3, r3, #12
 8004c92:	2b08      	cmp	r3, #8
 8004c94:	d060      	beq.n	8004d58 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	699b      	ldr	r3, [r3, #24]
 8004c9a:	2b02      	cmp	r3, #2
 8004c9c:	d145      	bne.n	8004d2a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c9e:	4b33      	ldr	r3, [pc, #204]	@ (8004d6c <HAL_RCC_OscConfig+0x4b4>)
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ca4:	f7fc fe3a 	bl	800191c <HAL_GetTick>
 8004ca8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004caa:	e008      	b.n	8004cbe <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cac:	f7fc fe36 	bl	800191c <HAL_GetTick>
 8004cb0:	4602      	mov	r2, r0
 8004cb2:	693b      	ldr	r3, [r7, #16]
 8004cb4:	1ad3      	subs	r3, r2, r3
 8004cb6:	2b02      	cmp	r3, #2
 8004cb8:	d901      	bls.n	8004cbe <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004cba:	2303      	movs	r3, #3
 8004cbc:	e093      	b.n	8004de6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004cbe:	4b29      	ldr	r3, [pc, #164]	@ (8004d64 <HAL_RCC_OscConfig+0x4ac>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d1f0      	bne.n	8004cac <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	69da      	ldr	r2, [r3, #28]
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6a1b      	ldr	r3, [r3, #32]
 8004cd2:	431a      	orrs	r2, r3
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cd8:	019b      	lsls	r3, r3, #6
 8004cda:	431a      	orrs	r2, r3
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ce0:	085b      	lsrs	r3, r3, #1
 8004ce2:	3b01      	subs	r3, #1
 8004ce4:	041b      	lsls	r3, r3, #16
 8004ce6:	431a      	orrs	r2, r3
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cec:	061b      	lsls	r3, r3, #24
 8004cee:	431a      	orrs	r2, r3
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cf4:	071b      	lsls	r3, r3, #28
 8004cf6:	491b      	ldr	r1, [pc, #108]	@ (8004d64 <HAL_RCC_OscConfig+0x4ac>)
 8004cf8:	4313      	orrs	r3, r2
 8004cfa:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004cfc:	4b1b      	ldr	r3, [pc, #108]	@ (8004d6c <HAL_RCC_OscConfig+0x4b4>)
 8004cfe:	2201      	movs	r2, #1
 8004d00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d02:	f7fc fe0b 	bl	800191c <HAL_GetTick>
 8004d06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d08:	e008      	b.n	8004d1c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d0a:	f7fc fe07 	bl	800191c <HAL_GetTick>
 8004d0e:	4602      	mov	r2, r0
 8004d10:	693b      	ldr	r3, [r7, #16]
 8004d12:	1ad3      	subs	r3, r2, r3
 8004d14:	2b02      	cmp	r3, #2
 8004d16:	d901      	bls.n	8004d1c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004d18:	2303      	movs	r3, #3
 8004d1a:	e064      	b.n	8004de6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d1c:	4b11      	ldr	r3, [pc, #68]	@ (8004d64 <HAL_RCC_OscConfig+0x4ac>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d0f0      	beq.n	8004d0a <HAL_RCC_OscConfig+0x452>
 8004d28:	e05c      	b.n	8004de4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d2a:	4b10      	ldr	r3, [pc, #64]	@ (8004d6c <HAL_RCC_OscConfig+0x4b4>)
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d30:	f7fc fdf4 	bl	800191c <HAL_GetTick>
 8004d34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d36:	e008      	b.n	8004d4a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d38:	f7fc fdf0 	bl	800191c <HAL_GetTick>
 8004d3c:	4602      	mov	r2, r0
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	1ad3      	subs	r3, r2, r3
 8004d42:	2b02      	cmp	r3, #2
 8004d44:	d901      	bls.n	8004d4a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004d46:	2303      	movs	r3, #3
 8004d48:	e04d      	b.n	8004de6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d4a:	4b06      	ldr	r3, [pc, #24]	@ (8004d64 <HAL_RCC_OscConfig+0x4ac>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d1f0      	bne.n	8004d38 <HAL_RCC_OscConfig+0x480>
 8004d56:	e045      	b.n	8004de4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	699b      	ldr	r3, [r3, #24]
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	d107      	bne.n	8004d70 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004d60:	2301      	movs	r3, #1
 8004d62:	e040      	b.n	8004de6 <HAL_RCC_OscConfig+0x52e>
 8004d64:	40023800 	.word	0x40023800
 8004d68:	40007000 	.word	0x40007000
 8004d6c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004d70:	4b1f      	ldr	r3, [pc, #124]	@ (8004df0 <HAL_RCC_OscConfig+0x538>)
 8004d72:	685b      	ldr	r3, [r3, #4]
 8004d74:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	699b      	ldr	r3, [r3, #24]
 8004d7a:	2b01      	cmp	r3, #1
 8004d7c:	d030      	beq.n	8004de0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d88:	429a      	cmp	r2, r3
 8004d8a:	d129      	bne.n	8004de0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d96:	429a      	cmp	r2, r3
 8004d98:	d122      	bne.n	8004de0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004d9a:	68fa      	ldr	r2, [r7, #12]
 8004d9c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004da0:	4013      	ands	r3, r2
 8004da2:	687a      	ldr	r2, [r7, #4]
 8004da4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004da6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004da8:	4293      	cmp	r3, r2
 8004daa:	d119      	bne.n	8004de0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004db6:	085b      	lsrs	r3, r3, #1
 8004db8:	3b01      	subs	r3, #1
 8004dba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004dbc:	429a      	cmp	r2, r3
 8004dbe:	d10f      	bne.n	8004de0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004dcc:	429a      	cmp	r2, r3
 8004dce:	d107      	bne.n	8004de0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dda:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ddc:	429a      	cmp	r2, r3
 8004dde:	d001      	beq.n	8004de4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004de0:	2301      	movs	r3, #1
 8004de2:	e000      	b.n	8004de6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004de4:	2300      	movs	r3, #0
}
 8004de6:	4618      	mov	r0, r3
 8004de8:	3718      	adds	r7, #24
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bd80      	pop	{r7, pc}
 8004dee:	bf00      	nop
 8004df0:	40023800 	.word	0x40023800

08004df4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b082      	sub	sp, #8
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d101      	bne.n	8004e06 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e02:	2301      	movs	r3, #1
 8004e04:	e041      	b.n	8004e8a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e0c:	b2db      	uxtb	r3, r3
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d106      	bne.n	8004e20 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2200      	movs	r2, #0
 8004e16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004e1a:	6878      	ldr	r0, [r7, #4]
 8004e1c:	f000 f839 	bl	8004e92 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2202      	movs	r2, #2
 8004e24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681a      	ldr	r2, [r3, #0]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	3304      	adds	r3, #4
 8004e30:	4619      	mov	r1, r3
 8004e32:	4610      	mov	r0, r2
 8004e34:	f000 faf4 	bl	8005420 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2201      	movs	r2, #1
 8004e3c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2201      	movs	r2, #1
 8004e44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2201      	movs	r2, #1
 8004e4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2201      	movs	r2, #1
 8004e54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2201      	movs	r2, #1
 8004e64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2201      	movs	r2, #1
 8004e74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2201      	movs	r2, #1
 8004e7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2201      	movs	r2, #1
 8004e84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004e88:	2300      	movs	r3, #0
}
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	3708      	adds	r7, #8
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bd80      	pop	{r7, pc}

08004e92 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004e92:	b480      	push	{r7}
 8004e94:	b083      	sub	sp, #12
 8004e96:	af00      	add	r7, sp, #0
 8004e98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004e9a:	bf00      	nop
 8004e9c:	370c      	adds	r7, #12
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea4:	4770      	bx	lr
	...

08004ea8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	b085      	sub	sp, #20
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004eb6:	b2db      	uxtb	r3, r3
 8004eb8:	2b01      	cmp	r3, #1
 8004eba:	d001      	beq.n	8004ec0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	e04e      	b.n	8004f5e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2202      	movs	r2, #2
 8004ec4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	68da      	ldr	r2, [r3, #12]
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f042 0201 	orr.w	r2, r2, #1
 8004ed6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	4a23      	ldr	r2, [pc, #140]	@ (8004f6c <HAL_TIM_Base_Start_IT+0xc4>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d022      	beq.n	8004f28 <HAL_TIM_Base_Start_IT+0x80>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004eea:	d01d      	beq.n	8004f28 <HAL_TIM_Base_Start_IT+0x80>
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	4a1f      	ldr	r2, [pc, #124]	@ (8004f70 <HAL_TIM_Base_Start_IT+0xc8>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d018      	beq.n	8004f28 <HAL_TIM_Base_Start_IT+0x80>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	4a1e      	ldr	r2, [pc, #120]	@ (8004f74 <HAL_TIM_Base_Start_IT+0xcc>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d013      	beq.n	8004f28 <HAL_TIM_Base_Start_IT+0x80>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	4a1c      	ldr	r2, [pc, #112]	@ (8004f78 <HAL_TIM_Base_Start_IT+0xd0>)
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d00e      	beq.n	8004f28 <HAL_TIM_Base_Start_IT+0x80>
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	4a1b      	ldr	r2, [pc, #108]	@ (8004f7c <HAL_TIM_Base_Start_IT+0xd4>)
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d009      	beq.n	8004f28 <HAL_TIM_Base_Start_IT+0x80>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4a19      	ldr	r2, [pc, #100]	@ (8004f80 <HAL_TIM_Base_Start_IT+0xd8>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d004      	beq.n	8004f28 <HAL_TIM_Base_Start_IT+0x80>
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	4a18      	ldr	r2, [pc, #96]	@ (8004f84 <HAL_TIM_Base_Start_IT+0xdc>)
 8004f24:	4293      	cmp	r3, r2
 8004f26:	d111      	bne.n	8004f4c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	689b      	ldr	r3, [r3, #8]
 8004f2e:	f003 0307 	and.w	r3, r3, #7
 8004f32:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	2b06      	cmp	r3, #6
 8004f38:	d010      	beq.n	8004f5c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	681a      	ldr	r2, [r3, #0]
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f042 0201 	orr.w	r2, r2, #1
 8004f48:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f4a:	e007      	b.n	8004f5c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	681a      	ldr	r2, [r3, #0]
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f042 0201 	orr.w	r2, r2, #1
 8004f5a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004f5c:	2300      	movs	r3, #0
}
 8004f5e:	4618      	mov	r0, r3
 8004f60:	3714      	adds	r7, #20
 8004f62:	46bd      	mov	sp, r7
 8004f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f68:	4770      	bx	lr
 8004f6a:	bf00      	nop
 8004f6c:	40010000 	.word	0x40010000
 8004f70:	40000400 	.word	0x40000400
 8004f74:	40000800 	.word	0x40000800
 8004f78:	40000c00 	.word	0x40000c00
 8004f7c:	40010400 	.word	0x40010400
 8004f80:	40014000 	.word	0x40014000
 8004f84:	40001800 	.word	0x40001800

08004f88 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b086      	sub	sp, #24
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
 8004f90:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d101      	bne.n	8004f9c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004f98:	2301      	movs	r3, #1
 8004f9a:	e097      	b.n	80050cc <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fa2:	b2db      	uxtb	r3, r3
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d106      	bne.n	8004fb6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2200      	movs	r2, #0
 8004fac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004fb0:	6878      	ldr	r0, [r7, #4]
 8004fb2:	f7fc f959 	bl	8001268 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2202      	movs	r2, #2
 8004fba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	687a      	ldr	r2, [r7, #4]
 8004fc6:	6812      	ldr	r2, [r2, #0]
 8004fc8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004fcc:	f023 0307 	bic.w	r3, r3, #7
 8004fd0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681a      	ldr	r2, [r3, #0]
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	3304      	adds	r3, #4
 8004fda:	4619      	mov	r1, r3
 8004fdc:	4610      	mov	r0, r2
 8004fde:	f000 fa1f 	bl	8005420 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	689b      	ldr	r3, [r3, #8]
 8004fe8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	699b      	ldr	r3, [r3, #24]
 8004ff0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	6a1b      	ldr	r3, [r3, #32]
 8004ff8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	697a      	ldr	r2, [r7, #20]
 8005000:	4313      	orrs	r3, r2
 8005002:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005004:	693b      	ldr	r3, [r7, #16]
 8005006:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800500a:	f023 0303 	bic.w	r3, r3, #3
 800500e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	689a      	ldr	r2, [r3, #8]
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	699b      	ldr	r3, [r3, #24]
 8005018:	021b      	lsls	r3, r3, #8
 800501a:	4313      	orrs	r3, r2
 800501c:	693a      	ldr	r2, [r7, #16]
 800501e:	4313      	orrs	r3, r2
 8005020:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005022:	693b      	ldr	r3, [r7, #16]
 8005024:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005028:	f023 030c 	bic.w	r3, r3, #12
 800502c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800502e:	693b      	ldr	r3, [r7, #16]
 8005030:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005034:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005038:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	68da      	ldr	r2, [r3, #12]
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	69db      	ldr	r3, [r3, #28]
 8005042:	021b      	lsls	r3, r3, #8
 8005044:	4313      	orrs	r3, r2
 8005046:	693a      	ldr	r2, [r7, #16]
 8005048:	4313      	orrs	r3, r2
 800504a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	691b      	ldr	r3, [r3, #16]
 8005050:	011a      	lsls	r2, r3, #4
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	6a1b      	ldr	r3, [r3, #32]
 8005056:	031b      	lsls	r3, r3, #12
 8005058:	4313      	orrs	r3, r2
 800505a:	693a      	ldr	r2, [r7, #16]
 800505c:	4313      	orrs	r3, r2
 800505e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005066:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800506e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	685a      	ldr	r2, [r3, #4]
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	695b      	ldr	r3, [r3, #20]
 8005078:	011b      	lsls	r3, r3, #4
 800507a:	4313      	orrs	r3, r2
 800507c:	68fa      	ldr	r2, [r7, #12]
 800507e:	4313      	orrs	r3, r2
 8005080:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	697a      	ldr	r2, [r7, #20]
 8005088:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	693a      	ldr	r2, [r7, #16]
 8005090:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	68fa      	ldr	r2, [r7, #12]
 8005098:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2201      	movs	r2, #1
 800509e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2201      	movs	r2, #1
 80050a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2201      	movs	r2, #1
 80050ae:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2201      	movs	r2, #1
 80050b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2201      	movs	r2, #1
 80050be:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2201      	movs	r2, #1
 80050c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80050ca:	2300      	movs	r3, #0
}
 80050cc:	4618      	mov	r0, r3
 80050ce:	3718      	adds	r7, #24
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bd80      	pop	{r7, pc}

080050d4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b084      	sub	sp, #16
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
 80050dc:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80050e4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80050ec:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80050f4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80050fc:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d110      	bne.n	8005126 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005104:	7bfb      	ldrb	r3, [r7, #15]
 8005106:	2b01      	cmp	r3, #1
 8005108:	d102      	bne.n	8005110 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800510a:	7b7b      	ldrb	r3, [r7, #13]
 800510c:	2b01      	cmp	r3, #1
 800510e:	d001      	beq.n	8005114 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005110:	2301      	movs	r3, #1
 8005112:	e069      	b.n	80051e8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2202      	movs	r2, #2
 8005118:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2202      	movs	r2, #2
 8005120:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005124:	e031      	b.n	800518a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	2b04      	cmp	r3, #4
 800512a:	d110      	bne.n	800514e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800512c:	7bbb      	ldrb	r3, [r7, #14]
 800512e:	2b01      	cmp	r3, #1
 8005130:	d102      	bne.n	8005138 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005132:	7b3b      	ldrb	r3, [r7, #12]
 8005134:	2b01      	cmp	r3, #1
 8005136:	d001      	beq.n	800513c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005138:	2301      	movs	r3, #1
 800513a:	e055      	b.n	80051e8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2202      	movs	r2, #2
 8005140:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2202      	movs	r2, #2
 8005148:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800514c:	e01d      	b.n	800518a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800514e:	7bfb      	ldrb	r3, [r7, #15]
 8005150:	2b01      	cmp	r3, #1
 8005152:	d108      	bne.n	8005166 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005154:	7bbb      	ldrb	r3, [r7, #14]
 8005156:	2b01      	cmp	r3, #1
 8005158:	d105      	bne.n	8005166 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800515a:	7b7b      	ldrb	r3, [r7, #13]
 800515c:	2b01      	cmp	r3, #1
 800515e:	d102      	bne.n	8005166 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005160:	7b3b      	ldrb	r3, [r7, #12]
 8005162:	2b01      	cmp	r3, #1
 8005164:	d001      	beq.n	800516a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005166:	2301      	movs	r3, #1
 8005168:	e03e      	b.n	80051e8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2202      	movs	r2, #2
 800516e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2202      	movs	r2, #2
 8005176:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2202      	movs	r2, #2
 800517e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	2202      	movs	r2, #2
 8005186:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d003      	beq.n	8005198 <HAL_TIM_Encoder_Start+0xc4>
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	2b04      	cmp	r3, #4
 8005194:	d008      	beq.n	80051a8 <HAL_TIM_Encoder_Start+0xd4>
 8005196:	e00f      	b.n	80051b8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	2201      	movs	r2, #1
 800519e:	2100      	movs	r1, #0
 80051a0:	4618      	mov	r0, r3
 80051a2:	f000 f9e3 	bl	800556c <TIM_CCxChannelCmd>
      break;
 80051a6:	e016      	b.n	80051d6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	2201      	movs	r2, #1
 80051ae:	2104      	movs	r1, #4
 80051b0:	4618      	mov	r0, r3
 80051b2:	f000 f9db 	bl	800556c <TIM_CCxChannelCmd>
      break;
 80051b6:	e00e      	b.n	80051d6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	2201      	movs	r2, #1
 80051be:	2100      	movs	r1, #0
 80051c0:	4618      	mov	r0, r3
 80051c2:	f000 f9d3 	bl	800556c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	2201      	movs	r2, #1
 80051cc:	2104      	movs	r1, #4
 80051ce:	4618      	mov	r0, r3
 80051d0:	f000 f9cc 	bl	800556c <TIM_CCxChannelCmd>
      break;
 80051d4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	681a      	ldr	r2, [r3, #0]
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f042 0201 	orr.w	r2, r2, #1
 80051e4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80051e6:	2300      	movs	r3, #0
}
 80051e8:	4618      	mov	r0, r3
 80051ea:	3710      	adds	r7, #16
 80051ec:	46bd      	mov	sp, r7
 80051ee:	bd80      	pop	{r7, pc}

080051f0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b084      	sub	sp, #16
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	68db      	ldr	r3, [r3, #12]
 80051fe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	691b      	ldr	r3, [r3, #16]
 8005206:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	f003 0302 	and.w	r3, r3, #2
 800520e:	2b00      	cmp	r3, #0
 8005210:	d020      	beq.n	8005254 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	f003 0302 	and.w	r3, r3, #2
 8005218:	2b00      	cmp	r3, #0
 800521a:	d01b      	beq.n	8005254 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f06f 0202 	mvn.w	r2, #2
 8005224:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2201      	movs	r2, #1
 800522a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	699b      	ldr	r3, [r3, #24]
 8005232:	f003 0303 	and.w	r3, r3, #3
 8005236:	2b00      	cmp	r3, #0
 8005238:	d003      	beq.n	8005242 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800523a:	6878      	ldr	r0, [r7, #4]
 800523c:	f000 f8d2 	bl	80053e4 <HAL_TIM_IC_CaptureCallback>
 8005240:	e005      	b.n	800524e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005242:	6878      	ldr	r0, [r7, #4]
 8005244:	f000 f8c4 	bl	80053d0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005248:	6878      	ldr	r0, [r7, #4]
 800524a:	f000 f8d5 	bl	80053f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2200      	movs	r2, #0
 8005252:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005254:	68bb      	ldr	r3, [r7, #8]
 8005256:	f003 0304 	and.w	r3, r3, #4
 800525a:	2b00      	cmp	r3, #0
 800525c:	d020      	beq.n	80052a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	f003 0304 	and.w	r3, r3, #4
 8005264:	2b00      	cmp	r3, #0
 8005266:	d01b      	beq.n	80052a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f06f 0204 	mvn.w	r2, #4
 8005270:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2202      	movs	r2, #2
 8005276:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	699b      	ldr	r3, [r3, #24]
 800527e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005282:	2b00      	cmp	r3, #0
 8005284:	d003      	beq.n	800528e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005286:	6878      	ldr	r0, [r7, #4]
 8005288:	f000 f8ac 	bl	80053e4 <HAL_TIM_IC_CaptureCallback>
 800528c:	e005      	b.n	800529a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800528e:	6878      	ldr	r0, [r7, #4]
 8005290:	f000 f89e 	bl	80053d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005294:	6878      	ldr	r0, [r7, #4]
 8005296:	f000 f8af 	bl	80053f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	2200      	movs	r2, #0
 800529e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	f003 0308 	and.w	r3, r3, #8
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d020      	beq.n	80052ec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	f003 0308 	and.w	r3, r3, #8
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d01b      	beq.n	80052ec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f06f 0208 	mvn.w	r2, #8
 80052bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2204      	movs	r2, #4
 80052c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	69db      	ldr	r3, [r3, #28]
 80052ca:	f003 0303 	and.w	r3, r3, #3
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d003      	beq.n	80052da <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052d2:	6878      	ldr	r0, [r7, #4]
 80052d4:	f000 f886 	bl	80053e4 <HAL_TIM_IC_CaptureCallback>
 80052d8:	e005      	b.n	80052e6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052da:	6878      	ldr	r0, [r7, #4]
 80052dc:	f000 f878 	bl	80053d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052e0:	6878      	ldr	r0, [r7, #4]
 80052e2:	f000 f889 	bl	80053f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2200      	movs	r2, #0
 80052ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80052ec:	68bb      	ldr	r3, [r7, #8]
 80052ee:	f003 0310 	and.w	r3, r3, #16
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d020      	beq.n	8005338 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	f003 0310 	and.w	r3, r3, #16
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d01b      	beq.n	8005338 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f06f 0210 	mvn.w	r2, #16
 8005308:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2208      	movs	r2, #8
 800530e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	69db      	ldr	r3, [r3, #28]
 8005316:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800531a:	2b00      	cmp	r3, #0
 800531c:	d003      	beq.n	8005326 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800531e:	6878      	ldr	r0, [r7, #4]
 8005320:	f000 f860 	bl	80053e4 <HAL_TIM_IC_CaptureCallback>
 8005324:	e005      	b.n	8005332 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005326:	6878      	ldr	r0, [r7, #4]
 8005328:	f000 f852 	bl	80053d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800532c:	6878      	ldr	r0, [r7, #4]
 800532e:	f000 f863 	bl	80053f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2200      	movs	r2, #0
 8005336:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005338:	68bb      	ldr	r3, [r7, #8]
 800533a:	f003 0301 	and.w	r3, r3, #1
 800533e:	2b00      	cmp	r3, #0
 8005340:	d00c      	beq.n	800535c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	f003 0301 	and.w	r3, r3, #1
 8005348:	2b00      	cmp	r3, #0
 800534a:	d007      	beq.n	800535c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f06f 0201 	mvn.w	r2, #1
 8005354:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005356:	6878      	ldr	r0, [r7, #4]
 8005358:	f7fb fd96 	bl	8000e88 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800535c:	68bb      	ldr	r3, [r7, #8]
 800535e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005362:	2b00      	cmp	r3, #0
 8005364:	d00c      	beq.n	8005380 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800536c:	2b00      	cmp	r3, #0
 800536e:	d007      	beq.n	8005380 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005378:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800537a:	6878      	ldr	r0, [r7, #4]
 800537c:	f000 f9a2 	bl	80056c4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005380:	68bb      	ldr	r3, [r7, #8]
 8005382:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005386:	2b00      	cmp	r3, #0
 8005388:	d00c      	beq.n	80053a4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005390:	2b00      	cmp	r3, #0
 8005392:	d007      	beq.n	80053a4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800539c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800539e:	6878      	ldr	r0, [r7, #4]
 80053a0:	f000 f834 	bl	800540c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	f003 0320 	and.w	r3, r3, #32
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d00c      	beq.n	80053c8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	f003 0320 	and.w	r3, r3, #32
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d007      	beq.n	80053c8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f06f 0220 	mvn.w	r2, #32
 80053c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80053c2:	6878      	ldr	r0, [r7, #4]
 80053c4:	f000 f974 	bl	80056b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80053c8:	bf00      	nop
 80053ca:	3710      	adds	r7, #16
 80053cc:	46bd      	mov	sp, r7
 80053ce:	bd80      	pop	{r7, pc}

080053d0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80053d0:	b480      	push	{r7}
 80053d2:	b083      	sub	sp, #12
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80053d8:	bf00      	nop
 80053da:	370c      	adds	r7, #12
 80053dc:	46bd      	mov	sp, r7
 80053de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e2:	4770      	bx	lr

080053e4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80053e4:	b480      	push	{r7}
 80053e6:	b083      	sub	sp, #12
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80053ec:	bf00      	nop
 80053ee:	370c      	adds	r7, #12
 80053f0:	46bd      	mov	sp, r7
 80053f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f6:	4770      	bx	lr

080053f8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80053f8:	b480      	push	{r7}
 80053fa:	b083      	sub	sp, #12
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005400:	bf00      	nop
 8005402:	370c      	adds	r7, #12
 8005404:	46bd      	mov	sp, r7
 8005406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540a:	4770      	bx	lr

0800540c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800540c:	b480      	push	{r7}
 800540e:	b083      	sub	sp, #12
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005414:	bf00      	nop
 8005416:	370c      	adds	r7, #12
 8005418:	46bd      	mov	sp, r7
 800541a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541e:	4770      	bx	lr

08005420 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005420:	b480      	push	{r7}
 8005422:	b085      	sub	sp, #20
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
 8005428:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	4a43      	ldr	r2, [pc, #268]	@ (8005540 <TIM_Base_SetConfig+0x120>)
 8005434:	4293      	cmp	r3, r2
 8005436:	d013      	beq.n	8005460 <TIM_Base_SetConfig+0x40>
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800543e:	d00f      	beq.n	8005460 <TIM_Base_SetConfig+0x40>
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	4a40      	ldr	r2, [pc, #256]	@ (8005544 <TIM_Base_SetConfig+0x124>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d00b      	beq.n	8005460 <TIM_Base_SetConfig+0x40>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	4a3f      	ldr	r2, [pc, #252]	@ (8005548 <TIM_Base_SetConfig+0x128>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d007      	beq.n	8005460 <TIM_Base_SetConfig+0x40>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	4a3e      	ldr	r2, [pc, #248]	@ (800554c <TIM_Base_SetConfig+0x12c>)
 8005454:	4293      	cmp	r3, r2
 8005456:	d003      	beq.n	8005460 <TIM_Base_SetConfig+0x40>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	4a3d      	ldr	r2, [pc, #244]	@ (8005550 <TIM_Base_SetConfig+0x130>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d108      	bne.n	8005472 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005466:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	68fa      	ldr	r2, [r7, #12]
 800546e:	4313      	orrs	r3, r2
 8005470:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	4a32      	ldr	r2, [pc, #200]	@ (8005540 <TIM_Base_SetConfig+0x120>)
 8005476:	4293      	cmp	r3, r2
 8005478:	d02b      	beq.n	80054d2 <TIM_Base_SetConfig+0xb2>
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005480:	d027      	beq.n	80054d2 <TIM_Base_SetConfig+0xb2>
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	4a2f      	ldr	r2, [pc, #188]	@ (8005544 <TIM_Base_SetConfig+0x124>)
 8005486:	4293      	cmp	r3, r2
 8005488:	d023      	beq.n	80054d2 <TIM_Base_SetConfig+0xb2>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	4a2e      	ldr	r2, [pc, #184]	@ (8005548 <TIM_Base_SetConfig+0x128>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d01f      	beq.n	80054d2 <TIM_Base_SetConfig+0xb2>
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	4a2d      	ldr	r2, [pc, #180]	@ (800554c <TIM_Base_SetConfig+0x12c>)
 8005496:	4293      	cmp	r3, r2
 8005498:	d01b      	beq.n	80054d2 <TIM_Base_SetConfig+0xb2>
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	4a2c      	ldr	r2, [pc, #176]	@ (8005550 <TIM_Base_SetConfig+0x130>)
 800549e:	4293      	cmp	r3, r2
 80054a0:	d017      	beq.n	80054d2 <TIM_Base_SetConfig+0xb2>
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	4a2b      	ldr	r2, [pc, #172]	@ (8005554 <TIM_Base_SetConfig+0x134>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d013      	beq.n	80054d2 <TIM_Base_SetConfig+0xb2>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	4a2a      	ldr	r2, [pc, #168]	@ (8005558 <TIM_Base_SetConfig+0x138>)
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d00f      	beq.n	80054d2 <TIM_Base_SetConfig+0xb2>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	4a29      	ldr	r2, [pc, #164]	@ (800555c <TIM_Base_SetConfig+0x13c>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d00b      	beq.n	80054d2 <TIM_Base_SetConfig+0xb2>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	4a28      	ldr	r2, [pc, #160]	@ (8005560 <TIM_Base_SetConfig+0x140>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d007      	beq.n	80054d2 <TIM_Base_SetConfig+0xb2>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	4a27      	ldr	r2, [pc, #156]	@ (8005564 <TIM_Base_SetConfig+0x144>)
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d003      	beq.n	80054d2 <TIM_Base_SetConfig+0xb2>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	4a26      	ldr	r2, [pc, #152]	@ (8005568 <TIM_Base_SetConfig+0x148>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d108      	bne.n	80054e4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80054d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	68db      	ldr	r3, [r3, #12]
 80054de:	68fa      	ldr	r2, [r7, #12]
 80054e0:	4313      	orrs	r3, r2
 80054e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	695b      	ldr	r3, [r3, #20]
 80054ee:	4313      	orrs	r3, r2
 80054f0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	689a      	ldr	r2, [r3, #8]
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	681a      	ldr	r2, [r3, #0]
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	4a0e      	ldr	r2, [pc, #56]	@ (8005540 <TIM_Base_SetConfig+0x120>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d003      	beq.n	8005512 <TIM_Base_SetConfig+0xf2>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	4a10      	ldr	r2, [pc, #64]	@ (8005550 <TIM_Base_SetConfig+0x130>)
 800550e:	4293      	cmp	r3, r2
 8005510:	d103      	bne.n	800551a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	691a      	ldr	r2, [r3, #16]
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f043 0204 	orr.w	r2, r3, #4
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2201      	movs	r2, #1
 800552a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	68fa      	ldr	r2, [r7, #12]
 8005530:	601a      	str	r2, [r3, #0]
}
 8005532:	bf00      	nop
 8005534:	3714      	adds	r7, #20
 8005536:	46bd      	mov	sp, r7
 8005538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553c:	4770      	bx	lr
 800553e:	bf00      	nop
 8005540:	40010000 	.word	0x40010000
 8005544:	40000400 	.word	0x40000400
 8005548:	40000800 	.word	0x40000800
 800554c:	40000c00 	.word	0x40000c00
 8005550:	40010400 	.word	0x40010400
 8005554:	40014000 	.word	0x40014000
 8005558:	40014400 	.word	0x40014400
 800555c:	40014800 	.word	0x40014800
 8005560:	40001800 	.word	0x40001800
 8005564:	40001c00 	.word	0x40001c00
 8005568:	40002000 	.word	0x40002000

0800556c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800556c:	b480      	push	{r7}
 800556e:	b087      	sub	sp, #28
 8005570:	af00      	add	r7, sp, #0
 8005572:	60f8      	str	r0, [r7, #12]
 8005574:	60b9      	str	r1, [r7, #8]
 8005576:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005578:	68bb      	ldr	r3, [r7, #8]
 800557a:	f003 031f 	and.w	r3, r3, #31
 800557e:	2201      	movs	r2, #1
 8005580:	fa02 f303 	lsl.w	r3, r2, r3
 8005584:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	6a1a      	ldr	r2, [r3, #32]
 800558a:	697b      	ldr	r3, [r7, #20]
 800558c:	43db      	mvns	r3, r3
 800558e:	401a      	ands	r2, r3
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	6a1a      	ldr	r2, [r3, #32]
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	f003 031f 	and.w	r3, r3, #31
 800559e:	6879      	ldr	r1, [r7, #4]
 80055a0:	fa01 f303 	lsl.w	r3, r1, r3
 80055a4:	431a      	orrs	r2, r3
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	621a      	str	r2, [r3, #32]
}
 80055aa:	bf00      	nop
 80055ac:	371c      	adds	r7, #28
 80055ae:	46bd      	mov	sp, r7
 80055b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b4:	4770      	bx	lr
	...

080055b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b085      	sub	sp, #20
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
 80055c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80055c8:	2b01      	cmp	r3, #1
 80055ca:	d101      	bne.n	80055d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80055cc:	2302      	movs	r3, #2
 80055ce:	e05a      	b.n	8005686 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2201      	movs	r2, #1
 80055d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2202      	movs	r2, #2
 80055dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	685b      	ldr	r3, [r3, #4]
 80055e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	689b      	ldr	r3, [r3, #8]
 80055ee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055f6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	68fa      	ldr	r2, [r7, #12]
 80055fe:	4313      	orrs	r3, r2
 8005600:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	68fa      	ldr	r2, [r7, #12]
 8005608:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4a21      	ldr	r2, [pc, #132]	@ (8005694 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005610:	4293      	cmp	r3, r2
 8005612:	d022      	beq.n	800565a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800561c:	d01d      	beq.n	800565a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	4a1d      	ldr	r2, [pc, #116]	@ (8005698 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005624:	4293      	cmp	r3, r2
 8005626:	d018      	beq.n	800565a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4a1b      	ldr	r2, [pc, #108]	@ (800569c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d013      	beq.n	800565a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4a1a      	ldr	r2, [pc, #104]	@ (80056a0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d00e      	beq.n	800565a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a18      	ldr	r2, [pc, #96]	@ (80056a4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d009      	beq.n	800565a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4a17      	ldr	r2, [pc, #92]	@ (80056a8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d004      	beq.n	800565a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4a15      	ldr	r2, [pc, #84]	@ (80056ac <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d10c      	bne.n	8005674 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800565a:	68bb      	ldr	r3, [r7, #8]
 800565c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005660:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	685b      	ldr	r3, [r3, #4]
 8005666:	68ba      	ldr	r2, [r7, #8]
 8005668:	4313      	orrs	r3, r2
 800566a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	68ba      	ldr	r2, [r7, #8]
 8005672:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2201      	movs	r2, #1
 8005678:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2200      	movs	r2, #0
 8005680:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005684:	2300      	movs	r3, #0
}
 8005686:	4618      	mov	r0, r3
 8005688:	3714      	adds	r7, #20
 800568a:	46bd      	mov	sp, r7
 800568c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005690:	4770      	bx	lr
 8005692:	bf00      	nop
 8005694:	40010000 	.word	0x40010000
 8005698:	40000400 	.word	0x40000400
 800569c:	40000800 	.word	0x40000800
 80056a0:	40000c00 	.word	0x40000c00
 80056a4:	40010400 	.word	0x40010400
 80056a8:	40014000 	.word	0x40014000
 80056ac:	40001800 	.word	0x40001800

080056b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80056b0:	b480      	push	{r7}
 80056b2:	b083      	sub	sp, #12
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80056b8:	bf00      	nop
 80056ba:	370c      	adds	r7, #12
 80056bc:	46bd      	mov	sp, r7
 80056be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c2:	4770      	bx	lr

080056c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80056c4:	b480      	push	{r7}
 80056c6:	b083      	sub	sp, #12
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80056cc:	bf00      	nop
 80056ce:	370c      	adds	r7, #12
 80056d0:	46bd      	mov	sp, r7
 80056d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d6:	4770      	bx	lr

080056d8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b082      	sub	sp, #8
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d101      	bne.n	80056ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80056e6:	2301      	movs	r3, #1
 80056e8:	e042      	b.n	8005770 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80056f0:	b2db      	uxtb	r3, r3
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d106      	bne.n	8005704 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2200      	movs	r2, #0
 80056fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80056fe:	6878      	ldr	r0, [r7, #4]
 8005700:	f7fb fdfa 	bl	80012f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2224      	movs	r2, #36	@ 0x24
 8005708:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	68da      	ldr	r2, [r3, #12]
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800571a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800571c:	6878      	ldr	r0, [r7, #4]
 800571e:	f000 f973 	bl	8005a08 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	691a      	ldr	r2, [r3, #16]
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005730:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	695a      	ldr	r2, [r3, #20]
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005740:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	68da      	ldr	r2, [r3, #12]
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005750:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2200      	movs	r2, #0
 8005756:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2220      	movs	r2, #32
 800575c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2220      	movs	r2, #32
 8005764:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2200      	movs	r2, #0
 800576c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800576e:	2300      	movs	r3, #0
}
 8005770:	4618      	mov	r0, r3
 8005772:	3708      	adds	r7, #8
 8005774:	46bd      	mov	sp, r7
 8005776:	bd80      	pop	{r7, pc}

08005778 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b08a      	sub	sp, #40	@ 0x28
 800577c:	af02      	add	r7, sp, #8
 800577e:	60f8      	str	r0, [r7, #12]
 8005780:	60b9      	str	r1, [r7, #8]
 8005782:	603b      	str	r3, [r7, #0]
 8005784:	4613      	mov	r3, r2
 8005786:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005788:	2300      	movs	r3, #0
 800578a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005792:	b2db      	uxtb	r3, r3
 8005794:	2b20      	cmp	r3, #32
 8005796:	d175      	bne.n	8005884 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005798:	68bb      	ldr	r3, [r7, #8]
 800579a:	2b00      	cmp	r3, #0
 800579c:	d002      	beq.n	80057a4 <HAL_UART_Transmit+0x2c>
 800579e:	88fb      	ldrh	r3, [r7, #6]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d101      	bne.n	80057a8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80057a4:	2301      	movs	r3, #1
 80057a6:	e06e      	b.n	8005886 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	2200      	movs	r2, #0
 80057ac:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2221      	movs	r2, #33	@ 0x21
 80057b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80057b6:	f7fc f8b1 	bl	800191c <HAL_GetTick>
 80057ba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	88fa      	ldrh	r2, [r7, #6]
 80057c0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	88fa      	ldrh	r2, [r7, #6]
 80057c6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	689b      	ldr	r3, [r3, #8]
 80057cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057d0:	d108      	bne.n	80057e4 <HAL_UART_Transmit+0x6c>
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	691b      	ldr	r3, [r3, #16]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d104      	bne.n	80057e4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80057da:	2300      	movs	r3, #0
 80057dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80057de:	68bb      	ldr	r3, [r7, #8]
 80057e0:	61bb      	str	r3, [r7, #24]
 80057e2:	e003      	b.n	80057ec <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80057e4:	68bb      	ldr	r3, [r7, #8]
 80057e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80057e8:	2300      	movs	r3, #0
 80057ea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80057ec:	e02e      	b.n	800584c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	9300      	str	r3, [sp, #0]
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	2200      	movs	r2, #0
 80057f6:	2180      	movs	r1, #128	@ 0x80
 80057f8:	68f8      	ldr	r0, [r7, #12]
 80057fa:	f000 f848 	bl	800588e <UART_WaitOnFlagUntilTimeout>
 80057fe:	4603      	mov	r3, r0
 8005800:	2b00      	cmp	r3, #0
 8005802:	d005      	beq.n	8005810 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	2220      	movs	r2, #32
 8005808:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800580c:	2303      	movs	r3, #3
 800580e:	e03a      	b.n	8005886 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005810:	69fb      	ldr	r3, [r7, #28]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d10b      	bne.n	800582e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005816:	69bb      	ldr	r3, [r7, #24]
 8005818:	881b      	ldrh	r3, [r3, #0]
 800581a:	461a      	mov	r2, r3
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005824:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005826:	69bb      	ldr	r3, [r7, #24]
 8005828:	3302      	adds	r3, #2
 800582a:	61bb      	str	r3, [r7, #24]
 800582c:	e007      	b.n	800583e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800582e:	69fb      	ldr	r3, [r7, #28]
 8005830:	781a      	ldrb	r2, [r3, #0]
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005838:	69fb      	ldr	r3, [r7, #28]
 800583a:	3301      	adds	r3, #1
 800583c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005842:	b29b      	uxth	r3, r3
 8005844:	3b01      	subs	r3, #1
 8005846:	b29a      	uxth	r2, r3
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005850:	b29b      	uxth	r3, r3
 8005852:	2b00      	cmp	r3, #0
 8005854:	d1cb      	bne.n	80057ee <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	9300      	str	r3, [sp, #0]
 800585a:	697b      	ldr	r3, [r7, #20]
 800585c:	2200      	movs	r2, #0
 800585e:	2140      	movs	r1, #64	@ 0x40
 8005860:	68f8      	ldr	r0, [r7, #12]
 8005862:	f000 f814 	bl	800588e <UART_WaitOnFlagUntilTimeout>
 8005866:	4603      	mov	r3, r0
 8005868:	2b00      	cmp	r3, #0
 800586a:	d005      	beq.n	8005878 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	2220      	movs	r2, #32
 8005870:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005874:	2303      	movs	r3, #3
 8005876:	e006      	b.n	8005886 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	2220      	movs	r2, #32
 800587c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005880:	2300      	movs	r3, #0
 8005882:	e000      	b.n	8005886 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005884:	2302      	movs	r3, #2
  }
}
 8005886:	4618      	mov	r0, r3
 8005888:	3720      	adds	r7, #32
 800588a:	46bd      	mov	sp, r7
 800588c:	bd80      	pop	{r7, pc}

0800588e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800588e:	b580      	push	{r7, lr}
 8005890:	b086      	sub	sp, #24
 8005892:	af00      	add	r7, sp, #0
 8005894:	60f8      	str	r0, [r7, #12]
 8005896:	60b9      	str	r1, [r7, #8]
 8005898:	603b      	str	r3, [r7, #0]
 800589a:	4613      	mov	r3, r2
 800589c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800589e:	e03b      	b.n	8005918 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058a0:	6a3b      	ldr	r3, [r7, #32]
 80058a2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80058a6:	d037      	beq.n	8005918 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058a8:	f7fc f838 	bl	800191c <HAL_GetTick>
 80058ac:	4602      	mov	r2, r0
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	1ad3      	subs	r3, r2, r3
 80058b2:	6a3a      	ldr	r2, [r7, #32]
 80058b4:	429a      	cmp	r2, r3
 80058b6:	d302      	bcc.n	80058be <UART_WaitOnFlagUntilTimeout+0x30>
 80058b8:	6a3b      	ldr	r3, [r7, #32]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d101      	bne.n	80058c2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80058be:	2303      	movs	r3, #3
 80058c0:	e03a      	b.n	8005938 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	68db      	ldr	r3, [r3, #12]
 80058c8:	f003 0304 	and.w	r3, r3, #4
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d023      	beq.n	8005918 <UART_WaitOnFlagUntilTimeout+0x8a>
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	2b80      	cmp	r3, #128	@ 0x80
 80058d4:	d020      	beq.n	8005918 <UART_WaitOnFlagUntilTimeout+0x8a>
 80058d6:	68bb      	ldr	r3, [r7, #8]
 80058d8:	2b40      	cmp	r3, #64	@ 0x40
 80058da:	d01d      	beq.n	8005918 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f003 0308 	and.w	r3, r3, #8
 80058e6:	2b08      	cmp	r3, #8
 80058e8:	d116      	bne.n	8005918 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80058ea:	2300      	movs	r3, #0
 80058ec:	617b      	str	r3, [r7, #20]
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	617b      	str	r3, [r7, #20]
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	685b      	ldr	r3, [r3, #4]
 80058fc:	617b      	str	r3, [r7, #20]
 80058fe:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005900:	68f8      	ldr	r0, [r7, #12]
 8005902:	f000 f81d 	bl	8005940 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	2208      	movs	r2, #8
 800590a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	2200      	movs	r2, #0
 8005910:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005914:	2301      	movs	r3, #1
 8005916:	e00f      	b.n	8005938 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	681a      	ldr	r2, [r3, #0]
 800591e:	68bb      	ldr	r3, [r7, #8]
 8005920:	4013      	ands	r3, r2
 8005922:	68ba      	ldr	r2, [r7, #8]
 8005924:	429a      	cmp	r2, r3
 8005926:	bf0c      	ite	eq
 8005928:	2301      	moveq	r3, #1
 800592a:	2300      	movne	r3, #0
 800592c:	b2db      	uxtb	r3, r3
 800592e:	461a      	mov	r2, r3
 8005930:	79fb      	ldrb	r3, [r7, #7]
 8005932:	429a      	cmp	r2, r3
 8005934:	d0b4      	beq.n	80058a0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005936:	2300      	movs	r3, #0
}
 8005938:	4618      	mov	r0, r3
 800593a:	3718      	adds	r7, #24
 800593c:	46bd      	mov	sp, r7
 800593e:	bd80      	pop	{r7, pc}

08005940 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005940:	b480      	push	{r7}
 8005942:	b095      	sub	sp, #84	@ 0x54
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	330c      	adds	r3, #12
 800594e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005950:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005952:	e853 3f00 	ldrex	r3, [r3]
 8005956:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800595a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800595e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	330c      	adds	r3, #12
 8005966:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005968:	643a      	str	r2, [r7, #64]	@ 0x40
 800596a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800596c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800596e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005970:	e841 2300 	strex	r3, r2, [r1]
 8005974:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005976:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005978:	2b00      	cmp	r3, #0
 800597a:	d1e5      	bne.n	8005948 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	3314      	adds	r3, #20
 8005982:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005984:	6a3b      	ldr	r3, [r7, #32]
 8005986:	e853 3f00 	ldrex	r3, [r3]
 800598a:	61fb      	str	r3, [r7, #28]
   return(result);
 800598c:	69fb      	ldr	r3, [r7, #28]
 800598e:	f023 0301 	bic.w	r3, r3, #1
 8005992:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	3314      	adds	r3, #20
 800599a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800599c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800599e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80059a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059a4:	e841 2300 	strex	r3, r2, [r1]
 80059a8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80059aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d1e5      	bne.n	800597c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059b4:	2b01      	cmp	r3, #1
 80059b6:	d119      	bne.n	80059ec <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	330c      	adds	r3, #12
 80059be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	e853 3f00 	ldrex	r3, [r3]
 80059c6:	60bb      	str	r3, [r7, #8]
   return(result);
 80059c8:	68bb      	ldr	r3, [r7, #8]
 80059ca:	f023 0310 	bic.w	r3, r3, #16
 80059ce:	647b      	str	r3, [r7, #68]	@ 0x44
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	330c      	adds	r3, #12
 80059d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80059d8:	61ba      	str	r2, [r7, #24]
 80059da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059dc:	6979      	ldr	r1, [r7, #20]
 80059de:	69ba      	ldr	r2, [r7, #24]
 80059e0:	e841 2300 	strex	r3, r2, [r1]
 80059e4:	613b      	str	r3, [r7, #16]
   return(result);
 80059e6:	693b      	ldr	r3, [r7, #16]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d1e5      	bne.n	80059b8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2220      	movs	r2, #32
 80059f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2200      	movs	r2, #0
 80059f8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80059fa:	bf00      	nop
 80059fc:	3754      	adds	r7, #84	@ 0x54
 80059fe:	46bd      	mov	sp, r7
 8005a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a04:	4770      	bx	lr
	...

08005a08 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a0c:	b0c0      	sub	sp, #256	@ 0x100
 8005a0e:	af00      	add	r7, sp, #0
 8005a10:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	691b      	ldr	r3, [r3, #16]
 8005a1c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005a20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a24:	68d9      	ldr	r1, [r3, #12]
 8005a26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a2a:	681a      	ldr	r2, [r3, #0]
 8005a2c:	ea40 0301 	orr.w	r3, r0, r1
 8005a30:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005a32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a36:	689a      	ldr	r2, [r3, #8]
 8005a38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a3c:	691b      	ldr	r3, [r3, #16]
 8005a3e:	431a      	orrs	r2, r3
 8005a40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a44:	695b      	ldr	r3, [r3, #20]
 8005a46:	431a      	orrs	r2, r3
 8005a48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a4c:	69db      	ldr	r3, [r3, #28]
 8005a4e:	4313      	orrs	r3, r2
 8005a50:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005a54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	68db      	ldr	r3, [r3, #12]
 8005a5c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005a60:	f021 010c 	bic.w	r1, r1, #12
 8005a64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a68:	681a      	ldr	r2, [r3, #0]
 8005a6a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005a6e:	430b      	orrs	r3, r1
 8005a70:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005a72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	695b      	ldr	r3, [r3, #20]
 8005a7a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005a7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a82:	6999      	ldr	r1, [r3, #24]
 8005a84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a88:	681a      	ldr	r2, [r3, #0]
 8005a8a:	ea40 0301 	orr.w	r3, r0, r1
 8005a8e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005a90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a94:	681a      	ldr	r2, [r3, #0]
 8005a96:	4b8f      	ldr	r3, [pc, #572]	@ (8005cd4 <UART_SetConfig+0x2cc>)
 8005a98:	429a      	cmp	r2, r3
 8005a9a:	d005      	beq.n	8005aa8 <UART_SetConfig+0xa0>
 8005a9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005aa0:	681a      	ldr	r2, [r3, #0]
 8005aa2:	4b8d      	ldr	r3, [pc, #564]	@ (8005cd8 <UART_SetConfig+0x2d0>)
 8005aa4:	429a      	cmp	r2, r3
 8005aa6:	d104      	bne.n	8005ab2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005aa8:	f7fd ff1c 	bl	80038e4 <HAL_RCC_GetPCLK2Freq>
 8005aac:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005ab0:	e003      	b.n	8005aba <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005ab2:	f7fd ff03 	bl	80038bc <HAL_RCC_GetPCLK1Freq>
 8005ab6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005aba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005abe:	69db      	ldr	r3, [r3, #28]
 8005ac0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ac4:	f040 810c 	bne.w	8005ce0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005ac8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005acc:	2200      	movs	r2, #0
 8005ace:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005ad2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005ad6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005ada:	4622      	mov	r2, r4
 8005adc:	462b      	mov	r3, r5
 8005ade:	1891      	adds	r1, r2, r2
 8005ae0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005ae2:	415b      	adcs	r3, r3
 8005ae4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005ae6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005aea:	4621      	mov	r1, r4
 8005aec:	eb12 0801 	adds.w	r8, r2, r1
 8005af0:	4629      	mov	r1, r5
 8005af2:	eb43 0901 	adc.w	r9, r3, r1
 8005af6:	f04f 0200 	mov.w	r2, #0
 8005afa:	f04f 0300 	mov.w	r3, #0
 8005afe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005b02:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005b06:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005b0a:	4690      	mov	r8, r2
 8005b0c:	4699      	mov	r9, r3
 8005b0e:	4623      	mov	r3, r4
 8005b10:	eb18 0303 	adds.w	r3, r8, r3
 8005b14:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005b18:	462b      	mov	r3, r5
 8005b1a:	eb49 0303 	adc.w	r3, r9, r3
 8005b1e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005b22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b26:	685b      	ldr	r3, [r3, #4]
 8005b28:	2200      	movs	r2, #0
 8005b2a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005b2e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005b32:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005b36:	460b      	mov	r3, r1
 8005b38:	18db      	adds	r3, r3, r3
 8005b3a:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b3c:	4613      	mov	r3, r2
 8005b3e:	eb42 0303 	adc.w	r3, r2, r3
 8005b42:	657b      	str	r3, [r7, #84]	@ 0x54
 8005b44:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005b48:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005b4c:	f7fa fbb0 	bl	80002b0 <__aeabi_uldivmod>
 8005b50:	4602      	mov	r2, r0
 8005b52:	460b      	mov	r3, r1
 8005b54:	4b61      	ldr	r3, [pc, #388]	@ (8005cdc <UART_SetConfig+0x2d4>)
 8005b56:	fba3 2302 	umull	r2, r3, r3, r2
 8005b5a:	095b      	lsrs	r3, r3, #5
 8005b5c:	011c      	lsls	r4, r3, #4
 8005b5e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b62:	2200      	movs	r2, #0
 8005b64:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005b68:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005b6c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005b70:	4642      	mov	r2, r8
 8005b72:	464b      	mov	r3, r9
 8005b74:	1891      	adds	r1, r2, r2
 8005b76:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005b78:	415b      	adcs	r3, r3
 8005b7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b7c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005b80:	4641      	mov	r1, r8
 8005b82:	eb12 0a01 	adds.w	sl, r2, r1
 8005b86:	4649      	mov	r1, r9
 8005b88:	eb43 0b01 	adc.w	fp, r3, r1
 8005b8c:	f04f 0200 	mov.w	r2, #0
 8005b90:	f04f 0300 	mov.w	r3, #0
 8005b94:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005b98:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005b9c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005ba0:	4692      	mov	sl, r2
 8005ba2:	469b      	mov	fp, r3
 8005ba4:	4643      	mov	r3, r8
 8005ba6:	eb1a 0303 	adds.w	r3, sl, r3
 8005baa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005bae:	464b      	mov	r3, r9
 8005bb0:	eb4b 0303 	adc.w	r3, fp, r3
 8005bb4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005bb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bbc:	685b      	ldr	r3, [r3, #4]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005bc4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005bc8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005bcc:	460b      	mov	r3, r1
 8005bce:	18db      	adds	r3, r3, r3
 8005bd0:	643b      	str	r3, [r7, #64]	@ 0x40
 8005bd2:	4613      	mov	r3, r2
 8005bd4:	eb42 0303 	adc.w	r3, r2, r3
 8005bd8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005bda:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005bde:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005be2:	f7fa fb65 	bl	80002b0 <__aeabi_uldivmod>
 8005be6:	4602      	mov	r2, r0
 8005be8:	460b      	mov	r3, r1
 8005bea:	4611      	mov	r1, r2
 8005bec:	4b3b      	ldr	r3, [pc, #236]	@ (8005cdc <UART_SetConfig+0x2d4>)
 8005bee:	fba3 2301 	umull	r2, r3, r3, r1
 8005bf2:	095b      	lsrs	r3, r3, #5
 8005bf4:	2264      	movs	r2, #100	@ 0x64
 8005bf6:	fb02 f303 	mul.w	r3, r2, r3
 8005bfa:	1acb      	subs	r3, r1, r3
 8005bfc:	00db      	lsls	r3, r3, #3
 8005bfe:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005c02:	4b36      	ldr	r3, [pc, #216]	@ (8005cdc <UART_SetConfig+0x2d4>)
 8005c04:	fba3 2302 	umull	r2, r3, r3, r2
 8005c08:	095b      	lsrs	r3, r3, #5
 8005c0a:	005b      	lsls	r3, r3, #1
 8005c0c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005c10:	441c      	add	r4, r3
 8005c12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c16:	2200      	movs	r2, #0
 8005c18:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005c1c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005c20:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005c24:	4642      	mov	r2, r8
 8005c26:	464b      	mov	r3, r9
 8005c28:	1891      	adds	r1, r2, r2
 8005c2a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005c2c:	415b      	adcs	r3, r3
 8005c2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005c30:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005c34:	4641      	mov	r1, r8
 8005c36:	1851      	adds	r1, r2, r1
 8005c38:	6339      	str	r1, [r7, #48]	@ 0x30
 8005c3a:	4649      	mov	r1, r9
 8005c3c:	414b      	adcs	r3, r1
 8005c3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c40:	f04f 0200 	mov.w	r2, #0
 8005c44:	f04f 0300 	mov.w	r3, #0
 8005c48:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005c4c:	4659      	mov	r1, fp
 8005c4e:	00cb      	lsls	r3, r1, #3
 8005c50:	4651      	mov	r1, sl
 8005c52:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c56:	4651      	mov	r1, sl
 8005c58:	00ca      	lsls	r2, r1, #3
 8005c5a:	4610      	mov	r0, r2
 8005c5c:	4619      	mov	r1, r3
 8005c5e:	4603      	mov	r3, r0
 8005c60:	4642      	mov	r2, r8
 8005c62:	189b      	adds	r3, r3, r2
 8005c64:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005c68:	464b      	mov	r3, r9
 8005c6a:	460a      	mov	r2, r1
 8005c6c:	eb42 0303 	adc.w	r3, r2, r3
 8005c70:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005c74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c78:	685b      	ldr	r3, [r3, #4]
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005c80:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005c84:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005c88:	460b      	mov	r3, r1
 8005c8a:	18db      	adds	r3, r3, r3
 8005c8c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005c8e:	4613      	mov	r3, r2
 8005c90:	eb42 0303 	adc.w	r3, r2, r3
 8005c94:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005c96:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005c9a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005c9e:	f7fa fb07 	bl	80002b0 <__aeabi_uldivmod>
 8005ca2:	4602      	mov	r2, r0
 8005ca4:	460b      	mov	r3, r1
 8005ca6:	4b0d      	ldr	r3, [pc, #52]	@ (8005cdc <UART_SetConfig+0x2d4>)
 8005ca8:	fba3 1302 	umull	r1, r3, r3, r2
 8005cac:	095b      	lsrs	r3, r3, #5
 8005cae:	2164      	movs	r1, #100	@ 0x64
 8005cb0:	fb01 f303 	mul.w	r3, r1, r3
 8005cb4:	1ad3      	subs	r3, r2, r3
 8005cb6:	00db      	lsls	r3, r3, #3
 8005cb8:	3332      	adds	r3, #50	@ 0x32
 8005cba:	4a08      	ldr	r2, [pc, #32]	@ (8005cdc <UART_SetConfig+0x2d4>)
 8005cbc:	fba2 2303 	umull	r2, r3, r2, r3
 8005cc0:	095b      	lsrs	r3, r3, #5
 8005cc2:	f003 0207 	and.w	r2, r3, #7
 8005cc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4422      	add	r2, r4
 8005cce:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005cd0:	e106      	b.n	8005ee0 <UART_SetConfig+0x4d8>
 8005cd2:	bf00      	nop
 8005cd4:	40011000 	.word	0x40011000
 8005cd8:	40011400 	.word	0x40011400
 8005cdc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005ce0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005cea:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005cee:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005cf2:	4642      	mov	r2, r8
 8005cf4:	464b      	mov	r3, r9
 8005cf6:	1891      	adds	r1, r2, r2
 8005cf8:	6239      	str	r1, [r7, #32]
 8005cfa:	415b      	adcs	r3, r3
 8005cfc:	627b      	str	r3, [r7, #36]	@ 0x24
 8005cfe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005d02:	4641      	mov	r1, r8
 8005d04:	1854      	adds	r4, r2, r1
 8005d06:	4649      	mov	r1, r9
 8005d08:	eb43 0501 	adc.w	r5, r3, r1
 8005d0c:	f04f 0200 	mov.w	r2, #0
 8005d10:	f04f 0300 	mov.w	r3, #0
 8005d14:	00eb      	lsls	r3, r5, #3
 8005d16:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005d1a:	00e2      	lsls	r2, r4, #3
 8005d1c:	4614      	mov	r4, r2
 8005d1e:	461d      	mov	r5, r3
 8005d20:	4643      	mov	r3, r8
 8005d22:	18e3      	adds	r3, r4, r3
 8005d24:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005d28:	464b      	mov	r3, r9
 8005d2a:	eb45 0303 	adc.w	r3, r5, r3
 8005d2e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005d32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d36:	685b      	ldr	r3, [r3, #4]
 8005d38:	2200      	movs	r2, #0
 8005d3a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005d3e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005d42:	f04f 0200 	mov.w	r2, #0
 8005d46:	f04f 0300 	mov.w	r3, #0
 8005d4a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005d4e:	4629      	mov	r1, r5
 8005d50:	008b      	lsls	r3, r1, #2
 8005d52:	4621      	mov	r1, r4
 8005d54:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005d58:	4621      	mov	r1, r4
 8005d5a:	008a      	lsls	r2, r1, #2
 8005d5c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005d60:	f7fa faa6 	bl	80002b0 <__aeabi_uldivmod>
 8005d64:	4602      	mov	r2, r0
 8005d66:	460b      	mov	r3, r1
 8005d68:	4b60      	ldr	r3, [pc, #384]	@ (8005eec <UART_SetConfig+0x4e4>)
 8005d6a:	fba3 2302 	umull	r2, r3, r3, r2
 8005d6e:	095b      	lsrs	r3, r3, #5
 8005d70:	011c      	lsls	r4, r3, #4
 8005d72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d76:	2200      	movs	r2, #0
 8005d78:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005d7c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005d80:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005d84:	4642      	mov	r2, r8
 8005d86:	464b      	mov	r3, r9
 8005d88:	1891      	adds	r1, r2, r2
 8005d8a:	61b9      	str	r1, [r7, #24]
 8005d8c:	415b      	adcs	r3, r3
 8005d8e:	61fb      	str	r3, [r7, #28]
 8005d90:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005d94:	4641      	mov	r1, r8
 8005d96:	1851      	adds	r1, r2, r1
 8005d98:	6139      	str	r1, [r7, #16]
 8005d9a:	4649      	mov	r1, r9
 8005d9c:	414b      	adcs	r3, r1
 8005d9e:	617b      	str	r3, [r7, #20]
 8005da0:	f04f 0200 	mov.w	r2, #0
 8005da4:	f04f 0300 	mov.w	r3, #0
 8005da8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005dac:	4659      	mov	r1, fp
 8005dae:	00cb      	lsls	r3, r1, #3
 8005db0:	4651      	mov	r1, sl
 8005db2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005db6:	4651      	mov	r1, sl
 8005db8:	00ca      	lsls	r2, r1, #3
 8005dba:	4610      	mov	r0, r2
 8005dbc:	4619      	mov	r1, r3
 8005dbe:	4603      	mov	r3, r0
 8005dc0:	4642      	mov	r2, r8
 8005dc2:	189b      	adds	r3, r3, r2
 8005dc4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005dc8:	464b      	mov	r3, r9
 8005dca:	460a      	mov	r2, r1
 8005dcc:	eb42 0303 	adc.w	r3, r2, r3
 8005dd0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005dd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dd8:	685b      	ldr	r3, [r3, #4]
 8005dda:	2200      	movs	r2, #0
 8005ddc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005dde:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005de0:	f04f 0200 	mov.w	r2, #0
 8005de4:	f04f 0300 	mov.w	r3, #0
 8005de8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005dec:	4649      	mov	r1, r9
 8005dee:	008b      	lsls	r3, r1, #2
 8005df0:	4641      	mov	r1, r8
 8005df2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005df6:	4641      	mov	r1, r8
 8005df8:	008a      	lsls	r2, r1, #2
 8005dfa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005dfe:	f7fa fa57 	bl	80002b0 <__aeabi_uldivmod>
 8005e02:	4602      	mov	r2, r0
 8005e04:	460b      	mov	r3, r1
 8005e06:	4611      	mov	r1, r2
 8005e08:	4b38      	ldr	r3, [pc, #224]	@ (8005eec <UART_SetConfig+0x4e4>)
 8005e0a:	fba3 2301 	umull	r2, r3, r3, r1
 8005e0e:	095b      	lsrs	r3, r3, #5
 8005e10:	2264      	movs	r2, #100	@ 0x64
 8005e12:	fb02 f303 	mul.w	r3, r2, r3
 8005e16:	1acb      	subs	r3, r1, r3
 8005e18:	011b      	lsls	r3, r3, #4
 8005e1a:	3332      	adds	r3, #50	@ 0x32
 8005e1c:	4a33      	ldr	r2, [pc, #204]	@ (8005eec <UART_SetConfig+0x4e4>)
 8005e1e:	fba2 2303 	umull	r2, r3, r2, r3
 8005e22:	095b      	lsrs	r3, r3, #5
 8005e24:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005e28:	441c      	add	r4, r3
 8005e2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e2e:	2200      	movs	r2, #0
 8005e30:	673b      	str	r3, [r7, #112]	@ 0x70
 8005e32:	677a      	str	r2, [r7, #116]	@ 0x74
 8005e34:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005e38:	4642      	mov	r2, r8
 8005e3a:	464b      	mov	r3, r9
 8005e3c:	1891      	adds	r1, r2, r2
 8005e3e:	60b9      	str	r1, [r7, #8]
 8005e40:	415b      	adcs	r3, r3
 8005e42:	60fb      	str	r3, [r7, #12]
 8005e44:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005e48:	4641      	mov	r1, r8
 8005e4a:	1851      	adds	r1, r2, r1
 8005e4c:	6039      	str	r1, [r7, #0]
 8005e4e:	4649      	mov	r1, r9
 8005e50:	414b      	adcs	r3, r1
 8005e52:	607b      	str	r3, [r7, #4]
 8005e54:	f04f 0200 	mov.w	r2, #0
 8005e58:	f04f 0300 	mov.w	r3, #0
 8005e5c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005e60:	4659      	mov	r1, fp
 8005e62:	00cb      	lsls	r3, r1, #3
 8005e64:	4651      	mov	r1, sl
 8005e66:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e6a:	4651      	mov	r1, sl
 8005e6c:	00ca      	lsls	r2, r1, #3
 8005e6e:	4610      	mov	r0, r2
 8005e70:	4619      	mov	r1, r3
 8005e72:	4603      	mov	r3, r0
 8005e74:	4642      	mov	r2, r8
 8005e76:	189b      	adds	r3, r3, r2
 8005e78:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005e7a:	464b      	mov	r3, r9
 8005e7c:	460a      	mov	r2, r1
 8005e7e:	eb42 0303 	adc.w	r3, r2, r3
 8005e82:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005e84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e88:	685b      	ldr	r3, [r3, #4]
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	663b      	str	r3, [r7, #96]	@ 0x60
 8005e8e:	667a      	str	r2, [r7, #100]	@ 0x64
 8005e90:	f04f 0200 	mov.w	r2, #0
 8005e94:	f04f 0300 	mov.w	r3, #0
 8005e98:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005e9c:	4649      	mov	r1, r9
 8005e9e:	008b      	lsls	r3, r1, #2
 8005ea0:	4641      	mov	r1, r8
 8005ea2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ea6:	4641      	mov	r1, r8
 8005ea8:	008a      	lsls	r2, r1, #2
 8005eaa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005eae:	f7fa f9ff 	bl	80002b0 <__aeabi_uldivmod>
 8005eb2:	4602      	mov	r2, r0
 8005eb4:	460b      	mov	r3, r1
 8005eb6:	4b0d      	ldr	r3, [pc, #52]	@ (8005eec <UART_SetConfig+0x4e4>)
 8005eb8:	fba3 1302 	umull	r1, r3, r3, r2
 8005ebc:	095b      	lsrs	r3, r3, #5
 8005ebe:	2164      	movs	r1, #100	@ 0x64
 8005ec0:	fb01 f303 	mul.w	r3, r1, r3
 8005ec4:	1ad3      	subs	r3, r2, r3
 8005ec6:	011b      	lsls	r3, r3, #4
 8005ec8:	3332      	adds	r3, #50	@ 0x32
 8005eca:	4a08      	ldr	r2, [pc, #32]	@ (8005eec <UART_SetConfig+0x4e4>)
 8005ecc:	fba2 2303 	umull	r2, r3, r2, r3
 8005ed0:	095b      	lsrs	r3, r3, #5
 8005ed2:	f003 020f 	and.w	r2, r3, #15
 8005ed6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	4422      	add	r2, r4
 8005ede:	609a      	str	r2, [r3, #8]
}
 8005ee0:	bf00      	nop
 8005ee2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005eec:	51eb851f 	.word	0x51eb851f

08005ef0 <__NVIC_SetPriority>:
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b083      	sub	sp, #12
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	4603      	mov	r3, r0
 8005ef8:	6039      	str	r1, [r7, #0]
 8005efa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005efc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	db0a      	blt.n	8005f1a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	b2da      	uxtb	r2, r3
 8005f08:	490c      	ldr	r1, [pc, #48]	@ (8005f3c <__NVIC_SetPriority+0x4c>)
 8005f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f0e:	0112      	lsls	r2, r2, #4
 8005f10:	b2d2      	uxtb	r2, r2
 8005f12:	440b      	add	r3, r1
 8005f14:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005f18:	e00a      	b.n	8005f30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	b2da      	uxtb	r2, r3
 8005f1e:	4908      	ldr	r1, [pc, #32]	@ (8005f40 <__NVIC_SetPriority+0x50>)
 8005f20:	79fb      	ldrb	r3, [r7, #7]
 8005f22:	f003 030f 	and.w	r3, r3, #15
 8005f26:	3b04      	subs	r3, #4
 8005f28:	0112      	lsls	r2, r2, #4
 8005f2a:	b2d2      	uxtb	r2, r2
 8005f2c:	440b      	add	r3, r1
 8005f2e:	761a      	strb	r2, [r3, #24]
}
 8005f30:	bf00      	nop
 8005f32:	370c      	adds	r7, #12
 8005f34:	46bd      	mov	sp, r7
 8005f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3a:	4770      	bx	lr
 8005f3c:	e000e100 	.word	0xe000e100
 8005f40:	e000ed00 	.word	0xe000ed00

08005f44 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8005f44:	b580      	push	{r7, lr}
 8005f46:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8005f48:	4b05      	ldr	r3, [pc, #20]	@ (8005f60 <SysTick_Handler+0x1c>)
 8005f4a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8005f4c:	f002 fd34 	bl	80089b8 <xTaskGetSchedulerState>
 8005f50:	4603      	mov	r3, r0
 8005f52:	2b01      	cmp	r3, #1
 8005f54:	d001      	beq.n	8005f5a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8005f56:	f003 fc67 	bl	8009828 <xPortSysTickHandler>
  }
}
 8005f5a:	bf00      	nop
 8005f5c:	bd80      	pop	{r7, pc}
 8005f5e:	bf00      	nop
 8005f60:	e000e010 	.word	0xe000e010

08005f64 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005f64:	b580      	push	{r7, lr}
 8005f66:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005f68:	2100      	movs	r1, #0
 8005f6a:	f06f 0004 	mvn.w	r0, #4
 8005f6e:	f7ff ffbf 	bl	8005ef0 <__NVIC_SetPriority>
#endif
}
 8005f72:	bf00      	nop
 8005f74:	bd80      	pop	{r7, pc}
	...

08005f78 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005f78:	b480      	push	{r7}
 8005f7a:	b083      	sub	sp, #12
 8005f7c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005f7e:	f3ef 8305 	mrs	r3, IPSR
 8005f82:	603b      	str	r3, [r7, #0]
  return(result);
 8005f84:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d003      	beq.n	8005f92 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005f8a:	f06f 0305 	mvn.w	r3, #5
 8005f8e:	607b      	str	r3, [r7, #4]
 8005f90:	e00c      	b.n	8005fac <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005f92:	4b0a      	ldr	r3, [pc, #40]	@ (8005fbc <osKernelInitialize+0x44>)
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d105      	bne.n	8005fa6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005f9a:	4b08      	ldr	r3, [pc, #32]	@ (8005fbc <osKernelInitialize+0x44>)
 8005f9c:	2201      	movs	r2, #1
 8005f9e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	607b      	str	r3, [r7, #4]
 8005fa4:	e002      	b.n	8005fac <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005fa6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005faa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005fac:	687b      	ldr	r3, [r7, #4]
}
 8005fae:	4618      	mov	r0, r3
 8005fb0:	370c      	adds	r7, #12
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb8:	4770      	bx	lr
 8005fba:	bf00      	nop
 8005fbc:	20000b7c 	.word	0x20000b7c

08005fc0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	b082      	sub	sp, #8
 8005fc4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005fc6:	f3ef 8305 	mrs	r3, IPSR
 8005fca:	603b      	str	r3, [r7, #0]
  return(result);
 8005fcc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d003      	beq.n	8005fda <osKernelStart+0x1a>
    stat = osErrorISR;
 8005fd2:	f06f 0305 	mvn.w	r3, #5
 8005fd6:	607b      	str	r3, [r7, #4]
 8005fd8:	e010      	b.n	8005ffc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005fda:	4b0b      	ldr	r3, [pc, #44]	@ (8006008 <osKernelStart+0x48>)
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	2b01      	cmp	r3, #1
 8005fe0:	d109      	bne.n	8005ff6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005fe2:	f7ff ffbf 	bl	8005f64 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005fe6:	4b08      	ldr	r3, [pc, #32]	@ (8006008 <osKernelStart+0x48>)
 8005fe8:	2202      	movs	r2, #2
 8005fea:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005fec:	f001 ffde 	bl	8007fac <vTaskStartScheduler>
      stat = osOK;
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	607b      	str	r3, [r7, #4]
 8005ff4:	e002      	b.n	8005ffc <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005ff6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005ffa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005ffc:	687b      	ldr	r3, [r7, #4]
}
 8005ffe:	4618      	mov	r0, r3
 8006000:	3708      	adds	r7, #8
 8006002:	46bd      	mov	sp, r7
 8006004:	bd80      	pop	{r7, pc}
 8006006:	bf00      	nop
 8006008:	20000b7c 	.word	0x20000b7c

0800600c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800600c:	b580      	push	{r7, lr}
 800600e:	b08e      	sub	sp, #56	@ 0x38
 8006010:	af04      	add	r7, sp, #16
 8006012:	60f8      	str	r0, [r7, #12]
 8006014:	60b9      	str	r1, [r7, #8]
 8006016:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006018:	2300      	movs	r3, #0
 800601a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800601c:	f3ef 8305 	mrs	r3, IPSR
 8006020:	617b      	str	r3, [r7, #20]
  return(result);
 8006022:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006024:	2b00      	cmp	r3, #0
 8006026:	d17e      	bne.n	8006126 <osThreadNew+0x11a>
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d07b      	beq.n	8006126 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800602e:	2380      	movs	r3, #128	@ 0x80
 8006030:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006032:	2318      	movs	r3, #24
 8006034:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006036:	2300      	movs	r3, #0
 8006038:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800603a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800603e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2b00      	cmp	r3, #0
 8006044:	d045      	beq.n	80060d2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d002      	beq.n	8006054 <osThreadNew+0x48>
        name = attr->name;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	699b      	ldr	r3, [r3, #24]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d002      	beq.n	8006062 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	699b      	ldr	r3, [r3, #24]
 8006060:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006062:	69fb      	ldr	r3, [r7, #28]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d008      	beq.n	800607a <osThreadNew+0x6e>
 8006068:	69fb      	ldr	r3, [r7, #28]
 800606a:	2b38      	cmp	r3, #56	@ 0x38
 800606c:	d805      	bhi.n	800607a <osThreadNew+0x6e>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	685b      	ldr	r3, [r3, #4]
 8006072:	f003 0301 	and.w	r3, r3, #1
 8006076:	2b00      	cmp	r3, #0
 8006078:	d001      	beq.n	800607e <osThreadNew+0x72>
        return (NULL);
 800607a:	2300      	movs	r3, #0
 800607c:	e054      	b.n	8006128 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	695b      	ldr	r3, [r3, #20]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d003      	beq.n	800608e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	695b      	ldr	r3, [r3, #20]
 800608a:	089b      	lsrs	r3, r3, #2
 800608c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	689b      	ldr	r3, [r3, #8]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d00e      	beq.n	80060b4 <osThreadNew+0xa8>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	68db      	ldr	r3, [r3, #12]
 800609a:	2ba7      	cmp	r3, #167	@ 0xa7
 800609c:	d90a      	bls.n	80060b4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d006      	beq.n	80060b4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	695b      	ldr	r3, [r3, #20]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d002      	beq.n	80060b4 <osThreadNew+0xa8>
        mem = 1;
 80060ae:	2301      	movs	r3, #1
 80060b0:	61bb      	str	r3, [r7, #24]
 80060b2:	e010      	b.n	80060d6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	689b      	ldr	r3, [r3, #8]
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d10c      	bne.n	80060d6 <osThreadNew+0xca>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	68db      	ldr	r3, [r3, #12]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d108      	bne.n	80060d6 <osThreadNew+0xca>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	691b      	ldr	r3, [r3, #16]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d104      	bne.n	80060d6 <osThreadNew+0xca>
          mem = 0;
 80060cc:	2300      	movs	r3, #0
 80060ce:	61bb      	str	r3, [r7, #24]
 80060d0:	e001      	b.n	80060d6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80060d2:	2300      	movs	r3, #0
 80060d4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80060d6:	69bb      	ldr	r3, [r7, #24]
 80060d8:	2b01      	cmp	r3, #1
 80060da:	d110      	bne.n	80060fe <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80060e0:	687a      	ldr	r2, [r7, #4]
 80060e2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80060e4:	9202      	str	r2, [sp, #8]
 80060e6:	9301      	str	r3, [sp, #4]
 80060e8:	69fb      	ldr	r3, [r7, #28]
 80060ea:	9300      	str	r3, [sp, #0]
 80060ec:	68bb      	ldr	r3, [r7, #8]
 80060ee:	6a3a      	ldr	r2, [r7, #32]
 80060f0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80060f2:	68f8      	ldr	r0, [r7, #12]
 80060f4:	f001 fd66 	bl	8007bc4 <xTaskCreateStatic>
 80060f8:	4603      	mov	r3, r0
 80060fa:	613b      	str	r3, [r7, #16]
 80060fc:	e013      	b.n	8006126 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80060fe:	69bb      	ldr	r3, [r7, #24]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d110      	bne.n	8006126 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006104:	6a3b      	ldr	r3, [r7, #32]
 8006106:	b29a      	uxth	r2, r3
 8006108:	f107 0310 	add.w	r3, r7, #16
 800610c:	9301      	str	r3, [sp, #4]
 800610e:	69fb      	ldr	r3, [r7, #28]
 8006110:	9300      	str	r3, [sp, #0]
 8006112:	68bb      	ldr	r3, [r7, #8]
 8006114:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006116:	68f8      	ldr	r0, [r7, #12]
 8006118:	f001 fdb4 	bl	8007c84 <xTaskCreate>
 800611c:	4603      	mov	r3, r0
 800611e:	2b01      	cmp	r3, #1
 8006120:	d001      	beq.n	8006126 <osThreadNew+0x11a>
            hTask = NULL;
 8006122:	2300      	movs	r3, #0
 8006124:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006126:	693b      	ldr	r3, [r7, #16]
}
 8006128:	4618      	mov	r0, r3
 800612a:	3728      	adds	r7, #40	@ 0x28
 800612c:	46bd      	mov	sp, r7
 800612e:	bd80      	pop	{r7, pc}

08006130 <osThreadYield>:
  }

  return (prio);
}

osStatus_t osThreadYield (void) {
 8006130:	b480      	push	{r7}
 8006132:	b083      	sub	sp, #12
 8006134:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006136:	f3ef 8305 	mrs	r3, IPSR
 800613a:	603b      	str	r3, [r7, #0]
  return(result);
 800613c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800613e:	2b00      	cmp	r3, #0
 8006140:	d003      	beq.n	800614a <osThreadYield+0x1a>
    stat = osErrorISR;
 8006142:	f06f 0305 	mvn.w	r3, #5
 8006146:	607b      	str	r3, [r7, #4]
 8006148:	e009      	b.n	800615e <osThreadYield+0x2e>
  } else {
    stat = osOK;
 800614a:	2300      	movs	r3, #0
 800614c:	607b      	str	r3, [r7, #4]
    taskYIELD();
 800614e:	4b07      	ldr	r3, [pc, #28]	@ (800616c <osThreadYield+0x3c>)
 8006150:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006154:	601a      	str	r2, [r3, #0]
 8006156:	f3bf 8f4f 	dsb	sy
 800615a:	f3bf 8f6f 	isb	sy
  }

  return (stat);
 800615e:	687b      	ldr	r3, [r7, #4]
}
 8006160:	4618      	mov	r0, r3
 8006162:	370c      	adds	r7, #12
 8006164:	46bd      	mov	sp, r7
 8006166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616a:	4770      	bx	lr
 800616c:	e000ed04 	.word	0xe000ed04

08006170 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006170:	b580      	push	{r7, lr}
 8006172:	b084      	sub	sp, #16
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006178:	f3ef 8305 	mrs	r3, IPSR
 800617c:	60bb      	str	r3, [r7, #8]
  return(result);
 800617e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006180:	2b00      	cmp	r3, #0
 8006182:	d003      	beq.n	800618c <osDelay+0x1c>
    stat = osErrorISR;
 8006184:	f06f 0305 	mvn.w	r3, #5
 8006188:	60fb      	str	r3, [r7, #12]
 800618a:	e007      	b.n	800619c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800618c:	2300      	movs	r3, #0
 800618e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2b00      	cmp	r3, #0
 8006194:	d002      	beq.n	800619c <osDelay+0x2c>
      vTaskDelay(ticks);
 8006196:	6878      	ldr	r0, [r7, #4]
 8006198:	f001 fed2 	bl	8007f40 <vTaskDelay>
    }
  }

  return (stat);
 800619c:	68fb      	ldr	r3, [r7, #12]
}
 800619e:	4618      	mov	r0, r3
 80061a0:	3710      	adds	r7, #16
 80061a2:	46bd      	mov	sp, r7
 80061a4:	bd80      	pop	{r7, pc}

080061a6 <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 80061a6:	b580      	push	{r7, lr}
 80061a8:	b086      	sub	sp, #24
 80061aa:	af00      	add	r7, sp, #0
 80061ac:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 80061ae:	2300      	movs	r3, #0
 80061b0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80061b2:	f3ef 8305 	mrs	r3, IPSR
 80061b6:	60fb      	str	r3, [r7, #12]
  return(result);
 80061b8:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d12d      	bne.n	800621a <osEventFlagsNew+0x74>
    mem = -1;
 80061be:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80061c2:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d015      	beq.n	80061f6 <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	689b      	ldr	r3, [r3, #8]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d006      	beq.n	80061e0 <osEventFlagsNew+0x3a>
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	68db      	ldr	r3, [r3, #12]
 80061d6:	2b1f      	cmp	r3, #31
 80061d8:	d902      	bls.n	80061e0 <osEventFlagsNew+0x3a>
        mem = 1;
 80061da:	2301      	movs	r3, #1
 80061dc:	613b      	str	r3, [r7, #16]
 80061de:	e00c      	b.n	80061fa <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	689b      	ldr	r3, [r3, #8]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d108      	bne.n	80061fa <osEventFlagsNew+0x54>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	68db      	ldr	r3, [r3, #12]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d104      	bne.n	80061fa <osEventFlagsNew+0x54>
          mem = 0;
 80061f0:	2300      	movs	r3, #0
 80061f2:	613b      	str	r3, [r7, #16]
 80061f4:	e001      	b.n	80061fa <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 80061f6:	2300      	movs	r3, #0
 80061f8:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 80061fa:	693b      	ldr	r3, [r7, #16]
 80061fc:	2b01      	cmp	r3, #1
 80061fe:	d106      	bne.n	800620e <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	689b      	ldr	r3, [r3, #8]
 8006204:	4618      	mov	r0, r3
 8006206:	f000 fa07 	bl	8006618 <xEventGroupCreateStatic>
 800620a:	6178      	str	r0, [r7, #20]
 800620c:	e005      	b.n	800621a <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 800620e:	693b      	ldr	r3, [r7, #16]
 8006210:	2b00      	cmp	r3, #0
 8006212:	d102      	bne.n	800621a <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 8006214:	f000 fa39 	bl	800668a <xEventGroupCreate>
 8006218:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 800621a:	697b      	ldr	r3, [r7, #20]
}
 800621c:	4618      	mov	r0, r3
 800621e:	3718      	adds	r7, #24
 8006220:	46bd      	mov	sp, r7
 8006222:	bd80      	pop	{r7, pc}

08006224 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8006224:	b580      	push	{r7, lr}
 8006226:	b086      	sub	sp, #24
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
 800622c:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8006232:	693b      	ldr	r3, [r7, #16]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d003      	beq.n	8006240 <osEventFlagsSet+0x1c>
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800623e:	d303      	bcc.n	8006248 <osEventFlagsSet+0x24>
    rflags = (uint32_t)osErrorParameter;
 8006240:	f06f 0303 	mvn.w	r3, #3
 8006244:	617b      	str	r3, [r7, #20]
 8006246:	e028      	b.n	800629a <osEventFlagsSet+0x76>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006248:	f3ef 8305 	mrs	r3, IPSR
 800624c:	60fb      	str	r3, [r7, #12]
  return(result);
 800624e:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8006250:	2b00      	cmp	r3, #0
 8006252:	d01d      	beq.n	8006290 <osEventFlagsSet+0x6c>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 8006254:	2300      	movs	r3, #0
 8006256:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8006258:	f107 0308 	add.w	r3, r7, #8
 800625c:	461a      	mov	r2, r3
 800625e:	6839      	ldr	r1, [r7, #0]
 8006260:	6938      	ldr	r0, [r7, #16]
 8006262:	f000 fbbb 	bl	80069dc <xEventGroupSetBitsFromISR>
 8006266:	4603      	mov	r3, r0
 8006268:	2b00      	cmp	r3, #0
 800626a:	d103      	bne.n	8006274 <osEventFlagsSet+0x50>
      rflags = (uint32_t)osErrorResource;
 800626c:	f06f 0302 	mvn.w	r3, #2
 8006270:	617b      	str	r3, [r7, #20]
 8006272:	e012      	b.n	800629a <osEventFlagsSet+0x76>
    } else {
      rflags = flags;
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8006278:	68bb      	ldr	r3, [r7, #8]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d00d      	beq.n	800629a <osEventFlagsSet+0x76>
 800627e:	4b09      	ldr	r3, [pc, #36]	@ (80062a4 <osEventFlagsSet+0x80>)
 8006280:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006284:	601a      	str	r2, [r3, #0]
 8006286:	f3bf 8f4f 	dsb	sy
 800628a:	f3bf 8f6f 	isb	sy
 800628e:	e004      	b.n	800629a <osEventFlagsSet+0x76>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8006290:	6839      	ldr	r1, [r7, #0]
 8006292:	6938      	ldr	r0, [r7, #16]
 8006294:	f000 fae6 	bl	8006864 <xEventGroupSetBits>
 8006298:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 800629a:	697b      	ldr	r3, [r7, #20]
}
 800629c:	4618      	mov	r0, r3
 800629e:	3718      	adds	r7, #24
 80062a0:	46bd      	mov	sp, r7
 80062a2:	bd80      	pop	{r7, pc}
 80062a4:	e000ed04 	.word	0xe000ed04

080062a8 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b08c      	sub	sp, #48	@ 0x30
 80062ac:	af02      	add	r7, sp, #8
 80062ae:	60f8      	str	r0, [r7, #12]
 80062b0:	60b9      	str	r1, [r7, #8]
 80062b2:	607a      	str	r2, [r7, #4]
 80062b4:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 80062ba:	69bb      	ldr	r3, [r7, #24]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d003      	beq.n	80062c8 <osEventFlagsWait+0x20>
 80062c0:	68bb      	ldr	r3, [r7, #8]
 80062c2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80062c6:	d303      	bcc.n	80062d0 <osEventFlagsWait+0x28>
    rflags = (uint32_t)osErrorParameter;
 80062c8:	f06f 0303 	mvn.w	r3, #3
 80062cc:	61fb      	str	r3, [r7, #28]
 80062ce:	e04b      	b.n	8006368 <osEventFlagsWait+0xc0>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80062d0:	f3ef 8305 	mrs	r3, IPSR
 80062d4:	617b      	str	r3, [r7, #20]
  return(result);
 80062d6:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d003      	beq.n	80062e4 <osEventFlagsWait+0x3c>
    rflags = (uint32_t)osErrorISR;
 80062dc:	f06f 0305 	mvn.w	r3, #5
 80062e0:	61fb      	str	r3, [r7, #28]
 80062e2:	e041      	b.n	8006368 <osEventFlagsWait+0xc0>
  }
  else {
    if (options & osFlagsWaitAll) {
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	f003 0301 	and.w	r3, r3, #1
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d002      	beq.n	80062f4 <osEventFlagsWait+0x4c>
      wait_all = pdTRUE;
 80062ee:	2301      	movs	r3, #1
 80062f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80062f2:	e001      	b.n	80062f8 <osEventFlagsWait+0x50>
    } else {
      wait_all = pdFAIL;
 80062f4:	2300      	movs	r3, #0
 80062f6:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    if (options & osFlagsNoClear) {
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	f003 0302 	and.w	r3, r3, #2
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d002      	beq.n	8006308 <osEventFlagsWait+0x60>
      exit_clr = pdFAIL;
 8006302:	2300      	movs	r3, #0
 8006304:	623b      	str	r3, [r7, #32]
 8006306:	e001      	b.n	800630c <osEventFlagsWait+0x64>
    } else {
      exit_clr = pdTRUE;
 8006308:	2301      	movs	r3, #1
 800630a:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	9300      	str	r3, [sp, #0]
 8006310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006312:	6a3a      	ldr	r2, [r7, #32]
 8006314:	68b9      	ldr	r1, [r7, #8]
 8006316:	69b8      	ldr	r0, [r7, #24]
 8006318:	f000 f9d2 	bl	80066c0 <xEventGroupWaitBits>
 800631c:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	f003 0301 	and.w	r3, r3, #1
 8006324:	2b00      	cmp	r3, #0
 8006326:	d010      	beq.n	800634a <osEventFlagsWait+0xa2>
      if ((flags & rflags) != flags) {
 8006328:	68ba      	ldr	r2, [r7, #8]
 800632a:	69fb      	ldr	r3, [r7, #28]
 800632c:	4013      	ands	r3, r2
 800632e:	68ba      	ldr	r2, [r7, #8]
 8006330:	429a      	cmp	r2, r3
 8006332:	d019      	beq.n	8006368 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d003      	beq.n	8006342 <osEventFlagsWait+0x9a>
          rflags = (uint32_t)osErrorTimeout;
 800633a:	f06f 0301 	mvn.w	r3, #1
 800633e:	61fb      	str	r3, [r7, #28]
 8006340:	e012      	b.n	8006368 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 8006342:	f06f 0302 	mvn.w	r3, #2
 8006346:	61fb      	str	r3, [r7, #28]
 8006348:	e00e      	b.n	8006368 <osEventFlagsWait+0xc0>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 800634a:	68ba      	ldr	r2, [r7, #8]
 800634c:	69fb      	ldr	r3, [r7, #28]
 800634e:	4013      	ands	r3, r2
 8006350:	2b00      	cmp	r3, #0
 8006352:	d109      	bne.n	8006368 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	2b00      	cmp	r3, #0
 8006358:	d003      	beq.n	8006362 <osEventFlagsWait+0xba>
          rflags = (uint32_t)osErrorTimeout;
 800635a:	f06f 0301 	mvn.w	r3, #1
 800635e:	61fb      	str	r3, [r7, #28]
 8006360:	e002      	b.n	8006368 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 8006362:	f06f 0302 	mvn.w	r3, #2
 8006366:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 8006368:	69fb      	ldr	r3, [r7, #28]
}
 800636a:	4618      	mov	r0, r3
 800636c:	3728      	adds	r7, #40	@ 0x28
 800636e:	46bd      	mov	sp, r7
 8006370:	bd80      	pop	{r7, pc}

08006372 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8006372:	b580      	push	{r7, lr}
 8006374:	b08a      	sub	sp, #40	@ 0x28
 8006376:	af02      	add	r7, sp, #8
 8006378:	60f8      	str	r0, [r7, #12]
 800637a:	60b9      	str	r1, [r7, #8]
 800637c:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800637e:	2300      	movs	r3, #0
 8006380:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006382:	f3ef 8305 	mrs	r3, IPSR
 8006386:	613b      	str	r3, [r7, #16]
  return(result);
 8006388:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800638a:	2b00      	cmp	r3, #0
 800638c:	d175      	bne.n	800647a <osSemaphoreNew+0x108>
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	2b00      	cmp	r3, #0
 8006392:	d072      	beq.n	800647a <osSemaphoreNew+0x108>
 8006394:	68ba      	ldr	r2, [r7, #8]
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	429a      	cmp	r2, r3
 800639a:	d86e      	bhi.n	800647a <osSemaphoreNew+0x108>
    mem = -1;
 800639c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80063a0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d015      	beq.n	80063d4 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	689b      	ldr	r3, [r3, #8]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d006      	beq.n	80063be <osSemaphoreNew+0x4c>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	68db      	ldr	r3, [r3, #12]
 80063b4:	2b4f      	cmp	r3, #79	@ 0x4f
 80063b6:	d902      	bls.n	80063be <osSemaphoreNew+0x4c>
        mem = 1;
 80063b8:	2301      	movs	r3, #1
 80063ba:	61bb      	str	r3, [r7, #24]
 80063bc:	e00c      	b.n	80063d8 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	689b      	ldr	r3, [r3, #8]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d108      	bne.n	80063d8 <osSemaphoreNew+0x66>
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	68db      	ldr	r3, [r3, #12]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d104      	bne.n	80063d8 <osSemaphoreNew+0x66>
          mem = 0;
 80063ce:	2300      	movs	r3, #0
 80063d0:	61bb      	str	r3, [r7, #24]
 80063d2:	e001      	b.n	80063d8 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 80063d4:	2300      	movs	r3, #0
 80063d6:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 80063d8:	69bb      	ldr	r3, [r7, #24]
 80063da:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80063de:	d04c      	beq.n	800647a <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	2b01      	cmp	r3, #1
 80063e4:	d128      	bne.n	8006438 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 80063e6:	69bb      	ldr	r3, [r7, #24]
 80063e8:	2b01      	cmp	r3, #1
 80063ea:	d10a      	bne.n	8006402 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	689b      	ldr	r3, [r3, #8]
 80063f0:	2203      	movs	r2, #3
 80063f2:	9200      	str	r2, [sp, #0]
 80063f4:	2200      	movs	r2, #0
 80063f6:	2100      	movs	r1, #0
 80063f8:	2001      	movs	r0, #1
 80063fa:	f000 fc21 	bl	8006c40 <xQueueGenericCreateStatic>
 80063fe:	61f8      	str	r0, [r7, #28]
 8006400:	e005      	b.n	800640e <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8006402:	2203      	movs	r2, #3
 8006404:	2100      	movs	r1, #0
 8006406:	2001      	movs	r0, #1
 8006408:	f000 fc97 	bl	8006d3a <xQueueGenericCreate>
 800640c:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800640e:	69fb      	ldr	r3, [r7, #28]
 8006410:	2b00      	cmp	r3, #0
 8006412:	d022      	beq.n	800645a <osSemaphoreNew+0xe8>
 8006414:	68bb      	ldr	r3, [r7, #8]
 8006416:	2b00      	cmp	r3, #0
 8006418:	d01f      	beq.n	800645a <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800641a:	2300      	movs	r3, #0
 800641c:	2200      	movs	r2, #0
 800641e:	2100      	movs	r1, #0
 8006420:	69f8      	ldr	r0, [r7, #28]
 8006422:	f000 fd57 	bl	8006ed4 <xQueueGenericSend>
 8006426:	4603      	mov	r3, r0
 8006428:	2b01      	cmp	r3, #1
 800642a:	d016      	beq.n	800645a <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800642c:	69f8      	ldr	r0, [r7, #28]
 800642e:	f001 f9f5 	bl	800781c <vQueueDelete>
            hSemaphore = NULL;
 8006432:	2300      	movs	r3, #0
 8006434:	61fb      	str	r3, [r7, #28]
 8006436:	e010      	b.n	800645a <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8006438:	69bb      	ldr	r3, [r7, #24]
 800643a:	2b01      	cmp	r3, #1
 800643c:	d108      	bne.n	8006450 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	689b      	ldr	r3, [r3, #8]
 8006442:	461a      	mov	r2, r3
 8006444:	68b9      	ldr	r1, [r7, #8]
 8006446:	68f8      	ldr	r0, [r7, #12]
 8006448:	f000 fcd5 	bl	8006df6 <xQueueCreateCountingSemaphoreStatic>
 800644c:	61f8      	str	r0, [r7, #28]
 800644e:	e004      	b.n	800645a <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8006450:	68b9      	ldr	r1, [r7, #8]
 8006452:	68f8      	ldr	r0, [r7, #12]
 8006454:	f000 fd08 	bl	8006e68 <xQueueCreateCountingSemaphore>
 8006458:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800645a:	69fb      	ldr	r3, [r7, #28]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d00c      	beq.n	800647a <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d003      	beq.n	800646e <osSemaphoreNew+0xfc>
          name = attr->name;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	617b      	str	r3, [r7, #20]
 800646c:	e001      	b.n	8006472 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800646e:	2300      	movs	r3, #0
 8006470:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8006472:	6979      	ldr	r1, [r7, #20]
 8006474:	69f8      	ldr	r0, [r7, #28]
 8006476:	f001 fb1d 	bl	8007ab4 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800647a:	69fb      	ldr	r3, [r7, #28]
}
 800647c:	4618      	mov	r0, r3
 800647e:	3720      	adds	r7, #32
 8006480:	46bd      	mov	sp, r7
 8006482:	bd80      	pop	{r7, pc}

08006484 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8006484:	b580      	push	{r7, lr}
 8006486:	b086      	sub	sp, #24
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
 800648c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8006492:	2300      	movs	r3, #0
 8006494:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8006496:	693b      	ldr	r3, [r7, #16]
 8006498:	2b00      	cmp	r3, #0
 800649a:	d103      	bne.n	80064a4 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800649c:	f06f 0303 	mvn.w	r3, #3
 80064a0:	617b      	str	r3, [r7, #20]
 80064a2:	e039      	b.n	8006518 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80064a4:	f3ef 8305 	mrs	r3, IPSR
 80064a8:	60fb      	str	r3, [r7, #12]
  return(result);
 80064aa:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d022      	beq.n	80064f6 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d003      	beq.n	80064be <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 80064b6:	f06f 0303 	mvn.w	r3, #3
 80064ba:	617b      	str	r3, [r7, #20]
 80064bc:	e02c      	b.n	8006518 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 80064be:	2300      	movs	r3, #0
 80064c0:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80064c2:	f107 0308 	add.w	r3, r7, #8
 80064c6:	461a      	mov	r2, r3
 80064c8:	2100      	movs	r1, #0
 80064ca:	6938      	ldr	r0, [r7, #16]
 80064cc:	f001 f924 	bl	8007718 <xQueueReceiveFromISR>
 80064d0:	4603      	mov	r3, r0
 80064d2:	2b01      	cmp	r3, #1
 80064d4:	d003      	beq.n	80064de <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 80064d6:	f06f 0302 	mvn.w	r3, #2
 80064da:	617b      	str	r3, [r7, #20]
 80064dc:	e01c      	b.n	8006518 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 80064de:	68bb      	ldr	r3, [r7, #8]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d019      	beq.n	8006518 <osSemaphoreAcquire+0x94>
 80064e4:	4b0f      	ldr	r3, [pc, #60]	@ (8006524 <osSemaphoreAcquire+0xa0>)
 80064e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064ea:	601a      	str	r2, [r3, #0]
 80064ec:	f3bf 8f4f 	dsb	sy
 80064f0:	f3bf 8f6f 	isb	sy
 80064f4:	e010      	b.n	8006518 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80064f6:	6839      	ldr	r1, [r7, #0]
 80064f8:	6938      	ldr	r0, [r7, #16]
 80064fa:	f000 fffd 	bl	80074f8 <xQueueSemaphoreTake>
 80064fe:	4603      	mov	r3, r0
 8006500:	2b01      	cmp	r3, #1
 8006502:	d009      	beq.n	8006518 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8006504:	683b      	ldr	r3, [r7, #0]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d003      	beq.n	8006512 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800650a:	f06f 0301 	mvn.w	r3, #1
 800650e:	617b      	str	r3, [r7, #20]
 8006510:	e002      	b.n	8006518 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8006512:	f06f 0302 	mvn.w	r3, #2
 8006516:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8006518:	697b      	ldr	r3, [r7, #20]
}
 800651a:	4618      	mov	r0, r3
 800651c:	3718      	adds	r7, #24
 800651e:	46bd      	mov	sp, r7
 8006520:	bd80      	pop	{r7, pc}
 8006522:	bf00      	nop
 8006524:	e000ed04 	.word	0xe000ed04

08006528 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8006528:	b580      	push	{r7, lr}
 800652a:	b086      	sub	sp, #24
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8006534:	2300      	movs	r3, #0
 8006536:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8006538:	693b      	ldr	r3, [r7, #16]
 800653a:	2b00      	cmp	r3, #0
 800653c:	d103      	bne.n	8006546 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800653e:	f06f 0303 	mvn.w	r3, #3
 8006542:	617b      	str	r3, [r7, #20]
 8006544:	e02c      	b.n	80065a0 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006546:	f3ef 8305 	mrs	r3, IPSR
 800654a:	60fb      	str	r3, [r7, #12]
  return(result);
 800654c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800654e:	2b00      	cmp	r3, #0
 8006550:	d01a      	beq.n	8006588 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8006552:	2300      	movs	r3, #0
 8006554:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8006556:	f107 0308 	add.w	r3, r7, #8
 800655a:	4619      	mov	r1, r3
 800655c:	6938      	ldr	r0, [r7, #16]
 800655e:	f000 fe59 	bl	8007214 <xQueueGiveFromISR>
 8006562:	4603      	mov	r3, r0
 8006564:	2b01      	cmp	r3, #1
 8006566:	d003      	beq.n	8006570 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8006568:	f06f 0302 	mvn.w	r3, #2
 800656c:	617b      	str	r3, [r7, #20]
 800656e:	e017      	b.n	80065a0 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8006570:	68bb      	ldr	r3, [r7, #8]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d014      	beq.n	80065a0 <osSemaphoreRelease+0x78>
 8006576:	4b0d      	ldr	r3, [pc, #52]	@ (80065ac <osSemaphoreRelease+0x84>)
 8006578:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800657c:	601a      	str	r2, [r3, #0]
 800657e:	f3bf 8f4f 	dsb	sy
 8006582:	f3bf 8f6f 	isb	sy
 8006586:	e00b      	b.n	80065a0 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8006588:	2300      	movs	r3, #0
 800658a:	2200      	movs	r2, #0
 800658c:	2100      	movs	r1, #0
 800658e:	6938      	ldr	r0, [r7, #16]
 8006590:	f000 fca0 	bl	8006ed4 <xQueueGenericSend>
 8006594:	4603      	mov	r3, r0
 8006596:	2b01      	cmp	r3, #1
 8006598:	d002      	beq.n	80065a0 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800659a:	f06f 0302 	mvn.w	r3, #2
 800659e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80065a0:	697b      	ldr	r3, [r7, #20]
}
 80065a2:	4618      	mov	r0, r3
 80065a4:	3718      	adds	r7, #24
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bd80      	pop	{r7, pc}
 80065aa:	bf00      	nop
 80065ac:	e000ed04 	.word	0xe000ed04

080065b0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80065b0:	b480      	push	{r7}
 80065b2:	b085      	sub	sp, #20
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	60f8      	str	r0, [r7, #12]
 80065b8:	60b9      	str	r1, [r7, #8]
 80065ba:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	4a07      	ldr	r2, [pc, #28]	@ (80065dc <vApplicationGetIdleTaskMemory+0x2c>)
 80065c0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80065c2:	68bb      	ldr	r3, [r7, #8]
 80065c4:	4a06      	ldr	r2, [pc, #24]	@ (80065e0 <vApplicationGetIdleTaskMemory+0x30>)
 80065c6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2280      	movs	r2, #128	@ 0x80
 80065cc:	601a      	str	r2, [r3, #0]
}
 80065ce:	bf00      	nop
 80065d0:	3714      	adds	r7, #20
 80065d2:	46bd      	mov	sp, r7
 80065d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d8:	4770      	bx	lr
 80065da:	bf00      	nop
 80065dc:	20000b80 	.word	0x20000b80
 80065e0:	20000c28 	.word	0x20000c28

080065e4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80065e4:	b480      	push	{r7}
 80065e6:	b085      	sub	sp, #20
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	60f8      	str	r0, [r7, #12]
 80065ec:	60b9      	str	r1, [r7, #8]
 80065ee:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	4a07      	ldr	r2, [pc, #28]	@ (8006610 <vApplicationGetTimerTaskMemory+0x2c>)
 80065f4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80065f6:	68bb      	ldr	r3, [r7, #8]
 80065f8:	4a06      	ldr	r2, [pc, #24]	@ (8006614 <vApplicationGetTimerTaskMemory+0x30>)
 80065fa:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006602:	601a      	str	r2, [r3, #0]
}
 8006604:	bf00      	nop
 8006606:	3714      	adds	r7, #20
 8006608:	46bd      	mov	sp, r7
 800660a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660e:	4770      	bx	lr
 8006610:	20000e28 	.word	0x20000e28
 8006614:	20000ed0 	.word	0x20000ed0

08006618 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8006618:	b580      	push	{r7, lr}
 800661a:	b086      	sub	sp, #24
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d10b      	bne.n	800663e <xEventGroupCreateStatic+0x26>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006626:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800662a:	f383 8811 	msr	BASEPRI, r3
 800662e:	f3bf 8f6f 	isb	sy
 8006632:	f3bf 8f4f 	dsb	sy
 8006636:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006638:	bf00      	nop
 800663a:	bf00      	nop
 800663c:	e7fd      	b.n	800663a <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 800663e:	2320      	movs	r3, #32
 8006640:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 8006642:	68bb      	ldr	r3, [r7, #8]
 8006644:	2b20      	cmp	r3, #32
 8006646:	d00b      	beq.n	8006660 <xEventGroupCreateStatic+0x48>
	__asm volatile
 8006648:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800664c:	f383 8811 	msr	BASEPRI, r3
 8006650:	f3bf 8f6f 	isb	sy
 8006654:	f3bf 8f4f 	dsb	sy
 8006658:	60fb      	str	r3, [r7, #12]
}
 800665a:	bf00      	nop
 800665c:	bf00      	nop
 800665e:	e7fd      	b.n	800665c <xEventGroupCreateStatic+0x44>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 8006664:	697b      	ldr	r3, [r7, #20]
 8006666:	2b00      	cmp	r3, #0
 8006668:	d00a      	beq.n	8006680 <xEventGroupCreateStatic+0x68>
		{
			pxEventBits->uxEventBits = 0;
 800666a:	697b      	ldr	r3, [r7, #20]
 800666c:	2200      	movs	r2, #0
 800666e:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8006670:	697b      	ldr	r3, [r7, #20]
 8006672:	3304      	adds	r3, #4
 8006674:	4618      	mov	r0, r3
 8006676:	f000 f9c5 	bl	8006a04 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 800667a:	697b      	ldr	r3, [r7, #20]
 800667c:	2201      	movs	r2, #1
 800667e:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8006680:	697b      	ldr	r3, [r7, #20]
	}
 8006682:	4618      	mov	r0, r3
 8006684:	3718      	adds	r7, #24
 8006686:	46bd      	mov	sp, r7
 8006688:	bd80      	pop	{r7, pc}

0800668a <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 800668a:	b580      	push	{r7, lr}
 800668c:	b082      	sub	sp, #8
 800668e:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8006690:	2020      	movs	r0, #32
 8006692:	f003 f95b 	bl	800994c <pvPortMalloc>
 8006696:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2b00      	cmp	r3, #0
 800669c:	d00a      	beq.n	80066b4 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	2200      	movs	r2, #0
 80066a2:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	3304      	adds	r3, #4
 80066a8:	4618      	mov	r0, r3
 80066aa:	f000 f9ab 	bl	8006a04 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2200      	movs	r2, #0
 80066b2:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 80066b4:	687b      	ldr	r3, [r7, #4]
	}
 80066b6:	4618      	mov	r0, r3
 80066b8:	3708      	adds	r7, #8
 80066ba:	46bd      	mov	sp, r7
 80066bc:	bd80      	pop	{r7, pc}
	...

080066c0 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b090      	sub	sp, #64	@ 0x40
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	60f8      	str	r0, [r7, #12]
 80066c8:	60b9      	str	r1, [r7, #8]
 80066ca:	607a      	str	r2, [r7, #4]
 80066cc:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 80066d2:	2300      	movs	r3, #0
 80066d4:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 80066d6:	2300      	movs	r3, #0
 80066d8:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d10b      	bne.n	80066f8 <xEventGroupWaitBits+0x38>
	__asm volatile
 80066e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066e4:	f383 8811 	msr	BASEPRI, r3
 80066e8:	f3bf 8f6f 	isb	sy
 80066ec:	f3bf 8f4f 	dsb	sy
 80066f0:	623b      	str	r3, [r7, #32]
}
 80066f2:	bf00      	nop
 80066f4:	bf00      	nop
 80066f6:	e7fd      	b.n	80066f4 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80066f8:	68bb      	ldr	r3, [r7, #8]
 80066fa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80066fe:	d30b      	bcc.n	8006718 <xEventGroupWaitBits+0x58>
	__asm volatile
 8006700:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006704:	f383 8811 	msr	BASEPRI, r3
 8006708:	f3bf 8f6f 	isb	sy
 800670c:	f3bf 8f4f 	dsb	sy
 8006710:	61fb      	str	r3, [r7, #28]
}
 8006712:	bf00      	nop
 8006714:	bf00      	nop
 8006716:	e7fd      	b.n	8006714 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 8006718:	68bb      	ldr	r3, [r7, #8]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d10b      	bne.n	8006736 <xEventGroupWaitBits+0x76>
	__asm volatile
 800671e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006722:	f383 8811 	msr	BASEPRI, r3
 8006726:	f3bf 8f6f 	isb	sy
 800672a:	f3bf 8f4f 	dsb	sy
 800672e:	61bb      	str	r3, [r7, #24]
}
 8006730:	bf00      	nop
 8006732:	bf00      	nop
 8006734:	e7fd      	b.n	8006732 <xEventGroupWaitBits+0x72>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006736:	f002 f93f 	bl	80089b8 <xTaskGetSchedulerState>
 800673a:	4603      	mov	r3, r0
 800673c:	2b00      	cmp	r3, #0
 800673e:	d102      	bne.n	8006746 <xEventGroupWaitBits+0x86>
 8006740:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006742:	2b00      	cmp	r3, #0
 8006744:	d101      	bne.n	800674a <xEventGroupWaitBits+0x8a>
 8006746:	2301      	movs	r3, #1
 8006748:	e000      	b.n	800674c <xEventGroupWaitBits+0x8c>
 800674a:	2300      	movs	r3, #0
 800674c:	2b00      	cmp	r3, #0
 800674e:	d10b      	bne.n	8006768 <xEventGroupWaitBits+0xa8>
	__asm volatile
 8006750:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006754:	f383 8811 	msr	BASEPRI, r3
 8006758:	f3bf 8f6f 	isb	sy
 800675c:	f3bf 8f4f 	dsb	sy
 8006760:	617b      	str	r3, [r7, #20]
}
 8006762:	bf00      	nop
 8006764:	bf00      	nop
 8006766:	e7fd      	b.n	8006764 <xEventGroupWaitBits+0xa4>
	}
	#endif

	vTaskSuspendAll();
 8006768:	f001 fc90 	bl	800808c <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 800676c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8006772:	683a      	ldr	r2, [r7, #0]
 8006774:	68b9      	ldr	r1, [r7, #8]
 8006776:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006778:	f000 f90d 	bl	8006996 <prvTestWaitCondition>
 800677c:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 800677e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006780:	2b00      	cmp	r3, #0
 8006782:	d00e      	beq.n	80067a2 <xEventGroupWaitBits+0xe2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8006784:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006786:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8006788:	2300      	movs	r3, #0
 800678a:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d028      	beq.n	80067e4 <xEventGroupWaitBits+0x124>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8006792:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006794:	681a      	ldr	r2, [r3, #0]
 8006796:	68bb      	ldr	r3, [r7, #8]
 8006798:	43db      	mvns	r3, r3
 800679a:	401a      	ands	r2, r3
 800679c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800679e:	601a      	str	r2, [r3, #0]
 80067a0:	e020      	b.n	80067e4 <xEventGroupWaitBits+0x124>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 80067a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d104      	bne.n	80067b2 <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 80067a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 80067ac:	2301      	movs	r3, #1
 80067ae:	633b      	str	r3, [r7, #48]	@ 0x30
 80067b0:	e018      	b.n	80067e4 <xEventGroupWaitBits+0x124>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d003      	beq.n	80067c0 <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 80067b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80067be:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d003      	beq.n	80067ce <xEventGroupWaitBits+0x10e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 80067c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067c8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80067cc:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 80067ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067d0:	1d18      	adds	r0, r3, #4
 80067d2:	68ba      	ldr	r2, [r7, #8]
 80067d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067d6:	4313      	orrs	r3, r2
 80067d8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80067da:	4619      	mov	r1, r3
 80067dc:	f001 fe58 	bl	8008490 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 80067e0:	2300      	movs	r3, #0
 80067e2:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 80067e4:	f001 fc60 	bl	80080a8 <xTaskResumeAll>
 80067e8:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 80067ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d031      	beq.n	8006854 <xEventGroupWaitBits+0x194>
	{
		if( xAlreadyYielded == pdFALSE )
 80067f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d107      	bne.n	8006806 <xEventGroupWaitBits+0x146>
		{
			portYIELD_WITHIN_API();
 80067f6:	4b1a      	ldr	r3, [pc, #104]	@ (8006860 <xEventGroupWaitBits+0x1a0>)
 80067f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80067fc:	601a      	str	r2, [r3, #0]
 80067fe:	f3bf 8f4f 	dsb	sy
 8006802:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8006806:	f002 fa51 	bl	8008cac <uxTaskResetEventItemValue>
 800680a:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 800680c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800680e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006812:	2b00      	cmp	r3, #0
 8006814:	d11a      	bne.n	800684c <xEventGroupWaitBits+0x18c>
		{
			taskENTER_CRITICAL();
 8006816:	f002 ff77 	bl	8009708 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 800681a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8006820:	683a      	ldr	r2, [r7, #0]
 8006822:	68b9      	ldr	r1, [r7, #8]
 8006824:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8006826:	f000 f8b6 	bl	8006996 <prvTestWaitCondition>
 800682a:	4603      	mov	r3, r0
 800682c:	2b00      	cmp	r3, #0
 800682e:	d009      	beq.n	8006844 <xEventGroupWaitBits+0x184>
				{
					if( xClearOnExit != pdFALSE )
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d006      	beq.n	8006844 <xEventGroupWaitBits+0x184>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8006836:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006838:	681a      	ldr	r2, [r3, #0]
 800683a:	68bb      	ldr	r3, [r7, #8]
 800683c:	43db      	mvns	r3, r3
 800683e:	401a      	ands	r2, r3
 8006840:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006842:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8006844:	2301      	movs	r3, #1
 8006846:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 8006848:	f002 ff90 	bl	800976c <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 800684c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800684e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8006852:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8006854:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006856:	4618      	mov	r0, r3
 8006858:	3740      	adds	r7, #64	@ 0x40
 800685a:	46bd      	mov	sp, r7
 800685c:	bd80      	pop	{r7, pc}
 800685e:	bf00      	nop
 8006860:	e000ed04 	.word	0xe000ed04

08006864 <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8006864:	b580      	push	{r7, lr}
 8006866:	b08e      	sub	sp, #56	@ 0x38
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
 800686c:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 800686e:	2300      	movs	r3, #0
 8006870:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 8006876:	2300      	movs	r3, #0
 8006878:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	2b00      	cmp	r3, #0
 800687e:	d10b      	bne.n	8006898 <xEventGroupSetBits+0x34>
	__asm volatile
 8006880:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006884:	f383 8811 	msr	BASEPRI, r3
 8006888:	f3bf 8f6f 	isb	sy
 800688c:	f3bf 8f4f 	dsb	sy
 8006890:	613b      	str	r3, [r7, #16]
}
 8006892:	bf00      	nop
 8006894:	bf00      	nop
 8006896:	e7fd      	b.n	8006894 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800689e:	d30b      	bcc.n	80068b8 <xEventGroupSetBits+0x54>
	__asm volatile
 80068a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068a4:	f383 8811 	msr	BASEPRI, r3
 80068a8:	f3bf 8f6f 	isb	sy
 80068ac:	f3bf 8f4f 	dsb	sy
 80068b0:	60fb      	str	r3, [r7, #12]
}
 80068b2:	bf00      	nop
 80068b4:	bf00      	nop
 80068b6:	e7fd      	b.n	80068b4 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 80068b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068ba:	3304      	adds	r3, #4
 80068bc:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80068be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068c0:	3308      	adds	r3, #8
 80068c2:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 80068c4:	f001 fbe2 	bl	800808c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 80068c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068ca:	68db      	ldr	r3, [r3, #12]
 80068cc:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 80068ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068d0:	681a      	ldr	r2, [r3, #0]
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	431a      	orrs	r2, r3
 80068d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068d8:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 80068da:	e03c      	b.n	8006956 <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 80068dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068de:	685b      	ldr	r3, [r3, #4]
 80068e0:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 80068e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 80068e8:	2300      	movs	r3, #0
 80068ea:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 80068ec:	69bb      	ldr	r3, [r7, #24]
 80068ee:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80068f2:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 80068f4:	69bb      	ldr	r3, [r7, #24]
 80068f6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80068fa:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 80068fc:	697b      	ldr	r3, [r7, #20]
 80068fe:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006902:	2b00      	cmp	r3, #0
 8006904:	d108      	bne.n	8006918 <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8006906:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006908:	681a      	ldr	r2, [r3, #0]
 800690a:	69bb      	ldr	r3, [r7, #24]
 800690c:	4013      	ands	r3, r2
 800690e:	2b00      	cmp	r3, #0
 8006910:	d00b      	beq.n	800692a <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 8006912:	2301      	movs	r3, #1
 8006914:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006916:	e008      	b.n	800692a <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8006918:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800691a:	681a      	ldr	r2, [r3, #0]
 800691c:	69bb      	ldr	r3, [r7, #24]
 800691e:	4013      	ands	r3, r2
 8006920:	69ba      	ldr	r2, [r7, #24]
 8006922:	429a      	cmp	r2, r3
 8006924:	d101      	bne.n	800692a <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8006926:	2301      	movs	r3, #1
 8006928:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 800692a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800692c:	2b00      	cmp	r3, #0
 800692e:	d010      	beq.n	8006952 <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8006930:	697b      	ldr	r3, [r7, #20]
 8006932:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006936:	2b00      	cmp	r3, #0
 8006938:	d003      	beq.n	8006942 <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 800693a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800693c:	69bb      	ldr	r3, [r7, #24]
 800693e:	4313      	orrs	r3, r2
 8006940:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8006942:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800694a:	4619      	mov	r1, r3
 800694c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800694e:	f001 fe6d 	bl	800862c <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8006952:	69fb      	ldr	r3, [r7, #28]
 8006954:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 8006956:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006958:	6a3b      	ldr	r3, [r7, #32]
 800695a:	429a      	cmp	r2, r3
 800695c:	d1be      	bne.n	80068dc <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 800695e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006960:	681a      	ldr	r2, [r3, #0]
 8006962:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006964:	43db      	mvns	r3, r3
 8006966:	401a      	ands	r2, r3
 8006968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800696a:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 800696c:	f001 fb9c 	bl	80080a8 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8006970:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006972:	681b      	ldr	r3, [r3, #0]
}
 8006974:	4618      	mov	r0, r3
 8006976:	3738      	adds	r7, #56	@ 0x38
 8006978:	46bd      	mov	sp, r7
 800697a:	bd80      	pop	{r7, pc}

0800697c <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 800697c:	b580      	push	{r7, lr}
 800697e:	b082      	sub	sp, #8
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]
 8006984:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8006986:	6839      	ldr	r1, [r7, #0]
 8006988:	6878      	ldr	r0, [r7, #4]
 800698a:	f7ff ff6b 	bl	8006864 <xEventGroupSetBits>
}
 800698e:	bf00      	nop
 8006990:	3708      	adds	r7, #8
 8006992:	46bd      	mov	sp, r7
 8006994:	bd80      	pop	{r7, pc}

08006996 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8006996:	b480      	push	{r7}
 8006998:	b087      	sub	sp, #28
 800699a:	af00      	add	r7, sp, #0
 800699c:	60f8      	str	r0, [r7, #12]
 800699e:	60b9      	str	r1, [r7, #8]
 80069a0:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 80069a2:	2300      	movs	r3, #0
 80069a4:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d107      	bne.n	80069bc <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 80069ac:	68fa      	ldr	r2, [r7, #12]
 80069ae:	68bb      	ldr	r3, [r7, #8]
 80069b0:	4013      	ands	r3, r2
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d00a      	beq.n	80069cc <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80069b6:	2301      	movs	r3, #1
 80069b8:	617b      	str	r3, [r7, #20]
 80069ba:	e007      	b.n	80069cc <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 80069bc:	68fa      	ldr	r2, [r7, #12]
 80069be:	68bb      	ldr	r3, [r7, #8]
 80069c0:	4013      	ands	r3, r2
 80069c2:	68ba      	ldr	r2, [r7, #8]
 80069c4:	429a      	cmp	r2, r3
 80069c6:	d101      	bne.n	80069cc <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80069c8:	2301      	movs	r3, #1
 80069ca:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 80069cc:	697b      	ldr	r3, [r7, #20]
}
 80069ce:	4618      	mov	r0, r3
 80069d0:	371c      	adds	r7, #28
 80069d2:	46bd      	mov	sp, r7
 80069d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d8:	4770      	bx	lr
	...

080069dc <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80069dc:	b580      	push	{r7, lr}
 80069de:	b086      	sub	sp, #24
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	60f8      	str	r0, [r7, #12]
 80069e4:	60b9      	str	r1, [r7, #8]
 80069e6:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	68ba      	ldr	r2, [r7, #8]
 80069ec:	68f9      	ldr	r1, [r7, #12]
 80069ee:	4804      	ldr	r0, [pc, #16]	@ (8006a00 <xEventGroupSetBitsFromISR+0x24>)
 80069f0:	f002 fd36 	bl	8009460 <xTimerPendFunctionCallFromISR>
 80069f4:	6178      	str	r0, [r7, #20]

		return xReturn;
 80069f6:	697b      	ldr	r3, [r7, #20]
	}
 80069f8:	4618      	mov	r0, r3
 80069fa:	3718      	adds	r7, #24
 80069fc:	46bd      	mov	sp, r7
 80069fe:	bd80      	pop	{r7, pc}
 8006a00:	0800697d 	.word	0x0800697d

08006a04 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006a04:	b480      	push	{r7}
 8006a06:	b083      	sub	sp, #12
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	f103 0208 	add.w	r2, r3, #8
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006a1c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	f103 0208 	add.w	r2, r3, #8
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	f103 0208 	add.w	r2, r3, #8
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2200      	movs	r2, #0
 8006a36:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006a38:	bf00      	nop
 8006a3a:	370c      	adds	r7, #12
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a42:	4770      	bx	lr

08006a44 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006a44:	b480      	push	{r7}
 8006a46:	b083      	sub	sp, #12
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2200      	movs	r2, #0
 8006a50:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006a52:	bf00      	nop
 8006a54:	370c      	adds	r7, #12
 8006a56:	46bd      	mov	sp, r7
 8006a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5c:	4770      	bx	lr

08006a5e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006a5e:	b480      	push	{r7}
 8006a60:	b085      	sub	sp, #20
 8006a62:	af00      	add	r7, sp, #0
 8006a64:	6078      	str	r0, [r7, #4]
 8006a66:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	685b      	ldr	r3, [r3, #4]
 8006a6c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	68fa      	ldr	r2, [r7, #12]
 8006a72:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	689a      	ldr	r2, [r3, #8]
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	689b      	ldr	r3, [r3, #8]
 8006a80:	683a      	ldr	r2, [r7, #0]
 8006a82:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	683a      	ldr	r2, [r7, #0]
 8006a88:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	687a      	ldr	r2, [r7, #4]
 8006a8e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	1c5a      	adds	r2, r3, #1
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	601a      	str	r2, [r3, #0]
}
 8006a9a:	bf00      	nop
 8006a9c:	3714      	adds	r7, #20
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa4:	4770      	bx	lr

08006aa6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006aa6:	b480      	push	{r7}
 8006aa8:	b085      	sub	sp, #20
 8006aaa:	af00      	add	r7, sp, #0
 8006aac:	6078      	str	r0, [r7, #4]
 8006aae:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006ab6:	68bb      	ldr	r3, [r7, #8]
 8006ab8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006abc:	d103      	bne.n	8006ac6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	691b      	ldr	r3, [r3, #16]
 8006ac2:	60fb      	str	r3, [r7, #12]
 8006ac4:	e00c      	b.n	8006ae0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	3308      	adds	r3, #8
 8006aca:	60fb      	str	r3, [r7, #12]
 8006acc:	e002      	b.n	8006ad4 <vListInsert+0x2e>
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	685b      	ldr	r3, [r3, #4]
 8006ad2:	60fb      	str	r3, [r7, #12]
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	685b      	ldr	r3, [r3, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	68ba      	ldr	r2, [r7, #8]
 8006adc:	429a      	cmp	r2, r3
 8006ade:	d2f6      	bcs.n	8006ace <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	685a      	ldr	r2, [r3, #4]
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	685b      	ldr	r3, [r3, #4]
 8006aec:	683a      	ldr	r2, [r7, #0]
 8006aee:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	68fa      	ldr	r2, [r7, #12]
 8006af4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	683a      	ldr	r2, [r7, #0]
 8006afa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006afc:	683b      	ldr	r3, [r7, #0]
 8006afe:	687a      	ldr	r2, [r7, #4]
 8006b00:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	1c5a      	adds	r2, r3, #1
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	601a      	str	r2, [r3, #0]
}
 8006b0c:	bf00      	nop
 8006b0e:	3714      	adds	r7, #20
 8006b10:	46bd      	mov	sp, r7
 8006b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b16:	4770      	bx	lr

08006b18 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006b18:	b480      	push	{r7}
 8006b1a:	b085      	sub	sp, #20
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	691b      	ldr	r3, [r3, #16]
 8006b24:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	685b      	ldr	r3, [r3, #4]
 8006b2a:	687a      	ldr	r2, [r7, #4]
 8006b2c:	6892      	ldr	r2, [r2, #8]
 8006b2e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	689b      	ldr	r3, [r3, #8]
 8006b34:	687a      	ldr	r2, [r7, #4]
 8006b36:	6852      	ldr	r2, [r2, #4]
 8006b38:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	685b      	ldr	r3, [r3, #4]
 8006b3e:	687a      	ldr	r2, [r7, #4]
 8006b40:	429a      	cmp	r2, r3
 8006b42:	d103      	bne.n	8006b4c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	689a      	ldr	r2, [r3, #8]
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2200      	movs	r2, #0
 8006b50:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	1e5a      	subs	r2, r3, #1
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
}
 8006b60:	4618      	mov	r0, r3
 8006b62:	3714      	adds	r7, #20
 8006b64:	46bd      	mov	sp, r7
 8006b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6a:	4770      	bx	lr

08006b6c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b084      	sub	sp, #16
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
 8006b74:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d10b      	bne.n	8006b98 <xQueueGenericReset+0x2c>
	__asm volatile
 8006b80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b84:	f383 8811 	msr	BASEPRI, r3
 8006b88:	f3bf 8f6f 	isb	sy
 8006b8c:	f3bf 8f4f 	dsb	sy
 8006b90:	60bb      	str	r3, [r7, #8]
}
 8006b92:	bf00      	nop
 8006b94:	bf00      	nop
 8006b96:	e7fd      	b.n	8006b94 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006b98:	f002 fdb6 	bl	8009708 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681a      	ldr	r2, [r3, #0]
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ba4:	68f9      	ldr	r1, [r7, #12]
 8006ba6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006ba8:	fb01 f303 	mul.w	r3, r1, r3
 8006bac:	441a      	add	r2, r3
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	681a      	ldr	r2, [r3, #0]
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681a      	ldr	r2, [r3, #0]
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bc8:	3b01      	subs	r3, #1
 8006bca:	68f9      	ldr	r1, [r7, #12]
 8006bcc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006bce:	fb01 f303 	mul.w	r3, r1, r3
 8006bd2:	441a      	add	r2, r3
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	22ff      	movs	r2, #255	@ 0xff
 8006bdc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	22ff      	movs	r2, #255	@ 0xff
 8006be4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d114      	bne.n	8006c18 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	691b      	ldr	r3, [r3, #16]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d01a      	beq.n	8006c2c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	3310      	adds	r3, #16
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	f001 fcb2 	bl	8008564 <xTaskRemoveFromEventList>
 8006c00:	4603      	mov	r3, r0
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d012      	beq.n	8006c2c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006c06:	4b0d      	ldr	r3, [pc, #52]	@ (8006c3c <xQueueGenericReset+0xd0>)
 8006c08:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c0c:	601a      	str	r2, [r3, #0]
 8006c0e:	f3bf 8f4f 	dsb	sy
 8006c12:	f3bf 8f6f 	isb	sy
 8006c16:	e009      	b.n	8006c2c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	3310      	adds	r3, #16
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	f7ff fef1 	bl	8006a04 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	3324      	adds	r3, #36	@ 0x24
 8006c26:	4618      	mov	r0, r3
 8006c28:	f7ff feec 	bl	8006a04 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006c2c:	f002 fd9e 	bl	800976c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006c30:	2301      	movs	r3, #1
}
 8006c32:	4618      	mov	r0, r3
 8006c34:	3710      	adds	r7, #16
 8006c36:	46bd      	mov	sp, r7
 8006c38:	bd80      	pop	{r7, pc}
 8006c3a:	bf00      	nop
 8006c3c:	e000ed04 	.word	0xe000ed04

08006c40 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b08e      	sub	sp, #56	@ 0x38
 8006c44:	af02      	add	r7, sp, #8
 8006c46:	60f8      	str	r0, [r7, #12]
 8006c48:	60b9      	str	r1, [r7, #8]
 8006c4a:	607a      	str	r2, [r7, #4]
 8006c4c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d10b      	bne.n	8006c6c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8006c54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c58:	f383 8811 	msr	BASEPRI, r3
 8006c5c:	f3bf 8f6f 	isb	sy
 8006c60:	f3bf 8f4f 	dsb	sy
 8006c64:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006c66:	bf00      	nop
 8006c68:	bf00      	nop
 8006c6a:	e7fd      	b.n	8006c68 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d10b      	bne.n	8006c8a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8006c72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c76:	f383 8811 	msr	BASEPRI, r3
 8006c7a:	f3bf 8f6f 	isb	sy
 8006c7e:	f3bf 8f4f 	dsb	sy
 8006c82:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006c84:	bf00      	nop
 8006c86:	bf00      	nop
 8006c88:	e7fd      	b.n	8006c86 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d002      	beq.n	8006c96 <xQueueGenericCreateStatic+0x56>
 8006c90:	68bb      	ldr	r3, [r7, #8]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d001      	beq.n	8006c9a <xQueueGenericCreateStatic+0x5a>
 8006c96:	2301      	movs	r3, #1
 8006c98:	e000      	b.n	8006c9c <xQueueGenericCreateStatic+0x5c>
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d10b      	bne.n	8006cb8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8006ca0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ca4:	f383 8811 	msr	BASEPRI, r3
 8006ca8:	f3bf 8f6f 	isb	sy
 8006cac:	f3bf 8f4f 	dsb	sy
 8006cb0:	623b      	str	r3, [r7, #32]
}
 8006cb2:	bf00      	nop
 8006cb4:	bf00      	nop
 8006cb6:	e7fd      	b.n	8006cb4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d102      	bne.n	8006cc4 <xQueueGenericCreateStatic+0x84>
 8006cbe:	68bb      	ldr	r3, [r7, #8]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d101      	bne.n	8006cc8 <xQueueGenericCreateStatic+0x88>
 8006cc4:	2301      	movs	r3, #1
 8006cc6:	e000      	b.n	8006cca <xQueueGenericCreateStatic+0x8a>
 8006cc8:	2300      	movs	r3, #0
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d10b      	bne.n	8006ce6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8006cce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cd2:	f383 8811 	msr	BASEPRI, r3
 8006cd6:	f3bf 8f6f 	isb	sy
 8006cda:	f3bf 8f4f 	dsb	sy
 8006cde:	61fb      	str	r3, [r7, #28]
}
 8006ce0:	bf00      	nop
 8006ce2:	bf00      	nop
 8006ce4:	e7fd      	b.n	8006ce2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006ce6:	2350      	movs	r3, #80	@ 0x50
 8006ce8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006cea:	697b      	ldr	r3, [r7, #20]
 8006cec:	2b50      	cmp	r3, #80	@ 0x50
 8006cee:	d00b      	beq.n	8006d08 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8006cf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cf4:	f383 8811 	msr	BASEPRI, r3
 8006cf8:	f3bf 8f6f 	isb	sy
 8006cfc:	f3bf 8f4f 	dsb	sy
 8006d00:	61bb      	str	r3, [r7, #24]
}
 8006d02:	bf00      	nop
 8006d04:	bf00      	nop
 8006d06:	e7fd      	b.n	8006d04 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006d08:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8006d0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d00d      	beq.n	8006d30 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006d14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d16:	2201      	movs	r2, #1
 8006d18:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006d1c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8006d20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d22:	9300      	str	r3, [sp, #0]
 8006d24:	4613      	mov	r3, r2
 8006d26:	687a      	ldr	r2, [r7, #4]
 8006d28:	68b9      	ldr	r1, [r7, #8]
 8006d2a:	68f8      	ldr	r0, [r7, #12]
 8006d2c:	f000 f840 	bl	8006db0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006d30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8006d32:	4618      	mov	r0, r3
 8006d34:	3730      	adds	r7, #48	@ 0x30
 8006d36:	46bd      	mov	sp, r7
 8006d38:	bd80      	pop	{r7, pc}

08006d3a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006d3a:	b580      	push	{r7, lr}
 8006d3c:	b08a      	sub	sp, #40	@ 0x28
 8006d3e:	af02      	add	r7, sp, #8
 8006d40:	60f8      	str	r0, [r7, #12]
 8006d42:	60b9      	str	r1, [r7, #8]
 8006d44:	4613      	mov	r3, r2
 8006d46:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d10b      	bne.n	8006d66 <xQueueGenericCreate+0x2c>
	__asm volatile
 8006d4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d52:	f383 8811 	msr	BASEPRI, r3
 8006d56:	f3bf 8f6f 	isb	sy
 8006d5a:	f3bf 8f4f 	dsb	sy
 8006d5e:	613b      	str	r3, [r7, #16]
}
 8006d60:	bf00      	nop
 8006d62:	bf00      	nop
 8006d64:	e7fd      	b.n	8006d62 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	68ba      	ldr	r2, [r7, #8]
 8006d6a:	fb02 f303 	mul.w	r3, r2, r3
 8006d6e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006d70:	69fb      	ldr	r3, [r7, #28]
 8006d72:	3350      	adds	r3, #80	@ 0x50
 8006d74:	4618      	mov	r0, r3
 8006d76:	f002 fde9 	bl	800994c <pvPortMalloc>
 8006d7a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006d7c:	69bb      	ldr	r3, [r7, #24]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d011      	beq.n	8006da6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006d82:	69bb      	ldr	r3, [r7, #24]
 8006d84:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	3350      	adds	r3, #80	@ 0x50
 8006d8a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006d8c:	69bb      	ldr	r3, [r7, #24]
 8006d8e:	2200      	movs	r2, #0
 8006d90:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006d94:	79fa      	ldrb	r2, [r7, #7]
 8006d96:	69bb      	ldr	r3, [r7, #24]
 8006d98:	9300      	str	r3, [sp, #0]
 8006d9a:	4613      	mov	r3, r2
 8006d9c:	697a      	ldr	r2, [r7, #20]
 8006d9e:	68b9      	ldr	r1, [r7, #8]
 8006da0:	68f8      	ldr	r0, [r7, #12]
 8006da2:	f000 f805 	bl	8006db0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006da6:	69bb      	ldr	r3, [r7, #24]
	}
 8006da8:	4618      	mov	r0, r3
 8006daa:	3720      	adds	r7, #32
 8006dac:	46bd      	mov	sp, r7
 8006dae:	bd80      	pop	{r7, pc}

08006db0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b084      	sub	sp, #16
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	60f8      	str	r0, [r7, #12]
 8006db8:	60b9      	str	r1, [r7, #8]
 8006dba:	607a      	str	r2, [r7, #4]
 8006dbc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006dbe:	68bb      	ldr	r3, [r7, #8]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d103      	bne.n	8006dcc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006dc4:	69bb      	ldr	r3, [r7, #24]
 8006dc6:	69ba      	ldr	r2, [r7, #24]
 8006dc8:	601a      	str	r2, [r3, #0]
 8006dca:	e002      	b.n	8006dd2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006dcc:	69bb      	ldr	r3, [r7, #24]
 8006dce:	687a      	ldr	r2, [r7, #4]
 8006dd0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006dd2:	69bb      	ldr	r3, [r7, #24]
 8006dd4:	68fa      	ldr	r2, [r7, #12]
 8006dd6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006dd8:	69bb      	ldr	r3, [r7, #24]
 8006dda:	68ba      	ldr	r2, [r7, #8]
 8006ddc:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006dde:	2101      	movs	r1, #1
 8006de0:	69b8      	ldr	r0, [r7, #24]
 8006de2:	f7ff fec3 	bl	8006b6c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006de6:	69bb      	ldr	r3, [r7, #24]
 8006de8:	78fa      	ldrb	r2, [r7, #3]
 8006dea:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006dee:	bf00      	nop
 8006df0:	3710      	adds	r7, #16
 8006df2:	46bd      	mov	sp, r7
 8006df4:	bd80      	pop	{r7, pc}

08006df6 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8006df6:	b580      	push	{r7, lr}
 8006df8:	b08a      	sub	sp, #40	@ 0x28
 8006dfa:	af02      	add	r7, sp, #8
 8006dfc:	60f8      	str	r0, [r7, #12]
 8006dfe:	60b9      	str	r1, [r7, #8]
 8006e00:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d10b      	bne.n	8006e20 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8006e08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e0c:	f383 8811 	msr	BASEPRI, r3
 8006e10:	f3bf 8f6f 	isb	sy
 8006e14:	f3bf 8f4f 	dsb	sy
 8006e18:	61bb      	str	r3, [r7, #24]
}
 8006e1a:	bf00      	nop
 8006e1c:	bf00      	nop
 8006e1e:	e7fd      	b.n	8006e1c <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8006e20:	68ba      	ldr	r2, [r7, #8]
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	429a      	cmp	r2, r3
 8006e26:	d90b      	bls.n	8006e40 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8006e28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e2c:	f383 8811 	msr	BASEPRI, r3
 8006e30:	f3bf 8f6f 	isb	sy
 8006e34:	f3bf 8f4f 	dsb	sy
 8006e38:	617b      	str	r3, [r7, #20]
}
 8006e3a:	bf00      	nop
 8006e3c:	bf00      	nop
 8006e3e:	e7fd      	b.n	8006e3c <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8006e40:	2302      	movs	r3, #2
 8006e42:	9300      	str	r3, [sp, #0]
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2200      	movs	r2, #0
 8006e48:	2100      	movs	r1, #0
 8006e4a:	68f8      	ldr	r0, [r7, #12]
 8006e4c:	f7ff fef8 	bl	8006c40 <xQueueGenericCreateStatic>
 8006e50:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8006e52:	69fb      	ldr	r3, [r7, #28]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d002      	beq.n	8006e5e <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8006e58:	69fb      	ldr	r3, [r7, #28]
 8006e5a:	68ba      	ldr	r2, [r7, #8]
 8006e5c:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8006e5e:	69fb      	ldr	r3, [r7, #28]
	}
 8006e60:	4618      	mov	r0, r3
 8006e62:	3720      	adds	r7, #32
 8006e64:	46bd      	mov	sp, r7
 8006e66:	bd80      	pop	{r7, pc}

08006e68 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b086      	sub	sp, #24
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
 8006e70:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d10b      	bne.n	8006e90 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8006e78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e7c:	f383 8811 	msr	BASEPRI, r3
 8006e80:	f3bf 8f6f 	isb	sy
 8006e84:	f3bf 8f4f 	dsb	sy
 8006e88:	613b      	str	r3, [r7, #16]
}
 8006e8a:	bf00      	nop
 8006e8c:	bf00      	nop
 8006e8e:	e7fd      	b.n	8006e8c <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8006e90:	683a      	ldr	r2, [r7, #0]
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	429a      	cmp	r2, r3
 8006e96:	d90b      	bls.n	8006eb0 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8006e98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e9c:	f383 8811 	msr	BASEPRI, r3
 8006ea0:	f3bf 8f6f 	isb	sy
 8006ea4:	f3bf 8f4f 	dsb	sy
 8006ea8:	60fb      	str	r3, [r7, #12]
}
 8006eaa:	bf00      	nop
 8006eac:	bf00      	nop
 8006eae:	e7fd      	b.n	8006eac <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8006eb0:	2202      	movs	r2, #2
 8006eb2:	2100      	movs	r1, #0
 8006eb4:	6878      	ldr	r0, [r7, #4]
 8006eb6:	f7ff ff40 	bl	8006d3a <xQueueGenericCreate>
 8006eba:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8006ebc:	697b      	ldr	r3, [r7, #20]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d002      	beq.n	8006ec8 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8006ec2:	697b      	ldr	r3, [r7, #20]
 8006ec4:	683a      	ldr	r2, [r7, #0]
 8006ec6:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8006ec8:	697b      	ldr	r3, [r7, #20]
	}
 8006eca:	4618      	mov	r0, r3
 8006ecc:	3718      	adds	r7, #24
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	bd80      	pop	{r7, pc}
	...

08006ed4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006ed4:	b580      	push	{r7, lr}
 8006ed6:	b08e      	sub	sp, #56	@ 0x38
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	60f8      	str	r0, [r7, #12]
 8006edc:	60b9      	str	r1, [r7, #8]
 8006ede:	607a      	str	r2, [r7, #4]
 8006ee0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006eea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d10b      	bne.n	8006f08 <xQueueGenericSend+0x34>
	__asm volatile
 8006ef0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ef4:	f383 8811 	msr	BASEPRI, r3
 8006ef8:	f3bf 8f6f 	isb	sy
 8006efc:	f3bf 8f4f 	dsb	sy
 8006f00:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006f02:	bf00      	nop
 8006f04:	bf00      	nop
 8006f06:	e7fd      	b.n	8006f04 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d103      	bne.n	8006f16 <xQueueGenericSend+0x42>
 8006f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d101      	bne.n	8006f1a <xQueueGenericSend+0x46>
 8006f16:	2301      	movs	r3, #1
 8006f18:	e000      	b.n	8006f1c <xQueueGenericSend+0x48>
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d10b      	bne.n	8006f38 <xQueueGenericSend+0x64>
	__asm volatile
 8006f20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f24:	f383 8811 	msr	BASEPRI, r3
 8006f28:	f3bf 8f6f 	isb	sy
 8006f2c:	f3bf 8f4f 	dsb	sy
 8006f30:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006f32:	bf00      	nop
 8006f34:	bf00      	nop
 8006f36:	e7fd      	b.n	8006f34 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	2b02      	cmp	r3, #2
 8006f3c:	d103      	bne.n	8006f46 <xQueueGenericSend+0x72>
 8006f3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f42:	2b01      	cmp	r3, #1
 8006f44:	d101      	bne.n	8006f4a <xQueueGenericSend+0x76>
 8006f46:	2301      	movs	r3, #1
 8006f48:	e000      	b.n	8006f4c <xQueueGenericSend+0x78>
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d10b      	bne.n	8006f68 <xQueueGenericSend+0x94>
	__asm volatile
 8006f50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f54:	f383 8811 	msr	BASEPRI, r3
 8006f58:	f3bf 8f6f 	isb	sy
 8006f5c:	f3bf 8f4f 	dsb	sy
 8006f60:	623b      	str	r3, [r7, #32]
}
 8006f62:	bf00      	nop
 8006f64:	bf00      	nop
 8006f66:	e7fd      	b.n	8006f64 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006f68:	f001 fd26 	bl	80089b8 <xTaskGetSchedulerState>
 8006f6c:	4603      	mov	r3, r0
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d102      	bne.n	8006f78 <xQueueGenericSend+0xa4>
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d101      	bne.n	8006f7c <xQueueGenericSend+0xa8>
 8006f78:	2301      	movs	r3, #1
 8006f7a:	e000      	b.n	8006f7e <xQueueGenericSend+0xaa>
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d10b      	bne.n	8006f9a <xQueueGenericSend+0xc6>
	__asm volatile
 8006f82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f86:	f383 8811 	msr	BASEPRI, r3
 8006f8a:	f3bf 8f6f 	isb	sy
 8006f8e:	f3bf 8f4f 	dsb	sy
 8006f92:	61fb      	str	r3, [r7, #28]
}
 8006f94:	bf00      	nop
 8006f96:	bf00      	nop
 8006f98:	e7fd      	b.n	8006f96 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006f9a:	f002 fbb5 	bl	8009708 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fa0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fa4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fa6:	429a      	cmp	r2, r3
 8006fa8:	d302      	bcc.n	8006fb0 <xQueueGenericSend+0xdc>
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	2b02      	cmp	r3, #2
 8006fae:	d129      	bne.n	8007004 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006fb0:	683a      	ldr	r2, [r7, #0]
 8006fb2:	68b9      	ldr	r1, [r7, #8]
 8006fb4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006fb6:	f000 fc6d 	bl	8007894 <prvCopyDataToQueue>
 8006fba:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006fbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d010      	beq.n	8006fe6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006fc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fc6:	3324      	adds	r3, #36	@ 0x24
 8006fc8:	4618      	mov	r0, r3
 8006fca:	f001 facb 	bl	8008564 <xTaskRemoveFromEventList>
 8006fce:	4603      	mov	r3, r0
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d013      	beq.n	8006ffc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006fd4:	4b3f      	ldr	r3, [pc, #252]	@ (80070d4 <xQueueGenericSend+0x200>)
 8006fd6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006fda:	601a      	str	r2, [r3, #0]
 8006fdc:	f3bf 8f4f 	dsb	sy
 8006fe0:	f3bf 8f6f 	isb	sy
 8006fe4:	e00a      	b.n	8006ffc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006fe6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d007      	beq.n	8006ffc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006fec:	4b39      	ldr	r3, [pc, #228]	@ (80070d4 <xQueueGenericSend+0x200>)
 8006fee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ff2:	601a      	str	r2, [r3, #0]
 8006ff4:	f3bf 8f4f 	dsb	sy
 8006ff8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006ffc:	f002 fbb6 	bl	800976c <vPortExitCritical>
				return pdPASS;
 8007000:	2301      	movs	r3, #1
 8007002:	e063      	b.n	80070cc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d103      	bne.n	8007012 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800700a:	f002 fbaf 	bl	800976c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800700e:	2300      	movs	r3, #0
 8007010:	e05c      	b.n	80070cc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007012:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007014:	2b00      	cmp	r3, #0
 8007016:	d106      	bne.n	8007026 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007018:	f107 0314 	add.w	r3, r7, #20
 800701c:	4618      	mov	r0, r3
 800701e:	f001 fb69 	bl	80086f4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007022:	2301      	movs	r3, #1
 8007024:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007026:	f002 fba1 	bl	800976c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800702a:	f001 f82f 	bl	800808c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800702e:	f002 fb6b 	bl	8009708 <vPortEnterCritical>
 8007032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007034:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007038:	b25b      	sxtb	r3, r3
 800703a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800703e:	d103      	bne.n	8007048 <xQueueGenericSend+0x174>
 8007040:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007042:	2200      	movs	r2, #0
 8007044:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800704a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800704e:	b25b      	sxtb	r3, r3
 8007050:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007054:	d103      	bne.n	800705e <xQueueGenericSend+0x18a>
 8007056:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007058:	2200      	movs	r2, #0
 800705a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800705e:	f002 fb85 	bl	800976c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007062:	1d3a      	adds	r2, r7, #4
 8007064:	f107 0314 	add.w	r3, r7, #20
 8007068:	4611      	mov	r1, r2
 800706a:	4618      	mov	r0, r3
 800706c:	f001 fb58 	bl	8008720 <xTaskCheckForTimeOut>
 8007070:	4603      	mov	r3, r0
 8007072:	2b00      	cmp	r3, #0
 8007074:	d124      	bne.n	80070c0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007076:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007078:	f000 fd04 	bl	8007a84 <prvIsQueueFull>
 800707c:	4603      	mov	r3, r0
 800707e:	2b00      	cmp	r3, #0
 8007080:	d018      	beq.n	80070b4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007084:	3310      	adds	r3, #16
 8007086:	687a      	ldr	r2, [r7, #4]
 8007088:	4611      	mov	r1, r2
 800708a:	4618      	mov	r0, r3
 800708c:	f001 f9da 	bl	8008444 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007090:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007092:	f000 fc8f 	bl	80079b4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007096:	f001 f807 	bl	80080a8 <xTaskResumeAll>
 800709a:	4603      	mov	r3, r0
 800709c:	2b00      	cmp	r3, #0
 800709e:	f47f af7c 	bne.w	8006f9a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80070a2:	4b0c      	ldr	r3, [pc, #48]	@ (80070d4 <xQueueGenericSend+0x200>)
 80070a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80070a8:	601a      	str	r2, [r3, #0]
 80070aa:	f3bf 8f4f 	dsb	sy
 80070ae:	f3bf 8f6f 	isb	sy
 80070b2:	e772      	b.n	8006f9a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80070b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80070b6:	f000 fc7d 	bl	80079b4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80070ba:	f000 fff5 	bl	80080a8 <xTaskResumeAll>
 80070be:	e76c      	b.n	8006f9a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80070c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80070c2:	f000 fc77 	bl	80079b4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80070c6:	f000 ffef 	bl	80080a8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80070ca:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80070cc:	4618      	mov	r0, r3
 80070ce:	3738      	adds	r7, #56	@ 0x38
 80070d0:	46bd      	mov	sp, r7
 80070d2:	bd80      	pop	{r7, pc}
 80070d4:	e000ed04 	.word	0xe000ed04

080070d8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80070d8:	b580      	push	{r7, lr}
 80070da:	b090      	sub	sp, #64	@ 0x40
 80070dc:	af00      	add	r7, sp, #0
 80070de:	60f8      	str	r0, [r7, #12]
 80070e0:	60b9      	str	r1, [r7, #8]
 80070e2:	607a      	str	r2, [r7, #4]
 80070e4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80070ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d10b      	bne.n	8007108 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80070f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070f4:	f383 8811 	msr	BASEPRI, r3
 80070f8:	f3bf 8f6f 	isb	sy
 80070fc:	f3bf 8f4f 	dsb	sy
 8007100:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007102:	bf00      	nop
 8007104:	bf00      	nop
 8007106:	e7fd      	b.n	8007104 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007108:	68bb      	ldr	r3, [r7, #8]
 800710a:	2b00      	cmp	r3, #0
 800710c:	d103      	bne.n	8007116 <xQueueGenericSendFromISR+0x3e>
 800710e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007112:	2b00      	cmp	r3, #0
 8007114:	d101      	bne.n	800711a <xQueueGenericSendFromISR+0x42>
 8007116:	2301      	movs	r3, #1
 8007118:	e000      	b.n	800711c <xQueueGenericSendFromISR+0x44>
 800711a:	2300      	movs	r3, #0
 800711c:	2b00      	cmp	r3, #0
 800711e:	d10b      	bne.n	8007138 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007120:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007124:	f383 8811 	msr	BASEPRI, r3
 8007128:	f3bf 8f6f 	isb	sy
 800712c:	f3bf 8f4f 	dsb	sy
 8007130:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007132:	bf00      	nop
 8007134:	bf00      	nop
 8007136:	e7fd      	b.n	8007134 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007138:	683b      	ldr	r3, [r7, #0]
 800713a:	2b02      	cmp	r3, #2
 800713c:	d103      	bne.n	8007146 <xQueueGenericSendFromISR+0x6e>
 800713e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007140:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007142:	2b01      	cmp	r3, #1
 8007144:	d101      	bne.n	800714a <xQueueGenericSendFromISR+0x72>
 8007146:	2301      	movs	r3, #1
 8007148:	e000      	b.n	800714c <xQueueGenericSendFromISR+0x74>
 800714a:	2300      	movs	r3, #0
 800714c:	2b00      	cmp	r3, #0
 800714e:	d10b      	bne.n	8007168 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007150:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007154:	f383 8811 	msr	BASEPRI, r3
 8007158:	f3bf 8f6f 	isb	sy
 800715c:	f3bf 8f4f 	dsb	sy
 8007160:	623b      	str	r3, [r7, #32]
}
 8007162:	bf00      	nop
 8007164:	bf00      	nop
 8007166:	e7fd      	b.n	8007164 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007168:	f002 fbae 	bl	80098c8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800716c:	f3ef 8211 	mrs	r2, BASEPRI
 8007170:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007174:	f383 8811 	msr	BASEPRI, r3
 8007178:	f3bf 8f6f 	isb	sy
 800717c:	f3bf 8f4f 	dsb	sy
 8007180:	61fa      	str	r2, [r7, #28]
 8007182:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007184:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007186:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007188:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800718a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800718c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800718e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007190:	429a      	cmp	r2, r3
 8007192:	d302      	bcc.n	800719a <xQueueGenericSendFromISR+0xc2>
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	2b02      	cmp	r3, #2
 8007198:	d12f      	bne.n	80071fa <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800719a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800719c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80071a0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80071a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80071aa:	683a      	ldr	r2, [r7, #0]
 80071ac:	68b9      	ldr	r1, [r7, #8]
 80071ae:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80071b0:	f000 fb70 	bl	8007894 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80071b4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80071b8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80071bc:	d112      	bne.n	80071e4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80071be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d016      	beq.n	80071f4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80071c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071c8:	3324      	adds	r3, #36	@ 0x24
 80071ca:	4618      	mov	r0, r3
 80071cc:	f001 f9ca 	bl	8008564 <xTaskRemoveFromEventList>
 80071d0:	4603      	mov	r3, r0
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d00e      	beq.n	80071f4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d00b      	beq.n	80071f4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2201      	movs	r2, #1
 80071e0:	601a      	str	r2, [r3, #0]
 80071e2:	e007      	b.n	80071f4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80071e4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80071e8:	3301      	adds	r3, #1
 80071ea:	b2db      	uxtb	r3, r3
 80071ec:	b25a      	sxtb	r2, r3
 80071ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80071f4:	2301      	movs	r3, #1
 80071f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80071f8:	e001      	b.n	80071fe <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80071fa:	2300      	movs	r3, #0
 80071fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80071fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007200:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007202:	697b      	ldr	r3, [r7, #20]
 8007204:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007208:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800720a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800720c:	4618      	mov	r0, r3
 800720e:	3740      	adds	r7, #64	@ 0x40
 8007210:	46bd      	mov	sp, r7
 8007212:	bd80      	pop	{r7, pc}

08007214 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007214:	b580      	push	{r7, lr}
 8007216:	b08e      	sub	sp, #56	@ 0x38
 8007218:	af00      	add	r7, sp, #0
 800721a:	6078      	str	r0, [r7, #4]
 800721c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8007222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007224:	2b00      	cmp	r3, #0
 8007226:	d10b      	bne.n	8007240 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8007228:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800722c:	f383 8811 	msr	BASEPRI, r3
 8007230:	f3bf 8f6f 	isb	sy
 8007234:	f3bf 8f4f 	dsb	sy
 8007238:	623b      	str	r3, [r7, #32]
}
 800723a:	bf00      	nop
 800723c:	bf00      	nop
 800723e:	e7fd      	b.n	800723c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007240:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007244:	2b00      	cmp	r3, #0
 8007246:	d00b      	beq.n	8007260 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8007248:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800724c:	f383 8811 	msr	BASEPRI, r3
 8007250:	f3bf 8f6f 	isb	sy
 8007254:	f3bf 8f4f 	dsb	sy
 8007258:	61fb      	str	r3, [r7, #28]
}
 800725a:	bf00      	nop
 800725c:	bf00      	nop
 800725e:	e7fd      	b.n	800725c <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007260:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	2b00      	cmp	r3, #0
 8007266:	d103      	bne.n	8007270 <xQueueGiveFromISR+0x5c>
 8007268:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800726a:	689b      	ldr	r3, [r3, #8]
 800726c:	2b00      	cmp	r3, #0
 800726e:	d101      	bne.n	8007274 <xQueueGiveFromISR+0x60>
 8007270:	2301      	movs	r3, #1
 8007272:	e000      	b.n	8007276 <xQueueGiveFromISR+0x62>
 8007274:	2300      	movs	r3, #0
 8007276:	2b00      	cmp	r3, #0
 8007278:	d10b      	bne.n	8007292 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800727a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800727e:	f383 8811 	msr	BASEPRI, r3
 8007282:	f3bf 8f6f 	isb	sy
 8007286:	f3bf 8f4f 	dsb	sy
 800728a:	61bb      	str	r3, [r7, #24]
}
 800728c:	bf00      	nop
 800728e:	bf00      	nop
 8007290:	e7fd      	b.n	800728e <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007292:	f002 fb19 	bl	80098c8 <vPortValidateInterruptPriority>
	__asm volatile
 8007296:	f3ef 8211 	mrs	r2, BASEPRI
 800729a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800729e:	f383 8811 	msr	BASEPRI, r3
 80072a2:	f3bf 8f6f 	isb	sy
 80072a6:	f3bf 8f4f 	dsb	sy
 80072aa:	617a      	str	r2, [r7, #20]
 80072ac:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80072ae:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80072b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80072b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072b6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80072b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80072be:	429a      	cmp	r2, r3
 80072c0:	d22b      	bcs.n	800731a <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80072c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072c4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80072c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80072cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072ce:	1c5a      	adds	r2, r3, #1
 80072d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072d2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80072d4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80072d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80072dc:	d112      	bne.n	8007304 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80072de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d016      	beq.n	8007314 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80072e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072e8:	3324      	adds	r3, #36	@ 0x24
 80072ea:	4618      	mov	r0, r3
 80072ec:	f001 f93a 	bl	8008564 <xTaskRemoveFromEventList>
 80072f0:	4603      	mov	r3, r0
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d00e      	beq.n	8007314 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d00b      	beq.n	8007314 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80072fc:	683b      	ldr	r3, [r7, #0]
 80072fe:	2201      	movs	r2, #1
 8007300:	601a      	str	r2, [r3, #0]
 8007302:	e007      	b.n	8007314 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007304:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007308:	3301      	adds	r3, #1
 800730a:	b2db      	uxtb	r3, r3
 800730c:	b25a      	sxtb	r2, r3
 800730e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007310:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007314:	2301      	movs	r3, #1
 8007316:	637b      	str	r3, [r7, #52]	@ 0x34
 8007318:	e001      	b.n	800731e <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800731a:	2300      	movs	r3, #0
 800731c:	637b      	str	r3, [r7, #52]	@ 0x34
 800731e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007320:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	f383 8811 	msr	BASEPRI, r3
}
 8007328:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800732a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800732c:	4618      	mov	r0, r3
 800732e:	3738      	adds	r7, #56	@ 0x38
 8007330:	46bd      	mov	sp, r7
 8007332:	bd80      	pop	{r7, pc}

08007334 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007334:	b580      	push	{r7, lr}
 8007336:	b08c      	sub	sp, #48	@ 0x30
 8007338:	af00      	add	r7, sp, #0
 800733a:	60f8      	str	r0, [r7, #12]
 800733c:	60b9      	str	r1, [r7, #8]
 800733e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007340:	2300      	movs	r3, #0
 8007342:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800734a:	2b00      	cmp	r3, #0
 800734c:	d10b      	bne.n	8007366 <xQueueReceive+0x32>
	__asm volatile
 800734e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007352:	f383 8811 	msr	BASEPRI, r3
 8007356:	f3bf 8f6f 	isb	sy
 800735a:	f3bf 8f4f 	dsb	sy
 800735e:	623b      	str	r3, [r7, #32]
}
 8007360:	bf00      	nop
 8007362:	bf00      	nop
 8007364:	e7fd      	b.n	8007362 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007366:	68bb      	ldr	r3, [r7, #8]
 8007368:	2b00      	cmp	r3, #0
 800736a:	d103      	bne.n	8007374 <xQueueReceive+0x40>
 800736c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800736e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007370:	2b00      	cmp	r3, #0
 8007372:	d101      	bne.n	8007378 <xQueueReceive+0x44>
 8007374:	2301      	movs	r3, #1
 8007376:	e000      	b.n	800737a <xQueueReceive+0x46>
 8007378:	2300      	movs	r3, #0
 800737a:	2b00      	cmp	r3, #0
 800737c:	d10b      	bne.n	8007396 <xQueueReceive+0x62>
	__asm volatile
 800737e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007382:	f383 8811 	msr	BASEPRI, r3
 8007386:	f3bf 8f6f 	isb	sy
 800738a:	f3bf 8f4f 	dsb	sy
 800738e:	61fb      	str	r3, [r7, #28]
}
 8007390:	bf00      	nop
 8007392:	bf00      	nop
 8007394:	e7fd      	b.n	8007392 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007396:	f001 fb0f 	bl	80089b8 <xTaskGetSchedulerState>
 800739a:	4603      	mov	r3, r0
 800739c:	2b00      	cmp	r3, #0
 800739e:	d102      	bne.n	80073a6 <xQueueReceive+0x72>
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d101      	bne.n	80073aa <xQueueReceive+0x76>
 80073a6:	2301      	movs	r3, #1
 80073a8:	e000      	b.n	80073ac <xQueueReceive+0x78>
 80073aa:	2300      	movs	r3, #0
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d10b      	bne.n	80073c8 <xQueueReceive+0x94>
	__asm volatile
 80073b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073b4:	f383 8811 	msr	BASEPRI, r3
 80073b8:	f3bf 8f6f 	isb	sy
 80073bc:	f3bf 8f4f 	dsb	sy
 80073c0:	61bb      	str	r3, [r7, #24]
}
 80073c2:	bf00      	nop
 80073c4:	bf00      	nop
 80073c6:	e7fd      	b.n	80073c4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80073c8:	f002 f99e 	bl	8009708 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80073cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073d0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80073d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d01f      	beq.n	8007418 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80073d8:	68b9      	ldr	r1, [r7, #8]
 80073da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80073dc:	f000 fac4 	bl	8007968 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80073e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073e2:	1e5a      	subs	r2, r3, #1
 80073e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073e6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80073e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073ea:	691b      	ldr	r3, [r3, #16]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d00f      	beq.n	8007410 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80073f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073f2:	3310      	adds	r3, #16
 80073f4:	4618      	mov	r0, r3
 80073f6:	f001 f8b5 	bl	8008564 <xTaskRemoveFromEventList>
 80073fa:	4603      	mov	r3, r0
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d007      	beq.n	8007410 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007400:	4b3c      	ldr	r3, [pc, #240]	@ (80074f4 <xQueueReceive+0x1c0>)
 8007402:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007406:	601a      	str	r2, [r3, #0]
 8007408:	f3bf 8f4f 	dsb	sy
 800740c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007410:	f002 f9ac 	bl	800976c <vPortExitCritical>
				return pdPASS;
 8007414:	2301      	movs	r3, #1
 8007416:	e069      	b.n	80074ec <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2b00      	cmp	r3, #0
 800741c:	d103      	bne.n	8007426 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800741e:	f002 f9a5 	bl	800976c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007422:	2300      	movs	r3, #0
 8007424:	e062      	b.n	80074ec <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007426:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007428:	2b00      	cmp	r3, #0
 800742a:	d106      	bne.n	800743a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800742c:	f107 0310 	add.w	r3, r7, #16
 8007430:	4618      	mov	r0, r3
 8007432:	f001 f95f 	bl	80086f4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007436:	2301      	movs	r3, #1
 8007438:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800743a:	f002 f997 	bl	800976c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800743e:	f000 fe25 	bl	800808c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007442:	f002 f961 	bl	8009708 <vPortEnterCritical>
 8007446:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007448:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800744c:	b25b      	sxtb	r3, r3
 800744e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007452:	d103      	bne.n	800745c <xQueueReceive+0x128>
 8007454:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007456:	2200      	movs	r2, #0
 8007458:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800745c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800745e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007462:	b25b      	sxtb	r3, r3
 8007464:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007468:	d103      	bne.n	8007472 <xQueueReceive+0x13e>
 800746a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800746c:	2200      	movs	r2, #0
 800746e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007472:	f002 f97b 	bl	800976c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007476:	1d3a      	adds	r2, r7, #4
 8007478:	f107 0310 	add.w	r3, r7, #16
 800747c:	4611      	mov	r1, r2
 800747e:	4618      	mov	r0, r3
 8007480:	f001 f94e 	bl	8008720 <xTaskCheckForTimeOut>
 8007484:	4603      	mov	r3, r0
 8007486:	2b00      	cmp	r3, #0
 8007488:	d123      	bne.n	80074d2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800748a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800748c:	f000 fae4 	bl	8007a58 <prvIsQueueEmpty>
 8007490:	4603      	mov	r3, r0
 8007492:	2b00      	cmp	r3, #0
 8007494:	d017      	beq.n	80074c6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007496:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007498:	3324      	adds	r3, #36	@ 0x24
 800749a:	687a      	ldr	r2, [r7, #4]
 800749c:	4611      	mov	r1, r2
 800749e:	4618      	mov	r0, r3
 80074a0:	f000 ffd0 	bl	8008444 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80074a4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80074a6:	f000 fa85 	bl	80079b4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80074aa:	f000 fdfd 	bl	80080a8 <xTaskResumeAll>
 80074ae:	4603      	mov	r3, r0
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d189      	bne.n	80073c8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80074b4:	4b0f      	ldr	r3, [pc, #60]	@ (80074f4 <xQueueReceive+0x1c0>)
 80074b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80074ba:	601a      	str	r2, [r3, #0]
 80074bc:	f3bf 8f4f 	dsb	sy
 80074c0:	f3bf 8f6f 	isb	sy
 80074c4:	e780      	b.n	80073c8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80074c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80074c8:	f000 fa74 	bl	80079b4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80074cc:	f000 fdec 	bl	80080a8 <xTaskResumeAll>
 80074d0:	e77a      	b.n	80073c8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80074d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80074d4:	f000 fa6e 	bl	80079b4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80074d8:	f000 fde6 	bl	80080a8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80074dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80074de:	f000 fabb 	bl	8007a58 <prvIsQueueEmpty>
 80074e2:	4603      	mov	r3, r0
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	f43f af6f 	beq.w	80073c8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80074ea:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80074ec:	4618      	mov	r0, r3
 80074ee:	3730      	adds	r7, #48	@ 0x30
 80074f0:	46bd      	mov	sp, r7
 80074f2:	bd80      	pop	{r7, pc}
 80074f4:	e000ed04 	.word	0xe000ed04

080074f8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b08e      	sub	sp, #56	@ 0x38
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
 8007500:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007502:	2300      	movs	r3, #0
 8007504:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800750a:	2300      	movs	r3, #0
 800750c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800750e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007510:	2b00      	cmp	r3, #0
 8007512:	d10b      	bne.n	800752c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8007514:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007518:	f383 8811 	msr	BASEPRI, r3
 800751c:	f3bf 8f6f 	isb	sy
 8007520:	f3bf 8f4f 	dsb	sy
 8007524:	623b      	str	r3, [r7, #32]
}
 8007526:	bf00      	nop
 8007528:	bf00      	nop
 800752a:	e7fd      	b.n	8007528 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800752c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800752e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007530:	2b00      	cmp	r3, #0
 8007532:	d00b      	beq.n	800754c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8007534:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007538:	f383 8811 	msr	BASEPRI, r3
 800753c:	f3bf 8f6f 	isb	sy
 8007540:	f3bf 8f4f 	dsb	sy
 8007544:	61fb      	str	r3, [r7, #28]
}
 8007546:	bf00      	nop
 8007548:	bf00      	nop
 800754a:	e7fd      	b.n	8007548 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800754c:	f001 fa34 	bl	80089b8 <xTaskGetSchedulerState>
 8007550:	4603      	mov	r3, r0
 8007552:	2b00      	cmp	r3, #0
 8007554:	d102      	bne.n	800755c <xQueueSemaphoreTake+0x64>
 8007556:	683b      	ldr	r3, [r7, #0]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d101      	bne.n	8007560 <xQueueSemaphoreTake+0x68>
 800755c:	2301      	movs	r3, #1
 800755e:	e000      	b.n	8007562 <xQueueSemaphoreTake+0x6a>
 8007560:	2300      	movs	r3, #0
 8007562:	2b00      	cmp	r3, #0
 8007564:	d10b      	bne.n	800757e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8007566:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800756a:	f383 8811 	msr	BASEPRI, r3
 800756e:	f3bf 8f6f 	isb	sy
 8007572:	f3bf 8f4f 	dsb	sy
 8007576:	61bb      	str	r3, [r7, #24]
}
 8007578:	bf00      	nop
 800757a:	bf00      	nop
 800757c:	e7fd      	b.n	800757a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800757e:	f002 f8c3 	bl	8009708 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007582:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007584:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007586:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007588:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800758a:	2b00      	cmp	r3, #0
 800758c:	d024      	beq.n	80075d8 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800758e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007590:	1e5a      	subs	r2, r3, #1
 8007592:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007594:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007596:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	2b00      	cmp	r3, #0
 800759c:	d104      	bne.n	80075a8 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800759e:	f001 fb9d 	bl	8008cdc <pvTaskIncrementMutexHeldCount>
 80075a2:	4602      	mov	r2, r0
 80075a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075a6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80075a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075aa:	691b      	ldr	r3, [r3, #16]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d00f      	beq.n	80075d0 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80075b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075b2:	3310      	adds	r3, #16
 80075b4:	4618      	mov	r0, r3
 80075b6:	f000 ffd5 	bl	8008564 <xTaskRemoveFromEventList>
 80075ba:	4603      	mov	r3, r0
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d007      	beq.n	80075d0 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80075c0:	4b54      	ldr	r3, [pc, #336]	@ (8007714 <xQueueSemaphoreTake+0x21c>)
 80075c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80075c6:	601a      	str	r2, [r3, #0]
 80075c8:	f3bf 8f4f 	dsb	sy
 80075cc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80075d0:	f002 f8cc 	bl	800976c <vPortExitCritical>
				return pdPASS;
 80075d4:	2301      	movs	r3, #1
 80075d6:	e098      	b.n	800770a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80075d8:	683b      	ldr	r3, [r7, #0]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d112      	bne.n	8007604 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80075de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d00b      	beq.n	80075fc <xQueueSemaphoreTake+0x104>
	__asm volatile
 80075e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075e8:	f383 8811 	msr	BASEPRI, r3
 80075ec:	f3bf 8f6f 	isb	sy
 80075f0:	f3bf 8f4f 	dsb	sy
 80075f4:	617b      	str	r3, [r7, #20]
}
 80075f6:	bf00      	nop
 80075f8:	bf00      	nop
 80075fa:	e7fd      	b.n	80075f8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80075fc:	f002 f8b6 	bl	800976c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007600:	2300      	movs	r3, #0
 8007602:	e082      	b.n	800770a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007604:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007606:	2b00      	cmp	r3, #0
 8007608:	d106      	bne.n	8007618 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800760a:	f107 030c 	add.w	r3, r7, #12
 800760e:	4618      	mov	r0, r3
 8007610:	f001 f870 	bl	80086f4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007614:	2301      	movs	r3, #1
 8007616:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007618:	f002 f8a8 	bl	800976c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800761c:	f000 fd36 	bl	800808c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007620:	f002 f872 	bl	8009708 <vPortEnterCritical>
 8007624:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007626:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800762a:	b25b      	sxtb	r3, r3
 800762c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007630:	d103      	bne.n	800763a <xQueueSemaphoreTake+0x142>
 8007632:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007634:	2200      	movs	r2, #0
 8007636:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800763a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800763c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007640:	b25b      	sxtb	r3, r3
 8007642:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007646:	d103      	bne.n	8007650 <xQueueSemaphoreTake+0x158>
 8007648:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800764a:	2200      	movs	r2, #0
 800764c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007650:	f002 f88c 	bl	800976c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007654:	463a      	mov	r2, r7
 8007656:	f107 030c 	add.w	r3, r7, #12
 800765a:	4611      	mov	r1, r2
 800765c:	4618      	mov	r0, r3
 800765e:	f001 f85f 	bl	8008720 <xTaskCheckForTimeOut>
 8007662:	4603      	mov	r3, r0
 8007664:	2b00      	cmp	r3, #0
 8007666:	d132      	bne.n	80076ce <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007668:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800766a:	f000 f9f5 	bl	8007a58 <prvIsQueueEmpty>
 800766e:	4603      	mov	r3, r0
 8007670:	2b00      	cmp	r3, #0
 8007672:	d026      	beq.n	80076c2 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007674:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d109      	bne.n	8007690 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800767c:	f002 f844 	bl	8009708 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007680:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007682:	689b      	ldr	r3, [r3, #8]
 8007684:	4618      	mov	r0, r3
 8007686:	f001 f9b5 	bl	80089f4 <xTaskPriorityInherit>
 800768a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800768c:	f002 f86e 	bl	800976c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007690:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007692:	3324      	adds	r3, #36	@ 0x24
 8007694:	683a      	ldr	r2, [r7, #0]
 8007696:	4611      	mov	r1, r2
 8007698:	4618      	mov	r0, r3
 800769a:	f000 fed3 	bl	8008444 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800769e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80076a0:	f000 f988 	bl	80079b4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80076a4:	f000 fd00 	bl	80080a8 <xTaskResumeAll>
 80076a8:	4603      	mov	r3, r0
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	f47f af67 	bne.w	800757e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80076b0:	4b18      	ldr	r3, [pc, #96]	@ (8007714 <xQueueSemaphoreTake+0x21c>)
 80076b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80076b6:	601a      	str	r2, [r3, #0]
 80076b8:	f3bf 8f4f 	dsb	sy
 80076bc:	f3bf 8f6f 	isb	sy
 80076c0:	e75d      	b.n	800757e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80076c2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80076c4:	f000 f976 	bl	80079b4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80076c8:	f000 fcee 	bl	80080a8 <xTaskResumeAll>
 80076cc:	e757      	b.n	800757e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80076ce:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80076d0:	f000 f970 	bl	80079b4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80076d4:	f000 fce8 	bl	80080a8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80076d8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80076da:	f000 f9bd 	bl	8007a58 <prvIsQueueEmpty>
 80076de:	4603      	mov	r3, r0
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	f43f af4c 	beq.w	800757e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80076e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d00d      	beq.n	8007708 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80076ec:	f002 f80c 	bl	8009708 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80076f0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80076f2:	f000 f8b7 	bl	8007864 <prvGetDisinheritPriorityAfterTimeout>
 80076f6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80076f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076fa:	689b      	ldr	r3, [r3, #8]
 80076fc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80076fe:	4618      	mov	r0, r3
 8007700:	f001 fa50 	bl	8008ba4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007704:	f002 f832 	bl	800976c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007708:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800770a:	4618      	mov	r0, r3
 800770c:	3738      	adds	r7, #56	@ 0x38
 800770e:	46bd      	mov	sp, r7
 8007710:	bd80      	pop	{r7, pc}
 8007712:	bf00      	nop
 8007714:	e000ed04 	.word	0xe000ed04

08007718 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007718:	b580      	push	{r7, lr}
 800771a:	b08e      	sub	sp, #56	@ 0x38
 800771c:	af00      	add	r7, sp, #0
 800771e:	60f8      	str	r0, [r7, #12]
 8007720:	60b9      	str	r1, [r7, #8]
 8007722:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007728:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800772a:	2b00      	cmp	r3, #0
 800772c:	d10b      	bne.n	8007746 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800772e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007732:	f383 8811 	msr	BASEPRI, r3
 8007736:	f3bf 8f6f 	isb	sy
 800773a:	f3bf 8f4f 	dsb	sy
 800773e:	623b      	str	r3, [r7, #32]
}
 8007740:	bf00      	nop
 8007742:	bf00      	nop
 8007744:	e7fd      	b.n	8007742 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007746:	68bb      	ldr	r3, [r7, #8]
 8007748:	2b00      	cmp	r3, #0
 800774a:	d103      	bne.n	8007754 <xQueueReceiveFromISR+0x3c>
 800774c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800774e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007750:	2b00      	cmp	r3, #0
 8007752:	d101      	bne.n	8007758 <xQueueReceiveFromISR+0x40>
 8007754:	2301      	movs	r3, #1
 8007756:	e000      	b.n	800775a <xQueueReceiveFromISR+0x42>
 8007758:	2300      	movs	r3, #0
 800775a:	2b00      	cmp	r3, #0
 800775c:	d10b      	bne.n	8007776 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800775e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007762:	f383 8811 	msr	BASEPRI, r3
 8007766:	f3bf 8f6f 	isb	sy
 800776a:	f3bf 8f4f 	dsb	sy
 800776e:	61fb      	str	r3, [r7, #28]
}
 8007770:	bf00      	nop
 8007772:	bf00      	nop
 8007774:	e7fd      	b.n	8007772 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007776:	f002 f8a7 	bl	80098c8 <vPortValidateInterruptPriority>
	__asm volatile
 800777a:	f3ef 8211 	mrs	r2, BASEPRI
 800777e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007782:	f383 8811 	msr	BASEPRI, r3
 8007786:	f3bf 8f6f 	isb	sy
 800778a:	f3bf 8f4f 	dsb	sy
 800778e:	61ba      	str	r2, [r7, #24]
 8007790:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8007792:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007794:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007798:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800779a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800779c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d02f      	beq.n	8007802 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80077a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077a4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80077a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80077ac:	68b9      	ldr	r1, [r7, #8]
 80077ae:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80077b0:	f000 f8da 	bl	8007968 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80077b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077b6:	1e5a      	subs	r2, r3, #1
 80077b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077ba:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80077bc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80077c0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80077c4:	d112      	bne.n	80077ec <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80077c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077c8:	691b      	ldr	r3, [r3, #16]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d016      	beq.n	80077fc <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80077ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077d0:	3310      	adds	r3, #16
 80077d2:	4618      	mov	r0, r3
 80077d4:	f000 fec6 	bl	8008564 <xTaskRemoveFromEventList>
 80077d8:	4603      	mov	r3, r0
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d00e      	beq.n	80077fc <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d00b      	beq.n	80077fc <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2201      	movs	r2, #1
 80077e8:	601a      	str	r2, [r3, #0]
 80077ea:	e007      	b.n	80077fc <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80077ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80077f0:	3301      	adds	r3, #1
 80077f2:	b2db      	uxtb	r3, r3
 80077f4:	b25a      	sxtb	r2, r3
 80077f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80077fc:	2301      	movs	r3, #1
 80077fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8007800:	e001      	b.n	8007806 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8007802:	2300      	movs	r3, #0
 8007804:	637b      	str	r3, [r7, #52]	@ 0x34
 8007806:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007808:	613b      	str	r3, [r7, #16]
	__asm volatile
 800780a:	693b      	ldr	r3, [r7, #16]
 800780c:	f383 8811 	msr	BASEPRI, r3
}
 8007810:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007812:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007814:	4618      	mov	r0, r3
 8007816:	3738      	adds	r7, #56	@ 0x38
 8007818:	46bd      	mov	sp, r7
 800781a:	bd80      	pop	{r7, pc}

0800781c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800781c:	b580      	push	{r7, lr}
 800781e:	b084      	sub	sp, #16
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d10b      	bne.n	8007846 <vQueueDelete+0x2a>
	__asm volatile
 800782e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007832:	f383 8811 	msr	BASEPRI, r3
 8007836:	f3bf 8f6f 	isb	sy
 800783a:	f3bf 8f4f 	dsb	sy
 800783e:	60bb      	str	r3, [r7, #8]
}
 8007840:	bf00      	nop
 8007842:	bf00      	nop
 8007844:	e7fd      	b.n	8007842 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8007846:	68f8      	ldr	r0, [r7, #12]
 8007848:	f000 f95e 	bl	8007b08 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8007852:	2b00      	cmp	r3, #0
 8007854:	d102      	bne.n	800785c <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8007856:	68f8      	ldr	r0, [r7, #12]
 8007858:	f002 f946 	bl	8009ae8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800785c:	bf00      	nop
 800785e:	3710      	adds	r7, #16
 8007860:	46bd      	mov	sp, r7
 8007862:	bd80      	pop	{r7, pc}

08007864 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007864:	b480      	push	{r7}
 8007866:	b085      	sub	sp, #20
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007870:	2b00      	cmp	r3, #0
 8007872:	d006      	beq.n	8007882 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800787e:	60fb      	str	r3, [r7, #12]
 8007880:	e001      	b.n	8007886 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8007882:	2300      	movs	r3, #0
 8007884:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8007886:	68fb      	ldr	r3, [r7, #12]
	}
 8007888:	4618      	mov	r0, r3
 800788a:	3714      	adds	r7, #20
 800788c:	46bd      	mov	sp, r7
 800788e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007892:	4770      	bx	lr

08007894 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007894:	b580      	push	{r7, lr}
 8007896:	b086      	sub	sp, #24
 8007898:	af00      	add	r7, sp, #0
 800789a:	60f8      	str	r0, [r7, #12]
 800789c:	60b9      	str	r1, [r7, #8]
 800789e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80078a0:	2300      	movs	r3, #0
 80078a2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078a8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d10d      	bne.n	80078ce <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d14d      	bne.n	8007956 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	689b      	ldr	r3, [r3, #8]
 80078be:	4618      	mov	r0, r3
 80078c0:	f001 f900 	bl	8008ac4 <xTaskPriorityDisinherit>
 80078c4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	2200      	movs	r2, #0
 80078ca:	609a      	str	r2, [r3, #8]
 80078cc:	e043      	b.n	8007956 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d119      	bne.n	8007908 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	6858      	ldr	r0, [r3, #4]
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078dc:	461a      	mov	r2, r3
 80078de:	68b9      	ldr	r1, [r7, #8]
 80078e0:	f002 fd29 	bl	800a336 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	685a      	ldr	r2, [r3, #4]
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078ec:	441a      	add	r2, r3
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	685a      	ldr	r2, [r3, #4]
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	689b      	ldr	r3, [r3, #8]
 80078fa:	429a      	cmp	r2, r3
 80078fc:	d32b      	bcc.n	8007956 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	681a      	ldr	r2, [r3, #0]
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	605a      	str	r2, [r3, #4]
 8007906:	e026      	b.n	8007956 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	68d8      	ldr	r0, [r3, #12]
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007910:	461a      	mov	r2, r3
 8007912:	68b9      	ldr	r1, [r7, #8]
 8007914:	f002 fd0f 	bl	800a336 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	68da      	ldr	r2, [r3, #12]
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007920:	425b      	negs	r3, r3
 8007922:	441a      	add	r2, r3
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	68da      	ldr	r2, [r3, #12]
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	429a      	cmp	r2, r3
 8007932:	d207      	bcs.n	8007944 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	689a      	ldr	r2, [r3, #8]
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800793c:	425b      	negs	r3, r3
 800793e:	441a      	add	r2, r3
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2b02      	cmp	r3, #2
 8007948:	d105      	bne.n	8007956 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800794a:	693b      	ldr	r3, [r7, #16]
 800794c:	2b00      	cmp	r3, #0
 800794e:	d002      	beq.n	8007956 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007950:	693b      	ldr	r3, [r7, #16]
 8007952:	3b01      	subs	r3, #1
 8007954:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007956:	693b      	ldr	r3, [r7, #16]
 8007958:	1c5a      	adds	r2, r3, #1
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800795e:	697b      	ldr	r3, [r7, #20]
}
 8007960:	4618      	mov	r0, r3
 8007962:	3718      	adds	r7, #24
 8007964:	46bd      	mov	sp, r7
 8007966:	bd80      	pop	{r7, pc}

08007968 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007968:	b580      	push	{r7, lr}
 800796a:	b082      	sub	sp, #8
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
 8007970:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007976:	2b00      	cmp	r3, #0
 8007978:	d018      	beq.n	80079ac <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	68da      	ldr	r2, [r3, #12]
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007982:	441a      	add	r2, r3
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	68da      	ldr	r2, [r3, #12]
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	689b      	ldr	r3, [r3, #8]
 8007990:	429a      	cmp	r2, r3
 8007992:	d303      	bcc.n	800799c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681a      	ldr	r2, [r3, #0]
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	68d9      	ldr	r1, [r3, #12]
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079a4:	461a      	mov	r2, r3
 80079a6:	6838      	ldr	r0, [r7, #0]
 80079a8:	f002 fcc5 	bl	800a336 <memcpy>
	}
}
 80079ac:	bf00      	nop
 80079ae:	3708      	adds	r7, #8
 80079b0:	46bd      	mov	sp, r7
 80079b2:	bd80      	pop	{r7, pc}

080079b4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80079b4:	b580      	push	{r7, lr}
 80079b6:	b084      	sub	sp, #16
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80079bc:	f001 fea4 	bl	8009708 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80079c6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80079c8:	e011      	b.n	80079ee <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d012      	beq.n	80079f8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	3324      	adds	r3, #36	@ 0x24
 80079d6:	4618      	mov	r0, r3
 80079d8:	f000 fdc4 	bl	8008564 <xTaskRemoveFromEventList>
 80079dc:	4603      	mov	r3, r0
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d001      	beq.n	80079e6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80079e2:	f000 ff01 	bl	80087e8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80079e6:	7bfb      	ldrb	r3, [r7, #15]
 80079e8:	3b01      	subs	r3, #1
 80079ea:	b2db      	uxtb	r3, r3
 80079ec:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80079ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	dce9      	bgt.n	80079ca <prvUnlockQueue+0x16>
 80079f6:	e000      	b.n	80079fa <prvUnlockQueue+0x46>
					break;
 80079f8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	22ff      	movs	r2, #255	@ 0xff
 80079fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007a02:	f001 feb3 	bl	800976c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007a06:	f001 fe7f 	bl	8009708 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007a10:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007a12:	e011      	b.n	8007a38 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	691b      	ldr	r3, [r3, #16]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d012      	beq.n	8007a42 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	3310      	adds	r3, #16
 8007a20:	4618      	mov	r0, r3
 8007a22:	f000 fd9f 	bl	8008564 <xTaskRemoveFromEventList>
 8007a26:	4603      	mov	r3, r0
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d001      	beq.n	8007a30 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007a2c:	f000 fedc 	bl	80087e8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007a30:	7bbb      	ldrb	r3, [r7, #14]
 8007a32:	3b01      	subs	r3, #1
 8007a34:	b2db      	uxtb	r3, r3
 8007a36:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007a38:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	dce9      	bgt.n	8007a14 <prvUnlockQueue+0x60>
 8007a40:	e000      	b.n	8007a44 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007a42:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	22ff      	movs	r2, #255	@ 0xff
 8007a48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007a4c:	f001 fe8e 	bl	800976c <vPortExitCritical>
}
 8007a50:	bf00      	nop
 8007a52:	3710      	adds	r7, #16
 8007a54:	46bd      	mov	sp, r7
 8007a56:	bd80      	pop	{r7, pc}

08007a58 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	b084      	sub	sp, #16
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007a60:	f001 fe52 	bl	8009708 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d102      	bne.n	8007a72 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	60fb      	str	r3, [r7, #12]
 8007a70:	e001      	b.n	8007a76 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007a72:	2300      	movs	r3, #0
 8007a74:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007a76:	f001 fe79 	bl	800976c <vPortExitCritical>

	return xReturn;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
}
 8007a7c:	4618      	mov	r0, r3
 8007a7e:	3710      	adds	r7, #16
 8007a80:	46bd      	mov	sp, r7
 8007a82:	bd80      	pop	{r7, pc}

08007a84 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007a84:	b580      	push	{r7, lr}
 8007a86:	b084      	sub	sp, #16
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007a8c:	f001 fe3c 	bl	8009708 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a98:	429a      	cmp	r2, r3
 8007a9a:	d102      	bne.n	8007aa2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007a9c:	2301      	movs	r3, #1
 8007a9e:	60fb      	str	r3, [r7, #12]
 8007aa0:	e001      	b.n	8007aa6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007aa6:	f001 fe61 	bl	800976c <vPortExitCritical>

	return xReturn;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
}
 8007aac:	4618      	mov	r0, r3
 8007aae:	3710      	adds	r7, #16
 8007ab0:	46bd      	mov	sp, r7
 8007ab2:	bd80      	pop	{r7, pc}

08007ab4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007ab4:	b480      	push	{r7}
 8007ab6:	b085      	sub	sp, #20
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	6078      	str	r0, [r7, #4]
 8007abc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007abe:	2300      	movs	r3, #0
 8007ac0:	60fb      	str	r3, [r7, #12]
 8007ac2:	e014      	b.n	8007aee <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007ac4:	4a0f      	ldr	r2, [pc, #60]	@ (8007b04 <vQueueAddToRegistry+0x50>)
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d10b      	bne.n	8007ae8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007ad0:	490c      	ldr	r1, [pc, #48]	@ (8007b04 <vQueueAddToRegistry+0x50>)
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	683a      	ldr	r2, [r7, #0]
 8007ad6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007ada:	4a0a      	ldr	r2, [pc, #40]	@ (8007b04 <vQueueAddToRegistry+0x50>)
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	00db      	lsls	r3, r3, #3
 8007ae0:	4413      	add	r3, r2
 8007ae2:	687a      	ldr	r2, [r7, #4]
 8007ae4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007ae6:	e006      	b.n	8007af6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	3301      	adds	r3, #1
 8007aec:	60fb      	str	r3, [r7, #12]
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	2b07      	cmp	r3, #7
 8007af2:	d9e7      	bls.n	8007ac4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007af4:	bf00      	nop
 8007af6:	bf00      	nop
 8007af8:	3714      	adds	r7, #20
 8007afa:	46bd      	mov	sp, r7
 8007afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b00:	4770      	bx	lr
 8007b02:	bf00      	nop
 8007b04:	200012d0 	.word	0x200012d0

08007b08 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8007b08:	b480      	push	{r7}
 8007b0a:	b085      	sub	sp, #20
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007b10:	2300      	movs	r3, #0
 8007b12:	60fb      	str	r3, [r7, #12]
 8007b14:	e016      	b.n	8007b44 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8007b16:	4a10      	ldr	r2, [pc, #64]	@ (8007b58 <vQueueUnregisterQueue+0x50>)
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	00db      	lsls	r3, r3, #3
 8007b1c:	4413      	add	r3, r2
 8007b1e:	685b      	ldr	r3, [r3, #4]
 8007b20:	687a      	ldr	r2, [r7, #4]
 8007b22:	429a      	cmp	r2, r3
 8007b24:	d10b      	bne.n	8007b3e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8007b26:	4a0c      	ldr	r2, [pc, #48]	@ (8007b58 <vQueueUnregisterQueue+0x50>)
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	2100      	movs	r1, #0
 8007b2c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8007b30:	4a09      	ldr	r2, [pc, #36]	@ (8007b58 <vQueueUnregisterQueue+0x50>)
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	00db      	lsls	r3, r3, #3
 8007b36:	4413      	add	r3, r2
 8007b38:	2200      	movs	r2, #0
 8007b3a:	605a      	str	r2, [r3, #4]
				break;
 8007b3c:	e006      	b.n	8007b4c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	3301      	adds	r3, #1
 8007b42:	60fb      	str	r3, [r7, #12]
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	2b07      	cmp	r3, #7
 8007b48:	d9e5      	bls.n	8007b16 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8007b4a:	bf00      	nop
 8007b4c:	bf00      	nop
 8007b4e:	3714      	adds	r7, #20
 8007b50:	46bd      	mov	sp, r7
 8007b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b56:	4770      	bx	lr
 8007b58:	200012d0 	.word	0x200012d0

08007b5c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007b5c:	b580      	push	{r7, lr}
 8007b5e:	b086      	sub	sp, #24
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	60f8      	str	r0, [r7, #12]
 8007b64:	60b9      	str	r1, [r7, #8]
 8007b66:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007b6c:	f001 fdcc 	bl	8009708 <vPortEnterCritical>
 8007b70:	697b      	ldr	r3, [r7, #20]
 8007b72:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007b76:	b25b      	sxtb	r3, r3
 8007b78:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007b7c:	d103      	bne.n	8007b86 <vQueueWaitForMessageRestricted+0x2a>
 8007b7e:	697b      	ldr	r3, [r7, #20]
 8007b80:	2200      	movs	r2, #0
 8007b82:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007b86:	697b      	ldr	r3, [r7, #20]
 8007b88:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007b8c:	b25b      	sxtb	r3, r3
 8007b8e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007b92:	d103      	bne.n	8007b9c <vQueueWaitForMessageRestricted+0x40>
 8007b94:	697b      	ldr	r3, [r7, #20]
 8007b96:	2200      	movs	r2, #0
 8007b98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007b9c:	f001 fde6 	bl	800976c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007ba0:	697b      	ldr	r3, [r7, #20]
 8007ba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d106      	bne.n	8007bb6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007ba8:	697b      	ldr	r3, [r7, #20]
 8007baa:	3324      	adds	r3, #36	@ 0x24
 8007bac:	687a      	ldr	r2, [r7, #4]
 8007bae:	68b9      	ldr	r1, [r7, #8]
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	f000 fcab 	bl	800850c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007bb6:	6978      	ldr	r0, [r7, #20]
 8007bb8:	f7ff fefc 	bl	80079b4 <prvUnlockQueue>
	}
 8007bbc:	bf00      	nop
 8007bbe:	3718      	adds	r7, #24
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	bd80      	pop	{r7, pc}

08007bc4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b08e      	sub	sp, #56	@ 0x38
 8007bc8:	af04      	add	r7, sp, #16
 8007bca:	60f8      	str	r0, [r7, #12]
 8007bcc:	60b9      	str	r1, [r7, #8]
 8007bce:	607a      	str	r2, [r7, #4]
 8007bd0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007bd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d10b      	bne.n	8007bf0 <xTaskCreateStatic+0x2c>
	__asm volatile
 8007bd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bdc:	f383 8811 	msr	BASEPRI, r3
 8007be0:	f3bf 8f6f 	isb	sy
 8007be4:	f3bf 8f4f 	dsb	sy
 8007be8:	623b      	str	r3, [r7, #32]
}
 8007bea:	bf00      	nop
 8007bec:	bf00      	nop
 8007bee:	e7fd      	b.n	8007bec <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007bf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d10b      	bne.n	8007c0e <xTaskCreateStatic+0x4a>
	__asm volatile
 8007bf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bfa:	f383 8811 	msr	BASEPRI, r3
 8007bfe:	f3bf 8f6f 	isb	sy
 8007c02:	f3bf 8f4f 	dsb	sy
 8007c06:	61fb      	str	r3, [r7, #28]
}
 8007c08:	bf00      	nop
 8007c0a:	bf00      	nop
 8007c0c:	e7fd      	b.n	8007c0a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007c0e:	23a8      	movs	r3, #168	@ 0xa8
 8007c10:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007c12:	693b      	ldr	r3, [r7, #16]
 8007c14:	2ba8      	cmp	r3, #168	@ 0xa8
 8007c16:	d00b      	beq.n	8007c30 <xTaskCreateStatic+0x6c>
	__asm volatile
 8007c18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c1c:	f383 8811 	msr	BASEPRI, r3
 8007c20:	f3bf 8f6f 	isb	sy
 8007c24:	f3bf 8f4f 	dsb	sy
 8007c28:	61bb      	str	r3, [r7, #24]
}
 8007c2a:	bf00      	nop
 8007c2c:	bf00      	nop
 8007c2e:	e7fd      	b.n	8007c2c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007c30:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007c32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d01e      	beq.n	8007c76 <xTaskCreateStatic+0xb2>
 8007c38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d01b      	beq.n	8007c76 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007c3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c40:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c44:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007c46:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c4a:	2202      	movs	r2, #2
 8007c4c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007c50:	2300      	movs	r3, #0
 8007c52:	9303      	str	r3, [sp, #12]
 8007c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c56:	9302      	str	r3, [sp, #8]
 8007c58:	f107 0314 	add.w	r3, r7, #20
 8007c5c:	9301      	str	r3, [sp, #4]
 8007c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c60:	9300      	str	r3, [sp, #0]
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	687a      	ldr	r2, [r7, #4]
 8007c66:	68b9      	ldr	r1, [r7, #8]
 8007c68:	68f8      	ldr	r0, [r7, #12]
 8007c6a:	f000 f851 	bl	8007d10 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007c6e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007c70:	f000 f8f6 	bl	8007e60 <prvAddNewTaskToReadyList>
 8007c74:	e001      	b.n	8007c7a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007c76:	2300      	movs	r3, #0
 8007c78:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007c7a:	697b      	ldr	r3, [r7, #20]
	}
 8007c7c:	4618      	mov	r0, r3
 8007c7e:	3728      	adds	r7, #40	@ 0x28
 8007c80:	46bd      	mov	sp, r7
 8007c82:	bd80      	pop	{r7, pc}

08007c84 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007c84:	b580      	push	{r7, lr}
 8007c86:	b08c      	sub	sp, #48	@ 0x30
 8007c88:	af04      	add	r7, sp, #16
 8007c8a:	60f8      	str	r0, [r7, #12]
 8007c8c:	60b9      	str	r1, [r7, #8]
 8007c8e:	603b      	str	r3, [r7, #0]
 8007c90:	4613      	mov	r3, r2
 8007c92:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007c94:	88fb      	ldrh	r3, [r7, #6]
 8007c96:	009b      	lsls	r3, r3, #2
 8007c98:	4618      	mov	r0, r3
 8007c9a:	f001 fe57 	bl	800994c <pvPortMalloc>
 8007c9e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007ca0:	697b      	ldr	r3, [r7, #20]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d00e      	beq.n	8007cc4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007ca6:	20a8      	movs	r0, #168	@ 0xa8
 8007ca8:	f001 fe50 	bl	800994c <pvPortMalloc>
 8007cac:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007cae:	69fb      	ldr	r3, [r7, #28]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d003      	beq.n	8007cbc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007cb4:	69fb      	ldr	r3, [r7, #28]
 8007cb6:	697a      	ldr	r2, [r7, #20]
 8007cb8:	631a      	str	r2, [r3, #48]	@ 0x30
 8007cba:	e005      	b.n	8007cc8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007cbc:	6978      	ldr	r0, [r7, #20]
 8007cbe:	f001 ff13 	bl	8009ae8 <vPortFree>
 8007cc2:	e001      	b.n	8007cc8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007cc8:	69fb      	ldr	r3, [r7, #28]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d017      	beq.n	8007cfe <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007cce:	69fb      	ldr	r3, [r7, #28]
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007cd6:	88fa      	ldrh	r2, [r7, #6]
 8007cd8:	2300      	movs	r3, #0
 8007cda:	9303      	str	r3, [sp, #12]
 8007cdc:	69fb      	ldr	r3, [r7, #28]
 8007cde:	9302      	str	r3, [sp, #8]
 8007ce0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ce2:	9301      	str	r3, [sp, #4]
 8007ce4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ce6:	9300      	str	r3, [sp, #0]
 8007ce8:	683b      	ldr	r3, [r7, #0]
 8007cea:	68b9      	ldr	r1, [r7, #8]
 8007cec:	68f8      	ldr	r0, [r7, #12]
 8007cee:	f000 f80f 	bl	8007d10 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007cf2:	69f8      	ldr	r0, [r7, #28]
 8007cf4:	f000 f8b4 	bl	8007e60 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007cf8:	2301      	movs	r3, #1
 8007cfa:	61bb      	str	r3, [r7, #24]
 8007cfc:	e002      	b.n	8007d04 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007cfe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007d02:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007d04:	69bb      	ldr	r3, [r7, #24]
	}
 8007d06:	4618      	mov	r0, r3
 8007d08:	3720      	adds	r7, #32
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	bd80      	pop	{r7, pc}
	...

08007d10 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007d10:	b580      	push	{r7, lr}
 8007d12:	b088      	sub	sp, #32
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	60f8      	str	r0, [r7, #12]
 8007d18:	60b9      	str	r1, [r7, #8]
 8007d1a:	607a      	str	r2, [r7, #4]
 8007d1c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d20:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	009b      	lsls	r3, r3, #2
 8007d26:	461a      	mov	r2, r3
 8007d28:	21a5      	movs	r1, #165	@ 0xa5
 8007d2a:	f002 fa2b 	bl	800a184 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007d2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d30:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007d38:	3b01      	subs	r3, #1
 8007d3a:	009b      	lsls	r3, r3, #2
 8007d3c:	4413      	add	r3, r2
 8007d3e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007d40:	69bb      	ldr	r3, [r7, #24]
 8007d42:	f023 0307 	bic.w	r3, r3, #7
 8007d46:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007d48:	69bb      	ldr	r3, [r7, #24]
 8007d4a:	f003 0307 	and.w	r3, r3, #7
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d00b      	beq.n	8007d6a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8007d52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d56:	f383 8811 	msr	BASEPRI, r3
 8007d5a:	f3bf 8f6f 	isb	sy
 8007d5e:	f3bf 8f4f 	dsb	sy
 8007d62:	617b      	str	r3, [r7, #20]
}
 8007d64:	bf00      	nop
 8007d66:	bf00      	nop
 8007d68:	e7fd      	b.n	8007d66 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007d6a:	68bb      	ldr	r3, [r7, #8]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d01f      	beq.n	8007db0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007d70:	2300      	movs	r3, #0
 8007d72:	61fb      	str	r3, [r7, #28]
 8007d74:	e012      	b.n	8007d9c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007d76:	68ba      	ldr	r2, [r7, #8]
 8007d78:	69fb      	ldr	r3, [r7, #28]
 8007d7a:	4413      	add	r3, r2
 8007d7c:	7819      	ldrb	r1, [r3, #0]
 8007d7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d80:	69fb      	ldr	r3, [r7, #28]
 8007d82:	4413      	add	r3, r2
 8007d84:	3334      	adds	r3, #52	@ 0x34
 8007d86:	460a      	mov	r2, r1
 8007d88:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007d8a:	68ba      	ldr	r2, [r7, #8]
 8007d8c:	69fb      	ldr	r3, [r7, #28]
 8007d8e:	4413      	add	r3, r2
 8007d90:	781b      	ldrb	r3, [r3, #0]
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d006      	beq.n	8007da4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007d96:	69fb      	ldr	r3, [r7, #28]
 8007d98:	3301      	adds	r3, #1
 8007d9a:	61fb      	str	r3, [r7, #28]
 8007d9c:	69fb      	ldr	r3, [r7, #28]
 8007d9e:	2b0f      	cmp	r3, #15
 8007da0:	d9e9      	bls.n	8007d76 <prvInitialiseNewTask+0x66>
 8007da2:	e000      	b.n	8007da6 <prvInitialiseNewTask+0x96>
			{
				break;
 8007da4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007da6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007da8:	2200      	movs	r2, #0
 8007daa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007dae:	e003      	b.n	8007db8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007db0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007db2:	2200      	movs	r2, #0
 8007db4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007db8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dba:	2b37      	cmp	r3, #55	@ 0x37
 8007dbc:	d901      	bls.n	8007dc2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007dbe:	2337      	movs	r3, #55	@ 0x37
 8007dc0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007dc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dc4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007dc6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007dc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007dcc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007dce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dd0:	2200      	movs	r2, #0
 8007dd2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007dd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dd6:	3304      	adds	r3, #4
 8007dd8:	4618      	mov	r0, r3
 8007dda:	f7fe fe33 	bl	8006a44 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007dde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007de0:	3318      	adds	r3, #24
 8007de2:	4618      	mov	r0, r3
 8007de4:	f7fe fe2e 	bl	8006a44 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007de8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007dec:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007dee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007df0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007df4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007df6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007df8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dfa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007dfc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e00:	2200      	movs	r2, #0
 8007e02:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007e06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e08:	2200      	movs	r2, #0
 8007e0a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007e0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e10:	3354      	adds	r3, #84	@ 0x54
 8007e12:	224c      	movs	r2, #76	@ 0x4c
 8007e14:	2100      	movs	r1, #0
 8007e16:	4618      	mov	r0, r3
 8007e18:	f002 f9b4 	bl	800a184 <memset>
 8007e1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e1e:	4a0d      	ldr	r2, [pc, #52]	@ (8007e54 <prvInitialiseNewTask+0x144>)
 8007e20:	659a      	str	r2, [r3, #88]	@ 0x58
 8007e22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e24:	4a0c      	ldr	r2, [pc, #48]	@ (8007e58 <prvInitialiseNewTask+0x148>)
 8007e26:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007e28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e2a:	4a0c      	ldr	r2, [pc, #48]	@ (8007e5c <prvInitialiseNewTask+0x14c>)
 8007e2c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007e2e:	683a      	ldr	r2, [r7, #0]
 8007e30:	68f9      	ldr	r1, [r7, #12]
 8007e32:	69b8      	ldr	r0, [r7, #24]
 8007e34:	f001 fb34 	bl	80094a0 <pxPortInitialiseStack>
 8007e38:	4602      	mov	r2, r0
 8007e3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e3c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007e3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d002      	beq.n	8007e4a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007e44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e48:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007e4a:	bf00      	nop
 8007e4c:	3720      	adds	r7, #32
 8007e4e:	46bd      	mov	sp, r7
 8007e50:	bd80      	pop	{r7, pc}
 8007e52:	bf00      	nop
 8007e54:	20005564 	.word	0x20005564
 8007e58:	200055cc 	.word	0x200055cc
 8007e5c:	20005634 	.word	0x20005634

08007e60 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b082      	sub	sp, #8
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007e68:	f001 fc4e 	bl	8009708 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007e6c:	4b2d      	ldr	r3, [pc, #180]	@ (8007f24 <prvAddNewTaskToReadyList+0xc4>)
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	3301      	adds	r3, #1
 8007e72:	4a2c      	ldr	r2, [pc, #176]	@ (8007f24 <prvAddNewTaskToReadyList+0xc4>)
 8007e74:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007e76:	4b2c      	ldr	r3, [pc, #176]	@ (8007f28 <prvAddNewTaskToReadyList+0xc8>)
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d109      	bne.n	8007e92 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007e7e:	4a2a      	ldr	r2, [pc, #168]	@ (8007f28 <prvAddNewTaskToReadyList+0xc8>)
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007e84:	4b27      	ldr	r3, [pc, #156]	@ (8007f24 <prvAddNewTaskToReadyList+0xc4>)
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	2b01      	cmp	r3, #1
 8007e8a:	d110      	bne.n	8007eae <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007e8c:	f000 fcd0 	bl	8008830 <prvInitialiseTaskLists>
 8007e90:	e00d      	b.n	8007eae <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007e92:	4b26      	ldr	r3, [pc, #152]	@ (8007f2c <prvAddNewTaskToReadyList+0xcc>)
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d109      	bne.n	8007eae <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007e9a:	4b23      	ldr	r3, [pc, #140]	@ (8007f28 <prvAddNewTaskToReadyList+0xc8>)
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ea4:	429a      	cmp	r2, r3
 8007ea6:	d802      	bhi.n	8007eae <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007ea8:	4a1f      	ldr	r2, [pc, #124]	@ (8007f28 <prvAddNewTaskToReadyList+0xc8>)
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007eae:	4b20      	ldr	r3, [pc, #128]	@ (8007f30 <prvAddNewTaskToReadyList+0xd0>)
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	3301      	adds	r3, #1
 8007eb4:	4a1e      	ldr	r2, [pc, #120]	@ (8007f30 <prvAddNewTaskToReadyList+0xd0>)
 8007eb6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007eb8:	4b1d      	ldr	r3, [pc, #116]	@ (8007f30 <prvAddNewTaskToReadyList+0xd0>)
 8007eba:	681a      	ldr	r2, [r3, #0]
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ec4:	4b1b      	ldr	r3, [pc, #108]	@ (8007f34 <prvAddNewTaskToReadyList+0xd4>)
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	429a      	cmp	r2, r3
 8007eca:	d903      	bls.n	8007ed4 <prvAddNewTaskToReadyList+0x74>
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ed0:	4a18      	ldr	r2, [pc, #96]	@ (8007f34 <prvAddNewTaskToReadyList+0xd4>)
 8007ed2:	6013      	str	r3, [r2, #0]
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ed8:	4613      	mov	r3, r2
 8007eda:	009b      	lsls	r3, r3, #2
 8007edc:	4413      	add	r3, r2
 8007ede:	009b      	lsls	r3, r3, #2
 8007ee0:	4a15      	ldr	r2, [pc, #84]	@ (8007f38 <prvAddNewTaskToReadyList+0xd8>)
 8007ee2:	441a      	add	r2, r3
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	3304      	adds	r3, #4
 8007ee8:	4619      	mov	r1, r3
 8007eea:	4610      	mov	r0, r2
 8007eec:	f7fe fdb7 	bl	8006a5e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007ef0:	f001 fc3c 	bl	800976c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007ef4:	4b0d      	ldr	r3, [pc, #52]	@ (8007f2c <prvAddNewTaskToReadyList+0xcc>)
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d00e      	beq.n	8007f1a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007efc:	4b0a      	ldr	r3, [pc, #40]	@ (8007f28 <prvAddNewTaskToReadyList+0xc8>)
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f06:	429a      	cmp	r2, r3
 8007f08:	d207      	bcs.n	8007f1a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007f0a:	4b0c      	ldr	r3, [pc, #48]	@ (8007f3c <prvAddNewTaskToReadyList+0xdc>)
 8007f0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f10:	601a      	str	r2, [r3, #0]
 8007f12:	f3bf 8f4f 	dsb	sy
 8007f16:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007f1a:	bf00      	nop
 8007f1c:	3708      	adds	r7, #8
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	bd80      	pop	{r7, pc}
 8007f22:	bf00      	nop
 8007f24:	200017e4 	.word	0x200017e4
 8007f28:	20001310 	.word	0x20001310
 8007f2c:	200017f0 	.word	0x200017f0
 8007f30:	20001800 	.word	0x20001800
 8007f34:	200017ec 	.word	0x200017ec
 8007f38:	20001314 	.word	0x20001314
 8007f3c:	e000ed04 	.word	0xe000ed04

08007f40 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007f40:	b580      	push	{r7, lr}
 8007f42:	b084      	sub	sp, #16
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007f48:	2300      	movs	r3, #0
 8007f4a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d018      	beq.n	8007f84 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007f52:	4b14      	ldr	r3, [pc, #80]	@ (8007fa4 <vTaskDelay+0x64>)
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d00b      	beq.n	8007f72 <vTaskDelay+0x32>
	__asm volatile
 8007f5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f5e:	f383 8811 	msr	BASEPRI, r3
 8007f62:	f3bf 8f6f 	isb	sy
 8007f66:	f3bf 8f4f 	dsb	sy
 8007f6a:	60bb      	str	r3, [r7, #8]
}
 8007f6c:	bf00      	nop
 8007f6e:	bf00      	nop
 8007f70:	e7fd      	b.n	8007f6e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007f72:	f000 f88b 	bl	800808c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007f76:	2100      	movs	r1, #0
 8007f78:	6878      	ldr	r0, [r7, #4]
 8007f7a:	f000 fec3 	bl	8008d04 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007f7e:	f000 f893 	bl	80080a8 <xTaskResumeAll>
 8007f82:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d107      	bne.n	8007f9a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8007f8a:	4b07      	ldr	r3, [pc, #28]	@ (8007fa8 <vTaskDelay+0x68>)
 8007f8c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f90:	601a      	str	r2, [r3, #0]
 8007f92:	f3bf 8f4f 	dsb	sy
 8007f96:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007f9a:	bf00      	nop
 8007f9c:	3710      	adds	r7, #16
 8007f9e:	46bd      	mov	sp, r7
 8007fa0:	bd80      	pop	{r7, pc}
 8007fa2:	bf00      	nop
 8007fa4:	2000180c 	.word	0x2000180c
 8007fa8:	e000ed04 	.word	0xe000ed04

08007fac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b08a      	sub	sp, #40	@ 0x28
 8007fb0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007fb6:	2300      	movs	r3, #0
 8007fb8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007fba:	463a      	mov	r2, r7
 8007fbc:	1d39      	adds	r1, r7, #4
 8007fbe:	f107 0308 	add.w	r3, r7, #8
 8007fc2:	4618      	mov	r0, r3
 8007fc4:	f7fe faf4 	bl	80065b0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007fc8:	6839      	ldr	r1, [r7, #0]
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	68ba      	ldr	r2, [r7, #8]
 8007fce:	9202      	str	r2, [sp, #8]
 8007fd0:	9301      	str	r3, [sp, #4]
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	9300      	str	r3, [sp, #0]
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	460a      	mov	r2, r1
 8007fda:	4924      	ldr	r1, [pc, #144]	@ (800806c <vTaskStartScheduler+0xc0>)
 8007fdc:	4824      	ldr	r0, [pc, #144]	@ (8008070 <vTaskStartScheduler+0xc4>)
 8007fde:	f7ff fdf1 	bl	8007bc4 <xTaskCreateStatic>
 8007fe2:	4603      	mov	r3, r0
 8007fe4:	4a23      	ldr	r2, [pc, #140]	@ (8008074 <vTaskStartScheduler+0xc8>)
 8007fe6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007fe8:	4b22      	ldr	r3, [pc, #136]	@ (8008074 <vTaskStartScheduler+0xc8>)
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d002      	beq.n	8007ff6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	617b      	str	r3, [r7, #20]
 8007ff4:	e001      	b.n	8007ffa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007ffa:	697b      	ldr	r3, [r7, #20]
 8007ffc:	2b01      	cmp	r3, #1
 8007ffe:	d102      	bne.n	8008006 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008000:	f000 fed4 	bl	8008dac <xTimerCreateTimerTask>
 8008004:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008006:	697b      	ldr	r3, [r7, #20]
 8008008:	2b01      	cmp	r3, #1
 800800a:	d11b      	bne.n	8008044 <vTaskStartScheduler+0x98>
	__asm volatile
 800800c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008010:	f383 8811 	msr	BASEPRI, r3
 8008014:	f3bf 8f6f 	isb	sy
 8008018:	f3bf 8f4f 	dsb	sy
 800801c:	613b      	str	r3, [r7, #16]
}
 800801e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008020:	4b15      	ldr	r3, [pc, #84]	@ (8008078 <vTaskStartScheduler+0xcc>)
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	3354      	adds	r3, #84	@ 0x54
 8008026:	4a15      	ldr	r2, [pc, #84]	@ (800807c <vTaskStartScheduler+0xd0>)
 8008028:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800802a:	4b15      	ldr	r3, [pc, #84]	@ (8008080 <vTaskStartScheduler+0xd4>)
 800802c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008030:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008032:	4b14      	ldr	r3, [pc, #80]	@ (8008084 <vTaskStartScheduler+0xd8>)
 8008034:	2201      	movs	r2, #1
 8008036:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008038:	4b13      	ldr	r3, [pc, #76]	@ (8008088 <vTaskStartScheduler+0xdc>)
 800803a:	2200      	movs	r2, #0
 800803c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800803e:	f001 fabf 	bl	80095c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008042:	e00f      	b.n	8008064 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008044:	697b      	ldr	r3, [r7, #20]
 8008046:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800804a:	d10b      	bne.n	8008064 <vTaskStartScheduler+0xb8>
	__asm volatile
 800804c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008050:	f383 8811 	msr	BASEPRI, r3
 8008054:	f3bf 8f6f 	isb	sy
 8008058:	f3bf 8f4f 	dsb	sy
 800805c:	60fb      	str	r3, [r7, #12]
}
 800805e:	bf00      	nop
 8008060:	bf00      	nop
 8008062:	e7fd      	b.n	8008060 <vTaskStartScheduler+0xb4>
}
 8008064:	bf00      	nop
 8008066:	3718      	adds	r7, #24
 8008068:	46bd      	mov	sp, r7
 800806a:	bd80      	pop	{r7, pc}
 800806c:	0800af30 	.word	0x0800af30
 8008070:	08008801 	.word	0x08008801
 8008074:	20001808 	.word	0x20001808
 8008078:	20001310 	.word	0x20001310
 800807c:	2000001c 	.word	0x2000001c
 8008080:	20001804 	.word	0x20001804
 8008084:	200017f0 	.word	0x200017f0
 8008088:	200017e8 	.word	0x200017e8

0800808c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800808c:	b480      	push	{r7}
 800808e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008090:	4b04      	ldr	r3, [pc, #16]	@ (80080a4 <vTaskSuspendAll+0x18>)
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	3301      	adds	r3, #1
 8008096:	4a03      	ldr	r2, [pc, #12]	@ (80080a4 <vTaskSuspendAll+0x18>)
 8008098:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800809a:	bf00      	nop
 800809c:	46bd      	mov	sp, r7
 800809e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a2:	4770      	bx	lr
 80080a4:	2000180c 	.word	0x2000180c

080080a8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80080a8:	b580      	push	{r7, lr}
 80080aa:	b084      	sub	sp, #16
 80080ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80080ae:	2300      	movs	r3, #0
 80080b0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80080b2:	2300      	movs	r3, #0
 80080b4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80080b6:	4b42      	ldr	r3, [pc, #264]	@ (80081c0 <xTaskResumeAll+0x118>)
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d10b      	bne.n	80080d6 <xTaskResumeAll+0x2e>
	__asm volatile
 80080be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080c2:	f383 8811 	msr	BASEPRI, r3
 80080c6:	f3bf 8f6f 	isb	sy
 80080ca:	f3bf 8f4f 	dsb	sy
 80080ce:	603b      	str	r3, [r7, #0]
}
 80080d0:	bf00      	nop
 80080d2:	bf00      	nop
 80080d4:	e7fd      	b.n	80080d2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80080d6:	f001 fb17 	bl	8009708 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80080da:	4b39      	ldr	r3, [pc, #228]	@ (80081c0 <xTaskResumeAll+0x118>)
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	3b01      	subs	r3, #1
 80080e0:	4a37      	ldr	r2, [pc, #220]	@ (80081c0 <xTaskResumeAll+0x118>)
 80080e2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80080e4:	4b36      	ldr	r3, [pc, #216]	@ (80081c0 <xTaskResumeAll+0x118>)
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d162      	bne.n	80081b2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80080ec:	4b35      	ldr	r3, [pc, #212]	@ (80081c4 <xTaskResumeAll+0x11c>)
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d05e      	beq.n	80081b2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80080f4:	e02f      	b.n	8008156 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80080f6:	4b34      	ldr	r3, [pc, #208]	@ (80081c8 <xTaskResumeAll+0x120>)
 80080f8:	68db      	ldr	r3, [r3, #12]
 80080fa:	68db      	ldr	r3, [r3, #12]
 80080fc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	3318      	adds	r3, #24
 8008102:	4618      	mov	r0, r3
 8008104:	f7fe fd08 	bl	8006b18 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	3304      	adds	r3, #4
 800810c:	4618      	mov	r0, r3
 800810e:	f7fe fd03 	bl	8006b18 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008116:	4b2d      	ldr	r3, [pc, #180]	@ (80081cc <xTaskResumeAll+0x124>)
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	429a      	cmp	r2, r3
 800811c:	d903      	bls.n	8008126 <xTaskResumeAll+0x7e>
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008122:	4a2a      	ldr	r2, [pc, #168]	@ (80081cc <xTaskResumeAll+0x124>)
 8008124:	6013      	str	r3, [r2, #0]
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800812a:	4613      	mov	r3, r2
 800812c:	009b      	lsls	r3, r3, #2
 800812e:	4413      	add	r3, r2
 8008130:	009b      	lsls	r3, r3, #2
 8008132:	4a27      	ldr	r2, [pc, #156]	@ (80081d0 <xTaskResumeAll+0x128>)
 8008134:	441a      	add	r2, r3
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	3304      	adds	r3, #4
 800813a:	4619      	mov	r1, r3
 800813c:	4610      	mov	r0, r2
 800813e:	f7fe fc8e 	bl	8006a5e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008146:	4b23      	ldr	r3, [pc, #140]	@ (80081d4 <xTaskResumeAll+0x12c>)
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800814c:	429a      	cmp	r2, r3
 800814e:	d302      	bcc.n	8008156 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8008150:	4b21      	ldr	r3, [pc, #132]	@ (80081d8 <xTaskResumeAll+0x130>)
 8008152:	2201      	movs	r2, #1
 8008154:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008156:	4b1c      	ldr	r3, [pc, #112]	@ (80081c8 <xTaskResumeAll+0x120>)
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d1cb      	bne.n	80080f6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	2b00      	cmp	r3, #0
 8008162:	d001      	beq.n	8008168 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008164:	f000 fc08 	bl	8008978 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008168:	4b1c      	ldr	r3, [pc, #112]	@ (80081dc <xTaskResumeAll+0x134>)
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d010      	beq.n	8008196 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008174:	f000 f846 	bl	8008204 <xTaskIncrementTick>
 8008178:	4603      	mov	r3, r0
 800817a:	2b00      	cmp	r3, #0
 800817c:	d002      	beq.n	8008184 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800817e:	4b16      	ldr	r3, [pc, #88]	@ (80081d8 <xTaskResumeAll+0x130>)
 8008180:	2201      	movs	r2, #1
 8008182:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	3b01      	subs	r3, #1
 8008188:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	2b00      	cmp	r3, #0
 800818e:	d1f1      	bne.n	8008174 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008190:	4b12      	ldr	r3, [pc, #72]	@ (80081dc <xTaskResumeAll+0x134>)
 8008192:	2200      	movs	r2, #0
 8008194:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008196:	4b10      	ldr	r3, [pc, #64]	@ (80081d8 <xTaskResumeAll+0x130>)
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	2b00      	cmp	r3, #0
 800819c:	d009      	beq.n	80081b2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800819e:	2301      	movs	r3, #1
 80081a0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80081a2:	4b0f      	ldr	r3, [pc, #60]	@ (80081e0 <xTaskResumeAll+0x138>)
 80081a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80081a8:	601a      	str	r2, [r3, #0]
 80081aa:	f3bf 8f4f 	dsb	sy
 80081ae:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80081b2:	f001 fadb 	bl	800976c <vPortExitCritical>

	return xAlreadyYielded;
 80081b6:	68bb      	ldr	r3, [r7, #8]
}
 80081b8:	4618      	mov	r0, r3
 80081ba:	3710      	adds	r7, #16
 80081bc:	46bd      	mov	sp, r7
 80081be:	bd80      	pop	{r7, pc}
 80081c0:	2000180c 	.word	0x2000180c
 80081c4:	200017e4 	.word	0x200017e4
 80081c8:	200017a4 	.word	0x200017a4
 80081cc:	200017ec 	.word	0x200017ec
 80081d0:	20001314 	.word	0x20001314
 80081d4:	20001310 	.word	0x20001310
 80081d8:	200017f8 	.word	0x200017f8
 80081dc:	200017f4 	.word	0x200017f4
 80081e0:	e000ed04 	.word	0xe000ed04

080081e4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80081e4:	b480      	push	{r7}
 80081e6:	b083      	sub	sp, #12
 80081e8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80081ea:	4b05      	ldr	r3, [pc, #20]	@ (8008200 <xTaskGetTickCount+0x1c>)
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80081f0:	687b      	ldr	r3, [r7, #4]
}
 80081f2:	4618      	mov	r0, r3
 80081f4:	370c      	adds	r7, #12
 80081f6:	46bd      	mov	sp, r7
 80081f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fc:	4770      	bx	lr
 80081fe:	bf00      	nop
 8008200:	200017e8 	.word	0x200017e8

08008204 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008204:	b580      	push	{r7, lr}
 8008206:	b086      	sub	sp, #24
 8008208:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800820a:	2300      	movs	r3, #0
 800820c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800820e:	4b4f      	ldr	r3, [pc, #316]	@ (800834c <xTaskIncrementTick+0x148>)
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	2b00      	cmp	r3, #0
 8008214:	f040 8090 	bne.w	8008338 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008218:	4b4d      	ldr	r3, [pc, #308]	@ (8008350 <xTaskIncrementTick+0x14c>)
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	3301      	adds	r3, #1
 800821e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008220:	4a4b      	ldr	r2, [pc, #300]	@ (8008350 <xTaskIncrementTick+0x14c>)
 8008222:	693b      	ldr	r3, [r7, #16]
 8008224:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008226:	693b      	ldr	r3, [r7, #16]
 8008228:	2b00      	cmp	r3, #0
 800822a:	d121      	bne.n	8008270 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800822c:	4b49      	ldr	r3, [pc, #292]	@ (8008354 <xTaskIncrementTick+0x150>)
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	2b00      	cmp	r3, #0
 8008234:	d00b      	beq.n	800824e <xTaskIncrementTick+0x4a>
	__asm volatile
 8008236:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800823a:	f383 8811 	msr	BASEPRI, r3
 800823e:	f3bf 8f6f 	isb	sy
 8008242:	f3bf 8f4f 	dsb	sy
 8008246:	603b      	str	r3, [r7, #0]
}
 8008248:	bf00      	nop
 800824a:	bf00      	nop
 800824c:	e7fd      	b.n	800824a <xTaskIncrementTick+0x46>
 800824e:	4b41      	ldr	r3, [pc, #260]	@ (8008354 <xTaskIncrementTick+0x150>)
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	60fb      	str	r3, [r7, #12]
 8008254:	4b40      	ldr	r3, [pc, #256]	@ (8008358 <xTaskIncrementTick+0x154>)
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	4a3e      	ldr	r2, [pc, #248]	@ (8008354 <xTaskIncrementTick+0x150>)
 800825a:	6013      	str	r3, [r2, #0]
 800825c:	4a3e      	ldr	r2, [pc, #248]	@ (8008358 <xTaskIncrementTick+0x154>)
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	6013      	str	r3, [r2, #0]
 8008262:	4b3e      	ldr	r3, [pc, #248]	@ (800835c <xTaskIncrementTick+0x158>)
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	3301      	adds	r3, #1
 8008268:	4a3c      	ldr	r2, [pc, #240]	@ (800835c <xTaskIncrementTick+0x158>)
 800826a:	6013      	str	r3, [r2, #0]
 800826c:	f000 fb84 	bl	8008978 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008270:	4b3b      	ldr	r3, [pc, #236]	@ (8008360 <xTaskIncrementTick+0x15c>)
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	693a      	ldr	r2, [r7, #16]
 8008276:	429a      	cmp	r2, r3
 8008278:	d349      	bcc.n	800830e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800827a:	4b36      	ldr	r3, [pc, #216]	@ (8008354 <xTaskIncrementTick+0x150>)
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	2b00      	cmp	r3, #0
 8008282:	d104      	bne.n	800828e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008284:	4b36      	ldr	r3, [pc, #216]	@ (8008360 <xTaskIncrementTick+0x15c>)
 8008286:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800828a:	601a      	str	r2, [r3, #0]
					break;
 800828c:	e03f      	b.n	800830e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800828e:	4b31      	ldr	r3, [pc, #196]	@ (8008354 <xTaskIncrementTick+0x150>)
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	68db      	ldr	r3, [r3, #12]
 8008294:	68db      	ldr	r3, [r3, #12]
 8008296:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008298:	68bb      	ldr	r3, [r7, #8]
 800829a:	685b      	ldr	r3, [r3, #4]
 800829c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800829e:	693a      	ldr	r2, [r7, #16]
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	429a      	cmp	r2, r3
 80082a4:	d203      	bcs.n	80082ae <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80082a6:	4a2e      	ldr	r2, [pc, #184]	@ (8008360 <xTaskIncrementTick+0x15c>)
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80082ac:	e02f      	b.n	800830e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80082ae:	68bb      	ldr	r3, [r7, #8]
 80082b0:	3304      	adds	r3, #4
 80082b2:	4618      	mov	r0, r3
 80082b4:	f7fe fc30 	bl	8006b18 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80082b8:	68bb      	ldr	r3, [r7, #8]
 80082ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d004      	beq.n	80082ca <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80082c0:	68bb      	ldr	r3, [r7, #8]
 80082c2:	3318      	adds	r3, #24
 80082c4:	4618      	mov	r0, r3
 80082c6:	f7fe fc27 	bl	8006b18 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80082ca:	68bb      	ldr	r3, [r7, #8]
 80082cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082ce:	4b25      	ldr	r3, [pc, #148]	@ (8008364 <xTaskIncrementTick+0x160>)
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	429a      	cmp	r2, r3
 80082d4:	d903      	bls.n	80082de <xTaskIncrementTick+0xda>
 80082d6:	68bb      	ldr	r3, [r7, #8]
 80082d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082da:	4a22      	ldr	r2, [pc, #136]	@ (8008364 <xTaskIncrementTick+0x160>)
 80082dc:	6013      	str	r3, [r2, #0]
 80082de:	68bb      	ldr	r3, [r7, #8]
 80082e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082e2:	4613      	mov	r3, r2
 80082e4:	009b      	lsls	r3, r3, #2
 80082e6:	4413      	add	r3, r2
 80082e8:	009b      	lsls	r3, r3, #2
 80082ea:	4a1f      	ldr	r2, [pc, #124]	@ (8008368 <xTaskIncrementTick+0x164>)
 80082ec:	441a      	add	r2, r3
 80082ee:	68bb      	ldr	r3, [r7, #8]
 80082f0:	3304      	adds	r3, #4
 80082f2:	4619      	mov	r1, r3
 80082f4:	4610      	mov	r0, r2
 80082f6:	f7fe fbb2 	bl	8006a5e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80082fa:	68bb      	ldr	r3, [r7, #8]
 80082fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082fe:	4b1b      	ldr	r3, [pc, #108]	@ (800836c <xTaskIncrementTick+0x168>)
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008304:	429a      	cmp	r2, r3
 8008306:	d3b8      	bcc.n	800827a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008308:	2301      	movs	r3, #1
 800830a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800830c:	e7b5      	b.n	800827a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800830e:	4b17      	ldr	r3, [pc, #92]	@ (800836c <xTaskIncrementTick+0x168>)
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008314:	4914      	ldr	r1, [pc, #80]	@ (8008368 <xTaskIncrementTick+0x164>)
 8008316:	4613      	mov	r3, r2
 8008318:	009b      	lsls	r3, r3, #2
 800831a:	4413      	add	r3, r2
 800831c:	009b      	lsls	r3, r3, #2
 800831e:	440b      	add	r3, r1
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	2b01      	cmp	r3, #1
 8008324:	d901      	bls.n	800832a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008326:	2301      	movs	r3, #1
 8008328:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800832a:	4b11      	ldr	r3, [pc, #68]	@ (8008370 <xTaskIncrementTick+0x16c>)
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	2b00      	cmp	r3, #0
 8008330:	d007      	beq.n	8008342 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008332:	2301      	movs	r3, #1
 8008334:	617b      	str	r3, [r7, #20]
 8008336:	e004      	b.n	8008342 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008338:	4b0e      	ldr	r3, [pc, #56]	@ (8008374 <xTaskIncrementTick+0x170>)
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	3301      	adds	r3, #1
 800833e:	4a0d      	ldr	r2, [pc, #52]	@ (8008374 <xTaskIncrementTick+0x170>)
 8008340:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008342:	697b      	ldr	r3, [r7, #20]
}
 8008344:	4618      	mov	r0, r3
 8008346:	3718      	adds	r7, #24
 8008348:	46bd      	mov	sp, r7
 800834a:	bd80      	pop	{r7, pc}
 800834c:	2000180c 	.word	0x2000180c
 8008350:	200017e8 	.word	0x200017e8
 8008354:	2000179c 	.word	0x2000179c
 8008358:	200017a0 	.word	0x200017a0
 800835c:	200017fc 	.word	0x200017fc
 8008360:	20001804 	.word	0x20001804
 8008364:	200017ec 	.word	0x200017ec
 8008368:	20001314 	.word	0x20001314
 800836c:	20001310 	.word	0x20001310
 8008370:	200017f8 	.word	0x200017f8
 8008374:	200017f4 	.word	0x200017f4

08008378 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008378:	b480      	push	{r7}
 800837a:	b085      	sub	sp, #20
 800837c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800837e:	4b2b      	ldr	r3, [pc, #172]	@ (800842c <vTaskSwitchContext+0xb4>)
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d003      	beq.n	800838e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008386:	4b2a      	ldr	r3, [pc, #168]	@ (8008430 <vTaskSwitchContext+0xb8>)
 8008388:	2201      	movs	r2, #1
 800838a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800838c:	e047      	b.n	800841e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800838e:	4b28      	ldr	r3, [pc, #160]	@ (8008430 <vTaskSwitchContext+0xb8>)
 8008390:	2200      	movs	r2, #0
 8008392:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008394:	4b27      	ldr	r3, [pc, #156]	@ (8008434 <vTaskSwitchContext+0xbc>)
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	60fb      	str	r3, [r7, #12]
 800839a:	e011      	b.n	80083c0 <vTaskSwitchContext+0x48>
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d10b      	bne.n	80083ba <vTaskSwitchContext+0x42>
	__asm volatile
 80083a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083a6:	f383 8811 	msr	BASEPRI, r3
 80083aa:	f3bf 8f6f 	isb	sy
 80083ae:	f3bf 8f4f 	dsb	sy
 80083b2:	607b      	str	r3, [r7, #4]
}
 80083b4:	bf00      	nop
 80083b6:	bf00      	nop
 80083b8:	e7fd      	b.n	80083b6 <vTaskSwitchContext+0x3e>
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	3b01      	subs	r3, #1
 80083be:	60fb      	str	r3, [r7, #12]
 80083c0:	491d      	ldr	r1, [pc, #116]	@ (8008438 <vTaskSwitchContext+0xc0>)
 80083c2:	68fa      	ldr	r2, [r7, #12]
 80083c4:	4613      	mov	r3, r2
 80083c6:	009b      	lsls	r3, r3, #2
 80083c8:	4413      	add	r3, r2
 80083ca:	009b      	lsls	r3, r3, #2
 80083cc:	440b      	add	r3, r1
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d0e3      	beq.n	800839c <vTaskSwitchContext+0x24>
 80083d4:	68fa      	ldr	r2, [r7, #12]
 80083d6:	4613      	mov	r3, r2
 80083d8:	009b      	lsls	r3, r3, #2
 80083da:	4413      	add	r3, r2
 80083dc:	009b      	lsls	r3, r3, #2
 80083de:	4a16      	ldr	r2, [pc, #88]	@ (8008438 <vTaskSwitchContext+0xc0>)
 80083e0:	4413      	add	r3, r2
 80083e2:	60bb      	str	r3, [r7, #8]
 80083e4:	68bb      	ldr	r3, [r7, #8]
 80083e6:	685b      	ldr	r3, [r3, #4]
 80083e8:	685a      	ldr	r2, [r3, #4]
 80083ea:	68bb      	ldr	r3, [r7, #8]
 80083ec:	605a      	str	r2, [r3, #4]
 80083ee:	68bb      	ldr	r3, [r7, #8]
 80083f0:	685a      	ldr	r2, [r3, #4]
 80083f2:	68bb      	ldr	r3, [r7, #8]
 80083f4:	3308      	adds	r3, #8
 80083f6:	429a      	cmp	r2, r3
 80083f8:	d104      	bne.n	8008404 <vTaskSwitchContext+0x8c>
 80083fa:	68bb      	ldr	r3, [r7, #8]
 80083fc:	685b      	ldr	r3, [r3, #4]
 80083fe:	685a      	ldr	r2, [r3, #4]
 8008400:	68bb      	ldr	r3, [r7, #8]
 8008402:	605a      	str	r2, [r3, #4]
 8008404:	68bb      	ldr	r3, [r7, #8]
 8008406:	685b      	ldr	r3, [r3, #4]
 8008408:	68db      	ldr	r3, [r3, #12]
 800840a:	4a0c      	ldr	r2, [pc, #48]	@ (800843c <vTaskSwitchContext+0xc4>)
 800840c:	6013      	str	r3, [r2, #0]
 800840e:	4a09      	ldr	r2, [pc, #36]	@ (8008434 <vTaskSwitchContext+0xbc>)
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008414:	4b09      	ldr	r3, [pc, #36]	@ (800843c <vTaskSwitchContext+0xc4>)
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	3354      	adds	r3, #84	@ 0x54
 800841a:	4a09      	ldr	r2, [pc, #36]	@ (8008440 <vTaskSwitchContext+0xc8>)
 800841c:	6013      	str	r3, [r2, #0]
}
 800841e:	bf00      	nop
 8008420:	3714      	adds	r7, #20
 8008422:	46bd      	mov	sp, r7
 8008424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008428:	4770      	bx	lr
 800842a:	bf00      	nop
 800842c:	2000180c 	.word	0x2000180c
 8008430:	200017f8 	.word	0x200017f8
 8008434:	200017ec 	.word	0x200017ec
 8008438:	20001314 	.word	0x20001314
 800843c:	20001310 	.word	0x20001310
 8008440:	2000001c 	.word	0x2000001c

08008444 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b084      	sub	sp, #16
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
 800844c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	2b00      	cmp	r3, #0
 8008452:	d10b      	bne.n	800846c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008454:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008458:	f383 8811 	msr	BASEPRI, r3
 800845c:	f3bf 8f6f 	isb	sy
 8008460:	f3bf 8f4f 	dsb	sy
 8008464:	60fb      	str	r3, [r7, #12]
}
 8008466:	bf00      	nop
 8008468:	bf00      	nop
 800846a:	e7fd      	b.n	8008468 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800846c:	4b07      	ldr	r3, [pc, #28]	@ (800848c <vTaskPlaceOnEventList+0x48>)
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	3318      	adds	r3, #24
 8008472:	4619      	mov	r1, r3
 8008474:	6878      	ldr	r0, [r7, #4]
 8008476:	f7fe fb16 	bl	8006aa6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800847a:	2101      	movs	r1, #1
 800847c:	6838      	ldr	r0, [r7, #0]
 800847e:	f000 fc41 	bl	8008d04 <prvAddCurrentTaskToDelayedList>
}
 8008482:	bf00      	nop
 8008484:	3710      	adds	r7, #16
 8008486:	46bd      	mov	sp, r7
 8008488:	bd80      	pop	{r7, pc}
 800848a:	bf00      	nop
 800848c:	20001310 	.word	0x20001310

08008490 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8008490:	b580      	push	{r7, lr}
 8008492:	b086      	sub	sp, #24
 8008494:	af00      	add	r7, sp, #0
 8008496:	60f8      	str	r0, [r7, #12]
 8008498:	60b9      	str	r1, [r7, #8]
 800849a:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d10b      	bne.n	80084ba <vTaskPlaceOnUnorderedEventList+0x2a>
	__asm volatile
 80084a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084a6:	f383 8811 	msr	BASEPRI, r3
 80084aa:	f3bf 8f6f 	isb	sy
 80084ae:	f3bf 8f4f 	dsb	sy
 80084b2:	617b      	str	r3, [r7, #20]
}
 80084b4:	bf00      	nop
 80084b6:	bf00      	nop
 80084b8:	e7fd      	b.n	80084b6 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 80084ba:	4b12      	ldr	r3, [pc, #72]	@ (8008504 <vTaskPlaceOnUnorderedEventList+0x74>)
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d10b      	bne.n	80084da <vTaskPlaceOnUnorderedEventList+0x4a>
	__asm volatile
 80084c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084c6:	f383 8811 	msr	BASEPRI, r3
 80084ca:	f3bf 8f6f 	isb	sy
 80084ce:	f3bf 8f4f 	dsb	sy
 80084d2:	613b      	str	r3, [r7, #16]
}
 80084d4:	bf00      	nop
 80084d6:	bf00      	nop
 80084d8:	e7fd      	b.n	80084d6 <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80084da:	4b0b      	ldr	r3, [pc, #44]	@ (8008508 <vTaskPlaceOnUnorderedEventList+0x78>)
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	68ba      	ldr	r2, [r7, #8]
 80084e0:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80084e4:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80084e6:	4b08      	ldr	r3, [pc, #32]	@ (8008508 <vTaskPlaceOnUnorderedEventList+0x78>)
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	3318      	adds	r3, #24
 80084ec:	4619      	mov	r1, r3
 80084ee:	68f8      	ldr	r0, [r7, #12]
 80084f0:	f7fe fab5 	bl	8006a5e <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80084f4:	2101      	movs	r1, #1
 80084f6:	6878      	ldr	r0, [r7, #4]
 80084f8:	f000 fc04 	bl	8008d04 <prvAddCurrentTaskToDelayedList>
}
 80084fc:	bf00      	nop
 80084fe:	3718      	adds	r7, #24
 8008500:	46bd      	mov	sp, r7
 8008502:	bd80      	pop	{r7, pc}
 8008504:	2000180c 	.word	0x2000180c
 8008508:	20001310 	.word	0x20001310

0800850c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800850c:	b580      	push	{r7, lr}
 800850e:	b086      	sub	sp, #24
 8008510:	af00      	add	r7, sp, #0
 8008512:	60f8      	str	r0, [r7, #12]
 8008514:	60b9      	str	r1, [r7, #8]
 8008516:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d10b      	bne.n	8008536 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800851e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008522:	f383 8811 	msr	BASEPRI, r3
 8008526:	f3bf 8f6f 	isb	sy
 800852a:	f3bf 8f4f 	dsb	sy
 800852e:	617b      	str	r3, [r7, #20]
}
 8008530:	bf00      	nop
 8008532:	bf00      	nop
 8008534:	e7fd      	b.n	8008532 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008536:	4b0a      	ldr	r3, [pc, #40]	@ (8008560 <vTaskPlaceOnEventListRestricted+0x54>)
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	3318      	adds	r3, #24
 800853c:	4619      	mov	r1, r3
 800853e:	68f8      	ldr	r0, [r7, #12]
 8008540:	f7fe fa8d 	bl	8006a5e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	2b00      	cmp	r3, #0
 8008548:	d002      	beq.n	8008550 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800854a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800854e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008550:	6879      	ldr	r1, [r7, #4]
 8008552:	68b8      	ldr	r0, [r7, #8]
 8008554:	f000 fbd6 	bl	8008d04 <prvAddCurrentTaskToDelayedList>
	}
 8008558:	bf00      	nop
 800855a:	3718      	adds	r7, #24
 800855c:	46bd      	mov	sp, r7
 800855e:	bd80      	pop	{r7, pc}
 8008560:	20001310 	.word	0x20001310

08008564 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008564:	b580      	push	{r7, lr}
 8008566:	b086      	sub	sp, #24
 8008568:	af00      	add	r7, sp, #0
 800856a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	68db      	ldr	r3, [r3, #12]
 8008570:	68db      	ldr	r3, [r3, #12]
 8008572:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008574:	693b      	ldr	r3, [r7, #16]
 8008576:	2b00      	cmp	r3, #0
 8008578:	d10b      	bne.n	8008592 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800857a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800857e:	f383 8811 	msr	BASEPRI, r3
 8008582:	f3bf 8f6f 	isb	sy
 8008586:	f3bf 8f4f 	dsb	sy
 800858a:	60fb      	str	r3, [r7, #12]
}
 800858c:	bf00      	nop
 800858e:	bf00      	nop
 8008590:	e7fd      	b.n	800858e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008592:	693b      	ldr	r3, [r7, #16]
 8008594:	3318      	adds	r3, #24
 8008596:	4618      	mov	r0, r3
 8008598:	f7fe fabe 	bl	8006b18 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800859c:	4b1d      	ldr	r3, [pc, #116]	@ (8008614 <xTaskRemoveFromEventList+0xb0>)
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d11d      	bne.n	80085e0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80085a4:	693b      	ldr	r3, [r7, #16]
 80085a6:	3304      	adds	r3, #4
 80085a8:	4618      	mov	r0, r3
 80085aa:	f7fe fab5 	bl	8006b18 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80085ae:	693b      	ldr	r3, [r7, #16]
 80085b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085b2:	4b19      	ldr	r3, [pc, #100]	@ (8008618 <xTaskRemoveFromEventList+0xb4>)
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	429a      	cmp	r2, r3
 80085b8:	d903      	bls.n	80085c2 <xTaskRemoveFromEventList+0x5e>
 80085ba:	693b      	ldr	r3, [r7, #16]
 80085bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085be:	4a16      	ldr	r2, [pc, #88]	@ (8008618 <xTaskRemoveFromEventList+0xb4>)
 80085c0:	6013      	str	r3, [r2, #0]
 80085c2:	693b      	ldr	r3, [r7, #16]
 80085c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085c6:	4613      	mov	r3, r2
 80085c8:	009b      	lsls	r3, r3, #2
 80085ca:	4413      	add	r3, r2
 80085cc:	009b      	lsls	r3, r3, #2
 80085ce:	4a13      	ldr	r2, [pc, #76]	@ (800861c <xTaskRemoveFromEventList+0xb8>)
 80085d0:	441a      	add	r2, r3
 80085d2:	693b      	ldr	r3, [r7, #16]
 80085d4:	3304      	adds	r3, #4
 80085d6:	4619      	mov	r1, r3
 80085d8:	4610      	mov	r0, r2
 80085da:	f7fe fa40 	bl	8006a5e <vListInsertEnd>
 80085de:	e005      	b.n	80085ec <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80085e0:	693b      	ldr	r3, [r7, #16]
 80085e2:	3318      	adds	r3, #24
 80085e4:	4619      	mov	r1, r3
 80085e6:	480e      	ldr	r0, [pc, #56]	@ (8008620 <xTaskRemoveFromEventList+0xbc>)
 80085e8:	f7fe fa39 	bl	8006a5e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80085ec:	693b      	ldr	r3, [r7, #16]
 80085ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085f0:	4b0c      	ldr	r3, [pc, #48]	@ (8008624 <xTaskRemoveFromEventList+0xc0>)
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085f6:	429a      	cmp	r2, r3
 80085f8:	d905      	bls.n	8008606 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80085fa:	2301      	movs	r3, #1
 80085fc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80085fe:	4b0a      	ldr	r3, [pc, #40]	@ (8008628 <xTaskRemoveFromEventList+0xc4>)
 8008600:	2201      	movs	r2, #1
 8008602:	601a      	str	r2, [r3, #0]
 8008604:	e001      	b.n	800860a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8008606:	2300      	movs	r3, #0
 8008608:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800860a:	697b      	ldr	r3, [r7, #20]
}
 800860c:	4618      	mov	r0, r3
 800860e:	3718      	adds	r7, #24
 8008610:	46bd      	mov	sp, r7
 8008612:	bd80      	pop	{r7, pc}
 8008614:	2000180c 	.word	0x2000180c
 8008618:	200017ec 	.word	0x200017ec
 800861c:	20001314 	.word	0x20001314
 8008620:	200017a4 	.word	0x200017a4
 8008624:	20001310 	.word	0x20001310
 8008628:	200017f8 	.word	0x200017f8

0800862c <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 800862c:	b580      	push	{r7, lr}
 800862e:	b086      	sub	sp, #24
 8008630:	af00      	add	r7, sp, #0
 8008632:	6078      	str	r0, [r7, #4]
 8008634:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8008636:	4b2a      	ldr	r3, [pc, #168]	@ (80086e0 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	2b00      	cmp	r3, #0
 800863c:	d10b      	bne.n	8008656 <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 800863e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008642:	f383 8811 	msr	BASEPRI, r3
 8008646:	f3bf 8f6f 	isb	sy
 800864a:	f3bf 8f4f 	dsb	sy
 800864e:	613b      	str	r3, [r7, #16]
}
 8008650:	bf00      	nop
 8008652:	bf00      	nop
 8008654:	e7fd      	b.n	8008652 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8008656:	683b      	ldr	r3, [r7, #0]
 8008658:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	68db      	ldr	r3, [r3, #12]
 8008664:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8008666:	697b      	ldr	r3, [r7, #20]
 8008668:	2b00      	cmp	r3, #0
 800866a:	d10b      	bne.n	8008684 <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 800866c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008670:	f383 8811 	msr	BASEPRI, r3
 8008674:	f3bf 8f6f 	isb	sy
 8008678:	f3bf 8f4f 	dsb	sy
 800867c:	60fb      	str	r3, [r7, #12]
}
 800867e:	bf00      	nop
 8008680:	bf00      	nop
 8008682:	e7fd      	b.n	8008680 <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 8008684:	6878      	ldr	r0, [r7, #4]
 8008686:	f7fe fa47 	bl	8006b18 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800868a:	697b      	ldr	r3, [r7, #20]
 800868c:	3304      	adds	r3, #4
 800868e:	4618      	mov	r0, r3
 8008690:	f7fe fa42 	bl	8006b18 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8008694:	697b      	ldr	r3, [r7, #20]
 8008696:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008698:	4b12      	ldr	r3, [pc, #72]	@ (80086e4 <vTaskRemoveFromUnorderedEventList+0xb8>)
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	429a      	cmp	r2, r3
 800869e:	d903      	bls.n	80086a8 <vTaskRemoveFromUnorderedEventList+0x7c>
 80086a0:	697b      	ldr	r3, [r7, #20]
 80086a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086a4:	4a0f      	ldr	r2, [pc, #60]	@ (80086e4 <vTaskRemoveFromUnorderedEventList+0xb8>)
 80086a6:	6013      	str	r3, [r2, #0]
 80086a8:	697b      	ldr	r3, [r7, #20]
 80086aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086ac:	4613      	mov	r3, r2
 80086ae:	009b      	lsls	r3, r3, #2
 80086b0:	4413      	add	r3, r2
 80086b2:	009b      	lsls	r3, r3, #2
 80086b4:	4a0c      	ldr	r2, [pc, #48]	@ (80086e8 <vTaskRemoveFromUnorderedEventList+0xbc>)
 80086b6:	441a      	add	r2, r3
 80086b8:	697b      	ldr	r3, [r7, #20]
 80086ba:	3304      	adds	r3, #4
 80086bc:	4619      	mov	r1, r3
 80086be:	4610      	mov	r0, r2
 80086c0:	f7fe f9cd 	bl	8006a5e <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80086c4:	697b      	ldr	r3, [r7, #20]
 80086c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086c8:	4b08      	ldr	r3, [pc, #32]	@ (80086ec <vTaskRemoveFromUnorderedEventList+0xc0>)
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086ce:	429a      	cmp	r2, r3
 80086d0:	d902      	bls.n	80086d8 <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 80086d2:	4b07      	ldr	r3, [pc, #28]	@ (80086f0 <vTaskRemoveFromUnorderedEventList+0xc4>)
 80086d4:	2201      	movs	r2, #1
 80086d6:	601a      	str	r2, [r3, #0]
	}
}
 80086d8:	bf00      	nop
 80086da:	3718      	adds	r7, #24
 80086dc:	46bd      	mov	sp, r7
 80086de:	bd80      	pop	{r7, pc}
 80086e0:	2000180c 	.word	0x2000180c
 80086e4:	200017ec 	.word	0x200017ec
 80086e8:	20001314 	.word	0x20001314
 80086ec:	20001310 	.word	0x20001310
 80086f0:	200017f8 	.word	0x200017f8

080086f4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80086f4:	b480      	push	{r7}
 80086f6:	b083      	sub	sp, #12
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80086fc:	4b06      	ldr	r3, [pc, #24]	@ (8008718 <vTaskInternalSetTimeOutState+0x24>)
 80086fe:	681a      	ldr	r2, [r3, #0]
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008704:	4b05      	ldr	r3, [pc, #20]	@ (800871c <vTaskInternalSetTimeOutState+0x28>)
 8008706:	681a      	ldr	r2, [r3, #0]
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	605a      	str	r2, [r3, #4]
}
 800870c:	bf00      	nop
 800870e:	370c      	adds	r7, #12
 8008710:	46bd      	mov	sp, r7
 8008712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008716:	4770      	bx	lr
 8008718:	200017fc 	.word	0x200017fc
 800871c:	200017e8 	.word	0x200017e8

08008720 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008720:	b580      	push	{r7, lr}
 8008722:	b088      	sub	sp, #32
 8008724:	af00      	add	r7, sp, #0
 8008726:	6078      	str	r0, [r7, #4]
 8008728:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	2b00      	cmp	r3, #0
 800872e:	d10b      	bne.n	8008748 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008730:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008734:	f383 8811 	msr	BASEPRI, r3
 8008738:	f3bf 8f6f 	isb	sy
 800873c:	f3bf 8f4f 	dsb	sy
 8008740:	613b      	str	r3, [r7, #16]
}
 8008742:	bf00      	nop
 8008744:	bf00      	nop
 8008746:	e7fd      	b.n	8008744 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008748:	683b      	ldr	r3, [r7, #0]
 800874a:	2b00      	cmp	r3, #0
 800874c:	d10b      	bne.n	8008766 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800874e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008752:	f383 8811 	msr	BASEPRI, r3
 8008756:	f3bf 8f6f 	isb	sy
 800875a:	f3bf 8f4f 	dsb	sy
 800875e:	60fb      	str	r3, [r7, #12]
}
 8008760:	bf00      	nop
 8008762:	bf00      	nop
 8008764:	e7fd      	b.n	8008762 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8008766:	f000 ffcf 	bl	8009708 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800876a:	4b1d      	ldr	r3, [pc, #116]	@ (80087e0 <xTaskCheckForTimeOut+0xc0>)
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	685b      	ldr	r3, [r3, #4]
 8008774:	69ba      	ldr	r2, [r7, #24]
 8008776:	1ad3      	subs	r3, r2, r3
 8008778:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800877a:	683b      	ldr	r3, [r7, #0]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008782:	d102      	bne.n	800878a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008784:	2300      	movs	r3, #0
 8008786:	61fb      	str	r3, [r7, #28]
 8008788:	e023      	b.n	80087d2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681a      	ldr	r2, [r3, #0]
 800878e:	4b15      	ldr	r3, [pc, #84]	@ (80087e4 <xTaskCheckForTimeOut+0xc4>)
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	429a      	cmp	r2, r3
 8008794:	d007      	beq.n	80087a6 <xTaskCheckForTimeOut+0x86>
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	685b      	ldr	r3, [r3, #4]
 800879a:	69ba      	ldr	r2, [r7, #24]
 800879c:	429a      	cmp	r2, r3
 800879e:	d302      	bcc.n	80087a6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80087a0:	2301      	movs	r3, #1
 80087a2:	61fb      	str	r3, [r7, #28]
 80087a4:	e015      	b.n	80087d2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80087a6:	683b      	ldr	r3, [r7, #0]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	697a      	ldr	r2, [r7, #20]
 80087ac:	429a      	cmp	r2, r3
 80087ae:	d20b      	bcs.n	80087c8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80087b0:	683b      	ldr	r3, [r7, #0]
 80087b2:	681a      	ldr	r2, [r3, #0]
 80087b4:	697b      	ldr	r3, [r7, #20]
 80087b6:	1ad2      	subs	r2, r2, r3
 80087b8:	683b      	ldr	r3, [r7, #0]
 80087ba:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80087bc:	6878      	ldr	r0, [r7, #4]
 80087be:	f7ff ff99 	bl	80086f4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80087c2:	2300      	movs	r3, #0
 80087c4:	61fb      	str	r3, [r7, #28]
 80087c6:	e004      	b.n	80087d2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80087c8:	683b      	ldr	r3, [r7, #0]
 80087ca:	2200      	movs	r2, #0
 80087cc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80087ce:	2301      	movs	r3, #1
 80087d0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80087d2:	f000 ffcb 	bl	800976c <vPortExitCritical>

	return xReturn;
 80087d6:	69fb      	ldr	r3, [r7, #28]
}
 80087d8:	4618      	mov	r0, r3
 80087da:	3720      	adds	r7, #32
 80087dc:	46bd      	mov	sp, r7
 80087de:	bd80      	pop	{r7, pc}
 80087e0:	200017e8 	.word	0x200017e8
 80087e4:	200017fc 	.word	0x200017fc

080087e8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80087e8:	b480      	push	{r7}
 80087ea:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80087ec:	4b03      	ldr	r3, [pc, #12]	@ (80087fc <vTaskMissedYield+0x14>)
 80087ee:	2201      	movs	r2, #1
 80087f0:	601a      	str	r2, [r3, #0]
}
 80087f2:	bf00      	nop
 80087f4:	46bd      	mov	sp, r7
 80087f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087fa:	4770      	bx	lr
 80087fc:	200017f8 	.word	0x200017f8

08008800 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008800:	b580      	push	{r7, lr}
 8008802:	b082      	sub	sp, #8
 8008804:	af00      	add	r7, sp, #0
 8008806:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008808:	f000 f852 	bl	80088b0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800880c:	4b06      	ldr	r3, [pc, #24]	@ (8008828 <prvIdleTask+0x28>)
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	2b01      	cmp	r3, #1
 8008812:	d9f9      	bls.n	8008808 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008814:	4b05      	ldr	r3, [pc, #20]	@ (800882c <prvIdleTask+0x2c>)
 8008816:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800881a:	601a      	str	r2, [r3, #0]
 800881c:	f3bf 8f4f 	dsb	sy
 8008820:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008824:	e7f0      	b.n	8008808 <prvIdleTask+0x8>
 8008826:	bf00      	nop
 8008828:	20001314 	.word	0x20001314
 800882c:	e000ed04 	.word	0xe000ed04

08008830 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008830:	b580      	push	{r7, lr}
 8008832:	b082      	sub	sp, #8
 8008834:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008836:	2300      	movs	r3, #0
 8008838:	607b      	str	r3, [r7, #4]
 800883a:	e00c      	b.n	8008856 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800883c:	687a      	ldr	r2, [r7, #4]
 800883e:	4613      	mov	r3, r2
 8008840:	009b      	lsls	r3, r3, #2
 8008842:	4413      	add	r3, r2
 8008844:	009b      	lsls	r3, r3, #2
 8008846:	4a12      	ldr	r2, [pc, #72]	@ (8008890 <prvInitialiseTaskLists+0x60>)
 8008848:	4413      	add	r3, r2
 800884a:	4618      	mov	r0, r3
 800884c:	f7fe f8da 	bl	8006a04 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	3301      	adds	r3, #1
 8008854:	607b      	str	r3, [r7, #4]
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	2b37      	cmp	r3, #55	@ 0x37
 800885a:	d9ef      	bls.n	800883c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800885c:	480d      	ldr	r0, [pc, #52]	@ (8008894 <prvInitialiseTaskLists+0x64>)
 800885e:	f7fe f8d1 	bl	8006a04 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008862:	480d      	ldr	r0, [pc, #52]	@ (8008898 <prvInitialiseTaskLists+0x68>)
 8008864:	f7fe f8ce 	bl	8006a04 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008868:	480c      	ldr	r0, [pc, #48]	@ (800889c <prvInitialiseTaskLists+0x6c>)
 800886a:	f7fe f8cb 	bl	8006a04 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800886e:	480c      	ldr	r0, [pc, #48]	@ (80088a0 <prvInitialiseTaskLists+0x70>)
 8008870:	f7fe f8c8 	bl	8006a04 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008874:	480b      	ldr	r0, [pc, #44]	@ (80088a4 <prvInitialiseTaskLists+0x74>)
 8008876:	f7fe f8c5 	bl	8006a04 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800887a:	4b0b      	ldr	r3, [pc, #44]	@ (80088a8 <prvInitialiseTaskLists+0x78>)
 800887c:	4a05      	ldr	r2, [pc, #20]	@ (8008894 <prvInitialiseTaskLists+0x64>)
 800887e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008880:	4b0a      	ldr	r3, [pc, #40]	@ (80088ac <prvInitialiseTaskLists+0x7c>)
 8008882:	4a05      	ldr	r2, [pc, #20]	@ (8008898 <prvInitialiseTaskLists+0x68>)
 8008884:	601a      	str	r2, [r3, #0]
}
 8008886:	bf00      	nop
 8008888:	3708      	adds	r7, #8
 800888a:	46bd      	mov	sp, r7
 800888c:	bd80      	pop	{r7, pc}
 800888e:	bf00      	nop
 8008890:	20001314 	.word	0x20001314
 8008894:	20001774 	.word	0x20001774
 8008898:	20001788 	.word	0x20001788
 800889c:	200017a4 	.word	0x200017a4
 80088a0:	200017b8 	.word	0x200017b8
 80088a4:	200017d0 	.word	0x200017d0
 80088a8:	2000179c 	.word	0x2000179c
 80088ac:	200017a0 	.word	0x200017a0

080088b0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80088b0:	b580      	push	{r7, lr}
 80088b2:	b082      	sub	sp, #8
 80088b4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80088b6:	e019      	b.n	80088ec <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80088b8:	f000 ff26 	bl	8009708 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80088bc:	4b10      	ldr	r3, [pc, #64]	@ (8008900 <prvCheckTasksWaitingTermination+0x50>)
 80088be:	68db      	ldr	r3, [r3, #12]
 80088c0:	68db      	ldr	r3, [r3, #12]
 80088c2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	3304      	adds	r3, #4
 80088c8:	4618      	mov	r0, r3
 80088ca:	f7fe f925 	bl	8006b18 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80088ce:	4b0d      	ldr	r3, [pc, #52]	@ (8008904 <prvCheckTasksWaitingTermination+0x54>)
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	3b01      	subs	r3, #1
 80088d4:	4a0b      	ldr	r2, [pc, #44]	@ (8008904 <prvCheckTasksWaitingTermination+0x54>)
 80088d6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80088d8:	4b0b      	ldr	r3, [pc, #44]	@ (8008908 <prvCheckTasksWaitingTermination+0x58>)
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	3b01      	subs	r3, #1
 80088de:	4a0a      	ldr	r2, [pc, #40]	@ (8008908 <prvCheckTasksWaitingTermination+0x58>)
 80088e0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80088e2:	f000 ff43 	bl	800976c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80088e6:	6878      	ldr	r0, [r7, #4]
 80088e8:	f000 f810 	bl	800890c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80088ec:	4b06      	ldr	r3, [pc, #24]	@ (8008908 <prvCheckTasksWaitingTermination+0x58>)
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d1e1      	bne.n	80088b8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80088f4:	bf00      	nop
 80088f6:	bf00      	nop
 80088f8:	3708      	adds	r7, #8
 80088fa:	46bd      	mov	sp, r7
 80088fc:	bd80      	pop	{r7, pc}
 80088fe:	bf00      	nop
 8008900:	200017b8 	.word	0x200017b8
 8008904:	200017e4 	.word	0x200017e4
 8008908:	200017cc 	.word	0x200017cc

0800890c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800890c:	b580      	push	{r7, lr}
 800890e:	b084      	sub	sp, #16
 8008910:	af00      	add	r7, sp, #0
 8008912:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	3354      	adds	r3, #84	@ 0x54
 8008918:	4618      	mov	r0, r3
 800891a:	f001 fc4b 	bl	800a1b4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008924:	2b00      	cmp	r3, #0
 8008926:	d108      	bne.n	800893a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800892c:	4618      	mov	r0, r3
 800892e:	f001 f8db 	bl	8009ae8 <vPortFree>
				vPortFree( pxTCB );
 8008932:	6878      	ldr	r0, [r7, #4]
 8008934:	f001 f8d8 	bl	8009ae8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008938:	e019      	b.n	800896e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008940:	2b01      	cmp	r3, #1
 8008942:	d103      	bne.n	800894c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008944:	6878      	ldr	r0, [r7, #4]
 8008946:	f001 f8cf 	bl	8009ae8 <vPortFree>
	}
 800894a:	e010      	b.n	800896e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008952:	2b02      	cmp	r3, #2
 8008954:	d00b      	beq.n	800896e <prvDeleteTCB+0x62>
	__asm volatile
 8008956:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800895a:	f383 8811 	msr	BASEPRI, r3
 800895e:	f3bf 8f6f 	isb	sy
 8008962:	f3bf 8f4f 	dsb	sy
 8008966:	60fb      	str	r3, [r7, #12]
}
 8008968:	bf00      	nop
 800896a:	bf00      	nop
 800896c:	e7fd      	b.n	800896a <prvDeleteTCB+0x5e>
	}
 800896e:	bf00      	nop
 8008970:	3710      	adds	r7, #16
 8008972:	46bd      	mov	sp, r7
 8008974:	bd80      	pop	{r7, pc}
	...

08008978 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008978:	b480      	push	{r7}
 800897a:	b083      	sub	sp, #12
 800897c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800897e:	4b0c      	ldr	r3, [pc, #48]	@ (80089b0 <prvResetNextTaskUnblockTime+0x38>)
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	2b00      	cmp	r3, #0
 8008986:	d104      	bne.n	8008992 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008988:	4b0a      	ldr	r3, [pc, #40]	@ (80089b4 <prvResetNextTaskUnblockTime+0x3c>)
 800898a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800898e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008990:	e008      	b.n	80089a4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008992:	4b07      	ldr	r3, [pc, #28]	@ (80089b0 <prvResetNextTaskUnblockTime+0x38>)
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	68db      	ldr	r3, [r3, #12]
 8008998:	68db      	ldr	r3, [r3, #12]
 800899a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	685b      	ldr	r3, [r3, #4]
 80089a0:	4a04      	ldr	r2, [pc, #16]	@ (80089b4 <prvResetNextTaskUnblockTime+0x3c>)
 80089a2:	6013      	str	r3, [r2, #0]
}
 80089a4:	bf00      	nop
 80089a6:	370c      	adds	r7, #12
 80089a8:	46bd      	mov	sp, r7
 80089aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ae:	4770      	bx	lr
 80089b0:	2000179c 	.word	0x2000179c
 80089b4:	20001804 	.word	0x20001804

080089b8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80089b8:	b480      	push	{r7}
 80089ba:	b083      	sub	sp, #12
 80089bc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80089be:	4b0b      	ldr	r3, [pc, #44]	@ (80089ec <xTaskGetSchedulerState+0x34>)
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d102      	bne.n	80089cc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80089c6:	2301      	movs	r3, #1
 80089c8:	607b      	str	r3, [r7, #4]
 80089ca:	e008      	b.n	80089de <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80089cc:	4b08      	ldr	r3, [pc, #32]	@ (80089f0 <xTaskGetSchedulerState+0x38>)
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d102      	bne.n	80089da <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80089d4:	2302      	movs	r3, #2
 80089d6:	607b      	str	r3, [r7, #4]
 80089d8:	e001      	b.n	80089de <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80089da:	2300      	movs	r3, #0
 80089dc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80089de:	687b      	ldr	r3, [r7, #4]
	}
 80089e0:	4618      	mov	r0, r3
 80089e2:	370c      	adds	r7, #12
 80089e4:	46bd      	mov	sp, r7
 80089e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ea:	4770      	bx	lr
 80089ec:	200017f0 	.word	0x200017f0
 80089f0:	2000180c 	.word	0x2000180c

080089f4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80089f4:	b580      	push	{r7, lr}
 80089f6:	b084      	sub	sp, #16
 80089f8:	af00      	add	r7, sp, #0
 80089fa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008a00:	2300      	movs	r3, #0
 8008a02:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d051      	beq.n	8008aae <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8008a0a:	68bb      	ldr	r3, [r7, #8]
 8008a0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a0e:	4b2a      	ldr	r3, [pc, #168]	@ (8008ab8 <xTaskPriorityInherit+0xc4>)
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a14:	429a      	cmp	r2, r3
 8008a16:	d241      	bcs.n	8008a9c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008a18:	68bb      	ldr	r3, [r7, #8]
 8008a1a:	699b      	ldr	r3, [r3, #24]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	db06      	blt.n	8008a2e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a20:	4b25      	ldr	r3, [pc, #148]	@ (8008ab8 <xTaskPriorityInherit+0xc4>)
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a26:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008a2a:	68bb      	ldr	r3, [r7, #8]
 8008a2c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8008a2e:	68bb      	ldr	r3, [r7, #8]
 8008a30:	6959      	ldr	r1, [r3, #20]
 8008a32:	68bb      	ldr	r3, [r7, #8]
 8008a34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a36:	4613      	mov	r3, r2
 8008a38:	009b      	lsls	r3, r3, #2
 8008a3a:	4413      	add	r3, r2
 8008a3c:	009b      	lsls	r3, r3, #2
 8008a3e:	4a1f      	ldr	r2, [pc, #124]	@ (8008abc <xTaskPriorityInherit+0xc8>)
 8008a40:	4413      	add	r3, r2
 8008a42:	4299      	cmp	r1, r3
 8008a44:	d122      	bne.n	8008a8c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008a46:	68bb      	ldr	r3, [r7, #8]
 8008a48:	3304      	adds	r3, #4
 8008a4a:	4618      	mov	r0, r3
 8008a4c:	f7fe f864 	bl	8006b18 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008a50:	4b19      	ldr	r3, [pc, #100]	@ (8008ab8 <xTaskPriorityInherit+0xc4>)
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a56:	68bb      	ldr	r3, [r7, #8]
 8008a58:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008a5a:	68bb      	ldr	r3, [r7, #8]
 8008a5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a5e:	4b18      	ldr	r3, [pc, #96]	@ (8008ac0 <xTaskPriorityInherit+0xcc>)
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	429a      	cmp	r2, r3
 8008a64:	d903      	bls.n	8008a6e <xTaskPriorityInherit+0x7a>
 8008a66:	68bb      	ldr	r3, [r7, #8]
 8008a68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a6a:	4a15      	ldr	r2, [pc, #84]	@ (8008ac0 <xTaskPriorityInherit+0xcc>)
 8008a6c:	6013      	str	r3, [r2, #0]
 8008a6e:	68bb      	ldr	r3, [r7, #8]
 8008a70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a72:	4613      	mov	r3, r2
 8008a74:	009b      	lsls	r3, r3, #2
 8008a76:	4413      	add	r3, r2
 8008a78:	009b      	lsls	r3, r3, #2
 8008a7a:	4a10      	ldr	r2, [pc, #64]	@ (8008abc <xTaskPriorityInherit+0xc8>)
 8008a7c:	441a      	add	r2, r3
 8008a7e:	68bb      	ldr	r3, [r7, #8]
 8008a80:	3304      	adds	r3, #4
 8008a82:	4619      	mov	r1, r3
 8008a84:	4610      	mov	r0, r2
 8008a86:	f7fd ffea 	bl	8006a5e <vListInsertEnd>
 8008a8a:	e004      	b.n	8008a96 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008a8c:	4b0a      	ldr	r3, [pc, #40]	@ (8008ab8 <xTaskPriorityInherit+0xc4>)
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a92:	68bb      	ldr	r3, [r7, #8]
 8008a94:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008a96:	2301      	movs	r3, #1
 8008a98:	60fb      	str	r3, [r7, #12]
 8008a9a:	e008      	b.n	8008aae <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008a9c:	68bb      	ldr	r3, [r7, #8]
 8008a9e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008aa0:	4b05      	ldr	r3, [pc, #20]	@ (8008ab8 <xTaskPriorityInherit+0xc4>)
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008aa6:	429a      	cmp	r2, r3
 8008aa8:	d201      	bcs.n	8008aae <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8008aaa:	2301      	movs	r3, #1
 8008aac:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008aae:	68fb      	ldr	r3, [r7, #12]
	}
 8008ab0:	4618      	mov	r0, r3
 8008ab2:	3710      	adds	r7, #16
 8008ab4:	46bd      	mov	sp, r7
 8008ab6:	bd80      	pop	{r7, pc}
 8008ab8:	20001310 	.word	0x20001310
 8008abc:	20001314 	.word	0x20001314
 8008ac0:	200017ec 	.word	0x200017ec

08008ac4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	b086      	sub	sp, #24
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d058      	beq.n	8008b8c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008ada:	4b2f      	ldr	r3, [pc, #188]	@ (8008b98 <xTaskPriorityDisinherit+0xd4>)
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	693a      	ldr	r2, [r7, #16]
 8008ae0:	429a      	cmp	r2, r3
 8008ae2:	d00b      	beq.n	8008afc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008ae4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ae8:	f383 8811 	msr	BASEPRI, r3
 8008aec:	f3bf 8f6f 	isb	sy
 8008af0:	f3bf 8f4f 	dsb	sy
 8008af4:	60fb      	str	r3, [r7, #12]
}
 8008af6:	bf00      	nop
 8008af8:	bf00      	nop
 8008afa:	e7fd      	b.n	8008af8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008afc:	693b      	ldr	r3, [r7, #16]
 8008afe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d10b      	bne.n	8008b1c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008b04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b08:	f383 8811 	msr	BASEPRI, r3
 8008b0c:	f3bf 8f6f 	isb	sy
 8008b10:	f3bf 8f4f 	dsb	sy
 8008b14:	60bb      	str	r3, [r7, #8]
}
 8008b16:	bf00      	nop
 8008b18:	bf00      	nop
 8008b1a:	e7fd      	b.n	8008b18 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008b1c:	693b      	ldr	r3, [r7, #16]
 8008b1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008b20:	1e5a      	subs	r2, r3, #1
 8008b22:	693b      	ldr	r3, [r7, #16]
 8008b24:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008b26:	693b      	ldr	r3, [r7, #16]
 8008b28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b2a:	693b      	ldr	r3, [r7, #16]
 8008b2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b2e:	429a      	cmp	r2, r3
 8008b30:	d02c      	beq.n	8008b8c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008b32:	693b      	ldr	r3, [r7, #16]
 8008b34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d128      	bne.n	8008b8c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008b3a:	693b      	ldr	r3, [r7, #16]
 8008b3c:	3304      	adds	r3, #4
 8008b3e:	4618      	mov	r0, r3
 8008b40:	f7fd ffea 	bl	8006b18 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008b44:	693b      	ldr	r3, [r7, #16]
 8008b46:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008b48:	693b      	ldr	r3, [r7, #16]
 8008b4a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008b4c:	693b      	ldr	r3, [r7, #16]
 8008b4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b50:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008b54:	693b      	ldr	r3, [r7, #16]
 8008b56:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008b58:	693b      	ldr	r3, [r7, #16]
 8008b5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b5c:	4b0f      	ldr	r3, [pc, #60]	@ (8008b9c <xTaskPriorityDisinherit+0xd8>)
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	429a      	cmp	r2, r3
 8008b62:	d903      	bls.n	8008b6c <xTaskPriorityDisinherit+0xa8>
 8008b64:	693b      	ldr	r3, [r7, #16]
 8008b66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b68:	4a0c      	ldr	r2, [pc, #48]	@ (8008b9c <xTaskPriorityDisinherit+0xd8>)
 8008b6a:	6013      	str	r3, [r2, #0]
 8008b6c:	693b      	ldr	r3, [r7, #16]
 8008b6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b70:	4613      	mov	r3, r2
 8008b72:	009b      	lsls	r3, r3, #2
 8008b74:	4413      	add	r3, r2
 8008b76:	009b      	lsls	r3, r3, #2
 8008b78:	4a09      	ldr	r2, [pc, #36]	@ (8008ba0 <xTaskPriorityDisinherit+0xdc>)
 8008b7a:	441a      	add	r2, r3
 8008b7c:	693b      	ldr	r3, [r7, #16]
 8008b7e:	3304      	adds	r3, #4
 8008b80:	4619      	mov	r1, r3
 8008b82:	4610      	mov	r0, r2
 8008b84:	f7fd ff6b 	bl	8006a5e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008b88:	2301      	movs	r3, #1
 8008b8a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008b8c:	697b      	ldr	r3, [r7, #20]
	}
 8008b8e:	4618      	mov	r0, r3
 8008b90:	3718      	adds	r7, #24
 8008b92:	46bd      	mov	sp, r7
 8008b94:	bd80      	pop	{r7, pc}
 8008b96:	bf00      	nop
 8008b98:	20001310 	.word	0x20001310
 8008b9c:	200017ec 	.word	0x200017ec
 8008ba0:	20001314 	.word	0x20001314

08008ba4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008ba4:	b580      	push	{r7, lr}
 8008ba6:	b088      	sub	sp, #32
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	6078      	str	r0, [r7, #4]
 8008bac:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008bb2:	2301      	movs	r3, #1
 8008bb4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d06c      	beq.n	8008c96 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008bbc:	69bb      	ldr	r3, [r7, #24]
 8008bbe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d10b      	bne.n	8008bdc <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8008bc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bc8:	f383 8811 	msr	BASEPRI, r3
 8008bcc:	f3bf 8f6f 	isb	sy
 8008bd0:	f3bf 8f4f 	dsb	sy
 8008bd4:	60fb      	str	r3, [r7, #12]
}
 8008bd6:	bf00      	nop
 8008bd8:	bf00      	nop
 8008bda:	e7fd      	b.n	8008bd8 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008bdc:	69bb      	ldr	r3, [r7, #24]
 8008bde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008be0:	683a      	ldr	r2, [r7, #0]
 8008be2:	429a      	cmp	r2, r3
 8008be4:	d902      	bls.n	8008bec <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008be6:	683b      	ldr	r3, [r7, #0]
 8008be8:	61fb      	str	r3, [r7, #28]
 8008bea:	e002      	b.n	8008bf2 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8008bec:	69bb      	ldr	r3, [r7, #24]
 8008bee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008bf0:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008bf2:	69bb      	ldr	r3, [r7, #24]
 8008bf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bf6:	69fa      	ldr	r2, [r7, #28]
 8008bf8:	429a      	cmp	r2, r3
 8008bfa:	d04c      	beq.n	8008c96 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8008bfc:	69bb      	ldr	r3, [r7, #24]
 8008bfe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c00:	697a      	ldr	r2, [r7, #20]
 8008c02:	429a      	cmp	r2, r3
 8008c04:	d147      	bne.n	8008c96 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008c06:	4b26      	ldr	r3, [pc, #152]	@ (8008ca0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	69ba      	ldr	r2, [r7, #24]
 8008c0c:	429a      	cmp	r2, r3
 8008c0e:	d10b      	bne.n	8008c28 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8008c10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c14:	f383 8811 	msr	BASEPRI, r3
 8008c18:	f3bf 8f6f 	isb	sy
 8008c1c:	f3bf 8f4f 	dsb	sy
 8008c20:	60bb      	str	r3, [r7, #8]
}
 8008c22:	bf00      	nop
 8008c24:	bf00      	nop
 8008c26:	e7fd      	b.n	8008c24 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008c28:	69bb      	ldr	r3, [r7, #24]
 8008c2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c2c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8008c2e:	69bb      	ldr	r3, [r7, #24]
 8008c30:	69fa      	ldr	r2, [r7, #28]
 8008c32:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008c34:	69bb      	ldr	r3, [r7, #24]
 8008c36:	699b      	ldr	r3, [r3, #24]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	db04      	blt.n	8008c46 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c3c:	69fb      	ldr	r3, [r7, #28]
 8008c3e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008c42:	69bb      	ldr	r3, [r7, #24]
 8008c44:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008c46:	69bb      	ldr	r3, [r7, #24]
 8008c48:	6959      	ldr	r1, [r3, #20]
 8008c4a:	693a      	ldr	r2, [r7, #16]
 8008c4c:	4613      	mov	r3, r2
 8008c4e:	009b      	lsls	r3, r3, #2
 8008c50:	4413      	add	r3, r2
 8008c52:	009b      	lsls	r3, r3, #2
 8008c54:	4a13      	ldr	r2, [pc, #76]	@ (8008ca4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8008c56:	4413      	add	r3, r2
 8008c58:	4299      	cmp	r1, r3
 8008c5a:	d11c      	bne.n	8008c96 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008c5c:	69bb      	ldr	r3, [r7, #24]
 8008c5e:	3304      	adds	r3, #4
 8008c60:	4618      	mov	r0, r3
 8008c62:	f7fd ff59 	bl	8006b18 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8008c66:	69bb      	ldr	r3, [r7, #24]
 8008c68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c6a:	4b0f      	ldr	r3, [pc, #60]	@ (8008ca8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	429a      	cmp	r2, r3
 8008c70:	d903      	bls.n	8008c7a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8008c72:	69bb      	ldr	r3, [r7, #24]
 8008c74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c76:	4a0c      	ldr	r2, [pc, #48]	@ (8008ca8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8008c78:	6013      	str	r3, [r2, #0]
 8008c7a:	69bb      	ldr	r3, [r7, #24]
 8008c7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c7e:	4613      	mov	r3, r2
 8008c80:	009b      	lsls	r3, r3, #2
 8008c82:	4413      	add	r3, r2
 8008c84:	009b      	lsls	r3, r3, #2
 8008c86:	4a07      	ldr	r2, [pc, #28]	@ (8008ca4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8008c88:	441a      	add	r2, r3
 8008c8a:	69bb      	ldr	r3, [r7, #24]
 8008c8c:	3304      	adds	r3, #4
 8008c8e:	4619      	mov	r1, r3
 8008c90:	4610      	mov	r0, r2
 8008c92:	f7fd fee4 	bl	8006a5e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008c96:	bf00      	nop
 8008c98:	3720      	adds	r7, #32
 8008c9a:	46bd      	mov	sp, r7
 8008c9c:	bd80      	pop	{r7, pc}
 8008c9e:	bf00      	nop
 8008ca0:	20001310 	.word	0x20001310
 8008ca4:	20001314 	.word	0x20001314
 8008ca8:	200017ec 	.word	0x200017ec

08008cac <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8008cac:	b480      	push	{r7}
 8008cae:	b083      	sub	sp, #12
 8008cb0:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8008cb2:	4b09      	ldr	r3, [pc, #36]	@ (8008cd8 <uxTaskResetEventItemValue+0x2c>)
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	699b      	ldr	r3, [r3, #24]
 8008cb8:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008cba:	4b07      	ldr	r3, [pc, #28]	@ (8008cd8 <uxTaskResetEventItemValue+0x2c>)
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008cc0:	4b05      	ldr	r3, [pc, #20]	@ (8008cd8 <uxTaskResetEventItemValue+0x2c>)
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 8008cc8:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8008cca:	687b      	ldr	r3, [r7, #4]
}
 8008ccc:	4618      	mov	r0, r3
 8008cce:	370c      	adds	r7, #12
 8008cd0:	46bd      	mov	sp, r7
 8008cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd6:	4770      	bx	lr
 8008cd8:	20001310 	.word	0x20001310

08008cdc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8008cdc:	b480      	push	{r7}
 8008cde:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008ce0:	4b07      	ldr	r3, [pc, #28]	@ (8008d00 <pvTaskIncrementMutexHeldCount+0x24>)
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d004      	beq.n	8008cf2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008ce8:	4b05      	ldr	r3, [pc, #20]	@ (8008d00 <pvTaskIncrementMutexHeldCount+0x24>)
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008cee:	3201      	adds	r2, #1
 8008cf0:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8008cf2:	4b03      	ldr	r3, [pc, #12]	@ (8008d00 <pvTaskIncrementMutexHeldCount+0x24>)
 8008cf4:	681b      	ldr	r3, [r3, #0]
	}
 8008cf6:	4618      	mov	r0, r3
 8008cf8:	46bd      	mov	sp, r7
 8008cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cfe:	4770      	bx	lr
 8008d00:	20001310 	.word	0x20001310

08008d04 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008d04:	b580      	push	{r7, lr}
 8008d06:	b084      	sub	sp, #16
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	6078      	str	r0, [r7, #4]
 8008d0c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008d0e:	4b21      	ldr	r3, [pc, #132]	@ (8008d94 <prvAddCurrentTaskToDelayedList+0x90>)
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008d14:	4b20      	ldr	r3, [pc, #128]	@ (8008d98 <prvAddCurrentTaskToDelayedList+0x94>)
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	3304      	adds	r3, #4
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	f7fd fefc 	bl	8006b18 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008d26:	d10a      	bne.n	8008d3e <prvAddCurrentTaskToDelayedList+0x3a>
 8008d28:	683b      	ldr	r3, [r7, #0]
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d007      	beq.n	8008d3e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008d2e:	4b1a      	ldr	r3, [pc, #104]	@ (8008d98 <prvAddCurrentTaskToDelayedList+0x94>)
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	3304      	adds	r3, #4
 8008d34:	4619      	mov	r1, r3
 8008d36:	4819      	ldr	r0, [pc, #100]	@ (8008d9c <prvAddCurrentTaskToDelayedList+0x98>)
 8008d38:	f7fd fe91 	bl	8006a5e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008d3c:	e026      	b.n	8008d8c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008d3e:	68fa      	ldr	r2, [r7, #12]
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	4413      	add	r3, r2
 8008d44:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008d46:	4b14      	ldr	r3, [pc, #80]	@ (8008d98 <prvAddCurrentTaskToDelayedList+0x94>)
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	68ba      	ldr	r2, [r7, #8]
 8008d4c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008d4e:	68ba      	ldr	r2, [r7, #8]
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	429a      	cmp	r2, r3
 8008d54:	d209      	bcs.n	8008d6a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008d56:	4b12      	ldr	r3, [pc, #72]	@ (8008da0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008d58:	681a      	ldr	r2, [r3, #0]
 8008d5a:	4b0f      	ldr	r3, [pc, #60]	@ (8008d98 <prvAddCurrentTaskToDelayedList+0x94>)
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	3304      	adds	r3, #4
 8008d60:	4619      	mov	r1, r3
 8008d62:	4610      	mov	r0, r2
 8008d64:	f7fd fe9f 	bl	8006aa6 <vListInsert>
}
 8008d68:	e010      	b.n	8008d8c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008d6a:	4b0e      	ldr	r3, [pc, #56]	@ (8008da4 <prvAddCurrentTaskToDelayedList+0xa0>)
 8008d6c:	681a      	ldr	r2, [r3, #0]
 8008d6e:	4b0a      	ldr	r3, [pc, #40]	@ (8008d98 <prvAddCurrentTaskToDelayedList+0x94>)
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	3304      	adds	r3, #4
 8008d74:	4619      	mov	r1, r3
 8008d76:	4610      	mov	r0, r2
 8008d78:	f7fd fe95 	bl	8006aa6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008d7c:	4b0a      	ldr	r3, [pc, #40]	@ (8008da8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	68ba      	ldr	r2, [r7, #8]
 8008d82:	429a      	cmp	r2, r3
 8008d84:	d202      	bcs.n	8008d8c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008d86:	4a08      	ldr	r2, [pc, #32]	@ (8008da8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008d88:	68bb      	ldr	r3, [r7, #8]
 8008d8a:	6013      	str	r3, [r2, #0]
}
 8008d8c:	bf00      	nop
 8008d8e:	3710      	adds	r7, #16
 8008d90:	46bd      	mov	sp, r7
 8008d92:	bd80      	pop	{r7, pc}
 8008d94:	200017e8 	.word	0x200017e8
 8008d98:	20001310 	.word	0x20001310
 8008d9c:	200017d0 	.word	0x200017d0
 8008da0:	200017a0 	.word	0x200017a0
 8008da4:	2000179c 	.word	0x2000179c
 8008da8:	20001804 	.word	0x20001804

08008dac <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008dac:	b580      	push	{r7, lr}
 8008dae:	b08a      	sub	sp, #40	@ 0x28
 8008db0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008db2:	2300      	movs	r3, #0
 8008db4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008db6:	f000 fb13 	bl	80093e0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008dba:	4b1d      	ldr	r3, [pc, #116]	@ (8008e30 <xTimerCreateTimerTask+0x84>)
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d021      	beq.n	8008e06 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008dc2:	2300      	movs	r3, #0
 8008dc4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008dc6:	2300      	movs	r3, #0
 8008dc8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008dca:	1d3a      	adds	r2, r7, #4
 8008dcc:	f107 0108 	add.w	r1, r7, #8
 8008dd0:	f107 030c 	add.w	r3, r7, #12
 8008dd4:	4618      	mov	r0, r3
 8008dd6:	f7fd fc05 	bl	80065e4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008dda:	6879      	ldr	r1, [r7, #4]
 8008ddc:	68bb      	ldr	r3, [r7, #8]
 8008dde:	68fa      	ldr	r2, [r7, #12]
 8008de0:	9202      	str	r2, [sp, #8]
 8008de2:	9301      	str	r3, [sp, #4]
 8008de4:	2302      	movs	r3, #2
 8008de6:	9300      	str	r3, [sp, #0]
 8008de8:	2300      	movs	r3, #0
 8008dea:	460a      	mov	r2, r1
 8008dec:	4911      	ldr	r1, [pc, #68]	@ (8008e34 <xTimerCreateTimerTask+0x88>)
 8008dee:	4812      	ldr	r0, [pc, #72]	@ (8008e38 <xTimerCreateTimerTask+0x8c>)
 8008df0:	f7fe fee8 	bl	8007bc4 <xTaskCreateStatic>
 8008df4:	4603      	mov	r3, r0
 8008df6:	4a11      	ldr	r2, [pc, #68]	@ (8008e3c <xTimerCreateTimerTask+0x90>)
 8008df8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008dfa:	4b10      	ldr	r3, [pc, #64]	@ (8008e3c <xTimerCreateTimerTask+0x90>)
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d001      	beq.n	8008e06 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008e02:	2301      	movs	r3, #1
 8008e04:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008e06:	697b      	ldr	r3, [r7, #20]
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d10b      	bne.n	8008e24 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8008e0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e10:	f383 8811 	msr	BASEPRI, r3
 8008e14:	f3bf 8f6f 	isb	sy
 8008e18:	f3bf 8f4f 	dsb	sy
 8008e1c:	613b      	str	r3, [r7, #16]
}
 8008e1e:	bf00      	nop
 8008e20:	bf00      	nop
 8008e22:	e7fd      	b.n	8008e20 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008e24:	697b      	ldr	r3, [r7, #20]
}
 8008e26:	4618      	mov	r0, r3
 8008e28:	3718      	adds	r7, #24
 8008e2a:	46bd      	mov	sp, r7
 8008e2c:	bd80      	pop	{r7, pc}
 8008e2e:	bf00      	nop
 8008e30:	20001840 	.word	0x20001840
 8008e34:	0800af38 	.word	0x0800af38
 8008e38:	08008f79 	.word	0x08008f79
 8008e3c:	20001844 	.word	0x20001844

08008e40 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008e40:	b580      	push	{r7, lr}
 8008e42:	b08a      	sub	sp, #40	@ 0x28
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	60f8      	str	r0, [r7, #12]
 8008e48:	60b9      	str	r1, [r7, #8]
 8008e4a:	607a      	str	r2, [r7, #4]
 8008e4c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008e4e:	2300      	movs	r3, #0
 8008e50:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d10b      	bne.n	8008e70 <xTimerGenericCommand+0x30>
	__asm volatile
 8008e58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e5c:	f383 8811 	msr	BASEPRI, r3
 8008e60:	f3bf 8f6f 	isb	sy
 8008e64:	f3bf 8f4f 	dsb	sy
 8008e68:	623b      	str	r3, [r7, #32]
}
 8008e6a:	bf00      	nop
 8008e6c:	bf00      	nop
 8008e6e:	e7fd      	b.n	8008e6c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008e70:	4b19      	ldr	r3, [pc, #100]	@ (8008ed8 <xTimerGenericCommand+0x98>)
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d02a      	beq.n	8008ece <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008e78:	68bb      	ldr	r3, [r7, #8]
 8008e7a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008e84:	68bb      	ldr	r3, [r7, #8]
 8008e86:	2b05      	cmp	r3, #5
 8008e88:	dc18      	bgt.n	8008ebc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008e8a:	f7ff fd95 	bl	80089b8 <xTaskGetSchedulerState>
 8008e8e:	4603      	mov	r3, r0
 8008e90:	2b02      	cmp	r3, #2
 8008e92:	d109      	bne.n	8008ea8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008e94:	4b10      	ldr	r3, [pc, #64]	@ (8008ed8 <xTimerGenericCommand+0x98>)
 8008e96:	6818      	ldr	r0, [r3, #0]
 8008e98:	f107 0110 	add.w	r1, r7, #16
 8008e9c:	2300      	movs	r3, #0
 8008e9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ea0:	f7fe f818 	bl	8006ed4 <xQueueGenericSend>
 8008ea4:	6278      	str	r0, [r7, #36]	@ 0x24
 8008ea6:	e012      	b.n	8008ece <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008ea8:	4b0b      	ldr	r3, [pc, #44]	@ (8008ed8 <xTimerGenericCommand+0x98>)
 8008eaa:	6818      	ldr	r0, [r3, #0]
 8008eac:	f107 0110 	add.w	r1, r7, #16
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	2200      	movs	r2, #0
 8008eb4:	f7fe f80e 	bl	8006ed4 <xQueueGenericSend>
 8008eb8:	6278      	str	r0, [r7, #36]	@ 0x24
 8008eba:	e008      	b.n	8008ece <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008ebc:	4b06      	ldr	r3, [pc, #24]	@ (8008ed8 <xTimerGenericCommand+0x98>)
 8008ebe:	6818      	ldr	r0, [r3, #0]
 8008ec0:	f107 0110 	add.w	r1, r7, #16
 8008ec4:	2300      	movs	r3, #0
 8008ec6:	683a      	ldr	r2, [r7, #0]
 8008ec8:	f7fe f906 	bl	80070d8 <xQueueGenericSendFromISR>
 8008ecc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008ed0:	4618      	mov	r0, r3
 8008ed2:	3728      	adds	r7, #40	@ 0x28
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	bd80      	pop	{r7, pc}
 8008ed8:	20001840 	.word	0x20001840

08008edc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008edc:	b580      	push	{r7, lr}
 8008ede:	b088      	sub	sp, #32
 8008ee0:	af02      	add	r7, sp, #8
 8008ee2:	6078      	str	r0, [r7, #4]
 8008ee4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ee6:	4b23      	ldr	r3, [pc, #140]	@ (8008f74 <prvProcessExpiredTimer+0x98>)
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	68db      	ldr	r3, [r3, #12]
 8008eec:	68db      	ldr	r3, [r3, #12]
 8008eee:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008ef0:	697b      	ldr	r3, [r7, #20]
 8008ef2:	3304      	adds	r3, #4
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	f7fd fe0f 	bl	8006b18 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008efa:	697b      	ldr	r3, [r7, #20]
 8008efc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008f00:	f003 0304 	and.w	r3, r3, #4
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d023      	beq.n	8008f50 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008f08:	697b      	ldr	r3, [r7, #20]
 8008f0a:	699a      	ldr	r2, [r3, #24]
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	18d1      	adds	r1, r2, r3
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	683a      	ldr	r2, [r7, #0]
 8008f14:	6978      	ldr	r0, [r7, #20]
 8008f16:	f000 f8d5 	bl	80090c4 <prvInsertTimerInActiveList>
 8008f1a:	4603      	mov	r3, r0
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d020      	beq.n	8008f62 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008f20:	2300      	movs	r3, #0
 8008f22:	9300      	str	r3, [sp, #0]
 8008f24:	2300      	movs	r3, #0
 8008f26:	687a      	ldr	r2, [r7, #4]
 8008f28:	2100      	movs	r1, #0
 8008f2a:	6978      	ldr	r0, [r7, #20]
 8008f2c:	f7ff ff88 	bl	8008e40 <xTimerGenericCommand>
 8008f30:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008f32:	693b      	ldr	r3, [r7, #16]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d114      	bne.n	8008f62 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8008f38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f3c:	f383 8811 	msr	BASEPRI, r3
 8008f40:	f3bf 8f6f 	isb	sy
 8008f44:	f3bf 8f4f 	dsb	sy
 8008f48:	60fb      	str	r3, [r7, #12]
}
 8008f4a:	bf00      	nop
 8008f4c:	bf00      	nop
 8008f4e:	e7fd      	b.n	8008f4c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008f50:	697b      	ldr	r3, [r7, #20]
 8008f52:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008f56:	f023 0301 	bic.w	r3, r3, #1
 8008f5a:	b2da      	uxtb	r2, r3
 8008f5c:	697b      	ldr	r3, [r7, #20]
 8008f5e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008f62:	697b      	ldr	r3, [r7, #20]
 8008f64:	6a1b      	ldr	r3, [r3, #32]
 8008f66:	6978      	ldr	r0, [r7, #20]
 8008f68:	4798      	blx	r3
}
 8008f6a:	bf00      	nop
 8008f6c:	3718      	adds	r7, #24
 8008f6e:	46bd      	mov	sp, r7
 8008f70:	bd80      	pop	{r7, pc}
 8008f72:	bf00      	nop
 8008f74:	20001838 	.word	0x20001838

08008f78 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008f78:	b580      	push	{r7, lr}
 8008f7a:	b084      	sub	sp, #16
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008f80:	f107 0308 	add.w	r3, r7, #8
 8008f84:	4618      	mov	r0, r3
 8008f86:	f000 f859 	bl	800903c <prvGetNextExpireTime>
 8008f8a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008f8c:	68bb      	ldr	r3, [r7, #8]
 8008f8e:	4619      	mov	r1, r3
 8008f90:	68f8      	ldr	r0, [r7, #12]
 8008f92:	f000 f805 	bl	8008fa0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008f96:	f000 f8d7 	bl	8009148 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008f9a:	bf00      	nop
 8008f9c:	e7f0      	b.n	8008f80 <prvTimerTask+0x8>
	...

08008fa0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008fa0:	b580      	push	{r7, lr}
 8008fa2:	b084      	sub	sp, #16
 8008fa4:	af00      	add	r7, sp, #0
 8008fa6:	6078      	str	r0, [r7, #4]
 8008fa8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008faa:	f7ff f86f 	bl	800808c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008fae:	f107 0308 	add.w	r3, r7, #8
 8008fb2:	4618      	mov	r0, r3
 8008fb4:	f000 f866 	bl	8009084 <prvSampleTimeNow>
 8008fb8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008fba:	68bb      	ldr	r3, [r7, #8]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d130      	bne.n	8009022 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008fc0:	683b      	ldr	r3, [r7, #0]
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d10a      	bne.n	8008fdc <prvProcessTimerOrBlockTask+0x3c>
 8008fc6:	687a      	ldr	r2, [r7, #4]
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	429a      	cmp	r2, r3
 8008fcc:	d806      	bhi.n	8008fdc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008fce:	f7ff f86b 	bl	80080a8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008fd2:	68f9      	ldr	r1, [r7, #12]
 8008fd4:	6878      	ldr	r0, [r7, #4]
 8008fd6:	f7ff ff81 	bl	8008edc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008fda:	e024      	b.n	8009026 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008fdc:	683b      	ldr	r3, [r7, #0]
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d008      	beq.n	8008ff4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008fe2:	4b13      	ldr	r3, [pc, #76]	@ (8009030 <prvProcessTimerOrBlockTask+0x90>)
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d101      	bne.n	8008ff0 <prvProcessTimerOrBlockTask+0x50>
 8008fec:	2301      	movs	r3, #1
 8008fee:	e000      	b.n	8008ff2 <prvProcessTimerOrBlockTask+0x52>
 8008ff0:	2300      	movs	r3, #0
 8008ff2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008ff4:	4b0f      	ldr	r3, [pc, #60]	@ (8009034 <prvProcessTimerOrBlockTask+0x94>)
 8008ff6:	6818      	ldr	r0, [r3, #0]
 8008ff8:	687a      	ldr	r2, [r7, #4]
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	1ad3      	subs	r3, r2, r3
 8008ffe:	683a      	ldr	r2, [r7, #0]
 8009000:	4619      	mov	r1, r3
 8009002:	f7fe fdab 	bl	8007b5c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009006:	f7ff f84f 	bl	80080a8 <xTaskResumeAll>
 800900a:	4603      	mov	r3, r0
 800900c:	2b00      	cmp	r3, #0
 800900e:	d10a      	bne.n	8009026 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009010:	4b09      	ldr	r3, [pc, #36]	@ (8009038 <prvProcessTimerOrBlockTask+0x98>)
 8009012:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009016:	601a      	str	r2, [r3, #0]
 8009018:	f3bf 8f4f 	dsb	sy
 800901c:	f3bf 8f6f 	isb	sy
}
 8009020:	e001      	b.n	8009026 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009022:	f7ff f841 	bl	80080a8 <xTaskResumeAll>
}
 8009026:	bf00      	nop
 8009028:	3710      	adds	r7, #16
 800902a:	46bd      	mov	sp, r7
 800902c:	bd80      	pop	{r7, pc}
 800902e:	bf00      	nop
 8009030:	2000183c 	.word	0x2000183c
 8009034:	20001840 	.word	0x20001840
 8009038:	e000ed04 	.word	0xe000ed04

0800903c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800903c:	b480      	push	{r7}
 800903e:	b085      	sub	sp, #20
 8009040:	af00      	add	r7, sp, #0
 8009042:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009044:	4b0e      	ldr	r3, [pc, #56]	@ (8009080 <prvGetNextExpireTime+0x44>)
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	2b00      	cmp	r3, #0
 800904c:	d101      	bne.n	8009052 <prvGetNextExpireTime+0x16>
 800904e:	2201      	movs	r2, #1
 8009050:	e000      	b.n	8009054 <prvGetNextExpireTime+0x18>
 8009052:	2200      	movs	r2, #0
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	2b00      	cmp	r3, #0
 800905e:	d105      	bne.n	800906c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009060:	4b07      	ldr	r3, [pc, #28]	@ (8009080 <prvGetNextExpireTime+0x44>)
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	68db      	ldr	r3, [r3, #12]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	60fb      	str	r3, [r7, #12]
 800906a:	e001      	b.n	8009070 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800906c:	2300      	movs	r3, #0
 800906e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009070:	68fb      	ldr	r3, [r7, #12]
}
 8009072:	4618      	mov	r0, r3
 8009074:	3714      	adds	r7, #20
 8009076:	46bd      	mov	sp, r7
 8009078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907c:	4770      	bx	lr
 800907e:	bf00      	nop
 8009080:	20001838 	.word	0x20001838

08009084 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009084:	b580      	push	{r7, lr}
 8009086:	b084      	sub	sp, #16
 8009088:	af00      	add	r7, sp, #0
 800908a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800908c:	f7ff f8aa 	bl	80081e4 <xTaskGetTickCount>
 8009090:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009092:	4b0b      	ldr	r3, [pc, #44]	@ (80090c0 <prvSampleTimeNow+0x3c>)
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	68fa      	ldr	r2, [r7, #12]
 8009098:	429a      	cmp	r2, r3
 800909a:	d205      	bcs.n	80090a8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800909c:	f000 f93a 	bl	8009314 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	2201      	movs	r2, #1
 80090a4:	601a      	str	r2, [r3, #0]
 80090a6:	e002      	b.n	80090ae <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	2200      	movs	r2, #0
 80090ac:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80090ae:	4a04      	ldr	r2, [pc, #16]	@ (80090c0 <prvSampleTimeNow+0x3c>)
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80090b4:	68fb      	ldr	r3, [r7, #12]
}
 80090b6:	4618      	mov	r0, r3
 80090b8:	3710      	adds	r7, #16
 80090ba:	46bd      	mov	sp, r7
 80090bc:	bd80      	pop	{r7, pc}
 80090be:	bf00      	nop
 80090c0:	20001848 	.word	0x20001848

080090c4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80090c4:	b580      	push	{r7, lr}
 80090c6:	b086      	sub	sp, #24
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	60f8      	str	r0, [r7, #12]
 80090cc:	60b9      	str	r1, [r7, #8]
 80090ce:	607a      	str	r2, [r7, #4]
 80090d0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80090d2:	2300      	movs	r3, #0
 80090d4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	68ba      	ldr	r2, [r7, #8]
 80090da:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	68fa      	ldr	r2, [r7, #12]
 80090e0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80090e2:	68ba      	ldr	r2, [r7, #8]
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	429a      	cmp	r2, r3
 80090e8:	d812      	bhi.n	8009110 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80090ea:	687a      	ldr	r2, [r7, #4]
 80090ec:	683b      	ldr	r3, [r7, #0]
 80090ee:	1ad2      	subs	r2, r2, r3
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	699b      	ldr	r3, [r3, #24]
 80090f4:	429a      	cmp	r2, r3
 80090f6:	d302      	bcc.n	80090fe <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80090f8:	2301      	movs	r3, #1
 80090fa:	617b      	str	r3, [r7, #20]
 80090fc:	e01b      	b.n	8009136 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80090fe:	4b10      	ldr	r3, [pc, #64]	@ (8009140 <prvInsertTimerInActiveList+0x7c>)
 8009100:	681a      	ldr	r2, [r3, #0]
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	3304      	adds	r3, #4
 8009106:	4619      	mov	r1, r3
 8009108:	4610      	mov	r0, r2
 800910a:	f7fd fccc 	bl	8006aa6 <vListInsert>
 800910e:	e012      	b.n	8009136 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009110:	687a      	ldr	r2, [r7, #4]
 8009112:	683b      	ldr	r3, [r7, #0]
 8009114:	429a      	cmp	r2, r3
 8009116:	d206      	bcs.n	8009126 <prvInsertTimerInActiveList+0x62>
 8009118:	68ba      	ldr	r2, [r7, #8]
 800911a:	683b      	ldr	r3, [r7, #0]
 800911c:	429a      	cmp	r2, r3
 800911e:	d302      	bcc.n	8009126 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009120:	2301      	movs	r3, #1
 8009122:	617b      	str	r3, [r7, #20]
 8009124:	e007      	b.n	8009136 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009126:	4b07      	ldr	r3, [pc, #28]	@ (8009144 <prvInsertTimerInActiveList+0x80>)
 8009128:	681a      	ldr	r2, [r3, #0]
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	3304      	adds	r3, #4
 800912e:	4619      	mov	r1, r3
 8009130:	4610      	mov	r0, r2
 8009132:	f7fd fcb8 	bl	8006aa6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009136:	697b      	ldr	r3, [r7, #20]
}
 8009138:	4618      	mov	r0, r3
 800913a:	3718      	adds	r7, #24
 800913c:	46bd      	mov	sp, r7
 800913e:	bd80      	pop	{r7, pc}
 8009140:	2000183c 	.word	0x2000183c
 8009144:	20001838 	.word	0x20001838

08009148 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009148:	b580      	push	{r7, lr}
 800914a:	b08e      	sub	sp, #56	@ 0x38
 800914c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800914e:	e0ce      	b.n	80092ee <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	2b00      	cmp	r3, #0
 8009154:	da19      	bge.n	800918a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009156:	1d3b      	adds	r3, r7, #4
 8009158:	3304      	adds	r3, #4
 800915a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800915c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800915e:	2b00      	cmp	r3, #0
 8009160:	d10b      	bne.n	800917a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8009162:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009166:	f383 8811 	msr	BASEPRI, r3
 800916a:	f3bf 8f6f 	isb	sy
 800916e:	f3bf 8f4f 	dsb	sy
 8009172:	61fb      	str	r3, [r7, #28]
}
 8009174:	bf00      	nop
 8009176:	bf00      	nop
 8009178:	e7fd      	b.n	8009176 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800917a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009180:	6850      	ldr	r0, [r2, #4]
 8009182:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009184:	6892      	ldr	r2, [r2, #8]
 8009186:	4611      	mov	r1, r2
 8009188:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	2b00      	cmp	r3, #0
 800918e:	f2c0 80ae 	blt.w	80092ee <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009196:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009198:	695b      	ldr	r3, [r3, #20]
 800919a:	2b00      	cmp	r3, #0
 800919c:	d004      	beq.n	80091a8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800919e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091a0:	3304      	adds	r3, #4
 80091a2:	4618      	mov	r0, r3
 80091a4:	f7fd fcb8 	bl	8006b18 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80091a8:	463b      	mov	r3, r7
 80091aa:	4618      	mov	r0, r3
 80091ac:	f7ff ff6a 	bl	8009084 <prvSampleTimeNow>
 80091b0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	2b09      	cmp	r3, #9
 80091b6:	f200 8097 	bhi.w	80092e8 <prvProcessReceivedCommands+0x1a0>
 80091ba:	a201      	add	r2, pc, #4	@ (adr r2, 80091c0 <prvProcessReceivedCommands+0x78>)
 80091bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091c0:	080091e9 	.word	0x080091e9
 80091c4:	080091e9 	.word	0x080091e9
 80091c8:	080091e9 	.word	0x080091e9
 80091cc:	0800925f 	.word	0x0800925f
 80091d0:	08009273 	.word	0x08009273
 80091d4:	080092bf 	.word	0x080092bf
 80091d8:	080091e9 	.word	0x080091e9
 80091dc:	080091e9 	.word	0x080091e9
 80091e0:	0800925f 	.word	0x0800925f
 80091e4:	08009273 	.word	0x08009273
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80091e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091ea:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80091ee:	f043 0301 	orr.w	r3, r3, #1
 80091f2:	b2da      	uxtb	r2, r3
 80091f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091f6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80091fa:	68ba      	ldr	r2, [r7, #8]
 80091fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091fe:	699b      	ldr	r3, [r3, #24]
 8009200:	18d1      	adds	r1, r2, r3
 8009202:	68bb      	ldr	r3, [r7, #8]
 8009204:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009206:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009208:	f7ff ff5c 	bl	80090c4 <prvInsertTimerInActiveList>
 800920c:	4603      	mov	r3, r0
 800920e:	2b00      	cmp	r3, #0
 8009210:	d06c      	beq.n	80092ec <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009212:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009214:	6a1b      	ldr	r3, [r3, #32]
 8009216:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009218:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800921a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800921c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009220:	f003 0304 	and.w	r3, r3, #4
 8009224:	2b00      	cmp	r3, #0
 8009226:	d061      	beq.n	80092ec <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009228:	68ba      	ldr	r2, [r7, #8]
 800922a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800922c:	699b      	ldr	r3, [r3, #24]
 800922e:	441a      	add	r2, r3
 8009230:	2300      	movs	r3, #0
 8009232:	9300      	str	r3, [sp, #0]
 8009234:	2300      	movs	r3, #0
 8009236:	2100      	movs	r1, #0
 8009238:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800923a:	f7ff fe01 	bl	8008e40 <xTimerGenericCommand>
 800923e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009240:	6a3b      	ldr	r3, [r7, #32]
 8009242:	2b00      	cmp	r3, #0
 8009244:	d152      	bne.n	80092ec <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8009246:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800924a:	f383 8811 	msr	BASEPRI, r3
 800924e:	f3bf 8f6f 	isb	sy
 8009252:	f3bf 8f4f 	dsb	sy
 8009256:	61bb      	str	r3, [r7, #24]
}
 8009258:	bf00      	nop
 800925a:	bf00      	nop
 800925c:	e7fd      	b.n	800925a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800925e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009260:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009264:	f023 0301 	bic.w	r3, r3, #1
 8009268:	b2da      	uxtb	r2, r3
 800926a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800926c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009270:	e03d      	b.n	80092ee <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009272:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009274:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009278:	f043 0301 	orr.w	r3, r3, #1
 800927c:	b2da      	uxtb	r2, r3
 800927e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009280:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009284:	68ba      	ldr	r2, [r7, #8]
 8009286:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009288:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800928a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800928c:	699b      	ldr	r3, [r3, #24]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d10b      	bne.n	80092aa <prvProcessReceivedCommands+0x162>
	__asm volatile
 8009292:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009296:	f383 8811 	msr	BASEPRI, r3
 800929a:	f3bf 8f6f 	isb	sy
 800929e:	f3bf 8f4f 	dsb	sy
 80092a2:	617b      	str	r3, [r7, #20]
}
 80092a4:	bf00      	nop
 80092a6:	bf00      	nop
 80092a8:	e7fd      	b.n	80092a6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80092aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092ac:	699a      	ldr	r2, [r3, #24]
 80092ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092b0:	18d1      	adds	r1, r2, r3
 80092b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80092b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80092b8:	f7ff ff04 	bl	80090c4 <prvInsertTimerInActiveList>
					break;
 80092bc:	e017      	b.n	80092ee <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80092be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092c0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80092c4:	f003 0302 	and.w	r3, r3, #2
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d103      	bne.n	80092d4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80092cc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80092ce:	f000 fc0b 	bl	8009ae8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80092d2:	e00c      	b.n	80092ee <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80092d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092d6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80092da:	f023 0301 	bic.w	r3, r3, #1
 80092de:	b2da      	uxtb	r2, r3
 80092e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092e2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80092e6:	e002      	b.n	80092ee <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80092e8:	bf00      	nop
 80092ea:	e000      	b.n	80092ee <prvProcessReceivedCommands+0x1a6>
					break;
 80092ec:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80092ee:	4b08      	ldr	r3, [pc, #32]	@ (8009310 <prvProcessReceivedCommands+0x1c8>)
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	1d39      	adds	r1, r7, #4
 80092f4:	2200      	movs	r2, #0
 80092f6:	4618      	mov	r0, r3
 80092f8:	f7fe f81c 	bl	8007334 <xQueueReceive>
 80092fc:	4603      	mov	r3, r0
 80092fe:	2b00      	cmp	r3, #0
 8009300:	f47f af26 	bne.w	8009150 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009304:	bf00      	nop
 8009306:	bf00      	nop
 8009308:	3730      	adds	r7, #48	@ 0x30
 800930a:	46bd      	mov	sp, r7
 800930c:	bd80      	pop	{r7, pc}
 800930e:	bf00      	nop
 8009310:	20001840 	.word	0x20001840

08009314 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009314:	b580      	push	{r7, lr}
 8009316:	b088      	sub	sp, #32
 8009318:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800931a:	e049      	b.n	80093b0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800931c:	4b2e      	ldr	r3, [pc, #184]	@ (80093d8 <prvSwitchTimerLists+0xc4>)
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	68db      	ldr	r3, [r3, #12]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009326:	4b2c      	ldr	r3, [pc, #176]	@ (80093d8 <prvSwitchTimerLists+0xc4>)
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	68db      	ldr	r3, [r3, #12]
 800932c:	68db      	ldr	r3, [r3, #12]
 800932e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	3304      	adds	r3, #4
 8009334:	4618      	mov	r0, r3
 8009336:	f7fd fbef 	bl	8006b18 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	6a1b      	ldr	r3, [r3, #32]
 800933e:	68f8      	ldr	r0, [r7, #12]
 8009340:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009348:	f003 0304 	and.w	r3, r3, #4
 800934c:	2b00      	cmp	r3, #0
 800934e:	d02f      	beq.n	80093b0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	699b      	ldr	r3, [r3, #24]
 8009354:	693a      	ldr	r2, [r7, #16]
 8009356:	4413      	add	r3, r2
 8009358:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800935a:	68ba      	ldr	r2, [r7, #8]
 800935c:	693b      	ldr	r3, [r7, #16]
 800935e:	429a      	cmp	r2, r3
 8009360:	d90e      	bls.n	8009380 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	68ba      	ldr	r2, [r7, #8]
 8009366:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	68fa      	ldr	r2, [r7, #12]
 800936c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800936e:	4b1a      	ldr	r3, [pc, #104]	@ (80093d8 <prvSwitchTimerLists+0xc4>)
 8009370:	681a      	ldr	r2, [r3, #0]
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	3304      	adds	r3, #4
 8009376:	4619      	mov	r1, r3
 8009378:	4610      	mov	r0, r2
 800937a:	f7fd fb94 	bl	8006aa6 <vListInsert>
 800937e:	e017      	b.n	80093b0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009380:	2300      	movs	r3, #0
 8009382:	9300      	str	r3, [sp, #0]
 8009384:	2300      	movs	r3, #0
 8009386:	693a      	ldr	r2, [r7, #16]
 8009388:	2100      	movs	r1, #0
 800938a:	68f8      	ldr	r0, [r7, #12]
 800938c:	f7ff fd58 	bl	8008e40 <xTimerGenericCommand>
 8009390:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	2b00      	cmp	r3, #0
 8009396:	d10b      	bne.n	80093b0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009398:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800939c:	f383 8811 	msr	BASEPRI, r3
 80093a0:	f3bf 8f6f 	isb	sy
 80093a4:	f3bf 8f4f 	dsb	sy
 80093a8:	603b      	str	r3, [r7, #0]
}
 80093aa:	bf00      	nop
 80093ac:	bf00      	nop
 80093ae:	e7fd      	b.n	80093ac <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80093b0:	4b09      	ldr	r3, [pc, #36]	@ (80093d8 <prvSwitchTimerLists+0xc4>)
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d1b0      	bne.n	800931c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80093ba:	4b07      	ldr	r3, [pc, #28]	@ (80093d8 <prvSwitchTimerLists+0xc4>)
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80093c0:	4b06      	ldr	r3, [pc, #24]	@ (80093dc <prvSwitchTimerLists+0xc8>)
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	4a04      	ldr	r2, [pc, #16]	@ (80093d8 <prvSwitchTimerLists+0xc4>)
 80093c6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80093c8:	4a04      	ldr	r2, [pc, #16]	@ (80093dc <prvSwitchTimerLists+0xc8>)
 80093ca:	697b      	ldr	r3, [r7, #20]
 80093cc:	6013      	str	r3, [r2, #0]
}
 80093ce:	bf00      	nop
 80093d0:	3718      	adds	r7, #24
 80093d2:	46bd      	mov	sp, r7
 80093d4:	bd80      	pop	{r7, pc}
 80093d6:	bf00      	nop
 80093d8:	20001838 	.word	0x20001838
 80093dc:	2000183c 	.word	0x2000183c

080093e0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80093e0:	b580      	push	{r7, lr}
 80093e2:	b082      	sub	sp, #8
 80093e4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80093e6:	f000 f98f 	bl	8009708 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80093ea:	4b15      	ldr	r3, [pc, #84]	@ (8009440 <prvCheckForValidListAndQueue+0x60>)
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d120      	bne.n	8009434 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80093f2:	4814      	ldr	r0, [pc, #80]	@ (8009444 <prvCheckForValidListAndQueue+0x64>)
 80093f4:	f7fd fb06 	bl	8006a04 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80093f8:	4813      	ldr	r0, [pc, #76]	@ (8009448 <prvCheckForValidListAndQueue+0x68>)
 80093fa:	f7fd fb03 	bl	8006a04 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80093fe:	4b13      	ldr	r3, [pc, #76]	@ (800944c <prvCheckForValidListAndQueue+0x6c>)
 8009400:	4a10      	ldr	r2, [pc, #64]	@ (8009444 <prvCheckForValidListAndQueue+0x64>)
 8009402:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009404:	4b12      	ldr	r3, [pc, #72]	@ (8009450 <prvCheckForValidListAndQueue+0x70>)
 8009406:	4a10      	ldr	r2, [pc, #64]	@ (8009448 <prvCheckForValidListAndQueue+0x68>)
 8009408:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800940a:	2300      	movs	r3, #0
 800940c:	9300      	str	r3, [sp, #0]
 800940e:	4b11      	ldr	r3, [pc, #68]	@ (8009454 <prvCheckForValidListAndQueue+0x74>)
 8009410:	4a11      	ldr	r2, [pc, #68]	@ (8009458 <prvCheckForValidListAndQueue+0x78>)
 8009412:	2110      	movs	r1, #16
 8009414:	200a      	movs	r0, #10
 8009416:	f7fd fc13 	bl	8006c40 <xQueueGenericCreateStatic>
 800941a:	4603      	mov	r3, r0
 800941c:	4a08      	ldr	r2, [pc, #32]	@ (8009440 <prvCheckForValidListAndQueue+0x60>)
 800941e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009420:	4b07      	ldr	r3, [pc, #28]	@ (8009440 <prvCheckForValidListAndQueue+0x60>)
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	2b00      	cmp	r3, #0
 8009426:	d005      	beq.n	8009434 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009428:	4b05      	ldr	r3, [pc, #20]	@ (8009440 <prvCheckForValidListAndQueue+0x60>)
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	490b      	ldr	r1, [pc, #44]	@ (800945c <prvCheckForValidListAndQueue+0x7c>)
 800942e:	4618      	mov	r0, r3
 8009430:	f7fe fb40 	bl	8007ab4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009434:	f000 f99a 	bl	800976c <vPortExitCritical>
}
 8009438:	bf00      	nop
 800943a:	46bd      	mov	sp, r7
 800943c:	bd80      	pop	{r7, pc}
 800943e:	bf00      	nop
 8009440:	20001840 	.word	0x20001840
 8009444:	20001810 	.word	0x20001810
 8009448:	20001824 	.word	0x20001824
 800944c:	20001838 	.word	0x20001838
 8009450:	2000183c 	.word	0x2000183c
 8009454:	200018ec 	.word	0x200018ec
 8009458:	2000184c 	.word	0x2000184c
 800945c:	0800af40 	.word	0x0800af40

08009460 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8009460:	b580      	push	{r7, lr}
 8009462:	b08a      	sub	sp, #40	@ 0x28
 8009464:	af00      	add	r7, sp, #0
 8009466:	60f8      	str	r0, [r7, #12]
 8009468:	60b9      	str	r1, [r7, #8]
 800946a:	607a      	str	r2, [r7, #4]
 800946c:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 800946e:	f06f 0301 	mvn.w	r3, #1
 8009472:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8009478:	68bb      	ldr	r3, [r7, #8]
 800947a:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009480:	4b06      	ldr	r3, [pc, #24]	@ (800949c <xTimerPendFunctionCallFromISR+0x3c>)
 8009482:	6818      	ldr	r0, [r3, #0]
 8009484:	f107 0114 	add.w	r1, r7, #20
 8009488:	2300      	movs	r3, #0
 800948a:	683a      	ldr	r2, [r7, #0]
 800948c:	f7fd fe24 	bl	80070d8 <xQueueGenericSendFromISR>
 8009490:	6278      	str	r0, [r7, #36]	@ 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 8009492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8009494:	4618      	mov	r0, r3
 8009496:	3728      	adds	r7, #40	@ 0x28
 8009498:	46bd      	mov	sp, r7
 800949a:	bd80      	pop	{r7, pc}
 800949c:	20001840 	.word	0x20001840

080094a0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80094a0:	b480      	push	{r7}
 80094a2:	b085      	sub	sp, #20
 80094a4:	af00      	add	r7, sp, #0
 80094a6:	60f8      	str	r0, [r7, #12]
 80094a8:	60b9      	str	r1, [r7, #8]
 80094aa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	3b04      	subs	r3, #4
 80094b0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80094b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	3b04      	subs	r3, #4
 80094be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80094c0:	68bb      	ldr	r3, [r7, #8]
 80094c2:	f023 0201 	bic.w	r2, r3, #1
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	3b04      	subs	r3, #4
 80094ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80094d0:	4a0c      	ldr	r2, [pc, #48]	@ (8009504 <pxPortInitialiseStack+0x64>)
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	3b14      	subs	r3, #20
 80094da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80094dc:	687a      	ldr	r2, [r7, #4]
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	3b04      	subs	r3, #4
 80094e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	f06f 0202 	mvn.w	r2, #2
 80094ee:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	3b20      	subs	r3, #32
 80094f4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80094f6:	68fb      	ldr	r3, [r7, #12]
}
 80094f8:	4618      	mov	r0, r3
 80094fa:	3714      	adds	r7, #20
 80094fc:	46bd      	mov	sp, r7
 80094fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009502:	4770      	bx	lr
 8009504:	08009509 	.word	0x08009509

08009508 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009508:	b480      	push	{r7}
 800950a:	b085      	sub	sp, #20
 800950c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800950e:	2300      	movs	r3, #0
 8009510:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009512:	4b13      	ldr	r3, [pc, #76]	@ (8009560 <prvTaskExitError+0x58>)
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800951a:	d00b      	beq.n	8009534 <prvTaskExitError+0x2c>
	__asm volatile
 800951c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009520:	f383 8811 	msr	BASEPRI, r3
 8009524:	f3bf 8f6f 	isb	sy
 8009528:	f3bf 8f4f 	dsb	sy
 800952c:	60fb      	str	r3, [r7, #12]
}
 800952e:	bf00      	nop
 8009530:	bf00      	nop
 8009532:	e7fd      	b.n	8009530 <prvTaskExitError+0x28>
	__asm volatile
 8009534:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009538:	f383 8811 	msr	BASEPRI, r3
 800953c:	f3bf 8f6f 	isb	sy
 8009540:	f3bf 8f4f 	dsb	sy
 8009544:	60bb      	str	r3, [r7, #8]
}
 8009546:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009548:	bf00      	nop
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	2b00      	cmp	r3, #0
 800954e:	d0fc      	beq.n	800954a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009550:	bf00      	nop
 8009552:	bf00      	nop
 8009554:	3714      	adds	r7, #20
 8009556:	46bd      	mov	sp, r7
 8009558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800955c:	4770      	bx	lr
 800955e:	bf00      	nop
 8009560:	2000000c 	.word	0x2000000c
	...

08009570 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009570:	4b07      	ldr	r3, [pc, #28]	@ (8009590 <pxCurrentTCBConst2>)
 8009572:	6819      	ldr	r1, [r3, #0]
 8009574:	6808      	ldr	r0, [r1, #0]
 8009576:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800957a:	f380 8809 	msr	PSP, r0
 800957e:	f3bf 8f6f 	isb	sy
 8009582:	f04f 0000 	mov.w	r0, #0
 8009586:	f380 8811 	msr	BASEPRI, r0
 800958a:	4770      	bx	lr
 800958c:	f3af 8000 	nop.w

08009590 <pxCurrentTCBConst2>:
 8009590:	20001310 	.word	0x20001310
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009594:	bf00      	nop
 8009596:	bf00      	nop

08009598 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009598:	4808      	ldr	r0, [pc, #32]	@ (80095bc <prvPortStartFirstTask+0x24>)
 800959a:	6800      	ldr	r0, [r0, #0]
 800959c:	6800      	ldr	r0, [r0, #0]
 800959e:	f380 8808 	msr	MSP, r0
 80095a2:	f04f 0000 	mov.w	r0, #0
 80095a6:	f380 8814 	msr	CONTROL, r0
 80095aa:	b662      	cpsie	i
 80095ac:	b661      	cpsie	f
 80095ae:	f3bf 8f4f 	dsb	sy
 80095b2:	f3bf 8f6f 	isb	sy
 80095b6:	df00      	svc	0
 80095b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80095ba:	bf00      	nop
 80095bc:	e000ed08 	.word	0xe000ed08

080095c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80095c0:	b580      	push	{r7, lr}
 80095c2:	b086      	sub	sp, #24
 80095c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80095c6:	4b47      	ldr	r3, [pc, #284]	@ (80096e4 <xPortStartScheduler+0x124>)
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	4a47      	ldr	r2, [pc, #284]	@ (80096e8 <xPortStartScheduler+0x128>)
 80095cc:	4293      	cmp	r3, r2
 80095ce:	d10b      	bne.n	80095e8 <xPortStartScheduler+0x28>
	__asm volatile
 80095d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095d4:	f383 8811 	msr	BASEPRI, r3
 80095d8:	f3bf 8f6f 	isb	sy
 80095dc:	f3bf 8f4f 	dsb	sy
 80095e0:	60fb      	str	r3, [r7, #12]
}
 80095e2:	bf00      	nop
 80095e4:	bf00      	nop
 80095e6:	e7fd      	b.n	80095e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80095e8:	4b3e      	ldr	r3, [pc, #248]	@ (80096e4 <xPortStartScheduler+0x124>)
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	4a3f      	ldr	r2, [pc, #252]	@ (80096ec <xPortStartScheduler+0x12c>)
 80095ee:	4293      	cmp	r3, r2
 80095f0:	d10b      	bne.n	800960a <xPortStartScheduler+0x4a>
	__asm volatile
 80095f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095f6:	f383 8811 	msr	BASEPRI, r3
 80095fa:	f3bf 8f6f 	isb	sy
 80095fe:	f3bf 8f4f 	dsb	sy
 8009602:	613b      	str	r3, [r7, #16]
}
 8009604:	bf00      	nop
 8009606:	bf00      	nop
 8009608:	e7fd      	b.n	8009606 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800960a:	4b39      	ldr	r3, [pc, #228]	@ (80096f0 <xPortStartScheduler+0x130>)
 800960c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800960e:	697b      	ldr	r3, [r7, #20]
 8009610:	781b      	ldrb	r3, [r3, #0]
 8009612:	b2db      	uxtb	r3, r3
 8009614:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009616:	697b      	ldr	r3, [r7, #20]
 8009618:	22ff      	movs	r2, #255	@ 0xff
 800961a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800961c:	697b      	ldr	r3, [r7, #20]
 800961e:	781b      	ldrb	r3, [r3, #0]
 8009620:	b2db      	uxtb	r3, r3
 8009622:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009624:	78fb      	ldrb	r3, [r7, #3]
 8009626:	b2db      	uxtb	r3, r3
 8009628:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800962c:	b2da      	uxtb	r2, r3
 800962e:	4b31      	ldr	r3, [pc, #196]	@ (80096f4 <xPortStartScheduler+0x134>)
 8009630:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009632:	4b31      	ldr	r3, [pc, #196]	@ (80096f8 <xPortStartScheduler+0x138>)
 8009634:	2207      	movs	r2, #7
 8009636:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009638:	e009      	b.n	800964e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800963a:	4b2f      	ldr	r3, [pc, #188]	@ (80096f8 <xPortStartScheduler+0x138>)
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	3b01      	subs	r3, #1
 8009640:	4a2d      	ldr	r2, [pc, #180]	@ (80096f8 <xPortStartScheduler+0x138>)
 8009642:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009644:	78fb      	ldrb	r3, [r7, #3]
 8009646:	b2db      	uxtb	r3, r3
 8009648:	005b      	lsls	r3, r3, #1
 800964a:	b2db      	uxtb	r3, r3
 800964c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800964e:	78fb      	ldrb	r3, [r7, #3]
 8009650:	b2db      	uxtb	r3, r3
 8009652:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009656:	2b80      	cmp	r3, #128	@ 0x80
 8009658:	d0ef      	beq.n	800963a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800965a:	4b27      	ldr	r3, [pc, #156]	@ (80096f8 <xPortStartScheduler+0x138>)
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	f1c3 0307 	rsb	r3, r3, #7
 8009662:	2b04      	cmp	r3, #4
 8009664:	d00b      	beq.n	800967e <xPortStartScheduler+0xbe>
	__asm volatile
 8009666:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800966a:	f383 8811 	msr	BASEPRI, r3
 800966e:	f3bf 8f6f 	isb	sy
 8009672:	f3bf 8f4f 	dsb	sy
 8009676:	60bb      	str	r3, [r7, #8]
}
 8009678:	bf00      	nop
 800967a:	bf00      	nop
 800967c:	e7fd      	b.n	800967a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800967e:	4b1e      	ldr	r3, [pc, #120]	@ (80096f8 <xPortStartScheduler+0x138>)
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	021b      	lsls	r3, r3, #8
 8009684:	4a1c      	ldr	r2, [pc, #112]	@ (80096f8 <xPortStartScheduler+0x138>)
 8009686:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009688:	4b1b      	ldr	r3, [pc, #108]	@ (80096f8 <xPortStartScheduler+0x138>)
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009690:	4a19      	ldr	r2, [pc, #100]	@ (80096f8 <xPortStartScheduler+0x138>)
 8009692:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	b2da      	uxtb	r2, r3
 8009698:	697b      	ldr	r3, [r7, #20]
 800969a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800969c:	4b17      	ldr	r3, [pc, #92]	@ (80096fc <xPortStartScheduler+0x13c>)
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	4a16      	ldr	r2, [pc, #88]	@ (80096fc <xPortStartScheduler+0x13c>)
 80096a2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80096a6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80096a8:	4b14      	ldr	r3, [pc, #80]	@ (80096fc <xPortStartScheduler+0x13c>)
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	4a13      	ldr	r2, [pc, #76]	@ (80096fc <xPortStartScheduler+0x13c>)
 80096ae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80096b2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80096b4:	f000 f8da 	bl	800986c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80096b8:	4b11      	ldr	r3, [pc, #68]	@ (8009700 <xPortStartScheduler+0x140>)
 80096ba:	2200      	movs	r2, #0
 80096bc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80096be:	f000 f8f9 	bl	80098b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80096c2:	4b10      	ldr	r3, [pc, #64]	@ (8009704 <xPortStartScheduler+0x144>)
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	4a0f      	ldr	r2, [pc, #60]	@ (8009704 <xPortStartScheduler+0x144>)
 80096c8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80096cc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80096ce:	f7ff ff63 	bl	8009598 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80096d2:	f7fe fe51 	bl	8008378 <vTaskSwitchContext>
	prvTaskExitError();
 80096d6:	f7ff ff17 	bl	8009508 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80096da:	2300      	movs	r3, #0
}
 80096dc:	4618      	mov	r0, r3
 80096de:	3718      	adds	r7, #24
 80096e0:	46bd      	mov	sp, r7
 80096e2:	bd80      	pop	{r7, pc}
 80096e4:	e000ed00 	.word	0xe000ed00
 80096e8:	410fc271 	.word	0x410fc271
 80096ec:	410fc270 	.word	0x410fc270
 80096f0:	e000e400 	.word	0xe000e400
 80096f4:	2000193c 	.word	0x2000193c
 80096f8:	20001940 	.word	0x20001940
 80096fc:	e000ed20 	.word	0xe000ed20
 8009700:	2000000c 	.word	0x2000000c
 8009704:	e000ef34 	.word	0xe000ef34

08009708 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009708:	b480      	push	{r7}
 800970a:	b083      	sub	sp, #12
 800970c:	af00      	add	r7, sp, #0
	__asm volatile
 800970e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009712:	f383 8811 	msr	BASEPRI, r3
 8009716:	f3bf 8f6f 	isb	sy
 800971a:	f3bf 8f4f 	dsb	sy
 800971e:	607b      	str	r3, [r7, #4]
}
 8009720:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009722:	4b10      	ldr	r3, [pc, #64]	@ (8009764 <vPortEnterCritical+0x5c>)
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	3301      	adds	r3, #1
 8009728:	4a0e      	ldr	r2, [pc, #56]	@ (8009764 <vPortEnterCritical+0x5c>)
 800972a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800972c:	4b0d      	ldr	r3, [pc, #52]	@ (8009764 <vPortEnterCritical+0x5c>)
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	2b01      	cmp	r3, #1
 8009732:	d110      	bne.n	8009756 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009734:	4b0c      	ldr	r3, [pc, #48]	@ (8009768 <vPortEnterCritical+0x60>)
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	b2db      	uxtb	r3, r3
 800973a:	2b00      	cmp	r3, #0
 800973c:	d00b      	beq.n	8009756 <vPortEnterCritical+0x4e>
	__asm volatile
 800973e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009742:	f383 8811 	msr	BASEPRI, r3
 8009746:	f3bf 8f6f 	isb	sy
 800974a:	f3bf 8f4f 	dsb	sy
 800974e:	603b      	str	r3, [r7, #0]
}
 8009750:	bf00      	nop
 8009752:	bf00      	nop
 8009754:	e7fd      	b.n	8009752 <vPortEnterCritical+0x4a>
	}
}
 8009756:	bf00      	nop
 8009758:	370c      	adds	r7, #12
 800975a:	46bd      	mov	sp, r7
 800975c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009760:	4770      	bx	lr
 8009762:	bf00      	nop
 8009764:	2000000c 	.word	0x2000000c
 8009768:	e000ed04 	.word	0xe000ed04

0800976c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800976c:	b480      	push	{r7}
 800976e:	b083      	sub	sp, #12
 8009770:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009772:	4b12      	ldr	r3, [pc, #72]	@ (80097bc <vPortExitCritical+0x50>)
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	2b00      	cmp	r3, #0
 8009778:	d10b      	bne.n	8009792 <vPortExitCritical+0x26>
	__asm volatile
 800977a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800977e:	f383 8811 	msr	BASEPRI, r3
 8009782:	f3bf 8f6f 	isb	sy
 8009786:	f3bf 8f4f 	dsb	sy
 800978a:	607b      	str	r3, [r7, #4]
}
 800978c:	bf00      	nop
 800978e:	bf00      	nop
 8009790:	e7fd      	b.n	800978e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009792:	4b0a      	ldr	r3, [pc, #40]	@ (80097bc <vPortExitCritical+0x50>)
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	3b01      	subs	r3, #1
 8009798:	4a08      	ldr	r2, [pc, #32]	@ (80097bc <vPortExitCritical+0x50>)
 800979a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800979c:	4b07      	ldr	r3, [pc, #28]	@ (80097bc <vPortExitCritical+0x50>)
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d105      	bne.n	80097b0 <vPortExitCritical+0x44>
 80097a4:	2300      	movs	r3, #0
 80097a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80097a8:	683b      	ldr	r3, [r7, #0]
 80097aa:	f383 8811 	msr	BASEPRI, r3
}
 80097ae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80097b0:	bf00      	nop
 80097b2:	370c      	adds	r7, #12
 80097b4:	46bd      	mov	sp, r7
 80097b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ba:	4770      	bx	lr
 80097bc:	2000000c 	.word	0x2000000c

080097c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80097c0:	f3ef 8009 	mrs	r0, PSP
 80097c4:	f3bf 8f6f 	isb	sy
 80097c8:	4b15      	ldr	r3, [pc, #84]	@ (8009820 <pxCurrentTCBConst>)
 80097ca:	681a      	ldr	r2, [r3, #0]
 80097cc:	f01e 0f10 	tst.w	lr, #16
 80097d0:	bf08      	it	eq
 80097d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80097d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097da:	6010      	str	r0, [r2, #0]
 80097dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80097e0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80097e4:	f380 8811 	msr	BASEPRI, r0
 80097e8:	f3bf 8f4f 	dsb	sy
 80097ec:	f3bf 8f6f 	isb	sy
 80097f0:	f7fe fdc2 	bl	8008378 <vTaskSwitchContext>
 80097f4:	f04f 0000 	mov.w	r0, #0
 80097f8:	f380 8811 	msr	BASEPRI, r0
 80097fc:	bc09      	pop	{r0, r3}
 80097fe:	6819      	ldr	r1, [r3, #0]
 8009800:	6808      	ldr	r0, [r1, #0]
 8009802:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009806:	f01e 0f10 	tst.w	lr, #16
 800980a:	bf08      	it	eq
 800980c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009810:	f380 8809 	msr	PSP, r0
 8009814:	f3bf 8f6f 	isb	sy
 8009818:	4770      	bx	lr
 800981a:	bf00      	nop
 800981c:	f3af 8000 	nop.w

08009820 <pxCurrentTCBConst>:
 8009820:	20001310 	.word	0x20001310
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009824:	bf00      	nop
 8009826:	bf00      	nop

08009828 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009828:	b580      	push	{r7, lr}
 800982a:	b082      	sub	sp, #8
 800982c:	af00      	add	r7, sp, #0
	__asm volatile
 800982e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009832:	f383 8811 	msr	BASEPRI, r3
 8009836:	f3bf 8f6f 	isb	sy
 800983a:	f3bf 8f4f 	dsb	sy
 800983e:	607b      	str	r3, [r7, #4]
}
 8009840:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009842:	f7fe fcdf 	bl	8008204 <xTaskIncrementTick>
 8009846:	4603      	mov	r3, r0
 8009848:	2b00      	cmp	r3, #0
 800984a:	d003      	beq.n	8009854 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800984c:	4b06      	ldr	r3, [pc, #24]	@ (8009868 <xPortSysTickHandler+0x40>)
 800984e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009852:	601a      	str	r2, [r3, #0]
 8009854:	2300      	movs	r3, #0
 8009856:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009858:	683b      	ldr	r3, [r7, #0]
 800985a:	f383 8811 	msr	BASEPRI, r3
}
 800985e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009860:	bf00      	nop
 8009862:	3708      	adds	r7, #8
 8009864:	46bd      	mov	sp, r7
 8009866:	bd80      	pop	{r7, pc}
 8009868:	e000ed04 	.word	0xe000ed04

0800986c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800986c:	b480      	push	{r7}
 800986e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009870:	4b0b      	ldr	r3, [pc, #44]	@ (80098a0 <vPortSetupTimerInterrupt+0x34>)
 8009872:	2200      	movs	r2, #0
 8009874:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009876:	4b0b      	ldr	r3, [pc, #44]	@ (80098a4 <vPortSetupTimerInterrupt+0x38>)
 8009878:	2200      	movs	r2, #0
 800987a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800987c:	4b0a      	ldr	r3, [pc, #40]	@ (80098a8 <vPortSetupTimerInterrupt+0x3c>)
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	4a0a      	ldr	r2, [pc, #40]	@ (80098ac <vPortSetupTimerInterrupt+0x40>)
 8009882:	fba2 2303 	umull	r2, r3, r2, r3
 8009886:	099b      	lsrs	r3, r3, #6
 8009888:	4a09      	ldr	r2, [pc, #36]	@ (80098b0 <vPortSetupTimerInterrupt+0x44>)
 800988a:	3b01      	subs	r3, #1
 800988c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800988e:	4b04      	ldr	r3, [pc, #16]	@ (80098a0 <vPortSetupTimerInterrupt+0x34>)
 8009890:	2207      	movs	r2, #7
 8009892:	601a      	str	r2, [r3, #0]
}
 8009894:	bf00      	nop
 8009896:	46bd      	mov	sp, r7
 8009898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800989c:	4770      	bx	lr
 800989e:	bf00      	nop
 80098a0:	e000e010 	.word	0xe000e010
 80098a4:	e000e018 	.word	0xe000e018
 80098a8:	20000000 	.word	0x20000000
 80098ac:	10624dd3 	.word	0x10624dd3
 80098b0:	e000e014 	.word	0xe000e014

080098b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80098b4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80098c4 <vPortEnableVFP+0x10>
 80098b8:	6801      	ldr	r1, [r0, #0]
 80098ba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80098be:	6001      	str	r1, [r0, #0]
 80098c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80098c2:	bf00      	nop
 80098c4:	e000ed88 	.word	0xe000ed88

080098c8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80098c8:	b480      	push	{r7}
 80098ca:	b085      	sub	sp, #20
 80098cc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80098ce:	f3ef 8305 	mrs	r3, IPSR
 80098d2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	2b0f      	cmp	r3, #15
 80098d8:	d915      	bls.n	8009906 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80098da:	4a18      	ldr	r2, [pc, #96]	@ (800993c <vPortValidateInterruptPriority+0x74>)
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	4413      	add	r3, r2
 80098e0:	781b      	ldrb	r3, [r3, #0]
 80098e2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80098e4:	4b16      	ldr	r3, [pc, #88]	@ (8009940 <vPortValidateInterruptPriority+0x78>)
 80098e6:	781b      	ldrb	r3, [r3, #0]
 80098e8:	7afa      	ldrb	r2, [r7, #11]
 80098ea:	429a      	cmp	r2, r3
 80098ec:	d20b      	bcs.n	8009906 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80098ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098f2:	f383 8811 	msr	BASEPRI, r3
 80098f6:	f3bf 8f6f 	isb	sy
 80098fa:	f3bf 8f4f 	dsb	sy
 80098fe:	607b      	str	r3, [r7, #4]
}
 8009900:	bf00      	nop
 8009902:	bf00      	nop
 8009904:	e7fd      	b.n	8009902 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009906:	4b0f      	ldr	r3, [pc, #60]	@ (8009944 <vPortValidateInterruptPriority+0x7c>)
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800990e:	4b0e      	ldr	r3, [pc, #56]	@ (8009948 <vPortValidateInterruptPriority+0x80>)
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	429a      	cmp	r2, r3
 8009914:	d90b      	bls.n	800992e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8009916:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800991a:	f383 8811 	msr	BASEPRI, r3
 800991e:	f3bf 8f6f 	isb	sy
 8009922:	f3bf 8f4f 	dsb	sy
 8009926:	603b      	str	r3, [r7, #0]
}
 8009928:	bf00      	nop
 800992a:	bf00      	nop
 800992c:	e7fd      	b.n	800992a <vPortValidateInterruptPriority+0x62>
	}
 800992e:	bf00      	nop
 8009930:	3714      	adds	r7, #20
 8009932:	46bd      	mov	sp, r7
 8009934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009938:	4770      	bx	lr
 800993a:	bf00      	nop
 800993c:	e000e3f0 	.word	0xe000e3f0
 8009940:	2000193c 	.word	0x2000193c
 8009944:	e000ed0c 	.word	0xe000ed0c
 8009948:	20001940 	.word	0x20001940

0800994c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800994c:	b580      	push	{r7, lr}
 800994e:	b08a      	sub	sp, #40	@ 0x28
 8009950:	af00      	add	r7, sp, #0
 8009952:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009954:	2300      	movs	r3, #0
 8009956:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009958:	f7fe fb98 	bl	800808c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800995c:	4b5c      	ldr	r3, [pc, #368]	@ (8009ad0 <pvPortMalloc+0x184>)
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	2b00      	cmp	r3, #0
 8009962:	d101      	bne.n	8009968 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009964:	f000 f924 	bl	8009bb0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009968:	4b5a      	ldr	r3, [pc, #360]	@ (8009ad4 <pvPortMalloc+0x188>)
 800996a:	681a      	ldr	r2, [r3, #0]
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	4013      	ands	r3, r2
 8009970:	2b00      	cmp	r3, #0
 8009972:	f040 8095 	bne.w	8009aa0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	2b00      	cmp	r3, #0
 800997a:	d01e      	beq.n	80099ba <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800997c:	2208      	movs	r2, #8
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	4413      	add	r3, r2
 8009982:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	f003 0307 	and.w	r3, r3, #7
 800998a:	2b00      	cmp	r3, #0
 800998c:	d015      	beq.n	80099ba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	f023 0307 	bic.w	r3, r3, #7
 8009994:	3308      	adds	r3, #8
 8009996:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	f003 0307 	and.w	r3, r3, #7
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d00b      	beq.n	80099ba <pvPortMalloc+0x6e>
	__asm volatile
 80099a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099a6:	f383 8811 	msr	BASEPRI, r3
 80099aa:	f3bf 8f6f 	isb	sy
 80099ae:	f3bf 8f4f 	dsb	sy
 80099b2:	617b      	str	r3, [r7, #20]
}
 80099b4:	bf00      	nop
 80099b6:	bf00      	nop
 80099b8:	e7fd      	b.n	80099b6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d06f      	beq.n	8009aa0 <pvPortMalloc+0x154>
 80099c0:	4b45      	ldr	r3, [pc, #276]	@ (8009ad8 <pvPortMalloc+0x18c>)
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	687a      	ldr	r2, [r7, #4]
 80099c6:	429a      	cmp	r2, r3
 80099c8:	d86a      	bhi.n	8009aa0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80099ca:	4b44      	ldr	r3, [pc, #272]	@ (8009adc <pvPortMalloc+0x190>)
 80099cc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80099ce:	4b43      	ldr	r3, [pc, #268]	@ (8009adc <pvPortMalloc+0x190>)
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80099d4:	e004      	b.n	80099e0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80099d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099d8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80099da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80099e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099e2:	685b      	ldr	r3, [r3, #4]
 80099e4:	687a      	ldr	r2, [r7, #4]
 80099e6:	429a      	cmp	r2, r3
 80099e8:	d903      	bls.n	80099f2 <pvPortMalloc+0xa6>
 80099ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d1f1      	bne.n	80099d6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80099f2:	4b37      	ldr	r3, [pc, #220]	@ (8009ad0 <pvPortMalloc+0x184>)
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80099f8:	429a      	cmp	r2, r3
 80099fa:	d051      	beq.n	8009aa0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80099fc:	6a3b      	ldr	r3, [r7, #32]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	2208      	movs	r2, #8
 8009a02:	4413      	add	r3, r2
 8009a04:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a08:	681a      	ldr	r2, [r3, #0]
 8009a0a:	6a3b      	ldr	r3, [r7, #32]
 8009a0c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a10:	685a      	ldr	r2, [r3, #4]
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	1ad2      	subs	r2, r2, r3
 8009a16:	2308      	movs	r3, #8
 8009a18:	005b      	lsls	r3, r3, #1
 8009a1a:	429a      	cmp	r2, r3
 8009a1c:	d920      	bls.n	8009a60 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009a1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	4413      	add	r3, r2
 8009a24:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009a26:	69bb      	ldr	r3, [r7, #24]
 8009a28:	f003 0307 	and.w	r3, r3, #7
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d00b      	beq.n	8009a48 <pvPortMalloc+0xfc>
	__asm volatile
 8009a30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a34:	f383 8811 	msr	BASEPRI, r3
 8009a38:	f3bf 8f6f 	isb	sy
 8009a3c:	f3bf 8f4f 	dsb	sy
 8009a40:	613b      	str	r3, [r7, #16]
}
 8009a42:	bf00      	nop
 8009a44:	bf00      	nop
 8009a46:	e7fd      	b.n	8009a44 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a4a:	685a      	ldr	r2, [r3, #4]
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	1ad2      	subs	r2, r2, r3
 8009a50:	69bb      	ldr	r3, [r7, #24]
 8009a52:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a56:	687a      	ldr	r2, [r7, #4]
 8009a58:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009a5a:	69b8      	ldr	r0, [r7, #24]
 8009a5c:	f000 f90a 	bl	8009c74 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009a60:	4b1d      	ldr	r3, [pc, #116]	@ (8009ad8 <pvPortMalloc+0x18c>)
 8009a62:	681a      	ldr	r2, [r3, #0]
 8009a64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a66:	685b      	ldr	r3, [r3, #4]
 8009a68:	1ad3      	subs	r3, r2, r3
 8009a6a:	4a1b      	ldr	r2, [pc, #108]	@ (8009ad8 <pvPortMalloc+0x18c>)
 8009a6c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009a6e:	4b1a      	ldr	r3, [pc, #104]	@ (8009ad8 <pvPortMalloc+0x18c>)
 8009a70:	681a      	ldr	r2, [r3, #0]
 8009a72:	4b1b      	ldr	r3, [pc, #108]	@ (8009ae0 <pvPortMalloc+0x194>)
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	429a      	cmp	r2, r3
 8009a78:	d203      	bcs.n	8009a82 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009a7a:	4b17      	ldr	r3, [pc, #92]	@ (8009ad8 <pvPortMalloc+0x18c>)
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	4a18      	ldr	r2, [pc, #96]	@ (8009ae0 <pvPortMalloc+0x194>)
 8009a80:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a84:	685a      	ldr	r2, [r3, #4]
 8009a86:	4b13      	ldr	r3, [pc, #76]	@ (8009ad4 <pvPortMalloc+0x188>)
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	431a      	orrs	r2, r3
 8009a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a8e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009a90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a92:	2200      	movs	r2, #0
 8009a94:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009a96:	4b13      	ldr	r3, [pc, #76]	@ (8009ae4 <pvPortMalloc+0x198>)
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	3301      	adds	r3, #1
 8009a9c:	4a11      	ldr	r2, [pc, #68]	@ (8009ae4 <pvPortMalloc+0x198>)
 8009a9e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009aa0:	f7fe fb02 	bl	80080a8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009aa4:	69fb      	ldr	r3, [r7, #28]
 8009aa6:	f003 0307 	and.w	r3, r3, #7
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d00b      	beq.n	8009ac6 <pvPortMalloc+0x17a>
	__asm volatile
 8009aae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ab2:	f383 8811 	msr	BASEPRI, r3
 8009ab6:	f3bf 8f6f 	isb	sy
 8009aba:	f3bf 8f4f 	dsb	sy
 8009abe:	60fb      	str	r3, [r7, #12]
}
 8009ac0:	bf00      	nop
 8009ac2:	bf00      	nop
 8009ac4:	e7fd      	b.n	8009ac2 <pvPortMalloc+0x176>
	return pvReturn;
 8009ac6:	69fb      	ldr	r3, [r7, #28]
}
 8009ac8:	4618      	mov	r0, r3
 8009aca:	3728      	adds	r7, #40	@ 0x28
 8009acc:	46bd      	mov	sp, r7
 8009ace:	bd80      	pop	{r7, pc}
 8009ad0:	2000554c 	.word	0x2000554c
 8009ad4:	20005560 	.word	0x20005560
 8009ad8:	20005550 	.word	0x20005550
 8009adc:	20005544 	.word	0x20005544
 8009ae0:	20005554 	.word	0x20005554
 8009ae4:	20005558 	.word	0x20005558

08009ae8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009ae8:	b580      	push	{r7, lr}
 8009aea:	b086      	sub	sp, #24
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d04f      	beq.n	8009b9a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009afa:	2308      	movs	r3, #8
 8009afc:	425b      	negs	r3, r3
 8009afe:	697a      	ldr	r2, [r7, #20]
 8009b00:	4413      	add	r3, r2
 8009b02:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009b04:	697b      	ldr	r3, [r7, #20]
 8009b06:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009b08:	693b      	ldr	r3, [r7, #16]
 8009b0a:	685a      	ldr	r2, [r3, #4]
 8009b0c:	4b25      	ldr	r3, [pc, #148]	@ (8009ba4 <vPortFree+0xbc>)
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	4013      	ands	r3, r2
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d10b      	bne.n	8009b2e <vPortFree+0x46>
	__asm volatile
 8009b16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b1a:	f383 8811 	msr	BASEPRI, r3
 8009b1e:	f3bf 8f6f 	isb	sy
 8009b22:	f3bf 8f4f 	dsb	sy
 8009b26:	60fb      	str	r3, [r7, #12]
}
 8009b28:	bf00      	nop
 8009b2a:	bf00      	nop
 8009b2c:	e7fd      	b.n	8009b2a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009b2e:	693b      	ldr	r3, [r7, #16]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d00b      	beq.n	8009b4e <vPortFree+0x66>
	__asm volatile
 8009b36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b3a:	f383 8811 	msr	BASEPRI, r3
 8009b3e:	f3bf 8f6f 	isb	sy
 8009b42:	f3bf 8f4f 	dsb	sy
 8009b46:	60bb      	str	r3, [r7, #8]
}
 8009b48:	bf00      	nop
 8009b4a:	bf00      	nop
 8009b4c:	e7fd      	b.n	8009b4a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009b4e:	693b      	ldr	r3, [r7, #16]
 8009b50:	685a      	ldr	r2, [r3, #4]
 8009b52:	4b14      	ldr	r3, [pc, #80]	@ (8009ba4 <vPortFree+0xbc>)
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	4013      	ands	r3, r2
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d01e      	beq.n	8009b9a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009b5c:	693b      	ldr	r3, [r7, #16]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d11a      	bne.n	8009b9a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009b64:	693b      	ldr	r3, [r7, #16]
 8009b66:	685a      	ldr	r2, [r3, #4]
 8009b68:	4b0e      	ldr	r3, [pc, #56]	@ (8009ba4 <vPortFree+0xbc>)
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	43db      	mvns	r3, r3
 8009b6e:	401a      	ands	r2, r3
 8009b70:	693b      	ldr	r3, [r7, #16]
 8009b72:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009b74:	f7fe fa8a 	bl	800808c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009b78:	693b      	ldr	r3, [r7, #16]
 8009b7a:	685a      	ldr	r2, [r3, #4]
 8009b7c:	4b0a      	ldr	r3, [pc, #40]	@ (8009ba8 <vPortFree+0xc0>)
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	4413      	add	r3, r2
 8009b82:	4a09      	ldr	r2, [pc, #36]	@ (8009ba8 <vPortFree+0xc0>)
 8009b84:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009b86:	6938      	ldr	r0, [r7, #16]
 8009b88:	f000 f874 	bl	8009c74 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009b8c:	4b07      	ldr	r3, [pc, #28]	@ (8009bac <vPortFree+0xc4>)
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	3301      	adds	r3, #1
 8009b92:	4a06      	ldr	r2, [pc, #24]	@ (8009bac <vPortFree+0xc4>)
 8009b94:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009b96:	f7fe fa87 	bl	80080a8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009b9a:	bf00      	nop
 8009b9c:	3718      	adds	r7, #24
 8009b9e:	46bd      	mov	sp, r7
 8009ba0:	bd80      	pop	{r7, pc}
 8009ba2:	bf00      	nop
 8009ba4:	20005560 	.word	0x20005560
 8009ba8:	20005550 	.word	0x20005550
 8009bac:	2000555c 	.word	0x2000555c

08009bb0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009bb0:	b480      	push	{r7}
 8009bb2:	b085      	sub	sp, #20
 8009bb4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009bb6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8009bba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009bbc:	4b27      	ldr	r3, [pc, #156]	@ (8009c5c <prvHeapInit+0xac>)
 8009bbe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	f003 0307 	and.w	r3, r3, #7
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d00c      	beq.n	8009be4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	3307      	adds	r3, #7
 8009bce:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	f023 0307 	bic.w	r3, r3, #7
 8009bd6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009bd8:	68ba      	ldr	r2, [r7, #8]
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	1ad3      	subs	r3, r2, r3
 8009bde:	4a1f      	ldr	r2, [pc, #124]	@ (8009c5c <prvHeapInit+0xac>)
 8009be0:	4413      	add	r3, r2
 8009be2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009be8:	4a1d      	ldr	r2, [pc, #116]	@ (8009c60 <prvHeapInit+0xb0>)
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009bee:	4b1c      	ldr	r3, [pc, #112]	@ (8009c60 <prvHeapInit+0xb0>)
 8009bf0:	2200      	movs	r2, #0
 8009bf2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	68ba      	ldr	r2, [r7, #8]
 8009bf8:	4413      	add	r3, r2
 8009bfa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009bfc:	2208      	movs	r2, #8
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	1a9b      	subs	r3, r3, r2
 8009c02:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	f023 0307 	bic.w	r3, r3, #7
 8009c0a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	4a15      	ldr	r2, [pc, #84]	@ (8009c64 <prvHeapInit+0xb4>)
 8009c10:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009c12:	4b14      	ldr	r3, [pc, #80]	@ (8009c64 <prvHeapInit+0xb4>)
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	2200      	movs	r2, #0
 8009c18:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009c1a:	4b12      	ldr	r3, [pc, #72]	@ (8009c64 <prvHeapInit+0xb4>)
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	2200      	movs	r2, #0
 8009c20:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009c26:	683b      	ldr	r3, [r7, #0]
 8009c28:	68fa      	ldr	r2, [r7, #12]
 8009c2a:	1ad2      	subs	r2, r2, r3
 8009c2c:	683b      	ldr	r3, [r7, #0]
 8009c2e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009c30:	4b0c      	ldr	r3, [pc, #48]	@ (8009c64 <prvHeapInit+0xb4>)
 8009c32:	681a      	ldr	r2, [r3, #0]
 8009c34:	683b      	ldr	r3, [r7, #0]
 8009c36:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009c38:	683b      	ldr	r3, [r7, #0]
 8009c3a:	685b      	ldr	r3, [r3, #4]
 8009c3c:	4a0a      	ldr	r2, [pc, #40]	@ (8009c68 <prvHeapInit+0xb8>)
 8009c3e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009c40:	683b      	ldr	r3, [r7, #0]
 8009c42:	685b      	ldr	r3, [r3, #4]
 8009c44:	4a09      	ldr	r2, [pc, #36]	@ (8009c6c <prvHeapInit+0xbc>)
 8009c46:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009c48:	4b09      	ldr	r3, [pc, #36]	@ (8009c70 <prvHeapInit+0xc0>)
 8009c4a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009c4e:	601a      	str	r2, [r3, #0]
}
 8009c50:	bf00      	nop
 8009c52:	3714      	adds	r7, #20
 8009c54:	46bd      	mov	sp, r7
 8009c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c5a:	4770      	bx	lr
 8009c5c:	20001944 	.word	0x20001944
 8009c60:	20005544 	.word	0x20005544
 8009c64:	2000554c 	.word	0x2000554c
 8009c68:	20005554 	.word	0x20005554
 8009c6c:	20005550 	.word	0x20005550
 8009c70:	20005560 	.word	0x20005560

08009c74 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009c74:	b480      	push	{r7}
 8009c76:	b085      	sub	sp, #20
 8009c78:	af00      	add	r7, sp, #0
 8009c7a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009c7c:	4b28      	ldr	r3, [pc, #160]	@ (8009d20 <prvInsertBlockIntoFreeList+0xac>)
 8009c7e:	60fb      	str	r3, [r7, #12]
 8009c80:	e002      	b.n	8009c88 <prvInsertBlockIntoFreeList+0x14>
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	60fb      	str	r3, [r7, #12]
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	687a      	ldr	r2, [r7, #4]
 8009c8e:	429a      	cmp	r2, r3
 8009c90:	d8f7      	bhi.n	8009c82 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	685b      	ldr	r3, [r3, #4]
 8009c9a:	68ba      	ldr	r2, [r7, #8]
 8009c9c:	4413      	add	r3, r2
 8009c9e:	687a      	ldr	r2, [r7, #4]
 8009ca0:	429a      	cmp	r2, r3
 8009ca2:	d108      	bne.n	8009cb6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	685a      	ldr	r2, [r3, #4]
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	685b      	ldr	r3, [r3, #4]
 8009cac:	441a      	add	r2, r3
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	685b      	ldr	r3, [r3, #4]
 8009cbe:	68ba      	ldr	r2, [r7, #8]
 8009cc0:	441a      	add	r2, r3
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	429a      	cmp	r2, r3
 8009cc8:	d118      	bne.n	8009cfc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	681a      	ldr	r2, [r3, #0]
 8009cce:	4b15      	ldr	r3, [pc, #84]	@ (8009d24 <prvInsertBlockIntoFreeList+0xb0>)
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	429a      	cmp	r2, r3
 8009cd4:	d00d      	beq.n	8009cf2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	685a      	ldr	r2, [r3, #4]
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	685b      	ldr	r3, [r3, #4]
 8009ce0:	441a      	add	r2, r3
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	681a      	ldr	r2, [r3, #0]
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	601a      	str	r2, [r3, #0]
 8009cf0:	e008      	b.n	8009d04 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009cf2:	4b0c      	ldr	r3, [pc, #48]	@ (8009d24 <prvInsertBlockIntoFreeList+0xb0>)
 8009cf4:	681a      	ldr	r2, [r3, #0]
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	601a      	str	r2, [r3, #0]
 8009cfa:	e003      	b.n	8009d04 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	681a      	ldr	r2, [r3, #0]
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009d04:	68fa      	ldr	r2, [r7, #12]
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	429a      	cmp	r2, r3
 8009d0a:	d002      	beq.n	8009d12 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	687a      	ldr	r2, [r7, #4]
 8009d10:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009d12:	bf00      	nop
 8009d14:	3714      	adds	r7, #20
 8009d16:	46bd      	mov	sp, r7
 8009d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1c:	4770      	bx	lr
 8009d1e:	bf00      	nop
 8009d20:	20005544 	.word	0x20005544
 8009d24:	2000554c 	.word	0x2000554c

08009d28 <std>:
 8009d28:	2300      	movs	r3, #0
 8009d2a:	b510      	push	{r4, lr}
 8009d2c:	4604      	mov	r4, r0
 8009d2e:	e9c0 3300 	strd	r3, r3, [r0]
 8009d32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009d36:	6083      	str	r3, [r0, #8]
 8009d38:	8181      	strh	r1, [r0, #12]
 8009d3a:	6643      	str	r3, [r0, #100]	@ 0x64
 8009d3c:	81c2      	strh	r2, [r0, #14]
 8009d3e:	6183      	str	r3, [r0, #24]
 8009d40:	4619      	mov	r1, r3
 8009d42:	2208      	movs	r2, #8
 8009d44:	305c      	adds	r0, #92	@ 0x5c
 8009d46:	f000 fa1d 	bl	800a184 <memset>
 8009d4a:	4b0d      	ldr	r3, [pc, #52]	@ (8009d80 <std+0x58>)
 8009d4c:	6263      	str	r3, [r4, #36]	@ 0x24
 8009d4e:	4b0d      	ldr	r3, [pc, #52]	@ (8009d84 <std+0x5c>)
 8009d50:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009d52:	4b0d      	ldr	r3, [pc, #52]	@ (8009d88 <std+0x60>)
 8009d54:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009d56:	4b0d      	ldr	r3, [pc, #52]	@ (8009d8c <std+0x64>)
 8009d58:	6323      	str	r3, [r4, #48]	@ 0x30
 8009d5a:	4b0d      	ldr	r3, [pc, #52]	@ (8009d90 <std+0x68>)
 8009d5c:	6224      	str	r4, [r4, #32]
 8009d5e:	429c      	cmp	r4, r3
 8009d60:	d006      	beq.n	8009d70 <std+0x48>
 8009d62:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009d66:	4294      	cmp	r4, r2
 8009d68:	d002      	beq.n	8009d70 <std+0x48>
 8009d6a:	33d0      	adds	r3, #208	@ 0xd0
 8009d6c:	429c      	cmp	r4, r3
 8009d6e:	d105      	bne.n	8009d7c <std+0x54>
 8009d70:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009d74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d78:	f000 bada 	b.w	800a330 <__retarget_lock_init_recursive>
 8009d7c:	bd10      	pop	{r4, pc}
 8009d7e:	bf00      	nop
 8009d80:	08009fd5 	.word	0x08009fd5
 8009d84:	08009ff7 	.word	0x08009ff7
 8009d88:	0800a02f 	.word	0x0800a02f
 8009d8c:	0800a053 	.word	0x0800a053
 8009d90:	20005564 	.word	0x20005564

08009d94 <stdio_exit_handler>:
 8009d94:	4a02      	ldr	r2, [pc, #8]	@ (8009da0 <stdio_exit_handler+0xc>)
 8009d96:	4903      	ldr	r1, [pc, #12]	@ (8009da4 <stdio_exit_handler+0x10>)
 8009d98:	4803      	ldr	r0, [pc, #12]	@ (8009da8 <stdio_exit_handler+0x14>)
 8009d9a:	f000 b869 	b.w	8009e70 <_fwalk_sglue>
 8009d9e:	bf00      	nop
 8009da0:	20000010 	.word	0x20000010
 8009da4:	0800ac15 	.word	0x0800ac15
 8009da8:	20000020 	.word	0x20000020

08009dac <cleanup_stdio>:
 8009dac:	6841      	ldr	r1, [r0, #4]
 8009dae:	4b0c      	ldr	r3, [pc, #48]	@ (8009de0 <cleanup_stdio+0x34>)
 8009db0:	4299      	cmp	r1, r3
 8009db2:	b510      	push	{r4, lr}
 8009db4:	4604      	mov	r4, r0
 8009db6:	d001      	beq.n	8009dbc <cleanup_stdio+0x10>
 8009db8:	f000 ff2c 	bl	800ac14 <_fflush_r>
 8009dbc:	68a1      	ldr	r1, [r4, #8]
 8009dbe:	4b09      	ldr	r3, [pc, #36]	@ (8009de4 <cleanup_stdio+0x38>)
 8009dc0:	4299      	cmp	r1, r3
 8009dc2:	d002      	beq.n	8009dca <cleanup_stdio+0x1e>
 8009dc4:	4620      	mov	r0, r4
 8009dc6:	f000 ff25 	bl	800ac14 <_fflush_r>
 8009dca:	68e1      	ldr	r1, [r4, #12]
 8009dcc:	4b06      	ldr	r3, [pc, #24]	@ (8009de8 <cleanup_stdio+0x3c>)
 8009dce:	4299      	cmp	r1, r3
 8009dd0:	d004      	beq.n	8009ddc <cleanup_stdio+0x30>
 8009dd2:	4620      	mov	r0, r4
 8009dd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009dd8:	f000 bf1c 	b.w	800ac14 <_fflush_r>
 8009ddc:	bd10      	pop	{r4, pc}
 8009dde:	bf00      	nop
 8009de0:	20005564 	.word	0x20005564
 8009de4:	200055cc 	.word	0x200055cc
 8009de8:	20005634 	.word	0x20005634

08009dec <global_stdio_init.part.0>:
 8009dec:	b510      	push	{r4, lr}
 8009dee:	4b0b      	ldr	r3, [pc, #44]	@ (8009e1c <global_stdio_init.part.0+0x30>)
 8009df0:	4c0b      	ldr	r4, [pc, #44]	@ (8009e20 <global_stdio_init.part.0+0x34>)
 8009df2:	4a0c      	ldr	r2, [pc, #48]	@ (8009e24 <global_stdio_init.part.0+0x38>)
 8009df4:	601a      	str	r2, [r3, #0]
 8009df6:	4620      	mov	r0, r4
 8009df8:	2200      	movs	r2, #0
 8009dfa:	2104      	movs	r1, #4
 8009dfc:	f7ff ff94 	bl	8009d28 <std>
 8009e00:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009e04:	2201      	movs	r2, #1
 8009e06:	2109      	movs	r1, #9
 8009e08:	f7ff ff8e 	bl	8009d28 <std>
 8009e0c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009e10:	2202      	movs	r2, #2
 8009e12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009e16:	2112      	movs	r1, #18
 8009e18:	f7ff bf86 	b.w	8009d28 <std>
 8009e1c:	2000569c 	.word	0x2000569c
 8009e20:	20005564 	.word	0x20005564
 8009e24:	08009d95 	.word	0x08009d95

08009e28 <__sfp_lock_acquire>:
 8009e28:	4801      	ldr	r0, [pc, #4]	@ (8009e30 <__sfp_lock_acquire+0x8>)
 8009e2a:	f000 ba82 	b.w	800a332 <__retarget_lock_acquire_recursive>
 8009e2e:	bf00      	nop
 8009e30:	200056a5 	.word	0x200056a5

08009e34 <__sfp_lock_release>:
 8009e34:	4801      	ldr	r0, [pc, #4]	@ (8009e3c <__sfp_lock_release+0x8>)
 8009e36:	f000 ba7d 	b.w	800a334 <__retarget_lock_release_recursive>
 8009e3a:	bf00      	nop
 8009e3c:	200056a5 	.word	0x200056a5

08009e40 <__sinit>:
 8009e40:	b510      	push	{r4, lr}
 8009e42:	4604      	mov	r4, r0
 8009e44:	f7ff fff0 	bl	8009e28 <__sfp_lock_acquire>
 8009e48:	6a23      	ldr	r3, [r4, #32]
 8009e4a:	b11b      	cbz	r3, 8009e54 <__sinit+0x14>
 8009e4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009e50:	f7ff bff0 	b.w	8009e34 <__sfp_lock_release>
 8009e54:	4b04      	ldr	r3, [pc, #16]	@ (8009e68 <__sinit+0x28>)
 8009e56:	6223      	str	r3, [r4, #32]
 8009e58:	4b04      	ldr	r3, [pc, #16]	@ (8009e6c <__sinit+0x2c>)
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d1f5      	bne.n	8009e4c <__sinit+0xc>
 8009e60:	f7ff ffc4 	bl	8009dec <global_stdio_init.part.0>
 8009e64:	e7f2      	b.n	8009e4c <__sinit+0xc>
 8009e66:	bf00      	nop
 8009e68:	08009dad 	.word	0x08009dad
 8009e6c:	2000569c 	.word	0x2000569c

08009e70 <_fwalk_sglue>:
 8009e70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e74:	4607      	mov	r7, r0
 8009e76:	4688      	mov	r8, r1
 8009e78:	4614      	mov	r4, r2
 8009e7a:	2600      	movs	r6, #0
 8009e7c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009e80:	f1b9 0901 	subs.w	r9, r9, #1
 8009e84:	d505      	bpl.n	8009e92 <_fwalk_sglue+0x22>
 8009e86:	6824      	ldr	r4, [r4, #0]
 8009e88:	2c00      	cmp	r4, #0
 8009e8a:	d1f7      	bne.n	8009e7c <_fwalk_sglue+0xc>
 8009e8c:	4630      	mov	r0, r6
 8009e8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e92:	89ab      	ldrh	r3, [r5, #12]
 8009e94:	2b01      	cmp	r3, #1
 8009e96:	d907      	bls.n	8009ea8 <_fwalk_sglue+0x38>
 8009e98:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009e9c:	3301      	adds	r3, #1
 8009e9e:	d003      	beq.n	8009ea8 <_fwalk_sglue+0x38>
 8009ea0:	4629      	mov	r1, r5
 8009ea2:	4638      	mov	r0, r7
 8009ea4:	47c0      	blx	r8
 8009ea6:	4306      	orrs	r6, r0
 8009ea8:	3568      	adds	r5, #104	@ 0x68
 8009eaa:	e7e9      	b.n	8009e80 <_fwalk_sglue+0x10>

08009eac <_puts_r>:
 8009eac:	6a03      	ldr	r3, [r0, #32]
 8009eae:	b570      	push	{r4, r5, r6, lr}
 8009eb0:	6884      	ldr	r4, [r0, #8]
 8009eb2:	4605      	mov	r5, r0
 8009eb4:	460e      	mov	r6, r1
 8009eb6:	b90b      	cbnz	r3, 8009ebc <_puts_r+0x10>
 8009eb8:	f7ff ffc2 	bl	8009e40 <__sinit>
 8009ebc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009ebe:	07db      	lsls	r3, r3, #31
 8009ec0:	d405      	bmi.n	8009ece <_puts_r+0x22>
 8009ec2:	89a3      	ldrh	r3, [r4, #12]
 8009ec4:	0598      	lsls	r0, r3, #22
 8009ec6:	d402      	bmi.n	8009ece <_puts_r+0x22>
 8009ec8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009eca:	f000 fa32 	bl	800a332 <__retarget_lock_acquire_recursive>
 8009ece:	89a3      	ldrh	r3, [r4, #12]
 8009ed0:	0719      	lsls	r1, r3, #28
 8009ed2:	d502      	bpl.n	8009eda <_puts_r+0x2e>
 8009ed4:	6923      	ldr	r3, [r4, #16]
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d135      	bne.n	8009f46 <_puts_r+0x9a>
 8009eda:	4621      	mov	r1, r4
 8009edc:	4628      	mov	r0, r5
 8009ede:	f000 f8fb 	bl	800a0d8 <__swsetup_r>
 8009ee2:	b380      	cbz	r0, 8009f46 <_puts_r+0x9a>
 8009ee4:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8009ee8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009eea:	07da      	lsls	r2, r3, #31
 8009eec:	d405      	bmi.n	8009efa <_puts_r+0x4e>
 8009eee:	89a3      	ldrh	r3, [r4, #12]
 8009ef0:	059b      	lsls	r3, r3, #22
 8009ef2:	d402      	bmi.n	8009efa <_puts_r+0x4e>
 8009ef4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009ef6:	f000 fa1d 	bl	800a334 <__retarget_lock_release_recursive>
 8009efa:	4628      	mov	r0, r5
 8009efc:	bd70      	pop	{r4, r5, r6, pc}
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	da04      	bge.n	8009f0c <_puts_r+0x60>
 8009f02:	69a2      	ldr	r2, [r4, #24]
 8009f04:	429a      	cmp	r2, r3
 8009f06:	dc17      	bgt.n	8009f38 <_puts_r+0x8c>
 8009f08:	290a      	cmp	r1, #10
 8009f0a:	d015      	beq.n	8009f38 <_puts_r+0x8c>
 8009f0c:	6823      	ldr	r3, [r4, #0]
 8009f0e:	1c5a      	adds	r2, r3, #1
 8009f10:	6022      	str	r2, [r4, #0]
 8009f12:	7019      	strb	r1, [r3, #0]
 8009f14:	68a3      	ldr	r3, [r4, #8]
 8009f16:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009f1a:	3b01      	subs	r3, #1
 8009f1c:	60a3      	str	r3, [r4, #8]
 8009f1e:	2900      	cmp	r1, #0
 8009f20:	d1ed      	bne.n	8009efe <_puts_r+0x52>
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	da11      	bge.n	8009f4a <_puts_r+0x9e>
 8009f26:	4622      	mov	r2, r4
 8009f28:	210a      	movs	r1, #10
 8009f2a:	4628      	mov	r0, r5
 8009f2c:	f000 f895 	bl	800a05a <__swbuf_r>
 8009f30:	3001      	adds	r0, #1
 8009f32:	d0d7      	beq.n	8009ee4 <_puts_r+0x38>
 8009f34:	250a      	movs	r5, #10
 8009f36:	e7d7      	b.n	8009ee8 <_puts_r+0x3c>
 8009f38:	4622      	mov	r2, r4
 8009f3a:	4628      	mov	r0, r5
 8009f3c:	f000 f88d 	bl	800a05a <__swbuf_r>
 8009f40:	3001      	adds	r0, #1
 8009f42:	d1e7      	bne.n	8009f14 <_puts_r+0x68>
 8009f44:	e7ce      	b.n	8009ee4 <_puts_r+0x38>
 8009f46:	3e01      	subs	r6, #1
 8009f48:	e7e4      	b.n	8009f14 <_puts_r+0x68>
 8009f4a:	6823      	ldr	r3, [r4, #0]
 8009f4c:	1c5a      	adds	r2, r3, #1
 8009f4e:	6022      	str	r2, [r4, #0]
 8009f50:	220a      	movs	r2, #10
 8009f52:	701a      	strb	r2, [r3, #0]
 8009f54:	e7ee      	b.n	8009f34 <_puts_r+0x88>
	...

08009f58 <puts>:
 8009f58:	4b02      	ldr	r3, [pc, #8]	@ (8009f64 <puts+0xc>)
 8009f5a:	4601      	mov	r1, r0
 8009f5c:	6818      	ldr	r0, [r3, #0]
 8009f5e:	f7ff bfa5 	b.w	8009eac <_puts_r>
 8009f62:	bf00      	nop
 8009f64:	2000001c 	.word	0x2000001c

08009f68 <sniprintf>:
 8009f68:	b40c      	push	{r2, r3}
 8009f6a:	b530      	push	{r4, r5, lr}
 8009f6c:	4b18      	ldr	r3, [pc, #96]	@ (8009fd0 <sniprintf+0x68>)
 8009f6e:	1e0c      	subs	r4, r1, #0
 8009f70:	681d      	ldr	r5, [r3, #0]
 8009f72:	b09d      	sub	sp, #116	@ 0x74
 8009f74:	da08      	bge.n	8009f88 <sniprintf+0x20>
 8009f76:	238b      	movs	r3, #139	@ 0x8b
 8009f78:	602b      	str	r3, [r5, #0]
 8009f7a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009f7e:	b01d      	add	sp, #116	@ 0x74
 8009f80:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009f84:	b002      	add	sp, #8
 8009f86:	4770      	bx	lr
 8009f88:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009f8c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009f90:	f04f 0300 	mov.w	r3, #0
 8009f94:	931b      	str	r3, [sp, #108]	@ 0x6c
 8009f96:	bf14      	ite	ne
 8009f98:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8009f9c:	4623      	moveq	r3, r4
 8009f9e:	9304      	str	r3, [sp, #16]
 8009fa0:	9307      	str	r3, [sp, #28]
 8009fa2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009fa6:	9002      	str	r0, [sp, #8]
 8009fa8:	9006      	str	r0, [sp, #24]
 8009faa:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009fae:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009fb0:	ab21      	add	r3, sp, #132	@ 0x84
 8009fb2:	a902      	add	r1, sp, #8
 8009fb4:	4628      	mov	r0, r5
 8009fb6:	9301      	str	r3, [sp, #4]
 8009fb8:	f000 fb20 	bl	800a5fc <_svfiprintf_r>
 8009fbc:	1c43      	adds	r3, r0, #1
 8009fbe:	bfbc      	itt	lt
 8009fc0:	238b      	movlt	r3, #139	@ 0x8b
 8009fc2:	602b      	strlt	r3, [r5, #0]
 8009fc4:	2c00      	cmp	r4, #0
 8009fc6:	d0da      	beq.n	8009f7e <sniprintf+0x16>
 8009fc8:	9b02      	ldr	r3, [sp, #8]
 8009fca:	2200      	movs	r2, #0
 8009fcc:	701a      	strb	r2, [r3, #0]
 8009fce:	e7d6      	b.n	8009f7e <sniprintf+0x16>
 8009fd0:	2000001c 	.word	0x2000001c

08009fd4 <__sread>:
 8009fd4:	b510      	push	{r4, lr}
 8009fd6:	460c      	mov	r4, r1
 8009fd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009fdc:	f000 f95a 	bl	800a294 <_read_r>
 8009fe0:	2800      	cmp	r0, #0
 8009fe2:	bfab      	itete	ge
 8009fe4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009fe6:	89a3      	ldrhlt	r3, [r4, #12]
 8009fe8:	181b      	addge	r3, r3, r0
 8009fea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009fee:	bfac      	ite	ge
 8009ff0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009ff2:	81a3      	strhlt	r3, [r4, #12]
 8009ff4:	bd10      	pop	{r4, pc}

08009ff6 <__swrite>:
 8009ff6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ffa:	461f      	mov	r7, r3
 8009ffc:	898b      	ldrh	r3, [r1, #12]
 8009ffe:	05db      	lsls	r3, r3, #23
 800a000:	4605      	mov	r5, r0
 800a002:	460c      	mov	r4, r1
 800a004:	4616      	mov	r6, r2
 800a006:	d505      	bpl.n	800a014 <__swrite+0x1e>
 800a008:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a00c:	2302      	movs	r3, #2
 800a00e:	2200      	movs	r2, #0
 800a010:	f000 f92e 	bl	800a270 <_lseek_r>
 800a014:	89a3      	ldrh	r3, [r4, #12]
 800a016:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a01a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a01e:	81a3      	strh	r3, [r4, #12]
 800a020:	4632      	mov	r2, r6
 800a022:	463b      	mov	r3, r7
 800a024:	4628      	mov	r0, r5
 800a026:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a02a:	f000 b945 	b.w	800a2b8 <_write_r>

0800a02e <__sseek>:
 800a02e:	b510      	push	{r4, lr}
 800a030:	460c      	mov	r4, r1
 800a032:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a036:	f000 f91b 	bl	800a270 <_lseek_r>
 800a03a:	1c43      	adds	r3, r0, #1
 800a03c:	89a3      	ldrh	r3, [r4, #12]
 800a03e:	bf15      	itete	ne
 800a040:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a042:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a046:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a04a:	81a3      	strheq	r3, [r4, #12]
 800a04c:	bf18      	it	ne
 800a04e:	81a3      	strhne	r3, [r4, #12]
 800a050:	bd10      	pop	{r4, pc}

0800a052 <__sclose>:
 800a052:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a056:	f000 b89d 	b.w	800a194 <_close_r>

0800a05a <__swbuf_r>:
 800a05a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a05c:	460e      	mov	r6, r1
 800a05e:	4614      	mov	r4, r2
 800a060:	4605      	mov	r5, r0
 800a062:	b118      	cbz	r0, 800a06c <__swbuf_r+0x12>
 800a064:	6a03      	ldr	r3, [r0, #32]
 800a066:	b90b      	cbnz	r3, 800a06c <__swbuf_r+0x12>
 800a068:	f7ff feea 	bl	8009e40 <__sinit>
 800a06c:	69a3      	ldr	r3, [r4, #24]
 800a06e:	60a3      	str	r3, [r4, #8]
 800a070:	89a3      	ldrh	r3, [r4, #12]
 800a072:	071a      	lsls	r2, r3, #28
 800a074:	d501      	bpl.n	800a07a <__swbuf_r+0x20>
 800a076:	6923      	ldr	r3, [r4, #16]
 800a078:	b943      	cbnz	r3, 800a08c <__swbuf_r+0x32>
 800a07a:	4621      	mov	r1, r4
 800a07c:	4628      	mov	r0, r5
 800a07e:	f000 f82b 	bl	800a0d8 <__swsetup_r>
 800a082:	b118      	cbz	r0, 800a08c <__swbuf_r+0x32>
 800a084:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800a088:	4638      	mov	r0, r7
 800a08a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a08c:	6823      	ldr	r3, [r4, #0]
 800a08e:	6922      	ldr	r2, [r4, #16]
 800a090:	1a98      	subs	r0, r3, r2
 800a092:	6963      	ldr	r3, [r4, #20]
 800a094:	b2f6      	uxtb	r6, r6
 800a096:	4283      	cmp	r3, r0
 800a098:	4637      	mov	r7, r6
 800a09a:	dc05      	bgt.n	800a0a8 <__swbuf_r+0x4e>
 800a09c:	4621      	mov	r1, r4
 800a09e:	4628      	mov	r0, r5
 800a0a0:	f000 fdb8 	bl	800ac14 <_fflush_r>
 800a0a4:	2800      	cmp	r0, #0
 800a0a6:	d1ed      	bne.n	800a084 <__swbuf_r+0x2a>
 800a0a8:	68a3      	ldr	r3, [r4, #8]
 800a0aa:	3b01      	subs	r3, #1
 800a0ac:	60a3      	str	r3, [r4, #8]
 800a0ae:	6823      	ldr	r3, [r4, #0]
 800a0b0:	1c5a      	adds	r2, r3, #1
 800a0b2:	6022      	str	r2, [r4, #0]
 800a0b4:	701e      	strb	r6, [r3, #0]
 800a0b6:	6962      	ldr	r2, [r4, #20]
 800a0b8:	1c43      	adds	r3, r0, #1
 800a0ba:	429a      	cmp	r2, r3
 800a0bc:	d004      	beq.n	800a0c8 <__swbuf_r+0x6e>
 800a0be:	89a3      	ldrh	r3, [r4, #12]
 800a0c0:	07db      	lsls	r3, r3, #31
 800a0c2:	d5e1      	bpl.n	800a088 <__swbuf_r+0x2e>
 800a0c4:	2e0a      	cmp	r6, #10
 800a0c6:	d1df      	bne.n	800a088 <__swbuf_r+0x2e>
 800a0c8:	4621      	mov	r1, r4
 800a0ca:	4628      	mov	r0, r5
 800a0cc:	f000 fda2 	bl	800ac14 <_fflush_r>
 800a0d0:	2800      	cmp	r0, #0
 800a0d2:	d0d9      	beq.n	800a088 <__swbuf_r+0x2e>
 800a0d4:	e7d6      	b.n	800a084 <__swbuf_r+0x2a>
	...

0800a0d8 <__swsetup_r>:
 800a0d8:	b538      	push	{r3, r4, r5, lr}
 800a0da:	4b29      	ldr	r3, [pc, #164]	@ (800a180 <__swsetup_r+0xa8>)
 800a0dc:	4605      	mov	r5, r0
 800a0de:	6818      	ldr	r0, [r3, #0]
 800a0e0:	460c      	mov	r4, r1
 800a0e2:	b118      	cbz	r0, 800a0ec <__swsetup_r+0x14>
 800a0e4:	6a03      	ldr	r3, [r0, #32]
 800a0e6:	b90b      	cbnz	r3, 800a0ec <__swsetup_r+0x14>
 800a0e8:	f7ff feaa 	bl	8009e40 <__sinit>
 800a0ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0f0:	0719      	lsls	r1, r3, #28
 800a0f2:	d422      	bmi.n	800a13a <__swsetup_r+0x62>
 800a0f4:	06da      	lsls	r2, r3, #27
 800a0f6:	d407      	bmi.n	800a108 <__swsetup_r+0x30>
 800a0f8:	2209      	movs	r2, #9
 800a0fa:	602a      	str	r2, [r5, #0]
 800a0fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a100:	81a3      	strh	r3, [r4, #12]
 800a102:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a106:	e033      	b.n	800a170 <__swsetup_r+0x98>
 800a108:	0758      	lsls	r0, r3, #29
 800a10a:	d512      	bpl.n	800a132 <__swsetup_r+0x5a>
 800a10c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a10e:	b141      	cbz	r1, 800a122 <__swsetup_r+0x4a>
 800a110:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a114:	4299      	cmp	r1, r3
 800a116:	d002      	beq.n	800a11e <__swsetup_r+0x46>
 800a118:	4628      	mov	r0, r5
 800a11a:	f000 f91b 	bl	800a354 <_free_r>
 800a11e:	2300      	movs	r3, #0
 800a120:	6363      	str	r3, [r4, #52]	@ 0x34
 800a122:	89a3      	ldrh	r3, [r4, #12]
 800a124:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a128:	81a3      	strh	r3, [r4, #12]
 800a12a:	2300      	movs	r3, #0
 800a12c:	6063      	str	r3, [r4, #4]
 800a12e:	6923      	ldr	r3, [r4, #16]
 800a130:	6023      	str	r3, [r4, #0]
 800a132:	89a3      	ldrh	r3, [r4, #12]
 800a134:	f043 0308 	orr.w	r3, r3, #8
 800a138:	81a3      	strh	r3, [r4, #12]
 800a13a:	6923      	ldr	r3, [r4, #16]
 800a13c:	b94b      	cbnz	r3, 800a152 <__swsetup_r+0x7a>
 800a13e:	89a3      	ldrh	r3, [r4, #12]
 800a140:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a144:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a148:	d003      	beq.n	800a152 <__swsetup_r+0x7a>
 800a14a:	4621      	mov	r1, r4
 800a14c:	4628      	mov	r0, r5
 800a14e:	f000 fdaf 	bl	800acb0 <__smakebuf_r>
 800a152:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a156:	f013 0201 	ands.w	r2, r3, #1
 800a15a:	d00a      	beq.n	800a172 <__swsetup_r+0x9a>
 800a15c:	2200      	movs	r2, #0
 800a15e:	60a2      	str	r2, [r4, #8]
 800a160:	6962      	ldr	r2, [r4, #20]
 800a162:	4252      	negs	r2, r2
 800a164:	61a2      	str	r2, [r4, #24]
 800a166:	6922      	ldr	r2, [r4, #16]
 800a168:	b942      	cbnz	r2, 800a17c <__swsetup_r+0xa4>
 800a16a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a16e:	d1c5      	bne.n	800a0fc <__swsetup_r+0x24>
 800a170:	bd38      	pop	{r3, r4, r5, pc}
 800a172:	0799      	lsls	r1, r3, #30
 800a174:	bf58      	it	pl
 800a176:	6962      	ldrpl	r2, [r4, #20]
 800a178:	60a2      	str	r2, [r4, #8]
 800a17a:	e7f4      	b.n	800a166 <__swsetup_r+0x8e>
 800a17c:	2000      	movs	r0, #0
 800a17e:	e7f7      	b.n	800a170 <__swsetup_r+0x98>
 800a180:	2000001c 	.word	0x2000001c

0800a184 <memset>:
 800a184:	4402      	add	r2, r0
 800a186:	4603      	mov	r3, r0
 800a188:	4293      	cmp	r3, r2
 800a18a:	d100      	bne.n	800a18e <memset+0xa>
 800a18c:	4770      	bx	lr
 800a18e:	f803 1b01 	strb.w	r1, [r3], #1
 800a192:	e7f9      	b.n	800a188 <memset+0x4>

0800a194 <_close_r>:
 800a194:	b538      	push	{r3, r4, r5, lr}
 800a196:	4d06      	ldr	r5, [pc, #24]	@ (800a1b0 <_close_r+0x1c>)
 800a198:	2300      	movs	r3, #0
 800a19a:	4604      	mov	r4, r0
 800a19c:	4608      	mov	r0, r1
 800a19e:	602b      	str	r3, [r5, #0]
 800a1a0:	f7f7 f9e9 	bl	8001576 <_close>
 800a1a4:	1c43      	adds	r3, r0, #1
 800a1a6:	d102      	bne.n	800a1ae <_close_r+0x1a>
 800a1a8:	682b      	ldr	r3, [r5, #0]
 800a1aa:	b103      	cbz	r3, 800a1ae <_close_r+0x1a>
 800a1ac:	6023      	str	r3, [r4, #0]
 800a1ae:	bd38      	pop	{r3, r4, r5, pc}
 800a1b0:	200056a0 	.word	0x200056a0

0800a1b4 <_reclaim_reent>:
 800a1b4:	4b2d      	ldr	r3, [pc, #180]	@ (800a26c <_reclaim_reent+0xb8>)
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	4283      	cmp	r3, r0
 800a1ba:	b570      	push	{r4, r5, r6, lr}
 800a1bc:	4604      	mov	r4, r0
 800a1be:	d053      	beq.n	800a268 <_reclaim_reent+0xb4>
 800a1c0:	69c3      	ldr	r3, [r0, #28]
 800a1c2:	b31b      	cbz	r3, 800a20c <_reclaim_reent+0x58>
 800a1c4:	68db      	ldr	r3, [r3, #12]
 800a1c6:	b163      	cbz	r3, 800a1e2 <_reclaim_reent+0x2e>
 800a1c8:	2500      	movs	r5, #0
 800a1ca:	69e3      	ldr	r3, [r4, #28]
 800a1cc:	68db      	ldr	r3, [r3, #12]
 800a1ce:	5959      	ldr	r1, [r3, r5]
 800a1d0:	b9b1      	cbnz	r1, 800a200 <_reclaim_reent+0x4c>
 800a1d2:	3504      	adds	r5, #4
 800a1d4:	2d80      	cmp	r5, #128	@ 0x80
 800a1d6:	d1f8      	bne.n	800a1ca <_reclaim_reent+0x16>
 800a1d8:	69e3      	ldr	r3, [r4, #28]
 800a1da:	4620      	mov	r0, r4
 800a1dc:	68d9      	ldr	r1, [r3, #12]
 800a1de:	f000 f8b9 	bl	800a354 <_free_r>
 800a1e2:	69e3      	ldr	r3, [r4, #28]
 800a1e4:	6819      	ldr	r1, [r3, #0]
 800a1e6:	b111      	cbz	r1, 800a1ee <_reclaim_reent+0x3a>
 800a1e8:	4620      	mov	r0, r4
 800a1ea:	f000 f8b3 	bl	800a354 <_free_r>
 800a1ee:	69e3      	ldr	r3, [r4, #28]
 800a1f0:	689d      	ldr	r5, [r3, #8]
 800a1f2:	b15d      	cbz	r5, 800a20c <_reclaim_reent+0x58>
 800a1f4:	4629      	mov	r1, r5
 800a1f6:	4620      	mov	r0, r4
 800a1f8:	682d      	ldr	r5, [r5, #0]
 800a1fa:	f000 f8ab 	bl	800a354 <_free_r>
 800a1fe:	e7f8      	b.n	800a1f2 <_reclaim_reent+0x3e>
 800a200:	680e      	ldr	r6, [r1, #0]
 800a202:	4620      	mov	r0, r4
 800a204:	f000 f8a6 	bl	800a354 <_free_r>
 800a208:	4631      	mov	r1, r6
 800a20a:	e7e1      	b.n	800a1d0 <_reclaim_reent+0x1c>
 800a20c:	6961      	ldr	r1, [r4, #20]
 800a20e:	b111      	cbz	r1, 800a216 <_reclaim_reent+0x62>
 800a210:	4620      	mov	r0, r4
 800a212:	f000 f89f 	bl	800a354 <_free_r>
 800a216:	69e1      	ldr	r1, [r4, #28]
 800a218:	b111      	cbz	r1, 800a220 <_reclaim_reent+0x6c>
 800a21a:	4620      	mov	r0, r4
 800a21c:	f000 f89a 	bl	800a354 <_free_r>
 800a220:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800a222:	b111      	cbz	r1, 800a22a <_reclaim_reent+0x76>
 800a224:	4620      	mov	r0, r4
 800a226:	f000 f895 	bl	800a354 <_free_r>
 800a22a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a22c:	b111      	cbz	r1, 800a234 <_reclaim_reent+0x80>
 800a22e:	4620      	mov	r0, r4
 800a230:	f000 f890 	bl	800a354 <_free_r>
 800a234:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800a236:	b111      	cbz	r1, 800a23e <_reclaim_reent+0x8a>
 800a238:	4620      	mov	r0, r4
 800a23a:	f000 f88b 	bl	800a354 <_free_r>
 800a23e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800a240:	b111      	cbz	r1, 800a248 <_reclaim_reent+0x94>
 800a242:	4620      	mov	r0, r4
 800a244:	f000 f886 	bl	800a354 <_free_r>
 800a248:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800a24a:	b111      	cbz	r1, 800a252 <_reclaim_reent+0x9e>
 800a24c:	4620      	mov	r0, r4
 800a24e:	f000 f881 	bl	800a354 <_free_r>
 800a252:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800a254:	b111      	cbz	r1, 800a25c <_reclaim_reent+0xa8>
 800a256:	4620      	mov	r0, r4
 800a258:	f000 f87c 	bl	800a354 <_free_r>
 800a25c:	6a23      	ldr	r3, [r4, #32]
 800a25e:	b11b      	cbz	r3, 800a268 <_reclaim_reent+0xb4>
 800a260:	4620      	mov	r0, r4
 800a262:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a266:	4718      	bx	r3
 800a268:	bd70      	pop	{r4, r5, r6, pc}
 800a26a:	bf00      	nop
 800a26c:	2000001c 	.word	0x2000001c

0800a270 <_lseek_r>:
 800a270:	b538      	push	{r3, r4, r5, lr}
 800a272:	4d07      	ldr	r5, [pc, #28]	@ (800a290 <_lseek_r+0x20>)
 800a274:	4604      	mov	r4, r0
 800a276:	4608      	mov	r0, r1
 800a278:	4611      	mov	r1, r2
 800a27a:	2200      	movs	r2, #0
 800a27c:	602a      	str	r2, [r5, #0]
 800a27e:	461a      	mov	r2, r3
 800a280:	f7f7 f9a0 	bl	80015c4 <_lseek>
 800a284:	1c43      	adds	r3, r0, #1
 800a286:	d102      	bne.n	800a28e <_lseek_r+0x1e>
 800a288:	682b      	ldr	r3, [r5, #0]
 800a28a:	b103      	cbz	r3, 800a28e <_lseek_r+0x1e>
 800a28c:	6023      	str	r3, [r4, #0]
 800a28e:	bd38      	pop	{r3, r4, r5, pc}
 800a290:	200056a0 	.word	0x200056a0

0800a294 <_read_r>:
 800a294:	b538      	push	{r3, r4, r5, lr}
 800a296:	4d07      	ldr	r5, [pc, #28]	@ (800a2b4 <_read_r+0x20>)
 800a298:	4604      	mov	r4, r0
 800a29a:	4608      	mov	r0, r1
 800a29c:	4611      	mov	r1, r2
 800a29e:	2200      	movs	r2, #0
 800a2a0:	602a      	str	r2, [r5, #0]
 800a2a2:	461a      	mov	r2, r3
 800a2a4:	f7f7 f92e 	bl	8001504 <_read>
 800a2a8:	1c43      	adds	r3, r0, #1
 800a2aa:	d102      	bne.n	800a2b2 <_read_r+0x1e>
 800a2ac:	682b      	ldr	r3, [r5, #0]
 800a2ae:	b103      	cbz	r3, 800a2b2 <_read_r+0x1e>
 800a2b0:	6023      	str	r3, [r4, #0]
 800a2b2:	bd38      	pop	{r3, r4, r5, pc}
 800a2b4:	200056a0 	.word	0x200056a0

0800a2b8 <_write_r>:
 800a2b8:	b538      	push	{r3, r4, r5, lr}
 800a2ba:	4d07      	ldr	r5, [pc, #28]	@ (800a2d8 <_write_r+0x20>)
 800a2bc:	4604      	mov	r4, r0
 800a2be:	4608      	mov	r0, r1
 800a2c0:	4611      	mov	r1, r2
 800a2c2:	2200      	movs	r2, #0
 800a2c4:	602a      	str	r2, [r5, #0]
 800a2c6:	461a      	mov	r2, r3
 800a2c8:	f7f7 f939 	bl	800153e <_write>
 800a2cc:	1c43      	adds	r3, r0, #1
 800a2ce:	d102      	bne.n	800a2d6 <_write_r+0x1e>
 800a2d0:	682b      	ldr	r3, [r5, #0]
 800a2d2:	b103      	cbz	r3, 800a2d6 <_write_r+0x1e>
 800a2d4:	6023      	str	r3, [r4, #0]
 800a2d6:	bd38      	pop	{r3, r4, r5, pc}
 800a2d8:	200056a0 	.word	0x200056a0

0800a2dc <__errno>:
 800a2dc:	4b01      	ldr	r3, [pc, #4]	@ (800a2e4 <__errno+0x8>)
 800a2de:	6818      	ldr	r0, [r3, #0]
 800a2e0:	4770      	bx	lr
 800a2e2:	bf00      	nop
 800a2e4:	2000001c 	.word	0x2000001c

0800a2e8 <__libc_init_array>:
 800a2e8:	b570      	push	{r4, r5, r6, lr}
 800a2ea:	4d0d      	ldr	r5, [pc, #52]	@ (800a320 <__libc_init_array+0x38>)
 800a2ec:	4c0d      	ldr	r4, [pc, #52]	@ (800a324 <__libc_init_array+0x3c>)
 800a2ee:	1b64      	subs	r4, r4, r5
 800a2f0:	10a4      	asrs	r4, r4, #2
 800a2f2:	2600      	movs	r6, #0
 800a2f4:	42a6      	cmp	r6, r4
 800a2f6:	d109      	bne.n	800a30c <__libc_init_array+0x24>
 800a2f8:	4d0b      	ldr	r5, [pc, #44]	@ (800a328 <__libc_init_array+0x40>)
 800a2fa:	4c0c      	ldr	r4, [pc, #48]	@ (800a32c <__libc_init_array+0x44>)
 800a2fc:	f000 fd96 	bl	800ae2c <_init>
 800a300:	1b64      	subs	r4, r4, r5
 800a302:	10a4      	asrs	r4, r4, #2
 800a304:	2600      	movs	r6, #0
 800a306:	42a6      	cmp	r6, r4
 800a308:	d105      	bne.n	800a316 <__libc_init_array+0x2e>
 800a30a:	bd70      	pop	{r4, r5, r6, pc}
 800a30c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a310:	4798      	blx	r3
 800a312:	3601      	adds	r6, #1
 800a314:	e7ee      	b.n	800a2f4 <__libc_init_array+0xc>
 800a316:	f855 3b04 	ldr.w	r3, [r5], #4
 800a31a:	4798      	blx	r3
 800a31c:	3601      	adds	r6, #1
 800a31e:	e7f2      	b.n	800a306 <__libc_init_array+0x1e>
 800a320:	0800b040 	.word	0x0800b040
 800a324:	0800b040 	.word	0x0800b040
 800a328:	0800b040 	.word	0x0800b040
 800a32c:	0800b044 	.word	0x0800b044

0800a330 <__retarget_lock_init_recursive>:
 800a330:	4770      	bx	lr

0800a332 <__retarget_lock_acquire_recursive>:
 800a332:	4770      	bx	lr

0800a334 <__retarget_lock_release_recursive>:
 800a334:	4770      	bx	lr

0800a336 <memcpy>:
 800a336:	440a      	add	r2, r1
 800a338:	4291      	cmp	r1, r2
 800a33a:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800a33e:	d100      	bne.n	800a342 <memcpy+0xc>
 800a340:	4770      	bx	lr
 800a342:	b510      	push	{r4, lr}
 800a344:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a348:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a34c:	4291      	cmp	r1, r2
 800a34e:	d1f9      	bne.n	800a344 <memcpy+0xe>
 800a350:	bd10      	pop	{r4, pc}
	...

0800a354 <_free_r>:
 800a354:	b538      	push	{r3, r4, r5, lr}
 800a356:	4605      	mov	r5, r0
 800a358:	2900      	cmp	r1, #0
 800a35a:	d041      	beq.n	800a3e0 <_free_r+0x8c>
 800a35c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a360:	1f0c      	subs	r4, r1, #4
 800a362:	2b00      	cmp	r3, #0
 800a364:	bfb8      	it	lt
 800a366:	18e4      	addlt	r4, r4, r3
 800a368:	f000 f8e0 	bl	800a52c <__malloc_lock>
 800a36c:	4a1d      	ldr	r2, [pc, #116]	@ (800a3e4 <_free_r+0x90>)
 800a36e:	6813      	ldr	r3, [r2, #0]
 800a370:	b933      	cbnz	r3, 800a380 <_free_r+0x2c>
 800a372:	6063      	str	r3, [r4, #4]
 800a374:	6014      	str	r4, [r2, #0]
 800a376:	4628      	mov	r0, r5
 800a378:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a37c:	f000 b8dc 	b.w	800a538 <__malloc_unlock>
 800a380:	42a3      	cmp	r3, r4
 800a382:	d908      	bls.n	800a396 <_free_r+0x42>
 800a384:	6820      	ldr	r0, [r4, #0]
 800a386:	1821      	adds	r1, r4, r0
 800a388:	428b      	cmp	r3, r1
 800a38a:	bf01      	itttt	eq
 800a38c:	6819      	ldreq	r1, [r3, #0]
 800a38e:	685b      	ldreq	r3, [r3, #4]
 800a390:	1809      	addeq	r1, r1, r0
 800a392:	6021      	streq	r1, [r4, #0]
 800a394:	e7ed      	b.n	800a372 <_free_r+0x1e>
 800a396:	461a      	mov	r2, r3
 800a398:	685b      	ldr	r3, [r3, #4]
 800a39a:	b10b      	cbz	r3, 800a3a0 <_free_r+0x4c>
 800a39c:	42a3      	cmp	r3, r4
 800a39e:	d9fa      	bls.n	800a396 <_free_r+0x42>
 800a3a0:	6811      	ldr	r1, [r2, #0]
 800a3a2:	1850      	adds	r0, r2, r1
 800a3a4:	42a0      	cmp	r0, r4
 800a3a6:	d10b      	bne.n	800a3c0 <_free_r+0x6c>
 800a3a8:	6820      	ldr	r0, [r4, #0]
 800a3aa:	4401      	add	r1, r0
 800a3ac:	1850      	adds	r0, r2, r1
 800a3ae:	4283      	cmp	r3, r0
 800a3b0:	6011      	str	r1, [r2, #0]
 800a3b2:	d1e0      	bne.n	800a376 <_free_r+0x22>
 800a3b4:	6818      	ldr	r0, [r3, #0]
 800a3b6:	685b      	ldr	r3, [r3, #4]
 800a3b8:	6053      	str	r3, [r2, #4]
 800a3ba:	4408      	add	r0, r1
 800a3bc:	6010      	str	r0, [r2, #0]
 800a3be:	e7da      	b.n	800a376 <_free_r+0x22>
 800a3c0:	d902      	bls.n	800a3c8 <_free_r+0x74>
 800a3c2:	230c      	movs	r3, #12
 800a3c4:	602b      	str	r3, [r5, #0]
 800a3c6:	e7d6      	b.n	800a376 <_free_r+0x22>
 800a3c8:	6820      	ldr	r0, [r4, #0]
 800a3ca:	1821      	adds	r1, r4, r0
 800a3cc:	428b      	cmp	r3, r1
 800a3ce:	bf04      	itt	eq
 800a3d0:	6819      	ldreq	r1, [r3, #0]
 800a3d2:	685b      	ldreq	r3, [r3, #4]
 800a3d4:	6063      	str	r3, [r4, #4]
 800a3d6:	bf04      	itt	eq
 800a3d8:	1809      	addeq	r1, r1, r0
 800a3da:	6021      	streq	r1, [r4, #0]
 800a3dc:	6054      	str	r4, [r2, #4]
 800a3de:	e7ca      	b.n	800a376 <_free_r+0x22>
 800a3e0:	bd38      	pop	{r3, r4, r5, pc}
 800a3e2:	bf00      	nop
 800a3e4:	200056ac 	.word	0x200056ac

0800a3e8 <sbrk_aligned>:
 800a3e8:	b570      	push	{r4, r5, r6, lr}
 800a3ea:	4e0f      	ldr	r6, [pc, #60]	@ (800a428 <sbrk_aligned+0x40>)
 800a3ec:	460c      	mov	r4, r1
 800a3ee:	6831      	ldr	r1, [r6, #0]
 800a3f0:	4605      	mov	r5, r0
 800a3f2:	b911      	cbnz	r1, 800a3fa <sbrk_aligned+0x12>
 800a3f4:	f000 fcd4 	bl	800ada0 <_sbrk_r>
 800a3f8:	6030      	str	r0, [r6, #0]
 800a3fa:	4621      	mov	r1, r4
 800a3fc:	4628      	mov	r0, r5
 800a3fe:	f000 fccf 	bl	800ada0 <_sbrk_r>
 800a402:	1c43      	adds	r3, r0, #1
 800a404:	d103      	bne.n	800a40e <sbrk_aligned+0x26>
 800a406:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800a40a:	4620      	mov	r0, r4
 800a40c:	bd70      	pop	{r4, r5, r6, pc}
 800a40e:	1cc4      	adds	r4, r0, #3
 800a410:	f024 0403 	bic.w	r4, r4, #3
 800a414:	42a0      	cmp	r0, r4
 800a416:	d0f8      	beq.n	800a40a <sbrk_aligned+0x22>
 800a418:	1a21      	subs	r1, r4, r0
 800a41a:	4628      	mov	r0, r5
 800a41c:	f000 fcc0 	bl	800ada0 <_sbrk_r>
 800a420:	3001      	adds	r0, #1
 800a422:	d1f2      	bne.n	800a40a <sbrk_aligned+0x22>
 800a424:	e7ef      	b.n	800a406 <sbrk_aligned+0x1e>
 800a426:	bf00      	nop
 800a428:	200056a8 	.word	0x200056a8

0800a42c <_malloc_r>:
 800a42c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a430:	1ccd      	adds	r5, r1, #3
 800a432:	f025 0503 	bic.w	r5, r5, #3
 800a436:	3508      	adds	r5, #8
 800a438:	2d0c      	cmp	r5, #12
 800a43a:	bf38      	it	cc
 800a43c:	250c      	movcc	r5, #12
 800a43e:	2d00      	cmp	r5, #0
 800a440:	4606      	mov	r6, r0
 800a442:	db01      	blt.n	800a448 <_malloc_r+0x1c>
 800a444:	42a9      	cmp	r1, r5
 800a446:	d904      	bls.n	800a452 <_malloc_r+0x26>
 800a448:	230c      	movs	r3, #12
 800a44a:	6033      	str	r3, [r6, #0]
 800a44c:	2000      	movs	r0, #0
 800a44e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a452:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a528 <_malloc_r+0xfc>
 800a456:	f000 f869 	bl	800a52c <__malloc_lock>
 800a45a:	f8d8 3000 	ldr.w	r3, [r8]
 800a45e:	461c      	mov	r4, r3
 800a460:	bb44      	cbnz	r4, 800a4b4 <_malloc_r+0x88>
 800a462:	4629      	mov	r1, r5
 800a464:	4630      	mov	r0, r6
 800a466:	f7ff ffbf 	bl	800a3e8 <sbrk_aligned>
 800a46a:	1c43      	adds	r3, r0, #1
 800a46c:	4604      	mov	r4, r0
 800a46e:	d158      	bne.n	800a522 <_malloc_r+0xf6>
 800a470:	f8d8 4000 	ldr.w	r4, [r8]
 800a474:	4627      	mov	r7, r4
 800a476:	2f00      	cmp	r7, #0
 800a478:	d143      	bne.n	800a502 <_malloc_r+0xd6>
 800a47a:	2c00      	cmp	r4, #0
 800a47c:	d04b      	beq.n	800a516 <_malloc_r+0xea>
 800a47e:	6823      	ldr	r3, [r4, #0]
 800a480:	4639      	mov	r1, r7
 800a482:	4630      	mov	r0, r6
 800a484:	eb04 0903 	add.w	r9, r4, r3
 800a488:	f000 fc8a 	bl	800ada0 <_sbrk_r>
 800a48c:	4581      	cmp	r9, r0
 800a48e:	d142      	bne.n	800a516 <_malloc_r+0xea>
 800a490:	6821      	ldr	r1, [r4, #0]
 800a492:	1a6d      	subs	r5, r5, r1
 800a494:	4629      	mov	r1, r5
 800a496:	4630      	mov	r0, r6
 800a498:	f7ff ffa6 	bl	800a3e8 <sbrk_aligned>
 800a49c:	3001      	adds	r0, #1
 800a49e:	d03a      	beq.n	800a516 <_malloc_r+0xea>
 800a4a0:	6823      	ldr	r3, [r4, #0]
 800a4a2:	442b      	add	r3, r5
 800a4a4:	6023      	str	r3, [r4, #0]
 800a4a6:	f8d8 3000 	ldr.w	r3, [r8]
 800a4aa:	685a      	ldr	r2, [r3, #4]
 800a4ac:	bb62      	cbnz	r2, 800a508 <_malloc_r+0xdc>
 800a4ae:	f8c8 7000 	str.w	r7, [r8]
 800a4b2:	e00f      	b.n	800a4d4 <_malloc_r+0xa8>
 800a4b4:	6822      	ldr	r2, [r4, #0]
 800a4b6:	1b52      	subs	r2, r2, r5
 800a4b8:	d420      	bmi.n	800a4fc <_malloc_r+0xd0>
 800a4ba:	2a0b      	cmp	r2, #11
 800a4bc:	d917      	bls.n	800a4ee <_malloc_r+0xc2>
 800a4be:	1961      	adds	r1, r4, r5
 800a4c0:	42a3      	cmp	r3, r4
 800a4c2:	6025      	str	r5, [r4, #0]
 800a4c4:	bf18      	it	ne
 800a4c6:	6059      	strne	r1, [r3, #4]
 800a4c8:	6863      	ldr	r3, [r4, #4]
 800a4ca:	bf08      	it	eq
 800a4cc:	f8c8 1000 	streq.w	r1, [r8]
 800a4d0:	5162      	str	r2, [r4, r5]
 800a4d2:	604b      	str	r3, [r1, #4]
 800a4d4:	4630      	mov	r0, r6
 800a4d6:	f000 f82f 	bl	800a538 <__malloc_unlock>
 800a4da:	f104 000b 	add.w	r0, r4, #11
 800a4de:	1d23      	adds	r3, r4, #4
 800a4e0:	f020 0007 	bic.w	r0, r0, #7
 800a4e4:	1ac2      	subs	r2, r0, r3
 800a4e6:	bf1c      	itt	ne
 800a4e8:	1a1b      	subne	r3, r3, r0
 800a4ea:	50a3      	strne	r3, [r4, r2]
 800a4ec:	e7af      	b.n	800a44e <_malloc_r+0x22>
 800a4ee:	6862      	ldr	r2, [r4, #4]
 800a4f0:	42a3      	cmp	r3, r4
 800a4f2:	bf0c      	ite	eq
 800a4f4:	f8c8 2000 	streq.w	r2, [r8]
 800a4f8:	605a      	strne	r2, [r3, #4]
 800a4fa:	e7eb      	b.n	800a4d4 <_malloc_r+0xa8>
 800a4fc:	4623      	mov	r3, r4
 800a4fe:	6864      	ldr	r4, [r4, #4]
 800a500:	e7ae      	b.n	800a460 <_malloc_r+0x34>
 800a502:	463c      	mov	r4, r7
 800a504:	687f      	ldr	r7, [r7, #4]
 800a506:	e7b6      	b.n	800a476 <_malloc_r+0x4a>
 800a508:	461a      	mov	r2, r3
 800a50a:	685b      	ldr	r3, [r3, #4]
 800a50c:	42a3      	cmp	r3, r4
 800a50e:	d1fb      	bne.n	800a508 <_malloc_r+0xdc>
 800a510:	2300      	movs	r3, #0
 800a512:	6053      	str	r3, [r2, #4]
 800a514:	e7de      	b.n	800a4d4 <_malloc_r+0xa8>
 800a516:	230c      	movs	r3, #12
 800a518:	6033      	str	r3, [r6, #0]
 800a51a:	4630      	mov	r0, r6
 800a51c:	f000 f80c 	bl	800a538 <__malloc_unlock>
 800a520:	e794      	b.n	800a44c <_malloc_r+0x20>
 800a522:	6005      	str	r5, [r0, #0]
 800a524:	e7d6      	b.n	800a4d4 <_malloc_r+0xa8>
 800a526:	bf00      	nop
 800a528:	200056ac 	.word	0x200056ac

0800a52c <__malloc_lock>:
 800a52c:	4801      	ldr	r0, [pc, #4]	@ (800a534 <__malloc_lock+0x8>)
 800a52e:	f7ff bf00 	b.w	800a332 <__retarget_lock_acquire_recursive>
 800a532:	bf00      	nop
 800a534:	200056a4 	.word	0x200056a4

0800a538 <__malloc_unlock>:
 800a538:	4801      	ldr	r0, [pc, #4]	@ (800a540 <__malloc_unlock+0x8>)
 800a53a:	f7ff befb 	b.w	800a334 <__retarget_lock_release_recursive>
 800a53e:	bf00      	nop
 800a540:	200056a4 	.word	0x200056a4

0800a544 <__ssputs_r>:
 800a544:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a548:	688e      	ldr	r6, [r1, #8]
 800a54a:	461f      	mov	r7, r3
 800a54c:	42be      	cmp	r6, r7
 800a54e:	680b      	ldr	r3, [r1, #0]
 800a550:	4682      	mov	sl, r0
 800a552:	460c      	mov	r4, r1
 800a554:	4690      	mov	r8, r2
 800a556:	d82d      	bhi.n	800a5b4 <__ssputs_r+0x70>
 800a558:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a55c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a560:	d026      	beq.n	800a5b0 <__ssputs_r+0x6c>
 800a562:	6965      	ldr	r5, [r4, #20]
 800a564:	6909      	ldr	r1, [r1, #16]
 800a566:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a56a:	eba3 0901 	sub.w	r9, r3, r1
 800a56e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a572:	1c7b      	adds	r3, r7, #1
 800a574:	444b      	add	r3, r9
 800a576:	106d      	asrs	r5, r5, #1
 800a578:	429d      	cmp	r5, r3
 800a57a:	bf38      	it	cc
 800a57c:	461d      	movcc	r5, r3
 800a57e:	0553      	lsls	r3, r2, #21
 800a580:	d527      	bpl.n	800a5d2 <__ssputs_r+0x8e>
 800a582:	4629      	mov	r1, r5
 800a584:	f7ff ff52 	bl	800a42c <_malloc_r>
 800a588:	4606      	mov	r6, r0
 800a58a:	b360      	cbz	r0, 800a5e6 <__ssputs_r+0xa2>
 800a58c:	6921      	ldr	r1, [r4, #16]
 800a58e:	464a      	mov	r2, r9
 800a590:	f7ff fed1 	bl	800a336 <memcpy>
 800a594:	89a3      	ldrh	r3, [r4, #12]
 800a596:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a59a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a59e:	81a3      	strh	r3, [r4, #12]
 800a5a0:	6126      	str	r6, [r4, #16]
 800a5a2:	6165      	str	r5, [r4, #20]
 800a5a4:	444e      	add	r6, r9
 800a5a6:	eba5 0509 	sub.w	r5, r5, r9
 800a5aa:	6026      	str	r6, [r4, #0]
 800a5ac:	60a5      	str	r5, [r4, #8]
 800a5ae:	463e      	mov	r6, r7
 800a5b0:	42be      	cmp	r6, r7
 800a5b2:	d900      	bls.n	800a5b6 <__ssputs_r+0x72>
 800a5b4:	463e      	mov	r6, r7
 800a5b6:	6820      	ldr	r0, [r4, #0]
 800a5b8:	4632      	mov	r2, r6
 800a5ba:	4641      	mov	r1, r8
 800a5bc:	f000 fbb4 	bl	800ad28 <memmove>
 800a5c0:	68a3      	ldr	r3, [r4, #8]
 800a5c2:	1b9b      	subs	r3, r3, r6
 800a5c4:	60a3      	str	r3, [r4, #8]
 800a5c6:	6823      	ldr	r3, [r4, #0]
 800a5c8:	4433      	add	r3, r6
 800a5ca:	6023      	str	r3, [r4, #0]
 800a5cc:	2000      	movs	r0, #0
 800a5ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5d2:	462a      	mov	r2, r5
 800a5d4:	f000 fbf4 	bl	800adc0 <_realloc_r>
 800a5d8:	4606      	mov	r6, r0
 800a5da:	2800      	cmp	r0, #0
 800a5dc:	d1e0      	bne.n	800a5a0 <__ssputs_r+0x5c>
 800a5de:	6921      	ldr	r1, [r4, #16]
 800a5e0:	4650      	mov	r0, sl
 800a5e2:	f7ff feb7 	bl	800a354 <_free_r>
 800a5e6:	230c      	movs	r3, #12
 800a5e8:	f8ca 3000 	str.w	r3, [sl]
 800a5ec:	89a3      	ldrh	r3, [r4, #12]
 800a5ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a5f2:	81a3      	strh	r3, [r4, #12]
 800a5f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a5f8:	e7e9      	b.n	800a5ce <__ssputs_r+0x8a>
	...

0800a5fc <_svfiprintf_r>:
 800a5fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a600:	4698      	mov	r8, r3
 800a602:	898b      	ldrh	r3, [r1, #12]
 800a604:	061b      	lsls	r3, r3, #24
 800a606:	b09d      	sub	sp, #116	@ 0x74
 800a608:	4607      	mov	r7, r0
 800a60a:	460d      	mov	r5, r1
 800a60c:	4614      	mov	r4, r2
 800a60e:	d510      	bpl.n	800a632 <_svfiprintf_r+0x36>
 800a610:	690b      	ldr	r3, [r1, #16]
 800a612:	b973      	cbnz	r3, 800a632 <_svfiprintf_r+0x36>
 800a614:	2140      	movs	r1, #64	@ 0x40
 800a616:	f7ff ff09 	bl	800a42c <_malloc_r>
 800a61a:	6028      	str	r0, [r5, #0]
 800a61c:	6128      	str	r0, [r5, #16]
 800a61e:	b930      	cbnz	r0, 800a62e <_svfiprintf_r+0x32>
 800a620:	230c      	movs	r3, #12
 800a622:	603b      	str	r3, [r7, #0]
 800a624:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a628:	b01d      	add	sp, #116	@ 0x74
 800a62a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a62e:	2340      	movs	r3, #64	@ 0x40
 800a630:	616b      	str	r3, [r5, #20]
 800a632:	2300      	movs	r3, #0
 800a634:	9309      	str	r3, [sp, #36]	@ 0x24
 800a636:	2320      	movs	r3, #32
 800a638:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a63c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a640:	2330      	movs	r3, #48	@ 0x30
 800a642:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a7e0 <_svfiprintf_r+0x1e4>
 800a646:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a64a:	f04f 0901 	mov.w	r9, #1
 800a64e:	4623      	mov	r3, r4
 800a650:	469a      	mov	sl, r3
 800a652:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a656:	b10a      	cbz	r2, 800a65c <_svfiprintf_r+0x60>
 800a658:	2a25      	cmp	r2, #37	@ 0x25
 800a65a:	d1f9      	bne.n	800a650 <_svfiprintf_r+0x54>
 800a65c:	ebba 0b04 	subs.w	fp, sl, r4
 800a660:	d00b      	beq.n	800a67a <_svfiprintf_r+0x7e>
 800a662:	465b      	mov	r3, fp
 800a664:	4622      	mov	r2, r4
 800a666:	4629      	mov	r1, r5
 800a668:	4638      	mov	r0, r7
 800a66a:	f7ff ff6b 	bl	800a544 <__ssputs_r>
 800a66e:	3001      	adds	r0, #1
 800a670:	f000 80a7 	beq.w	800a7c2 <_svfiprintf_r+0x1c6>
 800a674:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a676:	445a      	add	r2, fp
 800a678:	9209      	str	r2, [sp, #36]	@ 0x24
 800a67a:	f89a 3000 	ldrb.w	r3, [sl]
 800a67e:	2b00      	cmp	r3, #0
 800a680:	f000 809f 	beq.w	800a7c2 <_svfiprintf_r+0x1c6>
 800a684:	2300      	movs	r3, #0
 800a686:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a68a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a68e:	f10a 0a01 	add.w	sl, sl, #1
 800a692:	9304      	str	r3, [sp, #16]
 800a694:	9307      	str	r3, [sp, #28]
 800a696:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a69a:	931a      	str	r3, [sp, #104]	@ 0x68
 800a69c:	4654      	mov	r4, sl
 800a69e:	2205      	movs	r2, #5
 800a6a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6a4:	484e      	ldr	r0, [pc, #312]	@ (800a7e0 <_svfiprintf_r+0x1e4>)
 800a6a6:	f7f5 fdb3 	bl	8000210 <memchr>
 800a6aa:	9a04      	ldr	r2, [sp, #16]
 800a6ac:	b9d8      	cbnz	r0, 800a6e6 <_svfiprintf_r+0xea>
 800a6ae:	06d0      	lsls	r0, r2, #27
 800a6b0:	bf44      	itt	mi
 800a6b2:	2320      	movmi	r3, #32
 800a6b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a6b8:	0711      	lsls	r1, r2, #28
 800a6ba:	bf44      	itt	mi
 800a6bc:	232b      	movmi	r3, #43	@ 0x2b
 800a6be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a6c2:	f89a 3000 	ldrb.w	r3, [sl]
 800a6c6:	2b2a      	cmp	r3, #42	@ 0x2a
 800a6c8:	d015      	beq.n	800a6f6 <_svfiprintf_r+0xfa>
 800a6ca:	9a07      	ldr	r2, [sp, #28]
 800a6cc:	4654      	mov	r4, sl
 800a6ce:	2000      	movs	r0, #0
 800a6d0:	f04f 0c0a 	mov.w	ip, #10
 800a6d4:	4621      	mov	r1, r4
 800a6d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a6da:	3b30      	subs	r3, #48	@ 0x30
 800a6dc:	2b09      	cmp	r3, #9
 800a6de:	d94b      	bls.n	800a778 <_svfiprintf_r+0x17c>
 800a6e0:	b1b0      	cbz	r0, 800a710 <_svfiprintf_r+0x114>
 800a6e2:	9207      	str	r2, [sp, #28]
 800a6e4:	e014      	b.n	800a710 <_svfiprintf_r+0x114>
 800a6e6:	eba0 0308 	sub.w	r3, r0, r8
 800a6ea:	fa09 f303 	lsl.w	r3, r9, r3
 800a6ee:	4313      	orrs	r3, r2
 800a6f0:	9304      	str	r3, [sp, #16]
 800a6f2:	46a2      	mov	sl, r4
 800a6f4:	e7d2      	b.n	800a69c <_svfiprintf_r+0xa0>
 800a6f6:	9b03      	ldr	r3, [sp, #12]
 800a6f8:	1d19      	adds	r1, r3, #4
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	9103      	str	r1, [sp, #12]
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	bfbb      	ittet	lt
 800a702:	425b      	neglt	r3, r3
 800a704:	f042 0202 	orrlt.w	r2, r2, #2
 800a708:	9307      	strge	r3, [sp, #28]
 800a70a:	9307      	strlt	r3, [sp, #28]
 800a70c:	bfb8      	it	lt
 800a70e:	9204      	strlt	r2, [sp, #16]
 800a710:	7823      	ldrb	r3, [r4, #0]
 800a712:	2b2e      	cmp	r3, #46	@ 0x2e
 800a714:	d10a      	bne.n	800a72c <_svfiprintf_r+0x130>
 800a716:	7863      	ldrb	r3, [r4, #1]
 800a718:	2b2a      	cmp	r3, #42	@ 0x2a
 800a71a:	d132      	bne.n	800a782 <_svfiprintf_r+0x186>
 800a71c:	9b03      	ldr	r3, [sp, #12]
 800a71e:	1d1a      	adds	r2, r3, #4
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	9203      	str	r2, [sp, #12]
 800a724:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a728:	3402      	adds	r4, #2
 800a72a:	9305      	str	r3, [sp, #20]
 800a72c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a7f0 <_svfiprintf_r+0x1f4>
 800a730:	7821      	ldrb	r1, [r4, #0]
 800a732:	2203      	movs	r2, #3
 800a734:	4650      	mov	r0, sl
 800a736:	f7f5 fd6b 	bl	8000210 <memchr>
 800a73a:	b138      	cbz	r0, 800a74c <_svfiprintf_r+0x150>
 800a73c:	9b04      	ldr	r3, [sp, #16]
 800a73e:	eba0 000a 	sub.w	r0, r0, sl
 800a742:	2240      	movs	r2, #64	@ 0x40
 800a744:	4082      	lsls	r2, r0
 800a746:	4313      	orrs	r3, r2
 800a748:	3401      	adds	r4, #1
 800a74a:	9304      	str	r3, [sp, #16]
 800a74c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a750:	4824      	ldr	r0, [pc, #144]	@ (800a7e4 <_svfiprintf_r+0x1e8>)
 800a752:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a756:	2206      	movs	r2, #6
 800a758:	f7f5 fd5a 	bl	8000210 <memchr>
 800a75c:	2800      	cmp	r0, #0
 800a75e:	d036      	beq.n	800a7ce <_svfiprintf_r+0x1d2>
 800a760:	4b21      	ldr	r3, [pc, #132]	@ (800a7e8 <_svfiprintf_r+0x1ec>)
 800a762:	bb1b      	cbnz	r3, 800a7ac <_svfiprintf_r+0x1b0>
 800a764:	9b03      	ldr	r3, [sp, #12]
 800a766:	3307      	adds	r3, #7
 800a768:	f023 0307 	bic.w	r3, r3, #7
 800a76c:	3308      	adds	r3, #8
 800a76e:	9303      	str	r3, [sp, #12]
 800a770:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a772:	4433      	add	r3, r6
 800a774:	9309      	str	r3, [sp, #36]	@ 0x24
 800a776:	e76a      	b.n	800a64e <_svfiprintf_r+0x52>
 800a778:	fb0c 3202 	mla	r2, ip, r2, r3
 800a77c:	460c      	mov	r4, r1
 800a77e:	2001      	movs	r0, #1
 800a780:	e7a8      	b.n	800a6d4 <_svfiprintf_r+0xd8>
 800a782:	2300      	movs	r3, #0
 800a784:	3401      	adds	r4, #1
 800a786:	9305      	str	r3, [sp, #20]
 800a788:	4619      	mov	r1, r3
 800a78a:	f04f 0c0a 	mov.w	ip, #10
 800a78e:	4620      	mov	r0, r4
 800a790:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a794:	3a30      	subs	r2, #48	@ 0x30
 800a796:	2a09      	cmp	r2, #9
 800a798:	d903      	bls.n	800a7a2 <_svfiprintf_r+0x1a6>
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d0c6      	beq.n	800a72c <_svfiprintf_r+0x130>
 800a79e:	9105      	str	r1, [sp, #20]
 800a7a0:	e7c4      	b.n	800a72c <_svfiprintf_r+0x130>
 800a7a2:	fb0c 2101 	mla	r1, ip, r1, r2
 800a7a6:	4604      	mov	r4, r0
 800a7a8:	2301      	movs	r3, #1
 800a7aa:	e7f0      	b.n	800a78e <_svfiprintf_r+0x192>
 800a7ac:	ab03      	add	r3, sp, #12
 800a7ae:	9300      	str	r3, [sp, #0]
 800a7b0:	462a      	mov	r2, r5
 800a7b2:	4b0e      	ldr	r3, [pc, #56]	@ (800a7ec <_svfiprintf_r+0x1f0>)
 800a7b4:	a904      	add	r1, sp, #16
 800a7b6:	4638      	mov	r0, r7
 800a7b8:	f3af 8000 	nop.w
 800a7bc:	1c42      	adds	r2, r0, #1
 800a7be:	4606      	mov	r6, r0
 800a7c0:	d1d6      	bne.n	800a770 <_svfiprintf_r+0x174>
 800a7c2:	89ab      	ldrh	r3, [r5, #12]
 800a7c4:	065b      	lsls	r3, r3, #25
 800a7c6:	f53f af2d 	bmi.w	800a624 <_svfiprintf_r+0x28>
 800a7ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a7cc:	e72c      	b.n	800a628 <_svfiprintf_r+0x2c>
 800a7ce:	ab03      	add	r3, sp, #12
 800a7d0:	9300      	str	r3, [sp, #0]
 800a7d2:	462a      	mov	r2, r5
 800a7d4:	4b05      	ldr	r3, [pc, #20]	@ (800a7ec <_svfiprintf_r+0x1f0>)
 800a7d6:	a904      	add	r1, sp, #16
 800a7d8:	4638      	mov	r0, r7
 800a7da:	f000 f879 	bl	800a8d0 <_printf_i>
 800a7de:	e7ed      	b.n	800a7bc <_svfiprintf_r+0x1c0>
 800a7e0:	0800b004 	.word	0x0800b004
 800a7e4:	0800b00e 	.word	0x0800b00e
 800a7e8:	00000000 	.word	0x00000000
 800a7ec:	0800a545 	.word	0x0800a545
 800a7f0:	0800b00a 	.word	0x0800b00a

0800a7f4 <_printf_common>:
 800a7f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a7f8:	4616      	mov	r6, r2
 800a7fa:	4698      	mov	r8, r3
 800a7fc:	688a      	ldr	r2, [r1, #8]
 800a7fe:	690b      	ldr	r3, [r1, #16]
 800a800:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a804:	4293      	cmp	r3, r2
 800a806:	bfb8      	it	lt
 800a808:	4613      	movlt	r3, r2
 800a80a:	6033      	str	r3, [r6, #0]
 800a80c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a810:	4607      	mov	r7, r0
 800a812:	460c      	mov	r4, r1
 800a814:	b10a      	cbz	r2, 800a81a <_printf_common+0x26>
 800a816:	3301      	adds	r3, #1
 800a818:	6033      	str	r3, [r6, #0]
 800a81a:	6823      	ldr	r3, [r4, #0]
 800a81c:	0699      	lsls	r1, r3, #26
 800a81e:	bf42      	ittt	mi
 800a820:	6833      	ldrmi	r3, [r6, #0]
 800a822:	3302      	addmi	r3, #2
 800a824:	6033      	strmi	r3, [r6, #0]
 800a826:	6825      	ldr	r5, [r4, #0]
 800a828:	f015 0506 	ands.w	r5, r5, #6
 800a82c:	d106      	bne.n	800a83c <_printf_common+0x48>
 800a82e:	f104 0a19 	add.w	sl, r4, #25
 800a832:	68e3      	ldr	r3, [r4, #12]
 800a834:	6832      	ldr	r2, [r6, #0]
 800a836:	1a9b      	subs	r3, r3, r2
 800a838:	42ab      	cmp	r3, r5
 800a83a:	dc26      	bgt.n	800a88a <_printf_common+0x96>
 800a83c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a840:	6822      	ldr	r2, [r4, #0]
 800a842:	3b00      	subs	r3, #0
 800a844:	bf18      	it	ne
 800a846:	2301      	movne	r3, #1
 800a848:	0692      	lsls	r2, r2, #26
 800a84a:	d42b      	bmi.n	800a8a4 <_printf_common+0xb0>
 800a84c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a850:	4641      	mov	r1, r8
 800a852:	4638      	mov	r0, r7
 800a854:	47c8      	blx	r9
 800a856:	3001      	adds	r0, #1
 800a858:	d01e      	beq.n	800a898 <_printf_common+0xa4>
 800a85a:	6823      	ldr	r3, [r4, #0]
 800a85c:	6922      	ldr	r2, [r4, #16]
 800a85e:	f003 0306 	and.w	r3, r3, #6
 800a862:	2b04      	cmp	r3, #4
 800a864:	bf02      	ittt	eq
 800a866:	68e5      	ldreq	r5, [r4, #12]
 800a868:	6833      	ldreq	r3, [r6, #0]
 800a86a:	1aed      	subeq	r5, r5, r3
 800a86c:	68a3      	ldr	r3, [r4, #8]
 800a86e:	bf0c      	ite	eq
 800a870:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a874:	2500      	movne	r5, #0
 800a876:	4293      	cmp	r3, r2
 800a878:	bfc4      	itt	gt
 800a87a:	1a9b      	subgt	r3, r3, r2
 800a87c:	18ed      	addgt	r5, r5, r3
 800a87e:	2600      	movs	r6, #0
 800a880:	341a      	adds	r4, #26
 800a882:	42b5      	cmp	r5, r6
 800a884:	d11a      	bne.n	800a8bc <_printf_common+0xc8>
 800a886:	2000      	movs	r0, #0
 800a888:	e008      	b.n	800a89c <_printf_common+0xa8>
 800a88a:	2301      	movs	r3, #1
 800a88c:	4652      	mov	r2, sl
 800a88e:	4641      	mov	r1, r8
 800a890:	4638      	mov	r0, r7
 800a892:	47c8      	blx	r9
 800a894:	3001      	adds	r0, #1
 800a896:	d103      	bne.n	800a8a0 <_printf_common+0xac>
 800a898:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a89c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a8a0:	3501      	adds	r5, #1
 800a8a2:	e7c6      	b.n	800a832 <_printf_common+0x3e>
 800a8a4:	18e1      	adds	r1, r4, r3
 800a8a6:	1c5a      	adds	r2, r3, #1
 800a8a8:	2030      	movs	r0, #48	@ 0x30
 800a8aa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a8ae:	4422      	add	r2, r4
 800a8b0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a8b4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a8b8:	3302      	adds	r3, #2
 800a8ba:	e7c7      	b.n	800a84c <_printf_common+0x58>
 800a8bc:	2301      	movs	r3, #1
 800a8be:	4622      	mov	r2, r4
 800a8c0:	4641      	mov	r1, r8
 800a8c2:	4638      	mov	r0, r7
 800a8c4:	47c8      	blx	r9
 800a8c6:	3001      	adds	r0, #1
 800a8c8:	d0e6      	beq.n	800a898 <_printf_common+0xa4>
 800a8ca:	3601      	adds	r6, #1
 800a8cc:	e7d9      	b.n	800a882 <_printf_common+0x8e>
	...

0800a8d0 <_printf_i>:
 800a8d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a8d4:	7e0f      	ldrb	r7, [r1, #24]
 800a8d6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a8d8:	2f78      	cmp	r7, #120	@ 0x78
 800a8da:	4691      	mov	r9, r2
 800a8dc:	4680      	mov	r8, r0
 800a8de:	460c      	mov	r4, r1
 800a8e0:	469a      	mov	sl, r3
 800a8e2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a8e6:	d807      	bhi.n	800a8f8 <_printf_i+0x28>
 800a8e8:	2f62      	cmp	r7, #98	@ 0x62
 800a8ea:	d80a      	bhi.n	800a902 <_printf_i+0x32>
 800a8ec:	2f00      	cmp	r7, #0
 800a8ee:	f000 80d1 	beq.w	800aa94 <_printf_i+0x1c4>
 800a8f2:	2f58      	cmp	r7, #88	@ 0x58
 800a8f4:	f000 80b8 	beq.w	800aa68 <_printf_i+0x198>
 800a8f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a8fc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a900:	e03a      	b.n	800a978 <_printf_i+0xa8>
 800a902:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a906:	2b15      	cmp	r3, #21
 800a908:	d8f6      	bhi.n	800a8f8 <_printf_i+0x28>
 800a90a:	a101      	add	r1, pc, #4	@ (adr r1, 800a910 <_printf_i+0x40>)
 800a90c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a910:	0800a969 	.word	0x0800a969
 800a914:	0800a97d 	.word	0x0800a97d
 800a918:	0800a8f9 	.word	0x0800a8f9
 800a91c:	0800a8f9 	.word	0x0800a8f9
 800a920:	0800a8f9 	.word	0x0800a8f9
 800a924:	0800a8f9 	.word	0x0800a8f9
 800a928:	0800a97d 	.word	0x0800a97d
 800a92c:	0800a8f9 	.word	0x0800a8f9
 800a930:	0800a8f9 	.word	0x0800a8f9
 800a934:	0800a8f9 	.word	0x0800a8f9
 800a938:	0800a8f9 	.word	0x0800a8f9
 800a93c:	0800aa7b 	.word	0x0800aa7b
 800a940:	0800a9a7 	.word	0x0800a9a7
 800a944:	0800aa35 	.word	0x0800aa35
 800a948:	0800a8f9 	.word	0x0800a8f9
 800a94c:	0800a8f9 	.word	0x0800a8f9
 800a950:	0800aa9d 	.word	0x0800aa9d
 800a954:	0800a8f9 	.word	0x0800a8f9
 800a958:	0800a9a7 	.word	0x0800a9a7
 800a95c:	0800a8f9 	.word	0x0800a8f9
 800a960:	0800a8f9 	.word	0x0800a8f9
 800a964:	0800aa3d 	.word	0x0800aa3d
 800a968:	6833      	ldr	r3, [r6, #0]
 800a96a:	1d1a      	adds	r2, r3, #4
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	6032      	str	r2, [r6, #0]
 800a970:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a974:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a978:	2301      	movs	r3, #1
 800a97a:	e09c      	b.n	800aab6 <_printf_i+0x1e6>
 800a97c:	6833      	ldr	r3, [r6, #0]
 800a97e:	6820      	ldr	r0, [r4, #0]
 800a980:	1d19      	adds	r1, r3, #4
 800a982:	6031      	str	r1, [r6, #0]
 800a984:	0606      	lsls	r6, r0, #24
 800a986:	d501      	bpl.n	800a98c <_printf_i+0xbc>
 800a988:	681d      	ldr	r5, [r3, #0]
 800a98a:	e003      	b.n	800a994 <_printf_i+0xc4>
 800a98c:	0645      	lsls	r5, r0, #25
 800a98e:	d5fb      	bpl.n	800a988 <_printf_i+0xb8>
 800a990:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a994:	2d00      	cmp	r5, #0
 800a996:	da03      	bge.n	800a9a0 <_printf_i+0xd0>
 800a998:	232d      	movs	r3, #45	@ 0x2d
 800a99a:	426d      	negs	r5, r5
 800a99c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a9a0:	4858      	ldr	r0, [pc, #352]	@ (800ab04 <_printf_i+0x234>)
 800a9a2:	230a      	movs	r3, #10
 800a9a4:	e011      	b.n	800a9ca <_printf_i+0xfa>
 800a9a6:	6821      	ldr	r1, [r4, #0]
 800a9a8:	6833      	ldr	r3, [r6, #0]
 800a9aa:	0608      	lsls	r0, r1, #24
 800a9ac:	f853 5b04 	ldr.w	r5, [r3], #4
 800a9b0:	d402      	bmi.n	800a9b8 <_printf_i+0xe8>
 800a9b2:	0649      	lsls	r1, r1, #25
 800a9b4:	bf48      	it	mi
 800a9b6:	b2ad      	uxthmi	r5, r5
 800a9b8:	2f6f      	cmp	r7, #111	@ 0x6f
 800a9ba:	4852      	ldr	r0, [pc, #328]	@ (800ab04 <_printf_i+0x234>)
 800a9bc:	6033      	str	r3, [r6, #0]
 800a9be:	bf14      	ite	ne
 800a9c0:	230a      	movne	r3, #10
 800a9c2:	2308      	moveq	r3, #8
 800a9c4:	2100      	movs	r1, #0
 800a9c6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a9ca:	6866      	ldr	r6, [r4, #4]
 800a9cc:	60a6      	str	r6, [r4, #8]
 800a9ce:	2e00      	cmp	r6, #0
 800a9d0:	db05      	blt.n	800a9de <_printf_i+0x10e>
 800a9d2:	6821      	ldr	r1, [r4, #0]
 800a9d4:	432e      	orrs	r6, r5
 800a9d6:	f021 0104 	bic.w	r1, r1, #4
 800a9da:	6021      	str	r1, [r4, #0]
 800a9dc:	d04b      	beq.n	800aa76 <_printf_i+0x1a6>
 800a9de:	4616      	mov	r6, r2
 800a9e0:	fbb5 f1f3 	udiv	r1, r5, r3
 800a9e4:	fb03 5711 	mls	r7, r3, r1, r5
 800a9e8:	5dc7      	ldrb	r7, [r0, r7]
 800a9ea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a9ee:	462f      	mov	r7, r5
 800a9f0:	42bb      	cmp	r3, r7
 800a9f2:	460d      	mov	r5, r1
 800a9f4:	d9f4      	bls.n	800a9e0 <_printf_i+0x110>
 800a9f6:	2b08      	cmp	r3, #8
 800a9f8:	d10b      	bne.n	800aa12 <_printf_i+0x142>
 800a9fa:	6823      	ldr	r3, [r4, #0]
 800a9fc:	07df      	lsls	r7, r3, #31
 800a9fe:	d508      	bpl.n	800aa12 <_printf_i+0x142>
 800aa00:	6923      	ldr	r3, [r4, #16]
 800aa02:	6861      	ldr	r1, [r4, #4]
 800aa04:	4299      	cmp	r1, r3
 800aa06:	bfde      	ittt	le
 800aa08:	2330      	movle	r3, #48	@ 0x30
 800aa0a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800aa0e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800aa12:	1b92      	subs	r2, r2, r6
 800aa14:	6122      	str	r2, [r4, #16]
 800aa16:	f8cd a000 	str.w	sl, [sp]
 800aa1a:	464b      	mov	r3, r9
 800aa1c:	aa03      	add	r2, sp, #12
 800aa1e:	4621      	mov	r1, r4
 800aa20:	4640      	mov	r0, r8
 800aa22:	f7ff fee7 	bl	800a7f4 <_printf_common>
 800aa26:	3001      	adds	r0, #1
 800aa28:	d14a      	bne.n	800aac0 <_printf_i+0x1f0>
 800aa2a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800aa2e:	b004      	add	sp, #16
 800aa30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa34:	6823      	ldr	r3, [r4, #0]
 800aa36:	f043 0320 	orr.w	r3, r3, #32
 800aa3a:	6023      	str	r3, [r4, #0]
 800aa3c:	4832      	ldr	r0, [pc, #200]	@ (800ab08 <_printf_i+0x238>)
 800aa3e:	2778      	movs	r7, #120	@ 0x78
 800aa40:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800aa44:	6823      	ldr	r3, [r4, #0]
 800aa46:	6831      	ldr	r1, [r6, #0]
 800aa48:	061f      	lsls	r7, r3, #24
 800aa4a:	f851 5b04 	ldr.w	r5, [r1], #4
 800aa4e:	d402      	bmi.n	800aa56 <_printf_i+0x186>
 800aa50:	065f      	lsls	r7, r3, #25
 800aa52:	bf48      	it	mi
 800aa54:	b2ad      	uxthmi	r5, r5
 800aa56:	6031      	str	r1, [r6, #0]
 800aa58:	07d9      	lsls	r1, r3, #31
 800aa5a:	bf44      	itt	mi
 800aa5c:	f043 0320 	orrmi.w	r3, r3, #32
 800aa60:	6023      	strmi	r3, [r4, #0]
 800aa62:	b11d      	cbz	r5, 800aa6c <_printf_i+0x19c>
 800aa64:	2310      	movs	r3, #16
 800aa66:	e7ad      	b.n	800a9c4 <_printf_i+0xf4>
 800aa68:	4826      	ldr	r0, [pc, #152]	@ (800ab04 <_printf_i+0x234>)
 800aa6a:	e7e9      	b.n	800aa40 <_printf_i+0x170>
 800aa6c:	6823      	ldr	r3, [r4, #0]
 800aa6e:	f023 0320 	bic.w	r3, r3, #32
 800aa72:	6023      	str	r3, [r4, #0]
 800aa74:	e7f6      	b.n	800aa64 <_printf_i+0x194>
 800aa76:	4616      	mov	r6, r2
 800aa78:	e7bd      	b.n	800a9f6 <_printf_i+0x126>
 800aa7a:	6833      	ldr	r3, [r6, #0]
 800aa7c:	6825      	ldr	r5, [r4, #0]
 800aa7e:	6961      	ldr	r1, [r4, #20]
 800aa80:	1d18      	adds	r0, r3, #4
 800aa82:	6030      	str	r0, [r6, #0]
 800aa84:	062e      	lsls	r6, r5, #24
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	d501      	bpl.n	800aa8e <_printf_i+0x1be>
 800aa8a:	6019      	str	r1, [r3, #0]
 800aa8c:	e002      	b.n	800aa94 <_printf_i+0x1c4>
 800aa8e:	0668      	lsls	r0, r5, #25
 800aa90:	d5fb      	bpl.n	800aa8a <_printf_i+0x1ba>
 800aa92:	8019      	strh	r1, [r3, #0]
 800aa94:	2300      	movs	r3, #0
 800aa96:	6123      	str	r3, [r4, #16]
 800aa98:	4616      	mov	r6, r2
 800aa9a:	e7bc      	b.n	800aa16 <_printf_i+0x146>
 800aa9c:	6833      	ldr	r3, [r6, #0]
 800aa9e:	1d1a      	adds	r2, r3, #4
 800aaa0:	6032      	str	r2, [r6, #0]
 800aaa2:	681e      	ldr	r6, [r3, #0]
 800aaa4:	6862      	ldr	r2, [r4, #4]
 800aaa6:	2100      	movs	r1, #0
 800aaa8:	4630      	mov	r0, r6
 800aaaa:	f7f5 fbb1 	bl	8000210 <memchr>
 800aaae:	b108      	cbz	r0, 800aab4 <_printf_i+0x1e4>
 800aab0:	1b80      	subs	r0, r0, r6
 800aab2:	6060      	str	r0, [r4, #4]
 800aab4:	6863      	ldr	r3, [r4, #4]
 800aab6:	6123      	str	r3, [r4, #16]
 800aab8:	2300      	movs	r3, #0
 800aaba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aabe:	e7aa      	b.n	800aa16 <_printf_i+0x146>
 800aac0:	6923      	ldr	r3, [r4, #16]
 800aac2:	4632      	mov	r2, r6
 800aac4:	4649      	mov	r1, r9
 800aac6:	4640      	mov	r0, r8
 800aac8:	47d0      	blx	sl
 800aaca:	3001      	adds	r0, #1
 800aacc:	d0ad      	beq.n	800aa2a <_printf_i+0x15a>
 800aace:	6823      	ldr	r3, [r4, #0]
 800aad0:	079b      	lsls	r3, r3, #30
 800aad2:	d413      	bmi.n	800aafc <_printf_i+0x22c>
 800aad4:	68e0      	ldr	r0, [r4, #12]
 800aad6:	9b03      	ldr	r3, [sp, #12]
 800aad8:	4298      	cmp	r0, r3
 800aada:	bfb8      	it	lt
 800aadc:	4618      	movlt	r0, r3
 800aade:	e7a6      	b.n	800aa2e <_printf_i+0x15e>
 800aae0:	2301      	movs	r3, #1
 800aae2:	4632      	mov	r2, r6
 800aae4:	4649      	mov	r1, r9
 800aae6:	4640      	mov	r0, r8
 800aae8:	47d0      	blx	sl
 800aaea:	3001      	adds	r0, #1
 800aaec:	d09d      	beq.n	800aa2a <_printf_i+0x15a>
 800aaee:	3501      	adds	r5, #1
 800aaf0:	68e3      	ldr	r3, [r4, #12]
 800aaf2:	9903      	ldr	r1, [sp, #12]
 800aaf4:	1a5b      	subs	r3, r3, r1
 800aaf6:	42ab      	cmp	r3, r5
 800aaf8:	dcf2      	bgt.n	800aae0 <_printf_i+0x210>
 800aafa:	e7eb      	b.n	800aad4 <_printf_i+0x204>
 800aafc:	2500      	movs	r5, #0
 800aafe:	f104 0619 	add.w	r6, r4, #25
 800ab02:	e7f5      	b.n	800aaf0 <_printf_i+0x220>
 800ab04:	0800b015 	.word	0x0800b015
 800ab08:	0800b026 	.word	0x0800b026

0800ab0c <__sflush_r>:
 800ab0c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ab10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab14:	0716      	lsls	r6, r2, #28
 800ab16:	4605      	mov	r5, r0
 800ab18:	460c      	mov	r4, r1
 800ab1a:	d454      	bmi.n	800abc6 <__sflush_r+0xba>
 800ab1c:	684b      	ldr	r3, [r1, #4]
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	dc02      	bgt.n	800ab28 <__sflush_r+0x1c>
 800ab22:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	dd48      	ble.n	800abba <__sflush_r+0xae>
 800ab28:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ab2a:	2e00      	cmp	r6, #0
 800ab2c:	d045      	beq.n	800abba <__sflush_r+0xae>
 800ab2e:	2300      	movs	r3, #0
 800ab30:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ab34:	682f      	ldr	r7, [r5, #0]
 800ab36:	6a21      	ldr	r1, [r4, #32]
 800ab38:	602b      	str	r3, [r5, #0]
 800ab3a:	d030      	beq.n	800ab9e <__sflush_r+0x92>
 800ab3c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ab3e:	89a3      	ldrh	r3, [r4, #12]
 800ab40:	0759      	lsls	r1, r3, #29
 800ab42:	d505      	bpl.n	800ab50 <__sflush_r+0x44>
 800ab44:	6863      	ldr	r3, [r4, #4]
 800ab46:	1ad2      	subs	r2, r2, r3
 800ab48:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ab4a:	b10b      	cbz	r3, 800ab50 <__sflush_r+0x44>
 800ab4c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ab4e:	1ad2      	subs	r2, r2, r3
 800ab50:	2300      	movs	r3, #0
 800ab52:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ab54:	6a21      	ldr	r1, [r4, #32]
 800ab56:	4628      	mov	r0, r5
 800ab58:	47b0      	blx	r6
 800ab5a:	1c43      	adds	r3, r0, #1
 800ab5c:	89a3      	ldrh	r3, [r4, #12]
 800ab5e:	d106      	bne.n	800ab6e <__sflush_r+0x62>
 800ab60:	6829      	ldr	r1, [r5, #0]
 800ab62:	291d      	cmp	r1, #29
 800ab64:	d82b      	bhi.n	800abbe <__sflush_r+0xb2>
 800ab66:	4a2a      	ldr	r2, [pc, #168]	@ (800ac10 <__sflush_r+0x104>)
 800ab68:	40ca      	lsrs	r2, r1
 800ab6a:	07d6      	lsls	r6, r2, #31
 800ab6c:	d527      	bpl.n	800abbe <__sflush_r+0xb2>
 800ab6e:	2200      	movs	r2, #0
 800ab70:	6062      	str	r2, [r4, #4]
 800ab72:	04d9      	lsls	r1, r3, #19
 800ab74:	6922      	ldr	r2, [r4, #16]
 800ab76:	6022      	str	r2, [r4, #0]
 800ab78:	d504      	bpl.n	800ab84 <__sflush_r+0x78>
 800ab7a:	1c42      	adds	r2, r0, #1
 800ab7c:	d101      	bne.n	800ab82 <__sflush_r+0x76>
 800ab7e:	682b      	ldr	r3, [r5, #0]
 800ab80:	b903      	cbnz	r3, 800ab84 <__sflush_r+0x78>
 800ab82:	6560      	str	r0, [r4, #84]	@ 0x54
 800ab84:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ab86:	602f      	str	r7, [r5, #0]
 800ab88:	b1b9      	cbz	r1, 800abba <__sflush_r+0xae>
 800ab8a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ab8e:	4299      	cmp	r1, r3
 800ab90:	d002      	beq.n	800ab98 <__sflush_r+0x8c>
 800ab92:	4628      	mov	r0, r5
 800ab94:	f7ff fbde 	bl	800a354 <_free_r>
 800ab98:	2300      	movs	r3, #0
 800ab9a:	6363      	str	r3, [r4, #52]	@ 0x34
 800ab9c:	e00d      	b.n	800abba <__sflush_r+0xae>
 800ab9e:	2301      	movs	r3, #1
 800aba0:	4628      	mov	r0, r5
 800aba2:	47b0      	blx	r6
 800aba4:	4602      	mov	r2, r0
 800aba6:	1c50      	adds	r0, r2, #1
 800aba8:	d1c9      	bne.n	800ab3e <__sflush_r+0x32>
 800abaa:	682b      	ldr	r3, [r5, #0]
 800abac:	2b00      	cmp	r3, #0
 800abae:	d0c6      	beq.n	800ab3e <__sflush_r+0x32>
 800abb0:	2b1d      	cmp	r3, #29
 800abb2:	d001      	beq.n	800abb8 <__sflush_r+0xac>
 800abb4:	2b16      	cmp	r3, #22
 800abb6:	d11e      	bne.n	800abf6 <__sflush_r+0xea>
 800abb8:	602f      	str	r7, [r5, #0]
 800abba:	2000      	movs	r0, #0
 800abbc:	e022      	b.n	800ac04 <__sflush_r+0xf8>
 800abbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800abc2:	b21b      	sxth	r3, r3
 800abc4:	e01b      	b.n	800abfe <__sflush_r+0xf2>
 800abc6:	690f      	ldr	r7, [r1, #16]
 800abc8:	2f00      	cmp	r7, #0
 800abca:	d0f6      	beq.n	800abba <__sflush_r+0xae>
 800abcc:	0793      	lsls	r3, r2, #30
 800abce:	680e      	ldr	r6, [r1, #0]
 800abd0:	bf08      	it	eq
 800abd2:	694b      	ldreq	r3, [r1, #20]
 800abd4:	600f      	str	r7, [r1, #0]
 800abd6:	bf18      	it	ne
 800abd8:	2300      	movne	r3, #0
 800abda:	eba6 0807 	sub.w	r8, r6, r7
 800abde:	608b      	str	r3, [r1, #8]
 800abe0:	f1b8 0f00 	cmp.w	r8, #0
 800abe4:	dde9      	ble.n	800abba <__sflush_r+0xae>
 800abe6:	6a21      	ldr	r1, [r4, #32]
 800abe8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800abea:	4643      	mov	r3, r8
 800abec:	463a      	mov	r2, r7
 800abee:	4628      	mov	r0, r5
 800abf0:	47b0      	blx	r6
 800abf2:	2800      	cmp	r0, #0
 800abf4:	dc08      	bgt.n	800ac08 <__sflush_r+0xfc>
 800abf6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800abfa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800abfe:	81a3      	strh	r3, [r4, #12]
 800ac00:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ac04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac08:	4407      	add	r7, r0
 800ac0a:	eba8 0800 	sub.w	r8, r8, r0
 800ac0e:	e7e7      	b.n	800abe0 <__sflush_r+0xd4>
 800ac10:	20400001 	.word	0x20400001

0800ac14 <_fflush_r>:
 800ac14:	b538      	push	{r3, r4, r5, lr}
 800ac16:	690b      	ldr	r3, [r1, #16]
 800ac18:	4605      	mov	r5, r0
 800ac1a:	460c      	mov	r4, r1
 800ac1c:	b913      	cbnz	r3, 800ac24 <_fflush_r+0x10>
 800ac1e:	2500      	movs	r5, #0
 800ac20:	4628      	mov	r0, r5
 800ac22:	bd38      	pop	{r3, r4, r5, pc}
 800ac24:	b118      	cbz	r0, 800ac2e <_fflush_r+0x1a>
 800ac26:	6a03      	ldr	r3, [r0, #32]
 800ac28:	b90b      	cbnz	r3, 800ac2e <_fflush_r+0x1a>
 800ac2a:	f7ff f909 	bl	8009e40 <__sinit>
 800ac2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d0f3      	beq.n	800ac1e <_fflush_r+0xa>
 800ac36:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ac38:	07d0      	lsls	r0, r2, #31
 800ac3a:	d404      	bmi.n	800ac46 <_fflush_r+0x32>
 800ac3c:	0599      	lsls	r1, r3, #22
 800ac3e:	d402      	bmi.n	800ac46 <_fflush_r+0x32>
 800ac40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ac42:	f7ff fb76 	bl	800a332 <__retarget_lock_acquire_recursive>
 800ac46:	4628      	mov	r0, r5
 800ac48:	4621      	mov	r1, r4
 800ac4a:	f7ff ff5f 	bl	800ab0c <__sflush_r>
 800ac4e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ac50:	07da      	lsls	r2, r3, #31
 800ac52:	4605      	mov	r5, r0
 800ac54:	d4e4      	bmi.n	800ac20 <_fflush_r+0xc>
 800ac56:	89a3      	ldrh	r3, [r4, #12]
 800ac58:	059b      	lsls	r3, r3, #22
 800ac5a:	d4e1      	bmi.n	800ac20 <_fflush_r+0xc>
 800ac5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ac5e:	f7ff fb69 	bl	800a334 <__retarget_lock_release_recursive>
 800ac62:	e7dd      	b.n	800ac20 <_fflush_r+0xc>

0800ac64 <__swhatbuf_r>:
 800ac64:	b570      	push	{r4, r5, r6, lr}
 800ac66:	460c      	mov	r4, r1
 800ac68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac6c:	2900      	cmp	r1, #0
 800ac6e:	b096      	sub	sp, #88	@ 0x58
 800ac70:	4615      	mov	r5, r2
 800ac72:	461e      	mov	r6, r3
 800ac74:	da0d      	bge.n	800ac92 <__swhatbuf_r+0x2e>
 800ac76:	89a3      	ldrh	r3, [r4, #12]
 800ac78:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ac7c:	f04f 0100 	mov.w	r1, #0
 800ac80:	bf14      	ite	ne
 800ac82:	2340      	movne	r3, #64	@ 0x40
 800ac84:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ac88:	2000      	movs	r0, #0
 800ac8a:	6031      	str	r1, [r6, #0]
 800ac8c:	602b      	str	r3, [r5, #0]
 800ac8e:	b016      	add	sp, #88	@ 0x58
 800ac90:	bd70      	pop	{r4, r5, r6, pc}
 800ac92:	466a      	mov	r2, sp
 800ac94:	f000 f862 	bl	800ad5c <_fstat_r>
 800ac98:	2800      	cmp	r0, #0
 800ac9a:	dbec      	blt.n	800ac76 <__swhatbuf_r+0x12>
 800ac9c:	9901      	ldr	r1, [sp, #4]
 800ac9e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800aca2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800aca6:	4259      	negs	r1, r3
 800aca8:	4159      	adcs	r1, r3
 800acaa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800acae:	e7eb      	b.n	800ac88 <__swhatbuf_r+0x24>

0800acb0 <__smakebuf_r>:
 800acb0:	898b      	ldrh	r3, [r1, #12]
 800acb2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800acb4:	079d      	lsls	r5, r3, #30
 800acb6:	4606      	mov	r6, r0
 800acb8:	460c      	mov	r4, r1
 800acba:	d507      	bpl.n	800accc <__smakebuf_r+0x1c>
 800acbc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800acc0:	6023      	str	r3, [r4, #0]
 800acc2:	6123      	str	r3, [r4, #16]
 800acc4:	2301      	movs	r3, #1
 800acc6:	6163      	str	r3, [r4, #20]
 800acc8:	b003      	add	sp, #12
 800acca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800accc:	ab01      	add	r3, sp, #4
 800acce:	466a      	mov	r2, sp
 800acd0:	f7ff ffc8 	bl	800ac64 <__swhatbuf_r>
 800acd4:	9f00      	ldr	r7, [sp, #0]
 800acd6:	4605      	mov	r5, r0
 800acd8:	4639      	mov	r1, r7
 800acda:	4630      	mov	r0, r6
 800acdc:	f7ff fba6 	bl	800a42c <_malloc_r>
 800ace0:	b948      	cbnz	r0, 800acf6 <__smakebuf_r+0x46>
 800ace2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ace6:	059a      	lsls	r2, r3, #22
 800ace8:	d4ee      	bmi.n	800acc8 <__smakebuf_r+0x18>
 800acea:	f023 0303 	bic.w	r3, r3, #3
 800acee:	f043 0302 	orr.w	r3, r3, #2
 800acf2:	81a3      	strh	r3, [r4, #12]
 800acf4:	e7e2      	b.n	800acbc <__smakebuf_r+0xc>
 800acf6:	89a3      	ldrh	r3, [r4, #12]
 800acf8:	6020      	str	r0, [r4, #0]
 800acfa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800acfe:	81a3      	strh	r3, [r4, #12]
 800ad00:	9b01      	ldr	r3, [sp, #4]
 800ad02:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ad06:	b15b      	cbz	r3, 800ad20 <__smakebuf_r+0x70>
 800ad08:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ad0c:	4630      	mov	r0, r6
 800ad0e:	f000 f837 	bl	800ad80 <_isatty_r>
 800ad12:	b128      	cbz	r0, 800ad20 <__smakebuf_r+0x70>
 800ad14:	89a3      	ldrh	r3, [r4, #12]
 800ad16:	f023 0303 	bic.w	r3, r3, #3
 800ad1a:	f043 0301 	orr.w	r3, r3, #1
 800ad1e:	81a3      	strh	r3, [r4, #12]
 800ad20:	89a3      	ldrh	r3, [r4, #12]
 800ad22:	431d      	orrs	r5, r3
 800ad24:	81a5      	strh	r5, [r4, #12]
 800ad26:	e7cf      	b.n	800acc8 <__smakebuf_r+0x18>

0800ad28 <memmove>:
 800ad28:	4288      	cmp	r0, r1
 800ad2a:	b510      	push	{r4, lr}
 800ad2c:	eb01 0402 	add.w	r4, r1, r2
 800ad30:	d902      	bls.n	800ad38 <memmove+0x10>
 800ad32:	4284      	cmp	r4, r0
 800ad34:	4623      	mov	r3, r4
 800ad36:	d807      	bhi.n	800ad48 <memmove+0x20>
 800ad38:	1e43      	subs	r3, r0, #1
 800ad3a:	42a1      	cmp	r1, r4
 800ad3c:	d008      	beq.n	800ad50 <memmove+0x28>
 800ad3e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ad42:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ad46:	e7f8      	b.n	800ad3a <memmove+0x12>
 800ad48:	4402      	add	r2, r0
 800ad4a:	4601      	mov	r1, r0
 800ad4c:	428a      	cmp	r2, r1
 800ad4e:	d100      	bne.n	800ad52 <memmove+0x2a>
 800ad50:	bd10      	pop	{r4, pc}
 800ad52:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ad56:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ad5a:	e7f7      	b.n	800ad4c <memmove+0x24>

0800ad5c <_fstat_r>:
 800ad5c:	b538      	push	{r3, r4, r5, lr}
 800ad5e:	4d07      	ldr	r5, [pc, #28]	@ (800ad7c <_fstat_r+0x20>)
 800ad60:	2300      	movs	r3, #0
 800ad62:	4604      	mov	r4, r0
 800ad64:	4608      	mov	r0, r1
 800ad66:	4611      	mov	r1, r2
 800ad68:	602b      	str	r3, [r5, #0]
 800ad6a:	f7f6 fc10 	bl	800158e <_fstat>
 800ad6e:	1c43      	adds	r3, r0, #1
 800ad70:	d102      	bne.n	800ad78 <_fstat_r+0x1c>
 800ad72:	682b      	ldr	r3, [r5, #0]
 800ad74:	b103      	cbz	r3, 800ad78 <_fstat_r+0x1c>
 800ad76:	6023      	str	r3, [r4, #0]
 800ad78:	bd38      	pop	{r3, r4, r5, pc}
 800ad7a:	bf00      	nop
 800ad7c:	200056a0 	.word	0x200056a0

0800ad80 <_isatty_r>:
 800ad80:	b538      	push	{r3, r4, r5, lr}
 800ad82:	4d06      	ldr	r5, [pc, #24]	@ (800ad9c <_isatty_r+0x1c>)
 800ad84:	2300      	movs	r3, #0
 800ad86:	4604      	mov	r4, r0
 800ad88:	4608      	mov	r0, r1
 800ad8a:	602b      	str	r3, [r5, #0]
 800ad8c:	f7f6 fc0f 	bl	80015ae <_isatty>
 800ad90:	1c43      	adds	r3, r0, #1
 800ad92:	d102      	bne.n	800ad9a <_isatty_r+0x1a>
 800ad94:	682b      	ldr	r3, [r5, #0]
 800ad96:	b103      	cbz	r3, 800ad9a <_isatty_r+0x1a>
 800ad98:	6023      	str	r3, [r4, #0]
 800ad9a:	bd38      	pop	{r3, r4, r5, pc}
 800ad9c:	200056a0 	.word	0x200056a0

0800ada0 <_sbrk_r>:
 800ada0:	b538      	push	{r3, r4, r5, lr}
 800ada2:	4d06      	ldr	r5, [pc, #24]	@ (800adbc <_sbrk_r+0x1c>)
 800ada4:	2300      	movs	r3, #0
 800ada6:	4604      	mov	r4, r0
 800ada8:	4608      	mov	r0, r1
 800adaa:	602b      	str	r3, [r5, #0]
 800adac:	f7f6 fc18 	bl	80015e0 <_sbrk>
 800adb0:	1c43      	adds	r3, r0, #1
 800adb2:	d102      	bne.n	800adba <_sbrk_r+0x1a>
 800adb4:	682b      	ldr	r3, [r5, #0]
 800adb6:	b103      	cbz	r3, 800adba <_sbrk_r+0x1a>
 800adb8:	6023      	str	r3, [r4, #0]
 800adba:	bd38      	pop	{r3, r4, r5, pc}
 800adbc:	200056a0 	.word	0x200056a0

0800adc0 <_realloc_r>:
 800adc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800adc4:	4607      	mov	r7, r0
 800adc6:	4614      	mov	r4, r2
 800adc8:	460d      	mov	r5, r1
 800adca:	b921      	cbnz	r1, 800add6 <_realloc_r+0x16>
 800adcc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800add0:	4611      	mov	r1, r2
 800add2:	f7ff bb2b 	b.w	800a42c <_malloc_r>
 800add6:	b92a      	cbnz	r2, 800ade4 <_realloc_r+0x24>
 800add8:	f7ff fabc 	bl	800a354 <_free_r>
 800addc:	4625      	mov	r5, r4
 800adde:	4628      	mov	r0, r5
 800ade0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ade4:	f000 f81a 	bl	800ae1c <_malloc_usable_size_r>
 800ade8:	4284      	cmp	r4, r0
 800adea:	4606      	mov	r6, r0
 800adec:	d802      	bhi.n	800adf4 <_realloc_r+0x34>
 800adee:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800adf2:	d8f4      	bhi.n	800adde <_realloc_r+0x1e>
 800adf4:	4621      	mov	r1, r4
 800adf6:	4638      	mov	r0, r7
 800adf8:	f7ff fb18 	bl	800a42c <_malloc_r>
 800adfc:	4680      	mov	r8, r0
 800adfe:	b908      	cbnz	r0, 800ae04 <_realloc_r+0x44>
 800ae00:	4645      	mov	r5, r8
 800ae02:	e7ec      	b.n	800adde <_realloc_r+0x1e>
 800ae04:	42b4      	cmp	r4, r6
 800ae06:	4622      	mov	r2, r4
 800ae08:	4629      	mov	r1, r5
 800ae0a:	bf28      	it	cs
 800ae0c:	4632      	movcs	r2, r6
 800ae0e:	f7ff fa92 	bl	800a336 <memcpy>
 800ae12:	4629      	mov	r1, r5
 800ae14:	4638      	mov	r0, r7
 800ae16:	f7ff fa9d 	bl	800a354 <_free_r>
 800ae1a:	e7f1      	b.n	800ae00 <_realloc_r+0x40>

0800ae1c <_malloc_usable_size_r>:
 800ae1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ae20:	1f18      	subs	r0, r3, #4
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	bfbc      	itt	lt
 800ae26:	580b      	ldrlt	r3, [r1, r0]
 800ae28:	18c0      	addlt	r0, r0, r3
 800ae2a:	4770      	bx	lr

0800ae2c <_init>:
 800ae2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae2e:	bf00      	nop
 800ae30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae32:	bc08      	pop	{r3}
 800ae34:	469e      	mov	lr, r3
 800ae36:	4770      	bx	lr

0800ae38 <_fini>:
 800ae38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae3a:	bf00      	nop
 800ae3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae3e:	bc08      	pop	{r3}
 800ae40:	469e      	mov	lr, r3
 800ae42:	4770      	bx	lr
