Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'sp605_ddr_test'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx16-ftg256-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o sp605_ddr_test_map.ncd sp605_ddr_test.ngd
sp605_ddr_test.pcf 
Target Device  : xc6slx16
Target Package : ftg256
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Sun May 17 09:45:37 2020

Design Summary
--------------
Number of errors:      0
Number of warnings:    3
Slice Logic Utilization:
  Number of Slice Registers:                 1,273 out of  18,224    6%
    Number used as Flip Flops:               1,272
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      1,316 out of   9,112   14%
    Number used as logic:                    1,105 out of   9,112   12%
      Number using O6 output only:             608
      Number using O5 output only:             154
      Number using O5 and O6:                  343
      Number used as ROM:                        0
    Number used as Memory:                     106 out of   2,176    4%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:           106
        Number using O6 output only:            76
        Number using O5 output only:             0
        Number using O5 and O6:                 30
    Number used exclusively as route-thrus:    105
      Number with same-slice register load:     88
      Number with same-slice carry load:        17
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   606 out of   2,278   26%
  Number of MUXCYs used:                       496 out of   4,556   10%
  Number of LUT Flip Flop pairs used:        1,694
    Number with an unused Flip Flop:           586 out of   1,694   34%
    Number with an unused LUT:                 378 out of   1,694   22%
    Number of fully used LUT-FF pairs:         730 out of   1,694   43%
    Number of unique control sets:             140
    Number of slice register sites lost
      to control set restrictions:             591 out of  18,224    3%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       106 out of     186   56%
    Number of LOCed IOBs:                       97 out of     106   91%
    IOB Flip Flops:                              1

Specific Feature Utilization:
  Number of RAMB16BWERs:                         6 out of      32   18%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6%
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       7 out of      16   43%
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25%
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                  18 out of     248    7%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                   18
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        42 out of     248   16%
    Number used as IODELAY2s:                   18
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  47 out of     248   18%
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                   46
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             1 out of       8   12%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                            0 out of      32    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            2 out of       2  100%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.08

Peak Memory Usage:  463 MB
Total REAL time to MAP completion:  25 secs 
Total CPU time to MAP completion:   18 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Timing:3159 - The DCM, disp_clk_crm_i/disp_clk_wizard_i/dcm_clkgen_inst, has the attribute DFS_OSCILLATOR_MODE not set to
   PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these
   clock domains must be constrained using FROM/TO constraints.
WARNING:Pack:1653 - At least one timing constraint is impossible to meet because component delays alone exceed the constraint. A timing
   constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the Timing Analyzer (GUI) or TRCE
   (command line) with the Mapped NCD and PCF files to identify which constraints and paths are failing because of the component delays
   alone. If the failing path(s) is mapped to Xilinx components as expected, consider relaxing the constraint. If it is not mapped to
   components as expected, re-evaluate your HDL and how synthesis is optimizing the path. To allow the tools to bypass this error, set the
   environment variable XIL_TIMING_ALLOW_IMPOSSIBLE to 1.


   For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual; for more information on TRCE,
   consult the Xilinx Command Line Tools User Guide "TRACE" chapter.
WARNING:PhysDesignRules:372 - Gated clock. Clock net CONTROL0<13> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network CONTROL0<35> has no load.
INFO:LIT:395 - The above info message is repeated 26 more times for the
   following (max. 5 shown):
   CONTROL0<34>,
   CONTROL0<33>,
   CONTROL0<32>,
   CONTROL0<31>,
   CONTROL0<30>
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
  50 block(s) removed
  84 block(s) optimized away
  35 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal
"u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register
_slice_d1/reset" is loadless and has been removed.
 Loadless block
"u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_register
_slice_d1/reset" (SFF) removed.
Loadless block "chipscope_icon_i0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[10].U_LUT"
(ROM) removed.
Loadless block "chipscope_icon_i0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[11].U_LUT"
(ROM) removed.
Loadless block "chipscope_icon_i0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[12].U_LUT"
(ROM) removed.
Loadless block "chipscope_icon_i0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[13].U_LUT"
(ROM) removed.
Loadless block "chipscope_icon_i0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[14].U_LUT"
(ROM) removed.
Loadless block "chipscope_icon_i0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT"
(ROM) removed.
Loadless block "chipscope_icon_i0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT"
(ROM) removed.
Loadless block "chipscope_icon_i0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[3].U_LUT"
(ROM) removed.
Loadless block "chipscope_icon_i0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[4].U_LUT"
(ROM) removed.
Loadless block "chipscope_icon_i0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[5].U_LUT"
(ROM) removed.
Loadless block "chipscope_icon_i0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[6].U_LUT"
(ROM) removed.
Loadless block "chipscope_icon_i0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[7].U_LUT"
(ROM) removed.
Loadless block "chipscope_icon_i0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[8].U_LUT"
(ROM) removed.
Loadless block "chipscope_icon_i0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[9].U_LUT"
(ROM) removed.
Loadless block "chipscope_ila_i0/U0/I_NO_D.U_ILA/U_STAT/U_DSR" (ROM) removed.
Loadless block
"chipscope_ila_i0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_B" (ROM)
removed.
The signal "CONTROL0<35>" is sourceless and has been removed.
The signal "CONTROL0<34>" is sourceless and has been removed.
The signal "CONTROL0<33>" is sourceless and has been removed.
The signal "CONTROL0<32>" is sourceless and has been removed.
The signal "CONTROL0<31>" is sourceless and has been removed.
The signal "CONTROL0<30>" is sourceless and has been removed.
The signal "CONTROL0<29>" is sourceless and has been removed.
The signal "CONTROL0<28>" is sourceless and has been removed.
The signal "CONTROL0<27>" is sourceless and has been removed.
The signal "CONTROL0<26>" is sourceless and has been removed.
The signal "CONTROL0<25>" is sourceless and has been removed.
The signal "CONTROL0<24>" is sourceless and has been removed.
The signal "CONTROL0<23>" is sourceless and has been removed.
The signal "CONTROL0<22>" is sourceless and has been removed.
The signal "CONTROL0<21>" is sourceless and has been removed.
The signal "CONTROL0<19>" is sourceless and has been removed.
The signal "CONTROL0<18>" is sourceless and has been removed.
The signal "CONTROL0<17>" is sourceless and has been removed.
The signal "CONTROL0<16>" is sourceless and has been removed.
The signal "CONTROL0<15>" is sourceless and has been removed.
The signal "CONTROL0<11>" is sourceless and has been removed.
The signal "CONTROL0<10>" is sourceless and has been removed.
The signal "CONTROL0<7>" is sourceless and has been removed.
The signal "chipscope_icon_i0/U0/U_ICON/iCOMMAND_SEL<15>" is sourceless and has
been removed.
 Sourceless block
"chipscope_icon_i0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_HCE" (ROM) removed.
 Sourceless block
"chipscope_icon_i0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE" (ROM) removed.
The signal "chipscope_icon_i0/U0/U_ICON/iCOMMAND_SEL<14>" is sourceless and has
been removed.
 Sourceless block
"chipscope_icon_i0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_HCE" (ROM) removed.
 Sourceless block
"chipscope_icon_i0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_LCE" (ROM) removed.
The signal "chipscope_icon_i0/U0/U_ICON/iCOMMAND_SEL<13>" is sourceless and has
been removed.
 Sourceless block
"chipscope_icon_i0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_HCE" (ROM) removed.
 Sourceless block
"chipscope_icon_i0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_LCE" (ROM) removed.
The signal "chipscope_icon_i0/U0/U_ICON/iCOMMAND_SEL<12>" is sourceless and has
been removed.
 Sourceless block
"chipscope_icon_i0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_HCE" (ROM) removed.
 Sourceless block
"chipscope_icon_i0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_LCE" (ROM) removed.
The signal "chipscope_icon_i0/U0/U_ICON/iCOMMAND_SEL<11>" is sourceless and has
been removed.
 Sourceless block
"chipscope_icon_i0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_HCE" (ROM) removed.
 Sourceless block
"chipscope_icon_i0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_LCE" (ROM) removed.
The signal "chipscope_icon_i0/U0/U_ICON/iCOMMAND_SEL<7>" is sourceless and has
been removed.
 Sourceless block
"chipscope_icon_i0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE" (ROM) removed.
 Sourceless block
"chipscope_icon_i0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_LCE" (ROM) removed.
The signal "chipscope_icon_i0/U0/U_ICON/iCOMMAND_SEL<6>" is sourceless and has
been removed.
 Sourceless block
"chipscope_icon_i0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE" (ROM) removed.
 Sourceless block
"chipscope_icon_i0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_LCE" (ROM) removed.
The signal "chipscope_icon_i0/U0/U_ICON/iCOMMAND_SEL<3>" is sourceless and has
been removed.
 Sourceless block
"chipscope_icon_i0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE" (ROM) removed.
 Sourceless block
"chipscope_icon_i0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE" (ROM) removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal
"u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.
axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/cmd_bl_second_n
s<0>" is unused and has been removed.
 Unused block
"u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.
axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/Msub_cmd_bl_sec
ond_ns_xor<0>11_INV_0" (BUF) removed.
The signal
"u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.
axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/next_pending_ns
" is unused and has been removed.
The signal
"u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.
axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/PL_CMD_BL_SECON
D.cmd_bl_second_r<0>" is unused and has been removed.
 Unused block
"u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE.
axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/PL_CMD_BL_SECON
D.cmd_bl_second_r_0" (FF) removed.
Unused block "chipscope_icon_i0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[11].U_LUT"
(ROM) removed.
Unused block "chipscope_icon_i0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[12].U_LUT"
(ROM) removed.
Unused block "chipscope_icon_i0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[13].U_LUT"
(ROM) removed.
Unused block "chipscope_icon_i0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[14].U_LUT"
(ROM) removed.
Unused block "chipscope_icon_i0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[15].U_LUT"
(ROM) removed.
Unused block "chipscope_icon_i0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT"
(ROM) removed.
Unused block "chipscope_icon_i0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[6].U_LUT"
(ROM) removed.
Unused block "chipscope_icon_i0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[7].U_LUT"
(ROM) removed.
Unused block "chipscope_icon_i0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_HCE"
(ROM) removed.
Unused block "chipscope_icon_i0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE"
(ROM) removed.
Unused block "chipscope_icon_i0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE"
(ROM) removed.
Unused block "chipscope_icon_i0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[4].U_HCE"
(ROM) removed.
Unused block "chipscope_icon_i0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE"
(ROM) removed.
Unused block "chipscope_icon_i0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_HCE"
(ROM) removed.
Unused block "chipscope_icon_i0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_HCE"
(ROM) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
GND 		chipscope_icon_i0/XST_GND
VCC 		chipscope_icon_i0/XST_VCC
LUT4 		chipscope_ila_i0/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[6].I_STAT.U_STAT
   optimized to 0
GND 		chipscope_ila_i0/XST_GND
VCC 		chipscope_ila_i0/XST_VCC
LUT4
		u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE
.axi_mcb_ar_channel_0/Mmux_r_length11
   optimized to 1
LUT3
		u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE
.axi_mcb_ar_channel_0/Mmux_r_length21
   optimized to 1
FD
		u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE
.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axburst_d1
   optimized to 0
LUT5
		u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE
.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/next_pending_n
s1
   optimized to 0
FD
		u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE
.axi_mcb_ar_channel_0/axi_mcb_cmd_translator_0/axi_mcb_wrap_cmd_0/next_pending_r
   optimized to 0
LUT3
		u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/READ_BUNDLE
.axi_mcb_r_channel_0/length_is_zero_i<3>11
   optimized to 0
LUT5
		u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_CMD_ARB
ITER.axi_mcb_cmd_arbiter_0/cmd_bl_i<0>1
   optimized to 1
LUT4
		u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_CMD_ARB
ITER.axi_mcb_cmd_arbiter_0/cmd_bl_i<3>1
   optimized to 1
LUT4
		u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/USE_CMD_ARB
ITER.axi_mcb_cmd_arbiter_0/cmd_byte_addr_i<6>1
   optimized to 0
FD
		u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/WRITE_BUNDL
E.axi_mcb_aw_channel_0/axi_mcb_cmd_translator_0/axburst_d1
   optimized to 0
FDE
		u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb/axi_registe
r_slice_d3/ar_pipe/storage_data1_38
   optimized to 0
FDE
		u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_ca
lib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/dat
a_reg_7
   optimized to 0
FDE
		u_mig_39_2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_ca
lib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller
/data_reg_7
   optimized to 0

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 11 - Timing Report
--------------------------
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_disp_clk_crm_i_disp_clk_wizard_i_clkfx | SETUP       |    -0.423ns|    16.346ns|      17|        6083
   = PERIOD TIMEGRP "disp_clk_crm_i_disp_cl | HOLD        |     0.199ns|            |       0|           0
  k_wizard_i_clkfx" TS_u_mig_39_2_memc3_inf |             |            |            |        |            
  rastructure_inst_disp_clk_in / 6.45833333 |             |            |            |        |            
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_u_mig_39_2_memc3_infrastructure_inst_i | SETUP       |     0.172ns|     6.547ns|       0|           0
  pu_clk_in = PERIOD TIMEGRP "u_mig_39_2_me | HOLD        |     0.071ns|            |       0|           0
  mc3_infrastructure_inst_ipu_clk_in" TS_SY |             |            |            |        |            
  S_CLK3 / 5.4 HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_u_mig_39_2_memc3_infrastructure_inst_d | SETUP       |     0.187ns|    34.952ns|       0|           0
  isp_clk_in = PERIOD TIMEGRP "u_mig_39_2_m | HOLD        |     0.257ns|            |       0|           0
  emc3_infrastructure_inst_disp_clk_in" TS_ |             |            |            |        |            
  SYS_CLK3 HIGH 50%                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_u_mig_39_2_memc3_infrastructure_inst_c | MINPERIOD   |     0.232ns|     1.249ns|       0|           0
  lk_2x_180 = PERIOD TIMEGRP "u_mig_39_2_me |             |            |            |        |            
  mc3_infrastructure_inst_clk_2x_180" TS_SY |             |            |            |        |            
  S_CLK3 / 27 PHASE 0.740740741 ns HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_u_mig_39_2_memc3_infrastructure_inst_c | MINPERIOD   |     0.232ns|     1.249ns|       0|           0
  lk_2x_0 = PERIOD TIMEGRP "u_mig_39_2_memc |             |            |            |        |            
  3_infrastructure_inst_clk_2x_0" TS_SYS_CL |             |            |            |        |            
  K3 / 27 HIGH 50%                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_SYS_CLK3 = PERIOD TIMEGRP "SYS_CLK3" 4 | MINLOWPULSE |    30.000ns|    10.000ns|       0|           0
  0 ns HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_u_mig_39_2_memc3_infrastructure_inst_c | SETUP       |     0.769ns|     3.232ns|       0|           0
  lk0_bufg_in = PERIOD TIMEGRP "u_mig_39_2_ | HOLD        |     0.060ns|            |       0|           0
  memc3_infrastructure_inst_clk0_bufg_in" T |             |            |            |        |            
  S_SYS_CLK3 / 6.75 HIGH 50%                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_u_mig_39_2_memc3_infrastructure_inst_m | SETUP       |     9.244ns|     2.607ns|       0|           0
  cb_drp_clk_bufg_in = PERIOD TIMEGRP "u_mi | HOLD        |     0.060ns|            |       0|           0
  g_39_2_memc3_infrastructure_inst_mcb_drp_ |             |            |            |        |            
  clk_bufg_in" TS_SYS_CLK3 / 3.375 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_SYS_CLK3
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK3                    |     40.000ns|     10.000ns|    105.568ns|            0|           17|            0|        46480|
| TS_u_mig_39_2_memc3_infrastruc|     11.852ns|      2.607ns|          N/A|            0|            0|        24179|            0|
| ture_inst_mcb_drp_clk_bufg_in |             |             |             |             |             |             |             |
| TS_u_mig_39_2_memc3_infrastruc|      1.481ns|      1.249ns|          N/A|            0|            0|            0|            0|
| ture_inst_clk_2x_180          |             |             |             |             |             |             |             |
| TS_u_mig_39_2_memc3_infrastruc|     40.000ns|     34.952ns|    105.568ns|            0|           17|           49|         2678|
| ture_inst_disp_clk_in         |             |             |             |             |             |             |             |
|  TS_disp_clk_crm_i_disp_clk_wi|      6.194ns|     16.346ns|          N/A|           17|            0|         2678|            0|
|  zard_i_clkfx                 |             |             |             |             |             |             |             |
| TS_u_mig_39_2_memc3_infrastruc|      1.481ns|      1.249ns|          N/A|            0|            0|            0|            0|
| ture_inst_clk_2x_0            |             |             |             |             |             |             |             |
| TS_u_mig_39_2_memc3_infrastruc|      7.407ns|      6.547ns|          N/A|            0|            0|          376|            0|
| ture_inst_ipu_clk_in          |             |             |             |             |             |             |             |
| TS_u_mig_39_2_memc3_infrastruc|      5.926ns|      3.232ns|          N/A|            0|            0|        19198|            0|
| ture_inst_clk0_bufg_in        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.



Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| SPI_CLK                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SPI_CS0                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SPI_CS1                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SPI_MISO                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SPI_MOSI                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| c3_sys_clk                         | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| c3_sys_rst_i                       | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| mcb3_dram_a<0>                     | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<1>                     | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<2>                     | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<3>                     | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<4>                     | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<5>                     | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<6>                     | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<7>                     | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<8>                     | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<9>                     | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<10>                    | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<11>                    | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_a<12>                    | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_ba<0>                    | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_ba<1>                    | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_ba<2>                    | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_cas_n                    | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_ck                       | IOB              | OUTPUT    | DIFF_SSTL15_II       |       |          |      | OSERDES      |          |          |
| mcb3_dram_ck_n                     | IOB              | OUTPUT    | DIFF_SSTL15_II       |       |          |      | OSERDES      |          |          |
| mcb3_dram_cke                      | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_dm                       | IOB              | OUTPUT    | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<0>                    | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<1>                    | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<2>                    | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<3>                    | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<4>                    | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<5>                    | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<6>                    | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<7>                    | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<8>                    | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<9>                    | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<10>                   | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<11>                   | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<12>                   | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<13>                   | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<14>                   | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dq<15>                   | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_dqs                      | IOB              | BIDIR     | DIFF_SSTL15_II       |       |          |      |              | PULLDOWN |          |
| mcb3_dram_dqs_n                    | IOB              | BIDIR     | DIFF_SSTL15_II       |       |          |      |              | PULLUP   |          |
| mcb3_dram_odt                      | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_ras_n                    | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_dram_reset_n                  | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW | OSERDES      |          |          |
| mcb3_dram_udm                      | IOB              | OUTPUT    | SSTL15_II            |       |          |      |              |          |          |
| mcb3_dram_udqs                     | IOB              | BIDIR     | DIFF_SSTL15_II       |       |          |      |              | PULLDOWN |          |
| mcb3_dram_udqs_n                   | IOB              | BIDIR     | DIFF_SSTL15_II       |       |          |      |              | PULLUP   |          |
| mcb3_dram_we_n                     | IOB              | OUTPUT    | SSTL15_II            |       |          |      | OSERDES      |          |          |
| mcb3_rzq                           | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          | DEFAULT  |
| mcb3_zio                           | IOB              | BIDIR     | SSTL15_II            |       |          |      |              |          | DEFAULT  |
| mcu_irq                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| rgb_de                             | IOB              | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          |          |
| rgb_hsync                          | IOB              | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          |          |
| rgb_pclk                           | IOB              | OUTPUT    | LVCMOS33             |       | 4        | SLOW | ODDR         |          |          |
| rgb_pdata<0>                       | IOB              | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          |          |
| rgb_pdata<1>                       | IOB              | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          |          |
| rgb_pdata<2>                       | IOB              | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          |          |
| rgb_pdata<3>                       | IOB              | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          |          |
| rgb_pdata<4>                       | IOB              | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          |          |
| rgb_pdata<5>                       | IOB              | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          |          |
| rgb_pdata<6>                       | IOB              | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          |          |
| rgb_pdata<7>                       | IOB              | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          |          |
| rgb_pdata<8>                       | IOB              | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          |          |
| rgb_pdata<9>                       | IOB              | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          |          |
| rgb_pdata<10>                      | IOB              | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          |          |
| rgb_pdata<11>                      | IOB              | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          |          |
| rgb_pdata<12>                      | IOB              | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          |          |
| rgb_pdata<13>                      | IOB              | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          |          |
| rgb_pdata<14>                      | IOB              | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          |          |
| rgb_pdata<15>                      | IOB              | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          |          |
| rgb_pdata<16>                      | IOB              | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          |          |
| rgb_pdata<17>                      | IOB              | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          |          |
| rgb_pdata<18>                      | IOB              | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          |          |
| rgb_pdata<19>                      | IOB              | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          |          |
| rgb_pdata<20>                      | IOB              | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          |          |
| rgb_pdata<21>                      | IOB              | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          |          |
| rgb_pdata<22>                      | IOB              | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          |          |
| rgb_pdata<23>                      | IOB              | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          |          |
| rgb_vsync                          | IOB              | OUTPUT    | LVCMOS33             |       | 4        | SLOW |              |          |          |
| rxa_clk_n                          | IOB              | INPUT     | LVDS_33              | TRUE  |          |      |              |          |          |
| rxa_clk_p                          | IOB              | INPUT     | LVDS_33              | TRUE  |          |      | ISERDES      |          | VARIABLE |
| rxa_d0_n                           | IOB              | INPUT     | LVDS_33              | TRUE  |          |      |              |          |          |
| rxa_d0_p                           | IOB              | INPUT     | LVDS_33              | TRUE  |          |      | ISERDES      |          | DIFF_PHA |
| rxa_d1_n                           | IOB              | INPUT     | LVDS_33              | TRUE  |          |      |              |          |          |
| rxa_d1_p                           | IOB              | INPUT     | LVDS_33              | TRUE  |          |      | ISERDES      |          | DIFF_PHA |
| rxa_d2_n                           | IOB              | INPUT     | LVDS_33              | TRUE  |          |      |              |          |          |
| rxa_d2_p                           | IOB              | INPUT     | LVDS_33              | TRUE  |          |      | ISERDES      |          | DIFF_PHA |
| rxa_d3_n                           | IOB              | INPUT     | LVDS_33              | TRUE  |          |      |              |          |          |
| rxa_d3_p                           | IOB              | INPUT     | LVDS_33              | TRUE  |          |      | ISERDES      |          | DIFF_PHA |
| rxb_d0_n                           | IOB              | INPUT     | LVDS_33              | TRUE  |          |      |              |          |          |
| rxb_d0_p                           | IOB              | INPUT     | LVDS_33              | TRUE  |          |      | ISERDES      |          | DIFF_PHA |
| rxb_d1_n                           | IOB              | INPUT     | LVDS_33              | TRUE  |          |      |              |          |          |
| rxb_d1_p                           | IOB              | INPUT     | LVDS_33              | TRUE  |          |      | ISERDES      |          | DIFF_PHA |
| rxb_d2_n                           | IOB              | INPUT     | LVDS_33              | TRUE  |          |      |              |          |          |
| rxb_d2_p                           | IOB              | INPUT     | LVDS_33              | TRUE  |          |      | ISERDES      |          | DIFF_PHA |
| rxb_d3_n                           | IOB              | INPUT     | LVDS_33              | TRUE  |          |      |              |          |          |
| rxb_d3_p                           | IOB              | INPUT     | LVDS_33              | TRUE  |          |      | ISERDES      |          | DIFF_PHA |
| sf_ce                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sf_miso                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sf_mosi                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sf_sclk                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
