<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated   -->
<!--     by the Xilinx ISE software.  Any direct editing or        -->
<!--     changes made to this file may result in unpredictable     -->
<!--     behavior or data corruption.  It is strongly advised that -->
<!--     users do not edit the contents of this file.              -->
<!--                                                               -->
<!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.    -->

<messages>
<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Audio_Wing/Audio_Wing.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Benchy/BENCHY_sa_SumpBlaze_LogicAnalyzer8.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Benchy/BENCHY_sa_SumpBlaze_LogicAnalyzer8_jtag.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Benchy/BRAM6k36bit.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Benchy/BRAM8k36bit.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Benchy/Mem_Gen_36bit.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Benchy/clockman_papilio.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Benchy/controller.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Benchy/core.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Benchy/decoder.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Benchy/demux.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Benchy/eia232.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Benchy/filter.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Benchy/flags.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Benchy/group_selector.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Benchy/muldex.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Benchy/muldex_16.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Benchy/muldex_8.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Benchy/prescaler.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Benchy/receiver.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Benchy/rle.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Benchy/rle_enc.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Benchy/rle_fmt.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Benchy/sampler.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Benchy/spi_receiver.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Benchy/spi_slave.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Benchy/spi_transmitter.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Benchy/sram_bram.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Benchy/stage.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Benchy/sync.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Benchy/testmode.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Benchy/transmitter.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Benchy/trigger.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Clocks/clk_32to100_dcm.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Clocks/clk_32to100_pll.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Clocks/clk_32to200_pll.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Clocks/clk_32to25_dcm.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Clocks/clk_32to288_dcm.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Clocks/clk_32to300_pll.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Clocks/clk_32to350_pll.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Clocks/clk_32to400_pll.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Clocks/clk_32to50_dcm.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Clocks/clk_32to800_pll.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Clocks/clk_32to960_pll.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/HQVGA/HQVGA.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/HQVGA/HQVGA_char_ram_8x8_sp.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/HQVGA/generic_dp_ram.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/HQVGA/zpuino_vga_ram.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Papilio_Hardware/Arcade_MegaWing_Pinout.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Papilio_Hardware/Computing_Shield_Pinout.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Papilio_Hardware/LogicStart_MegaWing_Pinout.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Papilio_Hardware/LogicStart_Shield_Pinout.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Papilio_Hardware/Papilio_DUO_Wing_Pinout.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Papilio_Hardware/Papilio_Default_Pinout.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Papilio_Hardware/Papilio_Default_Wing_Pinout.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Papilio_Hardware/Wing_Analog.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Papilio_Hardware/Wing_Audio.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Papilio_Hardware/Wing_GPIO.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/Papilio_Hardware/Wing_VGA8.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/VGA_Wing/VGA_Wing.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/ZPUino_2/ZPUino_Papilio_One_250K_V2.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/ZPUino_2/ZPUino_Papilio_One_500K_V2.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/ZPUino_2/ZPUino_Papilio_Pro_V2.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/ZPUino_2/pad.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/ZPUino_2/sdram_hamster.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/ZPUino_2/sdram_wrap.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_sa_audiomixer.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_sa_sigmadeltaDAC.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_wb_YM2149.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_wb_passthrough.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_wb_pokey.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_wb_sid6581.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/ZPUino_Wishbone_Peripherals/COMM_zpuino_wb_SPI.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/ZPUino_Wishbone_Peripherals/COMM_zpuino_wb_UART.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/ZPUino_Wishbone_Peripherals/MISC_zpuino_sa_splitter2.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/ZPUino_Wishbone_Peripherals/MISC_zpuino_sa_splitter4.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/ZPUino_Wishbone_Peripherals/MISC_zpuino_wb_SevenSeg.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/ZPUino_Wishbone_Peripherals/VIDEO_zpuino_wb_vga_zxspectrum.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/ZPUino_Wishbone_Peripherals/Wishbone_Empty_Slot.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/ZPUino_Wishbone_Peripherals/fifo.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/ZPUino_Wishbone_Peripherals/prescaler.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/ZPUino_Wishbone_Peripherals/sid_6581.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/ZPUino_Wishbone_Peripherals/sid_coeffs.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/ZPUino_Wishbone_Peripherals/sid_components.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/ZPUino_Wishbone_Peripherals/sid_filters.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/ZPUino_Wishbone_Peripherals/sid_voice.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/ZPUino_Wishbone_Peripherals/spi.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/ZPUino_Wishbone_Peripherals/spiclkgen.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/ZPUino_Wishbone_Peripherals/tx_unit.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/ZPUino_Wishbone_Peripherals/uart_brgen.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/ZPUino_Wishbone_Peripherals/zpuino_uart_mv_filter.vhd&quot; into library DesignLab</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Dropbox/GadgetFactory_Engineering/DesignLab_Examples/libraries/ZPUino_Wishbone_Peripherals/zpuino_uart_rx.vhd&quot; into library DesignLab</arg>
</msg>

</messages>

