Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date             : Tue Jan 05 19:54:18 2016
| Host             : SP-W7X64-VM running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file kc705_ethernet_rgmii_example_design_power_routed.rpt -pb kc705_ethernet_rgmii_example_design_power_summary_routed.pb
| Design           : kc705_ethernet_rgmii_example_design
| Device           : xc7k325tffg900-2
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.146 |
| Dynamic (W)              | 1.972 |
| Device Static (W)        | 0.174 |
| Total Off-Chip Power (W) | 0.447 |
| Effective TJA (C/W)      | 1.8   |
| Max Ambient (C)          | 81.2  |
| Junction Temperature (C) | 28.8  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.097 |       57 |       --- |             --- |
| Slice Logic              |     0.056 |    34290 |       --- |             --- |
|   LUT as Logic           |     0.048 |    12581 |    203800 |            6.17 |
|   LUT as Distributed RAM |     0.005 |     1780 |     64000 |            2.78 |
|   Register               |     0.002 |    13190 |    407600 |            3.23 |
|   CARRY4                 |    <0.001 |      245 |     50950 |            0.48 |
|   LUT as Shift Register  |    <0.001 |      561 |     64000 |            0.87 |
|   F7/F8 Muxes            |    <0.001 |      546 |    203800 |            0.26 |
|   Others                 |    <0.001 |      426 |       --- |             --- |
| Signals                  |     0.071 |    25871 |       --- |             --- |
| Block RAM                |     0.005 |      2.5 |       445 |            0.56 |
| MMCM                     |     0.290 |        3 |        10 |           30.00 |
| PLL                      |     0.090 |        1 |        10 |           10.00 |
| I/O                      |     1.019 |      152 |       500 |           30.40 |
| PHASER                   |     0.340 |        3 |       --- |             --- |
|   PHASER_OUT             |     0.126 |       11 |       --- |             --- |
|   PHASER_IN              |     0.082 |        8 |       --- |             --- |
|   PHASER_REF             |     0.071 |        3 |       --- |             --- |
|   PHY_CONTROL            |     0.032 |        3 |       --- |             --- |
|   OUT_FIFO               |     0.020 |       11 |       --- |             --- |
|   IN_FIFO                |     0.009 |        8 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.174 |          |           |                 |
| Total                    |     2.146 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.411 |       0.332 |      0.079 |
| Vccaux    |       1.800 |     0.586 |       0.558 |      0.029 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.009 |       0.008 |      0.001 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.709 |       0.708 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock             | Domain                                                                                                                                                                                                             | Constraint (ns) |
+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clkout0_1         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0                                                                                                                                |             8.0 |
| oserdes_clkdiv_19 | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv |             5.0 |
| iserdes_clk_14    | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk    |             2.5 |
| iserdes_clkdiv_10 | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv |             5.0 |
| clk_pll_i_1       | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                              |            10.0 |
| oserdes_clkdiv_20 | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv |             5.0 |
| oserdes_clkdiv_17 | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv |            10.0 |
| iserdes_clkdiv_11 | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv |             5.0 |
| clkout1_1         | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1                                                                                                                                |             8.0 |
| oserdes_clk_21    | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk    |             2.5 |
| oserdes_clkdiv_11 | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv |             5.0 |
| iserdes_clkdiv_14 | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv |             5.0 |
| oserdes_clkdiv_13 | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv |             5.0 |
| clkfbout_1        | trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkfbout                                                                                                                               |             8.0 |
| iserdes_clkdiv_8  | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv |             5.0 |
| iserdes_clkdiv_13 | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv |             5.0 |
| iserdes_clk_15    | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk    |             2.5 |
| oserdes_clkdiv_12 | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv |             5.0 |
| oserdes_clk_20    | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk    |             2.5 |
| oserdes_clkdiv_21 | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv |             5.0 |
| oserdes_clkdiv_16 | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv |            10.0 |
| oserdes_clkdiv_18 | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv |             5.0 |
| iserdes_clkdiv_12 | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv |             5.0 |
| oserdes_clkdiv_15 | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv |            10.0 |
| iserdes_clkdiv_9  | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv |             5.0 |
| oserdes_clkdiv_14 | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv |             5.0 |
| iserdes_clkdiv_15 | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv |             5.0 |
| oserdes_clk_15    | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk    |             2.5 |
| iserdes_clk_11    | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk    |             2.5 |
| oserdes_clk_13    | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk    |             2.5 |
| oserdes_clk_14    | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk    |             2.5 |
| iserdes_clk_8     | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk    |             2.5 |
| oserdes_clk_16    | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk    |             2.5 |
| oserdes_clk_11    | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk    |             2.5 |
| iserdes_clk_10    | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk    |             2.5 |
| oserdes_clk_18    | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk    |             2.5 |
| oserdes_clk_17    | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk    |             2.5 |
| iserdes_clk_9     | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk    |             2.5 |
| oserdes_clk_19    | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk    |             2.5 |
| iserdes_clk_12    | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk    |             2.5 |
| oserdes_clk_12    | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk    |             2.5 |
| sync_pulse_1      | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                             |            40.0 |
| pll_clk3_out_1    | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                           |            10.0 |
| iserdes_clk_13    | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk    |             2.5 |
| clkout2           | example_clocks/clock_generator/clkout2                                                                                                                                                                             |             5.0 |
| clkout0           | example_clocks/clock_generator/clkout0                                                                                                                                                                             |             8.0 |
| sys_clk_p         | sys_clk_p                                                                                                                                                                                                          |             5.0 |
| rgmii_rxc         | rgmii_rxc                                                                                                                                                                                                          |             8.0 |
| clkfbout          | example_clocks/clock_generator/clkfbout                                                                                                                                                                            |             5.0 |
| clkout1           | example_clocks/clock_generator/clkout1                                                                                                                                                                             |            10.0 |
| pll_clkfbout_1    | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                           |             5.0 |
| freq_refclk_1     | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                            |             2.5 |
| mem_refclk_1      | u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                             |             2.5 |
| clk_in_p          | clk_in_p                                                                                                                                                                                                           |             5.0 |
+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------+-----------+
| Name                                                                       | Power (W) |
+----------------------------------------------------------------------------+-----------+
| kc705_ethernet_rgmii_example_design                                        |     1.972 |
|   axi_lite_controller                                                      |     0.003 |
|     update_speed_sync_inst                                                 |    <0.001 |
|   basic_pat_gen_inst                                                       |     0.007 |
|     address_swap_inst                                                      |     0.002 |
|       ram_loop[0].RAM64X1D_inst                                            |    <0.001 |
|       ram_loop[1].RAM64X1D_inst                                            |    <0.001 |
|       ram_loop[2].RAM64X1D_inst                                            |    <0.001 |
|       ram_loop[3].RAM64X1D_inst                                            |    <0.001 |
|       ram_loop[4].RAM64X1D_inst                                            |    <0.001 |
|       ram_loop[5].RAM64X1D_inst                                            |    <0.001 |
|       ram_loop[6].RAM64X1D_inst                                            |    <0.001 |
|       ram_loop[7].RAM64X1D_inst                                            |    <0.001 |
|       ram_loop[8].RAM64X1D_inst                                            |    <0.001 |
|     axi_pat_check_inst                                                     |     0.001 |
|     axi_pat_gen_inst                                                       |     0.002 |
|     axi_pipe_inst                                                          |     0.001 |
|       RAM64X1D_inst_last                                                   |    <0.001 |
|       ram_loop[0].RAM64X1D_inst                                            |    <0.001 |
|       ram_loop[1].RAM64X1D_inst                                            |    <0.001 |
|       ram_loop[2].RAM64X1D_inst                                            |    <0.001 |
|       ram_loop[3].RAM64X1D_inst                                            |    <0.001 |
|       ram_loop[4].RAM64X1D_inst                                            |    <0.001 |
|       ram_loop[5].RAM64X1D_inst                                            |    <0.001 |
|       ram_loop[6].RAM64X1D_inst                                            |    <0.001 |
|       ram_loop[7].RAM64X1D_inst                                            |    <0.001 |
|   example_clocks                                                           |     0.115 |
|     clock_generator                                                        |     0.109 |
|     lock_sync                                                              |    <0.001 |
|     mmcm_reset_gen                                                         |    <0.001 |
|   example_resets                                                           |    <0.001 |
|     axi_lite_reset_gen                                                     |    <0.001 |
|     chk_reset_gen                                                          |    <0.001 |
|     dcm_sync                                                               |    <0.001 |
|     glbl_reset_gen                                                         |    <0.001 |
|     gtx_reset_gen                                                          |    <0.001 |
|   rx_stats_sync                                                            |    <0.001 |
|   trimac_fifo_block                                                        |     0.152 |
|     rx_mac_reset_gen                                                       |    <0.001 |
|     trimac_sup_block                                                       |     0.140 |
|       tri_mode_ethernet_mac_i                                              |     0.051 |
|         inst                                                               |     0.051 |
|           axi4_lite_ipif                                                   |     0.001 |
|             axi_lite_top                                                   |     0.001 |
|               I_SLAVE_ATTACHMENT                                           |     0.001 |
|                 DATA_PHASE_WDT.I_DPTO_COUNTER                              |    <0.001 |
|                 I_DECODER                                                  |    <0.001 |
|           enable_gen                                                       |     0.002 |
|             reset90gen                                                     |    <0.001 |
|             txspeedis100gen                                                |    <0.001 |
|             txspeedis10100gen                                              |    <0.001 |
|           kc705_ethernet_rgmii_core                                        |     0.021 |
|             addr_filter_top                                                |     0.003 |
|               address_filter_inst                                          |     0.002 |
|                 addr_regs.unicast_address_compare                          |    <0.001 |
|                   byte_wide_ram[0].header_compare_dist_ram                 |    <0.001 |
|                   byte_wide_ram[0].header_field_dist_ram                   |    <0.001 |
|                   byte_wide_ram[1].header_compare_dist_ram                 |    <0.001 |
|                   byte_wide_ram[1].header_field_dist_ram                   |    <0.001 |
|                   byte_wide_ram[2].header_compare_dist_ram                 |    <0.001 |
|                   byte_wide_ram[2].header_field_dist_ram                   |    <0.001 |
|                   byte_wide_ram[3].header_compare_dist_ram                 |    <0.001 |
|                   byte_wide_ram[3].header_field_dist_ram                   |    <0.001 |
|                   byte_wide_ram[4].header_compare_dist_ram                 |    <0.001 |
|                   byte_wide_ram[4].header_field_dist_ram                   |    <0.001 |
|                   byte_wide_ram[5].header_compare_dist_ram                 |    <0.001 |
|                   byte_wide_ram[5].header_field_dist_ram                   |    <0.001 |
|                   byte_wide_ram[6].header_compare_dist_ram                 |    <0.001 |
|                   byte_wide_ram[6].header_field_dist_ram                   |    <0.001 |
|                   byte_wide_ram[7].header_compare_dist_ram                 |    <0.001 |
|                   byte_wide_ram[7].header_field_dist_ram                   |    <0.001 |
|                 byte_wide_ram[0].header_field_dist_ram                     |    <0.001 |
|                 byte_wide_ram[1].header_field_dist_ram                     |    <0.001 |
|                 byte_wide_ram[2].header_field_dist_ram                     |    <0.001 |
|                 byte_wide_ram[3].header_field_dist_ram                     |    <0.001 |
|                 byte_wide_ram[4].header_field_dist_ram                     |    <0.001 |
|                 byte_wide_ram[5].header_field_dist_ram                     |    <0.001 |
|                 byte_wide_ram[6].header_field_dist_ram                     |    <0.001 |
|                 byte_wide_ram[7].header_field_dist_ram                     |    <0.001 |
|                 resync_promiscuous_mode                                    |    <0.001 |
|                 sync_update                                                |    <0.001 |
|             flow                                                           |     0.004 |
|               pfc_tx                                                       |    <0.001 |
|               rx                                                           |    <0.001 |
|               rx_pause                                                     |    <0.001 |
|               sync_rx_duplex                                               |    <0.001 |
|               sync_rx_enable                                               |    <0.001 |
|               sync_tx_duplex                                               |    <0.001 |
|               sync_tx_enable                                               |    <0.001 |
|               tx                                                           |     0.002 |
|               tx_pause                                                     |    <0.001 |
|                 sync_good_rx                                               |    <0.001 |
|             gmii_mii_rx_gen                                                |    <0.001 |
|             gmii_mii_tx_gen                                                |    <0.001 |
|             intc_control.intc                                              |    <0.001 |
|               gen_sync[0].sync_request                                     |    <0.001 |
|             ipic_mux_inst                                                  |    <0.001 |
|             man_block.managen                                              |     0.004 |
|               conf                                                         |     0.002 |
|               phy                                                          |     0.001 |
|             man_reset.sync_mgmt_reset_host_i                               |    <0.001 |
|             rx_axi_shim                                                    |    <0.001 |
|             rxgen                                                          |     0.003 |
|               FCS_CHECK                                                    |    <0.001 |
|               FRAME_CHECKER                                                |    <0.001 |
|               FRAME_DECODER                                                |    <0.001 |
|               RX_SM                                                        |    <0.001 |
|             sync_rx_reset_i                                                |    <0.001 |
|             sync_tx_reset_i                                                |    <0.001 |
|             tx_axi_intf.tx_axi_shim                                        |     0.002 |
|             txgen                                                          |     0.004 |
|               TX_SM1                                                       |     0.004 |
|                 CRCGEN                                                     |    <0.001 |
|           rgmii_interface                                                  |     0.026 |
|             mdio_iobuf                                                     |     0.000 |
|           rxspeedis10100gen                                                |    <0.001 |
|           tx_reset90_sync                                                  |    <0.001 |
|       tri_mode_ethernet_mac_support_clocking_i                             |     0.087 |
|       tri_mode_ethernet_mac_support_resets_i                               |     0.002 |
|         gtx_mmcm_reset_gen                                                 |    <0.001 |
|         idelayctrl_reset_gen                                               |    <0.001 |
|         lock_sync                                                          |    <0.001 |
|     tx_mac_reset_gen                                                       |    <0.001 |
|     user_side_FIFO                                                         |     0.012 |
|       rx_fifo_i                                                            |     0.005 |
|         resync_wr_store_frame_tog                                          |    <0.001 |
|         rx_ramgen_i                                                        |     0.002 |
|         sync_rd_addr_tog                                                   |    <0.001 |
|       tx_fifo_i                                                            |     0.007 |
|         resync_fif_valid_tog                                               |    <0.001 |
|         resync_rd_tran_frame_tog                                           |    <0.001 |
|         resync_rd_txfer_tog                                                |    <0.001 |
|         resync_wr_frame_in_fifo                                            |    <0.001 |
|         resync_wr_frames_in_fifo                                           |    <0.001 |
|         tx_ramgen_i                                                        |     0.003 |
|   tx_stats_sync                                                            |    <0.001 |
|   u_mig_example_top                                                        |     1.688 |
|     u_axi4_tg_inst                                                         |     0.014 |
|       axi4_wrapper_inst                                                    |     0.009 |
|       traffic_gen_inst                                                     |     0.004 |
|         addr_gen_inst                                                      |    <0.001 |
|         blen_gen_inst                                                      |    <0.001 |
|         data_gen_chk_inst                                                  |     0.003 |
|     u_mig_7series_0                                                        |     1.674 |
|       u_mig_7series_0_mig                                                  |     1.674 |
|         temp_mon_enabled.u_tempmon                                         |     0.008 |
|         u_ddr3_clk_ibuf                                                    |     0.007 |
|         u_ddr3_infrastructure                                              |     0.186 |
|         u_iodelay_ctrl                                                     |     0.002 |
|         u_memc_ui_top_axi                                                  |     1.472 |
|           mem_intfc0                                                       |     1.423 |
|             ddr_phy_top0                                                   |     1.412 |
|               u_ddr_calib_top                                              |     0.059 |
|                 ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                |     0.009 |
|                 ddr_phy_tempmon_0                                          |     0.001 |
|                 dqsfind_calib_right.u_ddr_phy_dqs_found_cal                |     0.003 |
|                 mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                  |    <0.001 |
|                 mb_wrlvl_inst.u_ddr_phy_wrlvl                              |     0.006 |
|                 oclk_calib.u_ddr_phy_oclkdelay_cal                         |     0.004 |
|                 u_ddr_phy_init                                             |     0.017 |
|                 u_ddr_phy_rdlvl                                            |     0.009 |
|                 u_ddr_phy_wrcal                                            |     0.002 |
|                 u_ddr_prbs_gen                                             |     0.005 |
|               u_ddr_mc_phy_wrapper                                         |     1.353 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq                 |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[10].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[11].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[12].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[13].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[14].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[15].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[16].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[17].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[18].u_iobuf_dq                |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[19].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[1].u_iobuf_dq                 |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[20].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[21].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[22].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[23].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[24].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[25].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[26].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[27].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[28].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[29].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[2].u_iobuf_dq                 |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[30].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[31].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[32].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[33].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[34].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[35].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[36].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[37].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[38].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[39].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[3].u_iobuf_dq                 |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[40].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[41].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[42].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[43].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[44].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[45].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[46].u_iobuf_dq                |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[47].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[48].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[49].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[4].u_iobuf_dq                 |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[50].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[51].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[52].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[53].u_iobuf_dq                |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[54].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[55].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[56].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[57].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[58].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[59].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[5].u_iobuf_dq                 |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[60].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[61].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[62].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[63].u_iobuf_dq                |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[6].u_iobuf_dq                 |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[7].u_iobuf_dq                 |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[8].u_iobuf_dq                 |     0.008 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[9].u_iobuf_dq                 |     0.008 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs |     0.016 |
|                   IBUFDS                                                   |     0.013 |
|                   OBUFTDS                                                  |     0.003 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs |     0.016 |
|                   IBUFDS                                                   |     0.013 |
|                   OBUFTDS                                                  |     0.003 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs |     0.016 |
|                   IBUFDS                                                   |     0.013 |
|                   OBUFTDS                                                  |     0.003 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs |     0.016 |
|                   IBUFDS                                                   |     0.013 |
|                   OBUFTDS                                                  |     0.003 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs |     0.016 |
|                   IBUFDS                                                   |     0.013 |
|                   OBUFTDS                                                  |     0.003 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs |     0.016 |
|                   IBUFDS                                                   |     0.013 |
|                   OBUFTDS                                                  |     0.003 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs |     0.016 |
|                   IBUFDS                                                   |     0.013 |
|                   OBUFTDS                                                  |     0.003 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs |     0.016 |
|                   IBUFDS                                                   |     0.013 |
|                   OBUFTDS                                                  |     0.003 |
|                 u_ddr_mc_phy                                               |     0.629 |
|                   ddr_phy_4lanes_0.u_ddr_phy_4lanes                        |     0.263 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                        |     0.057 |
|                       ddr_byte_group_io                                    |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo        |    <0.001 |
|                         mem_reg_0_3_0_5                                    |    <0.001 |
|                         mem_reg_0_3_12_17                                  |    <0.001 |
|                         mem_reg_0_3_18_23                                  |    <0.001 |
|                         mem_reg_0_3_24_29                                  |    <0.001 |
|                         mem_reg_0_3_30_35                                  |    <0.001 |
|                         mem_reg_0_3_36_41                                  |    <0.001 |
|                         mem_reg_0_3_42_47                                  |    <0.001 |
|                         mem_reg_0_3_48_53                                  |    <0.001 |
|                         mem_reg_0_3_54_59                                  |    <0.001 |
|                         mem_reg_0_3_60_65                                  |    <0.001 |
|                         mem_reg_0_3_6_11                                   |    <0.001 |
|                         mem_reg_0_3_72_77                                  |    <0.001 |
|                         mem_reg_0_3_78_79                                  |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                    |     0.002 |
|                         mem_reg_0_15_0_5                                   |    <0.001 |
|                         mem_reg_0_15_12_17                                 |    <0.001 |
|                         mem_reg_0_15_18_23                                 |    <0.001 |
|                         mem_reg_0_15_24_29                                 |    <0.001 |
|                         mem_reg_0_15_30_35                                 |    <0.001 |
|                         mem_reg_0_15_36_41                                 |    <0.001 |
|                         mem_reg_0_15_42_47                                 |    <0.001 |
|                         mem_reg_0_15_48_53                                 |    <0.001 |
|                         mem_reg_0_15_54_59                                 |    <0.001 |
|                         mem_reg_0_15_60_65                                 |    <0.001 |
|                         mem_reg_0_15_66_71                                 |    <0.001 |
|                         mem_reg_0_15_6_11                                  |    <0.001 |
|                         mem_reg_0_15_72_77                                 |    <0.001 |
|                         mem_reg_0_15_78_79                                 |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                        |     0.057 |
|                       ddr_byte_group_io                                    |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo        |    <0.001 |
|                         mem_reg_0_3_12_17                                  |    <0.001 |
|                         mem_reg_0_3_18_23                                  |    <0.001 |
|                         mem_reg_0_3_24_29                                  |    <0.001 |
|                         mem_reg_0_3_30_35                                  |    <0.001 |
|                         mem_reg_0_3_36_41                                  |    <0.001 |
|                         mem_reg_0_3_42_47                                  |    <0.001 |
|                         mem_reg_0_3_48_53                                  |    <0.001 |
|                         mem_reg_0_3_54_59                                  |    <0.001 |
|                         mem_reg_0_3_60_65                                  |    <0.001 |
|                         mem_reg_0_3_66_71                                  |    <0.001 |
|                         mem_reg_0_3_72_77                                  |    <0.001 |
|                         mem_reg_0_3_78_79                                  |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                    |     0.002 |
|                         mem_reg_0_15_0_5                                   |    <0.001 |
|                         mem_reg_0_15_12_17                                 |    <0.001 |
|                         mem_reg_0_15_18_23                                 |    <0.001 |
|                         mem_reg_0_15_24_29                                 |    <0.001 |
|                         mem_reg_0_15_30_35                                 |    <0.001 |
|                         mem_reg_0_15_36_41                                 |    <0.001 |
|                         mem_reg_0_15_42_47                                 |    <0.001 |
|                         mem_reg_0_15_48_53                                 |    <0.001 |
|                         mem_reg_0_15_54_59                                 |    <0.001 |
|                         mem_reg_0_15_60_65                                 |    <0.001 |
|                         mem_reg_0_15_66_71                                 |    <0.001 |
|                         mem_reg_0_15_6_11                                  |    <0.001 |
|                         mem_reg_0_15_72_77                                 |    <0.001 |
|                         mem_reg_0_15_78_79                                 |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                        |     0.057 |
|                       ddr_byte_group_io                                    |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo        |    <0.001 |
|                         mem_reg_0_3_12_17                                  |    <0.001 |
|                         mem_reg_0_3_18_23                                  |    <0.001 |
|                         mem_reg_0_3_24_29                                  |    <0.001 |
|                         mem_reg_0_3_30_35                                  |    <0.001 |
|                         mem_reg_0_3_36_41                                  |    <0.001 |
|                         mem_reg_0_3_42_47                                  |    <0.001 |
|                         mem_reg_0_3_48_53                                  |    <0.001 |
|                         mem_reg_0_3_54_59                                  |    <0.001 |
|                         mem_reg_0_3_60_65                                  |    <0.001 |
|                         mem_reg_0_3_66_71                                  |    <0.001 |
|                         mem_reg_0_3_72_77                                  |    <0.001 |
|                         mem_reg_0_3_78_79                                  |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                    |     0.002 |
|                         mem_reg_0_15_0_5                                   |    <0.001 |
|                         mem_reg_0_15_12_17                                 |    <0.001 |
|                         mem_reg_0_15_18_23                                 |    <0.001 |
|                         mem_reg_0_15_24_29                                 |    <0.001 |
|                         mem_reg_0_15_30_35                                 |    <0.001 |
|                         mem_reg_0_15_36_41                                 |    <0.001 |
|                         mem_reg_0_15_42_47                                 |    <0.001 |
|                         mem_reg_0_15_48_53                                 |    <0.001 |
|                         mem_reg_0_15_54_59                                 |    <0.001 |
|                         mem_reg_0_15_60_65                                 |    <0.001 |
|                         mem_reg_0_15_66_71                                 |    <0.001 |
|                         mem_reg_0_15_6_11                                  |    <0.001 |
|                         mem_reg_0_15_72_77                                 |    <0.001 |
|                         mem_reg_0_15_78_79                                 |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                        |     0.057 |
|                       ddr_byte_group_io                                    |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo        |    <0.001 |
|                         mem_reg_0_3_12_17                                  |    <0.001 |
|                         mem_reg_0_3_18_23                                  |    <0.001 |
|                         mem_reg_0_3_24_29                                  |    <0.001 |
|                         mem_reg_0_3_30_35                                  |    <0.001 |
|                         mem_reg_0_3_36_41                                  |    <0.001 |
|                         mem_reg_0_3_42_47                                  |    <0.001 |
|                         mem_reg_0_3_48_53                                  |    <0.001 |
|                         mem_reg_0_3_54_59                                  |    <0.001 |
|                         mem_reg_0_3_60_65                                  |    <0.001 |
|                         mem_reg_0_3_66_71                                  |    <0.001 |
|                         mem_reg_0_3_72_77                                  |    <0.001 |
|                         mem_reg_0_3_78_79                                  |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                    |     0.002 |
|                         mem_reg_0_15_0_5                                   |    <0.001 |
|                         mem_reg_0_15_12_17                                 |    <0.001 |
|                         mem_reg_0_15_18_23                                 |    <0.001 |
|                         mem_reg_0_15_24_29                                 |    <0.001 |
|                         mem_reg_0_15_30_35                                 |    <0.001 |
|                         mem_reg_0_15_36_41                                 |    <0.001 |
|                         mem_reg_0_15_42_47                                 |    <0.001 |
|                         mem_reg_0_15_48_53                                 |    <0.001 |
|                         mem_reg_0_15_54_59                                 |    <0.001 |
|                         mem_reg_0_15_60_65                                 |    <0.001 |
|                         mem_reg_0_15_66_71                                 |    <0.001 |
|                         mem_reg_0_15_6_11                                  |    <0.001 |
|                         mem_reg_0_15_72_77                                 |    <0.001 |
|                         mem_reg_0_15_78_79                                 |    <0.001 |
|                   ddr_phy_4lanes_1.u_ddr_phy_4lanes                        |     0.104 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                        |     0.021 |
|                       ddr_byte_group_io                                    |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                    |     0.002 |
|                         mem_reg_0_15_0_5                                   |    <0.001 |
|                         mem_reg_0_15_12_17                                 |    <0.001 |
|                         mem_reg_0_15_18_23                                 |    <0.001 |
|                         mem_reg_0_15_24_29                                 |    <0.001 |
|                         mem_reg_0_15_30_35                                 |    <0.001 |
|                         mem_reg_0_15_36_41                                 |    <0.001 |
|                         mem_reg_0_15_42_47                                 |    <0.001 |
|                         mem_reg_0_15_48_53                                 |    <0.001 |
|                         mem_reg_0_15_54_59                                 |    <0.001 |
|                         mem_reg_0_15_60_65                                 |    <0.001 |
|                         mem_reg_0_15_66_71                                 |    <0.001 |
|                         mem_reg_0_15_6_11                                  |    <0.001 |
|                         mem_reg_0_15_72_77                                 |    <0.001 |
|                         mem_reg_0_15_78_79                                 |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                        |     0.029 |
|                       ddr_byte_group_io                                    |    <0.001 |
|                       ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf            |     0.008 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                    |    <0.001 |
|                         mem_reg_0_15_0_5                                   |    <0.001 |
|                         mem_reg_0_15_12_17                                 |    <0.001 |
|                         mem_reg_0_15_30_35                                 |    <0.001 |
|                         mem_reg_0_15_36_41                                 |    <0.001 |
|                         mem_reg_0_15_42_47                                 |    <0.001 |
|                         mem_reg_0_15_48_53                                 |    <0.001 |
|                         mem_reg_0_15_6_11                                  |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                        |     0.020 |
|                       ddr_byte_group_io                                    |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                    |    <0.001 |
|                         mem_reg_0_15_30_35                                 |    <0.001 |
|                         mem_reg_0_15_36_41                                 |    <0.001 |
|                         mem_reg_0_15_42_47                                 |    <0.001 |
|                         mem_reg_0_15_48_53                                 |    <0.001 |
|                         mem_reg_0_15_54_59                                 |    <0.001 |
|                         mem_reg_0_15_6_11                                  |    <0.001 |
|                   ddr_phy_4lanes_2.u_ddr_phy_4lanes                        |     0.262 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                        |     0.057 |
|                       ddr_byte_group_io                                    |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo        |    <0.001 |
|                         mem_reg_0_3_0_5                                    |    <0.001 |
|                         mem_reg_0_3_12_17                                  |    <0.001 |
|                         mem_reg_0_3_18_23                                  |    <0.001 |
|                         mem_reg_0_3_24_29                                  |    <0.001 |
|                         mem_reg_0_3_30_35                                  |    <0.001 |
|                         mem_reg_0_3_36_41                                  |    <0.001 |
|                         mem_reg_0_3_42_47                                  |    <0.001 |
|                         mem_reg_0_3_48_53                                  |    <0.001 |
|                         mem_reg_0_3_54_59                                  |    <0.001 |
|                         mem_reg_0_3_60_65                                  |    <0.001 |
|                         mem_reg_0_3_6_11                                   |    <0.001 |
|                         mem_reg_0_3_72_77                                  |    <0.001 |
|                         mem_reg_0_3_78_79                                  |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                    |     0.002 |
|                         mem_reg_0_15_0_5                                   |    <0.001 |
|                         mem_reg_0_15_12_17                                 |    <0.001 |
|                         mem_reg_0_15_18_23                                 |    <0.001 |
|                         mem_reg_0_15_24_29                                 |    <0.001 |
|                         mem_reg_0_15_30_35                                 |    <0.001 |
|                         mem_reg_0_15_36_41                                 |    <0.001 |
|                         mem_reg_0_15_42_47                                 |    <0.001 |
|                         mem_reg_0_15_48_53                                 |    <0.001 |
|                         mem_reg_0_15_54_59                                 |    <0.001 |
|                         mem_reg_0_15_60_65                                 |    <0.001 |
|                         mem_reg_0_15_66_71                                 |    <0.001 |
|                         mem_reg_0_15_6_11                                  |    <0.001 |
|                         mem_reg_0_15_72_77                                 |    <0.001 |
|                         mem_reg_0_15_78_79                                 |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                        |     0.057 |
|                       ddr_byte_group_io                                    |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo        |    <0.001 |
|                         mem_reg_0_3_12_17                                  |    <0.001 |
|                         mem_reg_0_3_18_23                                  |    <0.001 |
|                         mem_reg_0_3_24_29                                  |    <0.001 |
|                         mem_reg_0_3_30_35                                  |    <0.001 |
|                         mem_reg_0_3_36_41                                  |    <0.001 |
|                         mem_reg_0_3_42_47                                  |    <0.001 |
|                         mem_reg_0_3_48_53                                  |    <0.001 |
|                         mem_reg_0_3_54_59                                  |    <0.001 |
|                         mem_reg_0_3_60_65                                  |    <0.001 |
|                         mem_reg_0_3_66_71                                  |    <0.001 |
|                         mem_reg_0_3_72_77                                  |    <0.001 |
|                         mem_reg_0_3_78_79                                  |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                    |     0.002 |
|                         mem_reg_0_15_0_5                                   |    <0.001 |
|                         mem_reg_0_15_12_17                                 |    <0.001 |
|                         mem_reg_0_15_18_23                                 |    <0.001 |
|                         mem_reg_0_15_24_29                                 |    <0.001 |
|                         mem_reg_0_15_30_35                                 |    <0.001 |
|                         mem_reg_0_15_36_41                                 |    <0.001 |
|                         mem_reg_0_15_42_47                                 |    <0.001 |
|                         mem_reg_0_15_48_53                                 |    <0.001 |
|                         mem_reg_0_15_54_59                                 |    <0.001 |
|                         mem_reg_0_15_60_65                                 |    <0.001 |
|                         mem_reg_0_15_66_71                                 |    <0.001 |
|                         mem_reg_0_15_6_11                                  |    <0.001 |
|                         mem_reg_0_15_72_77                                 |    <0.001 |
|                         mem_reg_0_15_78_79                                 |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                        |     0.057 |
|                       ddr_byte_group_io                                    |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo        |    <0.001 |
|                         mem_reg_0_3_12_17                                  |    <0.001 |
|                         mem_reg_0_3_18_23                                  |    <0.001 |
|                         mem_reg_0_3_24_29                                  |    <0.001 |
|                         mem_reg_0_3_30_35                                  |    <0.001 |
|                         mem_reg_0_3_36_41                                  |    <0.001 |
|                         mem_reg_0_3_42_47                                  |    <0.001 |
|                         mem_reg_0_3_48_53                                  |    <0.001 |
|                         mem_reg_0_3_54_59                                  |    <0.001 |
|                         mem_reg_0_3_60_65                                  |    <0.001 |
|                         mem_reg_0_3_66_71                                  |    <0.001 |
|                         mem_reg_0_3_72_77                                  |    <0.001 |
|                         mem_reg_0_3_78_79                                  |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                    |     0.002 |
|                         mem_reg_0_15_0_5                                   |    <0.001 |
|                         mem_reg_0_15_12_17                                 |    <0.001 |
|                         mem_reg_0_15_18_23                                 |    <0.001 |
|                         mem_reg_0_15_24_29                                 |    <0.001 |
|                         mem_reg_0_15_30_35                                 |    <0.001 |
|                         mem_reg_0_15_36_41                                 |    <0.001 |
|                         mem_reg_0_15_42_47                                 |    <0.001 |
|                         mem_reg_0_15_48_53                                 |    <0.001 |
|                         mem_reg_0_15_54_59                                 |    <0.001 |
|                         mem_reg_0_15_60_65                                 |    <0.001 |
|                         mem_reg_0_15_66_71                                 |    <0.001 |
|                         mem_reg_0_15_6_11                                  |    <0.001 |
|                         mem_reg_0_15_72_77                                 |    <0.001 |
|                         mem_reg_0_15_78_79                                 |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                        |     0.057 |
|                       ddr_byte_group_io                                    |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo        |    <0.001 |
|                         mem_reg_0_3_12_17                                  |    <0.001 |
|                         mem_reg_0_3_18_23                                  |    <0.001 |
|                         mem_reg_0_3_24_29                                  |    <0.001 |
|                         mem_reg_0_3_30_35                                  |    <0.001 |
|                         mem_reg_0_3_36_41                                  |    <0.001 |
|                         mem_reg_0_3_42_47                                  |    <0.001 |
|                         mem_reg_0_3_48_53                                  |    <0.001 |
|                         mem_reg_0_3_54_59                                  |    <0.001 |
|                         mem_reg_0_3_60_65                                  |    <0.001 |
|                         mem_reg_0_3_66_71                                  |    <0.001 |
|                         mem_reg_0_3_72_77                                  |    <0.001 |
|                         mem_reg_0_3_78_79                                  |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                    |     0.002 |
|                         mem_reg_0_15_0_5                                   |    <0.001 |
|                         mem_reg_0_15_12_17                                 |    <0.001 |
|                         mem_reg_0_15_18_23                                 |    <0.001 |
|                         mem_reg_0_15_24_29                                 |    <0.001 |
|                         mem_reg_0_15_30_35                                 |    <0.001 |
|                         mem_reg_0_15_36_41                                 |    <0.001 |
|                         mem_reg_0_15_42_47                                 |    <0.001 |
|                         mem_reg_0_15_48_53                                 |    <0.001 |
|                         mem_reg_0_15_54_59                                 |    <0.001 |
|                         mem_reg_0_15_60_65                                 |    <0.001 |
|                         mem_reg_0_15_66_71                                 |    <0.001 |
|                         mem_reg_0_15_6_11                                  |    <0.001 |
|                         mem_reg_0_15_72_77                                 |    <0.001 |
|                         mem_reg_0_15_78_79                                 |    <0.001 |
|             mc0                                                            |     0.011 |
|               bank_mach0                                                   |     0.006 |
|                 arb_mux0                                                   |     0.001 |
|                   arb_row_col0                                             |     0.001 |
|                     col_arb0                                               |    <0.001 |
|                     config_arb0                                            |    <0.001 |
|                     pre_4_1_1T_arb.pre_arb0                                |    <0.001 |
|                     row_arb0                                               |    <0.001 |
|                   arb_select0                                              |    <0.001 |
|                 bank_cntrl[0].bank0                                        |    <0.001 |
|                   bank_compare0                                            |    <0.001 |
|                   bank_queue0                                              |    <0.001 |
|                   bank_state0                                              |    <0.001 |
|                 bank_cntrl[1].bank0                                        |     0.001 |
|                   bank_compare0                                            |    <0.001 |
|                   bank_queue0                                              |    <0.001 |
|                   bank_state0                                              |    <0.001 |
|                 bank_cntrl[2].bank0                                        |    <0.001 |
|                   bank_compare0                                            |    <0.001 |
|                   bank_queue0                                              |    <0.001 |
|                   bank_state0                                              |    <0.001 |
|                 bank_cntrl[3].bank0                                        |    <0.001 |
|                   bank_compare0                                            |    <0.001 |
|                   bank_queue0                                              |    <0.001 |
|                   bank_state0                                              |    <0.001 |
|                 bank_common0                                               |    <0.001 |
|               col_mach0                                                    |     0.001 |
|                 read_fifo.fifo_ram[0].RAM32M0                              |    <0.001 |
|                 read_fifo.fifo_ram[1].RAM32M0                              |    <0.001 |
|               rank_mach0                                                   |    <0.001 |
|                 rank_cntrl[0].rank_cntrl0                                  |    <0.001 |
|                 rank_common0                                               |    <0.001 |
|                   maintenance_request.maint_arb0                           |    <0.001 |
|           u_axi_mc                                                         |     0.025 |
|             axi_mc_ar_channel_0                                            |     0.001 |
|               ar_cmd_fsm_0                                                 |    <0.001 |
|               axi_mc_cmd_translator_0                                      |    <0.001 |
|                 axi_mc_incr_cmd_0                                          |    <0.001 |
|                 axi_mc_wrap_cmd_0                                          |    <0.001 |
|             axi_mc_aw_channel_0                                            |     0.001 |
|               aw_cmd_fsm_0                                                 |    <0.001 |
|               axi_mc_cmd_translator_0                                      |    <0.001 |
|                 axi_mc_incr_cmd_0                                          |    <0.001 |
|                 axi_mc_wrap_cmd_0                                          |    <0.001 |
|             axi_mc_b_channel_0                                             |    <0.001 |
|               bid_fifo_0                                                   |    <0.001 |
|             axi_mc_cmd_arbiter_0                                           |    <0.001 |
|             axi_mc_r_channel_0                                             |     0.005 |
|               rd_data_fifo_0                                               |     0.005 |
|               transaction_fifo_0                                           |    <0.001 |
|             axi_mc_w_channel_0                                             |     0.017 |
|           u_ui_top                                                         |     0.023 |
|             ui_cmd0                                                        |    <0.001 |
|             ui_rd_data0                                                    |     0.008 |
|               not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[22].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[23].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[24].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[25].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[26].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[27].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[28].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[29].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[30].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[31].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[32].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[33].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[34].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[35].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[36].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[37].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[38].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[39].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[40].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[41].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[42].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[43].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[44].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[46].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[47].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[48].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[49].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[50].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[51].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[52].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[53].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[54].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[55].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[56].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[57].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[58].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[59].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[60].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[61].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[62].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[63].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[64].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[65].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[66].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[67].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[68].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[69].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[70].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[71].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[72].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[73].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[74].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[75].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[76].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[77].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[78].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[79].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[80].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[81].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[82].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[83].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[84].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[85].RAM32M0             |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0              |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0              |    <0.001 |
|               not_strict_mode.status_ram.RAM32M0                           |    <0.001 |
|             ui_wr_data0                                                    |     0.014 |
|               pointer_ram.rams[0].RAM32M0                                  |    <0.001 |
|               pointer_ram.rams[1].RAM32M0                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[0].RAM32M0                        |    <0.001 |
|               write_buffer.wr_buffer_ram[10].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[11].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[12].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[13].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[14].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[15].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[16].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[17].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[18].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[19].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[1].RAM32M0                        |    <0.001 |
|               write_buffer.wr_buffer_ram[20].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[21].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[22].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[23].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[24].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[25].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[26].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[27].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[28].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[29].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[2].RAM32M0                        |    <0.001 |
|               write_buffer.wr_buffer_ram[30].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[31].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[32].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[33].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[34].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[35].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[36].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[37].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[38].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[39].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[3].RAM32M0                        |    <0.001 |
|               write_buffer.wr_buffer_ram[40].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[41].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[42].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[43].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[44].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[45].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[46].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[47].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[48].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[49].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[4].RAM32M0                        |    <0.001 |
|               write_buffer.wr_buffer_ram[50].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[51].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[52].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[53].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[54].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[55].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[56].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[57].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[58].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[59].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[5].RAM32M0                        |    <0.001 |
|               write_buffer.wr_buffer_ram[60].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[61].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[62].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[63].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[64].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[65].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[66].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[67].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[68].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[69].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[6].RAM32M0                        |    <0.001 |
|               write_buffer.wr_buffer_ram[70].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[71].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[72].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[73].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[74].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[75].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[76].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[77].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[78].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[79].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[7].RAM32M0                        |    <0.001 |
|               write_buffer.wr_buffer_ram[80].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[81].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[82].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[83].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[84].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[85].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[86].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[87].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[88].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[89].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[8].RAM32M0                        |    <0.001 |
|               write_buffer.wr_buffer_ram[90].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[91].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[92].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[93].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[94].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[95].RAM32M0                       |    <0.001 |
|               write_buffer.wr_buffer_ram[9].RAM32M0                        |    <0.001 |
+----------------------------------------------------------------------------+-----------+


