<dec f='llvm/llvm/include/llvm/CodeGen/GlobalISel/Legalizer.h' l='46' type='void llvm::Legalizer::Legalizer()'/>
<def f='llvm/llvm/lib/CodeGen/GlobalISel/Legalizer.cpp' l='79' type='void llvm::Legalizer::Legalizer()'/>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/Legalizer.h' l='45'>// Ctor, nothing fancy.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='566' u='c' c='_ZN12_GLOBAL__N_117AArch64PassConfig20addLegalizeMachineIREv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='1098' u='c' c='_ZN12_GLOBAL__N_113GCNPassConfig20addLegalizeMachineIREv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='480' u='c' c='_ZN12_GLOBAL__N_113ARMPassConfig20addLegalizeMachineIREv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.cpp' l='328' u='c' c='_ZN12_GLOBAL__N_114MipsPassConfig20addLegalizeMachineIREv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='561' u='c' c='_ZN12_GLOBAL__N_113PPCPassConfig20addLegalizeMachineIREv'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVTargetMachine.cpp' l='167' u='c' c='_ZN12_GLOBAL__N_115RISCVPassConfig20addLegalizeMachineIREv'/>
<use f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='457' u='c' c='_ZN12_GLOBAL__N_113X86PassConfig20addLegalizeMachineIREv'/>
