# sky130RTLDesignAndSynthesisWorkshop

![cover pic workshop](https://user-images.githubusercontent.com/92054999/165627050-83ec81a3-5055-491c-9107-2d96e40508db.PNG)
## Brief Description of the Workshop


# *Index*
* [Introduction to tools](#introduction-to-tools)
* [Day 1](#day-1)
  * [Simulation Flow](#simulation-flow)
  * [Synthesis Flow](#synthesis-flow)
* [Day 2](#day-2)
  * [Library files](#library-files)
  * [Hierarchial and Flat Synthesis](#hierarchial-and-flat-synthesis)
  * [Flipflop Coding and Synthesis](#flipflop-coding-and-synthesis)
* [Day 3](#day-3)
  * [Combinational Logic Optimisations](#combinational-logic-optimisations)
  * [Sequential Logic Optimisations](#sequential-logic-optimisations)
* [Day 4](#day-4)
  * [GLS and Synthesis Simulation Mismatch](#gls-and-synthesis-simulation-mismatch)
  * [Blocking and Non Blocking Statements](#blocking-and-non-blocking-statements) 
* [Day 5](#day-5)
  * [IF and CASE Statements](#if-and-case-statements)
  * [FOR loop and FOR GENERATE](#for-loop-and-for-generate)
* [Acknowledgement](#acknowledgement)

