// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module kernel_mhsa_matmul_216_219_1 (
        o_vec_0_address0,
        o_vec_0_ce0,
        o_vec_0_d0,
        o_vec_0_q0,
        o_vec_0_we0,
        o_vec_0_address1,
        o_vec_0_ce1,
        o_vec_0_d1,
        o_vec_0_q1,
        o_vec_0_we1,
        o_vec_1_address0,
        o_vec_1_ce0,
        o_vec_1_d0,
        o_vec_1_q0,
        o_vec_1_we0,
        o_vec_1_address1,
        o_vec_1_ce1,
        o_vec_1_d1,
        o_vec_1_q1,
        o_vec_1_we1,
        o_vec_2_address0,
        o_vec_2_ce0,
        o_vec_2_d0,
        o_vec_2_q0,
        o_vec_2_we0,
        o_vec_2_address1,
        o_vec_2_ce1,
        o_vec_2_d1,
        o_vec_2_q1,
        o_vec_2_we1,
        o_vec_3_address0,
        o_vec_3_ce0,
        o_vec_3_d0,
        o_vec_3_q0,
        o_vec_3_we0,
        o_vec_3_address1,
        o_vec_3_ce1,
        o_vec_3_d1,
        o_vec_3_q1,
        o_vec_3_we1,
        o_vec_4_address0,
        o_vec_4_ce0,
        o_vec_4_d0,
        o_vec_4_q0,
        o_vec_4_we0,
        o_vec_4_address1,
        o_vec_4_ce1,
        o_vec_4_d1,
        o_vec_4_q1,
        o_vec_4_we1,
        o_vec_5_address0,
        o_vec_5_ce0,
        o_vec_5_d0,
        o_vec_5_q0,
        o_vec_5_we0,
        o_vec_5_address1,
        o_vec_5_ce1,
        o_vec_5_d1,
        o_vec_5_q1,
        o_vec_5_we1,
        o_vec_6_address0,
        o_vec_6_ce0,
        o_vec_6_d0,
        o_vec_6_q0,
        o_vec_6_we0,
        o_vec_6_address1,
        o_vec_6_ce1,
        o_vec_6_d1,
        o_vec_6_q1,
        o_vec_6_we1,
        o_vec_7_address0,
        o_vec_7_ce0,
        o_vec_7_d0,
        o_vec_7_q0,
        o_vec_7_we0,
        o_vec_7_address1,
        o_vec_7_ce1,
        o_vec_7_d1,
        o_vec_7_q1,
        o_vec_7_we1,
        o_vec_8_address0,
        o_vec_8_ce0,
        o_vec_8_d0,
        o_vec_8_q0,
        o_vec_8_we0,
        o_vec_8_address1,
        o_vec_8_ce1,
        o_vec_8_d1,
        o_vec_8_q1,
        o_vec_8_we1,
        o_vec_9_address0,
        o_vec_9_ce0,
        o_vec_9_d0,
        o_vec_9_q0,
        o_vec_9_we0,
        o_vec_9_address1,
        o_vec_9_ce1,
        o_vec_9_d1,
        o_vec_9_q1,
        o_vec_9_we1,
        o_vec_10_address0,
        o_vec_10_ce0,
        o_vec_10_d0,
        o_vec_10_q0,
        o_vec_10_we0,
        o_vec_10_address1,
        o_vec_10_ce1,
        o_vec_10_d1,
        o_vec_10_q1,
        o_vec_10_we1,
        o_vec_11_address0,
        o_vec_11_ce0,
        o_vec_11_d0,
        o_vec_11_q0,
        o_vec_11_we0,
        o_vec_11_address1,
        o_vec_11_ce1,
        o_vec_11_d1,
        o_vec_11_q1,
        o_vec_11_we1,
        o_vec_12_address0,
        o_vec_12_ce0,
        o_vec_12_d0,
        o_vec_12_q0,
        o_vec_12_we0,
        o_vec_12_address1,
        o_vec_12_ce1,
        o_vec_12_d1,
        o_vec_12_q1,
        o_vec_12_we1,
        o_vec_13_address0,
        o_vec_13_ce0,
        o_vec_13_d0,
        o_vec_13_q0,
        o_vec_13_we0,
        o_vec_13_address1,
        o_vec_13_ce1,
        o_vec_13_d1,
        o_vec_13_q1,
        o_vec_13_we1,
        o_vec_14_address0,
        o_vec_14_ce0,
        o_vec_14_d0,
        o_vec_14_q0,
        o_vec_14_we0,
        o_vec_14_address1,
        o_vec_14_ce1,
        o_vec_14_d1,
        o_vec_14_q1,
        o_vec_14_we1,
        o_vec_15_address0,
        o_vec_15_ce0,
        o_vec_15_d0,
        o_vec_15_q0,
        o_vec_15_we0,
        o_vec_15_address1,
        o_vec_15_ce1,
        o_vec_15_d1,
        o_vec_15_q1,
        o_vec_15_we1,
        m_axi_gmem0_0_AWVALID,
        m_axi_gmem0_0_AWREADY,
        m_axi_gmem0_0_AWADDR,
        m_axi_gmem0_0_AWID,
        m_axi_gmem0_0_AWLEN,
        m_axi_gmem0_0_AWSIZE,
        m_axi_gmem0_0_AWBURST,
        m_axi_gmem0_0_AWLOCK,
        m_axi_gmem0_0_AWCACHE,
        m_axi_gmem0_0_AWPROT,
        m_axi_gmem0_0_AWQOS,
        m_axi_gmem0_0_AWREGION,
        m_axi_gmem0_0_AWUSER,
        m_axi_gmem0_0_WVALID,
        m_axi_gmem0_0_WREADY,
        m_axi_gmem0_0_WDATA,
        m_axi_gmem0_0_WSTRB,
        m_axi_gmem0_0_WLAST,
        m_axi_gmem0_0_WID,
        m_axi_gmem0_0_WUSER,
        m_axi_gmem0_0_ARVALID,
        m_axi_gmem0_0_ARREADY,
        m_axi_gmem0_0_ARADDR,
        m_axi_gmem0_0_ARID,
        m_axi_gmem0_0_ARLEN,
        m_axi_gmem0_0_ARSIZE,
        m_axi_gmem0_0_ARBURST,
        m_axi_gmem0_0_ARLOCK,
        m_axi_gmem0_0_ARCACHE,
        m_axi_gmem0_0_ARPROT,
        m_axi_gmem0_0_ARQOS,
        m_axi_gmem0_0_ARREGION,
        m_axi_gmem0_0_ARUSER,
        m_axi_gmem0_0_RVALID,
        m_axi_gmem0_0_RREADY,
        m_axi_gmem0_0_RDATA,
        m_axi_gmem0_0_RLAST,
        m_axi_gmem0_0_RID,
        m_axi_gmem0_0_RFIFONUM,
        m_axi_gmem0_0_RUSER,
        m_axi_gmem0_0_RRESP,
        m_axi_gmem0_0_BVALID,
        m_axi_gmem0_0_BREADY,
        m_axi_gmem0_0_BRESP,
        m_axi_gmem0_0_BID,
        m_axi_gmem0_0_BUSER,
        i_vec,
        m_axi_gmem5_0_AWVALID,
        m_axi_gmem5_0_AWREADY,
        m_axi_gmem5_0_AWADDR,
        m_axi_gmem5_0_AWID,
        m_axi_gmem5_0_AWLEN,
        m_axi_gmem5_0_AWSIZE,
        m_axi_gmem5_0_AWBURST,
        m_axi_gmem5_0_AWLOCK,
        m_axi_gmem5_0_AWCACHE,
        m_axi_gmem5_0_AWPROT,
        m_axi_gmem5_0_AWQOS,
        m_axi_gmem5_0_AWREGION,
        m_axi_gmem5_0_AWUSER,
        m_axi_gmem5_0_WVALID,
        m_axi_gmem5_0_WREADY,
        m_axi_gmem5_0_WDATA,
        m_axi_gmem5_0_WSTRB,
        m_axi_gmem5_0_WLAST,
        m_axi_gmem5_0_WID,
        m_axi_gmem5_0_WUSER,
        m_axi_gmem5_0_ARVALID,
        m_axi_gmem5_0_ARREADY,
        m_axi_gmem5_0_ARADDR,
        m_axi_gmem5_0_ARID,
        m_axi_gmem5_0_ARLEN,
        m_axi_gmem5_0_ARSIZE,
        m_axi_gmem5_0_ARBURST,
        m_axi_gmem5_0_ARLOCK,
        m_axi_gmem5_0_ARCACHE,
        m_axi_gmem5_0_ARPROT,
        m_axi_gmem5_0_ARQOS,
        m_axi_gmem5_0_ARREGION,
        m_axi_gmem5_0_ARUSER,
        m_axi_gmem5_0_RVALID,
        m_axi_gmem5_0_RREADY,
        m_axi_gmem5_0_RDATA,
        m_axi_gmem5_0_RLAST,
        m_axi_gmem5_0_RID,
        m_axi_gmem5_0_RFIFONUM,
        m_axi_gmem5_0_RUSER,
        m_axi_gmem5_0_RRESP,
        m_axi_gmem5_0_BVALID,
        m_axi_gmem5_0_BREADY,
        m_axi_gmem5_0_BRESP,
        m_axi_gmem5_0_BID,
        m_axi_gmem5_0_BUSER,
        i_mat,
        ap_clk,
        ap_rst,
        i_vec_ap_vld,
        ap_start,
        i_mat_ap_vld,
        o_vec_15_full_n,
        o_vec_15_write,
        o_vec_14_full_n,
        o_vec_14_write,
        o_vec_13_full_n,
        o_vec_13_write,
        o_vec_12_full_n,
        o_vec_12_write,
        o_vec_11_full_n,
        o_vec_11_write,
        o_vec_10_full_n,
        o_vec_10_write,
        o_vec_9_full_n,
        o_vec_9_write,
        o_vec_8_full_n,
        o_vec_8_write,
        o_vec_7_full_n,
        o_vec_7_write,
        o_vec_6_full_n,
        o_vec_6_write,
        o_vec_5_full_n,
        o_vec_5_write,
        o_vec_4_full_n,
        o_vec_4_write,
        o_vec_3_full_n,
        o_vec_3_write,
        o_vec_2_full_n,
        o_vec_2_write,
        o_vec_1_full_n,
        o_vec_1_write,
        o_vec_0_full_n,
        o_vec_0_write,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


output  [5:0] o_vec_0_address0;
output   o_vec_0_ce0;
output  [31:0] o_vec_0_d0;
input  [31:0] o_vec_0_q0;
output   o_vec_0_we0;
output  [5:0] o_vec_0_address1;
output   o_vec_0_ce1;
output  [31:0] o_vec_0_d1;
input  [31:0] o_vec_0_q1;
output   o_vec_0_we1;
output  [5:0] o_vec_1_address0;
output   o_vec_1_ce0;
output  [31:0] o_vec_1_d0;
input  [31:0] o_vec_1_q0;
output   o_vec_1_we0;
output  [5:0] o_vec_1_address1;
output   o_vec_1_ce1;
output  [31:0] o_vec_1_d1;
input  [31:0] o_vec_1_q1;
output   o_vec_1_we1;
output  [5:0] o_vec_2_address0;
output   o_vec_2_ce0;
output  [31:0] o_vec_2_d0;
input  [31:0] o_vec_2_q0;
output   o_vec_2_we0;
output  [5:0] o_vec_2_address1;
output   o_vec_2_ce1;
output  [31:0] o_vec_2_d1;
input  [31:0] o_vec_2_q1;
output   o_vec_2_we1;
output  [5:0] o_vec_3_address0;
output   o_vec_3_ce0;
output  [31:0] o_vec_3_d0;
input  [31:0] o_vec_3_q0;
output   o_vec_3_we0;
output  [5:0] o_vec_3_address1;
output   o_vec_3_ce1;
output  [31:0] o_vec_3_d1;
input  [31:0] o_vec_3_q1;
output   o_vec_3_we1;
output  [5:0] o_vec_4_address0;
output   o_vec_4_ce0;
output  [31:0] o_vec_4_d0;
input  [31:0] o_vec_4_q0;
output   o_vec_4_we0;
output  [5:0] o_vec_4_address1;
output   o_vec_4_ce1;
output  [31:0] o_vec_4_d1;
input  [31:0] o_vec_4_q1;
output   o_vec_4_we1;
output  [5:0] o_vec_5_address0;
output   o_vec_5_ce0;
output  [31:0] o_vec_5_d0;
input  [31:0] o_vec_5_q0;
output   o_vec_5_we0;
output  [5:0] o_vec_5_address1;
output   o_vec_5_ce1;
output  [31:0] o_vec_5_d1;
input  [31:0] o_vec_5_q1;
output   o_vec_5_we1;
output  [5:0] o_vec_6_address0;
output   o_vec_6_ce0;
output  [31:0] o_vec_6_d0;
input  [31:0] o_vec_6_q0;
output   o_vec_6_we0;
output  [5:0] o_vec_6_address1;
output   o_vec_6_ce1;
output  [31:0] o_vec_6_d1;
input  [31:0] o_vec_6_q1;
output   o_vec_6_we1;
output  [5:0] o_vec_7_address0;
output   o_vec_7_ce0;
output  [31:0] o_vec_7_d0;
input  [31:0] o_vec_7_q0;
output   o_vec_7_we0;
output  [5:0] o_vec_7_address1;
output   o_vec_7_ce1;
output  [31:0] o_vec_7_d1;
input  [31:0] o_vec_7_q1;
output   o_vec_7_we1;
output  [5:0] o_vec_8_address0;
output   o_vec_8_ce0;
output  [31:0] o_vec_8_d0;
input  [31:0] o_vec_8_q0;
output   o_vec_8_we0;
output  [5:0] o_vec_8_address1;
output   o_vec_8_ce1;
output  [31:0] o_vec_8_d1;
input  [31:0] o_vec_8_q1;
output   o_vec_8_we1;
output  [5:0] o_vec_9_address0;
output   o_vec_9_ce0;
output  [31:0] o_vec_9_d0;
input  [31:0] o_vec_9_q0;
output   o_vec_9_we0;
output  [5:0] o_vec_9_address1;
output   o_vec_9_ce1;
output  [31:0] o_vec_9_d1;
input  [31:0] o_vec_9_q1;
output   o_vec_9_we1;
output  [5:0] o_vec_10_address0;
output   o_vec_10_ce0;
output  [31:0] o_vec_10_d0;
input  [31:0] o_vec_10_q0;
output   o_vec_10_we0;
output  [5:0] o_vec_10_address1;
output   o_vec_10_ce1;
output  [31:0] o_vec_10_d1;
input  [31:0] o_vec_10_q1;
output   o_vec_10_we1;
output  [5:0] o_vec_11_address0;
output   o_vec_11_ce0;
output  [31:0] o_vec_11_d0;
input  [31:0] o_vec_11_q0;
output   o_vec_11_we0;
output  [5:0] o_vec_11_address1;
output   o_vec_11_ce1;
output  [31:0] o_vec_11_d1;
input  [31:0] o_vec_11_q1;
output   o_vec_11_we1;
output  [5:0] o_vec_12_address0;
output   o_vec_12_ce0;
output  [31:0] o_vec_12_d0;
input  [31:0] o_vec_12_q0;
output   o_vec_12_we0;
output  [5:0] o_vec_12_address1;
output   o_vec_12_ce1;
output  [31:0] o_vec_12_d1;
input  [31:0] o_vec_12_q1;
output   o_vec_12_we1;
output  [5:0] o_vec_13_address0;
output   o_vec_13_ce0;
output  [31:0] o_vec_13_d0;
input  [31:0] o_vec_13_q0;
output   o_vec_13_we0;
output  [5:0] o_vec_13_address1;
output   o_vec_13_ce1;
output  [31:0] o_vec_13_d1;
input  [31:0] o_vec_13_q1;
output   o_vec_13_we1;
output  [5:0] o_vec_14_address0;
output   o_vec_14_ce0;
output  [31:0] o_vec_14_d0;
input  [31:0] o_vec_14_q0;
output   o_vec_14_we0;
output  [5:0] o_vec_14_address1;
output   o_vec_14_ce1;
output  [31:0] o_vec_14_d1;
input  [31:0] o_vec_14_q1;
output   o_vec_14_we1;
output  [5:0] o_vec_15_address0;
output   o_vec_15_ce0;
output  [31:0] o_vec_15_d0;
input  [31:0] o_vec_15_q0;
output   o_vec_15_we0;
output  [5:0] o_vec_15_address1;
output   o_vec_15_ce1;
output  [31:0] o_vec_15_d1;
input  [31:0] o_vec_15_q1;
output   o_vec_15_we1;
output   m_axi_gmem0_0_AWVALID;
input   m_axi_gmem0_0_AWREADY;
output  [63:0] m_axi_gmem0_0_AWADDR;
output  [0:0] m_axi_gmem0_0_AWID;
output  [31:0] m_axi_gmem0_0_AWLEN;
output  [2:0] m_axi_gmem0_0_AWSIZE;
output  [1:0] m_axi_gmem0_0_AWBURST;
output  [1:0] m_axi_gmem0_0_AWLOCK;
output  [3:0] m_axi_gmem0_0_AWCACHE;
output  [2:0] m_axi_gmem0_0_AWPROT;
output  [3:0] m_axi_gmem0_0_AWQOS;
output  [3:0] m_axi_gmem0_0_AWREGION;
output  [0:0] m_axi_gmem0_0_AWUSER;
output   m_axi_gmem0_0_WVALID;
input   m_axi_gmem0_0_WREADY;
output  [31:0] m_axi_gmem0_0_WDATA;
output  [3:0] m_axi_gmem0_0_WSTRB;
output   m_axi_gmem0_0_WLAST;
output  [0:0] m_axi_gmem0_0_WID;
output  [0:0] m_axi_gmem0_0_WUSER;
output   m_axi_gmem0_0_ARVALID;
input   m_axi_gmem0_0_ARREADY;
output  [63:0] m_axi_gmem0_0_ARADDR;
output  [0:0] m_axi_gmem0_0_ARID;
output  [31:0] m_axi_gmem0_0_ARLEN;
output  [2:0] m_axi_gmem0_0_ARSIZE;
output  [1:0] m_axi_gmem0_0_ARBURST;
output  [1:0] m_axi_gmem0_0_ARLOCK;
output  [3:0] m_axi_gmem0_0_ARCACHE;
output  [2:0] m_axi_gmem0_0_ARPROT;
output  [3:0] m_axi_gmem0_0_ARQOS;
output  [3:0] m_axi_gmem0_0_ARREGION;
output  [0:0] m_axi_gmem0_0_ARUSER;
input   m_axi_gmem0_0_RVALID;
output   m_axi_gmem0_0_RREADY;
input  [31:0] m_axi_gmem0_0_RDATA;
input   m_axi_gmem0_0_RLAST;
input  [0:0] m_axi_gmem0_0_RID;
input  [12:0] m_axi_gmem0_0_RFIFONUM;
input  [0:0] m_axi_gmem0_0_RUSER;
input  [1:0] m_axi_gmem0_0_RRESP;
input   m_axi_gmem0_0_BVALID;
output   m_axi_gmem0_0_BREADY;
input  [1:0] m_axi_gmem0_0_BRESP;
input  [0:0] m_axi_gmem0_0_BID;
input  [0:0] m_axi_gmem0_0_BUSER;
input  [63:0] i_vec;
output   m_axi_gmem5_0_AWVALID;
input   m_axi_gmem5_0_AWREADY;
output  [63:0] m_axi_gmem5_0_AWADDR;
output  [0:0] m_axi_gmem5_0_AWID;
output  [31:0] m_axi_gmem5_0_AWLEN;
output  [2:0] m_axi_gmem5_0_AWSIZE;
output  [1:0] m_axi_gmem5_0_AWBURST;
output  [1:0] m_axi_gmem5_0_AWLOCK;
output  [3:0] m_axi_gmem5_0_AWCACHE;
output  [2:0] m_axi_gmem5_0_AWPROT;
output  [3:0] m_axi_gmem5_0_AWQOS;
output  [3:0] m_axi_gmem5_0_AWREGION;
output  [0:0] m_axi_gmem5_0_AWUSER;
output   m_axi_gmem5_0_WVALID;
input   m_axi_gmem5_0_WREADY;
output  [31:0] m_axi_gmem5_0_WDATA;
output  [3:0] m_axi_gmem5_0_WSTRB;
output   m_axi_gmem5_0_WLAST;
output  [0:0] m_axi_gmem5_0_WID;
output  [0:0] m_axi_gmem5_0_WUSER;
output   m_axi_gmem5_0_ARVALID;
input   m_axi_gmem5_0_ARREADY;
output  [63:0] m_axi_gmem5_0_ARADDR;
output  [0:0] m_axi_gmem5_0_ARID;
output  [31:0] m_axi_gmem5_0_ARLEN;
output  [2:0] m_axi_gmem5_0_ARSIZE;
output  [1:0] m_axi_gmem5_0_ARBURST;
output  [1:0] m_axi_gmem5_0_ARLOCK;
output  [3:0] m_axi_gmem5_0_ARCACHE;
output  [2:0] m_axi_gmem5_0_ARPROT;
output  [3:0] m_axi_gmem5_0_ARQOS;
output  [3:0] m_axi_gmem5_0_ARREGION;
output  [0:0] m_axi_gmem5_0_ARUSER;
input   m_axi_gmem5_0_RVALID;
output   m_axi_gmem5_0_RREADY;
input  [31:0] m_axi_gmem5_0_RDATA;
input   m_axi_gmem5_0_RLAST;
input  [0:0] m_axi_gmem5_0_RID;
input  [12:0] m_axi_gmem5_0_RFIFONUM;
input  [0:0] m_axi_gmem5_0_RUSER;
input  [1:0] m_axi_gmem5_0_RRESP;
input   m_axi_gmem5_0_BVALID;
output   m_axi_gmem5_0_BREADY;
input  [1:0] m_axi_gmem5_0_BRESP;
input  [0:0] m_axi_gmem5_0_BID;
input  [0:0] m_axi_gmem5_0_BUSER;
input  [63:0] i_mat;
input   ap_clk;
input   ap_rst;
input   i_vec_ap_vld;
input   ap_start;
input   i_mat_ap_vld;
input   o_vec_15_full_n;
output   o_vec_15_write;
input   o_vec_14_full_n;
output   o_vec_14_write;
input   o_vec_13_full_n;
output   o_vec_13_write;
input   o_vec_12_full_n;
output   o_vec_12_write;
input   o_vec_11_full_n;
output   o_vec_11_write;
input   o_vec_10_full_n;
output   o_vec_10_write;
input   o_vec_9_full_n;
output   o_vec_9_write;
input   o_vec_8_full_n;
output   o_vec_8_write;
input   o_vec_7_full_n;
output   o_vec_7_write;
input   o_vec_6_full_n;
output   o_vec_6_write;
input   o_vec_5_full_n;
output   o_vec_5_write;
input   o_vec_4_full_n;
output   o_vec_4_write;
input   o_vec_3_full_n;
output   o_vec_3_write;
input   o_vec_2_full_n;
output   o_vec_2_write;
input   o_vec_1_full_n;
output   o_vec_1_write;
input   o_vec_0_full_n;
output   o_vec_0_write;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    load_vec_2_U0_ap_start;
wire    load_vec_2_U0_ap_done;
wire    load_vec_2_U0_ap_continue;
wire    load_vec_2_U0_ap_idle;
wire    load_vec_2_U0_ap_ready;
wire    load_vec_2_U0_start_out;
wire    load_vec_2_U0_start_write;
wire    load_vec_2_U0_m_axi_gmem0_0_AWVALID;
wire   [63:0] load_vec_2_U0_m_axi_gmem0_0_AWADDR;
wire   [0:0] load_vec_2_U0_m_axi_gmem0_0_AWID;
wire   [31:0] load_vec_2_U0_m_axi_gmem0_0_AWLEN;
wire   [2:0] load_vec_2_U0_m_axi_gmem0_0_AWSIZE;
wire   [1:0] load_vec_2_U0_m_axi_gmem0_0_AWBURST;
wire   [1:0] load_vec_2_U0_m_axi_gmem0_0_AWLOCK;
wire   [3:0] load_vec_2_U0_m_axi_gmem0_0_AWCACHE;
wire   [2:0] load_vec_2_U0_m_axi_gmem0_0_AWPROT;
wire   [3:0] load_vec_2_U0_m_axi_gmem0_0_AWQOS;
wire   [3:0] load_vec_2_U0_m_axi_gmem0_0_AWREGION;
wire   [0:0] load_vec_2_U0_m_axi_gmem0_0_AWUSER;
wire    load_vec_2_U0_m_axi_gmem0_0_WVALID;
wire   [31:0] load_vec_2_U0_m_axi_gmem0_0_WDATA;
wire   [3:0] load_vec_2_U0_m_axi_gmem0_0_WSTRB;
wire    load_vec_2_U0_m_axi_gmem0_0_WLAST;
wire   [0:0] load_vec_2_U0_m_axi_gmem0_0_WID;
wire   [0:0] load_vec_2_U0_m_axi_gmem0_0_WUSER;
wire    load_vec_2_U0_m_axi_gmem0_0_ARVALID;
wire   [63:0] load_vec_2_U0_m_axi_gmem0_0_ARADDR;
wire   [0:0] load_vec_2_U0_m_axi_gmem0_0_ARID;
wire   [31:0] load_vec_2_U0_m_axi_gmem0_0_ARLEN;
wire   [2:0] load_vec_2_U0_m_axi_gmem0_0_ARSIZE;
wire   [1:0] load_vec_2_U0_m_axi_gmem0_0_ARBURST;
wire   [1:0] load_vec_2_U0_m_axi_gmem0_0_ARLOCK;
wire   [3:0] load_vec_2_U0_m_axi_gmem0_0_ARCACHE;
wire   [2:0] load_vec_2_U0_m_axi_gmem0_0_ARPROT;
wire   [3:0] load_vec_2_U0_m_axi_gmem0_0_ARQOS;
wire   [3:0] load_vec_2_U0_m_axi_gmem0_0_ARREGION;
wire   [0:0] load_vec_2_U0_m_axi_gmem0_0_ARUSER;
wire    load_vec_2_U0_m_axi_gmem0_0_RREADY;
wire    load_vec_2_U0_m_axi_gmem0_0_BREADY;
wire   [31:0] load_vec_2_U0_vec_stream_din;
wire    load_vec_2_U0_vec_stream_write;
wire    load_mat_burst_3_U0_ap_start;
wire    load_mat_burst_3_U0_ap_done;
wire    load_mat_burst_3_U0_ap_continue;
wire    load_mat_burst_3_U0_ap_idle;
wire    load_mat_burst_3_U0_ap_ready;
wire    load_mat_burst_3_U0_m_axi_gmem5_0_AWVALID;
wire   [63:0] load_mat_burst_3_U0_m_axi_gmem5_0_AWADDR;
wire   [0:0] load_mat_burst_3_U0_m_axi_gmem5_0_AWID;
wire   [31:0] load_mat_burst_3_U0_m_axi_gmem5_0_AWLEN;
wire   [2:0] load_mat_burst_3_U0_m_axi_gmem5_0_AWSIZE;
wire   [1:0] load_mat_burst_3_U0_m_axi_gmem5_0_AWBURST;
wire   [1:0] load_mat_burst_3_U0_m_axi_gmem5_0_AWLOCK;
wire   [3:0] load_mat_burst_3_U0_m_axi_gmem5_0_AWCACHE;
wire   [2:0] load_mat_burst_3_U0_m_axi_gmem5_0_AWPROT;
wire   [3:0] load_mat_burst_3_U0_m_axi_gmem5_0_AWQOS;
wire   [3:0] load_mat_burst_3_U0_m_axi_gmem5_0_AWREGION;
wire   [0:0] load_mat_burst_3_U0_m_axi_gmem5_0_AWUSER;
wire    load_mat_burst_3_U0_m_axi_gmem5_0_WVALID;
wire   [31:0] load_mat_burst_3_U0_m_axi_gmem5_0_WDATA;
wire   [3:0] load_mat_burst_3_U0_m_axi_gmem5_0_WSTRB;
wire    load_mat_burst_3_U0_m_axi_gmem5_0_WLAST;
wire   [0:0] load_mat_burst_3_U0_m_axi_gmem5_0_WID;
wire   [0:0] load_mat_burst_3_U0_m_axi_gmem5_0_WUSER;
wire    load_mat_burst_3_U0_m_axi_gmem5_0_ARVALID;
wire   [63:0] load_mat_burst_3_U0_m_axi_gmem5_0_ARADDR;
wire   [0:0] load_mat_burst_3_U0_m_axi_gmem5_0_ARID;
wire   [31:0] load_mat_burst_3_U0_m_axi_gmem5_0_ARLEN;
wire   [2:0] load_mat_burst_3_U0_m_axi_gmem5_0_ARSIZE;
wire   [1:0] load_mat_burst_3_U0_m_axi_gmem5_0_ARBURST;
wire   [1:0] load_mat_burst_3_U0_m_axi_gmem5_0_ARLOCK;
wire   [3:0] load_mat_burst_3_U0_m_axi_gmem5_0_ARCACHE;
wire   [2:0] load_mat_burst_3_U0_m_axi_gmem5_0_ARPROT;
wire   [3:0] load_mat_burst_3_U0_m_axi_gmem5_0_ARQOS;
wire   [3:0] load_mat_burst_3_U0_m_axi_gmem5_0_ARREGION;
wire   [0:0] load_mat_burst_3_U0_m_axi_gmem5_0_ARUSER;
wire    load_mat_burst_3_U0_m_axi_gmem5_0_RREADY;
wire    load_mat_burst_3_U0_m_axi_gmem5_0_BREADY;
wire   [31:0] load_mat_burst_3_U0_mat_stream_din;
wire    load_mat_burst_3_U0_mat_stream_write;
wire    compute_vec_mat_4_U0_ap_start;
wire    compute_vec_mat_4_U0_ap_done;
wire    compute_vec_mat_4_U0_ap_continue;
wire    compute_vec_mat_4_U0_ap_idle;
wire    compute_vec_mat_4_U0_ap_ready;
wire    compute_vec_mat_4_U0_start_out;
wire    compute_vec_mat_4_U0_start_write;
wire    compute_vec_mat_4_U0_vec_stream_read;
wire    compute_vec_mat_4_U0_mat_stream_read;
wire   [31:0] compute_vec_mat_4_U0_res_stream_din;
wire    compute_vec_mat_4_U0_res_stream_write;
wire   [31:0] compute_vec_mat_4_U0_res_stream_num_data_valid;
wire   [31:0] compute_vec_mat_4_U0_res_stream_fifo_cap;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_ap_start;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_ap_done;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_ap_continue;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_ap_idle;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_ap_ready;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_res_stream_read;
wire   [5:0] matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_15_address1;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_15_ce1;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_15_we1;
wire   [31:0] matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_15_d1;
wire   [5:0] matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_14_address1;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_14_ce1;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_14_we1;
wire   [31:0] matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_14_d1;
wire   [5:0] matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_13_address1;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_13_ce1;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_13_we1;
wire   [31:0] matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_13_d1;
wire   [5:0] matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_12_address1;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_12_ce1;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_12_we1;
wire   [31:0] matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_12_d1;
wire   [5:0] matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_11_address1;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_11_ce1;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_11_we1;
wire   [31:0] matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_11_d1;
wire   [5:0] matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_10_address1;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_10_ce1;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_10_we1;
wire   [31:0] matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_10_d1;
wire   [5:0] matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_9_address1;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_9_ce1;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_9_we1;
wire   [31:0] matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_9_d1;
wire   [5:0] matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_8_address1;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_8_ce1;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_8_we1;
wire   [31:0] matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_8_d1;
wire   [5:0] matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_7_address1;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_7_ce1;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_7_we1;
wire   [31:0] matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_7_d1;
wire   [5:0] matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_6_address1;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_6_ce1;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_6_we1;
wire   [31:0] matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_6_d1;
wire   [5:0] matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_5_address1;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_5_ce1;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_5_we1;
wire   [31:0] matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_5_d1;
wire   [5:0] matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_4_address1;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_4_ce1;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_4_we1;
wire   [31:0] matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_4_d1;
wire   [5:0] matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_3_address1;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_3_ce1;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_3_we1;
wire   [31:0] matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_3_d1;
wire   [5:0] matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_2_address1;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_2_ce1;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_2_we1;
wire   [31:0] matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_2_d1;
wire   [5:0] matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_1_address1;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_1_ce1;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_1_we1;
wire   [31:0] matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_1_d1;
wire   [5:0] matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_0_address1;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_0_ce1;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_0_we1;
wire   [31:0] matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_0_d1;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_15_write;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_14_write;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_13_write;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_12_write;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_11_write;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_10_write;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_9_write;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_8_write;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_7_write;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_6_write;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_5_write;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_4_write;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_3_write;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_2_write;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_1_write;
wire    matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_0_write;
wire    vec_stream_full_n;
wire   [31:0] vec_stream_dout;
wire    vec_stream_empty_n;
wire   [7:0] vec_stream_num_data_valid;
wire   [7:0] vec_stream_fifo_cap;
wire    mat_stream_full_n;
wire   [31:0] mat_stream_dout;
wire    mat_stream_empty_n;
wire   [8:0] mat_stream_num_data_valid;
wire   [8:0] mat_stream_fifo_cap;
wire    res_stream_full_n;
wire   [31:0] res_stream_dout;
wire    res_stream_empty_n;
wire   [6:0] res_stream_num_data_valid;
wire   [6:0] res_stream_fifo_cap;
reg    ap_sync_ready;
reg    ap_sync_reg_load_vec_2_U0_ap_ready;
wire    ap_sync_load_vec_2_U0_ap_ready;
reg    ap_sync_reg_load_mat_burst_3_U0_ap_ready;
wire    ap_sync_load_mat_burst_3_U0_ap_ready;
wire   [0:0] start_for_compute_vec_mat_4_U0_din;
wire    start_for_compute_vec_mat_4_U0_full_n;
wire   [0:0] start_for_compute_vec_mat_4_U0_dout;
wire    start_for_compute_vec_mat_4_U0_empty_n;
wire   [0:0] start_for_matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_din;
wire    start_for_matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_full_n;
wire   [0:0] start_for_matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_dout;
wire    start_for_matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_load_vec_2_U0_ap_ready = 1'b0;
#0 ap_sync_reg_load_mat_burst_3_U0_ap_ready = 1'b0;
end

kernel_mhsa_load_vec_2 load_vec_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(load_vec_2_U0_ap_start),
    .start_full_n(start_for_compute_vec_mat_4_U0_full_n),
    .ap_done(load_vec_2_U0_ap_done),
    .ap_continue(load_vec_2_U0_ap_continue),
    .ap_idle(load_vec_2_U0_ap_idle),
    .ap_ready(load_vec_2_U0_ap_ready),
    .start_out(load_vec_2_U0_start_out),
    .start_write(load_vec_2_U0_start_write),
    .m_axi_gmem0_0_AWVALID(load_vec_2_U0_m_axi_gmem0_0_AWVALID),
    .m_axi_gmem0_0_AWREADY(1'b0),
    .m_axi_gmem0_0_AWADDR(load_vec_2_U0_m_axi_gmem0_0_AWADDR),
    .m_axi_gmem0_0_AWID(load_vec_2_U0_m_axi_gmem0_0_AWID),
    .m_axi_gmem0_0_AWLEN(load_vec_2_U0_m_axi_gmem0_0_AWLEN),
    .m_axi_gmem0_0_AWSIZE(load_vec_2_U0_m_axi_gmem0_0_AWSIZE),
    .m_axi_gmem0_0_AWBURST(load_vec_2_U0_m_axi_gmem0_0_AWBURST),
    .m_axi_gmem0_0_AWLOCK(load_vec_2_U0_m_axi_gmem0_0_AWLOCK),
    .m_axi_gmem0_0_AWCACHE(load_vec_2_U0_m_axi_gmem0_0_AWCACHE),
    .m_axi_gmem0_0_AWPROT(load_vec_2_U0_m_axi_gmem0_0_AWPROT),
    .m_axi_gmem0_0_AWQOS(load_vec_2_U0_m_axi_gmem0_0_AWQOS),
    .m_axi_gmem0_0_AWREGION(load_vec_2_U0_m_axi_gmem0_0_AWREGION),
    .m_axi_gmem0_0_AWUSER(load_vec_2_U0_m_axi_gmem0_0_AWUSER),
    .m_axi_gmem0_0_WVALID(load_vec_2_U0_m_axi_gmem0_0_WVALID),
    .m_axi_gmem0_0_WREADY(1'b0),
    .m_axi_gmem0_0_WDATA(load_vec_2_U0_m_axi_gmem0_0_WDATA),
    .m_axi_gmem0_0_WSTRB(load_vec_2_U0_m_axi_gmem0_0_WSTRB),
    .m_axi_gmem0_0_WLAST(load_vec_2_U0_m_axi_gmem0_0_WLAST),
    .m_axi_gmem0_0_WID(load_vec_2_U0_m_axi_gmem0_0_WID),
    .m_axi_gmem0_0_WUSER(load_vec_2_U0_m_axi_gmem0_0_WUSER),
    .m_axi_gmem0_0_ARVALID(load_vec_2_U0_m_axi_gmem0_0_ARVALID),
    .m_axi_gmem0_0_ARREADY(m_axi_gmem0_0_ARREADY),
    .m_axi_gmem0_0_ARADDR(load_vec_2_U0_m_axi_gmem0_0_ARADDR),
    .m_axi_gmem0_0_ARID(load_vec_2_U0_m_axi_gmem0_0_ARID),
    .m_axi_gmem0_0_ARLEN(load_vec_2_U0_m_axi_gmem0_0_ARLEN),
    .m_axi_gmem0_0_ARSIZE(load_vec_2_U0_m_axi_gmem0_0_ARSIZE),
    .m_axi_gmem0_0_ARBURST(load_vec_2_U0_m_axi_gmem0_0_ARBURST),
    .m_axi_gmem0_0_ARLOCK(load_vec_2_U0_m_axi_gmem0_0_ARLOCK),
    .m_axi_gmem0_0_ARCACHE(load_vec_2_U0_m_axi_gmem0_0_ARCACHE),
    .m_axi_gmem0_0_ARPROT(load_vec_2_U0_m_axi_gmem0_0_ARPROT),
    .m_axi_gmem0_0_ARQOS(load_vec_2_U0_m_axi_gmem0_0_ARQOS),
    .m_axi_gmem0_0_ARREGION(load_vec_2_U0_m_axi_gmem0_0_ARREGION),
    .m_axi_gmem0_0_ARUSER(load_vec_2_U0_m_axi_gmem0_0_ARUSER),
    .m_axi_gmem0_0_RVALID(m_axi_gmem0_0_RVALID),
    .m_axi_gmem0_0_RREADY(load_vec_2_U0_m_axi_gmem0_0_RREADY),
    .m_axi_gmem0_0_RDATA(m_axi_gmem0_0_RDATA),
    .m_axi_gmem0_0_RLAST(m_axi_gmem0_0_RLAST),
    .m_axi_gmem0_0_RID(m_axi_gmem0_0_RID),
    .m_axi_gmem0_0_RFIFONUM(m_axi_gmem0_0_RFIFONUM),
    .m_axi_gmem0_0_RUSER(m_axi_gmem0_0_RUSER),
    .m_axi_gmem0_0_RRESP(m_axi_gmem0_0_RRESP),
    .m_axi_gmem0_0_BVALID(1'b0),
    .m_axi_gmem0_0_BREADY(load_vec_2_U0_m_axi_gmem0_0_BREADY),
    .m_axi_gmem0_0_BRESP(2'd0),
    .m_axi_gmem0_0_BID(1'd0),
    .m_axi_gmem0_0_BUSER(1'd0),
    .vec(i_vec),
    .vec_stream_din(load_vec_2_U0_vec_stream_din),
    .vec_stream_full_n(vec_stream_full_n),
    .vec_stream_write(load_vec_2_U0_vec_stream_write),
    .vec_stream_num_data_valid(vec_stream_num_data_valid),
    .vec_stream_fifo_cap(vec_stream_fifo_cap)
);

kernel_mhsa_load_mat_burst_3 load_mat_burst_3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(load_mat_burst_3_U0_ap_start),
    .ap_done(load_mat_burst_3_U0_ap_done),
    .ap_continue(load_mat_burst_3_U0_ap_continue),
    .ap_idle(load_mat_burst_3_U0_ap_idle),
    .ap_ready(load_mat_burst_3_U0_ap_ready),
    .m_axi_gmem5_0_AWVALID(load_mat_burst_3_U0_m_axi_gmem5_0_AWVALID),
    .m_axi_gmem5_0_AWREADY(1'b0),
    .m_axi_gmem5_0_AWADDR(load_mat_burst_3_U0_m_axi_gmem5_0_AWADDR),
    .m_axi_gmem5_0_AWID(load_mat_burst_3_U0_m_axi_gmem5_0_AWID),
    .m_axi_gmem5_0_AWLEN(load_mat_burst_3_U0_m_axi_gmem5_0_AWLEN),
    .m_axi_gmem5_0_AWSIZE(load_mat_burst_3_U0_m_axi_gmem5_0_AWSIZE),
    .m_axi_gmem5_0_AWBURST(load_mat_burst_3_U0_m_axi_gmem5_0_AWBURST),
    .m_axi_gmem5_0_AWLOCK(load_mat_burst_3_U0_m_axi_gmem5_0_AWLOCK),
    .m_axi_gmem5_0_AWCACHE(load_mat_burst_3_U0_m_axi_gmem5_0_AWCACHE),
    .m_axi_gmem5_0_AWPROT(load_mat_burst_3_U0_m_axi_gmem5_0_AWPROT),
    .m_axi_gmem5_0_AWQOS(load_mat_burst_3_U0_m_axi_gmem5_0_AWQOS),
    .m_axi_gmem5_0_AWREGION(load_mat_burst_3_U0_m_axi_gmem5_0_AWREGION),
    .m_axi_gmem5_0_AWUSER(load_mat_burst_3_U0_m_axi_gmem5_0_AWUSER),
    .m_axi_gmem5_0_WVALID(load_mat_burst_3_U0_m_axi_gmem5_0_WVALID),
    .m_axi_gmem5_0_WREADY(1'b0),
    .m_axi_gmem5_0_WDATA(load_mat_burst_3_U0_m_axi_gmem5_0_WDATA),
    .m_axi_gmem5_0_WSTRB(load_mat_burst_3_U0_m_axi_gmem5_0_WSTRB),
    .m_axi_gmem5_0_WLAST(load_mat_burst_3_U0_m_axi_gmem5_0_WLAST),
    .m_axi_gmem5_0_WID(load_mat_burst_3_U0_m_axi_gmem5_0_WID),
    .m_axi_gmem5_0_WUSER(load_mat_burst_3_U0_m_axi_gmem5_0_WUSER),
    .m_axi_gmem5_0_ARVALID(load_mat_burst_3_U0_m_axi_gmem5_0_ARVALID),
    .m_axi_gmem5_0_ARREADY(m_axi_gmem5_0_ARREADY),
    .m_axi_gmem5_0_ARADDR(load_mat_burst_3_U0_m_axi_gmem5_0_ARADDR),
    .m_axi_gmem5_0_ARID(load_mat_burst_3_U0_m_axi_gmem5_0_ARID),
    .m_axi_gmem5_0_ARLEN(load_mat_burst_3_U0_m_axi_gmem5_0_ARLEN),
    .m_axi_gmem5_0_ARSIZE(load_mat_burst_3_U0_m_axi_gmem5_0_ARSIZE),
    .m_axi_gmem5_0_ARBURST(load_mat_burst_3_U0_m_axi_gmem5_0_ARBURST),
    .m_axi_gmem5_0_ARLOCK(load_mat_burst_3_U0_m_axi_gmem5_0_ARLOCK),
    .m_axi_gmem5_0_ARCACHE(load_mat_burst_3_U0_m_axi_gmem5_0_ARCACHE),
    .m_axi_gmem5_0_ARPROT(load_mat_burst_3_U0_m_axi_gmem5_0_ARPROT),
    .m_axi_gmem5_0_ARQOS(load_mat_burst_3_U0_m_axi_gmem5_0_ARQOS),
    .m_axi_gmem5_0_ARREGION(load_mat_burst_3_U0_m_axi_gmem5_0_ARREGION),
    .m_axi_gmem5_0_ARUSER(load_mat_burst_3_U0_m_axi_gmem5_0_ARUSER),
    .m_axi_gmem5_0_RVALID(m_axi_gmem5_0_RVALID),
    .m_axi_gmem5_0_RREADY(load_mat_burst_3_U0_m_axi_gmem5_0_RREADY),
    .m_axi_gmem5_0_RDATA(m_axi_gmem5_0_RDATA),
    .m_axi_gmem5_0_RLAST(m_axi_gmem5_0_RLAST),
    .m_axi_gmem5_0_RID(m_axi_gmem5_0_RID),
    .m_axi_gmem5_0_RFIFONUM(m_axi_gmem5_0_RFIFONUM),
    .m_axi_gmem5_0_RUSER(m_axi_gmem5_0_RUSER),
    .m_axi_gmem5_0_RRESP(m_axi_gmem5_0_RRESP),
    .m_axi_gmem5_0_BVALID(1'b0),
    .m_axi_gmem5_0_BREADY(load_mat_burst_3_U0_m_axi_gmem5_0_BREADY),
    .m_axi_gmem5_0_BRESP(2'd0),
    .m_axi_gmem5_0_BID(1'd0),
    .m_axi_gmem5_0_BUSER(1'd0),
    .mat_stream_din(load_mat_burst_3_U0_mat_stream_din),
    .mat_stream_full_n(mat_stream_full_n),
    .mat_stream_write(load_mat_burst_3_U0_mat_stream_write),
    .mat_stream_num_data_valid(mat_stream_num_data_valid),
    .mat_stream_fifo_cap(mat_stream_fifo_cap),
    .mat(i_mat)
);

kernel_mhsa_compute_vec_mat_4 compute_vec_mat_4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(compute_vec_mat_4_U0_ap_start),
    .start_full_n(start_for_matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_full_n),
    .ap_done(compute_vec_mat_4_U0_ap_done),
    .ap_continue(compute_vec_mat_4_U0_ap_continue),
    .ap_idle(compute_vec_mat_4_U0_ap_idle),
    .ap_ready(compute_vec_mat_4_U0_ap_ready),
    .start_out(compute_vec_mat_4_U0_start_out),
    .start_write(compute_vec_mat_4_U0_start_write),
    .vec_stream_dout(vec_stream_dout),
    .vec_stream_empty_n(vec_stream_empty_n),
    .vec_stream_read(compute_vec_mat_4_U0_vec_stream_read),
    .vec_stream_num_data_valid(vec_stream_num_data_valid),
    .vec_stream_fifo_cap(vec_stream_fifo_cap),
    .mat_stream_dout(mat_stream_dout),
    .mat_stream_empty_n(mat_stream_empty_n),
    .mat_stream_read(compute_vec_mat_4_U0_mat_stream_read),
    .mat_stream_num_data_valid(mat_stream_num_data_valid),
    .mat_stream_fifo_cap(mat_stream_fifo_cap),
    .res_stream_din(compute_vec_mat_4_U0_res_stream_din),
    .res_stream_full_n(res_stream_full_n),
    .res_stream_write(compute_vec_mat_4_U0_res_stream_write),
    .res_stream_num_data_valid(compute_vec_mat_4_U0_res_stream_num_data_valid),
    .res_stream_fifo_cap(compute_vec_mat_4_U0_res_stream_fifo_cap)
);

kernel_mhsa_matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_ap_start),
    .ap_done(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_ap_done),
    .ap_continue(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_ap_continue),
    .ap_idle(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_ap_idle),
    .ap_ready(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_ap_ready),
    .res_stream_dout(res_stream_dout),
    .res_stream_empty_n(res_stream_empty_n),
    .res_stream_read(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_res_stream_read),
    .res_stream_num_data_valid(res_stream_num_data_valid),
    .res_stream_fifo_cap(res_stream_fifo_cap),
    .o_vec_15_address1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_15_address1),
    .o_vec_15_ce1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_15_ce1),
    .o_vec_15_we1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_15_we1),
    .o_vec_15_d1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_15_d1),
    .o_vec_14_address1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_14_address1),
    .o_vec_14_ce1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_14_ce1),
    .o_vec_14_we1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_14_we1),
    .o_vec_14_d1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_14_d1),
    .o_vec_13_address1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_13_address1),
    .o_vec_13_ce1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_13_ce1),
    .o_vec_13_we1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_13_we1),
    .o_vec_13_d1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_13_d1),
    .o_vec_12_address1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_12_address1),
    .o_vec_12_ce1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_12_ce1),
    .o_vec_12_we1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_12_we1),
    .o_vec_12_d1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_12_d1),
    .o_vec_11_address1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_11_address1),
    .o_vec_11_ce1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_11_ce1),
    .o_vec_11_we1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_11_we1),
    .o_vec_11_d1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_11_d1),
    .o_vec_10_address1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_10_address1),
    .o_vec_10_ce1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_10_ce1),
    .o_vec_10_we1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_10_we1),
    .o_vec_10_d1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_10_d1),
    .o_vec_9_address1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_9_address1),
    .o_vec_9_ce1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_9_ce1),
    .o_vec_9_we1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_9_we1),
    .o_vec_9_d1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_9_d1),
    .o_vec_8_address1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_8_address1),
    .o_vec_8_ce1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_8_ce1),
    .o_vec_8_we1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_8_we1),
    .o_vec_8_d1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_8_d1),
    .o_vec_7_address1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_7_address1),
    .o_vec_7_ce1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_7_ce1),
    .o_vec_7_we1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_7_we1),
    .o_vec_7_d1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_7_d1),
    .o_vec_6_address1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_6_address1),
    .o_vec_6_ce1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_6_ce1),
    .o_vec_6_we1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_6_we1),
    .o_vec_6_d1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_6_d1),
    .o_vec_5_address1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_5_address1),
    .o_vec_5_ce1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_5_ce1),
    .o_vec_5_we1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_5_we1),
    .o_vec_5_d1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_5_d1),
    .o_vec_4_address1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_4_address1),
    .o_vec_4_ce1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_4_ce1),
    .o_vec_4_we1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_4_we1),
    .o_vec_4_d1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_4_d1),
    .o_vec_3_address1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_3_address1),
    .o_vec_3_ce1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_3_ce1),
    .o_vec_3_we1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_3_we1),
    .o_vec_3_d1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_3_d1),
    .o_vec_2_address1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_2_address1),
    .o_vec_2_ce1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_2_ce1),
    .o_vec_2_we1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_2_we1),
    .o_vec_2_d1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_2_d1),
    .o_vec_1_address1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_1_address1),
    .o_vec_1_ce1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_1_ce1),
    .o_vec_1_we1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_1_we1),
    .o_vec_1_d1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_1_d1),
    .o_vec_0_address1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_0_address1),
    .o_vec_0_ce1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_0_ce1),
    .o_vec_0_we1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_0_we1),
    .o_vec_0_d1(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_0_d1)
);

kernel_mhsa_fifo_w32_d128_A_x vec_stream_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(load_vec_2_U0_vec_stream_din),
    .if_full_n(vec_stream_full_n),
    .if_write(load_vec_2_U0_vec_stream_write),
    .if_dout(vec_stream_dout),
    .if_empty_n(vec_stream_empty_n),
    .if_read(compute_vec_mat_4_U0_vec_stream_read),
    .if_num_data_valid(vec_stream_num_data_valid),
    .if_fifo_cap(vec_stream_fifo_cap)
);

kernel_mhsa_fifo_w32_d256_A_x mat_stream_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(load_mat_burst_3_U0_mat_stream_din),
    .if_full_n(mat_stream_full_n),
    .if_write(load_mat_burst_3_U0_mat_stream_write),
    .if_dout(mat_stream_dout),
    .if_empty_n(mat_stream_empty_n),
    .if_read(compute_vec_mat_4_U0_mat_stream_read),
    .if_num_data_valid(mat_stream_num_data_valid),
    .if_fifo_cap(mat_stream_fifo_cap)
);

kernel_mhsa_fifo_w32_d64_A_x res_stream_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(compute_vec_mat_4_U0_res_stream_din),
    .if_full_n(res_stream_full_n),
    .if_write(compute_vec_mat_4_U0_res_stream_write),
    .if_dout(res_stream_dout),
    .if_empty_n(res_stream_empty_n),
    .if_read(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_res_stream_read),
    .if_num_data_valid(res_stream_num_data_valid),
    .if_fifo_cap(res_stream_fifo_cap)
);

kernel_mhsa_start_for_compute_vec_mat_4_U0 start_for_compute_vec_mat_4_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_compute_vec_mat_4_U0_din),
    .if_full_n(start_for_compute_vec_mat_4_U0_full_n),
    .if_write(load_vec_2_U0_start_write),
    .if_dout(start_for_compute_vec_mat_4_U0_dout),
    .if_empty_n(start_for_compute_vec_mat_4_U0_empty_n),
    .if_read(compute_vec_mat_4_U0_ap_ready)
);

kernel_mhsa_start_for_matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0 start_for_matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_din),
    .if_full_n(start_for_matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_full_n),
    .if_write(compute_vec_mat_4_U0_start_write),
    .if_dout(start_for_matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_dout),
    .if_empty_n(start_for_matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_empty_n),
    .if_read(matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_load_mat_burst_3_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_load_mat_burst_3_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_load_mat_burst_3_U0_ap_ready <= ap_sync_load_mat_burst_3_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_load_vec_2_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_load_vec_2_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_load_vec_2_U0_ap_ready <= ap_sync_load_vec_2_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    ap_sync_ready <= (~ap_sync_ready & ap_sync_load_vec_2_U0_ap_ready & ap_sync_load_mat_burst_3_U0_ap_ready & ap_start);
end

assign ap_done = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_ap_done;

assign ap_idle = (matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_ap_idle & load_vec_2_U0_ap_idle & load_mat_burst_3_U0_ap_idle & compute_vec_mat_4_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_load_mat_burst_3_U0_ap_ready = (load_mat_burst_3_U0_ap_ready | ap_sync_reg_load_mat_burst_3_U0_ap_ready);

assign ap_sync_load_vec_2_U0_ap_ready = (load_vec_2_U0_ap_ready | ap_sync_reg_load_vec_2_U0_ap_ready);

assign compute_vec_mat_4_U0_ap_continue = 1'b1;

assign compute_vec_mat_4_U0_ap_start = start_for_compute_vec_mat_4_U0_empty_n;

assign compute_vec_mat_4_U0_res_stream_fifo_cap = res_stream_fifo_cap;

assign compute_vec_mat_4_U0_res_stream_num_data_valid = res_stream_num_data_valid;

assign load_mat_burst_3_U0_ap_continue = 1'b1;

assign load_mat_burst_3_U0_ap_start = ((ap_sync_reg_load_mat_burst_3_U0_ap_ready ^ 1'b1) & ~ap_sync_ready & ap_start);

assign load_vec_2_U0_ap_continue = 1'b1;

assign load_vec_2_U0_ap_start = ((ap_sync_reg_load_vec_2_U0_ap_ready ^ 1'b1) & ~ap_sync_ready & ap_start);

assign m_axi_gmem0_0_ARADDR = load_vec_2_U0_m_axi_gmem0_0_ARADDR;

assign m_axi_gmem0_0_ARBURST = load_vec_2_U0_m_axi_gmem0_0_ARBURST;

assign m_axi_gmem0_0_ARCACHE = load_vec_2_U0_m_axi_gmem0_0_ARCACHE;

assign m_axi_gmem0_0_ARID = load_vec_2_U0_m_axi_gmem0_0_ARID;

assign m_axi_gmem0_0_ARLEN = load_vec_2_U0_m_axi_gmem0_0_ARLEN;

assign m_axi_gmem0_0_ARLOCK = load_vec_2_U0_m_axi_gmem0_0_ARLOCK;

assign m_axi_gmem0_0_ARPROT = load_vec_2_U0_m_axi_gmem0_0_ARPROT;

assign m_axi_gmem0_0_ARQOS = load_vec_2_U0_m_axi_gmem0_0_ARQOS;

assign m_axi_gmem0_0_ARREGION = load_vec_2_U0_m_axi_gmem0_0_ARREGION;

assign m_axi_gmem0_0_ARSIZE = load_vec_2_U0_m_axi_gmem0_0_ARSIZE;

assign m_axi_gmem0_0_ARUSER = load_vec_2_U0_m_axi_gmem0_0_ARUSER;

assign m_axi_gmem0_0_ARVALID = load_vec_2_U0_m_axi_gmem0_0_ARVALID;

assign m_axi_gmem0_0_AWADDR = 64'd0;

assign m_axi_gmem0_0_AWBURST = 2'd0;

assign m_axi_gmem0_0_AWCACHE = 4'd0;

assign m_axi_gmem0_0_AWID = 1'd0;

assign m_axi_gmem0_0_AWLEN = 32'd0;

assign m_axi_gmem0_0_AWLOCK = 2'd0;

assign m_axi_gmem0_0_AWPROT = 3'd0;

assign m_axi_gmem0_0_AWQOS = 4'd0;

assign m_axi_gmem0_0_AWREGION = 4'd0;

assign m_axi_gmem0_0_AWSIZE = 3'd0;

assign m_axi_gmem0_0_AWUSER = 1'd0;

assign m_axi_gmem0_0_AWVALID = 1'b0;

assign m_axi_gmem0_0_BREADY = 1'b0;

assign m_axi_gmem0_0_RREADY = load_vec_2_U0_m_axi_gmem0_0_RREADY;

assign m_axi_gmem0_0_WDATA = 32'd0;

assign m_axi_gmem0_0_WID = 1'd0;

assign m_axi_gmem0_0_WLAST = 1'b0;

assign m_axi_gmem0_0_WSTRB = 4'd0;

assign m_axi_gmem0_0_WUSER = 1'd0;

assign m_axi_gmem0_0_WVALID = 1'b0;

assign m_axi_gmem5_0_ARADDR = load_mat_burst_3_U0_m_axi_gmem5_0_ARADDR;

assign m_axi_gmem5_0_ARBURST = load_mat_burst_3_U0_m_axi_gmem5_0_ARBURST;

assign m_axi_gmem5_0_ARCACHE = load_mat_burst_3_U0_m_axi_gmem5_0_ARCACHE;

assign m_axi_gmem5_0_ARID = load_mat_burst_3_U0_m_axi_gmem5_0_ARID;

assign m_axi_gmem5_0_ARLEN = load_mat_burst_3_U0_m_axi_gmem5_0_ARLEN;

assign m_axi_gmem5_0_ARLOCK = load_mat_burst_3_U0_m_axi_gmem5_0_ARLOCK;

assign m_axi_gmem5_0_ARPROT = load_mat_burst_3_U0_m_axi_gmem5_0_ARPROT;

assign m_axi_gmem5_0_ARQOS = load_mat_burst_3_U0_m_axi_gmem5_0_ARQOS;

assign m_axi_gmem5_0_ARREGION = load_mat_burst_3_U0_m_axi_gmem5_0_ARREGION;

assign m_axi_gmem5_0_ARSIZE = load_mat_burst_3_U0_m_axi_gmem5_0_ARSIZE;

assign m_axi_gmem5_0_ARUSER = load_mat_burst_3_U0_m_axi_gmem5_0_ARUSER;

assign m_axi_gmem5_0_ARVALID = load_mat_burst_3_U0_m_axi_gmem5_0_ARVALID;

assign m_axi_gmem5_0_AWADDR = 64'd0;

assign m_axi_gmem5_0_AWBURST = 2'd0;

assign m_axi_gmem5_0_AWCACHE = 4'd0;

assign m_axi_gmem5_0_AWID = 1'd0;

assign m_axi_gmem5_0_AWLEN = 32'd0;

assign m_axi_gmem5_0_AWLOCK = 2'd0;

assign m_axi_gmem5_0_AWPROT = 3'd0;

assign m_axi_gmem5_0_AWQOS = 4'd0;

assign m_axi_gmem5_0_AWREGION = 4'd0;

assign m_axi_gmem5_0_AWSIZE = 3'd0;

assign m_axi_gmem5_0_AWUSER = 1'd0;

assign m_axi_gmem5_0_AWVALID = 1'b0;

assign m_axi_gmem5_0_BREADY = 1'b0;

assign m_axi_gmem5_0_RREADY = load_mat_burst_3_U0_m_axi_gmem5_0_RREADY;

assign m_axi_gmem5_0_WDATA = 32'd0;

assign m_axi_gmem5_0_WID = 1'd0;

assign m_axi_gmem5_0_WLAST = 1'b0;

assign m_axi_gmem5_0_WSTRB = 4'd0;

assign m_axi_gmem5_0_WUSER = 1'd0;

assign m_axi_gmem5_0_WVALID = 1'b0;

assign matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_ap_continue = ap_continue;

assign matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_ap_start = start_for_matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_empty_n;

assign matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_0_write = 1'b0;

assign matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_10_write = 1'b0;

assign matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_11_write = 1'b0;

assign matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_12_write = 1'b0;

assign matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_13_write = 1'b0;

assign matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_14_write = 1'b0;

assign matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_15_write = 1'b0;

assign matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_1_write = 1'b0;

assign matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_2_write = 1'b0;

assign matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_3_write = 1'b0;

assign matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_4_write = 1'b0;

assign matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_5_write = 1'b0;

assign matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_6_write = 1'b0;

assign matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_7_write = 1'b0;

assign matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_8_write = 1'b0;

assign matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_9_write = 1'b0;

assign o_vec_0_address0 = 6'd0;

assign o_vec_0_address1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_0_address1;

assign o_vec_0_ce0 = 1'b0;

assign o_vec_0_ce1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_0_ce1;

assign o_vec_0_d0 = 32'd0;

assign o_vec_0_d1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_0_d1;

assign o_vec_0_we0 = 1'b0;

assign o_vec_0_we1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_0_we1;

assign o_vec_0_write = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_0_write;

assign o_vec_10_address0 = 6'd0;

assign o_vec_10_address1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_10_address1;

assign o_vec_10_ce0 = 1'b0;

assign o_vec_10_ce1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_10_ce1;

assign o_vec_10_d0 = 32'd0;

assign o_vec_10_d1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_10_d1;

assign o_vec_10_we0 = 1'b0;

assign o_vec_10_we1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_10_we1;

assign o_vec_10_write = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_10_write;

assign o_vec_11_address0 = 6'd0;

assign o_vec_11_address1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_11_address1;

assign o_vec_11_ce0 = 1'b0;

assign o_vec_11_ce1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_11_ce1;

assign o_vec_11_d0 = 32'd0;

assign o_vec_11_d1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_11_d1;

assign o_vec_11_we0 = 1'b0;

assign o_vec_11_we1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_11_we1;

assign o_vec_11_write = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_11_write;

assign o_vec_12_address0 = 6'd0;

assign o_vec_12_address1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_12_address1;

assign o_vec_12_ce0 = 1'b0;

assign o_vec_12_ce1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_12_ce1;

assign o_vec_12_d0 = 32'd0;

assign o_vec_12_d1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_12_d1;

assign o_vec_12_we0 = 1'b0;

assign o_vec_12_we1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_12_we1;

assign o_vec_12_write = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_12_write;

assign o_vec_13_address0 = 6'd0;

assign o_vec_13_address1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_13_address1;

assign o_vec_13_ce0 = 1'b0;

assign o_vec_13_ce1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_13_ce1;

assign o_vec_13_d0 = 32'd0;

assign o_vec_13_d1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_13_d1;

assign o_vec_13_we0 = 1'b0;

assign o_vec_13_we1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_13_we1;

assign o_vec_13_write = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_13_write;

assign o_vec_14_address0 = 6'd0;

assign o_vec_14_address1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_14_address1;

assign o_vec_14_ce0 = 1'b0;

assign o_vec_14_ce1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_14_ce1;

assign o_vec_14_d0 = 32'd0;

assign o_vec_14_d1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_14_d1;

assign o_vec_14_we0 = 1'b0;

assign o_vec_14_we1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_14_we1;

assign o_vec_14_write = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_14_write;

assign o_vec_15_address0 = 6'd0;

assign o_vec_15_address1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_15_address1;

assign o_vec_15_ce0 = 1'b0;

assign o_vec_15_ce1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_15_ce1;

assign o_vec_15_d0 = 32'd0;

assign o_vec_15_d1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_15_d1;

assign o_vec_15_we0 = 1'b0;

assign o_vec_15_we1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_15_we1;

assign o_vec_15_write = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_15_write;

assign o_vec_1_address0 = 6'd0;

assign o_vec_1_address1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_1_address1;

assign o_vec_1_ce0 = 1'b0;

assign o_vec_1_ce1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_1_ce1;

assign o_vec_1_d0 = 32'd0;

assign o_vec_1_d1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_1_d1;

assign o_vec_1_we0 = 1'b0;

assign o_vec_1_we1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_1_we1;

assign o_vec_1_write = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_1_write;

assign o_vec_2_address0 = 6'd0;

assign o_vec_2_address1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_2_address1;

assign o_vec_2_ce0 = 1'b0;

assign o_vec_2_ce1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_2_ce1;

assign o_vec_2_d0 = 32'd0;

assign o_vec_2_d1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_2_d1;

assign o_vec_2_we0 = 1'b0;

assign o_vec_2_we1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_2_we1;

assign o_vec_2_write = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_2_write;

assign o_vec_3_address0 = 6'd0;

assign o_vec_3_address1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_3_address1;

assign o_vec_3_ce0 = 1'b0;

assign o_vec_3_ce1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_3_ce1;

assign o_vec_3_d0 = 32'd0;

assign o_vec_3_d1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_3_d1;

assign o_vec_3_we0 = 1'b0;

assign o_vec_3_we1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_3_we1;

assign o_vec_3_write = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_3_write;

assign o_vec_4_address0 = 6'd0;

assign o_vec_4_address1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_4_address1;

assign o_vec_4_ce0 = 1'b0;

assign o_vec_4_ce1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_4_ce1;

assign o_vec_4_d0 = 32'd0;

assign o_vec_4_d1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_4_d1;

assign o_vec_4_we0 = 1'b0;

assign o_vec_4_we1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_4_we1;

assign o_vec_4_write = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_4_write;

assign o_vec_5_address0 = 6'd0;

assign o_vec_5_address1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_5_address1;

assign o_vec_5_ce0 = 1'b0;

assign o_vec_5_ce1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_5_ce1;

assign o_vec_5_d0 = 32'd0;

assign o_vec_5_d1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_5_d1;

assign o_vec_5_we0 = 1'b0;

assign o_vec_5_we1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_5_we1;

assign o_vec_5_write = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_5_write;

assign o_vec_6_address0 = 6'd0;

assign o_vec_6_address1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_6_address1;

assign o_vec_6_ce0 = 1'b0;

assign o_vec_6_ce1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_6_ce1;

assign o_vec_6_d0 = 32'd0;

assign o_vec_6_d1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_6_d1;

assign o_vec_6_we0 = 1'b0;

assign o_vec_6_we1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_6_we1;

assign o_vec_6_write = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_6_write;

assign o_vec_7_address0 = 6'd0;

assign o_vec_7_address1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_7_address1;

assign o_vec_7_ce0 = 1'b0;

assign o_vec_7_ce1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_7_ce1;

assign o_vec_7_d0 = 32'd0;

assign o_vec_7_d1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_7_d1;

assign o_vec_7_we0 = 1'b0;

assign o_vec_7_we1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_7_we1;

assign o_vec_7_write = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_7_write;

assign o_vec_8_address0 = 6'd0;

assign o_vec_8_address1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_8_address1;

assign o_vec_8_ce0 = 1'b0;

assign o_vec_8_ce1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_8_ce1;

assign o_vec_8_d0 = 32'd0;

assign o_vec_8_d1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_8_d1;

assign o_vec_8_we0 = 1'b0;

assign o_vec_8_we1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_8_we1;

assign o_vec_8_write = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_8_write;

assign o_vec_9_address0 = 6'd0;

assign o_vec_9_address1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_9_address1;

assign o_vec_9_ce0 = 1'b0;

assign o_vec_9_ce1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_9_ce1;

assign o_vec_9_d0 = 32'd0;

assign o_vec_9_d1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_9_d1;

assign o_vec_9_we0 = 1'b0;

assign o_vec_9_we1 = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_9_we1;

assign o_vec_9_write = matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_o_vec_9_write;

assign start_for_compute_vec_mat_4_U0_din = 1'b1;

assign start_for_matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0_din = 1'b1;

endmodule //kernel_mhsa_matmul_216_219_1
