
Projekt_Mikro_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a48c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000049c  0800a620  0800a620  0000b620  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aabc  0800aabc  0000c1fc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800aabc  0800aabc  0000babc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aac4  0800aac4  0000c1fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aac4  0800aac4  0000bac4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800aac8  0800aac8  0000bac8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001fc  20000000  0800aacc  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000380  200001fc  0800acc8  0000c1fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000057c  0800acc8  0000c57c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000113bf  00000000  00000000  0000c22c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002597  00000000  00000000  0001d5eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f88  00000000  00000000  0001fb88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c13  00000000  00000000  00020b10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002833e  00000000  00000000  00021723  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012a80  00000000  00000000  00049a61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f67a7  00000000  00000000  0005c4e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00152c88  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000055a0  00000000  00000000  00152ccc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007e  00000000  00000000  0015826c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001fc 	.word	0x200001fc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a604 	.word	0x0800a604

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000200 	.word	0x20000200
 80001cc:	0800a604 	.word	0x0800a604

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b08a      	sub	sp, #40	@ 0x28
 8001024:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001026:	f107 0314 	add.w	r3, r7, #20
 800102a:	2200      	movs	r2, #0
 800102c:	601a      	str	r2, [r3, #0]
 800102e:	605a      	str	r2, [r3, #4]
 8001030:	609a      	str	r2, [r3, #8]
 8001032:	60da      	str	r2, [r3, #12]
 8001034:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001036:	4b35      	ldr	r3, [pc, #212]	@ (800110c <MX_GPIO_Init+0xec>)
 8001038:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800103a:	4a34      	ldr	r2, [pc, #208]	@ (800110c <MX_GPIO_Init+0xec>)
 800103c:	f043 0304 	orr.w	r3, r3, #4
 8001040:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001042:	4b32      	ldr	r3, [pc, #200]	@ (800110c <MX_GPIO_Init+0xec>)
 8001044:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001046:	f003 0304 	and.w	r3, r3, #4
 800104a:	613b      	str	r3, [r7, #16]
 800104c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800104e:	4b2f      	ldr	r3, [pc, #188]	@ (800110c <MX_GPIO_Init+0xec>)
 8001050:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001052:	4a2e      	ldr	r2, [pc, #184]	@ (800110c <MX_GPIO_Init+0xec>)
 8001054:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001058:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800105a:	4b2c      	ldr	r3, [pc, #176]	@ (800110c <MX_GPIO_Init+0xec>)
 800105c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800105e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001062:	60fb      	str	r3, [r7, #12]
 8001064:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001066:	4b29      	ldr	r3, [pc, #164]	@ (800110c <MX_GPIO_Init+0xec>)
 8001068:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800106a:	4a28      	ldr	r2, [pc, #160]	@ (800110c <MX_GPIO_Init+0xec>)
 800106c:	f043 0301 	orr.w	r3, r3, #1
 8001070:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001072:	4b26      	ldr	r3, [pc, #152]	@ (800110c <MX_GPIO_Init+0xec>)
 8001074:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001076:	f003 0301 	and.w	r3, r3, #1
 800107a:	60bb      	str	r3, [r7, #8]
 800107c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800107e:	4b23      	ldr	r3, [pc, #140]	@ (800110c <MX_GPIO_Init+0xec>)
 8001080:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001082:	4a22      	ldr	r2, [pc, #136]	@ (800110c <MX_GPIO_Init+0xec>)
 8001084:	f043 0302 	orr.w	r3, r3, #2
 8001088:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800108a:	4b20      	ldr	r3, [pc, #128]	@ (800110c <MX_GPIO_Init+0xec>)
 800108c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800108e:	f003 0302 	and.w	r3, r3, #2
 8001092:	607b      	str	r3, [r7, #4]
 8001094:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001096:	2200      	movs	r2, #0
 8001098:	2120      	movs	r1, #32
 800109a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800109e:	f001 fae1 	bl	8002664 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 80010a2:	2200      	movs	r2, #0
 80010a4:	2130      	movs	r1, #48	@ 0x30
 80010a6:	481a      	ldr	r0, [pc, #104]	@ (8001110 <MX_GPIO_Init+0xf0>)
 80010a8:	f001 fadc 	bl	8002664 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80010ac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80010b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80010b2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80010b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b8:	2300      	movs	r3, #0
 80010ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80010bc:	f107 0314 	add.w	r3, r7, #20
 80010c0:	4619      	mov	r1, r3
 80010c2:	4814      	ldr	r0, [pc, #80]	@ (8001114 <MX_GPIO_Init+0xf4>)
 80010c4:	f001 f924 	bl	8002310 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80010c8:	2320      	movs	r3, #32
 80010ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010cc:	2301      	movs	r3, #1
 80010ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d0:	2300      	movs	r3, #0
 80010d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d4:	2300      	movs	r3, #0
 80010d6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80010d8:	f107 0314 	add.w	r3, r7, #20
 80010dc:	4619      	mov	r1, r3
 80010de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010e2:	f001 f915 	bl	8002310 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80010e6:	2330      	movs	r3, #48	@ 0x30
 80010e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ea:	2301      	movs	r3, #1
 80010ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ee:	2300      	movs	r3, #0
 80010f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f2:	2300      	movs	r3, #0
 80010f4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010f6:	f107 0314 	add.w	r3, r7, #20
 80010fa:	4619      	mov	r1, r3
 80010fc:	4804      	ldr	r0, [pc, #16]	@ (8001110 <MX_GPIO_Init+0xf0>)
 80010fe:	f001 f907 	bl	8002310 <HAL_GPIO_Init>

}
 8001102:	bf00      	nop
 8001104:	3728      	adds	r7, #40	@ 0x28
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	40021000 	.word	0x40021000
 8001110:	48000400 	.word	0x48000400
 8001114:	48000800 	.word	0x48000800

08001118 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001118:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800111c:	b0a6      	sub	sp, #152	@ 0x98
 800111e:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001120:	f000 ff44 	bl	8001fac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001124:	f000 f8b0 	bl	8001288 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001128:	f7ff ff7a 	bl	8001020 <MX_GPIO_Init>
  MX_TIM2_Init();
 800112c:	f000 fc46 	bl	80019bc <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8001130:	f000 fe86 	bl	8001e40 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8001134:	f000 fc90 	bl	8001a58 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001138:	f000 fce4 	bl	8001b04 <MX_TIM4_Init>
  MX_TIM8_Init();
 800113c:	f000 fd3c 	bl	8001bb8 <MX_TIM8_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8001140:	f000 f8f3 	bl	800132a <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  Kp_dig = param_Kp_speed;
 8001144:	4b3a      	ldr	r3, [pc, #232]	@ (8001230 <main+0x118>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4a3a      	ldr	r2, [pc, #232]	@ (8001234 <main+0x11c>)
 800114a:	6013      	str	r3, [r2, #0]
  Ki_dig = param_Kp_speed * (TS / param_Ti_speed);
 800114c:	4b3a      	ldr	r3, [pc, #232]	@ (8001238 <main+0x120>)
 800114e:	edd3 7a00 	vldr	s15, [r3]
 8001152:	eddf 6a3a 	vldr	s13, [pc, #232]	@ 800123c <main+0x124>
 8001156:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800115a:	4b35      	ldr	r3, [pc, #212]	@ (8001230 <main+0x118>)
 800115c:	edd3 7a00 	vldr	s15, [r3]
 8001160:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001164:	4b36      	ldr	r3, [pc, #216]	@ (8001240 <main+0x128>)
 8001166:	edc3 7a00 	vstr	s15, [r3]
  Kd_dig = param_Kp_speed * (param_Td_speed / TS);
 800116a:	4b36      	ldr	r3, [pc, #216]	@ (8001244 <main+0x12c>)
 800116c:	edd3 7a00 	vldr	s15, [r3]
 8001170:	eddf 6a32 	vldr	s13, [pc, #200]	@ 800123c <main+0x124>
 8001174:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001178:	4b2d      	ldr	r3, [pc, #180]	@ (8001230 <main+0x118>)
 800117a:	edd3 7a00 	vldr	s15, [r3]
 800117e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001182:	4b31      	ldr	r3, [pc, #196]	@ (8001248 <main+0x130>)
 8001184:	edc3 7a00 	vstr	s15, [r3]

  PULSE_TO_RAD = (2.0f * 3.1415927f) / CPR;
 8001188:	4b30      	ldr	r3, [pc, #192]	@ (800124c <main+0x134>)
 800118a:	ed93 7a00 	vldr	s14, [r3]
 800118e:	eddf 6a30 	vldr	s13, [pc, #192]	@ 8001250 <main+0x138>
 8001192:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001196:	4b2f      	ldr	r3, [pc, #188]	@ (8001254 <main+0x13c>)
 8001198:	edc3 7a00 	vstr	s15, [r3]

  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 800119c:	2100      	movs	r1, #0
 800119e:	482e      	ldr	r0, [pc, #184]	@ (8001258 <main+0x140>)
 80011a0:	f002 feb8 	bl	8003f14 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 80011a4:	213c      	movs	r1, #60	@ 0x3c
 80011a6:	482d      	ldr	r0, [pc, #180]	@ (800125c <main+0x144>)
 80011a8:	f003 f860 	bl	800426c <HAL_TIM_Encoder_Start>
  HAL_TIM_Base_Start_IT(&htim2);
 80011ac:	482c      	ldr	r0, [pc, #176]	@ (8001260 <main+0x148>)
 80011ae:	f002 fde9 	bl	8003d84 <HAL_TIM_Base_Start_IT>

  MASTER_PULSE_TO_RAD = (2.0f * 3.1415927f) / MASTER_CPR;
 80011b2:	4b2c      	ldr	r3, [pc, #176]	@ (8001264 <main+0x14c>)
 80011b4:	4a2c      	ldr	r2, [pc, #176]	@ (8001268 <main+0x150>)
 80011b6:	601a      	str	r2, [r3, #0]

  HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_ALL);
 80011b8:	213c      	movs	r1, #60	@ 0x3c
 80011ba:	482c      	ldr	r0, [pc, #176]	@ (800126c <main+0x154>)
 80011bc:	f003 f856 	bl	800426c <HAL_TIM_Encoder_Start>
  {

			char msg[128];


			sprintf(msg,
 80011c0:	4b2b      	ldr	r3, [pc, #172]	@ (8001270 <main+0x158>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4618      	mov	r0, r3
 80011c6:	f7ff f9bf 	bl	8000548 <__aeabi_f2d>
 80011ca:	4682      	mov	sl, r0
 80011cc:	468b      	mov	fp, r1
 80011ce:	4b29      	ldr	r3, [pc, #164]	@ (8001274 <main+0x15c>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	4618      	mov	r0, r3
 80011d4:	f7ff f9b8 	bl	8000548 <__aeabi_f2d>
 80011d8:	4604      	mov	r4, r0
 80011da:	460d      	mov	r5, r1
 80011dc:	4b26      	ldr	r3, [pc, #152]	@ (8001278 <main+0x160>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4618      	mov	r0, r3
 80011e2:	f7ff f9b1 	bl	8000548 <__aeabi_f2d>
 80011e6:	4680      	mov	r8, r0
 80011e8:	4689      	mov	r9, r1
 80011ea:	4b24      	ldr	r3, [pc, #144]	@ (800127c <main+0x164>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	4618      	mov	r0, r3
 80011f0:	f7ff f9aa 	bl	8000548 <__aeabi_f2d>
 80011f4:	4602      	mov	r2, r0
 80011f6:	460b      	mov	r3, r1
 80011f8:	4638      	mov	r0, r7
 80011fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80011fe:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001202:	e9cd 4500 	strd	r4, r5, [sp]
 8001206:	4652      	mov	r2, sl
 8001208:	465b      	mov	r3, fp
 800120a:	491d      	ldr	r1, [pc, #116]	@ (8001280 <main+0x168>)
 800120c:	f005 fdbc 	bl	8006d88 <siprintf>
			   dbg_target_pos,
			   dbg_speed_filt,
			   dbg_pwm_u);


			HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 50);
 8001210:	463b      	mov	r3, r7
 8001212:	4618      	mov	r0, r3
 8001214:	f7ff f82c 	bl	8000270 <strlen>
 8001218:	4603      	mov	r3, r0
 800121a:	b29a      	uxth	r2, r3
 800121c:	4639      	mov	r1, r7
 800121e:	2332      	movs	r3, #50	@ 0x32
 8001220:	4818      	ldr	r0, [pc, #96]	@ (8001284 <main+0x16c>)
 8001222:	f004 f925 	bl	8005470 <HAL_UART_Transmit>


			HAL_Delay(50);
 8001226:	2032      	movs	r0, #50	@ 0x32
 8001228:	f000 ff3c 	bl	80020a4 <HAL_Delay>
  {
 800122c:	bf00      	nop
 800122e:	e7c7      	b.n	80011c0 <main+0xa8>
 8001230:	2000001c 	.word	0x2000001c
 8001234:	2000021c 	.word	0x2000021c
 8001238:	20000020 	.word	0x20000020
 800123c:	3b03126f 	.word	0x3b03126f
 8001240:	20000220 	.word	0x20000220
 8001244:	20000218 	.word	0x20000218
 8001248:	20000224 	.word	0x20000224
 800124c:	20000000 	.word	0x20000000
 8001250:	40c90fdb 	.word	0x40c90fdb
 8001254:	20000248 	.word	0x20000248
 8001258:	2000030c 	.word	0x2000030c
 800125c:	200002c0 	.word	0x200002c0
 8001260:	20000274 	.word	0x20000274
 8001264:	2000024c 	.word	0x2000024c
 8001268:	3da0d97c 	.word	0x3da0d97c
 800126c:	20000358 	.word	0x20000358
 8001270:	2000025c 	.word	0x2000025c
 8001274:	20000258 	.word	0x20000258
 8001278:	20000264 	.word	0x20000264
 800127c:	2000026c 	.word	0x2000026c
 8001280:	0800a620 	.word	0x0800a620
 8001284:	200003a4 	.word	0x200003a4

08001288 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b096      	sub	sp, #88	@ 0x58
 800128c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800128e:	f107 0314 	add.w	r3, r7, #20
 8001292:	2244      	movs	r2, #68	@ 0x44
 8001294:	2100      	movs	r1, #0
 8001296:	4618      	mov	r0, r3
 8001298:	f005 fddb 	bl	8006e52 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800129c:	463b      	mov	r3, r7
 800129e:	2200      	movs	r2, #0
 80012a0:	601a      	str	r2, [r3, #0]
 80012a2:	605a      	str	r2, [r3, #4]
 80012a4:	609a      	str	r2, [r3, #8]
 80012a6:	60da      	str	r2, [r3, #12]
 80012a8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80012aa:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80012ae:	f001 f9ff 	bl	80026b0 <HAL_PWREx_ControlVoltageScaling>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d001      	beq.n	80012bc <SystemClock_Config+0x34>
  {
    Error_Handler();
 80012b8:	f000 fa44 	bl	8001744 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012bc:	2302      	movs	r3, #2
 80012be:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012c0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80012c4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012c6:	2310      	movs	r3, #16
 80012c8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012ca:	2302      	movs	r3, #2
 80012cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80012ce:	2302      	movs	r3, #2
 80012d0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80012d2:	2301      	movs	r3, #1
 80012d4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80012d6:	230a      	movs	r3, #10
 80012d8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80012da:	2307      	movs	r3, #7
 80012dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80012de:	2302      	movs	r3, #2
 80012e0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80012e2:	2302      	movs	r3, #2
 80012e4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012e6:	f107 0314 	add.w	r3, r7, #20
 80012ea:	4618      	mov	r0, r3
 80012ec:	f001 fa36 	bl	800275c <HAL_RCC_OscConfig>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <SystemClock_Config+0x72>
  {
    Error_Handler();
 80012f6:	f000 fa25 	bl	8001744 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012fa:	230f      	movs	r3, #15
 80012fc:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012fe:	2303      	movs	r3, #3
 8001300:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001302:	2300      	movs	r3, #0
 8001304:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001306:	2300      	movs	r3, #0
 8001308:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800130a:	2300      	movs	r3, #0
 800130c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800130e:	463b      	mov	r3, r7
 8001310:	2104      	movs	r1, #4
 8001312:	4618      	mov	r0, r3
 8001314:	f001 fdfe 	bl	8002f14 <HAL_RCC_ClockConfig>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d001      	beq.n	8001322 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800131e:	f000 fa11 	bl	8001744 <Error_Handler>
  }
}
 8001322:	bf00      	nop
 8001324:	3758      	adds	r7, #88	@ 0x58
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}

0800132a <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 800132a:	b580      	push	{r7, lr}
 800132c:	af00      	add	r7, sp, #0
  /* TIM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800132e:	2200      	movs	r2, #0
 8001330:	2100      	movs	r1, #0
 8001332:	201c      	movs	r0, #28
 8001334:	f000 ffb5 	bl	80022a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001338:	201c      	movs	r0, #28
 800133a:	f000 ffce 	bl	80022da <HAL_NVIC_EnableIRQ>
}
 800133e:	bf00      	nop
 8001340:	bd80      	pop	{r7, pc}
	...

08001344 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b090      	sub	sp, #64	@ 0x40
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM2)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001354:	f040 81e1 	bne.w	800171a <HAL_TIM_PeriodElapsedCallback+0x3d6>
  {
	  /* =====================================================
	   * 0. MASTER ENCODER  SYGNA ZADANY
	   * ===================================================== */
	  int16_t master_cnt = (int16_t)__HAL_TIM_GET_COUNTER(&htim8);
 8001358:	4bc1      	ldr	r3, [pc, #772]	@ (8001660 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800135e:	86fb      	strh	r3, [r7, #54]	@ 0x36
	  int16_t master_diff = master_cnt - master_enc_prev;
 8001360:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8001362:	4bc0      	ldr	r3, [pc, #768]	@ (8001664 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8001364:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001368:	b29b      	uxth	r3, r3
 800136a:	1ad3      	subs	r3, r2, r3
 800136c:	b29b      	uxth	r3, r3
 800136e:	86bb      	strh	r3, [r7, #52]	@ 0x34
	  master_enc_prev = master_cnt;
 8001370:	4abc      	ldr	r2, [pc, #752]	@ (8001664 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8001372:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001374:	8013      	strh	r3, [r2, #0]
	  master_total_pulses += master_diff;
 8001376:	f9b7 2034 	ldrsh.w	r2, [r7, #52]	@ 0x34
 800137a:	4bbb      	ldr	r3, [pc, #748]	@ (8001668 <HAL_TIM_PeriodElapsedCallback+0x324>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4413      	add	r3, r2
 8001380:	4ab9      	ldr	r2, [pc, #740]	@ (8001668 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8001382:	6013      	str	r3, [r2, #0]

	  float target_pos_ref = master_total_pulses * MASTER_PULSE_TO_RAD;
 8001384:	4bb8      	ldr	r3, [pc, #736]	@ (8001668 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	ee07 3a90 	vmov	s15, r3
 800138c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001390:	4bb6      	ldr	r3, [pc, #728]	@ (800166c <HAL_TIM_PeriodElapsedCallback+0x328>)
 8001392:	edd3 7a00 	vldr	s15, [r3]
 8001396:	ee67 7a27 	vmul.f32	s15, s14, s15
 800139a:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30


    /* =====================================================
     * 1. ENKODER - ODCZYT
     * ===================================================== */
    int16_t current_cnt = (int16_t)__HAL_TIM_GET_COUNTER(&htim3);
 800139e:	4bb4      	ldr	r3, [pc, #720]	@ (8001670 <HAL_TIM_PeriodElapsedCallback+0x32c>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013a4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    int16_t diff = current_cnt - enc_prev;
 80013a6:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80013a8:	4bb2      	ldr	r3, [pc, #712]	@ (8001674 <HAL_TIM_PeriodElapsedCallback+0x330>)
 80013aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013ae:	b29b      	uxth	r3, r3
 80013b0:	1ad3      	subs	r3, r2, r3
 80013b2:	b29b      	uxth	r3, r3
 80013b4:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    enc_prev = current_cnt;
 80013b6:	4aaf      	ldr	r2, [pc, #700]	@ (8001674 <HAL_TIM_PeriodElapsedCallback+0x330>)
 80013b8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80013ba:	8013      	strh	r3, [r2, #0]
    total_pulses += diff;
 80013bc:	f9b7 202c 	ldrsh.w	r2, [r7, #44]	@ 0x2c
 80013c0:	4bad      	ldr	r3, [pc, #692]	@ (8001678 <HAL_TIM_PeriodElapsedCallback+0x334>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4413      	add	r3, r2
 80013c6:	4aac      	ldr	r2, [pc, #688]	@ (8001678 <HAL_TIM_PeriodElapsedCallback+0x334>)
 80013c8:	6013      	str	r3, [r2, #0]


    /* =====================================================
     * 2. OBLICZENIE PRDKOCI + FILTR IIR
     * ===================================================== */
    float position_rad = total_pulses * PULSE_TO_RAD;
 80013ca:	4bab      	ldr	r3, [pc, #684]	@ (8001678 <HAL_TIM_PeriodElapsedCallback+0x334>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	ee07 3a90 	vmov	s15, r3
 80013d2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013d6:	4ba9      	ldr	r3, [pc, #676]	@ (800167c <HAL_TIM_PeriodElapsedCallback+0x338>)
 80013d8:	edd3 7a00 	vldr	s15, [r3]
 80013dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013e0:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    float speed_raw = (diff * PULSE_TO_RAD) / TS;
 80013e4:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 80013e8:	ee07 3a90 	vmov	s15, r3
 80013ec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013f0:	4ba2      	ldr	r3, [pc, #648]	@ (800167c <HAL_TIM_PeriodElapsedCallback+0x338>)
 80013f2:	edd3 7a00 	vldr	s15, [r3]
 80013f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013fa:	eddf 6aa1 	vldr	s13, [pc, #644]	@ 8001680 <HAL_TIM_PeriodElapsedCallback+0x33c>
 80013fe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001402:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    float speed = (b[0] * speed_raw)
 8001406:	4b9f      	ldr	r3, [pc, #636]	@ (8001684 <HAL_TIM_PeriodElapsedCallback+0x340>)
 8001408:	ed93 7a00 	vldr	s14, [r3]
 800140c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001410:	ee27 7a27 	vmul.f32	s14, s14, s15
                + (b[1] * x_buf[0])
 8001414:	4b9b      	ldr	r3, [pc, #620]	@ (8001684 <HAL_TIM_PeriodElapsedCallback+0x340>)
 8001416:	edd3 6a01 	vldr	s13, [r3, #4]
 800141a:	4b9b      	ldr	r3, [pc, #620]	@ (8001688 <HAL_TIM_PeriodElapsedCallback+0x344>)
 800141c:	edd3 7a00 	vldr	s15, [r3]
 8001420:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001424:	ee37 7a27 	vadd.f32	s14, s14, s15
                + (b[2] * x_buf[1])
 8001428:	4b96      	ldr	r3, [pc, #600]	@ (8001684 <HAL_TIM_PeriodElapsedCallback+0x340>)
 800142a:	edd3 6a02 	vldr	s13, [r3, #8]
 800142e:	4b96      	ldr	r3, [pc, #600]	@ (8001688 <HAL_TIM_PeriodElapsedCallback+0x344>)
 8001430:	edd3 7a01 	vldr	s15, [r3, #4]
 8001434:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001438:	ee37 7a27 	vadd.f32	s14, s14, s15
                - (a[0] * y_buf[0])
 800143c:	4b93      	ldr	r3, [pc, #588]	@ (800168c <HAL_TIM_PeriodElapsedCallback+0x348>)
 800143e:	edd3 6a00 	vldr	s13, [r3]
 8001442:	4b93      	ldr	r3, [pc, #588]	@ (8001690 <HAL_TIM_PeriodElapsedCallback+0x34c>)
 8001444:	edd3 7a00 	vldr	s15, [r3]
 8001448:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800144c:	ee37 7a67 	vsub.f32	s14, s14, s15
                - (a[1] * y_buf[1]);
 8001450:	4b8e      	ldr	r3, [pc, #568]	@ (800168c <HAL_TIM_PeriodElapsedCallback+0x348>)
 8001452:	edd3 6a01 	vldr	s13, [r3, #4]
 8001456:	4b8e      	ldr	r3, [pc, #568]	@ (8001690 <HAL_TIM_PeriodElapsedCallback+0x34c>)
 8001458:	edd3 7a01 	vldr	s15, [r3, #4]
 800145c:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float speed = (b[0] * speed_raw)
 8001460:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001464:	edc7 7a08 	vstr	s15, [r7, #32]

    x_buf[1] = x_buf[0];
 8001468:	4b87      	ldr	r3, [pc, #540]	@ (8001688 <HAL_TIM_PeriodElapsedCallback+0x344>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a86      	ldr	r2, [pc, #536]	@ (8001688 <HAL_TIM_PeriodElapsedCallback+0x344>)
 800146e:	6053      	str	r3, [r2, #4]
    x_buf[0] = speed_raw;
 8001470:	4a85      	ldr	r2, [pc, #532]	@ (8001688 <HAL_TIM_PeriodElapsedCallback+0x344>)
 8001472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001474:	6013      	str	r3, [r2, #0]

    y_buf[1] = y_buf[0];
 8001476:	4b86      	ldr	r3, [pc, #536]	@ (8001690 <HAL_TIM_PeriodElapsedCallback+0x34c>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4a85      	ldr	r2, [pc, #532]	@ (8001690 <HAL_TIM_PeriodElapsedCallback+0x34c>)
 800147c:	6053      	str	r3, [r2, #4]
    y_buf[0] = speed;
 800147e:	4a84      	ldr	r2, [pc, #528]	@ (8001690 <HAL_TIM_PeriodElapsedCallback+0x34c>)
 8001480:	6a3b      	ldr	r3, [r7, #32]
 8001482:	6013      	str	r3, [r2, #0]

    /* =====================================================
     * 3. KASKADA: PTLA POZYCJI (P)
     * ===================================================== */
    float error_pos = target_pos_ref - position_rad;
 8001484:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001488:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800148c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001490:	edc7 7a07 	vstr	s15, [r7, #28]
    float target_speed = param_Kp_pos * error_pos;
 8001494:	4b7f      	ldr	r3, [pc, #508]	@ (8001694 <HAL_TIM_PeriodElapsedCallback+0x350>)
 8001496:	edd3 7a00 	vldr	s15, [r3]
 800149a:	ed97 7a07 	vldr	s14, [r7, #28]
 800149e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014a2:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

    if (target_speed > 12.0f)  target_speed = 12.0f;
 80014a6:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80014aa:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 80014ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014b6:	dd01      	ble.n	80014bc <HAL_TIM_PeriodElapsedCallback+0x178>
 80014b8:	4b77      	ldr	r3, [pc, #476]	@ (8001698 <HAL_TIM_PeriodElapsedCallback+0x354>)
 80014ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (target_speed < -12.0f) target_speed = -12.0f;
 80014bc:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80014c0:	eeba 7a08 	vmov.f32	s14, #168	@ 0xc1400000 -12.0
 80014c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014cc:	d501      	bpl.n	80014d2 <HAL_TIM_PeriodElapsedCallback+0x18e>
 80014ce:	4b73      	ldr	r3, [pc, #460]	@ (800169c <HAL_TIM_PeriodElapsedCallback+0x358>)
 80014d0:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* =====================================================
     * 4. KASKADA: PTLA PRDKOCI (PID)
     * ===================================================== */
    float error_speed = target_speed - speed;
 80014d2:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80014d6:	edd7 7a08 	vldr	s15, [r7, #32]
 80014da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014de:	edc7 7a06 	vstr	s15, [r7, #24]

    float P = Kp_dig * error_speed;
 80014e2:	4b6f      	ldr	r3, [pc, #444]	@ (80016a0 <HAL_TIM_PeriodElapsedCallback+0x35c>)
 80014e4:	edd3 7a00 	vldr	s15, [r3]
 80014e8:	ed97 7a06 	vldr	s14, [r7, #24]
 80014ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014f0:	edc7 7a05 	vstr	s15, [r7, #20]
    pid_integral += Ki_dig * error_speed;
 80014f4:	4b6b      	ldr	r3, [pc, #428]	@ (80016a4 <HAL_TIM_PeriodElapsedCallback+0x360>)
 80014f6:	ed93 7a00 	vldr	s14, [r3]
 80014fa:	edd7 7a06 	vldr	s15, [r7, #24]
 80014fe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001502:	4b69      	ldr	r3, [pc, #420]	@ (80016a8 <HAL_TIM_PeriodElapsedCallback+0x364>)
 8001504:	edd3 7a00 	vldr	s15, [r3]
 8001508:	ee77 7a27 	vadd.f32	s15, s14, s15
 800150c:	4b66      	ldr	r3, [pc, #408]	@ (80016a8 <HAL_TIM_PeriodElapsedCallback+0x364>)
 800150e:	edc3 7a00 	vstr	s15, [r3]
    float D = -Kd_dig * (speed - pid_prev_meas);
 8001512:	4b66      	ldr	r3, [pc, #408]	@ (80016ac <HAL_TIM_PeriodElapsedCallback+0x368>)
 8001514:	edd3 7a00 	vldr	s15, [r3]
 8001518:	eeb1 7a67 	vneg.f32	s14, s15
 800151c:	4b64      	ldr	r3, [pc, #400]	@ (80016b0 <HAL_TIM_PeriodElapsedCallback+0x36c>)
 800151e:	edd3 7a00 	vldr	s15, [r3]
 8001522:	edd7 6a08 	vldr	s13, [r7, #32]
 8001526:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800152a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800152e:	edc7 7a04 	vstr	s15, [r7, #16]

    float u_volts = P + pid_integral + D;
 8001532:	4b5d      	ldr	r3, [pc, #372]	@ (80016a8 <HAL_TIM_PeriodElapsedCallback+0x364>)
 8001534:	ed93 7a00 	vldr	s14, [r3]
 8001538:	edd7 7a05 	vldr	s15, [r7, #20]
 800153c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001540:	ed97 7a04 	vldr	s14, [r7, #16]
 8001544:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001548:	edc7 7a03 	vstr	s15, [r7, #12]

    /* =====================================================
     * 5. SATURACJA I SKALOWANIE DO PWM
     * ===================================================== */
    float u_sat_volts = u_volts;
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	63bb      	str	r3, [r7, #56]	@ 0x38

    if (u_volts > V_SUPPLY) {
 8001550:	edd7 7a03 	vldr	s15, [r7, #12]
 8001554:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8001558:	eef4 7ac7 	vcmpe.f32	s15, s14
 800155c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001560:	dd18      	ble.n	8001594 <HAL_TIM_PeriodElapsedCallback+0x250>
        u_sat_volts = V_SUPPLY;
 8001562:	4b54      	ldr	r3, [pc, #336]	@ (80016b4 <HAL_TIM_PeriodElapsedCallback+0x370>)
 8001564:	63bb      	str	r3, [r7, #56]	@ 0x38
        if (error_speed > 0) pid_integral -= Ki_dig * error_speed;
 8001566:	edd7 7a06 	vldr	s15, [r7, #24]
 800156a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800156e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001572:	dd30      	ble.n	80015d6 <HAL_TIM_PeriodElapsedCallback+0x292>
 8001574:	4b4c      	ldr	r3, [pc, #304]	@ (80016a8 <HAL_TIM_PeriodElapsedCallback+0x364>)
 8001576:	ed93 7a00 	vldr	s14, [r3]
 800157a:	4b4a      	ldr	r3, [pc, #296]	@ (80016a4 <HAL_TIM_PeriodElapsedCallback+0x360>)
 800157c:	edd3 6a00 	vldr	s13, [r3]
 8001580:	edd7 7a06 	vldr	s15, [r7, #24]
 8001584:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001588:	ee77 7a67 	vsub.f32	s15, s14, s15
 800158c:	4b46      	ldr	r3, [pc, #280]	@ (80016a8 <HAL_TIM_PeriodElapsedCallback+0x364>)
 800158e:	edc3 7a00 	vstr	s15, [r3]
 8001592:	e020      	b.n	80015d6 <HAL_TIM_PeriodElapsedCallback+0x292>
    }
    else if (u_volts < -V_SUPPLY) {
 8001594:	edd7 7a03 	vldr	s15, [r7, #12]
 8001598:	eeb8 7a08 	vmov.f32	s14, #136	@ 0xc0400000 -3.0
 800159c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015a4:	d517      	bpl.n	80015d6 <HAL_TIM_PeriodElapsedCallback+0x292>
        u_sat_volts = -V_SUPPLY;
 80015a6:	4b44      	ldr	r3, [pc, #272]	@ (80016b8 <HAL_TIM_PeriodElapsedCallback+0x374>)
 80015a8:	63bb      	str	r3, [r7, #56]	@ 0x38
        if (error_speed < 0) pid_integral -= Ki_dig * error_speed;
 80015aa:	edd7 7a06 	vldr	s15, [r7, #24]
 80015ae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015b6:	d50e      	bpl.n	80015d6 <HAL_TIM_PeriodElapsedCallback+0x292>
 80015b8:	4b3b      	ldr	r3, [pc, #236]	@ (80016a8 <HAL_TIM_PeriodElapsedCallback+0x364>)
 80015ba:	ed93 7a00 	vldr	s14, [r3]
 80015be:	4b39      	ldr	r3, [pc, #228]	@ (80016a4 <HAL_TIM_PeriodElapsedCallback+0x360>)
 80015c0:	edd3 6a00 	vldr	s13, [r3]
 80015c4:	edd7 7a06 	vldr	s15, [r7, #24]
 80015c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015d0:	4b35      	ldr	r3, [pc, #212]	@ (80016a8 <HAL_TIM_PeriodElapsedCallback+0x364>)
 80015d2:	edc3 7a00 	vstr	s15, [r3]
    }

    pid_prev_meas = speed;
 80015d6:	4a36      	ldr	r2, [pc, #216]	@ (80016b0 <HAL_TIM_PeriodElapsedCallback+0x36c>)
 80015d8:	6a3b      	ldr	r3, [r7, #32]
 80015da:	6013      	str	r3, [r2, #0]

    float u_pwm = (u_sat_volts / V_SUPPLY) * PWM_ARR;
 80015dc:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 80015e0:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 80015e4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015e8:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80016bc <HAL_TIM_PeriodElapsedCallback+0x378>
 80015ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015f0:	edc7 7a02 	vstr	s15, [r7, #8]

    /* =====================================================
     * 6. STEROWANIE SILNIKIEM (MOSTEK H)
     * ===================================================== */
    if (fabsf(u_pwm) < 100.0f)
 80015f4:	edd7 7a02 	vldr	s15, [r7, #8]
 80015f8:	eef0 7ae7 	vabs.f32	s15, s15
 80015fc:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 80016c0 <HAL_TIM_PeriodElapsedCallback+0x37c>
 8001600:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001604:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001608:	d50e      	bpl.n	8001628 <HAL_TIM_PeriodElapsedCallback+0x2e4>
    {
        __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 800160a:	4b2e      	ldr	r3, [pc, #184]	@ (80016c4 <HAL_TIM_PeriodElapsedCallback+0x380>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	2200      	movs	r2, #0
 8001610:	635a      	str	r2, [r3, #52]	@ 0x34
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8001612:	2200      	movs	r2, #0
 8001614:	2110      	movs	r1, #16
 8001616:	482c      	ldr	r0, [pc, #176]	@ (80016c8 <HAL_TIM_PeriodElapsedCallback+0x384>)
 8001618:	f001 f824 	bl	8002664 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 800161c:	2200      	movs	r2, #0
 800161e:	2120      	movs	r1, #32
 8001620:	4829      	ldr	r0, [pc, #164]	@ (80016c8 <HAL_TIM_PeriodElapsedCallback+0x384>)
 8001622:	f001 f81f 	bl	8002664 <HAL_GPIO_WritePin>
 8001626:	e066      	b.n	80016f6 <HAL_TIM_PeriodElapsedCallback+0x3b2>
    }
    else if (u_pwm > 0.0f)
 8001628:	edd7 7a02 	vldr	s15, [r7, #8]
 800162c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001630:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001634:	dd4a      	ble.n	80016cc <HAL_TIM_PeriodElapsedCallback+0x388>
    {
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8001636:	2201      	movs	r2, #1
 8001638:	2110      	movs	r1, #16
 800163a:	4823      	ldr	r0, [pc, #140]	@ (80016c8 <HAL_TIM_PeriodElapsedCallback+0x384>)
 800163c:	f001 f812 	bl	8002664 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8001640:	2200      	movs	r2, #0
 8001642:	2120      	movs	r1, #32
 8001644:	4820      	ldr	r0, [pc, #128]	@ (80016c8 <HAL_TIM_PeriodElapsedCallback+0x384>)
 8001646:	f001 f80d 	bl	8002664 <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, (uint32_t)u_pwm);
 800164a:	4b1e      	ldr	r3, [pc, #120]	@ (80016c4 <HAL_TIM_PeriodElapsedCallback+0x380>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001652:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001656:	ee17 2a90 	vmov	r2, s15
 800165a:	635a      	str	r2, [r3, #52]	@ 0x34
 800165c:	e04b      	b.n	80016f6 <HAL_TIM_PeriodElapsedCallback+0x3b2>
 800165e:	bf00      	nop
 8001660:	20000358 	.word	0x20000358
 8001664:	20000250 	.word	0x20000250
 8001668:	20000254 	.word	0x20000254
 800166c:	2000024c 	.word	0x2000024c
 8001670:	200002c0 	.word	0x200002c0
 8001674:	20000230 	.word	0x20000230
 8001678:	20000234 	.word	0x20000234
 800167c:	20000248 	.word	0x20000248
 8001680:	3b03126f 	.word	0x3b03126f
 8001684:	20000010 	.word	0x20000010
 8001688:	20000238 	.word	0x20000238
 800168c:	20000004 	.word	0x20000004
 8001690:	20000240 	.word	0x20000240
 8001694:	20000024 	.word	0x20000024
 8001698:	41400000 	.word	0x41400000
 800169c:	c1400000 	.word	0xc1400000
 80016a0:	2000021c 	.word	0x2000021c
 80016a4:	20000220 	.word	0x20000220
 80016a8:	20000228 	.word	0x20000228
 80016ac:	20000224 	.word	0x20000224
 80016b0:	2000022c 	.word	0x2000022c
 80016b4:	40400000 	.word	0x40400000
 80016b8:	c0400000 	.word	0xc0400000
 80016bc:	4579f000 	.word	0x4579f000
 80016c0:	42c80000 	.word	0x42c80000
 80016c4:	2000030c 	.word	0x2000030c
 80016c8:	48000400 	.word	0x48000400
    }
    else
    {
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 80016cc:	2200      	movs	r2, #0
 80016ce:	2110      	movs	r1, #16
 80016d0:	4814      	ldr	r0, [pc, #80]	@ (8001724 <HAL_TIM_PeriodElapsedCallback+0x3e0>)
 80016d2:	f000 ffc7 	bl	8002664 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80016d6:	2201      	movs	r2, #1
 80016d8:	2120      	movs	r1, #32
 80016da:	4812      	ldr	r0, [pc, #72]	@ (8001724 <HAL_TIM_PeriodElapsedCallback+0x3e0>)
 80016dc:	f000 ffc2 	bl	8002664 <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, (uint32_t)(-u_pwm));
 80016e0:	edd7 7a02 	vldr	s15, [r7, #8]
 80016e4:	eef1 7a67 	vneg.f32	s15, s15
 80016e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001728 <HAL_TIM_PeriodElapsedCallback+0x3e4>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80016f0:	ee17 2a90 	vmov	r2, s15
 80016f4:	635a      	str	r2, [r3, #52]	@ 0x34
    }

    /* =====================================================
     * 7. DEBUG
     * ===================================================== */
    dbg_pos_rad = position_rad;
 80016f6:	4a0d      	ldr	r2, [pc, #52]	@ (800172c <HAL_TIM_PeriodElapsedCallback+0x3e8>)
 80016f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016fa:	6013      	str	r3, [r2, #0]
    dbg_speed_raw = speed_raw;
 80016fc:	4a0c      	ldr	r2, [pc, #48]	@ (8001730 <HAL_TIM_PeriodElapsedCallback+0x3ec>)
 80016fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001700:	6013      	str	r3, [r2, #0]
    dbg_speed_filt = speed;
 8001702:	4a0c      	ldr	r2, [pc, #48]	@ (8001734 <HAL_TIM_PeriodElapsedCallback+0x3f0>)
 8001704:	6a3b      	ldr	r3, [r7, #32]
 8001706:	6013      	str	r3, [r2, #0]
    dbg_target_speed = target_speed;
 8001708:	4a0b      	ldr	r2, [pc, #44]	@ (8001738 <HAL_TIM_PeriodElapsedCallback+0x3f4>)
 800170a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800170c:	6013      	str	r3, [r2, #0]
    dbg_pwm_u = u_sat_volts;
 800170e:	4a0b      	ldr	r2, [pc, #44]	@ (800173c <HAL_TIM_PeriodElapsedCallback+0x3f8>)
 8001710:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001712:	6013      	str	r3, [r2, #0]
    dbg_target_pos = target_pos_ref;
 8001714:	4a0a      	ldr	r2, [pc, #40]	@ (8001740 <HAL_TIM_PeriodElapsedCallback+0x3fc>)
 8001716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001718:	6013      	str	r3, [r2, #0]

  }
}
 800171a:	bf00      	nop
 800171c:	3740      	adds	r7, #64	@ 0x40
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	48000400 	.word	0x48000400
 8001728:	2000030c 	.word	0x2000030c
 800172c:	2000025c 	.word	0x2000025c
 8001730:	20000260 	.word	0x20000260
 8001734:	20000264 	.word	0x20000264
 8001738:	20000268 	.word	0x20000268
 800173c:	2000026c 	.word	0x2000026c
 8001740:	20000258 	.word	0x20000258

08001744 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001748:	b672      	cpsid	i
}
 800174a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800174c:	bf00      	nop
 800174e:	e7fd      	b.n	800174c <Error_Handler+0x8>

08001750 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001750:	b480      	push	{r7}
 8001752:	b083      	sub	sp, #12
 8001754:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001756:	4b0f      	ldr	r3, [pc, #60]	@ (8001794 <HAL_MspInit+0x44>)
 8001758:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800175a:	4a0e      	ldr	r2, [pc, #56]	@ (8001794 <HAL_MspInit+0x44>)
 800175c:	f043 0301 	orr.w	r3, r3, #1
 8001760:	6613      	str	r3, [r2, #96]	@ 0x60
 8001762:	4b0c      	ldr	r3, [pc, #48]	@ (8001794 <HAL_MspInit+0x44>)
 8001764:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001766:	f003 0301 	and.w	r3, r3, #1
 800176a:	607b      	str	r3, [r7, #4]
 800176c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800176e:	4b09      	ldr	r3, [pc, #36]	@ (8001794 <HAL_MspInit+0x44>)
 8001770:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001772:	4a08      	ldr	r2, [pc, #32]	@ (8001794 <HAL_MspInit+0x44>)
 8001774:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001778:	6593      	str	r3, [r2, #88]	@ 0x58
 800177a:	4b06      	ldr	r3, [pc, #24]	@ (8001794 <HAL_MspInit+0x44>)
 800177c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800177e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001782:	603b      	str	r3, [r7, #0]
 8001784:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001786:	bf00      	nop
 8001788:	370c      	adds	r7, #12
 800178a:	46bd      	mov	sp, r7
 800178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001790:	4770      	bx	lr
 8001792:	bf00      	nop
 8001794:	40021000 	.word	0x40021000

08001798 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800179c:	bf00      	nop
 800179e:	e7fd      	b.n	800179c <NMI_Handler+0x4>

080017a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017a4:	bf00      	nop
 80017a6:	e7fd      	b.n	80017a4 <HardFault_Handler+0x4>

080017a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017a8:	b480      	push	{r7}
 80017aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017ac:	bf00      	nop
 80017ae:	e7fd      	b.n	80017ac <MemManage_Handler+0x4>

080017b0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017b4:	bf00      	nop
 80017b6:	e7fd      	b.n	80017b4 <BusFault_Handler+0x4>

080017b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017bc:	bf00      	nop
 80017be:	e7fd      	b.n	80017bc <UsageFault_Handler+0x4>

080017c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017c4:	bf00      	nop
 80017c6:	46bd      	mov	sp, r7
 80017c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017cc:	4770      	bx	lr

080017ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017ce:	b480      	push	{r7}
 80017d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017d2:	bf00      	nop
 80017d4:	46bd      	mov	sp, r7
 80017d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017da:	4770      	bx	lr

080017dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017e0:	bf00      	nop
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr

080017ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017ea:	b580      	push	{r7, lr}
 80017ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017ee:	f000 fc39 	bl	8002064 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017f2:	bf00      	nop
 80017f4:	bd80      	pop	{r7, pc}
	...

080017f8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80017fc:	4802      	ldr	r0, [pc, #8]	@ (8001808 <TIM2_IRQHandler+0x10>)
 80017fe:	f002 fdc3 	bl	8004388 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001802:	bf00      	nop
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	20000274 	.word	0x20000274

0800180c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  return 1;
 8001810:	2301      	movs	r3, #1
}
 8001812:	4618      	mov	r0, r3
 8001814:	46bd      	mov	sp, r7
 8001816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181a:	4770      	bx	lr

0800181c <_kill>:

int _kill(int pid, int sig)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b082      	sub	sp, #8
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
 8001824:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001826:	f005 fb67 	bl	8006ef8 <__errno>
 800182a:	4603      	mov	r3, r0
 800182c:	2216      	movs	r2, #22
 800182e:	601a      	str	r2, [r3, #0]
  return -1;
 8001830:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001834:	4618      	mov	r0, r3
 8001836:	3708      	adds	r7, #8
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}

0800183c <_exit>:

void _exit (int status)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b082      	sub	sp, #8
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001844:	f04f 31ff 	mov.w	r1, #4294967295
 8001848:	6878      	ldr	r0, [r7, #4]
 800184a:	f7ff ffe7 	bl	800181c <_kill>
  while (1) {}    /* Make sure we hang here */
 800184e:	bf00      	nop
 8001850:	e7fd      	b.n	800184e <_exit+0x12>

08001852 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001852:	b580      	push	{r7, lr}
 8001854:	b086      	sub	sp, #24
 8001856:	af00      	add	r7, sp, #0
 8001858:	60f8      	str	r0, [r7, #12]
 800185a:	60b9      	str	r1, [r7, #8]
 800185c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800185e:	2300      	movs	r3, #0
 8001860:	617b      	str	r3, [r7, #20]
 8001862:	e00a      	b.n	800187a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001864:	f3af 8000 	nop.w
 8001868:	4601      	mov	r1, r0
 800186a:	68bb      	ldr	r3, [r7, #8]
 800186c:	1c5a      	adds	r2, r3, #1
 800186e:	60ba      	str	r2, [r7, #8]
 8001870:	b2ca      	uxtb	r2, r1
 8001872:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	3301      	adds	r3, #1
 8001878:	617b      	str	r3, [r7, #20]
 800187a:	697a      	ldr	r2, [r7, #20]
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	429a      	cmp	r2, r3
 8001880:	dbf0      	blt.n	8001864 <_read+0x12>
  }

  return len;
 8001882:	687b      	ldr	r3, [r7, #4]
}
 8001884:	4618      	mov	r0, r3
 8001886:	3718      	adds	r7, #24
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}

0800188c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b086      	sub	sp, #24
 8001890:	af00      	add	r7, sp, #0
 8001892:	60f8      	str	r0, [r7, #12]
 8001894:	60b9      	str	r1, [r7, #8]
 8001896:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001898:	2300      	movs	r3, #0
 800189a:	617b      	str	r3, [r7, #20]
 800189c:	e009      	b.n	80018b2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800189e:	68bb      	ldr	r3, [r7, #8]
 80018a0:	1c5a      	adds	r2, r3, #1
 80018a2:	60ba      	str	r2, [r7, #8]
 80018a4:	781b      	ldrb	r3, [r3, #0]
 80018a6:	4618      	mov	r0, r3
 80018a8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	3301      	adds	r3, #1
 80018b0:	617b      	str	r3, [r7, #20]
 80018b2:	697a      	ldr	r2, [r7, #20]
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	429a      	cmp	r2, r3
 80018b8:	dbf1      	blt.n	800189e <_write+0x12>
  }
  return len;
 80018ba:	687b      	ldr	r3, [r7, #4]
}
 80018bc:	4618      	mov	r0, r3
 80018be:	3718      	adds	r7, #24
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}

080018c4 <_close>:

int _close(int file)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b083      	sub	sp, #12
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80018cc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	370c      	adds	r7, #12
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr

080018dc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018dc:	b480      	push	{r7}
 80018de:	b083      	sub	sp, #12
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
 80018e4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018ec:	605a      	str	r2, [r3, #4]
  return 0;
 80018ee:	2300      	movs	r3, #0
}
 80018f0:	4618      	mov	r0, r3
 80018f2:	370c      	adds	r7, #12
 80018f4:	46bd      	mov	sp, r7
 80018f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fa:	4770      	bx	lr

080018fc <_isatty>:

int _isatty(int file)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b083      	sub	sp, #12
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001904:	2301      	movs	r3, #1
}
 8001906:	4618      	mov	r0, r3
 8001908:	370c      	adds	r7, #12
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr

08001912 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001912:	b480      	push	{r7}
 8001914:	b085      	sub	sp, #20
 8001916:	af00      	add	r7, sp, #0
 8001918:	60f8      	str	r0, [r7, #12]
 800191a:	60b9      	str	r1, [r7, #8]
 800191c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800191e:	2300      	movs	r3, #0
}
 8001920:	4618      	mov	r0, r3
 8001922:	3714      	adds	r7, #20
 8001924:	46bd      	mov	sp, r7
 8001926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192a:	4770      	bx	lr

0800192c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b086      	sub	sp, #24
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001934:	4a14      	ldr	r2, [pc, #80]	@ (8001988 <_sbrk+0x5c>)
 8001936:	4b15      	ldr	r3, [pc, #84]	@ (800198c <_sbrk+0x60>)
 8001938:	1ad3      	subs	r3, r2, r3
 800193a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001940:	4b13      	ldr	r3, [pc, #76]	@ (8001990 <_sbrk+0x64>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d102      	bne.n	800194e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001948:	4b11      	ldr	r3, [pc, #68]	@ (8001990 <_sbrk+0x64>)
 800194a:	4a12      	ldr	r2, [pc, #72]	@ (8001994 <_sbrk+0x68>)
 800194c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800194e:	4b10      	ldr	r3, [pc, #64]	@ (8001990 <_sbrk+0x64>)
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	4413      	add	r3, r2
 8001956:	693a      	ldr	r2, [r7, #16]
 8001958:	429a      	cmp	r2, r3
 800195a:	d207      	bcs.n	800196c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800195c:	f005 facc 	bl	8006ef8 <__errno>
 8001960:	4603      	mov	r3, r0
 8001962:	220c      	movs	r2, #12
 8001964:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001966:	f04f 33ff 	mov.w	r3, #4294967295
 800196a:	e009      	b.n	8001980 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800196c:	4b08      	ldr	r3, [pc, #32]	@ (8001990 <_sbrk+0x64>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001972:	4b07      	ldr	r3, [pc, #28]	@ (8001990 <_sbrk+0x64>)
 8001974:	681a      	ldr	r2, [r3, #0]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	4413      	add	r3, r2
 800197a:	4a05      	ldr	r2, [pc, #20]	@ (8001990 <_sbrk+0x64>)
 800197c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800197e:	68fb      	ldr	r3, [r7, #12]
}
 8001980:	4618      	mov	r0, r3
 8001982:	3718      	adds	r7, #24
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	20018000 	.word	0x20018000
 800198c:	00000400 	.word	0x00000400
 8001990:	20000270 	.word	0x20000270
 8001994:	20000580 	.word	0x20000580

08001998 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800199c:	4b06      	ldr	r3, [pc, #24]	@ (80019b8 <SystemInit+0x20>)
 800199e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80019a2:	4a05      	ldr	r2, [pc, #20]	@ (80019b8 <SystemInit+0x20>)
 80019a4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80019a8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80019ac:	bf00      	nop
 80019ae:	46bd      	mov	sp, r7
 80019b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b4:	4770      	bx	lr
 80019b6:	bf00      	nop
 80019b8:	e000ed00 	.word	0xe000ed00

080019bc <MX_TIM2_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim8;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b088      	sub	sp, #32
 80019c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019c2:	f107 0310 	add.w	r3, r7, #16
 80019c6:	2200      	movs	r2, #0
 80019c8:	601a      	str	r2, [r3, #0]
 80019ca:	605a      	str	r2, [r3, #4]
 80019cc:	609a      	str	r2, [r3, #8]
 80019ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019d0:	1d3b      	adds	r3, r7, #4
 80019d2:	2200      	movs	r2, #0
 80019d4:	601a      	str	r2, [r3, #0]
 80019d6:	605a      	str	r2, [r3, #4]
 80019d8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80019da:	4b1e      	ldr	r3, [pc, #120]	@ (8001a54 <MX_TIM2_Init+0x98>)
 80019dc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80019e0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 80019e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001a54 <MX_TIM2_Init+0x98>)
 80019e4:	224f      	movs	r2, #79	@ 0x4f
 80019e6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019e8:	4b1a      	ldr	r3, [pc, #104]	@ (8001a54 <MX_TIM2_Init+0x98>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1999;
 80019ee:	4b19      	ldr	r3, [pc, #100]	@ (8001a54 <MX_TIM2_Init+0x98>)
 80019f0:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 80019f4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019f6:	4b17      	ldr	r3, [pc, #92]	@ (8001a54 <MX_TIM2_Init+0x98>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019fc:	4b15      	ldr	r3, [pc, #84]	@ (8001a54 <MX_TIM2_Init+0x98>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001a02:	4814      	ldr	r0, [pc, #80]	@ (8001a54 <MX_TIM2_Init+0x98>)
 8001a04:	f002 f966 	bl	8003cd4 <HAL_TIM_Base_Init>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d001      	beq.n	8001a12 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001a0e:	f7ff fe99 	bl	8001744 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a12:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a16:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001a18:	f107 0310 	add.w	r3, r7, #16
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	480d      	ldr	r0, [pc, #52]	@ (8001a54 <MX_TIM2_Init+0x98>)
 8001a20:	f002 fece 	bl	80047c0 <HAL_TIM_ConfigClockSource>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d001      	beq.n	8001a2e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001a2a:	f7ff fe8b 	bl	8001744 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a32:	2300      	movs	r3, #0
 8001a34:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a36:	1d3b      	adds	r3, r7, #4
 8001a38:	4619      	mov	r1, r3
 8001a3a:	4806      	ldr	r0, [pc, #24]	@ (8001a54 <MX_TIM2_Init+0x98>)
 8001a3c:	f003 fc24 	bl	8005288 <HAL_TIMEx_MasterConfigSynchronization>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d001      	beq.n	8001a4a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001a46:	f7ff fe7d 	bl	8001744 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001a4a:	bf00      	nop
 8001a4c:	3720      	adds	r7, #32
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	20000274 	.word	0x20000274

08001a58 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b08c      	sub	sp, #48	@ 0x30
 8001a5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001a5e:	f107 030c 	add.w	r3, r7, #12
 8001a62:	2224      	movs	r2, #36	@ 0x24
 8001a64:	2100      	movs	r1, #0
 8001a66:	4618      	mov	r0, r3
 8001a68:	f005 f9f3 	bl	8006e52 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a6c:	463b      	mov	r3, r7
 8001a6e:	2200      	movs	r2, #0
 8001a70:	601a      	str	r2, [r3, #0]
 8001a72:	605a      	str	r2, [r3, #4]
 8001a74:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a76:	4b21      	ldr	r3, [pc, #132]	@ (8001afc <MX_TIM3_Init+0xa4>)
 8001a78:	4a21      	ldr	r2, [pc, #132]	@ (8001b00 <MX_TIM3_Init+0xa8>)
 8001a7a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001a7c:	4b1f      	ldr	r3, [pc, #124]	@ (8001afc <MX_TIM3_Init+0xa4>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a82:	4b1e      	ldr	r3, [pc, #120]	@ (8001afc <MX_TIM3_Init+0xa4>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001a88:	4b1c      	ldr	r3, [pc, #112]	@ (8001afc <MX_TIM3_Init+0xa4>)
 8001a8a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a8e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a90:	4b1a      	ldr	r3, [pc, #104]	@ (8001afc <MX_TIM3_Init+0xa4>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a96:	4b19      	ldr	r3, [pc, #100]	@ (8001afc <MX_TIM3_Init+0xa4>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001a9c:	2303      	movs	r3, #3
 8001a9e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001aac:	2300      	movs	r3, #0
 8001aae:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001abc:	2300      	movs	r3, #0
 8001abe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001ac0:	f107 030c 	add.w	r3, r7, #12
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	480d      	ldr	r0, [pc, #52]	@ (8001afc <MX_TIM3_Init+0xa4>)
 8001ac8:	f002 fb2a 	bl	8004120 <HAL_TIM_Encoder_Init>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d001      	beq.n	8001ad6 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8001ad2:	f7ff fe37 	bl	8001744 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ada:	2300      	movs	r3, #0
 8001adc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ade:	463b      	mov	r3, r7
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	4806      	ldr	r0, [pc, #24]	@ (8001afc <MX_TIM3_Init+0xa4>)
 8001ae4:	f003 fbd0 	bl	8005288 <HAL_TIMEx_MasterConfigSynchronization>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d001      	beq.n	8001af2 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001aee:	f7ff fe29 	bl	8001744 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001af2:	bf00      	nop
 8001af4:	3730      	adds	r7, #48	@ 0x30
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	200002c0 	.word	0x200002c0
 8001b00:	40000400 	.word	0x40000400

08001b04 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b08a      	sub	sp, #40	@ 0x28
 8001b08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b0a:	f107 031c 	add.w	r3, r7, #28
 8001b0e:	2200      	movs	r2, #0
 8001b10:	601a      	str	r2, [r3, #0]
 8001b12:	605a      	str	r2, [r3, #4]
 8001b14:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b16:	463b      	mov	r3, r7
 8001b18:	2200      	movs	r2, #0
 8001b1a:	601a      	str	r2, [r3, #0]
 8001b1c:	605a      	str	r2, [r3, #4]
 8001b1e:	609a      	str	r2, [r3, #8]
 8001b20:	60da      	str	r2, [r3, #12]
 8001b22:	611a      	str	r2, [r3, #16]
 8001b24:	615a      	str	r2, [r3, #20]
 8001b26:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001b28:	4b21      	ldr	r3, [pc, #132]	@ (8001bb0 <MX_TIM4_Init+0xac>)
 8001b2a:	4a22      	ldr	r2, [pc, #136]	@ (8001bb4 <MX_TIM4_Init+0xb0>)
 8001b2c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001b2e:	4b20      	ldr	r3, [pc, #128]	@ (8001bb0 <MX_TIM4_Init+0xac>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b34:	4b1e      	ldr	r3, [pc, #120]	@ (8001bb0 <MX_TIM4_Init+0xac>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 3999;
 8001b3a:	4b1d      	ldr	r3, [pc, #116]	@ (8001bb0 <MX_TIM4_Init+0xac>)
 8001b3c:	f640 729f 	movw	r2, #3999	@ 0xf9f
 8001b40:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b42:	4b1b      	ldr	r3, [pc, #108]	@ (8001bb0 <MX_TIM4_Init+0xac>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b48:	4b19      	ldr	r3, [pc, #100]	@ (8001bb0 <MX_TIM4_Init+0xac>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001b4e:	4818      	ldr	r0, [pc, #96]	@ (8001bb0 <MX_TIM4_Init+0xac>)
 8001b50:	f002 f988 	bl	8003e64 <HAL_TIM_PWM_Init>
 8001b54:	4603      	mov	r3, r0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d001      	beq.n	8001b5e <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8001b5a:	f7ff fdf3 	bl	8001744 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b62:	2300      	movs	r3, #0
 8001b64:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001b66:	f107 031c 	add.w	r3, r7, #28
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	4810      	ldr	r0, [pc, #64]	@ (8001bb0 <MX_TIM4_Init+0xac>)
 8001b6e:	f003 fb8b 	bl	8005288 <HAL_TIMEx_MasterConfigSynchronization>
 8001b72:	4603      	mov	r3, r0
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d001      	beq.n	8001b7c <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8001b78:	f7ff fde4 	bl	8001744 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b7c:	2360      	movs	r3, #96	@ 0x60
 8001b7e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001b80:	2300      	movs	r3, #0
 8001b82:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b84:	2300      	movs	r3, #0
 8001b86:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b8c:	463b      	mov	r3, r7
 8001b8e:	2200      	movs	r2, #0
 8001b90:	4619      	mov	r1, r3
 8001b92:	4807      	ldr	r0, [pc, #28]	@ (8001bb0 <MX_TIM4_Init+0xac>)
 8001b94:	f002 fd00 	bl	8004598 <HAL_TIM_PWM_ConfigChannel>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d001      	beq.n	8001ba2 <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8001b9e:	f7ff fdd1 	bl	8001744 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001ba2:	4803      	ldr	r0, [pc, #12]	@ (8001bb0 <MX_TIM4_Init+0xac>)
 8001ba4:	f000 f914 	bl	8001dd0 <HAL_TIM_MspPostInit>

}
 8001ba8:	bf00      	nop
 8001baa:	3728      	adds	r7, #40	@ 0x28
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	2000030c 	.word	0x2000030c
 8001bb4:	40000800 	.word	0x40000800

08001bb8 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b08c      	sub	sp, #48	@ 0x30
 8001bbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001bbe:	f107 030c 	add.w	r3, r7, #12
 8001bc2:	2224      	movs	r2, #36	@ 0x24
 8001bc4:	2100      	movs	r1, #0
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f005 f943 	bl	8006e52 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bcc:	463b      	mov	r3, r7
 8001bce:	2200      	movs	r2, #0
 8001bd0:	601a      	str	r2, [r3, #0]
 8001bd2:	605a      	str	r2, [r3, #4]
 8001bd4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001bd6:	4b23      	ldr	r3, [pc, #140]	@ (8001c64 <MX_TIM8_Init+0xac>)
 8001bd8:	4a23      	ldr	r2, [pc, #140]	@ (8001c68 <MX_TIM8_Init+0xb0>)
 8001bda:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001bdc:	4b21      	ldr	r3, [pc, #132]	@ (8001c64 <MX_TIM8_Init+0xac>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001be2:	4b20      	ldr	r3, [pc, #128]	@ (8001c64 <MX_TIM8_Init+0xac>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001be8:	4b1e      	ldr	r3, [pc, #120]	@ (8001c64 <MX_TIM8_Init+0xac>)
 8001bea:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001bee:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bf0:	4b1c      	ldr	r3, [pc, #112]	@ (8001c64 <MX_TIM8_Init+0xac>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001bf6:	4b1b      	ldr	r3, [pc, #108]	@ (8001c64 <MX_TIM8_Init+0xac>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bfc:	4b19      	ldr	r3, [pc, #100]	@ (8001c64 <MX_TIM8_Init+0xac>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001c02:	2301      	movs	r3, #1
 8001c04:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001c06:	2300      	movs	r3, #0
 8001c08:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001c12:	2300      	movs	r3, #0
 8001c14:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001c16:	2300      	movs	r3, #0
 8001c18:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001c22:	2300      	movs	r3, #0
 8001c24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8001c26:	f107 030c 	add.w	r3, r7, #12
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	480d      	ldr	r0, [pc, #52]	@ (8001c64 <MX_TIM8_Init+0xac>)
 8001c2e:	f002 fa77 	bl	8004120 <HAL_TIM_Encoder_Init>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d001      	beq.n	8001c3c <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8001c38:	f7ff fd84 	bl	8001744 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001c40:	2300      	movs	r3, #0
 8001c42:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c44:	2300      	movs	r3, #0
 8001c46:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001c48:	463b      	mov	r3, r7
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	4805      	ldr	r0, [pc, #20]	@ (8001c64 <MX_TIM8_Init+0xac>)
 8001c4e:	f003 fb1b 	bl	8005288 <HAL_TIMEx_MasterConfigSynchronization>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d001      	beq.n	8001c5c <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8001c58:	f7ff fd74 	bl	8001744 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001c5c:	bf00      	nop
 8001c5e:	3730      	adds	r7, #48	@ 0x30
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	20000358 	.word	0x20000358
 8001c68:	40013400 	.word	0x40013400

08001c6c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b085      	sub	sp, #20
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c7c:	d10b      	bne.n	8001c96 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c7e:	4b09      	ldr	r3, [pc, #36]	@ (8001ca4 <HAL_TIM_Base_MspInit+0x38>)
 8001c80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c82:	4a08      	ldr	r2, [pc, #32]	@ (8001ca4 <HAL_TIM_Base_MspInit+0x38>)
 8001c84:	f043 0301 	orr.w	r3, r3, #1
 8001c88:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c8a:	4b06      	ldr	r3, [pc, #24]	@ (8001ca4 <HAL_TIM_Base_MspInit+0x38>)
 8001c8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c8e:	f003 0301 	and.w	r3, r3, #1
 8001c92:	60fb      	str	r3, [r7, #12]
 8001c94:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001c96:	bf00      	nop
 8001c98:	3714      	adds	r7, #20
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca0:	4770      	bx	lr
 8001ca2:	bf00      	nop
 8001ca4:	40021000 	.word	0x40021000

08001ca8 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b08c      	sub	sp, #48	@ 0x30
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cb0:	f107 031c 	add.w	r3, r7, #28
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	601a      	str	r2, [r3, #0]
 8001cb8:	605a      	str	r2, [r3, #4]
 8001cba:	609a      	str	r2, [r3, #8]
 8001cbc:	60da      	str	r2, [r3, #12]
 8001cbe:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a2e      	ldr	r2, [pc, #184]	@ (8001d80 <HAL_TIM_Encoder_MspInit+0xd8>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d129      	bne.n	8001d1e <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001cca:	4b2e      	ldr	r3, [pc, #184]	@ (8001d84 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001ccc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cce:	4a2d      	ldr	r2, [pc, #180]	@ (8001d84 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001cd0:	f043 0302 	orr.w	r3, r3, #2
 8001cd4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001cd6:	4b2b      	ldr	r3, [pc, #172]	@ (8001d84 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001cd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cda:	f003 0302 	and.w	r3, r3, #2
 8001cde:	61bb      	str	r3, [r7, #24]
 8001ce0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ce2:	4b28      	ldr	r3, [pc, #160]	@ (8001d84 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001ce4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ce6:	4a27      	ldr	r2, [pc, #156]	@ (8001d84 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001ce8:	f043 0301 	orr.w	r3, r3, #1
 8001cec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cee:	4b25      	ldr	r3, [pc, #148]	@ (8001d84 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001cf0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cf2:	f003 0301 	and.w	r3, r3, #1
 8001cf6:	617b      	str	r3, [r7, #20]
 8001cf8:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001cfa:	23c0      	movs	r3, #192	@ 0xc0
 8001cfc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cfe:	2302      	movs	r3, #2
 8001d00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d02:	2300      	movs	r3, #0
 8001d04:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d06:	2300      	movs	r3, #0
 8001d08:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001d0a:	2302      	movs	r3, #2
 8001d0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d0e:	f107 031c 	add.w	r3, r7, #28
 8001d12:	4619      	mov	r1, r3
 8001d14:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d18:	f000 fafa 	bl	8002310 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8001d1c:	e02c      	b.n	8001d78 <HAL_TIM_Encoder_MspInit+0xd0>
  else if(tim_encoderHandle->Instance==TIM8)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4a19      	ldr	r2, [pc, #100]	@ (8001d88 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d127      	bne.n	8001d78 <HAL_TIM_Encoder_MspInit+0xd0>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001d28:	4b16      	ldr	r3, [pc, #88]	@ (8001d84 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001d2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d2c:	4a15      	ldr	r2, [pc, #84]	@ (8001d84 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001d2e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001d32:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d34:	4b13      	ldr	r3, [pc, #76]	@ (8001d84 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001d36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d38:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d3c:	613b      	str	r3, [r7, #16]
 8001d3e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d40:	4b10      	ldr	r3, [pc, #64]	@ (8001d84 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001d42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d44:	4a0f      	ldr	r2, [pc, #60]	@ (8001d84 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001d46:	f043 0304 	orr.w	r3, r3, #4
 8001d4a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d4c:	4b0d      	ldr	r3, [pc, #52]	@ (8001d84 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001d4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d50:	f003 0304 	and.w	r3, r3, #4
 8001d54:	60fb      	str	r3, [r7, #12]
 8001d56:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d58:	23c0      	movs	r3, #192	@ 0xc0
 8001d5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d5c:	2302      	movs	r3, #2
 8001d5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d60:	2300      	movs	r3, #0
 8001d62:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d64:	2300      	movs	r3, #0
 8001d66:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001d68:	2303      	movs	r3, #3
 8001d6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d6c:	f107 031c 	add.w	r3, r7, #28
 8001d70:	4619      	mov	r1, r3
 8001d72:	4806      	ldr	r0, [pc, #24]	@ (8001d8c <HAL_TIM_Encoder_MspInit+0xe4>)
 8001d74:	f000 facc 	bl	8002310 <HAL_GPIO_Init>
}
 8001d78:	bf00      	nop
 8001d7a:	3730      	adds	r7, #48	@ 0x30
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	40000400 	.word	0x40000400
 8001d84:	40021000 	.word	0x40021000
 8001d88:	40013400 	.word	0x40013400
 8001d8c:	48000800 	.word	0x48000800

08001d90 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b085      	sub	sp, #20
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a0a      	ldr	r2, [pc, #40]	@ (8001dc8 <HAL_TIM_PWM_MspInit+0x38>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d10b      	bne.n	8001dba <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001da2:	4b0a      	ldr	r3, [pc, #40]	@ (8001dcc <HAL_TIM_PWM_MspInit+0x3c>)
 8001da4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001da6:	4a09      	ldr	r2, [pc, #36]	@ (8001dcc <HAL_TIM_PWM_MspInit+0x3c>)
 8001da8:	f043 0304 	orr.w	r3, r3, #4
 8001dac:	6593      	str	r3, [r2, #88]	@ 0x58
 8001dae:	4b07      	ldr	r3, [pc, #28]	@ (8001dcc <HAL_TIM_PWM_MspInit+0x3c>)
 8001db0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001db2:	f003 0304 	and.w	r3, r3, #4
 8001db6:	60fb      	str	r3, [r7, #12]
 8001db8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001dba:	bf00      	nop
 8001dbc:	3714      	adds	r7, #20
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	40000800 	.word	0x40000800
 8001dcc:	40021000 	.word	0x40021000

08001dd0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b088      	sub	sp, #32
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd8:	f107 030c 	add.w	r3, r7, #12
 8001ddc:	2200      	movs	r2, #0
 8001dde:	601a      	str	r2, [r3, #0]
 8001de0:	605a      	str	r2, [r3, #4]
 8001de2:	609a      	str	r2, [r3, #8]
 8001de4:	60da      	str	r2, [r3, #12]
 8001de6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a11      	ldr	r2, [pc, #68]	@ (8001e34 <HAL_TIM_MspPostInit+0x64>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d11b      	bne.n	8001e2a <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001df2:	4b11      	ldr	r3, [pc, #68]	@ (8001e38 <HAL_TIM_MspPostInit+0x68>)
 8001df4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001df6:	4a10      	ldr	r2, [pc, #64]	@ (8001e38 <HAL_TIM_MspPostInit+0x68>)
 8001df8:	f043 0302 	orr.w	r3, r3, #2
 8001dfc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001dfe:	4b0e      	ldr	r3, [pc, #56]	@ (8001e38 <HAL_TIM_MspPostInit+0x68>)
 8001e00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e02:	f003 0302 	and.w	r3, r3, #2
 8001e06:	60bb      	str	r3, [r7, #8]
 8001e08:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001e0a:	2340      	movs	r3, #64	@ 0x40
 8001e0c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e0e:	2302      	movs	r3, #2
 8001e10:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e12:	2300      	movs	r3, #0
 8001e14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e16:	2300      	movs	r3, #0
 8001e18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001e1a:	2302      	movs	r3, #2
 8001e1c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e1e:	f107 030c 	add.w	r3, r7, #12
 8001e22:	4619      	mov	r1, r3
 8001e24:	4805      	ldr	r0, [pc, #20]	@ (8001e3c <HAL_TIM_MspPostInit+0x6c>)
 8001e26:	f000 fa73 	bl	8002310 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001e2a:	bf00      	nop
 8001e2c:	3720      	adds	r7, #32
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	40000800 	.word	0x40000800
 8001e38:	40021000 	.word	0x40021000
 8001e3c:	48000400 	.word	0x48000400

08001e40 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001e44:	4b14      	ldr	r3, [pc, #80]	@ (8001e98 <MX_USART2_UART_Init+0x58>)
 8001e46:	4a15      	ldr	r2, [pc, #84]	@ (8001e9c <MX_USART2_UART_Init+0x5c>)
 8001e48:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001e4a:	4b13      	ldr	r3, [pc, #76]	@ (8001e98 <MX_USART2_UART_Init+0x58>)
 8001e4c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e50:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e52:	4b11      	ldr	r3, [pc, #68]	@ (8001e98 <MX_USART2_UART_Init+0x58>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001e58:	4b0f      	ldr	r3, [pc, #60]	@ (8001e98 <MX_USART2_UART_Init+0x58>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001e5e:	4b0e      	ldr	r3, [pc, #56]	@ (8001e98 <MX_USART2_UART_Init+0x58>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001e64:	4b0c      	ldr	r3, [pc, #48]	@ (8001e98 <MX_USART2_UART_Init+0x58>)
 8001e66:	220c      	movs	r2, #12
 8001e68:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e6a:	4b0b      	ldr	r3, [pc, #44]	@ (8001e98 <MX_USART2_UART_Init+0x58>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e70:	4b09      	ldr	r3, [pc, #36]	@ (8001e98 <MX_USART2_UART_Init+0x58>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e76:	4b08      	ldr	r3, [pc, #32]	@ (8001e98 <MX_USART2_UART_Init+0x58>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e7c:	4b06      	ldr	r3, [pc, #24]	@ (8001e98 <MX_USART2_UART_Init+0x58>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001e82:	4805      	ldr	r0, [pc, #20]	@ (8001e98 <MX_USART2_UART_Init+0x58>)
 8001e84:	f003 faa6 	bl	80053d4 <HAL_UART_Init>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d001      	beq.n	8001e92 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001e8e:	f7ff fc59 	bl	8001744 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001e92:	bf00      	nop
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	200003a4 	.word	0x200003a4
 8001e9c:	40004400 	.word	0x40004400

08001ea0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b0ac      	sub	sp, #176	@ 0xb0
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001eac:	2200      	movs	r2, #0
 8001eae:	601a      	str	r2, [r3, #0]
 8001eb0:	605a      	str	r2, [r3, #4]
 8001eb2:	609a      	str	r2, [r3, #8]
 8001eb4:	60da      	str	r2, [r3, #12]
 8001eb6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001eb8:	f107 0314 	add.w	r3, r7, #20
 8001ebc:	2288      	movs	r2, #136	@ 0x88
 8001ebe:	2100      	movs	r1, #0
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f004 ffc6 	bl	8006e52 <memset>
  if(uartHandle->Instance==USART2)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4a21      	ldr	r2, [pc, #132]	@ (8001f50 <HAL_UART_MspInit+0xb0>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d13b      	bne.n	8001f48 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001ed0:	2302      	movs	r3, #2
 8001ed2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ed8:	f107 0314 	add.w	r3, r7, #20
 8001edc:	4618      	mov	r0, r3
 8001ede:	f001 fa3d 	bl	800335c <HAL_RCCEx_PeriphCLKConfig>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d001      	beq.n	8001eec <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001ee8:	f7ff fc2c 	bl	8001744 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001eec:	4b19      	ldr	r3, [pc, #100]	@ (8001f54 <HAL_UART_MspInit+0xb4>)
 8001eee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ef0:	4a18      	ldr	r2, [pc, #96]	@ (8001f54 <HAL_UART_MspInit+0xb4>)
 8001ef2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ef6:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ef8:	4b16      	ldr	r3, [pc, #88]	@ (8001f54 <HAL_UART_MspInit+0xb4>)
 8001efa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001efc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f00:	613b      	str	r3, [r7, #16]
 8001f02:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f04:	4b13      	ldr	r3, [pc, #76]	@ (8001f54 <HAL_UART_MspInit+0xb4>)
 8001f06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f08:	4a12      	ldr	r2, [pc, #72]	@ (8001f54 <HAL_UART_MspInit+0xb4>)
 8001f0a:	f043 0301 	orr.w	r3, r3, #1
 8001f0e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f10:	4b10      	ldr	r3, [pc, #64]	@ (8001f54 <HAL_UART_MspInit+0xb4>)
 8001f12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f14:	f003 0301 	and.w	r3, r3, #1
 8001f18:	60fb      	str	r3, [r7, #12]
 8001f1a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001f1c:	230c      	movs	r3, #12
 8001f1e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f22:	2302      	movs	r3, #2
 8001f24:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f2e:	2303      	movs	r3, #3
 8001f30:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f34:	2307      	movs	r3, #7
 8001f36:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f3a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001f3e:	4619      	mov	r1, r3
 8001f40:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f44:	f000 f9e4 	bl	8002310 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001f48:	bf00      	nop
 8001f4a:	37b0      	adds	r7, #176	@ 0xb0
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}
 8001f50:	40004400 	.word	0x40004400
 8001f54:	40021000 	.word	0x40021000

08001f58 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001f58:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f90 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f5c:	f7ff fd1c 	bl	8001998 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f60:	480c      	ldr	r0, [pc, #48]	@ (8001f94 <LoopForever+0x6>)
  ldr r1, =_edata
 8001f62:	490d      	ldr	r1, [pc, #52]	@ (8001f98 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001f64:	4a0d      	ldr	r2, [pc, #52]	@ (8001f9c <LoopForever+0xe>)
  movs r3, #0
 8001f66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f68:	e002      	b.n	8001f70 <LoopCopyDataInit>

08001f6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f6e:	3304      	adds	r3, #4

08001f70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f74:	d3f9      	bcc.n	8001f6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f76:	4a0a      	ldr	r2, [pc, #40]	@ (8001fa0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001f78:	4c0a      	ldr	r4, [pc, #40]	@ (8001fa4 <LoopForever+0x16>)
  movs r3, #0
 8001f7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f7c:	e001      	b.n	8001f82 <LoopFillZerobss>

08001f7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f80:	3204      	adds	r2, #4

08001f82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f84:	d3fb      	bcc.n	8001f7e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f86:	f004 ffbd 	bl	8006f04 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001f8a:	f7ff f8c5 	bl	8001118 <main>

08001f8e <LoopForever>:

LoopForever:
    b LoopForever
 8001f8e:	e7fe      	b.n	8001f8e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001f90:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001f94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f98:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 8001f9c:	0800aacc 	.word	0x0800aacc
  ldr r2, =_sbss
 8001fa0:	200001fc 	.word	0x200001fc
  ldr r4, =_ebss
 8001fa4:	2000057c 	.word	0x2000057c

08001fa8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001fa8:	e7fe      	b.n	8001fa8 <ADC1_2_IRQHandler>
	...

08001fac <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b082      	sub	sp, #8
 8001fb0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fb6:	4b0c      	ldr	r3, [pc, #48]	@ (8001fe8 <HAL_Init+0x3c>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a0b      	ldr	r2, [pc, #44]	@ (8001fe8 <HAL_Init+0x3c>)
 8001fbc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fc0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fc2:	2003      	movs	r0, #3
 8001fc4:	f000 f962 	bl	800228c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001fc8:	2000      	movs	r0, #0
 8001fca:	f000 f80f 	bl	8001fec <HAL_InitTick>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d002      	beq.n	8001fda <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	71fb      	strb	r3, [r7, #7]
 8001fd8:	e001      	b.n	8001fde <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001fda:	f7ff fbb9 	bl	8001750 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001fde:	79fb      	ldrb	r3, [r7, #7]
}
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	3708      	adds	r7, #8
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	40022000 	.word	0x40022000

08001fec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b084      	sub	sp, #16
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001ff8:	4b17      	ldr	r3, [pc, #92]	@ (8002058 <HAL_InitTick+0x6c>)
 8001ffa:	781b      	ldrb	r3, [r3, #0]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d023      	beq.n	8002048 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002000:	4b16      	ldr	r3, [pc, #88]	@ (800205c <HAL_InitTick+0x70>)
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	4b14      	ldr	r3, [pc, #80]	@ (8002058 <HAL_InitTick+0x6c>)
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	4619      	mov	r1, r3
 800200a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800200e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002012:	fbb2 f3f3 	udiv	r3, r2, r3
 8002016:	4618      	mov	r0, r3
 8002018:	f000 f96d 	bl	80022f6 <HAL_SYSTICK_Config>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d10f      	bne.n	8002042 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2b0f      	cmp	r3, #15
 8002026:	d809      	bhi.n	800203c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002028:	2200      	movs	r2, #0
 800202a:	6879      	ldr	r1, [r7, #4]
 800202c:	f04f 30ff 	mov.w	r0, #4294967295
 8002030:	f000 f937 	bl	80022a2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002034:	4a0a      	ldr	r2, [pc, #40]	@ (8002060 <HAL_InitTick+0x74>)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6013      	str	r3, [r2, #0]
 800203a:	e007      	b.n	800204c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800203c:	2301      	movs	r3, #1
 800203e:	73fb      	strb	r3, [r7, #15]
 8002040:	e004      	b.n	800204c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002042:	2301      	movs	r3, #1
 8002044:	73fb      	strb	r3, [r7, #15]
 8002046:	e001      	b.n	800204c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002048:	2301      	movs	r3, #1
 800204a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800204c:	7bfb      	ldrb	r3, [r7, #15]
}
 800204e:	4618      	mov	r0, r3
 8002050:	3710      	adds	r7, #16
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}
 8002056:	bf00      	nop
 8002058:	20000030 	.word	0x20000030
 800205c:	20000028 	.word	0x20000028
 8002060:	2000002c 	.word	0x2000002c

08002064 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002064:	b480      	push	{r7}
 8002066:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002068:	4b06      	ldr	r3, [pc, #24]	@ (8002084 <HAL_IncTick+0x20>)
 800206a:	781b      	ldrb	r3, [r3, #0]
 800206c:	461a      	mov	r2, r3
 800206e:	4b06      	ldr	r3, [pc, #24]	@ (8002088 <HAL_IncTick+0x24>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4413      	add	r3, r2
 8002074:	4a04      	ldr	r2, [pc, #16]	@ (8002088 <HAL_IncTick+0x24>)
 8002076:	6013      	str	r3, [r2, #0]
}
 8002078:	bf00      	nop
 800207a:	46bd      	mov	sp, r7
 800207c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002080:	4770      	bx	lr
 8002082:	bf00      	nop
 8002084:	20000030 	.word	0x20000030
 8002088:	2000042c 	.word	0x2000042c

0800208c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800208c:	b480      	push	{r7}
 800208e:	af00      	add	r7, sp, #0
  return uwTick;
 8002090:	4b03      	ldr	r3, [pc, #12]	@ (80020a0 <HAL_GetTick+0x14>)
 8002092:	681b      	ldr	r3, [r3, #0]
}
 8002094:	4618      	mov	r0, r3
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr
 800209e:	bf00      	nop
 80020a0:	2000042c 	.word	0x2000042c

080020a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b084      	sub	sp, #16
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020ac:	f7ff ffee 	bl	800208c <HAL_GetTick>
 80020b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020bc:	d005      	beq.n	80020ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80020be:	4b0a      	ldr	r3, [pc, #40]	@ (80020e8 <HAL_Delay+0x44>)
 80020c0:	781b      	ldrb	r3, [r3, #0]
 80020c2:	461a      	mov	r2, r3
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	4413      	add	r3, r2
 80020c8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80020ca:	bf00      	nop
 80020cc:	f7ff ffde 	bl	800208c <HAL_GetTick>
 80020d0:	4602      	mov	r2, r0
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	1ad3      	subs	r3, r2, r3
 80020d6:	68fa      	ldr	r2, [r7, #12]
 80020d8:	429a      	cmp	r2, r3
 80020da:	d8f7      	bhi.n	80020cc <HAL_Delay+0x28>
  {
  }
}
 80020dc:	bf00      	nop
 80020de:	bf00      	nop
 80020e0:	3710      	adds	r7, #16
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	20000030 	.word	0x20000030

080020ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b085      	sub	sp, #20
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	f003 0307 	and.w	r3, r3, #7
 80020fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020fc:	4b0c      	ldr	r3, [pc, #48]	@ (8002130 <__NVIC_SetPriorityGrouping+0x44>)
 80020fe:	68db      	ldr	r3, [r3, #12]
 8002100:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002102:	68ba      	ldr	r2, [r7, #8]
 8002104:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002108:	4013      	ands	r3, r2
 800210a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002110:	68bb      	ldr	r3, [r7, #8]
 8002112:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002114:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002118:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800211c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800211e:	4a04      	ldr	r2, [pc, #16]	@ (8002130 <__NVIC_SetPriorityGrouping+0x44>)
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	60d3      	str	r3, [r2, #12]
}
 8002124:	bf00      	nop
 8002126:	3714      	adds	r7, #20
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr
 8002130:	e000ed00 	.word	0xe000ed00

08002134 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002138:	4b04      	ldr	r3, [pc, #16]	@ (800214c <__NVIC_GetPriorityGrouping+0x18>)
 800213a:	68db      	ldr	r3, [r3, #12]
 800213c:	0a1b      	lsrs	r3, r3, #8
 800213e:	f003 0307 	and.w	r3, r3, #7
}
 8002142:	4618      	mov	r0, r3
 8002144:	46bd      	mov	sp, r7
 8002146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214a:	4770      	bx	lr
 800214c:	e000ed00 	.word	0xe000ed00

08002150 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002150:	b480      	push	{r7}
 8002152:	b083      	sub	sp, #12
 8002154:	af00      	add	r7, sp, #0
 8002156:	4603      	mov	r3, r0
 8002158:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800215a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800215e:	2b00      	cmp	r3, #0
 8002160:	db0b      	blt.n	800217a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002162:	79fb      	ldrb	r3, [r7, #7]
 8002164:	f003 021f 	and.w	r2, r3, #31
 8002168:	4907      	ldr	r1, [pc, #28]	@ (8002188 <__NVIC_EnableIRQ+0x38>)
 800216a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800216e:	095b      	lsrs	r3, r3, #5
 8002170:	2001      	movs	r0, #1
 8002172:	fa00 f202 	lsl.w	r2, r0, r2
 8002176:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800217a:	bf00      	nop
 800217c:	370c      	adds	r7, #12
 800217e:	46bd      	mov	sp, r7
 8002180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002184:	4770      	bx	lr
 8002186:	bf00      	nop
 8002188:	e000e100 	.word	0xe000e100

0800218c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800218c:	b480      	push	{r7}
 800218e:	b083      	sub	sp, #12
 8002190:	af00      	add	r7, sp, #0
 8002192:	4603      	mov	r3, r0
 8002194:	6039      	str	r1, [r7, #0]
 8002196:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002198:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800219c:	2b00      	cmp	r3, #0
 800219e:	db0a      	blt.n	80021b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	b2da      	uxtb	r2, r3
 80021a4:	490c      	ldr	r1, [pc, #48]	@ (80021d8 <__NVIC_SetPriority+0x4c>)
 80021a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021aa:	0112      	lsls	r2, r2, #4
 80021ac:	b2d2      	uxtb	r2, r2
 80021ae:	440b      	add	r3, r1
 80021b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021b4:	e00a      	b.n	80021cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	b2da      	uxtb	r2, r3
 80021ba:	4908      	ldr	r1, [pc, #32]	@ (80021dc <__NVIC_SetPriority+0x50>)
 80021bc:	79fb      	ldrb	r3, [r7, #7]
 80021be:	f003 030f 	and.w	r3, r3, #15
 80021c2:	3b04      	subs	r3, #4
 80021c4:	0112      	lsls	r2, r2, #4
 80021c6:	b2d2      	uxtb	r2, r2
 80021c8:	440b      	add	r3, r1
 80021ca:	761a      	strb	r2, [r3, #24]
}
 80021cc:	bf00      	nop
 80021ce:	370c      	adds	r7, #12
 80021d0:	46bd      	mov	sp, r7
 80021d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d6:	4770      	bx	lr
 80021d8:	e000e100 	.word	0xe000e100
 80021dc:	e000ed00 	.word	0xe000ed00

080021e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b089      	sub	sp, #36	@ 0x24
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	60f8      	str	r0, [r7, #12]
 80021e8:	60b9      	str	r1, [r7, #8]
 80021ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	f003 0307 	and.w	r3, r3, #7
 80021f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021f4:	69fb      	ldr	r3, [r7, #28]
 80021f6:	f1c3 0307 	rsb	r3, r3, #7
 80021fa:	2b04      	cmp	r3, #4
 80021fc:	bf28      	it	cs
 80021fe:	2304      	movcs	r3, #4
 8002200:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002202:	69fb      	ldr	r3, [r7, #28]
 8002204:	3304      	adds	r3, #4
 8002206:	2b06      	cmp	r3, #6
 8002208:	d902      	bls.n	8002210 <NVIC_EncodePriority+0x30>
 800220a:	69fb      	ldr	r3, [r7, #28]
 800220c:	3b03      	subs	r3, #3
 800220e:	e000      	b.n	8002212 <NVIC_EncodePriority+0x32>
 8002210:	2300      	movs	r3, #0
 8002212:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002214:	f04f 32ff 	mov.w	r2, #4294967295
 8002218:	69bb      	ldr	r3, [r7, #24]
 800221a:	fa02 f303 	lsl.w	r3, r2, r3
 800221e:	43da      	mvns	r2, r3
 8002220:	68bb      	ldr	r3, [r7, #8]
 8002222:	401a      	ands	r2, r3
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002228:	f04f 31ff 	mov.w	r1, #4294967295
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	fa01 f303 	lsl.w	r3, r1, r3
 8002232:	43d9      	mvns	r1, r3
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002238:	4313      	orrs	r3, r2
         );
}
 800223a:	4618      	mov	r0, r3
 800223c:	3724      	adds	r7, #36	@ 0x24
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr
	...

08002248 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b082      	sub	sp, #8
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	3b01      	subs	r3, #1
 8002254:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002258:	d301      	bcc.n	800225e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800225a:	2301      	movs	r3, #1
 800225c:	e00f      	b.n	800227e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800225e:	4a0a      	ldr	r2, [pc, #40]	@ (8002288 <SysTick_Config+0x40>)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	3b01      	subs	r3, #1
 8002264:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002266:	210f      	movs	r1, #15
 8002268:	f04f 30ff 	mov.w	r0, #4294967295
 800226c:	f7ff ff8e 	bl	800218c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002270:	4b05      	ldr	r3, [pc, #20]	@ (8002288 <SysTick_Config+0x40>)
 8002272:	2200      	movs	r2, #0
 8002274:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002276:	4b04      	ldr	r3, [pc, #16]	@ (8002288 <SysTick_Config+0x40>)
 8002278:	2207      	movs	r2, #7
 800227a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800227c:	2300      	movs	r3, #0
}
 800227e:	4618      	mov	r0, r3
 8002280:	3708      	adds	r7, #8
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	e000e010 	.word	0xe000e010

0800228c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b082      	sub	sp, #8
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002294:	6878      	ldr	r0, [r7, #4]
 8002296:	f7ff ff29 	bl	80020ec <__NVIC_SetPriorityGrouping>
}
 800229a:	bf00      	nop
 800229c:	3708      	adds	r7, #8
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}

080022a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022a2:	b580      	push	{r7, lr}
 80022a4:	b086      	sub	sp, #24
 80022a6:	af00      	add	r7, sp, #0
 80022a8:	4603      	mov	r3, r0
 80022aa:	60b9      	str	r1, [r7, #8]
 80022ac:	607a      	str	r2, [r7, #4]
 80022ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80022b0:	2300      	movs	r3, #0
 80022b2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80022b4:	f7ff ff3e 	bl	8002134 <__NVIC_GetPriorityGrouping>
 80022b8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022ba:	687a      	ldr	r2, [r7, #4]
 80022bc:	68b9      	ldr	r1, [r7, #8]
 80022be:	6978      	ldr	r0, [r7, #20]
 80022c0:	f7ff ff8e 	bl	80021e0 <NVIC_EncodePriority>
 80022c4:	4602      	mov	r2, r0
 80022c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022ca:	4611      	mov	r1, r2
 80022cc:	4618      	mov	r0, r3
 80022ce:	f7ff ff5d 	bl	800218c <__NVIC_SetPriority>
}
 80022d2:	bf00      	nop
 80022d4:	3718      	adds	r7, #24
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}

080022da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022da:	b580      	push	{r7, lr}
 80022dc:	b082      	sub	sp, #8
 80022de:	af00      	add	r7, sp, #0
 80022e0:	4603      	mov	r3, r0
 80022e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022e8:	4618      	mov	r0, r3
 80022ea:	f7ff ff31 	bl	8002150 <__NVIC_EnableIRQ>
}
 80022ee:	bf00      	nop
 80022f0:	3708      	adds	r7, #8
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}

080022f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022f6:	b580      	push	{r7, lr}
 80022f8:	b082      	sub	sp, #8
 80022fa:	af00      	add	r7, sp, #0
 80022fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022fe:	6878      	ldr	r0, [r7, #4]
 8002300:	f7ff ffa2 	bl	8002248 <SysTick_Config>
 8002304:	4603      	mov	r3, r0
}
 8002306:	4618      	mov	r0, r3
 8002308:	3708      	adds	r7, #8
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}
	...

08002310 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002310:	b480      	push	{r7}
 8002312:	b087      	sub	sp, #28
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
 8002318:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800231a:	2300      	movs	r3, #0
 800231c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800231e:	e17f      	b.n	8002620 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	681a      	ldr	r2, [r3, #0]
 8002324:	2101      	movs	r1, #1
 8002326:	697b      	ldr	r3, [r7, #20]
 8002328:	fa01 f303 	lsl.w	r3, r1, r3
 800232c:	4013      	ands	r3, r2
 800232e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	2b00      	cmp	r3, #0
 8002334:	f000 8171 	beq.w	800261a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	f003 0303 	and.w	r3, r3, #3
 8002340:	2b01      	cmp	r3, #1
 8002342:	d005      	beq.n	8002350 <HAL_GPIO_Init+0x40>
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	f003 0303 	and.w	r3, r3, #3
 800234c:	2b02      	cmp	r3, #2
 800234e:	d130      	bne.n	80023b2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002356:	697b      	ldr	r3, [r7, #20]
 8002358:	005b      	lsls	r3, r3, #1
 800235a:	2203      	movs	r2, #3
 800235c:	fa02 f303 	lsl.w	r3, r2, r3
 8002360:	43db      	mvns	r3, r3
 8002362:	693a      	ldr	r2, [r7, #16]
 8002364:	4013      	ands	r3, r2
 8002366:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	68da      	ldr	r2, [r3, #12]
 800236c:	697b      	ldr	r3, [r7, #20]
 800236e:	005b      	lsls	r3, r3, #1
 8002370:	fa02 f303 	lsl.w	r3, r2, r3
 8002374:	693a      	ldr	r2, [r7, #16]
 8002376:	4313      	orrs	r3, r2
 8002378:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	693a      	ldr	r2, [r7, #16]
 800237e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002386:	2201      	movs	r2, #1
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	fa02 f303 	lsl.w	r3, r2, r3
 800238e:	43db      	mvns	r3, r3
 8002390:	693a      	ldr	r2, [r7, #16]
 8002392:	4013      	ands	r3, r2
 8002394:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	091b      	lsrs	r3, r3, #4
 800239c:	f003 0201 	and.w	r2, r3, #1
 80023a0:	697b      	ldr	r3, [r7, #20]
 80023a2:	fa02 f303 	lsl.w	r3, r2, r3
 80023a6:	693a      	ldr	r2, [r7, #16]
 80023a8:	4313      	orrs	r3, r2
 80023aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	693a      	ldr	r2, [r7, #16]
 80023b0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	f003 0303 	and.w	r3, r3, #3
 80023ba:	2b03      	cmp	r3, #3
 80023bc:	d118      	bne.n	80023f0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023c2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80023c4:	2201      	movs	r2, #1
 80023c6:	697b      	ldr	r3, [r7, #20]
 80023c8:	fa02 f303 	lsl.w	r3, r2, r3
 80023cc:	43db      	mvns	r3, r3
 80023ce:	693a      	ldr	r2, [r7, #16]
 80023d0:	4013      	ands	r3, r2
 80023d2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	08db      	lsrs	r3, r3, #3
 80023da:	f003 0201 	and.w	r2, r3, #1
 80023de:	697b      	ldr	r3, [r7, #20]
 80023e0:	fa02 f303 	lsl.w	r3, r2, r3
 80023e4:	693a      	ldr	r2, [r7, #16]
 80023e6:	4313      	orrs	r3, r2
 80023e8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	693a      	ldr	r2, [r7, #16]
 80023ee:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	f003 0303 	and.w	r3, r3, #3
 80023f8:	2b03      	cmp	r3, #3
 80023fa:	d017      	beq.n	800242c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	68db      	ldr	r3, [r3, #12]
 8002400:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002402:	697b      	ldr	r3, [r7, #20]
 8002404:	005b      	lsls	r3, r3, #1
 8002406:	2203      	movs	r2, #3
 8002408:	fa02 f303 	lsl.w	r3, r2, r3
 800240c:	43db      	mvns	r3, r3
 800240e:	693a      	ldr	r2, [r7, #16]
 8002410:	4013      	ands	r3, r2
 8002412:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	689a      	ldr	r2, [r3, #8]
 8002418:	697b      	ldr	r3, [r7, #20]
 800241a:	005b      	lsls	r3, r3, #1
 800241c:	fa02 f303 	lsl.w	r3, r2, r3
 8002420:	693a      	ldr	r2, [r7, #16]
 8002422:	4313      	orrs	r3, r2
 8002424:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	693a      	ldr	r2, [r7, #16]
 800242a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	f003 0303 	and.w	r3, r3, #3
 8002434:	2b02      	cmp	r3, #2
 8002436:	d123      	bne.n	8002480 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	08da      	lsrs	r2, r3, #3
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	3208      	adds	r2, #8
 8002440:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002444:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	f003 0307 	and.w	r3, r3, #7
 800244c:	009b      	lsls	r3, r3, #2
 800244e:	220f      	movs	r2, #15
 8002450:	fa02 f303 	lsl.w	r3, r2, r3
 8002454:	43db      	mvns	r3, r3
 8002456:	693a      	ldr	r2, [r7, #16]
 8002458:	4013      	ands	r3, r2
 800245a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	691a      	ldr	r2, [r3, #16]
 8002460:	697b      	ldr	r3, [r7, #20]
 8002462:	f003 0307 	and.w	r3, r3, #7
 8002466:	009b      	lsls	r3, r3, #2
 8002468:	fa02 f303 	lsl.w	r3, r2, r3
 800246c:	693a      	ldr	r2, [r7, #16]
 800246e:	4313      	orrs	r3, r2
 8002470:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	08da      	lsrs	r2, r3, #3
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	3208      	adds	r2, #8
 800247a:	6939      	ldr	r1, [r7, #16]
 800247c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	005b      	lsls	r3, r3, #1
 800248a:	2203      	movs	r2, #3
 800248c:	fa02 f303 	lsl.w	r3, r2, r3
 8002490:	43db      	mvns	r3, r3
 8002492:	693a      	ldr	r2, [r7, #16]
 8002494:	4013      	ands	r3, r2
 8002496:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	f003 0203 	and.w	r2, r3, #3
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	005b      	lsls	r3, r3, #1
 80024a4:	fa02 f303 	lsl.w	r3, r2, r3
 80024a8:	693a      	ldr	r2, [r7, #16]
 80024aa:	4313      	orrs	r3, r2
 80024ac:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	693a      	ldr	r2, [r7, #16]
 80024b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80024bc:	2b00      	cmp	r3, #0
 80024be:	f000 80ac 	beq.w	800261a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024c2:	4b5f      	ldr	r3, [pc, #380]	@ (8002640 <HAL_GPIO_Init+0x330>)
 80024c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024c6:	4a5e      	ldr	r2, [pc, #376]	@ (8002640 <HAL_GPIO_Init+0x330>)
 80024c8:	f043 0301 	orr.w	r3, r3, #1
 80024cc:	6613      	str	r3, [r2, #96]	@ 0x60
 80024ce:	4b5c      	ldr	r3, [pc, #368]	@ (8002640 <HAL_GPIO_Init+0x330>)
 80024d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024d2:	f003 0301 	and.w	r3, r3, #1
 80024d6:	60bb      	str	r3, [r7, #8]
 80024d8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80024da:	4a5a      	ldr	r2, [pc, #360]	@ (8002644 <HAL_GPIO_Init+0x334>)
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	089b      	lsrs	r3, r3, #2
 80024e0:	3302      	adds	r3, #2
 80024e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024e6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80024e8:	697b      	ldr	r3, [r7, #20]
 80024ea:	f003 0303 	and.w	r3, r3, #3
 80024ee:	009b      	lsls	r3, r3, #2
 80024f0:	220f      	movs	r2, #15
 80024f2:	fa02 f303 	lsl.w	r3, r2, r3
 80024f6:	43db      	mvns	r3, r3
 80024f8:	693a      	ldr	r2, [r7, #16]
 80024fa:	4013      	ands	r3, r2
 80024fc:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002504:	d025      	beq.n	8002552 <HAL_GPIO_Init+0x242>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	4a4f      	ldr	r2, [pc, #316]	@ (8002648 <HAL_GPIO_Init+0x338>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d01f      	beq.n	800254e <HAL_GPIO_Init+0x23e>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	4a4e      	ldr	r2, [pc, #312]	@ (800264c <HAL_GPIO_Init+0x33c>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d019      	beq.n	800254a <HAL_GPIO_Init+0x23a>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	4a4d      	ldr	r2, [pc, #308]	@ (8002650 <HAL_GPIO_Init+0x340>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d013      	beq.n	8002546 <HAL_GPIO_Init+0x236>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	4a4c      	ldr	r2, [pc, #304]	@ (8002654 <HAL_GPIO_Init+0x344>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d00d      	beq.n	8002542 <HAL_GPIO_Init+0x232>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	4a4b      	ldr	r2, [pc, #300]	@ (8002658 <HAL_GPIO_Init+0x348>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d007      	beq.n	800253e <HAL_GPIO_Init+0x22e>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	4a4a      	ldr	r2, [pc, #296]	@ (800265c <HAL_GPIO_Init+0x34c>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d101      	bne.n	800253a <HAL_GPIO_Init+0x22a>
 8002536:	2306      	movs	r3, #6
 8002538:	e00c      	b.n	8002554 <HAL_GPIO_Init+0x244>
 800253a:	2307      	movs	r3, #7
 800253c:	e00a      	b.n	8002554 <HAL_GPIO_Init+0x244>
 800253e:	2305      	movs	r3, #5
 8002540:	e008      	b.n	8002554 <HAL_GPIO_Init+0x244>
 8002542:	2304      	movs	r3, #4
 8002544:	e006      	b.n	8002554 <HAL_GPIO_Init+0x244>
 8002546:	2303      	movs	r3, #3
 8002548:	e004      	b.n	8002554 <HAL_GPIO_Init+0x244>
 800254a:	2302      	movs	r3, #2
 800254c:	e002      	b.n	8002554 <HAL_GPIO_Init+0x244>
 800254e:	2301      	movs	r3, #1
 8002550:	e000      	b.n	8002554 <HAL_GPIO_Init+0x244>
 8002552:	2300      	movs	r3, #0
 8002554:	697a      	ldr	r2, [r7, #20]
 8002556:	f002 0203 	and.w	r2, r2, #3
 800255a:	0092      	lsls	r2, r2, #2
 800255c:	4093      	lsls	r3, r2
 800255e:	693a      	ldr	r2, [r7, #16]
 8002560:	4313      	orrs	r3, r2
 8002562:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002564:	4937      	ldr	r1, [pc, #220]	@ (8002644 <HAL_GPIO_Init+0x334>)
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	089b      	lsrs	r3, r3, #2
 800256a:	3302      	adds	r3, #2
 800256c:	693a      	ldr	r2, [r7, #16]
 800256e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002572:	4b3b      	ldr	r3, [pc, #236]	@ (8002660 <HAL_GPIO_Init+0x350>)
 8002574:	689b      	ldr	r3, [r3, #8]
 8002576:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	43db      	mvns	r3, r3
 800257c:	693a      	ldr	r2, [r7, #16]
 800257e:	4013      	ands	r3, r2
 8002580:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800258a:	2b00      	cmp	r3, #0
 800258c:	d003      	beq.n	8002596 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800258e:	693a      	ldr	r2, [r7, #16]
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	4313      	orrs	r3, r2
 8002594:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002596:	4a32      	ldr	r2, [pc, #200]	@ (8002660 <HAL_GPIO_Init+0x350>)
 8002598:	693b      	ldr	r3, [r7, #16]
 800259a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800259c:	4b30      	ldr	r3, [pc, #192]	@ (8002660 <HAL_GPIO_Init+0x350>)
 800259e:	68db      	ldr	r3, [r3, #12]
 80025a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	43db      	mvns	r3, r3
 80025a6:	693a      	ldr	r2, [r7, #16]
 80025a8:	4013      	ands	r3, r2
 80025aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d003      	beq.n	80025c0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80025b8:	693a      	ldr	r2, [r7, #16]
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	4313      	orrs	r3, r2
 80025be:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80025c0:	4a27      	ldr	r2, [pc, #156]	@ (8002660 <HAL_GPIO_Init+0x350>)
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80025c6:	4b26      	ldr	r3, [pc, #152]	@ (8002660 <HAL_GPIO_Init+0x350>)
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	43db      	mvns	r3, r3
 80025d0:	693a      	ldr	r2, [r7, #16]
 80025d2:	4013      	ands	r3, r2
 80025d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d003      	beq.n	80025ea <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80025e2:	693a      	ldr	r2, [r7, #16]
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	4313      	orrs	r3, r2
 80025e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80025ea:	4a1d      	ldr	r2, [pc, #116]	@ (8002660 <HAL_GPIO_Init+0x350>)
 80025ec:	693b      	ldr	r3, [r7, #16]
 80025ee:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80025f0:	4b1b      	ldr	r3, [pc, #108]	@ (8002660 <HAL_GPIO_Init+0x350>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	43db      	mvns	r3, r3
 80025fa:	693a      	ldr	r2, [r7, #16]
 80025fc:	4013      	ands	r3, r2
 80025fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002608:	2b00      	cmp	r3, #0
 800260a:	d003      	beq.n	8002614 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800260c:	693a      	ldr	r2, [r7, #16]
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	4313      	orrs	r3, r2
 8002612:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002614:	4a12      	ldr	r2, [pc, #72]	@ (8002660 <HAL_GPIO_Init+0x350>)
 8002616:	693b      	ldr	r3, [r7, #16]
 8002618:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	3301      	adds	r3, #1
 800261e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	697b      	ldr	r3, [r7, #20]
 8002626:	fa22 f303 	lsr.w	r3, r2, r3
 800262a:	2b00      	cmp	r3, #0
 800262c:	f47f ae78 	bne.w	8002320 <HAL_GPIO_Init+0x10>
  }
}
 8002630:	bf00      	nop
 8002632:	bf00      	nop
 8002634:	371c      	adds	r7, #28
 8002636:	46bd      	mov	sp, r7
 8002638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263c:	4770      	bx	lr
 800263e:	bf00      	nop
 8002640:	40021000 	.word	0x40021000
 8002644:	40010000 	.word	0x40010000
 8002648:	48000400 	.word	0x48000400
 800264c:	48000800 	.word	0x48000800
 8002650:	48000c00 	.word	0x48000c00
 8002654:	48001000 	.word	0x48001000
 8002658:	48001400 	.word	0x48001400
 800265c:	48001800 	.word	0x48001800
 8002660:	40010400 	.word	0x40010400

08002664 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002664:	b480      	push	{r7}
 8002666:	b083      	sub	sp, #12
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
 800266c:	460b      	mov	r3, r1
 800266e:	807b      	strh	r3, [r7, #2]
 8002670:	4613      	mov	r3, r2
 8002672:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002674:	787b      	ldrb	r3, [r7, #1]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d003      	beq.n	8002682 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800267a:	887a      	ldrh	r2, [r7, #2]
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002680:	e002      	b.n	8002688 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002682:	887a      	ldrh	r2, [r7, #2]
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002688:	bf00      	nop
 800268a:	370c      	adds	r7, #12
 800268c:	46bd      	mov	sp, r7
 800268e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002692:	4770      	bx	lr

08002694 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002694:	b480      	push	{r7}
 8002696:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002698:	4b04      	ldr	r3, [pc, #16]	@ (80026ac <HAL_PWREx_GetVoltageRange+0x18>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80026a0:	4618      	mov	r0, r3
 80026a2:	46bd      	mov	sp, r7
 80026a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a8:	4770      	bx	lr
 80026aa:	bf00      	nop
 80026ac:	40007000 	.word	0x40007000

080026b0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b085      	sub	sp, #20
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80026be:	d130      	bne.n	8002722 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80026c0:	4b23      	ldr	r3, [pc, #140]	@ (8002750 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80026c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80026cc:	d038      	beq.n	8002740 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80026ce:	4b20      	ldr	r3, [pc, #128]	@ (8002750 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80026d6:	4a1e      	ldr	r2, [pc, #120]	@ (8002750 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026d8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80026dc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80026de:	4b1d      	ldr	r3, [pc, #116]	@ (8002754 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	2232      	movs	r2, #50	@ 0x32
 80026e4:	fb02 f303 	mul.w	r3, r2, r3
 80026e8:	4a1b      	ldr	r2, [pc, #108]	@ (8002758 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80026ea:	fba2 2303 	umull	r2, r3, r2, r3
 80026ee:	0c9b      	lsrs	r3, r3, #18
 80026f0:	3301      	adds	r3, #1
 80026f2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80026f4:	e002      	b.n	80026fc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	3b01      	subs	r3, #1
 80026fa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80026fc:	4b14      	ldr	r3, [pc, #80]	@ (8002750 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026fe:	695b      	ldr	r3, [r3, #20]
 8002700:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002704:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002708:	d102      	bne.n	8002710 <HAL_PWREx_ControlVoltageScaling+0x60>
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d1f2      	bne.n	80026f6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002710:	4b0f      	ldr	r3, [pc, #60]	@ (8002750 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002712:	695b      	ldr	r3, [r3, #20]
 8002714:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002718:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800271c:	d110      	bne.n	8002740 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800271e:	2303      	movs	r3, #3
 8002720:	e00f      	b.n	8002742 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002722:	4b0b      	ldr	r3, [pc, #44]	@ (8002750 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800272a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800272e:	d007      	beq.n	8002740 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002730:	4b07      	ldr	r3, [pc, #28]	@ (8002750 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002738:	4a05      	ldr	r2, [pc, #20]	@ (8002750 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800273a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800273e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002740:	2300      	movs	r3, #0
}
 8002742:	4618      	mov	r0, r3
 8002744:	3714      	adds	r7, #20
 8002746:	46bd      	mov	sp, r7
 8002748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274c:	4770      	bx	lr
 800274e:	bf00      	nop
 8002750:	40007000 	.word	0x40007000
 8002754:	20000028 	.word	0x20000028
 8002758:	431bde83 	.word	0x431bde83

0800275c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b088      	sub	sp, #32
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d101      	bne.n	800276e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800276a:	2301      	movs	r3, #1
 800276c:	e3ca      	b.n	8002f04 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800276e:	4b97      	ldr	r3, [pc, #604]	@ (80029cc <HAL_RCC_OscConfig+0x270>)
 8002770:	689b      	ldr	r3, [r3, #8]
 8002772:	f003 030c 	and.w	r3, r3, #12
 8002776:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002778:	4b94      	ldr	r3, [pc, #592]	@ (80029cc <HAL_RCC_OscConfig+0x270>)
 800277a:	68db      	ldr	r3, [r3, #12]
 800277c:	f003 0303 	and.w	r3, r3, #3
 8002780:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f003 0310 	and.w	r3, r3, #16
 800278a:	2b00      	cmp	r3, #0
 800278c:	f000 80e4 	beq.w	8002958 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002790:	69bb      	ldr	r3, [r7, #24]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d007      	beq.n	80027a6 <HAL_RCC_OscConfig+0x4a>
 8002796:	69bb      	ldr	r3, [r7, #24]
 8002798:	2b0c      	cmp	r3, #12
 800279a:	f040 808b 	bne.w	80028b4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800279e:	697b      	ldr	r3, [r7, #20]
 80027a0:	2b01      	cmp	r3, #1
 80027a2:	f040 8087 	bne.w	80028b4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80027a6:	4b89      	ldr	r3, [pc, #548]	@ (80029cc <HAL_RCC_OscConfig+0x270>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f003 0302 	and.w	r3, r3, #2
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d005      	beq.n	80027be <HAL_RCC_OscConfig+0x62>
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	699b      	ldr	r3, [r3, #24]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d101      	bne.n	80027be <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	e3a2      	b.n	8002f04 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6a1a      	ldr	r2, [r3, #32]
 80027c2:	4b82      	ldr	r3, [pc, #520]	@ (80029cc <HAL_RCC_OscConfig+0x270>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f003 0308 	and.w	r3, r3, #8
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d004      	beq.n	80027d8 <HAL_RCC_OscConfig+0x7c>
 80027ce:	4b7f      	ldr	r3, [pc, #508]	@ (80029cc <HAL_RCC_OscConfig+0x270>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80027d6:	e005      	b.n	80027e4 <HAL_RCC_OscConfig+0x88>
 80027d8:	4b7c      	ldr	r3, [pc, #496]	@ (80029cc <HAL_RCC_OscConfig+0x270>)
 80027da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027de:	091b      	lsrs	r3, r3, #4
 80027e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d223      	bcs.n	8002830 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6a1b      	ldr	r3, [r3, #32]
 80027ec:	4618      	mov	r0, r3
 80027ee:	f000 fd55 	bl	800329c <RCC_SetFlashLatencyFromMSIRange>
 80027f2:	4603      	mov	r3, r0
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d001      	beq.n	80027fc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80027f8:	2301      	movs	r3, #1
 80027fa:	e383      	b.n	8002f04 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80027fc:	4b73      	ldr	r3, [pc, #460]	@ (80029cc <HAL_RCC_OscConfig+0x270>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a72      	ldr	r2, [pc, #456]	@ (80029cc <HAL_RCC_OscConfig+0x270>)
 8002802:	f043 0308 	orr.w	r3, r3, #8
 8002806:	6013      	str	r3, [r2, #0]
 8002808:	4b70      	ldr	r3, [pc, #448]	@ (80029cc <HAL_RCC_OscConfig+0x270>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6a1b      	ldr	r3, [r3, #32]
 8002814:	496d      	ldr	r1, [pc, #436]	@ (80029cc <HAL_RCC_OscConfig+0x270>)
 8002816:	4313      	orrs	r3, r2
 8002818:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800281a:	4b6c      	ldr	r3, [pc, #432]	@ (80029cc <HAL_RCC_OscConfig+0x270>)
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	69db      	ldr	r3, [r3, #28]
 8002826:	021b      	lsls	r3, r3, #8
 8002828:	4968      	ldr	r1, [pc, #416]	@ (80029cc <HAL_RCC_OscConfig+0x270>)
 800282a:	4313      	orrs	r3, r2
 800282c:	604b      	str	r3, [r1, #4]
 800282e:	e025      	b.n	800287c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002830:	4b66      	ldr	r3, [pc, #408]	@ (80029cc <HAL_RCC_OscConfig+0x270>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a65      	ldr	r2, [pc, #404]	@ (80029cc <HAL_RCC_OscConfig+0x270>)
 8002836:	f043 0308 	orr.w	r3, r3, #8
 800283a:	6013      	str	r3, [r2, #0]
 800283c:	4b63      	ldr	r3, [pc, #396]	@ (80029cc <HAL_RCC_OscConfig+0x270>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6a1b      	ldr	r3, [r3, #32]
 8002848:	4960      	ldr	r1, [pc, #384]	@ (80029cc <HAL_RCC_OscConfig+0x270>)
 800284a:	4313      	orrs	r3, r2
 800284c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800284e:	4b5f      	ldr	r3, [pc, #380]	@ (80029cc <HAL_RCC_OscConfig+0x270>)
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	69db      	ldr	r3, [r3, #28]
 800285a:	021b      	lsls	r3, r3, #8
 800285c:	495b      	ldr	r1, [pc, #364]	@ (80029cc <HAL_RCC_OscConfig+0x270>)
 800285e:	4313      	orrs	r3, r2
 8002860:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002862:	69bb      	ldr	r3, [r7, #24]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d109      	bne.n	800287c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6a1b      	ldr	r3, [r3, #32]
 800286c:	4618      	mov	r0, r3
 800286e:	f000 fd15 	bl	800329c <RCC_SetFlashLatencyFromMSIRange>
 8002872:	4603      	mov	r3, r0
 8002874:	2b00      	cmp	r3, #0
 8002876:	d001      	beq.n	800287c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002878:	2301      	movs	r3, #1
 800287a:	e343      	b.n	8002f04 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800287c:	f000 fc4a 	bl	8003114 <HAL_RCC_GetSysClockFreq>
 8002880:	4602      	mov	r2, r0
 8002882:	4b52      	ldr	r3, [pc, #328]	@ (80029cc <HAL_RCC_OscConfig+0x270>)
 8002884:	689b      	ldr	r3, [r3, #8]
 8002886:	091b      	lsrs	r3, r3, #4
 8002888:	f003 030f 	and.w	r3, r3, #15
 800288c:	4950      	ldr	r1, [pc, #320]	@ (80029d0 <HAL_RCC_OscConfig+0x274>)
 800288e:	5ccb      	ldrb	r3, [r1, r3]
 8002890:	f003 031f 	and.w	r3, r3, #31
 8002894:	fa22 f303 	lsr.w	r3, r2, r3
 8002898:	4a4e      	ldr	r2, [pc, #312]	@ (80029d4 <HAL_RCC_OscConfig+0x278>)
 800289a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800289c:	4b4e      	ldr	r3, [pc, #312]	@ (80029d8 <HAL_RCC_OscConfig+0x27c>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4618      	mov	r0, r3
 80028a2:	f7ff fba3 	bl	8001fec <HAL_InitTick>
 80028a6:	4603      	mov	r3, r0
 80028a8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80028aa:	7bfb      	ldrb	r3, [r7, #15]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d052      	beq.n	8002956 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80028b0:	7bfb      	ldrb	r3, [r7, #15]
 80028b2:	e327      	b.n	8002f04 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	699b      	ldr	r3, [r3, #24]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d032      	beq.n	8002922 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80028bc:	4b43      	ldr	r3, [pc, #268]	@ (80029cc <HAL_RCC_OscConfig+0x270>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a42      	ldr	r2, [pc, #264]	@ (80029cc <HAL_RCC_OscConfig+0x270>)
 80028c2:	f043 0301 	orr.w	r3, r3, #1
 80028c6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80028c8:	f7ff fbe0 	bl	800208c <HAL_GetTick>
 80028cc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80028ce:	e008      	b.n	80028e2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80028d0:	f7ff fbdc 	bl	800208c <HAL_GetTick>
 80028d4:	4602      	mov	r2, r0
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	1ad3      	subs	r3, r2, r3
 80028da:	2b02      	cmp	r3, #2
 80028dc:	d901      	bls.n	80028e2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80028de:	2303      	movs	r3, #3
 80028e0:	e310      	b.n	8002f04 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80028e2:	4b3a      	ldr	r3, [pc, #232]	@ (80029cc <HAL_RCC_OscConfig+0x270>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f003 0302 	and.w	r3, r3, #2
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d0f0      	beq.n	80028d0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028ee:	4b37      	ldr	r3, [pc, #220]	@ (80029cc <HAL_RCC_OscConfig+0x270>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a36      	ldr	r2, [pc, #216]	@ (80029cc <HAL_RCC_OscConfig+0x270>)
 80028f4:	f043 0308 	orr.w	r3, r3, #8
 80028f8:	6013      	str	r3, [r2, #0]
 80028fa:	4b34      	ldr	r3, [pc, #208]	@ (80029cc <HAL_RCC_OscConfig+0x270>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6a1b      	ldr	r3, [r3, #32]
 8002906:	4931      	ldr	r1, [pc, #196]	@ (80029cc <HAL_RCC_OscConfig+0x270>)
 8002908:	4313      	orrs	r3, r2
 800290a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800290c:	4b2f      	ldr	r3, [pc, #188]	@ (80029cc <HAL_RCC_OscConfig+0x270>)
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	69db      	ldr	r3, [r3, #28]
 8002918:	021b      	lsls	r3, r3, #8
 800291a:	492c      	ldr	r1, [pc, #176]	@ (80029cc <HAL_RCC_OscConfig+0x270>)
 800291c:	4313      	orrs	r3, r2
 800291e:	604b      	str	r3, [r1, #4]
 8002920:	e01a      	b.n	8002958 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002922:	4b2a      	ldr	r3, [pc, #168]	@ (80029cc <HAL_RCC_OscConfig+0x270>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4a29      	ldr	r2, [pc, #164]	@ (80029cc <HAL_RCC_OscConfig+0x270>)
 8002928:	f023 0301 	bic.w	r3, r3, #1
 800292c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800292e:	f7ff fbad 	bl	800208c <HAL_GetTick>
 8002932:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002934:	e008      	b.n	8002948 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002936:	f7ff fba9 	bl	800208c <HAL_GetTick>
 800293a:	4602      	mov	r2, r0
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	1ad3      	subs	r3, r2, r3
 8002940:	2b02      	cmp	r3, #2
 8002942:	d901      	bls.n	8002948 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002944:	2303      	movs	r3, #3
 8002946:	e2dd      	b.n	8002f04 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002948:	4b20      	ldr	r3, [pc, #128]	@ (80029cc <HAL_RCC_OscConfig+0x270>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f003 0302 	and.w	r3, r3, #2
 8002950:	2b00      	cmp	r3, #0
 8002952:	d1f0      	bne.n	8002936 <HAL_RCC_OscConfig+0x1da>
 8002954:	e000      	b.n	8002958 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002956:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f003 0301 	and.w	r3, r3, #1
 8002960:	2b00      	cmp	r3, #0
 8002962:	d074      	beq.n	8002a4e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002964:	69bb      	ldr	r3, [r7, #24]
 8002966:	2b08      	cmp	r3, #8
 8002968:	d005      	beq.n	8002976 <HAL_RCC_OscConfig+0x21a>
 800296a:	69bb      	ldr	r3, [r7, #24]
 800296c:	2b0c      	cmp	r3, #12
 800296e:	d10e      	bne.n	800298e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002970:	697b      	ldr	r3, [r7, #20]
 8002972:	2b03      	cmp	r3, #3
 8002974:	d10b      	bne.n	800298e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002976:	4b15      	ldr	r3, [pc, #84]	@ (80029cc <HAL_RCC_OscConfig+0x270>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800297e:	2b00      	cmp	r3, #0
 8002980:	d064      	beq.n	8002a4c <HAL_RCC_OscConfig+0x2f0>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d160      	bne.n	8002a4c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	e2ba      	b.n	8002f04 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002996:	d106      	bne.n	80029a6 <HAL_RCC_OscConfig+0x24a>
 8002998:	4b0c      	ldr	r3, [pc, #48]	@ (80029cc <HAL_RCC_OscConfig+0x270>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a0b      	ldr	r2, [pc, #44]	@ (80029cc <HAL_RCC_OscConfig+0x270>)
 800299e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029a2:	6013      	str	r3, [r2, #0]
 80029a4:	e026      	b.n	80029f4 <HAL_RCC_OscConfig+0x298>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80029ae:	d115      	bne.n	80029dc <HAL_RCC_OscConfig+0x280>
 80029b0:	4b06      	ldr	r3, [pc, #24]	@ (80029cc <HAL_RCC_OscConfig+0x270>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a05      	ldr	r2, [pc, #20]	@ (80029cc <HAL_RCC_OscConfig+0x270>)
 80029b6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80029ba:	6013      	str	r3, [r2, #0]
 80029bc:	4b03      	ldr	r3, [pc, #12]	@ (80029cc <HAL_RCC_OscConfig+0x270>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a02      	ldr	r2, [pc, #8]	@ (80029cc <HAL_RCC_OscConfig+0x270>)
 80029c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029c6:	6013      	str	r3, [r2, #0]
 80029c8:	e014      	b.n	80029f4 <HAL_RCC_OscConfig+0x298>
 80029ca:	bf00      	nop
 80029cc:	40021000 	.word	0x40021000
 80029d0:	0800a64c 	.word	0x0800a64c
 80029d4:	20000028 	.word	0x20000028
 80029d8:	2000002c 	.word	0x2000002c
 80029dc:	4ba0      	ldr	r3, [pc, #640]	@ (8002c60 <HAL_RCC_OscConfig+0x504>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a9f      	ldr	r2, [pc, #636]	@ (8002c60 <HAL_RCC_OscConfig+0x504>)
 80029e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029e6:	6013      	str	r3, [r2, #0]
 80029e8:	4b9d      	ldr	r3, [pc, #628]	@ (8002c60 <HAL_RCC_OscConfig+0x504>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a9c      	ldr	r2, [pc, #624]	@ (8002c60 <HAL_RCC_OscConfig+0x504>)
 80029ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80029f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d013      	beq.n	8002a24 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029fc:	f7ff fb46 	bl	800208c <HAL_GetTick>
 8002a00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a02:	e008      	b.n	8002a16 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a04:	f7ff fb42 	bl	800208c <HAL_GetTick>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	693b      	ldr	r3, [r7, #16]
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	2b64      	cmp	r3, #100	@ 0x64
 8002a10:	d901      	bls.n	8002a16 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002a12:	2303      	movs	r3, #3
 8002a14:	e276      	b.n	8002f04 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a16:	4b92      	ldr	r3, [pc, #584]	@ (8002c60 <HAL_RCC_OscConfig+0x504>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d0f0      	beq.n	8002a04 <HAL_RCC_OscConfig+0x2a8>
 8002a22:	e014      	b.n	8002a4e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a24:	f7ff fb32 	bl	800208c <HAL_GetTick>
 8002a28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a2a:	e008      	b.n	8002a3e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a2c:	f7ff fb2e 	bl	800208c <HAL_GetTick>
 8002a30:	4602      	mov	r2, r0
 8002a32:	693b      	ldr	r3, [r7, #16]
 8002a34:	1ad3      	subs	r3, r2, r3
 8002a36:	2b64      	cmp	r3, #100	@ 0x64
 8002a38:	d901      	bls.n	8002a3e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002a3a:	2303      	movs	r3, #3
 8002a3c:	e262      	b.n	8002f04 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a3e:	4b88      	ldr	r3, [pc, #544]	@ (8002c60 <HAL_RCC_OscConfig+0x504>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d1f0      	bne.n	8002a2c <HAL_RCC_OscConfig+0x2d0>
 8002a4a:	e000      	b.n	8002a4e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f003 0302 	and.w	r3, r3, #2
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d060      	beq.n	8002b1c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002a5a:	69bb      	ldr	r3, [r7, #24]
 8002a5c:	2b04      	cmp	r3, #4
 8002a5e:	d005      	beq.n	8002a6c <HAL_RCC_OscConfig+0x310>
 8002a60:	69bb      	ldr	r3, [r7, #24]
 8002a62:	2b0c      	cmp	r3, #12
 8002a64:	d119      	bne.n	8002a9a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	2b02      	cmp	r3, #2
 8002a6a:	d116      	bne.n	8002a9a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a6c:	4b7c      	ldr	r3, [pc, #496]	@ (8002c60 <HAL_RCC_OscConfig+0x504>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d005      	beq.n	8002a84 <HAL_RCC_OscConfig+0x328>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	68db      	ldr	r3, [r3, #12]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d101      	bne.n	8002a84 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002a80:	2301      	movs	r3, #1
 8002a82:	e23f      	b.n	8002f04 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a84:	4b76      	ldr	r3, [pc, #472]	@ (8002c60 <HAL_RCC_OscConfig+0x504>)
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	691b      	ldr	r3, [r3, #16]
 8002a90:	061b      	lsls	r3, r3, #24
 8002a92:	4973      	ldr	r1, [pc, #460]	@ (8002c60 <HAL_RCC_OscConfig+0x504>)
 8002a94:	4313      	orrs	r3, r2
 8002a96:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a98:	e040      	b.n	8002b1c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	68db      	ldr	r3, [r3, #12]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d023      	beq.n	8002aea <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002aa2:	4b6f      	ldr	r3, [pc, #444]	@ (8002c60 <HAL_RCC_OscConfig+0x504>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a6e      	ldr	r2, [pc, #440]	@ (8002c60 <HAL_RCC_OscConfig+0x504>)
 8002aa8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002aac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aae:	f7ff faed 	bl	800208c <HAL_GetTick>
 8002ab2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ab4:	e008      	b.n	8002ac8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ab6:	f7ff fae9 	bl	800208c <HAL_GetTick>
 8002aba:	4602      	mov	r2, r0
 8002abc:	693b      	ldr	r3, [r7, #16]
 8002abe:	1ad3      	subs	r3, r2, r3
 8002ac0:	2b02      	cmp	r3, #2
 8002ac2:	d901      	bls.n	8002ac8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002ac4:	2303      	movs	r3, #3
 8002ac6:	e21d      	b.n	8002f04 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ac8:	4b65      	ldr	r3, [pc, #404]	@ (8002c60 <HAL_RCC_OscConfig+0x504>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d0f0      	beq.n	8002ab6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ad4:	4b62      	ldr	r3, [pc, #392]	@ (8002c60 <HAL_RCC_OscConfig+0x504>)
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	691b      	ldr	r3, [r3, #16]
 8002ae0:	061b      	lsls	r3, r3, #24
 8002ae2:	495f      	ldr	r1, [pc, #380]	@ (8002c60 <HAL_RCC_OscConfig+0x504>)
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	604b      	str	r3, [r1, #4]
 8002ae8:	e018      	b.n	8002b1c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002aea:	4b5d      	ldr	r3, [pc, #372]	@ (8002c60 <HAL_RCC_OscConfig+0x504>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a5c      	ldr	r2, [pc, #368]	@ (8002c60 <HAL_RCC_OscConfig+0x504>)
 8002af0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002af4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002af6:	f7ff fac9 	bl	800208c <HAL_GetTick>
 8002afa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002afc:	e008      	b.n	8002b10 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002afe:	f7ff fac5 	bl	800208c <HAL_GetTick>
 8002b02:	4602      	mov	r2, r0
 8002b04:	693b      	ldr	r3, [r7, #16]
 8002b06:	1ad3      	subs	r3, r2, r3
 8002b08:	2b02      	cmp	r3, #2
 8002b0a:	d901      	bls.n	8002b10 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002b0c:	2303      	movs	r3, #3
 8002b0e:	e1f9      	b.n	8002f04 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b10:	4b53      	ldr	r3, [pc, #332]	@ (8002c60 <HAL_RCC_OscConfig+0x504>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d1f0      	bne.n	8002afe <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f003 0308 	and.w	r3, r3, #8
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d03c      	beq.n	8002ba2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	695b      	ldr	r3, [r3, #20]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d01c      	beq.n	8002b6a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b30:	4b4b      	ldr	r3, [pc, #300]	@ (8002c60 <HAL_RCC_OscConfig+0x504>)
 8002b32:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b36:	4a4a      	ldr	r2, [pc, #296]	@ (8002c60 <HAL_RCC_OscConfig+0x504>)
 8002b38:	f043 0301 	orr.w	r3, r3, #1
 8002b3c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b40:	f7ff faa4 	bl	800208c <HAL_GetTick>
 8002b44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b46:	e008      	b.n	8002b5a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b48:	f7ff faa0 	bl	800208c <HAL_GetTick>
 8002b4c:	4602      	mov	r2, r0
 8002b4e:	693b      	ldr	r3, [r7, #16]
 8002b50:	1ad3      	subs	r3, r2, r3
 8002b52:	2b02      	cmp	r3, #2
 8002b54:	d901      	bls.n	8002b5a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002b56:	2303      	movs	r3, #3
 8002b58:	e1d4      	b.n	8002f04 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b5a:	4b41      	ldr	r3, [pc, #260]	@ (8002c60 <HAL_RCC_OscConfig+0x504>)
 8002b5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b60:	f003 0302 	and.w	r3, r3, #2
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d0ef      	beq.n	8002b48 <HAL_RCC_OscConfig+0x3ec>
 8002b68:	e01b      	b.n	8002ba2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b6a:	4b3d      	ldr	r3, [pc, #244]	@ (8002c60 <HAL_RCC_OscConfig+0x504>)
 8002b6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b70:	4a3b      	ldr	r2, [pc, #236]	@ (8002c60 <HAL_RCC_OscConfig+0x504>)
 8002b72:	f023 0301 	bic.w	r3, r3, #1
 8002b76:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b7a:	f7ff fa87 	bl	800208c <HAL_GetTick>
 8002b7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b80:	e008      	b.n	8002b94 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b82:	f7ff fa83 	bl	800208c <HAL_GetTick>
 8002b86:	4602      	mov	r2, r0
 8002b88:	693b      	ldr	r3, [r7, #16]
 8002b8a:	1ad3      	subs	r3, r2, r3
 8002b8c:	2b02      	cmp	r3, #2
 8002b8e:	d901      	bls.n	8002b94 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002b90:	2303      	movs	r3, #3
 8002b92:	e1b7      	b.n	8002f04 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b94:	4b32      	ldr	r3, [pc, #200]	@ (8002c60 <HAL_RCC_OscConfig+0x504>)
 8002b96:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b9a:	f003 0302 	and.w	r3, r3, #2
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d1ef      	bne.n	8002b82 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 0304 	and.w	r3, r3, #4
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	f000 80a6 	beq.w	8002cfc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002bb4:	4b2a      	ldr	r3, [pc, #168]	@ (8002c60 <HAL_RCC_OscConfig+0x504>)
 8002bb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bb8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d10d      	bne.n	8002bdc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bc0:	4b27      	ldr	r3, [pc, #156]	@ (8002c60 <HAL_RCC_OscConfig+0x504>)
 8002bc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bc4:	4a26      	ldr	r2, [pc, #152]	@ (8002c60 <HAL_RCC_OscConfig+0x504>)
 8002bc6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002bca:	6593      	str	r3, [r2, #88]	@ 0x58
 8002bcc:	4b24      	ldr	r3, [pc, #144]	@ (8002c60 <HAL_RCC_OscConfig+0x504>)
 8002bce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bd0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bd4:	60bb      	str	r3, [r7, #8]
 8002bd6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bdc:	4b21      	ldr	r3, [pc, #132]	@ (8002c64 <HAL_RCC_OscConfig+0x508>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d118      	bne.n	8002c1a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002be8:	4b1e      	ldr	r3, [pc, #120]	@ (8002c64 <HAL_RCC_OscConfig+0x508>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a1d      	ldr	r2, [pc, #116]	@ (8002c64 <HAL_RCC_OscConfig+0x508>)
 8002bee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bf2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bf4:	f7ff fa4a 	bl	800208c <HAL_GetTick>
 8002bf8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bfa:	e008      	b.n	8002c0e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bfc:	f7ff fa46 	bl	800208c <HAL_GetTick>
 8002c00:	4602      	mov	r2, r0
 8002c02:	693b      	ldr	r3, [r7, #16]
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	2b02      	cmp	r3, #2
 8002c08:	d901      	bls.n	8002c0e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002c0a:	2303      	movs	r3, #3
 8002c0c:	e17a      	b.n	8002f04 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c0e:	4b15      	ldr	r3, [pc, #84]	@ (8002c64 <HAL_RCC_OscConfig+0x508>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d0f0      	beq.n	8002bfc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	2b01      	cmp	r3, #1
 8002c20:	d108      	bne.n	8002c34 <HAL_RCC_OscConfig+0x4d8>
 8002c22:	4b0f      	ldr	r3, [pc, #60]	@ (8002c60 <HAL_RCC_OscConfig+0x504>)
 8002c24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c28:	4a0d      	ldr	r2, [pc, #52]	@ (8002c60 <HAL_RCC_OscConfig+0x504>)
 8002c2a:	f043 0301 	orr.w	r3, r3, #1
 8002c2e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c32:	e029      	b.n	8002c88 <HAL_RCC_OscConfig+0x52c>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	2b05      	cmp	r3, #5
 8002c3a:	d115      	bne.n	8002c68 <HAL_RCC_OscConfig+0x50c>
 8002c3c:	4b08      	ldr	r3, [pc, #32]	@ (8002c60 <HAL_RCC_OscConfig+0x504>)
 8002c3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c42:	4a07      	ldr	r2, [pc, #28]	@ (8002c60 <HAL_RCC_OscConfig+0x504>)
 8002c44:	f043 0304 	orr.w	r3, r3, #4
 8002c48:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c4c:	4b04      	ldr	r3, [pc, #16]	@ (8002c60 <HAL_RCC_OscConfig+0x504>)
 8002c4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c52:	4a03      	ldr	r2, [pc, #12]	@ (8002c60 <HAL_RCC_OscConfig+0x504>)
 8002c54:	f043 0301 	orr.w	r3, r3, #1
 8002c58:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c5c:	e014      	b.n	8002c88 <HAL_RCC_OscConfig+0x52c>
 8002c5e:	bf00      	nop
 8002c60:	40021000 	.word	0x40021000
 8002c64:	40007000 	.word	0x40007000
 8002c68:	4b9c      	ldr	r3, [pc, #624]	@ (8002edc <HAL_RCC_OscConfig+0x780>)
 8002c6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c6e:	4a9b      	ldr	r2, [pc, #620]	@ (8002edc <HAL_RCC_OscConfig+0x780>)
 8002c70:	f023 0301 	bic.w	r3, r3, #1
 8002c74:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c78:	4b98      	ldr	r3, [pc, #608]	@ (8002edc <HAL_RCC_OscConfig+0x780>)
 8002c7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c7e:	4a97      	ldr	r2, [pc, #604]	@ (8002edc <HAL_RCC_OscConfig+0x780>)
 8002c80:	f023 0304 	bic.w	r3, r3, #4
 8002c84:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d016      	beq.n	8002cbe <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c90:	f7ff f9fc 	bl	800208c <HAL_GetTick>
 8002c94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c96:	e00a      	b.n	8002cae <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c98:	f7ff f9f8 	bl	800208c <HAL_GetTick>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	1ad3      	subs	r3, r2, r3
 8002ca2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d901      	bls.n	8002cae <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002caa:	2303      	movs	r3, #3
 8002cac:	e12a      	b.n	8002f04 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cae:	4b8b      	ldr	r3, [pc, #556]	@ (8002edc <HAL_RCC_OscConfig+0x780>)
 8002cb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cb4:	f003 0302 	and.w	r3, r3, #2
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d0ed      	beq.n	8002c98 <HAL_RCC_OscConfig+0x53c>
 8002cbc:	e015      	b.n	8002cea <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cbe:	f7ff f9e5 	bl	800208c <HAL_GetTick>
 8002cc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002cc4:	e00a      	b.n	8002cdc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cc6:	f7ff f9e1 	bl	800208c <HAL_GetTick>
 8002cca:	4602      	mov	r2, r0
 8002ccc:	693b      	ldr	r3, [r7, #16]
 8002cce:	1ad3      	subs	r3, r2, r3
 8002cd0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	d901      	bls.n	8002cdc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002cd8:	2303      	movs	r3, #3
 8002cda:	e113      	b.n	8002f04 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002cdc:	4b7f      	ldr	r3, [pc, #508]	@ (8002edc <HAL_RCC_OscConfig+0x780>)
 8002cde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ce2:	f003 0302 	and.w	r3, r3, #2
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d1ed      	bne.n	8002cc6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002cea:	7ffb      	ldrb	r3, [r7, #31]
 8002cec:	2b01      	cmp	r3, #1
 8002cee:	d105      	bne.n	8002cfc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cf0:	4b7a      	ldr	r3, [pc, #488]	@ (8002edc <HAL_RCC_OscConfig+0x780>)
 8002cf2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cf4:	4a79      	ldr	r2, [pc, #484]	@ (8002edc <HAL_RCC_OscConfig+0x780>)
 8002cf6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002cfa:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	f000 80fe 	beq.w	8002f02 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d0a:	2b02      	cmp	r3, #2
 8002d0c:	f040 80d0 	bne.w	8002eb0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002d10:	4b72      	ldr	r3, [pc, #456]	@ (8002edc <HAL_RCC_OscConfig+0x780>)
 8002d12:	68db      	ldr	r3, [r3, #12]
 8002d14:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d16:	697b      	ldr	r3, [r7, #20]
 8002d18:	f003 0203 	and.w	r2, r3, #3
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d20:	429a      	cmp	r2, r3
 8002d22:	d130      	bne.n	8002d86 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002d24:	697b      	ldr	r3, [r7, #20]
 8002d26:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d2e:	3b01      	subs	r3, #1
 8002d30:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d32:	429a      	cmp	r2, r3
 8002d34:	d127      	bne.n	8002d86 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d36:	697b      	ldr	r3, [r7, #20]
 8002d38:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d40:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002d42:	429a      	cmp	r2, r3
 8002d44:	d11f      	bne.n	8002d86 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002d46:	697b      	ldr	r3, [r7, #20]
 8002d48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d4c:	687a      	ldr	r2, [r7, #4]
 8002d4e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002d50:	2a07      	cmp	r2, #7
 8002d52:	bf14      	ite	ne
 8002d54:	2201      	movne	r2, #1
 8002d56:	2200      	moveq	r2, #0
 8002d58:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d113      	bne.n	8002d86 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d5e:	697b      	ldr	r3, [r7, #20]
 8002d60:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d68:	085b      	lsrs	r3, r3, #1
 8002d6a:	3b01      	subs	r3, #1
 8002d6c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002d6e:	429a      	cmp	r2, r3
 8002d70:	d109      	bne.n	8002d86 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002d72:	697b      	ldr	r3, [r7, #20]
 8002d74:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d7c:	085b      	lsrs	r3, r3, #1
 8002d7e:	3b01      	subs	r3, #1
 8002d80:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d82:	429a      	cmp	r2, r3
 8002d84:	d06e      	beq.n	8002e64 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d86:	69bb      	ldr	r3, [r7, #24]
 8002d88:	2b0c      	cmp	r3, #12
 8002d8a:	d069      	beq.n	8002e60 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002d8c:	4b53      	ldr	r3, [pc, #332]	@ (8002edc <HAL_RCC_OscConfig+0x780>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d105      	bne.n	8002da4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002d98:	4b50      	ldr	r3, [pc, #320]	@ (8002edc <HAL_RCC_OscConfig+0x780>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d001      	beq.n	8002da8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002da4:	2301      	movs	r3, #1
 8002da6:	e0ad      	b.n	8002f04 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002da8:	4b4c      	ldr	r3, [pc, #304]	@ (8002edc <HAL_RCC_OscConfig+0x780>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a4b      	ldr	r2, [pc, #300]	@ (8002edc <HAL_RCC_OscConfig+0x780>)
 8002dae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002db2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002db4:	f7ff f96a 	bl	800208c <HAL_GetTick>
 8002db8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002dba:	e008      	b.n	8002dce <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dbc:	f7ff f966 	bl	800208c <HAL_GetTick>
 8002dc0:	4602      	mov	r2, r0
 8002dc2:	693b      	ldr	r3, [r7, #16]
 8002dc4:	1ad3      	subs	r3, r2, r3
 8002dc6:	2b02      	cmp	r3, #2
 8002dc8:	d901      	bls.n	8002dce <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002dca:	2303      	movs	r3, #3
 8002dcc:	e09a      	b.n	8002f04 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002dce:	4b43      	ldr	r3, [pc, #268]	@ (8002edc <HAL_RCC_OscConfig+0x780>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d1f0      	bne.n	8002dbc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002dda:	4b40      	ldr	r3, [pc, #256]	@ (8002edc <HAL_RCC_OscConfig+0x780>)
 8002ddc:	68da      	ldr	r2, [r3, #12]
 8002dde:	4b40      	ldr	r3, [pc, #256]	@ (8002ee0 <HAL_RCC_OscConfig+0x784>)
 8002de0:	4013      	ands	r3, r2
 8002de2:	687a      	ldr	r2, [r7, #4]
 8002de4:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002de6:	687a      	ldr	r2, [r7, #4]
 8002de8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002dea:	3a01      	subs	r2, #1
 8002dec:	0112      	lsls	r2, r2, #4
 8002dee:	4311      	orrs	r1, r2
 8002df0:	687a      	ldr	r2, [r7, #4]
 8002df2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002df4:	0212      	lsls	r2, r2, #8
 8002df6:	4311      	orrs	r1, r2
 8002df8:	687a      	ldr	r2, [r7, #4]
 8002dfa:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002dfc:	0852      	lsrs	r2, r2, #1
 8002dfe:	3a01      	subs	r2, #1
 8002e00:	0552      	lsls	r2, r2, #21
 8002e02:	4311      	orrs	r1, r2
 8002e04:	687a      	ldr	r2, [r7, #4]
 8002e06:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002e08:	0852      	lsrs	r2, r2, #1
 8002e0a:	3a01      	subs	r2, #1
 8002e0c:	0652      	lsls	r2, r2, #25
 8002e0e:	4311      	orrs	r1, r2
 8002e10:	687a      	ldr	r2, [r7, #4]
 8002e12:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002e14:	0912      	lsrs	r2, r2, #4
 8002e16:	0452      	lsls	r2, r2, #17
 8002e18:	430a      	orrs	r2, r1
 8002e1a:	4930      	ldr	r1, [pc, #192]	@ (8002edc <HAL_RCC_OscConfig+0x780>)
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002e20:	4b2e      	ldr	r3, [pc, #184]	@ (8002edc <HAL_RCC_OscConfig+0x780>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a2d      	ldr	r2, [pc, #180]	@ (8002edc <HAL_RCC_OscConfig+0x780>)
 8002e26:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e2a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e2c:	4b2b      	ldr	r3, [pc, #172]	@ (8002edc <HAL_RCC_OscConfig+0x780>)
 8002e2e:	68db      	ldr	r3, [r3, #12]
 8002e30:	4a2a      	ldr	r2, [pc, #168]	@ (8002edc <HAL_RCC_OscConfig+0x780>)
 8002e32:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e36:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002e38:	f7ff f928 	bl	800208c <HAL_GetTick>
 8002e3c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e3e:	e008      	b.n	8002e52 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e40:	f7ff f924 	bl	800208c <HAL_GetTick>
 8002e44:	4602      	mov	r2, r0
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	1ad3      	subs	r3, r2, r3
 8002e4a:	2b02      	cmp	r3, #2
 8002e4c:	d901      	bls.n	8002e52 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002e4e:	2303      	movs	r3, #3
 8002e50:	e058      	b.n	8002f04 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e52:	4b22      	ldr	r3, [pc, #136]	@ (8002edc <HAL_RCC_OscConfig+0x780>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d0f0      	beq.n	8002e40 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e5e:	e050      	b.n	8002f02 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002e60:	2301      	movs	r3, #1
 8002e62:	e04f      	b.n	8002f04 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e64:	4b1d      	ldr	r3, [pc, #116]	@ (8002edc <HAL_RCC_OscConfig+0x780>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d148      	bne.n	8002f02 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002e70:	4b1a      	ldr	r3, [pc, #104]	@ (8002edc <HAL_RCC_OscConfig+0x780>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a19      	ldr	r2, [pc, #100]	@ (8002edc <HAL_RCC_OscConfig+0x780>)
 8002e76:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e7a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e7c:	4b17      	ldr	r3, [pc, #92]	@ (8002edc <HAL_RCC_OscConfig+0x780>)
 8002e7e:	68db      	ldr	r3, [r3, #12]
 8002e80:	4a16      	ldr	r2, [pc, #88]	@ (8002edc <HAL_RCC_OscConfig+0x780>)
 8002e82:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e86:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002e88:	f7ff f900 	bl	800208c <HAL_GetTick>
 8002e8c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e8e:	e008      	b.n	8002ea2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e90:	f7ff f8fc 	bl	800208c <HAL_GetTick>
 8002e94:	4602      	mov	r2, r0
 8002e96:	693b      	ldr	r3, [r7, #16]
 8002e98:	1ad3      	subs	r3, r2, r3
 8002e9a:	2b02      	cmp	r3, #2
 8002e9c:	d901      	bls.n	8002ea2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002e9e:	2303      	movs	r3, #3
 8002ea0:	e030      	b.n	8002f04 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ea2:	4b0e      	ldr	r3, [pc, #56]	@ (8002edc <HAL_RCC_OscConfig+0x780>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d0f0      	beq.n	8002e90 <HAL_RCC_OscConfig+0x734>
 8002eae:	e028      	b.n	8002f02 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002eb0:	69bb      	ldr	r3, [r7, #24]
 8002eb2:	2b0c      	cmp	r3, #12
 8002eb4:	d023      	beq.n	8002efe <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002eb6:	4b09      	ldr	r3, [pc, #36]	@ (8002edc <HAL_RCC_OscConfig+0x780>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a08      	ldr	r2, [pc, #32]	@ (8002edc <HAL_RCC_OscConfig+0x780>)
 8002ebc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ec0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ec2:	f7ff f8e3 	bl	800208c <HAL_GetTick>
 8002ec6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ec8:	e00c      	b.n	8002ee4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002eca:	f7ff f8df 	bl	800208c <HAL_GetTick>
 8002ece:	4602      	mov	r2, r0
 8002ed0:	693b      	ldr	r3, [r7, #16]
 8002ed2:	1ad3      	subs	r3, r2, r3
 8002ed4:	2b02      	cmp	r3, #2
 8002ed6:	d905      	bls.n	8002ee4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002ed8:	2303      	movs	r3, #3
 8002eda:	e013      	b.n	8002f04 <HAL_RCC_OscConfig+0x7a8>
 8002edc:	40021000 	.word	0x40021000
 8002ee0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ee4:	4b09      	ldr	r3, [pc, #36]	@ (8002f0c <HAL_RCC_OscConfig+0x7b0>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d1ec      	bne.n	8002eca <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002ef0:	4b06      	ldr	r3, [pc, #24]	@ (8002f0c <HAL_RCC_OscConfig+0x7b0>)
 8002ef2:	68da      	ldr	r2, [r3, #12]
 8002ef4:	4905      	ldr	r1, [pc, #20]	@ (8002f0c <HAL_RCC_OscConfig+0x7b0>)
 8002ef6:	4b06      	ldr	r3, [pc, #24]	@ (8002f10 <HAL_RCC_OscConfig+0x7b4>)
 8002ef8:	4013      	ands	r3, r2
 8002efa:	60cb      	str	r3, [r1, #12]
 8002efc:	e001      	b.n	8002f02 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002efe:	2301      	movs	r3, #1
 8002f00:	e000      	b.n	8002f04 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002f02:	2300      	movs	r3, #0
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	3720      	adds	r7, #32
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}
 8002f0c:	40021000 	.word	0x40021000
 8002f10:	feeefffc 	.word	0xfeeefffc

08002f14 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b084      	sub	sp, #16
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
 8002f1c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d101      	bne.n	8002f28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	e0e7      	b.n	80030f8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f28:	4b75      	ldr	r3, [pc, #468]	@ (8003100 <HAL_RCC_ClockConfig+0x1ec>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f003 0307 	and.w	r3, r3, #7
 8002f30:	683a      	ldr	r2, [r7, #0]
 8002f32:	429a      	cmp	r2, r3
 8002f34:	d910      	bls.n	8002f58 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f36:	4b72      	ldr	r3, [pc, #456]	@ (8003100 <HAL_RCC_ClockConfig+0x1ec>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f023 0207 	bic.w	r2, r3, #7
 8002f3e:	4970      	ldr	r1, [pc, #448]	@ (8003100 <HAL_RCC_ClockConfig+0x1ec>)
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	4313      	orrs	r3, r2
 8002f44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f46:	4b6e      	ldr	r3, [pc, #440]	@ (8003100 <HAL_RCC_ClockConfig+0x1ec>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 0307 	and.w	r3, r3, #7
 8002f4e:	683a      	ldr	r2, [r7, #0]
 8002f50:	429a      	cmp	r2, r3
 8002f52:	d001      	beq.n	8002f58 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002f54:	2301      	movs	r3, #1
 8002f56:	e0cf      	b.n	80030f8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f003 0302 	and.w	r3, r3, #2
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d010      	beq.n	8002f86 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	689a      	ldr	r2, [r3, #8]
 8002f68:	4b66      	ldr	r3, [pc, #408]	@ (8003104 <HAL_RCC_ClockConfig+0x1f0>)
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f70:	429a      	cmp	r2, r3
 8002f72:	d908      	bls.n	8002f86 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f74:	4b63      	ldr	r3, [pc, #396]	@ (8003104 <HAL_RCC_ClockConfig+0x1f0>)
 8002f76:	689b      	ldr	r3, [r3, #8]
 8002f78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	4960      	ldr	r1, [pc, #384]	@ (8003104 <HAL_RCC_ClockConfig+0x1f0>)
 8002f82:	4313      	orrs	r3, r2
 8002f84:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f003 0301 	and.w	r3, r3, #1
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d04c      	beq.n	800302c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	2b03      	cmp	r3, #3
 8002f98:	d107      	bne.n	8002faa <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f9a:	4b5a      	ldr	r3, [pc, #360]	@ (8003104 <HAL_RCC_ClockConfig+0x1f0>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d121      	bne.n	8002fea <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e0a6      	b.n	80030f8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	2b02      	cmp	r3, #2
 8002fb0:	d107      	bne.n	8002fc2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002fb2:	4b54      	ldr	r3, [pc, #336]	@ (8003104 <HAL_RCC_ClockConfig+0x1f0>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d115      	bne.n	8002fea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e09a      	b.n	80030f8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d107      	bne.n	8002fda <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002fca:	4b4e      	ldr	r3, [pc, #312]	@ (8003104 <HAL_RCC_ClockConfig+0x1f0>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f003 0302 	and.w	r3, r3, #2
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d109      	bne.n	8002fea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	e08e      	b.n	80030f8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fda:	4b4a      	ldr	r3, [pc, #296]	@ (8003104 <HAL_RCC_ClockConfig+0x1f0>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d101      	bne.n	8002fea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e086      	b.n	80030f8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002fea:	4b46      	ldr	r3, [pc, #280]	@ (8003104 <HAL_RCC_ClockConfig+0x1f0>)
 8002fec:	689b      	ldr	r3, [r3, #8]
 8002fee:	f023 0203 	bic.w	r2, r3, #3
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	4943      	ldr	r1, [pc, #268]	@ (8003104 <HAL_RCC_ClockConfig+0x1f0>)
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ffc:	f7ff f846 	bl	800208c <HAL_GetTick>
 8003000:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003002:	e00a      	b.n	800301a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003004:	f7ff f842 	bl	800208c <HAL_GetTick>
 8003008:	4602      	mov	r2, r0
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	1ad3      	subs	r3, r2, r3
 800300e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003012:	4293      	cmp	r3, r2
 8003014:	d901      	bls.n	800301a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003016:	2303      	movs	r3, #3
 8003018:	e06e      	b.n	80030f8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800301a:	4b3a      	ldr	r3, [pc, #232]	@ (8003104 <HAL_RCC_ClockConfig+0x1f0>)
 800301c:	689b      	ldr	r3, [r3, #8]
 800301e:	f003 020c 	and.w	r2, r3, #12
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	009b      	lsls	r3, r3, #2
 8003028:	429a      	cmp	r2, r3
 800302a:	d1eb      	bne.n	8003004 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f003 0302 	and.w	r3, r3, #2
 8003034:	2b00      	cmp	r3, #0
 8003036:	d010      	beq.n	800305a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	689a      	ldr	r2, [r3, #8]
 800303c:	4b31      	ldr	r3, [pc, #196]	@ (8003104 <HAL_RCC_ClockConfig+0x1f0>)
 800303e:	689b      	ldr	r3, [r3, #8]
 8003040:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003044:	429a      	cmp	r2, r3
 8003046:	d208      	bcs.n	800305a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003048:	4b2e      	ldr	r3, [pc, #184]	@ (8003104 <HAL_RCC_ClockConfig+0x1f0>)
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	689b      	ldr	r3, [r3, #8]
 8003054:	492b      	ldr	r1, [pc, #172]	@ (8003104 <HAL_RCC_ClockConfig+0x1f0>)
 8003056:	4313      	orrs	r3, r2
 8003058:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800305a:	4b29      	ldr	r3, [pc, #164]	@ (8003100 <HAL_RCC_ClockConfig+0x1ec>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f003 0307 	and.w	r3, r3, #7
 8003062:	683a      	ldr	r2, [r7, #0]
 8003064:	429a      	cmp	r2, r3
 8003066:	d210      	bcs.n	800308a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003068:	4b25      	ldr	r3, [pc, #148]	@ (8003100 <HAL_RCC_ClockConfig+0x1ec>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f023 0207 	bic.w	r2, r3, #7
 8003070:	4923      	ldr	r1, [pc, #140]	@ (8003100 <HAL_RCC_ClockConfig+0x1ec>)
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	4313      	orrs	r3, r2
 8003076:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003078:	4b21      	ldr	r3, [pc, #132]	@ (8003100 <HAL_RCC_ClockConfig+0x1ec>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f003 0307 	and.w	r3, r3, #7
 8003080:	683a      	ldr	r2, [r7, #0]
 8003082:	429a      	cmp	r2, r3
 8003084:	d001      	beq.n	800308a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	e036      	b.n	80030f8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f003 0304 	and.w	r3, r3, #4
 8003092:	2b00      	cmp	r3, #0
 8003094:	d008      	beq.n	80030a8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003096:	4b1b      	ldr	r3, [pc, #108]	@ (8003104 <HAL_RCC_ClockConfig+0x1f0>)
 8003098:	689b      	ldr	r3, [r3, #8]
 800309a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	68db      	ldr	r3, [r3, #12]
 80030a2:	4918      	ldr	r1, [pc, #96]	@ (8003104 <HAL_RCC_ClockConfig+0x1f0>)
 80030a4:	4313      	orrs	r3, r2
 80030a6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f003 0308 	and.w	r3, r3, #8
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d009      	beq.n	80030c8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80030b4:	4b13      	ldr	r3, [pc, #76]	@ (8003104 <HAL_RCC_ClockConfig+0x1f0>)
 80030b6:	689b      	ldr	r3, [r3, #8]
 80030b8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	691b      	ldr	r3, [r3, #16]
 80030c0:	00db      	lsls	r3, r3, #3
 80030c2:	4910      	ldr	r1, [pc, #64]	@ (8003104 <HAL_RCC_ClockConfig+0x1f0>)
 80030c4:	4313      	orrs	r3, r2
 80030c6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80030c8:	f000 f824 	bl	8003114 <HAL_RCC_GetSysClockFreq>
 80030cc:	4602      	mov	r2, r0
 80030ce:	4b0d      	ldr	r3, [pc, #52]	@ (8003104 <HAL_RCC_ClockConfig+0x1f0>)
 80030d0:	689b      	ldr	r3, [r3, #8]
 80030d2:	091b      	lsrs	r3, r3, #4
 80030d4:	f003 030f 	and.w	r3, r3, #15
 80030d8:	490b      	ldr	r1, [pc, #44]	@ (8003108 <HAL_RCC_ClockConfig+0x1f4>)
 80030da:	5ccb      	ldrb	r3, [r1, r3]
 80030dc:	f003 031f 	and.w	r3, r3, #31
 80030e0:	fa22 f303 	lsr.w	r3, r2, r3
 80030e4:	4a09      	ldr	r2, [pc, #36]	@ (800310c <HAL_RCC_ClockConfig+0x1f8>)
 80030e6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80030e8:	4b09      	ldr	r3, [pc, #36]	@ (8003110 <HAL_RCC_ClockConfig+0x1fc>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4618      	mov	r0, r3
 80030ee:	f7fe ff7d 	bl	8001fec <HAL_InitTick>
 80030f2:	4603      	mov	r3, r0
 80030f4:	72fb      	strb	r3, [r7, #11]

  return status;
 80030f6:	7afb      	ldrb	r3, [r7, #11]
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	3710      	adds	r7, #16
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}
 8003100:	40022000 	.word	0x40022000
 8003104:	40021000 	.word	0x40021000
 8003108:	0800a64c 	.word	0x0800a64c
 800310c:	20000028 	.word	0x20000028
 8003110:	2000002c 	.word	0x2000002c

08003114 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003114:	b480      	push	{r7}
 8003116:	b089      	sub	sp, #36	@ 0x24
 8003118:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800311a:	2300      	movs	r3, #0
 800311c:	61fb      	str	r3, [r7, #28]
 800311e:	2300      	movs	r3, #0
 8003120:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003122:	4b3e      	ldr	r3, [pc, #248]	@ (800321c <HAL_RCC_GetSysClockFreq+0x108>)
 8003124:	689b      	ldr	r3, [r3, #8]
 8003126:	f003 030c 	and.w	r3, r3, #12
 800312a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800312c:	4b3b      	ldr	r3, [pc, #236]	@ (800321c <HAL_RCC_GetSysClockFreq+0x108>)
 800312e:	68db      	ldr	r3, [r3, #12]
 8003130:	f003 0303 	and.w	r3, r3, #3
 8003134:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d005      	beq.n	8003148 <HAL_RCC_GetSysClockFreq+0x34>
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	2b0c      	cmp	r3, #12
 8003140:	d121      	bne.n	8003186 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	2b01      	cmp	r3, #1
 8003146:	d11e      	bne.n	8003186 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003148:	4b34      	ldr	r3, [pc, #208]	@ (800321c <HAL_RCC_GetSysClockFreq+0x108>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f003 0308 	and.w	r3, r3, #8
 8003150:	2b00      	cmp	r3, #0
 8003152:	d107      	bne.n	8003164 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003154:	4b31      	ldr	r3, [pc, #196]	@ (800321c <HAL_RCC_GetSysClockFreq+0x108>)
 8003156:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800315a:	0a1b      	lsrs	r3, r3, #8
 800315c:	f003 030f 	and.w	r3, r3, #15
 8003160:	61fb      	str	r3, [r7, #28]
 8003162:	e005      	b.n	8003170 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003164:	4b2d      	ldr	r3, [pc, #180]	@ (800321c <HAL_RCC_GetSysClockFreq+0x108>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	091b      	lsrs	r3, r3, #4
 800316a:	f003 030f 	and.w	r3, r3, #15
 800316e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003170:	4a2b      	ldr	r2, [pc, #172]	@ (8003220 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003172:	69fb      	ldr	r3, [r7, #28]
 8003174:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003178:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800317a:	693b      	ldr	r3, [r7, #16]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d10d      	bne.n	800319c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003180:	69fb      	ldr	r3, [r7, #28]
 8003182:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003184:	e00a      	b.n	800319c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003186:	693b      	ldr	r3, [r7, #16]
 8003188:	2b04      	cmp	r3, #4
 800318a:	d102      	bne.n	8003192 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800318c:	4b25      	ldr	r3, [pc, #148]	@ (8003224 <HAL_RCC_GetSysClockFreq+0x110>)
 800318e:	61bb      	str	r3, [r7, #24]
 8003190:	e004      	b.n	800319c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003192:	693b      	ldr	r3, [r7, #16]
 8003194:	2b08      	cmp	r3, #8
 8003196:	d101      	bne.n	800319c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003198:	4b23      	ldr	r3, [pc, #140]	@ (8003228 <HAL_RCC_GetSysClockFreq+0x114>)
 800319a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800319c:	693b      	ldr	r3, [r7, #16]
 800319e:	2b0c      	cmp	r3, #12
 80031a0:	d134      	bne.n	800320c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80031a2:	4b1e      	ldr	r3, [pc, #120]	@ (800321c <HAL_RCC_GetSysClockFreq+0x108>)
 80031a4:	68db      	ldr	r3, [r3, #12]
 80031a6:	f003 0303 	and.w	r3, r3, #3
 80031aa:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	2b02      	cmp	r3, #2
 80031b0:	d003      	beq.n	80031ba <HAL_RCC_GetSysClockFreq+0xa6>
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	2b03      	cmp	r3, #3
 80031b6:	d003      	beq.n	80031c0 <HAL_RCC_GetSysClockFreq+0xac>
 80031b8:	e005      	b.n	80031c6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80031ba:	4b1a      	ldr	r3, [pc, #104]	@ (8003224 <HAL_RCC_GetSysClockFreq+0x110>)
 80031bc:	617b      	str	r3, [r7, #20]
      break;
 80031be:	e005      	b.n	80031cc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80031c0:	4b19      	ldr	r3, [pc, #100]	@ (8003228 <HAL_RCC_GetSysClockFreq+0x114>)
 80031c2:	617b      	str	r3, [r7, #20]
      break;
 80031c4:	e002      	b.n	80031cc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80031c6:	69fb      	ldr	r3, [r7, #28]
 80031c8:	617b      	str	r3, [r7, #20]
      break;
 80031ca:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80031cc:	4b13      	ldr	r3, [pc, #76]	@ (800321c <HAL_RCC_GetSysClockFreq+0x108>)
 80031ce:	68db      	ldr	r3, [r3, #12]
 80031d0:	091b      	lsrs	r3, r3, #4
 80031d2:	f003 0307 	and.w	r3, r3, #7
 80031d6:	3301      	adds	r3, #1
 80031d8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80031da:	4b10      	ldr	r3, [pc, #64]	@ (800321c <HAL_RCC_GetSysClockFreq+0x108>)
 80031dc:	68db      	ldr	r3, [r3, #12]
 80031de:	0a1b      	lsrs	r3, r3, #8
 80031e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80031e4:	697a      	ldr	r2, [r7, #20]
 80031e6:	fb03 f202 	mul.w	r2, r3, r2
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80031f0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80031f2:	4b0a      	ldr	r3, [pc, #40]	@ (800321c <HAL_RCC_GetSysClockFreq+0x108>)
 80031f4:	68db      	ldr	r3, [r3, #12]
 80031f6:	0e5b      	lsrs	r3, r3, #25
 80031f8:	f003 0303 	and.w	r3, r3, #3
 80031fc:	3301      	adds	r3, #1
 80031fe:	005b      	lsls	r3, r3, #1
 8003200:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003202:	697a      	ldr	r2, [r7, #20]
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	fbb2 f3f3 	udiv	r3, r2, r3
 800320a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800320c:	69bb      	ldr	r3, [r7, #24]
}
 800320e:	4618      	mov	r0, r3
 8003210:	3724      	adds	r7, #36	@ 0x24
 8003212:	46bd      	mov	sp, r7
 8003214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003218:	4770      	bx	lr
 800321a:	bf00      	nop
 800321c:	40021000 	.word	0x40021000
 8003220:	0800a664 	.word	0x0800a664
 8003224:	00f42400 	.word	0x00f42400
 8003228:	007a1200 	.word	0x007a1200

0800322c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800322c:	b480      	push	{r7}
 800322e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003230:	4b03      	ldr	r3, [pc, #12]	@ (8003240 <HAL_RCC_GetHCLKFreq+0x14>)
 8003232:	681b      	ldr	r3, [r3, #0]
}
 8003234:	4618      	mov	r0, r3
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr
 800323e:	bf00      	nop
 8003240:	20000028 	.word	0x20000028

08003244 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003248:	f7ff fff0 	bl	800322c <HAL_RCC_GetHCLKFreq>
 800324c:	4602      	mov	r2, r0
 800324e:	4b06      	ldr	r3, [pc, #24]	@ (8003268 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	0a1b      	lsrs	r3, r3, #8
 8003254:	f003 0307 	and.w	r3, r3, #7
 8003258:	4904      	ldr	r1, [pc, #16]	@ (800326c <HAL_RCC_GetPCLK1Freq+0x28>)
 800325a:	5ccb      	ldrb	r3, [r1, r3]
 800325c:	f003 031f 	and.w	r3, r3, #31
 8003260:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003264:	4618      	mov	r0, r3
 8003266:	bd80      	pop	{r7, pc}
 8003268:	40021000 	.word	0x40021000
 800326c:	0800a65c 	.word	0x0800a65c

08003270 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003274:	f7ff ffda 	bl	800322c <HAL_RCC_GetHCLKFreq>
 8003278:	4602      	mov	r2, r0
 800327a:	4b06      	ldr	r3, [pc, #24]	@ (8003294 <HAL_RCC_GetPCLK2Freq+0x24>)
 800327c:	689b      	ldr	r3, [r3, #8]
 800327e:	0adb      	lsrs	r3, r3, #11
 8003280:	f003 0307 	and.w	r3, r3, #7
 8003284:	4904      	ldr	r1, [pc, #16]	@ (8003298 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003286:	5ccb      	ldrb	r3, [r1, r3]
 8003288:	f003 031f 	and.w	r3, r3, #31
 800328c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003290:	4618      	mov	r0, r3
 8003292:	bd80      	pop	{r7, pc}
 8003294:	40021000 	.word	0x40021000
 8003298:	0800a65c 	.word	0x0800a65c

0800329c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b086      	sub	sp, #24
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80032a4:	2300      	movs	r3, #0
 80032a6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80032a8:	4b2a      	ldr	r3, [pc, #168]	@ (8003354 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80032aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d003      	beq.n	80032bc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80032b4:	f7ff f9ee 	bl	8002694 <HAL_PWREx_GetVoltageRange>
 80032b8:	6178      	str	r0, [r7, #20]
 80032ba:	e014      	b.n	80032e6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80032bc:	4b25      	ldr	r3, [pc, #148]	@ (8003354 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80032be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032c0:	4a24      	ldr	r2, [pc, #144]	@ (8003354 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80032c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80032c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80032c8:	4b22      	ldr	r3, [pc, #136]	@ (8003354 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80032ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032d0:	60fb      	str	r3, [r7, #12]
 80032d2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80032d4:	f7ff f9de 	bl	8002694 <HAL_PWREx_GetVoltageRange>
 80032d8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80032da:	4b1e      	ldr	r3, [pc, #120]	@ (8003354 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80032dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032de:	4a1d      	ldr	r2, [pc, #116]	@ (8003354 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80032e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80032e4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80032ec:	d10b      	bne.n	8003306 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2b80      	cmp	r3, #128	@ 0x80
 80032f2:	d919      	bls.n	8003328 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2ba0      	cmp	r3, #160	@ 0xa0
 80032f8:	d902      	bls.n	8003300 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80032fa:	2302      	movs	r3, #2
 80032fc:	613b      	str	r3, [r7, #16]
 80032fe:	e013      	b.n	8003328 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003300:	2301      	movs	r3, #1
 8003302:	613b      	str	r3, [r7, #16]
 8003304:	e010      	b.n	8003328 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2b80      	cmp	r3, #128	@ 0x80
 800330a:	d902      	bls.n	8003312 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800330c:	2303      	movs	r3, #3
 800330e:	613b      	str	r3, [r7, #16]
 8003310:	e00a      	b.n	8003328 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2b80      	cmp	r3, #128	@ 0x80
 8003316:	d102      	bne.n	800331e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003318:	2302      	movs	r3, #2
 800331a:	613b      	str	r3, [r7, #16]
 800331c:	e004      	b.n	8003328 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2b70      	cmp	r3, #112	@ 0x70
 8003322:	d101      	bne.n	8003328 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003324:	2301      	movs	r3, #1
 8003326:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003328:	4b0b      	ldr	r3, [pc, #44]	@ (8003358 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f023 0207 	bic.w	r2, r3, #7
 8003330:	4909      	ldr	r1, [pc, #36]	@ (8003358 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003332:	693b      	ldr	r3, [r7, #16]
 8003334:	4313      	orrs	r3, r2
 8003336:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003338:	4b07      	ldr	r3, [pc, #28]	@ (8003358 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f003 0307 	and.w	r3, r3, #7
 8003340:	693a      	ldr	r2, [r7, #16]
 8003342:	429a      	cmp	r2, r3
 8003344:	d001      	beq.n	800334a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	e000      	b.n	800334c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800334a:	2300      	movs	r3, #0
}
 800334c:	4618      	mov	r0, r3
 800334e:	3718      	adds	r7, #24
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}
 8003354:	40021000 	.word	0x40021000
 8003358:	40022000 	.word	0x40022000

0800335c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b086      	sub	sp, #24
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003364:	2300      	movs	r3, #0
 8003366:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003368:	2300      	movs	r3, #0
 800336a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003374:	2b00      	cmp	r3, #0
 8003376:	d041      	beq.n	80033fc <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800337c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003380:	d02a      	beq.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003382:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003386:	d824      	bhi.n	80033d2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003388:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800338c:	d008      	beq.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800338e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003392:	d81e      	bhi.n	80033d2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003394:	2b00      	cmp	r3, #0
 8003396:	d00a      	beq.n	80033ae <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003398:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800339c:	d010      	beq.n	80033c0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800339e:	e018      	b.n	80033d2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80033a0:	4b86      	ldr	r3, [pc, #536]	@ (80035bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033a2:	68db      	ldr	r3, [r3, #12]
 80033a4:	4a85      	ldr	r2, [pc, #532]	@ (80035bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033aa:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80033ac:	e015      	b.n	80033da <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	3304      	adds	r3, #4
 80033b2:	2100      	movs	r1, #0
 80033b4:	4618      	mov	r0, r3
 80033b6:	f000 fabb 	bl	8003930 <RCCEx_PLLSAI1_Config>
 80033ba:	4603      	mov	r3, r0
 80033bc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80033be:	e00c      	b.n	80033da <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	3320      	adds	r3, #32
 80033c4:	2100      	movs	r1, #0
 80033c6:	4618      	mov	r0, r3
 80033c8:	f000 fba6 	bl	8003b18 <RCCEx_PLLSAI2_Config>
 80033cc:	4603      	mov	r3, r0
 80033ce:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80033d0:	e003      	b.n	80033da <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
 80033d4:	74fb      	strb	r3, [r7, #19]
      break;
 80033d6:	e000      	b.n	80033da <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80033d8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80033da:	7cfb      	ldrb	r3, [r7, #19]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d10b      	bne.n	80033f8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80033e0:	4b76      	ldr	r3, [pc, #472]	@ (80035bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033e6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80033ee:	4973      	ldr	r1, [pc, #460]	@ (80035bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033f0:	4313      	orrs	r3, r2
 80033f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80033f6:	e001      	b.n	80033fc <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033f8:	7cfb      	ldrb	r3, [r7, #19]
 80033fa:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003404:	2b00      	cmp	r3, #0
 8003406:	d041      	beq.n	800348c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800340c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003410:	d02a      	beq.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003412:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003416:	d824      	bhi.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003418:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800341c:	d008      	beq.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800341e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003422:	d81e      	bhi.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003424:	2b00      	cmp	r3, #0
 8003426:	d00a      	beq.n	800343e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003428:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800342c:	d010      	beq.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800342e:	e018      	b.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003430:	4b62      	ldr	r3, [pc, #392]	@ (80035bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003432:	68db      	ldr	r3, [r3, #12]
 8003434:	4a61      	ldr	r2, [pc, #388]	@ (80035bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003436:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800343a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800343c:	e015      	b.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	3304      	adds	r3, #4
 8003442:	2100      	movs	r1, #0
 8003444:	4618      	mov	r0, r3
 8003446:	f000 fa73 	bl	8003930 <RCCEx_PLLSAI1_Config>
 800344a:	4603      	mov	r3, r0
 800344c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800344e:	e00c      	b.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	3320      	adds	r3, #32
 8003454:	2100      	movs	r1, #0
 8003456:	4618      	mov	r0, r3
 8003458:	f000 fb5e 	bl	8003b18 <RCCEx_PLLSAI2_Config>
 800345c:	4603      	mov	r3, r0
 800345e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003460:	e003      	b.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	74fb      	strb	r3, [r7, #19]
      break;
 8003466:	e000      	b.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003468:	bf00      	nop
    }

    if(ret == HAL_OK)
 800346a:	7cfb      	ldrb	r3, [r7, #19]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d10b      	bne.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003470:	4b52      	ldr	r3, [pc, #328]	@ (80035bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003472:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003476:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800347e:	494f      	ldr	r1, [pc, #316]	@ (80035bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003480:	4313      	orrs	r3, r2
 8003482:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003486:	e001      	b.n	800348c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003488:	7cfb      	ldrb	r3, [r7, #19]
 800348a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003494:	2b00      	cmp	r3, #0
 8003496:	f000 80a0 	beq.w	80035da <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800349a:	2300      	movs	r3, #0
 800349c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800349e:	4b47      	ldr	r3, [pc, #284]	@ (80035bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d101      	bne.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0x152>
 80034aa:	2301      	movs	r3, #1
 80034ac:	e000      	b.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80034ae:	2300      	movs	r3, #0
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d00d      	beq.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034b4:	4b41      	ldr	r3, [pc, #260]	@ (80035bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034b8:	4a40      	ldr	r2, [pc, #256]	@ (80035bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034be:	6593      	str	r3, [r2, #88]	@ 0x58
 80034c0:	4b3e      	ldr	r3, [pc, #248]	@ (80035bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034c8:	60bb      	str	r3, [r7, #8]
 80034ca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034cc:	2301      	movs	r3, #1
 80034ce:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80034d0:	4b3b      	ldr	r3, [pc, #236]	@ (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a3a      	ldr	r2, [pc, #232]	@ (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80034d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034da:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80034dc:	f7fe fdd6 	bl	800208c <HAL_GetTick>
 80034e0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80034e2:	e009      	b.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034e4:	f7fe fdd2 	bl	800208c <HAL_GetTick>
 80034e8:	4602      	mov	r2, r0
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	1ad3      	subs	r3, r2, r3
 80034ee:	2b02      	cmp	r3, #2
 80034f0:	d902      	bls.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80034f2:	2303      	movs	r3, #3
 80034f4:	74fb      	strb	r3, [r7, #19]
        break;
 80034f6:	e005      	b.n	8003504 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80034f8:	4b31      	ldr	r3, [pc, #196]	@ (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003500:	2b00      	cmp	r3, #0
 8003502:	d0ef      	beq.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003504:	7cfb      	ldrb	r3, [r7, #19]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d15c      	bne.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800350a:	4b2c      	ldr	r3, [pc, #176]	@ (80035bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800350c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003510:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003514:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d01f      	beq.n	800355c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003522:	697a      	ldr	r2, [r7, #20]
 8003524:	429a      	cmp	r2, r3
 8003526:	d019      	beq.n	800355c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003528:	4b24      	ldr	r3, [pc, #144]	@ (80035bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800352a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800352e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003532:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003534:	4b21      	ldr	r3, [pc, #132]	@ (80035bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003536:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800353a:	4a20      	ldr	r2, [pc, #128]	@ (80035bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800353c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003540:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003544:	4b1d      	ldr	r3, [pc, #116]	@ (80035bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003546:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800354a:	4a1c      	ldr	r2, [pc, #112]	@ (80035bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800354c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003550:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003554:	4a19      	ldr	r2, [pc, #100]	@ (80035bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003556:	697b      	ldr	r3, [r7, #20]
 8003558:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800355c:	697b      	ldr	r3, [r7, #20]
 800355e:	f003 0301 	and.w	r3, r3, #1
 8003562:	2b00      	cmp	r3, #0
 8003564:	d016      	beq.n	8003594 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003566:	f7fe fd91 	bl	800208c <HAL_GetTick>
 800356a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800356c:	e00b      	b.n	8003586 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800356e:	f7fe fd8d 	bl	800208c <HAL_GetTick>
 8003572:	4602      	mov	r2, r0
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	1ad3      	subs	r3, r2, r3
 8003578:	f241 3288 	movw	r2, #5000	@ 0x1388
 800357c:	4293      	cmp	r3, r2
 800357e:	d902      	bls.n	8003586 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003580:	2303      	movs	r3, #3
 8003582:	74fb      	strb	r3, [r7, #19]
            break;
 8003584:	e006      	b.n	8003594 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003586:	4b0d      	ldr	r3, [pc, #52]	@ (80035bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003588:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800358c:	f003 0302 	and.w	r3, r3, #2
 8003590:	2b00      	cmp	r3, #0
 8003592:	d0ec      	beq.n	800356e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003594:	7cfb      	ldrb	r3, [r7, #19]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d10c      	bne.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800359a:	4b08      	ldr	r3, [pc, #32]	@ (80035bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800359c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035a0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80035aa:	4904      	ldr	r1, [pc, #16]	@ (80035bc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035ac:	4313      	orrs	r3, r2
 80035ae:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80035b2:	e009      	b.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80035b4:	7cfb      	ldrb	r3, [r7, #19]
 80035b6:	74bb      	strb	r3, [r7, #18]
 80035b8:	e006      	b.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80035ba:	bf00      	nop
 80035bc:	40021000 	.word	0x40021000
 80035c0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035c4:	7cfb      	ldrb	r3, [r7, #19]
 80035c6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80035c8:	7c7b      	ldrb	r3, [r7, #17]
 80035ca:	2b01      	cmp	r3, #1
 80035cc:	d105      	bne.n	80035da <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035ce:	4b9e      	ldr	r3, [pc, #632]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035d2:	4a9d      	ldr	r2, [pc, #628]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80035d8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f003 0301 	and.w	r3, r3, #1
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d00a      	beq.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80035e6:	4b98      	ldr	r3, [pc, #608]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035ec:	f023 0203 	bic.w	r2, r3, #3
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035f4:	4994      	ldr	r1, [pc, #592]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035f6:	4313      	orrs	r3, r2
 80035f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f003 0302 	and.w	r3, r3, #2
 8003604:	2b00      	cmp	r3, #0
 8003606:	d00a      	beq.n	800361e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003608:	4b8f      	ldr	r3, [pc, #572]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800360a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800360e:	f023 020c 	bic.w	r2, r3, #12
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003616:	498c      	ldr	r1, [pc, #560]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003618:	4313      	orrs	r3, r2
 800361a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f003 0304 	and.w	r3, r3, #4
 8003626:	2b00      	cmp	r3, #0
 8003628:	d00a      	beq.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800362a:	4b87      	ldr	r3, [pc, #540]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800362c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003630:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003638:	4983      	ldr	r1, [pc, #524]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800363a:	4313      	orrs	r3, r2
 800363c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f003 0308 	and.w	r3, r3, #8
 8003648:	2b00      	cmp	r3, #0
 800364a:	d00a      	beq.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800364c:	4b7e      	ldr	r3, [pc, #504]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800364e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003652:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800365a:	497b      	ldr	r1, [pc, #492]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800365c:	4313      	orrs	r3, r2
 800365e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f003 0310 	and.w	r3, r3, #16
 800366a:	2b00      	cmp	r3, #0
 800366c:	d00a      	beq.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800366e:	4b76      	ldr	r3, [pc, #472]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003670:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003674:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800367c:	4972      	ldr	r1, [pc, #456]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800367e:	4313      	orrs	r3, r2
 8003680:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f003 0320 	and.w	r3, r3, #32
 800368c:	2b00      	cmp	r3, #0
 800368e:	d00a      	beq.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003690:	4b6d      	ldr	r3, [pc, #436]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003692:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003696:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800369e:	496a      	ldr	r1, [pc, #424]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036a0:	4313      	orrs	r3, r2
 80036a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d00a      	beq.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80036b2:	4b65      	ldr	r3, [pc, #404]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036b8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036c0:	4961      	ldr	r1, [pc, #388]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036c2:	4313      	orrs	r3, r2
 80036c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d00a      	beq.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80036d4:	4b5c      	ldr	r3, [pc, #368]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036da:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036e2:	4959      	ldr	r1, [pc, #356]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036e4:	4313      	orrs	r3, r2
 80036e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d00a      	beq.n	800370c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80036f6:	4b54      	ldr	r3, [pc, #336]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036fc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003704:	4950      	ldr	r1, [pc, #320]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003706:	4313      	orrs	r3, r2
 8003708:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003714:	2b00      	cmp	r3, #0
 8003716:	d00a      	beq.n	800372e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003718:	4b4b      	ldr	r3, [pc, #300]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800371a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800371e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003726:	4948      	ldr	r1, [pc, #288]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003728:	4313      	orrs	r3, r2
 800372a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003736:	2b00      	cmp	r3, #0
 8003738:	d00a      	beq.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800373a:	4b43      	ldr	r3, [pc, #268]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800373c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003740:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003748:	493f      	ldr	r1, [pc, #252]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800374a:	4313      	orrs	r3, r2
 800374c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003758:	2b00      	cmp	r3, #0
 800375a:	d028      	beq.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800375c:	4b3a      	ldr	r3, [pc, #232]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800375e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003762:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800376a:	4937      	ldr	r1, [pc, #220]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800376c:	4313      	orrs	r3, r2
 800376e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003776:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800377a:	d106      	bne.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800377c:	4b32      	ldr	r3, [pc, #200]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800377e:	68db      	ldr	r3, [r3, #12]
 8003780:	4a31      	ldr	r2, [pc, #196]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003782:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003786:	60d3      	str	r3, [r2, #12]
 8003788:	e011      	b.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800378e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003792:	d10c      	bne.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	3304      	adds	r3, #4
 8003798:	2101      	movs	r1, #1
 800379a:	4618      	mov	r0, r3
 800379c:	f000 f8c8 	bl	8003930 <RCCEx_PLLSAI1_Config>
 80037a0:	4603      	mov	r3, r0
 80037a2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80037a4:	7cfb      	ldrb	r3, [r7, #19]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d001      	beq.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80037aa:	7cfb      	ldrb	r3, [r7, #19]
 80037ac:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d028      	beq.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80037ba:	4b23      	ldr	r3, [pc, #140]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037c0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037c8:	491f      	ldr	r1, [pc, #124]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037ca:	4313      	orrs	r3, r2
 80037cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037d4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80037d8:	d106      	bne.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80037da:	4b1b      	ldr	r3, [pc, #108]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037dc:	68db      	ldr	r3, [r3, #12]
 80037de:	4a1a      	ldr	r2, [pc, #104]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037e0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80037e4:	60d3      	str	r3, [r2, #12]
 80037e6:	e011      	b.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037ec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80037f0:	d10c      	bne.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	3304      	adds	r3, #4
 80037f6:	2101      	movs	r1, #1
 80037f8:	4618      	mov	r0, r3
 80037fa:	f000 f899 	bl	8003930 <RCCEx_PLLSAI1_Config>
 80037fe:	4603      	mov	r3, r0
 8003800:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003802:	7cfb      	ldrb	r3, [r7, #19]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d001      	beq.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003808:	7cfb      	ldrb	r3, [r7, #19]
 800380a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003814:	2b00      	cmp	r3, #0
 8003816:	d02b      	beq.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003818:	4b0b      	ldr	r3, [pc, #44]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800381a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800381e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003826:	4908      	ldr	r1, [pc, #32]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003828:	4313      	orrs	r3, r2
 800382a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003832:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003836:	d109      	bne.n	800384c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003838:	4b03      	ldr	r3, [pc, #12]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800383a:	68db      	ldr	r3, [r3, #12]
 800383c:	4a02      	ldr	r2, [pc, #8]	@ (8003848 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800383e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003842:	60d3      	str	r3, [r2, #12]
 8003844:	e014      	b.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003846:	bf00      	nop
 8003848:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003850:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003854:	d10c      	bne.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	3304      	adds	r3, #4
 800385a:	2101      	movs	r1, #1
 800385c:	4618      	mov	r0, r3
 800385e:	f000 f867 	bl	8003930 <RCCEx_PLLSAI1_Config>
 8003862:	4603      	mov	r3, r0
 8003864:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003866:	7cfb      	ldrb	r3, [r7, #19]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d001      	beq.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800386c:	7cfb      	ldrb	r3, [r7, #19]
 800386e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003878:	2b00      	cmp	r3, #0
 800387a:	d02f      	beq.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800387c:	4b2b      	ldr	r3, [pc, #172]	@ (800392c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800387e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003882:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800388a:	4928      	ldr	r1, [pc, #160]	@ (800392c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800388c:	4313      	orrs	r3, r2
 800388e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003896:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800389a:	d10d      	bne.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	3304      	adds	r3, #4
 80038a0:	2102      	movs	r1, #2
 80038a2:	4618      	mov	r0, r3
 80038a4:	f000 f844 	bl	8003930 <RCCEx_PLLSAI1_Config>
 80038a8:	4603      	mov	r3, r0
 80038aa:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80038ac:	7cfb      	ldrb	r3, [r7, #19]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d014      	beq.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80038b2:	7cfb      	ldrb	r3, [r7, #19]
 80038b4:	74bb      	strb	r3, [r7, #18]
 80038b6:	e011      	b.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80038bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80038c0:	d10c      	bne.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	3320      	adds	r3, #32
 80038c6:	2102      	movs	r1, #2
 80038c8:	4618      	mov	r0, r3
 80038ca:	f000 f925 	bl	8003b18 <RCCEx_PLLSAI2_Config>
 80038ce:	4603      	mov	r3, r0
 80038d0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80038d2:	7cfb      	ldrb	r3, [r7, #19]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d001      	beq.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80038d8:	7cfb      	ldrb	r3, [r7, #19]
 80038da:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d00a      	beq.n	80038fe <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80038e8:	4b10      	ldr	r3, [pc, #64]	@ (800392c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80038ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038ee:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80038f6:	490d      	ldr	r1, [pc, #52]	@ (800392c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80038f8:	4313      	orrs	r3, r2
 80038fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003906:	2b00      	cmp	r3, #0
 8003908:	d00b      	beq.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800390a:	4b08      	ldr	r3, [pc, #32]	@ (800392c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800390c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003910:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800391a:	4904      	ldr	r1, [pc, #16]	@ (800392c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800391c:	4313      	orrs	r3, r2
 800391e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003922:	7cbb      	ldrb	r3, [r7, #18]
}
 8003924:	4618      	mov	r0, r3
 8003926:	3718      	adds	r7, #24
 8003928:	46bd      	mov	sp, r7
 800392a:	bd80      	pop	{r7, pc}
 800392c:	40021000 	.word	0x40021000

08003930 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b084      	sub	sp, #16
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
 8003938:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800393a:	2300      	movs	r3, #0
 800393c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800393e:	4b75      	ldr	r3, [pc, #468]	@ (8003b14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003940:	68db      	ldr	r3, [r3, #12]
 8003942:	f003 0303 	and.w	r3, r3, #3
 8003946:	2b00      	cmp	r3, #0
 8003948:	d018      	beq.n	800397c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800394a:	4b72      	ldr	r3, [pc, #456]	@ (8003b14 <RCCEx_PLLSAI1_Config+0x1e4>)
 800394c:	68db      	ldr	r3, [r3, #12]
 800394e:	f003 0203 	and.w	r2, r3, #3
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	429a      	cmp	r2, r3
 8003958:	d10d      	bne.n	8003976 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
       ||
 800395e:	2b00      	cmp	r3, #0
 8003960:	d009      	beq.n	8003976 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003962:	4b6c      	ldr	r3, [pc, #432]	@ (8003b14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003964:	68db      	ldr	r3, [r3, #12]
 8003966:	091b      	lsrs	r3, r3, #4
 8003968:	f003 0307 	and.w	r3, r3, #7
 800396c:	1c5a      	adds	r2, r3, #1
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	685b      	ldr	r3, [r3, #4]
       ||
 8003972:	429a      	cmp	r2, r3
 8003974:	d047      	beq.n	8003a06 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	73fb      	strb	r3, [r7, #15]
 800397a:	e044      	b.n	8003a06 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	2b03      	cmp	r3, #3
 8003982:	d018      	beq.n	80039b6 <RCCEx_PLLSAI1_Config+0x86>
 8003984:	2b03      	cmp	r3, #3
 8003986:	d825      	bhi.n	80039d4 <RCCEx_PLLSAI1_Config+0xa4>
 8003988:	2b01      	cmp	r3, #1
 800398a:	d002      	beq.n	8003992 <RCCEx_PLLSAI1_Config+0x62>
 800398c:	2b02      	cmp	r3, #2
 800398e:	d009      	beq.n	80039a4 <RCCEx_PLLSAI1_Config+0x74>
 8003990:	e020      	b.n	80039d4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003992:	4b60      	ldr	r3, [pc, #384]	@ (8003b14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f003 0302 	and.w	r3, r3, #2
 800399a:	2b00      	cmp	r3, #0
 800399c:	d11d      	bne.n	80039da <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039a2:	e01a      	b.n	80039da <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80039a4:	4b5b      	ldr	r3, [pc, #364]	@ (8003b14 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d116      	bne.n	80039de <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039b4:	e013      	b.n	80039de <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80039b6:	4b57      	ldr	r3, [pc, #348]	@ (8003b14 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d10f      	bne.n	80039e2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80039c2:	4b54      	ldr	r3, [pc, #336]	@ (8003b14 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d109      	bne.n	80039e2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80039d2:	e006      	b.n	80039e2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80039d4:	2301      	movs	r3, #1
 80039d6:	73fb      	strb	r3, [r7, #15]
      break;
 80039d8:	e004      	b.n	80039e4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80039da:	bf00      	nop
 80039dc:	e002      	b.n	80039e4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80039de:	bf00      	nop
 80039e0:	e000      	b.n	80039e4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80039e2:	bf00      	nop
    }

    if(status == HAL_OK)
 80039e4:	7bfb      	ldrb	r3, [r7, #15]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d10d      	bne.n	8003a06 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80039ea:	4b4a      	ldr	r3, [pc, #296]	@ (8003b14 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039ec:	68db      	ldr	r3, [r3, #12]
 80039ee:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6819      	ldr	r1, [r3, #0]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	3b01      	subs	r3, #1
 80039fc:	011b      	lsls	r3, r3, #4
 80039fe:	430b      	orrs	r3, r1
 8003a00:	4944      	ldr	r1, [pc, #272]	@ (8003b14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a02:	4313      	orrs	r3, r2
 8003a04:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003a06:	7bfb      	ldrb	r3, [r7, #15]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d17d      	bne.n	8003b08 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003a0c:	4b41      	ldr	r3, [pc, #260]	@ (8003b14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a40      	ldr	r2, [pc, #256]	@ (8003b14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a12:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003a16:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a18:	f7fe fb38 	bl	800208c <HAL_GetTick>
 8003a1c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003a1e:	e009      	b.n	8003a34 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003a20:	f7fe fb34 	bl	800208c <HAL_GetTick>
 8003a24:	4602      	mov	r2, r0
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	1ad3      	subs	r3, r2, r3
 8003a2a:	2b02      	cmp	r3, #2
 8003a2c:	d902      	bls.n	8003a34 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003a2e:	2303      	movs	r3, #3
 8003a30:	73fb      	strb	r3, [r7, #15]
        break;
 8003a32:	e005      	b.n	8003a40 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003a34:	4b37      	ldr	r3, [pc, #220]	@ (8003b14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d1ef      	bne.n	8003a20 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003a40:	7bfb      	ldrb	r3, [r7, #15]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d160      	bne.n	8003b08 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d111      	bne.n	8003a70 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003a4c:	4b31      	ldr	r3, [pc, #196]	@ (8003b14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a4e:	691b      	ldr	r3, [r3, #16]
 8003a50:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003a54:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a58:	687a      	ldr	r2, [r7, #4]
 8003a5a:	6892      	ldr	r2, [r2, #8]
 8003a5c:	0211      	lsls	r1, r2, #8
 8003a5e:	687a      	ldr	r2, [r7, #4]
 8003a60:	68d2      	ldr	r2, [r2, #12]
 8003a62:	0912      	lsrs	r2, r2, #4
 8003a64:	0452      	lsls	r2, r2, #17
 8003a66:	430a      	orrs	r2, r1
 8003a68:	492a      	ldr	r1, [pc, #168]	@ (8003b14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	610b      	str	r3, [r1, #16]
 8003a6e:	e027      	b.n	8003ac0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	2b01      	cmp	r3, #1
 8003a74:	d112      	bne.n	8003a9c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003a76:	4b27      	ldr	r3, [pc, #156]	@ (8003b14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a78:	691b      	ldr	r3, [r3, #16]
 8003a7a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003a7e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003a82:	687a      	ldr	r2, [r7, #4]
 8003a84:	6892      	ldr	r2, [r2, #8]
 8003a86:	0211      	lsls	r1, r2, #8
 8003a88:	687a      	ldr	r2, [r7, #4]
 8003a8a:	6912      	ldr	r2, [r2, #16]
 8003a8c:	0852      	lsrs	r2, r2, #1
 8003a8e:	3a01      	subs	r2, #1
 8003a90:	0552      	lsls	r2, r2, #21
 8003a92:	430a      	orrs	r2, r1
 8003a94:	491f      	ldr	r1, [pc, #124]	@ (8003b14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a96:	4313      	orrs	r3, r2
 8003a98:	610b      	str	r3, [r1, #16]
 8003a9a:	e011      	b.n	8003ac0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003a9c:	4b1d      	ldr	r3, [pc, #116]	@ (8003b14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a9e:	691b      	ldr	r3, [r3, #16]
 8003aa0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003aa4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003aa8:	687a      	ldr	r2, [r7, #4]
 8003aaa:	6892      	ldr	r2, [r2, #8]
 8003aac:	0211      	lsls	r1, r2, #8
 8003aae:	687a      	ldr	r2, [r7, #4]
 8003ab0:	6952      	ldr	r2, [r2, #20]
 8003ab2:	0852      	lsrs	r2, r2, #1
 8003ab4:	3a01      	subs	r2, #1
 8003ab6:	0652      	lsls	r2, r2, #25
 8003ab8:	430a      	orrs	r2, r1
 8003aba:	4916      	ldr	r1, [pc, #88]	@ (8003b14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003abc:	4313      	orrs	r3, r2
 8003abe:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003ac0:	4b14      	ldr	r3, [pc, #80]	@ (8003b14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4a13      	ldr	r2, [pc, #76]	@ (8003b14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ac6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003aca:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003acc:	f7fe fade 	bl	800208c <HAL_GetTick>
 8003ad0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003ad2:	e009      	b.n	8003ae8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003ad4:	f7fe fada 	bl	800208c <HAL_GetTick>
 8003ad8:	4602      	mov	r2, r0
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	1ad3      	subs	r3, r2, r3
 8003ade:	2b02      	cmp	r3, #2
 8003ae0:	d902      	bls.n	8003ae8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003ae2:	2303      	movs	r3, #3
 8003ae4:	73fb      	strb	r3, [r7, #15]
          break;
 8003ae6:	e005      	b.n	8003af4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003ae8:	4b0a      	ldr	r3, [pc, #40]	@ (8003b14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d0ef      	beq.n	8003ad4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003af4:	7bfb      	ldrb	r3, [r7, #15]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d106      	bne.n	8003b08 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003afa:	4b06      	ldr	r3, [pc, #24]	@ (8003b14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003afc:	691a      	ldr	r2, [r3, #16]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	699b      	ldr	r3, [r3, #24]
 8003b02:	4904      	ldr	r1, [pc, #16]	@ (8003b14 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b04:	4313      	orrs	r3, r2
 8003b06:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003b08:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	3710      	adds	r7, #16
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	bd80      	pop	{r7, pc}
 8003b12:	bf00      	nop
 8003b14:	40021000 	.word	0x40021000

08003b18 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b084      	sub	sp, #16
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
 8003b20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003b22:	2300      	movs	r3, #0
 8003b24:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003b26:	4b6a      	ldr	r3, [pc, #424]	@ (8003cd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b28:	68db      	ldr	r3, [r3, #12]
 8003b2a:	f003 0303 	and.w	r3, r3, #3
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d018      	beq.n	8003b64 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003b32:	4b67      	ldr	r3, [pc, #412]	@ (8003cd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b34:	68db      	ldr	r3, [r3, #12]
 8003b36:	f003 0203 	and.w	r2, r3, #3
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	429a      	cmp	r2, r3
 8003b40:	d10d      	bne.n	8003b5e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
       ||
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d009      	beq.n	8003b5e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003b4a:	4b61      	ldr	r3, [pc, #388]	@ (8003cd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b4c:	68db      	ldr	r3, [r3, #12]
 8003b4e:	091b      	lsrs	r3, r3, #4
 8003b50:	f003 0307 	and.w	r3, r3, #7
 8003b54:	1c5a      	adds	r2, r3, #1
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	685b      	ldr	r3, [r3, #4]
       ||
 8003b5a:	429a      	cmp	r2, r3
 8003b5c:	d047      	beq.n	8003bee <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	73fb      	strb	r3, [r7, #15]
 8003b62:	e044      	b.n	8003bee <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	2b03      	cmp	r3, #3
 8003b6a:	d018      	beq.n	8003b9e <RCCEx_PLLSAI2_Config+0x86>
 8003b6c:	2b03      	cmp	r3, #3
 8003b6e:	d825      	bhi.n	8003bbc <RCCEx_PLLSAI2_Config+0xa4>
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d002      	beq.n	8003b7a <RCCEx_PLLSAI2_Config+0x62>
 8003b74:	2b02      	cmp	r3, #2
 8003b76:	d009      	beq.n	8003b8c <RCCEx_PLLSAI2_Config+0x74>
 8003b78:	e020      	b.n	8003bbc <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003b7a:	4b55      	ldr	r3, [pc, #340]	@ (8003cd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f003 0302 	and.w	r3, r3, #2
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d11d      	bne.n	8003bc2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
 8003b88:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b8a:	e01a      	b.n	8003bc2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003b8c:	4b50      	ldr	r3, [pc, #320]	@ (8003cd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d116      	bne.n	8003bc6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b9c:	e013      	b.n	8003bc6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003b9e:	4b4c      	ldr	r3, [pc, #304]	@ (8003cd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d10f      	bne.n	8003bca <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003baa:	4b49      	ldr	r3, [pc, #292]	@ (8003cd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d109      	bne.n	8003bca <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003bba:	e006      	b.n	8003bca <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	73fb      	strb	r3, [r7, #15]
      break;
 8003bc0:	e004      	b.n	8003bcc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003bc2:	bf00      	nop
 8003bc4:	e002      	b.n	8003bcc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003bc6:	bf00      	nop
 8003bc8:	e000      	b.n	8003bcc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003bca:	bf00      	nop
    }

    if(status == HAL_OK)
 8003bcc:	7bfb      	ldrb	r3, [r7, #15]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d10d      	bne.n	8003bee <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003bd2:	4b3f      	ldr	r3, [pc, #252]	@ (8003cd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bd4:	68db      	ldr	r3, [r3, #12]
 8003bd6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6819      	ldr	r1, [r3, #0]
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	3b01      	subs	r3, #1
 8003be4:	011b      	lsls	r3, r3, #4
 8003be6:	430b      	orrs	r3, r1
 8003be8:	4939      	ldr	r1, [pc, #228]	@ (8003cd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bea:	4313      	orrs	r3, r2
 8003bec:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003bee:	7bfb      	ldrb	r3, [r7, #15]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d167      	bne.n	8003cc4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003bf4:	4b36      	ldr	r3, [pc, #216]	@ (8003cd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a35      	ldr	r2, [pc, #212]	@ (8003cd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bfa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003bfe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c00:	f7fe fa44 	bl	800208c <HAL_GetTick>
 8003c04:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003c06:	e009      	b.n	8003c1c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003c08:	f7fe fa40 	bl	800208c <HAL_GetTick>
 8003c0c:	4602      	mov	r2, r0
 8003c0e:	68bb      	ldr	r3, [r7, #8]
 8003c10:	1ad3      	subs	r3, r2, r3
 8003c12:	2b02      	cmp	r3, #2
 8003c14:	d902      	bls.n	8003c1c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003c16:	2303      	movs	r3, #3
 8003c18:	73fb      	strb	r3, [r7, #15]
        break;
 8003c1a:	e005      	b.n	8003c28 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003c1c:	4b2c      	ldr	r3, [pc, #176]	@ (8003cd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d1ef      	bne.n	8003c08 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003c28:	7bfb      	ldrb	r3, [r7, #15]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d14a      	bne.n	8003cc4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d111      	bne.n	8003c58 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003c34:	4b26      	ldr	r3, [pc, #152]	@ (8003cd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c36:	695b      	ldr	r3, [r3, #20]
 8003c38:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003c3c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c40:	687a      	ldr	r2, [r7, #4]
 8003c42:	6892      	ldr	r2, [r2, #8]
 8003c44:	0211      	lsls	r1, r2, #8
 8003c46:	687a      	ldr	r2, [r7, #4]
 8003c48:	68d2      	ldr	r2, [r2, #12]
 8003c4a:	0912      	lsrs	r2, r2, #4
 8003c4c:	0452      	lsls	r2, r2, #17
 8003c4e:	430a      	orrs	r2, r1
 8003c50:	491f      	ldr	r1, [pc, #124]	@ (8003cd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c52:	4313      	orrs	r3, r2
 8003c54:	614b      	str	r3, [r1, #20]
 8003c56:	e011      	b.n	8003c7c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003c58:	4b1d      	ldr	r3, [pc, #116]	@ (8003cd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c5a:	695b      	ldr	r3, [r3, #20]
 8003c5c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003c60:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003c64:	687a      	ldr	r2, [r7, #4]
 8003c66:	6892      	ldr	r2, [r2, #8]
 8003c68:	0211      	lsls	r1, r2, #8
 8003c6a:	687a      	ldr	r2, [r7, #4]
 8003c6c:	6912      	ldr	r2, [r2, #16]
 8003c6e:	0852      	lsrs	r2, r2, #1
 8003c70:	3a01      	subs	r2, #1
 8003c72:	0652      	lsls	r2, r2, #25
 8003c74:	430a      	orrs	r2, r1
 8003c76:	4916      	ldr	r1, [pc, #88]	@ (8003cd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003c7c:	4b14      	ldr	r3, [pc, #80]	@ (8003cd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a13      	ldr	r2, [pc, #76]	@ (8003cd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c82:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c86:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c88:	f7fe fa00 	bl	800208c <HAL_GetTick>
 8003c8c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003c8e:	e009      	b.n	8003ca4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003c90:	f7fe f9fc 	bl	800208c <HAL_GetTick>
 8003c94:	4602      	mov	r2, r0
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	2b02      	cmp	r3, #2
 8003c9c:	d902      	bls.n	8003ca4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003c9e:	2303      	movs	r3, #3
 8003ca0:	73fb      	strb	r3, [r7, #15]
          break;
 8003ca2:	e005      	b.n	8003cb0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003ca4:	4b0a      	ldr	r3, [pc, #40]	@ (8003cd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d0ef      	beq.n	8003c90 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003cb0:	7bfb      	ldrb	r3, [r7, #15]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d106      	bne.n	8003cc4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003cb6:	4b06      	ldr	r3, [pc, #24]	@ (8003cd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cb8:	695a      	ldr	r2, [r3, #20]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	695b      	ldr	r3, [r3, #20]
 8003cbe:	4904      	ldr	r1, [pc, #16]	@ (8003cd0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003cc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	3710      	adds	r7, #16
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}
 8003cce:	bf00      	nop
 8003cd0:	40021000 	.word	0x40021000

08003cd4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b082      	sub	sp, #8
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d101      	bne.n	8003ce6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	e049      	b.n	8003d7a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cec:	b2db      	uxtb	r3, r3
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d106      	bne.n	8003d00 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003cfa:	6878      	ldr	r0, [r7, #4]
 8003cfc:	f7fd ffb6 	bl	8001c6c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2202      	movs	r2, #2
 8003d04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681a      	ldr	r2, [r3, #0]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	3304      	adds	r3, #4
 8003d10:	4619      	mov	r1, r3
 8003d12:	4610      	mov	r0, r2
 8003d14:	f000 fe46 	bl	80049a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2201      	movs	r2, #1
 8003d1c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2201      	movs	r2, #1
 8003d24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2201      	movs	r2, #1
 8003d2c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2201      	movs	r2, #1
 8003d34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2201      	movs	r2, #1
 8003d3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2201      	movs	r2, #1
 8003d44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2201      	movs	r2, #1
 8003d4c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2201      	movs	r2, #1
 8003d54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2201      	movs	r2, #1
 8003d5c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2201      	movs	r2, #1
 8003d64:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2201      	movs	r2, #1
 8003d6c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2201      	movs	r2, #1
 8003d74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003d78:	2300      	movs	r3, #0
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	3708      	adds	r7, #8
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}
	...

08003d84 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003d84:	b480      	push	{r7}
 8003d86:	b085      	sub	sp, #20
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d92:	b2db      	uxtb	r3, r3
 8003d94:	2b01      	cmp	r3, #1
 8003d96:	d001      	beq.n	8003d9c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	e04f      	b.n	8003e3c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2202      	movs	r2, #2
 8003da0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	68da      	ldr	r2, [r3, #12]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f042 0201 	orr.w	r2, r2, #1
 8003db2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a23      	ldr	r2, [pc, #140]	@ (8003e48 <HAL_TIM_Base_Start_IT+0xc4>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d01d      	beq.n	8003dfa <HAL_TIM_Base_Start_IT+0x76>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003dc6:	d018      	beq.n	8003dfa <HAL_TIM_Base_Start_IT+0x76>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a1f      	ldr	r2, [pc, #124]	@ (8003e4c <HAL_TIM_Base_Start_IT+0xc8>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d013      	beq.n	8003dfa <HAL_TIM_Base_Start_IT+0x76>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a1e      	ldr	r2, [pc, #120]	@ (8003e50 <HAL_TIM_Base_Start_IT+0xcc>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d00e      	beq.n	8003dfa <HAL_TIM_Base_Start_IT+0x76>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a1c      	ldr	r2, [pc, #112]	@ (8003e54 <HAL_TIM_Base_Start_IT+0xd0>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d009      	beq.n	8003dfa <HAL_TIM_Base_Start_IT+0x76>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4a1b      	ldr	r2, [pc, #108]	@ (8003e58 <HAL_TIM_Base_Start_IT+0xd4>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d004      	beq.n	8003dfa <HAL_TIM_Base_Start_IT+0x76>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a19      	ldr	r2, [pc, #100]	@ (8003e5c <HAL_TIM_Base_Start_IT+0xd8>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d115      	bne.n	8003e26 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	689a      	ldr	r2, [r3, #8]
 8003e00:	4b17      	ldr	r3, [pc, #92]	@ (8003e60 <HAL_TIM_Base_Start_IT+0xdc>)
 8003e02:	4013      	ands	r3, r2
 8003e04:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	2b06      	cmp	r3, #6
 8003e0a:	d015      	beq.n	8003e38 <HAL_TIM_Base_Start_IT+0xb4>
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e12:	d011      	beq.n	8003e38 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f042 0201 	orr.w	r2, r2, #1
 8003e22:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e24:	e008      	b.n	8003e38 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	681a      	ldr	r2, [r3, #0]
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f042 0201 	orr.w	r2, r2, #1
 8003e34:	601a      	str	r2, [r3, #0]
 8003e36:	e000      	b.n	8003e3a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e38:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003e3a:	2300      	movs	r3, #0
}
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	3714      	adds	r7, #20
 8003e40:	46bd      	mov	sp, r7
 8003e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e46:	4770      	bx	lr
 8003e48:	40012c00 	.word	0x40012c00
 8003e4c:	40000400 	.word	0x40000400
 8003e50:	40000800 	.word	0x40000800
 8003e54:	40000c00 	.word	0x40000c00
 8003e58:	40013400 	.word	0x40013400
 8003e5c:	40014000 	.word	0x40014000
 8003e60:	00010007 	.word	0x00010007

08003e64 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b082      	sub	sp, #8
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d101      	bne.n	8003e76 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003e72:	2301      	movs	r3, #1
 8003e74:	e049      	b.n	8003f0a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e7c:	b2db      	uxtb	r3, r3
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d106      	bne.n	8003e90 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2200      	movs	r2, #0
 8003e86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003e8a:	6878      	ldr	r0, [r7, #4]
 8003e8c:	f7fd ff80 	bl	8001d90 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2202      	movs	r2, #2
 8003e94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681a      	ldr	r2, [r3, #0]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	3304      	adds	r3, #4
 8003ea0:	4619      	mov	r1, r3
 8003ea2:	4610      	mov	r0, r2
 8003ea4:	f000 fd7e 	bl	80049a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2201      	movs	r2, #1
 8003eac:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2201      	movs	r2, #1
 8003eb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2201      	movs	r2, #1
 8003ebc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2201      	movs	r2, #1
 8003ec4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2201      	movs	r2, #1
 8003ecc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2201      	movs	r2, #1
 8003edc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2201      	movs	r2, #1
 8003eec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2201      	movs	r2, #1
 8003efc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2201      	movs	r2, #1
 8003f04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003f08:	2300      	movs	r3, #0
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	3708      	adds	r7, #8
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}
	...

08003f14 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b084      	sub	sp, #16
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
 8003f1c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d109      	bne.n	8003f38 <HAL_TIM_PWM_Start+0x24>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003f2a:	b2db      	uxtb	r3, r3
 8003f2c:	2b01      	cmp	r3, #1
 8003f2e:	bf14      	ite	ne
 8003f30:	2301      	movne	r3, #1
 8003f32:	2300      	moveq	r3, #0
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	e03c      	b.n	8003fb2 <HAL_TIM_PWM_Start+0x9e>
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	2b04      	cmp	r3, #4
 8003f3c:	d109      	bne.n	8003f52 <HAL_TIM_PWM_Start+0x3e>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003f44:	b2db      	uxtb	r3, r3
 8003f46:	2b01      	cmp	r3, #1
 8003f48:	bf14      	ite	ne
 8003f4a:	2301      	movne	r3, #1
 8003f4c:	2300      	moveq	r3, #0
 8003f4e:	b2db      	uxtb	r3, r3
 8003f50:	e02f      	b.n	8003fb2 <HAL_TIM_PWM_Start+0x9e>
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	2b08      	cmp	r3, #8
 8003f56:	d109      	bne.n	8003f6c <HAL_TIM_PWM_Start+0x58>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f5e:	b2db      	uxtb	r3, r3
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	bf14      	ite	ne
 8003f64:	2301      	movne	r3, #1
 8003f66:	2300      	moveq	r3, #0
 8003f68:	b2db      	uxtb	r3, r3
 8003f6a:	e022      	b.n	8003fb2 <HAL_TIM_PWM_Start+0x9e>
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	2b0c      	cmp	r3, #12
 8003f70:	d109      	bne.n	8003f86 <HAL_TIM_PWM_Start+0x72>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f78:	b2db      	uxtb	r3, r3
 8003f7a:	2b01      	cmp	r3, #1
 8003f7c:	bf14      	ite	ne
 8003f7e:	2301      	movne	r3, #1
 8003f80:	2300      	moveq	r3, #0
 8003f82:	b2db      	uxtb	r3, r3
 8003f84:	e015      	b.n	8003fb2 <HAL_TIM_PWM_Start+0x9e>
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	2b10      	cmp	r3, #16
 8003f8a:	d109      	bne.n	8003fa0 <HAL_TIM_PWM_Start+0x8c>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003f92:	b2db      	uxtb	r3, r3
 8003f94:	2b01      	cmp	r3, #1
 8003f96:	bf14      	ite	ne
 8003f98:	2301      	movne	r3, #1
 8003f9a:	2300      	moveq	r3, #0
 8003f9c:	b2db      	uxtb	r3, r3
 8003f9e:	e008      	b.n	8003fb2 <HAL_TIM_PWM_Start+0x9e>
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003fa6:	b2db      	uxtb	r3, r3
 8003fa8:	2b01      	cmp	r3, #1
 8003faa:	bf14      	ite	ne
 8003fac:	2301      	movne	r3, #1
 8003fae:	2300      	moveq	r3, #0
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d001      	beq.n	8003fba <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	e09c      	b.n	80040f4 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d104      	bne.n	8003fca <HAL_TIM_PWM_Start+0xb6>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2202      	movs	r2, #2
 8003fc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003fc8:	e023      	b.n	8004012 <HAL_TIM_PWM_Start+0xfe>
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	2b04      	cmp	r3, #4
 8003fce:	d104      	bne.n	8003fda <HAL_TIM_PWM_Start+0xc6>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2202      	movs	r2, #2
 8003fd4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003fd8:	e01b      	b.n	8004012 <HAL_TIM_PWM_Start+0xfe>
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	2b08      	cmp	r3, #8
 8003fde:	d104      	bne.n	8003fea <HAL_TIM_PWM_Start+0xd6>
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2202      	movs	r2, #2
 8003fe4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003fe8:	e013      	b.n	8004012 <HAL_TIM_PWM_Start+0xfe>
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	2b0c      	cmp	r3, #12
 8003fee:	d104      	bne.n	8003ffa <HAL_TIM_PWM_Start+0xe6>
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2202      	movs	r2, #2
 8003ff4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003ff8:	e00b      	b.n	8004012 <HAL_TIM_PWM_Start+0xfe>
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	2b10      	cmp	r3, #16
 8003ffe:	d104      	bne.n	800400a <HAL_TIM_PWM_Start+0xf6>
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2202      	movs	r2, #2
 8004004:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004008:	e003      	b.n	8004012 <HAL_TIM_PWM_Start+0xfe>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2202      	movs	r2, #2
 800400e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	2201      	movs	r2, #1
 8004018:	6839      	ldr	r1, [r7, #0]
 800401a:	4618      	mov	r0, r3
 800401c:	f001 f90f 	bl	800523e <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a35      	ldr	r2, [pc, #212]	@ (80040fc <HAL_TIM_PWM_Start+0x1e8>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d013      	beq.n	8004052 <HAL_TIM_PWM_Start+0x13e>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4a34      	ldr	r2, [pc, #208]	@ (8004100 <HAL_TIM_PWM_Start+0x1ec>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d00e      	beq.n	8004052 <HAL_TIM_PWM_Start+0x13e>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a32      	ldr	r2, [pc, #200]	@ (8004104 <HAL_TIM_PWM_Start+0x1f0>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d009      	beq.n	8004052 <HAL_TIM_PWM_Start+0x13e>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a31      	ldr	r2, [pc, #196]	@ (8004108 <HAL_TIM_PWM_Start+0x1f4>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d004      	beq.n	8004052 <HAL_TIM_PWM_Start+0x13e>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a2f      	ldr	r2, [pc, #188]	@ (800410c <HAL_TIM_PWM_Start+0x1f8>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d101      	bne.n	8004056 <HAL_TIM_PWM_Start+0x142>
 8004052:	2301      	movs	r3, #1
 8004054:	e000      	b.n	8004058 <HAL_TIM_PWM_Start+0x144>
 8004056:	2300      	movs	r3, #0
 8004058:	2b00      	cmp	r3, #0
 800405a:	d007      	beq.n	800406c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800406a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4a22      	ldr	r2, [pc, #136]	@ (80040fc <HAL_TIM_PWM_Start+0x1e8>)
 8004072:	4293      	cmp	r3, r2
 8004074:	d01d      	beq.n	80040b2 <HAL_TIM_PWM_Start+0x19e>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800407e:	d018      	beq.n	80040b2 <HAL_TIM_PWM_Start+0x19e>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a22      	ldr	r2, [pc, #136]	@ (8004110 <HAL_TIM_PWM_Start+0x1fc>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d013      	beq.n	80040b2 <HAL_TIM_PWM_Start+0x19e>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4a21      	ldr	r2, [pc, #132]	@ (8004114 <HAL_TIM_PWM_Start+0x200>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d00e      	beq.n	80040b2 <HAL_TIM_PWM_Start+0x19e>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a1f      	ldr	r2, [pc, #124]	@ (8004118 <HAL_TIM_PWM_Start+0x204>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d009      	beq.n	80040b2 <HAL_TIM_PWM_Start+0x19e>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	4a17      	ldr	r2, [pc, #92]	@ (8004100 <HAL_TIM_PWM_Start+0x1ec>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d004      	beq.n	80040b2 <HAL_TIM_PWM_Start+0x19e>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4a15      	ldr	r2, [pc, #84]	@ (8004104 <HAL_TIM_PWM_Start+0x1f0>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d115      	bne.n	80040de <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	689a      	ldr	r2, [r3, #8]
 80040b8:	4b18      	ldr	r3, [pc, #96]	@ (800411c <HAL_TIM_PWM_Start+0x208>)
 80040ba:	4013      	ands	r3, r2
 80040bc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	2b06      	cmp	r3, #6
 80040c2:	d015      	beq.n	80040f0 <HAL_TIM_PWM_Start+0x1dc>
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040ca:	d011      	beq.n	80040f0 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	681a      	ldr	r2, [r3, #0]
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f042 0201 	orr.w	r2, r2, #1
 80040da:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040dc:	e008      	b.n	80040f0 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f042 0201 	orr.w	r2, r2, #1
 80040ec:	601a      	str	r2, [r3, #0]
 80040ee:	e000      	b.n	80040f2 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040f0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80040f2:	2300      	movs	r3, #0
}
 80040f4:	4618      	mov	r0, r3
 80040f6:	3710      	adds	r7, #16
 80040f8:	46bd      	mov	sp, r7
 80040fa:	bd80      	pop	{r7, pc}
 80040fc:	40012c00 	.word	0x40012c00
 8004100:	40013400 	.word	0x40013400
 8004104:	40014000 	.word	0x40014000
 8004108:	40014400 	.word	0x40014400
 800410c:	40014800 	.word	0x40014800
 8004110:	40000400 	.word	0x40000400
 8004114:	40000800 	.word	0x40000800
 8004118:	40000c00 	.word	0x40000c00
 800411c:	00010007 	.word	0x00010007

08004120 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b086      	sub	sp, #24
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
 8004128:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d101      	bne.n	8004134 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004130:	2301      	movs	r3, #1
 8004132:	e097      	b.n	8004264 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800413a:	b2db      	uxtb	r3, r3
 800413c:	2b00      	cmp	r3, #0
 800413e:	d106      	bne.n	800414e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2200      	movs	r2, #0
 8004144:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004148:	6878      	ldr	r0, [r7, #4]
 800414a:	f7fd fdad 	bl	8001ca8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2202      	movs	r2, #2
 8004152:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	689b      	ldr	r3, [r3, #8]
 800415c:	687a      	ldr	r2, [r7, #4]
 800415e:	6812      	ldr	r2, [r2, #0]
 8004160:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8004164:	f023 0307 	bic.w	r3, r3, #7
 8004168:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	3304      	adds	r3, #4
 8004172:	4619      	mov	r1, r3
 8004174:	4610      	mov	r0, r2
 8004176:	f000 fc15 	bl	80049a4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	689b      	ldr	r3, [r3, #8]
 8004180:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	699b      	ldr	r3, [r3, #24]
 8004188:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	6a1b      	ldr	r3, [r3, #32]
 8004190:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	697a      	ldr	r2, [r7, #20]
 8004198:	4313      	orrs	r3, r2
 800419a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800419c:	693b      	ldr	r3, [r7, #16]
 800419e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041a2:	f023 0303 	bic.w	r3, r3, #3
 80041a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	689a      	ldr	r2, [r3, #8]
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	699b      	ldr	r3, [r3, #24]
 80041b0:	021b      	lsls	r3, r3, #8
 80041b2:	4313      	orrs	r3, r2
 80041b4:	693a      	ldr	r2, [r7, #16]
 80041b6:	4313      	orrs	r3, r2
 80041b8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80041c0:	f023 030c 	bic.w	r3, r3, #12
 80041c4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80041cc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80041d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	68da      	ldr	r2, [r3, #12]
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	69db      	ldr	r3, [r3, #28]
 80041da:	021b      	lsls	r3, r3, #8
 80041dc:	4313      	orrs	r3, r2
 80041de:	693a      	ldr	r2, [r7, #16]
 80041e0:	4313      	orrs	r3, r2
 80041e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	691b      	ldr	r3, [r3, #16]
 80041e8:	011a      	lsls	r2, r3, #4
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	6a1b      	ldr	r3, [r3, #32]
 80041ee:	031b      	lsls	r3, r3, #12
 80041f0:	4313      	orrs	r3, r2
 80041f2:	693a      	ldr	r2, [r7, #16]
 80041f4:	4313      	orrs	r3, r2
 80041f6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80041fe:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8004206:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	685a      	ldr	r2, [r3, #4]
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	695b      	ldr	r3, [r3, #20]
 8004210:	011b      	lsls	r3, r3, #4
 8004212:	4313      	orrs	r3, r2
 8004214:	68fa      	ldr	r2, [r7, #12]
 8004216:	4313      	orrs	r3, r2
 8004218:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	697a      	ldr	r2, [r7, #20]
 8004220:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	693a      	ldr	r2, [r7, #16]
 8004228:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	68fa      	ldr	r2, [r7, #12]
 8004230:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2201      	movs	r2, #1
 8004236:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2201      	movs	r2, #1
 800423e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2201      	movs	r2, #1
 8004246:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2201      	movs	r2, #1
 800424e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2201      	movs	r2, #1
 8004256:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2201      	movs	r2, #1
 800425e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004262:	2300      	movs	r3, #0
}
 8004264:	4618      	mov	r0, r3
 8004266:	3718      	adds	r7, #24
 8004268:	46bd      	mov	sp, r7
 800426a:	bd80      	pop	{r7, pc}

0800426c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b084      	sub	sp, #16
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
 8004274:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800427c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004284:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800428c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004294:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	2b00      	cmp	r3, #0
 800429a:	d110      	bne.n	80042be <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800429c:	7bfb      	ldrb	r3, [r7, #15]
 800429e:	2b01      	cmp	r3, #1
 80042a0:	d102      	bne.n	80042a8 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80042a2:	7b7b      	ldrb	r3, [r7, #13]
 80042a4:	2b01      	cmp	r3, #1
 80042a6:	d001      	beq.n	80042ac <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80042a8:	2301      	movs	r3, #1
 80042aa:	e069      	b.n	8004380 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2202      	movs	r2, #2
 80042b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2202      	movs	r2, #2
 80042b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80042bc:	e031      	b.n	8004322 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	2b04      	cmp	r3, #4
 80042c2:	d110      	bne.n	80042e6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80042c4:	7bbb      	ldrb	r3, [r7, #14]
 80042c6:	2b01      	cmp	r3, #1
 80042c8:	d102      	bne.n	80042d0 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80042ca:	7b3b      	ldrb	r3, [r7, #12]
 80042cc:	2b01      	cmp	r3, #1
 80042ce:	d001      	beq.n	80042d4 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80042d0:	2301      	movs	r3, #1
 80042d2:	e055      	b.n	8004380 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2202      	movs	r2, #2
 80042d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2202      	movs	r2, #2
 80042e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80042e4:	e01d      	b.n	8004322 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80042e6:	7bfb      	ldrb	r3, [r7, #15]
 80042e8:	2b01      	cmp	r3, #1
 80042ea:	d108      	bne.n	80042fe <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80042ec:	7bbb      	ldrb	r3, [r7, #14]
 80042ee:	2b01      	cmp	r3, #1
 80042f0:	d105      	bne.n	80042fe <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80042f2:	7b7b      	ldrb	r3, [r7, #13]
 80042f4:	2b01      	cmp	r3, #1
 80042f6:	d102      	bne.n	80042fe <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80042f8:	7b3b      	ldrb	r3, [r7, #12]
 80042fa:	2b01      	cmp	r3, #1
 80042fc:	d001      	beq.n	8004302 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	e03e      	b.n	8004380 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2202      	movs	r2, #2
 8004306:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2202      	movs	r2, #2
 800430e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2202      	movs	r2, #2
 8004316:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2202      	movs	r2, #2
 800431e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d003      	beq.n	8004330 <HAL_TIM_Encoder_Start+0xc4>
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	2b04      	cmp	r3, #4
 800432c:	d008      	beq.n	8004340 <HAL_TIM_Encoder_Start+0xd4>
 800432e:	e00f      	b.n	8004350 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	2201      	movs	r2, #1
 8004336:	2100      	movs	r1, #0
 8004338:	4618      	mov	r0, r3
 800433a:	f000 ff80 	bl	800523e <TIM_CCxChannelCmd>
      break;
 800433e:	e016      	b.n	800436e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	2201      	movs	r2, #1
 8004346:	2104      	movs	r1, #4
 8004348:	4618      	mov	r0, r3
 800434a:	f000 ff78 	bl	800523e <TIM_CCxChannelCmd>
      break;
 800434e:	e00e      	b.n	800436e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	2201      	movs	r2, #1
 8004356:	2100      	movs	r1, #0
 8004358:	4618      	mov	r0, r3
 800435a:	f000 ff70 	bl	800523e <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	2201      	movs	r2, #1
 8004364:	2104      	movs	r1, #4
 8004366:	4618      	mov	r0, r3
 8004368:	f000 ff69 	bl	800523e <TIM_CCxChannelCmd>
      break;
 800436c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	681a      	ldr	r2, [r3, #0]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f042 0201 	orr.w	r2, r2, #1
 800437c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800437e:	2300      	movs	r3, #0
}
 8004380:	4618      	mov	r0, r3
 8004382:	3710      	adds	r7, #16
 8004384:	46bd      	mov	sp, r7
 8004386:	bd80      	pop	{r7, pc}

08004388 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b084      	sub	sp, #16
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	68db      	ldr	r3, [r3, #12]
 8004396:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	691b      	ldr	r3, [r3, #16]
 800439e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	f003 0302 	and.w	r3, r3, #2
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d020      	beq.n	80043ec <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	f003 0302 	and.w	r3, r3, #2
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d01b      	beq.n	80043ec <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f06f 0202 	mvn.w	r2, #2
 80043bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2201      	movs	r2, #1
 80043c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	699b      	ldr	r3, [r3, #24]
 80043ca:	f003 0303 	and.w	r3, r3, #3
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d003      	beq.n	80043da <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80043d2:	6878      	ldr	r0, [r7, #4]
 80043d4:	f000 fac7 	bl	8004966 <HAL_TIM_IC_CaptureCallback>
 80043d8:	e005      	b.n	80043e6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80043da:	6878      	ldr	r0, [r7, #4]
 80043dc:	f000 fab9 	bl	8004952 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043e0:	6878      	ldr	r0, [r7, #4]
 80043e2:	f000 faca 	bl	800497a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2200      	movs	r2, #0
 80043ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	f003 0304 	and.w	r3, r3, #4
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d020      	beq.n	8004438 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	f003 0304 	and.w	r3, r3, #4
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d01b      	beq.n	8004438 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f06f 0204 	mvn.w	r2, #4
 8004408:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2202      	movs	r2, #2
 800440e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	699b      	ldr	r3, [r3, #24]
 8004416:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800441a:	2b00      	cmp	r3, #0
 800441c:	d003      	beq.n	8004426 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800441e:	6878      	ldr	r0, [r7, #4]
 8004420:	f000 faa1 	bl	8004966 <HAL_TIM_IC_CaptureCallback>
 8004424:	e005      	b.n	8004432 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004426:	6878      	ldr	r0, [r7, #4]
 8004428:	f000 fa93 	bl	8004952 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800442c:	6878      	ldr	r0, [r7, #4]
 800442e:	f000 faa4 	bl	800497a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2200      	movs	r2, #0
 8004436:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	f003 0308 	and.w	r3, r3, #8
 800443e:	2b00      	cmp	r3, #0
 8004440:	d020      	beq.n	8004484 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	f003 0308 	and.w	r3, r3, #8
 8004448:	2b00      	cmp	r3, #0
 800444a:	d01b      	beq.n	8004484 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f06f 0208 	mvn.w	r2, #8
 8004454:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2204      	movs	r2, #4
 800445a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	69db      	ldr	r3, [r3, #28]
 8004462:	f003 0303 	and.w	r3, r3, #3
 8004466:	2b00      	cmp	r3, #0
 8004468:	d003      	beq.n	8004472 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800446a:	6878      	ldr	r0, [r7, #4]
 800446c:	f000 fa7b 	bl	8004966 <HAL_TIM_IC_CaptureCallback>
 8004470:	e005      	b.n	800447e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	f000 fa6d 	bl	8004952 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004478:	6878      	ldr	r0, [r7, #4]
 800447a:	f000 fa7e 	bl	800497a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2200      	movs	r2, #0
 8004482:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	f003 0310 	and.w	r3, r3, #16
 800448a:	2b00      	cmp	r3, #0
 800448c:	d020      	beq.n	80044d0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	f003 0310 	and.w	r3, r3, #16
 8004494:	2b00      	cmp	r3, #0
 8004496:	d01b      	beq.n	80044d0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f06f 0210 	mvn.w	r2, #16
 80044a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2208      	movs	r2, #8
 80044a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	69db      	ldr	r3, [r3, #28]
 80044ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d003      	beq.n	80044be <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044b6:	6878      	ldr	r0, [r7, #4]
 80044b8:	f000 fa55 	bl	8004966 <HAL_TIM_IC_CaptureCallback>
 80044bc:	e005      	b.n	80044ca <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044be:	6878      	ldr	r0, [r7, #4]
 80044c0:	f000 fa47 	bl	8004952 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044c4:	6878      	ldr	r0, [r7, #4]
 80044c6:	f000 fa58 	bl	800497a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2200      	movs	r2, #0
 80044ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	f003 0301 	and.w	r3, r3, #1
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d00c      	beq.n	80044f4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	f003 0301 	and.w	r3, r3, #1
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d007      	beq.n	80044f4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f06f 0201 	mvn.w	r2, #1
 80044ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80044ee:	6878      	ldr	r0, [r7, #4]
 80044f0:	f7fc ff28 	bl	8001344 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d104      	bne.n	8004508 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004504:	2b00      	cmp	r3, #0
 8004506:	d00c      	beq.n	8004522 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800450e:	2b00      	cmp	r3, #0
 8004510:	d007      	beq.n	8004522 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800451a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800451c:	6878      	ldr	r0, [r7, #4]
 800451e:	f000 ff45 	bl	80053ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004522:	68bb      	ldr	r3, [r7, #8]
 8004524:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004528:	2b00      	cmp	r3, #0
 800452a:	d00c      	beq.n	8004546 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004532:	2b00      	cmp	r3, #0
 8004534:	d007      	beq.n	8004546 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800453e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004540:	6878      	ldr	r0, [r7, #4]
 8004542:	f000 ff3d 	bl	80053c0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004546:	68bb      	ldr	r3, [r7, #8]
 8004548:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800454c:	2b00      	cmp	r3, #0
 800454e:	d00c      	beq.n	800456a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004556:	2b00      	cmp	r3, #0
 8004558:	d007      	beq.n	800456a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004562:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004564:	6878      	ldr	r0, [r7, #4]
 8004566:	f000 fa12 	bl	800498e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800456a:	68bb      	ldr	r3, [r7, #8]
 800456c:	f003 0320 	and.w	r3, r3, #32
 8004570:	2b00      	cmp	r3, #0
 8004572:	d00c      	beq.n	800458e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	f003 0320 	and.w	r3, r3, #32
 800457a:	2b00      	cmp	r3, #0
 800457c:	d007      	beq.n	800458e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f06f 0220 	mvn.w	r2, #32
 8004586:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004588:	6878      	ldr	r0, [r7, #4]
 800458a:	f000 ff05 	bl	8005398 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800458e:	bf00      	nop
 8004590:	3710      	adds	r7, #16
 8004592:	46bd      	mov	sp, r7
 8004594:	bd80      	pop	{r7, pc}
	...

08004598 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b086      	sub	sp, #24
 800459c:	af00      	add	r7, sp, #0
 800459e:	60f8      	str	r0, [r7, #12]
 80045a0:	60b9      	str	r1, [r7, #8]
 80045a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045a4:	2300      	movs	r3, #0
 80045a6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80045ae:	2b01      	cmp	r3, #1
 80045b0:	d101      	bne.n	80045b6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80045b2:	2302      	movs	r3, #2
 80045b4:	e0ff      	b.n	80047b6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	2201      	movs	r2, #1
 80045ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2b14      	cmp	r3, #20
 80045c2:	f200 80f0 	bhi.w	80047a6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80045c6:	a201      	add	r2, pc, #4	@ (adr r2, 80045cc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80045c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045cc:	08004621 	.word	0x08004621
 80045d0:	080047a7 	.word	0x080047a7
 80045d4:	080047a7 	.word	0x080047a7
 80045d8:	080047a7 	.word	0x080047a7
 80045dc:	08004661 	.word	0x08004661
 80045e0:	080047a7 	.word	0x080047a7
 80045e4:	080047a7 	.word	0x080047a7
 80045e8:	080047a7 	.word	0x080047a7
 80045ec:	080046a3 	.word	0x080046a3
 80045f0:	080047a7 	.word	0x080047a7
 80045f4:	080047a7 	.word	0x080047a7
 80045f8:	080047a7 	.word	0x080047a7
 80045fc:	080046e3 	.word	0x080046e3
 8004600:	080047a7 	.word	0x080047a7
 8004604:	080047a7 	.word	0x080047a7
 8004608:	080047a7 	.word	0x080047a7
 800460c:	08004725 	.word	0x08004725
 8004610:	080047a7 	.word	0x080047a7
 8004614:	080047a7 	.word	0x080047a7
 8004618:	080047a7 	.word	0x080047a7
 800461c:	08004765 	.word	0x08004765
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	68b9      	ldr	r1, [r7, #8]
 8004626:	4618      	mov	r0, r3
 8004628:	f000 fa5c 	bl	8004ae4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	699a      	ldr	r2, [r3, #24]
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f042 0208 	orr.w	r2, r2, #8
 800463a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	699a      	ldr	r2, [r3, #24]
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f022 0204 	bic.w	r2, r2, #4
 800464a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	6999      	ldr	r1, [r3, #24]
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	691a      	ldr	r2, [r3, #16]
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	430a      	orrs	r2, r1
 800465c:	619a      	str	r2, [r3, #24]
      break;
 800465e:	e0a5      	b.n	80047ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	68b9      	ldr	r1, [r7, #8]
 8004666:	4618      	mov	r0, r3
 8004668:	f000 face 	bl	8004c08 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	699a      	ldr	r2, [r3, #24]
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800467a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	699a      	ldr	r2, [r3, #24]
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800468a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	6999      	ldr	r1, [r3, #24]
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	691b      	ldr	r3, [r3, #16]
 8004696:	021a      	lsls	r2, r3, #8
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	430a      	orrs	r2, r1
 800469e:	619a      	str	r2, [r3, #24]
      break;
 80046a0:	e084      	b.n	80047ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	68b9      	ldr	r1, [r7, #8]
 80046a8:	4618      	mov	r0, r3
 80046aa:	f000 fb39 	bl	8004d20 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	69da      	ldr	r2, [r3, #28]
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f042 0208 	orr.w	r2, r2, #8
 80046bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	69da      	ldr	r2, [r3, #28]
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f022 0204 	bic.w	r2, r2, #4
 80046cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	69d9      	ldr	r1, [r3, #28]
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	691a      	ldr	r2, [r3, #16]
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	430a      	orrs	r2, r1
 80046de:	61da      	str	r2, [r3, #28]
      break;
 80046e0:	e064      	b.n	80047ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	68b9      	ldr	r1, [r7, #8]
 80046e8:	4618      	mov	r0, r3
 80046ea:	f000 fba3 	bl	8004e34 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	69da      	ldr	r2, [r3, #28]
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80046fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	69da      	ldr	r2, [r3, #28]
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800470c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	69d9      	ldr	r1, [r3, #28]
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	691b      	ldr	r3, [r3, #16]
 8004718:	021a      	lsls	r2, r3, #8
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	430a      	orrs	r2, r1
 8004720:	61da      	str	r2, [r3, #28]
      break;
 8004722:	e043      	b.n	80047ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	68b9      	ldr	r1, [r7, #8]
 800472a:	4618      	mov	r0, r3
 800472c:	f000 fbec 	bl	8004f08 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f042 0208 	orr.w	r2, r2, #8
 800473e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f022 0204 	bic.w	r2, r2, #4
 800474e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	691a      	ldr	r2, [r3, #16]
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	430a      	orrs	r2, r1
 8004760:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004762:	e023      	b.n	80047ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	68b9      	ldr	r1, [r7, #8]
 800476a:	4618      	mov	r0, r3
 800476c:	f000 fc30 	bl	8004fd0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800477e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800478e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004796:	68bb      	ldr	r3, [r7, #8]
 8004798:	691b      	ldr	r3, [r3, #16]
 800479a:	021a      	lsls	r2, r3, #8
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	430a      	orrs	r2, r1
 80047a2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80047a4:	e002      	b.n	80047ac <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80047a6:	2301      	movs	r3, #1
 80047a8:	75fb      	strb	r3, [r7, #23]
      break;
 80047aa:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2200      	movs	r2, #0
 80047b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80047b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80047b6:	4618      	mov	r0, r3
 80047b8:	3718      	adds	r7, #24
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bd80      	pop	{r7, pc}
 80047be:	bf00      	nop

080047c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b084      	sub	sp, #16
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
 80047c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047ca:	2300      	movs	r3, #0
 80047cc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80047d4:	2b01      	cmp	r3, #1
 80047d6:	d101      	bne.n	80047dc <HAL_TIM_ConfigClockSource+0x1c>
 80047d8:	2302      	movs	r3, #2
 80047da:	e0b6      	b.n	800494a <HAL_TIM_ConfigClockSource+0x18a>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2201      	movs	r2, #1
 80047e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2202      	movs	r2, #2
 80047e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	689b      	ldr	r3, [r3, #8]
 80047f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80047fa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80047fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004800:	68bb      	ldr	r3, [r7, #8]
 8004802:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004806:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	68ba      	ldr	r2, [r7, #8]
 800480e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004818:	d03e      	beq.n	8004898 <HAL_TIM_ConfigClockSource+0xd8>
 800481a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800481e:	f200 8087 	bhi.w	8004930 <HAL_TIM_ConfigClockSource+0x170>
 8004822:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004826:	f000 8086 	beq.w	8004936 <HAL_TIM_ConfigClockSource+0x176>
 800482a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800482e:	d87f      	bhi.n	8004930 <HAL_TIM_ConfigClockSource+0x170>
 8004830:	2b70      	cmp	r3, #112	@ 0x70
 8004832:	d01a      	beq.n	800486a <HAL_TIM_ConfigClockSource+0xaa>
 8004834:	2b70      	cmp	r3, #112	@ 0x70
 8004836:	d87b      	bhi.n	8004930 <HAL_TIM_ConfigClockSource+0x170>
 8004838:	2b60      	cmp	r3, #96	@ 0x60
 800483a:	d050      	beq.n	80048de <HAL_TIM_ConfigClockSource+0x11e>
 800483c:	2b60      	cmp	r3, #96	@ 0x60
 800483e:	d877      	bhi.n	8004930 <HAL_TIM_ConfigClockSource+0x170>
 8004840:	2b50      	cmp	r3, #80	@ 0x50
 8004842:	d03c      	beq.n	80048be <HAL_TIM_ConfigClockSource+0xfe>
 8004844:	2b50      	cmp	r3, #80	@ 0x50
 8004846:	d873      	bhi.n	8004930 <HAL_TIM_ConfigClockSource+0x170>
 8004848:	2b40      	cmp	r3, #64	@ 0x40
 800484a:	d058      	beq.n	80048fe <HAL_TIM_ConfigClockSource+0x13e>
 800484c:	2b40      	cmp	r3, #64	@ 0x40
 800484e:	d86f      	bhi.n	8004930 <HAL_TIM_ConfigClockSource+0x170>
 8004850:	2b30      	cmp	r3, #48	@ 0x30
 8004852:	d064      	beq.n	800491e <HAL_TIM_ConfigClockSource+0x15e>
 8004854:	2b30      	cmp	r3, #48	@ 0x30
 8004856:	d86b      	bhi.n	8004930 <HAL_TIM_ConfigClockSource+0x170>
 8004858:	2b20      	cmp	r3, #32
 800485a:	d060      	beq.n	800491e <HAL_TIM_ConfigClockSource+0x15e>
 800485c:	2b20      	cmp	r3, #32
 800485e:	d867      	bhi.n	8004930 <HAL_TIM_ConfigClockSource+0x170>
 8004860:	2b00      	cmp	r3, #0
 8004862:	d05c      	beq.n	800491e <HAL_TIM_ConfigClockSource+0x15e>
 8004864:	2b10      	cmp	r3, #16
 8004866:	d05a      	beq.n	800491e <HAL_TIM_ConfigClockSource+0x15e>
 8004868:	e062      	b.n	8004930 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800487a:	f000 fcc0 	bl	80051fe <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	689b      	ldr	r3, [r3, #8]
 8004884:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004886:	68bb      	ldr	r3, [r7, #8]
 8004888:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800488c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	68ba      	ldr	r2, [r7, #8]
 8004894:	609a      	str	r2, [r3, #8]
      break;
 8004896:	e04f      	b.n	8004938 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80048a8:	f000 fca9 	bl	80051fe <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	689a      	ldr	r2, [r3, #8]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80048ba:	609a      	str	r2, [r3, #8]
      break;
 80048bc:	e03c      	b.n	8004938 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048ca:	461a      	mov	r2, r3
 80048cc:	f000 fbe6 	bl	800509c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	2150      	movs	r1, #80	@ 0x50
 80048d6:	4618      	mov	r0, r3
 80048d8:	f000 fc76 	bl	80051c8 <TIM_ITRx_SetConfig>
      break;
 80048dc:	e02c      	b.n	8004938 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80048ea:	461a      	mov	r2, r3
 80048ec:	f000 fc2a 	bl	8005144 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	2160      	movs	r1, #96	@ 0x60
 80048f6:	4618      	mov	r0, r3
 80048f8:	f000 fc66 	bl	80051c8 <TIM_ITRx_SetConfig>
      break;
 80048fc:	e01c      	b.n	8004938 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800490a:	461a      	mov	r2, r3
 800490c:	f000 fbc6 	bl	800509c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	2140      	movs	r1, #64	@ 0x40
 8004916:	4618      	mov	r0, r3
 8004918:	f000 fc56 	bl	80051c8 <TIM_ITRx_SetConfig>
      break;
 800491c:	e00c      	b.n	8004938 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681a      	ldr	r2, [r3, #0]
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4619      	mov	r1, r3
 8004928:	4610      	mov	r0, r2
 800492a:	f000 fc4d 	bl	80051c8 <TIM_ITRx_SetConfig>
      break;
 800492e:	e003      	b.n	8004938 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004930:	2301      	movs	r3, #1
 8004932:	73fb      	strb	r3, [r7, #15]
      break;
 8004934:	e000      	b.n	8004938 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004936:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2201      	movs	r2, #1
 800493c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2200      	movs	r2, #0
 8004944:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004948:	7bfb      	ldrb	r3, [r7, #15]
}
 800494a:	4618      	mov	r0, r3
 800494c:	3710      	adds	r7, #16
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}

08004952 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004952:	b480      	push	{r7}
 8004954:	b083      	sub	sp, #12
 8004956:	af00      	add	r7, sp, #0
 8004958:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800495a:	bf00      	nop
 800495c:	370c      	adds	r7, #12
 800495e:	46bd      	mov	sp, r7
 8004960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004964:	4770      	bx	lr

08004966 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004966:	b480      	push	{r7}
 8004968:	b083      	sub	sp, #12
 800496a:	af00      	add	r7, sp, #0
 800496c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800496e:	bf00      	nop
 8004970:	370c      	adds	r7, #12
 8004972:	46bd      	mov	sp, r7
 8004974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004978:	4770      	bx	lr

0800497a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800497a:	b480      	push	{r7}
 800497c:	b083      	sub	sp, #12
 800497e:	af00      	add	r7, sp, #0
 8004980:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004982:	bf00      	nop
 8004984:	370c      	adds	r7, #12
 8004986:	46bd      	mov	sp, r7
 8004988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498c:	4770      	bx	lr

0800498e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800498e:	b480      	push	{r7}
 8004990:	b083      	sub	sp, #12
 8004992:	af00      	add	r7, sp, #0
 8004994:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004996:	bf00      	nop
 8004998:	370c      	adds	r7, #12
 800499a:	46bd      	mov	sp, r7
 800499c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a0:	4770      	bx	lr
	...

080049a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80049a4:	b480      	push	{r7}
 80049a6:	b085      	sub	sp, #20
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
 80049ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	4a43      	ldr	r2, [pc, #268]	@ (8004ac4 <TIM_Base_SetConfig+0x120>)
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d013      	beq.n	80049e4 <TIM_Base_SetConfig+0x40>
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049c2:	d00f      	beq.n	80049e4 <TIM_Base_SetConfig+0x40>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	4a40      	ldr	r2, [pc, #256]	@ (8004ac8 <TIM_Base_SetConfig+0x124>)
 80049c8:	4293      	cmp	r3, r2
 80049ca:	d00b      	beq.n	80049e4 <TIM_Base_SetConfig+0x40>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	4a3f      	ldr	r2, [pc, #252]	@ (8004acc <TIM_Base_SetConfig+0x128>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d007      	beq.n	80049e4 <TIM_Base_SetConfig+0x40>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	4a3e      	ldr	r2, [pc, #248]	@ (8004ad0 <TIM_Base_SetConfig+0x12c>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d003      	beq.n	80049e4 <TIM_Base_SetConfig+0x40>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	4a3d      	ldr	r2, [pc, #244]	@ (8004ad4 <TIM_Base_SetConfig+0x130>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d108      	bne.n	80049f6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	68fa      	ldr	r2, [r7, #12]
 80049f2:	4313      	orrs	r3, r2
 80049f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	4a32      	ldr	r2, [pc, #200]	@ (8004ac4 <TIM_Base_SetConfig+0x120>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d01f      	beq.n	8004a3e <TIM_Base_SetConfig+0x9a>
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a04:	d01b      	beq.n	8004a3e <TIM_Base_SetConfig+0x9a>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	4a2f      	ldr	r2, [pc, #188]	@ (8004ac8 <TIM_Base_SetConfig+0x124>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d017      	beq.n	8004a3e <TIM_Base_SetConfig+0x9a>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	4a2e      	ldr	r2, [pc, #184]	@ (8004acc <TIM_Base_SetConfig+0x128>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d013      	beq.n	8004a3e <TIM_Base_SetConfig+0x9a>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	4a2d      	ldr	r2, [pc, #180]	@ (8004ad0 <TIM_Base_SetConfig+0x12c>)
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d00f      	beq.n	8004a3e <TIM_Base_SetConfig+0x9a>
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	4a2c      	ldr	r2, [pc, #176]	@ (8004ad4 <TIM_Base_SetConfig+0x130>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d00b      	beq.n	8004a3e <TIM_Base_SetConfig+0x9a>
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	4a2b      	ldr	r2, [pc, #172]	@ (8004ad8 <TIM_Base_SetConfig+0x134>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d007      	beq.n	8004a3e <TIM_Base_SetConfig+0x9a>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	4a2a      	ldr	r2, [pc, #168]	@ (8004adc <TIM_Base_SetConfig+0x138>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d003      	beq.n	8004a3e <TIM_Base_SetConfig+0x9a>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	4a29      	ldr	r2, [pc, #164]	@ (8004ae0 <TIM_Base_SetConfig+0x13c>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d108      	bne.n	8004a50 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a44:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	68db      	ldr	r3, [r3, #12]
 8004a4a:	68fa      	ldr	r2, [r7, #12]
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	695b      	ldr	r3, [r3, #20]
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	689a      	ldr	r2, [r3, #8]
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	681a      	ldr	r2, [r3, #0]
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	4a14      	ldr	r2, [pc, #80]	@ (8004ac4 <TIM_Base_SetConfig+0x120>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d00f      	beq.n	8004a96 <TIM_Base_SetConfig+0xf2>
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	4a16      	ldr	r2, [pc, #88]	@ (8004ad4 <TIM_Base_SetConfig+0x130>)
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d00b      	beq.n	8004a96 <TIM_Base_SetConfig+0xf2>
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	4a15      	ldr	r2, [pc, #84]	@ (8004ad8 <TIM_Base_SetConfig+0x134>)
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d007      	beq.n	8004a96 <TIM_Base_SetConfig+0xf2>
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	4a14      	ldr	r2, [pc, #80]	@ (8004adc <TIM_Base_SetConfig+0x138>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d003      	beq.n	8004a96 <TIM_Base_SetConfig+0xf2>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	4a13      	ldr	r2, [pc, #76]	@ (8004ae0 <TIM_Base_SetConfig+0x13c>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d103      	bne.n	8004a9e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	691a      	ldr	r2, [r3, #16]
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f043 0204 	orr.w	r2, r3, #4
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2201      	movs	r2, #1
 8004aae:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	68fa      	ldr	r2, [r7, #12]
 8004ab4:	601a      	str	r2, [r3, #0]
}
 8004ab6:	bf00      	nop
 8004ab8:	3714      	adds	r7, #20
 8004aba:	46bd      	mov	sp, r7
 8004abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac0:	4770      	bx	lr
 8004ac2:	bf00      	nop
 8004ac4:	40012c00 	.word	0x40012c00
 8004ac8:	40000400 	.word	0x40000400
 8004acc:	40000800 	.word	0x40000800
 8004ad0:	40000c00 	.word	0x40000c00
 8004ad4:	40013400 	.word	0x40013400
 8004ad8:	40014000 	.word	0x40014000
 8004adc:	40014400 	.word	0x40014400
 8004ae0:	40014800 	.word	0x40014800

08004ae4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b087      	sub	sp, #28
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
 8004aec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6a1b      	ldr	r3, [r3, #32]
 8004af2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6a1b      	ldr	r3, [r3, #32]
 8004af8:	f023 0201 	bic.w	r2, r3, #1
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	699b      	ldr	r3, [r3, #24]
 8004b0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	f023 0303 	bic.w	r3, r3, #3
 8004b1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	68fa      	ldr	r2, [r7, #12]
 8004b26:	4313      	orrs	r3, r2
 8004b28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004b2a:	697b      	ldr	r3, [r7, #20]
 8004b2c:	f023 0302 	bic.w	r3, r3, #2
 8004b30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	697a      	ldr	r2, [r7, #20]
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	4a2d      	ldr	r2, [pc, #180]	@ (8004bf4 <TIM_OC1_SetConfig+0x110>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d00f      	beq.n	8004b64 <TIM_OC1_SetConfig+0x80>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	4a2c      	ldr	r2, [pc, #176]	@ (8004bf8 <TIM_OC1_SetConfig+0x114>)
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	d00b      	beq.n	8004b64 <TIM_OC1_SetConfig+0x80>
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	4a2b      	ldr	r2, [pc, #172]	@ (8004bfc <TIM_OC1_SetConfig+0x118>)
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d007      	beq.n	8004b64 <TIM_OC1_SetConfig+0x80>
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	4a2a      	ldr	r2, [pc, #168]	@ (8004c00 <TIM_OC1_SetConfig+0x11c>)
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d003      	beq.n	8004b64 <TIM_OC1_SetConfig+0x80>
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	4a29      	ldr	r2, [pc, #164]	@ (8004c04 <TIM_OC1_SetConfig+0x120>)
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d10e      	bne.n	8004b82 <TIM_OC1_SetConfig+0x9e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 1N: Reset the CC1NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6a1b      	ldr	r3, [r3, #32]
 8004b68:	f023 0204 	bic.w	r2, r3, #4
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004b70:	697b      	ldr	r3, [r7, #20]
 8004b72:	f023 0308 	bic.w	r3, r3, #8
 8004b76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	68db      	ldr	r3, [r3, #12]
 8004b7c:	697a      	ldr	r2, [r7, #20]
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	4a1b      	ldr	r2, [pc, #108]	@ (8004bf4 <TIM_OC1_SetConfig+0x110>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d00f      	beq.n	8004baa <TIM_OC1_SetConfig+0xc6>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	4a1a      	ldr	r2, [pc, #104]	@ (8004bf8 <TIM_OC1_SetConfig+0x114>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d00b      	beq.n	8004baa <TIM_OC1_SetConfig+0xc6>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	4a19      	ldr	r2, [pc, #100]	@ (8004bfc <TIM_OC1_SetConfig+0x118>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d007      	beq.n	8004baa <TIM_OC1_SetConfig+0xc6>
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	4a18      	ldr	r2, [pc, #96]	@ (8004c00 <TIM_OC1_SetConfig+0x11c>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d003      	beq.n	8004baa <TIM_OC1_SetConfig+0xc6>
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	4a17      	ldr	r2, [pc, #92]	@ (8004c04 <TIM_OC1_SetConfig+0x120>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d111      	bne.n	8004bce <TIM_OC1_SetConfig+0xea>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004bb0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004bb2:	693b      	ldr	r3, [r7, #16]
 8004bb4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004bb8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	695b      	ldr	r3, [r3, #20]
 8004bbe:	693a      	ldr	r2, [r7, #16]
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	699b      	ldr	r3, [r3, #24]
 8004bc8:	693a      	ldr	r2, [r7, #16]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	693a      	ldr	r2, [r7, #16]
 8004bd2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	68fa      	ldr	r2, [r7, #12]
 8004bd8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	685a      	ldr	r2, [r3, #4]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	697a      	ldr	r2, [r7, #20]
 8004be6:	621a      	str	r2, [r3, #32]
}
 8004be8:	bf00      	nop
 8004bea:	371c      	adds	r7, #28
 8004bec:	46bd      	mov	sp, r7
 8004bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf2:	4770      	bx	lr
 8004bf4:	40012c00 	.word	0x40012c00
 8004bf8:	40013400 	.word	0x40013400
 8004bfc:	40014000 	.word	0x40014000
 8004c00:	40014400 	.word	0x40014400
 8004c04:	40014800 	.word	0x40014800

08004c08 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	b087      	sub	sp, #28
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
 8004c10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6a1b      	ldr	r3, [r3, #32]
 8004c16:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6a1b      	ldr	r3, [r3, #32]
 8004c1c:	f023 0210 	bic.w	r2, r3, #16
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	699b      	ldr	r3, [r3, #24]
 8004c2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004c36:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	021b      	lsls	r3, r3, #8
 8004c4a:	68fa      	ldr	r2, [r7, #12]
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004c50:	697b      	ldr	r3, [r7, #20]
 8004c52:	f023 0320 	bic.w	r3, r3, #32
 8004c56:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	689b      	ldr	r3, [r3, #8]
 8004c5c:	011b      	lsls	r3, r3, #4
 8004c5e:	697a      	ldr	r2, [r7, #20]
 8004c60:	4313      	orrs	r3, r2
 8004c62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	4a29      	ldr	r2, [pc, #164]	@ (8004d0c <TIM_OC2_SetConfig+0x104>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d003      	beq.n	8004c74 <TIM_OC2_SetConfig+0x6c>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	4a28      	ldr	r2, [pc, #160]	@ (8004d10 <TIM_OC2_SetConfig+0x108>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d10f      	bne.n	8004c94 <TIM_OC2_SetConfig+0x8c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 2N: Reset the CC2NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6a1b      	ldr	r3, [r3, #32]
 8004c78:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004c80:	697b      	ldr	r3, [r7, #20]
 8004c82:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c86:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	68db      	ldr	r3, [r3, #12]
 8004c8c:	011b      	lsls	r3, r3, #4
 8004c8e:	697a      	ldr	r2, [r7, #20]
 8004c90:	4313      	orrs	r3, r2
 8004c92:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	4a1d      	ldr	r2, [pc, #116]	@ (8004d0c <TIM_OC2_SetConfig+0x104>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d00f      	beq.n	8004cbc <TIM_OC2_SetConfig+0xb4>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	4a1c      	ldr	r2, [pc, #112]	@ (8004d10 <TIM_OC2_SetConfig+0x108>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d00b      	beq.n	8004cbc <TIM_OC2_SetConfig+0xb4>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	4a1b      	ldr	r2, [pc, #108]	@ (8004d14 <TIM_OC2_SetConfig+0x10c>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d007      	beq.n	8004cbc <TIM_OC2_SetConfig+0xb4>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	4a1a      	ldr	r2, [pc, #104]	@ (8004d18 <TIM_OC2_SetConfig+0x110>)
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d003      	beq.n	8004cbc <TIM_OC2_SetConfig+0xb4>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	4a19      	ldr	r2, [pc, #100]	@ (8004d1c <TIM_OC2_SetConfig+0x114>)
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	d113      	bne.n	8004ce4 <TIM_OC2_SetConfig+0xdc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004cbc:	693b      	ldr	r3, [r7, #16]
 8004cbe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004cc2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004cc4:	693b      	ldr	r3, [r7, #16]
 8004cc6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004cca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	695b      	ldr	r3, [r3, #20]
 8004cd0:	009b      	lsls	r3, r3, #2
 8004cd2:	693a      	ldr	r2, [r7, #16]
 8004cd4:	4313      	orrs	r3, r2
 8004cd6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	699b      	ldr	r3, [r3, #24]
 8004cdc:	009b      	lsls	r3, r3, #2
 8004cde:	693a      	ldr	r2, [r7, #16]
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	693a      	ldr	r2, [r7, #16]
 8004ce8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	68fa      	ldr	r2, [r7, #12]
 8004cee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	685a      	ldr	r2, [r3, #4]
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	697a      	ldr	r2, [r7, #20]
 8004cfc:	621a      	str	r2, [r3, #32]
}
 8004cfe:	bf00      	nop
 8004d00:	371c      	adds	r7, #28
 8004d02:	46bd      	mov	sp, r7
 8004d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d08:	4770      	bx	lr
 8004d0a:	bf00      	nop
 8004d0c:	40012c00 	.word	0x40012c00
 8004d10:	40013400 	.word	0x40013400
 8004d14:	40014000 	.word	0x40014000
 8004d18:	40014400 	.word	0x40014400
 8004d1c:	40014800 	.word	0x40014800

08004d20 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d20:	b480      	push	{r7}
 8004d22:	b087      	sub	sp, #28
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
 8004d28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6a1b      	ldr	r3, [r3, #32]
 8004d2e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6a1b      	ldr	r3, [r3, #32]
 8004d34:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	685b      	ldr	r3, [r3, #4]
 8004d40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	69db      	ldr	r3, [r3, #28]
 8004d46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	f023 0303 	bic.w	r3, r3, #3
 8004d5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	68fa      	ldr	r2, [r7, #12]
 8004d62:	4313      	orrs	r3, r2
 8004d64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004d66:	697b      	ldr	r3, [r7, #20]
 8004d68:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004d6c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	689b      	ldr	r3, [r3, #8]
 8004d72:	021b      	lsls	r3, r3, #8
 8004d74:	697a      	ldr	r2, [r7, #20]
 8004d76:	4313      	orrs	r3, r2
 8004d78:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	4a28      	ldr	r2, [pc, #160]	@ (8004e20 <TIM_OC3_SetConfig+0x100>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d003      	beq.n	8004d8a <TIM_OC3_SetConfig+0x6a>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	4a27      	ldr	r2, [pc, #156]	@ (8004e24 <TIM_OC3_SetConfig+0x104>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d10f      	bne.n	8004daa <TIM_OC3_SetConfig+0x8a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 3N: Reset the CC3NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6a1b      	ldr	r3, [r3, #32]
 8004d8e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004d9c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	68db      	ldr	r3, [r3, #12]
 8004da2:	021b      	lsls	r3, r3, #8
 8004da4:	697a      	ldr	r2, [r7, #20]
 8004da6:	4313      	orrs	r3, r2
 8004da8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	4a1c      	ldr	r2, [pc, #112]	@ (8004e20 <TIM_OC3_SetConfig+0x100>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d00f      	beq.n	8004dd2 <TIM_OC3_SetConfig+0xb2>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	4a1b      	ldr	r2, [pc, #108]	@ (8004e24 <TIM_OC3_SetConfig+0x104>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d00b      	beq.n	8004dd2 <TIM_OC3_SetConfig+0xb2>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	4a1a      	ldr	r2, [pc, #104]	@ (8004e28 <TIM_OC3_SetConfig+0x108>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d007      	beq.n	8004dd2 <TIM_OC3_SetConfig+0xb2>
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	4a19      	ldr	r2, [pc, #100]	@ (8004e2c <TIM_OC3_SetConfig+0x10c>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d003      	beq.n	8004dd2 <TIM_OC3_SetConfig+0xb2>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	4a18      	ldr	r2, [pc, #96]	@ (8004e30 <TIM_OC3_SetConfig+0x110>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d113      	bne.n	8004dfa <TIM_OC3_SetConfig+0xda>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004dd2:	693b      	ldr	r3, [r7, #16]
 8004dd4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004dd8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004dda:	693b      	ldr	r3, [r7, #16]
 8004ddc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004de0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	695b      	ldr	r3, [r3, #20]
 8004de6:	011b      	lsls	r3, r3, #4
 8004de8:	693a      	ldr	r2, [r7, #16]
 8004dea:	4313      	orrs	r3, r2
 8004dec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	699b      	ldr	r3, [r3, #24]
 8004df2:	011b      	lsls	r3, r3, #4
 8004df4:	693a      	ldr	r2, [r7, #16]
 8004df6:	4313      	orrs	r3, r2
 8004df8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	693a      	ldr	r2, [r7, #16]
 8004dfe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	68fa      	ldr	r2, [r7, #12]
 8004e04:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	685a      	ldr	r2, [r3, #4]
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	697a      	ldr	r2, [r7, #20]
 8004e12:	621a      	str	r2, [r3, #32]
}
 8004e14:	bf00      	nop
 8004e16:	371c      	adds	r7, #28
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1e:	4770      	bx	lr
 8004e20:	40012c00 	.word	0x40012c00
 8004e24:	40013400 	.word	0x40013400
 8004e28:	40014000 	.word	0x40014000
 8004e2c:	40014400 	.word	0x40014400
 8004e30:	40014800 	.word	0x40014800

08004e34 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e34:	b480      	push	{r7}
 8004e36:	b087      	sub	sp, #28
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
 8004e3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6a1b      	ldr	r3, [r3, #32]
 8004e42:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6a1b      	ldr	r3, [r3, #32]
 8004e48:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	685b      	ldr	r3, [r3, #4]
 8004e54:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	69db      	ldr	r3, [r3, #28]
 8004e5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004e62:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e6e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	021b      	lsls	r3, r3, #8
 8004e76:	68fa      	ldr	r2, [r7, #12]
 8004e78:	4313      	orrs	r3, r2
 8004e7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004e7c:	693b      	ldr	r3, [r7, #16]
 8004e7e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004e82:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	689b      	ldr	r3, [r3, #8]
 8004e88:	031b      	lsls	r3, r3, #12
 8004e8a:	693a      	ldr	r2, [r7, #16]
 8004e8c:	4313      	orrs	r3, r2
 8004e8e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	4a18      	ldr	r2, [pc, #96]	@ (8004ef4 <TIM_OC4_SetConfig+0xc0>)
 8004e94:	4293      	cmp	r3, r2
 8004e96:	d00f      	beq.n	8004eb8 <TIM_OC4_SetConfig+0x84>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	4a17      	ldr	r2, [pc, #92]	@ (8004ef8 <TIM_OC4_SetConfig+0xc4>)
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	d00b      	beq.n	8004eb8 <TIM_OC4_SetConfig+0x84>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	4a16      	ldr	r2, [pc, #88]	@ (8004efc <TIM_OC4_SetConfig+0xc8>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d007      	beq.n	8004eb8 <TIM_OC4_SetConfig+0x84>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	4a15      	ldr	r2, [pc, #84]	@ (8004f00 <TIM_OC4_SetConfig+0xcc>)
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d003      	beq.n	8004eb8 <TIM_OC4_SetConfig+0x84>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	4a14      	ldr	r2, [pc, #80]	@ (8004f04 <TIM_OC4_SetConfig+0xd0>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d109      	bne.n	8004ecc <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004eb8:	697b      	ldr	r3, [r7, #20]
 8004eba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004ebe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	695b      	ldr	r3, [r3, #20]
 8004ec4:	019b      	lsls	r3, r3, #6
 8004ec6:	697a      	ldr	r2, [r7, #20]
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	697a      	ldr	r2, [r7, #20]
 8004ed0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	68fa      	ldr	r2, [r7, #12]
 8004ed6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	685a      	ldr	r2, [r3, #4]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	693a      	ldr	r2, [r7, #16]
 8004ee4:	621a      	str	r2, [r3, #32]
}
 8004ee6:	bf00      	nop
 8004ee8:	371c      	adds	r7, #28
 8004eea:	46bd      	mov	sp, r7
 8004eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef0:	4770      	bx	lr
 8004ef2:	bf00      	nop
 8004ef4:	40012c00 	.word	0x40012c00
 8004ef8:	40013400 	.word	0x40013400
 8004efc:	40014000 	.word	0x40014000
 8004f00:	40014400 	.word	0x40014400
 8004f04:	40014800 	.word	0x40014800

08004f08 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004f08:	b480      	push	{r7}
 8004f0a:	b087      	sub	sp, #28
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
 8004f10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6a1b      	ldr	r3, [r3, #32]
 8004f16:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6a1b      	ldr	r3, [r3, #32]
 8004f1c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	68fa      	ldr	r2, [r7, #12]
 8004f42:	4313      	orrs	r3, r2
 8004f44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004f46:	693b      	ldr	r3, [r7, #16]
 8004f48:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004f4c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	689b      	ldr	r3, [r3, #8]
 8004f52:	041b      	lsls	r3, r3, #16
 8004f54:	693a      	ldr	r2, [r7, #16]
 8004f56:	4313      	orrs	r3, r2
 8004f58:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	4a17      	ldr	r2, [pc, #92]	@ (8004fbc <TIM_OC5_SetConfig+0xb4>)
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d00f      	beq.n	8004f82 <TIM_OC5_SetConfig+0x7a>
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	4a16      	ldr	r2, [pc, #88]	@ (8004fc0 <TIM_OC5_SetConfig+0xb8>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d00b      	beq.n	8004f82 <TIM_OC5_SetConfig+0x7a>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	4a15      	ldr	r2, [pc, #84]	@ (8004fc4 <TIM_OC5_SetConfig+0xbc>)
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d007      	beq.n	8004f82 <TIM_OC5_SetConfig+0x7a>
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	4a14      	ldr	r2, [pc, #80]	@ (8004fc8 <TIM_OC5_SetConfig+0xc0>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d003      	beq.n	8004f82 <TIM_OC5_SetConfig+0x7a>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	4a13      	ldr	r2, [pc, #76]	@ (8004fcc <TIM_OC5_SetConfig+0xc4>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d109      	bne.n	8004f96 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f88:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	695b      	ldr	r3, [r3, #20]
 8004f8e:	021b      	lsls	r3, r3, #8
 8004f90:	697a      	ldr	r2, [r7, #20]
 8004f92:	4313      	orrs	r3, r2
 8004f94:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	697a      	ldr	r2, [r7, #20]
 8004f9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	68fa      	ldr	r2, [r7, #12]
 8004fa0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	685a      	ldr	r2, [r3, #4]
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	693a      	ldr	r2, [r7, #16]
 8004fae:	621a      	str	r2, [r3, #32]
}
 8004fb0:	bf00      	nop
 8004fb2:	371c      	adds	r7, #28
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fba:	4770      	bx	lr
 8004fbc:	40012c00 	.word	0x40012c00
 8004fc0:	40013400 	.word	0x40013400
 8004fc4:	40014000 	.word	0x40014000
 8004fc8:	40014400 	.word	0x40014400
 8004fcc:	40014800 	.word	0x40014800

08004fd0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b087      	sub	sp, #28
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
 8004fd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6a1b      	ldr	r3, [r3, #32]
 8004fde:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6a1b      	ldr	r3, [r3, #32]
 8004fe4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ff6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004ffe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005002:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	021b      	lsls	r3, r3, #8
 800500a:	68fa      	ldr	r2, [r7, #12]
 800500c:	4313      	orrs	r3, r2
 800500e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005010:	693b      	ldr	r3, [r7, #16]
 8005012:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005016:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	689b      	ldr	r3, [r3, #8]
 800501c:	051b      	lsls	r3, r3, #20
 800501e:	693a      	ldr	r2, [r7, #16]
 8005020:	4313      	orrs	r3, r2
 8005022:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	4a18      	ldr	r2, [pc, #96]	@ (8005088 <TIM_OC6_SetConfig+0xb8>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d00f      	beq.n	800504c <TIM_OC6_SetConfig+0x7c>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	4a17      	ldr	r2, [pc, #92]	@ (800508c <TIM_OC6_SetConfig+0xbc>)
 8005030:	4293      	cmp	r3, r2
 8005032:	d00b      	beq.n	800504c <TIM_OC6_SetConfig+0x7c>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	4a16      	ldr	r2, [pc, #88]	@ (8005090 <TIM_OC6_SetConfig+0xc0>)
 8005038:	4293      	cmp	r3, r2
 800503a:	d007      	beq.n	800504c <TIM_OC6_SetConfig+0x7c>
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	4a15      	ldr	r2, [pc, #84]	@ (8005094 <TIM_OC6_SetConfig+0xc4>)
 8005040:	4293      	cmp	r3, r2
 8005042:	d003      	beq.n	800504c <TIM_OC6_SetConfig+0x7c>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	4a14      	ldr	r2, [pc, #80]	@ (8005098 <TIM_OC6_SetConfig+0xc8>)
 8005048:	4293      	cmp	r3, r2
 800504a:	d109      	bne.n	8005060 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800504c:	697b      	ldr	r3, [r7, #20]
 800504e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005052:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	695b      	ldr	r3, [r3, #20]
 8005058:	029b      	lsls	r3, r3, #10
 800505a:	697a      	ldr	r2, [r7, #20]
 800505c:	4313      	orrs	r3, r2
 800505e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	697a      	ldr	r2, [r7, #20]
 8005064:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	68fa      	ldr	r2, [r7, #12]
 800506a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	685a      	ldr	r2, [r3, #4]
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	693a      	ldr	r2, [r7, #16]
 8005078:	621a      	str	r2, [r3, #32]
}
 800507a:	bf00      	nop
 800507c:	371c      	adds	r7, #28
 800507e:	46bd      	mov	sp, r7
 8005080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005084:	4770      	bx	lr
 8005086:	bf00      	nop
 8005088:	40012c00 	.word	0x40012c00
 800508c:	40013400 	.word	0x40013400
 8005090:	40014000 	.word	0x40014000
 8005094:	40014400 	.word	0x40014400
 8005098:	40014800 	.word	0x40014800

0800509c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800509c:	b480      	push	{r7}
 800509e:	b087      	sub	sp, #28
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	60f8      	str	r0, [r7, #12]
 80050a4:	60b9      	str	r1, [r7, #8]
 80050a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	6a1b      	ldr	r3, [r3, #32]
 80050ac:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	6a1b      	ldr	r3, [r3, #32]
 80050b2:	f023 0201 	bic.w	r2, r3, #1
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	4a1c      	ldr	r2, [pc, #112]	@ (8005130 <TIM_TI1_ConfigInputStage+0x94>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d00f      	beq.n	80050e2 <TIM_TI1_ConfigInputStage+0x46>
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	4a1b      	ldr	r2, [pc, #108]	@ (8005134 <TIM_TI1_ConfigInputStage+0x98>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d00b      	beq.n	80050e2 <TIM_TI1_ConfigInputStage+0x46>
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	4a1a      	ldr	r2, [pc, #104]	@ (8005138 <TIM_TI1_ConfigInputStage+0x9c>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d007      	beq.n	80050e2 <TIM_TI1_ConfigInputStage+0x46>
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	4a19      	ldr	r2, [pc, #100]	@ (800513c <TIM_TI1_ConfigInputStage+0xa0>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d003      	beq.n	80050e2 <TIM_TI1_ConfigInputStage+0x46>
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	4a18      	ldr	r2, [pc, #96]	@ (8005140 <TIM_TI1_ConfigInputStage+0xa4>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d105      	bne.n	80050ee <TIM_TI1_ConfigInputStage+0x52>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	6a1b      	ldr	r3, [r3, #32]
 80050e6:	f023 0204 	bic.w	r2, r3, #4
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	699b      	ldr	r3, [r3, #24]
 80050f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80050f4:	693b      	ldr	r3, [r7, #16]
 80050f6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80050fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	011b      	lsls	r3, r3, #4
 8005100:	693a      	ldr	r2, [r7, #16]
 8005102:	4313      	orrs	r3, r2
 8005104:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005106:	697b      	ldr	r3, [r7, #20]
 8005108:	f023 030a 	bic.w	r3, r3, #10
 800510c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800510e:	697a      	ldr	r2, [r7, #20]
 8005110:	68bb      	ldr	r3, [r7, #8]
 8005112:	4313      	orrs	r3, r2
 8005114:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	693a      	ldr	r2, [r7, #16]
 800511a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	697a      	ldr	r2, [r7, #20]
 8005120:	621a      	str	r2, [r3, #32]
}
 8005122:	bf00      	nop
 8005124:	371c      	adds	r7, #28
 8005126:	46bd      	mov	sp, r7
 8005128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512c:	4770      	bx	lr
 800512e:	bf00      	nop
 8005130:	40012c00 	.word	0x40012c00
 8005134:	40013400 	.word	0x40013400
 8005138:	40014000 	.word	0x40014000
 800513c:	40014400 	.word	0x40014400
 8005140:	40014800 	.word	0x40014800

08005144 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005144:	b480      	push	{r7}
 8005146:	b087      	sub	sp, #28
 8005148:	af00      	add	r7, sp, #0
 800514a:	60f8      	str	r0, [r7, #12]
 800514c:	60b9      	str	r1, [r7, #8]
 800514e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	6a1b      	ldr	r3, [r3, #32]
 8005154:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	6a1b      	ldr	r3, [r3, #32]
 800515a:	f023 0210 	bic.w	r2, r3, #16
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	4a16      	ldr	r2, [pc, #88]	@ (80051c0 <TIM_TI2_ConfigInputStage+0x7c>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d003      	beq.n	8005172 <TIM_TI2_ConfigInputStage+0x2e>
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	4a15      	ldr	r2, [pc, #84]	@ (80051c4 <TIM_TI2_ConfigInputStage+0x80>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d105      	bne.n	800517e <TIM_TI2_ConfigInputStage+0x3a>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	6a1b      	ldr	r3, [r3, #32]
 8005176:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	699b      	ldr	r3, [r3, #24]
 8005182:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005184:	693b      	ldr	r3, [r7, #16]
 8005186:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800518a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	031b      	lsls	r3, r3, #12
 8005190:	693a      	ldr	r2, [r7, #16]
 8005192:	4313      	orrs	r3, r2
 8005194:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005196:	697b      	ldr	r3, [r7, #20]
 8005198:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800519c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	011b      	lsls	r3, r3, #4
 80051a2:	697a      	ldr	r2, [r7, #20]
 80051a4:	4313      	orrs	r3, r2
 80051a6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	693a      	ldr	r2, [r7, #16]
 80051ac:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	697a      	ldr	r2, [r7, #20]
 80051b2:	621a      	str	r2, [r3, #32]
}
 80051b4:	bf00      	nop
 80051b6:	371c      	adds	r7, #28
 80051b8:	46bd      	mov	sp, r7
 80051ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051be:	4770      	bx	lr
 80051c0:	40012c00 	.word	0x40012c00
 80051c4:	40013400 	.word	0x40013400

080051c8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80051c8:	b480      	push	{r7}
 80051ca:	b085      	sub	sp, #20
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
 80051d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	689b      	ldr	r3, [r3, #8]
 80051d6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051de:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80051e0:	683a      	ldr	r2, [r7, #0]
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	4313      	orrs	r3, r2
 80051e6:	f043 0307 	orr.w	r3, r3, #7
 80051ea:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	68fa      	ldr	r2, [r7, #12]
 80051f0:	609a      	str	r2, [r3, #8]
}
 80051f2:	bf00      	nop
 80051f4:	3714      	adds	r7, #20
 80051f6:	46bd      	mov	sp, r7
 80051f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fc:	4770      	bx	lr

080051fe <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80051fe:	b480      	push	{r7}
 8005200:	b087      	sub	sp, #28
 8005202:	af00      	add	r7, sp, #0
 8005204:	60f8      	str	r0, [r7, #12]
 8005206:	60b9      	str	r1, [r7, #8]
 8005208:	607a      	str	r2, [r7, #4]
 800520a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	689b      	ldr	r3, [r3, #8]
 8005210:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005212:	697b      	ldr	r3, [r7, #20]
 8005214:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005218:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	021a      	lsls	r2, r3, #8
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	431a      	orrs	r2, r3
 8005222:	68bb      	ldr	r3, [r7, #8]
 8005224:	4313      	orrs	r3, r2
 8005226:	697a      	ldr	r2, [r7, #20]
 8005228:	4313      	orrs	r3, r2
 800522a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	697a      	ldr	r2, [r7, #20]
 8005230:	609a      	str	r2, [r3, #8]
}
 8005232:	bf00      	nop
 8005234:	371c      	adds	r7, #28
 8005236:	46bd      	mov	sp, r7
 8005238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523c:	4770      	bx	lr

0800523e <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800523e:	b480      	push	{r7}
 8005240:	b087      	sub	sp, #28
 8005242:	af00      	add	r7, sp, #0
 8005244:	60f8      	str	r0, [r7, #12]
 8005246:	60b9      	str	r1, [r7, #8]
 8005248:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800524a:	68bb      	ldr	r3, [r7, #8]
 800524c:	f003 031f 	and.w	r3, r3, #31
 8005250:	2201      	movs	r2, #1
 8005252:	fa02 f303 	lsl.w	r3, r2, r3
 8005256:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	6a1a      	ldr	r2, [r3, #32]
 800525c:	697b      	ldr	r3, [r7, #20]
 800525e:	43db      	mvns	r3, r3
 8005260:	401a      	ands	r2, r3
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	6a1a      	ldr	r2, [r3, #32]
 800526a:	68bb      	ldr	r3, [r7, #8]
 800526c:	f003 031f 	and.w	r3, r3, #31
 8005270:	6879      	ldr	r1, [r7, #4]
 8005272:	fa01 f303 	lsl.w	r3, r1, r3
 8005276:	431a      	orrs	r2, r3
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	621a      	str	r2, [r3, #32]
}
 800527c:	bf00      	nop
 800527e:	371c      	adds	r7, #28
 8005280:	46bd      	mov	sp, r7
 8005282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005286:	4770      	bx	lr

08005288 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005288:	b480      	push	{r7}
 800528a:	b085      	sub	sp, #20
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
 8005290:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005298:	2b01      	cmp	r3, #1
 800529a:	d101      	bne.n	80052a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800529c:	2302      	movs	r3, #2
 800529e:	e068      	b.n	8005372 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2201      	movs	r2, #1
 80052a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2202      	movs	r2, #2
 80052ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a2e      	ldr	r2, [pc, #184]	@ (8005380 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d004      	beq.n	80052d4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a2d      	ldr	r2, [pc, #180]	@ (8005384 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d108      	bne.n	80052e6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80052da:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	68fa      	ldr	r2, [r7, #12]
 80052e2:	4313      	orrs	r3, r2
 80052e4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052ec:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	68fa      	ldr	r2, [r7, #12]
 80052f4:	4313      	orrs	r3, r2
 80052f6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	68fa      	ldr	r2, [r7, #12]
 80052fe:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4a1e      	ldr	r2, [pc, #120]	@ (8005380 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d01d      	beq.n	8005346 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005312:	d018      	beq.n	8005346 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a1b      	ldr	r2, [pc, #108]	@ (8005388 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d013      	beq.n	8005346 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4a1a      	ldr	r2, [pc, #104]	@ (800538c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d00e      	beq.n	8005346 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4a18      	ldr	r2, [pc, #96]	@ (8005390 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d009      	beq.n	8005346 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4a13      	ldr	r2, [pc, #76]	@ (8005384 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d004      	beq.n	8005346 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a14      	ldr	r2, [pc, #80]	@ (8005394 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d10c      	bne.n	8005360 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800534c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	689b      	ldr	r3, [r3, #8]
 8005352:	68ba      	ldr	r2, [r7, #8]
 8005354:	4313      	orrs	r3, r2
 8005356:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	68ba      	ldr	r2, [r7, #8]
 800535e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2201      	movs	r2, #1
 8005364:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2200      	movs	r2, #0
 800536c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005370:	2300      	movs	r3, #0
}
 8005372:	4618      	mov	r0, r3
 8005374:	3714      	adds	r7, #20
 8005376:	46bd      	mov	sp, r7
 8005378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537c:	4770      	bx	lr
 800537e:	bf00      	nop
 8005380:	40012c00 	.word	0x40012c00
 8005384:	40013400 	.word	0x40013400
 8005388:	40000400 	.word	0x40000400
 800538c:	40000800 	.word	0x40000800
 8005390:	40000c00 	.word	0x40000c00
 8005394:	40014000 	.word	0x40014000

08005398 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005398:	b480      	push	{r7}
 800539a:	b083      	sub	sp, #12
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80053a0:	bf00      	nop
 80053a2:	370c      	adds	r7, #12
 80053a4:	46bd      	mov	sp, r7
 80053a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053aa:	4770      	bx	lr

080053ac <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80053ac:	b480      	push	{r7}
 80053ae:	b083      	sub	sp, #12
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80053b4:	bf00      	nop
 80053b6:	370c      	adds	r7, #12
 80053b8:	46bd      	mov	sp, r7
 80053ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053be:	4770      	bx	lr

080053c0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80053c0:	b480      	push	{r7}
 80053c2:	b083      	sub	sp, #12
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80053c8:	bf00      	nop
 80053ca:	370c      	adds	r7, #12
 80053cc:	46bd      	mov	sp, r7
 80053ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d2:	4770      	bx	lr

080053d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b082      	sub	sp, #8
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d101      	bne.n	80053e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80053e2:	2301      	movs	r3, #1
 80053e4:	e040      	b.n	8005468 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d106      	bne.n	80053fc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2200      	movs	r2, #0
 80053f2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80053f6:	6878      	ldr	r0, [r7, #4]
 80053f8:	f7fc fd52 	bl	8001ea0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2224      	movs	r2, #36	@ 0x24
 8005400:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	681a      	ldr	r2, [r3, #0]
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f022 0201 	bic.w	r2, r2, #1
 8005410:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005416:	2b00      	cmp	r3, #0
 8005418:	d002      	beq.n	8005420 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800541a:	6878      	ldr	r0, [r7, #4]
 800541c:	f000 fb74 	bl	8005b08 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005420:	6878      	ldr	r0, [r7, #4]
 8005422:	f000 f8b9 	bl	8005598 <UART_SetConfig>
 8005426:	4603      	mov	r3, r0
 8005428:	2b01      	cmp	r3, #1
 800542a:	d101      	bne.n	8005430 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800542c:	2301      	movs	r3, #1
 800542e:	e01b      	b.n	8005468 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	685a      	ldr	r2, [r3, #4]
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800543e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	689a      	ldr	r2, [r3, #8]
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800544e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	681a      	ldr	r2, [r3, #0]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f042 0201 	orr.w	r2, r2, #1
 800545e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005460:	6878      	ldr	r0, [r7, #4]
 8005462:	f000 fbf3 	bl	8005c4c <UART_CheckIdleState>
 8005466:	4603      	mov	r3, r0
}
 8005468:	4618      	mov	r0, r3
 800546a:	3708      	adds	r7, #8
 800546c:	46bd      	mov	sp, r7
 800546e:	bd80      	pop	{r7, pc}

08005470 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b08a      	sub	sp, #40	@ 0x28
 8005474:	af02      	add	r7, sp, #8
 8005476:	60f8      	str	r0, [r7, #12]
 8005478:	60b9      	str	r1, [r7, #8]
 800547a:	603b      	str	r3, [r7, #0]
 800547c:	4613      	mov	r3, r2
 800547e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005484:	2b20      	cmp	r3, #32
 8005486:	f040 8081 	bne.w	800558c <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 800548a:	68bb      	ldr	r3, [r7, #8]
 800548c:	2b00      	cmp	r3, #0
 800548e:	d002      	beq.n	8005496 <HAL_UART_Transmit+0x26>
 8005490:	88fb      	ldrh	r3, [r7, #6]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d101      	bne.n	800549a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005496:	2301      	movs	r3, #1
 8005498:	e079      	b.n	800558e <HAL_UART_Transmit+0x11e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	2200      	movs	r2, #0
 800549e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	2221      	movs	r2, #33	@ 0x21
 80054a6:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80054a8:	f7fc fdf0 	bl	800208c <HAL_GetTick>
 80054ac:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	88fa      	ldrh	r2, [r7, #6]
 80054b2:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	88fa      	ldrh	r2, [r7, #6]
 80054ba:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	689b      	ldr	r3, [r3, #8]
 80054c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054c6:	d108      	bne.n	80054da <HAL_UART_Transmit+0x6a>
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	691b      	ldr	r3, [r3, #16]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d104      	bne.n	80054da <HAL_UART_Transmit+0x6a>
    {
      pdata8bits  = NULL;
 80054d0:	2300      	movs	r3, #0
 80054d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	61bb      	str	r3, [r7, #24]
 80054d8:	e003      	b.n	80054e2 <HAL_UART_Transmit+0x72>
    }
    else
    {
      pdata8bits  = pData;
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80054de:	2300      	movs	r3, #0
 80054e0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80054e2:	e038      	b.n	8005556 <HAL_UART_Transmit+0xe6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	9300      	str	r3, [sp, #0]
 80054e8:	697b      	ldr	r3, [r7, #20]
 80054ea:	2200      	movs	r2, #0
 80054ec:	2180      	movs	r1, #128	@ 0x80
 80054ee:	68f8      	ldr	r0, [r7, #12]
 80054f0:	f000 fc54 	bl	8005d9c <UART_WaitOnFlagUntilTimeout>
 80054f4:	4603      	mov	r3, r0
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d004      	beq.n	8005504 <HAL_UART_Transmit+0x94>
      {

        huart->gState = HAL_UART_STATE_READY;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	2220      	movs	r2, #32
 80054fe:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005500:	2303      	movs	r3, #3
 8005502:	e044      	b.n	800558e <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8005504:	69fb      	ldr	r3, [r7, #28]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d10b      	bne.n	8005522 <HAL_UART_Transmit+0xb2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800550a:	69bb      	ldr	r3, [r7, #24]
 800550c:	881b      	ldrh	r3, [r3, #0]
 800550e:	461a      	mov	r2, r3
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005518:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800551a:	69bb      	ldr	r3, [r7, #24]
 800551c:	3302      	adds	r3, #2
 800551e:	61bb      	str	r3, [r7, #24]
 8005520:	e007      	b.n	8005532 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005522:	69fb      	ldr	r3, [r7, #28]
 8005524:	781a      	ldrb	r2, [r3, #0]
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800552c:	69fb      	ldr	r3, [r7, #28]
 800552e:	3301      	adds	r3, #1
 8005530:	61fb      	str	r3, [r7, #28]
      }
      if ((huart->gState & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX)
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005536:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 800553a:	2b21      	cmp	r3, #33	@ 0x21
 800553c:	d109      	bne.n	8005552 <HAL_UART_Transmit+0xe2>
      {
        huart->TxXferCount--;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005544:	b29b      	uxth	r3, r3
 8005546:	3b01      	subs	r3, #1
 8005548:	b29a      	uxth	r2, r3
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
 8005550:	e001      	b.n	8005556 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        /* Process was aborted during the transmission */
        return HAL_ERROR;
 8005552:	2301      	movs	r3, #1
 8005554:	e01b      	b.n	800558e <HAL_UART_Transmit+0x11e>
    while (huart->TxXferCount > 0U)
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800555c:	b29b      	uxth	r3, r3
 800555e:	2b00      	cmp	r3, #0
 8005560:	d1c0      	bne.n	80054e4 <HAL_UART_Transmit+0x74>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	9300      	str	r3, [sp, #0]
 8005566:	697b      	ldr	r3, [r7, #20]
 8005568:	2200      	movs	r2, #0
 800556a:	2140      	movs	r1, #64	@ 0x40
 800556c:	68f8      	ldr	r0, [r7, #12]
 800556e:	f000 fc15 	bl	8005d9c <UART_WaitOnFlagUntilTimeout>
 8005572:	4603      	mov	r3, r0
 8005574:	2b00      	cmp	r3, #0
 8005576:	d004      	beq.n	8005582 <HAL_UART_Transmit+0x112>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2220      	movs	r2, #32
 800557c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800557e:	2303      	movs	r3, #3
 8005580:	e005      	b.n	800558e <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	2220      	movs	r2, #32
 8005586:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005588:	2300      	movs	r3, #0
 800558a:	e000      	b.n	800558e <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 800558c:	2302      	movs	r3, #2
  }
}
 800558e:	4618      	mov	r0, r3
 8005590:	3720      	adds	r7, #32
 8005592:	46bd      	mov	sp, r7
 8005594:	bd80      	pop	{r7, pc}
	...

08005598 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005598:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800559c:	b08a      	sub	sp, #40	@ 0x28
 800559e:	af00      	add	r7, sp, #0
 80055a0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80055a2:	2300      	movs	r3, #0
 80055a4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	689a      	ldr	r2, [r3, #8]
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	691b      	ldr	r3, [r3, #16]
 80055b0:	431a      	orrs	r2, r3
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	695b      	ldr	r3, [r3, #20]
 80055b6:	431a      	orrs	r2, r3
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	69db      	ldr	r3, [r3, #28]
 80055bc:	4313      	orrs	r3, r2
 80055be:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	681a      	ldr	r2, [r3, #0]
 80055c6:	4ba4      	ldr	r3, [pc, #656]	@ (8005858 <UART_SetConfig+0x2c0>)
 80055c8:	4013      	ands	r3, r2
 80055ca:	68fa      	ldr	r2, [r7, #12]
 80055cc:	6812      	ldr	r2, [r2, #0]
 80055ce:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80055d0:	430b      	orrs	r3, r1
 80055d2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	685b      	ldr	r3, [r3, #4]
 80055da:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	68da      	ldr	r2, [r3, #12]
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	430a      	orrs	r2, r1
 80055e8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	699b      	ldr	r3, [r3, #24]
 80055ee:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	4a99      	ldr	r2, [pc, #612]	@ (800585c <UART_SetConfig+0x2c4>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d004      	beq.n	8005604 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	6a1b      	ldr	r3, [r3, #32]
 80055fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005600:	4313      	orrs	r3, r2
 8005602:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	689b      	ldr	r3, [r3, #8]
 800560a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005614:	430a      	orrs	r2, r1
 8005616:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	4a90      	ldr	r2, [pc, #576]	@ (8005860 <UART_SetConfig+0x2c8>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d126      	bne.n	8005670 <UART_SetConfig+0xd8>
 8005622:	4b90      	ldr	r3, [pc, #576]	@ (8005864 <UART_SetConfig+0x2cc>)
 8005624:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005628:	f003 0303 	and.w	r3, r3, #3
 800562c:	2b03      	cmp	r3, #3
 800562e:	d81b      	bhi.n	8005668 <UART_SetConfig+0xd0>
 8005630:	a201      	add	r2, pc, #4	@ (adr r2, 8005638 <UART_SetConfig+0xa0>)
 8005632:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005636:	bf00      	nop
 8005638:	08005649 	.word	0x08005649
 800563c:	08005659 	.word	0x08005659
 8005640:	08005651 	.word	0x08005651
 8005644:	08005661 	.word	0x08005661
 8005648:	2301      	movs	r3, #1
 800564a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800564e:	e116      	b.n	800587e <UART_SetConfig+0x2e6>
 8005650:	2302      	movs	r3, #2
 8005652:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005656:	e112      	b.n	800587e <UART_SetConfig+0x2e6>
 8005658:	2304      	movs	r3, #4
 800565a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800565e:	e10e      	b.n	800587e <UART_SetConfig+0x2e6>
 8005660:	2308      	movs	r3, #8
 8005662:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005666:	e10a      	b.n	800587e <UART_SetConfig+0x2e6>
 8005668:	2310      	movs	r3, #16
 800566a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800566e:	e106      	b.n	800587e <UART_SetConfig+0x2e6>
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	4a7c      	ldr	r2, [pc, #496]	@ (8005868 <UART_SetConfig+0x2d0>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d138      	bne.n	80056ec <UART_SetConfig+0x154>
 800567a:	4b7a      	ldr	r3, [pc, #488]	@ (8005864 <UART_SetConfig+0x2cc>)
 800567c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005680:	f003 030c 	and.w	r3, r3, #12
 8005684:	2b0c      	cmp	r3, #12
 8005686:	d82d      	bhi.n	80056e4 <UART_SetConfig+0x14c>
 8005688:	a201      	add	r2, pc, #4	@ (adr r2, 8005690 <UART_SetConfig+0xf8>)
 800568a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800568e:	bf00      	nop
 8005690:	080056c5 	.word	0x080056c5
 8005694:	080056e5 	.word	0x080056e5
 8005698:	080056e5 	.word	0x080056e5
 800569c:	080056e5 	.word	0x080056e5
 80056a0:	080056d5 	.word	0x080056d5
 80056a4:	080056e5 	.word	0x080056e5
 80056a8:	080056e5 	.word	0x080056e5
 80056ac:	080056e5 	.word	0x080056e5
 80056b0:	080056cd 	.word	0x080056cd
 80056b4:	080056e5 	.word	0x080056e5
 80056b8:	080056e5 	.word	0x080056e5
 80056bc:	080056e5 	.word	0x080056e5
 80056c0:	080056dd 	.word	0x080056dd
 80056c4:	2300      	movs	r3, #0
 80056c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80056ca:	e0d8      	b.n	800587e <UART_SetConfig+0x2e6>
 80056cc:	2302      	movs	r3, #2
 80056ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80056d2:	e0d4      	b.n	800587e <UART_SetConfig+0x2e6>
 80056d4:	2304      	movs	r3, #4
 80056d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80056da:	e0d0      	b.n	800587e <UART_SetConfig+0x2e6>
 80056dc:	2308      	movs	r3, #8
 80056de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80056e2:	e0cc      	b.n	800587e <UART_SetConfig+0x2e6>
 80056e4:	2310      	movs	r3, #16
 80056e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80056ea:	e0c8      	b.n	800587e <UART_SetConfig+0x2e6>
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	4a5e      	ldr	r2, [pc, #376]	@ (800586c <UART_SetConfig+0x2d4>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d125      	bne.n	8005742 <UART_SetConfig+0x1aa>
 80056f6:	4b5b      	ldr	r3, [pc, #364]	@ (8005864 <UART_SetConfig+0x2cc>)
 80056f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056fc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005700:	2b30      	cmp	r3, #48	@ 0x30
 8005702:	d016      	beq.n	8005732 <UART_SetConfig+0x19a>
 8005704:	2b30      	cmp	r3, #48	@ 0x30
 8005706:	d818      	bhi.n	800573a <UART_SetConfig+0x1a2>
 8005708:	2b20      	cmp	r3, #32
 800570a:	d00a      	beq.n	8005722 <UART_SetConfig+0x18a>
 800570c:	2b20      	cmp	r3, #32
 800570e:	d814      	bhi.n	800573a <UART_SetConfig+0x1a2>
 8005710:	2b00      	cmp	r3, #0
 8005712:	d002      	beq.n	800571a <UART_SetConfig+0x182>
 8005714:	2b10      	cmp	r3, #16
 8005716:	d008      	beq.n	800572a <UART_SetConfig+0x192>
 8005718:	e00f      	b.n	800573a <UART_SetConfig+0x1a2>
 800571a:	2300      	movs	r3, #0
 800571c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005720:	e0ad      	b.n	800587e <UART_SetConfig+0x2e6>
 8005722:	2302      	movs	r3, #2
 8005724:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005728:	e0a9      	b.n	800587e <UART_SetConfig+0x2e6>
 800572a:	2304      	movs	r3, #4
 800572c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005730:	e0a5      	b.n	800587e <UART_SetConfig+0x2e6>
 8005732:	2308      	movs	r3, #8
 8005734:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005738:	e0a1      	b.n	800587e <UART_SetConfig+0x2e6>
 800573a:	2310      	movs	r3, #16
 800573c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005740:	e09d      	b.n	800587e <UART_SetConfig+0x2e6>
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	4a4a      	ldr	r2, [pc, #296]	@ (8005870 <UART_SetConfig+0x2d8>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d125      	bne.n	8005798 <UART_SetConfig+0x200>
 800574c:	4b45      	ldr	r3, [pc, #276]	@ (8005864 <UART_SetConfig+0x2cc>)
 800574e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005752:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005756:	2bc0      	cmp	r3, #192	@ 0xc0
 8005758:	d016      	beq.n	8005788 <UART_SetConfig+0x1f0>
 800575a:	2bc0      	cmp	r3, #192	@ 0xc0
 800575c:	d818      	bhi.n	8005790 <UART_SetConfig+0x1f8>
 800575e:	2b80      	cmp	r3, #128	@ 0x80
 8005760:	d00a      	beq.n	8005778 <UART_SetConfig+0x1e0>
 8005762:	2b80      	cmp	r3, #128	@ 0x80
 8005764:	d814      	bhi.n	8005790 <UART_SetConfig+0x1f8>
 8005766:	2b00      	cmp	r3, #0
 8005768:	d002      	beq.n	8005770 <UART_SetConfig+0x1d8>
 800576a:	2b40      	cmp	r3, #64	@ 0x40
 800576c:	d008      	beq.n	8005780 <UART_SetConfig+0x1e8>
 800576e:	e00f      	b.n	8005790 <UART_SetConfig+0x1f8>
 8005770:	2300      	movs	r3, #0
 8005772:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005776:	e082      	b.n	800587e <UART_SetConfig+0x2e6>
 8005778:	2302      	movs	r3, #2
 800577a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800577e:	e07e      	b.n	800587e <UART_SetConfig+0x2e6>
 8005780:	2304      	movs	r3, #4
 8005782:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005786:	e07a      	b.n	800587e <UART_SetConfig+0x2e6>
 8005788:	2308      	movs	r3, #8
 800578a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800578e:	e076      	b.n	800587e <UART_SetConfig+0x2e6>
 8005790:	2310      	movs	r3, #16
 8005792:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005796:	e072      	b.n	800587e <UART_SetConfig+0x2e6>
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4a35      	ldr	r2, [pc, #212]	@ (8005874 <UART_SetConfig+0x2dc>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d12a      	bne.n	80057f8 <UART_SetConfig+0x260>
 80057a2:	4b30      	ldr	r3, [pc, #192]	@ (8005864 <UART_SetConfig+0x2cc>)
 80057a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057a8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057ac:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80057b0:	d01a      	beq.n	80057e8 <UART_SetConfig+0x250>
 80057b2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80057b6:	d81b      	bhi.n	80057f0 <UART_SetConfig+0x258>
 80057b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057bc:	d00c      	beq.n	80057d8 <UART_SetConfig+0x240>
 80057be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057c2:	d815      	bhi.n	80057f0 <UART_SetConfig+0x258>
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d003      	beq.n	80057d0 <UART_SetConfig+0x238>
 80057c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057cc:	d008      	beq.n	80057e0 <UART_SetConfig+0x248>
 80057ce:	e00f      	b.n	80057f0 <UART_SetConfig+0x258>
 80057d0:	2300      	movs	r3, #0
 80057d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057d6:	e052      	b.n	800587e <UART_SetConfig+0x2e6>
 80057d8:	2302      	movs	r3, #2
 80057da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057de:	e04e      	b.n	800587e <UART_SetConfig+0x2e6>
 80057e0:	2304      	movs	r3, #4
 80057e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057e6:	e04a      	b.n	800587e <UART_SetConfig+0x2e6>
 80057e8:	2308      	movs	r3, #8
 80057ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057ee:	e046      	b.n	800587e <UART_SetConfig+0x2e6>
 80057f0:	2310      	movs	r3, #16
 80057f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057f6:	e042      	b.n	800587e <UART_SetConfig+0x2e6>
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4a17      	ldr	r2, [pc, #92]	@ (800585c <UART_SetConfig+0x2c4>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d13a      	bne.n	8005878 <UART_SetConfig+0x2e0>
 8005802:	4b18      	ldr	r3, [pc, #96]	@ (8005864 <UART_SetConfig+0x2cc>)
 8005804:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005808:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800580c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005810:	d01a      	beq.n	8005848 <UART_SetConfig+0x2b0>
 8005812:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005816:	d81b      	bhi.n	8005850 <UART_SetConfig+0x2b8>
 8005818:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800581c:	d00c      	beq.n	8005838 <UART_SetConfig+0x2a0>
 800581e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005822:	d815      	bhi.n	8005850 <UART_SetConfig+0x2b8>
 8005824:	2b00      	cmp	r3, #0
 8005826:	d003      	beq.n	8005830 <UART_SetConfig+0x298>
 8005828:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800582c:	d008      	beq.n	8005840 <UART_SetConfig+0x2a8>
 800582e:	e00f      	b.n	8005850 <UART_SetConfig+0x2b8>
 8005830:	2300      	movs	r3, #0
 8005832:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005836:	e022      	b.n	800587e <UART_SetConfig+0x2e6>
 8005838:	2302      	movs	r3, #2
 800583a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800583e:	e01e      	b.n	800587e <UART_SetConfig+0x2e6>
 8005840:	2304      	movs	r3, #4
 8005842:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005846:	e01a      	b.n	800587e <UART_SetConfig+0x2e6>
 8005848:	2308      	movs	r3, #8
 800584a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800584e:	e016      	b.n	800587e <UART_SetConfig+0x2e6>
 8005850:	2310      	movs	r3, #16
 8005852:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005856:	e012      	b.n	800587e <UART_SetConfig+0x2e6>
 8005858:	efff69f3 	.word	0xefff69f3
 800585c:	40008000 	.word	0x40008000
 8005860:	40013800 	.word	0x40013800
 8005864:	40021000 	.word	0x40021000
 8005868:	40004400 	.word	0x40004400
 800586c:	40004800 	.word	0x40004800
 8005870:	40004c00 	.word	0x40004c00
 8005874:	40005000 	.word	0x40005000
 8005878:	2310      	movs	r3, #16
 800587a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	4a9f      	ldr	r2, [pc, #636]	@ (8005b00 <UART_SetConfig+0x568>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d17a      	bne.n	800597e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005888:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800588c:	2b08      	cmp	r3, #8
 800588e:	d824      	bhi.n	80058da <UART_SetConfig+0x342>
 8005890:	a201      	add	r2, pc, #4	@ (adr r2, 8005898 <UART_SetConfig+0x300>)
 8005892:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005896:	bf00      	nop
 8005898:	080058bd 	.word	0x080058bd
 800589c:	080058db 	.word	0x080058db
 80058a0:	080058c5 	.word	0x080058c5
 80058a4:	080058db 	.word	0x080058db
 80058a8:	080058cb 	.word	0x080058cb
 80058ac:	080058db 	.word	0x080058db
 80058b0:	080058db 	.word	0x080058db
 80058b4:	080058db 	.word	0x080058db
 80058b8:	080058d3 	.word	0x080058d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80058bc:	f7fd fcc2 	bl	8003244 <HAL_RCC_GetPCLK1Freq>
 80058c0:	61f8      	str	r0, [r7, #28]
        break;
 80058c2:	e010      	b.n	80058e6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80058c4:	4b8f      	ldr	r3, [pc, #572]	@ (8005b04 <UART_SetConfig+0x56c>)
 80058c6:	61fb      	str	r3, [r7, #28]
        break;
 80058c8:	e00d      	b.n	80058e6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80058ca:	f7fd fc23 	bl	8003114 <HAL_RCC_GetSysClockFreq>
 80058ce:	61f8      	str	r0, [r7, #28]
        break;
 80058d0:	e009      	b.n	80058e6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80058d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80058d6:	61fb      	str	r3, [r7, #28]
        break;
 80058d8:	e005      	b.n	80058e6 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80058da:	2300      	movs	r3, #0
 80058dc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80058de:	2301      	movs	r3, #1
 80058e0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80058e4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80058e6:	69fb      	ldr	r3, [r7, #28]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	f000 80fb 	beq.w	8005ae4 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	685a      	ldr	r2, [r3, #4]
 80058f2:	4613      	mov	r3, r2
 80058f4:	005b      	lsls	r3, r3, #1
 80058f6:	4413      	add	r3, r2
 80058f8:	69fa      	ldr	r2, [r7, #28]
 80058fa:	429a      	cmp	r2, r3
 80058fc:	d305      	bcc.n	800590a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	685b      	ldr	r3, [r3, #4]
 8005902:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005904:	69fa      	ldr	r2, [r7, #28]
 8005906:	429a      	cmp	r2, r3
 8005908:	d903      	bls.n	8005912 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800590a:	2301      	movs	r3, #1
 800590c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005910:	e0e8      	b.n	8005ae4 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005912:	69fb      	ldr	r3, [r7, #28]
 8005914:	2200      	movs	r2, #0
 8005916:	461c      	mov	r4, r3
 8005918:	4615      	mov	r5, r2
 800591a:	f04f 0200 	mov.w	r2, #0
 800591e:	f04f 0300 	mov.w	r3, #0
 8005922:	022b      	lsls	r3, r5, #8
 8005924:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005928:	0222      	lsls	r2, r4, #8
 800592a:	68f9      	ldr	r1, [r7, #12]
 800592c:	6849      	ldr	r1, [r1, #4]
 800592e:	0849      	lsrs	r1, r1, #1
 8005930:	2000      	movs	r0, #0
 8005932:	4688      	mov	r8, r1
 8005934:	4681      	mov	r9, r0
 8005936:	eb12 0a08 	adds.w	sl, r2, r8
 800593a:	eb43 0b09 	adc.w	fp, r3, r9
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	685b      	ldr	r3, [r3, #4]
 8005942:	2200      	movs	r2, #0
 8005944:	603b      	str	r3, [r7, #0]
 8005946:	607a      	str	r2, [r7, #4]
 8005948:	e9d7 2300 	ldrd	r2, r3, [r7]
 800594c:	4650      	mov	r0, sl
 800594e:	4659      	mov	r1, fp
 8005950:	f7fb f99a 	bl	8000c88 <__aeabi_uldivmod>
 8005954:	4602      	mov	r2, r0
 8005956:	460b      	mov	r3, r1
 8005958:	4613      	mov	r3, r2
 800595a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800595c:	69bb      	ldr	r3, [r7, #24]
 800595e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005962:	d308      	bcc.n	8005976 <UART_SetConfig+0x3de>
 8005964:	69bb      	ldr	r3, [r7, #24]
 8005966:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800596a:	d204      	bcs.n	8005976 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	69ba      	ldr	r2, [r7, #24]
 8005972:	60da      	str	r2, [r3, #12]
 8005974:	e0b6      	b.n	8005ae4 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005976:	2301      	movs	r3, #1
 8005978:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800597c:	e0b2      	b.n	8005ae4 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	69db      	ldr	r3, [r3, #28]
 8005982:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005986:	d15e      	bne.n	8005a46 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005988:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800598c:	2b08      	cmp	r3, #8
 800598e:	d828      	bhi.n	80059e2 <UART_SetConfig+0x44a>
 8005990:	a201      	add	r2, pc, #4	@ (adr r2, 8005998 <UART_SetConfig+0x400>)
 8005992:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005996:	bf00      	nop
 8005998:	080059bd 	.word	0x080059bd
 800599c:	080059c5 	.word	0x080059c5
 80059a0:	080059cd 	.word	0x080059cd
 80059a4:	080059e3 	.word	0x080059e3
 80059a8:	080059d3 	.word	0x080059d3
 80059ac:	080059e3 	.word	0x080059e3
 80059b0:	080059e3 	.word	0x080059e3
 80059b4:	080059e3 	.word	0x080059e3
 80059b8:	080059db 	.word	0x080059db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80059bc:	f7fd fc42 	bl	8003244 <HAL_RCC_GetPCLK1Freq>
 80059c0:	61f8      	str	r0, [r7, #28]
        break;
 80059c2:	e014      	b.n	80059ee <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80059c4:	f7fd fc54 	bl	8003270 <HAL_RCC_GetPCLK2Freq>
 80059c8:	61f8      	str	r0, [r7, #28]
        break;
 80059ca:	e010      	b.n	80059ee <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80059cc:	4b4d      	ldr	r3, [pc, #308]	@ (8005b04 <UART_SetConfig+0x56c>)
 80059ce:	61fb      	str	r3, [r7, #28]
        break;
 80059d0:	e00d      	b.n	80059ee <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80059d2:	f7fd fb9f 	bl	8003114 <HAL_RCC_GetSysClockFreq>
 80059d6:	61f8      	str	r0, [r7, #28]
        break;
 80059d8:	e009      	b.n	80059ee <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80059da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80059de:	61fb      	str	r3, [r7, #28]
        break;
 80059e0:	e005      	b.n	80059ee <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80059e2:	2300      	movs	r3, #0
 80059e4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80059e6:	2301      	movs	r3, #1
 80059e8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80059ec:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80059ee:	69fb      	ldr	r3, [r7, #28]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d077      	beq.n	8005ae4 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80059f4:	69fb      	ldr	r3, [r7, #28]
 80059f6:	005a      	lsls	r2, r3, #1
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	685b      	ldr	r3, [r3, #4]
 80059fc:	085b      	lsrs	r3, r3, #1
 80059fe:	441a      	add	r2, r3
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a08:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005a0a:	69bb      	ldr	r3, [r7, #24]
 8005a0c:	2b0f      	cmp	r3, #15
 8005a0e:	d916      	bls.n	8005a3e <UART_SetConfig+0x4a6>
 8005a10:	69bb      	ldr	r3, [r7, #24]
 8005a12:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a16:	d212      	bcs.n	8005a3e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005a18:	69bb      	ldr	r3, [r7, #24]
 8005a1a:	b29b      	uxth	r3, r3
 8005a1c:	f023 030f 	bic.w	r3, r3, #15
 8005a20:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005a22:	69bb      	ldr	r3, [r7, #24]
 8005a24:	085b      	lsrs	r3, r3, #1
 8005a26:	b29b      	uxth	r3, r3
 8005a28:	f003 0307 	and.w	r3, r3, #7
 8005a2c:	b29a      	uxth	r2, r3
 8005a2e:	8afb      	ldrh	r3, [r7, #22]
 8005a30:	4313      	orrs	r3, r2
 8005a32:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	8afa      	ldrh	r2, [r7, #22]
 8005a3a:	60da      	str	r2, [r3, #12]
 8005a3c:	e052      	b.n	8005ae4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005a44:	e04e      	b.n	8005ae4 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005a46:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005a4a:	2b08      	cmp	r3, #8
 8005a4c:	d827      	bhi.n	8005a9e <UART_SetConfig+0x506>
 8005a4e:	a201      	add	r2, pc, #4	@ (adr r2, 8005a54 <UART_SetConfig+0x4bc>)
 8005a50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a54:	08005a79 	.word	0x08005a79
 8005a58:	08005a81 	.word	0x08005a81
 8005a5c:	08005a89 	.word	0x08005a89
 8005a60:	08005a9f 	.word	0x08005a9f
 8005a64:	08005a8f 	.word	0x08005a8f
 8005a68:	08005a9f 	.word	0x08005a9f
 8005a6c:	08005a9f 	.word	0x08005a9f
 8005a70:	08005a9f 	.word	0x08005a9f
 8005a74:	08005a97 	.word	0x08005a97
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a78:	f7fd fbe4 	bl	8003244 <HAL_RCC_GetPCLK1Freq>
 8005a7c:	61f8      	str	r0, [r7, #28]
        break;
 8005a7e:	e014      	b.n	8005aaa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005a80:	f7fd fbf6 	bl	8003270 <HAL_RCC_GetPCLK2Freq>
 8005a84:	61f8      	str	r0, [r7, #28]
        break;
 8005a86:	e010      	b.n	8005aaa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a88:	4b1e      	ldr	r3, [pc, #120]	@ (8005b04 <UART_SetConfig+0x56c>)
 8005a8a:	61fb      	str	r3, [r7, #28]
        break;
 8005a8c:	e00d      	b.n	8005aaa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a8e:	f7fd fb41 	bl	8003114 <HAL_RCC_GetSysClockFreq>
 8005a92:	61f8      	str	r0, [r7, #28]
        break;
 8005a94:	e009      	b.n	8005aaa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a9a:	61fb      	str	r3, [r7, #28]
        break;
 8005a9c:	e005      	b.n	8005aaa <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005aa8:	bf00      	nop
    }

    if (pclk != 0U)
 8005aaa:	69fb      	ldr	r3, [r7, #28]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d019      	beq.n	8005ae4 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	085a      	lsrs	r2, r3, #1
 8005ab6:	69fb      	ldr	r3, [r7, #28]
 8005ab8:	441a      	add	r2, r3
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	685b      	ldr	r3, [r3, #4]
 8005abe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ac2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005ac4:	69bb      	ldr	r3, [r7, #24]
 8005ac6:	2b0f      	cmp	r3, #15
 8005ac8:	d909      	bls.n	8005ade <UART_SetConfig+0x546>
 8005aca:	69bb      	ldr	r3, [r7, #24]
 8005acc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ad0:	d205      	bcs.n	8005ade <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005ad2:	69bb      	ldr	r3, [r7, #24]
 8005ad4:	b29a      	uxth	r2, r3
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	60da      	str	r2, [r3, #12]
 8005adc:	e002      	b.n	8005ae4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005ade:	2301      	movs	r3, #1
 8005ae0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	2200      	movs	r2, #0
 8005aee:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005af0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005af4:	4618      	mov	r0, r3
 8005af6:	3728      	adds	r7, #40	@ 0x28
 8005af8:	46bd      	mov	sp, r7
 8005afa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005afe:	bf00      	nop
 8005b00:	40008000 	.word	0x40008000
 8005b04:	00f42400 	.word	0x00f42400

08005b08 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005b08:	b480      	push	{r7}
 8005b0a:	b083      	sub	sp, #12
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b14:	f003 0308 	and.w	r3, r3, #8
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d00a      	beq.n	8005b32 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	685b      	ldr	r3, [r3, #4]
 8005b22:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	430a      	orrs	r2, r1
 8005b30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b36:	f003 0301 	and.w	r3, r3, #1
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d00a      	beq.n	8005b54 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	685b      	ldr	r3, [r3, #4]
 8005b44:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	430a      	orrs	r2, r1
 8005b52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b58:	f003 0302 	and.w	r3, r3, #2
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d00a      	beq.n	8005b76 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	685b      	ldr	r3, [r3, #4]
 8005b66:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	430a      	orrs	r2, r1
 8005b74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b7a:	f003 0304 	and.w	r3, r3, #4
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d00a      	beq.n	8005b98 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	685b      	ldr	r3, [r3, #4]
 8005b88:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	430a      	orrs	r2, r1
 8005b96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b9c:	f003 0310 	and.w	r3, r3, #16
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d00a      	beq.n	8005bba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	689b      	ldr	r3, [r3, #8]
 8005baa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	430a      	orrs	r2, r1
 8005bb8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bbe:	f003 0320 	and.w	r3, r3, #32
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d00a      	beq.n	8005bdc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	689b      	ldr	r3, [r3, #8]
 8005bcc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	430a      	orrs	r2, r1
 8005bda:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005be0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d01a      	beq.n	8005c1e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	685b      	ldr	r3, [r3, #4]
 8005bee:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	430a      	orrs	r2, r1
 8005bfc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c02:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005c06:	d10a      	bne.n	8005c1e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	685b      	ldr	r3, [r3, #4]
 8005c0e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	430a      	orrs	r2, r1
 8005c1c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d00a      	beq.n	8005c40 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	685b      	ldr	r3, [r3, #4]
 8005c30:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	430a      	orrs	r2, r1
 8005c3e:	605a      	str	r2, [r3, #4]
  }
}
 8005c40:	bf00      	nop
 8005c42:	370c      	adds	r7, #12
 8005c44:	46bd      	mov	sp, r7
 8005c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4a:	4770      	bx	lr

08005c4c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b098      	sub	sp, #96	@ 0x60
 8005c50:	af02      	add	r7, sp, #8
 8005c52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2200      	movs	r2, #0
 8005c58:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005c5c:	f7fc fa16 	bl	800208c <HAL_GetTick>
 8005c60:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f003 0308 	and.w	r3, r3, #8
 8005c6c:	2b08      	cmp	r3, #8
 8005c6e:	d12e      	bne.n	8005cce <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005c70:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005c74:	9300      	str	r3, [sp, #0]
 8005c76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005c78:	2200      	movs	r2, #0
 8005c7a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005c7e:	6878      	ldr	r0, [r7, #4]
 8005c80:	f000 f88c 	bl	8005d9c <UART_WaitOnFlagUntilTimeout>
 8005c84:	4603      	mov	r3, r0
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d021      	beq.n	8005cce <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c92:	e853 3f00 	ldrex	r3, [r3]
 8005c96:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005c98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c9a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c9e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	461a      	mov	r2, r3
 8005ca6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ca8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005caa:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005cae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005cb0:	e841 2300 	strex	r3, r2, [r1]
 8005cb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005cb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d1e6      	bne.n	8005c8a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2220      	movs	r2, #32
 8005cc0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005cca:	2303      	movs	r3, #3
 8005ccc:	e062      	b.n	8005d94 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f003 0304 	and.w	r3, r3, #4
 8005cd8:	2b04      	cmp	r3, #4
 8005cda:	d149      	bne.n	8005d70 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005cdc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005ce0:	9300      	str	r3, [sp, #0]
 8005ce2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005cea:	6878      	ldr	r0, [r7, #4]
 8005cec:	f000 f856 	bl	8005d9c <UART_WaitOnFlagUntilTimeout>
 8005cf0:	4603      	mov	r3, r0
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d03c      	beq.n	8005d70 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cfe:	e853 3f00 	ldrex	r3, [r3]
 8005d02:	623b      	str	r3, [r7, #32]
   return(result);
 8005d04:	6a3b      	ldr	r3, [r7, #32]
 8005d06:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	461a      	mov	r2, r3
 8005d12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d14:	633b      	str	r3, [r7, #48]	@ 0x30
 8005d16:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d18:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005d1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d1c:	e841 2300 	strex	r3, r2, [r1]
 8005d20:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005d22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d1e6      	bne.n	8005cf6 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	3308      	adds	r3, #8
 8005d2e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d30:	693b      	ldr	r3, [r7, #16]
 8005d32:	e853 3f00 	ldrex	r3, [r3]
 8005d36:	60fb      	str	r3, [r7, #12]
   return(result);
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	f023 0301 	bic.w	r3, r3, #1
 8005d3e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	3308      	adds	r3, #8
 8005d46:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005d48:	61fa      	str	r2, [r7, #28]
 8005d4a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d4c:	69b9      	ldr	r1, [r7, #24]
 8005d4e:	69fa      	ldr	r2, [r7, #28]
 8005d50:	e841 2300 	strex	r3, r2, [r1]
 8005d54:	617b      	str	r3, [r7, #20]
   return(result);
 8005d56:	697b      	ldr	r3, [r7, #20]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d1e5      	bne.n	8005d28 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2220      	movs	r2, #32
 8005d60:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2200      	movs	r2, #0
 8005d68:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005d6c:	2303      	movs	r3, #3
 8005d6e:	e011      	b.n	8005d94 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2220      	movs	r2, #32
 8005d74:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	2220      	movs	r2, #32
 8005d7a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	2200      	movs	r2, #0
 8005d82:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2200      	movs	r2, #0
 8005d88:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005d92:	2300      	movs	r3, #0
}
 8005d94:	4618      	mov	r0, r3
 8005d96:	3758      	adds	r7, #88	@ 0x58
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	bd80      	pop	{r7, pc}

08005d9c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b084      	sub	sp, #16
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	60f8      	str	r0, [r7, #12]
 8005da4:	60b9      	str	r1, [r7, #8]
 8005da6:	603b      	str	r3, [r7, #0]
 8005da8:	4613      	mov	r3, r2
 8005daa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005dac:	e04f      	b.n	8005e4e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005dae:	69bb      	ldr	r3, [r7, #24]
 8005db0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005db4:	d04b      	beq.n	8005e4e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005db6:	f7fc f969 	bl	800208c <HAL_GetTick>
 8005dba:	4602      	mov	r2, r0
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	1ad3      	subs	r3, r2, r3
 8005dc0:	69ba      	ldr	r2, [r7, #24]
 8005dc2:	429a      	cmp	r2, r3
 8005dc4:	d302      	bcc.n	8005dcc <UART_WaitOnFlagUntilTimeout+0x30>
 8005dc6:	69bb      	ldr	r3, [r7, #24]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d101      	bne.n	8005dd0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005dcc:	2303      	movs	r3, #3
 8005dce:	e04e      	b.n	8005e6e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f003 0304 	and.w	r3, r3, #4
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d037      	beq.n	8005e4e <UART_WaitOnFlagUntilTimeout+0xb2>
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	2b80      	cmp	r3, #128	@ 0x80
 8005de2:	d034      	beq.n	8005e4e <UART_WaitOnFlagUntilTimeout+0xb2>
 8005de4:	68bb      	ldr	r3, [r7, #8]
 8005de6:	2b40      	cmp	r3, #64	@ 0x40
 8005de8:	d031      	beq.n	8005e4e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	69db      	ldr	r3, [r3, #28]
 8005df0:	f003 0308 	and.w	r3, r3, #8
 8005df4:	2b08      	cmp	r3, #8
 8005df6:	d110      	bne.n	8005e1a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	2208      	movs	r2, #8
 8005dfe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005e00:	68f8      	ldr	r0, [r7, #12]
 8005e02:	f000 f838 	bl	8005e76 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	2208      	movs	r2, #8
 8005e0a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	2200      	movs	r2, #0
 8005e12:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005e16:	2301      	movs	r3, #1
 8005e18:	e029      	b.n	8005e6e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	69db      	ldr	r3, [r3, #28]
 8005e20:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005e24:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e28:	d111      	bne.n	8005e4e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005e32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005e34:	68f8      	ldr	r0, [r7, #12]
 8005e36:	f000 f81e 	bl	8005e76 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	2220      	movs	r2, #32
 8005e3e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	2200      	movs	r2, #0
 8005e46:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005e4a:	2303      	movs	r3, #3
 8005e4c:	e00f      	b.n	8005e6e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	69da      	ldr	r2, [r3, #28]
 8005e54:	68bb      	ldr	r3, [r7, #8]
 8005e56:	4013      	ands	r3, r2
 8005e58:	68ba      	ldr	r2, [r7, #8]
 8005e5a:	429a      	cmp	r2, r3
 8005e5c:	bf0c      	ite	eq
 8005e5e:	2301      	moveq	r3, #1
 8005e60:	2300      	movne	r3, #0
 8005e62:	b2db      	uxtb	r3, r3
 8005e64:	461a      	mov	r2, r3
 8005e66:	79fb      	ldrb	r3, [r7, #7]
 8005e68:	429a      	cmp	r2, r3
 8005e6a:	d0a0      	beq.n	8005dae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005e6c:	2300      	movs	r3, #0
}
 8005e6e:	4618      	mov	r0, r3
 8005e70:	3710      	adds	r7, #16
 8005e72:	46bd      	mov	sp, r7
 8005e74:	bd80      	pop	{r7, pc}

08005e76 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005e76:	b480      	push	{r7}
 8005e78:	b095      	sub	sp, #84	@ 0x54
 8005e7a:	af00      	add	r7, sp, #0
 8005e7c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e86:	e853 3f00 	ldrex	r3, [r3]
 8005e8a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005e8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e8e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005e92:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	461a      	mov	r2, r3
 8005e9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005e9c:	643b      	str	r3, [r7, #64]	@ 0x40
 8005e9e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ea0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005ea2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005ea4:	e841 2300 	strex	r3, r2, [r1]
 8005ea8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005eaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d1e6      	bne.n	8005e7e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	3308      	adds	r3, #8
 8005eb6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eb8:	6a3b      	ldr	r3, [r7, #32]
 8005eba:	e853 3f00 	ldrex	r3, [r3]
 8005ebe:	61fb      	str	r3, [r7, #28]
   return(result);
 8005ec0:	69fb      	ldr	r3, [r7, #28]
 8005ec2:	f023 0301 	bic.w	r3, r3, #1
 8005ec6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	3308      	adds	r3, #8
 8005ece:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ed0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005ed2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ed4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ed6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ed8:	e841 2300 	strex	r3, r2, [r1]
 8005edc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005ede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d1e5      	bne.n	8005eb0 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ee8:	2b01      	cmp	r3, #1
 8005eea:	d118      	bne.n	8005f1e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	e853 3f00 	ldrex	r3, [r3]
 8005ef8:	60bb      	str	r3, [r7, #8]
   return(result);
 8005efa:	68bb      	ldr	r3, [r7, #8]
 8005efc:	f023 0310 	bic.w	r3, r3, #16
 8005f00:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	461a      	mov	r2, r3
 8005f08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f0a:	61bb      	str	r3, [r7, #24]
 8005f0c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f0e:	6979      	ldr	r1, [r7, #20]
 8005f10:	69ba      	ldr	r2, [r7, #24]
 8005f12:	e841 2300 	strex	r3, r2, [r1]
 8005f16:	613b      	str	r3, [r7, #16]
   return(result);
 8005f18:	693b      	ldr	r3, [r7, #16]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d1e6      	bne.n	8005eec <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2220      	movs	r2, #32
 8005f22:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2200      	movs	r2, #0
 8005f2a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005f32:	bf00      	nop
 8005f34:	3754      	adds	r7, #84	@ 0x54
 8005f36:	46bd      	mov	sp, r7
 8005f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3c:	4770      	bx	lr

08005f3e <__cvt>:
 8005f3e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f42:	ec57 6b10 	vmov	r6, r7, d0
 8005f46:	2f00      	cmp	r7, #0
 8005f48:	460c      	mov	r4, r1
 8005f4a:	4619      	mov	r1, r3
 8005f4c:	463b      	mov	r3, r7
 8005f4e:	bfbb      	ittet	lt
 8005f50:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005f54:	461f      	movlt	r7, r3
 8005f56:	2300      	movge	r3, #0
 8005f58:	232d      	movlt	r3, #45	@ 0x2d
 8005f5a:	700b      	strb	r3, [r1, #0]
 8005f5c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005f5e:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005f62:	4691      	mov	r9, r2
 8005f64:	f023 0820 	bic.w	r8, r3, #32
 8005f68:	bfbc      	itt	lt
 8005f6a:	4632      	movlt	r2, r6
 8005f6c:	4616      	movlt	r6, r2
 8005f6e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005f72:	d005      	beq.n	8005f80 <__cvt+0x42>
 8005f74:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005f78:	d100      	bne.n	8005f7c <__cvt+0x3e>
 8005f7a:	3401      	adds	r4, #1
 8005f7c:	2102      	movs	r1, #2
 8005f7e:	e000      	b.n	8005f82 <__cvt+0x44>
 8005f80:	2103      	movs	r1, #3
 8005f82:	ab03      	add	r3, sp, #12
 8005f84:	9301      	str	r3, [sp, #4]
 8005f86:	ab02      	add	r3, sp, #8
 8005f88:	9300      	str	r3, [sp, #0]
 8005f8a:	ec47 6b10 	vmov	d0, r6, r7
 8005f8e:	4653      	mov	r3, sl
 8005f90:	4622      	mov	r2, r4
 8005f92:	f001 f86d 	bl	8007070 <_dtoa_r>
 8005f96:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005f9a:	4605      	mov	r5, r0
 8005f9c:	d119      	bne.n	8005fd2 <__cvt+0x94>
 8005f9e:	f019 0f01 	tst.w	r9, #1
 8005fa2:	d00e      	beq.n	8005fc2 <__cvt+0x84>
 8005fa4:	eb00 0904 	add.w	r9, r0, r4
 8005fa8:	2200      	movs	r2, #0
 8005faa:	2300      	movs	r3, #0
 8005fac:	4630      	mov	r0, r6
 8005fae:	4639      	mov	r1, r7
 8005fb0:	f7fa fd8a 	bl	8000ac8 <__aeabi_dcmpeq>
 8005fb4:	b108      	cbz	r0, 8005fba <__cvt+0x7c>
 8005fb6:	f8cd 900c 	str.w	r9, [sp, #12]
 8005fba:	2230      	movs	r2, #48	@ 0x30
 8005fbc:	9b03      	ldr	r3, [sp, #12]
 8005fbe:	454b      	cmp	r3, r9
 8005fc0:	d31e      	bcc.n	8006000 <__cvt+0xc2>
 8005fc2:	9b03      	ldr	r3, [sp, #12]
 8005fc4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005fc6:	1b5b      	subs	r3, r3, r5
 8005fc8:	4628      	mov	r0, r5
 8005fca:	6013      	str	r3, [r2, #0]
 8005fcc:	b004      	add	sp, #16
 8005fce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fd2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005fd6:	eb00 0904 	add.w	r9, r0, r4
 8005fda:	d1e5      	bne.n	8005fa8 <__cvt+0x6a>
 8005fdc:	7803      	ldrb	r3, [r0, #0]
 8005fde:	2b30      	cmp	r3, #48	@ 0x30
 8005fe0:	d10a      	bne.n	8005ff8 <__cvt+0xba>
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	4630      	mov	r0, r6
 8005fe8:	4639      	mov	r1, r7
 8005fea:	f7fa fd6d 	bl	8000ac8 <__aeabi_dcmpeq>
 8005fee:	b918      	cbnz	r0, 8005ff8 <__cvt+0xba>
 8005ff0:	f1c4 0401 	rsb	r4, r4, #1
 8005ff4:	f8ca 4000 	str.w	r4, [sl]
 8005ff8:	f8da 3000 	ldr.w	r3, [sl]
 8005ffc:	4499      	add	r9, r3
 8005ffe:	e7d3      	b.n	8005fa8 <__cvt+0x6a>
 8006000:	1c59      	adds	r1, r3, #1
 8006002:	9103      	str	r1, [sp, #12]
 8006004:	701a      	strb	r2, [r3, #0]
 8006006:	e7d9      	b.n	8005fbc <__cvt+0x7e>

08006008 <__exponent>:
 8006008:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800600a:	2900      	cmp	r1, #0
 800600c:	bfba      	itte	lt
 800600e:	4249      	neglt	r1, r1
 8006010:	232d      	movlt	r3, #45	@ 0x2d
 8006012:	232b      	movge	r3, #43	@ 0x2b
 8006014:	2909      	cmp	r1, #9
 8006016:	7002      	strb	r2, [r0, #0]
 8006018:	7043      	strb	r3, [r0, #1]
 800601a:	dd29      	ble.n	8006070 <__exponent+0x68>
 800601c:	f10d 0307 	add.w	r3, sp, #7
 8006020:	461d      	mov	r5, r3
 8006022:	270a      	movs	r7, #10
 8006024:	461a      	mov	r2, r3
 8006026:	fbb1 f6f7 	udiv	r6, r1, r7
 800602a:	fb07 1416 	mls	r4, r7, r6, r1
 800602e:	3430      	adds	r4, #48	@ 0x30
 8006030:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006034:	460c      	mov	r4, r1
 8006036:	2c63      	cmp	r4, #99	@ 0x63
 8006038:	f103 33ff 	add.w	r3, r3, #4294967295
 800603c:	4631      	mov	r1, r6
 800603e:	dcf1      	bgt.n	8006024 <__exponent+0x1c>
 8006040:	3130      	adds	r1, #48	@ 0x30
 8006042:	1e94      	subs	r4, r2, #2
 8006044:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006048:	1c41      	adds	r1, r0, #1
 800604a:	4623      	mov	r3, r4
 800604c:	42ab      	cmp	r3, r5
 800604e:	d30a      	bcc.n	8006066 <__exponent+0x5e>
 8006050:	f10d 0309 	add.w	r3, sp, #9
 8006054:	1a9b      	subs	r3, r3, r2
 8006056:	42ac      	cmp	r4, r5
 8006058:	bf88      	it	hi
 800605a:	2300      	movhi	r3, #0
 800605c:	3302      	adds	r3, #2
 800605e:	4403      	add	r3, r0
 8006060:	1a18      	subs	r0, r3, r0
 8006062:	b003      	add	sp, #12
 8006064:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006066:	f813 6b01 	ldrb.w	r6, [r3], #1
 800606a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800606e:	e7ed      	b.n	800604c <__exponent+0x44>
 8006070:	2330      	movs	r3, #48	@ 0x30
 8006072:	3130      	adds	r1, #48	@ 0x30
 8006074:	7083      	strb	r3, [r0, #2]
 8006076:	70c1      	strb	r1, [r0, #3]
 8006078:	1d03      	adds	r3, r0, #4
 800607a:	e7f1      	b.n	8006060 <__exponent+0x58>

0800607c <_printf_float>:
 800607c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006080:	b08d      	sub	sp, #52	@ 0x34
 8006082:	460c      	mov	r4, r1
 8006084:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006088:	4616      	mov	r6, r2
 800608a:	461f      	mov	r7, r3
 800608c:	4605      	mov	r5, r0
 800608e:	f000 fee9 	bl	8006e64 <_localeconv_r>
 8006092:	6803      	ldr	r3, [r0, #0]
 8006094:	9304      	str	r3, [sp, #16]
 8006096:	4618      	mov	r0, r3
 8006098:	f7fa f8ea 	bl	8000270 <strlen>
 800609c:	2300      	movs	r3, #0
 800609e:	930a      	str	r3, [sp, #40]	@ 0x28
 80060a0:	f8d8 3000 	ldr.w	r3, [r8]
 80060a4:	9005      	str	r0, [sp, #20]
 80060a6:	3307      	adds	r3, #7
 80060a8:	f023 0307 	bic.w	r3, r3, #7
 80060ac:	f103 0208 	add.w	r2, r3, #8
 80060b0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80060b4:	f8d4 b000 	ldr.w	fp, [r4]
 80060b8:	f8c8 2000 	str.w	r2, [r8]
 80060bc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80060c0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80060c4:	9307      	str	r3, [sp, #28]
 80060c6:	f8cd 8018 	str.w	r8, [sp, #24]
 80060ca:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80060ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80060d2:	4b9c      	ldr	r3, [pc, #624]	@ (8006344 <_printf_float+0x2c8>)
 80060d4:	f04f 32ff 	mov.w	r2, #4294967295
 80060d8:	f7fa fd28 	bl	8000b2c <__aeabi_dcmpun>
 80060dc:	bb70      	cbnz	r0, 800613c <_printf_float+0xc0>
 80060de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80060e2:	4b98      	ldr	r3, [pc, #608]	@ (8006344 <_printf_float+0x2c8>)
 80060e4:	f04f 32ff 	mov.w	r2, #4294967295
 80060e8:	f7fa fd02 	bl	8000af0 <__aeabi_dcmple>
 80060ec:	bb30      	cbnz	r0, 800613c <_printf_float+0xc0>
 80060ee:	2200      	movs	r2, #0
 80060f0:	2300      	movs	r3, #0
 80060f2:	4640      	mov	r0, r8
 80060f4:	4649      	mov	r1, r9
 80060f6:	f7fa fcf1 	bl	8000adc <__aeabi_dcmplt>
 80060fa:	b110      	cbz	r0, 8006102 <_printf_float+0x86>
 80060fc:	232d      	movs	r3, #45	@ 0x2d
 80060fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006102:	4a91      	ldr	r2, [pc, #580]	@ (8006348 <_printf_float+0x2cc>)
 8006104:	4b91      	ldr	r3, [pc, #580]	@ (800634c <_printf_float+0x2d0>)
 8006106:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800610a:	bf8c      	ite	hi
 800610c:	4690      	movhi	r8, r2
 800610e:	4698      	movls	r8, r3
 8006110:	2303      	movs	r3, #3
 8006112:	6123      	str	r3, [r4, #16]
 8006114:	f02b 0304 	bic.w	r3, fp, #4
 8006118:	6023      	str	r3, [r4, #0]
 800611a:	f04f 0900 	mov.w	r9, #0
 800611e:	9700      	str	r7, [sp, #0]
 8006120:	4633      	mov	r3, r6
 8006122:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006124:	4621      	mov	r1, r4
 8006126:	4628      	mov	r0, r5
 8006128:	f000 f9d2 	bl	80064d0 <_printf_common>
 800612c:	3001      	adds	r0, #1
 800612e:	f040 808d 	bne.w	800624c <_printf_float+0x1d0>
 8006132:	f04f 30ff 	mov.w	r0, #4294967295
 8006136:	b00d      	add	sp, #52	@ 0x34
 8006138:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800613c:	4642      	mov	r2, r8
 800613e:	464b      	mov	r3, r9
 8006140:	4640      	mov	r0, r8
 8006142:	4649      	mov	r1, r9
 8006144:	f7fa fcf2 	bl	8000b2c <__aeabi_dcmpun>
 8006148:	b140      	cbz	r0, 800615c <_printf_float+0xe0>
 800614a:	464b      	mov	r3, r9
 800614c:	2b00      	cmp	r3, #0
 800614e:	bfbc      	itt	lt
 8006150:	232d      	movlt	r3, #45	@ 0x2d
 8006152:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006156:	4a7e      	ldr	r2, [pc, #504]	@ (8006350 <_printf_float+0x2d4>)
 8006158:	4b7e      	ldr	r3, [pc, #504]	@ (8006354 <_printf_float+0x2d8>)
 800615a:	e7d4      	b.n	8006106 <_printf_float+0x8a>
 800615c:	6863      	ldr	r3, [r4, #4]
 800615e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006162:	9206      	str	r2, [sp, #24]
 8006164:	1c5a      	adds	r2, r3, #1
 8006166:	d13b      	bne.n	80061e0 <_printf_float+0x164>
 8006168:	2306      	movs	r3, #6
 800616a:	6063      	str	r3, [r4, #4]
 800616c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006170:	2300      	movs	r3, #0
 8006172:	6022      	str	r2, [r4, #0]
 8006174:	9303      	str	r3, [sp, #12]
 8006176:	ab0a      	add	r3, sp, #40	@ 0x28
 8006178:	e9cd a301 	strd	sl, r3, [sp, #4]
 800617c:	ab09      	add	r3, sp, #36	@ 0x24
 800617e:	9300      	str	r3, [sp, #0]
 8006180:	6861      	ldr	r1, [r4, #4]
 8006182:	ec49 8b10 	vmov	d0, r8, r9
 8006186:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800618a:	4628      	mov	r0, r5
 800618c:	f7ff fed7 	bl	8005f3e <__cvt>
 8006190:	9b06      	ldr	r3, [sp, #24]
 8006192:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006194:	2b47      	cmp	r3, #71	@ 0x47
 8006196:	4680      	mov	r8, r0
 8006198:	d129      	bne.n	80061ee <_printf_float+0x172>
 800619a:	1cc8      	adds	r0, r1, #3
 800619c:	db02      	blt.n	80061a4 <_printf_float+0x128>
 800619e:	6863      	ldr	r3, [r4, #4]
 80061a0:	4299      	cmp	r1, r3
 80061a2:	dd41      	ble.n	8006228 <_printf_float+0x1ac>
 80061a4:	f1aa 0a02 	sub.w	sl, sl, #2
 80061a8:	fa5f fa8a 	uxtb.w	sl, sl
 80061ac:	3901      	subs	r1, #1
 80061ae:	4652      	mov	r2, sl
 80061b0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80061b4:	9109      	str	r1, [sp, #36]	@ 0x24
 80061b6:	f7ff ff27 	bl	8006008 <__exponent>
 80061ba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80061bc:	1813      	adds	r3, r2, r0
 80061be:	2a01      	cmp	r2, #1
 80061c0:	4681      	mov	r9, r0
 80061c2:	6123      	str	r3, [r4, #16]
 80061c4:	dc02      	bgt.n	80061cc <_printf_float+0x150>
 80061c6:	6822      	ldr	r2, [r4, #0]
 80061c8:	07d2      	lsls	r2, r2, #31
 80061ca:	d501      	bpl.n	80061d0 <_printf_float+0x154>
 80061cc:	3301      	adds	r3, #1
 80061ce:	6123      	str	r3, [r4, #16]
 80061d0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d0a2      	beq.n	800611e <_printf_float+0xa2>
 80061d8:	232d      	movs	r3, #45	@ 0x2d
 80061da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80061de:	e79e      	b.n	800611e <_printf_float+0xa2>
 80061e0:	9a06      	ldr	r2, [sp, #24]
 80061e2:	2a47      	cmp	r2, #71	@ 0x47
 80061e4:	d1c2      	bne.n	800616c <_printf_float+0xf0>
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d1c0      	bne.n	800616c <_printf_float+0xf0>
 80061ea:	2301      	movs	r3, #1
 80061ec:	e7bd      	b.n	800616a <_printf_float+0xee>
 80061ee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80061f2:	d9db      	bls.n	80061ac <_printf_float+0x130>
 80061f4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80061f8:	d118      	bne.n	800622c <_printf_float+0x1b0>
 80061fa:	2900      	cmp	r1, #0
 80061fc:	6863      	ldr	r3, [r4, #4]
 80061fe:	dd0b      	ble.n	8006218 <_printf_float+0x19c>
 8006200:	6121      	str	r1, [r4, #16]
 8006202:	b913      	cbnz	r3, 800620a <_printf_float+0x18e>
 8006204:	6822      	ldr	r2, [r4, #0]
 8006206:	07d0      	lsls	r0, r2, #31
 8006208:	d502      	bpl.n	8006210 <_printf_float+0x194>
 800620a:	3301      	adds	r3, #1
 800620c:	440b      	add	r3, r1
 800620e:	6123      	str	r3, [r4, #16]
 8006210:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006212:	f04f 0900 	mov.w	r9, #0
 8006216:	e7db      	b.n	80061d0 <_printf_float+0x154>
 8006218:	b913      	cbnz	r3, 8006220 <_printf_float+0x1a4>
 800621a:	6822      	ldr	r2, [r4, #0]
 800621c:	07d2      	lsls	r2, r2, #31
 800621e:	d501      	bpl.n	8006224 <_printf_float+0x1a8>
 8006220:	3302      	adds	r3, #2
 8006222:	e7f4      	b.n	800620e <_printf_float+0x192>
 8006224:	2301      	movs	r3, #1
 8006226:	e7f2      	b.n	800620e <_printf_float+0x192>
 8006228:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800622c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800622e:	4299      	cmp	r1, r3
 8006230:	db05      	blt.n	800623e <_printf_float+0x1c2>
 8006232:	6823      	ldr	r3, [r4, #0]
 8006234:	6121      	str	r1, [r4, #16]
 8006236:	07d8      	lsls	r0, r3, #31
 8006238:	d5ea      	bpl.n	8006210 <_printf_float+0x194>
 800623a:	1c4b      	adds	r3, r1, #1
 800623c:	e7e7      	b.n	800620e <_printf_float+0x192>
 800623e:	2900      	cmp	r1, #0
 8006240:	bfd4      	ite	le
 8006242:	f1c1 0202 	rsble	r2, r1, #2
 8006246:	2201      	movgt	r2, #1
 8006248:	4413      	add	r3, r2
 800624a:	e7e0      	b.n	800620e <_printf_float+0x192>
 800624c:	6823      	ldr	r3, [r4, #0]
 800624e:	055a      	lsls	r2, r3, #21
 8006250:	d407      	bmi.n	8006262 <_printf_float+0x1e6>
 8006252:	6923      	ldr	r3, [r4, #16]
 8006254:	4642      	mov	r2, r8
 8006256:	4631      	mov	r1, r6
 8006258:	4628      	mov	r0, r5
 800625a:	47b8      	blx	r7
 800625c:	3001      	adds	r0, #1
 800625e:	d12b      	bne.n	80062b8 <_printf_float+0x23c>
 8006260:	e767      	b.n	8006132 <_printf_float+0xb6>
 8006262:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006266:	f240 80dd 	bls.w	8006424 <_printf_float+0x3a8>
 800626a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800626e:	2200      	movs	r2, #0
 8006270:	2300      	movs	r3, #0
 8006272:	f7fa fc29 	bl	8000ac8 <__aeabi_dcmpeq>
 8006276:	2800      	cmp	r0, #0
 8006278:	d033      	beq.n	80062e2 <_printf_float+0x266>
 800627a:	4a37      	ldr	r2, [pc, #220]	@ (8006358 <_printf_float+0x2dc>)
 800627c:	2301      	movs	r3, #1
 800627e:	4631      	mov	r1, r6
 8006280:	4628      	mov	r0, r5
 8006282:	47b8      	blx	r7
 8006284:	3001      	adds	r0, #1
 8006286:	f43f af54 	beq.w	8006132 <_printf_float+0xb6>
 800628a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800628e:	4543      	cmp	r3, r8
 8006290:	db02      	blt.n	8006298 <_printf_float+0x21c>
 8006292:	6823      	ldr	r3, [r4, #0]
 8006294:	07d8      	lsls	r0, r3, #31
 8006296:	d50f      	bpl.n	80062b8 <_printf_float+0x23c>
 8006298:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800629c:	4631      	mov	r1, r6
 800629e:	4628      	mov	r0, r5
 80062a0:	47b8      	blx	r7
 80062a2:	3001      	adds	r0, #1
 80062a4:	f43f af45 	beq.w	8006132 <_printf_float+0xb6>
 80062a8:	f04f 0900 	mov.w	r9, #0
 80062ac:	f108 38ff 	add.w	r8, r8, #4294967295
 80062b0:	f104 0a1a 	add.w	sl, r4, #26
 80062b4:	45c8      	cmp	r8, r9
 80062b6:	dc09      	bgt.n	80062cc <_printf_float+0x250>
 80062b8:	6823      	ldr	r3, [r4, #0]
 80062ba:	079b      	lsls	r3, r3, #30
 80062bc:	f100 8103 	bmi.w	80064c6 <_printf_float+0x44a>
 80062c0:	68e0      	ldr	r0, [r4, #12]
 80062c2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80062c4:	4298      	cmp	r0, r3
 80062c6:	bfb8      	it	lt
 80062c8:	4618      	movlt	r0, r3
 80062ca:	e734      	b.n	8006136 <_printf_float+0xba>
 80062cc:	2301      	movs	r3, #1
 80062ce:	4652      	mov	r2, sl
 80062d0:	4631      	mov	r1, r6
 80062d2:	4628      	mov	r0, r5
 80062d4:	47b8      	blx	r7
 80062d6:	3001      	adds	r0, #1
 80062d8:	f43f af2b 	beq.w	8006132 <_printf_float+0xb6>
 80062dc:	f109 0901 	add.w	r9, r9, #1
 80062e0:	e7e8      	b.n	80062b4 <_printf_float+0x238>
 80062e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	dc39      	bgt.n	800635c <_printf_float+0x2e0>
 80062e8:	4a1b      	ldr	r2, [pc, #108]	@ (8006358 <_printf_float+0x2dc>)
 80062ea:	2301      	movs	r3, #1
 80062ec:	4631      	mov	r1, r6
 80062ee:	4628      	mov	r0, r5
 80062f0:	47b8      	blx	r7
 80062f2:	3001      	adds	r0, #1
 80062f4:	f43f af1d 	beq.w	8006132 <_printf_float+0xb6>
 80062f8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80062fc:	ea59 0303 	orrs.w	r3, r9, r3
 8006300:	d102      	bne.n	8006308 <_printf_float+0x28c>
 8006302:	6823      	ldr	r3, [r4, #0]
 8006304:	07d9      	lsls	r1, r3, #31
 8006306:	d5d7      	bpl.n	80062b8 <_printf_float+0x23c>
 8006308:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800630c:	4631      	mov	r1, r6
 800630e:	4628      	mov	r0, r5
 8006310:	47b8      	blx	r7
 8006312:	3001      	adds	r0, #1
 8006314:	f43f af0d 	beq.w	8006132 <_printf_float+0xb6>
 8006318:	f04f 0a00 	mov.w	sl, #0
 800631c:	f104 0b1a 	add.w	fp, r4, #26
 8006320:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006322:	425b      	negs	r3, r3
 8006324:	4553      	cmp	r3, sl
 8006326:	dc01      	bgt.n	800632c <_printf_float+0x2b0>
 8006328:	464b      	mov	r3, r9
 800632a:	e793      	b.n	8006254 <_printf_float+0x1d8>
 800632c:	2301      	movs	r3, #1
 800632e:	465a      	mov	r2, fp
 8006330:	4631      	mov	r1, r6
 8006332:	4628      	mov	r0, r5
 8006334:	47b8      	blx	r7
 8006336:	3001      	adds	r0, #1
 8006338:	f43f aefb 	beq.w	8006132 <_printf_float+0xb6>
 800633c:	f10a 0a01 	add.w	sl, sl, #1
 8006340:	e7ee      	b.n	8006320 <_printf_float+0x2a4>
 8006342:	bf00      	nop
 8006344:	7fefffff 	.word	0x7fefffff
 8006348:	0800a698 	.word	0x0800a698
 800634c:	0800a694 	.word	0x0800a694
 8006350:	0800a6a0 	.word	0x0800a6a0
 8006354:	0800a69c 	.word	0x0800a69c
 8006358:	0800a6a4 	.word	0x0800a6a4
 800635c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800635e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006362:	4553      	cmp	r3, sl
 8006364:	bfa8      	it	ge
 8006366:	4653      	movge	r3, sl
 8006368:	2b00      	cmp	r3, #0
 800636a:	4699      	mov	r9, r3
 800636c:	dc36      	bgt.n	80063dc <_printf_float+0x360>
 800636e:	f04f 0b00 	mov.w	fp, #0
 8006372:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006376:	f104 021a 	add.w	r2, r4, #26
 800637a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800637c:	9306      	str	r3, [sp, #24]
 800637e:	eba3 0309 	sub.w	r3, r3, r9
 8006382:	455b      	cmp	r3, fp
 8006384:	dc31      	bgt.n	80063ea <_printf_float+0x36e>
 8006386:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006388:	459a      	cmp	sl, r3
 800638a:	dc3a      	bgt.n	8006402 <_printf_float+0x386>
 800638c:	6823      	ldr	r3, [r4, #0]
 800638e:	07da      	lsls	r2, r3, #31
 8006390:	d437      	bmi.n	8006402 <_printf_float+0x386>
 8006392:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006394:	ebaa 0903 	sub.w	r9, sl, r3
 8006398:	9b06      	ldr	r3, [sp, #24]
 800639a:	ebaa 0303 	sub.w	r3, sl, r3
 800639e:	4599      	cmp	r9, r3
 80063a0:	bfa8      	it	ge
 80063a2:	4699      	movge	r9, r3
 80063a4:	f1b9 0f00 	cmp.w	r9, #0
 80063a8:	dc33      	bgt.n	8006412 <_printf_float+0x396>
 80063aa:	f04f 0800 	mov.w	r8, #0
 80063ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80063b2:	f104 0b1a 	add.w	fp, r4, #26
 80063b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063b8:	ebaa 0303 	sub.w	r3, sl, r3
 80063bc:	eba3 0309 	sub.w	r3, r3, r9
 80063c0:	4543      	cmp	r3, r8
 80063c2:	f77f af79 	ble.w	80062b8 <_printf_float+0x23c>
 80063c6:	2301      	movs	r3, #1
 80063c8:	465a      	mov	r2, fp
 80063ca:	4631      	mov	r1, r6
 80063cc:	4628      	mov	r0, r5
 80063ce:	47b8      	blx	r7
 80063d0:	3001      	adds	r0, #1
 80063d2:	f43f aeae 	beq.w	8006132 <_printf_float+0xb6>
 80063d6:	f108 0801 	add.w	r8, r8, #1
 80063da:	e7ec      	b.n	80063b6 <_printf_float+0x33a>
 80063dc:	4642      	mov	r2, r8
 80063de:	4631      	mov	r1, r6
 80063e0:	4628      	mov	r0, r5
 80063e2:	47b8      	blx	r7
 80063e4:	3001      	adds	r0, #1
 80063e6:	d1c2      	bne.n	800636e <_printf_float+0x2f2>
 80063e8:	e6a3      	b.n	8006132 <_printf_float+0xb6>
 80063ea:	2301      	movs	r3, #1
 80063ec:	4631      	mov	r1, r6
 80063ee:	4628      	mov	r0, r5
 80063f0:	9206      	str	r2, [sp, #24]
 80063f2:	47b8      	blx	r7
 80063f4:	3001      	adds	r0, #1
 80063f6:	f43f ae9c 	beq.w	8006132 <_printf_float+0xb6>
 80063fa:	9a06      	ldr	r2, [sp, #24]
 80063fc:	f10b 0b01 	add.w	fp, fp, #1
 8006400:	e7bb      	b.n	800637a <_printf_float+0x2fe>
 8006402:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006406:	4631      	mov	r1, r6
 8006408:	4628      	mov	r0, r5
 800640a:	47b8      	blx	r7
 800640c:	3001      	adds	r0, #1
 800640e:	d1c0      	bne.n	8006392 <_printf_float+0x316>
 8006410:	e68f      	b.n	8006132 <_printf_float+0xb6>
 8006412:	9a06      	ldr	r2, [sp, #24]
 8006414:	464b      	mov	r3, r9
 8006416:	4442      	add	r2, r8
 8006418:	4631      	mov	r1, r6
 800641a:	4628      	mov	r0, r5
 800641c:	47b8      	blx	r7
 800641e:	3001      	adds	r0, #1
 8006420:	d1c3      	bne.n	80063aa <_printf_float+0x32e>
 8006422:	e686      	b.n	8006132 <_printf_float+0xb6>
 8006424:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006428:	f1ba 0f01 	cmp.w	sl, #1
 800642c:	dc01      	bgt.n	8006432 <_printf_float+0x3b6>
 800642e:	07db      	lsls	r3, r3, #31
 8006430:	d536      	bpl.n	80064a0 <_printf_float+0x424>
 8006432:	2301      	movs	r3, #1
 8006434:	4642      	mov	r2, r8
 8006436:	4631      	mov	r1, r6
 8006438:	4628      	mov	r0, r5
 800643a:	47b8      	blx	r7
 800643c:	3001      	adds	r0, #1
 800643e:	f43f ae78 	beq.w	8006132 <_printf_float+0xb6>
 8006442:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006446:	4631      	mov	r1, r6
 8006448:	4628      	mov	r0, r5
 800644a:	47b8      	blx	r7
 800644c:	3001      	adds	r0, #1
 800644e:	f43f ae70 	beq.w	8006132 <_printf_float+0xb6>
 8006452:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006456:	2200      	movs	r2, #0
 8006458:	2300      	movs	r3, #0
 800645a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800645e:	f7fa fb33 	bl	8000ac8 <__aeabi_dcmpeq>
 8006462:	b9c0      	cbnz	r0, 8006496 <_printf_float+0x41a>
 8006464:	4653      	mov	r3, sl
 8006466:	f108 0201 	add.w	r2, r8, #1
 800646a:	4631      	mov	r1, r6
 800646c:	4628      	mov	r0, r5
 800646e:	47b8      	blx	r7
 8006470:	3001      	adds	r0, #1
 8006472:	d10c      	bne.n	800648e <_printf_float+0x412>
 8006474:	e65d      	b.n	8006132 <_printf_float+0xb6>
 8006476:	2301      	movs	r3, #1
 8006478:	465a      	mov	r2, fp
 800647a:	4631      	mov	r1, r6
 800647c:	4628      	mov	r0, r5
 800647e:	47b8      	blx	r7
 8006480:	3001      	adds	r0, #1
 8006482:	f43f ae56 	beq.w	8006132 <_printf_float+0xb6>
 8006486:	f108 0801 	add.w	r8, r8, #1
 800648a:	45d0      	cmp	r8, sl
 800648c:	dbf3      	blt.n	8006476 <_printf_float+0x3fa>
 800648e:	464b      	mov	r3, r9
 8006490:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006494:	e6df      	b.n	8006256 <_printf_float+0x1da>
 8006496:	f04f 0800 	mov.w	r8, #0
 800649a:	f104 0b1a 	add.w	fp, r4, #26
 800649e:	e7f4      	b.n	800648a <_printf_float+0x40e>
 80064a0:	2301      	movs	r3, #1
 80064a2:	4642      	mov	r2, r8
 80064a4:	e7e1      	b.n	800646a <_printf_float+0x3ee>
 80064a6:	2301      	movs	r3, #1
 80064a8:	464a      	mov	r2, r9
 80064aa:	4631      	mov	r1, r6
 80064ac:	4628      	mov	r0, r5
 80064ae:	47b8      	blx	r7
 80064b0:	3001      	adds	r0, #1
 80064b2:	f43f ae3e 	beq.w	8006132 <_printf_float+0xb6>
 80064b6:	f108 0801 	add.w	r8, r8, #1
 80064ba:	68e3      	ldr	r3, [r4, #12]
 80064bc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80064be:	1a5b      	subs	r3, r3, r1
 80064c0:	4543      	cmp	r3, r8
 80064c2:	dcf0      	bgt.n	80064a6 <_printf_float+0x42a>
 80064c4:	e6fc      	b.n	80062c0 <_printf_float+0x244>
 80064c6:	f04f 0800 	mov.w	r8, #0
 80064ca:	f104 0919 	add.w	r9, r4, #25
 80064ce:	e7f4      	b.n	80064ba <_printf_float+0x43e>

080064d0 <_printf_common>:
 80064d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064d4:	4616      	mov	r6, r2
 80064d6:	4698      	mov	r8, r3
 80064d8:	688a      	ldr	r2, [r1, #8]
 80064da:	690b      	ldr	r3, [r1, #16]
 80064dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80064e0:	4293      	cmp	r3, r2
 80064e2:	bfb8      	it	lt
 80064e4:	4613      	movlt	r3, r2
 80064e6:	6033      	str	r3, [r6, #0]
 80064e8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80064ec:	4607      	mov	r7, r0
 80064ee:	460c      	mov	r4, r1
 80064f0:	b10a      	cbz	r2, 80064f6 <_printf_common+0x26>
 80064f2:	3301      	adds	r3, #1
 80064f4:	6033      	str	r3, [r6, #0]
 80064f6:	6823      	ldr	r3, [r4, #0]
 80064f8:	0699      	lsls	r1, r3, #26
 80064fa:	bf42      	ittt	mi
 80064fc:	6833      	ldrmi	r3, [r6, #0]
 80064fe:	3302      	addmi	r3, #2
 8006500:	6033      	strmi	r3, [r6, #0]
 8006502:	6825      	ldr	r5, [r4, #0]
 8006504:	f015 0506 	ands.w	r5, r5, #6
 8006508:	d106      	bne.n	8006518 <_printf_common+0x48>
 800650a:	f104 0a19 	add.w	sl, r4, #25
 800650e:	68e3      	ldr	r3, [r4, #12]
 8006510:	6832      	ldr	r2, [r6, #0]
 8006512:	1a9b      	subs	r3, r3, r2
 8006514:	42ab      	cmp	r3, r5
 8006516:	dc26      	bgt.n	8006566 <_printf_common+0x96>
 8006518:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800651c:	6822      	ldr	r2, [r4, #0]
 800651e:	3b00      	subs	r3, #0
 8006520:	bf18      	it	ne
 8006522:	2301      	movne	r3, #1
 8006524:	0692      	lsls	r2, r2, #26
 8006526:	d42b      	bmi.n	8006580 <_printf_common+0xb0>
 8006528:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800652c:	4641      	mov	r1, r8
 800652e:	4638      	mov	r0, r7
 8006530:	47c8      	blx	r9
 8006532:	3001      	adds	r0, #1
 8006534:	d01e      	beq.n	8006574 <_printf_common+0xa4>
 8006536:	6823      	ldr	r3, [r4, #0]
 8006538:	6922      	ldr	r2, [r4, #16]
 800653a:	f003 0306 	and.w	r3, r3, #6
 800653e:	2b04      	cmp	r3, #4
 8006540:	bf02      	ittt	eq
 8006542:	68e5      	ldreq	r5, [r4, #12]
 8006544:	6833      	ldreq	r3, [r6, #0]
 8006546:	1aed      	subeq	r5, r5, r3
 8006548:	68a3      	ldr	r3, [r4, #8]
 800654a:	bf0c      	ite	eq
 800654c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006550:	2500      	movne	r5, #0
 8006552:	4293      	cmp	r3, r2
 8006554:	bfc4      	itt	gt
 8006556:	1a9b      	subgt	r3, r3, r2
 8006558:	18ed      	addgt	r5, r5, r3
 800655a:	2600      	movs	r6, #0
 800655c:	341a      	adds	r4, #26
 800655e:	42b5      	cmp	r5, r6
 8006560:	d11a      	bne.n	8006598 <_printf_common+0xc8>
 8006562:	2000      	movs	r0, #0
 8006564:	e008      	b.n	8006578 <_printf_common+0xa8>
 8006566:	2301      	movs	r3, #1
 8006568:	4652      	mov	r2, sl
 800656a:	4641      	mov	r1, r8
 800656c:	4638      	mov	r0, r7
 800656e:	47c8      	blx	r9
 8006570:	3001      	adds	r0, #1
 8006572:	d103      	bne.n	800657c <_printf_common+0xac>
 8006574:	f04f 30ff 	mov.w	r0, #4294967295
 8006578:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800657c:	3501      	adds	r5, #1
 800657e:	e7c6      	b.n	800650e <_printf_common+0x3e>
 8006580:	18e1      	adds	r1, r4, r3
 8006582:	1c5a      	adds	r2, r3, #1
 8006584:	2030      	movs	r0, #48	@ 0x30
 8006586:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800658a:	4422      	add	r2, r4
 800658c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006590:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006594:	3302      	adds	r3, #2
 8006596:	e7c7      	b.n	8006528 <_printf_common+0x58>
 8006598:	2301      	movs	r3, #1
 800659a:	4622      	mov	r2, r4
 800659c:	4641      	mov	r1, r8
 800659e:	4638      	mov	r0, r7
 80065a0:	47c8      	blx	r9
 80065a2:	3001      	adds	r0, #1
 80065a4:	d0e6      	beq.n	8006574 <_printf_common+0xa4>
 80065a6:	3601      	adds	r6, #1
 80065a8:	e7d9      	b.n	800655e <_printf_common+0x8e>
	...

080065ac <_printf_i>:
 80065ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80065b0:	7e0f      	ldrb	r7, [r1, #24]
 80065b2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80065b4:	2f78      	cmp	r7, #120	@ 0x78
 80065b6:	4691      	mov	r9, r2
 80065b8:	4680      	mov	r8, r0
 80065ba:	460c      	mov	r4, r1
 80065bc:	469a      	mov	sl, r3
 80065be:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80065c2:	d807      	bhi.n	80065d4 <_printf_i+0x28>
 80065c4:	2f62      	cmp	r7, #98	@ 0x62
 80065c6:	d80a      	bhi.n	80065de <_printf_i+0x32>
 80065c8:	2f00      	cmp	r7, #0
 80065ca:	f000 80d1 	beq.w	8006770 <_printf_i+0x1c4>
 80065ce:	2f58      	cmp	r7, #88	@ 0x58
 80065d0:	f000 80b8 	beq.w	8006744 <_printf_i+0x198>
 80065d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80065d8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80065dc:	e03a      	b.n	8006654 <_printf_i+0xa8>
 80065de:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80065e2:	2b15      	cmp	r3, #21
 80065e4:	d8f6      	bhi.n	80065d4 <_printf_i+0x28>
 80065e6:	a101      	add	r1, pc, #4	@ (adr r1, 80065ec <_printf_i+0x40>)
 80065e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80065ec:	08006645 	.word	0x08006645
 80065f0:	08006659 	.word	0x08006659
 80065f4:	080065d5 	.word	0x080065d5
 80065f8:	080065d5 	.word	0x080065d5
 80065fc:	080065d5 	.word	0x080065d5
 8006600:	080065d5 	.word	0x080065d5
 8006604:	08006659 	.word	0x08006659
 8006608:	080065d5 	.word	0x080065d5
 800660c:	080065d5 	.word	0x080065d5
 8006610:	080065d5 	.word	0x080065d5
 8006614:	080065d5 	.word	0x080065d5
 8006618:	08006757 	.word	0x08006757
 800661c:	08006683 	.word	0x08006683
 8006620:	08006711 	.word	0x08006711
 8006624:	080065d5 	.word	0x080065d5
 8006628:	080065d5 	.word	0x080065d5
 800662c:	08006779 	.word	0x08006779
 8006630:	080065d5 	.word	0x080065d5
 8006634:	08006683 	.word	0x08006683
 8006638:	080065d5 	.word	0x080065d5
 800663c:	080065d5 	.word	0x080065d5
 8006640:	08006719 	.word	0x08006719
 8006644:	6833      	ldr	r3, [r6, #0]
 8006646:	1d1a      	adds	r2, r3, #4
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	6032      	str	r2, [r6, #0]
 800664c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006650:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006654:	2301      	movs	r3, #1
 8006656:	e09c      	b.n	8006792 <_printf_i+0x1e6>
 8006658:	6833      	ldr	r3, [r6, #0]
 800665a:	6820      	ldr	r0, [r4, #0]
 800665c:	1d19      	adds	r1, r3, #4
 800665e:	6031      	str	r1, [r6, #0]
 8006660:	0606      	lsls	r6, r0, #24
 8006662:	d501      	bpl.n	8006668 <_printf_i+0xbc>
 8006664:	681d      	ldr	r5, [r3, #0]
 8006666:	e003      	b.n	8006670 <_printf_i+0xc4>
 8006668:	0645      	lsls	r5, r0, #25
 800666a:	d5fb      	bpl.n	8006664 <_printf_i+0xb8>
 800666c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006670:	2d00      	cmp	r5, #0
 8006672:	da03      	bge.n	800667c <_printf_i+0xd0>
 8006674:	232d      	movs	r3, #45	@ 0x2d
 8006676:	426d      	negs	r5, r5
 8006678:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800667c:	4858      	ldr	r0, [pc, #352]	@ (80067e0 <_printf_i+0x234>)
 800667e:	230a      	movs	r3, #10
 8006680:	e011      	b.n	80066a6 <_printf_i+0xfa>
 8006682:	6821      	ldr	r1, [r4, #0]
 8006684:	6833      	ldr	r3, [r6, #0]
 8006686:	0608      	lsls	r0, r1, #24
 8006688:	f853 5b04 	ldr.w	r5, [r3], #4
 800668c:	d402      	bmi.n	8006694 <_printf_i+0xe8>
 800668e:	0649      	lsls	r1, r1, #25
 8006690:	bf48      	it	mi
 8006692:	b2ad      	uxthmi	r5, r5
 8006694:	2f6f      	cmp	r7, #111	@ 0x6f
 8006696:	4852      	ldr	r0, [pc, #328]	@ (80067e0 <_printf_i+0x234>)
 8006698:	6033      	str	r3, [r6, #0]
 800669a:	bf14      	ite	ne
 800669c:	230a      	movne	r3, #10
 800669e:	2308      	moveq	r3, #8
 80066a0:	2100      	movs	r1, #0
 80066a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80066a6:	6866      	ldr	r6, [r4, #4]
 80066a8:	60a6      	str	r6, [r4, #8]
 80066aa:	2e00      	cmp	r6, #0
 80066ac:	db05      	blt.n	80066ba <_printf_i+0x10e>
 80066ae:	6821      	ldr	r1, [r4, #0]
 80066b0:	432e      	orrs	r6, r5
 80066b2:	f021 0104 	bic.w	r1, r1, #4
 80066b6:	6021      	str	r1, [r4, #0]
 80066b8:	d04b      	beq.n	8006752 <_printf_i+0x1a6>
 80066ba:	4616      	mov	r6, r2
 80066bc:	fbb5 f1f3 	udiv	r1, r5, r3
 80066c0:	fb03 5711 	mls	r7, r3, r1, r5
 80066c4:	5dc7      	ldrb	r7, [r0, r7]
 80066c6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80066ca:	462f      	mov	r7, r5
 80066cc:	42bb      	cmp	r3, r7
 80066ce:	460d      	mov	r5, r1
 80066d0:	d9f4      	bls.n	80066bc <_printf_i+0x110>
 80066d2:	2b08      	cmp	r3, #8
 80066d4:	d10b      	bne.n	80066ee <_printf_i+0x142>
 80066d6:	6823      	ldr	r3, [r4, #0]
 80066d8:	07df      	lsls	r7, r3, #31
 80066da:	d508      	bpl.n	80066ee <_printf_i+0x142>
 80066dc:	6923      	ldr	r3, [r4, #16]
 80066de:	6861      	ldr	r1, [r4, #4]
 80066e0:	4299      	cmp	r1, r3
 80066e2:	bfde      	ittt	le
 80066e4:	2330      	movle	r3, #48	@ 0x30
 80066e6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80066ea:	f106 36ff 	addle.w	r6, r6, #4294967295
 80066ee:	1b92      	subs	r2, r2, r6
 80066f0:	6122      	str	r2, [r4, #16]
 80066f2:	f8cd a000 	str.w	sl, [sp]
 80066f6:	464b      	mov	r3, r9
 80066f8:	aa03      	add	r2, sp, #12
 80066fa:	4621      	mov	r1, r4
 80066fc:	4640      	mov	r0, r8
 80066fe:	f7ff fee7 	bl	80064d0 <_printf_common>
 8006702:	3001      	adds	r0, #1
 8006704:	d14a      	bne.n	800679c <_printf_i+0x1f0>
 8006706:	f04f 30ff 	mov.w	r0, #4294967295
 800670a:	b004      	add	sp, #16
 800670c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006710:	6823      	ldr	r3, [r4, #0]
 8006712:	f043 0320 	orr.w	r3, r3, #32
 8006716:	6023      	str	r3, [r4, #0]
 8006718:	4832      	ldr	r0, [pc, #200]	@ (80067e4 <_printf_i+0x238>)
 800671a:	2778      	movs	r7, #120	@ 0x78
 800671c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006720:	6823      	ldr	r3, [r4, #0]
 8006722:	6831      	ldr	r1, [r6, #0]
 8006724:	061f      	lsls	r7, r3, #24
 8006726:	f851 5b04 	ldr.w	r5, [r1], #4
 800672a:	d402      	bmi.n	8006732 <_printf_i+0x186>
 800672c:	065f      	lsls	r7, r3, #25
 800672e:	bf48      	it	mi
 8006730:	b2ad      	uxthmi	r5, r5
 8006732:	6031      	str	r1, [r6, #0]
 8006734:	07d9      	lsls	r1, r3, #31
 8006736:	bf44      	itt	mi
 8006738:	f043 0320 	orrmi.w	r3, r3, #32
 800673c:	6023      	strmi	r3, [r4, #0]
 800673e:	b11d      	cbz	r5, 8006748 <_printf_i+0x19c>
 8006740:	2310      	movs	r3, #16
 8006742:	e7ad      	b.n	80066a0 <_printf_i+0xf4>
 8006744:	4826      	ldr	r0, [pc, #152]	@ (80067e0 <_printf_i+0x234>)
 8006746:	e7e9      	b.n	800671c <_printf_i+0x170>
 8006748:	6823      	ldr	r3, [r4, #0]
 800674a:	f023 0320 	bic.w	r3, r3, #32
 800674e:	6023      	str	r3, [r4, #0]
 8006750:	e7f6      	b.n	8006740 <_printf_i+0x194>
 8006752:	4616      	mov	r6, r2
 8006754:	e7bd      	b.n	80066d2 <_printf_i+0x126>
 8006756:	6833      	ldr	r3, [r6, #0]
 8006758:	6825      	ldr	r5, [r4, #0]
 800675a:	6961      	ldr	r1, [r4, #20]
 800675c:	1d18      	adds	r0, r3, #4
 800675e:	6030      	str	r0, [r6, #0]
 8006760:	062e      	lsls	r6, r5, #24
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	d501      	bpl.n	800676a <_printf_i+0x1be>
 8006766:	6019      	str	r1, [r3, #0]
 8006768:	e002      	b.n	8006770 <_printf_i+0x1c4>
 800676a:	0668      	lsls	r0, r5, #25
 800676c:	d5fb      	bpl.n	8006766 <_printf_i+0x1ba>
 800676e:	8019      	strh	r1, [r3, #0]
 8006770:	2300      	movs	r3, #0
 8006772:	6123      	str	r3, [r4, #16]
 8006774:	4616      	mov	r6, r2
 8006776:	e7bc      	b.n	80066f2 <_printf_i+0x146>
 8006778:	6833      	ldr	r3, [r6, #0]
 800677a:	1d1a      	adds	r2, r3, #4
 800677c:	6032      	str	r2, [r6, #0]
 800677e:	681e      	ldr	r6, [r3, #0]
 8006780:	6862      	ldr	r2, [r4, #4]
 8006782:	2100      	movs	r1, #0
 8006784:	4630      	mov	r0, r6
 8006786:	f7f9 fd23 	bl	80001d0 <memchr>
 800678a:	b108      	cbz	r0, 8006790 <_printf_i+0x1e4>
 800678c:	1b80      	subs	r0, r0, r6
 800678e:	6060      	str	r0, [r4, #4]
 8006790:	6863      	ldr	r3, [r4, #4]
 8006792:	6123      	str	r3, [r4, #16]
 8006794:	2300      	movs	r3, #0
 8006796:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800679a:	e7aa      	b.n	80066f2 <_printf_i+0x146>
 800679c:	6923      	ldr	r3, [r4, #16]
 800679e:	4632      	mov	r2, r6
 80067a0:	4649      	mov	r1, r9
 80067a2:	4640      	mov	r0, r8
 80067a4:	47d0      	blx	sl
 80067a6:	3001      	adds	r0, #1
 80067a8:	d0ad      	beq.n	8006706 <_printf_i+0x15a>
 80067aa:	6823      	ldr	r3, [r4, #0]
 80067ac:	079b      	lsls	r3, r3, #30
 80067ae:	d413      	bmi.n	80067d8 <_printf_i+0x22c>
 80067b0:	68e0      	ldr	r0, [r4, #12]
 80067b2:	9b03      	ldr	r3, [sp, #12]
 80067b4:	4298      	cmp	r0, r3
 80067b6:	bfb8      	it	lt
 80067b8:	4618      	movlt	r0, r3
 80067ba:	e7a6      	b.n	800670a <_printf_i+0x15e>
 80067bc:	2301      	movs	r3, #1
 80067be:	4632      	mov	r2, r6
 80067c0:	4649      	mov	r1, r9
 80067c2:	4640      	mov	r0, r8
 80067c4:	47d0      	blx	sl
 80067c6:	3001      	adds	r0, #1
 80067c8:	d09d      	beq.n	8006706 <_printf_i+0x15a>
 80067ca:	3501      	adds	r5, #1
 80067cc:	68e3      	ldr	r3, [r4, #12]
 80067ce:	9903      	ldr	r1, [sp, #12]
 80067d0:	1a5b      	subs	r3, r3, r1
 80067d2:	42ab      	cmp	r3, r5
 80067d4:	dcf2      	bgt.n	80067bc <_printf_i+0x210>
 80067d6:	e7eb      	b.n	80067b0 <_printf_i+0x204>
 80067d8:	2500      	movs	r5, #0
 80067da:	f104 0619 	add.w	r6, r4, #25
 80067de:	e7f5      	b.n	80067cc <_printf_i+0x220>
 80067e0:	0800a6a6 	.word	0x0800a6a6
 80067e4:	0800a6b7 	.word	0x0800a6b7

080067e8 <_scanf_float>:
 80067e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067ec:	b087      	sub	sp, #28
 80067ee:	4691      	mov	r9, r2
 80067f0:	9303      	str	r3, [sp, #12]
 80067f2:	688b      	ldr	r3, [r1, #8]
 80067f4:	1e5a      	subs	r2, r3, #1
 80067f6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80067fa:	bf81      	itttt	hi
 80067fc:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006800:	eb03 0b05 	addhi.w	fp, r3, r5
 8006804:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006808:	608b      	strhi	r3, [r1, #8]
 800680a:	680b      	ldr	r3, [r1, #0]
 800680c:	460a      	mov	r2, r1
 800680e:	f04f 0500 	mov.w	r5, #0
 8006812:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8006816:	f842 3b1c 	str.w	r3, [r2], #28
 800681a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800681e:	4680      	mov	r8, r0
 8006820:	460c      	mov	r4, r1
 8006822:	bf98      	it	ls
 8006824:	f04f 0b00 	movls.w	fp, #0
 8006828:	9201      	str	r2, [sp, #4]
 800682a:	4616      	mov	r6, r2
 800682c:	46aa      	mov	sl, r5
 800682e:	462f      	mov	r7, r5
 8006830:	9502      	str	r5, [sp, #8]
 8006832:	68a2      	ldr	r2, [r4, #8]
 8006834:	b15a      	cbz	r2, 800684e <_scanf_float+0x66>
 8006836:	f8d9 3000 	ldr.w	r3, [r9]
 800683a:	781b      	ldrb	r3, [r3, #0]
 800683c:	2b4e      	cmp	r3, #78	@ 0x4e
 800683e:	d863      	bhi.n	8006908 <_scanf_float+0x120>
 8006840:	2b40      	cmp	r3, #64	@ 0x40
 8006842:	d83b      	bhi.n	80068bc <_scanf_float+0xd4>
 8006844:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006848:	b2c8      	uxtb	r0, r1
 800684a:	280e      	cmp	r0, #14
 800684c:	d939      	bls.n	80068c2 <_scanf_float+0xda>
 800684e:	b11f      	cbz	r7, 8006858 <_scanf_float+0x70>
 8006850:	6823      	ldr	r3, [r4, #0]
 8006852:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006856:	6023      	str	r3, [r4, #0]
 8006858:	f10a 3aff 	add.w	sl, sl, #4294967295
 800685c:	f1ba 0f01 	cmp.w	sl, #1
 8006860:	f200 8114 	bhi.w	8006a8c <_scanf_float+0x2a4>
 8006864:	9b01      	ldr	r3, [sp, #4]
 8006866:	429e      	cmp	r6, r3
 8006868:	f200 8105 	bhi.w	8006a76 <_scanf_float+0x28e>
 800686c:	2001      	movs	r0, #1
 800686e:	b007      	add	sp, #28
 8006870:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006874:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8006878:	2a0d      	cmp	r2, #13
 800687a:	d8e8      	bhi.n	800684e <_scanf_float+0x66>
 800687c:	a101      	add	r1, pc, #4	@ (adr r1, 8006884 <_scanf_float+0x9c>)
 800687e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006882:	bf00      	nop
 8006884:	080069cd 	.word	0x080069cd
 8006888:	0800684f 	.word	0x0800684f
 800688c:	0800684f 	.word	0x0800684f
 8006890:	0800684f 	.word	0x0800684f
 8006894:	08006a29 	.word	0x08006a29
 8006898:	08006a03 	.word	0x08006a03
 800689c:	0800684f 	.word	0x0800684f
 80068a0:	0800684f 	.word	0x0800684f
 80068a4:	080069db 	.word	0x080069db
 80068a8:	0800684f 	.word	0x0800684f
 80068ac:	0800684f 	.word	0x0800684f
 80068b0:	0800684f 	.word	0x0800684f
 80068b4:	0800684f 	.word	0x0800684f
 80068b8:	08006997 	.word	0x08006997
 80068bc:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80068c0:	e7da      	b.n	8006878 <_scanf_float+0x90>
 80068c2:	290e      	cmp	r1, #14
 80068c4:	d8c3      	bhi.n	800684e <_scanf_float+0x66>
 80068c6:	a001      	add	r0, pc, #4	@ (adr r0, 80068cc <_scanf_float+0xe4>)
 80068c8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80068cc:	08006987 	.word	0x08006987
 80068d0:	0800684f 	.word	0x0800684f
 80068d4:	08006987 	.word	0x08006987
 80068d8:	08006a17 	.word	0x08006a17
 80068dc:	0800684f 	.word	0x0800684f
 80068e0:	08006929 	.word	0x08006929
 80068e4:	0800696d 	.word	0x0800696d
 80068e8:	0800696d 	.word	0x0800696d
 80068ec:	0800696d 	.word	0x0800696d
 80068f0:	0800696d 	.word	0x0800696d
 80068f4:	0800696d 	.word	0x0800696d
 80068f8:	0800696d 	.word	0x0800696d
 80068fc:	0800696d 	.word	0x0800696d
 8006900:	0800696d 	.word	0x0800696d
 8006904:	0800696d 	.word	0x0800696d
 8006908:	2b6e      	cmp	r3, #110	@ 0x6e
 800690a:	d809      	bhi.n	8006920 <_scanf_float+0x138>
 800690c:	2b60      	cmp	r3, #96	@ 0x60
 800690e:	d8b1      	bhi.n	8006874 <_scanf_float+0x8c>
 8006910:	2b54      	cmp	r3, #84	@ 0x54
 8006912:	d07b      	beq.n	8006a0c <_scanf_float+0x224>
 8006914:	2b59      	cmp	r3, #89	@ 0x59
 8006916:	d19a      	bne.n	800684e <_scanf_float+0x66>
 8006918:	2d07      	cmp	r5, #7
 800691a:	d198      	bne.n	800684e <_scanf_float+0x66>
 800691c:	2508      	movs	r5, #8
 800691e:	e02f      	b.n	8006980 <_scanf_float+0x198>
 8006920:	2b74      	cmp	r3, #116	@ 0x74
 8006922:	d073      	beq.n	8006a0c <_scanf_float+0x224>
 8006924:	2b79      	cmp	r3, #121	@ 0x79
 8006926:	e7f6      	b.n	8006916 <_scanf_float+0x12e>
 8006928:	6821      	ldr	r1, [r4, #0]
 800692a:	05c8      	lsls	r0, r1, #23
 800692c:	d51e      	bpl.n	800696c <_scanf_float+0x184>
 800692e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8006932:	6021      	str	r1, [r4, #0]
 8006934:	3701      	adds	r7, #1
 8006936:	f1bb 0f00 	cmp.w	fp, #0
 800693a:	d003      	beq.n	8006944 <_scanf_float+0x15c>
 800693c:	3201      	adds	r2, #1
 800693e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006942:	60a2      	str	r2, [r4, #8]
 8006944:	68a3      	ldr	r3, [r4, #8]
 8006946:	3b01      	subs	r3, #1
 8006948:	60a3      	str	r3, [r4, #8]
 800694a:	6923      	ldr	r3, [r4, #16]
 800694c:	3301      	adds	r3, #1
 800694e:	6123      	str	r3, [r4, #16]
 8006950:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006954:	3b01      	subs	r3, #1
 8006956:	2b00      	cmp	r3, #0
 8006958:	f8c9 3004 	str.w	r3, [r9, #4]
 800695c:	f340 8082 	ble.w	8006a64 <_scanf_float+0x27c>
 8006960:	f8d9 3000 	ldr.w	r3, [r9]
 8006964:	3301      	adds	r3, #1
 8006966:	f8c9 3000 	str.w	r3, [r9]
 800696a:	e762      	b.n	8006832 <_scanf_float+0x4a>
 800696c:	eb1a 0105 	adds.w	r1, sl, r5
 8006970:	f47f af6d 	bne.w	800684e <_scanf_float+0x66>
 8006974:	6822      	ldr	r2, [r4, #0]
 8006976:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800697a:	6022      	str	r2, [r4, #0]
 800697c:	460d      	mov	r5, r1
 800697e:	468a      	mov	sl, r1
 8006980:	f806 3b01 	strb.w	r3, [r6], #1
 8006984:	e7de      	b.n	8006944 <_scanf_float+0x15c>
 8006986:	6822      	ldr	r2, [r4, #0]
 8006988:	0610      	lsls	r0, r2, #24
 800698a:	f57f af60 	bpl.w	800684e <_scanf_float+0x66>
 800698e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006992:	6022      	str	r2, [r4, #0]
 8006994:	e7f4      	b.n	8006980 <_scanf_float+0x198>
 8006996:	f1ba 0f00 	cmp.w	sl, #0
 800699a:	d10c      	bne.n	80069b6 <_scanf_float+0x1ce>
 800699c:	b977      	cbnz	r7, 80069bc <_scanf_float+0x1d4>
 800699e:	6822      	ldr	r2, [r4, #0]
 80069a0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80069a4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80069a8:	d108      	bne.n	80069bc <_scanf_float+0x1d4>
 80069aa:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80069ae:	6022      	str	r2, [r4, #0]
 80069b0:	f04f 0a01 	mov.w	sl, #1
 80069b4:	e7e4      	b.n	8006980 <_scanf_float+0x198>
 80069b6:	f1ba 0f02 	cmp.w	sl, #2
 80069ba:	d050      	beq.n	8006a5e <_scanf_float+0x276>
 80069bc:	2d01      	cmp	r5, #1
 80069be:	d002      	beq.n	80069c6 <_scanf_float+0x1de>
 80069c0:	2d04      	cmp	r5, #4
 80069c2:	f47f af44 	bne.w	800684e <_scanf_float+0x66>
 80069c6:	3501      	adds	r5, #1
 80069c8:	b2ed      	uxtb	r5, r5
 80069ca:	e7d9      	b.n	8006980 <_scanf_float+0x198>
 80069cc:	f1ba 0f01 	cmp.w	sl, #1
 80069d0:	f47f af3d 	bne.w	800684e <_scanf_float+0x66>
 80069d4:	f04f 0a02 	mov.w	sl, #2
 80069d8:	e7d2      	b.n	8006980 <_scanf_float+0x198>
 80069da:	b975      	cbnz	r5, 80069fa <_scanf_float+0x212>
 80069dc:	2f00      	cmp	r7, #0
 80069de:	f47f af37 	bne.w	8006850 <_scanf_float+0x68>
 80069e2:	6822      	ldr	r2, [r4, #0]
 80069e4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80069e8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80069ec:	f040 8103 	bne.w	8006bf6 <_scanf_float+0x40e>
 80069f0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80069f4:	6022      	str	r2, [r4, #0]
 80069f6:	2501      	movs	r5, #1
 80069f8:	e7c2      	b.n	8006980 <_scanf_float+0x198>
 80069fa:	2d03      	cmp	r5, #3
 80069fc:	d0e3      	beq.n	80069c6 <_scanf_float+0x1de>
 80069fe:	2d05      	cmp	r5, #5
 8006a00:	e7df      	b.n	80069c2 <_scanf_float+0x1da>
 8006a02:	2d02      	cmp	r5, #2
 8006a04:	f47f af23 	bne.w	800684e <_scanf_float+0x66>
 8006a08:	2503      	movs	r5, #3
 8006a0a:	e7b9      	b.n	8006980 <_scanf_float+0x198>
 8006a0c:	2d06      	cmp	r5, #6
 8006a0e:	f47f af1e 	bne.w	800684e <_scanf_float+0x66>
 8006a12:	2507      	movs	r5, #7
 8006a14:	e7b4      	b.n	8006980 <_scanf_float+0x198>
 8006a16:	6822      	ldr	r2, [r4, #0]
 8006a18:	0591      	lsls	r1, r2, #22
 8006a1a:	f57f af18 	bpl.w	800684e <_scanf_float+0x66>
 8006a1e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8006a22:	6022      	str	r2, [r4, #0]
 8006a24:	9702      	str	r7, [sp, #8]
 8006a26:	e7ab      	b.n	8006980 <_scanf_float+0x198>
 8006a28:	6822      	ldr	r2, [r4, #0]
 8006a2a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8006a2e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006a32:	d005      	beq.n	8006a40 <_scanf_float+0x258>
 8006a34:	0550      	lsls	r0, r2, #21
 8006a36:	f57f af0a 	bpl.w	800684e <_scanf_float+0x66>
 8006a3a:	2f00      	cmp	r7, #0
 8006a3c:	f000 80db 	beq.w	8006bf6 <_scanf_float+0x40e>
 8006a40:	0591      	lsls	r1, r2, #22
 8006a42:	bf58      	it	pl
 8006a44:	9902      	ldrpl	r1, [sp, #8]
 8006a46:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006a4a:	bf58      	it	pl
 8006a4c:	1a79      	subpl	r1, r7, r1
 8006a4e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8006a52:	bf58      	it	pl
 8006a54:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006a58:	6022      	str	r2, [r4, #0]
 8006a5a:	2700      	movs	r7, #0
 8006a5c:	e790      	b.n	8006980 <_scanf_float+0x198>
 8006a5e:	f04f 0a03 	mov.w	sl, #3
 8006a62:	e78d      	b.n	8006980 <_scanf_float+0x198>
 8006a64:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006a68:	4649      	mov	r1, r9
 8006a6a:	4640      	mov	r0, r8
 8006a6c:	4798      	blx	r3
 8006a6e:	2800      	cmp	r0, #0
 8006a70:	f43f aedf 	beq.w	8006832 <_scanf_float+0x4a>
 8006a74:	e6eb      	b.n	800684e <_scanf_float+0x66>
 8006a76:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006a7a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006a7e:	464a      	mov	r2, r9
 8006a80:	4640      	mov	r0, r8
 8006a82:	4798      	blx	r3
 8006a84:	6923      	ldr	r3, [r4, #16]
 8006a86:	3b01      	subs	r3, #1
 8006a88:	6123      	str	r3, [r4, #16]
 8006a8a:	e6eb      	b.n	8006864 <_scanf_float+0x7c>
 8006a8c:	1e6b      	subs	r3, r5, #1
 8006a8e:	2b06      	cmp	r3, #6
 8006a90:	d824      	bhi.n	8006adc <_scanf_float+0x2f4>
 8006a92:	2d02      	cmp	r5, #2
 8006a94:	d836      	bhi.n	8006b04 <_scanf_float+0x31c>
 8006a96:	9b01      	ldr	r3, [sp, #4]
 8006a98:	429e      	cmp	r6, r3
 8006a9a:	f67f aee7 	bls.w	800686c <_scanf_float+0x84>
 8006a9e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006aa2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006aa6:	464a      	mov	r2, r9
 8006aa8:	4640      	mov	r0, r8
 8006aaa:	4798      	blx	r3
 8006aac:	6923      	ldr	r3, [r4, #16]
 8006aae:	3b01      	subs	r3, #1
 8006ab0:	6123      	str	r3, [r4, #16]
 8006ab2:	e7f0      	b.n	8006a96 <_scanf_float+0x2ae>
 8006ab4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006ab8:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8006abc:	464a      	mov	r2, r9
 8006abe:	4640      	mov	r0, r8
 8006ac0:	4798      	blx	r3
 8006ac2:	6923      	ldr	r3, [r4, #16]
 8006ac4:	3b01      	subs	r3, #1
 8006ac6:	6123      	str	r3, [r4, #16]
 8006ac8:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006acc:	fa5f fa8a 	uxtb.w	sl, sl
 8006ad0:	f1ba 0f02 	cmp.w	sl, #2
 8006ad4:	d1ee      	bne.n	8006ab4 <_scanf_float+0x2cc>
 8006ad6:	3d03      	subs	r5, #3
 8006ad8:	b2ed      	uxtb	r5, r5
 8006ada:	1b76      	subs	r6, r6, r5
 8006adc:	6823      	ldr	r3, [r4, #0]
 8006ade:	05da      	lsls	r2, r3, #23
 8006ae0:	d530      	bpl.n	8006b44 <_scanf_float+0x35c>
 8006ae2:	055b      	lsls	r3, r3, #21
 8006ae4:	d511      	bpl.n	8006b0a <_scanf_float+0x322>
 8006ae6:	9b01      	ldr	r3, [sp, #4]
 8006ae8:	429e      	cmp	r6, r3
 8006aea:	f67f aebf 	bls.w	800686c <_scanf_float+0x84>
 8006aee:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006af2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006af6:	464a      	mov	r2, r9
 8006af8:	4640      	mov	r0, r8
 8006afa:	4798      	blx	r3
 8006afc:	6923      	ldr	r3, [r4, #16]
 8006afe:	3b01      	subs	r3, #1
 8006b00:	6123      	str	r3, [r4, #16]
 8006b02:	e7f0      	b.n	8006ae6 <_scanf_float+0x2fe>
 8006b04:	46aa      	mov	sl, r5
 8006b06:	46b3      	mov	fp, r6
 8006b08:	e7de      	b.n	8006ac8 <_scanf_float+0x2e0>
 8006b0a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006b0e:	6923      	ldr	r3, [r4, #16]
 8006b10:	2965      	cmp	r1, #101	@ 0x65
 8006b12:	f103 33ff 	add.w	r3, r3, #4294967295
 8006b16:	f106 35ff 	add.w	r5, r6, #4294967295
 8006b1a:	6123      	str	r3, [r4, #16]
 8006b1c:	d00c      	beq.n	8006b38 <_scanf_float+0x350>
 8006b1e:	2945      	cmp	r1, #69	@ 0x45
 8006b20:	d00a      	beq.n	8006b38 <_scanf_float+0x350>
 8006b22:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006b26:	464a      	mov	r2, r9
 8006b28:	4640      	mov	r0, r8
 8006b2a:	4798      	blx	r3
 8006b2c:	6923      	ldr	r3, [r4, #16]
 8006b2e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006b32:	3b01      	subs	r3, #1
 8006b34:	1eb5      	subs	r5, r6, #2
 8006b36:	6123      	str	r3, [r4, #16]
 8006b38:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006b3c:	464a      	mov	r2, r9
 8006b3e:	4640      	mov	r0, r8
 8006b40:	4798      	blx	r3
 8006b42:	462e      	mov	r6, r5
 8006b44:	6822      	ldr	r2, [r4, #0]
 8006b46:	f012 0210 	ands.w	r2, r2, #16
 8006b4a:	d001      	beq.n	8006b50 <_scanf_float+0x368>
 8006b4c:	2000      	movs	r0, #0
 8006b4e:	e68e      	b.n	800686e <_scanf_float+0x86>
 8006b50:	7032      	strb	r2, [r6, #0]
 8006b52:	6823      	ldr	r3, [r4, #0]
 8006b54:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006b58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b5c:	d125      	bne.n	8006baa <_scanf_float+0x3c2>
 8006b5e:	9b02      	ldr	r3, [sp, #8]
 8006b60:	429f      	cmp	r7, r3
 8006b62:	d00a      	beq.n	8006b7a <_scanf_float+0x392>
 8006b64:	1bda      	subs	r2, r3, r7
 8006b66:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006b6a:	429e      	cmp	r6, r3
 8006b6c:	bf28      	it	cs
 8006b6e:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8006b72:	4922      	ldr	r1, [pc, #136]	@ (8006bfc <_scanf_float+0x414>)
 8006b74:	4630      	mov	r0, r6
 8006b76:	f000 f907 	bl	8006d88 <siprintf>
 8006b7a:	9901      	ldr	r1, [sp, #4]
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	4640      	mov	r0, r8
 8006b80:	f002 fbf2 	bl	8009368 <_strtod_r>
 8006b84:	9b03      	ldr	r3, [sp, #12]
 8006b86:	6821      	ldr	r1, [r4, #0]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	f011 0f02 	tst.w	r1, #2
 8006b8e:	ec57 6b10 	vmov	r6, r7, d0
 8006b92:	f103 0204 	add.w	r2, r3, #4
 8006b96:	d015      	beq.n	8006bc4 <_scanf_float+0x3dc>
 8006b98:	9903      	ldr	r1, [sp, #12]
 8006b9a:	600a      	str	r2, [r1, #0]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	e9c3 6700 	strd	r6, r7, [r3]
 8006ba2:	68e3      	ldr	r3, [r4, #12]
 8006ba4:	3301      	adds	r3, #1
 8006ba6:	60e3      	str	r3, [r4, #12]
 8006ba8:	e7d0      	b.n	8006b4c <_scanf_float+0x364>
 8006baa:	9b04      	ldr	r3, [sp, #16]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d0e4      	beq.n	8006b7a <_scanf_float+0x392>
 8006bb0:	9905      	ldr	r1, [sp, #20]
 8006bb2:	230a      	movs	r3, #10
 8006bb4:	3101      	adds	r1, #1
 8006bb6:	4640      	mov	r0, r8
 8006bb8:	f002 fc56 	bl	8009468 <_strtol_r>
 8006bbc:	9b04      	ldr	r3, [sp, #16]
 8006bbe:	9e05      	ldr	r6, [sp, #20]
 8006bc0:	1ac2      	subs	r2, r0, r3
 8006bc2:	e7d0      	b.n	8006b66 <_scanf_float+0x37e>
 8006bc4:	f011 0f04 	tst.w	r1, #4
 8006bc8:	9903      	ldr	r1, [sp, #12]
 8006bca:	600a      	str	r2, [r1, #0]
 8006bcc:	d1e6      	bne.n	8006b9c <_scanf_float+0x3b4>
 8006bce:	681d      	ldr	r5, [r3, #0]
 8006bd0:	4632      	mov	r2, r6
 8006bd2:	463b      	mov	r3, r7
 8006bd4:	4630      	mov	r0, r6
 8006bd6:	4639      	mov	r1, r7
 8006bd8:	f7f9 ffa8 	bl	8000b2c <__aeabi_dcmpun>
 8006bdc:	b128      	cbz	r0, 8006bea <_scanf_float+0x402>
 8006bde:	4808      	ldr	r0, [pc, #32]	@ (8006c00 <_scanf_float+0x418>)
 8006be0:	f000 f9b8 	bl	8006f54 <nanf>
 8006be4:	ed85 0a00 	vstr	s0, [r5]
 8006be8:	e7db      	b.n	8006ba2 <_scanf_float+0x3ba>
 8006bea:	4630      	mov	r0, r6
 8006bec:	4639      	mov	r1, r7
 8006bee:	f7f9 fffb 	bl	8000be8 <__aeabi_d2f>
 8006bf2:	6028      	str	r0, [r5, #0]
 8006bf4:	e7d5      	b.n	8006ba2 <_scanf_float+0x3ba>
 8006bf6:	2700      	movs	r7, #0
 8006bf8:	e62e      	b.n	8006858 <_scanf_float+0x70>
 8006bfa:	bf00      	nop
 8006bfc:	0800a6c8 	.word	0x0800a6c8
 8006c00:	0800a809 	.word	0x0800a809

08006c04 <std>:
 8006c04:	2300      	movs	r3, #0
 8006c06:	b510      	push	{r4, lr}
 8006c08:	4604      	mov	r4, r0
 8006c0a:	e9c0 3300 	strd	r3, r3, [r0]
 8006c0e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006c12:	6083      	str	r3, [r0, #8]
 8006c14:	8181      	strh	r1, [r0, #12]
 8006c16:	6643      	str	r3, [r0, #100]	@ 0x64
 8006c18:	81c2      	strh	r2, [r0, #14]
 8006c1a:	6183      	str	r3, [r0, #24]
 8006c1c:	4619      	mov	r1, r3
 8006c1e:	2208      	movs	r2, #8
 8006c20:	305c      	adds	r0, #92	@ 0x5c
 8006c22:	f000 f916 	bl	8006e52 <memset>
 8006c26:	4b0d      	ldr	r3, [pc, #52]	@ (8006c5c <std+0x58>)
 8006c28:	6263      	str	r3, [r4, #36]	@ 0x24
 8006c2a:	4b0d      	ldr	r3, [pc, #52]	@ (8006c60 <std+0x5c>)
 8006c2c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006c2e:	4b0d      	ldr	r3, [pc, #52]	@ (8006c64 <std+0x60>)
 8006c30:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006c32:	4b0d      	ldr	r3, [pc, #52]	@ (8006c68 <std+0x64>)
 8006c34:	6323      	str	r3, [r4, #48]	@ 0x30
 8006c36:	4b0d      	ldr	r3, [pc, #52]	@ (8006c6c <std+0x68>)
 8006c38:	6224      	str	r4, [r4, #32]
 8006c3a:	429c      	cmp	r4, r3
 8006c3c:	d006      	beq.n	8006c4c <std+0x48>
 8006c3e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006c42:	4294      	cmp	r4, r2
 8006c44:	d002      	beq.n	8006c4c <std+0x48>
 8006c46:	33d0      	adds	r3, #208	@ 0xd0
 8006c48:	429c      	cmp	r4, r3
 8006c4a:	d105      	bne.n	8006c58 <std+0x54>
 8006c4c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006c50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c54:	f000 b97a 	b.w	8006f4c <__retarget_lock_init_recursive>
 8006c58:	bd10      	pop	{r4, pc}
 8006c5a:	bf00      	nop
 8006c5c:	08006dcd 	.word	0x08006dcd
 8006c60:	08006def 	.word	0x08006def
 8006c64:	08006e27 	.word	0x08006e27
 8006c68:	08006e4b 	.word	0x08006e4b
 8006c6c:	20000430 	.word	0x20000430

08006c70 <stdio_exit_handler>:
 8006c70:	4a02      	ldr	r2, [pc, #8]	@ (8006c7c <stdio_exit_handler+0xc>)
 8006c72:	4903      	ldr	r1, [pc, #12]	@ (8006c80 <stdio_exit_handler+0x10>)
 8006c74:	4803      	ldr	r0, [pc, #12]	@ (8006c84 <stdio_exit_handler+0x14>)
 8006c76:	f000 b869 	b.w	8006d4c <_fwalk_sglue>
 8006c7a:	bf00      	nop
 8006c7c:	20000034 	.word	0x20000034
 8006c80:	08009825 	.word	0x08009825
 8006c84:	20000044 	.word	0x20000044

08006c88 <cleanup_stdio>:
 8006c88:	6841      	ldr	r1, [r0, #4]
 8006c8a:	4b0c      	ldr	r3, [pc, #48]	@ (8006cbc <cleanup_stdio+0x34>)
 8006c8c:	4299      	cmp	r1, r3
 8006c8e:	b510      	push	{r4, lr}
 8006c90:	4604      	mov	r4, r0
 8006c92:	d001      	beq.n	8006c98 <cleanup_stdio+0x10>
 8006c94:	f002 fdc6 	bl	8009824 <_fflush_r>
 8006c98:	68a1      	ldr	r1, [r4, #8]
 8006c9a:	4b09      	ldr	r3, [pc, #36]	@ (8006cc0 <cleanup_stdio+0x38>)
 8006c9c:	4299      	cmp	r1, r3
 8006c9e:	d002      	beq.n	8006ca6 <cleanup_stdio+0x1e>
 8006ca0:	4620      	mov	r0, r4
 8006ca2:	f002 fdbf 	bl	8009824 <_fflush_r>
 8006ca6:	68e1      	ldr	r1, [r4, #12]
 8006ca8:	4b06      	ldr	r3, [pc, #24]	@ (8006cc4 <cleanup_stdio+0x3c>)
 8006caa:	4299      	cmp	r1, r3
 8006cac:	d004      	beq.n	8006cb8 <cleanup_stdio+0x30>
 8006cae:	4620      	mov	r0, r4
 8006cb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006cb4:	f002 bdb6 	b.w	8009824 <_fflush_r>
 8006cb8:	bd10      	pop	{r4, pc}
 8006cba:	bf00      	nop
 8006cbc:	20000430 	.word	0x20000430
 8006cc0:	20000498 	.word	0x20000498
 8006cc4:	20000500 	.word	0x20000500

08006cc8 <global_stdio_init.part.0>:
 8006cc8:	b510      	push	{r4, lr}
 8006cca:	4b0b      	ldr	r3, [pc, #44]	@ (8006cf8 <global_stdio_init.part.0+0x30>)
 8006ccc:	4c0b      	ldr	r4, [pc, #44]	@ (8006cfc <global_stdio_init.part.0+0x34>)
 8006cce:	4a0c      	ldr	r2, [pc, #48]	@ (8006d00 <global_stdio_init.part.0+0x38>)
 8006cd0:	601a      	str	r2, [r3, #0]
 8006cd2:	4620      	mov	r0, r4
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	2104      	movs	r1, #4
 8006cd8:	f7ff ff94 	bl	8006c04 <std>
 8006cdc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006ce0:	2201      	movs	r2, #1
 8006ce2:	2109      	movs	r1, #9
 8006ce4:	f7ff ff8e 	bl	8006c04 <std>
 8006ce8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006cec:	2202      	movs	r2, #2
 8006cee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006cf2:	2112      	movs	r1, #18
 8006cf4:	f7ff bf86 	b.w	8006c04 <std>
 8006cf8:	20000568 	.word	0x20000568
 8006cfc:	20000430 	.word	0x20000430
 8006d00:	08006c71 	.word	0x08006c71

08006d04 <__sfp_lock_acquire>:
 8006d04:	4801      	ldr	r0, [pc, #4]	@ (8006d0c <__sfp_lock_acquire+0x8>)
 8006d06:	f000 b922 	b.w	8006f4e <__retarget_lock_acquire_recursive>
 8006d0a:	bf00      	nop
 8006d0c:	20000571 	.word	0x20000571

08006d10 <__sfp_lock_release>:
 8006d10:	4801      	ldr	r0, [pc, #4]	@ (8006d18 <__sfp_lock_release+0x8>)
 8006d12:	f000 b91d 	b.w	8006f50 <__retarget_lock_release_recursive>
 8006d16:	bf00      	nop
 8006d18:	20000571 	.word	0x20000571

08006d1c <__sinit>:
 8006d1c:	b510      	push	{r4, lr}
 8006d1e:	4604      	mov	r4, r0
 8006d20:	f7ff fff0 	bl	8006d04 <__sfp_lock_acquire>
 8006d24:	6a23      	ldr	r3, [r4, #32]
 8006d26:	b11b      	cbz	r3, 8006d30 <__sinit+0x14>
 8006d28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d2c:	f7ff bff0 	b.w	8006d10 <__sfp_lock_release>
 8006d30:	4b04      	ldr	r3, [pc, #16]	@ (8006d44 <__sinit+0x28>)
 8006d32:	6223      	str	r3, [r4, #32]
 8006d34:	4b04      	ldr	r3, [pc, #16]	@ (8006d48 <__sinit+0x2c>)
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d1f5      	bne.n	8006d28 <__sinit+0xc>
 8006d3c:	f7ff ffc4 	bl	8006cc8 <global_stdio_init.part.0>
 8006d40:	e7f2      	b.n	8006d28 <__sinit+0xc>
 8006d42:	bf00      	nop
 8006d44:	08006c89 	.word	0x08006c89
 8006d48:	20000568 	.word	0x20000568

08006d4c <_fwalk_sglue>:
 8006d4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d50:	4607      	mov	r7, r0
 8006d52:	4688      	mov	r8, r1
 8006d54:	4614      	mov	r4, r2
 8006d56:	2600      	movs	r6, #0
 8006d58:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006d5c:	f1b9 0901 	subs.w	r9, r9, #1
 8006d60:	d505      	bpl.n	8006d6e <_fwalk_sglue+0x22>
 8006d62:	6824      	ldr	r4, [r4, #0]
 8006d64:	2c00      	cmp	r4, #0
 8006d66:	d1f7      	bne.n	8006d58 <_fwalk_sglue+0xc>
 8006d68:	4630      	mov	r0, r6
 8006d6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d6e:	89ab      	ldrh	r3, [r5, #12]
 8006d70:	2b01      	cmp	r3, #1
 8006d72:	d907      	bls.n	8006d84 <_fwalk_sglue+0x38>
 8006d74:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006d78:	3301      	adds	r3, #1
 8006d7a:	d003      	beq.n	8006d84 <_fwalk_sglue+0x38>
 8006d7c:	4629      	mov	r1, r5
 8006d7e:	4638      	mov	r0, r7
 8006d80:	47c0      	blx	r8
 8006d82:	4306      	orrs	r6, r0
 8006d84:	3568      	adds	r5, #104	@ 0x68
 8006d86:	e7e9      	b.n	8006d5c <_fwalk_sglue+0x10>

08006d88 <siprintf>:
 8006d88:	b40e      	push	{r1, r2, r3}
 8006d8a:	b510      	push	{r4, lr}
 8006d8c:	b09d      	sub	sp, #116	@ 0x74
 8006d8e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006d90:	9002      	str	r0, [sp, #8]
 8006d92:	9006      	str	r0, [sp, #24]
 8006d94:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006d98:	480a      	ldr	r0, [pc, #40]	@ (8006dc4 <siprintf+0x3c>)
 8006d9a:	9107      	str	r1, [sp, #28]
 8006d9c:	9104      	str	r1, [sp, #16]
 8006d9e:	490a      	ldr	r1, [pc, #40]	@ (8006dc8 <siprintf+0x40>)
 8006da0:	f853 2b04 	ldr.w	r2, [r3], #4
 8006da4:	9105      	str	r1, [sp, #20]
 8006da6:	2400      	movs	r4, #0
 8006da8:	a902      	add	r1, sp, #8
 8006daa:	6800      	ldr	r0, [r0, #0]
 8006dac:	9301      	str	r3, [sp, #4]
 8006dae:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006db0:	f002 fbb8 	bl	8009524 <_svfiprintf_r>
 8006db4:	9b02      	ldr	r3, [sp, #8]
 8006db6:	701c      	strb	r4, [r3, #0]
 8006db8:	b01d      	add	sp, #116	@ 0x74
 8006dba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006dbe:	b003      	add	sp, #12
 8006dc0:	4770      	bx	lr
 8006dc2:	bf00      	nop
 8006dc4:	20000040 	.word	0x20000040
 8006dc8:	ffff0208 	.word	0xffff0208

08006dcc <__sread>:
 8006dcc:	b510      	push	{r4, lr}
 8006dce:	460c      	mov	r4, r1
 8006dd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006dd4:	f000 f86c 	bl	8006eb0 <_read_r>
 8006dd8:	2800      	cmp	r0, #0
 8006dda:	bfab      	itete	ge
 8006ddc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006dde:	89a3      	ldrhlt	r3, [r4, #12]
 8006de0:	181b      	addge	r3, r3, r0
 8006de2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006de6:	bfac      	ite	ge
 8006de8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006dea:	81a3      	strhlt	r3, [r4, #12]
 8006dec:	bd10      	pop	{r4, pc}

08006dee <__swrite>:
 8006dee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006df2:	461f      	mov	r7, r3
 8006df4:	898b      	ldrh	r3, [r1, #12]
 8006df6:	05db      	lsls	r3, r3, #23
 8006df8:	4605      	mov	r5, r0
 8006dfa:	460c      	mov	r4, r1
 8006dfc:	4616      	mov	r6, r2
 8006dfe:	d505      	bpl.n	8006e0c <__swrite+0x1e>
 8006e00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e04:	2302      	movs	r3, #2
 8006e06:	2200      	movs	r2, #0
 8006e08:	f000 f840 	bl	8006e8c <_lseek_r>
 8006e0c:	89a3      	ldrh	r3, [r4, #12]
 8006e0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006e12:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006e16:	81a3      	strh	r3, [r4, #12]
 8006e18:	4632      	mov	r2, r6
 8006e1a:	463b      	mov	r3, r7
 8006e1c:	4628      	mov	r0, r5
 8006e1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006e22:	f000 b857 	b.w	8006ed4 <_write_r>

08006e26 <__sseek>:
 8006e26:	b510      	push	{r4, lr}
 8006e28:	460c      	mov	r4, r1
 8006e2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e2e:	f000 f82d 	bl	8006e8c <_lseek_r>
 8006e32:	1c43      	adds	r3, r0, #1
 8006e34:	89a3      	ldrh	r3, [r4, #12]
 8006e36:	bf15      	itete	ne
 8006e38:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006e3a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006e3e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006e42:	81a3      	strheq	r3, [r4, #12]
 8006e44:	bf18      	it	ne
 8006e46:	81a3      	strhne	r3, [r4, #12]
 8006e48:	bd10      	pop	{r4, pc}

08006e4a <__sclose>:
 8006e4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e4e:	f000 b80d 	b.w	8006e6c <_close_r>

08006e52 <memset>:
 8006e52:	4402      	add	r2, r0
 8006e54:	4603      	mov	r3, r0
 8006e56:	4293      	cmp	r3, r2
 8006e58:	d100      	bne.n	8006e5c <memset+0xa>
 8006e5a:	4770      	bx	lr
 8006e5c:	f803 1b01 	strb.w	r1, [r3], #1
 8006e60:	e7f9      	b.n	8006e56 <memset+0x4>
	...

08006e64 <_localeconv_r>:
 8006e64:	4800      	ldr	r0, [pc, #0]	@ (8006e68 <_localeconv_r+0x4>)
 8006e66:	4770      	bx	lr
 8006e68:	20000180 	.word	0x20000180

08006e6c <_close_r>:
 8006e6c:	b538      	push	{r3, r4, r5, lr}
 8006e6e:	4d06      	ldr	r5, [pc, #24]	@ (8006e88 <_close_r+0x1c>)
 8006e70:	2300      	movs	r3, #0
 8006e72:	4604      	mov	r4, r0
 8006e74:	4608      	mov	r0, r1
 8006e76:	602b      	str	r3, [r5, #0]
 8006e78:	f7fa fd24 	bl	80018c4 <_close>
 8006e7c:	1c43      	adds	r3, r0, #1
 8006e7e:	d102      	bne.n	8006e86 <_close_r+0x1a>
 8006e80:	682b      	ldr	r3, [r5, #0]
 8006e82:	b103      	cbz	r3, 8006e86 <_close_r+0x1a>
 8006e84:	6023      	str	r3, [r4, #0]
 8006e86:	bd38      	pop	{r3, r4, r5, pc}
 8006e88:	2000056c 	.word	0x2000056c

08006e8c <_lseek_r>:
 8006e8c:	b538      	push	{r3, r4, r5, lr}
 8006e8e:	4d07      	ldr	r5, [pc, #28]	@ (8006eac <_lseek_r+0x20>)
 8006e90:	4604      	mov	r4, r0
 8006e92:	4608      	mov	r0, r1
 8006e94:	4611      	mov	r1, r2
 8006e96:	2200      	movs	r2, #0
 8006e98:	602a      	str	r2, [r5, #0]
 8006e9a:	461a      	mov	r2, r3
 8006e9c:	f7fa fd39 	bl	8001912 <_lseek>
 8006ea0:	1c43      	adds	r3, r0, #1
 8006ea2:	d102      	bne.n	8006eaa <_lseek_r+0x1e>
 8006ea4:	682b      	ldr	r3, [r5, #0]
 8006ea6:	b103      	cbz	r3, 8006eaa <_lseek_r+0x1e>
 8006ea8:	6023      	str	r3, [r4, #0]
 8006eaa:	bd38      	pop	{r3, r4, r5, pc}
 8006eac:	2000056c 	.word	0x2000056c

08006eb0 <_read_r>:
 8006eb0:	b538      	push	{r3, r4, r5, lr}
 8006eb2:	4d07      	ldr	r5, [pc, #28]	@ (8006ed0 <_read_r+0x20>)
 8006eb4:	4604      	mov	r4, r0
 8006eb6:	4608      	mov	r0, r1
 8006eb8:	4611      	mov	r1, r2
 8006eba:	2200      	movs	r2, #0
 8006ebc:	602a      	str	r2, [r5, #0]
 8006ebe:	461a      	mov	r2, r3
 8006ec0:	f7fa fcc7 	bl	8001852 <_read>
 8006ec4:	1c43      	adds	r3, r0, #1
 8006ec6:	d102      	bne.n	8006ece <_read_r+0x1e>
 8006ec8:	682b      	ldr	r3, [r5, #0]
 8006eca:	b103      	cbz	r3, 8006ece <_read_r+0x1e>
 8006ecc:	6023      	str	r3, [r4, #0]
 8006ece:	bd38      	pop	{r3, r4, r5, pc}
 8006ed0:	2000056c 	.word	0x2000056c

08006ed4 <_write_r>:
 8006ed4:	b538      	push	{r3, r4, r5, lr}
 8006ed6:	4d07      	ldr	r5, [pc, #28]	@ (8006ef4 <_write_r+0x20>)
 8006ed8:	4604      	mov	r4, r0
 8006eda:	4608      	mov	r0, r1
 8006edc:	4611      	mov	r1, r2
 8006ede:	2200      	movs	r2, #0
 8006ee0:	602a      	str	r2, [r5, #0]
 8006ee2:	461a      	mov	r2, r3
 8006ee4:	f7fa fcd2 	bl	800188c <_write>
 8006ee8:	1c43      	adds	r3, r0, #1
 8006eea:	d102      	bne.n	8006ef2 <_write_r+0x1e>
 8006eec:	682b      	ldr	r3, [r5, #0]
 8006eee:	b103      	cbz	r3, 8006ef2 <_write_r+0x1e>
 8006ef0:	6023      	str	r3, [r4, #0]
 8006ef2:	bd38      	pop	{r3, r4, r5, pc}
 8006ef4:	2000056c 	.word	0x2000056c

08006ef8 <__errno>:
 8006ef8:	4b01      	ldr	r3, [pc, #4]	@ (8006f00 <__errno+0x8>)
 8006efa:	6818      	ldr	r0, [r3, #0]
 8006efc:	4770      	bx	lr
 8006efe:	bf00      	nop
 8006f00:	20000040 	.word	0x20000040

08006f04 <__libc_init_array>:
 8006f04:	b570      	push	{r4, r5, r6, lr}
 8006f06:	4d0d      	ldr	r5, [pc, #52]	@ (8006f3c <__libc_init_array+0x38>)
 8006f08:	4c0d      	ldr	r4, [pc, #52]	@ (8006f40 <__libc_init_array+0x3c>)
 8006f0a:	1b64      	subs	r4, r4, r5
 8006f0c:	10a4      	asrs	r4, r4, #2
 8006f0e:	2600      	movs	r6, #0
 8006f10:	42a6      	cmp	r6, r4
 8006f12:	d109      	bne.n	8006f28 <__libc_init_array+0x24>
 8006f14:	4d0b      	ldr	r5, [pc, #44]	@ (8006f44 <__libc_init_array+0x40>)
 8006f16:	4c0c      	ldr	r4, [pc, #48]	@ (8006f48 <__libc_init_array+0x44>)
 8006f18:	f003 fb74 	bl	800a604 <_init>
 8006f1c:	1b64      	subs	r4, r4, r5
 8006f1e:	10a4      	asrs	r4, r4, #2
 8006f20:	2600      	movs	r6, #0
 8006f22:	42a6      	cmp	r6, r4
 8006f24:	d105      	bne.n	8006f32 <__libc_init_array+0x2e>
 8006f26:	bd70      	pop	{r4, r5, r6, pc}
 8006f28:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f2c:	4798      	blx	r3
 8006f2e:	3601      	adds	r6, #1
 8006f30:	e7ee      	b.n	8006f10 <__libc_init_array+0xc>
 8006f32:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f36:	4798      	blx	r3
 8006f38:	3601      	adds	r6, #1
 8006f3a:	e7f2      	b.n	8006f22 <__libc_init_array+0x1e>
 8006f3c:	0800aac4 	.word	0x0800aac4
 8006f40:	0800aac4 	.word	0x0800aac4
 8006f44:	0800aac4 	.word	0x0800aac4
 8006f48:	0800aac8 	.word	0x0800aac8

08006f4c <__retarget_lock_init_recursive>:
 8006f4c:	4770      	bx	lr

08006f4e <__retarget_lock_acquire_recursive>:
 8006f4e:	4770      	bx	lr

08006f50 <__retarget_lock_release_recursive>:
 8006f50:	4770      	bx	lr
	...

08006f54 <nanf>:
 8006f54:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8006f5c <nanf+0x8>
 8006f58:	4770      	bx	lr
 8006f5a:	bf00      	nop
 8006f5c:	7fc00000 	.word	0x7fc00000

08006f60 <quorem>:
 8006f60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f64:	6903      	ldr	r3, [r0, #16]
 8006f66:	690c      	ldr	r4, [r1, #16]
 8006f68:	42a3      	cmp	r3, r4
 8006f6a:	4607      	mov	r7, r0
 8006f6c:	db7e      	blt.n	800706c <quorem+0x10c>
 8006f6e:	3c01      	subs	r4, #1
 8006f70:	f101 0814 	add.w	r8, r1, #20
 8006f74:	00a3      	lsls	r3, r4, #2
 8006f76:	f100 0514 	add.w	r5, r0, #20
 8006f7a:	9300      	str	r3, [sp, #0]
 8006f7c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006f80:	9301      	str	r3, [sp, #4]
 8006f82:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006f86:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006f8a:	3301      	adds	r3, #1
 8006f8c:	429a      	cmp	r2, r3
 8006f8e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006f92:	fbb2 f6f3 	udiv	r6, r2, r3
 8006f96:	d32e      	bcc.n	8006ff6 <quorem+0x96>
 8006f98:	f04f 0a00 	mov.w	sl, #0
 8006f9c:	46c4      	mov	ip, r8
 8006f9e:	46ae      	mov	lr, r5
 8006fa0:	46d3      	mov	fp, sl
 8006fa2:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006fa6:	b298      	uxth	r0, r3
 8006fa8:	fb06 a000 	mla	r0, r6, r0, sl
 8006fac:	0c02      	lsrs	r2, r0, #16
 8006fae:	0c1b      	lsrs	r3, r3, #16
 8006fb0:	fb06 2303 	mla	r3, r6, r3, r2
 8006fb4:	f8de 2000 	ldr.w	r2, [lr]
 8006fb8:	b280      	uxth	r0, r0
 8006fba:	b292      	uxth	r2, r2
 8006fbc:	1a12      	subs	r2, r2, r0
 8006fbe:	445a      	add	r2, fp
 8006fc0:	f8de 0000 	ldr.w	r0, [lr]
 8006fc4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006fc8:	b29b      	uxth	r3, r3
 8006fca:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006fce:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006fd2:	b292      	uxth	r2, r2
 8006fd4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006fd8:	45e1      	cmp	r9, ip
 8006fda:	f84e 2b04 	str.w	r2, [lr], #4
 8006fde:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006fe2:	d2de      	bcs.n	8006fa2 <quorem+0x42>
 8006fe4:	9b00      	ldr	r3, [sp, #0]
 8006fe6:	58eb      	ldr	r3, [r5, r3]
 8006fe8:	b92b      	cbnz	r3, 8006ff6 <quorem+0x96>
 8006fea:	9b01      	ldr	r3, [sp, #4]
 8006fec:	3b04      	subs	r3, #4
 8006fee:	429d      	cmp	r5, r3
 8006ff0:	461a      	mov	r2, r3
 8006ff2:	d32f      	bcc.n	8007054 <quorem+0xf4>
 8006ff4:	613c      	str	r4, [r7, #16]
 8006ff6:	4638      	mov	r0, r7
 8006ff8:	f001 f9c6 	bl	8008388 <__mcmp>
 8006ffc:	2800      	cmp	r0, #0
 8006ffe:	db25      	blt.n	800704c <quorem+0xec>
 8007000:	4629      	mov	r1, r5
 8007002:	2000      	movs	r0, #0
 8007004:	f858 2b04 	ldr.w	r2, [r8], #4
 8007008:	f8d1 c000 	ldr.w	ip, [r1]
 800700c:	fa1f fe82 	uxth.w	lr, r2
 8007010:	fa1f f38c 	uxth.w	r3, ip
 8007014:	eba3 030e 	sub.w	r3, r3, lr
 8007018:	4403      	add	r3, r0
 800701a:	0c12      	lsrs	r2, r2, #16
 800701c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007020:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007024:	b29b      	uxth	r3, r3
 8007026:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800702a:	45c1      	cmp	r9, r8
 800702c:	f841 3b04 	str.w	r3, [r1], #4
 8007030:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007034:	d2e6      	bcs.n	8007004 <quorem+0xa4>
 8007036:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800703a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800703e:	b922      	cbnz	r2, 800704a <quorem+0xea>
 8007040:	3b04      	subs	r3, #4
 8007042:	429d      	cmp	r5, r3
 8007044:	461a      	mov	r2, r3
 8007046:	d30b      	bcc.n	8007060 <quorem+0x100>
 8007048:	613c      	str	r4, [r7, #16]
 800704a:	3601      	adds	r6, #1
 800704c:	4630      	mov	r0, r6
 800704e:	b003      	add	sp, #12
 8007050:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007054:	6812      	ldr	r2, [r2, #0]
 8007056:	3b04      	subs	r3, #4
 8007058:	2a00      	cmp	r2, #0
 800705a:	d1cb      	bne.n	8006ff4 <quorem+0x94>
 800705c:	3c01      	subs	r4, #1
 800705e:	e7c6      	b.n	8006fee <quorem+0x8e>
 8007060:	6812      	ldr	r2, [r2, #0]
 8007062:	3b04      	subs	r3, #4
 8007064:	2a00      	cmp	r2, #0
 8007066:	d1ef      	bne.n	8007048 <quorem+0xe8>
 8007068:	3c01      	subs	r4, #1
 800706a:	e7ea      	b.n	8007042 <quorem+0xe2>
 800706c:	2000      	movs	r0, #0
 800706e:	e7ee      	b.n	800704e <quorem+0xee>

08007070 <_dtoa_r>:
 8007070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007074:	69c7      	ldr	r7, [r0, #28]
 8007076:	b097      	sub	sp, #92	@ 0x5c
 8007078:	ed8d 0b04 	vstr	d0, [sp, #16]
 800707c:	ec55 4b10 	vmov	r4, r5, d0
 8007080:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007082:	9107      	str	r1, [sp, #28]
 8007084:	4681      	mov	r9, r0
 8007086:	920c      	str	r2, [sp, #48]	@ 0x30
 8007088:	9311      	str	r3, [sp, #68]	@ 0x44
 800708a:	b97f      	cbnz	r7, 80070ac <_dtoa_r+0x3c>
 800708c:	2010      	movs	r0, #16
 800708e:	f000 fe09 	bl	8007ca4 <malloc>
 8007092:	4602      	mov	r2, r0
 8007094:	f8c9 001c 	str.w	r0, [r9, #28]
 8007098:	b920      	cbnz	r0, 80070a4 <_dtoa_r+0x34>
 800709a:	4ba9      	ldr	r3, [pc, #676]	@ (8007340 <_dtoa_r+0x2d0>)
 800709c:	21ef      	movs	r1, #239	@ 0xef
 800709e:	48a9      	ldr	r0, [pc, #676]	@ (8007344 <_dtoa_r+0x2d4>)
 80070a0:	f002 fc3a 	bl	8009918 <__assert_func>
 80070a4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80070a8:	6007      	str	r7, [r0, #0]
 80070aa:	60c7      	str	r7, [r0, #12]
 80070ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80070b0:	6819      	ldr	r1, [r3, #0]
 80070b2:	b159      	cbz	r1, 80070cc <_dtoa_r+0x5c>
 80070b4:	685a      	ldr	r2, [r3, #4]
 80070b6:	604a      	str	r2, [r1, #4]
 80070b8:	2301      	movs	r3, #1
 80070ba:	4093      	lsls	r3, r2
 80070bc:	608b      	str	r3, [r1, #8]
 80070be:	4648      	mov	r0, r9
 80070c0:	f000 fee6 	bl	8007e90 <_Bfree>
 80070c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80070c8:	2200      	movs	r2, #0
 80070ca:	601a      	str	r2, [r3, #0]
 80070cc:	1e2b      	subs	r3, r5, #0
 80070ce:	bfb9      	ittee	lt
 80070d0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80070d4:	9305      	strlt	r3, [sp, #20]
 80070d6:	2300      	movge	r3, #0
 80070d8:	6033      	strge	r3, [r6, #0]
 80070da:	9f05      	ldr	r7, [sp, #20]
 80070dc:	4b9a      	ldr	r3, [pc, #616]	@ (8007348 <_dtoa_r+0x2d8>)
 80070de:	bfbc      	itt	lt
 80070e0:	2201      	movlt	r2, #1
 80070e2:	6032      	strlt	r2, [r6, #0]
 80070e4:	43bb      	bics	r3, r7
 80070e6:	d112      	bne.n	800710e <_dtoa_r+0x9e>
 80070e8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80070ea:	f242 730f 	movw	r3, #9999	@ 0x270f
 80070ee:	6013      	str	r3, [r2, #0]
 80070f0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80070f4:	4323      	orrs	r3, r4
 80070f6:	f000 855a 	beq.w	8007bae <_dtoa_r+0xb3e>
 80070fa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80070fc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800735c <_dtoa_r+0x2ec>
 8007100:	2b00      	cmp	r3, #0
 8007102:	f000 855c 	beq.w	8007bbe <_dtoa_r+0xb4e>
 8007106:	f10a 0303 	add.w	r3, sl, #3
 800710a:	f000 bd56 	b.w	8007bba <_dtoa_r+0xb4a>
 800710e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007112:	2200      	movs	r2, #0
 8007114:	ec51 0b17 	vmov	r0, r1, d7
 8007118:	2300      	movs	r3, #0
 800711a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800711e:	f7f9 fcd3 	bl	8000ac8 <__aeabi_dcmpeq>
 8007122:	4680      	mov	r8, r0
 8007124:	b158      	cbz	r0, 800713e <_dtoa_r+0xce>
 8007126:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007128:	2301      	movs	r3, #1
 800712a:	6013      	str	r3, [r2, #0]
 800712c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800712e:	b113      	cbz	r3, 8007136 <_dtoa_r+0xc6>
 8007130:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007132:	4b86      	ldr	r3, [pc, #536]	@ (800734c <_dtoa_r+0x2dc>)
 8007134:	6013      	str	r3, [r2, #0]
 8007136:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007360 <_dtoa_r+0x2f0>
 800713a:	f000 bd40 	b.w	8007bbe <_dtoa_r+0xb4e>
 800713e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007142:	aa14      	add	r2, sp, #80	@ 0x50
 8007144:	a915      	add	r1, sp, #84	@ 0x54
 8007146:	4648      	mov	r0, r9
 8007148:	f001 fa3e 	bl	80085c8 <__d2b>
 800714c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007150:	9002      	str	r0, [sp, #8]
 8007152:	2e00      	cmp	r6, #0
 8007154:	d078      	beq.n	8007248 <_dtoa_r+0x1d8>
 8007156:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007158:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800715c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007160:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007164:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007168:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800716c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007170:	4619      	mov	r1, r3
 8007172:	2200      	movs	r2, #0
 8007174:	4b76      	ldr	r3, [pc, #472]	@ (8007350 <_dtoa_r+0x2e0>)
 8007176:	f7f9 f887 	bl	8000288 <__aeabi_dsub>
 800717a:	a36b      	add	r3, pc, #428	@ (adr r3, 8007328 <_dtoa_r+0x2b8>)
 800717c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007180:	f7f9 fa3a 	bl	80005f8 <__aeabi_dmul>
 8007184:	a36a      	add	r3, pc, #424	@ (adr r3, 8007330 <_dtoa_r+0x2c0>)
 8007186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800718a:	f7f9 f87f 	bl	800028c <__adddf3>
 800718e:	4604      	mov	r4, r0
 8007190:	4630      	mov	r0, r6
 8007192:	460d      	mov	r5, r1
 8007194:	f7f9 f9c6 	bl	8000524 <__aeabi_i2d>
 8007198:	a367      	add	r3, pc, #412	@ (adr r3, 8007338 <_dtoa_r+0x2c8>)
 800719a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800719e:	f7f9 fa2b 	bl	80005f8 <__aeabi_dmul>
 80071a2:	4602      	mov	r2, r0
 80071a4:	460b      	mov	r3, r1
 80071a6:	4620      	mov	r0, r4
 80071a8:	4629      	mov	r1, r5
 80071aa:	f7f9 f86f 	bl	800028c <__adddf3>
 80071ae:	4604      	mov	r4, r0
 80071b0:	460d      	mov	r5, r1
 80071b2:	f7f9 fcd1 	bl	8000b58 <__aeabi_d2iz>
 80071b6:	2200      	movs	r2, #0
 80071b8:	4607      	mov	r7, r0
 80071ba:	2300      	movs	r3, #0
 80071bc:	4620      	mov	r0, r4
 80071be:	4629      	mov	r1, r5
 80071c0:	f7f9 fc8c 	bl	8000adc <__aeabi_dcmplt>
 80071c4:	b140      	cbz	r0, 80071d8 <_dtoa_r+0x168>
 80071c6:	4638      	mov	r0, r7
 80071c8:	f7f9 f9ac 	bl	8000524 <__aeabi_i2d>
 80071cc:	4622      	mov	r2, r4
 80071ce:	462b      	mov	r3, r5
 80071d0:	f7f9 fc7a 	bl	8000ac8 <__aeabi_dcmpeq>
 80071d4:	b900      	cbnz	r0, 80071d8 <_dtoa_r+0x168>
 80071d6:	3f01      	subs	r7, #1
 80071d8:	2f16      	cmp	r7, #22
 80071da:	d852      	bhi.n	8007282 <_dtoa_r+0x212>
 80071dc:	4b5d      	ldr	r3, [pc, #372]	@ (8007354 <_dtoa_r+0x2e4>)
 80071de:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80071e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80071ea:	f7f9 fc77 	bl	8000adc <__aeabi_dcmplt>
 80071ee:	2800      	cmp	r0, #0
 80071f0:	d049      	beq.n	8007286 <_dtoa_r+0x216>
 80071f2:	3f01      	subs	r7, #1
 80071f4:	2300      	movs	r3, #0
 80071f6:	9310      	str	r3, [sp, #64]	@ 0x40
 80071f8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80071fa:	1b9b      	subs	r3, r3, r6
 80071fc:	1e5a      	subs	r2, r3, #1
 80071fe:	bf45      	ittet	mi
 8007200:	f1c3 0301 	rsbmi	r3, r3, #1
 8007204:	9300      	strmi	r3, [sp, #0]
 8007206:	2300      	movpl	r3, #0
 8007208:	2300      	movmi	r3, #0
 800720a:	9206      	str	r2, [sp, #24]
 800720c:	bf54      	ite	pl
 800720e:	9300      	strpl	r3, [sp, #0]
 8007210:	9306      	strmi	r3, [sp, #24]
 8007212:	2f00      	cmp	r7, #0
 8007214:	db39      	blt.n	800728a <_dtoa_r+0x21a>
 8007216:	9b06      	ldr	r3, [sp, #24]
 8007218:	970d      	str	r7, [sp, #52]	@ 0x34
 800721a:	443b      	add	r3, r7
 800721c:	9306      	str	r3, [sp, #24]
 800721e:	2300      	movs	r3, #0
 8007220:	9308      	str	r3, [sp, #32]
 8007222:	9b07      	ldr	r3, [sp, #28]
 8007224:	2b09      	cmp	r3, #9
 8007226:	d863      	bhi.n	80072f0 <_dtoa_r+0x280>
 8007228:	2b05      	cmp	r3, #5
 800722a:	bfc4      	itt	gt
 800722c:	3b04      	subgt	r3, #4
 800722e:	9307      	strgt	r3, [sp, #28]
 8007230:	9b07      	ldr	r3, [sp, #28]
 8007232:	f1a3 0302 	sub.w	r3, r3, #2
 8007236:	bfcc      	ite	gt
 8007238:	2400      	movgt	r4, #0
 800723a:	2401      	movle	r4, #1
 800723c:	2b03      	cmp	r3, #3
 800723e:	d863      	bhi.n	8007308 <_dtoa_r+0x298>
 8007240:	e8df f003 	tbb	[pc, r3]
 8007244:	2b375452 	.word	0x2b375452
 8007248:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800724c:	441e      	add	r6, r3
 800724e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007252:	2b20      	cmp	r3, #32
 8007254:	bfc1      	itttt	gt
 8007256:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800725a:	409f      	lslgt	r7, r3
 800725c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007260:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007264:	bfd6      	itet	le
 8007266:	f1c3 0320 	rsble	r3, r3, #32
 800726a:	ea47 0003 	orrgt.w	r0, r7, r3
 800726e:	fa04 f003 	lslle.w	r0, r4, r3
 8007272:	f7f9 f947 	bl	8000504 <__aeabi_ui2d>
 8007276:	2201      	movs	r2, #1
 8007278:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800727c:	3e01      	subs	r6, #1
 800727e:	9212      	str	r2, [sp, #72]	@ 0x48
 8007280:	e776      	b.n	8007170 <_dtoa_r+0x100>
 8007282:	2301      	movs	r3, #1
 8007284:	e7b7      	b.n	80071f6 <_dtoa_r+0x186>
 8007286:	9010      	str	r0, [sp, #64]	@ 0x40
 8007288:	e7b6      	b.n	80071f8 <_dtoa_r+0x188>
 800728a:	9b00      	ldr	r3, [sp, #0]
 800728c:	1bdb      	subs	r3, r3, r7
 800728e:	9300      	str	r3, [sp, #0]
 8007290:	427b      	negs	r3, r7
 8007292:	9308      	str	r3, [sp, #32]
 8007294:	2300      	movs	r3, #0
 8007296:	930d      	str	r3, [sp, #52]	@ 0x34
 8007298:	e7c3      	b.n	8007222 <_dtoa_r+0x1b2>
 800729a:	2301      	movs	r3, #1
 800729c:	9309      	str	r3, [sp, #36]	@ 0x24
 800729e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80072a0:	eb07 0b03 	add.w	fp, r7, r3
 80072a4:	f10b 0301 	add.w	r3, fp, #1
 80072a8:	2b01      	cmp	r3, #1
 80072aa:	9303      	str	r3, [sp, #12]
 80072ac:	bfb8      	it	lt
 80072ae:	2301      	movlt	r3, #1
 80072b0:	e006      	b.n	80072c0 <_dtoa_r+0x250>
 80072b2:	2301      	movs	r3, #1
 80072b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80072b6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	dd28      	ble.n	800730e <_dtoa_r+0x29e>
 80072bc:	469b      	mov	fp, r3
 80072be:	9303      	str	r3, [sp, #12]
 80072c0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80072c4:	2100      	movs	r1, #0
 80072c6:	2204      	movs	r2, #4
 80072c8:	f102 0514 	add.w	r5, r2, #20
 80072cc:	429d      	cmp	r5, r3
 80072ce:	d926      	bls.n	800731e <_dtoa_r+0x2ae>
 80072d0:	6041      	str	r1, [r0, #4]
 80072d2:	4648      	mov	r0, r9
 80072d4:	f000 fd9c 	bl	8007e10 <_Balloc>
 80072d8:	4682      	mov	sl, r0
 80072da:	2800      	cmp	r0, #0
 80072dc:	d142      	bne.n	8007364 <_dtoa_r+0x2f4>
 80072de:	4b1e      	ldr	r3, [pc, #120]	@ (8007358 <_dtoa_r+0x2e8>)
 80072e0:	4602      	mov	r2, r0
 80072e2:	f240 11af 	movw	r1, #431	@ 0x1af
 80072e6:	e6da      	b.n	800709e <_dtoa_r+0x2e>
 80072e8:	2300      	movs	r3, #0
 80072ea:	e7e3      	b.n	80072b4 <_dtoa_r+0x244>
 80072ec:	2300      	movs	r3, #0
 80072ee:	e7d5      	b.n	800729c <_dtoa_r+0x22c>
 80072f0:	2401      	movs	r4, #1
 80072f2:	2300      	movs	r3, #0
 80072f4:	9307      	str	r3, [sp, #28]
 80072f6:	9409      	str	r4, [sp, #36]	@ 0x24
 80072f8:	f04f 3bff 	mov.w	fp, #4294967295
 80072fc:	2200      	movs	r2, #0
 80072fe:	f8cd b00c 	str.w	fp, [sp, #12]
 8007302:	2312      	movs	r3, #18
 8007304:	920c      	str	r2, [sp, #48]	@ 0x30
 8007306:	e7db      	b.n	80072c0 <_dtoa_r+0x250>
 8007308:	2301      	movs	r3, #1
 800730a:	9309      	str	r3, [sp, #36]	@ 0x24
 800730c:	e7f4      	b.n	80072f8 <_dtoa_r+0x288>
 800730e:	f04f 0b01 	mov.w	fp, #1
 8007312:	f8cd b00c 	str.w	fp, [sp, #12]
 8007316:	465b      	mov	r3, fp
 8007318:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800731c:	e7d0      	b.n	80072c0 <_dtoa_r+0x250>
 800731e:	3101      	adds	r1, #1
 8007320:	0052      	lsls	r2, r2, #1
 8007322:	e7d1      	b.n	80072c8 <_dtoa_r+0x258>
 8007324:	f3af 8000 	nop.w
 8007328:	636f4361 	.word	0x636f4361
 800732c:	3fd287a7 	.word	0x3fd287a7
 8007330:	8b60c8b3 	.word	0x8b60c8b3
 8007334:	3fc68a28 	.word	0x3fc68a28
 8007338:	509f79fb 	.word	0x509f79fb
 800733c:	3fd34413 	.word	0x3fd34413
 8007340:	0800a6da 	.word	0x0800a6da
 8007344:	0800a6f1 	.word	0x0800a6f1
 8007348:	7ff00000 	.word	0x7ff00000
 800734c:	0800a6a5 	.word	0x0800a6a5
 8007350:	3ff80000 	.word	0x3ff80000
 8007354:	0800a8a0 	.word	0x0800a8a0
 8007358:	0800a749 	.word	0x0800a749
 800735c:	0800a6d6 	.word	0x0800a6d6
 8007360:	0800a6a4 	.word	0x0800a6a4
 8007364:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007368:	6018      	str	r0, [r3, #0]
 800736a:	9b03      	ldr	r3, [sp, #12]
 800736c:	2b0e      	cmp	r3, #14
 800736e:	f200 80a1 	bhi.w	80074b4 <_dtoa_r+0x444>
 8007372:	2c00      	cmp	r4, #0
 8007374:	f000 809e 	beq.w	80074b4 <_dtoa_r+0x444>
 8007378:	2f00      	cmp	r7, #0
 800737a:	dd33      	ble.n	80073e4 <_dtoa_r+0x374>
 800737c:	4b9c      	ldr	r3, [pc, #624]	@ (80075f0 <_dtoa_r+0x580>)
 800737e:	f007 020f 	and.w	r2, r7, #15
 8007382:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007386:	ed93 7b00 	vldr	d7, [r3]
 800738a:	05f8      	lsls	r0, r7, #23
 800738c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007390:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007394:	d516      	bpl.n	80073c4 <_dtoa_r+0x354>
 8007396:	4b97      	ldr	r3, [pc, #604]	@ (80075f4 <_dtoa_r+0x584>)
 8007398:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800739c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80073a0:	f7f9 fa54 	bl	800084c <__aeabi_ddiv>
 80073a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80073a8:	f004 040f 	and.w	r4, r4, #15
 80073ac:	2603      	movs	r6, #3
 80073ae:	4d91      	ldr	r5, [pc, #580]	@ (80075f4 <_dtoa_r+0x584>)
 80073b0:	b954      	cbnz	r4, 80073c8 <_dtoa_r+0x358>
 80073b2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80073b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80073ba:	f7f9 fa47 	bl	800084c <__aeabi_ddiv>
 80073be:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80073c2:	e028      	b.n	8007416 <_dtoa_r+0x3a6>
 80073c4:	2602      	movs	r6, #2
 80073c6:	e7f2      	b.n	80073ae <_dtoa_r+0x33e>
 80073c8:	07e1      	lsls	r1, r4, #31
 80073ca:	d508      	bpl.n	80073de <_dtoa_r+0x36e>
 80073cc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80073d0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80073d4:	f7f9 f910 	bl	80005f8 <__aeabi_dmul>
 80073d8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80073dc:	3601      	adds	r6, #1
 80073de:	1064      	asrs	r4, r4, #1
 80073e0:	3508      	adds	r5, #8
 80073e2:	e7e5      	b.n	80073b0 <_dtoa_r+0x340>
 80073e4:	f000 80af 	beq.w	8007546 <_dtoa_r+0x4d6>
 80073e8:	427c      	negs	r4, r7
 80073ea:	4b81      	ldr	r3, [pc, #516]	@ (80075f0 <_dtoa_r+0x580>)
 80073ec:	4d81      	ldr	r5, [pc, #516]	@ (80075f4 <_dtoa_r+0x584>)
 80073ee:	f004 020f 	and.w	r2, r4, #15
 80073f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80073f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073fa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80073fe:	f7f9 f8fb 	bl	80005f8 <__aeabi_dmul>
 8007402:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007406:	1124      	asrs	r4, r4, #4
 8007408:	2300      	movs	r3, #0
 800740a:	2602      	movs	r6, #2
 800740c:	2c00      	cmp	r4, #0
 800740e:	f040 808f 	bne.w	8007530 <_dtoa_r+0x4c0>
 8007412:	2b00      	cmp	r3, #0
 8007414:	d1d3      	bne.n	80073be <_dtoa_r+0x34e>
 8007416:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007418:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800741c:	2b00      	cmp	r3, #0
 800741e:	f000 8094 	beq.w	800754a <_dtoa_r+0x4da>
 8007422:	4b75      	ldr	r3, [pc, #468]	@ (80075f8 <_dtoa_r+0x588>)
 8007424:	2200      	movs	r2, #0
 8007426:	4620      	mov	r0, r4
 8007428:	4629      	mov	r1, r5
 800742a:	f7f9 fb57 	bl	8000adc <__aeabi_dcmplt>
 800742e:	2800      	cmp	r0, #0
 8007430:	f000 808b 	beq.w	800754a <_dtoa_r+0x4da>
 8007434:	9b03      	ldr	r3, [sp, #12]
 8007436:	2b00      	cmp	r3, #0
 8007438:	f000 8087 	beq.w	800754a <_dtoa_r+0x4da>
 800743c:	f1bb 0f00 	cmp.w	fp, #0
 8007440:	dd34      	ble.n	80074ac <_dtoa_r+0x43c>
 8007442:	4620      	mov	r0, r4
 8007444:	4b6d      	ldr	r3, [pc, #436]	@ (80075fc <_dtoa_r+0x58c>)
 8007446:	2200      	movs	r2, #0
 8007448:	4629      	mov	r1, r5
 800744a:	f7f9 f8d5 	bl	80005f8 <__aeabi_dmul>
 800744e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007452:	f107 38ff 	add.w	r8, r7, #4294967295
 8007456:	3601      	adds	r6, #1
 8007458:	465c      	mov	r4, fp
 800745a:	4630      	mov	r0, r6
 800745c:	f7f9 f862 	bl	8000524 <__aeabi_i2d>
 8007460:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007464:	f7f9 f8c8 	bl	80005f8 <__aeabi_dmul>
 8007468:	4b65      	ldr	r3, [pc, #404]	@ (8007600 <_dtoa_r+0x590>)
 800746a:	2200      	movs	r2, #0
 800746c:	f7f8 ff0e 	bl	800028c <__adddf3>
 8007470:	4605      	mov	r5, r0
 8007472:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007476:	2c00      	cmp	r4, #0
 8007478:	d16a      	bne.n	8007550 <_dtoa_r+0x4e0>
 800747a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800747e:	4b61      	ldr	r3, [pc, #388]	@ (8007604 <_dtoa_r+0x594>)
 8007480:	2200      	movs	r2, #0
 8007482:	f7f8 ff01 	bl	8000288 <__aeabi_dsub>
 8007486:	4602      	mov	r2, r0
 8007488:	460b      	mov	r3, r1
 800748a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800748e:	462a      	mov	r2, r5
 8007490:	4633      	mov	r3, r6
 8007492:	f7f9 fb41 	bl	8000b18 <__aeabi_dcmpgt>
 8007496:	2800      	cmp	r0, #0
 8007498:	f040 8298 	bne.w	80079cc <_dtoa_r+0x95c>
 800749c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80074a0:	462a      	mov	r2, r5
 80074a2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80074a6:	f7f9 fb19 	bl	8000adc <__aeabi_dcmplt>
 80074aa:	bb38      	cbnz	r0, 80074fc <_dtoa_r+0x48c>
 80074ac:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80074b0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80074b4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	f2c0 8157 	blt.w	800776a <_dtoa_r+0x6fa>
 80074bc:	2f0e      	cmp	r7, #14
 80074be:	f300 8154 	bgt.w	800776a <_dtoa_r+0x6fa>
 80074c2:	4b4b      	ldr	r3, [pc, #300]	@ (80075f0 <_dtoa_r+0x580>)
 80074c4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80074c8:	ed93 7b00 	vldr	d7, [r3]
 80074cc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	ed8d 7b00 	vstr	d7, [sp]
 80074d4:	f280 80e5 	bge.w	80076a2 <_dtoa_r+0x632>
 80074d8:	9b03      	ldr	r3, [sp, #12]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	f300 80e1 	bgt.w	80076a2 <_dtoa_r+0x632>
 80074e0:	d10c      	bne.n	80074fc <_dtoa_r+0x48c>
 80074e2:	4b48      	ldr	r3, [pc, #288]	@ (8007604 <_dtoa_r+0x594>)
 80074e4:	2200      	movs	r2, #0
 80074e6:	ec51 0b17 	vmov	r0, r1, d7
 80074ea:	f7f9 f885 	bl	80005f8 <__aeabi_dmul>
 80074ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80074f2:	f7f9 fb07 	bl	8000b04 <__aeabi_dcmpge>
 80074f6:	2800      	cmp	r0, #0
 80074f8:	f000 8266 	beq.w	80079c8 <_dtoa_r+0x958>
 80074fc:	2400      	movs	r4, #0
 80074fe:	4625      	mov	r5, r4
 8007500:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007502:	4656      	mov	r6, sl
 8007504:	ea6f 0803 	mvn.w	r8, r3
 8007508:	2700      	movs	r7, #0
 800750a:	4621      	mov	r1, r4
 800750c:	4648      	mov	r0, r9
 800750e:	f000 fcbf 	bl	8007e90 <_Bfree>
 8007512:	2d00      	cmp	r5, #0
 8007514:	f000 80bd 	beq.w	8007692 <_dtoa_r+0x622>
 8007518:	b12f      	cbz	r7, 8007526 <_dtoa_r+0x4b6>
 800751a:	42af      	cmp	r7, r5
 800751c:	d003      	beq.n	8007526 <_dtoa_r+0x4b6>
 800751e:	4639      	mov	r1, r7
 8007520:	4648      	mov	r0, r9
 8007522:	f000 fcb5 	bl	8007e90 <_Bfree>
 8007526:	4629      	mov	r1, r5
 8007528:	4648      	mov	r0, r9
 800752a:	f000 fcb1 	bl	8007e90 <_Bfree>
 800752e:	e0b0      	b.n	8007692 <_dtoa_r+0x622>
 8007530:	07e2      	lsls	r2, r4, #31
 8007532:	d505      	bpl.n	8007540 <_dtoa_r+0x4d0>
 8007534:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007538:	f7f9 f85e 	bl	80005f8 <__aeabi_dmul>
 800753c:	3601      	adds	r6, #1
 800753e:	2301      	movs	r3, #1
 8007540:	1064      	asrs	r4, r4, #1
 8007542:	3508      	adds	r5, #8
 8007544:	e762      	b.n	800740c <_dtoa_r+0x39c>
 8007546:	2602      	movs	r6, #2
 8007548:	e765      	b.n	8007416 <_dtoa_r+0x3a6>
 800754a:	9c03      	ldr	r4, [sp, #12]
 800754c:	46b8      	mov	r8, r7
 800754e:	e784      	b.n	800745a <_dtoa_r+0x3ea>
 8007550:	4b27      	ldr	r3, [pc, #156]	@ (80075f0 <_dtoa_r+0x580>)
 8007552:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007554:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007558:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800755c:	4454      	add	r4, sl
 800755e:	2900      	cmp	r1, #0
 8007560:	d054      	beq.n	800760c <_dtoa_r+0x59c>
 8007562:	4929      	ldr	r1, [pc, #164]	@ (8007608 <_dtoa_r+0x598>)
 8007564:	2000      	movs	r0, #0
 8007566:	f7f9 f971 	bl	800084c <__aeabi_ddiv>
 800756a:	4633      	mov	r3, r6
 800756c:	462a      	mov	r2, r5
 800756e:	f7f8 fe8b 	bl	8000288 <__aeabi_dsub>
 8007572:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007576:	4656      	mov	r6, sl
 8007578:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800757c:	f7f9 faec 	bl	8000b58 <__aeabi_d2iz>
 8007580:	4605      	mov	r5, r0
 8007582:	f7f8 ffcf 	bl	8000524 <__aeabi_i2d>
 8007586:	4602      	mov	r2, r0
 8007588:	460b      	mov	r3, r1
 800758a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800758e:	f7f8 fe7b 	bl	8000288 <__aeabi_dsub>
 8007592:	3530      	adds	r5, #48	@ 0x30
 8007594:	4602      	mov	r2, r0
 8007596:	460b      	mov	r3, r1
 8007598:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800759c:	f806 5b01 	strb.w	r5, [r6], #1
 80075a0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80075a4:	f7f9 fa9a 	bl	8000adc <__aeabi_dcmplt>
 80075a8:	2800      	cmp	r0, #0
 80075aa:	d172      	bne.n	8007692 <_dtoa_r+0x622>
 80075ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80075b0:	4911      	ldr	r1, [pc, #68]	@ (80075f8 <_dtoa_r+0x588>)
 80075b2:	2000      	movs	r0, #0
 80075b4:	f7f8 fe68 	bl	8000288 <__aeabi_dsub>
 80075b8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80075bc:	f7f9 fa8e 	bl	8000adc <__aeabi_dcmplt>
 80075c0:	2800      	cmp	r0, #0
 80075c2:	f040 80b4 	bne.w	800772e <_dtoa_r+0x6be>
 80075c6:	42a6      	cmp	r6, r4
 80075c8:	f43f af70 	beq.w	80074ac <_dtoa_r+0x43c>
 80075cc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80075d0:	4b0a      	ldr	r3, [pc, #40]	@ (80075fc <_dtoa_r+0x58c>)
 80075d2:	2200      	movs	r2, #0
 80075d4:	f7f9 f810 	bl	80005f8 <__aeabi_dmul>
 80075d8:	4b08      	ldr	r3, [pc, #32]	@ (80075fc <_dtoa_r+0x58c>)
 80075da:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80075de:	2200      	movs	r2, #0
 80075e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80075e4:	f7f9 f808 	bl	80005f8 <__aeabi_dmul>
 80075e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80075ec:	e7c4      	b.n	8007578 <_dtoa_r+0x508>
 80075ee:	bf00      	nop
 80075f0:	0800a8a0 	.word	0x0800a8a0
 80075f4:	0800a878 	.word	0x0800a878
 80075f8:	3ff00000 	.word	0x3ff00000
 80075fc:	40240000 	.word	0x40240000
 8007600:	401c0000 	.word	0x401c0000
 8007604:	40140000 	.word	0x40140000
 8007608:	3fe00000 	.word	0x3fe00000
 800760c:	4631      	mov	r1, r6
 800760e:	4628      	mov	r0, r5
 8007610:	f7f8 fff2 	bl	80005f8 <__aeabi_dmul>
 8007614:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007618:	9413      	str	r4, [sp, #76]	@ 0x4c
 800761a:	4656      	mov	r6, sl
 800761c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007620:	f7f9 fa9a 	bl	8000b58 <__aeabi_d2iz>
 8007624:	4605      	mov	r5, r0
 8007626:	f7f8 ff7d 	bl	8000524 <__aeabi_i2d>
 800762a:	4602      	mov	r2, r0
 800762c:	460b      	mov	r3, r1
 800762e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007632:	f7f8 fe29 	bl	8000288 <__aeabi_dsub>
 8007636:	3530      	adds	r5, #48	@ 0x30
 8007638:	f806 5b01 	strb.w	r5, [r6], #1
 800763c:	4602      	mov	r2, r0
 800763e:	460b      	mov	r3, r1
 8007640:	42a6      	cmp	r6, r4
 8007642:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007646:	f04f 0200 	mov.w	r2, #0
 800764a:	d124      	bne.n	8007696 <_dtoa_r+0x626>
 800764c:	4baf      	ldr	r3, [pc, #700]	@ (800790c <_dtoa_r+0x89c>)
 800764e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007652:	f7f8 fe1b 	bl	800028c <__adddf3>
 8007656:	4602      	mov	r2, r0
 8007658:	460b      	mov	r3, r1
 800765a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800765e:	f7f9 fa5b 	bl	8000b18 <__aeabi_dcmpgt>
 8007662:	2800      	cmp	r0, #0
 8007664:	d163      	bne.n	800772e <_dtoa_r+0x6be>
 8007666:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800766a:	49a8      	ldr	r1, [pc, #672]	@ (800790c <_dtoa_r+0x89c>)
 800766c:	2000      	movs	r0, #0
 800766e:	f7f8 fe0b 	bl	8000288 <__aeabi_dsub>
 8007672:	4602      	mov	r2, r0
 8007674:	460b      	mov	r3, r1
 8007676:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800767a:	f7f9 fa2f 	bl	8000adc <__aeabi_dcmplt>
 800767e:	2800      	cmp	r0, #0
 8007680:	f43f af14 	beq.w	80074ac <_dtoa_r+0x43c>
 8007684:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007686:	1e73      	subs	r3, r6, #1
 8007688:	9313      	str	r3, [sp, #76]	@ 0x4c
 800768a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800768e:	2b30      	cmp	r3, #48	@ 0x30
 8007690:	d0f8      	beq.n	8007684 <_dtoa_r+0x614>
 8007692:	4647      	mov	r7, r8
 8007694:	e03b      	b.n	800770e <_dtoa_r+0x69e>
 8007696:	4b9e      	ldr	r3, [pc, #632]	@ (8007910 <_dtoa_r+0x8a0>)
 8007698:	f7f8 ffae 	bl	80005f8 <__aeabi_dmul>
 800769c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80076a0:	e7bc      	b.n	800761c <_dtoa_r+0x5ac>
 80076a2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80076a6:	4656      	mov	r6, sl
 80076a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80076ac:	4620      	mov	r0, r4
 80076ae:	4629      	mov	r1, r5
 80076b0:	f7f9 f8cc 	bl	800084c <__aeabi_ddiv>
 80076b4:	f7f9 fa50 	bl	8000b58 <__aeabi_d2iz>
 80076b8:	4680      	mov	r8, r0
 80076ba:	f7f8 ff33 	bl	8000524 <__aeabi_i2d>
 80076be:	e9dd 2300 	ldrd	r2, r3, [sp]
 80076c2:	f7f8 ff99 	bl	80005f8 <__aeabi_dmul>
 80076c6:	4602      	mov	r2, r0
 80076c8:	460b      	mov	r3, r1
 80076ca:	4620      	mov	r0, r4
 80076cc:	4629      	mov	r1, r5
 80076ce:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80076d2:	f7f8 fdd9 	bl	8000288 <__aeabi_dsub>
 80076d6:	f806 4b01 	strb.w	r4, [r6], #1
 80076da:	9d03      	ldr	r5, [sp, #12]
 80076dc:	eba6 040a 	sub.w	r4, r6, sl
 80076e0:	42a5      	cmp	r5, r4
 80076e2:	4602      	mov	r2, r0
 80076e4:	460b      	mov	r3, r1
 80076e6:	d133      	bne.n	8007750 <_dtoa_r+0x6e0>
 80076e8:	f7f8 fdd0 	bl	800028c <__adddf3>
 80076ec:	e9dd 2300 	ldrd	r2, r3, [sp]
 80076f0:	4604      	mov	r4, r0
 80076f2:	460d      	mov	r5, r1
 80076f4:	f7f9 fa10 	bl	8000b18 <__aeabi_dcmpgt>
 80076f8:	b9c0      	cbnz	r0, 800772c <_dtoa_r+0x6bc>
 80076fa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80076fe:	4620      	mov	r0, r4
 8007700:	4629      	mov	r1, r5
 8007702:	f7f9 f9e1 	bl	8000ac8 <__aeabi_dcmpeq>
 8007706:	b110      	cbz	r0, 800770e <_dtoa_r+0x69e>
 8007708:	f018 0f01 	tst.w	r8, #1
 800770c:	d10e      	bne.n	800772c <_dtoa_r+0x6bc>
 800770e:	9902      	ldr	r1, [sp, #8]
 8007710:	4648      	mov	r0, r9
 8007712:	f000 fbbd 	bl	8007e90 <_Bfree>
 8007716:	2300      	movs	r3, #0
 8007718:	7033      	strb	r3, [r6, #0]
 800771a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800771c:	3701      	adds	r7, #1
 800771e:	601f      	str	r7, [r3, #0]
 8007720:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007722:	2b00      	cmp	r3, #0
 8007724:	f000 824b 	beq.w	8007bbe <_dtoa_r+0xb4e>
 8007728:	601e      	str	r6, [r3, #0]
 800772a:	e248      	b.n	8007bbe <_dtoa_r+0xb4e>
 800772c:	46b8      	mov	r8, r7
 800772e:	4633      	mov	r3, r6
 8007730:	461e      	mov	r6, r3
 8007732:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007736:	2a39      	cmp	r2, #57	@ 0x39
 8007738:	d106      	bne.n	8007748 <_dtoa_r+0x6d8>
 800773a:	459a      	cmp	sl, r3
 800773c:	d1f8      	bne.n	8007730 <_dtoa_r+0x6c0>
 800773e:	2230      	movs	r2, #48	@ 0x30
 8007740:	f108 0801 	add.w	r8, r8, #1
 8007744:	f88a 2000 	strb.w	r2, [sl]
 8007748:	781a      	ldrb	r2, [r3, #0]
 800774a:	3201      	adds	r2, #1
 800774c:	701a      	strb	r2, [r3, #0]
 800774e:	e7a0      	b.n	8007692 <_dtoa_r+0x622>
 8007750:	4b6f      	ldr	r3, [pc, #444]	@ (8007910 <_dtoa_r+0x8a0>)
 8007752:	2200      	movs	r2, #0
 8007754:	f7f8 ff50 	bl	80005f8 <__aeabi_dmul>
 8007758:	2200      	movs	r2, #0
 800775a:	2300      	movs	r3, #0
 800775c:	4604      	mov	r4, r0
 800775e:	460d      	mov	r5, r1
 8007760:	f7f9 f9b2 	bl	8000ac8 <__aeabi_dcmpeq>
 8007764:	2800      	cmp	r0, #0
 8007766:	d09f      	beq.n	80076a8 <_dtoa_r+0x638>
 8007768:	e7d1      	b.n	800770e <_dtoa_r+0x69e>
 800776a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800776c:	2a00      	cmp	r2, #0
 800776e:	f000 80ea 	beq.w	8007946 <_dtoa_r+0x8d6>
 8007772:	9a07      	ldr	r2, [sp, #28]
 8007774:	2a01      	cmp	r2, #1
 8007776:	f300 80cd 	bgt.w	8007914 <_dtoa_r+0x8a4>
 800777a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800777c:	2a00      	cmp	r2, #0
 800777e:	f000 80c1 	beq.w	8007904 <_dtoa_r+0x894>
 8007782:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007786:	9c08      	ldr	r4, [sp, #32]
 8007788:	9e00      	ldr	r6, [sp, #0]
 800778a:	9a00      	ldr	r2, [sp, #0]
 800778c:	441a      	add	r2, r3
 800778e:	9200      	str	r2, [sp, #0]
 8007790:	9a06      	ldr	r2, [sp, #24]
 8007792:	2101      	movs	r1, #1
 8007794:	441a      	add	r2, r3
 8007796:	4648      	mov	r0, r9
 8007798:	9206      	str	r2, [sp, #24]
 800779a:	f000 fc77 	bl	800808c <__i2b>
 800779e:	4605      	mov	r5, r0
 80077a0:	b166      	cbz	r6, 80077bc <_dtoa_r+0x74c>
 80077a2:	9b06      	ldr	r3, [sp, #24]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	dd09      	ble.n	80077bc <_dtoa_r+0x74c>
 80077a8:	42b3      	cmp	r3, r6
 80077aa:	9a00      	ldr	r2, [sp, #0]
 80077ac:	bfa8      	it	ge
 80077ae:	4633      	movge	r3, r6
 80077b0:	1ad2      	subs	r2, r2, r3
 80077b2:	9200      	str	r2, [sp, #0]
 80077b4:	9a06      	ldr	r2, [sp, #24]
 80077b6:	1af6      	subs	r6, r6, r3
 80077b8:	1ad3      	subs	r3, r2, r3
 80077ba:	9306      	str	r3, [sp, #24]
 80077bc:	9b08      	ldr	r3, [sp, #32]
 80077be:	b30b      	cbz	r3, 8007804 <_dtoa_r+0x794>
 80077c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	f000 80c6 	beq.w	8007954 <_dtoa_r+0x8e4>
 80077c8:	2c00      	cmp	r4, #0
 80077ca:	f000 80c0 	beq.w	800794e <_dtoa_r+0x8de>
 80077ce:	4629      	mov	r1, r5
 80077d0:	4622      	mov	r2, r4
 80077d2:	4648      	mov	r0, r9
 80077d4:	f000 fd12 	bl	80081fc <__pow5mult>
 80077d8:	9a02      	ldr	r2, [sp, #8]
 80077da:	4601      	mov	r1, r0
 80077dc:	4605      	mov	r5, r0
 80077de:	4648      	mov	r0, r9
 80077e0:	f000 fc6a 	bl	80080b8 <__multiply>
 80077e4:	9902      	ldr	r1, [sp, #8]
 80077e6:	4680      	mov	r8, r0
 80077e8:	4648      	mov	r0, r9
 80077ea:	f000 fb51 	bl	8007e90 <_Bfree>
 80077ee:	9b08      	ldr	r3, [sp, #32]
 80077f0:	1b1b      	subs	r3, r3, r4
 80077f2:	9308      	str	r3, [sp, #32]
 80077f4:	f000 80b1 	beq.w	800795a <_dtoa_r+0x8ea>
 80077f8:	9a08      	ldr	r2, [sp, #32]
 80077fa:	4641      	mov	r1, r8
 80077fc:	4648      	mov	r0, r9
 80077fe:	f000 fcfd 	bl	80081fc <__pow5mult>
 8007802:	9002      	str	r0, [sp, #8]
 8007804:	2101      	movs	r1, #1
 8007806:	4648      	mov	r0, r9
 8007808:	f000 fc40 	bl	800808c <__i2b>
 800780c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800780e:	4604      	mov	r4, r0
 8007810:	2b00      	cmp	r3, #0
 8007812:	f000 81d8 	beq.w	8007bc6 <_dtoa_r+0xb56>
 8007816:	461a      	mov	r2, r3
 8007818:	4601      	mov	r1, r0
 800781a:	4648      	mov	r0, r9
 800781c:	f000 fcee 	bl	80081fc <__pow5mult>
 8007820:	9b07      	ldr	r3, [sp, #28]
 8007822:	2b01      	cmp	r3, #1
 8007824:	4604      	mov	r4, r0
 8007826:	f300 809f 	bgt.w	8007968 <_dtoa_r+0x8f8>
 800782a:	9b04      	ldr	r3, [sp, #16]
 800782c:	2b00      	cmp	r3, #0
 800782e:	f040 8097 	bne.w	8007960 <_dtoa_r+0x8f0>
 8007832:	9b05      	ldr	r3, [sp, #20]
 8007834:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007838:	2b00      	cmp	r3, #0
 800783a:	f040 8093 	bne.w	8007964 <_dtoa_r+0x8f4>
 800783e:	9b05      	ldr	r3, [sp, #20]
 8007840:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007844:	0d1b      	lsrs	r3, r3, #20
 8007846:	051b      	lsls	r3, r3, #20
 8007848:	b133      	cbz	r3, 8007858 <_dtoa_r+0x7e8>
 800784a:	9b00      	ldr	r3, [sp, #0]
 800784c:	3301      	adds	r3, #1
 800784e:	9300      	str	r3, [sp, #0]
 8007850:	9b06      	ldr	r3, [sp, #24]
 8007852:	3301      	adds	r3, #1
 8007854:	9306      	str	r3, [sp, #24]
 8007856:	2301      	movs	r3, #1
 8007858:	9308      	str	r3, [sp, #32]
 800785a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800785c:	2b00      	cmp	r3, #0
 800785e:	f000 81b8 	beq.w	8007bd2 <_dtoa_r+0xb62>
 8007862:	6923      	ldr	r3, [r4, #16]
 8007864:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007868:	6918      	ldr	r0, [r3, #16]
 800786a:	f000 fbc3 	bl	8007ff4 <__hi0bits>
 800786e:	f1c0 0020 	rsb	r0, r0, #32
 8007872:	9b06      	ldr	r3, [sp, #24]
 8007874:	4418      	add	r0, r3
 8007876:	f010 001f 	ands.w	r0, r0, #31
 800787a:	f000 8082 	beq.w	8007982 <_dtoa_r+0x912>
 800787e:	f1c0 0320 	rsb	r3, r0, #32
 8007882:	2b04      	cmp	r3, #4
 8007884:	dd73      	ble.n	800796e <_dtoa_r+0x8fe>
 8007886:	9b00      	ldr	r3, [sp, #0]
 8007888:	f1c0 001c 	rsb	r0, r0, #28
 800788c:	4403      	add	r3, r0
 800788e:	9300      	str	r3, [sp, #0]
 8007890:	9b06      	ldr	r3, [sp, #24]
 8007892:	4403      	add	r3, r0
 8007894:	4406      	add	r6, r0
 8007896:	9306      	str	r3, [sp, #24]
 8007898:	9b00      	ldr	r3, [sp, #0]
 800789a:	2b00      	cmp	r3, #0
 800789c:	dd05      	ble.n	80078aa <_dtoa_r+0x83a>
 800789e:	9902      	ldr	r1, [sp, #8]
 80078a0:	461a      	mov	r2, r3
 80078a2:	4648      	mov	r0, r9
 80078a4:	f000 fd04 	bl	80082b0 <__lshift>
 80078a8:	9002      	str	r0, [sp, #8]
 80078aa:	9b06      	ldr	r3, [sp, #24]
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	dd05      	ble.n	80078bc <_dtoa_r+0x84c>
 80078b0:	4621      	mov	r1, r4
 80078b2:	461a      	mov	r2, r3
 80078b4:	4648      	mov	r0, r9
 80078b6:	f000 fcfb 	bl	80082b0 <__lshift>
 80078ba:	4604      	mov	r4, r0
 80078bc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d061      	beq.n	8007986 <_dtoa_r+0x916>
 80078c2:	9802      	ldr	r0, [sp, #8]
 80078c4:	4621      	mov	r1, r4
 80078c6:	f000 fd5f 	bl	8008388 <__mcmp>
 80078ca:	2800      	cmp	r0, #0
 80078cc:	da5b      	bge.n	8007986 <_dtoa_r+0x916>
 80078ce:	2300      	movs	r3, #0
 80078d0:	9902      	ldr	r1, [sp, #8]
 80078d2:	220a      	movs	r2, #10
 80078d4:	4648      	mov	r0, r9
 80078d6:	f000 fafd 	bl	8007ed4 <__multadd>
 80078da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078dc:	9002      	str	r0, [sp, #8]
 80078de:	f107 38ff 	add.w	r8, r7, #4294967295
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	f000 8177 	beq.w	8007bd6 <_dtoa_r+0xb66>
 80078e8:	4629      	mov	r1, r5
 80078ea:	2300      	movs	r3, #0
 80078ec:	220a      	movs	r2, #10
 80078ee:	4648      	mov	r0, r9
 80078f0:	f000 faf0 	bl	8007ed4 <__multadd>
 80078f4:	f1bb 0f00 	cmp.w	fp, #0
 80078f8:	4605      	mov	r5, r0
 80078fa:	dc6f      	bgt.n	80079dc <_dtoa_r+0x96c>
 80078fc:	9b07      	ldr	r3, [sp, #28]
 80078fe:	2b02      	cmp	r3, #2
 8007900:	dc49      	bgt.n	8007996 <_dtoa_r+0x926>
 8007902:	e06b      	b.n	80079dc <_dtoa_r+0x96c>
 8007904:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007906:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800790a:	e73c      	b.n	8007786 <_dtoa_r+0x716>
 800790c:	3fe00000 	.word	0x3fe00000
 8007910:	40240000 	.word	0x40240000
 8007914:	9b03      	ldr	r3, [sp, #12]
 8007916:	1e5c      	subs	r4, r3, #1
 8007918:	9b08      	ldr	r3, [sp, #32]
 800791a:	42a3      	cmp	r3, r4
 800791c:	db09      	blt.n	8007932 <_dtoa_r+0x8c2>
 800791e:	1b1c      	subs	r4, r3, r4
 8007920:	9b03      	ldr	r3, [sp, #12]
 8007922:	2b00      	cmp	r3, #0
 8007924:	f6bf af30 	bge.w	8007788 <_dtoa_r+0x718>
 8007928:	9b00      	ldr	r3, [sp, #0]
 800792a:	9a03      	ldr	r2, [sp, #12]
 800792c:	1a9e      	subs	r6, r3, r2
 800792e:	2300      	movs	r3, #0
 8007930:	e72b      	b.n	800778a <_dtoa_r+0x71a>
 8007932:	9b08      	ldr	r3, [sp, #32]
 8007934:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007936:	9408      	str	r4, [sp, #32]
 8007938:	1ae3      	subs	r3, r4, r3
 800793a:	441a      	add	r2, r3
 800793c:	9e00      	ldr	r6, [sp, #0]
 800793e:	9b03      	ldr	r3, [sp, #12]
 8007940:	920d      	str	r2, [sp, #52]	@ 0x34
 8007942:	2400      	movs	r4, #0
 8007944:	e721      	b.n	800778a <_dtoa_r+0x71a>
 8007946:	9c08      	ldr	r4, [sp, #32]
 8007948:	9e00      	ldr	r6, [sp, #0]
 800794a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800794c:	e728      	b.n	80077a0 <_dtoa_r+0x730>
 800794e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007952:	e751      	b.n	80077f8 <_dtoa_r+0x788>
 8007954:	9a08      	ldr	r2, [sp, #32]
 8007956:	9902      	ldr	r1, [sp, #8]
 8007958:	e750      	b.n	80077fc <_dtoa_r+0x78c>
 800795a:	f8cd 8008 	str.w	r8, [sp, #8]
 800795e:	e751      	b.n	8007804 <_dtoa_r+0x794>
 8007960:	2300      	movs	r3, #0
 8007962:	e779      	b.n	8007858 <_dtoa_r+0x7e8>
 8007964:	9b04      	ldr	r3, [sp, #16]
 8007966:	e777      	b.n	8007858 <_dtoa_r+0x7e8>
 8007968:	2300      	movs	r3, #0
 800796a:	9308      	str	r3, [sp, #32]
 800796c:	e779      	b.n	8007862 <_dtoa_r+0x7f2>
 800796e:	d093      	beq.n	8007898 <_dtoa_r+0x828>
 8007970:	9a00      	ldr	r2, [sp, #0]
 8007972:	331c      	adds	r3, #28
 8007974:	441a      	add	r2, r3
 8007976:	9200      	str	r2, [sp, #0]
 8007978:	9a06      	ldr	r2, [sp, #24]
 800797a:	441a      	add	r2, r3
 800797c:	441e      	add	r6, r3
 800797e:	9206      	str	r2, [sp, #24]
 8007980:	e78a      	b.n	8007898 <_dtoa_r+0x828>
 8007982:	4603      	mov	r3, r0
 8007984:	e7f4      	b.n	8007970 <_dtoa_r+0x900>
 8007986:	9b03      	ldr	r3, [sp, #12]
 8007988:	2b00      	cmp	r3, #0
 800798a:	46b8      	mov	r8, r7
 800798c:	dc20      	bgt.n	80079d0 <_dtoa_r+0x960>
 800798e:	469b      	mov	fp, r3
 8007990:	9b07      	ldr	r3, [sp, #28]
 8007992:	2b02      	cmp	r3, #2
 8007994:	dd1e      	ble.n	80079d4 <_dtoa_r+0x964>
 8007996:	f1bb 0f00 	cmp.w	fp, #0
 800799a:	f47f adb1 	bne.w	8007500 <_dtoa_r+0x490>
 800799e:	4621      	mov	r1, r4
 80079a0:	465b      	mov	r3, fp
 80079a2:	2205      	movs	r2, #5
 80079a4:	4648      	mov	r0, r9
 80079a6:	f000 fa95 	bl	8007ed4 <__multadd>
 80079aa:	4601      	mov	r1, r0
 80079ac:	4604      	mov	r4, r0
 80079ae:	9802      	ldr	r0, [sp, #8]
 80079b0:	f000 fcea 	bl	8008388 <__mcmp>
 80079b4:	2800      	cmp	r0, #0
 80079b6:	f77f ada3 	ble.w	8007500 <_dtoa_r+0x490>
 80079ba:	4656      	mov	r6, sl
 80079bc:	2331      	movs	r3, #49	@ 0x31
 80079be:	f806 3b01 	strb.w	r3, [r6], #1
 80079c2:	f108 0801 	add.w	r8, r8, #1
 80079c6:	e59f      	b.n	8007508 <_dtoa_r+0x498>
 80079c8:	9c03      	ldr	r4, [sp, #12]
 80079ca:	46b8      	mov	r8, r7
 80079cc:	4625      	mov	r5, r4
 80079ce:	e7f4      	b.n	80079ba <_dtoa_r+0x94a>
 80079d0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80079d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	f000 8101 	beq.w	8007bde <_dtoa_r+0xb6e>
 80079dc:	2e00      	cmp	r6, #0
 80079de:	dd05      	ble.n	80079ec <_dtoa_r+0x97c>
 80079e0:	4629      	mov	r1, r5
 80079e2:	4632      	mov	r2, r6
 80079e4:	4648      	mov	r0, r9
 80079e6:	f000 fc63 	bl	80082b0 <__lshift>
 80079ea:	4605      	mov	r5, r0
 80079ec:	9b08      	ldr	r3, [sp, #32]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d05c      	beq.n	8007aac <_dtoa_r+0xa3c>
 80079f2:	6869      	ldr	r1, [r5, #4]
 80079f4:	4648      	mov	r0, r9
 80079f6:	f000 fa0b 	bl	8007e10 <_Balloc>
 80079fa:	4606      	mov	r6, r0
 80079fc:	b928      	cbnz	r0, 8007a0a <_dtoa_r+0x99a>
 80079fe:	4b82      	ldr	r3, [pc, #520]	@ (8007c08 <_dtoa_r+0xb98>)
 8007a00:	4602      	mov	r2, r0
 8007a02:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007a06:	f7ff bb4a 	b.w	800709e <_dtoa_r+0x2e>
 8007a0a:	692a      	ldr	r2, [r5, #16]
 8007a0c:	3202      	adds	r2, #2
 8007a0e:	0092      	lsls	r2, r2, #2
 8007a10:	f105 010c 	add.w	r1, r5, #12
 8007a14:	300c      	adds	r0, #12
 8007a16:	f001 ff69 	bl	80098ec <memcpy>
 8007a1a:	2201      	movs	r2, #1
 8007a1c:	4631      	mov	r1, r6
 8007a1e:	4648      	mov	r0, r9
 8007a20:	f000 fc46 	bl	80082b0 <__lshift>
 8007a24:	f10a 0301 	add.w	r3, sl, #1
 8007a28:	9300      	str	r3, [sp, #0]
 8007a2a:	eb0a 030b 	add.w	r3, sl, fp
 8007a2e:	9308      	str	r3, [sp, #32]
 8007a30:	9b04      	ldr	r3, [sp, #16]
 8007a32:	f003 0301 	and.w	r3, r3, #1
 8007a36:	462f      	mov	r7, r5
 8007a38:	9306      	str	r3, [sp, #24]
 8007a3a:	4605      	mov	r5, r0
 8007a3c:	9b00      	ldr	r3, [sp, #0]
 8007a3e:	9802      	ldr	r0, [sp, #8]
 8007a40:	4621      	mov	r1, r4
 8007a42:	f103 3bff 	add.w	fp, r3, #4294967295
 8007a46:	f7ff fa8b 	bl	8006f60 <quorem>
 8007a4a:	4603      	mov	r3, r0
 8007a4c:	3330      	adds	r3, #48	@ 0x30
 8007a4e:	9003      	str	r0, [sp, #12]
 8007a50:	4639      	mov	r1, r7
 8007a52:	9802      	ldr	r0, [sp, #8]
 8007a54:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a56:	f000 fc97 	bl	8008388 <__mcmp>
 8007a5a:	462a      	mov	r2, r5
 8007a5c:	9004      	str	r0, [sp, #16]
 8007a5e:	4621      	mov	r1, r4
 8007a60:	4648      	mov	r0, r9
 8007a62:	f000 fcad 	bl	80083c0 <__mdiff>
 8007a66:	68c2      	ldr	r2, [r0, #12]
 8007a68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a6a:	4606      	mov	r6, r0
 8007a6c:	bb02      	cbnz	r2, 8007ab0 <_dtoa_r+0xa40>
 8007a6e:	4601      	mov	r1, r0
 8007a70:	9802      	ldr	r0, [sp, #8]
 8007a72:	f000 fc89 	bl	8008388 <__mcmp>
 8007a76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a78:	4602      	mov	r2, r0
 8007a7a:	4631      	mov	r1, r6
 8007a7c:	4648      	mov	r0, r9
 8007a7e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007a80:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a82:	f000 fa05 	bl	8007e90 <_Bfree>
 8007a86:	9b07      	ldr	r3, [sp, #28]
 8007a88:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007a8a:	9e00      	ldr	r6, [sp, #0]
 8007a8c:	ea42 0103 	orr.w	r1, r2, r3
 8007a90:	9b06      	ldr	r3, [sp, #24]
 8007a92:	4319      	orrs	r1, r3
 8007a94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a96:	d10d      	bne.n	8007ab4 <_dtoa_r+0xa44>
 8007a98:	2b39      	cmp	r3, #57	@ 0x39
 8007a9a:	d027      	beq.n	8007aec <_dtoa_r+0xa7c>
 8007a9c:	9a04      	ldr	r2, [sp, #16]
 8007a9e:	2a00      	cmp	r2, #0
 8007aa0:	dd01      	ble.n	8007aa6 <_dtoa_r+0xa36>
 8007aa2:	9b03      	ldr	r3, [sp, #12]
 8007aa4:	3331      	adds	r3, #49	@ 0x31
 8007aa6:	f88b 3000 	strb.w	r3, [fp]
 8007aaa:	e52e      	b.n	800750a <_dtoa_r+0x49a>
 8007aac:	4628      	mov	r0, r5
 8007aae:	e7b9      	b.n	8007a24 <_dtoa_r+0x9b4>
 8007ab0:	2201      	movs	r2, #1
 8007ab2:	e7e2      	b.n	8007a7a <_dtoa_r+0xa0a>
 8007ab4:	9904      	ldr	r1, [sp, #16]
 8007ab6:	2900      	cmp	r1, #0
 8007ab8:	db04      	blt.n	8007ac4 <_dtoa_r+0xa54>
 8007aba:	9807      	ldr	r0, [sp, #28]
 8007abc:	4301      	orrs	r1, r0
 8007abe:	9806      	ldr	r0, [sp, #24]
 8007ac0:	4301      	orrs	r1, r0
 8007ac2:	d120      	bne.n	8007b06 <_dtoa_r+0xa96>
 8007ac4:	2a00      	cmp	r2, #0
 8007ac6:	ddee      	ble.n	8007aa6 <_dtoa_r+0xa36>
 8007ac8:	9902      	ldr	r1, [sp, #8]
 8007aca:	9300      	str	r3, [sp, #0]
 8007acc:	2201      	movs	r2, #1
 8007ace:	4648      	mov	r0, r9
 8007ad0:	f000 fbee 	bl	80082b0 <__lshift>
 8007ad4:	4621      	mov	r1, r4
 8007ad6:	9002      	str	r0, [sp, #8]
 8007ad8:	f000 fc56 	bl	8008388 <__mcmp>
 8007adc:	2800      	cmp	r0, #0
 8007ade:	9b00      	ldr	r3, [sp, #0]
 8007ae0:	dc02      	bgt.n	8007ae8 <_dtoa_r+0xa78>
 8007ae2:	d1e0      	bne.n	8007aa6 <_dtoa_r+0xa36>
 8007ae4:	07da      	lsls	r2, r3, #31
 8007ae6:	d5de      	bpl.n	8007aa6 <_dtoa_r+0xa36>
 8007ae8:	2b39      	cmp	r3, #57	@ 0x39
 8007aea:	d1da      	bne.n	8007aa2 <_dtoa_r+0xa32>
 8007aec:	2339      	movs	r3, #57	@ 0x39
 8007aee:	f88b 3000 	strb.w	r3, [fp]
 8007af2:	4633      	mov	r3, r6
 8007af4:	461e      	mov	r6, r3
 8007af6:	3b01      	subs	r3, #1
 8007af8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007afc:	2a39      	cmp	r2, #57	@ 0x39
 8007afe:	d04e      	beq.n	8007b9e <_dtoa_r+0xb2e>
 8007b00:	3201      	adds	r2, #1
 8007b02:	701a      	strb	r2, [r3, #0]
 8007b04:	e501      	b.n	800750a <_dtoa_r+0x49a>
 8007b06:	2a00      	cmp	r2, #0
 8007b08:	dd03      	ble.n	8007b12 <_dtoa_r+0xaa2>
 8007b0a:	2b39      	cmp	r3, #57	@ 0x39
 8007b0c:	d0ee      	beq.n	8007aec <_dtoa_r+0xa7c>
 8007b0e:	3301      	adds	r3, #1
 8007b10:	e7c9      	b.n	8007aa6 <_dtoa_r+0xa36>
 8007b12:	9a00      	ldr	r2, [sp, #0]
 8007b14:	9908      	ldr	r1, [sp, #32]
 8007b16:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007b1a:	428a      	cmp	r2, r1
 8007b1c:	d028      	beq.n	8007b70 <_dtoa_r+0xb00>
 8007b1e:	9902      	ldr	r1, [sp, #8]
 8007b20:	2300      	movs	r3, #0
 8007b22:	220a      	movs	r2, #10
 8007b24:	4648      	mov	r0, r9
 8007b26:	f000 f9d5 	bl	8007ed4 <__multadd>
 8007b2a:	42af      	cmp	r7, r5
 8007b2c:	9002      	str	r0, [sp, #8]
 8007b2e:	f04f 0300 	mov.w	r3, #0
 8007b32:	f04f 020a 	mov.w	r2, #10
 8007b36:	4639      	mov	r1, r7
 8007b38:	4648      	mov	r0, r9
 8007b3a:	d107      	bne.n	8007b4c <_dtoa_r+0xadc>
 8007b3c:	f000 f9ca 	bl	8007ed4 <__multadd>
 8007b40:	4607      	mov	r7, r0
 8007b42:	4605      	mov	r5, r0
 8007b44:	9b00      	ldr	r3, [sp, #0]
 8007b46:	3301      	adds	r3, #1
 8007b48:	9300      	str	r3, [sp, #0]
 8007b4a:	e777      	b.n	8007a3c <_dtoa_r+0x9cc>
 8007b4c:	f000 f9c2 	bl	8007ed4 <__multadd>
 8007b50:	4629      	mov	r1, r5
 8007b52:	4607      	mov	r7, r0
 8007b54:	2300      	movs	r3, #0
 8007b56:	220a      	movs	r2, #10
 8007b58:	4648      	mov	r0, r9
 8007b5a:	f000 f9bb 	bl	8007ed4 <__multadd>
 8007b5e:	4605      	mov	r5, r0
 8007b60:	e7f0      	b.n	8007b44 <_dtoa_r+0xad4>
 8007b62:	f1bb 0f00 	cmp.w	fp, #0
 8007b66:	bfcc      	ite	gt
 8007b68:	465e      	movgt	r6, fp
 8007b6a:	2601      	movle	r6, #1
 8007b6c:	4456      	add	r6, sl
 8007b6e:	2700      	movs	r7, #0
 8007b70:	9902      	ldr	r1, [sp, #8]
 8007b72:	9300      	str	r3, [sp, #0]
 8007b74:	2201      	movs	r2, #1
 8007b76:	4648      	mov	r0, r9
 8007b78:	f000 fb9a 	bl	80082b0 <__lshift>
 8007b7c:	4621      	mov	r1, r4
 8007b7e:	9002      	str	r0, [sp, #8]
 8007b80:	f000 fc02 	bl	8008388 <__mcmp>
 8007b84:	2800      	cmp	r0, #0
 8007b86:	dcb4      	bgt.n	8007af2 <_dtoa_r+0xa82>
 8007b88:	d102      	bne.n	8007b90 <_dtoa_r+0xb20>
 8007b8a:	9b00      	ldr	r3, [sp, #0]
 8007b8c:	07db      	lsls	r3, r3, #31
 8007b8e:	d4b0      	bmi.n	8007af2 <_dtoa_r+0xa82>
 8007b90:	4633      	mov	r3, r6
 8007b92:	461e      	mov	r6, r3
 8007b94:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007b98:	2a30      	cmp	r2, #48	@ 0x30
 8007b9a:	d0fa      	beq.n	8007b92 <_dtoa_r+0xb22>
 8007b9c:	e4b5      	b.n	800750a <_dtoa_r+0x49a>
 8007b9e:	459a      	cmp	sl, r3
 8007ba0:	d1a8      	bne.n	8007af4 <_dtoa_r+0xa84>
 8007ba2:	2331      	movs	r3, #49	@ 0x31
 8007ba4:	f108 0801 	add.w	r8, r8, #1
 8007ba8:	f88a 3000 	strb.w	r3, [sl]
 8007bac:	e4ad      	b.n	800750a <_dtoa_r+0x49a>
 8007bae:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007bb0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007c0c <_dtoa_r+0xb9c>
 8007bb4:	b11b      	cbz	r3, 8007bbe <_dtoa_r+0xb4e>
 8007bb6:	f10a 0308 	add.w	r3, sl, #8
 8007bba:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007bbc:	6013      	str	r3, [r2, #0]
 8007bbe:	4650      	mov	r0, sl
 8007bc0:	b017      	add	sp, #92	@ 0x5c
 8007bc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bc6:	9b07      	ldr	r3, [sp, #28]
 8007bc8:	2b01      	cmp	r3, #1
 8007bca:	f77f ae2e 	ble.w	800782a <_dtoa_r+0x7ba>
 8007bce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007bd0:	9308      	str	r3, [sp, #32]
 8007bd2:	2001      	movs	r0, #1
 8007bd4:	e64d      	b.n	8007872 <_dtoa_r+0x802>
 8007bd6:	f1bb 0f00 	cmp.w	fp, #0
 8007bda:	f77f aed9 	ble.w	8007990 <_dtoa_r+0x920>
 8007bde:	4656      	mov	r6, sl
 8007be0:	9802      	ldr	r0, [sp, #8]
 8007be2:	4621      	mov	r1, r4
 8007be4:	f7ff f9bc 	bl	8006f60 <quorem>
 8007be8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007bec:	f806 3b01 	strb.w	r3, [r6], #1
 8007bf0:	eba6 020a 	sub.w	r2, r6, sl
 8007bf4:	4593      	cmp	fp, r2
 8007bf6:	ddb4      	ble.n	8007b62 <_dtoa_r+0xaf2>
 8007bf8:	9902      	ldr	r1, [sp, #8]
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	220a      	movs	r2, #10
 8007bfe:	4648      	mov	r0, r9
 8007c00:	f000 f968 	bl	8007ed4 <__multadd>
 8007c04:	9002      	str	r0, [sp, #8]
 8007c06:	e7eb      	b.n	8007be0 <_dtoa_r+0xb70>
 8007c08:	0800a749 	.word	0x0800a749
 8007c0c:	0800a6cd 	.word	0x0800a6cd

08007c10 <_free_r>:
 8007c10:	b538      	push	{r3, r4, r5, lr}
 8007c12:	4605      	mov	r5, r0
 8007c14:	2900      	cmp	r1, #0
 8007c16:	d041      	beq.n	8007c9c <_free_r+0x8c>
 8007c18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c1c:	1f0c      	subs	r4, r1, #4
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	bfb8      	it	lt
 8007c22:	18e4      	addlt	r4, r4, r3
 8007c24:	f000 f8e8 	bl	8007df8 <__malloc_lock>
 8007c28:	4a1d      	ldr	r2, [pc, #116]	@ (8007ca0 <_free_r+0x90>)
 8007c2a:	6813      	ldr	r3, [r2, #0]
 8007c2c:	b933      	cbnz	r3, 8007c3c <_free_r+0x2c>
 8007c2e:	6063      	str	r3, [r4, #4]
 8007c30:	6014      	str	r4, [r2, #0]
 8007c32:	4628      	mov	r0, r5
 8007c34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007c38:	f000 b8e4 	b.w	8007e04 <__malloc_unlock>
 8007c3c:	42a3      	cmp	r3, r4
 8007c3e:	d908      	bls.n	8007c52 <_free_r+0x42>
 8007c40:	6820      	ldr	r0, [r4, #0]
 8007c42:	1821      	adds	r1, r4, r0
 8007c44:	428b      	cmp	r3, r1
 8007c46:	bf01      	itttt	eq
 8007c48:	6819      	ldreq	r1, [r3, #0]
 8007c4a:	685b      	ldreq	r3, [r3, #4]
 8007c4c:	1809      	addeq	r1, r1, r0
 8007c4e:	6021      	streq	r1, [r4, #0]
 8007c50:	e7ed      	b.n	8007c2e <_free_r+0x1e>
 8007c52:	461a      	mov	r2, r3
 8007c54:	685b      	ldr	r3, [r3, #4]
 8007c56:	b10b      	cbz	r3, 8007c5c <_free_r+0x4c>
 8007c58:	42a3      	cmp	r3, r4
 8007c5a:	d9fa      	bls.n	8007c52 <_free_r+0x42>
 8007c5c:	6811      	ldr	r1, [r2, #0]
 8007c5e:	1850      	adds	r0, r2, r1
 8007c60:	42a0      	cmp	r0, r4
 8007c62:	d10b      	bne.n	8007c7c <_free_r+0x6c>
 8007c64:	6820      	ldr	r0, [r4, #0]
 8007c66:	4401      	add	r1, r0
 8007c68:	1850      	adds	r0, r2, r1
 8007c6a:	4283      	cmp	r3, r0
 8007c6c:	6011      	str	r1, [r2, #0]
 8007c6e:	d1e0      	bne.n	8007c32 <_free_r+0x22>
 8007c70:	6818      	ldr	r0, [r3, #0]
 8007c72:	685b      	ldr	r3, [r3, #4]
 8007c74:	6053      	str	r3, [r2, #4]
 8007c76:	4408      	add	r0, r1
 8007c78:	6010      	str	r0, [r2, #0]
 8007c7a:	e7da      	b.n	8007c32 <_free_r+0x22>
 8007c7c:	d902      	bls.n	8007c84 <_free_r+0x74>
 8007c7e:	230c      	movs	r3, #12
 8007c80:	602b      	str	r3, [r5, #0]
 8007c82:	e7d6      	b.n	8007c32 <_free_r+0x22>
 8007c84:	6820      	ldr	r0, [r4, #0]
 8007c86:	1821      	adds	r1, r4, r0
 8007c88:	428b      	cmp	r3, r1
 8007c8a:	bf04      	itt	eq
 8007c8c:	6819      	ldreq	r1, [r3, #0]
 8007c8e:	685b      	ldreq	r3, [r3, #4]
 8007c90:	6063      	str	r3, [r4, #4]
 8007c92:	bf04      	itt	eq
 8007c94:	1809      	addeq	r1, r1, r0
 8007c96:	6021      	streq	r1, [r4, #0]
 8007c98:	6054      	str	r4, [r2, #4]
 8007c9a:	e7ca      	b.n	8007c32 <_free_r+0x22>
 8007c9c:	bd38      	pop	{r3, r4, r5, pc}
 8007c9e:	bf00      	nop
 8007ca0:	20000578 	.word	0x20000578

08007ca4 <malloc>:
 8007ca4:	4b02      	ldr	r3, [pc, #8]	@ (8007cb0 <malloc+0xc>)
 8007ca6:	4601      	mov	r1, r0
 8007ca8:	6818      	ldr	r0, [r3, #0]
 8007caa:	f000 b825 	b.w	8007cf8 <_malloc_r>
 8007cae:	bf00      	nop
 8007cb0:	20000040 	.word	0x20000040

08007cb4 <sbrk_aligned>:
 8007cb4:	b570      	push	{r4, r5, r6, lr}
 8007cb6:	4e0f      	ldr	r6, [pc, #60]	@ (8007cf4 <sbrk_aligned+0x40>)
 8007cb8:	460c      	mov	r4, r1
 8007cba:	6831      	ldr	r1, [r6, #0]
 8007cbc:	4605      	mov	r5, r0
 8007cbe:	b911      	cbnz	r1, 8007cc6 <sbrk_aligned+0x12>
 8007cc0:	f001 fe04 	bl	80098cc <_sbrk_r>
 8007cc4:	6030      	str	r0, [r6, #0]
 8007cc6:	4621      	mov	r1, r4
 8007cc8:	4628      	mov	r0, r5
 8007cca:	f001 fdff 	bl	80098cc <_sbrk_r>
 8007cce:	1c43      	adds	r3, r0, #1
 8007cd0:	d103      	bne.n	8007cda <sbrk_aligned+0x26>
 8007cd2:	f04f 34ff 	mov.w	r4, #4294967295
 8007cd6:	4620      	mov	r0, r4
 8007cd8:	bd70      	pop	{r4, r5, r6, pc}
 8007cda:	1cc4      	adds	r4, r0, #3
 8007cdc:	f024 0403 	bic.w	r4, r4, #3
 8007ce0:	42a0      	cmp	r0, r4
 8007ce2:	d0f8      	beq.n	8007cd6 <sbrk_aligned+0x22>
 8007ce4:	1a21      	subs	r1, r4, r0
 8007ce6:	4628      	mov	r0, r5
 8007ce8:	f001 fdf0 	bl	80098cc <_sbrk_r>
 8007cec:	3001      	adds	r0, #1
 8007cee:	d1f2      	bne.n	8007cd6 <sbrk_aligned+0x22>
 8007cf0:	e7ef      	b.n	8007cd2 <sbrk_aligned+0x1e>
 8007cf2:	bf00      	nop
 8007cf4:	20000574 	.word	0x20000574

08007cf8 <_malloc_r>:
 8007cf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007cfc:	1ccd      	adds	r5, r1, #3
 8007cfe:	f025 0503 	bic.w	r5, r5, #3
 8007d02:	3508      	adds	r5, #8
 8007d04:	2d0c      	cmp	r5, #12
 8007d06:	bf38      	it	cc
 8007d08:	250c      	movcc	r5, #12
 8007d0a:	2d00      	cmp	r5, #0
 8007d0c:	4606      	mov	r6, r0
 8007d0e:	db01      	blt.n	8007d14 <_malloc_r+0x1c>
 8007d10:	42a9      	cmp	r1, r5
 8007d12:	d904      	bls.n	8007d1e <_malloc_r+0x26>
 8007d14:	230c      	movs	r3, #12
 8007d16:	6033      	str	r3, [r6, #0]
 8007d18:	2000      	movs	r0, #0
 8007d1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d1e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007df4 <_malloc_r+0xfc>
 8007d22:	f000 f869 	bl	8007df8 <__malloc_lock>
 8007d26:	f8d8 3000 	ldr.w	r3, [r8]
 8007d2a:	461c      	mov	r4, r3
 8007d2c:	bb44      	cbnz	r4, 8007d80 <_malloc_r+0x88>
 8007d2e:	4629      	mov	r1, r5
 8007d30:	4630      	mov	r0, r6
 8007d32:	f7ff ffbf 	bl	8007cb4 <sbrk_aligned>
 8007d36:	1c43      	adds	r3, r0, #1
 8007d38:	4604      	mov	r4, r0
 8007d3a:	d158      	bne.n	8007dee <_malloc_r+0xf6>
 8007d3c:	f8d8 4000 	ldr.w	r4, [r8]
 8007d40:	4627      	mov	r7, r4
 8007d42:	2f00      	cmp	r7, #0
 8007d44:	d143      	bne.n	8007dce <_malloc_r+0xd6>
 8007d46:	2c00      	cmp	r4, #0
 8007d48:	d04b      	beq.n	8007de2 <_malloc_r+0xea>
 8007d4a:	6823      	ldr	r3, [r4, #0]
 8007d4c:	4639      	mov	r1, r7
 8007d4e:	4630      	mov	r0, r6
 8007d50:	eb04 0903 	add.w	r9, r4, r3
 8007d54:	f001 fdba 	bl	80098cc <_sbrk_r>
 8007d58:	4581      	cmp	r9, r0
 8007d5a:	d142      	bne.n	8007de2 <_malloc_r+0xea>
 8007d5c:	6821      	ldr	r1, [r4, #0]
 8007d5e:	1a6d      	subs	r5, r5, r1
 8007d60:	4629      	mov	r1, r5
 8007d62:	4630      	mov	r0, r6
 8007d64:	f7ff ffa6 	bl	8007cb4 <sbrk_aligned>
 8007d68:	3001      	adds	r0, #1
 8007d6a:	d03a      	beq.n	8007de2 <_malloc_r+0xea>
 8007d6c:	6823      	ldr	r3, [r4, #0]
 8007d6e:	442b      	add	r3, r5
 8007d70:	6023      	str	r3, [r4, #0]
 8007d72:	f8d8 3000 	ldr.w	r3, [r8]
 8007d76:	685a      	ldr	r2, [r3, #4]
 8007d78:	bb62      	cbnz	r2, 8007dd4 <_malloc_r+0xdc>
 8007d7a:	f8c8 7000 	str.w	r7, [r8]
 8007d7e:	e00f      	b.n	8007da0 <_malloc_r+0xa8>
 8007d80:	6822      	ldr	r2, [r4, #0]
 8007d82:	1b52      	subs	r2, r2, r5
 8007d84:	d420      	bmi.n	8007dc8 <_malloc_r+0xd0>
 8007d86:	2a0b      	cmp	r2, #11
 8007d88:	d917      	bls.n	8007dba <_malloc_r+0xc2>
 8007d8a:	1961      	adds	r1, r4, r5
 8007d8c:	42a3      	cmp	r3, r4
 8007d8e:	6025      	str	r5, [r4, #0]
 8007d90:	bf18      	it	ne
 8007d92:	6059      	strne	r1, [r3, #4]
 8007d94:	6863      	ldr	r3, [r4, #4]
 8007d96:	bf08      	it	eq
 8007d98:	f8c8 1000 	streq.w	r1, [r8]
 8007d9c:	5162      	str	r2, [r4, r5]
 8007d9e:	604b      	str	r3, [r1, #4]
 8007da0:	4630      	mov	r0, r6
 8007da2:	f000 f82f 	bl	8007e04 <__malloc_unlock>
 8007da6:	f104 000b 	add.w	r0, r4, #11
 8007daa:	1d23      	adds	r3, r4, #4
 8007dac:	f020 0007 	bic.w	r0, r0, #7
 8007db0:	1ac2      	subs	r2, r0, r3
 8007db2:	bf1c      	itt	ne
 8007db4:	1a1b      	subne	r3, r3, r0
 8007db6:	50a3      	strne	r3, [r4, r2]
 8007db8:	e7af      	b.n	8007d1a <_malloc_r+0x22>
 8007dba:	6862      	ldr	r2, [r4, #4]
 8007dbc:	42a3      	cmp	r3, r4
 8007dbe:	bf0c      	ite	eq
 8007dc0:	f8c8 2000 	streq.w	r2, [r8]
 8007dc4:	605a      	strne	r2, [r3, #4]
 8007dc6:	e7eb      	b.n	8007da0 <_malloc_r+0xa8>
 8007dc8:	4623      	mov	r3, r4
 8007dca:	6864      	ldr	r4, [r4, #4]
 8007dcc:	e7ae      	b.n	8007d2c <_malloc_r+0x34>
 8007dce:	463c      	mov	r4, r7
 8007dd0:	687f      	ldr	r7, [r7, #4]
 8007dd2:	e7b6      	b.n	8007d42 <_malloc_r+0x4a>
 8007dd4:	461a      	mov	r2, r3
 8007dd6:	685b      	ldr	r3, [r3, #4]
 8007dd8:	42a3      	cmp	r3, r4
 8007dda:	d1fb      	bne.n	8007dd4 <_malloc_r+0xdc>
 8007ddc:	2300      	movs	r3, #0
 8007dde:	6053      	str	r3, [r2, #4]
 8007de0:	e7de      	b.n	8007da0 <_malloc_r+0xa8>
 8007de2:	230c      	movs	r3, #12
 8007de4:	6033      	str	r3, [r6, #0]
 8007de6:	4630      	mov	r0, r6
 8007de8:	f000 f80c 	bl	8007e04 <__malloc_unlock>
 8007dec:	e794      	b.n	8007d18 <_malloc_r+0x20>
 8007dee:	6005      	str	r5, [r0, #0]
 8007df0:	e7d6      	b.n	8007da0 <_malloc_r+0xa8>
 8007df2:	bf00      	nop
 8007df4:	20000578 	.word	0x20000578

08007df8 <__malloc_lock>:
 8007df8:	4801      	ldr	r0, [pc, #4]	@ (8007e00 <__malloc_lock+0x8>)
 8007dfa:	f7ff b8a8 	b.w	8006f4e <__retarget_lock_acquire_recursive>
 8007dfe:	bf00      	nop
 8007e00:	20000570 	.word	0x20000570

08007e04 <__malloc_unlock>:
 8007e04:	4801      	ldr	r0, [pc, #4]	@ (8007e0c <__malloc_unlock+0x8>)
 8007e06:	f7ff b8a3 	b.w	8006f50 <__retarget_lock_release_recursive>
 8007e0a:	bf00      	nop
 8007e0c:	20000570 	.word	0x20000570

08007e10 <_Balloc>:
 8007e10:	b570      	push	{r4, r5, r6, lr}
 8007e12:	69c6      	ldr	r6, [r0, #28]
 8007e14:	4604      	mov	r4, r0
 8007e16:	460d      	mov	r5, r1
 8007e18:	b976      	cbnz	r6, 8007e38 <_Balloc+0x28>
 8007e1a:	2010      	movs	r0, #16
 8007e1c:	f7ff ff42 	bl	8007ca4 <malloc>
 8007e20:	4602      	mov	r2, r0
 8007e22:	61e0      	str	r0, [r4, #28]
 8007e24:	b920      	cbnz	r0, 8007e30 <_Balloc+0x20>
 8007e26:	4b18      	ldr	r3, [pc, #96]	@ (8007e88 <_Balloc+0x78>)
 8007e28:	4818      	ldr	r0, [pc, #96]	@ (8007e8c <_Balloc+0x7c>)
 8007e2a:	216b      	movs	r1, #107	@ 0x6b
 8007e2c:	f001 fd74 	bl	8009918 <__assert_func>
 8007e30:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007e34:	6006      	str	r6, [r0, #0]
 8007e36:	60c6      	str	r6, [r0, #12]
 8007e38:	69e6      	ldr	r6, [r4, #28]
 8007e3a:	68f3      	ldr	r3, [r6, #12]
 8007e3c:	b183      	cbz	r3, 8007e60 <_Balloc+0x50>
 8007e3e:	69e3      	ldr	r3, [r4, #28]
 8007e40:	68db      	ldr	r3, [r3, #12]
 8007e42:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007e46:	b9b8      	cbnz	r0, 8007e78 <_Balloc+0x68>
 8007e48:	2101      	movs	r1, #1
 8007e4a:	fa01 f605 	lsl.w	r6, r1, r5
 8007e4e:	1d72      	adds	r2, r6, #5
 8007e50:	0092      	lsls	r2, r2, #2
 8007e52:	4620      	mov	r0, r4
 8007e54:	f001 fd7e 	bl	8009954 <_calloc_r>
 8007e58:	b160      	cbz	r0, 8007e74 <_Balloc+0x64>
 8007e5a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007e5e:	e00e      	b.n	8007e7e <_Balloc+0x6e>
 8007e60:	2221      	movs	r2, #33	@ 0x21
 8007e62:	2104      	movs	r1, #4
 8007e64:	4620      	mov	r0, r4
 8007e66:	f001 fd75 	bl	8009954 <_calloc_r>
 8007e6a:	69e3      	ldr	r3, [r4, #28]
 8007e6c:	60f0      	str	r0, [r6, #12]
 8007e6e:	68db      	ldr	r3, [r3, #12]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d1e4      	bne.n	8007e3e <_Balloc+0x2e>
 8007e74:	2000      	movs	r0, #0
 8007e76:	bd70      	pop	{r4, r5, r6, pc}
 8007e78:	6802      	ldr	r2, [r0, #0]
 8007e7a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007e7e:	2300      	movs	r3, #0
 8007e80:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007e84:	e7f7      	b.n	8007e76 <_Balloc+0x66>
 8007e86:	bf00      	nop
 8007e88:	0800a6da 	.word	0x0800a6da
 8007e8c:	0800a75a 	.word	0x0800a75a

08007e90 <_Bfree>:
 8007e90:	b570      	push	{r4, r5, r6, lr}
 8007e92:	69c6      	ldr	r6, [r0, #28]
 8007e94:	4605      	mov	r5, r0
 8007e96:	460c      	mov	r4, r1
 8007e98:	b976      	cbnz	r6, 8007eb8 <_Bfree+0x28>
 8007e9a:	2010      	movs	r0, #16
 8007e9c:	f7ff ff02 	bl	8007ca4 <malloc>
 8007ea0:	4602      	mov	r2, r0
 8007ea2:	61e8      	str	r0, [r5, #28]
 8007ea4:	b920      	cbnz	r0, 8007eb0 <_Bfree+0x20>
 8007ea6:	4b09      	ldr	r3, [pc, #36]	@ (8007ecc <_Bfree+0x3c>)
 8007ea8:	4809      	ldr	r0, [pc, #36]	@ (8007ed0 <_Bfree+0x40>)
 8007eaa:	218f      	movs	r1, #143	@ 0x8f
 8007eac:	f001 fd34 	bl	8009918 <__assert_func>
 8007eb0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007eb4:	6006      	str	r6, [r0, #0]
 8007eb6:	60c6      	str	r6, [r0, #12]
 8007eb8:	b13c      	cbz	r4, 8007eca <_Bfree+0x3a>
 8007eba:	69eb      	ldr	r3, [r5, #28]
 8007ebc:	6862      	ldr	r2, [r4, #4]
 8007ebe:	68db      	ldr	r3, [r3, #12]
 8007ec0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007ec4:	6021      	str	r1, [r4, #0]
 8007ec6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007eca:	bd70      	pop	{r4, r5, r6, pc}
 8007ecc:	0800a6da 	.word	0x0800a6da
 8007ed0:	0800a75a 	.word	0x0800a75a

08007ed4 <__multadd>:
 8007ed4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ed8:	690d      	ldr	r5, [r1, #16]
 8007eda:	4607      	mov	r7, r0
 8007edc:	460c      	mov	r4, r1
 8007ede:	461e      	mov	r6, r3
 8007ee0:	f101 0c14 	add.w	ip, r1, #20
 8007ee4:	2000      	movs	r0, #0
 8007ee6:	f8dc 3000 	ldr.w	r3, [ip]
 8007eea:	b299      	uxth	r1, r3
 8007eec:	fb02 6101 	mla	r1, r2, r1, r6
 8007ef0:	0c1e      	lsrs	r6, r3, #16
 8007ef2:	0c0b      	lsrs	r3, r1, #16
 8007ef4:	fb02 3306 	mla	r3, r2, r6, r3
 8007ef8:	b289      	uxth	r1, r1
 8007efa:	3001      	adds	r0, #1
 8007efc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007f00:	4285      	cmp	r5, r0
 8007f02:	f84c 1b04 	str.w	r1, [ip], #4
 8007f06:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007f0a:	dcec      	bgt.n	8007ee6 <__multadd+0x12>
 8007f0c:	b30e      	cbz	r6, 8007f52 <__multadd+0x7e>
 8007f0e:	68a3      	ldr	r3, [r4, #8]
 8007f10:	42ab      	cmp	r3, r5
 8007f12:	dc19      	bgt.n	8007f48 <__multadd+0x74>
 8007f14:	6861      	ldr	r1, [r4, #4]
 8007f16:	4638      	mov	r0, r7
 8007f18:	3101      	adds	r1, #1
 8007f1a:	f7ff ff79 	bl	8007e10 <_Balloc>
 8007f1e:	4680      	mov	r8, r0
 8007f20:	b928      	cbnz	r0, 8007f2e <__multadd+0x5a>
 8007f22:	4602      	mov	r2, r0
 8007f24:	4b0c      	ldr	r3, [pc, #48]	@ (8007f58 <__multadd+0x84>)
 8007f26:	480d      	ldr	r0, [pc, #52]	@ (8007f5c <__multadd+0x88>)
 8007f28:	21ba      	movs	r1, #186	@ 0xba
 8007f2a:	f001 fcf5 	bl	8009918 <__assert_func>
 8007f2e:	6922      	ldr	r2, [r4, #16]
 8007f30:	3202      	adds	r2, #2
 8007f32:	f104 010c 	add.w	r1, r4, #12
 8007f36:	0092      	lsls	r2, r2, #2
 8007f38:	300c      	adds	r0, #12
 8007f3a:	f001 fcd7 	bl	80098ec <memcpy>
 8007f3e:	4621      	mov	r1, r4
 8007f40:	4638      	mov	r0, r7
 8007f42:	f7ff ffa5 	bl	8007e90 <_Bfree>
 8007f46:	4644      	mov	r4, r8
 8007f48:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007f4c:	3501      	adds	r5, #1
 8007f4e:	615e      	str	r6, [r3, #20]
 8007f50:	6125      	str	r5, [r4, #16]
 8007f52:	4620      	mov	r0, r4
 8007f54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f58:	0800a749 	.word	0x0800a749
 8007f5c:	0800a75a 	.word	0x0800a75a

08007f60 <__s2b>:
 8007f60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f64:	460c      	mov	r4, r1
 8007f66:	4615      	mov	r5, r2
 8007f68:	461f      	mov	r7, r3
 8007f6a:	2209      	movs	r2, #9
 8007f6c:	3308      	adds	r3, #8
 8007f6e:	4606      	mov	r6, r0
 8007f70:	fb93 f3f2 	sdiv	r3, r3, r2
 8007f74:	2100      	movs	r1, #0
 8007f76:	2201      	movs	r2, #1
 8007f78:	429a      	cmp	r2, r3
 8007f7a:	db09      	blt.n	8007f90 <__s2b+0x30>
 8007f7c:	4630      	mov	r0, r6
 8007f7e:	f7ff ff47 	bl	8007e10 <_Balloc>
 8007f82:	b940      	cbnz	r0, 8007f96 <__s2b+0x36>
 8007f84:	4602      	mov	r2, r0
 8007f86:	4b19      	ldr	r3, [pc, #100]	@ (8007fec <__s2b+0x8c>)
 8007f88:	4819      	ldr	r0, [pc, #100]	@ (8007ff0 <__s2b+0x90>)
 8007f8a:	21d3      	movs	r1, #211	@ 0xd3
 8007f8c:	f001 fcc4 	bl	8009918 <__assert_func>
 8007f90:	0052      	lsls	r2, r2, #1
 8007f92:	3101      	adds	r1, #1
 8007f94:	e7f0      	b.n	8007f78 <__s2b+0x18>
 8007f96:	9b08      	ldr	r3, [sp, #32]
 8007f98:	6143      	str	r3, [r0, #20]
 8007f9a:	2d09      	cmp	r5, #9
 8007f9c:	f04f 0301 	mov.w	r3, #1
 8007fa0:	6103      	str	r3, [r0, #16]
 8007fa2:	dd16      	ble.n	8007fd2 <__s2b+0x72>
 8007fa4:	f104 0909 	add.w	r9, r4, #9
 8007fa8:	46c8      	mov	r8, r9
 8007faa:	442c      	add	r4, r5
 8007fac:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007fb0:	4601      	mov	r1, r0
 8007fb2:	3b30      	subs	r3, #48	@ 0x30
 8007fb4:	220a      	movs	r2, #10
 8007fb6:	4630      	mov	r0, r6
 8007fb8:	f7ff ff8c 	bl	8007ed4 <__multadd>
 8007fbc:	45a0      	cmp	r8, r4
 8007fbe:	d1f5      	bne.n	8007fac <__s2b+0x4c>
 8007fc0:	f1a5 0408 	sub.w	r4, r5, #8
 8007fc4:	444c      	add	r4, r9
 8007fc6:	1b2d      	subs	r5, r5, r4
 8007fc8:	1963      	adds	r3, r4, r5
 8007fca:	42bb      	cmp	r3, r7
 8007fcc:	db04      	blt.n	8007fd8 <__s2b+0x78>
 8007fce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007fd2:	340a      	adds	r4, #10
 8007fd4:	2509      	movs	r5, #9
 8007fd6:	e7f6      	b.n	8007fc6 <__s2b+0x66>
 8007fd8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007fdc:	4601      	mov	r1, r0
 8007fde:	3b30      	subs	r3, #48	@ 0x30
 8007fe0:	220a      	movs	r2, #10
 8007fe2:	4630      	mov	r0, r6
 8007fe4:	f7ff ff76 	bl	8007ed4 <__multadd>
 8007fe8:	e7ee      	b.n	8007fc8 <__s2b+0x68>
 8007fea:	bf00      	nop
 8007fec:	0800a749 	.word	0x0800a749
 8007ff0:	0800a75a 	.word	0x0800a75a

08007ff4 <__hi0bits>:
 8007ff4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007ff8:	4603      	mov	r3, r0
 8007ffa:	bf36      	itet	cc
 8007ffc:	0403      	lslcc	r3, r0, #16
 8007ffe:	2000      	movcs	r0, #0
 8008000:	2010      	movcc	r0, #16
 8008002:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008006:	bf3c      	itt	cc
 8008008:	021b      	lslcc	r3, r3, #8
 800800a:	3008      	addcc	r0, #8
 800800c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008010:	bf3c      	itt	cc
 8008012:	011b      	lslcc	r3, r3, #4
 8008014:	3004      	addcc	r0, #4
 8008016:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800801a:	bf3c      	itt	cc
 800801c:	009b      	lslcc	r3, r3, #2
 800801e:	3002      	addcc	r0, #2
 8008020:	2b00      	cmp	r3, #0
 8008022:	db05      	blt.n	8008030 <__hi0bits+0x3c>
 8008024:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008028:	f100 0001 	add.w	r0, r0, #1
 800802c:	bf08      	it	eq
 800802e:	2020      	moveq	r0, #32
 8008030:	4770      	bx	lr

08008032 <__lo0bits>:
 8008032:	6803      	ldr	r3, [r0, #0]
 8008034:	4602      	mov	r2, r0
 8008036:	f013 0007 	ands.w	r0, r3, #7
 800803a:	d00b      	beq.n	8008054 <__lo0bits+0x22>
 800803c:	07d9      	lsls	r1, r3, #31
 800803e:	d421      	bmi.n	8008084 <__lo0bits+0x52>
 8008040:	0798      	lsls	r0, r3, #30
 8008042:	bf49      	itett	mi
 8008044:	085b      	lsrmi	r3, r3, #1
 8008046:	089b      	lsrpl	r3, r3, #2
 8008048:	2001      	movmi	r0, #1
 800804a:	6013      	strmi	r3, [r2, #0]
 800804c:	bf5c      	itt	pl
 800804e:	6013      	strpl	r3, [r2, #0]
 8008050:	2002      	movpl	r0, #2
 8008052:	4770      	bx	lr
 8008054:	b299      	uxth	r1, r3
 8008056:	b909      	cbnz	r1, 800805c <__lo0bits+0x2a>
 8008058:	0c1b      	lsrs	r3, r3, #16
 800805a:	2010      	movs	r0, #16
 800805c:	b2d9      	uxtb	r1, r3
 800805e:	b909      	cbnz	r1, 8008064 <__lo0bits+0x32>
 8008060:	3008      	adds	r0, #8
 8008062:	0a1b      	lsrs	r3, r3, #8
 8008064:	0719      	lsls	r1, r3, #28
 8008066:	bf04      	itt	eq
 8008068:	091b      	lsreq	r3, r3, #4
 800806a:	3004      	addeq	r0, #4
 800806c:	0799      	lsls	r1, r3, #30
 800806e:	bf04      	itt	eq
 8008070:	089b      	lsreq	r3, r3, #2
 8008072:	3002      	addeq	r0, #2
 8008074:	07d9      	lsls	r1, r3, #31
 8008076:	d403      	bmi.n	8008080 <__lo0bits+0x4e>
 8008078:	085b      	lsrs	r3, r3, #1
 800807a:	f100 0001 	add.w	r0, r0, #1
 800807e:	d003      	beq.n	8008088 <__lo0bits+0x56>
 8008080:	6013      	str	r3, [r2, #0]
 8008082:	4770      	bx	lr
 8008084:	2000      	movs	r0, #0
 8008086:	4770      	bx	lr
 8008088:	2020      	movs	r0, #32
 800808a:	4770      	bx	lr

0800808c <__i2b>:
 800808c:	b510      	push	{r4, lr}
 800808e:	460c      	mov	r4, r1
 8008090:	2101      	movs	r1, #1
 8008092:	f7ff febd 	bl	8007e10 <_Balloc>
 8008096:	4602      	mov	r2, r0
 8008098:	b928      	cbnz	r0, 80080a6 <__i2b+0x1a>
 800809a:	4b05      	ldr	r3, [pc, #20]	@ (80080b0 <__i2b+0x24>)
 800809c:	4805      	ldr	r0, [pc, #20]	@ (80080b4 <__i2b+0x28>)
 800809e:	f240 1145 	movw	r1, #325	@ 0x145
 80080a2:	f001 fc39 	bl	8009918 <__assert_func>
 80080a6:	2301      	movs	r3, #1
 80080a8:	6144      	str	r4, [r0, #20]
 80080aa:	6103      	str	r3, [r0, #16]
 80080ac:	bd10      	pop	{r4, pc}
 80080ae:	bf00      	nop
 80080b0:	0800a749 	.word	0x0800a749
 80080b4:	0800a75a 	.word	0x0800a75a

080080b8 <__multiply>:
 80080b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080bc:	4617      	mov	r7, r2
 80080be:	690a      	ldr	r2, [r1, #16]
 80080c0:	693b      	ldr	r3, [r7, #16]
 80080c2:	429a      	cmp	r2, r3
 80080c4:	bfa8      	it	ge
 80080c6:	463b      	movge	r3, r7
 80080c8:	4689      	mov	r9, r1
 80080ca:	bfa4      	itt	ge
 80080cc:	460f      	movge	r7, r1
 80080ce:	4699      	movge	r9, r3
 80080d0:	693d      	ldr	r5, [r7, #16]
 80080d2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80080d6:	68bb      	ldr	r3, [r7, #8]
 80080d8:	6879      	ldr	r1, [r7, #4]
 80080da:	eb05 060a 	add.w	r6, r5, sl
 80080de:	42b3      	cmp	r3, r6
 80080e0:	b085      	sub	sp, #20
 80080e2:	bfb8      	it	lt
 80080e4:	3101      	addlt	r1, #1
 80080e6:	f7ff fe93 	bl	8007e10 <_Balloc>
 80080ea:	b930      	cbnz	r0, 80080fa <__multiply+0x42>
 80080ec:	4602      	mov	r2, r0
 80080ee:	4b41      	ldr	r3, [pc, #260]	@ (80081f4 <__multiply+0x13c>)
 80080f0:	4841      	ldr	r0, [pc, #260]	@ (80081f8 <__multiply+0x140>)
 80080f2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80080f6:	f001 fc0f 	bl	8009918 <__assert_func>
 80080fa:	f100 0414 	add.w	r4, r0, #20
 80080fe:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008102:	4623      	mov	r3, r4
 8008104:	2200      	movs	r2, #0
 8008106:	4573      	cmp	r3, lr
 8008108:	d320      	bcc.n	800814c <__multiply+0x94>
 800810a:	f107 0814 	add.w	r8, r7, #20
 800810e:	f109 0114 	add.w	r1, r9, #20
 8008112:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008116:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800811a:	9302      	str	r3, [sp, #8]
 800811c:	1beb      	subs	r3, r5, r7
 800811e:	3b15      	subs	r3, #21
 8008120:	f023 0303 	bic.w	r3, r3, #3
 8008124:	3304      	adds	r3, #4
 8008126:	3715      	adds	r7, #21
 8008128:	42bd      	cmp	r5, r7
 800812a:	bf38      	it	cc
 800812c:	2304      	movcc	r3, #4
 800812e:	9301      	str	r3, [sp, #4]
 8008130:	9b02      	ldr	r3, [sp, #8]
 8008132:	9103      	str	r1, [sp, #12]
 8008134:	428b      	cmp	r3, r1
 8008136:	d80c      	bhi.n	8008152 <__multiply+0x9a>
 8008138:	2e00      	cmp	r6, #0
 800813a:	dd03      	ble.n	8008144 <__multiply+0x8c>
 800813c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008140:	2b00      	cmp	r3, #0
 8008142:	d055      	beq.n	80081f0 <__multiply+0x138>
 8008144:	6106      	str	r6, [r0, #16]
 8008146:	b005      	add	sp, #20
 8008148:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800814c:	f843 2b04 	str.w	r2, [r3], #4
 8008150:	e7d9      	b.n	8008106 <__multiply+0x4e>
 8008152:	f8b1 a000 	ldrh.w	sl, [r1]
 8008156:	f1ba 0f00 	cmp.w	sl, #0
 800815a:	d01f      	beq.n	800819c <__multiply+0xe4>
 800815c:	46c4      	mov	ip, r8
 800815e:	46a1      	mov	r9, r4
 8008160:	2700      	movs	r7, #0
 8008162:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008166:	f8d9 3000 	ldr.w	r3, [r9]
 800816a:	fa1f fb82 	uxth.w	fp, r2
 800816e:	b29b      	uxth	r3, r3
 8008170:	fb0a 330b 	mla	r3, sl, fp, r3
 8008174:	443b      	add	r3, r7
 8008176:	f8d9 7000 	ldr.w	r7, [r9]
 800817a:	0c12      	lsrs	r2, r2, #16
 800817c:	0c3f      	lsrs	r7, r7, #16
 800817e:	fb0a 7202 	mla	r2, sl, r2, r7
 8008182:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008186:	b29b      	uxth	r3, r3
 8008188:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800818c:	4565      	cmp	r5, ip
 800818e:	f849 3b04 	str.w	r3, [r9], #4
 8008192:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008196:	d8e4      	bhi.n	8008162 <__multiply+0xaa>
 8008198:	9b01      	ldr	r3, [sp, #4]
 800819a:	50e7      	str	r7, [r4, r3]
 800819c:	9b03      	ldr	r3, [sp, #12]
 800819e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80081a2:	3104      	adds	r1, #4
 80081a4:	f1b9 0f00 	cmp.w	r9, #0
 80081a8:	d020      	beq.n	80081ec <__multiply+0x134>
 80081aa:	6823      	ldr	r3, [r4, #0]
 80081ac:	4647      	mov	r7, r8
 80081ae:	46a4      	mov	ip, r4
 80081b0:	f04f 0a00 	mov.w	sl, #0
 80081b4:	f8b7 b000 	ldrh.w	fp, [r7]
 80081b8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80081bc:	fb09 220b 	mla	r2, r9, fp, r2
 80081c0:	4452      	add	r2, sl
 80081c2:	b29b      	uxth	r3, r3
 80081c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80081c8:	f84c 3b04 	str.w	r3, [ip], #4
 80081cc:	f857 3b04 	ldr.w	r3, [r7], #4
 80081d0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80081d4:	f8bc 3000 	ldrh.w	r3, [ip]
 80081d8:	fb09 330a 	mla	r3, r9, sl, r3
 80081dc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80081e0:	42bd      	cmp	r5, r7
 80081e2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80081e6:	d8e5      	bhi.n	80081b4 <__multiply+0xfc>
 80081e8:	9a01      	ldr	r2, [sp, #4]
 80081ea:	50a3      	str	r3, [r4, r2]
 80081ec:	3404      	adds	r4, #4
 80081ee:	e79f      	b.n	8008130 <__multiply+0x78>
 80081f0:	3e01      	subs	r6, #1
 80081f2:	e7a1      	b.n	8008138 <__multiply+0x80>
 80081f4:	0800a749 	.word	0x0800a749
 80081f8:	0800a75a 	.word	0x0800a75a

080081fc <__pow5mult>:
 80081fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008200:	4615      	mov	r5, r2
 8008202:	f012 0203 	ands.w	r2, r2, #3
 8008206:	4607      	mov	r7, r0
 8008208:	460e      	mov	r6, r1
 800820a:	d007      	beq.n	800821c <__pow5mult+0x20>
 800820c:	4c25      	ldr	r4, [pc, #148]	@ (80082a4 <__pow5mult+0xa8>)
 800820e:	3a01      	subs	r2, #1
 8008210:	2300      	movs	r3, #0
 8008212:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008216:	f7ff fe5d 	bl	8007ed4 <__multadd>
 800821a:	4606      	mov	r6, r0
 800821c:	10ad      	asrs	r5, r5, #2
 800821e:	d03d      	beq.n	800829c <__pow5mult+0xa0>
 8008220:	69fc      	ldr	r4, [r7, #28]
 8008222:	b97c      	cbnz	r4, 8008244 <__pow5mult+0x48>
 8008224:	2010      	movs	r0, #16
 8008226:	f7ff fd3d 	bl	8007ca4 <malloc>
 800822a:	4602      	mov	r2, r0
 800822c:	61f8      	str	r0, [r7, #28]
 800822e:	b928      	cbnz	r0, 800823c <__pow5mult+0x40>
 8008230:	4b1d      	ldr	r3, [pc, #116]	@ (80082a8 <__pow5mult+0xac>)
 8008232:	481e      	ldr	r0, [pc, #120]	@ (80082ac <__pow5mult+0xb0>)
 8008234:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008238:	f001 fb6e 	bl	8009918 <__assert_func>
 800823c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008240:	6004      	str	r4, [r0, #0]
 8008242:	60c4      	str	r4, [r0, #12]
 8008244:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008248:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800824c:	b94c      	cbnz	r4, 8008262 <__pow5mult+0x66>
 800824e:	f240 2171 	movw	r1, #625	@ 0x271
 8008252:	4638      	mov	r0, r7
 8008254:	f7ff ff1a 	bl	800808c <__i2b>
 8008258:	2300      	movs	r3, #0
 800825a:	f8c8 0008 	str.w	r0, [r8, #8]
 800825e:	4604      	mov	r4, r0
 8008260:	6003      	str	r3, [r0, #0]
 8008262:	f04f 0900 	mov.w	r9, #0
 8008266:	07eb      	lsls	r3, r5, #31
 8008268:	d50a      	bpl.n	8008280 <__pow5mult+0x84>
 800826a:	4631      	mov	r1, r6
 800826c:	4622      	mov	r2, r4
 800826e:	4638      	mov	r0, r7
 8008270:	f7ff ff22 	bl	80080b8 <__multiply>
 8008274:	4631      	mov	r1, r6
 8008276:	4680      	mov	r8, r0
 8008278:	4638      	mov	r0, r7
 800827a:	f7ff fe09 	bl	8007e90 <_Bfree>
 800827e:	4646      	mov	r6, r8
 8008280:	106d      	asrs	r5, r5, #1
 8008282:	d00b      	beq.n	800829c <__pow5mult+0xa0>
 8008284:	6820      	ldr	r0, [r4, #0]
 8008286:	b938      	cbnz	r0, 8008298 <__pow5mult+0x9c>
 8008288:	4622      	mov	r2, r4
 800828a:	4621      	mov	r1, r4
 800828c:	4638      	mov	r0, r7
 800828e:	f7ff ff13 	bl	80080b8 <__multiply>
 8008292:	6020      	str	r0, [r4, #0]
 8008294:	f8c0 9000 	str.w	r9, [r0]
 8008298:	4604      	mov	r4, r0
 800829a:	e7e4      	b.n	8008266 <__pow5mult+0x6a>
 800829c:	4630      	mov	r0, r6
 800829e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80082a2:	bf00      	nop
 80082a4:	0800a86c 	.word	0x0800a86c
 80082a8:	0800a6da 	.word	0x0800a6da
 80082ac:	0800a75a 	.word	0x0800a75a

080082b0 <__lshift>:
 80082b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082b4:	460c      	mov	r4, r1
 80082b6:	6849      	ldr	r1, [r1, #4]
 80082b8:	6923      	ldr	r3, [r4, #16]
 80082ba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80082be:	68a3      	ldr	r3, [r4, #8]
 80082c0:	4607      	mov	r7, r0
 80082c2:	4691      	mov	r9, r2
 80082c4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80082c8:	f108 0601 	add.w	r6, r8, #1
 80082cc:	42b3      	cmp	r3, r6
 80082ce:	db0b      	blt.n	80082e8 <__lshift+0x38>
 80082d0:	4638      	mov	r0, r7
 80082d2:	f7ff fd9d 	bl	8007e10 <_Balloc>
 80082d6:	4605      	mov	r5, r0
 80082d8:	b948      	cbnz	r0, 80082ee <__lshift+0x3e>
 80082da:	4602      	mov	r2, r0
 80082dc:	4b28      	ldr	r3, [pc, #160]	@ (8008380 <__lshift+0xd0>)
 80082de:	4829      	ldr	r0, [pc, #164]	@ (8008384 <__lshift+0xd4>)
 80082e0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80082e4:	f001 fb18 	bl	8009918 <__assert_func>
 80082e8:	3101      	adds	r1, #1
 80082ea:	005b      	lsls	r3, r3, #1
 80082ec:	e7ee      	b.n	80082cc <__lshift+0x1c>
 80082ee:	2300      	movs	r3, #0
 80082f0:	f100 0114 	add.w	r1, r0, #20
 80082f4:	f100 0210 	add.w	r2, r0, #16
 80082f8:	4618      	mov	r0, r3
 80082fa:	4553      	cmp	r3, sl
 80082fc:	db33      	blt.n	8008366 <__lshift+0xb6>
 80082fe:	6920      	ldr	r0, [r4, #16]
 8008300:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008304:	f104 0314 	add.w	r3, r4, #20
 8008308:	f019 091f 	ands.w	r9, r9, #31
 800830c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008310:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008314:	d02b      	beq.n	800836e <__lshift+0xbe>
 8008316:	f1c9 0e20 	rsb	lr, r9, #32
 800831a:	468a      	mov	sl, r1
 800831c:	2200      	movs	r2, #0
 800831e:	6818      	ldr	r0, [r3, #0]
 8008320:	fa00 f009 	lsl.w	r0, r0, r9
 8008324:	4310      	orrs	r0, r2
 8008326:	f84a 0b04 	str.w	r0, [sl], #4
 800832a:	f853 2b04 	ldr.w	r2, [r3], #4
 800832e:	459c      	cmp	ip, r3
 8008330:	fa22 f20e 	lsr.w	r2, r2, lr
 8008334:	d8f3      	bhi.n	800831e <__lshift+0x6e>
 8008336:	ebac 0304 	sub.w	r3, ip, r4
 800833a:	3b15      	subs	r3, #21
 800833c:	f023 0303 	bic.w	r3, r3, #3
 8008340:	3304      	adds	r3, #4
 8008342:	f104 0015 	add.w	r0, r4, #21
 8008346:	4560      	cmp	r0, ip
 8008348:	bf88      	it	hi
 800834a:	2304      	movhi	r3, #4
 800834c:	50ca      	str	r2, [r1, r3]
 800834e:	b10a      	cbz	r2, 8008354 <__lshift+0xa4>
 8008350:	f108 0602 	add.w	r6, r8, #2
 8008354:	3e01      	subs	r6, #1
 8008356:	4638      	mov	r0, r7
 8008358:	612e      	str	r6, [r5, #16]
 800835a:	4621      	mov	r1, r4
 800835c:	f7ff fd98 	bl	8007e90 <_Bfree>
 8008360:	4628      	mov	r0, r5
 8008362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008366:	f842 0f04 	str.w	r0, [r2, #4]!
 800836a:	3301      	adds	r3, #1
 800836c:	e7c5      	b.n	80082fa <__lshift+0x4a>
 800836e:	3904      	subs	r1, #4
 8008370:	f853 2b04 	ldr.w	r2, [r3], #4
 8008374:	f841 2f04 	str.w	r2, [r1, #4]!
 8008378:	459c      	cmp	ip, r3
 800837a:	d8f9      	bhi.n	8008370 <__lshift+0xc0>
 800837c:	e7ea      	b.n	8008354 <__lshift+0xa4>
 800837e:	bf00      	nop
 8008380:	0800a749 	.word	0x0800a749
 8008384:	0800a75a 	.word	0x0800a75a

08008388 <__mcmp>:
 8008388:	690a      	ldr	r2, [r1, #16]
 800838a:	4603      	mov	r3, r0
 800838c:	6900      	ldr	r0, [r0, #16]
 800838e:	1a80      	subs	r0, r0, r2
 8008390:	b530      	push	{r4, r5, lr}
 8008392:	d10e      	bne.n	80083b2 <__mcmp+0x2a>
 8008394:	3314      	adds	r3, #20
 8008396:	3114      	adds	r1, #20
 8008398:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800839c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80083a0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80083a4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80083a8:	4295      	cmp	r5, r2
 80083aa:	d003      	beq.n	80083b4 <__mcmp+0x2c>
 80083ac:	d205      	bcs.n	80083ba <__mcmp+0x32>
 80083ae:	f04f 30ff 	mov.w	r0, #4294967295
 80083b2:	bd30      	pop	{r4, r5, pc}
 80083b4:	42a3      	cmp	r3, r4
 80083b6:	d3f3      	bcc.n	80083a0 <__mcmp+0x18>
 80083b8:	e7fb      	b.n	80083b2 <__mcmp+0x2a>
 80083ba:	2001      	movs	r0, #1
 80083bc:	e7f9      	b.n	80083b2 <__mcmp+0x2a>
	...

080083c0 <__mdiff>:
 80083c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083c4:	4689      	mov	r9, r1
 80083c6:	4606      	mov	r6, r0
 80083c8:	4611      	mov	r1, r2
 80083ca:	4648      	mov	r0, r9
 80083cc:	4614      	mov	r4, r2
 80083ce:	f7ff ffdb 	bl	8008388 <__mcmp>
 80083d2:	1e05      	subs	r5, r0, #0
 80083d4:	d112      	bne.n	80083fc <__mdiff+0x3c>
 80083d6:	4629      	mov	r1, r5
 80083d8:	4630      	mov	r0, r6
 80083da:	f7ff fd19 	bl	8007e10 <_Balloc>
 80083de:	4602      	mov	r2, r0
 80083e0:	b928      	cbnz	r0, 80083ee <__mdiff+0x2e>
 80083e2:	4b3f      	ldr	r3, [pc, #252]	@ (80084e0 <__mdiff+0x120>)
 80083e4:	f240 2137 	movw	r1, #567	@ 0x237
 80083e8:	483e      	ldr	r0, [pc, #248]	@ (80084e4 <__mdiff+0x124>)
 80083ea:	f001 fa95 	bl	8009918 <__assert_func>
 80083ee:	2301      	movs	r3, #1
 80083f0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80083f4:	4610      	mov	r0, r2
 80083f6:	b003      	add	sp, #12
 80083f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083fc:	bfbc      	itt	lt
 80083fe:	464b      	movlt	r3, r9
 8008400:	46a1      	movlt	r9, r4
 8008402:	4630      	mov	r0, r6
 8008404:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008408:	bfba      	itte	lt
 800840a:	461c      	movlt	r4, r3
 800840c:	2501      	movlt	r5, #1
 800840e:	2500      	movge	r5, #0
 8008410:	f7ff fcfe 	bl	8007e10 <_Balloc>
 8008414:	4602      	mov	r2, r0
 8008416:	b918      	cbnz	r0, 8008420 <__mdiff+0x60>
 8008418:	4b31      	ldr	r3, [pc, #196]	@ (80084e0 <__mdiff+0x120>)
 800841a:	f240 2145 	movw	r1, #581	@ 0x245
 800841e:	e7e3      	b.n	80083e8 <__mdiff+0x28>
 8008420:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008424:	6926      	ldr	r6, [r4, #16]
 8008426:	60c5      	str	r5, [r0, #12]
 8008428:	f109 0310 	add.w	r3, r9, #16
 800842c:	f109 0514 	add.w	r5, r9, #20
 8008430:	f104 0e14 	add.w	lr, r4, #20
 8008434:	f100 0b14 	add.w	fp, r0, #20
 8008438:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800843c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008440:	9301      	str	r3, [sp, #4]
 8008442:	46d9      	mov	r9, fp
 8008444:	f04f 0c00 	mov.w	ip, #0
 8008448:	9b01      	ldr	r3, [sp, #4]
 800844a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800844e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008452:	9301      	str	r3, [sp, #4]
 8008454:	fa1f f38a 	uxth.w	r3, sl
 8008458:	4619      	mov	r1, r3
 800845a:	b283      	uxth	r3, r0
 800845c:	1acb      	subs	r3, r1, r3
 800845e:	0c00      	lsrs	r0, r0, #16
 8008460:	4463      	add	r3, ip
 8008462:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008466:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800846a:	b29b      	uxth	r3, r3
 800846c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008470:	4576      	cmp	r6, lr
 8008472:	f849 3b04 	str.w	r3, [r9], #4
 8008476:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800847a:	d8e5      	bhi.n	8008448 <__mdiff+0x88>
 800847c:	1b33      	subs	r3, r6, r4
 800847e:	3b15      	subs	r3, #21
 8008480:	f023 0303 	bic.w	r3, r3, #3
 8008484:	3415      	adds	r4, #21
 8008486:	3304      	adds	r3, #4
 8008488:	42a6      	cmp	r6, r4
 800848a:	bf38      	it	cc
 800848c:	2304      	movcc	r3, #4
 800848e:	441d      	add	r5, r3
 8008490:	445b      	add	r3, fp
 8008492:	461e      	mov	r6, r3
 8008494:	462c      	mov	r4, r5
 8008496:	4544      	cmp	r4, r8
 8008498:	d30e      	bcc.n	80084b8 <__mdiff+0xf8>
 800849a:	f108 0103 	add.w	r1, r8, #3
 800849e:	1b49      	subs	r1, r1, r5
 80084a0:	f021 0103 	bic.w	r1, r1, #3
 80084a4:	3d03      	subs	r5, #3
 80084a6:	45a8      	cmp	r8, r5
 80084a8:	bf38      	it	cc
 80084aa:	2100      	movcc	r1, #0
 80084ac:	440b      	add	r3, r1
 80084ae:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80084b2:	b191      	cbz	r1, 80084da <__mdiff+0x11a>
 80084b4:	6117      	str	r7, [r2, #16]
 80084b6:	e79d      	b.n	80083f4 <__mdiff+0x34>
 80084b8:	f854 1b04 	ldr.w	r1, [r4], #4
 80084bc:	46e6      	mov	lr, ip
 80084be:	0c08      	lsrs	r0, r1, #16
 80084c0:	fa1c fc81 	uxtah	ip, ip, r1
 80084c4:	4471      	add	r1, lr
 80084c6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80084ca:	b289      	uxth	r1, r1
 80084cc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80084d0:	f846 1b04 	str.w	r1, [r6], #4
 80084d4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80084d8:	e7dd      	b.n	8008496 <__mdiff+0xd6>
 80084da:	3f01      	subs	r7, #1
 80084dc:	e7e7      	b.n	80084ae <__mdiff+0xee>
 80084de:	bf00      	nop
 80084e0:	0800a749 	.word	0x0800a749
 80084e4:	0800a75a 	.word	0x0800a75a

080084e8 <__ulp>:
 80084e8:	b082      	sub	sp, #8
 80084ea:	ed8d 0b00 	vstr	d0, [sp]
 80084ee:	9a01      	ldr	r2, [sp, #4]
 80084f0:	4b0f      	ldr	r3, [pc, #60]	@ (8008530 <__ulp+0x48>)
 80084f2:	4013      	ands	r3, r2
 80084f4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	dc08      	bgt.n	800850e <__ulp+0x26>
 80084fc:	425b      	negs	r3, r3
 80084fe:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8008502:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008506:	da04      	bge.n	8008512 <__ulp+0x2a>
 8008508:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800850c:	4113      	asrs	r3, r2
 800850e:	2200      	movs	r2, #0
 8008510:	e008      	b.n	8008524 <__ulp+0x3c>
 8008512:	f1a2 0314 	sub.w	r3, r2, #20
 8008516:	2b1e      	cmp	r3, #30
 8008518:	bfda      	itte	le
 800851a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800851e:	40da      	lsrle	r2, r3
 8008520:	2201      	movgt	r2, #1
 8008522:	2300      	movs	r3, #0
 8008524:	4619      	mov	r1, r3
 8008526:	4610      	mov	r0, r2
 8008528:	ec41 0b10 	vmov	d0, r0, r1
 800852c:	b002      	add	sp, #8
 800852e:	4770      	bx	lr
 8008530:	7ff00000 	.word	0x7ff00000

08008534 <__b2d>:
 8008534:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008538:	6906      	ldr	r6, [r0, #16]
 800853a:	f100 0814 	add.w	r8, r0, #20
 800853e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008542:	1f37      	subs	r7, r6, #4
 8008544:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008548:	4610      	mov	r0, r2
 800854a:	f7ff fd53 	bl	8007ff4 <__hi0bits>
 800854e:	f1c0 0320 	rsb	r3, r0, #32
 8008552:	280a      	cmp	r0, #10
 8008554:	600b      	str	r3, [r1, #0]
 8008556:	491b      	ldr	r1, [pc, #108]	@ (80085c4 <__b2d+0x90>)
 8008558:	dc15      	bgt.n	8008586 <__b2d+0x52>
 800855a:	f1c0 0c0b 	rsb	ip, r0, #11
 800855e:	fa22 f30c 	lsr.w	r3, r2, ip
 8008562:	45b8      	cmp	r8, r7
 8008564:	ea43 0501 	orr.w	r5, r3, r1
 8008568:	bf34      	ite	cc
 800856a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800856e:	2300      	movcs	r3, #0
 8008570:	3015      	adds	r0, #21
 8008572:	fa02 f000 	lsl.w	r0, r2, r0
 8008576:	fa23 f30c 	lsr.w	r3, r3, ip
 800857a:	4303      	orrs	r3, r0
 800857c:	461c      	mov	r4, r3
 800857e:	ec45 4b10 	vmov	d0, r4, r5
 8008582:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008586:	45b8      	cmp	r8, r7
 8008588:	bf3a      	itte	cc
 800858a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800858e:	f1a6 0708 	subcc.w	r7, r6, #8
 8008592:	2300      	movcs	r3, #0
 8008594:	380b      	subs	r0, #11
 8008596:	d012      	beq.n	80085be <__b2d+0x8a>
 8008598:	f1c0 0120 	rsb	r1, r0, #32
 800859c:	fa23 f401 	lsr.w	r4, r3, r1
 80085a0:	4082      	lsls	r2, r0
 80085a2:	4322      	orrs	r2, r4
 80085a4:	4547      	cmp	r7, r8
 80085a6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80085aa:	bf8c      	ite	hi
 80085ac:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80085b0:	2200      	movls	r2, #0
 80085b2:	4083      	lsls	r3, r0
 80085b4:	40ca      	lsrs	r2, r1
 80085b6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80085ba:	4313      	orrs	r3, r2
 80085bc:	e7de      	b.n	800857c <__b2d+0x48>
 80085be:	ea42 0501 	orr.w	r5, r2, r1
 80085c2:	e7db      	b.n	800857c <__b2d+0x48>
 80085c4:	3ff00000 	.word	0x3ff00000

080085c8 <__d2b>:
 80085c8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80085cc:	460f      	mov	r7, r1
 80085ce:	2101      	movs	r1, #1
 80085d0:	ec59 8b10 	vmov	r8, r9, d0
 80085d4:	4616      	mov	r6, r2
 80085d6:	f7ff fc1b 	bl	8007e10 <_Balloc>
 80085da:	4604      	mov	r4, r0
 80085dc:	b930      	cbnz	r0, 80085ec <__d2b+0x24>
 80085de:	4602      	mov	r2, r0
 80085e0:	4b23      	ldr	r3, [pc, #140]	@ (8008670 <__d2b+0xa8>)
 80085e2:	4824      	ldr	r0, [pc, #144]	@ (8008674 <__d2b+0xac>)
 80085e4:	f240 310f 	movw	r1, #783	@ 0x30f
 80085e8:	f001 f996 	bl	8009918 <__assert_func>
 80085ec:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80085f0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80085f4:	b10d      	cbz	r5, 80085fa <__d2b+0x32>
 80085f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80085fa:	9301      	str	r3, [sp, #4]
 80085fc:	f1b8 0300 	subs.w	r3, r8, #0
 8008600:	d023      	beq.n	800864a <__d2b+0x82>
 8008602:	4668      	mov	r0, sp
 8008604:	9300      	str	r3, [sp, #0]
 8008606:	f7ff fd14 	bl	8008032 <__lo0bits>
 800860a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800860e:	b1d0      	cbz	r0, 8008646 <__d2b+0x7e>
 8008610:	f1c0 0320 	rsb	r3, r0, #32
 8008614:	fa02 f303 	lsl.w	r3, r2, r3
 8008618:	430b      	orrs	r3, r1
 800861a:	40c2      	lsrs	r2, r0
 800861c:	6163      	str	r3, [r4, #20]
 800861e:	9201      	str	r2, [sp, #4]
 8008620:	9b01      	ldr	r3, [sp, #4]
 8008622:	61a3      	str	r3, [r4, #24]
 8008624:	2b00      	cmp	r3, #0
 8008626:	bf0c      	ite	eq
 8008628:	2201      	moveq	r2, #1
 800862a:	2202      	movne	r2, #2
 800862c:	6122      	str	r2, [r4, #16]
 800862e:	b1a5      	cbz	r5, 800865a <__d2b+0x92>
 8008630:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008634:	4405      	add	r5, r0
 8008636:	603d      	str	r5, [r7, #0]
 8008638:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800863c:	6030      	str	r0, [r6, #0]
 800863e:	4620      	mov	r0, r4
 8008640:	b003      	add	sp, #12
 8008642:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008646:	6161      	str	r1, [r4, #20]
 8008648:	e7ea      	b.n	8008620 <__d2b+0x58>
 800864a:	a801      	add	r0, sp, #4
 800864c:	f7ff fcf1 	bl	8008032 <__lo0bits>
 8008650:	9b01      	ldr	r3, [sp, #4]
 8008652:	6163      	str	r3, [r4, #20]
 8008654:	3020      	adds	r0, #32
 8008656:	2201      	movs	r2, #1
 8008658:	e7e8      	b.n	800862c <__d2b+0x64>
 800865a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800865e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008662:	6038      	str	r0, [r7, #0]
 8008664:	6918      	ldr	r0, [r3, #16]
 8008666:	f7ff fcc5 	bl	8007ff4 <__hi0bits>
 800866a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800866e:	e7e5      	b.n	800863c <__d2b+0x74>
 8008670:	0800a749 	.word	0x0800a749
 8008674:	0800a75a 	.word	0x0800a75a

08008678 <__ratio>:
 8008678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800867c:	b085      	sub	sp, #20
 800867e:	e9cd 1000 	strd	r1, r0, [sp]
 8008682:	a902      	add	r1, sp, #8
 8008684:	f7ff ff56 	bl	8008534 <__b2d>
 8008688:	9800      	ldr	r0, [sp, #0]
 800868a:	a903      	add	r1, sp, #12
 800868c:	ec55 4b10 	vmov	r4, r5, d0
 8008690:	f7ff ff50 	bl	8008534 <__b2d>
 8008694:	9b01      	ldr	r3, [sp, #4]
 8008696:	6919      	ldr	r1, [r3, #16]
 8008698:	9b00      	ldr	r3, [sp, #0]
 800869a:	691b      	ldr	r3, [r3, #16]
 800869c:	1ac9      	subs	r1, r1, r3
 800869e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80086a2:	1a9b      	subs	r3, r3, r2
 80086a4:	ec5b ab10 	vmov	sl, fp, d0
 80086a8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	bfce      	itee	gt
 80086b0:	462a      	movgt	r2, r5
 80086b2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80086b6:	465a      	movle	r2, fp
 80086b8:	462f      	mov	r7, r5
 80086ba:	46d9      	mov	r9, fp
 80086bc:	bfcc      	ite	gt
 80086be:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80086c2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80086c6:	464b      	mov	r3, r9
 80086c8:	4652      	mov	r2, sl
 80086ca:	4620      	mov	r0, r4
 80086cc:	4639      	mov	r1, r7
 80086ce:	f7f8 f8bd 	bl	800084c <__aeabi_ddiv>
 80086d2:	ec41 0b10 	vmov	d0, r0, r1
 80086d6:	b005      	add	sp, #20
 80086d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080086dc <__copybits>:
 80086dc:	3901      	subs	r1, #1
 80086de:	b570      	push	{r4, r5, r6, lr}
 80086e0:	1149      	asrs	r1, r1, #5
 80086e2:	6914      	ldr	r4, [r2, #16]
 80086e4:	3101      	adds	r1, #1
 80086e6:	f102 0314 	add.w	r3, r2, #20
 80086ea:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80086ee:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80086f2:	1f05      	subs	r5, r0, #4
 80086f4:	42a3      	cmp	r3, r4
 80086f6:	d30c      	bcc.n	8008712 <__copybits+0x36>
 80086f8:	1aa3      	subs	r3, r4, r2
 80086fa:	3b11      	subs	r3, #17
 80086fc:	f023 0303 	bic.w	r3, r3, #3
 8008700:	3211      	adds	r2, #17
 8008702:	42a2      	cmp	r2, r4
 8008704:	bf88      	it	hi
 8008706:	2300      	movhi	r3, #0
 8008708:	4418      	add	r0, r3
 800870a:	2300      	movs	r3, #0
 800870c:	4288      	cmp	r0, r1
 800870e:	d305      	bcc.n	800871c <__copybits+0x40>
 8008710:	bd70      	pop	{r4, r5, r6, pc}
 8008712:	f853 6b04 	ldr.w	r6, [r3], #4
 8008716:	f845 6f04 	str.w	r6, [r5, #4]!
 800871a:	e7eb      	b.n	80086f4 <__copybits+0x18>
 800871c:	f840 3b04 	str.w	r3, [r0], #4
 8008720:	e7f4      	b.n	800870c <__copybits+0x30>

08008722 <__any_on>:
 8008722:	f100 0214 	add.w	r2, r0, #20
 8008726:	6900      	ldr	r0, [r0, #16]
 8008728:	114b      	asrs	r3, r1, #5
 800872a:	4298      	cmp	r0, r3
 800872c:	b510      	push	{r4, lr}
 800872e:	db11      	blt.n	8008754 <__any_on+0x32>
 8008730:	dd0a      	ble.n	8008748 <__any_on+0x26>
 8008732:	f011 011f 	ands.w	r1, r1, #31
 8008736:	d007      	beq.n	8008748 <__any_on+0x26>
 8008738:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800873c:	fa24 f001 	lsr.w	r0, r4, r1
 8008740:	fa00 f101 	lsl.w	r1, r0, r1
 8008744:	428c      	cmp	r4, r1
 8008746:	d10b      	bne.n	8008760 <__any_on+0x3e>
 8008748:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800874c:	4293      	cmp	r3, r2
 800874e:	d803      	bhi.n	8008758 <__any_on+0x36>
 8008750:	2000      	movs	r0, #0
 8008752:	bd10      	pop	{r4, pc}
 8008754:	4603      	mov	r3, r0
 8008756:	e7f7      	b.n	8008748 <__any_on+0x26>
 8008758:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800875c:	2900      	cmp	r1, #0
 800875e:	d0f5      	beq.n	800874c <__any_on+0x2a>
 8008760:	2001      	movs	r0, #1
 8008762:	e7f6      	b.n	8008752 <__any_on+0x30>

08008764 <sulp>:
 8008764:	b570      	push	{r4, r5, r6, lr}
 8008766:	4604      	mov	r4, r0
 8008768:	460d      	mov	r5, r1
 800876a:	ec45 4b10 	vmov	d0, r4, r5
 800876e:	4616      	mov	r6, r2
 8008770:	f7ff feba 	bl	80084e8 <__ulp>
 8008774:	ec51 0b10 	vmov	r0, r1, d0
 8008778:	b17e      	cbz	r6, 800879a <sulp+0x36>
 800877a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800877e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008782:	2b00      	cmp	r3, #0
 8008784:	dd09      	ble.n	800879a <sulp+0x36>
 8008786:	051b      	lsls	r3, r3, #20
 8008788:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800878c:	2400      	movs	r4, #0
 800878e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008792:	4622      	mov	r2, r4
 8008794:	462b      	mov	r3, r5
 8008796:	f7f7 ff2f 	bl	80005f8 <__aeabi_dmul>
 800879a:	ec41 0b10 	vmov	d0, r0, r1
 800879e:	bd70      	pop	{r4, r5, r6, pc}

080087a0 <_strtod_l>:
 80087a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087a4:	b09f      	sub	sp, #124	@ 0x7c
 80087a6:	460c      	mov	r4, r1
 80087a8:	9217      	str	r2, [sp, #92]	@ 0x5c
 80087aa:	2200      	movs	r2, #0
 80087ac:	921a      	str	r2, [sp, #104]	@ 0x68
 80087ae:	9005      	str	r0, [sp, #20]
 80087b0:	f04f 0a00 	mov.w	sl, #0
 80087b4:	f04f 0b00 	mov.w	fp, #0
 80087b8:	460a      	mov	r2, r1
 80087ba:	9219      	str	r2, [sp, #100]	@ 0x64
 80087bc:	7811      	ldrb	r1, [r2, #0]
 80087be:	292b      	cmp	r1, #43	@ 0x2b
 80087c0:	d04a      	beq.n	8008858 <_strtod_l+0xb8>
 80087c2:	d838      	bhi.n	8008836 <_strtod_l+0x96>
 80087c4:	290d      	cmp	r1, #13
 80087c6:	d832      	bhi.n	800882e <_strtod_l+0x8e>
 80087c8:	2908      	cmp	r1, #8
 80087ca:	d832      	bhi.n	8008832 <_strtod_l+0x92>
 80087cc:	2900      	cmp	r1, #0
 80087ce:	d03b      	beq.n	8008848 <_strtod_l+0xa8>
 80087d0:	2200      	movs	r2, #0
 80087d2:	920e      	str	r2, [sp, #56]	@ 0x38
 80087d4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80087d6:	782a      	ldrb	r2, [r5, #0]
 80087d8:	2a30      	cmp	r2, #48	@ 0x30
 80087da:	f040 80b2 	bne.w	8008942 <_strtod_l+0x1a2>
 80087de:	786a      	ldrb	r2, [r5, #1]
 80087e0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80087e4:	2a58      	cmp	r2, #88	@ 0x58
 80087e6:	d16e      	bne.n	80088c6 <_strtod_l+0x126>
 80087e8:	9302      	str	r3, [sp, #8]
 80087ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80087ec:	9301      	str	r3, [sp, #4]
 80087ee:	ab1a      	add	r3, sp, #104	@ 0x68
 80087f0:	9300      	str	r3, [sp, #0]
 80087f2:	4a8f      	ldr	r2, [pc, #572]	@ (8008a30 <_strtod_l+0x290>)
 80087f4:	9805      	ldr	r0, [sp, #20]
 80087f6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80087f8:	a919      	add	r1, sp, #100	@ 0x64
 80087fa:	f001 f927 	bl	8009a4c <__gethex>
 80087fe:	f010 060f 	ands.w	r6, r0, #15
 8008802:	4604      	mov	r4, r0
 8008804:	d005      	beq.n	8008812 <_strtod_l+0x72>
 8008806:	2e06      	cmp	r6, #6
 8008808:	d128      	bne.n	800885c <_strtod_l+0xbc>
 800880a:	3501      	adds	r5, #1
 800880c:	2300      	movs	r3, #0
 800880e:	9519      	str	r5, [sp, #100]	@ 0x64
 8008810:	930e      	str	r3, [sp, #56]	@ 0x38
 8008812:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008814:	2b00      	cmp	r3, #0
 8008816:	f040 858e 	bne.w	8009336 <_strtod_l+0xb96>
 800881a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800881c:	b1cb      	cbz	r3, 8008852 <_strtod_l+0xb2>
 800881e:	4652      	mov	r2, sl
 8008820:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8008824:	ec43 2b10 	vmov	d0, r2, r3
 8008828:	b01f      	add	sp, #124	@ 0x7c
 800882a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800882e:	2920      	cmp	r1, #32
 8008830:	d1ce      	bne.n	80087d0 <_strtod_l+0x30>
 8008832:	3201      	adds	r2, #1
 8008834:	e7c1      	b.n	80087ba <_strtod_l+0x1a>
 8008836:	292d      	cmp	r1, #45	@ 0x2d
 8008838:	d1ca      	bne.n	80087d0 <_strtod_l+0x30>
 800883a:	2101      	movs	r1, #1
 800883c:	910e      	str	r1, [sp, #56]	@ 0x38
 800883e:	1c51      	adds	r1, r2, #1
 8008840:	9119      	str	r1, [sp, #100]	@ 0x64
 8008842:	7852      	ldrb	r2, [r2, #1]
 8008844:	2a00      	cmp	r2, #0
 8008846:	d1c5      	bne.n	80087d4 <_strtod_l+0x34>
 8008848:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800884a:	9419      	str	r4, [sp, #100]	@ 0x64
 800884c:	2b00      	cmp	r3, #0
 800884e:	f040 8570 	bne.w	8009332 <_strtod_l+0xb92>
 8008852:	4652      	mov	r2, sl
 8008854:	465b      	mov	r3, fp
 8008856:	e7e5      	b.n	8008824 <_strtod_l+0x84>
 8008858:	2100      	movs	r1, #0
 800885a:	e7ef      	b.n	800883c <_strtod_l+0x9c>
 800885c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800885e:	b13a      	cbz	r2, 8008870 <_strtod_l+0xd0>
 8008860:	2135      	movs	r1, #53	@ 0x35
 8008862:	a81c      	add	r0, sp, #112	@ 0x70
 8008864:	f7ff ff3a 	bl	80086dc <__copybits>
 8008868:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800886a:	9805      	ldr	r0, [sp, #20]
 800886c:	f7ff fb10 	bl	8007e90 <_Bfree>
 8008870:	3e01      	subs	r6, #1
 8008872:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008874:	2e04      	cmp	r6, #4
 8008876:	d806      	bhi.n	8008886 <_strtod_l+0xe6>
 8008878:	e8df f006 	tbb	[pc, r6]
 800887c:	201d0314 	.word	0x201d0314
 8008880:	14          	.byte	0x14
 8008881:	00          	.byte	0x00
 8008882:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008886:	05e1      	lsls	r1, r4, #23
 8008888:	bf48      	it	mi
 800888a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800888e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008892:	0d1b      	lsrs	r3, r3, #20
 8008894:	051b      	lsls	r3, r3, #20
 8008896:	2b00      	cmp	r3, #0
 8008898:	d1bb      	bne.n	8008812 <_strtod_l+0x72>
 800889a:	f7fe fb2d 	bl	8006ef8 <__errno>
 800889e:	2322      	movs	r3, #34	@ 0x22
 80088a0:	6003      	str	r3, [r0, #0]
 80088a2:	e7b6      	b.n	8008812 <_strtod_l+0x72>
 80088a4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80088a8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80088ac:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80088b0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80088b4:	e7e7      	b.n	8008886 <_strtod_l+0xe6>
 80088b6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8008a38 <_strtod_l+0x298>
 80088ba:	e7e4      	b.n	8008886 <_strtod_l+0xe6>
 80088bc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80088c0:	f04f 3aff 	mov.w	sl, #4294967295
 80088c4:	e7df      	b.n	8008886 <_strtod_l+0xe6>
 80088c6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80088c8:	1c5a      	adds	r2, r3, #1
 80088ca:	9219      	str	r2, [sp, #100]	@ 0x64
 80088cc:	785b      	ldrb	r3, [r3, #1]
 80088ce:	2b30      	cmp	r3, #48	@ 0x30
 80088d0:	d0f9      	beq.n	80088c6 <_strtod_l+0x126>
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d09d      	beq.n	8008812 <_strtod_l+0x72>
 80088d6:	2301      	movs	r3, #1
 80088d8:	2700      	movs	r7, #0
 80088da:	9308      	str	r3, [sp, #32]
 80088dc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80088de:	930c      	str	r3, [sp, #48]	@ 0x30
 80088e0:	970b      	str	r7, [sp, #44]	@ 0x2c
 80088e2:	46b9      	mov	r9, r7
 80088e4:	220a      	movs	r2, #10
 80088e6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80088e8:	7805      	ldrb	r5, [r0, #0]
 80088ea:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80088ee:	b2d9      	uxtb	r1, r3
 80088f0:	2909      	cmp	r1, #9
 80088f2:	d928      	bls.n	8008946 <_strtod_l+0x1a6>
 80088f4:	494f      	ldr	r1, [pc, #316]	@ (8008a34 <_strtod_l+0x294>)
 80088f6:	2201      	movs	r2, #1
 80088f8:	f000 ffd6 	bl	80098a8 <strncmp>
 80088fc:	2800      	cmp	r0, #0
 80088fe:	d032      	beq.n	8008966 <_strtod_l+0x1c6>
 8008900:	2000      	movs	r0, #0
 8008902:	462a      	mov	r2, r5
 8008904:	900a      	str	r0, [sp, #40]	@ 0x28
 8008906:	464d      	mov	r5, r9
 8008908:	4603      	mov	r3, r0
 800890a:	2a65      	cmp	r2, #101	@ 0x65
 800890c:	d001      	beq.n	8008912 <_strtod_l+0x172>
 800890e:	2a45      	cmp	r2, #69	@ 0x45
 8008910:	d114      	bne.n	800893c <_strtod_l+0x19c>
 8008912:	b91d      	cbnz	r5, 800891c <_strtod_l+0x17c>
 8008914:	9a08      	ldr	r2, [sp, #32]
 8008916:	4302      	orrs	r2, r0
 8008918:	d096      	beq.n	8008848 <_strtod_l+0xa8>
 800891a:	2500      	movs	r5, #0
 800891c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800891e:	1c62      	adds	r2, r4, #1
 8008920:	9219      	str	r2, [sp, #100]	@ 0x64
 8008922:	7862      	ldrb	r2, [r4, #1]
 8008924:	2a2b      	cmp	r2, #43	@ 0x2b
 8008926:	d07a      	beq.n	8008a1e <_strtod_l+0x27e>
 8008928:	2a2d      	cmp	r2, #45	@ 0x2d
 800892a:	d07e      	beq.n	8008a2a <_strtod_l+0x28a>
 800892c:	f04f 0c00 	mov.w	ip, #0
 8008930:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008934:	2909      	cmp	r1, #9
 8008936:	f240 8085 	bls.w	8008a44 <_strtod_l+0x2a4>
 800893a:	9419      	str	r4, [sp, #100]	@ 0x64
 800893c:	f04f 0800 	mov.w	r8, #0
 8008940:	e0a5      	b.n	8008a8e <_strtod_l+0x2ee>
 8008942:	2300      	movs	r3, #0
 8008944:	e7c8      	b.n	80088d8 <_strtod_l+0x138>
 8008946:	f1b9 0f08 	cmp.w	r9, #8
 800894a:	bfd8      	it	le
 800894c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800894e:	f100 0001 	add.w	r0, r0, #1
 8008952:	bfda      	itte	le
 8008954:	fb02 3301 	mlale	r3, r2, r1, r3
 8008958:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800895a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800895e:	f109 0901 	add.w	r9, r9, #1
 8008962:	9019      	str	r0, [sp, #100]	@ 0x64
 8008964:	e7bf      	b.n	80088e6 <_strtod_l+0x146>
 8008966:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008968:	1c5a      	adds	r2, r3, #1
 800896a:	9219      	str	r2, [sp, #100]	@ 0x64
 800896c:	785a      	ldrb	r2, [r3, #1]
 800896e:	f1b9 0f00 	cmp.w	r9, #0
 8008972:	d03b      	beq.n	80089ec <_strtod_l+0x24c>
 8008974:	900a      	str	r0, [sp, #40]	@ 0x28
 8008976:	464d      	mov	r5, r9
 8008978:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800897c:	2b09      	cmp	r3, #9
 800897e:	d912      	bls.n	80089a6 <_strtod_l+0x206>
 8008980:	2301      	movs	r3, #1
 8008982:	e7c2      	b.n	800890a <_strtod_l+0x16a>
 8008984:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008986:	1c5a      	adds	r2, r3, #1
 8008988:	9219      	str	r2, [sp, #100]	@ 0x64
 800898a:	785a      	ldrb	r2, [r3, #1]
 800898c:	3001      	adds	r0, #1
 800898e:	2a30      	cmp	r2, #48	@ 0x30
 8008990:	d0f8      	beq.n	8008984 <_strtod_l+0x1e4>
 8008992:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008996:	2b08      	cmp	r3, #8
 8008998:	f200 84d2 	bhi.w	8009340 <_strtod_l+0xba0>
 800899c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800899e:	900a      	str	r0, [sp, #40]	@ 0x28
 80089a0:	2000      	movs	r0, #0
 80089a2:	930c      	str	r3, [sp, #48]	@ 0x30
 80089a4:	4605      	mov	r5, r0
 80089a6:	3a30      	subs	r2, #48	@ 0x30
 80089a8:	f100 0301 	add.w	r3, r0, #1
 80089ac:	d018      	beq.n	80089e0 <_strtod_l+0x240>
 80089ae:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80089b0:	4419      	add	r1, r3
 80089b2:	910a      	str	r1, [sp, #40]	@ 0x28
 80089b4:	462e      	mov	r6, r5
 80089b6:	f04f 0e0a 	mov.w	lr, #10
 80089ba:	1c71      	adds	r1, r6, #1
 80089bc:	eba1 0c05 	sub.w	ip, r1, r5
 80089c0:	4563      	cmp	r3, ip
 80089c2:	dc15      	bgt.n	80089f0 <_strtod_l+0x250>
 80089c4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80089c8:	182b      	adds	r3, r5, r0
 80089ca:	2b08      	cmp	r3, #8
 80089cc:	f105 0501 	add.w	r5, r5, #1
 80089d0:	4405      	add	r5, r0
 80089d2:	dc1a      	bgt.n	8008a0a <_strtod_l+0x26a>
 80089d4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80089d6:	230a      	movs	r3, #10
 80089d8:	fb03 2301 	mla	r3, r3, r1, r2
 80089dc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80089de:	2300      	movs	r3, #0
 80089e0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80089e2:	1c51      	adds	r1, r2, #1
 80089e4:	9119      	str	r1, [sp, #100]	@ 0x64
 80089e6:	7852      	ldrb	r2, [r2, #1]
 80089e8:	4618      	mov	r0, r3
 80089ea:	e7c5      	b.n	8008978 <_strtod_l+0x1d8>
 80089ec:	4648      	mov	r0, r9
 80089ee:	e7ce      	b.n	800898e <_strtod_l+0x1ee>
 80089f0:	2e08      	cmp	r6, #8
 80089f2:	dc05      	bgt.n	8008a00 <_strtod_l+0x260>
 80089f4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80089f6:	fb0e f606 	mul.w	r6, lr, r6
 80089fa:	960b      	str	r6, [sp, #44]	@ 0x2c
 80089fc:	460e      	mov	r6, r1
 80089fe:	e7dc      	b.n	80089ba <_strtod_l+0x21a>
 8008a00:	2910      	cmp	r1, #16
 8008a02:	bfd8      	it	le
 8008a04:	fb0e f707 	mulle.w	r7, lr, r7
 8008a08:	e7f8      	b.n	80089fc <_strtod_l+0x25c>
 8008a0a:	2b0f      	cmp	r3, #15
 8008a0c:	bfdc      	itt	le
 8008a0e:	230a      	movle	r3, #10
 8008a10:	fb03 2707 	mlale	r7, r3, r7, r2
 8008a14:	e7e3      	b.n	80089de <_strtod_l+0x23e>
 8008a16:	2300      	movs	r3, #0
 8008a18:	930a      	str	r3, [sp, #40]	@ 0x28
 8008a1a:	2301      	movs	r3, #1
 8008a1c:	e77a      	b.n	8008914 <_strtod_l+0x174>
 8008a1e:	f04f 0c00 	mov.w	ip, #0
 8008a22:	1ca2      	adds	r2, r4, #2
 8008a24:	9219      	str	r2, [sp, #100]	@ 0x64
 8008a26:	78a2      	ldrb	r2, [r4, #2]
 8008a28:	e782      	b.n	8008930 <_strtod_l+0x190>
 8008a2a:	f04f 0c01 	mov.w	ip, #1
 8008a2e:	e7f8      	b.n	8008a22 <_strtod_l+0x282>
 8008a30:	0800a97c 	.word	0x0800a97c
 8008a34:	0800a7b3 	.word	0x0800a7b3
 8008a38:	7ff00000 	.word	0x7ff00000
 8008a3c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008a3e:	1c51      	adds	r1, r2, #1
 8008a40:	9119      	str	r1, [sp, #100]	@ 0x64
 8008a42:	7852      	ldrb	r2, [r2, #1]
 8008a44:	2a30      	cmp	r2, #48	@ 0x30
 8008a46:	d0f9      	beq.n	8008a3c <_strtod_l+0x29c>
 8008a48:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008a4c:	2908      	cmp	r1, #8
 8008a4e:	f63f af75 	bhi.w	800893c <_strtod_l+0x19c>
 8008a52:	3a30      	subs	r2, #48	@ 0x30
 8008a54:	9209      	str	r2, [sp, #36]	@ 0x24
 8008a56:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008a58:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008a5a:	f04f 080a 	mov.w	r8, #10
 8008a5e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008a60:	1c56      	adds	r6, r2, #1
 8008a62:	9619      	str	r6, [sp, #100]	@ 0x64
 8008a64:	7852      	ldrb	r2, [r2, #1]
 8008a66:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008a6a:	f1be 0f09 	cmp.w	lr, #9
 8008a6e:	d939      	bls.n	8008ae4 <_strtod_l+0x344>
 8008a70:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008a72:	1a76      	subs	r6, r6, r1
 8008a74:	2e08      	cmp	r6, #8
 8008a76:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008a7a:	dc03      	bgt.n	8008a84 <_strtod_l+0x2e4>
 8008a7c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008a7e:	4588      	cmp	r8, r1
 8008a80:	bfa8      	it	ge
 8008a82:	4688      	movge	r8, r1
 8008a84:	f1bc 0f00 	cmp.w	ip, #0
 8008a88:	d001      	beq.n	8008a8e <_strtod_l+0x2ee>
 8008a8a:	f1c8 0800 	rsb	r8, r8, #0
 8008a8e:	2d00      	cmp	r5, #0
 8008a90:	d14e      	bne.n	8008b30 <_strtod_l+0x390>
 8008a92:	9908      	ldr	r1, [sp, #32]
 8008a94:	4308      	orrs	r0, r1
 8008a96:	f47f aebc 	bne.w	8008812 <_strtod_l+0x72>
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	f47f aed4 	bne.w	8008848 <_strtod_l+0xa8>
 8008aa0:	2a69      	cmp	r2, #105	@ 0x69
 8008aa2:	d028      	beq.n	8008af6 <_strtod_l+0x356>
 8008aa4:	dc25      	bgt.n	8008af2 <_strtod_l+0x352>
 8008aa6:	2a49      	cmp	r2, #73	@ 0x49
 8008aa8:	d025      	beq.n	8008af6 <_strtod_l+0x356>
 8008aaa:	2a4e      	cmp	r2, #78	@ 0x4e
 8008aac:	f47f aecc 	bne.w	8008848 <_strtod_l+0xa8>
 8008ab0:	499a      	ldr	r1, [pc, #616]	@ (8008d1c <_strtod_l+0x57c>)
 8008ab2:	a819      	add	r0, sp, #100	@ 0x64
 8008ab4:	f001 f9ec 	bl	8009e90 <__match>
 8008ab8:	2800      	cmp	r0, #0
 8008aba:	f43f aec5 	beq.w	8008848 <_strtod_l+0xa8>
 8008abe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008ac0:	781b      	ldrb	r3, [r3, #0]
 8008ac2:	2b28      	cmp	r3, #40	@ 0x28
 8008ac4:	d12e      	bne.n	8008b24 <_strtod_l+0x384>
 8008ac6:	4996      	ldr	r1, [pc, #600]	@ (8008d20 <_strtod_l+0x580>)
 8008ac8:	aa1c      	add	r2, sp, #112	@ 0x70
 8008aca:	a819      	add	r0, sp, #100	@ 0x64
 8008acc:	f001 f9f4 	bl	8009eb8 <__hexnan>
 8008ad0:	2805      	cmp	r0, #5
 8008ad2:	d127      	bne.n	8008b24 <_strtod_l+0x384>
 8008ad4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008ad6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8008ada:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8008ade:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008ae2:	e696      	b.n	8008812 <_strtod_l+0x72>
 8008ae4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008ae6:	fb08 2101 	mla	r1, r8, r1, r2
 8008aea:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8008aee:	9209      	str	r2, [sp, #36]	@ 0x24
 8008af0:	e7b5      	b.n	8008a5e <_strtod_l+0x2be>
 8008af2:	2a6e      	cmp	r2, #110	@ 0x6e
 8008af4:	e7da      	b.n	8008aac <_strtod_l+0x30c>
 8008af6:	498b      	ldr	r1, [pc, #556]	@ (8008d24 <_strtod_l+0x584>)
 8008af8:	a819      	add	r0, sp, #100	@ 0x64
 8008afa:	f001 f9c9 	bl	8009e90 <__match>
 8008afe:	2800      	cmp	r0, #0
 8008b00:	f43f aea2 	beq.w	8008848 <_strtod_l+0xa8>
 8008b04:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008b06:	4988      	ldr	r1, [pc, #544]	@ (8008d28 <_strtod_l+0x588>)
 8008b08:	3b01      	subs	r3, #1
 8008b0a:	a819      	add	r0, sp, #100	@ 0x64
 8008b0c:	9319      	str	r3, [sp, #100]	@ 0x64
 8008b0e:	f001 f9bf 	bl	8009e90 <__match>
 8008b12:	b910      	cbnz	r0, 8008b1a <_strtod_l+0x37a>
 8008b14:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008b16:	3301      	adds	r3, #1
 8008b18:	9319      	str	r3, [sp, #100]	@ 0x64
 8008b1a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8008d38 <_strtod_l+0x598>
 8008b1e:	f04f 0a00 	mov.w	sl, #0
 8008b22:	e676      	b.n	8008812 <_strtod_l+0x72>
 8008b24:	4881      	ldr	r0, [pc, #516]	@ (8008d2c <_strtod_l+0x58c>)
 8008b26:	f000 feef 	bl	8009908 <nan>
 8008b2a:	ec5b ab10 	vmov	sl, fp, d0
 8008b2e:	e670      	b.n	8008812 <_strtod_l+0x72>
 8008b30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b32:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8008b34:	eba8 0303 	sub.w	r3, r8, r3
 8008b38:	f1b9 0f00 	cmp.w	r9, #0
 8008b3c:	bf08      	it	eq
 8008b3e:	46a9      	moveq	r9, r5
 8008b40:	2d10      	cmp	r5, #16
 8008b42:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b44:	462c      	mov	r4, r5
 8008b46:	bfa8      	it	ge
 8008b48:	2410      	movge	r4, #16
 8008b4a:	f7f7 fcdb 	bl	8000504 <__aeabi_ui2d>
 8008b4e:	2d09      	cmp	r5, #9
 8008b50:	4682      	mov	sl, r0
 8008b52:	468b      	mov	fp, r1
 8008b54:	dc13      	bgt.n	8008b7e <_strtod_l+0x3de>
 8008b56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	f43f ae5a 	beq.w	8008812 <_strtod_l+0x72>
 8008b5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b60:	dd78      	ble.n	8008c54 <_strtod_l+0x4b4>
 8008b62:	2b16      	cmp	r3, #22
 8008b64:	dc5f      	bgt.n	8008c26 <_strtod_l+0x486>
 8008b66:	4972      	ldr	r1, [pc, #456]	@ (8008d30 <_strtod_l+0x590>)
 8008b68:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008b6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008b70:	4652      	mov	r2, sl
 8008b72:	465b      	mov	r3, fp
 8008b74:	f7f7 fd40 	bl	80005f8 <__aeabi_dmul>
 8008b78:	4682      	mov	sl, r0
 8008b7a:	468b      	mov	fp, r1
 8008b7c:	e649      	b.n	8008812 <_strtod_l+0x72>
 8008b7e:	4b6c      	ldr	r3, [pc, #432]	@ (8008d30 <_strtod_l+0x590>)
 8008b80:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008b84:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008b88:	f7f7 fd36 	bl	80005f8 <__aeabi_dmul>
 8008b8c:	4682      	mov	sl, r0
 8008b8e:	4638      	mov	r0, r7
 8008b90:	468b      	mov	fp, r1
 8008b92:	f7f7 fcb7 	bl	8000504 <__aeabi_ui2d>
 8008b96:	4602      	mov	r2, r0
 8008b98:	460b      	mov	r3, r1
 8008b9a:	4650      	mov	r0, sl
 8008b9c:	4659      	mov	r1, fp
 8008b9e:	f7f7 fb75 	bl	800028c <__adddf3>
 8008ba2:	2d0f      	cmp	r5, #15
 8008ba4:	4682      	mov	sl, r0
 8008ba6:	468b      	mov	fp, r1
 8008ba8:	ddd5      	ble.n	8008b56 <_strtod_l+0x3b6>
 8008baa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008bac:	1b2c      	subs	r4, r5, r4
 8008bae:	441c      	add	r4, r3
 8008bb0:	2c00      	cmp	r4, #0
 8008bb2:	f340 8093 	ble.w	8008cdc <_strtod_l+0x53c>
 8008bb6:	f014 030f 	ands.w	r3, r4, #15
 8008bba:	d00a      	beq.n	8008bd2 <_strtod_l+0x432>
 8008bbc:	495c      	ldr	r1, [pc, #368]	@ (8008d30 <_strtod_l+0x590>)
 8008bbe:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008bc2:	4652      	mov	r2, sl
 8008bc4:	465b      	mov	r3, fp
 8008bc6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008bca:	f7f7 fd15 	bl	80005f8 <__aeabi_dmul>
 8008bce:	4682      	mov	sl, r0
 8008bd0:	468b      	mov	fp, r1
 8008bd2:	f034 040f 	bics.w	r4, r4, #15
 8008bd6:	d073      	beq.n	8008cc0 <_strtod_l+0x520>
 8008bd8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008bdc:	dd49      	ble.n	8008c72 <_strtod_l+0x4d2>
 8008bde:	2400      	movs	r4, #0
 8008be0:	46a0      	mov	r8, r4
 8008be2:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008be4:	46a1      	mov	r9, r4
 8008be6:	9a05      	ldr	r2, [sp, #20]
 8008be8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8008d38 <_strtod_l+0x598>
 8008bec:	2322      	movs	r3, #34	@ 0x22
 8008bee:	6013      	str	r3, [r2, #0]
 8008bf0:	f04f 0a00 	mov.w	sl, #0
 8008bf4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	f43f ae0b 	beq.w	8008812 <_strtod_l+0x72>
 8008bfc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008bfe:	9805      	ldr	r0, [sp, #20]
 8008c00:	f7ff f946 	bl	8007e90 <_Bfree>
 8008c04:	9805      	ldr	r0, [sp, #20]
 8008c06:	4649      	mov	r1, r9
 8008c08:	f7ff f942 	bl	8007e90 <_Bfree>
 8008c0c:	9805      	ldr	r0, [sp, #20]
 8008c0e:	4641      	mov	r1, r8
 8008c10:	f7ff f93e 	bl	8007e90 <_Bfree>
 8008c14:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008c16:	9805      	ldr	r0, [sp, #20]
 8008c18:	f7ff f93a 	bl	8007e90 <_Bfree>
 8008c1c:	9805      	ldr	r0, [sp, #20]
 8008c1e:	4621      	mov	r1, r4
 8008c20:	f7ff f936 	bl	8007e90 <_Bfree>
 8008c24:	e5f5      	b.n	8008812 <_strtod_l+0x72>
 8008c26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008c28:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008c2c:	4293      	cmp	r3, r2
 8008c2e:	dbbc      	blt.n	8008baa <_strtod_l+0x40a>
 8008c30:	4c3f      	ldr	r4, [pc, #252]	@ (8008d30 <_strtod_l+0x590>)
 8008c32:	f1c5 050f 	rsb	r5, r5, #15
 8008c36:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008c3a:	4652      	mov	r2, sl
 8008c3c:	465b      	mov	r3, fp
 8008c3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008c42:	f7f7 fcd9 	bl	80005f8 <__aeabi_dmul>
 8008c46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c48:	1b5d      	subs	r5, r3, r5
 8008c4a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008c4e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008c52:	e78f      	b.n	8008b74 <_strtod_l+0x3d4>
 8008c54:	3316      	adds	r3, #22
 8008c56:	dba8      	blt.n	8008baa <_strtod_l+0x40a>
 8008c58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c5a:	eba3 0808 	sub.w	r8, r3, r8
 8008c5e:	4b34      	ldr	r3, [pc, #208]	@ (8008d30 <_strtod_l+0x590>)
 8008c60:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008c64:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008c68:	4650      	mov	r0, sl
 8008c6a:	4659      	mov	r1, fp
 8008c6c:	f7f7 fdee 	bl	800084c <__aeabi_ddiv>
 8008c70:	e782      	b.n	8008b78 <_strtod_l+0x3d8>
 8008c72:	2300      	movs	r3, #0
 8008c74:	4f2f      	ldr	r7, [pc, #188]	@ (8008d34 <_strtod_l+0x594>)
 8008c76:	1124      	asrs	r4, r4, #4
 8008c78:	4650      	mov	r0, sl
 8008c7a:	4659      	mov	r1, fp
 8008c7c:	461e      	mov	r6, r3
 8008c7e:	2c01      	cmp	r4, #1
 8008c80:	dc21      	bgt.n	8008cc6 <_strtod_l+0x526>
 8008c82:	b10b      	cbz	r3, 8008c88 <_strtod_l+0x4e8>
 8008c84:	4682      	mov	sl, r0
 8008c86:	468b      	mov	fp, r1
 8008c88:	492a      	ldr	r1, [pc, #168]	@ (8008d34 <_strtod_l+0x594>)
 8008c8a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008c8e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008c92:	4652      	mov	r2, sl
 8008c94:	465b      	mov	r3, fp
 8008c96:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008c9a:	f7f7 fcad 	bl	80005f8 <__aeabi_dmul>
 8008c9e:	4b26      	ldr	r3, [pc, #152]	@ (8008d38 <_strtod_l+0x598>)
 8008ca0:	460a      	mov	r2, r1
 8008ca2:	400b      	ands	r3, r1
 8008ca4:	4925      	ldr	r1, [pc, #148]	@ (8008d3c <_strtod_l+0x59c>)
 8008ca6:	428b      	cmp	r3, r1
 8008ca8:	4682      	mov	sl, r0
 8008caa:	d898      	bhi.n	8008bde <_strtod_l+0x43e>
 8008cac:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008cb0:	428b      	cmp	r3, r1
 8008cb2:	bf86      	itte	hi
 8008cb4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8008d40 <_strtod_l+0x5a0>
 8008cb8:	f04f 3aff 	movhi.w	sl, #4294967295
 8008cbc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008cc0:	2300      	movs	r3, #0
 8008cc2:	9308      	str	r3, [sp, #32]
 8008cc4:	e076      	b.n	8008db4 <_strtod_l+0x614>
 8008cc6:	07e2      	lsls	r2, r4, #31
 8008cc8:	d504      	bpl.n	8008cd4 <_strtod_l+0x534>
 8008cca:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008cce:	f7f7 fc93 	bl	80005f8 <__aeabi_dmul>
 8008cd2:	2301      	movs	r3, #1
 8008cd4:	3601      	adds	r6, #1
 8008cd6:	1064      	asrs	r4, r4, #1
 8008cd8:	3708      	adds	r7, #8
 8008cda:	e7d0      	b.n	8008c7e <_strtod_l+0x4de>
 8008cdc:	d0f0      	beq.n	8008cc0 <_strtod_l+0x520>
 8008cde:	4264      	negs	r4, r4
 8008ce0:	f014 020f 	ands.w	r2, r4, #15
 8008ce4:	d00a      	beq.n	8008cfc <_strtod_l+0x55c>
 8008ce6:	4b12      	ldr	r3, [pc, #72]	@ (8008d30 <_strtod_l+0x590>)
 8008ce8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008cec:	4650      	mov	r0, sl
 8008cee:	4659      	mov	r1, fp
 8008cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cf4:	f7f7 fdaa 	bl	800084c <__aeabi_ddiv>
 8008cf8:	4682      	mov	sl, r0
 8008cfa:	468b      	mov	fp, r1
 8008cfc:	1124      	asrs	r4, r4, #4
 8008cfe:	d0df      	beq.n	8008cc0 <_strtod_l+0x520>
 8008d00:	2c1f      	cmp	r4, #31
 8008d02:	dd1f      	ble.n	8008d44 <_strtod_l+0x5a4>
 8008d04:	2400      	movs	r4, #0
 8008d06:	46a0      	mov	r8, r4
 8008d08:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008d0a:	46a1      	mov	r9, r4
 8008d0c:	9a05      	ldr	r2, [sp, #20]
 8008d0e:	2322      	movs	r3, #34	@ 0x22
 8008d10:	f04f 0a00 	mov.w	sl, #0
 8008d14:	f04f 0b00 	mov.w	fp, #0
 8008d18:	6013      	str	r3, [r2, #0]
 8008d1a:	e76b      	b.n	8008bf4 <_strtod_l+0x454>
 8008d1c:	0800a6a1 	.word	0x0800a6a1
 8008d20:	0800a968 	.word	0x0800a968
 8008d24:	0800a699 	.word	0x0800a699
 8008d28:	0800a6d0 	.word	0x0800a6d0
 8008d2c:	0800a809 	.word	0x0800a809
 8008d30:	0800a8a0 	.word	0x0800a8a0
 8008d34:	0800a878 	.word	0x0800a878
 8008d38:	7ff00000 	.word	0x7ff00000
 8008d3c:	7ca00000 	.word	0x7ca00000
 8008d40:	7fefffff 	.word	0x7fefffff
 8008d44:	f014 0310 	ands.w	r3, r4, #16
 8008d48:	bf18      	it	ne
 8008d4a:	236a      	movne	r3, #106	@ 0x6a
 8008d4c:	4ea9      	ldr	r6, [pc, #676]	@ (8008ff4 <_strtod_l+0x854>)
 8008d4e:	9308      	str	r3, [sp, #32]
 8008d50:	4650      	mov	r0, sl
 8008d52:	4659      	mov	r1, fp
 8008d54:	2300      	movs	r3, #0
 8008d56:	07e7      	lsls	r7, r4, #31
 8008d58:	d504      	bpl.n	8008d64 <_strtod_l+0x5c4>
 8008d5a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008d5e:	f7f7 fc4b 	bl	80005f8 <__aeabi_dmul>
 8008d62:	2301      	movs	r3, #1
 8008d64:	1064      	asrs	r4, r4, #1
 8008d66:	f106 0608 	add.w	r6, r6, #8
 8008d6a:	d1f4      	bne.n	8008d56 <_strtod_l+0x5b6>
 8008d6c:	b10b      	cbz	r3, 8008d72 <_strtod_l+0x5d2>
 8008d6e:	4682      	mov	sl, r0
 8008d70:	468b      	mov	fp, r1
 8008d72:	9b08      	ldr	r3, [sp, #32]
 8008d74:	b1b3      	cbz	r3, 8008da4 <_strtod_l+0x604>
 8008d76:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008d7a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	4659      	mov	r1, fp
 8008d82:	dd0f      	ble.n	8008da4 <_strtod_l+0x604>
 8008d84:	2b1f      	cmp	r3, #31
 8008d86:	dd56      	ble.n	8008e36 <_strtod_l+0x696>
 8008d88:	2b34      	cmp	r3, #52	@ 0x34
 8008d8a:	bfde      	ittt	le
 8008d8c:	f04f 33ff 	movle.w	r3, #4294967295
 8008d90:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8008d94:	4093      	lslle	r3, r2
 8008d96:	f04f 0a00 	mov.w	sl, #0
 8008d9a:	bfcc      	ite	gt
 8008d9c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008da0:	ea03 0b01 	andle.w	fp, r3, r1
 8008da4:	2200      	movs	r2, #0
 8008da6:	2300      	movs	r3, #0
 8008da8:	4650      	mov	r0, sl
 8008daa:	4659      	mov	r1, fp
 8008dac:	f7f7 fe8c 	bl	8000ac8 <__aeabi_dcmpeq>
 8008db0:	2800      	cmp	r0, #0
 8008db2:	d1a7      	bne.n	8008d04 <_strtod_l+0x564>
 8008db4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008db6:	9300      	str	r3, [sp, #0]
 8008db8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008dba:	9805      	ldr	r0, [sp, #20]
 8008dbc:	462b      	mov	r3, r5
 8008dbe:	464a      	mov	r2, r9
 8008dc0:	f7ff f8ce 	bl	8007f60 <__s2b>
 8008dc4:	900b      	str	r0, [sp, #44]	@ 0x2c
 8008dc6:	2800      	cmp	r0, #0
 8008dc8:	f43f af09 	beq.w	8008bde <_strtod_l+0x43e>
 8008dcc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008dce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008dd0:	2a00      	cmp	r2, #0
 8008dd2:	eba3 0308 	sub.w	r3, r3, r8
 8008dd6:	bfa8      	it	ge
 8008dd8:	2300      	movge	r3, #0
 8008dda:	9312      	str	r3, [sp, #72]	@ 0x48
 8008ddc:	2400      	movs	r4, #0
 8008dde:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008de2:	9316      	str	r3, [sp, #88]	@ 0x58
 8008de4:	46a0      	mov	r8, r4
 8008de6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008de8:	9805      	ldr	r0, [sp, #20]
 8008dea:	6859      	ldr	r1, [r3, #4]
 8008dec:	f7ff f810 	bl	8007e10 <_Balloc>
 8008df0:	4681      	mov	r9, r0
 8008df2:	2800      	cmp	r0, #0
 8008df4:	f43f aef7 	beq.w	8008be6 <_strtod_l+0x446>
 8008df8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008dfa:	691a      	ldr	r2, [r3, #16]
 8008dfc:	3202      	adds	r2, #2
 8008dfe:	f103 010c 	add.w	r1, r3, #12
 8008e02:	0092      	lsls	r2, r2, #2
 8008e04:	300c      	adds	r0, #12
 8008e06:	f000 fd71 	bl	80098ec <memcpy>
 8008e0a:	ec4b ab10 	vmov	d0, sl, fp
 8008e0e:	9805      	ldr	r0, [sp, #20]
 8008e10:	aa1c      	add	r2, sp, #112	@ 0x70
 8008e12:	a91b      	add	r1, sp, #108	@ 0x6c
 8008e14:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008e18:	f7ff fbd6 	bl	80085c8 <__d2b>
 8008e1c:	901a      	str	r0, [sp, #104]	@ 0x68
 8008e1e:	2800      	cmp	r0, #0
 8008e20:	f43f aee1 	beq.w	8008be6 <_strtod_l+0x446>
 8008e24:	9805      	ldr	r0, [sp, #20]
 8008e26:	2101      	movs	r1, #1
 8008e28:	f7ff f930 	bl	800808c <__i2b>
 8008e2c:	4680      	mov	r8, r0
 8008e2e:	b948      	cbnz	r0, 8008e44 <_strtod_l+0x6a4>
 8008e30:	f04f 0800 	mov.w	r8, #0
 8008e34:	e6d7      	b.n	8008be6 <_strtod_l+0x446>
 8008e36:	f04f 32ff 	mov.w	r2, #4294967295
 8008e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8008e3e:	ea03 0a0a 	and.w	sl, r3, sl
 8008e42:	e7af      	b.n	8008da4 <_strtod_l+0x604>
 8008e44:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008e46:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008e48:	2d00      	cmp	r5, #0
 8008e4a:	bfab      	itete	ge
 8008e4c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008e4e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008e50:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008e52:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8008e54:	bfac      	ite	ge
 8008e56:	18ef      	addge	r7, r5, r3
 8008e58:	1b5e      	sublt	r6, r3, r5
 8008e5a:	9b08      	ldr	r3, [sp, #32]
 8008e5c:	1aed      	subs	r5, r5, r3
 8008e5e:	4415      	add	r5, r2
 8008e60:	4b65      	ldr	r3, [pc, #404]	@ (8008ff8 <_strtod_l+0x858>)
 8008e62:	3d01      	subs	r5, #1
 8008e64:	429d      	cmp	r5, r3
 8008e66:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008e6a:	da50      	bge.n	8008f0e <_strtod_l+0x76e>
 8008e6c:	1b5b      	subs	r3, r3, r5
 8008e6e:	2b1f      	cmp	r3, #31
 8008e70:	eba2 0203 	sub.w	r2, r2, r3
 8008e74:	f04f 0101 	mov.w	r1, #1
 8008e78:	dc3d      	bgt.n	8008ef6 <_strtod_l+0x756>
 8008e7a:	fa01 f303 	lsl.w	r3, r1, r3
 8008e7e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008e80:	2300      	movs	r3, #0
 8008e82:	9310      	str	r3, [sp, #64]	@ 0x40
 8008e84:	18bd      	adds	r5, r7, r2
 8008e86:	9b08      	ldr	r3, [sp, #32]
 8008e88:	42af      	cmp	r7, r5
 8008e8a:	4416      	add	r6, r2
 8008e8c:	441e      	add	r6, r3
 8008e8e:	463b      	mov	r3, r7
 8008e90:	bfa8      	it	ge
 8008e92:	462b      	movge	r3, r5
 8008e94:	42b3      	cmp	r3, r6
 8008e96:	bfa8      	it	ge
 8008e98:	4633      	movge	r3, r6
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	bfc2      	ittt	gt
 8008e9e:	1aed      	subgt	r5, r5, r3
 8008ea0:	1af6      	subgt	r6, r6, r3
 8008ea2:	1aff      	subgt	r7, r7, r3
 8008ea4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	dd16      	ble.n	8008ed8 <_strtod_l+0x738>
 8008eaa:	4641      	mov	r1, r8
 8008eac:	9805      	ldr	r0, [sp, #20]
 8008eae:	461a      	mov	r2, r3
 8008eb0:	f7ff f9a4 	bl	80081fc <__pow5mult>
 8008eb4:	4680      	mov	r8, r0
 8008eb6:	2800      	cmp	r0, #0
 8008eb8:	d0ba      	beq.n	8008e30 <_strtod_l+0x690>
 8008eba:	4601      	mov	r1, r0
 8008ebc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008ebe:	9805      	ldr	r0, [sp, #20]
 8008ec0:	f7ff f8fa 	bl	80080b8 <__multiply>
 8008ec4:	900a      	str	r0, [sp, #40]	@ 0x28
 8008ec6:	2800      	cmp	r0, #0
 8008ec8:	f43f ae8d 	beq.w	8008be6 <_strtod_l+0x446>
 8008ecc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008ece:	9805      	ldr	r0, [sp, #20]
 8008ed0:	f7fe ffde 	bl	8007e90 <_Bfree>
 8008ed4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ed6:	931a      	str	r3, [sp, #104]	@ 0x68
 8008ed8:	2d00      	cmp	r5, #0
 8008eda:	dc1d      	bgt.n	8008f18 <_strtod_l+0x778>
 8008edc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	dd23      	ble.n	8008f2a <_strtod_l+0x78a>
 8008ee2:	4649      	mov	r1, r9
 8008ee4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008ee6:	9805      	ldr	r0, [sp, #20]
 8008ee8:	f7ff f988 	bl	80081fc <__pow5mult>
 8008eec:	4681      	mov	r9, r0
 8008eee:	b9e0      	cbnz	r0, 8008f2a <_strtod_l+0x78a>
 8008ef0:	f04f 0900 	mov.w	r9, #0
 8008ef4:	e677      	b.n	8008be6 <_strtod_l+0x446>
 8008ef6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008efa:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8008efe:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8008f02:	35e2      	adds	r5, #226	@ 0xe2
 8008f04:	fa01 f305 	lsl.w	r3, r1, r5
 8008f08:	9310      	str	r3, [sp, #64]	@ 0x40
 8008f0a:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008f0c:	e7ba      	b.n	8008e84 <_strtod_l+0x6e4>
 8008f0e:	2300      	movs	r3, #0
 8008f10:	9310      	str	r3, [sp, #64]	@ 0x40
 8008f12:	2301      	movs	r3, #1
 8008f14:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008f16:	e7b5      	b.n	8008e84 <_strtod_l+0x6e4>
 8008f18:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008f1a:	9805      	ldr	r0, [sp, #20]
 8008f1c:	462a      	mov	r2, r5
 8008f1e:	f7ff f9c7 	bl	80082b0 <__lshift>
 8008f22:	901a      	str	r0, [sp, #104]	@ 0x68
 8008f24:	2800      	cmp	r0, #0
 8008f26:	d1d9      	bne.n	8008edc <_strtod_l+0x73c>
 8008f28:	e65d      	b.n	8008be6 <_strtod_l+0x446>
 8008f2a:	2e00      	cmp	r6, #0
 8008f2c:	dd07      	ble.n	8008f3e <_strtod_l+0x79e>
 8008f2e:	4649      	mov	r1, r9
 8008f30:	9805      	ldr	r0, [sp, #20]
 8008f32:	4632      	mov	r2, r6
 8008f34:	f7ff f9bc 	bl	80082b0 <__lshift>
 8008f38:	4681      	mov	r9, r0
 8008f3a:	2800      	cmp	r0, #0
 8008f3c:	d0d8      	beq.n	8008ef0 <_strtod_l+0x750>
 8008f3e:	2f00      	cmp	r7, #0
 8008f40:	dd08      	ble.n	8008f54 <_strtod_l+0x7b4>
 8008f42:	4641      	mov	r1, r8
 8008f44:	9805      	ldr	r0, [sp, #20]
 8008f46:	463a      	mov	r2, r7
 8008f48:	f7ff f9b2 	bl	80082b0 <__lshift>
 8008f4c:	4680      	mov	r8, r0
 8008f4e:	2800      	cmp	r0, #0
 8008f50:	f43f ae49 	beq.w	8008be6 <_strtod_l+0x446>
 8008f54:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008f56:	9805      	ldr	r0, [sp, #20]
 8008f58:	464a      	mov	r2, r9
 8008f5a:	f7ff fa31 	bl	80083c0 <__mdiff>
 8008f5e:	4604      	mov	r4, r0
 8008f60:	2800      	cmp	r0, #0
 8008f62:	f43f ae40 	beq.w	8008be6 <_strtod_l+0x446>
 8008f66:	68c3      	ldr	r3, [r0, #12]
 8008f68:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008f6a:	2300      	movs	r3, #0
 8008f6c:	60c3      	str	r3, [r0, #12]
 8008f6e:	4641      	mov	r1, r8
 8008f70:	f7ff fa0a 	bl	8008388 <__mcmp>
 8008f74:	2800      	cmp	r0, #0
 8008f76:	da45      	bge.n	8009004 <_strtod_l+0x864>
 8008f78:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008f7a:	ea53 030a 	orrs.w	r3, r3, sl
 8008f7e:	d16b      	bne.n	8009058 <_strtod_l+0x8b8>
 8008f80:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d167      	bne.n	8009058 <_strtod_l+0x8b8>
 8008f88:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008f8c:	0d1b      	lsrs	r3, r3, #20
 8008f8e:	051b      	lsls	r3, r3, #20
 8008f90:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008f94:	d960      	bls.n	8009058 <_strtod_l+0x8b8>
 8008f96:	6963      	ldr	r3, [r4, #20]
 8008f98:	b913      	cbnz	r3, 8008fa0 <_strtod_l+0x800>
 8008f9a:	6923      	ldr	r3, [r4, #16]
 8008f9c:	2b01      	cmp	r3, #1
 8008f9e:	dd5b      	ble.n	8009058 <_strtod_l+0x8b8>
 8008fa0:	4621      	mov	r1, r4
 8008fa2:	2201      	movs	r2, #1
 8008fa4:	9805      	ldr	r0, [sp, #20]
 8008fa6:	f7ff f983 	bl	80082b0 <__lshift>
 8008faa:	4641      	mov	r1, r8
 8008fac:	4604      	mov	r4, r0
 8008fae:	f7ff f9eb 	bl	8008388 <__mcmp>
 8008fb2:	2800      	cmp	r0, #0
 8008fb4:	dd50      	ble.n	8009058 <_strtod_l+0x8b8>
 8008fb6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008fba:	9a08      	ldr	r2, [sp, #32]
 8008fbc:	0d1b      	lsrs	r3, r3, #20
 8008fbe:	051b      	lsls	r3, r3, #20
 8008fc0:	2a00      	cmp	r2, #0
 8008fc2:	d06a      	beq.n	800909a <_strtod_l+0x8fa>
 8008fc4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008fc8:	d867      	bhi.n	800909a <_strtod_l+0x8fa>
 8008fca:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8008fce:	f67f ae9d 	bls.w	8008d0c <_strtod_l+0x56c>
 8008fd2:	4b0a      	ldr	r3, [pc, #40]	@ (8008ffc <_strtod_l+0x85c>)
 8008fd4:	4650      	mov	r0, sl
 8008fd6:	4659      	mov	r1, fp
 8008fd8:	2200      	movs	r2, #0
 8008fda:	f7f7 fb0d 	bl	80005f8 <__aeabi_dmul>
 8008fde:	4b08      	ldr	r3, [pc, #32]	@ (8009000 <_strtod_l+0x860>)
 8008fe0:	400b      	ands	r3, r1
 8008fe2:	4682      	mov	sl, r0
 8008fe4:	468b      	mov	fp, r1
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	f47f ae08 	bne.w	8008bfc <_strtod_l+0x45c>
 8008fec:	9a05      	ldr	r2, [sp, #20]
 8008fee:	2322      	movs	r3, #34	@ 0x22
 8008ff0:	6013      	str	r3, [r2, #0]
 8008ff2:	e603      	b.n	8008bfc <_strtod_l+0x45c>
 8008ff4:	0800a990 	.word	0x0800a990
 8008ff8:	fffffc02 	.word	0xfffffc02
 8008ffc:	39500000 	.word	0x39500000
 8009000:	7ff00000 	.word	0x7ff00000
 8009004:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009008:	d165      	bne.n	80090d6 <_strtod_l+0x936>
 800900a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800900c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009010:	b35a      	cbz	r2, 800906a <_strtod_l+0x8ca>
 8009012:	4a9f      	ldr	r2, [pc, #636]	@ (8009290 <_strtod_l+0xaf0>)
 8009014:	4293      	cmp	r3, r2
 8009016:	d12b      	bne.n	8009070 <_strtod_l+0x8d0>
 8009018:	9b08      	ldr	r3, [sp, #32]
 800901a:	4651      	mov	r1, sl
 800901c:	b303      	cbz	r3, 8009060 <_strtod_l+0x8c0>
 800901e:	4b9d      	ldr	r3, [pc, #628]	@ (8009294 <_strtod_l+0xaf4>)
 8009020:	465a      	mov	r2, fp
 8009022:	4013      	ands	r3, r2
 8009024:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009028:	f04f 32ff 	mov.w	r2, #4294967295
 800902c:	d81b      	bhi.n	8009066 <_strtod_l+0x8c6>
 800902e:	0d1b      	lsrs	r3, r3, #20
 8009030:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009034:	fa02 f303 	lsl.w	r3, r2, r3
 8009038:	4299      	cmp	r1, r3
 800903a:	d119      	bne.n	8009070 <_strtod_l+0x8d0>
 800903c:	4b96      	ldr	r3, [pc, #600]	@ (8009298 <_strtod_l+0xaf8>)
 800903e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009040:	429a      	cmp	r2, r3
 8009042:	d102      	bne.n	800904a <_strtod_l+0x8aa>
 8009044:	3101      	adds	r1, #1
 8009046:	f43f adce 	beq.w	8008be6 <_strtod_l+0x446>
 800904a:	4b92      	ldr	r3, [pc, #584]	@ (8009294 <_strtod_l+0xaf4>)
 800904c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800904e:	401a      	ands	r2, r3
 8009050:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009054:	f04f 0a00 	mov.w	sl, #0
 8009058:	9b08      	ldr	r3, [sp, #32]
 800905a:	2b00      	cmp	r3, #0
 800905c:	d1b9      	bne.n	8008fd2 <_strtod_l+0x832>
 800905e:	e5cd      	b.n	8008bfc <_strtod_l+0x45c>
 8009060:	f04f 33ff 	mov.w	r3, #4294967295
 8009064:	e7e8      	b.n	8009038 <_strtod_l+0x898>
 8009066:	4613      	mov	r3, r2
 8009068:	e7e6      	b.n	8009038 <_strtod_l+0x898>
 800906a:	ea53 030a 	orrs.w	r3, r3, sl
 800906e:	d0a2      	beq.n	8008fb6 <_strtod_l+0x816>
 8009070:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009072:	b1db      	cbz	r3, 80090ac <_strtod_l+0x90c>
 8009074:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009076:	4213      	tst	r3, r2
 8009078:	d0ee      	beq.n	8009058 <_strtod_l+0x8b8>
 800907a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800907c:	9a08      	ldr	r2, [sp, #32]
 800907e:	4650      	mov	r0, sl
 8009080:	4659      	mov	r1, fp
 8009082:	b1bb      	cbz	r3, 80090b4 <_strtod_l+0x914>
 8009084:	f7ff fb6e 	bl	8008764 <sulp>
 8009088:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800908c:	ec53 2b10 	vmov	r2, r3, d0
 8009090:	f7f7 f8fc 	bl	800028c <__adddf3>
 8009094:	4682      	mov	sl, r0
 8009096:	468b      	mov	fp, r1
 8009098:	e7de      	b.n	8009058 <_strtod_l+0x8b8>
 800909a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800909e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80090a2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80090a6:	f04f 3aff 	mov.w	sl, #4294967295
 80090aa:	e7d5      	b.n	8009058 <_strtod_l+0x8b8>
 80090ac:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80090ae:	ea13 0f0a 	tst.w	r3, sl
 80090b2:	e7e1      	b.n	8009078 <_strtod_l+0x8d8>
 80090b4:	f7ff fb56 	bl	8008764 <sulp>
 80090b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80090bc:	ec53 2b10 	vmov	r2, r3, d0
 80090c0:	f7f7 f8e2 	bl	8000288 <__aeabi_dsub>
 80090c4:	2200      	movs	r2, #0
 80090c6:	2300      	movs	r3, #0
 80090c8:	4682      	mov	sl, r0
 80090ca:	468b      	mov	fp, r1
 80090cc:	f7f7 fcfc 	bl	8000ac8 <__aeabi_dcmpeq>
 80090d0:	2800      	cmp	r0, #0
 80090d2:	d0c1      	beq.n	8009058 <_strtod_l+0x8b8>
 80090d4:	e61a      	b.n	8008d0c <_strtod_l+0x56c>
 80090d6:	4641      	mov	r1, r8
 80090d8:	4620      	mov	r0, r4
 80090da:	f7ff facd 	bl	8008678 <__ratio>
 80090de:	ec57 6b10 	vmov	r6, r7, d0
 80090e2:	2200      	movs	r2, #0
 80090e4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80090e8:	4630      	mov	r0, r6
 80090ea:	4639      	mov	r1, r7
 80090ec:	f7f7 fd00 	bl	8000af0 <__aeabi_dcmple>
 80090f0:	2800      	cmp	r0, #0
 80090f2:	d06f      	beq.n	80091d4 <_strtod_l+0xa34>
 80090f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d17a      	bne.n	80091f0 <_strtod_l+0xa50>
 80090fa:	f1ba 0f00 	cmp.w	sl, #0
 80090fe:	d158      	bne.n	80091b2 <_strtod_l+0xa12>
 8009100:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009102:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009106:	2b00      	cmp	r3, #0
 8009108:	d15a      	bne.n	80091c0 <_strtod_l+0xa20>
 800910a:	4b64      	ldr	r3, [pc, #400]	@ (800929c <_strtod_l+0xafc>)
 800910c:	2200      	movs	r2, #0
 800910e:	4630      	mov	r0, r6
 8009110:	4639      	mov	r1, r7
 8009112:	f7f7 fce3 	bl	8000adc <__aeabi_dcmplt>
 8009116:	2800      	cmp	r0, #0
 8009118:	d159      	bne.n	80091ce <_strtod_l+0xa2e>
 800911a:	4630      	mov	r0, r6
 800911c:	4639      	mov	r1, r7
 800911e:	4b60      	ldr	r3, [pc, #384]	@ (80092a0 <_strtod_l+0xb00>)
 8009120:	2200      	movs	r2, #0
 8009122:	f7f7 fa69 	bl	80005f8 <__aeabi_dmul>
 8009126:	4606      	mov	r6, r0
 8009128:	460f      	mov	r7, r1
 800912a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800912e:	9606      	str	r6, [sp, #24]
 8009130:	9307      	str	r3, [sp, #28]
 8009132:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009136:	4d57      	ldr	r5, [pc, #348]	@ (8009294 <_strtod_l+0xaf4>)
 8009138:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800913c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800913e:	401d      	ands	r5, r3
 8009140:	4b58      	ldr	r3, [pc, #352]	@ (80092a4 <_strtod_l+0xb04>)
 8009142:	429d      	cmp	r5, r3
 8009144:	f040 80b2 	bne.w	80092ac <_strtod_l+0xb0c>
 8009148:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800914a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800914e:	ec4b ab10 	vmov	d0, sl, fp
 8009152:	f7ff f9c9 	bl	80084e8 <__ulp>
 8009156:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800915a:	ec51 0b10 	vmov	r0, r1, d0
 800915e:	f7f7 fa4b 	bl	80005f8 <__aeabi_dmul>
 8009162:	4652      	mov	r2, sl
 8009164:	465b      	mov	r3, fp
 8009166:	f7f7 f891 	bl	800028c <__adddf3>
 800916a:	460b      	mov	r3, r1
 800916c:	4949      	ldr	r1, [pc, #292]	@ (8009294 <_strtod_l+0xaf4>)
 800916e:	4a4e      	ldr	r2, [pc, #312]	@ (80092a8 <_strtod_l+0xb08>)
 8009170:	4019      	ands	r1, r3
 8009172:	4291      	cmp	r1, r2
 8009174:	4682      	mov	sl, r0
 8009176:	d942      	bls.n	80091fe <_strtod_l+0xa5e>
 8009178:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800917a:	4b47      	ldr	r3, [pc, #284]	@ (8009298 <_strtod_l+0xaf8>)
 800917c:	429a      	cmp	r2, r3
 800917e:	d103      	bne.n	8009188 <_strtod_l+0x9e8>
 8009180:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009182:	3301      	adds	r3, #1
 8009184:	f43f ad2f 	beq.w	8008be6 <_strtod_l+0x446>
 8009188:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009298 <_strtod_l+0xaf8>
 800918c:	f04f 3aff 	mov.w	sl, #4294967295
 8009190:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009192:	9805      	ldr	r0, [sp, #20]
 8009194:	f7fe fe7c 	bl	8007e90 <_Bfree>
 8009198:	9805      	ldr	r0, [sp, #20]
 800919a:	4649      	mov	r1, r9
 800919c:	f7fe fe78 	bl	8007e90 <_Bfree>
 80091a0:	9805      	ldr	r0, [sp, #20]
 80091a2:	4641      	mov	r1, r8
 80091a4:	f7fe fe74 	bl	8007e90 <_Bfree>
 80091a8:	9805      	ldr	r0, [sp, #20]
 80091aa:	4621      	mov	r1, r4
 80091ac:	f7fe fe70 	bl	8007e90 <_Bfree>
 80091b0:	e619      	b.n	8008de6 <_strtod_l+0x646>
 80091b2:	f1ba 0f01 	cmp.w	sl, #1
 80091b6:	d103      	bne.n	80091c0 <_strtod_l+0xa20>
 80091b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	f43f ada6 	beq.w	8008d0c <_strtod_l+0x56c>
 80091c0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009270 <_strtod_l+0xad0>
 80091c4:	4f35      	ldr	r7, [pc, #212]	@ (800929c <_strtod_l+0xafc>)
 80091c6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80091ca:	2600      	movs	r6, #0
 80091cc:	e7b1      	b.n	8009132 <_strtod_l+0x992>
 80091ce:	4f34      	ldr	r7, [pc, #208]	@ (80092a0 <_strtod_l+0xb00>)
 80091d0:	2600      	movs	r6, #0
 80091d2:	e7aa      	b.n	800912a <_strtod_l+0x98a>
 80091d4:	4b32      	ldr	r3, [pc, #200]	@ (80092a0 <_strtod_l+0xb00>)
 80091d6:	4630      	mov	r0, r6
 80091d8:	4639      	mov	r1, r7
 80091da:	2200      	movs	r2, #0
 80091dc:	f7f7 fa0c 	bl	80005f8 <__aeabi_dmul>
 80091e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80091e2:	4606      	mov	r6, r0
 80091e4:	460f      	mov	r7, r1
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d09f      	beq.n	800912a <_strtod_l+0x98a>
 80091ea:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80091ee:	e7a0      	b.n	8009132 <_strtod_l+0x992>
 80091f0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009278 <_strtod_l+0xad8>
 80091f4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80091f8:	ec57 6b17 	vmov	r6, r7, d7
 80091fc:	e799      	b.n	8009132 <_strtod_l+0x992>
 80091fe:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009202:	9b08      	ldr	r3, [sp, #32]
 8009204:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009208:	2b00      	cmp	r3, #0
 800920a:	d1c1      	bne.n	8009190 <_strtod_l+0x9f0>
 800920c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009210:	0d1b      	lsrs	r3, r3, #20
 8009212:	051b      	lsls	r3, r3, #20
 8009214:	429d      	cmp	r5, r3
 8009216:	d1bb      	bne.n	8009190 <_strtod_l+0x9f0>
 8009218:	4630      	mov	r0, r6
 800921a:	4639      	mov	r1, r7
 800921c:	f7f7 fd4c 	bl	8000cb8 <__aeabi_d2lz>
 8009220:	f7f7 f9bc 	bl	800059c <__aeabi_l2d>
 8009224:	4602      	mov	r2, r0
 8009226:	460b      	mov	r3, r1
 8009228:	4630      	mov	r0, r6
 800922a:	4639      	mov	r1, r7
 800922c:	f7f7 f82c 	bl	8000288 <__aeabi_dsub>
 8009230:	460b      	mov	r3, r1
 8009232:	4602      	mov	r2, r0
 8009234:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009238:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800923c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800923e:	ea46 060a 	orr.w	r6, r6, sl
 8009242:	431e      	orrs	r6, r3
 8009244:	d06f      	beq.n	8009326 <_strtod_l+0xb86>
 8009246:	a30e      	add	r3, pc, #56	@ (adr r3, 8009280 <_strtod_l+0xae0>)
 8009248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800924c:	f7f7 fc46 	bl	8000adc <__aeabi_dcmplt>
 8009250:	2800      	cmp	r0, #0
 8009252:	f47f acd3 	bne.w	8008bfc <_strtod_l+0x45c>
 8009256:	a30c      	add	r3, pc, #48	@ (adr r3, 8009288 <_strtod_l+0xae8>)
 8009258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800925c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009260:	f7f7 fc5a 	bl	8000b18 <__aeabi_dcmpgt>
 8009264:	2800      	cmp	r0, #0
 8009266:	d093      	beq.n	8009190 <_strtod_l+0x9f0>
 8009268:	e4c8      	b.n	8008bfc <_strtod_l+0x45c>
 800926a:	bf00      	nop
 800926c:	f3af 8000 	nop.w
 8009270:	00000000 	.word	0x00000000
 8009274:	bff00000 	.word	0xbff00000
 8009278:	00000000 	.word	0x00000000
 800927c:	3ff00000 	.word	0x3ff00000
 8009280:	94a03595 	.word	0x94a03595
 8009284:	3fdfffff 	.word	0x3fdfffff
 8009288:	35afe535 	.word	0x35afe535
 800928c:	3fe00000 	.word	0x3fe00000
 8009290:	000fffff 	.word	0x000fffff
 8009294:	7ff00000 	.word	0x7ff00000
 8009298:	7fefffff 	.word	0x7fefffff
 800929c:	3ff00000 	.word	0x3ff00000
 80092a0:	3fe00000 	.word	0x3fe00000
 80092a4:	7fe00000 	.word	0x7fe00000
 80092a8:	7c9fffff 	.word	0x7c9fffff
 80092ac:	9b08      	ldr	r3, [sp, #32]
 80092ae:	b323      	cbz	r3, 80092fa <_strtod_l+0xb5a>
 80092b0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80092b4:	d821      	bhi.n	80092fa <_strtod_l+0xb5a>
 80092b6:	a328      	add	r3, pc, #160	@ (adr r3, 8009358 <_strtod_l+0xbb8>)
 80092b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092bc:	4630      	mov	r0, r6
 80092be:	4639      	mov	r1, r7
 80092c0:	f7f7 fc16 	bl	8000af0 <__aeabi_dcmple>
 80092c4:	b1a0      	cbz	r0, 80092f0 <_strtod_l+0xb50>
 80092c6:	4639      	mov	r1, r7
 80092c8:	4630      	mov	r0, r6
 80092ca:	f7f7 fc6d 	bl	8000ba8 <__aeabi_d2uiz>
 80092ce:	2801      	cmp	r0, #1
 80092d0:	bf38      	it	cc
 80092d2:	2001      	movcc	r0, #1
 80092d4:	f7f7 f916 	bl	8000504 <__aeabi_ui2d>
 80092d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80092da:	4606      	mov	r6, r0
 80092dc:	460f      	mov	r7, r1
 80092de:	b9fb      	cbnz	r3, 8009320 <_strtod_l+0xb80>
 80092e0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80092e4:	9014      	str	r0, [sp, #80]	@ 0x50
 80092e6:	9315      	str	r3, [sp, #84]	@ 0x54
 80092e8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80092ec:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80092f0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80092f2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80092f6:	1b5b      	subs	r3, r3, r5
 80092f8:	9311      	str	r3, [sp, #68]	@ 0x44
 80092fa:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80092fe:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009302:	f7ff f8f1 	bl	80084e8 <__ulp>
 8009306:	4650      	mov	r0, sl
 8009308:	ec53 2b10 	vmov	r2, r3, d0
 800930c:	4659      	mov	r1, fp
 800930e:	f7f7 f973 	bl	80005f8 <__aeabi_dmul>
 8009312:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009316:	f7f6 ffb9 	bl	800028c <__adddf3>
 800931a:	4682      	mov	sl, r0
 800931c:	468b      	mov	fp, r1
 800931e:	e770      	b.n	8009202 <_strtod_l+0xa62>
 8009320:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009324:	e7e0      	b.n	80092e8 <_strtod_l+0xb48>
 8009326:	a30e      	add	r3, pc, #56	@ (adr r3, 8009360 <_strtod_l+0xbc0>)
 8009328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800932c:	f7f7 fbd6 	bl	8000adc <__aeabi_dcmplt>
 8009330:	e798      	b.n	8009264 <_strtod_l+0xac4>
 8009332:	2300      	movs	r3, #0
 8009334:	930e      	str	r3, [sp, #56]	@ 0x38
 8009336:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009338:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800933a:	6013      	str	r3, [r2, #0]
 800933c:	f7ff ba6d 	b.w	800881a <_strtod_l+0x7a>
 8009340:	2a65      	cmp	r2, #101	@ 0x65
 8009342:	f43f ab68 	beq.w	8008a16 <_strtod_l+0x276>
 8009346:	2a45      	cmp	r2, #69	@ 0x45
 8009348:	f43f ab65 	beq.w	8008a16 <_strtod_l+0x276>
 800934c:	2301      	movs	r3, #1
 800934e:	f7ff bba0 	b.w	8008a92 <_strtod_l+0x2f2>
 8009352:	bf00      	nop
 8009354:	f3af 8000 	nop.w
 8009358:	ffc00000 	.word	0xffc00000
 800935c:	41dfffff 	.word	0x41dfffff
 8009360:	94a03595 	.word	0x94a03595
 8009364:	3fcfffff 	.word	0x3fcfffff

08009368 <_strtod_r>:
 8009368:	4b01      	ldr	r3, [pc, #4]	@ (8009370 <_strtod_r+0x8>)
 800936a:	f7ff ba19 	b.w	80087a0 <_strtod_l>
 800936e:	bf00      	nop
 8009370:	20000090 	.word	0x20000090

08009374 <_strtol_l.isra.0>:
 8009374:	2b24      	cmp	r3, #36	@ 0x24
 8009376:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800937a:	4686      	mov	lr, r0
 800937c:	4690      	mov	r8, r2
 800937e:	d801      	bhi.n	8009384 <_strtol_l.isra.0+0x10>
 8009380:	2b01      	cmp	r3, #1
 8009382:	d106      	bne.n	8009392 <_strtol_l.isra.0+0x1e>
 8009384:	f7fd fdb8 	bl	8006ef8 <__errno>
 8009388:	2316      	movs	r3, #22
 800938a:	6003      	str	r3, [r0, #0]
 800938c:	2000      	movs	r0, #0
 800938e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009392:	4834      	ldr	r0, [pc, #208]	@ (8009464 <_strtol_l.isra.0+0xf0>)
 8009394:	460d      	mov	r5, r1
 8009396:	462a      	mov	r2, r5
 8009398:	f815 4b01 	ldrb.w	r4, [r5], #1
 800939c:	5d06      	ldrb	r6, [r0, r4]
 800939e:	f016 0608 	ands.w	r6, r6, #8
 80093a2:	d1f8      	bne.n	8009396 <_strtol_l.isra.0+0x22>
 80093a4:	2c2d      	cmp	r4, #45	@ 0x2d
 80093a6:	d110      	bne.n	80093ca <_strtol_l.isra.0+0x56>
 80093a8:	782c      	ldrb	r4, [r5, #0]
 80093aa:	2601      	movs	r6, #1
 80093ac:	1c95      	adds	r5, r2, #2
 80093ae:	f033 0210 	bics.w	r2, r3, #16
 80093b2:	d115      	bne.n	80093e0 <_strtol_l.isra.0+0x6c>
 80093b4:	2c30      	cmp	r4, #48	@ 0x30
 80093b6:	d10d      	bne.n	80093d4 <_strtol_l.isra.0+0x60>
 80093b8:	782a      	ldrb	r2, [r5, #0]
 80093ba:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80093be:	2a58      	cmp	r2, #88	@ 0x58
 80093c0:	d108      	bne.n	80093d4 <_strtol_l.isra.0+0x60>
 80093c2:	786c      	ldrb	r4, [r5, #1]
 80093c4:	3502      	adds	r5, #2
 80093c6:	2310      	movs	r3, #16
 80093c8:	e00a      	b.n	80093e0 <_strtol_l.isra.0+0x6c>
 80093ca:	2c2b      	cmp	r4, #43	@ 0x2b
 80093cc:	bf04      	itt	eq
 80093ce:	782c      	ldrbeq	r4, [r5, #0]
 80093d0:	1c95      	addeq	r5, r2, #2
 80093d2:	e7ec      	b.n	80093ae <_strtol_l.isra.0+0x3a>
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d1f6      	bne.n	80093c6 <_strtol_l.isra.0+0x52>
 80093d8:	2c30      	cmp	r4, #48	@ 0x30
 80093da:	bf14      	ite	ne
 80093dc:	230a      	movne	r3, #10
 80093de:	2308      	moveq	r3, #8
 80093e0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80093e4:	f10c 3cff 	add.w	ip, ip, #4294967295
 80093e8:	2200      	movs	r2, #0
 80093ea:	fbbc f9f3 	udiv	r9, ip, r3
 80093ee:	4610      	mov	r0, r2
 80093f0:	fb03 ca19 	mls	sl, r3, r9, ip
 80093f4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80093f8:	2f09      	cmp	r7, #9
 80093fa:	d80f      	bhi.n	800941c <_strtol_l.isra.0+0xa8>
 80093fc:	463c      	mov	r4, r7
 80093fe:	42a3      	cmp	r3, r4
 8009400:	dd1b      	ble.n	800943a <_strtol_l.isra.0+0xc6>
 8009402:	1c57      	adds	r7, r2, #1
 8009404:	d007      	beq.n	8009416 <_strtol_l.isra.0+0xa2>
 8009406:	4581      	cmp	r9, r0
 8009408:	d314      	bcc.n	8009434 <_strtol_l.isra.0+0xc0>
 800940a:	d101      	bne.n	8009410 <_strtol_l.isra.0+0x9c>
 800940c:	45a2      	cmp	sl, r4
 800940e:	db11      	blt.n	8009434 <_strtol_l.isra.0+0xc0>
 8009410:	fb00 4003 	mla	r0, r0, r3, r4
 8009414:	2201      	movs	r2, #1
 8009416:	f815 4b01 	ldrb.w	r4, [r5], #1
 800941a:	e7eb      	b.n	80093f4 <_strtol_l.isra.0+0x80>
 800941c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009420:	2f19      	cmp	r7, #25
 8009422:	d801      	bhi.n	8009428 <_strtol_l.isra.0+0xb4>
 8009424:	3c37      	subs	r4, #55	@ 0x37
 8009426:	e7ea      	b.n	80093fe <_strtol_l.isra.0+0x8a>
 8009428:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800942c:	2f19      	cmp	r7, #25
 800942e:	d804      	bhi.n	800943a <_strtol_l.isra.0+0xc6>
 8009430:	3c57      	subs	r4, #87	@ 0x57
 8009432:	e7e4      	b.n	80093fe <_strtol_l.isra.0+0x8a>
 8009434:	f04f 32ff 	mov.w	r2, #4294967295
 8009438:	e7ed      	b.n	8009416 <_strtol_l.isra.0+0xa2>
 800943a:	1c53      	adds	r3, r2, #1
 800943c:	d108      	bne.n	8009450 <_strtol_l.isra.0+0xdc>
 800943e:	2322      	movs	r3, #34	@ 0x22
 8009440:	f8ce 3000 	str.w	r3, [lr]
 8009444:	4660      	mov	r0, ip
 8009446:	f1b8 0f00 	cmp.w	r8, #0
 800944a:	d0a0      	beq.n	800938e <_strtol_l.isra.0+0x1a>
 800944c:	1e69      	subs	r1, r5, #1
 800944e:	e006      	b.n	800945e <_strtol_l.isra.0+0xea>
 8009450:	b106      	cbz	r6, 8009454 <_strtol_l.isra.0+0xe0>
 8009452:	4240      	negs	r0, r0
 8009454:	f1b8 0f00 	cmp.w	r8, #0
 8009458:	d099      	beq.n	800938e <_strtol_l.isra.0+0x1a>
 800945a:	2a00      	cmp	r2, #0
 800945c:	d1f6      	bne.n	800944c <_strtol_l.isra.0+0xd8>
 800945e:	f8c8 1000 	str.w	r1, [r8]
 8009462:	e794      	b.n	800938e <_strtol_l.isra.0+0x1a>
 8009464:	0800a9b9 	.word	0x0800a9b9

08009468 <_strtol_r>:
 8009468:	f7ff bf84 	b.w	8009374 <_strtol_l.isra.0>

0800946c <__ssputs_r>:
 800946c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009470:	688e      	ldr	r6, [r1, #8]
 8009472:	461f      	mov	r7, r3
 8009474:	42be      	cmp	r6, r7
 8009476:	680b      	ldr	r3, [r1, #0]
 8009478:	4682      	mov	sl, r0
 800947a:	460c      	mov	r4, r1
 800947c:	4690      	mov	r8, r2
 800947e:	d82d      	bhi.n	80094dc <__ssputs_r+0x70>
 8009480:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009484:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009488:	d026      	beq.n	80094d8 <__ssputs_r+0x6c>
 800948a:	6965      	ldr	r5, [r4, #20]
 800948c:	6909      	ldr	r1, [r1, #16]
 800948e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009492:	eba3 0901 	sub.w	r9, r3, r1
 8009496:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800949a:	1c7b      	adds	r3, r7, #1
 800949c:	444b      	add	r3, r9
 800949e:	106d      	asrs	r5, r5, #1
 80094a0:	429d      	cmp	r5, r3
 80094a2:	bf38      	it	cc
 80094a4:	461d      	movcc	r5, r3
 80094a6:	0553      	lsls	r3, r2, #21
 80094a8:	d527      	bpl.n	80094fa <__ssputs_r+0x8e>
 80094aa:	4629      	mov	r1, r5
 80094ac:	f7fe fc24 	bl	8007cf8 <_malloc_r>
 80094b0:	4606      	mov	r6, r0
 80094b2:	b360      	cbz	r0, 800950e <__ssputs_r+0xa2>
 80094b4:	6921      	ldr	r1, [r4, #16]
 80094b6:	464a      	mov	r2, r9
 80094b8:	f000 fa18 	bl	80098ec <memcpy>
 80094bc:	89a3      	ldrh	r3, [r4, #12]
 80094be:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80094c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80094c6:	81a3      	strh	r3, [r4, #12]
 80094c8:	6126      	str	r6, [r4, #16]
 80094ca:	6165      	str	r5, [r4, #20]
 80094cc:	444e      	add	r6, r9
 80094ce:	eba5 0509 	sub.w	r5, r5, r9
 80094d2:	6026      	str	r6, [r4, #0]
 80094d4:	60a5      	str	r5, [r4, #8]
 80094d6:	463e      	mov	r6, r7
 80094d8:	42be      	cmp	r6, r7
 80094da:	d900      	bls.n	80094de <__ssputs_r+0x72>
 80094dc:	463e      	mov	r6, r7
 80094de:	6820      	ldr	r0, [r4, #0]
 80094e0:	4632      	mov	r2, r6
 80094e2:	4641      	mov	r1, r8
 80094e4:	f000 f9c6 	bl	8009874 <memmove>
 80094e8:	68a3      	ldr	r3, [r4, #8]
 80094ea:	1b9b      	subs	r3, r3, r6
 80094ec:	60a3      	str	r3, [r4, #8]
 80094ee:	6823      	ldr	r3, [r4, #0]
 80094f0:	4433      	add	r3, r6
 80094f2:	6023      	str	r3, [r4, #0]
 80094f4:	2000      	movs	r0, #0
 80094f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094fa:	462a      	mov	r2, r5
 80094fc:	f000 fd89 	bl	800a012 <_realloc_r>
 8009500:	4606      	mov	r6, r0
 8009502:	2800      	cmp	r0, #0
 8009504:	d1e0      	bne.n	80094c8 <__ssputs_r+0x5c>
 8009506:	6921      	ldr	r1, [r4, #16]
 8009508:	4650      	mov	r0, sl
 800950a:	f7fe fb81 	bl	8007c10 <_free_r>
 800950e:	230c      	movs	r3, #12
 8009510:	f8ca 3000 	str.w	r3, [sl]
 8009514:	89a3      	ldrh	r3, [r4, #12]
 8009516:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800951a:	81a3      	strh	r3, [r4, #12]
 800951c:	f04f 30ff 	mov.w	r0, #4294967295
 8009520:	e7e9      	b.n	80094f6 <__ssputs_r+0x8a>
	...

08009524 <_svfiprintf_r>:
 8009524:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009528:	4698      	mov	r8, r3
 800952a:	898b      	ldrh	r3, [r1, #12]
 800952c:	061b      	lsls	r3, r3, #24
 800952e:	b09d      	sub	sp, #116	@ 0x74
 8009530:	4607      	mov	r7, r0
 8009532:	460d      	mov	r5, r1
 8009534:	4614      	mov	r4, r2
 8009536:	d510      	bpl.n	800955a <_svfiprintf_r+0x36>
 8009538:	690b      	ldr	r3, [r1, #16]
 800953a:	b973      	cbnz	r3, 800955a <_svfiprintf_r+0x36>
 800953c:	2140      	movs	r1, #64	@ 0x40
 800953e:	f7fe fbdb 	bl	8007cf8 <_malloc_r>
 8009542:	6028      	str	r0, [r5, #0]
 8009544:	6128      	str	r0, [r5, #16]
 8009546:	b930      	cbnz	r0, 8009556 <_svfiprintf_r+0x32>
 8009548:	230c      	movs	r3, #12
 800954a:	603b      	str	r3, [r7, #0]
 800954c:	f04f 30ff 	mov.w	r0, #4294967295
 8009550:	b01d      	add	sp, #116	@ 0x74
 8009552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009556:	2340      	movs	r3, #64	@ 0x40
 8009558:	616b      	str	r3, [r5, #20]
 800955a:	2300      	movs	r3, #0
 800955c:	9309      	str	r3, [sp, #36]	@ 0x24
 800955e:	2320      	movs	r3, #32
 8009560:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009564:	f8cd 800c 	str.w	r8, [sp, #12]
 8009568:	2330      	movs	r3, #48	@ 0x30
 800956a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009708 <_svfiprintf_r+0x1e4>
 800956e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009572:	f04f 0901 	mov.w	r9, #1
 8009576:	4623      	mov	r3, r4
 8009578:	469a      	mov	sl, r3
 800957a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800957e:	b10a      	cbz	r2, 8009584 <_svfiprintf_r+0x60>
 8009580:	2a25      	cmp	r2, #37	@ 0x25
 8009582:	d1f9      	bne.n	8009578 <_svfiprintf_r+0x54>
 8009584:	ebba 0b04 	subs.w	fp, sl, r4
 8009588:	d00b      	beq.n	80095a2 <_svfiprintf_r+0x7e>
 800958a:	465b      	mov	r3, fp
 800958c:	4622      	mov	r2, r4
 800958e:	4629      	mov	r1, r5
 8009590:	4638      	mov	r0, r7
 8009592:	f7ff ff6b 	bl	800946c <__ssputs_r>
 8009596:	3001      	adds	r0, #1
 8009598:	f000 80a7 	beq.w	80096ea <_svfiprintf_r+0x1c6>
 800959c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800959e:	445a      	add	r2, fp
 80095a0:	9209      	str	r2, [sp, #36]	@ 0x24
 80095a2:	f89a 3000 	ldrb.w	r3, [sl]
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	f000 809f 	beq.w	80096ea <_svfiprintf_r+0x1c6>
 80095ac:	2300      	movs	r3, #0
 80095ae:	f04f 32ff 	mov.w	r2, #4294967295
 80095b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80095b6:	f10a 0a01 	add.w	sl, sl, #1
 80095ba:	9304      	str	r3, [sp, #16]
 80095bc:	9307      	str	r3, [sp, #28]
 80095be:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80095c2:	931a      	str	r3, [sp, #104]	@ 0x68
 80095c4:	4654      	mov	r4, sl
 80095c6:	2205      	movs	r2, #5
 80095c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095cc:	484e      	ldr	r0, [pc, #312]	@ (8009708 <_svfiprintf_r+0x1e4>)
 80095ce:	f7f6 fdff 	bl	80001d0 <memchr>
 80095d2:	9a04      	ldr	r2, [sp, #16]
 80095d4:	b9d8      	cbnz	r0, 800960e <_svfiprintf_r+0xea>
 80095d6:	06d0      	lsls	r0, r2, #27
 80095d8:	bf44      	itt	mi
 80095da:	2320      	movmi	r3, #32
 80095dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80095e0:	0711      	lsls	r1, r2, #28
 80095e2:	bf44      	itt	mi
 80095e4:	232b      	movmi	r3, #43	@ 0x2b
 80095e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80095ea:	f89a 3000 	ldrb.w	r3, [sl]
 80095ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80095f0:	d015      	beq.n	800961e <_svfiprintf_r+0xfa>
 80095f2:	9a07      	ldr	r2, [sp, #28]
 80095f4:	4654      	mov	r4, sl
 80095f6:	2000      	movs	r0, #0
 80095f8:	f04f 0c0a 	mov.w	ip, #10
 80095fc:	4621      	mov	r1, r4
 80095fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009602:	3b30      	subs	r3, #48	@ 0x30
 8009604:	2b09      	cmp	r3, #9
 8009606:	d94b      	bls.n	80096a0 <_svfiprintf_r+0x17c>
 8009608:	b1b0      	cbz	r0, 8009638 <_svfiprintf_r+0x114>
 800960a:	9207      	str	r2, [sp, #28]
 800960c:	e014      	b.n	8009638 <_svfiprintf_r+0x114>
 800960e:	eba0 0308 	sub.w	r3, r0, r8
 8009612:	fa09 f303 	lsl.w	r3, r9, r3
 8009616:	4313      	orrs	r3, r2
 8009618:	9304      	str	r3, [sp, #16]
 800961a:	46a2      	mov	sl, r4
 800961c:	e7d2      	b.n	80095c4 <_svfiprintf_r+0xa0>
 800961e:	9b03      	ldr	r3, [sp, #12]
 8009620:	1d19      	adds	r1, r3, #4
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	9103      	str	r1, [sp, #12]
 8009626:	2b00      	cmp	r3, #0
 8009628:	bfbb      	ittet	lt
 800962a:	425b      	neglt	r3, r3
 800962c:	f042 0202 	orrlt.w	r2, r2, #2
 8009630:	9307      	strge	r3, [sp, #28]
 8009632:	9307      	strlt	r3, [sp, #28]
 8009634:	bfb8      	it	lt
 8009636:	9204      	strlt	r2, [sp, #16]
 8009638:	7823      	ldrb	r3, [r4, #0]
 800963a:	2b2e      	cmp	r3, #46	@ 0x2e
 800963c:	d10a      	bne.n	8009654 <_svfiprintf_r+0x130>
 800963e:	7863      	ldrb	r3, [r4, #1]
 8009640:	2b2a      	cmp	r3, #42	@ 0x2a
 8009642:	d132      	bne.n	80096aa <_svfiprintf_r+0x186>
 8009644:	9b03      	ldr	r3, [sp, #12]
 8009646:	1d1a      	adds	r2, r3, #4
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	9203      	str	r2, [sp, #12]
 800964c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009650:	3402      	adds	r4, #2
 8009652:	9305      	str	r3, [sp, #20]
 8009654:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009718 <_svfiprintf_r+0x1f4>
 8009658:	7821      	ldrb	r1, [r4, #0]
 800965a:	2203      	movs	r2, #3
 800965c:	4650      	mov	r0, sl
 800965e:	f7f6 fdb7 	bl	80001d0 <memchr>
 8009662:	b138      	cbz	r0, 8009674 <_svfiprintf_r+0x150>
 8009664:	9b04      	ldr	r3, [sp, #16]
 8009666:	eba0 000a 	sub.w	r0, r0, sl
 800966a:	2240      	movs	r2, #64	@ 0x40
 800966c:	4082      	lsls	r2, r0
 800966e:	4313      	orrs	r3, r2
 8009670:	3401      	adds	r4, #1
 8009672:	9304      	str	r3, [sp, #16]
 8009674:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009678:	4824      	ldr	r0, [pc, #144]	@ (800970c <_svfiprintf_r+0x1e8>)
 800967a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800967e:	2206      	movs	r2, #6
 8009680:	f7f6 fda6 	bl	80001d0 <memchr>
 8009684:	2800      	cmp	r0, #0
 8009686:	d036      	beq.n	80096f6 <_svfiprintf_r+0x1d2>
 8009688:	4b21      	ldr	r3, [pc, #132]	@ (8009710 <_svfiprintf_r+0x1ec>)
 800968a:	bb1b      	cbnz	r3, 80096d4 <_svfiprintf_r+0x1b0>
 800968c:	9b03      	ldr	r3, [sp, #12]
 800968e:	3307      	adds	r3, #7
 8009690:	f023 0307 	bic.w	r3, r3, #7
 8009694:	3308      	adds	r3, #8
 8009696:	9303      	str	r3, [sp, #12]
 8009698:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800969a:	4433      	add	r3, r6
 800969c:	9309      	str	r3, [sp, #36]	@ 0x24
 800969e:	e76a      	b.n	8009576 <_svfiprintf_r+0x52>
 80096a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80096a4:	460c      	mov	r4, r1
 80096a6:	2001      	movs	r0, #1
 80096a8:	e7a8      	b.n	80095fc <_svfiprintf_r+0xd8>
 80096aa:	2300      	movs	r3, #0
 80096ac:	3401      	adds	r4, #1
 80096ae:	9305      	str	r3, [sp, #20]
 80096b0:	4619      	mov	r1, r3
 80096b2:	f04f 0c0a 	mov.w	ip, #10
 80096b6:	4620      	mov	r0, r4
 80096b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80096bc:	3a30      	subs	r2, #48	@ 0x30
 80096be:	2a09      	cmp	r2, #9
 80096c0:	d903      	bls.n	80096ca <_svfiprintf_r+0x1a6>
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d0c6      	beq.n	8009654 <_svfiprintf_r+0x130>
 80096c6:	9105      	str	r1, [sp, #20]
 80096c8:	e7c4      	b.n	8009654 <_svfiprintf_r+0x130>
 80096ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80096ce:	4604      	mov	r4, r0
 80096d0:	2301      	movs	r3, #1
 80096d2:	e7f0      	b.n	80096b6 <_svfiprintf_r+0x192>
 80096d4:	ab03      	add	r3, sp, #12
 80096d6:	9300      	str	r3, [sp, #0]
 80096d8:	462a      	mov	r2, r5
 80096da:	4b0e      	ldr	r3, [pc, #56]	@ (8009714 <_svfiprintf_r+0x1f0>)
 80096dc:	a904      	add	r1, sp, #16
 80096de:	4638      	mov	r0, r7
 80096e0:	f7fc fccc 	bl	800607c <_printf_float>
 80096e4:	1c42      	adds	r2, r0, #1
 80096e6:	4606      	mov	r6, r0
 80096e8:	d1d6      	bne.n	8009698 <_svfiprintf_r+0x174>
 80096ea:	89ab      	ldrh	r3, [r5, #12]
 80096ec:	065b      	lsls	r3, r3, #25
 80096ee:	f53f af2d 	bmi.w	800954c <_svfiprintf_r+0x28>
 80096f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80096f4:	e72c      	b.n	8009550 <_svfiprintf_r+0x2c>
 80096f6:	ab03      	add	r3, sp, #12
 80096f8:	9300      	str	r3, [sp, #0]
 80096fa:	462a      	mov	r2, r5
 80096fc:	4b05      	ldr	r3, [pc, #20]	@ (8009714 <_svfiprintf_r+0x1f0>)
 80096fe:	a904      	add	r1, sp, #16
 8009700:	4638      	mov	r0, r7
 8009702:	f7fc ff53 	bl	80065ac <_printf_i>
 8009706:	e7ed      	b.n	80096e4 <_svfiprintf_r+0x1c0>
 8009708:	0800a7b5 	.word	0x0800a7b5
 800970c:	0800a7bf 	.word	0x0800a7bf
 8009710:	0800607d 	.word	0x0800607d
 8009714:	0800946d 	.word	0x0800946d
 8009718:	0800a7bb 	.word	0x0800a7bb

0800971c <__sflush_r>:
 800971c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009720:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009724:	0716      	lsls	r6, r2, #28
 8009726:	4605      	mov	r5, r0
 8009728:	460c      	mov	r4, r1
 800972a:	d454      	bmi.n	80097d6 <__sflush_r+0xba>
 800972c:	684b      	ldr	r3, [r1, #4]
 800972e:	2b00      	cmp	r3, #0
 8009730:	dc02      	bgt.n	8009738 <__sflush_r+0x1c>
 8009732:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009734:	2b00      	cmp	r3, #0
 8009736:	dd48      	ble.n	80097ca <__sflush_r+0xae>
 8009738:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800973a:	2e00      	cmp	r6, #0
 800973c:	d045      	beq.n	80097ca <__sflush_r+0xae>
 800973e:	2300      	movs	r3, #0
 8009740:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009744:	682f      	ldr	r7, [r5, #0]
 8009746:	6a21      	ldr	r1, [r4, #32]
 8009748:	602b      	str	r3, [r5, #0]
 800974a:	d030      	beq.n	80097ae <__sflush_r+0x92>
 800974c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800974e:	89a3      	ldrh	r3, [r4, #12]
 8009750:	0759      	lsls	r1, r3, #29
 8009752:	d505      	bpl.n	8009760 <__sflush_r+0x44>
 8009754:	6863      	ldr	r3, [r4, #4]
 8009756:	1ad2      	subs	r2, r2, r3
 8009758:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800975a:	b10b      	cbz	r3, 8009760 <__sflush_r+0x44>
 800975c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800975e:	1ad2      	subs	r2, r2, r3
 8009760:	2300      	movs	r3, #0
 8009762:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009764:	6a21      	ldr	r1, [r4, #32]
 8009766:	4628      	mov	r0, r5
 8009768:	47b0      	blx	r6
 800976a:	1c43      	adds	r3, r0, #1
 800976c:	89a3      	ldrh	r3, [r4, #12]
 800976e:	d106      	bne.n	800977e <__sflush_r+0x62>
 8009770:	6829      	ldr	r1, [r5, #0]
 8009772:	291d      	cmp	r1, #29
 8009774:	d82b      	bhi.n	80097ce <__sflush_r+0xb2>
 8009776:	4a2a      	ldr	r2, [pc, #168]	@ (8009820 <__sflush_r+0x104>)
 8009778:	40ca      	lsrs	r2, r1
 800977a:	07d6      	lsls	r6, r2, #31
 800977c:	d527      	bpl.n	80097ce <__sflush_r+0xb2>
 800977e:	2200      	movs	r2, #0
 8009780:	6062      	str	r2, [r4, #4]
 8009782:	04d9      	lsls	r1, r3, #19
 8009784:	6922      	ldr	r2, [r4, #16]
 8009786:	6022      	str	r2, [r4, #0]
 8009788:	d504      	bpl.n	8009794 <__sflush_r+0x78>
 800978a:	1c42      	adds	r2, r0, #1
 800978c:	d101      	bne.n	8009792 <__sflush_r+0x76>
 800978e:	682b      	ldr	r3, [r5, #0]
 8009790:	b903      	cbnz	r3, 8009794 <__sflush_r+0x78>
 8009792:	6560      	str	r0, [r4, #84]	@ 0x54
 8009794:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009796:	602f      	str	r7, [r5, #0]
 8009798:	b1b9      	cbz	r1, 80097ca <__sflush_r+0xae>
 800979a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800979e:	4299      	cmp	r1, r3
 80097a0:	d002      	beq.n	80097a8 <__sflush_r+0x8c>
 80097a2:	4628      	mov	r0, r5
 80097a4:	f7fe fa34 	bl	8007c10 <_free_r>
 80097a8:	2300      	movs	r3, #0
 80097aa:	6363      	str	r3, [r4, #52]	@ 0x34
 80097ac:	e00d      	b.n	80097ca <__sflush_r+0xae>
 80097ae:	2301      	movs	r3, #1
 80097b0:	4628      	mov	r0, r5
 80097b2:	47b0      	blx	r6
 80097b4:	4602      	mov	r2, r0
 80097b6:	1c50      	adds	r0, r2, #1
 80097b8:	d1c9      	bne.n	800974e <__sflush_r+0x32>
 80097ba:	682b      	ldr	r3, [r5, #0]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d0c6      	beq.n	800974e <__sflush_r+0x32>
 80097c0:	2b1d      	cmp	r3, #29
 80097c2:	d001      	beq.n	80097c8 <__sflush_r+0xac>
 80097c4:	2b16      	cmp	r3, #22
 80097c6:	d11e      	bne.n	8009806 <__sflush_r+0xea>
 80097c8:	602f      	str	r7, [r5, #0]
 80097ca:	2000      	movs	r0, #0
 80097cc:	e022      	b.n	8009814 <__sflush_r+0xf8>
 80097ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80097d2:	b21b      	sxth	r3, r3
 80097d4:	e01b      	b.n	800980e <__sflush_r+0xf2>
 80097d6:	690f      	ldr	r7, [r1, #16]
 80097d8:	2f00      	cmp	r7, #0
 80097da:	d0f6      	beq.n	80097ca <__sflush_r+0xae>
 80097dc:	0793      	lsls	r3, r2, #30
 80097de:	680e      	ldr	r6, [r1, #0]
 80097e0:	bf08      	it	eq
 80097e2:	694b      	ldreq	r3, [r1, #20]
 80097e4:	600f      	str	r7, [r1, #0]
 80097e6:	bf18      	it	ne
 80097e8:	2300      	movne	r3, #0
 80097ea:	eba6 0807 	sub.w	r8, r6, r7
 80097ee:	608b      	str	r3, [r1, #8]
 80097f0:	f1b8 0f00 	cmp.w	r8, #0
 80097f4:	dde9      	ble.n	80097ca <__sflush_r+0xae>
 80097f6:	6a21      	ldr	r1, [r4, #32]
 80097f8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80097fa:	4643      	mov	r3, r8
 80097fc:	463a      	mov	r2, r7
 80097fe:	4628      	mov	r0, r5
 8009800:	47b0      	blx	r6
 8009802:	2800      	cmp	r0, #0
 8009804:	dc08      	bgt.n	8009818 <__sflush_r+0xfc>
 8009806:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800980a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800980e:	81a3      	strh	r3, [r4, #12]
 8009810:	f04f 30ff 	mov.w	r0, #4294967295
 8009814:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009818:	4407      	add	r7, r0
 800981a:	eba8 0800 	sub.w	r8, r8, r0
 800981e:	e7e7      	b.n	80097f0 <__sflush_r+0xd4>
 8009820:	20400001 	.word	0x20400001

08009824 <_fflush_r>:
 8009824:	b538      	push	{r3, r4, r5, lr}
 8009826:	690b      	ldr	r3, [r1, #16]
 8009828:	4605      	mov	r5, r0
 800982a:	460c      	mov	r4, r1
 800982c:	b913      	cbnz	r3, 8009834 <_fflush_r+0x10>
 800982e:	2500      	movs	r5, #0
 8009830:	4628      	mov	r0, r5
 8009832:	bd38      	pop	{r3, r4, r5, pc}
 8009834:	b118      	cbz	r0, 800983e <_fflush_r+0x1a>
 8009836:	6a03      	ldr	r3, [r0, #32]
 8009838:	b90b      	cbnz	r3, 800983e <_fflush_r+0x1a>
 800983a:	f7fd fa6f 	bl	8006d1c <__sinit>
 800983e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009842:	2b00      	cmp	r3, #0
 8009844:	d0f3      	beq.n	800982e <_fflush_r+0xa>
 8009846:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009848:	07d0      	lsls	r0, r2, #31
 800984a:	d404      	bmi.n	8009856 <_fflush_r+0x32>
 800984c:	0599      	lsls	r1, r3, #22
 800984e:	d402      	bmi.n	8009856 <_fflush_r+0x32>
 8009850:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009852:	f7fd fb7c 	bl	8006f4e <__retarget_lock_acquire_recursive>
 8009856:	4628      	mov	r0, r5
 8009858:	4621      	mov	r1, r4
 800985a:	f7ff ff5f 	bl	800971c <__sflush_r>
 800985e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009860:	07da      	lsls	r2, r3, #31
 8009862:	4605      	mov	r5, r0
 8009864:	d4e4      	bmi.n	8009830 <_fflush_r+0xc>
 8009866:	89a3      	ldrh	r3, [r4, #12]
 8009868:	059b      	lsls	r3, r3, #22
 800986a:	d4e1      	bmi.n	8009830 <_fflush_r+0xc>
 800986c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800986e:	f7fd fb6f 	bl	8006f50 <__retarget_lock_release_recursive>
 8009872:	e7dd      	b.n	8009830 <_fflush_r+0xc>

08009874 <memmove>:
 8009874:	4288      	cmp	r0, r1
 8009876:	b510      	push	{r4, lr}
 8009878:	eb01 0402 	add.w	r4, r1, r2
 800987c:	d902      	bls.n	8009884 <memmove+0x10>
 800987e:	4284      	cmp	r4, r0
 8009880:	4623      	mov	r3, r4
 8009882:	d807      	bhi.n	8009894 <memmove+0x20>
 8009884:	1e43      	subs	r3, r0, #1
 8009886:	42a1      	cmp	r1, r4
 8009888:	d008      	beq.n	800989c <memmove+0x28>
 800988a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800988e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009892:	e7f8      	b.n	8009886 <memmove+0x12>
 8009894:	4402      	add	r2, r0
 8009896:	4601      	mov	r1, r0
 8009898:	428a      	cmp	r2, r1
 800989a:	d100      	bne.n	800989e <memmove+0x2a>
 800989c:	bd10      	pop	{r4, pc}
 800989e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80098a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80098a6:	e7f7      	b.n	8009898 <memmove+0x24>

080098a8 <strncmp>:
 80098a8:	b510      	push	{r4, lr}
 80098aa:	b16a      	cbz	r2, 80098c8 <strncmp+0x20>
 80098ac:	3901      	subs	r1, #1
 80098ae:	1884      	adds	r4, r0, r2
 80098b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80098b4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80098b8:	429a      	cmp	r2, r3
 80098ba:	d103      	bne.n	80098c4 <strncmp+0x1c>
 80098bc:	42a0      	cmp	r0, r4
 80098be:	d001      	beq.n	80098c4 <strncmp+0x1c>
 80098c0:	2a00      	cmp	r2, #0
 80098c2:	d1f5      	bne.n	80098b0 <strncmp+0x8>
 80098c4:	1ad0      	subs	r0, r2, r3
 80098c6:	bd10      	pop	{r4, pc}
 80098c8:	4610      	mov	r0, r2
 80098ca:	e7fc      	b.n	80098c6 <strncmp+0x1e>

080098cc <_sbrk_r>:
 80098cc:	b538      	push	{r3, r4, r5, lr}
 80098ce:	4d06      	ldr	r5, [pc, #24]	@ (80098e8 <_sbrk_r+0x1c>)
 80098d0:	2300      	movs	r3, #0
 80098d2:	4604      	mov	r4, r0
 80098d4:	4608      	mov	r0, r1
 80098d6:	602b      	str	r3, [r5, #0]
 80098d8:	f7f8 f828 	bl	800192c <_sbrk>
 80098dc:	1c43      	adds	r3, r0, #1
 80098de:	d102      	bne.n	80098e6 <_sbrk_r+0x1a>
 80098e0:	682b      	ldr	r3, [r5, #0]
 80098e2:	b103      	cbz	r3, 80098e6 <_sbrk_r+0x1a>
 80098e4:	6023      	str	r3, [r4, #0]
 80098e6:	bd38      	pop	{r3, r4, r5, pc}
 80098e8:	2000056c 	.word	0x2000056c

080098ec <memcpy>:
 80098ec:	440a      	add	r2, r1
 80098ee:	4291      	cmp	r1, r2
 80098f0:	f100 33ff 	add.w	r3, r0, #4294967295
 80098f4:	d100      	bne.n	80098f8 <memcpy+0xc>
 80098f6:	4770      	bx	lr
 80098f8:	b510      	push	{r4, lr}
 80098fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80098fe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009902:	4291      	cmp	r1, r2
 8009904:	d1f9      	bne.n	80098fa <memcpy+0xe>
 8009906:	bd10      	pop	{r4, pc}

08009908 <nan>:
 8009908:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009910 <nan+0x8>
 800990c:	4770      	bx	lr
 800990e:	bf00      	nop
 8009910:	00000000 	.word	0x00000000
 8009914:	7ff80000 	.word	0x7ff80000

08009918 <__assert_func>:
 8009918:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800991a:	4614      	mov	r4, r2
 800991c:	461a      	mov	r2, r3
 800991e:	4b09      	ldr	r3, [pc, #36]	@ (8009944 <__assert_func+0x2c>)
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	4605      	mov	r5, r0
 8009924:	68d8      	ldr	r0, [r3, #12]
 8009926:	b14c      	cbz	r4, 800993c <__assert_func+0x24>
 8009928:	4b07      	ldr	r3, [pc, #28]	@ (8009948 <__assert_func+0x30>)
 800992a:	9100      	str	r1, [sp, #0]
 800992c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009930:	4906      	ldr	r1, [pc, #24]	@ (800994c <__assert_func+0x34>)
 8009932:	462b      	mov	r3, r5
 8009934:	f000 fba8 	bl	800a088 <fiprintf>
 8009938:	f000 fbb8 	bl	800a0ac <abort>
 800993c:	4b04      	ldr	r3, [pc, #16]	@ (8009950 <__assert_func+0x38>)
 800993e:	461c      	mov	r4, r3
 8009940:	e7f3      	b.n	800992a <__assert_func+0x12>
 8009942:	bf00      	nop
 8009944:	20000040 	.word	0x20000040
 8009948:	0800a7ce 	.word	0x0800a7ce
 800994c:	0800a7db 	.word	0x0800a7db
 8009950:	0800a809 	.word	0x0800a809

08009954 <_calloc_r>:
 8009954:	b570      	push	{r4, r5, r6, lr}
 8009956:	fba1 5402 	umull	r5, r4, r1, r2
 800995a:	b934      	cbnz	r4, 800996a <_calloc_r+0x16>
 800995c:	4629      	mov	r1, r5
 800995e:	f7fe f9cb 	bl	8007cf8 <_malloc_r>
 8009962:	4606      	mov	r6, r0
 8009964:	b928      	cbnz	r0, 8009972 <_calloc_r+0x1e>
 8009966:	4630      	mov	r0, r6
 8009968:	bd70      	pop	{r4, r5, r6, pc}
 800996a:	220c      	movs	r2, #12
 800996c:	6002      	str	r2, [r0, #0]
 800996e:	2600      	movs	r6, #0
 8009970:	e7f9      	b.n	8009966 <_calloc_r+0x12>
 8009972:	462a      	mov	r2, r5
 8009974:	4621      	mov	r1, r4
 8009976:	f7fd fa6c 	bl	8006e52 <memset>
 800997a:	e7f4      	b.n	8009966 <_calloc_r+0x12>

0800997c <rshift>:
 800997c:	6903      	ldr	r3, [r0, #16]
 800997e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009982:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009986:	ea4f 1261 	mov.w	r2, r1, asr #5
 800998a:	f100 0414 	add.w	r4, r0, #20
 800998e:	dd45      	ble.n	8009a1c <rshift+0xa0>
 8009990:	f011 011f 	ands.w	r1, r1, #31
 8009994:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009998:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800999c:	d10c      	bne.n	80099b8 <rshift+0x3c>
 800999e:	f100 0710 	add.w	r7, r0, #16
 80099a2:	4629      	mov	r1, r5
 80099a4:	42b1      	cmp	r1, r6
 80099a6:	d334      	bcc.n	8009a12 <rshift+0x96>
 80099a8:	1a9b      	subs	r3, r3, r2
 80099aa:	009b      	lsls	r3, r3, #2
 80099ac:	1eea      	subs	r2, r5, #3
 80099ae:	4296      	cmp	r6, r2
 80099b0:	bf38      	it	cc
 80099b2:	2300      	movcc	r3, #0
 80099b4:	4423      	add	r3, r4
 80099b6:	e015      	b.n	80099e4 <rshift+0x68>
 80099b8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80099bc:	f1c1 0820 	rsb	r8, r1, #32
 80099c0:	40cf      	lsrs	r7, r1
 80099c2:	f105 0e04 	add.w	lr, r5, #4
 80099c6:	46a1      	mov	r9, r4
 80099c8:	4576      	cmp	r6, lr
 80099ca:	46f4      	mov	ip, lr
 80099cc:	d815      	bhi.n	80099fa <rshift+0x7e>
 80099ce:	1a9a      	subs	r2, r3, r2
 80099d0:	0092      	lsls	r2, r2, #2
 80099d2:	3a04      	subs	r2, #4
 80099d4:	3501      	adds	r5, #1
 80099d6:	42ae      	cmp	r6, r5
 80099d8:	bf38      	it	cc
 80099da:	2200      	movcc	r2, #0
 80099dc:	18a3      	adds	r3, r4, r2
 80099de:	50a7      	str	r7, [r4, r2]
 80099e0:	b107      	cbz	r7, 80099e4 <rshift+0x68>
 80099e2:	3304      	adds	r3, #4
 80099e4:	1b1a      	subs	r2, r3, r4
 80099e6:	42a3      	cmp	r3, r4
 80099e8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80099ec:	bf08      	it	eq
 80099ee:	2300      	moveq	r3, #0
 80099f0:	6102      	str	r2, [r0, #16]
 80099f2:	bf08      	it	eq
 80099f4:	6143      	streq	r3, [r0, #20]
 80099f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80099fa:	f8dc c000 	ldr.w	ip, [ip]
 80099fe:	fa0c fc08 	lsl.w	ip, ip, r8
 8009a02:	ea4c 0707 	orr.w	r7, ip, r7
 8009a06:	f849 7b04 	str.w	r7, [r9], #4
 8009a0a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009a0e:	40cf      	lsrs	r7, r1
 8009a10:	e7da      	b.n	80099c8 <rshift+0x4c>
 8009a12:	f851 cb04 	ldr.w	ip, [r1], #4
 8009a16:	f847 cf04 	str.w	ip, [r7, #4]!
 8009a1a:	e7c3      	b.n	80099a4 <rshift+0x28>
 8009a1c:	4623      	mov	r3, r4
 8009a1e:	e7e1      	b.n	80099e4 <rshift+0x68>

08009a20 <__hexdig_fun>:
 8009a20:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009a24:	2b09      	cmp	r3, #9
 8009a26:	d802      	bhi.n	8009a2e <__hexdig_fun+0xe>
 8009a28:	3820      	subs	r0, #32
 8009a2a:	b2c0      	uxtb	r0, r0
 8009a2c:	4770      	bx	lr
 8009a2e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009a32:	2b05      	cmp	r3, #5
 8009a34:	d801      	bhi.n	8009a3a <__hexdig_fun+0x1a>
 8009a36:	3847      	subs	r0, #71	@ 0x47
 8009a38:	e7f7      	b.n	8009a2a <__hexdig_fun+0xa>
 8009a3a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8009a3e:	2b05      	cmp	r3, #5
 8009a40:	d801      	bhi.n	8009a46 <__hexdig_fun+0x26>
 8009a42:	3827      	subs	r0, #39	@ 0x27
 8009a44:	e7f1      	b.n	8009a2a <__hexdig_fun+0xa>
 8009a46:	2000      	movs	r0, #0
 8009a48:	4770      	bx	lr
	...

08009a4c <__gethex>:
 8009a4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a50:	b085      	sub	sp, #20
 8009a52:	468a      	mov	sl, r1
 8009a54:	9302      	str	r3, [sp, #8]
 8009a56:	680b      	ldr	r3, [r1, #0]
 8009a58:	9001      	str	r0, [sp, #4]
 8009a5a:	4690      	mov	r8, r2
 8009a5c:	1c9c      	adds	r4, r3, #2
 8009a5e:	46a1      	mov	r9, r4
 8009a60:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009a64:	2830      	cmp	r0, #48	@ 0x30
 8009a66:	d0fa      	beq.n	8009a5e <__gethex+0x12>
 8009a68:	eba9 0303 	sub.w	r3, r9, r3
 8009a6c:	f1a3 0b02 	sub.w	fp, r3, #2
 8009a70:	f7ff ffd6 	bl	8009a20 <__hexdig_fun>
 8009a74:	4605      	mov	r5, r0
 8009a76:	2800      	cmp	r0, #0
 8009a78:	d168      	bne.n	8009b4c <__gethex+0x100>
 8009a7a:	49a0      	ldr	r1, [pc, #640]	@ (8009cfc <__gethex+0x2b0>)
 8009a7c:	2201      	movs	r2, #1
 8009a7e:	4648      	mov	r0, r9
 8009a80:	f7ff ff12 	bl	80098a8 <strncmp>
 8009a84:	4607      	mov	r7, r0
 8009a86:	2800      	cmp	r0, #0
 8009a88:	d167      	bne.n	8009b5a <__gethex+0x10e>
 8009a8a:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009a8e:	4626      	mov	r6, r4
 8009a90:	f7ff ffc6 	bl	8009a20 <__hexdig_fun>
 8009a94:	2800      	cmp	r0, #0
 8009a96:	d062      	beq.n	8009b5e <__gethex+0x112>
 8009a98:	4623      	mov	r3, r4
 8009a9a:	7818      	ldrb	r0, [r3, #0]
 8009a9c:	2830      	cmp	r0, #48	@ 0x30
 8009a9e:	4699      	mov	r9, r3
 8009aa0:	f103 0301 	add.w	r3, r3, #1
 8009aa4:	d0f9      	beq.n	8009a9a <__gethex+0x4e>
 8009aa6:	f7ff ffbb 	bl	8009a20 <__hexdig_fun>
 8009aaa:	fab0 f580 	clz	r5, r0
 8009aae:	096d      	lsrs	r5, r5, #5
 8009ab0:	f04f 0b01 	mov.w	fp, #1
 8009ab4:	464a      	mov	r2, r9
 8009ab6:	4616      	mov	r6, r2
 8009ab8:	3201      	adds	r2, #1
 8009aba:	7830      	ldrb	r0, [r6, #0]
 8009abc:	f7ff ffb0 	bl	8009a20 <__hexdig_fun>
 8009ac0:	2800      	cmp	r0, #0
 8009ac2:	d1f8      	bne.n	8009ab6 <__gethex+0x6a>
 8009ac4:	498d      	ldr	r1, [pc, #564]	@ (8009cfc <__gethex+0x2b0>)
 8009ac6:	2201      	movs	r2, #1
 8009ac8:	4630      	mov	r0, r6
 8009aca:	f7ff feed 	bl	80098a8 <strncmp>
 8009ace:	2800      	cmp	r0, #0
 8009ad0:	d13f      	bne.n	8009b52 <__gethex+0x106>
 8009ad2:	b944      	cbnz	r4, 8009ae6 <__gethex+0x9a>
 8009ad4:	1c74      	adds	r4, r6, #1
 8009ad6:	4622      	mov	r2, r4
 8009ad8:	4616      	mov	r6, r2
 8009ada:	3201      	adds	r2, #1
 8009adc:	7830      	ldrb	r0, [r6, #0]
 8009ade:	f7ff ff9f 	bl	8009a20 <__hexdig_fun>
 8009ae2:	2800      	cmp	r0, #0
 8009ae4:	d1f8      	bne.n	8009ad8 <__gethex+0x8c>
 8009ae6:	1ba4      	subs	r4, r4, r6
 8009ae8:	00a7      	lsls	r7, r4, #2
 8009aea:	7833      	ldrb	r3, [r6, #0]
 8009aec:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009af0:	2b50      	cmp	r3, #80	@ 0x50
 8009af2:	d13e      	bne.n	8009b72 <__gethex+0x126>
 8009af4:	7873      	ldrb	r3, [r6, #1]
 8009af6:	2b2b      	cmp	r3, #43	@ 0x2b
 8009af8:	d033      	beq.n	8009b62 <__gethex+0x116>
 8009afa:	2b2d      	cmp	r3, #45	@ 0x2d
 8009afc:	d034      	beq.n	8009b68 <__gethex+0x11c>
 8009afe:	1c71      	adds	r1, r6, #1
 8009b00:	2400      	movs	r4, #0
 8009b02:	7808      	ldrb	r0, [r1, #0]
 8009b04:	f7ff ff8c 	bl	8009a20 <__hexdig_fun>
 8009b08:	1e43      	subs	r3, r0, #1
 8009b0a:	b2db      	uxtb	r3, r3
 8009b0c:	2b18      	cmp	r3, #24
 8009b0e:	d830      	bhi.n	8009b72 <__gethex+0x126>
 8009b10:	f1a0 0210 	sub.w	r2, r0, #16
 8009b14:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009b18:	f7ff ff82 	bl	8009a20 <__hexdig_fun>
 8009b1c:	f100 3cff 	add.w	ip, r0, #4294967295
 8009b20:	fa5f fc8c 	uxtb.w	ip, ip
 8009b24:	f1bc 0f18 	cmp.w	ip, #24
 8009b28:	f04f 030a 	mov.w	r3, #10
 8009b2c:	d91e      	bls.n	8009b6c <__gethex+0x120>
 8009b2e:	b104      	cbz	r4, 8009b32 <__gethex+0xe6>
 8009b30:	4252      	negs	r2, r2
 8009b32:	4417      	add	r7, r2
 8009b34:	f8ca 1000 	str.w	r1, [sl]
 8009b38:	b1ed      	cbz	r5, 8009b76 <__gethex+0x12a>
 8009b3a:	f1bb 0f00 	cmp.w	fp, #0
 8009b3e:	bf0c      	ite	eq
 8009b40:	2506      	moveq	r5, #6
 8009b42:	2500      	movne	r5, #0
 8009b44:	4628      	mov	r0, r5
 8009b46:	b005      	add	sp, #20
 8009b48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b4c:	2500      	movs	r5, #0
 8009b4e:	462c      	mov	r4, r5
 8009b50:	e7b0      	b.n	8009ab4 <__gethex+0x68>
 8009b52:	2c00      	cmp	r4, #0
 8009b54:	d1c7      	bne.n	8009ae6 <__gethex+0x9a>
 8009b56:	4627      	mov	r7, r4
 8009b58:	e7c7      	b.n	8009aea <__gethex+0x9e>
 8009b5a:	464e      	mov	r6, r9
 8009b5c:	462f      	mov	r7, r5
 8009b5e:	2501      	movs	r5, #1
 8009b60:	e7c3      	b.n	8009aea <__gethex+0x9e>
 8009b62:	2400      	movs	r4, #0
 8009b64:	1cb1      	adds	r1, r6, #2
 8009b66:	e7cc      	b.n	8009b02 <__gethex+0xb6>
 8009b68:	2401      	movs	r4, #1
 8009b6a:	e7fb      	b.n	8009b64 <__gethex+0x118>
 8009b6c:	fb03 0002 	mla	r0, r3, r2, r0
 8009b70:	e7ce      	b.n	8009b10 <__gethex+0xc4>
 8009b72:	4631      	mov	r1, r6
 8009b74:	e7de      	b.n	8009b34 <__gethex+0xe8>
 8009b76:	eba6 0309 	sub.w	r3, r6, r9
 8009b7a:	3b01      	subs	r3, #1
 8009b7c:	4629      	mov	r1, r5
 8009b7e:	2b07      	cmp	r3, #7
 8009b80:	dc0a      	bgt.n	8009b98 <__gethex+0x14c>
 8009b82:	9801      	ldr	r0, [sp, #4]
 8009b84:	f7fe f944 	bl	8007e10 <_Balloc>
 8009b88:	4604      	mov	r4, r0
 8009b8a:	b940      	cbnz	r0, 8009b9e <__gethex+0x152>
 8009b8c:	4b5c      	ldr	r3, [pc, #368]	@ (8009d00 <__gethex+0x2b4>)
 8009b8e:	4602      	mov	r2, r0
 8009b90:	21e4      	movs	r1, #228	@ 0xe4
 8009b92:	485c      	ldr	r0, [pc, #368]	@ (8009d04 <__gethex+0x2b8>)
 8009b94:	f7ff fec0 	bl	8009918 <__assert_func>
 8009b98:	3101      	adds	r1, #1
 8009b9a:	105b      	asrs	r3, r3, #1
 8009b9c:	e7ef      	b.n	8009b7e <__gethex+0x132>
 8009b9e:	f100 0a14 	add.w	sl, r0, #20
 8009ba2:	2300      	movs	r3, #0
 8009ba4:	4655      	mov	r5, sl
 8009ba6:	469b      	mov	fp, r3
 8009ba8:	45b1      	cmp	r9, r6
 8009baa:	d337      	bcc.n	8009c1c <__gethex+0x1d0>
 8009bac:	f845 bb04 	str.w	fp, [r5], #4
 8009bb0:	eba5 050a 	sub.w	r5, r5, sl
 8009bb4:	10ad      	asrs	r5, r5, #2
 8009bb6:	6125      	str	r5, [r4, #16]
 8009bb8:	4658      	mov	r0, fp
 8009bba:	f7fe fa1b 	bl	8007ff4 <__hi0bits>
 8009bbe:	016d      	lsls	r5, r5, #5
 8009bc0:	f8d8 6000 	ldr.w	r6, [r8]
 8009bc4:	1a2d      	subs	r5, r5, r0
 8009bc6:	42b5      	cmp	r5, r6
 8009bc8:	dd54      	ble.n	8009c74 <__gethex+0x228>
 8009bca:	1bad      	subs	r5, r5, r6
 8009bcc:	4629      	mov	r1, r5
 8009bce:	4620      	mov	r0, r4
 8009bd0:	f7fe fda7 	bl	8008722 <__any_on>
 8009bd4:	4681      	mov	r9, r0
 8009bd6:	b178      	cbz	r0, 8009bf8 <__gethex+0x1ac>
 8009bd8:	1e6b      	subs	r3, r5, #1
 8009bda:	1159      	asrs	r1, r3, #5
 8009bdc:	f003 021f 	and.w	r2, r3, #31
 8009be0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009be4:	f04f 0901 	mov.w	r9, #1
 8009be8:	fa09 f202 	lsl.w	r2, r9, r2
 8009bec:	420a      	tst	r2, r1
 8009bee:	d003      	beq.n	8009bf8 <__gethex+0x1ac>
 8009bf0:	454b      	cmp	r3, r9
 8009bf2:	dc36      	bgt.n	8009c62 <__gethex+0x216>
 8009bf4:	f04f 0902 	mov.w	r9, #2
 8009bf8:	4629      	mov	r1, r5
 8009bfa:	4620      	mov	r0, r4
 8009bfc:	f7ff febe 	bl	800997c <rshift>
 8009c00:	442f      	add	r7, r5
 8009c02:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009c06:	42bb      	cmp	r3, r7
 8009c08:	da42      	bge.n	8009c90 <__gethex+0x244>
 8009c0a:	9801      	ldr	r0, [sp, #4]
 8009c0c:	4621      	mov	r1, r4
 8009c0e:	f7fe f93f 	bl	8007e90 <_Bfree>
 8009c12:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009c14:	2300      	movs	r3, #0
 8009c16:	6013      	str	r3, [r2, #0]
 8009c18:	25a3      	movs	r5, #163	@ 0xa3
 8009c1a:	e793      	b.n	8009b44 <__gethex+0xf8>
 8009c1c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009c20:	2a2e      	cmp	r2, #46	@ 0x2e
 8009c22:	d012      	beq.n	8009c4a <__gethex+0x1fe>
 8009c24:	2b20      	cmp	r3, #32
 8009c26:	d104      	bne.n	8009c32 <__gethex+0x1e6>
 8009c28:	f845 bb04 	str.w	fp, [r5], #4
 8009c2c:	f04f 0b00 	mov.w	fp, #0
 8009c30:	465b      	mov	r3, fp
 8009c32:	7830      	ldrb	r0, [r6, #0]
 8009c34:	9303      	str	r3, [sp, #12]
 8009c36:	f7ff fef3 	bl	8009a20 <__hexdig_fun>
 8009c3a:	9b03      	ldr	r3, [sp, #12]
 8009c3c:	f000 000f 	and.w	r0, r0, #15
 8009c40:	4098      	lsls	r0, r3
 8009c42:	ea4b 0b00 	orr.w	fp, fp, r0
 8009c46:	3304      	adds	r3, #4
 8009c48:	e7ae      	b.n	8009ba8 <__gethex+0x15c>
 8009c4a:	45b1      	cmp	r9, r6
 8009c4c:	d8ea      	bhi.n	8009c24 <__gethex+0x1d8>
 8009c4e:	492b      	ldr	r1, [pc, #172]	@ (8009cfc <__gethex+0x2b0>)
 8009c50:	9303      	str	r3, [sp, #12]
 8009c52:	2201      	movs	r2, #1
 8009c54:	4630      	mov	r0, r6
 8009c56:	f7ff fe27 	bl	80098a8 <strncmp>
 8009c5a:	9b03      	ldr	r3, [sp, #12]
 8009c5c:	2800      	cmp	r0, #0
 8009c5e:	d1e1      	bne.n	8009c24 <__gethex+0x1d8>
 8009c60:	e7a2      	b.n	8009ba8 <__gethex+0x15c>
 8009c62:	1ea9      	subs	r1, r5, #2
 8009c64:	4620      	mov	r0, r4
 8009c66:	f7fe fd5c 	bl	8008722 <__any_on>
 8009c6a:	2800      	cmp	r0, #0
 8009c6c:	d0c2      	beq.n	8009bf4 <__gethex+0x1a8>
 8009c6e:	f04f 0903 	mov.w	r9, #3
 8009c72:	e7c1      	b.n	8009bf8 <__gethex+0x1ac>
 8009c74:	da09      	bge.n	8009c8a <__gethex+0x23e>
 8009c76:	1b75      	subs	r5, r6, r5
 8009c78:	4621      	mov	r1, r4
 8009c7a:	9801      	ldr	r0, [sp, #4]
 8009c7c:	462a      	mov	r2, r5
 8009c7e:	f7fe fb17 	bl	80082b0 <__lshift>
 8009c82:	1b7f      	subs	r7, r7, r5
 8009c84:	4604      	mov	r4, r0
 8009c86:	f100 0a14 	add.w	sl, r0, #20
 8009c8a:	f04f 0900 	mov.w	r9, #0
 8009c8e:	e7b8      	b.n	8009c02 <__gethex+0x1b6>
 8009c90:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009c94:	42bd      	cmp	r5, r7
 8009c96:	dd6f      	ble.n	8009d78 <__gethex+0x32c>
 8009c98:	1bed      	subs	r5, r5, r7
 8009c9a:	42ae      	cmp	r6, r5
 8009c9c:	dc34      	bgt.n	8009d08 <__gethex+0x2bc>
 8009c9e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009ca2:	2b02      	cmp	r3, #2
 8009ca4:	d022      	beq.n	8009cec <__gethex+0x2a0>
 8009ca6:	2b03      	cmp	r3, #3
 8009ca8:	d024      	beq.n	8009cf4 <__gethex+0x2a8>
 8009caa:	2b01      	cmp	r3, #1
 8009cac:	d115      	bne.n	8009cda <__gethex+0x28e>
 8009cae:	42ae      	cmp	r6, r5
 8009cb0:	d113      	bne.n	8009cda <__gethex+0x28e>
 8009cb2:	2e01      	cmp	r6, #1
 8009cb4:	d10b      	bne.n	8009cce <__gethex+0x282>
 8009cb6:	9a02      	ldr	r2, [sp, #8]
 8009cb8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009cbc:	6013      	str	r3, [r2, #0]
 8009cbe:	2301      	movs	r3, #1
 8009cc0:	6123      	str	r3, [r4, #16]
 8009cc2:	f8ca 3000 	str.w	r3, [sl]
 8009cc6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009cc8:	2562      	movs	r5, #98	@ 0x62
 8009cca:	601c      	str	r4, [r3, #0]
 8009ccc:	e73a      	b.n	8009b44 <__gethex+0xf8>
 8009cce:	1e71      	subs	r1, r6, #1
 8009cd0:	4620      	mov	r0, r4
 8009cd2:	f7fe fd26 	bl	8008722 <__any_on>
 8009cd6:	2800      	cmp	r0, #0
 8009cd8:	d1ed      	bne.n	8009cb6 <__gethex+0x26a>
 8009cda:	9801      	ldr	r0, [sp, #4]
 8009cdc:	4621      	mov	r1, r4
 8009cde:	f7fe f8d7 	bl	8007e90 <_Bfree>
 8009ce2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009ce4:	2300      	movs	r3, #0
 8009ce6:	6013      	str	r3, [r2, #0]
 8009ce8:	2550      	movs	r5, #80	@ 0x50
 8009cea:	e72b      	b.n	8009b44 <__gethex+0xf8>
 8009cec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d1f3      	bne.n	8009cda <__gethex+0x28e>
 8009cf2:	e7e0      	b.n	8009cb6 <__gethex+0x26a>
 8009cf4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d1dd      	bne.n	8009cb6 <__gethex+0x26a>
 8009cfa:	e7ee      	b.n	8009cda <__gethex+0x28e>
 8009cfc:	0800a7b3 	.word	0x0800a7b3
 8009d00:	0800a749 	.word	0x0800a749
 8009d04:	0800a80a 	.word	0x0800a80a
 8009d08:	1e6f      	subs	r7, r5, #1
 8009d0a:	f1b9 0f00 	cmp.w	r9, #0
 8009d0e:	d130      	bne.n	8009d72 <__gethex+0x326>
 8009d10:	b127      	cbz	r7, 8009d1c <__gethex+0x2d0>
 8009d12:	4639      	mov	r1, r7
 8009d14:	4620      	mov	r0, r4
 8009d16:	f7fe fd04 	bl	8008722 <__any_on>
 8009d1a:	4681      	mov	r9, r0
 8009d1c:	117a      	asrs	r2, r7, #5
 8009d1e:	2301      	movs	r3, #1
 8009d20:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009d24:	f007 071f 	and.w	r7, r7, #31
 8009d28:	40bb      	lsls	r3, r7
 8009d2a:	4213      	tst	r3, r2
 8009d2c:	4629      	mov	r1, r5
 8009d2e:	4620      	mov	r0, r4
 8009d30:	bf18      	it	ne
 8009d32:	f049 0902 	orrne.w	r9, r9, #2
 8009d36:	f7ff fe21 	bl	800997c <rshift>
 8009d3a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8009d3e:	1b76      	subs	r6, r6, r5
 8009d40:	2502      	movs	r5, #2
 8009d42:	f1b9 0f00 	cmp.w	r9, #0
 8009d46:	d047      	beq.n	8009dd8 <__gethex+0x38c>
 8009d48:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009d4c:	2b02      	cmp	r3, #2
 8009d4e:	d015      	beq.n	8009d7c <__gethex+0x330>
 8009d50:	2b03      	cmp	r3, #3
 8009d52:	d017      	beq.n	8009d84 <__gethex+0x338>
 8009d54:	2b01      	cmp	r3, #1
 8009d56:	d109      	bne.n	8009d6c <__gethex+0x320>
 8009d58:	f019 0f02 	tst.w	r9, #2
 8009d5c:	d006      	beq.n	8009d6c <__gethex+0x320>
 8009d5e:	f8da 3000 	ldr.w	r3, [sl]
 8009d62:	ea49 0903 	orr.w	r9, r9, r3
 8009d66:	f019 0f01 	tst.w	r9, #1
 8009d6a:	d10e      	bne.n	8009d8a <__gethex+0x33e>
 8009d6c:	f045 0510 	orr.w	r5, r5, #16
 8009d70:	e032      	b.n	8009dd8 <__gethex+0x38c>
 8009d72:	f04f 0901 	mov.w	r9, #1
 8009d76:	e7d1      	b.n	8009d1c <__gethex+0x2d0>
 8009d78:	2501      	movs	r5, #1
 8009d7a:	e7e2      	b.n	8009d42 <__gethex+0x2f6>
 8009d7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009d7e:	f1c3 0301 	rsb	r3, r3, #1
 8009d82:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009d84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d0f0      	beq.n	8009d6c <__gethex+0x320>
 8009d8a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009d8e:	f104 0314 	add.w	r3, r4, #20
 8009d92:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009d96:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009d9a:	f04f 0c00 	mov.w	ip, #0
 8009d9e:	4618      	mov	r0, r3
 8009da0:	f853 2b04 	ldr.w	r2, [r3], #4
 8009da4:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009da8:	d01b      	beq.n	8009de2 <__gethex+0x396>
 8009daa:	3201      	adds	r2, #1
 8009dac:	6002      	str	r2, [r0, #0]
 8009dae:	2d02      	cmp	r5, #2
 8009db0:	f104 0314 	add.w	r3, r4, #20
 8009db4:	d13c      	bne.n	8009e30 <__gethex+0x3e4>
 8009db6:	f8d8 2000 	ldr.w	r2, [r8]
 8009dba:	3a01      	subs	r2, #1
 8009dbc:	42b2      	cmp	r2, r6
 8009dbe:	d109      	bne.n	8009dd4 <__gethex+0x388>
 8009dc0:	1171      	asrs	r1, r6, #5
 8009dc2:	2201      	movs	r2, #1
 8009dc4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009dc8:	f006 061f 	and.w	r6, r6, #31
 8009dcc:	fa02 f606 	lsl.w	r6, r2, r6
 8009dd0:	421e      	tst	r6, r3
 8009dd2:	d13a      	bne.n	8009e4a <__gethex+0x3fe>
 8009dd4:	f045 0520 	orr.w	r5, r5, #32
 8009dd8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009dda:	601c      	str	r4, [r3, #0]
 8009ddc:	9b02      	ldr	r3, [sp, #8]
 8009dde:	601f      	str	r7, [r3, #0]
 8009de0:	e6b0      	b.n	8009b44 <__gethex+0xf8>
 8009de2:	4299      	cmp	r1, r3
 8009de4:	f843 cc04 	str.w	ip, [r3, #-4]
 8009de8:	d8d9      	bhi.n	8009d9e <__gethex+0x352>
 8009dea:	68a3      	ldr	r3, [r4, #8]
 8009dec:	459b      	cmp	fp, r3
 8009dee:	db17      	blt.n	8009e20 <__gethex+0x3d4>
 8009df0:	6861      	ldr	r1, [r4, #4]
 8009df2:	9801      	ldr	r0, [sp, #4]
 8009df4:	3101      	adds	r1, #1
 8009df6:	f7fe f80b 	bl	8007e10 <_Balloc>
 8009dfa:	4681      	mov	r9, r0
 8009dfc:	b918      	cbnz	r0, 8009e06 <__gethex+0x3ba>
 8009dfe:	4b1a      	ldr	r3, [pc, #104]	@ (8009e68 <__gethex+0x41c>)
 8009e00:	4602      	mov	r2, r0
 8009e02:	2184      	movs	r1, #132	@ 0x84
 8009e04:	e6c5      	b.n	8009b92 <__gethex+0x146>
 8009e06:	6922      	ldr	r2, [r4, #16]
 8009e08:	3202      	adds	r2, #2
 8009e0a:	f104 010c 	add.w	r1, r4, #12
 8009e0e:	0092      	lsls	r2, r2, #2
 8009e10:	300c      	adds	r0, #12
 8009e12:	f7ff fd6b 	bl	80098ec <memcpy>
 8009e16:	4621      	mov	r1, r4
 8009e18:	9801      	ldr	r0, [sp, #4]
 8009e1a:	f7fe f839 	bl	8007e90 <_Bfree>
 8009e1e:	464c      	mov	r4, r9
 8009e20:	6923      	ldr	r3, [r4, #16]
 8009e22:	1c5a      	adds	r2, r3, #1
 8009e24:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009e28:	6122      	str	r2, [r4, #16]
 8009e2a:	2201      	movs	r2, #1
 8009e2c:	615a      	str	r2, [r3, #20]
 8009e2e:	e7be      	b.n	8009dae <__gethex+0x362>
 8009e30:	6922      	ldr	r2, [r4, #16]
 8009e32:	455a      	cmp	r2, fp
 8009e34:	dd0b      	ble.n	8009e4e <__gethex+0x402>
 8009e36:	2101      	movs	r1, #1
 8009e38:	4620      	mov	r0, r4
 8009e3a:	f7ff fd9f 	bl	800997c <rshift>
 8009e3e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009e42:	3701      	adds	r7, #1
 8009e44:	42bb      	cmp	r3, r7
 8009e46:	f6ff aee0 	blt.w	8009c0a <__gethex+0x1be>
 8009e4a:	2501      	movs	r5, #1
 8009e4c:	e7c2      	b.n	8009dd4 <__gethex+0x388>
 8009e4e:	f016 061f 	ands.w	r6, r6, #31
 8009e52:	d0fa      	beq.n	8009e4a <__gethex+0x3fe>
 8009e54:	4453      	add	r3, sl
 8009e56:	f1c6 0620 	rsb	r6, r6, #32
 8009e5a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009e5e:	f7fe f8c9 	bl	8007ff4 <__hi0bits>
 8009e62:	42b0      	cmp	r0, r6
 8009e64:	dbe7      	blt.n	8009e36 <__gethex+0x3ea>
 8009e66:	e7f0      	b.n	8009e4a <__gethex+0x3fe>
 8009e68:	0800a749 	.word	0x0800a749

08009e6c <L_shift>:
 8009e6c:	f1c2 0208 	rsb	r2, r2, #8
 8009e70:	0092      	lsls	r2, r2, #2
 8009e72:	b570      	push	{r4, r5, r6, lr}
 8009e74:	f1c2 0620 	rsb	r6, r2, #32
 8009e78:	6843      	ldr	r3, [r0, #4]
 8009e7a:	6804      	ldr	r4, [r0, #0]
 8009e7c:	fa03 f506 	lsl.w	r5, r3, r6
 8009e80:	432c      	orrs	r4, r5
 8009e82:	40d3      	lsrs	r3, r2
 8009e84:	6004      	str	r4, [r0, #0]
 8009e86:	f840 3f04 	str.w	r3, [r0, #4]!
 8009e8a:	4288      	cmp	r0, r1
 8009e8c:	d3f4      	bcc.n	8009e78 <L_shift+0xc>
 8009e8e:	bd70      	pop	{r4, r5, r6, pc}

08009e90 <__match>:
 8009e90:	b530      	push	{r4, r5, lr}
 8009e92:	6803      	ldr	r3, [r0, #0]
 8009e94:	3301      	adds	r3, #1
 8009e96:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009e9a:	b914      	cbnz	r4, 8009ea2 <__match+0x12>
 8009e9c:	6003      	str	r3, [r0, #0]
 8009e9e:	2001      	movs	r0, #1
 8009ea0:	bd30      	pop	{r4, r5, pc}
 8009ea2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ea6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8009eaa:	2d19      	cmp	r5, #25
 8009eac:	bf98      	it	ls
 8009eae:	3220      	addls	r2, #32
 8009eb0:	42a2      	cmp	r2, r4
 8009eb2:	d0f0      	beq.n	8009e96 <__match+0x6>
 8009eb4:	2000      	movs	r0, #0
 8009eb6:	e7f3      	b.n	8009ea0 <__match+0x10>

08009eb8 <__hexnan>:
 8009eb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ebc:	680b      	ldr	r3, [r1, #0]
 8009ebe:	6801      	ldr	r1, [r0, #0]
 8009ec0:	115e      	asrs	r6, r3, #5
 8009ec2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009ec6:	f013 031f 	ands.w	r3, r3, #31
 8009eca:	b087      	sub	sp, #28
 8009ecc:	bf18      	it	ne
 8009ece:	3604      	addne	r6, #4
 8009ed0:	2500      	movs	r5, #0
 8009ed2:	1f37      	subs	r7, r6, #4
 8009ed4:	4682      	mov	sl, r0
 8009ed6:	4690      	mov	r8, r2
 8009ed8:	9301      	str	r3, [sp, #4]
 8009eda:	f846 5c04 	str.w	r5, [r6, #-4]
 8009ede:	46b9      	mov	r9, r7
 8009ee0:	463c      	mov	r4, r7
 8009ee2:	9502      	str	r5, [sp, #8]
 8009ee4:	46ab      	mov	fp, r5
 8009ee6:	784a      	ldrb	r2, [r1, #1]
 8009ee8:	1c4b      	adds	r3, r1, #1
 8009eea:	9303      	str	r3, [sp, #12]
 8009eec:	b342      	cbz	r2, 8009f40 <__hexnan+0x88>
 8009eee:	4610      	mov	r0, r2
 8009ef0:	9105      	str	r1, [sp, #20]
 8009ef2:	9204      	str	r2, [sp, #16]
 8009ef4:	f7ff fd94 	bl	8009a20 <__hexdig_fun>
 8009ef8:	2800      	cmp	r0, #0
 8009efa:	d151      	bne.n	8009fa0 <__hexnan+0xe8>
 8009efc:	9a04      	ldr	r2, [sp, #16]
 8009efe:	9905      	ldr	r1, [sp, #20]
 8009f00:	2a20      	cmp	r2, #32
 8009f02:	d818      	bhi.n	8009f36 <__hexnan+0x7e>
 8009f04:	9b02      	ldr	r3, [sp, #8]
 8009f06:	459b      	cmp	fp, r3
 8009f08:	dd13      	ble.n	8009f32 <__hexnan+0x7a>
 8009f0a:	454c      	cmp	r4, r9
 8009f0c:	d206      	bcs.n	8009f1c <__hexnan+0x64>
 8009f0e:	2d07      	cmp	r5, #7
 8009f10:	dc04      	bgt.n	8009f1c <__hexnan+0x64>
 8009f12:	462a      	mov	r2, r5
 8009f14:	4649      	mov	r1, r9
 8009f16:	4620      	mov	r0, r4
 8009f18:	f7ff ffa8 	bl	8009e6c <L_shift>
 8009f1c:	4544      	cmp	r4, r8
 8009f1e:	d952      	bls.n	8009fc6 <__hexnan+0x10e>
 8009f20:	2300      	movs	r3, #0
 8009f22:	f1a4 0904 	sub.w	r9, r4, #4
 8009f26:	f844 3c04 	str.w	r3, [r4, #-4]
 8009f2a:	f8cd b008 	str.w	fp, [sp, #8]
 8009f2e:	464c      	mov	r4, r9
 8009f30:	461d      	mov	r5, r3
 8009f32:	9903      	ldr	r1, [sp, #12]
 8009f34:	e7d7      	b.n	8009ee6 <__hexnan+0x2e>
 8009f36:	2a29      	cmp	r2, #41	@ 0x29
 8009f38:	d157      	bne.n	8009fea <__hexnan+0x132>
 8009f3a:	3102      	adds	r1, #2
 8009f3c:	f8ca 1000 	str.w	r1, [sl]
 8009f40:	f1bb 0f00 	cmp.w	fp, #0
 8009f44:	d051      	beq.n	8009fea <__hexnan+0x132>
 8009f46:	454c      	cmp	r4, r9
 8009f48:	d206      	bcs.n	8009f58 <__hexnan+0xa0>
 8009f4a:	2d07      	cmp	r5, #7
 8009f4c:	dc04      	bgt.n	8009f58 <__hexnan+0xa0>
 8009f4e:	462a      	mov	r2, r5
 8009f50:	4649      	mov	r1, r9
 8009f52:	4620      	mov	r0, r4
 8009f54:	f7ff ff8a 	bl	8009e6c <L_shift>
 8009f58:	4544      	cmp	r4, r8
 8009f5a:	d936      	bls.n	8009fca <__hexnan+0x112>
 8009f5c:	f1a8 0204 	sub.w	r2, r8, #4
 8009f60:	4623      	mov	r3, r4
 8009f62:	f853 1b04 	ldr.w	r1, [r3], #4
 8009f66:	f842 1f04 	str.w	r1, [r2, #4]!
 8009f6a:	429f      	cmp	r7, r3
 8009f6c:	d2f9      	bcs.n	8009f62 <__hexnan+0xaa>
 8009f6e:	1b3b      	subs	r3, r7, r4
 8009f70:	f023 0303 	bic.w	r3, r3, #3
 8009f74:	3304      	adds	r3, #4
 8009f76:	3401      	adds	r4, #1
 8009f78:	3e03      	subs	r6, #3
 8009f7a:	42b4      	cmp	r4, r6
 8009f7c:	bf88      	it	hi
 8009f7e:	2304      	movhi	r3, #4
 8009f80:	4443      	add	r3, r8
 8009f82:	2200      	movs	r2, #0
 8009f84:	f843 2b04 	str.w	r2, [r3], #4
 8009f88:	429f      	cmp	r7, r3
 8009f8a:	d2fb      	bcs.n	8009f84 <__hexnan+0xcc>
 8009f8c:	683b      	ldr	r3, [r7, #0]
 8009f8e:	b91b      	cbnz	r3, 8009f98 <__hexnan+0xe0>
 8009f90:	4547      	cmp	r7, r8
 8009f92:	d128      	bne.n	8009fe6 <__hexnan+0x12e>
 8009f94:	2301      	movs	r3, #1
 8009f96:	603b      	str	r3, [r7, #0]
 8009f98:	2005      	movs	r0, #5
 8009f9a:	b007      	add	sp, #28
 8009f9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fa0:	3501      	adds	r5, #1
 8009fa2:	2d08      	cmp	r5, #8
 8009fa4:	f10b 0b01 	add.w	fp, fp, #1
 8009fa8:	dd06      	ble.n	8009fb8 <__hexnan+0x100>
 8009faa:	4544      	cmp	r4, r8
 8009fac:	d9c1      	bls.n	8009f32 <__hexnan+0x7a>
 8009fae:	2300      	movs	r3, #0
 8009fb0:	f844 3c04 	str.w	r3, [r4, #-4]
 8009fb4:	2501      	movs	r5, #1
 8009fb6:	3c04      	subs	r4, #4
 8009fb8:	6822      	ldr	r2, [r4, #0]
 8009fba:	f000 000f 	and.w	r0, r0, #15
 8009fbe:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009fc2:	6020      	str	r0, [r4, #0]
 8009fc4:	e7b5      	b.n	8009f32 <__hexnan+0x7a>
 8009fc6:	2508      	movs	r5, #8
 8009fc8:	e7b3      	b.n	8009f32 <__hexnan+0x7a>
 8009fca:	9b01      	ldr	r3, [sp, #4]
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d0dd      	beq.n	8009f8c <__hexnan+0xd4>
 8009fd0:	f1c3 0320 	rsb	r3, r3, #32
 8009fd4:	f04f 32ff 	mov.w	r2, #4294967295
 8009fd8:	40da      	lsrs	r2, r3
 8009fda:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009fde:	4013      	ands	r3, r2
 8009fe0:	f846 3c04 	str.w	r3, [r6, #-4]
 8009fe4:	e7d2      	b.n	8009f8c <__hexnan+0xd4>
 8009fe6:	3f04      	subs	r7, #4
 8009fe8:	e7d0      	b.n	8009f8c <__hexnan+0xd4>
 8009fea:	2004      	movs	r0, #4
 8009fec:	e7d5      	b.n	8009f9a <__hexnan+0xe2>

08009fee <__ascii_mbtowc>:
 8009fee:	b082      	sub	sp, #8
 8009ff0:	b901      	cbnz	r1, 8009ff4 <__ascii_mbtowc+0x6>
 8009ff2:	a901      	add	r1, sp, #4
 8009ff4:	b142      	cbz	r2, 800a008 <__ascii_mbtowc+0x1a>
 8009ff6:	b14b      	cbz	r3, 800a00c <__ascii_mbtowc+0x1e>
 8009ff8:	7813      	ldrb	r3, [r2, #0]
 8009ffa:	600b      	str	r3, [r1, #0]
 8009ffc:	7812      	ldrb	r2, [r2, #0]
 8009ffe:	1e10      	subs	r0, r2, #0
 800a000:	bf18      	it	ne
 800a002:	2001      	movne	r0, #1
 800a004:	b002      	add	sp, #8
 800a006:	4770      	bx	lr
 800a008:	4610      	mov	r0, r2
 800a00a:	e7fb      	b.n	800a004 <__ascii_mbtowc+0x16>
 800a00c:	f06f 0001 	mvn.w	r0, #1
 800a010:	e7f8      	b.n	800a004 <__ascii_mbtowc+0x16>

0800a012 <_realloc_r>:
 800a012:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a016:	4607      	mov	r7, r0
 800a018:	4614      	mov	r4, r2
 800a01a:	460d      	mov	r5, r1
 800a01c:	b921      	cbnz	r1, 800a028 <_realloc_r+0x16>
 800a01e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a022:	4611      	mov	r1, r2
 800a024:	f7fd be68 	b.w	8007cf8 <_malloc_r>
 800a028:	b92a      	cbnz	r2, 800a036 <_realloc_r+0x24>
 800a02a:	f7fd fdf1 	bl	8007c10 <_free_r>
 800a02e:	4625      	mov	r5, r4
 800a030:	4628      	mov	r0, r5
 800a032:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a036:	f000 f840 	bl	800a0ba <_malloc_usable_size_r>
 800a03a:	4284      	cmp	r4, r0
 800a03c:	4606      	mov	r6, r0
 800a03e:	d802      	bhi.n	800a046 <_realloc_r+0x34>
 800a040:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a044:	d8f4      	bhi.n	800a030 <_realloc_r+0x1e>
 800a046:	4621      	mov	r1, r4
 800a048:	4638      	mov	r0, r7
 800a04a:	f7fd fe55 	bl	8007cf8 <_malloc_r>
 800a04e:	4680      	mov	r8, r0
 800a050:	b908      	cbnz	r0, 800a056 <_realloc_r+0x44>
 800a052:	4645      	mov	r5, r8
 800a054:	e7ec      	b.n	800a030 <_realloc_r+0x1e>
 800a056:	42b4      	cmp	r4, r6
 800a058:	4622      	mov	r2, r4
 800a05a:	4629      	mov	r1, r5
 800a05c:	bf28      	it	cs
 800a05e:	4632      	movcs	r2, r6
 800a060:	f7ff fc44 	bl	80098ec <memcpy>
 800a064:	4629      	mov	r1, r5
 800a066:	4638      	mov	r0, r7
 800a068:	f7fd fdd2 	bl	8007c10 <_free_r>
 800a06c:	e7f1      	b.n	800a052 <_realloc_r+0x40>

0800a06e <__ascii_wctomb>:
 800a06e:	4603      	mov	r3, r0
 800a070:	4608      	mov	r0, r1
 800a072:	b141      	cbz	r1, 800a086 <__ascii_wctomb+0x18>
 800a074:	2aff      	cmp	r2, #255	@ 0xff
 800a076:	d904      	bls.n	800a082 <__ascii_wctomb+0x14>
 800a078:	228a      	movs	r2, #138	@ 0x8a
 800a07a:	601a      	str	r2, [r3, #0]
 800a07c:	f04f 30ff 	mov.w	r0, #4294967295
 800a080:	4770      	bx	lr
 800a082:	700a      	strb	r2, [r1, #0]
 800a084:	2001      	movs	r0, #1
 800a086:	4770      	bx	lr

0800a088 <fiprintf>:
 800a088:	b40e      	push	{r1, r2, r3}
 800a08a:	b503      	push	{r0, r1, lr}
 800a08c:	4601      	mov	r1, r0
 800a08e:	ab03      	add	r3, sp, #12
 800a090:	4805      	ldr	r0, [pc, #20]	@ (800a0a8 <fiprintf+0x20>)
 800a092:	f853 2b04 	ldr.w	r2, [r3], #4
 800a096:	6800      	ldr	r0, [r0, #0]
 800a098:	9301      	str	r3, [sp, #4]
 800a09a:	f000 f83f 	bl	800a11c <_vfiprintf_r>
 800a09e:	b002      	add	sp, #8
 800a0a0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a0a4:	b003      	add	sp, #12
 800a0a6:	4770      	bx	lr
 800a0a8:	20000040 	.word	0x20000040

0800a0ac <abort>:
 800a0ac:	b508      	push	{r3, lr}
 800a0ae:	2006      	movs	r0, #6
 800a0b0:	f000 fa08 	bl	800a4c4 <raise>
 800a0b4:	2001      	movs	r0, #1
 800a0b6:	f7f7 fbc1 	bl	800183c <_exit>

0800a0ba <_malloc_usable_size_r>:
 800a0ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a0be:	1f18      	subs	r0, r3, #4
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	bfbc      	itt	lt
 800a0c4:	580b      	ldrlt	r3, [r1, r0]
 800a0c6:	18c0      	addlt	r0, r0, r3
 800a0c8:	4770      	bx	lr

0800a0ca <__sfputc_r>:
 800a0ca:	6893      	ldr	r3, [r2, #8]
 800a0cc:	3b01      	subs	r3, #1
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	b410      	push	{r4}
 800a0d2:	6093      	str	r3, [r2, #8]
 800a0d4:	da08      	bge.n	800a0e8 <__sfputc_r+0x1e>
 800a0d6:	6994      	ldr	r4, [r2, #24]
 800a0d8:	42a3      	cmp	r3, r4
 800a0da:	db01      	blt.n	800a0e0 <__sfputc_r+0x16>
 800a0dc:	290a      	cmp	r1, #10
 800a0de:	d103      	bne.n	800a0e8 <__sfputc_r+0x1e>
 800a0e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a0e4:	f000 b932 	b.w	800a34c <__swbuf_r>
 800a0e8:	6813      	ldr	r3, [r2, #0]
 800a0ea:	1c58      	adds	r0, r3, #1
 800a0ec:	6010      	str	r0, [r2, #0]
 800a0ee:	7019      	strb	r1, [r3, #0]
 800a0f0:	4608      	mov	r0, r1
 800a0f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a0f6:	4770      	bx	lr

0800a0f8 <__sfputs_r>:
 800a0f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0fa:	4606      	mov	r6, r0
 800a0fc:	460f      	mov	r7, r1
 800a0fe:	4614      	mov	r4, r2
 800a100:	18d5      	adds	r5, r2, r3
 800a102:	42ac      	cmp	r4, r5
 800a104:	d101      	bne.n	800a10a <__sfputs_r+0x12>
 800a106:	2000      	movs	r0, #0
 800a108:	e007      	b.n	800a11a <__sfputs_r+0x22>
 800a10a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a10e:	463a      	mov	r2, r7
 800a110:	4630      	mov	r0, r6
 800a112:	f7ff ffda 	bl	800a0ca <__sfputc_r>
 800a116:	1c43      	adds	r3, r0, #1
 800a118:	d1f3      	bne.n	800a102 <__sfputs_r+0xa>
 800a11a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a11c <_vfiprintf_r>:
 800a11c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a120:	460d      	mov	r5, r1
 800a122:	b09d      	sub	sp, #116	@ 0x74
 800a124:	4614      	mov	r4, r2
 800a126:	4698      	mov	r8, r3
 800a128:	4606      	mov	r6, r0
 800a12a:	b118      	cbz	r0, 800a134 <_vfiprintf_r+0x18>
 800a12c:	6a03      	ldr	r3, [r0, #32]
 800a12e:	b90b      	cbnz	r3, 800a134 <_vfiprintf_r+0x18>
 800a130:	f7fc fdf4 	bl	8006d1c <__sinit>
 800a134:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a136:	07d9      	lsls	r1, r3, #31
 800a138:	d405      	bmi.n	800a146 <_vfiprintf_r+0x2a>
 800a13a:	89ab      	ldrh	r3, [r5, #12]
 800a13c:	059a      	lsls	r2, r3, #22
 800a13e:	d402      	bmi.n	800a146 <_vfiprintf_r+0x2a>
 800a140:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a142:	f7fc ff04 	bl	8006f4e <__retarget_lock_acquire_recursive>
 800a146:	89ab      	ldrh	r3, [r5, #12]
 800a148:	071b      	lsls	r3, r3, #28
 800a14a:	d501      	bpl.n	800a150 <_vfiprintf_r+0x34>
 800a14c:	692b      	ldr	r3, [r5, #16]
 800a14e:	b99b      	cbnz	r3, 800a178 <_vfiprintf_r+0x5c>
 800a150:	4629      	mov	r1, r5
 800a152:	4630      	mov	r0, r6
 800a154:	f000 f938 	bl	800a3c8 <__swsetup_r>
 800a158:	b170      	cbz	r0, 800a178 <_vfiprintf_r+0x5c>
 800a15a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a15c:	07dc      	lsls	r4, r3, #31
 800a15e:	d504      	bpl.n	800a16a <_vfiprintf_r+0x4e>
 800a160:	f04f 30ff 	mov.w	r0, #4294967295
 800a164:	b01d      	add	sp, #116	@ 0x74
 800a166:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a16a:	89ab      	ldrh	r3, [r5, #12]
 800a16c:	0598      	lsls	r0, r3, #22
 800a16e:	d4f7      	bmi.n	800a160 <_vfiprintf_r+0x44>
 800a170:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a172:	f7fc feed 	bl	8006f50 <__retarget_lock_release_recursive>
 800a176:	e7f3      	b.n	800a160 <_vfiprintf_r+0x44>
 800a178:	2300      	movs	r3, #0
 800a17a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a17c:	2320      	movs	r3, #32
 800a17e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a182:	f8cd 800c 	str.w	r8, [sp, #12]
 800a186:	2330      	movs	r3, #48	@ 0x30
 800a188:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a338 <_vfiprintf_r+0x21c>
 800a18c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a190:	f04f 0901 	mov.w	r9, #1
 800a194:	4623      	mov	r3, r4
 800a196:	469a      	mov	sl, r3
 800a198:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a19c:	b10a      	cbz	r2, 800a1a2 <_vfiprintf_r+0x86>
 800a19e:	2a25      	cmp	r2, #37	@ 0x25
 800a1a0:	d1f9      	bne.n	800a196 <_vfiprintf_r+0x7a>
 800a1a2:	ebba 0b04 	subs.w	fp, sl, r4
 800a1a6:	d00b      	beq.n	800a1c0 <_vfiprintf_r+0xa4>
 800a1a8:	465b      	mov	r3, fp
 800a1aa:	4622      	mov	r2, r4
 800a1ac:	4629      	mov	r1, r5
 800a1ae:	4630      	mov	r0, r6
 800a1b0:	f7ff ffa2 	bl	800a0f8 <__sfputs_r>
 800a1b4:	3001      	adds	r0, #1
 800a1b6:	f000 80a7 	beq.w	800a308 <_vfiprintf_r+0x1ec>
 800a1ba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a1bc:	445a      	add	r2, fp
 800a1be:	9209      	str	r2, [sp, #36]	@ 0x24
 800a1c0:	f89a 3000 	ldrb.w	r3, [sl]
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	f000 809f 	beq.w	800a308 <_vfiprintf_r+0x1ec>
 800a1ca:	2300      	movs	r3, #0
 800a1cc:	f04f 32ff 	mov.w	r2, #4294967295
 800a1d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a1d4:	f10a 0a01 	add.w	sl, sl, #1
 800a1d8:	9304      	str	r3, [sp, #16]
 800a1da:	9307      	str	r3, [sp, #28]
 800a1dc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a1e0:	931a      	str	r3, [sp, #104]	@ 0x68
 800a1e2:	4654      	mov	r4, sl
 800a1e4:	2205      	movs	r2, #5
 800a1e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1ea:	4853      	ldr	r0, [pc, #332]	@ (800a338 <_vfiprintf_r+0x21c>)
 800a1ec:	f7f5 fff0 	bl	80001d0 <memchr>
 800a1f0:	9a04      	ldr	r2, [sp, #16]
 800a1f2:	b9d8      	cbnz	r0, 800a22c <_vfiprintf_r+0x110>
 800a1f4:	06d1      	lsls	r1, r2, #27
 800a1f6:	bf44      	itt	mi
 800a1f8:	2320      	movmi	r3, #32
 800a1fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a1fe:	0713      	lsls	r3, r2, #28
 800a200:	bf44      	itt	mi
 800a202:	232b      	movmi	r3, #43	@ 0x2b
 800a204:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a208:	f89a 3000 	ldrb.w	r3, [sl]
 800a20c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a20e:	d015      	beq.n	800a23c <_vfiprintf_r+0x120>
 800a210:	9a07      	ldr	r2, [sp, #28]
 800a212:	4654      	mov	r4, sl
 800a214:	2000      	movs	r0, #0
 800a216:	f04f 0c0a 	mov.w	ip, #10
 800a21a:	4621      	mov	r1, r4
 800a21c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a220:	3b30      	subs	r3, #48	@ 0x30
 800a222:	2b09      	cmp	r3, #9
 800a224:	d94b      	bls.n	800a2be <_vfiprintf_r+0x1a2>
 800a226:	b1b0      	cbz	r0, 800a256 <_vfiprintf_r+0x13a>
 800a228:	9207      	str	r2, [sp, #28]
 800a22a:	e014      	b.n	800a256 <_vfiprintf_r+0x13a>
 800a22c:	eba0 0308 	sub.w	r3, r0, r8
 800a230:	fa09 f303 	lsl.w	r3, r9, r3
 800a234:	4313      	orrs	r3, r2
 800a236:	9304      	str	r3, [sp, #16]
 800a238:	46a2      	mov	sl, r4
 800a23a:	e7d2      	b.n	800a1e2 <_vfiprintf_r+0xc6>
 800a23c:	9b03      	ldr	r3, [sp, #12]
 800a23e:	1d19      	adds	r1, r3, #4
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	9103      	str	r1, [sp, #12]
 800a244:	2b00      	cmp	r3, #0
 800a246:	bfbb      	ittet	lt
 800a248:	425b      	neglt	r3, r3
 800a24a:	f042 0202 	orrlt.w	r2, r2, #2
 800a24e:	9307      	strge	r3, [sp, #28]
 800a250:	9307      	strlt	r3, [sp, #28]
 800a252:	bfb8      	it	lt
 800a254:	9204      	strlt	r2, [sp, #16]
 800a256:	7823      	ldrb	r3, [r4, #0]
 800a258:	2b2e      	cmp	r3, #46	@ 0x2e
 800a25a:	d10a      	bne.n	800a272 <_vfiprintf_r+0x156>
 800a25c:	7863      	ldrb	r3, [r4, #1]
 800a25e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a260:	d132      	bne.n	800a2c8 <_vfiprintf_r+0x1ac>
 800a262:	9b03      	ldr	r3, [sp, #12]
 800a264:	1d1a      	adds	r2, r3, #4
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	9203      	str	r2, [sp, #12]
 800a26a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a26e:	3402      	adds	r4, #2
 800a270:	9305      	str	r3, [sp, #20]
 800a272:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a348 <_vfiprintf_r+0x22c>
 800a276:	7821      	ldrb	r1, [r4, #0]
 800a278:	2203      	movs	r2, #3
 800a27a:	4650      	mov	r0, sl
 800a27c:	f7f5 ffa8 	bl	80001d0 <memchr>
 800a280:	b138      	cbz	r0, 800a292 <_vfiprintf_r+0x176>
 800a282:	9b04      	ldr	r3, [sp, #16]
 800a284:	eba0 000a 	sub.w	r0, r0, sl
 800a288:	2240      	movs	r2, #64	@ 0x40
 800a28a:	4082      	lsls	r2, r0
 800a28c:	4313      	orrs	r3, r2
 800a28e:	3401      	adds	r4, #1
 800a290:	9304      	str	r3, [sp, #16]
 800a292:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a296:	4829      	ldr	r0, [pc, #164]	@ (800a33c <_vfiprintf_r+0x220>)
 800a298:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a29c:	2206      	movs	r2, #6
 800a29e:	f7f5 ff97 	bl	80001d0 <memchr>
 800a2a2:	2800      	cmp	r0, #0
 800a2a4:	d03f      	beq.n	800a326 <_vfiprintf_r+0x20a>
 800a2a6:	4b26      	ldr	r3, [pc, #152]	@ (800a340 <_vfiprintf_r+0x224>)
 800a2a8:	bb1b      	cbnz	r3, 800a2f2 <_vfiprintf_r+0x1d6>
 800a2aa:	9b03      	ldr	r3, [sp, #12]
 800a2ac:	3307      	adds	r3, #7
 800a2ae:	f023 0307 	bic.w	r3, r3, #7
 800a2b2:	3308      	adds	r3, #8
 800a2b4:	9303      	str	r3, [sp, #12]
 800a2b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2b8:	443b      	add	r3, r7
 800a2ba:	9309      	str	r3, [sp, #36]	@ 0x24
 800a2bc:	e76a      	b.n	800a194 <_vfiprintf_r+0x78>
 800a2be:	fb0c 3202 	mla	r2, ip, r2, r3
 800a2c2:	460c      	mov	r4, r1
 800a2c4:	2001      	movs	r0, #1
 800a2c6:	e7a8      	b.n	800a21a <_vfiprintf_r+0xfe>
 800a2c8:	2300      	movs	r3, #0
 800a2ca:	3401      	adds	r4, #1
 800a2cc:	9305      	str	r3, [sp, #20]
 800a2ce:	4619      	mov	r1, r3
 800a2d0:	f04f 0c0a 	mov.w	ip, #10
 800a2d4:	4620      	mov	r0, r4
 800a2d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a2da:	3a30      	subs	r2, #48	@ 0x30
 800a2dc:	2a09      	cmp	r2, #9
 800a2de:	d903      	bls.n	800a2e8 <_vfiprintf_r+0x1cc>
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d0c6      	beq.n	800a272 <_vfiprintf_r+0x156>
 800a2e4:	9105      	str	r1, [sp, #20]
 800a2e6:	e7c4      	b.n	800a272 <_vfiprintf_r+0x156>
 800a2e8:	fb0c 2101 	mla	r1, ip, r1, r2
 800a2ec:	4604      	mov	r4, r0
 800a2ee:	2301      	movs	r3, #1
 800a2f0:	e7f0      	b.n	800a2d4 <_vfiprintf_r+0x1b8>
 800a2f2:	ab03      	add	r3, sp, #12
 800a2f4:	9300      	str	r3, [sp, #0]
 800a2f6:	462a      	mov	r2, r5
 800a2f8:	4b12      	ldr	r3, [pc, #72]	@ (800a344 <_vfiprintf_r+0x228>)
 800a2fa:	a904      	add	r1, sp, #16
 800a2fc:	4630      	mov	r0, r6
 800a2fe:	f7fb febd 	bl	800607c <_printf_float>
 800a302:	4607      	mov	r7, r0
 800a304:	1c78      	adds	r0, r7, #1
 800a306:	d1d6      	bne.n	800a2b6 <_vfiprintf_r+0x19a>
 800a308:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a30a:	07d9      	lsls	r1, r3, #31
 800a30c:	d405      	bmi.n	800a31a <_vfiprintf_r+0x1fe>
 800a30e:	89ab      	ldrh	r3, [r5, #12]
 800a310:	059a      	lsls	r2, r3, #22
 800a312:	d402      	bmi.n	800a31a <_vfiprintf_r+0x1fe>
 800a314:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a316:	f7fc fe1b 	bl	8006f50 <__retarget_lock_release_recursive>
 800a31a:	89ab      	ldrh	r3, [r5, #12]
 800a31c:	065b      	lsls	r3, r3, #25
 800a31e:	f53f af1f 	bmi.w	800a160 <_vfiprintf_r+0x44>
 800a322:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a324:	e71e      	b.n	800a164 <_vfiprintf_r+0x48>
 800a326:	ab03      	add	r3, sp, #12
 800a328:	9300      	str	r3, [sp, #0]
 800a32a:	462a      	mov	r2, r5
 800a32c:	4b05      	ldr	r3, [pc, #20]	@ (800a344 <_vfiprintf_r+0x228>)
 800a32e:	a904      	add	r1, sp, #16
 800a330:	4630      	mov	r0, r6
 800a332:	f7fc f93b 	bl	80065ac <_printf_i>
 800a336:	e7e4      	b.n	800a302 <_vfiprintf_r+0x1e6>
 800a338:	0800a7b5 	.word	0x0800a7b5
 800a33c:	0800a7bf 	.word	0x0800a7bf
 800a340:	0800607d 	.word	0x0800607d
 800a344:	0800a0f9 	.word	0x0800a0f9
 800a348:	0800a7bb 	.word	0x0800a7bb

0800a34c <__swbuf_r>:
 800a34c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a34e:	460e      	mov	r6, r1
 800a350:	4614      	mov	r4, r2
 800a352:	4605      	mov	r5, r0
 800a354:	b118      	cbz	r0, 800a35e <__swbuf_r+0x12>
 800a356:	6a03      	ldr	r3, [r0, #32]
 800a358:	b90b      	cbnz	r3, 800a35e <__swbuf_r+0x12>
 800a35a:	f7fc fcdf 	bl	8006d1c <__sinit>
 800a35e:	69a3      	ldr	r3, [r4, #24]
 800a360:	60a3      	str	r3, [r4, #8]
 800a362:	89a3      	ldrh	r3, [r4, #12]
 800a364:	071a      	lsls	r2, r3, #28
 800a366:	d501      	bpl.n	800a36c <__swbuf_r+0x20>
 800a368:	6923      	ldr	r3, [r4, #16]
 800a36a:	b943      	cbnz	r3, 800a37e <__swbuf_r+0x32>
 800a36c:	4621      	mov	r1, r4
 800a36e:	4628      	mov	r0, r5
 800a370:	f000 f82a 	bl	800a3c8 <__swsetup_r>
 800a374:	b118      	cbz	r0, 800a37e <__swbuf_r+0x32>
 800a376:	f04f 37ff 	mov.w	r7, #4294967295
 800a37a:	4638      	mov	r0, r7
 800a37c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a37e:	6823      	ldr	r3, [r4, #0]
 800a380:	6922      	ldr	r2, [r4, #16]
 800a382:	1a98      	subs	r0, r3, r2
 800a384:	6963      	ldr	r3, [r4, #20]
 800a386:	b2f6      	uxtb	r6, r6
 800a388:	4283      	cmp	r3, r0
 800a38a:	4637      	mov	r7, r6
 800a38c:	dc05      	bgt.n	800a39a <__swbuf_r+0x4e>
 800a38e:	4621      	mov	r1, r4
 800a390:	4628      	mov	r0, r5
 800a392:	f7ff fa47 	bl	8009824 <_fflush_r>
 800a396:	2800      	cmp	r0, #0
 800a398:	d1ed      	bne.n	800a376 <__swbuf_r+0x2a>
 800a39a:	68a3      	ldr	r3, [r4, #8]
 800a39c:	3b01      	subs	r3, #1
 800a39e:	60a3      	str	r3, [r4, #8]
 800a3a0:	6823      	ldr	r3, [r4, #0]
 800a3a2:	1c5a      	adds	r2, r3, #1
 800a3a4:	6022      	str	r2, [r4, #0]
 800a3a6:	701e      	strb	r6, [r3, #0]
 800a3a8:	6962      	ldr	r2, [r4, #20]
 800a3aa:	1c43      	adds	r3, r0, #1
 800a3ac:	429a      	cmp	r2, r3
 800a3ae:	d004      	beq.n	800a3ba <__swbuf_r+0x6e>
 800a3b0:	89a3      	ldrh	r3, [r4, #12]
 800a3b2:	07db      	lsls	r3, r3, #31
 800a3b4:	d5e1      	bpl.n	800a37a <__swbuf_r+0x2e>
 800a3b6:	2e0a      	cmp	r6, #10
 800a3b8:	d1df      	bne.n	800a37a <__swbuf_r+0x2e>
 800a3ba:	4621      	mov	r1, r4
 800a3bc:	4628      	mov	r0, r5
 800a3be:	f7ff fa31 	bl	8009824 <_fflush_r>
 800a3c2:	2800      	cmp	r0, #0
 800a3c4:	d0d9      	beq.n	800a37a <__swbuf_r+0x2e>
 800a3c6:	e7d6      	b.n	800a376 <__swbuf_r+0x2a>

0800a3c8 <__swsetup_r>:
 800a3c8:	b538      	push	{r3, r4, r5, lr}
 800a3ca:	4b29      	ldr	r3, [pc, #164]	@ (800a470 <__swsetup_r+0xa8>)
 800a3cc:	4605      	mov	r5, r0
 800a3ce:	6818      	ldr	r0, [r3, #0]
 800a3d0:	460c      	mov	r4, r1
 800a3d2:	b118      	cbz	r0, 800a3dc <__swsetup_r+0x14>
 800a3d4:	6a03      	ldr	r3, [r0, #32]
 800a3d6:	b90b      	cbnz	r3, 800a3dc <__swsetup_r+0x14>
 800a3d8:	f7fc fca0 	bl	8006d1c <__sinit>
 800a3dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a3e0:	0719      	lsls	r1, r3, #28
 800a3e2:	d422      	bmi.n	800a42a <__swsetup_r+0x62>
 800a3e4:	06da      	lsls	r2, r3, #27
 800a3e6:	d407      	bmi.n	800a3f8 <__swsetup_r+0x30>
 800a3e8:	2209      	movs	r2, #9
 800a3ea:	602a      	str	r2, [r5, #0]
 800a3ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a3f0:	81a3      	strh	r3, [r4, #12]
 800a3f2:	f04f 30ff 	mov.w	r0, #4294967295
 800a3f6:	e033      	b.n	800a460 <__swsetup_r+0x98>
 800a3f8:	0758      	lsls	r0, r3, #29
 800a3fa:	d512      	bpl.n	800a422 <__swsetup_r+0x5a>
 800a3fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a3fe:	b141      	cbz	r1, 800a412 <__swsetup_r+0x4a>
 800a400:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a404:	4299      	cmp	r1, r3
 800a406:	d002      	beq.n	800a40e <__swsetup_r+0x46>
 800a408:	4628      	mov	r0, r5
 800a40a:	f7fd fc01 	bl	8007c10 <_free_r>
 800a40e:	2300      	movs	r3, #0
 800a410:	6363      	str	r3, [r4, #52]	@ 0x34
 800a412:	89a3      	ldrh	r3, [r4, #12]
 800a414:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a418:	81a3      	strh	r3, [r4, #12]
 800a41a:	2300      	movs	r3, #0
 800a41c:	6063      	str	r3, [r4, #4]
 800a41e:	6923      	ldr	r3, [r4, #16]
 800a420:	6023      	str	r3, [r4, #0]
 800a422:	89a3      	ldrh	r3, [r4, #12]
 800a424:	f043 0308 	orr.w	r3, r3, #8
 800a428:	81a3      	strh	r3, [r4, #12]
 800a42a:	6923      	ldr	r3, [r4, #16]
 800a42c:	b94b      	cbnz	r3, 800a442 <__swsetup_r+0x7a>
 800a42e:	89a3      	ldrh	r3, [r4, #12]
 800a430:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a434:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a438:	d003      	beq.n	800a442 <__swsetup_r+0x7a>
 800a43a:	4621      	mov	r1, r4
 800a43c:	4628      	mov	r0, r5
 800a43e:	f000 f883 	bl	800a548 <__smakebuf_r>
 800a442:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a446:	f013 0201 	ands.w	r2, r3, #1
 800a44a:	d00a      	beq.n	800a462 <__swsetup_r+0x9a>
 800a44c:	2200      	movs	r2, #0
 800a44e:	60a2      	str	r2, [r4, #8]
 800a450:	6962      	ldr	r2, [r4, #20]
 800a452:	4252      	negs	r2, r2
 800a454:	61a2      	str	r2, [r4, #24]
 800a456:	6922      	ldr	r2, [r4, #16]
 800a458:	b942      	cbnz	r2, 800a46c <__swsetup_r+0xa4>
 800a45a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a45e:	d1c5      	bne.n	800a3ec <__swsetup_r+0x24>
 800a460:	bd38      	pop	{r3, r4, r5, pc}
 800a462:	0799      	lsls	r1, r3, #30
 800a464:	bf58      	it	pl
 800a466:	6962      	ldrpl	r2, [r4, #20]
 800a468:	60a2      	str	r2, [r4, #8]
 800a46a:	e7f4      	b.n	800a456 <__swsetup_r+0x8e>
 800a46c:	2000      	movs	r0, #0
 800a46e:	e7f7      	b.n	800a460 <__swsetup_r+0x98>
 800a470:	20000040 	.word	0x20000040

0800a474 <_raise_r>:
 800a474:	291f      	cmp	r1, #31
 800a476:	b538      	push	{r3, r4, r5, lr}
 800a478:	4605      	mov	r5, r0
 800a47a:	460c      	mov	r4, r1
 800a47c:	d904      	bls.n	800a488 <_raise_r+0x14>
 800a47e:	2316      	movs	r3, #22
 800a480:	6003      	str	r3, [r0, #0]
 800a482:	f04f 30ff 	mov.w	r0, #4294967295
 800a486:	bd38      	pop	{r3, r4, r5, pc}
 800a488:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a48a:	b112      	cbz	r2, 800a492 <_raise_r+0x1e>
 800a48c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a490:	b94b      	cbnz	r3, 800a4a6 <_raise_r+0x32>
 800a492:	4628      	mov	r0, r5
 800a494:	f000 f830 	bl	800a4f8 <_getpid_r>
 800a498:	4622      	mov	r2, r4
 800a49a:	4601      	mov	r1, r0
 800a49c:	4628      	mov	r0, r5
 800a49e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a4a2:	f000 b817 	b.w	800a4d4 <_kill_r>
 800a4a6:	2b01      	cmp	r3, #1
 800a4a8:	d00a      	beq.n	800a4c0 <_raise_r+0x4c>
 800a4aa:	1c59      	adds	r1, r3, #1
 800a4ac:	d103      	bne.n	800a4b6 <_raise_r+0x42>
 800a4ae:	2316      	movs	r3, #22
 800a4b0:	6003      	str	r3, [r0, #0]
 800a4b2:	2001      	movs	r0, #1
 800a4b4:	e7e7      	b.n	800a486 <_raise_r+0x12>
 800a4b6:	2100      	movs	r1, #0
 800a4b8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a4bc:	4620      	mov	r0, r4
 800a4be:	4798      	blx	r3
 800a4c0:	2000      	movs	r0, #0
 800a4c2:	e7e0      	b.n	800a486 <_raise_r+0x12>

0800a4c4 <raise>:
 800a4c4:	4b02      	ldr	r3, [pc, #8]	@ (800a4d0 <raise+0xc>)
 800a4c6:	4601      	mov	r1, r0
 800a4c8:	6818      	ldr	r0, [r3, #0]
 800a4ca:	f7ff bfd3 	b.w	800a474 <_raise_r>
 800a4ce:	bf00      	nop
 800a4d0:	20000040 	.word	0x20000040

0800a4d4 <_kill_r>:
 800a4d4:	b538      	push	{r3, r4, r5, lr}
 800a4d6:	4d07      	ldr	r5, [pc, #28]	@ (800a4f4 <_kill_r+0x20>)
 800a4d8:	2300      	movs	r3, #0
 800a4da:	4604      	mov	r4, r0
 800a4dc:	4608      	mov	r0, r1
 800a4de:	4611      	mov	r1, r2
 800a4e0:	602b      	str	r3, [r5, #0]
 800a4e2:	f7f7 f99b 	bl	800181c <_kill>
 800a4e6:	1c43      	adds	r3, r0, #1
 800a4e8:	d102      	bne.n	800a4f0 <_kill_r+0x1c>
 800a4ea:	682b      	ldr	r3, [r5, #0]
 800a4ec:	b103      	cbz	r3, 800a4f0 <_kill_r+0x1c>
 800a4ee:	6023      	str	r3, [r4, #0]
 800a4f0:	bd38      	pop	{r3, r4, r5, pc}
 800a4f2:	bf00      	nop
 800a4f4:	2000056c 	.word	0x2000056c

0800a4f8 <_getpid_r>:
 800a4f8:	f7f7 b988 	b.w	800180c <_getpid>

0800a4fc <__swhatbuf_r>:
 800a4fc:	b570      	push	{r4, r5, r6, lr}
 800a4fe:	460c      	mov	r4, r1
 800a500:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a504:	2900      	cmp	r1, #0
 800a506:	b096      	sub	sp, #88	@ 0x58
 800a508:	4615      	mov	r5, r2
 800a50a:	461e      	mov	r6, r3
 800a50c:	da0d      	bge.n	800a52a <__swhatbuf_r+0x2e>
 800a50e:	89a3      	ldrh	r3, [r4, #12]
 800a510:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a514:	f04f 0100 	mov.w	r1, #0
 800a518:	bf14      	ite	ne
 800a51a:	2340      	movne	r3, #64	@ 0x40
 800a51c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a520:	2000      	movs	r0, #0
 800a522:	6031      	str	r1, [r6, #0]
 800a524:	602b      	str	r3, [r5, #0]
 800a526:	b016      	add	sp, #88	@ 0x58
 800a528:	bd70      	pop	{r4, r5, r6, pc}
 800a52a:	466a      	mov	r2, sp
 800a52c:	f000 f848 	bl	800a5c0 <_fstat_r>
 800a530:	2800      	cmp	r0, #0
 800a532:	dbec      	blt.n	800a50e <__swhatbuf_r+0x12>
 800a534:	9901      	ldr	r1, [sp, #4]
 800a536:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a53a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a53e:	4259      	negs	r1, r3
 800a540:	4159      	adcs	r1, r3
 800a542:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a546:	e7eb      	b.n	800a520 <__swhatbuf_r+0x24>

0800a548 <__smakebuf_r>:
 800a548:	898b      	ldrh	r3, [r1, #12]
 800a54a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a54c:	079d      	lsls	r5, r3, #30
 800a54e:	4606      	mov	r6, r0
 800a550:	460c      	mov	r4, r1
 800a552:	d507      	bpl.n	800a564 <__smakebuf_r+0x1c>
 800a554:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a558:	6023      	str	r3, [r4, #0]
 800a55a:	6123      	str	r3, [r4, #16]
 800a55c:	2301      	movs	r3, #1
 800a55e:	6163      	str	r3, [r4, #20]
 800a560:	b003      	add	sp, #12
 800a562:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a564:	ab01      	add	r3, sp, #4
 800a566:	466a      	mov	r2, sp
 800a568:	f7ff ffc8 	bl	800a4fc <__swhatbuf_r>
 800a56c:	9f00      	ldr	r7, [sp, #0]
 800a56e:	4605      	mov	r5, r0
 800a570:	4639      	mov	r1, r7
 800a572:	4630      	mov	r0, r6
 800a574:	f7fd fbc0 	bl	8007cf8 <_malloc_r>
 800a578:	b948      	cbnz	r0, 800a58e <__smakebuf_r+0x46>
 800a57a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a57e:	059a      	lsls	r2, r3, #22
 800a580:	d4ee      	bmi.n	800a560 <__smakebuf_r+0x18>
 800a582:	f023 0303 	bic.w	r3, r3, #3
 800a586:	f043 0302 	orr.w	r3, r3, #2
 800a58a:	81a3      	strh	r3, [r4, #12]
 800a58c:	e7e2      	b.n	800a554 <__smakebuf_r+0xc>
 800a58e:	89a3      	ldrh	r3, [r4, #12]
 800a590:	6020      	str	r0, [r4, #0]
 800a592:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a596:	81a3      	strh	r3, [r4, #12]
 800a598:	9b01      	ldr	r3, [sp, #4]
 800a59a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a59e:	b15b      	cbz	r3, 800a5b8 <__smakebuf_r+0x70>
 800a5a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a5a4:	4630      	mov	r0, r6
 800a5a6:	f000 f81d 	bl	800a5e4 <_isatty_r>
 800a5aa:	b128      	cbz	r0, 800a5b8 <__smakebuf_r+0x70>
 800a5ac:	89a3      	ldrh	r3, [r4, #12]
 800a5ae:	f023 0303 	bic.w	r3, r3, #3
 800a5b2:	f043 0301 	orr.w	r3, r3, #1
 800a5b6:	81a3      	strh	r3, [r4, #12]
 800a5b8:	89a3      	ldrh	r3, [r4, #12]
 800a5ba:	431d      	orrs	r5, r3
 800a5bc:	81a5      	strh	r5, [r4, #12]
 800a5be:	e7cf      	b.n	800a560 <__smakebuf_r+0x18>

0800a5c0 <_fstat_r>:
 800a5c0:	b538      	push	{r3, r4, r5, lr}
 800a5c2:	4d07      	ldr	r5, [pc, #28]	@ (800a5e0 <_fstat_r+0x20>)
 800a5c4:	2300      	movs	r3, #0
 800a5c6:	4604      	mov	r4, r0
 800a5c8:	4608      	mov	r0, r1
 800a5ca:	4611      	mov	r1, r2
 800a5cc:	602b      	str	r3, [r5, #0]
 800a5ce:	f7f7 f985 	bl	80018dc <_fstat>
 800a5d2:	1c43      	adds	r3, r0, #1
 800a5d4:	d102      	bne.n	800a5dc <_fstat_r+0x1c>
 800a5d6:	682b      	ldr	r3, [r5, #0]
 800a5d8:	b103      	cbz	r3, 800a5dc <_fstat_r+0x1c>
 800a5da:	6023      	str	r3, [r4, #0]
 800a5dc:	bd38      	pop	{r3, r4, r5, pc}
 800a5de:	bf00      	nop
 800a5e0:	2000056c 	.word	0x2000056c

0800a5e4 <_isatty_r>:
 800a5e4:	b538      	push	{r3, r4, r5, lr}
 800a5e6:	4d06      	ldr	r5, [pc, #24]	@ (800a600 <_isatty_r+0x1c>)
 800a5e8:	2300      	movs	r3, #0
 800a5ea:	4604      	mov	r4, r0
 800a5ec:	4608      	mov	r0, r1
 800a5ee:	602b      	str	r3, [r5, #0]
 800a5f0:	f7f7 f984 	bl	80018fc <_isatty>
 800a5f4:	1c43      	adds	r3, r0, #1
 800a5f6:	d102      	bne.n	800a5fe <_isatty_r+0x1a>
 800a5f8:	682b      	ldr	r3, [r5, #0]
 800a5fa:	b103      	cbz	r3, 800a5fe <_isatty_r+0x1a>
 800a5fc:	6023      	str	r3, [r4, #0]
 800a5fe:	bd38      	pop	{r3, r4, r5, pc}
 800a600:	2000056c 	.word	0x2000056c

0800a604 <_init>:
 800a604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a606:	bf00      	nop
 800a608:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a60a:	bc08      	pop	{r3}
 800a60c:	469e      	mov	lr, r3
 800a60e:	4770      	bx	lr

0800a610 <_fini>:
 800a610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a612:	bf00      	nop
 800a614:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a616:	bc08      	pop	{r3}
 800a618:	469e      	mov	lr, r3
 800a61a:	4770      	bx	lr
