// Seed: 3909054313
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  generate
    wire id_7;
  endgenerate
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input tri1 id_3
    , id_6,
    inout wor id_4
);
  always @(posedge id_4 or negedge id_1) begin : LABEL_0
    disable id_7;
  end
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
