#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001af4922ff90 .scope module, "testbench" "testbench" 2 98;
 .timescale 0 0;
v000001af49281550_0 .net "H0", 0 0, v000001af492302b0_0;  1 drivers
v000001af492815f0_0 .net "LH0", 0 0, v000001af491d6d80_0;  1 drivers
v000001af49281690_0 .net "LS0", 0 0, v000001af49224410_0;  1 drivers
v000001af49281730_0 .net "LX0", 0 0, v000001af492244b0_0;  1 drivers
v000001af492825e0_0 .net "M00", 1 0, v000001af49224550_0;  1 drivers
v000001af49281e60_0 .net "M10", 1 0, v000001af491d68e0_0;  1 drivers
v000001af49281fa0_0 .net "M20", 1 0, v000001af491d6980_0;  1 drivers
v000001af492824a0_0 .var "clk0", 0 0;
v000001af49282720_0 .var "inicio0", 0 0;
v000001af49281be0_0 .var "reset0", 0 0;
S_000001af49230120 .scope module, "jose" "BC" 2 111, 2 1 0, S_000001af4922ff90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inicio";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "LX";
    .port_info 4 /OUTPUT 1 "LS";
    .port_info 5 /OUTPUT 1 "LH";
    .port_info 6 /OUTPUT 1 "H";
    .port_info 7 /OUTPUT 2 "M0";
    .port_info 8 /OUTPUT 2 "M1";
    .port_info 9 /OUTPUT 2 "M2";
P_000001af491d66d0 .param/l "A" 0 2 16, C4<000>;
P_000001af491d6708 .param/l "B" 0 2 16, C4<001>;
P_000001af491d6740 .param/l "C" 0 2 16, C4<010>;
P_000001af491d6778 .param/l "D" 0 2 16, C4<011>;
P_000001af491d67b0 .param/l "E" 0 2 16, C4<100>;
P_000001af491d67e8 .param/l "F" 0 2 16, C4<101>;
v000001af492302b0_0 .var "H", 0 0;
v000001af491d6d80_0 .var "LH", 0 0;
v000001af49224410_0 .var "LS", 0 0;
v000001af492244b0_0 .var "LX", 0 0;
v000001af49224550_0 .var "M0", 1 0;
v000001af491d68e0_0 .var "M1", 1 0;
v000001af491d6980_0 .var "M2", 1 0;
v000001af491d6a20_0 .net "clk", 0 0, v000001af492824a0_0;  1 drivers
v000001af491d6ac0_0 .net "inicio", 0 0, v000001af49282720_0;  1 drivers
v000001af49281410_0 .net "reset", 0 0, v000001af49281be0_0;  1 drivers
v000001af492814b0_0 .var "state", 2 0;
E_000001af49215220/0 .event anyedge, v000001af49281410_0;
E_000001af49215220/1 .event posedge, v000001af491d6a20_0;
E_000001af49215220 .event/or E_000001af49215220/0, E_000001af49215220/1;
    .scope S_000001af49230120;
T_0 ;
    %wait E_000001af49215220;
    %load/vec4 v000001af49281410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001af492814b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001af491d6ac0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001af492814b0_0, 0;
    %load/vec4 v000001af492814b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %jmp T_0.10;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001af49224550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af492244b0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001af491d68e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001af491d6980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001af49224410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af491d6d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af492302b0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001af492814b0_0, 0;
    %jmp T_0.10;
T_0.5 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001af49224550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001af492244b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001af491d68e0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001af491d6980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af49224410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001af491d6d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af492302b0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001af492814b0_0, 0;
    %jmp T_0.10;
T_0.6 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001af49224550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001af492244b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001af491d68e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001af491d6980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001af49224410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af491d6d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af492302b0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001af492814b0_0, 0;
    %jmp T_0.10;
T_0.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001af49224550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001af492244b0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001af491d68e0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001af491d6980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af49224410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001af491d6d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001af492302b0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001af492814b0_0, 0;
    %jmp T_0.10;
T_0.8 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001af49224550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001af492244b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001af491d68e0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001af491d6980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af49224410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001af491d6d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001af492302b0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001af492814b0_0, 0;
    %jmp T_0.10;
T_0.9 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001af49224550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001af492244b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001af491d68e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001af491d6980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001af49224410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001af491d6d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001af492302b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001af492814b0_0, 0;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001af4922ff90;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001af49282720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001af492824a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001af49281be0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_000001af4922ff90;
T_2 ;
    %delay 1, 0;
    %load/vec4 v000001af492824a0_0;
    %inv;
    %assign/vec4 v000001af492824a0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000001af4922ff90;
T_3 ;
    %vpi_call 2 118 "$dumpvars" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af49282720_0, 0;
    %delay 50, 0;
    %vpi_call 2 122 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "BC.v";
