<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>ad9363_test</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RST.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">rst</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>ad9363_test</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>201da5ca</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>ad9363_test</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>201da5ca</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>58888c6c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rx_status</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_data_i0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_data_q0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>phase_inc</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dds_en</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dac_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dac_data_i0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dac_data_q0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>PHASE_INCREMENT</spirit:name>
        <spirit:displayName>Phase Increment</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.PHASE_INCREMENT" spirit:bitStringLength="32">0x0020C49B</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ila_dds/ila_dds.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dds_compiler_0/dds_compiler_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ad9363_test.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_acb6f42e</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="dds_compiler" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ila_dds/ila_dds.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dds_compiler_0/dds_compiler_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ad9363_test.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="dds_compiler" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/ad9363_test_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_58888c6c</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>ad9363_test_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">ad9363_test_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>PHASE_INCREMENT</spirit:name>
      <spirit:displayName>Phase Increment</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.PHASE_INCREMENT" spirit:bitStringLength="32">0x0020C49B</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>ad9363_test_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>13</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2020-11-25T04:28:25Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@750d39c8_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19b45f39_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2346d809_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@123aacfe_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7571821c_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eb536bf_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28f2c13e_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12c272b9_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cc7a211_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11df07bf_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@692d4fc2_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67eb5abc_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@750e1cfa_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60ebe590_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c360c2f_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44da39eb_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52117698_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@372a963a_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3abf5a09_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c3d4377_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60072361_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5df28c8d_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13905458_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f0732c8_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@244efbef_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@af032f7_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70711e80_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4224490e_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@109e2a14_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@688a75da_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a08c223_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cc69360_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f69aa64_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79cd77f_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10598ed2_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55e8f91a_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2faedae0_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51c736e5_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35475126_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30354616_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35afbd0_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a51d986_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f3a6ab3_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c74f1aa_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a0bbe2d_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c090200_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c02e4dd_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@428655fb_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5057ae27_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@278bdd47_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e6ea63e_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cd88082_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b630811_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@298b9e2f_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37cc60c2_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39b2386_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22741e41_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6310cca1_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c11272e_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c4875_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@688814e1_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7314e4a_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@af51b47_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ba49cb9_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3142fcd8_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54246bda_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19b6cf5c_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bf46b1c_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13f9be2f_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aba4cec_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67eb63f4_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bce923a_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@add52f0_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21a42b59_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ae19356_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@344ba895_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@379c4f4d_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b6c8925_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@741a584c_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ccf60f9_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f510fcc_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a7cfbe0_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@151d29ae_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@445f6ba_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39164a71_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@737ab4c3_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d00af24_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2afb9fc9_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e7d1aa7_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13d3db84_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46e3a0fe_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6698fcd9_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3df84b8b_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58efc39_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61dcd464_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4182cf37_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fe1786e_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c2a2361_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ff069fe_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@356a576e_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@544484f_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9342c0d_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37a7bcf1_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6740132c_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c5cca9_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fef48eb_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dfae4c6_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75daed00_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@400224f4_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39a4d6db_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d319a37_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e26036_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@583c9964_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ae6c567_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d3e662f_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@486c455f_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43d8d81b_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79c1f677_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bf70d4b_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e9db75f_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ced0720_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55fd20f3_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fa22a2e_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5693fbbb_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70531dcf_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@299d3517_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37485350_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bef6dfa_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@574cbd01_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64a2fe97_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19b5a60b_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62c8a42_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@232a6184_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4af7e348_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@283e90a4_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5025f726_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a4b878e_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@663f1c4b_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7df3db1e_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a582fa5_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71fa9183_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6907f5a6_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f686e12_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d887214_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4982cf97_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43fd235d_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4be78b92_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59f58ddc_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c55eb5e_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39edd49c_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74b30ac3_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79987c14_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41b2b8e3_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5003c518_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f021212_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41f2bc52_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@412a6b83_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68bcb9c2_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48054933_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@555c366d_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@375e39d6_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a518d6e_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4abd6908_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2935a391_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@559c6dcd_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dc02ed3_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@743a51f2_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2237c474_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@352a9afa_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13f4ee78_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d17b33_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54efc751_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d76d58b_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b30b580_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c06f016_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@88055fb_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1427934f_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b8c24e8_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eeae9c1_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33aec6f5_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f72b4cf_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53aa1bcb_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ae445f0_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f667b4f_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dc599ec_ARCHIVE_LOCATION">e:/Wcc/DSP/FPGA_SDR/ANT_SDR/Firmware/ad9363/ip_repo/ad9363_test</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="08ffdcac"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="1654c970"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="18e824a4"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="f473537c"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="4511f6bd"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
