Memory controller with refresh pipeline