OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GRT-0020] Min routing layer: M2
[INFO GRT-0021] Max routing layer: M7
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer M1      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M2      Track-Pitch = 0.2700  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M3      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M4      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M5      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M6      Track-Pitch = 0.0640  line-2-Via Pitch: 0.1040
[INFO GRT-0088] Layer M7      Track-Pitch = 0.0640  line-2-Via Pitch: 0.1040
[INFO GRT-0019] Found 2187 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 105
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 26259

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
M1         Vertical            0             0          0.00%
M2         Horizontal      68450         34040          50.27%
M3         Vertical       513375        238518          53.54%
M4         Horizontal     376475        171672          54.40%
M5         Vertical       376475        168486          55.25%
M6         Horizontal     171125         65328          61.82%
M7         Vertical       171125         69552          59.36%
---------------------------------------------------------------

[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0197] Via related to pin nodes: 122361
[INFO GRT-0198] Via related Steiner nodes: 6634
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 153829
[INFO GRT-0112] Final usage 3D: 687810

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
M1                   0             0            0.00%             0 /  0 /  0
M2               34040         16397           48.17%             0 /  0 /  0
M3              238518         89387           37.48%             0 /  0 /  0
M4              171672         74961           43.67%             0 /  0 /  0
M5              168486         24182           14.35%             0 /  0 /  0
M6               65328         20617           31.56%             0 /  0 /  0
M7               69552           779            1.12%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total           747596        226323           30.27%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 160094 um
[INFO GRT-0014] Routed nets: 17653

==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns -2257.93

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns -188.88

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack -188.88

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_22819_/CLK ^
 268.50
_18442_/CLK v
 223.01      0.00      45.49


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _22807_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    3.23                           rst_ni (net)
                  1.42    0.45  100.45 ^ hold4/A (BUFx4_ASAP7_75t_R)
                 11.44   21.24  121.68 ^ hold4/Y (BUFx4_ASAP7_75t_R)
     1    1.88                           net467 (net)
                 11.48    0.34  122.02 ^ hold1/A (BUFx4_ASAP7_75t_R)
                  9.15   23.00  145.02 ^ hold1/Y (BUFx4_ASAP7_75t_R)
     1    0.75                           net464 (net)
                  9.15    0.05  145.07 ^ hold5/A (BUFx4_ASAP7_75t_R)
                 14.14   25.11  170.18 ^ hold5/Y (BUFx4_ASAP7_75t_R)
     1    3.01                           net468 (net)
                 14.31    0.82  171.00 ^ input10/A (BUFx2_ASAP7_75t_R)
                 11.17   20.51  191.51 ^ input10/Y (BUFx2_ASAP7_75t_R)
     1    1.54                           net10 (net)
                 11.18    0.24  191.75 ^ hold6/A (BUFx4_ASAP7_75t_R)
                  9.22   22.94  214.69 ^ hold6/Y (BUFx4_ASAP7_75t_R)
     1    0.79                           net469 (net)
                  9.22    0.03  214.72 ^ hold2/A (BUFx4_ASAP7_75t_R)
                 12.01   24.08  238.79 ^ hold2/Y (BUFx4_ASAP7_75t_R)
     1    2.16                           net465 (net)
                 12.06    0.38  239.18 ^ hold7/A (BUFx4_ASAP7_75t_R)
                 20.70   29.62  268.79 ^ hold7/Y (BUFx4_ASAP7_75t_R)
     1    5.88                           net470 (net)
                 21.04    1.43  270.23 ^ _14726_/A (INVx8_ASAP7_75t_R)
                  6.83    7.35  277.58 v _14726_/Y (INVx8_ASAP7_75t_R)
     1    1.17                           _00016_ (net)
                  6.83    0.13  277.71 v hold3/A (BUFx4_ASAP7_75t_R)
                 38.77   38.23  315.94 v hold3/Y (BUFx4_ASAP7_75t_R)
    16   15.96                           net466 (net)
                 39.09    2.07  318.01 v _22807_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                318.01   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1    8.24                           clk_i (net)
                  9.59    3.02    3.02 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 17.12   27.01   30.03 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    4.30                           clknet_0_clk_i (net)
                 17.21    0.67   30.70 ^ clkbuf_1_0__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 47.63   43.31   74.00 ^ clkbuf_1_0__f_clk_i/Y (BUFx4_ASAP7_75t_R)
    10   17.43                           clknet_1_0__leaf_clk_i (net)
                 48.26    3.04   77.05 ^ clkbuf_leaf_12_clk_i/A (BUFx4_ASAP7_75t_R)
                 73.37   64.34  141.38 ^ clkbuf_leaf_12_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   28.62                           clknet_leaf_12_clk_i (net)
                 73.80    3.17  144.55 ^ _14648_/A (AND2x2_ASAP7_75t_R)
                 16.24   33.32  177.87 ^ _14648_/Y (AND2x2_ASAP7_75t_R)
     1    2.12                           cg_we_global.clk_o (net)
                 16.27    0.42  178.29 ^ clkbuf_0_cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 11.73   26.47  204.76 ^ clkbuf_0_cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
     2    2.04                           clknet_0_cg_we_global.clk_o (net)
                 11.76    0.28  205.05 ^ clkbuf_1_0__f_cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 19.11   29.27  234.31 ^ clkbuf_1_0__f_cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
     8    5.34                           clknet_1_0__leaf_cg_we_global.clk_o (net)
                 19.13    0.36  234.67 ^ _22807_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00  234.67   clock reconvergence pessimism
                         57.81  292.48   library removal time
                                292.48   data required time
-----------------------------------------------------------------------------
                                292.48   data required time
                               -318.01   data arrival time
-----------------------------------------------------------------------------
                                 25.53   slack (MET)


Startpoint: _21203_ (negative level-sensitive latch clocked by clk)
Endpoint: _14559_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1    8.24                           clk_i (net)
                  9.59    3.02  503.02 v clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 16.00   29.33  532.35 v clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    4.30                           clknet_0_clk_i (net)
                 16.07    0.61  532.96 v clkbuf_1_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 35.75   41.40  574.36 v clkbuf_1_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
     9   14.92                           clknet_1_1__leaf_clk_i (net)
                 36.58    2.98  577.34 v clkbuf_leaf_4_clk_i/A (BUFx4_ASAP7_75t_R)
                 48.36   55.18  632.52 v clkbuf_leaf_4_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   21.90                           clknet_leaf_4_clk_i (net)
                 48.72    2.37  634.89 v _21203_/CLK (DLLx3_ASAP7_75t_R)
                 78.07   79.98  714.87 ^ _21203_/Q (DLLx3_ASAP7_75t_R)
    33   22.92                           gen_sub_units_scm[7].sub_unit_i.cg_we_global.en_latch (net)
                 78.15    1.46  716.33 ^ _14559_/B (AND3x1_ASAP7_75t_R)
                                716.33   data arrival time

                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1    8.24                           clk_i (net)
                  9.59    3.02  503.02 v clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 16.00   29.33  532.35 v clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    4.30                           clknet_0_clk_i (net)
                 16.07    0.61  532.96 v clkbuf_1_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 35.75   41.40  574.36 v clkbuf_1_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
     9   14.92                           clknet_1_1__leaf_clk_i (net)
                 36.07    1.93  576.29 v clkbuf_opt_5_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 11.17   35.84  612.13 v clkbuf_opt_5_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    1.63                           clknet_opt_5_0_clk_i (net)
                 11.21    0.30  612.43 v clkbuf_opt_5_1_clk_i/A (BUFx4_ASAP7_75t_R)
                 12.83   27.89  640.32 v clkbuf_opt_5_1_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    2.66                           clknet_opt_5_1_clk_i (net)
                 13.02    0.79  641.11 v clkbuf_opt_5_2_clk_i/A (BUFx4_ASAP7_75t_R)
                 10.01   26.68  667.78 v clkbuf_opt_5_2_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    1.06                           clknet_opt_5_2_clk_i (net)
                 10.01    0.13  667.91 v clkbuf_leaf_6_clk_i/A (BUFx4_ASAP7_75t_R)
                 48.56   45.85  713.75 v clkbuf_leaf_6_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   22.19                           clknet_leaf_6_clk_i (net)
                 49.21    3.13  716.89 v _14559_/A (AND3x1_ASAP7_75t_R)
                          0.00  716.89   clock reconvergence pessimism
                          0.00  716.89   clock gating hold time
                                716.89   data required time
-----------------------------------------------------------------------------
                                716.89   data required time
                               -716.33   data arrival time
-----------------------------------------------------------------------------
                                 -0.55   slack (VIOLATED)


Startpoint: wdata_a_i[15] (input port clocked by clk)
Endpoint: _22822_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ wdata_a_i[15] (in)
     1    1.42                           wdata_a_i[15] (net)
                  0.41    0.13  100.13 ^ hold28/A (BUFx4_ASAP7_75t_R)
                  9.30   19.58  119.71 ^ hold28/Y (BUFx4_ASAP7_75t_R)
     1    0.79                           net491 (net)
                  9.30    0.08  119.79 ^ input26/A (BUFx2_ASAP7_75t_R)
                  7.96   17.25  137.04 ^ input26/Y (BUFx2_ASAP7_75t_R)
     1    0.82                           net26 (net)
                  7.97    0.08  137.12 ^ hold29/A (BUFx4_ASAP7_75t_R)
                  9.89   22.34  159.46 ^ hold29/Y (BUFx4_ASAP7_75t_R)
     1    1.13                           net492 (net)
                  9.89    0.14  159.60 ^ _14776_/B (AND2x2_ASAP7_75t_R)
                  8.58   19.18  178.78 ^ _14776_/Y (AND2x2_ASAP7_75t_R)
     1    0.72                           _06732_ (net)
                  8.59    0.06  178.84 ^ hold30/A (BUFx4_ASAP7_75t_R)
                  9.11   21.99  200.83 ^ hold30/Y (BUFx4_ASAP7_75t_R)
     1    0.73                           net493 (net)
                  9.11    0.02  200.84 ^ _14777_/B (AO21x1_ASAP7_75t_R)
                 11.03   15.22  216.07 ^ _14777_/Y (AO21x1_ASAP7_75t_R)
     1    0.88                           _00032_ (net)
                 11.03    0.09  216.16 ^ hold31/A (BUFx4_ASAP7_75t_R)
                  9.51   23.08  239.24 ^ hold31/Y (BUFx4_ASAP7_75t_R)
     1    0.93                           net494 (net)
                  9.51    0.08  239.32 ^ _22822_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                                239.32   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1    8.24                           clk_i (net)
                  9.59    3.02    3.02 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 17.12   27.01   30.03 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    4.30                           clknet_0_clk_i (net)
                 17.21    0.67   30.70 ^ clkbuf_1_0__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 47.63   43.31   74.00 ^ clkbuf_1_0__f_clk_i/Y (BUFx4_ASAP7_75t_R)
    10   17.43                           clknet_1_0__leaf_clk_i (net)
                 48.26    3.04   77.05 ^ clkbuf_leaf_12_clk_i/A (BUFx4_ASAP7_75t_R)
                 73.37   64.34  141.38 ^ clkbuf_leaf_12_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   28.62                           clknet_leaf_12_clk_i (net)
                 73.80    3.17  144.55 ^ _14648_/A (AND2x2_ASAP7_75t_R)
                 16.24   33.32  177.87 ^ _14648_/Y (AND2x2_ASAP7_75t_R)
     1    2.12                           cg_we_global.clk_o (net)
                 16.27    0.42  178.29 ^ clkbuf_0_cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 11.73   26.47  204.76 ^ clkbuf_0_cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
     2    2.04                           clknet_0_cg_we_global.clk_o (net)
                 11.76    0.28  205.05 ^ clkbuf_1_0__f_cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 19.11   29.27  234.31 ^ clkbuf_1_0__f_cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
     8    5.34                           clknet_1_0__leaf_cg_we_global.clk_o (net)
                 19.11    0.22  234.54 ^ _22822_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00  234.54   clock reconvergence pessimism
                          2.51  237.04   library hold time
                                237.04   data required time
-----------------------------------------------------------------------------
                                237.04   data required time
                               -239.32   data arrival time
-----------------------------------------------------------------------------
                                  2.27   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _22811_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    3.23                           rst_ni (net)
                  1.42    0.45  100.45 ^ hold4/A (BUFx4_ASAP7_75t_R)
                 11.44   21.24  121.68 ^ hold4/Y (BUFx4_ASAP7_75t_R)
     1    1.88                           net467 (net)
                 11.48    0.34  122.02 ^ hold1/A (BUFx4_ASAP7_75t_R)
                  9.15   23.00  145.02 ^ hold1/Y (BUFx4_ASAP7_75t_R)
     1    0.75                           net464 (net)
                  9.15    0.05  145.07 ^ hold5/A (BUFx4_ASAP7_75t_R)
                 14.14   25.11  170.18 ^ hold5/Y (BUFx4_ASAP7_75t_R)
     1    3.01                           net468 (net)
                 14.31    0.82  171.00 ^ input10/A (BUFx2_ASAP7_75t_R)
                 11.17   20.51  191.51 ^ input10/Y (BUFx2_ASAP7_75t_R)
     1    1.54                           net10 (net)
                 11.18    0.24  191.75 ^ hold6/A (BUFx4_ASAP7_75t_R)
                  9.22   22.94  214.69 ^ hold6/Y (BUFx4_ASAP7_75t_R)
     1    0.79                           net469 (net)
                  9.22    0.03  214.72 ^ hold2/A (BUFx4_ASAP7_75t_R)
                 12.01   24.08  238.79 ^ hold2/Y (BUFx4_ASAP7_75t_R)
     1    2.16                           net465 (net)
                 12.06    0.38  239.18 ^ hold7/A (BUFx4_ASAP7_75t_R)
                 20.70   29.62  268.79 ^ hold7/Y (BUFx4_ASAP7_75t_R)
     1    5.88                           net470 (net)
                 21.04    1.43  270.23 ^ _14726_/A (INVx8_ASAP7_75t_R)
                  6.83    7.35  277.58 v _14726_/Y (INVx8_ASAP7_75t_R)
     1    1.17                           _00016_ (net)
                  6.83    0.13  277.71 v hold3/A (BUFx4_ASAP7_75t_R)
                 38.77   38.23  315.94 v hold3/Y (BUFx4_ASAP7_75t_R)
    16   15.96                           net466 (net)
                 40.10    3.93  319.86 v _22811_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                319.86   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1    8.24                           clk_i (net)
                  9.59    3.02 1003.02 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 17.12   27.01 1030.03 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    4.30                           clknet_0_clk_i (net)
                 17.21    0.67 1030.70 ^ clkbuf_1_0__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 47.63   43.31 1074.00 ^ clkbuf_1_0__f_clk_i/Y (BUFx4_ASAP7_75t_R)
    10   17.43                           clknet_1_0__leaf_clk_i (net)
                 48.26    3.04 1077.05 ^ clkbuf_leaf_12_clk_i/A (BUFx4_ASAP7_75t_R)
                 73.37   64.34 1141.38 ^ clkbuf_leaf_12_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   28.62                           clknet_leaf_12_clk_i (net)
                 73.80    3.17 1144.55 ^ _14648_/A (AND2x2_ASAP7_75t_R)
                 14.96   33.32 1177.87 ^ _14648_/Y (AND2x2_ASAP7_75t_R)
     1    2.12                           cg_we_global.clk_o (net)
                 15.00    0.42 1178.29 ^ clkbuf_0_cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 11.73   26.01 1204.30 ^ clkbuf_0_cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
     2    2.04                           clknet_0_cg_we_global.clk_o (net)
                 11.76    0.28 1204.58 ^ clkbuf_1_0__f_cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 19.11   29.27 1233.85 ^ clkbuf_1_0__f_cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
     8    5.34                           clknet_1_0__leaf_cg_we_global.clk_o (net)
                 19.12    0.26 1234.11 ^ _22811_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00 1234.11   clock reconvergence pessimism
                         41.52 1275.63   library recovery time
                               1275.63   data required time
-----------------------------------------------------------------------------
                               1275.63   data required time
                               -319.86   data arrival time
-----------------------------------------------------------------------------
                                955.76   slack (MET)


Startpoint: _18460_ (negative level-sensitive latch clocked by clk)
Endpoint: _14351_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1    8.24                           clk_i (net)
                  9.59    3.02  503.02 v clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 16.00   29.33  532.35 v clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    4.30                           clknet_0_clk_i (net)
                 16.09    0.67  533.02 v clkbuf_1_0__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 40.21   43.68  576.70 v clkbuf_1_0__f_clk_i/Y (BUFx4_ASAP7_75t_R)
    10   17.43                           clknet_1_0__leaf_clk_i (net)
                 40.33    1.29  577.99 v clkbuf_opt_2_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 11.07   37.24  615.23 v clkbuf_opt_2_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    1.50                           clknet_opt_2_0_clk_i (net)
                 11.08    0.22  615.46 v clkbuf_opt_2_1_clk_i/A (BUFx4_ASAP7_75t_R)
                 12.35   27.66  643.11 v clkbuf_opt_2_1_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    2.47                           clknet_opt_2_1_clk_i (net)
                 12.43    0.51  643.63 v clkbuf_opt_2_2_clk_i/A (BUFx4_ASAP7_75t_R)
                 10.05   26.50  670.13 v clkbuf_opt_2_2_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    1.09                           clknet_opt_2_2_clk_i (net)
                 10.05    0.11  670.24 v clkbuf_leaf_13_clk_i/A (BUFx4_ASAP7_75t_R)
                 48.65   45.38  715.61 v clkbuf_leaf_13_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   21.96                           clknet_leaf_13_clk_i (net)
                 48.92    2.08  717.69 v _14332_/A (AND2x2_ASAP7_75t_R)
                 10.63   33.39  751.08 v _14332_/Y (AND2x2_ASAP7_75t_R)
     1    1.06                           gen_sub_units_scm[2].sub_unit_i.cg_we_global.clk_o (net)
                 10.63    0.13  751.21 v clkbuf_0_gen_sub_units_scm[2].sub_unit_i.cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 13.57   28.37  779.57 v clkbuf_0_gen_sub_units_scm[2].sub_unit_i.cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
     4    3.15                           clknet_0_gen_sub_units_scm[2].sub_unit_i.cg_we_global.clk_o (net)
                 13.60    0.36  779.93 v clkbuf_2_0__f_gen_sub_units_scm[2].sub_unit_i.cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 18.76   33.15  813.07 v clkbuf_2_0__f_gen_sub_units_scm[2].sub_unit_i.cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
    10    6.18                           clknet_2_0__leaf_gen_sub_units_scm[2].sub_unit_i.cg_we_global.clk_o (net)
                 18.77    0.22  813.29 v _18460_/CLK (DLLx1_ASAP7_75t_R)
                 10.77   46.13  859.42 v _18460_/Q (DLLx1_ASAP7_75t_R)
     1    0.65                           gen_sub_units_scm[2].sub_unit_i.gen_cg_word_iter[17].cg_i.en_latch (net)
                 10.77    0.01  859.43 v _14351_/C (AND3x1_ASAP7_75t_R)
                                859.43   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1    8.24                           clk_i (net)
                  9.59    3.02 1003.02 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 17.12   27.01 1030.03 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    4.30                           clknet_0_clk_i (net)
                 17.21    0.67 1030.70 ^ clkbuf_1_0__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 47.63   43.31 1074.00 ^ clkbuf_1_0__f_clk_i/Y (BUFx4_ASAP7_75t_R)
    10   17.43                           clknet_1_0__leaf_clk_i (net)
                 48.20    2.89 1076.90 ^ clkbuf_leaf_14_clk_i/A (BUFx4_ASAP7_75t_R)
                 63.09   59.00 1135.90 ^ clkbuf_leaf_14_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   23.90                           clknet_leaf_14_clk_i (net)
                 63.48    2.84 1138.74 ^ _14351_/A (AND3x1_ASAP7_75t_R)
                          0.00 1138.74   clock reconvergence pessimism
                          0.00 1138.74   clock gating setup time
                               1138.74   data required time
-----------------------------------------------------------------------------
                               1138.74   data required time
                               -859.43   data arrival time
-----------------------------------------------------------------------------
                                279.31   slack (MET)


Startpoint: _19861_ (positive level-sensitive latch clocked by clk)
Endpoint: rdata_a_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1    8.24                           clk_i (net)
                  9.59    3.02    3.02 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 17.12   27.01   30.03 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    4.30                           clknet_0_clk_i (net)
                 17.19    0.61   30.65 ^ clkbuf_1_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 41.90   40.62   71.26 ^ clkbuf_1_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
     9   14.92                           clknet_1_1__leaf_clk_i (net)
                 42.17    1.93   73.20 ^ clkbuf_opt_5_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 11.61   34.46  107.66 ^ clkbuf_opt_5_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    1.63                           clknet_opt_5_0_clk_i (net)
                 11.65    0.30  107.96 ^ clkbuf_opt_5_1_clk_i/A (BUFx4_ASAP7_75t_R)
                 13.32   25.52  133.48 ^ clkbuf_opt_5_1_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    2.66                           clknet_opt_5_1_clk_i (net)
                 13.49    0.79  134.27 ^ clkbuf_opt_5_2_clk_i/A (BUFx4_ASAP7_75t_R)
                  9.76   24.17  158.43 ^ clkbuf_opt_5_2_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    1.06                           clknet_opt_5_2_clk_i (net)
                  9.77    0.13  158.56 ^ clkbuf_leaf_6_clk_i/A (BUFx4_ASAP7_75t_R)
                 58.37   45.75  204.31 ^ clkbuf_leaf_6_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   22.17                           clknet_leaf_6_clk_i (net)
                 58.50    1.65  205.96 ^ _14431_/A (AND3x1_ASAP7_75t_R)
                 26.30   41.40  247.36 ^ _14431_/Y (AND3x1_ASAP7_75t_R)
     1    2.26                           gen_sub_units_scm[4].sub_unit_i.gen_cg_word_iter[15].cg_i.clk_o (net)
                 26.32    0.43  247.79 ^ clkbuf_0_gen_sub_units_scm[4].sub_unit_i.gen_cg_word_iter[15].cg_i.clk_o/A (BUFx4_ASAP7_75t_R)
                 12.25   30.17  277.96 ^ clkbuf_0_gen_sub_units_scm[4].sub_unit_i.gen_cg_word_iter[15].cg_i.clk_o/Y (BUFx4_ASAP7_75t_R)
     2    2.22                           clknet_0_gen_sub_units_scm[4].sub_unit_i.gen_cg_word_iter[15].cg_i.clk_o (net)
                 12.26    0.18  278.14 ^ clkbuf_1_0__f_gen_sub_units_scm[4].sub_unit_i.gen_cg_word_iter[15].cg_i.clk_o/A (BUFx4_ASAP7_75t_R)
                 24.87   32.21  310.35 ^ clkbuf_1_0__f_gen_sub_units_scm[4].sub_unit_i.gen_cg_word_iter[15].cg_i.clk_o/Y (BUFx4_ASAP7_75t_R)
     8    7.85                           clknet_1_0__leaf_gen_sub_units_scm[4].sub_unit_i.gen_cg_word_iter[15].cg_i.clk_o (net)
                 24.97    0.88  311.23 ^ _19861_/CLK (DHLx1_ASAP7_75t_R)
                        429.90  741.13   time given to startpoint
                169.53    0.00  741.13 v _19861_/D (DHLx1_ASAP7_75t_R)
                  9.73   49.79  790.92 v _19861_/Q (DHLx1_ASAP7_75t_R)
     1    0.49                           gen_sub_units_scm[4].sub_unit_i.mem[15][4] (net)
                  9.73    0.01  790.93 v _12036_/A1 (AO22x1_ASAP7_75t_R)
                 15.16   27.78  818.71 v _12036_/Y (AO22x1_ASAP7_75t_R)
     1    1.00                           _05086_ (net)
                 15.16    0.09  818.80 v _12038_/C (OR4x1_ASAP7_75t_R)
                 13.74   38.06  856.86 v _12038_/Y (OR4x1_ASAP7_75t_R)
     1    0.72                           _05088_ (net)
                 13.74    0.02  856.88 v _12039_/D (OR4x2_ASAP7_75t_R)
                 31.54   56.12  913.00 v _12039_/Y (OR4x2_ASAP7_75t_R)
     1    4.78                           _05089_ (net)
                 31.80    1.62  914.61 v _12040_/A2 (OA21x2_ASAP7_75t_R)
                 26.18   39.69  954.30 v _12040_/Y (OA21x2_ASAP7_75t_R)
     1    5.39                           _05090_ (net)
                 26.51    1.64  955.94 v _12062_/C (OR4x2_ASAP7_75t_R)
                 22.75   53.59 1009.53 v _12062_/Y (OR4x2_ASAP7_75t_R)
     1    2.88                           _05112_ (net)
                 22.80    0.61 1010.14 v _12063_/D (OR4x2_ASAP7_75t_R)
                 24.63   54.30 1064.43 v _12063_/Y (OR4x2_ASAP7_75t_R)
     1    3.29                           net47 (net)
                 24.73    0.88 1065.31 v output47/A (BUFx3_ASAP7_75t_R)
                  8.28   23.38 1088.70 v output47/Y (BUFx3_ASAP7_75t_R)
     1    1.40                           rdata_a_o[4] (net)
                  8.30    0.18 1088.88 v rdata_a_o[4] (out)
                               1088.88   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (propagated)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -1088.88   data arrival time
-----------------------------------------------------------------------------
                               -188.88   slack (VIOLATED)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _22811_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    3.23                           rst_ni (net)
                  1.42    0.45  100.45 ^ hold4/A (BUFx4_ASAP7_75t_R)
                 11.44   21.24  121.68 ^ hold4/Y (BUFx4_ASAP7_75t_R)
     1    1.88                           net467 (net)
                 11.48    0.34  122.02 ^ hold1/A (BUFx4_ASAP7_75t_R)
                  9.15   23.00  145.02 ^ hold1/Y (BUFx4_ASAP7_75t_R)
     1    0.75                           net464 (net)
                  9.15    0.05  145.07 ^ hold5/A (BUFx4_ASAP7_75t_R)
                 14.14   25.11  170.18 ^ hold5/Y (BUFx4_ASAP7_75t_R)
     1    3.01                           net468 (net)
                 14.31    0.82  171.00 ^ input10/A (BUFx2_ASAP7_75t_R)
                 11.17   20.51  191.51 ^ input10/Y (BUFx2_ASAP7_75t_R)
     1    1.54                           net10 (net)
                 11.18    0.24  191.75 ^ hold6/A (BUFx4_ASAP7_75t_R)
                  9.22   22.94  214.69 ^ hold6/Y (BUFx4_ASAP7_75t_R)
     1    0.79                           net469 (net)
                  9.22    0.03  214.72 ^ hold2/A (BUFx4_ASAP7_75t_R)
                 12.01   24.08  238.79 ^ hold2/Y (BUFx4_ASAP7_75t_R)
     1    2.16                           net465 (net)
                 12.06    0.38  239.18 ^ hold7/A (BUFx4_ASAP7_75t_R)
                 20.70   29.62  268.79 ^ hold7/Y (BUFx4_ASAP7_75t_R)
     1    5.88                           net470 (net)
                 21.04    1.43  270.23 ^ _14726_/A (INVx8_ASAP7_75t_R)
                  6.83    7.35  277.58 v _14726_/Y (INVx8_ASAP7_75t_R)
     1    1.17                           _00016_ (net)
                  6.83    0.13  277.71 v hold3/A (BUFx4_ASAP7_75t_R)
                 38.77   38.23  315.94 v hold3/Y (BUFx4_ASAP7_75t_R)
    16   15.96                           net466 (net)
                 40.10    3.93  319.86 v _22811_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                319.86   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1    8.24                           clk_i (net)
                  9.59    3.02 1003.02 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 17.12   27.01 1030.03 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    4.30                           clknet_0_clk_i (net)
                 17.21    0.67 1030.70 ^ clkbuf_1_0__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 47.63   43.31 1074.00 ^ clkbuf_1_0__f_clk_i/Y (BUFx4_ASAP7_75t_R)
    10   17.43                           clknet_1_0__leaf_clk_i (net)
                 48.26    3.04 1077.05 ^ clkbuf_leaf_12_clk_i/A (BUFx4_ASAP7_75t_R)
                 73.37   64.34 1141.38 ^ clkbuf_leaf_12_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   28.62                           clknet_leaf_12_clk_i (net)
                 73.80    3.17 1144.55 ^ _14648_/A (AND2x2_ASAP7_75t_R)
                 14.96   33.32 1177.87 ^ _14648_/Y (AND2x2_ASAP7_75t_R)
     1    2.12                           cg_we_global.clk_o (net)
                 15.00    0.42 1178.29 ^ clkbuf_0_cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 11.73   26.01 1204.30 ^ clkbuf_0_cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
     2    2.04                           clknet_0_cg_we_global.clk_o (net)
                 11.76    0.28 1204.58 ^ clkbuf_1_0__f_cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 19.11   29.27 1233.85 ^ clkbuf_1_0__f_cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
     8    5.34                           clknet_1_0__leaf_cg_we_global.clk_o (net)
                 19.12    0.26 1234.11 ^ _22811_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          0.00 1234.11   clock reconvergence pessimism
                         41.52 1275.63   library recovery time
                               1275.63   data required time
-----------------------------------------------------------------------------
                               1275.63   data required time
                               -319.86   data arrival time
-----------------------------------------------------------------------------
                                955.76   slack (MET)


Startpoint: _18460_ (negative level-sensitive latch clocked by clk)
Endpoint: _14351_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1    8.24                           clk_i (net)
                  9.59    3.02  503.02 v clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 16.00   29.33  532.35 v clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    4.30                           clknet_0_clk_i (net)
                 16.09    0.67  533.02 v clkbuf_1_0__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 40.21   43.68  576.70 v clkbuf_1_0__f_clk_i/Y (BUFx4_ASAP7_75t_R)
    10   17.43                           clknet_1_0__leaf_clk_i (net)
                 40.33    1.29  577.99 v clkbuf_opt_2_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 11.07   37.24  615.23 v clkbuf_opt_2_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    1.50                           clknet_opt_2_0_clk_i (net)
                 11.08    0.22  615.46 v clkbuf_opt_2_1_clk_i/A (BUFx4_ASAP7_75t_R)
                 12.35   27.66  643.11 v clkbuf_opt_2_1_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    2.47                           clknet_opt_2_1_clk_i (net)
                 12.43    0.51  643.63 v clkbuf_opt_2_2_clk_i/A (BUFx4_ASAP7_75t_R)
                 10.05   26.50  670.13 v clkbuf_opt_2_2_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    1.09                           clknet_opt_2_2_clk_i (net)
                 10.05    0.11  670.24 v clkbuf_leaf_13_clk_i/A (BUFx4_ASAP7_75t_R)
                 48.65   45.38  715.61 v clkbuf_leaf_13_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   21.96                           clknet_leaf_13_clk_i (net)
                 48.92    2.08  717.69 v _14332_/A (AND2x2_ASAP7_75t_R)
                 10.63   33.39  751.08 v _14332_/Y (AND2x2_ASAP7_75t_R)
     1    1.06                           gen_sub_units_scm[2].sub_unit_i.cg_we_global.clk_o (net)
                 10.63    0.13  751.21 v clkbuf_0_gen_sub_units_scm[2].sub_unit_i.cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 13.57   28.37  779.57 v clkbuf_0_gen_sub_units_scm[2].sub_unit_i.cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
     4    3.15                           clknet_0_gen_sub_units_scm[2].sub_unit_i.cg_we_global.clk_o (net)
                 13.60    0.36  779.93 v clkbuf_2_0__f_gen_sub_units_scm[2].sub_unit_i.cg_we_global.clk_o/A (BUFx4_ASAP7_75t_R)
                 18.76   33.15  813.07 v clkbuf_2_0__f_gen_sub_units_scm[2].sub_unit_i.cg_we_global.clk_o/Y (BUFx4_ASAP7_75t_R)
    10    6.18                           clknet_2_0__leaf_gen_sub_units_scm[2].sub_unit_i.cg_we_global.clk_o (net)
                 18.77    0.22  813.29 v _18460_/CLK (DLLx1_ASAP7_75t_R)
                 10.77   46.13  859.42 v _18460_/Q (DLLx1_ASAP7_75t_R)
     1    0.65                           gen_sub_units_scm[2].sub_unit_i.gen_cg_word_iter[17].cg_i.en_latch (net)
                 10.77    0.01  859.43 v _14351_/C (AND3x1_ASAP7_75t_R)
                                859.43   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1    8.24                           clk_i (net)
                  9.59    3.02 1003.02 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 17.12   27.01 1030.03 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    4.30                           clknet_0_clk_i (net)
                 17.21    0.67 1030.70 ^ clkbuf_1_0__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 47.63   43.31 1074.00 ^ clkbuf_1_0__f_clk_i/Y (BUFx4_ASAP7_75t_R)
    10   17.43                           clknet_1_0__leaf_clk_i (net)
                 48.20    2.89 1076.90 ^ clkbuf_leaf_14_clk_i/A (BUFx4_ASAP7_75t_R)
                 63.09   59.00 1135.90 ^ clkbuf_leaf_14_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   23.90                           clknet_leaf_14_clk_i (net)
                 63.48    2.84 1138.74 ^ _14351_/A (AND3x1_ASAP7_75t_R)
                          0.00 1138.74   clock reconvergence pessimism
                          0.00 1138.74   clock gating setup time
                               1138.74   data required time
-----------------------------------------------------------------------------
                               1138.74   data required time
                               -859.43   data arrival time
-----------------------------------------------------------------------------
                                279.31   slack (MET)


Startpoint: _19861_ (positive level-sensitive latch clocked by clk)
Endpoint: rdata_a_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1    8.24                           clk_i (net)
                  9.59    3.02    3.02 ^ clkbuf_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 17.12   27.01   30.03 ^ clkbuf_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     2    4.30                           clknet_0_clk_i (net)
                 17.19    0.61   30.65 ^ clkbuf_1_1__f_clk_i/A (BUFx4_ASAP7_75t_R)
                 41.90   40.62   71.26 ^ clkbuf_1_1__f_clk_i/Y (BUFx4_ASAP7_75t_R)
     9   14.92                           clknet_1_1__leaf_clk_i (net)
                 42.17    1.93   73.20 ^ clkbuf_opt_5_0_clk_i/A (BUFx4_ASAP7_75t_R)
                 11.61   34.46  107.66 ^ clkbuf_opt_5_0_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    1.63                           clknet_opt_5_0_clk_i (net)
                 11.65    0.30  107.96 ^ clkbuf_opt_5_1_clk_i/A (BUFx4_ASAP7_75t_R)
                 13.32   25.52  133.48 ^ clkbuf_opt_5_1_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    2.66                           clknet_opt_5_1_clk_i (net)
                 13.49    0.79  134.27 ^ clkbuf_opt_5_2_clk_i/A (BUFx4_ASAP7_75t_R)
                  9.76   24.17  158.43 ^ clkbuf_opt_5_2_clk_i/Y (BUFx4_ASAP7_75t_R)
     1    1.06                           clknet_opt_5_2_clk_i (net)
                  9.77    0.13  158.56 ^ clkbuf_leaf_6_clk_i/A (BUFx4_ASAP7_75t_R)
                 58.37   45.75  204.31 ^ clkbuf_leaf_6_clk_i/Y (BUFx4_ASAP7_75t_R)
    30   22.17                           clknet_leaf_6_clk_i (net)
                 58.50    1.65  205.96 ^ _14431_/A (AND3x1_ASAP7_75t_R)
                 26.30   41.40  247.36 ^ _14431_/Y (AND3x1_ASAP7_75t_R)
     1    2.26                           gen_sub_units_scm[4].sub_unit_i.gen_cg_word_iter[15].cg_i.clk_o (net)
                 26.32    0.43  247.79 ^ clkbuf_0_gen_sub_units_scm[4].sub_unit_i.gen_cg_word_iter[15].cg_i.clk_o/A (BUFx4_ASAP7_75t_R)
                 12.25   30.17  277.96 ^ clkbuf_0_gen_sub_units_scm[4].sub_unit_i.gen_cg_word_iter[15].cg_i.clk_o/Y (BUFx4_ASAP7_75t_R)
     2    2.22                           clknet_0_gen_sub_units_scm[4].sub_unit_i.gen_cg_word_iter[15].cg_i.clk_o (net)
                 12.26    0.18  278.14 ^ clkbuf_1_0__f_gen_sub_units_scm[4].sub_unit_i.gen_cg_word_iter[15].cg_i.clk_o/A (BUFx4_ASAP7_75t_R)
                 24.87   32.21  310.35 ^ clkbuf_1_0__f_gen_sub_units_scm[4].sub_unit_i.gen_cg_word_iter[15].cg_i.clk_o/Y (BUFx4_ASAP7_75t_R)
     8    7.85                           clknet_1_0__leaf_gen_sub_units_scm[4].sub_unit_i.gen_cg_word_iter[15].cg_i.clk_o (net)
                 24.97    0.88  311.23 ^ _19861_/CLK (DHLx1_ASAP7_75t_R)
                        429.90  741.13   time given to startpoint
                169.53    0.00  741.13 v _19861_/D (DHLx1_ASAP7_75t_R)
                  9.73   49.79  790.92 v _19861_/Q (DHLx1_ASAP7_75t_R)
     1    0.49                           gen_sub_units_scm[4].sub_unit_i.mem[15][4] (net)
                  9.73    0.01  790.93 v _12036_/A1 (AO22x1_ASAP7_75t_R)
                 15.16   27.78  818.71 v _12036_/Y (AO22x1_ASAP7_75t_R)
     1    1.00                           _05086_ (net)
                 15.16    0.09  818.80 v _12038_/C (OR4x1_ASAP7_75t_R)
                 13.74   38.06  856.86 v _12038_/Y (OR4x1_ASAP7_75t_R)
     1    0.72                           _05088_ (net)
                 13.74    0.02  856.88 v _12039_/D (OR4x2_ASAP7_75t_R)
                 31.54   56.12  913.00 v _12039_/Y (OR4x2_ASAP7_75t_R)
     1    4.78                           _05089_ (net)
                 31.80    1.62  914.61 v _12040_/A2 (OA21x2_ASAP7_75t_R)
                 26.18   39.69  954.30 v _12040_/Y (OA21x2_ASAP7_75t_R)
     1    5.39                           _05090_ (net)
                 26.51    1.64  955.94 v _12062_/C (OR4x2_ASAP7_75t_R)
                 22.75   53.59 1009.53 v _12062_/Y (OR4x2_ASAP7_75t_R)
     1    2.88                           _05112_ (net)
                 22.80    0.61 1010.14 v _12063_/D (OR4x2_ASAP7_75t_R)
                 24.63   54.30 1064.43 v _12063_/Y (OR4x2_ASAP7_75t_R)
     1    3.29                           net47 (net)
                 24.73    0.88 1065.31 v output47/A (BUFx3_ASAP7_75t_R)
                  8.28   23.38 1088.70 v output47/Y (BUFx3_ASAP7_75t_R)
     1    1.40                           rdata_a_o[4] (net)
                  8.30    0.18 1088.88 v rdata_a_o[4] (out)
                               1088.88   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (propagated)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -1088.88   data arrival time
-----------------------------------------------------------------------------
                               -188.88   slack (VIOLATED)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
64.11962890625

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2004

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
33.679290771484375

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7309

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 1

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
1088.8762

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
-188.8763

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
-17.345985

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.38e-03   1.88e-04   1.25e-06   5.57e-03  36.8%
Combinational          3.78e-03   5.81e-03   1.70e-06   9.59e-03  63.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.16e-03   6.00e-03   2.96e-06   1.52e-02 100.0%
                          60.4%      39.6%       0.0%

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 3070 u^2 33% utilization.


==========================================================================
check_antennas
--------------------------------------------------------------------------
[WARNING ANT-0011] -report_violating_nets is deprecated.
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO FLW-0007] clock clk period 1000.000000
[INFO FLW-0008] Clock clk period 1129.432
[INFO FLW-0009] Clock clk slack -188.876
[INFO FLW-0011] Path endpoint count 9810
Elapsed time: 0:26.62[h:]min:sec. CPU time: user 26.21 sys 0.41 (99%). Peak memory: 849956KB.
