// Seed: 1076994477
module module_0 (
    output uwire id_0,
    input supply0 id_1,
    output supply1 id_2,
    output supply0 id_3,
    input wor id_4
);
  logic id_6;
  assign module_1.id_8 = 0;
  assign id_0 = id_4 - -1;
  assign id_6[1] = -1;
  localparam id_7 = 1;
endmodule
macromodule module_1 (
    output wor id_0,
    output wor id_1,
    output wire id_2,
    output supply0 id_3,
    input wand id_4,
    input supply0 id_5,
    output uwire id_6,
    input tri1 id_7,
    output tri0 id_8
);
  logic id_10;
  ;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_1,
      id_8,
      id_4
  );
endmodule
