
QT_HIL_Clean.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000074dc  08000298  08000298  00001298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000178  08007774  08007774  00008774  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080078ec  080078ec  000088ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080078f4  080078f4  000088f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080078f8  080078f8  000088f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0002fdd0  24000000  080078fc  00009000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0001a334  2402fdd0  080376cc  00038dd0  2**3
                  ALLOC
  8 ._user_heap_stack 00006004  2404a104  080376cc  00039104  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00038dd0  2**0
                  CONTENTS, READONLY
 10 .debug_info   00023f6a  00000000  00000000  00038dfe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004cc8  00000000  00000000  0005cd68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_loclists 0000eeee  00000000  00000000  00061a30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00001088  00000000  00000000  00070920  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00001811  00000000  00000000  000719a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00036765  00000000  00000000  000731b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0002174a  00000000  00000000  000a991e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0015e4f9  00000000  00000000  000cb068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  00229561  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00002e18  00000000  00000000  002295a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 00000068  00000000  00000000  0022c3bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	2402fdd0 	.word	0x2402fdd0
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800775c 	.word	0x0800775c

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	2402fdd4 	.word	0x2402fdd4
 80002d4:	0800775c 	.word	0x0800775c

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b96a 	b.w	80005c4 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	460c      	mov	r4, r1
 8000310:	2b00      	cmp	r3, #0
 8000312:	d14e      	bne.n	80003b2 <__udivmoddi4+0xaa>
 8000314:	4694      	mov	ip, r2
 8000316:	458c      	cmp	ip, r1
 8000318:	4686      	mov	lr, r0
 800031a:	fab2 f282 	clz	r2, r2
 800031e:	d962      	bls.n	80003e6 <__udivmoddi4+0xde>
 8000320:	b14a      	cbz	r2, 8000336 <__udivmoddi4+0x2e>
 8000322:	f1c2 0320 	rsb	r3, r2, #32
 8000326:	4091      	lsls	r1, r2
 8000328:	fa20 f303 	lsr.w	r3, r0, r3
 800032c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000330:	4319      	orrs	r1, r3
 8000332:	fa00 fe02 	lsl.w	lr, r0, r2
 8000336:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800033a:	fa1f f68c 	uxth.w	r6, ip
 800033e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000342:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000346:	fb07 1114 	mls	r1, r7, r4, r1
 800034a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800034e:	fb04 f106 	mul.w	r1, r4, r6
 8000352:	4299      	cmp	r1, r3
 8000354:	d90a      	bls.n	800036c <__udivmoddi4+0x64>
 8000356:	eb1c 0303 	adds.w	r3, ip, r3
 800035a:	f104 30ff 	add.w	r0, r4, #4294967295
 800035e:	f080 8112 	bcs.w	8000586 <__udivmoddi4+0x27e>
 8000362:	4299      	cmp	r1, r3
 8000364:	f240 810f 	bls.w	8000586 <__udivmoddi4+0x27e>
 8000368:	3c02      	subs	r4, #2
 800036a:	4463      	add	r3, ip
 800036c:	1a59      	subs	r1, r3, r1
 800036e:	fa1f f38e 	uxth.w	r3, lr
 8000372:	fbb1 f0f7 	udiv	r0, r1, r7
 8000376:	fb07 1110 	mls	r1, r7, r0, r1
 800037a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800037e:	fb00 f606 	mul.w	r6, r0, r6
 8000382:	429e      	cmp	r6, r3
 8000384:	d90a      	bls.n	800039c <__udivmoddi4+0x94>
 8000386:	eb1c 0303 	adds.w	r3, ip, r3
 800038a:	f100 31ff 	add.w	r1, r0, #4294967295
 800038e:	f080 80fc 	bcs.w	800058a <__udivmoddi4+0x282>
 8000392:	429e      	cmp	r6, r3
 8000394:	f240 80f9 	bls.w	800058a <__udivmoddi4+0x282>
 8000398:	4463      	add	r3, ip
 800039a:	3802      	subs	r0, #2
 800039c:	1b9b      	subs	r3, r3, r6
 800039e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003a2:	2100      	movs	r1, #0
 80003a4:	b11d      	cbz	r5, 80003ae <__udivmoddi4+0xa6>
 80003a6:	40d3      	lsrs	r3, r2
 80003a8:	2200      	movs	r2, #0
 80003aa:	e9c5 3200 	strd	r3, r2, [r5]
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d905      	bls.n	80003c2 <__udivmoddi4+0xba>
 80003b6:	b10d      	cbz	r5, 80003bc <__udivmoddi4+0xb4>
 80003b8:	e9c5 0100 	strd	r0, r1, [r5]
 80003bc:	2100      	movs	r1, #0
 80003be:	4608      	mov	r0, r1
 80003c0:	e7f5      	b.n	80003ae <__udivmoddi4+0xa6>
 80003c2:	fab3 f183 	clz	r1, r3
 80003c6:	2900      	cmp	r1, #0
 80003c8:	d146      	bne.n	8000458 <__udivmoddi4+0x150>
 80003ca:	42a3      	cmp	r3, r4
 80003cc:	d302      	bcc.n	80003d4 <__udivmoddi4+0xcc>
 80003ce:	4290      	cmp	r0, r2
 80003d0:	f0c0 80f0 	bcc.w	80005b4 <__udivmoddi4+0x2ac>
 80003d4:	1a86      	subs	r6, r0, r2
 80003d6:	eb64 0303 	sbc.w	r3, r4, r3
 80003da:	2001      	movs	r0, #1
 80003dc:	2d00      	cmp	r5, #0
 80003de:	d0e6      	beq.n	80003ae <__udivmoddi4+0xa6>
 80003e0:	e9c5 6300 	strd	r6, r3, [r5]
 80003e4:	e7e3      	b.n	80003ae <__udivmoddi4+0xa6>
 80003e6:	2a00      	cmp	r2, #0
 80003e8:	f040 8090 	bne.w	800050c <__udivmoddi4+0x204>
 80003ec:	eba1 040c 	sub.w	r4, r1, ip
 80003f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003f4:	fa1f f78c 	uxth.w	r7, ip
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb4 f6f8 	udiv	r6, r4, r8
 80003fe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000402:	fb08 4416 	mls	r4, r8, r6, r4
 8000406:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040a:	fb07 f006 	mul.w	r0, r7, r6
 800040e:	4298      	cmp	r0, r3
 8000410:	d908      	bls.n	8000424 <__udivmoddi4+0x11c>
 8000412:	eb1c 0303 	adds.w	r3, ip, r3
 8000416:	f106 34ff 	add.w	r4, r6, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x11a>
 800041c:	4298      	cmp	r0, r3
 800041e:	f200 80cd 	bhi.w	80005bc <__udivmoddi4+0x2b4>
 8000422:	4626      	mov	r6, r4
 8000424:	1a1c      	subs	r4, r3, r0
 8000426:	fa1f f38e 	uxth.w	r3, lr
 800042a:	fbb4 f0f8 	udiv	r0, r4, r8
 800042e:	fb08 4410 	mls	r4, r8, r0, r4
 8000432:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000436:	fb00 f707 	mul.w	r7, r0, r7
 800043a:	429f      	cmp	r7, r3
 800043c:	d908      	bls.n	8000450 <__udivmoddi4+0x148>
 800043e:	eb1c 0303 	adds.w	r3, ip, r3
 8000442:	f100 34ff 	add.w	r4, r0, #4294967295
 8000446:	d202      	bcs.n	800044e <__udivmoddi4+0x146>
 8000448:	429f      	cmp	r7, r3
 800044a:	f200 80b0 	bhi.w	80005ae <__udivmoddi4+0x2a6>
 800044e:	4620      	mov	r0, r4
 8000450:	1bdb      	subs	r3, r3, r7
 8000452:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000456:	e7a5      	b.n	80003a4 <__udivmoddi4+0x9c>
 8000458:	f1c1 0620 	rsb	r6, r1, #32
 800045c:	408b      	lsls	r3, r1
 800045e:	fa22 f706 	lsr.w	r7, r2, r6
 8000462:	431f      	orrs	r7, r3
 8000464:	fa20 fc06 	lsr.w	ip, r0, r6
 8000468:	fa04 f301 	lsl.w	r3, r4, r1
 800046c:	ea43 030c 	orr.w	r3, r3, ip
 8000470:	40f4      	lsrs	r4, r6
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	0c38      	lsrs	r0, r7, #16
 8000478:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800047c:	fbb4 fef0 	udiv	lr, r4, r0
 8000480:	fa1f fc87 	uxth.w	ip, r7
 8000484:	fb00 441e 	mls	r4, r0, lr, r4
 8000488:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048c:	fb0e f90c 	mul.w	r9, lr, ip
 8000490:	45a1      	cmp	r9, r4
 8000492:	fa02 f201 	lsl.w	r2, r2, r1
 8000496:	d90a      	bls.n	80004ae <__udivmoddi4+0x1a6>
 8000498:	193c      	adds	r4, r7, r4
 800049a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800049e:	f080 8084 	bcs.w	80005aa <__udivmoddi4+0x2a2>
 80004a2:	45a1      	cmp	r9, r4
 80004a4:	f240 8081 	bls.w	80005aa <__udivmoddi4+0x2a2>
 80004a8:	f1ae 0e02 	sub.w	lr, lr, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	eba4 0409 	sub.w	r4, r4, r9
 80004b2:	fa1f f983 	uxth.w	r9, r3
 80004b6:	fbb4 f3f0 	udiv	r3, r4, r0
 80004ba:	fb00 4413 	mls	r4, r0, r3, r4
 80004be:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004c2:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d907      	bls.n	80004da <__udivmoddi4+0x1d2>
 80004ca:	193c      	adds	r4, r7, r4
 80004cc:	f103 30ff 	add.w	r0, r3, #4294967295
 80004d0:	d267      	bcs.n	80005a2 <__udivmoddi4+0x29a>
 80004d2:	45a4      	cmp	ip, r4
 80004d4:	d965      	bls.n	80005a2 <__udivmoddi4+0x29a>
 80004d6:	3b02      	subs	r3, #2
 80004d8:	443c      	add	r4, r7
 80004da:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004de:	fba0 9302 	umull	r9, r3, r0, r2
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	429c      	cmp	r4, r3
 80004e8:	46ce      	mov	lr, r9
 80004ea:	469c      	mov	ip, r3
 80004ec:	d351      	bcc.n	8000592 <__udivmoddi4+0x28a>
 80004ee:	d04e      	beq.n	800058e <__udivmoddi4+0x286>
 80004f0:	b155      	cbz	r5, 8000508 <__udivmoddi4+0x200>
 80004f2:	ebb8 030e 	subs.w	r3, r8, lr
 80004f6:	eb64 040c 	sbc.w	r4, r4, ip
 80004fa:	fa04 f606 	lsl.w	r6, r4, r6
 80004fe:	40cb      	lsrs	r3, r1
 8000500:	431e      	orrs	r6, r3
 8000502:	40cc      	lsrs	r4, r1
 8000504:	e9c5 6400 	strd	r6, r4, [r5]
 8000508:	2100      	movs	r1, #0
 800050a:	e750      	b.n	80003ae <__udivmoddi4+0xa6>
 800050c:	f1c2 0320 	rsb	r3, r2, #32
 8000510:	fa20 f103 	lsr.w	r1, r0, r3
 8000514:	fa0c fc02 	lsl.w	ip, ip, r2
 8000518:	fa24 f303 	lsr.w	r3, r4, r3
 800051c:	4094      	lsls	r4, r2
 800051e:	430c      	orrs	r4, r1
 8000520:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000524:	fa00 fe02 	lsl.w	lr, r0, r2
 8000528:	fa1f f78c 	uxth.w	r7, ip
 800052c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000530:	fb08 3110 	mls	r1, r8, r0, r3
 8000534:	0c23      	lsrs	r3, r4, #16
 8000536:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800053a:	fb00 f107 	mul.w	r1, r0, r7
 800053e:	4299      	cmp	r1, r3
 8000540:	d908      	bls.n	8000554 <__udivmoddi4+0x24c>
 8000542:	eb1c 0303 	adds.w	r3, ip, r3
 8000546:	f100 36ff 	add.w	r6, r0, #4294967295
 800054a:	d22c      	bcs.n	80005a6 <__udivmoddi4+0x29e>
 800054c:	4299      	cmp	r1, r3
 800054e:	d92a      	bls.n	80005a6 <__udivmoddi4+0x29e>
 8000550:	3802      	subs	r0, #2
 8000552:	4463      	add	r3, ip
 8000554:	1a5b      	subs	r3, r3, r1
 8000556:	b2a4      	uxth	r4, r4
 8000558:	fbb3 f1f8 	udiv	r1, r3, r8
 800055c:	fb08 3311 	mls	r3, r8, r1, r3
 8000560:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000564:	fb01 f307 	mul.w	r3, r1, r7
 8000568:	42a3      	cmp	r3, r4
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x276>
 800056c:	eb1c 0404 	adds.w	r4, ip, r4
 8000570:	f101 36ff 	add.w	r6, r1, #4294967295
 8000574:	d213      	bcs.n	800059e <__udivmoddi4+0x296>
 8000576:	42a3      	cmp	r3, r4
 8000578:	d911      	bls.n	800059e <__udivmoddi4+0x296>
 800057a:	3902      	subs	r1, #2
 800057c:	4464      	add	r4, ip
 800057e:	1ae4      	subs	r4, r4, r3
 8000580:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000584:	e739      	b.n	80003fa <__udivmoddi4+0xf2>
 8000586:	4604      	mov	r4, r0
 8000588:	e6f0      	b.n	800036c <__udivmoddi4+0x64>
 800058a:	4608      	mov	r0, r1
 800058c:	e706      	b.n	800039c <__udivmoddi4+0x94>
 800058e:	45c8      	cmp	r8, r9
 8000590:	d2ae      	bcs.n	80004f0 <__udivmoddi4+0x1e8>
 8000592:	ebb9 0e02 	subs.w	lr, r9, r2
 8000596:	eb63 0c07 	sbc.w	ip, r3, r7
 800059a:	3801      	subs	r0, #1
 800059c:	e7a8      	b.n	80004f0 <__udivmoddi4+0x1e8>
 800059e:	4631      	mov	r1, r6
 80005a0:	e7ed      	b.n	800057e <__udivmoddi4+0x276>
 80005a2:	4603      	mov	r3, r0
 80005a4:	e799      	b.n	80004da <__udivmoddi4+0x1d2>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e7d4      	b.n	8000554 <__udivmoddi4+0x24c>
 80005aa:	46d6      	mov	lr, sl
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1a6>
 80005ae:	4463      	add	r3, ip
 80005b0:	3802      	subs	r0, #2
 80005b2:	e74d      	b.n	8000450 <__udivmoddi4+0x148>
 80005b4:	4606      	mov	r6, r0
 80005b6:	4623      	mov	r3, r4
 80005b8:	4608      	mov	r0, r1
 80005ba:	e70f      	b.n	80003dc <__udivmoddi4+0xd4>
 80005bc:	3e02      	subs	r6, #2
 80005be:	4463      	add	r3, ip
 80005c0:	e730      	b.n	8000424 <__udivmoddi4+0x11c>
 80005c2:	bf00      	nop

080005c4 <__aeabi_idiv0>:
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop

080005c8 <arm_mat_inverse_f64>:
 */

ARM_DSP_ATTRIBUTE arm_status arm_mat_inverse_f64(
  const arm_matrix_instance_f64 * pSrc,
        arm_matrix_instance_f64 * pDst)
{
 80005c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  float64_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 80005cc:	6842      	ldr	r2, [r0, #4]
{
 80005ce:	b091      	sub	sp, #68	@ 0x44
  float64_t *pOut = pDst->pData;                 /* output data matrix pointer */
 80005d0:	684d      	ldr	r5, [r1, #4]
{
 80005d2:	460c      	mov	r4, r1
  
  float64_t *pTmp;
  uint32_t numRows = pSrc->numRows;              /* Number of rows in the matrix  */
  uint32_t numCols = pSrc->numCols;              /* Number of Cols in the matrix  */
 80005d4:	8843      	ldrh	r3, [r0, #2]
  uint32_t numRows = pSrc->numRows;              /* Number of rows in the matrix  */
 80005d6:	f8b0 b000 	ldrh.w	fp, [r0]
  float64_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 80005da:	920c      	str	r2, [sp, #48]	@ 0x30
  float64_t *pOut = pDst->pData;                 /* output data matrix pointer */
 80005dc:	9503      	str	r5, [sp, #12]
  uint32_t numCols = pSrc->numCols;              /* Number of Cols in the matrix  */
 80005de:	930e      	str	r3, [sp, #56]	@ 0x38

    /* Loop over the number of rows */
    rowCnt = numRows;

    /* Making the destination matrix as identity matrix */
    while (rowCnt > 0U)
 80005e0:	f1bb 0f00 	cmp.w	fp, #0
 80005e4:	d020      	beq.n	8000628 <arm_mat_inverse_f64+0x60>
  uint32_t numRows = pSrc->numRows;              /* Number of rows in the matrix  */
 80005e6:	465f      	mov	r7, fp
    while (rowCnt > 0U)
 80005e8:	2600      	movs	r6, #0
        *pTmp++ = 0.0;
        j--;
      }

      /* Writing all ones in the diagonal of the destination matrix */
      *pTmp++ = 1.0;
 80005ea:	f04f 0800 	mov.w	r8, #0
 80005ee:	f8df 92c0 	ldr.w	r9, [pc, #704]	@ 80008b0 <arm_mat_inverse_f64+0x2e8>
 80005f2:	e00e      	b.n	8000612 <arm_mat_inverse_f64+0x4a>
 80005f4:	4415      	add	r5, r2
        *pTmp++ = 0.0;
 80005f6:	f007 f885 	bl	8007704 <memset>

      /* Writing all zeroes in upper triangle of the destination matrix */
      j = rowCnt - 1U;
      while (j > 0U)
 80005fa:	3f01      	subs	r7, #1
 80005fc:	f106 0601 	add.w	r6, r6, #1
      *pTmp++ = 1.0;
 8000600:	e8e5 8902 	strd	r8, r9, [r5], #8
      while (j > 0U)
 8000604:	d010      	beq.n	8000628 <arm_mat_inverse_f64+0x60>
 8000606:	00fa      	lsls	r2, r7, #3
      {
        *pTmp++ = 0.0;
 8000608:	4628      	mov	r0, r5
 800060a:	2100      	movs	r1, #0
 800060c:	4415      	add	r5, r2
 800060e:	f007 f879 	bl	8007704 <memset>
      while (j > 0U)
 8000612:	00f2      	lsls	r2, r6, #3
        *pTmp++ = 0.0;
 8000614:	2100      	movs	r1, #0
 8000616:	4628      	mov	r0, r5
      while (j > 0U)
 8000618:	2e00      	cmp	r6, #0
 800061a:	d1eb      	bne.n	80005f4 <arm_mat_inverse_f64+0x2c>
      while (j > 0U)
 800061c:	3f01      	subs	r7, #1
 800061e:	f04f 0601 	mov.w	r6, #1
      *pTmp++ = 1.0;
 8000622:	e8e5 8902 	strd	r8, r9, [r5], #8
      while (j > 0U)
 8000626:	d1ee      	bne.n	8000606 <arm_mat_inverse_f64+0x3e>

    /* Loop over the number of columns of the input matrix.
       All the elements in each column are processed by the row operations */

    /* Index modifier to navigate through the columns */
    for(column = 0U; column < numCols; column++)
 8000628:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800062a:	2b00      	cmp	r3, #0
 800062c:	f000 8133 	beq.w	8000896 <arm_mat_inverse_f64+0x2ce>
 8000630:	4618      	mov	r0, r3
       * then the matrix is Singular. */

      pivotRow = column;

      /* Temporary variable to hold the pivot value */
      pTmp = ELEM(pSrc,column,column) ;
 8000632:	3301      	adds	r3, #1
 8000634:	990c      	ldr	r1, [sp, #48]	@ 0x30
        return ARM_MATH_SINGULAR;
      }

     
      /* Pivot element of the row */
      pivot = 1.0 / pivot;
 8000636:	eeb7 4b00 	vmov.f64	d4, #112	@ 0x3f800000  1.0
 800063a:	00dd      	lsls	r5, r3, #3
 800063c:	46d9      	mov	r9, fp
 800063e:	eb01 03c0 	add.w	r3, r1, r0, lsl #3
      pTmp = ELEM(pSrc,column,column) ;
 8000642:	9004      	str	r0, [sp, #16]
 8000644:	f1a5 0a08 	sub.w	sl, r5, #8
 8000648:	950d      	str	r5, [sp, #52]	@ 0x34
 800064a:	2500      	movs	r5, #0
 800064c:	469b      	mov	fp, r3
 800064e:	eb01 004a 	add.w	r0, r1, sl, lsl #1
 8000652:	468e      	mov	lr, r1
 8000654:	9502      	str	r5, [sp, #8]
 8000656:	eb01 050a 	add.w	r5, r1, sl
 800065a:	9005      	str	r0, [sp, #20]
 800065c:	9501      	str	r5, [sp, #4]
 800065e:	910f      	str	r1, [sp, #60]	@ 0x3c
      pivot = *pTmp;
 8000660:	9b02      	ldr	r3, [sp, #8]
 8000662:	4698      	mov	r8, r3
      for (rowNb = column+1; rowNb < numRows; rowNb++)
 8000664:	3301      	adds	r3, #1
 8000666:	4599      	cmp	r9, r3
 8000668:	9302      	str	r3, [sp, #8]
      pivot = *pTmp;
 800066a:	ed9e 6b00 	vldr	d6, [lr]
      for (rowNb = column+1; rowNb < numRows; rowNb++)
 800066e:	d91c      	bls.n	80006aa <arm_mat_inverse_f64+0xe2>
 8000670:	9901      	ldr	r1, [sp, #4]
 8000672:	4642      	mov	r2, r8
          if (fabs(newPivot) > fabs(pivot))
 8000674:	eeb0 5bc6 	vabs.f64	d5, d6
          newPivot = *pTmp;
 8000678:	ed91 7b00 	vldr	d7, [r1]
      for (rowNb = column+1; rowNb < numRows; rowNb++)
 800067c:	4451      	add	r1, sl
          if (fabs(newPivot) > fabs(pivot))
 800067e:	eeb0 3bc7 	vabs.f64	d3, d7
          newPivot = *pTmp;
 8000682:	eeb4 3bc5 	vcmpe.f64	d3, d5
 8000686:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800068a:	bfc8      	it	gt
 800068c:	461a      	movgt	r2, r3
      for (rowNb = column+1; rowNb < numRows; rowNb++)
 800068e:	f103 0301 	add.w	r3, r3, #1
          newPivot = *pTmp;
 8000692:	fe37 6b06 	vselgt.f64	d6, d7, d6
      for (rowNb = column+1; rowNb < numRows; rowNb++)
 8000696:	4599      	cmp	r9, r3
 8000698:	d1ec      	bne.n	8000674 <arm_mat_inverse_f64+0xac>
      if ((pivot != 0.0) && (selectedRow != column))
 800069a:	eeb5 6b40 	vcmp.f64	d6, #0.0
 800069e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006a2:	d002      	beq.n	80006aa <arm_mat_inverse_f64+0xe2>
 80006a4:	4590      	cmp	r8, r2
 80006a6:	f040 80ce 	bne.w	8000846 <arm_mat_inverse_f64+0x27e>
      if ((flag != 1U) && (pivot == 0.0))
 80006aa:	eeb5 6b40 	vcmp.f64	d6, #0.0
 80006ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006b2:	bf0c      	ite	eq
 80006b4:	2301      	moveq	r3, #1
 80006b6:	2300      	movne	r3, #0
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	f040 80ec 	bne.w	8000896 <arm_mat_inverse_f64+0x2ce>
 80006be:	f04f 0c01 	mov.w	ip, #1
 80006c2:	8863      	ldrh	r3, [r4, #2]
      pivot = 1.0 / pivot;
 80006c4:	ee84 7b06 	vdiv.f64	d7, d4, d6

      SCALE_ROW_F64(pSrc,column,pivot,pivotRow);
      SCALE_ROW_F64(pDst,0,pivot,pivotRow);
 80006c8:	fb03 f608 	mul.w	r6, r3, r8
 80006cc:	9a03      	ldr	r2, [sp, #12]
 80006ce:	461d      	mov	r5, r3
 80006d0:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
      pivot = 1.0 / pivot;
 80006d4:	4672      	mov	r2, lr
      SCALE_ROW_F64(pSrc,column,pivot,pivotRow);
 80006d6:	ecb2 6b02 	vldmia	r2!, {d6}
 80006da:	ee26 6b07 	vmul.f64	d6, d6, d7
 80006de:	455a      	cmp	r2, fp
 80006e0:	ed02 6b02 	vstr	d6, [r2, #-8]
 80006e4:	d1f7      	bne.n	80006d6 <arm_mat_inverse_f64+0x10e>
      SCALE_ROW_F64(pDst,0,pivot,pivotRow);
 80006e6:	b155      	cbz	r5, 80006fe <arm_mat_inverse_f64+0x136>
 80006e8:	4631      	mov	r1, r6
 80006ea:	2200      	movs	r2, #0
 80006ec:	3201      	adds	r2, #1
 80006ee:	ecb1 6b02 	vldmia	r1!, {d6}
 80006f2:	42aa      	cmp	r2, r5
 80006f4:	ee26 6b07 	vmul.f64	d6, d6, d7
 80006f8:	ed01 6b02 	vstr	d6, [r1, #-8]
 80006fc:	dbf6      	blt.n	80006ec <arm_mat_inverse_f64+0x124>
      
      /* Replace the rows with the sum of that row and a multiple of row i
       * so that each new element in column i above row i is zero.*/

      rowNb = 0;
      for (;rowNb < pivotRow; rowNb++)
 80006fe:	f1b8 0f00 	cmp.w	r8, #0
 8000702:	d03b      	beq.n	800077c <arm_mat_inverse_f64+0x1b4>
 8000704:	9a04      	ldr	r2, [sp, #16]
 8000706:	00ef      	lsls	r7, r5, #3
 8000708:	eb02 0108 	add.w	r1, r2, r8
 800070c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800070e:	9706      	str	r7, [sp, #24]
      rowNb = 0;
 8000710:	2700      	movs	r7, #0
 8000712:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 8000716:	eb02 00c8 	add.w	r0, r2, r8, lsl #3
 800071a:	00da      	lsls	r2, r3, #3
 800071c:	9207      	str	r2, [sp, #28]
 800071e:	9a03      	ldr	r2, [sp, #12]
 8000720:	e9cd 9b08 	strd	r9, fp, [sp, #32]
 8000724:	e9cd c30a 	strd	ip, r3, [sp, #40]	@ 0x28
 8000728:	eb02 02c5 	add.w	r2, r2, r5, lsl #3
 800072c:	e9dd c906 	ldrd	ip, r9, [sp, #24]
      {
           pTmp = ELEM(pSrc,rowNb,column) ;
           pivot = *pTmp;
 8000730:	ed90 7b00 	vldr	d7, [r0]
           pTmp = ELEM(pSrc,rowNb,column) ;
 8000734:	4603      	mov	r3, r0
           pivot = *pTmp;
 8000736:	46f3      	mov	fp, lr

           MAS_ROW_F64(column,pSrc,rowNb,pivot,pSrc,pivotRow);
 8000738:	ecb3 6b02 	vldmia	r3!, {d6}
 800073c:	ecbb 5b02 	vldmia	fp!, {d5}
 8000740:	428b      	cmp	r3, r1
 8000742:	eea5 6b47 	vfms.f64	d6, d5, d7
 8000746:	ed03 6b02 	vstr	d6, [r3, #-8]
 800074a:	d1f5      	bne.n	8000738 <arm_mat_inverse_f64+0x170>
           MAS_ROW_F64(0     ,pDst,rowNb,pivot,pDst,pivotRow);
 800074c:	eba2 030c 	sub.w	r3, r2, ip
 8000750:	b155      	cbz	r5, 8000768 <arm_mat_inverse_f64+0x1a0>
 8000752:	46b3      	mov	fp, r6
 8000754:	ecb3 6b02 	vldmia	r3!, {d6}
 8000758:	ecbb 5b02 	vldmia	fp!, {d5}
 800075c:	4293      	cmp	r3, r2
 800075e:	eea5 6b47 	vfms.f64	d6, d5, d7
 8000762:	ed03 6b02 	vstr	d6, [r3, #-8]
 8000766:	d1f5      	bne.n	8000754 <arm_mat_inverse_f64+0x18c>
      for (;rowNb < pivotRow; rowNb++)
 8000768:	3701      	adds	r7, #1
 800076a:	4450      	add	r0, sl
 800076c:	444a      	add	r2, r9
 800076e:	4451      	add	r1, sl
 8000770:	4547      	cmp	r7, r8
 8000772:	d3dd      	bcc.n	8000730 <arm_mat_inverse_f64+0x168>
 8000774:	e9dd 9b08 	ldrd	r9, fp, [sp, #32]
 8000778:	e9dd c30a 	ldrd	ip, r3, [sp, #40]	@ 0x28


      }

      for (rowNb = pivotRow + 1; rowNb < numRows; rowNb++)
 800077c:	9f02      	ldr	r7, [sp, #8]
 800077e:	45b9      	cmp	r9, r7
 8000780:	d932      	bls.n	80007e8 <arm_mat_inverse_f64+0x220>
 8000782:	fb03 5207 	mla	r2, r3, r7, r5
 8000786:	9903      	ldr	r1, [sp, #12]
 8000788:	00db      	lsls	r3, r3, #3
 800078a:	9801      	ldr	r0, [sp, #4]
 800078c:	ebc5 7845 	rsb	r8, r5, r5, lsl #29
 8000790:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8000794:	9905      	ldr	r1, [sp, #20]
 8000796:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 800079a:	e9cd bc06 	strd	fp, ip, [sp, #24]
 800079e:	469c      	mov	ip, r3
      {
           pTmp = ELEM(pSrc,rowNb,column) ;
 80007a0:	4603      	mov	r3, r0
           pivot = *pTmp;
 80007a2:	46f3      	mov	fp, lr
 80007a4:	ed90 7b00 	vldr	d7, [r0]

           MAS_ROW_F64(column,pSrc,rowNb,pivot,pSrc,pivotRow);
 80007a8:	ecb3 6b02 	vldmia	r3!, {d6}
 80007ac:	ecbb 5b02 	vldmia	fp!, {d5}
 80007b0:	428b      	cmp	r3, r1
 80007b2:	eea5 6b47 	vfms.f64	d6, d5, d7
 80007b6:	ed03 6b02 	vstr	d6, [r3, #-8]
 80007ba:	d1f5      	bne.n	80007a8 <arm_mat_inverse_f64+0x1e0>
           MAS_ROW_F64(0     ,pDst,rowNb,pivot,pDst,pivotRow);
 80007bc:	eb08 0302 	add.w	r3, r8, r2
 80007c0:	b155      	cbz	r5, 80007d8 <arm_mat_inverse_f64+0x210>
 80007c2:	46b3      	mov	fp, r6
 80007c4:	ecb3 6b02 	vldmia	r3!, {d6}
 80007c8:	ecbb 5b02 	vldmia	fp!, {d5}
 80007cc:	4293      	cmp	r3, r2
 80007ce:	eea5 6b47 	vfms.f64	d6, d5, d7
 80007d2:	ed03 6b02 	vstr	d6, [r3, #-8]
 80007d6:	d1f5      	bne.n	80007c4 <arm_mat_inverse_f64+0x1fc>
      for (rowNb = pivotRow + 1; rowNb < numRows; rowNb++)
 80007d8:	3701      	adds	r7, #1
 80007da:	4450      	add	r0, sl
 80007dc:	4462      	add	r2, ip
 80007de:	4451      	add	r1, sl
 80007e0:	45b9      	cmp	r9, r7
 80007e2:	d1dd      	bne.n	80007a0 <arm_mat_inverse_f64+0x1d8>
 80007e4:	e9dd bc06 	ldrd	fp, ip, [sp, #24]
    for(column = 0U; column < numCols; column++)
 80007e8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80007ea:	44d3      	add	fp, sl
 80007ec:	9a01      	ldr	r2, [sp, #4]
 80007ee:	449e      	add	lr, r3
 80007f0:	441a      	add	r2, r3
 80007f2:	9b05      	ldr	r3, [sp, #20]
 80007f4:	4453      	add	r3, sl
 80007f6:	9201      	str	r2, [sp, #4]
 80007f8:	9305      	str	r3, [sp, #20]
 80007fa:	9b04      	ldr	r3, [sp, #16]
 80007fc:	3b01      	subs	r3, #1
 80007fe:	9304      	str	r3, [sp, #16]
 8000800:	f47f af2e 	bne.w	8000660 <arm_mat_inverse_f64+0x98>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;

    if ((flag != 1U) && (pivot == 0.0))
 8000804:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8000808:	46cb      	mov	fp, r9
 800080a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800080c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000810:	d115      	bne.n	800083e <arm_mat_inverse_f64+0x276>
 8000812:	f1bc 0f00 	cmp.w	ip, #0
 8000816:	d012      	beq.n	800083e <arm_mat_inverse_f64+0x276>
    {
      pIn = pSrc->pData;
      for (i = 0; i < numRows * numCols; i++)
 8000818:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800081a:	fb03 f30b 	mul.w	r3, r3, fp
 800081e:	2b00      	cmp	r3, #0
 8000820:	d039      	beq.n	8000896 <arm_mat_inverse_f64+0x2ce>
 8000822:	9904      	ldr	r1, [sp, #16]
 8000824:	e002      	b.n	800082c <arm_mat_inverse_f64+0x264>
 8000826:	3101      	adds	r1, #1
 8000828:	4299      	cmp	r1, r3
 800082a:	d034      	beq.n	8000896 <arm_mat_inverse_f64+0x2ce>
      {
        if (pIn[i] != 0.0)
 800082c:	ecb2 7b02 	vldmia	r2!, {d7}
 8000830:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8000834:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000838:	d0f5      	beq.n	8000826 <arm_mat_inverse_f64+0x25e>
            break;
      }

      if (i == numRows * numCols)
 800083a:	428b      	cmp	r3, r1
 800083c:	d02b      	beq.n	8000896 <arm_mat_inverse_f64+0x2ce>
    status = ARM_MATH_SUCCESS;
 800083e:	2000      	movs	r0, #0
    }
  }

  /* Return to application */
  return (status);
}
 8000840:	b011      	add	sp, #68	@ 0x44
 8000842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            SWAP_ROWS_F64(pSrc,column, pivotRow,selectedRow);
 8000846:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8000848:	fb02 8103 	mla	r1, r2, r3, r8
 800084c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800084e:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8000852:	4673      	mov	r3, lr
 8000854:	ed91 7b00 	vldr	d7, [r1]
 8000858:	e9d3 6700 	ldrd	r6, r7, [r3]
 800085c:	eca3 7b02 	vstmia	r3!, {d7}
 8000860:	455b      	cmp	r3, fp
 8000862:	e8e1 6702 	strd	r6, r7, [r1], #8
 8000866:	d1f5      	bne.n	8000854 <arm_mat_inverse_f64+0x28c>
            SWAP_ROWS_F64(pDst,0, pivotRow,selectedRow);
 8000868:	8863      	ldrh	r3, [r4, #2]
 800086a:	9803      	ldr	r0, [sp, #12]
 800086c:	00d9      	lsls	r1, r3, #3
 800086e:	fb02 0201 	mla	r2, r2, r1, r0
 8000872:	fb01 0608 	mla	r6, r1, r8, r0
 8000876:	b19b      	cbz	r3, 80008a0 <arm_mat_inverse_f64+0x2d8>
 8000878:	4431      	add	r1, r6
 800087a:	460d      	mov	r5, r1
 800087c:	ed92 7b00 	vldr	d7, [r2]
 8000880:	e9d6 0100 	ldrd	r0, r1, [r6]
 8000884:	eca6 7b02 	vstmia	r6!, {d7}
 8000888:	42ae      	cmp	r6, r5
 800088a:	e8e2 0102 	strd	r0, r1, [r2], #8
 800088e:	d1f5      	bne.n	800087c <arm_mat_inverse_f64+0x2b4>
 8000890:	f04f 0c00 	mov.w	ip, #0
 8000894:	e716      	b.n	80006c4 <arm_mat_inverse_f64+0xfc>
        return ARM_MATH_SINGULAR;
 8000896:	f06f 0004 	mvn.w	r0, #4
}
 800089a:	b011      	add	sp, #68	@ 0x44
 800089c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      pivot = 1.0 / pivot;
 80008a0:	eeb7 5b00 	vmov.f64	d5, #112	@ 0x3f800000  1.0
 80008a4:	469c      	mov	ip, r3
 80008a6:	461d      	mov	r5, r3
 80008a8:	ee85 7b06 	vdiv.f64	d7, d5, d6
      SCALE_ROW_F64(pSrc,column,pivot,pivotRow);
 80008ac:	e712      	b.n	80006d4 <arm_mat_inverse_f64+0x10c>
 80008ae:	bf00      	nop
 80008b0:	3ff00000 	.word	0x3ff00000
 80008b4:	00000000 	.word	0x00000000

080008b8 <arm_mat_mult_f64>:
#else
ARM_DSP_ATTRIBUTE arm_status arm_mat_mult_f64(
  const arm_matrix_instance_f64 * pSrcA,
  const arm_matrix_instance_f64 * pSrcB,
        arm_matrix_instance_f64 * pDst)
{
 80008b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  float64_t *pIn1 = pSrcA->pData;                /* Input data matrix pointer A */
  float64_t *pIn2 = pSrcB->pData;                /* Input data matrix pointer B */
  float64_t *pInA = pSrcA->pData;                /* Input data matrix pointer A */
  float64_t *pInB = pSrcB->pData;                /* Input data matrix pointer B */
  float64_t *pOut = pDst->pData;                 /* Output data matrix pointer */
 80008bc:	6857      	ldr	r7, [r2, #4]
{
 80008be:	b083      	sub	sp, #12
  float64_t *px;                                 /* Temporary output data matrix pointer */
  float64_t sum;                                 /* Accumulator */
  uint16_t numRowsA = pSrcA->numRows;            /* Number of rows of input matrix A */
  uint16_t numColsB = pSrcB->numCols;            /* Number of columns of input matrix B */
 80008c0:	884a      	ldrh	r2, [r1, #2]
  uint16_t numColsA = pSrcA->numCols;            /* Number of columns of input matrix A */
  uint64_t col, i = 0U, row = numRowsA, colCnt;  /* Loop counters */
 80008c2:	f04f 0e00 	mov.w	lr, #0
  uint16_t numColsA = pSrcA->numCols;            /* Number of columns of input matrix A */
 80008c6:	8846      	ldrh	r6, [r0, #2]
 80008c8:	2a01      	cmp	r2, #1
  float64_t *pIn2 = pSrcB->pData;                /* Input data matrix pointer B */
 80008ca:	f8d1 a004 	ldr.w	sl, [r1, #4]

      } while (col > 0U);

      /* Update pointer pInA to point to starting address of next row */
      i = i + numColsB;
      pInA = pInA + numColsA;
 80008ce:	ea4f 03c6 	mov.w	r3, r6, lsl #3
  float64_t *pIn1 = pSrcA->pData;                /* Input data matrix pointer A */
 80008d2:	f8d0 8004 	ldr.w	r8, [r0, #4]
  uint64_t col, i = 0U, row = numRowsA, colCnt;  /* Loop counters */
 80008d6:	8801      	ldrh	r1, [r0, #0]
          pIn2 += numColsB;
 80008d8:	ea4f 0cc2 	mov.w	ip, r2, lsl #3
      pInA = pInA + numColsA;
 80008dc:	9300      	str	r3, [sp, #0]
 80008de:	d12f      	bne.n	8000940 <arm_mat_mult_f64+0x88>
 80008e0:	4467      	add	r7, ip
 80008e2:	f10a 0908 	add.w	r9, sl, #8
 80008e6:	f8cd a004 	str.w	sl, [sp, #4]
      px = pOut + i;
 80008ea:	eba7 0b0c 	sub.w	fp, r7, ip
 80008ee:	46ca      	mov	sl, r9
      pIn2 = pSrcB->pData;
 80008f0:	9a01      	ldr	r2, [sp, #4]
        sum = 0.0;
 80008f2:	ed9f 7b2d 	vldr	d7, [pc, #180]	@ 80009a8 <arm_mat_mult_f64+0xf0>
        while (colCnt > 0U)
 80008f6:	b17e      	cbz	r6, 8000918 <arm_mat_mult_f64+0x60>
        colCnt = numColsA;
 80008f8:	4633      	mov	r3, r6
 80008fa:	2000      	movs	r0, #0
        while (colCnt > 0U)
 80008fc:	4644      	mov	r4, r8
          colCnt--;
 80008fe:	3b01      	subs	r3, #1
 8000900:	f160 0000 	sbc.w	r0, r0, #0
          sum += *pIn1++ * *pIn2;
 8000904:	ed92 5b00 	vldr	d5, [r2]
 8000908:	ecb4 6b02 	vldmia	r4!, {d6}
        while (colCnt > 0U)
 800090c:	ea53 0500 	orrs.w	r5, r3, r0
          pIn2 += numColsB;
 8000910:	4462      	add	r2, ip
          sum += *pIn1++ * *pIn2;
 8000912:	eea5 7b06 	vfma.f64	d7, d5, d6
        while (colCnt > 0U)
 8000916:	d1f2      	bne.n	80008fe <arm_mat_mult_f64+0x46>
        pIn2 = pInB + (numColsB - col);
 8000918:	4652      	mov	r2, sl
      } while (col > 0U);
 800091a:	f10a 0a08 	add.w	sl, sl, #8
        *px++ = sum;
 800091e:	ecab 7b02 	vstmia	fp!, {d7}
      } while (col > 0U);
 8000922:	45bb      	cmp	fp, r7
 8000924:	d1e5      	bne.n	80008f2 <arm_mat_mult_f64+0x3a>

      /* Decrement row loop counter */
      row--;
 8000926:	3901      	subs	r1, #1
      pInA = pInA + numColsA;
 8000928:	9b00      	ldr	r3, [sp, #0]

    } while (row > 0U);
 800092a:	4467      	add	r7, ip
      row--;
 800092c:	f16e 0e00 	sbc.w	lr, lr, #0
      pInA = pInA + numColsA;
 8000930:	4498      	add	r8, r3
    } while (row > 0U);
 8000932:	ea51 020e 	orrs.w	r2, r1, lr
 8000936:	d1d8      	bne.n	80008ea <arm_mat_mult_f64+0x32>
    status = ARM_MATH_SUCCESS;
  }

  /* Return to application */
  return (status);
}
 8000938:	2000      	movs	r0, #0
 800093a:	b003      	add	sp, #12
 800093c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000940:	eb07 0b0c 	add.w	fp, r7, ip
 8000944:	f10a 0308 	add.w	r3, sl, #8
 8000948:	f8cd a004 	str.w	sl, [sp, #4]
      px = pOut + i;
 800094c:	ebab 0a0c 	sub.w	sl, fp, ip
 8000950:	4699      	mov	r9, r3
      pIn2 = pSrcB->pData;
 8000952:	9801      	ldr	r0, [sp, #4]
        sum = 0.0;
 8000954:	ed9f 7b14 	vldr	d7, [pc, #80]	@ 80009a8 <arm_mat_mult_f64+0xf0>
        while (colCnt > 0U)
 8000958:	b17e      	cbz	r6, 800097a <arm_mat_mult_f64+0xc2>
        colCnt = numColsA;
 800095a:	4632      	mov	r2, r6
 800095c:	2400      	movs	r4, #0
        while (colCnt > 0U)
 800095e:	4645      	mov	r5, r8
          colCnt--;
 8000960:	3a01      	subs	r2, #1
 8000962:	f164 0400 	sbc.w	r4, r4, #0
          sum += *pIn1++ * *pIn2;
 8000966:	ed90 6b00 	vldr	d6, [r0]
 800096a:	ecb5 5b02 	vldmia	r5!, {d5}
        while (colCnt > 0U)
 800096e:	ea52 0704 	orrs.w	r7, r2, r4
          pIn2 += numColsB;
 8000972:	4460      	add	r0, ip
          sum += *pIn1++ * *pIn2;
 8000974:	eea5 7b06 	vfma.f64	d7, d5, d6
        while (colCnt > 0U)
 8000978:	d1f2      	bne.n	8000960 <arm_mat_mult_f64+0xa8>
        pIn2 = pInB + (numColsB - col);
 800097a:	4648      	mov	r0, r9
      } while (col > 0U);
 800097c:	f109 0908 	add.w	r9, r9, #8
        *px++ = sum;
 8000980:	ecaa 7b02 	vstmia	sl!, {d7}
      } while (col > 0U);
 8000984:	45da      	cmp	sl, fp
 8000986:	d1e5      	bne.n	8000954 <arm_mat_mult_f64+0x9c>
      row--;
 8000988:	3901      	subs	r1, #1
      pInA = pInA + numColsA;
 800098a:	9a00      	ldr	r2, [sp, #0]
    } while (row > 0U);
 800098c:	44e3      	add	fp, ip
      row--;
 800098e:	f16e 0e00 	sbc.w	lr, lr, #0
      pInA = pInA + numColsA;
 8000992:	4490      	add	r8, r2
    } while (row > 0U);
 8000994:	ea51 000e 	orrs.w	r0, r1, lr
 8000998:	d1d8      	bne.n	800094c <arm_mat_mult_f64+0x94>
}
 800099a:	2000      	movs	r0, #0
 800099c:	b003      	add	sp, #12
 800099e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80009a2:	bf00      	nop
 80009a4:	f3af 8000 	nop.w
	...

080009b0 <arm_mat_sub_f64>:

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint64_t) pSrcA->numRows * pSrcA->numCols;
 80009b0:	8803      	ldrh	r3, [r0, #0]
{
 80009b2:	b430      	push	{r4, r5}
  float64_t *pOut = pDst->pData;                 /* output data matrix pointer */
 80009b4:	6854      	ldr	r4, [r2, #4]
    numSamples = (uint64_t) pSrcA->numRows * pSrcA->numCols;
 80009b6:	8842      	ldrh	r2, [r0, #2]
  float64_t *pInB = pSrcB->pData;                /* input data matrix pointer B */
 80009b8:	684d      	ldr	r5, [r1, #4]
    numSamples = (uint64_t) pSrcA->numRows * pSrcA->numCols;
 80009ba:	fba3 3202 	umull	r3, r2, r3, r2
  float64_t *pInA = pSrcA->pData;                /* input data matrix pointer A */
 80009be:	6841      	ldr	r1, [r0, #4]
    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 80009c0:	ea53 0002 	orrs.w	r0, r3, r2
 80009c4:	d00d      	beq.n	80009e2 <arm_mat_sub_f64+0x32>

      /* Subtract and store result in destination buffer. */
      *pOut++ = (*pInA++) - (*pInB++);

      /* Decrement loop counter */
      blkCnt--;
 80009c6:	3b01      	subs	r3, #1
      *pOut++ = (*pInA++) - (*pInB++);
 80009c8:	ecb1 7b02 	vldmia	r1!, {d7}
 80009cc:	ecb5 6b02 	vldmia	r5!, {d6}
      blkCnt--;
 80009d0:	f162 0200 	sbc.w	r2, r2, #0
      *pOut++ = (*pInA++) - (*pInB++);
 80009d4:	ee37 7b46 	vsub.f64	d7, d7, d6
    while (blkCnt > 0U)
 80009d8:	ea53 0002 	orrs.w	r0, r3, r2
      *pOut++ = (*pInA++) - (*pInB++);
 80009dc:	eca4 7b02 	vstmia	r4!, {d7}
    while (blkCnt > 0U)
 80009e0:	d1f1      	bne.n	80009c6 <arm_mat_sub_f64+0x16>
    status = ARM_MATH_SUCCESS;
  }

  /* Return to application */
  return (status);
}
 80009e2:	2000      	movs	r0, #0
 80009e4:	bc30      	pop	{r4, r5}
 80009e6:	4770      	bx	lr

080009e8 <arm_mat_trans_f64>:
}
#else
ARM_DSP_ATTRIBUTE arm_status arm_mat_trans_f64(
    const arm_matrix_instance_f64 * pSrc,
    arm_matrix_instance_f64 * pDst)
{
 80009e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
            col = nCols % 0x4U;
            
#else
            
            /* Initialize col with number of samples */
            col = nCols;
 80009ec:	8845      	ldrh	r5, [r0, #2]
    float64_t *pOut = pDst->pData;                 /* output data matrix pointer */
 80009ee:	684e      	ldr	r6, [r1, #4]
    uint16_t nRows = pSrc->numRows;                /* number of rows */
 80009f0:	8803      	ldrh	r3, [r0, #0]
    float64_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 80009f2:	6844      	ldr	r4, [r0, #4]
    uint64_t col, row = nRows, i = 0U;             /* Loop counters */
 80009f4:	b1d5      	cbz	r5, 8000a2c <arm_mat_trans_f64+0x44>
 80009f6:	ea4f 0cc3 	mov.w	ip, r3, lsl #3
 80009fa:	2b01      	cmp	r3, #1
 80009fc:	ea4f 07c5 	mov.w	r7, r5, lsl #3
 8000a00:	eb06 080c 	add.w	r8, r6, ip
 8000a04:	d119      	bne.n	8000a3a <arm_mat_trans_f64+0x52>
            px = pOut + i;
 8000a06:	4631      	mov	r1, r6
            col = nCols;
 8000a08:	462b      	mov	r3, r5
 8000a0a:	2200      	movs	r2, #0
            px = pOut + i;
 8000a0c:	4620      	mov	r0, r4
                
                /* Update pointer px to point to next row of transposed matrix */
                px += nRows;
                
                /* Decrement column loop counter */
                col--;
 8000a0e:	3b01      	subs	r3, #1
 8000a10:	f162 0200 	sbc.w	r2, r2, #0
                *px = *pIn++;
 8000a14:	ecb0 7b02 	vldmia	r0!, {d7}
            while (col > 0U)
 8000a18:	ea53 0e02 	orrs.w	lr, r3, r2
                *px = *pIn++;
 8000a1c:	ed81 7b00 	vstr	d7, [r1]
                px += nRows;
 8000a20:	4461      	add	r1, ip
            while (col > 0U)
 8000a22:	d1f4      	bne.n	8000a0e <arm_mat_trans_f64+0x26>
            i++;
            
            /* Decrement row loop counter */
            row--;
            
        } while (row > 0U);          /* row loop end */
 8000a24:	3608      	adds	r6, #8
                *px = *pIn++;
 8000a26:	443c      	add	r4, r7
        } while (row > 0U);          /* row loop end */
 8000a28:	4546      	cmp	r6, r8
 8000a2a:	d1ec      	bne.n	8000a06 <arm_mat_trans_f64+0x1e>
        status = ARM_MATH_SUCCESS;
    }
    
    /* Return to application */
    return (status);
}
 8000a2c:	2000      	movs	r0, #0
 8000a2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        } while (row > 0U);          /* row loop end */
 8000a32:	3608      	adds	r6, #8
                *px = *pIn++;
 8000a34:	443c      	add	r4, r7
        } while (row > 0U);          /* row loop end */
 8000a36:	4546      	cmp	r6, r8
 8000a38:	d0f8      	beq.n	8000a2c <arm_mat_trans_f64+0x44>
            px = pOut + i;
 8000a3a:	4631      	mov	r1, r6
            col = nCols;
 8000a3c:	462b      	mov	r3, r5
 8000a3e:	2200      	movs	r2, #0
            px = pOut + i;
 8000a40:	4620      	mov	r0, r4
                col--;
 8000a42:	3b01      	subs	r3, #1
 8000a44:	f162 0200 	sbc.w	r2, r2, #0
                *px = *pIn++;
 8000a48:	ecb0 7b02 	vldmia	r0!, {d7}
            while (col > 0U)
 8000a4c:	ea53 0e02 	orrs.w	lr, r3, r2
                *px = *pIn++;
 8000a50:	ed81 7b00 	vstr	d7, [r1]
                px += nRows;
 8000a54:	4461      	add	r1, ip
            while (col > 0U)
 8000a56:	d1f4      	bne.n	8000a42 <arm_mat_trans_f64+0x5a>
 8000a58:	e7eb      	b.n	8000a32 <arm_mat_trans_f64+0x4a>
 8000a5a:	bf00      	nop
 8000a5c:	0000      	movs	r0, r0
	...

08000a60 <compute_rho_estimate>:
/***********************************************************
* Auxiliary functions needed to compute ADMM iterations * *
***********************************************************/
#if OSQP_EMBEDDED_MODE != 1

OSQPFloat compute_rho_estimate(const OSQPSolver* solver) {
 8000a60:	b538      	push	{r3, r4, r5, lr}
  OSQPFloat prim_res_norm, dual_res_norm; // Normalization for the residuals
  OSQPFloat temp_res_norm;                // Temporary residual norm
  OSQPFloat rho_estimate;                 // Rho estimate value

  OSQPSettings*  settings = solver->settings;
  OSQPWorkspace* work     = solver->work;
 8000a62:	68c4      	ldr	r4, [r0, #12]
  OSQPSettings*  settings = solver->settings;
 8000a64:	6805      	ldr	r5, [r0, #0]
  // Get primal and dual residuals
  prim_res = work->scaled_prim_res;
  dual_res = work->scaled_dual_res;

  // Normalize primal residual
  prim_res_norm = OSQPVectorf_norm_inf(work->z);        // ||z||
 8000a66:	69e0      	ldr	r0, [r4, #28]
OSQPFloat compute_rho_estimate(const OSQPSolver* solver) {
 8000a68:	ed2d 8b0a 	vpush	{d8-d12}
  prim_res = work->scaled_prim_res;
 8000a6c:	ed94 ab22 	vldr	d10, [r4, #136]	@ 0x88
  dual_res = work->scaled_dual_res;
 8000a70:	ed94 bb24 	vldr	d11, [r4, #144]	@ 0x90
  prim_res_norm = OSQPVectorf_norm_inf(work->z);        // ||z||
 8000a74:	f003 fc74 	bl	8004360 <OSQPVectorf_norm_inf>
  temp_res_norm = OSQPVectorf_norm_inf(work->Ax);       // ||Ax||
 8000a78:	6b60      	ldr	r0, [r4, #52]	@ 0x34
  prim_res_norm = OSQPVectorf_norm_inf(work->z);        // ||z||
 8000a7a:	eeb0 9b40 	vmov.f64	d9, d0
  temp_res_norm = OSQPVectorf_norm_inf(work->Ax);       // ||Ax||
 8000a7e:	f003 fc6f 	bl	8004360 <OSQPVectorf_norm_inf>
  prim_res_norm = c_max(prim_res_norm, temp_res_norm);  // max (||z||,||Ax||)
  prim_res     /= (prim_res_norm + OSQP_DIVISION_TOL);

  // Normalize dual residual
  dual_res_norm = OSQPVectorf_norm_inf(work->data->q);  // ||q||
 8000a82:	6823      	ldr	r3, [r4, #0]
  temp_res_norm = OSQPVectorf_norm_inf(work->Ax);       // ||Ax||
 8000a84:	eeb0 cb40 	vmov.f64	d12, d0
  dual_res_norm = OSQPVectorf_norm_inf(work->data->q);  // ||q||
 8000a88:	6918      	ldr	r0, [r3, #16]
 8000a8a:	f003 fc69 	bl	8004360 <OSQPVectorf_norm_inf>
 8000a8e:	eeb0 8b40 	vmov.f64	d8, d0
  temp_res_norm = OSQPVectorf_norm_inf(work->Aty);      // ||A' y||
 8000a92:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
  prim_res_norm = c_max(prim_res_norm, temp_res_norm);  // max (||z||,||Ax||)
 8000a94:	fe89 9b0c 	vmaxnm.f64	d9, d9, d12
  temp_res_norm = OSQPVectorf_norm_inf(work->Aty);      // ||A' y||
 8000a98:	f003 fc62 	bl	8004360 <OSQPVectorf_norm_inf>
  dual_res_norm = c_max(dual_res_norm, temp_res_norm);
  temp_res_norm = OSQPVectorf_norm_inf(work->Px);       //  ||P x||
 8000a9c:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
  dual_res_norm = c_max(dual_res_norm, temp_res_norm);
 8000a9e:	fe88 8b00 	vmaxnm.f64	d8, d8, d0
  temp_res_norm = OSQPVectorf_norm_inf(work->Px);       //  ||P x||
 8000aa2:	f003 fc5d 	bl	8004360 <OSQPVectorf_norm_inf>
  dual_res_norm = c_max(dual_res_norm, temp_res_norm);  // max(||q||,||A' y||,||P x||)
 8000aa6:	fe88 8b00 	vmaxnm.f64	d8, d8, d0
  dual_res     /= (dual_res_norm + OSQP_DIVISION_TOL);
 8000aaa:	ed9f 7b0f 	vldr	d7, [pc, #60]	@ 8000ae8 <compute_rho_estimate+0x88>

  // Return rho estimate
  rho_estimate = settings->rho * c_sqrt(prim_res / dual_res);
 8000aae:	ed95 5b08 	vldr	d5, [r5, #32]
  rho_estimate = c_min(c_max(rho_estimate, OSQP_RHO_MIN), OSQP_RHO_MAX);
 8000ab2:	ed9f 6b0f 	vldr	d6, [pc, #60]	@ 8000af0 <compute_rho_estimate+0x90>
  dual_res     /= (dual_res_norm + OSQP_DIVISION_TOL);
 8000ab6:	ee38 8b07 	vadd.f64	d8, d8, d7
  prim_res     /= (prim_res_norm + OSQP_DIVISION_TOL);
 8000aba:	ee39 9b07 	vadd.f64	d9, d9, d7
  dual_res     /= (dual_res_norm + OSQP_DIVISION_TOL);
 8000abe:	ee8b 7b08 	vdiv.f64	d7, d11, d8
  rho_estimate = c_min(c_max(rho_estimate, OSQP_RHO_MIN), OSQP_RHO_MAX);
 8000ac2:	ed9f 0b0d 	vldr	d0, [pc, #52]	@ 8000af8 <compute_rho_estimate+0x98>
  rho_estimate = settings->rho * c_sqrt(prim_res / dual_res);
 8000ac6:	ee27 7b09 	vmul.f64	d7, d7, d9
 8000aca:	ee8a 4b07 	vdiv.f64	d4, d10, d7

  return rho_estimate;
}
 8000ace:	ecbd 8b0a 	vpop	{d8-d12}
  rho_estimate = settings->rho * c_sqrt(prim_res / dual_res);
 8000ad2:	eeb1 7bc4 	vsqrt.f64	d7, d4
 8000ad6:	ee27 7b05 	vmul.f64	d7, d7, d5
  rho_estimate = c_min(c_max(rho_estimate, OSQP_RHO_MIN), OSQP_RHO_MAX);
 8000ada:	fe87 7b06 	vmaxnm.f64	d7, d7, d6
}
 8000ade:	fe87 0b40 	vminnm.f64	d0, d7, d0
 8000ae2:	bd38      	pop	{r3, r4, r5, pc}
 8000ae4:	f3af 8000 	nop.w
 8000ae8:	feebc29f 	.word	0xfeebc29f
 8000aec:	39b4484b 	.word	0x39b4484b
 8000af0:	a0b5ed8d 	.word	0xa0b5ed8d
 8000af4:	3eb0c6f7 	.word	0x3eb0c6f7
 8000af8:	00000000 	.word	0x00000000
 8000afc:	412e8480 	.word	0x412e8480

08000b00 <adapt_rho>:

OSQPInt adapt_rho(OSQPSolver* solver) {
 8000b00:	b570      	push	{r4, r5, r6, lr}

  OSQPInt   exitflag; // Exitflag
  OSQPFloat rho_new;  // New rho value

  OSQPInfo*      info     = solver->info;
  OSQPSettings*  settings = solver->settings;
 8000b02:	6806      	ldr	r6, [r0, #0]
OSQPInt adapt_rho(OSQPSolver* solver) {
 8000b04:	4604      	mov	r4, r0
  OSQPInfo*      info     = solver->info;
 8000b06:	6885      	ldr	r5, [r0, #8]

  exitflag = 0;     // Initialize exitflag to 0

  // Compute new rho
  rho_new = compute_rho_estimate(solver);
 8000b08:	f7ff ffaa 	bl	8000a60 <compute_rho_estimate>

  // Set rho estimate in info
  info->rho_estimate = rho_new;

  // Check if the new rho is large or small enough and update it in case
  if ((rho_new > settings->rho * settings->adaptive_rho_tolerance) ||
 8000b0c:	ed96 6b08 	vldr	d6, [r6, #32]
 8000b10:	ed96 7b1a 	vldr	d7, [r6, #104]	@ 0x68
  info->rho_estimate = rho_new;
 8000b14:	ed85 0b16 	vstr	d0, [r5, #88]	@ 0x58
  if ((rho_new > settings->rho * settings->adaptive_rho_tolerance) ||
 8000b18:	ee26 5b07 	vmul.f64	d5, d6, d7
 8000b1c:	eeb4 5bc0 	vcmpe.f64	d5, d0
 8000b20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b24:	d406      	bmi.n	8000b34 <adapt_rho+0x34>
      (rho_new < settings->rho / settings->adaptive_rho_tolerance)) {
 8000b26:	ee86 5b07 	vdiv.f64	d5, d6, d7
  if ((rho_new > settings->rho * settings->adaptive_rho_tolerance) ||
 8000b2a:	eeb4 5bc0 	vcmpe.f64	d5, d0
 8000b2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b32:	dd0a      	ble.n	8000b4a <adapt_rho+0x4a>
    exitflag                 = osqp_update_rho(solver, rho_new);
 8000b34:	4620      	mov	r0, r4
 8000b36:	f002 fd0b 	bl	8003550 <osqp_update_rho>
    info->rho_updates += 1;
 8000b3a:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
    solver->work->rho_updated = 1;
 8000b3c:	2101      	movs	r1, #1
 8000b3e:	68e2      	ldr	r2, [r4, #12]
    info->rho_updates += 1;
 8000b40:	440b      	add	r3, r1
 8000b42:	656b      	str	r3, [r5, #84]	@ 0x54
    solver->work->rho_updated = 1;
 8000b44:	f8c2 10a0 	str.w	r1, [r2, #160]	@ 0xa0
  }

  return exitflag;
}
 8000b48:	bd70      	pop	{r4, r5, r6, pc}
  exitflag = 0;     // Initialize exitflag to 0
 8000b4a:	2000      	movs	r0, #0
}
 8000b4c:	bd70      	pop	{r4, r5, r6, pc}
 8000b4e:	bf00      	nop

08000b50 <update_rho_vec>:
  OSQPVectorf_ew_reciprocal(work->rho_inv_vec, work->rho_vec);

  return constr_types_changed;
}

OSQPInt update_rho_vec(OSQPSolver* solver) {
 8000b50:	b570      	push	{r4, r5, r6, lr}
  OSQPSettings*  settings = solver->settings;
 8000b52:	6806      	ldr	r6, [r0, #0]
OSQPInt update_rho_vec(OSQPSolver* solver) {
 8000b54:	4605      	mov	r5, r0

  OSQPInt constr_type_changed;
  OSQPInt exitflag = 0;
  OSQPWorkspace* work = solver->work;
 8000b56:	68c4      	ldr	r4, [r0, #12]
OSQPInt update_rho_vec(OSQPSolver* solver) {
 8000b58:	ed2d 8b02 	vpush	{d8}
  settings->rho = c_min(c_max(settings->rho, OSQP_RHO_MIN), OSQP_RHO_MAX);
 8000b5c:	ed9f 6b1c 	vldr	d6, [pc, #112]	@ 8000bd0 <update_rho_vec+0x80>
 8000b60:	ed96 7b08 	vldr	d7, [r6, #32]
 8000b64:	ed9f 8b1c 	vldr	d8, [pc, #112]	@ 8000bd8 <update_rho_vec+0x88>
                                                    work->data->l,
 8000b68:	6823      	ldr	r3, [r4, #0]
  constr_types_changed = OSQPVectorf_ew_bounds_type(work->constr_type,
 8000b6a:	6920      	ldr	r0, [r4, #16]
  settings->rho = c_min(c_max(settings->rho, OSQP_RHO_MIN), OSQP_RHO_MAX);
 8000b6c:	fe87 7b08 	vmaxnm.f64	d7, d7, d8
 8000b70:	fe87 7b46 	vminnm.f64	d7, d7, d6
  constr_types_changed = OSQPVectorf_ew_bounds_type(work->constr_type,
 8000b74:	e9d3 1205 	ldrd	r1, r2, [r3, #20]
 8000b78:	ed9f 1b19 	vldr	d1, [pc, #100]	@ 8000be0 <update_rho_vec+0x90>
  settings->rho = c_min(c_max(settings->rho, OSQP_RHO_MIN), OSQP_RHO_MAX);
 8000b7c:	ed86 7b08 	vstr	d7, [r6, #32]
  constr_types_changed = OSQPVectorf_ew_bounds_type(work->constr_type,
 8000b80:	ed9f 0b19 	vldr	d0, [pc, #100]	@ 8000be8 <update_rho_vec+0x98>
 8000b84:	f003 fdaa 	bl	80046dc <OSQPVectorf_ew_bounds_type>
  OSQPVectorf_set_scalar_conditional(work->rho_vec,
 8000b88:	eeb0 0b48 	vmov.f64	d0, d8
 8000b8c:	6921      	ldr	r1, [r4, #16]
 8000b8e:	ed96 1b08 	vldr	d1, [r6, #32]
 8000b92:	ed9f 2b17 	vldr	d2, [pc, #92]	@ 8000bf0 <update_rho_vec+0xa0>
  constr_types_changed = OSQPVectorf_ew_bounds_type(work->constr_type,
 8000b96:	4606      	mov	r6, r0
  OSQPVectorf_set_scalar_conditional(work->rho_vec,
 8000b98:	68a0      	ldr	r0, [r4, #8]
 8000b9a:	ee21 2b02 	vmul.f64	d2, d1, d2
 8000b9e:	f003 fadd 	bl	800415c <OSQPVectorf_set_scalar_conditional>
  OSQPVectorf_ew_reciprocal(work->rho_inv_vec, work->rho_vec);
 8000ba2:	e9d4 1002 	ldrd	r1, r0, [r4, #8]
 8000ba6:	f003 fd5f 	bl	8004668 <OSQPVectorf_ew_reciprocal>

  //update rho_vec and see if anything changed
  constr_type_changed = set_rho_vec(solver);

  // Update rho_vec in KKT matrix if constraints type has changed
  if (constr_type_changed == 1) {
 8000baa:	2e01      	cmp	r6, #1
 8000bac:	d003      	beq.n	8000bb6 <update_rho_vec+0x66>
    exitflag = work->linsys_solver->update_rho_vec(work->linsys_solver, work->rho_vec, solver->settings->rho);
  }

  return exitflag;
}
 8000bae:	2000      	movs	r0, #0
 8000bb0:	ecbd 8b02 	vpop	{d8}
 8000bb4:	bd70      	pop	{r4, r5, r6, pc}
    exitflag = work->linsys_solver->update_rho_vec(work->linsys_solver, work->rho_vec, solver->settings->rho);
 8000bb6:	682b      	ldr	r3, [r5, #0]
 8000bb8:	6860      	ldr	r0, [r4, #4]
 8000bba:	68a1      	ldr	r1, [r4, #8]
}
 8000bbc:	ecbd 8b02 	vpop	{d8}
    exitflag = work->linsys_solver->update_rho_vec(work->linsys_solver, work->rho_vec, solver->settings->rho);
 8000bc0:	ed93 0b08 	vldr	d0, [r3, #32]
}
 8000bc4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    exitflag = work->linsys_solver->update_rho_vec(work->linsys_solver, work->rho_vec, solver->settings->rho);
 8000bc8:	6983      	ldr	r3, [r0, #24]
 8000bca:	4718      	bx	r3
 8000bcc:	f3af 8000 	nop.w
 8000bd0:	00000000 	.word	0x00000000
 8000bd4:	412e8480 	.word	0x412e8480
 8000bd8:	a0b5ed8d 	.word	0xa0b5ed8d
 8000bdc:	3eb0c6f7 	.word	0x3eb0c6f7
 8000be0:	b7320335 	.word	0xb7320335
 8000be4:	4554adf4 	.word	0x4554adf4
 8000be8:	eb1c432d 	.word	0xeb1c432d
 8000bec:	3f1a36e2 	.word	0x3f1a36e2
 8000bf0:	00000000 	.word	0x00000000
 8000bf4:	408f4000 	.word	0x408f4000

08000bf8 <swap_vectors>:
void swap_vectors(OSQPVectorf** a,
                  OSQPVectorf** b) {
  OSQPVectorf* temp;

  temp = *b;
  *b   = *a;
 8000bf8:	6802      	ldr	r2, [r0, #0]
  temp = *b;
 8000bfa:	680b      	ldr	r3, [r1, #0]
  *b   = *a;
 8000bfc:	600a      	str	r2, [r1, #0]
  *a   = temp;
 8000bfe:	6003      	str	r3, [r0, #0]
}
 8000c00:	4770      	bx	lr
 8000c02:	bf00      	nop

08000c04 <update_xz_tilde>:
                           -work->rho_inv, work->y);
  }
}

void update_xz_tilde(OSQPSolver* solver,
                     OSQPInt     admm_iter) {
 8000c04:	b570      	push	{r4, r5, r6, lr}

  OSQPWorkspace* work = solver->work;
 8000c06:	68c4      	ldr	r4, [r0, #12]
  OSQPVectorf_add_scaled(work->xtilde_view,
 8000c08:	eebf 1b00 	vmov.f64	d1, #240	@ 0xbf800000 -1.0

  // Compute right-hand side
  compute_rhs(solver);
 8000c0c:	6806      	ldr	r6, [r0, #0]
                     OSQPInt     admm_iter) {
 8000c0e:	460d      	mov	r5, r1
                         -1., work->data->q);
 8000c10:	6823      	ldr	r3, [r4, #0]
  OSQPVectorf_add_scaled(work->xtilde_view,
 8000c12:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8000c14:	691a      	ldr	r2, [r3, #16]
 8000c16:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8000c18:	ed96 0b0c 	vldr	d0, [r6, #48]	@ 0x30
 8000c1c:	f003 fb30 	bl	8004280 <OSQPVectorf_add_scaled>
  if (settings->rho_is_vec) {
 8000c20:	6ab3      	ldr	r3, [r6, #40]	@ 0x28
 8000c22:	b1a3      	cbz	r3, 8000c4e <update_xz_tilde+0x4a>
    OSQPVectorf_ew_prod(work->ztilde_view, work->rho_inv_vec, work->y);
 8000c24:	69a2      	ldr	r2, [r4, #24]
 8000c26:	68e1      	ldr	r1, [r4, #12]
 8000c28:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8000c2a:	f003 fc29 	bl	8004480 <OSQPVectorf_ew_prod>
    OSQPVectorf_add_scaled(work->ztilde_view,
 8000c2e:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8000c30:	eeb7 1b00 	vmov.f64	d1, #112	@ 0x3f800000  1.0
 8000c34:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8000c36:	eebf 0b00 	vmov.f64	d0, #240	@ 0xbf800000 -1.0
 8000c3a:	4608      	mov	r0, r1
 8000c3c:	f003 fb20 	bl	8004280 <OSQPVectorf_add_scaled>

  // Solve linear system
  work->linsys_solver->solve(work->linsys_solver, work->xz_tilde, admm_iter);
 8000c40:	6860      	ldr	r0, [r4, #4]
 8000c42:	462a      	mov	r2, r5
 8000c44:	6a21      	ldr	r1, [r4, #32]
 8000c46:	6883      	ldr	r3, [r0, #8]
}
 8000c48:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  work->linsys_solver->solve(work->linsys_solver, work->xz_tilde, admm_iter);
 8000c4c:	4718      	bx	r3
    OSQPVectorf_add_scaled(work->ztilde_view,
 8000c4e:	ed94 1b26 	vldr	d1, [r4, #152]	@ 0x98
 8000c52:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8000c56:	69a2      	ldr	r2, [r4, #24]
 8000c58:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8000c5a:	eeb1 1b41 	vneg.f64	d1, d1
 8000c5e:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8000c60:	f003 fb0e 	bl	8004280 <OSQPVectorf_add_scaled>
 8000c64:	e7ec      	b.n	8000c40 <update_xz_tilde+0x3c>
 8000c66:	bf00      	nop

08000c68 <update_x>:

  OSQPSettings*  settings = solver->settings;
  OSQPWorkspace* work     = solver->work;

  // update x
  OSQPVectorf_add_scaled(work->x,
 8000c68:	6803      	ldr	r3, [r0, #0]
 8000c6a:	eeb7 1b00 	vmov.f64	d1, #112	@ 0x3f800000  1.0
 8000c6e:	ed93 0b0e 	vldr	d0, [r3, #56]	@ 0x38
void update_x(OSQPSolver* solver) {
 8000c72:	b510      	push	{r4, lr}
  OSQPWorkspace* work     = solver->work;
 8000c74:	68c4      	ldr	r4, [r0, #12]
  OSQPVectorf_add_scaled(work->x,
 8000c76:	ee31 1b40 	vsub.f64	d1, d1, d0
 8000c7a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8000c7c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8000c7e:	6960      	ldr	r0, [r4, #20]
 8000c80:	f003 fafe 	bl	8004280 <OSQPVectorf_add_scaled>
                         settings->alpha,work->xtilde_view,
                         (1.0 - settings->alpha),work->x_prev);

  // update delta_x
  OSQPVectorf_minus(work->delta_x,work->x,work->x_prev);
 8000c84:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8000c86:	6961      	ldr	r1, [r4, #20]
 8000c88:	6ea0      	ldr	r0, [r4, #104]	@ 0x68
}
 8000c8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSQPVectorf_minus(work->delta_x,work->x,work->x_prev);
 8000c8e:	f003 bacd 	b.w	800422c <OSQPVectorf_minus>
 8000c92:	bf00      	nop

08000c94 <update_z>:

void update_z(OSQPSolver* solver) {
 8000c94:	b570      	push	{r4, r5, r6, lr}

  OSQPSettings*  settings = solver->settings;
 8000c96:	6805      	ldr	r5, [r0, #0]
  OSQPWorkspace* work     = solver->work;
 8000c98:	68c4      	ldr	r4, [r0, #12]

  // update z
  if (settings->rho_is_vec) {
 8000c9a:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
    OSQPVectorf_ew_prod(work->z, work->rho_inv_vec,work->y);
 8000c9c:	69e0      	ldr	r0, [r4, #28]
 8000c9e:	69a3      	ldr	r3, [r4, #24]
  if (settings->rho_is_vec) {
 8000ca0:	b1c2      	cbz	r2, 8000cd4 <update_z+0x40>
    OSQPVectorf_ew_prod(work->z, work->rho_inv_vec,work->y);
 8000ca2:	461a      	mov	r2, r3
 8000ca4:	68e1      	ldr	r1, [r4, #12]
 8000ca6:	f003 fbeb 	bl	8004480 <OSQPVectorf_ew_prod>
    OSQPVectorf_add_scaled3(work->z,
 8000caa:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8000cae:	69e1      	ldr	r1, [r4, #28]
 8000cb0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8000cb2:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8000cb4:	4608      	mov	r0, r1
 8000cb6:	ed95 1b0e 	vldr	d1, [r5, #56]	@ 0x38
 8000cba:	ee30 2b41 	vsub.f64	d2, d0, d1
 8000cbe:	f003 fb11 	bl	80042e4 <OSQPVectorf_add_scaled3>
                            (1.0 - settings->alpha), work->z_prev,
                            work->rho_inv, work->y);
  }

  // project z onto C = [l,u]
  OSQPVectorf_ew_bound_vec(work->z, work->z, work->data->l, work->data->u);
 8000cc2:	69e1      	ldr	r1, [r4, #28]
 8000cc4:	6822      	ldr	r2, [r4, #0]
 8000cc6:	4608      	mov	r0, r1
 8000cc8:	e9d2 2305 	ldrd	r2, r3, [r2, #20]
}
 8000ccc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  OSQPVectorf_ew_bound_vec(work->z, work->z, work->data->l, work->data->u);
 8000cd0:	f003 bc1c 	b.w	800450c <OSQPVectorf_ew_bound_vec>
    OSQPVectorf_add_scaled3(work->z,
 8000cd4:	ed95 0b0e 	vldr	d0, [r5, #56]	@ 0x38
 8000cd8:	eeb7 1b00 	vmov.f64	d1, #112	@ 0x3f800000  1.0
 8000cdc:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8000cde:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8000ce0:	ed94 2b26 	vldr	d2, [r4, #152]	@ 0x98
 8000ce4:	ee31 1b40 	vsub.f64	d1, d1, d0
 8000ce8:	f003 fafc 	bl	80042e4 <OSQPVectorf_add_scaled3>
 8000cec:	e7e9      	b.n	8000cc2 <update_z+0x2e>
 8000cee:	bf00      	nop

08000cf0 <update_y>:

void update_y(OSQPSolver* solver) {
 8000cf0:	b538      	push	{r3, r4, r5, lr}

  OSQPSettings*  settings = solver->settings;
 8000cf2:	6805      	ldr	r5, [r0, #0]
  OSQPWorkspace* work     = solver->work;

  OSQPVectorf_add_scaled3(work->delta_y,
 8000cf4:	eeb7 1b00 	vmov.f64	d1, #112	@ 0x3f800000  1.0
  OSQPWorkspace* work     = solver->work;
 8000cf8:	68c4      	ldr	r4, [r0, #12]
  OSQPVectorf_add_scaled3(work->delta_y,
 8000cfa:	eebf 2b00 	vmov.f64	d2, #240	@ 0xbf800000 -1.0
 8000cfe:	ed95 0b0e 	vldr	d0, [r5, #56]	@ 0x38
 8000d02:	69e3      	ldr	r3, [r4, #28]
 8000d04:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8000d06:	ee31 1b40 	vsub.f64	d1, d1, d0
 8000d0a:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8000d0c:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8000d0e:	f003 fae9 	bl	80042e4 <OSQPVectorf_add_scaled3>
                          settings->alpha, work->ztilde_view,
                          (1.0 - settings->alpha), work->z_prev,
                          -1.0, work->z);

  if (settings->rho_is_vec) {
 8000d12:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8000d14:	b15b      	cbz	r3, 8000d2e <update_y+0x3e>
    OSQPVectorf_ew_prod(work->delta_y, work->delta_y, work->rho_vec);
 8000d16:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 8000d18:	68a2      	ldr	r2, [r4, #8]
 8000d1a:	4608      	mov	r0, r1
 8000d1c:	f003 fbb0 	bl	8004480 <OSQPVectorf_ew_prod>
  }
  else {
    OSQPVectorf_mult_scalar(work->delta_y, settings->rho);
  }

  OSQPVectorf_plus(work->y, work->y, work->delta_y);
 8000d20:	69a1      	ldr	r1, [r4, #24]
 8000d22:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8000d24:	4608      	mov	r0, r1

}
 8000d26:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  OSQPVectorf_plus(work->y, work->y, work->delta_y);
 8000d2a:	f003 ba55 	b.w	80041d8 <OSQPVectorf_plus>
    OSQPVectorf_mult_scalar(work->delta_y, settings->rho);
 8000d2e:	ed95 0b08 	vldr	d0, [r5, #32]
 8000d32:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8000d34:	f003 fa40 	bl	80041b8 <OSQPVectorf_mult_scalar>
 8000d38:	e7f2      	b.n	8000d20 <update_y+0x30>
 8000d3a:	bf00      	nop
 8000d3c:	0000      	movs	r0, r0
	...

08000d40 <compute_obj_val_dual_gap>:
void compute_obj_val_dual_gap(const OSQPSolver*  solver,
                              const OSQPVectorf* x,
                              const OSQPVectorf* y,
                                    OSQPFloat*   prim_obj_val,
                                    OSQPFloat*   dual_obj_val,
                                    OSQPFloat*   duality_gap) {
 8000d40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  OSQPFloat quad_term = 0.0;
  OSQPFloat lin_term  = 0.0;
  OSQPFloat sup_term  = 0.0;
  OSQPWorkspace* work = solver->work;
 8000d44:	68c4      	ldr	r4, [r0, #12]
                                    OSQPFloat*   duality_gap) {
 8000d46:	4606      	mov	r6, r0
 8000d48:	4617      	mov	r7, r2
 8000d4a:	461d      	mov	r5, r3

  /* NB: The function is always called after dual_res is computed */
  quad_term = OSQPVectorf_dot_prod(work->Px, x);
 8000d4c:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
                                    OSQPFloat*   duality_gap) {
 8000d4e:	4688      	mov	r8, r1
 8000d50:	ed2d 8b06 	vpush	{d8-d10}
 8000d54:	f8dd 9038 	ldr.w	r9, [sp, #56]	@ 0x38
  quad_term = OSQPVectorf_dot_prod(work->Px, x);
 8000d58:	f003 fb36 	bl	80043c8 <OSQPVectorf_dot_prod>
  lin_term  = OSQPVectorf_dot_prod(work->data->q, x);
 8000d5c:	6823      	ldr	r3, [r4, #0]
 8000d5e:	4641      	mov	r1, r8
  quad_term = OSQPVectorf_dot_prod(work->Px, x);
 8000d60:	eeb0 9b40 	vmov.f64	d9, d0
  lin_term  = OSQPVectorf_dot_prod(work->data->q, x);
 8000d64:	6918      	ldr	r0, [r3, #16]
 8000d66:	f003 fb2f 	bl	80043c8 <OSQPVectorf_dot_prod>

  /* Compute the support function of the constraints, SC(y) = u'*max(y, 0) + l'*min(y, 0)
     by projecting y onto the polar of the recession cone of C=[l,u], then doing the dot products */
  OSQPVectorf_copy(work->z_prev, y);
 8000d6a:	4639      	mov	r1, r7
 8000d6c:	6b20      	ldr	r0, [r4, #48]	@ 0x30
  lin_term  = OSQPVectorf_dot_prod(work->data->q, x);
 8000d6e:	eeb0 ab40 	vmov.f64	d10, d0
  OSQPVectorf_copy(work->z_prev, y);
 8000d72:	f003 f9bd 	bl	80040f0 <OSQPVectorf_copy>
  OSQPVectorf_project_polar_reccone(work->z_prev,
                                    work->data->l,
 8000d76:	6823      	ldr	r3, [r4, #0]
  OSQPVectorf_project_polar_reccone(work->z_prev,
 8000d78:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8000d7a:	e9d3 1205 	ldrd	r1, r2, [r3, #20]
 8000d7e:	ed9f 0b2c 	vldr	d0, [pc, #176]	@ 8000e30 <compute_obj_val_dual_gap+0xf0>
 8000d82:	f003 fbe1 	bl	8004548 <OSQPVectorf_project_polar_reccone>
                                    work->data->u,
                                    OSQP_INFTY * OSQP_MIN_SCALING);

  // Round anything in the range [-OSQP_ZERO_DEADZONE, OSQP_ZERO_DEADZONE] to 0 to
  // prevent very small (i.e., 1e-20) values from blowing up the numerics.
  OSQPVectorf_round_to_zero(work->z_prev, OSQP_ZERO_DEADZONE);
 8000d86:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8000d88:	ed9f 0b2b 	vldr	d0, [pc, #172]	@ 8000e38 <compute_obj_val_dual_gap+0xf8>
 8000d8c:	f003 f9fe 	bl	800418c <OSQPVectorf_round_to_zero>

  sup_term  = OSQPVectorf_dot_prod_signed(work->data->u, work->z_prev, +1);
 8000d90:	6823      	ldr	r3, [r4, #0]
 8000d92:	2201      	movs	r2, #1
 8000d94:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8000d96:	6998      	ldr	r0, [r3, #24]
 8000d98:	f003 fb2e 	bl	80043f8 <OSQPVectorf_dot_prod_signed>
  sup_term += OSQPVectorf_dot_prod_signed(work->data->l, work->z_prev, -1);
 8000d9c:	6823      	ldr	r3, [r4, #0]
  sup_term  = OSQPVectorf_dot_prod_signed(work->data->u, work->z_prev, +1);
 8000d9e:	eeb0 8b40 	vmov.f64	d8, d0
  sup_term += OSQPVectorf_dot_prod_signed(work->data->l, work->z_prev, -1);
 8000da2:	f04f 32ff 	mov.w	r2, #4294967295
 8000da6:	6958      	ldr	r0, [r3, #20]
 8000da8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8000daa:	f003 fb25 	bl	80043f8 <OSQPVectorf_dot_prod_signed>
 8000dae:	ee38 0b00 	vadd.f64	d0, d8, d0

  /* Primal objective value is 0.5*x^T P x + q^T x */
  *prim_obj_val = 0.5 * quad_term + lin_term;
 8000db2:	eeb6 4b00 	vmov.f64	d4, #96	@ 0x3f000000  0.5
  *dual_obj_val = -0.5 * quad_term - sup_term;

  /* Duality gap is x^T P x + q^T x + SC(y) */
  work->scaled_dual_gap = quad_term + lin_term + sup_term;

  if (solver->settings->scaling) {
 8000db6:	6833      	ldr	r3, [r6, #0]
  *prim_obj_val = 0.5 * quad_term + lin_term;
 8000db8:	eeb0 3b4a 	vmov.f64	d3, d10
 8000dbc:	eeb0 5b40 	vmov.f64	d5, d0
  if (solver->settings->scaling) {
 8000dc0:	699b      	ldr	r3, [r3, #24]
  work->scaled_dual_gap = quad_term + lin_term + sup_term;
 8000dc2:	ee39 6b0a 	vadd.f64	d6, d9, d10
  *prim_obj_val = 0.5 * quad_term + lin_term;
 8000dc6:	eea9 3b04 	vfma.f64	d3, d9, d4
 8000dca:	eea9 5b04 	vfma.f64	d5, d9, d4
  work->scaled_dual_gap = quad_term + lin_term + sup_term;
 8000dce:	ee36 6b00 	vadd.f64	d6, d6, d0
  *prim_obj_val = 0.5 * quad_term + lin_term;
 8000dd2:	ed85 3b00 	vstr	d3, [r5]
  *dual_obj_val = -0.5 * quad_term - sup_term;
 8000dd6:	eeb1 5b45 	vneg.f64	d5, d5
 8000dda:	ed89 5b00 	vstr	d5, [r9]
  work->scaled_dual_gap = quad_term + lin_term + sup_term;
 8000dde:	ed84 6b16 	vstr	d6, [r4, #88]	@ 0x58
  if (solver->settings->scaling) {
 8000de2:	b1bb      	cbz	r3, 8000e14 <compute_obj_val_dual_gap+0xd4>
    *prim_obj_val *= work->scaling->cinv;
 8000de4:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8000de8:	ed95 6b00 	vldr	d6, [r5]
 8000dec:	ed93 5b04 	vldr	d5, [r3, #16]
 8000df0:	ee26 6b05 	vmul.f64	d6, d6, d5
 8000df4:	ed85 6b00 	vstr	d6, [r5]
    *dual_obj_val *= work->scaling->cinv;
 8000df8:	ed93 5b04 	vldr	d5, [r3, #16]
 8000dfc:	ed99 6b00 	vldr	d6, [r9]
 8000e00:	ee26 6b05 	vmul.f64	d6, d6, d5
 8000e04:	ed89 6b00 	vstr	d6, [r9]

    // We always store the duality gap in the info as unscaled (since it is for the user),
    // but we keep the scaled version to use as a termination check when requested.
    *duality_gap = work->scaling->cinv * work->scaled_dual_gap;
 8000e08:	ed93 6b04 	vldr	d6, [r3, #16]
 8000e0c:	ed94 5b16 	vldr	d5, [r4, #88]	@ 0x58
 8000e10:	ee26 6b05 	vmul.f64	d6, d6, d5
 8000e14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8000e16:	ed83 6b00 	vstr	d6, [r3]
  } else {
    *duality_gap = work->scaled_dual_gap;
  }

  /* Save cost values for later use in termination tolerance computation */
  work->xtPx = quad_term;
 8000e1a:	ed84 9b10 	vstr	d9, [r4, #64]	@ 0x40
  work->qtx  = lin_term;
 8000e1e:	ed84 ab12 	vstr	d10, [r4, #72]	@ 0x48
  work->SC   = sup_term;
}
 8000e22:	ecbd 8b06 	vpop	{d8-d10}
  work->SC   = sup_term;
 8000e26:	ed84 0b14 	vstr	d0, [r4, #80]	@ 0x50
}
 8000e2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000e2e:	bf00      	nop
 8000e30:	b7320335 	.word	0xb7320335
 8000e34:	4554adf4 	.word	0x4554adf4
 8000e38:	9ee75616 	.word	0x9ee75616
 8000e3c:	3cd203af 	.word	0x3cd203af

08000e40 <is_primal_infeasible>:
  // eps_dual
  return eps_abs + eps_rel * max_rel_eps;
}

OSQPInt is_primal_infeasible(OSQPSolver* solver,
                             OSQPFloat   eps_prim_inf) {
 8000e40:	b538      	push	{r3, r4, r5, lr}
   */

  OSQPFloat norm_delta_y;
  OSQPFloat ineq_lhs = 0.0;
  OSQPSettings*  settings = solver->settings;
  OSQPWorkspace* work     = solver->work;
 8000e42:	68c4      	ldr	r4, [r0, #12]
  OSQPSettings*  settings = solver->settings;
 8000e44:	6805      	ldr	r5, [r0, #0]

  // Project delta_y onto the polar of the recession cone of C=[l,u]
  OSQPVectorf_project_polar_reccone(work->delta_y,
                                    work->data->l,
 8000e46:	6823      	ldr	r3, [r4, #0]
  OSQPVectorf_project_polar_reccone(work->delta_y,
 8000e48:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8000e4a:	e9d3 1205 	ldrd	r1, r2, [r3, #20]
                             OSQPFloat   eps_prim_inf) {
 8000e4e:	ed2d 8b06 	vpush	{d8-d10}
 8000e52:	eeb0 9b40 	vmov.f64	d9, d0
  OSQPVectorf_project_polar_reccone(work->delta_y,
 8000e56:	ed9f 0b34 	vldr	d0, [pc, #208]	@ 8000f28 <is_primal_infeasible+0xe8>
 8000e5a:	f003 fb75 	bl	8004548 <OSQPVectorf_project_polar_reccone>
                                    work->data->u,
                                    OSQP_INFTY * OSQP_MIN_SCALING);

  // Compute infinity norm of delta_y (unscale if necessary)
  if (settings->scaling && !settings->scaled_termination) {
 8000e5e:	69ab      	ldr	r3, [r5, #24]
 8000e60:	b113      	cbz	r3, 8000e68 <is_primal_infeasible+0x28>
 8000e62:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8000e66:	b17b      	cbz	r3, 8000e88 <is_primal_infeasible+0x48>
                        work->scaling->E,
                        work->delta_y);
    norm_delta_y = OSQPVectorf_norm_inf(work->Adelta_x);
  }
  else
    norm_delta_y = OSQPVectorf_norm_inf(work->delta_y);
 8000e68:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8000e6a:	f003 fa79 	bl	8004360 <OSQPVectorf_norm_inf>
 8000e6e:	eeb0 8b40 	vmov.f64	d8, d0

  if (norm_delta_y > OSQP_DIVISION_TOL) {
 8000e72:	ed9f 7b2f 	vldr	d7, [pc, #188]	@ 8000f30 <is_primal_infeasible+0xf0>
 8000e76:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8000e7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e7e:	dc16      	bgt.n	8000eae <is_primal_infeasible+0x6e>
      return OSQPVectorf_norm_inf(work->Atdelta_y) < eps_prim_inf * norm_delta_y;
    }
  }

  // Conditions not satisfied -> not primal infeasible
  return 0;
 8000e80:	2000      	movs	r0, #0
}
 8000e82:	ecbd 8b06 	vpop	{d8-d10}
 8000e86:	bd38      	pop	{r3, r4, r5, pc}
                        work->scaling->E,
 8000e88:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
    OSQPVectorf_ew_prod(work->Adelta_x,
 8000e8c:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8000e8e:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 8000e90:	68d9      	ldr	r1, [r3, #12]
 8000e92:	f003 faf5 	bl	8004480 <OSQPVectorf_ew_prod>
    norm_delta_y = OSQPVectorf_norm_inf(work->Adelta_x);
 8000e96:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 8000e98:	f003 fa62 	bl	8004360 <OSQPVectorf_norm_inf>
 8000e9c:	eeb0 8b40 	vmov.f64	d8, d0
  if (norm_delta_y > OSQP_DIVISION_TOL) {
 8000ea0:	ed9f 7b23 	vldr	d7, [pc, #140]	@ 8000f30 <is_primal_infeasible+0xf0>
 8000ea4:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8000ea8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000eac:	dde8      	ble.n	8000e80 <is_primal_infeasible+0x40>
    ineq_lhs  = OSQPVectorf_dot_prod_signed(work->data->u, work->delta_y, +1);
 8000eae:	6823      	ldr	r3, [r4, #0]
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 8000eb4:	6998      	ldr	r0, [r3, #24]
 8000eb6:	f003 fa9f 	bl	80043f8 <OSQPVectorf_dot_prod_signed>
    ineq_lhs += OSQPVectorf_dot_prod_signed(work->data->l, work->delta_y, -1);
 8000eba:	6823      	ldr	r3, [r4, #0]
    ineq_lhs  = OSQPVectorf_dot_prod_signed(work->data->u, work->delta_y, +1);
 8000ebc:	eeb0 ab40 	vmov.f64	d10, d0
    ineq_lhs += OSQPVectorf_dot_prod_signed(work->data->l, work->delta_y, -1);
 8000ec0:	f04f 32ff 	mov.w	r2, #4294967295
 8000ec4:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 8000ec6:	6958      	ldr	r0, [r3, #20]
 8000ec8:	f003 fa96 	bl	80043f8 <OSQPVectorf_dot_prod_signed>
 8000ecc:	ee3a ab00 	vadd.f64	d10, d10, d0
    if (ineq_lhs < 0.0) {
 8000ed0:	eeb5 abc0 	vcmpe.f64	d10, #0.0
 8000ed4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ed8:	d5d2      	bpl.n	8000e80 <is_primal_infeasible+0x40>
      OSQPMatrix_Atxpy(work->data->A, work->delta_y, work->Atdelta_y, 1.0, 0.0);
 8000eda:	6823      	ldr	r3, [r4, #0]
 8000edc:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8000ee0:	68d8      	ldr	r0, [r3, #12]
 8000ee2:	ed9f 1b15 	vldr	d1, [pc, #84]	@ 8000f38 <is_primal_infeasible+0xf8>
 8000ee6:	e9d4 1218 	ldrd	r1, r2, [r4, #96]	@ 0x60
 8000eea:	f001 fda9 	bl	8002a40 <OSQPMatrix_Atxpy>
      if (settings->scaling && !settings->scaled_termination) {
 8000eee:	69ab      	ldr	r3, [r5, #24]
 8000ef0:	b113      	cbz	r3, 8000ef8 <is_primal_infeasible+0xb8>
 8000ef2:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8000ef6:	b163      	cbz	r3, 8000f12 <is_primal_infeasible+0xd2>
      return OSQPVectorf_norm_inf(work->Atdelta_y) < eps_prim_inf * norm_delta_y;
 8000ef8:	ee28 8b09 	vmul.f64	d8, d8, d9
 8000efc:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 8000efe:	f003 fa2f 	bl	8004360 <OSQPVectorf_norm_inf>
 8000f02:	eeb4 0bc8 	vcmpe.f64	d0, d8
 8000f06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f0a:	bf4c      	ite	mi
 8000f0c:	2001      	movmi	r0, #1
 8000f0e:	2000      	movpl	r0, #0
 8000f10:	e7b7      	b.n	8000e82 <is_primal_infeasible+0x42>
                            work->scaling->Dinv);
 8000f12:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
        OSQPVectorf_ew_prod(work->Atdelta_y,
 8000f16:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 8000f18:	699a      	ldr	r2, [r3, #24]
 8000f1a:	4608      	mov	r0, r1
 8000f1c:	f003 fab0 	bl	8004480 <OSQPVectorf_ew_prod>
 8000f20:	e7ea      	b.n	8000ef8 <is_primal_infeasible+0xb8>
 8000f22:	bf00      	nop
 8000f24:	f3af 8000 	nop.w
 8000f28:	b7320335 	.word	0xb7320335
 8000f2c:	4554adf4 	.word	0x4554adf4
 8000f30:	feebc29f 	.word	0xfeebc29f
 8000f34:	39b4484b 	.word	0x39b4484b
	...

08000f40 <is_dual_infeasible>:

OSQPInt is_dual_infeasible(OSQPSolver* solver,
                           OSQPFloat   eps_dual_inf) {
 8000f40:	b538      	push	{r3, r4, r5, lr}
        (A * delta_x)_i <  eps * || delta_x ||,    u_i != +inf
   */

  OSQPFloat norm_delta_x;
  OSQPFloat cost_scaling;
  OSQPSettings*  settings = solver->settings;
 8000f42:	6805      	ldr	r5, [r0, #0]
  OSQPWorkspace* work     = solver->work;
 8000f44:	68c4      	ldr	r4, [r0, #12]

  // Compute norm of delta_x
  if (settings->scaling && !settings->scaled_termination) { // Unscale if needed
 8000f46:	69ab      	ldr	r3, [r5, #24]

    norm_delta_x =
    OSQPVectorf_scaled_norm_inf(work->scaling->D,
                                work->delta_x);
 8000f48:	6ea0      	ldr	r0, [r4, #104]	@ 0x68
                           OSQPFloat   eps_dual_inf) {
 8000f4a:	ed2d 8b06 	vpush	{d8-d10}
 8000f4e:	eeb0 9b40 	vmov.f64	d9, d0
  if (settings->scaling && !settings->scaled_termination) { // Unscale if needed
 8000f52:	b113      	cbz	r3, 8000f5a <is_dual_infeasible+0x1a>
 8000f54:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8000f58:	b183      	cbz	r3, 8000f7c <is_dual_infeasible+0x3c>
    cost_scaling = work->scaling->c;
  }
  else {
    norm_delta_x = OSQPVectorf_norm_inf(work->delta_x);
 8000f5a:	f003 fa01 	bl	8004360 <OSQPVectorf_norm_inf>
 8000f5e:	eeb0 8b40 	vmov.f64	d8, d0
    cost_scaling = 1.0;
 8000f62:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
  }

  // Prevent 0 division || delta_x || > 0
  if (norm_delta_x > OSQP_DIVISION_TOL) {
 8000f66:	ed9f 7b38 	vldr	d7, [pc, #224]	@ 8001048 <is_dual_infeasible+0x108>
 8000f6a:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8000f6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f72:	dc16      	bgt.n	8000fa2 <is_dual_infeasible+0x62>
    }
  }

  // Conditions not satisfied -> not dual infeasible
  return 0;
}
 8000f74:	2000      	movs	r0, #0
 8000f76:	ecbd 8b06 	vpop	{d8-d10}
 8000f7a:	bd38      	pop	{r3, r4, r5, pc}
    OSQPVectorf_scaled_norm_inf(work->scaling->D,
 8000f7c:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8000f80:	4601      	mov	r1, r0
 8000f82:	6898      	ldr	r0, [r3, #8]
 8000f84:	f003 fa04 	bl	8004390 <OSQPVectorf_scaled_norm_inf>
 8000f88:	eeb0 8b40 	vmov.f64	d8, d0
    cost_scaling = work->scaling->c;
 8000f8c:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
  if (norm_delta_x > OSQP_DIVISION_TOL) {
 8000f90:	ed9f 7b2d 	vldr	d7, [pc, #180]	@ 8001048 <is_dual_infeasible+0x108>
    cost_scaling = work->scaling->c;
 8000f94:	ed93 ab00 	vldr	d10, [r3]
  if (norm_delta_x > OSQP_DIVISION_TOL) {
 8000f98:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8000f9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fa0:	dde8      	ble.n	8000f74 <is_dual_infeasible+0x34>
    if (OSQPVectorf_dot_prod(work->data->q, work->delta_x) < 0.0) {
 8000fa2:	6823      	ldr	r3, [r4, #0]
 8000fa4:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 8000fa6:	6918      	ldr	r0, [r3, #16]
 8000fa8:	f003 fa0e 	bl	80043c8 <OSQPVectorf_dot_prod>
 8000fac:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8000fb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fb4:	d5de      	bpl.n	8000f74 <is_dual_infeasible+0x34>
      OSQPMatrix_Axpy(work->data->P, work->delta_x, work->Pdelta_x, 1.0, 0.0);
 8000fb6:	6823      	ldr	r3, [r4, #0]
 8000fb8:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8000fbc:	6898      	ldr	r0, [r3, #8]
 8000fbe:	ed9f 1b24 	vldr	d1, [pc, #144]	@ 8001050 <is_dual_infeasible+0x110>
 8000fc2:	e9d4 121a 	ldrd	r1, r2, [r4, #104]	@ 0x68
 8000fc6:	f001 fd31 	bl	8002a2c <OSQPMatrix_Axpy>
      if (settings->scaling && !settings->scaled_termination) {
 8000fca:	69ab      	ldr	r3, [r5, #24]
 8000fcc:	b14b      	cbz	r3, 8000fe2 <is_dual_infeasible+0xa2>
 8000fce:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8000fd2:	b933      	cbnz	r3, 8000fe2 <is_dual_infeasible+0xa2>
                            work->scaling->Dinv);
 8000fd4:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
        OSQPVectorf_ew_prod(work->Pdelta_x,
 8000fd8:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
 8000fda:	699a      	ldr	r2, [r3, #24]
 8000fdc:	4608      	mov	r0, r1
 8000fde:	f003 fa4f 	bl	8004480 <OSQPVectorf_ew_prod>
          cost_scaling * eps_dual_inf * norm_delta_x) {
 8000fe2:	ee28 ab0a 	vmul.f64	d10, d8, d10
      if (OSQPVectorf_norm_inf(work->Pdelta_x) <
 8000fe6:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 8000fe8:	f003 f9ba 	bl	8004360 <OSQPVectorf_norm_inf>
          cost_scaling * eps_dual_inf * norm_delta_x) {
 8000fec:	ee2a ab09 	vmul.f64	d10, d10, d9
      if (OSQPVectorf_norm_inf(work->Pdelta_x) <
 8000ff0:	eeb4 0bca 	vcmpe.f64	d0, d10
 8000ff4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ff8:	d5bc      	bpl.n	8000f74 <is_dual_infeasible+0x34>
        OSQPMatrix_Axpy(work->data->A, work->delta_x, work->Adelta_x,1.0,0.0);
 8000ffa:	6823      	ldr	r3, [r4, #0]
 8000ffc:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8001000:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 8001002:	68d8      	ldr	r0, [r3, #12]
 8001004:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 8001006:	ed9f 1b12 	vldr	d1, [pc, #72]	@ 8001050 <is_dual_infeasible+0x110>
 800100a:	f001 fd0f 	bl	8002a2c <OSQPMatrix_Axpy>
        if (settings->scaling && !settings->scaled_termination) {
 800100e:	69ab      	ldr	r3, [r5, #24]
 8001010:	b113      	cbz	r3, 8001018 <is_dual_infeasible+0xd8>
 8001012:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8001016:	b16b      	cbz	r3, 8001034 <is_dual_infeasible+0xf4>
                                      work->data->l,
 8001018:	6823      	ldr	r3, [r4, #0]
        return OSQPVectorf_in_reccone(work->Adelta_x,
 800101a:	ee28 1b09 	vmul.f64	d1, d8, d9
 800101e:	6f20      	ldr	r0, [r4, #112]	@ 0x70
}
 8001020:	ecbd 8b06 	vpop	{d8-d10}
        return OSQPVectorf_in_reccone(work->Adelta_x,
 8001024:	e9d3 1205 	ldrd	r1, r2, [r3, #20]
 8001028:	ed9f 0b0b 	vldr	d0, [pc, #44]	@ 8001058 <is_dual_infeasible+0x118>
}
 800102c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
        return OSQPVectorf_in_reccone(work->Adelta_x,
 8001030:	f003 baca 	b.w	80045c8 <OSQPVectorf_in_reccone>
          OSQPVectorf_ew_prod(work->Adelta_x, work->Adelta_x, work->scaling->Einv);
 8001034:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8001038:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 800103a:	69da      	ldr	r2, [r3, #28]
 800103c:	4608      	mov	r0, r1
 800103e:	f003 fa1f 	bl	8004480 <OSQPVectorf_ew_prod>
 8001042:	e7e9      	b.n	8001018 <is_dual_infeasible+0xd8>
 8001044:	f3af 8000 	nop.w
 8001048:	feebc29f 	.word	0xfeebc29f
 800104c:	39b4484b 	.word	0x39b4484b
	...
 8001058:	b7320335 	.word	0xb7320335
 800105c:	4554adf4 	.word	0x4554adf4

08001060 <has_solution>:

OSQPInt has_solution(const OSQPInfo* info) {
  return ((info->status_val != OSQP_PRIMAL_INFEASIBLE) &&
 8001060:	6a03      	ldr	r3, [r0, #32]
      (info->status_val != OSQP_PRIMAL_INFEASIBLE_INACCURATE) &&
      (info->status_val != OSQP_DUAL_INFEASIBLE) &&
      (info->status_val != OSQP_DUAL_INFEASIBLE_INACCURATE) &&
 8001062:	1ed8      	subs	r0, r3, #3
      (info->status_val != OSQP_NON_CVX));
}
 8001064:	2b09      	cmp	r3, #9
 8001066:	bf18      	it	ne
 8001068:	2803      	cmpne	r0, #3
 800106a:	bf8c      	ite	hi
 800106c:	2001      	movhi	r0, #1
 800106e:	2000      	movls	r0, #0
 8001070:	4770      	bx	lr
 8001072:	bf00      	nop
 8001074:	0000      	movs	r0, r0
	...

08001078 <store_solution>:
  OSQPInfo*      info     = solver->info;
  OSQPSettings*  settings = solver->settings;
  OSQPWorkspace* work     = solver->work;

  /* Bypass function if solution wasn't allocated */
  if (!solution)
 8001078:	2900      	cmp	r1, #0
 800107a:	d055      	beq.n	8001128 <store_solution+0xb0>
void store_solution(OSQPSolver *solver, OSQPSolution* solution) {
 800107c:	b570      	push	{r4, r5, r6, lr}
  OSQPWorkspace* work     = solver->work;
 800107e:	e9d0 3602 	ldrd	r3, r6, [r0, #8]
  return ((info->status_val != OSQP_PRIMAL_INFEASIBLE) &&
 8001082:	460c      	mov	r4, r1
void store_solution(OSQPSolver *solver, OSQPSolution* solution) {
 8001084:	b082      	sub	sp, #8
  return ((info->status_val != OSQP_PRIMAL_INFEASIBLE) &&
 8001086:	6a1b      	ldr	r3, [r3, #32]
 8001088:	4605      	mov	r5, r0
  OSQPSettings*  settings = solver->settings;
 800108a:	6801      	ldr	r1, [r0, #0]
      (info->status_val != OSQP_DUAL_INFEASIBLE_INACCURATE) &&
 800108c:	f1a3 0c03 	sub.w	ip, r3, #3
  if (has_solution(info)) {
    // Unscale solution if scaling has been performed
      if (settings->scaling){
          //use x_prev and z_prev as scratch space
          unscale_solution(work->x_prev,work->z_prev, //unscaled solution
                           work->x,work->y,           //scaled solution
 8001090:	6972      	ldr	r2, [r6, #20]
  if (has_solution(info)) {
 8001092:	f1bc 0f03 	cmp.w	ip, #3
 8001096:	d92f      	bls.n	80010f8 <store_solution+0x80>
 8001098:	2b09      	cmp	r3, #9
 800109a:	d02d      	beq.n	80010f8 <store_solution+0x80>
      if (settings->scaling){
 800109c:	698b      	ldr	r3, [r1, #24]
 800109e:	b9e3      	cbnz	r3, 80010da <store_solution+0x62>
                           work);
          OSQPVectorf_to_raw(solution->x, work->x_prev); // primal
          OSQPVectorf_to_raw(solution->y, work->z_prev); // dual
      }
      else{
          OSQPVectorf_to_raw(solution->x, work->x); // primal
 80010a0:	4611      	mov	r1, r2
 80010a2:	6820      	ldr	r0, [r4, #0]
 80010a4:	f003 f840 	bl	8004128 <OSQPVectorf_to_raw>
          OSQPVectorf_to_raw(solution->y, work->y); // dual
 80010a8:	69b1      	ldr	r1, [r6, #24]
 80010aa:	6860      	ldr	r0, [r4, #4]
 80010ac:	f003 f83c 	bl	8004128 <OSQPVectorf_to_raw>
      }
      /* Set infeasibility certificates to NaN */
      OSQPVectorf_set_scalar(work->delta_y, OSQP_NAN);
 80010b0:	6e30      	ldr	r0, [r6, #96]	@ 0x60
 80010b2:	ed9f 0b1f 	vldr	d0, [pc, #124]	@ 8001130 <store_solution+0xb8>
 80010b6:	f003 f845 	bl	8004144 <OSQPVectorf_set_scalar>
      OSQPVectorf_set_scalar(work->delta_x, OSQP_NAN);
 80010ba:	6eb0      	ldr	r0, [r6, #104]	@ 0x68
 80010bc:	ed9f 0b1c 	vldr	d0, [pc, #112]	@ 8001130 <store_solution+0xb8>
 80010c0:	f003 f840 	bl	8004144 <OSQPVectorf_set_scalar>
      OSQPVectorf_to_raw(solution->prim_inf_cert, work->delta_y);
 80010c4:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 80010c6:	68a0      	ldr	r0, [r4, #8]
 80010c8:	f003 f82e 	bl	8004128 <OSQPVectorf_to_raw>
      OSQPVectorf_to_raw(solution->dual_inf_cert, work->delta_x);
 80010cc:	6eb1      	ldr	r1, [r6, #104]	@ 0x68
 80010ce:	68e0      	ldr	r0, [r4, #12]
      OSQPVectorf_to_raw(solution->prim_inf_cert, work->delta_y);
    }

#endif /* ifndef OSQP_EMBEDDED_MODE */
  }
}
 80010d0:	b002      	add	sp, #8
 80010d2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      OSQPVectorf_to_raw(solution->dual_inf_cert, work->delta_x);
 80010d6:	f003 b827 	b.w	8004128 <OSQPVectorf_to_raw>
          unscale_solution(work->x_prev,work->z_prev, //unscaled solution
 80010da:	69b3      	ldr	r3, [r6, #24]
 80010dc:	e9d6 010b 	ldrd	r0, r1, [r6, #44]	@ 0x2c
 80010e0:	9600      	str	r6, [sp, #0]
 80010e2:	f002 fee1 	bl	8003ea8 <unscale_solution>
          OSQPVectorf_to_raw(solution->x, work->x_prev); // primal
 80010e6:	6af1      	ldr	r1, [r6, #44]	@ 0x2c
 80010e8:	6820      	ldr	r0, [r4, #0]
 80010ea:	f003 f81d 	bl	8004128 <OSQPVectorf_to_raw>
          OSQPVectorf_to_raw(solution->y, work->z_prev); // dual
 80010ee:	6b31      	ldr	r1, [r6, #48]	@ 0x30
 80010f0:	6860      	ldr	r0, [r4, #4]
 80010f2:	f003 f819 	bl	8004128 <OSQPVectorf_to_raw>
 80010f6:	e7db      	b.n	80010b0 <store_solution+0x38>
    OSQPVectorf_set_scalar(work->x, OSQP_NAN);
 80010f8:	4610      	mov	r0, r2
 80010fa:	ed9f 0b0d 	vldr	d0, [pc, #52]	@ 8001130 <store_solution+0xb8>
 80010fe:	f003 f821 	bl	8004144 <OSQPVectorf_set_scalar>
    OSQPVectorf_set_scalar(work->y, OSQP_NAN);
 8001102:	69b0      	ldr	r0, [r6, #24]
 8001104:	ed9f 0b0a 	vldr	d0, [pc, #40]	@ 8001130 <store_solution+0xb8>
 8001108:	f003 f81c 	bl	8004144 <OSQPVectorf_set_scalar>
    OSQPVectorf_to_raw(solution->x, work->x); // primal
 800110c:	6971      	ldr	r1, [r6, #20]
 800110e:	6820      	ldr	r0, [r4, #0]
 8001110:	f003 f80a 	bl	8004128 <OSQPVectorf_to_raw>
    OSQPVectorf_to_raw(solution->y, work->y); // dual
 8001114:	6860      	ldr	r0, [r4, #4]
 8001116:	69b1      	ldr	r1, [r6, #24]
 8001118:	f003 f806 	bl	8004128 <OSQPVectorf_to_raw>
    osqp_cold_start(solver);
 800111c:	4628      	mov	r0, r5
}
 800111e:	b002      	add	sp, #8
 8001120:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    osqp_cold_start(solver);
 8001124:	f002 b95c 	b.w	80033e0 <osqp_cold_start>
 8001128:	4770      	bx	lr
 800112a:	bf00      	nop
 800112c:	f3af 8000 	nop.w
 8001130:	00000000 	.word	0x00000000
 8001134:	41dff000 	.word	0x41dff000

08001138 <update_info>:

void update_info(OSQPSolver* solver,
                 OSQPInt     iter,
                 OSQPInt     polishing) {
 8001138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  OSQPFloat* dual_obj_val;
  OSQPFloat* dual_gap;
  OSQPFloat* prim_res;
  OSQPFloat* dual_res;

  OSQPInfo*      info     = solver->info;
 800113c:	e9d0 5402 	ldrd	r5, r4, [r0, #8]
                 OSQPInt     polishing) {
 8001140:	ed2d 8b02 	vpush	{d8}
 8001144:	b087      	sub	sp, #28
 8001146:	f8d0 8000 	ldr.w	r8, [r0]
 800114a:	4606      	mov	r6, r0
  }
  else {
#endif // OSQP_EMBEDDED_MODE
    x            = work->x;
    y            = work->y;
    z            = work->z;
 800114c:	69e3      	ldr	r3, [r4, #28]
                 OSQPInt     polishing) {
 800114e:	9204      	str	r2, [sp, #16]
    prim_obj_val = &info->obj_val;
 8001150:	f105 0028 	add.w	r0, r5, #40	@ 0x28
}

#endif /* ifndef OSQP_EMBEDDED_MODE */

  // Compute primal residual
  if (work->data->m == 0) {
 8001154:	6822      	ldr	r2, [r4, #0]
    dual_obj_val = &info->dual_obj_val;
 8001156:	f105 0a30 	add.w	sl, r5, #48	@ 0x30
    dual_gap     = &info->duality_gap;
 800115a:	f105 0b48 	add.w	fp, r5, #72	@ 0x48
    prim_obj_val = &info->obj_val;
 800115e:	9003      	str	r0, [sp, #12]
    y            = work->y;
 8001160:	e9d4 7905 	ldrd	r7, r9, [r4, #20]
    info->iter   = iter;
 8001164:	6529      	str	r1, [r5, #80]	@ 0x50
  if (work->data->m == 0) {
 8001166:	6851      	ldr	r1, [r2, #4]
 8001168:	2900      	cmp	r1, #0
 800116a:	d159      	bne.n	8001220 <update_info+0xe8>
    // No constraints -> Always primal feasible
    *prim_res = 0.;
 800116c:	2000      	movs	r0, #0
 800116e:	2100      	movs	r1, #0
 8001170:	e9c5 010e 	strd	r0, r1, [r5, #56]	@ 0x38
  OSQPVectorf_copy(work->x_prev, work->data->q);
 8001174:	6911      	ldr	r1, [r2, #16]
 8001176:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8001178:	f002 ffba 	bl	80040f0 <OSQPVectorf_copy>
  OSQPMatrix_Axpy(work->data->P, x, work->Px, 1.0, 0.0);
 800117c:	6823      	ldr	r3, [r4, #0]
 800117e:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8001182:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8001184:	6898      	ldr	r0, [r3, #8]
 8001186:	4639      	mov	r1, r7
 8001188:	ed9f 1b3f 	vldr	d1, [pc, #252]	@ 8001288 <update_info+0x150>
 800118c:	f001 fc4e 	bl	8002a2c <OSQPMatrix_Axpy>
  OSQPVectorf_plus(work->x_prev, work->x_prev, work->Px);
 8001190:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8001192:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8001194:	4608      	mov	r0, r1
 8001196:	f003 f81f 	bl	80041d8 <OSQPVectorf_plus>
  if (work->data->m) {
 800119a:	6823      	ldr	r3, [r4, #0]
 800119c:	685a      	ldr	r2, [r3, #4]
 800119e:	bb82      	cbnz	r2, 8001202 <update_info+0xca>
  work->scaled_dual_res = OSQPVectorf_norm_inf(work->x_prev);
 80011a0:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80011a2:	f003 f8dd 	bl	8004360 <OSQPVectorf_norm_inf>
  if (settings->scaling && !settings->scaled_termination) {
 80011a6:	f8d8 3018 	ldr.w	r3, [r8, #24]
  work->scaled_dual_res = OSQPVectorf_norm_inf(work->x_prev);
 80011aa:	ed84 0b24 	vstr	d0, [r4, #144]	@ 0x90
  if (settings->scaling && !settings->scaled_termination) {
 80011ae:	b11b      	cbz	r3, 80011b8 <update_info+0x80>
 80011b0:	f8d8 3098 	ldr.w	r3, [r8, #152]	@ 0x98
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d05b      	beq.n	8001270 <update_info+0x138>

  // Compute dual residual; store P*x in work->Px
  *dual_res = compute_dual_res(solver, x, y);

  // Compute the objective and duality gap, store various temp values in work
  compute_obj_val_dual_gap(solver, x, y, prim_obj_val, dual_obj_val, dual_gap);
 80011b8:	9b03      	ldr	r3, [sp, #12]
 80011ba:	464a      	mov	r2, r9
 80011bc:	4639      	mov	r1, r7
 80011be:	4630      	mov	r0, r6
  *dual_res = compute_dual_res(solver, x, y);
 80011c0:	ed85 0b10 	vstr	d0, [r5, #64]	@ 0x40
  compute_obj_val_dual_gap(solver, x, y, prim_obj_val, dual_obj_val, dual_gap);
 80011c4:	e9cd ab00 	strd	sl, fp, [sp]
 80011c8:	f7ff fdba 	bl	8000d40 <compute_obj_val_dual_gap>

  // Compute the duality gap integral
  if (!polishing) {
 80011cc:	9b04      	ldr	r3, [sp, #16]
    info->primdual_int += c_absval(*dual_gap);
 80011ce:	ed95 6b12 	vldr	d6, [r5, #72]	@ 0x48
  if (!polishing) {
 80011d2:	b93b      	cbnz	r3, 80011e4 <update_info+0xac>
    info->primdual_int += c_absval(*dual_gap);
 80011d4:	eeb0 5bc6 	vabs.f64	d5, d6
 80011d8:	ed95 7b22 	vldr	d7, [r5, #136]	@ 0x88
 80011dc:	ee37 7b05 	vadd.f64	d7, d7, d5
 80011e0:	ed85 7b22 	vstr	d7, [r5, #136]	@ 0x88
#ifdef OSQP_ENABLE_PROFILING
  *run_time = osqp_toc(work->timer);
#endif /* ifdef OSQP_ENABLE_PROFILING */

  // Compute the relative KKT error
  info->rel_kkt_error = c_max( c_max(*dual_res, *prim_res), *dual_gap);
 80011e4:	ed95 7b0e 	vldr	d7, [r5, #56]	@ 0x38
 80011e8:	ed95 5b10 	vldr	d5, [r5, #64]	@ 0x40
 80011ec:	fe87 7b05 	vmaxnm.f64	d7, d7, d5
 80011f0:	fe87 7b06 	vmaxnm.f64	d7, d7, d6
 80011f4:	ed85 7b24 	vstr	d7, [r5, #144]	@ 0x90

#ifdef OSQP_ENABLE_PRINTING
  work->summary_printed = 0; // The just updated info have not been printed
#endif /* ifdef OSQP_ENABLE_PRINTING */
}
 80011f8:	b007      	add	sp, #28
 80011fa:	ecbd 8b02 	vpop	{d8}
 80011fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    OSQPMatrix_Atxpy(work->data->A, y, work->Aty, 1.0, 0.0);
 8001202:	68d8      	ldr	r0, [r3, #12]
 8001204:	4649      	mov	r1, r9
 8001206:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8001208:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 800120c:	ed9f 1b1e 	vldr	d1, [pc, #120]	@ 8001288 <update_info+0x150>
 8001210:	f001 fc16 	bl	8002a40 <OSQPMatrix_Atxpy>
    OSQPVectorf_plus(work->x_prev, work->x_prev, work->Aty);
 8001214:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8001216:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8001218:	4608      	mov	r0, r1
 800121a:	f002 ffdd 	bl	80041d8 <OSQPVectorf_plus>
 800121e:	e7bf      	b.n	80011a0 <update_info+0x68>
  OSQPMatrix_Axpy(work->data->A,x,work->Ax, 1.0, 0.0); //Ax = A*x
 8001220:	ed9f 1b19 	vldr	d1, [pc, #100]	@ 8001288 <update_info+0x150>
 8001224:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8001228:	68d0      	ldr	r0, [r2, #12]
 800122a:	4639      	mov	r1, r7
 800122c:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800122e:	9305      	str	r3, [sp, #20]
 8001230:	f001 fbfc 	bl	8002a2c <OSQPMatrix_Axpy>
  OSQPVectorf_minus(work->z_prev, work->Ax, z);
 8001234:	9b05      	ldr	r3, [sp, #20]
 8001236:	e9d4 010c 	ldrd	r0, r1, [r4, #48]	@ 0x30
 800123a:	461a      	mov	r2, r3
 800123c:	f002 fff6 	bl	800422c <OSQPVectorf_minus>
  work->scaled_prim_res = OSQPVectorf_norm_inf(work->z_prev);
 8001240:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8001242:	f003 f88d 	bl	8004360 <OSQPVectorf_norm_inf>
  if (settings->scaling && !settings->scaled_termination) {
 8001246:	f8d8 3018 	ldr.w	r3, [r8, #24]
  work->scaled_prim_res = OSQPVectorf_norm_inf(work->z_prev);
 800124a:	ed84 0b22 	vstr	d0, [r4, #136]	@ 0x88
  if (settings->scaling && !settings->scaled_termination) {
 800124e:	b143      	cbz	r3, 8001262 <update_info+0x12a>
 8001250:	f8d8 3098 	ldr.w	r3, [r8, #152]	@ 0x98
 8001254:	b92b      	cbnz	r3, 8001262 <update_info+0x12a>
    prim_res =  OSQPVectorf_scaled_norm_inf(work->scaling->Einv, work->z_prev);
 8001256:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800125a:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800125c:	69d8      	ldr	r0, [r3, #28]
 800125e:	f003 f897 	bl	8004390 <OSQPVectorf_scaled_norm_inf>
  return prim_res;
 8001262:	68f4      	ldr	r4, [r6, #12]
 8001264:	f8d6 8000 	ldr.w	r8, [r6]
  OSQPVectorf_copy(work->x_prev, work->data->q);
 8001268:	6822      	ldr	r2, [r4, #0]
    *prim_res = compute_prim_res(solver, x, z);
 800126a:	ed85 0b0e 	vstr	d0, [r5, #56]	@ 0x38
 800126e:	e781      	b.n	8001174 <update_info+0x3c>
    dual_res =  work->scaling->cinv * OSQPVectorf_scaled_norm_inf(work->scaling->Dinv,
 8001270:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8001274:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8001276:	6998      	ldr	r0, [r3, #24]
 8001278:	ed93 8b04 	vldr	d8, [r3, #16]
 800127c:	f003 f888 	bl	8004390 <OSQPVectorf_scaled_norm_inf>
 8001280:	ee28 0b00 	vmul.f64	d0, d8, d0
 8001284:	e798      	b.n	80011b8 <update_info+0x80>
 8001286:	bf00      	nop
	...

08001290 <reset_info>:
};

void update_status(OSQPInfo* info,
                   OSQPInt   status_val) {
  // Update status value
  info->status_val = status_val;
 8001290:	230b      	movs	r3, #11

  // Update status string depending on status val
  c_strcpy(info->status, OSQP_STATUS_MESSAGE[status_val]);
 8001292:	4a05      	ldr	r2, [pc, #20]	@ (80012a8 <reset_info+0x18>)
void reset_info(OSQPInfo *info) {
 8001294:	b510      	push	{r4, lr}
  c_strcpy(info->status, OSQP_STATUS_MESSAGE[status_val]);
 8001296:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
void reset_info(OSQPInfo *info) {
 8001298:	4604      	mov	r4, r0
  info->status_val = status_val;
 800129a:	6203      	str	r3, [r0, #32]
  c_strcpy(info->status, OSQP_STATUS_MESSAGE[status_val]);
 800129c:	f002 ff1c 	bl	80040d8 <c_strcpy>
  info->rho_updates = 0;              // Rho updates are now 0
 80012a0:	2300      	movs	r3, #0
 80012a2:	6563      	str	r3, [r4, #84]	@ 0x54
}
 80012a4:	bd10      	pop	{r4, pc}
 80012a6:	bf00      	nop
 80012a8:	24000000 	.word	0x24000000

080012ac <update_status>:
                   OSQPInt   status_val) {
 80012ac:	460b      	mov	r3, r1
  c_strcpy(info->status, OSQP_STATUS_MESSAGE[status_val]);
 80012ae:	4a03      	ldr	r2, [pc, #12]	@ (80012bc <update_status+0x10>)
 80012b0:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
  info->status_val = status_val;
 80012b4:	6203      	str	r3, [r0, #32]
  c_strcpy(info->status, OSQP_STATUS_MESSAGE[status_val]);
 80012b6:	f002 bf0f 	b.w	80040d8 <c_strcpy>
 80012ba:	bf00      	nop
 80012bc:	24000000 	.word	0x24000000

080012c0 <check_termination>:
}

OSQPInt check_termination(OSQPSolver* solver,
                          OSQPInt     approximate) {
 80012c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  OSQPFloat eps_prim, eps_dual, eps_duality_gap, eps_prim_inf, eps_dual_inf;
  OSQPInt   exitflag;
  OSQPInt   prim_res_check, dual_res_check, duality_gap_check, prim_inf_check, dual_inf_check;
  OSQPFloat eps_abs, eps_rel;

  OSQPInfo*      info     = solver->info;
 80012c4:	6886      	ldr	r6, [r0, #8]
  OSQPSettings*  settings = solver->settings;
 80012c6:	6805      	ldr	r5, [r0, #0]
  OSQPWorkspace* work     = solver->work;
 80012c8:	f8d0 800c 	ldr.w	r8, [r0, #12]
  eps_rel      = settings->eps_rel;
  eps_prim_inf = settings->eps_prim_inf;
  eps_dual_inf = settings->eps_dual_inf;

  // If residuals are too large, the problem is probably non convex
  if ((info->prim_res > OSQP_INFTY) ||
 80012cc:	ed9f 7bc6 	vldr	d7, [pc, #792]	@ 80015e8 <check_termination+0x328>
 80012d0:	ed96 6b0e 	vldr	d6, [r6, #56]	@ 0x38
                          OSQPInt     approximate) {
 80012d4:	ed2d 8b0a 	vpush	{d8-d12}
  eps_abs      = settings->eps_abs;
 80012d8:	ed95 ab1e 	vldr	d10, [r5, #120]	@ 0x78
  if ((info->prim_res > OSQP_INFTY) ||
 80012dc:	eeb4 6bc7 	vcmpe.f64	d6, d7
  eps_rel      = settings->eps_rel;
 80012e0:	ed95 bb20 	vldr	d11, [r5, #128]	@ 0x80
  if ((info->prim_res > OSQP_INFTY) ||
 80012e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  eps_prim_inf = settings->eps_prim_inf;
 80012e8:	ed95 8b22 	vldr	d8, [r5, #136]	@ 0x88
  eps_dual_inf = settings->eps_dual_inf;
 80012ec:	ed95 9b24 	vldr	d9, [r5, #144]	@ 0x90
  if ((info->prim_res > OSQP_INFTY) ||
 80012f0:	f300 8099 	bgt.w	8001426 <check_termination+0x166>
 80012f4:	ed96 6b10 	vldr	d6, [r6, #64]	@ 0x40
 80012f8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80012fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001300:	f300 8091 	bgt.w	8001426 <check_termination+0x166>
    info->obj_val = OSQP_NAN;
    return 1;
  }

  // If approximate solution required, increase tolerances by 10
  if (approximate) {
 8001304:	4604      	mov	r4, r0
 8001306:	460f      	mov	r7, r1
 8001308:	b149      	cbz	r1, 800131e <check_termination+0x5e>
    eps_abs      *= 10;
 800130a:	eeb2 7b04 	vmov.f64	d7, #36	@ 0x41200000  10.0
 800130e:	ee2a ab07 	vmul.f64	d10, d10, d7
    eps_rel      *= 10;
 8001312:	ee2b bb07 	vmul.f64	d11, d11, d7
    eps_prim_inf *= 10;
 8001316:	ee28 8b07 	vmul.f64	d8, d8, d7
    eps_dual_inf *= 10;
 800131a:	ee29 9b07 	vmul.f64	d9, d9, d7
  }

  // Check residuals
  if (work->data->m == 0) {
 800131e:	f8d8 3000 	ldr.w	r3, [r8]
 8001322:	f8d3 b004 	ldr.w	fp, [r3, #4]
 8001326:	f1bb 0f00 	cmp.w	fp, #0
 800132a:	f040 809b 	bne.w	8001464 <check_termination+0x1a4>
 800132e:	46c1      	mov	r9, r8
 8001330:	462a      	mov	r2, r5
    prim_res_check = 1; // No constraints -> Primal feasibility always satisfied
 8001332:	f04f 0a01 	mov.w	sl, #1
                                work->data->q);
 8001336:	6918      	ldr	r0, [r3, #16]
  if (settings->scaling && !settings->scaled_termination) {
 8001338:	6993      	ldr	r3, [r2, #24]
 800133a:	b123      	cbz	r3, 8001346 <check_termination+0x86>
 800133c:	f8d2 3098 	ldr.w	r3, [r2, #152]	@ 0x98
 8001340:	2b00      	cmp	r3, #0
 8001342:	f000 80ec 	beq.w	800151e <check_termination+0x25e>
    max_rel_eps = OSQPVectorf_norm_inf(work->data->q);
 8001346:	f003 f80b 	bl	8004360 <OSQPVectorf_norm_inf>
 800134a:	eeb0 8b40 	vmov.f64	d8, d0
    temp_rel_eps = OSQPVectorf_norm_inf(work->Aty);
 800134e:	f8d9 003c 	ldr.w	r0, [r9, #60]	@ 0x3c
 8001352:	f003 f805 	bl	8004360 <OSQPVectorf_norm_inf>
    temp_rel_eps = OSQPVectorf_norm_inf(work->Px);
 8001356:	f8d9 0038 	ldr.w	r0, [r9, #56]	@ 0x38
    max_rel_eps  = c_max(max_rel_eps, temp_rel_eps);
 800135a:	fe88 8b00 	vmaxnm.f64	d8, d8, d0
    temp_rel_eps = OSQPVectorf_norm_inf(work->Px);
 800135e:	f002 ffff 	bl	8004360 <OSQPVectorf_norm_inf>
    max_rel_eps  = c_max(max_rel_eps, temp_rel_eps);
 8001362:	fe88 0b00 	vmaxnm.f64	d0, d8, d0
  return eps_abs + eps_rel * max_rel_eps;
 8001366:	eeb0 7b4a 	vmov.f64	d7, d10

  // Compute dual tolerance
  eps_dual = compute_dual_tol(solver, eps_abs, eps_rel);

  // Dual feasibility check
  if (info->dual_res < eps_dual) {
 800136a:	ed96 6b10 	vldr	d6, [r6, #64]	@ 0x40
  return eps_abs + eps_rel * max_rel_eps;
 800136e:	eeab 7b00 	vfma.f64	d7, d11, d0
  if (info->dual_res < eps_dual) {
 8001372:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8001376:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800137a:	f140 80c3 	bpl.w	8001504 <check_termination+0x244>
  } else {
    // Check dual infeasibility
    dual_inf_check = is_dual_infeasible(solver, eps_dual_inf);
  }

  if (settings->check_dualgap ) {
 800137e:	f8d5 30a0 	ldr.w	r3, [r5, #160]	@ 0xa0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d060      	beq.n	8001448 <check_termination+0x188>
  prim_inf_check = 0; dual_inf_check = 0;
 8001386:	2000      	movs	r0, #0
    // Compute duality gap tolerance
    eps_duality_gap = compute_duality_gap_tol(solver, eps_abs, eps_rel);
 8001388:	68e3      	ldr	r3, [r4, #12]
  OSQPSettings*  settings = solver->settings;
 800138a:	6821      	ldr	r1, [r4, #0]
  max_rel_eps = c_absval(work->xtPx);                     /* |x'P*x| */
 800138c:	ed93 5b10 	vldr	d5, [r3, #64]	@ 0x40
  max_rel_eps = c_max(max_rel_eps, c_absval(work->qtx));  /* |q'*x| */
 8001390:	ed93 6b12 	vldr	d6, [r3, #72]	@ 0x48
  max_rel_eps = c_max(max_rel_eps, c_absval(work->SC));   /* |SC(y)| */
 8001394:	ed93 7b14 	vldr	d7, [r3, #80]	@ 0x50
  max_rel_eps = c_absval(work->xtPx);                     /* |x'P*x| */
 8001398:	eeb0 5bc5 	vabs.f64	d5, d5
  if (settings->scaling && !settings->scaled_termination) {
 800139c:	698a      	ldr	r2, [r1, #24]
  max_rel_eps = c_max(max_rel_eps, c_absval(work->qtx));  /* |q'*x| */
 800139e:	eeb0 6bc6 	vabs.f64	d6, d6
  max_rel_eps = c_max(max_rel_eps, c_absval(work->SC));   /* |SC(y)| */
 80013a2:	eeb0 7bc7 	vabs.f64	d7, d7
  max_rel_eps = c_max(max_rel_eps, c_absval(work->qtx));  /* |q'*x| */
 80013a6:	fe86 6b05 	vmaxnm.f64	d6, d6, d5
  max_rel_eps = c_max(max_rel_eps, c_absval(work->SC));   /* |SC(y)| */
 80013aa:	fe87 7b06 	vmaxnm.f64	d7, d7, d6
  if (settings->scaling && !settings->scaled_termination) {
 80013ae:	b142      	cbz	r2, 80013c2 <check_termination+0x102>
 80013b0:	f8d1 2098 	ldr.w	r2, [r1, #152]	@ 0x98
 80013b4:	b92a      	cbnz	r2, 80013c2 <check_termination+0x102>
    max_rel_eps = work->scaling->cinv * max_rel_eps;
 80013b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80013ba:	ed93 6b04 	vldr	d6, [r3, #16]
 80013be:	ee27 7b06 	vmul.f64	d7, d7, d6

    // Duality gap check
    if (settings->scaling && !settings->scaled_termination) {
 80013c2:	69ab      	ldr	r3, [r5, #24]
  return eps_abs + eps_rel * max_rel_eps;
 80013c4:	eeab ab07 	vfma.f64	d10, d11, d7
    if (settings->scaling && !settings->scaled_termination) {
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	f000 808b 	beq.w	80014e4 <check_termination+0x224>
 80013ce:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	f040 8086 	bne.w	80014e4 <check_termination+0x224>
      // Use the unscaled duality gap value
      if (c_absval(info->duality_gap) < eps_duality_gap) {
 80013d8:	ed96 7b12 	vldr	d7, [r6, #72]	@ 0x48
 80013dc:	eeb0 7bc7 	vabs.f64	d7, d7
 80013e0:	eeb4 7bca 	vcmpe.f64	d7, d10
 80013e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013e8:	f100 8086 	bmi.w	80014f8 <check_termination+0x238>
    } else {
      update_status(info, OSQP_SOLVED);
    }
    exitflag = 1;
  }
  else if (prim_inf_check) {
 80013ec:	f1bb 0f00 	cmp.w	fp, #0
 80013f0:	d163      	bne.n	80014ba <check_termination+0x1fa>
                          work->scaling->E);
    }
    info->obj_val = OSQP_INFTY;
    exitflag            = 1;
  }
  else if (dual_inf_check) {
 80013f2:	2800      	cmp	r0, #0
 80013f4:	f000 8084 	beq.w	8001500 <check_termination+0x240>
    // Update final information
    if (approximate) {
 80013f8:	2f00      	cmp	r7, #0
 80013fa:	f040 80cf 	bne.w	800159c <check_termination+0x2dc>
  info->status_val = status_val;
 80013fe:	2205      	movs	r2, #5
  c_strcpy(info->status, OSQP_STATUS_MESSAGE[status_val]);
 8001400:	4b7f      	ldr	r3, [pc, #508]	@ (8001600 <check_termination+0x340>)
 8001402:	4630      	mov	r0, r6
 8001404:	6959      	ldr	r1, [r3, #20]
  info->status_val = status_val;
 8001406:	6232      	str	r2, [r6, #32]
  c_strcpy(info->status, OSQP_STATUS_MESSAGE[status_val]);
 8001408:	f002 fe66 	bl	80040d8 <c_strcpy>
      update_status(info, OSQP_DUAL_INFEASIBLE_INACCURATE);
    } else {
      update_status(info, OSQP_DUAL_INFEASIBLE);
    }

    if (settings->scaling && !settings->scaled_termination) {
 800140c:	69ab      	ldr	r3, [r5, #24]
 800140e:	b123      	cbz	r3, 800141a <check_termination+0x15a>
 8001410:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8001414:	2b00      	cmp	r3, #0
 8001416:	f000 80f5 	beq.w	8001604 <check_termination+0x344>
      // Update infeasibility certificate
      OSQPVectorf_ew_prod(work->delta_x,
                          work->delta_x,
                          work->scaling->D);
    }
    info->obj_val = -OSQP_INFTY;
 800141a:	a375      	add	r3, pc, #468	@ (adr r3, 80015f0 <check_termination+0x330>)
 800141c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001420:	e9c6 230a 	strd	r2, r3, [r6, #40]	@ 0x28
    exitflag            = 1;
 8001424:	e00b      	b.n	800143e <check_termination+0x17e>
  info->status_val = status_val;
 8001426:	2309      	movs	r3, #9
  c_strcpy(info->status, OSQP_STATUS_MESSAGE[status_val]);
 8001428:	4a75      	ldr	r2, [pc, #468]	@ (8001600 <check_termination+0x340>)
 800142a:	4630      	mov	r0, r6
 800142c:	6a51      	ldr	r1, [r2, #36]	@ 0x24
  info->status_val = status_val;
 800142e:	6233      	str	r3, [r6, #32]
  c_strcpy(info->status, OSQP_STATUS_MESSAGE[status_val]);
 8001430:	f002 fe52 	bl	80040d8 <c_strcpy>
    info->obj_val = OSQP_NAN;
 8001434:	a370      	add	r3, pc, #448	@ (adr r3, 80015f8 <check_termination+0x338>)
 8001436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800143a:	e9c6 230a 	strd	r2, r3, [r6, #40]	@ 0x28
    return 1;
 800143e:	2001      	movs	r0, #1
  }

  return exitflag;
}
 8001440:	ecbd 8b0a 	vpop	{d8-d12}
 8001444:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if (prim_res_check && dual_res_check && duality_gap_check) {
 8001448:	f1ba 0f00 	cmp.w	sl, #0
 800144c:	d032      	beq.n	80014b4 <check_termination+0x1f4>
    if (approximate) {
 800144e:	2f00      	cmp	r7, #0
 8001450:	f000 808e 	beq.w	8001570 <check_termination+0x2b0>
  info->status_val = status_val;
 8001454:	2302      	movs	r3, #2
  c_strcpy(info->status, OSQP_STATUS_MESSAGE[status_val]);
 8001456:	4a6a      	ldr	r2, [pc, #424]	@ (8001600 <check_termination+0x340>)
 8001458:	4630      	mov	r0, r6
 800145a:	6891      	ldr	r1, [r2, #8]
  info->status_val = status_val;
 800145c:	6233      	str	r3, [r6, #32]
  c_strcpy(info->status, OSQP_STATUS_MESSAGE[status_val]);
 800145e:	f002 fe3b 	bl	80040d8 <c_strcpy>
}
 8001462:	e7ec      	b.n	800143e <check_termination+0x17e>
  if (settings->scaling && !settings->scaled_termination) {
 8001464:	69ab      	ldr	r3, [r5, #24]
    OSQPVectorf_scaled_norm_inf(work->scaling->Einv, work->z);
 8001466:	f8d8 001c 	ldr.w	r0, [r8, #28]
  if (settings->scaling && !settings->scaled_termination) {
 800146a:	b123      	cbz	r3, 8001476 <check_termination+0x1b6>
 800146c:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8001470:	2b00      	cmp	r3, #0
 8001472:	f000 809b 	beq.w	80015ac <check_termination+0x2ec>
    max_rel_eps = OSQPVectorf_norm_inf(work->z);
 8001476:	f002 ff73 	bl	8004360 <OSQPVectorf_norm_inf>
 800147a:	eeb0 cb40 	vmov.f64	d12, d0
    temp_rel_eps = OSQPVectorf_norm_inf(work->Ax);
 800147e:	f8d8 0034 	ldr.w	r0, [r8, #52]	@ 0x34
 8001482:	f002 ff6d 	bl	8004360 <OSQPVectorf_norm_inf>
    max_rel_eps = c_max(max_rel_eps, temp_rel_eps);
 8001486:	fe8c 0b00 	vmaxnm.f64	d0, d12, d0
  return eps_abs + eps_rel * max_rel_eps;
 800148a:	eeb0 6b4a 	vmov.f64	d6, d10
    if (info->prim_res < eps_prim) {
 800148e:	ed96 7b0e 	vldr	d7, [r6, #56]	@ 0x38
  return eps_abs + eps_rel * max_rel_eps;
 8001492:	eeab 6b00 	vfma.f64	d6, d11, d0
    if (info->prim_res < eps_prim) {
 8001496:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800149a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800149e:	d56f      	bpl.n	8001580 <check_termination+0x2c0>
 80014a0:	f8d4 900c 	ldr.w	r9, [r4, #12]
  prim_inf_check = 0; dual_inf_check = 0;
 80014a4:	f04f 0b00 	mov.w	fp, #0
 80014a8:	6822      	ldr	r2, [r4, #0]
    prim_res_check = 1; // No constraints -> Primal feasibility always satisfied
 80014aa:	f04f 0a01 	mov.w	sl, #1
                                work->data->q);
 80014ae:	f8d9 3000 	ldr.w	r3, [r9]
 80014b2:	e740      	b.n	8001336 <check_termination+0x76>
  else if (prim_inf_check) {
 80014b4:	f1bb 0f00 	cmp.w	fp, #0
 80014b8:	d022      	beq.n	8001500 <check_termination+0x240>
    if (approximate) {
 80014ba:	2f00      	cmp	r7, #0
 80014bc:	d050      	beq.n	8001560 <check_termination+0x2a0>
  info->status_val = status_val;
 80014be:	2204      	movs	r2, #4
  c_strcpy(info->status, OSQP_STATUS_MESSAGE[status_val]);
 80014c0:	4b4f      	ldr	r3, [pc, #316]	@ (8001600 <check_termination+0x340>)
 80014c2:	4630      	mov	r0, r6
 80014c4:	6919      	ldr	r1, [r3, #16]
  info->status_val = status_val;
 80014c6:	6232      	str	r2, [r6, #32]
  c_strcpy(info->status, OSQP_STATUS_MESSAGE[status_val]);
 80014c8:	f002 fe06 	bl	80040d8 <c_strcpy>
    if (settings->scaling && !settings->scaled_termination) {
 80014cc:	69ab      	ldr	r3, [r5, #24]
 80014ce:	b11b      	cbz	r3, 80014d8 <check_termination+0x218>
 80014d0:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d07b      	beq.n	80015d0 <check_termination+0x310>
    info->obj_val = OSQP_INFTY;
 80014d8:	a343      	add	r3, pc, #268	@ (adr r3, 80015e8 <check_termination+0x328>)
 80014da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014de:	e9c6 230a 	strd	r2, r3, [r6, #40]	@ 0x28
    exitflag            = 1;
 80014e2:	e7ac      	b.n	800143e <check_termination+0x17e>
      if (c_absval(work->scaled_dual_gap) < eps_duality_gap) {
 80014e4:	ed98 7b16 	vldr	d7, [r8, #88]	@ 0x58
 80014e8:	eeb0 7bc7 	vabs.f64	d7, d7
 80014ec:	eeb4 7bca 	vcmpe.f64	d7, d10
 80014f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014f4:	f57f af7a 	bpl.w	80013ec <check_termination+0x12c>
  if (prim_res_check && dual_res_check && duality_gap_check) {
 80014f8:	f1ba 0f00 	cmp.w	sl, #0
 80014fc:	d1a7      	bne.n	800144e <check_termination+0x18e>
 80014fe:	e775      	b.n	80013ec <check_termination+0x12c>
  exitflag       = 0;
 8001500:	2000      	movs	r0, #0
 8001502:	e79d      	b.n	8001440 <check_termination+0x180>
    dual_inf_check = is_dual_infeasible(solver, eps_dual_inf);
 8001504:	eeb0 0b49 	vmov.f64	d0, d9
 8001508:	4620      	mov	r0, r4
 800150a:	f7ff fd19 	bl	8000f40 <is_dual_infeasible>
  if (settings->check_dualgap ) {
 800150e:	f8d5 30a0 	ldr.w	r3, [r5, #160]	@ 0xa0
 8001512:	2b00      	cmp	r3, #0
 8001514:	f43f af6a 	beq.w	80013ec <check_termination+0x12c>
 8001518:	f04f 0a00 	mov.w	sl, #0
 800151c:	e734      	b.n	8001388 <check_termination+0xc8>
    OSQPVectorf_scaled_norm_inf(work->scaling->Dinv,
 800151e:	f8d9 3080 	ldr.w	r3, [r9, #128]	@ 0x80
 8001522:	4601      	mov	r1, r0
 8001524:	6998      	ldr	r0, [r3, #24]
 8001526:	f002 ff33 	bl	8004390 <OSQPVectorf_scaled_norm_inf>
    OSQPVectorf_scaled_norm_inf(work->scaling->Dinv,
 800152a:	f8d9 3080 	ldr.w	r3, [r9, #128]	@ 0x80
 800152e:	f8d9 103c 	ldr.w	r1, [r9, #60]	@ 0x3c
    OSQPVectorf_scaled_norm_inf(work->scaling->Dinv,
 8001532:	eeb0 8b40 	vmov.f64	d8, d0
    OSQPVectorf_scaled_norm_inf(work->scaling->Dinv,
 8001536:	6998      	ldr	r0, [r3, #24]
 8001538:	f002 ff2a 	bl	8004390 <OSQPVectorf_scaled_norm_inf>
    OSQPVectorf_scaled_norm_inf(work->scaling->Dinv,
 800153c:	f8d9 3080 	ldr.w	r3, [r9, #128]	@ 0x80
 8001540:	f8d9 1038 	ldr.w	r1, [r9, #56]	@ 0x38
    max_rel_eps = c_max(max_rel_eps, temp_rel_eps);
 8001544:	fe88 8b00 	vmaxnm.f64	d8, d8, d0
    OSQPVectorf_scaled_norm_inf(work->scaling->Dinv,
 8001548:	6998      	ldr	r0, [r3, #24]
 800154a:	f002 ff21 	bl	8004390 <OSQPVectorf_scaled_norm_inf>
    max_rel_eps *= work->scaling->cinv;
 800154e:	f8d9 3080 	ldr.w	r3, [r9, #128]	@ 0x80
    max_rel_eps = c_max(max_rel_eps, temp_rel_eps);
 8001552:	fe88 0b00 	vmaxnm.f64	d0, d8, d0
    max_rel_eps *= work->scaling->cinv;
 8001556:	ed93 7b04 	vldr	d7, [r3, #16]
 800155a:	ee20 0b07 	vmul.f64	d0, d0, d7
 800155e:	e702      	b.n	8001366 <check_termination+0xa6>
  info->status_val = status_val;
 8001560:	2203      	movs	r2, #3
  c_strcpy(info->status, OSQP_STATUS_MESSAGE[status_val]);
 8001562:	4b27      	ldr	r3, [pc, #156]	@ (8001600 <check_termination+0x340>)
 8001564:	4630      	mov	r0, r6
 8001566:	68d9      	ldr	r1, [r3, #12]
  info->status_val = status_val;
 8001568:	6232      	str	r2, [r6, #32]
  c_strcpy(info->status, OSQP_STATUS_MESSAGE[status_val]);
 800156a:	f002 fdb5 	bl	80040d8 <c_strcpy>
}
 800156e:	e7ad      	b.n	80014cc <check_termination+0x20c>
  info->status_val = status_val;
 8001570:	2301      	movs	r3, #1
  c_strcpy(info->status, OSQP_STATUS_MESSAGE[status_val]);
 8001572:	4a23      	ldr	r2, [pc, #140]	@ (8001600 <check_termination+0x340>)
 8001574:	4630      	mov	r0, r6
 8001576:	6851      	ldr	r1, [r2, #4]
  info->status_val = status_val;
 8001578:	6233      	str	r3, [r6, #32]
  c_strcpy(info->status, OSQP_STATUS_MESSAGE[status_val]);
 800157a:	f002 fdad 	bl	80040d8 <c_strcpy>
}
 800157e:	e75e      	b.n	800143e <check_termination+0x17e>
      prim_inf_check = is_primal_infeasible(solver, eps_prim_inf);
 8001580:	eeb0 0b48 	vmov.f64	d0, d8
 8001584:	4620      	mov	r0, r4
 8001586:	f7ff fc5b 	bl	8000e40 <is_primal_infeasible>
 800158a:	f8d4 900c 	ldr.w	r9, [r4, #12]
 800158e:	4683      	mov	fp, r0
 8001590:	6822      	ldr	r2, [r4, #0]
  prim_res_check = 0; dual_res_check = 0;
 8001592:	f04f 0a00 	mov.w	sl, #0
                                work->data->q);
 8001596:	f8d9 3000 	ldr.w	r3, [r9]
 800159a:	e6cc      	b.n	8001336 <check_termination+0x76>
  info->status_val = status_val;
 800159c:	2206      	movs	r2, #6
  c_strcpy(info->status, OSQP_STATUS_MESSAGE[status_val]);
 800159e:	4b18      	ldr	r3, [pc, #96]	@ (8001600 <check_termination+0x340>)
 80015a0:	4630      	mov	r0, r6
 80015a2:	6999      	ldr	r1, [r3, #24]
  info->status_val = status_val;
 80015a4:	6232      	str	r2, [r6, #32]
  c_strcpy(info->status, OSQP_STATUS_MESSAGE[status_val]);
 80015a6:	f002 fd97 	bl	80040d8 <c_strcpy>
}
 80015aa:	e72f      	b.n	800140c <check_termination+0x14c>
    OSQPVectorf_scaled_norm_inf(work->scaling->Einv, work->z);
 80015ac:	f8d8 3080 	ldr.w	r3, [r8, #128]	@ 0x80
 80015b0:	4601      	mov	r1, r0
 80015b2:	69d8      	ldr	r0, [r3, #28]
 80015b4:	f002 feec 	bl	8004390 <OSQPVectorf_scaled_norm_inf>
    OSQPVectorf_scaled_norm_inf(work->scaling->Einv, work->Ax);
 80015b8:	f8d8 3080 	ldr.w	r3, [r8, #128]	@ 0x80
    OSQPVectorf_scaled_norm_inf(work->scaling->Einv, work->z);
 80015bc:	eeb0 cb40 	vmov.f64	d12, d0
    OSQPVectorf_scaled_norm_inf(work->scaling->Einv, work->Ax);
 80015c0:	f8d8 1034 	ldr.w	r1, [r8, #52]	@ 0x34
 80015c4:	69d8      	ldr	r0, [r3, #28]
 80015c6:	f002 fee3 	bl	8004390 <OSQPVectorf_scaled_norm_inf>
    max_rel_eps = c_max(max_rel_eps, temp_rel_eps);
 80015ca:	fe8c 0b00 	vmaxnm.f64	d0, d12, d0
 80015ce:	e75c      	b.n	800148a <check_termination+0x1ca>
      OSQPVectorf_ew_prod(work->delta_y,
 80015d0:	f8d8 1060 	ldr.w	r1, [r8, #96]	@ 0x60
                          work->scaling->E);
 80015d4:	f8d8 3080 	ldr.w	r3, [r8, #128]	@ 0x80
      OSQPVectorf_ew_prod(work->delta_y,
 80015d8:	4608      	mov	r0, r1
 80015da:	68da      	ldr	r2, [r3, #12]
 80015dc:	f002 ff50 	bl	8004480 <OSQPVectorf_ew_prod>
 80015e0:	e77a      	b.n	80014d8 <check_termination+0x218>
 80015e2:	bf00      	nop
 80015e4:	f3af 8000 	nop.w
 80015e8:	39a08cea 	.word	0x39a08cea
 80015ec:	46293e59 	.word	0x46293e59
 80015f0:	39a08cea 	.word	0x39a08cea
 80015f4:	c6293e59 	.word	0xc6293e59
 80015f8:	00000000 	.word	0x00000000
 80015fc:	41dff000 	.word	0x41dff000
 8001600:	24000000 	.word	0x24000000
      OSQPVectorf_ew_prod(work->delta_x,
 8001604:	f8d8 1068 	ldr.w	r1, [r8, #104]	@ 0x68
                          work->scaling->D);
 8001608:	f8d8 3080 	ldr.w	r3, [r8, #128]	@ 0x80
      OSQPVectorf_ew_prod(work->delta_x,
 800160c:	4608      	mov	r0, r1
 800160e:	689a      	ldr	r2, [r3, #8]
 8001610:	f002 ff36 	bl	8004480 <OSQPVectorf_ew_prod>
 8001614:	e701      	b.n	800141a <check_termination+0x15a>
 8001616:	bf00      	nop

08001618 <cpg_update_ref>:
static cpg_int i;
static cpg_int j;

// Update user-defined parameters
void cpg_update_ref(cpg_int idx, cpg_float val){
  cpg_params_vec[idx+0] = val;
 8001618:	4b04      	ldr	r3, [pc, #16]	@ (800162c <cpg_update_ref+0x14>)
  Canon_Outdated.l = 1;
 800161a:	2101      	movs	r1, #1
 800161c:	4a04      	ldr	r2, [pc, #16]	@ (8001630 <cpg_update_ref+0x18>)
  cpg_params_vec[idx+0] = val;
 800161e:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
  Canon_Outdated.l = 1;
 8001622:	e9c2 1104 	strd	r1, r1, [r2, #16]
  cpg_params_vec[idx+0] = val;
 8001626:	ed83 0b00 	vstr	d0, [r3]
  Canon_Outdated.u = 1;
}
 800162a:	4770      	bx	lr
 800162c:	2400e538 	.word	0x2400e538
 8001630:	24000058 	.word	0x24000058

08001634 <cpg_update_x0>:

void cpg_update_x0(cpg_int idx, cpg_float val){
  cpg_params_vec[idx+4] = val;
 8001634:	4b04      	ldr	r3, [pc, #16]	@ (8001648 <cpg_update_x0+0x14>)
  Canon_Outdated.l = 1;
 8001636:	2101      	movs	r1, #1
 8001638:	4a04      	ldr	r2, [pc, #16]	@ (800164c <cpg_update_x0+0x18>)
  cpg_params_vec[idx+4] = val;
 800163a:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
  Canon_Outdated.l = 1;
 800163e:	e9c2 1104 	strd	r1, r1, [r2, #16]
  cpg_params_vec[idx+4] = val;
 8001642:	ed83 0b08 	vstr	d0, [r3, #32]
  Canon_Outdated.u = 1;
}
 8001646:	4770      	bx	lr
 8001648:	2400e538 	.word	0x2400e538
 800164c:	24000058 	.word	0x24000058

08001650 <cpg_update_A>:

void cpg_update_A(cpg_int idx, cpg_float val){
  cpg_params_vec[idx+8] = val;
 8001650:	4b04      	ldr	r3, [pc, #16]	@ (8001664 <cpg_update_A+0x14>)
  Canon_Outdated.A = 1;
 8001652:	2101      	movs	r1, #1
 8001654:	4a04      	ldr	r2, [pc, #16]	@ (8001668 <cpg_update_A+0x18>)
  cpg_params_vec[idx+8] = val;
 8001656:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
  Canon_Outdated.A = 1;
 800165a:	60d1      	str	r1, [r2, #12]
  cpg_params_vec[idx+8] = val;
 800165c:	ed83 0b10 	vstr	d0, [r3, #64]	@ 0x40
}
 8001660:	4770      	bx	lr
 8001662:	bf00      	nop
 8001664:	2400e538 	.word	0x2400e538
 8001668:	24000058 	.word	0x24000058

0800166c <cpg_update_B>:

void cpg_update_B(cpg_int idx, cpg_float val){
  cpg_params_vec[idx+24] = val;
 800166c:	4b04      	ldr	r3, [pc, #16]	@ (8001680 <cpg_update_B+0x14>)
  Canon_Outdated.A = 1;
 800166e:	2101      	movs	r1, #1
 8001670:	4a04      	ldr	r2, [pc, #16]	@ (8001684 <cpg_update_B+0x18>)
  cpg_params_vec[idx+24] = val;
 8001672:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
  Canon_Outdated.A = 1;
 8001676:	60d1      	str	r1, [r2, #12]
  cpg_params_vec[idx+24] = val;
 8001678:	ed83 0b30 	vstr	d0, [r3, #192]	@ 0xc0
}
 800167c:	4770      	bx	lr
 800167e:	bf00      	nop
 8001680:	2400e538 	.word	0x2400e538
 8001684:	24000058 	.word	0x24000058

08001688 <cpg_update_d>:

void cpg_update_d(cpg_int idx, cpg_float val){
  cpg_params_vec[idx+32] = val;
 8001688:	4b04      	ldr	r3, [pc, #16]	@ (800169c <cpg_update_d+0x14>)
  Canon_Outdated.l = 1;
 800168a:	2101      	movs	r1, #1
 800168c:	4a04      	ldr	r2, [pc, #16]	@ (80016a0 <cpg_update_d+0x18>)
  cpg_params_vec[idx+32] = val;
 800168e:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
  Canon_Outdated.l = 1;
 8001692:	e9c2 1104 	strd	r1, r1, [r2, #16]
  cpg_params_vec[idx+32] = val;
 8001696:	ed83 0b40 	vstr	d0, [r3, #256]	@ 0x100
  Canon_Outdated.u = 1;
}
 800169a:	4770      	bx	lr
 800169c:	2400e538 	.word	0x2400e538
 80016a0:	24000058 	.word	0x24000058
 80016a4:	00000000 	.word	0x00000000

080016a8 <cpg_canonicalize_A>:

// Map user-defined to canonical parameters
void cpg_canonicalize_A(){
  for(i=0; i<1324; i++){
    Canon_Params.A->x[i] = 0;
 80016a8:	4a23      	ldr	r2, [pc, #140]	@ (8001738 <cpg_canonicalize_A+0x90>)
 80016aa:	f642 1c60 	movw	ip, #10592	@ 0x2960
    for(j=canon_A_map.p[i]; j<canon_A_map.p[i+1]; j++){
      Canon_Params.A->x[i] += canon_A_map.x[j]*cpg_params_vec[canon_A_map.i[j]];
 80016ae:	4b23      	ldr	r3, [pc, #140]	@ (800173c <cpg_canonicalize_A+0x94>)
    Canon_Params.A->x[i] = 0;
 80016b0:	6912      	ldr	r2, [r2, #16]
 80016b2:	6890      	ldr	r0, [r2, #8]
  for(i=0; i<1324; i++){
 80016b4:	2200      	movs	r2, #0
    Canon_Params.A->x[i] = 0;
 80016b6:	ed9f 4b1e 	vldr	d4, [pc, #120]	@ 8001730 <cpg_canonicalize_A+0x88>
void cpg_canonicalize_A(){
 80016ba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80016be:	4484      	add	ip, r0
  for(i=0; i<1324; i++){
 80016c0:	f8df 9084 	ldr.w	r9, [pc, #132]	@ 8001748 <cpg_canonicalize_A+0xa0>
 80016c4:	681d      	ldr	r5, [r3, #0]
 80016c6:	f06f 4e40 	mvn.w	lr, #3221225472	@ 0xc0000000
 80016ca:	4c1d      	ldr	r4, [pc, #116]	@ (8001740 <cpg_canonicalize_A+0x98>)
 80016cc:	f8c9 2000 	str.w	r2, [r9]
      Canon_Params.A->x[i] += canon_A_map.x[j]*cpg_params_vec[canon_A_map.i[j]];
 80016d0:	e9d3 8701 	ldrd	r8, r7, [r3, #4]
    for(j=canon_A_map.p[i]; j<canon_A_map.p[i+1]; j++){
 80016d4:	682a      	ldr	r2, [r5, #0]
 80016d6:	f855 6f04 	ldr.w	r6, [r5, #4]!
 80016da:	42b2      	cmp	r2, r6
    Canon_Params.A->x[i] = 0;
 80016dc:	eca0 4b02 	vstmia	r0!, {d4}
    for(j=canon_A_map.p[i]; j<canon_A_map.p[i+1]; j++){
 80016e0:	da21      	bge.n	8001726 <cpg_canonicalize_A+0x7e>
 80016e2:	eb02 010e 	add.w	r1, r2, lr
 80016e6:	eb07 0ac6 	add.w	sl, r7, r6, lsl #3
 80016ea:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
 80016ee:	eb08 0181 	add.w	r1, r8, r1, lsl #2
 80016f2:	ed9f 7b0f 	vldr	d7, [pc, #60]	@ 8001730 <cpg_canonicalize_A+0x88>
      Canon_Params.A->x[i] += canon_A_map.x[j]*cpg_params_vec[canon_A_map.i[j]];
 80016f6:	f851 3f04 	ldr.w	r3, [r1, #4]!
 80016fa:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
 80016fe:	ecb2 5b02 	vldmia	r2!, {d5}
 8001702:	ed93 6b00 	vldr	d6, [r3]
    for(j=canon_A_map.p[i]; j<canon_A_map.p[i+1]; j++){
 8001706:	4592      	cmp	sl, r2
      Canon_Params.A->x[i] += canon_A_map.x[j]*cpg_params_vec[canon_A_map.i[j]];
 8001708:	eea5 7b06 	vfma.f64	d7, d5, d6
 800170c:	ed00 7b02 	vstr	d7, [r0, #-8]
    for(j=canon_A_map.p[i]; j<canon_A_map.p[i+1]; j++){
 8001710:	d1f1      	bne.n	80016f6 <cpg_canonicalize_A+0x4e>
  for(i=0; i<1324; i++){
 8001712:	4584      	cmp	ip, r0
 8001714:	d1de      	bne.n	80016d4 <cpg_canonicalize_A+0x2c>
 8001716:	4a0b      	ldr	r2, [pc, #44]	@ (8001744 <cpg_canonicalize_A+0x9c>)
 8001718:	f240 532c 	movw	r3, #1324	@ 0x52c
 800171c:	6016      	str	r6, [r2, #0]
 800171e:	f8c9 3000 	str.w	r3, [r9]
    }
  }
}
 8001722:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  for(i=0; i<1324; i++){
 8001726:	4584      	cmp	ip, r0
    for(j=canon_A_map.p[i]; j<canon_A_map.p[i+1]; j++){
 8001728:	4616      	mov	r6, r2
  for(i=0; i<1324; i++){
 800172a:	d1d3      	bne.n	80016d4 <cpg_canonicalize_A+0x2c>
 800172c:	e7f3      	b.n	8001716 <cpg_canonicalize_A+0x6e>
 800172e:	bf00      	nop
	...
 8001738:	24000070 	.word	0x24000070
 800173c:	2400925c 	.word	0x2400925c
 8001740:	2400e538 	.word	0x2400e538
 8001744:	2402fdec 	.word	0x2402fdec
 8001748:	2402fdf0 	.word	0x2402fdf0
 800174c:	00000000 	.word	0x00000000

08001750 <cpg_canonicalize_l>:

void cpg_canonicalize_l(){
  for(i=0; i<304; i++){
    Canon_Params.l[i] = 0;
 8001750:	4a23      	ldr	r2, [pc, #140]	@ (80017e0 <cpg_canonicalize_l+0x90>)
    for(j=canon_l_map.p[i]; j<canon_l_map.p[i+1]; j++){
      Canon_Params.l[i] += canon_l_map.x[j]*cpg_params_vec[canon_l_map.i[j]];
 8001752:	4b24      	ldr	r3, [pc, #144]	@ (80017e4 <cpg_canonicalize_l+0x94>)
 8001754:	6950      	ldr	r0, [r2, #20]
  for(i=0; i<304; i++){
 8001756:	2200      	movs	r2, #0
    Canon_Params.l[i] = 0;
 8001758:	ed9f 4b1f 	vldr	d4, [pc, #124]	@ 80017d8 <cpg_canonicalize_l+0x88>
void cpg_canonicalize_l(){
 800175c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001760:	f500 6c18 	add.w	ip, r0, #2432	@ 0x980
  for(i=0; i<304; i++){
 8001764:	f8df 9088 	ldr.w	r9, [pc, #136]	@ 80017f0 <cpg_canonicalize_l+0xa0>
 8001768:	681d      	ldr	r5, [r3, #0]
 800176a:	f06f 4e40 	mvn.w	lr, #3221225472	@ 0xc0000000
 800176e:	4c1e      	ldr	r4, [pc, #120]	@ (80017e8 <cpg_canonicalize_l+0x98>)
 8001770:	f8c9 2000 	str.w	r2, [r9]
      Canon_Params.l[i] += canon_l_map.x[j]*cpg_params_vec[canon_l_map.i[j]];
 8001774:	e9d3 8701 	ldrd	r8, r7, [r3, #4]
    for(j=canon_l_map.p[i]; j<canon_l_map.p[i+1]; j++){
 8001778:	682a      	ldr	r2, [r5, #0]
 800177a:	f855 6f04 	ldr.w	r6, [r5, #4]!
 800177e:	42b2      	cmp	r2, r6
    Canon_Params.l[i] = 0;
 8001780:	eca0 4b02 	vstmia	r0!, {d4}
    for(j=canon_l_map.p[i]; j<canon_l_map.p[i+1]; j++){
 8001784:	da21      	bge.n	80017ca <cpg_canonicalize_l+0x7a>
 8001786:	eb02 010e 	add.w	r1, r2, lr
 800178a:	eb07 0ac6 	add.w	sl, r7, r6, lsl #3
 800178e:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
 8001792:	eb08 0181 	add.w	r1, r8, r1, lsl #2
 8001796:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 80017d8 <cpg_canonicalize_l+0x88>
      Canon_Params.l[i] += canon_l_map.x[j]*cpg_params_vec[canon_l_map.i[j]];
 800179a:	f851 3f04 	ldr.w	r3, [r1, #4]!
 800179e:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
 80017a2:	ecb2 5b02 	vldmia	r2!, {d5}
 80017a6:	ed93 6b00 	vldr	d6, [r3]
    for(j=canon_l_map.p[i]; j<canon_l_map.p[i+1]; j++){
 80017aa:	4592      	cmp	sl, r2
      Canon_Params.l[i] += canon_l_map.x[j]*cpg_params_vec[canon_l_map.i[j]];
 80017ac:	eea5 7b06 	vfma.f64	d7, d5, d6
 80017b0:	ed00 7b02 	vstr	d7, [r0, #-8]
    for(j=canon_l_map.p[i]; j<canon_l_map.p[i+1]; j++){
 80017b4:	d1f1      	bne.n	800179a <cpg_canonicalize_l+0x4a>
  for(i=0; i<304; i++){
 80017b6:	4584      	cmp	ip, r0
 80017b8:	d1de      	bne.n	8001778 <cpg_canonicalize_l+0x28>
 80017ba:	4a0c      	ldr	r2, [pc, #48]	@ (80017ec <cpg_canonicalize_l+0x9c>)
 80017bc:	f44f 7398 	mov.w	r3, #304	@ 0x130
 80017c0:	6016      	str	r6, [r2, #0]
 80017c2:	f8c9 3000 	str.w	r3, [r9]
    }
  }
}
 80017c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  for(i=0; i<304; i++){
 80017ca:	4584      	cmp	ip, r0
    for(j=canon_l_map.p[i]; j<canon_l_map.p[i+1]; j++){
 80017cc:	4616      	mov	r6, r2
  for(i=0; i<304; i++){
 80017ce:	d1d3      	bne.n	8001778 <cpg_canonicalize_l+0x28>
 80017d0:	e7f3      	b.n	80017ba <cpg_canonicalize_l+0x6a>
 80017d2:	bf00      	nop
 80017d4:	f3af 8000 	nop.w
	...
 80017e0:	24000070 	.word	0x24000070
 80017e4:	24008214 	.word	0x24008214
 80017e8:	2400e538 	.word	0x2400e538
 80017ec:	2402fdec 	.word	0x2402fdec
 80017f0:	2402fdf0 	.word	0x2402fdf0
 80017f4:	00000000 	.word	0x00000000

080017f8 <cpg_canonicalize_u>:

void cpg_canonicalize_u(){
  for(i=0; i<424; i++){
    Canon_Params.u[i] = 0;
 80017f8:	4a23      	ldr	r2, [pc, #140]	@ (8001888 <cpg_canonicalize_u+0x90>)
    for(j=canon_u_map.p[i]; j<canon_u_map.p[i+1]; j++){
      Canon_Params.u[i] += canon_u_map.x[j]*cpg_params_vec[canon_u_map.i[j]];
 80017fa:	4b24      	ldr	r3, [pc, #144]	@ (800188c <cpg_canonicalize_u+0x94>)
 80017fc:	6990      	ldr	r0, [r2, #24]
  for(i=0; i<424; i++){
 80017fe:	2200      	movs	r2, #0
    Canon_Params.u[i] = 0;
 8001800:	ed9f 4b1f 	vldr	d4, [pc, #124]	@ 8001880 <cpg_canonicalize_u+0x88>
void cpg_canonicalize_u(){
 8001804:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001808:	f500 6c54 	add.w	ip, r0, #3392	@ 0xd40
  for(i=0; i<424; i++){
 800180c:	f8df 9088 	ldr.w	r9, [pc, #136]	@ 8001898 <cpg_canonicalize_u+0xa0>
 8001810:	681d      	ldr	r5, [r3, #0]
 8001812:	f06f 4e40 	mvn.w	lr, #3221225472	@ 0xc0000000
 8001816:	4c1e      	ldr	r4, [pc, #120]	@ (8001890 <cpg_canonicalize_u+0x98>)
 8001818:	f8c9 2000 	str.w	r2, [r9]
      Canon_Params.u[i] += canon_u_map.x[j]*cpg_params_vec[canon_u_map.i[j]];
 800181c:	e9d3 8701 	ldrd	r8, r7, [r3, #4]
    for(j=canon_u_map.p[i]; j<canon_u_map.p[i+1]; j++){
 8001820:	682a      	ldr	r2, [r5, #0]
 8001822:	f855 6f04 	ldr.w	r6, [r5, #4]!
 8001826:	42b2      	cmp	r2, r6
    Canon_Params.u[i] = 0;
 8001828:	eca0 4b02 	vstmia	r0!, {d4}
    for(j=canon_u_map.p[i]; j<canon_u_map.p[i+1]; j++){
 800182c:	da21      	bge.n	8001872 <cpg_canonicalize_u+0x7a>
 800182e:	eb02 010e 	add.w	r1, r2, lr
 8001832:	eb07 0ac6 	add.w	sl, r7, r6, lsl #3
 8001836:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
 800183a:	eb08 0181 	add.w	r1, r8, r1, lsl #2
 800183e:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8001880 <cpg_canonicalize_u+0x88>
      Canon_Params.u[i] += canon_u_map.x[j]*cpg_params_vec[canon_u_map.i[j]];
 8001842:	f851 3f04 	ldr.w	r3, [r1, #4]!
 8001846:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
 800184a:	ecb2 5b02 	vldmia	r2!, {d5}
 800184e:	ed93 6b00 	vldr	d6, [r3]
    for(j=canon_u_map.p[i]; j<canon_u_map.p[i+1]; j++){
 8001852:	4592      	cmp	sl, r2
      Canon_Params.u[i] += canon_u_map.x[j]*cpg_params_vec[canon_u_map.i[j]];
 8001854:	eea5 7b06 	vfma.f64	d7, d5, d6
 8001858:	ed00 7b02 	vstr	d7, [r0, #-8]
    for(j=canon_u_map.p[i]; j<canon_u_map.p[i+1]; j++){
 800185c:	d1f1      	bne.n	8001842 <cpg_canonicalize_u+0x4a>
  for(i=0; i<424; i++){
 800185e:	4584      	cmp	ip, r0
 8001860:	d1de      	bne.n	8001820 <cpg_canonicalize_u+0x28>
 8001862:	4a0c      	ldr	r2, [pc, #48]	@ (8001894 <cpg_canonicalize_u+0x9c>)
 8001864:	f44f 73d4 	mov.w	r3, #424	@ 0x1a8
 8001868:	6016      	str	r6, [r2, #0]
 800186a:	f8c9 3000 	str.w	r3, [r9]
    }
  }
}
 800186e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  for(i=0; i<424; i++){
 8001872:	4584      	cmp	ip, r0
    for(j=canon_u_map.p[i]; j<canon_u_map.p[i+1]; j++){
 8001874:	4616      	mov	r6, r2
  for(i=0; i<424; i++){
 8001876:	d1d3      	bne.n	8001820 <cpg_canonicalize_u+0x28>
 8001878:	e7f3      	b.n	8001862 <cpg_canonicalize_u+0x6a>
 800187a:	bf00      	nop
 800187c:	f3af 8000 	nop.w
	...
 8001888:	24000070 	.word	0x24000070
 800188c:	24006d1c 	.word	0x24006d1c
 8001890:	2400e538 	.word	0x2400e538
 8001894:	2402fdec 	.word	0x2402fdec
 8001898:	2402fdf0 	.word	0x2402fdf0

0800189c <cpg_solve>:
  CPG_Info.pri_res = solver.info->prim_res;
  CPG_Info.dua_res = solver.info->dual_res;
}

// Solve via canonicalization, canonical solve, retrieval
void cpg_solve(){
 800189c:	b530      	push	{r4, r5, lr}
  // Canonicalize if necessary
  if (Canon_Outdated.A) {
 800189e:	4c31      	ldr	r4, [pc, #196]	@ (8001964 <cpg_solve+0xc8>)
void cpg_solve(){
 80018a0:	b085      	sub	sp, #20
  if (Canon_Outdated.A) {
 80018a2:	68e3      	ldr	r3, [r4, #12]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d15a      	bne.n	800195e <cpg_solve+0xc2>
    cpg_canonicalize_A();
  }
  if (Canon_Outdated.l) {
 80018a8:	6923      	ldr	r3, [r4, #16]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d13d      	bne.n	800192a <cpg_solve+0x8e>
    cpg_canonicalize_l();
  }
  if (Canon_Outdated.u) {
 80018ae:	6963      	ldr	r3, [r4, #20]
 80018b0:	b9eb      	cbnz	r3, 80018ee <cpg_solve+0x52>
    }
    if (Canon_Outdated.u) {
      osqp_update_data_vec(&solver, OSQP_NULL, OSQP_NULL, Canon_Params.u);
    }
  }
  if (Canon_Outdated.A) {
 80018b2:	68e3      	ldr	r3, [r4, #12]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d12a      	bne.n	800190e <cpg_solve+0x72>
    osqp_update_data_mat(&solver, OSQP_NULL, 0, 0, Canon_Params.A->x, 0, Canon_Params.A->nnz);
  }
  // Solve with OSQP
  osqp_solve(&solver);
 80018b8:	4d2b      	ldr	r5, [pc, #172]	@ (8001968 <cpg_solve+0xcc>)
 80018ba:	4628      	mov	r0, r5
 80018bc:	f001 fb7c 	bl	8002fb8 <osqp_solve>
  CPG_Info.obj_val = (solver.info->obj_val);
 80018c0:	68aa      	ldr	r2, [r5, #8]
 80018c2:	4b2a      	ldr	r3, [pc, #168]	@ (800196c <cpg_solve+0xd0>)
 80018c4:	e9d2 010a 	ldrd	r0, r1, [r2, #40]	@ 0x28
  CPG_Info.status = solver.info->status;
 80018c8:	60da      	str	r2, [r3, #12]
  CPG_Info.obj_val = (solver.info->obj_val);
 80018ca:	e9c3 0100 	strd	r0, r1, [r3]
  CPG_Info.iter = solver.info->iter;
 80018ce:	6d11      	ldr	r1, [r2, #80]	@ 0x50
 80018d0:	6099      	str	r1, [r3, #8]
  CPG_Info.pri_res = solver.info->prim_res;
 80018d2:	e9d2 010e 	ldrd	r0, r1, [r2, #56]	@ 0x38
 80018d6:	e9c3 0104 	strd	r0, r1, [r3, #16]
  CPG_Info.dua_res = solver.info->dual_res;
 80018da:	e9d2 0110 	ldrd	r0, r1, [r2, #64]	@ 0x40
  // Retrieve results
  cpg_retrieve_info();
  // Reset flags for outdated canonical parameters
  Canon_Outdated.A = 0;
 80018de:	2200      	movs	r2, #0
  CPG_Info.dua_res = solver.info->dual_res;
 80018e0:	e9c3 0106 	strd	r0, r1, [r3, #24]
  Canon_Outdated.A = 0;
 80018e4:	e9c4 2203 	strd	r2, r2, [r4, #12]
  Canon_Outdated.l = 0;
  Canon_Outdated.u = 0;
 80018e8:	6162      	str	r2, [r4, #20]
}
 80018ea:	b005      	add	sp, #20
 80018ec:	bd30      	pop	{r4, r5, pc}
    cpg_canonicalize_u();
 80018ee:	f7ff ff83 	bl	80017f8 <cpg_canonicalize_u>
  if (Canon_Outdated.l && Canon_Outdated.u) {
 80018f2:	6923      	ldr	r3, [r4, #16]
 80018f4:	b343      	cbz	r3, 8001948 <cpg_solve+0xac>
    osqp_update_data_vec(&solver, OSQP_NULL, Canon_Params.l, Canon_Params.u);
 80018f6:	491e      	ldr	r1, [pc, #120]	@ (8001970 <cpg_solve+0xd4>)
  if (Canon_Outdated.l && Canon_Outdated.u) {
 80018f8:	6963      	ldr	r3, [r4, #20]
    osqp_update_data_vec(&solver, OSQP_NULL, Canon_Params.l, Canon_Params.u);
 80018fa:	694a      	ldr	r2, [r1, #20]
  if (Canon_Outdated.l && Canon_Outdated.u) {
 80018fc:	b1f3      	cbz	r3, 800193c <cpg_solve+0xa0>
    osqp_update_data_vec(&solver, OSQP_NULL, Canon_Params.l, Canon_Params.u);
 80018fe:	698b      	ldr	r3, [r1, #24]
 8001900:	2100      	movs	r1, #0
 8001902:	4819      	ldr	r0, [pc, #100]	@ (8001968 <cpg_solve+0xcc>)
 8001904:	f001 fca6 	bl	8003254 <osqp_update_data_vec>
  if (Canon_Outdated.A) {
 8001908:	68e3      	ldr	r3, [r4, #12]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d0d4      	beq.n	80018b8 <cpg_solve+0x1c>
    osqp_update_data_mat(&solver, OSQP_NULL, 0, 0, Canon_Params.A->x, 0, Canon_Params.A->nnz);
 800190e:	4a18      	ldr	r2, [pc, #96]	@ (8001970 <cpg_solve+0xd4>)
 8001910:	2300      	movs	r3, #0
 8001912:	6911      	ldr	r1, [r2, #16]
 8001914:	461a      	mov	r2, r3
 8001916:	68c8      	ldr	r0, [r1, #12]
 8001918:	e9cd 3001 	strd	r3, r0, [sp, #4]
 800191c:	6888      	ldr	r0, [r1, #8]
 800191e:	4619      	mov	r1, r3
 8001920:	9000      	str	r0, [sp, #0]
 8001922:	4811      	ldr	r0, [pc, #68]	@ (8001968 <cpg_solve+0xcc>)
 8001924:	f001 fd80 	bl	8003428 <osqp_update_data_mat>
 8001928:	e7c6      	b.n	80018b8 <cpg_solve+0x1c>
    cpg_canonicalize_l();
 800192a:	f7ff ff11 	bl	8001750 <cpg_canonicalize_l>
  if (Canon_Outdated.u) {
 800192e:	6963      	ldr	r3, [r4, #20]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d1dc      	bne.n	80018ee <cpg_solve+0x52>
  if (Canon_Outdated.l && Canon_Outdated.u) {
 8001934:	6923      	ldr	r3, [r4, #16]
 8001936:	2b00      	cmp	r3, #0
 8001938:	d0bb      	beq.n	80018b2 <cpg_solve+0x16>
 800193a:	490d      	ldr	r1, [pc, #52]	@ (8001970 <cpg_solve+0xd4>)
      osqp_update_data_vec(&solver, OSQP_NULL, Canon_Params.l, OSQP_NULL);
 800193c:	2300      	movs	r3, #0
 800193e:	694a      	ldr	r2, [r1, #20]
 8001940:	4809      	ldr	r0, [pc, #36]	@ (8001968 <cpg_solve+0xcc>)
 8001942:	4619      	mov	r1, r3
 8001944:	f001 fc86 	bl	8003254 <osqp_update_data_vec>
    if (Canon_Outdated.u) {
 8001948:	6963      	ldr	r3, [r4, #20]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d0b1      	beq.n	80018b2 <cpg_solve+0x16>
      osqp_update_data_vec(&solver, OSQP_NULL, OSQP_NULL, Canon_Params.u);
 800194e:	2200      	movs	r2, #0
 8001950:	4b07      	ldr	r3, [pc, #28]	@ (8001970 <cpg_solve+0xd4>)
 8001952:	4805      	ldr	r0, [pc, #20]	@ (8001968 <cpg_solve+0xcc>)
 8001954:	699b      	ldr	r3, [r3, #24]
 8001956:	4611      	mov	r1, r2
 8001958:	f001 fc7c 	bl	8003254 <osqp_update_data_vec>
 800195c:	e7a9      	b.n	80018b2 <cpg_solve+0x16>
    cpg_canonicalize_A();
 800195e:	f7ff fea3 	bl	80016a8 <cpg_canonicalize_A>
 8001962:	e7a1      	b.n	80018a8 <cpg_solve+0xc>
 8001964:	24000058 	.word	0x24000058
 8001968:	2400e690 	.word	0x2400e690
 800196c:	24000030 	.word	0x24000030
 8001970:	24000070 	.word	0x24000070

08001974 <csc_update_values>:
                             OSQPInt    M_new_n) {

  OSQPInt i;

  // Update subset of elements
  if (Mx_new_idx) { // Change only Mx_new_idx
 8001974:	b1a2      	cbz	r2, 80019a0 <csc_update_values+0x2c>
    for (i = 0; i < M_new_n; i++) {
 8001976:	2b00      	cmp	r3, #0
 8001978:	dd1e      	ble.n	80019b8 <csc_update_values+0x44>
 800197a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800197e:	3a04      	subs	r2, #4
                             OSQPInt    M_new_n) {
 8001980:	b410      	push	{r4}
      M->x[Mx_new_idx[i]] = Mx_new[i];
 8001982:	6904      	ldr	r4, [r0, #16]
 8001984:	1f18      	subs	r0, r3, #4
 8001986:	f852 3f04 	ldr.w	r3, [r2, #4]!
 800198a:	ecb1 7b02 	vldmia	r1!, {d7}
 800198e:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
    for (i = 0; i < M_new_n; i++) {
 8001992:	4290      	cmp	r0, r2
      M->x[Mx_new_idx[i]] = Mx_new[i];
 8001994:	ed83 7b00 	vstr	d7, [r3]
    for (i = 0; i < M_new_n; i++) {
 8001998:	d1f5      	bne.n	8001986 <csc_update_values+0x12>
  else{ // Change whole M.  Assumes M_new_n == nnz(M)
    for (i = 0; i < M_new_n; i++) {
      M->x[i] = Mx_new[i];
    }
  }
}
 800199a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800199e:	4770      	bx	lr
    for (i = 0; i < M_new_n; i++) {
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	dd0a      	ble.n	80019ba <csc_update_values+0x46>
 80019a4:	6902      	ldr	r2, [r0, #16]
 80019a6:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
      M->x[i] = Mx_new[i];
 80019aa:	ecb1 7b02 	vldmia	r1!, {d7}
    for (i = 0; i < M_new_n; i++) {
 80019ae:	428b      	cmp	r3, r1
      M->x[i] = Mx_new[i];
 80019b0:	eca2 7b02 	vstmia	r2!, {d7}
    for (i = 0; i < M_new_n; i++) {
 80019b4:	d1f9      	bne.n	80019aa <csc_update_values+0x36>
 80019b6:	4770      	bx	lr
 80019b8:	4770      	bx	lr
 80019ba:	4770      	bx	lr

080019bc <csc_scale>:

/* matrix times scalar */

void csc_scale(OSQPCscMatrix* A, OSQPFloat sc){
  OSQPInt i, nnzA;
  nnzA = A->p[A->n];
 80019bc:	e9d0 2301 	ldrd	r2, r3, [r0, #4]
 80019c0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  for (i = 0; i < nnzA; i++) {
 80019c4:	2a00      	cmp	r2, #0
 80019c6:	dd0a      	ble.n	80019de <csc_scale+0x22>
 80019c8:	6903      	ldr	r3, [r0, #16]
 80019ca:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
    A->x[i] *= sc;
 80019ce:	ed93 7b00 	vldr	d7, [r3]
 80019d2:	ee27 7b00 	vmul.f64	d7, d7, d0
 80019d6:	eca3 7b02 	vstmia	r3!, {d7}
  for (i = 0; i < nnzA; i++) {
 80019da:	429a      	cmp	r2, r3
 80019dc:	d1f7      	bne.n	80019ce <csc_scale+0x12>
  }
}
 80019de:	4770      	bx	lr

080019e0 <csc_lmult_diag>:

/* A = L*A */

void csc_lmult_diag(OSQPCscMatrix* A, const OSQPFloat* d){
 80019e0:	b5f0      	push	{r4, r5, r6, r7, lr}

  OSQPInt    j, i;
  OSQPInt    n  = A->n;
  OSQPInt*   Ap = A->p;
 80019e2:	e9d0 5301 	ldrd	r5, r3, [r0, #4]
  OSQPInt*   Ai = A->i;
  OSQPFloat* Ax = A->x;
 80019e6:	e9d0 6403 	ldrd	r6, r4, [r0, #12]

  for (j = 0; j < n; j++) {               // Cycle over columns
 80019ea:	2d00      	cmp	r5, #0
 80019ec:	dd21      	ble.n	8001a32 <csc_lmult_diag+0x52>
 80019ee:	469e      	mov	lr, r3
 80019f0:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 80019f4:	f06f 4740 	mvn.w	r7, #3221225472	@ 0xc0000000
    for (i = Ap[j]; i < Ap[j + 1]; i++) { // Cycle every row in the column
 80019f8:	f8de 3000 	ldr.w	r3, [lr]
 80019fc:	f85e 2f04 	ldr.w	r2, [lr, #4]!
 8001a00:	4293      	cmp	r3, r2
 8001a02:	da14      	bge.n	8001a2e <csc_lmult_diag+0x4e>
 8001a04:	19d8      	adds	r0, r3, r7
 8001a06:	eb04 0cc2 	add.w	ip, r4, r2, lsl #3
 8001a0a:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
 8001a0e:	eb06 0080 	add.w	r0, r6, r0, lsl #2
      Ax[i] *= d[Ai[i]];                  // Scale by corresponding element
 8001a12:	f850 2f04 	ldr.w	r2, [r0, #4]!
 8001a16:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8001a1a:	ed93 6b00 	vldr	d6, [r3]
 8001a1e:	ed92 7b00 	vldr	d7, [r2]
 8001a22:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001a26:	eca3 7b02 	vstmia	r3!, {d7}
    for (i = Ap[j]; i < Ap[j + 1]; i++) { // Cycle every row in the column
 8001a2a:	4563      	cmp	r3, ip
 8001a2c:	d1f1      	bne.n	8001a12 <csc_lmult_diag+0x32>
  for (j = 0; j < n; j++) {               // Cycle over columns
 8001a2e:	4575      	cmp	r5, lr
 8001a30:	d1e2      	bne.n	80019f8 <csc_lmult_diag+0x18>
                                          // of d for row i
    }
  }
}
 8001a32:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001a34 <csc_rmult_diag>:

/* A = A*R */

void csc_rmult_diag(OSQPCscMatrix* A, const OSQPFloat* d){
 8001a34:	4602      	mov	r2, r0

  OSQPInt    j, i;
  OSQPInt    n  = A->n;
  OSQPInt*   Ap = A->p;
 8001a36:	e9d0 3001 	ldrd	r3, r0, [r0, #4]
void csc_rmult_diag(OSQPCscMatrix* A, const OSQPFloat* d){
 8001a3a:	b410      	push	{r4}
  OSQPFloat* Ax = A->x;

  for (j = 0; j < n; j++) {                // Cycle over columns j
 8001a3c:	2b00      	cmp	r3, #0
  OSQPFloat* Ax = A->x;
 8001a3e:	6914      	ldr	r4, [r2, #16]
  for (j = 0; j < n; j++) {                // Cycle over columns j
 8001a40:	dd18      	ble.n	8001a74 <csc_rmult_diag+0x40>
 8001a42:	eb00 0c83 	add.w	ip, r0, r3, lsl #2
    for (i = Ap[j]; i < Ap[j + 1]; i++) {  // Cycle every row i in column j
 8001a46:	6803      	ldr	r3, [r0, #0]
 8001a48:	f850 2f04 	ldr.w	r2, [r0, #4]!
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	da0d      	bge.n	8001a6c <csc_rmult_diag+0x38>
 8001a50:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
 8001a54:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
      Ax[i] *= d[j];                       // Scale by corresponding element
 8001a58:	ed93 6b00 	vldr	d6, [r3]
 8001a5c:	ed91 7b00 	vldr	d7, [r1]
 8001a60:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001a64:	eca3 7b02 	vstmia	r3!, {d7}
    for (i = Ap[j]; i < Ap[j + 1]; i++) {  // Cycle every row i in column j
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	d1f5      	bne.n	8001a58 <csc_rmult_diag+0x24>
  for (j = 0; j < n; j++) {                // Cycle over columns j
 8001a6c:	4584      	cmp	ip, r0
 8001a6e:	f101 0108 	add.w	r1, r1, #8
 8001a72:	d1e8      	bne.n	8001a46 <csc_rmult_diag+0x12>
                                           // of d for column j
    }
  }
}
 8001a74:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001a78:	4770      	bx	lr
 8001a7a:	bf00      	nop

08001a7c <csc_Axpy_sym_triu>:
    OSQPInt    An = A->n;
    OSQPInt    Am = A->m;
    OSQPFloat* Ax = A->x;

    // first do the b*y part
    if (beta == 0)        vec_set_scalar(y, 0.0, Am);
 8001a7c:	eeb5 1b40 	vcmp.f64	d1, #0.0
    OSQPFloat* Ax = A->x;
 8001a80:	6903      	ldr	r3, [r0, #16]
                             OSQPFloat      beta) {
 8001a82:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    if (beta == 0)        vec_set_scalar(y, 0.0, Am);
 8001a86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
                             OSQPFloat      beta) {
 8001a8a:	4616      	mov	r6, r2
 8001a8c:	460f      	mov	r7, r1
 8001a8e:	ed2d 8b02 	vpush	{d8}
    OSQPInt*   Ai = A->i;
 8001a92:	e9d0 8b02 	ldrd	r8, fp, [r0, #8]
                             OSQPFloat      beta) {
 8001a96:	eeb0 8b40 	vmov.f64	d8, d0
 8001a9a:	b085      	sub	sp, #20
    OSQPInt    Am = A->m;
 8001a9c:	e9d0 2400 	ldrd	r2, r4, [r0]
    if (beta == 0)        vec_set_scalar(y, 0.0, Am);
 8001aa0:	d167      	bne.n	8001b72 <csc_Axpy_sym_triu+0xf6>
  for(i = 0; i< n; i++) v[i] = val;
 8001aa2:	2a00      	cmp	r2, #0
 8001aa4:	dd06      	ble.n	8001ab4 <csc_Axpy_sym_triu+0x38>
 8001aa6:	00d2      	lsls	r2, r2, #3
 8001aa8:	2100      	movs	r1, #0
 8001aaa:	4630      	mov	r0, r6
 8001aac:	9301      	str	r3, [sp, #4]
 8001aae:	f005 fe29 	bl	8007704 <memset>
 8001ab2:	9b01      	ldr	r3, [sp, #4]
    else if (beta == -1)  vec_negate(y, Am);
    else vec_mult_scalar(y,beta, Am);


    // if A is empty or zero
    if (Ap[An] == 0 || alpha == 0.0) return;
 8001ab4:	f858 2024 	ldr.w	r2, [r8, r4, lsl #2]
 8001ab8:	ea4f 0984 	mov.w	r9, r4, lsl #2
 8001abc:	2a00      	cmp	r2, #0
 8001abe:	d053      	beq.n	8001b68 <csc_Axpy_sym_triu+0xec>
 8001ac0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8001ac4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ac8:	bf0c      	ite	eq
 8001aca:	2501      	moveq	r5, #1
 8001acc:	2500      	movne	r5, #0
 8001ace:	d04b      	beq.n	8001b68 <csc_Axpy_sym_triu+0xec>

    if (alpha == -1) {
 8001ad0:	eebf 7b00 	vmov.f64	d7, #240	@ 0xbf800000 -1.0
 8001ad4:	eeb4 8b47 	vcmp.f64	d8, d7
 8001ad8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001adc:	d165      	bne.n	8001baa <csc_Axpy_sym_triu+0x12e>
        // y -= A*x
        for (j = 0; j < An; j++) {
 8001ade:	2c00      	cmp	r4, #0
 8001ae0:	dd42      	ble.n	8001b68 <csc_Axpy_sym_triu+0xec>
 8001ae2:	f1ab 0004 	sub.w	r0, fp, #4
 8001ae6:	4644      	mov	r4, r8
 8001ae8:	44c1      	add	r9, r8
 8001aea:	4632      	mov	r2, r6
 8001aec:	46b8      	mov	r8, r7
 8001aee:	f06f 4a40 	mvn.w	sl, #3221225472	@ 0xc0000000
 8001af2:	4601      	mov	r1, r0
 8001af4:	e9cd b302 	strd	fp, r3, [sp, #8]
            for (i = Ap[j]; i < Ap[j + 1]; i++) {
 8001af8:	6823      	ldr	r3, [r4, #0]
 8001afa:	f854 0f04 	ldr.w	r0, [r4, #4]!
 8001afe:	4283      	cmp	r3, r0
 8001b00:	da2a      	bge.n	8001b58 <csc_Axpy_sym_triu+0xdc>
 8001b02:	eb01 0b80 	add.w	fp, r1, r0, lsl #2
 8001b06:	9803      	ldr	r0, [sp, #12]
 8001b08:	eb03 0e0a 	add.w	lr, r3, sl
 8001b0c:	9401      	str	r4, [sp, #4]
 8001b0e:	eb00 0cc3 	add.w	ip, r0, r3, lsl #3
 8001b12:	9b02      	ldr	r3, [sp, #8]
 8001b14:	eb03 008e 	add.w	r0, r3, lr, lsl #2
                y[Ai[i]] -= Ax[i] * x[j];
 8001b18:	f850 3f04 	ldr.w	r3, [r0, #4]!
 8001b1c:	eb06 0ec3 	add.w	lr, r6, r3, lsl #3
                if(Ai[i] != j){
 8001b20:	42ab      	cmp	r3, r5
                y[Ai[i]] -= Ax[i] * x[j];
 8001b22:	ea4f 04c3 	mov.w	r4, r3, lsl #3
 8001b26:	ecbc 5b02 	vldmia	ip!, {d5}
 8001b2a:	ed98 6b00 	vldr	d6, [r8]
 8001b2e:	ed9e 7b00 	vldr	d7, [lr]
                    y[j]     -= Ax[i] * x[Ai[i]];
 8001b32:	443c      	add	r4, r7
                y[Ai[i]] -= Ax[i] * x[j];
 8001b34:	eea5 7b46 	vfms.f64	d7, d5, d6
 8001b38:	ed8e 7b00 	vstr	d7, [lr]
                if(Ai[i] != j){
 8001b3c:	d009      	beq.n	8001b52 <csc_Axpy_sym_triu+0xd6>
                    y[j]     -= Ax[i] * x[Ai[i]];
 8001b3e:	ed1c 5b02 	vldr	d5, [ip, #-8]
 8001b42:	ed94 6b00 	vldr	d6, [r4]
 8001b46:	ed92 7b00 	vldr	d7, [r2]
 8001b4a:	eea5 7b46 	vfms.f64	d7, d5, d6
 8001b4e:	ed82 7b00 	vstr	d7, [r2]
            for (i = Ap[j]; i < Ap[j + 1]; i++) {
 8001b52:	4583      	cmp	fp, r0
 8001b54:	d1e0      	bne.n	8001b18 <csc_Axpy_sym_triu+0x9c>
 8001b56:	9c01      	ldr	r4, [sp, #4]
        for (j = 0; j < An; j++) {
 8001b58:	45a1      	cmp	r9, r4
 8001b5a:	f105 0501 	add.w	r5, r5, #1
 8001b5e:	f108 0808 	add.w	r8, r8, #8
 8001b62:	f102 0208 	add.w	r2, r2, #8
 8001b66:	d1c7      	bne.n	8001af8 <csc_Axpy_sym_triu+0x7c>
                y[Ai[i]] += alpha*Ax[i] * x[j];
                if(Ai[i] != j){
                    y[j]     += alpha*Ax[i] * x[Ai[i]];
                }
    }}}
}
 8001b68:	b005      	add	sp, #20
 8001b6a:	ecbd 8b02 	vpop	{d8}
 8001b6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    else if (beta ==  1)  ; //do nothing
 8001b72:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 8001b76:	eeb4 1b47 	vcmp.f64	d1, d7
 8001b7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b7e:	d099      	beq.n	8001ab4 <csc_Axpy_sym_triu+0x38>
    else if (beta == -1)  vec_negate(y, Am);
 8001b80:	eebf 7b00 	vmov.f64	d7, #240	@ 0xbf800000 -1.0
 8001b84:	eeb4 1b47 	vcmp.f64	d1, d7
 8001b88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b8c:	d157      	bne.n	8001c3e <csc_Axpy_sym_triu+0x1c2>
  for(i = 0; i< n; i++) v[i] = -v[i];
 8001b8e:	2a00      	cmp	r2, #0
 8001b90:	dd90      	ble.n	8001ab4 <csc_Axpy_sym_triu+0x38>
 8001b92:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8001b96:	4631      	mov	r1, r6
 8001b98:	ed91 7b00 	vldr	d7, [r1]
 8001b9c:	eeb1 7b47 	vneg.f64	d7, d7
 8001ba0:	eca1 7b02 	vstmia	r1!, {d7}
 8001ba4:	428a      	cmp	r2, r1
 8001ba6:	d1f7      	bne.n	8001b98 <csc_Axpy_sym_triu+0x11c>
 8001ba8:	e784      	b.n	8001ab4 <csc_Axpy_sym_triu+0x38>
    else if(alpha == 1){
 8001baa:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 8001bae:	eeb4 8b47 	vcmp.f64	d8, d7
 8001bb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bb6:	d151      	bne.n	8001c5c <csc_Axpy_sym_triu+0x1e0>
        for (j = 0; j < An; j++) {
 8001bb8:	2c00      	cmp	r4, #0
 8001bba:	ddd5      	ble.n	8001b68 <csc_Axpy_sym_triu+0xec>
 8001bbc:	4644      	mov	r4, r8
 8001bbe:	eb08 0109 	add.w	r1, r8, r9
 8001bc2:	46ba      	mov	sl, r7
 8001bc4:	46b0      	mov	r8, r6
 8001bc6:	f1ab 0e04 	sub.w	lr, fp, #4
 8001bca:	e9cd b301 	strd	fp, r3, [sp, #4]
            for (i = Ap[j]; i < Ap[j + 1]; i++) {
 8001bce:	6823      	ldr	r3, [r4, #0]
 8001bd0:	f854 0f04 	ldr.w	r0, [r4, #4]!
 8001bd4:	4283      	cmp	r3, r0
 8001bd6:	da29      	bge.n	8001c2c <csc_Axpy_sym_triu+0x1b0>
 8001bd8:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 8001bdc:	9a02      	ldr	r2, [sp, #8]
 8001bde:	f06f 4040 	mvn.w	r0, #3221225472	@ 0xc0000000
 8001be2:	eb02 0cc3 	add.w	ip, r2, r3, lsl #3
 8001be6:	1818      	adds	r0, r3, r0
 8001be8:	9b01      	ldr	r3, [sp, #4]
 8001bea:	eb03 0080 	add.w	r0, r3, r0, lsl #2
                y[Ai[i]] += Ax[i] * x[j];
 8001bee:	f850 3f04 	ldr.w	r3, [r0, #4]!
 8001bf2:	eb06 09c3 	add.w	r9, r6, r3, lsl #3
                if(Ai[i] != j){
 8001bf6:	42ab      	cmp	r3, r5
                y[Ai[i]] += Ax[i] * x[j];
 8001bf8:	ea4f 02c3 	mov.w	r2, r3, lsl #3
 8001bfc:	ecbc 5b02 	vldmia	ip!, {d5}
 8001c00:	ed9a 6b00 	vldr	d6, [sl]
 8001c04:	ed99 7b00 	vldr	d7, [r9]
                    y[j]     += Ax[i] * x[Ai[i]];
 8001c08:	443a      	add	r2, r7
                y[Ai[i]] += Ax[i] * x[j];
 8001c0a:	eea5 7b06 	vfma.f64	d7, d5, d6
 8001c0e:	ed89 7b00 	vstr	d7, [r9]
                if(Ai[i] != j){
 8001c12:	d009      	beq.n	8001c28 <csc_Axpy_sym_triu+0x1ac>
                    y[j]     += Ax[i] * x[Ai[i]];
 8001c14:	ed1c 5b02 	vldr	d5, [ip, #-8]
 8001c18:	ed92 6b00 	vldr	d6, [r2]
 8001c1c:	ed98 7b00 	vldr	d7, [r8]
 8001c20:	eea5 7b06 	vfma.f64	d7, d5, d6
 8001c24:	ed88 7b00 	vstr	d7, [r8]
            for (i = Ap[j]; i < Ap[j + 1]; i++) {
 8001c28:	4583      	cmp	fp, r0
 8001c2a:	d1e0      	bne.n	8001bee <csc_Axpy_sym_triu+0x172>
        for (j = 0; j < An; j++) {
 8001c2c:	42a1      	cmp	r1, r4
 8001c2e:	f105 0501 	add.w	r5, r5, #1
 8001c32:	f10a 0a08 	add.w	sl, sl, #8
 8001c36:	f108 0808 	add.w	r8, r8, #8
 8001c3a:	d1c8      	bne.n	8001bce <csc_Axpy_sym_triu+0x152>
 8001c3c:	e794      	b.n	8001b68 <csc_Axpy_sym_triu+0xec>
  for(i = 0; i< n; i++) v[i] *= val;
 8001c3e:	2a00      	cmp	r2, #0
 8001c40:	f77f af38 	ble.w	8001ab4 <csc_Axpy_sym_triu+0x38>
 8001c44:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8001c48:	4631      	mov	r1, r6
 8001c4a:	ed91 7b00 	vldr	d7, [r1]
 8001c4e:	ee21 7b07 	vmul.f64	d7, d1, d7
 8001c52:	eca1 7b02 	vstmia	r1!, {d7}
 8001c56:	428a      	cmp	r2, r1
 8001c58:	d1f7      	bne.n	8001c4a <csc_Axpy_sym_triu+0x1ce>
 8001c5a:	e72b      	b.n	8001ab4 <csc_Axpy_sym_triu+0x38>
        for (j = 0; j < An; j++) {
 8001c5c:	2c00      	cmp	r4, #0
 8001c5e:	dd83      	ble.n	8001b68 <csc_Axpy_sym_triu+0xec>
 8001c60:	4644      	mov	r4, r8
 8001c62:	eb08 0109 	add.w	r1, r8, r9
 8001c66:	46ba      	mov	sl, r7
 8001c68:	46b0      	mov	r8, r6
 8001c6a:	f1ab 0e04 	sub.w	lr, fp, #4
 8001c6e:	e9cd b301 	strd	fp, r3, [sp, #4]
            for (i = Ap[j]; i < Ap[j + 1]; i++) {
 8001c72:	6823      	ldr	r3, [r4, #0]
 8001c74:	f854 0f04 	ldr.w	r0, [r4, #4]!
 8001c78:	4283      	cmp	r3, r0
 8001c7a:	da2d      	bge.n	8001cd8 <csc_Axpy_sym_triu+0x25c>
 8001c7c:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 8001c80:	9a02      	ldr	r2, [sp, #8]
 8001c82:	f06f 4040 	mvn.w	r0, #3221225472	@ 0xc0000000
 8001c86:	eb02 0cc3 	add.w	ip, r2, r3, lsl #3
 8001c8a:	1818      	adds	r0, r3, r0
 8001c8c:	9b01      	ldr	r3, [sp, #4]
 8001c8e:	eb03 0080 	add.w	r0, r3, r0, lsl #2
                y[Ai[i]] += alpha*Ax[i] * x[j];
 8001c92:	f850 3f04 	ldr.w	r3, [r0, #4]!
 8001c96:	ed9a 6b00 	vldr	d6, [sl]
 8001c9a:	eb06 09c3 	add.w	r9, r6, r3, lsl #3
                if(Ai[i] != j){
 8001c9e:	42ab      	cmp	r3, r5
                y[Ai[i]] += alpha*Ax[i] * x[j];
 8001ca0:	ea4f 02c3 	mov.w	r2, r3, lsl #3
 8001ca4:	ee28 6b06 	vmul.f64	d6, d8, d6
                    y[j]     += alpha*Ax[i] * x[Ai[i]];
 8001ca8:	443a      	add	r2, r7
                y[Ai[i]] += alpha*Ax[i] * x[j];
 8001caa:	ecbc 5b02 	vldmia	ip!, {d5}
 8001cae:	ed99 7b00 	vldr	d7, [r9]
 8001cb2:	eea5 7b06 	vfma.f64	d7, d5, d6
 8001cb6:	ed89 7b00 	vstr	d7, [r9]
                if(Ai[i] != j){
 8001cba:	d00b      	beq.n	8001cd4 <csc_Axpy_sym_triu+0x258>
                    y[j]     += alpha*Ax[i] * x[Ai[i]];
 8001cbc:	ed92 6b00 	vldr	d6, [r2]
 8001cc0:	ed1c 5b02 	vldr	d5, [ip, #-8]
 8001cc4:	ed98 7b00 	vldr	d7, [r8]
 8001cc8:	ee28 6b06 	vmul.f64	d6, d8, d6
 8001ccc:	eea6 7b05 	vfma.f64	d7, d6, d5
 8001cd0:	ed88 7b00 	vstr	d7, [r8]
            for (i = Ap[j]; i < Ap[j + 1]; i++) {
 8001cd4:	4583      	cmp	fp, r0
 8001cd6:	d1dc      	bne.n	8001c92 <csc_Axpy_sym_triu+0x216>
        for (j = 0; j < An; j++) {
 8001cd8:	42a1      	cmp	r1, r4
 8001cda:	f105 0501 	add.w	r5, r5, #1
 8001cde:	f10a 0a08 	add.w	sl, sl, #8
 8001ce2:	f108 0808 	add.w	r8, r8, #8
 8001ce6:	d1c4      	bne.n	8001c72 <csc_Axpy_sym_triu+0x1f6>
 8001ce8:	e73e      	b.n	8001b68 <csc_Axpy_sym_triu+0xec>
 8001cea:	bf00      	nop

08001cec <csc_Axpy>:
  OSQPInt    An = A->n;
  OSQPInt    Am = A->m;
  OSQPFloat* Ax = A->x;

  // first do the b*y part
  if (beta == 0)        vec_set_scalar(y, 0.0, Am);
 8001cec:	eeb5 1b40 	vcmp.f64	d1, #0.0
                    OSQPFloat      beta) {
 8001cf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (beta == 0)        vec_set_scalar(y, 0.0, Am);
 8001cf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
                    OSQPFloat      beta) {
 8001cf8:	4614      	mov	r4, r2
 8001cfa:	4688      	mov	r8, r1
  OSQPFloat* Ax = A->x;
 8001cfc:	6906      	ldr	r6, [r0, #16]
                    OSQPFloat      beta) {
 8001cfe:	ed2d 8b02 	vpush	{d8}
  OSQPInt*   Ai = A->i;
 8001d02:	e9d0 9502 	ldrd	r9, r5, [r0, #8]
                    OSQPFloat      beta) {
 8001d06:	eeb0 8b40 	vmov.f64	d8, d0
  OSQPInt    Am = A->m;
 8001d0a:	e9d0 2700 	ldrd	r2, r7, [r0]
  if (beta == 0)        vec_set_scalar(y, 0.0, Am);
 8001d0e:	d147      	bne.n	8001da0 <csc_Axpy+0xb4>
  for(i = 0; i< n; i++) v[i] = val;
 8001d10:	2a00      	cmp	r2, #0
 8001d12:	dd04      	ble.n	8001d1e <csc_Axpy+0x32>
 8001d14:	00d2      	lsls	r2, r2, #3
 8001d16:	2100      	movs	r1, #0
 8001d18:	4620      	mov	r0, r4
 8001d1a:	f005 fcf3 	bl	8007704 <memset>
  else if (beta == -1)  vec_negate(y, Am);
  else vec_mult_scalar(y,beta, Am);


  // if A is empty or zero
  if (Ap[An] == 0 || alpha == 0.0) return;
 8001d1e:	f859 3027 	ldr.w	r3, [r9, r7, lsl #2]
 8001d22:	ea4f 0c87 	mov.w	ip, r7, lsl #2
 8001d26:	b3bb      	cbz	r3, 8001d98 <csc_Axpy+0xac>
 8001d28:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8001d2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d30:	d032      	beq.n	8001d98 <csc_Axpy+0xac>

  if (alpha == -1) {
 8001d32:	eebf 7b00 	vmov.f64	d7, #240	@ 0xbf800000 -1.0
 8001d36:	eeb4 8b47 	vcmp.f64	d8, d7
 8001d3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d3e:	d14b      	bne.n	8001dd8 <csc_Axpy+0xec>
    // y -= A*x
    for (j = 0; j < An; j++) {
 8001d40:	2f00      	cmp	r7, #0
 8001d42:	dd29      	ble.n	8001d98 <csc_Axpy+0xac>
 8001d44:	46ce      	mov	lr, r9
 8001d46:	4641      	mov	r1, r8
 8001d48:	eb09 070c 	add.w	r7, r9, ip
 8001d4c:	f1a5 0804 	sub.w	r8, r5, #4
 8001d50:	f06f 4940 	mvn.w	r9, #3221225472	@ 0xc0000000
      for (i = Ap[j]; i < Ap[j + 1]; i++) {
 8001d54:	f8de 3000 	ldr.w	r3, [lr]
 8001d58:	f85e 2f04 	ldr.w	r2, [lr, #4]!
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	da17      	bge.n	8001d90 <csc_Axpy+0xa4>
 8001d60:	eb03 0009 	add.w	r0, r3, r9
 8001d64:	eb08 0282 	add.w	r2, r8, r2, lsl #2
 8001d68:	eb06 0cc3 	add.w	ip, r6, r3, lsl #3
 8001d6c:	eb05 0080 	add.w	r0, r5, r0, lsl #2
        y[Ai[i]] -= Ax[i] * x[j];
 8001d70:	f850 3f04 	ldr.w	r3, [r0, #4]!
 8001d74:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
      for (i = Ap[j]; i < Ap[j + 1]; i++) {
 8001d78:	4282      	cmp	r2, r0
        y[Ai[i]] -= Ax[i] * x[j];
 8001d7a:	ecbc 5b02 	vldmia	ip!, {d5}
 8001d7e:	ed91 6b00 	vldr	d6, [r1]
 8001d82:	ed93 7b00 	vldr	d7, [r3]
 8001d86:	eea5 7b46 	vfms.f64	d7, d5, d6
 8001d8a:	ed83 7b00 	vstr	d7, [r3]
      for (i = Ap[j]; i < Ap[j + 1]; i++) {
 8001d8e:	d1ef      	bne.n	8001d70 <csc_Axpy+0x84>
    for (j = 0; j < An; j++) {
 8001d90:	45be      	cmp	lr, r7
 8001d92:	f101 0108 	add.w	r1, r1, #8
 8001d96:	d1dd      	bne.n	8001d54 <csc_Axpy+0x68>
    // y +=  alpha*A*x
    for (j = 0; j < An; j++) {
      for (i = Ap[j]; i < Ap[j + 1]; i++) {
        y[Ai[i]] += alpha*Ax[i] * x[j];
    }}}
}
 8001d98:	ecbd 8b02 	vpop	{d8}
 8001d9c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  else if (beta ==  1)  ; //do nothing
 8001da0:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 8001da4:	eeb4 1b47 	vcmp.f64	d1, d7
 8001da8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dac:	d0b7      	beq.n	8001d1e <csc_Axpy+0x32>
  else if (beta == -1)  vec_negate(y, Am);
 8001dae:	eebf 7b00 	vmov.f64	d7, #240	@ 0xbf800000 -1.0
 8001db2:	eeb4 1b47 	vcmp.f64	d1, d7
 8001db6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dba:	d140      	bne.n	8001e3e <csc_Axpy+0x152>
  for(i = 0; i< n; i++) v[i] = -v[i];
 8001dbc:	2a00      	cmp	r2, #0
 8001dbe:	ddae      	ble.n	8001d1e <csc_Axpy+0x32>
 8001dc0:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8001dc4:	4623      	mov	r3, r4
 8001dc6:	ed93 7b00 	vldr	d7, [r3]
 8001dca:	eeb1 7b47 	vneg.f64	d7, d7
 8001dce:	eca3 7b02 	vstmia	r3!, {d7}
 8001dd2:	429a      	cmp	r2, r3
 8001dd4:	d1f7      	bne.n	8001dc6 <csc_Axpy+0xda>
 8001dd6:	e7a2      	b.n	8001d1e <csc_Axpy+0x32>
  else if(alpha == +1){
 8001dd8:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 8001ddc:	eeb4 8b47 	vcmp.f64	d8, d7
 8001de0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001de4:	d13a      	bne.n	8001e5c <csc_Axpy+0x170>
    for (j = 0; j < An; j++) {
 8001de6:	2f00      	cmp	r7, #0
 8001de8:	ddd6      	ble.n	8001d98 <csc_Axpy+0xac>
 8001dea:	46ce      	mov	lr, r9
 8001dec:	4641      	mov	r1, r8
 8001dee:	44cc      	add	ip, r9
 8001df0:	f1a5 0804 	sub.w	r8, r5, #4
 8001df4:	f06f 4940 	mvn.w	r9, #3221225472	@ 0xc0000000
      for (i = Ap[j]; i < Ap[j + 1]; i++) {
 8001df8:	f8de 0000 	ldr.w	r0, [lr]
 8001dfc:	f85e 7f04 	ldr.w	r7, [lr, #4]!
 8001e00:	42b8      	cmp	r0, r7
 8001e02:	da17      	bge.n	8001e34 <csc_Axpy+0x148>
 8001e04:	eb00 0209 	add.w	r2, r0, r9
 8001e08:	eb08 0787 	add.w	r7, r8, r7, lsl #2
 8001e0c:	eb06 00c0 	add.w	r0, r6, r0, lsl #3
 8001e10:	eb05 0282 	add.w	r2, r5, r2, lsl #2
        y[Ai[i]] += Ax[i] * x[j];
 8001e14:	f852 3f04 	ldr.w	r3, [r2, #4]!
 8001e18:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
      for (i = Ap[j]; i < Ap[j + 1]; i++) {
 8001e1c:	4297      	cmp	r7, r2
        y[Ai[i]] += Ax[i] * x[j];
 8001e1e:	ecb0 5b02 	vldmia	r0!, {d5}
 8001e22:	ed91 6b00 	vldr	d6, [r1]
 8001e26:	ed93 7b00 	vldr	d7, [r3]
 8001e2a:	eea5 7b06 	vfma.f64	d7, d5, d6
 8001e2e:	ed83 7b00 	vstr	d7, [r3]
      for (i = Ap[j]; i < Ap[j + 1]; i++) {
 8001e32:	d1ef      	bne.n	8001e14 <csc_Axpy+0x128>
    for (j = 0; j < An; j++) {
 8001e34:	45f4      	cmp	ip, lr
 8001e36:	f101 0108 	add.w	r1, r1, #8
 8001e3a:	d1dd      	bne.n	8001df8 <csc_Axpy+0x10c>
 8001e3c:	e7ac      	b.n	8001d98 <csc_Axpy+0xac>
  for(i = 0; i< n; i++) v[i] *= val;
 8001e3e:	2a00      	cmp	r2, #0
 8001e40:	f77f af6d 	ble.w	8001d1e <csc_Axpy+0x32>
 8001e44:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8001e48:	4623      	mov	r3, r4
 8001e4a:	ed93 7b00 	vldr	d7, [r3]
 8001e4e:	ee21 7b07 	vmul.f64	d7, d1, d7
 8001e52:	eca3 7b02 	vstmia	r3!, {d7}
 8001e56:	429a      	cmp	r2, r3
 8001e58:	d1f7      	bne.n	8001e4a <csc_Axpy+0x15e>
 8001e5a:	e760      	b.n	8001d1e <csc_Axpy+0x32>
    for (j = 0; j < An; j++) {
 8001e5c:	2f00      	cmp	r7, #0
 8001e5e:	dd9b      	ble.n	8001d98 <csc_Axpy+0xac>
 8001e60:	46ce      	mov	lr, r9
 8001e62:	4641      	mov	r1, r8
 8001e64:	44cc      	add	ip, r9
 8001e66:	f1a5 0804 	sub.w	r8, r5, #4
 8001e6a:	f06f 4940 	mvn.w	r9, #3221225472	@ 0xc0000000
      for (i = Ap[j]; i < Ap[j + 1]; i++) {
 8001e6e:	f8de 0000 	ldr.w	r0, [lr]
 8001e72:	f85e 7f04 	ldr.w	r7, [lr, #4]!
 8001e76:	42b8      	cmp	r0, r7
 8001e78:	da19      	bge.n	8001eae <csc_Axpy+0x1c2>
 8001e7a:	eb00 0209 	add.w	r2, r0, r9
 8001e7e:	eb08 0787 	add.w	r7, r8, r7, lsl #2
 8001e82:	eb06 00c0 	add.w	r0, r6, r0, lsl #3
 8001e86:	eb05 0282 	add.w	r2, r5, r2, lsl #2
        y[Ai[i]] += alpha*Ax[i] * x[j];
 8001e8a:	f852 3f04 	ldr.w	r3, [r2, #4]!
 8001e8e:	ed91 6b00 	vldr	d6, [r1]
 8001e92:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
      for (i = Ap[j]; i < Ap[j + 1]; i++) {
 8001e96:	4297      	cmp	r7, r2
        y[Ai[i]] += alpha*Ax[i] * x[j];
 8001e98:	ee28 6b06 	vmul.f64	d6, d8, d6
 8001e9c:	ecb0 5b02 	vldmia	r0!, {d5}
 8001ea0:	ed93 7b00 	vldr	d7, [r3]
 8001ea4:	eea5 7b06 	vfma.f64	d7, d5, d6
 8001ea8:	ed83 7b00 	vstr	d7, [r3]
      for (i = Ap[j]; i < Ap[j + 1]; i++) {
 8001eac:	d1ed      	bne.n	8001e8a <csc_Axpy+0x19e>
    for (j = 0; j < An; j++) {
 8001eae:	45f4      	cmp	ip, lr
 8001eb0:	f101 0108 	add.w	r1, r1, #8
 8001eb4:	d1db      	bne.n	8001e6e <csc_Axpy+0x182>
 8001eb6:	e76f      	b.n	8001d98 <csc_Axpy+0xac>

08001eb8 <csc_Atxpy>:
  OSQPInt*   Ap = A->p;
  OSQPInt*   Ai = A->i;
  OSQPFloat* Ax = A->x;

  // first do the b*y part
  if (beta == 0)        vec_set_scalar(y, 0.0, An);
 8001eb8:	eeb5 1b40 	vcmp.f64	d1, #0.0
                     OSQPFloat      beta) {
 8001ebc:	4613      	mov	r3, r2
 8001ebe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (beta == 0)        vec_set_scalar(y, 0.0, An);
 8001ec2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
                     OSQPFloat      beta) {
 8001ec6:	460c      	mov	r4, r1
 8001ec8:	ed2d 8b02 	vpush	{d8}
  OSQPInt*   Ap = A->p;
 8001ecc:	e9d0 7801 	ldrd	r7, r8, [r0, #4]
                     OSQPFloat      beta) {
 8001ed0:	eeb0 8b40 	vmov.f64	d8, d0
  OSQPFloat* Ax = A->x;
 8001ed4:	e9d0 6503 	ldrd	r6, r5, [r0, #12]
  if (beta == 0)        vec_set_scalar(y, 0.0, An);
 8001ed8:	d146      	bne.n	8001f68 <csc_Atxpy+0xb0>
  for(i = 0; i< n; i++) v[i] = val;
 8001eda:	2f00      	cmp	r7, #0
 8001edc:	dd05      	ble.n	8001eea <csc_Atxpy+0x32>
 8001ede:	4618      	mov	r0, r3
 8001ee0:	00fa      	lsls	r2, r7, #3
 8001ee2:	2100      	movs	r1, #0
 8001ee4:	f005 fc0e 	bl	8007704 <memset>
 8001ee8:	4603      	mov	r3, r0
  else if (beta ==  1)  ; //do nothing
  else if (beta == -1)  vec_negate(y, An);
  else vec_mult_scalar(y,beta, An);

  // if A is empty or alpha = 0
  if (Ap[An] == 0 || alpha == 0.0) {
 8001eea:	f858 2027 	ldr.w	r2, [r8, r7, lsl #2]
 8001eee:	ea4f 0c87 	mov.w	ip, r7, lsl #2
 8001ef2:	b3aa      	cbz	r2, 8001f60 <csc_Atxpy+0xa8>
 8001ef4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8001ef8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001efc:	d030      	beq.n	8001f60 <csc_Atxpy+0xa8>
    return;
  }

    if(alpha == -1){
 8001efe:	eebf 7b00 	vmov.f64	d7, #240	@ 0xbf800000 -1.0
 8001f02:	eeb4 8b47 	vcmp.f64	d8, d7
 8001f06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f0a:	d148      	bne.n	8001f9e <csc_Atxpy+0xe6>
      for (j = 0; j < A->n; j++) {
 8001f0c:	2f00      	cmp	r7, #0
 8001f0e:	dd27      	ble.n	8001f60 <csc_Atxpy+0xa8>
 8001f10:	46c6      	mov	lr, r8
 8001f12:	eb08 070c 	add.w	r7, r8, ip
 8001f16:	461a      	mov	r2, r3
 8001f18:	f06f 4840 	mvn.w	r8, #3221225472	@ 0xc0000000
        for (k = Ap[j]; k < Ap[j + 1]; k++) {
 8001f1c:	f8de 3000 	ldr.w	r3, [lr]
 8001f20:	f85e 1f04 	ldr.w	r1, [lr, #4]!
 8001f24:	428b      	cmp	r3, r1
 8001f26:	da17      	bge.n	8001f58 <csc_Atxpy+0xa0>
 8001f28:	eb03 0008 	add.w	r0, r3, r8
 8001f2c:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 8001f30:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 8001f34:	eb06 0080 	add.w	r0, r6, r0, lsl #2
          y[j] -= Ax[k] * x[Ai[k]];
 8001f38:	ed92 7b00 	vldr	d7, [r2]
 8001f3c:	f850 3f04 	ldr.w	r3, [r0, #4]!
 8001f40:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
 8001f44:	ecbc 5b02 	vldmia	ip!, {d5}
 8001f48:	ed93 6b00 	vldr	d6, [r3]
        for (k = Ap[j]; k < Ap[j + 1]; k++) {
 8001f4c:	458c      	cmp	ip, r1
          y[j] -= Ax[k] * x[Ai[k]];
 8001f4e:	eea5 7b46 	vfms.f64	d7, d5, d6
 8001f52:	ed82 7b00 	vstr	d7, [r2]
        for (k = Ap[j]; k < Ap[j + 1]; k++) {
 8001f56:	d1f1      	bne.n	8001f3c <csc_Atxpy+0x84>
      for (j = 0; j < A->n; j++) {
 8001f58:	4577      	cmp	r7, lr
 8001f5a:	f102 0208 	add.w	r2, r2, #8
 8001f5e:	d1dd      	bne.n	8001f1c <csc_Atxpy+0x64>
    else{
      for (j = 0; j < A->n; j++) {
        for (k = Ap[j]; k < Ap[j + 1]; k++) {
          y[j] += alpha*Ax[k] * x[Ai[k]];
    }}}
}
 8001f60:	ecbd 8b02 	vpop	{d8}
 8001f64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  else if (beta ==  1)  ; //do nothing
 8001f68:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 8001f6c:	eeb4 1b47 	vcmp.f64	d1, d7
 8001f70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f74:	d0b9      	beq.n	8001eea <csc_Atxpy+0x32>
  else if (beta == -1)  vec_negate(y, An);
 8001f76:	eebf 7b00 	vmov.f64	d7, #240	@ 0xbf800000 -1.0
 8001f7a:	eeb4 1b47 	vcmp.f64	d1, d7
 8001f7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f82:	d13d      	bne.n	8002000 <csc_Atxpy+0x148>
  for(i = 0; i< n; i++) v[i] = -v[i];
 8001f84:	2f00      	cmp	r7, #0
 8001f86:	ddb0      	ble.n	8001eea <csc_Atxpy+0x32>
 8001f88:	eb02 01c7 	add.w	r1, r2, r7, lsl #3
 8001f8c:	ed92 7b00 	vldr	d7, [r2]
 8001f90:	eeb1 7b47 	vneg.f64	d7, d7
 8001f94:	eca2 7b02 	vstmia	r2!, {d7}
 8001f98:	4291      	cmp	r1, r2
 8001f9a:	d1f7      	bne.n	8001f8c <csc_Atxpy+0xd4>
 8001f9c:	e7a5      	b.n	8001eea <csc_Atxpy+0x32>
    else if(alpha == +1){
 8001f9e:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 8001fa2:	eeb4 8b47 	vcmp.f64	d8, d7
 8001fa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001faa:	d137      	bne.n	800201c <csc_Atxpy+0x164>
      for (j = 0; j < A->n; j++) {
 8001fac:	2f00      	cmp	r7, #0
 8001fae:	ddd7      	ble.n	8001f60 <csc_Atxpy+0xa8>
 8001fb0:	46c6      	mov	lr, r8
 8001fb2:	44c4      	add	ip, r8
 8001fb4:	461a      	mov	r2, r3
 8001fb6:	f06f 4840 	mvn.w	r8, #3221225472	@ 0xc0000000
        for (k = Ap[j]; k < Ap[j + 1]; k++) {
 8001fba:	f8de 1000 	ldr.w	r1, [lr]
 8001fbe:	f85e 7f04 	ldr.w	r7, [lr, #4]!
 8001fc2:	42b9      	cmp	r1, r7
 8001fc4:	da17      	bge.n	8001ff6 <csc_Atxpy+0x13e>
 8001fc6:	eb01 0008 	add.w	r0, r1, r8
 8001fca:	eb05 07c7 	add.w	r7, r5, r7, lsl #3
 8001fce:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 8001fd2:	eb06 0080 	add.w	r0, r6, r0, lsl #2
          y[j] += Ax[k] * x[Ai[k]];
 8001fd6:	ed92 7b00 	vldr	d7, [r2]
 8001fda:	f850 3f04 	ldr.w	r3, [r0, #4]!
 8001fde:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
 8001fe2:	ecb1 5b02 	vldmia	r1!, {d5}
 8001fe6:	ed93 6b00 	vldr	d6, [r3]
        for (k = Ap[j]; k < Ap[j + 1]; k++) {
 8001fea:	428f      	cmp	r7, r1
          y[j] += Ax[k] * x[Ai[k]];
 8001fec:	eea5 7b06 	vfma.f64	d7, d5, d6
 8001ff0:	ed82 7b00 	vstr	d7, [r2]
        for (k = Ap[j]; k < Ap[j + 1]; k++) {
 8001ff4:	d1f1      	bne.n	8001fda <csc_Atxpy+0x122>
      for (j = 0; j < A->n; j++) {
 8001ff6:	45f4      	cmp	ip, lr
 8001ff8:	f102 0208 	add.w	r2, r2, #8
 8001ffc:	d1dd      	bne.n	8001fba <csc_Atxpy+0x102>
 8001ffe:	e7af      	b.n	8001f60 <csc_Atxpy+0xa8>
  for(i = 0; i< n; i++) v[i] *= val;
 8002000:	2f00      	cmp	r7, #0
 8002002:	f77f af72 	ble.w	8001eea <csc_Atxpy+0x32>
 8002006:	eb02 01c7 	add.w	r1, r2, r7, lsl #3
 800200a:	ed92 7b00 	vldr	d7, [r2]
 800200e:	ee21 7b07 	vmul.f64	d7, d1, d7
 8002012:	eca2 7b02 	vstmia	r2!, {d7}
 8002016:	4291      	cmp	r1, r2
 8002018:	d1f7      	bne.n	800200a <csc_Atxpy+0x152>
 800201a:	e766      	b.n	8001eea <csc_Atxpy+0x32>
      for (j = 0; j < A->n; j++) {
 800201c:	2f00      	cmp	r7, #0
 800201e:	dd9f      	ble.n	8001f60 <csc_Atxpy+0xa8>
 8002020:	46c6      	mov	lr, r8
 8002022:	44c4      	add	ip, r8
 8002024:	461a      	mov	r2, r3
 8002026:	f06f 4840 	mvn.w	r8, #3221225472	@ 0xc0000000
        for (k = Ap[j]; k < Ap[j + 1]; k++) {
 800202a:	f8de 1000 	ldr.w	r1, [lr]
 800202e:	f85e 7f04 	ldr.w	r7, [lr, #4]!
 8002032:	42b9      	cmp	r1, r7
 8002034:	da19      	bge.n	800206a <csc_Atxpy+0x1b2>
 8002036:	eb01 0008 	add.w	r0, r1, r8
 800203a:	eb05 07c7 	add.w	r7, r5, r7, lsl #3
 800203e:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 8002042:	eb06 0080 	add.w	r0, r6, r0, lsl #2
          y[j] += alpha*Ax[k] * x[Ai[k]];
 8002046:	ed92 6b00 	vldr	d6, [r2]
 800204a:	f850 3f04 	ldr.w	r3, [r0, #4]!
 800204e:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
 8002052:	ed93 7b00 	vldr	d7, [r3]
 8002056:	ecb1 5b02 	vldmia	r1!, {d5}
 800205a:	ee28 7b07 	vmul.f64	d7, d8, d7
        for (k = Ap[j]; k < Ap[j + 1]; k++) {
 800205e:	428f      	cmp	r7, r1
          y[j] += alpha*Ax[k] * x[Ai[k]];
 8002060:	eea5 6b07 	vfma.f64	d6, d5, d7
 8002064:	ed82 6b00 	vstr	d6, [r2]
        for (k = Ap[j]; k < Ap[j + 1]; k++) {
 8002068:	d1ef      	bne.n	800204a <csc_Atxpy+0x192>
      for (j = 0; j < A->n; j++) {
 800206a:	45f4      	cmp	ip, lr
 800206c:	f102 0208 	add.w	r2, r2, #8
 8002070:	d1db      	bne.n	800202a <csc_Atxpy+0x172>
 8002072:	e775      	b.n	8001f60 <csc_Atxpy+0xa8>

08002074 <csc_col_norm_inf>:
//   return quad_form;
// }

/* columnwise infinity norm */

void csc_col_norm_inf(const OSQPCscMatrix* M, OSQPFloat* E) {
 8002074:	b570      	push	{r4, r5, r6, lr}

  OSQPInt    j, ptr;
  OSQPInt*   Mp = M->p;
 8002076:	e9d0 6401 	ldrd	r6, r4, [r0, #4]
  OSQPInt    Mn = M->n;
  OSQPFloat* Mx = M->x;
 800207a:	6905      	ldr	r5, [r0, #16]
  for(i = 0; i< n; i++) v[i] = val;
 800207c:	2e00      	cmp	r6, #0
 800207e:	dd23      	ble.n	80020c8 <csc_col_norm_inf+0x54>
 8002080:	460b      	mov	r3, r1
 8002082:	00f2      	lsls	r2, r6, #3
 8002084:	2100      	movs	r1, #0
 8002086:	4618      	mov	r0, r3
 8002088:	f005 fb3c 	bl	8007704 <memset>
 800208c:	4603      	mov	r3, r0
 800208e:	4620      	mov	r0, r4
 8002090:	eb04 0486 	add.w	r4, r4, r6, lsl #2
 8002094:	4619      	mov	r1, r3
  // Initialize zero max elements
  vec_set_scalar(E, 0.0, Mn);

  // Compute maximum across columns
  for (j = 0; j < Mn; j++) {
    for (ptr = Mp[j]; ptr < Mp[j + 1]; ptr++) {
 8002096:	6803      	ldr	r3, [r0, #0]
 8002098:	f850 2f04 	ldr.w	r2, [r0, #4]!
 800209c:	4293      	cmp	r3, r2
 800209e:	da0f      	bge.n	80020c0 <csc_col_norm_inf+0x4c>
 80020a0:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 80020a4:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
      E[j] = c_max(c_absval(Mx[ptr]), E[j]);
 80020a8:	ed91 6b00 	vldr	d6, [r1]
 80020ac:	ecb3 7b02 	vldmia	r3!, {d7}
 80020b0:	eeb0 7bc7 	vabs.f64	d7, d7
    for (ptr = Mp[j]; ptr < Mp[j + 1]; ptr++) {
 80020b4:	429a      	cmp	r2, r3
      E[j] = c_max(c_absval(Mx[ptr]), E[j]);
 80020b6:	fe86 6b07 	vmaxnm.f64	d6, d6, d7
 80020ba:	ed81 6b00 	vstr	d6, [r1]
    for (ptr = Mp[j]; ptr < Mp[j + 1]; ptr++) {
 80020be:	d1f5      	bne.n	80020ac <csc_col_norm_inf+0x38>
  for (j = 0; j < Mn; j++) {
 80020c0:	4284      	cmp	r4, r0
 80020c2:	f101 0108 	add.w	r1, r1, #8
 80020c6:	d1e6      	bne.n	8002096 <csc_col_norm_inf+0x22>
    }
  }
}
 80020c8:	bd70      	pop	{r4, r5, r6, pc}
 80020ca:	bf00      	nop

080020cc <csc_row_norm_inf>:

/* rowwise infinity norm */

void csc_row_norm_inf(const OSQPCscMatrix* M, OSQPFloat* E) {
 80020cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  OSQPInt    i, j, ptr;
  OSQPInt*   Mp = M->p;
  OSQPInt*   Mi = M->i;
  OSQPInt    Mn = M->n;
  OSQPInt    Mm = M->m;
 80020d0:	e9d0 2700 	ldrd	r2, r7, [r0]
void csc_row_norm_inf(const OSQPCscMatrix* M, OSQPFloat* E) {
 80020d4:	460c      	mov	r4, r1
  OSQPFloat* Mx = M->x;
 80020d6:	6906      	ldr	r6, [r0, #16]
  for(i = 0; i< n; i++) v[i] = val;
 80020d8:	2a00      	cmp	r2, #0
  OSQPInt*   Mi = M->i;
 80020da:	e9d0 8502 	ldrd	r8, r5, [r0, #8]
  for(i = 0; i< n; i++) v[i] = val;
 80020de:	dd04      	ble.n	80020ea <csc_row_norm_inf+0x1e>
 80020e0:	00d2      	lsls	r2, r2, #3
 80020e2:	2100      	movs	r1, #0
 80020e4:	4620      	mov	r0, r4
 80020e6:	f005 fb0d 	bl	8007704 <memset>

  // Initialize zero max elements
  vec_set_scalar(E, 0.0, Mm);

  // Compute maximum across rows
  for (j = 0; j < Mn; j++) {
 80020ea:	2f00      	cmp	r7, #0
 80020ec:	dd25      	ble.n	800213a <csc_row_norm_inf+0x6e>
 80020ee:	eb08 0e87 	add.w	lr, r8, r7, lsl #2
 80020f2:	46c4      	mov	ip, r8
 80020f4:	1f2f      	subs	r7, r5, #4
 80020f6:	f06f 4840 	mvn.w	r8, #3221225472	@ 0xc0000000
    for (ptr = Mp[j]; ptr < Mp[j + 1]; ptr++) {
 80020fa:	f8dc 0000 	ldr.w	r0, [ip]
 80020fe:	f85c 1f04 	ldr.w	r1, [ip, #4]!
 8002102:	4288      	cmp	r0, r1
 8002104:	da17      	bge.n	8002136 <csc_row_norm_inf+0x6a>
 8002106:	eb00 0208 	add.w	r2, r0, r8
 800210a:	eb07 0181 	add.w	r1, r7, r1, lsl #2
 800210e:	eb06 00c0 	add.w	r0, r6, r0, lsl #3
 8002112:	eb05 0282 	add.w	r2, r5, r2, lsl #2
      i    = Mi[ptr];
      E[i] = c_max(c_absval(Mx[ptr]), E[i]);
 8002116:	f852 3f04 	ldr.w	r3, [r2, #4]!
 800211a:	ecb0 6b02 	vldmia	r0!, {d6}
 800211e:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
    for (ptr = Mp[j]; ptr < Mp[j + 1]; ptr++) {
 8002122:	428a      	cmp	r2, r1
      E[i] = c_max(c_absval(Mx[ptr]), E[i]);
 8002124:	ed93 7b00 	vldr	d7, [r3]
 8002128:	eeb0 6bc6 	vabs.f64	d6, d6
 800212c:	fe87 7b06 	vmaxnm.f64	d7, d7, d6
 8002130:	ed83 7b00 	vstr	d7, [r3]
    for (ptr = Mp[j]; ptr < Mp[j + 1]; ptr++) {
 8002134:	d1ef      	bne.n	8002116 <csc_row_norm_inf+0x4a>
  for (j = 0; j < Mn; j++) {
 8002136:	45e6      	cmp	lr, ip
 8002138:	d1df      	bne.n	80020fa <csc_row_norm_inf+0x2e>
    }
  }
}
 800213a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800213e:	bf00      	nop

08002140 <csc_row_norm_inf_sym_triu>:

/* rowwise infinity norm, only upper triangle specified */

void csc_row_norm_inf_sym_triu(const OSQPCscMatrix* M, OSQPFloat* E) {
 8002140:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}

  OSQPInt   i, j, ptr;
  OSQPInt*   Mp = M->p;
  OSQPInt*   Mi = M->i;
  OSQPInt    Mn = M->n;
  OSQPInt    Mm = M->m;
 8002144:	e9d0 2800 	ldrd	r2, r8, [r0]
void csc_row_norm_inf_sym_triu(const OSQPCscMatrix* M, OSQPFloat* E) {
 8002148:	460c      	mov	r4, r1
  OSQPFloat* Mx = M->x;
 800214a:	6906      	ldr	r6, [r0, #16]
  for(i = 0; i< n; i++) v[i] = val;
 800214c:	2a00      	cmp	r2, #0
  OSQPInt*   Mi = M->i;
 800214e:	e9d0 7502 	ldrd	r7, r5, [r0, #8]
  for(i = 0; i< n; i++) v[i] = val;
 8002152:	dd04      	ble.n	800215e <csc_row_norm_inf_sym_triu+0x1e>
 8002154:	00d2      	lsls	r2, r2, #3
 8002156:	2100      	movs	r1, #0
 8002158:	4620      	mov	r0, r4
 800215a:	f005 fad3 	bl	8007704 <memset>

  // Compute maximum across columns
  // Note that element (i, j) contributes to
  // -> Column j (as expected in any matrices)
  // -> Column i (which is equal to row i for symmetric matrices)
  for (j = 0; j < Mn; j++) {
 800215e:	f1b8 0f00 	cmp.w	r8, #0
 8002162:	dd32      	ble.n	80021ca <csc_row_norm_inf_sym_triu+0x8a>
 8002164:	eb07 0888 	add.w	r8, r7, r8, lsl #2
 8002168:	46a4      	mov	ip, r4
 800216a:	2100      	movs	r1, #0
 800216c:	f06f 4a40 	mvn.w	sl, #3221225472	@ 0xc0000000
 8002170:	f1a5 0904 	sub.w	r9, r5, #4
    for (ptr = Mp[j]; ptr < Mp[j + 1]; ptr++) {
 8002174:	6838      	ldr	r0, [r7, #0]
 8002176:	f857 2f04 	ldr.w	r2, [r7, #4]!
 800217a:	4290      	cmp	r0, r2
 800217c:	da1f      	bge.n	80021be <csc_row_norm_inf_sym_triu+0x7e>
 800217e:	eb00 030a 	add.w	r3, r0, sl
 8002182:	eb09 0e82 	add.w	lr, r9, r2, lsl #2
 8002186:	eb06 00c0 	add.w	r0, r6, r0, lsl #3
 800218a:	eb05 0383 	add.w	r3, r5, r3, lsl #2
      i     = Mi[ptr];
 800218e:	f853 2f04 	ldr.w	r2, [r3, #4]!
      abs_x = c_absval(Mx[ptr]);
 8002192:	ecb0 7b02 	vldmia	r0!, {d7}
      E[j]  = c_max(abs_x, E[j]);
 8002196:	ed9c 6b00 	vldr	d6, [ip]

      if (i != j) {
 800219a:	428a      	cmp	r2, r1
        E[i] = c_max(abs_x, E[i]);
 800219c:	eb04 0bc2 	add.w	fp, r4, r2, lsl #3
      abs_x = c_absval(Mx[ptr]);
 80021a0:	eeb0 7bc7 	vabs.f64	d7, d7
      E[j]  = c_max(abs_x, E[j]);
 80021a4:	fe86 6b07 	vmaxnm.f64	d6, d6, d7
 80021a8:	ed8c 6b00 	vstr	d6, [ip]
      if (i != j) {
 80021ac:	d005      	beq.n	80021ba <csc_row_norm_inf_sym_triu+0x7a>
        E[i] = c_max(abs_x, E[i]);
 80021ae:	ed9b 6b00 	vldr	d6, [fp]
 80021b2:	fe86 6b07 	vmaxnm.f64	d6, d6, d7
 80021b6:	ed8b 6b00 	vstr	d6, [fp]
    for (ptr = Mp[j]; ptr < Mp[j + 1]; ptr++) {
 80021ba:	4573      	cmp	r3, lr
 80021bc:	d1e7      	bne.n	800218e <csc_row_norm_inf_sym_triu+0x4e>
  for (j = 0; j < Mn; j++) {
 80021be:	45b8      	cmp	r8, r7
 80021c0:	f101 0101 	add.w	r1, r1, #1
 80021c4:	f10c 0c08 	add.w	ip, ip, #8
 80021c8:	d1d4      	bne.n	8002174 <csc_row_norm_inf_sym_triu+0x34>
      }
    }
  }
}
 80021ca:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80021ce:	bf00      	nop

080021d0 <EKF_Init>:
    S->numRows = nRows;
    S->numCols = nCols;
    S->pData = pData;
}

void EKF_Init(EKF_Handle_t *ekf, float64_t *initial_guess) {
 80021d0:	b538      	push	{r3, r4, r5, lr}
 80021d2:	460b      	mov	r3, r1
 80021d4:	4604      	mov	r4, r0
    S->numRows = nRows;
 80021d6:	f04f 1204 	mov.w	r2, #262148	@ 0x40004
    
    Mat_Init(&ekf->x, N_STATES, 1, ekf->x_data);
    Mat_Init(&ekf->P, N_STATES, N_STATES, ekf->P_data);
 80021da:	f100 0128 	add.w	r1, r0, #40	@ 0x28
    S->numRows = nRows;
 80021de:	4d2c      	ldr	r5, [pc, #176]	@ (8002290 <EKF_Init+0xc0>)
    // --- STEP 2: Set the actual Values ---
    
    // A. Set Initial State x (Copy from argument)
    // We treat the matrix as a simple array here
    for(int i=0; i<N_STATES; i++) {
        ekf->x_data[i] = initial_guess[i];
 80021e0:	ed93 7b00 	vldr	d7, [r3]
    S->pData = pData;
 80021e4:	e9c0 212a 	strd	r2, r1, [r0, #168]	@ 0xa8
 80021e8:	e9c0 5008 	strd	r5, r0, [r0, #32]
        ekf->x_data[i] = initial_guess[i];
 80021ec:	ed84 7b00 	vstr	d7, [r4]
 80021f0:	ed93 7b02 	vldr	d7, [r3, #8]
    Mat_Init(&ekf->R, N_STATES, N_STATES, ekf->R_data);
 80021f4:	f504 719c 	add.w	r1, r4, #312	@ 0x138
    }

    memset(ekf->P_data, 0, N_STATES * N_STATES * sizeof(float64_t));
 80021f8:	2570      	movs	r5, #112	@ 0x70
    Mat_Init(&ekf->Q, N_STATES, N_STATES, ekf->Q_data);
 80021fa:	30b0      	adds	r0, #176	@ 0xb0
        ekf->x_data[i] = initial_guess[i];
 80021fc:	ed84 7b02 	vstr	d7, [r4, #8]
 8002200:	ed93 7b04 	vldr	d7, [r3, #16]
    S->pData = pData;
 8002204:	e9c4 216e 	strd	r2, r1, [r4, #440]	@ 0x1b8
    Mat_Init(&ekf->F, N_STATES, N_STATES, ekf->F_data);
 8002208:	f504 71e0 	add.w	r1, r4, #448	@ 0x1c0
        ekf->x_data[i] = initial_guess[i];
 800220c:	ed84 7b04 	vstr	d7, [r4, #16]
 8002210:	ed93 7b06 	vldr	d7, [r3, #24]
    S->pData = pData;
 8002214:	e9c4 204c 	strd	r2, r0, [r4, #304]	@ 0x130
    S->numRows = nRows;
 8002218:	e9c4 2190 	strd	r2, r1, [r4, #576]	@ 0x240
        ekf->x_data[i] = initial_guess[i];
 800221c:	ed84 7b06 	vstr	d7, [r4, #24]
    memset(ekf->P_data, 0, N_STATES * N_STATES * sizeof(float64_t));
 8002220:	2100      	movs	r1, #0
 8002222:	462a      	mov	r2, r5
 8002224:	f104 0030 	add.w	r0, r4, #48	@ 0x30
 8002228:	f005 fa6c 	bl	8007704 <memset>

    for (int i = 0; i < N_STATES; i++) {
        ekf->P_data[i * N_STATES + i] = 1.0; 
 800222c:	2000      	movs	r0, #0
 800222e:	4919      	ldr	r1, [pc, #100]	@ (8002294 <EKF_Init+0xc4>)
    }

    // C. Set Q and R (From your config.h constants)
    memset(ekf->Q_data, 0, N_STATES * N_STATES * sizeof(float64_t));
 8002230:	462a      	mov	r2, r5
        ekf->P_data[i * N_STATES + i] = 1.0; 
 8002232:	e9c4 010a 	strd	r0, r1, [r4, #40]	@ 0x28
 8002236:	e9c4 0114 	strd	r0, r1, [r4, #80]	@ 0x50
 800223a:	e9c4 011e 	strd	r0, r1, [r4, #120]	@ 0x78
 800223e:	e9c4 0128 	strd	r0, r1, [r4, #160]	@ 0xa0
    memset(ekf->Q_data, 0, N_STATES * N_STATES * sizeof(float64_t));
 8002242:	2100      	movs	r1, #0
 8002244:	f104 00b8 	add.w	r0, r4, #184	@ 0xb8
 8002248:	f005 fa5c 	bl	8007704 <memset>
    memset(ekf->R_data, 0, N_STATES * N_STATES * sizeof(float64_t));
 800224c:	462a      	mov	r2, r5
 800224e:	2100      	movs	r1, #0
 8002250:	f504 70a0 	add.w	r0, r4, #320	@ 0x140
 8002254:	f005 fa56 	bl	8007704 <memset>

    // Fill diagonals
    for (int i = 0; i < N_STATES; i++) {
        ekf->Q_data[i * N_STATES + i] = Q_EKF_VAL; 
        ekf->R_data[i * N_STATES + i] = R_EKF_VAL; 
 8002258:	2200      	movs	r2, #0
 800225a:	4b0f      	ldr	r3, [pc, #60]	@ (8002298 <EKF_Init+0xc8>)
        ekf->Q_data[i * N_STATES + i] = Q_EKF_VAL; 
 800225c:	a10a      	add	r1, pc, #40	@ (adr r1, 8002288 <EKF_Init+0xb8>)
 800225e:	e9d1 0100 	ldrd	r0, r1, [r1]
        ekf->R_data[i * N_STATES + i] = R_EKF_VAL; 
 8002262:	e9c4 234e 	strd	r2, r3, [r4, #312]	@ 0x138
        ekf->Q_data[i * N_STATES + i] = Q_EKF_VAL; 
 8002266:	e9c4 012c 	strd	r0, r1, [r4, #176]	@ 0xb0
 800226a:	e9c4 0136 	strd	r0, r1, [r4, #216]	@ 0xd8
        ekf->R_data[i * N_STATES + i] = R_EKF_VAL; 
 800226e:	e9c4 2358 	strd	r2, r3, [r4, #352]	@ 0x160
        ekf->Q_data[i * N_STATES + i] = Q_EKF_VAL; 
 8002272:	e9c4 0140 	strd	r0, r1, [r4, #256]	@ 0x100
        ekf->R_data[i * N_STATES + i] = R_EKF_VAL; 
 8002276:	e9c4 2362 	strd	r2, r3, [r4, #392]	@ 0x188
        ekf->Q_data[i * N_STATES + i] = Q_EKF_VAL; 
 800227a:	e9c4 014a 	strd	r0, r1, [r4, #296]	@ 0x128
        ekf->R_data[i * N_STATES + i] = R_EKF_VAL; 
 800227e:	e9c4 236c 	strd	r2, r3, [r4, #432]	@ 0x1b0
    }
}
 8002282:	bd38      	pop	{r3, r4, r5, pc}
 8002284:	f3af 8000 	nop.w
 8002288:	eb1c432d 	.word	0xeb1c432d
 800228c:	3f1a36e2 	.word	0x3f1a36e2
 8002290:	00010004 	.word	0x00010004
 8002294:	3ff00000 	.word	0x3ff00000
 8002298:	40590000 	.word	0x40590000
 800229c:	00000000 	.word	0x00000000

080022a0 <EKF_Predict>:

void EKF_Predict(EKF_Handle_t *ekf, float64_t *u_volts) {
 80022a0:	b530      	push	{r4, r5, lr}
 80022a2:	4604      	mov	r4, r0
 80022a4:	b0e7      	sub	sp, #412	@ 0x19c
    
    Get_Nonlinear_Model(ekf->x_data, u_volts, DT_SECONDS, ekf->x_data);
 80022a6:	4602      	mov	r2, r0
    float64_t f_trans_data[16]; 
    arm_matrix_instance_f64 F_trans;
    Mat_Init(&F_trans, 4, 4, f_trans_data);

    // Temp1 = F * P
    arm_mat_mult_f64(&ekf->F, &ekf->P, &Temp1);
 80022a8:	f504 7510 	add.w	r5, r4, #576	@ 0x240
    Get_Nonlinear_Model(ekf->x_data, u_volts, DT_SECONDS, ekf->x_data);
 80022ac:	ed9f 0b20 	vldr	d0, [pc, #128]	@ 8002330 <EKF_Predict+0x90>
 80022b0:	f000 fbf2 	bl	8002a98 <Get_Nonlinear_Model>
    Get_Jacobian_F(ekf->x_data, DT_SECONDS, ekf->F_data);
 80022b4:	f504 71e0 	add.w	r1, r4, #448	@ 0x1c0
 80022b8:	4620      	mov	r0, r4
 80022ba:	ed9f 0b1d 	vldr	d0, [pc, #116]	@ 8002330 <EKF_Predict+0x90>
 80022be:	f000 fcbb 	bl	8002c38 <Get_Jacobian_F>
    S->numRows = nRows;
 80022c2:	f04f 1304 	mov.w	r3, #262148	@ 0x40004
    arm_mat_mult_f64(&ekf->F, &ekf->P, &Temp1);
 80022c6:	466a      	mov	r2, sp
 80022c8:	f104 01a8 	add.w	r1, r4, #168	@ 0xa8
    S->numRows = nRows;
 80022cc:	9300      	str	r3, [sp, #0]
    arm_mat_mult_f64(&ekf->F, &ekf->P, &Temp1);
 80022ce:	4628      	mov	r0, r5
    S->numRows = nRows;
 80022d0:	9302      	str	r3, [sp, #8]
 80022d2:	9304      	str	r3, [sp, #16]
    S->pData = pData;
 80022d4:	ab46      	add	r3, sp, #280	@ 0x118
 80022d6:	9305      	str	r3, [sp, #20]
 80022d8:	ab06      	add	r3, sp, #24
 80022da:	9301      	str	r3, [sp, #4]
 80022dc:	ab26      	add	r3, sp, #152	@ 0x98
 80022de:	9303      	str	r3, [sp, #12]
    arm_mat_mult_f64(&ekf->F, &ekf->P, &Temp1);
 80022e0:	f7fe faea 	bl	80008b8 <arm_mat_mult_f64>
    // F_trans = F'
    arm_mat_trans_f64(&ekf->F, &F_trans);
 80022e4:	a904      	add	r1, sp, #16
 80022e6:	4628      	mov	r0, r5
 80022e8:	f7fe fb7e 	bl	80009e8 <arm_mat_trans_f64>
    // Temp2 = Temp1 * F'
    arm_mat_mult_f64(&Temp1, &F_trans, &Temp2);
 80022ec:	aa02      	add	r2, sp, #8
 80022ee:	a904      	add	r1, sp, #16
 80022f0:	4668      	mov	r0, sp
 80022f2:	f7fe fae1 	bl	80008b8 <arm_mat_mult_f64>
    uint32_t numSamples = pSrcA->numRows * pSrcA->numCols;
 80022f6:	f8bd 0008 	ldrh.w	r0, [sp, #8]
 80022fa:	f8bd 300a 	ldrh.w	r3, [sp, #10]
 80022fe:	fb03 f000 	mul.w	r0, r3, r0
    for (uint32_t i = 0; i < numSamples; i++) {
 8002302:	b180      	cbz	r0, 8002326 <EKF_Predict+0x86>
 8002304:	9b03      	ldr	r3, [sp, #12]
 8002306:	f8d4 1134 	ldr.w	r1, [r4, #308]	@ 0x134
 800230a:	f8d4 20ac 	ldr.w	r2, [r4, #172]	@ 0xac
 800230e:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
        pDst->pData[i] = pSrcA->pData[i] + pSrcB->pData[i];
 8002312:	ecb3 7b02 	vldmia	r3!, {d7}
 8002316:	ecb1 6b02 	vldmia	r1!, {d6}
    for (uint32_t i = 0; i < numSamples; i++) {
 800231a:	4283      	cmp	r3, r0
        pDst->pData[i] = pSrcA->pData[i] + pSrcB->pData[i];
 800231c:	ee37 7b06 	vadd.f64	d7, d7, d6
 8002320:	eca2 7b02 	vstmia	r2!, {d7}
    for (uint32_t i = 0; i < numSamples; i++) {
 8002324:	d1f5      	bne.n	8002312 <EKF_Predict+0x72>
    // P = Temp2 + Q
    arm_mat_add_f64(&Temp2, &ekf->Q, &ekf->P);
}
 8002326:	b067      	add	sp, #412	@ 0x19c
 8002328:	bd30      	pop	{r4, r5, pc}
 800232a:	bf00      	nop
 800232c:	f3af 8000 	nop.w
 8002330:	bc6a7efa 	.word	0xbc6a7efa
 8002334:	3f689374 	.word	0x3f689374

08002338 <EKF_Update>:

void EKF_Update(EKF_Handle_t *ekf, float64_t *z_meas) {
 8002338:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800233c:	f5ad 7d1e 	sub.w	sp, sp, #632	@ 0x278
 8002340:	460f      	mov	r7, r1
    S->numRows = nRows;
 8002342:	f04f 1804 	mov.w	r8, #262148	@ 0x40004
void EKF_Update(EKF_Handle_t *ekf, float64_t *z_meas) {
 8002346:	4605      	mov	r5, r0
    S->pData = pData;
 8002348:	f10d 0c58 	add.w	ip, sp, #88	@ 0x58
 800234c:	ab1e      	add	r3, sp, #120	@ 0x78
    float64_t z_data[4]; 
    arm_matrix_instance_f64 z;
    Mat_Init(&z, 4, 1, z_data);
    
    // Copy input array to matrix data
    memcpy(z_data, z_meas, 4 * sizeof(float64_t));
 800234e:	6808      	ldr	r0, [r1, #0]
    S->numRows = nRows;
 8002350:	ac02      	add	r4, sp, #8
    memcpy(z_data, z_meas, 4 * sizeof(float64_t));
 8002352:	68ba      	ldr	r2, [r7, #8]
 8002354:	4666      	mov	r6, ip
 8002356:	6849      	ldr	r1, [r1, #4]
    S->numRows = nRows;
 8002358:	f8df e0dc 	ldr.w	lr, [pc, #220]	@ 8002438 <EKF_Update+0x100>
    S->pData = pData;
 800235c:	e9cd 8300 	strd	r8, r3, [sp]
    memcpy(z_data, z_meas, 4 * sizeof(float64_t));
 8002360:	68fb      	ldr	r3, [r7, #12]
    S->numRows = nRows;
 8002362:	f8c4 e000 	str.w	lr, [r4]
    memcpy(z_data, z_meas, 4 * sizeof(float64_t));
 8002366:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002368:	6938      	ldr	r0, [r7, #16]
 800236a:	6979      	ldr	r1, [r7, #20]
 800236c:	69ba      	ldr	r2, [r7, #24]
 800236e:	69fb      	ldr	r3, [r7, #28]

    // Calculate y = z - x
    // Reuse TempVec for y
    arm_matrix_instance_f64 y = TempVec; 
 8002370:	af06      	add	r7, sp, #24
    memcpy(z_data, z_meas, 4 * sizeof(float64_t));
 8002372:	c60f      	stmia	r6!, {r0, r1, r2, r3}
    S->pData = pData;
 8002374:	ab0e      	add	r3, sp, #56	@ 0x38
    arm_mat_sub_f64(&z, &ekf->x, &y);
 8002376:	463a      	mov	r2, r7
    S->pData = pData;
 8002378:	6063      	str	r3, [r4, #4]
    arm_matrix_instance_f64 y = TempVec; 
 800237a:	e894 0003 	ldmia.w	r4, {r0, r1}
    S->pData = pData;
 800237e:	e9cd ec04 	strd	lr, ip, [sp, #16]
    arm_matrix_instance_f64 y = TempVec; 
 8002382:	e887 0003 	stmia.w	r7, {r0, r1}
    arm_mat_sub_f64(&z, &ekf->x, &y);
 8002386:	a804      	add	r0, sp, #16
 8002388:	f105 0120 	add.w	r1, r5, #32
 800238c:	f7fe fb10 	bl	80009b0 <arm_mat_sub_f64>
    uint32_t numSamples = pSrcA->numRows * pSrcA->numCols;
 8002390:	f8b5 00a8 	ldrh.w	r0, [r5, #168]	@ 0xa8
 8002394:	f8b5 30aa 	ldrh.w	r3, [r5, #170]	@ 0xaa
    S->pData = pData;
 8002398:	aa3e      	add	r2, sp, #248	@ 0xf8
    S->numRows = nRows;
 800239a:	f8cd 8020 	str.w	r8, [sp, #32]
    uint32_t numSamples = pSrcA->numRows * pSrcA->numCols;
 800239e:	fb03 f000 	mul.w	r0, r3, r0
    S->pData = pData;
 80023a2:	9209      	str	r2, [sp, #36]	@ 0x24
    for (uint32_t i = 0; i < numSamples; i++) {
 80023a4:	b178      	cbz	r0, 80023c6 <EKF_Update+0x8e>
 80023a6:	f8d5 30ac 	ldr.w	r3, [r5, #172]	@ 0xac
 80023aa:	f8d5 11bc 	ldr.w	r1, [r5, #444]	@ 0x1bc
 80023ae:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
        pDst->pData[i] = pSrcA->pData[i] + pSrcB->pData[i];
 80023b2:	ecb3 7b02 	vldmia	r3!, {d7}
 80023b6:	ecb1 6b02 	vldmia	r1!, {d6}
    for (uint32_t i = 0; i < numSamples; i++) {
 80023ba:	4283      	cmp	r3, r0
        pDst->pData[i] = pSrcA->pData[i] + pSrcB->pData[i];
 80023bc:	ee37 7b06 	vadd.f64	d7, d7, d6
 80023c0:	eca2 7b02 	vstmia	r2!, {d7}
    for (uint32_t i = 0; i < numSamples; i++) {
 80023c4:	d1f5      	bne.n	80023b2 <EKF_Update+0x7a>
    S->numRows = nRows;
 80023c6:	f04f 1604 	mov.w	r6, #262148	@ 0x40004
    S->pData = pData;
 80023ca:	ab5e      	add	r3, sp, #376	@ 0x178
    float64_t s_inv_data[16]; 
    arm_matrix_instance_f64 S_inv;
    Mat_Init(&S_inv, 4, 4, s_inv_data);
    
    // Invert S
    arm_mat_inverse_f64(&S, &S_inv); // Note: Check for singularity return in real code!
 80023cc:	a90a      	add	r1, sp, #40	@ 0x28
 80023ce:	a808      	add	r0, sp, #32
    S->numRows = nRows;
 80023d0:	960a      	str	r6, [sp, #40]	@ 0x28
    S->pData = pData;
 80023d2:	930b      	str	r3, [sp, #44]	@ 0x2c
    arm_mat_inverse_f64(&S, &S_inv); // Note: Check for singularity return in real code!
 80023d4:	f7fe f8f8 	bl	80005c8 <arm_mat_inverse_f64>
    S->numRows = nRows;
 80023d8:	960c      	str	r6, [sp, #48]	@ 0x30
    // Calculate K (We store K in the struct directly if defined there, or temp)
    float64_t k_data[16]; 
    arm_matrix_instance_f64 K;
    Mat_Init(&K, 4, 4, k_data);
    
    arm_mat_mult_f64(&ekf->P, &S_inv, &K);
 80023da:	f105 06a8 	add.w	r6, r5, #168	@ 0xa8
    S->pData = pData;
 80023de:	ab7e      	add	r3, sp, #504	@ 0x1f8
    arm_mat_mult_f64(&ekf->P, &S_inv, &K);
 80023e0:	a90a      	add	r1, sp, #40	@ 0x28
 80023e2:	aa0c      	add	r2, sp, #48	@ 0x30
 80023e4:	4630      	mov	r0, r6
    S->pData = pData;
 80023e6:	930d      	str	r3, [sp, #52]	@ 0x34
    arm_mat_mult_f64(&ekf->P, &S_inv, &K);
 80023e8:	f7fe fa66 	bl	80008b8 <arm_mat_mult_f64>


    // --- STEP 4: UPDATE STATE x = x + Ky ---
    
    // TempVec = K * y
    arm_mat_mult_f64(&K, &y, &TempVec);
 80023ec:	4639      	mov	r1, r7
 80023ee:	4622      	mov	r2, r4
 80023f0:	a80c      	add	r0, sp, #48	@ 0x30
 80023f2:	f7fe fa61 	bl	80008b8 <arm_mat_mult_f64>
    uint32_t numSamples = pSrcA->numRows * pSrcA->numCols;
 80023f6:	8c29      	ldrh	r1, [r5, #32]
 80023f8:	8c6b      	ldrh	r3, [r5, #34]	@ 0x22
 80023fa:	fb03 f101 	mul.w	r1, r3, r1
    for (uint32_t i = 0; i < numSamples; i++) {
 80023fe:	b169      	cbz	r1, 800241c <EKF_Update+0xe4>
 8002400:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8002402:	6862      	ldr	r2, [r4, #4]
 8002404:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
        pDst->pData[i] = pSrcA->pData[i] + pSrcB->pData[i];
 8002408:	ed93 7b00 	vldr	d7, [r3]
 800240c:	ecb2 6b02 	vldmia	r2!, {d6}
 8002410:	ee37 7b06 	vadd.f64	d7, d7, d6
 8002414:	eca3 7b02 	vstmia	r3!, {d7}
    for (uint32_t i = 0; i < numSamples; i++) {
 8002418:	428b      	cmp	r3, r1
 800241a:	d1f5      	bne.n	8002408 <EKF_Update+0xd0>

    // --- STEP 5: UPDATE COVARIANCE P = (I - KH)P ---
    // numerically more stable: P = P - KP since H is identity
    
    // Temp1 = K * P
    arm_mat_mult_f64(&K, &ekf->P, &Temp1);
 800241c:	466a      	mov	r2, sp
 800241e:	4631      	mov	r1, r6
 8002420:	a80c      	add	r0, sp, #48	@ 0x30
 8002422:	f7fe fa49 	bl	80008b8 <arm_mat_mult_f64>
    
    // P = P - Temp1
    arm_mat_sub_f64(&ekf->P, &Temp1, &ekf->P);
 8002426:	4632      	mov	r2, r6
 8002428:	4669      	mov	r1, sp
 800242a:	4630      	mov	r0, r6
 800242c:	f7fe fac0 	bl	80009b0 <arm_mat_sub_f64>
}
 8002430:	f50d 7d1e 	add.w	sp, sp, #632	@ 0x278
 8002434:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002438:	00010004 	.word	0x00010004

0800243c <_osqp_error>:
  /* Don't print anything if there was no error */
  if (error_code != OSQP_NO_ERROR)
    c_print("ERROR in %s: %s\n", function_name, OSQP_ERROR_MESSAGE[error_code-1]);

  return (OSQPInt)error_code;
}
 800243c:	4770      	bx	lr
 800243e:	bf00      	nop

08002440 <update_KKT_P>:
                  OSQPCscMatrix* P,
                  const OSQPInt* Px_new_idx,
                  OSQPInt        P_new_n,
                  OSQPInt*       PtoKKT,
                  OSQPFloat      param1,
                  OSQPInt        format) {
 8002440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  OSQPInt j, Pidx, Kidx, row, offset, doall;

  if(P_new_n <= 0){return;}
 8002444:	2b00      	cmp	r3, #0
                  OSQPInt        format) {
 8002446:	b083      	sub	sp, #12
 8002448:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
  if(P_new_n <= 0){return;}
 800244a:	dd33      	ble.n	80024b4 <update_KKT_P+0x74>
  offset = format == 0 ? 1 : 0;

  for (j = 0; j < P_new_n; j++) {
    Pidx = doall ? j : Px_new_idx[j];
    Kidx = PtoKKT[Pidx];
    KKT->x[Kidx] = P->x[Pidx];
 800244c:	f8d0 8010 	ldr.w	r8, [r0, #16]
  offset = format == 0 ? 1 : 0;
 8002450:	980d      	ldr	r0, [sp, #52]	@ 0x34

    //is the corresonding column nonempty with
    //the current element on the diagonal (i.e. row==col)?
    row  = P->i[Pidx];
    if((P->p[row] < P->p[row+1]) && ((P->p[row+offset] - offset) == Pidx)){
 8002452:	688c      	ldr	r4, [r1, #8]
  offset = format == 0 ? 1 : 0;
 8002454:	fab0 fc80 	clz	ip, r0
    row  = P->i[Pidx];
 8002458:	e9d1 7603 	ldrd	r7, r6, [r1, #12]
  offset = format == 0 ? 1 : 0;
 800245c:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
  for (j = 0; j < P_new_n; j++) {
 8002460:	b35a      	cbz	r2, 80024ba <update_KKT_P+0x7a>
 8002462:	3a04      	subs	r2, #4
 8002464:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8002468:	9301      	str	r3, [sp, #4]
    Pidx = doall ? j : Px_new_idx[j];
 800246a:	f852 0f04 	ldr.w	r0, [r2, #4]!
    row  = P->i[Pidx];
 800246e:	f857 1020 	ldr.w	r1, [r7, r0, lsl #2]
    KKT->x[Kidx] = P->x[Pidx];
 8002472:	eb06 0ec0 	add.w	lr, r6, r0, lsl #3
 8002476:	f855 3020 	ldr.w	r3, [r5, r0, lsl #2]
    if((P->p[row] < P->p[row+1]) && ((P->p[row+offset] - offset) == Pidx)){
 800247a:	eb04 0a81 	add.w	sl, r4, r1, lsl #2
 800247e:	f854 b021 	ldr.w	fp, [r4, r1, lsl #2]
 8002482:	eb0c 0901 	add.w	r9, ip, r1
 8002486:	f8da 1004 	ldr.w	r1, [sl, #4]
    KKT->x[Kidx] = P->x[Pidx];
 800248a:	ed9e 7b00 	vldr	d7, [lr]
    if((P->p[row] < P->p[row+1]) && ((P->p[row+offset] - offset) == Pidx)){
 800248e:	458b      	cmp	fp, r1
    KKT->x[Kidx] = P->x[Pidx];
 8002490:	eb08 0ec3 	add.w	lr, r8, r3, lsl #3
 8002494:	ed8e 7b00 	vstr	d7, [lr]
    if((P->p[row] < P->p[row+1]) && ((P->p[row+offset] - offset) == Pidx)){
 8002498:	da09      	bge.n	80024ae <update_KKT_P+0x6e>
 800249a:	f854 1029 	ldr.w	r1, [r4, r9, lsl #2]
 800249e:	eba1 010c 	sub.w	r1, r1, ip
 80024a2:	4281      	cmp	r1, r0
 80024a4:	d103      	bne.n	80024ae <update_KKT_P+0x6e>
      KKT->x[Kidx] += param1;
 80024a6:	ee37 7b00 	vadd.f64	d7, d7, d0
 80024aa:	ed8e 7b00 	vstr	d7, [lr]
  for (j = 0; j < P_new_n; j++) {
 80024ae:	9b01      	ldr	r3, [sp, #4]
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d1da      	bne.n	800246a <update_KKT_P+0x2a>
    }
  }
  return;
}
 80024b4:	b003      	add	sp, #12
 80024b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80024ba:	3d04      	subs	r5, #4
 80024bc:	3f04      	subs	r7, #4
 80024be:	eb05 0a83 	add.w	sl, r5, r3, lsl #2
    row  = P->i[Pidx];
 80024c2:	f857 0f04 	ldr.w	r0, [r7, #4]!
    KKT->x[Kidx] = P->x[Pidx];
 80024c6:	f855 1f04 	ldr.w	r1, [r5, #4]!
    if((P->p[row] < P->p[row+1]) && ((P->p[row+offset] - offset) == Pidx)){
 80024ca:	eb04 0e80 	add.w	lr, r4, r0, lsl #2
 80024ce:	eb0c 0900 	add.w	r9, ip, r0
 80024d2:	f854 0020 	ldr.w	r0, [r4, r0, lsl #2]
    KKT->x[Kidx] = P->x[Pidx];
 80024d6:	eb08 01c1 	add.w	r1, r8, r1, lsl #3
    if((P->p[row] < P->p[row+1]) && ((P->p[row+offset] - offset) == Pidx)){
 80024da:	f8de 3004 	ldr.w	r3, [lr, #4]
    KKT->x[Kidx] = P->x[Pidx];
 80024de:	ecb6 7b02 	vldmia	r6!, {d7}
    if((P->p[row] < P->p[row+1]) && ((P->p[row+offset] - offset) == Pidx)){
 80024e2:	4283      	cmp	r3, r0
    KKT->x[Kidx] = P->x[Pidx];
 80024e4:	ed81 7b00 	vstr	d7, [r1]
    if((P->p[row] < P->p[row+1]) && ((P->p[row+offset] - offset) == Pidx)){
 80024e8:	dd09      	ble.n	80024fe <update_KKT_P+0xbe>
 80024ea:	f854 3029 	ldr.w	r3, [r4, r9, lsl #2]
 80024ee:	eba3 030c 	sub.w	r3, r3, ip
 80024f2:	429a      	cmp	r2, r3
 80024f4:	d103      	bne.n	80024fe <update_KKT_P+0xbe>
      KKT->x[Kidx] += param1;
 80024f6:	ee30 7b07 	vadd.f64	d7, d0, d7
 80024fa:	ed81 7b00 	vstr	d7, [r1]
  for (j = 0; j < P_new_n; j++) {
 80024fe:	45aa      	cmp	sl, r5
 8002500:	f102 0201 	add.w	r2, r2, #1
 8002504:	d1dd      	bne.n	80024c2 <update_KKT_P+0x82>
}
 8002506:	b003      	add	sp, #12
 8002508:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800250c <update_KKT_A>:
                  OSQPInt        A_new_n,
                  OSQPInt*       AtoKKT) {

  OSQPInt j, Aidx, Kidx, doall;

  if(A_new_n <= 0){return;}
 800250c:	2b00      	cmp	r3, #0
                  OSQPInt*       AtoKKT) {
 800250e:	b470      	push	{r4, r5, r6}
 8002510:	9e03      	ldr	r6, [sp, #12]
  if(A_new_n <= 0){return;}
 8002512:	dd13      	ble.n	800253c <update_KKT_A+0x30>

  // Update elements of KKT using A
  for (j = 0; j < A_new_n; j++) {
    Aidx = doall ? j : Ax_new_idx[j];
    Kidx = AtoKKT[Aidx];
    KKT->x[Kidx] = A->x[Aidx];
 8002514:	690c      	ldr	r4, [r1, #16]
 8002516:	6905      	ldr	r5, [r0, #16]
 8002518:	b192      	cbz	r2, 8002540 <update_KKT_A+0x34>
 800251a:	3a04      	subs	r2, #4
 800251c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    Kidx = AtoKKT[Aidx];
 8002520:	f852 1f04 	ldr.w	r1, [r2, #4]!
    KKT->x[Kidx] = A->x[Aidx];
 8002524:	eb04 00c1 	add.w	r0, r4, r1, lsl #3
 8002528:	f856 1021 	ldr.w	r1, [r6, r1, lsl #2]
  for (j = 0; j < A_new_n; j++) {
 800252c:	429a      	cmp	r2, r3
    KKT->x[Kidx] = A->x[Aidx];
 800252e:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 8002532:	ed90 7b00 	vldr	d7, [r0]
 8002536:	ed81 7b00 	vstr	d7, [r1]
  for (j = 0; j < A_new_n; j++) {
 800253a:	d1f1      	bne.n	8002520 <update_KKT_A+0x14>
  }
  return;
}
 800253c:	bc70      	pop	{r4, r5, r6}
 800253e:	4770      	bx	lr
 8002540:	1f31      	subs	r1, r6, #4
 8002542:	eb01 0383 	add.w	r3, r1, r3, lsl #2
    KKT->x[Kidx] = A->x[Aidx];
 8002546:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800254a:	ecb4 7b02 	vldmia	r4!, {d7}
 800254e:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
  for (j = 0; j < A_new_n; j++) {
 8002552:	4299      	cmp	r1, r3
    KKT->x[Kidx] = A->x[Aidx];
 8002554:	ed82 7b00 	vstr	d7, [r2]
  for (j = 0; j < A_new_n; j++) {
 8002558:	d1f5      	bne.n	8002546 <update_KKT_A+0x3a>
}
 800255a:	bc70      	pop	{r4, r5, r6}
 800255c:	4770      	bx	lr
 800255e:	bf00      	nop

08002560 <update_KKT_param2>:
                       OSQPInt*       param2toKKT,
                       OSQPInt        m) {
  OSQPInt i; // Iterations

  // Update elements of KKT using param2
  if (param2) {
 8002560:	b1a9      	cbz	r1, 800258e <update_KKT_param2+0x2e>
    for (i = 0; i < m; i++) {
 8002562:	2b00      	cmp	r3, #0
 8002564:	dd24      	ble.n	80025b0 <update_KKT_param2+0x50>
 8002566:	3a04      	subs	r2, #4
 8002568:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
                       OSQPInt        m) {
 800256c:	b410      	push	{r4}
      KKT->x[param2toKKT[i]] = -param2[i];
 800256e:	6904      	ldr	r4, [r0, #16]
 8002570:	f852 0f04 	ldr.w	r0, [r2, #4]!
 8002574:	ecb1 7b02 	vldmia	r1!, {d7}
 8002578:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
 800257c:	eeb1 7b47 	vneg.f64	d7, d7
    for (i = 0; i < m; i++) {
 8002580:	428b      	cmp	r3, r1
      KKT->x[param2toKKT[i]] = -param2[i];
 8002582:	ed80 7b00 	vstr	d7, [r0]
    for (i = 0; i < m; i++) {
 8002586:	d1f3      	bne.n	8002570 <update_KKT_param2+0x10>
  else {
    for (i = 0; i < m; i++) {
      KKT->x[param2toKKT[i]] = -param2_sc;
    }
  }
}
 8002588:	f85d 4b04 	ldr.w	r4, [sp], #4
 800258c:	4770      	bx	lr
    for (i = 0; i < m; i++) {
 800258e:	2b00      	cmp	r3, #0
 8002590:	dd0f      	ble.n	80025b2 <update_KKT_param2+0x52>
 8002592:	3a04      	subs	r2, #4
      KKT->x[param2toKKT[i]] = -param2_sc;
 8002594:	eeb1 0b40 	vneg.f64	d0, d0
 8002598:	6900      	ldr	r0, [r0, #16]
 800259a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800259e:	f852 1f04 	ldr.w	r1, [r2, #4]!
 80025a2:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
    for (i = 0; i < m; i++) {
 80025a6:	4293      	cmp	r3, r2
      KKT->x[param2toKKT[i]] = -param2_sc;
 80025a8:	ed81 0b00 	vstr	d0, [r1]
    for (i = 0; i < m; i++) {
 80025ac:	d1f7      	bne.n	800259e <update_KKT_param2+0x3e>
 80025ae:	4770      	bx	lr
 80025b0:	4770      	bx	lr
 80025b2:	4770      	bx	lr

080025b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80025b4:	b530      	push	{r4, r5, lr}
 80025b6:	b09f      	sub	sp, #124	@ 0x7c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80025b8:	224c      	movs	r2, #76	@ 0x4c
 80025ba:	2100      	movs	r1, #0
 80025bc:	a80a      	add	r0, sp, #40	@ 0x28
 80025be:	f005 f8a1 	bl	8007704 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80025c2:	2220      	movs	r2, #32
 80025c4:	2100      	movs	r1, #0
 80025c6:	a802      	add	r0, sp, #8
 80025c8:	f005 f89c 	bl	8007704 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80025cc:	2002      	movs	r0, #2
 80025ce:	f002 fb85 	bl	8004cdc <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80025d2:	4b1d      	ldr	r3, [pc, #116]	@ (8002648 <SystemClock_Config+0x94>)
 80025d4:	2100      	movs	r1, #0
 80025d6:	4a1d      	ldr	r2, [pc, #116]	@ (800264c <SystemClock_Config+0x98>)
 80025d8:	9101      	str	r1, [sp, #4]
 80025da:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80025dc:	f021 0101 	bic.w	r1, r1, #1
 80025e0:	62d9      	str	r1, [r3, #44]	@ 0x2c
 80025e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025e4:	f003 0301 	and.w	r3, r3, #1
 80025e8:	9301      	str	r3, [sp, #4]
 80025ea:	6993      	ldr	r3, [r2, #24]
 80025ec:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80025f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025f4:	6193      	str	r3, [r2, #24]
 80025f6:	6993      	ldr	r3, [r2, #24]
 80025f8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80025fc:	9301      	str	r3, [sp, #4]
 80025fe:	9b01      	ldr	r3, [sp, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002600:	6993      	ldr	r3, [r2, #24]
 8002602:	049b      	lsls	r3, r3, #18
 8002604:	d5fc      	bpl.n	8002600 <SystemClock_Config+0x4c>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002606:	2302      	movs	r3, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8002608:	2501      	movs	r5, #1
 800260a:	2440      	movs	r4, #64	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800260c:	a80a      	add	r0, sp, #40	@ 0x28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800260e:	930a      	str	r3, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002610:	2300      	movs	r3, #0
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8002612:	e9cd 540d 	strd	r5, r4, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002616:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002618:	f002 fbf6 	bl	8004e08 <HAL_RCC_OscConfig>
 800261c:	4603      	mov	r3, r0
 800261e:	b108      	cbz	r0, 8002624 <SystemClock_Config+0x70>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002620:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002622:	e7fe      	b.n	8002622 <SystemClock_Config+0x6e>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002624:	223f      	movs	r2, #63	@ 0x3f
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002626:	4629      	mov	r1, r5
 8002628:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800262a:	e9cd 2302 	strd	r2, r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800262e:	e9cd 3304 	strd	r3, r3, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8002632:	e9cd 3406 	strd	r3, r4, [sp, #24]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8002636:	e9cd 3308 	strd	r3, r3, [sp, #32]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800263a:	f002 ff65 	bl	8005508 <HAL_RCC_ClockConfig>
 800263e:	b108      	cbz	r0, 8002644 <SystemClock_Config+0x90>
 8002640:	b672      	cpsid	i
  while (1)
 8002642:	e7fe      	b.n	8002642 <SystemClock_Config+0x8e>
}
 8002644:	b01f      	add	sp, #124	@ 0x7c
 8002646:	bd30      	pop	{r4, r5, pc}
 8002648:	58000400 	.word	0x58000400
 800264c:	58024800 	.word	0x58024800

08002650 <main>:
{
 8002650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8002654:	2400      	movs	r4, #0
{
 8002656:	ed2d 8b04 	vpush	{d8-d9}
 800265a:	b097      	sub	sp, #92	@ 0x5c
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800265c:	e9cd 440e 	strd	r4, r4, [sp, #56]	@ 0x38
 8002660:	e9cd 4410 	strd	r4, r4, [sp, #64]	@ 0x40
  HAL_MPU_Disable();
 8002664:	f002 f99c 	bl	80049a0 <HAL_MPU_Disable>
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8002668:	2101      	movs	r1, #1
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800266a:	f248 721f 	movw	r2, #34591	@ 0x871f
 800266e:	f240 1301 	movw	r3, #257	@ 0x101
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8002672:	a80e      	add	r0, sp, #56	@ 0x38
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8002674:	f8ad 1038 	strh.w	r1, [sp, #56]	@ 0x38
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8002678:	9311      	str	r3, [sp, #68]	@ 0x44
 800267a:	e9cd 420f 	strd	r4, r2, [sp, #60]	@ 0x3c
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800267e:	f002 f9ad 	bl	80049dc <HAL_MPU_ConfigRegion>
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8002682:	2004      	movs	r0, #4
 8002684:	f002 f99a 	bl	80049bc <HAL_MPU_Enable>
  HAL_Init();
 8002688:	f002 f8de 	bl	8004848 <HAL_Init>
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // Enable Trace
 800268c:	49c2      	ldr	r1, [pc, #776]	@ (8002998 <main+0x348>)
    DWT->CYCCNT = 0;                                // Reset counter
 800268e:	4bc3      	ldr	r3, [pc, #780]	@ (800299c <main+0x34c>)
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // Enable Trace
 8002690:	f8d1 20fc 	ldr.w	r2, [r1, #252]	@ 0xfc
 8002694:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8002698:	f8c1 20fc 	str.w	r2, [r1, #252]	@ 0xfc
    DWT->CYCCNT = 0;                                // Reset counter
 800269c:	605c      	str	r4, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;           // Enable cycle counter
 800269e:	681a      	ldr	r2, [r3, #0]
 80026a0:	f042 0201 	orr.w	r2, r2, #1
 80026a4:	601a      	str	r2, [r3, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80026a6:	694b      	ldr	r3, [r1, #20]
 80026a8:	f413 3380 	ands.w	r3, r3, #65536	@ 0x10000
 80026ac:	d124      	bne.n	80026f8 <main+0xa8>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 80026ae:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80026b2:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 80026b6:	f8d1 5080 	ldr.w	r5, [r1, #128]	@ 0x80
                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80026ba:	f643 76e0 	movw	r6, #16352	@ 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80026be:	f3c5 344e 	ubfx	r4, r5, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80026c2:	f3c5 05c9 	ubfx	r5, r5, #3, #10
 80026c6:	0164      	lsls	r4, r4, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80026c8:	ea04 0006 	and.w	r0, r4, r6
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80026cc:	462b      	mov	r3, r5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80026ce:	ea40 7283 	orr.w	r2, r0, r3, lsl #30
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80026d2:	3b01      	subs	r3, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80026d4:	f8c1 2260 	str.w	r2, [r1, #608]	@ 0x260
      } while (ways-- != 0U);
 80026d8:	1c5a      	adds	r2, r3, #1
 80026da:	d1f8      	bne.n	80026ce <main+0x7e>
    } while(sets-- != 0U);
 80026dc:	3c20      	subs	r4, #32
 80026de:	f114 0f20 	cmn.w	r4, #32
 80026e2:	d1f1      	bne.n	80026c8 <main+0x78>
 80026e4:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80026e8:	694b      	ldr	r3, [r1, #20]
 80026ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026ee:	614b      	str	r3, [r1, #20]
 80026f0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80026f4:	f3bf 8f6f 	isb	sy
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80026f8:	4aa7      	ldr	r2, [pc, #668]	@ (8002998 <main+0x348>)
 80026fa:	6953      	ldr	r3, [r2, #20]
 80026fc:	f413 3300 	ands.w	r3, r3, #131072	@ 0x20000
 8002700:	d111      	bne.n	8002726 <main+0xd6>
  __ASM volatile ("dsb 0xF":::"memory");
 8002702:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002706:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800270a:	f8c2 3250 	str.w	r3, [r2, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800270e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002712:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8002716:	6953      	ldr	r3, [r2, #20]
 8002718:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800271c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800271e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002722:	f3bf 8f6f 	isb	sy
  SystemClock_Config();
 8002726:	f7ff ff45 	bl	80025b4 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800272a:	2400      	movs	r4, #0
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800272c:	4b9c      	ldr	r3, [pc, #624]	@ (80029a0 <main+0x350>)
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800272e:	f244 0181 	movw	r1, #16513	@ 0x4081
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002732:	9412      	str	r4, [sp, #72]	@ 0x48
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002734:	489b      	ldr	r0, [pc, #620]	@ (80029a4 <main+0x354>)
  huart3.Instance = USART3;
 8002736:	4d9c      	ldr	r5, [pc, #624]	@ (80029a8 <main+0x358>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002738:	e9cd 440e 	strd	r4, r4, [sp, #56]	@ 0x38
 800273c:	e9cd 4410 	strd	r4, r4, [sp, #64]	@ 0x40
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002740:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8002744:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002748:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800274c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8002750:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8002754:	9202      	str	r2, [sp, #8]
 8002756:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002758:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800275c:	f042 0202 	orr.w	r2, r2, #2
 8002760:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8002764:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8002768:	f002 0202 	and.w	r2, r2, #2
 800276c:	9203      	str	r2, [sp, #12]
 800276e:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002770:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8002774:	f042 0208 	orr.w	r2, r2, #8
 8002778:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800277c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8002780:	f002 0208 	and.w	r2, r2, #8
 8002784:	9204      	str	r2, [sp, #16]
 8002786:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002788:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800278c:	f042 0201 	orr.w	r2, r2, #1
 8002790:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002794:	4622      	mov	r2, r4
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002796:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800279a:	f003 0301 	and.w	r3, r3, #1
 800279e:	9305      	str	r3, [sp, #20]
 80027a0:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80027a2:	f002 fa8d 	bl	8004cc0 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_7|GPIO_PIN_14;
 80027a6:	f244 0281 	movw	r2, #16513	@ 0x4081
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027aa:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027ac:	487d      	ldr	r0, [pc, #500]	@ (80029a4 <main+0x354>)
 80027ae:	a90e      	add	r1, sp, #56	@ 0x38
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_7|GPIO_PIN_14;
 80027b0:	920e      	str	r2, [sp, #56]	@ 0x38
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027b2:	9411      	str	r4, [sp, #68]	@ 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027b4:	e9cd 340f 	strd	r3, r4, [sp, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027b8:	f002 f940 	bl	8004a3c <HAL_GPIO_Init>
  huart3.Init.BaudRate = 921600;
 80027bc:	f44f 2361 	mov.w	r3, #921600	@ 0xe1000
  huart3.Instance = USART3;
 80027c0:	4a7a      	ldr	r2, [pc, #488]	@ (80029ac <main+0x35c>)
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80027c2:	4628      	mov	r0, r5
  huart3.Init.BaudRate = 921600;
 80027c4:	606b      	str	r3, [r5, #4]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80027c6:	230c      	movs	r3, #12
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80027c8:	60ac      	str	r4, [r5, #8]
  huart3.Instance = USART3;
 80027ca:	602a      	str	r2, [r5, #0]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80027cc:	60ec      	str	r4, [r5, #12]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80027ce:	62ac      	str	r4, [r5, #40]	@ 0x28
  huart3.Init.Mode = UART_MODE_TX_RX;
 80027d0:	e9c5 4304 	strd	r4, r3, [r5, #16]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80027d4:	e9c5 4406 	strd	r4, r4, [r5, #24]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80027d8:	e9c5 4408 	strd	r4, r4, [r5, #32]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80027dc:	f004 febc 	bl	8007558 <HAL_UART_Init>
 80027e0:	b108      	cbz	r0, 80027e6 <main+0x196>
  __ASM volatile ("cpsid i" : : : "memory");
 80027e2:	b672      	cpsid	i
  while (1)
 80027e4:	e7fe      	b.n	80027e4 <main+0x194>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80027e6:	4601      	mov	r1, r0
 80027e8:	4628      	mov	r0, r5
 80027ea:	f004 ff07 	bl	80075fc <HAL_UARTEx_SetTxFifoThreshold>
 80027ee:	b108      	cbz	r0, 80027f4 <main+0x1a4>
 80027f0:	b672      	cpsid	i
  while (1)
 80027f2:	e7fe      	b.n	80027f2 <main+0x1a2>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80027f4:	4601      	mov	r1, r0
 80027f6:	4628      	mov	r0, r5
 80027f8:	f004 ff42 	bl	8007680 <HAL_UARTEx_SetRxFifoThreshold>
 80027fc:	b108      	cbz	r0, 8002802 <main+0x1b2>
 80027fe:	b672      	cpsid	i
  while (1)
 8002800:	e7fe      	b.n	8002800 <main+0x1b0>
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002802:	4628      	mov	r0, r5
 8002804:	f004 fedc 	bl	80075c0 <HAL_UARTEx_DisableFifoMode>
 8002808:	4601      	mov	r1, r0
 800280a:	b108      	cbz	r0, 8002810 <main+0x1c0>
 800280c:	b672      	cpsid	i
  while (1)
 800280e:	e7fe      	b.n	800280e <main+0x1be>
        active_gamma[0] = GAMMA_PLUS[0];
 8002810:	4b67      	ldr	r3, [pc, #412]	@ (80029b0 <main+0x360>)
  double initial_guess[4] = {0.0, 0.0, 0.0, 0.0};
 8002812:	2220      	movs	r2, #32
 8002814:	a806      	add	r0, sp, #24
 8002816:	f8df a1b0 	ldr.w	sl, [pc, #432]	@ 80029c8 <main+0x378>
 800281a:	f8df 91c0 	ldr.w	r9, [pc, #448]	@ 80029dc <main+0x38c>
 800281e:	f8df 81c0 	ldr.w	r8, [pc, #448]	@ 80029e0 <main+0x390>
 8002822:	f8df b1c0 	ldr.w	fp, [pc, #448]	@ 80029e4 <main+0x394>
 8002826:	4e63      	ldr	r6, [pc, #396]	@ (80029b4 <main+0x364>)
        active_gamma[0] = GAMMA_PLUS[0];
 8002828:	a54f      	add	r5, pc, #316	@ (adr r5, 8002968 <main+0x318>)
 800282a:	e9d5 4500 	ldrd	r4, r5, [r5]
                Get_Linear_Model_Affine(ekf.x_data, u_applied, DT_MPC_HORIZON, A_flat, B_flat, d_flat);
 800282e:	ed9f 9b50 	vldr	d9, [pc, #320]	@ 8002970 <main+0x320>
        active_gamma[0] = GAMMA_PLUS[0];
 8002832:	e9c3 4500 	strd	r4, r5, [r3]
        active_gamma[1] = GAMMA_PLUS[1];
 8002836:	a550      	add	r5, pc, #320	@ (adr r5, 8002978 <main+0x328>)
 8002838:	e9d5 4500 	ldrd	r4, r5, [r5]
                float exec_time = (float)((end_cycles - start_cycles) / (cpu_freq / 1000000.0));
 800283c:	ed9f 8b50 	vldr	d8, [pc, #320]	@ 8002980 <main+0x330>
        active_gamma[1] = GAMMA_PLUS[1];
 8002840:	e9c3 4502 	strd	r4, r5, [r3, #8]
        active_k_pump[0] = K_PUMP_PLUS[0];
 8002844:	4b5c      	ldr	r3, [pc, #368]	@ (80029b8 <main+0x368>)
 8002846:	a550      	add	r5, pc, #320	@ (adr r5, 8002988 <main+0x338>)
 8002848:	e9d5 4500 	ldrd	r4, r5, [r5]
 800284c:	e9c3 4500 	strd	r4, r5, [r3]
        active_k_pump[1] = K_PUMP_PLUS[1];
 8002850:	a54f      	add	r5, pc, #316	@ (adr r5, 8002990 <main+0x340>)
 8002852:	e9d5 4500 	ldrd	r4, r5, [r5]
 8002856:	e9c3 4502 	strd	r4, r5, [r3, #8]
  double initial_guess[4] = {0.0, 0.0, 0.0, 0.0};
 800285a:	4c58      	ldr	r4, [pc, #352]	@ (80029bc <main+0x36c>)
 800285c:	f004 ff52 	bl	8007704 <memset>
  EKF_Init(&ekf, initial_guess);
 8002860:	a906      	add	r1, sp, #24
 8002862:	4857      	ldr	r0, [pc, #348]	@ (80029c0 <main+0x370>)
 8002864:	1c65      	adds	r5, r4, #1
 8002866:	f7ff fcb3 	bl	80021d0 <EKF_Init>
        if (HAL_UART_Receive(&huart3, rx_buffer, 1, 1000) == HAL_OK)
 800286a:	4621      	mov	r1, r4
 800286c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002870:	2201      	movs	r2, #1
 8002872:	484d      	ldr	r0, [pc, #308]	@ (80029a8 <main+0x358>)
 8002874:	f004 fa40 	bl	8006cf8 <HAL_UART_Receive>
 8002878:	2800      	cmp	r0, #0
 800287a:	d1f6      	bne.n	800286a <main+0x21a>
            if (rx_buffer[0] == 0xA5) // Sync Byte
 800287c:	7823      	ldrb	r3, [r4, #0]
 800287e:	2ba5      	cmp	r3, #165	@ 0xa5
 8002880:	d1f3      	bne.n	800286a <main+0x21a>
                HAL_UART_Receive(&huart3, &rx_buffer[1], 16, 100);
 8002882:	2364      	movs	r3, #100	@ 0x64
 8002884:	2210      	movs	r2, #16
 8002886:	494f      	ldr	r1, [pc, #316]	@ (80029c4 <main+0x374>)
 8002888:	4847      	ldr	r0, [pc, #284]	@ (80029a8 <main+0x358>)
 800288a:	f004 fa35 	bl	8006cf8 <HAL_UART_Receive>
                memcpy(h_inputs, &rx_buffer[1], 16);
 800288e:	f8df c158 	ldr.w	ip, [pc, #344]	@ 80029e8 <main+0x398>
 8002892:	68aa      	ldr	r2, [r5, #8]
 8002894:	4667      	mov	r7, ip
 8002896:	68eb      	ldr	r3, [r5, #12]
 8002898:	6828      	ldr	r0, [r5, #0]
 800289a:	6869      	ldr	r1, [r5, #4]
 800289c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
                double z_meas[4] = {h_inputs[0], h_inputs[1], h_inputs[2], h_inputs[3]};
 800289e:	ed9c 4a00 	vldr	s8, [ip]
                EKF_Update(&ekf, z_meas);   // Correction
 80028a2:	a90e      	add	r1, sp, #56	@ 0x38
                double z_meas[4] = {h_inputs[0], h_inputs[1], h_inputs[2], h_inputs[3]};
 80028a4:	ed9c 5a01 	vldr	s10, [ip, #4]
 80028a8:	ed9c 6a02 	vldr	s12, [ip, #8]
 80028ac:	eeb7 4ac4 	vcvt.f64.f32	d4, s8
 80028b0:	ed9c 7a03 	vldr	s14, [ip, #12]
 80028b4:	eeb7 5ac5 	vcvt.f64.f32	d5, s10
 80028b8:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
                start_cycles = DWT->CYCCNT;
 80028bc:	4f37      	ldr	r7, [pc, #220]	@ (800299c <main+0x34c>)
                double z_meas[4] = {h_inputs[0], h_inputs[1], h_inputs[2], h_inputs[3]};
 80028be:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
                EKF_Update(&ekf, z_meas);   // Correction
 80028c2:	483f      	ldr	r0, [pc, #252]	@ (80029c0 <main+0x370>)
                double z_meas[4] = {h_inputs[0], h_inputs[1], h_inputs[2], h_inputs[3]};
 80028c4:	ed8d 4b0e 	vstr	d4, [sp, #56]	@ 0x38
 80028c8:	ed8d 5b10 	vstr	d5, [sp, #64]	@ 0x40
 80028cc:	ed8d 6b12 	vstr	d6, [sp, #72]	@ 0x48
 80028d0:	ed8d 7b14 	vstr	d7, [sp, #80]	@ 0x50
                EKF_Update(&ekf, z_meas);   // Correction
 80028d4:	f7ff fd30 	bl	8002338 <EKF_Update>
                EKF_Predict(&ekf, u_applied); // Prediction (3ms step)
 80028d8:	493b      	ldr	r1, [pc, #236]	@ (80029c8 <main+0x378>)
 80028da:	4839      	ldr	r0, [pc, #228]	@ (80029c0 <main+0x370>)
 80028dc:	f7ff fce0 	bl	80022a0 <EKF_Predict>
                start_cycles = DWT->CYCCNT;
 80028e0:	687b      	ldr	r3, [r7, #4]
                Get_Linear_Model_Affine(ekf.x_data, u_applied, DT_MPC_HORIZON, A_flat, B_flat, d_flat);
 80028e2:	eeb0 0b49 	vmov.f64	d0, d9
 80028e6:	4a39      	ldr	r2, [pc, #228]	@ (80029cc <main+0x37c>)
                start_cycles = DWT->CYCCNT;
 80028e8:	f8c9 3000 	str.w	r3, [r9]
                Get_Linear_Model_Affine(ekf.x_data, u_applied, DT_MPC_HORIZON, A_flat, B_flat, d_flat);
 80028ec:	4936      	ldr	r1, [pc, #216]	@ (80029c8 <main+0x378>)
 80028ee:	4b38      	ldr	r3, [pc, #224]	@ (80029d0 <main+0x380>)
 80028f0:	4833      	ldr	r0, [pc, #204]	@ (80029c0 <main+0x370>)
 80028f2:	f8cd 8000 	str.w	r8, [sp]
 80028f6:	f000 fa17 	bl	8002d28 <Get_Linear_Model_Affine>
                Run_MPC_Step(ekf.x_data, target, u_applied, A_flat, B_flat, d_flat);
 80028fa:	4b35      	ldr	r3, [pc, #212]	@ (80029d0 <main+0x380>)
 80028fc:	4a32      	ldr	r2, [pc, #200]	@ (80029c8 <main+0x378>)
 80028fe:	9300      	str	r3, [sp, #0]
 8002900:	4934      	ldr	r1, [pc, #208]	@ (80029d4 <main+0x384>)
 8002902:	4b32      	ldr	r3, [pc, #200]	@ (80029cc <main+0x37c>)
 8002904:	482e      	ldr	r0, [pc, #184]	@ (80029c0 <main+0x370>)
 8002906:	f8cd 8004 	str.w	r8, [sp, #4]
 800290a:	f000 fad9 	bl	8002ec0 <Run_MPC_Step>
                end_cycles = DWT->CYCCNT;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	4a31      	ldr	r2, [pc, #196]	@ (80029d8 <main+0x388>)
                HAL_UART_Transmit(&huart3, (uint8_t*)u_outputs, 12, 100);
 8002912:	4928      	ldr	r1, [pc, #160]	@ (80029b4 <main+0x364>)
                end_cycles = DWT->CYCCNT;
 8002914:	6013      	str	r3, [r2, #0]
                float exec_time = (float)((end_cycles - start_cycles) / (cpu_freq / 1000000.0));
 8002916:	f8d9 2000 	ldr.w	r2, [r9]
                HAL_UART_Transmit(&huart3, (uint8_t*)u_outputs, 12, 100);
 800291a:	4823      	ldr	r0, [pc, #140]	@ (80029a8 <main+0x358>)
                float exec_time = (float)((end_cycles - start_cycles) / (cpu_freq / 1000000.0));
 800291c:	1a9b      	subs	r3, r3, r2
                HAL_UART_Transmit(&huart3, (uint8_t*)u_outputs, 12, 100);
 800291e:	220c      	movs	r2, #12
                u_outputs[1] = (float)u_applied[1];
 8002920:	ed9a 7b02 	vldr	d7, [sl, #8]
                u_outputs[0] = (float)u_applied[0];
 8002924:	ed9a 5b00 	vldr	d5, [sl]
                float exec_time = (float)((end_cycles - start_cycles) / (cpu_freq / 1000000.0));
 8002928:	ed9b 6b00 	vldr	d6, [fp]
                u_outputs[1] = (float)u_applied[1];
 800292c:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
                u_outputs[0] = (float)u_applied[0];
 8002930:	eeb7 5bc5 	vcvt.f32.f64	s10, d5
                u_outputs[1] = (float)u_applied[1];
 8002934:	ed86 7a01 	vstr	s14, [r6, #4]
                float exec_time = (float)((end_cycles - start_cycles) / (cpu_freq / 1000000.0));
 8002938:	ee07 3a10 	vmov	s14, r3
                u_outputs[0] = (float)u_applied[0];
 800293c:	ed86 5a00 	vstr	s10, [r6]
                HAL_UART_Transmit(&huart3, (uint8_t*)u_outputs, 12, 100);
 8002940:	2364      	movs	r3, #100	@ 0x64
                float exec_time = (float)((end_cycles - start_cycles) / (cpu_freq / 1000000.0));
 8002942:	eeb8 7b47 	vcvt.f64.u32	d7, s14
 8002946:	ee27 7b08 	vmul.f64	d7, d7, d8
 800294a:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800294e:	eeb7 5bc5 	vcvt.f32.f64	s10, d5
                u_outputs[2] = (float)exec_time;
 8002952:	ed86 5a02 	vstr	s10, [r6, #8]
                HAL_UART_Transmit(&huart3, (uint8_t*)u_outputs, 12, 100);
 8002956:	f004 f955 	bl	8006c04 <HAL_UART_Transmit>
                HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 800295a:	2101      	movs	r1, #1
 800295c:	4811      	ldr	r0, [pc, #68]	@ (80029a4 <main+0x354>)
 800295e:	f002 f9b3 	bl	8004cc8 <HAL_GPIO_TogglePin>
 8002962:	e782      	b.n	800286a <main+0x21a>
 8002964:	f3af 8000 	nop.w
 8002968:	b851eb85 	.word	0xb851eb85
 800296c:	3fdb851e 	.word	0x3fdb851e
 8002970:	9999999a 	.word	0x9999999a
 8002974:	3fb99999 	.word	0x3fb99999
 8002978:	5c28f5c3 	.word	0x5c28f5c3
 800297c:	3fd5c28f 	.word	0x3fd5c28f
 8002980:	00000000 	.word	0x00000000
 8002984:	412e8480 	.word	0x412e8480
 8002988:	51eb851f 	.word	0x51eb851f
 800298c:	40091eb8 	.word	0x40091eb8
 8002990:	851eb852 	.word	0x851eb852
 8002994:	400a51eb 	.word	0x400a51eb
 8002998:	e000ed00 	.word	0xe000ed00
 800299c:	e0001000 	.word	0xe0001000
 80029a0:	58024400 	.word	0x58024400
 80029a4:	58020400 	.word	0x58020400
 80029a8:	24030ce8 	.word	0x24030ce8
 80029ac:	40004800 	.word	0x40004800
 80029b0:	24030968 	.word	0x24030968
 80029b4:	24030a70 	.word	0x24030a70
 80029b8:	24030958 	.word	0x24030958
 80029bc:	24030a8c 	.word	0x24030a8c
 80029c0:	24030aa0 	.word	0x24030aa0
 80029c4:	24030a8d 	.word	0x24030a8d
 80029c8:	24030a60 	.word	0x24030a60
 80029cc:	240309e0 	.word	0x240309e0
 80029d0:	240309a0 	.word	0x240309a0
 80029d4:	2400e668 	.word	0x2400e668
 80029d8:	24030978 	.word	0x24030978
 80029dc:	2403097c 	.word	0x2403097c
 80029e0:	24030980 	.word	0x24030980
 80029e4:	2400e660 	.word	0x2400e660
 80029e8:	24030a7c 	.word	0x24030a7c

080029ec <Error_Handler>:
 80029ec:	b672      	cpsid	i
  while (1)
 80029ee:	e7fe      	b.n	80029ee <Error_Handler+0x2>

080029f0 <OSQPMatrix_update_values>:

void OSQPMatrix_update_values(OSQPMatrix*      M,
                              const OSQPFloat* Mx_new,
                              const OSQPInt*   Mx_new_idx,
                              OSQPInt          M_new_n) {
  csc_update_values(M->csc, Mx_new, Mx_new_idx, M_new_n);
 80029f0:	6800      	ldr	r0, [r0, #0]
 80029f2:	f7fe bfbf 	b.w	8001974 <csc_update_values>
 80029f6:	bf00      	nop

080029f8 <OSQPMatrix_get_nz>:
OSQPInt    OSQPMatrix_get_m(const OSQPMatrix* M)  {return M->csc->m;}
OSQPInt    OSQPMatrix_get_n(const OSQPMatrix* M)  {return M->csc->n;}
OSQPFloat* OSQPMatrix_get_x(const OSQPMatrix* M)  {return M->csc->x;}
OSQPInt*   OSQPMatrix_get_i(const OSQPMatrix* M)  {return M->csc->i;}
OSQPInt*   OSQPMatrix_get_p(const OSQPMatrix* M)  {return M->csc->p;}
OSQPInt    OSQPMatrix_get_nz(const OSQPMatrix* M) {return M->csc->p[M->csc->n];}
 80029f8:	6803      	ldr	r3, [r0, #0]
 80029fa:	e9d3 2301 	ldrd	r2, r3, [r3, #4]
 80029fe:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8002a02:	4770      	bx	lr

08002a04 <OSQPMatrix_mult_scalar>:
/* math functions ----------------------------------------------------------*/

//A = sc*A
void OSQPMatrix_mult_scalar(OSQPMatrix *A,
                            OSQPFloat   sc){
  csc_scale(A->csc,sc);
 8002a04:	6800      	ldr	r0, [r0, #0]
 8002a06:	f7fe bfd9 	b.w	80019bc <csc_scale>
 8002a0a:	bf00      	nop

08002a0c <OSQPMatrix_lmult_diag>:
}

void OSQPMatrix_lmult_diag(OSQPMatrix*        A,
                           const OSQPVectorf* L) {
 8002a0c:	b510      	push	{r4, lr}
  csc_lmult_diag(A->csc, OSQPVectorf_data(L));
 8002a0e:	6804      	ldr	r4, [r0, #0]
 8002a10:	4608      	mov	r0, r1
 8002a12:	f001 fb6b 	bl	80040ec <OSQPVectorf_data>
 8002a16:	4601      	mov	r1, r0
 8002a18:	4620      	mov	r0, r4
}
 8002a1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  csc_lmult_diag(A->csc, OSQPVectorf_data(L));
 8002a1e:	f7fe bfdf 	b.w	80019e0 <csc_lmult_diag>
 8002a22:	bf00      	nop

08002a24 <OSQPMatrix_rmult_diag>:

void OSQPMatrix_rmult_diag(OSQPMatrix* A,
                           const OSQPVectorf* R) {
  csc_rmult_diag(A->csc, R->values);
 8002a24:	6800      	ldr	r0, [r0, #0]
 8002a26:	6809      	ldr	r1, [r1, #0]
 8002a28:	f7ff b804 	b.w	8001a34 <csc_rmult_diag>

08002a2c <OSQPMatrix_Axpy>:
                     const OSQPVectorf* x,
                           OSQPVectorf* y,
                           OSQPFloat    alpha,
                           OSQPFloat    beta) {

  if(A->symmetry == NONE){
 8002a2c:	7903      	ldrb	r3, [r0, #4]
    //full matrix
    csc_Axpy(A->csc, x->values, y->values, alpha, beta);
 8002a2e:	6809      	ldr	r1, [r1, #0]
 8002a30:	6812      	ldr	r2, [r2, #0]
 8002a32:	6800      	ldr	r0, [r0, #0]
  if(A->symmetry == NONE){
 8002a34:	b90b      	cbnz	r3, 8002a3a <OSQPMatrix_Axpy+0xe>
    csc_Axpy(A->csc, x->values, y->values, alpha, beta);
 8002a36:	f7ff b959 	b.w	8001cec <csc_Axpy>
  }
  else{
    //should be TRIU here, but not directly checked
    csc_Axpy_sym_triu(A->csc, x->values, y->values, alpha, beta);
 8002a3a:	f7ff b81f 	b.w	8001a7c <csc_Axpy_sym_triu>
 8002a3e:	bf00      	nop

08002a40 <OSQPMatrix_Atxpy>:
                      const OSQPVectorf* x,
                            OSQPVectorf* y,
                            OSQPFloat    alpha,
                            OSQPFloat    beta) {

   if(A->symmetry == NONE) csc_Atxpy(A->csc, x->values, y->values, alpha, beta);
 8002a40:	7903      	ldrb	r3, [r0, #4]
 8002a42:	6809      	ldr	r1, [r1, #0]
 8002a44:	6812      	ldr	r2, [r2, #0]
 8002a46:	6800      	ldr	r0, [r0, #0]
 8002a48:	b90b      	cbnz	r3, 8002a4e <OSQPMatrix_Atxpy+0xe>
 8002a4a:	f7ff ba35 	b.w	8001eb8 <csc_Atxpy>
   else            csc_Axpy_sym_triu(A->csc, x->values, y->values, alpha, beta);
 8002a4e:	f7ff b815 	b.w	8001a7c <csc_Axpy_sym_triu>
 8002a52:	bf00      	nop

08002a54 <OSQPMatrix_col_norm_inf>:
// }

#if OSQP_EMBEDDED_MODE != 1

void OSQPMatrix_col_norm_inf(const OSQPMatrix*  M,
                                   OSQPVectorf* E) {
 8002a54:	b510      	push	{r4, lr}
   csc_col_norm_inf(M->csc, OSQPVectorf_data(E));
 8002a56:	6804      	ldr	r4, [r0, #0]
 8002a58:	4608      	mov	r0, r1
 8002a5a:	f001 fb47 	bl	80040ec <OSQPVectorf_data>
 8002a5e:	4601      	mov	r1, r0
 8002a60:	4620      	mov	r0, r4
}
 8002a62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   csc_col_norm_inf(M->csc, OSQPVectorf_data(E));
 8002a66:	f7ff bb05 	b.w	8002074 <csc_col_norm_inf>
 8002a6a:	bf00      	nop

08002a6c <OSQPMatrix_row_norm_inf>:

void OSQPMatrix_row_norm_inf(const OSQPMatrix*  M,
                                   OSQPVectorf* E) {
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	4608      	mov	r0, r1
 8002a70:	b510      	push	{r4, lr}
   if(M->symmetry == NONE) csc_row_norm_inf(M->csc, OSQPVectorf_data(E));
 8002a72:	791a      	ldrb	r2, [r3, #4]
 8002a74:	681c      	ldr	r4, [r3, #0]
 8002a76:	b93a      	cbnz	r2, 8002a88 <OSQPMatrix_row_norm_inf+0x1c>
 8002a78:	f001 fb38 	bl	80040ec <OSQPVectorf_data>
 8002a7c:	4601      	mov	r1, r0
 8002a7e:	4620      	mov	r0, r4
   else                    csc_row_norm_inf_sym_triu(M->csc, OSQPVectorf_data(E));
}
 8002a80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   if(M->symmetry == NONE) csc_row_norm_inf(M->csc, OSQPVectorf_data(E));
 8002a84:	f7ff bb22 	b.w	80020cc <csc_row_norm_inf>
   else                    csc_row_norm_inf_sym_triu(M->csc, OSQPVectorf_data(E));
 8002a88:	f001 fb30 	bl	80040ec <OSQPVectorf_data>
 8002a8c:	4601      	mov	r1, r0
 8002a8e:	4620      	mov	r0, r4
}
 8002a90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   else                    csc_row_norm_inf_sym_triu(M->csc, OSQPVectorf_data(E));
 8002a94:	f7ff bb54 	b.w	8002140 <csc_row_norm_inf_sym_triu>

08002a98 <Get_Nonlinear_Model>:
    double g2 = active_gamma[1];
    double k1 = active_k_pump[0];
    double k2 = active_k_pump[1];
    // -------------------------

    double sqrt_h1 = sqrt(2 * G_CONST * fmax(h1, 0.001));
 8002a98:	ed9f 4b55 	vldr	d4, [pc, #340]	@ 8002bf0 <Get_Nonlinear_Model+0x158>
 8002a9c:	ed9f 7b56 	vldr	d7, [pc, #344]	@ 8002bf8 <Get_Nonlinear_Model+0x160>
void Get_Nonlinear_Model(double *x, double *u, double dt, double *x_next) {
 8002aa0:	b4d0      	push	{r4, r6, r7}
 8002aa2:	ed2d 8b10 	vpush	{d8-d15}
    double h1 = x[0], h2 = x[1], h3 = x[2], h4 = x[3];
 8002aa6:	ed90 fb04 	vldr	d15, [r0, #16]
 8002aaa:	ed90 cb06 	vldr	d12, [r0, #24]
 8002aae:	ed90 1b00 	vldr	d1, [r0]
    double sqrt_h2 = sqrt(2 * G_CONST * fmax(h2, 0.001));
    double sqrt_h3 = sqrt(2 * G_CONST * fmax(h3, 0.001));
 8002ab2:	fe8f 6b07 	vmaxnm.f64	d6, d15, d7
 8002ab6:	ee26 6b04 	vmul.f64	d6, d6, d4
void Get_Nonlinear_Model(double *x, double *u, double dt, double *x_next) {
 8002aba:	b083      	sub	sp, #12
    double g1 = active_gamma[0];
 8002abc:	4b5c      	ldr	r3, [pc, #368]	@ (8002c30 <Get_Nonlinear_Model+0x198>)
    double k1 = active_k_pump[0];
 8002abe:	4c5d      	ldr	r4, [pc, #372]	@ (8002c34 <Get_Nonlinear_Model+0x19c>)
    double h1 = x[0], h2 = x[1], h3 = x[2], h4 = x[3];
 8002ac0:	ed90 eb02 	vldr	d14, [r0, #8]
    double sqrt_h4 = sqrt(2 * G_CONST * fmax(h4, 0.001));

    double dh1 = -(HOLES[0]/AREAS[0]) * sqrt_h1 + (HOLES[2]/AREAS[0]) * sqrt_h3 + (g1 * k1 * v1) / AREAS[0];
 8002ac4:	ed9f db4e 	vldr	d13, [pc, #312]	@ 8002c00 <Get_Nonlinear_Model+0x168>
    double sqrt_h3 = sqrt(2 * G_CONST * fmax(h3, 0.001));
 8002ac8:	eeb1 2bc6 	vsqrt.f64	d2, d6
    double sqrt_h4 = sqrt(2 * G_CONST * fmax(h4, 0.001));
 8002acc:	fe8c 6b07 	vmaxnm.f64	d6, d12, d7
 8002ad0:	ee26 6b04 	vmul.f64	d6, d6, d4
    double dh2 = -(HOLES[1]/AREAS[1]) * sqrt_h2 + (HOLES[3]/AREAS[1]) * sqrt_h4 + (g2 * k2 * v2) / AREAS[1];
 8002ad4:	ed9f 3b4c 	vldr	d3, [pc, #304]	@ 8002c08 <Get_Nonlinear_Model+0x170>
 8002ad8:	ed9f 9b4d 	vldr	d9, [pc, #308]	@ 8002c10 <Get_Nonlinear_Model+0x178>
    double sqrt_h4 = sqrt(2 * G_CONST * fmax(h4, 0.001));
 8002adc:	eeb1 5bc6 	vsqrt.f64	d5, d6
    double sqrt_h1 = sqrt(2 * G_CONST * fmax(h1, 0.001));
 8002ae0:	fe81 6b07 	vmaxnm.f64	d6, d1, d7
    double sqrt_h2 = sqrt(2 * G_CONST * fmax(h2, 0.001));
 8002ae4:	fe8e 7b07 	vmaxnm.f64	d7, d14, d7
    double sqrt_h1 = sqrt(2 * G_CONST * fmax(h1, 0.001));
 8002ae8:	ee26 6b04 	vmul.f64	d6, d6, d4
    double sqrt_h2 = sqrt(2 * G_CONST * fmax(h2, 0.001));
 8002aec:	ee27 7b04 	vmul.f64	d7, d7, d4
    double sqrt_h1 = sqrt(2 * G_CONST * fmax(h1, 0.001));
 8002af0:	eeb1 abc6 	vsqrt.f64	d10, d6
    double sqrt_h2 = sqrt(2 * G_CONST * fmax(h2, 0.001));
 8002af4:	eeb1 8bc7 	vsqrt.f64	d8, d7
    double g1 = active_gamma[0];
 8002af8:	ed93 4b00 	vldr	d4, [r3]
    double sqrt_h1 = sqrt(2 * G_CONST * fmax(h1, 0.001));
 8002afc:	ed8d 1b00 	vstr	d1, [sp]
    double dh1 = -(HOLES[0]/AREAS[0]) * sqrt_h1 + (HOLES[2]/AREAS[0]) * sqrt_h3 + (g1 * k1 * v1) / AREAS[0];
 8002b00:	ee22 db0d 	vmul.f64	d13, d2, d13
    double k1 = active_k_pump[0];
 8002b04:	ed94 1b00 	vldr	d1, [r4]
    double dh2 = -(HOLES[1]/AREAS[1]) * sqrt_h2 + (HOLES[3]/AREAS[1]) * sqrt_h4 + (g2 * k2 * v2) / AREAS[1];
 8002b08:	ed9f 2b43 	vldr	d2, [pc, #268]	@ 8002c18 <Get_Nonlinear_Model+0x180>
 8002b0c:	eeb0 bb4d 	vmov.f64	d11, d13
    double g2 = active_gamma[1];
 8002b10:	ed93 6b02 	vldr	d6, [r3, #8]
    double k2 = active_k_pump[1];
 8002b14:	ed94 7b02 	vldr	d7, [r4, #8]
    double dh2 = -(HOLES[1]/AREAS[1]) * sqrt_h2 + (HOLES[3]/AREAS[1]) * sqrt_h4 + (g2 * k2 * v2) / AREAS[1];
 8002b18:	ee25 5b03 	vmul.f64	d5, d5, d3
    double dh1 = -(HOLES[0]/AREAS[0]) * sqrt_h1 + (HOLES[2]/AREAS[0]) * sqrt_h3 + (g1 * k1 * v1) / AREAS[0];
 8002b1c:	ed9f 3b40 	vldr	d3, [pc, #256]	@ 8002c20 <Get_Nonlinear_Model+0x188>
 8002b20:	eeaa bb09 	vfma.f64	d11, d10, d9
 8002b24:	eeb0 ab45 	vmov.f64	d10, d5
 8002b28:	ed9f 9b3f 	vldr	d9, [pc, #252]	@ 8002c28 <Get_Nonlinear_Model+0x190>
 8002b2c:	eea8 ab09 	vfma.f64	d10, d8, d9
 8002b30:	ee24 9b01 	vmul.f64	d9, d4, d1
    double dh3 = -(HOLES[2]/AREAS[2]) * sqrt_h3 + ((1 - g2) * k2 * v2) / AREAS[2];
 8002b34:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8002b38:	ee21 1b02 	vmul.f64	d1, d1, d2
    double dh4 = -(HOLES[3]/AREAS[3]) * sqrt_h4 + ((1 - g1) * k1 * v1) / AREAS[3];
 8002b3c:	ee38 4b44 	vsub.f64	d4, d8, d4
    double dh3 = -(HOLES[2]/AREAS[2]) * sqrt_h3 + ((1 - g2) * k2 * v2) / AREAS[2];
 8002b40:	ee38 8b46 	vsub.f64	d8, d8, d6
    double dh2 = -(HOLES[1]/AREAS[1]) * sqrt_h2 + (HOLES[3]/AREAS[1]) * sqrt_h4 + (g2 * k2 * v2) / AREAS[1];
 8002b44:	ee26 6b07 	vmul.f64	d6, d6, d7
 8002b48:	ee24 4b01 	vmul.f64	d4, d4, d1
 8002b4c:	ee27 7b03 	vmul.f64	d7, d7, d3
    double dh1 = -(HOLES[0]/AREAS[0]) * sqrt_h1 + (HOLES[2]/AREAS[0]) * sqrt_h3 + (g1 * k1 * v1) / AREAS[0];
 8002b50:	ee29 3b03 	vmul.f64	d3, d9, d3
    double dh2 = -(HOLES[1]/AREAS[1]) * sqrt_h2 + (HOLES[3]/AREAS[1]) * sqrt_h4 + (g2 * k2 * v2) / AREAS[1];
 8002b54:	ee26 6b02 	vmul.f64	d6, d6, d2
    double dh1 = -(HOLES[0]/AREAS[0]) * sqrt_h1 + (HOLES[2]/AREAS[0]) * sqrt_h3 + (g1 * k1 * v1) / AREAS[0];
 8002b58:	eeb0 2b4b 	vmov.f64	d2, d11
 8002b5c:	ee28 7b07 	vmul.f64	d7, d8, d7
    double v1 = u[0], v2 = u[1];
 8002b60:	ed91 1b00 	vldr	d1, [r1]

    x_next[0] = h1 + dh1 * dt;
 8002b64:	ed9d bb00 	vldr	d11, [sp]
 8002b68:	ee91 5b04 	vfnms.f64	d5, d1, d4
    double dh1 = -(HOLES[0]/AREAS[0]) * sqrt_h1 + (HOLES[2]/AREAS[0]) * sqrt_h3 + (g1 * k1 * v1) / AREAS[0];
 8002b6c:	eea1 2b03 	vfma.f64	d2, d1, d3
    x_next[1] = h2 + dh2 * dt;
    x_next[2] = h3 + dh3 * dt;
    x_next[3] = h4 + dh4 * dt;
 8002b70:	eea5 cb00 	vfma.f64	d12, d5, d0
    x_next[0] = h1 + dh1 * dt;
 8002b74:	eea2 bb00 	vfma.f64	d11, d2, d0
    double v1 = u[0], v2 = u[1];
 8002b78:	ed91 5b02 	vldr	d5, [r1, #8]
    x_next[3] = h4 + dh4 * dt;
 8002b7c:	ed82 cb06 	vstr	d12, [r2, #24]
    double dh2 = -(HOLES[1]/AREAS[1]) * sqrt_h2 + (HOLES[3]/AREAS[1]) * sqrt_h4 + (g2 * k2 * v2) / AREAS[1];
 8002b80:	eea5 ab06 	vfma.f64	d10, d5, d6
    double dh3 = -(HOLES[2]/AREAS[2]) * sqrt_h3 + ((1 - g2) * k2 * v2) / AREAS[2];
 8002b84:	ee95 db07 	vfnms.f64	d13, d5, d7

    for(int i=0; i<4; i++) if(x_next[i] < 0) x_next[i] = 0;
 8002b88:	eeb5 bbc0 	vcmpe.f64	d11, #0.0
    x_next[1] = h2 + dh2 * dt;
 8002b8c:	eeaa eb00 	vfma.f64	d14, d10, d0
    x_next[2] = h3 + dh3 * dt;
 8002b90:	eead fb00 	vfma.f64	d15, d13, d0
    for(int i=0; i<4; i++) if(x_next[i] < 0) x_next[i] = 0;
 8002b94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    x_next[0] = h1 + dh1 * dt;
 8002b98:	ed82 bb00 	vstr	d11, [r2]
    x_next[1] = h2 + dh2 * dt;
 8002b9c:	ed82 eb02 	vstr	d14, [r2, #8]
    x_next[2] = h3 + dh3 * dt;
 8002ba0:	ed82 fb04 	vstr	d15, [r2, #16]
    for(int i=0; i<4; i++) if(x_next[i] < 0) x_next[i] = 0;
 8002ba4:	d503      	bpl.n	8002bae <Get_Nonlinear_Model+0x116>
 8002ba6:	2600      	movs	r6, #0
 8002ba8:	2700      	movs	r7, #0
 8002baa:	e9c2 6700 	strd	r6, r7, [r2]
 8002bae:	eeb5 ebc0 	vcmpe.f64	d14, #0.0
 8002bb2:	2000      	movs	r0, #0
 8002bb4:	2100      	movs	r1, #0
 8002bb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bba:	d501      	bpl.n	8002bc0 <Get_Nonlinear_Model+0x128>
 8002bbc:	e9c2 0102 	strd	r0, r1, [r2, #8]
 8002bc0:	eeb5 fbc0 	vcmpe.f64	d15, #0.0
 8002bc4:	2000      	movs	r0, #0
 8002bc6:	2100      	movs	r1, #0
 8002bc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bcc:	d501      	bpl.n	8002bd2 <Get_Nonlinear_Model+0x13a>
 8002bce:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8002bd2:	eeb5 cbc0 	vcmpe.f64	d12, #0.0
 8002bd6:	2000      	movs	r0, #0
 8002bd8:	2100      	movs	r1, #0
 8002bda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bde:	d501      	bpl.n	8002be4 <Get_Nonlinear_Model+0x14c>
 8002be0:	e9c2 0106 	strd	r0, r1, [r2, #24]
}
 8002be4:	b003      	add	sp, #12
 8002be6:	ecbd 8b10 	vpop	{d8-d15}
 8002bea:	bcd0      	pop	{r4, r6, r7}
 8002bec:	4770      	bx	lr
 8002bee:	bf00      	nop
 8002bf0:	00000000 	.word	0x00000000
 8002bf4:	409ea800 	.word	0x409ea800
 8002bf8:	d2f1a9fc 	.word	0xd2f1a9fc
 8002bfc:	3f50624d 	.word	0x3f50624d
 8002c00:	3dbb89cd 	.word	0x3dbb89cd
 8002c04:	3f64c5c7 	.word	0x3f64c5c7
 8002c08:	9fbe76c9 	.word	0x9fbe76c9
 8002c0c:	3f5d2f1a 	.word	0x3f5d2f1a
 8002c10:	3dbb89cd 	.word	0x3dbb89cd
 8002c14:	bf64c5c7 	.word	0xbf64c5c7
 8002c18:	00000000 	.word	0x00000000
 8002c1c:	3fa00000 	.word	0x3fa00000
 8002c20:	92492492 	.word	0x92492492
 8002c24:	3fa24924 	.word	0x3fa24924
 8002c28:	9fbe76c9 	.word	0x9fbe76c9
 8002c2c:	bf5d2f1a 	.word	0xbf5d2f1a
 8002c30:	24030968 	.word	0x24030968
 8002c34:	24030958 	.word	0x24030958

08002c38 <Get_Jacobian_F>:

void Get_Jacobian_F(double *x, double dt, double *F_matrix_data) {
 8002c38:	460b      	mov	r3, r1

    memset(F_matrix_data, 0, N_STATES * N_STATES * sizeof(double));
 8002c3a:	2280      	movs	r2, #128	@ 0x80
 8002c3c:	2100      	movs	r1, #0
void Get_Jacobian_F(double *x, double dt, double *F_matrix_data) {
 8002c3e:	b510      	push	{r4, lr}
 8002c40:	4604      	mov	r4, r0
    memset(F_matrix_data, 0, N_STATES * N_STATES * sizeof(double));
 8002c42:	4618      	mov	r0, r3
void Get_Jacobian_F(double *x, double dt, double *F_matrix_data) {
 8002c44:	ed2d 8b04 	vpush	{d8-d9}
 8002c48:	eeb0 8b40 	vmov.f64	d8, d0
    memset(F_matrix_data, 0, N_STATES * N_STATES * sizeof(double));
 8002c4c:	f004 fd5a 	bl	8007704 <memset>
    return fmax(h, 0.1); // Limit denominator to equivalent of 2cm height
 8002c50:	ed94 4b00 	vldr	d4, [r4]
 8002c54:	ed9f 1b2a 	vldr	d1, [pc, #168]	@ 8002d00 <Get_Jacobian_F+0xc8>
    double h1 = x[0];
    double h2 = x[1];
    double h3 = x[2];
    double h4 = x[3];

    double grad_h1 = sqrt(2 * G_CONST * get_safe_h_gradient(h1));
 8002c58:	ed9f 2b2b 	vldr	d2, [pc, #172]	@ 8002d08 <Get_Jacobian_F+0xd0>
    return fmax(h, 0.1); // Limit denominator to equivalent of 2cm height
 8002c5c:	ed94 5b02 	vldr	d5, [r4, #8]
 8002c60:	fe84 4b01 	vmaxnm.f64	d4, d4, d1
 8002c64:	ed94 6b04 	vldr	d6, [r4, #16]
    double grad_h1 = sqrt(2 * G_CONST * get_safe_h_gradient(h1));
 8002c68:	ee24 4b02 	vmul.f64	d4, d4, d2
    return fmax(h, 0.1); // Limit denominator to equivalent of 2cm height
 8002c6c:	fe85 5b01 	vmaxnm.f64	d5, d5, d1
 8002c70:	fe86 6b01 	vmaxnm.f64	d6, d6, d1
    double grad_h2 = sqrt(2 * G_CONST * get_safe_h_gradient(h2));
 8002c74:	ee25 5b02 	vmul.f64	d5, d5, d2
    double grad_h3 = sqrt(2 * G_CONST * get_safe_h_gradient(h3));
 8002c78:	ee26 6b02 	vmul.f64	d6, d6, d2
    double grad_h2 = sqrt(2 * G_CONST * get_safe_h_gradient(h2));
 8002c7c:	eeb1 9bc5 	vsqrt.f64	d9, d5
    double grad_h3 = sqrt(2 * G_CONST * get_safe_h_gradient(h3));
 8002c80:	eeb1 5bc6 	vsqrt.f64	d5, d6
    return fmax(h, 0.1); // Limit denominator to equivalent of 2cm height
 8002c84:	ed94 7b06 	vldr	d7, [r4, #24]
    double grad_h4 = sqrt(2 * G_CONST * get_safe_h_gradient(h4));

    F_matrix_data[0*4 + 0] = 1.0 - dt * (HOLES[0]/AREAS[0]) * (G_CONST / grad_h1);
 8002c88:	ed9f 3b21 	vldr	d3, [pc, #132]	@ 8002d10 <Get_Jacobian_F+0xd8>
    return fmax(h, 0.1); // Limit denominator to equivalent of 2cm height
 8002c8c:	fe87 7b01 	vmaxnm.f64	d7, d7, d1
    double grad_h4 = sqrt(2 * G_CONST * get_safe_h_gradient(h4));
 8002c90:	ee27 7b02 	vmul.f64	d7, d7, d2
    double grad_h1 = sqrt(2 * G_CONST * get_safe_h_gradient(h1));
 8002c94:	eeb1 1bc4 	vsqrt.f64	d1, d4
    double grad_h4 = sqrt(2 * G_CONST * get_safe_h_gradient(h4));
 8002c98:	eeb1 0bc7 	vsqrt.f64	d0, d7
    F_matrix_data[0*4 + 0] = 1.0 - dt * (HOLES[0]/AREAS[0]) * (G_CONST / grad_h1);
 8002c9c:	ee28 3b03 	vmul.f64	d3, d8, d3
 8002ca0:	ed9f 2b1d 	vldr	d2, [pc, #116]	@ 8002d18 <Get_Jacobian_F+0xe0>
    F_matrix_data[1*4 + 1] = 1.0 - dt * (HOLES[1]/AREAS[1]) * (G_CONST / grad_h2);
 8002ca4:	ed9f 7b1e 	vldr	d7, [pc, #120]	@ 8002d20 <Get_Jacobian_F+0xe8>
 8002ca8:	ee28 8b07 	vmul.f64	d8, d8, d7
    F_matrix_data[0*4 + 0] = 1.0 - dt * (HOLES[0]/AREAS[0]) * (G_CONST / grad_h1);
 8002cac:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
    F_matrix_data[2*4 + 2] = 1.0 - dt * (HOLES[2]/AREAS[2]) * (G_CONST / grad_h3);
 8002cb0:	ee82 6b05 	vdiv.f64	d6, d2, d5
    F_matrix_data[0*4 + 0] = 1.0 - dt * (HOLES[0]/AREAS[0]) * (G_CONST / grad_h1);
 8002cb4:	ee82 4b01 	vdiv.f64	d4, d2, d1
    F_matrix_data[1*4 + 1] = 1.0 - dt * (HOLES[1]/AREAS[1]) * (G_CONST / grad_h2);
 8002cb8:	ee82 1b09 	vdiv.f64	d1, d2, d9
    F_matrix_data[3*4 + 3] = 1.0 - dt * (HOLES[3]/AREAS[3]) * (G_CONST / grad_h4);
 8002cbc:	ee82 5b00 	vdiv.f64	d5, d2, d0
    F_matrix_data[0*4 + 0] = 1.0 - dt * (HOLES[0]/AREAS[0]) * (G_CONST / grad_h1);
 8002cc0:	eeb0 2b47 	vmov.f64	d2, d7
    F_matrix_data[2*4 + 2] = 1.0 - dt * (HOLES[2]/AREAS[2]) * (G_CONST / grad_h3);
 8002cc4:	ee26 6b03 	vmul.f64	d6, d6, d3

    F_matrix_data[0*4 + 2] = dt * (HOLES[2]/AREAS[0]) * (G_CONST / grad_h3);
 8002cc8:	ed80 6b04 	vstr	d6, [r0, #16]
    F_matrix_data[2*4 + 2] = 1.0 - dt * (HOLES[2]/AREAS[2]) * (G_CONST / grad_h3);
 8002ccc:	ee37 6b46 	vsub.f64	d6, d7, d6
 8002cd0:	ed80 6b14 	vstr	d6, [r0, #80]	@ 0x50
    F_matrix_data[0*4 + 0] = 1.0 - dt * (HOLES[0]/AREAS[0]) * (G_CONST / grad_h1);
 8002cd4:	eea3 2b44 	vfms.f64	d2, d3, d4
    F_matrix_data[1*4 + 1] = 1.0 - dt * (HOLES[1]/AREAS[1]) * (G_CONST / grad_h2);
 8002cd8:	eeb0 4b47 	vmov.f64	d4, d7
 8002cdc:	eea8 4b41 	vfms.f64	d4, d8, d1
    F_matrix_data[3*4 + 3] = 1.0 - dt * (HOLES[3]/AREAS[3]) * (G_CONST / grad_h4);
 8002ce0:	ee25 5b08 	vmul.f64	d5, d5, d8
    F_matrix_data[1*4 + 3] = dt * (HOLES[3]/AREAS[1]) * (G_CONST / grad_h4);
}
 8002ce4:	ecbd 8b04 	vpop	{d8-d9}
    F_matrix_data[3*4 + 3] = 1.0 - dt * (HOLES[3]/AREAS[3]) * (G_CONST / grad_h4);
 8002ce8:	ee37 7b45 	vsub.f64	d7, d7, d5
    F_matrix_data[1*4 + 3] = dt * (HOLES[3]/AREAS[1]) * (G_CONST / grad_h4);
 8002cec:	ed80 5b0e 	vstr	d5, [r0, #56]	@ 0x38
    F_matrix_data[3*4 + 3] = 1.0 - dt * (HOLES[3]/AREAS[3]) * (G_CONST / grad_h4);
 8002cf0:	ed80 7b1e 	vstr	d7, [r0, #120]	@ 0x78
    F_matrix_data[0*4 + 0] = 1.0 - dt * (HOLES[0]/AREAS[0]) * (G_CONST / grad_h1);
 8002cf4:	ed80 2b00 	vstr	d2, [r0]
    F_matrix_data[1*4 + 1] = 1.0 - dt * (HOLES[1]/AREAS[1]) * (G_CONST / grad_h2);
 8002cf8:	ed80 4b0a 	vstr	d4, [r0, #40]	@ 0x28
}
 8002cfc:	bd10      	pop	{r4, pc}
 8002cfe:	bf00      	nop
 8002d00:	9999999a 	.word	0x9999999a
 8002d04:	3fb99999 	.word	0x3fb99999
 8002d08:	00000000 	.word	0x00000000
 8002d0c:	409ea800 	.word	0x409ea800
 8002d10:	3dbb89cd 	.word	0x3dbb89cd
 8002d14:	3f64c5c7 	.word	0x3f64c5c7
 8002d18:	00000000 	.word	0x00000000
 8002d1c:	408ea800 	.word	0x408ea800
 8002d20:	9fbe76c9 	.word	0x9fbe76c9
 8002d24:	3f5d2f1a 	.word	0x3f5d2f1a

08002d28 <Get_Linear_Model_Affine>:

void Get_Linear_Model_Affine(double *x_op, double *u_op, double dt, double *A_flat, double *B_flat, double *d_vec) {
 8002d28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002d2c:	461e      	mov	r6, r3
 8002d2e:	460f      	mov	r7, r1

    Get_Jacobian_F(x_op, dt, A_flat);
 8002d30:	4611      	mov	r1, r2
void Get_Linear_Model_Affine(double *x_op, double *u_op, double dt, double *A_flat, double *B_flat, double *d_vec) {
 8002d32:	4614      	mov	r4, r2
 8002d34:	4605      	mov	r5, r0
 8002d36:	ed2d 8b0a 	vpush	{d8-d12}
 8002d3a:	b088      	sub	sp, #32
 8002d3c:	eeb0 cb40 	vmov.f64	d12, d0
    // B_flat[1*2 + 0] = 0;
    B_flat[1*2 + 1] = dt * ((g2 * k2) / AREAS[1]);

    // Row 2 (h3): Affected by Pump 2 via (1-g2)
    // B_flat[2*2 + 0] = 0;
    B_flat[2*2 + 1] = dt * (((1 - g2) * k2) / AREAS[2]);
 8002d40:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
void Get_Linear_Model_Affine(double *x_op, double *u_op, double dt, double *A_flat, double *B_flat, double *d_vec) {
 8002d44:	f8dd 8060 	ldr.w	r8, [sp, #96]	@ 0x60
    Get_Jacobian_F(x_op, dt, A_flat);
 8002d48:	f7ff ff76 	bl	8002c38 <Get_Jacobian_F>
    memset(B_flat, 0, N_STATES * N_INPUTS * sizeof(double));
 8002d4c:	2238      	movs	r2, #56	@ 0x38
 8002d4e:	2100      	movs	r1, #0
 8002d50:	f106 0008 	add.w	r0, r6, #8
 8002d54:	f004 fcd6 	bl	8007704 <memset>
    double g1 = active_gamma[0];
 8002d58:	4b57      	ldr	r3, [pc, #348]	@ (8002eb8 <Get_Linear_Model_Affine+0x190>)
    // Row 3 (h4): Affected by Pump 1 via (1-g1)
    B_flat[3*2 + 0] = dt * (((1 - g1) * k1) / AREAS[3]);
    // B_flat[3*2 + 1] = 0;

    double x_next_nonlin[4];
    Get_Nonlinear_Model(x_op, u_op, dt, x_next_nonlin);
 8002d5a:	eeb0 0b4c 	vmov.f64	d0, d12
 8002d5e:	466a      	mov	r2, sp
 8002d60:	4639      	mov	r1, r7
 8002d62:	4628      	mov	r0, r5
    double g1 = active_gamma[0];
 8002d64:	ed93 bb00 	vldr	d11, [r3]
    double g2 = active_gamma[1];
 8002d68:	ed93 9b02 	vldr	d9, [r3, #8]
    double k1 = active_k_pump[0];
 8002d6c:	4b53      	ldr	r3, [pc, #332]	@ (8002ebc <Get_Linear_Model_Affine+0x194>)
    B_flat[0*2 + 0] = dt * ((g1 * k1) / AREAS[0]);
 8002d6e:	ed9f 4b4e 	vldr	d4, [pc, #312]	@ 8002ea8 <Get_Linear_Model_Affine+0x180>
    double k1 = active_k_pump[0];
 8002d72:	ed93 7b00 	vldr	d7, [r3]
    double k2 = active_k_pump[1];
 8002d76:	ed93 5b02 	vldr	d5, [r3, #8]
    B_flat[1*2 + 1] = dt * ((g2 * k2) / AREAS[1]);
 8002d7a:	ed9f 6b4d 	vldr	d6, [pc, #308]	@ 8002eb0 <Get_Linear_Model_Affine+0x188>
    B_flat[2*2 + 1] = dt * (((1 - g2) * k2) / AREAS[2]);
 8002d7e:	ee38 ab49 	vsub.f64	d10, d8, d9
    B_flat[1*2 + 1] = dt * ((g2 * k2) / AREAS[1]);
 8002d82:	ee29 9b05 	vmul.f64	d9, d9, d5
    B_flat[3*2 + 0] = dt * (((1 - g1) * k1) / AREAS[3]);
 8002d86:	ee38 8b4b 	vsub.f64	d8, d8, d11
    B_flat[2*2 + 1] = dt * (((1 - g2) * k2) / AREAS[2]);
 8002d8a:	ee25 5b04 	vmul.f64	d5, d5, d4
    B_flat[0*2 + 0] = dt * ((g1 * k1) / AREAS[0]);
 8002d8e:	ee2b bb07 	vmul.f64	d11, d11, d7
    B_flat[3*2 + 0] = dt * (((1 - g1) * k1) / AREAS[3]);
 8002d92:	ee27 7b06 	vmul.f64	d7, d7, d6
    B_flat[2*2 + 1] = dt * (((1 - g2) * k2) / AREAS[2]);
 8002d96:	ee2a ab05 	vmul.f64	d10, d10, d5
    B_flat[0*2 + 0] = dt * ((g1 * k1) / AREAS[0]);
 8002d9a:	ee2b bb04 	vmul.f64	d11, d11, d4
    B_flat[3*2 + 0] = dt * (((1 - g1) * k1) / AREAS[3]);
 8002d9e:	ee28 8b07 	vmul.f64	d8, d8, d7
    B_flat[1*2 + 1] = dt * ((g2 * k2) / AREAS[1]);
 8002da2:	ee29 9b06 	vmul.f64	d9, d9, d6
    B_flat[3*2 + 0] = dt * (((1 - g1) * k1) / AREAS[3]);
 8002da6:	ee28 8b0c 	vmul.f64	d8, d8, d12
    B_flat[1*2 + 1] = dt * ((g2 * k2) / AREAS[1]);
 8002daa:	ee29 9b0c 	vmul.f64	d9, d9, d12
    B_flat[0*2 + 0] = dt * ((g1 * k1) / AREAS[0]);
 8002dae:	ee2b bb0c 	vmul.f64	d11, d11, d12
    B_flat[2*2 + 1] = dt * (((1 - g2) * k2) / AREAS[2]);
 8002db2:	ee2a ab0c 	vmul.f64	d10, d10, d12
    B_flat[1*2 + 1] = dt * ((g2 * k2) / AREAS[1]);
 8002db6:	ed86 9b06 	vstr	d9, [r6, #24]
    B_flat[3*2 + 0] = dt * (((1 - g1) * k1) / AREAS[3]);
 8002dba:	ed86 8b0c 	vstr	d8, [r6, #48]	@ 0x30
    B_flat[0*2 + 0] = dt * ((g1 * k1) / AREAS[0]);
 8002dbe:	ed86 bb00 	vstr	d11, [r6]
    B_flat[2*2 + 1] = dt * (((1 - g2) * k2) / AREAS[2]);
 8002dc2:	ed86 ab0a 	vstr	d10, [r6, #40]	@ 0x28
    Get_Nonlinear_Model(x_op, u_op, dt, x_next_nonlin);
 8002dc6:	f7ff fe67 	bl	8002a98 <Get_Nonlinear_Model>
    y[0] += B[0]*u[0] + B[1]*u[1];
 8002dca:	ed97 3b00 	vldr	d3, [r7]
 8002dce:	ed9d 7b00 	vldr	d7, [sp]
    y[0] = A[0]*x[0] + A[1]*x[1] + A[2]*x[2] + A[3]*x[3];
 8002dd2:	ed95 4b00 	vldr	d4, [r5]
 8002dd6:	ed94 6b00 	vldr	d6, [r4]
 8002dda:	eeab 7b43 	vfms.f64	d7, d11, d3
 8002dde:	ed95 5b02 	vldr	d5, [r5, #8]
 8002de2:	ed94 1b02 	vldr	d1, [r4, #8]
    y[0] += B[0]*u[0] + B[1]*u[1];
 8002de6:	ed97 2b02 	vldr	d2, [r7, #8]
 8002dea:	ed9d 0b04 	vldr	d0, [sp, #16]
 8002dee:	eea6 7b44 	vfms.f64	d7, d6, d4
 8002df2:	eeaa 0b42 	vfms.f64	d0, d10, d2
 8002df6:	eea1 7b45 	vfms.f64	d7, d1, d5
 8002dfa:	ed9d 1b02 	vldr	d1, [sp, #8]
 8002dfe:	eea9 1b42 	vfms.f64	d1, d9, d2
 8002e02:	eeb0 6b47 	vmov.f64	d6, d7
 8002e06:	ed9d 2b06 	vldr	d2, [sp, #24]
    y[1] = A[4]*x[0] + A[5]*x[1] + A[6]*x[2] + A[7]*x[3];
 8002e0a:	ed94 9b0e 	vldr	d9, [r4, #56]	@ 0x38
 8002e0e:	eea8 2b43 	vfms.f64	d2, d8, d3
 8002e12:	ed94 3b08 	vldr	d3, [r4, #32]
 8002e16:	ed94 8b0c 	vldr	d8, [r4, #48]	@ 0x30
 8002e1a:	eea4 1b43 	vfms.f64	d1, d4, d3
 8002e1e:	ed94 3b0a 	vldr	d3, [r4, #40]	@ 0x28
 8002e22:	eea5 1b43 	vfms.f64	d1, d5, d3
    y[2] = A[8]*x[0] + A[9]*x[1] + A[10]*x[2] + A[11]*x[3];
 8002e26:	ed94 3b10 	vldr	d3, [r4, #64]	@ 0x40
 8002e2a:	eea4 0b43 	vfms.f64	d0, d4, d3
    y[3] = A[12]*x[0] + A[13]*x[1] + A[14]*x[2] + A[15]*x[3];
 8002e2e:	ed94 3b18 	vldr	d3, [r4, #96]	@ 0x60
 8002e32:	eea4 2b43 	vfms.f64	d2, d4, d3
    y[2] = A[8]*x[0] + A[9]*x[1] + A[10]*x[2] + A[11]*x[3];
 8002e36:	ed94 4b12 	vldr	d4, [r4, #72]	@ 0x48
    y[0] = A[0]*x[0] + A[1]*x[1] + A[2]*x[2] + A[3]*x[3];
 8002e3a:	ed95 3b04 	vldr	d3, [r5, #16]
 8002e3e:	eea5 0b44 	vfms.f64	d0, d5, d4
 8002e42:	eea3 1b48 	vfms.f64	d1, d3, d8
    y[3] = A[12]*x[0] + A[13]*x[1] + A[14]*x[2] + A[15]*x[3];
 8002e46:	ed94 4b1a 	vldr	d4, [r4, #104]	@ 0x68
    y[0] = A[0]*x[0] + A[1]*x[1] + A[2]*x[2] + A[3]*x[3];
 8002e4a:	ed95 8b06 	vldr	d8, [r5, #24]
    y[2] = A[8]*x[0] + A[9]*x[1] + A[10]*x[2] + A[11]*x[3];
 8002e4e:	eea5 2b44 	vfms.f64	d2, d5, d4

    // 2. Accumulate B * u (The Critical Fix)
    Mat_Vec_Mult_Add_4x2(B_flat, u_op, x_next_lin);

    for (int i = 0; i < 4; i++) {
        d_vec[i] = x_next_nonlin[i] - x_next_lin[i];
 8002e52:	eea8 1b49 	vfms.f64	d1, d8, d9
    y[0] = A[0]*x[0] + A[1]*x[1] + A[2]*x[2] + A[3]*x[3];
 8002e56:	ed94 4b04 	vldr	d4, [r4, #16]
 8002e5a:	ed94 5b06 	vldr	d5, [r4, #24]
 8002e5e:	eeb0 7b42 	vmov.f64	d7, d2
 8002e62:	eea4 6b43 	vfms.f64	d6, d4, d3
        d_vec[i] = x_next_nonlin[i] - x_next_lin[i];
 8002e66:	eea5 6b48 	vfms.f64	d6, d5, d8
    y[2] = A[8]*x[0] + A[9]*x[1] + A[10]*x[2] + A[11]*x[3];
 8002e6a:	ed94 5b14 	vldr	d5, [r4, #80]	@ 0x50
 8002e6e:	eea3 0b45 	vfms.f64	d0, d3, d5
 8002e72:	ed94 5b16 	vldr	d5, [r4, #88]	@ 0x58
        d_vec[i] = x_next_nonlin[i] - x_next_lin[i];
 8002e76:	eea8 0b45 	vfms.f64	d0, d8, d5
    y[3] = A[12]*x[0] + A[13]*x[1] + A[14]*x[2] + A[15]*x[3];
 8002e7a:	ed94 5b1c 	vldr	d5, [r4, #112]	@ 0x70
 8002e7e:	eea3 7b45 	vfms.f64	d7, d3, d5
 8002e82:	ed94 5b1e 	vldr	d5, [r4, #120]	@ 0x78
        d_vec[i] = x_next_nonlin[i] - x_next_lin[i];
 8002e86:	ed88 6b00 	vstr	d6, [r8]
 8002e8a:	ed88 1b02 	vstr	d1, [r8, #8]
 8002e8e:	ed88 0b04 	vstr	d0, [r8, #16]
 8002e92:	eea8 7b45 	vfms.f64	d7, d8, d5
 8002e96:	ed88 7b06 	vstr	d7, [r8, #24]
    }
}
 8002e9a:	b008      	add	sp, #32
 8002e9c:	ecbd 8b0a 	vpop	{d8-d12}
 8002ea0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002ea4:	f3af 8000 	nop.w
 8002ea8:	92492492 	.word	0x92492492
 8002eac:	3fa24924 	.word	0x3fa24924
 8002eb0:	00000000 	.word	0x00000000
 8002eb4:	3fa00000 	.word	0x3fa00000
 8002eb8:	24030968 	.word	0x24030968
 8002ebc:	24030958 	.word	0x24030958

08002ec0 <Run_MPC_Step>:
void Run_MPC_Step(double *x_est, double *x_ref, double *u_opt_out,
                  double *A_flat, double *B_flat, double *d_vec) {

    // 1. Safety Clamp x_est (The "Anti-Crash" layer)
    cpg_float x0_safe[4];
    for(int i=0; i<4; i++) x0_safe[i] = (cpg_float)(x_est[i] < 0.0 ? 0.0 : x_est[i]);
 8002ec0:	ed9f 7b39 	vldr	d7, [pc, #228]	@ 8002fa8 <Run_MPC_Step+0xe8>
 8002ec4:	ed90 3b00 	vldr	d3, [r0]
 8002ec8:	ed90 4b02 	vldr	d4, [r0, #8]
 8002ecc:	ed90 5b04 	vldr	d5, [r0, #16]
 8002ed0:	ed90 6b06 	vldr	d6, [r0, #24]
 8002ed4:	fe83 3b07 	vmaxnm.f64	d3, d3, d7
                  double *A_flat, double *B_flat, double *d_vec) {
 8002ed8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    for(int i=0; i<4; i++) x0_safe[i] = (cpg_float)(x_est[i] < 0.0 ? 0.0 : x_est[i]);
 8002edc:	fe84 4b07 	vmaxnm.f64	d4, d4, d7
 8002ee0:	fe85 5b07 	vmaxnm.f64	d5, d5, d7
                  double *A_flat, double *B_flat, double *d_vec) {
 8002ee4:	b088      	sub	sp, #32
 8002ee6:	4689      	mov	r9, r1
 8002ee8:	4690      	mov	r8, r2
 8002eea:	469a      	mov	sl, r3
    for(int i=0; i<4; i++) x0_safe[i] = (cpg_float)(x_est[i] < 0.0 ? 0.0 : x_est[i]);
 8002eec:	2610      	movs	r6, #16

    // 2. Transpose A (Row-Major C -> Column-Major OSQP)
    for (int r = 0; r < 4; r++) {
 8002eee:	2700      	movs	r7, #0
    for(int i=0; i<4; i++) x0_safe[i] = (cpg_float)(x_est[i] < 0.0 ? 0.0 : x_est[i]);
 8002ef0:	fe86 7b07 	vmaxnm.f64	d7, d6, d7
 8002ef4:	ed8d 3b00 	vstr	d3, [sp]
 8002ef8:	ed8d 4b02 	vstr	d4, [sp, #8]
 8002efc:	ed8d 5b04 	vstr	d5, [sp, #16]
 8002f00:	ed8d 7b06 	vstr	d7, [sp, #24]
        for (int c = 0; c < 4; c++) {
 8002f04:	463c      	mov	r4, r7
 8002f06:	eb0a 1547 	add.w	r5, sl, r7, lsl #5
            cpg_update_A(c * 4 + r, (cpg_float)A_flat[r * 4 + c]);
 8002f0a:	4620      	mov	r0, r4
        for (int c = 0; c < 4; c++) {
 8002f0c:	3404      	adds	r4, #4
            cpg_update_A(c * 4 + r, (cpg_float)A_flat[r * 4 + c]);
 8002f0e:	ecb5 0b02 	vldmia	r5!, {d0}
 8002f12:	f7fe fb9d 	bl	8001650 <cpg_update_A>
        for (int c = 0; c < 4; c++) {
 8002f16:	42a6      	cmp	r6, r4
 8002f18:	d1f7      	bne.n	8002f0a <Run_MPC_Step+0x4a>
    for (int r = 0; r < 4; r++) {
 8002f1a:	3701      	adds	r7, #1
 8002f1c:	3601      	adds	r6, #1
 8002f1e:	2f04      	cmp	r7, #4
 8002f20:	d1f0      	bne.n	8002f04 <Run_MPC_Step+0x44>
 8002f22:	9d10      	ldr	r5, [sp, #64]	@ 0x40
        }
    }

    // 3. Transpose B (Row-Major C -> Column-Major OSQP)
    for (int r = 0; r < 4; r++) {
 8002f24:	2400      	movs	r4, #0
        for (int c = 0; c < 2; c++) {
            cpg_update_B(c * 4 + r, (cpg_float)B_flat[r * 2 + c]);
 8002f26:	4620      	mov	r0, r4
    for (int r = 0; r < 4; r++) {
 8002f28:	3510      	adds	r5, #16
            cpg_update_B(c * 4 + r, (cpg_float)B_flat[r * 2 + c]);
 8002f2a:	ed15 0b04 	vldr	d0, [r5, #-16]
 8002f2e:	f7fe fb9d 	bl	800166c <cpg_update_B>
 8002f32:	1d20      	adds	r0, r4, #4
    for (int r = 0; r < 4; r++) {
 8002f34:	3401      	adds	r4, #1
            cpg_update_B(c * 4 + r, (cpg_float)B_flat[r * 2 + c]);
 8002f36:	ed15 0b02 	vldr	d0, [r5, #-8]
 8002f3a:	f7fe fb97 	bl	800166c <cpg_update_B>
    for (int r = 0; r < 4; r++) {
 8002f3e:	2c04      	cmp	r4, #4
 8002f40:	d1f1      	bne.n	8002f26 <Run_MPC_Step+0x66>
 8002f42:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 8002f44:	466f      	mov	r7, sp
        }
    }

    // 4. Update Vectors
    for (int i = 0; i < 4; i++) {
 8002f46:	2400      	movs	r4, #0
        cpg_update_d(i, (cpg_float)d_vec[i]);
 8002f48:	4620      	mov	r0, r4
 8002f4a:	ecb6 0b02 	vldmia	r6!, {d0}
 8002f4e:	f7fe fb9b 	bl	8001688 <cpg_update_d>
        cpg_update_x0(i, x0_safe[i]);
 8002f52:	4620      	mov	r0, r4
 8002f54:	ecb7 0b02 	vldmia	r7!, {d0}
 8002f58:	f7fe fb6c 	bl	8001634 <cpg_update_x0>
        cpg_update_ref(i, (cpg_float)x_ref[i]);
 8002f5c:	4620      	mov	r0, r4
    for (int i = 0; i < 4; i++) {
 8002f5e:	3401      	adds	r4, #1
        cpg_update_ref(i, (cpg_float)x_ref[i]);
 8002f60:	ecb9 0b02 	vldmia	r9!, {d0}
 8002f64:	f7fe fb58 	bl	8001618 <cpg_update_ref>
    for (int i = 0; i < 4; i++) {
 8002f68:	2c04      	cmp	r4, #4
 8002f6a:	d1ed      	bne.n	8002f48 <Run_MPC_Step+0x88>
    }

    // 5. SOLVE
    cpg_solve();
 8002f6c:	f7fe fc96 	bl	800189c <cpg_solve>

    // 6. RETRIEVE RESULT
    u_opt_out[0] = CLAMP((double)CPG_Prim.u[0], 0.0, 12.0);
 8002f70:	4b0f      	ldr	r3, [pc, #60]	@ (8002fb0 <Run_MPC_Step+0xf0>)
 8002f72:	eeb2 6b08 	vmov.f64	d6, #40	@ 0x41400000  12.0
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 8002fa8 <Run_MPC_Step+0xe8>
 8002f7c:	ed93 7b00 	vldr	d7, [r3]
 8002f80:	fe87 7b05 	vmaxnm.f64	d7, d7, d5
 8002f84:	fe87 7b46 	vminnm.f64	d7, d7, d6
 8002f88:	ed88 7b00 	vstr	d7, [r8]
    u_opt_out[1] = CLAMP((double)CPG_Prim.u[1], 0.0, 12.0);
 8002f8c:	ed93 7b02 	vldr	d7, [r3, #8]
 8002f90:	fe87 7b05 	vmaxnm.f64	d7, d7, d5
 8002f94:	fe87 7b46 	vminnm.f64	d7, d7, d6
 8002f98:	ed88 7b02 	vstr	d7, [r8, #8]
}
 8002f9c:	b008      	add	sp, #32
 8002f9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002fa2:	bf00      	nop
 8002fa4:	f3af 8000 	nop.w
	...
 8002fb0:	24000050 	.word	0x24000050
 8002fb4:	00000000 	.word	0x00000000

08002fb8 <osqp_solve>:
#ifdef OSQP_ENABLE_PROFILING
  OSQPFloat temp_run_time;       // Temporary variable to store current run time
#endif /* ifdef OSQP_ENABLE_PROFILING */

  // Check if solver has been initialized
  if (!solver || !solver->work) return osqp_error(OSQP_WORKSPACE_NOT_INIT_ERROR);
 8002fb8:	2800      	cmp	r0, #0
 8002fba:	f000 813d 	beq.w	8003238 <osqp_solve+0x280>
OSQPInt osqp_solve(OSQPSolver *solver) {
 8002fbe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if (!solver || !solver->work) return osqp_error(OSQP_WORKSPACE_NOT_INIT_ERROR);
 8002fc2:	f8d0 800c 	ldr.w	r8, [r0, #12]
OSQPInt osqp_solve(OSQPSolver *solver) {
 8002fc6:	b087      	sub	sp, #28
 8002fc8:	4604      	mov	r4, r0
  if (!solver || !solver->work) return osqp_error(OSQP_WORKSPACE_NOT_INIT_ERROR);
 8002fca:	f1b8 0f00 	cmp.w	r8, #0
 8002fce:	f000 80fa 	beq.w	80031c6 <osqp_solve+0x20e>

  work = solver->work;
  settings = solver->settings;
 8002fd2:	6807      	ldr	r7, [r0, #0]
  osqp_start_interrupt_listener();
#endif /* ifdef OSQP_ENABLE_INTERRUPT */

  // Initialize variables (cold start or warm start depending on settings)
  // If not warm start -> set x, z, y to zero
  if (!settings->warm_starting) osqp_cold_start(solver);
 8002fd4:	697b      	ldr	r3, [r7, #20]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	f000 80dc 	beq.w	8003194 <osqp_solve+0x1dc>

  // Main ADMM algorithm

  max_iter = settings->max_iter;
 8002fdc:	f8d7 9070 	ldr.w	r9, [r7, #112]	@ 0x70
  for (iter = 1; iter <= max_iter; iter++) {
 8002fe0:	f1b9 0f00 	cmp.w	r9, #0
 8002fe4:	f340 8108 	ble.w	80031f8 <osqp_solve+0x240>
    osqp_profiler_sec_push(OSQP_PROFILER_SEC_ADMM_ITER);

    // Update x_prev, z_prev (preallocated, no malloc)
    swap_vectors(&(work->x), &(work->x_prev));
    swap_vectors(&(work->z), &(work->z_prev));
 8002fe8:	f108 031c 	add.w	r3, r8, #28
  OSQPInt can_adapt_rho = 0;         // boolean, adapt rho or not
 8002fec:	2000      	movs	r0, #0
    swap_vectors(&(work->x), &(work->x_prev));
 8002fee:	f108 0b14 	add.w	fp, r8, #20
 8002ff2:	f108 0a2c 	add.w	sl, r8, #44	@ 0x2c
    swap_vectors(&(work->z), &(work->z_prev));
 8002ff6:	9303      	str	r3, [sp, #12]
  for (iter = 1; iter <= max_iter; iter++) {
 8002ff8:	2501      	movs	r5, #1
    swap_vectors(&(work->z), &(work->z_prev));
 8002ffa:	f108 0330 	add.w	r3, r8, #48	@ 0x30
 8002ffe:	9005      	str	r0, [sp, #20]
 8003000:	9304      	str	r3, [sp, #16]
    swap_vectors(&(work->x), &(work->x_prev));
 8003002:	4651      	mov	r1, sl
 8003004:	4658      	mov	r0, fp
 8003006:	f7fd fdf7 	bl	8000bf8 <swap_vectors>
    swap_vectors(&(work->z), &(work->z_prev));
 800300a:	e9dd 0103 	ldrd	r0, r1, [sp, #12]
 800300e:	f7fd fdf3 	bl	8000bf8 <swap_vectors>

    /* ADMM STEPS */
    /* Compute \tilde{x}^{k+1}, \tilde{z}^{k+1} */
    osqp_profiler_sec_push(OSQP_PROFILER_SEC_ADMM_KKT_SOLVE);
    update_xz_tilde(solver, iter);
 8003012:	4629      	mov	r1, r5
 8003014:	4620      	mov	r0, r4
 8003016:	f7fd fdf5 	bl	8000c04 <update_xz_tilde>
    osqp_profiler_sec_pop(OSQP_PROFILER_SEC_ADMM_KKT_SOLVE);

    osqp_profiler_sec_push(OSQP_PROFILER_SEC_ADMM_UPDATE);

    /* Compute x^{k+1} */
    update_x(solver);
 800301a:	4620      	mov	r0, r4
 800301c:	f7fd fe24 	bl	8000c68 <update_x>

    /* Compute z^{k+1} */
    osqp_profiler_sec_push(OSQP_PROFILER_SEC_ADMM_PROJ);
    update_z(solver);
 8003020:	4620      	mov	r0, r4
 8003022:	f7fd fe37 	bl	8000c94 <update_z>
    osqp_profiler_sec_pop(OSQP_PROFILER_SEC_ADMM_PROJ);

    /* Compute y^{k+1} */
    update_y(solver);
 8003026:	4620      	mov	r0, r4
 8003028:	f7fd fe62 	bl	8000cf0 <update_y>
    }
#endif /* ifdef OSQP_ENABLE_PROFILING */


    // Can we check for termination ?
    can_check_termination = settings->check_termination &&
 800302c:	f8d7 609c 	ldr.w	r6, [r7, #156]	@ 0x9c
 8003030:	2e00      	cmp	r6, #0
 8003032:	f000 808a 	beq.w	800314a <osqp_solve+0x192>
#else
    can_print = 0;
#endif /* ifdef OSQP_ENABLE_PRINTING */

#if OSQP_EMBEDDED_MODE != 1
    switch(settings->adaptive_rho)
 8003036:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
                            (iter % settings->check_termination == 0);
 8003038:	fb95 f3f6 	sdiv	r3, r5, r6
 800303c:	fb06 5313 	mls	r3, r6, r3, r5
    switch(settings->adaptive_rho)
 8003040:	2a03      	cmp	r2, #3
 8003042:	f200 80ff 	bhi.w	8003244 <osqp_solve+0x28c>
 8003046:	e8df f002 	tbb	[pc, r2]
 800304a:	4002      	.short	0x4002
 800304c:	4002      	.short	0x4002
    {
    case OSQP_ADAPTIVE_RHO_UPDATE_DISABLED:
      /* Don't do anything, it is disabled*/
      can_adapt_rho = 0;
 800304e:	2600      	movs	r6, #0
    }
#else
    can_adapt_rho = 0;
#endif /* OSQP_EMBEDDED_MODE != 1 */

    if(can_check_termination || can_print || can_adapt_rho || iter == 1) {
 8003050:	2b00      	cmp	r3, #0
 8003052:	d156      	bne.n	8003102 <osqp_solve+0x14a>
      // * We will be printing status
      // * We will be adapting rho
      // * It is the first iteration
      //   (We always update info in the first iteration because indirect solvers
      //    use residual values to compute required accuracy of their solution.)
      update_info(solver, iter, 0);
 8003054:	461a      	mov	r2, r3
 8003056:	4629      	mov	r1, r5
 8003058:	4620      	mov	r0, r4
 800305a:	9305      	str	r3, [sp, #20]
 800305c:	f7fe f86c 	bl	8001138 <update_info>
    }

    // Check algorithm termination if desired
    if (can_check_termination) {
      if (check_termination(solver, 0)) {
 8003060:	9b05      	ldr	r3, [sp, #20]
 8003062:	4620      	mov	r0, r4
 8003064:	4619      	mov	r1, r3
 8003066:	f7fe f92b 	bl	80012c0 <check_termination>
 800306a:	2800      	cmp	r0, #0
 800306c:	d157      	bne.n	800311e <osqp_solve+0x166>
 800306e:	2201      	movs	r2, #1
        // Terminate algorithm
        break;
      }
    }

    work->rho_updated = 0;
 8003070:	2300      	movs	r3, #0
 8003072:	f8c8 30a0 	str.w	r3, [r8, #160]	@ 0xa0
#if OSQP_EMBEDDED_MODE != 1
    // Further processing to determine if the KKT error has decresed
    // This requires values computed in update_info, so must be done here.
    if(can_adapt_rho && (settings->adaptive_rho == OSQP_ADAPTIVE_RHO_UPDATE_KKT_ERROR)) {
 8003076:	2e00      	cmp	r6, #0
 8003078:	d04a      	beq.n	8003110 <osqp_solve+0x158>
 800307a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800307c:	2b03      	cmp	r3, #3
 800307e:	d10d      	bne.n	800309c <osqp_solve+0xe4>
      if(solver->info->rel_kkt_error <= ( settings->adaptive_rho_fraction * work->last_rel_kkt) ) {
 8003080:	68a3      	ldr	r3, [r4, #8]
 8003082:	ed98 6b2a 	vldr	d6, [r8, #168]	@ 0xa8
 8003086:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 800308a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800308e:	ed93 6b24 	vldr	d6, [r3, #144]	@ 0x90
 8003092:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8003096:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800309a:	d839      	bhi.n	8003110 <osqp_solve+0x158>

    // Actually update rho if requested
    if(can_adapt_rho) {
      osqp_profiler_event_mark(OSQP_PROFILER_EVENT_RHO_UPDATE);

      if (adapt_rho(solver)) {
 800309c:	4620      	mov	r0, r4
 800309e:	9205      	str	r2, [sp, #20]
 80030a0:	f7fd fd2e 	bl	8000b00 <adapt_rho>
 80030a4:	2800      	cmp	r0, #0
 80030a6:	f040 80be 	bne.w	8003226 <osqp_solve+0x26e>
      }
    }
#endif // OSQP_EMBEDDED_MODE != 1

    // Store the relative KKT error for the last update
    if(work->rho_updated) {
 80030aa:	f8d8 30a0 	ldr.w	r3, [r8, #160]	@ 0xa0
 80030ae:	9a05      	ldr	r2, [sp, #20]
 80030b0:	b123      	cbz	r3, 80030bc <osqp_solve+0x104>
      work->last_rel_kkt = solver->info->rel_kkt_error;
 80030b2:	68a3      	ldr	r3, [r4, #8]
 80030b4:	e9d3 0124 	ldrd	r0, r1, [r3, #144]	@ 0x90
 80030b8:	e9c8 012a 	strd	r0, r1, [r8, #168]	@ 0xa8
 80030bc:	2301      	movs	r3, #1
 80030be:	9305      	str	r3, [sp, #20]
  for (iter = 1; iter <= max_iter; iter++) {
 80030c0:	1c6b      	adds	r3, r5, #1
 80030c2:	4599      	cmp	r9, r3
 80030c4:	db29      	blt.n	800311a <osqp_solve+0x162>
 80030c6:	461d      	mov	r5, r3
 80030c8:	e79b      	b.n	8003002 <osqp_solve+0x4a>
      if(settings->adaptive_rho_interval && (iter % settings->adaptive_rho_interval == 0)) {
 80030ca:	6dbe      	ldr	r6, [r7, #88]	@ 0x58
 80030cc:	2e00      	cmp	r6, #0
 80030ce:	d0bf      	beq.n	8003050 <osqp_solve+0x98>
 80030d0:	fb95 f2f6 	sdiv	r2, r5, r6
 80030d4:	fb06 5212 	mls	r2, r6, r2, r5
 80030d8:	2a00      	cmp	r2, #0
 80030da:	d1b8      	bne.n	800304e <osqp_solve+0x96>
      update_info(solver, iter, 0);
 80030dc:	4629      	mov	r1, r5
 80030de:	4620      	mov	r0, r4
 80030e0:	9305      	str	r3, [sp, #20]
 80030e2:	f7fe f829 	bl	8001138 <update_info>
    if (can_check_termination) {
 80030e6:	9b05      	ldr	r3, [sp, #20]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d14e      	bne.n	800318a <osqp_solve+0x1d2>
      if (check_termination(solver, 0)) {
 80030ec:	4619      	mov	r1, r3
 80030ee:	4620      	mov	r0, r4
 80030f0:	f7fe f8e6 	bl	80012c0 <check_termination>
 80030f4:	b998      	cbnz	r0, 800311e <osqp_solve+0x166>
 80030f6:	2201      	movs	r2, #1
 80030f8:	e048      	b.n	800318c <osqp_solve+0x1d4>
      if(settings->adaptive_rho_interval && (iter % settings->adaptive_rho_interval == 0)) {
 80030fa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d13a      	bne.n	8003176 <osqp_solve+0x1be>
      can_adapt_rho = 0;
 8003100:	461e      	mov	r6, r3
    if(can_check_termination || can_print || can_adapt_rho || iter == 1) {
 8003102:	2d01      	cmp	r5, #1
 8003104:	d030      	beq.n	8003168 <osqp_solve+0x1b0>
 8003106:	f016 0201 	ands.w	r2, r6, #1
 800310a:	d12d      	bne.n	8003168 <osqp_solve+0x1b0>
    work->rho_updated = 0;
 800310c:	f8c8 20a0 	str.w	r2, [r8, #160]	@ 0xa0
        can_adapt_rho = 0;
 8003110:	2300      	movs	r3, #0
 8003112:	9305      	str	r3, [sp, #20]
  for (iter = 1; iter <= max_iter; iter++) {
 8003114:	1c6b      	adds	r3, r5, #1
 8003116:	4599      	cmp	r9, r3
 8003118:	dad5      	bge.n	80030c6 <osqp_solve+0x10e>
  }        // End of ADMM for loop


  // Update information and check termination condition if it hasn't been done
  // during last iteration (max_iter reached or check_termination disabled)
  if (!can_check_termination) {
 800311a:	2a00      	cmp	r2, #0
 800311c:	d06d      	beq.n	80031fa <osqp_solve+0x242>

  }

  // Compute objective value in case it was not
  // computed during the iterations
  if (has_solution(solver->info)){
 800311e:	68a0      	ldr	r0, [r4, #8]
 8003120:	f7fd ff9e 	bl	8001060 <has_solution>
 8003124:	2800      	cmp	r0, #0
 8003126:	d155      	bne.n	80031d4 <osqp_solve+0x21c>
    print_summary(solver);
  }
#endif /* ifdef OSQP_ENABLE_PRINTING */

  /* if max iterations reached, change status accordingly */
  if (solver->info->status_val == OSQP_UNSOLVED) {
 8003128:	68a5      	ldr	r5, [r4, #8]
 800312a:	6a2b      	ldr	r3, [r5, #32]
 800312c:	2b0b      	cmp	r3, #11
 800312e:	d073      	beq.n	8003218 <osqp_solve+0x260>
#endif /* ifdef OSQP_ENABLE_PROFILING */


#if OSQP_EMBEDDED_MODE != 1
  /* Update rho estimate */
  solver->info->rho_estimate = compute_rho_estimate(solver);
 8003130:	4620      	mov	r0, r4
 8003132:	f7fd fc95 	bl	8000a60 <compute_rho_estimate>
  /* Print final footer */
  if (settings->verbose) print_footer(solver->info, settings->polishing);
#endif /* ifdef OSQP_ENABLE_PRINTING */

  // Store solution
  store_solution(solver, solver->solution);
 8003136:	6861      	ldr	r1, [r4, #4]
 8003138:	4620      	mov	r0, r4
  solver->info->rho_estimate = compute_rho_estimate(solver);
 800313a:	ed85 0b16 	vstr	d0, [r5, #88]	@ 0x58
  store_solution(solver, solver->solution);
 800313e:	f7fd ff9b 	bl	8001078 <store_solution>
  exitflag              = 0;
 8003142:	2000      	movs	r0, #0
#endif /* ifdef OSQP_ENABLE_INTERRUPT */

  osqp_profiler_sec_pop(OSQP_PROFILER_SEC_OPT_SOLVE);

  return exitflag;
}
 8003144:	b007      	add	sp, #28
 8003146:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    switch(settings->adaptive_rho)
 800314a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800314c:	2b03      	cmp	r3, #3
 800314e:	d877      	bhi.n	8003240 <osqp_solve+0x288>
 8003150:	a201      	add	r2, pc, #4	@ (adr r2, 8003158 <osqp_solve+0x1a0>)
 8003152:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003156:	bf00      	nop
 8003158:	08003103 	.word	0x08003103
 800315c:	080030fb 	.word	0x080030fb
 8003160:	08003103 	.word	0x08003103
 8003164:	080030fb 	.word	0x080030fb
      update_info(solver, iter, 0);
 8003168:	2200      	movs	r2, #0
 800316a:	4629      	mov	r1, r5
 800316c:	4620      	mov	r0, r4
 800316e:	f7fd ffe3 	bl	8001138 <update_info>
 8003172:	2200      	movs	r2, #0
 8003174:	e77c      	b.n	8003070 <osqp_solve+0xb8>
      if(settings->adaptive_rho_interval && (iter % settings->adaptive_rho_interval == 0)) {
 8003176:	fb95 f2f3 	sdiv	r2, r5, r3
 800317a:	fb03 5212 	mls	r2, r3, r2, r5
 800317e:	2a00      	cmp	r2, #0
 8003180:	d1bf      	bne.n	8003102 <osqp_solve+0x14a>
      update_info(solver, iter, 0);
 8003182:	4629      	mov	r1, r5
 8003184:	4620      	mov	r0, r4
 8003186:	f7fd ffd7 	bl	8001138 <update_info>
      can_adapt_rho = 0;
 800318a:	2200      	movs	r2, #0
    work->rho_updated = 0;
 800318c:	2300      	movs	r3, #0
 800318e:	f8c8 30a0 	str.w	r3, [r8, #160]	@ 0xa0
 8003192:	e772      	b.n	800307a <osqp_solve+0xc2>
}


void osqp_cold_start(OSQPSolver *solver) {
  OSQPWorkspace *work = solver->work;
  OSQPVectorf_set_scalar(work->x, 0.);
 8003194:	f8d8 0014 	ldr.w	r0, [r8, #20]
 8003198:	ed9f 0b2b 	vldr	d0, [pc, #172]	@ 8003248 <osqp_solve+0x290>
 800319c:	f000 ffd2 	bl	8004144 <OSQPVectorf_set_scalar>
  OSQPVectorf_set_scalar(work->z, 0.);
 80031a0:	f8d8 001c 	ldr.w	r0, [r8, #28]
 80031a4:	ed9f 0b28 	vldr	d0, [pc, #160]	@ 8003248 <osqp_solve+0x290>
 80031a8:	f000 ffcc 	bl	8004144 <OSQPVectorf_set_scalar>
  OSQPVectorf_set_scalar(work->y, 0.);
 80031ac:	f8d8 0018 	ldr.w	r0, [r8, #24]
 80031b0:	ed9f 0b25 	vldr	d0, [pc, #148]	@ 8003248 <osqp_solve+0x290>
 80031b4:	f000 ffc6 	bl	8004144 <OSQPVectorf_set_scalar>

  /* Cold start the linear system solver */
  work->linsys_solver->warm_start(work->linsys_solver, work->x);
 80031b8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80031bc:	f8d8 1014 	ldr.w	r1, [r8, #20]
 80031c0:	6903      	ldr	r3, [r0, #16]
 80031c2:	4798      	blx	r3
}
 80031c4:	e70a      	b.n	8002fdc <osqp_solve+0x24>
  if (!solver || !solver->work) return osqp_error(OSQP_WORKSPACE_NOT_INIT_ERROR);
 80031c6:	4922      	ldr	r1, [pc, #136]	@ (8003250 <osqp_solve+0x298>)
 80031c8:	2006      	movs	r0, #6
}
 80031ca:	b007      	add	sp, #28
 80031cc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if (!solver || !solver->work) return osqp_error(OSQP_WORKSPACE_NOT_INIT_ERROR);
 80031d0:	f7ff b934 	b.w	800243c <_osqp_error>
                             &(solver->info->obj_val),
 80031d4:	68a3      	ldr	r3, [r4, #8]
    compute_obj_val_dual_gap(solver, work->x, work->y,
 80031d6:	f103 0048 	add.w	r0, r3, #72	@ 0x48
 80031da:	e9d8 1205 	ldrd	r1, r2, [r8, #20]
 80031de:	9001      	str	r0, [sp, #4]
 80031e0:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 80031e4:	3328      	adds	r3, #40	@ 0x28
 80031e6:	9000      	str	r0, [sp, #0]
 80031e8:	4620      	mov	r0, r4
 80031ea:	f7fd fda9 	bl	8000d40 <compute_obj_val_dual_gap>
  if (solver->info->status_val == OSQP_UNSOLVED) {
 80031ee:	68a5      	ldr	r5, [r4, #8]
 80031f0:	6a2b      	ldr	r3, [r5, #32]
 80031f2:	2b0b      	cmp	r3, #11
 80031f4:	d19c      	bne.n	8003130 <osqp_solve+0x178>
 80031f6:	e00f      	b.n	8003218 <osqp_solve+0x260>
  for (iter = 1; iter <= max_iter; iter++) {
 80031f8:	2500      	movs	r5, #0
    update_info(solver, iter - 1, 0);
 80031fa:	4629      	mov	r1, r5
 80031fc:	4620      	mov	r0, r4
 80031fe:	2200      	movs	r2, #0
 8003200:	f7fd ff9a 	bl	8001138 <update_info>
    check_termination(solver, 0);
 8003204:	2100      	movs	r1, #0
 8003206:	4620      	mov	r0, r4
 8003208:	f7fe f85a 	bl	80012c0 <check_termination>
  if (has_solution(solver->info)){
 800320c:	68a0      	ldr	r0, [r4, #8]
 800320e:	f7fd ff27 	bl	8001060 <has_solution>
 8003212:	2800      	cmp	r0, #0
 8003214:	d088      	beq.n	8003128 <osqp_solve+0x170>
 8003216:	e7dd      	b.n	80031d4 <osqp_solve+0x21c>
    if (!check_termination(solver, 1)) { // Try to check for approximate
 8003218:	2101      	movs	r1, #1
 800321a:	4620      	mov	r0, r4
 800321c:	f7fe f850 	bl	80012c0 <check_termination>
 8003220:	b128      	cbz	r0, 800322e <osqp_solve+0x276>
  solver->info->rho_estimate = compute_rho_estimate(solver);
 8003222:	68a5      	ldr	r5, [r4, #8]
 8003224:	e784      	b.n	8003130 <osqp_solve+0x178>
        exitflag = 1;
 8003226:	2001      	movs	r0, #1
}
 8003228:	b007      	add	sp, #28
 800322a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      update_status(solver->info, OSQP_MAX_ITER_REACHED);
 800322e:	2107      	movs	r1, #7
 8003230:	68a0      	ldr	r0, [r4, #8]
 8003232:	f7fe f83b 	bl	80012ac <update_status>
 8003236:	e7f4      	b.n	8003222 <osqp_solve+0x26a>
  if (!solver || !solver->work) return osqp_error(OSQP_WORKSPACE_NOT_INIT_ERROR);
 8003238:	4905      	ldr	r1, [pc, #20]	@ (8003250 <osqp_solve+0x298>)
 800323a:	2006      	movs	r0, #6
 800323c:	f7ff b8fe 	b.w	800243c <_osqp_error>
    switch(settings->adaptive_rho)
 8003240:	9e05      	ldr	r6, [sp, #20]
 8003242:	e75e      	b.n	8003102 <osqp_solve+0x14a>
 8003244:	9e05      	ldr	r6, [sp, #20]
 8003246:	e703      	b.n	8003050 <osqp_solve+0x98>
	...
 8003250:	08007898 	.word	0x08007898

08003254 <osqp_update_data_vec>:
  if (!solver || !solver->work) return osqp_error(OSQP_WORKSPACE_NOT_INIT_ERROR);
 8003254:	2800      	cmp	r0, #0
 8003256:	f000 80bc 	beq.w	80033d2 <osqp_update_data_vec+0x17e>
                             const OSQPFloat* u_new) {
 800325a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if (!solver || !solver->work) return osqp_error(OSQP_WORKSPACE_NOT_INIT_ERROR);
 800325e:	68c7      	ldr	r7, [r0, #12]
 8003260:	4604      	mov	r4, r0
 8003262:	2f00      	cmp	r7, #0
 8003264:	d05e      	beq.n	8003324 <osqp_update_data_vec+0xd0>
  if (l_new || u_new) {
 8003266:	461e      	mov	r6, r3
 8003268:	4688      	mov	r8, r1
 800326a:	4615      	mov	r5, r2
 800326c:	ea52 0306 	orrs.w	r3, r2, r6
 8003270:	d053      	beq.n	800331a <osqp_update_data_vec+0xc6>
    l_tmp = work->z_prev;
 8003272:	f8d7 9030 	ldr.w	r9, [r7, #48]	@ 0x30
    u_tmp = work->delta_y;
 8003276:	f8d7 a060 	ldr.w	sl, [r7, #96]	@ 0x60
    if (l_new) OSQPVectorf_from_raw(l_tmp, l_new);
 800327a:	2a00      	cmp	r2, #0
 800327c:	d058      	beq.n	8003330 <osqp_update_data_vec+0xdc>
 800327e:	4611      	mov	r1, r2
 8003280:	4648      	mov	r0, r9
 8003282:	f000 ff43 	bl	800410c <OSQPVectorf_from_raw>
    if (u_new) OSQPVectorf_from_raw(u_tmp, u_new);
 8003286:	2e00      	cmp	r6, #0
 8003288:	f000 808a 	beq.w	80033a0 <osqp_update_data_vec+0x14c>
 800328c:	4631      	mov	r1, r6
 800328e:	4650      	mov	r0, sl
 8003290:	f000 ff3c 	bl	800410c <OSQPVectorf_from_raw>
    if (solver->settings->scaling) {
 8003294:	6823      	ldr	r3, [r4, #0]
 8003296:	699b      	ldr	r3, [r3, #24]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d074      	beq.n	8003386 <osqp_update_data_vec+0x132>
      if (l_new) OSQPVectorf_ew_prod(l_tmp, l_tmp, work->scaling->E);
 800329c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80032a0:	4649      	mov	r1, r9
 80032a2:	4648      	mov	r0, r9
 80032a4:	68da      	ldr	r2, [r3, #12]
 80032a6:	f001 f8eb 	bl	8004480 <OSQPVectorf_ew_prod>
      if (u_new) OSQPVectorf_ew_prod(u_tmp, u_tmp, work->scaling->E);
 80032aa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80032ae:	4651      	mov	r1, sl
 80032b0:	4650      	mov	r0, sl
 80032b2:	68da      	ldr	r2, [r3, #12]
 80032b4:	f001 f8e4 	bl	8004480 <OSQPVectorf_ew_prod>
      if (l_new && u_new) exitflag = !OSQPVectorf_all_leq(l_tmp, u_tmp);
 80032b8:	b10d      	cbz	r5, 80032be <osqp_update_data_vec+0x6a>
 80032ba:	2e00      	cmp	r6, #0
 80032bc:	d163      	bne.n	8003386 <osqp_update_data_vec+0x132>
      else                exitflag = !OSQPVectorf_all_leq(work->data->l, u_tmp);
 80032be:	683b      	ldr	r3, [r7, #0]
      else if (l_new)     exitflag = !OSQPVectorf_all_leq(l_tmp, work->data->u);
 80032c0:	2d00      	cmp	r5, #0
 80032c2:	d03e      	beq.n	8003342 <osqp_update_data_vec+0xee>
 80032c4:	6999      	ldr	r1, [r3, #24]
 80032c6:	4648      	mov	r0, r9
 80032c8:	f001 f904 	bl	80044d4 <OSQPVectorf_all_leq>
      if (exitflag) return osqp_error(OSQP_DATA_VALIDATION_ERROR);
 80032cc:	2800      	cmp	r0, #0
 80032ce:	d03e      	beq.n	800334e <osqp_update_data_vec+0xfa>
      if (l_new) swap_vectors(&work->z_prev,  &work->data->l);
 80032d0:	4638      	mov	r0, r7
 80032d2:	f850 1b30 	ldr.w	r1, [r0], #48
 80032d6:	3114      	adds	r1, #20
 80032d8:	f7fd fc8e 	bl	8000bf8 <swap_vectors>
      if (u_new) swap_vectors(&work->delta_y, &work->data->u);
 80032dc:	b12e      	cbz	r6, 80032ea <osqp_update_data_vec+0x96>
 80032de:	4638      	mov	r0, r7
 80032e0:	f850 1b60 	ldr.w	r1, [r0], #96
 80032e4:	3118      	adds	r1, #24
 80032e6:	f7fd fc87 	bl	8000bf8 <swap_vectors>
      if (solver->settings->rho_is_vec) exitflag = update_rho_vec(solver);
 80032ea:	6823      	ldr	r3, [r4, #0]
 80032ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032ee:	b1a3      	cbz	r3, 800331a <osqp_update_data_vec+0xc6>
 80032f0:	4620      	mov	r0, r4
 80032f2:	f7fd fc2d 	bl	8000b50 <update_rho_vec>
 80032f6:	4605      	mov	r5, r0
  if (q_new) {
 80032f8:	f1b8 0f00 	cmp.w	r8, #0
 80032fc:	d007      	beq.n	800330e <osqp_update_data_vec+0xba>
    OSQPVectorf_from_raw(work->data->q, q_new);
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	4641      	mov	r1, r8
 8003302:	6918      	ldr	r0, [r3, #16]
 8003304:	f000 ff02 	bl	800410c <OSQPVectorf_from_raw>
    if (solver->settings->scaling) {
 8003308:	6823      	ldr	r3, [r4, #0]
 800330a:	699b      	ldr	r3, [r3, #24]
 800330c:	bb2b      	cbnz	r3, 800335a <osqp_update_data_vec+0x106>
  reset_info(solver->info);
 800330e:	68a0      	ldr	r0, [r4, #8]
 8003310:	f7fd ffbe 	bl	8001290 <reset_info>
}
 8003314:	4628      	mov	r0, r5
 8003316:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  OSQPInt exitflag = 0;
 800331a:	2500      	movs	r5, #0
  if (q_new) {
 800331c:	f1b8 0f00 	cmp.w	r8, #0
 8003320:	d1ed      	bne.n	80032fe <osqp_update_data_vec+0xaa>
 8003322:	e7f4      	b.n	800330e <osqp_update_data_vec+0xba>
  if (!solver || !solver->work) return osqp_error(OSQP_WORKSPACE_NOT_INIT_ERROR);
 8003324:	492d      	ldr	r1, [pc, #180]	@ (80033dc <osqp_update_data_vec+0x188>)
 8003326:	2006      	movs	r0, #6
}
 8003328:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if (!solver || !solver->work) return osqp_error(OSQP_WORKSPACE_NOT_INIT_ERROR);
 800332c:	f7ff b886 	b.w	800243c <_osqp_error>
    if (u_new) OSQPVectorf_from_raw(u_tmp, u_new);
 8003330:	4631      	mov	r1, r6
 8003332:	4650      	mov	r0, sl
 8003334:	f000 feea 	bl	800410c <OSQPVectorf_from_raw>
    if (solver->settings->scaling) {
 8003338:	6823      	ldr	r3, [r4, #0]
 800333a:	699b      	ldr	r3, [r3, #24]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d1b4      	bne.n	80032aa <osqp_update_data_vec+0x56>
      else                exitflag = !OSQPVectorf_all_leq(work->data->l, u_tmp);
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	4651      	mov	r1, sl
 8003344:	6958      	ldr	r0, [r3, #20]
 8003346:	f001 f8c5 	bl	80044d4 <OSQPVectorf_all_leq>
      if (exitflag) return osqp_error(OSQP_DATA_VALIDATION_ERROR);
 800334a:	2800      	cmp	r0, #0
 800334c:	d1c7      	bne.n	80032de <osqp_update_data_vec+0x8a>
 800334e:	4923      	ldr	r1, [pc, #140]	@ (80033dc <osqp_update_data_vec+0x188>)
 8003350:	2001      	movs	r0, #1
}
 8003352:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
      if (exitflag) return osqp_error(OSQP_DATA_VALIDATION_ERROR);
 8003356:	f7ff b871 	b.w	800243c <_osqp_error>
      OSQPVectorf_ew_prod(work->data->q, work->data->q, work->scaling->D);
 800335a:	683a      	ldr	r2, [r7, #0]
 800335c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003360:	6911      	ldr	r1, [r2, #16]
 8003362:	689a      	ldr	r2, [r3, #8]
 8003364:	4608      	mov	r0, r1
 8003366:	f001 f88b 	bl	8004480 <OSQPVectorf_ew_prod>
      OSQPVectorf_mult_scalar(work->data->q, work->scaling->c);
 800336a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	ed92 0b00 	vldr	d0, [r2]
 8003374:	6918      	ldr	r0, [r3, #16]
 8003376:	f000 ff1f 	bl	80041b8 <OSQPVectorf_mult_scalar>
  reset_info(solver->info);
 800337a:	68a0      	ldr	r0, [r4, #8]
 800337c:	f7fd ff88 	bl	8001290 <reset_info>
}
 8003380:	4628      	mov	r0, r5
 8003382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if (l_new && u_new) exitflag = !OSQPVectorf_all_leq(l_tmp, u_tmp);
 8003386:	4651      	mov	r1, sl
 8003388:	4648      	mov	r0, r9
 800338a:	f001 f8a3 	bl	80044d4 <OSQPVectorf_all_leq>
      if (exitflag) return osqp_error(OSQP_DATA_VALIDATION_ERROR);
 800338e:	2800      	cmp	r0, #0
 8003390:	d0dd      	beq.n	800334e <osqp_update_data_vec+0xfa>
      if (l_new) swap_vectors(&work->z_prev,  &work->data->l);
 8003392:	4638      	mov	r0, r7
 8003394:	f850 1b30 	ldr.w	r1, [r0], #48
 8003398:	3114      	adds	r1, #20
 800339a:	f7fd fc2d 	bl	8000bf8 <swap_vectors>
      if (u_new) swap_vectors(&work->delta_y, &work->data->u);
 800339e:	e79e      	b.n	80032de <osqp_update_data_vec+0x8a>
    if (solver->settings->scaling) {
 80033a0:	6823      	ldr	r3, [r4, #0]
 80033a2:	699b      	ldr	r3, [r3, #24]
 80033a4:	b96b      	cbnz	r3, 80033c2 <osqp_update_data_vec+0x16e>
      else if (l_new)     exitflag = !OSQPVectorf_all_leq(l_tmp, work->data->u);
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	4648      	mov	r0, r9
 80033aa:	6999      	ldr	r1, [r3, #24]
 80033ac:	f001 f892 	bl	80044d4 <OSQPVectorf_all_leq>
      if (exitflag) return osqp_error(OSQP_DATA_VALIDATION_ERROR);
 80033b0:	2800      	cmp	r0, #0
 80033b2:	d0cc      	beq.n	800334e <osqp_update_data_vec+0xfa>
      if (l_new) swap_vectors(&work->z_prev,  &work->data->l);
 80033b4:	4638      	mov	r0, r7
 80033b6:	f850 1b30 	ldr.w	r1, [r0], #48
 80033ba:	3114      	adds	r1, #20
 80033bc:	f7fd fc1c 	bl	8000bf8 <swap_vectors>
      if (u_new) swap_vectors(&work->delta_y, &work->data->u);
 80033c0:	e793      	b.n	80032ea <osqp_update_data_vec+0x96>
      if (l_new) OSQPVectorf_ew_prod(l_tmp, l_tmp, work->scaling->E);
 80033c2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80033c6:	4649      	mov	r1, r9
 80033c8:	4648      	mov	r0, r9
 80033ca:	68da      	ldr	r2, [r3, #12]
 80033cc:	f001 f858 	bl	8004480 <OSQPVectorf_ew_prod>
      if (u_new) OSQPVectorf_ew_prod(u_tmp, u_tmp, work->scaling->E);
 80033d0:	e7e9      	b.n	80033a6 <osqp_update_data_vec+0x152>
  if (!solver || !solver->work) return osqp_error(OSQP_WORKSPACE_NOT_INIT_ERROR);
 80033d2:	4902      	ldr	r1, [pc, #8]	@ (80033dc <osqp_update_data_vec+0x188>)
 80033d4:	2006      	movs	r0, #6
 80033d6:	f7ff b831 	b.w	800243c <_osqp_error>
 80033da:	bf00      	nop
 80033dc:	08007880 	.word	0x08007880

080033e0 <osqp_cold_start>:
void osqp_cold_start(OSQPSolver *solver) {
 80033e0:	b510      	push	{r4, lr}
 80033e2:	ed2d 8b02 	vpush	{d8}
  OSQPVectorf_set_scalar(work->x, 0.);
 80033e6:	ed9f 8b0e 	vldr	d8, [pc, #56]	@ 8003420 <osqp_cold_start+0x40>
  OSQPWorkspace *work = solver->work;
 80033ea:	68c4      	ldr	r4, [r0, #12]
  OSQPVectorf_set_scalar(work->x, 0.);
 80033ec:	eeb0 0b48 	vmov.f64	d0, d8
 80033f0:	6960      	ldr	r0, [r4, #20]
 80033f2:	f000 fea7 	bl	8004144 <OSQPVectorf_set_scalar>
  OSQPVectorf_set_scalar(work->z, 0.);
 80033f6:	eeb0 0b48 	vmov.f64	d0, d8
 80033fa:	69e0      	ldr	r0, [r4, #28]
 80033fc:	f000 fea2 	bl	8004144 <OSQPVectorf_set_scalar>
  OSQPVectorf_set_scalar(work->y, 0.);
 8003400:	69a0      	ldr	r0, [r4, #24]
 8003402:	eeb0 0b48 	vmov.f64	d0, d8
 8003406:	f000 fe9d 	bl	8004144 <OSQPVectorf_set_scalar>
  work->linsys_solver->warm_start(work->linsys_solver, work->x);
 800340a:	6860      	ldr	r0, [r4, #4]
 800340c:	6961      	ldr	r1, [r4, #20]
 800340e:	6903      	ldr	r3, [r0, #16]
}
 8003410:	ecbd 8b02 	vpop	{d8}
 8003414:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  work->linsys_solver->warm_start(work->linsys_solver, work->x);
 8003418:	4718      	bx	r3
 800341a:	bf00      	nop
 800341c:	f3af 8000 	nop.w
	...

08003428 <osqp_update_data_mat>:
                             const OSQPFloat* Px_new,
                             const OSQPInt*   Px_new_idx,
                             OSQPInt          P_new_n,
                             const OSQPFloat* Ax_new,
                             const OSQPInt*   Ax_new_idx,
                             OSQPInt          A_new_n) {
 8003428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800342c:	b087      	sub	sp, #28
 800342e:	4688      	mov	r8, r1
 8003430:	461d      	mov	r5, r3
 8003432:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8003434:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8003436:	f8dd a048 	ldr.w	sl, [sp, #72]	@ 0x48
 800343a:	9105      	str	r1, [sp, #20]
 800343c:	9304      	str	r3, [sp, #16]
  OSQPInt exitflag;   // Exit flag
  OSQPInt nnzP, nnzA; // Number of nonzeros in P and A
  OSQPWorkspace *work;

  // Check if workspace has been initialized
  if (!solver || !solver->work) return osqp_error(OSQP_WORKSPACE_NOT_INIT_ERROR);
 800343e:	2800      	cmp	r0, #0
 8003440:	d05a      	beq.n	80034f8 <osqp_update_data_mat+0xd0>
 8003442:	68c6      	ldr	r6, [r0, #12]
 8003444:	4604      	mov	r4, r0
 8003446:	2e00      	cmp	r6, #0
 8003448:	d056      	beq.n	80034f8 <osqp_update_data_mat+0xd0>
    solver->info->update_time = 0.0;
  }
  osqp_tic(work->timer); // Start timer
#endif /* ifdef OSQP_ENABLE_PROFILING */

  nnzP = OSQPMatrix_get_nz(work->data->P);
 800344a:	6833      	ldr	r3, [r6, #0]
 800344c:	4617      	mov	r7, r2
 800344e:	6898      	ldr	r0, [r3, #8]
 8003450:	f7ff fad2 	bl	80029f8 <OSQPMatrix_get_nz>
  nnzA = OSQPMatrix_get_nz(work->data->A);
 8003454:	6833      	ldr	r3, [r6, #0]
  nnzP = OSQPMatrix_get_nz(work->data->P);
 8003456:	4681      	mov	r9, r0
  nnzA = OSQPMatrix_get_nz(work->data->A);
 8003458:	68d8      	ldr	r0, [r3, #12]
 800345a:	f7ff facd 	bl	80029f8 <OSQPMatrix_get_nz>


  // Check if the number of elements to update is valid
  if (P_new_n > nnzP || P_new_n < 0) {
 800345e:	45a9      	cmp	r9, r5
  nnzA = OSQPMatrix_get_nz(work->data->A);
 8003460:	4683      	mov	fp, r0
  if (P_new_n > nnzP || P_new_n < 0) {
 8003462:	db44      	blt.n	80034ee <osqp_update_data_mat+0xc6>
 8003464:	2d00      	cmp	r5, #0
 8003466:	db42      	blt.n	80034ee <osqp_update_data_mat+0xc6>
    c_eprint("new number of elements (%i) out of bounds for P (%i max)",
             (int)P_new_n, (int)nnzP);
    return 1;
  }
  //indexing is required if the whole P is not updated
  if(Px_new_idx == OSQP_NULL && P_new_n != 0 && P_new_n != nnzP){
 8003468:	2f00      	cmp	r7, #0
 800346a:	d14c      	bne.n	8003506 <osqp_update_data_mat+0xde>
 800346c:	2d00      	cmp	r5, #0
 800346e:	d04a      	beq.n	8003506 <osqp_update_data_mat+0xde>
 8003470:	45a9      	cmp	r9, r5
 8003472:	d13c      	bne.n	80034ee <osqp_update_data_mat+0xc6>
  if(P_new_n == 0) {
    P_new_n = nnzP;
  }

  // Check if the number of elements to update is valid
  if (A_new_n > nnzA || A_new_n < 0) {
 8003474:	45d3      	cmp	fp, sl
 8003476:	db53      	blt.n	8003520 <osqp_update_data_mat+0xf8>
 8003478:	f1ba 0f00 	cmp.w	sl, #0
 800347c:	db50      	blt.n	8003520 <osqp_update_data_mat+0xf8>
             (int)A_new_n,
             (int)nnzA);
    return 2;
  }
  //indexing is required if the whole A is not updated
  if(Ax_new_idx == OSQP_NULL && A_new_n != 0 && A_new_n != nnzA){
 800347e:	9b04      	ldr	r3, [sp, #16]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d148      	bne.n	8003516 <osqp_update_data_mat+0xee>
 8003484:	f1ba 0f00 	cmp.w	sl, #0
 8003488:	d045      	beq.n	8003516 <osqp_update_data_mat+0xee>
 800348a:	45d3      	cmp	fp, sl
 800348c:	d148      	bne.n	8003520 <osqp_update_data_mat+0xf8>
    // Handle legacy behavior that allowed passing 0 as the length when updating all values
  if(A_new_n == 0) {
    A_new_n = nnzA;
  }

  if (solver->settings->scaling) unscale_data(solver);
 800348e:	6823      	ldr	r3, [r4, #0]
 8003490:	699b      	ldr	r3, [r3, #24]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d13b      	bne.n	800350e <osqp_update_data_mat+0xe6>

  if (Px_new){
 8003496:	f1b8 0f00 	cmp.w	r8, #0
 800349a:	d006      	beq.n	80034aa <osqp_update_data_mat+0x82>
    OSQPMatrix_update_values(work->data->P, Px_new, Px_new_idx, P_new_n);
 800349c:	6833      	ldr	r3, [r6, #0]
 800349e:	4641      	mov	r1, r8
 80034a0:	463a      	mov	r2, r7
 80034a2:	6898      	ldr	r0, [r3, #8]
 80034a4:	462b      	mov	r3, r5
 80034a6:	f7ff faa3 	bl	80029f0 <OSQPMatrix_update_values>
  }
  if (Ax_new){
 80034aa:	9b05      	ldr	r3, [sp, #20]
 80034ac:	b133      	cbz	r3, 80034bc <osqp_update_data_mat+0x94>
    OSQPMatrix_update_values(work->data->A, Ax_new, Ax_new_idx, A_new_n);
 80034ae:	4619      	mov	r1, r3
 80034b0:	6833      	ldr	r3, [r6, #0]
 80034b2:	9a04      	ldr	r2, [sp, #16]
 80034b4:	68d8      	ldr	r0, [r3, #12]
 80034b6:	4653      	mov	r3, sl
 80034b8:	f7ff fa9a 	bl	80029f0 <OSQPMatrix_update_values>
  }

  if (solver->settings->scaling) scale_data(solver);
 80034bc:	6823      	ldr	r3, [r4, #0]
 80034be:	699b      	ldr	r3, [r3, #24]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d132      	bne.n	800352a <osqp_update_data_mat+0x102>
                  work->linsys_solver,
                  work->data->P, OSQP_NULL, nnzP,
                  work->data->A, OSQP_NULL, nnzA);
  }
  else{
    exitflag = work->linsys_solver->update_matrices(
 80034c4:	462b      	mov	r3, r5
 80034c6:	463a      	mov	r2, r7
 80034c8:	e9d6 5000 	ldrd	r5, r0, [r6]
 80034cc:	9e04      	ldr	r6, [sp, #16]
 80034ce:	68a9      	ldr	r1, [r5, #8]
 80034d0:	f8cd a008 	str.w	sl, [sp, #8]
 80034d4:	9601      	str	r6, [sp, #4]
 80034d6:	68ed      	ldr	r5, [r5, #12]
 80034d8:	9500      	str	r5, [sp, #0]
 80034da:	6945      	ldr	r5, [r0, #20]
 80034dc:	47a8      	blx	r5
 80034de:	4605      	mov	r5, r0
                  work->data->A, Ax_new_idx, A_new_n);
  }


  // Reset solver information
  reset_info(solver->info);
 80034e0:	68a0      	ldr	r0, [r4, #8]
 80034e2:	f7fd fed5 	bl	8001290 <reset_info>
#ifdef OSQP_ENABLE_PROFILING
  solver->info->update_time += osqp_toc(work->timer);
#endif /* ifdef OSQP_ENABLE_PROFILING */

  return exitflag;
}
 80034e6:	4628      	mov	r0, r5
 80034e8:	b007      	add	sp, #28
 80034ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return 1;
 80034ee:	2501      	movs	r5, #1
}
 80034f0:	4628      	mov	r0, r5
 80034f2:	b007      	add	sp, #28
 80034f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if (!solver || !solver->work) return osqp_error(OSQP_WORKSPACE_NOT_INIT_ERROR);
 80034f8:	4913      	ldr	r1, [pc, #76]	@ (8003548 <osqp_update_data_mat+0x120>)
 80034fa:	2006      	movs	r0, #6
}
 80034fc:	b007      	add	sp, #28
 80034fe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if (!solver || !solver->work) return osqp_error(OSQP_WORKSPACE_NOT_INIT_ERROR);
 8003502:	f7fe bf9b 	b.w	800243c <_osqp_error>
  if(P_new_n == 0) {
 8003506:	2d00      	cmp	r5, #0
 8003508:	bf08      	it	eq
 800350a:	464d      	moveq	r5, r9
 800350c:	e7b2      	b.n	8003474 <osqp_update_data_mat+0x4c>
  if (solver->settings->scaling) unscale_data(solver);
 800350e:	4620      	mov	r0, r4
 8003510:	f000 fc82 	bl	8003e18 <unscale_data>
 8003514:	e7bf      	b.n	8003496 <osqp_update_data_mat+0x6e>
  if(A_new_n == 0) {
 8003516:	f1ba 0f00 	cmp.w	sl, #0
 800351a:	bf08      	it	eq
 800351c:	46da      	moveq	sl, fp
 800351e:	e7b6      	b.n	800348e <osqp_update_data_mat+0x66>
    return 2;
 8003520:	2502      	movs	r5, #2
}
 8003522:	4628      	mov	r0, r5
 8003524:	b007      	add	sp, #28
 8003526:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if (solver->settings->scaling) scale_data(solver);
 800352a:	4620      	mov	r0, r4
 800352c:	f000 fb44 	bl	8003bb8 <scale_data>
  if(solver->settings->scaling){
 8003530:	6823      	ldr	r3, [r4, #0]
 8003532:	699b      	ldr	r3, [r3, #24]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d0c5      	beq.n	80034c4 <osqp_update_data_mat+0x9c>
    exitflag = work->linsys_solver->update_matrices(
 8003538:	2200      	movs	r2, #0
 800353a:	464b      	mov	r3, r9
                  work->data->P, OSQP_NULL, nnzP,
 800353c:	e9d6 5000 	ldrd	r5, r0, [r6]
    exitflag = work->linsys_solver->update_matrices(
 8003540:	68a9      	ldr	r1, [r5, #8]
 8003542:	e9cd 2b01 	strd	r2, fp, [sp, #4]
 8003546:	e7c6      	b.n	80034d6 <osqp_update_data_mat+0xae>
 8003548:	08007868 	.word	0x08007868
 800354c:	00000000 	.word	0x00000000

08003550 <osqp_update_rho>:

    OSQPInt exitflag;
    OSQPWorkspace *work;

    // Check if workspace has been initialized
    if (!solver || !solver->work) return osqp_error(OSQP_WORKSPACE_NOT_INIT_ERROR);
 8003550:	2800      	cmp	r0, #0
 8003552:	d040      	beq.n	80035d6 <osqp_update_rho+0x86>
                        OSQPFloat     rho_new) {
 8003554:	b570      	push	{r4, r5, r6, lr}
    if (!solver || !solver->work) return osqp_error(OSQP_WORKSPACE_NOT_INIT_ERROR);
 8003556:	68c5      	ldr	r5, [r0, #12]
 8003558:	4604      	mov	r4, r0
 800355a:	b1fd      	cbz	r5, 800359c <osqp_update_rho+0x4c>
    work = solver->work;

  // Check value of rho
  if (rho_new <= 0) {
 800355c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8003560:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003564:	d935      	bls.n	80035d2 <osqp_update_rho+0x82>
    osqp_tic(work->timer); // Start timer
  }
#endif /* ifdef OSQP_ENABLE_PROFILING */

  // Update rho in settings
  solver->settings->rho = c_min(c_max(rho_new, OSQP_RHO_MIN), OSQP_RHO_MAX);
 8003566:	6803      	ldr	r3, [r0, #0]

  if (solver->settings->rho_is_vec) {
    // Update rho_vec and rho_inv_vec
    OSQPVectorf_set_scalar_conditional(work->rho_vec,
 8003568:	68a9      	ldr	r1, [r5, #8]
  if (solver->settings->rho_is_vec) {
 800356a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
  solver->settings->rho = c_min(c_max(rho_new, OSQP_RHO_MIN), OSQP_RHO_MAX);
 800356c:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 80035e0 <osqp_update_rho+0x90>
 8003570:	ed9f 6b1d 	vldr	d6, [pc, #116]	@ 80035e8 <osqp_update_rho+0x98>
 8003574:	fe80 2b07 	vmaxnm.f64	d2, d0, d7
 8003578:	fe82 2b46 	vminnm.f64	d2, d2, d6
 800357c:	ed83 2b08 	vstr	d2, [r3, #32]
  if (solver->settings->rho_is_vec) {
 8003580:	b992      	cbnz	r2, 80035a8 <osqp_update_rho+0x58>
                                       OSQP_RHO_EQ_OVER_RHO_INEQ*solver->settings->rho); //constr == 1

    OSQPVectorf_ew_reciprocal(work->rho_inv_vec, work->rho_vec);
  }
  else {
    work->rho_inv = 1. / solver->settings->rho;
 8003582:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8003586:	ee86 7b02 	vdiv.f64	d7, d6, d2
 800358a:	ed85 7b26 	vstr	d7, [r5, #152]	@ 0x98
  }

  // Update rho_vec in KKT matrix
  exitflag = work->linsys_solver->update_rho_vec(work->linsys_solver, work->rho_vec, solver->settings->rho);
 800358e:	6868      	ldr	r0, [r5, #4]
 8003590:	eeb0 0b42 	vmov.f64	d0, d2
 8003594:	6983      	ldr	r3, [r0, #24]
  if (work->rho_update_from_solve == 0)
    solver->info->update_time += osqp_toc(work->timer);
#endif /* ifdef OSQP_ENABLE_PROFILING */

  return exitflag;
}
 8003596:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  exitflag = work->linsys_solver->update_rho_vec(work->linsys_solver, work->rho_vec, solver->settings->rho);
 800359a:	4718      	bx	r3
    if (!solver || !solver->work) return osqp_error(OSQP_WORKSPACE_NOT_INIT_ERROR);
 800359c:	4916      	ldr	r1, [pc, #88]	@ (80035f8 <osqp_update_rho+0xa8>)
 800359e:	2006      	movs	r0, #6
}
 80035a0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    if (!solver || !solver->work) return osqp_error(OSQP_WORKSPACE_NOT_INIT_ERROR);
 80035a4:	f7fe bf4a 	b.w	800243c <_osqp_error>
    OSQPVectorf_set_scalar_conditional(work->rho_vec,
 80035a8:	ed9f 6b11 	vldr	d6, [pc, #68]	@ 80035f0 <osqp_update_rho+0xa0>
 80035ac:	eeb0 1b42 	vmov.f64	d1, d2
 80035b0:	4608      	mov	r0, r1
 80035b2:	eeb0 0b47 	vmov.f64	d0, d7
 80035b6:	6929      	ldr	r1, [r5, #16]
 80035b8:	ee22 2b06 	vmul.f64	d2, d2, d6
 80035bc:	f000 fdce 	bl	800415c <OSQPVectorf_set_scalar_conditional>
    OSQPVectorf_ew_reciprocal(work->rho_inv_vec, work->rho_vec);
 80035c0:	e9d5 1002 	ldrd	r1, r0, [r5, #8]
 80035c4:	f001 f850 	bl	8004668 <OSQPVectorf_ew_reciprocal>
  exitflag = work->linsys_solver->update_rho_vec(work->linsys_solver, work->rho_vec, solver->settings->rho);
 80035c8:	6823      	ldr	r3, [r4, #0]
 80035ca:	68a9      	ldr	r1, [r5, #8]
 80035cc:	ed93 2b08 	vldr	d2, [r3, #32]
 80035d0:	e7dd      	b.n	800358e <osqp_update_rho+0x3e>
}
 80035d2:	2001      	movs	r0, #1
 80035d4:	bd70      	pop	{r4, r5, r6, pc}
    if (!solver || !solver->work) return osqp_error(OSQP_WORKSPACE_NOT_INIT_ERROR);
 80035d6:	4908      	ldr	r1, [pc, #32]	@ (80035f8 <osqp_update_rho+0xa8>)
 80035d8:	2006      	movs	r0, #6
 80035da:	f7fe bf2f 	b.w	800243c <_osqp_error>
 80035de:	bf00      	nop
 80035e0:	a0b5ed8d 	.word	0xa0b5ed8d
 80035e4:	3eb0c6f7 	.word	0x3eb0c6f7
 80035e8:	00000000 	.word	0x00000000
 80035ec:	412e8480 	.word	0x412e8480
 80035f0:	00000000 	.word	0x00000000
 80035f4:	408f4000 	.word	0x408f4000
 80035f8:	08007858 	.word	0x08007858
 80035fc:	00000000 	.word	0x00000000

08003600 <QDLDL_factor>:

QDLDL_int QDLDL_factor(const QDLDL_int n, const QDLDL_int* Ap, const QDLDL_int* Ai,
                       const QDLDL_float* Ax, QDLDL_int* Lp, QDLDL_int* Li, QDLDL_float* Lx,
                       QDLDL_float* D, QDLDL_float* Dinv, const QDLDL_int* Lnz,
                       const QDLDL_int* etree, QDLDL_bool* bwork, QDLDL_int* iwork,
                       QDLDL_float* fwork) {
 8003600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003604:	4684      	mov	ip, r0
 8003606:	b08b      	sub	sp, #44	@ 0x2c
    elimBuffer = iwork + n;
    LNextSpaceInCol = iwork + n * 2;
    yVals = fwork;


    Lp[0] = 0; // First column starts at index zero
 8003608:	2400      	movs	r4, #0
                       QDLDL_float* fwork) {
 800360a:	f8dd e06c 	ldr.w	lr, [sp, #108]	@ 0x6c

    for(i = 0; i < n; i++) {
 800360e:	45a4      	cmp	ip, r4
    elimBuffer = iwork + n;
 8003610:	e9dd 501c 	ldrd	r5, r0, [sp, #112]	@ 0x70
                       QDLDL_float* fwork) {
 8003614:	e9cd 2306 	strd	r2, r3, [sp, #24]
    Lp[0] = 0; // First column starts at index zero
 8003618:	9b14      	ldr	r3, [sp, #80]	@ 0x50
    elimBuffer = iwork + n;
 800361a:	eb05 0b8c 	add.w	fp, r5, ip, lsl #2
    LNextSpaceInCol = iwork + n * 2;
 800361e:	eb05 0acc 	add.w	sl, r5, ip, lsl #3
    Lp[0] = 0; // First column starts at index zero
 8003622:	601c      	str	r4, [r3, #0]
                       QDLDL_float* fwork) {
 8003624:	9b19      	ldr	r3, [sp, #100]	@ 0x64
    for(i = 0; i < n; i++) {
 8003626:	dd25      	ble.n	8003674 <QDLDL_factor+0x74>
 8003628:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800362a:	ea4f 028c 	mov.w	r2, ip, lsl #2
 800362e:	3b04      	subs	r3, #4
 8003630:	f1ae 0604 	sub.w	r6, lr, #4
 8003634:	442a      	add	r2, r5
 8003636:	4607      	mov	r7, r0
 8003638:	f8dd 805c 	ldr.w	r8, [sp, #92]	@ 0x5c
 800363c:	f1aa 0904 	sub.w	r9, sl, #4
 8003640:	9202      	str	r2, [sp, #8]
 8003642:	462a      	mov	r2, r5

        // Set all Yidx to be 'unused' initially
        // in each column of L, the next available space
        // to start is just the first space in the column
        yMarkers[i] = QDLDL_UNUSED;
        yVals[i] = 0.0;
 8003644:	9301      	str	r3, [sp, #4]
 8003646:	ed9f 7b9a 	vldr	d7, [pc, #616]	@ 80038b0 <QDLDL_factor+0x2b0>
        Lp[i + 1] = Lp[i] + Lnz[i]; // cumsum, total at the end
 800364a:	9b01      	ldr	r3, [sp, #4]
 800364c:	f853 5f04 	ldr.w	r5, [r3, #4]!
 8003650:	9301      	str	r3, [sp, #4]
 8003652:	6813      	ldr	r3, [r2, #0]
 8003654:	441d      	add	r5, r3
    for(i = 0; i < n; i++) {
 8003656:	9b02      	ldr	r3, [sp, #8]
        Lp[i + 1] = Lp[i] + Lnz[i]; // cumsum, total at the end
 8003658:	f842 5f04 	str.w	r5, [r2, #4]!
    for(i = 0; i < n; i++) {
 800365c:	4293      	cmp	r3, r2
        yMarkers[i] = QDLDL_UNUSED;
 800365e:	f846 4f04 	str.w	r4, [r6, #4]!
        D[i] = 0.0;
        LNextSpaceInCol[i] = Lp[i];
 8003662:	f852 5c04 	ldr.w	r5, [r2, #-4]
        yVals[i] = 0.0;
 8003666:	eca7 7b02 	vstmia	r7!, {d7}
        D[i] = 0.0;
 800366a:	eca8 7b02 	vstmia	r8!, {d7}
        LNextSpaceInCol[i] = Lp[i];
 800366e:	f849 5f04 	str.w	r5, [r9, #4]!
    for(i = 0; i < n; i++) {
 8003672:	d1ea      	bne.n	800364a <QDLDL_factor+0x4a>
    }

    // First element of the diagonal D.
    D[0] = Ax[0];
 8003674:	9b07      	ldr	r3, [sp, #28]
 8003676:	ed93 7b00 	vldr	d7, [r3]
 800367a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c

    if(D[0] == 0.0) {
 800367c:	eeb5 7b40 	vcmp.f64	d7, #0.0
    D[0] = Ax[0];
 8003680:	ed83 7b00 	vstr	d7, [r3]
    if(D[0] == 0.0) {
 8003684:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003688:	f000 8109 	beq.w	800389e <QDLDL_factor+0x29e>
    }

    if(D[0] > 0.0) {
        positiveValuesInD++;
    }
    Dinv[0] = 1 / D[0];
 800368c:	eeb7 5b00 	vmov.f64	d5, #112	@ 0x3f800000  1.0
 8003690:	9b18      	ldr	r3, [sp, #96]	@ 0x60
    if(D[0] > 0.0) {
 8003692:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
    Dinv[0] = 1 / D[0];
 8003696:	ee85 6b07 	vdiv.f64	d6, d5, d7
    if(D[0] > 0.0) {
 800369a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800369e:	bfcc      	ite	gt
 80036a0:	f04f 0801 	movgt.w	r8, #1
 80036a4:	f04f 0800 	movle.w	r8, #0

    // Start from 1 here. The upper LH corner is trivially 0
    // in L b/c we are only computing the subdiagonal elements
    for(k = 1; k < n; k++) {
 80036a8:	f1bc 0f01 	cmp.w	ip, #1
    Dinv[0] = 1 / D[0];
 80036ac:	ed83 6b00 	vstr	d6, [r3]
    for(k = 1; k < n; k++) {
 80036b0:	f340 80eb 	ble.w	800388a <QDLDL_factor+0x28a>
 80036b4:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80036b6:	1d0a      	adds	r2, r1, #4
 80036b8:	2601      	movs	r6, #1
            D[k] -= yVals_cidx * Lx[tmpIdx];
            LNextSpaceInCol[cidx]++;

            // Reset the yvalues and indices back to zero and QDLDL_UNUSED
            // once I'm done with them
            yVals[cidx] = 0.0;
 80036ba:	465c      	mov	r4, fp
 80036bc:	f103 0908 	add.w	r9, r3, #8
 80036c0:	9b06      	ldr	r3, [sp, #24]
 80036c2:	9203      	str	r2, [sp, #12]
 80036c4:	3b04      	subs	r3, #4
 80036c6:	f8cd 8014 	str.w	r8, [sp, #20]
 80036ca:	f8cd c024 	str.w	ip, [sp, #36]	@ 0x24
 80036ce:	9308      	str	r3, [sp, #32]
 80036d0:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80036d2:	ed9f 4b77 	vldr	d4, [pc, #476]	@ 80038b0 <QDLDL_factor+0x2b0>
 80036d6:	3b04      	subs	r3, #4
 80036d8:	9302      	str	r3, [sp, #8]
        tmpIdx = Ap[k + 1];
 80036da:	9a03      	ldr	r2, [sp, #12]
 80036dc:	6853      	ldr	r3, [r2, #4]
        for(i = Ap[k]; i < tmpIdx; i++) {
 80036de:	f852 5b04 	ldr.w	r5, [r2], #4
 80036e2:	42ab      	cmp	r3, r5
 80036e4:	9203      	str	r2, [sp, #12]
 80036e6:	f340 80b1 	ble.w	800384c <QDLDL_factor+0x24c>
 80036ea:	9a08      	ldr	r2, [sp, #32]
 80036ec:	f06f 4140 	mvn.w	r1, #3221225472	@ 0xc0000000
        nnzY = 0; // Number of elements in this row
 80036f0:	2700      	movs	r7, #0
 80036f2:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80036f6:	eb02 0c83 	add.w	ip, r2, r3, lsl #2
 80036fa:	9b07      	ldr	r3, [sp, #28]
 80036fc:	1869      	adds	r1, r5, r1
 80036fe:	f8cd a004 	str.w	sl, [sp, #4]
 8003702:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8003706:	9b06      	ldr	r3, [sp, #24]
 8003708:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800370c:	e001      	b.n	8003712 <QDLDL_factor+0x112>
        for(i = Ap[k]; i < tmpIdx; i++) {
 800370e:	458c      	cmp	ip, r1
 8003710:	d041      	beq.n	8003796 <QDLDL_factor+0x196>
            bidx = Ai[i]; // We are working on this element of b
 8003712:	f851 2f04 	ldr.w	r2, [r1, #4]!
            if(bidx == k) {
 8003716:	42b2      	cmp	r2, r6
                D[k] = Ax[i];
 8003718:	e8f5 ab02 	ldrd	sl, fp, [r5], #8
            if(bidx == k) {
 800371c:	f000 80b9 	beq.w	8003892 <QDLDL_factor+0x292>
            yVals[bidx] = Ax[i]; // Initialise y(bidx) = b(bidx)
 8003720:	eb00 03c2 	add.w	r3, r0, r2, lsl #3
 8003724:	e9c3 ab00 	strd	sl, fp, [r3]
            if(yMarkers[nextIdx] == QDLDL_UNUSED) { // This y term not already visited
 8003728:	f85e 3022 	ldr.w	r3, [lr, r2, lsl #2]
 800372c:	2b00      	cmp	r3, #0
 800372e:	d1ee      	bne.n	800370e <QDLDL_factor+0x10e>
                yMarkers[nextIdx] = QDLDL_USED; // I touched this one
 8003730:	2301      	movs	r3, #1
 8003732:	f84e 3022 	str.w	r3, [lr, r2, lsl #2]
                elimBuffer[0] = nextIdx;        // It goes at the start of the current list
 8003736:	6022      	str	r2, [r4, #0]
                nextIdx = etree[bidx];
 8003738:	f858 3022 	ldr.w	r3, [r8, r2, lsl #2]
                while(nextIdx != QDLDL_UNKNOWN && nextIdx < k) {
 800373c:	42b3      	cmp	r3, r6
 800373e:	f280 80ab 	bge.w	8003898 <QDLDL_factor+0x298>
 8003742:	1c5a      	adds	r2, r3, #1
 8003744:	f000 80a8 	beq.w	8003898 <QDLDL_factor+0x298>
 8003748:	46a3      	mov	fp, r4
                nnzE = 1;                       // Length of unvisited elimination path from here
 800374a:	f04f 0a01 	mov.w	sl, #1
 800374e:	e00b      	b.n	8003768 <QDLDL_factor+0x168>
                    yMarkers[nextIdx] = QDLDL_USED; // I touched this one
 8003750:	2201      	movs	r2, #1
 8003752:	f84e 2023 	str.w	r2, [lr, r3, lsl #2]
                    nnzE++;                         // The list is one longer than before
 8003756:	4492      	add	sl, r2
                    elimBuffer[nnzE] = nextIdx;     // It goes in the current list
 8003758:	f84b 3f04 	str.w	r3, [fp, #4]!
                    nextIdx = etree[nextIdx];       // One step further along tree
 800375c:	f858 3023 	ldr.w	r3, [r8, r3, lsl #2]
                while(nextIdx != QDLDL_UNKNOWN && nextIdx < k) {
 8003760:	1c5a      	adds	r2, r3, #1
 8003762:	d005      	beq.n	8003770 <QDLDL_factor+0x170>
 8003764:	42b3      	cmp	r3, r6
 8003766:	da03      	bge.n	8003770 <QDLDL_factor+0x170>
                    if(yMarkers[nextIdx] == QDLDL_USED)
 8003768:	f85e 2023 	ldr.w	r2, [lr, r3, lsl #2]
 800376c:	2a01      	cmp	r2, #1
 800376e:	d1ef      	bne.n	8003750 <QDLDL_factor+0x150>
 8003770:	f06f 4240 	mvn.w	r2, #3221225472	@ 0xc0000000
 8003774:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8003776:	468b      	mov	fp, r1
 8003778:	18ba      	adds	r2, r7, r2
 800377a:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800377e:	eb04 038a 	add.w	r3, r4, sl, lsl #2
                    yIdx[nnzY++] = elimBuffer[--nnzE];
 8003782:	f853 1d04 	ldr.w	r1, [r3, #-4]!
                while(nnzE) {
 8003786:	429c      	cmp	r4, r3
                    yIdx[nnzY++] = elimBuffer[--nnzE];
 8003788:	f842 1f04 	str.w	r1, [r2, #4]!
                while(nnzE) {
 800378c:	d1f9      	bne.n	8003782 <QDLDL_factor+0x182>
                    yIdx[nnzY++] = elimBuffer[--nnzE];
 800378e:	4659      	mov	r1, fp
 8003790:	4457      	add	r7, sl
        for(i = Ap[k]; i < tmpIdx; i++) {
 8003792:	458c      	cmp	ip, r1
 8003794:	d1bd      	bne.n	8003712 <QDLDL_factor+0x112>
        for(i = (nnzY - 1); i >= 0; i--) {
 8003796:	f8dd a004 	ldr.w	sl, [sp, #4]
 800379a:	2f00      	cmp	r7, #0
 800379c:	d056      	beq.n	800384c <QDLDL_factor+0x24c>
 800379e:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
            yMarkers[cidx] = QDLDL_UNUSED;
 80037a0:	f8cd e06c 	str.w	lr, [sp, #108]	@ 0x6c
 80037a4:	eb03 0c87 	add.w	ip, r3, r7, lsl #2
 80037a8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80037ac:	f8dd e054 	ldr.w	lr, [sp, #84]	@ 0x54
 80037b0:	9404      	str	r4, [sp, #16]
 80037b2:	9601      	str	r6, [sp, #4]
            tmpIdx = LNextSpaceInCol[cidx];
 80037b4:	f85c 5d04 	ldr.w	r5, [ip, #-4]!
            for(j = Lp[cidx]; j < tmpIdx; j++) {
 80037b8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
            tmpIdx = LNextSpaceInCol[cidx];
 80037ba:	f85a 6025 	ldr.w	r6, [sl, r5, lsl #2]
            yVals_cidx = yVals[cidx];
 80037be:	eb00 07c5 	add.w	r7, r0, r5, lsl #3
            for(j = Lp[cidx]; j < tmpIdx; j++) {
 80037c2:	f853 1025 	ldr.w	r1, [r3, r5, lsl #2]
            yVals_cidx = yVals[cidx];
 80037c6:	ea4f 0bc5 	mov.w	fp, r5, lsl #3
            for(j = Lp[cidx]; j < tmpIdx; j++) {
 80037ca:	428e      	cmp	r6, r1
            yVals_cidx = yVals[cidx];
 80037cc:	ed97 5b00 	vldr	d5, [r7]
            for(j = Lp[cidx]; j < tmpIdx; j++) {
 80037d0:	dd17      	ble.n	8003802 <QDLDL_factor+0x202>
 80037d2:	f06f 4240 	mvn.w	r2, #3221225472	@ 0xc0000000
 80037d6:	9b02      	ldr	r3, [sp, #8]
 80037d8:	188a      	adds	r2, r1, r2
 80037da:	eb03 0486 	add.w	r4, r3, r6, lsl #2
 80037de:	eb08 01c1 	add.w	r1, r8, r1, lsl #3
 80037e2:	eb0e 0282 	add.w	r2, lr, r2, lsl #2
                yVals[Li[j]] -= Lx[j] * yVals_cidx;
 80037e6:	f852 3f04 	ldr.w	r3, [r2, #4]!
 80037ea:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
            for(j = Lp[cidx]; j < tmpIdx; j++) {
 80037ee:	42a2      	cmp	r2, r4
                yVals[Li[j]] -= Lx[j] * yVals_cidx;
 80037f0:	ecb1 6b02 	vldmia	r1!, {d6}
 80037f4:	ed93 7b00 	vldr	d7, [r3]
 80037f8:	eea6 7b45 	vfms.f64	d7, d6, d5
 80037fc:	ed83 7b00 	vstr	d7, [r3]
            for(j = Lp[cidx]; j < tmpIdx; j++) {
 8003800:	d1f1      	bne.n	80037e6 <QDLDL_factor+0x1e6>
            Lx[tmpIdx] = yVals_cidx * Dinv[cidx];
 8003802:	9b18      	ldr	r3, [sp, #96]	@ 0x60
            yMarkers[cidx] = QDLDL_UNUSED;
 8003804:	2200      	movs	r2, #0
            Lx[tmpIdx] = yVals_cidx * Dinv[cidx];
 8003806:	449b      	add	fp, r3
            Li[tmpIdx] = k;
 8003808:	9b01      	ldr	r3, [sp, #4]
            Lx[tmpIdx] = yVals_cidx * Dinv[cidx];
 800380a:	ed9b 7b00 	vldr	d7, [fp]
            Li[tmpIdx] = k;
 800380e:	f84e 3026 	str.w	r3, [lr, r6, lsl #2]
            Lx[tmpIdx] = yVals_cidx * Dinv[cidx];
 8003812:	eb08 06c6 	add.w	r6, r8, r6, lsl #3
            LNextSpaceInCol[cidx]++;
 8003816:	f85a 3025 	ldr.w	r3, [sl, r5, lsl #2]
            Lx[tmpIdx] = yVals_cidx * Dinv[cidx];
 800381a:	ee25 7b07 	vmul.f64	d7, d5, d7
            LNextSpaceInCol[cidx]++;
 800381e:	3301      	adds	r3, #1
            Lx[tmpIdx] = yVals_cidx * Dinv[cidx];
 8003820:	ed86 7b00 	vstr	d7, [r6]
            D[k] -= yVals_cidx * Lx[tmpIdx];
 8003824:	ed99 6b00 	vldr	d6, [r9]
 8003828:	eea7 6b45 	vfms.f64	d6, d7, d5
 800382c:	ed89 6b00 	vstr	d6, [r9]
            LNextSpaceInCol[cidx]++;
 8003830:	f84a 3025 	str.w	r3, [sl, r5, lsl #2]
            yMarkers[cidx] = QDLDL_UNUSED;
 8003834:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
            yVals[cidx] = 0.0;
 8003836:	ed87 4b00 	vstr	d4, [r7]
            yMarkers[cidx] = QDLDL_UNUSED;
 800383a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
        for(i = (nnzY - 1); i >= 0; i--) {
 800383e:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8003840:	4563      	cmp	r3, ip
 8003842:	d1b7      	bne.n	80037b4 <QDLDL_factor+0x1b4>
 8003844:	9c04      	ldr	r4, [sp, #16]
 8003846:	9e01      	ldr	r6, [sp, #4]
 8003848:	f8dd e06c 	ldr.w	lr, [sp, #108]	@ 0x6c
        }

        // Maintain a count of the positive entries
        // in D.  If we hit a zero, we can't factor
        // this matrix, so abort
        if(D[k] == 0.0) {
 800384c:	ecb9 7b02 	vldmia	r9!, {d7}
 8003850:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8003854:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003858:	d021      	beq.n	800389e <QDLDL_factor+0x29e>
            return -1;
        }

        if(D[k] > 0.0) {
 800385a:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800385e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003862:	dd02      	ble.n	800386a <QDLDL_factor+0x26a>
            positiveValuesInD++;
 8003864:	9b05      	ldr	r3, [sp, #20]
 8003866:	3301      	adds	r3, #1
 8003868:	9305      	str	r3, [sp, #20]
        }

        // Compute the inverse of the diagonal
        Dinv[k] = 1 / D[k];
 800386a:	eeb7 5b00 	vmov.f64	d5, #112	@ 0x3f800000  1.0
 800386e:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8003870:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    for(k = 1; k < n; k++) {
 8003874:	3601      	adds	r6, #1
        Dinv[k] = 1 / D[k];
 8003876:	ee85 6b07 	vdiv.f64	d6, d5, d7
 800387a:	ed83 6b00 	vstr	d6, [r3]
    for(k = 1; k < n; k++) {
 800387e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003880:	42b3      	cmp	r3, r6
 8003882:	f47f af2a 	bne.w	80036da <QDLDL_factor+0xda>
 8003886:	f8dd 8014 	ldr.w	r8, [sp, #20]

    }

    return positiveValuesInD;
}
 800388a:	4640      	mov	r0, r8
 800388c:	b00b      	add	sp, #44	@ 0x2c
 800388e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                D[k] = Ax[i];
 8003892:	e9c9 ab00 	strd	sl, fp, [r9]
                continue;
 8003896:	e73a      	b.n	800370e <QDLDL_factor+0x10e>
                nnzE = 1;                       // Length of unvisited elimination path from here
 8003898:	f04f 0a01 	mov.w	sl, #1
 800389c:	e768      	b.n	8003770 <QDLDL_factor+0x170>
        return -1;
 800389e:	f04f 38ff 	mov.w	r8, #4294967295
}
 80038a2:	4640      	mov	r0, r8
 80038a4:	b00b      	add	sp, #44	@ 0x2c
 80038a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80038aa:	bf00      	nop
 80038ac:	f3af 8000 	nop.w
	...

080038b8 <QDLDL_solve>:
    }
}

// Solves Ax = b where A has given LDL factors
void QDLDL_solve(const QDLDL_int n, const QDLDL_int* Lp, const QDLDL_int* Li, const QDLDL_float* Lx,
                 const QDLDL_float* Dinv, QDLDL_float* x) {
 80038b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    for(i = 0; i < n; i++) {
 80038bc:	f1b0 0b00 	subs.w	fp, r0, #0
                 const QDLDL_float* Dinv, QDLDL_float* x) {
 80038c0:	461f      	mov	r7, r3
 80038c2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
    for(i = 0; i < n; i++) {
 80038c4:	dd5a      	ble.n	800397c <QDLDL_solve+0xc4>
 80038c6:	460c      	mov	r4, r1
 80038c8:	460e      	mov	r6, r1
 80038ca:	4690      	mov	r8, r2
 80038cc:	eb03 01cb 	add.w	r1, r3, fp, lsl #3
 80038d0:	461d      	mov	r5, r3
 80038d2:	f06f 4a40 	mvn.w	sl, #3221225472	@ 0xc0000000
 80038d6:	f1a2 0904 	sub.w	r9, r2, #4
        for(j = Lp[i]; j < Lp[i + 1]; j++) {
 80038da:	6830      	ldr	r0, [r6, #0]
 80038dc:	f856 2f04 	ldr.w	r2, [r6, #4]!
 80038e0:	4290      	cmp	r0, r2
        QDLDL_float val = x[i];
 80038e2:	ecb5 5b02 	vldmia	r5!, {d5}
        for(j = Lp[i]; j < Lp[i + 1]; j++) {
 80038e6:	da17      	bge.n	8003918 <QDLDL_solve+0x60>
 80038e8:	eb00 0c0a 	add.w	ip, r0, sl
 80038ec:	eeb1 5b45 	vneg.f64	d5, d5
 80038f0:	eb09 0282 	add.w	r2, r9, r2, lsl #2
 80038f4:	eb07 0ec0 	add.w	lr, r7, r0, lsl #3
 80038f8:	eb08 0c8c 	add.w	ip, r8, ip, lsl #2
            x[Li[j]] -= Lx[j] * val;
 80038fc:	f85c 0f04 	ldr.w	r0, [ip, #4]!
 8003900:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
        for(j = Lp[i]; j < Lp[i + 1]; j++) {
 8003904:	4562      	cmp	r2, ip
            x[Li[j]] -= Lx[j] * val;
 8003906:	ecbe 6b02 	vldmia	lr!, {d6}
 800390a:	ed90 7b00 	vldr	d7, [r0]
 800390e:	eea6 7b05 	vfma.f64	d7, d6, d5
 8003912:	ed80 7b00 	vstr	d7, [r0]
        for(j = Lp[i]; j < Lp[i + 1]; j++) {
 8003916:	d1f1      	bne.n	80038fc <QDLDL_solve+0x44>
    for(i = 0; i < n; i++) {
 8003918:	42a9      	cmp	r1, r5
 800391a:	d1de      	bne.n	80038da <QDLDL_solve+0x22>
 800391c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800391e:	461a      	mov	r2, r3
    QDLDL_int i = 0;

    QDLDL_Lsolve(n, Lp, Li, Lx, x);

    for(i = 0; i < n; i++) {
        x[i] *= Dinv[i];
 8003920:	ed92 7b00 	vldr	d7, [r2]
 8003924:	ecb0 6b02 	vldmia	r0!, {d6}
 8003928:	ee27 7b06 	vmul.f64	d7, d7, d6
 800392c:	eca2 7b02 	vstmia	r2!, {d7}
    for(i = 0; i < n; i++) {
 8003930:	4291      	cmp	r1, r2
 8003932:	d1f5      	bne.n	8003920 <QDLDL_solve+0x68>
    for(i = n - 1; i >= 0; i--) {
 8003934:	eb04 048b 	add.w	r4, r4, fp, lsl #2
 8003938:	f06f 4c40 	mvn.w	ip, #3221225472	@ 0xc0000000
        for(j = Lp[i]; j < Lp[i + 1]; j++) {
 800393c:	f854 0c04 	ldr.w	r0, [r4, #-4]
 8003940:	f854 6904 	ldr.w	r6, [r4], #-4
 8003944:	42b0      	cmp	r0, r6
        QDLDL_float val = x[i];
 8003946:	ed31 7b02 	vldmdb	r1!, {d7}
        for(j = Lp[i]; j < Lp[i + 1]; j++) {
 800394a:	da13      	bge.n	8003974 <QDLDL_solve+0xbc>
 800394c:	eb00 050c 	add.w	r5, r0, ip
 8003950:	eb07 06c6 	add.w	r6, r7, r6, lsl #3
 8003954:	eb07 00c0 	add.w	r0, r7, r0, lsl #3
 8003958:	eb08 0585 	add.w	r5, r8, r5, lsl #2
            val -= Lx[j] * x[Li[j]];
 800395c:	f855 2f04 	ldr.w	r2, [r5, #4]!
 8003960:	ecb0 5b02 	vldmia	r0!, {d5}
 8003964:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8003968:	ed92 6b00 	vldr	d6, [r2]
        for(j = Lp[i]; j < Lp[i + 1]; j++) {
 800396c:	42b0      	cmp	r0, r6
            val -= Lx[j] * x[Li[j]];
 800396e:	eea5 7b46 	vfms.f64	d7, d5, d6
        for(j = Lp[i]; j < Lp[i + 1]; j++) {
 8003972:	d1f3      	bne.n	800395c <QDLDL_solve+0xa4>
    for(i = n - 1; i >= 0; i--) {
 8003974:	428b      	cmp	r3, r1
        x[i] = val;
 8003976:	ed81 7b00 	vstr	d7, [r1]
    for(i = n - 1; i >= 0; i--) {
 800397a:	d1df      	bne.n	800393c <QDLDL_solve+0x84>
    }

    QDLDL_Ltsolve(n, Lp, Li, Lx, x);
}
 800397c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08003980 <update_settings_linsys_solver_qdldl>:
                                         const OSQPSettings* settings) {
    /* No settings to update */
    OSQP_UnusedVar(s);
    OSQP_UnusedVar(settings);
    return;
}
 8003980:	4770      	bx	lr
 8003982:	bf00      	nop

08003984 <warm_start_linsys_solver_qdldl>:

void warm_start_linsys_solver_qdldl(qdldl_solver*      s,
 8003984:	4770      	bx	lr
 8003986:	bf00      	nop

08003988 <name_qdldl>:

const char* name_qdldl(qdldl_solver* s) {
    OSQP_UnusedVar(s);

    return "QDLDL v" STRINGIZE(QDLDL_VERSION_MAJOR) "." STRINGIZE(QDLDL_VERSION_MINOR) "." STRINGIZE(QDLDL_VERSION_PATCH);
}
 8003988:	4800      	ldr	r0, [pc, #0]	@ (800398c <name_qdldl+0x4>)
 800398a:	4770      	bx	lr
 800398c:	080078a4 	.word	0x080078a4

08003990 <solve_linsys_qdldl>:
}


OSQPInt solve_linsys_qdldl(qdldl_solver* s,
                           OSQPVectorf*  b,
                           OSQPInt       admm_iter) {
 8003990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

  OSQPInt    j;
  OSQPInt    n = s->n;
  OSQPInt    m = s->m;
  OSQPFloat* bv = b->values;
 8003994:	f8d1 a000 	ldr.w	sl, [r1]
                           OSQPInt       admm_iter) {
 8003998:	4680      	mov	r8, r0
    /* stores solution to the KKT system in b */
    LDLSolve(bv, bv, s->L, s->Dinv, s->P, s->bp);
  } else {
#endif
    /* stores solution to the KKT system in s->sol */
    LDLSolve(s->sol, bv, s->L, s->Dinv, s->P, s->bp);
 800399a:	f8d0 b030 	ldr.w	fp, [r0, #48]	@ 0x30
                           OSQPInt       admm_iter) {
 800399e:	b087      	sub	sp, #28
    LDLSolve(s->sol, bv, s->L, s->Dinv, s->P, s->bp);
 80039a0:	6a85      	ldr	r5, [r0, #40]	@ 0x28
 80039a2:	e9d0 1308 	ldrd	r1, r3, [r0, #32]
  OSQPInt    m = s->m;
 80039a6:	e9d0 4912 	ldrd	r4, r9, [r0, #72]	@ 0x48
  OSQPInt n = L->n;
 80039aa:	6848      	ldr	r0, [r1, #4]
    LDLSolve(s->sol, bv, s->L, s->Dinv, s->P, s->bp);
 80039ac:	9303      	str	r3, [sp, #12]
  for (j = 0 ; j < n ; j++) bp[j] = b[P[j]];
 80039ae:	2800      	cmp	r0, #0
    LDLSolve(s->sol, bv, s->L, s->Dinv, s->P, s->bp);
 80039b0:	f8d8 302c 	ldr.w	r3, [r8, #44]	@ 0x2c
  QDLDL_solve(L->n, L->p, L->i, L->x, Dinv, bp);
 80039b4:	e9d1 2e03 	ldrd	r2, lr, [r1, #12]
 80039b8:	6889      	ldr	r1, [r1, #8]
 80039ba:	9104      	str	r1, [sp, #16]
  for (j = 0 ; j < n ; j++) bp[j] = b[P[j]];
 80039bc:	dd6c      	ble.n	8003a98 <solve_linsys_qdldl+0x108>
 80039be:	3d04      	subs	r5, #4
 80039c0:	461f      	mov	r7, r3
 80039c2:	469c      	mov	ip, r3
 80039c4:	f8cd b014 	str.w	fp, [sp, #20]
 80039c8:	eb05 0680 	add.w	r6, r5, r0, lsl #2
 80039cc:	4629      	mov	r1, r5
 80039ce:	f851 bf04 	ldr.w	fp, [r1, #4]!
 80039d2:	eb0a 0bcb 	add.w	fp, sl, fp, lsl #3
 80039d6:	428e      	cmp	r6, r1
 80039d8:	ed9b 7b00 	vldr	d7, [fp]
 80039dc:	ecac 7b02 	vstmia	ip!, {d7}
 80039e0:	d1f5      	bne.n	80039ce <solve_linsys_qdldl+0x3e>
  QDLDL_solve(L->n, L->p, L->i, L->x, Dinv, bp);
 80039e2:	9301      	str	r3, [sp, #4]
 80039e4:	9b03      	ldr	r3, [sp, #12]
 80039e6:	9904      	ldr	r1, [sp, #16]
 80039e8:	9300      	str	r3, [sp, #0]
 80039ea:	4673      	mov	r3, lr
 80039ec:	f8dd b014 	ldr.w	fp, [sp, #20]
 80039f0:	f7ff ff62 	bl	80038b8 <QDLDL_solve>
  for (j = 0 ; j < n ; j++) x[P[j]] = bp[j];
 80039f4:	f855 3f04 	ldr.w	r3, [r5, #4]!
 80039f8:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 80039fc:	eb0b 03c3 	add.w	r3, fp, r3, lsl #3
 8003a00:	42ae      	cmp	r6, r5
 8003a02:	e9c3 0100 	strd	r0, r1, [r3]
 8003a06:	d1f5      	bne.n	80039f4 <solve_linsys_qdldl+0x64>

    /* copy x_tilde from s->sol */
    for (j = 0 ; j < n ; j++) {
 8003a08:	2c00      	cmp	r4, #0
 8003a0a:	dd0a      	ble.n	8003a22 <solve_linsys_qdldl+0x92>
 8003a0c:	f8d8 3030 	ldr.w	r3, [r8, #48]	@ 0x30
 8003a10:	4652      	mov	r2, sl
 8003a12:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
      bv[j] = s->sol[j];
 8003a16:	e8f3 0102 	ldrd	r0, r1, [r3], #8
    for (j = 0 ; j < n ; j++) {
 8003a1a:	429d      	cmp	r5, r3
      bv[j] = s->sol[j];
 8003a1c:	e8e2 0102 	strd	r0, r1, [r2], #8
    for (j = 0 ; j < n ; j++) {
 8003a20:	d1f9      	bne.n	8003a16 <solve_linsys_qdldl+0x86>
    }

    /* compute z_tilde from b and s->sol */
    if (s->rho_inv_vec) {
 8003a22:	f8d8 3034 	ldr.w	r3, [r8, #52]	@ 0x34
 8003a26:	b1db      	cbz	r3, 8003a60 <solve_linsys_qdldl+0xd0>
      for (j = 0 ; j < m ; j++) {
 8003a28:	f1b9 0f00 	cmp.w	r9, #0
 8003a2c:	dd14      	ble.n	8003a58 <solve_linsys_qdldl+0xc8>
 8003a2e:	44a1      	add	r9, r4
 8003a30:	f8d8 2030 	ldr.w	r2, [r8, #48]	@ 0x30
 8003a34:	eb0a 09c9 	add.w	r9, sl, r9, lsl #3
 8003a38:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8003a3c:	eb0a 04c4 	add.w	r4, sl, r4, lsl #3
        bv[j + n] += s->rho_inv_vec[j] * s->sol[j + n];
 8003a40:	ed94 7b00 	vldr	d7, [r4]
 8003a44:	ecb3 5b02 	vldmia	r3!, {d5}
 8003a48:	ecb2 6b02 	vldmia	r2!, {d6}
 8003a4c:	eea5 7b06 	vfma.f64	d7, d5, d6
 8003a50:	eca4 7b02 	vstmia	r4!, {d7}
      for (j = 0 ; j < m ; j++) {
 8003a54:	45a1      	cmp	r9, r4
 8003a56:	d1f3      	bne.n	8003a40 <solve_linsys_qdldl+0xb0>
#ifndef OSQP_EMBEDDED_MODE
  }
#endif
  osqp_profiler_sec_pop(OSQP_PROFILER_SEC_LINSYS_SOLVE);
  return 0;
}
 8003a58:	2000      	movs	r0, #0
 8003a5a:	b007      	add	sp, #28
 8003a5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      for (j = 0 ; j < m ; j++) {
 8003a60:	f1b9 0f00 	cmp.w	r9, #0
 8003a64:	ddf8      	ble.n	8003a58 <solve_linsys_qdldl+0xc8>
 8003a66:	44a1      	add	r9, r4
 8003a68:	f8d8 2030 	ldr.w	r2, [r8, #48]	@ 0x30
 8003a6c:	eb0a 03c4 	add.w	r3, sl, r4, lsl #3
 8003a70:	eb0a 09c9 	add.w	r9, sl, r9, lsl #3
 8003a74:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
        bv[j + n] += s->rho_inv * s->sol[j + n];
 8003a78:	ed93 7b00 	vldr	d7, [r3]
 8003a7c:	ecb2 6b02 	vldmia	r2!, {d6}
 8003a80:	ed98 5b10 	vldr	d5, [r8, #64]	@ 0x40
 8003a84:	eea5 7b06 	vfma.f64	d7, d5, d6
 8003a88:	eca3 7b02 	vstmia	r3!, {d7}
      for (j = 0 ; j < m ; j++) {
 8003a8c:	4599      	cmp	r9, r3
 8003a8e:	d1f3      	bne.n	8003a78 <solve_linsys_qdldl+0xe8>
}
 8003a90:	2000      	movs	r0, #0
 8003a92:	b007      	add	sp, #28
 8003a94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  QDLDL_solve(L->n, L->p, L->i, L->x, Dinv, bp);
 8003a98:	9301      	str	r3, [sp, #4]
 8003a9a:	9b03      	ldr	r3, [sp, #12]
 8003a9c:	9300      	str	r3, [sp, #0]
 8003a9e:	4673      	mov	r3, lr
 8003aa0:	f7ff ff0a 	bl	80038b8 <QDLDL_solve>
  for (j = 0 ; j < n ; j++) x[P[j]] = bp[j];
 8003aa4:	e7b0      	b.n	8003a08 <solve_linsys_qdldl+0x78>
 8003aa6:	bf00      	nop

08003aa8 <update_linsys_solver_matrices_qdldl>:
                                            const OSQPMatrix* P,
                                            const OSQPInt*    Px_new_idx,
                                            OSQPInt           P_new_n,
                                            const OSQPMatrix* A,
                                            const OSQPInt*    Ax_new_idx,
                                            OSQPInt           A_new_n) {
 8003aa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003aac:	460d      	mov	r5, r1
 8003aae:	b08a      	sub	sp, #40	@ 0x28

    OSQPInt pos_D_count;

    // Update KKT matrix with new P
    update_KKT_P(s->KKT, P->csc, Px_new_idx, P_new_n, s->PtoKKT, s->sigma, 0);
 8003ab0:	6d41      	ldr	r1, [r0, #84]	@ 0x54
                                            OSQPInt           A_new_n) {
 8003ab2:	4604      	mov	r4, r0
 8003ab4:	9e12      	ldr	r6, [sp, #72]	@ 0x48
    update_KKT_P(s->KKT, P->csc, Px_new_idx, P_new_n, s->PtoKKT, s->sigma, 0);
 8003ab6:	ed90 0b0e 	vldr	d0, [r0, #56]	@ 0x38
 8003aba:	9100      	str	r1, [sp, #0]
 8003abc:	2100      	movs	r1, #0
 8003abe:	9101      	str	r1, [sp, #4]
 8003ac0:	6829      	ldr	r1, [r5, #0]
 8003ac2:	6d00      	ldr	r0, [r0, #80]	@ 0x50
 8003ac4:	f7fe fcbc 	bl	8002440 <update_KKT_P>

    // Update KKT matrix with new A
    update_KKT_A(s->KKT, A->csc, Ax_new_idx, A_new_n, s->AtoKKT);
 8003ac8:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8003aca:	6831      	ldr	r1, [r6, #0]
 8003acc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003ace:	9200      	str	r2, [sp, #0]
 8003ad0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8003ad2:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8003ad4:	f7fe fd1a 	bl	800250c <update_KKT_A>

    osqp_profiler_sec_push(OSQP_PROFILER_SEC_LINSYS_NUM_FAC);
    pos_D_count = QDLDL_factor(s->KKT->n, s->KKT->p, s->KKT->i, s->KKT->x,
        s->L->p, s->L->i, s->L->x, s->D, s->Dinv, s->Lnz,
 8003ad8:	6a26      	ldr	r6, [r4, #32]
    pos_D_count = QDLDL_factor(s->KKT->n, s->KKT->p, s->KKT->i, s->KKT->x,
 8003ada:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8003adc:	f8d4 a074 	ldr.w	sl, [r4, #116]	@ 0x74
 8003ae0:	6a67      	ldr	r7, [r4, #36]	@ 0x24
 8003ae2:	6903      	ldr	r3, [r0, #16]
 8003ae4:	e9d4 981b 	ldrd	r9, r8, [r4, #108]	@ 0x6c
 8003ae8:	e9d4 ec19 	ldrd	lr, ip, [r4, #100]	@ 0x64
 8003aec:	6e24      	ldr	r4, [r4, #96]	@ 0x60
 8003aee:	e9d0 1202 	ldrd	r1, r2, [r0, #8]
 8003af2:	6840      	ldr	r0, [r0, #4]
 8003af4:	9403      	str	r4, [sp, #12]
 8003af6:	e9cd 9a08 	strd	r9, sl, [sp, #32]
 8003afa:	e9cd e806 	strd	lr, r8, [sp, #24]
 8003afe:	e9cd 7c04 	strd	r7, ip, [sp, #16]
 8003b02:	6934      	ldr	r4, [r6, #16]
 8003b04:	9402      	str	r4, [sp, #8]
 8003b06:	68f4      	ldr	r4, [r6, #12]
 8003b08:	9401      	str	r4, [sp, #4]
 8003b0a:	68b4      	ldr	r4, [r6, #8]
 8003b0c:	9400      	str	r4, [sp, #0]
 8003b0e:	f7ff fd77 	bl	8003600 <QDLDL_factor>
        s->etree, s->bwork, s->iwork, s->fwork);
    osqp_profiler_sec_pop(OSQP_PROFILER_SEC_LINSYS_NUM_FAC);

    //number of positive elements in D should match the
    //dimension of P if P + \sigma I is PD.   Error otherwise.
    return (pos_D_count == P->csc->n) ? 0 : 1;
 8003b12:	682b      	ldr	r3, [r5, #0]
 8003b14:	685b      	ldr	r3, [r3, #4]
}
 8003b16:	1a18      	subs	r0, r3, r0
 8003b18:	bf18      	it	ne
 8003b1a:	2001      	movne	r0, #1
 8003b1c:	b00a      	add	sp, #40	@ 0x28
 8003b1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b22:	bf00      	nop

08003b24 <update_linsys_solver_rho_vec_qdldl>:


OSQPInt update_linsys_solver_rho_vec_qdldl(qdldl_solver*      s,
                                           const OSQPVectorf* rho_vec,
                                           OSQPFloat          rho_sc) {
 8003b24:	460a      	mov	r2, r1
    OSQPInt retval = 0;
    OSQPInt m = s->m;
    OSQPFloat* rhov;

    // Update internal rho_inv_vec
    if (s->rho_inv_vec) {
 8003b26:	6b41      	ldr	r1, [r0, #52]	@ 0x34
    OSQPInt m = s->m;
 8003b28:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
                                           OSQPFloat          rho_sc) {
 8003b2a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003b2e:	4604      	mov	r4, r0
 8003b30:	b08b      	sub	sp, #44	@ 0x2c
    if (s->rho_inv_vec) {
 8003b32:	2900      	cmp	r1, #0
 8003b34:	d036      	beq.n	8003ba4 <update_linsys_solver_rho_vec_qdldl+0x80>
      rhov = rho_vec->values;
      for (i = 0; i < m; i++){
 8003b36:	2b00      	cmp	r3, #0
      rhov = rho_vec->values;
 8003b38:	6812      	ldr	r2, [r2, #0]
      for (i = 0; i < m; i++){
 8003b3a:	dd0c      	ble.n	8003b56 <update_linsys_solver_rho_vec_qdldl+0x32>
          s->rho_inv_vec[i] = 1. / rhov[i];
 8003b3c:	eeb7 5b00 	vmov.f64	d5, #112	@ 0x3f800000  1.0
 8003b40:	4608      	mov	r0, r1
 8003b42:	eb02 0cc3 	add.w	ip, r2, r3, lsl #3
 8003b46:	ecb2 6b02 	vldmia	r2!, {d6}
 8003b4a:	ee85 7b06 	vdiv.f64	d7, d5, d6
      for (i = 0; i < m; i++){
 8003b4e:	4562      	cmp	r2, ip
          s->rho_inv_vec[i] = 1. / rhov[i];
 8003b50:	eca0 7b02 	vstmia	r0!, {d7}
      for (i = 0; i < m; i++){
 8003b54:	d1f7      	bne.n	8003b46 <update_linsys_solver_rho_vec_qdldl+0x22>
    else {
      s->rho_inv = 1. / rho_sc;
    }

    // Update KKT matrix with new rho_vec
    update_KKT_param2(s->KKT, s->rho_inv_vec, s->rho_inv, s->rhotoKKT, s->m);
 8003b56:	ed94 0b10 	vldr	d0, [r4, #64]	@ 0x40
 8003b5a:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8003b5c:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8003b5e:	f7fe fcff 	bl	8002560 <update_KKT_param2>

    osqp_profiler_sec_push(OSQP_PROFILER_SEC_LINSYS_NUM_FAC);
    retval = QDLDL_factor(s->KKT->n, s->KKT->p, s->KKT->i, s->KKT->x,
        s->L->p, s->L->i, s->L->x, s->D, s->Dinv, s->Lnz,
 8003b62:	6a25      	ldr	r5, [r4, #32]
    retval = QDLDL_factor(s->KKT->n, s->KKT->p, s->KKT->i, s->KKT->x,
 8003b64:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8003b66:	f8d4 9074 	ldr.w	r9, [r4, #116]	@ 0x74
 8003b6a:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 8003b6c:	e9d4 8e1b 	ldrd	r8, lr, [r4, #108]	@ 0x6c
 8003b70:	e9d4 c719 	ldrd	ip, r7, [r4, #100]	@ 0x64
 8003b74:	6e24      	ldr	r4, [r4, #96]	@ 0x60
 8003b76:	e9d0 2303 	ldrd	r2, r3, [r0, #12]
 8003b7a:	e9d0 0101 	ldrd	r0, r1, [r0, #4]
 8003b7e:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8003b82:	e9cd ce06 	strd	ip, lr, [sp, #24]
 8003b86:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8003b8a:	9403      	str	r4, [sp, #12]
 8003b8c:	692c      	ldr	r4, [r5, #16]
 8003b8e:	9402      	str	r4, [sp, #8]
 8003b90:	68ec      	ldr	r4, [r5, #12]
 8003b92:	9401      	str	r4, [sp, #4]
 8003b94:	68ac      	ldr	r4, [r5, #8]
 8003b96:	9400      	str	r4, [sp, #0]
 8003b98:	f7ff fd32 	bl	8003600 <QDLDL_factor>
        s->etree, s->bwork, s->iwork, s->fwork);
    osqp_profiler_sec_pop(OSQP_PROFILER_SEC_LINSYS_NUM_FAC);

    return (retval < 0);
}
 8003b9c:	0fc0      	lsrs	r0, r0, #31
 8003b9e:	b00b      	add	sp, #44	@ 0x2c
 8003ba0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003ba4:	eeb0 7b40 	vmov.f64	d7, d0
      s->rho_inv = 1. / rho_sc;
 8003ba8:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8003bac:	ee86 0b07 	vdiv.f64	d0, d6, d7
 8003bb0:	ed80 0b10 	vstr	d0, [r0, #64]	@ 0x40
 8003bb4:	e7d1      	b.n	8003b5a <update_linsys_solver_rho_vec_qdldl+0x36>
 8003bb6:	bf00      	nop

08003bb8 <scale_data>:
  //  [ A']
  //  [ 0 ]
  OSQPMatrix_row_norm_inf(A,E);
}

OSQPInt scale_data(OSQPSolver* solver) {
 8003bb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  OSQPInt   n;          // Number of variables
  OSQPFloat c_temp;     // Objective function scaling
  OSQPFloat inf_norm_q; // Infinity norm of q

  OSQPSettings*  settings = solver->settings;
  OSQPWorkspace* work     = solver->work;
 8003bbc:	68c4      	ldr	r4, [r0, #12]
  OSQPSettings*  settings = solver->settings;
 8003bbe:	f8d0 9000 	ldr.w	r9, [r0]

  n = work->data->n;
 8003bc2:	6822      	ldr	r2, [r4, #0]

  // Initialize scaling to 1
  work->scaling->c = 1.0;
 8003bc4:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
  n = work->data->n;
 8003bc8:	6815      	ldr	r5, [r2, #0]
  OSQPVectorf_set_scalar(work->scaling->D,    1.);
 8003bca:	6898      	ldr	r0, [r3, #8]
OSQPInt scale_data(OSQPSolver* solver) {
 8003bcc:	ed2d 8b0a 	vpush	{d8-d12}
  work->scaling->c = 1.0;
 8003bd0:	eeb7 9b00 	vmov.f64	d9, #112	@ 0x3f800000  1.0
  OSQPVectorf_set_scalar(work->scaling->D,    1.);
 8003bd4:	eeb0 0b49 	vmov.f64	d0, d9
  work->scaling->c = 1.0;
 8003bd8:	ed83 9b00 	vstr	d9, [r3]
  OSQPVectorf_set_scalar(work->scaling->D,    1.);
 8003bdc:	f000 fab2 	bl	8004144 <OSQPVectorf_set_scalar>
  OSQPVectorf_set_scalar(work->scaling->Dinv, 1.);
 8003be0:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8003be4:	eeb0 0b49 	vmov.f64	d0, d9
 8003be8:	6998      	ldr	r0, [r3, #24]
 8003bea:	f000 faab 	bl	8004144 <OSQPVectorf_set_scalar>
  OSQPVectorf_set_scalar(work->scaling->E,    1.);
 8003bee:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8003bf2:	eeb0 0b49 	vmov.f64	d0, d9
 8003bf6:	68d8      	ldr	r0, [r3, #12]
 8003bf8:	f000 faa4 	bl	8004144 <OSQPVectorf_set_scalar>
  OSQPVectorf_set_scalar(work->scaling->Einv, 1.);
 8003bfc:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8003c00:	eeb0 0b49 	vmov.f64	d0, d9
 8003c04:	69d8      	ldr	r0, [r3, #28]
 8003c06:	f000 fa9d 	bl	8004144 <OSQPVectorf_set_scalar>


  for (i = 0; i < settings->scaling; i++) {
 8003c0a:	f8d9 3018 	ldr.w	r3, [r9, #24]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	f340 80f2 	ble.w	8003df8 <scale_data+0x240>
    //

    // Compute avg norm of cols of P.
    OSQPMatrix_col_norm_inf(work->data->P, work->D_temp);
    c_temp = OSQPVectorf_norm_1(work->D_temp);
    c_temp = c_temp / n;
 8003c14:	ee07 5a90 	vmov	s15, r5
  for (i = 0; i < settings->scaling; i++) {
 8003c18:	2600      	movs	r6, #0
    c_temp = c_temp / n;
 8003c1a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
  OSQPVectorf_set_scalar_if_lt(v,v,OSQP_MIN_SCALING,1.0);
 8003c1e:	ed9f 8b7a 	vldr	d8, [pc, #488]	@ 8003e08 <scale_data+0x250>
 8003c22:	ee89 ab07 	vdiv.f64	d10, d9, d7
  OSQPVectorf_set_scalar_if_gt(v,v,OSQP_MAX_SCALING,OSQP_MAX_SCALING);
 8003c26:	ed9f bb7a 	vldr	d11, [pc, #488]	@ 8003e10 <scale_data+0x258>
    compute_inf_norm_cols_KKT(work->data->P, work->data->A,
 8003c2a:	6823      	ldr	r3, [r4, #0]
 8003c2c:	f8d4 a07c 	ldr.w	sl, [r4, #124]	@ 0x7c
 8003c30:	68dd      	ldr	r5, [r3, #12]
  OSQPMatrix_col_norm_inf(P,D);
 8003c32:	6898      	ldr	r0, [r3, #8]
    compute_inf_norm_cols_KKT(work->data->P, work->data->A,
 8003c34:	e9d4 871d 	ldrd	r8, r7, [r4, #116]	@ 0x74
  OSQPMatrix_col_norm_inf(P,D);
 8003c38:	4641      	mov	r1, r8
 8003c3a:	f7fe ff0b 	bl	8002a54 <OSQPMatrix_col_norm_inf>
  OSQPMatrix_col_norm_inf(A, D_temp_A);
 8003c3e:	4628      	mov	r0, r5
 8003c40:	4639      	mov	r1, r7
 8003c42:	f7fe ff07 	bl	8002a54 <OSQPMatrix_col_norm_inf>
  OSQPVectorf_ew_max_vec(D, D_temp_A, D);
 8003c46:	4642      	mov	r2, r8
 8003c48:	4639      	mov	r1, r7
 8003c4a:	4640      	mov	r0, r8
 8003c4c:	f000 fd2e 	bl	80046ac <OSQPVectorf_ew_max_vec>
  OSQPMatrix_row_norm_inf(A,E);
 8003c50:	4628      	mov	r0, r5
 8003c52:	4651      	mov	r1, sl
 8003c54:	f7fe ff0a 	bl	8002a6c <OSQPMatrix_row_norm_inf>
    limit_scaling_vector(work->D_temp);
 8003c58:	6f65      	ldr	r5, [r4, #116]	@ 0x74
  OSQPVectorf_set_scalar_if_lt(v,v,OSQP_MIN_SCALING,1.0);
 8003c5a:	eeb7 1b00 	vmov.f64	d1, #112	@ 0x3f800000  1.0
 8003c5e:	4629      	mov	r1, r5
 8003c60:	4628      	mov	r0, r5
 8003c62:	ed9f 0b69 	vldr	d0, [pc, #420]	@ 8003e08 <scale_data+0x250>
 8003c66:	f000 fd6d 	bl	8004744 <OSQPVectorf_set_scalar_if_lt>
  OSQPVectorf_set_scalar_if_gt(v,v,OSQP_MAX_SCALING,OSQP_MAX_SCALING);
 8003c6a:	4629      	mov	r1, r5
 8003c6c:	4628      	mov	r0, r5
 8003c6e:	ed9f 1b68 	vldr	d1, [pc, #416]	@ 8003e10 <scale_data+0x258>
 8003c72:	eeb0 0b41 	vmov.f64	d0, d1
 8003c76:	f000 fd7d 	bl	8004774 <OSQPVectorf_set_scalar_if_gt>
    limit_scaling_vector(work->E_temp);
 8003c7a:	6fe5      	ldr	r5, [r4, #124]	@ 0x7c
  OSQPVectorf_set_scalar_if_lt(v,v,OSQP_MIN_SCALING,1.0);
 8003c7c:	eeb7 1b00 	vmov.f64	d1, #112	@ 0x3f800000  1.0
 8003c80:	4629      	mov	r1, r5
 8003c82:	4628      	mov	r0, r5
 8003c84:	ed9f 0b60 	vldr	d0, [pc, #384]	@ 8003e08 <scale_data+0x250>
 8003c88:	f000 fd5c 	bl	8004744 <OSQPVectorf_set_scalar_if_lt>
  OSQPVectorf_set_scalar_if_gt(v,v,OSQP_MAX_SCALING,OSQP_MAX_SCALING);
 8003c8c:	4629      	mov	r1, r5
 8003c8e:	4628      	mov	r0, r5
 8003c90:	ed9f 1b5f 	vldr	d1, [pc, #380]	@ 8003e10 <scale_data+0x258>
 8003c94:	eeb0 0b41 	vmov.f64	d0, d1
 8003c98:	f000 fd6c 	bl	8004774 <OSQPVectorf_set_scalar_if_gt>
    OSQPVectorf_ew_sqrt(work->D_temp);
 8003c9c:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8003c9e:	f000 fcf5 	bl	800468c <OSQPVectorf_ew_sqrt>
    OSQPVectorf_ew_sqrt(work->E_temp);
 8003ca2:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 8003ca4:	f000 fcf2 	bl	800468c <OSQPVectorf_ew_sqrt>
    OSQPVectorf_ew_reciprocal(work->D_temp, work->D_temp);
 8003ca8:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 8003caa:	4608      	mov	r0, r1
 8003cac:	f000 fcdc 	bl	8004668 <OSQPVectorf_ew_reciprocal>
    OSQPVectorf_ew_reciprocal(work->E_temp, work->E_temp);
 8003cb0:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 8003cb2:	4608      	mov	r0, r1
 8003cb4:	f000 fcd8 	bl	8004668 <OSQPVectorf_ew_reciprocal>
    OSQPMatrix_lmult_diag(work->data->P,work->D_temp);
 8003cb8:	6823      	ldr	r3, [r4, #0]
 8003cba:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 8003cbc:	6898      	ldr	r0, [r3, #8]
 8003cbe:	f7fe fea5 	bl	8002a0c <OSQPMatrix_lmult_diag>
    OSQPMatrix_rmult_diag(work->data->P,work->D_temp);
 8003cc2:	6823      	ldr	r3, [r4, #0]
 8003cc4:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 8003cc6:	6898      	ldr	r0, [r3, #8]
 8003cc8:	f7fe feac 	bl	8002a24 <OSQPMatrix_rmult_diag>
    OSQPMatrix_lmult_diag(work->data->A,work->E_temp);
 8003ccc:	6823      	ldr	r3, [r4, #0]
 8003cce:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 8003cd0:	68d8      	ldr	r0, [r3, #12]
 8003cd2:	f7fe fe9b 	bl	8002a0c <OSQPMatrix_lmult_diag>
    OSQPMatrix_rmult_diag(work->data->A,work->D_temp);
 8003cd6:	6823      	ldr	r3, [r4, #0]
 8003cd8:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 8003cda:	68d8      	ldr	r0, [r3, #12]
 8003cdc:	f7fe fea2 	bl	8002a24 <OSQPMatrix_rmult_diag>
    OSQPVectorf_ew_prod(work->data->q, work->data->q, work->D_temp);
 8003ce0:	6823      	ldr	r3, [r4, #0]
 8003ce2:	6f62      	ldr	r2, [r4, #116]	@ 0x74
 8003ce4:	6919      	ldr	r1, [r3, #16]
 8003ce6:	4608      	mov	r0, r1
 8003ce8:	f000 fbca 	bl	8004480 <OSQPVectorf_ew_prod>
    OSQPVectorf_ew_prod(work->scaling->D, work->scaling->D, work->D_temp);
 8003cec:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8003cf0:	6f62      	ldr	r2, [r4, #116]	@ 0x74
 8003cf2:	6899      	ldr	r1, [r3, #8]
 8003cf4:	4608      	mov	r0, r1
 8003cf6:	f000 fbc3 	bl	8004480 <OSQPVectorf_ew_prod>
    OSQPVectorf_ew_prod(work->scaling->E, work->scaling->E, work->E_temp);
 8003cfa:	e9d4 231f 	ldrd	r2, r3, [r4, #124]	@ 0x7c
 8003cfe:	68d9      	ldr	r1, [r3, #12]
 8003d00:	4608      	mov	r0, r1
 8003d02:	f000 fbbd 	bl	8004480 <OSQPVectorf_ew_prod>
    OSQPMatrix_col_norm_inf(work->data->P, work->D_temp);
 8003d06:	6823      	ldr	r3, [r4, #0]
 8003d08:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 8003d0a:	6898      	ldr	r0, [r3, #8]
 8003d0c:	f7fe fea2 	bl	8002a54 <OSQPMatrix_col_norm_inf>
    c_temp = OSQPVectorf_norm_1(work->D_temp);
 8003d10:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8003d12:	f000 fc91 	bl	8004638 <OSQPVectorf_norm_1>

    // Compute inf norm of q
    inf_norm_q = OSQPVectorf_norm_inf(work->data->q);
 8003d16:	6823      	ldr	r3, [r4, #0]
    c_temp = c_temp / n;
 8003d18:	ee2a cb00 	vmul.f64	d12, d10, d0
    inf_norm_q = OSQPVectorf_norm_inf(work->data->q);
 8003d1c:	6918      	ldr	r0, [r3, #16]
 8003d1e:	f000 fb1f 	bl	8004360 <OSQPVectorf_norm_inf>
    v = v < OSQP_MIN_SCALING ? 1.0 : v;
 8003d22:	eeb4 0bc8 	vcmpe.f64	d0, d8
 8003d26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d2a:	db62      	blt.n	8003df2 <scale_data+0x23a>
    v = v > OSQP_MAX_SCALING ? OSQP_MAX_SCALING : v;
 8003d2c:	fe80 0b4b 	vminnm.f64	d0, d0, d11
    // If norm_q == 0, set it to 1 (ignore it in the scaling)
    // NB: Using the same function as with vectors here
    inf_norm_q = limit_scaling_scalar(inf_norm_q);

    // Compute max between avg norm of cols of P and inf norm of q
    c_temp = c_max(c_temp, inf_norm_q);
 8003d30:	fe8c 0b00 	vmaxnm.f64	d0, d12, d0
    v = v < OSQP_MIN_SCALING ? 1.0 : v;
 8003d34:	eeb4 0bc8 	vcmpe.f64	d0, d8
 8003d38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d3c:	db42      	blt.n	8003dc4 <scale_data+0x20c>
    v = v > OSQP_MAX_SCALING ? OSQP_MAX_SCALING : v;
 8003d3e:	fe80 0b4b 	vminnm.f64	d0, d0, d11

    // Limit scaling (use same function as with vectors)
    c_temp = limit_scaling_scalar(c_temp);

    // Invert scaling c = 1 / cost_measure
    c_temp = 1. / c_temp;
 8003d42:	ee89 cb00 	vdiv.f64	d12, d9, d0

    // Scale P
    OSQPMatrix_mult_scalar(work->data->P,c_temp);
 8003d46:	6823      	ldr	r3, [r4, #0]
  for (i = 0; i < settings->scaling; i++) {
 8003d48:	3601      	adds	r6, #1
    OSQPMatrix_mult_scalar(work->data->P,c_temp);
 8003d4a:	6898      	ldr	r0, [r3, #8]
 8003d4c:	eeb0 0b4c 	vmov.f64	d0, d12
 8003d50:	f7fe fe58 	bl	8002a04 <OSQPMatrix_mult_scalar>

    // Scale q
    OSQPVectorf_mult_scalar(work->data->q, c_temp);
 8003d54:	6823      	ldr	r3, [r4, #0]
 8003d56:	eeb0 0b4c 	vmov.f64	d0, d12
 8003d5a:	6918      	ldr	r0, [r3, #16]
 8003d5c:	f000 fa2c 	bl	80041b8 <OSQPVectorf_mult_scalar>

    // Update cost scaling
    work->scaling->c *= c_temp;
 8003d60:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
  for (i = 0; i < settings->scaling; i++) {
 8003d64:	f8d9 2018 	ldr.w	r2, [r9, #24]
    work->scaling->c *= c_temp;
 8003d68:	ed93 7b00 	vldr	d7, [r3]
  for (i = 0; i < settings->scaling; i++) {
 8003d6c:	42b2      	cmp	r2, r6
    work->scaling->c *= c_temp;
 8003d6e:	ee2c cb07 	vmul.f64	d12, d12, d7
 8003d72:	ed83 cb00 	vstr	d12, [r3]
  for (i = 0; i < settings->scaling; i++) {
 8003d76:	f73f af58 	bgt.w	8003c2a <scale_data+0x72>
  }


  // Store cinv, Dinv, Einv
  work->scaling->cinv = 1. / work->scaling->c;
 8003d7a:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
  OSQPVectorf_ew_reciprocal(work->scaling->Dinv, work->scaling->D);
 8003d7e:	6899      	ldr	r1, [r3, #8]
 8003d80:	6998      	ldr	r0, [r3, #24]
  work->scaling->cinv = 1. / work->scaling->c;
 8003d82:	ee86 7b0c 	vdiv.f64	d7, d6, d12
 8003d86:	ed83 7b04 	vstr	d7, [r3, #16]
  OSQPVectorf_ew_reciprocal(work->scaling->Dinv, work->scaling->D);
 8003d8a:	f000 fc6d 	bl	8004668 <OSQPVectorf_ew_reciprocal>
  OSQPVectorf_ew_reciprocal(work->scaling->Einv, work->scaling->E);
 8003d8e:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8003d92:	68d9      	ldr	r1, [r3, #12]
 8003d94:	69d8      	ldr	r0, [r3, #28]
 8003d96:	f000 fc67 	bl	8004668 <OSQPVectorf_ew_reciprocal>


  // Scale problem vectors l, u
  OSQPVectorf_ew_prod(work->data->l, work->data->l, work->scaling->E);
 8003d9a:	6822      	ldr	r2, [r4, #0]
 8003d9c:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8003da0:	6951      	ldr	r1, [r2, #20]
 8003da2:	68da      	ldr	r2, [r3, #12]
 8003da4:	4608      	mov	r0, r1
 8003da6:	f000 fb6b 	bl	8004480 <OSQPVectorf_ew_prod>
  OSQPVectorf_ew_prod(work->data->u, work->data->u, work->scaling->E);
 8003daa:	6822      	ldr	r2, [r4, #0]
 8003dac:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8003db0:	6991      	ldr	r1, [r2, #24]
 8003db2:	68da      	ldr	r2, [r3, #12]
 8003db4:	4608      	mov	r0, r1
 8003db6:	f000 fb63 	bl	8004480 <OSQPVectorf_ew_prod>

  return 0;
}
 8003dba:	2000      	movs	r0, #0
 8003dbc:	ecbd 8b0a 	vpop	{d8-d12}
 8003dc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    OSQPMatrix_mult_scalar(work->data->P,c_temp);
 8003dc4:	6823      	ldr	r3, [r4, #0]
 8003dc6:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
  for (i = 0; i < settings->scaling; i++) {
 8003dca:	3601      	adds	r6, #1
    OSQPMatrix_mult_scalar(work->data->P,c_temp);
 8003dcc:	6898      	ldr	r0, [r3, #8]
 8003dce:	f7fe fe19 	bl	8002a04 <OSQPMatrix_mult_scalar>
    OSQPVectorf_mult_scalar(work->data->q, c_temp);
 8003dd2:	6823      	ldr	r3, [r4, #0]
 8003dd4:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8003dd8:	6918      	ldr	r0, [r3, #16]
 8003dda:	f000 f9ed 	bl	80041b8 <OSQPVectorf_mult_scalar>
  for (i = 0; i < settings->scaling; i++) {
 8003dde:	f8d9 2018 	ldr.w	r2, [r9, #24]
    work->scaling->c *= c_temp;
 8003de2:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
  for (i = 0; i < settings->scaling; i++) {
 8003de6:	42b2      	cmp	r2, r6
    work->scaling->c *= c_temp;
 8003de8:	ed93 cb00 	vldr	d12, [r3]
  for (i = 0; i < settings->scaling; i++) {
 8003dec:	f73f af1d 	bgt.w	8003c2a <scale_data+0x72>
 8003df0:	e7c3      	b.n	8003d7a <scale_data+0x1c2>
 8003df2:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8003df6:	e79b      	b.n	8003d30 <scale_data+0x178>
  work->scaling->cinv = 1. / work->scaling->c;
 8003df8:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8003dfc:	ed93 cb00 	vldr	d12, [r3]
 8003e00:	e7bb      	b.n	8003d7a <scale_data+0x1c2>
 8003e02:	bf00      	nop
 8003e04:	f3af 8000 	nop.w
 8003e08:	eb1c432d 	.word	0xeb1c432d
 8003e0c:	3f1a36e2 	.word	0x3f1a36e2
 8003e10:	00000000 	.word	0x00000000
 8003e14:	40c38800 	.word	0x40c38800

08003e18 <unscale_data>:

#endif /* if OSQP_EMBEDDED_MODE != 1 */


OSQPInt unscale_data(OSQPSolver* solver) {
 8003e18:	b510      	push	{r4, lr}

  OSQPWorkspace* work     = solver->work;
 8003e1a:	68c4      	ldr	r4, [r0, #12]

  // Unscale cost
  OSQPMatrix_mult_scalar(work->data->P, work->scaling->cinv);
 8003e1c:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 8003e20:	6823      	ldr	r3, [r4, #0]
 8003e22:	ed92 0b04 	vldr	d0, [r2, #16]
 8003e26:	6898      	ldr	r0, [r3, #8]
 8003e28:	f7fe fdec 	bl	8002a04 <OSQPMatrix_mult_scalar>
  OSQPMatrix_lmult_diag(work->data->P,  work->scaling->Dinv);
 8003e2c:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 8003e30:	6823      	ldr	r3, [r4, #0]
 8003e32:	6991      	ldr	r1, [r2, #24]
 8003e34:	6898      	ldr	r0, [r3, #8]
 8003e36:	f7fe fde9 	bl	8002a0c <OSQPMatrix_lmult_diag>
  OSQPMatrix_rmult_diag(work->data->P,  work->scaling->Dinv);
 8003e3a:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 8003e3e:	6823      	ldr	r3, [r4, #0]
 8003e40:	6991      	ldr	r1, [r2, #24]
 8003e42:	6898      	ldr	r0, [r3, #8]
 8003e44:	f7fe fdee 	bl	8002a24 <OSQPMatrix_rmult_diag>
  OSQPVectorf_mult_scalar(work->data->q,work->scaling->cinv);
 8003e48:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 8003e4c:	6823      	ldr	r3, [r4, #0]
 8003e4e:	ed92 0b04 	vldr	d0, [r2, #16]
 8003e52:	6918      	ldr	r0, [r3, #16]
 8003e54:	f000 f9b0 	bl	80041b8 <OSQPVectorf_mult_scalar>
  OSQPVectorf_ew_prod(work->data->q, work->data->q, work->scaling->Dinv);
 8003e58:	6822      	ldr	r2, [r4, #0]
 8003e5a:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8003e5e:	6911      	ldr	r1, [r2, #16]
 8003e60:	699a      	ldr	r2, [r3, #24]
 8003e62:	4608      	mov	r0, r1
 8003e64:	f000 fb0c 	bl	8004480 <OSQPVectorf_ew_prod>

  // Unscale constraints
  OSQPMatrix_lmult_diag(work->data->A,work->scaling->Einv);
 8003e68:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 8003e6c:	6823      	ldr	r3, [r4, #0]
 8003e6e:	69d1      	ldr	r1, [r2, #28]
 8003e70:	68d8      	ldr	r0, [r3, #12]
 8003e72:	f7fe fdcb 	bl	8002a0c <OSQPMatrix_lmult_diag>
  OSQPMatrix_rmult_diag(work->data->A,work->scaling->Dinv);
 8003e76:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 8003e7a:	6823      	ldr	r3, [r4, #0]
 8003e7c:	6991      	ldr	r1, [r2, #24]
 8003e7e:	68d8      	ldr	r0, [r3, #12]
 8003e80:	f7fe fdd0 	bl	8002a24 <OSQPMatrix_rmult_diag>

  OSQPVectorf_ew_prod(work->data->l,
 8003e84:	6822      	ldr	r2, [r4, #0]
                      work->data->l,
                      work->scaling->Einv);
 8003e86:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
  OSQPVectorf_ew_prod(work->data->l,
 8003e8a:	6951      	ldr	r1, [r2, #20]
 8003e8c:	69da      	ldr	r2, [r3, #28]
 8003e8e:	4608      	mov	r0, r1
 8003e90:	f000 faf6 	bl	8004480 <OSQPVectorf_ew_prod>
  OSQPVectorf_ew_prod(work->data->u,
 8003e94:	6822      	ldr	r2, [r4, #0]
                      work->data->u,
                      work->scaling->Einv);
 8003e96:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
  OSQPVectorf_ew_prod(work->data->u,
 8003e9a:	6991      	ldr	r1, [r2, #24]
 8003e9c:	69da      	ldr	r2, [r3, #28]
 8003e9e:	4608      	mov	r0, r1
 8003ea0:	f000 faee 	bl	8004480 <OSQPVectorf_ew_prod>

  return 0;
}
 8003ea4:	2000      	movs	r0, #0
 8003ea6:	bd10      	pop	{r4, pc}

08003ea8 <unscale_solution>:

OSQPInt unscale_solution(OSQPVectorf*       usolx,
                         OSQPVectorf*       usoly,
                         const OSQPVectorf* solx,
                         const OSQPVectorf* soly,
                         OSQPWorkspace*     work) {
 8003ea8:	b570      	push	{r4, r5, r6, lr}
 8003eaa:	9d04      	ldr	r5, [sp, #16]
 8003eac:	461e      	mov	r6, r3
 8003eae:	460c      	mov	r4, r1

  // primal
  OSQPVectorf_ew_prod(usolx,solx,work->scaling->D);
 8003eb0:	4611      	mov	r1, r2
 8003eb2:	f8d5 3080 	ldr.w	r3, [r5, #128]	@ 0x80
 8003eb6:	689a      	ldr	r2, [r3, #8]
 8003eb8:	f000 fae2 	bl	8004480 <OSQPVectorf_ew_prod>

  // dual
  OSQPVectorf_ew_prod(usoly,soly,work->scaling->E);
 8003ebc:	f8d5 3080 	ldr.w	r3, [r5, #128]	@ 0x80
 8003ec0:	4631      	mov	r1, r6
 8003ec2:	4620      	mov	r0, r4
 8003ec4:	68da      	ldr	r2, [r3, #12]
 8003ec6:	f000 fadb 	bl	8004480 <OSQPVectorf_ew_prod>

  OSQPVectorf_mult_scalar(usoly,work->scaling->cinv);
 8003eca:	f8d5 3080 	ldr.w	r3, [r5, #128]	@ 0x80
 8003ece:	4620      	mov	r0, r4
 8003ed0:	ed93 0b04 	vldr	d0, [r3, #16]
 8003ed4:	f000 f970 	bl	80041b8 <OSQPVectorf_mult_scalar>
  return 0;
}
 8003ed8:	2000      	movs	r0, #0
 8003eda:	bd70      	pop	{r4, r5, r6, pc}

08003edc <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003edc:	4b07      	ldr	r3, [pc, #28]	@ (8003efc <HAL_MspInit+0x20>)
{
 8003ede:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ee0:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 8003ee4:	f042 0202 	orr.w	r2, r2, #2
 8003ee8:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 8003eec:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003ef0:	f003 0302 	and.w	r3, r3, #2
 8003ef4:	9301      	str	r3, [sp, #4]
 8003ef6:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003ef8:	b002      	add	sp, #8
 8003efa:	4770      	bx	lr
 8003efc:	58024400 	.word	0x58024400

08003f00 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003f00:	b510      	push	{r4, lr}
 8003f02:	b0b8      	sub	sp, #224	@ 0xe0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f04:	2100      	movs	r1, #0
{
 8003f06:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003f08:	22c0      	movs	r2, #192	@ 0xc0
 8003f0a:	a808      	add	r0, sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f0c:	9106      	str	r1, [sp, #24]
 8003f0e:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8003f12:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003f16:	f003 fbf5 	bl	8007704 <memset>
  if(huart->Instance==USART3)
 8003f1a:	4b21      	ldr	r3, [pc, #132]	@ (8003fa0 <HAL_UART_MspInit+0xa0>)
 8003f1c:	6822      	ldr	r2, [r4, #0]
 8003f1e:	429a      	cmp	r2, r3
 8003f20:	d001      	beq.n	8003f26 <HAL_UART_MspInit+0x26>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8003f22:	b038      	add	sp, #224	@ 0xe0
 8003f24:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003f26:	2202      	movs	r2, #2
 8003f28:	2300      	movs	r3, #0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003f2a:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003f2c:	e9cd 2308 	strd	r2, r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003f30:	f001 fdc8 	bl	8005ac4 <HAL_RCCEx_PeriphCLKConfig>
 8003f34:	bb40      	cbnz	r0, 8003f88 <HAL_UART_MspInit+0x88>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003f36:	4b1b      	ldr	r3, [pc, #108]	@ (8003fa4 <HAL_UART_MspInit+0xa4>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003f38:	2407      	movs	r4, #7
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003f3a:	a902      	add	r1, sp, #8
 8003f3c:	481a      	ldr	r0, [pc, #104]	@ (8003fa8 <HAL_UART_MspInit+0xa8>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8003f3e:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8003f42:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8003f46:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8003f4a:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8003f4e:	f402 2280 	and.w	r2, r2, #262144	@ 0x40000
 8003f52:	9200      	str	r2, [sp, #0]
 8003f54:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f56:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8003f5a:	f042 0208 	orr.w	r2, r2, #8
 8003f5e:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8003f62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003f66:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f68:	f003 0308 	and.w	r3, r3, #8
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003f6c:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 8003f90 <HAL_UART_MspInit+0x90>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f70:	9301      	str	r3, [sp, #4]
 8003f72:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003f74:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003f78:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 8003f98 <HAL_UART_MspInit+0x98>
 8003f7c:	ed8d 7b04 	vstr	d7, [sp, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003f80:	f000 fd5c 	bl	8004a3c <HAL_GPIO_Init>
}
 8003f84:	b038      	add	sp, #224	@ 0xe0
 8003f86:	bd10      	pop	{r4, pc}
      Error_Handler();
 8003f88:	f7fe fd30 	bl	80029ec <Error_Handler>
 8003f8c:	e7d3      	b.n	8003f36 <HAL_UART_MspInit+0x36>
 8003f8e:	bf00      	nop
 8003f90:	00000300 	.word	0x00000300
 8003f94:	00000002 	.word	0x00000002
	...
 8003fa0:	40004800 	.word	0x40004800
 8003fa4:	58024400 	.word	0x58024400
 8003fa8:	58020c00 	.word	0x58020c00

08003fac <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003fac:	e7fe      	b.n	8003fac <NMI_Handler>
 8003fae:	bf00      	nop

08003fb0 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003fb0:	e7fe      	b.n	8003fb0 <HardFault_Handler>
 8003fb2:	bf00      	nop

08003fb4 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003fb4:	e7fe      	b.n	8003fb4 <MemManage_Handler>
 8003fb6:	bf00      	nop

08003fb8 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003fb8:	e7fe      	b.n	8003fb8 <BusFault_Handler>
 8003fba:	bf00      	nop

08003fbc <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003fbc:	e7fe      	b.n	8003fbc <UsageFault_Handler>
 8003fbe:	bf00      	nop

08003fc0 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003fc0:	4770      	bx	lr
 8003fc2:	bf00      	nop

08003fc4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8003fc4:	4770      	bx	lr
 8003fc6:	bf00      	nop

08003fc8 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8003fc8:	4770      	bx	lr
 8003fca:	bf00      	nop

08003fcc <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003fcc:	f000 bc6c 	b.w	80048a8 <HAL_IncTick>

08003fd0 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003fd0:	4930      	ldr	r1, [pc, #192]	@ (8004094 <SystemInit+0xc4>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003fd2:	4a31      	ldr	r2, [pc, #196]	@ (8004098 <SystemInit+0xc8>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003fd4:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 8003fd8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
{
 8003fdc:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003fde:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003fe2:	6813      	ldr	r3, [r2, #0]
 8003fe4:	f003 030f 	and.w	r3, r3, #15
 8003fe8:	2b06      	cmp	r3, #6
 8003fea:	d805      	bhi.n	8003ff8 <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003fec:	6813      	ldr	r3, [r2, #0]
 8003fee:	f023 030f 	bic.w	r3, r3, #15
 8003ff2:	f043 0307 	orr.w	r3, r3, #7
 8003ff6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8003ff8:	4b28      	ldr	r3, [pc, #160]	@ (800409c <SystemInit+0xcc>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003ffa:	2400      	movs	r4, #0

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8003ffc:	4a28      	ldr	r2, [pc, #160]	@ (80040a0 <SystemInit+0xd0>)
  RCC->CR |= RCC_CR_HSION;
 8003ffe:	6819      	ldr	r1, [r3, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004000:	4825      	ldr	r0, [pc, #148]	@ (8004098 <SystemInit+0xc8>)
  RCC->CR |= RCC_CR_HSION;
 8004002:	f041 0101 	orr.w	r1, r1, #1
 8004006:	6019      	str	r1, [r3, #0]
  RCC->CFGR = 0x00000000;
 8004008:	611c      	str	r4, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 800400a:	6819      	ldr	r1, [r3, #0]
 800400c:	400a      	ands	r2, r1
 800400e:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004010:	6803      	ldr	r3, [r0, #0]
 8004012:	0719      	lsls	r1, r3, #28
 8004014:	d505      	bpl.n	8004022 <SystemInit+0x52>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004016:	6803      	ldr	r3, [r0, #0]
 8004018:	f023 030f 	bic.w	r3, r3, #15
 800401c:	f043 0307 	orr.w	r3, r3, #7
 8004020:	6003      	str	r3, [r0, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8004022:	4b1e      	ldr	r3, [pc, #120]	@ (800409c <SystemInit+0xcc>)
 8004024:	2200      	movs	r2, #0
  RCC->PLLCKSELR = 0x02020200;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8004026:	491f      	ldr	r1, [pc, #124]	@ (80040a4 <SystemInit+0xd4>)
  RCC->PLLCKSELR = 0x02020200;
 8004028:	4c1f      	ldr	r4, [pc, #124]	@ (80040a8 <SystemInit+0xd8>)
  RCC->PLLCFGR = 0x01FF0000;
 800402a:	4820      	ldr	r0, [pc, #128]	@ (80040ac <SystemInit+0xdc>)
  RCC->D1CFGR = 0x00000000;
 800402c:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 800402e:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 8004030:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 8004032:	629c      	str	r4, [r3, #40]	@ 0x28
  RCC->PLLCFGR = 0x01FF0000;
 8004034:	62d8      	str	r0, [r3, #44]	@ 0x2c
  RCC->PLL1DIVR = 0x01010280;
 8004036:	6319      	str	r1, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8004038:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800403a:	6399      	str	r1, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800403c:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800403e:	6419      	str	r1, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8004040:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004042:	6818      	ldr	r0, [r3, #0]
  /* Disable all interrupts */
  RCC->CIER = 0x00000000;

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8004044:	4c1a      	ldr	r4, [pc, #104]	@ (80040b0 <SystemInit+0xe0>)
  RCC->CR &= 0xFFFBFFFFU;
 8004046:	f420 2080 	bic.w	r0, r0, #262144	@ 0x40000
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800404a:	491a      	ldr	r1, [pc, #104]	@ (80040b4 <SystemInit+0xe4>)
  RCC->CR &= 0xFFFBFFFFU;
 800404c:	6018      	str	r0, [r3, #0]
  RCC->CIER = 0x00000000;
 800404e:	661a      	str	r2, [r3, #96]	@ 0x60
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8004050:	6823      	ldr	r3, [r4, #0]
 8004052:	4019      	ands	r1, r3
 8004054:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 8004058:	d203      	bcs.n	8004062 <SystemInit+0x92>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800405a:	4b17      	ldr	r3, [pc, #92]	@ (80040b8 <SystemInit+0xe8>)
 800405c:	2201      	movs	r2, #1
 800405e:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8004062:	4b0e      	ldr	r3, [pc, #56]	@ (800409c <SystemInit+0xcc>)
 8004064:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8004068:	04d2      	lsls	r2, r2, #19
 800406a:	d40f      	bmi.n	800408c <SystemInit+0xbc>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800406c:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8004070:	f243 00d2 	movw	r0, #12498	@ 0x30d2
 8004074:	4911      	ldr	r1, [pc, #68]	@ (80040bc <SystemInit+0xec>)
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004076:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800407a:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800407e:	6008      	str	r0, [r1, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004080:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8004084:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004088:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800408c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004090:	4770      	bx	lr
 8004092:	bf00      	nop
 8004094:	e000ed00 	.word	0xe000ed00
 8004098:	52002000 	.word	0x52002000
 800409c:	58024400 	.word	0x58024400
 80040a0:	eaf6ed7f 	.word	0xeaf6ed7f
 80040a4:	01010280 	.word	0x01010280
 80040a8:	02020200 	.word	0x02020200
 80040ac:	01ff0000 	.word	0x01ff0000
 80040b0:	5c001000 	.word	0x5c001000
 80040b4:	ffff0000 	.word	0xffff0000
 80040b8:	51008000 	.word	0x51008000
 80040bc:	52004000 	.word	0x52004000

080040c0 <ExitRun0Mode>:
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80040c0:	4a04      	ldr	r2, [pc, #16]	@ (80040d4 <ExitRun0Mode+0x14>)
 80040c2:	68d3      	ldr	r3, [r2, #12]
 80040c4:	f043 0302 	orr.w	r3, r3, #2
 80040c8:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80040ca:	6853      	ldr	r3, [r2, #4]
 80040cc:	049b      	lsls	r3, r3, #18
 80040ce:	d5fc      	bpl.n	80040ca <ExitRun0Mode+0xa>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80040d0:	4770      	bx	lr
 80040d2:	bf00      	nop
 80040d4:	58024800 	.word	0x58024800

080040d8 <c_strcpy>:
**********************/
void c_strcpy(char dest[], const char source[]) {
  int i = 0;

  while (1) {
    dest[i] = source[i];
 80040d8:	780b      	ldrb	r3, [r1, #0]
 80040da:	7003      	strb	r3, [r0, #0]

    if (dest[i] == '\0') break;
 80040dc:	b12b      	cbz	r3, 80040ea <c_strcpy+0x12>
    dest[i] = source[i];
 80040de:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80040e2:	f800 3f01 	strb.w	r3, [r0, #1]!
    if (dest[i] == '\0') break;
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d1f9      	bne.n	80040de <c_strcpy+0x6>
    i++;
  }
}
 80040ea:	4770      	bx	lr

080040ec <OSQPVectorf_data>:

OSQPInt OSQPVectorf_length(const OSQPVectorf* a) {return a->length;}
OSQPInt OSQPVectori_length(const OSQPVectori *a){return a->length;}

/* Pointer to vector data (floats) */
OSQPFloat* OSQPVectorf_data(const OSQPVectorf* a) {return a->values;}
 80040ec:	6800      	ldr	r0, [r0, #0]
 80040ee:	4770      	bx	lr

080040f0 <OSQPVectorf_copy>:

// OSQPInt*   OSQPVectori_data(const OSQPVectori *a){return a->values;}

void OSQPVectorf_copy(OSQPVectorf*       b,
                      const OSQPVectorf* a) {
  OSQPVectorf_from_raw(b, a->values);
 80040f0:	680b      	ldr	r3, [r1, #0]

void OSQPVectorf_from_raw(OSQPVectorf*     b,
                          const OSQPFloat* av) {
  OSQPInt    i;
  OSQPInt    length = b->length;
  OSQPFloat* bv  = b->values;
 80040f2:	e9d0 2100 	ldrd	r2, r1, [r0]

  for (i = 0; i < length; i++) {
 80040f6:	2900      	cmp	r1, #0
 80040f8:	dd07      	ble.n	800410a <OSQPVectorf_copy+0x1a>
 80040fa:	eb03 0cc1 	add.w	ip, r3, r1, lsl #3
    bv[i] = av[i];
 80040fe:	e8f3 0102 	ldrd	r0, r1, [r3], #8
  for (i = 0; i < length; i++) {
 8004102:	4563      	cmp	r3, ip
    bv[i] = av[i];
 8004104:	e8e2 0102 	strd	r0, r1, [r2], #8
  for (i = 0; i < length; i++) {
 8004108:	d1f9      	bne.n	80040fe <OSQPVectorf_copy+0xe>
}
 800410a:	4770      	bx	lr

0800410c <OSQPVectorf_from_raw>:
  OSQPFloat* bv  = b->values;
 800410c:	e9d0 3200 	ldrd	r3, r2, [r0]
  for (i = 0; i < length; i++) {
 8004110:	2a00      	cmp	r2, #0
 8004112:	dd07      	ble.n	8004124 <OSQPVectorf_from_raw+0x18>
 8004114:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
    bv[i] = av[i];
 8004118:	ecb1 7b02 	vldmia	r1!, {d7}
  for (i = 0; i < length; i++) {
 800411c:	4291      	cmp	r1, r2
    bv[i] = av[i];
 800411e:	eca3 7b02 	vstmia	r3!, {d7}
  for (i = 0; i < length; i++) {
 8004122:	d1f9      	bne.n	8004118 <OSQPVectorf_from_raw+0xc>
  }
}
 8004124:	4770      	bx	lr
 8004126:	bf00      	nop

08004128 <OSQPVectorf_to_raw>:

void OSQPVectorf_to_raw(OSQPFloat*         bv,
                        const OSQPVectorf* a) {
  OSQPInt    i;
  OSQPInt    length = a->length;
  OSQPFloat* av = a->values;
 8004128:	e9d1 3200 	ldrd	r3, r2, [r1]

  for (i = 0; i < length; i++) {
 800412c:	2a00      	cmp	r2, #0
 800412e:	dd07      	ble.n	8004140 <OSQPVectorf_to_raw+0x18>
 8004130:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
    bv[i] = av[i];
 8004134:	ecb3 7b02 	vldmia	r3!, {d7}
  for (i = 0; i < length; i++) {
 8004138:	4293      	cmp	r3, r2
    bv[i] = av[i];
 800413a:	eca0 7b02 	vstmia	r0!, {d7}
  for (i = 0; i < length; i++) {
 800413e:	d1f9      	bne.n	8004134 <OSQPVectorf_to_raw+0xc>
  }
}
 8004140:	4770      	bx	lr
 8004142:	bf00      	nop

08004144 <OSQPVectorf_set_scalar>:

void OSQPVectorf_set_scalar(OSQPVectorf* a,
                            OSQPFloat    sc) {
  OSQPInt    i;
  OSQPInt    length = a->length;
  OSQPFloat* av  = a->values;
 8004144:	e9d0 3200 	ldrd	r3, r2, [r0]

  for (i = 0; i < length; i++) {
 8004148:	2a00      	cmp	r2, #0
 800414a:	dd05      	ble.n	8004158 <OSQPVectorf_set_scalar+0x14>
 800414c:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
    av[i] = sc;
 8004150:	eca3 0b02 	vstmia	r3!, {d0}
  for (i = 0; i < length; i++) {
 8004154:	4293      	cmp	r3, r2
 8004156:	d1fb      	bne.n	8004150 <OSQPVectorf_set_scalar+0xc>
  }
}
 8004158:	4770      	bx	lr
 800415a:	bf00      	nop

0800415c <OSQPVectorf_set_scalar_conditional>:
                                        OSQPFloat          sc_if_zero,
                                        OSQPFloat          sc_if_pos) {
  OSQPInt    i;
  OSQPInt    length = a->length;
  OSQPFloat* av     = a->values;
  OSQPInt*   testv  = test->values;
 800415c:	680b      	ldr	r3, [r1, #0]
  OSQPFloat* av     = a->values;
 800415e:	e9d0 2100 	ldrd	r2, r1, [r0]

  for (i = 0; i < length; i++) {
 8004162:	2900      	cmp	r1, #0
 8004164:	dd11      	ble.n	800418a <OSQPVectorf_set_scalar_conditional+0x2e>
 8004166:	3b04      	subs	r3, #4
 8004168:	eb03 0081 	add.w	r0, r3, r1, lsl #2
      if (testv[i] == 0)      av[i] = sc_if_zero;
 800416c:	f853 1f04 	ldr.w	r1, [r3, #4]!
 8004170:	eeb0 7b41 	vmov.f64	d7, d1
 8004174:	2900      	cmp	r1, #0
 8004176:	d004      	beq.n	8004182 <OSQPVectorf_set_scalar_conditional+0x26>
      else if (testv[i] > 0)  av[i] = sc_if_pos;
 8004178:	eeb0 7b42 	vmov.f64	d7, d2
 800417c:	dc01      	bgt.n	8004182 <OSQPVectorf_set_scalar_conditional+0x26>
 800417e:	eeb0 7b40 	vmov.f64	d7, d0
  for (i = 0; i < length; i++) {
 8004182:	4298      	cmp	r0, r3
      if (testv[i] == 0)      av[i] = sc_if_zero;
 8004184:	eca2 7b02 	vstmia	r2!, {d7}
  for (i = 0; i < length; i++) {
 8004188:	d1f0      	bne.n	800416c <OSQPVectorf_set_scalar_conditional+0x10>
      else                    av[i] = sc_if_neg;
  }
}
 800418a:	4770      	bx	lr

0800418c <OSQPVectorf_round_to_zero>:

void OSQPVectorf_round_to_zero(OSQPVectorf* a,
                               OSQPFloat    tol) {
  OSQPInt    i;
  OSQPInt    length = a->length;
  OSQPFloat* av     = a->values;
 800418c:	e9d0 3200 	ldrd	r3, r2, [r0]

  for(i=0; i < length; i++) {
 8004190:	2a00      	cmp	r2, #0
 8004192:	dd10      	ble.n	80041b6 <OSQPVectorf_round_to_zero+0x2a>
    if(c_absval(av[i]) < tol) {
      av[i] = (OSQPFloat)0.0;
 8004194:	2000      	movs	r0, #0
 8004196:	2100      	movs	r1, #0
 8004198:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
    if(c_absval(av[i]) < tol) {
 800419c:	ecb3 7b02 	vldmia	r3!, {d7}
 80041a0:	eeb0 7bc7 	vabs.f64	d7, d7
 80041a4:	eeb4 7bc0 	vcmpe.f64	d7, d0
 80041a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041ac:	d501      	bpl.n	80041b2 <OSQPVectorf_round_to_zero+0x26>
      av[i] = (OSQPFloat)0.0;
 80041ae:	e943 0102 	strd	r0, r1, [r3, #-8]
  for(i=0; i < length; i++) {
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d1f2      	bne.n	800419c <OSQPVectorf_round_to_zero+0x10>
    }
  }
}
 80041b6:	4770      	bx	lr

080041b8 <OSQPVectorf_mult_scalar>:

void OSQPVectorf_mult_scalar(OSQPVectorf* a,
                             OSQPFloat    sc) {
  OSQPInt    i;
  OSQPInt    length = a->length;
  OSQPFloat* av = a->values;
 80041b8:	e9d0 3200 	ldrd	r3, r2, [r0]

  for (i = 0; i < length; i++) {
 80041bc:	2a00      	cmp	r2, #0
 80041be:	dd09      	ble.n	80041d4 <OSQPVectorf_mult_scalar+0x1c>
 80041c0:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
    av[i] *= sc;
 80041c4:	ed93 7b00 	vldr	d7, [r3]
 80041c8:	ee27 7b00 	vmul.f64	d7, d7, d0
 80041cc:	eca3 7b02 	vstmia	r3!, {d7}
  for (i = 0; i < length; i++) {
 80041d0:	429a      	cmp	r2, r3
 80041d2:	d1f7      	bne.n	80041c4 <OSQPVectorf_mult_scalar+0xc>
  }
}
 80041d4:	4770      	bx	lr
 80041d6:	bf00      	nop

080041d8 <OSQPVectorf_plus>:

void OSQPVectorf_plus(OSQPVectorf*      x,
                     const OSQPVectorf* a,
                     const OSQPVectorf* b) {
 80041d8:	468c      	mov	ip, r1
  OSQPInt i;
  OSQPInt length = a->length;

  OSQPFloat* av = a->values;
  OSQPFloat* bv = b->values;
  OSQPFloat* xv = x->values;
 80041da:	6803      	ldr	r3, [r0, #0]
  OSQPFloat* bv = b->values;
 80041dc:	6811      	ldr	r1, [r2, #0]

  if (x == a){
 80041de:	4584      	cmp	ip, r0
                     const OSQPVectorf* b) {
 80041e0:	b410      	push	{r4}
  OSQPFloat* av = a->values;
 80041e2:	e9dc 2400 	ldrd	r2, r4, [ip]
  if (x == a){
 80041e6:	d010      	beq.n	800420a <OSQPVectorf_plus+0x32>
    for (i = 0; i < length; i++) {
      xv[i] += bv[i];
    }
  }
  else {
    for (i = 0; i < length; i++) {
 80041e8:	2c00      	cmp	r4, #0
 80041ea:	dd0b      	ble.n	8004204 <OSQPVectorf_plus+0x2c>
 80041ec:	eb02 00c4 	add.w	r0, r2, r4, lsl #3
      xv[i] = av[i] + bv[i];
 80041f0:	ecb2 7b02 	vldmia	r2!, {d7}
 80041f4:	ecb1 6b02 	vldmia	r1!, {d6}
    for (i = 0; i < length; i++) {
 80041f8:	4282      	cmp	r2, r0
      xv[i] = av[i] + bv[i];
 80041fa:	ee37 7b06 	vadd.f64	d7, d7, d6
 80041fe:	eca3 7b02 	vstmia	r3!, {d7}
    for (i = 0; i < length; i++) {
 8004202:	d1f5      	bne.n	80041f0 <OSQPVectorf_plus+0x18>
    }
  }
}
 8004204:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004208:	4770      	bx	lr
    for (i = 0; i < length; i++) {
 800420a:	2c00      	cmp	r4, #0
 800420c:	ddfa      	ble.n	8004204 <OSQPVectorf_plus+0x2c>
 800420e:	eb03 00c4 	add.w	r0, r3, r4, lsl #3
      xv[i] += bv[i];
 8004212:	ed93 7b00 	vldr	d7, [r3]
 8004216:	ecb1 6b02 	vldmia	r1!, {d6}
 800421a:	ee37 7b06 	vadd.f64	d7, d7, d6
 800421e:	eca3 7b02 	vstmia	r3!, {d7}
    for (i = 0; i < length; i++) {
 8004222:	4283      	cmp	r3, r0
 8004224:	d1f5      	bne.n	8004212 <OSQPVectorf_plus+0x3a>
}
 8004226:	f85d 4b04 	ldr.w	r4, [sp], #4
 800422a:	4770      	bx	lr

0800422c <OSQPVectorf_minus>:

void OSQPVectorf_minus(OSQPVectorf*       x,
                       const OSQPVectorf* a,
                       const OSQPVectorf* b) {
 800422c:	468c      	mov	ip, r1
  OSQPInt i;
  OSQPInt length = a->length;

  OSQPFloat* av = a->values;
  OSQPFloat* bv = b->values;
  OSQPFloat* xv = x->values;
 800422e:	6803      	ldr	r3, [r0, #0]
  OSQPFloat* bv = b->values;
 8004230:	6811      	ldr	r1, [r2, #0]

  if (x == a) {
 8004232:	4584      	cmp	ip, r0
                       const OSQPVectorf* b) {
 8004234:	b410      	push	{r4}
  OSQPFloat* av = a->values;
 8004236:	e9dc 2400 	ldrd	r2, r4, [ip]
  if (x == a) {
 800423a:	d010      	beq.n	800425e <OSQPVectorf_minus+0x32>
    for (i = 0; i < length; i++) {
      xv[i] -= bv[i];
    }
  }
  else {
    for (i = 0; i < length; i++) {
 800423c:	2c00      	cmp	r4, #0
 800423e:	dd0b      	ble.n	8004258 <OSQPVectorf_minus+0x2c>
 8004240:	eb02 00c4 	add.w	r0, r2, r4, lsl #3
      xv[i] = av[i] - bv[i];
 8004244:	ecb2 7b02 	vldmia	r2!, {d7}
 8004248:	ecb1 6b02 	vldmia	r1!, {d6}
    for (i = 0; i < length; i++) {
 800424c:	4282      	cmp	r2, r0
      xv[i] = av[i] - bv[i];
 800424e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8004252:	eca3 7b02 	vstmia	r3!, {d7}
    for (i = 0; i < length; i++) {
 8004256:	d1f5      	bne.n	8004244 <OSQPVectorf_minus+0x18>
    }
  }
}
 8004258:	f85d 4b04 	ldr.w	r4, [sp], #4
 800425c:	4770      	bx	lr
    for (i = 0; i < length; i++) {
 800425e:	2c00      	cmp	r4, #0
 8004260:	ddfa      	ble.n	8004258 <OSQPVectorf_minus+0x2c>
 8004262:	eb03 00c4 	add.w	r0, r3, r4, lsl #3
      xv[i] -= bv[i];
 8004266:	ed93 7b00 	vldr	d7, [r3]
 800426a:	ecb1 6b02 	vldmia	r1!, {d6}
 800426e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8004272:	eca3 7b02 	vstmia	r3!, {d7}
    for (i = 0; i < length; i++) {
 8004276:	4298      	cmp	r0, r3
 8004278:	d1f5      	bne.n	8004266 <OSQPVectorf_minus+0x3a>
}
 800427a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800427e:	4770      	bx	lr

08004280 <OSQPVectorf_add_scaled>:
  OSQPFloat* av = a->values;
  OSQPFloat* bv = b->values;
  OSQPFloat* xv = x->values;

  /* shorter version when incrementing */
  if (x == a && sca == 1.){
 8004280:	4288      	cmp	r0, r1
  OSQPFloat* bv = b->values;
 8004282:	6812      	ldr	r2, [r2, #0]
  OSQPFloat* xv = x->values;
 8004284:	6803      	ldr	r3, [r0, #0]
                            const OSQPVectorf* b) {
 8004286:	b430      	push	{r4, r5}
  OSQPInt length = x->length;
 8004288:	6845      	ldr	r5, [r0, #4]
  OSQPFloat* av = a->values;
 800428a:	680c      	ldr	r4, [r1, #0]
  if (x == a && sca == 1.){
 800428c:	d116      	bne.n	80042bc <OSQPVectorf_add_scaled+0x3c>
 800428e:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 8004292:	eeb4 0b47 	vcmp.f64	d0, d7
 8004296:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800429a:	d10f      	bne.n	80042bc <OSQPVectorf_add_scaled+0x3c>
    for (i = 0; i < length; i++) {
 800429c:	2d00      	cmp	r5, #0
 800429e:	dd0b      	ble.n	80042b8 <OSQPVectorf_add_scaled+0x38>
 80042a0:	eb03 00c5 	add.w	r0, r3, r5, lsl #3
      xv[i] += scb * bv[i];
 80042a4:	ed93 7b00 	vldr	d7, [r3]
 80042a8:	ecb2 6b02 	vldmia	r2!, {d6}
 80042ac:	eea6 7b01 	vfma.f64	d7, d6, d1
 80042b0:	eca3 7b02 	vstmia	r3!, {d7}
    for (i = 0; i < length; i++) {
 80042b4:	4283      	cmp	r3, r0
 80042b6:	d1f5      	bne.n	80042a4 <OSQPVectorf_add_scaled+0x24>
  else {
    for (i = 0; i < length; i++) {
      xv[i] = sca * av[i] + scb * bv[i];
    }
  }
}
 80042b8:	bc30      	pop	{r4, r5}
 80042ba:	4770      	bx	lr
    for (i = 0; i < length; i++) {
 80042bc:	2d00      	cmp	r5, #0
 80042be:	ddfb      	ble.n	80042b8 <OSQPVectorf_add_scaled+0x38>
 80042c0:	4621      	mov	r1, r4
 80042c2:	eb04 00c5 	add.w	r0, r4, r5, lsl #3
      xv[i] = sca * av[i] + scb * bv[i];
 80042c6:	ecb2 7b02 	vldmia	r2!, {d7}
 80042ca:	ecb1 6b02 	vldmia	r1!, {d6}
 80042ce:	ee27 7b01 	vmul.f64	d7, d7, d1
    for (i = 0; i < length; i++) {
 80042d2:	4281      	cmp	r1, r0
      xv[i] = sca * av[i] + scb * bv[i];
 80042d4:	eea6 7b00 	vfma.f64	d7, d6, d0
 80042d8:	eca3 7b02 	vstmia	r3!, {d7}
    for (i = 0; i < length; i++) {
 80042dc:	d1f3      	bne.n	80042c6 <OSQPVectorf_add_scaled+0x46>
}
 80042de:	bc30      	pop	{r4, r5}
 80042e0:	4770      	bx	lr
 80042e2:	bf00      	nop

080042e4 <OSQPVectorf_add_scaled3>:
                             OSQPFloat          sca,
                             const OSQPVectorf* a,
                             OSQPFloat          scb,
                             const OSQPVectorf* b,
                             OSQPFloat          scc,
                             const OSQPVectorf* c) {
 80042e4:	468c      	mov	ip, r1
  OSQPInt i;
  OSQPInt length = x->length;

  OSQPFloat* av = a->values;
  OSQPFloat* bv = b->values;
 80042e6:	6811      	ldr	r1, [r2, #0]
  OSQPFloat* cv = c->values;
 80042e8:	681a      	ldr	r2, [r3, #0]
  OSQPFloat* xv = x->values;

  /* shorter version when incrementing */
  if (x == a && sca == 1.){
 80042ea:	4560      	cmp	r0, ip
  OSQPFloat* xv = x->values;
 80042ec:	6803      	ldr	r3, [r0, #0]
                             const OSQPVectorf* c) {
 80042ee:	b430      	push	{r4, r5}
  OSQPInt length = x->length;
 80042f0:	6845      	ldr	r5, [r0, #4]
  OSQPFloat* av = a->values;
 80042f2:	f8dc 4000 	ldr.w	r4, [ip]
  if (x == a && sca == 1.){
 80042f6:	d11c      	bne.n	8004332 <OSQPVectorf_add_scaled3+0x4e>
 80042f8:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 80042fc:	eeb4 0b47 	vcmp.f64	d0, d7
 8004300:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004304:	d115      	bne.n	8004332 <OSQPVectorf_add_scaled3+0x4e>
    for (i = 0; i < length; i++) {
 8004306:	2d00      	cmp	r5, #0
 8004308:	dd11      	ble.n	800432e <OSQPVectorf_add_scaled3+0x4a>
 800430a:	eb03 04c5 	add.w	r4, r3, r5, lsl #3
      xv[i] += scb * bv[i] + scc * cv[i];
 800430e:	ecb2 7b02 	vldmia	r2!, {d7}
 8004312:	ecb1 5b02 	vldmia	r1!, {d5}
 8004316:	ed93 6b00 	vldr	d6, [r3]
 800431a:	ee27 7b02 	vmul.f64	d7, d7, d2
 800431e:	eea5 7b01 	vfma.f64	d7, d5, d1
 8004322:	ee36 6b07 	vadd.f64	d6, d6, d7
 8004326:	eca3 6b02 	vstmia	r3!, {d6}
    for (i = 0; i < length; i++) {
 800432a:	42a3      	cmp	r3, r4
 800432c:	d1ef      	bne.n	800430e <OSQPVectorf_add_scaled3+0x2a>
  else {
    for (i = 0; i < length; i++) {
      xv[i] =  sca * av[i] + scb * bv[i] + scc * cv[i];
    }
  }
}
 800432e:	bc30      	pop	{r4, r5}
 8004330:	4770      	bx	lr
    for (i = 0; i < length; i++) {
 8004332:	2d00      	cmp	r5, #0
 8004334:	ddfb      	ble.n	800432e <OSQPVectorf_add_scaled3+0x4a>
 8004336:	4620      	mov	r0, r4
 8004338:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
      xv[i] =  sca * av[i] + scb * bv[i] + scc * cv[i];
 800433c:	ecb1 7b02 	vldmia	r1!, {d7}
 8004340:	ecb0 5b02 	vldmia	r0!, {d5}
 8004344:	ecb2 6b02 	vldmia	r2!, {d6}
 8004348:	ee27 7b01 	vmul.f64	d7, d7, d1
    for (i = 0; i < length; i++) {
 800434c:	4284      	cmp	r4, r0
      xv[i] =  sca * av[i] + scb * bv[i] + scc * cv[i];
 800434e:	eea5 7b00 	vfma.f64	d7, d5, d0
 8004352:	eea6 7b02 	vfma.f64	d7, d6, d2
 8004356:	eca3 7b02 	vstmia	r3!, {d7}
    for (i = 0; i < length; i++) {
 800435a:	d1ef      	bne.n	800433c <OSQPVectorf_add_scaled3+0x58>
}
 800435c:	bc30      	pop	{r4, r5}
 800435e:	4770      	bx	lr

08004360 <OSQPVectorf_norm_inf>:
  OSQPInt i;
  OSQPInt length  = v->length;

  OSQPFloat  absval;
  OSQPFloat  normval = 0.0;
  OSQPFloat* vv      = v->values;
 8004360:	e9d0 3200 	ldrd	r3, r2, [r0]
  OSQPFloat  normval = 0.0;
 8004364:	ed9f 0b08 	vldr	d0, [pc, #32]	@ 8004388 <OSQPVectorf_norm_inf+0x28>

  for (i = 0; i < length; i++) {
 8004368:	2a00      	cmp	r2, #0
 800436a:	dd0a      	ble.n	8004382 <OSQPVectorf_norm_inf+0x22>
 800436c:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
    absval = c_absval(vv[i]);
 8004370:	ecb3 7b02 	vldmia	r3!, {d7}
 8004374:	eeb0 7bc7 	vabs.f64	d7, d7
  for (i = 0; i < length; i++) {
 8004378:	429a      	cmp	r2, r3
 800437a:	fe80 0b07 	vmaxnm.f64	d0, d0, d7
 800437e:	d1f7      	bne.n	8004370 <OSQPVectorf_norm_inf+0x10>
 8004380:	4770      	bx	lr
    if (absval > normval) normval = absval;
  }
  return normval;
}
 8004382:	4770      	bx	lr
 8004384:	f3af 8000 	nop.w
	...

08004390 <OSQPVectorf_scaled_norm_inf>:

  OSQPInt i;
  OSQPInt length = v->length;

  OSQPFloat* vv  = v->values;
  OSQPFloat* Sv  = S->values;
 8004390:	6803      	ldr	r3, [r0, #0]
  OSQPFloat* vv  = v->values;
 8004392:	e9d1 2000 	ldrd	r2, r0, [r1]
  OSQPFloat  absval;
  OSQPFloat  normval = 0.0;
 8004396:	ed9f 0b0a 	vldr	d0, [pc, #40]	@ 80043c0 <OSQPVectorf_scaled_norm_inf+0x30>

  for (i = 0; i < length; i++) {
 800439a:	2800      	cmp	r0, #0
 800439c:	dd0e      	ble.n	80043bc <OSQPVectorf_scaled_norm_inf+0x2c>
 800439e:	eb03 01c0 	add.w	r1, r3, r0, lsl #3
    absval = c_absval(Sv[i] * vv[i]);
 80043a2:	ecb3 7b02 	vldmia	r3!, {d7}
 80043a6:	ecb2 6b02 	vldmia	r2!, {d6}
  for (i = 0; i < length; i++) {
 80043aa:	4299      	cmp	r1, r3
    absval = c_absval(Sv[i] * vv[i]);
 80043ac:	ee27 7b06 	vmul.f64	d7, d7, d6
 80043b0:	eeb0 7bc7 	vabs.f64	d7, d7
 80043b4:	fe80 0b07 	vmaxnm.f64	d0, d0, d7
  for (i = 0; i < length; i++) {
 80043b8:	d1f3      	bne.n	80043a2 <OSQPVectorf_scaled_norm_inf+0x12>
 80043ba:	4770      	bx	lr
    if (absval > normval) normval = absval;
  }
  return normval;
}
 80043bc:	4770      	bx	lr
 80043be:	bf00      	nop
	...

080043c8 <OSQPVectorf_dot_prod>:

  OSQPInt   i;
  OSQPInt   length = a->length;

  OSQPFloat* av   = a->values;
  OSQPFloat* bv   = b->values;
 80043c8:	680a      	ldr	r2, [r1, #0]
  OSQPFloat* av   = a->values;
 80043ca:	e9d0 3100 	ldrd	r3, r1, [r0]
  OSQPFloat dotprod = 0.0;
 80043ce:	ed9f 0b08 	vldr	d0, [pc, #32]	@ 80043f0 <OSQPVectorf_dot_prod+0x28>

  for (i = 0; i < length; i++) {
 80043d2:	2900      	cmp	r1, #0
 80043d4:	dd0a      	ble.n	80043ec <OSQPVectorf_dot_prod+0x24>
 80043d6:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
    dotprod += av[i] * bv[i];
 80043da:	ecb3 6b02 	vldmia	r3!, {d6}
 80043de:	ecb2 7b02 	vldmia	r2!, {d7}
  for (i = 0; i < length; i++) {
 80043e2:	4299      	cmp	r1, r3
    dotprod += av[i] * bv[i];
 80043e4:	eea6 0b07 	vfma.f64	d0, d6, d7
  for (i = 0; i < length; i++) {
 80043e8:	d1f7      	bne.n	80043da <OSQPVectorf_dot_prod+0x12>
 80043ea:	4770      	bx	lr
  }
  return dotprod;
}
 80043ec:	4770      	bx	lr
 80043ee:	bf00      	nop
	...

080043f8 <OSQPVectorf_dot_prod_signed>:

OSQPFloat OSQPVectorf_dot_prod_signed(const OSQPVectorf* a,
                                      const OSQPVectorf* b,
                                            OSQPInt      sign) {
 80043f8:	4694      	mov	ip, r2

  OSQPInt   i;
  OSQPInt   length = a->length;

  OSQPFloat* av = a->values;
  OSQPFloat* bv = b->values;
 80043fa:	680a      	ldr	r2, [r1, #0]
  OSQPFloat  dotprod = 0.0;

  if (sign == 1) {  /* dot with positive part of b */
 80043fc:	f1bc 0f01 	cmp.w	ip, #1
  OSQPFloat  dotprod = 0.0;
 8004400:	ed9f 0b1d 	vldr	d0, [pc, #116]	@ 8004478 <OSQPVectorf_dot_prod_signed+0x80>
  OSQPFloat* av = a->values;
 8004404:	e9d0 3100 	ldrd	r3, r1, [r0]
  if (sign == 1) {  /* dot with positive part of b */
 8004408:	d020      	beq.n	800444c <OSQPVectorf_dot_prod_signed+0x54>
    for (i = 0; i < length; i++) {
      dotprod += av[i] * c_max(bv[i], 0.);
    }
  }
  else if (sign == -1){  /* dot with negative part of b */
 800440a:	f1bc 3fff 	cmp.w	ip, #4294967295
 800440e:	d00c      	beq.n	800442a <OSQPVectorf_dot_prod_signed+0x32>
  for (i = 0; i < length; i++) {
 8004410:	2900      	cmp	r1, #0
 8004412:	dd2d      	ble.n	8004470 <OSQPVectorf_dot_prod_signed+0x78>
 8004414:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
    dotprod += av[i] * bv[i];
 8004418:	ecb3 6b02 	vldmia	r3!, {d6}
 800441c:	ecb2 7b02 	vldmia	r2!, {d7}
  for (i = 0; i < length; i++) {
 8004420:	4299      	cmp	r1, r3
    dotprod += av[i] * bv[i];
 8004422:	eea6 0b07 	vfma.f64	d0, d6, d7
  for (i = 0; i < length; i++) {
 8004426:	d1f7      	bne.n	8004418 <OSQPVectorf_dot_prod_signed+0x20>
 8004428:	4770      	bx	lr
    for (i = 0; i < length; i++) {
 800442a:	2900      	cmp	r1, #0
 800442c:	dd1f      	ble.n	800446e <OSQPVectorf_dot_prod_signed+0x76>
      dotprod += av[i] * c_min(bv[i],0.);
 800442e:	eeb0 5b40 	vmov.f64	d5, d0
 8004432:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8004436:	ecb3 6b02 	vldmia	r3!, {d6}
 800443a:	ecb2 7b02 	vldmia	r2!, {d7}
    for (i = 0; i < length; i++) {
 800443e:	4299      	cmp	r1, r3
      dotprod += av[i] * c_min(bv[i],0.);
 8004440:	fe87 7b45 	vminnm.f64	d7, d7, d5
 8004444:	eea6 0b07 	vfma.f64	d0, d6, d7
    for (i = 0; i < length; i++) {
 8004448:	d1f5      	bne.n	8004436 <OSQPVectorf_dot_prod_signed+0x3e>
 800444a:	4770      	bx	lr
    for (i = 0; i < length; i++) {
 800444c:	2900      	cmp	r1, #0
 800444e:	dd10      	ble.n	8004472 <OSQPVectorf_dot_prod_signed+0x7a>
      dotprod += av[i] * c_max(bv[i], 0.);
 8004450:	eeb0 5b40 	vmov.f64	d5, d0
 8004454:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8004458:	ecb3 6b02 	vldmia	r3!, {d6}
 800445c:	ecb2 7b02 	vldmia	r2!, {d7}
    for (i = 0; i < length; i++) {
 8004460:	4299      	cmp	r1, r3
      dotprod += av[i] * c_max(bv[i], 0.);
 8004462:	fe87 7b05 	vmaxnm.f64	d7, d7, d5
 8004466:	eea6 0b07 	vfma.f64	d0, d6, d7
    for (i = 0; i < length; i++) {
 800446a:	d1f5      	bne.n	8004458 <OSQPVectorf_dot_prod_signed+0x60>
 800446c:	4770      	bx	lr
  else{
    /* return the conventional dot product */
    dotprod = OSQPVectorf_dot_prod(a, b);
  }
  return dotprod;
}
 800446e:	4770      	bx	lr
 8004470:	4770      	bx	lr
 8004472:	4770      	bx	lr
 8004474:	f3af 8000 	nop.w
	...

08004480 <OSQPVectorf_ew_prod>:

void OSQPVectorf_ew_prod(OSQPVectorf*       c,
                         const OSQPVectorf* a,
                         const OSQPVectorf* b) {
 8004480:	468c      	mov	ip, r1
  OSQPInt i;
  OSQPInt length = a->length;

  OSQPFloat* av = a->values;
  OSQPFloat* bv = b->values;
  OSQPFloat* cv = c->values;
 8004482:	6803      	ldr	r3, [r0, #0]
  OSQPFloat* bv = b->values;
 8004484:	6811      	ldr	r1, [r2, #0]


  if (c == a) {
 8004486:	4584      	cmp	ip, r0
                         const OSQPVectorf* b) {
 8004488:	b410      	push	{r4}
  OSQPFloat* av = a->values;
 800448a:	e9dc 2400 	ldrd	r2, r4, [ip]
  if (c == a) {
 800448e:	d010      	beq.n	80044b2 <OSQPVectorf_ew_prod+0x32>
    for (i = 0; i < length; i++) {
      cv[i] *= bv[i];
    }
  }
  else {
    for (i = 0; i < length; i++) {
 8004490:	2c00      	cmp	r4, #0
 8004492:	dd0b      	ble.n	80044ac <OSQPVectorf_ew_prod+0x2c>
 8004494:	eb02 00c4 	add.w	r0, r2, r4, lsl #3
      cv[i] = av[i] * bv[i];
 8004498:	ecb2 7b02 	vldmia	r2!, {d7}
 800449c:	ecb1 6b02 	vldmia	r1!, {d6}
    for (i = 0; i < length; i++) {
 80044a0:	4282      	cmp	r2, r0
      cv[i] = av[i] * bv[i];
 80044a2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80044a6:	eca3 7b02 	vstmia	r3!, {d7}
    for (i = 0; i < length; i++) {
 80044aa:	d1f5      	bne.n	8004498 <OSQPVectorf_ew_prod+0x18>
    }
  }
}
 80044ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80044b0:	4770      	bx	lr
    for (i = 0; i < length; i++) {
 80044b2:	2c00      	cmp	r4, #0
 80044b4:	ddfa      	ble.n	80044ac <OSQPVectorf_ew_prod+0x2c>
 80044b6:	eb03 00c4 	add.w	r0, r3, r4, lsl #3
      cv[i] *= bv[i];
 80044ba:	ed93 7b00 	vldr	d7, [r3]
 80044be:	ecb1 6b02 	vldmia	r1!, {d6}
 80044c2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80044c6:	eca3 7b02 	vstmia	r3!, {d7}
    for (i = 0; i < length; i++) {
 80044ca:	4298      	cmp	r0, r3
 80044cc:	d1f5      	bne.n	80044ba <OSQPVectorf_ew_prod+0x3a>
}
 80044ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80044d2:	4770      	bx	lr

080044d4 <OSQPVectorf_all_leq>:

  OSQPInt i;
  OSQPInt length = l->length;

  OSQPFloat* lv = l->values;
  OSQPFloat* uv = u->values;
 80044d4:	680a      	ldr	r2, [r1, #0]
                            const OSQPVectorf* u) {
 80044d6:	b410      	push	{r4}
  OSQPFloat* lv = l->values;
 80044d8:	e9d0 1400 	ldrd	r1, r4, [r0]

  for (i = 0; i < length; i++) {
 80044dc:	2c00      	cmp	r4, #0
 80044de:	dd11      	ble.n	8004504 <OSQPVectorf_all_leq+0x30>
 80044e0:	2300      	movs	r3, #0
 80044e2:	e001      	b.n	80044e8 <OSQPVectorf_all_leq+0x14>
 80044e4:	429c      	cmp	r4, r3
 80044e6:	d00d      	beq.n	8004504 <OSQPVectorf_all_leq+0x30>
 80044e8:	3301      	adds	r3, #1
    if (lv[i] > uv[i]) return 0;
 80044ea:	ecb1 6b02 	vldmia	r1!, {d6}
 80044ee:	ecb2 7b02 	vldmia	r2!, {d7}
 80044f2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80044f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044fa:	ddf3      	ble.n	80044e4 <OSQPVectorf_all_leq+0x10>
 80044fc:	2000      	movs	r0, #0
  }
  return 1;
}
 80044fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004502:	4770      	bx	lr
  return 1;
 8004504:	2001      	movs	r0, #1
}
 8004506:	f85d 4b04 	ldr.w	r4, [sp], #4
 800450a:	4770      	bx	lr

0800450c <OSQPVectorf_ew_bound_vec>:

void OSQPVectorf_ew_bound_vec(OSQPVectorf*       x,
                              const OSQPVectorf* z,
                              const OSQPVectorf* l,
                              const OSQPVectorf* u) {
 800450c:	4684      	mov	ip, r0
  OSQPInt i;
  OSQPInt length = x->length;

  OSQPFloat* xv = x->values;
  OSQPFloat* zv = z->values;
  OSQPFloat* lv = l->values;
 800450e:	6810      	ldr	r0, [r2, #0]
  OSQPFloat* zv = z->values;
 8004510:	6809      	ldr	r1, [r1, #0]
  OSQPFloat* uv = u->values;
 8004512:	681b      	ldr	r3, [r3, #0]
                              const OSQPVectorf* u) {
 8004514:	b410      	push	{r4}
  OSQPFloat* xv = x->values;
 8004516:	e9dc 2400 	ldrd	r2, r4, [ip]

  for (i = 0; i < length; i++) {
 800451a:	2c00      	cmp	r4, #0
 800451c:	dd0f      	ble.n	800453e <OSQPVectorf_ew_bound_vec+0x32>
 800451e:	eb03 0cc4 	add.w	ip, r3, r4, lsl #3
    xv[i] = c_min(c_max(zv[i], lv[i]), uv[i]);
 8004522:	ecb3 6b02 	vldmia	r3!, {d6}
 8004526:	ecb0 7b02 	vldmia	r0!, {d7}
 800452a:	ecb1 5b02 	vldmia	r1!, {d5}
  for (i = 0; i < length; i++) {
 800452e:	4563      	cmp	r3, ip
    xv[i] = c_min(c_max(zv[i], lv[i]), uv[i]);
 8004530:	fe87 7b05 	vmaxnm.f64	d7, d7, d5
 8004534:	fe87 7b46 	vminnm.f64	d7, d7, d6
 8004538:	eca2 7b02 	vstmia	r2!, {d7}
  for (i = 0; i < length; i++) {
 800453c:	d1f1      	bne.n	8004522 <OSQPVectorf_ew_bound_vec+0x16>
  }
}
 800453e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004542:	4770      	bx	lr
 8004544:	0000      	movs	r0, r0
	...

08004548 <OSQPVectorf_project_polar_reccone>:

void OSQPVectorf_project_polar_reccone(OSQPVectorf*       y,
                                       const OSQPVectorf* l,
                                       const OSQPVectorf* u,
                                       OSQPFloat          infval) {
 8004548:	b410      	push	{r4}

  OSQPInt i; // Index for loops
  OSQPInt length = y->length;

  OSQPFloat* yv = y->values;
 800454a:	e9d0 3400 	ldrd	r3, r4, [r0]
  OSQPFloat* lv = l->values;
 800454e:	6809      	ldr	r1, [r1, #0]
  OSQPFloat* uv = u->values;

  for (i = 0; i < length; i++) {
 8004550:	2c00      	cmp	r4, #0
  OSQPFloat* uv = u->values;
 8004552:	6812      	ldr	r2, [r2, #0]
  for (i = 0; i < length; i++) {
 8004554:	dd27      	ble.n	80045a6 <OSQPVectorf_project_polar_reccone+0x5e>
    if (uv[i]   > +infval) {       // Infinite upper bound
      if (lv[i] < -infval) {       // Infinite lower bound
 8004556:	eeb1 5b40 	vneg.f64	d5, d0
 800455a:	eb02 00c4 	add.w	r0, r2, r4, lsl #3
        // Only upper bound infinite
        yv[i] = c_min(yv[i], 0.0);
      }
    } else if (lv[i] < -infval) {  // Infinite lower bound
      // Only lower bound infinite
      yv[i] = c_max(yv[i], 0.0);
 800455e:	ed9f 4b18 	vldr	d4, [pc, #96]	@ 80045c0 <OSQPVectorf_project_polar_reccone+0x78>
 8004562:	e008      	b.n	8004576 <OSQPVectorf_project_polar_reccone+0x2e>
      if (lv[i] < -infval) {       // Infinite lower bound
 8004564:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004568:	dd20      	ble.n	80045ac <OSQPVectorf_project_polar_reccone+0x64>
        yv[i] = 0.0;
 800456a:	ed83 4b00 	vstr	d4, [r3]
  for (i = 0; i < length; i++) {
 800456e:	4282      	cmp	r2, r0
 8004570:	f103 0308 	add.w	r3, r3, #8
 8004574:	d017      	beq.n	80045a6 <OSQPVectorf_project_polar_reccone+0x5e>
    if (uv[i]   > +infval) {       // Infinite upper bound
 8004576:	ecb2 6b02 	vldmia	r2!, {d6}
      if (lv[i] < -infval) {       // Infinite lower bound
 800457a:	ecb1 7b02 	vldmia	r1!, {d7}
    if (uv[i]   > +infval) {       // Infinite upper bound
 800457e:	eeb4 6bc0 	vcmpe.f64	d6, d0
 8004582:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      if (lv[i] < -infval) {       // Infinite lower bound
 8004586:	eeb4 5bc7 	vcmpe.f64	d5, d7
    if (uv[i]   > +infval) {       // Infinite upper bound
 800458a:	dceb      	bgt.n	8004564 <OSQPVectorf_project_polar_reccone+0x1c>
    } else if (lv[i] < -infval) {  // Infinite lower bound
 800458c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004590:	dded      	ble.n	800456e <OSQPVectorf_project_polar_reccone+0x26>
  for (i = 0; i < length; i++) {
 8004592:	4282      	cmp	r2, r0
 8004594:	f103 0308 	add.w	r3, r3, #8
      yv[i] = c_max(yv[i], 0.0);
 8004598:	ed13 7b02 	vldr	d7, [r3, #-8]
 800459c:	fe87 7b04 	vmaxnm.f64	d7, d7, d4
 80045a0:	ed03 7b02 	vstr	d7, [r3, #-8]
  for (i = 0; i < length; i++) {
 80045a4:	d1e7      	bne.n	8004576 <OSQPVectorf_project_polar_reccone+0x2e>
    }
  }
}
 80045a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80045aa:	4770      	bx	lr
        yv[i] = c_min(yv[i], 0.0);
 80045ac:	ed93 7b00 	vldr	d7, [r3]
 80045b0:	fe87 7b44 	vminnm.f64	d7, d7, d4
 80045b4:	ed83 7b00 	vstr	d7, [r3]
 80045b8:	e7d9      	b.n	800456e <OSQPVectorf_project_polar_reccone+0x26>
 80045ba:	bf00      	nop
 80045bc:	f3af 8000 	nop.w
	...

080045c8 <OSQPVectorf_in_reccone>:

OSQPInt OSQPVectorf_in_reccone(const OSQPVectorf* y,
                               const OSQPVectorf* l,
                               const OSQPVectorf* u,
                                     OSQPFloat    infval,
                                     OSQPFloat    tol){
 80045c8:	4603      	mov	r3, r0

  OSQPInt i; // Index for loops
  OSQPInt length = y->length;

  OSQPFloat* yv = y->values;
  OSQPFloat* lv = l->values;
 80045ca:	6808      	ldr	r0, [r1, #0]
  OSQPFloat* uv = u->values;
 80045cc:	6811      	ldr	r1, [r2, #0]
                                     OSQPFloat    tol){
 80045ce:	b410      	push	{r4}
  OSQPFloat* yv = y->values;
 80045d0:	e9d3 3400 	ldrd	r3, r4, [r3]

  for (i = 0; i < length; i++) {
 80045d4:	2c00      	cmp	r4, #0
 80045d6:	dd25      	ble.n	8004624 <OSQPVectorf_in_reccone+0x5c>
    if (((uv[i] < +infval) &&
         (yv[i] > +tol)) ||
        ((lv[i] > -infval) &&
 80045d8:	eeb1 6b40 	vneg.f64	d6, d0
  for (i = 0; i < length; i++) {
 80045dc:	2200      	movs	r2, #0
         (yv[i] < -tol))) {
 80045de:	eeb1 5b41 	vneg.f64	d5, d1
  for (i = 0; i < length; i++) {
 80045e2:	3201      	adds	r2, #1
    if (((uv[i] < +infval) &&
 80045e4:	ecb1 7b02 	vldmia	r1!, {d7}
 80045e8:	eeb4 7bc0 	vcmpe.f64	d7, d0
 80045ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045f0:	d506      	bpl.n	8004600 <OSQPVectorf_in_reccone+0x38>
 80045f2:	ed93 7b00 	vldr	d7, [r3]
 80045f6:	eeb4 7bc1 	vcmpe.f64	d7, d1
 80045fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045fe:	dc15      	bgt.n	800462c <OSQPVectorf_in_reccone+0x64>
        ((lv[i] > -infval) &&
 8004600:	ecb0 7b02 	vldmia	r0!, {d7}
         (yv[i] > +tol)) ||
 8004604:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8004608:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800460c:	dd06      	ble.n	800461c <OSQPVectorf_in_reccone+0x54>
        ((lv[i] > -infval) &&
 800460e:	ed93 7b00 	vldr	d7, [r3]
 8004612:	eeb4 7bc5 	vcmpe.f64	d7, d5
 8004616:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800461a:	d407      	bmi.n	800462c <OSQPVectorf_in_reccone+0x64>
  for (i = 0; i < length; i++) {
 800461c:	4294      	cmp	r4, r2
 800461e:	f103 0308 	add.w	r3, r3, #8
 8004622:	d1de      	bne.n	80045e2 <OSQPVectorf_in_reccone+0x1a>
      // At least one condition not satisfied -> not dual infeasible
      return 0;
    }
  }
  return 1;
 8004624:	2001      	movs	r0, #1
}
 8004626:	f85d 4b04 	ldr.w	r4, [sp], #4
 800462a:	4770      	bx	lr
      return 0;
 800462c:	2000      	movs	r0, #0
}
 800462e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004632:	4770      	bx	lr
 8004634:	0000      	movs	r0, r0
	...

08004638 <OSQPVectorf_norm_1>:
#if OSQP_EMBEDDED_MODE != 1

OSQPFloat OSQPVectorf_norm_1(const OSQPVectorf* a) {

  OSQPInt i;
  OSQPInt length = a->length;
 8004638:	6842      	ldr	r2, [r0, #4]

  OSQPFloat* av  = a->values;
  OSQPFloat  val = 0.0;

  if (length) {
 800463a:	2a00      	cmp	r2, #0
 800463c:	dd0d      	ble.n	800465a <OSQPVectorf_norm_1+0x22>
 800463e:	6803      	ldr	r3, [r0, #0]
  OSQPFloat  val = 0.0;
 8004640:	ed9f 0b07 	vldr	d0, [pc, #28]	@ 8004660 <OSQPVectorf_norm_1+0x28>
 8004644:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
    for (i = 0; i < length; i++) {
      val += c_absval(av[i]);
 8004648:	ecb3 7b02 	vldmia	r3!, {d7}
 800464c:	eeb0 7bc7 	vabs.f64	d7, d7
    for (i = 0; i < length; i++) {
 8004650:	429a      	cmp	r2, r3
      val += c_absval(av[i]);
 8004652:	ee30 0b07 	vadd.f64	d0, d0, d7
    for (i = 0; i < length; i++) {
 8004656:	d1f7      	bne.n	8004648 <OSQPVectorf_norm_1+0x10>
 8004658:	4770      	bx	lr
  OSQPFloat  val = 0.0;
 800465a:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8004660 <OSQPVectorf_norm_1+0x28>
    }
  }

  return val;
}
 800465e:	4770      	bx	lr
	...

08004668 <OSQPVectorf_ew_reciprocal>:

  OSQPInt i;
  OSQPInt length = a->length;

  OSQPFloat* av = a->values;
  OSQPFloat* bv = b->values;
 8004668:	6802      	ldr	r2, [r0, #0]
  OSQPFloat* av = a->values;
 800466a:	e9d1 3000 	ldrd	r3, r0, [r1]

  for (i = 0; i < length; i++) {
 800466e:	2800      	cmp	r0, #0
 8004670:	dd0b      	ble.n	800468a <OSQPVectorf_ew_reciprocal+0x22>
    bv[i] = (OSQPFloat)1.0 / av[i];
 8004672:	eeb7 5b00 	vmov.f64	d5, #112	@ 0x3f800000  1.0
 8004676:	eb03 01c0 	add.w	r1, r3, r0, lsl #3
 800467a:	ecb3 6b02 	vldmia	r3!, {d6}
 800467e:	ee85 7b06 	vdiv.f64	d7, d5, d6
  for (i = 0; i < length; i++) {
 8004682:	428b      	cmp	r3, r1
    bv[i] = (OSQPFloat)1.0 / av[i];
 8004684:	eca2 7b02 	vstmia	r2!, {d7}
  for (i = 0; i < length; i++) {
 8004688:	d1f7      	bne.n	800467a <OSQPVectorf_ew_reciprocal+0x12>
  }
}
 800468a:	4770      	bx	lr

0800468c <OSQPVectorf_ew_sqrt>:
void OSQPVectorf_ew_sqrt(OSQPVectorf* a){

  OSQPInt i;
  OSQPInt length = a->length;

  OSQPFloat* av = a->values;
 800468c:	e9d0 3200 	ldrd	r3, r2, [r0]

  for (i = 0; i < length; i++) {
 8004690:	2a00      	cmp	r2, #0
 8004692:	dd09      	ble.n	80046a8 <OSQPVectorf_ew_sqrt+0x1c>
 8004694:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
    av[i] = c_sqrt(av[i]);
 8004698:	ed93 6b00 	vldr	d6, [r3]
 800469c:	eeb1 7bc6 	vsqrt.f64	d7, d6
 80046a0:	eca3 7b02 	vstmia	r3!, {d7}
  for (i = 0; i < length; i++) {
 80046a4:	429a      	cmp	r2, r3
 80046a6:	d1f7      	bne.n	8004698 <OSQPVectorf_ew_sqrt+0xc>
  }
}
 80046a8:	4770      	bx	lr
 80046aa:	bf00      	nop

080046ac <OSQPVectorf_ew_max_vec>:
//   }
// }

void OSQPVectorf_ew_max_vec(OSQPVectorf*       c,
                            const OSQPVectorf* a,
                            const OSQPVectorf* b) {
 80046ac:	b410      	push	{r4}
  OSQPInt i;
  OSQPInt length = a->length;

  OSQPFloat* av = a->values;
 80046ae:	e9d1 1400 	ldrd	r1, r4, [r1]
  OSQPFloat* bv = b->values;
  OSQPFloat* cv = c->values;
 80046b2:	6800      	ldr	r0, [r0, #0]

  for (i = 0; i < length; i++) {
 80046b4:	2c00      	cmp	r4, #0
  OSQPFloat* bv = b->values;
 80046b6:	6813      	ldr	r3, [r2, #0]
  for (i = 0; i < length; i++) {
 80046b8:	dd0c      	ble.n	80046d4 <OSQPVectorf_ew_max_vec+0x28>
 80046ba:	4602      	mov	r2, r0
 80046bc:	eb03 00c4 	add.w	r0, r3, r4, lsl #3
    cv[i] = c_max(av[i], bv[i]);
 80046c0:	ecb3 7b02 	vldmia	r3!, {d7}
 80046c4:	ecb1 6b02 	vldmia	r1!, {d6}
  for (i = 0; i < length; i++) {
 80046c8:	4283      	cmp	r3, r0
    cv[i] = c_max(av[i], bv[i]);
 80046ca:	fe87 7b06 	vmaxnm.f64	d7, d7, d6
 80046ce:	eca2 7b02 	vstmia	r2!, {d7}
  for (i = 0; i < length; i++) {
 80046d2:	d1f5      	bne.n	80046c0 <OSQPVectorf_ew_max_vec+0x14>
  }
}
 80046d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80046d8:	4770      	bx	lr
 80046da:	bf00      	nop

080046dc <OSQPVectorf_ew_bounds_type>:

OSQPInt OSQPVectorf_ew_bounds_type(OSQPVectori*       iseq,
                                   const OSQPVectorf* l,
                                   const OSQPVectorf* u,
                                   OSQPFloat          tol,
                                   OSQPFloat          infval) {
 80046dc:	b510      	push	{r4, lr}
  OSQPInt  old_value;
  OSQPInt  has_changed = 0;
  OSQPInt  length = iseq->length;
  OSQPInt* iseqv  = iseq->values;

  OSQPFloat* lv = l->values;
 80046de:	680c      	ldr	r4, [r1, #0]
  OSQPFloat* uv = u->values;
 80046e0:	6811      	ldr	r1, [r2, #0]
  OSQPInt* iseqv  = iseq->values;
 80046e2:	e9d0 3200 	ldrd	r3, r2, [r0]

  for (i = 0; i < length; i++) {
 80046e6:	2a00      	cmp	r2, #0
 80046e8:	dd29      	ble.n	800473e <OSQPVectorf_ew_bounds_type+0x62>
 80046ea:	3b04      	subs	r3, #4

    old_value = iseqv[i];

    if ((lv[i] < -infval) && (uv[i] > infval)) {
 80046ec:	eeb1 4b41 	vneg.f64	d4, d1
 80046f0:	46a4      	mov	ip, r4
  OSQPInt  has_changed = 0;
 80046f2:	2000      	movs	r0, #0
 80046f4:	eb03 0e82 	add.w	lr, r3, r2, lsl #2
    old_value = iseqv[i];
 80046f8:	f853 4f04 	ldr.w	r4, [r3, #4]!
    if ((lv[i] < -infval) && (uv[i] > infval)) {
 80046fc:	ecbc 7b02 	vldmia	ip!, {d7}
 8004700:	ecb1 6b02 	vldmia	r1!, {d6}
 8004704:	eeb4 7bc4 	vcmpe.f64	d7, d4
      // Loose bounds
      iseqv[i] = -1;
    } else if (uv[i] - lv[i] < tol) {
 8004708:	ee36 5b47 	vsub.f64	d5, d6, d7
    if ((lv[i] < -infval) && (uv[i] > infval)) {
 800470c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004710:	d506      	bpl.n	8004720 <OSQPVectorf_ew_bounds_type+0x44>
 8004712:	eeb4 1bc6 	vcmpe.f64	d1, d6
 8004716:	f04f 32ff 	mov.w	r2, #4294967295
 800471a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800471e:	d406      	bmi.n	800472e <OSQPVectorf_ew_bounds_type+0x52>
    } else if (uv[i] - lv[i] < tol) {
 8004720:	eeb4 0bc5 	vcmpe.f64	d0, d5
 8004724:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004728:	bfcc      	ite	gt
 800472a:	2201      	movgt	r2, #1
 800472c:	2200      	movle	r2, #0
      iseqv[i] = -1;
 800472e:	601a      	str	r2, [r3, #0]
      // Inequality constraints
      iseqv[i] = 0;
    }

    //has anything changed?
    has_changed = has_changed || (iseqv[i] != old_value);
 8004730:	b910      	cbnz	r0, 8004738 <OSQPVectorf_ew_bounds_type+0x5c>
 8004732:	1aa0      	subs	r0, r4, r2
 8004734:	bf18      	it	ne
 8004736:	2001      	movne	r0, #1
  for (i = 0; i < length; i++) {
 8004738:	459e      	cmp	lr, r3
 800473a:	d1dd      	bne.n	80046f8 <OSQPVectorf_ew_bounds_type+0x1c>
  }

  return has_changed;

}
 800473c:	bd10      	pop	{r4, pc}
  OSQPInt  has_changed = 0;
 800473e:	2000      	movs	r0, #0
}
 8004740:	bd10      	pop	{r4, pc}
 8004742:	bf00      	nop

08004744 <OSQPVectorf_set_scalar_if_lt>:
                                  OSQPFloat          newval) {
  OSQPInt i;
  OSQPInt length = x->length;

  OSQPFloat* xv = x->values;
  OSQPFloat* zv = z->values;
 8004744:	680b      	ldr	r3, [r1, #0]
  OSQPFloat* xv = x->values;
 8004746:	e9d0 2100 	ldrd	r2, r1, [r0]

  for (i = 0; i < length; i++) {
 800474a:	2900      	cmp	r1, #0
 800474c:	dd11      	ble.n	8004772 <OSQPVectorf_set_scalar_if_lt+0x2e>
 800474e:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
    xv[i] = zv[i] < testval ? newval : zv[i];
 8004752:	ecb3 7b02 	vldmia	r3!, {d7}
 8004756:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800475a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800475e:	d904      	bls.n	800476a <OSQPVectorf_set_scalar_if_lt+0x26>
  for (i = 0; i < length; i++) {
 8004760:	428b      	cmp	r3, r1
    xv[i] = zv[i] < testval ? newval : zv[i];
 8004762:	eca2 1b02 	vstmia	r2!, {d1}
  for (i = 0; i < length; i++) {
 8004766:	d1f4      	bne.n	8004752 <OSQPVectorf_set_scalar_if_lt+0xe>
 8004768:	4770      	bx	lr
 800476a:	428b      	cmp	r3, r1
    xv[i] = zv[i] < testval ? newval : zv[i];
 800476c:	eca2 7b02 	vstmia	r2!, {d7}
  for (i = 0; i < length; i++) {
 8004770:	d1ef      	bne.n	8004752 <OSQPVectorf_set_scalar_if_lt+0xe>
  }
}
 8004772:	4770      	bx	lr

08004774 <OSQPVectorf_set_scalar_if_gt>:
                                  OSQPFloat          newval) {
  OSQPInt i;
  OSQPInt length = x->length;

  OSQPFloat* xv = x->values;
  OSQPFloat* zv = z->values;
 8004774:	680b      	ldr	r3, [r1, #0]
  OSQPFloat* xv = x->values;
 8004776:	e9d0 2100 	ldrd	r2, r1, [r0]

  for (i = 0; i < length; i++) {
 800477a:	2900      	cmp	r1, #0
 800477c:	dd11      	ble.n	80047a2 <OSQPVectorf_set_scalar_if_gt+0x2e>
 800477e:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
    xv[i] = zv[i] > testval ? newval : zv[i];
 8004782:	ecb3 7b02 	vldmia	r3!, {d7}
 8004786:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800478a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800478e:	da04      	bge.n	800479a <OSQPVectorf_set_scalar_if_gt+0x26>
  for (i = 0; i < length; i++) {
 8004790:	428b      	cmp	r3, r1
    xv[i] = zv[i] > testval ? newval : zv[i];
 8004792:	eca2 1b02 	vstmia	r2!, {d1}
  for (i = 0; i < length; i++) {
 8004796:	d1f4      	bne.n	8004782 <OSQPVectorf_set_scalar_if_gt+0xe>
 8004798:	4770      	bx	lr
 800479a:	428b      	cmp	r3, r1
    xv[i] = zv[i] > testval ? newval : zv[i];
 800479c:	eca2 7b02 	vstmia	r2!, {d7}
  for (i = 0; i < length; i++) {
 80047a0:	d1ef      	bne.n	8004782 <OSQPVectorf_set_scalar_if_gt+0xe>
  }
}
 80047a2:	4770      	bx	lr

080047a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80047a4:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80047e0 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80047a8:	f7ff fc8a 	bl	80040c0 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80047ac:	f7ff fc10 	bl	8003fd0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80047b0:	480c      	ldr	r0, [pc, #48]	@ (80047e4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80047b2:	490d      	ldr	r1, [pc, #52]	@ (80047e8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80047b4:	4a0d      	ldr	r2, [pc, #52]	@ (80047ec <LoopFillZerobss+0x1a>)
  movs r3, #0
 80047b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80047b8:	e002      	b.n	80047c0 <LoopCopyDataInit>

080047ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80047ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80047bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80047be:	3304      	adds	r3, #4

080047c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80047c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80047c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80047c4:	d3f9      	bcc.n	80047ba <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80047c6:	4a0a      	ldr	r2, [pc, #40]	@ (80047f0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80047c8:	4c0a      	ldr	r4, [pc, #40]	@ (80047f4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80047ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80047cc:	e001      	b.n	80047d2 <LoopFillZerobss>

080047ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80047ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80047d0:	3204      	adds	r2, #4

080047d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80047d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80047d4:	d3fb      	bcc.n	80047ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80047d6:	f002 ff9d 	bl	8007714 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80047da:	f7fd ff39 	bl	8002650 <main>
  bx  lr
 80047de:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80047e0:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80047e4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80047e8:	2402fdd0 	.word	0x2402fdd0
  ldr r2, =_sidata
 80047ec:	080078fc 	.word	0x080078fc
  ldr r2, =_sbss
 80047f0:	2402fdd0 	.word	0x2402fdd0
  ldr r4, =_ebss
 80047f4:	2404a104 	.word	0x2404a104

080047f8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80047f8:	e7fe      	b.n	80047f8 <ADC3_IRQHandler>
	...

080047fc <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80047fc:	4b0f      	ldr	r3, [pc, #60]	@ (800483c <HAL_InitTick+0x40>)
 80047fe:	781b      	ldrb	r3, [r3, #0]
 8004800:	b90b      	cbnz	r3, 8004806 <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 8004802:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8004804:	4770      	bx	lr
{
 8004806:	b510      	push	{r4, lr}
 8004808:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800480a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800480e:	4a0c      	ldr	r2, [pc, #48]	@ (8004840 <HAL_InitTick+0x44>)
 8004810:	fbb0 f3f3 	udiv	r3, r0, r3
 8004814:	6810      	ldr	r0, [r2, #0]
 8004816:	fbb0 f0f3 	udiv	r0, r0, r3
 800481a:	f000 f8ab 	bl	8004974 <HAL_SYSTICK_Config>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800481e:	b908      	cbnz	r0, 8004824 <HAL_InitTick+0x28>
 8004820:	2c0f      	cmp	r4, #15
 8004822:	d901      	bls.n	8004828 <HAL_InitTick+0x2c>
    return HAL_ERROR;
 8004824:	2001      	movs	r0, #1
}
 8004826:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004828:	2200      	movs	r2, #0
 800482a:	4621      	mov	r1, r4
 800482c:	f04f 30ff 	mov.w	r0, #4294967295
 8004830:	f000 f864 	bl	80048fc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004834:	4b03      	ldr	r3, [pc, #12]	@ (8004844 <HAL_InitTick+0x48>)
 8004836:	2000      	movs	r0, #0
 8004838:	601c      	str	r4, [r3, #0]
}
 800483a:	bd10      	pop	{r4, pc}
 800483c:	2402fdc8 	.word	0x2402fdc8
 8004840:	2400e68c 	.word	0x2400e68c
 8004844:	2402fdcc 	.word	0x2402fdcc

08004848 <HAL_Init>:
{
 8004848:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800484a:	2003      	movs	r0, #3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800484c:	4c12      	ldr	r4, [pc, #72]	@ (8004898 <HAL_Init+0x50>)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800484e:	f000 f843 	bl	80048d8 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004852:	f000 fdcb 	bl	80053ec <HAL_RCC_GetSysClockFreq>
 8004856:	4b11      	ldr	r3, [pc, #68]	@ (800489c <HAL_Init+0x54>)
 8004858:	4911      	ldr	r1, [pc, #68]	@ (80048a0 <HAL_Init+0x58>)
 800485a:	699a      	ldr	r2, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800485c:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800485e:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004862:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004866:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004868:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800486a:	f002 021f 	and.w	r2, r2, #31
  SystemCoreClock = common_system_clock;
 800486e:	490d      	ldr	r1, [pc, #52]	@ (80048a4 <HAL_Init+0x5c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004870:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004874:	40d0      	lsrs	r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004876:	fa20 f303 	lsr.w	r3, r0, r3
  SystemCoreClock = common_system_clock;
 800487a:	6008      	str	r0, [r1, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800487c:	200f      	movs	r0, #15
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800487e:	6023      	str	r3, [r4, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004880:	f7ff ffbc 	bl	80047fc <HAL_InitTick>
 8004884:	b110      	cbz	r0, 800488c <HAL_Init+0x44>
    return HAL_ERROR;
 8004886:	2401      	movs	r4, #1
}
 8004888:	4620      	mov	r0, r4
 800488a:	bd10      	pop	{r4, pc}
 800488c:	4604      	mov	r4, r0
  HAL_MspInit();
 800488e:	f7ff fb25 	bl	8003edc <HAL_MspInit>
}
 8004892:	4620      	mov	r0, r4
 8004894:	bd10      	pop	{r4, pc}
 8004896:	bf00      	nop
 8004898:	2400e688 	.word	0x2400e688
 800489c:	58024400 	.word	0x58024400
 80048a0:	080078b4 	.word	0x080078b4
 80048a4:	2400e68c 	.word	0x2400e68c

080048a8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80048a8:	4a03      	ldr	r2, [pc, #12]	@ (80048b8 <HAL_IncTick+0x10>)
 80048aa:	4b04      	ldr	r3, [pc, #16]	@ (80048bc <HAL_IncTick+0x14>)
 80048ac:	6811      	ldr	r1, [r2, #0]
 80048ae:	781b      	ldrb	r3, [r3, #0]
 80048b0:	440b      	add	r3, r1
 80048b2:	6013      	str	r3, [r2, #0]
}
 80048b4:	4770      	bx	lr
 80048b6:	bf00      	nop
 80048b8:	2404a100 	.word	0x2404a100
 80048bc:	2402fdc8 	.word	0x2402fdc8

080048c0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80048c0:	4b01      	ldr	r3, [pc, #4]	@ (80048c8 <HAL_GetTick+0x8>)
 80048c2:	6818      	ldr	r0, [r3, #0]
}
 80048c4:	4770      	bx	lr
 80048c6:	bf00      	nop
 80048c8:	2404a100 	.word	0x2404a100

080048cc <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 80048cc:	4b01      	ldr	r3, [pc, #4]	@ (80048d4 <HAL_GetREVID+0x8>)
 80048ce:	6818      	ldr	r0, [r3, #0]
}
 80048d0:	0c00      	lsrs	r0, r0, #16
 80048d2:	4770      	bx	lr
 80048d4:	5c001000 	.word	0x5c001000

080048d8 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80048d8:	4906      	ldr	r1, [pc, #24]	@ (80048f4 <HAL_NVIC_SetPriorityGrouping+0x1c>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80048da:	f64f 0cff 	movw	ip, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80048de:	0200      	lsls	r0, r0, #8
  reg_value  =  (reg_value                                   |
 80048e0:	4b05      	ldr	r3, [pc, #20]	@ (80048f8 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80048e2:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80048e4:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80048e8:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80048ec:	4310      	orrs	r0, r2
  reg_value  =  (reg_value                                   |
 80048ee:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80048f0:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80048f2:	4770      	bx	lr
 80048f4:	e000ed00 	.word	0xe000ed00
 80048f8:	05fa0000 	.word	0x05fa0000

080048fc <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80048fc:	4b1a      	ldr	r3, [pc, #104]	@ (8004968 <HAL_NVIC_SetPriority+0x6c>)
 80048fe:	68db      	ldr	r3, [r3, #12]
 8004900:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004904:	b500      	push	{lr}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004906:	f1c3 0e07 	rsb	lr, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800490a:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800490e:	f1be 0f04 	cmp.w	lr, #4
 8004912:	bf28      	it	cs
 8004914:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004918:	f1bc 0f06 	cmp.w	ip, #6
 800491c:	d91a      	bls.n	8004954 <HAL_NVIC_SetPriority+0x58>
 800491e:	f1a3 0c03 	sub.w	ip, r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004922:	f04f 33ff 	mov.w	r3, #4294967295
 8004926:	fa03 f30c 	lsl.w	r3, r3, ip
 800492a:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800492e:	f04f 33ff 	mov.w	r3, #4294967295
  if ((int32_t)(IRQn) >= 0)
 8004932:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004934:	fa03 f30e 	lsl.w	r3, r3, lr
 8004938:	ea21 0303 	bic.w	r3, r1, r3
 800493c:	fa03 f30c 	lsl.w	r3, r3, ip
 8004940:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004944:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8004948:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 800494a:	db06      	blt.n	800495a <HAL_NVIC_SetPriority+0x5e>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800494c:	4a07      	ldr	r2, [pc, #28]	@ (800496c <HAL_NVIC_SetPriority+0x70>)
 800494e:	5413      	strb	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8004950:	f85d fb04 	ldr.w	pc, [sp], #4
 8004954:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004956:	4694      	mov	ip, r2
 8004958:	e7e9      	b.n	800492e <HAL_NVIC_SetPriority+0x32>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800495a:	f000 000f 	and.w	r0, r0, #15
 800495e:	4a04      	ldr	r2, [pc, #16]	@ (8004970 <HAL_NVIC_SetPriority+0x74>)
 8004960:	5413      	strb	r3, [r2, r0]
 8004962:	f85d fb04 	ldr.w	pc, [sp], #4
 8004966:	bf00      	nop
 8004968:	e000ed00 	.word	0xe000ed00
 800496c:	e000e400 	.word	0xe000e400
 8004970:	e000ed14 	.word	0xe000ed14

08004974 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004974:	1e43      	subs	r3, r0, #1
 8004976:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800497a:	d301      	bcc.n	8004980 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 800497c:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800497e:	4770      	bx	lr
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004980:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004984:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004986:	4905      	ldr	r1, [pc, #20]	@ (800499c <HAL_SYSTICK_Config+0x28>)
 8004988:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800498c:	6153      	str	r3, [r2, #20]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800498e:	2307      	movs	r3, #7
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004990:	f881 c023 	strb.w	ip, [r1, #35]	@ 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004994:	6190      	str	r0, [r2, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004996:	6113      	str	r3, [r2, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004998:	4770      	bx	lr
 800499a:	bf00      	nop
 800499c:	e000ed00 	.word	0xe000ed00

080049a0 <HAL_MPU_Disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80049a0:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80049a4:	4b04      	ldr	r3, [pc, #16]	@ (80049b8 <HAL_MPU_Disable+0x18>)

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80049a6:	2100      	movs	r1, #0
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80049a8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80049aa:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80049ae:	625a      	str	r2, [r3, #36]	@ 0x24
  MPU->CTRL = 0;
 80049b0:	f8c3 1094 	str.w	r1, [r3, #148]	@ 0x94
}
 80049b4:	4770      	bx	lr
 80049b6:	bf00      	nop
 80049b8:	e000ed00 	.word	0xe000ed00

080049bc <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80049bc:	4b06      	ldr	r3, [pc, #24]	@ (80049d8 <HAL_MPU_Enable+0x1c>)
 80049be:	f040 0001 	orr.w	r0, r0, #1
 80049c2:	f8c3 0094 	str.w	r0, [r3, #148]	@ 0x94

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80049c6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80049c8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80049cc:	625a      	str	r2, [r3, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80049ce:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80049d2:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80049d6:	4770      	bx	lr
 80049d8:	e000ed00 	.word	0xe000ed00

080049dc <HAL_MPU_ConfigRegion>:
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80049dc:	4a16      	ldr	r2, [pc, #88]	@ (8004a38 <HAL_MPU_ConfigRegion+0x5c>)
 80049de:	7843      	ldrb	r3, [r0, #1]
 80049e0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80049e4:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 80049e8:	f023 0301 	bic.w	r3, r3, #1
 80049ec:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80049f0:	6843      	ldr	r3, [r0, #4]
 80049f2:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80049f6:	7ac3      	ldrb	r3, [r0, #11]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80049f8:	f890 c00c 	ldrb.w	ip, [r0, #12]
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80049fc:	061b      	lsls	r3, r3, #24
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80049fe:	7801      	ldrb	r1, [r0, #0]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004a00:	ea43 730c 	orr.w	r3, r3, ip, lsl #28
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8004a04:	f890 c00a 	ldrb.w	ip, [r0, #10]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004a08:	430b      	orrs	r3, r1
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004a0a:	7b41      	ldrb	r1, [r0, #13]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004a0c:	ea43 43cc 	orr.w	r3, r3, ip, lsl #19
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8004a10:	f890 c00e 	ldrb.w	ip, [r0, #14]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004a14:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8004a18:	7bc1      	ldrb	r1, [r0, #15]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004a1a:	ea43 434c 	orr.w	r3, r3, ip, lsl #17
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8004a1e:	f890 c009 	ldrb.w	ip, [r0, #9]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8004a22:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8004a26:	7a01      	ldrb	r1, [r0, #8]
 8004a28:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 8004a2c:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004a30:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
}
 8004a34:	4770      	bx	lr
 8004a36:	bf00      	nop
 8004a38:	e000ed00 	.word	0xe000ed00

08004a3c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8004a3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004a40:	680c      	ldr	r4, [r1, #0]
{
 8004a42:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004a44:	2c00      	cmp	r4, #0
 8004a46:	f000 80a5 	beq.w	8004b94 <HAL_GPIO_Init+0x158>
  uint32_t position = 0x00U;
 8004a4a:	2300      	movs	r3, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004a4c:	f04f 0b01 	mov.w	fp, #1
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004a50:	f04f 4eb0 	mov.w	lr, #1476395008	@ 0x58000000
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004a54:	9100      	str	r1, [sp, #0]
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004a56:	fa0b fc03 	lsl.w	ip, fp, r3
    if (iocurrent != 0x00U)
 8004a5a:	ea1c 0a04 	ands.w	sl, ip, r4
 8004a5e:	f000 8094 	beq.w	8004b8a <HAL_GPIO_Init+0x14e>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004a62:	9900      	ldr	r1, [sp, #0]
 8004a64:	005f      	lsls	r7, r3, #1
 8004a66:	684d      	ldr	r5, [r1, #4]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004a68:	2103      	movs	r1, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004a6a:	f005 0203 	and.w	r2, r5, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004a6e:	fa01 f607 	lsl.w	r6, r1, r7
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004a72:	f102 38ff 	add.w	r8, r2, #4294967295
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004a76:	43f6      	mvns	r6, r6
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004a78:	f1b8 0f01 	cmp.w	r8, #1
 8004a7c:	f240 808d 	bls.w	8004b9a <HAL_GPIO_Init+0x15e>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004a80:	2a03      	cmp	r2, #3
 8004a82:	f040 80cb 	bne.w	8004c1c <HAL_GPIO_Init+0x1e0>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004a86:	40ba      	lsls	r2, r7
      temp = GPIOx->MODER;
 8004a88:	6807      	ldr	r7, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004a8a:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004a8e:	ea06 0607 	and.w	r6, r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004a92:	ea42 0206 	orr.w	r2, r2, r6
      GPIOx->MODER = temp;
 8004a96:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004a98:	d077      	beq.n	8004b8a <HAL_GPIO_Init+0x14e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a9a:	4e7f      	ldr	r6, [pc, #508]	@ (8004c98 <HAL_GPIO_Init+0x25c>)
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004a9c:	f003 0703 	and.w	r7, r3, #3
 8004aa0:	210f      	movs	r1, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004aa2:	f8d6 20f4 	ldr.w	r2, [r6, #244]	@ 0xf4
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004aa6:	00bf      	lsls	r7, r7, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004aa8:	f042 0202 	orr.w	r2, r2, #2
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004aac:	fa01 fc07 	lsl.w	ip, r1, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004ab0:	497a      	ldr	r1, [pc, #488]	@ (8004c9c <HAL_GPIO_Init+0x260>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004ab2:	f8c6 20f4 	str.w	r2, [r6, #244]	@ 0xf4
 8004ab6:	f8d6 20f4 	ldr.w	r2, [r6, #244]	@ 0xf4
 8004aba:	f023 0603 	bic.w	r6, r3, #3
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004abe:	4288      	cmp	r0, r1
 8004ac0:	f106 46b0 	add.w	r6, r6, #1476395008	@ 0x58000000
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004ac4:	f002 0202 	and.w	r2, r2, #2
 8004ac8:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8004acc:	9203      	str	r2, [sp, #12]
 8004ace:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8004ad0:	68b2      	ldr	r2, [r6, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004ad2:	ea22 020c 	bic.w	r2, r2, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004ad6:	d031      	beq.n	8004b3c <HAL_GPIO_Init+0x100>
 8004ad8:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004adc:	4288      	cmp	r0, r1
 8004ade:	f000 80b0 	beq.w	8004c42 <HAL_GPIO_Init+0x206>
 8004ae2:	496f      	ldr	r1, [pc, #444]	@ (8004ca0 <HAL_GPIO_Init+0x264>)
 8004ae4:	4288      	cmp	r0, r1
 8004ae6:	f000 80b2 	beq.w	8004c4e <HAL_GPIO_Init+0x212>
 8004aea:	f8df c1b8 	ldr.w	ip, [pc, #440]	@ 8004ca4 <HAL_GPIO_Init+0x268>
 8004aee:	4560      	cmp	r0, ip
 8004af0:	f000 80a1 	beq.w	8004c36 <HAL_GPIO_Init+0x1fa>
 8004af4:	f8df c1b0 	ldr.w	ip, [pc, #432]	@ 8004ca8 <HAL_GPIO_Init+0x26c>
 8004af8:	4560      	cmp	r0, ip
 8004afa:	f000 80b4 	beq.w	8004c66 <HAL_GPIO_Init+0x22a>
 8004afe:	f8df c1ac 	ldr.w	ip, [pc, #428]	@ 8004cac <HAL_GPIO_Init+0x270>
 8004b02:	4560      	cmp	r0, ip
 8004b04:	f000 80b5 	beq.w	8004c72 <HAL_GPIO_Init+0x236>
 8004b08:	f8df c1a4 	ldr.w	ip, [pc, #420]	@ 8004cb0 <HAL_GPIO_Init+0x274>
 8004b0c:	4560      	cmp	r0, ip
 8004b0e:	f000 80a4 	beq.w	8004c5a <HAL_GPIO_Init+0x21e>
 8004b12:	f8df c1a0 	ldr.w	ip, [pc, #416]	@ 8004cb4 <HAL_GPIO_Init+0x278>
 8004b16:	4560      	cmp	r0, ip
 8004b18:	f000 80b1 	beq.w	8004c7e <HAL_GPIO_Init+0x242>
 8004b1c:	f8df c198 	ldr.w	ip, [pc, #408]	@ 8004cb8 <HAL_GPIO_Init+0x27c>
 8004b20:	4560      	cmp	r0, ip
 8004b22:	f000 80b2 	beq.w	8004c8a <HAL_GPIO_Init+0x24e>
 8004b26:	f8df c194 	ldr.w	ip, [pc, #404]	@ 8004cbc <HAL_GPIO_Init+0x280>
 8004b2a:	4560      	cmp	r0, ip
 8004b2c:	bf0c      	ite	eq
 8004b2e:	f04f 0c09 	moveq.w	ip, #9
 8004b32:	f04f 0c0a 	movne.w	ip, #10
 8004b36:	fa0c f707 	lsl.w	r7, ip, r7
 8004b3a:	433a      	orrs	r2, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004b3c:	60b2      	str	r2, [r6, #8]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004b3e:	02ef      	lsls	r7, r5, #11
        temp = EXTI->RTSR1;
 8004b40:	f8de 2000 	ldr.w	r2, [lr]
        temp &= ~(iocurrent);
 8004b44:	ea6f 060a 	mvn.w	r6, sl
        {
          temp |= iocurrent;
 8004b48:	bf4c      	ite	mi
 8004b4a:	ea4a 0202 	orrmi.w	r2, sl, r2
        temp &= ~(iocurrent);
 8004b4e:	4032      	andpl	r2, r6
        }
        EXTI->RTSR1 = temp;

        temp = EXTI->FTSR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004b50:	02a9      	lsls	r1, r5, #10
        EXTI->RTSR1 = temp;
 8004b52:	f8ce 2000 	str.w	r2, [lr]
        temp = EXTI->FTSR1;
 8004b56:	f8de 2004 	ldr.w	r2, [lr, #4]
        temp &= ~(iocurrent);
 8004b5a:	bf54      	ite	pl
 8004b5c:	4032      	andpl	r2, r6
        {
          temp |= iocurrent;
 8004b5e:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->FTSR1 = temp;

        temp = EXTI_CurrentCPU->EMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004b62:	03af      	lsls	r7, r5, #14
        EXTI->FTSR1 = temp;
 8004b64:	f8ce 2004 	str.w	r2, [lr, #4]
        temp = EXTI_CurrentCPU->EMR1;
 8004b68:	f8de 2084 	ldr.w	r2, [lr, #132]	@ 0x84
        temp &= ~(iocurrent);
 8004b6c:	bf54      	ite	pl
 8004b6e:	4032      	andpl	r2, r6
        {
          temp |= iocurrent;
 8004b70:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI_CurrentCPU->EMR1 = temp;

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004b74:	03e9      	lsls	r1, r5, #15
        EXTI_CurrentCPU->EMR1 = temp;
 8004b76:	f8ce 2084 	str.w	r2, [lr, #132]	@ 0x84
        temp = EXTI_CurrentCPU->IMR1;
 8004b7a:	f8de 2080 	ldr.w	r2, [lr, #128]	@ 0x80
        temp &= ~(iocurrent);
 8004b7e:	bf54      	ite	pl
 8004b80:	4032      	andpl	r2, r6
        {
          temp |= iocurrent;
 8004b82:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004b86:	f8ce 2080 	str.w	r2, [lr, #128]	@ 0x80
      }
    }

    position++;
 8004b8a:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004b8c:	fa34 f203 	lsrs.w	r2, r4, r3
 8004b90:	f47f af61 	bne.w	8004a56 <HAL_GPIO_Init+0x1a>
  }
}
 8004b94:	b005      	add	sp, #20
 8004b96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004b9a:	9900      	ldr	r1, [sp, #0]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b9c:	2a02      	cmp	r2, #2
        temp = GPIOx->OSPEEDR;
 8004b9e:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004ba2:	68c9      	ldr	r1, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004ba4:	ea09 0906 	and.w	r9, r9, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004ba8:	fa01 f807 	lsl.w	r8, r1, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004bac:	9900      	ldr	r1, [sp, #0]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004bae:	ea48 0809 	orr.w	r8, r8, r9
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004bb2:	6889      	ldr	r1, [r1, #8]
        GPIOx->OSPEEDR = temp;
 8004bb4:	f8c0 8008 	str.w	r8, [r0, #8]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004bb8:	f3c5 1800 	ubfx	r8, r5, #4, #1
        temp = GPIOx->OTYPER;
 8004bbc:	f8d0 9004 	ldr.w	r9, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004bc0:	fa08 f803 	lsl.w	r8, r8, r3
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004bc4:	ea29 0c0c 	bic.w	ip, r9, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004bc8:	ea48 0c0c 	orr.w	ip, r8, ip
        GPIOx->OTYPER = temp;
 8004bcc:	f8c0 c004 	str.w	ip, [r0, #4]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004bd0:	fa01 fc07 	lsl.w	ip, r1, r7
      temp = GPIOx->PUPDR;
 8004bd4:	f8d0 800c 	ldr.w	r8, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004bd8:	ea08 0806 	and.w	r8, r8, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004bdc:	ea4c 0c08 	orr.w	ip, ip, r8
      GPIOx->PUPDR = temp;
 8004be0:	f8c0 c00c 	str.w	ip, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004be4:	f47f af4f 	bne.w	8004a86 <HAL_GPIO_Init+0x4a>
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004be8:	f003 0c07 	and.w	ip, r3, #7
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004bec:	9900      	ldr	r1, [sp, #0]
        temp = GPIOx->AFR[position >> 3U];
 8004bee:	ea4f 08d3 	mov.w	r8, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004bf2:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004bf6:	6909      	ldr	r1, [r1, #16]
 8004bf8:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 8004bfc:	fa01 f10c 	lsl.w	r1, r1, ip
        temp = GPIOx->AFR[position >> 3U];
 8004c00:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004c04:	9101      	str	r1, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004c06:	210f      	movs	r1, #15
 8004c08:	fa01 fc0c 	lsl.w	ip, r1, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004c0c:	9901      	ldr	r1, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004c0e:	ea29 090c 	bic.w	r9, r9, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004c12:	ea41 0c09 	orr.w	ip, r1, r9
        GPIOx->AFR[position >> 3U] = temp;
 8004c16:	f8c8 c020 	str.w	ip, [r8, #32]
 8004c1a:	e734      	b.n	8004a86 <HAL_GPIO_Init+0x4a>
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004c1c:	9900      	ldr	r1, [sp, #0]
      temp = GPIOx->PUPDR;
 8004c1e:	f8d0 800c 	ldr.w	r8, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004c22:	6889      	ldr	r1, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004c24:	ea08 0806 	and.w	r8, r8, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004c28:	fa01 fc07 	lsl.w	ip, r1, r7
 8004c2c:	ea4c 0c08 	orr.w	ip, ip, r8
      GPIOx->PUPDR = temp;
 8004c30:	f8c0 c00c 	str.w	ip, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004c34:	e727      	b.n	8004a86 <HAL_GPIO_Init+0x4a>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004c36:	f04f 0c03 	mov.w	ip, #3
 8004c3a:	fa0c f707 	lsl.w	r7, ip, r7
 8004c3e:	433a      	orrs	r2, r7
 8004c40:	e77c      	b.n	8004b3c <HAL_GPIO_Init+0x100>
 8004c42:	f04f 0c01 	mov.w	ip, #1
 8004c46:	fa0c f707 	lsl.w	r7, ip, r7
 8004c4a:	433a      	orrs	r2, r7
 8004c4c:	e776      	b.n	8004b3c <HAL_GPIO_Init+0x100>
 8004c4e:	f04f 0c02 	mov.w	ip, #2
 8004c52:	fa0c f707 	lsl.w	r7, ip, r7
 8004c56:	433a      	orrs	r2, r7
 8004c58:	e770      	b.n	8004b3c <HAL_GPIO_Init+0x100>
 8004c5a:	f04f 0c06 	mov.w	ip, #6
 8004c5e:	fa0c f707 	lsl.w	r7, ip, r7
 8004c62:	433a      	orrs	r2, r7
 8004c64:	e76a      	b.n	8004b3c <HAL_GPIO_Init+0x100>
 8004c66:	f04f 0c04 	mov.w	ip, #4
 8004c6a:	fa0c f707 	lsl.w	r7, ip, r7
 8004c6e:	433a      	orrs	r2, r7
 8004c70:	e764      	b.n	8004b3c <HAL_GPIO_Init+0x100>
 8004c72:	f04f 0c05 	mov.w	ip, #5
 8004c76:	fa0c f707 	lsl.w	r7, ip, r7
 8004c7a:	433a      	orrs	r2, r7
 8004c7c:	e75e      	b.n	8004b3c <HAL_GPIO_Init+0x100>
 8004c7e:	f04f 0c07 	mov.w	ip, #7
 8004c82:	fa0c f707 	lsl.w	r7, ip, r7
 8004c86:	433a      	orrs	r2, r7
 8004c88:	e758      	b.n	8004b3c <HAL_GPIO_Init+0x100>
 8004c8a:	f04f 0c08 	mov.w	ip, #8
 8004c8e:	fa0c f707 	lsl.w	r7, ip, r7
 8004c92:	433a      	orrs	r2, r7
 8004c94:	e752      	b.n	8004b3c <HAL_GPIO_Init+0x100>
 8004c96:	bf00      	nop
 8004c98:	58024400 	.word	0x58024400
 8004c9c:	58020000 	.word	0x58020000
 8004ca0:	58020800 	.word	0x58020800
 8004ca4:	58020c00 	.word	0x58020c00
 8004ca8:	58021000 	.word	0x58021000
 8004cac:	58021400 	.word	0x58021400
 8004cb0:	58021800 	.word	0x58021800
 8004cb4:	58021c00 	.word	0x58021c00
 8004cb8:	58022000 	.word	0x58022000
 8004cbc:	58022400 	.word	0x58022400

08004cc0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004cc0:	b902      	cbnz	r2, 8004cc4 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004cc2:	0409      	lsls	r1, r1, #16
 8004cc4:	6181      	str	r1, [r0, #24]
  }
}
 8004cc6:	4770      	bx	lr

08004cc8 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004cc8:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004cca:	ea01 0203 	and.w	r2, r1, r3
 8004cce:	ea21 0103 	bic.w	r1, r1, r3
 8004cd2:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8004cd6:	6181      	str	r1, [r0, #24]
}
 8004cd8:	4770      	bx	lr
 8004cda:	bf00      	nop

08004cdc <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8004cdc:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8004cde:	4c10      	ldr	r4, [pc, #64]	@ (8004d20 <HAL_PWREx_ConfigSupply+0x44>)
 8004ce0:	68e3      	ldr	r3, [r4, #12]
 8004ce2:	f013 0f04 	tst.w	r3, #4
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004ce6:	68e3      	ldr	r3, [r4, #12]
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8004ce8:	d105      	bne.n	8004cf6 <HAL_PWREx_ConfigSupply+0x1a>
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004cea:	f003 0307 	and.w	r3, r3, #7
 8004cee:	1a18      	subs	r0, r3, r0
 8004cf0:	bf18      	it	ne
 8004cf2:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 8004cf4:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8004cf6:	f023 0307 	bic.w	r3, r3, #7
 8004cfa:	4303      	orrs	r3, r0
 8004cfc:	60e3      	str	r3, [r4, #12]
  tickstart = HAL_GetTick ();
 8004cfe:	f7ff fddf 	bl	80048c0 <HAL_GetTick>
 8004d02:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004d04:	e005      	b.n	8004d12 <HAL_PWREx_ConfigSupply+0x36>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004d06:	f7ff fddb 	bl	80048c0 <HAL_GetTick>
 8004d0a:	1b40      	subs	r0, r0, r5
 8004d0c:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8004d10:	d804      	bhi.n	8004d1c <HAL_PWREx_ConfigSupply+0x40>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004d12:	6863      	ldr	r3, [r4, #4]
 8004d14:	049b      	lsls	r3, r3, #18
 8004d16:	d5f6      	bpl.n	8004d06 <HAL_PWREx_ConfigSupply+0x2a>
      return HAL_OK;
 8004d18:	2000      	movs	r0, #0
}
 8004d1a:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8004d1c:	2001      	movs	r0, #1
}
 8004d1e:	bd38      	pop	{r3, r4, r5, pc}
 8004d20:	58024800 	.word	0x58024800

08004d24 <HAL_RCC_GetSysClockFreq.part.0>:
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004d24:	4b33      	ldr	r3, [pc, #204]	@ (8004df4 <HAL_RCC_GetSysClockFreq.part.0+0xd0>)
uint32_t HAL_RCC_GetSysClockFreq(void)
 8004d26:	b430      	push	{r4, r5}
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004d28:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004d2a:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004d2c:	6add      	ldr	r5, [r3, #44]	@ 0x2c
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));

      if (pllm != 0U)
 8004d2e:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004d32:	6b59      	ldr	r1, [r3, #52]	@ 0x34
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004d34:	f3c4 1005 	ubfx	r0, r4, #4, #6
      if (pllm != 0U)
 8004d38:	d036      	beq.n	8004da8 <HAL_RCC_GetSysClockFreq.part.0+0x84>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004d3a:	f3c1 01cc 	ubfx	r1, r1, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004d3e:	f005 0501 	and.w	r5, r5, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004d42:	f002 0203 	and.w	r2, r2, #3
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004d46:	ee07 0a90 	vmov	s15, r0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004d4a:	fb05 f101 	mul.w	r1, r5, r1
 8004d4e:	2a01      	cmp	r2, #1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004d50:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004d54:	ee06 1a90 	vmov	s13, r1
 8004d58:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
 8004d5c:	d002      	beq.n	8004d64 <HAL_RCC_GetSysClockFreq.part.0+0x40>
 8004d5e:	2a02      	cmp	r2, #2
 8004d60:	d042      	beq.n	8004de8 <HAL_RCC_GetSysClockFreq.part.0+0xc4>
 8004d62:	b31a      	cbz	r2, 8004dac <HAL_RCC_GetSysClockFreq.part.0+0x88>
          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            break;

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004d64:	eddf 7a24 	vldr	s15, [pc, #144]	@ 8004df8 <HAL_RCC_GetSysClockFreq.part.0+0xd4>
 8004d68:	ee87 6a87 	vdiv.f32	s12, s15, s14
 8004d6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d72:	ee07 3a90 	vmov	s15, r3
 8004d76:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8004d7a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d7e:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8004d82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004d86:	ee67 7a86 	vmul.f32	s15, s15, s12
            break;
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004d8a:	4b1a      	ldr	r3, [pc, #104]	@ (8004df4 <HAL_RCC_GetSysClockFreq.part.0+0xd0>)
 8004d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d8e:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8004d92:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004d94:	ee07 3a10 	vmov	s14, r3
 8004d98:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8004d9c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8004da0:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8004da4:	ee17 0a90 	vmov	r0, s15
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 8004da8:	bc30      	pop	{r4, r5}
 8004daa:	4770      	bx	lr
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004dac:	681a      	ldr	r2, [r3, #0]
 8004dae:	0692      	lsls	r2, r2, #26
 8004db0:	d51d      	bpl.n	8004dee <HAL_RCC_GetSysClockFreq.part.0+0xca>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004db2:	6819      	ldr	r1, [r3, #0]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004db4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004db8:	4a10      	ldr	r2, [pc, #64]	@ (8004dfc <HAL_RCC_GetSysClockFreq.part.0+0xd8>)
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004dba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004dbc:	f3c1 01c1 	ubfx	r1, r1, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004dc0:	f3c3 0308 	ubfx	r3, r3, #0, #9
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004dc4:	40ca      	lsrs	r2, r1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004dc6:	ee06 3a10 	vmov	s12, r3
 8004dca:	ee05 2a90 	vmov	s11, r2
 8004dce:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8004dd2:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8004dd6:	ee36 6a27 	vadd.f32	s12, s12, s15
 8004dda:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8004dde:	ee36 7a26 	vadd.f32	s14, s12, s13
 8004de2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004de6:	e7d0      	b.n	8004d8a <HAL_RCC_GetSysClockFreq.part.0+0x66>
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004de8:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8004e00 <HAL_RCC_GetSysClockFreq.part.0+0xdc>
 8004dec:	e7bc      	b.n	8004d68 <HAL_RCC_GetSysClockFreq.part.0+0x44>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004dee:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8004e04 <HAL_RCC_GetSysClockFreq.part.0+0xe0>
 8004df2:	e7b9      	b.n	8004d68 <HAL_RCC_GetSysClockFreq.part.0+0x44>
 8004df4:	58024400 	.word	0x58024400
 8004df8:	4a742400 	.word	0x4a742400
 8004dfc:	03d09000 	.word	0x03d09000
 8004e00:	4af42400 	.word	0x4af42400
 8004e04:	4c742400 	.word	0x4c742400

08004e08 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8004e08:	2800      	cmp	r0, #0
 8004e0a:	f000 82e9 	beq.w	80053e0 <HAL_RCC_OscConfig+0x5d8>
{
 8004e0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004e10:	6803      	ldr	r3, [r0, #0]
 8004e12:	4604      	mov	r4, r0
 8004e14:	07d9      	lsls	r1, r3, #31
 8004e16:	d52e      	bpl.n	8004e76 <HAL_RCC_OscConfig+0x6e>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e18:	4997      	ldr	r1, [pc, #604]	@ (8005078 <HAL_RCC_OscConfig+0x270>)
 8004e1a:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004e1c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e1e:	f002 0238 	and.w	r2, r2, #56	@ 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004e22:	2a10      	cmp	r2, #16
 8004e24:	f000 80ee 	beq.w	8005004 <HAL_RCC_OscConfig+0x1fc>
 8004e28:	2a18      	cmp	r2, #24
 8004e2a:	f000 80e6 	beq.w	8004ffa <HAL_RCC_OscConfig+0x1f2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e2e:	6863      	ldr	r3, [r4, #4]
 8004e30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e34:	f000 8111 	beq.w	800505a <HAL_RCC_OscConfig+0x252>
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	f000 8167 	beq.w	800510c <HAL_RCC_OscConfig+0x304>
 8004e3e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004e42:	4b8d      	ldr	r3, [pc, #564]	@ (8005078 <HAL_RCC_OscConfig+0x270>)
 8004e44:	681a      	ldr	r2, [r3, #0]
 8004e46:	f000 828a 	beq.w	800535e <HAL_RCC_OscConfig+0x556>
 8004e4a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004e4e:	601a      	str	r2, [r3, #0]
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004e56:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004e58:	f7ff fd32 	bl	80048c0 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004e5c:	4e86      	ldr	r6, [pc, #536]	@ (8005078 <HAL_RCC_OscConfig+0x270>)
        tickstart = HAL_GetTick();
 8004e5e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004e60:	e005      	b.n	8004e6e <HAL_RCC_OscConfig+0x66>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e62:	f7ff fd2d 	bl	80048c0 <HAL_GetTick>
 8004e66:	1b40      	subs	r0, r0, r5
 8004e68:	2864      	cmp	r0, #100	@ 0x64
 8004e6a:	f200 814d 	bhi.w	8005108 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004e6e:	6833      	ldr	r3, [r6, #0]
 8004e70:	039b      	lsls	r3, r3, #14
 8004e72:	d5f6      	bpl.n	8004e62 <HAL_RCC_OscConfig+0x5a>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e74:	6823      	ldr	r3, [r4, #0]
 8004e76:	079d      	lsls	r5, r3, #30
 8004e78:	d470      	bmi.n	8004f5c <HAL_RCC_OscConfig+0x154>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004e7a:	06d9      	lsls	r1, r3, #27
 8004e7c:	d533      	bpl.n	8004ee6 <HAL_RCC_OscConfig+0xde>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e7e:	4a7e      	ldr	r2, [pc, #504]	@ (8005078 <HAL_RCC_OscConfig+0x270>)
 8004e80:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004e82:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e84:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004e88:	2b08      	cmp	r3, #8
 8004e8a:	f000 80cb 	beq.w	8005024 <HAL_RCC_OscConfig+0x21c>
 8004e8e:	2b18      	cmp	r3, #24
 8004e90:	f000 80c3 	beq.w	800501a <HAL_RCC_OscConfig+0x212>
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004e94:	69e3      	ldr	r3, [r4, #28]
        __HAL_RCC_CSI_ENABLE();
 8004e96:	4d78      	ldr	r5, [pc, #480]	@ (8005078 <HAL_RCC_OscConfig+0x270>)
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	f000 816f 	beq.w	800517c <HAL_RCC_OscConfig+0x374>
        __HAL_RCC_CSI_ENABLE();
 8004e9e:	682b      	ldr	r3, [r5, #0]
 8004ea0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ea4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004ea6:	f7ff fd0b 	bl	80048c0 <HAL_GetTick>
 8004eaa:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004eac:	e005      	b.n	8004eba <HAL_RCC_OscConfig+0xb2>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004eae:	f7ff fd07 	bl	80048c0 <HAL_GetTick>
 8004eb2:	1b80      	subs	r0, r0, r6
 8004eb4:	2802      	cmp	r0, #2
 8004eb6:	f200 8127 	bhi.w	8005108 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004eba:	682b      	ldr	r3, [r5, #0]
 8004ebc:	05db      	lsls	r3, r3, #23
 8004ebe:	d5f6      	bpl.n	8004eae <HAL_RCC_OscConfig+0xa6>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004ec0:	f7ff fd04 	bl	80048cc <HAL_GetREVID>
 8004ec4:	f241 0303 	movw	r3, #4099	@ 0x1003
 8004ec8:	4298      	cmp	r0, r3
 8004eca:	f200 8269 	bhi.w	80053a0 <HAL_RCC_OscConfig+0x598>
 8004ece:	6a22      	ldr	r2, [r4, #32]
 8004ed0:	686b      	ldr	r3, [r5, #4]
 8004ed2:	2a20      	cmp	r2, #32
 8004ed4:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004ed8:	bf0c      	ite	eq
 8004eda:	f043 4380 	orreq.w	r3, r3, #1073741824	@ 0x40000000
 8004ede:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 8004ee2:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ee4:	6823      	ldr	r3, [r4, #0]
 8004ee6:	071d      	lsls	r5, r3, #28
 8004ee8:	d516      	bpl.n	8004f18 <HAL_RCC_OscConfig+0x110>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004eea:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 8004eec:	4d62      	ldr	r5, [pc, #392]	@ (8005078 <HAL_RCC_OscConfig+0x270>)
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	f000 8122 	beq.w	8005138 <HAL_RCC_OscConfig+0x330>
      __HAL_RCC_LSI_ENABLE();
 8004ef4:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8004ef6:	f043 0301 	orr.w	r3, r3, #1
 8004efa:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 8004efc:	f7ff fce0 	bl	80048c0 <HAL_GetTick>
 8004f00:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004f02:	e005      	b.n	8004f10 <HAL_RCC_OscConfig+0x108>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f04:	f7ff fcdc 	bl	80048c0 <HAL_GetTick>
 8004f08:	1b80      	subs	r0, r0, r6
 8004f0a:	2802      	cmp	r0, #2
 8004f0c:	f200 80fc 	bhi.w	8005108 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004f10:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8004f12:	0798      	lsls	r0, r3, #30
 8004f14:	d5f6      	bpl.n	8004f04 <HAL_RCC_OscConfig+0xfc>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004f16:	6823      	ldr	r3, [r4, #0]
 8004f18:	069a      	lsls	r2, r3, #26
 8004f1a:	d516      	bpl.n	8004f4a <HAL_RCC_OscConfig+0x142>
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004f1c:	69a3      	ldr	r3, [r4, #24]
      __HAL_RCC_HSI48_ENABLE();
 8004f1e:	4d56      	ldr	r5, [pc, #344]	@ (8005078 <HAL_RCC_OscConfig+0x270>)
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	f000 811a 	beq.w	800515a <HAL_RCC_OscConfig+0x352>
      __HAL_RCC_HSI48_ENABLE();
 8004f26:	682b      	ldr	r3, [r5, #0]
 8004f28:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004f2c:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8004f2e:	f7ff fcc7 	bl	80048c0 <HAL_GetTick>
 8004f32:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004f34:	e005      	b.n	8004f42 <HAL_RCC_OscConfig+0x13a>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004f36:	f7ff fcc3 	bl	80048c0 <HAL_GetTick>
 8004f3a:	1b80      	subs	r0, r0, r6
 8004f3c:	2802      	cmp	r0, #2
 8004f3e:	f200 80e3 	bhi.w	8005108 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004f42:	682b      	ldr	r3, [r5, #0]
 8004f44:	049f      	lsls	r7, r3, #18
 8004f46:	d5f6      	bpl.n	8004f36 <HAL_RCC_OscConfig+0x12e>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f48:	6823      	ldr	r3, [r4, #0]
 8004f4a:	0759      	lsls	r1, r3, #29
 8004f4c:	f100 808b 	bmi.w	8005066 <HAL_RCC_OscConfig+0x25e>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004f50:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	f040 80bf 	bne.w	80050d6 <HAL_RCC_OscConfig+0x2ce>
  return HAL_OK;
 8004f58:	2000      	movs	r0, #0
}
 8004f5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004f5c:	4a46      	ldr	r2, [pc, #280]	@ (8005078 <HAL_RCC_OscConfig+0x270>)
 8004f5e:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004f60:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004f62:	f013 0338 	ands.w	r3, r3, #56	@ 0x38
 8004f66:	d12d      	bne.n	8004fc4 <HAL_RCC_OscConfig+0x1bc>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004f68:	4b43      	ldr	r3, [pc, #268]	@ (8005078 <HAL_RCC_OscConfig+0x270>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004f6a:	68e2      	ldr	r2, [r4, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	0759      	lsls	r1, r3, #29
 8004f70:	d501      	bpl.n	8004f76 <HAL_RCC_OscConfig+0x16e>
 8004f72:	2a00      	cmp	r2, #0
 8004f74:	d04f      	beq.n	8005016 <HAL_RCC_OscConfig+0x20e>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004f76:	4d40      	ldr	r5, [pc, #256]	@ (8005078 <HAL_RCC_OscConfig+0x270>)
 8004f78:	682b      	ldr	r3, [r5, #0]
 8004f7a:	f023 0319 	bic.w	r3, r3, #25
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004f82:	f7ff fc9d 	bl	80048c0 <HAL_GetTick>
 8004f86:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004f88:	e005      	b.n	8004f96 <HAL_RCC_OscConfig+0x18e>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f8a:	f7ff fc99 	bl	80048c0 <HAL_GetTick>
 8004f8e:	1b80      	subs	r0, r0, r6
 8004f90:	2802      	cmp	r0, #2
 8004f92:	f200 80b9 	bhi.w	8005108 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004f96:	682b      	ldr	r3, [r5, #0]
 8004f98:	075b      	lsls	r3, r3, #29
 8004f9a:	d5f6      	bpl.n	8004f8a <HAL_RCC_OscConfig+0x182>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f9c:	f7ff fc96 	bl	80048cc <HAL_GetREVID>
 8004fa0:	f241 0303 	movw	r3, #4099	@ 0x1003
 8004fa4:	4298      	cmp	r0, r3
 8004fa6:	f200 8110 	bhi.w	80051ca <HAL_RCC_OscConfig+0x3c2>
 8004faa:	6922      	ldr	r2, [r4, #16]
 8004fac:	686b      	ldr	r3, [r5, #4]
 8004fae:	2a40      	cmp	r2, #64	@ 0x40
 8004fb0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004fb4:	bf0c      	ite	eq
 8004fb6:	f443 3300 	orreq.w	r3, r3, #131072	@ 0x20000
 8004fba:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 8004fbe:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004fc0:	6823      	ldr	r3, [r4, #0]
 8004fc2:	e75a      	b.n	8004e7a <HAL_RCC_OscConfig+0x72>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004fc4:	2b18      	cmp	r3, #24
 8004fc6:	f000 80fc 	beq.w	80051c2 <HAL_RCC_OscConfig+0x3ba>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004fca:	4d2b      	ldr	r5, [pc, #172]	@ (8005078 <HAL_RCC_OscConfig+0x270>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004fcc:	68e2      	ldr	r2, [r4, #12]
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004fce:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004fd0:	2a00      	cmp	r2, #0
 8004fd2:	f000 80e5 	beq.w	80051a0 <HAL_RCC_OscConfig+0x398>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004fd6:	f023 0319 	bic.w	r3, r3, #25
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004fde:	f7ff fc6f 	bl	80048c0 <HAL_GetTick>
 8004fe2:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004fe4:	e005      	b.n	8004ff2 <HAL_RCC_OscConfig+0x1ea>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004fe6:	f7ff fc6b 	bl	80048c0 <HAL_GetTick>
 8004fea:	1b80      	subs	r0, r0, r6
 8004fec:	2802      	cmp	r0, #2
 8004fee:	f200 808b 	bhi.w	8005108 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004ff2:	682b      	ldr	r3, [r5, #0]
 8004ff4:	075f      	lsls	r7, r3, #29
 8004ff6:	d5f6      	bpl.n	8004fe6 <HAL_RCC_OscConfig+0x1de>
 8004ff8:	e7d0      	b.n	8004f9c <HAL_RCC_OscConfig+0x194>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004ffa:	f001 0103 	and.w	r1, r1, #3
 8004ffe:	2902      	cmp	r1, #2
 8005000:	f47f af15 	bne.w	8004e2e <HAL_RCC_OscConfig+0x26>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005004:	4a1c      	ldr	r2, [pc, #112]	@ (8005078 <HAL_RCC_OscConfig+0x270>)
 8005006:	6812      	ldr	r2, [r2, #0]
 8005008:	0392      	lsls	r2, r2, #14
 800500a:	f57f af34 	bpl.w	8004e76 <HAL_RCC_OscConfig+0x6e>
 800500e:	6862      	ldr	r2, [r4, #4]
 8005010:	2a00      	cmp	r2, #0
 8005012:	f47f af30 	bne.w	8004e76 <HAL_RCC_OscConfig+0x6e>
    return HAL_ERROR;
 8005016:	2001      	movs	r0, #1
}
 8005018:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800501a:	f002 0203 	and.w	r2, r2, #3
 800501e:	2a01      	cmp	r2, #1
 8005020:	f47f af38 	bne.w	8004e94 <HAL_RCC_OscConfig+0x8c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005024:	4b14      	ldr	r3, [pc, #80]	@ (8005078 <HAL_RCC_OscConfig+0x270>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	05da      	lsls	r2, r3, #23
 800502a:	d502      	bpl.n	8005032 <HAL_RCC_OscConfig+0x22a>
 800502c:	69e3      	ldr	r3, [r4, #28]
 800502e:	2b80      	cmp	r3, #128	@ 0x80
 8005030:	d1f1      	bne.n	8005016 <HAL_RCC_OscConfig+0x20e>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005032:	f7ff fc4b 	bl	80048cc <HAL_GetREVID>
 8005036:	f241 0303 	movw	r3, #4099	@ 0x1003
 800503a:	4298      	cmp	r0, r3
 800503c:	f200 80ce 	bhi.w	80051dc <HAL_RCC_OscConfig+0x3d4>
 8005040:	6a22      	ldr	r2, [r4, #32]
 8005042:	2a20      	cmp	r2, #32
 8005044:	f000 81bb 	beq.w	80053be <HAL_RCC_OscConfig+0x5b6>
 8005048:	490b      	ldr	r1, [pc, #44]	@ (8005078 <HAL_RCC_OscConfig+0x270>)
 800504a:	684b      	ldr	r3, [r1, #4]
 800504c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8005050:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 8005054:	604b      	str	r3, [r1, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005056:	6823      	ldr	r3, [r4, #0]
 8005058:	e745      	b.n	8004ee6 <HAL_RCC_OscConfig+0xde>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800505a:	4a07      	ldr	r2, [pc, #28]	@ (8005078 <HAL_RCC_OscConfig+0x270>)
 800505c:	6813      	ldr	r3, [r2, #0]
 800505e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005062:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005064:	e6f8      	b.n	8004e58 <HAL_RCC_OscConfig+0x50>
    PWR->CR1 |= PWR_CR1_DBP;
 8005066:	4d05      	ldr	r5, [pc, #20]	@ (800507c <HAL_RCC_OscConfig+0x274>)
 8005068:	682b      	ldr	r3, [r5, #0]
 800506a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800506e:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8005070:	f7ff fc26 	bl	80048c0 <HAL_GetTick>
 8005074:	4606      	mov	r6, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005076:	e008      	b.n	800508a <HAL_RCC_OscConfig+0x282>
 8005078:	58024400 	.word	0x58024400
 800507c:	58024800 	.word	0x58024800
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005080:	f7ff fc1e 	bl	80048c0 <HAL_GetTick>
 8005084:	1b80      	subs	r0, r0, r6
 8005086:	2864      	cmp	r0, #100	@ 0x64
 8005088:	d83e      	bhi.n	8005108 <HAL_RCC_OscConfig+0x300>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800508a:	682b      	ldr	r3, [r5, #0]
 800508c:	05da      	lsls	r2, r3, #23
 800508e:	d5f7      	bpl.n	8005080 <HAL_RCC_OscConfig+0x278>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005090:	68a3      	ldr	r3, [r4, #8]
 8005092:	2b01      	cmp	r3, #1
 8005094:	f000 818d 	beq.w	80053b2 <HAL_RCC_OscConfig+0x5aa>
 8005098:	2b00      	cmp	r3, #0
 800509a:	f000 8168 	beq.w	800536e <HAL_RCC_OscConfig+0x566>
 800509e:	2b05      	cmp	r3, #5
 80050a0:	4b85      	ldr	r3, [pc, #532]	@ (80052b8 <HAL_RCC_OscConfig+0x4b0>)
 80050a2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80050a4:	f000 8194 	beq.w	80053d0 <HAL_RCC_OscConfig+0x5c8>
 80050a8:	f022 0201 	bic.w	r2, r2, #1
 80050ac:	671a      	str	r2, [r3, #112]	@ 0x70
 80050ae:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80050b0:	f022 0204 	bic.w	r2, r2, #4
 80050b4:	671a      	str	r2, [r3, #112]	@ 0x70
      tickstart = HAL_GetTick();
 80050b6:	f7ff fc03 	bl	80048c0 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80050ba:	4e7f      	ldr	r6, [pc, #508]	@ (80052b8 <HAL_RCC_OscConfig+0x4b0>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050bc:	f241 3788 	movw	r7, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 80050c0:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80050c2:	e004      	b.n	80050ce <HAL_RCC_OscConfig+0x2c6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050c4:	f7ff fbfc 	bl	80048c0 <HAL_GetTick>
 80050c8:	1b40      	subs	r0, r0, r5
 80050ca:	42b8      	cmp	r0, r7
 80050cc:	d81c      	bhi.n	8005108 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80050ce:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 80050d0:	079b      	lsls	r3, r3, #30
 80050d2:	d5f7      	bpl.n	80050c4 <HAL_RCC_OscConfig+0x2bc>
 80050d4:	e73c      	b.n	8004f50 <HAL_RCC_OscConfig+0x148>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80050d6:	4d78      	ldr	r5, [pc, #480]	@ (80052b8 <HAL_RCC_OscConfig+0x4b0>)
 80050d8:	692a      	ldr	r2, [r5, #16]
 80050da:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 80050de:	2a18      	cmp	r2, #24
 80050e0:	f000 80f0 	beq.w	80052c4 <HAL_RCC_OscConfig+0x4bc>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80050e4:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 80050e6:	682b      	ldr	r3, [r5, #0]
 80050e8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80050ec:	602b      	str	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80050ee:	d07f      	beq.n	80051f0 <HAL_RCC_OscConfig+0x3e8>
        tickstart = HAL_GetTick();
 80050f0:	f7ff fbe6 	bl	80048c0 <HAL_GetTick>
 80050f4:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80050f6:	682b      	ldr	r3, [r5, #0]
 80050f8:	019b      	lsls	r3, r3, #6
 80050fa:	f57f af2d 	bpl.w	8004f58 <HAL_RCC_OscConfig+0x150>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050fe:	f7ff fbdf 	bl	80048c0 <HAL_GetTick>
 8005102:	1b00      	subs	r0, r0, r4
 8005104:	2802      	cmp	r0, #2
 8005106:	d9f6      	bls.n	80050f6 <HAL_RCC_OscConfig+0x2ee>
            return HAL_TIMEOUT;
 8005108:	2003      	movs	r0, #3
}
 800510a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800510c:	4d6a      	ldr	r5, [pc, #424]	@ (80052b8 <HAL_RCC_OscConfig+0x4b0>)
 800510e:	682b      	ldr	r3, [r5, #0]
 8005110:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005114:	602b      	str	r3, [r5, #0]
 8005116:	682b      	ldr	r3, [r5, #0]
 8005118:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800511c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800511e:	f7ff fbcf 	bl	80048c0 <HAL_GetTick>
 8005122:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005124:	e004      	b.n	8005130 <HAL_RCC_OscConfig+0x328>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005126:	f7ff fbcb 	bl	80048c0 <HAL_GetTick>
 800512a:	1b80      	subs	r0, r0, r6
 800512c:	2864      	cmp	r0, #100	@ 0x64
 800512e:	d8eb      	bhi.n	8005108 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005130:	682b      	ldr	r3, [r5, #0]
 8005132:	039f      	lsls	r7, r3, #14
 8005134:	d4f7      	bmi.n	8005126 <HAL_RCC_OscConfig+0x31e>
 8005136:	e69d      	b.n	8004e74 <HAL_RCC_OscConfig+0x6c>
      __HAL_RCC_LSI_DISABLE();
 8005138:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 800513a:	f023 0301 	bic.w	r3, r3, #1
 800513e:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 8005140:	f7ff fbbe 	bl	80048c0 <HAL_GetTick>
 8005144:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005146:	e004      	b.n	8005152 <HAL_RCC_OscConfig+0x34a>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005148:	f7ff fbba 	bl	80048c0 <HAL_GetTick>
 800514c:	1b80      	subs	r0, r0, r6
 800514e:	2802      	cmp	r0, #2
 8005150:	d8da      	bhi.n	8005108 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005152:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8005154:	0799      	lsls	r1, r3, #30
 8005156:	d4f7      	bmi.n	8005148 <HAL_RCC_OscConfig+0x340>
 8005158:	e6dd      	b.n	8004f16 <HAL_RCC_OscConfig+0x10e>
      __HAL_RCC_HSI48_DISABLE();
 800515a:	682b      	ldr	r3, [r5, #0]
 800515c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005160:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8005162:	f7ff fbad 	bl	80048c0 <HAL_GetTick>
 8005166:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005168:	e004      	b.n	8005174 <HAL_RCC_OscConfig+0x36c>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800516a:	f7ff fba9 	bl	80048c0 <HAL_GetTick>
 800516e:	1b80      	subs	r0, r0, r6
 8005170:	2802      	cmp	r0, #2
 8005172:	d8c9      	bhi.n	8005108 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005174:	682b      	ldr	r3, [r5, #0]
 8005176:	0498      	lsls	r0, r3, #18
 8005178:	d4f7      	bmi.n	800516a <HAL_RCC_OscConfig+0x362>
 800517a:	e6e5      	b.n	8004f48 <HAL_RCC_OscConfig+0x140>
        __HAL_RCC_CSI_DISABLE();
 800517c:	682b      	ldr	r3, [r5, #0]
 800517e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005182:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8005184:	f7ff fb9c 	bl	80048c0 <HAL_GetTick>
 8005188:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800518a:	e004      	b.n	8005196 <HAL_RCC_OscConfig+0x38e>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800518c:	f7ff fb98 	bl	80048c0 <HAL_GetTick>
 8005190:	1b80      	subs	r0, r0, r6
 8005192:	2802      	cmp	r0, #2
 8005194:	d8b8      	bhi.n	8005108 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005196:	682b      	ldr	r3, [r5, #0]
 8005198:	05df      	lsls	r7, r3, #23
 800519a:	d4f7      	bmi.n	800518c <HAL_RCC_OscConfig+0x384>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800519c:	6823      	ldr	r3, [r4, #0]
 800519e:	e6a2      	b.n	8004ee6 <HAL_RCC_OscConfig+0xde>
        __HAL_RCC_HSI_DISABLE();
 80051a0:	f023 0301 	bic.w	r3, r3, #1
 80051a4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80051a6:	f7ff fb8b 	bl	80048c0 <HAL_GetTick>
 80051aa:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80051ac:	e004      	b.n	80051b8 <HAL_RCC_OscConfig+0x3b0>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051ae:	f7ff fb87 	bl	80048c0 <HAL_GetTick>
 80051b2:	1b80      	subs	r0, r0, r6
 80051b4:	2802      	cmp	r0, #2
 80051b6:	d8a7      	bhi.n	8005108 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80051b8:	682b      	ldr	r3, [r5, #0]
 80051ba:	0758      	lsls	r0, r3, #29
 80051bc:	d4f7      	bmi.n	80051ae <HAL_RCC_OscConfig+0x3a6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80051be:	6823      	ldr	r3, [r4, #0]
 80051c0:	e65b      	b.n	8004e7a <HAL_RCC_OscConfig+0x72>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80051c2:	0790      	lsls	r0, r2, #30
 80051c4:	f47f af01 	bne.w	8004fca <HAL_RCC_OscConfig+0x1c2>
 80051c8:	e6ce      	b.n	8004f68 <HAL_RCC_OscConfig+0x160>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051ca:	686b      	ldr	r3, [r5, #4]
 80051cc:	6922      	ldr	r2, [r4, #16]
 80051ce:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80051d2:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80051d6:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80051d8:	6823      	ldr	r3, [r4, #0]
 80051da:	e64e      	b.n	8004e7a <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80051dc:	4a36      	ldr	r2, [pc, #216]	@ (80052b8 <HAL_RCC_OscConfig+0x4b0>)
 80051de:	6a21      	ldr	r1, [r4, #32]
 80051e0:	68d3      	ldr	r3, [r2, #12]
 80051e2:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 80051e6:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80051ea:	60d3      	str	r3, [r2, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80051ec:	6823      	ldr	r3, [r4, #0]
 80051ee:	e67a      	b.n	8004ee6 <HAL_RCC_OscConfig+0xde>
        tickstart = HAL_GetTick();
 80051f0:	f7ff fb66 	bl	80048c0 <HAL_GetTick>
 80051f4:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80051f6:	e004      	b.n	8005202 <HAL_RCC_OscConfig+0x3fa>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051f8:	f7ff fb62 	bl	80048c0 <HAL_GetTick>
 80051fc:	1b80      	subs	r0, r0, r6
 80051fe:	2802      	cmp	r0, #2
 8005200:	d882      	bhi.n	8005108 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005202:	682b      	ldr	r3, [r5, #0]
 8005204:	0199      	lsls	r1, r3, #6
 8005206:	d4f7      	bmi.n	80051f8 <HAL_RCC_OscConfig+0x3f0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005208:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 800520a:	4b2c      	ldr	r3, [pc, #176]	@ (80052bc <HAL_RCC_OscConfig+0x4b4>)
 800520c:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800520e:	400b      	ands	r3, r1
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005210:	492b      	ldr	r1, [pc, #172]	@ (80052c0 <HAL_RCC_OscConfig+0x4b8>)
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005212:	4e29      	ldr	r6, [pc, #164]	@ (80052b8 <HAL_RCC_OscConfig+0x4b0>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005214:	4313      	orrs	r3, r2
 8005216:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8005218:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800521c:	62ab      	str	r3, [r5, #40]	@ 0x28
 800521e:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	@ 0x34
 8005222:	3b01      	subs	r3, #1
 8005224:	3a01      	subs	r2, #1
 8005226:	025b      	lsls	r3, r3, #9
 8005228:	0412      	lsls	r2, r2, #16
 800522a:	b29b      	uxth	r3, r3
 800522c:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8005230:	4313      	orrs	r3, r2
 8005232:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8005234:	3a01      	subs	r2, #1
 8005236:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800523a:	4313      	orrs	r3, r2
 800523c:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800523e:	3a01      	subs	r2, #1
 8005240:	0612      	lsls	r2, r2, #24
 8005242:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8005246:	4313      	orrs	r3, r2
 8005248:	632b      	str	r3, [r5, #48]	@ 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 800524a:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 800524c:	f023 0301 	bic.w	r3, r3, #1
 8005250:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005252:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 8005254:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8005256:	4011      	ands	r1, r2
 8005258:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 800525c:	6369      	str	r1, [r5, #52]	@ 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800525e:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8005260:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8005262:	f023 030c 	bic.w	r3, r3, #12
 8005266:	4313      	orrs	r3, r2
 8005268:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800526a:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 800526c:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800526e:	f023 0302 	bic.w	r3, r3, #2
 8005272:	4313      	orrs	r3, r2
 8005274:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005276:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8005278:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800527c:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800527e:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8005280:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005284:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005286:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8005288:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800528c:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 800528e:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8005290:	f043 0301 	orr.w	r3, r3, #1
 8005294:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_ENABLE();
 8005296:	682b      	ldr	r3, [r5, #0]
 8005298:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800529c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800529e:	f7ff fb0f 	bl	80048c0 <HAL_GetTick>
 80052a2:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80052a4:	6833      	ldr	r3, [r6, #0]
 80052a6:	019a      	lsls	r2, r3, #6
 80052a8:	f53f ae56 	bmi.w	8004f58 <HAL_RCC_OscConfig+0x150>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052ac:	f7ff fb08 	bl	80048c0 <HAL_GetTick>
 80052b0:	1b00      	subs	r0, r0, r4
 80052b2:	2802      	cmp	r0, #2
 80052b4:	d9f6      	bls.n	80052a4 <HAL_RCC_OscConfig+0x49c>
 80052b6:	e727      	b.n	8005108 <HAL_RCC_OscConfig+0x300>
 80052b8:	58024400 	.word	0x58024400
 80052bc:	fffffc0c 	.word	0xfffffc0c
 80052c0:	ffff0007 	.word	0xffff0007
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80052c4:	2b01      	cmp	r3, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 80052c6:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 80052c8:	6b28      	ldr	r0, [r5, #48]	@ 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80052ca:	f43f aea4 	beq.w	8005016 <HAL_RCC_OscConfig+0x20e>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052ce:	f002 0303 	and.w	r3, r2, #3
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80052d2:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80052d4:	428b      	cmp	r3, r1
 80052d6:	f47f ae9e 	bne.w	8005016 <HAL_RCC_OscConfig+0x20e>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80052da:	f3c2 1205 	ubfx	r2, r2, #4, #6
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052de:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80052e0:	429a      	cmp	r2, r3
 80052e2:	f47f ae98 	bne.w	8005016 <HAL_RCC_OscConfig+0x20e>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80052e6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80052e8:	f3c0 0208 	ubfx	r2, r0, #0, #9
 80052ec:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80052ee:	429a      	cmp	r2, r3
 80052f0:	f47f ae91 	bne.w	8005016 <HAL_RCC_OscConfig+0x20e>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80052f4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80052f6:	f3c0 2246 	ubfx	r2, r0, #9, #7
 80052fa:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80052fc:	429a      	cmp	r2, r3
 80052fe:	f47f ae8a 	bne.w	8005016 <HAL_RCC_OscConfig+0x20e>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005302:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005304:	f3c0 4206 	ubfx	r2, r0, #16, #7
 8005308:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800530a:	429a      	cmp	r2, r3
 800530c:	f47f ae83 	bne.w	8005016 <HAL_RCC_OscConfig+0x20e>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005310:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8005312:	f3c0 6006 	ubfx	r0, r0, #24, #7
 8005316:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005318:	4298      	cmp	r0, r3
 800531a:	f47f ae7c 	bne.w	8005016 <HAL_RCC_OscConfig+0x20e>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800531e:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8005320:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8005322:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8005326:	429a      	cmp	r2, r3
 8005328:	f43f ae16 	beq.w	8004f58 <HAL_RCC_OscConfig+0x150>
          __HAL_RCC_PLLFRACN_DISABLE();
 800532c:	4a2d      	ldr	r2, [pc, #180]	@ (80053e4 <HAL_RCC_OscConfig+0x5dc>)
 800532e:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8005330:	f023 0301 	bic.w	r3, r3, #1
 8005334:	62d3      	str	r3, [r2, #44]	@ 0x2c
          tickstart = HAL_GetTick();
 8005336:	f7ff fac3 	bl	80048c0 <HAL_GetTick>
 800533a:	4605      	mov	r5, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800533c:	f7ff fac0 	bl	80048c0 <HAL_GetTick>
 8005340:	42a8      	cmp	r0, r5
 8005342:	d0fb      	beq.n	800533c <HAL_RCC_OscConfig+0x534>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005344:	4a27      	ldr	r2, [pc, #156]	@ (80053e4 <HAL_RCC_OscConfig+0x5dc>)
 8005346:	4b28      	ldr	r3, [pc, #160]	@ (80053e8 <HAL_RCC_OscConfig+0x5e0>)
 8005348:	6b50      	ldr	r0, [r2, #52]	@ 0x34
 800534a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800534c:	4003      	ands	r3, r0
 800534e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8005352:	6353      	str	r3, [r2, #52]	@ 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 8005354:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8005356:	f043 0301 	orr.w	r3, r3, #1
 800535a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800535c:	e5fc      	b.n	8004f58 <HAL_RCC_OscConfig+0x150>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800535e:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8005362:	601a      	str	r2, [r3, #0]
 8005364:	681a      	ldr	r2, [r3, #0]
 8005366:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800536a:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800536c:	e574      	b.n	8004e58 <HAL_RCC_OscConfig+0x50>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800536e:	4d1d      	ldr	r5, [pc, #116]	@ (80053e4 <HAL_RCC_OscConfig+0x5dc>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005370:	f241 3788 	movw	r7, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005374:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8005376:	f023 0301 	bic.w	r3, r3, #1
 800537a:	672b      	str	r3, [r5, #112]	@ 0x70
 800537c:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 800537e:	f023 0304 	bic.w	r3, r3, #4
 8005382:	672b      	str	r3, [r5, #112]	@ 0x70
      tickstart = HAL_GetTick();
 8005384:	f7ff fa9c 	bl	80048c0 <HAL_GetTick>
 8005388:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800538a:	e005      	b.n	8005398 <HAL_RCC_OscConfig+0x590>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800538c:	f7ff fa98 	bl	80048c0 <HAL_GetTick>
 8005390:	1b80      	subs	r0, r0, r6
 8005392:	42b8      	cmp	r0, r7
 8005394:	f63f aeb8 	bhi.w	8005108 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005398:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 800539a:	0798      	lsls	r0, r3, #30
 800539c:	d4f6      	bmi.n	800538c <HAL_RCC_OscConfig+0x584>
 800539e:	e5d7      	b.n	8004f50 <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80053a0:	68eb      	ldr	r3, [r5, #12]
 80053a2:	6a22      	ldr	r2, [r4, #32]
 80053a4:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 80053a8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80053ac:	60eb      	str	r3, [r5, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80053ae:	6823      	ldr	r3, [r4, #0]
 80053b0:	e599      	b.n	8004ee6 <HAL_RCC_OscConfig+0xde>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80053b2:	4a0c      	ldr	r2, [pc, #48]	@ (80053e4 <HAL_RCC_OscConfig+0x5dc>)
 80053b4:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 80053b6:	f043 0301 	orr.w	r3, r3, #1
 80053ba:	6713      	str	r3, [r2, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80053bc:	e67b      	b.n	80050b6 <HAL_RCC_OscConfig+0x2ae>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80053be:	4a09      	ldr	r2, [pc, #36]	@ (80053e4 <HAL_RCC_OscConfig+0x5dc>)
 80053c0:	6853      	ldr	r3, [r2, #4]
 80053c2:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80053c6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80053ca:	6053      	str	r3, [r2, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80053cc:	6823      	ldr	r3, [r4, #0]
 80053ce:	e58a      	b.n	8004ee6 <HAL_RCC_OscConfig+0xde>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80053d0:	f042 0204 	orr.w	r2, r2, #4
 80053d4:	671a      	str	r2, [r3, #112]	@ 0x70
 80053d6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80053d8:	f042 0201 	orr.w	r2, r2, #1
 80053dc:	671a      	str	r2, [r3, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80053de:	e66a      	b.n	80050b6 <HAL_RCC_OscConfig+0x2ae>
    return HAL_ERROR;
 80053e0:	2001      	movs	r0, #1
}
 80053e2:	4770      	bx	lr
 80053e4:	58024400 	.word	0x58024400
 80053e8:	ffff0007 	.word	0xffff0007

080053ec <HAL_RCC_GetSysClockFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80053ec:	4a3f      	ldr	r2, [pc, #252]	@ (80054ec <HAL_RCC_GetSysClockFreq+0x100>)
 80053ee:	6913      	ldr	r3, [r2, #16]
 80053f0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80053f4:	2b10      	cmp	r3, #16
 80053f6:	d004      	beq.n	8005402 <HAL_RCC_GetSysClockFreq+0x16>
 80053f8:	2b18      	cmp	r3, #24
 80053fa:	d00d      	beq.n	8005418 <HAL_RCC_GetSysClockFreq+0x2c>
 80053fc:	b11b      	cbz	r3, 8005406 <HAL_RCC_GetSysClockFreq+0x1a>
      sysclockfreq = CSI_VALUE;
 80053fe:	483c      	ldr	r0, [pc, #240]	@ (80054f0 <HAL_RCC_GetSysClockFreq+0x104>)
 8005400:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005402:	483c      	ldr	r0, [pc, #240]	@ (80054f4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005404:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005406:	6813      	ldr	r3, [r2, #0]
 8005408:	0699      	lsls	r1, r3, #26
 800540a:	d548      	bpl.n	800549e <HAL_RCC_GetSysClockFreq+0xb2>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800540c:	6813      	ldr	r3, [r2, #0]
 800540e:	483a      	ldr	r0, [pc, #232]	@ (80054f8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005410:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8005414:	40d8      	lsrs	r0, r3
 8005416:	4770      	bx	lr
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005418:	6a93      	ldr	r3, [r2, #40]	@ 0x28
{
 800541a:	b430      	push	{r4, r5}
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800541c:	6a94      	ldr	r4, [r2, #40]	@ 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800541e:	6ad5      	ldr	r5, [r2, #44]	@ 0x2c
      if (pllm != 0U)
 8005420:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8005424:	6b51      	ldr	r1, [r2, #52]	@ 0x34
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8005426:	f3c4 1005 	ubfx	r0, r4, #4, #6
      if (pllm != 0U)
 800542a:	d036      	beq.n	800549a <HAL_RCC_GetSysClockFreq+0xae>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800542c:	f3c1 01cc 	ubfx	r1, r1, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005430:	f005 0501 	and.w	r5, r5, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005434:	f003 0303 	and.w	r3, r3, #3
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005438:	ee07 0a90 	vmov	s15, r0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800543c:	fb05 f101 	mul.w	r1, r5, r1
 8005440:	2b01      	cmp	r3, #1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005442:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005446:	ee06 1a90 	vmov	s13, r1
 800544a:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
 800544e:	d002      	beq.n	8005456 <HAL_RCC_GetSysClockFreq+0x6a>
 8005450:	2b02      	cmp	r3, #2
 8005452:	d026      	beq.n	80054a2 <HAL_RCC_GetSysClockFreq+0xb6>
 8005454:	b343      	cbz	r3, 80054a8 <HAL_RCC_GetSysClockFreq+0xbc>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005456:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 80054fc <HAL_RCC_GetSysClockFreq+0x110>
 800545a:	ee87 6a27 	vdiv.f32	s12, s14, s15
 800545e:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8005460:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005464:	ee07 3a10 	vmov	s14, r3
 8005468:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800546c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8005470:	ee37 7a25 	vadd.f32	s14, s14, s11
 8005474:	ee37 7a26 	vadd.f32	s14, s14, s13
 8005478:	ee27 7a06 	vmul.f32	s14, s14, s12
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800547c:	4b1b      	ldr	r3, [pc, #108]	@ (80054ec <HAL_RCC_GetSysClockFreq+0x100>)
 800547e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005480:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8005484:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8005486:	ee07 3a90 	vmov	s15, r3
 800548a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800548e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005492:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005496:	ee17 0a90 	vmov	r0, s15
}
 800549a:	bc30      	pop	{r4, r5}
 800549c:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 800549e:	4816      	ldr	r0, [pc, #88]	@ (80054f8 <HAL_RCC_GetSysClockFreq+0x10c>)
}
 80054a0:	4770      	bx	lr
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80054a2:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8005500 <HAL_RCC_GetSysClockFreq+0x114>
 80054a6:	e7d8      	b.n	800545a <HAL_RCC_GetSysClockFreq+0x6e>
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80054a8:	6813      	ldr	r3, [r2, #0]
 80054aa:	069b      	lsls	r3, r3, #26
 80054ac:	d51a      	bpl.n	80054e4 <HAL_RCC_GetSysClockFreq+0xf8>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80054ae:	6810      	ldr	r0, [r2, #0]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80054b0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80054b4:	6b13      	ldr	r3, [r2, #48]	@ 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80054b6:	4910      	ldr	r1, [pc, #64]	@ (80054f8 <HAL_RCC_GetSysClockFreq+0x10c>)
 80054b8:	f3c0 02c1 	ubfx	r2, r0, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80054bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80054c0:	40d1      	lsrs	r1, r2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80054c2:	ee06 3a10 	vmov	s12, r3
 80054c6:	ee05 1a90 	vmov	s11, r1
 80054ca:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 80054ce:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 80054d2:	ee36 6a07 	vadd.f32	s12, s12, s14
 80054d6:	ee85 7aa7 	vdiv.f32	s14, s11, s15
 80054da:	ee76 7a26 	vadd.f32	s15, s12, s13
 80054de:	ee27 7a27 	vmul.f32	s14, s14, s15
 80054e2:	e7cb      	b.n	800547c <HAL_RCC_GetSysClockFreq+0x90>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80054e4:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8005504 <HAL_RCC_GetSysClockFreq+0x118>
 80054e8:	e7b7      	b.n	800545a <HAL_RCC_GetSysClockFreq+0x6e>
 80054ea:	bf00      	nop
 80054ec:	58024400 	.word	0x58024400
 80054f0:	003d0900 	.word	0x003d0900
 80054f4:	007a1200 	.word	0x007a1200
 80054f8:	03d09000 	.word	0x03d09000
 80054fc:	4a742400 	.word	0x4a742400
 8005500:	4af42400 	.word	0x4af42400
 8005504:	4c742400 	.word	0x4c742400

08005508 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8005508:	2800      	cmp	r0, #0
 800550a:	f000 810e 	beq.w	800572a <HAL_RCC_ClockConfig+0x222>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800550e:	4a8d      	ldr	r2, [pc, #564]	@ (8005744 <HAL_RCC_ClockConfig+0x23c>)
 8005510:	6813      	ldr	r3, [r2, #0]
 8005512:	f003 030f 	and.w	r3, r3, #15
 8005516:	428b      	cmp	r3, r1
{
 8005518:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800551c:	4604      	mov	r4, r0
 800551e:	460d      	mov	r5, r1
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005520:	d20c      	bcs.n	800553c <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005522:	6813      	ldr	r3, [r2, #0]
 8005524:	f023 030f 	bic.w	r3, r3, #15
 8005528:	430b      	orrs	r3, r1
 800552a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800552c:	6813      	ldr	r3, [r2, #0]
 800552e:	f003 030f 	and.w	r3, r3, #15
 8005532:	428b      	cmp	r3, r1
 8005534:	d002      	beq.n	800553c <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8005536:	2001      	movs	r0, #1
}
 8005538:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800553c:	6823      	ldr	r3, [r4, #0]
 800553e:	0758      	lsls	r0, r3, #29
 8005540:	d50b      	bpl.n	800555a <HAL_RCC_ClockConfig+0x52>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005542:	4981      	ldr	r1, [pc, #516]	@ (8005748 <HAL_RCC_ClockConfig+0x240>)
 8005544:	6920      	ldr	r0, [r4, #16]
 8005546:	698a      	ldr	r2, [r1, #24]
 8005548:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 800554c:	4290      	cmp	r0, r2
 800554e:	d904      	bls.n	800555a <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005550:	698a      	ldr	r2, [r1, #24]
 8005552:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8005556:	4302      	orrs	r2, r0
 8005558:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800555a:	0719      	lsls	r1, r3, #28
 800555c:	d50b      	bpl.n	8005576 <HAL_RCC_ClockConfig+0x6e>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800555e:	497a      	ldr	r1, [pc, #488]	@ (8005748 <HAL_RCC_ClockConfig+0x240>)
 8005560:	6960      	ldr	r0, [r4, #20]
 8005562:	69ca      	ldr	r2, [r1, #28]
 8005564:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8005568:	4290      	cmp	r0, r2
 800556a:	d904      	bls.n	8005576 <HAL_RCC_ClockConfig+0x6e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800556c:	69ca      	ldr	r2, [r1, #28]
 800556e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8005572:	4302      	orrs	r2, r0
 8005574:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005576:	06da      	lsls	r2, r3, #27
 8005578:	d50b      	bpl.n	8005592 <HAL_RCC_ClockConfig+0x8a>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800557a:	4973      	ldr	r1, [pc, #460]	@ (8005748 <HAL_RCC_ClockConfig+0x240>)
 800557c:	69a0      	ldr	r0, [r4, #24]
 800557e:	69ca      	ldr	r2, [r1, #28]
 8005580:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 8005584:	4290      	cmp	r0, r2
 8005586:	d904      	bls.n	8005592 <HAL_RCC_ClockConfig+0x8a>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005588:	69ca      	ldr	r2, [r1, #28]
 800558a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800558e:	4302      	orrs	r2, r0
 8005590:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005592:	069f      	lsls	r7, r3, #26
 8005594:	d50b      	bpl.n	80055ae <HAL_RCC_ClockConfig+0xa6>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005596:	496c      	ldr	r1, [pc, #432]	@ (8005748 <HAL_RCC_ClockConfig+0x240>)
 8005598:	69e0      	ldr	r0, [r4, #28]
 800559a:	6a0a      	ldr	r2, [r1, #32]
 800559c:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 80055a0:	4290      	cmp	r0, r2
 80055a2:	d904      	bls.n	80055ae <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80055a4:	6a0a      	ldr	r2, [r1, #32]
 80055a6:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80055aa:	4302      	orrs	r2, r0
 80055ac:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80055ae:	079e      	lsls	r6, r3, #30
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80055b0:	f003 0201 	and.w	r2, r3, #1
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80055b4:	f140 80ab 	bpl.w	800570e <HAL_RCC_ClockConfig+0x206>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80055b8:	4e63      	ldr	r6, [pc, #396]	@ (8005748 <HAL_RCC_ClockConfig+0x240>)
 80055ba:	68e0      	ldr	r0, [r4, #12]
 80055bc:	69b1      	ldr	r1, [r6, #24]
 80055be:	f001 010f 	and.w	r1, r1, #15
 80055c2:	4288      	cmp	r0, r1
 80055c4:	d904      	bls.n	80055d0 <HAL_RCC_ClockConfig+0xc8>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80055c6:	69b1      	ldr	r1, [r6, #24]
 80055c8:	f021 010f 	bic.w	r1, r1, #15
 80055cc:	4301      	orrs	r1, r0
 80055ce:	61b1      	str	r1, [r6, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80055d0:	2a00      	cmp	r2, #0
 80055d2:	d030      	beq.n	8005636 <HAL_RCC_ClockConfig+0x12e>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80055d4:	4a5c      	ldr	r2, [pc, #368]	@ (8005748 <HAL_RCC_ClockConfig+0x240>)
 80055d6:	68a1      	ldr	r1, [r4, #8]
 80055d8:	6993      	ldr	r3, [r2, #24]
 80055da:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80055de:	430b      	orrs	r3, r1
 80055e0:	6193      	str	r3, [r2, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80055e2:	6861      	ldr	r1, [r4, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80055e4:	6813      	ldr	r3, [r2, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80055e6:	2902      	cmp	r1, #2
 80055e8:	f000 80a1 	beq.w	800572e <HAL_RCC_ClockConfig+0x226>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80055ec:	2903      	cmp	r1, #3
 80055ee:	f000 8098 	beq.w	8005722 <HAL_RCC_ClockConfig+0x21a>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80055f2:	2901      	cmp	r1, #1
 80055f4:	f000 80a1 	beq.w	800573a <HAL_RCC_ClockConfig+0x232>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80055f8:	075f      	lsls	r7, r3, #29
 80055fa:	d59c      	bpl.n	8005536 <HAL_RCC_ClockConfig+0x2e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80055fc:	4e52      	ldr	r6, [pc, #328]	@ (8005748 <HAL_RCC_ClockConfig+0x240>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80055fe:	f241 3888 	movw	r8, #5000	@ 0x1388
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005602:	6933      	ldr	r3, [r6, #16]
 8005604:	f023 0307 	bic.w	r3, r3, #7
 8005608:	430b      	orrs	r3, r1
 800560a:	6133      	str	r3, [r6, #16]
    tickstart = HAL_GetTick();
 800560c:	f7ff f958 	bl	80048c0 <HAL_GetTick>
 8005610:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005612:	e005      	b.n	8005620 <HAL_RCC_ClockConfig+0x118>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005614:	f7ff f954 	bl	80048c0 <HAL_GetTick>
 8005618:	1bc0      	subs	r0, r0, r7
 800561a:	4540      	cmp	r0, r8
 800561c:	f200 808b 	bhi.w	8005736 <HAL_RCC_ClockConfig+0x22e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005620:	6933      	ldr	r3, [r6, #16]
 8005622:	6862      	ldr	r2, [r4, #4]
 8005624:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005628:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 800562c:	d1f2      	bne.n	8005614 <HAL_RCC_ClockConfig+0x10c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800562e:	6823      	ldr	r3, [r4, #0]
 8005630:	079e      	lsls	r6, r3, #30
 8005632:	d506      	bpl.n	8005642 <HAL_RCC_ClockConfig+0x13a>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005634:	68e0      	ldr	r0, [r4, #12]
 8005636:	4944      	ldr	r1, [pc, #272]	@ (8005748 <HAL_RCC_ClockConfig+0x240>)
 8005638:	698a      	ldr	r2, [r1, #24]
 800563a:	f002 020f 	and.w	r2, r2, #15
 800563e:	4282      	cmp	r2, r0
 8005640:	d869      	bhi.n	8005716 <HAL_RCC_ClockConfig+0x20e>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005642:	4940      	ldr	r1, [pc, #256]	@ (8005744 <HAL_RCC_ClockConfig+0x23c>)
 8005644:	680a      	ldr	r2, [r1, #0]
 8005646:	f002 020f 	and.w	r2, r2, #15
 800564a:	42aa      	cmp	r2, r5
 800564c:	d90a      	bls.n	8005664 <HAL_RCC_ClockConfig+0x15c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800564e:	680a      	ldr	r2, [r1, #0]
 8005650:	f022 020f 	bic.w	r2, r2, #15
 8005654:	432a      	orrs	r2, r5
 8005656:	600a      	str	r2, [r1, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005658:	680a      	ldr	r2, [r1, #0]
 800565a:	f002 020f 	and.w	r2, r2, #15
 800565e:	42aa      	cmp	r2, r5
 8005660:	f47f af69 	bne.w	8005536 <HAL_RCC_ClockConfig+0x2e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005664:	0758      	lsls	r0, r3, #29
 8005666:	d50b      	bpl.n	8005680 <HAL_RCC_ClockConfig+0x178>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005668:	4937      	ldr	r1, [pc, #220]	@ (8005748 <HAL_RCC_ClockConfig+0x240>)
 800566a:	6920      	ldr	r0, [r4, #16]
 800566c:	698a      	ldr	r2, [r1, #24]
 800566e:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8005672:	4290      	cmp	r0, r2
 8005674:	d204      	bcs.n	8005680 <HAL_RCC_ClockConfig+0x178>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005676:	698a      	ldr	r2, [r1, #24]
 8005678:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800567c:	4302      	orrs	r2, r0
 800567e:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005680:	0719      	lsls	r1, r3, #28
 8005682:	d50b      	bpl.n	800569c <HAL_RCC_ClockConfig+0x194>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005684:	4930      	ldr	r1, [pc, #192]	@ (8005748 <HAL_RCC_ClockConfig+0x240>)
 8005686:	6960      	ldr	r0, [r4, #20]
 8005688:	69ca      	ldr	r2, [r1, #28]
 800568a:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 800568e:	4290      	cmp	r0, r2
 8005690:	d204      	bcs.n	800569c <HAL_RCC_ClockConfig+0x194>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005692:	69ca      	ldr	r2, [r1, #28]
 8005694:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8005698:	4302      	orrs	r2, r0
 800569a:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800569c:	06da      	lsls	r2, r3, #27
 800569e:	d50b      	bpl.n	80056b8 <HAL_RCC_ClockConfig+0x1b0>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80056a0:	4929      	ldr	r1, [pc, #164]	@ (8005748 <HAL_RCC_ClockConfig+0x240>)
 80056a2:	69a0      	ldr	r0, [r4, #24]
 80056a4:	69ca      	ldr	r2, [r1, #28]
 80056a6:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 80056aa:	4290      	cmp	r0, r2
 80056ac:	d204      	bcs.n	80056b8 <HAL_RCC_ClockConfig+0x1b0>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80056ae:	69ca      	ldr	r2, [r1, #28]
 80056b0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80056b4:	4302      	orrs	r2, r0
 80056b6:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80056b8:	069b      	lsls	r3, r3, #26
 80056ba:	d50b      	bpl.n	80056d4 <HAL_RCC_ClockConfig+0x1cc>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80056bc:	4a22      	ldr	r2, [pc, #136]	@ (8005748 <HAL_RCC_ClockConfig+0x240>)
 80056be:	69e1      	ldr	r1, [r4, #28]
 80056c0:	6a13      	ldr	r3, [r2, #32]
 80056c2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80056c6:	4299      	cmp	r1, r3
 80056c8:	d204      	bcs.n	80056d4 <HAL_RCC_ClockConfig+0x1cc>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80056ca:	6a13      	ldr	r3, [r2, #32]
 80056cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056d0:	430b      	orrs	r3, r1
 80056d2:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80056d4:	f7ff fe8a 	bl	80053ec <HAL_RCC_GetSysClockFreq>
 80056d8:	4a1b      	ldr	r2, [pc, #108]	@ (8005748 <HAL_RCC_ClockConfig+0x240>)
 80056da:	4603      	mov	r3, r0
 80056dc:	481b      	ldr	r0, [pc, #108]	@ (800574c <HAL_RCC_ClockConfig+0x244>)
 80056de:	6991      	ldr	r1, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80056e0:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80056e2:	f3c1 2103 	ubfx	r1, r1, #8, #4
  SystemCoreClock = common_system_clock;
 80056e6:	4d1a      	ldr	r5, [pc, #104]	@ (8005750 <HAL_RCC_ClockConfig+0x248>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80056e8:	f002 020f 	and.w	r2, r2, #15
 80056ec:	4c19      	ldr	r4, [pc, #100]	@ (8005754 <HAL_RCC_ClockConfig+0x24c>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80056ee:	5c41      	ldrb	r1, [r0, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80056f0:	5c82      	ldrb	r2, [r0, r2]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80056f2:	f001 011f 	and.w	r1, r1, #31
  halstatus = HAL_InitTick(uwTickPrio);
 80056f6:	4818      	ldr	r0, [pc, #96]	@ (8005758 <HAL_RCC_ClockConfig+0x250>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80056f8:	f002 021f 	and.w	r2, r2, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80056fc:	40cb      	lsrs	r3, r1
  halstatus = HAL_InitTick(uwTickPrio);
 80056fe:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = common_system_clock;
 8005700:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005702:	40d3      	lsrs	r3, r2
 8005704:	6023      	str	r3, [r4, #0]
}
 8005706:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick(uwTickPrio);
 800570a:	f7ff b877 	b.w	80047fc <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800570e:	2a00      	cmp	r2, #0
 8005710:	f47f af60 	bne.w	80055d4 <HAL_RCC_ClockConfig+0xcc>
 8005714:	e795      	b.n	8005642 <HAL_RCC_ClockConfig+0x13a>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005716:	698a      	ldr	r2, [r1, #24]
 8005718:	f022 020f 	bic.w	r2, r2, #15
 800571c:	4302      	orrs	r2, r0
 800571e:	618a      	str	r2, [r1, #24]
 8005720:	e78f      	b.n	8005642 <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005722:	019a      	lsls	r2, r3, #6
 8005724:	f53f af6a 	bmi.w	80055fc <HAL_RCC_ClockConfig+0xf4>
 8005728:	e705      	b.n	8005536 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 800572a:	2001      	movs	r0, #1
}
 800572c:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800572e:	0398      	lsls	r0, r3, #14
 8005730:	f53f af64 	bmi.w	80055fc <HAL_RCC_ClockConfig+0xf4>
 8005734:	e6ff      	b.n	8005536 <HAL_RCC_ClockConfig+0x2e>
        return HAL_TIMEOUT;
 8005736:	2003      	movs	r0, #3
 8005738:	e6fe      	b.n	8005538 <HAL_RCC_ClockConfig+0x30>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800573a:	05db      	lsls	r3, r3, #23
 800573c:	f53f af5e 	bmi.w	80055fc <HAL_RCC_ClockConfig+0xf4>
 8005740:	e6f9      	b.n	8005536 <HAL_RCC_ClockConfig+0x2e>
 8005742:	bf00      	nop
 8005744:	52002000 	.word	0x52002000
 8005748:	58024400 	.word	0x58024400
 800574c:	080078b4 	.word	0x080078b4
 8005750:	2400e68c 	.word	0x2400e68c
 8005754:	2400e688 	.word	0x2400e688
 8005758:	2402fdcc 	.word	0x2402fdcc

0800575c <HAL_RCC_GetHCLKFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800575c:	4a18      	ldr	r2, [pc, #96]	@ (80057c0 <HAL_RCC_GetHCLKFreq+0x64>)
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800575e:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005760:	6913      	ldr	r3, [r2, #16]
 8005762:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005766:	2b10      	cmp	r3, #16
 8005768:	d019      	beq.n	800579e <HAL_RCC_GetHCLKFreq+0x42>
 800576a:	2b18      	cmp	r3, #24
 800576c:	d022      	beq.n	80057b4 <HAL_RCC_GetHCLKFreq+0x58>
 800576e:	b1c3      	cbz	r3, 80057a2 <HAL_RCC_GetHCLKFreq+0x46>
      sysclockfreq = CSI_VALUE;
 8005770:	4b14      	ldr	r3, [pc, #80]	@ (80057c4 <HAL_RCC_GetHCLKFreq+0x68>)
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005772:	4913      	ldr	r1, [pc, #76]	@ (80057c0 <HAL_RCC_GetHCLKFreq+0x64>)
 8005774:	4814      	ldr	r0, [pc, #80]	@ (80057c8 <HAL_RCC_GetHCLKFreq+0x6c>)
 8005776:	698a      	ldr	r2, [r1, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005778:	6989      	ldr	r1, [r1, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800577a:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800577e:	4c13      	ldr	r4, [pc, #76]	@ (80057cc <HAL_RCC_GetHCLKFreq+0x70>)
 8005780:	f001 010f 	and.w	r1, r1, #15
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005784:	4d12      	ldr	r5, [pc, #72]	@ (80057d0 <HAL_RCC_GetHCLKFreq+0x74>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005786:	5c82      	ldrb	r2, [r0, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005788:	5c40      	ldrb	r0, [r0, r1]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800578a:	f002 021f 	and.w	r2, r2, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800578e:	f000 001f 	and.w	r0, r0, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005792:	40d3      	lsrs	r3, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005794:	fa23 f000 	lsr.w	r0, r3, r0
  SystemCoreClock = common_system_clock;
 8005798:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800579a:	6020      	str	r0, [r4, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 800579c:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800579e:	4b0d      	ldr	r3, [pc, #52]	@ (80057d4 <HAL_RCC_GetHCLKFreq+0x78>)
 80057a0:	e7e7      	b.n	8005772 <HAL_RCC_GetHCLKFreq+0x16>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80057a2:	6813      	ldr	r3, [r2, #0]
 80057a4:	069b      	lsls	r3, r3, #26
 80057a6:	d509      	bpl.n	80057bc <HAL_RCC_GetHCLKFreq+0x60>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80057a8:	6812      	ldr	r2, [r2, #0]
 80057aa:	4b0b      	ldr	r3, [pc, #44]	@ (80057d8 <HAL_RCC_GetHCLKFreq+0x7c>)
 80057ac:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 80057b0:	40d3      	lsrs	r3, r2
 80057b2:	e7de      	b.n	8005772 <HAL_RCC_GetHCLKFreq+0x16>
 80057b4:	f7ff fab6 	bl	8004d24 <HAL_RCC_GetSysClockFreq.part.0>
 80057b8:	4603      	mov	r3, r0
 80057ba:	e7da      	b.n	8005772 <HAL_RCC_GetHCLKFreq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80057bc:	4b06      	ldr	r3, [pc, #24]	@ (80057d8 <HAL_RCC_GetHCLKFreq+0x7c>)
 80057be:	e7d8      	b.n	8005772 <HAL_RCC_GetHCLKFreq+0x16>
 80057c0:	58024400 	.word	0x58024400
 80057c4:	003d0900 	.word	0x003d0900
 80057c8:	080078b4 	.word	0x080078b4
 80057cc:	2400e688 	.word	0x2400e688
 80057d0:	2400e68c 	.word	0x2400e68c
 80057d4:	007a1200 	.word	0x007a1200
 80057d8:	03d09000 	.word	0x03d09000

080057dc <HAL_RCC_GetPCLK1Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80057dc:	4a1c      	ldr	r2, [pc, #112]	@ (8005850 <HAL_RCC_GetPCLK1Freq+0x74>)
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80057de:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80057e0:	6913      	ldr	r3, [r2, #16]
 80057e2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80057e6:	2b10      	cmp	r3, #16
 80057e8:	d020      	beq.n	800582c <HAL_RCC_GetPCLK1Freq+0x50>
 80057ea:	2b18      	cmp	r3, #24
 80057ec:	d029      	beq.n	8005842 <HAL_RCC_GetPCLK1Freq+0x66>
 80057ee:	b1fb      	cbz	r3, 8005830 <HAL_RCC_GetPCLK1Freq+0x54>
      sysclockfreq = CSI_VALUE;
 80057f0:	4b18      	ldr	r3, [pc, #96]	@ (8005854 <HAL_RCC_GetPCLK1Freq+0x78>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80057f2:	4a17      	ldr	r2, [pc, #92]	@ (8005850 <HAL_RCC_GetPCLK1Freq+0x74>)
 80057f4:	4918      	ldr	r1, [pc, #96]	@ (8005858 <HAL_RCC_GetPCLK1Freq+0x7c>)
 80057f6:	6990      	ldr	r0, [r2, #24]
  SystemCoreClock = common_system_clock;
 80057f8:	4d18      	ldr	r5, [pc, #96]	@ (800585c <HAL_RCC_GetPCLK1Freq+0x80>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80057fa:	f3c0 2003 	ubfx	r0, r0, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80057fe:	4c18      	ldr	r4, [pc, #96]	@ (8005860 <HAL_RCC_GetPCLK1Freq+0x84>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005800:	5c08      	ldrb	r0, [r1, r0]
 8005802:	f000 001f 	and.w	r0, r0, #31
 8005806:	40c3      	lsrs	r3, r0
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005808:	6990      	ldr	r0, [r2, #24]
 800580a:	f000 000f 	and.w	r0, r0, #15
  SystemCoreClock = common_system_clock;
 800580e:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005810:	5c08      	ldrb	r0, [r1, r0]
 8005812:	f000 001f 	and.w	r0, r0, #31
 8005816:	40c3      	lsrs	r3, r0
 8005818:	6023      	str	r3, [r4, #0]
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800581a:	69d2      	ldr	r2, [r2, #28]
 800581c:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8005820:	5c88      	ldrb	r0, [r1, r2]
 8005822:	f000 001f 	and.w	r0, r0, #31
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8005826:	fa23 f000 	lsr.w	r0, r3, r0
 800582a:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800582c:	4b0d      	ldr	r3, [pc, #52]	@ (8005864 <HAL_RCC_GetPCLK1Freq+0x88>)
 800582e:	e7e0      	b.n	80057f2 <HAL_RCC_GetPCLK1Freq+0x16>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005830:	6813      	ldr	r3, [r2, #0]
 8005832:	069b      	lsls	r3, r3, #26
 8005834:	d509      	bpl.n	800584a <HAL_RCC_GetPCLK1Freq+0x6e>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005836:	6812      	ldr	r2, [r2, #0]
 8005838:	4b0b      	ldr	r3, [pc, #44]	@ (8005868 <HAL_RCC_GetPCLK1Freq+0x8c>)
 800583a:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 800583e:	40d3      	lsrs	r3, r2
 8005840:	e7d7      	b.n	80057f2 <HAL_RCC_GetPCLK1Freq+0x16>
 8005842:	f7ff fa6f 	bl	8004d24 <HAL_RCC_GetSysClockFreq.part.0>
 8005846:	4603      	mov	r3, r0
 8005848:	e7d3      	b.n	80057f2 <HAL_RCC_GetPCLK1Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800584a:	4b07      	ldr	r3, [pc, #28]	@ (8005868 <HAL_RCC_GetPCLK1Freq+0x8c>)
 800584c:	e7d1      	b.n	80057f2 <HAL_RCC_GetPCLK1Freq+0x16>
 800584e:	bf00      	nop
 8005850:	58024400 	.word	0x58024400
 8005854:	003d0900 	.word	0x003d0900
 8005858:	080078b4 	.word	0x080078b4
 800585c:	2400e68c 	.word	0x2400e68c
 8005860:	2400e688 	.word	0x2400e688
 8005864:	007a1200 	.word	0x007a1200
 8005868:	03d09000 	.word	0x03d09000

0800586c <HAL_RCC_GetPCLK2Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800586c:	4a1c      	ldr	r2, [pc, #112]	@ (80058e0 <HAL_RCC_GetPCLK2Freq+0x74>)
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800586e:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005870:	6913      	ldr	r3, [r2, #16]
 8005872:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005876:	2b10      	cmp	r3, #16
 8005878:	d020      	beq.n	80058bc <HAL_RCC_GetPCLK2Freq+0x50>
 800587a:	2b18      	cmp	r3, #24
 800587c:	d029      	beq.n	80058d2 <HAL_RCC_GetPCLK2Freq+0x66>
 800587e:	b1fb      	cbz	r3, 80058c0 <HAL_RCC_GetPCLK2Freq+0x54>
      sysclockfreq = CSI_VALUE;
 8005880:	4b18      	ldr	r3, [pc, #96]	@ (80058e4 <HAL_RCC_GetPCLK2Freq+0x78>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005882:	4a17      	ldr	r2, [pc, #92]	@ (80058e0 <HAL_RCC_GetPCLK2Freq+0x74>)
 8005884:	4918      	ldr	r1, [pc, #96]	@ (80058e8 <HAL_RCC_GetPCLK2Freq+0x7c>)
 8005886:	6990      	ldr	r0, [r2, #24]
  SystemCoreClock = common_system_clock;
 8005888:	4d18      	ldr	r5, [pc, #96]	@ (80058ec <HAL_RCC_GetPCLK2Freq+0x80>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800588a:	f3c0 2003 	ubfx	r0, r0, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800588e:	4c18      	ldr	r4, [pc, #96]	@ (80058f0 <HAL_RCC_GetPCLK2Freq+0x84>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005890:	5c08      	ldrb	r0, [r1, r0]
 8005892:	f000 001f 	and.w	r0, r0, #31
 8005896:	40c3      	lsrs	r3, r0
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005898:	6990      	ldr	r0, [r2, #24]
 800589a:	f000 000f 	and.w	r0, r0, #15
  SystemCoreClock = common_system_clock;
 800589e:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80058a0:	5c08      	ldrb	r0, [r1, r0]
 80058a2:	f000 001f 	and.w	r0, r0, #31
 80058a6:	40c3      	lsrs	r3, r0
 80058a8:	6023      	str	r3, [r4, #0]
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80058aa:	69d2      	ldr	r2, [r2, #28]
 80058ac:	f3c2 2202 	ubfx	r2, r2, #8, #3
 80058b0:	5c88      	ldrb	r0, [r1, r2]
 80058b2:	f000 001f 	and.w	r0, r0, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80058b6:	fa23 f000 	lsr.w	r0, r3, r0
 80058ba:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80058bc:	4b0d      	ldr	r3, [pc, #52]	@ (80058f4 <HAL_RCC_GetPCLK2Freq+0x88>)
 80058be:	e7e0      	b.n	8005882 <HAL_RCC_GetPCLK2Freq+0x16>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80058c0:	6813      	ldr	r3, [r2, #0]
 80058c2:	069b      	lsls	r3, r3, #26
 80058c4:	d509      	bpl.n	80058da <HAL_RCC_GetPCLK2Freq+0x6e>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80058c6:	6812      	ldr	r2, [r2, #0]
 80058c8:	4b0b      	ldr	r3, [pc, #44]	@ (80058f8 <HAL_RCC_GetPCLK2Freq+0x8c>)
 80058ca:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 80058ce:	40d3      	lsrs	r3, r2
 80058d0:	e7d7      	b.n	8005882 <HAL_RCC_GetPCLK2Freq+0x16>
 80058d2:	f7ff fa27 	bl	8004d24 <HAL_RCC_GetSysClockFreq.part.0>
 80058d6:	4603      	mov	r3, r0
 80058d8:	e7d3      	b.n	8005882 <HAL_RCC_GetPCLK2Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80058da:	4b07      	ldr	r3, [pc, #28]	@ (80058f8 <HAL_RCC_GetPCLK2Freq+0x8c>)
 80058dc:	e7d1      	b.n	8005882 <HAL_RCC_GetPCLK2Freq+0x16>
 80058de:	bf00      	nop
 80058e0:	58024400 	.word	0x58024400
 80058e4:	003d0900 	.word	0x003d0900
 80058e8:	080078b4 	.word	0x080078b4
 80058ec:	2400e68c 	.word	0x2400e68c
 80058f0:	2400e688 	.word	0x2400e688
 80058f4:	007a1200 	.word	0x007a1200
 80058f8:	03d09000 	.word	0x03d09000

080058fc <RCCEx_PLL2_Config.part.0>:
  * @param  Divider  divider parameter to be updated
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
 80058fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80058fe:	4c36      	ldr	r4, [pc, #216]	@ (80059d8 <RCCEx_PLL2_Config.part.0+0xdc>)
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
 8005900:	4606      	mov	r6, r0
 8005902:	460f      	mov	r7, r1
    __HAL_RCC_PLL2_DISABLE();
 8005904:	6823      	ldr	r3, [r4, #0]
 8005906:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800590a:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800590c:	f7fe ffd8 	bl	80048c0 <HAL_GetTick>
 8005910:	4605      	mov	r5, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005912:	e004      	b.n	800591e <RCCEx_PLL2_Config.part.0+0x22>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005914:	f7fe ffd4 	bl	80048c0 <HAL_GetTick>
 8005918:	1b40      	subs	r0, r0, r5
 800591a:	2802      	cmp	r0, #2
 800591c:	d856      	bhi.n	80059cc <RCCEx_PLL2_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800591e:	6823      	ldr	r3, [r4, #0]
 8005920:	011a      	lsls	r2, r3, #4
 8005922:	d4f7      	bmi.n	8005914 <RCCEx_PLL2_Config.part.0+0x18>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005924:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8005926:	6832      	ldr	r2, [r6, #0]
 8005928:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800592c:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8005930:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005932:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 8005936:	3b01      	subs	r3, #1
 8005938:	3a01      	subs	r2, #1
 800593a:	025b      	lsls	r3, r3, #9
 800593c:	0412      	lsls	r2, r2, #16
 800593e:	b29b      	uxth	r3, r3
 8005940:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8005944:	4313      	orrs	r3, r2
 8005946:	6872      	ldr	r2, [r6, #4]
 8005948:	3a01      	subs	r2, #1
 800594a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800594e:	4313      	orrs	r3, r2
 8005950:	6932      	ldr	r2, [r6, #16]
 8005952:	3a01      	subs	r2, #1
 8005954:	0612      	lsls	r2, r2, #24
 8005956:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800595a:	4313      	orrs	r3, r2
 800595c:	63a3      	str	r3, [r4, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800595e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8005960:	6972      	ldr	r2, [r6, #20]
 8005962:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005966:	4313      	orrs	r3, r2
 8005968:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800596a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800596c:	69b3      	ldr	r3, [r6, #24]
 800596e:	f022 0220 	bic.w	r2, r2, #32
 8005972:	431a      	orrs	r2, r3

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005974:	4b19      	ldr	r3, [pc, #100]	@ (80059dc <RCCEx_PLL2_Config.part.0+0xe0>)
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005976:	62e2      	str	r2, [r4, #44]	@ 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005978:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800597a:	f022 0210 	bic.w	r2, r2, #16
 800597e:	62e2      	str	r2, [r4, #44]	@ 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005980:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8005982:	69f2      	ldr	r2, [r6, #28]
 8005984:	400b      	ands	r3, r1
 8005986:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800598a:	63e3      	str	r3, [r4, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800598c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800598e:	f043 0310 	orr.w	r3, r3, #16
 8005992:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005994:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 8005996:	b1df      	cbz	r7, 80059d0 <RCCEx_PLL2_Config.part.0+0xd4>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005998:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800599a:	bf0c      	ite	eq
 800599c:	f443 1380 	orreq.w	r3, r3, #1048576	@ 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80059a0:	f443 1300 	orrne.w	r3, r3, #2097152	@ 0x200000
 80059a4:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80059a6:	4c0c      	ldr	r4, [pc, #48]	@ (80059d8 <RCCEx_PLL2_Config.part.0+0xdc>)
 80059a8:	6823      	ldr	r3, [r4, #0]
 80059aa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80059ae:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059b0:	f7fe ff86 	bl	80048c0 <HAL_GetTick>
 80059b4:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80059b6:	e004      	b.n	80059c2 <RCCEx_PLL2_Config.part.0+0xc6>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80059b8:	f7fe ff82 	bl	80048c0 <HAL_GetTick>
 80059bc:	1b40      	subs	r0, r0, r5
 80059be:	2802      	cmp	r0, #2
 80059c0:	d804      	bhi.n	80059cc <RCCEx_PLL2_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80059c2:	6823      	ldr	r3, [r4, #0]
 80059c4:	011b      	lsls	r3, r3, #4
 80059c6:	d5f7      	bpl.n	80059b8 <RCCEx_PLL2_Config.part.0+0xbc>
    }

  }


  return status;
 80059c8:	2000      	movs	r0, #0
}
 80059ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 80059cc:	2003      	movs	r0, #3
}
 80059ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80059d0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80059d4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80059d6:	e7e6      	b.n	80059a6 <RCCEx_PLL2_Config.part.0+0xaa>
 80059d8:	58024400 	.word	0x58024400
 80059dc:	ffff0007 	.word	0xffff0007

080059e0 <RCCEx_PLL3_Config.part.0>:
  * @param  Divider  divider parameter to be updated
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
 80059e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80059e2:	4c36      	ldr	r4, [pc, #216]	@ (8005abc <RCCEx_PLL3_Config.part.0+0xdc>)
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
 80059e4:	4606      	mov	r6, r0
 80059e6:	460f      	mov	r7, r1
    __HAL_RCC_PLL3_DISABLE();
 80059e8:	6823      	ldr	r3, [r4, #0]
 80059ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80059ee:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059f0:	f7fe ff66 	bl	80048c0 <HAL_GetTick>
 80059f4:	4605      	mov	r5, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80059f6:	e004      	b.n	8005a02 <RCCEx_PLL3_Config.part.0+0x22>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80059f8:	f7fe ff62 	bl	80048c0 <HAL_GetTick>
 80059fc:	1b40      	subs	r0, r0, r5
 80059fe:	2802      	cmp	r0, #2
 8005a00:	d856      	bhi.n	8005ab0 <RCCEx_PLL3_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005a02:	6823      	ldr	r3, [r4, #0]
 8005a04:	009a      	lsls	r2, r3, #2
 8005a06:	d4f7      	bmi.n	80059f8 <RCCEx_PLL3_Config.part.0+0x18>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005a08:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8005a0a:	6832      	ldr	r2, [r6, #0]
 8005a0c:	f023 737c 	bic.w	r3, r3, #66060288	@ 0x3f00000
 8005a10:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8005a14:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005a16:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 8005a1a:	3b01      	subs	r3, #1
 8005a1c:	3a01      	subs	r2, #1
 8005a1e:	025b      	lsls	r3, r3, #9
 8005a20:	0412      	lsls	r2, r2, #16
 8005a22:	b29b      	uxth	r3, r3
 8005a24:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8005a28:	4313      	orrs	r3, r2
 8005a2a:	6872      	ldr	r2, [r6, #4]
 8005a2c:	3a01      	subs	r2, #1
 8005a2e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a32:	4313      	orrs	r3, r2
 8005a34:	6932      	ldr	r2, [r6, #16]
 8005a36:	3a01      	subs	r2, #1
 8005a38:	0612      	lsls	r2, r2, #24
 8005a3a:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	6423      	str	r3, [r4, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005a42:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8005a44:	6972      	ldr	r2, [r6, #20]
 8005a46:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005a4e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8005a50:	69b3      	ldr	r3, [r6, #24]
 8005a52:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005a56:	431a      	orrs	r2, r3

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005a58:	4b19      	ldr	r3, [pc, #100]	@ (8005ac0 <RCCEx_PLL3_Config.part.0+0xe0>)
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005a5a:	62e2      	str	r2, [r4, #44]	@ 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005a5c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8005a5e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005a62:	62e2      	str	r2, [r4, #44]	@ 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005a64:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8005a66:	69f2      	ldr	r2, [r6, #28]
 8005a68:	400b      	ands	r3, r1
 8005a6a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8005a6e:	6463      	str	r3, [r4, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005a70:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8005a72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a76:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005a78:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 8005a7a:	b1df      	cbz	r7, 8005ab4 <RCCEx_PLL3_Config.part.0+0xd4>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005a7c:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005a7e:	bf0c      	ite	eq
 8005a80:	f443 0300 	orreq.w	r3, r3, #8388608	@ 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005a84:	f043 7380 	orrne.w	r3, r3, #16777216	@ 0x1000000
 8005a88:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005a8a:	4c0c      	ldr	r4, [pc, #48]	@ (8005abc <RCCEx_PLL3_Config.part.0+0xdc>)
 8005a8c:	6823      	ldr	r3, [r4, #0]
 8005a8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a92:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a94:	f7fe ff14 	bl	80048c0 <HAL_GetTick>
 8005a98:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005a9a:	e004      	b.n	8005aa6 <RCCEx_PLL3_Config.part.0+0xc6>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005a9c:	f7fe ff10 	bl	80048c0 <HAL_GetTick>
 8005aa0:	1b40      	subs	r0, r0, r5
 8005aa2:	2802      	cmp	r0, #2
 8005aa4:	d804      	bhi.n	8005ab0 <RCCEx_PLL3_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005aa6:	6823      	ldr	r3, [r4, #0]
 8005aa8:	009b      	lsls	r3, r3, #2
 8005aaa:	d5f7      	bpl.n	8005a9c <RCCEx_PLL3_Config.part.0+0xbc>
    }

  }


  return status;
 8005aac:	2000      	movs	r0, #0
}
 8005aae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8005ab0:	2003      	movs	r0, #3
}
 8005ab2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005ab4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005ab8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005aba:	e7e6      	b.n	8005a8a <RCCEx_PLL3_Config.part.0+0xaa>
 8005abc:	58024400 	.word	0x58024400
 8005ac0:	ffff0007 	.word	0xffff0007

08005ac4 <HAL_RCCEx_PeriphCLKConfig>:
{
 8005ac4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005ac8:	e9d0 3200 	ldrd	r3, r2, [r0]
{
 8005acc:	4604      	mov	r4, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005ace:	011d      	lsls	r5, r3, #4
 8005ad0:	f003 6600 	and.w	r6, r3, #134217728	@ 0x8000000
 8005ad4:	d525      	bpl.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0x5e>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8005ad6:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 8005ad8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8005adc:	f000 8660 	beq.w	80067a0 <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 8005ae0:	d814      	bhi.n	8005b0c <HAL_RCCEx_PeriphCLKConfig+0x48>
 8005ae2:	2900      	cmp	r1, #0
 8005ae4:	f000 86fa 	beq.w	80068dc <HAL_RCCEx_PeriphCLKConfig+0xe18>
 8005ae8:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8005aec:	f040 8466 	bne.w	80063bc <HAL_RCCEx_PeriphCLKConfig+0x8f8>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005af0:	49ad      	ldr	r1, [pc, #692]	@ (8005da8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005af2:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005af4:	f001 0103 	and.w	r1, r1, #3
 8005af8:	2903      	cmp	r1, #3
 8005afa:	f000 845f 	beq.w	80063bc <HAL_RCCEx_PeriphCLKConfig+0x8f8>
 8005afe:	2102      	movs	r1, #2
 8005b00:	3008      	adds	r0, #8
 8005b02:	f7ff fefb 	bl	80058fc <RCCEx_PLL2_Config.part.0>
 8005b06:	4606      	mov	r6, r0
        break;
 8005b08:	f000 be56 	b.w	80067b8 <HAL_RCCEx_PeriphCLKConfig+0xcf4>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8005b0c:	f5b1 1f40 	cmp.w	r1, #3145728	@ 0x300000
 8005b10:	f040 8454 	bne.w	80063bc <HAL_RCCEx_PeriphCLKConfig+0x8f8>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005b14:	4da4      	ldr	r5, [pc, #656]	@ (8005da8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005b16:	2600      	movs	r6, #0
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005b18:	6d28      	ldr	r0, [r5, #80]	@ 0x50
 8005b1a:	f420 1040 	bic.w	r0, r0, #3145728	@ 0x300000
 8005b1e:	4301      	orrs	r1, r0
 8005b20:	6529      	str	r1, [r5, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005b22:	05d8      	lsls	r0, r3, #23
 8005b24:	d50a      	bpl.n	8005b3c <HAL_RCCEx_PeriphCLKConfig+0x78>
    switch (PeriphClkInit->Sai1ClockSelection)
 8005b26:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8005b28:	2904      	cmp	r1, #4
 8005b2a:	d806      	bhi.n	8005b3a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005b2c:	e8df f011 	tbh	[pc, r1, lsl #1]
 8005b30:	064c04a8 	.word	0x064c04a8
 8005b34:	04ad0661 	.word	0x04ad0661
 8005b38:	04ad      	.short	0x04ad
 8005b3a:	2601      	movs	r6, #1
 8005b3c:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005b3e:	0599      	lsls	r1, r3, #22
 8005b40:	d524      	bpl.n	8005b8c <HAL_RCCEx_PeriphCLKConfig+0xc8>
    switch (PeriphClkInit->Sai23ClockSelection)
 8005b42:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 8005b44:	2980      	cmp	r1, #128	@ 0x80
 8005b46:	f000 8664 	beq.w	8006812 <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 8005b4a:	f200 8122 	bhi.w	8005d92 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
 8005b4e:	2900      	cmp	r1, #0
 8005b50:	f000 84ac 	beq.w	80064ac <HAL_RCCEx_PeriphCLKConfig+0x9e8>
 8005b54:	2940      	cmp	r1, #64	@ 0x40
 8005b56:	f040 8123 	bne.w	8005da0 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005b5a:	4993      	ldr	r1, [pc, #588]	@ (8005da8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005b5c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005b5e:	f001 0103 	and.w	r1, r1, #3
 8005b62:	2903      	cmp	r1, #3
 8005b64:	f000 811c 	beq.w	8005da0 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
 8005b68:	2100      	movs	r1, #0
 8005b6a:	f104 0008 	add.w	r0, r4, #8
 8005b6e:	f7ff fec5 	bl	80058fc <RCCEx_PLL2_Config.part.0>
 8005b72:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005b74:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005b78:	2d00      	cmp	r5, #0
 8005b7a:	f040 851b 	bne.w	80065b4 <HAL_RCCEx_PeriphCLKConfig+0xaf0>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8005b7e:	4f8a      	ldr	r7, [pc, #552]	@ (8005da8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005b80:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 8005b82:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005b84:	f421 71e0 	bic.w	r1, r1, #448	@ 0x1c0
 8005b88:	4301      	orrs	r1, r0
 8005b8a:	6539      	str	r1, [r7, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005b8c:	055f      	lsls	r7, r3, #21
 8005b8e:	d528      	bpl.n	8005be2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
    switch (PeriphClkInit->Sai4AClockSelection)
 8005b90:	f8d4 10a8 	ldr.w	r1, [r4, #168]	@ 0xa8
 8005b94:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
 8005b98:	f000 864f 	beq.w	800683a <HAL_RCCEx_PeriphCLKConfig+0xd76>
 8005b9c:	f200 8106 	bhi.w	8005dac <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 8005ba0:	2900      	cmp	r1, #0
 8005ba2:	f000 8463 	beq.w	800646c <HAL_RCCEx_PeriphCLKConfig+0x9a8>
 8005ba6:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8005baa:	f040 8107 	bne.w	8005dbc <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005bae:	497e      	ldr	r1, [pc, #504]	@ (8005da8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005bb0:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005bb2:	f001 0103 	and.w	r1, r1, #3
 8005bb6:	2903      	cmp	r1, #3
 8005bb8:	f000 8100 	beq.w	8005dbc <HAL_RCCEx_PeriphCLKConfig+0x2f8>
 8005bbc:	2100      	movs	r1, #0
 8005bbe:	f104 0008 	add.w	r0, r4, #8
 8005bc2:	f7ff fe9b 	bl	80058fc <RCCEx_PLL2_Config.part.0>
 8005bc6:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005bc8:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005bcc:	2d00      	cmp	r5, #0
 8005bce:	f040 84f4 	bne.w	80065ba <HAL_RCCEx_PeriphCLKConfig+0xaf6>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8005bd2:	4f75      	ldr	r7, [pc, #468]	@ (8005da8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005bd4:	f8d4 00a8 	ldr.w	r0, [r4, #168]	@ 0xa8
 8005bd8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005bda:	f421 0160 	bic.w	r1, r1, #14680064	@ 0xe00000
 8005bde:	4301      	orrs	r1, r0
 8005be0:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005be2:	0518      	lsls	r0, r3, #20
 8005be4:	d528      	bpl.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x174>
    switch (PeriphClkInit->Sai4BClockSelection)
 8005be6:	f8d4 10ac 	ldr.w	r1, [r4, #172]	@ 0xac
 8005bea:	f1b1 7f00 	cmp.w	r1, #33554432	@ 0x2000000
 8005bee:	f000 85ac 	beq.w	800674a <HAL_RCCEx_PeriphCLKConfig+0xc86>
 8005bf2:	f200 80e6 	bhi.w	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8005bf6:	2900      	cmp	r1, #0
 8005bf8:	f000 8425 	beq.w	8006446 <HAL_RCCEx_PeriphCLKConfig+0x982>
 8005bfc:	f1b1 7f80 	cmp.w	r1, #16777216	@ 0x1000000
 8005c00:	f040 80e7 	bne.w	8005dd2 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005c04:	4968      	ldr	r1, [pc, #416]	@ (8005da8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005c06:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005c08:	f001 0103 	and.w	r1, r1, #3
 8005c0c:	2903      	cmp	r1, #3
 8005c0e:	f000 80e0 	beq.w	8005dd2 <HAL_RCCEx_PeriphCLKConfig+0x30e>
 8005c12:	2100      	movs	r1, #0
 8005c14:	f104 0008 	add.w	r0, r4, #8
 8005c18:	f7ff fe70 	bl	80058fc <RCCEx_PLL2_Config.part.0>
 8005c1c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005c1e:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005c22:	2d00      	cmp	r5, #0
 8005c24:	f040 84cc 	bne.w	80065c0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005c28:	4f5f      	ldr	r7, [pc, #380]	@ (8005da8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005c2a:	f8d4 00ac 	ldr.w	r0, [r4, #172]	@ 0xac
 8005c2e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005c30:	f021 61e0 	bic.w	r1, r1, #117440512	@ 0x7000000
 8005c34:	4301      	orrs	r1, r0
 8005c36:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005c38:	0199      	lsls	r1, r3, #6
 8005c3a:	d518      	bpl.n	8005c6e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    switch (PeriphClkInit->QspiClockSelection)
 8005c3c:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8005c3e:	2920      	cmp	r1, #32
 8005c40:	f000 84ff 	beq.w	8006642 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
 8005c44:	f200 80c8 	bhi.w	8005dd8 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8005c48:	b139      	cbz	r1, 8005c5a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005c4a:	2910      	cmp	r1, #16
 8005c4c:	f040 80c7 	bne.w	8005dde <HAL_RCCEx_PeriphCLKConfig+0x31a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c50:	4855      	ldr	r0, [pc, #340]	@ (8005da8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005c52:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005c54:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8005c58:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005c5a:	2d00      	cmp	r5, #0
 8005c5c:	f040 849f 	bne.w	800659e <HAL_RCCEx_PeriphCLKConfig+0xada>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005c60:	4f51      	ldr	r7, [pc, #324]	@ (8005da8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005c62:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8005c64:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8005c66:	f021 0130 	bic.w	r1, r1, #48	@ 0x30
 8005c6a:	4301      	orrs	r1, r0
 8005c6c:	64f9      	str	r1, [r7, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005c6e:	04df      	lsls	r7, r3, #19
 8005c70:	d526      	bpl.n	8005cc0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    switch (PeriphClkInit->Spi123ClockSelection)
 8005c72:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 8005c74:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 8005c78:	f000 857b 	beq.w	8006772 <HAL_RCCEx_PeriphCLKConfig+0xcae>
 8005c7c:	f200 80b2 	bhi.w	8005de4 <HAL_RCCEx_PeriphCLKConfig+0x320>
 8005c80:	2900      	cmp	r1, #0
 8005c82:	f000 83ea 	beq.w	800645a <HAL_RCCEx_PeriphCLKConfig+0x996>
 8005c86:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8005c8a:	f040 80b3 	bne.w	8005df4 <HAL_RCCEx_PeriphCLKConfig+0x330>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005c8e:	4946      	ldr	r1, [pc, #280]	@ (8005da8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005c90:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005c92:	f001 0103 	and.w	r1, r1, #3
 8005c96:	2903      	cmp	r1, #3
 8005c98:	f000 80ac 	beq.w	8005df4 <HAL_RCCEx_PeriphCLKConfig+0x330>
 8005c9c:	2100      	movs	r1, #0
 8005c9e:	f104 0008 	add.w	r0, r4, #8
 8005ca2:	f7ff fe2b 	bl	80058fc <RCCEx_PLL2_Config.part.0>
 8005ca6:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005ca8:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005cac:	2d00      	cmp	r5, #0
 8005cae:	f040 848a 	bne.w	80065c6 <HAL_RCCEx_PeriphCLKConfig+0xb02>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005cb2:	4f3d      	ldr	r7, [pc, #244]	@ (8005da8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005cb4:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8005cb6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005cb8:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
 8005cbc:	4301      	orrs	r1, r0
 8005cbe:	6539      	str	r1, [r7, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005cc0:	0498      	lsls	r0, r3, #18
 8005cc2:	d524      	bpl.n	8005d0e <HAL_RCCEx_PeriphCLKConfig+0x24a>
    switch (PeriphClkInit->Spi45ClockSelection)
 8005cc4:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 8005cc6:	f5b1 3f00 	cmp.w	r1, #131072	@ 0x20000
 8005cca:	f000 8516 	beq.w	80066fa <HAL_RCCEx_PeriphCLKConfig+0xc36>
 8005cce:	f200 8094 	bhi.w	8005dfa <HAL_RCCEx_PeriphCLKConfig+0x336>
 8005cd2:	b191      	cbz	r1, 8005cfa <HAL_RCCEx_PeriphCLKConfig+0x236>
 8005cd4:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 8005cd8:	f040 8099 	bne.w	8005e0e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005cdc:	4932      	ldr	r1, [pc, #200]	@ (8005da8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005cde:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005ce0:	f001 0103 	and.w	r1, r1, #3
 8005ce4:	2903      	cmp	r1, #3
 8005ce6:	f000 8092 	beq.w	8005e0e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8005cea:	2101      	movs	r1, #1
 8005cec:	f104 0008 	add.w	r0, r4, #8
 8005cf0:	f7ff fe04 	bl	80058fc <RCCEx_PLL2_Config.part.0>
 8005cf4:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005cf6:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005cfa:	2d00      	cmp	r5, #0
 8005cfc:	f040 8476 	bne.w	80065ec <HAL_RCCEx_PeriphCLKConfig+0xb28>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005d00:	4f29      	ldr	r7, [pc, #164]	@ (8005da8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005d02:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 8005d04:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005d06:	f421 21e0 	bic.w	r1, r1, #458752	@ 0x70000
 8005d0a:	4301      	orrs	r1, r0
 8005d0c:	6539      	str	r1, [r7, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005d0e:	0459      	lsls	r1, r3, #17
 8005d10:	d523      	bpl.n	8005d5a <HAL_RCCEx_PeriphCLKConfig+0x296>
    switch (PeriphClkInit->Spi6ClockSelection)
 8005d12:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 8005d16:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 8005d1a:	f000 8502 	beq.w	8006722 <HAL_RCCEx_PeriphCLKConfig+0xc5e>
 8005d1e:	d879      	bhi.n	8005e14 <HAL_RCCEx_PeriphCLKConfig+0x350>
 8005d20:	b181      	cbz	r1, 8005d44 <HAL_RCCEx_PeriphCLKConfig+0x280>
 8005d22:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 8005d26:	d17d      	bne.n	8005e24 <HAL_RCCEx_PeriphCLKConfig+0x360>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005d28:	491f      	ldr	r1, [pc, #124]	@ (8005da8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005d2a:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005d2c:	f001 0103 	and.w	r1, r1, #3
 8005d30:	2903      	cmp	r1, #3
 8005d32:	d077      	beq.n	8005e24 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8005d34:	2101      	movs	r1, #1
 8005d36:	f104 0008 	add.w	r0, r4, #8
 8005d3a:	f7ff fddf 	bl	80058fc <RCCEx_PLL2_Config.part.0>
 8005d3e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005d40:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005d44:	2d00      	cmp	r5, #0
 8005d46:	f040 8454 	bne.w	80065f2 <HAL_RCCEx_PeriphCLKConfig+0xb2e>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005d4a:	4f17      	ldr	r7, [pc, #92]	@ (8005da8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005d4c:	f8d4 00b0 	ldr.w	r0, [r4, #176]	@ 0xb0
 8005d50:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005d52:	f021 41e0 	bic.w	r1, r1, #1879048192	@ 0x70000000
 8005d56:	4301      	orrs	r1, r0
 8005d58:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005d5a:	041f      	lsls	r7, r3, #16
 8005d5c:	d50d      	bpl.n	8005d7a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
    switch (PeriphClkInit->FdcanClockSelection)
 8005d5e:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 8005d60:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 8005d64:	f000 82e2 	beq.w	800632c <HAL_RCCEx_PeriphCLKConfig+0x868>
 8005d68:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 8005d6c:	f000 83f0 	beq.w	8006550 <HAL_RCCEx_PeriphCLKConfig+0xa8c>
 8005d70:	2900      	cmp	r1, #0
 8005d72:	f000 82e0 	beq.w	8006336 <HAL_RCCEx_PeriphCLKConfig+0x872>
 8005d76:	2601      	movs	r6, #1
 8005d78:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005d7a:	01d8      	lsls	r0, r3, #7
 8005d7c:	d55e      	bpl.n	8005e3c <HAL_RCCEx_PeriphCLKConfig+0x378>
    switch (PeriphClkInit->FmcClockSelection)
 8005d7e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8005d80:	2903      	cmp	r1, #3
 8005d82:	f200 85cd 	bhi.w	8006920 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 8005d86:	e8df f011 	tbh	[pc, r1, lsl #1]
 8005d8a:	0055      	.short	0x0055
 8005d8c:	04930050 	.word	0x04930050
 8005d90:	0055      	.short	0x0055
    switch (PeriphClkInit->Sai23ClockSelection)
 8005d92:	29c0      	cmp	r1, #192	@ 0xc0
 8005d94:	f43f aef0 	beq.w	8005b78 <HAL_RCCEx_PeriphCLKConfig+0xb4>
 8005d98:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8005d9c:	f43f aeec 	beq.w	8005b78 <HAL_RCCEx_PeriphCLKConfig+0xb4>
 8005da0:	2601      	movs	r6, #1
 8005da2:	4635      	mov	r5, r6
 8005da4:	e6f2      	b.n	8005b8c <HAL_RCCEx_PeriphCLKConfig+0xc8>
 8005da6:	bf00      	nop
 8005da8:	58024400 	.word	0x58024400
    switch (PeriphClkInit->Sai4AClockSelection)
 8005dac:	f5b1 0fc0 	cmp.w	r1, #6291456	@ 0x600000
 8005db0:	f43f af0c 	beq.w	8005bcc <HAL_RCCEx_PeriphCLKConfig+0x108>
 8005db4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8005db8:	f43f af08 	beq.w	8005bcc <HAL_RCCEx_PeriphCLKConfig+0x108>
 8005dbc:	2601      	movs	r6, #1
 8005dbe:	4635      	mov	r5, r6
 8005dc0:	e70f      	b.n	8005be2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
    switch (PeriphClkInit->Sai4BClockSelection)
 8005dc2:	f1b1 7f40 	cmp.w	r1, #50331648	@ 0x3000000
 8005dc6:	f43f af2c 	beq.w	8005c22 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8005dca:	f1b1 6f80 	cmp.w	r1, #67108864	@ 0x4000000
 8005dce:	f43f af28 	beq.w	8005c22 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8005dd2:	2601      	movs	r6, #1
 8005dd4:	4635      	mov	r5, r6
 8005dd6:	e72f      	b.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x174>
    switch (PeriphClkInit->QspiClockSelection)
 8005dd8:	2930      	cmp	r1, #48	@ 0x30
 8005dda:	f43f af3e 	beq.w	8005c5a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005dde:	2601      	movs	r6, #1
 8005de0:	4635      	mov	r5, r6
 8005de2:	e744      	b.n	8005c6e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    switch (PeriphClkInit->Spi123ClockSelection)
 8005de4:	f5b1 5f40 	cmp.w	r1, #12288	@ 0x3000
 8005de8:	f43f af60 	beq.w	8005cac <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005dec:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 8005df0:	f43f af5c 	beq.w	8005cac <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005df4:	2601      	movs	r6, #1
 8005df6:	4635      	mov	r5, r6
 8005df8:	e762      	b.n	8005cc0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    switch (PeriphClkInit->Spi45ClockSelection)
 8005dfa:	f421 3080 	bic.w	r0, r1, #65536	@ 0x10000
 8005dfe:	f5b0 2f80 	cmp.w	r0, #262144	@ 0x40000
 8005e02:	f43f af7a 	beq.w	8005cfa <HAL_RCCEx_PeriphCLKConfig+0x236>
 8005e06:	f5b1 3f40 	cmp.w	r1, #196608	@ 0x30000
 8005e0a:	f43f af76 	beq.w	8005cfa <HAL_RCCEx_PeriphCLKConfig+0x236>
 8005e0e:	2601      	movs	r6, #1
 8005e10:	4635      	mov	r5, r6
 8005e12:	e77c      	b.n	8005d0e <HAL_RCCEx_PeriphCLKConfig+0x24a>
    switch (PeriphClkInit->Spi6ClockSelection)
 8005e14:	f021 5080 	bic.w	r0, r1, #268435456	@ 0x10000000
 8005e18:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8005e1c:	d092      	beq.n	8005d44 <HAL_RCCEx_PeriphCLKConfig+0x280>
 8005e1e:	f1b1 5f40 	cmp.w	r1, #805306368	@ 0x30000000
 8005e22:	d08f      	beq.n	8005d44 <HAL_RCCEx_PeriphCLKConfig+0x280>
 8005e24:	2601      	movs	r6, #1
 8005e26:	4635      	mov	r5, r6
 8005e28:	e797      	b.n	8005d5a <HAL_RCCEx_PeriphCLKConfig+0x296>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005e2a:	4837      	ldr	r0, [pc, #220]	@ (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8005e2c:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005e2e:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8005e32:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005e34:	2d00      	cmp	r5, #0
 8005e36:	f000 83b5 	beq.w	80065a4 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 8005e3a:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005e3c:	0259      	lsls	r1, r3, #9
 8005e3e:	f100 82c0 	bmi.w	80063c2 <HAL_RCCEx_PeriphCLKConfig+0x8fe>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005e42:	07df      	lsls	r7, r3, #31
 8005e44:	d52f      	bpl.n	8005ea6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
    switch (PeriphClkInit->Usart16ClockSelection)
 8005e46:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 8005e48:	2928      	cmp	r1, #40	@ 0x28
 8005e4a:	d82a      	bhi.n	8005ea2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8005e4c:	e8df f011 	tbh	[pc, r1, lsl #1]
 8005e50:	002902ab 	.word	0x002902ab
 8005e54:	00290029 	.word	0x00290029
 8005e58:	00290029 	.word	0x00290029
 8005e5c:	00290029 	.word	0x00290029
 8005e60:	0029029c 	.word	0x0029029c
 8005e64:	00290029 	.word	0x00290029
 8005e68:	00290029 	.word	0x00290029
 8005e6c:	00290029 	.word	0x00290029
 8005e70:	0029052d 	.word	0x0029052d
 8005e74:	00290029 	.word	0x00290029
 8005e78:	00290029 	.word	0x00290029
 8005e7c:	00290029 	.word	0x00290029
 8005e80:	002902ab 	.word	0x002902ab
 8005e84:	00290029 	.word	0x00290029
 8005e88:	00290029 	.word	0x00290029
 8005e8c:	00290029 	.word	0x00290029
 8005e90:	002902ab 	.word	0x002902ab
 8005e94:	00290029 	.word	0x00290029
 8005e98:	00290029 	.word	0x00290029
 8005e9c:	00290029 	.word	0x00290029
 8005ea0:	02ab      	.short	0x02ab
 8005ea2:	2601      	movs	r6, #1
 8005ea4:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005ea6:	0798      	lsls	r0, r3, #30
 8005ea8:	d51e      	bpl.n	8005ee8 <HAL_RCCEx_PeriphCLKConfig+0x424>
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005eaa:	6fa1      	ldr	r1, [r4, #120]	@ 0x78
 8005eac:	2905      	cmp	r1, #5
 8005eae:	f200 851c 	bhi.w	80068ea <HAL_RCCEx_PeriphCLKConfig+0xe26>
 8005eb2:	e8df f011 	tbh	[pc, r1, lsl #1]
 8005eb6:	0015      	.short	0x0015
 8005eb8:	04e80006 	.word	0x04e80006
 8005ebc:	00150015 	.word	0x00150015
 8005ec0:	0015      	.short	0x0015
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005ec2:	4911      	ldr	r1, [pc, #68]	@ (8005f08 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8005ec4:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005ec6:	f001 0103 	and.w	r1, r1, #3
 8005eca:	2903      	cmp	r1, #3
 8005ecc:	f000 850d 	beq.w	80068ea <HAL_RCCEx_PeriphCLKConfig+0xe26>
 8005ed0:	2101      	movs	r1, #1
 8005ed2:	f104 0008 	add.w	r0, r4, #8
 8005ed6:	f7ff fd11 	bl	80058fc <RCCEx_PLL2_Config.part.0>
 8005eda:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005edc:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005ee0:	2d00      	cmp	r5, #0
 8005ee2:	f000 837b 	beq.w	80065dc <HAL_RCCEx_PeriphCLKConfig+0xb18>
 8005ee6:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005ee8:	0759      	lsls	r1, r3, #29
 8005eea:	d522      	bpl.n	8005f32 <HAL_RCCEx_PeriphCLKConfig+0x46e>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005eec:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 8005ef0:	2905      	cmp	r1, #5
 8005ef2:	f200 84fe 	bhi.w	80068f2 <HAL_RCCEx_PeriphCLKConfig+0xe2e>
 8005ef6:	e8df f011 	tbh	[pc, r1, lsl #1]
 8005efa:	0018      	.short	0x0018
 8005efc:	04b40009 	.word	0x04b40009
 8005f00:	00180018 	.word	0x00180018
 8005f04:	0018      	.short	0x0018
 8005f06:	bf00      	nop
 8005f08:	58024400 	.word	0x58024400
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005f0c:	49b0      	ldr	r1, [pc, #704]	@ (80061d0 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8005f0e:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005f10:	f001 0103 	and.w	r1, r1, #3
 8005f14:	2903      	cmp	r1, #3
 8005f16:	f000 84ec 	beq.w	80068f2 <HAL_RCCEx_PeriphCLKConfig+0xe2e>
 8005f1a:	2101      	movs	r1, #1
 8005f1c:	f104 0008 	add.w	r0, r4, #8
 8005f20:	f7ff fcec 	bl	80058fc <RCCEx_PLL2_Config.part.0>
 8005f24:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005f26:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005f2a:	2d00      	cmp	r5, #0
 8005f2c:	f000 8364 	beq.w	80065f8 <HAL_RCCEx_PeriphCLKConfig+0xb34>
 8005f30:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005f32:	069f      	lsls	r7, r3, #26
 8005f34:	d526      	bpl.n	8005f84 <HAL_RCCEx_PeriphCLKConfig+0x4c0>
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005f36:	f8d4 1090 	ldr.w	r1, [r4, #144]	@ 0x90
 8005f3a:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 8005f3e:	f000 836e 	beq.w	800661e <HAL_RCCEx_PeriphCLKConfig+0xb5a>
 8005f42:	f200 8194 	bhi.w	800626e <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 8005f46:	b191      	cbz	r1, 8005f6e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 8005f48:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 8005f4c:	f040 8199 	bne.w	8006282 <HAL_RCCEx_PeriphCLKConfig+0x7be>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005f50:	499f      	ldr	r1, [pc, #636]	@ (80061d0 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8005f52:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005f54:	f001 0103 	and.w	r1, r1, #3
 8005f58:	2903      	cmp	r1, #3
 8005f5a:	f000 8192 	beq.w	8006282 <HAL_RCCEx_PeriphCLKConfig+0x7be>
 8005f5e:	2100      	movs	r1, #0
 8005f60:	f104 0008 	add.w	r0, r4, #8
 8005f64:	f7ff fcca 	bl	80058fc <RCCEx_PLL2_Config.part.0>
 8005f68:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005f6a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005f6e:	2d00      	cmp	r5, #0
 8005f70:	f040 834b 	bne.w	800660a <HAL_RCCEx_PeriphCLKConfig+0xb46>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005f74:	4f96      	ldr	r7, [pc, #600]	@ (80061d0 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8005f76:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 8005f7a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005f7c:	f021 41e0 	bic.w	r1, r1, #1879048192	@ 0x70000000
 8005f80:	4301      	orrs	r1, r0
 8005f82:	6579      	str	r1, [r7, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005f84:	0658      	lsls	r0, r3, #25
 8005f86:	d526      	bpl.n	8005fd6 <HAL_RCCEx_PeriphCLKConfig+0x512>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005f88:	f8d4 109c 	ldr.w	r1, [r4, #156]	@ 0x9c
 8005f8c:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8005f90:	f000 83a1 	beq.w	80066d6 <HAL_RCCEx_PeriphCLKConfig+0xc12>
 8005f94:	f200 8178 	bhi.w	8006288 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
 8005f98:	b191      	cbz	r1, 8005fc0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 8005f9a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8005f9e:	f040 817d 	bne.w	800629c <HAL_RCCEx_PeriphCLKConfig+0x7d8>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005fa2:	498b      	ldr	r1, [pc, #556]	@ (80061d0 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8005fa4:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005fa6:	f001 0103 	and.w	r1, r1, #3
 8005faa:	2903      	cmp	r1, #3
 8005fac:	f000 8176 	beq.w	800629c <HAL_RCCEx_PeriphCLKConfig+0x7d8>
 8005fb0:	2100      	movs	r1, #0
 8005fb2:	f104 0008 	add.w	r0, r4, #8
 8005fb6:	f7ff fca1 	bl	80058fc <RCCEx_PLL2_Config.part.0>
 8005fba:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005fbc:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005fc0:	2d00      	cmp	r5, #0
 8005fc2:	f040 8328 	bne.w	8006616 <HAL_RCCEx_PeriphCLKConfig+0xb52>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005fc6:	4f82      	ldr	r7, [pc, #520]	@ (80061d0 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8005fc8:	f8d4 009c 	ldr.w	r0, [r4, #156]	@ 0x9c
 8005fcc:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005fce:	f421 51e0 	bic.w	r1, r1, #7168	@ 0x1c00
 8005fd2:	4301      	orrs	r1, r0
 8005fd4:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005fd6:	0619      	lsls	r1, r3, #24
 8005fd8:	d526      	bpl.n	8006028 <HAL_RCCEx_PeriphCLKConfig+0x564>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005fda:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 8005fde:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 8005fe2:	f000 8353 	beq.w	800668c <HAL_RCCEx_PeriphCLKConfig+0xbc8>
 8005fe6:	f200 815c 	bhi.w	80062a2 <HAL_RCCEx_PeriphCLKConfig+0x7de>
 8005fea:	b191      	cbz	r1, 8006012 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 8005fec:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 8005ff0:	f040 8161 	bne.w	80062b6 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005ff4:	4976      	ldr	r1, [pc, #472]	@ (80061d0 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8005ff6:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005ff8:	f001 0103 	and.w	r1, r1, #3
 8005ffc:	2903      	cmp	r1, #3
 8005ffe:	f000 815a 	beq.w	80062b6 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 8006002:	2100      	movs	r1, #0
 8006004:	f104 0008 	add.w	r0, r4, #8
 8006008:	f7ff fc78 	bl	80058fc <RCCEx_PLL2_Config.part.0>
 800600c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800600e:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8006012:	2d00      	cmp	r5, #0
 8006014:	f040 82fb 	bne.w	800660e <HAL_RCCEx_PeriphCLKConfig+0xb4a>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006018:	4f6d      	ldr	r7, [pc, #436]	@ (80061d0 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 800601a:	f8d4 00a0 	ldr.w	r0, [r4, #160]	@ 0xa0
 800601e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006020:	f421 4160 	bic.w	r1, r1, #57344	@ 0xe000
 8006024:	4301      	orrs	r1, r0
 8006026:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8006028:	071f      	lsls	r7, r3, #28
 800602a:	d50b      	bpl.n	8006044 <HAL_RCCEx_PeriphCLKConfig+0x580>
    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800602c:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 8006030:	f5b0 5f80 	cmp.w	r0, #4096	@ 0x1000
 8006034:	f000 8250 	beq.w	80064d8 <HAL_RCCEx_PeriphCLKConfig+0xa14>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8006038:	4f65      	ldr	r7, [pc, #404]	@ (80061d0 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 800603a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800603c:	f421 5140 	bic.w	r1, r1, #12288	@ 0x3000
 8006040:	4301      	orrs	r1, r0
 8006042:	6579      	str	r1, [r7, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006044:	06d8      	lsls	r0, r3, #27
 8006046:	d50b      	bpl.n	8006060 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8006048:	f8d4 0098 	ldr.w	r0, [r4, #152]	@ 0x98
 800604c:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
 8006050:	f000 8257 	beq.w	8006502 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006054:	4f5e      	ldr	r7, [pc, #376]	@ (80061d0 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006056:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006058:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
 800605c:	4301      	orrs	r1, r0
 800605e:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006060:	0319      	lsls	r1, r3, #12
 8006062:	d50e      	bpl.n	8006082 <HAL_RCCEx_PeriphCLKConfig+0x5be>
    switch (PeriphClkInit->AdcClockSelection)
 8006064:	f8d4 10a4 	ldr.w	r1, [r4, #164]	@ 0xa4
 8006068:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 800606c:	f000 816e 	beq.w	800634c <HAL_RCCEx_PeriphCLKConfig+0x888>
 8006070:	f5b1 3f00 	cmp.w	r1, #131072	@ 0x20000
 8006074:	f000 8179 	beq.w	800636a <HAL_RCCEx_PeriphCLKConfig+0x8a6>
 8006078:	2900      	cmp	r1, #0
 800607a:	f000 827a 	beq.w	8006572 <HAL_RCCEx_PeriphCLKConfig+0xaae>
 800607e:	2601      	movs	r6, #1
 8006080:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006082:	035f      	lsls	r7, r3, #13
 8006084:	d50f      	bpl.n	80060a6 <HAL_RCCEx_PeriphCLKConfig+0x5e2>
    switch (PeriphClkInit->UsbClockSelection)
 8006086:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 800608a:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800608e:	f000 82eb 	beq.w	8006668 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8006092:	f5b1 1f40 	cmp.w	r1, #3145728	@ 0x300000
 8006096:	f000 813d 	beq.w	8006314 <HAL_RCCEx_PeriphCLKConfig+0x850>
 800609a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800609e:	f000 8134 	beq.w	800630a <HAL_RCCEx_PeriphCLKConfig+0x846>
 80060a2:	2601      	movs	r6, #1
 80060a4:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80060a6:	03d8      	lsls	r0, r3, #15
 80060a8:	d520      	bpl.n	80060ec <HAL_RCCEx_PeriphCLKConfig+0x628>
    switch (PeriphClkInit->SdmmcClockSelection)
 80060aa:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 80060ac:	2900      	cmp	r1, #0
 80060ae:	f000 8245 	beq.w	800653c <HAL_RCCEx_PeriphCLKConfig+0xa78>
 80060b2:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 80060b6:	f040 8125 	bne.w	8006304 <HAL_RCCEx_PeriphCLKConfig+0x840>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80060ba:	4945      	ldr	r1, [pc, #276]	@ (80061d0 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 80060bc:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80060be:	f001 0103 	and.w	r1, r1, #3
 80060c2:	2903      	cmp	r1, #3
 80060c4:	f000 811e 	beq.w	8006304 <HAL_RCCEx_PeriphCLKConfig+0x840>
 80060c8:	2102      	movs	r1, #2
 80060ca:	f104 0008 	add.w	r0, r4, #8
 80060ce:	f7ff fc15 	bl	80058fc <RCCEx_PLL2_Config.part.0>
 80060d2:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80060d4:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80060d8:	2d00      	cmp	r5, #0
 80060da:	f040 8237 	bne.w	800654c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80060de:	4f3c      	ldr	r7, [pc, #240]	@ (80061d0 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 80060e0:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 80060e2:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80060e4:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 80060e8:	4301      	orrs	r1, r0
 80060ea:	64f9      	str	r1, [r7, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80060ec:	0099      	lsls	r1, r3, #2
 80060ee:	d50e      	bpl.n	800610e <HAL_RCCEx_PeriphCLKConfig+0x64a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80060f0:	4937      	ldr	r1, [pc, #220]	@ (80061d0 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 80060f2:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80060f4:	f001 0103 	and.w	r1, r1, #3
 80060f8:	2903      	cmp	r1, #3
 80060fa:	d007      	beq.n	800610c <HAL_RCCEx_PeriphCLKConfig+0x648>
 80060fc:	2102      	movs	r1, #2
 80060fe:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8006102:	f7ff fc6d 	bl	80059e0 <RCCEx_PLL3_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006106:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800610a:	b100      	cbz	r0, 800610e <HAL_RCCEx_PeriphCLKConfig+0x64a>
      status = HAL_ERROR;
 800610c:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800610e:	039f      	lsls	r7, r3, #14
 8006110:	f140 80e0 	bpl.w	80062d4 <HAL_RCCEx_PeriphCLKConfig+0x810>
    switch (PeriphClkInit->RngClockSelection)
 8006114:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 8006118:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 800611c:	f000 8205 	beq.w	800652a <HAL_RCCEx_PeriphCLKConfig+0xa66>
 8006120:	f240 80cc 	bls.w	80062bc <HAL_RCCEx_PeriphCLKConfig+0x7f8>
 8006124:	f421 7080 	bic.w	r0, r1, #256	@ 0x100
 8006128:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 800612c:	f000 80c9 	beq.w	80062c2 <HAL_RCCEx_PeriphCLKConfig+0x7fe>
 8006130:	2501      	movs	r5, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006132:	02d8      	lsls	r0, r3, #11
 8006134:	d506      	bpl.n	8006144 <HAL_RCCEx_PeriphCLKConfig+0x680>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006136:	4826      	ldr	r0, [pc, #152]	@ (80061d0 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006138:	6f66      	ldr	r6, [r4, #116]	@ 0x74
 800613a:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 800613c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8006140:	4331      	orrs	r1, r6
 8006142:	6501      	str	r1, [r0, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8006144:	00d9      	lsls	r1, r3, #3
 8006146:	d507      	bpl.n	8006158 <HAL_RCCEx_PeriphCLKConfig+0x694>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8006148:	4821      	ldr	r0, [pc, #132]	@ (80061d0 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 800614a:	f8d4 60b8 	ldr.w	r6, [r4, #184]	@ 0xb8
 800614e:	6901      	ldr	r1, [r0, #16]
 8006150:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 8006154:	4331      	orrs	r1, r6
 8006156:	6101      	str	r1, [r0, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006158:	029f      	lsls	r7, r3, #10
 800615a:	d506      	bpl.n	800616a <HAL_RCCEx_PeriphCLKConfig+0x6a6>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800615c:	481c      	ldr	r0, [pc, #112]	@ (80061d0 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 800615e:	6ee6      	ldr	r6, [r4, #108]	@ 0x6c
 8006160:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 8006162:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 8006166:	4331      	orrs	r1, r6
 8006168:	6501      	str	r1, [r0, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800616a:	005e      	lsls	r6, r3, #1
 800616c:	d509      	bpl.n	8006182 <HAL_RCCEx_PeriphCLKConfig+0x6be>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800616e:	4918      	ldr	r1, [pc, #96]	@ (80061d0 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006170:	6908      	ldr	r0, [r1, #16]
 8006172:	f420 4000 	bic.w	r0, r0, #32768	@ 0x8000
 8006176:	6108      	str	r0, [r1, #16]
 8006178:	6908      	ldr	r0, [r1, #16]
 800617a:	f8d4 60bc 	ldr.w	r6, [r4, #188]	@ 0xbc
 800617e:	4330      	orrs	r0, r6
 8006180:	6108      	str	r0, [r1, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006182:	2b00      	cmp	r3, #0
 8006184:	da06      	bge.n	8006194 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8006186:	4812      	ldr	r0, [pc, #72]	@ (80061d0 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006188:	6d66      	ldr	r6, [r4, #84]	@ 0x54
 800618a:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 800618c:	f021 5140 	bic.w	r1, r1, #805306368	@ 0x30000000
 8006190:	4331      	orrs	r1, r6
 8006192:	64c1      	str	r1, [r0, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006194:	0218      	lsls	r0, r3, #8
 8006196:	d507      	bpl.n	80061a8 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006198:	490d      	ldr	r1, [pc, #52]	@ (80061d0 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 800619a:	f8d4 008c 	ldr.w	r0, [r4, #140]	@ 0x8c
 800619e:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 80061a0:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80061a4:	4303      	orrs	r3, r0
 80061a6:	654b      	str	r3, [r1, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80061a8:	07d1      	lsls	r1, r2, #31
 80061aa:	d513      	bpl.n	80061d4 <HAL_RCCEx_PeriphCLKConfig+0x710>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80061ac:	4b08      	ldr	r3, [pc, #32]	@ (80061d0 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 80061ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061b0:	f003 0303 	and.w	r3, r3, #3
 80061b4:	2b03      	cmp	r3, #3
 80061b6:	f000 818d 	beq.w	80064d4 <HAL_RCCEx_PeriphCLKConfig+0xa10>
 80061ba:	2100      	movs	r1, #0
 80061bc:	f104 0008 	add.w	r0, r4, #8
 80061c0:	f7ff fb9c 	bl	80058fc <RCCEx_PLL2_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80061c4:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 80061c6:	2800      	cmp	r0, #0
 80061c8:	f040 8204 	bne.w	80065d4 <HAL_RCCEx_PeriphCLKConfig+0xb10>
 80061cc:	e002      	b.n	80061d4 <HAL_RCCEx_PeriphCLKConfig+0x710>
 80061ce:	bf00      	nop
 80061d0:	58024400 	.word	0x58024400
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80061d4:	0793      	lsls	r3, r2, #30
 80061d6:	d50f      	bpl.n	80061f8 <HAL_RCCEx_PeriphCLKConfig+0x734>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80061d8:	4bb2      	ldr	r3, [pc, #712]	@ (80064a4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 80061da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061dc:	f003 0303 	and.w	r3, r3, #3
 80061e0:	2b03      	cmp	r3, #3
 80061e2:	f000 816c 	beq.w	80064be <HAL_RCCEx_PeriphCLKConfig+0x9fa>
 80061e6:	2101      	movs	r1, #1
 80061e8:	f104 0008 	add.w	r0, r4, #8
 80061ec:	f7ff fb86 	bl	80058fc <RCCEx_PLL2_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80061f0:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 80061f2:	2800      	cmp	r0, #0
 80061f4:	f040 81f0 	bne.w	80065d8 <HAL_RCCEx_PeriphCLKConfig+0xb14>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80061f8:	0757      	lsls	r7, r2, #29
 80061fa:	d50f      	bpl.n	800621c <HAL_RCCEx_PeriphCLKConfig+0x758>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80061fc:	4ba9      	ldr	r3, [pc, #676]	@ (80064a4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 80061fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006200:	f003 0303 	and.w	r3, r3, #3
 8006204:	2b03      	cmp	r3, #3
 8006206:	f000 815c 	beq.w	80064c2 <HAL_RCCEx_PeriphCLKConfig+0x9fe>
 800620a:	2102      	movs	r1, #2
 800620c:	f104 0008 	add.w	r0, r4, #8
 8006210:	f7ff fb74 	bl	80058fc <RCCEx_PLL2_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8006214:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8006216:	2800      	cmp	r0, #0
 8006218:	f040 81d8 	bne.w	80065cc <HAL_RCCEx_PeriphCLKConfig+0xb08>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800621c:	0716      	lsls	r6, r2, #28
 800621e:	d50f      	bpl.n	8006240 <HAL_RCCEx_PeriphCLKConfig+0x77c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006220:	4ba0      	ldr	r3, [pc, #640]	@ (80064a4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 8006222:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006224:	f003 0303 	and.w	r3, r3, #3
 8006228:	2b03      	cmp	r3, #3
 800622a:	f000 814c 	beq.w	80064c6 <HAL_RCCEx_PeriphCLKConfig+0xa02>
 800622e:	2100      	movs	r1, #0
 8006230:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8006234:	f7ff fbd4 	bl	80059e0 <RCCEx_PLL3_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8006238:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800623a:	2800      	cmp	r0, #0
 800623c:	f040 81c8 	bne.w	80065d0 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8006240:	06d0      	lsls	r0, r2, #27
 8006242:	d54a      	bpl.n	80062da <HAL_RCCEx_PeriphCLKConfig+0x816>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006244:	4b97      	ldr	r3, [pc, #604]	@ (80064a4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006246:	f104 0628 	add.w	r6, r4, #40	@ 0x28
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800624a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800624c:	f003 0303 	and.w	r3, r3, #3
 8006250:	2b03      	cmp	r3, #3
 8006252:	f000 813a 	beq.w	80064ca <HAL_RCCEx_PeriphCLKConfig+0xa06>
 8006256:	2101      	movs	r1, #1
 8006258:	4630      	mov	r0, r6
 800625a:	f7ff fbc1 	bl	80059e0 <RCCEx_PLL3_Config.part.0>
    if (ret == HAL_OK)
 800625e:	2800      	cmp	r0, #0
 8006260:	d03a      	beq.n	80062d8 <HAL_RCCEx_PeriphCLKConfig+0x814>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8006262:	6863      	ldr	r3, [r4, #4]
 8006264:	069a      	lsls	r2, r3, #26
 8006266:	f140 808c 	bpl.w	8006382 <HAL_RCCEx_PeriphCLKConfig+0x8be>
 800626a:	4605      	mov	r5, r0
 800626c:	e039      	b.n	80062e2 <HAL_RCCEx_PeriphCLKConfig+0x81e>
    switch (PeriphClkInit->Lptim1ClockSelection)
 800626e:	f021 5080 	bic.w	r0, r1, #268435456	@ 0x10000000
 8006272:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8006276:	f43f ae7a 	beq.w	8005f6e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800627a:	f1b1 5f40 	cmp.w	r1, #805306368	@ 0x30000000
 800627e:	f43f ae76 	beq.w	8005f6e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 8006282:	2601      	movs	r6, #1
 8006284:	4635      	mov	r5, r6
 8006286:	e67d      	b.n	8005f84 <HAL_RCCEx_PeriphCLKConfig+0x4c0>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8006288:	f421 6080 	bic.w	r0, r1, #1024	@ 0x400
 800628c:	f5b0 5f80 	cmp.w	r0, #4096	@ 0x1000
 8006290:	f43f ae96 	beq.w	8005fc0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 8006294:	f5b1 6f40 	cmp.w	r1, #3072	@ 0xc00
 8006298:	f43f ae92 	beq.w	8005fc0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800629c:	2601      	movs	r6, #1
 800629e:	4635      	mov	r5, r6
 80062a0:	e699      	b.n	8005fd6 <HAL_RCCEx_PeriphCLKConfig+0x512>
    switch (PeriphClkInit->Lptim345ClockSelection)
 80062a2:	f421 5000 	bic.w	r0, r1, #8192	@ 0x2000
 80062a6:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80062aa:	f43f aeb2 	beq.w	8006012 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 80062ae:	f5b1 4fc0 	cmp.w	r1, #24576	@ 0x6000
 80062b2:	f43f aeae 	beq.w	8006012 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 80062b6:	2601      	movs	r6, #1
 80062b8:	4635      	mov	r5, r6
 80062ba:	e6b5      	b.n	8006028 <HAL_RCCEx_PeriphCLKConfig+0x564>
    switch (PeriphClkInit->RngClockSelection)
 80062bc:	2900      	cmp	r1, #0
 80062be:	f47f af37 	bne.w	8006130 <HAL_RCCEx_PeriphCLKConfig+0x66c>
    if (ret == HAL_OK)
 80062c2:	2d00      	cmp	r5, #0
 80062c4:	f47f af35 	bne.w	8006132 <HAL_RCCEx_PeriphCLKConfig+0x66e>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80062c8:	4d76      	ldr	r5, [pc, #472]	@ (80064a4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 80062ca:	6d68      	ldr	r0, [r5, #84]	@ 0x54
 80062cc:	f420 7040 	bic.w	r0, r0, #768	@ 0x300
 80062d0:	4301      	orrs	r1, r0
 80062d2:	6569      	str	r1, [r5, #84]	@ 0x54
      status = HAL_ERROR;
 80062d4:	4635      	mov	r5, r6
 80062d6:	e72c      	b.n	8006132 <HAL_RCCEx_PeriphCLKConfig+0x66e>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80062d8:	6862      	ldr	r2, [r4, #4]
 80062da:	0693      	lsls	r3, r2, #26
 80062dc:	d50d      	bpl.n	80062fa <HAL_RCCEx_PeriphCLKConfig+0x836>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80062de:	f104 0628 	add.w	r6, r4, #40	@ 0x28
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80062e2:	4b70      	ldr	r3, [pc, #448]	@ (80064a4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 80062e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062e6:	f003 0303 	and.w	r3, r3, #3
 80062ea:	2b03      	cmp	r3, #3
 80062ec:	d049      	beq.n	8006382 <HAL_RCCEx_PeriphCLKConfig+0x8be>
 80062ee:	2102      	movs	r1, #2
 80062f0:	4630      	mov	r0, r6
 80062f2:	f7ff fb75 	bl	80059e0 <RCCEx_PLL3_Config.part.0>
    if (ret == HAL_OK)
 80062f6:	2800      	cmp	r0, #0
 80062f8:	d143      	bne.n	8006382 <HAL_RCCEx_PeriphCLKConfig+0x8be>
  if (status == HAL_OK)
 80062fa:	1e28      	subs	r0, r5, #0
 80062fc:	bf18      	it	ne
 80062fe:	2001      	movne	r0, #1
}
 8006300:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006304:	2601      	movs	r6, #1
 8006306:	4635      	mov	r5, r6
 8006308:	e6f0      	b.n	80060ec <HAL_RCCEx_PeriphCLKConfig+0x628>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800630a:	4866      	ldr	r0, [pc, #408]	@ (80064a4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 800630c:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800630e:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8006312:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8006314:	2d00      	cmp	r5, #0
 8006316:	f040 8140 	bne.w	800659a <HAL_RCCEx_PeriphCLKConfig+0xad6>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800631a:	4f62      	ldr	r7, [pc, #392]	@ (80064a4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 800631c:	f8d4 0088 	ldr.w	r0, [r4, #136]	@ 0x88
 8006320:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006322:	f421 1140 	bic.w	r1, r1, #3145728	@ 0x300000
 8006326:	4301      	orrs	r1, r0
 8006328:	6579      	str	r1, [r7, #84]	@ 0x54
 800632a:	e6bc      	b.n	80060a6 <HAL_RCCEx_PeriphCLKConfig+0x5e2>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800632c:	485d      	ldr	r0, [pc, #372]	@ (80064a4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 800632e:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8006330:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8006334:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8006336:	2d00      	cmp	r5, #0
 8006338:	f040 812c 	bne.w	8006594 <HAL_RCCEx_PeriphCLKConfig+0xad0>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800633c:	4f59      	ldr	r7, [pc, #356]	@ (80064a4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 800633e:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 8006340:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006342:	f021 5140 	bic.w	r1, r1, #805306368	@ 0x30000000
 8006346:	4301      	orrs	r1, r0
 8006348:	6539      	str	r1, [r7, #80]	@ 0x50
 800634a:	e516      	b.n	8005d7a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800634c:	4955      	ldr	r1, [pc, #340]	@ (80064a4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 800634e:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8006350:	f001 0103 	and.w	r1, r1, #3
 8006354:	2903      	cmp	r1, #3
 8006356:	f43f ae92 	beq.w	800607e <HAL_RCCEx_PeriphCLKConfig+0x5ba>
 800635a:	2102      	movs	r1, #2
 800635c:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8006360:	f7ff fb3e 	bl	80059e0 <RCCEx_PLL3_Config.part.0>
 8006364:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006366:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800636a:	2d00      	cmp	r5, #0
 800636c:	f040 8151 	bne.w	8006612 <HAL_RCCEx_PeriphCLKConfig+0xb4e>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006370:	4f4c      	ldr	r7, [pc, #304]	@ (80064a4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 8006372:	f8d4 00a4 	ldr.w	r0, [r4, #164]	@ 0xa4
 8006376:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006378:	f421 3140 	bic.w	r1, r1, #196608	@ 0x30000
 800637c:	4301      	orrs	r1, r0
 800637e:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006380:	e67f      	b.n	8006082 <HAL_RCCEx_PeriphCLKConfig+0x5be>
  return HAL_ERROR;
 8006382:	2001      	movs	r0, #1
}
 8006384:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006388:	4946      	ldr	r1, [pc, #280]	@ (80064a4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 800638a:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800638c:	f001 0103 	and.w	r1, r1, #3
 8006390:	2903      	cmp	r1, #3
 8006392:	f43f ad86 	beq.w	8005ea2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8006396:	2101      	movs	r1, #1
 8006398:	f104 0008 	add.w	r0, r4, #8
 800639c:	f7ff faae 	bl	80058fc <RCCEx_PLL2_Config.part.0>
 80063a0:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80063a2:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80063a6:	2d00      	cmp	r5, #0
 80063a8:	f040 8137 	bne.w	800661a <HAL_RCCEx_PeriphCLKConfig+0xb56>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80063ac:	4f3d      	ldr	r7, [pc, #244]	@ (80064a4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 80063ae:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 80063b0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80063b2:	f021 0138 	bic.w	r1, r1, #56	@ 0x38
 80063b6:	4301      	orrs	r1, r0
 80063b8:	6579      	str	r1, [r7, #84]	@ 0x54
 80063ba:	e574      	b.n	8005ea6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
 80063bc:	2601      	movs	r6, #1
 80063be:	f7ff bbb0 	b.w	8005b22 <HAL_RCCEx_PeriphCLKConfig+0x5e>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80063c2:	4f39      	ldr	r7, [pc, #228]	@ (80064a8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>)
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80063ca:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 80063cc:	f7fe fa78 	bl	80048c0 <HAL_GetTick>
 80063d0:	4680      	mov	r8, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80063d2:	e006      	b.n	80063e2 <HAL_RCCEx_PeriphCLKConfig+0x91e>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80063d4:	f7fe fa74 	bl	80048c0 <HAL_GetTick>
 80063d8:	eba0 0008 	sub.w	r0, r0, r8
 80063dc:	2864      	cmp	r0, #100	@ 0x64
 80063de:	f200 8277 	bhi.w	80068d0 <HAL_RCCEx_PeriphCLKConfig+0xe0c>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	05da      	lsls	r2, r3, #23
 80063e6:	d5f5      	bpl.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0x910>
    if (ret == HAL_OK)
 80063e8:	2d00      	cmp	r5, #0
 80063ea:	f040 8272 	bne.w	80068d2 <HAL_RCCEx_PeriphCLKConfig+0xe0e>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80063ee:	4a2d      	ldr	r2, [pc, #180]	@ (80064a4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 80063f0:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 80063f4:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 80063f6:	4059      	eors	r1, r3
 80063f8:	f411 7f40 	tst.w	r1, #768	@ 0x300
 80063fc:	d00b      	beq.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0x952>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80063fe:	6f11      	ldr	r1, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 8006400:	6f10      	ldr	r0, [r2, #112]	@ 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006402:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8006406:	f440 3080 	orr.w	r0, r0, #65536	@ 0x10000
 800640a:	6710      	str	r0, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800640c:	6f10      	ldr	r0, [r2, #112]	@ 0x70
 800640e:	f420 3080 	bic.w	r0, r0, #65536	@ 0x10000
 8006412:	6710      	str	r0, [r2, #112]	@ 0x70
        RCC->BDCR = tmpreg;
 8006414:	6711      	str	r1, [r2, #112]	@ 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8006416:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800641a:	f000 8285 	beq.w	8006928 <HAL_RCCEx_PeriphCLKConfig+0xe64>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800641e:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8006422:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 8006426:	f000 8293 	beq.w	8006950 <HAL_RCCEx_PeriphCLKConfig+0xe8c>
 800642a:	491e      	ldr	r1, [pc, #120]	@ (80064a4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 800642c:	690a      	ldr	r2, [r1, #16]
 800642e:	f422 527c 	bic.w	r2, r2, #16128	@ 0x3f00
 8006432:	610a      	str	r2, [r1, #16]
 8006434:	481b      	ldr	r0, [pc, #108]	@ (80064a4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 8006436:	f3c3 010b 	ubfx	r1, r3, #0, #12
 800643a:	6f07      	ldr	r7, [r0, #112]	@ 0x70
 800643c:	4339      	orrs	r1, r7
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800643e:	e9d4 3200 	ldrd	r3, r2, [r4]
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006442:	6701      	str	r1, [r0, #112]	@ 0x70
 8006444:	e4fd      	b.n	8005e42 <HAL_RCCEx_PeriphCLKConfig+0x37e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006446:	4817      	ldr	r0, [pc, #92]	@ (80064a4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 8006448:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800644a:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 800644e:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8006450:	2d00      	cmp	r5, #0
 8006452:	f040 80b5 	bne.w	80065c0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
 8006456:	f7ff bbe7 	b.w	8005c28 <HAL_RCCEx_PeriphCLKConfig+0x164>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800645a:	4812      	ldr	r0, [pc, #72]	@ (80064a4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 800645c:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800645e:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8006462:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8006464:	2d00      	cmp	r5, #0
 8006466:	f040 80ae 	bne.w	80065c6 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 800646a:	e422      	b.n	8005cb2 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800646c:	480d      	ldr	r0, [pc, #52]	@ (80064a4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 800646e:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8006470:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8006474:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8006476:	2d00      	cmp	r5, #0
 8006478:	f040 809f 	bne.w	80065ba <HAL_RCCEx_PeriphCLKConfig+0xaf6>
 800647c:	f7ff bba9 	b.w	8005bd2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006480:	4808      	ldr	r0, [pc, #32]	@ (80064a4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 8006482:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8006484:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8006488:	62c1      	str	r1, [r0, #44]	@ 0x2c
        break;
 800648a:	4635      	mov	r5, r6
    if (ret == HAL_OK)
 800648c:	2d00      	cmp	r5, #0
 800648e:	f040 81ad 	bne.w	80067ec <HAL_RCCEx_PeriphCLKConfig+0xd28>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006492:	4f04      	ldr	r7, [pc, #16]	@ (80064a4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>)
 8006494:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006496:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006498:	f021 0107 	bic.w	r1, r1, #7
 800649c:	4301      	orrs	r1, r0
 800649e:	6539      	str	r1, [r7, #80]	@ 0x50
 80064a0:	f7ff bb4d 	b.w	8005b3e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80064a4:	58024400 	.word	0x58024400
 80064a8:	58024800 	.word	0x58024800
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80064ac:	48bb      	ldr	r0, [pc, #748]	@ (800679c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 80064ae:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80064b0:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 80064b4:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 80064b6:	2d00      	cmp	r5, #0
 80064b8:	d17c      	bne.n	80065b4 <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 80064ba:	f7ff bb60 	b.w	8005b7e <HAL_RCCEx_PeriphCLKConfig+0xba>
    return HAL_ERROR;
 80064be:	2501      	movs	r5, #1
 80064c0:	e69a      	b.n	80061f8 <HAL_RCCEx_PeriphCLKConfig+0x734>
 80064c2:	2501      	movs	r5, #1
 80064c4:	e6aa      	b.n	800621c <HAL_RCCEx_PeriphCLKConfig+0x758>
    return HAL_ERROR;
 80064c6:	2501      	movs	r5, #1
 80064c8:	e6ba      	b.n	8006240 <HAL_RCCEx_PeriphCLKConfig+0x77c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80064ca:	0691      	lsls	r1, r2, #26
 80064cc:	f57f af59 	bpl.w	8006382 <HAL_RCCEx_PeriphCLKConfig+0x8be>
    return HAL_ERROR;
 80064d0:	2501      	movs	r5, #1
 80064d2:	e706      	b.n	80062e2 <HAL_RCCEx_PeriphCLKConfig+0x81e>
    return HAL_ERROR;
 80064d4:	2501      	movs	r5, #1
 80064d6:	e67d      	b.n	80061d4 <HAL_RCCEx_PeriphCLKConfig+0x710>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80064d8:	49b0      	ldr	r1, [pc, #704]	@ (800679c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 80064da:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80064dc:	f001 0103 	and.w	r1, r1, #3
 80064e0:	2903      	cmp	r1, #3
 80064e2:	f000 820a 	beq.w	80068fa <HAL_RCCEx_PeriphCLKConfig+0xe36>
 80064e6:	2102      	movs	r1, #2
 80064e8:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80064ec:	f7ff fa78 	bl	80059e0 <RCCEx_PLL3_Config.part.0>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80064f0:	2800      	cmp	r0, #0
 80064f2:	f000 820f 	beq.w	8006914 <HAL_RCCEx_PeriphCLKConfig+0xe50>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80064f6:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
        status = HAL_ERROR;
 80064fa:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80064fc:	e9d4 3200 	ldrd	r3, r2, [r4]
 8006500:	e59a      	b.n	8006038 <HAL_RCCEx_PeriphCLKConfig+0x574>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006502:	49a6      	ldr	r1, [pc, #664]	@ (800679c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 8006504:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8006506:	f001 0103 	and.w	r1, r1, #3
 800650a:	2903      	cmp	r1, #3
 800650c:	f000 81f8 	beq.w	8006900 <HAL_RCCEx_PeriphCLKConfig+0xe3c>
 8006510:	2102      	movs	r1, #2
 8006512:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8006516:	f7ff fa63 	bl	80059e0 <RCCEx_PLL3_Config.part.0>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800651a:	2800      	cmp	r0, #0
 800651c:	f040 81f3 	bne.w	8006906 <HAL_RCCEx_PeriphCLKConfig+0xe42>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006520:	f8d4 0098 	ldr.w	r0, [r4, #152]	@ 0x98
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006524:	e9d4 3200 	ldrd	r3, r2, [r4]
 8006528:	e594      	b.n	8006054 <HAL_RCCEx_PeriphCLKConfig+0x590>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800652a:	4f9c      	ldr	r7, [pc, #624]	@ (800679c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 800652c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800652e:	f440 3000 	orr.w	r0, r0, #131072	@ 0x20000
 8006532:	62f8      	str	r0, [r7, #44]	@ 0x2c
    if (ret == HAL_OK)
 8006534:	2d00      	cmp	r5, #0
 8006536:	f47f adfc 	bne.w	8006132 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800653a:	e6c5      	b.n	80062c8 <HAL_RCCEx_PeriphCLKConfig+0x804>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800653c:	4897      	ldr	r0, [pc, #604]	@ (800679c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 800653e:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8006540:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8006544:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8006546:	2d00      	cmp	r5, #0
 8006548:	f43f adc9 	beq.w	80060de <HAL_RCCEx_PeriphCLKConfig+0x61a>
 800654c:	462e      	mov	r6, r5
 800654e:	e5cd      	b.n	80060ec <HAL_RCCEx_PeriphCLKConfig+0x628>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006550:	4992      	ldr	r1, [pc, #584]	@ (800679c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 8006552:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8006554:	f001 0103 	and.w	r1, r1, #3
 8006558:	2903      	cmp	r1, #3
 800655a:	f43f ac0c 	beq.w	8005d76 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
 800655e:	2101      	movs	r1, #1
 8006560:	f104 0008 	add.w	r0, r4, #8
 8006564:	f7ff f9ca 	bl	80058fc <RCCEx_PLL2_Config.part.0>
 8006568:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800656a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800656e:	b98d      	cbnz	r5, 8006594 <HAL_RCCEx_PeriphCLKConfig+0xad0>
 8006570:	e6e4      	b.n	800633c <HAL_RCCEx_PeriphCLKConfig+0x878>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006572:	488a      	ldr	r0, [pc, #552]	@ (800679c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 8006574:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8006576:	f000 0003 	and.w	r0, r0, #3
 800657a:	2803      	cmp	r0, #3
 800657c:	f43f ad7f 	beq.w	800607e <HAL_RCCEx_PeriphCLKConfig+0x5ba>
 8006580:	f104 0008 	add.w	r0, r4, #8
 8006584:	f7ff f9ba 	bl	80058fc <RCCEx_PLL2_Config.part.0>
 8006588:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800658a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800658e:	2d00      	cmp	r5, #0
 8006590:	d13f      	bne.n	8006612 <HAL_RCCEx_PeriphCLKConfig+0xb4e>
 8006592:	e6ed      	b.n	8006370 <HAL_RCCEx_PeriphCLKConfig+0x8ac>
 8006594:	462e      	mov	r6, r5
 8006596:	f7ff bbf0 	b.w	8005d7a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
 800659a:	462e      	mov	r6, r5
 800659c:	e583      	b.n	80060a6 <HAL_RCCEx_PeriphCLKConfig+0x5e2>
 800659e:	462e      	mov	r6, r5
 80065a0:	f7ff bb65 	b.w	8005c6e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80065a4:	4f7d      	ldr	r7, [pc, #500]	@ (800679c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 80065a6:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 80065a8:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80065aa:	f021 0103 	bic.w	r1, r1, #3
 80065ae:	4301      	orrs	r1, r0
 80065b0:	64f9      	str	r1, [r7, #76]	@ 0x4c
 80065b2:	e443      	b.n	8005e3c <HAL_RCCEx_PeriphCLKConfig+0x378>
 80065b4:	462e      	mov	r6, r5
 80065b6:	f7ff bae9 	b.w	8005b8c <HAL_RCCEx_PeriphCLKConfig+0xc8>
 80065ba:	462e      	mov	r6, r5
 80065bc:	f7ff bb11 	b.w	8005be2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
 80065c0:	462e      	mov	r6, r5
 80065c2:	f7ff bb39 	b.w	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x174>
 80065c6:	462e      	mov	r6, r5
 80065c8:	f7ff bb7a 	b.w	8005cc0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80065cc:	4605      	mov	r5, r0
 80065ce:	e625      	b.n	800621c <HAL_RCCEx_PeriphCLKConfig+0x758>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80065d0:	4605      	mov	r5, r0
 80065d2:	e635      	b.n	8006240 <HAL_RCCEx_PeriphCLKConfig+0x77c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80065d4:	4605      	mov	r5, r0
 80065d6:	e5fd      	b.n	80061d4 <HAL_RCCEx_PeriphCLKConfig+0x710>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80065d8:	4605      	mov	r5, r0
 80065da:	e60d      	b.n	80061f8 <HAL_RCCEx_PeriphCLKConfig+0x734>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80065dc:	4f6f      	ldr	r7, [pc, #444]	@ (800679c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 80065de:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 80065e0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80065e2:	f021 0107 	bic.w	r1, r1, #7
 80065e6:	4301      	orrs	r1, r0
 80065e8:	6579      	str	r1, [r7, #84]	@ 0x54
 80065ea:	e47d      	b.n	8005ee8 <HAL_RCCEx_PeriphCLKConfig+0x424>
 80065ec:	462e      	mov	r6, r5
 80065ee:	f7ff bb8e 	b.w	8005d0e <HAL_RCCEx_PeriphCLKConfig+0x24a>
 80065f2:	462e      	mov	r6, r5
 80065f4:	f7ff bbb1 	b.w	8005d5a <HAL_RCCEx_PeriphCLKConfig+0x296>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80065f8:	4f68      	ldr	r7, [pc, #416]	@ (800679c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 80065fa:	f8d4 0094 	ldr.w	r0, [r4, #148]	@ 0x94
 80065fe:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006600:	f021 0107 	bic.w	r1, r1, #7
 8006604:	4301      	orrs	r1, r0
 8006606:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006608:	e493      	b.n	8005f32 <HAL_RCCEx_PeriphCLKConfig+0x46e>
 800660a:	462e      	mov	r6, r5
 800660c:	e4ba      	b.n	8005f84 <HAL_RCCEx_PeriphCLKConfig+0x4c0>
 800660e:	462e      	mov	r6, r5
 8006610:	e50a      	b.n	8006028 <HAL_RCCEx_PeriphCLKConfig+0x564>
 8006612:	462e      	mov	r6, r5
 8006614:	e535      	b.n	8006082 <HAL_RCCEx_PeriphCLKConfig+0x5be>
 8006616:	462e      	mov	r6, r5
 8006618:	e4dd      	b.n	8005fd6 <HAL_RCCEx_PeriphCLKConfig+0x512>
 800661a:	462e      	mov	r6, r5
 800661c:	e443      	b.n	8005ea6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800661e:	495f      	ldr	r1, [pc, #380]	@ (800679c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 8006620:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8006622:	f001 0103 	and.w	r1, r1, #3
 8006626:	2903      	cmp	r1, #3
 8006628:	f43f ae2b 	beq.w	8006282 <HAL_RCCEx_PeriphCLKConfig+0x7be>
 800662c:	2102      	movs	r1, #2
 800662e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8006632:	f7ff f9d5 	bl	80059e0 <RCCEx_PLL3_Config.part.0>
 8006636:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006638:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800663c:	2d00      	cmp	r5, #0
 800663e:	d1e4      	bne.n	800660a <HAL_RCCEx_PeriphCLKConfig+0xb46>
 8006640:	e498      	b.n	8005f74 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006642:	4956      	ldr	r1, [pc, #344]	@ (800679c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 8006644:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8006646:	f001 0103 	and.w	r1, r1, #3
 800664a:	2903      	cmp	r1, #3
 800664c:	f43f abc7 	beq.w	8005dde <HAL_RCCEx_PeriphCLKConfig+0x31a>
 8006650:	2102      	movs	r1, #2
 8006652:	f104 0008 	add.w	r0, r4, #8
 8006656:	f7ff f951 	bl	80058fc <RCCEx_PLL2_Config.part.0>
 800665a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800665c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8006660:	2d00      	cmp	r5, #0
 8006662:	d19c      	bne.n	800659e <HAL_RCCEx_PeriphCLKConfig+0xada>
 8006664:	f7ff bafc 	b.w	8005c60 <HAL_RCCEx_PeriphCLKConfig+0x19c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006668:	494c      	ldr	r1, [pc, #304]	@ (800679c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 800666a:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800666c:	f001 0103 	and.w	r1, r1, #3
 8006670:	2903      	cmp	r1, #3
 8006672:	f43f ad16 	beq.w	80060a2 <HAL_RCCEx_PeriphCLKConfig+0x5de>
 8006676:	2101      	movs	r1, #1
 8006678:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800667c:	f7ff f9b0 	bl	80059e0 <RCCEx_PLL3_Config.part.0>
 8006680:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8006682:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8006686:	2d00      	cmp	r5, #0
 8006688:	d187      	bne.n	800659a <HAL_RCCEx_PeriphCLKConfig+0xad6>
 800668a:	e646      	b.n	800631a <HAL_RCCEx_PeriphCLKConfig+0x856>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800668c:	4943      	ldr	r1, [pc, #268]	@ (800679c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 800668e:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8006690:	f001 0103 	and.w	r1, r1, #3
 8006694:	2903      	cmp	r1, #3
 8006696:	f43f ae0e 	beq.w	80062b6 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 800669a:	2102      	movs	r1, #2
 800669c:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80066a0:	f7ff f99e 	bl	80059e0 <RCCEx_PLL3_Config.part.0>
 80066a4:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80066a6:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80066aa:	2d00      	cmp	r5, #0
 80066ac:	d1af      	bne.n	800660e <HAL_RCCEx_PeriphCLKConfig+0xb4a>
 80066ae:	e4b3      	b.n	8006018 <HAL_RCCEx_PeriphCLKConfig+0x554>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80066b0:	493a      	ldr	r1, [pc, #232]	@ (800679c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 80066b2:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80066b4:	f001 0103 	and.w	r1, r1, #3
 80066b8:	2903      	cmp	r1, #3
 80066ba:	f000 8131 	beq.w	8006920 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 80066be:	2102      	movs	r1, #2
 80066c0:	f104 0008 	add.w	r0, r4, #8
 80066c4:	f7ff f91a 	bl	80058fc <RCCEx_PLL2_Config.part.0>
 80066c8:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80066ca:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80066ce:	2d00      	cmp	r5, #0
 80066d0:	f47f abb3 	bne.w	8005e3a <HAL_RCCEx_PeriphCLKConfig+0x376>
 80066d4:	e766      	b.n	80065a4 <HAL_RCCEx_PeriphCLKConfig+0xae0>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80066d6:	4931      	ldr	r1, [pc, #196]	@ (800679c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 80066d8:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80066da:	f001 0103 	and.w	r1, r1, #3
 80066de:	2903      	cmp	r1, #3
 80066e0:	f43f addc 	beq.w	800629c <HAL_RCCEx_PeriphCLKConfig+0x7d8>
 80066e4:	2102      	movs	r1, #2
 80066e6:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80066ea:	f7ff f979 	bl	80059e0 <RCCEx_PLL3_Config.part.0>
 80066ee:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80066f0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80066f4:	2d00      	cmp	r5, #0
 80066f6:	d18e      	bne.n	8006616 <HAL_RCCEx_PeriphCLKConfig+0xb52>
 80066f8:	e465      	b.n	8005fc6 <HAL_RCCEx_PeriphCLKConfig+0x502>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80066fa:	4928      	ldr	r1, [pc, #160]	@ (800679c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 80066fc:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80066fe:	f001 0103 	and.w	r1, r1, #3
 8006702:	2903      	cmp	r1, #3
 8006704:	f43f ab83 	beq.w	8005e0e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8006708:	2101      	movs	r1, #1
 800670a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800670e:	f7ff f967 	bl	80059e0 <RCCEx_PLL3_Config.part.0>
 8006712:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006714:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8006718:	2d00      	cmp	r5, #0
 800671a:	f47f af67 	bne.w	80065ec <HAL_RCCEx_PeriphCLKConfig+0xb28>
 800671e:	f7ff baef 	b.w	8005d00 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006722:	491e      	ldr	r1, [pc, #120]	@ (800679c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 8006724:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8006726:	f001 0103 	and.w	r1, r1, #3
 800672a:	2903      	cmp	r1, #3
 800672c:	f43f ab7a 	beq.w	8005e24 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8006730:	2101      	movs	r1, #1
 8006732:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8006736:	f7ff f953 	bl	80059e0 <RCCEx_PLL3_Config.part.0>
 800673a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800673c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8006740:	2d00      	cmp	r5, #0
 8006742:	f47f af56 	bne.w	80065f2 <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 8006746:	f7ff bb00 	b.w	8005d4a <HAL_RCCEx_PeriphCLKConfig+0x286>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800674a:	4914      	ldr	r1, [pc, #80]	@ (800679c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 800674c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800674e:	f001 0103 	and.w	r1, r1, #3
 8006752:	2903      	cmp	r1, #3
 8006754:	f43f ab3d 	beq.w	8005dd2 <HAL_RCCEx_PeriphCLKConfig+0x30e>
 8006758:	2100      	movs	r1, #0
 800675a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800675e:	f7ff f93f 	bl	80059e0 <RCCEx_PLL3_Config.part.0>
 8006762:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006764:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8006768:	2d00      	cmp	r5, #0
 800676a:	f47f af29 	bne.w	80065c0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
 800676e:	f7ff ba5b 	b.w	8005c28 <HAL_RCCEx_PeriphCLKConfig+0x164>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006772:	490a      	ldr	r1, [pc, #40]	@ (800679c <HAL_RCCEx_PeriphCLKConfig+0xcd8>)
 8006774:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8006776:	f001 0103 	and.w	r1, r1, #3
 800677a:	2903      	cmp	r1, #3
 800677c:	f43f ab3a 	beq.w	8005df4 <HAL_RCCEx_PeriphCLKConfig+0x330>
 8006780:	2100      	movs	r1, #0
 8006782:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8006786:	f7ff f92b 	bl	80059e0 <RCCEx_PLL3_Config.part.0>
 800678a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800678c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8006790:	2d00      	cmp	r5, #0
 8006792:	f47f af18 	bne.w	80065c6 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 8006796:	f7ff ba8c 	b.w	8005cb2 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800679a:	bf00      	nop
 800679c:	58024400 	.word	0x58024400
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80067a0:	4973      	ldr	r1, [pc, #460]	@ (8006970 <HAL_RCCEx_PeriphCLKConfig+0xeac>)
 80067a2:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80067a4:	f001 0103 	and.w	r1, r1, #3
 80067a8:	2903      	cmp	r1, #3
 80067aa:	f43f ae07 	beq.w	80063bc <HAL_RCCEx_PeriphCLKConfig+0x8f8>
 80067ae:	2102      	movs	r1, #2
 80067b0:	3028      	adds	r0, #40	@ 0x28
 80067b2:	f7ff f915 	bl	80059e0 <RCCEx_PLL3_Config.part.0>
 80067b6:	4606      	mov	r6, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80067b8:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80067bc:	2e00      	cmp	r6, #0
 80067be:	f47f a9b0 	bne.w	8005b22 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80067c2:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 80067c4:	f7ff b9a6 	b.w	8005b14 <HAL_RCCEx_PeriphCLKConfig+0x50>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80067c8:	4969      	ldr	r1, [pc, #420]	@ (8006970 <HAL_RCCEx_PeriphCLKConfig+0xeac>)
 80067ca:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80067cc:	f001 0103 	and.w	r1, r1, #3
 80067d0:	2903      	cmp	r1, #3
 80067d2:	f43f a9b2 	beq.w	8005b3a <HAL_RCCEx_PeriphCLKConfig+0x76>
 80067d6:	2100      	movs	r1, #0
 80067d8:	f104 0008 	add.w	r0, r4, #8
 80067dc:	f7ff f88e 	bl	80058fc <RCCEx_PLL2_Config.part.0>
 80067e0:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80067e2:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80067e6:	2d00      	cmp	r5, #0
 80067e8:	f43f ae53 	beq.w	8006492 <HAL_RCCEx_PeriphCLKConfig+0x9ce>
 80067ec:	462e      	mov	r6, r5
 80067ee:	f7ff b9a6 	b.w	8005b3e <HAL_RCCEx_PeriphCLKConfig+0x7a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80067f2:	495f      	ldr	r1, [pc, #380]	@ (8006970 <HAL_RCCEx_PeriphCLKConfig+0xeac>)
 80067f4:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80067f6:	f001 0103 	and.w	r1, r1, #3
 80067fa:	2903      	cmp	r1, #3
 80067fc:	f43f a99d 	beq.w	8005b3a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006800:	2100      	movs	r1, #0
 8006802:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8006806:	f7ff f8eb 	bl	80059e0 <RCCEx_PLL3_Config.part.0>
 800680a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800680c:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 8006810:	e63c      	b.n	800648c <HAL_RCCEx_PeriphCLKConfig+0x9c8>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006812:	4957      	ldr	r1, [pc, #348]	@ (8006970 <HAL_RCCEx_PeriphCLKConfig+0xeac>)
 8006814:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8006816:	f001 0103 	and.w	r1, r1, #3
 800681a:	2903      	cmp	r1, #3
 800681c:	f43f aac0 	beq.w	8005da0 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
 8006820:	2100      	movs	r1, #0
 8006822:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8006826:	f7ff f8db 	bl	80059e0 <RCCEx_PLL3_Config.part.0>
 800682a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800682c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8006830:	2d00      	cmp	r5, #0
 8006832:	f47f aebf 	bne.w	80065b4 <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 8006836:	f7ff b9a2 	b.w	8005b7e <HAL_RCCEx_PeriphCLKConfig+0xba>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800683a:	494d      	ldr	r1, [pc, #308]	@ (8006970 <HAL_RCCEx_PeriphCLKConfig+0xeac>)
 800683c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800683e:	f001 0103 	and.w	r1, r1, #3
 8006842:	2903      	cmp	r1, #3
 8006844:	f43f aaba 	beq.w	8005dbc <HAL_RCCEx_PeriphCLKConfig+0x2f8>
 8006848:	2100      	movs	r1, #0
 800684a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800684e:	f7ff f8c7 	bl	80059e0 <RCCEx_PLL3_Config.part.0>
 8006852:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8006854:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8006858:	2d00      	cmp	r5, #0
 800685a:	f47f aeae 	bne.w	80065ba <HAL_RCCEx_PeriphCLKConfig+0xaf6>
 800685e:	f7ff b9b8 	b.w	8005bd2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006862:	4943      	ldr	r1, [pc, #268]	@ (8006970 <HAL_RCCEx_PeriphCLKConfig+0xeac>)
 8006864:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8006866:	f001 0103 	and.w	r1, r1, #3
 800686a:	2903      	cmp	r1, #3
 800686c:	d041      	beq.n	80068f2 <HAL_RCCEx_PeriphCLKConfig+0xe2e>
 800686e:	2101      	movs	r1, #1
 8006870:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8006874:	f7ff f8b4 	bl	80059e0 <RCCEx_PLL3_Config.part.0>
 8006878:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800687a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800687e:	2d00      	cmp	r5, #0
 8006880:	f47f ab56 	bne.w	8005f30 <HAL_RCCEx_PeriphCLKConfig+0x46c>
 8006884:	e6b8      	b.n	80065f8 <HAL_RCCEx_PeriphCLKConfig+0xb34>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006886:	493a      	ldr	r1, [pc, #232]	@ (8006970 <HAL_RCCEx_PeriphCLKConfig+0xeac>)
 8006888:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800688a:	f001 0103 	and.w	r1, r1, #3
 800688e:	2903      	cmp	r1, #3
 8006890:	d02b      	beq.n	80068ea <HAL_RCCEx_PeriphCLKConfig+0xe26>
 8006892:	2101      	movs	r1, #1
 8006894:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8006898:	f7ff f8a2 	bl	80059e0 <RCCEx_PLL3_Config.part.0>
 800689c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800689e:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80068a2:	2d00      	cmp	r5, #0
 80068a4:	f47f ab1f 	bne.w	8005ee6 <HAL_RCCEx_PeriphCLKConfig+0x422>
 80068a8:	e698      	b.n	80065dc <HAL_RCCEx_PeriphCLKConfig+0xb18>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80068aa:	4931      	ldr	r1, [pc, #196]	@ (8006970 <HAL_RCCEx_PeriphCLKConfig+0xeac>)
 80068ac:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80068ae:	f001 0103 	and.w	r1, r1, #3
 80068b2:	2903      	cmp	r1, #3
 80068b4:	f43f aaf5 	beq.w	8005ea2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80068b8:	2101      	movs	r1, #1
 80068ba:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80068be:	f7ff f88f 	bl	80059e0 <RCCEx_PLL3_Config.part.0>
 80068c2:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80068c4:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80068c8:	2d00      	cmp	r5, #0
 80068ca:	f47f aea6 	bne.w	800661a <HAL_RCCEx_PeriphCLKConfig+0xb56>
 80068ce:	e56d      	b.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0x8e8>
        ret = HAL_TIMEOUT;
 80068d0:	2503      	movs	r5, #3
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80068d2:	462e      	mov	r6, r5
 80068d4:	e9d4 3200 	ldrd	r3, r2, [r4]
 80068d8:	f7ff bab3 	b.w	8005e42 <HAL_RCCEx_PeriphCLKConfig+0x37e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80068dc:	4d24      	ldr	r5, [pc, #144]	@ (8006970 <HAL_RCCEx_PeriphCLKConfig+0xeac>)
 80068de:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 80068e0:	f440 3000 	orr.w	r0, r0, #131072	@ 0x20000
 80068e4:	62e8      	str	r0, [r5, #44]	@ 0x2c
    if (ret == HAL_OK)
 80068e6:	f7ff b915 	b.w	8005b14 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80068ea:	2601      	movs	r6, #1
 80068ec:	4635      	mov	r5, r6
 80068ee:	f7ff bafb 	b.w	8005ee8 <HAL_RCCEx_PeriphCLKConfig+0x424>
 80068f2:	2601      	movs	r6, #1
 80068f4:	4635      	mov	r5, r6
 80068f6:	f7ff bb1c 	b.w	8005f32 <HAL_RCCEx_PeriphCLKConfig+0x46e>
        status = HAL_ERROR;
 80068fa:	2601      	movs	r6, #1
 80068fc:	f7ff bb9c 	b.w	8006038 <HAL_RCCEx_PeriphCLKConfig+0x574>
        status = HAL_ERROR;
 8006900:	2601      	movs	r6, #1
 8006902:	f7ff bba7 	b.w	8006054 <HAL_RCCEx_PeriphCLKConfig+0x590>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006906:	f8d4 0098 	ldr.w	r0, [r4, #152]	@ 0x98
        status = HAL_ERROR;
 800690a:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800690c:	e9d4 3200 	ldrd	r3, r2, [r4]
 8006910:	f7ff bba0 	b.w	8006054 <HAL_RCCEx_PeriphCLKConfig+0x590>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8006914:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006918:	e9d4 3200 	ldrd	r3, r2, [r4]
 800691c:	f7ff bb8c 	b.w	8006038 <HAL_RCCEx_PeriphCLKConfig+0x574>
 8006920:	2601      	movs	r6, #1
 8006922:	4635      	mov	r5, r6
 8006924:	f7ff ba8a 	b.w	8005e3c <HAL_RCCEx_PeriphCLKConfig+0x378>
        tickstart = HAL_GetTick();
 8006928:	f7fd ffca 	bl	80048c0 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800692c:	f8df 8040 	ldr.w	r8, [pc, #64]	@ 8006970 <HAL_RCCEx_PeriphCLKConfig+0xeac>
        tickstart = HAL_GetTick();
 8006930:	4607      	mov	r7, r0
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006932:	f241 3988 	movw	r9, #5000	@ 0x1388
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006936:	e004      	b.n	8006942 <HAL_RCCEx_PeriphCLKConfig+0xe7e>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006938:	f7fd ffc2 	bl	80048c0 <HAL_GetTick>
 800693c:	1bc0      	subs	r0, r0, r7
 800693e:	4548      	cmp	r0, r9
 8006940:	d810      	bhi.n	8006964 <HAL_RCCEx_PeriphCLKConfig+0xea0>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006942:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 8006946:	079b      	lsls	r3, r3, #30
 8006948:	d5f6      	bpl.n	8006938 <HAL_RCCEx_PeriphCLKConfig+0xe74>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800694a:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 800694e:	e566      	b.n	800641e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8006950:	4807      	ldr	r0, [pc, #28]	@ (8006970 <HAL_RCCEx_PeriphCLKConfig+0xeac>)
 8006952:	4a08      	ldr	r2, [pc, #32]	@ (8006974 <HAL_RCCEx_PeriphCLKConfig+0xeb0>)
 8006954:	6901      	ldr	r1, [r0, #16]
 8006956:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 800695a:	f421 517c 	bic.w	r1, r1, #16128	@ 0x3f00
 800695e:	430a      	orrs	r2, r1
 8006960:	6102      	str	r2, [r0, #16]
 8006962:	e567      	b.n	8006434 <HAL_RCCEx_PeriphCLKConfig+0x970>
        status = ret;
 8006964:	2603      	movs	r6, #3
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006966:	e9d4 3200 	ldrd	r3, r2, [r4]
 800696a:	4635      	mov	r5, r6
 800696c:	f7ff ba69 	b.w	8005e42 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8006970:	58024400 	.word	0x58024400
 8006974:	00ffffcf 	.word	0x00ffffcf

08006978 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 8006978:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800697a:	f7fe feef 	bl	800575c <HAL_RCC_GetHCLKFreq>
 800697e:	4b05      	ldr	r3, [pc, #20]	@ (8006994 <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 8006980:	4a05      	ldr	r2, [pc, #20]	@ (8006998 <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 8006982:	6a1b      	ldr	r3, [r3, #32]
 8006984:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8006988:	5cd3      	ldrb	r3, [r2, r3]
 800698a:	f003 031f 	and.w	r3, r3, #31
}
 800698e:	40d8      	lsrs	r0, r3
 8006990:	bd08      	pop	{r3, pc}
 8006992:	bf00      	nop
 8006994:	58024400 	.word	0x58024400
 8006998:	080078b4 	.word	0x080078b4

0800699c <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800699c:	4a47      	ldr	r2, [pc, #284]	@ (8006abc <HAL_RCCEx_GetPLL2ClockFreq+0x120>)
{
 800699e:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80069a0:	6a91      	ldr	r1, [r2, #40]	@ 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80069a2:	6a95      	ldr	r5, [r2, #40]	@ 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80069a4:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
  if (pll2m != 0U)
 80069a6:	f415 3f7c 	tst.w	r5, #258048	@ 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80069aa:	f3c5 3305 	ubfx	r3, r5, #12, #6
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80069ae:	6bd4      	ldr	r4, [r2, #60]	@ 0x3c
  if (pll2m != 0U)
 80069b0:	d05b      	beq.n	8006a6a <HAL_RCCEx_GetPLL2ClockFreq+0xce>
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80069b2:	f3c4 04cc 	ubfx	r4, r4, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80069b6:	f3c6 1600 	ubfx	r6, r6, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80069ba:	f001 0103 	and.w	r1, r1, #3
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80069be:	ee07 3a90 	vmov	s15, r3
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80069c2:	fb06 f404 	mul.w	r4, r6, r4
    switch (pllsource)
 80069c6:	2901      	cmp	r1, #1
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80069c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80069cc:	ee06 4a90 	vmov	s13, r4
 80069d0:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 80069d4:	d003      	beq.n	80069de <HAL_RCCEx_GetPLL2ClockFreq+0x42>
 80069d6:	2902      	cmp	r1, #2
 80069d8:	d06a      	beq.n	8006ab0 <HAL_RCCEx_GetPLL2ClockFreq+0x114>
 80069da:	2900      	cmp	r1, #0
 80069dc:	d04a      	beq.n	8006a74 <HAL_RCCEx_GetPLL2ClockFreq+0xd8>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80069de:	eddf 7a38 	vldr	s15, [pc, #224]	@ 8006ac0 <HAL_RCCEx_GetPLL2ClockFreq+0x124>
 80069e2:	ee87 6a87 	vdiv.f32	s12, s15, s14
 80069e6:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 80069e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069ec:	ee07 3a90 	vmov	s15, r3
 80069f0:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 80069f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80069f8:	ee77 7aa5 	vadd.f32	s15, s15, s11
 80069fc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a00:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8006a04:	4a2d      	ldr	r2, [pc, #180]	@ (8006abc <HAL_RCCEx_GetPLL2ClockFreq+0x120>)
 8006a06:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8006a0a:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8006a0c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8006a10:	ee07 3a10 	vmov	s14, r3
 8006a14:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8006a18:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8006a1a:	ee37 7a06 	vadd.f32	s14, s14, s12
 8006a1e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006a22:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8006a26:	edc0 6a00 	vstr	s13, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8006a2a:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8006a2c:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8006a30:	ee07 3a10 	vmov	s14, r3
 8006a34:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006a38:	ee37 7a06 	vadd.f32	s14, s14, s12
 8006a3c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006a40:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8006a44:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006a48:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8006a4a:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8006a4e:	ee06 3a90 	vmov	s13, r3
 8006a52:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8006a56:	ee76 6a86 	vadd.f32	s13, s13, s12
 8006a5a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8006a5e:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8006a62:	ee17 3a90 	vmov	r3, s15
 8006a66:	6083      	str	r3, [r0, #8]
}
 8006a68:	4770      	bx	lr
 8006a6a:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006a6c:	e9c0 3300 	strd	r3, r3, [r0]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006a70:	6083      	str	r3, [r0, #8]
}
 8006a72:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006a74:	6813      	ldr	r3, [r2, #0]
 8006a76:	069b      	lsls	r3, r3, #26
 8006a78:	d51d      	bpl.n	8006ab6 <HAL_RCCEx_GetPLL2ClockFreq+0x11a>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006a7a:	6814      	ldr	r4, [r2, #0]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006a7c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8006a80:	6b93      	ldr	r3, [r2, #56]	@ 0x38
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006a82:	4910      	ldr	r1, [pc, #64]	@ (8006ac4 <HAL_RCCEx_GetPLL2ClockFreq+0x128>)
 8006a84:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006a88:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006a8c:	40d1      	lsrs	r1, r2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006a8e:	ee06 3a10 	vmov	s12, r3
 8006a92:	ee05 1a90 	vmov	s11, r1
 8006a96:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8006a9a:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8006a9e:	ee36 6a27 	vadd.f32	s12, s12, s15
 8006aa2:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8006aa6:	ee36 7a26 	vadd.f32	s14, s12, s13
 8006aaa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006aae:	e7a9      	b.n	8006a04 <HAL_RCCEx_GetPLL2ClockFreq+0x68>
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006ab0:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8006ac8 <HAL_RCCEx_GetPLL2ClockFreq+0x12c>
 8006ab4:	e795      	b.n	80069e2 <HAL_RCCEx_GetPLL2ClockFreq+0x46>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006ab6:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8006acc <HAL_RCCEx_GetPLL2ClockFreq+0x130>
 8006aba:	e792      	b.n	80069e2 <HAL_RCCEx_GetPLL2ClockFreq+0x46>
 8006abc:	58024400 	.word	0x58024400
 8006ac0:	4a742400 	.word	0x4a742400
 8006ac4:	03d09000 	.word	0x03d09000
 8006ac8:	4af42400 	.word	0x4af42400
 8006acc:	4c742400 	.word	0x4c742400

08006ad0 <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006ad0:	4a47      	ldr	r2, [pc, #284]	@ (8006bf0 <HAL_RCCEx_GetPLL3ClockFreq+0x120>)
{
 8006ad2:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006ad4:	6a91      	ldr	r1, [r2, #40]	@ 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8006ad6:	6a95      	ldr	r5, [r2, #40]	@ 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8006ad8:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
  if (pll3m != 0U)
 8006ada:	f015 7f7c 	tst.w	r5, #66060288	@ 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8006ade:	f3c5 5305 	ubfx	r3, r5, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8006ae2:	6c54      	ldr	r4, [r2, #68]	@ 0x44
  if (pll3m != 0U)
 8006ae4:	d05b      	beq.n	8006b9e <HAL_RCCEx_GetPLL3ClockFreq+0xce>
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8006ae6:	f3c4 04cc 	ubfx	r4, r4, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8006aea:	f3c6 2600 	ubfx	r6, r6, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006aee:	f001 0103 	and.w	r1, r1, #3
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006af2:	ee07 3a90 	vmov	s15, r3
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8006af6:	fb06 f404 	mul.w	r4, r6, r4
    switch (pllsource)
 8006afa:	2901      	cmp	r1, #1
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006afc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006b00:	ee06 4a90 	vmov	s13, r4
 8006b04:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 8006b08:	d003      	beq.n	8006b12 <HAL_RCCEx_GetPLL3ClockFreq+0x42>
 8006b0a:	2902      	cmp	r1, #2
 8006b0c:	d06a      	beq.n	8006be4 <HAL_RCCEx_GetPLL3ClockFreq+0x114>
 8006b0e:	2900      	cmp	r1, #0
 8006b10:	d04a      	beq.n	8006ba8 <HAL_RCCEx_GetPLL3ClockFreq+0xd8>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006b12:	eddf 7a38 	vldr	s15, [pc, #224]	@ 8006bf4 <HAL_RCCEx_GetPLL3ClockFreq+0x124>
 8006b16:	ee87 6a87 	vdiv.f32	s12, s15, s14
 8006b1a:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8006b1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b20:	ee07 3a90 	vmov	s15, r3
 8006b24:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8006b28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006b2c:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8006b30:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b34:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8006b38:	4a2d      	ldr	r2, [pc, #180]	@ (8006bf0 <HAL_RCCEx_GetPLL3ClockFreq+0x120>)
 8006b3a:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8006b3e:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8006b40:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8006b44:	ee07 3a10 	vmov	s14, r3
 8006b48:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8006b4c:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8006b4e:	ee37 7a06 	vadd.f32	s14, s14, s12
 8006b52:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006b56:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8006b5a:	edc0 6a00 	vstr	s13, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8006b5e:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8006b60:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8006b64:	ee07 3a10 	vmov	s14, r3
 8006b68:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006b6c:	ee37 7a06 	vadd.f32	s14, s14, s12
 8006b70:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006b74:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8006b78:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006b7c:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8006b7e:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8006b82:	ee06 3a90 	vmov	s13, r3
 8006b86:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8006b8a:	ee76 6a86 	vadd.f32	s13, s13, s12
 8006b8e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8006b92:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8006b96:	ee17 3a90 	vmov	r3, s15
 8006b9a:	6083      	str	r3, [r0, #8]
}
 8006b9c:	4770      	bx	lr
 8006b9e:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006ba0:	e9c0 3300 	strd	r3, r3, [r0]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006ba4:	6083      	str	r3, [r0, #8]
}
 8006ba6:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006ba8:	6813      	ldr	r3, [r2, #0]
 8006baa:	069b      	lsls	r3, r3, #26
 8006bac:	d51d      	bpl.n	8006bea <HAL_RCCEx_GetPLL3ClockFreq+0x11a>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006bae:	6814      	ldr	r4, [r2, #0]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006bb0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8006bb4:	6c13      	ldr	r3, [r2, #64]	@ 0x40
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006bb6:	4910      	ldr	r1, [pc, #64]	@ (8006bf8 <HAL_RCCEx_GetPLL3ClockFreq+0x128>)
 8006bb8:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006bbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006bc0:	40d1      	lsrs	r1, r2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006bc2:	ee06 3a10 	vmov	s12, r3
 8006bc6:	ee05 1a90 	vmov	s11, r1
 8006bca:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8006bce:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8006bd2:	ee36 6a27 	vadd.f32	s12, s12, s15
 8006bd6:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8006bda:	ee36 7a26 	vadd.f32	s14, s12, s13
 8006bde:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006be2:	e7a9      	b.n	8006b38 <HAL_RCCEx_GetPLL3ClockFreq+0x68>
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006be4:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8006bfc <HAL_RCCEx_GetPLL3ClockFreq+0x12c>
 8006be8:	e795      	b.n	8006b16 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006bea:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8006c00 <HAL_RCCEx_GetPLL3ClockFreq+0x130>
 8006bee:	e792      	b.n	8006b16 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
 8006bf0:	58024400 	.word	0x58024400
 8006bf4:	4a742400 	.word	0x4a742400
 8006bf8:	03d09000 	.word	0x03d09000
 8006bfc:	4af42400 	.word	0x4af42400
 8006c00:	4c742400 	.word	0x4c742400

08006c04 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c08:	461d      	mov	r5, r3
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006c0a:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8006c0e:	2b20      	cmp	r3, #32
 8006c10:	d156      	bne.n	8006cc0 <HAL_UART_Transmit+0xbc>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c12:	4688      	mov	r8, r1
 8006c14:	2900      	cmp	r1, #0
 8006c16:	d050      	beq.n	8006cba <HAL_UART_Transmit+0xb6>
 8006c18:	fab2 f982 	clz	r9, r2
 8006c1c:	4616      	mov	r6, r2
 8006c1e:	ea4f 1959 	mov.w	r9, r9, lsr #5
 8006c22:	2a00      	cmp	r2, #0
 8006c24:	d049      	beq.n	8006cba <HAL_UART_Transmit+0xb6>
    {
      return  HAL_ERROR;
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006c26:	2321      	movs	r3, #33	@ 0x21
 8006c28:	4604      	mov	r4, r0
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c2a:	f8c0 9090 	str.w	r9, [r0, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006c2e:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006c32:	f7fd fe45 	bl	80048c0 <HAL_GetTick>

    huart->TxXferSize  = Size;
    huart->TxXferCount = Size;

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c36:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 8006c38:	4607      	mov	r7, r0
    huart->TxXferSize  = Size;
 8006c3a:	f8a4 6054 	strh.w	r6, [r4, #84]	@ 0x54
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->TxXferCount = Size;
 8006c42:	f8a4 6056 	strh.w	r6, [r4, #86]	@ 0x56
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c46:	d051      	beq.n	8006cec <HAL_UART_Transmit+0xe8>
    {
      pdata8bits  = pData;
      pdata16bits = NULL;
    }

    while (huart->TxXferCount > 0U)
 8006c48:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c4c:	6823      	ldr	r3, [r4, #0]
    while (huart->TxXferCount > 0U)
 8006c4e:	b292      	uxth	r2, r2
 8006c50:	b1aa      	cbz	r2, 8006c7e <HAL_UART_Transmit+0x7a>
 8006c52:	1c68      	adds	r0, r5, #1
 8006c54:	d126      	bne.n	8006ca4 <HAL_UART_Transmit+0xa0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c56:	69da      	ldr	r2, [r3, #28]
 8006c58:	0612      	lsls	r2, r2, #24
 8006c5a:	d5fc      	bpl.n	8006c56 <HAL_UART_Transmit+0x52>
      if (pdata8bits == NULL)
 8006c5c:	f1b8 0f00 	cmp.w	r8, #0
 8006c60:	d026      	beq.n	8006cb0 <HAL_UART_Transmit+0xac>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006c62:	f818 2b01 	ldrb.w	r2, [r8], #1
 8006c66:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->TxXferCount--;
 8006c68:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
 8006c6c:	3a01      	subs	r2, #1
 8006c6e:	b292      	uxth	r2, r2
 8006c70:	f8a4 2056 	strh.w	r2, [r4, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006c74:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
 8006c78:	b292      	uxth	r2, r2
 8006c7a:	2a00      	cmp	r2, #0
 8006c7c:	d1e9      	bne.n	8006c52 <HAL_UART_Transmit+0x4e>
 8006c7e:	1c69      	adds	r1, r5, #1
 8006c80:	d130      	bne.n	8006ce4 <HAL_UART_Transmit+0xe0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c82:	69da      	ldr	r2, [r3, #28]
 8006c84:	0652      	lsls	r2, r2, #25
 8006c86:	d5fc      	bpl.n	8006c82 <HAL_UART_Transmit+0x7e>
    huart->gState = HAL_UART_STATE_READY;
 8006c88:	2320      	movs	r3, #32
    return HAL_OK;
 8006c8a:	2000      	movs	r0, #0
    huart->gState = HAL_UART_STATE_READY;
 8006c8c:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
}
 8006c90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c94:	f7fd fe14 	bl	80048c0 <HAL_GetTick>
 8006c98:	1bc0      	subs	r0, r0, r7
 8006c9a:	4285      	cmp	r5, r0
 8006c9c:	d313      	bcc.n	8006cc6 <HAL_UART_Transmit+0xc2>
 8006c9e:	b195      	cbz	r5, 8006cc6 <HAL_UART_Transmit+0xc2>
      {

        return HAL_TIMEOUT;
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006ca0:	6823      	ldr	r3, [r4, #0]
 8006ca2:	681a      	ldr	r2, [r3, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ca4:	69da      	ldr	r2, [r3, #28]
 8006ca6:	0616      	lsls	r6, r2, #24
 8006ca8:	d5f4      	bpl.n	8006c94 <HAL_UART_Transmit+0x90>
      if (pdata8bits == NULL)
 8006caa:	f1b8 0f00 	cmp.w	r8, #0
 8006cae:	d1d8      	bne.n	8006c62 <HAL_UART_Transmit+0x5e>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006cb0:	f839 2b02 	ldrh.w	r2, [r9], #2
 8006cb4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006cb8:	e7d5      	b.n	8006c66 <HAL_UART_Transmit+0x62>
      return  HAL_ERROR;
 8006cba:	2001      	movs	r0, #1
}
 8006cbc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    return HAL_BUSY;
 8006cc0:	2002      	movs	r0, #2
}
 8006cc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      huart->gState = HAL_UART_STATE_READY;
 8006cc6:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 8006cc8:	2003      	movs	r0, #3
      huart->gState = HAL_UART_STATE_READY;
 8006cca:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
}
 8006cce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006cd2:	f7fd fdf5 	bl	80048c0 <HAL_GetTick>
 8006cd6:	1bc3      	subs	r3, r0, r7
 8006cd8:	429d      	cmp	r5, r3
 8006cda:	d3f4      	bcc.n	8006cc6 <HAL_UART_Transmit+0xc2>
 8006cdc:	2d00      	cmp	r5, #0
 8006cde:	d0f2      	beq.n	8006cc6 <HAL_UART_Transmit+0xc2>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006ce0:	6823      	ldr	r3, [r4, #0]
 8006ce2:	681a      	ldr	r2, [r3, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ce4:	69db      	ldr	r3, [r3, #28]
 8006ce6:	065b      	lsls	r3, r3, #25
 8006ce8:	d5f3      	bpl.n	8006cd2 <HAL_UART_Transmit+0xce>
 8006cea:	e7cd      	b.n	8006c88 <HAL_UART_Transmit+0x84>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006cec:	6923      	ldr	r3, [r4, #16]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d1aa      	bne.n	8006c48 <HAL_UART_Transmit+0x44>
 8006cf2:	46c1      	mov	r9, r8
      pdata8bits  = NULL;
 8006cf4:	4698      	mov	r8, r3
 8006cf6:	e7a7      	b.n	8006c48 <HAL_UART_Transmit+0x44>

08006cf8 <HAL_UART_Receive>:
{
 8006cf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006cfc:	4698      	mov	r8, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 8006cfe:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
 8006d02:	2b20      	cmp	r3, #32
 8006d04:	d149      	bne.n	8006d9a <HAL_UART_Receive+0xa2>
    if ((pData == NULL) || (Size == 0U))
 8006d06:	4689      	mov	r9, r1
 8006d08:	2900      	cmp	r1, #0
 8006d0a:	d043      	beq.n	8006d94 <HAL_UART_Receive+0x9c>
 8006d0c:	fab2 f582 	clz	r5, r2
 8006d10:	4617      	mov	r7, r2
 8006d12:	096d      	lsrs	r5, r5, #5
 8006d14:	2a00      	cmp	r2, #0
 8006d16:	d03d      	beq.n	8006d94 <HAL_UART_Receive+0x9c>
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006d18:	2322      	movs	r3, #34	@ 0x22
 8006d1a:	4604      	mov	r4, r0
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d1c:	f8c0 5090 	str.w	r5, [r0, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006d20:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d24:	66c5      	str	r5, [r0, #108]	@ 0x6c
    tickstart = HAL_GetTick();
 8006d26:	f7fd fdcb 	bl	80048c0 <HAL_GetTick>
    huart->RxXferSize  = Size;
 8006d2a:	f8a4 705c 	strh.w	r7, [r4, #92]	@ 0x5c
    huart->RxXferCount = Size;
 8006d2e:	f8a4 705e 	strh.w	r7, [r4, #94]	@ 0x5e
    tickstart = HAL_GetTick();
 8006d32:	4606      	mov	r6, r0
    UART_MASK_COMPUTATION(huart);
 8006d34:	68a7      	ldr	r7, [r4, #8]
 8006d36:	f5b7 5f80 	cmp.w	r7, #4096	@ 0x1000
 8006d3a:	f000 808a 	beq.w	8006e52 <HAL_UART_Receive+0x15a>
 8006d3e:	bb7f      	cbnz	r7, 8006da0 <HAL_UART_Receive+0xa8>
 8006d40:	6923      	ldr	r3, [r4, #16]
    uhMask = huart->Mask;
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	bf0c      	ite	eq
 8006d46:	25ff      	moveq	r5, #255	@ 0xff
 8006d48:	257f      	movne	r5, #127	@ 0x7f
    while (huart->RxXferCount > 0U)
 8006d4a:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
    UART_MASK_COMPUTATION(huart);
 8006d4e:	f8a4 5060 	strh.w	r5, [r4, #96]	@ 0x60
    while (huart->RxXferCount > 0U)
 8006d52:	b29b      	uxth	r3, r3
 8006d54:	b1c3      	cbz	r3, 8006d88 <HAL_UART_Receive+0x90>
 8006d56:	6823      	ldr	r3, [r4, #0]
 8006d58:	f1b8 3fff 	cmp.w	r8, #4294967295
 8006d5c:	d12a      	bne.n	8006db4 <HAL_UART_Receive+0xbc>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d5e:	69da      	ldr	r2, [r3, #28]
 8006d60:	0691      	lsls	r1, r2, #26
 8006d62:	d5fc      	bpl.n	8006d5e <HAL_UART_Receive+0x66>
      if (pdata8bits == NULL)
 8006d64:	f1b9 0f00 	cmp.w	r9, #0
 8006d68:	d063      	beq.n	8006e32 <HAL_UART_Receive+0x13a>
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8006d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d6c:	402b      	ands	r3, r5
 8006d6e:	f809 3b01 	strb.w	r3, [r9], #1
      huart->RxXferCount--;
 8006d72:	f8b4 205e 	ldrh.w	r2, [r4, #94]	@ 0x5e
 8006d76:	3a01      	subs	r2, #1
 8006d78:	b292      	uxth	r2, r2
 8006d7a:	f8a4 205e 	strh.w	r2, [r4, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 8006d7e:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 8006d82:	b29b      	uxth	r3, r3
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d1e6      	bne.n	8006d56 <HAL_UART_Receive+0x5e>
    huart->RxState = HAL_UART_STATE_READY;
 8006d88:	2320      	movs	r3, #32
    return HAL_OK;
 8006d8a:	2000      	movs	r0, #0
    huart->RxState = HAL_UART_STATE_READY;
 8006d8c:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
}
 8006d90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      return  HAL_ERROR;
 8006d94:	2001      	movs	r0, #1
}
 8006d96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    return HAL_BUSY;
 8006d9a:	2002      	movs	r0, #2
}
 8006d9c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    UART_MASK_COMPUTATION(huart);
 8006da0:	f1b7 5f80 	cmp.w	r7, #268435456	@ 0x10000000
    uhMask = huart->Mask;
 8006da4:	462f      	mov	r7, r5
    UART_MASK_COMPUTATION(huart);
 8006da6:	d1d0      	bne.n	8006d4a <HAL_UART_Receive+0x52>
 8006da8:	6923      	ldr	r3, [r4, #16]
    uhMask = huart->Mask;
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	bf14      	ite	ne
 8006dae:	253f      	movne	r5, #63	@ 0x3f
 8006db0:	257f      	moveq	r5, #127	@ 0x7f
 8006db2:	e7ca      	b.n	8006d4a <HAL_UART_Receive+0x52>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006db4:	69da      	ldr	r2, [r3, #28]
 8006db6:	0692      	lsls	r2, r2, #26
 8006db8:	d4d4      	bmi.n	8006d64 <HAL_UART_Receive+0x6c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006dba:	f7fd fd81 	bl	80048c0 <HAL_GetTick>
 8006dbe:	1b80      	subs	r0, r0, r6
 8006dc0:	4580      	cmp	r8, r0
 8006dc2:	d330      	bcc.n	8006e26 <HAL_UART_Receive+0x12e>
 8006dc4:	f1b8 0f00 	cmp.w	r8, #0
 8006dc8:	d02d      	beq.n	8006e26 <HAL_UART_Receive+0x12e>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006dca:	6823      	ldr	r3, [r4, #0]
 8006dcc:	681a      	ldr	r2, [r3, #0]
 8006dce:	0751      	lsls	r1, r2, #29
 8006dd0:	d5f0      	bpl.n	8006db4 <HAL_UART_Receive+0xbc>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006dd2:	69da      	ldr	r2, [r3, #28]
 8006dd4:	0712      	lsls	r2, r2, #28
 8006dd6:	d44f      	bmi.n	8006e78 <HAL_UART_Receive+0x180>
          /* Process Unlocked */
          __HAL_UNLOCK(huart);

          return HAL_ERROR;
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006dd8:	69da      	ldr	r2, [r3, #28]
 8006dda:	0510      	lsls	r0, r2, #20
 8006ddc:	d5ea      	bpl.n	8006db4 <HAL_UART_Receive+0xbc>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006dde:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006de2:	621a      	str	r2, [r3, #32]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006de4:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006de8:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dec:	e843 2100 	strex	r1, r2, [r3]
 8006df0:	2900      	cmp	r1, #0
 8006df2:	d1f7      	bne.n	8006de4 <HAL_UART_Receive+0xec>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006df4:	4837      	ldr	r0, [pc, #220]	@ (8006ed4 <HAL_UART_Receive+0x1dc>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006df6:	f103 0208 	add.w	r2, r3, #8
 8006dfa:	e852 2f00 	ldrex	r2, [r2]
 8006dfe:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e00:	f103 0508 	add.w	r5, r3, #8
 8006e04:	e845 2100 	strex	r1, r2, [r5]
 8006e08:	2900      	cmp	r1, #0
 8006e0a:	d1f4      	bne.n	8006df6 <HAL_UART_Receive+0xfe>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e0c:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8006e0e:	2a01      	cmp	r2, #1
 8006e10:	d029      	beq.n	8006e66 <HAL_UART_Receive+0x16e>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e12:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 8006e14:	2220      	movs	r2, #32

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006e16:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8006e18:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
          __HAL_UNLOCK(huart);
 8006e1c:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e20:	66e3      	str	r3, [r4, #108]	@ 0x6c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006e22:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
        huart->RxState = HAL_UART_STATE_READY;
 8006e26:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 8006e28:	2003      	movs	r0, #3
        huart->RxState = HAL_UART_STATE_READY;
 8006e2a:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
}
 8006e2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8006e32:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006e34:	402a      	ands	r2, r5
 8006e36:	f827 2b02 	strh.w	r2, [r7], #2
      huart->RxXferCount--;
 8006e3a:	f8b4 205e 	ldrh.w	r2, [r4, #94]	@ 0x5e
 8006e3e:	3a01      	subs	r2, #1
 8006e40:	b292      	uxth	r2, r2
 8006e42:	f8a4 205e 	strh.w	r2, [r4, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 8006e46:	f8b4 205e 	ldrh.w	r2, [r4, #94]	@ 0x5e
 8006e4a:	b292      	uxth	r2, r2
 8006e4c:	2a00      	cmp	r2, #0
 8006e4e:	d183      	bne.n	8006d58 <HAL_UART_Receive+0x60>
 8006e50:	e79a      	b.n	8006d88 <HAL_UART_Receive+0x90>
    UART_MASK_COMPUTATION(huart);
 8006e52:	6923      	ldr	r3, [r4, #16]
 8006e54:	b113      	cbz	r3, 8006e5c <HAL_UART_Receive+0x164>
      pdata16bits = NULL;
 8006e56:	462f      	mov	r7, r5
    uhMask = huart->Mask;
 8006e58:	25ff      	movs	r5, #255	@ 0xff
 8006e5a:	e776      	b.n	8006d4a <HAL_UART_Receive+0x52>
 8006e5c:	464f      	mov	r7, r9
 8006e5e:	f240 15ff 	movw	r5, #511	@ 0x1ff
      pdata8bits  = NULL;
 8006e62:	4699      	mov	r9, r3
 8006e64:	e771      	b.n	8006d4a <HAL_UART_Receive+0x52>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e66:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e6a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e6e:	e843 2100 	strex	r1, r2, [r3]
 8006e72:	2900      	cmp	r1, #0
 8006e74:	d1f7      	bne.n	8006e66 <HAL_UART_Receive+0x16e>
 8006e76:	e7cc      	b.n	8006e12 <HAL_UART_Receive+0x11a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006e78:	2208      	movs	r2, #8
 8006e7a:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e7c:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006e80:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e84:	e843 2100 	strex	r1, r2, [r3]
 8006e88:	2900      	cmp	r1, #0
 8006e8a:	d1f7      	bne.n	8006e7c <HAL_UART_Receive+0x184>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006e8c:	4811      	ldr	r0, [pc, #68]	@ (8006ed4 <HAL_UART_Receive+0x1dc>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e8e:	f103 0208 	add.w	r2, r3, #8
 8006e92:	e852 2f00 	ldrex	r2, [r2]
 8006e96:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e98:	f103 0508 	add.w	r5, r3, #8
 8006e9c:	e845 2100 	strex	r1, r2, [r5]
 8006ea0:	2900      	cmp	r1, #0
 8006ea2:	d1f4      	bne.n	8006e8e <HAL_UART_Receive+0x196>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ea4:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8006ea6:	2a01      	cmp	r2, #1
 8006ea8:	d00b      	beq.n	8006ec2 <HAL_UART_Receive+0x1ca>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006eaa:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 8006eac:	2120      	movs	r1, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006eae:	2208      	movs	r2, #8
  huart->RxState = HAL_UART_STATE_READY;
 8006eb0:	f8c4 108c 	str.w	r1, [r4, #140]	@ 0x8c
  huart->RxISR = NULL;
 8006eb4:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006eb6:	66e3      	str	r3, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 8006eb8:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006ebc:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
          return HAL_ERROR;
 8006ec0:	e7b1      	b.n	8006e26 <HAL_UART_Receive+0x12e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ec2:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ec6:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eca:	e843 2100 	strex	r1, r2, [r3]
 8006ece:	2900      	cmp	r1, #0
 8006ed0:	d1f7      	bne.n	8006ec2 <HAL_UART_Receive+0x1ca>
 8006ed2:	e7ea      	b.n	8006eaa <HAL_UART_Receive+0x1b2>
 8006ed4:	effffffe 	.word	0xeffffffe

08006ed8 <UART_SetConfig>:
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006ed8:	6901      	ldr	r1, [r0, #16]
 8006eda:	6882      	ldr	r2, [r0, #8]
  if (UART_INSTANCE_LOWPOWER(huart))
 8006edc:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006ede:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006ee0:	49a2      	ldr	r1, [pc, #648]	@ (800716c <UART_SetConfig+0x294>)
{
 8006ee2:	b570      	push	{r4, r5, r6, lr}
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006ee4:	6945      	ldr	r5, [r0, #20]
{
 8006ee6:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006ee8:	69c0      	ldr	r0, [r0, #28]
{
 8006eea:	b086      	sub	sp, #24
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006eec:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006eee:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006ef0:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006ef2:	4029      	ands	r1, r5
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006ef4:	6a65      	ldr	r5, [r4, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006ef6:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006ef8:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006efa:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006efc:	685a      	ldr	r2, [r3, #4]
 8006efe:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8006f02:	430a      	orrs	r2, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006f04:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006f06:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006f08:	4a99      	ldr	r2, [pc, #612]	@ (8007170 <UART_SetConfig+0x298>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	f000 8118 	beq.w	8007140 <UART_SetConfig+0x268>
    tmpreg |= huart->Init.OneBitSampling;
 8006f10:	6a22      	ldr	r2, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006f12:	689e      	ldr	r6, [r3, #8]
    tmpreg |= huart->Init.OneBitSampling;
 8006f14:	4311      	orrs	r1, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006f16:	4a97      	ldr	r2, [pc, #604]	@ (8007174 <UART_SetConfig+0x29c>)
 8006f18:	4032      	ands	r2, r6
 8006f1a:	4311      	orrs	r1, r2
 8006f1c:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006f1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f20:	f022 020f 	bic.w	r2, r2, #15
 8006f24:	432a      	orrs	r2, r5
 8006f26:	62da      	str	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006f28:	4a93      	ldr	r2, [pc, #588]	@ (8007178 <UART_SetConfig+0x2a0>)
 8006f2a:	4293      	cmp	r3, r2
 8006f2c:	d028      	beq.n	8006f80 <UART_SetConfig+0xa8>
 8006f2e:	4a93      	ldr	r2, [pc, #588]	@ (800717c <UART_SetConfig+0x2a4>)
 8006f30:	4293      	cmp	r3, r2
 8006f32:	d01a      	beq.n	8006f6a <UART_SetConfig+0x92>
 8006f34:	4a92      	ldr	r2, [pc, #584]	@ (8007180 <UART_SetConfig+0x2a8>)
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d017      	beq.n	8006f6a <UART_SetConfig+0x92>
 8006f3a:	4a92      	ldr	r2, [pc, #584]	@ (8007184 <UART_SetConfig+0x2ac>)
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	d014      	beq.n	8006f6a <UART_SetConfig+0x92>
 8006f40:	4a91      	ldr	r2, [pc, #580]	@ (8007188 <UART_SetConfig+0x2b0>)
 8006f42:	4293      	cmp	r3, r2
 8006f44:	d011      	beq.n	8006f6a <UART_SetConfig+0x92>
 8006f46:	4a91      	ldr	r2, [pc, #580]	@ (800718c <UART_SetConfig+0x2b4>)
 8006f48:	4293      	cmp	r3, r2
 8006f4a:	d019      	beq.n	8006f80 <UART_SetConfig+0xa8>
 8006f4c:	4a90      	ldr	r2, [pc, #576]	@ (8007190 <UART_SetConfig+0x2b8>)
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d00b      	beq.n	8006f6a <UART_SetConfig+0x92>
 8006f52:	4a90      	ldr	r2, [pc, #576]	@ (8007194 <UART_SetConfig+0x2bc>)
 8006f54:	4293      	cmp	r3, r2
 8006f56:	d008      	beq.n	8006f6a <UART_SetConfig+0x92>
        ret = HAL_ERROR;
 8006f58:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 8006f5a:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 8006f5c:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
  huart->RxISR = NULL;
 8006f60:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->NbRxDataToProcess = 1;
 8006f62:	66a2      	str	r2, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 8006f64:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 8006f66:	b006      	add	sp, #24
 8006f68:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006f6a:	4b8b      	ldr	r3, [pc, #556]	@ (8007198 <UART_SetConfig+0x2c0>)
 8006f6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f6e:	f003 0307 	and.w	r3, r3, #7
 8006f72:	2b05      	cmp	r3, #5
 8006f74:	d8f0      	bhi.n	8006f58 <UART_SetConfig+0x80>
 8006f76:	e8df f003 	tbb	[pc, r3]
 8006f7a:	5f9d      	.short	0x5f9d
 8006f7c:	977e7169 	.word	0x977e7169
 8006f80:	4b85      	ldr	r3, [pc, #532]	@ (8007198 <UART_SetConfig+0x2c0>)
 8006f82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f84:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006f88:	2b28      	cmp	r3, #40	@ 0x28
 8006f8a:	d8e5      	bhi.n	8006f58 <UART_SetConfig+0x80>
 8006f8c:	a201      	add	r2, pc, #4	@ (adr r2, 8006f94 <UART_SetConfig+0xbc>)
 8006f8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f92:	bf00      	nop
 8006f94:	0800710f 	.word	0x0800710f
 8006f98:	08006f59 	.word	0x08006f59
 8006f9c:	08006f59 	.word	0x08006f59
 8006fa0:	08006f59 	.word	0x08006f59
 8006fa4:	08006f59 	.word	0x08006f59
 8006fa8:	08006f59 	.word	0x08006f59
 8006fac:	08006f59 	.word	0x08006f59
 8006fb0:	08006f59 	.word	0x08006f59
 8006fb4:	08007039 	.word	0x08007039
 8006fb8:	08006f59 	.word	0x08006f59
 8006fbc:	08006f59 	.word	0x08006f59
 8006fc0:	08006f59 	.word	0x08006f59
 8006fc4:	08006f59 	.word	0x08006f59
 8006fc8:	08006f59 	.word	0x08006f59
 8006fcc:	08006f59 	.word	0x08006f59
 8006fd0:	08006f59 	.word	0x08006f59
 8006fd4:	0800704d 	.word	0x0800704d
 8006fd8:	08006f59 	.word	0x08006f59
 8006fdc:	08006f59 	.word	0x08006f59
 8006fe0:	08006f59 	.word	0x08006f59
 8006fe4:	08006f59 	.word	0x08006f59
 8006fe8:	08006f59 	.word	0x08006f59
 8006fec:	08006f59 	.word	0x08006f59
 8006ff0:	08006f59 	.word	0x08006f59
 8006ff4:	0800705d 	.word	0x0800705d
 8006ff8:	08006f59 	.word	0x08006f59
 8006ffc:	08006f59 	.word	0x08006f59
 8007000:	08006f59 	.word	0x08006f59
 8007004:	08006f59 	.word	0x08006f59
 8007008:	08006f59 	.word	0x08006f59
 800700c:	08006f59 	.word	0x08006f59
 8007010:	08006f59 	.word	0x08006f59
 8007014:	08007077 	.word	0x08007077
 8007018:	08006f59 	.word	0x08006f59
 800701c:	08006f59 	.word	0x08006f59
 8007020:	08006f59 	.word	0x08006f59
 8007024:	08006f59 	.word	0x08006f59
 8007028:	08006f59 	.word	0x08006f59
 800702c:	08006f59 	.word	0x08006f59
 8007030:	08006f59 	.word	0x08006f59
 8007034:	080070a9 	.word	0x080070a9
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007038:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800703c:	d040      	beq.n	80070c0 <UART_SetConfig+0x1e8>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800703e:	4668      	mov	r0, sp
 8007040:	f7ff fcac 	bl	800699c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007044:	9801      	ldr	r0, [sp, #4]
    if (pclk != 0U)
 8007046:	b368      	cbz	r0, 80070a4 <UART_SetConfig+0x1cc>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007048:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 800704a:	e018      	b.n	800707e <UART_SetConfig+0x1a6>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800704c:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8007050:	d06e      	beq.n	8007130 <UART_SetConfig+0x258>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007052:	a803      	add	r0, sp, #12
 8007054:	f7ff fd3c 	bl	8006ad0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007058:	9804      	ldr	r0, [sp, #16]
        break;
 800705a:	e7f4      	b.n	8007046 <UART_SetConfig+0x16e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800705c:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8007060:	d05b      	beq.n	800711a <UART_SetConfig+0x242>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007062:	4b4d      	ldr	r3, [pc, #308]	@ (8007198 <UART_SetConfig+0x2c0>)
 8007064:	681a      	ldr	r2, [r3, #0]
 8007066:	0692      	lsls	r2, r2, #26
 8007068:	d54c      	bpl.n	8007104 <UART_SetConfig+0x22c>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	484b      	ldr	r0, [pc, #300]	@ (800719c <UART_SetConfig+0x2c4>)
 800706e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8007072:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 8007074:	e003      	b.n	800707e <UART_SetConfig+0x1a6>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007076:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
        pclk = (uint32_t) CSI_VALUE;
 800707a:	4849      	ldr	r0, [pc, #292]	@ (80071a0 <UART_SetConfig+0x2c8>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800707c:	d027      	beq.n	80070ce <UART_SetConfig+0x1f6>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800707e:	4a49      	ldr	r2, [pc, #292]	@ (80071a4 <UART_SetConfig+0x2cc>)
 8007080:	6863      	ldr	r3, [r4, #4]
 8007082:	f832 1015 	ldrh.w	r1, [r2, r5, lsl #1]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007086:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800708a:	fbb0 f0f1 	udiv	r0, r0, r1
 800708e:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8007092:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007096:	f1a0 0310 	sub.w	r3, r0, #16
 800709a:	4293      	cmp	r3, r2
 800709c:	f63f af5c 	bhi.w	8006f58 <UART_SetConfig+0x80>
          huart->Instance->BRR = usartdiv;
 80070a0:	6823      	ldr	r3, [r4, #0]
 80070a2:	60d8      	str	r0, [r3, #12]
          pclk = (uint32_t) HSI_VALUE;
 80070a4:	2000      	movs	r0, #0
 80070a6:	e758      	b.n	8006f5a <UART_SetConfig+0x82>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80070a8:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80070ac:	d00f      	beq.n	80070ce <UART_SetConfig+0x1f6>
        pclk = (uint32_t) LSE_VALUE;
 80070ae:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80070b2:	e7e4      	b.n	800707e <UART_SetConfig+0x1a6>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80070b4:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80070b8:	d026      	beq.n	8007108 <UART_SetConfig+0x230>
        pclk = HAL_RCC_GetPCLK1Freq();
 80070ba:	f7fe fb8f 	bl	80057dc <HAL_RCC_GetPCLK1Freq>
        break;
 80070be:	e7c2      	b.n	8007046 <UART_SetConfig+0x16e>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80070c0:	4668      	mov	r0, sp
 80070c2:	f7ff fc6b 	bl	800699c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80070c6:	9801      	ldr	r0, [sp, #4]
    if (pclk != 0U)
 80070c8:	2800      	cmp	r0, #0
 80070ca:	d0eb      	beq.n	80070a4 <UART_SetConfig+0x1cc>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80070cc:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 80070ce:	4b35      	ldr	r3, [pc, #212]	@ (80071a4 <UART_SetConfig+0x2cc>)
 80070d0:	6862      	ldr	r2, [r4, #4]
 80070d2:	f833 1015 	ldrh.w	r1, [r3, r5, lsl #1]
 80070d6:	0853      	lsrs	r3, r2, #1
 80070d8:	fbb0 f0f1 	udiv	r0, r0, r1
 80070dc:	eb03 0340 	add.w	r3, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80070e0:	f64f 71ef 	movw	r1, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80070e4:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80070e8:	f1a3 0210 	sub.w	r2, r3, #16
 80070ec:	428a      	cmp	r2, r1
 80070ee:	f63f af33 	bhi.w	8006f58 <UART_SetConfig+0x80>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80070f2:	f023 020f 	bic.w	r2, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80070f6:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 80070fa:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80070fc:	b292      	uxth	r2, r2
        huart->Instance->BRR = brrtemp;
 80070fe:	4313      	orrs	r3, r2
 8007100:	60cb      	str	r3, [r1, #12]
 8007102:	e7cf      	b.n	80070a4 <UART_SetConfig+0x1cc>
          pclk = (uint32_t) HSI_VALUE;
 8007104:	4825      	ldr	r0, [pc, #148]	@ (800719c <UART_SetConfig+0x2c4>)
 8007106:	e7ba      	b.n	800707e <UART_SetConfig+0x1a6>
        pclk = HAL_RCC_GetPCLK1Freq();
 8007108:	f7fe fb68 	bl	80057dc <HAL_RCC_GetPCLK1Freq>
        break;
 800710c:	e7dc      	b.n	80070c8 <UART_SetConfig+0x1f0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800710e:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8007112:	d012      	beq.n	800713a <UART_SetConfig+0x262>
        pclk = HAL_RCC_GetPCLK2Freq();
 8007114:	f7fe fbaa 	bl	800586c <HAL_RCC_GetPCLK2Freq>
        break;
 8007118:	e795      	b.n	8007046 <UART_SetConfig+0x16e>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800711a:	4b1f      	ldr	r3, [pc, #124]	@ (8007198 <UART_SetConfig+0x2c0>)
 800711c:	681a      	ldr	r2, [r3, #0]
 800711e:	0691      	lsls	r1, r2, #26
 8007120:	f140 808a 	bpl.w	8007238 <UART_SetConfig+0x360>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	481d      	ldr	r0, [pc, #116]	@ (800719c <UART_SetConfig+0x2c4>)
 8007128:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800712c:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800712e:	e7ce      	b.n	80070ce <UART_SetConfig+0x1f6>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007130:	a803      	add	r0, sp, #12
 8007132:	f7ff fccd 	bl	8006ad0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007136:	9804      	ldr	r0, [sp, #16]
        break;
 8007138:	e7c6      	b.n	80070c8 <UART_SetConfig+0x1f0>
        pclk = HAL_RCC_GetPCLK2Freq();
 800713a:	f7fe fb97 	bl	800586c <HAL_RCC_GetPCLK2Freq>
        break;
 800713e:	e7c3      	b.n	80070c8 <UART_SetConfig+0x1f0>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007140:	6898      	ldr	r0, [r3, #8]
 8007142:	4a0c      	ldr	r2, [pc, #48]	@ (8007174 <UART_SetConfig+0x29c>)
 8007144:	4002      	ands	r2, r0
 8007146:	430a      	orrs	r2, r1
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007148:	4913      	ldr	r1, [pc, #76]	@ (8007198 <UART_SetConfig+0x2c0>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800714a:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800714c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800714e:	f022 020f 	bic.w	r2, r2, #15
 8007152:	432a      	orrs	r2, r5
 8007154:	62da      	str	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007156:	6d8b      	ldr	r3, [r1, #88]	@ 0x58
 8007158:	f003 0307 	and.w	r3, r3, #7
 800715c:	2b05      	cmp	r3, #5
 800715e:	f63f aefb 	bhi.w	8006f58 <UART_SetConfig+0x80>
 8007162:	e8df f003 	tbb	[pc, r3]
 8007166:	565b      	.short	0x565b
 8007168:	5e61214d 	.word	0x5e61214d
 800716c:	cfff69f3 	.word	0xcfff69f3
 8007170:	58000c00 	.word	0x58000c00
 8007174:	11fff4ff 	.word	0x11fff4ff
 8007178:	40011000 	.word	0x40011000
 800717c:	40004400 	.word	0x40004400
 8007180:	40004800 	.word	0x40004800
 8007184:	40004c00 	.word	0x40004c00
 8007188:	40005000 	.word	0x40005000
 800718c:	40011400 	.word	0x40011400
 8007190:	40007800 	.word	0x40007800
 8007194:	40007c00 	.word	0x40007c00
 8007198:	58024400 	.word	0x58024400
 800719c:	03d09000 	.word	0x03d09000
 80071a0:	003d0900 	.word	0x003d0900
 80071a4:	080078c4 	.word	0x080078c4
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80071a8:	4b24      	ldr	r3, [pc, #144]	@ (800723c <UART_SetConfig+0x364>)
 80071aa:	681a      	ldr	r2, [r3, #0]
 80071ac:	0690      	lsls	r0, r2, #26
 80071ae:	d43d      	bmi.n	800722c <UART_SetConfig+0x354>
          pclk = (uint32_t) HSI_VALUE;
 80071b0:	4823      	ldr	r0, [pc, #140]	@ (8007240 <UART_SetConfig+0x368>)
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80071b2:	4b24      	ldr	r3, [pc, #144]	@ (8007244 <UART_SetConfig+0x36c>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80071b4:	6866      	ldr	r6, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80071b6:	f833 2015 	ldrh.w	r2, [r3, r5, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80071ba:	eb06 0146 	add.w	r1, r6, r6, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80071be:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80071c2:	4299      	cmp	r1, r3
 80071c4:	f63f aec8 	bhi.w	8006f58 <UART_SetConfig+0x80>
 80071c8:	ebb3 3f06 	cmp.w	r3, r6, lsl #12
 80071cc:	f63f aec4 	bhi.w	8006f58 <UART_SetConfig+0x80>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80071d0:	2300      	movs	r3, #0
 80071d2:	4619      	mov	r1, r3
 80071d4:	f7f9 f880 	bl	80002d8 <__aeabi_uldivmod>
 80071d8:	4632      	mov	r2, r6
 80071da:	0209      	lsls	r1, r1, #8
 80071dc:	0203      	lsls	r3, r0, #8
 80071de:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 80071e2:	0870      	lsrs	r0, r6, #1
 80071e4:	1818      	adds	r0, r3, r0
 80071e6:	f04f 0300 	mov.w	r3, #0
 80071ea:	f141 0100 	adc.w	r1, r1, #0
 80071ee:	f7f9 f873 	bl	80002d8 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80071f2:	4b15      	ldr	r3, [pc, #84]	@ (8007248 <UART_SetConfig+0x370>)
 80071f4:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 80071f8:	429a      	cmp	r2, r3
 80071fa:	f63f aead 	bhi.w	8006f58 <UART_SetConfig+0x80>
 80071fe:	e74f      	b.n	80070a0 <UART_SetConfig+0x1c8>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007200:	a803      	add	r0, sp, #12
 8007202:	f7ff fc65 	bl	8006ad0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007206:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 8007208:	2800      	cmp	r0, #0
 800720a:	f43f af4b 	beq.w	80070a4 <UART_SetConfig+0x1cc>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800720e:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8007210:	e7cf      	b.n	80071b2 <UART_SetConfig+0x2da>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007212:	4668      	mov	r0, sp
 8007214:	f7ff fbc2 	bl	800699c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007218:	9801      	ldr	r0, [sp, #4]
        break;
 800721a:	e7f5      	b.n	8007208 <UART_SetConfig+0x330>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800721c:	f7ff fbac 	bl	8006978 <HAL_RCCEx_GetD3PCLK1Freq>
        break;
 8007220:	e7f2      	b.n	8007208 <UART_SetConfig+0x330>
        pclk = (uint32_t) LSE_VALUE;
 8007222:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8007226:	e7c4      	b.n	80071b2 <UART_SetConfig+0x2da>
        pclk = (uint32_t) CSI_VALUE;
 8007228:	4808      	ldr	r0, [pc, #32]	@ (800724c <UART_SetConfig+0x374>)
 800722a:	e7c2      	b.n	80071b2 <UART_SetConfig+0x2da>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	4804      	ldr	r0, [pc, #16]	@ (8007240 <UART_SetConfig+0x368>)
 8007230:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8007234:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 8007236:	e7bc      	b.n	80071b2 <UART_SetConfig+0x2da>
          pclk = (uint32_t) HSI_VALUE;
 8007238:	4801      	ldr	r0, [pc, #4]	@ (8007240 <UART_SetConfig+0x368>)
 800723a:	e748      	b.n	80070ce <UART_SetConfig+0x1f6>
 800723c:	58024400 	.word	0x58024400
 8007240:	03d09000 	.word	0x03d09000
 8007244:	080078c4 	.word	0x080078c4
 8007248:	000ffcff 	.word	0x000ffcff
 800724c:	003d0900 	.word	0x003d0900

08007250 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007250:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8007252:	071a      	lsls	r2, r3, #28
{
 8007254:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007256:	d506      	bpl.n	8007266 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007258:	6801      	ldr	r1, [r0, #0]
 800725a:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 800725c:	684a      	ldr	r2, [r1, #4]
 800725e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007262:	4322      	orrs	r2, r4
 8007264:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007266:	07dc      	lsls	r4, r3, #31
 8007268:	d506      	bpl.n	8007278 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800726a:	6801      	ldr	r1, [r0, #0]
 800726c:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 800726e:	684a      	ldr	r2, [r1, #4]
 8007270:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8007274:	4322      	orrs	r2, r4
 8007276:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007278:	0799      	lsls	r1, r3, #30
 800727a:	d506      	bpl.n	800728a <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800727c:	6801      	ldr	r1, [r0, #0]
 800727e:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8007280:	684a      	ldr	r2, [r1, #4]
 8007282:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8007286:	4322      	orrs	r2, r4
 8007288:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800728a:	075a      	lsls	r2, r3, #29
 800728c:	d506      	bpl.n	800729c <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800728e:	6801      	ldr	r1, [r0, #0]
 8007290:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8007292:	684a      	ldr	r2, [r1, #4]
 8007294:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007298:	4322      	orrs	r2, r4
 800729a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800729c:	06dc      	lsls	r4, r3, #27
 800729e:	d506      	bpl.n	80072ae <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80072a0:	6801      	ldr	r1, [r0, #0]
 80072a2:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 80072a4:	688a      	ldr	r2, [r1, #8]
 80072a6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80072aa:	4322      	orrs	r2, r4
 80072ac:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80072ae:	0699      	lsls	r1, r3, #26
 80072b0:	d506      	bpl.n	80072c0 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80072b2:	6801      	ldr	r1, [r0, #0]
 80072b4:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 80072b6:	688a      	ldr	r2, [r1, #8]
 80072b8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80072bc:	4322      	orrs	r2, r4
 80072be:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80072c0:	065a      	lsls	r2, r3, #25
 80072c2:	d50a      	bpl.n	80072da <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80072c4:	6801      	ldr	r1, [r0, #0]
 80072c6:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 80072c8:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80072ca:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80072ce:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 80072d2:	ea42 0204 	orr.w	r2, r2, r4
 80072d6:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80072d8:	d00b      	beq.n	80072f2 <UART_AdvFeatureConfig+0xa2>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80072da:	061b      	lsls	r3, r3, #24
 80072dc:	d506      	bpl.n	80072ec <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80072de:	6802      	ldr	r2, [r0, #0]
 80072e0:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 80072e2:	6853      	ldr	r3, [r2, #4]
 80072e4:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80072e8:	430b      	orrs	r3, r1
 80072ea:	6053      	str	r3, [r2, #4]
}
 80072ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80072f0:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80072f2:	684a      	ldr	r2, [r1, #4]
 80072f4:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 80072f6:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 80072fa:	4322      	orrs	r2, r4
 80072fc:	604a      	str	r2, [r1, #4]
 80072fe:	e7ec      	b.n	80072da <UART_AdvFeatureConfig+0x8a>

08007300 <UART_CheckIdleState>:
{
 8007300:	b538      	push	{r3, r4, r5, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007302:	2300      	movs	r3, #0
{
 8007304:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007306:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 800730a:	f7fd fad9 	bl	80048c0 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800730e:	6822      	ldr	r2, [r4, #0]
  tickstart = HAL_GetTick();
 8007310:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007312:	6813      	ldr	r3, [r2, #0]
 8007314:	071b      	lsls	r3, r3, #28
 8007316:	d40f      	bmi.n	8007338 <UART_CheckIdleState+0x38>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007318:	6813      	ldr	r3, [r2, #0]
 800731a:	0759      	lsls	r1, r3, #29
 800731c:	d431      	bmi.n	8007382 <UART_CheckIdleState+0x82>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800731e:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8007320:	2220      	movs	r2, #32
  return HAL_OK;
 8007322:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 8007324:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007328:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800732c:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800732e:	6723      	str	r3, [r4, #112]	@ 0x70
      __HAL_UNLOCK(huart);
 8007330:	2300      	movs	r3, #0
 8007332:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 8007336:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007338:	69d3      	ldr	r3, [r2, #28]
 800733a:	0298      	lsls	r0, r3, #10
 800733c:	d4ec      	bmi.n	8007318 <UART_CheckIdleState+0x18>
 800733e:	e00c      	b.n	800735a <UART_CheckIdleState+0x5a>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007340:	6819      	ldr	r1, [r3, #0]
 8007342:	461a      	mov	r2, r3
 8007344:	0749      	lsls	r1, r1, #29
 8007346:	d505      	bpl.n	8007354 <UART_CheckIdleState+0x54>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007348:	69d9      	ldr	r1, [r3, #28]
 800734a:	0708      	lsls	r0, r1, #28
 800734c:	d44a      	bmi.n	80073e4 <UART_CheckIdleState+0xe4>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800734e:	69d9      	ldr	r1, [r3, #28]
 8007350:	0509      	lsls	r1, r1, #20
 8007352:	d475      	bmi.n	8007440 <UART_CheckIdleState+0x140>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007354:	69db      	ldr	r3, [r3, #28]
 8007356:	0298      	lsls	r0, r3, #10
 8007358:	d4de      	bmi.n	8007318 <UART_CheckIdleState+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800735a:	f7fd fab1 	bl	80048c0 <HAL_GetTick>
 800735e:	1b43      	subs	r3, r0, r5
 8007360:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007364:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007366:	d3eb      	bcc.n	8007340 <UART_CheckIdleState+0x40>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007368:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800736c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007370:	e843 2100 	strex	r1, r2, [r3]
 8007374:	2900      	cmp	r1, #0
 8007376:	d1f7      	bne.n	8007368 <UART_CheckIdleState+0x68>
      huart->gState = HAL_UART_STATE_READY;
 8007378:	2320      	movs	r3, #32
 800737a:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 800737e:	2003      	movs	r0, #3
 8007380:	e7d6      	b.n	8007330 <UART_CheckIdleState+0x30>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007382:	69d3      	ldr	r3, [r2, #28]
 8007384:	025b      	lsls	r3, r3, #9
 8007386:	d4ca      	bmi.n	800731e <UART_CheckIdleState+0x1e>
 8007388:	e00d      	b.n	80073a6 <UART_CheckIdleState+0xa6>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800738a:	681a      	ldr	r2, [r3, #0]
 800738c:	0750      	lsls	r0, r2, #29
 800738e:	d507      	bpl.n	80073a0 <UART_CheckIdleState+0xa0>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007390:	69da      	ldr	r2, [r3, #28]
 8007392:	0711      	lsls	r1, r2, #28
 8007394:	f100 8082 	bmi.w	800749c <UART_CheckIdleState+0x19c>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007398:	69da      	ldr	r2, [r3, #28]
 800739a:	0512      	lsls	r2, r2, #20
 800739c:	f100 80ac 	bmi.w	80074f8 <UART_CheckIdleState+0x1f8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80073a0:	69db      	ldr	r3, [r3, #28]
 80073a2:	025b      	lsls	r3, r3, #9
 80073a4:	d4bb      	bmi.n	800731e <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073a6:	f7fd fa8b 	bl	80048c0 <HAL_GetTick>
 80073aa:	1b43      	subs	r3, r0, r5
 80073ac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80073b0:	6823      	ldr	r3, [r4, #0]
 80073b2:	d3ea      	bcc.n	800738a <UART_CheckIdleState+0x8a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073b4:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80073b8:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073bc:	e843 2100 	strex	r1, r2, [r3]
 80073c0:	2900      	cmp	r1, #0
 80073c2:	d1f7      	bne.n	80073b4 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073c4:	f103 0208 	add.w	r2, r3, #8
 80073c8:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073cc:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073d0:	f103 0008 	add.w	r0, r3, #8
 80073d4:	e840 2100 	strex	r1, r2, [r0]
 80073d8:	2900      	cmp	r1, #0
 80073da:	d1f3      	bne.n	80073c4 <UART_CheckIdleState+0xc4>
      huart->RxState = HAL_UART_STATE_READY;
 80073dc:	2320      	movs	r3, #32
 80073de:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      return HAL_TIMEOUT;
 80073e2:	e7cc      	b.n	800737e <UART_CheckIdleState+0x7e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80073e4:	2208      	movs	r2, #8
 80073e6:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073e8:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80073ec:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073f0:	e843 2100 	strex	r1, r2, [r3]
 80073f4:	2900      	cmp	r1, #0
 80073f6:	d1f7      	bne.n	80073e8 <UART_CheckIdleState+0xe8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80073f8:	4856      	ldr	r0, [pc, #344]	@ (8007554 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073fa:	f103 0208 	add.w	r2, r3, #8
 80073fe:	e852 2f00 	ldrex	r2, [r2]
 8007402:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007404:	f103 0508 	add.w	r5, r3, #8
 8007408:	e845 2100 	strex	r1, r2, [r5]
 800740c:	2900      	cmp	r1, #0
 800740e:	d1f4      	bne.n	80073fa <UART_CheckIdleState+0xfa>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007410:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8007412:	2a01      	cmp	r2, #1
 8007414:	d00b      	beq.n	800742e <UART_CheckIdleState+0x12e>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007416:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8007418:	2020      	movs	r0, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800741a:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 800741c:	f8c4 008c 	str.w	r0, [r4, #140]	@ 0x8c
  huart->RxISR = NULL;
 8007420:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007422:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 8007424:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007428:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_ERROR;
 800742c:	e79c      	b.n	8007368 <UART_CheckIdleState+0x68>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800742e:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007432:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007436:	e843 2100 	strex	r1, r2, [r3]
 800743a:	2900      	cmp	r1, #0
 800743c:	d1f7      	bne.n	800742e <UART_CheckIdleState+0x12e>
 800743e:	e7ea      	b.n	8007416 <UART_CheckIdleState+0x116>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007440:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007444:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007446:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800744a:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800744e:	e843 2100 	strex	r1, r2, [r3]
 8007452:	2900      	cmp	r1, #0
 8007454:	d1f7      	bne.n	8007446 <UART_CheckIdleState+0x146>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007456:	483f      	ldr	r0, [pc, #252]	@ (8007554 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007458:	f103 0208 	add.w	r2, r3, #8
 800745c:	e852 2f00 	ldrex	r2, [r2]
 8007460:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007462:	f103 0508 	add.w	r5, r3, #8
 8007466:	e845 2100 	strex	r1, r2, [r5]
 800746a:	2900      	cmp	r1, #0
 800746c:	d1f4      	bne.n	8007458 <UART_CheckIdleState+0x158>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800746e:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8007470:	2a01      	cmp	r2, #1
 8007472:	d00a      	beq.n	800748a <UART_CheckIdleState+0x18a>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007474:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8007476:	2120      	movs	r1, #32
  huart->RxISR = NULL;
 8007478:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800747a:	f8c4 108c 	str.w	r1, [r4, #140]	@ 0x8c
          __HAL_UNLOCK(huart);
 800747e:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007482:	66e2      	str	r2, [r4, #108]	@ 0x6c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007484:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_TIMEOUT;
 8007488:	e76e      	b.n	8007368 <UART_CheckIdleState+0x68>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800748a:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800748e:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007492:	e843 2100 	strex	r1, r2, [r3]
 8007496:	2900      	cmp	r1, #0
 8007498:	d1f7      	bne.n	800748a <UART_CheckIdleState+0x18a>
 800749a:	e7eb      	b.n	8007474 <UART_CheckIdleState+0x174>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800749c:	2208      	movs	r2, #8
 800749e:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074a0:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80074a4:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074a8:	e843 2100 	strex	r1, r2, [r3]
 80074ac:	2900      	cmp	r1, #0
 80074ae:	d1f7      	bne.n	80074a0 <UART_CheckIdleState+0x1a0>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80074b0:	4828      	ldr	r0, [pc, #160]	@ (8007554 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074b2:	f103 0208 	add.w	r2, r3, #8
 80074b6:	e852 2f00 	ldrex	r2, [r2]
 80074ba:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074bc:	f103 0508 	add.w	r5, r3, #8
 80074c0:	e845 2100 	strex	r1, r2, [r5]
 80074c4:	2900      	cmp	r1, #0
 80074c6:	d1f4      	bne.n	80074b2 <UART_CheckIdleState+0x1b2>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074c8:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 80074ca:	2a01      	cmp	r2, #1
 80074cc:	d00b      	beq.n	80074e6 <UART_CheckIdleState+0x1e6>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074ce:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 80074d0:	2020      	movs	r0, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80074d2:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 80074d4:	f8c4 008c 	str.w	r0, [r4, #140]	@ 0x8c
  huart->RxISR = NULL;
 80074d8:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074da:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 80074dc:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80074e0:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_ERROR;
 80074e4:	e766      	b.n	80073b4 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074e6:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074ea:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074ee:	e843 2100 	strex	r1, r2, [r3]
 80074f2:	2900      	cmp	r1, #0
 80074f4:	d1f7      	bne.n	80074e6 <UART_CheckIdleState+0x1e6>
 80074f6:	e7ea      	b.n	80074ce <UART_CheckIdleState+0x1ce>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80074f8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80074fc:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074fe:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007502:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007506:	e843 2100 	strex	r1, r2, [r3]
 800750a:	2900      	cmp	r1, #0
 800750c:	d1f7      	bne.n	80074fe <UART_CheckIdleState+0x1fe>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800750e:	4811      	ldr	r0, [pc, #68]	@ (8007554 <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007510:	f103 0208 	add.w	r2, r3, #8
 8007514:	e852 2f00 	ldrex	r2, [r2]
 8007518:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800751a:	f103 0508 	add.w	r5, r3, #8
 800751e:	e845 2100 	strex	r1, r2, [r5]
 8007522:	2900      	cmp	r1, #0
 8007524:	d1f4      	bne.n	8007510 <UART_CheckIdleState+0x210>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007526:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8007528:	2a01      	cmp	r2, #1
 800752a:	d00a      	beq.n	8007542 <UART_CheckIdleState+0x242>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800752c:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800752e:	2120      	movs	r1, #32
  huart->RxISR = NULL;
 8007530:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8007532:	f8c4 108c 	str.w	r1, [r4, #140]	@ 0x8c
          __HAL_UNLOCK(huart);
 8007536:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800753a:	66e2      	str	r2, [r4, #108]	@ 0x6c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800753c:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_TIMEOUT;
 8007540:	e738      	b.n	80073b4 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007542:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007546:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800754a:	e843 2100 	strex	r1, r2, [r3]
 800754e:	2900      	cmp	r1, #0
 8007550:	d1f7      	bne.n	8007542 <UART_CheckIdleState+0x242>
 8007552:	e7eb      	b.n	800752c <UART_CheckIdleState+0x22c>
 8007554:	effffffe 	.word	0xeffffffe

08007558 <HAL_UART_Init>:
  if (huart == NULL)
 8007558:	b380      	cbz	r0, 80075bc <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 800755a:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
{
 800755e:	b510      	push	{r4, lr}
 8007560:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8007562:	b333      	cbz	r3, 80075b2 <HAL_UART_Init+0x5a>
  __HAL_UART_DISABLE(huart);
 8007564:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8007566:	2324      	movs	r3, #36	@ 0x24
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007568:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
  huart->gState = HAL_UART_STATE_BUSY;
 800756a:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 800756e:	6813      	ldr	r3, [r2, #0]
 8007570:	f023 0301 	bic.w	r3, r3, #1
 8007574:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007576:	b9c1      	cbnz	r1, 80075aa <HAL_UART_Init+0x52>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007578:	4620      	mov	r0, r4
 800757a:	f7ff fcad 	bl	8006ed8 <UART_SetConfig>
 800757e:	2801      	cmp	r0, #1
 8007580:	d011      	beq.n	80075a6 <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007582:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 8007584:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007586:	685a      	ldr	r2, [r3, #4]
 8007588:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800758c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800758e:	689a      	ldr	r2, [r3, #8]
 8007590:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007594:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8007596:	681a      	ldr	r2, [r3, #0]
 8007598:	f042 0201 	orr.w	r2, r2, #1
}
 800759c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 80075a0:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 80075a2:	f7ff bead 	b.w	8007300 <UART_CheckIdleState>
}
 80075a6:	2001      	movs	r0, #1
 80075a8:	bd10      	pop	{r4, pc}
    UART_AdvFeatureConfig(huart);
 80075aa:	4620      	mov	r0, r4
 80075ac:	f7ff fe50 	bl	8007250 <UART_AdvFeatureConfig>
 80075b0:	e7e2      	b.n	8007578 <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 80075b2:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 80075b6:	f7fc fca3 	bl	8003f00 <HAL_UART_MspInit>
 80075ba:	e7d3      	b.n	8007564 <HAL_UART_Init+0xc>
}
 80075bc:	2001      	movs	r0, #1
 80075be:	4770      	bx	lr

080075c0 <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80075c0:	f890 2084 	ldrb.w	r2, [r0, #132]	@ 0x84
 80075c4:	2a01      	cmp	r2, #1
 80075c6:	d017      	beq.n	80075f8 <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80075c8:	6802      	ldr	r2, [r0, #0]
 80075ca:	4603      	mov	r3, r0
  huart->gState = HAL_UART_STATE_BUSY;
 80075cc:	2024      	movs	r0, #36	@ 0x24
  /* Disable UART */
  __HAL_UART_DISABLE(huart);

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80075ce:	2100      	movs	r1, #0
{
 80075d0:	b430      	push	{r4, r5}
  huart->gState = HAL_UART_STATE_BUSY;
 80075d2:	f8c3 0088 	str.w	r0, [r3, #136]	@ 0x88

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);

  huart->gState = HAL_UART_STATE_READY;
 80075d6:	2520      	movs	r5, #32
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80075d8:	6810      	ldr	r0, [r2, #0]
  __HAL_UART_DISABLE(huart);
 80075da:	6814      	ldr	r4, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80075dc:	f020 5000 	bic.w	r0, r0, #536870912	@ 0x20000000
  __HAL_UART_DISABLE(huart);
 80075e0:	f024 0401 	bic.w	r4, r4, #1
 80075e4:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80075e6:	6659      	str	r1, [r3, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80075e8:	6010      	str	r0, [r2, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);

  return HAL_OK;
 80075ea:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 80075ec:	f8c3 5088 	str.w	r5, [r3, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 80075f0:	f883 1084 	strb.w	r1, [r3, #132]	@ 0x84
}
 80075f4:	bc30      	pop	{r4, r5}
 80075f6:	4770      	bx	lr
  __HAL_LOCK(huart);
 80075f8:	2002      	movs	r0, #2
}
 80075fa:	4770      	bx	lr

080075fc <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80075fc:	f890 2084 	ldrb.w	r2, [r0, #132]	@ 0x84
 8007600:	2a01      	cmp	r2, #1
 8007602:	d037      	beq.n	8007674 <HAL_UARTEx_SetTxFifoThreshold+0x78>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007604:	6802      	ldr	r2, [r0, #0]
 8007606:	4603      	mov	r3, r0
  huart->gState = HAL_UART_STATE_BUSY;
 8007608:	2024      	movs	r0, #36	@ 0x24
{
 800760a:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 800760c:	f8c3 0088 	str.w	r0, [r3, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007610:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007612:	6810      	ldr	r0, [r2, #0]
 8007614:	f020 0001 	bic.w	r0, r0, #1
 8007618:	6010      	str	r0, [r2, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800761a:	6890      	ldr	r0, [r2, #8]
 800761c:	f020 4060 	bic.w	r0, r0, #3758096384	@ 0xe0000000
 8007620:	4301      	orrs	r1, r0
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007622:	6e58      	ldr	r0, [r3, #100]	@ 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007624:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007626:	b310      	cbz	r0, 800766e <HAL_UARTEx_SetTxFifoThreshold+0x72>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007628:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800762a:	6890      	ldr	r0, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800762c:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007630:	4911      	ldr	r1, [pc, #68]	@ (8007678 <HAL_UARTEx_SetTxFifoThreshold+0x7c>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007632:	ea4f 7e50 	mov.w	lr, r0, lsr #29
                               (uint16_t)denominator[tx_fifo_threshold];
 8007636:	4d11      	ldr	r5, [pc, #68]	@ (800767c <HAL_UARTEx_SetTxFifoThreshold+0x80>)
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007638:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800763c:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 8007640:	f815 e00e 	ldrb.w	lr, [r5, lr]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007644:	0100      	lsls	r0, r0, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 8007646:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800764a:	0109      	lsls	r1, r1, #4
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800764c:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007650:	fbb1 f1f5 	udiv	r1, r1, r5
 8007654:	f8a3 1068 	strh.w	r1, [r3, #104]	@ 0x68
  huart->gState = HAL_UART_STATE_READY;
 8007658:	2520      	movs	r5, #32
  __HAL_UNLOCK(huart);
 800765a:	2100      	movs	r1, #0
 800765c:	f8a3 006a 	strh.w	r0, [r3, #106]	@ 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007660:	6014      	str	r4, [r2, #0]
  return HAL_OK;
 8007662:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 8007664:	f8c3 5088 	str.w	r5, [r3, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8007668:	f883 1084 	strb.w	r1, [r3, #132]	@ 0x84
}
 800766c:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 800766e:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 8007670:	4608      	mov	r0, r1
 8007672:	e7ef      	b.n	8007654 <HAL_UARTEx_SetTxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 8007674:	2002      	movs	r0, #2
}
 8007676:	4770      	bx	lr
 8007678:	080078e4 	.word	0x080078e4
 800767c:	080078dc 	.word	0x080078dc

08007680 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 8007680:	f890 2084 	ldrb.w	r2, [r0, #132]	@ 0x84
 8007684:	2a01      	cmp	r2, #1
 8007686:	d037      	beq.n	80076f8 <HAL_UARTEx_SetRxFifoThreshold+0x78>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007688:	6802      	ldr	r2, [r0, #0]
 800768a:	4603      	mov	r3, r0
  huart->gState = HAL_UART_STATE_BUSY;
 800768c:	2024      	movs	r0, #36	@ 0x24
{
 800768e:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 8007690:	f8c3 0088 	str.w	r0, [r3, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007694:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8007696:	6810      	ldr	r0, [r2, #0]
 8007698:	f020 0001 	bic.w	r0, r0, #1
 800769c:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800769e:	6890      	ldr	r0, [r2, #8]
 80076a0:	f020 6060 	bic.w	r0, r0, #234881024	@ 0xe000000
 80076a4:	4301      	orrs	r1, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80076a6:	6e58      	ldr	r0, [r3, #100]	@ 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80076a8:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80076aa:	b310      	cbz	r0, 80076f2 <HAL_UARTEx_SetRxFifoThreshold+0x72>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80076ac:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80076ae:	6890      	ldr	r0, [r2, #8]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80076b0:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80076b4:	4911      	ldr	r1, [pc, #68]	@ (80076fc <HAL_UARTEx_SetRxFifoThreshold+0x7c>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80076b6:	ea4f 7e50 	mov.w	lr, r0, lsr #29
                               (uint16_t)denominator[tx_fifo_threshold];
 80076ba:	4d11      	ldr	r5, [pc, #68]	@ (8007700 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80076bc:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80076c0:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 80076c4:	f815 e00e 	ldrb.w	lr, [r5, lr]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80076c8:	0100      	lsls	r0, r0, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 80076ca:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80076ce:	0109      	lsls	r1, r1, #4
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80076d0:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80076d4:	fbb1 f1f5 	udiv	r1, r1, r5
 80076d8:	f8a3 1068 	strh.w	r1, [r3, #104]	@ 0x68
  huart->gState = HAL_UART_STATE_READY;
 80076dc:	2520      	movs	r5, #32
  __HAL_UNLOCK(huart);
 80076de:	2100      	movs	r1, #0
 80076e0:	f8a3 006a 	strh.w	r0, [r3, #106]	@ 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80076e4:	6014      	str	r4, [r2, #0]
  return HAL_OK;
 80076e6:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 80076e8:	f8c3 5088 	str.w	r5, [r3, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 80076ec:	f883 1084 	strb.w	r1, [r3, #132]	@ 0x84
}
 80076f0:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 80076f2:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 80076f4:	4608      	mov	r0, r1
 80076f6:	e7ef      	b.n	80076d8 <HAL_UARTEx_SetRxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 80076f8:	2002      	movs	r0, #2
}
 80076fa:	4770      	bx	lr
 80076fc:	080078e4 	.word	0x080078e4
 8007700:	080078dc 	.word	0x080078dc

08007704 <memset>:
 8007704:	4402      	add	r2, r0
 8007706:	4603      	mov	r3, r0
 8007708:	4293      	cmp	r3, r2
 800770a:	d100      	bne.n	800770e <memset+0xa>
 800770c:	4770      	bx	lr
 800770e:	f803 1b01 	strb.w	r1, [r3], #1
 8007712:	e7f9      	b.n	8007708 <memset+0x4>

08007714 <__libc_init_array>:
 8007714:	b570      	push	{r4, r5, r6, lr}
 8007716:	4d0d      	ldr	r5, [pc, #52]	@ (800774c <__libc_init_array+0x38>)
 8007718:	4c0d      	ldr	r4, [pc, #52]	@ (8007750 <__libc_init_array+0x3c>)
 800771a:	1b64      	subs	r4, r4, r5
 800771c:	10a4      	asrs	r4, r4, #2
 800771e:	2600      	movs	r6, #0
 8007720:	42a6      	cmp	r6, r4
 8007722:	d109      	bne.n	8007738 <__libc_init_array+0x24>
 8007724:	4d0b      	ldr	r5, [pc, #44]	@ (8007754 <__libc_init_array+0x40>)
 8007726:	4c0c      	ldr	r4, [pc, #48]	@ (8007758 <__libc_init_array+0x44>)
 8007728:	f000 f818 	bl	800775c <_init>
 800772c:	1b64      	subs	r4, r4, r5
 800772e:	10a4      	asrs	r4, r4, #2
 8007730:	2600      	movs	r6, #0
 8007732:	42a6      	cmp	r6, r4
 8007734:	d105      	bne.n	8007742 <__libc_init_array+0x2e>
 8007736:	bd70      	pop	{r4, r5, r6, pc}
 8007738:	f855 3b04 	ldr.w	r3, [r5], #4
 800773c:	4798      	blx	r3
 800773e:	3601      	adds	r6, #1
 8007740:	e7ee      	b.n	8007720 <__libc_init_array+0xc>
 8007742:	f855 3b04 	ldr.w	r3, [r5], #4
 8007746:	4798      	blx	r3
 8007748:	3601      	adds	r6, #1
 800774a:	e7f2      	b.n	8007732 <__libc_init_array+0x1e>
 800774c:	080078f4 	.word	0x080078f4
 8007750:	080078f4 	.word	0x080078f4
 8007754:	080078f4 	.word	0x080078f4
 8007758:	080078f8 	.word	0x080078f8

0800775c <_init>:
 800775c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800775e:	bf00      	nop
 8007760:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007762:	bc08      	pop	{r3}
 8007764:	469e      	mov	lr, r3
 8007766:	4770      	bx	lr

08007768 <_fini>:
 8007768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800776a:	bf00      	nop
 800776c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800776e:	bc08      	pop	{r3}
 8007770:	469e      	mov	lr, r3
 8007772:	4770      	bx	lr
