Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\wangx\OneDrive\GitHub\LongLiveFPGA\FinalProject\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\wangx\OneDrive\GitHub\LongLiveFPGA\FinalProject\ALU.vhd".
    Found 32-bit register for signal <alu_out>.
    Found 32-bit adder for signal <op1[31]_op2[31]_add_16_OUT> created at line 51.
    Found 32-bit subtractor for signal <GND_6_o_GND_6_o_sub_18_OUT<31:0>> created at line 53.
    Found 5-bit subtractor for signal <GND_6_o_GND_6_o_sub_54_OUT<4:0>> created at line 63.
    Found 1-bit 17-to-1 multiplexer for signal <GND_6_o_op1[16]_Mux_69_o> created at line 63.
    Found 1-bit 21-to-1 multiplexer for signal <GND_6_o_op1[15]_Mux_70_o> created at line 63.
    Found 1-bit 21-to-1 multiplexer for signal <GND_6_o_op1[14]_Mux_71_o> created at line 63.
    Found 1-bit 22-to-1 multiplexer for signal <GND_6_o_op1[13]_Mux_72_o> created at line 63.
    Found 1-bit 22-to-1 multiplexer for signal <GND_6_o_op1[12]_Mux_73_o> created at line 63.
    Found 1-bit 24-to-1 multiplexer for signal <GND_6_o_op1[11]_Mux_74_o> created at line 63.
    Found 1-bit 24-to-1 multiplexer for signal <GND_6_o_op1[10]_Mux_75_o> created at line 63.
    Found 1-bit 25-to-1 multiplexer for signal <GND_6_o_op1[9]_Mux_76_o> created at line 63.
    Found 1-bit 25-to-1 multiplexer for signal <GND_6_o_op1[8]_Mux_77_o> created at line 63.
    Found 1-bit 28-to-1 multiplexer for signal <GND_6_o_op1[7]_Mux_78_o> created at line 63.
    Found 1-bit 28-to-1 multiplexer for signal <GND_6_o_op1[6]_Mux_79_o> created at line 63.
    Found 1-bit 29-to-1 multiplexer for signal <GND_6_o_op1[5]_Mux_80_o> created at line 63.
    Found 1-bit 29-to-1 multiplexer for signal <GND_6_o_op1[4]_Mux_81_o> created at line 63.
    Found 1-bit 31-to-1 multiplexer for signal <GND_6_o_op1[3]_Mux_82_o> created at line 63.
    Found 1-bit 31-to-1 multiplexer for signal <GND_6_o_op1[2]_Mux_83_o> created at line 63.
    Found 1-bit 32-to-1 multiplexer for signal <GND_6_o_op1[1]_Mux_84_o> created at line 63.
    Found 1-bit 32-to-1 multiplexer for signal <GND_6_o_op1[0]_Mux_85_o> created at line 63.
    Found 32-bit 32-to-1 multiplexer for signal <n0115> created at line 49.
    Found 32-bit comparator greater for signal <op1[31]_op2[31]_LessThan_87_o> created at line 65
    Found 32-bit comparator equal for signal <op1[31]_op2[31]_equal_91_o> created at line 77
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred 166 Multiplexer(s).
Unit <ALU> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 5-bit subtractor                                      : 1
# Registers                                            : 1
 32-bit register                                       : 1
# Comparators                                          : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 166
 1-bit 17-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 135
 1-bit 21-to-1 multiplexer                             : 2
 1-bit 22-to-1 multiplexer                             : 2
 1-bit 24-to-1 multiplexer                             : 2
 1-bit 25-to-1 multiplexer                             : 2
 1-bit 28-to-1 multiplexer                             : 2
 1-bit 29-to-1 multiplexer                             : 2
 1-bit 31-to-1 multiplexer                             : 2
 1-bit 32-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 13
 32-bit 32-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 5-bit subtractor                                      : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Comparators                                          : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 166
 1-bit 17-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 135
 1-bit 21-to-1 multiplexer                             : 2
 1-bit 22-to-1 multiplexer                             : 2
 1-bit 24-to-1 multiplexer                             : 2
 1-bit 25-to-1 multiplexer                             : 2
 1-bit 28-to-1 multiplexer                             : 2
 1-bit 29-to-1 multiplexer                             : 2
 1-bit 31-to-1 multiplexer                             : 2
 1-bit 32-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 13
 32-bit 32-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 32
 Flip-Flops                                            : 32

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ALU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 639
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 75
#      LUT3                        : 45
#      LUT4                        : 54
#      LUT5                        : 55
#      LUT6                        : 229
#      MUXCY                       : 88
#      MUXF7                       : 25
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 32
#      FDCE                        : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 109
#      IBUF                        : 77
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice LUTs:                  460  out of  63400     0%  
    Number used as Logic:               460  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    460
   Number with an unused Flip Flop:     460  out of    460   100%  
   Number with an unused LUT:             0  out of    460     0%  
   Number of fully used LUT-FF pairs:     0  out of    460     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         110
 Number of bonded IOBs:                 110  out of    210    52%  
    IOB Flip Flops/Latches:              32

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 32    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: No path found
   Minimum input arrival time before clock: 5.482ns
   Maximum output required time after clock: 0.877ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 7760 / 96
-------------------------------------------------------------------------
Offset:              5.482ns (Levels of Logic = 21)
  Source:            op2<0> (PAD)
  Destination:       alu_out_0 (FF)
  Destination Clock: clk rising

  Data Path: op2<0> to alu_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           106   0.001   0.945  op2_0_IBUF (op2_0_IBUF)
     LUT4:I0->O            1   0.124   0.000  Mcompar_op1[31]_op2[31]_LessThan_87_o_lut<0> (Mcompar_op1[31]_op2[31]_LessThan_87_o_lut<0>)
     MUXCY:S->O            1   0.472   0.000  Mcompar_op1[31]_op2[31]_LessThan_87_o_cy<0> (Mcompar_op1[31]_op2[31]_LessThan_87_o_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  Mcompar_op1[31]_op2[31]_LessThan_87_o_cy<1> (Mcompar_op1[31]_op2[31]_LessThan_87_o_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  Mcompar_op1[31]_op2[31]_LessThan_87_o_cy<2> (Mcompar_op1[31]_op2[31]_LessThan_87_o_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  Mcompar_op1[31]_op2[31]_LessThan_87_o_cy<3> (Mcompar_op1[31]_op2[31]_LessThan_87_o_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  Mcompar_op1[31]_op2[31]_LessThan_87_o_cy<4> (Mcompar_op1[31]_op2[31]_LessThan_87_o_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  Mcompar_op1[31]_op2[31]_LessThan_87_o_cy<5> (Mcompar_op1[31]_op2[31]_LessThan_87_o_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  Mcompar_op1[31]_op2[31]_LessThan_87_o_cy<6> (Mcompar_op1[31]_op2[31]_LessThan_87_o_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  Mcompar_op1[31]_op2[31]_LessThan_87_o_cy<7> (Mcompar_op1[31]_op2[31]_LessThan_87_o_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  Mcompar_op1[31]_op2[31]_LessThan_87_o_cy<8> (Mcompar_op1[31]_op2[31]_LessThan_87_o_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  Mcompar_op1[31]_op2[31]_LessThan_87_o_cy<9> (Mcompar_op1[31]_op2[31]_LessThan_87_o_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  Mcompar_op1[31]_op2[31]_LessThan_87_o_cy<10> (Mcompar_op1[31]_op2[31]_LessThan_87_o_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  Mcompar_op1[31]_op2[31]_LessThan_87_o_cy<11> (Mcompar_op1[31]_op2[31]_LessThan_87_o_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  Mcompar_op1[31]_op2[31]_LessThan_87_o_cy<12> (Mcompar_op1[31]_op2[31]_LessThan_87_o_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  Mcompar_op1[31]_op2[31]_LessThan_87_o_cy<13> (Mcompar_op1[31]_op2[31]_LessThan_87_o_cy<13>)
     MUXCY:CI->O           1   0.334   0.421  Mcompar_op1[31]_op2[31]_LessThan_87_o_cy<14> (Mcompar_op1[31]_op2[31]_LessThan_87_o_cy<14>)
     LUT5:I4->O            1   0.124   0.421  Mcompar_op1[31]_op2[31]_LessThan_87_o_cy<15> (Mcompar_op1[31]_op2[31]_LessThan_87_o_cy<15>)
     LUT5:I4->O            1   0.124   0.919  Mmux_opcode[5]_GND_6_o_mux_95_OUT41 (Mmux_opcode[5]_GND_6_o_mux_95_OUT4)
     LUT6:I1->O            1   0.124   0.939  Mmux_opcode[5]_GND_6_o_mux_95_OUT48_SW0 (N27)
     LUT6:I0->O            1   0.124   0.000  Mmux_opcode[5]_GND_6_o_mux_95_OUT48 (opcode[5]_GND_6_o_mux_95_OUT<0>)
     FDCE:D                    0.030          alu_out_0
    ----------------------------------------
    Total                      5.482ns (1.838ns logic, 3.645ns route)
                                       (33.5% logic, 66.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              0.877ns (Levels of Logic = 1)
  Source:            alu_out_31 (FF)
  Destination:       alu_out<31> (PAD)
  Source Clock:      clk rising

  Data Path: alu_out_31 to alu_out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.478   0.399  alu_out_31 (alu_out_31)
     OBUF:I->O                 0.000          alu_out_31_OBUF (alu_out<31>)
    ----------------------------------------
    Total                      0.877ns (0.478ns logic, 0.399ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.45 secs
 
--> 

Total memory usage is 413960 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

