library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity modulo is
	port(p,g:in std_logic_vector(3 downto 0);
	     cin : in std_logic;
	     cout: out std_logic);
end modulo;

architecture arq of modulo is

component halfadder is
port(a,b: in std_logic;
	  P,G: out std_logic);
end component;

begin


end arq;
