{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648848829054 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648848829055 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 01 15:33:48 2022 " "Processing started: Fri Apr 01 15:33:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648848829055 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648848829055 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cont9a -c cont9a " "Command: quartus_map --read_settings_files=on --write_settings_files=off cont9a -c cont9a" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648848829055 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648848831479 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648848831479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyectos_fpga/cont9/cont9.v 1 1 " "Found 1 design units, including 1 entities, in source file /proyectos_fpga/cont9/cont9.v" { { "Info" "ISGN_ENTITY_NAME" "1 cont9 " "Found entity 1: cont9" {  } { { "../cont9/cont9.v" "" { Text "C:/Proyectos_FPGA/cont9/cont9.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648848846579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648848846579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyectos_fpga/complementos/7segmentos (1).v 1 1 " "Found 1 design units, including 1 entities, in source file /proyectos_fpga/complementos/7segmentos (1).v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd7s " "Found entity 1: bcd7s" {  } { { "../Complementos/7segmentos (1).v" "" { Text "C:/Proyectos_FPGA/Complementos/7segmentos (1).v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648848846585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648848846585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyectos_fpga/complementos/escalador.v 1 1 " "Found 1 design units, including 1 entities, in source file /proyectos_fpga/complementos/escalador.v" { { "Info" "ISGN_ENTITY_NAME" "1 escalador " "Found entity 1: escalador" {  } { { "../Complementos/escalador.v" "" { Text "C:/Proyectos_FPGA/Complementos/escalador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648848846590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648848846590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont9a.v 1 1 " "Found 1 design units, including 1 entities, in source file cont9a.v" { { "Info" "ISGN_ENTITY_NAME" "1 cont9a " "Found entity 1: cont9a" {  } { { "cont9a.v" "" { Text "C:/Proyectos_FPGA/cont9a/cont9a.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648848846595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648848846595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk3 cont9a.v(8) " "Verilog HDL Implicit Net warning at cont9a.v(8): created implicit net for \"clk3\"" {  } { { "cont9a.v" "" { Text "C:/Proyectos_FPGA/cont9a/cont9a.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648848846598 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk cont9a.v(10) " "Verilog HDL Implicit Net warning at cont9a.v(10): created implicit net for \"clk\"" {  } { { "cont9a.v" "" { Text "C:/Proyectos_FPGA/cont9a/cont9a.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648848846599 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst cont9a.v(10) " "Verilog HDL Implicit Net warning at cont9a.v(10): created implicit net for \"rst\"" {  } { { "cont9a.v" "" { Text "C:/Proyectos_FPGA/cont9a/cont9a.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648848846599 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bdc cont9a.v(11) " "Verilog HDL Implicit Net warning at cont9a.v(11): created implicit net for \"bdc\"" {  } { { "cont9a.v" "" { Text "C:/Proyectos_FPGA/cont9a/cont9a.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648848846599 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sal cont9a.v(12) " "Verilog HDL Implicit Net warning at cont9a.v(12): created implicit net for \"sal\"" {  } { { "cont9a.v" "" { Text "C:/Proyectos_FPGA/cont9a/cont9a.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648848846599 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "clk cont9a.v(2) " "Verilog HDL Module Declaration error at cont9a.v(2): port \"clk\" is not declared as port" {  } { { "cont9a.v" "" { Text "C:/Proyectos_FPGA/cont9a/cont9a.v" 2 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1648848846601 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "rst cont9a.v(2) " "Verilog HDL Module Declaration error at cont9a.v(2): port \"rst\" is not declared as port" {  } { { "cont9a.v" "" { Text "C:/Proyectos_FPGA/cont9a/cont9a.v" 2 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1648848846601 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "sal cont9a.v(2) " "Verilog HDL Module Declaration error at cont9a.v(2): port \"sal\" is not declared as port" {  } { { "cont9a.v" "" { Text "C:/Proyectos_FPGA/cont9a/cont9a.v" 2 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1648848846601 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648848846703 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 01 15:34:06 2022 " "Processing ended: Fri Apr 01 15:34:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648848846703 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648848846703 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648848846703 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648848846703 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648848847612 ""}
