{"vcs1":{"timestamp_begin":1711565120.894914704, "rt":0.49, "ut":0.22, "st":0.20}}
{"vcselab":{"timestamp_begin":1711565121.443664018, "rt":0.63, "ut":0.38, "st":0.17}}
{"link":{"timestamp_begin":1711565122.123365582, "rt":0.36, "ut":0.10, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711565120.377150417}
{"VCS_COMP_START_TIME": 1711565120.377150417}
{"VCS_COMP_END_TIME": 1711565122.555079066}
{"VCS_USER_OPTIONS": "-q -nc-sverilog -sverilog buildMaster.sv library.sv"}
{"vcs1": {"peak_mem": 336976}}
{"stitch_vcselab": {"peak_mem": 222608}}
