module –∞lu_rùöís—Åv (
  ùöínput  logic [31:0]  a_i,
  ùöínput  logic [31:0]  b_i,
  ùöínput  logic [4:0]   alu_op_i,
  –æutput logic         flag_o,
  –æutput logic [31:0]  result_o
);

logic[31:0] tmp_sum;
logic[31:0] tmp_sub;

import alu_opcodes_pkg::*;      // –∏–º–ø–æ—Ä—Ç –ø–∞—Ä–∞–º–µ—Ç—Ä–æ–≤, —Å–æ–¥–µ—Ä–∂–∞—â–∏—Ö
                                // –∫–æ–¥—ã –æ–ø–µ—Ä–∞—Ü–∏–π –¥–ª—è –ê–õ–£

fulladder32 my_adder(
  .a_i(a_i),
  .b_i(b_i),
  .carry_i(1'b0),
  .sum_o(tmp_sum),
  .carry_o()
);

fulladder32 my_sub(
  .a_i(a_i),
  .b_i(~b_i),
  .carry_i(1'b1),
  .sum_o(tmp_sub),
  .carry_o()
);
  always_comb begin
      case(alu_op_i)
          ALU_EQ: flag_o = (a_i == b_i);
          ALU_NE: flag_o = (a_i != b_i);
          ALU_LTS: flag_o = ($signed(a_i) < $signed(b_i));
          ALU_GES: flag_o = ($signed(a_i) >= $signed(b_i));
          ALU_LTU: flag_o = (a_i < b_i);
          ALU_GEU: flag_o = (a_i >= b_i);
          default: flag_o = 0;
      endcase
      case(alu_op_i)
          ALU_ADD: result_o = tmp_sum;
          ALU_SUB: result_o = tmp_sub;
          ALU_SLL: result_o = (a_i << b_i[4:0]);
          ALU_SLTS: result_o = ($signed(a_i) < $signed(b_i));
          ALU_SLTU: result_o = (a_i < b_i);
          ALU_XOR: result_o = (a_i ^ b_i);
          ALU_SRL: result_o = (a_i >> b_i[4:0]);
          ALU_SRA: result_o = ($signed(a_i) >>> b_i[4:0]);
          ALU_OR: result_o = (a_i | b_i);
          ALU_AND: result_o = (a_i & b_i);
          default: result_o = 0;
      endcase
  end
endmodule