

================================================================
== Vivado HLS Report for 'Res_layer'
================================================================
* Date:           Thu Aug 31 04:11:04 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.552 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    55321|    55321| 0.553 ms | 0.553 ms |  55321|  55321|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_i_j_0_i11  |    55320|    55320|      4610|          -|          -|    12|    no    |
        | + l_j11         |     4608|     4608|         6|          -|          -|   768|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:230]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i11_0 = phi i4 [ 0, %0 ], [ %i11, %l_S_i_j_0_i11_end ]"   --->   Operation 10 'phi' 'i11_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.30ns)   --->   "%icmp_ln230 = icmp eq i4 %i11_0, -4" [kernel.cpp:230]   --->   Operation 11 'icmp' 'icmp_ln230' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.73ns)   --->   "%i11 = add i4 %i11_0, 1" [kernel.cpp:230]   --->   Operation 13 'add' 'i11' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln230, label %3, label %l_S_i_j_0_i11_begin" [kernel.cpp:230]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str27) nounwind" [kernel.cpp:230]   --->   Operation 15 'specloopname' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str27)" [kernel.cpp:230]   --->   Operation 16 'specregionbegin' 'tmp' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_s = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i11_0, i10 0)" [kernel.cpp:232]   --->   Operation 17 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i14 %tmp_s to i15" [kernel.cpp:232]   --->   Operation 18 'zext' 'zext_ln232' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_25 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i11_0, i8 0)" [kernel.cpp:232]   --->   Operation 19 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln232_1 = zext i12 %tmp_25 to i15" [kernel.cpp:232]   --->   Operation 20 'zext' 'zext_ln232_1' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.81ns)   --->   "%sub_ln232 = sub i15 %zext_ln232, %zext_ln232_1" [kernel.cpp:232]   --->   Operation 21 'sub' 'sub_ln232' <Predicate = (!icmp_ln230)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:231]   --->   Operation 22 'br' <Predicate = (!icmp_ln230)> <Delay = 1.76>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:241]   --->   Operation 23 'ret' <Predicate = (icmp_ln230)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.19>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%j11_0 = phi i10 [ 0, %l_S_i_j_0_i11_begin ], [ %j11, %_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv ]"   --->   Operation 24 'phi' 'j11_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.77ns)   --->   "%icmp_ln231 = icmp eq i10 %j11_0, -256" [kernel.cpp:231]   --->   Operation 25 'icmp' 'icmp_ln231' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_379 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 26 'speclooptripcount' 'empty_379' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.73ns)   --->   "%j11 = add i10 %j11_0, 1" [kernel.cpp:231]   --->   Operation 27 'add' 'j11' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln231, label %l_S_i_j_0_i11_end, label %_ZN8ap_fixedILi25ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv" [kernel.cpp:231]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln232_2 = zext i10 %j11_0 to i15" [kernel.cpp:232]   --->   Operation 29 'zext' 'zext_ln232_2' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.94ns)   --->   "%add_ln232 = add i15 %zext_ln232_2, %sub_ln232" [kernel.cpp:232]   --->   Operation 30 'add' 'add_ln232' <Predicate = (!icmp_ln231)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln232 = sext i15 %add_ln232 to i64" [kernel.cpp:232]   --->   Operation 31 'sext' 'sext_ln232' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%v124_V_addr = getelementptr [9216 x i24]* %v124_V, i64 0, i64 %sext_ln232" [kernel.cpp:232]   --->   Operation 32 'getelementptr' 'v124_V_addr' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%v125_V_addr = getelementptr [9216 x i24]* %v125_V, i64 0, i64 %sext_ln232" [kernel.cpp:233]   --->   Operation 33 'getelementptr' 'v125_V_addr' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (3.25ns)   --->   "%v129_V = load i24* %v124_V_addr, align 4" [kernel.cpp:232]   --->   Operation 34 'load' 'v129_V' <Predicate = (!icmp_ln231)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_3 : Operation 35 [2/2] (3.25ns)   --->   "%v130_V = load i24* %v125_V_addr, align 4" [kernel.cpp:233]   --->   Operation 35 'load' 'v130_V' <Predicate = (!icmp_ln231)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_380 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str27, i32 %tmp)" [kernel.cpp:240]   --->   Operation 36 'specregionend' 'empty_380' <Predicate = (icmp_ln231)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:230]   --->   Operation 37 'br' <Predicate = (icmp_ln231)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.56>
ST_4 : Operation 38 [1/2] (3.25ns)   --->   "%v129_V = load i24* %v124_V_addr, align 4" [kernel.cpp:232]   --->   Operation 38 'load' 'v129_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 39 [1/2] (3.25ns)   --->   "%v130_V = load i24* %v125_V_addr, align 4" [kernel.cpp:233]   --->   Operation 39 'load' 'v130_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i24 %v129_V to i25" [kernel.cpp:236]   --->   Operation 40 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i24 %v130_V to i25" [kernel.cpp:236]   --->   Operation 41 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (2.31ns)   --->   "%tmp_V_11 = add i25 %sext_ln703_1, %sext_ln703" [kernel.cpp:236]   --->   Operation 42 'add' 'tmp_V_11' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_74 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_V_11, i32 24)" [kernel.cpp:237]   --->   Operation 43 'bitselect' 'p_Result_74' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.47>
ST_5 : Operation 44 [1/1] (2.45ns)   --->   "%icmp_ln935 = icmp eq i25 %tmp_V_11, 0" [kernel.cpp:237]   --->   Operation 44 'icmp' 'icmp_ln935' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (2.34ns)   --->   "%tmp_V = sub i25 0, %tmp_V_11" [kernel.cpp:237]   --->   Operation 45 'sub' 'tmp_V' <Predicate = (p_Result_74)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.73ns)   --->   "%tmp_V_12 = select i1 %p_Result_74, i25 %tmp_V, i25 %tmp_V_11" [kernel.cpp:237]   --->   Operation 46 'select' 'tmp_V_12' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_s = call i25 @llvm.part.select.i25(i25 %tmp_V_12, i32 24, i32 0) nounwind" [kernel.cpp:237]   --->   Operation 47 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_75 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 -1, i25 %p_Result_s)" [kernel.cpp:237]   --->   Operation 48 'bitconcatenate' 'p_Result_75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_75, i1 true) nounwind" [kernel.cpp:237]   --->   Operation 49 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [kernel.cpp:237]   --->   Operation 50 'trunc' 'trunc_ln943' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.55>
ST_6 : Operation 51 [1/1] (2.55ns)   --->   "%sub_ln944 = sub nsw i32 25, %l" [kernel.cpp:237]   --->   Operation 51 'sub' 'sub_ln944' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i25" [kernel.cpp:237]   --->   Operation 52 'trunc' 'trunc_ln944' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [kernel.cpp:237]   --->   Operation 53 'add' 'lsb_index' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_30 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [kernel.cpp:237]   --->   Operation 54 'partselect' 'tmp_30' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (2.47ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_30, 0" [kernel.cpp:237]   --->   Operation 55 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i5" [kernel.cpp:237]   --->   Operation 56 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (1.78ns)   --->   "%sub_ln947 = sub i5 -14, %trunc_ln947" [kernel.cpp:237]   --->   Operation 57 'sub' 'sub_ln947' <Predicate = (!icmp_ln935)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i5 %sub_ln947 to i25" [kernel.cpp:237]   --->   Operation 58 'zext' 'zext_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i25 -1, %zext_ln947" [kernel.cpp:237]   --->   Operation 59 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_71 = and i25 %tmp_V_12, %lshr_ln947" [kernel.cpp:237]   --->   Operation 60 'and' 'p_Result_71' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i25 %p_Result_71, 0" [kernel.cpp:237]   --->   Operation 61 'icmp' 'icmp_ln947_1' <Predicate = (!icmp_ln935)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [kernel.cpp:237]   --->   Operation 62 'and' 'a' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [kernel.cpp:237]   --->   Operation 63 'bitselect' 'tmp_31' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949 = xor i1 %tmp_31, true" [kernel.cpp:237]   --->   Operation 64 'xor' 'xor_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (2.34ns)   --->   "%add_ln949 = add i25 -24, %trunc_ln944" [kernel.cpp:237]   --->   Operation 65 'add' 'add_ln949' <Predicate = (!icmp_ln935)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_72 = call i1 @_ssdm_op_BitSelect.i1.i25.i25(i25 %tmp_V_12, i25 %add_ln949)" [kernel.cpp:237]   --->   Operation 66 'bitselect' 'p_Result_72' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949 = and i1 %p_Result_72, %xor_ln949" [kernel.cpp:237]   --->   Operation 67 'and' 'and_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949 = or i1 %and_ln949, %a" [kernel.cpp:237]   --->   Operation 68 'or' 'or_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [kernel.cpp:237]   --->   Operation 69 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln935)> <Delay = 0.97>
ST_6 : Operation 70 [1/1] (2.47ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [kernel.cpp:237]   --->   Operation 70 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.22>
ST_7 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m = zext i25 %tmp_V_12 to i64" [kernel.cpp:237]   --->   Operation 71 'zext' 'm' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln957_1 = zext i25 %tmp_V_12 to i32" [kernel.cpp:237]   --->   Operation 72 'zext' 'zext_ln957_1' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (2.55ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [kernel.cpp:237]   --->   Operation 73 'add' 'add_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln958 = lshr i32 %zext_ln957_1, %add_ln958" [kernel.cpp:237]   --->   Operation 74 'lshr' 'lshr_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln958 = zext i32 %lshr_ln958 to i64" [kernel.cpp:237]   --->   Operation 75 'zext' 'zext_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln958_1 = zext i32 %l to i64" [kernel.cpp:237]   --->   Operation 76 'zext' 'zext_ln958_1' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln958 = shl i64 %m, %zext_ln958_1" [kernel.cpp:237]   --->   Operation 77 'shl' 'shl_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln958, i64 %zext_ln958, i64 %shl_ln958" [kernel.cpp:237]   --->   Operation 78 'select' 'm_1' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln961 = zext i32 %or_ln to i64" [kernel.cpp:237]   --->   Operation 79 'zext' 'zext_ln961' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_2 = add i64 %zext_ln961, %m_1" [kernel.cpp:237]   --->   Operation 80 'add' 'm_2' <Predicate = (!icmp_ln935)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%m_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_2, i32 1, i32 63)" [kernel.cpp:237]   --->   Operation 81 'partselect' 'm_5' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_2, i32 25)" [kernel.cpp:237]   --->   Operation 82 'bitselect' 'tmp_32' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (1.24ns)   --->   "%select_ln964 = select i1 %tmp_32, i8 127, i8 126" [kernel.cpp:237]   --->   Operation 83 'select' 'select_ln964' <Predicate = (!icmp_ln935)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.62>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str28) nounwind" [kernel.cpp:231]   --->   Operation 84 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%v126_addr = getelementptr [9216 x float]* %v126, i64 0, i64 %sext_ln232" [kernel.cpp:238]   --->   Operation 85 'getelementptr' 'v126_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%m_6 = zext i63 %m_5 to i64" [kernel.cpp:237]   --->   Operation 86 'zext' 'm_6' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 9, %trunc_ln943" [kernel.cpp:237]   --->   Operation 87 'sub' 'sub_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 88 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, %select_ln964" [kernel.cpp:237]   --->   Operation 88 'add' 'add_ln964' <Predicate = (!icmp_ln935)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_7 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_74, i8 %add_ln964)" [kernel.cpp:237]   --->   Operation 89 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_76 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_6, i9 %tmp_7, i32 23, i32 31)" [kernel.cpp:237]   --->   Operation 90 'partset' 'p_Result_76' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln738 = trunc i64 %p_Result_76 to i32" [kernel.cpp:237]   --->   Operation 91 'trunc' 'trunc_ln738' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %trunc_ln738 to float" [kernel.cpp:237]   --->   Operation 92 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.69ns)   --->   "%v134 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [kernel.cpp:237]   --->   Operation 93 'select' 'v134' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (3.25ns)   --->   "store float %v134, float* %v126_addr, align 4" [kernel.cpp:238]   --->   Operation 94 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:231]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i11') with incoming values : ('i11', kernel.cpp:230) [6]  (1.77 ns)

 <State 2>: 1.81ns
The critical path consists of the following:
	'phi' operation ('i11') with incoming values : ('i11', kernel.cpp:230) [6]  (0 ns)
	'sub' operation ('sub_ln232', kernel.cpp:232) [18]  (1.81 ns)

 <State 3>: 5.2ns
The critical path consists of the following:
	'phi' operation ('j11') with incoming values : ('j11', kernel.cpp:231) [21]  (0 ns)
	'add' operation ('add_ln232', kernel.cpp:232) [29]  (1.94 ns)
	'getelementptr' operation ('v124_V_addr', kernel.cpp:232) [31]  (0 ns)
	'load' operation ('v129.V', kernel.cpp:232) on array 'v124_V' [34]  (3.25 ns)

 <State 4>: 5.57ns
The critical path consists of the following:
	'load' operation ('v129.V', kernel.cpp:232) on array 'v124_V' [34]  (3.25 ns)
	'add' operation ('tmp.V', kernel.cpp:236) [38]  (2.31 ns)

 <State 5>: 6.47ns
The critical path consists of the following:
	'sub' operation ('tmp.V', kernel.cpp:237) [41]  (2.34 ns)
	'select' operation ('tmp.V', kernel.cpp:237) [42]  (0.73 ns)
	'cttz' operation ('l', kernel.cpp:237) [45]  (3.4 ns)

 <State 6>: 8.55ns
The critical path consists of the following:
	'sub' operation ('sub_ln944', kernel.cpp:237) [46]  (2.55 ns)
	'add' operation ('lsb_index', kernel.cpp:237) [48]  (2.55 ns)
	'icmp' operation ('icmp_ln947', kernel.cpp:237) [50]  (2.47 ns)
	'and' operation ('a', kernel.cpp:237) [57]  (0 ns)
	'or' operation ('or_ln949', kernel.cpp:237) [63]  (0 ns)
	blocking operation 0.978 ns on control path)

 <State 7>: 8.22ns
The critical path consists of the following:
	'add' operation ('add_ln958', kernel.cpp:237) [68]  (2.55 ns)
	'lshr' operation ('lshr_ln958', kernel.cpp:237) [69]  (0 ns)
	'select' operation ('m', kernel.cpp:237) [73]  (0 ns)
	'add' operation ('m', kernel.cpp:237) [75]  (4.42 ns)
	'select' operation ('select_ln964', kernel.cpp:237) [79]  (1.25 ns)

 <State 8>: 7.62ns
The critical path consists of the following:
	'sub' operation ('sub_ln964', kernel.cpp:237) [81]  (0 ns)
	'add' operation ('add_ln964', kernel.cpp:237) [82]  (3.67 ns)
	'select' operation ('v134', kernel.cpp:237) [87]  (0.698 ns)
	'store' operation ('store_ln238', kernel.cpp:238) of variable 'v134', kernel.cpp:237 on array 'v126' [88]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
