#! /nix/store/v86bzgmpliqm63im1062c4d4vsabijdh-iverilog-2018.12.15/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1a48440 .scope module, "and_i3" "and_i3" 2 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x0";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /INPUT 1 "x2";
o0x7fcc4e732048 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fcc4e732078 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1a779f0 .functor AND 1, o0x7fcc4e732048, o0x7fcc4e732078, C4<1>, C4<1>;
o0x7fcc4e7320a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1a77ae0 .functor AND 1, L_0x1a779f0, o0x7fcc4e7320a8, C4<1>, C4<1>;
v0x1a4bf40_0 .net *"_s0", 0 0, L_0x1a779f0;  1 drivers
v0x1a73970_0 .net "x0", 0 0, o0x7fcc4e732048;  0 drivers
v0x1a73a30_0 .net "x1", 0 0, o0x7fcc4e732078;  0 drivers
v0x1a73ad0_0 .net "x2", 0 0, o0x7fcc4e7320a8;  0 drivers
v0x1a73b90_0 .net "y", 0 0, L_0x1a77ae0;  1 drivers
S_0x1a47bd0 .scope module, "nand_i2" "nand_i2" 3 8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x0";
    .port_info 2 /INPUT 1 "x1";
o0x7fcc4e7321f8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fcc4e732228 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1a77bd0 .functor AND 1, o0x7fcc4e7321f8, o0x7fcc4e732228, C4<1>, C4<1>;
L_0x1a77cd0 .functor NOT 1, L_0x1a77bd0, C4<0>, C4<0>, C4<0>;
v0x1a73d20_0 .net *"_s0", 0 0, L_0x1a77bd0;  1 drivers
v0x1a73e20_0 .net "x0", 0 0, o0x7fcc4e7321f8;  0 drivers
v0x1a73ee0_0 .net "x1", 0 0, o0x7fcc4e732228;  0 drivers
v0x1a73f80_0 .net "y", 0 0, L_0x1a77cd0;  1 drivers
S_0x1a46f90 .scope module, "nand_i3" "nand_i3" 3 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x0";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /INPUT 1 "x2";
o0x7fcc4e732378 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fcc4e7323a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1a77dc0 .functor AND 1, o0x7fcc4e732378, o0x7fcc4e7323a8, C4<1>, C4<1>;
o0x7fcc4e7323d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1a77e90 .functor AND 1, L_0x1a77dc0, o0x7fcc4e7323d8, C4<1>, C4<1>;
L_0x1a77f80 .functor NOT 1, L_0x1a77e90, C4<0>, C4<0>, C4<0>;
v0x1a740c0_0 .net *"_s0", 0 0, L_0x1a77dc0;  1 drivers
v0x1a741a0_0 .net *"_s2", 0 0, L_0x1a77e90;  1 drivers
v0x1a74280_0 .net "x0", 0 0, o0x7fcc4e732378;  0 drivers
v0x1a74350_0 .net "x1", 0 0, o0x7fcc4e7323a8;  0 drivers
v0x1a74410_0 .net "x2", 0 0, o0x7fcc4e7323d8;  0 drivers
v0x1a74520_0 .net "y", 0 0, L_0x1a77f80;  1 drivers
S_0x1a456f0 .scope module, "nor_i2" "nor_i2" 4 8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x0";
    .port_info 2 /INPUT 1 "x1";
o0x7fcc4e732528 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fcc4e732558 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1a78070 .functor OR 1, o0x7fcc4e732528, o0x7fcc4e732558, C4<0>, C4<0>;
L_0x1a78140 .functor NOT 1, L_0x1a78070, C4<0>, C4<0>, C4<0>;
v0x1a74660_0 .net *"_s0", 0 0, L_0x1a78070;  1 drivers
v0x1a74760_0 .net "x0", 0 0, o0x7fcc4e732528;  0 drivers
v0x1a74820_0 .net "x1", 0 0, o0x7fcc4e732558;  0 drivers
v0x1a748c0_0 .net "y", 0 0, L_0x1a78140;  1 drivers
S_0x1a452d0 .scope module, "nor_i3" "nor_i3" 4 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x0";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /INPUT 1 "x2";
o0x7fcc4e7326a8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fcc4e7326d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1a78230 .functor OR 1, o0x7fcc4e7326a8, o0x7fcc4e7326d8, C4<0>, C4<0>;
o0x7fcc4e732708 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1a78300 .functor OR 1, L_0x1a78230, o0x7fcc4e732708, C4<0>, C4<0>;
L_0x1a783f0 .functor NOT 1, L_0x1a78300, C4<0>, C4<0>, C4<0>;
v0x1a74a00_0 .net *"_s0", 0 0, L_0x1a78230;  1 drivers
v0x1a74ae0_0 .net *"_s2", 0 0, L_0x1a78300;  1 drivers
v0x1a74bc0_0 .net "x0", 0 0, o0x7fcc4e7326a8;  0 drivers
v0x1a74c90_0 .net "x1", 0 0, o0x7fcc4e7326d8;  0 drivers
v0x1a74d50_0 .net "x2", 0 0, o0x7fcc4e732708;  0 drivers
v0x1a74e60_0 .net "y", 0 0, L_0x1a783f0;  1 drivers
S_0x1a153b0 .scope module, "not_i1" "not_i1" 5 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x";
o0x7fcc4e732828 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1a784e0 .functor NOT 1, o0x7fcc4e732828, C4<0>, C4<0>, C4<0>;
v0x1a74fa0_0 .net "x", 0 0, o0x7fcc4e732828;  0 drivers
v0x1a75080_0 .net "y", 0 0, L_0x1a784e0;  1 drivers
S_0x1a15540 .scope module, "or_i2" "or_i2" 6 8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x0";
    .port_info 2 /INPUT 1 "x1";
o0x7fcc4e7328e8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fcc4e732918 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1a78580 .functor OR 1, o0x7fcc4e7328e8, o0x7fcc4e732918, C4<0>, C4<0>;
v0x1a751a0_0 .net "x0", 0 0, o0x7fcc4e7328e8;  0 drivers
v0x1a75260_0 .net "x1", 0 0, o0x7fcc4e732918;  0 drivers
v0x1a75320_0 .net "y", 0 0, L_0x1a78580;  1 drivers
S_0x1a561f0 .scope module, "or_i3" "or_i3" 6 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x0";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /INPUT 1 "x2";
o0x7fcc4e732a38 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fcc4e732a68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1a78680 .functor OR 1, o0x7fcc4e732a38, o0x7fcc4e732a68, C4<0>, C4<0>;
o0x7fcc4e732a98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1a78780 .functor OR 1, L_0x1a78680, o0x7fcc4e732a98, C4<0>, C4<0>;
v0x1a75440_0 .net *"_s0", 0 0, L_0x1a78680;  1 drivers
v0x1a75520_0 .net "x0", 0 0, o0x7fcc4e732a38;  0 drivers
v0x1a755e0_0 .net "x1", 0 0, o0x7fcc4e732a68;  0 drivers
v0x1a756b0_0 .net "x2", 0 0, o0x7fcc4e732a98;  0 drivers
v0x1a75770_0 .net "y", 0 0, L_0x1a78780;  1 drivers
S_0x1a563f0 .scope module, "tb_circ" "tb_circ" 7 19;
 .timescale 0 0;
v0x1a76970_0 .net "c", 0 0, L_0x1a788e0;  1 drivers
v0x1a76a80_0 .var "i", 1 0;
v0x1a76b60_0 .net "s", 0 0, L_0x1a78870;  1 drivers
L_0x1a789e0 .part v0x1a76a80_0, 1, 1;
L_0x1a78ab0 .part v0x1a76a80_0, 0, 1;
S_0x1a75900 .scope module, "g0" "hf_add_1b" 7 23, 7 11 0, S_0x1a563f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "c";
    .port_info 1 /OUTPUT 1 "s";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
v0x1a765d0_0 .net "a", 0 0, L_0x1a789e0;  1 drivers
v0x1a766c0_0 .net "b", 0 0, L_0x1a78ab0;  1 drivers
v0x1a767d0_0 .net "c", 0 0, L_0x1a788e0;  alias, 1 drivers
v0x1a76870_0 .net "s", 0 0, L_0x1a78870;  alias, 1 drivers
S_0x1a75b70 .scope module, "g0" "xor_i2" 7 15, 8 8 0, S_0x1a75900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x0";
    .port_info 2 /INPUT 1 "x1";
L_0x1a78870 .functor XOR 1, L_0x1a789e0, L_0x1a78ab0, C4<0>, C4<0>;
v0x1a75de0_0 .net "x0", 0 0, L_0x1a789e0;  alias, 1 drivers
v0x1a75ec0_0 .net "x1", 0 0, L_0x1a78ab0;  alias, 1 drivers
v0x1a75f80_0 .net "y", 0 0, L_0x1a78870;  alias, 1 drivers
S_0x1a760d0 .scope module, "g1" "and_i2" 7 16, 2 8 0, S_0x1a75900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x0";
    .port_info 2 /INPUT 1 "x1";
L_0x1a788e0 .functor AND 1, L_0x1a789e0, L_0x1a78ab0, C4<1>, C4<1>;
v0x1a76300_0 .net "x0", 0 0, L_0x1a789e0;  alias, 1 drivers
v0x1a763f0_0 .net "x1", 0 0, L_0x1a78ab0;  alias, 1 drivers
v0x1a764c0_0 .net "y", 0 0, L_0x1a788e0;  alias, 1 drivers
S_0x1a4ce40 .scope module, "xnor_i2" "xnor_i2" 9 8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x0";
    .port_info 2 /INPUT 1 "x1";
o0x7fcc4e732eb8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fcc4e732ee8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1a78b50 .functor XOR 1, o0x7fcc4e732eb8, o0x7fcc4e732ee8, C4<0>, C4<0>;
L_0x1a78c20 .functor NOT 1, L_0x1a78b50, C4<0>, C4<0>, C4<0>;
v0x1a76c50_0 .net *"_s0", 0 0, L_0x1a78b50;  1 drivers
v0x1a76d30_0 .net "x0", 0 0, o0x7fcc4e732eb8;  0 drivers
v0x1a76df0_0 .net "x1", 0 0, o0x7fcc4e732ee8;  0 drivers
v0x1a76e90_0 .net "y", 0 0, L_0x1a78c20;  1 drivers
S_0x1a4cfd0 .scope module, "xnor_i3" "xnor_i3" 9 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x0";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /INPUT 1 "x2";
o0x7fcc4e733038 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fcc4e733068 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1a78cc0 .functor XOR 1, o0x7fcc4e733038, o0x7fcc4e733068, C4<0>, C4<0>;
o0x7fcc4e733098 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1a78d90 .functor XOR 1, L_0x1a78cc0, o0x7fcc4e733098, C4<0>, C4<0>;
L_0x1a78e80 .functor NOT 1, L_0x1a78d90, C4<0>, C4<0>, C4<0>;
v0x1a76fd0_0 .net *"_s0", 0 0, L_0x1a78cc0;  1 drivers
v0x1a770b0_0 .net *"_s2", 0 0, L_0x1a78d90;  1 drivers
v0x1a77190_0 .net "x0", 0 0, o0x7fcc4e733038;  0 drivers
v0x1a77230_0 .net "x1", 0 0, o0x7fcc4e733068;  0 drivers
v0x1a772f0_0 .net "x2", 0 0, o0x7fcc4e733098;  0 drivers
v0x1a77400_0 .net "y", 0 0, L_0x1a78e80;  1 drivers
S_0x1a4bd40 .scope module, "xor_i3" "xor_i3" 8 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 1 "x0";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /INPUT 1 "x2";
o0x7fcc4e7331e8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fcc4e733218 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1a78f70 .functor XOR 1, o0x7fcc4e7331e8, o0x7fcc4e733218, C4<0>, C4<0>;
o0x7fcc4e733248 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1a79040 .functor XOR 1, L_0x1a78f70, o0x7fcc4e733248, C4<0>, C4<0>;
v0x1a77540_0 .net *"_s0", 0 0, L_0x1a78f70;  1 drivers
v0x1a77640_0 .net "x0", 0 0, o0x7fcc4e7331e8;  0 drivers
v0x1a77700_0 .net "x1", 0 0, o0x7fcc4e733218;  0 drivers
v0x1a777a0_0 .net "x2", 0 0, o0x7fcc4e733248;  0 drivers
v0x1a77860_0 .net "y", 0 0, L_0x1a79040;  1 drivers
    .scope S_0x1a563f0;
T_0 ;
    %vpi_call 7 27 "$display", "a b = c s" {0 0 0};
    %vpi_call 7 28 "$monitor", "%b %b = %b %b", &PV<v0x1a76a80_0, 1, 1>, &PV<v0x1a76a80_0, 0, 1>, v0x1a76970_0, v0x1a76b60_0 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1a76a80_0, 0, 2;
    %delay 3, 0;
    %vpi_call 7 31 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x1a563f0;
T_1 ;
    %delay 1, 0;
    %load/vec4 v0x1a76a80_0;
    %addi 1, 0, 2;
    %store/vec4 v0x1a76a80_0, 0, 2;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "./gates/and_gate.v";
    "./gates/nand_gate.v";
    "./gates/nor_gate.v";
    "./gates/not_gate.v";
    "./gates/or_gate.v";
    "lab3_half_adder.v";
    "./gates/xor_gate.v";
    "./gates/xnor_gate.v";
