m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 16 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time2/sim
veasy_verilog_example
!s110 1692353160
!i10b 1
!s100 i;>4L4gfBQ;hHg`5DZo`@0
!s11b NKjZ^YY9haO`jj4U<5N400
IlCd0gT6mL?h6CAnJQVc4S0
VDg1SIo80bB@j0V0VzS_@n1
d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time3/sim
w1692352928
8/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time3/easy_verilog_example.v
F/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time3/easy_verilog_example.v
L0 1
OP;L;2019.2;69
r1
!s85 0
31
!s108 1692353160.000000
!s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time3/easy_verilog_example.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time3/easy_verilog_example.v|
!i113 1
o-work work
tCvgOpt 0
