{"vcs1":{"timestamp_begin":1747825945.054740288, "rt":9.17, "ut":9.29, "st":0.60}}
{"vcselab":{"timestamp_begin":1747825954.296750598, "rt":0.37, "ut":0.25, "st":0.11}}
{"link":{"timestamp_begin":1747825954.720404437, "rt":0.39, "ut":0.18, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747825944.418894564}
{"VCS_COMP_START_TIME": 1747825944.418894564}
{"VCS_COMP_END_TIME": 1747825955.248115850}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488632}}
{"vcselab": {"peak_mem": 183888}}
