<!DOCTYPE html> <html lang="en"> <head> <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"> <meta charset="utf-8"> <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no"> <meta http-equiv="X-UA-Compatible" content="IE=edge"> <title> cv | Joshua A. Rothe </title> <meta name="author" content="Joshua A. Rothe"> <meta name="description" content="Senior engineer at Lockheed Martin with M.S. in Electrical Engineering from Johns Hopkins University. Specializes in FPGA firmware design with experience in electrical and mechanical hardware as well as software development. "> <meta name="keywords" content="FPGA, SystemVerilog, VHDL, embedded systems, signal processing, machine learning, CNNs, electrical engineering"> <link rel="stylesheet" href="/assets/css/bootstrap.min.css?a4b3f509e79c54a512b890d73235ef04"> <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/mdbootstrap@4.20.0/css/mdb.min.css" integrity="sha256-jpjYvU3G3N6nrrBwXJoVEYI/0zw8htfFnhT9ljN3JJw=" crossorigin="anonymous"> <link defer rel="stylesheet" href="/assets/css/academicons.min.css?f0b7046b84e425c55f3463ac249818f5"> <link defer rel="stylesheet" href="/assets/css/scholar-icons.css?62b2ac103a88034e6882a5be5f3e2772"> <link defer rel="stylesheet" type="text/css" href="https://fonts.googleapis.com/css?family=Roboto:300,400,500,700|Roboto+Slab:100,300,400,500,700|Material+Icons&amp;display=swap"> <link defer rel="stylesheet" href="/assets/css/jekyll-pygments-themes-github.css?591dab5a4e56573bf4ef7fd332894c99" media="" id="highlight_theme_light"> <link defer href="/assets/css/bootstrap-toc.min.css?6f5af0bb9aab25d79b2448143cbeaa88" rel="stylesheet"> <link rel="shortcut icon" href="data:image/svg+xml,&lt;svg%20xmlns=%22http://www.w3.org/2000/svg%22%20viewBox=%220%200%20100%20100%22&gt;&lt;text%20y=%22.9em%22%20font-size=%2290%22&gt;%E2%9A%9B%EF%B8%8F&lt;/text&gt;&lt;/svg&gt;"> <link rel="stylesheet" href="/assets/css/main.css?d41d8cd98f00b204e9800998ecf8427e"> <link rel="canonical" href="https://portfolio.rothellc.com/cv/"> <script src="/assets/js/theme.js?a81d82887dd692e91686b43de4542f18"></script> <link defer rel="stylesheet" href="/assets/css/jekyll-pygments-themes-native.css?5847e5ed4a4568527aa6cfab446049ca" media="none" id="highlight_theme_dark"> <script>
    initTheme();
  </script> </head> <body class="fixed-top-nav "> <header> <nav id="navbar" class="navbar navbar-light navbar-expand-sm fixed-top" role="navigation"> <div class="container"> <a class="navbar-brand title font-weight-lighter" href="/"> <span class="font-weight-bold">Joshua</span> A. Rothe </a> <button class="navbar-toggler collapsed ml-auto" type="button" data-toggle="collapse" data-target="#navbarNav" aria-controls="navbarNav" aria-expanded="false" aria-label="Toggle navigation"> <span class="sr-only">Toggle navigation</span> <span class="icon-bar top-bar"></span> <span class="icon-bar middle-bar"></span> <span class="icon-bar bottom-bar"></span> </button> <div class="collapse navbar-collapse text-right" id="navbarNav"> <ul class="navbar-nav ml-auto flex-nowrap"> <li class="nav-item "> <a class="nav-link" href="/">about </a> </li> <li class="nav-item "> <a class="nav-link" href="/blog/">blog </a> </li> <li class="nav-item active"> <a class="nav-link" href="/cv/">cv <span class="sr-only">(current)</span> </a> </li> <li class="nav-item "> <a class="nav-link" href="/publications/">Publications </a> </li> <li class="nav-item "> <a class="nav-link" href="/projects/">Projects </a> </li> <li class="nav-item "> <a class="nav-link" href="/repositories/">Repositories </a> </li> <li class="nav-item"> <button id="search-toggle" title="Search" onclick="openSearchModal()"> <span class="nav-link">ctrl k <i class="ti ti-search"></i></span> </button> </li> <li class="toggle-container"> <button id="light-toggle" title="Change theme"> <i class="ti ti-sun-moon" id="light-toggle-system"></i> <i class="ti ti-moon-filled" id="light-toggle-dark"></i> <i class="ti ti-sun-filled" id="light-toggle-light"></i> </button> </li> </ul> </div> </div> </nav> <progress id="progress" value="0"> <div class="progress-container"> <span class="progress-bar"></span> </div> </progress> </header> <div class="container mt-5" role="main"> <div class="row"> <div class="col-sm-3"> <nav id="toc-sidebar" class="sticky-top"></nav> </div> <div class="col-sm-9"> <div class="post"> <header class="post-header"> <h1 class="post-title"> cv </h1> </header> <article> <div class="cv"> <a class="anchor" id="basics"></a> <div class="card mt-3 p-3"> <h3 class="card-title font-weight-medium">Basics</h3> <div> <table class="table table-cv table-sm table-borderless table-responsive table-cv-map"> <tr> <td class="p-1 pr-2 font-weight-bold"> <b>Name</b> </td> <td class="p-1 pl-2 font-weight-light text"> Joshua Rothe </td> </tr> <tr> <td class="p-1 pr-2 font-weight-bold"> <b>Email</b> </td> <td class="p-1 pl-2 font-weight-light text"> <a href="mailto:joshrothe@gmail.com" target="_blank">joshrothe@gmail.com</a> </td> </tr> <tr> <td class="p-1 pr-2 font-weight-bold"> <b>Url</b> </td> <td class="p-1 pl-2 font-weight-light text"> <a href="https://portfolio.rothellc.com/" target="_blank" rel="noopener noreferrer">https://portfolio.rothellc.com/</a> </td> </tr> <tr> <td class="p-1 pr-2 font-weight-bold"> <b>Summary</b> </td> <td class="p-1 pl-2 font-weight-light text"> Senior engineer at Lockheed Martin with a M.S. in Electrical Engineering from Johns Hopkins University. Specializes in FPGA firmware design with experience in electrical and mechanical hardware as well as software development. Proficient in Verilog, SystemVerilog, VHDL, and various simulation and software tools. </td> </tr> </table> </div> </div> <a class="anchor" id="work"></a> <div class="card mt-3 p-3"> <h3 class="card-title font-weight-medium">Work</h3> <div> <ul class="card-text font-weight-light list-group list-group-flush"> <li class="list-group-item"> <div class="row"> <div class="col-xs-2 cl-sm-2 col-md-2 text-center date-column"> <table class="table-cv"> <tbody> <tr> <td> <span class="badge font-weight-bold danger-color-dark text-uppercase align-middle" style="min-width: 75px"> 2023.08 - Present </span> </td> </tr> </tbody> </table> </div> <div class="col-xs-10 cl-sm-10 col-md-10 mt-2 mt-md-0"> <h6 class="title font-weight-bold ml-1 ml-md-4"> <a href="https://www.lockheedmartin.com/en-us/index.html" rel="external nofollow noopener" target="_blank">Software Engineer Sr</a> </h6> <h6 class="ml-1 ml-md-4" style="font-size: 0.95rem">Lockheed Martin Space</h6> <h6 class="ml-1 ml-md-4" style="font-size: 0.95rem; font-style: italic">Current role, working as an FPGA design engineer supporting a software simulation group.</h6> <ul class="items"> <li> <span class="item">Designed and simulated FPGA firmware using SystemVerilog and VHDL. Simulated using UVM and self-checking test benches. Wrote software test scripts and documentation as part of integration.</span> </li> <li> <span class="item">Acted as lead for R&amp;D efforts. Coordinated progress, schedule, and equipment cost with stakeholders and managers.</span> </li> <li> <span class="item">Designed circuitry using Cadence OrCAD and simulated in PSPICE to verify functionality. Prototyped and tested circuits by both breadboarding and soldering components onto protoboards.</span> </li> <li> <span class="item">Implemented a low-footprint Microk8s experiment (using Python) onto the LINUSS satellite to demonstrate functionality in a hardware-constrained environment. Automated deployment using YAML and bash scripts.</span> </li> <li> <span class="item">Technical POC/Functional Owner of RTOS lab test environment, responsible for hardware and software configuration as well as cybersecurity (STIG) compliance. Acted as property coordinator for lab team.</span> </li> <li> <span class="item">Lab hardware support, including wire harness design and hardware debugging/deployment.</span> </li> </ul> </div> </div> </li> <li class="list-group-item"> <div class="row"> <div class="col-xs-2 cl-sm-2 col-md-2 text-center date-column"> <table class="table-cv"> <tbody> <tr> <td> <span class="badge font-weight-bold danger-color-dark text-uppercase align-middle" style="min-width: 75px"> 2022.05 - 2023.07 </span> </td> </tr> </tbody> </table> </div> <div class="col-xs-10 cl-sm-10 col-md-10 mt-2 mt-md-0"> <h6 class="title font-weight-bold ml-1 ml-md-4"> <a href="https://www.kratosdefense.com/" rel="external nofollow noopener" target="_blank">Firmware Engineer III</a> </h6> <h6 class="ml-1 ml-md-4" style="font-size: 0.95rem">Kratos Defense and Security Solutions, Inc.</h6> <h6 class="ml-1 ml-md-4" style="font-size: 0.95rem; font-style: italic">Worked as an FPGA firmware engineer in support of DSP efforts.</h6> <ul class="items"> <li> <span class="item">Developed FPGA firmware for Xilinx MPSoCs, tested with software (Python, C++) scripts on no-OS and PetaLinux builds. Debugged firmware using Vitis and JTAG connections as well as using software scripts on the board’s processor (for MPSoCs).</span> </li> <li> <span class="item">Implemented and tested C++/Python software and FPGA firmware on ICE FPGA cards using NeXT Midas.</span> </li> </ul> </div> </div> </li> <li class="list-group-item"> <div class="row"> <div class="col-xs-2 cl-sm-2 col-md-2 text-center date-column"> <table class="table-cv"> <tbody> <tr> <td> <span class="badge font-weight-bold danger-color-dark text-uppercase align-middle" style="min-width: 75px"> 2018.11 - 2022.04 </span> </td> </tr> </tbody> </table> </div> <div class="col-xs-10 cl-sm-10 col-md-10 mt-2 mt-md-0"> <h6 class="title font-weight-bold ml-1 ml-md-4"> <a href="https://www.lockheedmartin.com/en-us/index.html" rel="external nofollow noopener" target="_blank">Software Engineer</a> </h6> <h6 class="ml-1 ml-md-4" style="font-size: 0.95rem">Lockheed Martin Skunkworks/ADP</h6> <h6 class="ml-1 ml-md-4" style="font-size: 0.95rem; font-style: italic">Supported IRAD and other efforts with both design and ground/flight test support activities.</h6> <ul class="items"> <li> <span class="item">Wrote SystemVerilog FPGA code for Xilinx MPSoC FPGAs in avionics systems, and Tcl scripts for automation.</span> </li> <li> <span class="item">Documented lab equipment assembly and generated drawings using Catia V5 and Solidworks.</span> </li> <li> <span class="item">Managed lab hardware procurement and inventory, up to $1.2 mil annually. Dealt directly with vendors.</span> </li> <li> <span class="item">Supported testbed operations (flight test, truck test) including building and troubleshooting test setups.</span> </li> </ul> </div> </div> </li> </ul> </div> </div> <a class="anchor" id="education"></a> <div class="card mt-3 p-3"> <h3 class="card-title font-weight-medium">Education</h3> <div> <ul class="card-text font-weight-light list-group list-group-flush"> <li class="list-group-item"> <div class="row"> <div class="col-xs-2 cl-sm-2 col-md-2 text-center date-column"> <table class="table-cv"> <tbody> <tr> <td> <span class="badge font-weight-bold danger-color-dark text-uppercase align-middle" style="min-width: 75px"> 2020.01 - 2024.05 </span> </td> </tr> <tr> <td> <p class="location"> <i class="fa-solid fa-location-dot iconlocation"></i> Baltimore, MD, USA </p> </td> </tr> </tbody> </table> </div> <div class="col-xs-10 cl-sm-10 col-md-10 mt-2 mt-md-0"> <h6 class="title font-weight-bold ml-1 ml-md-4"> <a href="https://www.jhu.edu/" rel="external nofollow noopener" target="_blank">MS</a> </h6> <h6 class="ml-1 ml-md-4" style="font-size: 0.95rem">Johns Hopkins University</h6> <h6 class="ml-1 ml-md-4" style="font-size: 0.95rem; font-style: italic">Electrical Engineering</h6> <ul class="items"> <li> <span class="item">Digital Signal Processing</span> </li> <li> <span class="item">System-on-a-Chip FPGA Design Laboratory</span> </li> <li> <span class="item">FPGA Design Using VHDL</span> </li> <li> <span class="item">Machine Learning for Signal Processing</span> </li> <li> <span class="item">Embedded Systems Development Lab</span> </li> <li> <span class="item">Computer Architecture</span> </li> <li> <span class="item">UAV Systems and Control</span> </li> <li> <span class="item">Probability and Stocastic Processes for Engineers</span> </li> <li> <span class="item">UAV Systems and Control</span> </li> <li> <span class="item">Masters Thesis</span> </li> </ul> </div> </div> </li> <li class="list-group-item"> <div class="row"> <div class="col-xs-2 cl-sm-2 col-md-2 text-center date-column"> <table class="table-cv"> <tbody> <tr> <td> <span class="badge font-weight-bold danger-color-dark text-uppercase align-middle" style="min-width: 75px"> 2012.08 - 2017.05 </span> </td> </tr> <tr> <td> <p class="location"> <i class="fa-solid fa-location-dot iconlocation"></i> Northridge, CA, USA </p> </td> </tr> </tbody> </table> </div> <div class="col-xs-10 cl-sm-10 col-md-10 mt-2 mt-md-0"> <h6 class="title font-weight-bold ml-1 ml-md-4"> <a href="https://www.csun.edu/" rel="external nofollow noopener" target="_blank">BS</a> </h6> <h6 class="ml-1 ml-md-4" style="font-size: 0.95rem">California State University Northridge</h6> <h6 class="ml-1 ml-md-4" style="font-size: 0.95rem; font-style: italic">Electrical Engineering</h6> <ul class="items"> <li> <span class="item">Computing for Electrical Engineers</span> </li> <li> <span class="item">Digital Design with Verilog and SystemVerilog</span> </li> <li> <span class="item">FPGA Design Using VHDL</span> </li> <li> <span class="item">FPGA/ASIC Design and Optimization Using VHDL</span> </li> <li> <span class="item">Fundamental Control Systems</span> </li> <li> <span class="item">Introduction to Solid State Devices</span> </li> <li> <span class="item">Linear Systems I</span> </li> <li> <span class="item">Linear Systems II</span> </li> <li> <span class="item">Digital Electronics</span> </li> <li> <span class="item">Digital System Design with Programmable Logic</span> </li> <li> <span class="item">Electrical Engineering Fundamentals</span> </li> <li> <span class="item">Electromagnetic Fields and Waves</span> </li> <li> <span class="item">Electronics I</span> </li> <li> <span class="item">Electronics II</span> </li> <li> <span class="item">Engineering Economics and Analysis</span> </li> <li> <span class="item">Engineering Materials</span> </li> <li> <span class="item">Mathematical Models in EE</span> </li> <li> <span class="item">Num. Methods in Engineering</span> </li> <li> <span class="item">Probabilistic Systems in EE Design and Analysis</span> </li> <li> <span class="item">Theory of Digital Systems</span> </li> <li> <span class="item">Thermodynamics</span> </li> </ul> </div> </div> </li> </ul> </div> </div> <a class="anchor" id="certificates"></a> <div class="card mt-3 p-3"> <h3 class="card-title font-weight-medium">Certificates</h3> <div> <div class="list-groups"> <div class="list-group col-md-6"> <table class="table-cv list-group-table"> <tbody> <tr> <td class="list-group-category-icon"> <i class="fa-solid fa-location-dot"></i> </td> <td colspan="1" class="list-group-category"> <a href="https://www.coursera.org/account/accomplishments/verify/8KX5LZPZSADJ" rel="external nofollow noopener" target="_blank">Advanced Kubernetes Deployment Strategies and Networking</a> </td> </tr> <tr> <td></td> <td class="list-group-name"> <b>Coursera</b> </td> <td class="list-group-name">April 3, 2025</td> </tr> </tbody> </table> </div> <div class="list-group col-md-6"> <table class="table-cv list-group-table"> <tbody> <tr> <td class="list-group-category-icon"> <i class="fa-solid fa-tag"></i> </td> <td colspan="1" class="list-group-category"> <a href="http://ude.my/UC-87e5d4ce-2709-4240-9af4-fc0bb45ad64e" rel="external nofollow noopener" target="_blank">UVM for Verification Part 3: Register Abstraction Layer (RAL)</a> </td> </tr> <tr> <td></td> <td class="list-group-name"> <b>Udemy</b> </td> <td class="list-group-name">2024-01-01</td> </tr> </tbody> </table> </div> <div class="list-group col-md-6"> <table class="table-cv list-group-table"> <tbody> <tr> <td class="list-group-category-icon"> <i class="fa-solid fa-envelope"></i> </td> <td colspan="1" class="list-group-category"> <a href="https://ude.my/UC-58580020-b333-430d-bc68-7e707a3ff5c3" rel="external nofollow noopener" target="_blank">UVM for Verification Part 2: Projects</a> </td> </tr> <tr> <td></td> <td class="list-group-name"> <b>Udemy</b> </td> <td class="list-group-name">2023-11-01</td> </tr> </tbody> </table> </div> <div class="list-group col-md-6"> <table class="table-cv list-group-table"> <tbody> <tr> <td class="list-group-category-icon"> <i class="fa-solid fa-hashtag"></i> </td> <td colspan="1" class="list-group-category"> <a href="https://ude.my/UC-45360e86-eb70-47bf-a510-cd3d4ba38bb3" rel="external nofollow noopener" target="_blank">UVM for Verification Part 1: Fundamentals</a> </td> </tr> <tr> <td></td> <td class="list-group-name"> <b>Udemy</b> </td> <td class="list-group-name">2023-10-01</td> </tr> </tbody> </table> </div> </div> </div> </div> <a class="anchor" id="publications"></a> <div class="card mt-3 p-3"> <h3 class="card-title font-weight-medium">Publications</h3> <div> <ul class="card-text font-weight-light list-group list-group-flush"> <li class="list-group-item"> <div class="row"> <div class="col-xs-2 cl-sm-2 col-md-2 text-center date-column"> <table class="table-cv"> <tbody> <tr> <td> <span class="badge font-weight-bold danger-color-dark text-uppercase align-middle" style="min-width: 75px">2025.04.04</span> </td> </tr> </tbody> </table> </div> <div class="col-xs-10 cl-sm-10 col-md-10 mt-2 mt-md-0"> <h6 class="title font-weight-bold ml-1 ml-md-4"> <a href="https://ieeexplore.ieee.org/document/10944746" rel="external nofollow noopener" target="_blank">Resource and Performance Improvements of Optimized Convolutional Neural Networks for FPGA Implementations of Automatic Modulation Recognition</a> </h6> <h6 class="ml-1 ml-md-4" style="font-size: 0.95rem">2025 59th Annual Conference on Information Sciences and Systems (CISS), 2025 </h6> <h6 class="ml-1 ml-md-4" style="font-size: 0.95rem; font-style: italic">Abstract: Automatic Modulation Recognition (AMR), commonly found in software defined radios, relies on speed and accuracy to effectively interpret the modulation type of incoming signals. Convolutional Neural Networks (CNNs) are growing in popularity over traditional algorithms due to their excellent performance with classification-type problems – but these are typically resource intensive, and Radio Frequency (RF) receivers are typically part of a larger system that can benefit from less resources being tied to this classification task. Field Programmable Gate Array (FPGA) implementations provide better performance than CPU and GPU implementations in most cases, and the added benefit of these functions being off the processor allows the entire system to perform better. Since resource utilization is such a critical component of effective CNN implementation, and it is often inversely tied to performance, the effectiveness of various hardware optimization techniques as well as their effects on performance should be considered by the designer. This work evaluates the tradeoffs of various model optimizations and how they affect both implementation and performance, synthesizing the models using Xilinx’s quantization-aware FINN library. In this work, a methodology is presented for the generation of I and Q signals for CNN model training and evaluation, and the performance and hardware utilization benchmarks are evaluated to determine both design considerations and effective approaches for optimizing these models for real-world implementation.</h6> </div> </div> </li> <li class="list-group-item"> <div class="row"> <div class="col-xs-2 cl-sm-2 col-md-2 text-center date-column"> <table class="table-cv"> <tbody> <tr> <td> <span class="badge font-weight-bold danger-color-dark text-uppercase align-middle" style="min-width: 75px">2024.07.29</span> </td> </tr> </tbody> </table> </div> <div class="col-xs-10 cl-sm-10 col-md-10 mt-2 mt-md-0"> <h6 class="title font-weight-bold ml-1 ml-md-4"> <a href="https://jscholarship.library.jhu.edu/handle/1774.2/69928" rel="external nofollow noopener" target="_blank">Quantization and Pruning of Convolutional Neural Networks for Efficient FPGA Implementation of Digital Modulation Detection Firmware</a> </h6> <h6 class="ml-1 ml-md-4" style="font-size: 0.95rem">Johns Hopkins University</h6> <h6 class="ml-1 ml-md-4" style="font-size: 0.95rem; font-style: italic">Abstract: Automatic modulation detection is an important function of communications systems. Commonly found in software defined radios, it enables radio receivers to interpret multiple and potentially changing modulation types without needing manual input from the user. Due to vastly increasing performance, many modern systems are moving away from the traditional two-stage process of feature extraction and classification; instead, a neural-network based system (also known as deep learning) is being utilized with increased speed and virtually no loss in accuracy. These implementations, when placed on hardware or on a Field Programmable Gate Array (FPGA), provide the fastest performance; but until recently the barrier of entry has been the size of the neural networks and the infeasible amount of resources they would need to occupy on the FPGA fabric. This thesis explores the effects of both quantization and pruning on convolutional neural network models of various sizes while maintaining high classification accuracy for the digitally modulated signals generated. In this thesis, a framework is proposed for the generation of the signals, models, and hardware estimation to serve as a guide for efficient deep learning implementations of models intended to fit on hardware with limited resources. The results demonstrate tradeoffs and design considerations that balance performance and implementation size for engineers aiming to implement a deep learning-based automatic modulation detection scheme on FPGAs.</h6> </div> </div> </li> </ul> </div> </div> <a class="anchor" id="projects"></a> <div class="card mt-3 p-3"> <h3 class="card-title font-weight-medium">Projects</h3> <div> <ul class="card-text font-weight-light list-group list-group-flush"> <li class="list-group-item"> <div class="row"> <div class="col-xs-2 cl-sm-2 col-md-2 text-center date-column"> <span class="badge font-weight-bold danger-color-dark text-uppercase align-middle" style="min-width: 75px"> 2023.01 - 2023.05 </span> </div> <div class="col-xs-10 cl-sm-10 col-md-10 mt-2 mt-md-0"> <h6 class="title font-weight-bold ml-1 ml-md-4"> <a href="https://github.com/rothej/jh_facial_recog_lock" rel="external nofollow noopener" target="_blank">OpenCV Facial Recognition Lock</a> </h6> <h6 class="ml-1 ml-md-4" style="font-size: 0.95rem; font-style: italic">System with SMS alerts and server logging for unauthorized entry attempts.</h6> <ul class="items"> <li> <span class="item">OpenCV</span> </li> <li> <span class="item">Python</span> </li> </ul> </div> </div> </li> <li class="list-group-item"> <div class="row"> <div class="col-xs-2 cl-sm-2 col-md-2 text-center date-column"> <span class="badge font-weight-bold danger-color-dark text-uppercase align-middle" style="min-width: 75px"> 2022.01 - 2022.05 </span> </div> <div class="col-xs-10 cl-sm-10 col-md-10 mt-2 mt-md-0"> <h6 class="title font-weight-bold ml-1 ml-md-4"> <a href="https://portfolio.rothellc.com/projects/implementing_ddr2_cache_memory/">Implementing DDR2 Cache Memory</a> </h6> <h6 class="ml-1 ml-md-4" style="font-size: 0.95rem; font-style: italic">Implementing DDR2 Cache Memory using the Xilinx Memory Interface Generator on a pipelined MIPS processor.</h6> <ul class="items"> <li> <span class="item">Xilinx Vivado</span> </li> <li> <span class="item">Memory Interface Generator</span> </li> <li> <span class="item">DDR2</span> </li> </ul> </div> </div> </li> <li class="list-group-item"> <div class="row"> <div class="col-xs-2 cl-sm-2 col-md-2 text-center date-column"> <span class="badge font-weight-bold danger-color-dark text-uppercase align-middle" style="min-width: 75px"> 2021.08 - 2021.12 </span> </div> <div class="col-xs-10 cl-sm-10 col-md-10 mt-2 mt-md-0"> <h6 class="title font-weight-bold ml-1 ml-md-4"> <a href="https://portfolio.rothellc.com//projects/detecting_covid-19_from_chest_x-rays/">Detecting COVID-19 from Chest X-Rays</a> </h6> <h6 class="ml-1 ml-md-4" style="font-size: 0.95rem; font-style: italic">Using machine learning algorithms to detect COVID-19 and other respiratory illness using radiographic images.</h6> <ul class="items"> <li> <span class="item">Matlab</span> </li> <li> <span class="item">Machine Learning</span> </li> </ul> </div> </div> </li> </ul> </div> </div> </div> </article> </div> </div> </div> </div> <footer class="fixed-bottom" role="contentinfo"> <div class="container mt-0"> © Copyright 2025 Joshua A. Rothe. Powered by <a href="https://jekyllrb.com/" target="_blank" rel="external nofollow noopener">Jekyll</a> with <a href="https://github.com/alshedivat/al-folio" rel="external nofollow noopener" target="_blank">al-folio</a> theme. Hosted by <a href="https://pages.github.com/" target="_blank" rel="external nofollow noopener">GitHub Pages</a>. </div> </footer> <script src="https://cdn.jsdelivr.net/npm/jquery@3.6.0/dist/jquery.min.js" integrity="sha256-/xUj+3OJU5yExlq6GSYGSHk7tPXikynS7ogEvDej/m4=" crossorigin="anonymous"></script> <script src="/assets/js/bootstrap.bundle.min.js"></script> <script src="https://cdn.jsdelivr.net/npm/mdbootstrap@4.20.0/js/mdb.min.js" integrity="sha256-NdbiivsvWt7VYCt6hYNT3h/th9vSTL4EDWeGs5SN3DA=" crossorigin="anonymous"></script> <script defer src="https://cdn.jsdelivr.net/npm/masonry-layout@4.2.2/dist/masonry.pkgd.min.js" integrity="sha256-Nn1q/fx0H7SNLZMQ5Hw5JLaTRZp0yILA/FRexe19VdI=" crossorigin="anonymous"></script> <script defer src="https://cdn.jsdelivr.net/npm/imagesloaded@5.0.0/imagesloaded.pkgd.min.js" integrity="sha256-htrLFfZJ6v5udOG+3kNLINIKh2gvoKqwEhHYfTTMICc=" crossorigin="anonymous"></script> <script defer src="/assets/js/masonry.js?a0db7e5d5c70cc3252b3138b0c91dcaf" type="text/javascript"></script> <script defer src="https://cdn.jsdelivr.net/npm/medium-zoom@1.1.0/dist/medium-zoom.min.js" integrity="sha256-ZgMyDAIYDYGxbcpJcfUnYwNevG/xi9OHKaR/8GK+jWc=" crossorigin="anonymous"></script> <script defer src="/assets/js/zoom.js?85ddb88934d28b74e78031fd54cf8308"></script> <script defer src="/assets/js/bootstrap-toc.min.js?c82ff4de8b0955d6ff14f5b05eed7eb6"></script> <script src="/assets/js/no_defer.js?2781658a0a2b13ed609542042a859126"></script> <script defer src="/assets/js/common.js?e0514a05c5c95ac1a93a8dfd5249b92e"></script> <script defer src="/assets/js/copy_code.js?c8a01c11a92744d44b093fc3bda915df" type="text/javascript"></script> <script defer src="/assets/js/jupyter_new_tab.js?d9f17b6adc2311cbabd747f4538bb15f"></script> <script async src="https://d1bxh8uas1mnw7.cloudfront.net/assets/embed.js"></script> <script async src="https://badge.dimensions.ai/badge.js"></script> <script defer type="text/javascript" id="MathJax-script" src="https://cdn.jsdelivr.net/npm/mathjax@3.2.2/es5/tex-mml-chtml.js" integrity="sha256-MASABpB4tYktI2Oitl4t+78w/lyA+D7b/s9GEP0JOGI=" crossorigin="anonymous"></script> <script src="/assets/js/mathjax-setup.js?a5bb4e6a542c546dd929b24b8b236dfd"></script> <script defer src="https://cdnjs.cloudflare.com/polyfill/v3/polyfill.min.js?features=es6" crossorigin="anonymous"></script> <script async src="https://www.googletagmanager.com/gtag/js?id=G-PP9RJ8XDYC"></script> <script defer src="/assets/js/google-analytics-setup.js"></script> <script defer src="/assets/js/progress-bar.js?2f30e0e6801ea8f5036fa66e1ab0a71a" type="text/javascript"></script> <script src="/assets/js/vanilla-back-to-top.min.js?f40d453793ff4f64e238e420181a1d17"></script> <script>
    addBackToTop();
  </script> <script type="module" src="/assets/js/search/ninja-keys.min.js?a3446f084dcaecc5f75aa1757d087dcf"></script> <ninja-keys hidebreadcrumbs noautoloadmdicons placeholder="Type to start searching"></ninja-keys> <script src="/assets/js/search-setup.js?6c304f7b1992d4b60f7a07956e52f04a"></script> <script src="/assets/js/search-data.js"></script> <script src="/assets/js/shortcut-key.js?6f508d74becd347268a7f822bca7309d"></script> </body> </html>