[{"DBLP title": "Write-energy-saving ReRAM-based nonvolatile SRAM with redundant bit-write-aware controller for last-level caches.", "DBLP authors": ["Tsai-Kan Chien", "Lih-Yih Chiou", "Yi-Sung Tsou", "Shyh-Shyuan Sheu", "Pei-Hua Wang", "Ming-Jinn Tsai", "Chih-I Wu"], "year": 2017, "MAG papers": [{"PaperId": 2743154526, "PaperTitle": "write energy saving reram based nonvolatile sram with redundant bit write aware controller for last level caches", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national cheng kung university": 3.0}}], "source": "ES"}, {"DBLP title": "Charge recycled low power SRAM with integrated write and read assist, for wearable electronics, designed in 7nm FinFET.", "DBLP authors": ["Vivek Nautiyal", "Gaurav Singla", "Satinderjit Singh", "Fakhruddin Ali Bohra", "Jitendra Dasani", "Lalit Gupta", "Sagar Dwivedi"], "year": 2017, "MAG papers": [{"PaperId": 2744771023, "PaperTitle": "charge recycled low power sram with integrated write and read assist for wearable electronics designed in 7nm finfet", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Spin-torque sensors with differential signaling for fast and energy efficient global interconnects.", "DBLP authors": ["Zubair Azim", "Kaushik Roy"], "year": 2017, "MAG papers": [{"PaperId": 2743384078, "PaperTitle": "spin torque sensors with differential signaling for fast and energy efficient global interconnects", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 2.0}}], "source": "ES"}, {"DBLP title": "A carbon nanotube transistor based RISC-V processor using pass transistor logic.", "DBLP authors": ["Aporva Amarnath", "Siying Feng", "Subhankar Pal", "Tutu Ajayi", "Austin Rovinski", "Ronald G. Dreslinski"], "year": 2017, "MAG papers": [{"PaperId": 2744954501, "PaperTitle": "a carbon nanotube transistor based risc v processor using pass transistor logic", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of michigan": 6.0}}], "source": "ES"}, {"DBLP title": "Architecting large-scale SRAM arrays with monolithic 3D integration.", "DBLP authors": ["Joonho Kong", "Young-Ho Gong", "Sung Woo Chung"], "year": 2017, "MAG papers": [{"PaperId": 2745308777, "PaperTitle": "architecting large scale sram arrays with monolithic 3d integration", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"korea university": 2.0, "kyungpook national university": 1.0}}], "source": "ES"}, {"DBLP title": "Temporal codes in on-chip interconnects.", "DBLP authors": ["Michael Mishkin", "Nam Sung Kim", "Mikko H. Lipasti"], "year": 2017, "MAG papers": [{"PaperId": 2745191868, "PaperTitle": "temporal codes in on chip interconnects", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of wisconsin madison": 2.0, "university of illinois at urbana champaign": 1.0}}], "source": "ES"}, {"DBLP title": "A 0.13pJ/bit, referenceless transceiver with clock edge modulation for a wired intra-BAN communication.", "DBLP authors": ["Jihwan Park", "Gi-Moon Hong", "Mino Kim", "Joo-Hyung Chae", "Suhwan Kim"], "year": 2017, "MAG papers": [{"PaperId": 2743730598, "PaperTitle": "a 0 13pj bit referenceless transceiver with clock edge modulation for a wired intra ban communication", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"seoul national university": 5.0}}], "source": "ES"}, {"DBLP title": "A 32nm, 0.65-10GHz, 0.9/0.3 ps/\u03c3 TX/RX jitter single inductor digital fractional-n clock generator for reconfigurable serial I/O.", "DBLP authors": ["William Y. Li", "Hyung Seok Kim", "Kailash Chandrashekar", "Khoa Minh Nguyen", "Ashoke Ravi"], "year": 2017, "MAG papers": [{"PaperId": 2742539906, "PaperTitle": "a 32nm 0 65 10ghz 0 9 0 3 ps \u03c3 tx rx jitter single inductor digital fractional n clock generator for reconfigurable serial i o", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"intel": 5.0}}], "source": "ES"}, {"DBLP title": "A tunable Ultra Low Power inductorless Low Noise Amplifier exploiting body biasing of 28 nm FDSOI technology.", "DBLP authors": ["Jennifer Zaini", "Fr\u00e9d\u00e9ric Hameau", "Thierry Taris", "Dominique Morche", "Patrick Audebert", "Eric Mercier"], "year": 2017, "MAG papers": [{"PaperId": 2745237044, "PaperTitle": "a tunable ultra low power inductorless low noise amplifier exploiting body biasing of 28 nm fdsoi technology", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of bordeaux": 2.0}}], "source": "ES"}, {"DBLP title": "CORAL: Coarse-grained reconfigurable architecture for Convolutional Neural Networks.", "DBLP authors": ["Zhe Yuan", "Yongpan Liu", "Jinshan Yue", "Jinyang Li", "Huazhong Yang"], "year": 2017, "MAG papers": [{"PaperId": 2744900147, "PaperTitle": "coral coarse grained reconfigurable architecture for convolutional neural networks", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"tsinghua university": 5.0}}], "source": "ES"}, {"DBLP title": "XNOR-POP: A processing-in-memory architecture for binary Convolutional Neural Networks in Wide-IO2 DRAMs.", "DBLP authors": ["Lei Jiang", "Minje Kim", "Wujie Wen", "Danghui Wang"], "year": 2017, "MAG papers": [{"PaperId": 2742566056, "PaperTitle": "xnor pop a processing in memory architecture for binary convolutional neural networks in wide io2 drams", "Year": 2017, "CitationCount": 34, "EstimatedCitation": 54, "Affiliations": {"northwestern polytechnical university": 1.0, "indiana university": 2.0, "florida international university": 1.0}}], "source": "ES"}, {"DBLP title": "Bit-width reduction and customized register for low cost convolutional neural network accelerator.", "DBLP authors": ["Kyungrak Choi", "Woong Choi", "Kyungho Shin", "Jongsun Park"], "year": 2017, "MAG papers": [{"PaperId": 2743559954, "PaperTitle": "bit width reduction and customized register for low cost convolutional neural network accelerator", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"korea university": 4.0}}], "source": "ES"}, {"DBLP title": "Battery assignment and scheduling for drone delivery businesses.", "DBLP authors": ["Sangyoung Park", "Licong Zhang", "Samarjit Chakraborty"], "year": 2017, "MAG papers": [{"PaperId": 2743347828, "PaperTitle": "battery assignment and scheduling for drone delivery businesses", "Year": 2017, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"technische universitat munchen": 3.0}}], "source": "ES"}, {"DBLP title": "Reconfigurable thermoelectric generators for vehicle radiators energy harvesting.", "DBLP authors": ["Donkyu Baek", "Caiwen Ding", "Sheng Lin", "Donghwa Shin", "Jaemin Kim", "Xue Lin", "Yanzhi Wang", "Naehyuck Chang"], "year": 2017, "MAG papers": [{"PaperId": 2743951410, "PaperTitle": "reconfigurable thermoelectric generators for vehicle radiators energy harvesting", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"syracuse university": 3.0, "seoul national university": 1.0, "kaist": 2.0, "yeungnam university": 1.0, "northeastern university": 1.0}}], "source": "ES"}, {"DBLP title": "Power optimizations in MTJ-based Neural Networks through Stochastic Computing.", "DBLP authors": ["Ankit Mondal", "Ankur Srivastava"], "year": 2017, "MAG papers": [{"PaperId": 2743303586, "PaperTitle": "power optimizations in mtj based neural networks through stochastic computing", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of maryland college park": 2.0}}, {"PaperId": 2963592983, "PaperTitle": "power optimizations in mtj based neural networks through stochastic computing", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of maryland college park": 2.0}}], "source": "ES"}, {"DBLP title": "A learning bridge from architectural synthesis to physical design for exploring power efficient high-performance adders.", "DBLP authors": ["Subhendu Roy", "Yuzhe Ma", "Jin Miao", "Bei Yu"], "year": 2017, "MAG papers": [{"PaperId": 2744606792, "PaperTitle": "a learning bridge from architectural synthesis to physical design for exploring power efficient high performance adders", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"the chinese university of hong kong": 2.0, "cadence design systems": 2.0}}], "source": "ES"}, {"DBLP title": "Comparative study and optimization of synchronous and asynchronous comparators at near-threshold voltages.", "DBLP authors": ["Sung Justin Kim", "Doyun Kim", "Mingoo Seok"], "year": 2017, "MAG papers": [{"PaperId": 2743243049, "PaperTitle": "comparative study and optimization of synchronous and asynchronous comparators at near threshold voltages", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"columbia university": 3.0}}], "source": "ES"}, {"DBLP title": "Full chip power benefits with negative capacitance FETs.", "DBLP authors": ["Sandeep Kumar Samal", "Sourabh Khandelwal", "Asif I. Khan", "Sayeef S. Salahuddin", "Chenming Hu", "Sung Kyu Lim"], "year": 2017, "MAG papers": [{"PaperId": 2742994319, "PaperTitle": "full chip power benefits with negative capacitance fets", "Year": 2017, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of california berkeley": 2.0, "georgia institute of technology": 3.0, "macquarie university": 1.0}}], "source": "ES"}, {"DBLP title": "Design high bandwidth-density, low latency and energy efficient on-chip interconnect.", "DBLP authors": ["Yong Wang", "Hui Wu"], "year": 2017, "MAG papers": [{"PaperId": 2743867045, "PaperTitle": "design high bandwidth density low latency and energy efficient on chip interconnect", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of rochester": 2.0}}], "source": "ES"}, {"DBLP title": "AXSERBUS: A quality-configurable approximate serial bus for energy-efficient sensing.", "DBLP authors": ["Younghyun Kim", "Setareh Behroozi", "Vijay Raghunathan", "Anand Raghunathan"], "year": 2017, "MAG papers": [{"PaperId": 2745171167, "PaperTitle": "axserbus a quality configurable approximate serial bus for energy efficient sensing", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"purdue university": 2.0, "university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "Approximate memory compression for energy-efficiency.", "DBLP authors": ["Ashish Ranjan", "Arnab Raha", "Vijay Raghunathan", "Anand Raghunathan"], "year": 2017, "MAG papers": [{"PaperId": 2743069335, "PaperTitle": "approximate memory compression for energy efficiency", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"purdue university": 4.0}}], "source": "ES"}, {"DBLP title": "SENIN: An energy-efficient sparse neuromorphic system with on-chip learning.", "DBLP authors": ["Myung-Hoon Choi", "Seungkyu Choi", "Jaehyeong Sim", "Lee-Sup Kim"], "year": 2017, "MAG papers": [{"PaperId": 2744382155, "PaperTitle": "senin an energy efficient sparse neuromorphic system with on chip learning", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"kaist": 4.0}}], "source": "ES"}, {"DBLP title": "Monolithic 3D IC designs for low-power deep neural networks targeting speech recognition.", "DBLP authors": ["Kyungwook Chang", "Deepak Kadetotad", "Yu Cao", "Jae-sun Seo", "Sung Kyu Lim"], "year": 2017, "MAG papers": [{"PaperId": 2745299472, "PaperTitle": "monolithic 3d ic designs for low power deep neural networks targeting speech recognition", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"georgia institute of technology": 2.0, "arizona state university": 3.0}}], "source": "ES"}, {"DBLP title": "A Programmable Event-driven Architecture for Evaluating Spiking Neural Networks.", "DBLP authors": ["Arnab Roy", "Swagath Venkataramani", "Neel Gala", "Sanchari Sen", "Kamakoti Veezhinathan", "Anand Raghunathan"], "year": 2017, "MAG papers": [{"PaperId": 2745005623, "PaperTitle": "a programmable event driven architecture for evaluating spiking neural networks", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"indian institute of technology madras": 3.0, "purdue university": 3.0}}], "source": "ES"}, {"DBLP title": "An energy-efficient and high-throughput bitwise CNN on sneak-path-free digital ReRAM crossbar.", "DBLP authors": ["Leibin Ni", "Zichuan Liu", "Wenhao Song", "J. Joshua Yang", "Hao Yu", "Kanwen Wang", "Yuangang Wang"], "year": 2017, "MAG papers": [{"PaperId": 2743654210, "PaperTitle": "an energy efficient and high throughput bitwise cnn on sneak path free digital reram crossbar", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"huawei": 2.0, "university of massachusetts amherst": 2.0, "nanyang technological university": 3.0}}], "source": "ES"}, {"DBLP title": "Placement mitigation techniques for power grid electromigration.", "DBLP authors": ["Wei Ye", "Yibo Lin", "Xiaoqing Xu", "Wuxi Li", "Yiwei Fu", "Yongsheng Sun", "Canhui Zhan", "David Z. Pan"], "year": 2017, "MAG papers": [{"PaperId": 2744044393, "PaperTitle": "placement mitigation techniques for power grid electromigration", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of texas at austin": 5.0}}], "source": "ES"}, {"DBLP title": "Spatial and temporal scheduling of clock arrival times for IR hot-spot mitigation, reformulation of peak current reduction.", "DBLP authors": ["Bhoopal Gunna", "Lakshmi Bhamidipati", "Houman Homayoun", "Avesta Sasan"], "year": 2017, "MAG papers": [{"PaperId": 2744818718, "PaperTitle": "spatial and temporal scheduling of clock arrival times for ir hot spot mitigation reformulation of peak current reduction", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"george mason university": 4.0}}], "source": "ES"}, {"DBLP title": "Frequency and time domain analysis of power delivery network for monolithic 3D ICs.", "DBLP authors": ["Kyungwook Chang", "Shidhartha Das", "Saurabh Sinha", "Brian Cline", "Greg Yeric", "Sung Kyu Lim"], "year": 2017, "MAG papers": [{"PaperId": 2743768464, "PaperTitle": "frequency and time domain analysis of power delivery network for monolithic 3d ics", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "ShiftMask: Dynamic OLED power shifting based on visual acuity for interactive mobile applications.", "DBLP authors": ["Han-Yi Lin", "Pi-Cheng Hsiu", "Tei-Wei Kuo"], "year": 2017, "MAG papers": [{"PaperId": 2742492197, "PaperTitle": "shiftmask dynamic oled power shifting based on visual acuity for interactive mobile applications", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national taiwan university": 2.0, "center for information technology": 1.0}}], "source": "ES"}, {"DBLP title": "Signal strength-aware adaptive offloading for energy efficient mobile devices.", "DBLP authors": ["Young Geun Kim", "Sung Woo Chung"], "year": 2017, "MAG papers": [{"PaperId": 2744314576, "PaperTitle": "signal strength aware adaptive offloading for energy efficient mobile devices", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"korea university": 2.0}}], "source": "ES"}, {"DBLP title": "Frequency governors for cloud database OLTP workloads.", "DBLP authors": ["Rathijit Sen", "Alan Halverson"], "year": 2017, "MAG papers": [{"PaperId": 2744077489, "PaperTitle": "frequency governors for cloud database oltp workloads", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"microsoft": 2.0}}], "source": "ES"}, {"DBLP title": "Tiguan: Energy-aware collision-free control for large-scale connected vehicles.", "DBLP authors": ["Minghua Shen", "Guojie Luo"], "year": 2017, "MAG papers": [{"PaperId": 2743558251, "PaperTitle": "tiguan energy aware collision free control for large scale connected vehicles", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"peking university": 2.0}}], "source": "ES"}, {"DBLP title": "Invited paper: Ultra-low energy security circuit primitives for IoT platforms.", "DBLP authors": ["Sanu Mathew", "Sudhir Satpathy", "Vikram B. Suresh", "Ram Krishnamurthy"], "year": 2017, "MAG papers": [{"PaperId": 2743611139, "PaperTitle": "invited paper ultra low energy security circuit primitives for iot platforms", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"intel": 4.0}}], "source": "ES"}, {"DBLP title": "Invited paper: Resilient and energy-secure power management.", "DBLP authors": ["Pradip Bose", "Alper Buyuktosunoglu"], "year": 2017, "MAG papers": [{"PaperId": 2743211401, "PaperTitle": "invited paper resilient and energy secure power management", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ibm": 2.0}}], "source": "ES"}, {"DBLP title": "Invited paper: Secure swarm intelligence: A new approach to many-core power management.", "DBLP authors": ["Augusto Vega", "Alper Buyuktosunoglu", "Pradip Bose"], "year": 2017, "MAG papers": [{"PaperId": 2743620682, "PaperTitle": "invited paper secure swarm intelligence a new approach to many core power management", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ibm": 3.0}}], "source": "ES"}, {"DBLP title": "Transistor-level monolithic 3D standard cell layout optimization for full-chip static power integrity.", "DBLP authors": ["Bon Woong Ku", "Taigon Song", "Arthur Nieuwoudt", "Sung Kyu Lim"], "year": 2017, "MAG papers": [{"PaperId": 2745285691, "PaperTitle": "transistor level monolithic 3d standard cell layout optimization for full chip static power integrity", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"georgia institute of technology": 2.0, "synopsys": 2.0}}], "source": "ES"}, {"DBLP title": "Secure Human-Internet using dynamic Human Body Communication.", "DBLP authors": ["Shovan Maity", "Debayan Das", "Xinyi Jiang", "Shreyas Sen"], "year": 2017, "MAG papers": [{"PaperId": 2744970336, "PaperTitle": "secure human internet using dynamic human body communication", "Year": 2017, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"purdue university": 4.0}}], "source": "ES"}, {"DBLP title": "Hotspot monitoring and Temperature Estimation with miniature on-chip temperature sensors.", "DBLP authors": ["Pavan Kumar Chundi", "Yini Zhou", "Martha A. Kim", "Eren Kursun", "Mingoo Seok"], "year": 2017, "MAG papers": [{"PaperId": 2744537801, "PaperTitle": "hotspot monitoring and temperature estimation with miniature on chip temperature sensors", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"columbia university": 5.0}}], "source": "ES"}, {"DBLP title": "A data remanence based approach to generate 100% stable keys from an SRAM physical unclonable function.", "DBLP authors": ["Muqing Liu", "Chen Zhou", "Qianying Tang", "Keshab K. Parhi", "Chris H. Kim"], "year": 2017, "MAG papers": [{"PaperId": 2743953760, "PaperTitle": "a data remanence based approach to generate 100 stable keys from an sram physical unclonable function", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of minnesota": 5.0}}], "source": "ES"}, {"DBLP title": "An improved clocking methodology for energy efficient low area AES architectures using register renaming.", "DBLP authors": ["Siva Nishok Dhanuskodi", "Daniel E. Holcomb"], "year": 2017, "MAG papers": [{"PaperId": 2745081364, "PaperTitle": "an improved clocking methodology for energy efficient low area aes architectures using register renaming", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of massachusetts amherst": 2.0}}], "source": "ES"}, {"DBLP title": "A low-power APUF-based environmental abnormality detection framework.", "DBLP authors": ["Hongxiang Gu", "Teng Xu", "Miodrag Potkonjak"], "year": 2017, "MAG papers": [{"PaperId": 2744928728, "PaperTitle": "a low power apuf based environmental abnormality detection framework", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california los angeles": 3.0}}], "source": "ES"}, {"DBLP title": "Online tuning of Dynamic Power Management for efficient execution of interactive workloads.", "DBLP authors": ["James R. B. Bantock", "Vasileios Tenentes", "Bashir M. Al-Hashimi", "Geoff V. Merrett"], "year": 2017, "MAG papers": [{"PaperId": 2621904898, "PaperTitle": "online tuning of dynamic power management for efficient execution of interactive workloads", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of southampton": 4.0}}], "source": "ES"}, {"DBLP title": "Workload-driven frequency-aware battery sizing.", "DBLP authors": ["Yukai Chen", "Enrico Macii", "Massimo Poncino"], "year": 2017, "MAG papers": [{"PaperId": 2743602195, "PaperTitle": "workload driven frequency aware battery sizing", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"polytechnic university of turin": 3.0}}], "source": "ES"}, {"DBLP title": "Exploring sparsity of firing activities and clock gating for energy-efficient recurrent spiking neural processors.", "DBLP authors": ["Yu Liu", "Yingyezhe Jin", "Peng Li"], "year": 2017, "MAG papers": [{"PaperId": 2742696816, "PaperTitle": "exploring sparsity of firing activities and clock gating for energy efficient recurrent spiking neural processors", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"texas a m university": 3.0}}], "source": "ES"}, {"DBLP title": "QuARK: Quality-configurable approximate STT-MRAM cache by fine-grained tuning of reliability-energy knobs.", "DBLP authors": ["Amir Mahdi Hosseini Monazzah", "Majid Shoushtari", "Seyed Ghassem Miremadi", "Amir M. Rahmani", "Nikil D. Dutt"], "year": 2017, "MAG papers": [{"PaperId": 2742847738, "PaperTitle": "quark quality configurable approximate stt mram cache by fine grained tuning of reliability energy knobs", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"vienna university of technology": 1.0, "sharif university of technology": 2.0, "university of california irvine": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient thermoelectric cooling for mobile devices.", "DBLP authors": ["Youngmoon Lee", "Eugene Kim", "Kang G. Shin"], "year": 2017, "MAG papers": [{"PaperId": 2742644411, "PaperTitle": "efficient thermoelectric cooling for mobile devices", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of michigan": 3.0}}, {"PaperId": 3187074658, "PaperTitle": "efficient thermoelectric cooling for mobile devices", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Low power in-memory computing based on dual-mode SOT-MRAM.", "DBLP authors": ["Farhana Parveen", "Shaahin Angizi", "Zhezhi He", "Deliang Fan"], "year": 2017, "MAG papers": [{"PaperId": 2742841780, "PaperTitle": "low power in memory computing based on dual mode sot mram", "Year": 2017, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of central florida": 4.0}}], "source": "ES"}, {"DBLP title": "Enabling efficient fine-grained DRAM activations with interleaved I/O.", "DBLP authors": ["Chao Zhang", "Xiaochen Guo"], "year": 2017, "MAG papers": [{"PaperId": 2742900615, "PaperTitle": "enabling efficient fine grained dram activations with interleaved i o", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"lehigh university": 2.0}}], "source": "ES"}, {"DBLP title": "Gabor filter assisted energy efficient fast learning Convolutional Neural Networks.", "DBLP authors": ["Syed Shakib Sarwar", "Priyadarshini Panda", "Kaushik Roy"], "year": 2017, "MAG papers": [{"PaperId": 2614286896, "PaperTitle": "gabor filter assisted energy efficient fast learning convolutional neural networks", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 12, "Affiliations": {"purdue university": 3.0}}, {"PaperId": 3101446407, "PaperTitle": "gabor filter assisted energy efficient fast learning convolutional neural networks", "Year": 2017, "CitationCount": 42, "EstimatedCitation": 59, "Affiliations": {"purdue university": 3.0}}], "source": "ES"}, {"DBLP title": "Low design overhead timing error correction scheme for elastic clock methodology.", "DBLP authors": ["Sungju Ryu", "Jongeun Koo", "Jae-Joon Kim"], "year": 2017, "MAG papers": [{"PaperId": 2744677276, "PaperTitle": "low design overhead timing error correction scheme for elastic clock methodology", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"pohang university of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient query processing in crossbar memory.", "DBLP authors": ["Mohsen Imani", "Saransh Gupta", "Atl Arredondo", "Tajana Rosing"], "year": 2017, "MAG papers": [{"PaperId": 2744849844, "PaperTitle": "efficient query processing in crossbar memory", "Year": 2017, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of california san diego": 4.0}}], "source": "ES"}, {"DBLP title": "A low power duobinary voltage mode transmitter.", "DBLP authors": ["Ming-Hung Chien", "Yen-Long Lee", "Jih Ren Goh", "Soon-Jyh Chang"], "year": 2017, "MAG papers": [{"PaperId": 2744196912, "PaperTitle": "a low power duobinary voltage mode transmitter", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national cheng kung university": 4.0}}], "source": "ES"}, {"DBLP title": "A simple yet efficient accuracy configurable adder design.", "DBLP authors": ["Wenbin Xu", "Sachin S. Sapatnekar", "Jiang Hu"], "year": 2017, "MAG papers": [{"PaperId": 2744718274, "PaperTitle": "a simple yet efficient accuracy configurable adder design", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"texas a m university": 2.0, "university of minnesota": 1.0}}], "source": "ES"}, {"DBLP title": "E-Spector: Online energy inspection for Android applications.", "DBLP authors": ["Chengke Wang", "Yao Guo", "Peng Shen", "Xiangqun Chen"], "year": 2017, "MAG papers": [{"PaperId": 2742426568, "PaperTitle": "e spector online energy inspection for android applications", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"peking university": 4.0}}], "source": "ES"}, {"DBLP title": "A case for efficient accelerator design space exploration via Bayesian optimization.", "DBLP authors": ["Brandon Reagen", "Jos\u00e9 Miguel Hern\u00e1ndez-Lobato", "Robert Adolf", "Michael A. Gelbart", "Paul N. Whatmough", "Gu-Yeon Wei", "David M. Brooks"], "year": 2017, "MAG papers": [{"PaperId": 2742479298, "PaperTitle": "a case for efficient accelerator design space exploration via bayesian optimization", "Year": 2017, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"harvard university": 4.0, "university of british columbia": 1.0, "university of cambridge": 1.0}}], "source": "ES"}, {"DBLP title": "SceneMan: Bridging mobile apps with system energy manager via scenario notification.", "DBLP authors": ["Li Li", "Jun Wang", "Xiaorui Wang", "Handong Ye", "Ziang Hu"], "year": 2017, "MAG papers": [{"PaperId": 2744976567, "PaperTitle": "sceneman bridging mobile apps with system energy manager via scenario notification", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"huawei": 3.0, "ohio state university": 2.0}}], "source": "ES"}]