Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Oct 15 14:15:20 2024
| Host         : INGG22W041 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file calculator_control_sets_placed.rpt
| Design       : calculator
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            3 |
|      5 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            6 |
| No           | No                    | Yes                    |               5 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              12 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |                          Enable Signal                          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | control/state_machine_instance/FSM_sequential_state_reg[0]_0[0] | reset_IBUF       |                2 |              4 |
|  clk_IBUF_BUFG | control/state_machine_instance/FSM_sequential_state_reg[2]_0[0] | reset_IBUF       |                2 |              4 |
|  clk_IBUF_BUFG | control/state_machine_instance/E[0]                             | reset_IBUF       |                2 |              4 |
|  clk_IBUF_BUFG |                                                                 | reset_IBUF       |                2 |              5 |
|  clk_IBUF_BUFG |                                                                 |                  |                6 |             22 |
+----------------+-----------------------------------------------------------------+------------------+------------------+----------------+


