// Seed: 4053641106
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  assign module_1.id_11 = 0;
  output wire id_1;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    output supply0 id_2,
    output wor id_3,
    output uwire id_4,
    input wire id_5,
    input uwire id_6
    , id_18,
    output tri id_7,
    input tri0 id_8,
    output supply0 id_9,
    input wor id_10,
    output tri1 id_11,
    output supply0 id_12,
    input tri1 id_13
    , id_19,
    output tri1 id_14,
    output wor id_15,
    input supply1 id_16
);
  wire id_20;
  module_0 modCall_1 (
      id_20,
      id_20
  );
endmodule
