#! /usr/local/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2-79-g4914f83a)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f9217d00220 .scope module, "shift_reg_tb" "shift_reg_tb" 2 1;
 .timescale 0 0;
v0x7f9217d11d90_0 .var "clk", 0 0;
v0x7f9217d11e20_0 .var "data_in", 0 0;
v0x7f9217d11ef0_0 .net "data_out", 3 0, L_0x7f9217d122f0;  1 drivers
v0x7f9217d11f80_0 .var "reset", 0 0;
S_0x7f9217d00380 .scope module, "inst_1" "shift_reg" 2 5, 3 3 0, S_0x7f9217d00220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_in"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 4 "data_out"
v0x7f9217d11a00_0 .net "clk", 0 0, v0x7f9217d11d90_0;  1 drivers
v0x7f9217d11b20_0 .net "data_in", 0 0, v0x7f9217d11e20_0;  1 drivers
v0x7f9217d11bb0_0 .net "data_out", 3 0, L_0x7f9217d122f0;  alias, 1 drivers
v0x7f9217d11c40_0 .net "reset", 0 0, v0x7f9217d11f80_0;  1 drivers
L_0x7f9217d12010 .part L_0x7f9217d122f0, 0, 1;
L_0x7f9217d120f0 .part L_0x7f9217d122f0, 1, 1;
L_0x7f9217d12190 .part L_0x7f9217d122f0, 2, 1;
L_0x7f9217d122f0 .concat8 [ 1 1 1 1], v0x7f9217d10910_0, v0x7f9217d10e20_0, v0x7f9217d11370_0, v0x7f9217d11860_0;
S_0x7f9217d00540 .scope module, "inst_1" "d_ff" 3 8, 4 1 0, S_0x7f9217d00380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "out"
v0x7f9217d007c0_0 .net "clk", 0 0, v0x7f9217d11d90_0;  alias, 1 drivers
v0x7f9217d10870_0 .net "data", 0 0, v0x7f9217d11e20_0;  alias, 1 drivers
v0x7f9217d10910_0 .var "out", 0 0;
v0x7f9217d109c0_0 .net "reset", 0 0, v0x7f9217d11f80_0;  alias, 1 drivers
E_0x7f9217d00770 .event posedge, v0x7f9217d109c0_0, v0x7f9217d007c0_0;
S_0x7f9217d10ac0 .scope module, "inst_2" "d_ff" 3 9, 4 1 0, S_0x7f9217d00380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "out"
v0x7f9217d10ce0_0 .net "clk", 0 0, v0x7f9217d11d90_0;  alias, 1 drivers
v0x7f9217d10d90_0 .net "data", 0 0, L_0x7f9217d12010;  1 drivers
v0x7f9217d10e20_0 .var "out", 0 0;
v0x7f9217d10ed0_0 .net "reset", 0 0, v0x7f9217d11f80_0;  alias, 1 drivers
S_0x7f9217d10fd0 .scope module, "inst_3" "d_ff" 3 10, 4 1 0, S_0x7f9217d00380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "out"
v0x7f9217d11200_0 .net "clk", 0 0, v0x7f9217d11d90_0;  alias, 1 drivers
v0x7f9217d112d0_0 .net "data", 0 0, L_0x7f9217d120f0;  1 drivers
v0x7f9217d11370_0 .var "out", 0 0;
v0x7f9217d11400_0 .net "reset", 0 0, v0x7f9217d11f80_0;  alias, 1 drivers
S_0x7f9217d11510 .scope module, "inst_4" "d_ff" 3 11, 4 1 0, S_0x7f9217d00380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "out"
v0x7f9217d11720_0 .net "clk", 0 0, v0x7f9217d11d90_0;  alias, 1 drivers
v0x7f9217d117c0_0 .net "data", 0 0, L_0x7f9217d12190;  1 drivers
v0x7f9217d11860_0 .var "out", 0 0;
v0x7f9217d11910_0 .net "reset", 0 0, v0x7f9217d11f80_0;  alias, 1 drivers
    .scope S_0x7f9217d00540;
T_0 ;
    %wait E_0x7f9217d00770;
    %load/vec4 v0x7f9217d109c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9217d10910_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f9217d10870_0;
    %assign/vec4 v0x7f9217d10910_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f9217d10ac0;
T_1 ;
    %wait E_0x7f9217d00770;
    %load/vec4 v0x7f9217d10ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9217d10e20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f9217d10d90_0;
    %assign/vec4 v0x7f9217d10e20_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f9217d10fd0;
T_2 ;
    %wait E_0x7f9217d00770;
    %load/vec4 v0x7f9217d11400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9217d11370_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f9217d112d0_0;
    %assign/vec4 v0x7f9217d11370_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f9217d11510;
T_3 ;
    %wait E_0x7f9217d00770;
    %load/vec4 v0x7f9217d11910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9217d11860_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f9217d117c0_0;
    %assign/vec4 v0x7f9217d11860_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f9217d00220;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9217d11d90_0, 0, 1;
    %vpi_call 2 9 "$dumpfile", "shift_register.vcd" {0 0 0};
    %vpi_call 2 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f9217d00220 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7f9217d00220;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0x7f9217d11d90_0;
    %inv;
    %store/vec4 v0x7f9217d11d90_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f9217d00220;
T_6 ;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9217d11f80_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9217d11f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9217d11e20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9217d11e20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9217d11e20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9217d11e20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9217d11e20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9217d11e20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9217d11e20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9217d11e20_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "shift_reg_tb.v";
    "shift_reg.v";
    "d_ff_async.v";
