Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri May 31 16:01:50 2024
| Host         : DESKTOP-40PU04J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (20)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (20)
-------------------------------------
 There are 20 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.825    -1908.976                   1016                 7567        0.044        0.000                      0                 7547        1.845        0.000                       0                  2612  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                            ------------         ----------      --------------
adc_clk                                          {0.000 4.000}        8.000           125.000         
clk_fpga_0                                       {0.000 4.000}        8.000           125.000         
rx_clk                                           {0.000 2.000}        4.000           250.000         
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0                    {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0                    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                               -5.825    -1793.659                    755                 2695        0.044        0.000                      0                 2675        3.500        0.000                       0                  1024  
clk_fpga_0                                             0.033        0.000                      0                 4186        0.045        0.000                      0                 4186        3.020        0.000                       0                  1580  
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                                      1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk            -1.624     -403.107                    565                 1677        0.135        0.000                      0                 1677  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         adc_clk                  2.856        0.000                      0                    7        0.995        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :          755  Failing Endpoints,  Worst Slack       -5.825ns,  Total Violation    -1793.659ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.825ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_5_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.636ns  (logic 7.133ns (52.311%)  route 6.503ns (47.689%))
  Logic Levels:           25  (CARRY4=18 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 12.412 - 8.000 ) 
    Source Clock Delay      (SCD):    4.837ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        1.676     4.837    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y36          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.518     5.355 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_psdsp/Q
                         net (fo=2, routed)           0.700     6.055    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1_n_101
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     6.179 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.179    system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.729 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.729    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.843 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.843    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.957 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.957    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__2_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.071 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.071    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__3_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.185    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.407 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5/O[0]
                         net (fo=2, routed)           0.907     8.313    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__2[-25]
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.299     8.612 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_4/O
                         net (fo=1, routed)           0.000     8.612    system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_4_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.144 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.144    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.258 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.258    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.480 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/O[0]
                         net (fo=2, routed)           0.899    10.380    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_7
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.299    10.679 r  system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__4_i_3/O
                         net (fo=1, routed)           0.000    10.679    system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__4_i_3_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.229 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.229    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__4_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.343 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.343    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__5_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.677 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6/O[1]
                         net (fo=2, routed)           0.720    12.397    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6_n_6
    SLICE_X14Y42         LUT2 (Prop_lut2_I0_O)        0.303    12.700 r  system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__6_i_3/O
                         net (fo=1, routed)           0.000    12.700    system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__6_i_3_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.250 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.250    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__6_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.472 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__7/O[0]
                         net (fo=2, routed)           0.637    14.108    system_i/biquadFilter/biquadFilter_0/inst/resize[59]
    SLICE_X15Y43         LUT2 (Prop_lut2_I0_O)        0.299    14.407 r  system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__7_i_4/O
                         net (fo=1, routed)           0.000    14.407    system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__7_i_4_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.939 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.939    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__7_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.053 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__8/CO[3]
                         net (fo=1, routed)           0.000    15.053    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__8_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.167 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__9/CO[3]
                         net (fo=1, routed)           0.000    15.167    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__9_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.406 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10/O[2]
                         net (fo=2, routed)           1.166    16.572    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10_n_5
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.302    16.874 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_19/O
                         net (fo=45, routed)          0.868    17.742    system_i/biquadFilter/biquadFilter_0/inst/arg_i_19_n_0
    SLICE_X17Y46         LUT6 (Prop_lut6_I3_O)        0.124    17.866 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_5/O
                         net (fo=5, routed)           0.607    18.473    system_i/biquadFilter/biquadFilter_0/inst/resize__0[4]
    SLICE_X19Y45         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_5_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        1.500    12.412    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X19Y45         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_5_psdsp_2/C
                         clock pessimism              0.364    12.776    
                         clock uncertainty           -0.035    12.741    
    SLICE_X19Y45         FDRE (Setup_fdre_C_D)       -0.093    12.648    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_5_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.648    
                         arrival time                         -18.473    
  -------------------------------------------------------------------
                         slack                                 -5.825    

Slack (VIOLATED) :        -5.757ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_2_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.621ns  (logic 7.247ns (53.203%)  route 6.374ns (46.797%))
  Logic Levels:           26  (CARRY4=19 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    4.837ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        1.676     4.837    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y36          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.518     5.355 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_psdsp/Q
                         net (fo=2, routed)           0.700     6.055    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1_n_101
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     6.179 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.179    system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.729 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.729    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.843 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.843    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.957 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.957    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__2_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.071 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.071    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__3_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.185    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.407 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5/O[0]
                         net (fo=2, routed)           0.907     8.313    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__2[-25]
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.299     8.612 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_4/O
                         net (fo=1, routed)           0.000     8.612    system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_4_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.144 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.144    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.258 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.258    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.480 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/O[0]
                         net (fo=2, routed)           0.899    10.380    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_7
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.299    10.679 r  system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__4_i_3/O
                         net (fo=1, routed)           0.000    10.679    system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__4_i_3_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.229 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.229    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__4_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.343 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.343    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__5_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.677 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6/O[1]
                         net (fo=2, routed)           0.720    12.397    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6_n_6
    SLICE_X14Y42         LUT2 (Prop_lut2_I0_O)        0.303    12.700 r  system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__6_i_3/O
                         net (fo=1, routed)           0.000    12.700    system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__6_i_3_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.250 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.250    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__6_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.472 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__7/O[0]
                         net (fo=2, routed)           0.637    14.108    system_i/biquadFilter/biquadFilter_0/inst/resize[59]
    SLICE_X15Y43         LUT2 (Prop_lut2_I0_O)        0.299    14.407 r  system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__7_i_4/O
                         net (fo=1, routed)           0.000    14.407    system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__7_i_4_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.939 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.939    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__7_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.053 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__8/CO[3]
                         net (fo=1, routed)           0.000    15.053    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__8_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.167 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__9/CO[3]
                         net (fo=1, routed)           0.000    15.167    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__9_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.281 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.281    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.520 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11/O[2]
                         net (fo=2, routed)           0.955    16.476    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11_n_5
    SLICE_X16Y47         LUT6 (Prop_lut6_I4_O)        0.302    16.778 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=45, routed)          0.902    17.680    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I0_O)        0.124    17.804 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_2/O
                         net (fo=4, routed)           0.655    18.459    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-22]
    SLICE_X17Y49         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_2_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        1.501    12.413    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X17Y49         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_2_psdsp_1/C
                         clock pessimism              0.364    12.777    
                         clock uncertainty           -0.035    12.742    
    SLICE_X17Y49         FDRE (Setup_fdre_C_D)       -0.040    12.702    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_2_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.702    
                         arrival time                         -18.459    
  -------------------------------------------------------------------
                         slack                                 -5.757    

Slack (VIOLATED) :        -5.745ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_16_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.556ns  (logic 7.133ns (52.620%)  route 6.423ns (47.380%))
  Logic Levels:           25  (CARRY4=18 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 12.414 - 8.000 ) 
    Source Clock Delay      (SCD):    4.837ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        1.676     4.837    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y36          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.518     5.355 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_psdsp/Q
                         net (fo=2, routed)           0.700     6.055    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1_n_101
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     6.179 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.179    system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.729 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.729    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.843 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.843    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.957 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.957    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__2_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.071 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.071    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__3_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.185    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.407 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5/O[0]
                         net (fo=2, routed)           0.907     8.313    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__2[-25]
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.299     8.612 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_4/O
                         net (fo=1, routed)           0.000     8.612    system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_4_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.144 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.144    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.258 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.258    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.480 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/O[0]
                         net (fo=2, routed)           0.899    10.380    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_7
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.299    10.679 r  system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__4_i_3/O
                         net (fo=1, routed)           0.000    10.679    system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__4_i_3_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.229 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.229    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__4_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.343 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.343    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__5_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.677 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6/O[1]
                         net (fo=2, routed)           0.720    12.397    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6_n_6
    SLICE_X14Y42         LUT2 (Prop_lut2_I0_O)        0.303    12.700 r  system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__6_i_3/O
                         net (fo=1, routed)           0.000    12.700    system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__6_i_3_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.250 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.250    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__6_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.472 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__7/O[0]
                         net (fo=2, routed)           0.637    14.108    system_i/biquadFilter/biquadFilter_0/inst/resize[59]
    SLICE_X15Y43         LUT2 (Prop_lut2_I0_O)        0.299    14.407 r  system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__7_i_4/O
                         net (fo=1, routed)           0.000    14.407    system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__7_i_4_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.939 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.939    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__7_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.053 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__8/CO[3]
                         net (fo=1, routed)           0.000    15.053    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__8_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.167 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__9/CO[3]
                         net (fo=1, routed)           0.000    15.167    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__9_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.406 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10/O[2]
                         net (fo=2, routed)           1.166    16.572    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10_n_5
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.302    16.874 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_19/O
                         net (fo=45, routed)          0.775    17.649    system_i/biquadFilter/biquadFilter_0/inst/arg_i_19_n_0
    SLICE_X17Y49         LUT6 (Prop_lut6_I3_O)        0.124    17.773 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_16/O
                         net (fo=4, routed)           0.620    18.393    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-36]
    SLICE_X14Y49         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_16_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        1.502    12.414    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X14Y49         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_16_psdsp_3/C
                         clock pessimism              0.364    12.778    
                         clock uncertainty           -0.035    12.743    
    SLICE_X14Y49         FDRE (Setup_fdre_C_D)       -0.095    12.648    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_16_psdsp_3
  -------------------------------------------------------------------
                         required time                         12.648    
                         arrival time                         -18.393    
  -------------------------------------------------------------------
                         slack                                 -5.745    

Slack (VIOLATED) :        -5.731ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/output1_sf_reg[-1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.467ns  (logic 7.247ns (53.815%)  route 6.220ns (46.185%))
  Logic Levels:           26  (CARRY4=19 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.837ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        1.676     4.837    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y36          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.518     5.355 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_psdsp/Q
                         net (fo=2, routed)           0.700     6.055    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1_n_101
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     6.179 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.179    system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.729 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.729    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.843 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.843    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.957 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.957    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__2_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.071 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.071    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__3_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.185    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.407 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5/O[0]
                         net (fo=2, routed)           0.907     8.313    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__2[-25]
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.299     8.612 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_4/O
                         net (fo=1, routed)           0.000     8.612    system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_4_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.144 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.144    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.258 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.258    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.480 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/O[0]
                         net (fo=2, routed)           0.899    10.380    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_7
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.299    10.679 r  system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__4_i_3/O
                         net (fo=1, routed)           0.000    10.679    system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__4_i_3_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.229 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.229    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__4_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.343 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.343    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__5_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.677 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6/O[1]
                         net (fo=2, routed)           0.720    12.397    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6_n_6
    SLICE_X14Y42         LUT2 (Prop_lut2_I0_O)        0.303    12.700 r  system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__6_i_3/O
                         net (fo=1, routed)           0.000    12.700    system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__6_i_3_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.250 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.250    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__6_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.472 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__7/O[0]
                         net (fo=2, routed)           0.637    14.108    system_i/biquadFilter/biquadFilter_0/inst/resize[59]
    SLICE_X15Y43         LUT2 (Prop_lut2_I0_O)        0.299    14.407 r  system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__7_i_4/O
                         net (fo=1, routed)           0.000    14.407    system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__7_i_4_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.939 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.939    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__7_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.053 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__8/CO[3]
                         net (fo=1, routed)           0.000    15.053    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__8_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.167 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__9/CO[3]
                         net (fo=1, routed)           0.000    15.167    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__9_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.281 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.281    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.520 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11/O[2]
                         net (fo=2, routed)           0.955    16.476    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11_n_5
    SLICE_X16Y47         LUT6 (Prop_lut6_I4_O)        0.302    16.778 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=45, routed)          1.035    17.813    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I0_O)        0.124    17.937 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_10/O
                         net (fo=5, routed)           0.367    18.304    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-1]
    SLICE_X18Y53         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output1_sf_reg[-1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        1.490    12.402    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X18Y53         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output1_sf_reg[-1]/C
                         clock pessimism              0.249    12.651    
                         clock uncertainty           -0.035    12.615    
    SLICE_X18Y53         FDRE (Setup_fdre_C_D)       -0.043    12.572    system_i/biquadFilter/biquadFilter_0/inst/output1_sf_reg[-1]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                         -18.304    
  -------------------------------------------------------------------
                         slack                                 -5.731    

Slack (VIOLATED) :        -5.711ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_10_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.474ns  (logic 7.247ns (53.787%)  route 6.227ns (46.213%))
  Logic Levels:           26  (CARRY4=19 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.837ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        1.676     4.837    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y36          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.518     5.355 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_psdsp/Q
                         net (fo=2, routed)           0.700     6.055    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1_n_101
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     6.179 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.179    system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.729 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.729    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.843 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.843    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.957 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.957    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__2_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.071 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.071    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__3_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.185    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.407 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5/O[0]
                         net (fo=2, routed)           0.907     8.313    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__2[-25]
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.299     8.612 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_4/O
                         net (fo=1, routed)           0.000     8.612    system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_4_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.144 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.144    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.258 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.258    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.480 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/O[0]
                         net (fo=2, routed)           0.899    10.380    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_7
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.299    10.679 r  system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__4_i_3/O
                         net (fo=1, routed)           0.000    10.679    system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__4_i_3_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.229 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.229    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__4_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.343 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.343    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__5_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.677 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6/O[1]
                         net (fo=2, routed)           0.720    12.397    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6_n_6
    SLICE_X14Y42         LUT2 (Prop_lut2_I0_O)        0.303    12.700 r  system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__6_i_3/O
                         net (fo=1, routed)           0.000    12.700    system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__6_i_3_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.250 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.250    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__6_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.472 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__7/O[0]
                         net (fo=2, routed)           0.637    14.108    system_i/biquadFilter/biquadFilter_0/inst/resize[59]
    SLICE_X15Y43         LUT2 (Prop_lut2_I0_O)        0.299    14.407 r  system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__7_i_4/O
                         net (fo=1, routed)           0.000    14.407    system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__7_i_4_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.939 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.939    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__7_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.053 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__8/CO[3]
                         net (fo=1, routed)           0.000    15.053    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__8_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.167 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__9/CO[3]
                         net (fo=1, routed)           0.000    15.167    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__9_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.281 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.281    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.520 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11/O[2]
                         net (fo=2, routed)           0.955    16.476    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11_n_5
    SLICE_X16Y47         LUT6 (Prop_lut6_I4_O)        0.302    16.778 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=45, routed)          1.035    17.813    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I0_O)        0.124    17.937 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_10/O
                         net (fo=5, routed)           0.374    18.311    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-1]
    SLICE_X20Y52         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_10_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        1.490    12.402    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X20Y52         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_10_psdsp_1/C
                         clock pessimism              0.249    12.651    
                         clock uncertainty           -0.035    12.615    
    SLICE_X20Y52         FDRE (Setup_fdre_C_D)       -0.016    12.599    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_10_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.599    
                         arrival time                         -18.311    
  -------------------------------------------------------------------
                         slack                                 -5.711    

Slack (VIOLATED) :        -5.709ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_10_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.474ns  (logic 7.247ns (53.783%)  route 6.227ns (46.217%))
  Logic Levels:           26  (CARRY4=19 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.837ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        1.676     4.837    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y36          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.518     5.355 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_psdsp/Q
                         net (fo=2, routed)           0.700     6.055    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1_n_101
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     6.179 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.179    system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.729 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.729    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.843 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.843    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.957 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.957    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__2_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.071 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.071    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__3_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.185    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.407 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5/O[0]
                         net (fo=2, routed)           0.907     8.313    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__2[-25]
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.299     8.612 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_4/O
                         net (fo=1, routed)           0.000     8.612    system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_4_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.144 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.144    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.258 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.258    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.480 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/O[0]
                         net (fo=2, routed)           0.899    10.380    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_7
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.299    10.679 r  system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__4_i_3/O
                         net (fo=1, routed)           0.000    10.679    system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__4_i_3_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.229 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.229    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__4_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.343 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.343    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__5_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.677 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6/O[1]
                         net (fo=2, routed)           0.720    12.397    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6_n_6
    SLICE_X14Y42         LUT2 (Prop_lut2_I0_O)        0.303    12.700 r  system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__6_i_3/O
                         net (fo=1, routed)           0.000    12.700    system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__6_i_3_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.250 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.250    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__6_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.472 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__7/O[0]
                         net (fo=2, routed)           0.637    14.108    system_i/biquadFilter/biquadFilter_0/inst/resize[59]
    SLICE_X15Y43         LUT2 (Prop_lut2_I0_O)        0.299    14.407 r  system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__7_i_4/O
                         net (fo=1, routed)           0.000    14.407    system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__7_i_4_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.939 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.939    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__7_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.053 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__8/CO[3]
                         net (fo=1, routed)           0.000    15.053    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__8_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.167 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__9/CO[3]
                         net (fo=1, routed)           0.000    15.167    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__9_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.281 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.281    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.520 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11/O[2]
                         net (fo=2, routed)           0.955    16.476    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11_n_5
    SLICE_X16Y47         LUT6 (Prop_lut6_I4_O)        0.302    16.778 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=45, routed)          1.035    17.813    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I0_O)        0.124    17.937 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_10/O
                         net (fo=5, routed)           0.375    18.312    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-1]
    SLICE_X20Y52         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_10_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        1.490    12.402    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X20Y52         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_10_psdsp_2/C
                         clock pessimism              0.249    12.651    
                         clock uncertainty           -0.035    12.615    
    SLICE_X20Y52         FDRE (Setup_fdre_C_D)       -0.013    12.602    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_10_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                         -18.312    
  -------------------------------------------------------------------
                         slack                                 -5.709    

Slack (VIOLATED) :        -5.688ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_8_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.420ns  (logic 7.133ns (53.151%)  route 6.287ns (46.849%))
  Logic Levels:           25  (CARRY4=18 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    4.837ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        1.676     4.837    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y36          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.518     5.355 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_psdsp/Q
                         net (fo=2, routed)           0.700     6.055    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1_n_101
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     6.179 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.179    system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.729 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.729    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.843 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.843    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.957 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.957    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__2_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.071 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.071    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__3_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.185    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.407 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5/O[0]
                         net (fo=2, routed)           0.907     8.313    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__2[-25]
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.299     8.612 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_4/O
                         net (fo=1, routed)           0.000     8.612    system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_4_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.144 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.144    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.258 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.258    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.480 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/O[0]
                         net (fo=2, routed)           0.899    10.380    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_7
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.299    10.679 r  system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__4_i_3/O
                         net (fo=1, routed)           0.000    10.679    system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__4_i_3_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.229 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.229    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__4_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.343 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.343    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__5_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.677 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6/O[1]
                         net (fo=2, routed)           0.720    12.397    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6_n_6
    SLICE_X14Y42         LUT2 (Prop_lut2_I0_O)        0.303    12.700 r  system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__6_i_3/O
                         net (fo=1, routed)           0.000    12.700    system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__6_i_3_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.250 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.250    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__6_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.472 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__7/O[0]
                         net (fo=2, routed)           0.637    14.108    system_i/biquadFilter/biquadFilter_0/inst/resize[59]
    SLICE_X15Y43         LUT2 (Prop_lut2_I0_O)        0.299    14.407 r  system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__7_i_4/O
                         net (fo=1, routed)           0.000    14.407    system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__7_i_4_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.939 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.939    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__7_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.053 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__8/CO[3]
                         net (fo=1, routed)           0.000    15.053    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__8_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.167 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__9/CO[3]
                         net (fo=1, routed)           0.000    15.167    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__9_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.406 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10/O[2]
                         net (fo=2, routed)           1.166    16.572    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10_n_5
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.302    16.874 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_19/O
                         net (fo=45, routed)          0.908    17.783    system_i/biquadFilter/biquadFilter_0/inst/arg_i_19_n_0
    SLICE_X15Y52         LUT6 (Prop_lut6_I3_O)        0.124    17.907 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_8/O
                         net (fo=4, routed)           0.351    18.257    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-28]
    SLICE_X15Y53         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_8_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        1.491    12.403    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X15Y53         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_8_psdsp/C
                         clock pessimism              0.249    12.652    
                         clock uncertainty           -0.035    12.616    
    SLICE_X15Y53         FDRE (Setup_fdre_C_D)       -0.047    12.569    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_8_psdsp
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                         -18.257    
  -------------------------------------------------------------------
                         slack                                 -5.688    

Slack (VIOLATED) :        -5.687ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_8_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.419ns  (logic 7.133ns (53.155%)  route 6.286ns (46.845%))
  Logic Levels:           25  (CARRY4=18 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    4.837ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        1.676     4.837    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y36          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.518     5.355 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_psdsp/Q
                         net (fo=2, routed)           0.700     6.055    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1_n_101
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     6.179 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.179    system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.729 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.729    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.843 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.843    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.957 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.957    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__2_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.071 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.071    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__3_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.185    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.407 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5/O[0]
                         net (fo=2, routed)           0.907     8.313    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__2[-25]
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.299     8.612 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_4/O
                         net (fo=1, routed)           0.000     8.612    system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_4_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.144 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.144    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.258 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.258    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.480 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/O[0]
                         net (fo=2, routed)           0.899    10.380    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_7
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.299    10.679 r  system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__4_i_3/O
                         net (fo=1, routed)           0.000    10.679    system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__4_i_3_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.229 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.229    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__4_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.343 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.343    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__5_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.677 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6/O[1]
                         net (fo=2, routed)           0.720    12.397    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6_n_6
    SLICE_X14Y42         LUT2 (Prop_lut2_I0_O)        0.303    12.700 r  system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__6_i_3/O
                         net (fo=1, routed)           0.000    12.700    system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__6_i_3_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.250 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.250    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__6_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.472 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__7/O[0]
                         net (fo=2, routed)           0.637    14.108    system_i/biquadFilter/biquadFilter_0/inst/resize[59]
    SLICE_X15Y43         LUT2 (Prop_lut2_I0_O)        0.299    14.407 r  system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__7_i_4/O
                         net (fo=1, routed)           0.000    14.407    system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__7_i_4_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.939 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.939    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__7_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.053 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__8/CO[3]
                         net (fo=1, routed)           0.000    15.053    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__8_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.167 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__9/CO[3]
                         net (fo=1, routed)           0.000    15.167    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__9_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.406 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10/O[2]
                         net (fo=2, routed)           1.166    16.572    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10_n_5
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.302    16.874 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_19/O
                         net (fo=45, routed)          0.908    17.783    system_i/biquadFilter/biquadFilter_0/inst/arg_i_19_n_0
    SLICE_X15Y52         LUT6 (Prop_lut6_I3_O)        0.124    17.907 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_8/O
                         net (fo=4, routed)           0.350    18.256    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-28]
    SLICE_X14Y54         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_8_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        1.491    12.403    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X14Y54         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_8_psdsp_2/C
                         clock pessimism              0.249    12.652    
                         clock uncertainty           -0.035    12.616    
    SLICE_X14Y54         FDRE (Setup_fdre_C_D)       -0.047    12.569    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_8_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                         -18.256    
  -------------------------------------------------------------------
                         slack                                 -5.687    

Slack (VIOLATED) :        -5.684ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_11_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.549ns  (logic 7.247ns (53.486%)  route 6.302ns (46.514%))
  Logic Levels:           26  (CARRY4=19 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 12.414 - 8.000 ) 
    Source Clock Delay      (SCD):    4.837ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        1.676     4.837    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y36          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.518     5.355 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_psdsp/Q
                         net (fo=2, routed)           0.700     6.055    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1_n_101
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     6.179 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.179    system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.729 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.729    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.843 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.843    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.957 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.957    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__2_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.071 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.071    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__3_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.185    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.407 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5/O[0]
                         net (fo=2, routed)           0.907     8.313    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__2[-25]
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.299     8.612 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_4/O
                         net (fo=1, routed)           0.000     8.612    system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_4_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.144 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.144    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.258 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.258    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.480 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/O[0]
                         net (fo=2, routed)           0.899    10.380    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_7
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.299    10.679 r  system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__4_i_3/O
                         net (fo=1, routed)           0.000    10.679    system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__4_i_3_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.229 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.229    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__4_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.343 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.343    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__5_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.677 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6/O[1]
                         net (fo=2, routed)           0.720    12.397    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6_n_6
    SLICE_X14Y42         LUT2 (Prop_lut2_I0_O)        0.303    12.700 r  system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__6_i_3/O
                         net (fo=1, routed)           0.000    12.700    system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__6_i_3_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.250 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.250    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__6_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.472 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__7/O[0]
                         net (fo=2, routed)           0.637    14.108    system_i/biquadFilter/biquadFilter_0/inst/resize[59]
    SLICE_X15Y43         LUT2 (Prop_lut2_I0_O)        0.299    14.407 r  system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__7_i_4/O
                         net (fo=1, routed)           0.000    14.407    system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__7_i_4_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.939 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.939    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__7_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.053 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__8/CO[3]
                         net (fo=1, routed)           0.000    15.053    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__8_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.167 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__9/CO[3]
                         net (fo=1, routed)           0.000    15.167    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__9_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.281 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.281    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.520 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11/O[2]
                         net (fo=2, routed)           0.955    16.476    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__11_n_5
    SLICE_X16Y47         LUT6 (Prop_lut6_I4_O)        0.302    16.778 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=45, routed)          0.990    17.767    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I0_O)        0.124    17.891 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_11/O
                         net (fo=4, routed)           0.495    18.386    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-31]
    SLICE_X14Y48         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_11_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        1.502    12.414    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X14Y48         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_11_psdsp/C
                         clock pessimism              0.364    12.778    
                         clock uncertainty           -0.035    12.743    
    SLICE_X14Y48         FDRE (Setup_fdre_C_D)       -0.040    12.703    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_11_psdsp
  -------------------------------------------------------------------
                         required time                         12.703    
                         arrival time                         -18.386    
  -------------------------------------------------------------------
                         slack                                 -5.684    

Slack (VIOLATED) :        -5.680ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_8_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.420ns  (logic 7.133ns (53.151%)  route 6.287ns (46.849%))
  Logic Levels:           25  (CARRY4=18 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 12.404 - 8.000 ) 
    Source Clock Delay      (SCD):    4.837ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        1.676     4.837    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y36          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.518     5.355 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_psdsp/Q
                         net (fo=2, routed)           0.700     6.055    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1_n_101
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     6.179 r  system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.179    system_i/biquadFilter/biquadFilter_0/inst/i___1_carry__0_i_3_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.729 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.729    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.843 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.843    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.957 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.957    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__2_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.071 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.071    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__3_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.185    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__4_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.407 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i___1_carry__5/O[0]
                         net (fo=2, routed)           0.907     8.313    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__2[-25]
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.299     8.612 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_4/O
                         net (fo=1, routed)           0.000     8.612    system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_4_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.144 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.144    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.258 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.258    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.480 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/O[0]
                         net (fo=2, routed)           0.899    10.380    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_7
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.299    10.679 r  system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__4_i_3/O
                         net (fo=1, routed)           0.000    10.679    system_i/biquadFilter/biquadFilter_0/inst/i___206_carry__4_i_3_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.229 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.229    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__4_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.343 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.343    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__5_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.677 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6/O[1]
                         net (fo=2, routed)           0.720    12.397    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___206_carry__6_n_6
    SLICE_X14Y42         LUT2 (Prop_lut2_I0_O)        0.303    12.700 r  system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__6_i_3/O
                         net (fo=1, routed)           0.000    12.700    system_i/biquadFilter/biquadFilter_0/inst/i___361_carry__6_i_3_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.250 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__6/CO[3]
                         net (fo=1, routed)           0.000    13.250    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__6_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.472 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___361_carry__7/O[0]
                         net (fo=2, routed)           0.637    14.108    system_i/biquadFilter/biquadFilter_0/inst/resize[59]
    SLICE_X15Y43         LUT2 (Prop_lut2_I0_O)        0.299    14.407 r  system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__7_i_4/O
                         net (fo=1, routed)           0.000    14.407    system_i/biquadFilter/biquadFilter_0/inst/i___519_carry__7_i_4_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.939 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.939    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__7_n_0
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.053 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__8/CO[3]
                         net (fo=1, routed)           0.000    15.053    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__8_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.167 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__9/CO[3]
                         net (fo=1, routed)           0.000    15.167    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__9_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.406 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10/O[2]
                         net (fo=2, routed)           1.166    16.572    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___519_carry__10_n_5
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.302    16.874 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_19/O
                         net (fo=45, routed)          0.908    17.783    system_i/biquadFilter/biquadFilter_0/inst/arg_i_19_n_0
    SLICE_X15Y52         LUT6 (Prop_lut6_I3_O)        0.124    17.907 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_8/O
                         net (fo=4, routed)           0.351    18.257    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-28]
    SLICE_X15Y52         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_8_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        1.492    12.404    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X15Y52         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_8_psdsp_3/C
                         clock pessimism              0.249    12.653    
                         clock uncertainty           -0.035    12.617    
    SLICE_X15Y52         FDRE (Setup_fdre_C_D)       -0.040    12.577    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_8_psdsp_3
  -------------------------------------------------------------------
                         required time                         12.577    
                         arrival time                         -18.257    
  -------------------------------------------------------------------
                         slack                                 -5.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.761%)  route 0.194ns (60.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        0.562     1.617    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X18Y42         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.128     1.745 r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[9]/Q
                         net (fo=2, routed)           0.194     1.939    system_i/SignalGenerator/outputCalibration_b/inst/input_i[9]
    SLICE_X23Y43         FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        0.828     1.974    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    SLICE_X23Y43         FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[0]/C
                         clock pessimism             -0.095     1.879    
    SLICE_X23Y43         FDRE (Hold_fdre_C_D)         0.017     1.896    system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.936%)  route 0.241ns (63.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        0.563     1.618    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X18Y43         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDRE (Prop_fdre_C_Q)         0.141     1.759 r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[5]/Q
                         net (fo=2, routed)           0.241     2.000    system_i/SignalGenerator/outputCalibration_b/inst/input_i[5]
    SLICE_X23Y44         FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        0.828     1.974    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    SLICE_X23Y44         FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-4]/C
                         clock pessimism             -0.095     1.879    
    SLICE_X23Y44         FDRE (Hold_fdre_C_D)         0.070     1.949    system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-4]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.810%)  route 0.222ns (61.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        0.562     1.617    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X17Y42         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[8]/Q
                         net (fo=2, routed)           0.222     1.980    system_i/SignalGenerator/outputCalibration_b/inst/input_i[8]
    SLICE_X23Y43         FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        0.828     1.974    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    SLICE_X23Y43         FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-1]/C
                         clock pessimism             -0.095     1.879    
    SLICE_X23Y43         FDRE (Hold_fdre_C_D)         0.046     1.925    system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-1]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.842%)  route 0.242ns (63.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        0.563     1.618    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X18Y43         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDRE (Prop_fdre_C_Q)         0.141     1.759 r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[0]/Q
                         net (fo=2, routed)           0.242     2.001    system_i/SignalGenerator/outputCalibration_b/inst/input_i[0]
    SLICE_X23Y44         FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        0.828     1.974    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    SLICE_X23Y44         FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/C
                         clock pessimism             -0.095     1.879    
    SLICE_X23Y44         FDRE (Hold_fdre_C_D)         0.066     1.945    system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.330%)  route 0.237ns (62.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        0.562     1.617    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X18Y42         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y42         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[6]/Q
                         net (fo=2, routed)           0.237     1.995    system_i/SignalGenerator/outputCalibration_b/inst/input_i[6]
    SLICE_X23Y43         FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        0.828     1.974    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    SLICE_X23Y43         FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-3]/C
                         clock pessimism             -0.095     1.879    
    SLICE_X23Y43         FDRE (Hold_fdre_C_D)         0.047     1.926    system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-3]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.227%)  route 0.271ns (65.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        0.562     1.617    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X17Y42         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[2]/Q
                         net (fo=2, routed)           0.271     2.029    system_i/SignalGenerator/outputCalibration_b/inst/input_i[2]
    SLICE_X23Y43         FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        0.828     1.974    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    SLICE_X23Y43         FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-7]/C
                         clock pessimism             -0.095     1.879    
    SLICE_X23Y43         FDRE (Hold_fdre_C_D)         0.072     1.951    system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-7]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 system_i/DataAcquisition/inputCalibration_B/inst/output_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/decimator_DualChannel_0/inst/output_1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.706%)  route 0.271ns (62.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        0.551     1.606    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    SLICE_X28Y23         FDRE                                         r  system_i/DataAcquisition/inputCalibration_B/inst/output_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.164     1.770 r  system_i/DataAcquisition/inputCalibration_B/inst/output_o_reg[9]/Q
                         net (fo=1, routed)           0.271     2.041    system_i/decimator_DualChannel_0/inst/input_1[9]
    SLICE_X20Y23         FDRE                                         r  system_i/decimator_DualChannel_0/inst/output_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        0.815     1.961    system_i/decimator_DualChannel_0/inst/clk_i
    SLICE_X20Y23         FDRE                                         r  system_i/decimator_DualChannel_0/inst/output_1_reg[9]/C
                         clock pessimism             -0.095     1.866    
    SLICE_X20Y23         FDRE (Hold_fdre_C_D)         0.063     1.929    system_i/decimator_DualChannel_0/inst/output_1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 system_i/decimator_DualChannel_0/inst/output_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/set_point_sf_reg[-7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.974%)  route 0.304ns (62.026%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        0.547     1.602    system_i/decimator_DualChannel_0/inst/clk_i
    SLICE_X23Y24         FDRE                                         r  system_i/decimator_DualChannel_0/inst/output_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y24         FDRE (Prop_fdre_C_Q)         0.141     1.743 r  system_i/decimator_DualChannel_0/inst/output_1_reg[2]/Q
                         net (fo=1, routed)           0.304     2.047    system_i/PID/PID_0/inst/set_point_ADC[2]
    SLICE_X17Y24         LUT3 (Prop_lut3_I0_O)        0.045     2.092 r  system_i/PID/PID_0/inst/set_point_sf[-7]_i_1/O
                         net (fo=1, routed)           0.000     2.092    system_i/PID/PID_0/inst/set_point_sf[-7]_i_1_n_0
    SLICE_X17Y24         FDRE                                         r  system_i/PID/PID_0/inst/set_point_sf_reg[-7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        0.815     1.961    system_i/PID/PID_0/inst/clk_i
    SLICE_X17Y24         FDRE                                         r  system_i/PID/PID_0/inst/set_point_sf_reg[-7]/C
                         clock pessimism             -0.095     1.866    
    SLICE_X17Y24         FDRE (Hold_fdre_C_D)         0.107     1.973    system_i/PID/PID_0/inst/set_point_sf_reg[-7]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 system_i/DataAcquisition/inputCalibration_B/inst/output_o_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/decimator_DualChannel_0/inst/output_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.499%)  route 0.307ns (68.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        0.553     1.608    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    SLICE_X29Y22         FDSE                                         r  system_i/DataAcquisition/inputCalibration_B/inst/output_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDSE (Prop_fdse_C_Q)         0.141     1.749 r  system_i/DataAcquisition/inputCalibration_B/inst/output_o_reg[7]/Q
                         net (fo=1, routed)           0.307     2.056    system_i/decimator_DualChannel_0/inst/input_1[7]
    SLICE_X20Y23         FDRE                                         r  system_i/decimator_DualChannel_0/inst/output_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        0.815     1.961    system_i/decimator_DualChannel_0/inst/clk_i
    SLICE_X20Y23         FDRE                                         r  system_i/decimator_DualChannel_0/inst/output_1_reg[7]/C
                         clock pessimism             -0.095     1.866    
    SLICE_X20Y23         FDRE (Hold_fdre_C_D)         0.063     1.929    system_i/decimator_DualChannel_0/inst/output_1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_13_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg__0/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.148ns (29.764%)  route 0.349ns (70.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        0.567     1.622    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X12Y49         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_13_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.148     1.770 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_13_psdsp/Q
                         net (fo=1, routed)           0.349     2.119    system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_13_psdsp_n
    DSP48_X0Y23          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/arg__0/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        0.922     2.067    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X0Y23          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/arg__0/CLK
                         clock pessimism             -0.090     1.977    
    DSP48_X0Y23          DSP48E1 (Hold_dsp48e1_CLK_A[4])
                                                      0.013     1.990    system_i/biquadFilter/biquadFilter_0/inst/arg__0
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y7     system_i/PID/PID_0/inst/derivative_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y5     system_i/PID/PID_0/inst/proportional_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X1Y15    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y11    system_i/biquadFilter/biquadFilter_0/inst/x0_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X1Y13    system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y14    system_i/biquadFilter/biquadFilter_0/inst/arg__7/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y9     system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y25    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y5     system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y63   system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y63   system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y63   system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X12Y49   system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_13_psdsp/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X12Y48   system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_13_psdsp_1/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X14Y35   system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X14Y35   system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X17Y35   system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X15Y36   system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg[3]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X14Y35   system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg[4]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y24   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[15]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y24   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y24   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y24   system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[7]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X15Y38   system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X15Y38   system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg[13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X15Y38   system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg[14]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X15Y39   system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg[15]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X15Y39   system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg[16]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X17Y46   system_i/biquadFilter/biquadFilter_0/inst/arg__0_i_14_psdsp/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[20].BITS[6].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.544ns  (logic 1.450ns (19.220%)  route 6.094ns (80.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=32, routed)          6.094    10.617    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[6]
    SLICE_X32Y40         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[20].BITS[6].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.498    10.690    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X32Y40         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[20].BITS[6].FDRE_inst/C
                         clock pessimism              0.130    10.820    
                         clock uncertainty           -0.125    10.695    
    SLICE_X32Y40         FDRE (Setup_fdre_C_D)       -0.045    10.650    system_i/PS7/axi_cfg_register_0/inst/WORDS[20].BITS[6].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.650    
                         arrival time                         -10.617    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[23].BITS[1].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.442ns  (logic 1.450ns (19.485%)  route 5.992ns (80.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=32, routed)          5.992    10.515    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[1]
    SLICE_X31Y42         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[23].BITS[1].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.498    10.690    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y42         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[23].BITS[1].FDRE_inst/C
                         clock pessimism              0.130    10.820    
                         clock uncertainty           -0.125    10.695    
    SLICE_X31Y42         FDRE (Setup_fdre_C_D)       -0.081    10.614    system_i/PS7/axi_cfg_register_0/inst/WORDS[23].BITS[1].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.614    
                         arrival time                         -10.515    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[23].BITS[6].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.443ns  (logic 1.450ns (19.482%)  route 5.993ns (80.518%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=32, routed)          5.993    10.516    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[6]
    SLICE_X33Y41         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[23].BITS[6].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.499    10.691    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X33Y41         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[23].BITS[6].FDRE_inst/C
                         clock pessimism              0.130    10.821    
                         clock uncertainty           -0.125    10.696    
    SLICE_X33Y41         FDRE (Setup_fdre_C_D)       -0.081    10.615    system_i/PS7/axi_cfg_register_0/inst/WORDS[23].BITS[6].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.615    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[22].BITS[6].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.420ns  (logic 1.450ns (19.541%)  route 5.970ns (80.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=32, routed)          5.970    10.493    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[6]
    SLICE_X30Y41         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[22].BITS[6].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.498    10.690    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y41         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[22].BITS[6].FDRE_inst/C
                         clock pessimism              0.130    10.820    
                         clock uncertainty           -0.125    10.695    
    SLICE_X30Y41         FDRE (Setup_fdre_C_D)       -0.013    10.682    system_i/PS7/axi_cfg_register_0/inst/WORDS[22].BITS[6].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.682    
                         arrival time                         -10.493    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[6].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.395ns  (logic 1.450ns (19.607%)  route 5.945ns (80.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=32, routed)          5.945    10.468    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[6]
    SLICE_X32Y43         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[6].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.500    10.692    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X32Y43         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[6].FDRE_inst/C
                         clock pessimism              0.130    10.822    
                         clock uncertainty           -0.125    10.697    
    SLICE_X32Y43         FDRE (Setup_fdre_C_D)       -0.013    10.684    system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[6].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                         -10.468    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[6].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.351ns  (logic 1.450ns (19.724%)  route 5.901ns (80.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=32, routed)          5.901    10.424    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[6]
    SLICE_X32Y42         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[6].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.499    10.691    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X32Y42         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[6].FDRE_inst/C
                         clock pessimism              0.130    10.821    
                         clock uncertainty           -0.125    10.696    
    SLICE_X32Y42         FDRE (Setup_fdre_C_D)       -0.013    10.683    system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[6].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.683    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[7].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.288ns  (logic 1.450ns (19.896%)  route 5.838ns (80.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=32, routed)          5.838    10.361    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[7]
    SLICE_X32Y43         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[7].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.500    10.692    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X32Y43         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[7].FDRE_inst/C
                         clock pessimism              0.130    10.822    
                         clock uncertainty           -0.125    10.697    
    SLICE_X32Y43         FDRE (Setup_fdre_C_D)       -0.013    10.684    system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[7].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                         -10.361    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[1].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.255ns  (logic 1.450ns (19.985%)  route 5.805ns (80.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=32, routed)          5.805    10.328    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[1]
    SLICE_X32Y43         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[1].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.500    10.692    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X32Y43         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[1].FDRE_inst/C
                         clock pessimism              0.130    10.822    
                         clock uncertainty           -0.125    10.697    
    SLICE_X32Y43         FDRE (Setup_fdre_C_D)       -0.043    10.654    system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[1].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.654    
                         arrival time                         -10.328    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[3].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.178ns  (logic 1.450ns (20.200%)  route 5.728ns (79.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=32, routed)          5.728    10.251    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[3]
    SLICE_X31Y49         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[3].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.500    10.692    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y49         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[3].FDRE_inst/C
                         clock pessimism              0.130    10.822    
                         clock uncertainty           -0.125    10.697    
    SLICE_X31Y49         FDRE (Setup_fdre_C_D)       -0.105    10.592    system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[3].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.592    
                         arrival time                         -10.251    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[6].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.253ns  (logic 1.450ns (19.990%)  route 5.803ns (80.009%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=32, routed)          5.803    10.326    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[6]
    SLICE_X32Y41         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[6].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.499    10.691    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X32Y41         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[6].FDRE_inst/C
                         clock pessimism              0.130    10.821    
                         clock uncertainty           -0.125    10.696    
    SLICE_X32Y41         FDRE (Setup_fdre_C_D)       -0.028    10.668    system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[6].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.668    
                         arrival time                         -10.326    
  -------------------------------------------------------------------
                         slack                                  0.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.209ns (47.946%)  route 0.227ns (52.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.561     0.902    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X20Y49         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/Q
                         net (fo=6, routed)           0.227     1.292    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg_n_0_[3]
    SLICE_X16Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.337 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.337    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[2]_i_1__0_n_0
    SLICE_X16Y50         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.831     1.201    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X16Y50         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X16Y50         FDRE (Hold_fdre_C_D)         0.121     1.293    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.704%)  route 0.254ns (64.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.585     0.926    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y46          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/Q
                         net (fo=9, routed)           0.254     1.320    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[18]
    SLICE_X5Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.853     1.223    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.070     1.264    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.494%)  route 0.188ns (59.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.188     1.239    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[5]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[5])
                                                     -0.053     1.181    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.367%)  route 0.189ns (59.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.189     1.240    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[7]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[7])
                                                     -0.053     1.181    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.670%)  route 0.233ns (62.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.233     1.297    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.595%)  route 0.284ns (63.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.558     0.899    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X24Y38         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[29]/Q
                         net (fo=1, routed)           0.284     1.347    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X16Y39         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.829     1.199    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y39         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.034     1.165    
    SLICE_X16Y39         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.280    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.554     0.895    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X21Y32         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[16]/Q
                         net (fo=1, routed)           0.056     1.091    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X20Y32         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.822     1.192    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X20Y32         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism             -0.284     0.908    
    SLICE_X20Y32         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.025    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.857%)  route 0.242ns (63.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.242     1.305    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.730%)  route 0.115ns (41.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X0Y52          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.115     1.202    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X0Y50          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.851     1.221    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y50          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.282     0.939    
    SLICE_X0Y50          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.122    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (54.107%)  route 0.109ns (45.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.585     0.926    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y43          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.128     1.054 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.109     1.162    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X4Y44          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.853     1.223    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y44          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.281     0.942    
    SLICE_X4Y44          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.072    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X7Y28    system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X16Y31   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[10].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X14Y32   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[11].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X14Y32   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[12].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X18Y33   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[13].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X14Y34   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[14].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X14Y34   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[15].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X6Y32    system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X3Y30    system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[17].FDRE_inst/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y32    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y33    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y35    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y35   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y35   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y33   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y32   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X20Y32   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X20Y32   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y33   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y39   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X20Y38   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y39   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X20Y38   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y46    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y46    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/SignalGenerator/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/SignalGenerator/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :          565  Failing Endpoints,  Worst Slack       -1.624ns,  Total Violation     -403.107ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.624ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.625ns  (logic 6.206ns (64.476%)  route 3.419ns (35.524%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 12.497 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.663     2.971    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y18         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.518     3.489 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           1.742     5.231    system_i/DataAcquisition/inputCalibration_B/inst/intercept_correction[1]
    SLICE_X32Y15         LUT1 (Prop_lut1_I0_O)        0.124     5.355 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_i_5/O
                         net (fo=1, routed)           0.000     5.355    system_i/DataAcquisition/inputCalibration_B/inst/p_0_in[1]
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.868 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.868    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.985 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.985    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.102 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.102    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.219 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.219    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.336 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.336    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.453 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.453    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.570 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.570    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.885 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.675     8.560    system_i/DataAcquisition/inputCalibration_B/inst/arg__1[32]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[0])
                                                      4.034    12.594 r  system_i/DataAcquisition/inputCalibration_B/inst/arg/PCOUT[0]
                         net (fo=1, routed)           0.002    12.596    system_i/DataAcquisition/inputCalibration_B/inst/arg_n_153
    DSP48_X1Y5           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        1.585    12.497    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    DSP48_X1Y5           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.497    
                         clock uncertainty           -0.125    12.372    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    10.972    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.972    
                         arrival time                         -12.596    
  -------------------------------------------------------------------
                         slack                                 -1.624    

Slack (VIOLATED) :        -1.624ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.625ns  (logic 6.206ns (64.476%)  route 3.419ns (35.524%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 12.497 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.663     2.971    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y18         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.518     3.489 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           1.742     5.231    system_i/DataAcquisition/inputCalibration_B/inst/intercept_correction[1]
    SLICE_X32Y15         LUT1 (Prop_lut1_I0_O)        0.124     5.355 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_i_5/O
                         net (fo=1, routed)           0.000     5.355    system_i/DataAcquisition/inputCalibration_B/inst/p_0_in[1]
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.868 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.868    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.985 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.985    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.102 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.102    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.219 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.219    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.336 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.336    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.453 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.453    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.570 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.570    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.885 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.675     8.560    system_i/DataAcquisition/inputCalibration_B/inst/arg__1[32]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[10])
                                                      4.034    12.594 r  system_i/DataAcquisition/inputCalibration_B/inst/arg/PCOUT[10]
                         net (fo=1, routed)           0.002    12.596    system_i/DataAcquisition/inputCalibration_B/inst/arg_n_143
    DSP48_X1Y5           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        1.585    12.497    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    DSP48_X1Y5           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.497    
                         clock uncertainty           -0.125    12.372    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    10.972    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.972    
                         arrival time                         -12.596    
  -------------------------------------------------------------------
                         slack                                 -1.624    

Slack (VIOLATED) :        -1.624ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.625ns  (logic 6.206ns (64.476%)  route 3.419ns (35.524%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 12.497 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.663     2.971    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y18         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.518     3.489 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           1.742     5.231    system_i/DataAcquisition/inputCalibration_B/inst/intercept_correction[1]
    SLICE_X32Y15         LUT1 (Prop_lut1_I0_O)        0.124     5.355 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_i_5/O
                         net (fo=1, routed)           0.000     5.355    system_i/DataAcquisition/inputCalibration_B/inst/p_0_in[1]
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.868 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.868    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.985 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.985    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.102 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.102    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.219 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.219    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.336 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.336    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.453 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.453    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.570 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.570    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.885 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.675     8.560    system_i/DataAcquisition/inputCalibration_B/inst/arg__1[32]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[11])
                                                      4.034    12.594 r  system_i/DataAcquisition/inputCalibration_B/inst/arg/PCOUT[11]
                         net (fo=1, routed)           0.002    12.596    system_i/DataAcquisition/inputCalibration_B/inst/arg_n_142
    DSP48_X1Y5           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        1.585    12.497    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    DSP48_X1Y5           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.497    
                         clock uncertainty           -0.125    12.372    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    10.972    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.972    
                         arrival time                         -12.596    
  -------------------------------------------------------------------
                         slack                                 -1.624    

Slack (VIOLATED) :        -1.624ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.625ns  (logic 6.206ns (64.476%)  route 3.419ns (35.524%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 12.497 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.663     2.971    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y18         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.518     3.489 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           1.742     5.231    system_i/DataAcquisition/inputCalibration_B/inst/intercept_correction[1]
    SLICE_X32Y15         LUT1 (Prop_lut1_I0_O)        0.124     5.355 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_i_5/O
                         net (fo=1, routed)           0.000     5.355    system_i/DataAcquisition/inputCalibration_B/inst/p_0_in[1]
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.868 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.868    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.985 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.985    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.102 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.102    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.219 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.219    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.336 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.336    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.453 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.453    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.570 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.570    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.885 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.675     8.560    system_i/DataAcquisition/inputCalibration_B/inst/arg__1[32]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[12])
                                                      4.034    12.594 r  system_i/DataAcquisition/inputCalibration_B/inst/arg/PCOUT[12]
                         net (fo=1, routed)           0.002    12.596    system_i/DataAcquisition/inputCalibration_B/inst/arg_n_141
    DSP48_X1Y5           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        1.585    12.497    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    DSP48_X1Y5           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.497    
                         clock uncertainty           -0.125    12.372    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    10.972    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.972    
                         arrival time                         -12.596    
  -------------------------------------------------------------------
                         slack                                 -1.624    

Slack (VIOLATED) :        -1.624ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.625ns  (logic 6.206ns (64.476%)  route 3.419ns (35.524%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 12.497 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.663     2.971    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y18         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.518     3.489 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           1.742     5.231    system_i/DataAcquisition/inputCalibration_B/inst/intercept_correction[1]
    SLICE_X32Y15         LUT1 (Prop_lut1_I0_O)        0.124     5.355 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_i_5/O
                         net (fo=1, routed)           0.000     5.355    system_i/DataAcquisition/inputCalibration_B/inst/p_0_in[1]
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.868 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.868    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.985 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.985    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.102 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.102    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.219 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.219    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.336 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.336    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.453 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.453    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.570 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.570    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.885 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.675     8.560    system_i/DataAcquisition/inputCalibration_B/inst/arg__1[32]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[13])
                                                      4.034    12.594 r  system_i/DataAcquisition/inputCalibration_B/inst/arg/PCOUT[13]
                         net (fo=1, routed)           0.002    12.596    system_i/DataAcquisition/inputCalibration_B/inst/arg_n_140
    DSP48_X1Y5           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        1.585    12.497    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    DSP48_X1Y5           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.497    
                         clock uncertainty           -0.125    12.372    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    10.972    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.972    
                         arrival time                         -12.596    
  -------------------------------------------------------------------
                         slack                                 -1.624    

Slack (VIOLATED) :        -1.624ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.625ns  (logic 6.206ns (64.476%)  route 3.419ns (35.524%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 12.497 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.663     2.971    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y18         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.518     3.489 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           1.742     5.231    system_i/DataAcquisition/inputCalibration_B/inst/intercept_correction[1]
    SLICE_X32Y15         LUT1 (Prop_lut1_I0_O)        0.124     5.355 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_i_5/O
                         net (fo=1, routed)           0.000     5.355    system_i/DataAcquisition/inputCalibration_B/inst/p_0_in[1]
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.868 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.868    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.985 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.985    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.102 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.102    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.219 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.219    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.336 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.336    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.453 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.453    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.570 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.570    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.885 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.675     8.560    system_i/DataAcquisition/inputCalibration_B/inst/arg__1[32]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[14])
                                                      4.034    12.594 r  system_i/DataAcquisition/inputCalibration_B/inst/arg/PCOUT[14]
                         net (fo=1, routed)           0.002    12.596    system_i/DataAcquisition/inputCalibration_B/inst/arg_n_139
    DSP48_X1Y5           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        1.585    12.497    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    DSP48_X1Y5           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.497    
                         clock uncertainty           -0.125    12.372    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    10.972    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.972    
                         arrival time                         -12.596    
  -------------------------------------------------------------------
                         slack                                 -1.624    

Slack (VIOLATED) :        -1.624ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.625ns  (logic 6.206ns (64.476%)  route 3.419ns (35.524%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 12.497 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.663     2.971    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y18         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.518     3.489 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           1.742     5.231    system_i/DataAcquisition/inputCalibration_B/inst/intercept_correction[1]
    SLICE_X32Y15         LUT1 (Prop_lut1_I0_O)        0.124     5.355 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_i_5/O
                         net (fo=1, routed)           0.000     5.355    system_i/DataAcquisition/inputCalibration_B/inst/p_0_in[1]
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.868 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.868    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.985 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.985    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.102 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.102    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.219 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.219    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.336 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.336    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.453 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.453    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.570 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.570    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.885 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.675     8.560    system_i/DataAcquisition/inputCalibration_B/inst/arg__1[32]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[15])
                                                      4.034    12.594 r  system_i/DataAcquisition/inputCalibration_B/inst/arg/PCOUT[15]
                         net (fo=1, routed)           0.002    12.596    system_i/DataAcquisition/inputCalibration_B/inst/arg_n_138
    DSP48_X1Y5           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        1.585    12.497    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    DSP48_X1Y5           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.497    
                         clock uncertainty           -0.125    12.372    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    10.972    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.972    
                         arrival time                         -12.596    
  -------------------------------------------------------------------
                         slack                                 -1.624    

Slack (VIOLATED) :        -1.624ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.625ns  (logic 6.206ns (64.476%)  route 3.419ns (35.524%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 12.497 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.663     2.971    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y18         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.518     3.489 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           1.742     5.231    system_i/DataAcquisition/inputCalibration_B/inst/intercept_correction[1]
    SLICE_X32Y15         LUT1 (Prop_lut1_I0_O)        0.124     5.355 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_i_5/O
                         net (fo=1, routed)           0.000     5.355    system_i/DataAcquisition/inputCalibration_B/inst/p_0_in[1]
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.868 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.868    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.985 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.985    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.102 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.102    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.219 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.219    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.336 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.336    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.453 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.453    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.570 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.570    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.885 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.675     8.560    system_i/DataAcquisition/inputCalibration_B/inst/arg__1[32]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[16])
                                                      4.034    12.594 r  system_i/DataAcquisition/inputCalibration_B/inst/arg/PCOUT[16]
                         net (fo=1, routed)           0.002    12.596    system_i/DataAcquisition/inputCalibration_B/inst/arg_n_137
    DSP48_X1Y5           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        1.585    12.497    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    DSP48_X1Y5           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.497    
                         clock uncertainty           -0.125    12.372    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    10.972    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.972    
                         arrival time                         -12.596    
  -------------------------------------------------------------------
                         slack                                 -1.624    

Slack (VIOLATED) :        -1.624ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.625ns  (logic 6.206ns (64.476%)  route 3.419ns (35.524%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 12.497 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.663     2.971    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y18         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.518     3.489 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           1.742     5.231    system_i/DataAcquisition/inputCalibration_B/inst/intercept_correction[1]
    SLICE_X32Y15         LUT1 (Prop_lut1_I0_O)        0.124     5.355 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_i_5/O
                         net (fo=1, routed)           0.000     5.355    system_i/DataAcquisition/inputCalibration_B/inst/p_0_in[1]
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.868 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.868    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.985 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.985    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.102 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.102    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.219 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.219    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.336 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.336    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.453 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.453    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.570 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.570    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.885 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.675     8.560    system_i/DataAcquisition/inputCalibration_B/inst/arg__1[32]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[17])
                                                      4.034    12.594 r  system_i/DataAcquisition/inputCalibration_B/inst/arg/PCOUT[17]
                         net (fo=1, routed)           0.002    12.596    system_i/DataAcquisition/inputCalibration_B/inst/arg_n_136
    DSP48_X1Y5           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        1.585    12.497    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    DSP48_X1Y5           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.497    
                         clock uncertainty           -0.125    12.372    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    10.972    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.972    
                         arrival time                         -12.596    
  -------------------------------------------------------------------
                         slack                                 -1.624    

Slack (VIOLATED) :        -1.624ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.625ns  (logic 6.206ns (64.476%)  route 3.419ns (35.524%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 12.497 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.663     2.971    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y18         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.518     3.489 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           1.742     5.231    system_i/DataAcquisition/inputCalibration_B/inst/intercept_correction[1]
    SLICE_X32Y15         LUT1 (Prop_lut1_I0_O)        0.124     5.355 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_i_5/O
                         net (fo=1, routed)           0.000     5.355    system_i/DataAcquisition/inputCalibration_B/inst/p_0_in[1]
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.868 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.868    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.985 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.985    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.102 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.102    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.219 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.219    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.336 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.336    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.453 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.453    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.570 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.570    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.885 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.675     8.560    system_i/DataAcquisition/inputCalibration_B/inst/arg__1[32]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[18])
                                                      4.034    12.594 r  system_i/DataAcquisition/inputCalibration_B/inst/arg/PCOUT[18]
                         net (fo=1, routed)           0.002    12.596    system_i/DataAcquisition/inputCalibration_B/inst/arg_n_135
    DSP48_X1Y5           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        1.585    12.497    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    DSP48_X1Y5           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.497    
                         clock uncertainty           -0.125    12.372    
    DSP48_X1Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    10.972    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.972    
                         arrival time                         -12.596    
  -------------------------------------------------------------------
                         slack                                 -1.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[7].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.794ns (59.900%)  route 0.532ns (40.100%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X32Y42         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[7].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.148     1.051 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[7].FDRE_inst/Q
                         net (fo=3, routed)           0.530     1.580    system_i/SignalGenerator/outputCalibration_b/inst/slope_correction[7]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[0])
                                                      0.646     2.226 r  system_i/SignalGenerator/outputCalibration_b/inst/arg__0/PCOUT[0]
                         net (fo=1, routed)           0.002     2.228    system_i/SignalGenerator/outputCalibration_b/inst/arg__0_n_153
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        0.915     2.060    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.060    
                         clock uncertainty            0.125     2.185    
    DSP48_X1Y25          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.092     2.093    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[7].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.794ns (59.900%)  route 0.532ns (40.100%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X32Y42         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[7].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.148     1.051 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[7].FDRE_inst/Q
                         net (fo=3, routed)           0.530     1.580    system_i/SignalGenerator/outputCalibration_b/inst/slope_correction[7]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[10])
                                                      0.646     2.226 r  system_i/SignalGenerator/outputCalibration_b/inst/arg__0/PCOUT[10]
                         net (fo=1, routed)           0.002     2.228    system_i/SignalGenerator/outputCalibration_b/inst/arg__0_n_143
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        0.915     2.060    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.060    
                         clock uncertainty            0.125     2.185    
    DSP48_X1Y25          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.092     2.093    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[7].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.794ns (59.900%)  route 0.532ns (40.100%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X32Y42         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[7].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.148     1.051 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[7].FDRE_inst/Q
                         net (fo=3, routed)           0.530     1.580    system_i/SignalGenerator/outputCalibration_b/inst/slope_correction[7]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[11])
                                                      0.646     2.226 r  system_i/SignalGenerator/outputCalibration_b/inst/arg__0/PCOUT[11]
                         net (fo=1, routed)           0.002     2.228    system_i/SignalGenerator/outputCalibration_b/inst/arg__0_n_142
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        0.915     2.060    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.060    
                         clock uncertainty            0.125     2.185    
    DSP48_X1Y25          DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.092     2.093    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[7].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.794ns (59.900%)  route 0.532ns (40.100%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X32Y42         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[7].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.148     1.051 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[7].FDRE_inst/Q
                         net (fo=3, routed)           0.530     1.580    system_i/SignalGenerator/outputCalibration_b/inst/slope_correction[7]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[12])
                                                      0.646     2.226 r  system_i/SignalGenerator/outputCalibration_b/inst/arg__0/PCOUT[12]
                         net (fo=1, routed)           0.002     2.228    system_i/SignalGenerator/outputCalibration_b/inst/arg__0_n_141
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        0.915     2.060    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.060    
                         clock uncertainty            0.125     2.185    
    DSP48_X1Y25          DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.092     2.093    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[7].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.794ns (59.900%)  route 0.532ns (40.100%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X32Y42         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[7].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.148     1.051 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[7].FDRE_inst/Q
                         net (fo=3, routed)           0.530     1.580    system_i/SignalGenerator/outputCalibration_b/inst/slope_correction[7]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[13])
                                                      0.646     2.226 r  system_i/SignalGenerator/outputCalibration_b/inst/arg__0/PCOUT[13]
                         net (fo=1, routed)           0.002     2.228    system_i/SignalGenerator/outputCalibration_b/inst/arg__0_n_140
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        0.915     2.060    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.060    
                         clock uncertainty            0.125     2.185    
    DSP48_X1Y25          DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.092     2.093    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[7].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.794ns (59.900%)  route 0.532ns (40.100%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X32Y42         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[7].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.148     1.051 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[7].FDRE_inst/Q
                         net (fo=3, routed)           0.530     1.580    system_i/SignalGenerator/outputCalibration_b/inst/slope_correction[7]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[14])
                                                      0.646     2.226 r  system_i/SignalGenerator/outputCalibration_b/inst/arg__0/PCOUT[14]
                         net (fo=1, routed)           0.002     2.228    system_i/SignalGenerator/outputCalibration_b/inst/arg__0_n_139
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        0.915     2.060    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.060    
                         clock uncertainty            0.125     2.185    
    DSP48_X1Y25          DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.092     2.093    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[7].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.794ns (59.900%)  route 0.532ns (40.100%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X32Y42         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[7].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.148     1.051 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[7].FDRE_inst/Q
                         net (fo=3, routed)           0.530     1.580    system_i/SignalGenerator/outputCalibration_b/inst/slope_correction[7]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[15])
                                                      0.646     2.226 r  system_i/SignalGenerator/outputCalibration_b/inst/arg__0/PCOUT[15]
                         net (fo=1, routed)           0.002     2.228    system_i/SignalGenerator/outputCalibration_b/inst/arg__0_n_138
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        0.915     2.060    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.060    
                         clock uncertainty            0.125     2.185    
    DSP48_X1Y25          DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.092     2.093    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[7].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.794ns (59.900%)  route 0.532ns (40.100%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X32Y42         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[7].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.148     1.051 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[7].FDRE_inst/Q
                         net (fo=3, routed)           0.530     1.580    system_i/SignalGenerator/outputCalibration_b/inst/slope_correction[7]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[16])
                                                      0.646     2.226 r  system_i/SignalGenerator/outputCalibration_b/inst/arg__0/PCOUT[16]
                         net (fo=1, routed)           0.002     2.228    system_i/SignalGenerator/outputCalibration_b/inst/arg__0_n_137
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        0.915     2.060    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.060    
                         clock uncertainty            0.125     2.185    
    DSP48_X1Y25          DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.092     2.093    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[7].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.794ns (59.900%)  route 0.532ns (40.100%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X32Y42         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[7].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.148     1.051 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[7].FDRE_inst/Q
                         net (fo=3, routed)           0.530     1.580    system_i/SignalGenerator/outputCalibration_b/inst/slope_correction[7]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[17])
                                                      0.646     2.226 r  system_i/SignalGenerator/outputCalibration_b/inst/arg__0/PCOUT[17]
                         net (fo=1, routed)           0.002     2.228    system_i/SignalGenerator/outputCalibration_b/inst/arg__0_n_136
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        0.915     2.060    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.060    
                         clock uncertainty            0.125     2.185    
    DSP48_X1Y25          DSP48E1 (Hold_dsp48e1_CLK_PCIN[17])
                                                     -0.092     2.093    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[7].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.794ns (59.900%)  route 0.532ns (40.100%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X32Y42         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[7].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.148     1.051 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[7].FDRE_inst/Q
                         net (fo=3, routed)           0.530     1.580    system_i/SignalGenerator/outputCalibration_b/inst/slope_correction[7]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[18])
                                                      0.646     2.226 r  system_i/SignalGenerator/outputCalibration_b/inst/arg__0/PCOUT[18]
                         net (fo=1, routed)           0.002     2.228    system_i/SignalGenerator/outputCalibration_b/inst/arg__0_n_135
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        0.915     2.060    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y25          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.060    
                         clock uncertainty            0.125     2.185    
    DSP48_X1Y25          DSP48E1 (Hold_dsp48e1_CLK_PCIN[18])
                                                     -0.092     2.093    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.135    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.995ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.038ns  (logic 0.967ns (16.016%)  route 5.071ns (83.984%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 12.395 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.664     2.972    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X7Y27          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.456     3.428 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=4, routed)           2.091     5.519    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X0Y47          LUT1 (Prop_lut1_I0_O)        0.156     5.675 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=6, routed)           2.593     8.267    system_i/PID/PID_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X17Y25         LUT1 (Prop_lut1_I0_O)        0.355     8.622 f  system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1/O
                         net (fo=3, routed)           0.387     9.010    system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1_n_0
    SLICE_X17Y25         FDCE                                         f  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        1.483    12.395    system_i/PID/PID_0/inst/clk_i
    SLICE_X17Y25         FDCE                                         r  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]/C
                         clock pessimism              0.000    12.395    
                         clock uncertainty           -0.125    12.270    
    SLICE_X17Y25         FDCE (Recov_fdce_C_CLR)     -0.405    11.865    system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         11.865    
                         arrival time                          -9.010    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.038ns  (logic 0.967ns (16.016%)  route 5.071ns (83.984%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 12.395 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.664     2.972    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X7Y27          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.456     3.428 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=4, routed)           2.091     5.519    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X0Y47          LUT1 (Prop_lut1_I0_O)        0.156     5.675 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=6, routed)           2.593     8.267    system_i/PID/PID_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X17Y25         LUT1 (Prop_lut1_I0_O)        0.355     8.622 f  system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1/O
                         net (fo=3, routed)           0.387     9.010    system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1_n_0
    SLICE_X17Y25         FDCE                                         f  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        1.483    12.395    system_i/PID/PID_0/inst/clk_i
    SLICE_X17Y25         FDCE                                         r  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]/C
                         clock pessimism              0.000    12.395    
                         clock uncertainty           -0.125    12.270    
    SLICE_X17Y25         FDCE (Recov_fdce_C_CLR)     -0.405    11.865    system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         11.865    
                         arrival time                          -9.010    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.038ns  (logic 0.967ns (16.016%)  route 5.071ns (83.984%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 12.395 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.664     2.972    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X7Y27          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.456     3.428 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=4, routed)           2.091     5.519    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X0Y47          LUT1 (Prop_lut1_I0_O)        0.156     5.675 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=6, routed)           2.593     8.267    system_i/PID/PID_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X17Y25         LUT1 (Prop_lut1_I0_O)        0.355     8.622 f  system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1/O
                         net (fo=3, routed)           0.387     9.010    system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1_n_0
    SLICE_X17Y25         FDCE                                         f  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        1.483    12.395    system_i/PID/PID_0/inst/clk_i
    SLICE_X17Y25         FDCE                                         r  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]/C
                         clock pessimism              0.000    12.395    
                         clock uncertainty           -0.125    12.270    
    SLICE_X17Y25         FDCE (Recov_fdce_C_CLR)     -0.405    11.865    system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         11.865    
                         arrival time                          -9.010    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.419ns  (logic 0.730ns (13.471%)  route 4.689ns (86.529%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.415ns = ( 12.415 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.667     2.975    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X7Y28          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.456     3.431 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           1.483     4.914    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X7Y28          LUT1 (Prop_lut1_I0_O)        0.124     5.038 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           1.882     6.920    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X0Y28          LUT1 (Prop_lut1_I0_O)        0.150     7.070 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=3, routed)           1.324     8.394    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X7Y38          FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        1.503    12.415    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X7Y38          FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000    12.415    
                         clock uncertainty           -0.125    12.290    
    SLICE_X7Y38          FDCE (Recov_fdce_C_CLR)     -0.609    11.681    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         11.681    
                         arrival time                          -8.394    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.629ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 0.730ns (14.290%)  route 4.378ns (85.710%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 12.446 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.667     2.975    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X7Y28          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.456     3.431 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           1.483     4.914    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X7Y28          LUT1 (Prop_lut1_I0_O)        0.124     5.038 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           1.882     6.920    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X0Y28          LUT1 (Prop_lut1_I0_O)        0.150     7.070 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=3, routed)           1.014     8.083    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X5Y25          FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        1.534    12.446    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X5Y25          FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000    12.446    
                         clock uncertainty           -0.125    12.321    
    SLICE_X5Y25          FDCE (Recov_fdce_C_CLR)     -0.609    11.712    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         11.712    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                  3.629    

Slack (MET) :             3.675ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 0.730ns (14.290%)  route 4.378ns (85.710%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 12.446 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.667     2.975    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X7Y28          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.456     3.431 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           1.483     4.914    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X7Y28          LUT1 (Prop_lut1_I0_O)        0.124     5.038 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           1.882     6.920    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X0Y28          LUT1 (Prop_lut1_I0_O)        0.150     7.070 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=3, routed)           1.014     8.083    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X5Y25          FDPE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        1.534    12.446    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X5Y25          FDPE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000    12.446    
                         clock uncertainty           -0.125    12.321    
    SLICE_X5Y25          FDPE (Recov_fdpe_C_PRE)     -0.563    11.758    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         11.758    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                  3.675    

Slack (MET) :             4.161ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.747ns  (logic 0.580ns (12.218%)  route 4.167ns (87.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.667     2.975    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X7Y28          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.456     3.431 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           1.483     4.914    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X7Y28          LUT1 (Prop_lut1_I0_O)        0.124     5.038 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           2.684     7.722    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X14Y43         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        1.501    12.413    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X14Y43         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000    12.413    
                         clock uncertainty           -0.125    12.288    
    SLICE_X14Y43         FDCE (Recov_fdce_C_CLR)     -0.405    11.883    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         11.883    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                  4.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.186ns (8.823%)  route 1.922ns (91.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.556     0.896    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X7Y28          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.652     1.690    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X7Y28          LUT1 (Prop_lut1_I0_O)        0.045     1.735 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           1.270     3.005    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X14Y43         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        0.831     1.977    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X14Y43         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X14Y43         FDCE (Remov_fdce_C_CLR)     -0.092     2.010    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           3.005    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.046ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.230ns (10.955%)  route 1.869ns (89.045%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.556     0.896    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X7Y28          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.652     1.690    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X7Y28          LUT1 (Prop_lut1_I0_O)        0.045     1.735 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           0.777     2.511    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X0Y28          LUT1 (Prop_lut1_I0_O)        0.044     2.555 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=3, routed)           0.441     2.996    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X5Y25          FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        0.837     1.983    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X5Y25          FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000     1.983    
                         clock uncertainty            0.125     2.108    
    SLICE_X5Y25          FDCE (Remov_fdce_C_CLR)     -0.158     1.950    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.996    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.230ns (10.955%)  route 1.869ns (89.045%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.556     0.896    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X7Y28          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.652     1.690    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X7Y28          LUT1 (Prop_lut1_I0_O)        0.045     1.735 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           0.777     2.511    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X0Y28          LUT1 (Prop_lut1_I0_O)        0.044     2.555 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=3, routed)           0.441     2.996    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X5Y25          FDPE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        0.837     1.983    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X5Y25          FDPE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000     1.983    
                         clock uncertainty            0.125     2.108    
    SLICE_X5Y25          FDPE (Remov_fdpe_C_PRE)     -0.161     1.947    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.996    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.195ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.230ns (10.254%)  route 2.013ns (89.746%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.556     0.896    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X7Y28          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.652     1.690    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X7Y28          LUT1 (Prop_lut1_I0_O)        0.045     1.735 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           0.777     2.511    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X0Y28          LUT1 (Prop_lut1_I0_O)        0.044     2.555 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=3, routed)           0.584     3.139    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X7Y38          FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        0.832     1.978    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X7Y38          FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.125     2.103    
    SLICE_X7Y38          FDCE (Remov_fdce_C_CLR)     -0.158     1.945    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.335ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.307ns (12.620%)  route 2.126ns (87.380%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.556     0.896    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X7Y27          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=4, routed)           0.850     1.887    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X0Y47          LUT1 (Prop_lut1_I0_O)        0.047     1.934 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=6, routed)           1.157     3.091    system_i/PID/PID_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X17Y25         LUT1 (Prop_lut1_I0_O)        0.119     3.210 f  system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1/O
                         net (fo=3, routed)           0.119     3.329    system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1_n_0
    SLICE_X17Y25         FDCE                                         f  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        0.815     1.961    system_i/PID/PID_0/inst/clk_i
    SLICE_X17Y25         FDCE                                         r  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]/C
                         clock pessimism              0.000     1.961    
                         clock uncertainty            0.125     2.086    
    SLICE_X17Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.994    system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           3.329    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.335ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.307ns (12.620%)  route 2.126ns (87.380%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.556     0.896    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X7Y27          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=4, routed)           0.850     1.887    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X0Y47          LUT1 (Prop_lut1_I0_O)        0.047     1.934 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=6, routed)           1.157     3.091    system_i/PID/PID_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X17Y25         LUT1 (Prop_lut1_I0_O)        0.119     3.210 f  system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1/O
                         net (fo=3, routed)           0.119     3.329    system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1_n_0
    SLICE_X17Y25         FDCE                                         f  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        0.815     1.961    system_i/PID/PID_0/inst/clk_i
    SLICE_X17Y25         FDCE                                         r  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]/C
                         clock pessimism              0.000     1.961    
                         clock uncertainty            0.125     2.086    
    SLICE_X17Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.994    system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           3.329    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.335ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.307ns (12.620%)  route 2.126ns (87.380%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.556     0.896    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X7Y27          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=4, routed)           0.850     1.887    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X0Y47          LUT1 (Prop_lut1_I0_O)        0.047     1.934 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=6, routed)           1.157     3.091    system_i/PID/PID_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X17Y25         LUT1 (Prop_lut1_I0_O)        0.119     3.210 f  system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1/O
                         net (fo=3, routed)           0.119     3.329    system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1_n_0
    SLICE_X17Y25         FDCE                                         f  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1041, routed)        0.815     1.961    system_i/PID/PID_0/inst/clk_i
    SLICE_X17Y25         FDCE                                         r  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]/C
                         clock pessimism              0.000     1.961    
                         clock uncertainty            0.125     2.086    
    SLICE_X17Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.994    system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           3.329    
  -------------------------------------------------------------------
                         slack                                  1.335    





