0.6
2018.2
Jun 14 2018
20:41:02
U:/VHDL Test/CS2022 Assignment 1/Final_Implementation/Final_Implementation.srcs/Datapath_Simulations/imports/Assignment2.srcs/B_input_logic_sim/new/B_input_logic_tb.vhd,1552555850,vhdl,,,,b_input_logic_tb,,,,,,,,
U:/VHDL Test/CS2022 Assignment 1/Final_Implementation/Final_Implementation.srcs/sources_1/imports/sources_1/new/B_input_logic.vhd,1551094991,vhdl,,,,b_input_logic,,,,,,,,
U:/VHDL Test/CS2022 Assignment 1/Final_Implementation/Final_Implementation.srcs/sources_1/imports/sources_1/new/mux2_1bit.vhd,1551962516,vhdl,,,,mux2_1bit,,,,,,,,
