--- verilog_synth_clean.tmp	2025-08-15 21:22:08.091173808 -0700
+++ uhdm_synth_clean.tmp	2025-08-15 21:22:08.091173808 -0700
@@ -33,44 +33,44 @@
 (* src = "dut.sv:8.17-8.23" *)
 output out_or;
 wire out_or;
-\$_ANDNOT_  _04_ (
+\$_NAND_  _04_ (
+.A(b),
+.B(a),
+.Y(out_not)
+);
+\$_ANDNOT_  _05_ (
 .A(c),
 .B(out_not),
 .Y(out_and)
 );
-\$_OR_  _05_ (
+\$_OR_  _06_ (
 .A(b),
 .B(a),
 .Y(_00_)
 );
-\$_OR_  _06_ (
+\$_OR_  _07_ (
 .A(_00_),
 .B(c),
 .Y(_01_)
 );
-\$_OR_  _07_ (
+\$_OR_  _08_ (
 .A(_01_),
 .B(d),
 .Y(out_or)
 );
-\$_NAND_  _08_ (
+\$_NAND_  _09_ (
 .A(d),
 .B(c),
 .Y(_02_)
 );
-\$_ORNOT_  _09_ (
+\$_ORNOT_  _10_ (
 .A(_02_),
 .B(e),
 .Y(_03_)
 );
-\$_NAND_  _10_ (
+\$_NAND_  _11_ (
 .A(_03_),
 .B(out_not),
 .Y(out_complex)
 );
-\$_NAND_  _11_ (
-.A(b),
-.B(a),
-.Y(out_not)
-);
 endmodule
