{
    "componentChunkName": "component---src-templates-op-tsx",
    "path": "/pavgb:pavgw",
    "result": {"pageContext":{"op":{"id":"pavgb:pavgw","variants":["PAVGW","VPAVGW","PAVGB","VPAVGB"],"variant_descriptions":{"PAVGB":"Average packed unsigned byte integers from mm2/m64 and mm1 with rounding.","PAVGW":"Average packed unsigned word integers from xmm2/m128 and xmm1 with rounding.","VPAVGB":"Average packed unsigned byte integers from zmm2, and zmm3/m512 with rounding and store to zmm1 under writemask k1.","VPAVGW":"Average packed unsigned word integers from zmm2, zmm3/m512 with rounding to zmm1 under writemask k1."},"text":"<p>Performs a SIMD average of the packed unsigned integers from the source operand (second operand) and the destination operand (first operand), and stores the results in the destination operand. For each corresponding pair of data elements in the first and second operands, the elements are added together, a 1 is added to the temporary sum, and that result is shifted right one bit position.</p><p>The (V)PAVGB instruction operates on packed unsigned bytes and the (V)PAVGW instruction operates on packed unsigned words.</p><p>In 64-bit mode and not encoded with VEX/EVEX, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).</p><p>Legacy SSE instructions: The source operand can be an MMX technology register or a 64-bit memory location. The destination operand can be an MMX technology register.</p><p>128-bit Legacy SSE version: The first source operand is an XMM register. The second operand can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (MAXVL-1:128) of the corresponding register destination are unmodified.</p><p>EVEX.512 encoded version: The first source operand is a ZMM register. The second source operand is a ZMM register or a 512-bit memory location. The destination operand is a ZMM register.</p><p>VEX.256 and EVEX.256 encoded versions: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.</p><p>VEX.128 and EVEX.128 encoded versions: The first source operand is an XMM register. The second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (MAXVL-1:128) of the corresponding register destination are zeroed.</p>","href":"https://www.felixcloutier.com/x86/PAVGB%3APAVGW.html"}}},
    "staticQueryHashes": ["3832154866","63159454"]}