

Implementation tool: Xilinx Vivado v.2018.2
Project:             operator_double_div
Solution:            div5
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 03 14:40:33 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:          189
LUT:            619
FF:             127
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    5.000
CP achieved post-synthesis:    8.217
CP achieved post-implementation:    7.017
Timing not met
