Block Name			X	Y		#Block ID
---------------------------
hw_input_global_wrapper_stencil$d_reg__U2		11	2		#r25
hw_input_global_wrapper_stencil$d_reg__U3		13	3		#r26
hw_input_global_wrapper_stencil$d_reg__U4		12	3		#r27
hw_input_global_wrapper_stencil$d_reg__U5		12	4		#r28
hw_input_global_wrapper_stencil$d_reg__U6		11	5		#r29
hw_input_global_wrapper_stencil$d_reg__U7		9	5		#r30
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet		11	3		#m10
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		3	0		#I9
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en		1	0		#i2
hw_output_stencil_op_hcompute_hw_output_stencil_write_0		4	0		#I24
hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		0	0		#i4
op_hcompute_blur_stencil$inner_compute$i140289634610000_i140289633128272		5	1		#p23
op_hcompute_blur_stencil$inner_compute$i140289698502992_i140289616980240		5	2		#p5
op_hcompute_blur_unnormalized_stencil$inner_compute$i140289632510160_i140289616980240		10	7		#p20
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140289617138128_i140289629310800		10	6		#p7
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140289627412048_i140289629310800		12	2		#p11
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140289634034704_i140289629310800		10	3		#p12
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140289634034832_i140289629310800		13	2		#p13
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140289634035152_i140289645485456		13	3		#p15
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140289634050640_i140289629310800		13	4		#p16
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140289634373904_i140289645485456		10	4		#p19
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140289634376144_i140289645485456		10	5		#p21
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140289634376976_i140289633449104		9	5		#p22
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140289641059600_i140289645485456		12	3		#p17
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140289648062608_i140289629310800		9	4		#p8
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140289648063376_i140289629310800		12	4		#p18
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140289649427024_i140289629310800		8	5		#p6
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140289651053008_i140289629310800		14	3		#p14
op_hcompute_hw_input_global_wrapper_stencil_port_controller_garnet		3	1		#m1
op_hcompute_hw_output_stencil_port_controller_garnet		3	2		#m3
reset		2	0		#i0
