INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab2/lab2_1/lab2_1.srcs/sources_1/new/gray_code_convertor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_code_convertor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab2/lab2_1/lab2_1.srcs/sim_1/new/gray_code_convertor_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_code_convertor_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab2/lab2_1/lab2_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
