
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//objdump_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402f30 <.init>:
  402f30:	stp	x29, x30, [sp, #-16]!
  402f34:	mov	x29, sp
  402f38:	bl	404264 <ferror@plt+0x9c4>
  402f3c:	ldp	x29, x30, [sp], #16
  402f40:	ret

Disassembly of section .plt:

0000000000402f50 <memcpy@plt-0x20>:
  402f50:	stp	x16, x30, [sp, #-16]!
  402f54:	adrp	x16, 456000 <warn@@Base+0x27ff8>
  402f58:	ldr	x17, [x16, #4088]
  402f5c:	add	x16, x16, #0xff8
  402f60:	br	x17
  402f64:	nop
  402f68:	nop
  402f6c:	nop

0000000000402f70 <memcpy@plt>:
  402f70:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  402f74:	ldr	x17, [x16]
  402f78:	add	x16, x16, #0x0
  402f7c:	br	x17

0000000000402f80 <memmove@plt>:
  402f80:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  402f84:	ldr	x17, [x16, #8]
  402f88:	add	x16, x16, #0x8
  402f8c:	br	x17

0000000000402f90 <cplus_demangle_print@plt>:
  402f90:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  402f94:	ldr	x17, [x16, #16]
  402f98:	add	x16, x16, #0x10
  402f9c:	br	x17

0000000000402fa0 <mkstemps@plt>:
  402fa0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  402fa4:	ldr	x17, [x16, #24]
  402fa8:	add	x16, x16, #0x18
  402fac:	br	x17

0000000000402fb0 <cplus_demangle_name_to_style@plt>:
  402fb0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  402fb4:	ldr	x17, [x16, #32]
  402fb8:	add	x16, x16, #0x20
  402fbc:	br	x17

0000000000402fc0 <strtoul@plt>:
  402fc0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  402fc4:	ldr	x17, [x16, #40]
  402fc8:	add	x16, x16, #0x28
  402fcc:	br	x17

0000000000402fd0 <strlen@plt>:
  402fd0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  402fd4:	ldr	x17, [x16, #48]
  402fd8:	add	x16, x16, #0x30
  402fdc:	br	x17

0000000000402fe0 <fputs@plt>:
  402fe0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  402fe4:	ldr	x17, [x16, #56]
  402fe8:	add	x16, x16, #0x38
  402fec:	br	x17

0000000000402ff0 <bfd_scan_vma@plt>:
  402ff0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  402ff4:	ldr	x17, [x16, #64]
  402ff8:	add	x16, x16, #0x40
  402ffc:	br	x17

0000000000403000 <exit@plt>:
  403000:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403004:	ldr	x17, [x16, #72]
  403008:	add	x16, x16, #0x48
  40300c:	br	x17

0000000000403010 <ctf_arc_open_by_name@plt>:
  403010:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403014:	ldr	x17, [x16, #80]
  403018:	add	x16, x16, #0x50
  40301c:	br	x17

0000000000403020 <strnlen@plt>:
  403020:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403024:	ldr	x17, [x16, #88]
  403028:	add	x16, x16, #0x58
  40302c:	br	x17

0000000000403030 <bfd_get_stab_name@plt>:
  403030:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403034:	ldr	x17, [x16, #96]
  403038:	add	x16, x16, #0x60
  40303c:	br	x17

0000000000403040 <ctf_archive_iter@plt>:
  403040:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403044:	ldr	x17, [x16, #104]
  403048:	add	x16, x16, #0x68
  40304c:	br	x17

0000000000403050 <bfd_arch_list@plt>:
  403050:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403054:	ldr	x17, [x16, #112]
  403058:	add	x16, x16, #0x70
  40305c:	br	x17

0000000000403060 <bfd_set_default_target@plt>:
  403060:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403064:	ldr	x17, [x16, #120]
  403068:	add	x16, x16, #0x78
  40306c:	br	x17

0000000000403070 <ctf_errno@plt>:
  403070:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403074:	ldr	x17, [x16, #128]
  403078:	add	x16, x16, #0x80
  40307c:	br	x17

0000000000403080 <ftell@plt>:
  403080:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403084:	ldr	x17, [x16, #136]
  403088:	add	x16, x16, #0x88
  40308c:	br	x17

0000000000403090 <sprintf@plt>:
  403090:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403094:	ldr	x17, [x16, #144]
  403098:	add	x16, x16, #0x90
  40309c:	br	x17

00000000004030a0 <putc@plt>:
  4030a0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4030a4:	ldr	x17, [x16, #152]
  4030a8:	add	x16, x16, #0x98
  4030ac:	br	x17

00000000004030b0 <fputc@plt>:
  4030b0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4030b4:	ldr	x17, [x16, #160]
  4030b8:	add	x16, x16, #0xa0
  4030bc:	br	x17

00000000004030c0 <filename_cmp@plt>:
  4030c0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4030c4:	ldr	x17, [x16, #168]
  4030c8:	add	x16, x16, #0xa8
  4030cc:	br	x17

00000000004030d0 <cplus_demangle_set_style@plt>:
  4030d0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4030d4:	ldr	x17, [x16, #176]
  4030d8:	add	x16, x16, #0xb0
  4030dc:	br	x17

00000000004030e0 <qsort@plt>:
  4030e0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4030e4:	ldr	x17, [x16, #184]
  4030e8:	add	x16, x16, #0xb8
  4030ec:	br	x17

00000000004030f0 <ctime@plt>:
  4030f0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4030f4:	ldr	x17, [x16, #192]
  4030f8:	add	x16, x16, #0xc0
  4030fc:	br	x17

0000000000403100 <asprintf@plt>:
  403100:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403104:	ldr	x17, [x16, #200]
  403108:	add	x16, x16, #0xc8
  40310c:	br	x17

0000000000403110 <bfd_malloc_and_get_section@plt>:
  403110:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403114:	ldr	x17, [x16, #208]
  403118:	add	x16, x16, #0xd0
  40311c:	br	x17

0000000000403120 <bfd_openr@plt>:
  403120:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403124:	ldr	x17, [x16, #216]
  403128:	add	x16, x16, #0xd8
  40312c:	br	x17

0000000000403130 <lrealpath@plt>:
  403130:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403134:	ldr	x17, [x16, #224]
  403138:	add	x16, x16, #0xe0
  40313c:	br	x17

0000000000403140 <ctf_errmsg@plt>:
  403140:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403144:	ldr	x17, [x16, #232]
  403148:	add	x16, x16, #0xe8
  40314c:	br	x17

0000000000403150 <snprintf@plt>:
  403150:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403154:	ldr	x17, [x16, #240]
  403158:	add	x16, x16, #0xf0
  40315c:	br	x17

0000000000403160 <ctf_dump@plt>:
  403160:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403164:	ldr	x17, [x16, #248]
  403168:	add	x16, x16, #0xf8
  40316c:	br	x17

0000000000403170 <bfd_get_section_contents@plt>:
  403170:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403174:	ldr	x17, [x16, #256]
  403178:	add	x16, x16, #0x100
  40317c:	br	x17

0000000000403180 <bfd_get_mtime@plt>:
  403180:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403184:	ldr	x17, [x16, #264]
  403188:	add	x16, x16, #0x108
  40318c:	br	x17

0000000000403190 <fclose@plt>:
  403190:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403194:	ldr	x17, [x16, #272]
  403198:	add	x16, x16, #0x110
  40319c:	br	x17

00000000004031a0 <atoi@plt>:
  4031a0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4031a4:	ldr	x17, [x16, #280]
  4031a8:	add	x16, x16, #0x118
  4031ac:	br	x17

00000000004031b0 <fopen@plt>:
  4031b0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4031b4:	ldr	x17, [x16, #288]
  4031b8:	add	x16, x16, #0x120
  4031bc:	br	x17

00000000004031c0 <malloc@plt>:
  4031c0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4031c4:	ldr	x17, [x16, #296]
  4031c8:	add	x16, x16, #0x128
  4031cc:	br	x17

00000000004031d0 <open@plt>:
  4031d0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4031d4:	ldr	x17, [x16, #304]
  4031d8:	add	x16, x16, #0x130
  4031dc:	br	x17

00000000004031e0 <xrealloc@plt>:
  4031e0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4031e4:	ldr	x17, [x16, #312]
  4031e8:	add	x16, x16, #0x138
  4031ec:	br	x17

00000000004031f0 <ctf_bfdopen_ctfsect@plt>:
  4031f0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4031f4:	ldr	x17, [x16, #320]
  4031f8:	add	x16, x16, #0x140
  4031fc:	br	x17

0000000000403200 <concat@plt>:
  403200:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403204:	ldr	x17, [x16, #328]
  403208:	add	x16, x16, #0x148
  40320c:	br	x17

0000000000403210 <strncmp@plt>:
  403210:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403214:	ldr	x17, [x16, #336]
  403218:	add	x16, x16, #0x150
  40321c:	br	x17

0000000000403220 <bindtextdomain@plt>:
  403220:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403224:	ldr	x17, [x16, #344]
  403228:	add	x16, x16, #0x158
  40322c:	br	x17

0000000000403230 <bfd_target_list@plt>:
  403230:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403234:	ldr	x17, [x16, #352]
  403238:	add	x16, x16, #0x160
  40323c:	br	x17

0000000000403240 <__libc_start_main@plt>:
  403240:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403244:	ldr	x17, [x16, #360]
  403248:	add	x16, x16, #0x168
  40324c:	br	x17

0000000000403250 <bfd_get_error@plt>:
  403250:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403254:	ldr	x17, [x16, #368]
  403258:	add	x16, x16, #0x170
  40325c:	br	x17

0000000000403260 <strcat@plt>:
  403260:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403264:	ldr	x17, [x16, #376]
  403268:	add	x16, x16, #0x178
  40326c:	br	x17

0000000000403270 <disassemble_init_for_target@plt>:
  403270:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403274:	ldr	x17, [x16, #384]
  403278:	add	x16, x16, #0x180
  40327c:	br	x17

0000000000403280 <memset@plt>:
  403280:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403284:	ldr	x17, [x16, #392]
  403288:	add	x16, x16, #0x188
  40328c:	br	x17

0000000000403290 <xmalloc@plt>:
  403290:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403294:	ldr	x17, [x16, #400]
  403298:	add	x16, x16, #0x190
  40329c:	br	x17

00000000004032a0 <bfd_set_error@plt>:
  4032a0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4032a4:	ldr	x17, [x16, #408]
  4032a8:	add	x16, x16, #0x198
  4032ac:	br	x17

00000000004032b0 <xmalloc_set_program_name@plt>:
  4032b0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4032b4:	ldr	x17, [x16, #416]
  4032b8:	add	x16, x16, #0x1a0
  4032bc:	br	x17

00000000004032c0 <xstrdup@plt>:
  4032c0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4032c4:	ldr	x17, [x16, #424]
  4032c8:	add	x16, x16, #0x1a8
  4032cc:	br	x17

00000000004032d0 <atof@plt>:
  4032d0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4032d4:	ldr	x17, [x16, #432]
  4032d8:	add	x16, x16, #0x1b0
  4032dc:	br	x17

00000000004032e0 <bfd_get_section_by_name@plt>:
  4032e0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4032e4:	ldr	x17, [x16, #440]
  4032e8:	add	x16, x16, #0x1b8
  4032ec:	br	x17

00000000004032f0 <calloc@plt>:
  4032f0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4032f4:	ldr	x17, [x16, #448]
  4032f8:	add	x16, x16, #0x1c0
  4032fc:	br	x17

0000000000403300 <bfd_get_arch_size@plt>:
  403300:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403304:	ldr	x17, [x16, #456]
  403308:	add	x16, x16, #0x1c8
  40330c:	br	x17

0000000000403310 <bfd_init@plt>:
  403310:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403314:	ldr	x17, [x16, #464]
  403318:	add	x16, x16, #0x1d0
  40331c:	br	x17

0000000000403320 <bfd_get_full_section_contents@plt>:
  403320:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403324:	ldr	x17, [x16, #472]
  403328:	add	x16, x16, #0x1d8
  40332c:	br	x17

0000000000403330 <lbasename@plt>:
  403330:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403334:	ldr	x17, [x16, #480]
  403338:	add	x16, x16, #0x1e0
  40333c:	br	x17

0000000000403340 <getpagesize@plt>:
  403340:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403344:	ldr	x17, [x16, #488]
  403348:	add	x16, x16, #0x1e8
  40334c:	br	x17

0000000000403350 <disassembler_usage@plt>:
  403350:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403354:	ldr	x17, [x16, #496]
  403358:	add	x16, x16, #0x1f0
  40335c:	br	x17

0000000000403360 <getc@plt>:
  403360:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403364:	ldr	x17, [x16, #504]
  403368:	add	x16, x16, #0x1f8
  40336c:	br	x17

0000000000403370 <strdup@plt>:
  403370:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403374:	ldr	x17, [x16, #512]
  403378:	add	x16, x16, #0x200
  40337c:	br	x17

0000000000403380 <strerror@plt>:
  403380:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403384:	ldr	x17, [x16, #520]
  403388:	add	x16, x16, #0x208
  40338c:	br	x17

0000000000403390 <close@plt>:
  403390:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403394:	ldr	x17, [x16, #528]
  403398:	add	x16, x16, #0x210
  40339c:	br	x17

00000000004033a0 <strrchr@plt>:
  4033a0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4033a4:	ldr	x17, [x16, #536]
  4033a8:	add	x16, x16, #0x218
  4033ac:	br	x17

00000000004033b0 <__gmon_start__@plt>:
  4033b0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4033b4:	ldr	x17, [x16, #544]
  4033b8:	add	x16, x16, #0x220
  4033bc:	br	x17

00000000004033c0 <bfd_set_format@plt>:
  4033c0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4033c4:	ldr	x17, [x16, #552]
  4033c8:	add	x16, x16, #0x228
  4033cc:	br	x17

00000000004033d0 <mkdtemp@plt>:
  4033d0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4033d4:	ldr	x17, [x16, #560]
  4033d8:	add	x16, x16, #0x230
  4033dc:	br	x17

00000000004033e0 <bfd_octets_per_byte@plt>:
  4033e0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4033e4:	ldr	x17, [x16, #568]
  4033e8:	add	x16, x16, #0x238
  4033ec:	br	x17

00000000004033f0 <fseek@plt>:
  4033f0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4033f4:	ldr	x17, [x16, #576]
  4033f8:	add	x16, x16, #0x240
  4033fc:	br	x17

0000000000403400 <abort@plt>:
  403400:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403404:	ldr	x17, [x16, #584]
  403408:	add	x16, x16, #0x248
  40340c:	br	x17

0000000000403410 <cplus_demangle_init_info@plt>:
  403410:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403414:	ldr	x17, [x16, #592]
  403418:	add	x16, x16, #0x250
  40341c:	br	x17

0000000000403420 <access@plt>:
  403420:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403424:	ldr	x17, [x16, #600]
  403428:	add	x16, x16, #0x258
  40342c:	br	x17

0000000000403430 <bfd_close_all_done@plt>:
  403430:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403434:	ldr	x17, [x16, #608]
  403438:	add	x16, x16, #0x260
  40343c:	br	x17

0000000000403440 <bfd_get_file_size@plt>:
  403440:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403444:	ldr	x17, [x16, #616]
  403448:	add	x16, x16, #0x268
  40344c:	br	x17

0000000000403450 <puts@plt>:
  403450:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403454:	ldr	x17, [x16, #624]
  403458:	add	x16, x16, #0x270
  40345c:	br	x17

0000000000403460 <bfd_get_arch@plt>:
  403460:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403464:	ldr	x17, [x16, #632]
  403468:	add	x16, x16, #0x278
  40346c:	br	x17

0000000000403470 <memcmp@plt>:
  403470:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403474:	ldr	x17, [x16, #640]
  403478:	add	x16, x16, #0x280
  40347c:	br	x17

0000000000403480 <textdomain@plt>:
  403480:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403484:	ldr	x17, [x16, #648]
  403488:	add	x16, x16, #0x288
  40348c:	br	x17

0000000000403490 <bfd_cache_section_contents@plt>:
  403490:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403494:	ldr	x17, [x16, #656]
  403498:	add	x16, x16, #0x290
  40349c:	br	x17

00000000004034a0 <getopt_long@plt>:
  4034a0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4034a4:	ldr	x17, [x16, #664]
  4034a8:	add	x16, x16, #0x298
  4034ac:	br	x17

00000000004034b0 <strcmp@plt>:
  4034b0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4034b4:	ldr	x17, [x16, #672]
  4034b8:	add	x16, x16, #0x2a0
  4034bc:	br	x17

00000000004034c0 <bfd_printable_arch_mach@plt>:
  4034c0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4034c4:	ldr	x17, [x16, #680]
  4034c8:	add	x16, x16, #0x2a8
  4034cc:	br	x17

00000000004034d0 <bfd_coff_get_auxent@plt>:
  4034d0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4034d4:	ldr	x17, [x16, #688]
  4034d8:	add	x16, x16, #0x2b0
  4034dc:	br	x17

00000000004034e0 <mmap@plt>:
  4034e0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4034e4:	ldr	x17, [x16, #696]
  4034e8:	add	x16, x16, #0x2b8
  4034ec:	br	x17

00000000004034f0 <fread@plt>:
  4034f0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4034f4:	ldr	x17, [x16, #704]
  4034f8:	add	x16, x16, #0x2c0
  4034fc:	br	x17

0000000000403500 <bfd_iterate_over_targets@plt>:
  403500:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403504:	ldr	x17, [x16, #712]
  403508:	add	x16, x16, #0x2c8
  40350c:	br	x17

0000000000403510 <free@plt>:
  403510:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403514:	ldr	x17, [x16, #720]
  403518:	add	x16, x16, #0x2d0
  40351c:	br	x17

0000000000403520 <disassembler@plt>:
  403520:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403524:	ldr	x17, [x16, #728]
  403528:	add	x16, x16, #0x2d8
  40352c:	br	x17

0000000000403530 <bfd_get_mach@plt>:
  403530:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403534:	ldr	x17, [x16, #736]
  403538:	add	x16, x16, #0x2e0
  40353c:	br	x17

0000000000403540 <ctf_file_close@plt>:
  403540:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403544:	ldr	x17, [x16, #744]
  403548:	add	x16, x16, #0x2e8
  40354c:	br	x17

0000000000403550 <strspn@plt>:
  403550:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403554:	ldr	x17, [x16, #752]
  403558:	add	x16, x16, #0x2f0
  40355c:	br	x17

0000000000403560 <strchr@plt>:
  403560:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403564:	ldr	x17, [x16, #760]
  403568:	add	x16, x16, #0x2f8
  40356c:	br	x17

0000000000403570 <bfd_openw@plt>:
  403570:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403574:	ldr	x17, [x16, #768]
  403578:	add	x16, x16, #0x300
  40357c:	br	x17

0000000000403580 <bfd_coff_get_syment@plt>:
  403580:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403584:	ldr	x17, [x16, #776]
  403588:	add	x16, x16, #0x308
  40358c:	br	x17

0000000000403590 <cplus_demangle@plt>:
  403590:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403594:	ldr	x17, [x16, #784]
  403598:	add	x16, x16, #0x310
  40359c:	br	x17

00000000004035a0 <cplus_demangle_type@plt>:
  4035a0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4035a4:	ldr	x17, [x16, #792]
  4035a8:	add	x16, x16, #0x318
  4035ac:	br	x17

00000000004035b0 <fwrite@plt>:
  4035b0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4035b4:	ldr	x17, [x16, #800]
  4035b8:	add	x16, x16, #0x320
  4035bc:	br	x17

00000000004035c0 <bfd_set_error_program_name@plt>:
  4035c0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4035c4:	ldr	x17, [x16, #808]
  4035c8:	add	x16, x16, #0x328
  4035cc:	br	x17

00000000004035d0 <dcngettext@plt>:
  4035d0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4035d4:	ldr	x17, [x16, #816]
  4035d8:	add	x16, x16, #0x330
  4035dc:	br	x17

00000000004035e0 <bfd_demangle@plt>:
  4035e0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4035e4:	ldr	x17, [x16, #824]
  4035e8:	add	x16, x16, #0x338
  4035ec:	br	x17

00000000004035f0 <fflush@plt>:
  4035f0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4035f4:	ldr	x17, [x16, #832]
  4035f8:	add	x16, x16, #0x340
  4035fc:	br	x17

0000000000403600 <cplus_demangle_mangled_name@plt>:
  403600:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403604:	ldr	x17, [x16, #840]
  403608:	add	x16, x16, #0x348
  40360c:	br	x17

0000000000403610 <bfd_scan_arch@plt>:
  403610:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403614:	ldr	x17, [x16, #848]
  403618:	add	x16, x16, #0x350
  40361c:	br	x17

0000000000403620 <strcpy@plt>:
  403620:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403624:	ldr	x17, [x16, #856]
  403628:	add	x16, x16, #0x358
  40362c:	br	x17

0000000000403630 <bfd_simple_get_relocated_section_contents@plt>:
  403630:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403634:	ldr	x17, [x16, #864]
  403638:	add	x16, x16, #0x360
  40363c:	br	x17

0000000000403640 <ctf_close@plt>:
  403640:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403644:	ldr	x17, [x16, #872]
  403648:	add	x16, x16, #0x368
  40364c:	br	x17

0000000000403650 <read@plt>:
  403650:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403654:	ldr	x17, [x16, #880]
  403658:	add	x16, x16, #0x370
  40365c:	br	x17

0000000000403660 <mkstemp@plt>:
  403660:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403664:	ldr	x17, [x16, #888]
  403668:	add	x16, x16, #0x378
  40366c:	br	x17

0000000000403670 <xexit@plt>:
  403670:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403674:	ldr	x17, [x16, #896]
  403678:	add	x16, x16, #0x380
  40367c:	br	x17

0000000000403680 <bfd_close@plt>:
  403680:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403684:	ldr	x17, [x16, #904]
  403688:	add	x16, x16, #0x388
  40368c:	br	x17

0000000000403690 <disassemble_free_target@plt>:
  403690:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403694:	ldr	x17, [x16, #912]
  403698:	add	x16, x16, #0x390
  40369c:	br	x17

00000000004036a0 <bfd_sprintf_vma@plt>:
  4036a0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4036a4:	ldr	x17, [x16, #920]
  4036a8:	add	x16, x16, #0x398
  4036ac:	br	x17

00000000004036b0 <bfd_check_format_matches@plt>:
  4036b0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4036b4:	ldr	x17, [x16, #928]
  4036b8:	add	x16, x16, #0x3a0
  4036bc:	br	x17

00000000004036c0 <__fxstat@plt>:
  4036c0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4036c4:	ldr	x17, [x16, #936]
  4036c8:	add	x16, x16, #0x3a8
  4036cc:	br	x17

00000000004036d0 <strstr@plt>:
  4036d0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4036d4:	ldr	x17, [x16, #944]
  4036d8:	add	x16, x16, #0x3b0
  4036dc:	br	x17

00000000004036e0 <bfd_errmsg@plt>:
  4036e0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4036e4:	ldr	x17, [x16, #952]
  4036e8:	add	x16, x16, #0x3b8
  4036ec:	br	x17

00000000004036f0 <bfd_canonicalize_reloc@plt>:
  4036f0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4036f4:	ldr	x17, [x16, #960]
  4036f8:	add	x16, x16, #0x3c0
  4036fc:	br	x17

0000000000403700 <dcgettext@plt>:
  403700:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403704:	ldr	x17, [x16, #968]
  403708:	add	x16, x16, #0x3c8
  40370c:	br	x17

0000000000403710 <vsnprintf@plt>:
  403710:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403714:	ldr	x17, [x16, #976]
  403718:	add	x16, x16, #0x3d0
  40371c:	br	x17

0000000000403720 <remove_whitespace_and_extra_commas@plt>:
  403720:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403724:	ldr	x17, [x16, #984]
  403728:	add	x16, x16, #0x3d8
  40372c:	br	x17

0000000000403730 <strncpy@plt>:
  403730:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403734:	ldr	x17, [x16, #992]
  403738:	add	x16, x16, #0x3e0
  40373c:	br	x17

0000000000403740 <bfd_check_format@plt>:
  403740:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403744:	ldr	x17, [x16, #1000]
  403748:	add	x16, x16, #0x3e8
  40374c:	br	x17

0000000000403750 <bfd_openr_next_archived_file@plt>:
  403750:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403754:	ldr	x17, [x16, #1008]
  403758:	add	x16, x16, #0x3f0
  40375c:	br	x17

0000000000403760 <bfd_fprintf_vma@plt>:
  403760:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403764:	ldr	x17, [x16, #1016]
  403768:	add	x16, x16, #0x3f8
  40376c:	br	x17

0000000000403770 <strcspn@plt>:
  403770:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403774:	ldr	x17, [x16, #1024]
  403778:	add	x16, x16, #0x400
  40377c:	br	x17

0000000000403780 <bfd_get_reloc_upper_bound@plt>:
  403780:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403784:	ldr	x17, [x16, #1032]
  403788:	add	x16, x16, #0x408
  40378c:	br	x17

0000000000403790 <vfprintf@plt>:
  403790:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403794:	ldr	x17, [x16, #1040]
  403798:	add	x16, x16, #0x410
  40379c:	br	x17

00000000004037a0 <printf@plt>:
  4037a0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4037a4:	ldr	x17, [x16, #1048]
  4037a8:	add	x16, x16, #0x418
  4037ac:	br	x17

00000000004037b0 <bfd_map_over_sections@plt>:
  4037b0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4037b4:	ldr	x17, [x16, #1056]
  4037b8:	add	x16, x16, #0x420
  4037bc:	br	x17

00000000004037c0 <__assert_fail@plt>:
  4037c0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4037c4:	ldr	x17, [x16, #1064]
  4037c8:	add	x16, x16, #0x428
  4037cc:	br	x17

00000000004037d0 <__errno_location@plt>:
  4037d0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4037d4:	ldr	x17, [x16, #1072]
  4037d8:	add	x16, x16, #0x430
  4037dc:	br	x17

00000000004037e0 <iterative_hash@plt>:
  4037e0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4037e4:	ldr	x17, [x16, #1080]
  4037e8:	add	x16, x16, #0x438
  4037ec:	br	x17

00000000004037f0 <getenv@plt>:
  4037f0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4037f4:	ldr	x17, [x16, #1088]
  4037f8:	add	x16, x16, #0x440
  4037fc:	br	x17

0000000000403800 <putchar@plt>:
  403800:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403804:	ldr	x17, [x16, #1096]
  403808:	add	x16, x16, #0x448
  40380c:	br	x17

0000000000403810 <__xstat@plt>:
  403810:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403814:	ldr	x17, [x16, #1104]
  403818:	add	x16, x16, #0x450
  40381c:	br	x17

0000000000403820 <bfd_is_local_label@plt>:
  403820:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403824:	ldr	x17, [x16, #1112]
  403828:	add	x16, x16, #0x458
  40382c:	br	x17

0000000000403830 <init_disassemble_info@plt>:
  403830:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403834:	ldr	x17, [x16, #1120]
  403838:	add	x16, x16, #0x460
  40383c:	br	x17

0000000000403840 <xcalloc@plt>:
  403840:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403844:	ldr	x17, [x16, #1128]
  403848:	add	x16, x16, #0x468
  40384c:	br	x17

0000000000403850 <unlink@plt>:
  403850:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403854:	ldr	x17, [x16, #1136]
  403858:	add	x16, x16, #0x470
  40385c:	br	x17

0000000000403860 <ctf_import@plt>:
  403860:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403864:	ldr	x17, [x16, #1144]
  403868:	add	x16, x16, #0x478
  40386c:	br	x17

0000000000403870 <bfd_arch_bits_per_address@plt>:
  403870:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403874:	ldr	x17, [x16, #1152]
  403878:	add	x16, x16, #0x480
  40387c:	br	x17

0000000000403880 <fprintf@plt>:
  403880:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403884:	ldr	x17, [x16, #1160]
  403888:	add	x16, x16, #0x488
  40388c:	br	x17

0000000000403890 <setlocale@plt>:
  403890:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  403894:	ldr	x17, [x16, #1168]
  403898:	add	x16, x16, #0x490
  40389c:	br	x17

00000000004038a0 <ferror@plt>:
  4038a0:	adrp	x16, 457000 <memcpy@GLIBC_2.17>
  4038a4:	ldr	x17, [x16, #1176]
  4038a8:	add	x16, x16, #0x498
  4038ac:	br	x17

Disassembly of section .text:

00000000004038b0 <error@@Base-0x2a264>:
  4038b0:	stp	x29, x30, [sp, #-128]!
  4038b4:	mov	x29, sp
  4038b8:	stp	x19, x20, [sp, #16]
  4038bc:	adrp	x19, 433000 <warn@@Base+0x4ff8>
  4038c0:	add	x19, x19, #0x268
  4038c4:	stp	x21, x22, [sp, #32]
  4038c8:	stp	x23, x24, [sp, #48]
  4038cc:	stp	x25, x26, [sp, #64]
  4038d0:	str	x27, [sp, #80]
  4038d4:	str	x1, [sp, #96]
  4038d8:	mov	x1, x19
  4038dc:	str	w0, [sp, #108]
  4038e0:	mov	w0, #0x5                   	// #5
  4038e4:	bl	403890 <setlocale@plt>
  4038e8:	mov	x1, x19
  4038ec:	mov	w0, #0x0                   	// #0
  4038f0:	bl	403890 <setlocale@plt>
  4038f4:	adrp	x19, 433000 <warn@@Base+0x4ff8>
  4038f8:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  4038fc:	add	x1, x1, #0x58a
  403900:	add	x19, x19, #0x59c
  403904:	mov	x0, x19
  403908:	bl	403220 <bindtextdomain@plt>
  40390c:	mov	x0, x19
  403910:	bl	403480 <textdomain@plt>
  403914:	ldr	x0, [sp, #96]
  403918:	adrp	x19, 45c000 <_bfd_std_section+0x3120>
  40391c:	ldr	x0, [x0]
  403920:	str	x0, [x19, #672]
  403924:	bl	4032b0 <xmalloc_set_program_name@plt>
  403928:	ldr	x0, [x19, #672]
  40392c:	bl	4035c0 <bfd_set_error_program_name@plt>
  403930:	add	x1, sp, #0x60
  403934:	add	x0, sp, #0x6c
  403938:	bl	42efa4 <warn@@Base+0xf9c>
  40393c:	bl	403310 <bfd_init@plt>
  403940:	cmp	w0, #0x118
  403944:	b.eq	403960 <ferror@plt+0xc0>  // b.none
  403948:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40394c:	add	x1, x1, #0x5a5
  403950:	mov	w2, #0x5                   	// #5
  403954:	mov	x0, #0x0                   	// #0
  403958:	bl	403700 <dcgettext@plt>
  40395c:	bl	42ce88 <ferror@plt+0x295e8>
  403960:	adrp	x20, 457000 <memcpy@GLIBC_2.17>
  403964:	add	x20, x20, #0x4b0
  403968:	adrp	x23, 433000 <warn@@Base+0x4ff8>
  40396c:	adrp	x24, 433000 <warn@@Base+0x4ff8>
  403970:	add	x25, x20, #0x18
  403974:	add	x23, x23, #0x75b
  403978:	add	x24, x24, #0x9e0
  40397c:	mov	w19, #0x0                   	// #0
  403980:	mov	x22, #0x0                   	// #0
  403984:	bl	42cf78 <ferror@plt+0x296d8>
  403988:	ldr	w0, [sp, #108]
  40398c:	mov	x3, x25
  403990:	ldr	x1, [sp, #96]
  403994:	mov	x2, x23
  403998:	mov	x4, #0x0                   	// #0
  40399c:	bl	4034a0 <getopt_long@plt>
  4039a0:	cmn	w0, #0x1
  4039a4:	b.ne	4039d0 <ferror@plt+0x130>  // b.any
  4039a8:	adrp	x23, 459000 <_bfd_std_section+0x120>
  4039ac:	add	x20, x23, #0x348
  4039b0:	ldr	w0, [x20, #428]
  4039b4:	cbz	w0, 4039c4 <ferror@plt+0x124>
  4039b8:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  4039bc:	add	x0, x0, #0x786
  4039c0:	bl	42d98c <ferror@plt+0x2a0ec>
  4039c4:	cbnz	w19, 4040fc <ferror@plt+0x85c>
  4039c8:	mov	w1, #0x2                   	// #2
  4039cc:	b	403df4 <ferror@plt+0x554>
  4039d0:	cbz	w0, 403988 <ferror@plt+0xe8>
  4039d4:	sub	w0, w0, #0x43
  4039d8:	cmp	w0, #0x64
  4039dc:	b.hi	403d7c <ferror@plt+0x4dc>  // b.pmore
  4039e0:	ldrh	w0, [x24, w0, uxtw #1]
  4039e4:	adr	x1, 4039f0 <ferror@plt+0x150>
  4039e8:	add	x0, x1, w0, sxth #2
  4039ec:	br	x0
  4039f0:	adrp	x0, 458000 <_sch_istable+0x1478>
  4039f4:	ldr	x1, [x0, #3784]
  4039f8:	adrp	x0, 459000 <_bfd_std_section+0x120>
  4039fc:	str	x1, [x0, #952]
  403a00:	b	403988 <ferror@plt+0xe8>
  403a04:	adrp	x21, 459000 <_bfd_std_section+0x120>
  403a08:	add	x21, x21, #0x348
  403a0c:	adrp	x1, 458000 <_sch_istable+0x1478>
  403a10:	ldr	x0, [x21, #120]
  403a14:	ldr	x2, [x1, #3784]
  403a18:	cbz	x0, 403a30 <ferror@plt+0x190>
  403a1c:	mov	x3, #0x0                   	// #0
  403a20:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  403a24:	add	x1, x1, #0x5c6
  403a28:	bl	403200 <concat@plt>
  403a2c:	mov	x2, x0
  403a30:	mov	x0, x2
  403a34:	bl	403720 <remove_whitespace_and_extra_commas@plt>
  403a38:	str	x0, [x21, #120]
  403a3c:	b	403988 <ferror@plt+0xe8>
  403a40:	adrp	x21, 459000 <_bfd_std_section+0x120>
  403a44:	add	x21, x21, #0x348
  403a48:	adrp	x0, 458000 <_sch_istable+0x1478>
  403a4c:	ldr	x26, [x0, #3784]
  403a50:	ldr	x27, [x21, #152]
  403a54:	cbnz	x27, 403a78 <ferror@plt+0x1d8>
  403a58:	mov	x0, #0x18                  	// #24
  403a5c:	bl	403290 <xmalloc@plt>
  403a60:	ldr	x1, [x21, #152]
  403a64:	str	x26, [x0]
  403a68:	str	wzr, [x0, #8]
  403a6c:	str	x1, [x0, #16]
  403a70:	str	x0, [x21, #152]
  403a74:	b	403988 <ferror@plt+0xe8>
  403a78:	ldr	x0, [x27]
  403a7c:	mov	x1, x26
  403a80:	bl	4034b0 <strcmp@plt>
  403a84:	cbz	w0, 403988 <ferror@plt+0xe8>
  403a88:	ldr	x27, [x27, #16]
  403a8c:	b	403a54 <ferror@plt+0x1b4>
  403a90:	adrp	x0, 459000 <_bfd_std_section+0x120>
  403a94:	mov	w1, #0x1                   	// #1
  403a98:	str	w1, [x0, #1024]
  403a9c:	b	403988 <ferror@plt+0xe8>
  403aa0:	adrp	x0, 459000 <_bfd_std_section+0x120>
  403aa4:	mov	w1, #0x1                   	// #1
  403aa8:	str	w1, [x0, #1036]
  403aac:	b	403988 <ferror@plt+0xe8>
  403ab0:	adrp	x0, 458000 <_sch_istable+0x1478>
  403ab4:	ldr	x22, [x0, #3784]
  403ab8:	b	403988 <ferror@plt+0xe8>
  403abc:	adrp	x0, 459000 <_bfd_std_section+0x120>
  403ac0:	mov	w1, #0x1                   	// #1
  403ac4:	str	w1, [x0, #1016]
  403ac8:	adrp	x0, 458000 <_sch_istable+0x1478>
  403acc:	add	x21, x0, #0xec8
  403ad0:	ldr	x0, [x0, #3784]
  403ad4:	cbz	x0, 403988 <ferror@plt+0xe8>
  403ad8:	bl	402fb0 <cplus_demangle_name_to_style@plt>
  403adc:	cbnz	w0, 403afc <ferror@plt+0x25c>
  403ae0:	mov	w2, #0x5                   	// #5
  403ae4:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  403ae8:	mov	x0, #0x0                   	// #0
  403aec:	add	x1, x1, #0x5c8
  403af0:	bl	403700 <dcgettext@plt>
  403af4:	ldr	x1, [x21]
  403af8:	bl	42ce88 <ferror@plt+0x295e8>
  403afc:	bl	4030d0 <cplus_demangle_set_style@plt>
  403b00:	b	403988 <ferror@plt+0xe8>
  403b04:	ldr	w0, [x20, #4]
  403b08:	and	w0, w0, #0xfffbffff
  403b0c:	str	w0, [x20, #4]
  403b10:	b	403988 <ferror@plt+0xe8>
  403b14:	ldr	w0, [x20, #4]
  403b18:	orr	w0, w0, #0x40000
  403b1c:	b	403b0c <ferror@plt+0x26c>
  403b20:	adrp	x1, 459000 <_bfd_std_section+0x120>
  403b24:	mov	w0, #0x1                   	// #1
  403b28:	str	w0, [x1, #1020]
  403b2c:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  403b30:	str	w0, [x1, #616]
  403b34:	b	403988 <ferror@plt+0xe8>
  403b38:	adrp	x0, 458000 <_sch_istable+0x1478>
  403b3c:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  403b40:	add	x1, x1, #0x5e6
  403b44:	ldr	x0, [x0, #3784]
  403b48:	bl	42d59c <ferror@plt+0x29cfc>
  403b4c:	adrp	x1, 459000 <_bfd_std_section+0x120>
  403b50:	str	x0, [x1, #984]
  403b54:	b	403988 <ferror@plt+0xe8>
  403b58:	adrp	x0, 458000 <_sch_istable+0x1478>
  403b5c:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  403b60:	add	x1, x1, #0x5f3
  403b64:	ldr	x0, [x0, #3784]
  403b68:	bl	42d59c <ferror@plt+0x29cfc>
  403b6c:	str	x0, [x20, #8]
  403b70:	ldr	x1, [x20, #16]
  403b74:	cmn	x1, #0x1
  403b78:	b.eq	403988 <ferror@plt+0xe8>  // b.none
  403b7c:	cmp	x0, x1
  403b80:	b.cc	403988 <ferror@plt+0xe8>  // b.lo, b.ul, b.last
  403b84:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  403b88:	mov	w2, #0x5                   	// #5
  403b8c:	add	x1, x1, #0x603
  403b90:	b	403954 <ferror@plt+0xb4>
  403b94:	adrp	x0, 458000 <_sch_istable+0x1478>
  403b98:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  403b9c:	add	x1, x1, #0x63d
  403ba0:	ldr	x0, [x0, #3784]
  403ba4:	bl	42d59c <ferror@plt+0x29cfc>
  403ba8:	str	x0, [x20, #16]
  403bac:	ldr	x1, [x20, #8]
  403bb0:	cmn	x1, #0x1
  403bb4:	b.eq	403988 <ferror@plt+0xe8>  // b.none
  403bb8:	cmp	x0, x1
  403bbc:	b.hi	403988 <ferror@plt+0xe8>  // b.pmore
  403bc0:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  403bc4:	mov	w2, #0x5                   	// #5
  403bc8:	add	x1, x1, #0x64c
  403bcc:	b	403954 <ferror@plt+0xb4>
  403bd0:	adrp	x0, 458000 <_sch_istable+0x1478>
  403bd4:	adrp	x21, 459000 <_bfd_std_section+0x120>
  403bd8:	add	x21, x21, #0x348
  403bdc:	ldr	x26, [x0, #3784]
  403be0:	str	x26, [x21, #272]
  403be4:	mov	x0, x26
  403be8:	bl	402fd0 <strlen@plt>
  403bec:	mov	w1, #0x0                   	// #0
  403bf0:	str	x0, [x21, #280]
  403bf4:	mov	x2, x0
  403bf8:	sub	x0, x0, #0x1
  403bfc:	ldrb	w3, [x26, x0]
  403c00:	cmp	w3, #0x2f
  403c04:	b.eq	403c14 <ferror@plt+0x374>  // b.none
  403c08:	cbz	w1, 403988 <ferror@plt+0xe8>
  403c0c:	str	x2, [x21, #280]
  403c10:	b	403988 <ferror@plt+0xe8>
  403c14:	mov	w1, #0x1                   	// #1
  403c18:	b	403bf4 <ferror@plt+0x354>
  403c1c:	adrp	x0, 458000 <_sch_istable+0x1478>
  403c20:	ldr	x0, [x0, #3784]
  403c24:	bl	4031a0 <atoi@plt>
  403c28:	adrp	x1, 459000 <_bfd_std_section+0x120>
  403c2c:	str	w0, [x1, #1128]
  403c30:	tbz	w0, #31, 403988 <ferror@plt+0xe8>
  403c34:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  403c38:	mov	w2, #0x5                   	// #5
  403c3c:	add	x1, x1, #0x686
  403c40:	b	403954 <ferror@plt+0xb4>
  403c44:	adrp	x0, 458000 <_sch_istable+0x1478>
  403c48:	mov	x1, #0x0                   	// #0
  403c4c:	mov	w2, #0x0                   	// #0
  403c50:	ldr	x0, [x0, #3784]
  403c54:	bl	402fc0 <strtoul@plt>
  403c58:	cmp	w0, #0x0
  403c5c:	adrp	x1, 459000 <_bfd_std_section+0x120>
  403c60:	str	w0, [x1, #1096]
  403c64:	b.gt	403988 <ferror@plt+0xe8>
  403c68:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  403c6c:	mov	w2, #0x5                   	// #5
  403c70:	add	x1, x1, #0x6af
  403c74:	b	403954 <ferror@plt+0xb4>
  403c78:	adrp	x0, 459000 <_bfd_std_section+0x120>
  403c7c:	mov	w1, #0x1                   	// #1
  403c80:	str	w1, [x0, #1132]
  403c84:	b	403988 <ferror@plt+0xe8>
  403c88:	adrp	x0, 458000 <_sch_istable+0x1478>
  403c8c:	adrp	x21, 459000 <_bfd_std_section+0x120>
  403c90:	add	x21, x21, #0x348
  403c94:	mov	w27, #0x1                   	// #1
  403c98:	ldr	x26, [x0, #3784]
  403c9c:	str	w27, [x21, #240]
  403ca0:	str	wzr, [x21, #328]
  403ca4:	str	wzr, [x21, #332]
  403ca8:	cbz	x26, 403988 <ferror@plt+0xe8>
  403cac:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  403cb0:	mov	x0, x26
  403cb4:	add	x1, x1, #0x6e2
  403cb8:	bl	4034b0 <strcmp@plt>
  403cbc:	cbnz	w0, 403cc8 <ferror@plt+0x428>
  403cc0:	str	w27, [x21, #328]
  403cc4:	b	403988 <ferror@plt+0xe8>
  403cc8:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  403ccc:	mov	x0, x26
  403cd0:	add	x1, x1, #0x6d9
  403cd4:	bl	4034b0 <strcmp@plt>
  403cd8:	cbnz	w0, 403ce8 <ferror@plt+0x448>
  403cdc:	str	w27, [x21, #328]
  403ce0:	str	w27, [x21, #332]
  403ce4:	b	403988 <ferror@plt+0xe8>
  403ce8:	adrp	x1, 439000 <warn@@Base+0xaff8>
  403cec:	mov	x0, x26
  403cf0:	add	x1, x1, #0x4d0
  403cf4:	bl	4034b0 <strcmp@plt>
  403cf8:	cbnz	w0, 403d04 <ferror@plt+0x464>
  403cfc:	str	wzr, [x21, #240]
  403d00:	b	403988 <ferror@plt+0xe8>
  403d04:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  403d08:	add	x1, x1, #0x6e8
  403d0c:	mov	w2, #0x5                   	// #5
  403d10:	mov	x0, #0x0                   	// #0
  403d14:	bl	403700 <dcgettext@plt>
  403d18:	bl	40442c <ferror@plt+0xb8c>
  403d1c:	b	403988 <ferror@plt+0xe8>
  403d20:	adrp	x0, 458000 <_sch_istable+0x1478>
  403d24:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  403d28:	add	x1, x1, #0x714
  403d2c:	ldr	x21, [x0, #3784]
  403d30:	mov	x0, x21
  403d34:	bl	4034b0 <strcmp@plt>
  403d38:	cbnz	w0, 403d44 <ferror@plt+0x4a4>
  403d3c:	str	wzr, [x20]
  403d40:	b	403988 <ferror@plt+0xe8>
  403d44:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  403d48:	mov	x0, x21
  403d4c:	add	x1, x1, #0xe67
  403d50:	bl	4034b0 <strcmp@plt>
  403d54:	cbnz	w0, 403d64 <ferror@plt+0x4c4>
  403d58:	mov	w0, #0x1                   	// #1
  403d5c:	str	w0, [x20]
  403d60:	b	403988 <ferror@plt+0xe8>
  403d64:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  403d68:	add	x1, x1, #0x716
  403d6c:	mov	w2, #0x5                   	// #5
  403d70:	mov	x0, #0x0                   	// #0
  403d74:	bl	403700 <dcgettext@plt>
  403d78:	bl	40442c <ferror@plt+0xb8c>
  403d7c:	mov	w1, #0x1                   	// #1
  403d80:	b	403df4 <ferror@plt+0x554>
  403d84:	adrp	x0, 458000 <_sch_istable+0x1478>
  403d88:	add	x27, x0, #0xec8
  403d8c:	ldr	x26, [x0, #3784]
  403d90:	mov	x0, x26
  403d94:	bl	402fd0 <strlen@plt>
  403d98:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  403d9c:	mov	x21, x0
  403da0:	mov	x2, x0
  403da4:	add	x1, x1, #0x72d
  403da8:	mov	x0, x26
  403dac:	bl	403210 <strncmp@plt>
  403db0:	cbz	w0, 403d3c <ferror@plt+0x49c>
  403db4:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  403db8:	mov	x2, x21
  403dbc:	add	x1, x1, #0x731
  403dc0:	mov	x0, x26
  403dc4:	bl	403210 <strncmp@plt>
  403dc8:	cbz	w0, 403d58 <ferror@plt+0x4b8>
  403dcc:	mov	w2, #0x5                   	// #5
  403dd0:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  403dd4:	mov	x0, #0x0                   	// #0
  403dd8:	add	x1, x1, #0x738
  403ddc:	bl	403700 <dcgettext@plt>
  403de0:	ldr	x1, [x27]
  403de4:	bl	42cf00 <ferror@plt+0x29660>
  403de8:	adrp	x0, 459000 <_bfd_std_section+0x120>
  403dec:	mov	w1, #0x1                   	// #1
  403df0:	str	w1, [x0, #840]
  403df4:	adrp	x0, 458000 <_sch_istable+0x1478>
  403df8:	ldr	x0, [x0, #3776]
  403dfc:	b	4040f8 <ferror@plt+0x858>
  403e00:	adrp	x0, 459000 <_bfd_std_section+0x120>
  403e04:	mov	w19, #0x1                   	// #1
  403e08:	str	w19, [x0, #1192]
  403e0c:	b	403988 <ferror@plt+0xe8>
  403e10:	adrp	x0, 459000 <_bfd_std_section+0x120>
  403e14:	mov	w19, #0x1                   	// #1
  403e18:	str	w19, [x0, #1264]
  403e1c:	b	403988 <ferror@plt+0xe8>
  403e20:	adrp	x0, 458000 <_sch_istable+0x1478>
  403e24:	ldr	x26, [x0, #3784]
  403e28:	ldrb	w0, [x26]
  403e2c:	cbz	w0, 403988 <ferror@plt+0xe8>
  403e30:	adrp	x21, 459000 <_bfd_std_section+0x120>
  403e34:	add	x21, x21, #0x348
  403e38:	ldr	w1, [x21, #296]
  403e3c:	ldr	x0, [x21, #304]
  403e40:	add	w1, w1, #0x1
  403e44:	str	w1, [x21, #296]
  403e48:	sbfiz	x1, x1, #3, #32
  403e4c:	bl	4031e0 <xrealloc@plt>
  403e50:	str	x0, [x21, #304]
  403e54:	ldr	w1, [x21, #296]
  403e58:	add	x0, x0, w1, sxtw #3
  403e5c:	stur	x26, [x0, #-8]
  403e60:	b	403988 <ferror@plt+0xe8>
  403e64:	adrp	x0, 459000 <_bfd_std_section+0x120>
  403e68:	mov	w19, #0x1                   	// #1
  403e6c:	str	w19, [x0, #1196]
  403e70:	b	403988 <ferror@plt+0xe8>
  403e74:	adrp	x0, 458000 <_sch_istable+0x1478>
  403e78:	mov	w19, #0x1                   	// #1
  403e7c:	ldr	x1, [x0, #3784]
  403e80:	adrp	x0, 459000 <_bfd_std_section+0x120>
  403e84:	str	x1, [x0, #1200]
  403e88:	b	403988 <ferror@plt+0xe8>
  403e8c:	adrp	x0, 459000 <_bfd_std_section+0x120>
  403e90:	add	x0, x0, #0x348
  403e94:	mov	w19, #0x1                   	// #1
  403e98:	str	w19, [x0, #236]
  403e9c:	str	w19, [x0, #348]
  403ea0:	str	w19, [x0, #352]
  403ea4:	str	w19, [x0, #356]
  403ea8:	str	w19, [x0, #376]
  403eac:	str	w19, [x0, #384]
  403eb0:	b	403988 <ferror@plt+0xe8>
  403eb4:	adrp	x0, 459000 <_bfd_std_section+0x120>
  403eb8:	mov	w19, #0x1                   	// #1
  403ebc:	str	w19, [x0, #1216]
  403ec0:	b	403988 <ferror@plt+0xe8>
  403ec4:	adrp	x0, 459000 <_bfd_std_section+0x120>
  403ec8:	mov	w19, #0x1                   	// #1
  403ecc:	str	w19, [x0, #1228]
  403ed0:	b	403988 <ferror@plt+0xe8>
  403ed4:	adrp	x0, 459000 <_bfd_std_section+0x120>
  403ed8:	adrp	x1, 458000 <_sch_istable+0x1478>
  403edc:	add	x0, x0, #0x348
  403ee0:	mov	w19, #0x1                   	// #1
  403ee4:	ldr	x1, [x1, #3784]
  403ee8:	str	x1, [x0, #104]
  403eec:	str	w19, [x0, #368]
  403ef0:	b	403988 <ferror@plt+0xe8>
  403ef4:	adrp	x0, 459000 <_bfd_std_section+0x120>
  403ef8:	mov	w1, #0x1                   	// #1
  403efc:	str	w1, [x0, #1100]
  403f00:	b	403988 <ferror@plt+0xe8>
  403f04:	adrp	x0, 459000 <_bfd_std_section+0x120>
  403f08:	add	x0, x0, #0x348
  403f0c:	mov	w19, #0x1                   	// #1
  403f10:	str	w19, [x0, #232]
  403f14:	str	w19, [x0, #368]
  403f18:	b	403988 <ferror@plt+0xe8>
  403f1c:	adrp	x0, 459000 <_bfd_std_section+0x120>
  403f20:	add	x0, x0, #0x348
  403f24:	mov	w19, #0x1                   	// #1
  403f28:	str	w19, [x0, #264]
  403f2c:	str	w19, [x0, #368]
  403f30:	b	403988 <ferror@plt+0xe8>
  403f34:	adrp	x0, 458000 <_sch_istable+0x1478>
  403f38:	adrp	x21, 459000 <_bfd_std_section+0x120>
  403f3c:	add	x21, x21, #0x348
  403f40:	mov	w19, #0x1                   	// #1
  403f44:	ldr	x0, [x0, #3784]
  403f48:	str	w19, [x21, #264]
  403f4c:	str	w19, [x21, #368]
  403f50:	cbz	x0, 403f64 <ferror@plt+0x6c4>
  403f54:	bl	4056b0 <ferror@plt+0x1e10>
  403f58:	bl	4032c0 <xstrdup@plt>
  403f5c:	str	x0, [x21, #320]
  403f60:	b	403988 <ferror@plt+0xe8>
  403f64:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  403f68:	add	x0, x0, #0x758
  403f6c:	b	403f58 <ferror@plt+0x6b8>
  403f70:	adrp	x0, 459000 <_bfd_std_section+0x120>
  403f74:	mov	w19, #0x1                   	// #1
  403f78:	str	w19, [x0, #1212]
  403f7c:	b	403988 <ferror@plt+0xe8>
  403f80:	adrp	x0, 459000 <_bfd_std_section+0x120>
  403f84:	add	x0, x0, #0x348
  403f88:	mov	w19, #0x1                   	// #1
  403f8c:	str	w19, [x0, #176]
  403f90:	str	w19, [x0, #340]
  403f94:	str	w19, [x0, #372]
  403f98:	b	403988 <ferror@plt+0xe8>
  403f9c:	adrp	x0, 459000 <_bfd_std_section+0x120>
  403fa0:	mov	w19, #0x1                   	// #1
  403fa4:	str	w19, [x0, #1220]
  403fa8:	adrp	x0, 458000 <_sch_istable+0x1478>
  403fac:	ldr	x0, [x0, #3784]
  403fb0:	cbz	x0, 403fdc <ferror@plt+0x73c>
  403fb4:	bl	41f2d0 <ferror@plt+0x1ba30>
  403fb8:	b	403988 <ferror@plt+0xe8>
  403fbc:	adrp	x0, 459000 <_bfd_std_section+0x120>
  403fc0:	mov	w19, #0x1                   	// #1
  403fc4:	str	w19, [x0, #1220]
  403fc8:	adrp	x0, 458000 <_sch_istable+0x1478>
  403fcc:	ldr	x0, [x0, #3784]
  403fd0:	cbz	x0, 403fdc <ferror@plt+0x73c>
  403fd4:	bl	41f1d4 <ferror@plt+0x1b934>
  403fd8:	b	403988 <ferror@plt+0xe8>
  403fdc:	bl	41f49c <ferror@plt+0x1bbfc>
  403fe0:	b	403988 <ferror@plt+0xe8>
  403fe4:	adrp	x0, 458000 <_sch_istable+0x1478>
  403fe8:	add	x1, sp, #0x78
  403fec:	mov	w2, #0x0                   	// #0
  403ff0:	ldr	x0, [x0, #3784]
  403ff4:	bl	402fc0 <strtoul@plt>
  403ff8:	adrp	x1, 457000 <memcpy@GLIBC_2.17>
  403ffc:	str	w0, [x1, #3048]
  404000:	b	403988 <ferror@plt+0xe8>
  404004:	adrp	x0, 458000 <_sch_istable+0x1478>
  404008:	add	x1, sp, #0x78
  40400c:	mov	w2, #0x0                   	// #0
  404010:	ldr	x0, [x0, #3784]
  404014:	bl	402fc0 <strtoul@plt>
  404018:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  40401c:	str	x0, [x1, #664]
  404020:	adrp	x0, 459000 <_bfd_std_section+0x120>
  404024:	mov	w1, #0x1                   	// #1
  404028:	str	w1, [x0, #1184]
  40402c:	b	403988 <ferror@plt+0xe8>
  404030:	adrp	x0, 45a000 <_bfd_std_section+0x1120>
  404034:	mov	w1, #0x1                   	// #1
  404038:	str	w1, [x0, #112]
  40403c:	b	403988 <ferror@plt+0xe8>
  404040:	adrp	x0, 458000 <_sch_istable+0x1478>
  404044:	adrp	x21, 459000 <_bfd_std_section+0x120>
  404048:	add	x21, x21, #0x348
  40404c:	mov	w19, #0x1                   	// #1
  404050:	ldr	x0, [x0, #3784]
  404054:	str	w19, [x21, #392]
  404058:	bl	4032c0 <xstrdup@plt>
  40405c:	str	x0, [x21, #400]
  404060:	b	403988 <ferror@plt+0xe8>
  404064:	adrp	x0, 458000 <_sch_istable+0x1478>
  404068:	ldr	x0, [x0, #3784]
  40406c:	bl	4032c0 <xstrdup@plt>
  404070:	adrp	x1, 459000 <_bfd_std_section+0x120>
  404074:	str	x0, [x1, #1248]
  404078:	b	403988 <ferror@plt+0xe8>
  40407c:	adrp	x0, 459000 <_bfd_std_section+0x120>
  404080:	mov	w19, #0x1                   	// #1
  404084:	str	w19, [x0, #1256]
  404088:	b	403988 <ferror@plt+0xe8>
  40408c:	adrp	x0, 459000 <_bfd_std_section+0x120>
  404090:	mov	w19, #0x1                   	// #1
  404094:	str	w19, [x0, #1260]
  404098:	b	403988 <ferror@plt+0xe8>
  40409c:	adrp	x0, 459000 <_bfd_std_section+0x120>
  4040a0:	mov	w19, #0x1                   	// #1
  4040a4:	str	w19, [x0, #1076]
  4040a8:	b	403988 <ferror@plt+0xe8>
  4040ac:	adrp	x0, 459000 <_bfd_std_section+0x120>
  4040b0:	mov	w19, #0x1                   	// #1
  4040b4:	str	w19, [x0, #968]
  4040b8:	b	403988 <ferror@plt+0xe8>
  4040bc:	adrp	x0, 459000 <_bfd_std_section+0x120>
  4040c0:	mov	w19, #0x1                   	// #1
  4040c4:	str	w19, [x0, #1188]
  4040c8:	b	403988 <ferror@plt+0xe8>
  4040cc:	adrp	x0, 459000 <_bfd_std_section+0x120>
  4040d0:	mov	w19, #0x1                   	// #1
  4040d4:	str	w19, [x0, #1224]
  4040d8:	b	403988 <ferror@plt+0xe8>
  4040dc:	adrp	x0, 459000 <_bfd_std_section+0x120>
  4040e0:	mov	w19, #0x1                   	// #1
  4040e4:	str	w19, [x0, #1268]
  4040e8:	b	403988 <ferror@plt+0xe8>
  4040ec:	adrp	x0, 458000 <_sch_istable+0x1478>
  4040f0:	mov	w1, #0x0                   	// #0
  4040f4:	ldr	x0, [x0, #3800]
  4040f8:	bl	40444c <ferror@plt+0xbac>
  4040fc:	ldr	w0, [x20, #424]
  404100:	cbz	w0, 40414c <ferror@plt+0x8ac>
  404104:	bl	42d1bc <ferror@plt+0x2991c>
  404108:	str	w0, [x23, #840]
  40410c:	ldr	x21, [x20, #152]
  404110:	cbnz	x21, 4041b8 <ferror@plt+0x918>
  404114:	ldr	x0, [x20, #400]
  404118:	bl	403510 <free@plt>
  40411c:	ldr	x0, [x20, #408]
  404120:	bl	403510 <free@plt>
  404124:	ldr	x0, [x20, #320]
  404128:	bl	403510 <free@plt>
  40412c:	ldr	w0, [x23, #840]
  404130:	ldp	x19, x20, [sp, #16]
  404134:	ldp	x21, x22, [sp, #32]
  404138:	ldp	x23, x24, [sp, #48]
  40413c:	ldp	x25, x26, [sp, #64]
  404140:	ldr	x27, [sp, #80]
  404144:	ldp	x29, x30, [sp], #128
  404148:	ret
  40414c:	adrp	x21, 458000 <_sch_istable+0x1478>
  404150:	ldr	w0, [sp, #108]
  404154:	ldr	w1, [x21, #3792]
  404158:	cmp	w1, w0
  40415c:	b.eq	4041a0 <ferror@plt+0x900>  // b.none
  404160:	add	x21, x21, #0xed0
  404164:	ldr	w3, [x21]
  404168:	ldr	w0, [sp, #108]
  40416c:	cmp	w3, w0
  404170:	b.ge	40410c <ferror@plt+0x86c>  // b.tcont
  404174:	sub	w0, w0, #0x1
  404178:	mov	x1, x22
  40417c:	cmp	w0, w3
  404180:	ldr	x0, [sp, #96]
  404184:	cset	w2, eq  // eq = none
  404188:	ldr	x0, [x0, w3, sxtw #3]
  40418c:	bl	409d68 <ferror@plt+0x64c8>
  404190:	ldr	w0, [x21]
  404194:	add	w0, w0, #0x1
  404198:	str	w0, [x21]
  40419c:	b	404164 <ferror@plt+0x8c4>
  4041a0:	mov	x1, x22
  4041a4:	mov	w2, #0x1                   	// #1
  4041a8:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  4041ac:	add	x0, x0, #0x78e
  4041b0:	bl	409d68 <ferror@plt+0x64c8>
  4041b4:	b	40410c <ferror@plt+0x86c>
  4041b8:	mov	x0, x21
  4041bc:	ldr	w1, [x0, #8]
  4041c0:	cbnz	w1, 4041d0 <ferror@plt+0x930>
  4041c4:	ldr	x0, [x0, #16]
  4041c8:	cbnz	x0, 4041bc <ferror@plt+0x91c>
  4041cc:	mov	w19, #0x0                   	// #0
  4041d0:	adrp	x22, 433000 <warn@@Base+0x4ff8>
  4041d4:	add	x22, x22, #0x794
  4041d8:	mov	w25, #0x1                   	// #1
  4041dc:	cbnz	w19, 4041fc <ferror@plt+0x95c>
  4041e0:	mov	x1, x22
  4041e4:	mov	w2, #0x5                   	// #5
  4041e8:	mov	x0, #0x0                   	// #0
  4041ec:	bl	403700 <dcgettext@plt>
  4041f0:	ldr	x1, [x21]
  4041f4:	bl	42cf00 <ferror@plt+0x29660>
  4041f8:	str	w25, [x20]
  4041fc:	ldr	x24, [x21, #16]
  404200:	mov	x0, x21
  404204:	bl	403510 <free@plt>
  404208:	cbz	x24, 404114 <ferror@plt+0x874>
  40420c:	mov	x21, x24
  404210:	b	4041dc <ferror@plt+0x93c>
  404214:	mov	x29, #0x0                   	// #0
  404218:	mov	x30, #0x0                   	// #0
  40421c:	mov	x5, x0
  404220:	ldr	x1, [sp]
  404224:	add	x2, sp, #0x8
  404228:	mov	x6, sp
  40422c:	movz	x0, #0x0, lsl #48
  404230:	movk	x0, #0x0, lsl #32
  404234:	movk	x0, #0x40, lsl #16
  404238:	movk	x0, #0x38b0
  40423c:	movz	x3, #0x0, lsl #48
  404240:	movk	x3, #0x0, lsl #32
  404244:	movk	x3, #0x43, lsl #16
  404248:	movk	x3, #0x1810
  40424c:	movz	x4, #0x0, lsl #48
  404250:	movk	x4, #0x0, lsl #32
  404254:	movk	x4, #0x43, lsl #16
  404258:	movk	x4, #0x1890
  40425c:	bl	403240 <__libc_start_main@plt>
  404260:	bl	403400 <abort@plt>
  404264:	adrp	x0, 456000 <warn@@Base+0x27ff8>
  404268:	ldr	x0, [x0, #4048]
  40426c:	cbz	x0, 404274 <ferror@plt+0x9d4>
  404270:	b	4033b0 <__gmon_start__@plt>
  404274:	ret
  404278:	adrp	x0, 458000 <_sch_istable+0x1478>
  40427c:	add	x0, x0, #0xec0
  404280:	adrp	x1, 458000 <_sch_istable+0x1478>
  404284:	add	x1, x1, #0xec0
  404288:	cmp	x1, x0
  40428c:	b.eq	4042a4 <ferror@plt+0xa04>  // b.none
  404290:	adrp	x1, 431000 <warn@@Base+0x2ff8>
  404294:	ldr	x1, [x1, #2256]
  404298:	cbz	x1, 4042a4 <ferror@plt+0xa04>
  40429c:	mov	x16, x1
  4042a0:	br	x16
  4042a4:	ret
  4042a8:	adrp	x0, 458000 <_sch_istable+0x1478>
  4042ac:	add	x0, x0, #0xec0
  4042b0:	adrp	x1, 458000 <_sch_istable+0x1478>
  4042b4:	add	x1, x1, #0xec0
  4042b8:	sub	x1, x1, x0
  4042bc:	lsr	x2, x1, #63
  4042c0:	add	x1, x2, x1, asr #3
  4042c4:	cmp	xzr, x1, asr #1
  4042c8:	asr	x1, x1, #1
  4042cc:	b.eq	4042e4 <ferror@plt+0xa44>  // b.none
  4042d0:	adrp	x2, 431000 <warn@@Base+0x2ff8>
  4042d4:	ldr	x2, [x2, #2264]
  4042d8:	cbz	x2, 4042e4 <ferror@plt+0xa44>
  4042dc:	mov	x16, x2
  4042e0:	br	x16
  4042e4:	ret
  4042e8:	stp	x29, x30, [sp, #-32]!
  4042ec:	mov	x29, sp
  4042f0:	str	x19, [sp, #16]
  4042f4:	adrp	x19, 459000 <_bfd_std_section+0x120>
  4042f8:	ldrb	w0, [x19, #832]
  4042fc:	cbnz	w0, 40430c <ferror@plt+0xa6c>
  404300:	bl	404278 <ferror@plt+0x9d8>
  404304:	mov	w0, #0x1                   	// #1
  404308:	strb	w0, [x19, #832]
  40430c:	ldr	x19, [sp, #16]
  404310:	ldp	x29, x30, [sp], #32
  404314:	ret
  404318:	b	4042a8 <ferror@plt+0xa08>
  40431c:	ldr	x2, [x0]
  404320:	ldr	x1, [x1]
  404324:	ldr	x3, [x2, #8]
  404328:	ldr	x0, [x1, #8]
  40432c:	cmp	x3, x0
  404330:	b.hi	404348 <ferror@plt+0xaa8>  // b.pmore
  404334:	b.cc	404350 <ferror@plt+0xab0>  // b.lo, b.ul, b.last
  404338:	cmp	x2, x1
  40433c:	csetm	w0, cc  // cc = lo, ul, last
  404340:	csinc	w0, w0, wzr, ls  // ls = plast
  404344:	ret
  404348:	mov	w0, #0x1                   	// #1
  40434c:	b	404344 <ferror@plt+0xaa4>
  404350:	mov	w0, #0xffffffff            	// #-1
  404354:	b	404344 <ferror@plt+0xaa4>
  404358:	mov	x1, x0
  40435c:	ldr	x2, [x0, #24]
  404360:	ldr	x0, [x0, #40]
  404364:	sub	x2, x2, #0x1
  404368:	cmn	x2, #0x1
  40436c:	b.ne	404374 <ferror@plt+0xad4>  // b.any
  404370:	ret
  404374:	ldr	x3, [x1, #16]
  404378:	ldr	x3, [x3, x2, lsl #3]
  40437c:	cmp	x0, x3
  404380:	csel	x0, x0, x3, ls  // ls = plast
  404384:	b	404364 <ferror@plt+0xac4>
  404388:	mov	x1, x0
  40438c:	ldr	x2, [x0, #24]
  404390:	ldr	x0, [x0, #40]
  404394:	sub	x2, x2, #0x1
  404398:	cmn	x2, #0x1
  40439c:	b.ne	4043a4 <ferror@plt+0xb04>  // b.any
  4043a0:	ret
  4043a4:	ldr	x3, [x1, #16]
  4043a8:	ldr	x3, [x3, x2, lsl #3]
  4043ac:	cmp	x0, x3
  4043b0:	csel	x0, x0, x3, cs  // cs = hs, nlast
  4043b4:	b	404394 <ferror@plt+0xaf4>
  4043b8:	ldr	x2, [x0]
  4043bc:	cbz	x2, 4043c8 <ferror@plt+0xb28>
  4043c0:	ldr	x3, [x0, #8]
  4043c4:	str	x3, [x2, #8]
  4043c8:	ldr	x3, [x0, #8]
  4043cc:	cbz	x3, 4043dc <ferror@plt+0xb3c>
  4043d0:	str	x2, [x3]
  4043d4:	stp	xzr, xzr, [x0]
  4043d8:	ret
  4043dc:	str	x2, [x1]
  4043e0:	b	4043d4 <ferror@plt+0xb34>
  4043e4:	mov	w0, #0x1                   	// #1
  4043e8:	ret
  4043ec:	stp	x29, x30, [sp, #-32]!
  4043f0:	mov	x29, sp
  4043f4:	stp	x19, x20, [sp, #16]
  4043f8:	mov	x19, x0
  4043fc:	cbz	x0, 40441c <ferror@plt+0xb7c>
  404400:	ldr	x20, [x0]
  404404:	ldr	x0, [x0, #16]
  404408:	cbz	x0, 404410 <ferror@plt+0xb70>
  40440c:	bl	403510 <free@plt>
  404410:	mov	x0, x19
  404414:	mov	x19, x20
  404418:	bl	403510 <free@plt>
  40441c:	mov	x0, x19
  404420:	ldp	x19, x20, [sp, #16]
  404424:	ldp	x29, x30, [sp], #32
  404428:	ret
  40442c:	stp	x29, x30, [sp, #-16]!
  404430:	mov	x29, sp
  404434:	bl	42cba8 <ferror@plt+0x29308>
  404438:	adrp	x0, 459000 <_bfd_std_section+0x120>
  40443c:	mov	w1, #0x1                   	// #1
  404440:	ldp	x29, x30, [sp], #16
  404444:	str	w1, [x0, #840]
  404448:	ret
  40444c:	stp	x29, x30, [sp, #-48]!
  404450:	mov	w2, #0x5                   	// #5
  404454:	mov	x29, sp
  404458:	str	x21, [sp, #32]
  40445c:	adrp	x21, 45c000 <_bfd_std_section+0x3120>
  404460:	stp	x19, x20, [sp, #16]
  404464:	mov	x19, x0
  404468:	mov	w20, w1
  40446c:	mov	x0, #0x0                   	// #0
  404470:	adrp	x1, 431000 <warn@@Base+0x2ff8>
  404474:	add	x1, x1, #0x924
  404478:	bl	403700 <dcgettext@plt>
  40447c:	ldr	x2, [x21, #672]
  404480:	mov	x1, x0
  404484:	mov	x0, x19
  404488:	bl	403880 <fprintf@plt>
  40448c:	mov	w2, #0x5                   	// #5
  404490:	adrp	x1, 431000 <warn@@Base+0x2ff8>
  404494:	mov	x0, #0x0                   	// #0
  404498:	add	x1, x1, #0x945
  40449c:	bl	403700 <dcgettext@plt>
  4044a0:	mov	x1, x0
  4044a4:	mov	x0, x19
  4044a8:	bl	403880 <fprintf@plt>
  4044ac:	mov	w2, #0x5                   	// #5
  4044b0:	adrp	x1, 431000 <warn@@Base+0x2ff8>
  4044b4:	mov	x0, #0x0                   	// #0
  4044b8:	add	x1, x1, #0x972
  4044bc:	bl	403700 <dcgettext@plt>
  4044c0:	mov	x1, x0
  4044c4:	mov	x0, x19
  4044c8:	bl	403880 <fprintf@plt>
  4044cc:	mov	w2, #0x5                   	// #5
  4044d0:	adrp	x1, 431000 <warn@@Base+0x2ff8>
  4044d4:	mov	x0, #0x0                   	// #0
  4044d8:	add	x1, x1, #0x9aa
  4044dc:	bl	403700 <dcgettext@plt>
  4044e0:	mov	x1, x0
  4044e4:	mov	x0, x19
  4044e8:	bl	403880 <fprintf@plt>
  4044ec:	cmp	w20, #0x2
  4044f0:	b.eq	4045a0 <ferror@plt+0xd00>  // b.none
  4044f4:	mov	w2, #0x5                   	// #5
  4044f8:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  4044fc:	mov	x0, #0x0                   	// #0
  404500:	add	x1, x1, #0x170
  404504:	bl	403700 <dcgettext@plt>
  404508:	mov	x1, x0
  40450c:	mov	x0, x19
  404510:	bl	403880 <fprintf@plt>
  404514:	mov	w2, #0x5                   	// #5
  404518:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  40451c:	mov	x0, #0x0                   	// #0
  404520:	add	x1, x1, #0x198
  404524:	bl	403700 <dcgettext@plt>
  404528:	mov	x1, x0
  40452c:	mov	x0, x19
  404530:	bl	403880 <fprintf@plt>
  404534:	mov	w2, #0x5                   	// #5
  404538:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  40453c:	mov	x0, #0x0                   	// #0
  404540:	add	x1, x1, #0x9dd
  404544:	bl	403700 <dcgettext@plt>
  404548:	mov	x1, x0
  40454c:	mov	x0, x19
  404550:	bl	403880 <fprintf@plt>
  404554:	ldr	x0, [x21, #672]
  404558:	mov	x1, x19
  40455c:	bl	42d060 <ferror@plt+0x297c0>
  404560:	ldr	x0, [x21, #672]
  404564:	mov	x1, x19
  404568:	bl	42d10c <ferror@plt+0x2986c>
  40456c:	mov	x0, x19
  404570:	bl	403350 <disassembler_usage@plt>
  404574:	cbnz	w20, 4045a0 <ferror@plt+0xd00>
  404578:	mov	w2, #0x5                   	// #5
  40457c:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  404580:	mov	x0, #0x0                   	// #0
  404584:	add	x1, x1, #0xc3c
  404588:	bl	403700 <dcgettext@plt>
  40458c:	mov	x1, x0
  404590:	adrp	x2, 432000 <warn@@Base+0x3ff8>
  404594:	mov	x0, x19
  404598:	add	x2, x2, #0xc50
  40459c:	bl	403880 <fprintf@plt>
  4045a0:	mov	w0, w20
  4045a4:	bl	403000 <exit@plt>
  4045a8:	stp	x29, x30, [sp, #-64]!
  4045ac:	mov	x29, sp
  4045b0:	str	x19, [sp, #16]
  4045b4:	adrp	x19, 459000 <_bfd_std_section+0x120>
  4045b8:	add	x19, x19, #0x348
  4045bc:	stp	x1, x2, [sp, #40]
  4045c0:	add	x2, sp, #0x28
  4045c4:	adrp	x1, 406000 <ferror@plt+0x2760>
  4045c8:	add	x1, x1, #0xf68
  4045cc:	str	wzr, [sp, #56]
  4045d0:	bl	4037b0 <bfd_map_over_sections@plt>
  4045d4:	ldr	x0, [x19, #8]
  4045d8:	bl	403510 <free@plt>
  4045dc:	str	xzr, [x19, #8]
  4045e0:	ldr	x19, [sp, #16]
  4045e4:	ldp	x29, x30, [sp], #64
  4045e8:	ret
  4045ec:	stp	x29, x30, [sp, #-64]!
  4045f0:	mov	x29, sp
  4045f4:	ldr	w1, [x0, #72]
  4045f8:	stp	x19, x20, [sp, #16]
  4045fc:	stp	x21, x22, [sp, #32]
  404600:	stp	x23, x24, [sp, #48]
  404604:	adrp	x23, 459000 <_bfd_std_section+0x120>
  404608:	add	x22, x23, #0x348
  40460c:	tbnz	w1, #4, 404630 <ferror@plt+0xd90>
  404610:	mov	x20, #0x0                   	// #0
  404614:	str	xzr, [x22, #16]
  404618:	mov	x0, x20
  40461c:	ldp	x19, x20, [sp, #16]
  404620:	ldp	x21, x22, [sp, #32]
  404624:	ldp	x23, x24, [sp, #48]
  404628:	ldp	x29, x30, [sp], #64
  40462c:	ret
  404630:	ldr	x1, [x0, #8]
  404634:	mov	x19, x0
  404638:	ldr	x1, [x1, #496]
  40463c:	blr	x1
  404640:	mov	x20, x0
  404644:	cmp	x0, #0x0
  404648:	b.ge	404680 <ferror@plt+0xde0>  // b.tcont
  40464c:	mov	w2, #0x5                   	// #5
  404650:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  404654:	mov	x0, #0x0                   	// #0
  404658:	add	x1, x1, #0xc76
  40465c:	bl	403700 <dcgettext@plt>
  404660:	ldr	x1, [x19]
  404664:	bl	42cf00 <ferror@plt+0x29660>
  404668:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  40466c:	mov	w2, #0x5                   	// #5
  404670:	add	x1, x1, #0xc9b
  404674:	mov	x0, #0x0                   	// #0
  404678:	bl	403700 <dcgettext@plt>
  40467c:	bl	42cdfc <ferror@plt+0x2955c>
  404680:	b.eq	40471c <ferror@plt+0xe7c>  // b.none
  404684:	mov	x0, x19
  404688:	bl	403440 <bfd_get_file_size@plt>
  40468c:	cmp	x0, #0x0
  404690:	mov	x21, x0
  404694:	ccmp	x20, x0, #0x4, gt
  404698:	b.le	4046ec <ferror@plt+0xe4c>
  40469c:	ldr	x0, [x19, #8]
  4046a0:	ldr	w0, [x0, #8]
  4046a4:	cmp	w0, #0x10
  4046a8:	b.eq	4046ec <ferror@plt+0xe4c>  // b.none
  4046ac:	ldr	x24, [x19]
  4046b0:	mov	w2, #0x5                   	// #5
  4046b4:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  4046b8:	mov	x0, #0x0                   	// #0
  4046bc:	add	x1, x1, #0xcad
  4046c0:	bl	403700 <dcgettext@plt>
  4046c4:	mov	x5, x21
  4046c8:	mov	x3, x0
  4046cc:	mov	x4, x20
  4046d0:	mov	x0, x24
  4046d4:	mov	x1, x19
  4046d8:	mov	x2, #0x0                   	// #0
  4046dc:	bl	42d7b4 <ferror@plt+0x29f14>
  4046e0:	mov	w0, #0x1                   	// #1
  4046e4:	str	w0, [x23, #840]
  4046e8:	b	404610 <ferror@plt+0xd70>
  4046ec:	mov	x0, x20
  4046f0:	bl	403290 <xmalloc@plt>
  4046f4:	mov	x20, x0
  4046f8:	ldr	x0, [x19, #8]
  4046fc:	mov	x1, x20
  404700:	ldr	x2, [x0, #504]
  404704:	mov	x0, x19
  404708:	blr	x2
  40470c:	str	x0, [x22, #16]
  404710:	tbz	x0, #63, 404618 <ferror@plt+0xd78>
  404714:	ldr	x0, [x19]
  404718:	b	40467c <ferror@plt+0xddc>
  40471c:	mov	x20, #0x0                   	// #0
  404720:	b	4046f8 <ferror@plt+0xe58>
  404724:	stp	x29, x30, [sp, #-48]!
  404728:	mov	x3, x1
  40472c:	mov	x29, sp
  404730:	add	x0, sp, #0x28
  404734:	str	x19, [sp, #16]
  404738:	mov	x19, x1
  40473c:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  404740:	add	x1, x1, #0xb3e
  404744:	bl	403100 <asprintf@plt>
  404748:	tbnz	w0, #31, 404750 <ferror@plt+0xeb0>
  40474c:	ldr	x19, [sp, #40]
  404750:	mov	x0, x19
  404754:	ldr	x19, [sp, #16]
  404758:	ldp	x29, x30, [sp], #48
  40475c:	ret
  404760:	stp	x29, x30, [sp, #-64]!
  404764:	mov	x29, sp
  404768:	ldr	x3, [x1, #16]
  40476c:	stp	x19, x20, [sp, #16]
  404770:	mov	w20, w2
  404774:	mov	x2, x0
  404778:	mov	x19, x1
  40477c:	ldr	x0, [x3]
  404780:	add	x1, sp, #0x20
  404784:	bl	4036a0 <bfd_sprintf_vma@plt>
  404788:	add	x2, sp, #0x20
  40478c:	cbz	w20, 4047a8 <ferror@plt+0xf08>
  404790:	ldrb	w0, [x2]
  404794:	cmp	w0, #0x30
  404798:	b.eq	4047c4 <ferror@plt+0xf24>  // b.none
  40479c:	cmp	w0, #0x0
  4047a0:	cset	x0, eq  // eq = none
  4047a4:	sub	x2, x2, x0
  4047a8:	ldp	x3, x0, [x19]
  4047ac:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  4047b0:	add	x1, x1, #0x31c
  4047b4:	blr	x3
  4047b8:	ldp	x19, x20, [sp, #16]
  4047bc:	ldp	x29, x30, [sp], #64
  4047c0:	ret
  4047c4:	add	x2, x2, #0x1
  4047c8:	b	404790 <ferror@plt+0xef0>
  4047cc:	stp	x29, x30, [sp, #-416]!
  4047d0:	mov	x29, sp
  4047d4:	stp	x19, x20, [sp, #16]
  4047d8:	mov	x20, x0
  4047dc:	mov	w0, #0xffffffff            	// #-1
  4047e0:	stp	x21, x22, [sp, #32]
  4047e4:	adrp	x22, 459000 <_bfd_std_section+0x120>
  4047e8:	add	x19, x22, #0x348
  4047ec:	stp	x23, x24, [sp, #48]
  4047f0:	stp	x25, x26, [sp, #64]
  4047f4:	stp	x27, x28, [sp, #80]
  4047f8:	stp	w0, wzr, [x19, #40]
  4047fc:	ldr	x0, [x19, #16]
  404800:	stp	xzr, xzr, [x19, #24]
  404804:	cbnz	x0, 40480c <ferror@plt+0xf6c>
  404808:	ldr	x0, [x19, #48]
  40480c:	str	x0, [x19, #56]
  404810:	ldr	x1, [x19, #64]
  404814:	add	x0, x0, x1
  404818:	lsl	x0, x0, #3
  40481c:	bl	403290 <xmalloc@plt>
  404820:	mov	x21, x0
  404824:	str	x21, [x19, #72]
  404828:	ldr	x0, [x19, #16]
  40482c:	cbz	x0, 404924 <ferror@plt+0x1084>
  404830:	ldr	x1, [x19, #80]
  404834:	mov	x0, x21
  404838:	ldr	x23, [x19, #56]
  40483c:	adrp	x25, 432000 <warn@@Base+0x3ff8>
  404840:	adrp	x26, 432000 <warn@@Base+0x3ff8>
  404844:	mov	x28, x21
  404848:	mov	x27, x21
  40484c:	add	x25, x25, #0xcec
  404850:	lsl	x2, x23, #3
  404854:	add	x26, x26, #0xcf1
  404858:	bl	402f70 <memcpy@plt>
  40485c:	adrp	x24, 458000 <_sch_istable+0x1478>
  404860:	add	x0, x24, #0xff8
  404864:	str	x0, [sp, #96]
  404868:	subs	x23, x23, #0x1
  40486c:	b.pl	40492c <ferror@plt+0x108c>  // b.nfrst
  404870:	sub	x21, x28, x21
  404874:	mov	w2, #0x0                   	// #0
  404878:	ldr	x0, [x19, #64]
  40487c:	asr	x21, x21, #3
  404880:	ldr	x4, [x19, #96]
  404884:	mov	x1, #0x0                   	// #0
  404888:	mov	x5, #0x30                  	// #48
  40488c:	str	x21, [x19, #56]
  404890:	cmp	x0, x1
  404894:	b.gt	4049a4 <ferror@plt+0x1104>
  404898:	cmp	x0, #0x0
  40489c:	csel	x0, x0, xzr, ge  // ge = tcont
  4048a0:	add	x21, x0, x21
  4048a4:	cbz	w2, 4048ac <ferror@plt+0x100c>
  4048a8:	str	x21, [x19, #56]
  4048ac:	adrp	x0, 458000 <_sch_istable+0x1478>
  4048b0:	adrp	x2, 403000 <exit@plt>
  4048b4:	add	x2, x2, #0x880
  4048b8:	ldr	x1, [x0, #3800]
  4048bc:	add	x0, sp, #0xa8
  4048c0:	bl	403830 <init_disassemble_info@plt>
  4048c4:	str	x20, [sp, #112]
  4048c8:	add	x0, sp, #0x70
  4048cc:	str	x0, [sp, #184]
  4048d0:	ldr	x0, [x19, #104]
  4048d4:	str	x0, [sp, #160]
  4048d8:	adrp	x0, 406000 <ferror@plt+0x2760>
  4048dc:	add	x0, x0, #0x160
  4048e0:	str	x0, [sp, #288]
  4048e4:	adrp	x0, 405000 <ferror@plt+0x1760>
  4048e8:	add	x0, x0, #0x668
  4048ec:	str	x0, [sp, #296]
  4048f0:	ldr	x0, [x19, #112]
  4048f4:	str	wzr, [sp, #120]
  4048f8:	stp	xzr, xzr, [sp, #128]
  4048fc:	str	xzr, [sp, #152]
  404900:	cbz	x0, 4049bc <ferror@plt+0x111c>
  404904:	bl	403610 <bfd_scan_arch@plt>
  404908:	cbnz	x0, 4049b8 <ferror@plt+0x1118>
  40490c:	mov	w2, #0x5                   	// #5
  404910:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  404914:	add	x1, x1, #0xcf6
  404918:	bl	403700 <dcgettext@plt>
  40491c:	ldr	x1, [x19, #112]
  404920:	bl	42ce88 <ferror@plt+0x295e8>
  404924:	ldr	x1, [x19, #88]
  404928:	b	404834 <ferror@plt+0xf94>
  40492c:	ldr	x24, [x27], #8
  404930:	ldr	x5, [x24, #8]
  404934:	cbz	x5, 404868 <ferror@plt+0xfc8>
  404938:	ldrb	w0, [x5]
  40493c:	cbz	w0, 404868 <ferror@plt+0xfc8>
  404940:	ldr	w0, [x24, #24]
  404944:	mov	w1, #0x104                 	// #260
  404948:	tst	w0, w1
  40494c:	b.eq	40497c <ferror@plt+0x10dc>  // b.none
  404950:	mov	x1, x25
  404954:	mov	x0, x5
  404958:	mov	x2, #0x4                   	// #4
  40495c:	str	x5, [sp, #104]
  404960:	bl	403210 <strncmp@plt>
  404964:	cbz	w0, 40497c <ferror@plt+0x10dc>
  404968:	ldr	x5, [sp, #104]
  40496c:	mov	x1, x26
  404970:	mov	x0, x5
  404974:	bl	4034b0 <strcmp@plt>
  404978:	cbnz	w0, 404868 <ferror@plt+0xfc8>
  40497c:	ldr	x0, [x24, #32]
  404980:	ldr	x1, [sp, #96]
  404984:	cmp	x0, x1
  404988:	b.eq	404868 <ferror@plt+0xfc8>  // b.none
  40498c:	ldr	w0, [x0, #32]
  404990:	tbnz	w0, #12, 404868 <ferror@plt+0xfc8>
  404994:	mov	x3, x28
  404998:	str	x24, [x3], #8
  40499c:	mov	x28, x3
  4049a0:	b	404868 <ferror@plt+0xfc8>
  4049a4:	madd	x2, x1, x5, x4
  4049a8:	str	x2, [x28, x1, lsl #3]
  4049ac:	add	x1, x1, #0x1
  4049b0:	mov	w2, #0x1                   	// #1
  4049b4:	b	404890 <ferror@plt+0xff0>
  4049b8:	str	x0, [x20, #192]
  4049bc:	adrp	x23, 457000 <memcpy@GLIBC_2.17>
  4049c0:	ldr	w0, [x23, #1200]
  4049c4:	cmp	w0, #0x2
  4049c8:	b.eq	4049f0 <ferror@plt+0x1150>  // b.none
  4049cc:	mov	x0, #0x378                 	// #888
  4049d0:	bl	403290 <xmalloc@plt>
  4049d4:	ldr	x1, [x20, #8]
  4049d8:	mov	x21, x0
  4049dc:	mov	x2, #0x378                 	// #888
  4049e0:	bl	402f70 <memcpy@plt>
  4049e4:	str	x21, [x20, #8]
  4049e8:	ldr	w0, [x23, #1200]
  4049ec:	str	w0, [x21, #12]
  4049f0:	mov	x0, x20
  4049f4:	bl	403460 <bfd_get_arch@plt>
  4049f8:	mov	w21, w0
  4049fc:	ldr	x0, [x20, #8]
  404a00:	ldr	w0, [x0, #12]
  404a04:	cmp	w0, #0x0
  404a08:	mov	x0, x20
  404a0c:	cset	w23, eq  // eq = none
  404a10:	bl	403530 <bfd_get_mach@plt>
  404a14:	mov	x2, x0
  404a18:	mov	x3, x20
  404a1c:	mov	w1, w23
  404a20:	mov	w0, w21
  404a24:	bl	403520 <disassembler@plt>
  404a28:	str	x0, [sp, #144]
  404a2c:	cbnz	x0, 404a84 <ferror@plt+0x11e4>
  404a30:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  404a34:	add	x1, x1, #0xd14
  404a38:	mov	w2, #0x5                   	// #5
  404a3c:	bl	403700 <dcgettext@plt>
  404a40:	mov	x19, x0
  404a44:	mov	x0, x20
  404a48:	bl	403460 <bfd_get_arch@plt>
  404a4c:	mov	x1, #0x0                   	// #0
  404a50:	bl	4034c0 <bfd_printable_arch_mach@plt>
  404a54:	mov	x1, x0
  404a58:	mov	x0, x19
  404a5c:	bl	42cf00 <ferror@plt+0x29660>
  404a60:	mov	w0, #0x1                   	// #1
  404a64:	str	w0, [x22, #840]
  404a68:	ldp	x19, x20, [sp, #16]
  404a6c:	ldp	x21, x22, [sp, #32]
  404a70:	ldp	x23, x24, [sp, #48]
  404a74:	ldp	x25, x26, [sp, #64]
  404a78:	ldp	x27, x28, [sp, #80]
  404a7c:	ldp	x29, x30, [sp], #416
  404a80:	ret
  404a84:	ldr	x0, [x20, #8]
  404a88:	ldr	w0, [x0, #8]
  404a8c:	str	w0, [sp, #192]
  404a90:	mov	x0, x20
  404a94:	bl	403460 <bfd_get_arch@plt>
  404a98:	str	w0, [sp, #196]
  404a9c:	mov	x0, x20
  404aa0:	bl	403530 <bfd_get_mach@plt>
  404aa4:	str	x0, [sp, #200]
  404aa8:	mov	x1, #0x0                   	// #0
  404aac:	ldr	x0, [x19, #120]
  404ab0:	str	x0, [sp, #392]
  404ab4:	mov	x0, x20
  404ab8:	bl	4033e0 <bfd_octets_per_byte@plt>
  404abc:	str	w0, [sp, #348]
  404ac0:	mov	x0, #0x8                   	// #8
  404ac4:	movk	x0, #0x3, lsl #32
  404ac8:	str	x0, [sp, #352]
  404acc:	ldr	x0, [x20, #8]
  404ad0:	str	wzr, [sp, #360]
  404ad4:	ldr	w0, [x0, #12]
  404ad8:	cbnz	w0, 404b14 <ferror@plt+0x1274>
  404adc:	str	wzr, [sp, #208]
  404ae0:	str	wzr, [sp, #344]
  404ae4:	add	x0, sp, #0xa8
  404ae8:	bl	403270 <disassemble_init_for_target@plt>
  404aec:	ldr	x0, [x20, #8]
  404af0:	ldr	x1, [x0, #856]
  404af4:	mov	x0, x20
  404af8:	blr	x1
  404afc:	cmp	x0, #0x0
  404b00:	b.ge	404b34 <ferror@plt+0x1294>  // b.tcont
  404b04:	ldr	w0, [x19, #128]
  404b08:	cbz	w0, 404b78 <ferror@plt+0x12d8>
  404b0c:	ldr	x0, [x20]
  404b10:	bl	42cdfc <ferror@plt+0x2955c>
  404b14:	cmp	w0, #0x1
  404b18:	b.ne	404b28 <ferror@plt+0x1288>  // b.any
  404b1c:	str	w0, [sp, #208]
  404b20:	str	w0, [sp, #344]
  404b24:	b	404ae4 <ferror@plt+0x1244>
  404b28:	mov	w0, #0x2                   	// #2
  404b2c:	str	w0, [sp, #208]
  404b30:	b	404ae4 <ferror@plt+0x1244>
  404b34:	b.eq	404b78 <ferror@plt+0x12d8>  // b.none
  404b38:	bl	403290 <xmalloc@plt>
  404b3c:	mov	x1, x0
  404b40:	ldr	x0, [x20, #8]
  404b44:	str	x1, [sp, #128]
  404b48:	ldr	x2, [x19, #88]
  404b4c:	ldr	x3, [x0, #864]
  404b50:	mov	x0, x20
  404b54:	blr	x3
  404b58:	str	x0, [sp, #136]
  404b5c:	mov	x1, x0
  404b60:	tbnz	x0, #63, 404b0c <ferror@plt+0x126c>
  404b64:	ldr	x0, [sp, #128]
  404b68:	adrp	x3, 404000 <ferror@plt+0x760>
  404b6c:	mov	x2, #0x8                   	// #8
  404b70:	add	x3, x3, #0x31c
  404b74:	bl	4030e0 <qsort@plt>
  404b78:	ldr	x0, [x19, #72]
  404b7c:	str	x0, [sp, #240]
  404b80:	ldr	x0, [x19, #56]
  404b84:	add	x2, sp, #0xa8
  404b88:	adrp	x1, 407000 <ferror@plt+0x3760>
  404b8c:	add	x1, x1, #0x1f8
  404b90:	str	w0, [sp, #252]
  404b94:	mov	x0, x20
  404b98:	bl	4037b0 <bfd_map_over_sections@plt>
  404b9c:	ldr	x0, [sp, #128]
  404ba0:	cbz	x0, 404ba8 <ferror@plt+0x1308>
  404ba4:	bl	403510 <free@plt>
  404ba8:	ldr	x0, [x19, #72]
  404bac:	bl	403510 <free@plt>
  404bb0:	add	x0, sp, #0xa8
  404bb4:	bl	403690 <disassemble_free_target@plt>
  404bb8:	b	404a68 <ferror@plt+0x11c8>
  404bbc:	stp	x29, x30, [sp, #-80]!
  404bc0:	mov	x29, sp
  404bc4:	stp	x23, x24, [sp, #48]
  404bc8:	ldr	x24, [x0]
  404bcc:	stp	x21, x22, [sp, #32]
  404bd0:	ldr	x23, [x1]
  404bd4:	stp	x19, x20, [sp, #16]
  404bd8:	ldr	x2, [x24, #32]
  404bdc:	stp	x25, x26, [sp, #64]
  404be0:	ldr	x21, [x23, #32]
  404be4:	ldr	x1, [x24, #16]
  404be8:	ldr	x0, [x2, #40]
  404bec:	ldr	x3, [x21, #40]
  404bf0:	add	x1, x1, x0
  404bf4:	ldr	x0, [x23, #16]
  404bf8:	add	x0, x0, x3
  404bfc:	cmp	x1, x0
  404c00:	b.hi	404eac <ferror@plt+0x160c>  // b.pmore
  404c04:	b.cc	404ea4 <ferror@plt+0x1604>  // b.lo, b.ul, b.last
  404c08:	adrp	x0, 459000 <_bfd_std_section+0x120>
  404c0c:	ldr	x1, [x2]
  404c10:	ldr	x0, [x0, #976]
  404c14:	ldr	x20, [x0]
  404c18:	mov	x0, x20
  404c1c:	bl	4034b0 <strcmp@plt>
  404c20:	ldr	x1, [x21]
  404c24:	mov	w19, w0
  404c28:	mov	x0, x20
  404c2c:	bl	4034b0 <strcmp@plt>
  404c30:	cmp	w0, #0x0
  404c34:	cset	w1, eq  // eq = none
  404c38:	cmp	w19, #0x0
  404c3c:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  404c40:	b.ne	404ea4 <ferror@plt+0x1604>  // b.any
  404c44:	cmp	w19, #0x0
  404c48:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  404c4c:	b.ne	404eac <ferror@plt+0x160c>  // b.any
  404c50:	ldr	x21, [x24, #8]
  404c54:	adrp	x20, 432000 <warn@@Base+0x3ff8>
  404c58:	add	x20, x20, #0xd3b
  404c5c:	mov	x1, x20
  404c60:	mov	x0, x21
  404c64:	ldr	x22, [x23, #8]
  404c68:	bl	4036d0 <strstr@plt>
  404c6c:	cbnz	x0, 404d80 <ferror@plt+0x14e0>
  404c70:	mov	x0, x21
  404c74:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  404c78:	add	x1, x1, #0xd48
  404c7c:	bl	4036d0 <strstr@plt>
  404c80:	cmp	x0, #0x0
  404c84:	cset	w19, ne  // ne = any
  404c88:	mov	x1, x20
  404c8c:	mov	x0, x22
  404c90:	bl	4036d0 <strstr@plt>
  404c94:	cbnz	x0, 404d88 <ferror@plt+0x14e8>
  404c98:	mov	x0, x22
  404c9c:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  404ca0:	add	x1, x1, #0xd48
  404ca4:	bl	4036d0 <strstr@plt>
  404ca8:	cmp	x0, #0x0
  404cac:	csel	w0, w19, wzr, eq  // eq = none
  404cb0:	cbnz	w0, 404d68 <ferror@plt+0x14c8>
  404cb4:	cset	w0, ne  // ne = any
  404cb8:	eor	w19, w19, #0x1
  404cbc:	ands	w19, w19, w0
  404cc0:	b.ne	404ea4 <ferror@plt+0x1604>  // b.any
  404cc4:	ldr	w20, [x24, #24]
  404cc8:	tbnz	w20, #14, 404d90 <ferror@plt+0x14f0>
  404ccc:	mov	x0, x21
  404cd0:	bl	402fd0 <strlen@plt>
  404cd4:	cmp	x0, #0x2
  404cd8:	b.ls	404d98 <ferror@plt+0x14f8>  // b.plast
  404cdc:	add	x0, x21, x0
  404ce0:	ldurb	w1, [x0, #-2]
  404ce4:	cmp	w1, #0x2e
  404ce8:	b.ne	404d98 <ferror@plt+0x14f8>  // b.any
  404cec:	ldurb	w0, [x0, #-1]
  404cf0:	mov	w1, #0x61                  	// #97
  404cf4:	cmp	w0, #0x6f
  404cf8:	ccmp	w0, w1, #0x4, ne  // ne = any
  404cfc:	cset	w25, eq  // eq = none
  404d00:	ldr	w26, [x23, #24]
  404d04:	tbnz	w26, #14, 404da0 <ferror@plt+0x1500>
  404d08:	mov	x0, x22
  404d0c:	bl	402fd0 <strlen@plt>
  404d10:	cmp	x0, #0x2
  404d14:	b.ls	404d3c <ferror@plt+0x149c>  // b.plast
  404d18:	add	x0, x22, x0
  404d1c:	ldurb	w1, [x0, #-2]
  404d20:	cmp	w1, #0x2e
  404d24:	b.ne	404d3c <ferror@plt+0x149c>  // b.any
  404d28:	ldurb	w0, [x0, #-1]
  404d2c:	mov	w1, #0x61                  	// #97
  404d30:	cmp	w0, #0x6f
  404d34:	ccmp	w0, w1, #0x4, ne  // ne = any
  404d38:	cset	w19, eq  // eq = none
  404d3c:	eor	w0, w19, #0x1
  404d40:	ands	w0, w0, w25
  404d44:	b.ne	404d68 <ferror@plt+0x14c8>  // b.any
  404d48:	eor	w25, w25, #0x1
  404d4c:	tst	w25, w19
  404d50:	b.ne	404ea4 <ferror@plt+0x1604>  // b.any
  404d54:	eor	w0, w20, w26
  404d58:	tbz	w0, #2, 404da8 <ferror@plt+0x1508>
  404d5c:	tst	x20, #0x4
  404d60:	mov	w0, #0x1                   	// #1
  404d64:	cneg	w0, w0, eq  // eq = none
  404d68:	ldp	x19, x20, [sp, #16]
  404d6c:	ldp	x21, x22, [sp, #32]
  404d70:	ldp	x23, x24, [sp, #48]
  404d74:	ldp	x25, x26, [sp, #64]
  404d78:	ldp	x29, x30, [sp], #80
  404d7c:	ret
  404d80:	mov	w19, #0x1                   	// #1
  404d84:	b	404c88 <ferror@plt+0x13e8>
  404d88:	mov	w0, #0x1                   	// #1
  404d8c:	b	404cb8 <ferror@plt+0x1418>
  404d90:	mov	w25, #0x1                   	// #1
  404d94:	b	404d00 <ferror@plt+0x1460>
  404d98:	mov	w25, #0x0                   	// #0
  404d9c:	b	404d00 <ferror@plt+0x1460>
  404da0:	mov	w19, #0x1                   	// #1
  404da4:	b	404d3c <ferror@plt+0x149c>
  404da8:	tbz	w0, #8, 404db8 <ferror@plt+0x1518>
  404dac:	tst	x20, #0x100
  404db0:	mov	w0, #0x1                   	// #1
  404db4:	b	404d64 <ferror@plt+0x14c4>
  404db8:	tbz	w0, #3, 404dc8 <ferror@plt+0x1528>
  404dbc:	tst	x20, #0x8
  404dc0:	mov	w0, #0xffffffff            	// #-1
  404dc4:	b	404d64 <ferror@plt+0x14c4>
  404dc8:	tbz	w0, #16, 404dd8 <ferror@plt+0x1538>
  404dcc:	tst	x20, #0x10000
  404dd0:	mov	w0, #0xffffffff            	// #-1
  404dd4:	b	404d64 <ferror@plt+0x14c4>
  404dd8:	tbz	w0, #0, 404de8 <ferror@plt+0x1548>
  404ddc:	tst	x20, #0x1
  404de0:	mov	w0, #0x1                   	// #1
  404de4:	b	404d64 <ferror@plt+0x14c4>
  404de8:	tbz	w0, #1, 404df8 <ferror@plt+0x1558>
  404dec:	tst	x20, #0x2
  404df0:	mov	w0, #0xffffffff            	// #-1
  404df4:	b	404d64 <ferror@plt+0x14c4>
  404df8:	ldr	x0, [x24]
  404dfc:	ldr	x0, [x0, #8]
  404e00:	ldr	w0, [x0, #8]
  404e04:	cmp	w0, #0x5
  404e08:	b.ne	404e64 <ferror@plt+0x15c4>  // b.any
  404e0c:	ldr	x0, [x23]
  404e10:	ldr	x0, [x0, #8]
  404e14:	ldr	w0, [x0, #8]
  404e18:	cmp	w0, #0x5
  404e1c:	b.ne	404e64 <ferror@plt+0x15c4>  // b.any
  404e20:	mov	w0, #0x100                 	// #256
  404e24:	movk	w0, #0x20, lsl #16
  404e28:	tst	w20, w0
  404e2c:	b.ne	404e54 <ferror@plt+0x15b4>  // b.any
  404e30:	ldr	x1, [x24, #56]
  404e34:	tst	w26, w0
  404e38:	b.ne	404e5c <ferror@plt+0x15bc>  // b.any
  404e3c:	ldr	x0, [x23, #56]
  404e40:	cmp	x1, x0
  404e44:	b.eq	404e64 <ferror@plt+0x15c4>  // b.none
  404e48:	mov	w0, #0xffffffff            	// #-1
  404e4c:	cneg	w0, w0, ls  // ls = plast
  404e50:	b	404d68 <ferror@plt+0x14c8>
  404e54:	mov	x1, #0x0                   	// #0
  404e58:	b	404e34 <ferror@plt+0x1594>
  404e5c:	mov	x0, #0x0                   	// #0
  404e60:	b	404e40 <ferror@plt+0x15a0>
  404e64:	ldrb	w1, [x21]
  404e68:	ldrb	w0, [x22]
  404e6c:	cmp	w1, #0x2e
  404e70:	b.ne	404e9c <ferror@plt+0x15fc>  // b.any
  404e74:	cmp	w0, #0x2e
  404e78:	b.ne	404eac <ferror@plt+0x160c>  // b.any
  404e7c:	mov	x1, x22
  404e80:	mov	x0, x21
  404e84:	ldp	x19, x20, [sp, #16]
  404e88:	ldp	x21, x22, [sp, #32]
  404e8c:	ldp	x23, x24, [sp, #48]
  404e90:	ldp	x25, x26, [sp, #64]
  404e94:	ldp	x29, x30, [sp], #80
  404e98:	b	4034b0 <strcmp@plt>
  404e9c:	cmp	w0, #0x2e
  404ea0:	b.ne	404e7c <ferror@plt+0x15dc>  // b.any
  404ea4:	mov	w0, #0xffffffff            	// #-1
  404ea8:	b	404d68 <ferror@plt+0x14c8>
  404eac:	mov	w0, #0x1                   	// #1
  404eb0:	b	404d68 <ferror@plt+0x14c8>
  404eb4:	stp	x29, x30, [sp, #-304]!
  404eb8:	mov	x29, sp
  404ebc:	stp	x19, x20, [sp, #16]
  404ec0:	mov	x19, x0
  404ec4:	stp	x21, x22, [sp, #32]
  404ec8:	mov	x21, x1
  404ecc:	add	x22, sp, #0x100
  404ed0:	stp	x23, x24, [sp, #48]
  404ed4:	mov	w23, #0xffffffd0            	// #-48
  404ed8:	mov	w24, #0xffffff80            	// #-128
  404edc:	str	q0, [sp, #128]
  404ee0:	str	q1, [sp, #144]
  404ee4:	str	q2, [sp, #160]
  404ee8:	str	q3, [sp, #176]
  404eec:	str	q4, [sp, #192]
  404ef0:	str	q5, [sp, #208]
  404ef4:	str	q6, [sp, #224]
  404ef8:	str	q7, [sp, #240]
  404efc:	stp	x2, x3, [sp, #256]
  404f00:	stp	x4, x5, [sp, #272]
  404f04:	stp	x6, x7, [sp, #288]
  404f08:	add	x1, sp, #0x130
  404f0c:	stp	x1, x1, [sp, #96]
  404f10:	ldp	x4, x0, [x19]
  404f14:	str	x22, [sp, #112]
  404f18:	stp	w23, w24, [sp, #120]
  404f1c:	ldp	x2, x3, [sp, #96]
  404f20:	ldr	x20, [x19, #16]
  404f24:	stp	x2, x3, [sp, #64]
  404f28:	ldp	x2, x3, [sp, #112]
  404f2c:	sub	x20, x20, x0
  404f30:	stp	x2, x3, [sp, #80]
  404f34:	add	x0, x4, x0
  404f38:	mov	x2, x21
  404f3c:	add	x3, sp, #0x40
  404f40:	mov	x1, x20
  404f44:	bl	403710 <vsnprintf@plt>
  404f48:	sxtw	x2, w0
  404f4c:	cmp	x20, w0, sxtw
  404f50:	b.hi	404f74 <ferror@plt+0x16d4>  // b.pmore
  404f54:	ldr	x1, [x19, #16]
  404f58:	ldr	x0, [x19]
  404f5c:	add	x2, x2, x1
  404f60:	lsl	x1, x2, #1
  404f64:	str	x1, [x19, #16]
  404f68:	bl	4031e0 <xrealloc@plt>
  404f6c:	str	x0, [x19]
  404f70:	b	404f08 <ferror@plt+0x1668>
  404f74:	ldr	x1, [x19, #8]
  404f78:	ldp	x21, x22, [sp, #32]
  404f7c:	add	x2, x1, x2
  404f80:	ldp	x23, x24, [sp, #48]
  404f84:	str	x2, [x19, #8]
  404f88:	ldp	x19, x20, [sp, #16]
  404f8c:	ldp	x29, x30, [sp], #304
  404f90:	ret
  404f94:	stp	x29, x30, [sp, #-112]!
  404f98:	mov	x29, sp
  404f9c:	stp	x19, x20, [sp, #16]
  404fa0:	mov	x19, x2
  404fa4:	stp	x21, x22, [sp, #32]
  404fa8:	mov	x22, x1
  404fac:	stp	x23, x24, [sp, #48]
  404fb0:	mov	x23, x0
  404fb4:	mov	x0, #0x40                  	// #64
  404fb8:	stp	x25, x26, [sp, #64]
  404fbc:	stp	x27, x28, [sp, #80]
  404fc0:	bl	403290 <xmalloc@plt>
  404fc4:	mov	w1, #0x0                   	// #0
  404fc8:	mov	x20, x0
  404fcc:	mov	x0, x22
  404fd0:	bl	4031d0 <open@plt>
  404fd4:	tbnz	w0, #31, 404ff0 <ferror@plt+0x1750>
  404fd8:	mov	w21, w0
  404fdc:	mov	x1, x19
  404fe0:	bl	4318a8 <warn@@Base+0x38a0>
  404fe4:	tbz	w0, #31, 40501c <ferror@plt+0x177c>
  404fe8:	mov	w0, w21
  404fec:	bl	403390 <close@plt>
  404ff0:	mov	x0, x20
  404ff4:	mov	x20, #0x0                   	// #0
  404ff8:	bl	403510 <free@plt>
  404ffc:	mov	x0, x20
  405000:	ldp	x19, x20, [sp, #16]
  405004:	ldp	x21, x22, [sp, #32]
  405008:	ldp	x23, x24, [sp, #48]
  40500c:	ldp	x25, x26, [sp, #64]
  405010:	ldp	x27, x28, [sp, #80]
  405014:	ldp	x29, x30, [sp], #112
  405018:	ret
  40501c:	bl	403340 <getpagesize@plt>
  405020:	ldr	x1, [x19, #48]
  405024:	str	x1, [x20, #32]
  405028:	mov	w3, #0x1                   	// #1
  40502c:	mov	w4, w21
  405030:	sub	x1, x1, #0x1
  405034:	mov	w2, w3
  405038:	add	x1, x1, w0, sxtw
  40503c:	neg	w0, w0
  405040:	mov	x5, #0x0                   	// #0
  405044:	sxtw	x0, w0
  405048:	and	x1, x1, x0
  40504c:	mov	x0, #0x0                   	// #0
  405050:	bl	4034e0 <mmap@plt>
  405054:	mov	x19, x0
  405058:	cmn	x0, #0x1
  40505c:	b.eq	4050c4 <ferror@plt+0x1824>  // b.none
  405060:	mov	w0, w21
  405064:	bl	403390 <close@plt>
  405068:	str	x19, [x20, #24]
  40506c:	cbz	x19, 404ff0 <ferror@plt+0x1750>
  405070:	ldr	x27, [x20, #32]
  405074:	mov	x28, x19
  405078:	mov	x21, #0x0                   	// #0
  40507c:	mov	x0, #0x0                   	// #0
  405080:	add	x26, x19, x27
  405084:	mov	w25, #0x0                   	// #0
  405088:	mov	w24, #0x2d                  	// #45
  40508c:	mov	w3, #0x1                   	// #1
  405090:	cmp	x26, x19
  405094:	b.hi	405108 <ferror@plt+0x1868>  // b.pmore
  405098:	str	x0, [x20, #40]
  40509c:	adrp	x0, 459000 <_bfd_std_section+0x120>
  4050a0:	add	x0, x0, #0x348
  4050a4:	stp	x23, x22, [x20, #8]
  4050a8:	stp	w25, wzr, [x20, #48]
  4050ac:	ldr	x1, [x0, #24]
  4050b0:	str	x1, [x20]
  4050b4:	mov	x1, #0x100000000           	// #4294967296
  4050b8:	str	x20, [x0, #24]
  4050bc:	str	x1, [x20, #56]
  4050c0:	b	404ffc <ferror@plt+0x175c>
  4050c4:	ldr	x24, [x20, #32]
  4050c8:	mov	x0, x24
  4050cc:	bl	4031c0 <malloc@plt>
  4050d0:	mov	x19, x0
  4050d4:	cbnz	x0, 4050e8 <ferror@plt+0x1848>
  4050d8:	mov	x0, x19
  4050dc:	mov	x19, #0x0                   	// #0
  4050e0:	bl	403510 <free@plt>
  4050e4:	b	405060 <ferror@plt+0x17c0>
  4050e8:	mov	x1, x0
  4050ec:	mov	x2, x24
  4050f0:	mov	w0, w21
  4050f4:	bl	403650 <read@plt>
  4050f8:	ldr	x1, [x20, #32]
  4050fc:	cmp	x0, x1
  405100:	b.ne	4050d8 <ferror@plt+0x1838>  // b.any
  405104:	b	405060 <ferror@plt+0x17c0>
  405108:	mov	x1, x19
  40510c:	ldrb	w2, [x1], #1
  405110:	cmp	w2, #0xa
  405114:	b.ne	405188 <ferror@plt+0x18e8>  // b.any
  405118:	cmp	x1, x26
  40511c:	b.cs	40512c <ferror@plt+0x188c>  // b.hs, b.nlast
  405120:	ldrb	w2, [x19, #1]
  405124:	cmp	w2, #0xd
  405128:	csel	x19, x19, x1, ne  // ne = any
  40512c:	add	w2, w25, #0x1
  405130:	add	w1, w25, #0x1
  405134:	cbz	x0, 405140 <ferror@plt+0x18a0>
  405138:	cmp	x1, x21
  40513c:	b.ls	405174 <ferror@plt+0x18d4>  // b.plast
  405140:	sub	w24, w24, #0x5
  405144:	str	w2, [sp, #108]
  405148:	cmp	w24, #0x0
  40514c:	csel	w24, w24, w3, gt
  405150:	sxtw	x21, w24
  405154:	udiv	x21, x27, x21
  405158:	add	x21, x21, #0x1
  40515c:	cmp	x1, x21
  405160:	csel	x21, x1, x21, cs  // cs = hs, nlast
  405164:	lsl	x1, x21, #3
  405168:	bl	4031e0 <xrealloc@plt>
  40516c:	ldr	w2, [sp, #108]
  405170:	mov	w3, #0x1                   	// #1
  405174:	str	x28, [x0, w25, uxtw #3]
  405178:	add	x28, x19, #0x1
  40517c:	mov	w25, w2
  405180:	add	x19, x19, #0x1
  405184:	b	405090 <ferror@plt+0x17f0>
  405188:	cmp	w2, #0xd
  40518c:	b.ne	405180 <ferror@plt+0x18e0>  // b.any
  405190:	cmp	x1, x26
  405194:	b.cs	40512c <ferror@plt+0x188c>  // b.hs, b.nlast
  405198:	ldrb	w2, [x19, #1]
  40519c:	cmp	w2, #0xa
  4051a0:	b	405128 <ferror@plt+0x1888>
  4051a4:	ldr	w0, [x1, #32]
  4051a8:	tbnz	w0, #13, 4051d4 <ferror@plt+0x1934>
  4051ac:	adrp	x0, 459000 <_bfd_std_section+0x120>
  4051b0:	ldr	x3, [x1, #40]
  4051b4:	ldr	x4, [x0, #984]
  4051b8:	ldr	w0, [x2]
  4051bc:	add	x3, x3, x4
  4051c0:	str	x3, [x1, #40]
  4051c4:	cbz	w0, 4051d4 <ferror@plt+0x1934>
  4051c8:	ldr	x0, [x1, #48]
  4051cc:	add	x0, x0, x4
  4051d0:	str	x0, [x1, #48]
  4051d4:	ret
  4051d8:	stp	x29, x30, [sp, #-32]!
  4051dc:	adrp	x1, 459000 <_bfd_std_section+0x120>
  4051e0:	mov	x29, sp
  4051e4:	stp	x19, x20, [sp, #16]
  4051e8:	ldr	x19, [x1, #992]
  4051ec:	cbz	x19, 405228 <ferror@plt+0x1988>
  4051f0:	ldr	x20, [x0]
  4051f4:	mov	x1, x20
  4051f8:	ldr	x0, [x19]
  4051fc:	bl	4034b0 <strcmp@plt>
  405200:	cbnz	w0, 405218 <ferror@plt+0x1978>
  405204:	mov	w0, #0x1                   	// #1
  405208:	str	w0, [x19, #8]
  40520c:	ldp	x19, x20, [sp, #16]
  405210:	ldp	x29, x30, [sp], #32
  405214:	ret
  405218:	ldr	x19, [x19, #16]
  40521c:	cbnz	x19, 4051f4 <ferror@plt+0x1954>
  405220:	mov	w0, #0x0                   	// #0
  405224:	b	40520c <ferror@plt+0x196c>
  405228:	mov	w0, #0x1                   	// #1
  40522c:	b	40520c <ferror@plt+0x196c>
  405230:	stp	x29, x30, [sp, #-32]!
  405234:	mov	x29, sp
  405238:	stp	x19, x20, [sp, #16]
  40523c:	mov	x19, x3
  405240:	adrp	x3, 459000 <_bfd_std_section+0x120>
  405244:	ldr	x3, [x3, #912]
  405248:	ldr	x20, [x3, x1, lsl #3]
  40524c:	cbz	w0, 405264 <ferror@plt+0x19c4>
  405250:	ldr	x0, [x20, #32]
  405254:	ldr	x1, [x2]
  405258:	ldr	x0, [x0]
  40525c:	bl	4034b0 <strcmp@plt>
  405260:	cbnz	w0, 405280 <ferror@plt+0x19e0>
  405264:	mov	x1, x19
  405268:	mov	x0, x20
  40526c:	ldr	x2, [x19, #136]
  405270:	ldp	x19, x20, [sp, #16]
  405274:	mov	x16, x2
  405278:	ldp	x29, x30, [sp], #32
  40527c:	br	x16
  405280:	mov	w0, #0x0                   	// #0
  405284:	ldp	x19, x20, [sp, #16]
  405288:	ldp	x29, x30, [sp], #32
  40528c:	ret
  405290:	stp	x29, x30, [sp, #-128]!
  405294:	mov	x29, sp
  405298:	stp	x23, x24, [sp, #48]
  40529c:	adrp	x23, 459000 <_bfd_std_section+0x120>
  4052a0:	add	x23, x23, #0x348
  4052a4:	stp	x19, x20, [sp, #16]
  4052a8:	ldr	x19, [x23, #56]
  4052ac:	stp	x21, x22, [sp, #32]
  4052b0:	stp	x25, x26, [sp, #64]
  4052b4:	cmp	x19, #0x0
  4052b8:	stp	x27, x28, [sp, #80]
  4052bc:	b.gt	4052e0 <ferror@plt+0x1a40>
  4052c0:	mov	x0, #0x0                   	// #0
  4052c4:	ldp	x19, x20, [sp, #16]
  4052c8:	ldp	x21, x22, [sp, #32]
  4052cc:	ldp	x23, x24, [sp, #48]
  4052d0:	ldp	x25, x26, [sp, #64]
  4052d4:	ldp	x27, x28, [sp, #80]
  4052d8:	ldp	x29, x30, [sp], #128
  4052dc:	ret
  4052e0:	mov	x25, x1
  4052e4:	mov	x24, x2
  4052e8:	ldr	x2, [x23, #72]
  4052ec:	mov	x22, x0
  4052f0:	ldr	x27, [x25, #16]
  4052f4:	mov	x1, #0x0                   	// #0
  4052f8:	ldr	w4, [x25, #180]
  4052fc:	ldr	x28, [x25, #48]
  405300:	ldr	x5, [x27]
  405304:	add	x6, x1, #0x1
  405308:	cmp	x6, x19
  40530c:	b.lt	40531c <ferror@plt+0x1a7c>  // b.tstop
  405310:	mov	x20, x1
  405314:	sub	x6, x2, #0x8
  405318:	b	405358 <ferror@plt+0x1ab8>
  40531c:	add	x20, x19, x1
  405320:	asr	x20, x20, #1
  405324:	ldr	x3, [x2, x20, lsl #3]
  405328:	ldr	x0, [x3, #32]
  40532c:	ldr	x3, [x3, #16]
  405330:	ldr	x0, [x0, #40]
  405334:	add	x0, x0, x3
  405338:	cmp	x22, x0
  40533c:	b.cc	40534c <ferror@plt+0x1aac>  // b.lo, b.ul, b.last
  405340:	b.ls	405314 <ferror@plt+0x1a74>  // b.plast
  405344:	mov	x1, x20
  405348:	b	405304 <ferror@plt+0x1a64>
  40534c:	mov	x19, x20
  405350:	b	405308 <ferror@plt+0x1a68>
  405354:	sub	x20, x20, #0x1
  405358:	cbz	x20, 40538c <ferror@plt+0x1aec>
  40535c:	ldr	x0, [x6, x20, lsl #3]
  405360:	ldr	x3, [x2, x20, lsl #3]
  405364:	ldr	x1, [x0, #32]
  405368:	ldr	x0, [x0, #16]
  40536c:	ldr	x1, [x1, #40]
  405370:	add	x1, x1, x0
  405374:	ldr	x0, [x3, #32]
  405378:	ldr	x3, [x3, #16]
  40537c:	ldr	x0, [x0, #40]
  405380:	add	x0, x0, x3
  405384:	cmp	x1, x0
  405388:	b.eq	405354 <ferror@plt+0x1ab4>  // b.none
  40538c:	lsl	x6, x20, #3
  405390:	mov	x21, x20
  405394:	cmp	x21, x19
  405398:	b.ge	4053d4 <ferror@plt+0x1b34>  // b.tcont
  40539c:	ldr	x0, [x23, #72]
  4053a0:	lsl	x26, x21, #3
  4053a4:	ldr	x2, [x0, x26]
  4053a8:	ldr	x0, [x0, x6]
  4053ac:	ldr	x1, [x0, #32]
  4053b0:	ldr	x0, [x0, #16]
  4053b4:	ldr	x1, [x1, #40]
  4053b8:	add	x1, x1, x0
  4053bc:	ldr	x0, [x2, #32]
  4053c0:	ldr	x2, [x2, #16]
  4053c4:	ldr	x0, [x0, #40]
  4053c8:	add	x0, x0, x2
  4053cc:	cmp	x1, x0
  4053d0:	b.eq	405520 <ferror@plt+0x1c80>  // b.none
  4053d4:	ldr	w26, [x27, #8]
  4053d8:	cbnz	w26, 405564 <ferror@plt+0x1cc4>
  4053dc:	ldr	w0, [x5, #72]
  4053e0:	tbz	w0, #0, 405408 <ferror@plt+0x1b68>
  4053e4:	ldr	x1, [x28, #40]
  4053e8:	cmp	x22, x1
  4053ec:	b.cc	405408 <ferror@plt+0x1b68>  // b.lo, b.ul, b.last
  4053f0:	ldr	x0, [x28, #56]
  4053f4:	mov	w4, w4
  4053f8:	udiv	x0, x0, x4
  4053fc:	add	x0, x0, x1
  405400:	cmp	x0, x22
  405404:	cset	w26, hi  // hi = pmore
  405408:	mov	x3, x25
  40540c:	mov	x2, x28
  405410:	mov	x1, x20
  405414:	mov	w0, w26
  405418:	bl	405230 <ferror@plt+0x1990>
  40541c:	cbnz	w0, 4055ec <ferror@plt+0x1d4c>
  405420:	ldr	x19, [x23, #56]
  405424:	sub	x21, x21, #0x1
  405428:	cmn	x21, #0x1
  40542c:	b.ne	40556c <ferror@plt+0x1ccc>  // b.any
  405430:	ldr	x0, [x23, #56]
  405434:	cmp	x0, x19
  405438:	b.ne	405450 <ferror@plt+0x1bb0>  // b.any
  40543c:	add	x19, x20, #0x1
  405440:	ldr	x0, [x23, #56]
  405444:	cmp	x0, x19
  405448:	b.gt	4055cc <ferror@plt+0x1d2c>
  40544c:	mov	x19, x20
  405450:	mov	x3, x25
  405454:	mov	x2, x28
  405458:	mov	x1, x19
  40545c:	mov	w0, w26
  405460:	bl	405230 <ferror@plt+0x1990>
  405464:	cbz	w0, 4052c0 <ferror@plt+0x1a20>
  405468:	ldr	x0, [x23, #72]
  40546c:	ldr	x4, [x0, x19, lsl #3]
  405470:	cbnz	w26, 405634 <ferror@plt+0x1d94>
  405474:	ldr	x0, [x4, #16]
  405478:	cmp	x0, x22
  40547c:	b.eq	405634 <ferror@plt+0x1d94>  // b.none
  405480:	ldr	x1, [x27, #24]
  405484:	cmp	x1, #0x0
  405488:	b.le	405634 <ferror@plt+0x1d94>
  40548c:	ldr	x0, [x27, #16]
  405490:	cbz	x0, 405634 <ferror@plt+0x1d94>
  405494:	ldr	x2, [x0]
  405498:	ldr	x2, [x2, #8]
  40549c:	cmp	x2, x22
  4054a0:	b.hi	405634 <ferror@plt+0x1d94>  // b.pmore
  4054a4:	lsl	x1, x1, #3
  4054a8:	sub	x1, x1, #0x8
  4054ac:	add	x3, x0, x1
  4054b0:	ldr	x1, [x0, x1]
  4054b4:	ldr	x1, [x1, #8]
  4054b8:	cmp	x1, x22
  4054bc:	b.cc	405634 <ferror@plt+0x1d94>  // b.lo, b.ul, b.last
  4054c0:	ldr	w1, [x4, #24]
  4054c4:	tbnz	w1, #21, 405634 <ferror@plt+0x1d94>
  4054c8:	mov	x5, #0x2                   	// #2
  4054cc:	cmp	x0, x3
  4054d0:	b.hi	405634 <ferror@plt+0x1d94>  // b.pmore
  4054d4:	sub	x2, x3, x0
  4054d8:	asr	x2, x2, #3
  4054dc:	sdiv	x2, x2, x5
  4054e0:	add	x1, x0, x2, lsl #3
  4054e4:	ldr	x2, [x0, x2, lsl #3]
  4054e8:	ldr	x2, [x2, #8]
  4054ec:	cmp	x2, x22
  4054f0:	b.ne	405644 <ferror@plt+0x1da4>  // b.any
  4054f4:	sub	x1, x1, #0x8
  4054f8:	add	x2, x1, #0x8
  4054fc:	cmp	x0, x1
  405500:	b.hi	405514 <ferror@plt+0x1c74>  // b.pmore
  405504:	ldr	x5, [x1]
  405508:	ldr	x5, [x5, #8]
  40550c:	cmp	x5, x22
  405510:	b.eq	4054f4 <ferror@plt+0x1c54>  // b.none
  405514:	adrp	x1, 459000 <_bfd_std_section+0x120>
  405518:	add	x1, x1, #0x110
  40551c:	b	40561c <ferror@plt+0x1d7c>
  405520:	mov	x3, x25
  405524:	mov	x2, x28
  405528:	mov	x1, x21
  40552c:	mov	w0, #0x1                   	// #1
  405530:	stp	x6, x5, [sp, #104]
  405534:	str	w4, [sp, #124]
  405538:	bl	405230 <ferror@plt+0x1990>
  40553c:	ldr	w4, [sp, #124]
  405540:	ldp	x6, x5, [sp, #104]
  405544:	cbz	w0, 40555c <ferror@plt+0x1cbc>
  405548:	cbz	x24, 405550 <ferror@plt+0x1cb0>
  40554c:	str	x21, [x24]
  405550:	ldr	x0, [x23, #72]
  405554:	ldr	x0, [x0, x26]
  405558:	b	4052c4 <ferror@plt+0x1a24>
  40555c:	add	x21, x21, #0x1
  405560:	b	405394 <ferror@plt+0x1af4>
  405564:	mov	w26, #0x1                   	// #1
  405568:	b	405408 <ferror@plt+0x1b68>
  40556c:	mov	x3, x25
  405570:	mov	x2, x28
  405574:	mov	x1, x21
  405578:	mov	w0, w26
  40557c:	bl	405230 <ferror@plt+0x1990>
  405580:	cbz	w0, 405424 <ferror@plt+0x1b84>
  405584:	ldr	x0, [x23, #56]
  405588:	cmp	x0, x19
  40558c:	ldr	x0, [x23, #72]
  405590:	csel	x19, x19, x21, ne  // ne = any
  405594:	ldr	x2, [x0, x21, lsl #3]
  405598:	ldr	x0, [x0, x19, lsl #3]
  40559c:	ldr	x1, [x0, #32]
  4055a0:	ldr	x0, [x0, #16]
  4055a4:	ldr	x1, [x1, #40]
  4055a8:	add	x1, x1, x0
  4055ac:	ldr	x0, [x2, #32]
  4055b0:	ldr	x2, [x2, #16]
  4055b4:	ldr	x0, [x0, #40]
  4055b8:	add	x0, x0, x2
  4055bc:	cmp	x1, x0
  4055c0:	b.ne	405430 <ferror@plt+0x1b90>  // b.any
  4055c4:	mov	x19, x21
  4055c8:	b	405424 <ferror@plt+0x1b84>
  4055cc:	mov	x3, x25
  4055d0:	mov	x2, x28
  4055d4:	mov	x1, x19
  4055d8:	mov	w0, w26
  4055dc:	bl	405230 <ferror@plt+0x1990>
  4055e0:	cbnz	w0, 405450 <ferror@plt+0x1bb0>
  4055e4:	add	x19, x19, #0x1
  4055e8:	b	405440 <ferror@plt+0x1ba0>
  4055ec:	mov	x19, x20
  4055f0:	b	405468 <ferror@plt+0x1bc8>
  4055f4:	ldr	x0, [x0]
  4055f8:	cbz	x0, 405618 <ferror@plt+0x1d78>
  4055fc:	ldr	x0, [x0]
  405600:	ldr	x5, [x0, #32]
  405604:	cmp	x5, x1
  405608:	b.eq	405618 <ferror@plt+0x1d78>  // b.none
  40560c:	cbz	x24, 4052c4 <ferror@plt+0x1a24>
  405610:	str	x19, [x24]
  405614:	b	4052c4 <ferror@plt+0x1a24>
  405618:	add	x2, x2, #0x8
  40561c:	cmp	x3, x2
  405620:	b.cc	405634 <ferror@plt+0x1d94>  // b.lo, b.ul, b.last
  405624:	ldr	x0, [x2]
  405628:	ldr	x5, [x0, #8]
  40562c:	cmp	x5, x22
  405630:	b.eq	4055f4 <ferror@plt+0x1d54>  // b.none
  405634:	cbz	x24, 40563c <ferror@plt+0x1d9c>
  405638:	str	x19, [x24]
  40563c:	mov	x0, x4
  405640:	b	4052c4 <ferror@plt+0x1a24>
  405644:	b.hi	405660 <ferror@plt+0x1dc0>  // b.pmore
  405648:	ldr	x0, [x1, #8]
  40564c:	ldr	x0, [x0, #8]
  405650:	cmp	x0, x22
  405654:	b.hi	405634 <ferror@plt+0x1d94>  // b.pmore
  405658:	add	x0, x1, #0x8
  40565c:	b	4054cc <ferror@plt+0x1c2c>
  405660:	mov	x3, x1
  405664:	b	4054cc <ferror@plt+0x1c2c>
  405668:	stp	x29, x30, [sp, #-32]!
  40566c:	mov	x2, #0x0                   	// #0
  405670:	mov	x29, sp
  405674:	str	x19, [sp, #16]
  405678:	mov	x19, x0
  40567c:	bl	405290 <ferror@plt+0x19f0>
  405680:	cbz	x0, 4056a8 <ferror@plt+0x1e08>
  405684:	ldr	x1, [x0, #32]
  405688:	ldr	x0, [x0, #16]
  40568c:	ldr	x1, [x1, #40]
  405690:	add	x0, x1, x0
  405694:	cmp	x0, x19
  405698:	cset	w0, eq  // eq = none
  40569c:	ldr	x19, [sp, #16]
  4056a0:	ldp	x29, x30, [sp], #32
  4056a4:	ret
  4056a8:	mov	w0, #0x0                   	// #0
  4056ac:	b	40569c <ferror@plt+0x1dfc>
  4056b0:	stp	x29, x30, [sp, #-48]!
  4056b4:	mov	x29, sp
  4056b8:	stp	x19, x20, [sp, #16]
  4056bc:	str	x21, [sp, #32]
  4056c0:	cbz	x0, 40577c <ferror@plt+0x1edc>
  4056c4:	adrp	x21, 456000 <warn@@Base+0x27ff8>
  4056c8:	mov	x19, x0
  4056cc:	mov	x1, x0
  4056d0:	add	x21, x21, #0xb88
  4056d4:	ldrb	w0, [x1], #1
  4056d8:	cbz	w0, 405768 <ferror@plt+0x1ec8>
  4056dc:	ldrh	w0, [x21, w0, sxtw #1]
  4056e0:	tbz	w0, #1, 4056d4 <ferror@plt+0x1e34>
  4056e4:	adrp	x20, 459000 <_bfd_std_section+0x120>
  4056e8:	add	x20, x20, #0x348
  4056ec:	mov	x0, x19
  4056f0:	bl	402fd0 <strlen@plt>
  4056f4:	ldr	x1, [x20, #160]
  4056f8:	cmp	x1, x0, lsl #1
  4056fc:	b.cs	405724 <ferror@plt+0x1e84>  // b.hs, b.nlast
  405700:	ldr	x0, [x20, #168]
  405704:	bl	403510 <free@plt>
  405708:	mov	x0, x19
  40570c:	bl	402fd0 <strlen@plt>
  405710:	lsl	x0, x0, #1
  405714:	str	x0, [x20, #160]
  405718:	add	x0, x0, #0x1
  40571c:	bl	403290 <xmalloc@plt>
  405720:	str	x0, [x20, #168]
  405724:	ldr	x3, [x20, #168]
  405728:	mov	w4, #0x5e                  	// #94
  40572c:	mov	x0, x3
  405730:	ldrb	w1, [x19], #1
  405734:	cbz	w1, 405760 <ferror@plt+0x1ec0>
  405738:	ldrh	w2, [x21, w1, sxtw #1]
  40573c:	tbnz	w2, #1, 405748 <ferror@plt+0x1ea8>
  405740:	strb	w1, [x0], #1
  405744:	b	405730 <ferror@plt+0x1e90>
  405748:	mov	x2, x0
  40574c:	add	w1, w1, #0x40
  405750:	strb	w4, [x2], #2
  405754:	strb	w1, [x0, #1]
  405758:	mov	x0, x2
  40575c:	b	405730 <ferror@plt+0x1e90>
  405760:	mov	x19, x3
  405764:	strb	wzr, [x0]
  405768:	mov	x0, x19
  40576c:	ldp	x19, x20, [sp, #16]
  405770:	ldr	x21, [sp, #32]
  405774:	ldp	x29, x30, [sp], #48
  405778:	ret
  40577c:	adrp	x19, 433000 <warn@@Base+0x4ff8>
  405780:	add	x19, x19, #0x268
  405784:	b	405768 <ferror@plt+0x1ec8>
  405788:	stp	x29, x30, [sp, #-80]!
  40578c:	mov	x29, sp
  405790:	stp	x21, x22, [sp, #32]
  405794:	mov	x21, x1
  405798:	adrp	x1, 459000 <_bfd_std_section+0x120>
  40579c:	stp	x19, x20, [sp, #16]
  4057a0:	mov	x22, x2
  4057a4:	ldr	w1, [x1, #1016]
  4057a8:	str	x23, [sp, #48]
  4057ac:	mov	x19, x0
  4057b0:	str	wzr, [sp, #76]
  4057b4:	ldr	x23, [x2, #8]
  4057b8:	cbz	w1, 4058a4 <ferror@plt+0x2004>
  4057bc:	ldrb	w1, [x23]
  4057c0:	cbz	w1, 4058a4 <ferror@plt+0x2004>
  4057c4:	adrp	x1, 457000 <memcpy@GLIBC_2.17>
  4057c8:	ldr	w2, [x1, #1204]
  4057cc:	mov	x1, x23
  4057d0:	bl	4035e0 <bfd_demangle@plt>
  4057d4:	cmp	x0, #0x0
  4057d8:	mov	x20, x0
  4057dc:	csel	x23, x23, x0, eq  // eq = none
  4057e0:	ldr	w1, [x22, #24]
  4057e4:	and	w1, w1, #0x3fff00
  4057e8:	and	w1, w1, #0xffe001ff
  4057ec:	cbnz	w1, 4058ac <ferror@plt+0x200c>
  4057f0:	ldr	x0, [x19, #8]
  4057f4:	add	x2, sp, #0x4c
  4057f8:	mov	x1, x22
  4057fc:	ldr	x3, [x0, #536]
  405800:	mov	x0, x19
  405804:	blr	x3
  405808:	mov	x19, x0
  40580c:	ldr	x1, [x22, #32]
  405810:	adrp	x0, 458000 <_sch_istable+0x1478>
  405814:	add	x0, x0, #0xff8
  405818:	cmp	x1, x0
  40581c:	b.ne	405828 <ferror@plt+0x1f88>  // b.any
  405820:	mov	w0, #0x1                   	// #1
  405824:	str	w0, [sp, #76]
  405828:	mov	x0, x23
  40582c:	bl	4056b0 <ferror@plt+0x1e10>
  405830:	adrp	x3, 435000 <warn@@Base+0x6ff8>
  405834:	mov	x1, x0
  405838:	add	x0, x3, #0x31c
  40583c:	cbz	x21, 4058b4 <ferror@plt+0x2014>
  405840:	mov	x2, x1
  405844:	mov	x1, x0
  405848:	ldp	x3, x0, [x21]
  40584c:	blr	x3
  405850:	cbz	x19, 405884 <ferror@plt+0x1fe4>
  405854:	ldrb	w0, [x19]
  405858:	cbz	w0, 405884 <ferror@plt+0x1fe4>
  40585c:	ldr	w2, [sp, #76]
  405860:	adrp	x0, 432000 <warn@@Base+0x3ff8>
  405864:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  405868:	add	x0, x0, #0xd56
  40586c:	cmp	w2, #0x0
  405870:	add	x1, x1, #0xd57
  405874:	csel	x1, x1, x0, ne  // ne = any
  405878:	mov	x2, x19
  40587c:	ldp	x3, x0, [x21]
  405880:	blr	x3
  405884:	cbz	x20, 405890 <ferror@plt+0x1ff0>
  405888:	mov	x0, x20
  40588c:	bl	403510 <free@plt>
  405890:	ldp	x19, x20, [sp, #16]
  405894:	ldp	x21, x22, [sp, #32]
  405898:	ldr	x23, [sp, #48]
  40589c:	ldp	x29, x30, [sp], #80
  4058a0:	ret
  4058a4:	mov	x20, #0x0                   	// #0
  4058a8:	b	4057e0 <ferror@plt+0x1f40>
  4058ac:	mov	x19, #0x0                   	// #0
  4058b0:	b	40580c <ferror@plt+0x1f6c>
  4058b4:	bl	4037a0 <printf@plt>
  4058b8:	cbz	x19, 405884 <ferror@plt+0x1fe4>
  4058bc:	ldrb	w0, [x19]
  4058c0:	cbz	w0, 405884 <ferror@plt+0x1fe4>
  4058c4:	ldr	w1, [sp, #76]
  4058c8:	adrp	x2, 432000 <warn@@Base+0x3ff8>
  4058cc:	add	x2, x2, #0xd56
  4058d0:	adrp	x0, 432000 <warn@@Base+0x3ff8>
  4058d4:	cmp	w1, #0x0
  4058d8:	add	x0, x0, #0xd57
  4058dc:	mov	x1, x19
  4058e0:	csel	x0, x0, x2, ne  // ne = any
  4058e4:	bl	4037a0 <printf@plt>
  4058e8:	b	405884 <ferror@plt+0x1fe4>
  4058ec:	stp	x29, x30, [sp, #-80]!
  4058f0:	mov	x29, sp
  4058f4:	stp	x19, x20, [sp, #16]
  4058f8:	mov	x19, x1
  4058fc:	mov	x20, x0
  405900:	stp	x21, x22, [sp, #32]
  405904:	mov	x22, x2
  405908:	str	x23, [sp, #48]
  40590c:	bl	4033e0 <bfd_octets_per_byte@plt>
  405910:	mov	w21, w0
  405914:	ldr	w0, [x19, #32]
  405918:	tbnz	w0, #20, 405de8 <ferror@plt+0x2548>
  40591c:	ldr	w23, [x22]
  405920:	mov	x0, x19
  405924:	bl	4051d8 <ferror@plt+0x1938>
  405928:	cbz	w0, 405de8 <ferror@plt+0x2548>
  40592c:	ldr	x0, [x19]
  405930:	ldr	w22, [x19, #12]
  405934:	bl	4056b0 <ferror@plt+0x1e10>
  405938:	mov	x3, x0
  40593c:	ldr	x4, [x19, #56]
  405940:	mov	w1, w22
  405944:	adrp	x22, 458000 <_sch_istable+0x1478>
  405948:	mov	w2, w23
  40594c:	adrp	x0, 432000 <warn@@Base+0x3ff8>
  405950:	add	x0, x0, #0xdac
  405954:	udiv	x4, x4, x21
  405958:	adrp	x21, 432000 <warn@@Base+0x3ff8>
  40595c:	add	x21, x21, #0xddb
  405960:	bl	4037a0 <printf@plt>
  405964:	ldr	x1, [x22, #3800]
  405968:	mov	x0, x20
  40596c:	ldr	x2, [x19, #40]
  405970:	bl	403760 <bfd_fprintf_vma@plt>
  405974:	mov	x0, x21
  405978:	bl	4037a0 <printf@plt>
  40597c:	ldr	x1, [x22, #3800]
  405980:	mov	x0, x20
  405984:	ldr	x2, [x19, #48]
  405988:	bl	403760 <bfd_fprintf_vma@plt>
  40598c:	ldr	w2, [x19, #112]
  405990:	adrp	x0, 432000 <warn@@Base+0x3ff8>
  405994:	ldr	x1, [x19, #144]
  405998:	add	x0, x0, #0xdbd
  40599c:	bl	4037a0 <printf@plt>
  4059a0:	adrp	x0, 459000 <_bfd_std_section+0x120>
  4059a4:	ldr	w0, [x0, #1020]
  4059a8:	cbnz	w0, 4059b8 <ferror@plt+0x2118>
  4059ac:	adrp	x0, 432000 <warn@@Base+0x3ff8>
  4059b0:	add	x0, x0, #0xdcc
  4059b4:	bl	4037a0 <printf@plt>
  4059b8:	mov	x0, x21
  4059bc:	bl	4037a0 <printf@plt>
  4059c0:	ldr	w0, [x19, #32]
  4059c4:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  4059c8:	add	x1, x1, #0x268
  4059cc:	tbz	w0, #8, 4059ec <ferror@plt+0x214c>
  4059d0:	adrp	x2, 432000 <warn@@Base+0x3ff8>
  4059d4:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  4059d8:	add	x2, x2, #0xda3
  4059dc:	add	x0, x0, #0xb3e
  4059e0:	bl	4037a0 <printf@plt>
  4059e4:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  4059e8:	add	x1, x1, #0x2ab
  4059ec:	ldr	w0, [x19, #32]
  4059f0:	tbz	w0, #0, 405a10 <ferror@plt+0x2170>
  4059f4:	adrp	x2, 432000 <warn@@Base+0x3ff8>
  4059f8:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  4059fc:	add	x2, x2, #0xdde
  405a00:	add	x0, x0, #0xb3e
  405a04:	bl	4037a0 <printf@plt>
  405a08:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  405a0c:	add	x1, x1, #0x2ab
  405a10:	ldr	w0, [x19, #32]
  405a14:	tbz	w0, #7, 405a34 <ferror@plt+0x2194>
  405a18:	adrp	x2, 432000 <warn@@Base+0x3ff8>
  405a1c:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  405a20:	add	x2, x2, #0xde4
  405a24:	add	x0, x0, #0xb3e
  405a28:	bl	4037a0 <printf@plt>
  405a2c:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  405a30:	add	x1, x1, #0x2ab
  405a34:	ldr	w0, [x19, #32]
  405a38:	tbz	w0, #1, 405a58 <ferror@plt+0x21b8>
  405a3c:	adrp	x2, 432000 <warn@@Base+0x3ff8>
  405a40:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  405a44:	add	x2, x2, #0xe0d
  405a48:	add	x0, x0, #0xb3e
  405a4c:	bl	4037a0 <printf@plt>
  405a50:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  405a54:	add	x1, x1, #0x2ab
  405a58:	ldr	w0, [x19, #32]
  405a5c:	tbz	w0, #2, 405a7c <ferror@plt+0x21dc>
  405a60:	adrp	x2, 433000 <warn@@Base+0x4ff8>
  405a64:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  405a68:	add	x2, x2, #0x2c1
  405a6c:	add	x0, x0, #0xb3e
  405a70:	bl	4037a0 <printf@plt>
  405a74:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  405a78:	add	x1, x1, #0x2ab
  405a7c:	ldr	w0, [x19, #32]
  405a80:	tbz	w0, #3, 405aa0 <ferror@plt+0x2200>
  405a84:	adrp	x2, 432000 <warn@@Base+0x3ff8>
  405a88:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  405a8c:	add	x2, x2, #0xdf0
  405a90:	add	x0, x0, #0xb3e
  405a94:	bl	4037a0 <printf@plt>
  405a98:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  405a9c:	add	x1, x1, #0x2ab
  405aa0:	ldr	w0, [x19, #32]
  405aa4:	tbz	w0, #4, 405ac4 <ferror@plt+0x2224>
  405aa8:	adrp	x2, 432000 <warn@@Base+0x3ff8>
  405aac:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  405ab0:	add	x2, x2, #0xe57
  405ab4:	add	x0, x0, #0xb3e
  405ab8:	bl	4037a0 <printf@plt>
  405abc:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  405ac0:	add	x1, x1, #0x2ab
  405ac4:	ldr	w0, [x19, #32]
  405ac8:	tbz	w0, #5, 405ae8 <ferror@plt+0x2248>
  405acc:	adrp	x2, 432000 <warn@@Base+0x3ff8>
  405ad0:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  405ad4:	add	x2, x2, #0xe39
  405ad8:	add	x0, x0, #0xb3e
  405adc:	bl	4037a0 <printf@plt>
  405ae0:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  405ae4:	add	x1, x1, #0x2ab
  405ae8:	ldr	w0, [x19, #32]
  405aec:	tbz	w0, #6, 405b0c <ferror@plt+0x226c>
  405af0:	adrp	x2, 432000 <warn@@Base+0x3ff8>
  405af4:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  405af8:	add	x2, x2, #0xdf9
  405afc:	add	x0, x0, #0xb3e
  405b00:	bl	4037a0 <printf@plt>
  405b04:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  405b08:	add	x1, x1, #0x2ab
  405b0c:	ldr	w0, [x19, #32]
  405b10:	tbz	w0, #13, 405b30 <ferror@plt+0x2290>
  405b14:	adrp	x2, 432000 <warn@@Base+0x3ff8>
  405b18:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  405b1c:	add	x2, x2, #0xdfd
  405b20:	add	x0, x0, #0xb3e
  405b24:	bl	4037a0 <printf@plt>
  405b28:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  405b2c:	add	x1, x1, #0x2ab
  405b30:	ldr	w0, [x19, #32]
  405b34:	tbz	w0, #9, 405b54 <ferror@plt+0x22b4>
  405b38:	adrp	x2, 432000 <warn@@Base+0x3ff8>
  405b3c:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  405b40:	add	x2, x2, #0xe07
  405b44:	add	x0, x0, #0xb3e
  405b48:	bl	4037a0 <printf@plt>
  405b4c:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  405b50:	add	x1, x1, #0x2ab
  405b54:	ldr	w0, [x19, #32]
  405b58:	tbz	w0, #15, 405b78 <ferror@plt+0x22d8>
  405b5c:	adrp	x2, 432000 <warn@@Base+0x3ff8>
  405b60:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  405b64:	add	x2, x2, #0xe12
  405b68:	add	x0, x0, #0xb3e
  405b6c:	bl	4037a0 <printf@plt>
  405b70:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  405b74:	add	x1, x1, #0x2ab
  405b78:	ldr	w0, [x19, #32]
  405b7c:	tbz	w0, #16, 405b9c <ferror@plt+0x22fc>
  405b80:	adrp	x2, 432000 <warn@@Base+0x3ff8>
  405b84:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  405b88:	add	x2, x2, #0xe1a
  405b8c:	add	x0, x0, #0xb3e
  405b90:	bl	4037a0 <printf@plt>
  405b94:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  405b98:	add	x1, x1, #0x2ab
  405b9c:	mov	x0, x20
  405ba0:	str	x1, [sp, #72]
  405ba4:	bl	403460 <bfd_get_arch@plt>
  405ba8:	cmp	w0, #0x26
  405bac:	ldr	x1, [sp, #72]
  405bb0:	b.ne	405bfc <ferror@plt+0x235c>  // b.any
  405bb4:	ldr	w0, [x19, #32]
  405bb8:	tbz	w0, #28, 405bd8 <ferror@plt+0x2338>
  405bbc:	adrp	x2, 432000 <warn@@Base+0x3ff8>
  405bc0:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  405bc4:	add	x2, x2, #0xe27
  405bc8:	add	x0, x0, #0xb3e
  405bcc:	bl	4037a0 <printf@plt>
  405bd0:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  405bd4:	add	x1, x1, #0x2ab
  405bd8:	ldr	w0, [x19, #32]
  405bdc:	tbz	w0, #29, 405bfc <ferror@plt+0x235c>
  405be0:	adrp	x2, 432000 <warn@@Base+0x3ff8>
  405be4:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  405be8:	add	x2, x2, #0xe2d
  405bec:	add	x0, x0, #0xb3e
  405bf0:	bl	4037a0 <printf@plt>
  405bf4:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  405bf8:	add	x1, x1, #0x2ab
  405bfc:	ldr	w0, [x19, #32]
  405c00:	tbz	w0, #22, 405c20 <ferror@plt+0x2380>
  405c04:	adrp	x2, 432000 <warn@@Base+0x3ff8>
  405c08:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  405c0c:	add	x2, x2, #0xe33
  405c10:	add	x0, x0, #0xb3e
  405c14:	bl	4037a0 <printf@plt>
  405c18:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  405c1c:	add	x1, x1, #0x2ab
  405c20:	ldr	x0, [x20, #8]
  405c24:	ldr	w2, [x0, #8]
  405c28:	ldr	w0, [x19, #32]
  405c2c:	cmp	w2, #0x2
  405c30:	b.ne	405d24 <ferror@plt+0x2484>  // b.any
  405c34:	tbz	w0, #27, 405c54 <ferror@plt+0x23b4>
  405c38:	adrp	x2, 432000 <warn@@Base+0x3ff8>
  405c3c:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  405c40:	add	x2, x2, #0xe3e
  405c44:	add	x0, x0, #0xb3e
  405c48:	bl	4037a0 <printf@plt>
  405c4c:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  405c50:	add	x1, x1, #0x2ab
  405c54:	ldr	w0, [x19, #32]
  405c58:	tbz	w0, #30, 405c78 <ferror@plt+0x23d8>
  405c5c:	adrp	x2, 432000 <warn@@Base+0x3ff8>
  405c60:	add	x2, x2, #0xe45
  405c64:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  405c68:	add	x0, x0, #0xb3e
  405c6c:	bl	4037a0 <printf@plt>
  405c70:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  405c74:	add	x1, x1, #0x2ab
  405c78:	ldr	w0, [x19, #32]
  405c7c:	tbz	w0, #10, 405c9c <ferror@plt+0x23fc>
  405c80:	adrp	x2, 432000 <warn@@Base+0x3ff8>
  405c84:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  405c88:	add	x2, x2, #0xe5c
  405c8c:	add	x0, x0, #0xb3e
  405c90:	bl	4037a0 <printf@plt>
  405c94:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  405c98:	add	x1, x1, #0x2ab
  405c9c:	ldr	w0, [x19, #32]
  405ca0:	tbz	w0, #25, 405cc0 <ferror@plt+0x2420>
  405ca4:	adrp	x2, 432000 <warn@@Base+0x3ff8>
  405ca8:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  405cac:	add	x2, x2, #0xe69
  405cb0:	add	x0, x0, #0xb3e
  405cb4:	bl	4037a0 <printf@plt>
  405cb8:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  405cbc:	add	x1, x1, #0x2ab
  405cc0:	mov	x0, x20
  405cc4:	str	x1, [sp, #72]
  405cc8:	bl	403460 <bfd_get_arch@plt>
  405ccc:	cmp	w0, #0x34
  405cd0:	ldr	x1, [sp, #72]
  405cd4:	b.ne	405cfc <ferror@plt+0x245c>  // b.any
  405cd8:	ldr	w0, [x19, #32]
  405cdc:	tbz	w0, #29, 405cfc <ferror@plt+0x245c>
  405ce0:	adrp	x2, 432000 <warn@@Base+0x3ff8>
  405ce4:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  405ce8:	add	x2, x2, #0xe6f
  405cec:	add	x0, x0, #0xb3e
  405cf0:	bl	4037a0 <printf@plt>
  405cf4:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  405cf8:	add	x1, x1, #0x2ab
  405cfc:	ldr	w0, [x19, #32]
  405d00:	tbz	w0, #17, 405db8 <ferror@plt+0x2518>
  405d04:	and	w0, w0, #0xc0000
  405d08:	cmp	w0, #0x80, lsl #12
  405d0c:	b.eq	405d74 <ferror@plt+0x24d4>  // b.none
  405d10:	b.hi	405d60 <ferror@plt+0x24c0>  // b.pmore
  405d14:	cbz	w0, 405dd0 <ferror@plt+0x2530>
  405d18:	cmp	w0, #0x40, lsl #12
  405d1c:	b.eq	405ddc <ferror@plt+0x253c>  // b.none
  405d20:	bl	403400 <abort@plt>
  405d24:	cmp	w2, #0x5
  405d28:	b.ne	405c78 <ferror@plt+0x23d8>  // b.any
  405d2c:	tbz	w0, #30, 405d4c <ferror@plt+0x24ac>
  405d30:	adrp	x2, 432000 <warn@@Base+0x3ff8>
  405d34:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  405d38:	add	x2, x2, #0xe4c
  405d3c:	add	x0, x0, #0xb3e
  405d40:	bl	4037a0 <printf@plt>
  405d44:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  405d48:	add	x1, x1, #0x2ab
  405d4c:	ldr	w0, [x19, #32]
  405d50:	tbz	w0, #31, 405c78 <ferror@plt+0x23d8>
  405d54:	adrp	x2, 432000 <warn@@Base+0x3ff8>
  405d58:	add	x2, x2, #0xe53
  405d5c:	b	405c64 <ferror@plt+0x23c4>
  405d60:	cmp	w0, #0xc0, lsl #12
  405d64:	b.ne	405d20 <ferror@plt+0x2480>  // b.any
  405d68:	adrp	x2, 432000 <warn@@Base+0x3ff8>
  405d6c:	add	x2, x2, #0xd94
  405d70:	b	405d7c <ferror@plt+0x24dc>
  405d74:	adrp	x2, 432000 <warn@@Base+0x3ff8>
  405d78:	add	x2, x2, #0xd80
  405d7c:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  405d80:	add	x0, x0, #0xb3e
  405d84:	bl	4037a0 <printf@plt>
  405d88:	ldr	x0, [x20, #8]
  405d8c:	ldr	w0, [x0, #8]
  405d90:	cmp	w0, #0x2
  405d94:	b.ne	405db8 <ferror@plt+0x2518>  // b.any
  405d98:	ldr	x0, [x19, #224]
  405d9c:	cbz	x0, 405db8 <ferror@plt+0x2518>
  405da0:	ldr	x0, [x0, #64]
  405da4:	cbz	x0, 405db8 <ferror@plt+0x2518>
  405da8:	ldp	x1, x2, [x0]
  405dac:	adrp	x0, 432000 <warn@@Base+0x3ff8>
  405db0:	add	x0, x0, #0xe74
  405db4:	bl	4037a0 <printf@plt>
  405db8:	ldp	x19, x20, [sp, #16]
  405dbc:	mov	w0, #0xa                   	// #10
  405dc0:	ldp	x21, x22, [sp, #32]
  405dc4:	ldr	x23, [sp, #48]
  405dc8:	ldp	x29, x30, [sp], #80
  405dcc:	b	403800 <putchar@plt>
  405dd0:	adrp	x2, 432000 <warn@@Base+0x3ff8>
  405dd4:	add	x2, x2, #0xd6e
  405dd8:	b	405d7c <ferror@plt+0x24dc>
  405ddc:	adrp	x2, 432000 <warn@@Base+0x3ff8>
  405de0:	add	x2, x2, #0xd5b
  405de4:	b	405d7c <ferror@plt+0x24dc>
  405de8:	ldp	x19, x20, [sp, #16]
  405dec:	ldp	x21, x22, [sp, #32]
  405df0:	ldr	x23, [sp, #48]
  405df4:	ldp	x29, x30, [sp], #80
  405df8:	ret
  405dfc:	stp	x29, x30, [sp, #-160]!
  405e00:	mov	x29, sp
  405e04:	stp	x19, x20, [sp, #16]
  405e08:	mov	x19, x0
  405e0c:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  405e10:	add	x0, x0, #0xab0
  405e14:	stp	x21, x22, [sp, #32]
  405e18:	mov	x21, x2
  405e1c:	mov	x20, x1
  405e20:	stp	x23, x24, [sp, #48]
  405e24:	ldp	x2, x3, [x0]
  405e28:	stp	x2, x3, [sp, #96]
  405e2c:	ldp	x2, x3, [x0, #16]
  405e30:	stp	x2, x3, [sp, #112]
  405e34:	ldp	x2, x3, [x0, #32]
  405e38:	stp	x25, x26, [sp, #64]
  405e3c:	ldp	x0, x1, [x0, #48]
  405e40:	stp	x2, x3, [sp, #128]
  405e44:	stp	x0, x1, [sp, #144]
  405e48:	mov	x0, x20
  405e4c:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  405e50:	add	x1, x1, #0xe85
  405e54:	bl	4034b0 <strcmp@plt>
  405e58:	cbz	w0, 405e94 <ferror@plt+0x25f4>
  405e5c:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  405e60:	add	x1, x1, #0xe8a
  405e64:	mov	w2, #0x5                   	// #5
  405e68:	mov	x0, #0x0                   	// #0
  405e6c:	bl	403700 <dcgettext@plt>
  405e70:	mov	x22, x0
  405e74:	mov	x0, x20
  405e78:	bl	4056b0 <ferror@plt+0x1e10>
  405e7c:	mov	x1, x0
  405e80:	mov	x0, x22
  405e84:	bl	4037a0 <printf@plt>
  405e88:	mov	x1, x21
  405e8c:	mov	x0, x19
  405e90:	bl	403860 <ctf_import@plt>
  405e94:	adrp	x23, 432000 <warn@@Base+0x3ff8>
  405e98:	adrp	x24, 432000 <warn@@Base+0x3ff8>
  405e9c:	add	x26, sp, #0x60
  405ea0:	add	x23, x23, #0xea4
  405ea4:	add	x24, x24, #0xdd9
  405ea8:	mov	x20, #0x0                   	// #0
  405eac:	ldr	x22, [x26, x20, lsl #3]
  405eb0:	ldrb	w0, [x22]
  405eb4:	cbz	w0, 405f30 <ferror@plt+0x2690>
  405eb8:	adrp	x25, 404000 <ferror@plt+0x760>
  405ebc:	mov	x1, x22
  405ec0:	mov	x0, x23
  405ec4:	add	x25, x25, #0x724
  405ec8:	str	xzr, [sp, #88]
  405ecc:	bl	4037a0 <printf@plt>
  405ed0:	mov	x4, x24
  405ed4:	mov	x3, x25
  405ed8:	mov	w2, w20
  405edc:	add	x1, sp, #0x58
  405ee0:	mov	x0, x19
  405ee4:	bl	403160 <ctf_dump@plt>
  405ee8:	mov	x21, x0
  405eec:	cbnz	x0, 405f4c <ferror@plt+0x26ac>
  405ef0:	mov	x0, x19
  405ef4:	bl	403070 <ctf_errno@plt>
  405ef8:	cbz	w0, 405f5c <ferror@plt+0x26bc>
  405efc:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  405f00:	add	x1, x1, #0xeac
  405f04:	mov	w2, #0x5                   	// #5
  405f08:	mov	x0, #0x0                   	// #0
  405f0c:	bl	403700 <dcgettext@plt>
  405f10:	mov	x20, x0
  405f14:	mov	x0, x19
  405f18:	bl	403070 <ctf_errno@plt>
  405f1c:	bl	403140 <ctf_errmsg@plt>
  405f20:	mov	x2, x0
  405f24:	mov	x1, x22
  405f28:	mov	x0, x20
  405f2c:	bl	42cf00 <ferror@plt+0x29660>
  405f30:	mov	w0, #0x0                   	// #0
  405f34:	ldp	x19, x20, [sp, #16]
  405f38:	ldp	x21, x22, [sp, #32]
  405f3c:	ldp	x23, x24, [sp, #48]
  405f40:	ldp	x25, x26, [sp, #64]
  405f44:	ldp	x29, x30, [sp], #160
  405f48:	ret
  405f4c:	bl	403450 <puts@plt>
  405f50:	mov	x0, x21
  405f54:	bl	403510 <free@plt>
  405f58:	b	405ed0 <ferror@plt+0x2630>
  405f5c:	add	x20, x20, #0x1
  405f60:	b	405eac <ferror@plt+0x260c>
  405f64:	stp	x29, x30, [sp, #-80]!
  405f68:	mov	x29, sp
  405f6c:	stp	x19, x20, [sp, #16]
  405f70:	mov	x19, x4
  405f74:	mov	x20, x3
  405f78:	stp	x21, x22, [sp, #32]
  405f7c:	mov	x22, x1
  405f80:	mov	x21, x2
  405f84:	mov	x1, x4
  405f88:	mov	w2, w5
  405f8c:	stp	x23, x24, [sp, #48]
  405f90:	mov	x24, x0
  405f94:	adrp	x23, 432000 <warn@@Base+0x3ff8>
  405f98:	mov	x0, x3
  405f9c:	add	x23, x23, #0xc74
  405fa0:	str	x25, [sp, #64]
  405fa4:	bl	404760 <ferror@plt+0xec0>
  405fa8:	ldr	x25, [x19]
  405fac:	cbnz	x21, 406088 <ferror@plt+0x27e8>
  405fb0:	ldr	x0, [x22]
  405fb4:	ldr	x21, [x19, #8]
  405fb8:	bl	4056b0 <ferror@plt+0x1e10>
  405fbc:	mov	x2, x0
  405fc0:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  405fc4:	mov	x0, x21
  405fc8:	add	x1, x1, #0xec6
  405fcc:	blr	x25
  405fd0:	ldr	x21, [x22, #40]
  405fd4:	ldr	x2, [x19]
  405fd8:	cmp	x20, x21
  405fdc:	b.cs	406064 <ferror@plt+0x27c4>  // b.hs, b.nlast
  405fe0:	ldr	x0, [x19, #8]
  405fe4:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  405fe8:	add	x1, x1, #0xecb
  405fec:	blr	x2
  405ff0:	mov	x1, x19
  405ff4:	sub	x0, x21, x20
  405ff8:	mov	w2, #0x1                   	// #1
  405ffc:	bl	404760 <ferror@plt+0xec0>
  406000:	ldp	x2, x0, [x19]
  406004:	mov	x1, x23
  406008:	blr	x2
  40600c:	adrp	x0, 459000 <_bfd_std_section+0x120>
  406010:	ldr	w0, [x0, #1024]
  406014:	cbz	w0, 406148 <ferror@plt+0x28a8>
  406018:	ldp	x21, x19, [x19]
  40601c:	mov	w2, #0x5                   	// #5
  406020:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  406024:	mov	x0, #0x0                   	// #0
  406028:	add	x1, x1, #0xed6
  40602c:	bl	403700 <dcgettext@plt>
  406030:	ldr	x1, [x22, #40]
  406034:	ldr	x2, [x22, #144]
  406038:	mov	x16, x21
  40603c:	ldp	x21, x22, [sp, #32]
  406040:	sub	x2, x2, x1
  406044:	add	x2, x2, x20
  406048:	mov	x1, x0
  40604c:	mov	x0, x19
  406050:	ldp	x19, x20, [sp, #16]
  406054:	ldp	x23, x24, [sp, #48]
  406058:	ldr	x25, [sp, #64]
  40605c:	ldp	x29, x30, [sp], #80
  406060:	br	x16
  406064:	b.ls	406000 <ferror@plt+0x2760>  // b.plast
  406068:	ldr	x0, [x19, #8]
  40606c:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  406070:	add	x1, x1, #0xecf
  406074:	blr	x2
  406078:	mov	x1, x19
  40607c:	sub	x0, x20, x21
  406080:	mov	w2, #0x1                   	// #1
  406084:	b	405ffc <ferror@plt+0x275c>
  406088:	ldr	x0, [x19, #8]
  40608c:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  406090:	add	x1, x1, #0xed3
  406094:	blr	x25
  406098:	mov	x2, x21
  40609c:	mov	x1, x19
  4060a0:	mov	x0, x24
  4060a4:	bl	405788 <ferror@plt+0x1ee8>
  4060a8:	ldr	x2, [x21, #32]
  4060ac:	ldr	x1, [x21, #16]
  4060b0:	ldr	x0, [x2, #40]
  4060b4:	add	x1, x1, x0
  4060b8:	cmp	x20, x1
  4060bc:	b.eq	406000 <ferror@plt+0x2760>  // b.none
  4060c0:	ldr	w3, [x24, #72]
  4060c4:	mov	w0, #0x42                  	// #66
  4060c8:	tst	w3, w0
  4060cc:	b.eq	4060e0 <ferror@plt+0x2840>  // b.none
  4060d0:	adrp	x0, 458000 <_sch_istable+0x1478>
  4060d4:	add	x0, x0, #0xff8
  4060d8:	cmp	x2, x0
  4060dc:	b.eq	406000 <ferror@plt+0x2760>  // b.none
  4060e0:	cmp	x20, x1
  4060e4:	ldp	x2, x0, [x19]
  4060e8:	b.cs	406118 <ferror@plt+0x2878>  // b.hs, b.nlast
  4060ec:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  4060f0:	add	x1, x1, #0xecb
  4060f4:	blr	x2
  4060f8:	ldr	x0, [x21, #32]
  4060fc:	mov	w2, #0x1                   	// #1
  406100:	ldr	x1, [x21, #16]
  406104:	ldr	x0, [x0, #40]
  406108:	add	x0, x0, x1
  40610c:	mov	x1, x19
  406110:	sub	x0, x0, x20
  406114:	b	405ffc <ferror@plt+0x275c>
  406118:	b.ls	406000 <ferror@plt+0x2760>  // b.plast
  40611c:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  406120:	add	x1, x1, #0xecf
  406124:	blr	x2
  406128:	ldr	x0, [x21, #32]
  40612c:	mov	x1, x19
  406130:	ldr	x3, [x21, #16]
  406134:	mov	w2, #0x1                   	// #1
  406138:	ldr	x0, [x0, #40]
  40613c:	sub	x0, x20, x0
  406140:	sub	x0, x0, x3
  406144:	b	405ffc <ferror@plt+0x275c>
  406148:	ldp	x19, x20, [sp, #16]
  40614c:	ldp	x21, x22, [sp, #32]
  406150:	ldp	x23, x24, [sp, #48]
  406154:	ldr	x25, [sp, #64]
  406158:	ldp	x29, x30, [sp], #80
  40615c:	ret
  406160:	stp	x29, x30, [sp, #-48]!
  406164:	mov	x29, sp
  406168:	stp	x21, x22, [sp, #32]
  40616c:	adrp	x21, 459000 <_bfd_std_section+0x120>
  406170:	add	x21, x21, #0x348
  406174:	stp	x19, x20, [sp, #16]
  406178:	mov	x20, x0
  40617c:	mov	x19, x1
  406180:	ldr	w0, [x21, #188]
  406184:	cmp	w0, #0x0
  406188:	ldr	x0, [x21, #56]
  40618c:	cset	w22, eq  // eq = none
  406190:	cmp	x0, #0x0
  406194:	b.gt	406208 <ferror@plt+0x2968>
  406198:	ldp	x2, x0, [x19]
  40619c:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  4061a0:	add	x1, x1, #0x32f
  4061a4:	blr	x2
  4061a8:	mov	x0, x20
  4061ac:	mov	w2, w22
  4061b0:	mov	x1, x19
  4061b4:	bl	404760 <ferror@plt+0xec0>
  4061b8:	ldr	w0, [x21, #184]
  4061bc:	cbz	w0, 406284 <ferror@plt+0x29e4>
  4061c0:	mov	w2, #0x5                   	// #5
  4061c4:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  4061c8:	mov	x0, #0x0                   	// #0
  4061cc:	add	x1, x1, #0xed6
  4061d0:	ldp	x21, x22, [x19]
  4061d4:	bl	403700 <dcgettext@plt>
  4061d8:	ldr	x3, [x19, #48]
  4061dc:	ldr	x1, [x3, #40]
  4061e0:	mov	x16, x21
  4061e4:	ldr	x2, [x3, #144]
  4061e8:	sub	x2, x2, x1
  4061ec:	mov	x1, x0
  4061f0:	add	x2, x2, x20
  4061f4:	mov	x0, x22
  4061f8:	ldp	x19, x20, [sp, #16]
  4061fc:	ldp	x21, x22, [sp, #32]
  406200:	ldp	x29, x30, [sp], #48
  406204:	br	x16
  406208:	ldr	x21, [x1, #16]
  40620c:	ldr	x0, [x21, #40]
  406210:	cbz	x0, 40626c <ferror@plt+0x29cc>
  406214:	ldr	x0, [x0]
  406218:	cbz	x0, 40626c <ferror@plt+0x29cc>
  40621c:	ldr	x2, [x0]
  406220:	cbz	x2, 40626c <ferror@plt+0x29cc>
  406224:	ldr	x1, [x2, #32]
  406228:	ldr	x0, [x2, #16]
  40622c:	add	x0, x20, x0
  406230:	ldr	x20, [x1, #40]
  406234:	add	x20, x0, x20
  406238:	adrp	x0, 458000 <_sch_istable+0x1478>
  40623c:	add	x0, x0, #0xff8
  406240:	cmp	x1, x0
  406244:	b.ne	40626c <ferror@plt+0x29cc>  // b.any
  406248:	mov	x4, x19
  40624c:	mov	w5, w22
  406250:	mov	x3, x20
  406254:	ldr	x0, [x21]
  406258:	ldp	x19, x20, [sp, #16]
  40625c:	ldp	x21, x22, [sp, #32]
  406260:	ldp	x29, x30, [sp], #48
  406264:	ldr	x1, [x4, #48]
  406268:	b	405f64 <ferror@plt+0x26c4>
  40626c:	mov	x2, #0x0                   	// #0
  406270:	mov	x1, x19
  406274:	mov	x0, x20
  406278:	bl	405290 <ferror@plt+0x19f0>
  40627c:	mov	x2, x0
  406280:	b	406248 <ferror@plt+0x29a8>
  406284:	ldp	x19, x20, [sp, #16]
  406288:	ldp	x21, x22, [sp, #32]
  40628c:	ldp	x29, x30, [sp], #48
  406290:	ret
  406294:	stp	x29, x30, [sp, #-192]!
  406298:	mov	x29, sp
  40629c:	stp	x25, x26, [sp, #64]
  4062a0:	adrp	x26, 459000 <_bfd_std_section+0x120>
  4062a4:	add	x26, x26, #0x348
  4062a8:	str	x1, [sp, #120]
  4062ac:	stp	x19, x20, [sp, #16]
  4062b0:	ldr	w1, [x26, #192]
  4062b4:	stp	x21, x22, [sp, #32]
  4062b8:	mov	x21, x0
  4062bc:	stp	x23, x24, [sp, #48]
  4062c0:	mov	x24, x2
  4062c4:	stp	x27, x28, [sp, #80]
  4062c8:	mov	x28, x3
  4062cc:	cbnz	w1, 4062ec <ferror@plt+0x2a4c>
  4062d0:	add	x1, sp, #0xa0
  4062d4:	mov	x2, #0xffffffffffffffff    	// #-1
  4062d8:	bl	4036a0 <bfd_sprintf_vma@plt>
  4062dc:	add	x0, sp, #0xa0
  4062e0:	bl	402fd0 <strlen@plt>
  4062e4:	sub	w0, w0, #0x7
  4062e8:	str	w0, [x26, #192]
  4062ec:	ldr	w1, [x26, #192]
  4062f0:	adrp	x4, 433000 <warn@@Base+0x4ff8>
  4062f4:	add	x4, x4, #0x268
  4062f8:	mov	w3, #0xc                   	// #12
  4062fc:	mov	x2, x4
  406300:	adrp	x0, 432000 <warn@@Base+0x3ff8>
  406304:	add	x0, x0, #0xf08
  406308:	mov	x22, #0x0                   	// #0
  40630c:	bl	4037a0 <printf@plt>
  406310:	mov	x19, #0x0                   	// #0
  406314:	adrp	x0, 457000 <memcpy@GLIBC_2.17>
  406318:	add	x0, x0, #0x4b0
  40631c:	stp	wzr, wzr, [sp, #112]
  406320:	str	x0, [sp, #128]
  406324:	adrp	x0, 458000 <_sch_istable+0x1478>
  406328:	add	x0, x0, #0xed8
  40632c:	str	x0, [sp, #104]
  406330:	cbz	x28, 40633c <ferror@plt+0x2a9c>
  406334:	ldr	x23, [x24]
  406338:	cbnz	x23, 40636c <ferror@plt+0x2acc>
  40633c:	cbz	x19, 406348 <ferror@plt+0x2aa8>
  406340:	mov	x0, x19
  406344:	bl	403510 <free@plt>
  406348:	cbz	x22, 4066c8 <ferror@plt+0x2e28>
  40634c:	mov	x0, x22
  406350:	ldp	x19, x20, [sp, #16]
  406354:	ldp	x21, x22, [sp, #32]
  406358:	ldp	x23, x24, [sp, #48]
  40635c:	ldp	x25, x26, [sp, #64]
  406360:	ldp	x27, x28, [sp, #80]
  406364:	ldp	x29, x30, [sp], #192
  406368:	b	403510 <free@plt>
  40636c:	ldr	x0, [sp, #128]
  406370:	ldr	x3, [x23, #8]
  406374:	ldr	x0, [x0, #8]
  406378:	cmn	x0, #0x1
  40637c:	b.eq	406388 <ferror@plt+0x2ae8>  // b.none
  406380:	cmp	x0, x3
  406384:	b.hi	406668 <ferror@plt+0x2dc8>  // b.pmore
  406388:	ldr	x0, [sp, #128]
  40638c:	ldr	x0, [x0, #16]
  406390:	cmn	x0, #0x1
  406394:	b.eq	4063a0 <ferror@plt+0x2b00>  // b.none
  406398:	cmp	x0, x3
  40639c:	b.cc	406668 <ferror@plt+0x2dc8>  // b.lo, b.ul, b.last
  4063a0:	ldr	w0, [x26, #196]
  4063a4:	cbz	w0, 406480 <ferror@plt+0x2be0>
  4063a8:	ldr	x0, [sp, #120]
  4063ac:	cbz	x0, 406480 <ferror@plt+0x2be0>
  4063b0:	ldr	x0, [x21, #8]
  4063b4:	add	x7, sp, #0x94
  4063b8:	ldr	x1, [x26, #80]
  4063bc:	add	x6, sp, #0x90
  4063c0:	ldr	x2, [sp, #120]
  4063c4:	add	x5, sp, #0xa0
  4063c8:	ldr	x8, [x0, #568]
  4063cc:	add	x4, sp, #0x98
  4063d0:	mov	x0, x21
  4063d4:	blr	x8
  4063d8:	cbz	w0, 406480 <ferror@plt+0x2be0>
  4063dc:	ldr	x20, [sp, #160]
  4063e0:	cbz	x20, 406428 <ferror@plt+0x2b88>
  4063e4:	cbz	x22, 4063f8 <ferror@plt+0x2b58>
  4063e8:	mov	x1, x22
  4063ec:	mov	x0, x20
  4063f0:	bl	4034b0 <strcmp@plt>
  4063f4:	cbz	w0, 406428 <ferror@plt+0x2b88>
  4063f8:	mov	x0, x20
  4063fc:	bl	4056b0 <ferror@plt+0x1e10>
  406400:	mov	x1, x0
  406404:	adrp	x0, 432000 <warn@@Base+0x3ff8>
  406408:	add	x0, x0, #0xf24
  40640c:	bl	4037a0 <printf@plt>
  406410:	cbz	x22, 40641c <ferror@plt+0x2b7c>
  406414:	mov	x0, x22
  406418:	bl	403510 <free@plt>
  40641c:	ldr	x0, [sp, #160]
  406420:	bl	4032c0 <xstrdup@plt>
  406424:	mov	x22, x0
  406428:	ldr	w0, [sp, #144]
  40642c:	cbz	w0, 406480 <ferror@plt+0x2be0>
  406430:	ldr	w1, [sp, #112]
  406434:	cmp	w0, w1
  406438:	b.eq	406468 <ferror@plt+0x2bc8>  // b.none
  40643c:	ldr	w1, [sp, #148]
  406440:	ldr	x0, [sp, #152]
  406444:	cbnz	w1, 4064e0 <ferror@plt+0x2c40>
  406448:	cbz	x0, 40653c <ferror@plt+0x2c9c>
  40644c:	bl	4056b0 <ferror@plt+0x1e10>
  406450:	mov	x1, x0
  406454:	ldp	w2, w3, [sp, #144]
  406458:	adrp	x0, 432000 <warn@@Base+0x3ff8>
  40645c:	add	x0, x0, #0xf32
  406460:	bl	4037a0 <printf@plt>
  406464:	b	4064fc <ferror@plt+0x2c5c>
  406468:	ldr	x0, [sp, #152]
  40646c:	cbnz	x0, 4064cc <ferror@plt+0x2c2c>
  406470:	ldr	w1, [sp, #116]
  406474:	ldr	w0, [sp, #148]
  406478:	cmp	w0, w1
  40647c:	b.ne	40643c <ferror@plt+0x2b9c>  // b.any
  406480:	ldr	x25, [x23]
  406484:	cbz	x25, 406548 <ferror@plt+0x2ca8>
  406488:	ldr	x25, [x25]
  40648c:	cbz	x25, 406548 <ferror@plt+0x2ca8>
  406490:	ldr	x0, [x25, #32]
  406494:	ldr	x25, [x25, #8]
  406498:	ldr	x27, [x0]
  40649c:	ldr	x0, [sp, #104]
  4064a0:	ldr	x2, [x23, #8]
  4064a4:	ldr	x1, [x0]
  4064a8:	mov	x0, x21
  4064ac:	bl	403760 <bfd_fprintf_vma@plt>
  4064b0:	ldr	x0, [x23, #24]
  4064b4:	cbnz	x0, 406550 <ferror@plt+0x2cb0>
  4064b8:	adrp	x0, 432000 <warn@@Base+0x3ff8>
  4064bc:	add	x0, x0, #0xf4c
  4064c0:	bl	4037a0 <printf@plt>
  4064c4:	mov	x20, #0x0                   	// #0
  4064c8:	b	4065f4 <ferror@plt+0x2d54>
  4064cc:	cbz	x19, 406470 <ferror@plt+0x2bd0>
  4064d0:	mov	x1, x19
  4064d4:	bl	4030c0 <filename_cmp@plt>
  4064d8:	cbnz	w0, 40643c <ferror@plt+0x2b9c>
  4064dc:	b	406470 <ferror@plt+0x2bd0>
  4064e0:	cbz	x0, 406530 <ferror@plt+0x2c90>
  4064e4:	bl	4056b0 <ferror@plt+0x1e10>
  4064e8:	mov	x1, x0
  4064ec:	ldr	w2, [sp, #144]
  4064f0:	adrp	x0, 432000 <warn@@Base+0x3ff8>
  4064f4:	add	x0, x0, #0xf2b
  4064f8:	bl	4037a0 <printf@plt>
  4064fc:	ldr	w0, [sp, #144]
  406500:	str	w0, [sp, #112]
  406504:	ldr	w0, [sp, #148]
  406508:	str	w0, [sp, #116]
  40650c:	cbz	x19, 406518 <ferror@plt+0x2c78>
  406510:	mov	x0, x19
  406514:	bl	403510 <free@plt>
  406518:	ldr	x19, [sp, #152]
  40651c:	cbz	x19, 406480 <ferror@plt+0x2be0>
  406520:	mov	x0, x19
  406524:	bl	4032c0 <xstrdup@plt>
  406528:	mov	x19, x0
  40652c:	b	406480 <ferror@plt+0x2be0>
  406530:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  406534:	add	x1, x1, #0xeec
  406538:	b	4064ec <ferror@plt+0x2c4c>
  40653c:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  406540:	add	x1, x1, #0xeec
  406544:	b	406454 <ferror@plt+0x2bb4>
  406548:	mov	x27, #0x0                   	// #0
  40654c:	b	40649c <ferror@plt+0x2bfc>
  406550:	ldr	x2, [x0, #32]
  406554:	cbz	x2, 40667c <ferror@plt+0x2ddc>
  406558:	ldr	x0, [x21, #8]
  40655c:	ldr	w0, [x0, #8]
  406560:	cmp	w0, #0x5
  406564:	b.ne	406674 <ferror@plt+0x2dd4>  // b.any
  406568:	ldr	x0, [x21, #248]
  40656c:	ldrh	w0, [x0, #58]
  406570:	cmp	w0, #0x2b
  406574:	b.ne	406674 <ferror@plt+0x2dd4>  // b.any
  406578:	cmp	x28, #0x1
  40657c:	b.le	406674 <ferror@plt+0x2dd4>
  406580:	mov	x0, x2
  406584:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  406588:	add	x1, x1, #0xf60
  40658c:	str	x2, [sp, #136]
  406590:	bl	4034b0 <strcmp@plt>
  406594:	ldr	x2, [sp, #136]
  406598:	cbnz	w0, 406674 <ferror@plt+0x2dd4>
  40659c:	ldr	x20, [x24, #8]
  4065a0:	cbz	x20, 406674 <ferror@plt+0x2dd4>
  4065a4:	ldr	x0, [x20, #24]
  4065a8:	cbz	x0, 406674 <ferror@plt+0x2dd4>
  4065ac:	ldr	x1, [x20, #8]
  4065b0:	ldr	x3, [x23, #8]
  4065b4:	cmp	x3, x1
  4065b8:	b.ne	406674 <ferror@plt+0x2dd4>  // b.any
  4065bc:	ldr	x0, [x0, #32]
  4065c0:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  4065c4:	add	x1, x1, #0xf6d
  4065c8:	bl	4034b0 <strcmp@plt>
  4065cc:	ldr	x2, [sp, #136]
  4065d0:	cbnz	w0, 406674 <ferror@plt+0x2dd4>
  4065d4:	ldr	x20, [x20, #16]
  4065d8:	adrp	x2, 432000 <warn@@Base+0x3ff8>
  4065dc:	add	x24, x24, #0x8
  4065e0:	add	x2, x2, #0xef0
  4065e4:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  4065e8:	mov	x1, x2
  4065ec:	add	x0, x0, #0x7c0
  4065f0:	bl	4037a0 <printf@plt>
  4065f4:	cbz	x25, 406690 <ferror@plt+0x2df0>
  4065f8:	ldr	x0, [x23]
  4065fc:	mov	x1, #0x0                   	// #0
  406600:	ldr	x2, [x0]
  406604:	mov	x0, x21
  406608:	bl	405788 <ferror@plt+0x1ee8>
  40660c:	ldr	x23, [x23, #16]
  406610:	cbz	x23, 40663c <ferror@plt+0x2d9c>
  406614:	tbz	x23, #63, 4066b8 <ferror@plt+0x2e18>
  406618:	neg	x23, x23
  40661c:	adrp	x0, 432000 <warn@@Base+0x3ff8>
  406620:	add	x0, x0, #0xecb
  406624:	bl	4037a0 <printf@plt>
  406628:	ldr	x0, [sp, #104]
  40662c:	mov	x2, x23
  406630:	ldr	x1, [x0]
  406634:	mov	x0, x21
  406638:	bl	403760 <bfd_fprintf_vma@plt>
  40663c:	cbz	x20, 406660 <ferror@plt+0x2dc0>
  406640:	adrp	x0, 432000 <warn@@Base+0x3ff8>
  406644:	add	x0, x0, #0xecf
  406648:	bl	4037a0 <printf@plt>
  40664c:	ldr	x0, [sp, #104]
  406650:	mov	x2, x20
  406654:	ldr	x1, [x0]
  406658:	mov	x0, x21
  40665c:	bl	403760 <bfd_fprintf_vma@plt>
  406660:	mov	w0, #0xa                   	// #10
  406664:	bl	403800 <putchar@plt>
  406668:	add	x24, x24, #0x8
  40666c:	sub	x28, x28, #0x1
  406670:	b	406330 <ferror@plt+0x2a90>
  406674:	mov	x20, #0x0                   	// #0
  406678:	b	4065e4 <ferror@plt+0x2d44>
  40667c:	ldr	w1, [x0]
  406680:	adrp	x0, 432000 <warn@@Base+0x3ff8>
  406684:	add	x0, x0, #0xf78
  406688:	bl	4037a0 <printf@plt>
  40668c:	b	4064c4 <ferror@plt+0x2c24>
  406690:	cbnz	x27, 40669c <ferror@plt+0x2dfc>
  406694:	adrp	x27, 432000 <warn@@Base+0x3ff8>
  406698:	add	x27, x27, #0xefe
  40669c:	mov	x0, x27
  4066a0:	bl	4056b0 <ferror@plt+0x1e10>
  4066a4:	mov	x1, x0
  4066a8:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  4066ac:	add	x0, x0, #0x2cc
  4066b0:	bl	4037a0 <printf@plt>
  4066b4:	b	40660c <ferror@plt+0x2d6c>
  4066b8:	adrp	x0, 432000 <warn@@Base+0x3ff8>
  4066bc:	add	x0, x0, #0xecf
  4066c0:	bl	4037a0 <printf@plt>
  4066c4:	b	406628 <ferror@plt+0x2d88>
  4066c8:	ldp	x19, x20, [sp, #16]
  4066cc:	ldp	x21, x22, [sp, #32]
  4066d0:	ldp	x23, x24, [sp, #48]
  4066d4:	ldp	x25, x26, [sp, #64]
  4066d8:	ldp	x27, x28, [sp, #80]
  4066dc:	ldp	x29, x30, [sp], #192
  4066e0:	ret
  4066e4:	stp	x29, x30, [sp, #-208]!
  4066e8:	mov	x29, sp
  4066ec:	stp	x19, x20, [sp, #16]
  4066f0:	mov	x19, x1
  4066f4:	stp	x21, x22, [sp, #32]
  4066f8:	stp	x23, x24, [sp, #48]
  4066fc:	stp	x25, x26, [sp, #64]
  406700:	mov	x25, x0
  406704:	stp	x27, x28, [sp, #80]
  406708:	str	xzr, [sp, #136]
  40670c:	bl	4033e0 <bfd_octets_per_byte@plt>
  406710:	mov	w26, w0
  406714:	ldr	w0, [x19, #32]
  406718:	tbz	w0, #8, 406828 <ferror@plt+0x2f88>
  40671c:	mov	x0, x19
  406720:	bl	4051d8 <ferror@plt+0x1938>
  406724:	cbz	w0, 406828 <ferror@plt+0x2f88>
  406728:	ldr	x22, [x19, #56]
  40672c:	cbz	x22, 406828 <ferror@plt+0x2f88>
  406730:	adrp	x0, 457000 <memcpy@GLIBC_2.17>
  406734:	add	x0, x0, #0x4b0
  406738:	ldr	x1, [x0, #8]
  40673c:	cmn	x1, #0x1
  406740:	b.eq	406844 <ferror@plt+0x2fa4>  // b.none
  406744:	ldr	x2, [x19, #40]
  406748:	subs	x20, x1, x2
  40674c:	csel	x20, x20, xzr, cs  // cs = hs, nlast
  406750:	mov	w27, w26
  406754:	ldr	x1, [x0, #16]
  406758:	udiv	x22, x22, x27
  40675c:	cmn	x1, #0x1
  406760:	b.eq	406778 <ferror@plt+0x2ed8>  // b.none
  406764:	ldr	x2, [x19, #40]
  406768:	subs	x0, x1, x2
  40676c:	csel	x0, x0, xzr, cs  // cs = hs, nlast
  406770:	cmp	x22, x0
  406774:	csel	x22, x22, x0, ls  // ls = plast
  406778:	cmp	x20, x22
  40677c:	b.cs	406828 <ferror@plt+0x2f88>  // b.hs, b.nlast
  406780:	mov	w2, #0x5                   	// #5
  406784:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  406788:	mov	x0, #0x0                   	// #0
  40678c:	add	x1, x1, #0xf81
  406790:	bl	403700 <dcgettext@plt>
  406794:	mov	x21, x0
  406798:	ldr	x0, [x19]
  40679c:	bl	4056b0 <ferror@plt+0x1e10>
  4067a0:	mov	x1, x0
  4067a4:	mov	x0, x21
  4067a8:	bl	4037a0 <printf@plt>
  4067ac:	adrp	x0, 459000 <_bfd_std_section+0x120>
  4067b0:	ldr	w0, [x0, #1024]
  4067b4:	cbz	w0, 4067d8 <ferror@plt+0x2f38>
  4067b8:	mov	w2, #0x5                   	// #5
  4067bc:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  4067c0:	mov	x0, #0x0                   	// #0
  4067c4:	add	x1, x1, #0xf99
  4067c8:	bl	403700 <dcgettext@plt>
  4067cc:	ldr	x1, [x19, #144]
  4067d0:	add	x1, x20, x1
  4067d4:	bl	4037a0 <printf@plt>
  4067d8:	mov	w0, #0xa                   	// #10
  4067dc:	bl	403800 <putchar@plt>
  4067e0:	add	x2, sp, #0x88
  4067e4:	mov	x1, x19
  4067e8:	mov	x0, x25
  4067ec:	bl	403320 <bfd_get_full_section_contents@plt>
  4067f0:	cbnz	w0, 40684c <ferror@plt+0x2fac>
  4067f4:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  4067f8:	add	x1, x1, #0xfbc
  4067fc:	mov	w2, #0x5                   	// #5
  406800:	mov	x0, #0x0                   	// #0
  406804:	bl	403700 <dcgettext@plt>
  406808:	mov	x20, x0
  40680c:	ldr	x19, [x19]
  406810:	bl	403250 <bfd_get_error@plt>
  406814:	bl	4036e0 <bfd_errmsg@plt>
  406818:	mov	x2, x0
  40681c:	mov	x1, x19
  406820:	mov	x0, x20
  406824:	bl	42cf00 <ferror@plt+0x29660>
  406828:	ldp	x19, x20, [sp, #16]
  40682c:	ldp	x21, x22, [sp, #32]
  406830:	ldp	x23, x24, [sp, #48]
  406834:	ldp	x25, x26, [sp, #64]
  406838:	ldp	x27, x28, [sp, #80]
  40683c:	ldp	x29, x30, [sp], #208
  406840:	ret
  406844:	mov	x20, #0x0                   	// #0
  406848:	b	406750 <ferror@plt+0x2eb0>
  40684c:	ldr	x2, [x19, #40]
  406850:	add	x1, sp, #0x90
  406854:	mov	x0, x25
  406858:	add	x24, sp, #0x90
  40685c:	add	x2, x20, x2
  406860:	bl	4036a0 <bfd_sprintf_vma@plt>
  406864:	add	x0, sp, #0x90
  406868:	mov	w21, #0x0                   	// #0
  40686c:	bl	402fd0 <strlen@plt>
  406870:	mov	x1, x24
  406874:	ldrb	w2, [x1]
  406878:	cmp	w2, #0x30
  40687c:	b.ne	40688c <ferror@plt+0x2fec>  // b.any
  406880:	ldrb	w2, [x1, #1]!
  406884:	add	w3, w21, #0x1
  406888:	cbnz	w2, 4069d4 <ferror@plt+0x3134>
  40688c:	ldr	x2, [x19, #40]
  406890:	sub	w21, w0, w21
  406894:	cmp	w21, #0x4
  406898:	add	x1, sp, #0x90
  40689c:	sub	x2, x2, #0x1
  4068a0:	mov	x0, x25
  4068a4:	add	x2, x2, x22
  4068a8:	mov	w23, #0x4                   	// #4
  4068ac:	csel	w23, w21, w23, ge  // ge = tcont
  4068b0:	bl	4036a0 <bfd_sprintf_vma@plt>
  4068b4:	add	x0, sp, #0x90
  4068b8:	mov	w21, #0x0                   	// #0
  4068bc:	bl	402fd0 <strlen@plt>
  4068c0:	ldrb	w1, [x24]
  4068c4:	cmp	w1, #0x30
  4068c8:	b.ne	4068d8 <ferror@plt+0x3038>  // b.any
  4068cc:	ldrb	w1, [x24, #1]!
  4068d0:	add	w2, w21, #0x1
  4068d4:	cbnz	w1, 4069dc <ferror@plt+0x313c>
  4068d8:	sub	w21, w0, w21
  4068dc:	mul	x28, x22, x27
  4068e0:	cmp	w21, w23
  4068e4:	adrp	x0, 432000 <warn@@Base+0x3ff8>
  4068e8:	csel	w21, w21, w23, ge  // ge = tcont
  4068ec:	add	x0, x0, #0xddb
  4068f0:	str	x0, [sp, #112]
  4068f4:	ldr	x2, [x19, #40]
  4068f8:	add	x1, sp, #0x90
  4068fc:	mov	x0, x25
  406900:	add	x2, x20, x2
  406904:	bl	4036a0 <bfd_sprintf_vma@plt>
  406908:	add	x0, sp, #0x90
  40690c:	bl	402fd0 <strlen@plt>
  406910:	mov	x23, x0
  406914:	mov	w24, w23
  406918:	mov	w0, #0x20                  	// #32
  40691c:	bl	403800 <putchar@plt>
  406920:	cmp	w21, w24
  406924:	b.gt	4069e4 <ferror@plt+0x3144>
  406928:	subs	w1, w21, w23
  40692c:	add	x2, sp, #0x90
  406930:	csel	w1, w1, wzr, ge  // ge = tcont
  406934:	add	w0, w1, w23
  406938:	adrp	x1, 458000 <_sch_istable+0x1478>
  40693c:	mul	x23, x27, x20
  406940:	ldr	x1, [x1, #3800]
  406944:	sxtw	x0, w0
  406948:	sub	x0, x0, w21, sxtw
  40694c:	mov	x24, x23
  406950:	add	x0, x2, x0
  406954:	bl	402fe0 <fputs@plt>
  406958:	mov	w0, #0x20                  	// #32
  40695c:	bl	403800 <putchar@plt>
  406960:	cmn	x23, #0x11
  406964:	sub	x1, x23, #0x1
  406968:	mov	x0, #0x11                  	// #17
  40696c:	csinc	x0, x0, xzr, ls  // ls = plast
  406970:	add	x0, x0, x1
  406974:	str	x0, [sp, #104]
  406978:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40697c:	add	x0, x0, #0x7ff
  406980:	str	x0, [sp, #120]
  406984:	ldr	x0, [sp, #104]
  406988:	cmp	x0, x24
  40698c:	b.ne	4069f4 <ferror@plt+0x3154>  // b.any
  406990:	mov	w0, #0x20                  	// #32
  406994:	bl	403800 <putchar@plt>
  406998:	adrp	x0, 456000 <warn@@Base+0x27ff8>
  40699c:	add	x0, x0, #0xb88
  4069a0:	str	x0, [sp, #104]
  4069a4:	cmp	x24, x23
  4069a8:	b.ne	406a34 <ferror@plt+0x3194>  // b.any
  4069ac:	mov	w0, #0xa                   	// #10
  4069b0:	bl	403800 <putchar@plt>
  4069b4:	mov	w0, #0x10                  	// #16
  4069b8:	udiv	w0, w0, w26
  4069bc:	add	x20, x20, x0
  4069c0:	cmp	x22, x20
  4069c4:	b.hi	4068f4 <ferror@plt+0x3054>  // b.pmore
  4069c8:	ldr	x0, [sp, #136]
  4069cc:	bl	403510 <free@plt>
  4069d0:	b	406828 <ferror@plt+0x2f88>
  4069d4:	mov	w21, w3
  4069d8:	b	406874 <ferror@plt+0x2fd4>
  4069dc:	mov	w21, w2
  4069e0:	b	4068c0 <ferror@plt+0x3020>
  4069e4:	mov	w0, #0x30                  	// #48
  4069e8:	add	w24, w24, #0x1
  4069ec:	bl	403800 <putchar@plt>
  4069f0:	b	406920 <ferror@plt+0x3080>
  4069f4:	cmp	x28, x24
  4069f8:	b.ls	406a28 <ferror@plt+0x3188>  // b.plast
  4069fc:	ldr	x0, [sp, #136]
  406a00:	ldrb	w1, [x0, x24]
  406a04:	ldr	x0, [sp, #120]
  406a08:	bl	4037a0 <printf@plt>
  406a0c:	and	x0, x24, #0x3
  406a10:	cmp	x0, #0x3
  406a14:	b.ne	406a20 <ferror@plt+0x3180>  // b.any
  406a18:	mov	w0, #0x20                  	// #32
  406a1c:	bl	403800 <putchar@plt>
  406a20:	add	x24, x24, #0x1
  406a24:	b	406984 <ferror@plt+0x30e4>
  406a28:	ldr	x0, [sp, #112]
  406a2c:	bl	4037a0 <printf@plt>
  406a30:	b	406a0c <ferror@plt+0x316c>
  406a34:	cmp	x28, x23
  406a38:	b.hi	406a4c <ferror@plt+0x31ac>  // b.pmore
  406a3c:	mov	w0, #0x20                  	// #32
  406a40:	add	x23, x23, #0x1
  406a44:	bl	403800 <putchar@plt>
  406a48:	b	4069a4 <ferror@plt+0x3104>
  406a4c:	ldr	x1, [sp, #136]
  406a50:	ldr	x2, [sp, #104]
  406a54:	ldrb	w0, [x1, x23]
  406a58:	ldrb	w1, [x1, x23]
  406a5c:	ldrh	w1, [x2, x1, lsl #1]
  406a60:	tst	x1, #0x10
  406a64:	mov	w1, #0x2e                  	// #46
  406a68:	csel	w0, w0, w1, ne  // ne = any
  406a6c:	b	406a40 <ferror@plt+0x31a0>
  406a70:	ldr	w0, [x1, #32]
  406a74:	tbnz	w0, #20, 406abc <ferror@plt+0x321c>
  406a78:	stp	x29, x30, [sp, #-32]!
  406a7c:	mov	x0, x1
  406a80:	mov	x29, sp
  406a84:	stp	x19, x20, [sp, #16]
  406a88:	mov	x19, x1
  406a8c:	mov	x20, x2
  406a90:	bl	4051d8 <ferror@plt+0x1938>
  406a94:	cbz	w0, 406ab0 <ferror@plt+0x3210>
  406a98:	ldr	x0, [x19]
  406a9c:	bl	402fd0 <strlen@plt>
  406aa0:	ldr	w1, [x20]
  406aa4:	cmp	w0, w1
  406aa8:	b.le	406ab0 <ferror@plt+0x3210>
  406aac:	str	w0, [x20]
  406ab0:	ldp	x19, x20, [sp, #16]
  406ab4:	ldp	x29, x30, [sp], #32
  406ab8:	ret
  406abc:	ret
  406ac0:	stp	x29, x30, [sp, #-96]!
  406ac4:	mov	x29, sp
  406ac8:	stp	x19, x20, [sp, #16]
  406acc:	adrp	x20, 459000 <_bfd_std_section+0x120>
  406ad0:	add	x20, x20, #0x348
  406ad4:	stp	x21, x22, [sp, #32]
  406ad8:	stp	x23, x24, [sp, #48]
  406adc:	stp	x25, x26, [sp, #64]
  406ae0:	stp	x27, x28, [sp, #80]
  406ae4:	cbz	w0, 406b3c <ferror@plt+0x329c>
  406ae8:	ldr	x24, [x20, #48]
  406aec:	adrp	x0, 432000 <warn@@Base+0x3ff8>
  406af0:	ldr	x22, [x20, #88]
  406af4:	add	x0, x0, #0xfe2
  406af8:	bl	403450 <puts@plt>
  406afc:	cbnz	x24, 406c5c <ferror@plt+0x33bc>
  406b00:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  406b04:	add	x1, x1, #0x5a1
  406b08:	mov	w2, #0x5                   	// #5
  406b0c:	mov	x0, #0x0                   	// #0
  406b10:	bl	403700 <dcgettext@plt>
  406b14:	bl	4037a0 <printf@plt>
  406b18:	ldp	x19, x20, [sp, #16]
  406b1c:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  406b20:	ldp	x21, x22, [sp, #32]
  406b24:	add	x0, x0, #0xceb
  406b28:	ldp	x23, x24, [sp, #48]
  406b2c:	ldp	x25, x26, [sp, #64]
  406b30:	ldp	x27, x28, [sp, #80]
  406b34:	ldp	x29, x30, [sp], #96
  406b38:	b	403450 <puts@plt>
  406b3c:	adrp	x0, 432000 <warn@@Base+0x3ff8>
  406b40:	add	x0, x0, #0xfea
  406b44:	ldr	x24, [x20, #16]
  406b48:	ldr	x22, [x20, #80]
  406b4c:	b	406af8 <ferror@plt+0x3258>
  406b50:	ldr	x0, [x22, x19, lsl #3]
  406b54:	cbnz	x0, 406b80 <ferror@plt+0x32e0>
  406b58:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  406b5c:	add	x1, x1, #0xff8
  406b60:	mov	w2, #0x5                   	// #5
  406b64:	bl	403700 <dcgettext@plt>
  406b68:	mov	x1, x19
  406b6c:	bl	4037a0 <printf@plt>
  406b70:	add	x19, x19, #0x1
  406b74:	cmp	x24, x19
  406b78:	b.gt	406b50 <ferror@plt+0x32b0>
  406b7c:	b	406b18 <ferror@plt+0x3278>
  406b80:	ldr	x21, [x0]
  406b84:	cbnz	x21, 406b98 <ferror@plt+0x32f8>
  406b88:	mov	x1, x26
  406b8c:	mov	w2, #0x5                   	// #5
  406b90:	mov	x0, #0x0                   	// #0
  406b94:	b	406b64 <ferror@plt+0x32c4>
  406b98:	ldr	x0, [x0, #32]
  406b9c:	bl	4051d8 <ferror@plt+0x1938>
  406ba0:	cbz	w0, 406b70 <ferror@plt+0x32d0>
  406ba4:	ldr	w0, [x20, #200]
  406ba8:	cbz	w0, 406bd4 <ferror@plt+0x3334>
  406bac:	ldr	w0, [x20, #176]
  406bb0:	ldr	x2, [x22, x19, lsl #3]
  406bb4:	cbnz	w0, 406bf0 <ferror@plt+0x3350>
  406bb8:	ldr	x0, [x21, #8]
  406bbc:	mov	w3, #0x2                   	// #2
  406bc0:	ldr	x1, [x27, #3800]
  406bc4:	ldr	x4, [x0, #520]
  406bc8:	mov	x0, x21
  406bcc:	blr	x4
  406bd0:	b	406c50 <ferror@plt+0x33b0>
  406bd4:	ldr	x0, [x21, #8]
  406bd8:	ldr	x1, [x22, x19, lsl #3]
  406bdc:	ldr	x2, [x0, #552]
  406be0:	mov	x0, x21
  406be4:	blr	x2
  406be8:	cbz	w0, 406bac <ferror@plt+0x330c>
  406bec:	b	406b70 <ferror@plt+0x32d0>
  406bf0:	ldr	x28, [x2, #8]
  406bf4:	cbz	x28, 406bb8 <ferror@plt+0x3318>
  406bf8:	ldrb	w0, [x28]
  406bfc:	cbz	w0, 406bb8 <ferror@plt+0x3318>
  406c00:	ldr	w2, [x25, #4]
  406c04:	mov	x1, x28
  406c08:	mov	x0, x21
  406c0c:	bl	4035e0 <bfd_demangle@plt>
  406c10:	mov	x23, x0
  406c14:	cbz	x0, 406c20 <ferror@plt+0x3380>
  406c18:	ldr	x0, [x22, x19, lsl #3]
  406c1c:	str	x23, [x0, #8]
  406c20:	ldr	x0, [x21, #8]
  406c24:	mov	w3, #0x2                   	// #2
  406c28:	ldr	x1, [x27, #3800]
  406c2c:	ldr	x2, [x22, x19, lsl #3]
  406c30:	ldr	x4, [x0, #520]
  406c34:	mov	x0, x21
  406c38:	blr	x4
  406c3c:	cbz	x23, 406c50 <ferror@plt+0x33b0>
  406c40:	ldr	x0, [x22, x19, lsl #3]
  406c44:	str	x28, [x0, #8]
  406c48:	mov	x0, x23
  406c4c:	bl	403510 <free@plt>
  406c50:	mov	w0, #0xa                   	// #10
  406c54:	bl	403800 <putchar@plt>
  406c58:	b	406b70 <ferror@plt+0x32d0>
  406c5c:	adrp	x25, 457000 <memcpy@GLIBC_2.17>
  406c60:	adrp	x26, 433000 <warn@@Base+0x4ff8>
  406c64:	add	x25, x25, #0x4b0
  406c68:	add	x26, x26, #0x1e
  406c6c:	mov	x19, #0x0                   	// #0
  406c70:	adrp	x27, 458000 <_sch_istable+0x1478>
  406c74:	b	406b74 <ferror@plt+0x32d4>
  406c78:	stp	x29, x30, [sp, #-48]!
  406c7c:	mov	x29, sp
  406c80:	stp	x19, x20, [sp, #16]
  406c84:	mov	x20, x0
  406c88:	adrp	x0, 459000 <_bfd_std_section+0x120>
  406c8c:	stp	x21, x22, [sp, #32]
  406c90:	add	x0, x0, #0x110
  406c94:	cmp	x1, x0
  406c98:	b.eq	406dd8 <ferror@plt+0x3538>  // b.none
  406c9c:	adrp	x0, 458000 <_sch_istable+0x1478>
  406ca0:	add	x0, x0, #0xff8
  406ca4:	mov	x19, x1
  406ca8:	cmp	x1, x0
  406cac:	b.eq	406dd8 <ferror@plt+0x3538>  // b.none
  406cb0:	ldr	w0, [x1, #32]
  406cb4:	tbnz	w0, #12, 406dd8 <ferror@plt+0x3538>
  406cb8:	mov	x0, x1
  406cbc:	bl	4051d8 <ferror@plt+0x1938>
  406cc0:	cbz	w0, 406dd8 <ferror@plt+0x3538>
  406cc4:	ldr	w0, [x19, #32]
  406cc8:	tbz	w0, #2, 406dd8 <ferror@plt+0x3538>
  406ccc:	ldr	x0, [x19]
  406cd0:	bl	4056b0 <ferror@plt+0x1e10>
  406cd4:	mov	x1, x0
  406cd8:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  406cdc:	add	x0, x0, #0x51
  406ce0:	bl	4037a0 <printf@plt>
  406ce4:	mov	x1, x19
  406ce8:	mov	x0, x20
  406cec:	bl	403780 <bfd_get_reloc_upper_bound@plt>
  406cf0:	cmp	x0, #0x0
  406cf4:	cbnz	x0, 406d10 <ferror@plt+0x3470>
  406cf8:	ldp	x19, x20, [sp, #16]
  406cfc:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  406d00:	ldp	x21, x22, [sp, #32]
  406d04:	add	x0, x0, #0x6e
  406d08:	ldp	x29, x30, [sp], #48
  406d0c:	b	403450 <puts@plt>
  406d10:	b.ge	406d60 <ferror@plt+0x34c0>  // b.tcont
  406d14:	mov	w0, #0xa                   	// #10
  406d18:	bl	403800 <putchar@plt>
  406d1c:	mov	w2, #0x5                   	// #5
  406d20:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  406d24:	mov	x0, #0x0                   	// #0
  406d28:	add	x1, x1, #0x77
  406d2c:	bl	403700 <dcgettext@plt>
  406d30:	mov	x19, x0
  406d34:	ldr	x0, [x20]
  406d38:	bl	4056b0 <ferror@plt+0x1e10>
  406d3c:	mov	x1, x0
  406d40:	mov	x0, x19
  406d44:	bl	42cf00 <ferror@plt+0x29660>
  406d48:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  406d4c:	add	x1, x1, #0xc9b
  406d50:	mov	w2, #0x5                   	// #5
  406d54:	mov	x0, #0x0                   	// #0
  406d58:	bl	403700 <dcgettext@plt>
  406d5c:	bl	42cdfc <ferror@plt+0x2955c>
  406d60:	bl	403290 <xmalloc@plt>
  406d64:	mov	x21, x0
  406d68:	adrp	x0, 459000 <_bfd_std_section+0x120>
  406d6c:	mov	x2, x21
  406d70:	mov	x1, x19
  406d74:	ldr	x3, [x0, #920]
  406d78:	mov	x0, x20
  406d7c:	bl	4036f0 <bfd_canonicalize_reloc@plt>
  406d80:	mov	x22, x0
  406d84:	cmp	x0, #0x0
  406d88:	b.lt	406d14 <ferror@plt+0x3474>  // b.tstop
  406d8c:	b.ne	406db0 <ferror@plt+0x3510>  // b.any
  406d90:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  406d94:	add	x0, x0, #0x6e
  406d98:	bl	403450 <puts@plt>
  406d9c:	mov	x0, x21
  406da0:	ldp	x19, x20, [sp, #16]
  406da4:	ldp	x21, x22, [sp, #32]
  406da8:	ldp	x29, x30, [sp], #48
  406dac:	b	403510 <free@plt>
  406db0:	mov	w0, #0xa                   	// #10
  406db4:	bl	403800 <putchar@plt>
  406db8:	mov	x0, x20
  406dbc:	mov	x3, x22
  406dc0:	mov	x2, x21
  406dc4:	mov	x1, x19
  406dc8:	bl	406294 <ferror@plt+0x29f4>
  406dcc:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  406dd0:	add	x0, x0, #0xceb
  406dd4:	b	406d98 <ferror@plt+0x34f8>
  406dd8:	ldp	x19, x20, [sp, #16]
  406ddc:	ldp	x21, x22, [sp, #32]
  406de0:	ldp	x29, x30, [sp], #48
  406de4:	ret
  406de8:	stp	x29, x30, [sp, #-32]!
  406dec:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  406df0:	mov	x29, sp
  406df4:	ldr	x1, [x1, #680]
  406df8:	stp	x19, x20, [sp, #16]
  406dfc:	mov	x19, x0
  406e00:	cbnz	x1, 406e28 <ferror@plt+0x3588>
  406e04:	mov	w2, #0x5                   	// #5
  406e08:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  406e0c:	mov	x0, #0x0                   	// #0
  406e10:	add	x1, x1, #0x94
  406e14:	bl	403700 <dcgettext@plt>
  406e18:	ldr	x1, [x19]
  406e1c:	ldp	x19, x20, [sp, #16]
  406e20:	ldp	x29, x30, [sp], #32
  406e24:	b	42e008 <warn@@Base>
  406e28:	bl	403460 <bfd_get_arch@plt>
  406e2c:	adrp	x20, 45c000 <_bfd_std_section+0x3120>
  406e30:	cmp	w0, #0x1d
  406e34:	b.ne	406e7c <ferror@plt+0x35dc>  // b.any
  406e38:	mov	w0, #0x4                   	// #4
  406e3c:	str	w0, [x20, #620]
  406e40:	mov	x0, x19
  406e44:	bl	403460 <bfd_get_arch@plt>
  406e48:	mov	w20, w0
  406e4c:	mov	x0, x19
  406e50:	bl	403530 <bfd_get_mach@plt>
  406e54:	mov	x1, x0
  406e58:	mov	w0, w20
  406e5c:	bl	410f0c <ferror@plt+0xd66c>
  406e60:	mov	x0, x19
  406e64:	mov	x2, #0x0                   	// #0
  406e68:	ldp	x19, x20, [sp, #16]
  406e6c:	adrp	x1, 40a000 <ferror@plt+0x6760>
  406e70:	ldp	x29, x30, [sp], #32
  406e74:	add	x1, x1, #0x188
  406e78:	b	4037b0 <bfd_map_over_sections@plt>
  406e7c:	mov	x0, x19
  406e80:	bl	403870 <bfd_arch_bits_per_address@plt>
  406e84:	lsr	w0, w0, #3
  406e88:	b	406e3c <ferror@plt+0x359c>
  406e8c:	stp	x29, x30, [sp, #-64]!
  406e90:	mov	x29, sp
  406e94:	stp	x19, x20, [sp, #16]
  406e98:	mov	x20, x1
  406e9c:	stp	x21, x22, [sp, #32]
  406ea0:	mov	x21, x0
  406ea4:	mov	x22, x2
  406ea8:	bl	4032e0 <bfd_get_section_by_name@plt>
  406eac:	mov	x19, x0
  406eb0:	cbnz	x0, 406ef0 <ferror@plt+0x3650>
  406eb4:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  406eb8:	add	x1, x1, #0xca
  406ebc:	mov	w2, #0x5                   	// #5
  406ec0:	bl	403700 <dcgettext@plt>
  406ec4:	mov	x21, x0
  406ec8:	mov	x0, x20
  406ecc:	bl	4056b0 <ferror@plt+0x1e10>
  406ed0:	mov	x1, x0
  406ed4:	mov	x0, x21
  406ed8:	bl	4037a0 <printf@plt>
  406edc:	mov	x0, x19
  406ee0:	ldp	x19, x20, [sp, #16]
  406ee4:	ldp	x21, x22, [sp, #32]
  406ee8:	ldp	x29, x30, [sp], #64
  406eec:	ret
  406ef0:	mov	x1, x0
  406ef4:	add	x2, sp, #0x38
  406ef8:	mov	x0, x21
  406efc:	bl	403110 <bfd_malloc_and_get_section@plt>
  406f00:	cbnz	w0, 406f58 <ferror@plt+0x36b8>
  406f04:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  406f08:	add	x1, x1, #0xe2
  406f0c:	mov	w2, #0x5                   	// #5
  406f10:	mov	x0, #0x0                   	// #0
  406f14:	bl	403700 <dcgettext@plt>
  406f18:	mov	x19, x0
  406f1c:	ldr	x21, [x21]
  406f20:	bl	403250 <bfd_get_error@plt>
  406f24:	bl	4036e0 <bfd_errmsg@plt>
  406f28:	mov	x3, x0
  406f2c:	mov	x1, x20
  406f30:	mov	x0, x19
  406f34:	mov	x2, x21
  406f38:	bl	42cf00 <ferror@plt+0x29660>
  406f3c:	adrp	x0, 459000 <_bfd_std_section+0x120>
  406f40:	mov	w1, #0x1                   	// #1
  406f44:	mov	x19, #0x0                   	// #0
  406f48:	str	w1, [x0, #840]
  406f4c:	ldr	x0, [sp, #56]
  406f50:	bl	403510 <free@plt>
  406f54:	b	406edc <ferror@plt+0x363c>
  406f58:	ldr	x0, [x19, #56]
  406f5c:	str	x0, [x22]
  406f60:	ldr	x19, [sp, #56]
  406f64:	b	406edc <ferror@plt+0x363c>
  406f68:	stp	x29, x30, [sp, #-128]!
  406f6c:	mov	x29, sp
  406f70:	stp	x21, x22, [sp, #32]
  406f74:	mov	x22, x1
  406f78:	mov	x21, x0
  406f7c:	stp	x23, x24, [sp, #48]
  406f80:	mov	x23, x2
  406f84:	ldr	x24, [x2]
  406f88:	stp	x19, x20, [sp, #16]
  406f8c:	mov	x0, x24
  406f90:	stp	x25, x26, [sp, #64]
  406f94:	stp	x27, x28, [sp, #80]
  406f98:	bl	402fd0 <strlen@plt>
  406f9c:	sxtw	x20, w0
  406fa0:	ldr	x19, [x22]
  406fa4:	mov	x2, x20
  406fa8:	mov	x0, x24
  406fac:	mov	x1, x19
  406fb0:	bl	403210 <strncmp@plt>
  406fb4:	cbnz	w0, 40700c <ferror@plt+0x376c>
  406fb8:	ldrb	w0, [x19, x20]
  406fbc:	cbz	w0, 406fe0 <ferror@plt+0x3740>
  406fc0:	cmp	w0, #0x2e
  406fc4:	b.ne	40700c <ferror@plt+0x376c>  // b.any
  406fc8:	add	x19, x19, x20
  406fcc:	adrp	x0, 456000 <warn@@Base+0x27ff8>
  406fd0:	add	x0, x0, #0xb88
  406fd4:	ldrb	w1, [x19, #1]
  406fd8:	ldrh	w0, [x0, x1, lsl #1]
  406fdc:	tbz	w0, #2, 40700c <ferror@plt+0x376c>
  406fe0:	adrp	x20, 459000 <_bfd_std_section+0x120>
  406fe4:	add	x20, x20, #0x348
  406fe8:	ldr	x0, [x20, #8]
  406fec:	cbz	x0, 407028 <ferror@plt+0x3788>
  406ff0:	ldr	x1, [x22]
  406ff4:	add	x2, x20, #0xd0
  406ff8:	mov	x0, x21
  406ffc:	bl	406e8c <ferror@plt+0x35ec>
  407000:	str	x0, [x20, #216]
  407004:	mov	x19, x0
  407008:	cbnz	x0, 407044 <ferror@plt+0x37a4>
  40700c:	ldp	x19, x20, [sp, #16]
  407010:	ldp	x21, x22, [sp, #32]
  407014:	ldp	x23, x24, [sp, #48]
  407018:	ldp	x25, x26, [sp, #64]
  40701c:	ldp	x27, x28, [sp, #80]
  407020:	ldp	x29, x30, [sp], #128
  407024:	ret
  407028:	ldr	x1, [x23, #8]
  40702c:	add	x2, x20, #0xe0
  407030:	mov	x0, x21
  407034:	bl	406e8c <ferror@plt+0x35ec>
  407038:	str	x0, [x20, #8]
  40703c:	cbz	x0, 40700c <ferror@plt+0x376c>
  407040:	b	406ff0 <ferror@plt+0x3750>
  407044:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  407048:	add	x1, x1, #0x106
  40704c:	ldr	x26, [x22]
  407050:	mov	w2, #0x5                   	// #5
  407054:	ldr	w24, [x23, #16]
  407058:	mov	x0, #0x0                   	// #0
  40705c:	ldr	x22, [x20, #208]
  407060:	bl	403700 <dcgettext@plt>
  407064:	mov	x25, x0
  407068:	mov	x0, x26
  40706c:	bl	4056b0 <ferror@plt+0x1e10>
  407070:	mov	x1, x0
  407074:	mov	x0, x25
  407078:	bl	4037a0 <printf@plt>
  40707c:	sub	x22, x22, #0xc
  407080:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  407084:	add	x0, x0, #0x120
  407088:	bl	403450 <puts@plt>
  40708c:	add	x0, x19, x22
  407090:	str	x0, [sp, #104]
  407094:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  407098:	add	x0, x0, #0x153
  40709c:	mov	w28, #0x0                   	// #0
  4070a0:	mov	w27, #0xffffffff            	// #-1
  4070a4:	str	x0, [sp, #112]
  4070a8:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  4070ac:	add	x0, x0, #0x166
  4070b0:	str	x0, [sp, #120]
  4070b4:	ldr	x0, [sp, #104]
  4070b8:	cmp	x19, x0
  4070bc:	b.ls	4070d4 <ferror@plt+0x3834>  // b.plast
  4070c0:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  4070c4:	add	x0, x0, #0xceb
  4070c8:	bl	403450 <puts@plt>
  4070cc:	str	w24, [x23, #16]
  4070d0:	b	40700c <ferror@plt+0x376c>
  4070d4:	ldr	x0, [x21, #8]
  4070d8:	ldr	x1, [x0, #128]
  4070dc:	mov	x0, x19
  4070e0:	blr	x1
  4070e4:	mov	x22, x0
  4070e8:	ldrb	w0, [x19, #5]
  4070ec:	str	w0, [sp, #96]
  4070f0:	ldr	x0, [x21, #8]
  4070f4:	ldrb	w26, [x19, #4]
  4070f8:	ldr	x1, [x0, #152]
  4070fc:	add	x0, x19, #0x6
  407100:	blr	x1
  407104:	and	w0, w0, #0xffff
  407108:	str	w0, [sp, #100]
  40710c:	ldr	x0, [x21, #8]
  407110:	ldr	x1, [x0, #128]
  407114:	add	x0, x19, #0x8
  407118:	blr	x1
  40711c:	mov	x25, x0
  407120:	ldr	x0, [sp, #112]
  407124:	mov	w1, w27
  407128:	bl	4037a0 <printf@plt>
  40712c:	mov	w0, w26
  407130:	bl	403030 <bfd_get_stab_name@plt>
  407134:	cbz	x0, 407198 <ferror@plt+0x38f8>
  407138:	bl	4056b0 <ferror@plt+0x1e10>
  40713c:	mov	x1, x0
  407140:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  407144:	add	x0, x0, #0x15a
  407148:	bl	4037a0 <printf@plt>
  40714c:	ldp	w1, w2, [sp, #96]
  407150:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  407154:	add	x0, x0, #0x16b
  407158:	bl	4037a0 <printf@plt>
  40715c:	adrp	x0, 458000 <_sch_istable+0x1478>
  407160:	mov	x2, x25
  407164:	ldr	x1, [x0, #3800]
  407168:	mov	x0, x21
  40716c:	bl	403760 <bfd_fprintf_vma@plt>
  407170:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  407174:	mov	x1, x22
  407178:	add	x0, x0, #0x177
  40717c:	bl	4037a0 <printf@plt>
  407180:	cbnz	w26, 4071bc <ferror@plt+0x391c>
  407184:	mov	w28, w24
  407188:	add	w24, w24, w25
  40718c:	add	x19, x19, #0xc
  407190:	add	w27, w27, #0x1
  407194:	b	4070b4 <ferror@plt+0x3814>
  407198:	cbnz	w26, 4071ac <ferror@plt+0x390c>
  40719c:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  4071a0:	add	x0, x0, #0x15f
  4071a4:	bl	4037a0 <printf@plt>
  4071a8:	b	40714c <ferror@plt+0x38ac>
  4071ac:	ldr	x0, [sp, #120]
  4071b0:	mov	w1, w26
  4071b4:	bl	4037a0 <printf@plt>
  4071b8:	b	40714c <ferror@plt+0x38ac>
  4071bc:	ldr	x1, [x20, #224]
  4071c0:	add	x22, x22, w28, uxtw
  4071c4:	cmp	x22, x1
  4071c8:	b.cs	4071e8 <ferror@plt+0x3948>  // b.hs, b.nlast
  4071cc:	ldr	x2, [x20, #8]
  4071d0:	sub	w1, w1, w22
  4071d4:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  4071d8:	add	x0, x0, #0x17e
  4071dc:	add	x2, x2, x22
  4071e0:	bl	4037a0 <printf@plt>
  4071e4:	b	40718c <ferror@plt+0x38ec>
  4071e8:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  4071ec:	add	x0, x0, #0x184
  4071f0:	bl	4037a0 <printf@plt>
  4071f4:	b	40718c <ferror@plt+0x38ec>
  4071f8:	sub	sp, sp, #0x2d0
  4071fc:	stp	x29, x30, [sp]
  407200:	mov	x29, sp
  407204:	stp	x25, x26, [sp, #64]
  407208:	str	x0, [sp, #160]
  40720c:	adrp	x0, 459000 <_bfd_std_section+0x120>
  407210:	add	x26, x0, #0x348
  407214:	stp	x19, x20, [sp, #16]
  407218:	mov	x19, x2
  40721c:	stp	x21, x22, [sp, #32]
  407220:	ldr	w0, [x26, #232]
  407224:	stp	x23, x24, [sp, #48]
  407228:	ldr	w21, [x2, #180]
  40722c:	stp	x27, x28, [sp, #80]
  407230:	mov	x28, x1
  407234:	stp	xzr, xzr, [sp, #392]
  407238:	cbnz	w0, 407258 <ferror@plt+0x39b8>
  40723c:	ldr	x0, [x26, #152]
  407240:	cbnz	x0, 407258 <ferror@plt+0x39b8>
  407244:	ldr	w0, [x28, #32]
  407248:	mov	w1, #0x110                 	// #272
  40724c:	and	w0, w0, w1
  407250:	cmp	w0, w1
  407254:	b.ne	407354 <ferror@plt+0x3ab4>  // b.any
  407258:	mov	x0, x28
  40725c:	bl	4051d8 <ferror@plt+0x1938>
  407260:	cbz	w0, 407354 <ferror@plt+0x3ab4>
  407264:	ldr	x20, [x28, #56]
  407268:	cbz	x20, 407354 <ferror@plt+0x3ab4>
  40726c:	adrp	x0, 457000 <memcpy@GLIBC_2.17>
  407270:	add	x0, x0, #0x4b0
  407274:	str	x0, [sp, #312]
  407278:	ldr	x0, [x0, #8]
  40727c:	cmn	x0, #0x1
  407280:	b.eq	407374 <ferror@plt+0x3ad4>  // b.none
  407284:	ldr	x1, [x28, #40]
  407288:	subs	x2, x0, x1
  40728c:	csel	x0, x2, xzr, cs  // cs = hs, nlast
  407290:	str	x0, [sp, #104]
  407294:	ldr	x0, [sp, #312]
  407298:	mov	w21, w21
  40729c:	ldr	x1, [x0, #16]
  4072a0:	udiv	x0, x20, x21
  4072a4:	cmn	x1, #0x1
  4072a8:	str	x0, [sp, #168]
  4072ac:	b.eq	4072cc <ferror@plt+0x3a2c>  // b.none
  4072b0:	ldr	x2, [x28, #40]
  4072b4:	subs	x0, x1, x2
  4072b8:	ldr	x1, [sp, #168]
  4072bc:	csel	x0, x0, xzr, cs  // cs = hs, nlast
  4072c0:	cmp	x1, x0
  4072c4:	csel	x0, x1, x0, ls  // ls = plast
  4072c8:	str	x0, [sp, #168]
  4072cc:	ldr	x1, [sp, #104]
  4072d0:	ldr	x0, [sp, #168]
  4072d4:	cmp	x0, x1
  4072d8:	b.ls	407354 <ferror@plt+0x3ab4>  // b.plast
  4072dc:	ldr	x0, [x19, #16]
  4072e0:	str	x0, [sp, #200]
  4072e4:	ldr	x0, [x0, #16]
  4072e8:	str	x0, [sp, #112]
  4072ec:	cbz	x0, 40737c <ferror@plt+0x3adc>
  4072f0:	ldr	w0, [x26, #128]
  4072f4:	cbz	w0, 40737c <ferror@plt+0x3adc>
  4072f8:	ldr	x0, [sp, #200]
  4072fc:	ldr	x21, [x0, #24]
  407300:	ldr	x0, [x28, #40]
  407304:	str	x0, [sp, #216]
  407308:	str	xzr, [sp, #264]
  40730c:	ldr	x0, [sp, #160]
  407310:	add	x2, sp, #0x188
  407314:	mov	x1, x28
  407318:	bl	403110 <bfd_malloc_and_get_section@plt>
  40731c:	cbnz	w0, 407414 <ferror@plt+0x3b74>
  407320:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  407324:	add	x1, x1, #0xfbc
  407328:	mov	w2, #0x5                   	// #5
  40732c:	mov	x0, #0x0                   	// #0
  407330:	bl	403700 <dcgettext@plt>
  407334:	mov	x19, x0
  407338:	ldr	x20, [x28]
  40733c:	bl	403250 <bfd_get_error@plt>
  407340:	bl	4036e0 <bfd_errmsg@plt>
  407344:	mov	x2, x0
  407348:	mov	x1, x20
  40734c:	mov	x0, x19
  407350:	bl	42cf00 <ferror@plt+0x29660>
  407354:	ldp	x29, x30, [sp]
  407358:	ldp	x19, x20, [sp, #16]
  40735c:	ldp	x21, x22, [sp, #32]
  407360:	ldp	x23, x24, [sp, #48]
  407364:	ldp	x25, x26, [sp, #64]
  407368:	ldp	x27, x28, [sp, #80]
  40736c:	add	sp, sp, #0x2d0
  407370:	ret
  407374:	str	xzr, [sp, #104]
  407378:	b	407294 <ferror@plt+0x39f4>
  40737c:	ldr	w0, [x28, #32]
  407380:	tbnz	w0, #2, 407394 <ferror@plt+0x3af4>
  407384:	mov	x21, #0x0                   	// #0
  407388:	str	xzr, [sp, #112]
  40738c:	str	xzr, [sp, #216]
  407390:	b	407308 <ferror@plt+0x3a68>
  407394:	ldr	w0, [x26, #236]
  407398:	cbnz	w0, 4073a4 <ferror@plt+0x3b04>
  40739c:	ldr	w0, [x19, #192]
  4073a0:	cbz	w0, 407384 <ferror@plt+0x3ae4>
  4073a4:	ldr	x0, [sp, #160]
  4073a8:	mov	x1, x28
  4073ac:	bl	403780 <bfd_get_reloc_upper_bound@plt>
  4073b0:	cmp	x0, #0x0
  4073b4:	b.ge	4073c4 <ferror@plt+0x3b24>  // b.tcont
  4073b8:	ldr	x0, [sp, #160]
  4073bc:	ldr	x0, [x0]
  4073c0:	bl	42cdfc <ferror@plt+0x2955c>
  4073c4:	b.eq	407384 <ferror@plt+0x3ae4>  // b.none
  4073c8:	bl	403290 <xmalloc@plt>
  4073cc:	mov	x2, x0
  4073d0:	str	x0, [sp, #112]
  4073d4:	mov	x1, x28
  4073d8:	ldr	x3, [x26, #80]
  4073dc:	ldr	x0, [sp, #160]
  4073e0:	bl	4036f0 <bfd_canonicalize_reloc@plt>
  4073e4:	mov	x21, x0
  4073e8:	tbnz	x0, #63, 4073b8 <ferror@plt+0x3b18>
  4073ec:	mov	x1, x0
  4073f0:	adrp	x3, 404000 <ferror@plt+0x760>
  4073f4:	ldr	x0, [sp, #112]
  4073f8:	add	x3, x3, #0x31c
  4073fc:	mov	x2, #0x8                   	// #8
  407400:	bl	4030e0 <qsort@plt>
  407404:	str	xzr, [sp, #216]
  407408:	ldr	x0, [sp, #112]
  40740c:	str	x0, [sp, #264]
  407410:	b	40730c <ferror@plt+0x3a6c>
  407414:	ldr	x0, [sp, #112]
  407418:	adrp	x3, 404000 <ferror@plt+0x760>
  40741c:	ldr	x1, [x26, #56]
  407420:	add	x3, x3, #0xbbc
  407424:	add	x0, x0, x21, lsl #3
  407428:	str	x0, [sp, #272]
  40742c:	ldr	x0, [sp, #392]
  407430:	str	x0, [x19, #144]
  407434:	ldr	x0, [x28, #40]
  407438:	stp	x0, x20, [x19, #152]
  40743c:	mov	x2, #0x8                   	// #8
  407440:	ldr	x0, [x26, #72]
  407444:	str	x28, [x19, #48]
  407448:	str	x28, [x26, #136]
  40744c:	bl	4030e0 <qsort@plt>
  407450:	ldr	x1, [sp, #104]
  407454:	ldr	x0, [sp, #216]
  407458:	add	x0, x0, x1
  40745c:	ldr	x2, [sp, #112]
  407460:	ldr	x1, [sp, #272]
  407464:	cmp	x1, x2
  407468:	b.ls	40747c <ferror@plt+0x3bdc>  // b.plast
  40746c:	ldr	x1, [x2]
  407470:	ldr	x1, [x1, #8]
  407474:	cmp	x1, x0
  407478:	b.cc	407600 <ferror@plt+0x3d60>  // b.lo, b.ul, b.last
  40747c:	mov	w2, #0x5                   	// #5
  407480:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  407484:	mov	x0, #0x0                   	// #0
  407488:	add	x1, x1, #0x187
  40748c:	bl	403700 <dcgettext@plt>
  407490:	mov	x20, x0
  407494:	ldr	x0, [x28]
  407498:	bl	4056b0 <ferror@plt+0x1e10>
  40749c:	mov	x1, x0
  4074a0:	mov	x0, x20
  4074a4:	bl	4037a0 <printf@plt>
  4074a8:	ldr	x1, [sp, #200]
  4074ac:	mov	w0, #0x1                   	// #1
  4074b0:	ldr	x3, [sp, #104]
  4074b4:	add	x2, sp, #0x190
  4074b8:	str	w0, [x1, #8]
  4074bc:	mov	x1, x19
  4074c0:	ldr	x0, [x28, #40]
  4074c4:	add	x0, x3, x0
  4074c8:	bl	405290 <ferror@plt+0x19f0>
  4074cc:	mov	x21, x0
  4074d0:	ldr	x0, [sp, #200]
  4074d4:	str	wzr, [x0, #8]
  4074d8:	ldr	x0, [sp, #160]
  4074dc:	ldr	x0, [x0, #8]
  4074e0:	ldr	w1, [x0, #8]
  4074e4:	cmp	w1, #0x5
  4074e8:	b.ne	407610 <ferror@plt+0x3d70>  // b.any
  4074ec:	ldr	x0, [x0, #880]
  4074f0:	cbz	x0, 407610 <ferror@plt+0x3d70>
  4074f4:	ldrb	w1, [x0, #929]
  4074f8:	tbz	w1, #0, 407610 <ferror@plt+0x3d70>
  4074fc:	ldr	x0, [x0, #784]
  407500:	mov	x1, #0x1                   	// #1
  407504:	ldrb	w0, [x0, #10]
  407508:	sub	w0, w0, #0x1
  40750c:	lsl	x0, x1, x0
  407510:	str	x0, [sp, #248]
  407514:	ldr	x0, [sp, #200]
  407518:	str	wzr, [sp, #212]
  40751c:	ldr	x0, [x0, #48]
  407520:	cmp	x0, #0x0
  407524:	cset	w0, eq  // eq = none
  407528:	str	w0, [sp, #144]
  40752c:	ldr	x0, [sp, #248]
  407530:	lsl	x0, x0, #1
  407534:	sub	x0, x0, #0x1
  407538:	str	x0, [sp, #328]
  40753c:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  407540:	add	x0, x0, #0x7ff
  407544:	str	x0, [sp, #296]
  407548:	ldr	x20, [x28, #40]
  40754c:	ldr	x0, [sp, #104]
  407550:	add	x20, x0, x20
  407554:	ldr	x0, [sp, #328]
  407558:	and	x20, x20, x0
  40755c:	ldr	x0, [sp, #248]
  407560:	eor	x20, x20, x0
  407564:	sub	x20, x20, x0
  407568:	cbz	x21, 407630 <ferror@plt+0x3d90>
  40756c:	ldr	x0, [x21, #32]
  407570:	ldr	x1, [x21, #16]
  407574:	ldr	x0, [x0, #40]
  407578:	add	x0, x0, x1
  40757c:	cmp	x20, x0
  407580:	b.cc	407630 <ferror@plt+0x3d90>  // b.lo, b.ul, b.last
  407584:	ldr	x1, [sp, #400]
  407588:	ldr	x6, [x26, #56]
  40758c:	ldr	x2, [x26, #72]
  407590:	sxtw	x0, w1
  407594:	cmp	x6, x0
  407598:	b.le	4075bc <ferror@plt+0x3d1c>
  40759c:	ldr	x4, [x2, x0, lsl #3]
  4075a0:	add	x5, x0, #0x1
  4075a4:	ldr	x3, [x4, #32]
  4075a8:	ldr	x4, [x4, #16]
  4075ac:	ldr	x3, [x3, #40]
  4075b0:	add	x3, x3, x4
  4075b4:	cmp	x20, x3
  4075b8:	b.cs	407628 <ferror@plt+0x3d88>  // b.hs, b.nlast
  4075bc:	add	x2, x2, x1, lsl #3
  4075c0:	sub	w0, w0, w1
  4075c4:	str	x2, [x19, #56]
  4075c8:	str	w0, [x19, #64]
  4075cc:	str	w1, [x19, #80]
  4075d0:	ldr	x0, [sp, #200]
  4075d4:	ldr	x0, [x0, #48]
  4075d8:	cbz	x0, 407644 <ferror@plt+0x3da4>
  4075dc:	ldr	w0, [sp, #144]
  4075e0:	cbz	w0, 407748 <ferror@plt+0x3ea8>
  4075e4:	ldr	w0, [sp, #212]
  4075e8:	cmp	w0, #0x1
  4075ec:	b.eq	407718 <ferror@plt+0x3e78>  // b.none
  4075f0:	cmp	w0, #0x2
  4075f4:	b.eq	40772c <ferror@plt+0x3e8c>  // b.none
  4075f8:	str	wzr, [sp, #212]
  4075fc:	b	407644 <ferror@plt+0x3da4>
  407600:	ldr	x1, [sp, #112]
  407604:	add	x1, x1, #0x8
  407608:	str	x1, [sp, #112]
  40760c:	b	40745c <ferror@plt+0x3bbc>
  407610:	str	xzr, [sp, #248]
  407614:	b	407514 <ferror@plt+0x3c74>
  407618:	ldr	x0, [sp, #120]
  40761c:	str	x0, [sp, #104]
  407620:	ldr	x21, [sp, #240]
  407624:	b	407548 <ferror@plt+0x3ca8>
  407628:	mov	x0, x5
  40762c:	b	407594 <ferror@plt+0x3cf4>
  407630:	mov	w0, #0xffffffff            	// #-1
  407634:	str	xzr, [x19, #56]
  407638:	str	wzr, [x19, #64]
  40763c:	str	w0, [x19, #80]
  407640:	cbnz	x21, 4075d0 <ferror@plt+0x3d30>
  407644:	ldr	w0, [x26, #188]
  407648:	cbnz	w0, 407690 <ferror@plt+0x3df0>
  40764c:	ldr	w0, [sp, #144]
  407650:	cbz	w0, 407690 <ferror@plt+0x3df0>
  407654:	ldp	x2, x0, [x19]
  407658:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  40765c:	add	x1, x1, #0xceb
  407660:	blr	x2
  407664:	ldr	x0, [sp, #160]
  407668:	mov	x2, x21
  40766c:	mov	x1, x28
  407670:	mov	x4, x19
  407674:	mov	x3, x20
  407678:	mov	w5, #0x0                   	// #0
  40767c:	bl	405f64 <ferror@plt+0x26c4>
  407680:	ldp	x2, x0, [x19]
  407684:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  407688:	add	x1, x1, #0xf28
  40768c:	blr	x2
  407690:	cbz	x21, 407fd4 <ferror@plt+0x4734>
  407694:	ldr	x0, [x21, #32]
  407698:	ldr	x1, [x21, #16]
  40769c:	ldr	x0, [x0, #40]
  4076a0:	add	x0, x0, x1
  4076a4:	cmp	x20, x0
  4076a8:	b.cc	40910c <ferror@plt+0x586c>  // b.lo, b.ul, b.last
  4076ac:	ldr	x1, [x26, #56]
  4076b0:	ldr	x0, [sp, #400]
  4076b4:	cmp	x0, x1
  4076b8:	b.lt	4077f8 <ferror@plt+0x3f58>  // b.tstop
  4076bc:	ldr	x1, [x26, #56]
  4076c0:	ldr	x0, [sp, #400]
  4076c4:	cmp	x0, x1
  4076c8:	b.ge	409114 <ferror@plt+0x5874>  // b.tcont
  4076cc:	ldr	x1, [x26, #72]
  4076d0:	ldr	x0, [x1, x0, lsl #3]
  4076d4:	str	x0, [sp, #240]
  4076d8:	ldr	x0, [x21, #32]
  4076dc:	ldr	x1, [x21, #16]
  4076e0:	ldr	x0, [x0, #40]
  4076e4:	add	x0, x0, x1
  4076e8:	cmp	x20, x0
  4076ec:	b.cc	40785c <ferror@plt+0x3fbc>  // b.lo, b.ul, b.last
  4076f0:	ldr	x0, [sp, #240]
  4076f4:	cbz	x0, 407fd8 <ferror@plt+0x4738>
  4076f8:	ldr	x0, [x0, #16]
  4076fc:	ldr	x1, [x28, #40]
  407700:	sub	x0, x0, x1
  407704:	ldr	x1, [sp, #240]
  407708:	ldr	x1, [x1, #32]
  40770c:	ldr	x1, [x1, #40]
  407710:	add	x0, x0, x1
  407714:	b	407864 <ferror@plt+0x3fc4>
  407718:	ldr	w0, [x21, #24]
  40771c:	eor	x0, x0, #0x8
  407720:	ubfx	x0, x0, #3, #1
  407724:	str	x0, [sp, #144]
  407728:	b	407644 <ferror@plt+0x3da4>
  40772c:	ldr	x0, [sp, #160]
  407730:	mov	x1, x21
  407734:	bl	403820 <bfd_is_local_label@plt>
  407738:	cmp	w0, #0x0
  40773c:	cset	w0, ne  // ne = any
  407740:	str	w0, [sp, #144]
  407744:	b	407644 <ferror@plt+0x3da4>
  407748:	ldr	w0, [x26, #176]
  40774c:	ldr	x23, [x21, #8]
  407750:	cbz	w0, 4077d8 <ferror@plt+0x3f38>
  407754:	ldrb	w0, [x23]
  407758:	cbz	w0, 4077d8 <ferror@plt+0x3f38>
  40775c:	ldr	x0, [sp, #312]
  407760:	mov	x1, x23
  407764:	ldr	w2, [x0, #4]
  407768:	ldr	x0, [sp, #160]
  40776c:	bl	4035e0 <bfd_demangle@plt>
  407770:	cmp	x0, #0x0
  407774:	mov	x22, x0
  407778:	csel	x23, x23, x0, eq  // eq = none
  40777c:	ldr	x0, [sp, #200]
  407780:	ldr	x1, [x0, #48]
  407784:	mov	x0, x23
  407788:	bl	4034b0 <strcmp@plt>
  40778c:	cbnz	w0, 4077cc <ferror@plt+0x3f2c>
  407790:	ldr	w0, [x21, #24]
  407794:	tbz	w0, #3, 4077e0 <ferror@plt+0x3f40>
  407798:	ldr	x0, [sp, #160]
  40779c:	ldr	x0, [x0, #8]
  4077a0:	ldr	w0, [x0, #8]
  4077a4:	cmp	w0, #0x5
  4077a8:	b.ne	4077ec <ferror@plt+0x3f4c>  // b.any
  4077ac:	ldr	x0, [x21, #56]
  4077b0:	cbz	x0, 4077ec <ferror@plt+0x3f4c>
  4077b4:	ldr	x1, [sp, #104]
  4077b8:	str	wzr, [sp, #212]
  4077bc:	add	x0, x0, x1
  4077c0:	str	x0, [sp, #168]
  4077c4:	mov	w0, #0x1                   	// #1
  4077c8:	str	w0, [sp, #144]
  4077cc:	mov	x0, x22
  4077d0:	bl	403510 <free@plt>
  4077d4:	b	407644 <ferror@plt+0x3da4>
  4077d8:	mov	x22, #0x0                   	// #0
  4077dc:	b	40777c <ferror@plt+0x3edc>
  4077e0:	mov	w0, #0x2                   	// #2
  4077e4:	str	w0, [sp, #212]
  4077e8:	b	4077c4 <ferror@plt+0x3f24>
  4077ec:	mov	w0, #0x1                   	// #1
  4077f0:	str	w0, [sp, #212]
  4077f4:	b	4077c8 <ferror@plt+0x3f28>
  4077f8:	ldr	x1, [x26, #72]
  4077fc:	ldr	x22, [x1, x0, lsl #3]
  407800:	ldr	x1, [x28]
  407804:	ldr	x23, [x22, #32]
  407808:	ldr	x0, [x23]
  40780c:	bl	4034b0 <strcmp@plt>
  407810:	cbnz	w0, 40784c <ferror@plt+0x3fac>
  407814:	ldr	x0, [x22, #16]
  407818:	ldr	x1, [x23, #40]
  40781c:	ldr	x2, [x21, #16]
  407820:	add	x1, x1, x0
  407824:	ldr	x0, [x21, #32]
  407828:	ldr	x0, [x0, #40]
  40782c:	add	x0, x0, x2
  407830:	cmp	x1, x0
  407834:	b.ls	40784c <ferror@plt+0x3fac>  // b.plast
  407838:	ldr	x2, [x19, #136]
  40783c:	mov	x1, x19
  407840:	mov	x0, x22
  407844:	blr	x2
  407848:	cbnz	w0, 4076bc <ferror@plt+0x3e1c>
  40784c:	ldr	x0, [sp, #400]
  407850:	add	x0, x0, #0x1
  407854:	str	x0, [sp, #400]
  407858:	b	4076ac <ferror@plt+0x3e0c>
  40785c:	ldr	x1, [x28, #40]
  407860:	sub	x0, x0, x1
  407864:	str	x0, [sp, #120]
  407868:	ldr	x0, [sp, #168]
  40786c:	ldr	x1, [sp, #120]
  407870:	cmp	x0, x1
  407874:	mov	x0, x1
  407878:	ldr	x1, [sp, #104]
  40787c:	ccmp	x0, x1, #0x0, cs  // cs = hs, nlast
  407880:	ldr	x1, [sp, #168]
  407884:	csel	x0, x0, x1, hi  // hi = pmore
  407888:	str	x0, [sp, #120]
  40788c:	ldr	w0, [x26, #232]
  407890:	cbnz	w0, 407fe0 <ferror@plt+0x4740>
  407894:	cbz	x21, 407fe0 <ferror@plt+0x4740>
  407898:	ldr	x0, [x21, #32]
  40789c:	cmp	x0, x28
  4078a0:	b.ne	407fe0 <ferror@plt+0x4740>  // b.any
  4078a4:	ldr	x1, [x21, #16]
  4078a8:	ldr	x0, [x28, #40]
  4078ac:	add	x0, x0, x1
  4078b0:	cmp	x20, x0
  4078b4:	b.cc	407fe0 <ferror@plt+0x4740>  // b.lo, b.ul, b.last
  4078b8:	ldr	w20, [x21, #24]
  4078bc:	tbnz	w20, #16, 4078ec <ferror@plt+0x404c>
  4078c0:	ldr	x22, [x21, #8]
  4078c4:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  4078c8:	add	x1, x1, #0xd3b
  4078cc:	mov	x0, x22
  4078d0:	bl	4036d0 <strstr@plt>
  4078d4:	cbnz	x0, 4078ec <ferror@plt+0x404c>
  4078d8:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  4078dc:	mov	x0, x22
  4078e0:	add	x1, x1, #0xd48
  4078e4:	bl	4036d0 <strstr@plt>
  4078e8:	cbz	x0, 407fe0 <ferror@plt+0x4740>
  4078ec:	ubfx	x0, x20, #3, #1
  4078f0:	str	x0, [sp, #192]
  4078f4:	ldr	w0, [sp, #144]
  4078f8:	cbz	w0, 408bd8 <ferror@plt+0x5338>
  4078fc:	ldr	w0, [x26, #240]
  407900:	cbz	w0, 4079e8 <ferror@plt+0x4148>
  407904:	cbz	x21, 4079e8 <ferror@plt+0x4148>
  407908:	ldr	x0, [x21, #8]
  40790c:	cbz	x0, 4079e8 <ferror@plt+0x4148>
  407910:	bl	402fd0 <strlen@plt>
  407914:	add	x0, x0, #0x28
  407918:	str	x0, [sp, #440]
  40791c:	bl	403290 <xmalloc@plt>
  407920:	stp	x0, xzr, [sp, #424]
  407924:	add	x0, sp, #0x1a8
  407928:	mov	x2, x21
  40792c:	str	x0, [sp, #480]
  407930:	add	x1, sp, #0x1d8
  407934:	ldr	x0, [sp, #160]
  407938:	adrp	x24, 404000 <ferror@plt+0x760>
  40793c:	add	x24, x24, #0xeb4
  407940:	str	x24, [sp, #472]
  407944:	bl	405788 <ferror@plt+0x1ee8>
  407948:	ldr	w20, [x19, #180]
  40794c:	ldr	x0, [sp, #200]
  407950:	mov	w25, w20
  407954:	ldr	x23, [x19, #16]
  407958:	ldr	x0, [x0, #32]
  40795c:	str	x0, [sp, #128]
  407960:	mov	x0, #0x78                  	// #120
  407964:	str	xzr, [sp, #416]
  407968:	str	x0, [sp, #464]
  40796c:	ldr	x21, [x19, #48]
  407970:	bl	403290 <xmalloc@plt>
  407974:	ldr	x22, [sp, #104]
  407978:	str	x24, [x19]
  40797c:	mov	w24, #0x42                  	// #66
  407980:	strb	wzr, [x19, #196]
  407984:	stp	x0, xzr, [sp, #448]
  407988:	add	x0, sp, #0x1c0
  40798c:	str	x0, [x19, #8]
  407990:	ldr	x0, [sp, #120]
  407994:	cmp	x0, x22
  407998:	b.hi	407fec <ferror@plt+0x474c>  // b.pmore
  40799c:	adrp	x0, 403000 <exit@plt>
  4079a0:	add	x0, x0, #0x880
  4079a4:	str	x0, [x19]
  4079a8:	adrp	x0, 458000 <_sch_istable+0x1478>
  4079ac:	ldr	x0, [x0, #3800]
  4079b0:	str	x0, [x19, #8]
  4079b4:	ldr	x0, [sp, #448]
  4079b8:	bl	403510 <free@plt>
  4079bc:	ldr	x20, [sp, #416]
  4079c0:	cbnz	x20, 408184 <ferror@plt+0x48e4>
  4079c4:	ldr	x5, [sp, #416]
  4079c8:	cbnz	x5, 408224 <ferror@plt+0x4984>
  4079cc:	ldr	x6, [sp, #416]
  4079d0:	mov	w8, #0xffffffff            	// #-1
  4079d4:	cbnz	x6, 4082e0 <ferror@plt+0x4a40>
  4079d8:	ldr	x0, [sp, #416]
  4079dc:	str	x0, [x26, #248]
  4079e0:	ldr	x0, [sp, #424]
  4079e4:	bl	403510 <free@plt>
  4079e8:	ldr	x0, [sp, #200]
  4079ec:	ldr	x0, [x0, #32]
  4079f0:	str	x0, [sp, #320]
  4079f4:	ldr	x0, [sp, #392]
  4079f8:	str	x0, [sp, #256]
  4079fc:	ldr	w0, [x19, #180]
  407a00:	str	w0, [sp, #224]
  407a04:	ldr	w0, [x19, #184]
  407a08:	str	w0, [sp, #336]
  407a0c:	ldr	w0, [x19, #188]
  407a10:	str	w0, [sp, #340]
  407a14:	ldr	x0, [x19, #16]
  407a18:	str	x0, [sp, #176]
  407a1c:	ldr	x0, [x19, #48]
  407a20:	str	x0, [sp, #152]
  407a24:	mov	x0, #0x78                  	// #120
  407a28:	str	x0, [sp, #464]
  407a2c:	bl	403290 <xmalloc@plt>
  407a30:	stp	x0, xzr, [sp, #448]
  407a34:	ldr	w0, [x26, #256]
  407a38:	str	w0, [sp, #208]
  407a3c:	mov	w0, w0
  407a40:	cbnz	w0, 407a5c <ferror@plt+0x41bc>
  407a44:	ldr	w0, [sp, #192]
  407a48:	mov	w1, #0x4                   	// #4
  407a4c:	cmp	w0, #0x0
  407a50:	mov	w0, #0x10                  	// #16
  407a54:	csel	w0, w1, w0, ne  // ne = any
  407a58:	str	w0, [sp, #208]
  407a5c:	ldr	w20, [x26, #188]
  407a60:	ldr	w0, [sp, #224]
  407a64:	str	x0, [sp, #280]
  407a68:	cbnz	w20, 40839c <ferror@plt+0x4afc>
  407a6c:	ldr	x0, [sp, #152]
  407a70:	ldr	x1, [sp, #280]
  407a74:	ldr	x0, [x0, #56]
  407a78:	udiv	x0, x0, x1
  407a7c:	ldr	x1, [sp, #152]
  407a80:	ldr	x2, [x1, #40]
  407a84:	add	x1, sp, #0x1d8
  407a88:	add	x2, x0, x2
  407a8c:	ldr	x0, [sp, #176]
  407a90:	ldr	x0, [x0]
  407a94:	bl	4036a0 <bfd_sprintf_vma@plt>
  407a98:	mov	x0, #0x0                   	// #0
  407a9c:	mov	w1, w0
  407aa0:	add	x2, sp, #0x1d8
  407aa4:	add	x0, x0, #0x1
  407aa8:	add	x2, x2, x0
  407aac:	ldurb	w2, [x2, #-1]
  407ab0:	cmp	w2, #0x30
  407ab4:	b.eq	407a9c <ferror@plt+0x41fc>  // b.none
  407ab8:	cbnz	w2, 407ac8 <ferror@plt+0x4228>
  407abc:	ldr	x0, [sp, #152]
  407ac0:	ldr	x0, [x0, #40]
  407ac4:	cbnz	x0, 407ad8 <ferror@plt+0x4238>
  407ac8:	sub	w20, w1, #0x1
  407acc:	cmp	w1, #0x0
  407ad0:	and	w20, w20, #0xfffffffc
  407ad4:	csel	w20, w20, wzr, ne  // ne = any
  407ad8:	ldr	x0, [x26, #248]
  407adc:	str	x0, [sp, #128]
  407ae0:	strb	wzr, [x19, #196]
  407ae4:	cbz	x0, 4083a4 <ferror@plt+0x4b04>
  407ae8:	mov	w0, #0xffffffff            	// #-1
  407aec:	str	w0, [sp, #228]
  407af0:	ldr	x0, [sp, #128]
  407af4:	ldr	w1, [sp, #228]
  407af8:	ldr	w0, [x0, #48]
  407afc:	cmp	w1, w0
  407b00:	csel	w0, w1, w0, ge  // ge = tcont
  407b04:	str	w0, [sp, #228]
  407b08:	ldr	x0, [sp, #128]
  407b0c:	ldr	x0, [x0]
  407b10:	str	x0, [sp, #128]
  407b14:	cbnz	x0, 407af0 <ferror@plt+0x4250>
  407b18:	ldr	w0, [sp, #228]
  407b1c:	add	w21, w0, w0, lsl #1
  407b20:	add	w21, w21, #0x4
  407b24:	sxtw	x21, w21
  407b28:	sub	x22, x21, #0x1
  407b2c:	mov	x0, x21
  407b30:	bl	403290 <xmalloc@plt>
  407b34:	str	x0, [sp, #136]
  407b38:	strb	wzr, [x0, x22]
  407b3c:	mov	x0, x21
  407b40:	bl	403290 <xmalloc@plt>
  407b44:	strb	wzr, [x0, x22]
  407b48:	str	x0, [sp, #128]
  407b4c:	ldr	x0, [sp, #120]
  407b50:	ldr	x1, [sp, #280]
  407b54:	mul	x0, x0, x1
  407b58:	str	x0, [sp, #232]
  407b5c:	ldr	w0, [sp, #228]
  407b60:	add	w0, w0, #0x1
  407b64:	add	w0, w0, w0, lsl #1
  407b68:	sxtw	x0, w0
  407b6c:	str	x0, [sp, #304]
  407b70:	add	x0, sp, #0x1d8
  407b74:	add	x0, x0, w20, sxtw
  407b78:	str	x0, [sp, #288]
  407b7c:	ldr	x1, [sp, #104]
  407b80:	ldr	x0, [sp, #120]
  407b84:	cmp	x0, x1
  407b88:	b.ls	408bb8 <ferror@plt+0x5318>  // b.plast
  407b8c:	ldr	x0, [sp, #176]
  407b90:	ldr	x1, [sp, #280]
  407b94:	str	xzr, [x0, #40]
  407b98:	ldr	x0, [sp, #104]
  407b9c:	mul	x0, x0, x1
  407ba0:	str	x0, [sp, #184]
  407ba4:	ldr	x1, [sp, #232]
  407ba8:	cmp	x0, x1
  407bac:	b.cc	4083b4 <ferror@plt+0x4b14>  // b.lo, b.ul, b.last
  407bb0:	ldr	w24, [x26, #260]
  407bb4:	cbnz	w24, 407bf4 <ferror@plt+0x4354>
  407bb8:	ldrb	w1, [x19, #196]
  407bbc:	cbz	w1, 407bc8 <ferror@plt+0x4328>
  407bc0:	ldrb	w1, [x19, #197]
  407bc4:	cbnz	w1, 407bf4 <ferror@plt+0x4354>
  407bc8:	ldr	x1, [sp, #184]
  407bcc:	sub	x21, x0, x1
  407bd0:	ldr	w1, [sp, #336]
  407bd4:	cmp	x21, w1, uxtw
  407bd8:	b.cs	4083c8 <ferror@plt+0x4b28>  // b.hs, b.nlast
  407bdc:	ldr	x1, [sp, #232]
  407be0:	cmp	x0, x1
  407be4:	b.ne	407bf4 <ferror@plt+0x4354>  // b.any
  407be8:	ldr	w0, [sp, #340]
  407bec:	cmp	x21, w0, uxtw
  407bf0:	b.cc	40844c <ferror@plt+0x4bac>  // b.lo, b.ul, b.last
  407bf4:	ldr	w0, [x26, #196]
  407bf8:	adrp	x20, 459000 <_bfd_std_section+0x120>
  407bfc:	ldr	w1, [x26, #264]
  407c00:	add	x20, x20, #0x348
  407c04:	orr	w0, w0, w1
  407c08:	cbz	w0, 407e48 <ferror@plt+0x45a8>
  407c0c:	ldr	x0, [sp, #176]
  407c10:	add	x7, sp, #0x180
  407c14:	ldr	x1, [x26, #80]
  407c18:	add	x6, sp, #0x17c
  407c1c:	ldr	x23, [x0]
  407c20:	add	x5, sp, #0x1a0
  407c24:	ldr	x3, [sp, #104]
  407c28:	add	x4, sp, #0x198
  407c2c:	ldr	x0, [x23, #8]
  407c30:	ldr	x2, [sp, #152]
  407c34:	ldr	x8, [x0, #568]
  407c38:	mov	x0, x23
  407c3c:	blr	x8
  407c40:	cbz	w0, 407e48 <ferror@plt+0x45a8>
  407c44:	ldr	x0, [sp, #408]
  407c48:	cbz	x0, 407c58 <ferror@plt+0x43b8>
  407c4c:	ldrb	w0, [x0]
  407c50:	cbnz	w0, 407c58 <ferror@plt+0x43b8>
  407c54:	str	xzr, [sp, #408]
  407c58:	ldr	x0, [sp, #416]
  407c5c:	cbz	x0, 407c6c <ferror@plt+0x43cc>
  407c60:	ldrb	w0, [x0]
  407c64:	cbnz	w0, 407c6c <ferror@plt+0x43cc>
  407c68:	str	xzr, [sp, #416]
  407c6c:	ldr	x24, [sp, #408]
  407c70:	cbz	x24, 40847c <ferror@plt+0x4bdc>
  407c74:	ldrb	w0, [x24]
  407c78:	cmp	w0, #0x2f
  407c7c:	b.ne	40847c <ferror@plt+0x4bdc>  // b.any
  407c80:	ldr	x21, [x20, #272]
  407c84:	cbz	x21, 408480 <ferror@plt+0x4be0>
  407c88:	ldr	x0, [x20, #280]
  407c8c:	mov	x1, #0x1001                	// #4097
  407c90:	add	x0, x0, x1
  407c94:	bl	403290 <xmalloc@plt>
  407c98:	ldr	x22, [x20, #280]
  407c9c:	mov	x21, x0
  407ca0:	cbz	x22, 407cb0 <ferror@plt+0x4410>
  407ca4:	ldr	x1, [x20, #272]
  407ca8:	mov	x2, x22
  407cac:	bl	402f70 <memcpy@plt>
  407cb0:	ldr	w2, [x20, #288]
  407cb4:	add	x22, x21, x22
  407cb8:	cmp	w2, #0x0
  407cbc:	b.le	407cd8 <ferror@plt+0x4438>
  407cc0:	add	x0, x24, #0x1
  407cc4:	mov	w1, #0x0                   	// #0
  407cc8:	ldrb	w3, [x0]
  407ccc:	cbz	w3, 407cd8 <ferror@plt+0x4438>
  407cd0:	cmp	w2, w1
  407cd4:	b.gt	408464 <ferror@plt+0x4bc4>
  407cd8:	mov	x0, x22
  407cdc:	add	x22, x22, #0x1, lsl #12
  407ce0:	mov	x1, x24
  407ce4:	mov	x2, #0x1000                	// #4096
  407ce8:	bl	403730 <strncpy@plt>
  407cec:	str	x21, [sp, #408]
  407cf0:	strb	wzr, [x22]
  407cf4:	ldr	w22, [sp, #144]
  407cf8:	ldr	w0, [x20, #196]
  407cfc:	cbz	w0, 407db8 <ferror@plt+0x4518>
  407d00:	ldr	x24, [sp, #416]
  407d04:	cbz	x24, 407d3c <ferror@plt+0x449c>
  407d08:	ldr	x1, [x20, #32]
  407d0c:	cbz	x1, 407d1c <ferror@plt+0x447c>
  407d10:	mov	x0, x24
  407d14:	bl	4034b0 <strcmp@plt>
  407d18:	cbz	w0, 407d3c <ferror@plt+0x449c>
  407d1c:	mov	x0, x24
  407d20:	bl	4056b0 <ferror@plt+0x1e10>
  407d24:	mov	x1, x0
  407d28:	adrp	x0, 432000 <warn@@Base+0x3ff8>
  407d2c:	add	x0, x0, #0xf24
  407d30:	bl	4037a0 <printf@plt>
  407d34:	mov	w0, #0xffffffff            	// #-1
  407d38:	str	w0, [x20, #40]
  407d3c:	ldr	w0, [sp, #380]
  407d40:	cbz	w0, 407d88 <ferror@plt+0x44e8>
  407d44:	ldr	w2, [x20, #40]
  407d48:	ldr	w1, [sp, #384]
  407d4c:	cmp	w0, w2
  407d50:	b.ne	407d60 <ferror@plt+0x44c0>  // b.any
  407d54:	ldr	w0, [x20, #44]
  407d58:	cmp	w0, w1
  407d5c:	b.eq	407d88 <ferror@plt+0x44e8>  // b.none
  407d60:	ldr	x0, [sp, #408]
  407d64:	cbz	w1, 408494 <ferror@plt+0x4bf4>
  407d68:	cbz	x0, 408488 <ferror@plt+0x4be8>
  407d6c:	bl	4056b0 <ferror@plt+0x1e10>
  407d70:	mov	x1, x0
  407d74:	ldr	w2, [sp, #380]
  407d78:	adrp	x0, 432000 <warn@@Base+0x3ff8>
  407d7c:	ldr	w3, [sp, #384]
  407d80:	add	x0, x0, #0xf32
  407d84:	bl	4037a0 <printf@plt>
  407d88:	ldr	w0, [x20, #292]
  407d8c:	cbz	w0, 407db8 <ferror@plt+0x4518>
  407d90:	adrp	x24, 433000 <warn@@Base+0x4ff8>
  407d94:	add	x24, x24, #0x1e4
  407d98:	ldr	x0, [x23, #8]
  407d9c:	add	x3, sp, #0x184
  407da0:	add	x2, sp, #0x1d8
  407da4:	add	x1, sp, #0x1a8
  407da8:	ldr	x4, [x0, #584]
  407dac:	mov	x0, x23
  407db0:	blr	x4
  407db4:	cbnz	w0, 4084c0 <ferror@plt+0x4c20>
  407db8:	ldr	w0, [x20, #264]
  407dbc:	cbz	w0, 407dd0 <ferror@plt+0x4530>
  407dc0:	ldr	x0, [sp, #408]
  407dc4:	cbz	x0, 407dd0 <ferror@plt+0x4530>
  407dc8:	ldr	w0, [sp, #380]
  407dcc:	cbnz	w0, 4085b8 <ferror@plt+0x4d18>
  407dd0:	ldr	x0, [sp, #416]
  407dd4:	cbz	x0, 407e10 <ferror@plt+0x4570>
  407dd8:	ldr	x22, [x20, #32]
  407ddc:	cbz	x22, 407df4 <ferror@plt+0x4554>
  407de0:	mov	x1, x22
  407de4:	bl	4034b0 <strcmp@plt>
  407de8:	cbz	w0, 407e10 <ferror@plt+0x4570>
  407dec:	mov	x0, x22
  407df0:	bl	403510 <free@plt>
  407df4:	ldr	x0, [sp, #416]
  407df8:	bl	402fd0 <strlen@plt>
  407dfc:	add	x0, x0, #0x1
  407e00:	bl	403290 <xmalloc@plt>
  407e04:	str	x0, [x20, #32]
  407e08:	ldr	x1, [sp, #416]
  407e0c:	bl	403620 <strcpy@plt>
  407e10:	ldr	w0, [sp, #380]
  407e14:	cbz	w0, 407e28 <ferror@plt+0x4588>
  407e18:	ldr	w1, [x20, #40]
  407e1c:	cmp	w0, w1
  407e20:	b.eq	407e28 <ferror@plt+0x4588>  // b.none
  407e24:	str	w0, [x20, #40]
  407e28:	ldr	w1, [x20, #44]
  407e2c:	ldr	w0, [sp, #384]
  407e30:	cmp	w0, w1
  407e34:	b.eq	407e3c <ferror@plt+0x459c>  // b.none
  407e38:	str	w0, [x20, #44]
  407e3c:	cbz	x21, 407e48 <ferror@plt+0x45a8>
  407e40:	mov	x0, x21
  407e44:	bl	403510 <free@plt>
  407e48:	ldr	x0, [sp, #152]
  407e4c:	ldr	x1, [sp, #104]
  407e50:	ldr	x0, [x0, #40]
  407e54:	add	x0, x1, x0
  407e58:	ldr	w1, [x26, #188]
  407e5c:	cbnz	w1, 408648 <ferror@plt+0x4da8>
  407e60:	mov	x2, x0
  407e64:	add	x1, sp, #0x1d8
  407e68:	ldr	x0, [sp, #176]
  407e6c:	ldr	x0, [x0]
  407e70:	bl	4036a0 <bfd_sprintf_vma@plt>
  407e74:	ldr	x0, [sp, #288]
  407e78:	mov	w2, #0x20                  	// #32
  407e7c:	ldrb	w1, [x0]
  407e80:	cmp	w1, #0x30
  407e84:	b.eq	408640 <ferror@plt+0x4da0>  // b.none
  407e88:	cbnz	w1, 407e94 <ferror@plt+0x45f4>
  407e8c:	mov	w1, #0x30                  	// #48
  407e90:	sturb	w1, [x0, #-1]
  407e94:	ldr	x1, [sp, #288]
  407e98:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  407e9c:	add	x0, x0, #0x228
  407ea0:	bl	4037a0 <printf@plt>
  407ea4:	ldr	x0, [sp, #136]
  407ea8:	cbnz	x0, 408670 <ferror@plt+0x4dd0>
  407eac:	ldr	w0, [sp, #192]
  407eb0:	cbnz	w0, 4089d8 <ferror@plt+0x5138>
  407eb4:	ldr	w1, [sp, #224]
  407eb8:	adrp	x3, 456000 <warn@@Base+0x27ff8>
  407ebc:	ldr	w0, [sp, #208]
  407ec0:	add	x3, x3, #0xb88
  407ec4:	ldr	x2, [sp, #104]
  407ec8:	mov	w7, #0x2e                  	// #46
  407ecc:	udiv	w0, w0, w1
  407ed0:	ldr	x1, [sp, #104]
  407ed4:	add	x0, x0, x1
  407ed8:	ldr	x1, [sp, #120]
  407edc:	sub	x21, x1, x2
  407ee0:	ldr	w1, [sp, #224]
  407ee4:	add	x2, sp, #0x1d8
  407ee8:	mov	x4, x2
  407eec:	mul	w21, w1, w21
  407ef0:	ldr	x1, [sp, #120]
  407ef4:	cmp	x1, x0
  407ef8:	ldr	w0, [sp, #208]
  407efc:	ldr	x1, [sp, #184]
  407f00:	csel	w21, w21, w0, cc  // cc = lo, ul, last
  407f04:	sxtw	x0, w21
  407f08:	ldr	x5, [sp, #184]
  407f0c:	adds	x6, x5, x0
  407f10:	cset	x5, cs  // cs = hs, nlast
  407f14:	cmp	x1, x6
  407f18:	b.cc	408c18 <ferror@plt+0x5378>  // b.lo, b.ul, b.last
  407f1c:	cmp	x5, #0x0
  407f20:	csel	x0, x0, xzr, eq  // eq = none
  407f24:	strb	wzr, [x4, x0]
  407f28:	ldr	w1, [x20, #188]
  407f2c:	ldr	w0, [x20, #336]
  407f30:	cbz	w1, 408c48 <ferror@plt+0x53a8>
  407f34:	cmp	w0, #0x0
  407f38:	cset	w0, gt
  407f3c:	cbz	w0, 408d58 <ferror@plt+0x54b8>
  407f40:	ldr	w0, [sp, #208]
  407f44:	cmp	w0, w21
  407f48:	b.ge	408c54 <ferror@plt+0x53b4>  // b.tcont
  407f4c:	ldr	w0, [x20, #180]
  407f50:	orr	w1, w1, w0
  407f54:	ldr	w0, [sp, #208]
  407f58:	cmp	w1, #0x0
  407f5c:	csel	w22, w21, w0, ne  // ne = any
  407f60:	ldr	w23, [x19, #172]
  407f64:	ldr	w0, [sp, #144]
  407f68:	cmp	w23, #0x0
  407f6c:	ldr	x1, [sp, #184]
  407f70:	csel	w23, w23, w0, ne  // ne = any
  407f74:	ldr	x0, [sp, #256]
  407f78:	sxtw	x27, w23
  407f7c:	mov	x24, x1
  407f80:	add	x25, x0, x1
  407f84:	add	x0, x1, w22, sxtw
  407f88:	str	x0, [sp, #344]
  407f8c:	sub	w0, w23, #0x1
  407f90:	str	w0, [sp, #352]
  407f94:	ldr	x0, [sp, #344]
  407f98:	cmp	x24, x0
  407f9c:	b.cc	408c5c <ferror@plt+0x53bc>  // b.lo, b.ul, b.last
  407fa0:	adrp	x24, 432000 <warn@@Base+0x3ff8>
  407fa4:	add	x24, x24, #0xddb
  407fa8:	ldr	w0, [sp, #208]
  407fac:	cmp	w0, w22
  407fb0:	b.gt	408cfc <ferror@plt+0x545c>
  407fb4:	ldr	w0, [sp, #192]
  407fb8:	cbz	w0, 408d04 <ferror@plt+0x5464>
  407fbc:	mov	w0, #0x9                   	// #9
  407fc0:	bl	403800 <putchar@plt>
  407fc4:	ldr	x0, [sp, #456]
  407fc8:	cbz	x0, 408d20 <ferror@plt+0x5480>
  407fcc:	ldr	x1, [sp, #448]
  407fd0:	b	408d14 <ferror@plt+0x5474>
  407fd4:	str	xzr, [sp, #240]
  407fd8:	ldr	x0, [sp, #168]
  407fdc:	b	407864 <ferror@plt+0x3fc4>
  407fe0:	mov	w0, #0x1                   	// #1
  407fe4:	str	w0, [sp, #192]
  407fe8:	b	4078f4 <ferror@plt+0x4054>
  407fec:	ldr	w4, [x26, #232]
  407ff0:	ldr	w0, [x26, #180]
  407ff4:	cmp	w4, #0x0
  407ff8:	str	xzr, [x19, #168]
  407ffc:	cset	w1, ne  // ne = any
  408000:	cmp	w0, #0x0
  408004:	cset	w0, ne  // ne = any
  408008:	str	xzr, [sp, #456]
  40800c:	ldr	x5, [x26, #112]
  408010:	lsl	w0, w0, #28
  408014:	orr	w1, w0, w1, lsl #30
  408018:	orr	w0, w1, #0x20000000
  40801c:	cmp	x5, #0x0
  408020:	csel	w1, w0, w1, ne  // ne = any
  408024:	ldr	w0, [x19, #192]
  408028:	str	x1, [x19, #88]
  40802c:	cbz	w0, 408088 <ferror@plt+0x47e8>
  408030:	ldr	x0, [x23]
  408034:	ldr	w0, [x0, #72]
  408038:	tst	w0, w24
  40803c:	b.ne	408088 <ferror@plt+0x47e8>  // b.any
  408040:	ldr	x1, [sp, #112]
  408044:	ldr	x0, [sp, #272]
  408048:	cmp	x0, x1
  40804c:	b.ls	408088 <ferror@plt+0x47e8>  // b.plast
  408050:	ldr	x0, [x1]
  408054:	ldr	x1, [x0, #8]
  408058:	ldr	x0, [sp, #216]
  40805c:	sub	x1, x1, x0
  408060:	sub	x1, x1, x22
  408064:	cmp	x1, #0x0
  408068:	cbz	x1, 40807c <ferror@plt+0x47dc>
  40806c:	b.le	408088 <ferror@plt+0x47e8>
  408070:	udiv	w2, w25, w20
  408074:	cmp	x1, x2
  408078:	b.ge	408088 <ferror@plt+0x47e8>  // b.tcont
  40807c:	ldr	x0, [x19, #88]
  408080:	orr	x0, x0, #0x80000000
  408084:	str	x0, [x19, #88]
  408088:	ldr	x0, [x21, #40]
  40808c:	cbnz	w4, 4080b0 <ferror@plt+0x4810>
  408090:	ldr	w1, [x21, #32]
  408094:	mov	w2, #0x110                 	// #272
  408098:	and	w1, w1, w2
  40809c:	cmp	w1, w2
  4080a0:	b.ne	4080b0 <ferror@plt+0x4810>  // b.any
  4080a4:	ldr	x1, [sp, #120]
  4080a8:	add	x1, x1, x0
  4080ac:	str	x1, [x19, #232]
  4080b0:	ldp	x1, x2, [sp, #120]
  4080b4:	strb	wzr, [x19, #196]
  4080b8:	str	x1, [x19, #240]
  4080bc:	add	x0, x22, x0
  4080c0:	mov	x1, x19
  4080c4:	blr	x2
  4080c8:	mov	w25, w0
  4080cc:	ldrb	w0, [x19, #196]
  4080d0:	cbz	w0, 408174 <ferror@plt+0x48d4>
  4080d4:	ldr	w0, [x19, #200]
  4080d8:	sub	w0, w0, #0x2
  4080dc:	cmp	w0, #0x3
  4080e0:	b.hi	408174 <ferror@plt+0x48d4>  // b.pmore
  4080e4:	ldr	x1, [x21, #40]
  4080e8:	ldr	x0, [sp, #104]
  4080ec:	ldr	x4, [x19, #208]
  4080f0:	add	x0, x1, x0
  4080f4:	cmp	x4, x0
  4080f8:	b.cc	408174 <ferror@plt+0x48d4>  // b.lo, b.ul, b.last
  4080fc:	ldr	x0, [sp, #120]
  408100:	add	x0, x0, x1
  408104:	cmp	x4, x0
  408108:	b.cs	408174 <ferror@plt+0x48d4>  // b.hs, b.nlast
  40810c:	add	x1, x22, x1
  408110:	mov	x0, #0x38                  	// #56
  408114:	str	x1, [sp, #136]
  408118:	str	x4, [sp, #152]
  40811c:	bl	403290 <xmalloc@plt>
  408120:	mov	x27, x0
  408124:	mov	x0, #0x10                  	// #16
  408128:	stp	xzr, xzr, [x27]
  40812c:	bl	403290 <xmalloc@plt>
  408130:	str	x0, [x27, #16]
  408134:	ldr	x1, [sp, #136]
  408138:	str	x1, [x0]
  40813c:	mov	x0, #0x1                   	// #1
  408140:	str	x0, [x27, #24]
  408144:	mov	x0, #0x2                   	// #2
  408148:	str	x0, [x27, #32]
  40814c:	mov	w0, #0xffffffff            	// #-1
  408150:	str	w0, [x27, #48]
  408154:	ldr	x0, [sp, #416]
  408158:	str	x0, [x27]
  40815c:	ldr	x4, [sp, #152]
  408160:	str	x4, [x27, #40]
  408164:	cbz	x0, 40816c <ferror@plt+0x48cc>
  408168:	str	x27, [x0, #8]
  40816c:	str	xzr, [x27, #8]
  408170:	str	x27, [sp, #416]
  408174:	udiv	w0, w25, w20
  408178:	str	xzr, [x19, #232]
  40817c:	add	x22, x22, x0
  408180:	b	407990 <ferror@plt+0x40f0>
  408184:	ldr	x21, [x20]
  408188:	cbnz	x21, 408194 <ferror@plt+0x48f4>
  40818c:	ldr	x20, [x20]
  408190:	b	4079c0 <ferror@plt+0x4120>
  408194:	ldr	x1, [x20, #40]
  408198:	ldr	x0, [x21, #40]
  40819c:	cmp	x1, x0
  4081a0:	b.ne	40821c <ferror@plt+0x497c>  // b.any
  4081a4:	ldp	x0, x1, [x20, #24]
  4081a8:	ldr	x2, [x21, #24]
  4081ac:	add	x0, x0, x2
  4081b0:	cmp	x0, x1
  4081b4:	b.ls	4081d4 <ferror@plt+0x4934>  // b.plast
  4081b8:	ldr	x0, [x21, #32]
  4081bc:	add	x1, x1, x0
  4081c0:	str	x1, [x20, #32]
  4081c4:	ldr	x0, [x20, #16]
  4081c8:	lsl	x1, x1, #3
  4081cc:	bl	4031e0 <xrealloc@plt>
  4081d0:	str	x0, [x20, #16]
  4081d4:	mov	x0, #0x0                   	// #0
  4081d8:	b	4081f8 <ferror@plt+0x4958>
  4081dc:	ldp	x2, x1, [x20, #16]
  4081e0:	ldr	x3, [x21, #16]
  4081e4:	add	x4, x1, #0x1
  4081e8:	str	x4, [x20, #24]
  4081ec:	ldr	x3, [x3, x0, lsl #3]
  4081f0:	add	x0, x0, #0x1
  4081f4:	str	x3, [x2, x1, lsl #3]
  4081f8:	ldr	x1, [x21, #24]
  4081fc:	cmp	x0, x1
  408200:	b.cc	4081dc <ferror@plt+0x493c>  // b.lo, b.ul, b.last
  408204:	ldr	x22, [x21, #8]
  408208:	mov	x0, x21
  40820c:	add	x1, sp, #0x1a0
  408210:	bl	4043b8 <ferror@plt+0xb18>
  408214:	mov	x21, x22
  408218:	bl	4043ec <ferror@plt+0xb4c>
  40821c:	ldr	x21, [x21]
  408220:	b	408188 <ferror@plt+0x48e8>
  408224:	ldr	x10, [x5]
  408228:	mov	x0, x5
  40822c:	bl	404388 <ferror@plt+0xae8>
  408230:	mov	x7, x0
  408234:	mov	x0, x5
  408238:	bl	404358 <ferror@plt+0xab8>
  40823c:	sub	x7, x7, x0
  408240:	mov	x6, x10
  408244:	mov	x4, x5
  408248:	cbnz	x6, 40827c <ferror@plt+0x49dc>
  40824c:	cmp	x5, x4
  408250:	b.eq	4082d8 <ferror@plt+0x4a38>  // b.none
  408254:	mov	x0, x4
  408258:	add	x1, sp, #0x1a0
  40825c:	bl	4043b8 <ferror@plt+0xb18>
  408260:	ldr	x0, [x5, #8]
  408264:	stp	x5, x0, [x4]
  408268:	str	x4, [x5, #8]
  40826c:	ldr	x0, [x4, #8]
  408270:	cbz	x0, 4082d0 <ferror@plt+0x4a30>
  408274:	str	x4, [x0]
  408278:	b	4079c8 <ferror@plt+0x4128>
  40827c:	mov	x0, x6
  408280:	bl	404388 <ferror@plt+0xae8>
  408284:	mov	x8, x0
  408288:	mov	x0, x6
  40828c:	bl	404358 <ferror@plt+0xab8>
  408290:	sub	x8, x8, x0
  408294:	mov	x9, x0
  408298:	cmp	x7, x8
  40829c:	b.hi	4082c0 <ferror@plt+0x4a20>  // b.pmore
  4082a0:	b.ne	4082c8 <ferror@plt+0x4a28>  // b.any
  4082a4:	mov	x0, x4
  4082a8:	bl	404358 <ferror@plt+0xab8>
  4082ac:	cmp	x0, x9
  4082b0:	csel	x4, x4, x6, ls  // ls = plast
  4082b4:	mov	x7, x8
  4082b8:	ldr	x6, [x6]
  4082bc:	b	408248 <ferror@plt+0x49a8>
  4082c0:	mov	x4, x6
  4082c4:	b	4082b4 <ferror@plt+0x4a14>
  4082c8:	mov	x8, x7
  4082cc:	b	4082b4 <ferror@plt+0x4a14>
  4082d0:	str	x4, [sp, #416]
  4082d4:	b	4079c8 <ferror@plt+0x4128>
  4082d8:	mov	x5, x10
  4082dc:	b	4079c8 <ferror@plt+0x4128>
  4082e0:	ldr	x5, [x6]
  4082e4:	add	w8, w8, #0x1
  4082e8:	str	w8, [x6, #48]
  4082ec:	mov	x4, x5
  4082f0:	cbnz	x4, 408354 <ferror@plt+0x4ab4>
  4082f4:	mov	x6, x5
  4082f8:	b	4079d4 <ferror@plt+0x4134>
  4082fc:	mov	x0, x7
  408300:	bl	404388 <ferror@plt+0xae8>
  408304:	mov	x9, x0
  408308:	mov	x0, x4
  40830c:	bl	404358 <ferror@plt+0xab8>
  408310:	cmp	x9, x0
  408314:	b.cc	408334 <ferror@plt+0x4a94>  // b.lo, b.ul, b.last
  408318:	mov	x0, x7
  40831c:	bl	404358 <ferror@plt+0xab8>
  408320:	mov	x9, x0
  408324:	mov	x0, x4
  408328:	bl	404388 <ferror@plt+0xae8>
  40832c:	cmp	x9, x0
  408330:	b.ls	40838c <ferror@plt+0x4aec>  // b.plast
  408334:	ldr	x7, [x7]
  408338:	cmp	x7, x5
  40833c:	b.ne	4082fc <ferror@plt+0x4a5c>  // b.any
  408340:	cmp	x4, x5
  408344:	b.ne	40835c <ferror@plt+0x4abc>  // b.any
  408348:	mov	x7, x4
  40834c:	ldr	x5, [x4]
  408350:	b	408384 <ferror@plt+0x4ae4>
  408354:	mov	x7, x6
  408358:	b	408338 <ferror@plt+0x4a98>
  40835c:	ldr	x7, [x4, #8]
  408360:	mov	x0, x4
  408364:	add	x1, sp, #0x1a0
  408368:	bl	4043b8 <ferror@plt+0xb18>
  40836c:	ldr	x0, [x5, #8]
  408370:	stp	x5, x0, [x4]
  408374:	str	x4, [x5, #8]
  408378:	ldr	x0, [x4, #8]
  40837c:	cbz	x0, 408394 <ferror@plt+0x4af4>
  408380:	str	x4, [x0]
  408384:	str	w8, [x4, #48]
  408388:	mov	x4, x7
  40838c:	ldr	x4, [x4]
  408390:	b	4082f0 <ferror@plt+0x4a50>
  408394:	str	x4, [sp, #416]
  408398:	b	408384 <ferror@plt+0x4ae4>
  40839c:	mov	w20, #0x0                   	// #0
  4083a0:	b	407ad8 <ferror@plt+0x4238>
  4083a4:	mov	w0, #0xffffffff            	// #-1
  4083a8:	str	xzr, [sp, #136]
  4083ac:	str	w0, [sp, #228]
  4083b0:	b	407b4c <ferror@plt+0x42ac>
  4083b4:	ldr	x1, [sp, #256]
  4083b8:	ldrb	w1, [x1, x0]
  4083bc:	cbnz	w1, 407bb0 <ferror@plt+0x4310>
  4083c0:	add	x0, x0, #0x1
  4083c4:	b	407ba4 <ferror@plt+0x4304>
  4083c8:	ldr	x1, [sp, #184]
  4083cc:	and	x21, x21, #0xfffffffffffffffc
  4083d0:	add	x21, x21, x1
  4083d4:	ldr	x1, [sp, #232]
  4083d8:	cmp	x0, x1
  4083dc:	csel	x21, x21, x1, ne  // ne = any
  4083e0:	ldr	w0, [sp, #224]
  4083e4:	ldr	w1, [sp, #104]
  4083e8:	msub	w21, w0, w1, w21
  4083ec:	ldr	w0, [x26, #184]
  4083f0:	cbz	w0, 408454 <ferror@plt+0x4bb4>
  4083f4:	ldr	w0, [sp, #224]
  4083f8:	ldr	x2, [sp, #120]
  4083fc:	udiv	w1, w21, w0
  408400:	ldr	x0, [sp, #104]
  408404:	add	x0, x0, w1, uxtw
  408408:	cmp	x2, x0
  40840c:	b.ls	408454 <ferror@plt+0x4bb4>  // b.plast
  408410:	ldr	x2, [sp, #152]
  408414:	ldr	x2, [x2, #144]
  408418:	add	x2, x0, x2
  40841c:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  408420:	add	x0, x0, #0x1a4
  408424:	bl	4037a0 <printf@plt>
  408428:	ldr	w0, [sp, #224]
  40842c:	adrp	x22, 432000 <warn@@Base+0x3ff8>
  408430:	ldr	x1, [sp, #104]
  408434:	add	x22, x22, #0xecf
  408438:	udiv	w21, w21, w0
  40843c:	ldr	x0, [sp, #216]
  408440:	add	x23, x0, x1
  408444:	add	x23, x23, w21, uxtw
  408448:	b	408f58 <ferror@plt+0x56b8>
  40844c:	ldr	x21, [sp, #232]
  408450:	b	4083e0 <ferror@plt+0x4b40>
  408454:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  408458:	add	x0, x0, #0x1df
  40845c:	bl	403450 <puts@plt>
  408460:	b	408428 <ferror@plt+0x4b88>
  408464:	cmp	w3, #0x2f
  408468:	b.ne	408474 <ferror@plt+0x4bd4>  // b.any
  40846c:	add	w1, w1, #0x1
  408470:	mov	x24, x0
  408474:	add	x0, x0, #0x1
  408478:	b	407cc8 <ferror@plt+0x4428>
  40847c:	mov	x21, #0x0                   	// #0
  408480:	mov	w22, #0x0                   	// #0
  408484:	b	407cf8 <ferror@plt+0x4458>
  408488:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  40848c:	add	x1, x1, #0xeec
  408490:	b	407d74 <ferror@plt+0x44d4>
  408494:	cbz	x0, 4084b4 <ferror@plt+0x4c14>
  408498:	bl	4056b0 <ferror@plt+0x1e10>
  40849c:	mov	x1, x0
  4084a0:	ldr	w2, [sp, #380]
  4084a4:	adrp	x0, 432000 <warn@@Base+0x3ff8>
  4084a8:	add	x0, x0, #0xf2b
  4084ac:	bl	4037a0 <printf@plt>
  4084b0:	b	407d88 <ferror@plt+0x44e8>
  4084b4:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  4084b8:	add	x1, x1, #0xeec
  4084bc:	b	4084a0 <ferror@plt+0x4c00>
  4084c0:	ldr	x0, [sp, #424]
  4084c4:	bl	4056b0 <ferror@plt+0x1e10>
  4084c8:	mov	x1, x0
  4084cc:	ldr	w2, [sp, #388]
  4084d0:	mov	x0, x24
  4084d4:	bl	4037a0 <printf@plt>
  4084d8:	ldr	x0, [sp, #472]
  4084dc:	bl	4056b0 <ferror@plt+0x1e10>
  4084e0:	mov	x1, x0
  4084e4:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  4084e8:	add	x0, x0, #0xa61
  4084ec:	bl	4037a0 <printf@plt>
  4084f0:	b	407d98 <ferror@plt+0x44f8>
  4084f4:	ldr	x24, [x24]
  4084f8:	ldr	x0, [x24]
  4084fc:	cbz	x0, 408510 <ferror@plt+0x4c70>
  408500:	ldr	x0, [x0, #8]
  408504:	ldr	x1, [sp, #408]
  408508:	bl	4030c0 <filename_cmp@plt>
  40850c:	cbnz	w0, 4084f4 <ferror@plt+0x4c54>
  408510:	ldr	x27, [x24]
  408514:	cbnz	x27, 409084 <ferror@plt+0x57e4>
  408518:	cbz	w22, 408528 <ferror@plt+0x4c88>
  40851c:	ldr	x0, [sp, #408]
  408520:	bl	4032c0 <xstrdup@plt>
  408524:	str	x0, [sp, #408]
  408528:	ldr	x22, [sp, #408]
  40852c:	add	x2, sp, #0x1d8
  408530:	mov	x1, x22
  408534:	mov	x0, x22
  408538:	bl	404f94 <ferror@plt+0x16f4>
  40853c:	mov	x27, x0
  408540:	cbnz	x0, 409054 <ferror@plt+0x57b4>
  408544:	ldr	w0, [x20, #296]
  408548:	cbz	w0, 407dd0 <ferror@plt+0x4530>
  40854c:	adrp	x25, 43c000 <warn@@Base+0xdff8>
  408550:	add	x25, x25, #0xa6b
  408554:	mov	x0, x22
  408558:	mov	x24, #0x0                   	// #0
  40855c:	bl	403330 <lbasename@plt>
  408560:	str	x0, [sp, #344]
  408564:	ldr	w0, [x20, #296]
  408568:	cmp	w0, w24
  40856c:	b.le	407dd0 <ferror@plt+0x4530>
  408570:	ldr	x0, [x20, #304]
  408574:	mov	x3, #0x0                   	// #0
  408578:	ldr	x2, [sp, #344]
  40857c:	mov	x1, x25
  408580:	ldr	x0, [x0, x24, lsl #3]
  408584:	add	x24, x24, #0x1
  408588:	bl	403200 <concat@plt>
  40858c:	mov	x1, x0
  408590:	add	x2, sp, #0x1d8
  408594:	mov	x0, x22
  408598:	str	x1, [sp, #352]
  40859c:	bl	404f94 <ferror@plt+0x16f4>
  4085a0:	mov	x27, x0
  4085a4:	cbnz	x0, 409054 <ferror@plt+0x57b4>
  4085a8:	ldr	x1, [sp, #352]
  4085ac:	mov	x0, x1
  4085b0:	bl	403510 <free@plt>
  4085b4:	b	408564 <ferror@plt+0x4cc4>
  4085b8:	add	x24, x20, #0x18
  4085bc:	b	4084f8 <ferror@plt+0x4c58>
  4085c0:	mov	w0, #0x1                   	// #1
  4085c4:	b	4090c4 <ferror@plt+0x5824>
  4085c8:	ldr	w1, [x27, #48]
  4085cc:	cmp	w1, w0
  4085d0:	b.ls	408610 <ferror@plt+0x4d70>  // b.plast
  4085d4:	ldr	x1, [x27, #40]
  4085d8:	ldr	x23, [x1, w0, uxtw #3]
  4085dc:	ldr	x1, [x20, #320]
  4085e0:	cbz	x1, 4085f4 <ferror@plt+0x4d54>
  4085e4:	ldrb	w0, [x23]
  4085e8:	cbz	w0, 4085f4 <ferror@plt+0x4d54>
  4085ec:	mov	x0, x24
  4085f0:	bl	4037a0 <printf@plt>
  4085f4:	ldr	x1, [sp, #344]
  4085f8:	mov	x0, x23
  4085fc:	bl	403770 <strcspn@plt>
  408600:	mov	x1, x0
  408604:	cbnz	x0, 408618 <ferror@plt+0x4d78>
  408608:	mov	w0, #0xa                   	// #10
  40860c:	bl	403800 <putchar@plt>
  408610:	mov	w0, w25
  408614:	b	4090e4 <ferror@plt+0x5844>
  408618:	adrp	x0, 458000 <_sch_istable+0x1478>
  40861c:	mov	x2, #0x1                   	// #1
  408620:	ldr	x3, [x0, #3800]
  408624:	mov	x0, x23
  408628:	bl	4035b0 <fwrite@plt>
  40862c:	cmp	x0, #0x1
  408630:	b.ne	408610 <ferror@plt+0x4d70>  // b.any
  408634:	b	408608 <ferror@plt+0x4d68>
  408638:	str	w0, [x27, #56]
  40863c:	b	409100 <ferror@plt+0x5860>
  408640:	strb	w2, [x0], #1
  408644:	b	407e7c <ferror@plt+0x45dc>
  408648:	ldr	x2, [sp, #176]
  40864c:	mov	w1, #0x1                   	// #1
  408650:	str	w1, [x2, #8]
  408654:	mov	x1, x19
  408658:	bl	406160 <ferror@plt+0x28c0>
  40865c:	ldr	x0, [sp, #176]
  408660:	str	wzr, [x0, #8]
  408664:	mov	w0, #0x20                  	// #32
  408668:	bl	403800 <putchar@plt>
  40866c:	b	407ea4 <ferror@plt+0x4604>
  408670:	ldr	x0, [sp, #152]
  408674:	mov	w1, #0x20                  	// #32
  408678:	ldr	x2, [sp, #304]
  40867c:	mov	w23, #0x2d                  	// #45
  408680:	ldr	x21, [x0, #40]
  408684:	ldr	x0, [sp, #104]
  408688:	ldr	x24, [x26, #248]
  40868c:	add	x21, x0, x21
  408690:	ldr	x0, [sp, #136]
  408694:	bl	403280 <memset@plt>
  408698:	ldr	x0, [sp, #128]
  40869c:	mov	w1, #0x0                   	// #0
  4086a0:	ldr	x2, [sp, #304]
  4086a4:	bl	403280 <memset@plt>
  4086a8:	ldr	x0, [sp, #304]
  4086ac:	sub	x22, x0, #0x1
  4086b0:	cbnz	x24, 40872c <ferror@plt+0x4e8c>
  4086b4:	ldr	x0, [sp, #136]
  4086b8:	adrp	x22, 433000 <warn@@Base+0x4ff8>
  4086bc:	adrp	x23, 433000 <warn@@Base+0x4ff8>
  4086c0:	add	x22, x22, #0x23e
  4086c4:	add	x23, x23, #0x238
  4086c8:	mov	w25, #0x0                   	// #0
  4086cc:	bl	402fd0 <strlen@plt>
  4086d0:	mov	x21, x0
  4086d4:	mov	x27, #0x0                   	// #0
  4086d8:	ldr	w0, [x20, #328]
  4086dc:	cbz	w0, 4089b4 <ferror@plt+0x5114>
  4086e0:	cmp	x21, x27
  4086e4:	b.ls	409040 <ferror@plt+0x57a0>  // b.plast
  4086e8:	ldr	x0, [sp, #128]
  4086ec:	ldrb	w24, [x0, x27]
  4086f0:	cmp	w24, w25
  4086f4:	b.eq	40911c <ferror@plt+0x587c>  // b.none
  4086f8:	cbz	w24, 4089a8 <ferror@plt+0x5108>
  4086fc:	ldr	w0, [x20, #332]
  408700:	cbz	w0, 40898c <ferror@plt+0x50ec>
  408704:	mov	w0, #0x6c                  	// #108
  408708:	udiv	w1, w24, w0
  40870c:	msub	w1, w1, w0, w24
  408710:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  408714:	add	x0, x0, #0x22d
  408718:	and	w1, w1, #0xff
  40871c:	add	w1, w1, #0x7c
  408720:	bl	4037a0 <printf@plt>
  408724:	mov	w25, w24
  408728:	b	4089bc <ferror@plt+0x511c>
  40872c:	mov	x0, x24
  408730:	bl	404388 <ferror@plt+0xae8>
  408734:	cmp	x21, x0
  408738:	b.ls	408758 <ferror@plt+0x4eb8>  // b.plast
  40873c:	add	x1, x20, #0xf8
  408740:	mov	x0, x24
  408744:	ldr	x25, [x24]
  408748:	bl	4043b8 <ferror@plt+0xb18>
  40874c:	bl	4043ec <ferror@plt+0xb4c>
  408750:	mov	x24, x25
  408754:	b	4086b0 <ferror@plt+0x4e10>
  408758:	mov	x0, x24
  40875c:	bl	404358 <ferror@plt+0xab8>
  408760:	cmp	x21, x0
  408764:	b.cc	40890c <ferror@plt+0x506c>  // b.lo, b.ul, b.last
  408768:	ldr	x0, [x24, #40]
  40876c:	mov	x1, #0x8                   	// #8
  408770:	mov	w2, #0x0                   	// #0
  408774:	str	x0, [sp, #424]
  408778:	add	x0, sp, #0x1a8
  40877c:	bl	4037e0 <iterative_hash@plt>
  408780:	ldr	w1, [x24, #48]
  408784:	and	w4, w0, #0xff
  408788:	ldr	w0, [sp, #228]
  40878c:	sub	w1, w0, w1
  408790:	ldr	x0, [x24, #24]
  408794:	add	w1, w1, w1, lsl #1
  408798:	sub	x0, x0, #0x1
  40879c:	cmn	x0, #0x1
  4087a0:	b.ne	408844 <ferror@plt+0x4fa4>  // b.any
  4087a4:	ldr	x0, [sp, #136]
  4087a8:	sxtw	x6, w1
  4087ac:	add	x5, x0, w1, sxtw
  4087b0:	ldr	x0, [x24, #40]
  4087b4:	cmp	x21, x0
  4087b8:	b.ne	408974 <ferror@plt+0x50d4>  // b.any
  4087bc:	add	w1, w1, #0x1
  4087c0:	sxtw	x1, w1
  4087c4:	mov	x0, x1
  4087c8:	ldr	x2, [sp, #136]
  4087cc:	cmp	x0, x22
  4087d0:	ldrb	w2, [x2, x0]
  4087d4:	b.cc	408938 <ferror@plt+0x5098>  // b.lo, b.ul, b.last
  4087d8:	cmp	x1, x22
  4087dc:	sub	x0, x22, x1
  4087e0:	csel	x0, x0, xzr, ls  // ls = plast
  4087e4:	cmp	w2, #0x20
  4087e8:	add	x1, x1, x0
  4087ec:	ldr	x0, [sp, #136]
  4087f0:	add	x0, x0, x1
  4087f4:	b.ne	408958 <ferror@plt+0x50b8>  // b.any
  4087f8:	ldr	x2, [sp, #136]
  4087fc:	mov	w0, #0x3e                  	// #62
  408800:	strb	w0, [x2, x1]
  408804:	ldr	x0, [sp, #128]
  408808:	strb	w4, [x0, x1]
  40880c:	ldrb	w0, [x5]
  408810:	cmp	w0, #0x20
  408814:	b.ne	40890c <ferror@plt+0x506c>  // b.any
  408818:	mov	x0, x24
  40881c:	bl	404358 <ferror@plt+0xab8>
  408820:	cmp	x21, x0
  408824:	b.ls	40896c <ferror@plt+0x50cc>  // b.plast
  408828:	mov	x0, x24
  40882c:	bl	404388 <ferror@plt+0xae8>
  408830:	cmp	x21, x0
  408834:	mov	w1, #0x5c                  	// #92
  408838:	mov	w0, #0x3e                  	// #62
  40883c:	csel	w0, w0, w1, cc  // cc = lo, ul, last
  408840:	b	408900 <ferror@plt+0x5060>
  408844:	ldr	x2, [x24, #16]
  408848:	ldr	x2, [x2, x0, lsl #3]
  40884c:	sub	x0, x0, #0x1
  408850:	cmp	x21, x2
  408854:	b.ne	40879c <ferror@plt+0x4efc>  // b.any
  408858:	add	w0, w1, #0x1
  40885c:	sxtw	x0, w0
  408860:	mov	x2, x0
  408864:	b	408884 <ferror@plt+0x4fe4>
  408868:	cmp	w3, #0x20
  40886c:	b.ne	408880 <ferror@plt+0x4fe0>  // b.any
  408870:	ldr	x3, [sp, #136]
  408874:	strb	w23, [x3, x2]
  408878:	ldr	x3, [sp, #128]
  40887c:	strb	w4, [x3, x2]
  408880:	add	x2, x2, #0x1
  408884:	ldr	x3, [sp, #136]
  408888:	cmp	x2, x22
  40888c:	ldrb	w3, [x3, x2]
  408890:	b.cc	408868 <ferror@plt+0x4fc8>  // b.lo, b.ul, b.last
  408894:	cmp	x0, x22
  408898:	sub	x2, x22, x0
  40889c:	csel	x2, x2, xzr, ls  // ls = plast
  4088a0:	cmp	w3, #0x20
  4088a4:	add	x0, x0, x2
  4088a8:	ldr	x2, [sp, #136]
  4088ac:	add	x2, x2, x0
  4088b0:	b.ne	408914 <ferror@plt+0x5074>  // b.any
  4088b4:	ldr	x2, [sp, #136]
  4088b8:	strb	w23, [x2, x0]
  4088bc:	ldr	x2, [sp, #128]
  4088c0:	strb	w4, [x2, x0]
  4088c4:	ldr	x0, [sp, #136]
  4088c8:	sxtw	x6, w1
  4088cc:	add	x5, x0, w1, sxtw
  4088d0:	ldrb	w0, [x0, w1, sxtw]
  4088d4:	cmp	w0, #0x20
  4088d8:	b.ne	40890c <ferror@plt+0x506c>  // b.any
  4088dc:	ldr	x0, [x24, #40]
  4088e0:	cmp	x21, x0
  4088e4:	mov	x0, x24
  4088e8:	b.hi	408928 <ferror@plt+0x5088>  // b.pmore
  4088ec:	bl	404358 <ferror@plt+0xab8>
  4088f0:	cmp	x21, x0
  4088f4:	mov	w0, #0x2f                  	// #47
  4088f8:	mov	w1, #0x2b                  	// #43
  4088fc:	csel	w0, w0, w1, eq  // eq = none
  408900:	strb	w0, [x5]
  408904:	ldr	x0, [sp, #128]
  408908:	strb	w4, [x0, x6]
  40890c:	ldr	x24, [x24]
  408910:	b	4086b0 <ferror@plt+0x4e10>
  408914:	cmp	w3, #0x3e
  408918:	b.ne	4088c4 <ferror@plt+0x5024>  // b.any
  40891c:	mov	w3, #0x58                  	// #88
  408920:	strb	w3, [x2]
  408924:	b	4088bc <ferror@plt+0x501c>
  408928:	bl	404388 <ferror@plt+0xae8>
  40892c:	cmp	x21, x0
  408930:	mov	w0, #0x5c                  	// #92
  408934:	b	4088f8 <ferror@plt+0x5058>
  408938:	cmp	w2, #0x20
  40893c:	b.ne	408950 <ferror@plt+0x50b0>  // b.any
  408940:	ldr	x2, [sp, #136]
  408944:	strb	w23, [x2, x0]
  408948:	ldr	x2, [sp, #128]
  40894c:	strb	w4, [x2, x0]
  408950:	add	x0, x0, #0x1
  408954:	b	4087c8 <ferror@plt+0x4f28>
  408958:	cmp	w2, #0x2d
  40895c:	b.ne	40880c <ferror@plt+0x4f6c>  // b.any
  408960:	mov	w2, #0x58                  	// #88
  408964:	strb	w2, [x0]
  408968:	b	408804 <ferror@plt+0x4f64>
  40896c:	mov	w0, #0x2f                  	// #47
  408970:	b	408900 <ferror@plt+0x5060>
  408974:	ldr	x0, [sp, #136]
  408978:	ldrb	w0, [x0, x6]
  40897c:	cmp	w0, #0x20
  408980:	b.ne	40890c <ferror@plt+0x506c>  // b.any
  408984:	mov	w0, #0x7c                  	// #124
  408988:	b	408900 <ferror@plt+0x5060>
  40898c:	mov	w0, #0x7                   	// #7
  408990:	udiv	w1, w24, w0
  408994:	msub	w1, w1, w0, w24
  408998:	mov	x0, x23
  40899c:	and	w1, w1, #0xff
  4089a0:	add	w1, w1, #0x1f
  4089a4:	b	408720 <ferror@plt+0x4e80>
  4089a8:	mov	w25, #0x0                   	// #0
  4089ac:	mov	x0, x22
  4089b0:	bl	4037a0 <printf@plt>
  4089b4:	cmp	x21, x27
  4089b8:	b.ls	409044 <ferror@plt+0x57a4>  // b.plast
  4089bc:	ldr	x0, [sp, #136]
  4089c0:	ldrb	w0, [x0, x27]
  4089c4:	add	x27, x27, #0x1
  4089c8:	bl	403800 <putchar@plt>
  4089cc:	cmp	x21, x27
  4089d0:	b.cs	4086d8 <ferror@plt+0x4e38>  // b.hs, b.nlast
  4089d4:	b	407eac <ferror@plt+0x460c>
  4089d8:	add	x0, sp, #0x1c0
  4089dc:	adrp	x22, 404000 <ferror@plt+0x760>
  4089e0:	add	x22, x22, #0xeb4
  4089e4:	stp	x22, x0, [x19]
  4089e8:	ldr	w0, [x20, #232]
  4089ec:	ldr	w1, [x20, #180]
  4089f0:	cmp	w0, #0x0
  4089f4:	str	xzr, [x19, #168]
  4089f8:	cset	w0, ne  // ne = any
  4089fc:	cmp	w1, #0x0
  408a00:	cset	w1, ne  // ne = any
  408a04:	str	xzr, [sp, #456]
  408a08:	ldr	x2, [x20, #112]
  408a0c:	lsl	w1, w1, #28
  408a10:	orr	w0, w1, w0, lsl #30
  408a14:	orr	w1, w0, #0x20000000
  408a18:	cmp	x2, #0x0
  408a1c:	csel	w0, w1, w0, ne  // ne = any
  408a20:	str	x0, [x19, #88]
  408a24:	ldr	w0, [x19, #192]
  408a28:	cbz	w0, 408ae8 <ferror@plt+0x5248>
  408a2c:	ldr	x0, [sp, #176]
  408a30:	ldr	x1, [x0]
  408a34:	mov	w0, #0x42                  	// #66
  408a38:	ldr	w2, [x1, #72]
  408a3c:	tst	w2, w0
  408a40:	b.ne	408ae8 <ferror@plt+0x5248>  // b.any
  408a44:	ldr	x2, [sp, #112]
  408a48:	ldr	x0, [sp, #272]
  408a4c:	cmp	x0, x2
  408a50:	b.ls	408ae8 <ferror@plt+0x5248>  // b.plast
  408a54:	ldr	x0, [x2]
  408a58:	ldr	x3, [sp, #104]
  408a5c:	ldr	x2, [sp, #216]
  408a60:	ldr	x0, [x0, #8]
  408a64:	add	x21, x2, x3
  408a68:	sub	x21, x0, x21
  408a6c:	cmp	x21, #0x0
  408a70:	b.le	40904c <ferror@plt+0x57ac>
  408a74:	ldr	x0, [x1, #192]
  408a78:	ldr	w0, [x0, #80]
  408a7c:	tbnz	w0, #31, 408a88 <ferror@plt+0x51e8>
  408a80:	cmp	x21, w0, sxtw
  408a84:	b.gt	408ae8 <ferror@plt+0x5248>
  408a88:	ldr	w0, [x20, #256]
  408a8c:	cbnz	w0, 408abc <ferror@plt+0x521c>
  408a90:	ldr	x0, [sp, #152]
  408a94:	adrp	x1, 404000 <ferror@plt+0x760>
  408a98:	ldr	x2, [sp, #104]
  408a9c:	add	x1, x1, #0x3e4
  408aa0:	ldr	x0, [x0, #40]
  408aa4:	str	x1, [x19]
  408aa8:	mov	x1, x19
  408aac:	add	x0, x2, x0
  408ab0:	ldr	x2, [sp, #320]
  408ab4:	blr	x2
  408ab8:	str	x22, [x19]
  408abc:	ldr	w1, [sp, #224]
  408ac0:	sdiv	w0, w0, w1
  408ac4:	cmp	x21, w0, sxtw
  408ac8:	b.ge	408ae8 <ferror@plt+0x5248>  // b.tcont
  408acc:	ldr	x0, [x19, #88]
  408ad0:	ldr	x1, [sp, #176]
  408ad4:	orr	x0, x0, #0x80000000
  408ad8:	str	x0, [x19, #88]
  408adc:	ldr	x0, [sp, #112]
  408ae0:	ldr	x0, [x0]
  408ae4:	str	x0, [x1, #40]
  408ae8:	ldr	w1, [x20, #232]
  408aec:	ldr	x0, [sp, #152]
  408af0:	ldr	x0, [x0, #40]
  408af4:	cbnz	w1, 408b1c <ferror@plt+0x527c>
  408af8:	ldr	x1, [sp, #152]
  408afc:	mov	w2, #0x110                 	// #272
  408b00:	ldr	w1, [x1, #32]
  408b04:	and	w1, w1, w2
  408b08:	cmp	w1, w2
  408b0c:	b.ne	408b1c <ferror@plt+0x527c>  // b.any
  408b10:	ldr	x1, [sp, #120]
  408b14:	add	x1, x1, x0
  408b18:	str	x1, [x19, #232]
  408b1c:	ldr	x2, [sp, #104]
  408b20:	ldr	x1, [sp, #120]
  408b24:	add	x0, x2, x0
  408b28:	ldr	x2, [sp, #320]
  408b2c:	str	x1, [x19, #240]
  408b30:	mov	x1, x19
  408b34:	blr	x2
  408b38:	mov	w21, w0
  408b3c:	adrp	x0, 403000 <exit@plt>
  408b40:	add	x0, x0, #0x880
  408b44:	str	x0, [x19]
  408b48:	adrp	x0, 458000 <_sch_istable+0x1478>
  408b4c:	str	xzr, [x19, #232]
  408b50:	ldr	x0, [x0, #3800]
  408b54:	str	x0, [x19, #8]
  408b58:	ldr	w0, [x20, #256]
  408b5c:	cbnz	w0, 408b74 <ferror@plt+0x52d4>
  408b60:	ldr	w0, [x19, #168]
  408b64:	ldr	w1, [sp, #208]
  408b68:	cmp	w0, #0x0
  408b6c:	csel	w0, w1, w0, eq  // eq = none
  408b70:	str	w0, [sp, #208]
  408b74:	ldr	w0, [sp, #224]
  408b78:	cmp	w0, w21
  408b7c:	b.le	407f28 <ferror@plt+0x4688>
  408b80:	ldr	x0, [sp, #456]
  408b84:	cbz	x0, 408b90 <ferror@plt+0x52f0>
  408b88:	ldr	x0, [sp, #448]
  408b8c:	bl	403450 <puts@plt>
  408b90:	tbnz	w21, #31, 408bb8 <ferror@plt+0x5318>
  408b94:	mov	w2, #0x5                   	// #5
  408b98:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  408b9c:	mov	x0, #0x0                   	// #0
  408ba0:	add	x1, x1, #0x243
  408ba4:	bl	403700 <dcgettext@plt>
  408ba8:	mov	w1, w21
  408bac:	bl	42cf00 <ferror@plt+0x29660>
  408bb0:	mov	w0, #0x1                   	// #1
  408bb4:	str	w0, [x20]
  408bb8:	ldr	x0, [sp, #448]
  408bbc:	bl	403510 <free@plt>
  408bc0:	ldr	x0, [sp, #136]
  408bc4:	bl	403510 <free@plt>
  408bc8:	ldr	x0, [sp, #128]
  408bcc:	bl	403510 <free@plt>
  408bd0:	ldr	x0, [x26, #248]
  408bd4:	cbnz	x0, 409034 <ferror@plt+0x5794>
  408bd8:	ldr	x1, [sp, #120]
  408bdc:	ldr	x0, [sp, #168]
  408be0:	cmp	x0, x1
  408be4:	b.hi	407618 <ferror@plt+0x3d78>  // b.pmore
  408be8:	ldr	x0, [sp, #392]
  408bec:	bl	403510 <free@plt>
  408bf0:	ldr	x0, [sp, #264]
  408bf4:	cbz	x0, 407354 <ferror@plt+0x3ab4>
  408bf8:	ldp	x29, x30, [sp]
  408bfc:	ldp	x19, x20, [sp, #16]
  408c00:	ldp	x21, x22, [sp, #32]
  408c04:	ldp	x23, x24, [sp, #48]
  408c08:	ldp	x25, x26, [sp, #64]
  408c0c:	ldp	x27, x28, [sp, #80]
  408c10:	add	sp, sp, #0x2d0
  408c14:	b	403510 <free@plt>
  408c18:	ldr	x6, [sp, #256]
  408c1c:	ldr	x5, [sp, #256]
  408c20:	ldrb	w6, [x6, x1]
  408c24:	ldrb	w5, [x5, x1]
  408c28:	ldrh	w6, [x3, x6, lsl #1]
  408c2c:	tbz	w6, #4, 408c40 <ferror@plt+0x53a0>
  408c30:	strb	w5, [x2]
  408c34:	add	x1, x1, #0x1
  408c38:	add	x2, x2, #0x1
  408c3c:	b	407f08 <ferror@plt+0x4668>
  408c40:	strb	w7, [x2]
  408c44:	b	408c34 <ferror@plt+0x5394>
  408c48:	mvn	w0, w0
  408c4c:	lsr	w0, w0, #31
  408c50:	b	407f3c <ferror@plt+0x469c>
  408c54:	mov	w22, w21
  408c58:	b	407f60 <ferror@plt+0x46c0>
  408c5c:	ldr	x0, [sp, #232]
  408c60:	add	x24, x24, x27
  408c64:	cmp	x0, x24
  408c68:	b.cs	408c7c <ferror@plt+0x53dc>  // b.hs, b.nlast
  408c6c:	mov	w0, #0x20                  	// #32
  408c70:	add	x25, x25, x27
  408c74:	bl	403800 <putchar@plt>
  408c78:	b	407f94 <ferror@plt+0x46f4>
  408c7c:	ldr	w0, [x19, #176]
  408c80:	cmp	w0, #0x1
  408c84:	b.ne	408cd0 <ferror@plt+0x5430>  // b.any
  408c88:	ldrsw	x2, [sp, #352]
  408c8c:	tbnz	w2, #31, 408c6c <ferror@plt+0x53cc>
  408c90:	ldrb	w1, [x25, x2]
  408c94:	ldr	x0, [sp, #296]
  408c98:	str	x2, [sp, #360]
  408c9c:	bl	4037a0 <printf@plt>
  408ca0:	ldr	x2, [sp, #360]
  408ca4:	sub	x2, x2, #0x1
  408ca8:	b	408c8c <ferror@plt+0x53ec>
  408cac:	ldrb	w1, [x25, x2]
  408cb0:	ldr	x0, [sp, #296]
  408cb4:	str	x2, [sp, #360]
  408cb8:	bl	4037a0 <printf@plt>
  408cbc:	ldr	x2, [sp, #360]
  408cc0:	add	x2, x2, #0x1
  408cc4:	cmp	w23, w2
  408cc8:	b.gt	408cac <ferror@plt+0x540c>
  408ccc:	b	408c6c <ferror@plt+0x53cc>
  408cd0:	mov	x2, #0x0                   	// #0
  408cd4:	b	408cc4 <ferror@plt+0x5424>
  408cd8:	add	w25, w25, #0x1
  408cdc:	mov	x0, x24
  408ce0:	bl	4037a0 <printf@plt>
  408ce4:	cmp	w23, w25
  408ce8:	b.gt	408cd8 <ferror@plt+0x5438>
  408cec:	mov	w0, #0x20                  	// #32
  408cf0:	add	w22, w22, w23
  408cf4:	bl	403800 <putchar@plt>
  408cf8:	b	407fa8 <ferror@plt+0x4708>
  408cfc:	mov	w25, #0x0                   	// #0
  408d00:	b	408ce4 <ferror@plt+0x5444>
  408d04:	adrp	x0, 432000 <warn@@Base+0x3ff8>
  408d08:	add	x0, x0, #0xdd9
  408d0c:	bl	4037a0 <printf@plt>
  408d10:	add	x1, sp, #0x1d8
  408d14:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  408d18:	add	x0, x0, #0x31c
  408d1c:	bl	4037a0 <printf@plt>
  408d20:	ldr	w1, [x20, #188]
  408d24:	ldr	w0, [x20, #336]
  408d28:	cbz	w1, 408d6c <ferror@plt+0x54cc>
  408d2c:	cmp	w0, #0x0
  408d30:	cset	w0, gt
  408d34:	cbz	w0, 408d48 <ferror@plt+0x54a8>
  408d38:	sub	w0, w23, #0x1
  408d3c:	str	w0, [sp, #352]
  408d40:	cmp	w21, w22
  408d44:	b.gt	408d78 <ferror@plt+0x54d8>
  408d48:	ldr	w24, [x20, #180]
  408d4c:	cbz	w24, 408e94 <ferror@plt+0x55f4>
  408d50:	ldr	w24, [sp, #144]
  408d54:	b	408428 <ferror@plt+0x4b88>
  408d58:	ldr	w0, [sp, #192]
  408d5c:	mov	w22, #0x0                   	// #0
  408d60:	mov	w23, #0x0                   	// #0
  408d64:	cbnz	w0, 407fc4 <ferror@plt+0x4724>
  408d68:	b	408d10 <ferror@plt+0x5470>
  408d6c:	mvn	w0, w0
  408d70:	lsr	w0, w0, #31
  408d74:	b	408d34 <ferror@plt+0x5494>
  408d78:	mov	w0, #0xa                   	// #10
  408d7c:	bl	403800 <putchar@plt>
  408d80:	ldr	x0, [sp, #184]
  408d84:	add	x1, sp, #0x1d8
  408d88:	add	x24, x0, w22, sxtw
  408d8c:	ldr	x0, [sp, #280]
  408d90:	udiv	x2, x24, x0
  408d94:	ldr	x0, [sp, #152]
  408d98:	ldr	x0, [x0, #40]
  408d9c:	add	x2, x2, x0
  408da0:	ldr	x0, [sp, #176]
  408da4:	ldr	x0, [x0]
  408da8:	bl	4036a0 <bfd_sprintf_vma@plt>
  408dac:	ldr	x0, [sp, #288]
  408db0:	mov	w2, #0x20                  	// #32
  408db4:	ldrb	w1, [x0]
  408db8:	cmp	w1, #0x30
  408dbc:	b.eq	408e30 <ferror@plt+0x5590>  // b.none
  408dc0:	cbnz	w1, 408dcc <ferror@plt+0x552c>
  408dc4:	mov	w1, #0x30                  	// #48
  408dc8:	sturb	w1, [x0, #-1]
  408dcc:	ldr	x1, [sp, #288]
  408dd0:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  408dd4:	add	x0, x0, #0x228
  408dd8:	sxtw	x27, w23
  408ddc:	bl	4037a0 <printf@plt>
  408de0:	ldr	w0, [sp, #208]
  408de4:	add	w22, w0, w22
  408de8:	ldr	x0, [sp, #256]
  408dec:	cmp	w21, w22
  408df0:	csel	w22, w21, w22, le
  408df4:	add	x25, x0, x24
  408df8:	ldr	x0, [sp, #184]
  408dfc:	add	x0, x0, w22, sxtw
  408e00:	str	x0, [sp, #344]
  408e04:	ldr	x0, [sp, #344]
  408e08:	cmp	x24, x0
  408e0c:	b.cs	408d40 <ferror@plt+0x54a0>  // b.hs, b.nlast
  408e10:	ldr	x0, [sp, #232]
  408e14:	add	x24, x24, x27
  408e18:	cmp	x0, x24
  408e1c:	b.cs	408e38 <ferror@plt+0x5598>  // b.hs, b.nlast
  408e20:	mov	w0, #0x20                  	// #32
  408e24:	add	x25, x25, x27
  408e28:	bl	403800 <putchar@plt>
  408e2c:	b	408e04 <ferror@plt+0x5564>
  408e30:	strb	w2, [x0], #1
  408e34:	b	408db4 <ferror@plt+0x5514>
  408e38:	ldr	w0, [x19, #176]
  408e3c:	cmp	w0, #0x1
  408e40:	b.ne	408e8c <ferror@plt+0x55ec>  // b.any
  408e44:	ldrsw	x2, [sp, #352]
  408e48:	tbnz	w2, #31, 408e20 <ferror@plt+0x5580>
  408e4c:	ldrb	w1, [x25, x2]
  408e50:	ldr	x0, [sp, #296]
  408e54:	str	x2, [sp, #360]
  408e58:	bl	4037a0 <printf@plt>
  408e5c:	ldr	x2, [sp, #360]
  408e60:	sub	x2, x2, #0x1
  408e64:	b	408e48 <ferror@plt+0x55a8>
  408e68:	ldrb	w1, [x25, x2]
  408e6c:	ldr	x0, [sp, #296]
  408e70:	str	x2, [sp, #360]
  408e74:	bl	4037a0 <printf@plt>
  408e78:	ldr	x2, [sp, #360]
  408e7c:	add	x2, x2, #0x1
  408e80:	cmp	w23, w2
  408e84:	b.gt	408e68 <ferror@plt+0x55c8>
  408e88:	b	408e20 <ferror@plt+0x5580>
  408e8c:	mov	x2, #0x0                   	// #0
  408e90:	b	408e80 <ferror@plt+0x55e0>
  408e94:	mov	w0, #0xa                   	// #10
  408e98:	bl	403800 <putchar@plt>
  408e9c:	b	408428 <ferror@plt+0x4b88>
  408ea0:	ldr	w1, [x26, #128]
  408ea4:	ldr	w0, [x26, #236]
  408ea8:	orr	w0, w0, w1
  408eac:	cbz	w0, 408f4c <ferror@plt+0x56ac>
  408eb0:	ldr	w0, [x26, #180]
  408eb4:	cbz	w0, 408f94 <ferror@plt+0x56f4>
  408eb8:	mov	w0, #0x9                   	// #9
  408ebc:	bl	403800 <putchar@plt>
  408ec0:	ldr	x0, [sp, #152]
  408ec4:	mov	w2, #0x1                   	// #1
  408ec8:	ldr	x3, [x20, #8]
  408ecc:	ldr	x0, [x0, #40]
  408ed0:	ldr	x1, [sp, #216]
  408ed4:	sub	x0, x0, x1
  408ed8:	mov	x1, x19
  408edc:	add	x0, x0, x3
  408ee0:	bl	404760 <ferror@plt+0xec0>
  408ee4:	ldr	x0, [x20, #24]
  408ee8:	cbnz	x0, 408fa4 <ferror@plt+0x5704>
  408eec:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  408ef0:	add	x0, x0, #0x269
  408ef4:	bl	4037a0 <printf@plt>
  408ef8:	ldr	x0, [x20]
  408efc:	cbz	x0, 408f08 <ferror@plt+0x5668>
  408f00:	ldr	x2, [x0]
  408f04:	cbnz	x2, 408fd0 <ferror@plt+0x5730>
  408f08:	adrp	x0, 432000 <warn@@Base+0x3ff8>
  408f0c:	add	x0, x0, #0xefe
  408f10:	bl	4037a0 <printf@plt>
  408f14:	ldr	x20, [x20, #16]
  408f18:	cbz	x20, 408f40 <ferror@plt+0x56a0>
  408f1c:	tbz	x20, #63, 409028 <ferror@plt+0x5788>
  408f20:	neg	x20, x20
  408f24:	adrp	x0, 432000 <warn@@Base+0x3ff8>
  408f28:	add	x0, x0, #0xecb
  408f2c:	bl	4037a0 <printf@plt>
  408f30:	mov	x1, x19
  408f34:	mov	x0, x20
  408f38:	mov	w2, #0x1                   	// #1
  408f3c:	bl	404760 <ferror@plt+0xec0>
  408f40:	mov	w24, #0x0                   	// #0
  408f44:	mov	w0, #0xa                   	// #10
  408f48:	bl	403800 <putchar@plt>
  408f4c:	ldr	x0, [sp, #112]
  408f50:	add	x0, x0, #0x8
  408f54:	str	x0, [sp, #112]
  408f58:	ldr	x1, [sp, #112]
  408f5c:	ldr	x0, [sp, #272]
  408f60:	cmp	x0, x1
  408f64:	b.ls	408f78 <ferror@plt+0x56d8>  // b.plast
  408f68:	ldr	x20, [x1]
  408f6c:	ldr	x0, [x20, #8]
  408f70:	cmp	x0, x23
  408f74:	b.cc	408ea0 <ferror@plt+0x5600>  // b.lo, b.ul, b.last
  408f78:	cbz	w24, 408f84 <ferror@plt+0x56e4>
  408f7c:	mov	w0, #0xa                   	// #10
  408f80:	bl	403800 <putchar@plt>
  408f84:	ldr	x0, [sp, #104]
  408f88:	add	x0, x0, w21, uxtw
  408f8c:	str	x0, [sp, #104]
  408f90:	b	407b7c <ferror@plt+0x42dc>
  408f94:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  408f98:	add	x0, x0, #0x265
  408f9c:	bl	4037a0 <printf@plt>
  408fa0:	b	408ec0 <ferror@plt+0x5620>
  408fa4:	ldr	x1, [x0, #32]
  408fa8:	cbz	x1, 408fbc <ferror@plt+0x571c>
  408fac:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  408fb0:	add	x0, x0, #0x276
  408fb4:	bl	4037a0 <printf@plt>
  408fb8:	b	408ef8 <ferror@plt+0x5658>
  408fbc:	ldr	w1, [x0]
  408fc0:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  408fc4:	add	x0, x0, #0x27c
  408fc8:	bl	4037a0 <printf@plt>
  408fcc:	b	408ef8 <ferror@plt+0x5658>
  408fd0:	ldr	x0, [x2, #8]
  408fd4:	cbz	x0, 408ff4 <ferror@plt+0x5754>
  408fd8:	ldrb	w0, [x0]
  408fdc:	cbz	w0, 408ff4 <ferror@plt+0x5754>
  408fe0:	ldr	x0, [sp, #176]
  408fe4:	mov	x1, x19
  408fe8:	ldr	x0, [x0]
  408fec:	bl	405788 <ferror@plt+0x1ee8>
  408ff0:	b	408f14 <ferror@plt+0x5674>
  408ff4:	ldr	x0, [x2, #32]
  408ff8:	ldr	x0, [x0]
  408ffc:	cbz	x0, 409008 <ferror@plt+0x5768>
  409000:	ldrb	w1, [x0]
  409004:	cbnz	w1, 409010 <ferror@plt+0x5770>
  409008:	adrp	x0, 432000 <warn@@Base+0x3ff8>
  40900c:	add	x0, x0, #0xefe
  409010:	bl	4056b0 <ferror@plt+0x1e10>
  409014:	mov	x1, x0
  409018:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40901c:	add	x0, x0, #0x31c
  409020:	bl	4037a0 <printf@plt>
  409024:	b	408f14 <ferror@plt+0x5674>
  409028:	mov	x0, x22
  40902c:	bl	4037a0 <printf@plt>
  409030:	b	408f30 <ferror@plt+0x5690>
  409034:	bl	4043ec <ferror@plt+0xb4c>
  409038:	str	x0, [x26, #248]
  40903c:	b	408bd0 <ferror@plt+0x5330>
  409040:	cbnz	w25, 4089a8 <ferror@plt+0x5108>
  409044:	mov	w0, #0x20                  	// #32
  409048:	b	4089c4 <ferror@plt+0x5124>
  40904c:	b.eq	408acc <ferror@plt+0x522c>  // b.none
  409050:	b	408ae8 <ferror@plt+0x5248>
  409054:	mov	x0, x23
  409058:	bl	403180 <bfd_get_mtime@plt>
  40905c:	ldr	x1, [sp, #560]
  409060:	cmp	x0, x1
  409064:	b.ge	409084 <ferror@plt+0x57e4>  // b.tcont
  409068:	mov	w2, #0x5                   	// #5
  40906c:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  409070:	mov	x0, #0x0                   	// #0
  409074:	add	x1, x1, #0x1f5
  409078:	bl	403700 <dcgettext@plt>
  40907c:	mov	x1, x22
  409080:	bl	42e008 <warn@@Base>
  409084:	ldr	w0, [x27, #52]
  409088:	ldr	w22, [sp, #380]
  40908c:	cmp	w0, w22
  409090:	b.eq	407dd0 <ferror@plt+0x4530>  // b.none
  409094:	ldr	w0, [x20, #312]
  409098:	cbz	w0, 4090a4 <ferror@plt+0x5804>
  40909c:	ldr	w0, [x27, #60]
  4090a0:	cbnz	w0, 4085c0 <ferror@plt+0x4d20>
  4090a4:	cmp	w22, #0x4
  4090a8:	ldr	w1, [x27, #56]
  4090ac:	sub	w0, w22, #0x5
  4090b0:	csinc	w0, w0, wzr, hi  // hi = pmore
  4090b4:	cmp	w1, w0
  4090b8:	b.cc	4090c4 <ferror@plt+0x5824>  // b.lo, b.ul, b.last
  4090bc:	cmp	w22, w1
  4090c0:	csinc	w0, w22, w1, ls  // ls = plast
  4090c4:	ldr	x1, [x27, #24]
  4090c8:	cbz	x1, 4090f0 <ferror@plt+0x5850>
  4090cc:	adrp	x24, 435000 <warn@@Base+0x6ff8>
  4090d0:	sub	w0, w0, #0x1
  4090d4:	add	x24, x24, #0x31c
  4090d8:	adrp	x23, 433000 <warn@@Base+0x4ff8>
  4090dc:	add	x1, x23, #0x225
  4090e0:	str	x1, [sp, #344]
  4090e4:	add	w25, w0, #0x1
  4090e8:	cmp	w25, w22
  4090ec:	b.ls	4085c8 <ferror@plt+0x4d28>  // b.plast
  4090f0:	ldr	w1, [x27, #56]
  4090f4:	ldr	w0, [sp, #380]
  4090f8:	cmp	w1, w0
  4090fc:	b.cc	408638 <ferror@plt+0x4d98>  // b.lo, b.ul, b.last
  409100:	str	w0, [x27, #52]
  409104:	str	wzr, [x27, #60]
  409108:	b	407dd0 <ferror@plt+0x4530>
  40910c:	str	x21, [sp, #240]
  409110:	b	4076d8 <ferror@plt+0x3e38>
  409114:	str	xzr, [sp, #240]
  409118:	b	4076d8 <ferror@plt+0x3e38>
  40911c:	mov	w24, w25
  409120:	b	408724 <ferror@plt+0x4e84>
  409124:	stp	x29, x30, [sp, #-176]!
  409128:	mov	x29, sp
  40912c:	stp	x19, x20, [sp, #16]
  409130:	mov	x19, x0
  409134:	ldr	x0, [x0, #8]
  409138:	stp	x21, x22, [sp, #32]
  40913c:	mov	w21, w1
  409140:	stp	x23, x24, [sp, #48]
  409144:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  409148:	ldr	w0, [x0, #12]
  40914c:	stp	x25, x26, [sp, #64]
  409150:	stp	x27, x28, [sp, #80]
  409154:	cbnz	w0, 409658 <ferror@plt+0x5db8>
  409158:	adrp	x0, 42d000 <ferror@plt+0x29760>
  40915c:	add	x0, x0, #0xbe4
  409160:	str	x0, [x1, #680]
  409164:	cbnz	w21, 40966c <ferror@plt+0x5dcc>
  409168:	ldr	x0, [x19, #8]
  40916c:	ldr	w1, [x0, #8]
  409170:	cmp	w1, #0x5
  409174:	b.ne	4091d4 <ferror@plt+0x5934>  // b.any
  409178:	ldr	x0, [x0, #880]
  40917c:	cbz	x0, 4091d4 <ferror@plt+0x5934>
  409180:	ldrb	w1, [x0, #929]
  409184:	tbz	w1, #0, 4091d4 <ferror@plt+0x5934>
  409188:	ldr	x0, [x0, #784]
  40918c:	adrp	x3, 457000 <memcpy@GLIBC_2.17>
  409190:	add	x3, x3, #0x4b0
  409194:	ldrb	w1, [x0, #10]
  409198:	mov	x0, #0x1                   	// #1
  40919c:	ldr	x2, [x3, #8]
  4091a0:	sub	w1, w1, #0x1
  4091a4:	lsl	x1, x0, x1
  4091a8:	lsl	x0, x1, #1
  4091ac:	sub	x0, x0, #0x1
  4091b0:	and	x2, x0, x2
  4091b4:	eor	x2, x2, x1
  4091b8:	sub	x2, x2, x1
  4091bc:	str	x2, [x3, #8]
  4091c0:	ldr	x2, [x3, #16]
  4091c4:	and	x0, x0, x2
  4091c8:	eor	x0, x0, x1
  4091cc:	sub	x0, x0, x1
  4091d0:	str	x0, [x3, #16]
  4091d4:	adrp	x22, 459000 <_bfd_std_section+0x120>
  4091d8:	add	x20, x22, #0x348
  4091dc:	ldr	x0, [x20, #144]
  4091e0:	cbz	x0, 409204 <ferror@plt+0x5964>
  4091e4:	ldr	w0, [x19, #72]
  4091e8:	adrp	x1, 405000 <ferror@plt+0x1760>
  4091ec:	add	x2, sp, #0x90
  4091f0:	add	x1, x1, #0x1a4
  4091f4:	and	w0, w0, #0x1
  4091f8:	str	w0, [sp, #144]
  4091fc:	mov	x0, x19
  409200:	bl	4037b0 <bfd_map_over_sections@plt>
  409204:	ldr	w0, [x20, #340]
  409208:	ldr	w1, [x20, #344]
  40920c:	orr	w0, w0, w1
  409210:	cbnz	w0, 409248 <ferror@plt+0x59a8>
  409214:	mov	w2, #0x5                   	// #5
  409218:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40921c:	mov	x0, #0x0                   	// #0
  409220:	add	x1, x1, #0x282
  409224:	bl	403700 <dcgettext@plt>
  409228:	mov	x23, x0
  40922c:	ldr	x0, [x19]
  409230:	bl	4056b0 <ferror@plt+0x1e10>
  409234:	ldr	x1, [x19, #8]
  409238:	ldr	x2, [x1]
  40923c:	mov	x1, x0
  409240:	mov	x0, x23
  409244:	bl	4037a0 <printf@plt>
  409248:	ldr	w0, [x20, #348]
  40924c:	cbz	w0, 409268 <ferror@plt+0x59c8>
  409250:	adrp	x0, 458000 <_sch_istable+0x1478>
  409254:	mov	x1, x19
  409258:	mov	w3, #0x0                   	// #0
  40925c:	mov	w2, #0x1                   	// #1
  409260:	ldr	x0, [x0, #3800]
  409264:	bl	42d43c <ferror@plt+0x29b9c>
  409268:	ldr	w0, [x20, #352]
  40926c:	cbz	w0, 409470 <ferror@plt+0x5bd0>
  409270:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  409274:	add	x1, x1, #0x29b
  409278:	mov	w2, #0x5                   	// #5
  40927c:	mov	x0, #0x0                   	// #0
  409280:	bl	403700 <dcgettext@plt>
  409284:	mov	x23, x0
  409288:	mov	x0, x19
  40928c:	bl	403460 <bfd_get_arch@plt>
  409290:	mov	w24, w0
  409294:	mov	x0, x19
  409298:	bl	403530 <bfd_get_mach@plt>
  40929c:	mov	x1, x0
  4092a0:	mov	w0, w24
  4092a4:	bl	4034c0 <bfd_printable_arch_mach@plt>
  4092a8:	mov	x1, x0
  4092ac:	mov	x0, x23
  4092b0:	bl	4037a0 <printf@plt>
  4092b4:	mov	w2, #0x5                   	// #5
  4092b8:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  4092bc:	mov	x0, #0x0                   	// #0
  4092c0:	add	x1, x1, #0x2ae
  4092c4:	bl	403700 <dcgettext@plt>
  4092c8:	ldr	w1, [x19, #72]
  4092cc:	and	w1, w1, #0xfff003ff
  4092d0:	bl	4037a0 <printf@plt>
  4092d4:	ldr	w0, [x19, #72]
  4092d8:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  4092dc:	add	x1, x1, #0x268
  4092e0:	tbz	w0, #0, 409300 <ferror@plt+0x5a60>
  4092e4:	adrp	x2, 433000 <warn@@Base+0x4ff8>
  4092e8:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  4092ec:	add	x2, x2, #0x2bd
  4092f0:	add	x0, x0, #0xb3e
  4092f4:	bl	4037a0 <printf@plt>
  4092f8:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  4092fc:	add	x1, x1, #0x2ab
  409300:	ldr	w0, [x19, #72]
  409304:	tbz	w0, #1, 409324 <ferror@plt+0x5a84>
  409308:	adrp	x2, 433000 <warn@@Base+0x4ff8>
  40930c:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  409310:	add	x2, x2, #0x2c7
  409314:	add	x0, x0, #0xb3e
  409318:	bl	4037a0 <printf@plt>
  40931c:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  409320:	add	x1, x1, #0x2ab
  409324:	ldr	w0, [x19, #72]
  409328:	tbz	w0, #2, 409348 <ferror@plt+0x5aa8>
  40932c:	adrp	x2, 433000 <warn@@Base+0x4ff8>
  409330:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  409334:	add	x2, x2, #0x2ce
  409338:	add	x0, x0, #0xb3e
  40933c:	bl	4037a0 <printf@plt>
  409340:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  409344:	add	x1, x1, #0x2ab
  409348:	ldr	w0, [x19, #72]
  40934c:	tbz	w0, #3, 40936c <ferror@plt+0x5acc>
  409350:	adrp	x2, 433000 <warn@@Base+0x4ff8>
  409354:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  409358:	add	x2, x2, #0x2d9
  40935c:	add	x0, x0, #0xb3e
  409360:	bl	4037a0 <printf@plt>
  409364:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  409368:	add	x1, x1, #0x2ab
  40936c:	ldr	w0, [x19, #72]
  409370:	tbz	w0, #4, 409390 <ferror@plt+0x5af0>
  409374:	adrp	x2, 433000 <warn@@Base+0x4ff8>
  409378:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40937c:	add	x2, x2, #0x2e3
  409380:	add	x0, x0, #0xb3e
  409384:	bl	4037a0 <printf@plt>
  409388:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40938c:	add	x1, x1, #0x2ab
  409390:	ldr	w0, [x19, #72]
  409394:	tbz	w0, #5, 4093b4 <ferror@plt+0x5b14>
  409398:	adrp	x2, 433000 <warn@@Base+0x4ff8>
  40939c:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  4093a0:	add	x2, x2, #0x2ec
  4093a4:	add	x0, x0, #0xb3e
  4093a8:	bl	4037a0 <printf@plt>
  4093ac:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  4093b0:	add	x1, x0, #0x2ab
  4093b4:	ldr	w0, [x19, #72]
  4093b8:	tbz	w0, #6, 4093d8 <ferror@plt+0x5b38>
  4093bc:	adrp	x2, 433000 <warn@@Base+0x4ff8>
  4093c0:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  4093c4:	add	x2, x2, #0x2f7
  4093c8:	add	x0, x0, #0xb3e
  4093cc:	bl	4037a0 <printf@plt>
  4093d0:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  4093d4:	add	x1, x0, #0x2ab
  4093d8:	ldr	w0, [x19, #72]
  4093dc:	tbz	w0, #7, 4093fc <ferror@plt+0x5b5c>
  4093e0:	adrp	x2, 433000 <warn@@Base+0x4ff8>
  4093e4:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  4093e8:	add	x2, x2, #0x2ff
  4093ec:	add	x0, x0, #0xb3e
  4093f0:	bl	4037a0 <printf@plt>
  4093f4:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  4093f8:	add	x1, x0, #0x2ab
  4093fc:	ldr	w0, [x19, #72]
  409400:	tbz	w0, #8, 409420 <ferror@plt+0x5b80>
  409404:	adrp	x2, 433000 <warn@@Base+0x4ff8>
  409408:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40940c:	add	x2, x2, #0x307
  409410:	add	x0, x0, #0xb3e
  409414:	bl	4037a0 <printf@plt>
  409418:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40941c:	add	x1, x0, #0x2ab
  409420:	ldr	w0, [x19, #72]
  409424:	tbz	w0, #9, 40943c <ferror@plt+0x5b9c>
  409428:	adrp	x2, 433000 <warn@@Base+0x4ff8>
  40942c:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  409430:	add	x2, x2, #0x30f
  409434:	add	x0, x0, #0xb3e
  409438:	bl	4037a0 <printf@plt>
  40943c:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  409440:	add	x1, x1, #0x320
  409444:	mov	w2, #0x5                   	// #5
  409448:	mov	x0, #0x0                   	// #0
  40944c:	bl	403700 <dcgettext@plt>
  409450:	bl	4037a0 <printf@plt>
  409454:	adrp	x0, 458000 <_sch_istable+0x1478>
  409458:	ldr	x2, [x19, #168]
  40945c:	ldr	x1, [x0, #3800]
  409460:	mov	x0, x19
  409464:	bl	403760 <bfd_fprintf_vma@plt>
  409468:	mov	w0, #0xa                   	// #10
  40946c:	bl	403800 <putchar@plt>
  409470:	ldr	w0, [x20, #356]
  409474:	cbz	w0, 4094c0 <ferror@plt+0x5c20>
  409478:	ldr	x0, [x19, #8]
  40947c:	ldr	x2, [x0, #368]
  409480:	adrp	x0, 458000 <_sch_istable+0x1478>
  409484:	ldr	x1, [x0, #3800]
  409488:	mov	x0, x19
  40948c:	blr	x2
  409490:	cbnz	w0, 4094c0 <ferror@plt+0x5c20>
  409494:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  409498:	add	x1, x1, #0x332
  40949c:	mov	w2, #0x5                   	// #5
  4094a0:	mov	x0, #0x0                   	// #0
  4094a4:	bl	403700 <dcgettext@plt>
  4094a8:	mov	x23, x0
  4094ac:	bl	403250 <bfd_get_error@plt>
  4094b0:	bl	4036e0 <bfd_errmsg@plt>
  4094b4:	mov	x1, x0
  4094b8:	mov	x0, x23
  4094bc:	bl	42cf00 <ferror@plt+0x29660>
  4094c0:	ldr	x0, [x20, #360]
  4094c4:	cbz	x0, 4094e0 <ferror@plt+0x5c40>
  4094c8:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  4094cc:	add	x1, x1, #0x35a
  4094d0:	mov	w2, #0x5                   	// #5
  4094d4:	mov	x0, #0x0                   	// #0
  4094d8:	bl	403700 <dcgettext@plt>
  4094dc:	bl	42cf00 <ferror@plt+0x29660>
  4094e0:	ldr	w0, [x20, #340]
  4094e4:	ldr	w1, [x20, #344]
  4094e8:	orr	w0, w0, w1
  4094ec:	cbnz	w0, 4094f8 <ferror@plt+0x5c58>
  4094f0:	mov	w0, #0xa                   	// #10
  4094f4:	bl	403800 <putchar@plt>
  4094f8:	ldr	w1, [x20, #372]
  4094fc:	ldr	w0, [x20, #368]
  409500:	ldr	w2, [x20, #236]
  409504:	orr	w0, w0, w1
  409508:	ldr	w1, [x20, #376]
  40950c:	orr	w1, w1, w2
  409510:	orr	w0, w0, w1
  409514:	ldr	w1, [x20, #380]
  409518:	orr	w0, w0, w1
  40951c:	cbnz	w0, 4096a4 <ferror@plt+0x5e04>
  409520:	ldr	w0, [x20, #384]
  409524:	cbz	w0, 4095f4 <ferror@plt+0x5d54>
  409528:	mov	w0, #0xd                   	// #13
  40952c:	str	w0, [sp, #144]
  409530:	mov	x0, x19
  409534:	bl	403300 <bfd_get_arch_size@plt>
  409538:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40953c:	cmp	w0, #0x20
  409540:	add	x1, x1, #0x389
  409544:	mov	w2, #0x5                   	// #5
  409548:	mov	w0, #0x12                  	// #18
  40954c:	mov	w23, #0xa                   	// #10
  409550:	csel	w23, w23, w0, eq  // eq = none
  409554:	mov	x0, #0x0                   	// #0
  409558:	bl	403700 <dcgettext@plt>
  40955c:	bl	4037a0 <printf@plt>
  409560:	ldr	w0, [x20, #180]
  409564:	cbz	w0, 40957c <ferror@plt+0x5cdc>
  409568:	adrp	x1, 406000 <ferror@plt+0x2760>
  40956c:	add	x2, sp, #0x90
  409570:	add	x1, x1, #0xa70
  409574:	mov	x0, x19
  409578:	bl	4037b0 <bfd_map_over_sections@plt>
  40957c:	mov	w2, #0x5                   	// #5
  409580:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  409584:	mov	x0, #0x0                   	// #0
  409588:	add	x1, x1, #0x394
  40958c:	bl	403700 <dcgettext@plt>
  409590:	ldr	w1, [sp, #144]
  409594:	mov	w5, w23
  409598:	mov	w3, w23
  40959c:	adrp	x6, 433000 <warn@@Base+0x4ff8>
  4095a0:	adrp	x4, 433000 <warn@@Base+0x4ff8>
  4095a4:	add	x6, x6, #0x3be
  4095a8:	add	x4, x4, #0x3c2
  4095ac:	adrp	x2, 437000 <warn@@Base+0x8ff8>
  4095b0:	add	x2, x2, #0x53a
  4095b4:	bl	4037a0 <printf@plt>
  4095b8:	ldr	w0, [x20, #180]
  4095bc:	cbz	w0, 4095d8 <ferror@plt+0x5d38>
  4095c0:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  4095c4:	add	x1, x1, #0x3c6
  4095c8:	mov	w2, #0x5                   	// #5
  4095cc:	mov	x0, #0x0                   	// #0
  4095d0:	bl	403700 <dcgettext@plt>
  4095d4:	bl	4037a0 <printf@plt>
  4095d8:	mov	w0, #0xa                   	// #10
  4095dc:	bl	403800 <putchar@plt>
  4095e0:	adrp	x1, 405000 <ferror@plt+0x1760>
  4095e4:	add	x2, sp, #0x90
  4095e8:	add	x1, x1, #0x8ec
  4095ec:	mov	x0, x19
  4095f0:	bl	4037b0 <bfd_map_over_sections@plt>
  4095f4:	ldr	w1, [x20, #128]
  4095f8:	ldr	w0, [x20, #388]
  4095fc:	orr	w0, w0, w1
  409600:	cbz	w0, 40972c <ferror@plt+0x5e8c>
  409604:	ldr	x0, [x19, #8]
  409608:	ldr	x1, [x0, #832]
  40960c:	mov	x0, x19
  409610:	blr	x1
  409614:	cmp	x0, #0x0
  409618:	b.ge	409844 <ferror@plt+0x5fa4>  // b.tcont
  40961c:	ldr	w0, [x19, #72]
  409620:	tbnz	w0, #6, 40986c <ferror@plt+0x5fcc>
  409624:	mov	w2, #0x5                   	// #5
  409628:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40962c:	mov	x0, #0x0                   	// #0
  409630:	add	x1, x1, #0x3ce
  409634:	bl	403700 <dcgettext@plt>
  409638:	mov	x23, #0x0                   	// #0
  40963c:	ldr	x1, [x19]
  409640:	bl	42cf00 <ferror@plt+0x29660>
  409644:	str	xzr, [x20, #48]
  409648:	mov	w0, #0x1                   	// #1
  40964c:	str	w0, [x22, #840]
  409650:	str	x23, [x20, #88]
  409654:	b	40974c <ferror@plt+0x5eac>
  409658:	cmp	w0, #0x1
  40965c:	adrp	x0, 42e000 <error@@Base+0x4ec>
  409660:	add	x0, x0, #0x1fc
  409664:	csel	x0, x0, xzr, eq  // eq = none
  409668:	b	409160 <ferror@plt+0x58c0>
  40966c:	ldr	x1, [x19]
  409670:	mov	x0, x19
  409674:	bl	41edc4 <ferror@plt+0x1b524>
  409678:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  40967c:	ldr	w0, [x0, #604]
  409680:	cbz	w0, 409168 <ferror@plt+0x58c8>
  409684:	adrp	x0, 459000 <_bfd_std_section+0x120>
  409688:	ldr	x20, [x0, #2496]
  40968c:	cbz	x20, 409168 <ferror@plt+0x58c8>
  409690:	ldr	x0, [x20]
  409694:	mov	w1, #0x0                   	// #0
  409698:	bl	409124 <ferror@plt+0x5884>
  40969c:	ldr	x20, [x20, #16]
  4096a0:	b	40968c <ferror@plt+0x5dec>
  4096a4:	mov	x0, x19
  4096a8:	bl	4045ec <ferror@plt+0xd4c>
  4096ac:	str	x0, [x20, #80]
  4096b0:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  4096b4:	ldr	w0, [x0, #604]
  4096b8:	cbz	w0, 409520 <ferror@plt+0x5c80>
  4096bc:	cbz	w21, 409520 <ferror@plt+0x5c80>
  4096c0:	adrp	x0, 459000 <_bfd_std_section+0x120>
  4096c4:	ldr	x24, [x0, #2496]
  4096c8:	cbz	x24, 409520 <ferror@plt+0x5c80>
  4096cc:	ldr	x0, [x24]
  4096d0:	ldr	x25, [x20, #16]
  4096d4:	bl	4045ec <ferror@plt+0xd4c>
  4096d8:	mov	x23, x0
  4096dc:	cbz	x0, 4096e8 <ferror@plt+0x5e48>
  4096e0:	cbnz	x25, 4096fc <ferror@plt+0x5e5c>
  4096e4:	str	x0, [x20, #80]
  4096e8:	ldr	x0, [x20, #16]
  4096ec:	ldr	x24, [x24, #16]
  4096f0:	add	x25, x0, x25
  4096f4:	str	x25, [x20, #16]
  4096f8:	b	4096c8 <ferror@plt+0x5e28>
  4096fc:	ldr	x1, [x20, #16]
  409700:	ldr	x0, [x20, #80]
  409704:	add	x1, x25, x1
  409708:	lsl	x1, x1, #3
  40970c:	bl	4031e0 <xrealloc@plt>
  409710:	str	x0, [x20, #80]
  409714:	ldr	x2, [x20, #16]
  409718:	mov	x1, x23
  40971c:	add	x0, x0, x25, lsl #3
  409720:	lsl	x2, x2, #3
  409724:	bl	402f70 <memcpy@plt>
  409728:	b	4096e8 <ferror@plt+0x5e48>
  40972c:	ldr	w0, [x20, #368]
  409730:	cbz	w0, 409780 <ferror@plt+0x5ee0>
  409734:	ldr	x0, [x19, #8]
  409738:	ldr	x1, [x0, #832]
  40973c:	mov	x0, x19
  409740:	blr	x1
  409744:	cmp	x0, #0x0
  409748:	b.gt	409604 <ferror@plt+0x5d64>
  40974c:	ldr	w0, [x20, #368]
  409750:	cbz	w0, 409780 <ferror@plt+0x5ee0>
  409754:	ldr	x0, [x19, #8]
  409758:	add	x5, x20, #0x60
  40975c:	ldp	x2, x4, [x20, #80]
  409760:	ldr	x1, [x20, #16]
  409764:	ldr	x3, [x20, #48]
  409768:	ldr	x6, [x0, #848]
  40976c:	mov	x0, x19
  409770:	blr	x6
  409774:	cmp	x0, #0x0
  409778:	csel	x0, x0, xzr, ge  // ge = tcont
  40977c:	str	x0, [x20, #64]
  409780:	ldr	w0, [x20, #376]
  409784:	cbz	w0, 409790 <ferror@plt+0x5ef0>
  409788:	mov	w0, #0x0                   	// #0
  40978c:	bl	406ac0 <ferror@plt+0x3220>
  409790:	ldr	w0, [x20, #388]
  409794:	cbz	w0, 4097a0 <ferror@plt+0x5f00>
  409798:	mov	w0, #0x1                   	// #1
  40979c:	bl	406ac0 <ferror@plt+0x3220>
  4097a0:	ldr	w0, [x20, #380]
  4097a4:	cbz	w0, 4097b0 <ferror@plt+0x5f10>
  4097a8:	mov	x0, x19
  4097ac:	bl	406de8 <ferror@plt+0x3548>
  4097b0:	ldr	w0, [x20, #392]
  4097b4:	cbz	w0, 409938 <ferror@plt+0x6098>
  4097b8:	ldp	x27, x24, [x20, #400]
  4097bc:	add	x2, sp, #0x80
  4097c0:	mov	x0, x19
  4097c4:	mov	x1, x27
  4097c8:	bl	406e8c <ferror@plt+0x35ec>
  4097cc:	mov	x26, x0
  4097d0:	cbz	x0, 40986c <ferror@plt+0x5fcc>
  4097d4:	cbz	x24, 40987c <ferror@plt+0x5fdc>
  4097d8:	add	x2, sp, #0x88
  4097dc:	mov	x1, x24
  4097e0:	mov	x0, x19
  4097e4:	bl	406e8c <ferror@plt+0x35ec>
  4097e8:	mov	x23, x0
  4097ec:	cbz	x0, 40986c <ferror@plt+0x5fcc>
  4097f0:	ldr	x0, [sp, #128]
  4097f4:	add	x2, sp, #0x7c
  4097f8:	add	x1, sp, #0x90
  4097fc:	mov	x28, #0x1                   	// #1
  409800:	stp	x27, x26, [sp, #144]
  409804:	stp	x0, x28, [sp, #160]
  409808:	mov	x0, x19
  40980c:	bl	4031f0 <ctf_bfdopen_ctfsect@plt>
  409810:	mov	x25, x0
  409814:	cbnz	x0, 409884 <ferror@plt+0x5fe4>
  409818:	mov	w2, #0x5                   	// #5
  40981c:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  409820:	add	x1, x1, #0x3e7
  409824:	bl	403700 <dcgettext@plt>
  409828:	mov	x20, x0
  40982c:	ldr	w0, [sp, #124]
  409830:	bl	403140 <ctf_errmsg@plt>
  409834:	mov	x1, x0
  409838:	mov	x0, x20
  40983c:	bl	42cf00 <ferror@plt+0x29660>
  409840:	b	40986c <ferror@plt+0x5fcc>
  409844:	b.eq	409874 <ferror@plt+0x5fd4>  // b.none
  409848:	bl	403290 <xmalloc@plt>
  40984c:	mov	x23, x0
  409850:	ldr	x0, [x19, #8]
  409854:	mov	x1, x23
  409858:	ldr	x2, [x0, #840]
  40985c:	mov	x0, x19
  409860:	blr	x2
  409864:	str	x0, [x20, #48]
  409868:	tbz	x0, #63, 409650 <ferror@plt+0x5db0>
  40986c:	ldr	x0, [x19]
  409870:	bl	42cdfc <ferror@plt+0x2955c>
  409874:	mov	x23, #0x0                   	// #0
  409878:	b	409850 <ferror@plt+0x5fb0>
  40987c:	mov	x23, #0x0                   	// #0
  409880:	b	4097f0 <ferror@plt+0x5f50>
  409884:	cbz	x23, 409b2c <ferror@plt+0x628c>
  409888:	ldr	x0, [sp, #136]
  40988c:	add	x2, sp, #0x7c
  409890:	add	x1, sp, #0x90
  409894:	stp	x24, x23, [sp, #144]
  409898:	stp	x0, x28, [sp, #160]
  40989c:	mov	x0, x19
  4098a0:	bl	4031f0 <ctf_bfdopen_ctfsect@plt>
  4098a4:	mov	x24, x0
  4098a8:	mov	x3, x0
  4098ac:	cbz	x0, 409818 <ferror@plt+0x5f78>
  4098b0:	add	x2, sp, #0x7c
  4098b4:	mov	x0, x3
  4098b8:	mov	x1, #0x0                   	// #0
  4098bc:	bl	403010 <ctf_arc_open_by_name@plt>
  4098c0:	mov	w2, #0x5                   	// #5
  4098c4:	mov	x28, x0
  4098c8:	cbz	x0, 40981c <ferror@plt+0x5f7c>
  4098cc:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  4098d0:	mov	x0, #0x0                   	// #0
  4098d4:	add	x1, x1, #0x3fd
  4098d8:	bl	403700 <dcgettext@plt>
  4098dc:	mov	x2, x0
  4098e0:	mov	x0, x27
  4098e4:	str	x2, [sp, #104]
  4098e8:	bl	4056b0 <ferror@plt+0x1e10>
  4098ec:	mov	x1, x0
  4098f0:	ldr	x2, [sp, #104]
  4098f4:	mov	x0, x2
  4098f8:	bl	4037a0 <printf@plt>
  4098fc:	mov	x2, x28
  409900:	adrp	x1, 405000 <ferror@plt+0x1760>
  409904:	add	x1, x1, #0xdfc
  409908:	mov	x0, x25
  40990c:	bl	403040 <ctf_archive_iter@plt>
  409910:	mov	x0, x28
  409914:	bl	403540 <ctf_file_close@plt>
  409918:	mov	x0, x25
  40991c:	bl	403640 <ctf_close@plt>
  409920:	mov	x0, x24
  409924:	bl	403640 <ctf_close@plt>
  409928:	mov	x0, x23
  40992c:	bl	403510 <free@plt>
  409930:	mov	x0, x26
  409934:	bl	403510 <free@plt>
  409938:	ldr	w0, [x20, #416]
  40993c:	cbz	w0, 4099b8 <ferror@plt+0x6118>
  409940:	mov	x0, x19
  409944:	adrp	x2, 433000 <warn@@Base+0x4ff8>
  409948:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40994c:	add	x2, x2, #0x45d
  409950:	add	x1, x1, #0x41a
  409954:	bl	4045a8 <ferror@plt+0xd08>
  409958:	mov	x0, x19
  40995c:	adrp	x2, 433000 <warn@@Base+0x4ff8>
  409960:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  409964:	add	x2, x2, #0x420
  409968:	add	x1, x1, #0x42e
  40996c:	bl	4045a8 <ferror@plt+0xd08>
  409970:	mov	x0, x19
  409974:	adrp	x2, 433000 <warn@@Base+0x4ff8>
  409978:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40997c:	add	x2, x2, #0x439
  409980:	add	x1, x1, #0x448
  409984:	bl	4045a8 <ferror@plt+0xd08>
  409988:	mov	x0, x19
  40998c:	adrp	x2, 433000 <warn@@Base+0x4ff8>
  409990:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  409994:	add	x2, x2, #0x454
  409998:	add	x1, x1, #0x466
  40999c:	bl	4045a8 <ferror@plt+0xd08>
  4099a0:	adrp	x2, 433000 <warn@@Base+0x4ff8>
  4099a4:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  4099a8:	add	x2, x2, #0x476
  4099ac:	add	x1, x1, #0x484
  4099b0:	mov	x0, x19
  4099b4:	bl	4045a8 <ferror@plt+0xd08>
  4099b8:	ldr	w0, [x20, #236]
  4099bc:	cbz	w0, 4099dc <ferror@plt+0x613c>
  4099c0:	ldr	w0, [x20, #368]
  4099c4:	cbnz	w0, 4099dc <ferror@plt+0x613c>
  4099c8:	adrp	x1, 406000 <ferror@plt+0x2760>
  4099cc:	mov	x0, x19
  4099d0:	add	x1, x1, #0xc78
  4099d4:	mov	x2, #0x0                   	// #0
  4099d8:	bl	4037b0 <bfd_map_over_sections@plt>
  4099dc:	ldr	w0, [x20, #128]
  4099e0:	cbz	w0, 409a20 <ferror@plt+0x6180>
  4099e4:	ldr	w0, [x20, #368]
  4099e8:	cbnz	w0, 409a20 <ferror@plt+0x6180>
  4099ec:	ldr	x0, [x19, #8]
  4099f0:	ldr	x1, [x0, #856]
  4099f4:	mov	x0, x19
  4099f8:	blr	x1
  4099fc:	mov	x23, x0
  409a00:	tbnz	x0, #63, 40986c <ferror@plt+0x5fcc>
  409a04:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  409a08:	add	x0, x0, #0x492
  409a0c:	bl	4037a0 <printf@plt>
  409a10:	cbnz	x23, 409b38 <ferror@plt+0x6298>
  409a14:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  409a18:	add	x0, x0, #0x6e
  409a1c:	bl	403450 <puts@plt>
  409a20:	ldr	w0, [x20, #420]
  409a24:	cbz	w0, 409a3c <ferror@plt+0x619c>
  409a28:	adrp	x1, 406000 <ferror@plt+0x2760>
  409a2c:	mov	x0, x19
  409a30:	add	x1, x1, #0x6e4
  409a34:	mov	x2, #0x0                   	// #0
  409a38:	bl	4037b0 <bfd_map_over_sections@plt>
  409a3c:	ldr	w0, [x20, #368]
  409a40:	cbz	w0, 409a4c <ferror@plt+0x61ac>
  409a44:	mov	x0, x19
  409a48:	bl	4047cc <ferror@plt+0xf2c>
  409a4c:	ldr	w0, [x20, #372]
  409a50:	cbz	w0, 409acc <ferror@plt+0x622c>
  409a54:	ldr	x2, [x20, #16]
  409a58:	mov	x0, x19
  409a5c:	ldr	x1, [x20, #80]
  409a60:	mov	w3, #0x1                   	// #1
  409a64:	bl	423000 <ferror@plt+0x1f760>
  409a68:	mov	x23, x0
  409a6c:	cbz	x0, 409bac <ferror@plt+0x630c>
  409a70:	mov	x1, x0
  409a74:	ldr	w0, [x20, #340]
  409a78:	ldr	x3, [x20, #80]
  409a7c:	cmp	w0, #0x0
  409a80:	adrp	x0, 458000 <_sch_istable+0x1478>
  409a84:	adrp	x4, 403000 <exit@plt>
  409a88:	mov	x2, x19
  409a8c:	add	x4, x4, #0x5e0
  409a90:	ldr	x0, [x0, #3800]
  409a94:	cset	w5, ne  // ne = any
  409a98:	bl	422d14 <ferror@plt+0x1f474>
  409a9c:	cbnz	w0, 409ac4 <ferror@plt+0x6224>
  409aa0:	mov	w2, #0x5                   	// #5
  409aa4:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  409aa8:	mov	x0, #0x0                   	// #0
  409aac:	add	x1, x1, #0x4ad
  409ab0:	bl	403700 <dcgettext@plt>
  409ab4:	ldr	x1, [x19]
  409ab8:	bl	42cf00 <ferror@plt+0x29660>
  409abc:	mov	w0, #0x1                   	// #1
  409ac0:	str	w0, [x22, #840]
  409ac4:	mov	x0, x23
  409ac8:	bl	403510 <free@plt>
  409acc:	ldr	x0, [x20, #80]
  409ad0:	cbz	x0, 409adc <ferror@plt+0x623c>
  409ad4:	bl	403510 <free@plt>
  409ad8:	str	xzr, [x20, #80]
  409adc:	ldr	x0, [x20, #88]
  409ae0:	cbz	x0, 409aec <ferror@plt+0x624c>
  409ae4:	bl	403510 <free@plt>
  409ae8:	str	xzr, [x20, #88]
  409aec:	ldr	x0, [x20, #96]
  409af0:	cbz	x0, 409afc <ferror@plt+0x625c>
  409af4:	bl	403510 <free@plt>
  409af8:	str	xzr, [x20, #96]
  409afc:	str	xzr, [x20, #16]
  409b00:	str	xzr, [x20, #48]
  409b04:	str	xzr, [x20, #64]
  409b08:	cbz	w21, 409b10 <ferror@plt+0x6270>
  409b0c:	bl	41f0ec <ferror@plt+0x1b84c>
  409b10:	ldp	x19, x20, [sp, #16]
  409b14:	ldp	x21, x22, [sp, #32]
  409b18:	ldp	x23, x24, [sp, #48]
  409b1c:	ldp	x25, x26, [sp, #64]
  409b20:	ldp	x27, x28, [sp, #80]
  409b24:	ldp	x29, x30, [sp], #176
  409b28:	ret
  409b2c:	mov	x3, x0
  409b30:	mov	x24, #0x0                   	// #0
  409b34:	b	4098b0 <ferror@plt+0x6010>
  409b38:	mov	x0, x23
  409b3c:	bl	403290 <xmalloc@plt>
  409b40:	mov	x1, x0
  409b44:	mov	x23, x0
  409b48:	ldr	x0, [x19, #8]
  409b4c:	ldr	x2, [x20, #88]
  409b50:	ldr	x3, [x0, #864]
  409b54:	mov	x0, x19
  409b58:	blr	x3
  409b5c:	mov	x24, x0
  409b60:	cmp	x0, #0x0
  409b64:	b.lt	40986c <ferror@plt+0x5fcc>  // b.tstop
  409b68:	b.ne	409b84 <ferror@plt+0x62e4>  // b.any
  409b6c:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  409b70:	add	x0, x0, #0x6e
  409b74:	bl	403450 <puts@plt>
  409b78:	mov	x0, x23
  409b7c:	bl	403510 <free@plt>
  409b80:	b	409a20 <ferror@plt+0x6180>
  409b84:	mov	w0, #0xa                   	// #10
  409b88:	bl	403800 <putchar@plt>
  409b8c:	mov	x0, x19
  409b90:	mov	x3, x24
  409b94:	mov	x2, x23
  409b98:	mov	x1, #0x0                   	// #0
  409b9c:	bl	406294 <ferror@plt+0x29f4>
  409ba0:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  409ba4:	add	x0, x0, #0xceb
  409ba8:	b	409b74 <ferror@plt+0x62d4>
  409bac:	ldr	w0, [x20, #380]
  409bb0:	cbnz	w0, 409acc <ferror@plt+0x622c>
  409bb4:	bl	41f49c <ferror@plt+0x1bbfc>
  409bb8:	mov	x0, x19
  409bbc:	bl	406de8 <ferror@plt+0x3548>
  409bc0:	b	409acc <ferror@plt+0x622c>
  409bc4:	stp	x29, x30, [sp, #-64]!
  409bc8:	mov	x29, sp
  409bcc:	stp	x19, x20, [sp, #16]
  409bd0:	mov	x19, x0
  409bd4:	adrp	x0, 459000 <_bfd_std_section+0x120>
  409bd8:	stp	x21, x22, [sp, #32]
  409bdc:	mov	w21, w1
  409be0:	ldr	w0, [x0, #1260]
  409be4:	cbnz	w0, 409bf4 <ferror@plt+0x6354>
  409be8:	ldr	w0, [x19, #72]
  409bec:	orr	w0, w0, #0x8000
  409bf0:	str	w0, [x19, #72]
  409bf4:	mov	x0, x19
  409bf8:	mov	w1, #0x2                   	// #2
  409bfc:	bl	403740 <bfd_check_format@plt>
  409c00:	cbz	w0, 409cd8 <ferror@plt+0x6438>
  409c04:	mov	w2, #0x5                   	// #5
  409c08:	cbnz	w21, 409c7c <ferror@plt+0x63dc>
  409c0c:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  409c10:	add	x1, x1, #0x4d7
  409c14:	mov	x0, #0x0                   	// #0
  409c18:	bl	403700 <dcgettext@plt>
  409c1c:	mov	x20, x0
  409c20:	add	w21, w21, #0x1
  409c24:	ldr	x0, [x19]
  409c28:	bl	4056b0 <ferror@plt+0x1e10>
  409c2c:	mov	x1, x0
  409c30:	mov	x0, x20
  409c34:	mov	x20, #0x0                   	// #0
  409c38:	bl	4037a0 <printf@plt>
  409c3c:	mov	w0, #0x0                   	// #0
  409c40:	bl	4032a0 <bfd_set_error@plt>
  409c44:	mov	x1, x20
  409c48:	mov	x0, x19
  409c4c:	bl	403750 <bfd_openr_next_archived_file@plt>
  409c50:	mov	x22, x0
  409c54:	cbnz	x0, 409cac <ferror@plt+0x640c>
  409c58:	bl	403250 <bfd_get_error@plt>
  409c5c:	cmp	w0, #0x9
  409c60:	b.eq	409c6c <ferror@plt+0x63cc>  // b.none
  409c64:	ldr	x0, [x19]
  409c68:	bl	40442c <ferror@plt+0xb8c>
  409c6c:	cbz	x20, 409cc8 <ferror@plt+0x6428>
  409c70:	mov	x0, x20
  409c74:	bl	403680 <bfd_close@plt>
  409c78:	b	409cc8 <ferror@plt+0x6428>
  409c7c:	cmp	w21, #0x64
  409c80:	b.le	409c98 <ferror@plt+0x63f8>
  409c84:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  409c88:	add	x1, x1, #0x4e7
  409c8c:	mov	x0, #0x0                   	// #0
  409c90:	bl	403700 <dcgettext@plt>
  409c94:	bl	42ce88 <ferror@plt+0x295e8>
  409c98:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  409c9c:	add	x1, x1, #0x503
  409ca0:	b	409c14 <ferror@plt+0x6374>
  409ca4:	mov	x20, x22
  409ca8:	b	409c3c <ferror@plt+0x639c>
  409cac:	mov	w1, w21
  409cb0:	bl	409bc4 <ferror@plt+0x6324>
  409cb4:	cbz	x20, 409ca4 <ferror@plt+0x6404>
  409cb8:	mov	x0, x20
  409cbc:	bl	403680 <bfd_close@plt>
  409cc0:	cmp	x20, x22
  409cc4:	b.ne	409ca4 <ferror@plt+0x6404>  // b.any
  409cc8:	ldp	x19, x20, [sp, #16]
  409ccc:	ldp	x21, x22, [sp, #32]
  409cd0:	ldp	x29, x30, [sp], #64
  409cd4:	ret
  409cd8:	add	x2, sp, #0x38
  409cdc:	mov	x0, x19
  409ce0:	mov	w1, #0x1                   	// #1
  409ce4:	bl	4036b0 <bfd_check_format_matches@plt>
  409ce8:	cbz	w0, 409cfc <ferror@plt+0x645c>
  409cec:	mov	x0, x19
  409cf0:	mov	w1, #0x1                   	// #1
  409cf4:	bl	409124 <ferror@plt+0x5884>
  409cf8:	b	409cc8 <ferror@plt+0x6428>
  409cfc:	bl	403250 <bfd_get_error@plt>
  409d00:	cmp	w0, #0xd
  409d04:	b.ne	409d24 <ferror@plt+0x6484>  // b.any
  409d08:	ldr	x0, [x19]
  409d0c:	bl	40442c <ferror@plt+0xb8c>
  409d10:	ldr	x0, [sp, #56]
  409d14:	bl	42cfd4 <ferror@plt+0x29734>
  409d18:	ldr	x0, [sp, #56]
  409d1c:	bl	403510 <free@plt>
  409d20:	b	409cc8 <ferror@plt+0x6428>
  409d24:	bl	403250 <bfd_get_error@plt>
  409d28:	cmp	w0, #0xc
  409d2c:	b.eq	409d3c <ferror@plt+0x649c>  // b.none
  409d30:	ldr	x0, [x19]
  409d34:	bl	40442c <ferror@plt+0xb8c>
  409d38:	b	409cc8 <ferror@plt+0x6428>
  409d3c:	add	x2, sp, #0x38
  409d40:	mov	x0, x19
  409d44:	mov	w1, #0x3                   	// #3
  409d48:	bl	4036b0 <bfd_check_format_matches@plt>
  409d4c:	cbnz	w0, 409cec <ferror@plt+0x644c>
  409d50:	ldr	x0, [x19]
  409d54:	bl	40442c <ferror@plt+0xb8c>
  409d58:	bl	403250 <bfd_get_error@plt>
  409d5c:	cmp	w0, #0xd
  409d60:	b.ne	409cc8 <ferror@plt+0x6428>  // b.any
  409d64:	b	409d10 <ferror@plt+0x6470>
  409d68:	stp	x29, x30, [sp, #-48]!
  409d6c:	mov	x29, sp
  409d70:	stp	x19, x20, [sp, #16]
  409d74:	mov	x20, x0
  409d78:	mov	x19, x1
  409d7c:	str	x21, [sp, #32]
  409d80:	mov	w21, w2
  409d84:	bl	42d5f4 <ferror@plt+0x29d54>
  409d88:	cmp	x0, #0x0
  409d8c:	b.gt	409dac <ferror@plt+0x650c>
  409d90:	adrp	x0, 459000 <_bfd_std_section+0x120>
  409d94:	mov	w1, #0x1                   	// #1
  409d98:	ldp	x19, x20, [sp, #16]
  409d9c:	str	w1, [x0, #840]
  409da0:	ldr	x21, [sp, #32]
  409da4:	ldp	x29, x30, [sp], #48
  409da8:	ret
  409dac:	mov	x1, x19
  409db0:	mov	x0, x20
  409db4:	bl	403120 <bfd_openr@plt>
  409db8:	mov	x19, x0
  409dbc:	cbnz	x0, 409dd4 <ferror@plt+0x6534>
  409dc0:	mov	x0, x20
  409dc4:	ldp	x19, x20, [sp, #16]
  409dc8:	ldr	x21, [sp, #32]
  409dcc:	ldp	x29, x30, [sp], #48
  409dd0:	b	40442c <ferror@plt+0xb8c>
  409dd4:	mov	w1, #0x0                   	// #0
  409dd8:	bl	409bc4 <ferror@plt+0x6324>
  409ddc:	mov	x0, x19
  409de0:	cbnz	w21, 409df4 <ferror@plt+0x6554>
  409de4:	ldp	x19, x20, [sp, #16]
  409de8:	ldr	x21, [sp, #32]
  409dec:	ldp	x29, x30, [sp], #48
  409df0:	b	403680 <bfd_close@plt>
  409df4:	ldp	x19, x20, [sp, #16]
  409df8:	ldr	x21, [sp, #32]
  409dfc:	ldp	x29, x30, [sp], #48
  409e00:	b	403430 <bfd_close_all_done@plt>
  409e04:	cbz	x0, 409e10 <ferror@plt+0x6570>
  409e08:	ldr	x0, [x0, #64]
  409e0c:	cbnz	x0, 409e28 <ferror@plt+0x6588>
  409e10:	mov	w0, #0x0                   	// #0
  409e14:	ret
  409e18:	ldr	x2, [x2, #8]
  409e1c:	cmp	x2, x1
  409e20:	b.eq	409e34 <ferror@plt+0x6594>  // b.none
  409e24:	add	x0, x0, #0x8
  409e28:	ldr	x2, [x0]
  409e2c:	cbnz	x2, 409e18 <ferror@plt+0x6578>
  409e30:	b	409e10 <ferror@plt+0x6570>
  409e34:	mov	w0, #0x1                   	// #1
  409e38:	b	409e14 <ferror@plt+0x6574>
  409e3c:	stp	x29, x30, [sp, #-32]!
  409e40:	mov	x1, #0x70                  	// #112
  409e44:	mov	x29, sp
  409e48:	stp	x19, x20, [sp, #16]
  409e4c:	mov	w19, w0
  409e50:	adrp	x20, 457000 <memcpy@GLIBC_2.17>
  409e54:	add	x20, x20, #0xbf0
  409e58:	madd	x1, x19, x1, x20
  409e5c:	ldr	x0, [x1, #32]
  409e60:	cbz	x0, 409ea8 <ferror@plt+0x6608>
  409e64:	ldr	x1, [x1, #80]
  409e68:	cbz	x1, 409e94 <ferror@plt+0x65f4>
  409e6c:	ldr	x2, [x1, #176]
  409e70:	cmp	x0, x2
  409e74:	b.ne	409e94 <ferror@plt+0x65f4>  // b.any
  409e78:	ldr	w2, [x1, #32]
  409e7c:	str	xzr, [x1, #176]
  409e80:	and	w2, w2, #0xffffbfff
  409e84:	str	w2, [x1, #32]
  409e88:	ldrb	w2, [x1, #36]
  409e8c:	and	w2, w2, #0xffffffcf
  409e90:	strb	w2, [x1, #36]
  409e94:	bl	403510 <free@plt>
  409e98:	mov	x0, #0x70                  	// #112
  409e9c:	madd	x0, x19, x0, x20
  409ea0:	stp	xzr, xzr, [x0, #32]
  409ea4:	str	xzr, [x0, #48]
  409ea8:	ldp	x19, x20, [sp, #16]
  409eac:	ldp	x29, x30, [sp], #32
  409eb0:	ret
  409eb4:	stp	x29, x30, [sp, #-80]!
  409eb8:	mov	x29, sp
  409ebc:	stp	x23, x24, [sp, #48]
  409ec0:	mov	w24, w0
  409ec4:	adrp	x23, 457000 <memcpy@GLIBC_2.17>
  409ec8:	add	x23, x23, #0xbf0
  409ecc:	mov	x0, #0x70                  	// #112
  409ed0:	stp	x19, x20, [sp, #16]
  409ed4:	mov	x20, x1
  409ed8:	madd	x0, x24, x0, x23
  409edc:	stp	x21, x22, [sp, #32]
  409ee0:	mov	x22, x24
  409ee4:	mov	x21, x2
  409ee8:	ldr	x19, [x0, #32]
  409eec:	cbz	x19, 409f08 <ferror@plt+0x6668>
  409ef0:	ldr	x1, [x2]
  409ef4:	ldr	x0, [x0, #24]
  409ef8:	bl	4034b0 <strcmp@plt>
  409efc:	cbz	w0, 40a00c <ferror@plt+0x676c>
  409f00:	mov	x0, x19
  409f04:	bl	403510 <free@plt>
  409f08:	mov	x19, #0x70                  	// #112
  409f0c:	ldr	x0, [x21]
  409f10:	madd	x19, x24, x19, x23
  409f14:	str	x0, [x19, #24]
  409f18:	stp	xzr, xzr, [x19, #64]
  409f1c:	ldr	x0, [x20, #40]
  409f20:	str	x0, [x19, #40]
  409f24:	str	x20, [x19, #80]
  409f28:	ldr	x0, [x20, #56]
  409f2c:	str	x0, [x19, #48]
  409f30:	adds	x0, x0, #0x1
  409f34:	b.ne	409f8c <ferror@plt+0x66ec>  // b.any
  409f38:	str	xzr, [x19, #32]
  409f3c:	mov	w0, w22
  409f40:	bl	409e3c <ferror@plt+0x659c>
  409f44:	mov	w2, #0x5                   	// #5
  409f48:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  409f4c:	mov	x0, #0x0                   	// #0
  409f50:	add	x1, x1, #0x51a
  409f54:	bl	403700 <dcgettext@plt>
  409f58:	mov	x20, x0
  409f5c:	ldr	x0, [x19, #16]
  409f60:	bl	4056b0 <ferror@plt+0x1e10>
  409f64:	mov	x1, x0
  409f68:	ldr	x2, [x19, #48]
  409f6c:	mov	x0, x20
  409f70:	bl	4037a0 <printf@plt>
  409f74:	mov	w0, #0x0                   	// #0
  409f78:	ldp	x19, x20, [sp, #16]
  409f7c:	ldp	x21, x22, [sp, #32]
  409f80:	ldp	x23, x24, [sp, #48]
  409f84:	ldp	x29, x30, [sp], #80
  409f88:	ret
  409f8c:	bl	4031c0 <malloc@plt>
  409f90:	str	x0, [sp, #72]
  409f94:	str	x0, [x19, #32]
  409f98:	cbnz	x0, 409fdc <ferror@plt+0x673c>
  409f9c:	mov	w0, w22
  409fa0:	bl	409e3c <ferror@plt+0x659c>
  409fa4:	mov	w2, #0x5                   	// #5
  409fa8:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  409fac:	mov	x0, #0x0                   	// #0
  409fb0:	add	x1, x1, #0x545
  409fb4:	bl	403700 <dcgettext@plt>
  409fb8:	mov	x19, x0
  409fbc:	mov	x0, #0x70                  	// #112
  409fc0:	madd	x23, x24, x0, x23
  409fc4:	ldr	x0, [x23, #16]
  409fc8:	bl	4056b0 <ferror@plt+0x1e10>
  409fcc:	mov	x1, x0
  409fd0:	mov	x0, x19
  409fd4:	bl	4037a0 <printf@plt>
  409fd8:	b	409f74 <ferror@plt+0x66d4>
  409fdc:	add	x2, sp, #0x48
  409fe0:	mov	x1, x20
  409fe4:	mov	x0, x21
  409fe8:	bl	403320 <bfd_get_full_section_contents@plt>
  409fec:	cbz	w0, 409f9c <ferror@plt+0x66fc>
  409ff0:	ldr	x1, [x19, #32]
  409ff4:	ldr	x0, [x19, #48]
  409ff8:	strb	wzr, [x1, x0]
  409ffc:	mov	w0, #0x42                  	// #66
  40a000:	ldr	w1, [x21, #72]
  40a004:	tst	w1, w0
  40a008:	b.eq	40a014 <ferror@plt+0x6774>  // b.none
  40a00c:	mov	w0, #0x1                   	// #1
  40a010:	b	409f78 <ferror@plt+0x66d8>
  40a014:	ldr	w0, [x19, #104]
  40a018:	cbz	w0, 40a00c <ferror@plt+0x676c>
  40a01c:	ldr	x1, [x19, #32]
  40a020:	mov	x0, x20
  40a024:	bl	403490 <bfd_cache_section_contents@plt>
  40a028:	adrp	x0, 459000 <_bfd_std_section+0x120>
  40a02c:	mov	x1, x20
  40a030:	ldr	x2, [x19, #32]
  40a034:	ldr	x3, [x0, #920]
  40a038:	mov	x0, x21
  40a03c:	bl	403630 <bfd_simple_get_relocated_section_contents@plt>
  40a040:	cbnz	x0, 40a078 <ferror@plt+0x67d8>
  40a044:	mov	w0, w22
  40a048:	bl	409e3c <ferror@plt+0x659c>
  40a04c:	mov	w2, #0x5                   	// #5
  40a050:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40a054:	mov	x0, #0x0                   	// #0
  40a058:	add	x1, x1, #0x545
  40a05c:	bl	403700 <dcgettext@plt>
  40a060:	mov	x20, x0
  40a064:	ldr	x0, [x19, #16]
  40a068:	bl	4056b0 <ferror@plt+0x1e10>
  40a06c:	mov	x1, x0
  40a070:	mov	x0, x20
  40a074:	b	409fd4 <ferror@plt+0x6734>
  40a078:	mov	x1, x20
  40a07c:	mov	x0, x21
  40a080:	bl	403780 <bfd_get_reloc_upper_bound@plt>
  40a084:	cmp	x0, #0x0
  40a088:	b.le	40a00c <ferror@plt+0x676c>
  40a08c:	bl	403290 <xmalloc@plt>
  40a090:	mov	x22, x0
  40a094:	mov	x2, x0
  40a098:	mov	x1, x20
  40a09c:	mov	x0, x21
  40a0a0:	mov	x3, #0x0                   	// #0
  40a0a4:	bl	4036f0 <bfd_canonicalize_reloc@plt>
  40a0a8:	cbnz	x0, 40a0b8 <ferror@plt+0x6818>
  40a0ac:	mov	x0, x22
  40a0b0:	bl	403510 <free@plt>
  40a0b4:	b	40a00c <ferror@plt+0x676c>
  40a0b8:	stp	x22, x0, [x19, #64]
  40a0bc:	b	40a00c <ferror@plt+0x676c>
  40a0c0:	stp	x29, x30, [sp, #-64]!
  40a0c4:	mov	x29, sp
  40a0c8:	stp	x19, x20, [sp, #16]
  40a0cc:	mov	w20, w0
  40a0d0:	mov	x0, #0x70                  	// #112
  40a0d4:	stp	x21, x22, [sp, #32]
  40a0d8:	adrp	x21, 457000 <memcpy@GLIBC_2.17>
  40a0dc:	add	x21, x21, #0xbf0
  40a0e0:	mov	x19, x1
  40a0e4:	mov	x22, x20
  40a0e8:	madd	x0, x20, x0, x21
  40a0ec:	ldr	x1, [x0, #32]
  40a0f0:	str	x23, [sp, #48]
  40a0f4:	cbz	x1, 40a108 <ferror@plt+0x6868>
  40a0f8:	ldr	x1, [x19]
  40a0fc:	ldr	x0, [x0, #24]
  40a100:	bl	4034b0 <strcmp@plt>
  40a104:	cbz	w0, 40a168 <ferror@plt+0x68c8>
  40a108:	mov	x0, #0x70                  	// #112
  40a10c:	mul	x20, x20, x0
  40a110:	mov	x0, x19
  40a114:	add	x23, x21, x20
  40a118:	ldr	x1, [x21, x20]
  40a11c:	bl	4032e0 <bfd_get_section_by_name@plt>
  40a120:	mov	x1, x0
  40a124:	cbz	x0, 40a14c <ferror@plt+0x68ac>
  40a128:	ldr	x0, [x21, x20]
  40a12c:	str	x0, [x23, #16]
  40a130:	mov	x2, x19
  40a134:	mov	w0, w22
  40a138:	ldp	x19, x20, [sp, #16]
  40a13c:	ldp	x21, x22, [sp, #32]
  40a140:	ldr	x23, [sp, #48]
  40a144:	ldp	x29, x30, [sp], #64
  40a148:	b	409eb4 <ferror@plt+0x6614>
  40a14c:	ldr	x1, [x23, #8]
  40a150:	mov	x0, x19
  40a154:	bl	4032e0 <bfd_get_section_by_name@plt>
  40a158:	mov	x1, x0
  40a15c:	cbz	x0, 40a180 <ferror@plt+0x68e0>
  40a160:	ldr	x0, [x23, #8]
  40a164:	b	40a12c <ferror@plt+0x688c>
  40a168:	mov	w0, #0x1                   	// #1
  40a16c:	ldp	x19, x20, [sp, #16]
  40a170:	ldp	x21, x22, [sp, #32]
  40a174:	ldr	x23, [sp, #48]
  40a178:	ldp	x29, x30, [sp], #64
  40a17c:	ret
  40a180:	mov	w0, #0x0                   	// #0
  40a184:	b	40a16c <ferror@plt+0x68cc>
  40a188:	stp	x29, x30, [sp, #-80]!
  40a18c:	mov	x2, #0x11                  	// #17
  40a190:	mov	x29, sp
  40a194:	stp	x21, x22, [sp, #32]
  40a198:	mov	x22, x0
  40a19c:	ldr	x21, [x1]
  40a1a0:	stp	x19, x20, [sp, #16]
  40a1a4:	mov	x0, x21
  40a1a8:	stp	x23, x24, [sp, #48]
  40a1ac:	mov	x23, x1
  40a1b0:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40a1b4:	add	x1, x1, #0x578
  40a1b8:	stp	x25, x26, [sp, #64]
  40a1bc:	bl	403210 <strncmp@plt>
  40a1c0:	cbnz	w0, 40a1cc <ferror@plt+0x692c>
  40a1c4:	adrp	x21, 433000 <warn@@Base+0x4ff8>
  40a1c8:	add	x21, x21, #0x56c
  40a1cc:	adrp	x20, 457000 <memcpy@GLIBC_2.17>
  40a1d0:	add	x20, x20, #0xbf0
  40a1d4:	mov	x24, x20
  40a1d8:	mov	w19, #0x0                   	// #0
  40a1dc:	ldr	x26, [x20]
  40a1e0:	mov	x1, x21
  40a1e4:	mov	x0, x26
  40a1e8:	bl	4034b0 <strcmp@plt>
  40a1ec:	mov	w25, w0
  40a1f0:	cbz	w0, 40a204 <ferror@plt+0x6964>
  40a1f4:	ldr	x0, [x20, #8]
  40a1f8:	mov	x1, x21
  40a1fc:	bl	4034b0 <strcmp@plt>
  40a200:	cbnz	w0, 40a284 <ferror@plt+0x69e4>
  40a204:	ldr	x0, [x20, #96]
  40a208:	cbz	x0, 40a284 <ferror@plt+0x69e4>
  40a20c:	ldr	w0, [x0]
  40a210:	cbz	w0, 40a284 <ferror@plt+0x69e4>
  40a214:	sxtw	x20, w19
  40a218:	cbz	w25, 40a228 <ferror@plt+0x6988>
  40a21c:	mov	x0, #0x70                  	// #112
  40a220:	madd	x0, x20, x0, x24
  40a224:	ldr	x26, [x0, #8]
  40a228:	mov	x21, #0x70                  	// #112
  40a22c:	mov	x2, x22
  40a230:	mov	x1, x23
  40a234:	madd	x20, x20, x21, x24
  40a238:	mov	w0, w19
  40a23c:	str	x26, [x20, #16]
  40a240:	bl	409eb4 <ferror@plt+0x6614>
  40a244:	cbz	w0, 40a294 <ferror@plt+0x69f4>
  40a248:	ldr	x2, [x20, #88]
  40a24c:	smull	x0, w19, w21
  40a250:	mov	x1, x22
  40a254:	add	x0, x24, x0
  40a258:	blr	x2
  40a25c:	cmp	w19, #0x0
  40a260:	ccmp	w19, #0x3, #0x4, ne  // ne = any
  40a264:	b.eq	40a294 <ferror@plt+0x69f4>  // b.none
  40a268:	mov	w0, w19
  40a26c:	ldp	x19, x20, [sp, #16]
  40a270:	ldp	x21, x22, [sp, #32]
  40a274:	ldp	x23, x24, [sp, #48]
  40a278:	ldp	x25, x26, [sp, #64]
  40a27c:	ldp	x29, x30, [sp], #80
  40a280:	b	409e3c <ferror@plt+0x659c>
  40a284:	add	w19, w19, #0x1
  40a288:	add	x20, x20, #0x70
  40a28c:	cmp	w19, #0x2b
  40a290:	b.ne	40a1dc <ferror@plt+0x693c>  // b.any
  40a294:	ldp	x19, x20, [sp, #16]
  40a298:	ldp	x21, x22, [sp, #32]
  40a29c:	ldp	x23, x24, [sp, #48]
  40a2a0:	ldp	x25, x26, [sp, #64]
  40a2a4:	ldp	x29, x30, [sp], #80
  40a2a8:	ret
  40a2ac:	b	403680 <bfd_close@plt>
  40a2b0:	stp	x29, x30, [sp, #-32]!
  40a2b4:	mov	x1, #0x0                   	// #0
  40a2b8:	mov	x29, sp
  40a2bc:	str	x19, [sp, #16]
  40a2c0:	bl	403120 <bfd_openr@plt>
  40a2c4:	cbz	x0, 40a2d8 <ferror@plt+0x6a38>
  40a2c8:	mov	x19, x0
  40a2cc:	mov	w1, #0x1                   	// #1
  40a2d0:	bl	403740 <bfd_check_format@plt>
  40a2d4:	cbnz	w0, 40a2dc <ferror@plt+0x6a3c>
  40a2d8:	mov	x19, #0x0                   	// #0
  40a2dc:	mov	x0, x19
  40a2e0:	ldr	x19, [sp, #16]
  40a2e4:	ldp	x29, x30, [sp], #32
  40a2e8:	ret
  40a2ec:	and	w0, w0, #0x7
  40a2f0:	sub	w0, w0, #0x2
  40a2f4:	cmp	w0, #0x2
  40a2f8:	b.hi	40a30c <ferror@plt+0x6a6c>  // b.pmore
  40a2fc:	adrp	x1, 43a000 <warn@@Base+0xbff8>
  40a300:	add	x1, x1, #0x828
  40a304:	ldrb	w0, [x1, w0, uxtw]
  40a308:	ret
  40a30c:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  40a310:	ldr	w0, [x0, #620]
  40a314:	b	40a308 <ferror@plt+0x6a68>
  40a318:	adrp	x2, 459000 <_bfd_std_section+0x120>
  40a31c:	add	x1, x2, #0x4f8
  40a320:	str	xzr, [x2, #1272]
  40a324:	mov	x2, #0x100000000           	// #4294967296
  40a328:	str	x2, [x1, #8]
  40a32c:	mov	x2, #0x1                   	// #1
  40a330:	str	x2, [x1, #16]
  40a334:	stp	w0, wzr, [x1, #24]
  40a338:	strh	wzr, [x1, #32]
  40a33c:	str	wzr, [x1, #36]
  40a340:	ret
  40a344:	adrp	x1, 459000 <_bfd_std_section+0x120>
  40a348:	add	x1, x1, #0x4f8
  40a34c:	mov	x3, x0
  40a350:	ldr	w4, [x1, #40]
  40a354:	cmn	w4, #0x1
  40a358:	b.eq	40a36c <ferror@plt+0x6acc>  // b.none
  40a35c:	ldr	x1, [x1, #48]
  40a360:	mov	w2, #0x0                   	// #0
  40a364:	cmp	w4, w2
  40a368:	b.ne	40a374 <ferror@plt+0x6ad4>  // b.any
  40a36c:	mov	x0, #0x0                   	// #0
  40a370:	ret
  40a374:	mov	x0, x1
  40a378:	add	x1, x1, #0x68
  40a37c:	ldur	x5, [x1, #-88]
  40a380:	cmp	x5, x3
  40a384:	b.eq	40a370 <ferror@plt+0x6ad0>  // b.none
  40a388:	add	w2, w2, #0x1
  40a38c:	b	40a364 <ferror@plt+0x6ac4>
  40a390:	adrp	x3, 459000 <_bfd_std_section+0x120>
  40a394:	add	x3, x3, #0x4f8
  40a398:	ldr	w2, [x0]
  40a39c:	ldr	w1, [x1]
  40a3a0:	ldr	x4, [x3, #56]
  40a3a4:	lsl	x2, x2, #3
  40a3a8:	lsl	x1, x1, #3
  40a3ac:	ldr	x5, [x4, x2]
  40a3b0:	ldr	x4, [x4, x1]
  40a3b4:	cmp	x5, x4
  40a3b8:	cset	w0, hi  // hi = pmore
  40a3bc:	sbc	w0, w0, wzr
  40a3c0:	cbnz	w0, 40a3dc <ferror@plt+0x6b3c>
  40a3c4:	ldr	x0, [x3, #64]
  40a3c8:	ldr	x2, [x0, x2]
  40a3cc:	ldr	x1, [x0, x1]
  40a3d0:	cmp	x2, x1
  40a3d4:	cset	w0, hi  // hi = pmore
  40a3d8:	sbc	w0, w0, wzr
  40a3dc:	ret
  40a3e0:	ldr	x0, [x0]
  40a3e4:	ldr	x2, [x0, #32]
  40a3e8:	ldr	x0, [x1]
  40a3ec:	ldr	x0, [x0, #32]
  40a3f0:	sub	w0, w2, w0
  40a3f4:	ret
  40a3f8:	ldr	x2, [x0]
  40a3fc:	ldr	x1, [x1]
  40a400:	cmp	x2, x1
  40a404:	cset	w0, hi  // hi = pmore
  40a408:	sbc	w0, w0, wzr
  40a40c:	ret
  40a410:	adrp	x2, 459000 <_bfd_std_section+0x120>
  40a414:	add	x2, x2, #0x4f8
  40a418:	mov	w1, w0
  40a41c:	ldr	x0, [x2, #72]
  40a420:	cbz	x0, 40a434 <ferror@plt+0x6b94>
  40a424:	ldr	w2, [x2, #80]
  40a428:	cmp	w2, w1
  40a42c:	b.ls	40a438 <ferror@plt+0x6b98>  // b.plast
  40a430:	ldr	x0, [x0, w1, uxtw #3]
  40a434:	ret
  40a438:	mov	x0, #0x0                   	// #0
  40a43c:	b	40a434 <ferror@plt+0x6b94>
  40a440:	stp	x29, x30, [sp, #-32]!
  40a444:	mov	w2, #0x5                   	// #5
  40a448:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40a44c:	mov	x29, sp
  40a450:	str	x19, [sp, #16]
  40a454:	mov	x19, x0
  40a458:	add	x1, x1, #0xaf0
  40a45c:	mov	x0, #0x0                   	// #0
  40a460:	bl	403700 <dcgettext@plt>
  40a464:	ldr	x1, [x19, #16]
  40a468:	bl	4037a0 <printf@plt>
  40a46c:	mov	w0, #0x1                   	// #1
  40a470:	ldr	x19, [sp, #16]
  40a474:	ldp	x29, x30, [sp], #32
  40a478:	ret
  40a47c:	stp	x29, x30, [sp, #-32]!
  40a480:	mov	x29, sp
  40a484:	stp	x19, x20, [sp, #16]
  40a488:	mov	w20, w1
  40a48c:	mov	x19, x0
  40a490:	mov	x0, #0x18                  	// #24
  40a494:	bl	403290 <xmalloc@plt>
  40a498:	adrp	x1, 459000 <_bfd_std_section+0x120>
  40a49c:	add	x1, x1, #0x4f8
  40a4a0:	str	w20, [x0]
  40a4a4:	ldr	x2, [x1, #88]
  40a4a8:	stp	x19, x2, [x0, #8]
  40a4ac:	ldp	x19, x20, [sp, #16]
  40a4b0:	str	x0, [x1, #88]
  40a4b4:	ldp	x29, x30, [sp], #32
  40a4b8:	ret
  40a4bc:	stp	x29, x30, [sp, #-16]!
  40a4c0:	mov	x29, sp
  40a4c4:	bl	40a2b0 <ferror@plt+0x6a10>
  40a4c8:	cmp	x0, #0x0
  40a4cc:	cset	w0, ne  // ne = any
  40a4d0:	ldp	x29, x30, [sp], #16
  40a4d4:	ret
  40a4d8:	stp	x29, x30, [sp, #-48]!
  40a4dc:	mov	x29, sp
  40a4e0:	stp	x19, x20, [sp, #16]
  40a4e4:	mov	x20, x1
  40a4e8:	ldr	x19, [x0, #32]
  40a4ec:	str	x21, [sp, #32]
  40a4f0:	ldr	x21, [x0, #48]
  40a4f4:	mov	x0, x19
  40a4f8:	mov	x1, x21
  40a4fc:	bl	403020 <strnlen@plt>
  40a500:	add	w0, w0, #0x4
  40a504:	and	w0, w0, #0xfffffffc
  40a508:	add	w1, w0, #0x4
  40a50c:	cmp	x21, w1, uxtw
  40a510:	b.cc	40a540 <ferror@plt+0x6ca0>  // b.lo, b.ul, b.last
  40a514:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  40a518:	add	x0, x19, w0, uxtw
  40a51c:	ldr	x2, [x1, #680]
  40a520:	mov	w1, #0x4                   	// #4
  40a524:	blr	x2
  40a528:	str	x0, [x20]
  40a52c:	mov	x0, x19
  40a530:	ldp	x19, x20, [sp, #16]
  40a534:	ldr	x21, [sp, #32]
  40a538:	ldp	x29, x30, [sp], #48
  40a53c:	ret
  40a540:	mov	x19, #0x0                   	// #0
  40a544:	b	40a52c <ferror@plt+0x6c8c>
  40a548:	stp	x29, x30, [sp, #-48]!
  40a54c:	mov	x29, sp
  40a550:	stp	x19, x20, [sp, #16]
  40a554:	stp	x21, x22, [sp, #32]
  40a558:	mov	x22, x1
  40a55c:	ldr	x21, [x0, #32]
  40a560:	ldr	x20, [x0, #48]
  40a564:	mov	x0, x21
  40a568:	mov	x1, x20
  40a56c:	bl	403020 <strnlen@plt>
  40a570:	add	x19, x0, #0x1
  40a574:	cmp	x20, x19
  40a578:	b.hi	40a594 <ferror@plt+0x6cf4>  // b.pmore
  40a57c:	mov	x21, #0x0                   	// #0
  40a580:	mov	x0, x21
  40a584:	ldp	x19, x20, [sp, #16]
  40a588:	ldp	x21, x22, [sp, #32]
  40a58c:	ldp	x29, x30, [sp], #48
  40a590:	ret
  40a594:	sub	x20, x20, x19
  40a598:	cmp	x20, #0x13
  40a59c:	b.ls	40a57c <ferror@plt+0x6cdc>  // b.plast
  40a5a0:	mov	x1, #0x10                  	// #16
  40a5a4:	mov	x0, #0x1                   	// #1
  40a5a8:	bl	4032f0 <calloc@plt>
  40a5ac:	cbz	x0, 40a57c <ferror@plt+0x6cdc>
  40a5b0:	add	x19, x21, x19
  40a5b4:	str	x0, [x22]
  40a5b8:	stp	x20, x19, [x0]
  40a5bc:	b	40a580 <ferror@plt+0x6ce0>
  40a5c0:	stp	x29, x30, [sp, #-32]!
  40a5c4:	mov	x29, sp
  40a5c8:	stp	x19, x20, [sp, #16]
  40a5cc:	adrp	x19, 459000 <_bfd_std_section+0x120>
  40a5d0:	add	x19, x19, #0x4f8
  40a5d4:	ldr	x0, [x19, #88]
  40a5d8:	cbnz	x0, 40a5ec <ferror@plt+0x6d4c>
  40a5dc:	str	xzr, [x19, #88]
  40a5e0:	ldp	x19, x20, [sp, #16]
  40a5e4:	ldp	x29, x30, [sp], #32
  40a5e8:	ret
  40a5ec:	ldr	x20, [x0, #16]
  40a5f0:	bl	403510 <free@plt>
  40a5f4:	mov	x0, x20
  40a5f8:	b	40a5d8 <ferror@plt+0x6d38>
  40a5fc:	stp	x29, x30, [sp, #-48]!
  40a600:	mov	x29, sp
  40a604:	stp	x19, x20, [sp, #16]
  40a608:	adrp	x19, 459000 <_bfd_std_section+0x120>
  40a60c:	add	x19, x19, #0x4f8
  40a610:	stp	x21, x22, [sp, #32]
  40a614:	ldr	x20, [x19, #96]
  40a618:	cbnz	x20, 40a630 <ferror@plt+0x6d90>
  40a61c:	stp	xzr, xzr, [x19, #96]
  40a620:	ldp	x19, x20, [sp, #16]
  40a624:	ldp	x21, x22, [sp, #32]
  40a628:	ldp	x29, x30, [sp], #48
  40a62c:	ret
  40a630:	ldr	x0, [x20, #24]
  40a634:	ldr	x21, [x20, #40]
  40a638:	cbnz	x0, 40a64c <ferror@plt+0x6dac>
  40a63c:	mov	x0, x20
  40a640:	mov	x20, x21
  40a644:	bl	403510 <free@plt>
  40a648:	b	40a618 <ferror@plt+0x6d78>
  40a64c:	ldr	x22, [x0, #24]
  40a650:	bl	403510 <free@plt>
  40a654:	mov	x0, x22
  40a658:	b	40a638 <ferror@plt+0x6d98>
  40a65c:	stp	x29, x30, [sp, #-80]!
  40a660:	adrp	x4, 459000 <_bfd_std_section+0x120>
  40a664:	add	x4, x4, #0x4f8
  40a668:	mov	x29, sp
  40a66c:	stp	x19, x20, [sp, #16]
  40a670:	mov	w20, w2
  40a674:	ldr	w2, [x4, #112]
  40a678:	mov	x3, x0
  40a67c:	str	x21, [sp, #32]
  40a680:	add	x19, x4, #0x74
  40a684:	mov	x21, x1
  40a688:	sbfiz	x0, x2, #6, #32
  40a68c:	add	w2, w2, #0x1
  40a690:	and	w2, w2, #0xf
  40a694:	str	w2, [x4, #112]
  40a698:	add	x19, x19, x0
  40a69c:	cbz	w20, 40a6e4 <ferror@plt+0x6e44>
  40a6a0:	mov	x3, x1
  40a6a4:	mov	x0, x19
  40a6a8:	adrp	x2, 433000 <warn@@Base+0x4ff8>
  40a6ac:	mov	x1, #0x40                  	// #64
  40a6b0:	add	x2, x2, #0xb33
  40a6b4:	bl	403150 <snprintf@plt>
  40a6b8:	mov	w2, #0x8                   	// #8
  40a6bc:	cmp	w20, w2
  40a6c0:	csel	w20, w20, w2, ls  // ls = plast
  40a6c4:	sub	w20, w2, w20
  40a6c8:	lsl	w20, w20, #1
  40a6cc:	add	x19, x19, x20
  40a6d0:	mov	x0, x19
  40a6d4:	ldp	x19, x20, [sp, #16]
  40a6d8:	ldr	x21, [sp, #32]
  40a6dc:	ldp	x29, x30, [sp], #80
  40a6e0:	ret
  40a6e4:	adrp	x2, 434000 <warn@@Base+0x5ff8>
  40a6e8:	add	x2, x2, #0xeba
  40a6ec:	cbz	x3, 40a718 <ferror@plt+0x6e78>
  40a6f0:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40a6f4:	add	x0, sp, #0x30
  40a6f8:	add	x1, x1, #0xb3c
  40a6fc:	bl	403090 <sprintf@plt>
  40a700:	mov	x3, x21
  40a704:	add	x2, sp, #0x30
  40a708:	mov	x0, x19
  40a70c:	mov	x1, #0x40                  	// #64
  40a710:	bl	403150 <snprintf@plt>
  40a714:	b	40a6d0 <ferror@plt+0x6e30>
  40a718:	add	x0, sp, #0x30
  40a71c:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40a720:	add	x1, x1, #0xb43
  40a724:	bl	403090 <sprintf@plt>
  40a728:	b	40a700 <ferror@plt+0x6e60>
  40a72c:	mov	w2, #0x0                   	// #0
  40a730:	b	40a65c <ferror@plt+0x6dbc>
  40a734:	stp	x29, x30, [sp, #-48]!
  40a738:	mov	x6, x1
  40a73c:	mov	x1, x2
  40a740:	mov	x29, sp
  40a744:	cmp	w3, #0x0
  40a748:	stp	x19, x20, [sp, #16]
  40a74c:	mov	x19, #0x22                  	// #34
  40a750:	mov	x4, #0xa                   	// #10
  40a754:	mov	x5, #0x23                  	// #35
  40a758:	csel	x4, x4, x19, eq  // eq = none
  40a75c:	mov	x2, #0x24                  	// #36
  40a760:	adrp	x19, 457000 <memcpy@GLIBC_2.17>
  40a764:	csel	x5, x5, x2, eq  // eq = none
  40a768:	add	x19, x19, #0xbf0
  40a76c:	mul	x20, x0, x1
  40a770:	mov	x0, #0x70                  	// #112
  40a774:	madd	x0, x5, x0, x19
  40a778:	ldr	x0, [x0, #32]
  40a77c:	str	x21, [sp, #32]
  40a780:	cbnz	x0, 40a7b4 <ferror@plt+0x6f14>
  40a784:	mov	w2, #0x5                   	// #5
  40a788:	cbz	w3, 40a7a4 <ferror@plt+0x6f04>
  40a78c:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40a790:	add	x1, x1, #0xb48
  40a794:	ldp	x19, x20, [sp, #16]
  40a798:	ldr	x21, [sp, #32]
  40a79c:	ldp	x29, x30, [sp], #48
  40a7a0:	b	403700 <dcgettext@plt>
  40a7a4:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40a7a8:	add	x1, x1, #0xb6c
  40a7ac:	mov	x0, #0x0                   	// #0
  40a7b0:	b	40a794 <ferror@plt+0x6ef4>
  40a7b4:	cbz	x6, 40a7c0 <ferror@plt+0x6f20>
  40a7b8:	ldr	x2, [x6, #56]
  40a7bc:	add	x20, x20, x2
  40a7c0:	mov	x2, #0x70                  	// #112
  40a7c4:	madd	x5, x5, x2, x19
  40a7c8:	ldr	x5, [x5, #48]
  40a7cc:	cmp	x5, x20
  40a7d0:	b.hi	40a818 <ferror@plt+0x6f78>  // b.pmore
  40a7d4:	mov	w2, #0x5                   	// #5
  40a7d8:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40a7dc:	mov	x0, #0x0                   	// #0
  40a7e0:	add	x1, x1, #0xb8c
  40a7e4:	bl	403700 <dcgettext@plt>
  40a7e8:	mov	x19, x0
  40a7ec:	mov	x1, x20
  40a7f0:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  40a7f4:	add	x0, x0, #0xda5
  40a7f8:	bl	40a72c <ferror@plt+0x6e8c>
  40a7fc:	mov	x1, x0
  40a800:	mov	x0, x19
  40a804:	bl	42e008 <warn@@Base>
  40a808:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40a80c:	mov	w2, #0x5                   	// #5
  40a810:	add	x1, x1, #0xbb6
  40a814:	b	40a7ac <ferror@plt+0x6f0c>
  40a818:	madd	x19, x4, x2, x19
  40a81c:	ldr	x2, [x19, #32]
  40a820:	cbnz	x2, 40a844 <ferror@plt+0x6fa4>
  40a824:	mov	w2, #0x5                   	// #5
  40a828:	cbz	w3, 40a838 <ferror@plt+0x6f98>
  40a82c:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40a830:	add	x1, x1, #0xbd0
  40a834:	b	40a7ac <ferror@plt+0x6f0c>
  40a838:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40a83c:	add	x1, x1, #0xbec
  40a840:	b	40a7ac <ferror@plt+0x6f0c>
  40a844:	adrp	x2, 45c000 <_bfd_std_section+0x3120>
  40a848:	add	x0, x0, x20
  40a84c:	ldr	x2, [x2, #680]
  40a850:	blr	x2
  40a854:	ldp	x2, x1, [x19, #40]
  40a858:	sub	x21, x0, x2
  40a85c:	cmp	x1, x21
  40a860:	b.hi	40a8a8 <ferror@plt+0x7008>  // b.pmore
  40a864:	mov	w2, #0x5                   	// #5
  40a868:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40a86c:	mov	x0, #0x0                   	// #0
  40a870:	add	x1, x1, #0xc04
  40a874:	bl	403700 <dcgettext@plt>
  40a878:	mov	x19, x0
  40a87c:	mov	x1, x21
  40a880:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  40a884:	add	x0, x0, #0xda5
  40a888:	bl	40a72c <ferror@plt+0x6e8c>
  40a88c:	mov	x1, x0
  40a890:	mov	x0, x19
  40a894:	bl	42e008 <warn@@Base>
  40a898:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40a89c:	mov	w2, #0x5                   	// #5
  40a8a0:	add	x1, x1, #0xc37
  40a8a4:	b	40a7ac <ferror@plt+0x6f0c>
  40a8a8:	ldr	x20, [x19, #32]
  40a8ac:	add	x2, x2, x1
  40a8b0:	sub	x19, x2, x0
  40a8b4:	add	x20, x20, x21
  40a8b8:	mov	x1, x19
  40a8bc:	mov	x0, x20
  40a8c0:	bl	403020 <strnlen@plt>
  40a8c4:	cmp	x19, x0
  40a8c8:	b.ne	40a8dc <ferror@plt+0x703c>  // b.any
  40a8cc:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40a8d0:	mov	w2, #0x5                   	// #5
  40a8d4:	add	x1, x1, #0xc5a
  40a8d8:	b	40a7ac <ferror@plt+0x6f0c>
  40a8dc:	mov	x0, x20
  40a8e0:	ldp	x19, x20, [sp, #16]
  40a8e4:	ldr	x21, [sp, #32]
  40a8e8:	ldp	x29, x30, [sp], #48
  40a8ec:	ret
  40a8f0:	stp	x29, x30, [sp, #-16]!
  40a8f4:	mov	w2, w1
  40a8f8:	mov	x1, x0
  40a8fc:	mov	x29, sp
  40a900:	mov	x0, #0x0                   	// #0
  40a904:	bl	40a65c <ferror@plt+0x6dbc>
  40a908:	ldp	x29, x30, [sp], #16
  40a90c:	mov	x1, x0
  40a910:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40a914:	add	x0, x0, #0x422
  40a918:	b	4037a0 <printf@plt>
  40a91c:	stp	x29, x30, [sp, #-80]!
  40a920:	mov	x29, sp
  40a924:	stp	x19, x20, [sp, #16]
  40a928:	ldr	x19, [x0]
  40a92c:	stp	x21, x22, [sp, #32]
  40a930:	mov	x21, x0
  40a934:	mov	w0, w1
  40a938:	stp	x23, x24, [sp, #48]
  40a93c:	mov	w24, w1
  40a940:	str	x25, [sp, #64]
  40a944:	mov	x25, x3
  40a948:	bl	40a2ec <ferror@plt+0x6a4c>
  40a94c:	add	x23, x19, w0, uxtw
  40a950:	cmp	x23, x3
  40a954:	b.cc	40a974 <ferror@plt+0x70d4>  // b.lo, b.ul, b.last
  40a958:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40a95c:	add	x1, x1, #0xc7a
  40a960:	mov	w2, #0x5                   	// #5
  40a964:	mov	x0, #0x0                   	// #0
  40a968:	bl	403700 <dcgettext@plt>
  40a96c:	bl	42e008 <warn@@Base>
  40a970:	b	40a99c <ferror@plt+0x70fc>
  40a974:	mov	w20, w0
  40a978:	cmp	w0, #0x8
  40a97c:	b.ls	40a9bc <ferror@plt+0x711c>  // b.plast
  40a980:	mov	w2, #0x5                   	// #5
  40a984:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40a988:	mov	x0, #0x0                   	// #0
  40a98c:	add	x1, x1, #0xca5
  40a990:	bl	403700 <dcgettext@plt>
  40a994:	mov	w1, w20
  40a998:	bl	42e008 <warn@@Base>
  40a99c:	mov	x0, #0x0                   	// #0
  40a9a0:	str	x25, [x21]
  40a9a4:	ldp	x19, x20, [sp, #16]
  40a9a8:	ldp	x21, x22, [sp, #32]
  40a9ac:	ldp	x23, x24, [sp, #48]
  40a9b0:	ldr	x25, [sp, #64]
  40a9b4:	ldp	x29, x30, [sp], #80
  40a9b8:	ret
  40a9bc:	cbnz	w0, 40a9d0 <ferror@plt+0x7130>
  40a9c0:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40a9c4:	mov	w2, #0x5                   	// #5
  40a9c8:	add	x1, x1, #0xcce
  40a9cc:	b	40a964 <ferror@plt+0x70c4>
  40a9d0:	mov	x22, x2
  40a9d4:	tbz	w24, #3, 40aa0c <ferror@plt+0x716c>
  40a9d8:	mov	w1, w0
  40a9dc:	mov	x0, x19
  40a9e0:	bl	42e320 <warn@@Base+0x318>
  40a9e4:	and	w24, w24, #0x70
  40a9e8:	cmp	w24, #0x10
  40a9ec:	b.ne	40aa04 <ferror@plt+0x7164>  // b.any
  40a9f0:	ldr	x1, [x22, #32]
  40a9f4:	sub	x19, x19, x1
  40a9f8:	ldr	x1, [x22, #40]
  40a9fc:	add	x19, x19, x1
  40aa00:	add	x0, x0, x19
  40aa04:	str	x23, [x21]
  40aa08:	b	40a9a4 <ferror@plt+0x7104>
  40aa0c:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  40aa10:	mov	w1, w20
  40aa14:	ldr	x2, [x0, #680]
  40aa18:	mov	x0, x19
  40aa1c:	blr	x2
  40aa20:	b	40a9e4 <ferror@plt+0x7144>
  40aa24:	stp	x29, x30, [sp, #-96]!
  40aa28:	mov	x29, sp
  40aa2c:	stp	x19, x20, [sp, #16]
  40aa30:	add	x20, x1, #0x4
  40aa34:	mov	x19, x2
  40aa38:	stp	x21, x22, [sp, #32]
  40aa3c:	cmp	x20, x2
  40aa40:	mov	x22, x1
  40aa44:	stp	x23, x24, [sp, #48]
  40aa48:	mov	x21, x3
  40aa4c:	mov	x24, x4
  40aa50:	stp	x25, x26, [sp, #64]
  40aa54:	mov	x26, x0
  40aa58:	str	x27, [sp, #80]
  40aa5c:	b.cc	40aa8c <ferror@plt+0x71ec>  // b.lo, b.ul, b.last
  40aa60:	sub	x1, x2, x1
  40aa64:	cmp	x22, x2
  40aa68:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  40aa6c:	sub	w0, w1, #0x1
  40aa70:	cmp	w0, #0x7
  40aa74:	b.ls	40aa94 <ferror@plt+0x71f4>  // b.plast
  40aa78:	str	xzr, [x21]
  40aa7c:	mov	w1, #0x4                   	// #4
  40aa80:	mov	x23, x20
  40aa84:	str	w1, [x21, #36]
  40aa88:	b	40aaec <ferror@plt+0x724c>
  40aa8c:	mov	w1, #0x4                   	// #4
  40aa90:	b	40aa6c <ferror@plt+0x71cc>
  40aa94:	adrp	x23, 45c000 <_bfd_std_section+0x3120>
  40aa98:	mov	x0, x22
  40aa9c:	ldr	x2, [x23, #680]
  40aaa0:	blr	x2
  40aaa4:	str	x0, [x21]
  40aaa8:	mov	x1, #0xffffffff            	// #4294967295
  40aaac:	cmp	x0, x1
  40aab0:	mov	x0, x23
  40aab4:	b.ne	40aa7c <ferror@plt+0x71dc>  // b.any
  40aab8:	add	x23, x22, #0xc
  40aabc:	cmp	x23, x19
  40aac0:	b.cc	40ab84 <ferror@plt+0x72e4>  // b.lo, b.ul, b.last
  40aac4:	sub	x1, x19, x20
  40aac8:	cmp	x20, x19
  40aacc:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  40aad0:	sub	w2, w1, #0x1
  40aad4:	cmp	w2, #0x7
  40aad8:	b.ls	40ab8c <ferror@plt+0x72ec>  // b.plast
  40aadc:	str	xzr, [x21]
  40aae0:	mov	w0, #0x8                   	// #8
  40aae4:	mov	w1, #0xc                   	// #12
  40aae8:	str	w0, [x21, #36]
  40aaec:	ldr	x0, [x21]
  40aaf0:	mov	w25, w1
  40aaf4:	add	x1, x0, w1, uxtw
  40aaf8:	ldr	x0, [x26, #48]
  40aafc:	cmp	x1, x0
  40ab00:	b.ls	40ab2c <ferror@plt+0x728c>  // b.plast
  40ab04:	ldr	x0, [x26, #32]
  40ab08:	ldr	w1, [x21, #36]
  40ab0c:	sub	x0, x23, x0
  40ab10:	sub	x1, x0, x1
  40ab14:	mov	x0, x26
  40ab18:	bl	409e04 <ferror@plt+0x6564>
  40ab1c:	cbz	w0, 40aba0 <ferror@plt+0x7300>
  40ab20:	sub	x0, x19, x22
  40ab24:	sub	x0, x0, x25
  40ab28:	str	x0, [x21]
  40ab2c:	add	x20, x23, #0x2
  40ab30:	cmp	x20, x19
  40ab34:	b.cc	40abe0 <ferror@plt+0x7340>  // b.lo, b.ul, b.last
  40ab38:	sub	x1, x19, x23
  40ab3c:	cmp	x23, x19
  40ab40:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  40ab44:	sub	w0, w1, #0x1
  40ab48:	cmp	w0, #0x7
  40ab4c:	b.ls	40abe8 <ferror@plt+0x7348>  // b.plast
  40ab50:	strh	wzr, [x21, #8]
  40ab54:	ldrh	w1, [x21, #8]
  40ab58:	sub	w0, w1, #0x2
  40ab5c:	and	w0, w0, #0xffff
  40ab60:	cmp	w0, #0x3
  40ab64:	b.ls	40ac00 <ferror@plt+0x7360>  // b.plast
  40ab68:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40ab6c:	add	x1, x1, #0xd4d
  40ab70:	mov	w2, #0x5                   	// #5
  40ab74:	mov	x0, #0x0                   	// #0
  40ab78:	bl	403700 <dcgettext@plt>
  40ab7c:	bl	42e008 <warn@@Base>
  40ab80:	b	40abbc <ferror@plt+0x731c>
  40ab84:	mov	w1, #0x8                   	// #8
  40ab88:	b	40aad0 <ferror@plt+0x7230>
  40ab8c:	ldr	x2, [x0, #680]
  40ab90:	mov	x0, x20
  40ab94:	blr	x2
  40ab98:	str	x0, [x21]
  40ab9c:	b	40aae0 <ferror@plt+0x7240>
  40aba0:	mov	w2, #0x5                   	// #5
  40aba4:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40aba8:	mov	x0, #0x0                   	// #0
  40abac:	add	x1, x1, #0xcf6
  40abb0:	bl	403700 <dcgettext@plt>
  40abb4:	ldr	x1, [x21]
  40abb8:	bl	42e008 <warn@@Base>
  40abbc:	mov	x20, #0x0                   	// #0
  40abc0:	mov	x0, x20
  40abc4:	ldp	x19, x20, [sp, #16]
  40abc8:	ldp	x21, x22, [sp, #32]
  40abcc:	ldp	x23, x24, [sp, #48]
  40abd0:	ldp	x25, x26, [sp, #64]
  40abd4:	ldr	x27, [sp, #80]
  40abd8:	ldp	x29, x30, [sp], #96
  40abdc:	ret
  40abe0:	mov	w1, #0x2                   	// #2
  40abe4:	b	40ab44 <ferror@plt+0x72a4>
  40abe8:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  40abec:	ldr	x2, [x0, #680]
  40abf0:	mov	x0, x23
  40abf4:	blr	x2
  40abf8:	strh	w0, [x21, #8]
  40abfc:	b	40ab54 <ferror@plt+0x72b4>
  40ac00:	cmp	w1, #0x5
  40ac04:	b.ne	40acac <ferror@plt+0x740c>  // b.any
  40ac08:	add	x27, x23, #0x3
  40ac0c:	cmp	x27, x19
  40ac10:	b.cc	40ac9c <ferror@plt+0x73fc>  // b.lo, b.ul, b.last
  40ac14:	sub	x1, x19, x20
  40ac18:	cmp	x20, x19
  40ac1c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  40ac20:	sub	w0, w1, #0x1
  40ac24:	cmp	w0, #0x7
  40ac28:	b.hi	40ac3c <ferror@plt+0x739c>  // b.pmore
  40ac2c:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  40ac30:	ldr	x2, [x0, #680]
  40ac34:	mov	x0, x20
  40ac38:	blr	x2
  40ac3c:	add	x20, x23, #0x4
  40ac40:	cmp	x20, x19
  40ac44:	b.cc	40aca4 <ferror@plt+0x7404>  // b.lo, b.ul, b.last
  40ac48:	sub	x1, x19, x27
  40ac4c:	cmp	x27, x19
  40ac50:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  40ac54:	sub	w0, w1, #0x1
  40ac58:	cmp	w0, #0x7
  40ac5c:	b.hi	40acac <ferror@plt+0x740c>  // b.pmore
  40ac60:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  40ac64:	ldr	x2, [x0, #680]
  40ac68:	mov	x0, x27
  40ac6c:	blr	x2
  40ac70:	ands	w23, w0, #0xff
  40ac74:	b.eq	40acac <ferror@plt+0x740c>  // b.none
  40ac78:	mov	w2, #0x5                   	// #5
  40ac7c:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40ac80:	mov	x0, #0x0                   	// #0
  40ac84:	add	x1, x1, #0xd91
  40ac88:	bl	403700 <dcgettext@plt>
  40ac8c:	ldr	x1, [x26, #16]
  40ac90:	mov	w2, w23
  40ac94:	bl	42e008 <warn@@Base>
  40ac98:	b	40abbc <ferror@plt+0x731c>
  40ac9c:	mov	w1, #0x1                   	// #1
  40aca0:	b	40ac20 <ferror@plt+0x7380>
  40aca4:	mov	w1, #0x1                   	// #1
  40aca8:	b	40ac54 <ferror@plt+0x73b4>
  40acac:	ldr	w23, [x21, #36]
  40acb0:	cmp	w23, #0x8
  40acb4:	b.ls	40ace8 <ferror@plt+0x7448>  // b.plast
  40acb8:	mov	w3, w23
  40acbc:	mov	w4, #0x5                   	// #5
  40acc0:	adrp	x2, 433000 <warn@@Base+0x4ff8>
  40acc4:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40acc8:	add	x2, x2, #0xdd1
  40accc:	add	x1, x1, #0xe1a
  40acd0:	mov	x0, #0x0                   	// #0
  40acd4:	bl	4035d0 <dcngettext@plt>
  40acd8:	mov	w1, w23
  40acdc:	mov	w23, #0x8                   	// #8
  40ace0:	mov	w2, #0x8                   	// #8
  40ace4:	bl	42db14 <error@@Base>
  40ace8:	add	x0, x20, w23, uxtw
  40acec:	cmp	x19, x0
  40acf0:	b.hi	40ad00 <ferror@plt+0x7460>  // b.pmore
  40acf4:	sub	x23, x19, x20
  40acf8:	cmp	x20, x19
  40acfc:	csel	w23, wzr, w23, cs  // cs = hs, nlast
  40ad00:	sub	w0, w23, #0x1
  40ad04:	cmp	w0, #0x7
  40ad08:	b.ls	40ad80 <ferror@plt+0x74e0>  // b.plast
  40ad0c:	str	xzr, [x21, #16]
  40ad10:	ldr	w0, [x21, #36]
  40ad14:	add	x20, x20, x0
  40ad18:	add	x23, x20, #0x1
  40ad1c:	cmp	x23, x19
  40ad20:	b.cc	40ad9c <ferror@plt+0x74fc>  // b.lo, b.ul, b.last
  40ad24:	subs	x1, x19, x20
  40ad28:	csel	w1, wzr, w1, ls  // ls = plast
  40ad2c:	sub	w0, w1, #0x1
  40ad30:	cmp	w0, #0x7
  40ad34:	b.ls	40ada4 <ferror@plt+0x7504>  // b.plast
  40ad38:	strb	wzr, [x21, #24]
  40ad3c:	ldrh	w0, [x21, #8]
  40ad40:	cmp	w0, #0x3
  40ad44:	b.ls	40aed8 <ferror@plt+0x7638>  // b.plast
  40ad48:	add	x20, x20, #0x2
  40ad4c:	cmp	x20, x19
  40ad50:	b.cc	40adbc <ferror@plt+0x751c>  // b.lo, b.ul, b.last
  40ad54:	sub	x1, x19, x23
  40ad58:	cmp	x23, x19
  40ad5c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  40ad60:	sub	w0, w1, #0x1
  40ad64:	cmp	w0, #0x7
  40ad68:	b.ls	40adc4 <ferror@plt+0x7524>  // b.plast
  40ad6c:	strb	wzr, [x21, #25]
  40ad70:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40ad74:	mov	w2, #0x5                   	// #5
  40ad78:	add	x1, x1, #0xe62
  40ad7c:	b	40ab74 <ferror@plt+0x72d4>
  40ad80:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  40ad84:	mov	w1, w23
  40ad88:	ldr	x2, [x0, #680]
  40ad8c:	mov	x0, x20
  40ad90:	blr	x2
  40ad94:	str	x0, [x21, #16]
  40ad98:	b	40ad10 <ferror@plt+0x7470>
  40ad9c:	mov	w1, #0x1                   	// #1
  40ada0:	b	40ad2c <ferror@plt+0x748c>
  40ada4:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  40ada8:	ldr	x2, [x0, #680]
  40adac:	mov	x0, x20
  40adb0:	blr	x2
  40adb4:	strb	w0, [x21, #24]
  40adb8:	b	40ad3c <ferror@plt+0x749c>
  40adbc:	mov	w1, #0x1                   	// #1
  40adc0:	b	40ad60 <ferror@plt+0x74c0>
  40adc4:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  40adc8:	ldr	x2, [x0, #680]
  40adcc:	mov	x0, x23
  40add0:	blr	x2
  40add4:	and	w0, w0, #0xff
  40add8:	strb	w0, [x21, #25]
  40addc:	cbz	w0, 40ad70 <ferror@plt+0x74d0>
  40ade0:	add	x23, x20, #0x1
  40ade4:	cmp	x23, x19
  40ade8:	b.cc	40aee8 <ferror@plt+0x7648>  // b.lo, b.ul, b.last
  40adec:	sub	x1, x19, x20
  40adf0:	cmp	x20, x19
  40adf4:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  40adf8:	sub	w0, w1, #0x1
  40adfc:	cmp	w0, #0x7
  40ae00:	b.ls	40aef0 <ferror@plt+0x7650>  // b.plast
  40ae04:	strb	wzr, [x21, #26]
  40ae08:	add	x26, x20, #0x2
  40ae0c:	cmp	x26, x19
  40ae10:	b.cc	40af08 <ferror@plt+0x7668>  // b.lo, b.ul, b.last
  40ae14:	cmp	x23, x19
  40ae18:	b.cs	40af10 <ferror@plt+0x7670>  // b.hs, b.nlast
  40ae1c:	sub	x0, x19, x23
  40ae20:	mov	w1, w0
  40ae24:	cbz	w0, 40af10 <ferror@plt+0x7670>
  40ae28:	mov	x0, x23
  40ae2c:	bl	42e320 <warn@@Base+0x318>
  40ae30:	str	w0, [x21, #28]
  40ae34:	add	x23, x20, #0x3
  40ae38:	cmp	x23, x19
  40ae3c:	b.cc	40af18 <ferror@plt+0x7678>  // b.lo, b.ul, b.last
  40ae40:	sub	x1, x19, x26
  40ae44:	cmp	x26, x19
  40ae48:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  40ae4c:	sub	w0, w1, #0x1
  40ae50:	cmp	w0, #0x7
  40ae54:	b.ls	40af20 <ferror@plt+0x7680>  // b.plast
  40ae58:	strb	wzr, [x21, #32]
  40ae5c:	add	x20, x20, #0x4
  40ae60:	cmp	x20, x19
  40ae64:	b.cc	40af38 <ferror@plt+0x7698>  // b.lo, b.ul, b.last
  40ae68:	sub	x1, x19, x23
  40ae6c:	cmp	x23, x19
  40ae70:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  40ae74:	sub	w0, w1, #0x1
  40ae78:	cmp	w0, #0x7
  40ae7c:	b.ls	40af40 <ferror@plt+0x76a0>  // b.plast
  40ae80:	strb	wzr, [x21, #33]
  40ae84:	ldr	x1, [x21]
  40ae88:	add	x25, x25, x1
  40ae8c:	add	x22, x22, x25
  40ae90:	str	x22, [x24]
  40ae94:	cmp	x22, x19
  40ae98:	b.ls	40abc0 <ferror@plt+0x7320>  // b.plast
  40ae9c:	mov	w2, #0x5                   	// #5
  40aea0:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40aea4:	mov	x0, #0x0                   	// #0
  40aea8:	add	x1, x1, #0xe88
  40aeac:	bl	403700 <dcgettext@plt>
  40aeb0:	mov	x20, x0
  40aeb4:	ldr	x1, [x21]
  40aeb8:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  40aebc:	add	x0, x0, #0x95d
  40aec0:	bl	40a72c <ferror@plt+0x6e8c>
  40aec4:	mov	x1, x0
  40aec8:	mov	x0, x20
  40aecc:	bl	42e008 <warn@@Base>
  40aed0:	str	x19, [x24]
  40aed4:	b	40abbc <ferror@plt+0x731c>
  40aed8:	mov	w0, #0x1                   	// #1
  40aedc:	mov	x20, x23
  40aee0:	strb	w0, [x21, #25]
  40aee4:	b	40ade0 <ferror@plt+0x7540>
  40aee8:	mov	w1, #0x1                   	// #1
  40aeec:	b	40adf8 <ferror@plt+0x7558>
  40aef0:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  40aef4:	ldr	x2, [x0, #680]
  40aef8:	mov	x0, x20
  40aefc:	blr	x2
  40af00:	strb	w0, [x21, #26]
  40af04:	b	40ae08 <ferror@plt+0x7568>
  40af08:	mov	w1, #0x1                   	// #1
  40af0c:	b	40ae28 <ferror@plt+0x7588>
  40af10:	str	wzr, [x21, #28]
  40af14:	b	40ae34 <ferror@plt+0x7594>
  40af18:	mov	w1, #0x1                   	// #1
  40af1c:	b	40ae4c <ferror@plt+0x75ac>
  40af20:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  40af24:	ldr	x2, [x0, #680]
  40af28:	mov	x0, x26
  40af2c:	blr	x2
  40af30:	strb	w0, [x21, #32]
  40af34:	b	40ae5c <ferror@plt+0x75bc>
  40af38:	mov	w1, #0x1                   	// #1
  40af3c:	b	40ae74 <ferror@plt+0x75d4>
  40af40:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  40af44:	ldr	x2, [x0, #680]
  40af48:	mov	x0, x23
  40af4c:	blr	x2
  40af50:	strb	w0, [x21, #33]
  40af54:	b	40ae84 <ferror@plt+0x75e4>
  40af58:	cmp	w0, #0x3f
  40af5c:	b.hi	40af74 <ferror@plt+0x76d4>  // b.pmore
  40af60:	adrp	x1, 43a000 <warn@@Base+0xbff8>
  40af64:	add	x1, x1, #0x828
  40af68:	add	x1, x1, #0x8
  40af6c:	ldr	x0, [x1, w0, uxtw #3]
  40af70:	ret
  40af74:	sub	w3, w0, #0x1, lsl #12
  40af78:	cmp	w3, #0xfff
  40af7c:	b.hi	40bcd8 <ferror@plt+0x8438>  // b.pmore
  40af80:	mov	w1, #0x1b9f                	// #7071
  40af84:	cmp	w0, w1
  40af88:	b.hi	40b244 <ferror@plt+0x79a4>  // b.pmore
  40af8c:	mov	w1, #0x1aff                	// #6911
  40af90:	cmp	w0, w1
  40af94:	b.hi	40b038 <ferror@plt+0x7798>  // b.pmore
  40af98:	mov	w1, #0x13bf                	// #5055
  40af9c:	cmp	w0, w1
  40afa0:	b.hi	40b21c <ferror@plt+0x797c>  // b.pmore
  40afa4:	mov	w1, #0x12ff                	// #4863
  40afa8:	cmp	w0, w1
  40afac:	b.hi	40b078 <ferror@plt+0x77d8>  // b.pmore
  40afb0:	mov	w1, #0x1106                	// #4358
  40afb4:	cmp	w0, w1
  40afb8:	b.hi	40b184 <ferror@plt+0x78e4>  // b.pmore
  40afbc:	mov	w1, #0x10ff                	// #4351
  40afc0:	cmp	w0, w1
  40afc4:	b.hi	40b0f8 <ferror@plt+0x7858>  // b.pmore
  40afc8:	mov	w1, #0x1005                	// #4101
  40afcc:	cmp	w0, w1
  40afd0:	b.ls	40b150 <ferror@plt+0x78b0>  // b.plast
  40afd4:	mov	w5, #0xffffefc0            	// #-4160
  40afd8:	add	w0, w0, w5
  40afdc:	cmp	w0, #0x4
  40afe0:	b.ls	40b12c <ferror@plt+0x788c>  // b.plast
  40afe4:	stp	x29, x30, [sp, #-32]!
  40afe8:	adrp	x0, 459000 <_bfd_std_section+0x120>
  40afec:	add	x0, x0, #0x4f8
  40aff0:	mov	x29, sp
  40aff4:	str	x19, [sp, #16]
  40aff8:	add	x19, x0, #0x474
  40affc:	mov	x0, x19
  40b000:	mov	x1, #0xa                   	// #10
  40b004:	adrp	x2, 434000 <warn@@Base+0x5ff8>
  40b008:	add	x2, x2, #0x5e4
  40b00c:	bl	403150 <snprintf@plt>
  40b010:	mov	x0, x19
  40b014:	ldr	x19, [sp, #16]
  40b018:	ldp	x29, x30, [sp], #32
  40b01c:	ret
  40b020:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b024:	add	x0, x0, #0x5a1
  40b028:	ret
  40b02c:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40b030:	add	x0, x0, #0xf82
  40b034:	ret
  40b038:	mov	w11, #0xffffe500            	// #-6912
  40b03c:	add	w0, w0, w11
  40b040:	cmp	w0, #0x9f
  40b044:	b.hi	40afe4 <ferror@plt+0x7744>  // b.pmore
  40b048:	adrp	x1, 439000 <warn@@Base+0xaff8>
  40b04c:	add	x1, x1, #0xd98
  40b050:	ldrh	w0, [x1, w0, uxtw #1]
  40b054:	adr	x1, 40b060 <ferror@plt+0x77c0>
  40b058:	add	x0, x1, w0, sxth #2
  40b05c:	br	x0
  40b060:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40b064:	add	x0, x0, #0xf81
  40b068:	ret
  40b06c:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b070:	add	x0, x0, #0x532
  40b074:	ret
  40b078:	mov	w10, #0xffffed00            	// #-4864
  40b07c:	add	w0, w0, w10
  40b080:	cmp	w0, #0xbf
  40b084:	b.hi	40afe4 <ferror@plt+0x7744>  // b.pmore
  40b088:	adrp	x1, 439000 <warn@@Base+0xaff8>
  40b08c:	add	x1, x1, #0xed8
  40b090:	ldrh	w0, [x1, w0, uxtw #1]
  40b094:	adr	x1, 40b0a0 <ferror@plt+0x7800>
  40b098:	add	x0, x1, w0, sxth #2
  40b09c:	br	x0
  40b0a0:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40b0a4:	add	x0, x0, #0xf2f
  40b0a8:	ret
  40b0ac:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40b0b0:	add	x0, x0, #0xf51
  40b0b4:	ret
  40b0b8:	mov	w9, #0xffffee00            	// #-4608
  40b0bc:	add	w0, w0, w9
  40b0c0:	cmp	w0, #0x5
  40b0c4:	b.hi	40afe4 <ferror@plt+0x7744>  // b.pmore
  40b0c8:	adrp	x1, 43a000 <warn@@Base+0xbff8>
  40b0cc:	add	x1, x1, #0x58
  40b0d0:	ldrh	w0, [x1, w0, uxtw #1]
  40b0d4:	adr	x1, 40b0e0 <ferror@plt+0x7840>
  40b0d8:	add	x0, x1, w0, sxth #2
  40b0dc:	br	x0
  40b0e0:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b0e4:	add	x0, x0, #0x56b
  40b0e8:	ret
  40b0ec:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b0f0:	add	x0, x0, #0x58d
  40b0f4:	ret
  40b0f8:	mov	w7, #0xffffef00            	// #-4352
  40b0fc:	add	w0, w0, w7
  40b100:	cmp	w0, #0x6
  40b104:	b.hi	40afe4 <ferror@plt+0x7744>  // b.pmore
  40b108:	adrp	x1, 43a000 <warn@@Base+0xbff8>
  40b10c:	add	x1, x1, #0x64
  40b110:	ldrh	w0, [x1, w0, uxtw #1]
  40b114:	adr	x1, 40b120 <ferror@plt+0x7880>
  40b118:	add	x0, x1, w0, sxth #2
  40b11c:	br	x0
  40b120:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b124:	add	x0, x0, #0x5d1
  40b128:	ret
  40b12c:	adrp	x1, 43a000 <warn@@Base+0xbff8>
  40b130:	add	x1, x1, #0x74
  40b134:	ldrh	w0, [x1, w0, uxtw #1]
  40b138:	adr	x1, 40b144 <ferror@plt+0x78a4>
  40b13c:	add	x0, x1, w0, sxth #2
  40b140:	br	x0
  40b144:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40b148:	add	x0, x0, #0xeb6
  40b14c:	ret
  40b150:	mov	w6, #0xffffefff            	// #-4097
  40b154:	add	w0, w0, w6
  40b158:	cmp	w0, #0x4
  40b15c:	b.hi	40bd58 <ferror@plt+0x84b8>  // b.pmore
  40b160:	adrp	x1, 43a000 <warn@@Base+0xbff8>
  40b164:	add	x1, x1, #0x80
  40b168:	ldrb	w0, [x1, w0, uxtw]
  40b16c:	adr	x1, 40b178 <ferror@plt+0x78d8>
  40b170:	add	x0, x1, w0, sxtb #2
  40b174:	br	x0
  40b178:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b17c:	add	x0, x0, #0x551
  40b180:	ret
  40b184:	mov	w1, #0x1205                	// #4613
  40b188:	cmp	w0, w1
  40b18c:	b.hi	40b1f4 <ferror@plt+0x7954>  // b.pmore
  40b190:	mov	w1, #0x11ff                	// #4607
  40b194:	cmp	w0, w1
  40b198:	b.hi	40b0b8 <ferror@plt+0x7818>  // b.pmore
  40b19c:	mov	w1, #0x1144                	// #4420
  40b1a0:	cmp	w0, w1
  40b1a4:	b.hi	40b1dc <ferror@plt+0x793c>  // b.pmore
  40b1a8:	mov	w1, #0x113f                	// #4415
  40b1ac:	cmp	w0, w1
  40b1b0:	b.ls	40afe4 <ferror@plt+0x7744>  // b.plast
  40b1b4:	mov	w8, #0xffffeebf            	// #-4417
  40b1b8:	add	w0, w0, w8
  40b1bc:	cmp	w0, #0x3
  40b1c0:	b.hi	40b0ec <ferror@plt+0x784c>  // b.pmore
  40b1c4:	adrp	x1, 43a000 <warn@@Base+0xbff8>
  40b1c8:	add	x1, x1, #0x88
  40b1cc:	ldrh	w0, [x1, w0, uxtw #1]
  40b1d0:	adr	x1, 40b1dc <ferror@plt+0x793c>
  40b1d4:	add	x0, x1, w0, sxth #2
  40b1d8:	br	x0
  40b1dc:	mov	w1, #0x1180                	// #4480
  40b1e0:	cmp	w0, w1
  40b1e4:	b.ne	40afe4 <ferror@plt+0x7744>  // b.any
  40b1e8:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b1ec:	add	x0, x0, #0x5df
  40b1f0:	ret
  40b1f4:	mov	w4, #0xffffedc0            	// #-4672
  40b1f8:	add	w0, w0, w4
  40b1fc:	cmp	w0, #0x4
  40b200:	b.hi	40afe4 <ferror@plt+0x7744>  // b.pmore
  40b204:	adrp	x1, 43a000 <warn@@Base+0xbff8>
  40b208:	add	x1, x1, #0x90
  40b20c:	ldrh	w0, [x1, w0, uxtw #1]
  40b210:	adr	x1, 40b21c <ferror@plt+0x797c>
  40b214:	add	x0, x1, w0, sxth #2
  40b218:	br	x0
  40b21c:	mov	w2, #0xffffe860            	// #-6048
  40b220:	add	w0, w0, w2
  40b224:	cmp	w0, #0x12
  40b228:	b.hi	40afe4 <ferror@plt+0x7744>  // b.pmore
  40b22c:	adrp	x1, 43a000 <warn@@Base+0xbff8>
  40b230:	add	x1, x1, #0x9c
  40b234:	ldrh	w0, [x1, w0, uxtw #1]
  40b238:	adr	x1, 40b244 <ferror@plt+0x79a4>
  40b23c:	add	x0, x1, w0, sxth #2
  40b240:	br	x0
  40b244:	mov	w1, #0x1c9f                	// #7327
  40b248:	cmp	w0, w1
  40b24c:	b.hi	40b284 <ferror@plt+0x79e4>  // b.pmore
  40b250:	mov	w1, #0x1bff                	// #7167
  40b254:	cmp	w0, w1
  40b258:	b.ls	40afe4 <ferror@plt+0x7744>  // b.plast
  40b25c:	mov	w12, #0xffffe400            	// #-7168
  40b260:	add	w0, w0, w12
  40b264:	cmp	w0, #0x9f
  40b268:	b.hi	40afe4 <ferror@plt+0x7744>  // b.pmore
  40b26c:	adrp	x1, 43a000 <warn@@Base+0xbff8>
  40b270:	add	x1, x1, #0xc4
  40b274:	ldrh	w0, [x1, w0, uxtw #1]
  40b278:	adr	x1, 40b284 <ferror@plt+0x79e4>
  40b27c:	add	x0, x1, w0, sxth #2
  40b280:	br	x0
  40b284:	mov	w1, #0xffffe0ef            	// #-7953
  40b288:	add	w0, w0, w1
  40b28c:	cmp	w0, #0x3
  40b290:	b.hi	40afe4 <ferror@plt+0x7744>  // b.pmore
  40b294:	adrp	x1, 43a000 <warn@@Base+0xbff8>
  40b298:	add	x1, x1, #0x204
  40b29c:	ldrh	w0, [x1, w0, uxtw #1]
  40b2a0:	adr	x1, 40b2ac <ferror@plt+0x7a0c>
  40b2a4:	add	x0, x1, w0, sxth #2
  40b2a8:	br	x0
  40b2ac:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b2b0:	add	x0, x0, #0x5d9
  40b2b4:	ret
  40b2b8:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b2bc:	add	x0, x0, #0x5c5
  40b2c0:	ret
  40b2c4:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b2c8:	add	x0, x0, #0x5bf
  40b2cc:	ret
  40b2d0:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b2d4:	add	x0, x0, #0x5bb
  40b2d8:	ret
  40b2dc:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b2e0:	add	x0, x0, #0x5b4
  40b2e4:	ret
  40b2e8:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b2ec:	add	x0, x0, #0x5b0
  40b2f0:	ret
  40b2f4:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b2f8:	add	x0, x0, #0x5ab
  40b2fc:	ret
  40b300:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b304:	add	x0, x0, #0x42b
  40b308:	ret
  40b30c:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b310:	add	x0, x0, #0x41e
  40b314:	ret
  40b318:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b31c:	add	x0, x0, #0x411
  40b320:	ret
  40b324:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b328:	add	x0, x0, #0x404
  40b32c:	ret
  40b330:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b334:	add	x0, x0, #0x3f7
  40b338:	ret
  40b33c:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b340:	add	x0, x0, #0x3ea
  40b344:	ret
  40b348:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b34c:	add	x0, x0, #0x3dd
  40b350:	ret
  40b354:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b358:	add	x0, x0, #0x3d0
  40b35c:	ret
  40b360:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b364:	add	x0, x0, #0x3c2
  40b368:	ret
  40b36c:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b370:	add	x0, x0, #0x3b4
  40b374:	ret
  40b378:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b37c:	add	x0, x0, #0x3a6
  40b380:	ret
  40b384:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b388:	add	x0, x0, #0x398
  40b38c:	ret
  40b390:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b394:	add	x0, x0, #0x38a
  40b398:	ret
  40b39c:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b3a0:	add	x0, x0, #0x37c
  40b3a4:	ret
  40b3a8:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b3ac:	add	x0, x0, #0x36e
  40b3b0:	ret
  40b3b4:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b3b8:	add	x0, x0, #0x360
  40b3bc:	ret
  40b3c0:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b3c4:	add	x0, x0, #0x352
  40b3c8:	ret
  40b3cc:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b3d0:	add	x0, x0, #0x344
  40b3d4:	ret
  40b3d8:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b3dc:	add	x0, x0, #0x336
  40b3e0:	ret
  40b3e4:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b3e8:	add	x0, x0, #0x328
  40b3ec:	ret
  40b3f0:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b3f4:	add	x0, x0, #0x31a
  40b3f8:	ret
  40b3fc:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b400:	add	x0, x0, #0x30c
  40b404:	ret
  40b408:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b40c:	add	x0, x0, #0x2fe
  40b410:	ret
  40b414:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b418:	add	x0, x0, #0x2f0
  40b41c:	ret
  40b420:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b424:	add	x0, x0, #0x2e2
  40b428:	ret
  40b42c:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b430:	add	x0, x0, #0x2d4
  40b434:	ret
  40b438:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b43c:	add	x0, x0, #0x2c6
  40b440:	ret
  40b444:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b448:	add	x0, x0, #0x2b8
  40b44c:	ret
  40b450:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b454:	add	x0, x0, #0x2aa
  40b458:	ret
  40b45c:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b460:	add	x0, x0, #0x29c
  40b464:	ret
  40b468:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b46c:	add	x0, x0, #0x294
  40b470:	ret
  40b474:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b478:	add	x0, x0, #0x596
  40b47c:	ret
  40b480:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b484:	add	x0, x0, #0x28a
  40b488:	ret
  40b48c:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b490:	add	x0, x0, #0x27c
  40b494:	ret
  40b498:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b49c:	add	x0, x0, #0x26e
  40b4a0:	ret
  40b4a4:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b4a8:	add	x0, x0, #0x260
  40b4ac:	ret
  40b4b0:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b4b4:	add	x0, x0, #0x252
  40b4b8:	ret
  40b4bc:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b4c0:	add	x0, x0, #0x244
  40b4c4:	ret
  40b4c8:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b4cc:	add	x0, x0, #0x236
  40b4d0:	ret
  40b4d4:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b4d8:	add	x0, x0, #0x228
  40b4dc:	ret
  40b4e0:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b4e4:	add	x0, x0, #0x219
  40b4e8:	ret
  40b4ec:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b4f0:	add	x0, x0, #0x20a
  40b4f4:	ret
  40b4f8:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b4fc:	add	x0, x0, #0x1fb
  40b500:	ret
  40b504:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b508:	add	x0, x0, #0x1ec
  40b50c:	ret
  40b510:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b514:	add	x0, x0, #0x1dd
  40b518:	ret
  40b51c:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b520:	add	x0, x0, #0x1ce
  40b524:	ret
  40b528:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b52c:	add	x0, x0, #0x1bf
  40b530:	ret
  40b534:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b538:	add	x0, x0, #0x1b0
  40b53c:	ret
  40b540:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b544:	add	x0, x0, #0x1a1
  40b548:	ret
  40b54c:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b550:	add	x0, x0, #0x192
  40b554:	ret
  40b558:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b55c:	add	x0, x0, #0x183
  40b560:	ret
  40b564:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b568:	add	x0, x0, #0x174
  40b56c:	ret
  40b570:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b574:	add	x0, x0, #0x165
  40b578:	ret
  40b57c:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b580:	add	x0, x0, #0x156
  40b584:	ret
  40b588:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b58c:	add	x0, x0, #0x147
  40b590:	ret
  40b594:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b598:	add	x0, x0, #0x138
  40b59c:	ret
  40b5a0:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b5a4:	add	x0, x0, #0x129
  40b5a8:	ret
  40b5ac:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b5b0:	add	x0, x0, #0x11a
  40b5b4:	ret
  40b5b8:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b5bc:	add	x0, x0, #0x10b
  40b5c0:	ret
  40b5c4:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b5c8:	add	x0, x0, #0xfc
  40b5cc:	ret
  40b5d0:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b5d4:	add	x0, x0, #0xed
  40b5d8:	ret
  40b5dc:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b5e0:	add	x0, x0, #0xde
  40b5e4:	ret
  40b5e8:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b5ec:	add	x0, x0, #0x57d
  40b5f0:	ret
  40b5f4:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b5f8:	add	x0, x0, #0x579
  40b5fc:	ret
  40b600:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b604:	add	x0, x0, #0x573
  40b608:	ret
  40b60c:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40b610:	add	x0, x0, #0xed4
  40b614:	ret
  40b618:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b61c:	add	x0, x0, #0x55f
  40b620:	ret
  40b624:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b628:	add	x0, x0, #0x559
  40b62c:	ret
  40b630:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b634:	add	x0, x0, #0x555
  40b638:	ret
  40b63c:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b640:	add	x0, x0, #0x542
  40b644:	ret
  40b648:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b64c:	add	x0, x0, #0x53a
  40b650:	ret
  40b654:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b658:	add	x0, x0, #0x525
  40b65c:	ret
  40b660:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b664:	add	x0, x0, #0x51d
  40b668:	ret
  40b66c:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b670:	add	x0, x0, #0x519
  40b674:	ret
  40b678:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b67c:	add	x0, x0, #0x513
  40b680:	ret
  40b684:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b688:	add	x0, x0, #0x508
  40b68c:	ret
  40b690:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b694:	add	x0, x0, #0x4ff
  40b698:	ret
  40b69c:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b6a0:	add	x0, x0, #0x4fa
  40b6a4:	ret
  40b6a8:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b6ac:	add	x0, x0, #0x4f3
  40b6b0:	ret
  40b6b4:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b6b8:	add	x0, x0, #0x4ed
  40b6bc:	ret
  40b6c0:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b6c4:	add	x0, x0, #0x4e9
  40b6c8:	ret
  40b6cc:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b6d0:	add	x0, x0, #0x4e1
  40b6d4:	ret
  40b6d8:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b6dc:	add	x0, x0, #0x4d9
  40b6e0:	ret
  40b6e4:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b6e8:	add	x0, x0, #0x4d1
  40b6ec:	ret
  40b6f0:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b6f4:	add	x0, x0, #0x4c9
  40b6f8:	ret
  40b6fc:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b700:	add	x0, x0, #0x4c0
  40b704:	ret
  40b708:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b70c:	add	x0, x0, #0x4b7
  40b710:	ret
  40b714:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b718:	add	x0, x0, #0x4ae
  40b71c:	ret
  40b720:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b724:	add	x0, x0, #0x4a5
  40b728:	ret
  40b72c:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b730:	add	x0, x0, #0x49c
  40b734:	ret
  40b738:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b73c:	add	x0, x0, #0x493
  40b740:	ret
  40b744:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b748:	add	x0, x0, #0x48a
  40b74c:	ret
  40b750:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b754:	add	x0, x0, #0x481
  40b758:	ret
  40b75c:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b760:	add	x0, x0, #0x478
  40b764:	ret
  40b768:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b76c:	add	x0, x0, #0x46f
  40b770:	ret
  40b774:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b778:	add	x0, x0, #0x465
  40b77c:	ret
  40b780:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b784:	add	x0, x0, #0x45b
  40b788:	ret
  40b78c:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b790:	add	x0, x0, #0x451
  40b794:	ret
  40b798:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b79c:	add	x0, x0, #0x447
  40b7a0:	ret
  40b7a4:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b7a8:	add	x0, x0, #0x43d
  40b7ac:	ret
  40b7b0:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b7b4:	add	x0, x0, #0x433
  40b7b8:	ret
  40b7bc:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b7c0:	add	x0, x0, #0x41d
  40b7c4:	ret
  40b7c8:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b7cc:	add	x0, x0, #0x410
  40b7d0:	ret
  40b7d4:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b7d8:	add	x0, x0, #0x403
  40b7dc:	ret
  40b7e0:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b7e4:	add	x0, x0, #0x3f6
  40b7e8:	ret
  40b7ec:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b7f0:	add	x0, x0, #0x3e9
  40b7f4:	ret
  40b7f8:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b7fc:	add	x0, x0, #0x3dc
  40b800:	ret
  40b804:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b808:	add	x0, x0, #0x3cf
  40b80c:	ret
  40b810:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b814:	add	x0, x0, #0x3c1
  40b818:	ret
  40b81c:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b820:	add	x0, x0, #0x3b3
  40b824:	ret
  40b828:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b82c:	add	x0, x0, #0x3a5
  40b830:	ret
  40b834:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b838:	add	x0, x0, #0x397
  40b83c:	ret
  40b840:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b844:	add	x0, x0, #0x389
  40b848:	ret
  40b84c:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b850:	add	x0, x0, #0x37b
  40b854:	ret
  40b858:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b85c:	add	x0, x0, #0x36d
  40b860:	ret
  40b864:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b868:	add	x0, x0, #0x35f
  40b86c:	ret
  40b870:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b874:	add	x0, x0, #0x351
  40b878:	ret
  40b87c:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b880:	add	x0, x0, #0x343
  40b884:	ret
  40b888:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b88c:	add	x0, x0, #0x335
  40b890:	ret
  40b894:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b898:	add	x0, x0, #0x327
  40b89c:	ret
  40b8a0:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b8a4:	add	x0, x0, #0x319
  40b8a8:	ret
  40b8ac:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b8b0:	add	x0, x0, #0x30b
  40b8b4:	ret
  40b8b8:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b8bc:	add	x0, x0, #0x2fd
  40b8c0:	ret
  40b8c4:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b8c8:	add	x0, x0, #0x2ef
  40b8cc:	ret
  40b8d0:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b8d4:	add	x0, x0, #0x2e1
  40b8d8:	ret
  40b8dc:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b8e0:	add	x0, x0, #0x2d3
  40b8e4:	ret
  40b8e8:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b8ec:	add	x0, x0, #0x2c5
  40b8f0:	ret
  40b8f4:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b8f8:	add	x0, x0, #0x2b7
  40b8fc:	ret
  40b900:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b904:	add	x0, x0, #0x2a9
  40b908:	ret
  40b90c:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b910:	add	x0, x0, #0x29b
  40b914:	ret
  40b918:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b91c:	add	x0, x0, #0x293
  40b920:	ret
  40b924:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b928:	add	x0, x0, #0x289
  40b92c:	ret
  40b930:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b934:	add	x0, x0, #0x27b
  40b938:	ret
  40b93c:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b940:	add	x0, x0, #0x26d
  40b944:	ret
  40b948:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b94c:	add	x0, x0, #0x25f
  40b950:	ret
  40b954:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b958:	add	x0, x0, #0x251
  40b95c:	ret
  40b960:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b964:	add	x0, x0, #0x243
  40b968:	ret
  40b96c:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b970:	add	x0, x0, #0x235
  40b974:	ret
  40b978:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b97c:	add	x0, x0, #0x227
  40b980:	ret
  40b984:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b988:	add	x0, x0, #0x218
  40b98c:	ret
  40b990:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b994:	add	x0, x0, #0x209
  40b998:	ret
  40b99c:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b9a0:	add	x0, x0, #0x1fa
  40b9a4:	ret
  40b9a8:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b9ac:	add	x0, x0, #0x1eb
  40b9b0:	ret
  40b9b4:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b9b8:	add	x0, x0, #0x1dc
  40b9bc:	ret
  40b9c0:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b9c4:	add	x0, x0, #0x1cd
  40b9c8:	ret
  40b9cc:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b9d0:	add	x0, x0, #0x1be
  40b9d4:	ret
  40b9d8:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b9dc:	add	x0, x0, #0x1af
  40b9e0:	ret
  40b9e4:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b9e8:	add	x0, x0, #0x1a0
  40b9ec:	ret
  40b9f0:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40b9f4:	add	x0, x0, #0x191
  40b9f8:	ret
  40b9fc:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40ba00:	add	x0, x0, #0x182
  40ba04:	ret
  40ba08:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40ba0c:	add	x0, x0, #0x173
  40ba10:	ret
  40ba14:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40ba18:	add	x0, x0, #0x164
  40ba1c:	ret
  40ba20:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40ba24:	add	x0, x0, #0x155
  40ba28:	ret
  40ba2c:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40ba30:	add	x0, x0, #0x146
  40ba34:	ret
  40ba38:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40ba3c:	add	x0, x0, #0x137
  40ba40:	ret
  40ba44:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40ba48:	add	x0, x0, #0x128
  40ba4c:	ret
  40ba50:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40ba54:	add	x0, x0, #0x119
  40ba58:	ret
  40ba5c:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40ba60:	add	x0, x0, #0x10a
  40ba64:	ret
  40ba68:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40ba6c:	add	x0, x0, #0xfb
  40ba70:	ret
  40ba74:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40ba78:	add	x0, x0, #0xec
  40ba7c:	ret
  40ba80:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40ba84:	add	x0, x0, #0xdd
  40ba88:	ret
  40ba8c:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40ba90:	add	x0, x0, #0xd2
  40ba94:	ret
  40ba98:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40ba9c:	add	x0, x0, #0xc7
  40baa0:	ret
  40baa4:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40baa8:	add	x0, x0, #0xbc
  40baac:	ret
  40bab0:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40bab4:	add	x0, x0, #0xb1
  40bab8:	ret
  40babc:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40bac0:	add	x0, x0, #0xa6
  40bac4:	ret
  40bac8:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40bacc:	add	x0, x0, #0x9b
  40bad0:	ret
  40bad4:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40bad8:	add	x0, x0, #0x90
  40badc:	ret
  40bae0:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40bae4:	add	x0, x0, #0x84
  40bae8:	ret
  40baec:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40baf0:	add	x0, x0, #0x78
  40baf4:	ret
  40baf8:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40bafc:	add	x0, x0, #0x6c
  40bb00:	ret
  40bb04:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40bb08:	add	x0, x0, #0x60
  40bb0c:	ret
  40bb10:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40bb14:	add	x0, x0, #0x54
  40bb18:	ret
  40bb1c:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40bb20:	add	x0, x0, #0x48
  40bb24:	ret
  40bb28:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40bb2c:	add	x0, x0, #0x3c
  40bb30:	ret
  40bb34:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40bb38:	add	x0, x0, #0x30
  40bb3c:	ret
  40bb40:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40bb44:	add	x0, x0, #0x24
  40bb48:	ret
  40bb4c:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40bb50:	add	x0, x0, #0x18
  40bb54:	ret
  40bb58:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40bb5c:	add	x0, x0, #0xc
  40bb60:	ret
  40bb64:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40bb68:	add	x0, x0, #0x0
  40bb6c:	ret
  40bb70:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40bb74:	add	x0, x0, #0xff4
  40bb78:	ret
  40bb7c:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40bb80:	add	x0, x0, #0xfe8
  40bb84:	ret
  40bb88:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40bb8c:	add	x0, x0, #0xfdc
  40bb90:	ret
  40bb94:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40bb98:	add	x0, x0, #0xfd0
  40bb9c:	ret
  40bba0:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40bba4:	add	x0, x0, #0xfc4
  40bba8:	ret
  40bbac:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40bbb0:	add	x0, x0, #0xfb8
  40bbb4:	ret
  40bbb8:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40bbbc:	add	x0, x0, #0xfac
  40bbc0:	ret
  40bbc4:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40bbc8:	add	x0, x0, #0xfa0
  40bbcc:	ret
  40bbd0:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40bbd4:	add	x0, x0, #0xf94
  40bbd8:	ret
  40bbdc:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40bbe0:	add	x0, x0, #0xf88
  40bbe4:	ret
  40bbe8:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40bbec:	add	x0, x0, #0xf73
  40bbf0:	ret
  40bbf4:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40bbf8:	add	x0, x0, #0xf6c
  40bbfc:	ret
  40bc00:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40bc04:	add	x0, x0, #0xf67
  40bc08:	ret
  40bc0c:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40bc10:	add	x0, x0, #0xf63
  40bc14:	ret
  40bc18:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40bc1c:	add	x0, x0, #0xf5a
  40bc20:	ret
  40bc24:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40bc28:	add	x0, x0, #0xf41
  40bc2c:	ret
  40bc30:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40bc34:	add	x0, x0, #0xf3d
  40bc38:	ret
  40bc3c:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40bc40:	add	x0, x0, #0xf37
  40bc44:	ret
  40bc48:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40bc4c:	add	x0, x0, #0xf23
  40bc50:	ret
  40bc54:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40bc58:	add	x0, x0, #0xf1a
  40bc5c:	ret
  40bc60:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40bc64:	add	x0, x0, #0xf16
  40bc68:	ret
  40bc6c:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40bc70:	add	x0, x0, #0xf10
  40bc74:	ret
  40bc78:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40bc7c:	add	x0, x0, #0xf09
  40bc80:	ret
  40bc84:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40bc88:	add	x0, x0, #0xf02
  40bc8c:	ret
  40bc90:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40bc94:	add	x0, x0, #0xefa
  40bc98:	ret
  40bc9c:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40bca0:	add	x0, x0, #0xef3
  40bca4:	ret
  40bca8:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40bcac:	add	x0, x0, #0xeeb
  40bcb0:	ret
  40bcb4:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40bcb8:	add	x0, x0, #0xedf
  40bcbc:	ret
  40bcc0:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40bcc4:	add	x0, x0, #0xed3
  40bcc8:	ret
  40bccc:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40bcd0:	add	x0, x0, #0xec7
  40bcd4:	ret
  40bcd8:	mov	x0, #0x0                   	// #0
  40bcdc:	ret
  40bce0:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40bce4:	add	x0, x0, #0x549
  40bce8:	ret
  40bcec:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40bcf0:	add	x0, x0, #0x59c
  40bcf4:	ret
  40bcf8:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40bcfc:	add	x0, x0, #0x42a
  40bd00:	ret
  40bd04:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40bd08:	add	x0, x0, #0xf7a
  40bd0c:	ret
  40bd10:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40bd14:	add	x0, x0, #0x52d
  40bd18:	ret
  40bd1c:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40bd20:	add	x0, x0, #0xf2a
  40bd24:	ret
  40bd28:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40bd2c:	add	x0, x0, #0xf49
  40bd30:	ret
  40bd34:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40bd38:	add	x0, x0, #0x566
  40bd3c:	ret
  40bd40:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40bd44:	add	x0, x0, #0x585
  40bd48:	ret
  40bd4c:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40bd50:	add	x0, x0, #0x5cc
  40bd54:	ret
  40bd58:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40bd5c:	add	x0, x0, #0xebf
  40bd60:	ret
  40bd64:	stp	x29, x30, [sp, #-48]!
  40bd68:	mov	x29, sp
  40bd6c:	stp	x19, x20, [sp, #16]
  40bd70:	adrp	x19, 459000 <_bfd_std_section+0x120>
  40bd74:	add	x19, x19, #0x4f8
  40bd78:	str	x21, [sp, #32]
  40bd7c:	mov	w21, w1
  40bd80:	mov	w20, w0
  40bd84:	ldr	x1, [x19, #1216]
  40bd88:	cbz	x1, 40bdcc <ferror@plt+0x852c>
  40bd8c:	blr	x1
  40bd90:	cbz	x0, 40bdcc <ferror@plt+0x852c>
  40bd94:	cbnz	w21, 40bdbc <ferror@plt+0x851c>
  40bd98:	add	x19, x19, #0x47e
  40bd9c:	mov	x4, x0
  40bda0:	adrp	x2, 434000 <warn@@Base+0x5ff8>
  40bda4:	mov	w3, w20
  40bda8:	add	x2, x2, #0x5ea
  40bdac:	mov	x0, x19
  40bdb0:	mov	x1, #0x40                  	// #64
  40bdb4:	bl	403150 <snprintf@plt>
  40bdb8:	mov	x0, x19
  40bdbc:	ldp	x19, x20, [sp, #16]
  40bdc0:	ldr	x21, [sp, #32]
  40bdc4:	ldp	x29, x30, [sp], #48
  40bdc8:	ret
  40bdcc:	add	x19, x19, #0x47e
  40bdd0:	mov	w3, w20
  40bdd4:	mov	x0, x19
  40bdd8:	adrp	x2, 434000 <warn@@Base+0x5ff8>
  40bddc:	mov	x1, #0x40                  	// #64
  40bde0:	add	x2, x2, #0x5e6
  40bde4:	bl	403150 <snprintf@plt>
  40bde8:	b	40bdb8 <ferror@plt+0x8518>
  40bdec:	stp	x29, x30, [sp, #-176]!
  40bdf0:	mov	x29, sp
  40bdf4:	stp	x19, x20, [sp, #16]
  40bdf8:	mov	x19, x0
  40bdfc:	ldr	w0, [x0, #16]
  40be00:	stp	x21, x22, [sp, #32]
  40be04:	mov	x21, x2
  40be08:	ldr	w2, [x2]
  40be0c:	stp	x23, x24, [sp, #48]
  40be10:	cmp	w2, w0
  40be14:	b.eq	40be1c <ferror@plt+0x857c>  // b.none
  40be18:	str	w0, [x21]
  40be1c:	ldr	w0, [x1]
  40be20:	adrp	x24, 45c000 <_bfd_std_section+0x3120>
  40be24:	cbz	w0, 40be70 <ferror@plt+0x85d0>
  40be28:	str	wzr, [x1]
  40be2c:	adrp	x2, 434000 <warn@@Base+0x5ff8>
  40be30:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40be34:	adrp	x22, 434000 <warn@@Base+0x5ff8>
  40be38:	ldr	w1, [x24, #620]
  40be3c:	adrp	x23, 434000 <warn@@Base+0x5ff8>
  40be40:	add	x2, x2, #0x5f3
  40be44:	add	x0, x0, #0x5fa
  40be48:	add	x22, x22, #0x610
  40be4c:	add	x23, x23, #0x609
  40be50:	lsl	w1, w1, #1
  40be54:	mov	w20, #0x0                   	// #0
  40be58:	bl	4037a0 <printf@plt>
  40be5c:	ldr	w0, [x21]
  40be60:	cmp	w0, w20
  40be64:	b.hi	40bee4 <ferror@plt+0x8644>  // b.pmore
  40be68:	mov	w0, #0xa                   	// #10
  40be6c:	bl	403800 <putchar@plt>
  40be70:	ldr	w1, [x24, #620]
  40be74:	ldr	x0, [x19, #56]
  40be78:	bl	40a8f0 <ferror@plt+0x7050>
  40be7c:	ldrb	w0, [x19, #93]
  40be80:	cbz	w0, 40bf2c <ferror@plt+0x868c>
  40be84:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40be88:	add	x0, sp, #0x48
  40be8c:	add	x1, x1, #0x62d
  40be90:	bl	403620 <strcpy@plt>
  40be94:	adrp	x21, 434000 <warn@@Base+0x5ff8>
  40be98:	adrp	x22, 434000 <warn@@Base+0x5ff8>
  40be9c:	add	x21, x21, #0x610
  40bea0:	add	x22, x22, #0x631
  40bea4:	mov	w20, #0x0                   	// #0
  40bea8:	adrp	x23, 434000 <warn@@Base+0x5ff8>
  40beac:	add	x1, sp, #0x48
  40beb0:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40beb4:	add	x0, x0, #0x61c
  40beb8:	bl	4037a0 <printf@plt>
  40bebc:	ldr	w0, [x19, #16]
  40bec0:	cmp	w0, w20
  40bec4:	b.hi	40bf54 <ferror@plt+0x86b4>  // b.pmore
  40bec8:	mov	w0, #0xa                   	// #10
  40becc:	bl	403800 <putchar@plt>
  40bed0:	ldp	x19, x20, [sp, #16]
  40bed4:	ldp	x21, x22, [sp, #32]
  40bed8:	ldp	x23, x24, [sp, #48]
  40bedc:	ldp	x29, x30, [sp], #176
  40bee0:	ret
  40bee4:	ldr	x0, [x19, #24]
  40bee8:	ldrsh	w0, [x0, w20, uxtw #1]
  40beec:	cmn	w0, #0x1
  40bef0:	b.eq	40bf08 <ferror@plt+0x8668>  // b.none
  40bef4:	ldr	w0, [x19, #88]
  40bef8:	cmp	w0, w20
  40befc:	b.ne	40bf10 <ferror@plt+0x8670>  // b.any
  40bf00:	mov	x0, x23
  40bf04:	bl	4037a0 <printf@plt>
  40bf08:	add	w20, w20, #0x1
  40bf0c:	b	40be5c <ferror@plt+0x85bc>
  40bf10:	mov	w0, w20
  40bf14:	mov	w1, #0x1                   	// #1
  40bf18:	bl	40bd64 <ferror@plt+0x84c4>
  40bf1c:	mov	x1, x0
  40bf20:	mov	x0, x22
  40bf24:	bl	4037a0 <printf@plt>
  40bf28:	b	40bf08 <ferror@plt+0x8668>
  40bf2c:	ldr	w0, [x19, #72]
  40bf30:	mov	w1, #0x1                   	// #1
  40bf34:	bl	40bd64 <ferror@plt+0x84c4>
  40bf38:	mov	x2, x0
  40bf3c:	ldr	w3, [x19, #80]
  40bf40:	add	x0, sp, #0x48
  40bf44:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40bf48:	add	x1, x1, #0x616
  40bf4c:	bl	403090 <sprintf@plt>
  40bf50:	b	40be94 <ferror@plt+0x85f4>
  40bf54:	ldr	x0, [x19, #24]
  40bf58:	mov	w2, w20
  40bf5c:	ldrsh	w0, [x0, w20, uxtw #1]
  40bf60:	cmn	w0, #0x1
  40bf64:	b.eq	40bfec <ferror@plt+0x874c>  // b.none
  40bf68:	cmp	w0, #0x16
  40bf6c:	b.gt	40bf9c <ferror@plt+0x86fc>
  40bf70:	cmp	w0, #0x6
  40bf74:	b.le	40bfa4 <ferror@plt+0x8704>
  40bf78:	sub	w0, w0, #0x7
  40bf7c:	cmp	w0, #0xf
  40bf80:	b.hi	40bfa4 <ferror@plt+0x8704>  // b.pmore
  40bf84:	adrp	x1, 43a000 <warn@@Base+0xbff8>
  40bf88:	add	x1, x1, #0x20c
  40bf8c:	ldrb	w0, [x1, w0, uxtw]
  40bf90:	adr	x1, 40bf9c <ferror@plt+0x86fc>
  40bf94:	add	x0, x1, w0, sxtb #2
  40bf98:	br	x0
  40bf9c:	cmp	w0, #0x80
  40bfa0:	b.eq	40bfcc <ferror@plt+0x872c>  // b.none
  40bfa4:	mov	x1, x22
  40bfa8:	b	40bfb4 <ferror@plt+0x8714>
  40bfac:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  40bfb0:	add	x1, x1, #0x95d
  40bfb4:	add	x0, sp, #0x48
  40bfb8:	bl	403620 <strcpy@plt>
  40bfbc:	b	40bfe0 <ferror@plt+0x8740>
  40bfc0:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  40bfc4:	add	x1, x1, #0x31d
  40bfc8:	b	40bfb4 <ferror@plt+0x8714>
  40bfcc:	ldr	x0, [x19, #32]
  40bfd0:	add	x1, x23, #0x622
  40bfd4:	ldr	w2, [x0, x2, lsl #2]
  40bfd8:	add	x0, sp, #0x48
  40bfdc:	bl	403090 <sprintf@plt>
  40bfe0:	add	x1, sp, #0x48
  40bfe4:	mov	x0, x21
  40bfe8:	bl	4037a0 <printf@plt>
  40bfec:	add	w20, w20, #0x1
  40bff0:	b	40bebc <ferror@plt+0x861c>
  40bff4:	ldr	x0, [x19, #32]
  40bff8:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40bffc:	add	x1, x1, #0x627
  40c000:	ldr	w2, [x0, x2, lsl #2]
  40c004:	b	40bfd8 <ferror@plt+0x8738>
  40c008:	ldr	x0, [x19, #32]
  40c00c:	mov	w1, #0x0                   	// #0
  40c010:	ldr	w0, [x0, x2, lsl #2]
  40c014:	bl	40bd64 <ferror@plt+0x84c4>
  40c018:	mov	x1, x0
  40c01c:	b	40bfb4 <ferror@plt+0x8714>
  40c020:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40c024:	add	x1, x1, #0x62d
  40c028:	b	40bfb4 <ferror@plt+0x8714>
  40c02c:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40c030:	add	x1, x1, #0x62c
  40c034:	b	40bfb4 <ferror@plt+0x8714>
  40c038:	stp	x29, x30, [sp, #-48]!
  40c03c:	mov	x29, sp
  40c040:	stp	x19, x20, [sp, #16]
  40c044:	mov	w19, w0
  40c048:	str	x21, [sp, #32]
  40c04c:	mov	x21, x1
  40c050:	bl	40a0c0 <ferror@plt+0x6820>
  40c054:	cbz	w0, 40c0ac <ferror@plt+0x880c>
  40c058:	adrp	x2, 457000 <memcpy@GLIBC_2.17>
  40c05c:	add	x2, x2, #0xbf0
  40c060:	mov	x0, #0x70                  	// #112
  40c064:	madd	x0, x19, x0, x2
  40c068:	ldr	x0, [x0, #24]
  40c06c:	cbnz	x0, 40c07c <ferror@plt+0x87dc>
  40c070:	adrp	x0, 459000 <_bfd_std_section+0x120>
  40c074:	ldr	x0, [x0, #2496]
  40c078:	cbnz	x0, 40c084 <ferror@plt+0x87e4>
  40c07c:	mov	w20, #0x1                   	// #1
  40c080:	b	40c0c8 <ferror@plt+0x8828>
  40c084:	ldr	x1, [x0]
  40c088:	cmp	x1, x21
  40c08c:	b.ne	40c0a4 <ferror@plt+0x8804>  // b.any
  40c090:	mov	x1, #0x70                  	// #112
  40c094:	ldr	x0, [x0, #8]
  40c098:	madd	x19, x19, x1, x2
  40c09c:	str	x0, [x19, #24]
  40c0a0:	b	40c07c <ferror@plt+0x87dc>
  40c0a4:	ldr	x0, [x0, #16]
  40c0a8:	b	40c078 <ferror@plt+0x87d8>
  40c0ac:	mov	w20, w0
  40c0b0:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  40c0b4:	ldr	w0, [x0, #604]
  40c0b8:	cbz	w0, 40c0c8 <ferror@plt+0x8828>
  40c0bc:	adrp	x0, 459000 <_bfd_std_section+0x120>
  40c0c0:	ldr	x21, [x0, #2496]
  40c0c4:	cbnz	x21, 40c0dc <ferror@plt+0x883c>
  40c0c8:	mov	w0, w20
  40c0cc:	ldp	x19, x20, [sp, #16]
  40c0d0:	ldr	x21, [sp, #32]
  40c0d4:	ldp	x29, x30, [sp], #48
  40c0d8:	ret
  40c0dc:	ldr	x1, [x21]
  40c0e0:	mov	w0, w19
  40c0e4:	bl	40a0c0 <ferror@plt+0x6820>
  40c0e8:	cbz	w0, 40c104 <ferror@plt+0x8864>
  40c0ec:	adrp	x0, 457000 <memcpy@GLIBC_2.17>
  40c0f0:	add	x0, x0, #0xbf0
  40c0f4:	mov	x1, #0x70                  	// #112
  40c0f8:	madd	x19, x19, x1, x0
  40c0fc:	ldr	x0, [x21, #8]
  40c100:	b	40c09c <ferror@plt+0x87fc>
  40c104:	ldr	x21, [x21, #16]
  40c108:	b	40c0c4 <ferror@plt+0x8824>
  40c10c:	stp	x29, x30, [sp, #-16]!
  40c110:	mov	x29, sp
  40c114:	tbz	w0, #0, 40c134 <ferror@plt+0x8894>
  40c118:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40c11c:	add	x1, x1, #0x635
  40c120:	mov	w2, #0x5                   	// #5
  40c124:	mov	x0, #0x0                   	// #0
  40c128:	bl	403700 <dcgettext@plt>
  40c12c:	ldp	x29, x30, [sp], #16
  40c130:	b	42db14 <error@@Base>
  40c134:	tbz	w0, #1, 40c148 <ferror@plt+0x88a8>
  40c138:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40c13c:	mov	w2, #0x5                   	// #5
  40c140:	add	x1, x1, #0x646
  40c144:	b	40c124 <ferror@plt+0x8884>
  40c148:	ldp	x29, x30, [sp], #16
  40c14c:	ret
  40c150:	stp	x29, x30, [sp, #-32]!
  40c154:	mov	x29, sp
  40c158:	str	x19, [sp, #16]
  40c15c:	mov	x19, x0
  40c160:	ldr	x0, [x0, #48]
  40c164:	cbnz	x0, 40c190 <ferror@plt+0x88f0>
  40c168:	mov	w2, #0x5                   	// #5
  40c16c:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40c170:	add	x1, x1, #0x65b
  40c174:	bl	403700 <dcgettext@plt>
  40c178:	ldr	x1, [x19, #16]
  40c17c:	bl	4037a0 <printf@plt>
  40c180:	mov	w0, #0x0                   	// #0
  40c184:	ldr	x19, [sp, #16]
  40c188:	ldp	x29, x30, [sp], #32
  40c18c:	ret
  40c190:	mov	w0, #0x1                   	// #1
  40c194:	b	40c184 <ferror@plt+0x88e4>
  40c198:	stp	x29, x30, [sp, #-64]!
  40c19c:	mov	x29, sp
  40c1a0:	stp	x19, x20, [sp, #16]
  40c1a4:	mov	x19, x2
  40c1a8:	mov	w2, #0x5                   	// #5
  40c1ac:	mov	x20, x0
  40c1b0:	mov	x0, #0x0                   	// #0
  40c1b4:	stp	x21, x22, [sp, #32]
  40c1b8:	mov	x21, x1
  40c1bc:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40c1c0:	add	x1, x1, #0x676
  40c1c4:	str	x23, [sp, #48]
  40c1c8:	and	w23, w3, #0xff
  40c1cc:	bl	403700 <dcgettext@plt>
  40c1d0:	mov	x1, x21
  40c1d4:	mov	x22, x0
  40c1d8:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  40c1dc:	add	x0, x0, #0x95d
  40c1e0:	bl	40a72c <ferror@plt+0x6e8c>
  40c1e4:	mov	x2, x0
  40c1e8:	mov	w1, w23
  40c1ec:	mov	x0, x22
  40c1f0:	bl	4037a0 <printf@plt>
  40c1f4:	cmp	x20, x19
  40c1f8:	b.hi	40c220 <ferror@plt+0x8980>  // b.pmore
  40c1fc:	sub	x19, x19, x20
  40c200:	adrp	x22, 45c000 <_bfd_std_section+0x3120>
  40c204:	cmp	x19, x21
  40c208:	csel	x19, x19, x21, ls  // ls = plast
  40c20c:	adrp	x21, 434000 <warn@@Base+0x5ff8>
  40c210:	add	x19, x20, x19
  40c214:	add	x21, x21, #0xd63
  40c218:	cmp	x20, x19
  40c21c:	b.ne	40c238 <ferror@plt+0x8998>  // b.any
  40c220:	mov	x0, x19
  40c224:	ldp	x19, x20, [sp, #16]
  40c228:	ldp	x21, x22, [sp, #32]
  40c22c:	ldr	x23, [sp, #48]
  40c230:	ldp	x29, x30, [sp], #64
  40c234:	ret
  40c238:	ldr	x2, [x22, #680]
  40c23c:	mov	x0, x20
  40c240:	mov	w1, #0x1                   	// #1
  40c244:	add	x23, x20, #0x1
  40c248:	mov	x20, x23
  40c24c:	blr	x2
  40c250:	mov	x1, x0
  40c254:	mov	x0, x21
  40c258:	bl	4037a0 <printf@plt>
  40c25c:	b	40c218 <ferror@plt+0x8978>
  40c260:	stp	x29, x30, [sp, #-32]!
  40c264:	mov	x29, sp
  40c268:	stp	x19, x20, [sp, #16]
  40c26c:	mov	x19, x0
  40c270:	adrp	x0, 457000 <memcpy@GLIBC_2.17>
  40c274:	add	x0, x0, #0xbf0
  40c278:	ldr	x20, [x0, #1152]
  40c27c:	cbnz	x20, 40c29c <ferror@plt+0x89fc>
  40c280:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40c284:	add	x1, x1, #0xbec
  40c288:	mov	w2, #0x5                   	// #5
  40c28c:	ldp	x19, x20, [sp, #16]
  40c290:	mov	x0, #0x0                   	// #0
  40c294:	ldp	x29, x30, [sp], #32
  40c298:	b	403700 <dcgettext@plt>
  40c29c:	ldr	x1, [x0, #1168]
  40c2a0:	cmp	x1, x19
  40c2a4:	b.hi	40c2ec <ferror@plt+0x8a4c>  // b.pmore
  40c2a8:	mov	w2, #0x5                   	// #5
  40c2ac:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40c2b0:	mov	x0, #0x0                   	// #0
  40c2b4:	add	x1, x1, #0x688
  40c2b8:	bl	403700 <dcgettext@plt>
  40c2bc:	mov	x20, x0
  40c2c0:	mov	x1, x19
  40c2c4:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  40c2c8:	add	x0, x0, #0xda5
  40c2cc:	bl	40a72c <ferror@plt+0x6e8c>
  40c2d0:	mov	x1, x0
  40c2d4:	mov	x0, x20
  40c2d8:	bl	42e008 <warn@@Base>
  40c2dc:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40c2e0:	mov	w2, #0x5                   	// #5
  40c2e4:	add	x1, x1, #0x6a9
  40c2e8:	b	40c28c <ferror@plt+0x89ec>
  40c2ec:	add	x20, x20, x19
  40c2f0:	sub	x19, x1, x19
  40c2f4:	mov	x1, x19
  40c2f8:	mov	x0, x20
  40c2fc:	bl	403020 <strnlen@plt>
  40c300:	cmp	x19, x0
  40c304:	b.ne	40c318 <ferror@plt+0x8a78>  // b.any
  40c308:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40c30c:	mov	w2, #0x5                   	// #5
  40c310:	add	x1, x1, #0x6bd
  40c314:	b	40c28c <ferror@plt+0x89ec>
  40c318:	mov	x0, x20
  40c31c:	ldp	x19, x20, [sp, #16]
  40c320:	ldp	x29, x30, [sp], #32
  40c324:	ret
  40c328:	stp	x29, x30, [sp, #-32]!
  40c32c:	mov	x29, sp
  40c330:	stp	x19, x20, [sp, #16]
  40c334:	mov	x19, x0
  40c338:	adrp	x0, 457000 <memcpy@GLIBC_2.17>
  40c33c:	add	x0, x0, #0xbf0
  40c340:	ldr	x20, [x0, #1264]
  40c344:	cbnz	x20, 40c364 <ferror@plt+0x8ac4>
  40c348:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40c34c:	add	x1, x1, #0x6e8
  40c350:	mov	w2, #0x5                   	// #5
  40c354:	ldp	x19, x20, [sp, #16]
  40c358:	mov	x0, #0x0                   	// #0
  40c35c:	ldp	x29, x30, [sp], #32
  40c360:	b	403700 <dcgettext@plt>
  40c364:	ldr	x1, [x0, #1280]
  40c368:	cmp	x1, x19
  40c36c:	b.hi	40c3b4 <ferror@plt+0x8b14>  // b.pmore
  40c370:	mov	w2, #0x5                   	// #5
  40c374:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40c378:	mov	x0, #0x0                   	// #0
  40c37c:	add	x1, x1, #0x705
  40c380:	bl	403700 <dcgettext@plt>
  40c384:	mov	x20, x0
  40c388:	mov	x1, x19
  40c38c:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  40c390:	add	x0, x0, #0xda5
  40c394:	bl	40a72c <ferror@plt+0x6e8c>
  40c398:	mov	x1, x0
  40c39c:	mov	x0, x20
  40c3a0:	bl	42e008 <warn@@Base>
  40c3a4:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40c3a8:	mov	w2, #0x5                   	// #5
  40c3ac:	add	x1, x1, #0x6a9
  40c3b0:	b	40c354 <ferror@plt+0x8ab4>
  40c3b4:	add	x20, x20, x19
  40c3b8:	sub	x19, x1, x19
  40c3bc:	mov	x1, x19
  40c3c0:	mov	x0, x20
  40c3c4:	bl	403020 <strnlen@plt>
  40c3c8:	cmp	x19, x0
  40c3cc:	b.ne	40c3e0 <ferror@plt+0x8b40>  // b.any
  40c3d0:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40c3d4:	mov	w2, #0x5                   	// #5
  40c3d8:	add	x1, x1, #0x72b
  40c3dc:	b	40c354 <ferror@plt+0x8ab4>
  40c3e0:	mov	x0, x20
  40c3e4:	ldp	x19, x20, [sp, #16]
  40c3e8:	ldp	x29, x30, [sp], #32
  40c3ec:	ret
  40c3f0:	stp	x29, x30, [sp, #-32]!
  40c3f4:	mov	x29, sp
  40c3f8:	stp	x19, x20, [sp, #16]
  40c3fc:	mov	x20, x0
  40c400:	bl	42f548 <warn@@Base+0x1540>
  40c404:	mov	x19, x0
  40c408:	cbnz	x0, 40c450 <ferror@plt+0x8bb0>
  40c40c:	mov	x1, #0xffffffffffffbf80    	// #-16512
  40c410:	add	x2, x20, x1
  40c414:	adrp	x19, 459000 <_bfd_std_section+0x120>
  40c418:	mov	x1, #0xbf7f                	// #49023
  40c41c:	add	x19, x19, #0x4f8
  40c420:	cmp	x2, x1
  40c424:	mov	w2, #0x5                   	// #5
  40c428:	b.hi	40c460 <ferror@plt+0x8bc0>  // b.pmore
  40c42c:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40c430:	add	x1, x1, #0x75b
  40c434:	bl	403700 <dcgettext@plt>
  40c438:	add	x19, x19, #0x4d0
  40c43c:	mov	x2, x0
  40c440:	mov	x3, x20
  40c444:	mov	x0, x19
  40c448:	mov	x1, #0x64                  	// #100
  40c44c:	bl	403150 <snprintf@plt>
  40c450:	mov	x0, x19
  40c454:	ldp	x19, x20, [sp, #16]
  40c458:	ldp	x29, x30, [sp], #32
  40c45c:	ret
  40c460:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40c464:	add	x1, x1, #0x770
  40c468:	b	40c434 <ferror@plt+0x8b94>
  40c46c:	stp	x29, x30, [sp, #-32]!
  40c470:	mov	x29, sp
  40c474:	stp	x19, x20, [sp, #16]
  40c478:	cbz	x0, 40c4dc <ferror@plt+0x8c3c>
  40c47c:	mov	x20, x0
  40c480:	mov	x0, #0x2001                	// #8193
  40c484:	cmp	x20, x0
  40c488:	b.eq	40c4e8 <ferror@plt+0x8c48>  // b.none
  40c48c:	mov	w0, w20
  40c490:	bl	42fcd8 <warn@@Base+0x1cd0>
  40c494:	mov	x19, x0
  40c498:	cbnz	x0, 40c4cc <ferror@plt+0x8c2c>
  40c49c:	mov	w2, #0x5                   	// #5
  40c4a0:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40c4a4:	add	x1, x1, #0x7bf
  40c4a8:	bl	403700 <dcgettext@plt>
  40c4ac:	adrp	x1, 459000 <_bfd_std_section+0x120>
  40c4b0:	add	x1, x1, #0x4f8
  40c4b4:	add	x19, x1, #0x534
  40c4b8:	mov	x2, x0
  40c4bc:	mov	x3, x20
  40c4c0:	mov	x0, x19
  40c4c4:	mov	x1, #0x64                  	// #100
  40c4c8:	bl	403150 <snprintf@plt>
  40c4cc:	mov	x0, x19
  40c4d0:	ldp	x19, x20, [sp, #16]
  40c4d4:	ldp	x29, x30, [sp], #32
  40c4d8:	ret
  40c4dc:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40c4e0:	add	x19, x1, #0x788
  40c4e4:	b	40c4cc <ferror@plt+0x8c2c>
  40c4e8:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40c4ec:	add	x19, x1, #0x797
  40c4f0:	b	40c4cc <ferror@plt+0x8c2c>
  40c4f4:	stp	x29, x30, [sp, #-32]!
  40c4f8:	mov	x29, sp
  40c4fc:	stp	x19, x20, [sp, #16]
  40c500:	cbz	x0, 40c554 <ferror@plt+0x8cb4>
  40c504:	mov	x20, x0
  40c508:	bl	42fa38 <warn@@Base+0x1a30>
  40c50c:	mov	x19, x0
  40c510:	cbnz	x0, 40c544 <ferror@plt+0x8ca4>
  40c514:	mov	w2, #0x5                   	// #5
  40c518:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40c51c:	add	x1, x1, #0x7e6
  40c520:	bl	403700 <dcgettext@plt>
  40c524:	adrp	x1, 459000 <_bfd_std_section+0x120>
  40c528:	add	x1, x1, #0x4f8
  40c52c:	add	x19, x1, #0x598
  40c530:	mov	x2, x0
  40c534:	mov	x3, x20
  40c538:	mov	x0, x19
  40c53c:	mov	x1, #0x64                  	// #100
  40c540:	bl	403150 <snprintf@plt>
  40c544:	mov	x0, x19
  40c548:	ldp	x19, x20, [sp, #16]
  40c54c:	ldp	x29, x30, [sp], #32
  40c550:	ret
  40c554:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40c558:	add	x19, x1, #0x7d5
  40c55c:	b	40c544 <ferror@plt+0x8ca4>
  40c560:	stp	x29, x30, [sp, #-64]!
  40c564:	mov	x29, sp
  40c568:	stp	x21, x22, [sp, #32]
  40c56c:	mov	x21, x1
  40c570:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  40c574:	stp	x19, x20, [sp, #16]
  40c578:	mov	x19, x2
  40c57c:	ldr	w1, [x1, #616]
  40c580:	str	x23, [sp, #48]
  40c584:	cbnz	w1, 40c5a0 <ferror@plt+0x8d00>
  40c588:	mov	x2, #0x50                  	// #80
  40c58c:	sub	x0, x2, x0
  40c590:	mov	x1, #0x3                   	// #3
  40c594:	udiv	x0, x0, x1
  40c598:	cmp	x0, x19
  40c59c:	b.ls	40c60c <ferror@plt+0x8d6c>  // b.plast
  40c5a0:	mov	x20, x21
  40c5a4:	add	x19, x21, x19
  40c5a8:	adrp	x21, 434000 <warn@@Base+0x5ff8>
  40c5ac:	add	x21, x21, #0x7fe
  40c5b0:	cmp	x20, x19
  40c5b4:	b.ne	40c5cc <ferror@plt+0x8d2c>  // b.any
  40c5b8:	ldp	x19, x20, [sp, #16]
  40c5bc:	ldp	x21, x22, [sp, #32]
  40c5c0:	ldr	x23, [sp, #48]
  40c5c4:	ldp	x29, x30, [sp], #64
  40c5c8:	ret
  40c5cc:	ldrb	w1, [x20], #1
  40c5d0:	mov	x0, x21
  40c5d4:	bl	4037a0 <printf@plt>
  40c5d8:	b	40c5b0 <ferror@plt+0x8d10>
  40c5dc:	udiv	x0, x20, x23
  40c5e0:	msub	x0, x0, x23, x20
  40c5e4:	cbnz	x0, 40c5f0 <ferror@plt+0x8d50>
  40c5e8:	mov	w0, #0xa                   	// #10
  40c5ec:	bl	403800 <putchar@plt>
  40c5f0:	ldrb	w1, [x21, x20]
  40c5f4:	add	x20, x20, #0x1
  40c5f8:	mov	x0, x22
  40c5fc:	bl	4037a0 <printf@plt>
  40c600:	cmp	x19, x20
  40c604:	b.ne	40c5dc <ferror@plt+0x8d3c>  // b.any
  40c608:	b	40c5b8 <ferror@plt+0x8d18>
  40c60c:	adrp	x22, 434000 <warn@@Base+0x5ff8>
  40c610:	mov	x20, #0x0                   	// #0
  40c614:	add	x22, x22, #0x7fe
  40c618:	mov	x23, #0x1a                  	// #26
  40c61c:	b	40c600 <ferror@plt+0x8d60>
  40c620:	stp	x29, x30, [sp, #-32]!
  40c624:	mov	w2, #0x5                   	// #5
  40c628:	mov	x29, sp
  40c62c:	stp	x19, x20, [sp, #16]
  40c630:	mov	x20, x1
  40c634:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40c638:	add	x1, x1, #0x804
  40c63c:	mov	x19, x0
  40c640:	mov	x0, #0x0                   	// #0
  40c644:	bl	403700 <dcgettext@plt>
  40c648:	bl	4037a0 <printf@plt>
  40c64c:	sxtw	x0, w0
  40c650:	mov	x2, x20
  40c654:	mov	x1, x19
  40c658:	ldp	x19, x20, [sp, #16]
  40c65c:	ldp	x29, x30, [sp], #32
  40c660:	b	40c560 <ferror@plt+0x8cc0>
  40c664:	stp	x29, x30, [sp, #-128]!
  40c668:	mov	x29, sp
  40c66c:	stp	x19, x20, [sp, #16]
  40c670:	mov	x19, x1
  40c674:	mov	x1, x4
  40c678:	stp	x21, x22, [sp, #32]
  40c67c:	mov	x22, x4
  40c680:	stp	x23, x24, [sp, #48]
  40c684:	mov	x23, x3
  40c688:	stp	x25, x26, [sp, #64]
  40c68c:	stp	x27, x28, [sp, #80]
  40c690:	str	x0, [sp, #104]
  40c694:	mov	x0, x19
  40c698:	blr	x2
  40c69c:	mov	x20, x0
  40c6a0:	cbnz	x0, 40c6e4 <ferror@plt+0x8e44>
  40c6a4:	mov	w2, #0x5                   	// #5
  40c6a8:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40c6ac:	add	x1, x1, #0x81d
  40c6b0:	bl	403700 <dcgettext@plt>
  40c6b4:	ldr	x1, [x19, #16]
  40c6b8:	cbnz	x1, 40c6c0 <ferror@plt+0x8e20>
  40c6bc:	ldr	x1, [x19]
  40c6c0:	bl	42e008 <warn@@Base>
  40c6c4:	mov	x0, x20
  40c6c8:	ldp	x19, x20, [sp, #16]
  40c6cc:	ldp	x21, x22, [sp, #32]
  40c6d0:	ldp	x23, x24, [sp, #48]
  40c6d4:	ldp	x25, x26, [sp, #64]
  40c6d8:	ldp	x27, x28, [sp, #80]
  40c6dc:	ldp	x29, x30, [sp], #128
  40c6e0:	ret
  40c6e4:	ldr	x0, [sp, #104]
  40c6e8:	bl	403130 <lrealpath@plt>
  40c6ec:	mov	x21, x0
  40c6f0:	bl	402fd0 <strlen@plt>
  40c6f4:	mov	x19, x0
  40c6f8:	cbz	x0, 40c70c <ferror@plt+0x8e6c>
  40c6fc:	sub	x0, x19, #0x1
  40c700:	ldrb	w1, [x21, x0]
  40c704:	cmp	w1, #0x2f
  40c708:	b.ne	40c6f4 <ferror@plt+0x8e54>  // b.any
  40c70c:	strb	wzr, [x21, x19]
  40c710:	mov	x0, x20
  40c714:	bl	402fd0 <strlen@plt>
  40c718:	add	x0, x19, x0
  40c71c:	add	x0, x0, #0x33
  40c720:	bl	4031c0 <malloc@plt>
  40c724:	mov	x19, x0
  40c728:	cbnz	x0, 40c750 <ferror@plt+0x8eb0>
  40c72c:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40c730:	add	x1, x1, #0x83c
  40c734:	mov	w2, #0x5                   	// #5
  40c738:	bl	403700 <dcgettext@plt>
  40c73c:	bl	42e008 <warn@@Base>
  40c740:	mov	x0, x21
  40c744:	mov	x20, #0x0                   	// #0
  40c748:	bl	403510 <free@plt>
  40c74c:	b	40c6c4 <ferror@plt+0x8e24>
  40c750:	mov	x1, x20
  40c754:	bl	403620 <strcpy@plt>
  40c758:	mov	x1, x22
  40c75c:	mov	x0, x19
  40c760:	blr	x23
  40c764:	cbnz	w0, 40ca34 <ferror@plt+0x9194>
  40c768:	mov	x2, x20
  40c76c:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40c770:	add	x0, x0, #0x84c
  40c774:	str	x0, [sp, #112]
  40c778:	mov	x1, x0
  40c77c:	mov	x0, x19
  40c780:	bl	403090 <sprintf@plt>
  40c784:	mov	x1, x22
  40c788:	mov	x0, x19
  40c78c:	blr	x23
  40c790:	cbnz	w0, 40ca34 <ferror@plt+0x9194>
  40c794:	mov	x3, x20
  40c798:	mov	x2, x21
  40c79c:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  40c7a0:	add	x0, x0, #0xb3e
  40c7a4:	mov	x1, x0
  40c7a8:	str	x0, [sp, #120]
  40c7ac:	mov	x0, x19
  40c7b0:	bl	403090 <sprintf@plt>
  40c7b4:	mov	x1, x22
  40c7b8:	mov	x0, x19
  40c7bc:	blr	x23
  40c7c0:	cbnz	w0, 40ca34 <ferror@plt+0x9194>
  40c7c4:	mov	x3, x20
  40c7c8:	mov	x2, x21
  40c7cc:	adrp	x26, 434000 <warn@@Base+0x5ff8>
  40c7d0:	add	x26, x26, #0x84a
  40c7d4:	mov	x1, x26
  40c7d8:	mov	x0, x19
  40c7dc:	bl	403090 <sprintf@plt>
  40c7e0:	mov	x1, x22
  40c7e4:	mov	x0, x19
  40c7e8:	blr	x23
  40c7ec:	cbnz	w0, 40ca34 <ferror@plt+0x9194>
  40c7f0:	adrp	x25, 434000 <warn@@Base+0x5ff8>
  40c7f4:	add	x25, x25, #0x856
  40c7f8:	mov	x3, x20
  40c7fc:	mov	x2, x25
  40c800:	adrp	x24, 434000 <warn@@Base+0x5ff8>
  40c804:	add	x24, x24, #0x868
  40c808:	mov	x1, x24
  40c80c:	mov	x0, x19
  40c810:	bl	403090 <sprintf@plt>
  40c814:	mov	x1, x22
  40c818:	mov	x0, x19
  40c81c:	blr	x23
  40c820:	cbnz	w0, 40ca34 <ferror@plt+0x9194>
  40c824:	mov	x4, x20
  40c828:	mov	x3, x21
  40c82c:	mov	x2, x25
  40c830:	adrp	x27, 434000 <warn@@Base+0x5ff8>
  40c834:	add	x27, x27, #0x865
  40c838:	mov	x0, x19
  40c83c:	mov	x1, x27
  40c840:	bl	403090 <sprintf@plt>
  40c844:	mov	x1, x22
  40c848:	mov	x0, x19
  40c84c:	blr	x23
  40c850:	cbnz	w0, 40ca34 <ferror@plt+0x9194>
  40c854:	adrp	x28, 434000 <warn@@Base+0x5ff8>
  40c858:	add	x28, x28, #0x86e
  40c85c:	mov	x3, x20
  40c860:	mov	x2, x28
  40c864:	mov	x1, x24
  40c868:	mov	x0, x19
  40c86c:	bl	403090 <sprintf@plt>
  40c870:	mov	x1, x22
  40c874:	mov	x0, x19
  40c878:	blr	x23
  40c87c:	cbnz	w0, 40ca34 <ferror@plt+0x9194>
  40c880:	mov	x0, x19
  40c884:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40c888:	add	x1, x1, #0x85a
  40c88c:	bl	403620 <strcpy@plt>
  40c890:	mov	x0, x19
  40c894:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  40c898:	add	x1, x1, #0xa6b
  40c89c:	bl	403260 <strcat@plt>
  40c8a0:	mov	x1, x20
  40c8a4:	mov	x0, x19
  40c8a8:	bl	403260 <strcat@plt>
  40c8ac:	mov	x1, x22
  40c8b0:	mov	x0, x19
  40c8b4:	blr	x23
  40c8b8:	cbnz	w0, 40ca34 <ferror@plt+0x9194>
  40c8bc:	mov	w2, #0x5                   	// #5
  40c8c0:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40c8c4:	mov	x0, #0x0                   	// #0
  40c8c8:	add	x1, x1, #0x881
  40c8cc:	bl	403700 <dcgettext@plt>
  40c8d0:	adrp	x22, 434000 <warn@@Base+0x5ff8>
  40c8d4:	mov	x1, x20
  40c8d8:	bl	42e008 <warn@@Base>
  40c8dc:	add	x22, x22, #0x8aa
  40c8e0:	mov	w2, #0x5                   	// #5
  40c8e4:	mov	x1, x22
  40c8e8:	mov	x0, #0x0                   	// #0
  40c8ec:	bl	403700 <dcgettext@plt>
  40c8f0:	mov	x1, x19
  40c8f4:	bl	42e008 <warn@@Base>
  40c8f8:	mov	x3, x20
  40c8fc:	mov	x2, x28
  40c900:	mov	x1, x24
  40c904:	mov	x0, x19
  40c908:	bl	403090 <sprintf@plt>
  40c90c:	mov	w2, #0x5                   	// #5
  40c910:	mov	x1, x22
  40c914:	mov	x0, #0x0                   	// #0
  40c918:	bl	403700 <dcgettext@plt>
  40c91c:	mov	x1, x19
  40c920:	bl	42e008 <warn@@Base>
  40c924:	mov	x4, x20
  40c928:	mov	x3, x21
  40c92c:	mov	x2, x25
  40c930:	mov	x1, x27
  40c934:	mov	x0, x19
  40c938:	bl	403090 <sprintf@plt>
  40c93c:	mov	w2, #0x5                   	// #5
  40c940:	mov	x1, x22
  40c944:	mov	x0, #0x0                   	// #0
  40c948:	bl	403700 <dcgettext@plt>
  40c94c:	mov	x1, x19
  40c950:	bl	42e008 <warn@@Base>
  40c954:	mov	x3, x20
  40c958:	mov	x2, x25
  40c95c:	mov	x1, x24
  40c960:	mov	x0, x19
  40c964:	bl	403090 <sprintf@plt>
  40c968:	mov	w2, #0x5                   	// #5
  40c96c:	mov	x1, x22
  40c970:	mov	x0, #0x0                   	// #0
  40c974:	bl	403700 <dcgettext@plt>
  40c978:	mov	x1, x19
  40c97c:	bl	42e008 <warn@@Base>
  40c980:	mov	x3, x20
  40c984:	mov	x2, x21
  40c988:	mov	x1, x26
  40c98c:	mov	x0, x19
  40c990:	bl	403090 <sprintf@plt>
  40c994:	mov	w2, #0x5                   	// #5
  40c998:	mov	x1, x22
  40c99c:	mov	x0, #0x0                   	// #0
  40c9a0:	bl	403700 <dcgettext@plt>
  40c9a4:	mov	x1, x19
  40c9a8:	bl	42e008 <warn@@Base>
  40c9ac:	ldr	x1, [sp, #120]
  40c9b0:	mov	x3, x20
  40c9b4:	mov	x2, x21
  40c9b8:	mov	x0, x19
  40c9bc:	bl	403090 <sprintf@plt>
  40c9c0:	mov	w2, #0x5                   	// #5
  40c9c4:	mov	x1, x22
  40c9c8:	mov	x0, #0x0                   	// #0
  40c9cc:	bl	403700 <dcgettext@plt>
  40c9d0:	mov	x1, x19
  40c9d4:	bl	42e008 <warn@@Base>
  40c9d8:	ldr	x1, [sp, #112]
  40c9dc:	mov	x2, x20
  40c9e0:	mov	x0, x19
  40c9e4:	bl	403090 <sprintf@plt>
  40c9e8:	mov	w2, #0x5                   	// #5
  40c9ec:	mov	x1, x22
  40c9f0:	mov	x0, #0x0                   	// #0
  40c9f4:	bl	403700 <dcgettext@plt>
  40c9f8:	mov	x1, x19
  40c9fc:	bl	42e008 <warn@@Base>
  40ca00:	mov	x1, x20
  40ca04:	mov	x0, x19
  40ca08:	bl	403620 <strcpy@plt>
  40ca0c:	mov	w2, #0x5                   	// #5
  40ca10:	mov	x1, x22
  40ca14:	mov	x0, #0x0                   	// #0
  40ca18:	bl	403700 <dcgettext@plt>
  40ca1c:	mov	x1, x19
  40ca20:	bl	42e008 <warn@@Base>
  40ca24:	mov	x0, x21
  40ca28:	bl	403510 <free@plt>
  40ca2c:	mov	x0, x19
  40ca30:	b	40c744 <ferror@plt+0x8ea4>
  40ca34:	mov	x0, x21
  40ca38:	bl	403510 <free@plt>
  40ca3c:	mov	x0, x19
  40ca40:	bl	40a2b0 <ferror@plt+0x6a10>
  40ca44:	mov	w2, #0x5                   	// #5
  40ca48:	mov	x20, x0
  40ca4c:	cbnz	x0, 40ca70 <ferror@plt+0x91d0>
  40ca50:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40ca54:	add	x1, x1, #0x8b5
  40ca58:	bl	403700 <dcgettext@plt>
  40ca5c:	mov	x1, x19
  40ca60:	bl	42e008 <warn@@Base>
  40ca64:	mov	x0, x19
  40ca68:	bl	403510 <free@plt>
  40ca6c:	b	40c6c4 <ferror@plt+0x8e24>
  40ca70:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40ca74:	mov	x0, #0x0                   	// #0
  40ca78:	add	x1, x1, #0x8dd
  40ca7c:	bl	403700 <dcgettext@plt>
  40ca80:	ldr	x1, [sp, #104]
  40ca84:	mov	x2, x19
  40ca88:	bl	4037a0 <printf@plt>
  40ca8c:	mov	x0, #0x18                  	// #24
  40ca90:	bl	403290 <xmalloc@plt>
  40ca94:	adrp	x1, 459000 <_bfd_std_section+0x120>
  40ca98:	add	x1, x1, #0x4f8
  40ca9c:	stp	x20, x19, [x0]
  40caa0:	ldr	x2, [x1, #1224]
  40caa4:	str	x2, [x0, #16]
  40caa8:	str	x0, [x1, #1224]
  40caac:	b	40c6c4 <ferror@plt+0x8e24>
  40cab0:	stp	x29, x30, [sp, #-80]!
  40cab4:	mov	x29, sp
  40cab8:	stp	x19, x20, [sp, #16]
  40cabc:	mov	x20, x0
  40cac0:	stp	x21, x22, [sp, #32]
  40cac4:	stp	x23, x24, [sp, #48]
  40cac8:	mov	x23, x1
  40cacc:	str	x25, [sp, #64]
  40cad0:	bl	40a2b0 <ferror@plt+0x6a10>
  40cad4:	cbz	x0, 40cb78 <ferror@plt+0x92d8>
  40cad8:	mov	x21, x0
  40cadc:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40cae0:	mov	x0, x20
  40cae4:	add	x1, x1, #0x906
  40cae8:	mov	x19, #0x0                   	// #0
  40caec:	bl	4031b0 <fopen@plt>
  40caf0:	mov	x22, x0
  40caf4:	cbz	x0, 40cb54 <ferror@plt+0x92b4>
  40caf8:	adrp	x25, 43a000 <warn@@Base+0xbff8>
  40cafc:	add	x25, x25, #0x828
  40cb00:	adrp	x24, 45a000 <_bfd_std_section+0x1120>
  40cb04:	add	x25, x25, #0x208
  40cb08:	add	x24, x24, #0x78
  40cb0c:	mov	x3, x22
  40cb10:	mov	x0, x24
  40cb14:	mov	x2, #0x2000                	// #8192
  40cb18:	mov	x1, #0x1                   	// #1
  40cb1c:	bl	4034f0 <fread@plt>
  40cb20:	mov	x4, x0
  40cb24:	cbnz	x0, 40cb94 <ferror@plt+0x92f4>
  40cb28:	mov	x0, x22
  40cb2c:	bl	403190 <fclose@plt>
  40cb30:	ldr	x0, [x23]
  40cb34:	cmp	x0, x19
  40cb38:	b.eq	40cbcc <ferror@plt+0x932c>  // b.none
  40cb3c:	mov	x0, x21
  40cb40:	bl	40a2ac <ferror@plt+0x6a0c>
  40cb44:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40cb48:	mov	w2, #0x5                   	// #5
  40cb4c:	add	x1, x1, #0x938
  40cb50:	b	40cb68 <ferror@plt+0x92c8>
  40cb54:	mov	x0, x21
  40cb58:	bl	40a2ac <ferror@plt+0x6a0c>
  40cb5c:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40cb60:	add	x1, x1, #0x909
  40cb64:	mov	w2, #0x5                   	// #5
  40cb68:	mov	x0, #0x0                   	// #0
  40cb6c:	bl	403700 <dcgettext@plt>
  40cb70:	mov	x1, x20
  40cb74:	bl	42e008 <warn@@Base>
  40cb78:	mov	w0, #0x0                   	// #0
  40cb7c:	ldp	x19, x20, [sp, #16]
  40cb80:	ldp	x21, x22, [sp, #32]
  40cb84:	ldp	x23, x24, [sp, #48]
  40cb88:	ldr	x25, [sp, #64]
  40cb8c:	ldp	x29, x30, [sp], #80
  40cb90:	ret
  40cb94:	eor	x2, x19, #0xffffffff
  40cb98:	add	x4, x4, x24
  40cb9c:	mov	x1, x24
  40cba0:	cmp	x4, x1
  40cba4:	b.hi	40cbb4 <ferror@plt+0x9314>  // b.pmore
  40cba8:	mvn	x2, x2
  40cbac:	and	x19, x2, #0xffffffff
  40cbb0:	b	40cb0c <ferror@plt+0x926c>
  40cbb4:	ldrb	w0, [x1], #1
  40cbb8:	eor	x0, x0, x2
  40cbbc:	and	x0, x0, #0xff
  40cbc0:	ldr	x0, [x25, x0, lsl #3]
  40cbc4:	eor	x2, x0, x2, lsr #8
  40cbc8:	b	40cba0 <ferror@plt+0x9300>
  40cbcc:	mov	w0, #0x1                   	// #1
  40cbd0:	b	40cb7c <ferror@plt+0x92dc>
  40cbd4:	stp	x29, x30, [sp, #-32]!
  40cbd8:	mov	w3, w0
  40cbdc:	mov	x1, #0xf                   	// #15
  40cbe0:	mov	x29, sp
  40cbe4:	str	x19, [sp, #16]
  40cbe8:	adrp	x19, 459000 <_bfd_std_section+0x120>
  40cbec:	add	x19, x19, #0x4f8
  40cbf0:	adrp	x2, 437000 <warn@@Base+0x8ff8>
  40cbf4:	add	x19, x19, #0x5fc
  40cbf8:	add	x2, x2, #0xd93
  40cbfc:	mov	x0, x19
  40cc00:	bl	403150 <snprintf@plt>
  40cc04:	mov	x2, x19
  40cc08:	mov	w1, #0x8                   	// #8
  40cc0c:	ldr	x19, [sp, #16]
  40cc10:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  40cc14:	ldp	x29, x30, [sp], #32
  40cc18:	add	x0, x0, #0xe92
  40cc1c:	b	4037a0 <printf@plt>
  40cc20:	stp	x29, x30, [sp, #-32]!
  40cc24:	mov	w2, #0x5                   	// #5
  40cc28:	mov	x29, sp
  40cc2c:	str	x19, [sp, #16]
  40cc30:	mov	x19, x0
  40cc34:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  40cc38:	ldr	w0, [x0, #604]
  40cc3c:	cbz	w0, 40cc68 <ferror@plt+0x93c8>
  40cc40:	ldr	x0, [x19, #24]
  40cc44:	cbz	x0, 40cc68 <ferror@plt+0x93c8>
  40cc48:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40cc4c:	mov	x0, #0x0                   	// #0
  40cc50:	add	x1, x1, #0x97e
  40cc54:	bl	403700 <dcgettext@plt>
  40cc58:	ldp	x1, x2, [x19, #16]
  40cc5c:	ldr	x19, [sp, #16]
  40cc60:	ldp	x29, x30, [sp], #32
  40cc64:	b	4037a0 <printf@plt>
  40cc68:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40cc6c:	mov	x0, #0x0                   	// #0
  40cc70:	add	x1, x1, #0x9ad
  40cc74:	bl	403700 <dcgettext@plt>
  40cc78:	ldr	x1, [x19, #16]
  40cc7c:	ldr	x19, [sp, #16]
  40cc80:	ldp	x29, x30, [sp], #32
  40cc84:	b	4037a0 <printf@plt>
  40cc88:	stp	x29, x30, [sp, #-64]!
  40cc8c:	mov	x29, sp
  40cc90:	stp	x19, x20, [sp, #16]
  40cc94:	mov	x20, x0
  40cc98:	stp	x21, x22, [sp, #32]
  40cc9c:	str	x23, [sp, #48]
  40cca0:	bl	40cc20 <ferror@plt+0x9380>
  40cca4:	ldr	x21, [x20, #48]
  40cca8:	ldr	x23, [x20, #32]
  40ccac:	mov	x1, x21
  40ccb0:	mov	x0, x23
  40ccb4:	bl	403020 <strnlen@plt>
  40ccb8:	cmp	x21, w0, uxtw
  40ccbc:	b.ne	40cce0 <ferror@plt+0x9440>  // b.any
  40ccc0:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40ccc4:	add	x1, x1, #0x9cb
  40ccc8:	mov	w2, #0x5                   	// #5
  40cccc:	mov	x0, #0x0                   	// #0
  40ccd0:	bl	403700 <dcgettext@plt>
  40ccd4:	bl	42e008 <warn@@Base>
  40ccd8:	mov	w21, #0x0                   	// #0
  40ccdc:	b	40cd50 <ferror@plt+0x94b0>
  40cce0:	mov	w2, #0x5                   	// #5
  40cce4:	mov	x19, x0
  40cce8:	and	x22, x0, #0xffffffff
  40ccec:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40ccf0:	mov	x0, #0x0                   	// #0
  40ccf4:	add	x1, x1, #0x9f6
  40ccf8:	bl	403700 <dcgettext@plt>
  40ccfc:	mov	x1, x23
  40cd00:	bl	4037a0 <printf@plt>
  40cd04:	ldr	x0, [x20, #16]
  40cd08:	mov	x2, #0xe                   	// #14
  40cd0c:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40cd10:	add	x1, x1, #0xa16
  40cd14:	bl	403210 <strncmp@plt>
  40cd18:	mov	w21, w0
  40cd1c:	ldr	x0, [x20, #48]
  40cd20:	cbnz	w21, 40cdcc <ferror@plt+0x952c>
  40cd24:	add	w19, w19, #0x4
  40cd28:	and	w19, w19, #0xfffffffc
  40cd2c:	add	w22, w19, #0x4
  40cd30:	cmp	x0, w22, uxtw
  40cd34:	b.cs	40cd68 <ferror@plt+0x94c8>  // b.hs, b.nlast
  40cd38:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40cd3c:	add	x1, x1, #0xa25
  40cd40:	mov	w2, #0x5                   	// #5
  40cd44:	mov	x0, #0x0                   	// #0
  40cd48:	bl	403700 <dcgettext@plt>
  40cd4c:	bl	42e008 <warn@@Base>
  40cd50:	mov	w0, w21
  40cd54:	ldp	x19, x20, [sp, #16]
  40cd58:	ldp	x21, x22, [sp, #32]
  40cd5c:	ldr	x23, [sp, #48]
  40cd60:	ldp	x29, x30, [sp], #64
  40cd64:	ret
  40cd68:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  40cd6c:	mov	w1, #0x4                   	// #4
  40cd70:	ldr	x2, [x0, #680]
  40cd74:	add	x0, x23, w19, uxtw
  40cd78:	blr	x2
  40cd7c:	mov	x19, x0
  40cd80:	mov	w2, #0x5                   	// #5
  40cd84:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40cd88:	mov	x0, #0x0                   	// #0
  40cd8c:	add	x1, x1, #0xa43
  40cd90:	bl	403700 <dcgettext@plt>
  40cd94:	mov	w1, w19
  40cd98:	bl	4037a0 <printf@plt>
  40cd9c:	ldr	x0, [x20, #48]
  40cda0:	cmp	x22, x0
  40cda4:	b.cs	40ce38 <ferror@plt+0x9598>  // b.hs, b.nlast
  40cda8:	mov	w2, #0x5                   	// #5
  40cdac:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40cdb0:	mov	x0, #0x0                   	// #0
  40cdb4:	add	x1, x1, #0xa55
  40cdb8:	bl	403700 <dcgettext@plt>
  40cdbc:	ldr	x1, [x20, #48]
  40cdc0:	sub	x1, x1, x22
  40cdc4:	bl	42e008 <warn@@Base>
  40cdc8:	b	40cd50 <ferror@plt+0x94b0>
  40cdcc:	add	w19, w19, #0x1
  40cdd0:	sub	x19, x0, x19
  40cdd4:	cmp	x19, #0x13
  40cdd8:	b.hi	40cdfc <ferror@plt+0x955c>  // b.pmore
  40cddc:	mov	w2, #0x5                   	// #5
  40cde0:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40cde4:	mov	x0, #0x0                   	// #0
  40cde8:	add	x1, x1, #0xa90
  40cdec:	bl	403700 <dcgettext@plt>
  40cdf0:	mov	x1, x19
  40cdf4:	bl	42e008 <warn@@Base>
  40cdf8:	b	40ccd8 <ferror@plt+0x9438>
  40cdfc:	mov	w2, #0x5                   	// #5
  40ce00:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40ce04:	mov	x0, #0x0                   	// #0
  40ce08:	add	x1, x1, #0xab4
  40ce0c:	ldr	x20, [x20, #32]
  40ce10:	bl	403700 <dcgettext@plt>
  40ce14:	mov	x1, x19
  40ce18:	bl	4037a0 <printf@plt>
  40ce1c:	add	x1, x22, #0x1
  40ce20:	mov	x2, x19
  40ce24:	add	x1, x20, x1
  40ce28:	sxtw	x0, w0
  40ce2c:	bl	40c560 <ferror@plt+0x8cc0>
  40ce30:	mov	w0, #0xa                   	// #10
  40ce34:	bl	403800 <putchar@plt>
  40ce38:	mov	w0, #0xa                   	// #10
  40ce3c:	mov	w21, #0x1                   	// #1
  40ce40:	bl	403800 <putchar@plt>
  40ce44:	b	40cd50 <ferror@plt+0x94b0>
  40ce48:	stp	x29, x30, [sp, #-96]!
  40ce4c:	mov	x29, sp
  40ce50:	stp	x19, x20, [sp, #16]
  40ce54:	mov	x20, x0
  40ce58:	ldr	x19, [x0, #48]
  40ce5c:	stp	x21, x22, [sp, #32]
  40ce60:	stp	x23, x24, [sp, #48]
  40ce64:	stp	x25, x26, [sp, #64]
  40ce68:	stp	x27, x28, [sp, #80]
  40ce6c:	cbnz	x19, 40ceac <ferror@plt+0x960c>
  40ce70:	mov	w2, #0x5                   	// #5
  40ce74:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40ce78:	mov	x0, #0x0                   	// #0
  40ce7c:	add	x1, x1, #0x65b
  40ce80:	bl	403700 <dcgettext@plt>
  40ce84:	ldr	x1, [x20, #16]
  40ce88:	bl	4037a0 <printf@plt>
  40ce8c:	mov	w0, #0x0                   	// #0
  40ce90:	ldp	x19, x20, [sp, #16]
  40ce94:	ldp	x21, x22, [sp, #32]
  40ce98:	ldp	x23, x24, [sp, #48]
  40ce9c:	ldp	x25, x26, [sp, #64]
  40cea0:	ldp	x27, x28, [sp, #80]
  40cea4:	ldp	x29, x30, [sp], #96
  40cea8:	ret
  40ceac:	adrp	x23, 434000 <warn@@Base+0x5ff8>
  40ceb0:	adrp	x24, 432000 <warn@@Base+0x3ff8>
  40ceb4:	add	x23, x23, #0xacd
  40ceb8:	add	x24, x24, #0xddb
  40cebc:	ldp	x21, x22, [x0, #32]
  40cec0:	bl	40cc20 <ferror@plt+0x9380>
  40cec4:	cmp	x19, #0x10
  40cec8:	mov	x0, #0x10                  	// #16
  40cecc:	csel	x20, x19, x0, ls  // ls = plast
  40ced0:	adrp	x25, 434000 <warn@@Base+0x5ff8>
  40ced4:	mov	w27, w20
  40ced8:	add	x25, x25, #0xad9
  40cedc:	mov	x28, #0x0                   	// #0
  40cee0:	mov	x1, x22
  40cee4:	mov	x0, x23
  40cee8:	bl	4037a0 <printf@plt>
  40ceec:	mov	w26, w28
  40cef0:	cmp	w27, w28
  40cef4:	b.le	40cf70 <ferror@plt+0x96d0>
  40cef8:	ldrb	w1, [x21, x28]
  40cefc:	mov	x0, x25
  40cf00:	bl	4037a0 <printf@plt>
  40cf04:	and	w26, w26, #0x3
  40cf08:	cmp	w26, #0x3
  40cf0c:	b.ne	40cf18 <ferror@plt+0x9678>  // b.any
  40cf10:	mov	w0, #0x20                  	// #32
  40cf14:	bl	403800 <putchar@plt>
  40cf18:	add	x28, x28, #0x1
  40cf1c:	cmp	x28, #0x10
  40cf20:	b.ne	40ceec <ferror@plt+0x964c>  // b.any
  40cf24:	mov	x25, #0x0                   	// #0
  40cf28:	ldrb	w0, [x21, x25]
  40cf2c:	sub	w1, w0, #0x20
  40cf30:	cmp	w1, #0x5f
  40cf34:	b.hi	40cf7c <ferror@plt+0x96dc>  // b.pmore
  40cf38:	add	x25, x25, #0x1
  40cf3c:	bl	403800 <putchar@plt>
  40cf40:	cmp	w27, w25
  40cf44:	b.gt	40cf28 <ferror@plt+0x9688>
  40cf48:	mov	w0, #0xa                   	// #10
  40cf4c:	bl	403800 <putchar@plt>
  40cf50:	add	x21, x21, x20
  40cf54:	add	x22, x22, x20
  40cf58:	subs	x19, x19, x20
  40cf5c:	b.ne	40cec4 <ferror@plt+0x9624>  // b.any
  40cf60:	mov	w0, #0xa                   	// #10
  40cf64:	bl	403800 <putchar@plt>
  40cf68:	mov	w0, #0x1                   	// #1
  40cf6c:	b	40ce90 <ferror@plt+0x95f0>
  40cf70:	mov	x0, x24
  40cf74:	bl	4037a0 <printf@plt>
  40cf78:	b	40cf04 <ferror@plt+0x9664>
  40cf7c:	mov	w0, #0x2e                  	// #46
  40cf80:	b	40cf38 <ferror@plt+0x9698>
  40cf84:	stp	x29, x30, [sp, #-160]!
  40cf88:	mov	x29, sp
  40cf8c:	stp	x19, x20, [sp, #16]
  40cf90:	mov	x20, x0
  40cf94:	stp	x21, x22, [sp, #32]
  40cf98:	stp	x23, x24, [sp, #48]
  40cf9c:	stp	x25, x26, [sp, #64]
  40cfa0:	stp	x27, x28, [sp, #80]
  40cfa4:	ldr	x19, [x0, #32]
  40cfa8:	bl	40cc20 <ferror@plt+0x9380>
  40cfac:	ldr	x0, [x20, #48]
  40cfb0:	cmp	x0, #0x17
  40cfb4:	b.hi	40cfd4 <ferror@plt+0x9734>  // b.pmore
  40cfb8:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40cfbc:	add	x1, x1, #0xadf
  40cfc0:	mov	w2, #0x5                   	// #5
  40cfc4:	mov	x0, #0x0                   	// #0
  40cfc8:	bl	403700 <dcgettext@plt>
  40cfcc:	ldr	x1, [x20, #16]
  40cfd0:	b	40d028 <ferror@plt+0x9788>
  40cfd4:	mov	w1, #0x4                   	// #4
  40cfd8:	mov	x0, x19
  40cfdc:	bl	42e1fc <warn@@Base+0x1f4>
  40cfe0:	mov	x21, x0
  40cfe4:	mov	w2, #0x5                   	// #5
  40cfe8:	and	x22, x21, #0xffffffff
  40cfec:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40cff0:	mov	x0, #0x0                   	// #0
  40cff4:	add	x1, x1, #0xb04
  40cff8:	bl	403700 <dcgettext@plt>
  40cffc:	mov	x1, x22
  40d000:	bl	4037a0 <printf@plt>
  40d004:	sub	w0, w21, #0x3
  40d008:	cmp	w0, #0x5
  40d00c:	b.ls	40d04c <ferror@plt+0x97ac>  // b.plast
  40d010:	mov	w2, #0x5                   	// #5
  40d014:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40d018:	mov	x0, #0x0                   	// #0
  40d01c:	add	x1, x1, #0xb11
  40d020:	bl	403700 <dcgettext@plt>
  40d024:	mov	x1, x22
  40d028:	bl	42e008 <warn@@Base>
  40d02c:	mov	w0, #0x0                   	// #0
  40d030:	ldp	x19, x20, [sp, #16]
  40d034:	ldp	x21, x22, [sp, #32]
  40d038:	ldp	x23, x24, [sp, #48]
  40d03c:	ldp	x25, x26, [sp, #64]
  40d040:	ldp	x27, x28, [sp, #80]
  40d044:	ldp	x29, x30, [sp], #160
  40d048:	ret
  40d04c:	cmp	w21, #0x3
  40d050:	b.ne	40d0b8 <ferror@plt+0x9818>  // b.any
  40d054:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40d058:	add	x1, x1, #0xb2b
  40d05c:	mov	w2, #0x5                   	// #5
  40d060:	mov	x0, #0x0                   	// #0
  40d064:	bl	403700 <dcgettext@plt>
  40d068:	bl	42e008 <warn@@Base>
  40d06c:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40d070:	add	x1, x1, #0xb5e
  40d074:	mov	w2, #0x5                   	// #5
  40d078:	mov	x0, #0x0                   	// #0
  40d07c:	bl	403700 <dcgettext@plt>
  40d080:	bl	42e008 <warn@@Base>
  40d084:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40d088:	add	x1, x1, #0xb94
  40d08c:	mov	w2, #0x5                   	// #5
  40d090:	mov	x0, #0x0                   	// #0
  40d094:	bl	403700 <dcgettext@plt>
  40d098:	bl	42e008 <warn@@Base>
  40d09c:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40d0a0:	add	x1, x1, #0xbc3
  40d0a4:	mov	w2, #0x5                   	// #5
  40d0a8:	mov	x0, #0x0                   	// #0
  40d0ac:	bl	403700 <dcgettext@plt>
  40d0b0:	bl	42e008 <warn@@Base>
  40d0b4:	b	40d0d0 <ferror@plt+0x9830>
  40d0b8:	cmp	w21, #0x4
  40d0bc:	b.eq	40d06c <ferror@plt+0x97cc>  // b.none
  40d0c0:	cmp	w21, #0x5
  40d0c4:	b.eq	40d084 <ferror@plt+0x97e4>  // b.none
  40d0c8:	cmp	w21, #0x6
  40d0cc:	b.eq	40d09c <ferror@plt+0x97fc>  // b.none
  40d0d0:	mov	w1, #0x4                   	// #4
  40d0d4:	add	x0, x19, #0x4
  40d0d8:	bl	42e1fc <warn@@Base+0x1f4>
  40d0dc:	mov	x22, x0
  40d0e0:	mov	w1, #0x4                   	// #4
  40d0e4:	add	x0, x19, #0x8
  40d0e8:	bl	42e1fc <warn@@Base+0x1f4>
  40d0ec:	mov	x25, x0
  40d0f0:	mov	w1, #0x4                   	// #4
  40d0f4:	add	x0, x19, #0xc
  40d0f8:	bl	42e1fc <warn@@Base+0x1f4>
  40d0fc:	mov	x21, x0
  40d100:	mov	w1, #0x4                   	// #4
  40d104:	add	x0, x19, #0x10
  40d108:	bl	42e1fc <warn@@Base+0x1f4>
  40d10c:	mov	x24, x0
  40d110:	mov	w1, #0x4                   	// #4
  40d114:	add	x0, x19, #0x14
  40d118:	bl	42e1fc <warn@@Base+0x1f4>
  40d11c:	mov	x23, x0
  40d120:	ldr	x0, [x20, #48]
  40d124:	and	x27, x22, #0xffffffff
  40d128:	cmp	x0, w22, uxtw
  40d12c:	b.cc	40d16c <ferror@plt+0x98cc>  // b.lo, b.ul, b.last
  40d130:	and	x1, x25, #0xffffffff
  40d134:	str	x1, [sp, #104]
  40d138:	cmp	x0, w25, uxtw
  40d13c:	b.cc	40d16c <ferror@plt+0x98cc>  // b.lo, b.ul, b.last
  40d140:	and	x26, x21, #0xffffffff
  40d144:	cmp	x0, w21, uxtw
  40d148:	b.cc	40d16c <ferror@plt+0x98cc>  // b.lo, b.ul, b.last
  40d14c:	and	x1, x24, #0xffffffff
  40d150:	str	x1, [sp, #112]
  40d154:	cmp	x0, w24, uxtw
  40d158:	b.cc	40d16c <ferror@plt+0x98cc>  // b.lo, b.ul, b.last
  40d15c:	and	x1, x23, #0xffffffff
  40d160:	str	x1, [sp, #120]
  40d164:	cmp	x0, w23, uxtw
  40d168:	b.cs	40d17c <ferror@plt+0x98dc>  // b.hs, b.nlast
  40d16c:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40d170:	mov	w2, #0x5                   	// #5
  40d174:	add	x1, x1, #0xbf2
  40d178:	b	40cfc4 <ferror@plt+0x9724>
  40d17c:	cmp	w22, w25
  40d180:	b.ls	40d1a8 <ferror@plt+0x9908>  // b.plast
  40d184:	mov	w2, #0x5                   	// #5
  40d188:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40d18c:	mov	x0, #0x0                   	// #0
  40d190:	add	x1, x1, #0xc15
  40d194:	bl	403700 <dcgettext@plt>
  40d198:	mov	w2, w22
  40d19c:	mov	w1, w25
  40d1a0:	bl	42e008 <warn@@Base>
  40d1a4:	b	40d02c <ferror@plt+0x978c>
  40d1a8:	cmp	w25, w21
  40d1ac:	b.ls	40d1d0 <ferror@plt+0x9930>  // b.plast
  40d1b0:	mov	w2, #0x5                   	// #5
  40d1b4:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40d1b8:	mov	x0, #0x0                   	// #0
  40d1bc:	add	x1, x1, #0xc41
  40d1c0:	bl	403700 <dcgettext@plt>
  40d1c4:	mov	w2, w25
  40d1c8:	mov	w1, w21
  40d1cc:	b	40d1a0 <ferror@plt+0x9900>
  40d1d0:	cmp	w21, w24
  40d1d4:	b.ls	40d1f8 <ferror@plt+0x9958>  // b.plast
  40d1d8:	mov	w2, #0x5                   	// #5
  40d1dc:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40d1e0:	mov	x0, #0x0                   	// #0
  40d1e4:	add	x1, x1, #0xc78
  40d1e8:	bl	403700 <dcgettext@plt>
  40d1ec:	mov	w2, w21
  40d1f0:	mov	w1, w24
  40d1f4:	b	40d1a0 <ferror@plt+0x9900>
  40d1f8:	str	w23, [sp, #152]
  40d1fc:	sub	w28, w24, w21
  40d200:	cmp	w24, w23
  40d204:	b.ls	40d228 <ferror@plt+0x9988>  // b.plast
  40d208:	mov	w2, #0x5                   	// #5
  40d20c:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40d210:	mov	x0, #0x0                   	// #0
  40d214:	add	x1, x1, #0xcb9
  40d218:	bl	403700 <dcgettext@plt>
  40d21c:	mov	w2, w24
  40d220:	mov	w1, w23
  40d224:	b	40d1a0 <ferror@plt+0x9900>
  40d228:	ldr	x1, [x20, #32]
  40d22c:	add	x26, x19, x26
  40d230:	add	x2, x26, w28, uxtw
  40d234:	add	x0, x1, x0
  40d238:	cmp	x2, x0
  40d23c:	b.ls	40d25c <ferror@plt+0x99bc>  // b.plast
  40d240:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40d244:	add	x1, x1, #0xcfa
  40d248:	mov	w2, #0x5                   	// #5
  40d24c:	mov	x0, #0x0                   	// #0
  40d250:	bl	403700 <dcgettext@plt>
  40d254:	bl	42e008 <warn@@Base>
  40d258:	b	40d02c <ferror@plt+0x978c>
  40d25c:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40d260:	add	x1, x1, #0xd28
  40d264:	mov	w2, #0x5                   	// #5
  40d268:	add	x0, x19, x27
  40d26c:	sub	w22, w25, w22
  40d270:	str	x0, [sp, #96]
  40d274:	mov	x0, #0x0                   	// #0
  40d278:	bl	403700 <dcgettext@plt>
  40d27c:	bl	4037a0 <printf@plt>
  40d280:	mov	w27, #0x0                   	// #0
  40d284:	lsr	w6, w22, #3
  40d288:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40d28c:	add	x0, x0, #0xd34
  40d290:	str	x0, [sp, #128]
  40d294:	cmp	w27, w6
  40d298:	b.cc	40d374 <ferror@plt+0x9ad4>  // b.lo, b.ul, b.last
  40d29c:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40d2a0:	add	x1, x1, #0xd49
  40d2a4:	ldr	x0, [sp, #104]
  40d2a8:	mov	w2, #0x5                   	// #5
  40d2ac:	sub	w21, w21, w25
  40d2b0:	adrp	x25, 434000 <warn@@Base+0x5ff8>
  40d2b4:	add	x27, x19, x0
  40d2b8:	mov	x0, #0x0                   	// #0
  40d2bc:	bl	403700 <dcgettext@plt>
  40d2c0:	bl	4037a0 <printf@plt>
  40d2c4:	lsr	w4, w21, #3
  40d2c8:	add	x0, x25, #0xd55
  40d2cc:	mov	w21, #0x0                   	// #0
  40d2d0:	str	x0, [sp, #96]
  40d2d4:	cmp	w21, w4
  40d2d8:	b.cc	40d3ec <ferror@plt+0x9b4c>  // b.lo, b.ul, b.last
  40d2dc:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40d2e0:	add	x1, x1, #0xd68
  40d2e4:	mov	w2, #0x5                   	// #5
  40d2e8:	mov	x0, #0x0                   	// #0
  40d2ec:	bl	403700 <dcgettext@plt>
  40d2f0:	adrp	x25, 438000 <warn@@Base+0x9ff8>
  40d2f4:	bl	4037a0 <printf@plt>
  40d2f8:	add	x25, x25, #0x5e
  40d2fc:	sub	w4, w28, #0x14
  40d300:	mov	w27, #0x0                   	// #0
  40d304:	cmp	w27, w28
  40d308:	b.cs	40d314 <ferror@plt+0x9a74>  // b.hs, b.nlast
  40d30c:	cmp	w4, w27
  40d310:	b.cs	40d480 <ferror@plt+0x9be0>  // b.hs, b.nlast
  40d314:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40d318:	add	x1, x1, #0xd79
  40d31c:	ldr	x0, [sp, #120]
  40d320:	mov	w2, #0x5                   	// #5
  40d324:	sub	w23, w23, w24
  40d328:	lsr	w22, w22, #4
  40d32c:	add	x25, x19, x0
  40d330:	mov	x0, #0x0                   	// #0
  40d334:	bl	403700 <dcgettext@plt>
  40d338:	bl	4037a0 <printf@plt>
  40d33c:	ldr	x0, [sp, #112]
  40d340:	add	x19, x19, x0
  40d344:	lsr	w0, w23, #3
  40d348:	str	w0, [sp, #104]
  40d34c:	adrp	x0, 43a000 <warn@@Base+0xbff8>
  40d350:	add	x0, x0, #0x828
  40d354:	mov	w23, #0x0                   	// #0
  40d358:	add	x0, x0, #0xa08
  40d35c:	str	x0, [sp, #128]
  40d360:	ldr	w0, [sp, #104]
  40d364:	cmp	w23, w0
  40d368:	b.cc	40d50c <ferror@plt+0x9c6c>  // b.lo, b.ul, b.last
  40d36c:	mov	w0, #0x1                   	// #1
  40d370:	b	40d030 <ferror@plt+0x9790>
  40d374:	lsl	w2, w27, #3
  40d378:	mov	w1, #0x8                   	// #8
  40d37c:	ldr	x0, [sp, #96]
  40d380:	str	x2, [sp, #136]
  40d384:	str	w6, [sp, #156]
  40d388:	add	x0, x0, x2
  40d38c:	bl	42e1fc <warn@@Base+0x1f4>
  40d390:	ldr	x2, [sp, #136]
  40d394:	mov	x5, x0
  40d398:	mov	w1, #0x8                   	// #8
  40d39c:	str	x5, [sp, #144]
  40d3a0:	add	x0, x2, #0x8
  40d3a4:	ldr	x2, [sp, #96]
  40d3a8:	add	x0, x2, x0
  40d3ac:	bl	42e1fc <warn@@Base+0x1f4>
  40d3b0:	mov	x3, x0
  40d3b4:	ldr	x1, [sp, #128]
  40d3b8:	mov	w2, #0x5                   	// #5
  40d3bc:	mov	x0, #0x0                   	// #0
  40d3c0:	str	x3, [sp, #136]
  40d3c4:	bl	403700 <dcgettext@plt>
  40d3c8:	ldp	x3, x5, [sp, #136]
  40d3cc:	lsr	w1, w27, #1
  40d3d0:	add	w27, w27, #0x2
  40d3d4:	add	x3, x5, x3
  40d3d8:	mov	x2, x5
  40d3dc:	sub	x3, x3, #0x1
  40d3e0:	bl	4037a0 <printf@plt>
  40d3e4:	ldr	w6, [sp, #156]
  40d3e8:	b	40d294 <ferror@plt+0x99f4>
  40d3ec:	lsl	w25, w21, #3
  40d3f0:	mov	w1, #0x8                   	// #8
  40d3f4:	add	x0, x27, x25
  40d3f8:	str	w4, [sp, #144]
  40d3fc:	bl	42e1fc <warn@@Base+0x1f4>
  40d400:	mov	x7, x0
  40d404:	add	x0, x25, #0x8
  40d408:	mov	w1, #0x8                   	// #8
  40d40c:	add	x0, x27, x0
  40d410:	str	x7, [sp, #136]
  40d414:	bl	42e1fc <warn@@Base+0x1f4>
  40d418:	mov	x3, x0
  40d41c:	add	x6, x25, #0x10
  40d420:	mov	w1, #0x8                   	// #8
  40d424:	add	x0, x27, x6
  40d428:	str	x3, [sp, #128]
  40d42c:	bl	42e1fc <warn@@Base+0x1f4>
  40d430:	mov	x6, x0
  40d434:	ldr	x1, [sp, #96]
  40d438:	mov	w2, #0x5                   	// #5
  40d43c:	mov	x0, #0x0                   	// #0
  40d440:	str	x6, [sp, #104]
  40d444:	bl	403700 <dcgettext@plt>
  40d448:	mov	w1, #0x3                   	// #3
  40d44c:	ldp	x3, x7, [sp, #128]
  40d450:	udiv	w1, w21, w1
  40d454:	add	w21, w21, #0x3
  40d458:	mov	x2, x7
  40d45c:	bl	4037a0 <printf@plt>
  40d460:	ldr	x6, [sp, #104]
  40d464:	mov	w1, #0x8                   	// #8
  40d468:	mov	x0, x6
  40d46c:	bl	40a8f0 <ferror@plt+0x7050>
  40d470:	mov	w0, #0xa                   	// #10
  40d474:	bl	403800 <putchar@plt>
  40d478:	ldr	w4, [sp, #144]
  40d47c:	b	40d2d4 <ferror@plt+0x9a34>
  40d480:	add	x0, x26, w27, uxtw
  40d484:	mov	w1, #0x8                   	// #8
  40d488:	str	w4, [sp, #128]
  40d48c:	bl	42e1fc <warn@@Base+0x1f4>
  40d490:	mov	x3, x0
  40d494:	mov	w21, w27
  40d498:	add	x0, x21, #0x8
  40d49c:	mov	w1, #0x8                   	// #8
  40d4a0:	add	x0, x26, x0
  40d4a4:	str	x3, [sp, #104]
  40d4a8:	bl	42e1fc <warn@@Base+0x1f4>
  40d4ac:	mov	x2, x0
  40d4b0:	add	x21, x21, #0x10
  40d4b4:	mov	w1, #0x4                   	// #4
  40d4b8:	add	x0, x26, x21
  40d4bc:	str	x2, [sp, #96]
  40d4c0:	bl	42e1fc <warn@@Base+0x1f4>
  40d4c4:	mov	x21, x0
  40d4c8:	ldr	x3, [sp, #104]
  40d4cc:	mov	w1, #0x8                   	// #8
  40d4d0:	add	w27, w27, #0x14
  40d4d4:	mov	x0, x3
  40d4d8:	bl	40a8f0 <ferror@plt+0x7050>
  40d4dc:	ldr	x2, [sp, #96]
  40d4e0:	mov	w1, #0x8                   	// #8
  40d4e4:	mov	x0, x2
  40d4e8:	bl	40a8f0 <ferror@plt+0x7050>
  40d4ec:	mov	w2, #0x5                   	// #5
  40d4f0:	mov	x1, x25
  40d4f4:	mov	x0, #0x0                   	// #0
  40d4f8:	bl	403700 <dcgettext@plt>
  40d4fc:	mov	w1, w21
  40d500:	bl	4037a0 <printf@plt>
  40d504:	ldr	w4, [sp, #128]
  40d508:	b	40d304 <ferror@plt+0x9a64>
  40d50c:	mov	w1, #0x4                   	// #4
  40d510:	mov	x0, x19
  40d514:	bl	42e1fc <warn@@Base+0x1f4>
  40d518:	mov	x24, x0
  40d51c:	mov	w1, #0x4                   	// #4
  40d520:	add	x0, x19, #0x4
  40d524:	bl	42e1fc <warn@@Base+0x1f4>
  40d528:	mov	x21, x0
  40d52c:	orr	w0, w0, w24
  40d530:	cbz	w0, 40d5f8 <ferror@plt+0x9d58>
  40d534:	add	x3, x25, w24, uxtw
  40d538:	cmp	x25, x3
  40d53c:	b.hi	40d554 <ferror@plt+0x9cb4>  // b.pmore
  40d540:	ldr	x0, [x20, #32]
  40d544:	ldr	x2, [x20, #48]
  40d548:	add	x0, x0, x2
  40d54c:	cmp	x3, x0
  40d550:	b.cc	40d604 <ferror@plt+0x9d64>  // b.lo, b.ul, b.last
  40d554:	mov	w2, #0x5                   	// #5
  40d558:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40d55c:	mov	x0, #0x0                   	// #0
  40d560:	add	x1, x1, #0xd89
  40d564:	bl	403700 <dcgettext@plt>
  40d568:	mov	w2, w24
  40d56c:	mov	w1, w23
  40d570:	bl	4037a0 <printf@plt>
  40d574:	mov	w2, #0x5                   	// #5
  40d578:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40d57c:	mov	x0, #0x0                   	// #0
  40d580:	add	x1, x1, #0xda4
  40d584:	bl	403700 <dcgettext@plt>
  40d588:	mov	w2, w23
  40d58c:	mov	w1, w24
  40d590:	bl	42e008 <warn@@Base>
  40d594:	add	x0, x25, w21, uxtw
  40d598:	and	x27, x21, #0xffffffff
  40d59c:	cmp	x25, x0
  40d5a0:	b.hi	40d5bc <ferror@plt+0x9d1c>  // b.pmore
  40d5a4:	ldr	x1, [x20, #48]
  40d5a8:	sub	x2, x1, #0x3
  40d5ac:	ldr	x1, [x20, #32]
  40d5b0:	add	x1, x1, x2
  40d5b4:	cmp	x0, x1
  40d5b8:	b.cc	40d624 <ferror@plt+0x9d84>  // b.lo, b.ul, b.last
  40d5bc:	mov	w2, #0x5                   	// #5
  40d5c0:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40d5c4:	mov	x0, #0x0                   	// #0
  40d5c8:	add	x1, x1, #0xdec
  40d5cc:	bl	403700 <dcgettext@plt>
  40d5d0:	mov	w1, w21
  40d5d4:	bl	4037a0 <printf@plt>
  40d5d8:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40d5dc:	add	x1, x1, #0xe0c
  40d5e0:	mov	w2, #0x5                   	// #5
  40d5e4:	mov	x0, #0x0                   	// #0
  40d5e8:	bl	403700 <dcgettext@plt>
  40d5ec:	mov	w2, w23
  40d5f0:	mov	w1, w21
  40d5f4:	bl	42e008 <warn@@Base>
  40d5f8:	add	w23, w23, #0x1
  40d5fc:	add	x19, x19, #0x8
  40d600:	b	40d360 <ferror@plt+0x9ac0>
  40d604:	ldr	w0, [sp, #152]
  40d608:	mov	w1, w23
  40d60c:	sub	w2, w2, w0
  40d610:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40d614:	sub	w2, w2, w24
  40d618:	add	x0, x0, #0xde0
  40d61c:	bl	4037a0 <printf@plt>
  40d620:	b	40d594 <ferror@plt+0x9cf4>
  40d624:	mov	w1, #0x4                   	// #4
  40d628:	add	x27, x27, #0x4
  40d62c:	bl	42e1fc <warn@@Base+0x1f4>
  40d630:	mov	x21, x0
  40d634:	lsl	w1, w0, #2
  40d638:	mov	w28, w0
  40d63c:	lsl	w0, w0, #2
  40d640:	cmp	w1, w21
  40d644:	add	x0, x0, x27
  40d648:	add	x0, x25, x0
  40d64c:	b.cc	40d66c <ferror@plt+0x9dcc>  // b.lo, b.ul, b.last
  40d650:	ldr	x1, [x20, #32]
  40d654:	ldr	x2, [x20, #48]
  40d658:	add	x1, x1, x2
  40d65c:	cmp	x0, x1
  40d660:	b.cs	40d66c <ferror@plt+0x9dcc>  // b.hs, b.nlast
  40d664:	cmp	x25, x0
  40d668:	b.ls	40d68c <ferror@plt+0x9dec>  // b.plast
  40d66c:	mov	w1, w21
  40d670:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40d674:	add	x0, x0, #0xe4d
  40d678:	bl	4037a0 <printf@plt>
  40d67c:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40d680:	mov	w2, #0x5                   	// #5
  40d684:	add	x1, x1, #0xe6a
  40d688:	b	40d5e4 <ferror@plt+0x9d44>
  40d68c:	cmp	w21, #0x1
  40d690:	b.ls	40d69c <ferror@plt+0x9dfc>  // b.plast
  40d694:	mov	w0, #0xa                   	// #10
  40d698:	bl	403800 <putchar@plt>
  40d69c:	mov	w0, #0x20                  	// #32
  40d6a0:	cmp	w21, #0x1
  40d6a4:	mov	w26, #0x9                   	// #9
  40d6a8:	mov	x24, #0x0                   	// #0
  40d6ac:	csel	w26, w26, w0, ne  // ne = any
  40d6b0:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40d6b4:	add	x0, x0, #0xea8
  40d6b8:	str	x0, [sp, #120]
  40d6bc:	cmp	w24, w28
  40d6c0:	b.cc	40d6d8 <ferror@plt+0x9e38>  // b.lo, b.ul, b.last
  40d6c4:	cmp	w21, #0x1
  40d6c8:	b.hi	40d5f8 <ferror@plt+0x9d58>  // b.pmore
  40d6cc:	mov	w0, #0xa                   	// #10
  40d6d0:	bl	403800 <putchar@plt>
  40d6d4:	b	40d5f8 <ferror@plt+0x9d58>
  40d6d8:	lsl	w0, w24, #2
  40d6dc:	mov	w1, #0x4                   	// #4
  40d6e0:	add	x0, x0, x27
  40d6e4:	add	x0, x25, x0
  40d6e8:	bl	42e1fc <warn@@Base+0x1f4>
  40d6ec:	lsr	w1, w0, #31
  40d6f0:	str	w1, [sp, #96]
  40d6f4:	ubfx	w1, w0, #28, #3
  40d6f8:	str	w1, [sp, #112]
  40d6fc:	and	w2, w0, #0xffffff
  40d700:	cmp	w22, w2
  40d704:	b.hi	40d788 <ferror@plt+0x9ee8>  // b.pmore
  40d708:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40d70c:	sub	w2, w2, w22
  40d710:	mov	w1, w26
  40d714:	add	x0, x0, #0xea1
  40d718:	bl	4037a0 <printf@plt>
  40d71c:	ldr	w0, [sp, #96]
  40d720:	mov	w2, #0x5                   	// #5
  40d724:	cbz	w0, 40d798 <ferror@plt+0x9ef8>
  40d728:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40d72c:	add	x1, x1, #0xeae
  40d730:	mov	x0, #0x0                   	// #0
  40d734:	bl	403700 <dcgettext@plt>
  40d738:	mov	x3, x0
  40d73c:	ldr	w0, [sp, #112]
  40d740:	ldr	x1, [sp, #128]
  40d744:	mov	w2, #0x5                   	// #5
  40d748:	str	x3, [sp, #96]
  40d74c:	ldr	x1, [x1, x0, lsl #3]
  40d750:	mov	x0, #0x0                   	// #0
  40d754:	bl	403700 <dcgettext@plt>
  40d758:	mov	x2, x0
  40d75c:	ldr	x3, [sp, #96]
  40d760:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40d764:	add	x0, x0, #0xebc
  40d768:	mov	x1, x3
  40d76c:	bl	4037a0 <printf@plt>
  40d770:	cmp	w28, #0x1
  40d774:	b.eq	40d780 <ferror@plt+0x9ee0>  // b.none
  40d778:	mov	w0, #0xa                   	// #10
  40d77c:	bl	403800 <putchar@plt>
  40d780:	add	x24, x24, #0x1
  40d784:	b	40d6bc <ferror@plt+0x9e1c>
  40d788:	and	x2, x2, #0xffffff
  40d78c:	mov	w1, w26
  40d790:	ldr	x0, [sp, #120]
  40d794:	b	40d718 <ferror@plt+0x9e78>
  40d798:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40d79c:	add	x1, x1, #0xeb5
  40d7a0:	b	40d730 <ferror@plt+0x9e90>
  40d7a4:	stp	x29, x30, [sp, #-32]!
  40d7a8:	mov	x29, sp
  40d7ac:	stp	x19, x20, [sp, #16]
  40d7b0:	mov	x19, x2
  40d7b4:	mov	x20, x1
  40d7b8:	adrp	x2, 434000 <warn@@Base+0x5ff8>
  40d7bc:	add	x2, x2, #0x7fa
  40d7c0:	cbnz	x0, 40d7e4 <ferror@plt+0x9f44>
  40d7c4:	mov	x0, x19
  40d7c8:	mov	x3, x1
  40d7cc:	mov	x1, #0x40                  	// #64
  40d7d0:	bl	403150 <snprintf@plt>
  40d7d4:	mov	x0, x19
  40d7d8:	ldp	x19, x20, [sp, #16]
  40d7dc:	ldp	x29, x30, [sp], #32
  40d7e0:	ret
  40d7e4:	mov	x3, x0
  40d7e8:	mov	x1, #0x40                  	// #64
  40d7ec:	mov	x0, x19
  40d7f0:	bl	403150 <snprintf@plt>
  40d7f4:	adrp	x2, 435000 <warn@@Base+0x6ff8>
  40d7f8:	mov	w1, #0x40                  	// #64
  40d7fc:	mov	x3, x20
  40d800:	sub	w1, w1, w0
  40d804:	add	x2, x2, #0xcab
  40d808:	add	x0, x19, w0, sxtw
  40d80c:	b	40d7d0 <ferror@plt+0x9f30>
  40d810:	lsl	w3, w1, #1
  40d814:	cmp	w1, #0x0
  40d818:	mov	w1, #0x4                   	// #4
  40d81c:	csel	w1, w3, w1, ne  // ne = any
  40d820:	mov	x2, x0
  40d824:	sub	w1, w1, #0x1
  40d828:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40d82c:	add	x0, x0, #0xec6
  40d830:	b	4037a0 <printf@plt>
  40d834:	stp	x29, x30, [sp, #-128]!
  40d838:	mov	x29, sp
  40d83c:	stp	x27, x28, [sp, #80]
  40d840:	mov	w28, w2
  40d844:	adrp	x27, 433000 <warn@@Base+0x4ff8>
  40d848:	stp	x19, x20, [sp, #16]
  40d84c:	mov	x20, x0
  40d850:	mov	w0, #0x8                   	// #8
  40d854:	cmp	w28, w0
  40d858:	stp	x21, x22, [sp, #32]
  40d85c:	mov	x22, x1
  40d860:	csel	w1, w28, w0, ls  // ls = plast
  40d864:	csel	w0, w28, w0, ls  // ls = plast
  40d868:	stp	x23, x24, [sp, #48]
  40d86c:	lsl	w23, w28, #3
  40d870:	mov	x19, x28
  40d874:	str	x0, [sp, #104]
  40d878:	sub	w0, w23, #0x1
  40d87c:	mov	x23, #0xfffffffffffffffe    	// #-2
  40d880:	mov	x24, x4
  40d884:	lsl	x23, x23, x0
  40d888:	add	x27, x27, #0xe1a
  40d88c:	mvn	x23, x23
  40d890:	stp	x25, x26, [sp, #64]
  40d894:	adrp	x26, 433000 <warn@@Base+0x4ff8>
  40d898:	add	x26, x26, #0xdd1
  40d89c:	str	w1, [sp, #116]
  40d8a0:	str	x3, [sp, #120]
  40d8a4:	cmp	x20, x22
  40d8a8:	b.cc	40d8c8 <ferror@plt+0xa028>  // b.lo, b.ul, b.last
  40d8ac:	ldp	x19, x20, [sp, #16]
  40d8b0:	ldp	x21, x22, [sp, #32]
  40d8b4:	ldp	x23, x24, [sp, #48]
  40d8b8:	ldp	x25, x26, [sp, #64]
  40d8bc:	ldp	x27, x28, [sp, #80]
  40d8c0:	ldp	x29, x30, [sp], #128
  40d8c4:	ret
  40d8c8:	cmp	w19, #0x8
  40d8cc:	b.ls	40d8f4 <ferror@plt+0xa054>  // b.plast
  40d8d0:	mov	x3, x28
  40d8d4:	mov	w4, #0x5                   	// #5
  40d8d8:	mov	x2, x26
  40d8dc:	mov	x1, x27
  40d8e0:	mov	x0, #0x0                   	// #0
  40d8e4:	bl	4035d0 <dcngettext@plt>
  40d8e8:	mov	w1, w19
  40d8ec:	mov	w2, #0x8                   	// #8
  40d8f0:	bl	42db14 <error@@Base>
  40d8f4:	ldr	x0, [sp, #104]
  40d8f8:	sub	x1, x22, x20
  40d8fc:	add	x0, x0, x20
  40d900:	cmp	x22, x0
  40d904:	ldr	w0, [sp, #116]
  40d908:	csel	w1, w0, w1, hi  // hi = pmore
  40d90c:	sub	w0, w1, #0x1
  40d910:	cmp	w0, #0x7
  40d914:	b.hi	40d998 <ferror@plt+0xa0f8>  // b.pmore
  40d918:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  40d91c:	ldr	x2, [x0, #680]
  40d920:	mov	x0, x20
  40d924:	blr	x2
  40d928:	mov	x25, x0
  40d92c:	add	x0, x20, x28
  40d930:	cmp	x22, x0
  40d934:	b.ls	40d8ac <ferror@plt+0xa00c>  // b.plast
  40d938:	add	x20, x20, w19, uxtw #1
  40d93c:	sub	x1, x22, x0
  40d940:	cmp	x22, x20
  40d944:	csel	w1, w19, w1, hi  // hi = pmore
  40d948:	cbz	w1, 40d9a0 <ferror@plt+0xa100>
  40d94c:	bl	42e320 <warn@@Base+0x318>
  40d950:	mov	x21, x0
  40d954:	ldr	x1, [sp, #120]
  40d958:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40d95c:	add	x0, x0, #0xece
  40d960:	bl	4037a0 <printf@plt>
  40d964:	orr	x0, x25, x21
  40d968:	cbnz	x0, 40d9a8 <ferror@plt+0xa108>
  40d96c:	mov	w2, #0x5                   	// #5
  40d970:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40d974:	add	x1, x1, #0xeda
  40d978:	bl	403700 <dcgettext@plt>
  40d97c:	ldp	x19, x20, [sp, #16]
  40d980:	ldp	x21, x22, [sp, #32]
  40d984:	ldp	x23, x24, [sp, #48]
  40d988:	ldp	x25, x26, [sp, #64]
  40d98c:	ldp	x27, x28, [sp, #80]
  40d990:	ldp	x29, x30, [sp], #128
  40d994:	b	4037a0 <printf@plt>
  40d998:	mov	x25, #0x0                   	// #0
  40d99c:	b	40d92c <ferror@plt+0xa08c>
  40d9a0:	mov	x21, #0x0                   	// #0
  40d9a4:	b	40d954 <ferror@plt+0xa0b4>
  40d9a8:	mov	w1, w19
  40d9ac:	bics	xzr, x23, x25
  40d9b0:	b.ne	40d9e4 <ferror@plt+0xa144>  // b.any
  40d9b4:	bics	xzr, x23, x21
  40d9b8:	b.eq	40d9e4 <ferror@plt+0xa144>  // b.none
  40d9bc:	mov	x0, x25
  40d9c0:	bl	40a8f0 <ferror@plt+0x7050>
  40d9c4:	mov	w1, w19
  40d9c8:	mov	x0, x21
  40d9cc:	bl	40a8f0 <ferror@plt+0x7050>
  40d9d0:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40d9d4:	add	x0, x0, #0xee9
  40d9d8:	bl	403450 <puts@plt>
  40d9dc:	mov	x24, x21
  40d9e0:	b	40d8a4 <ferror@plt+0xa004>
  40d9e4:	add	x0, x24, x25
  40d9e8:	bl	40a8f0 <ferror@plt+0x7050>
  40d9ec:	mov	w1, w19
  40d9f0:	add	x0, x24, x21
  40d9f4:	bl	40a8f0 <ferror@plt+0x7050>
  40d9f8:	cmp	x25, x21
  40d9fc:	b.ne	40da30 <ferror@plt+0xa190>  // b.any
  40da00:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  40da04:	add	x1, x1, #0xf21
  40da08:	mov	w2, #0x5                   	// #5
  40da0c:	mov	x0, #0x0                   	// #0
  40da10:	bl	403700 <dcgettext@plt>
  40da14:	adrp	x1, 458000 <_sch_istable+0x1478>
  40da18:	ldr	x1, [x1, #3800]
  40da1c:	bl	402fe0 <fputs@plt>
  40da20:	mov	w0, #0xa                   	// #10
  40da24:	mov	x21, x24
  40da28:	bl	403800 <putchar@plt>
  40da2c:	b	40d9dc <ferror@plt+0xa13c>
  40da30:	b.ls	40da20 <ferror@plt+0xa180>  // b.plast
  40da34:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  40da38:	mov	w2, #0x5                   	// #5
  40da3c:	add	x1, x1, #0xf31
  40da40:	b	40da0c <ferror@plt+0xa16c>
  40da44:	mov	x9, x0
  40da48:	mov	x7, #0x0                   	// #0
  40da4c:	mov	w5, #0x1                   	// #1
  40da50:	mov	w6, #0x0                   	// #0
  40da54:	mov	x0, #0x0                   	// #0
  40da58:	mov	w12, #0x3                   	// #3
  40da5c:	add	x8, x9, x7
  40da60:	mov	w11, w7
  40da64:	cmp	x1, x8
  40da68:	b.ls	40dac4 <ferror@plt+0xa224>  // b.plast
  40da6c:	ldrb	w10, [x9, x7]
  40da70:	add	w11, w7, #0x1
  40da74:	cmp	w6, #0x3f
  40da78:	and	w8, w10, #0x7f
  40da7c:	b.hi	40dad8 <ferror@plt+0xa238>  // b.pmore
  40da80:	and	x8, x8, #0xff
  40da84:	lsl	x13, x8, x6
  40da88:	orr	x0, x0, x13
  40da8c:	lsr	x13, x0, x6
  40da90:	cmp	x8, x13
  40da94:	csel	w5, w5, w12, eq  // eq = none
  40da98:	add	w6, w6, #0x7
  40da9c:	add	x7, x7, #0x1
  40daa0:	tbnz	w10, #7, 40da5c <ferror@plt+0xa1bc>
  40daa4:	cmp	w6, #0x3f
  40daa8:	and	w5, w5, #0xfffffffe
  40daac:	ccmp	w2, #0x0, #0x4, ls  // ls = plast
  40dab0:	b.eq	40dac4 <ferror@plt+0xa224>  // b.none
  40dab4:	tbz	w10, #6, 40dac4 <ferror@plt+0xa224>
  40dab8:	mov	x1, #0xffffffffffffffff    	// #-1
  40dabc:	lsl	x6, x1, x6
  40dac0:	orr	x0, x0, x6
  40dac4:	cbz	x3, 40dacc <ferror@plt+0xa22c>
  40dac8:	str	w11, [x3]
  40dacc:	cbz	x4, 40dad4 <ferror@plt+0xa234>
  40dad0:	str	w5, [x4]
  40dad4:	ret
  40dad8:	cmp	w8, #0x0
  40dadc:	csel	w5, w5, w12, eq  // eq = none
  40dae0:	b	40da9c <ferror@plt+0xa1fc>
  40dae4:	stp	x29, x30, [sp, #-96]!
  40dae8:	mov	x29, sp
  40daec:	stp	x19, x20, [sp, #16]
  40daf0:	mov	x19, x0
  40daf4:	mov	x20, x1
  40daf8:	stp	x21, x22, [sp, #32]
  40dafc:	stp	x23, x24, [sp, #48]
  40db00:	str	x25, [sp, #64]
  40db04:	adrp	x22, 459000 <_bfd_std_section+0x120>
  40db08:	add	x22, x22, #0x4f8
  40db0c:	cmp	x19, x20
  40db10:	b.cc	40db30 <ferror@plt+0xa290>  // b.lo, b.ul, b.last
  40db14:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40db18:	add	x1, x1, #0xef8
  40db1c:	mov	w2, #0x5                   	// #5
  40db20:	mov	x0, #0x0                   	// #0
  40db24:	bl	403700 <dcgettext@plt>
  40db28:	bl	42db14 <error@@Base>
  40db2c:	b	40db60 <ferror@plt+0xa2c0>
  40db30:	add	x4, sp, #0x5c
  40db34:	add	x3, sp, #0x58
  40db38:	mov	x1, x20
  40db3c:	mov	w2, #0x0                   	// #0
  40db40:	mov	x0, x19
  40db44:	bl	40da44 <ferror@plt+0xa1a4>
  40db48:	mov	x23, x0
  40db4c:	ldp	w21, w0, [sp, #88]
  40db50:	add	x21, x19, x21
  40db54:	bl	40c10c <ferror@plt+0x886c>
  40db58:	cmp	x20, x21
  40db5c:	b.ne	40db80 <ferror@plt+0xa2e0>  // b.any
  40db60:	mov	x21, #0x0                   	// #0
  40db64:	mov	x0, x21
  40db68:	ldp	x19, x20, [sp, #16]
  40db6c:	ldp	x21, x22, [sp, #32]
  40db70:	ldp	x23, x24, [sp, #48]
  40db74:	ldr	x25, [sp, #64]
  40db78:	ldp	x29, x30, [sp], #96
  40db7c:	ret
  40db80:	cbz	x23, 40db64 <ferror@plt+0xa2c4>
  40db84:	add	x4, sp, #0x5c
  40db88:	add	x3, sp, #0x58
  40db8c:	mov	x1, x20
  40db90:	mov	w2, #0x0                   	// #0
  40db94:	mov	x0, x21
  40db98:	bl	40da44 <ferror@plt+0xa1a4>
  40db9c:	mov	x24, x0
  40dba0:	ldp	w25, w0, [sp, #88]
  40dba4:	add	x19, x21, x25
  40dba8:	bl	40c10c <ferror@plt+0x886c>
  40dbac:	cmp	x20, x19
  40dbb0:	b.eq	40db60 <ferror@plt+0xa2c0>  // b.none
  40dbb4:	ldrb	w21, [x21, x25]
  40dbb8:	add	x19, x19, #0x1
  40dbbc:	mov	x0, #0x30                  	// #48
  40dbc0:	bl	4031c0 <malloc@plt>
  40dbc4:	cbz	x0, 40dbe8 <ferror@plt+0xa348>
  40dbc8:	ldr	x1, [x22, #96]
  40dbcc:	stp	x23, x24, [x0]
  40dbd0:	str	w21, [x0, #16]
  40dbd4:	stp	xzr, xzr, [x0, #24]
  40dbd8:	str	xzr, [x0, #40]
  40dbdc:	cbnz	x1, 40dcc0 <ferror@plt+0xa420>
  40dbe0:	str	x0, [x22, #96]
  40dbe4:	str	x0, [x22, #104]
  40dbe8:	add	x4, sp, #0x5c
  40dbec:	add	x3, sp, #0x58
  40dbf0:	mov	x1, x20
  40dbf4:	mov	x0, x19
  40dbf8:	mov	w2, #0x0                   	// #0
  40dbfc:	bl	40da44 <ferror@plt+0xa1a4>
  40dc00:	mov	x23, x0
  40dc04:	ldr	w0, [sp, #88]
  40dc08:	add	x19, x19, x0
  40dc0c:	ldr	w0, [sp, #92]
  40dc10:	bl	40c10c <ferror@plt+0x886c>
  40dc14:	cmp	x20, x19
  40dc18:	b.eq	40db0c <ferror@plt+0xa26c>  // b.none
  40dc1c:	add	x4, sp, #0x5c
  40dc20:	add	x3, sp, #0x58
  40dc24:	mov	x1, x20
  40dc28:	mov	x0, x19
  40dc2c:	mov	w2, #0x0                   	// #0
  40dc30:	bl	40da44 <ferror@plt+0xa1a4>
  40dc34:	mov	x24, x0
  40dc38:	ldr	w0, [sp, #88]
  40dc3c:	add	x19, x19, x0
  40dc40:	ldr	w0, [sp, #92]
  40dc44:	bl	40c10c <ferror@plt+0x886c>
  40dc48:	cmp	x20, x19
  40dc4c:	b.eq	40db04 <ferror@plt+0xa264>  // b.none
  40dc50:	cmp	x24, #0x21
  40dc54:	b.ne	40dccc <ferror@plt+0xa42c>  // b.any
  40dc58:	add	x4, sp, #0x5c
  40dc5c:	add	x3, sp, #0x58
  40dc60:	mov	x1, x20
  40dc64:	mov	x0, x19
  40dc68:	mov	w2, #0x1                   	// #1
  40dc6c:	bl	40da44 <ferror@plt+0xa1a4>
  40dc70:	mov	x21, x0
  40dc74:	ldr	w0, [sp, #88]
  40dc78:	add	x19, x19, x0
  40dc7c:	ldr	w0, [sp, #92]
  40dc80:	bl	40c10c <ferror@plt+0x886c>
  40dc84:	cmp	x20, x19
  40dc88:	b.eq	40db04 <ferror@plt+0xa264>  // b.none
  40dc8c:	mov	x0, #0x20                  	// #32
  40dc90:	bl	4031c0 <malloc@plt>
  40dc94:	mov	x1, x0
  40dc98:	cbz	x0, 40dcb8 <ferror@plt+0xa418>
  40dc9c:	ldr	x2, [x22, #104]
  40dca0:	ldr	x0, [x2, #24]
  40dca4:	stp	x23, x24, [x1]
  40dca8:	stp	x21, xzr, [x1, #16]
  40dcac:	cbnz	x0, 40dcd4 <ferror@plt+0xa434>
  40dcb0:	str	x1, [x2, #24]
  40dcb4:	str	x1, [x2, #32]
  40dcb8:	cbnz	x23, 40dbe8 <ferror@plt+0xa348>
  40dcbc:	b	40db04 <ferror@plt+0xa264>
  40dcc0:	ldr	x1, [x22, #104]
  40dcc4:	str	x0, [x1, #40]
  40dcc8:	b	40dbe4 <ferror@plt+0xa344>
  40dccc:	mov	x21, #0xffffffffffffffff    	// #-1
  40dcd0:	b	40dc8c <ferror@plt+0xa3ec>
  40dcd4:	ldr	x0, [x2, #32]
  40dcd8:	str	x1, [x0, #24]
  40dcdc:	b	40dcb4 <ferror@plt+0xa414>
  40dce0:	stp	x29, x30, [sp, #-96]!
  40dce4:	mov	x29, sp
  40dce8:	stp	x19, x20, [sp, #16]
  40dcec:	stp	x23, x24, [sp, #48]
  40dcf0:	adrp	x23, 459000 <_bfd_std_section+0x120>
  40dcf4:	add	x23, x23, #0x4f8
  40dcf8:	ldr	x19, [x0, #32]
  40dcfc:	stp	x21, x22, [sp, #32]
  40dd00:	mov	x22, x0
  40dd04:	ldr	x24, [x0, #48]
  40dd08:	stp	x25, x26, [sp, #64]
  40dd0c:	adrp	x25, 434000 <warn@@Base+0x5ff8>
  40dd10:	add	x24, x19, x24
  40dd14:	add	x25, x25, #0xf6a
  40dd18:	stp	x27, x28, [sp, #80]
  40dd1c:	bl	40cc20 <ferror@plt+0x9380>
  40dd20:	bl	40a5fc <ferror@plt+0x6d5c>
  40dd24:	ldr	x0, [x23, #96]
  40dd28:	cbnz	x0, 40dda8 <ferror@plt+0xa508>
  40dd2c:	mov	x1, x24
  40dd30:	mov	x0, x19
  40dd34:	bl	40dae4 <ferror@plt+0xa244>
  40dd38:	mov	x21, x0
  40dd3c:	ldr	x0, [x23, #96]
  40dd40:	cbz	x0, 40dd74 <ferror@plt+0xa4d4>
  40dd44:	mov	w2, #0x5                   	// #5
  40dd48:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40dd4c:	mov	x0, #0x0                   	// #0
  40dd50:	add	x1, x1, #0xf23
  40dd54:	bl	403700 <dcgettext@plt>
  40dd58:	adrp	x26, 434000 <warn@@Base+0x5ff8>
  40dd5c:	ldr	x1, [x22, #32]
  40dd60:	add	x26, x26, #0xf46
  40dd64:	sub	x1, x19, x1
  40dd68:	bl	4037a0 <printf@plt>
  40dd6c:	ldr	x19, [x23, #96]
  40dd70:	cbnz	x19, 40ddb0 <ferror@plt+0xa510>
  40dd74:	cbnz	x21, 40dda0 <ferror@plt+0xa500>
  40dd78:	mov	w0, #0xa                   	// #10
  40dd7c:	bl	403800 <putchar@plt>
  40dd80:	mov	w0, #0x1                   	// #1
  40dd84:	ldp	x19, x20, [sp, #16]
  40dd88:	ldp	x21, x22, [sp, #32]
  40dd8c:	ldp	x23, x24, [sp, #48]
  40dd90:	ldp	x25, x26, [sp, #64]
  40dd94:	ldp	x27, x28, [sp, #80]
  40dd98:	ldp	x29, x30, [sp], #96
  40dd9c:	ret
  40dda0:	mov	x19, x21
  40dda4:	b	40dd20 <ferror@plt+0xa480>
  40dda8:	mov	x21, #0x0                   	// #0
  40ddac:	b	40dd44 <ferror@plt+0xa4a4>
  40ddb0:	ldp	x27, x0, [x19]
  40ddb4:	bl	40c3f0 <ferror@plt+0x8b50>
  40ddb8:	mov	x20, x0
  40ddbc:	ldr	w0, [x19, #16]
  40ddc0:	mov	w2, #0x5                   	// #5
  40ddc4:	cbz	w0, 40de08 <ferror@plt+0xa568>
  40ddc8:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40ddcc:	add	x1, x1, #0xf39
  40ddd0:	mov	x0, #0x0                   	// #0
  40ddd4:	bl	403700 <dcgettext@plt>
  40ddd8:	mov	x2, x20
  40dddc:	mov	x3, x0
  40dde0:	mov	x1, x27
  40dde4:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40dde8:	add	x0, x0, #0xf52
  40ddec:	bl	4037a0 <printf@plt>
  40ddf0:	ldr	x20, [x19, #24]
  40ddf4:	adrp	x27, 435000 <warn@@Base+0x6ff8>
  40ddf8:	add	x27, x27, #0x264
  40ddfc:	cbnz	x20, 40de10 <ferror@plt+0xa570>
  40de00:	ldr	x19, [x19, #40]
  40de04:	b	40dd70 <ferror@plt+0xa4d0>
  40de08:	mov	x1, x26
  40de0c:	b	40ddd0 <ferror@plt+0xa530>
  40de10:	ldr	x0, [x20]
  40de14:	bl	40c46c <ferror@plt+0x8bcc>
  40de18:	mov	x28, x0
  40de1c:	ldr	x0, [x20, #8]
  40de20:	bl	40c4f4 <ferror@plt+0x8c54>
  40de24:	mov	x2, x0
  40de28:	mov	x1, x28
  40de2c:	mov	x0, x25
  40de30:	bl	4037a0 <printf@plt>
  40de34:	ldr	x0, [x20, #8]
  40de38:	cmp	x0, #0x21
  40de3c:	b.ne	40de4c <ferror@plt+0xa5ac>  // b.any
  40de40:	ldr	x1, [x20, #16]
  40de44:	mov	x0, x27
  40de48:	bl	4037a0 <printf@plt>
  40de4c:	mov	w0, #0xa                   	// #10
  40de50:	bl	403800 <putchar@plt>
  40de54:	ldr	x20, [x20, #24]
  40de58:	b	40ddfc <ferror@plt+0xa55c>
  40de5c:	mov	x5, x1
  40de60:	stp	x29, x30, [sp, #-32]!
  40de64:	mov	x1, x2
  40de68:	mov	x29, sp
  40de6c:	mov	w2, w3
  40de70:	add	x4, sp, #0x1c
  40de74:	mov	x3, x5
  40de78:	bl	40da44 <ferror@plt+0xa1a4>
  40de7c:	mov	x1, x0
  40de80:	ldr	w0, [sp, #28]
  40de84:	cbz	w0, 40de94 <ferror@plt+0xa5f4>
  40de88:	bl	40c10c <ferror@plt+0x886c>
  40de8c:	ldp	x29, x30, [sp], #32
  40de90:	ret
  40de94:	cmp	w2, #0x0
  40de98:	adrp	x3, 43c000 <warn@@Base+0xdff8>
  40de9c:	add	x3, x3, #0x95d
  40dea0:	adrp	x4, 437000 <warn@@Base+0x8ff8>
  40dea4:	add	x0, x4, #0x57a
  40dea8:	csel	x0, x0, x3, ne  // ne = any
  40deac:	bl	40a72c <ferror@plt+0x6e8c>
  40deb0:	mov	x1, x0
  40deb4:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40deb8:	add	x0, x0, #0x31c
  40debc:	bl	4037a0 <printf@plt>
  40dec0:	b	40de8c <ferror@plt+0xa5ec>
  40dec4:	stp	x29, x30, [sp, #-176]!
  40dec8:	mov	x29, sp
  40decc:	stp	x23, x24, [sp, #48]
  40ded0:	mov	w24, #0x8                   	// #8
  40ded4:	cmp	w2, w24
  40ded8:	stp	x19, x20, [sp, #16]
  40dedc:	add	x19, x0, x4
  40dee0:	mov	x23, x5
  40dee4:	str	x0, [sp, #152]
  40dee8:	csel	w0, w2, w24, ls  // ls = plast
  40deec:	str	w0, [sp, #116]
  40def0:	csel	w0, w2, w24, ls  // ls = plast
  40def4:	cmp	w1, w24
  40def8:	stp	x21, x22, [sp, #32]
  40defc:	mov	w21, w1
  40df00:	mov	w22, w2
  40df04:	stp	x25, x26, [sp, #64]
  40df08:	mov	w25, w3
  40df0c:	stp	x27, x28, [sp, #80]
  40df10:	csel	w27, w1, w24, ls  // ls = plast
  40df14:	mov	x28, x6
  40df18:	csel	w24, w1, w24, ls  // ls = plast
  40df1c:	str	x0, [sp, #104]
  40df20:	adrp	x0, 43a000 <warn@@Base+0xbff8>
  40df24:	add	x0, x0, #0x21c
  40df28:	mov	w26, #0x0                   	// #0
  40df2c:	str	x0, [sp, #128]
  40df30:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40df34:	add	x0, x0, #0x621
  40df38:	str	x0, [sp, #136]
  40df3c:	ldr	x1, [sp, #152]
  40df40:	cmp	x1, x19
  40df44:	b.cs	40ee3c <ferror@plt+0xb59c>  // b.hs, b.nlast
  40df48:	add	x0, x1, #0x1
  40df4c:	str	x0, [sp, #152]
  40df50:	ldrb	w20, [x1]
  40df54:	sub	w2, w20, #0x3
  40df58:	cmp	w2, #0xfa
  40df5c:	b.hi	40f640 <ferror@plt+0xbda0>  // b.pmore
  40df60:	ldr	x3, [sp, #128]
  40df64:	ldrh	w2, [x3, w2, uxtw #1]
  40df68:	adr	x3, 40df74 <ferror@plt+0xa6d4>
  40df6c:	add	x2, x3, w2, sxth #2
  40df70:	br	x2
  40df74:	mov	w20, w21
  40df78:	cmp	w21, #0x8
  40df7c:	b.ls	40dfac <ferror@plt+0xa70c>  // b.plast
  40df80:	mov	x3, x20
  40df84:	mov	w4, #0x5                   	// #5
  40df88:	adrp	x2, 433000 <warn@@Base+0x4ff8>
  40df8c:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40df90:	add	x2, x2, #0xdd1
  40df94:	add	x1, x1, #0xe1a
  40df98:	mov	x0, #0x0                   	// #0
  40df9c:	bl	4035d0 <dcngettext@plt>
  40dfa0:	mov	w1, w21
  40dfa4:	mov	w2, #0x8                   	// #8
  40dfa8:	bl	42db14 <error@@Base>
  40dfac:	ldr	x0, [sp, #152]
  40dfb0:	add	x1, x0, x24
  40dfb4:	cmp	x19, x1
  40dfb8:	b.hi	40e028 <ferror@plt+0xa788>  // b.pmore
  40dfbc:	sub	x1, x19, x0
  40dfc0:	cmp	x0, x19
  40dfc4:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  40dfc8:	sub	w2, w1, #0x1
  40dfcc:	cmp	w2, #0x7
  40dfd0:	b.hi	40e030 <ferror@plt+0xa790>  // b.pmore
  40dfd4:	adrp	x2, 45c000 <_bfd_std_section+0x3120>
  40dfd8:	ldr	x2, [x2, #680]
  40dfdc:	blr	x2
  40dfe0:	mov	x1, x0
  40dfe4:	ldr	x3, [sp, #152]
  40dfe8:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  40dfec:	add	x0, x0, #0xda5
  40dff0:	add	x3, x3, x20
  40dff4:	str	x3, [sp, #152]
  40dff8:	bl	40a72c <ferror@plt+0x6e8c>
  40dffc:	mov	x1, x0
  40e000:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e004:	add	x0, x0, #0x8d
  40e008:	bl	4037a0 <printf@plt>
  40e00c:	ldr	x0, [sp, #152]
  40e010:	cmp	x0, x19
  40e014:	b.cs	40df3c <ferror@plt+0xa69c>  // b.hs, b.nlast
  40e018:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e01c:	add	x0, x0, #0x675
  40e020:	bl	4037a0 <printf@plt>
  40e024:	b	40df3c <ferror@plt+0xa69c>
  40e028:	mov	w1, w27
  40e02c:	b	40dfc8 <ferror@plt+0xa728>
  40e030:	mov	x1, #0x0                   	// #0
  40e034:	b	40dfe4 <ferror@plt+0xa744>
  40e038:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e03c:	add	x0, x0, #0x9c
  40e040:	bl	4037a0 <printf@plt>
  40e044:	b	40e00c <ferror@plt+0xa76c>
  40e048:	add	x1, x1, #0x2
  40e04c:	cmp	x19, x1
  40e050:	b.hi	40e094 <ferror@plt+0xa7f4>  // b.pmore
  40e054:	sub	x1, x19, x0
  40e058:	cmp	x0, x19
  40e05c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  40e060:	sub	w2, w1, #0x1
  40e064:	cmp	w2, #0x7
  40e068:	b.hi	40e09c <ferror@plt+0xa7fc>  // b.pmore
  40e06c:	adrp	x2, 45c000 <_bfd_std_section+0x3120>
  40e070:	ldr	x2, [x2, #680]
  40e074:	blr	x2
  40e078:	mov	x1, x0
  40e07c:	ldr	x0, [sp, #152]
  40e080:	add	x0, x0, #0x1
  40e084:	str	x0, [sp, #152]
  40e088:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e08c:	add	x0, x0, #0xa8
  40e090:	b	40e008 <ferror@plt+0xa768>
  40e094:	mov	w1, #0x1                   	// #1
  40e098:	b	40e060 <ferror@plt+0xa7c0>
  40e09c:	mov	x1, #0x0                   	// #0
  40e0a0:	b	40e07c <ferror@plt+0xa7dc>
  40e0a4:	add	x1, x1, #0x2
  40e0a8:	cmp	x19, x1
  40e0ac:	b.hi	40e0e4 <ferror@plt+0xa844>  // b.pmore
  40e0b0:	cmp	x0, x19
  40e0b4:	b.cs	40e0ec <ferror@plt+0xa84c>  // b.hs, b.nlast
  40e0b8:	sub	x2, x19, x0
  40e0bc:	mov	w1, w2
  40e0c0:	cbz	w2, 40e0ec <ferror@plt+0xa84c>
  40e0c4:	bl	42e320 <warn@@Base+0x318>
  40e0c8:	mov	x1, x0
  40e0cc:	ldr	x0, [sp, #152]
  40e0d0:	add	x0, x0, #0x1
  40e0d4:	str	x0, [sp, #152]
  40e0d8:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e0dc:	add	x0, x0, #0xbb
  40e0e0:	b	40e008 <ferror@plt+0xa768>
  40e0e4:	mov	w1, #0x1                   	// #1
  40e0e8:	b	40e0c4 <ferror@plt+0xa824>
  40e0ec:	mov	x1, #0x0                   	// #0
  40e0f0:	b	40e0cc <ferror@plt+0xa82c>
  40e0f4:	add	x1, x1, #0x3
  40e0f8:	cmp	x19, x1
  40e0fc:	b.hi	40e140 <ferror@plt+0xa8a0>  // b.pmore
  40e100:	sub	x1, x19, x0
  40e104:	cmp	x0, x19
  40e108:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  40e10c:	sub	w2, w1, #0x1
  40e110:	cmp	w2, #0x7
  40e114:	b.hi	40e148 <ferror@plt+0xa8a8>  // b.pmore
  40e118:	adrp	x2, 45c000 <_bfd_std_section+0x3120>
  40e11c:	ldr	x2, [x2, #680]
  40e120:	blr	x2
  40e124:	mov	x1, x0
  40e128:	ldr	x0, [sp, #152]
  40e12c:	add	x0, x0, #0x2
  40e130:	str	x0, [sp, #152]
  40e134:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e138:	add	x0, x0, #0xce
  40e13c:	b	40e008 <ferror@plt+0xa768>
  40e140:	mov	w1, #0x2                   	// #2
  40e144:	b	40e10c <ferror@plt+0xa86c>
  40e148:	mov	x1, #0x0                   	// #0
  40e14c:	b	40e128 <ferror@plt+0xa888>
  40e150:	add	x1, x1, #0x3
  40e154:	cmp	x19, x1
  40e158:	b.hi	40e190 <ferror@plt+0xa8f0>  // b.pmore
  40e15c:	cmp	x0, x19
  40e160:	b.cs	40e198 <ferror@plt+0xa8f8>  // b.hs, b.nlast
  40e164:	sub	x2, x19, x0
  40e168:	mov	w1, w2
  40e16c:	cbz	w2, 40e198 <ferror@plt+0xa8f8>
  40e170:	bl	42e320 <warn@@Base+0x318>
  40e174:	mov	x1, x0
  40e178:	ldr	x0, [sp, #152]
  40e17c:	add	x0, x0, #0x2
  40e180:	str	x0, [sp, #152]
  40e184:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e188:	add	x0, x0, #0xe1
  40e18c:	b	40e008 <ferror@plt+0xa768>
  40e190:	mov	w1, #0x2                   	// #2
  40e194:	b	40e170 <ferror@plt+0xa8d0>
  40e198:	mov	x1, #0x0                   	// #0
  40e19c:	b	40e178 <ferror@plt+0xa8d8>
  40e1a0:	add	x1, x1, #0x5
  40e1a4:	cmp	x19, x1
  40e1a8:	b.hi	40e1ec <ferror@plt+0xa94c>  // b.pmore
  40e1ac:	sub	x1, x19, x0
  40e1b0:	cmp	x0, x19
  40e1b4:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  40e1b8:	sub	w2, w1, #0x1
  40e1bc:	cmp	w2, #0x7
  40e1c0:	b.hi	40e1f4 <ferror@plt+0xa954>  // b.pmore
  40e1c4:	adrp	x2, 45c000 <_bfd_std_section+0x3120>
  40e1c8:	ldr	x2, [x2, #680]
  40e1cc:	blr	x2
  40e1d0:	mov	x1, x0
  40e1d4:	ldr	x0, [sp, #152]
  40e1d8:	add	x0, x0, #0x4
  40e1dc:	str	x0, [sp, #152]
  40e1e0:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e1e4:	add	x0, x0, #0xf4
  40e1e8:	b	40e008 <ferror@plt+0xa768>
  40e1ec:	mov	w1, #0x4                   	// #4
  40e1f0:	b	40e1b8 <ferror@plt+0xa918>
  40e1f4:	mov	x1, #0x0                   	// #0
  40e1f8:	b	40e1d4 <ferror@plt+0xa934>
  40e1fc:	add	x1, x1, #0x5
  40e200:	cmp	x19, x1
  40e204:	b.hi	40e23c <ferror@plt+0xa99c>  // b.pmore
  40e208:	cmp	x0, x19
  40e20c:	b.cs	40e244 <ferror@plt+0xa9a4>  // b.hs, b.nlast
  40e210:	sub	x2, x19, x0
  40e214:	mov	w1, w2
  40e218:	cbz	w2, 40e244 <ferror@plt+0xa9a4>
  40e21c:	bl	42e320 <warn@@Base+0x318>
  40e220:	mov	x1, x0
  40e224:	ldr	x0, [sp, #152]
  40e228:	add	x0, x0, #0x4
  40e22c:	str	x0, [sp, #152]
  40e230:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e234:	add	x0, x0, #0x107
  40e238:	b	40e008 <ferror@plt+0xa768>
  40e23c:	mov	w1, #0x4                   	// #4
  40e240:	b	40e21c <ferror@plt+0xa97c>
  40e244:	mov	x1, #0x0                   	// #0
  40e248:	b	40e224 <ferror@plt+0xa984>
  40e24c:	add	x1, x1, #0x5
  40e250:	cmp	x19, x1
  40e254:	b.hi	40e2e8 <ferror@plt+0xaa48>  // b.pmore
  40e258:	sub	x1, x19, x0
  40e25c:	cmp	x0, x19
  40e260:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  40e264:	sub	w2, w1, #0x1
  40e268:	cmp	w2, #0x7
  40e26c:	b.hi	40e2f0 <ferror@plt+0xaa50>  // b.pmore
  40e270:	adrp	x2, 45c000 <_bfd_std_section+0x3120>
  40e274:	ldr	x2, [x2, #680]
  40e278:	blr	x2
  40e27c:	mov	x1, x0
  40e280:	ldr	x0, [sp, #152]
  40e284:	add	x0, x0, #0x4
  40e288:	str	x0, [sp, #152]
  40e28c:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e290:	add	x0, x0, #0x11a
  40e294:	bl	4037a0 <printf@plt>
  40e298:	ldr	x0, [sp, #152]
  40e29c:	add	x1, x0, #0x4
  40e2a0:	cmp	x19, x1
  40e2a4:	b.hi	40e2f8 <ferror@plt+0xaa58>  // b.pmore
  40e2a8:	sub	x1, x19, x0
  40e2ac:	cmp	x0, x19
  40e2b0:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  40e2b4:	sub	w2, w1, #0x1
  40e2b8:	cmp	w2, #0x7
  40e2bc:	b.hi	40e300 <ferror@plt+0xaa60>  // b.pmore
  40e2c0:	adrp	x2, 45c000 <_bfd_std_section+0x3120>
  40e2c4:	ldr	x2, [x2, #680]
  40e2c8:	blr	x2
  40e2cc:	mov	x1, x0
  40e2d0:	ldr	x0, [sp, #152]
  40e2d4:	add	x0, x0, #0x4
  40e2d8:	str	x0, [sp, #152]
  40e2dc:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  40e2e0:	add	x0, x0, #0xbdd
  40e2e4:	b	40e008 <ferror@plt+0xa768>
  40e2e8:	mov	w1, #0x4                   	// #4
  40e2ec:	b	40e264 <ferror@plt+0xa9c4>
  40e2f0:	mov	x1, #0x0                   	// #0
  40e2f4:	b	40e280 <ferror@plt+0xa9e0>
  40e2f8:	mov	w1, #0x4                   	// #4
  40e2fc:	b	40e2b4 <ferror@plt+0xaa14>
  40e300:	mov	x1, #0x0                   	// #0
  40e304:	b	40e2d0 <ferror@plt+0xaa30>
  40e308:	add	x1, x1, #0x5
  40e30c:	cmp	x19, x1
  40e310:	b.hi	40e38c <ferror@plt+0xaaec>  // b.pmore
  40e314:	cmp	x0, x19
  40e318:	b.cs	40e394 <ferror@plt+0xaaf4>  // b.hs, b.nlast
  40e31c:	sub	x2, x19, x0
  40e320:	mov	w1, w2
  40e324:	cbz	w2, 40e394 <ferror@plt+0xaaf4>
  40e328:	bl	42e320 <warn@@Base+0x318>
  40e32c:	mov	x1, x0
  40e330:	ldr	x0, [sp, #152]
  40e334:	add	x0, x0, #0x4
  40e338:	str	x0, [sp, #152]
  40e33c:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e340:	add	x0, x0, #0x12e
  40e344:	bl	4037a0 <printf@plt>
  40e348:	ldr	x0, [sp, #152]
  40e34c:	add	x1, x0, #0x4
  40e350:	cmp	x19, x1
  40e354:	b.hi	40e39c <ferror@plt+0xaafc>  // b.pmore
  40e358:	cmp	x0, x19
  40e35c:	b.cs	40e3a4 <ferror@plt+0xab04>  // b.hs, b.nlast
  40e360:	sub	x2, x19, x0
  40e364:	mov	w1, w2
  40e368:	cbz	w2, 40e3a4 <ferror@plt+0xab04>
  40e36c:	bl	42e320 <warn@@Base+0x318>
  40e370:	mov	x1, x0
  40e374:	ldr	x0, [sp, #152]
  40e378:	add	x0, x0, #0x4
  40e37c:	str	x0, [sp, #152]
  40e380:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e384:	add	x0, x0, #0x266
  40e388:	b	40e008 <ferror@plt+0xa768>
  40e38c:	mov	w1, #0x4                   	// #4
  40e390:	b	40e328 <ferror@plt+0xaa88>
  40e394:	mov	x1, #0x0                   	// #0
  40e398:	b	40e330 <ferror@plt+0xaa90>
  40e39c:	mov	w1, #0x4                   	// #4
  40e3a0:	b	40e36c <ferror@plt+0xaacc>
  40e3a4:	mov	x1, #0x0                   	// #0
  40e3a8:	b	40e374 <ferror@plt+0xaad4>
  40e3ac:	add	x4, sp, #0xac
  40e3b0:	add	x3, sp, #0xa8
  40e3b4:	mov	w2, #0x0                   	// #0
  40e3b8:	mov	x1, x19
  40e3bc:	bl	40da44 <ferror@plt+0xa1a4>
  40e3c0:	mov	x20, x0
  40e3c4:	ldr	x0, [sp, #152]
  40e3c8:	ldr	w1, [sp, #168]
  40e3cc:	add	x0, x0, x1
  40e3d0:	str	x0, [sp, #152]
  40e3d4:	ldr	w0, [sp, #172]
  40e3d8:	bl	40c10c <ferror@plt+0x886c>
  40e3dc:	mov	x1, x20
  40e3e0:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  40e3e4:	add	x0, x0, #0x95d
  40e3e8:	bl	40a72c <ferror@plt+0x6e8c>
  40e3ec:	mov	x1, x0
  40e3f0:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e3f4:	add	x0, x0, #0x142
  40e3f8:	b	40e008 <ferror@plt+0xa768>
  40e3fc:	add	x4, sp, #0xac
  40e400:	add	x3, sp, #0xa8
  40e404:	mov	w2, #0x1                   	// #1
  40e408:	mov	x1, x19
  40e40c:	bl	40da44 <ferror@plt+0xa1a4>
  40e410:	mov	x20, x0
  40e414:	ldr	x0, [sp, #152]
  40e418:	ldr	w1, [sp, #168]
  40e41c:	add	x0, x0, x1
  40e420:	str	x0, [sp, #152]
  40e424:	ldr	w0, [sp, #172]
  40e428:	bl	40c10c <ferror@plt+0x886c>
  40e42c:	mov	x1, x20
  40e430:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  40e434:	add	x0, x0, #0x57a
  40e438:	bl	40a72c <ferror@plt+0x6e8c>
  40e43c:	mov	x1, x0
  40e440:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e444:	add	x0, x0, #0x153
  40e448:	b	40e008 <ferror@plt+0xa768>
  40e44c:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e450:	add	x0, x0, #0x164
  40e454:	b	40e040 <ferror@plt+0xa7a0>
  40e458:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e45c:	add	x0, x0, #0x16e
  40e460:	b	40e040 <ferror@plt+0xa7a0>
  40e464:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e468:	add	x0, x0, #0x179
  40e46c:	b	40e040 <ferror@plt+0xa7a0>
  40e470:	add	x1, x1, #0x2
  40e474:	cmp	x19, x1
  40e478:	b.hi	40e4bc <ferror@plt+0xac1c>  // b.pmore
  40e47c:	sub	x1, x19, x0
  40e480:	cmp	x0, x19
  40e484:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  40e488:	sub	w2, w1, #0x1
  40e48c:	cmp	w2, #0x7
  40e490:	b.hi	40e4c4 <ferror@plt+0xac24>  // b.pmore
  40e494:	adrp	x2, 45c000 <_bfd_std_section+0x3120>
  40e498:	ldr	x2, [x2, #680]
  40e49c:	blr	x2
  40e4a0:	mov	x1, x0
  40e4a4:	ldr	x0, [sp, #152]
  40e4a8:	add	x0, x0, #0x1
  40e4ac:	str	x0, [sp, #152]
  40e4b0:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e4b4:	add	x0, x0, #0x184
  40e4b8:	b	40e008 <ferror@plt+0xa768>
  40e4bc:	mov	w1, #0x1                   	// #1
  40e4c0:	b	40e488 <ferror@plt+0xabe8>
  40e4c4:	mov	x1, #0x0                   	// #0
  40e4c8:	b	40e4a4 <ferror@plt+0xac04>
  40e4cc:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e4d0:	add	x0, x0, #0x194
  40e4d4:	b	40e040 <ferror@plt+0xa7a0>
  40e4d8:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e4dc:	add	x0, x0, #0x19f
  40e4e0:	b	40e040 <ferror@plt+0xa7a0>
  40e4e4:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e4e8:	add	x0, x0, #0x1a9
  40e4ec:	b	40e040 <ferror@plt+0xa7a0>
  40e4f0:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e4f4:	add	x0, x0, #0x1b6
  40e4f8:	b	40e040 <ferror@plt+0xa7a0>
  40e4fc:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e500:	add	x0, x0, #0x1c0
  40e504:	b	40e040 <ferror@plt+0xa7a0>
  40e508:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e50c:	add	x0, x0, #0x1ca
  40e510:	b	40e040 <ferror@plt+0xa7a0>
  40e514:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e518:	add	x0, x0, #0x1d4
  40e51c:	b	40e040 <ferror@plt+0xa7a0>
  40e520:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e524:	add	x0, x0, #0x1e0
  40e528:	b	40e040 <ferror@plt+0xa7a0>
  40e52c:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e530:	add	x0, x0, #0x1ea
  40e534:	b	40e040 <ferror@plt+0xa7a0>
  40e538:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e53c:	add	x0, x0, #0x1f4
  40e540:	b	40e040 <ferror@plt+0xa7a0>
  40e544:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e548:	add	x0, x0, #0x1fe
  40e54c:	b	40e040 <ferror@plt+0xa7a0>
  40e550:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e554:	add	x0, x0, #0x208
  40e558:	b	40e040 <ferror@plt+0xa7a0>
  40e55c:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e560:	add	x0, x0, #0x211
  40e564:	b	40e040 <ferror@plt+0xa7a0>
  40e568:	add	x4, sp, #0xac
  40e56c:	add	x3, sp, #0xa8
  40e570:	mov	w2, #0x0                   	// #0
  40e574:	mov	x1, x19
  40e578:	bl	40da44 <ferror@plt+0xa1a4>
  40e57c:	mov	x20, x0
  40e580:	ldr	x0, [sp, #152]
  40e584:	ldr	w1, [sp, #168]
  40e588:	add	x0, x0, x1
  40e58c:	str	x0, [sp, #152]
  40e590:	ldr	w0, [sp, #172]
  40e594:	bl	40c10c <ferror@plt+0x886c>
  40e598:	mov	x1, x20
  40e59c:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  40e5a0:	add	x0, x0, #0x95d
  40e5a4:	bl	40a72c <ferror@plt+0x6e8c>
  40e5a8:	mov	x1, x0
  40e5ac:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e5b0:	add	x0, x0, #0x21c
  40e5b4:	b	40e008 <ferror@plt+0xa768>
  40e5b8:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e5bc:	add	x0, x0, #0x232
  40e5c0:	b	40e040 <ferror@plt+0xa7a0>
  40e5c4:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e5c8:	add	x0, x0, #0x23c
  40e5cc:	b	40e040 <ferror@plt+0xa7a0>
  40e5d0:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e5d4:	add	x0, x0, #0x246
  40e5d8:	b	40e040 <ferror@plt+0xa7a0>
  40e5dc:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e5e0:	add	x0, x0, #0x251
  40e5e4:	b	40e040 <ferror@plt+0xa7a0>
  40e5e8:	add	x1, x1, #0x3
  40e5ec:	cmp	x19, x1
  40e5f0:	b.hi	40e628 <ferror@plt+0xad88>  // b.pmore
  40e5f4:	cmp	x0, x19
  40e5f8:	b.cs	40e630 <ferror@plt+0xad90>  // b.hs, b.nlast
  40e5fc:	sub	x2, x19, x0
  40e600:	mov	w1, w2
  40e604:	cbz	w2, 40e630 <ferror@plt+0xad90>
  40e608:	bl	42e320 <warn@@Base+0x318>
  40e60c:	mov	x1, x0
  40e610:	ldr	x0, [sp, #152]
  40e614:	add	x0, x0, #0x2
  40e618:	str	x0, [sp, #152]
  40e61c:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e620:	add	x0, x0, #0x25b
  40e624:	b	40e008 <ferror@plt+0xa768>
  40e628:	mov	w1, #0x2                   	// #2
  40e62c:	b	40e608 <ferror@plt+0xad68>
  40e630:	mov	x1, #0x0                   	// #0
  40e634:	b	40e610 <ferror@plt+0xad70>
  40e638:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e63c:	add	x0, x0, #0x26a
  40e640:	b	40e040 <ferror@plt+0xa7a0>
  40e644:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e648:	add	x0, x0, #0x273
  40e64c:	b	40e040 <ferror@plt+0xa7a0>
  40e650:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e654:	add	x0, x0, #0x27c
  40e658:	b	40e040 <ferror@plt+0xa7a0>
  40e65c:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e660:	add	x0, x0, #0x285
  40e664:	b	40e040 <ferror@plt+0xa7a0>
  40e668:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e66c:	add	x0, x0, #0x28e
  40e670:	b	40e040 <ferror@plt+0xa7a0>
  40e674:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e678:	add	x0, x0, #0x297
  40e67c:	b	40e040 <ferror@plt+0xa7a0>
  40e680:	add	x1, x1, #0x3
  40e684:	cmp	x19, x1
  40e688:	b.hi	40e6c0 <ferror@plt+0xae20>  // b.pmore
  40e68c:	cmp	x0, x19
  40e690:	b.cs	40e6c8 <ferror@plt+0xae28>  // b.hs, b.nlast
  40e694:	sub	x2, x19, x0
  40e698:	mov	w1, w2
  40e69c:	cbz	w2, 40e6c8 <ferror@plt+0xae28>
  40e6a0:	bl	42e320 <warn@@Base+0x318>
  40e6a4:	mov	x1, x0
  40e6a8:	ldr	x0, [sp, #152]
  40e6ac:	add	x0, x0, #0x2
  40e6b0:	str	x0, [sp, #152]
  40e6b4:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e6b8:	add	x0, x0, #0x2a0
  40e6bc:	b	40e008 <ferror@plt+0xa768>
  40e6c0:	mov	w1, #0x2                   	// #2
  40e6c4:	b	40e6a0 <ferror@plt+0xae00>
  40e6c8:	mov	x1, #0x0                   	// #0
  40e6cc:	b	40e6a8 <ferror@plt+0xae08>
  40e6d0:	sub	w1, w20, #0x30
  40e6d4:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e6d8:	add	x0, x0, #0x2b0
  40e6dc:	bl	4037a0 <printf@plt>
  40e6e0:	b	40e00c <ferror@plt+0xa76c>
  40e6e4:	sub	w20, w20, #0x50
  40e6e8:	mov	w1, #0x1                   	// #1
  40e6ec:	mov	w0, w20
  40e6f0:	bl	40bd64 <ferror@plt+0x84c4>
  40e6f4:	mov	w1, w20
  40e6f8:	mov	x2, x0
  40e6fc:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e700:	add	x0, x0, #0x2bc
  40e704:	bl	4037a0 <printf@plt>
  40e708:	b	40e00c <ferror@plt+0xa76c>
  40e70c:	add	x3, sp, #0xa8
  40e710:	add	x4, sp, #0xac
  40e714:	mov	x1, x19
  40e718:	mov	w2, #0x1                   	// #1
  40e71c:	bl	40da44 <ferror@plt+0xa1a4>
  40e720:	mov	x2, x0
  40e724:	ldr	x0, [sp, #152]
  40e728:	ldr	w1, [sp, #168]
  40e72c:	add	x0, x0, x1
  40e730:	stp	x2, x0, [sp, #144]
  40e734:	ldr	w0, [sp, #172]
  40e738:	bl	40c10c <ferror@plt+0x886c>
  40e73c:	sub	w4, w20, #0x70
  40e740:	mov	w1, #0x1                   	// #1
  40e744:	mov	w0, w4
  40e748:	str	w4, [sp, #120]
  40e74c:	bl	40bd64 <ferror@plt+0x84c4>
  40e750:	mov	x20, x0
  40e754:	ldr	x2, [sp, #144]
  40e758:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  40e75c:	add	x0, x0, #0x57a
  40e760:	mov	x1, x2
  40e764:	bl	40a72c <ferror@plt+0x6e8c>
  40e768:	mov	x3, x0
  40e76c:	ldr	w4, [sp, #120]
  40e770:	mov	x2, x20
  40e774:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e778:	add	x0, x0, #0x2cd
  40e77c:	mov	w1, w4
  40e780:	bl	4037a0 <printf@plt>
  40e784:	b	40e00c <ferror@plt+0xa76c>
  40e788:	mov	w2, #0x0                   	// #0
  40e78c:	add	x4, sp, #0xac
  40e790:	add	x3, sp, #0xa8
  40e794:	mov	x1, x19
  40e798:	bl	40da44 <ferror@plt+0xa1a4>
  40e79c:	mov	x20, x0
  40e7a0:	ldr	x0, [sp, #152]
  40e7a4:	ldr	w1, [sp, #168]
  40e7a8:	add	x0, x0, x1
  40e7ac:	str	x0, [sp, #152]
  40e7b0:	ldr	w0, [sp, #172]
  40e7b4:	bl	40c10c <ferror@plt+0x886c>
  40e7b8:	mov	x1, x20
  40e7bc:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  40e7c0:	add	x0, x0, #0x95d
  40e7c4:	bl	40a72c <ferror@plt+0x6e8c>
  40e7c8:	mov	x3, x0
  40e7cc:	mov	w1, #0x1                   	// #1
  40e7d0:	mov	w0, w20
  40e7d4:	str	x3, [sp, #120]
  40e7d8:	bl	40bd64 <ferror@plt+0x84c4>
  40e7dc:	mov	x2, x0
  40e7e0:	ldr	x3, [sp, #120]
  40e7e4:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e7e8:	add	x0, x0, #0x2e3
  40e7ec:	mov	x1, x3
  40e7f0:	bl	4037a0 <printf@plt>
  40e7f4:	b	40e00c <ferror@plt+0xa76c>
  40e7f8:	add	x4, sp, #0xac
  40e7fc:	add	x3, sp, #0xa8
  40e800:	mov	w2, #0x1                   	// #1
  40e804:	mov	x1, x19
  40e808:	bl	40da44 <ferror@plt+0xa1a4>
  40e80c:	mov	x20, x0
  40e810:	ldr	x0, [sp, #152]
  40e814:	mov	w26, #0x1                   	// #1
  40e818:	ldr	w1, [sp, #168]
  40e81c:	add	x0, x0, x1
  40e820:	str	x0, [sp, #152]
  40e824:	ldr	w0, [sp, #172]
  40e828:	bl	40c10c <ferror@plt+0x886c>
  40e82c:	mov	x1, x20
  40e830:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  40e834:	add	x0, x0, #0x57a
  40e838:	bl	40a72c <ferror@plt+0x6e8c>
  40e83c:	mov	x1, x0
  40e840:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e844:	add	x0, x0, #0x2f7
  40e848:	bl	4037a0 <printf@plt>
  40e84c:	b	40e00c <ferror@plt+0xa76c>
  40e850:	add	x4, sp, #0xac
  40e854:	add	x3, sp, #0xa8
  40e858:	mov	w2, #0x0                   	// #0
  40e85c:	mov	x1, x19
  40e860:	bl	40da44 <ferror@plt+0xa1a4>
  40e864:	mov	x20, x0
  40e868:	ldr	x0, [sp, #152]
  40e86c:	ldr	w1, [sp, #168]
  40e870:	add	x0, x0, x1
  40e874:	str	x0, [sp, #152]
  40e878:	ldr	w0, [sp, #172]
  40e87c:	bl	40c10c <ferror@plt+0x886c>
  40e880:	ldr	x0, [sp, #152]
  40e884:	add	x3, sp, #0xa8
  40e888:	add	x4, sp, #0xac
  40e88c:	mov	x1, x19
  40e890:	mov	w2, #0x1                   	// #1
  40e894:	bl	40da44 <ferror@plt+0xa1a4>
  40e898:	mov	x2, x0
  40e89c:	ldr	x0, [sp, #152]
  40e8a0:	ldr	w1, [sp, #168]
  40e8a4:	add	x0, x0, x1
  40e8a8:	stp	x2, x0, [sp, #144]
  40e8ac:	ldr	w0, [sp, #172]
  40e8b0:	bl	40c10c <ferror@plt+0x886c>
  40e8b4:	mov	x1, x20
  40e8b8:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  40e8bc:	add	x0, x0, #0x95d
  40e8c0:	bl	40a72c <ferror@plt+0x6e8c>
  40e8c4:	mov	x4, x0
  40e8c8:	mov	w1, #0x1                   	// #1
  40e8cc:	mov	w0, w20
  40e8d0:	str	x4, [sp, #120]
  40e8d4:	bl	40bd64 <ferror@plt+0x84c4>
  40e8d8:	mov	x20, x0
  40e8dc:	ldr	x2, [sp, #144]
  40e8e0:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  40e8e4:	add	x0, x0, #0x57a
  40e8e8:	mov	x1, x2
  40e8ec:	bl	40a72c <ferror@plt+0x6e8c>
  40e8f0:	mov	x3, x0
  40e8f4:	ldr	x4, [sp, #120]
  40e8f8:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e8fc:	mov	x2, x20
  40e900:	add	x0, x0, #0x307
  40e904:	mov	x1, x4
  40e908:	bl	4037a0 <printf@plt>
  40e90c:	b	40e00c <ferror@plt+0xa76c>
  40e910:	add	x4, sp, #0xac
  40e914:	add	x3, sp, #0xa8
  40e918:	mov	w2, #0x0                   	// #0
  40e91c:	mov	x1, x19
  40e920:	bl	40da44 <ferror@plt+0xa1a4>
  40e924:	mov	x20, x0
  40e928:	ldr	x0, [sp, #152]
  40e92c:	ldr	w1, [sp, #168]
  40e930:	add	x0, x0, x1
  40e934:	str	x0, [sp, #152]
  40e938:	ldr	w0, [sp, #172]
  40e93c:	bl	40c10c <ferror@plt+0x886c>
  40e940:	mov	x1, x20
  40e944:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  40e948:	add	x0, x0, #0x95d
  40e94c:	bl	40a72c <ferror@plt+0x6e8c>
  40e950:	mov	x1, x0
  40e954:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e958:	add	x0, x0, #0x31f
  40e95c:	b	40e008 <ferror@plt+0xa768>
  40e960:	add	x1, x1, #0x2
  40e964:	cmp	x19, x1
  40e968:	b.hi	40e9ac <ferror@plt+0xb10c>  // b.pmore
  40e96c:	sub	x1, x19, x0
  40e970:	cmp	x0, x19
  40e974:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  40e978:	sub	w2, w1, #0x1
  40e97c:	cmp	w2, #0x7
  40e980:	b.hi	40e9b4 <ferror@plt+0xb114>  // b.pmore
  40e984:	adrp	x2, 45c000 <_bfd_std_section+0x3120>
  40e988:	ldr	x2, [x2, #680]
  40e98c:	blr	x2
  40e990:	mov	x1, x0
  40e994:	ldr	x0, [sp, #152]
  40e998:	add	x0, x0, #0x1
  40e99c:	str	x0, [sp, #152]
  40e9a0:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40e9a4:	add	x0, x0, #0x32f
  40e9a8:	b	40e008 <ferror@plt+0xa768>
  40e9ac:	mov	w1, #0x1                   	// #1
  40e9b0:	b	40e978 <ferror@plt+0xb0d8>
  40e9b4:	mov	x1, #0x0                   	// #0
  40e9b8:	b	40e994 <ferror@plt+0xb0f4>
  40e9bc:	add	x1, x1, #0x2
  40e9c0:	cmp	x19, x1
  40e9c4:	b.hi	40ea08 <ferror@plt+0xb168>  // b.pmore
  40e9c8:	sub	x1, x19, x0
  40e9cc:	cmp	x0, x19
  40e9d0:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  40e9d4:	sub	w2, w1, #0x1
  40e9d8:	cmp	w2, #0x7
  40e9dc:	b.hi	40ea10 <ferror@plt+0xb170>  // b.pmore
  40e9e0:	adrp	x2, 45c000 <_bfd_std_section+0x3120>
  40e9e4:	ldr	x2, [x2, #680]
  40e9e8:	blr	x2
  40e9ec:	mov	x1, x0
  40e9f0:	ldr	x0, [sp, #152]
  40e9f4:	add	x0, x0, #0x1
  40e9f8:	str	x0, [sp, #152]
  40e9fc:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40ea00:	add	x0, x0, #0x345
  40ea04:	b	40e008 <ferror@plt+0xa768>
  40ea08:	mov	w1, #0x1                   	// #1
  40ea0c:	b	40e9d4 <ferror@plt+0xb134>
  40ea10:	mov	x1, #0x0                   	// #0
  40ea14:	b	40e9f0 <ferror@plt+0xb150>
  40ea18:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40ea1c:	add	x0, x0, #0x35c
  40ea20:	b	40e040 <ferror@plt+0xa7a0>
  40ea24:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40ea28:	add	x0, x0, #0x366
  40ea2c:	b	40e040 <ferror@plt+0xa7a0>
  40ea30:	add	x1, x1, #0x3
  40ea34:	cmp	x19, x1
  40ea38:	b.hi	40ea80 <ferror@plt+0xb1e0>  // b.pmore
  40ea3c:	cmp	x0, x19
  40ea40:	b.cs	40ea88 <ferror@plt+0xb1e8>  // b.hs, b.nlast
  40ea44:	sub	x2, x19, x0
  40ea48:	mov	w1, w2
  40ea4c:	cbz	w2, 40ea88 <ferror@plt+0xb1e8>
  40ea50:	bl	42e320 <warn@@Base+0x318>
  40ea54:	ldr	x1, [sp, #152]
  40ea58:	add	x1, x1, #0x2
  40ea5c:	str	x1, [sp, #152]
  40ea60:	add	x1, x0, x23
  40ea64:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  40ea68:	add	x0, x0, #0xda5
  40ea6c:	bl	40a72c <ferror@plt+0x6e8c>
  40ea70:	mov	x1, x0
  40ea74:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40ea78:	add	x0, x0, #0x380
  40ea7c:	b	40e008 <ferror@plt+0xa768>
  40ea80:	mov	w1, #0x2                   	// #2
  40ea84:	b	40ea50 <ferror@plt+0xb1b0>
  40ea88:	mov	x0, #0x0                   	// #0
  40ea8c:	b	40ea54 <ferror@plt+0xb1b4>
  40ea90:	add	x1, x1, #0x5
  40ea94:	cmp	x19, x1
  40ea98:	b.hi	40eae0 <ferror@plt+0xb240>  // b.pmore
  40ea9c:	cmp	x0, x19
  40eaa0:	b.cs	40eae8 <ferror@plt+0xb248>  // b.hs, b.nlast
  40eaa4:	sub	x2, x19, x0
  40eaa8:	mov	w1, w2
  40eaac:	cbz	w2, 40eae8 <ferror@plt+0xb248>
  40eab0:	bl	42e320 <warn@@Base+0x318>
  40eab4:	ldr	x1, [sp, #152]
  40eab8:	add	x1, x1, #0x4
  40eabc:	str	x1, [sp, #152]
  40eac0:	add	x1, x0, x23
  40eac4:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  40eac8:	add	x0, x0, #0xda5
  40eacc:	bl	40a72c <ferror@plt+0x6e8c>
  40ead0:	mov	x1, x0
  40ead4:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40ead8:	add	x0, x0, #0x394
  40eadc:	b	40e008 <ferror@plt+0xa768>
  40eae0:	mov	w1, #0x4                   	// #4
  40eae4:	b	40eab0 <ferror@plt+0xb210>
  40eae8:	mov	x0, #0x0                   	// #0
  40eaec:	b	40eab4 <ferror@plt+0xb214>
  40eaf0:	cmn	w25, #0x1
  40eaf4:	b.ne	40eb14 <ferror@plt+0xb274>  // b.any
  40eaf8:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  40eafc:	add	x1, x1, #0x3a8
  40eb00:	mov	w2, #0x5                   	// #5
  40eb04:	mov	x0, #0x0                   	// #0
  40eb08:	bl	403700 <dcgettext@plt>
  40eb0c:	bl	4037a0 <printf@plt>
  40eb10:	b	40ee3c <ferror@plt+0xb59c>
  40eb14:	cmp	w25, #0x2
  40eb18:	b.ne	40ebbc <ferror@plt+0xb31c>  // b.any
  40eb1c:	mov	w20, w21
  40eb20:	cmp	w21, #0x8
  40eb24:	b.ls	40eb54 <ferror@plt+0xb2b4>  // b.plast
  40eb28:	mov	x3, x20
  40eb2c:	mov	w4, #0x5                   	// #5
  40eb30:	adrp	x2, 433000 <warn@@Base+0x4ff8>
  40eb34:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40eb38:	add	x2, x2, #0xdd1
  40eb3c:	add	x1, x1, #0xe1a
  40eb40:	mov	x0, #0x0                   	// #0
  40eb44:	bl	4035d0 <dcngettext@plt>
  40eb48:	mov	w1, w21
  40eb4c:	mov	w2, #0x8                   	// #8
  40eb50:	bl	42db14 <error@@Base>
  40eb54:	ldr	x0, [sp, #152]
  40eb58:	add	x1, x0, x24
  40eb5c:	cmp	x19, x1
  40eb60:	b.hi	40eb74 <ferror@plt+0xb2d4>  // b.pmore
  40eb64:	sub	x1, x19, x0
  40eb68:	cmp	x0, x19
  40eb6c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  40eb70:	b	40eb78 <ferror@plt+0xb2d8>
  40eb74:	mov	w1, w27
  40eb78:	sub	w2, w1, #0x1
  40eb7c:	cmp	w2, #0x7
  40eb80:	b.hi	40ec10 <ferror@plt+0xb370>  // b.pmore
  40eb84:	adrp	x2, 45c000 <_bfd_std_section+0x3120>
  40eb88:	ldr	x2, [x2, #680]
  40eb8c:	blr	x2
  40eb90:	mov	x1, x0
  40eb94:	ldr	x3, [sp, #152]
  40eb98:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  40eb9c:	add	x0, x0, #0xda5
  40eba0:	add	x3, x3, x20
  40eba4:	str	x3, [sp, #152]
  40eba8:	bl	40a72c <ferror@plt+0x6e8c>
  40ebac:	mov	x1, x0
  40ebb0:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40ebb4:	add	x0, x0, #0x3c7
  40ebb8:	b	40e008 <ferror@plt+0xa768>
  40ebbc:	mov	w20, w22
  40ebc0:	cmp	w22, #0x8
  40ebc4:	b.ls	40ebf4 <ferror@plt+0xb354>  // b.plast
  40ebc8:	mov	x3, x20
  40ebcc:	mov	w4, #0x5                   	// #5
  40ebd0:	adrp	x2, 433000 <warn@@Base+0x4ff8>
  40ebd4:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40ebd8:	add	x2, x2, #0xdd1
  40ebdc:	add	x1, x1, #0xe1a
  40ebe0:	mov	x0, #0x0                   	// #0
  40ebe4:	bl	4035d0 <dcngettext@plt>
  40ebe8:	mov	w1, w22
  40ebec:	mov	w2, #0x8                   	// #8
  40ebf0:	bl	42db14 <error@@Base>
  40ebf4:	ldr	x1, [sp, #104]
  40ebf8:	ldr	x0, [sp, #152]
  40ebfc:	add	x1, x0, x1
  40ec00:	cmp	x19, x1
  40ec04:	b.ls	40eb64 <ferror@plt+0xb2c4>  // b.plast
  40ec08:	ldr	w1, [sp, #116]
  40ec0c:	b	40eb78 <ferror@plt+0xb2d8>
  40ec10:	mov	x1, #0x0                   	// #0
  40ec14:	b	40eb94 <ferror@plt+0xb2f4>
  40ec18:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40ec1c:	add	x0, x0, #0x3de
  40ec20:	b	40e040 <ferror@plt+0xa7a0>
  40ec24:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40ec28:	add	x0, x0, #0x3f5
  40ec2c:	b	40e040 <ferror@plt+0xa7a0>
  40ec30:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40ec34:	add	x0, x0, #0x40a
  40ec38:	bl	4037a0 <printf@plt>
  40ec3c:	adrp	x20, 43c000 <warn@@Base+0xdff8>
  40ec40:	ldr	x0, [sp, #152]
  40ec44:	add	x4, sp, #0xac
  40ec48:	mov	w2, #0x0                   	// #0
  40ec4c:	add	x3, sp, #0xa8
  40ec50:	mov	x1, x19
  40ec54:	add	x20, x20, #0x95d
  40ec58:	bl	40da44 <ferror@plt+0xa1a4>
  40ec5c:	mov	x3, x0
  40ec60:	ldr	x0, [sp, #152]
  40ec64:	ldr	w1, [sp, #168]
  40ec68:	add	x0, x0, x1
  40ec6c:	stp	x3, x0, [sp, #144]
  40ec70:	ldr	w0, [sp, #172]
  40ec74:	bl	40c10c <ferror@plt+0x886c>
  40ec78:	mov	w2, #0x5                   	// #5
  40ec7c:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  40ec80:	mov	x0, #0x0                   	// #0
  40ec84:	add	x1, x1, #0x41c
  40ec88:	bl	403700 <dcgettext@plt>
  40ec8c:	mov	x2, x0
  40ec90:	ldr	x3, [sp, #144]
  40ec94:	mov	x0, x20
  40ec98:	str	x2, [sp, #120]
  40ec9c:	mov	x1, x3
  40eca0:	bl	40a72c <ferror@plt+0x6e8c>
  40eca4:	mov	x1, x0
  40eca8:	ldr	x2, [sp, #120]
  40ecac:	mov	x0, x2
  40ecb0:	bl	4037a0 <printf@plt>
  40ecb4:	ldr	x0, [sp, #152]
  40ecb8:	add	x4, sp, #0xac
  40ecbc:	mov	w2, #0x0                   	// #0
  40ecc0:	add	x3, sp, #0xa8
  40ecc4:	mov	x1, x19
  40ecc8:	bl	40da44 <ferror@plt+0xa1a4>
  40eccc:	mov	x3, x0
  40ecd0:	ldr	x0, [sp, #152]
  40ecd4:	ldr	w1, [sp, #168]
  40ecd8:	add	x0, x0, x1
  40ecdc:	stp	x3, x0, [sp, #144]
  40ece0:	ldr	w0, [sp, #172]
  40ece4:	bl	40c10c <ferror@plt+0x886c>
  40ece8:	mov	w2, #0x5                   	// #5
  40ecec:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  40ecf0:	mov	x0, #0x0                   	// #0
  40ecf4:	add	x1, x1, #0x426
  40ecf8:	bl	403700 <dcgettext@plt>
  40ecfc:	mov	x2, x0
  40ed00:	ldr	x3, [sp, #144]
  40ed04:	mov	x0, x20
  40ed08:	str	x2, [sp, #120]
  40ed0c:	mov	x1, x3
  40ed10:	bl	40a72c <ferror@plt+0x6e8c>
  40ed14:	mov	x1, x0
  40ed18:	ldr	x2, [sp, #120]
  40ed1c:	mov	x0, x2
  40ed20:	b	40e008 <ferror@plt+0xa768>
  40ed24:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40ed28:	add	x0, x0, #0x432
  40ed2c:	b	40e040 <ferror@plt+0xa7a0>
  40ed30:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40ed34:	add	x0, x0, #0x444
  40ed38:	bl	4037a0 <printf@plt>
  40ed3c:	ldr	x0, [sp, #152]
  40ed40:	add	x3, sp, #0xa8
  40ed44:	mov	w2, #0x0                   	// #0
  40ed48:	add	x4, sp, #0xac
  40ed4c:	mov	x1, x19
  40ed50:	bl	40da44 <ferror@plt+0xa1a4>
  40ed54:	mov	x20, x0
  40ed58:	ldr	x0, [sp, #152]
  40ed5c:	ldr	w1, [sp, #168]
  40ed60:	add	x0, x0, x1
  40ed64:	str	x0, [sp, #152]
  40ed68:	ldr	w0, [sp, #172]
  40ed6c:	bl	40c10c <ferror@plt+0x886c>
  40ed70:	ldr	x0, [sp, #152]
  40ed74:	mov	x2, x19
  40ed78:	mov	x1, x20
  40ed7c:	mov	w3, #0x20                  	// #32
  40ed80:	bl	40c198 <ferror@plt+0x88f8>
  40ed84:	str	x0, [sp, #152]
  40ed88:	b	40e00c <ferror@plt+0xa76c>
  40ed8c:	mov	w2, #0x5                   	// #5
  40ed90:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  40ed94:	mov	x0, #0x0                   	// #0
  40ed98:	add	x1, x1, #0x459
  40ed9c:	bl	403700 <dcgettext@plt>
  40eda0:	b	40e040 <ferror@plt+0xa7a0>
  40eda4:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40eda8:	add	x0, x0, #0x488
  40edac:	b	40e040 <ferror@plt+0xa7a0>
  40edb0:	cmp	x0, x19
  40edb4:	b.cs	40edfc <ferror@plt+0xb55c>  // b.hs, b.nlast
  40edb8:	add	x0, x1, #0x2
  40edbc:	str	x0, [sp, #152]
  40edc0:	ldrb	w1, [x1, #1]
  40edc4:	mov	x3, x19
  40edc8:	mov	x2, x28
  40edcc:	add	x0, sp, #0x98
  40edd0:	str	w1, [sp, #120]
  40edd4:	bl	40a91c <ferror@plt+0x707c>
  40edd8:	mov	x20, x0
  40eddc:	ldr	w1, [sp, #120]
  40ede0:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40ede4:	add	x0, x0, #0x499
  40ede8:	bl	4037a0 <printf@plt>
  40edec:	mov	w1, w21
  40edf0:	mov	x0, x20
  40edf4:	bl	40a8f0 <ferror@plt+0x7050>
  40edf8:	b	40e00c <ferror@plt+0xa76c>
  40edfc:	mov	w1, #0x0                   	// #0
  40ee00:	b	40edc4 <ferror@plt+0xb524>
  40ee04:	cmn	w25, #0x1
  40ee08:	b.ne	40ee5c <ferror@plt+0xb5bc>  // b.any
  40ee0c:	mov	w2, #0x5                   	// #5
  40ee10:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  40ee14:	mov	x0, #0x0                   	// #0
  40ee18:	add	x1, x1, #0x4c0
  40ee1c:	bl	403700 <dcgettext@plt>
  40ee20:	cmp	w20, #0xa0
  40ee24:	adrp	x2, 434000 <warn@@Base+0x5ff8>
  40ee28:	add	x2, x2, #0xf8e
  40ee2c:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40ee30:	add	x1, x1, #0xf77
  40ee34:	csel	x1, x1, x2, eq  // eq = none
  40ee38:	bl	4037a0 <printf@plt>
  40ee3c:	mov	w0, w26
  40ee40:	ldp	x19, x20, [sp, #16]
  40ee44:	ldp	x21, x22, [sp, #32]
  40ee48:	ldp	x23, x24, [sp, #48]
  40ee4c:	ldp	x25, x26, [sp, #64]
  40ee50:	ldp	x27, x28, [sp, #80]
  40ee54:	ldp	x29, x30, [sp], #176
  40ee58:	ret
  40ee5c:	cmp	w25, #0x2
  40ee60:	b.ne	40ef90 <ferror@plt+0xb6f0>  // b.any
  40ee64:	mov	w0, w21
  40ee68:	str	x0, [sp, #120]
  40ee6c:	cmp	w21, #0x8
  40ee70:	b.ls	40eea0 <ferror@plt+0xb600>  // b.plast
  40ee74:	mov	x3, x0
  40ee78:	mov	w4, #0x5                   	// #5
  40ee7c:	adrp	x2, 433000 <warn@@Base+0x4ff8>
  40ee80:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40ee84:	add	x2, x2, #0xdd1
  40ee88:	add	x1, x1, #0xe1a
  40ee8c:	mov	x0, #0x0                   	// #0
  40ee90:	bl	4035d0 <dcngettext@plt>
  40ee94:	mov	w1, w21
  40ee98:	mov	w2, #0x8                   	// #8
  40ee9c:	bl	42db14 <error@@Base>
  40eea0:	ldr	x0, [sp, #152]
  40eea4:	add	x1, x0, x24
  40eea8:	cmp	x19, x1
  40eeac:	b.hi	40ef80 <ferror@plt+0xb6e0>  // b.pmore
  40eeb0:	sub	x1, x19, x0
  40eeb4:	cmp	x0, x19
  40eeb8:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  40eebc:	sub	w2, w1, #0x1
  40eec0:	cmp	w2, #0x7
  40eec4:	b.hi	40ef88 <ferror@plt+0xb6e8>  // b.pmore
  40eec8:	adrp	x2, 45c000 <_bfd_std_section+0x3120>
  40eecc:	ldr	x2, [x2, #680]
  40eed0:	blr	x2
  40eed4:	mov	x5, x0
  40eed8:	ldr	x3, [sp, #152]
  40eedc:	mov	w0, w21
  40eee0:	add	x3, x3, x0
  40eee4:	str	x3, [sp, #152]
  40eee8:	add	x4, sp, #0xac
  40eeec:	mov	w2, #0x1                   	// #1
  40eef0:	ldr	x0, [sp, #152]
  40eef4:	mov	x1, x19
  40eef8:	add	x3, sp, #0xa8
  40eefc:	str	x5, [sp, #120]
  40ef00:	bl	40da44 <ferror@plt+0xa1a4>
  40ef04:	mov	x3, x0
  40ef08:	ldr	x0, [sp, #152]
  40ef0c:	ldr	w1, [sp, #168]
  40ef10:	add	x0, x0, x1
  40ef14:	stp	x3, x0, [sp, #144]
  40ef18:	ldr	w0, [sp, #172]
  40ef1c:	bl	40c10c <ferror@plt+0x886c>
  40ef20:	ldr	x5, [sp, #120]
  40ef24:	cmp	w20, #0xa0
  40ef28:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40ef2c:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40ef30:	add	x20, x1, #0xf77
  40ef34:	add	x0, x0, #0xf8e
  40ef38:	csel	x20, x20, x0, eq  // eq = none
  40ef3c:	mov	x1, x5
  40ef40:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  40ef44:	add	x0, x0, #0xda5
  40ef48:	bl	40a72c <ferror@plt+0x6e8c>
  40ef4c:	mov	x2, x0
  40ef50:	ldr	x3, [sp, #144]
  40ef54:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  40ef58:	add	x0, x0, #0x57a
  40ef5c:	str	x2, [sp, #120]
  40ef60:	mov	x1, x3
  40ef64:	bl	40a72c <ferror@plt+0x6e8c>
  40ef68:	mov	x3, x0
  40ef6c:	mov	x1, x20
  40ef70:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40ef74:	add	x0, x0, #0x4d3
  40ef78:	ldr	x2, [sp, #120]
  40ef7c:	b	40e908 <ferror@plt+0xb068>
  40ef80:	mov	w1, w27
  40ef84:	b	40eebc <ferror@plt+0xb61c>
  40ef88:	mov	x5, #0x0                   	// #0
  40ef8c:	b	40eed8 <ferror@plt+0xb638>
  40ef90:	mov	w0, w22
  40ef94:	str	x0, [sp, #120]
  40ef98:	cmp	w22, #0x8
  40ef9c:	b.ls	40efcc <ferror@plt+0xb72c>  // b.plast
  40efa0:	mov	x3, x0
  40efa4:	mov	w4, #0x5                   	// #5
  40efa8:	adrp	x2, 433000 <warn@@Base+0x4ff8>
  40efac:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40efb0:	add	x2, x2, #0xdd1
  40efb4:	add	x1, x1, #0xe1a
  40efb8:	mov	x0, #0x0                   	// #0
  40efbc:	bl	4035d0 <dcngettext@plt>
  40efc0:	mov	w1, w22
  40efc4:	mov	w2, #0x8                   	// #8
  40efc8:	bl	42db14 <error@@Base>
  40efcc:	ldr	x1, [sp, #104]
  40efd0:	ldr	x0, [sp, #152]
  40efd4:	add	x1, x0, x1
  40efd8:	cmp	x19, x1
  40efdc:	b.hi	40f014 <ferror@plt+0xb774>  // b.pmore
  40efe0:	sub	x1, x19, x0
  40efe4:	cmp	x0, x19
  40efe8:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  40efec:	sub	w2, w1, #0x1
  40eff0:	cmp	w2, #0x7
  40eff4:	b.hi	40f01c <ferror@plt+0xb77c>  // b.pmore
  40eff8:	adrp	x2, 45c000 <_bfd_std_section+0x3120>
  40effc:	ldr	x2, [x2, #680]
  40f000:	blr	x2
  40f004:	mov	x5, x0
  40f008:	mov	w0, w22
  40f00c:	ldr	x3, [sp, #152]
  40f010:	b	40eee0 <ferror@plt+0xb640>
  40f014:	ldr	w1, [sp, #116]
  40f018:	b	40efec <ferror@plt+0xb74c>
  40f01c:	mov	x5, #0x0                   	// #0
  40f020:	b	40f008 <ferror@plt+0xb768>
  40f024:	add	x3, sp, #0xa8
  40f028:	mov	w2, #0x0                   	// #0
  40f02c:	add	x4, sp, #0xac
  40f030:	mov	x1, x19
  40f034:	bl	40da44 <ferror@plt+0xa1a4>
  40f038:	mov	x4, x0
  40f03c:	ldr	x0, [sp, #152]
  40f040:	str	x4, [sp, #120]
  40f044:	ldr	w1, [sp, #168]
  40f048:	add	x0, x0, x1
  40f04c:	str	x0, [sp, #152]
  40f050:	ldr	w0, [sp, #172]
  40f054:	bl	40c10c <ferror@plt+0x886c>
  40f058:	ldr	x0, [sp, #152]
  40f05c:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40f060:	ldr	x4, [sp, #120]
  40f064:	sub	x0, x19, x0
  40f068:	add	x1, x1, #0xfa9
  40f06c:	cmp	x0, x4
  40f070:	csel	x4, x0, x4, ls  // ls = plast
  40f074:	cmp	w20, #0xa3
  40f078:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40f07c:	add	x0, x0, #0xfbb
  40f080:	csel	x1, x1, x0, eq  // eq = none
  40f084:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40f088:	add	x0, x0, #0x4e1
  40f08c:	str	x4, [sp, #120]
  40f090:	bl	4037a0 <printf@plt>
  40f094:	ldr	x4, [sp, #120]
  40f098:	mov	x6, x28
  40f09c:	ldr	x0, [sp, #152]
  40f0a0:	mov	x5, x23
  40f0a4:	mov	w3, w25
  40f0a8:	mov	w2, w22
  40f0ac:	mov	w1, w21
  40f0b0:	bl	40dec4 <ferror@plt+0xa624>
  40f0b4:	cmp	w0, #0x0
  40f0b8:	csinc	w26, w26, wzr, eq  // eq = none
  40f0bc:	mov	w0, #0x29                  	// #41
  40f0c0:	bl	403800 <putchar@plt>
  40f0c4:	ldr	x4, [sp, #120]
  40f0c8:	ldr	x0, [sp, #152]
  40f0cc:	add	x4, x0, x4
  40f0d0:	cmp	x4, x19
  40f0d4:	csel	x4, x4, x19, ls  // ls = plast
  40f0d8:	str	x4, [sp, #152]
  40f0dc:	b	40e00c <ferror@plt+0xa76c>
  40f0e0:	add	x4, sp, #0xac
  40f0e4:	add	x3, sp, #0xa8
  40f0e8:	mov	x1, x19
  40f0ec:	mov	w2, #0x0                   	// #0
  40f0f0:	bl	40da44 <ferror@plt+0xa1a4>
  40f0f4:	mov	x1, x0
  40f0f8:	ldr	x0, [sp, #152]
  40f0fc:	str	x1, [sp, #120]
  40f100:	ldr	w2, [sp, #168]
  40f104:	add	x0, x0, x2
  40f108:	str	x0, [sp, #152]
  40f10c:	ldr	w0, [sp, #172]
  40f110:	bl	40c10c <ferror@plt+0x886c>
  40f114:	cmp	w20, #0xa4
  40f118:	adrp	x2, 434000 <warn@@Base+0x5ff8>
  40f11c:	ldr	x1, [sp, #120]
  40f120:	add	x20, x2, #0xfd1
  40f124:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40f128:	add	x0, x0, #0xfe2
  40f12c:	csel	x20, x20, x0, eq  // eq = none
  40f130:	add	x1, x23, x1
  40f134:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  40f138:	add	x0, x0, #0xda5
  40f13c:	bl	40a72c <ferror@plt+0x6e8c>
  40f140:	mov	x2, x0
  40f144:	mov	x1, x20
  40f148:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40f14c:	add	x0, x0, #0x4e7
  40f150:	bl	4037a0 <printf@plt>
  40f154:	ldr	x0, [sp, #152]
  40f158:	add	x1, x0, #0x1
  40f15c:	cmp	x19, x1
  40f160:	b.hi	40f1a4 <ferror@plt+0xb904>  // b.pmore
  40f164:	sub	x1, x19, x0
  40f168:	cmp	x0, x19
  40f16c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  40f170:	sub	w2, w1, #0x1
  40f174:	cmp	w2, #0x7
  40f178:	b.hi	40f1ac <ferror@plt+0xb90c>  // b.pmore
  40f17c:	adrp	x2, 45c000 <_bfd_std_section+0x3120>
  40f180:	ldr	x2, [x2, #680]
  40f184:	blr	x2
  40f188:	mov	x1, x0
  40f18c:	ldr	x2, [sp, #152]
  40f190:	mov	w3, #0x20                  	// #32
  40f194:	add	x0, x2, #0x1
  40f198:	mov	x2, x19
  40f19c:	str	x0, [sp, #152]
  40f1a0:	b	40ed80 <ferror@plt+0xb4e0>
  40f1a4:	mov	w1, #0x1                   	// #1
  40f1a8:	b	40f170 <ferror@plt+0xb8d0>
  40f1ac:	mov	x1, #0x0                   	// #0
  40f1b0:	b	40f18c <ferror@plt+0xb8ec>
  40f1b4:	add	x3, sp, #0xa8
  40f1b8:	add	x4, sp, #0xac
  40f1bc:	mov	w2, #0x0                   	// #0
  40f1c0:	mov	x1, x19
  40f1c4:	bl	40da44 <ferror@plt+0xa1a4>
  40f1c8:	str	x0, [sp, #120]
  40f1cc:	ldr	x0, [sp, #152]
  40f1d0:	ldr	w1, [sp, #168]
  40f1d4:	add	x0, x0, x1
  40f1d8:	str	x0, [sp, #152]
  40f1dc:	ldr	w0, [sp, #172]
  40f1e0:	bl	40c10c <ferror@plt+0x886c>
  40f1e4:	cmp	w20, #0xa5
  40f1e8:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40f1ec:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  40f1f0:	add	x20, x0, #0xff7
  40f1f4:	add	x1, x1, #0x9
  40f1f8:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  40f1fc:	csel	x20, x20, x1, eq  // eq = none
  40f200:	add	x0, x0, #0x95d
  40f204:	ldr	x1, [sp, #120]
  40f208:	bl	40a72c <ferror@plt+0x6e8c>
  40f20c:	mov	x2, x0
  40f210:	ldr	w0, [sp, #120]
  40f214:	mov	w1, #0x1                   	// #1
  40f218:	str	x2, [sp, #144]
  40f21c:	bl	40bd64 <ferror@plt+0x84c4>
  40f220:	mov	x3, x0
  40f224:	ldr	x2, [sp, #144]
  40f228:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40f22c:	mov	x1, x20
  40f230:	add	x0, x0, #0x4f3
  40f234:	bl	4037a0 <printf@plt>
  40f238:	ldr	x0, [sp, #152]
  40f23c:	add	x4, sp, #0xac
  40f240:	add	x3, sp, #0xa8
  40f244:	mov	w2, #0x0                   	// #0
  40f248:	mov	x1, x19
  40f24c:	bl	40da44 <ferror@plt+0xa1a4>
  40f250:	mov	x20, x0
  40f254:	ldr	x0, [sp, #152]
  40f258:	ldr	w1, [sp, #168]
  40f25c:	add	x0, x0, x1
  40f260:	str	x0, [sp, #152]
  40f264:	ldr	w0, [sp, #172]
  40f268:	bl	40c10c <ferror@plt+0x886c>
  40f26c:	add	x1, x23, x20
  40f270:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  40f274:	add	x0, x0, #0xda5
  40f278:	bl	40a72c <ferror@plt+0x6e8c>
  40f27c:	mov	x1, x0
  40f280:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40f284:	add	x0, x0, #0x38c
  40f288:	b	40e008 <ferror@plt+0xa768>
  40f28c:	add	x1, x1, #0x2
  40f290:	cmp	x19, x1
  40f294:	b.hi	40f2f4 <ferror@plt+0xba54>  // b.pmore
  40f298:	sub	x1, x19, x0
  40f29c:	cmp	x0, x19
  40f2a0:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  40f2a4:	sub	w2, w1, #0x1
  40f2a8:	cmp	w2, #0x7
  40f2ac:	b.hi	40f2fc <ferror@plt+0xba5c>  // b.pmore
  40f2b0:	adrp	x2, 45c000 <_bfd_std_section+0x3120>
  40f2b4:	ldr	x2, [x2, #680]
  40f2b8:	blr	x2
  40f2bc:	mov	x2, x0
  40f2c0:	ldr	x0, [sp, #152]
  40f2c4:	cmp	w20, #0xa6
  40f2c8:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  40f2cc:	add	x1, x1, #0x30
  40f2d0:	add	x0, x0, #0x1
  40f2d4:	str	x0, [sp, #152]
  40f2d8:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40f2dc:	add	x0, x0, #0x1f
  40f2e0:	csel	x1, x0, x1, eq  // eq = none
  40f2e4:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40f2e8:	add	x0, x0, #0x4ff
  40f2ec:	bl	4037a0 <printf@plt>
  40f2f0:	b	40f238 <ferror@plt+0xb998>
  40f2f4:	mov	w1, #0x1                   	// #1
  40f2f8:	b	40f2a4 <ferror@plt+0xba04>
  40f2fc:	mov	x2, #0x0                   	// #0
  40f300:	b	40f2c0 <ferror@plt+0xba20>
  40f304:	add	x4, sp, #0xac
  40f308:	add	x3, sp, #0xa8
  40f30c:	mov	x1, x19
  40f310:	mov	w2, #0x0                   	// #0
  40f314:	bl	40da44 <ferror@plt+0xa1a4>
  40f318:	mov	x1, x0
  40f31c:	ldr	x0, [sp, #152]
  40f320:	str	x1, [sp, #120]
  40f324:	ldr	w2, [sp, #168]
  40f328:	add	x0, x0, x2
  40f32c:	str	x0, [sp, #152]
  40f330:	ldr	w0, [sp, #172]
  40f334:	bl	40c10c <ferror@plt+0x886c>
  40f338:	cmp	w20, #0xa8
  40f33c:	adrp	x2, 435000 <warn@@Base+0x6ff8>
  40f340:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40f344:	add	x2, x2, #0x53
  40f348:	add	x20, x0, #0x45
  40f34c:	ldr	x1, [sp, #120]
  40f350:	csel	x20, x20, x2, eq  // eq = none
  40f354:	cbz	x1, 40f35c <ferror@plt+0xbabc>
  40f358:	add	x1, x1, x23
  40f35c:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  40f360:	add	x0, x0, #0xda5
  40f364:	bl	40a72c <ferror@plt+0x6e8c>
  40f368:	mov	x2, x0
  40f36c:	mov	x1, x20
  40f370:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40f374:	add	x0, x0, #0x507
  40f378:	b	40e7f0 <ferror@plt+0xaf50>
  40f37c:	add	x4, sp, #0xac
  40f380:	add	x3, sp, #0xa8
  40f384:	mov	x1, x19
  40f388:	mov	w2, #0x0                   	// #0
  40f38c:	bl	40da44 <ferror@plt+0xa1a4>
  40f390:	mov	x1, x0
  40f394:	ldr	x0, [sp, #152]
  40f398:	str	x1, [sp, #120]
  40f39c:	ldr	w2, [sp, #168]
  40f3a0:	add	x0, x0, x2
  40f3a4:	str	x0, [sp, #152]
  40f3a8:	ldr	w0, [sp, #172]
  40f3ac:	bl	40c10c <ferror@plt+0x886c>
  40f3b0:	cmp	w20, #0xa9
  40f3b4:	adrp	x2, 435000 <warn@@Base+0x6ff8>
  40f3b8:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40f3bc:	add	x2, x2, #0x77
  40f3c0:	add	x20, x0, #0x65
  40f3c4:	b	40f34c <ferror@plt+0xbaac>
  40f3c8:	add	x1, x1, #0x5
  40f3cc:	cmp	x19, x1
  40f3d0:	b.hi	40f424 <ferror@plt+0xbb84>  // b.pmore
  40f3d4:	sub	x1, x19, x0
  40f3d8:	cmp	x0, x19
  40f3dc:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  40f3e0:	sub	w2, w1, #0x1
  40f3e4:	cmp	w2, #0x7
  40f3e8:	b.hi	40f42c <ferror@plt+0xbb8c>  // b.pmore
  40f3ec:	adrp	x2, 45c000 <_bfd_std_section+0x3120>
  40f3f0:	ldr	x2, [x2, #680]
  40f3f4:	blr	x2
  40f3f8:	ldr	x1, [sp, #152]
  40f3fc:	add	x1, x1, #0x4
  40f400:	str	x1, [sp, #152]
  40f404:	add	x1, x0, x23
  40f408:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  40f40c:	add	x0, x0, #0xda5
  40f410:	bl	40a72c <ferror@plt+0x6e8c>
  40f414:	mov	x1, x0
  40f418:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40f41c:	add	x0, x0, #0x511
  40f420:	b	40e008 <ferror@plt+0xa768>
  40f424:	mov	w1, #0x4                   	// #4
  40f428:	b	40f3e0 <ferror@plt+0xbb40>
  40f42c:	mov	x0, #0x0                   	// #0
  40f430:	b	40f3f8 <ferror@plt+0xbb58>
  40f434:	add	x4, sp, #0xac
  40f438:	add	x3, sp, #0xa8
  40f43c:	mov	w2, #0x0                   	// #0
  40f440:	mov	x1, x19
  40f444:	bl	40da44 <ferror@plt+0xa1a4>
  40f448:	mov	x20, x0
  40f44c:	ldr	x0, [sp, #152]
  40f450:	ldr	w1, [sp, #168]
  40f454:	add	x0, x0, x1
  40f458:	str	x0, [sp, #152]
  40f45c:	ldr	w0, [sp, #172]
  40f460:	bl	40c10c <ferror@plt+0x886c>
  40f464:	mov	x1, x20
  40f468:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  40f46c:	add	x0, x0, #0xda5
  40f470:	bl	40a72c <ferror@plt+0x6e8c>
  40f474:	mov	x1, x0
  40f478:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40f47c:	add	x0, x0, #0x531
  40f480:	b	40e008 <ferror@plt+0xa768>
  40f484:	add	x4, sp, #0xac
  40f488:	add	x3, sp, #0xa8
  40f48c:	mov	w2, #0x0                   	// #0
  40f490:	mov	x1, x19
  40f494:	bl	40da44 <ferror@plt+0xa1a4>
  40f498:	mov	x20, x0
  40f49c:	ldr	x0, [sp, #152]
  40f4a0:	ldr	w1, [sp, #168]
  40f4a4:	add	x0, x0, x1
  40f4a8:	str	x0, [sp, #152]
  40f4ac:	ldr	w0, [sp, #172]
  40f4b0:	bl	40c10c <ferror@plt+0x886c>
  40f4b4:	mov	x1, x20
  40f4b8:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  40f4bc:	add	x0, x0, #0xda5
  40f4c0:	bl	40a72c <ferror@plt+0x6e8c>
  40f4c4:	mov	x1, x0
  40f4c8:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40f4cc:	add	x0, x0, #0x54d
  40f4d0:	b	40e008 <ferror@plt+0xa768>
  40f4d4:	cmn	w25, #0x1
  40f4d8:	b.ne	40f4ec <ferror@plt+0xbc4c>  // b.any
  40f4dc:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  40f4e0:	mov	w2, #0x5                   	// #5
  40f4e4:	add	x1, x1, #0x56a
  40f4e8:	b	40eb04 <ferror@plt+0xb264>
  40f4ec:	cmp	w25, #0x2
  40f4f0:	b.ne	40f594 <ferror@plt+0xbcf4>  // b.any
  40f4f4:	mov	w20, w21
  40f4f8:	cmp	w21, #0x8
  40f4fc:	b.ls	40f52c <ferror@plt+0xbc8c>  // b.plast
  40f500:	mov	x3, x20
  40f504:	mov	w4, #0x5                   	// #5
  40f508:	adrp	x2, 433000 <warn@@Base+0x4ff8>
  40f50c:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40f510:	add	x2, x2, #0xdd1
  40f514:	add	x1, x1, #0xe1a
  40f518:	mov	x0, #0x0                   	// #0
  40f51c:	bl	4035d0 <dcngettext@plt>
  40f520:	mov	w1, w21
  40f524:	mov	w2, #0x8                   	// #8
  40f528:	bl	42db14 <error@@Base>
  40f52c:	ldr	x0, [sp, #152]
  40f530:	add	x1, x0, x24
  40f534:	cmp	x19, x1
  40f538:	b.hi	40f54c <ferror@plt+0xbcac>  // b.pmore
  40f53c:	sub	x1, x19, x0
  40f540:	cmp	x0, x19
  40f544:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  40f548:	b	40f550 <ferror@plt+0xbcb0>
  40f54c:	mov	w1, w27
  40f550:	sub	w2, w1, #0x1
  40f554:	cmp	w2, #0x7
  40f558:	b.hi	40f5e8 <ferror@plt+0xbd48>  // b.pmore
  40f55c:	adrp	x2, 45c000 <_bfd_std_section+0x3120>
  40f560:	ldr	x2, [x2, #680]
  40f564:	blr	x2
  40f568:	mov	x1, x0
  40f56c:	ldr	x3, [sp, #152]
  40f570:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  40f574:	add	x0, x0, #0xda5
  40f578:	add	x3, x3, x20
  40f57c:	str	x3, [sp, #152]
  40f580:	bl	40a72c <ferror@plt+0x6e8c>
  40f584:	mov	x1, x0
  40f588:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40f58c:	add	x0, x0, #0x593
  40f590:	b	40e008 <ferror@plt+0xa768>
  40f594:	mov	w20, w22
  40f598:	cmp	w22, #0x8
  40f59c:	b.ls	40f5cc <ferror@plt+0xbd2c>  // b.plast
  40f5a0:	mov	x3, x20
  40f5a4:	mov	w4, #0x5                   	// #5
  40f5a8:	adrp	x2, 433000 <warn@@Base+0x4ff8>
  40f5ac:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40f5b0:	add	x2, x2, #0xdd1
  40f5b4:	add	x1, x1, #0xe1a
  40f5b8:	mov	x0, #0x0                   	// #0
  40f5bc:	bl	4035d0 <dcngettext@plt>
  40f5c0:	mov	w1, w22
  40f5c4:	mov	w2, #0x8                   	// #8
  40f5c8:	bl	42db14 <error@@Base>
  40f5cc:	ldr	x1, [sp, #104]
  40f5d0:	ldr	x0, [sp, #152]
  40f5d4:	add	x1, x0, x1
  40f5d8:	cmp	x19, x1
  40f5dc:	b.ls	40f53c <ferror@plt+0xbc9c>  // b.plast
  40f5e0:	ldr	w1, [sp, #116]
  40f5e4:	b	40f550 <ferror@plt+0xbcb0>
  40f5e8:	mov	x1, #0x0                   	// #0
  40f5ec:	b	40f56c <ferror@plt+0xbccc>
  40f5f0:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40f5f4:	add	x0, x0, #0x5b4
  40f5f8:	b	40e040 <ferror@plt+0xa7a0>
  40f5fc:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40f600:	add	x0, x0, #0x5c6
  40f604:	b	40e040 <ferror@plt+0xa7a0>
  40f608:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40f60c:	add	x0, x0, #0x5d9
  40f610:	b	40e040 <ferror@plt+0xa7a0>
  40f614:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40f618:	add	x0, x0, #0x5ec
  40f61c:	b	40e040 <ferror@plt+0xa7a0>
  40f620:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40f624:	add	x0, x0, #0x5ff
  40f628:	b	40e040 <ferror@plt+0xa7a0>
  40f62c:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  40f630:	add	x0, x0, #0x614
  40f634:	b	40e040 <ferror@plt+0xa7a0>
  40f638:	ldr	x0, [sp, #136]
  40f63c:	b	40e040 <ferror@plt+0xa7a0>
  40f640:	sub	w0, w20, #0xe0
  40f644:	mov	w2, #0x5                   	// #5
  40f648:	cmp	w0, #0x1f
  40f64c:	b.hi	40f66c <ferror@plt+0xbdcc>  // b.pmore
  40f650:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  40f654:	add	x1, x1, #0x63a
  40f658:	mov	x0, #0x0                   	// #0
  40f65c:	bl	403700 <dcgettext@plt>
  40f660:	mov	w1, w20
  40f664:	bl	4037a0 <printf@plt>
  40f668:	b	40ee3c <ferror@plt+0xb59c>
  40f66c:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  40f670:	add	x1, x1, #0x65a
  40f674:	b	40f658 <ferror@plt+0xbdb8>
  40f678:	stp	x29, x30, [sp, #-144]!
  40f67c:	mov	x29, sp
  40f680:	stp	x23, x24, [sp, #48]
  40f684:	mov	w24, #0x8                   	// #8
  40f688:	cmp	w2, w24
  40f68c:	mov	x23, x4
  40f690:	stp	x19, x20, [sp, #16]
  40f694:	mov	x20, x1
  40f698:	stp	x21, x22, [sp, #32]
  40f69c:	mov	w21, w2
  40f6a0:	mov	x19, x0
  40f6a4:	stp	x25, x26, [sp, #64]
  40f6a8:	csel	w26, w2, w24, ls  // ls = plast
  40f6ac:	adrp	x25, 45c000 <_bfd_std_section+0x3120>
  40f6b0:	csel	w24, w2, w24, ls  // ls = plast
  40f6b4:	add	x25, x25, #0x2a8
  40f6b8:	stp	x27, x28, [sp, #80]
  40f6bc:	stp	x0, x3, [sp, #104]
  40f6c0:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  40f6c4:	add	x0, x0, #0xece
  40f6c8:	str	x0, [sp, #120]
  40f6cc:	ldr	x0, [sp, #104]
  40f6d0:	add	x28, x19, #0x1
  40f6d4:	cmp	x28, x20
  40f6d8:	sub	x1, x19, x0
  40f6dc:	ldr	x0, [sp, #112]
  40f6e0:	add	x1, x1, x0
  40f6e4:	b.ls	40f720 <ferror@plt+0xbe80>  // b.plast
  40f6e8:	mov	w2, #0x5                   	// #5
  40f6ec:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  40f6f0:	mov	x0, #0x0                   	// #0
  40f6f4:	add	x1, x1, #0x678
  40f6f8:	bl	403700 <dcgettext@plt>
  40f6fc:	ldr	x1, [sp, #112]
  40f700:	bl	42e008 <warn@@Base>
  40f704:	ldp	x19, x20, [sp, #16]
  40f708:	ldp	x21, x22, [sp, #32]
  40f70c:	ldp	x23, x24, [sp, #48]
  40f710:	ldp	x25, x26, [sp, #64]
  40f714:	ldp	x27, x28, [sp, #80]
  40f718:	ldp	x29, x30, [sp], #144
  40f71c:	ret
  40f720:	ldr	x0, [sp, #120]
  40f724:	bl	4037a0 <printf@plt>
  40f728:	cmp	x28, x20
  40f72c:	b.ne	40f778 <ferror@plt+0xbed8>  // b.any
  40f730:	sub	x1, x20, x19
  40f734:	cmp	x19, x20
  40f738:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  40f73c:	sub	w0, w1, #0x1
  40f740:	cmp	w0, #0x7
  40f744:	b.hi	40f780 <ferror@plt+0xbee0>  // b.pmore
  40f748:	ldr	x2, [x25]
  40f74c:	mov	x0, x19
  40f750:	blr	x2
  40f754:	mov	w19, w0
  40f758:	cmp	w0, #0x7
  40f75c:	b.hi	40fa88 <ferror@plt+0xc1e8>  // b.pmore
  40f760:	adrp	x0, 43a000 <warn@@Base+0xbff8>
  40f764:	add	x0, x0, #0x414
  40f768:	ldrh	w0, [x0, w19, uxtw #1]
  40f76c:	adr	x1, 40f778 <ferror@plt+0xbed8>
  40f770:	add	x0, x1, w0, sxth #2
  40f774:	br	x0
  40f778:	mov	w1, #0x1                   	// #1
  40f77c:	b	40f73c <ferror@plt+0xbe9c>
  40f780:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  40f784:	add	x1, x1, #0xeda
  40f788:	mov	w2, #0x5                   	// #5
  40f78c:	mov	x0, #0x0                   	// #0
  40f790:	bl	403700 <dcgettext@plt>
  40f794:	bl	4037a0 <printf@plt>
  40f798:	b	40f704 <ferror@plt+0xbe64>
  40f79c:	mov	w19, w21
  40f7a0:	cmp	w21, #0x8
  40f7a4:	b.ls	40f7d4 <ferror@plt+0xbf34>  // b.plast
  40f7a8:	mov	x3, x19
  40f7ac:	mov	w4, #0x5                   	// #5
  40f7b0:	adrp	x2, 433000 <warn@@Base+0x4ff8>
  40f7b4:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40f7b8:	add	x2, x2, #0xdd1
  40f7bc:	add	x1, x1, #0xe1a
  40f7c0:	mov	x0, #0x0                   	// #0
  40f7c4:	bl	4035d0 <dcngettext@plt>
  40f7c8:	mov	w1, w21
  40f7cc:	mov	w2, #0x8                   	// #8
  40f7d0:	bl	42db14 <error@@Base>
  40f7d4:	add	x0, x28, x24
  40f7d8:	cmp	x20, x0
  40f7dc:	b.hi	40f834 <ferror@plt+0xbf94>  // b.pmore
  40f7e0:	sub	x1, x20, x28
  40f7e4:	cmp	x28, x20
  40f7e8:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  40f7ec:	sub	w0, w1, #0x1
  40f7f0:	cmp	w0, #0x7
  40f7f4:	b.hi	40f83c <ferror@plt+0xbf9c>  // b.pmore
  40f7f8:	ldr	x2, [x25]
  40f7fc:	mov	x0, x28
  40f800:	blr	x2
  40f804:	mov	x23, x0
  40f808:	mov	w1, w21
  40f80c:	mov	x0, x23
  40f810:	bl	40a8f0 <ferror@plt+0x7050>
  40f814:	add	x19, x28, x19
  40f818:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  40f81c:	add	x1, x1, #0x6b0
  40f820:	mov	w2, #0x5                   	// #5
  40f824:	mov	x0, #0x0                   	// #0
  40f828:	bl	403700 <dcgettext@plt>
  40f82c:	bl	4037a0 <printf@plt>
  40f830:	b	40f6cc <ferror@plt+0xbe2c>
  40f834:	mov	w1, w26
  40f838:	b	40f7ec <ferror@plt+0xbf4c>
  40f83c:	mov	x23, #0x0                   	// #0
  40f840:	b	40f808 <ferror@plt+0xbf68>
  40f844:	mov	w19, w21
  40f848:	cmp	w21, #0x8
  40f84c:	b.ls	40f87c <ferror@plt+0xbfdc>  // b.plast
  40f850:	mov	x3, x19
  40f854:	mov	w4, #0x5                   	// #5
  40f858:	adrp	x2, 433000 <warn@@Base+0x4ff8>
  40f85c:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40f860:	add	x2, x2, #0xdd1
  40f864:	add	x1, x1, #0xe1a
  40f868:	mov	x0, #0x0                   	// #0
  40f86c:	bl	4035d0 <dcngettext@plt>
  40f870:	mov	w1, w21
  40f874:	mov	w2, #0x8                   	// #8
  40f878:	bl	42db14 <error@@Base>
  40f87c:	add	x0, x28, x24
  40f880:	cmp	x20, x0
  40f884:	b.hi	40f928 <ferror@plt+0xc088>  // b.pmore
  40f888:	sub	x1, x20, x28
  40f88c:	cmp	x28, x20
  40f890:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  40f894:	sub	w0, w1, #0x1
  40f898:	cmp	w0, #0x7
  40f89c:	b.hi	40f930 <ferror@plt+0xc090>  // b.pmore
  40f8a0:	ldr	x2, [x25]
  40f8a4:	mov	x0, x28
  40f8a8:	blr	x2
  40f8ac:	mov	x22, x0
  40f8b0:	add	x19, x28, x19
  40f8b4:	add	x3, sp, #0x88
  40f8b8:	mov	x0, x19
  40f8bc:	add	x4, sp, #0x8c
  40f8c0:	mov	x1, x20
  40f8c4:	mov	w2, #0x0                   	// #0
  40f8c8:	bl	40da44 <ferror@plt+0xa1a4>
  40f8cc:	add	x27, x22, x0
  40f8d0:	ldp	w3, w0, [sp, #136]
  40f8d4:	add	x19, x19, x3
  40f8d8:	bl	40c10c <ferror@plt+0x886c>
  40f8dc:	mov	w1, w21
  40f8e0:	add	x0, x23, x22
  40f8e4:	bl	40a8f0 <ferror@plt+0x7050>
  40f8e8:	mov	w1, w21
  40f8ec:	add	x0, x23, x27
  40f8f0:	bl	40a8f0 <ferror@plt+0x7050>
  40f8f4:	cmp	x27, x22
  40f8f8:	b.ne	40faa8 <ferror@plt+0xc208>  // b.any
  40f8fc:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  40f900:	add	x1, x1, #0xf21
  40f904:	mov	w2, #0x5                   	// #5
  40f908:	mov	x0, #0x0                   	// #0
  40f90c:	bl	403700 <dcgettext@plt>
  40f910:	adrp	x1, 458000 <_sch_istable+0x1478>
  40f914:	ldr	x1, [x1, #3800]
  40f918:	bl	402fe0 <fputs@plt>
  40f91c:	mov	w0, #0xa                   	// #10
  40f920:	bl	403800 <putchar@plt>
  40f924:	b	40f6cc <ferror@plt+0xbe2c>
  40f928:	mov	w1, w26
  40f92c:	b	40f894 <ferror@plt+0xbff4>
  40f930:	mov	x22, #0x0                   	// #0
  40f934:	b	40f8b0 <ferror@plt+0xc010>
  40f938:	add	x4, sp, #0x8c
  40f93c:	add	x3, sp, #0x88
  40f940:	mov	x1, x20
  40f944:	mov	w2, #0x0                   	// #0
  40f948:	mov	x0, x28
  40f94c:	bl	40da44 <ferror@plt+0xa1a4>
  40f950:	mov	x22, x0
  40f954:	ldp	w19, w0, [sp, #136]
  40f958:	add	x19, x28, x19
  40f95c:	bl	40c10c <ferror@plt+0x886c>
  40f960:	add	x3, sp, #0x88
  40f964:	add	x4, sp, #0x8c
  40f968:	mov	x1, x20
  40f96c:	mov	x0, x19
  40f970:	mov	w2, #0x0                   	// #0
  40f974:	bl	40da44 <ferror@plt+0xa1a4>
  40f978:	mov	x27, x0
  40f97c:	ldp	w3, w0, [sp, #136]
  40f980:	add	x19, x19, x3
  40f984:	bl	40c10c <ferror@plt+0x886c>
  40f988:	b	40f8dc <ferror@plt+0xc03c>
  40f98c:	mov	w19, w21
  40f990:	cmp	w21, #0x8
  40f994:	b.ls	40f9c4 <ferror@plt+0xc124>  // b.plast
  40f998:	mov	x3, x19
  40f99c:	mov	w4, #0x5                   	// #5
  40f9a0:	adrp	x2, 433000 <warn@@Base+0x4ff8>
  40f9a4:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40f9a8:	add	x2, x2, #0xdd1
  40f9ac:	add	x1, x1, #0xe1a
  40f9b0:	mov	x0, #0x0                   	// #0
  40f9b4:	bl	4035d0 <dcngettext@plt>
  40f9b8:	mov	w1, w21
  40f9bc:	mov	w2, #0x8                   	// #8
  40f9c0:	bl	42db14 <error@@Base>
  40f9c4:	add	x0, x28, x24
  40f9c8:	cmp	x20, x0
  40f9cc:	b.hi	40fa68 <ferror@plt+0xc1c8>  // b.pmore
  40f9d0:	sub	x1, x20, x28
  40f9d4:	cmp	x28, x20
  40f9d8:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  40f9dc:	sub	w0, w1, #0x1
  40f9e0:	cmp	w0, #0x7
  40f9e4:	b.hi	40fa70 <ferror@plt+0xc1d0>  // b.pmore
  40f9e8:	ldr	x2, [x25]
  40f9ec:	mov	x0, x28
  40f9f0:	blr	x2
  40f9f4:	mov	x22, x0
  40f9f8:	add	x28, x28, x19
  40f9fc:	cmp	w21, #0x8
  40fa00:	b.ls	40fa30 <ferror@plt+0xc190>  // b.plast
  40fa04:	mov	x3, x19
  40fa08:	mov	w4, #0x5                   	// #5
  40fa0c:	adrp	x2, 433000 <warn@@Base+0x4ff8>
  40fa10:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  40fa14:	add	x2, x2, #0xdd1
  40fa18:	add	x1, x1, #0xe1a
  40fa1c:	mov	x0, #0x0                   	// #0
  40fa20:	bl	4035d0 <dcngettext@plt>
  40fa24:	mov	w1, w21
  40fa28:	mov	w2, #0x8                   	// #8
  40fa2c:	bl	42db14 <error@@Base>
  40fa30:	add	x0, x28, x24
  40fa34:	cmp	x20, x0
  40fa38:	b.hi	40fa78 <ferror@plt+0xc1d8>  // b.pmore
  40fa3c:	subs	x1, x20, x28
  40fa40:	csel	w1, wzr, w1, ls  // ls = plast
  40fa44:	sub	w0, w1, #0x1
  40fa48:	cmp	w0, #0x7
  40fa4c:	b.hi	40fa80 <ferror@plt+0xc1e0>  // b.pmore
  40fa50:	ldr	x2, [x25]
  40fa54:	mov	x0, x28
  40fa58:	blr	x2
  40fa5c:	mov	x27, x0
  40fa60:	add	x19, x28, x19
  40fa64:	b	40f8dc <ferror@plt+0xc03c>
  40fa68:	mov	w1, w26
  40fa6c:	b	40f9dc <ferror@plt+0xc13c>
  40fa70:	mov	x22, #0x0                   	// #0
  40fa74:	b	40f9f8 <ferror@plt+0xc158>
  40fa78:	mov	w1, w26
  40fa7c:	b	40fa44 <ferror@plt+0xc1a4>
  40fa80:	mov	x27, #0x0                   	// #0
  40fa84:	b	40fa60 <ferror@plt+0xc1c0>
  40fa88:	mov	w2, #0x5                   	// #5
  40fa8c:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  40fa90:	mov	x0, #0x0                   	// #0
  40fa94:	add	x1, x1, #0x6c0
  40fa98:	bl	403700 <dcgettext@plt>
  40fa9c:	mov	w1, w19
  40faa0:	bl	42db14 <error@@Base>
  40faa4:	b	40f704 <ferror@plt+0xbe64>
  40faa8:	b.cs	40f91c <ferror@plt+0xc07c>  // b.hs, b.nlast
  40faac:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  40fab0:	mov	w2, #0x5                   	// #5
  40fab4:	add	x1, x1, #0xf31
  40fab8:	b	40f908 <ferror@plt+0xc068>
  40fabc:	stp	x29, x30, [sp, #-112]!
  40fac0:	mov	x29, sp
  40fac4:	stp	x19, x20, [sp, #16]
  40fac8:	stp	x21, x22, [sp, #32]
  40facc:	mov	x21, x0
  40fad0:	mov	x22, x1
  40fad4:	ldr	x20, [x0, #32]
  40fad8:	stp	x23, x24, [sp, #48]
  40fadc:	adrp	x23, 434000 <warn@@Base+0x5ff8>
  40fae0:	ldr	x0, [x0, #48]
  40fae4:	add	x23, x23, #0xece
  40fae8:	stp	x25, x26, [sp, #64]
  40faec:	add	x20, x20, x0
  40faf0:	mov	w0, #0x68                  	// #104
  40faf4:	cmp	x20, x3
  40faf8:	csel	x20, x20, x3, ls  // ls = plast
  40fafc:	stp	x27, x28, [sp, #80]
  40fb00:	umull	x2, w2, w0
  40fb04:	adrp	x0, 459000 <_bfd_std_section+0x120>
  40fb08:	adrp	x28, 435000 <warn@@Base+0x6ff8>
  40fb0c:	ldr	x19, [x1]
  40fb10:	ldr	x0, [x0, #1320]
  40fb14:	ldr	w26, [x0, x2]
  40fb18:	mov	w0, #0xa                   	// #10
  40fb1c:	bl	403800 <putchar@plt>
  40fb20:	cmp	x19, x20
  40fb24:	b.cc	40fb50 <ferror@plt+0xc2b0>  // b.lo, b.ul, b.last
  40fb28:	mov	w0, #0xa                   	// #10
  40fb2c:	bl	403800 <putchar@plt>
  40fb30:	ldp	x23, x24, [sp, #48]
  40fb34:	ldp	x25, x26, [sp, #64]
  40fb38:	ldp	x27, x28, [sp, #80]
  40fb3c:	str	x19, [x22]
  40fb40:	ldp	x19, x20, [sp, #16]
  40fb44:	ldp	x21, x22, [sp, #32]
  40fb48:	ldp	x29, x30, [sp], #112
  40fb4c:	ret
  40fb50:	add	x4, sp, #0x6c
  40fb54:	add	x3, sp, #0x68
  40fb58:	mov	x1, x20
  40fb5c:	mov	x0, x19
  40fb60:	mov	w2, #0x0                   	// #0
  40fb64:	ldr	x27, [x21, #32]
  40fb68:	bl	40da44 <ferror@plt+0xa1a4>
  40fb6c:	mov	x25, x0
  40fb70:	ldr	w0, [sp, #104]
  40fb74:	sub	x27, x19, x27
  40fb78:	add	x19, x19, x0
  40fb7c:	ldr	w0, [sp, #108]
  40fb80:	bl	40c10c <ferror@plt+0x886c>
  40fb84:	cmp	x20, x19
  40fb88:	b.eq	40fb28 <ferror@plt+0xc288>  // b.none
  40fb8c:	add	x4, sp, #0x6c
  40fb90:	add	x3, sp, #0x68
  40fb94:	mov	w2, #0x0                   	// #0
  40fb98:	mov	x1, x20
  40fb9c:	mov	x0, x19
  40fba0:	bl	40da44 <ferror@plt+0xa1a4>
  40fba4:	mov	x24, x0
  40fba8:	ldr	w0, [sp, #104]
  40fbac:	add	x19, x19, x0
  40fbb0:	ldr	w0, [sp, #108]
  40fbb4:	bl	40c10c <ferror@plt+0x886c>
  40fbb8:	mov	x1, x27
  40fbbc:	mov	x0, x23
  40fbc0:	bl	4037a0 <printf@plt>
  40fbc4:	mov	w1, w26
  40fbc8:	mov	x0, x25
  40fbcc:	bl	40d810 <ferror@plt+0x9f70>
  40fbd0:	mov	w1, w26
  40fbd4:	mov	x0, x24
  40fbd8:	bl	40d810 <ferror@plt+0x9f70>
  40fbdc:	add	x1, x28, #0x6e2
  40fbe0:	mov	w2, #0x5                   	// #5
  40fbe4:	mov	x0, #0x0                   	// #0
  40fbe8:	bl	403700 <dcgettext@plt>
  40fbec:	bl	4037a0 <printf@plt>
  40fbf0:	b	40fb20 <ferror@plt+0xc280>
  40fbf4:	stp	x29, x30, [sp, #-80]!
  40fbf8:	mov	x29, sp
  40fbfc:	stp	x19, x20, [sp, #16]
  40fc00:	ldr	x19, [x0, #32]
  40fc04:	stp	x21, x22, [sp, #32]
  40fc08:	adrp	x22, 435000 <warn@@Base+0x6ff8>
  40fc0c:	ldr	x20, [x0, #48]
  40fc10:	add	x22, x22, #0x796
  40fc14:	str	x23, [sp, #48]
  40fc18:	add	x20, x19, x20
  40fc1c:	bl	40cc20 <ferror@plt+0x9380>
  40fc20:	cmp	x19, x20
  40fc24:	b.cc	40fc40 <ferror@plt+0xc3a0>  // b.lo, b.ul, b.last
  40fc28:	mov	w0, #0x1                   	// #1
  40fc2c:	ldp	x19, x20, [sp, #16]
  40fc30:	ldp	x21, x22, [sp, #32]
  40fc34:	ldr	x23, [sp, #48]
  40fc38:	ldp	x29, x30, [sp], #80
  40fc3c:	ret
  40fc40:	ldrb	w0, [x19], #1
  40fc44:	cmp	w0, #0x4
  40fc48:	b.hi	40fc74 <ferror@plt+0xc3d4>  // b.pmore
  40fc4c:	cbz	w0, 40fc20 <ferror@plt+0xc380>
  40fc50:	sub	w0, w0, #0x2
  40fc54:	cmp	w0, #0x2
  40fc58:	b.hi	40fd9c <ferror@plt+0xc4fc>  // b.pmore
  40fc5c:	adrp	x1, 43a000 <warn@@Base+0xbff8>
  40fc60:	add	x1, x1, #0x424
  40fc64:	ldrb	w0, [x1, w0, uxtw]
  40fc68:	adr	x1, 40fc74 <ferror@plt+0xc3d4>
  40fc6c:	add	x0, x1, w0, sxtb #2
  40fc70:	br	x0
  40fc74:	cmp	w0, #0xff
  40fc78:	b.ne	40fc20 <ferror@plt+0xc380>  // b.any
  40fc7c:	add	x4, sp, #0x4c
  40fc80:	add	x3, sp, #0x48
  40fc84:	mov	x1, x20
  40fc88:	mov	x0, x19
  40fc8c:	mov	w2, #0x0                   	// #0
  40fc90:	bl	40da44 <ferror@plt+0xa1a4>
  40fc94:	ldr	w21, [sp, #72]
  40fc98:	mov	x23, x0
  40fc9c:	tst	x0, #0xffffffff00000000
  40fca0:	add	x21, x19, x21
  40fca4:	b.eq	40fcb4 <ferror@plt+0xc414>  // b.none
  40fca8:	ldr	w0, [sp, #76]
  40fcac:	orr	w0, w0, #0x2
  40fcb0:	str	w0, [sp, #76]
  40fcb4:	ldr	w0, [sp, #76]
  40fcb8:	bl	40c10c <ferror@plt+0x886c>
  40fcbc:	sub	x1, x20, x21
  40fcc0:	mov	x0, x21
  40fcc4:	bl	403020 <strnlen@plt>
  40fcc8:	add	x19, x0, #0x1
  40fccc:	add	x19, x21, x19
  40fcd0:	mov	x1, x22
  40fcd4:	mov	w2, #0x5                   	// #5
  40fcd8:	b	40fdfc <ferror@plt+0xc55c>
  40fcdc:	mov	x0, x19
  40fce0:	add	x4, sp, #0x4c
  40fce4:	add	x3, sp, #0x48
  40fce8:	mov	x1, x20
  40fcec:	mov	w2, #0x0                   	// #0
  40fcf0:	bl	40da44 <ferror@plt+0xa1a4>
  40fcf4:	mov	x21, x0
  40fcf8:	tst	x0, #0xffffffff00000000
  40fcfc:	ldr	w0, [sp, #72]
  40fd00:	add	x19, x19, x0
  40fd04:	b.eq	40fd14 <ferror@plt+0xc474>  // b.none
  40fd08:	ldr	w0, [sp, #76]
  40fd0c:	orr	w0, w0, #0x2
  40fd10:	str	w0, [sp, #76]
  40fd14:	ldr	w0, [sp, #76]
  40fd18:	bl	40c10c <ferror@plt+0x886c>
  40fd1c:	mov	x0, x19
  40fd20:	add	x4, sp, #0x4c
  40fd24:	add	x3, sp, #0x48
  40fd28:	mov	x1, x20
  40fd2c:	mov	w2, #0x0                   	// #0
  40fd30:	bl	40da44 <ferror@plt+0xa1a4>
  40fd34:	mov	x23, x0
  40fd38:	tst	x0, #0xffffffff00000000
  40fd3c:	ldr	w0, [sp, #72]
  40fd40:	add	x19, x19, x0
  40fd44:	b.eq	40fd54 <ferror@plt+0xc4b4>  // b.none
  40fd48:	ldr	w0, [sp, #76]
  40fd4c:	orr	w0, w0, #0x2
  40fd50:	str	w0, [sp, #76]
  40fd54:	ldr	w0, [sp, #76]
  40fd58:	bl	40c10c <ferror@plt+0x886c>
  40fd5c:	mov	w2, #0x5                   	// #5
  40fd60:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  40fd64:	mov	x0, #0x0                   	// #0
  40fd68:	add	x1, x1, #0x6f6
  40fd6c:	bl	403700 <dcgettext@plt>
  40fd70:	mov	w2, w23
  40fd74:	mov	w1, w21
  40fd78:	bl	4037a0 <printf@plt>
  40fd7c:	b	40fc20 <ferror@plt+0xc380>
  40fd80:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  40fd84:	add	x1, x1, #0x727
  40fd88:	mov	w2, #0x5                   	// #5
  40fd8c:	mov	x0, #0x0                   	// #0
  40fd90:	bl	403700 <dcgettext@plt>
  40fd94:	bl	4037a0 <printf@plt>
  40fd98:	b	40fc20 <ferror@plt+0xc380>
  40fd9c:	add	x4, sp, #0x4c
  40fda0:	add	x3, sp, #0x48
  40fda4:	mov	x1, x20
  40fda8:	mov	x0, x19
  40fdac:	mov	w2, #0x0                   	// #0
  40fdb0:	bl	40da44 <ferror@plt+0xa1a4>
  40fdb4:	ldr	w21, [sp, #72]
  40fdb8:	mov	x23, x0
  40fdbc:	tst	x0, #0xffffffff00000000
  40fdc0:	add	x21, x19, x21
  40fdc4:	b.eq	40fdd4 <ferror@plt+0xc534>  // b.none
  40fdc8:	ldr	w0, [sp, #76]
  40fdcc:	orr	w0, w0, #0x2
  40fdd0:	str	w0, [sp, #76]
  40fdd4:	ldr	w0, [sp, #76]
  40fdd8:	bl	40c10c <ferror@plt+0x886c>
  40fddc:	sub	x1, x20, x21
  40fde0:	mov	x0, x21
  40fde4:	bl	403020 <strnlen@plt>
  40fde8:	add	x19, x0, #0x1
  40fdec:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  40fdf0:	add	x19, x21, x19
  40fdf4:	add	x1, x1, #0x73d
  40fdf8:	mov	w2, #0x5                   	// #5
  40fdfc:	mov	x0, #0x0                   	// #0
  40fe00:	bl	403700 <dcgettext@plt>
  40fe04:	mov	x2, x21
  40fe08:	mov	w1, w23
  40fe0c:	bl	4037a0 <printf@plt>
  40fe10:	b	40fc20 <ferror@plt+0xc380>
  40fe14:	add	x4, sp, #0x4c
  40fe18:	add	x3, sp, #0x48
  40fe1c:	mov	x1, x20
  40fe20:	mov	x0, x19
  40fe24:	mov	w2, #0x0                   	// #0
  40fe28:	bl	40da44 <ferror@plt+0xa1a4>
  40fe2c:	ldr	w21, [sp, #72]
  40fe30:	mov	x23, x0
  40fe34:	tst	x0, #0xffffffff00000000
  40fe38:	add	x21, x19, x21
  40fe3c:	b.eq	40fe4c <ferror@plt+0xc5ac>  // b.none
  40fe40:	ldr	w0, [sp, #76]
  40fe44:	orr	w0, w0, #0x2
  40fe48:	str	w0, [sp, #76]
  40fe4c:	ldr	w0, [sp, #76]
  40fe50:	bl	40c10c <ferror@plt+0x886c>
  40fe54:	sub	x1, x20, x21
  40fe58:	mov	x0, x21
  40fe5c:	bl	403020 <strnlen@plt>
  40fe60:	add	x19, x0, #0x1
  40fe64:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  40fe68:	add	x19, x21, x19
  40fe6c:	add	x1, x1, #0x76a
  40fe70:	mov	w2, #0x5                   	// #5
  40fe74:	b	40fdfc <ferror@plt+0xc55c>
  40fe78:	stp	x29, x30, [sp, #-112]!
  40fe7c:	mov	x29, sp
  40fe80:	stp	x21, x22, [sp, #32]
  40fe84:	mov	x21, x2
  40fe88:	add	x4, sp, #0x6c
  40fe8c:	add	x3, sp, #0x68
  40fe90:	mov	w2, #0x0                   	// #0
  40fe94:	stp	x19, x20, [sp, #16]
  40fe98:	stp	x23, x24, [sp, #48]
  40fe9c:	mov	x24, x0
  40fea0:	stp	x25, x26, [sp, #64]
  40fea4:	mov	w26, w1
  40fea8:	mov	x1, x21
  40feac:	str	x27, [sp, #80]
  40feb0:	bl	40da44 <ferror@plt+0xa1a4>
  40feb4:	mov	x19, x0
  40feb8:	ldp	w22, w0, [sp, #104]
  40febc:	add	x25, x24, x22
  40fec0:	bl	40c10c <ferror@plt+0x886c>
  40fec4:	cmp	x19, #0x0
  40fec8:	ccmp	x21, x25, #0x4, ne  // ne = any
  40fecc:	b.eq	40fedc <ferror@plt+0xc63c>  // b.none
  40fed0:	sub	x0, x21, x25
  40fed4:	cmp	x0, x19
  40fed8:	b.cs	40fef8 <ferror@plt+0xc658>  // b.hs, b.nlast
  40fedc:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  40fee0:	add	x1, x1, #0x7ca
  40fee4:	mov	w2, #0x5                   	// #5
  40fee8:	mov	x0, #0x0                   	// #0
  40feec:	bl	403700 <dcgettext@plt>
  40fef0:	bl	42e008 <warn@@Base>
  40fef4:	b	40ffdc <ferror@plt+0xc73c>
  40fef8:	mov	x20, x25
  40fefc:	mov	w2, #0x5                   	// #5
  40ff00:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  40ff04:	mov	x0, #0x0                   	// #0
  40ff08:	add	x1, x1, #0x7f6
  40ff0c:	add	x22, x22, x19
  40ff10:	ldrb	w23, [x20], #1
  40ff14:	bl	403700 <dcgettext@plt>
  40ff18:	mov	w1, w23
  40ff1c:	bl	4037a0 <printf@plt>
  40ff20:	cmp	w23, #0x20
  40ff24:	b.hi	40ff50 <ferror@plt+0xc6b0>  // b.pmore
  40ff28:	cbz	w23, 40ff58 <ferror@plt+0xc6b8>
  40ff2c:	sub	w1, w23, #0x1
  40ff30:	cmp	w1, #0x1f
  40ff34:	b.hi	40ff58 <ferror@plt+0xc6b8>  // b.pmore
  40ff38:	adrp	x0, 43a000 <warn@@Base+0xbff8>
  40ff3c:	add	x0, x0, #0x428
  40ff40:	ldrh	w0, [x0, w1, uxtw #1]
  40ff44:	adr	x1, 40ff50 <ferror@plt+0xc6b0>
  40ff48:	add	x0, x1, w0, sxth #2
  40ff4c:	br	x0
  40ff50:	cmp	w23, #0x80
  40ff54:	b.eq	410304 <ferror@plt+0xca64>  // b.none
  40ff58:	mov	w21, w19
  40ff5c:	mov	w2, #0x5                   	// #5
  40ff60:	sub	w19, w19, #0x1
  40ff64:	tbz	w23, #7, 4104e4 <ferror@plt+0xcc44>
  40ff68:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  40ff6c:	add	x1, x1, #0xaba
  40ff70:	mov	x0, #0x0                   	// #0
  40ff74:	bl	403700 <dcgettext@plt>
  40ff78:	bl	4037a0 <printf@plt>
  40ff7c:	mov	x20, #0x0                   	// #0
  40ff80:	mov	w2, #0x5                   	// #5
  40ff84:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  40ff88:	mov	x0, #0x0                   	// #0
  40ff8c:	add	x1, x1, #0xad3
  40ff90:	bl	403700 <dcgettext@plt>
  40ff94:	mov	w1, w19
  40ff98:	adrp	x19, 434000 <warn@@Base+0x5ff8>
  40ff9c:	add	x19, x19, #0x7fe
  40ffa0:	bl	4037a0 <printf@plt>
  40ffa4:	add	x20, x20, #0x1
  40ffa8:	cmp	w21, w20
  40ffac:	b.ne	4104f0 <ferror@plt+0xcc50>  // b.any
  40ffb0:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  40ffb4:	add	x0, x0, #0x8fc
  40ffb8:	b	410290 <ferror@plt+0xc9f0>
  40ffbc:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  40ffc0:	add	x1, x1, #0x80d
  40ffc4:	mov	w2, #0x5                   	// #5
  40ffc8:	mov	x0, #0x0                   	// #0
  40ffcc:	bl	403700 <dcgettext@plt>
  40ffd0:	bl	4037a0 <printf@plt>
  40ffd4:	mov	w0, w26
  40ffd8:	bl	40a318 <ferror@plt+0x6a78>
  40ffdc:	mov	x0, x22
  40ffe0:	ldp	x19, x20, [sp, #16]
  40ffe4:	ldp	x21, x22, [sp, #32]
  40ffe8:	ldp	x23, x24, [sp, #48]
  40ffec:	ldp	x25, x26, [sp, #64]
  40fff0:	ldr	x27, [sp, #80]
  40fff4:	ldp	x29, x30, [sp], #112
  40fff8:	ret
  40fffc:	sub	x23, x19, #0x1
  410000:	cmp	x23, #0x8
  410004:	b.ls	41002c <ferror@plt+0xc78c>  // b.plast
  410008:	mov	w2, #0x5                   	// #5
  41000c:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  410010:	mov	x0, #0x0                   	// #0
  410014:	add	x1, x1, #0x81f
  410018:	bl	403700 <dcgettext@plt>
  41001c:	mov	x1, x23
  410020:	bl	42e008 <warn@@Base>
  410024:	mov	x19, #0x0                   	// #0
  410028:	b	410064 <ferror@plt+0xc7c4>
  41002c:	sub	w1, w19, #0x1
  410030:	add	x0, x20, w1, uxtw
  410034:	cmp	x21, x0
  410038:	b.hi	410044 <ferror@plt+0xc7a4>  // b.pmore
  41003c:	subs	x1, x21, x20
  410040:	csel	w1, wzr, w1, ls  // ls = plast
  410044:	sub	w0, w1, #0x1
  410048:	cmp	w0, #0x7
  41004c:	b.hi	410024 <ferror@plt+0xc784>  // b.pmore
  410050:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  410054:	ldr	x2, [x0, #680]
  410058:	mov	x0, x20
  41005c:	blr	x2
  410060:	mov	x19, x0
  410064:	mov	w2, #0x5                   	// #5
  410068:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  41006c:	mov	x0, #0x0                   	// #0
  410070:	add	x1, x1, #0x852
  410074:	bl	403700 <dcgettext@plt>
  410078:	mov	x20, x0
  41007c:	mov	x1, x19
  410080:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  410084:	add	x0, x0, #0xda5
  410088:	bl	40a72c <ferror@plt+0x6e8c>
  41008c:	mov	x1, x0
  410090:	mov	x0, x20
  410094:	bl	4037a0 <printf@plt>
  410098:	adrp	x1, 459000 <_bfd_std_section+0x120>
  41009c:	add	x0, x1, #0x4f8
  4100a0:	str	x19, [x1, #1272]
  4100a4:	str	wzr, [x0, #8]
  4100a8:	strb	wzr, [x0, #32]
  4100ac:	b	40ffdc <ferror@plt+0xc73c>
  4100b0:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  4100b4:	add	x1, x1, #0x867
  4100b8:	mov	w2, #0x5                   	// #5
  4100bc:	mov	x0, #0x0                   	// #0
  4100c0:	bl	403700 <dcgettext@plt>
  4100c4:	adrp	x25, 43c000 <warn@@Base+0xdff8>
  4100c8:	bl	4037a0 <printf@plt>
  4100cc:	add	x25, x25, #0x95d
  4100d0:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  4100d4:	add	x1, x1, #0x884
  4100d8:	mov	w2, #0x5                   	// #5
  4100dc:	mov	x0, #0x0                   	// #0
  4100e0:	bl	403700 <dcgettext@plt>
  4100e4:	bl	4037a0 <printf@plt>
  4100e8:	adrp	x0, 459000 <_bfd_std_section+0x120>
  4100ec:	add	x0, x0, #0x4f8
  4100f0:	ldr	w1, [x0, #36]
  4100f4:	add	w1, w1, #0x1
  4100f8:	str	w1, [x0, #36]
  4100fc:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  410100:	add	x0, x0, #0x8a0
  410104:	bl	4037a0 <printf@plt>
  410108:	sub	x1, x21, x20
  41010c:	mov	x0, x20
  410110:	bl	403020 <strnlen@plt>
  410114:	add	x19, x0, #0x1
  410118:	add	x19, x20, x19
  41011c:	add	x4, sp, #0x6c
  410120:	add	x3, sp, #0x68
  410124:	mov	w2, #0x0                   	// #0
  410128:	mov	x1, x21
  41012c:	mov	x26, x0
  410130:	mov	x0, x19
  410134:	bl	40da44 <ferror@plt+0xa1a4>
  410138:	mov	x23, x0
  41013c:	ldr	w0, [sp, #104]
  410140:	add	x19, x19, x0
  410144:	ldr	w0, [sp, #108]
  410148:	bl	40c10c <ferror@plt+0x886c>
  41014c:	mov	x1, x23
  410150:	mov	x0, x25
  410154:	adrp	x23, 43c000 <warn@@Base+0xdff8>
  410158:	bl	40a72c <ferror@plt+0x6e8c>
  41015c:	add	x23, x23, #0xa26
  410160:	mov	x1, x0
  410164:	mov	x0, x23
  410168:	bl	4037a0 <printf@plt>
  41016c:	add	x4, sp, #0x6c
  410170:	add	x3, sp, #0x68
  410174:	mov	w2, #0x0                   	// #0
  410178:	mov	x1, x21
  41017c:	mov	x0, x19
  410180:	bl	40da44 <ferror@plt+0xa1a4>
  410184:	mov	x27, x0
  410188:	ldr	w0, [sp, #104]
  41018c:	add	x19, x19, x0
  410190:	ldr	w0, [sp, #108]
  410194:	bl	40c10c <ferror@plt+0x886c>
  410198:	mov	x1, x27
  41019c:	mov	x0, x25
  4101a0:	bl	40a72c <ferror@plt+0x6e8c>
  4101a4:	mov	x1, x0
  4101a8:	mov	x0, x23
  4101ac:	bl	4037a0 <printf@plt>
  4101b0:	add	x4, sp, #0x6c
  4101b4:	add	x3, sp, #0x68
  4101b8:	mov	w2, #0x0                   	// #0
  4101bc:	mov	x1, x21
  4101c0:	mov	x0, x19
  4101c4:	bl	40da44 <ferror@plt+0xa1a4>
  4101c8:	mov	x27, x0
  4101cc:	ldr	w0, [sp, #104]
  4101d0:	add	x19, x19, x0
  4101d4:	ldr	w0, [sp, #108]
  4101d8:	sub	x24, x19, x24
  4101dc:	bl	40c10c <ferror@plt+0x886c>
  4101e0:	mov	x1, x27
  4101e4:	mov	x0, x25
  4101e8:	bl	40a72c <ferror@plt+0x6e8c>
  4101ec:	mov	x1, x0
  4101f0:	mov	x0, x23
  4101f4:	bl	4037a0 <printf@plt>
  4101f8:	mov	x2, x20
  4101fc:	mov	w1, w26
  410200:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  410204:	add	x0, x0, #0x8a7
  410208:	bl	4037a0 <printf@plt>
  41020c:	cmp	x24, x22
  410210:	b.ne	41021c <ferror@plt+0xc97c>  // b.any
  410214:	cmp	x21, x19
  410218:	b.ne	40ffdc <ferror@plt+0xc73c>  // b.any
  41021c:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  410220:	mov	w2, #0x5                   	// #5
  410224:	add	x1, x1, #0x8ae
  410228:	b	40fee8 <ferror@plt+0xc648>
  41022c:	add	x4, sp, #0x6c
  410230:	add	x3, sp, #0x68
  410234:	mov	x1, x21
  410238:	mov	w2, #0x0                   	// #0
  41023c:	mov	x0, x20
  410240:	bl	40da44 <ferror@plt+0xa1a4>
  410244:	mov	x20, x0
  410248:	ldr	w0, [sp, #108]
  41024c:	bl	40c10c <ferror@plt+0x886c>
  410250:	mov	w2, #0x5                   	// #5
  410254:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  410258:	mov	x0, #0x0                   	// #0
  41025c:	add	x1, x1, #0x8d5
  410260:	bl	403700 <dcgettext@plt>
  410264:	mov	x19, x0
  410268:	mov	x1, x20
  41026c:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  410270:	add	x0, x0, #0x95d
  410274:	bl	40a72c <ferror@plt+0x6e8c>
  410278:	mov	x1, x0
  41027c:	mov	x0, x19
  410280:	bl	4037a0 <printf@plt>
  410284:	b	40ffdc <ferror@plt+0xc73c>
  410288:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  41028c:	add	x0, x0, #0x8ee
  410290:	bl	403450 <puts@plt>
  410294:	b	40ffdc <ferror@plt+0xc73c>
  410298:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  41029c:	add	x0, x0, #0x90c
  4102a0:	b	410290 <ferror@plt+0xc9f0>
  4102a4:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  4102a8:	add	x0, x0, #0x923
  4102ac:	b	410290 <ferror@plt+0xc9f0>
  4102b0:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  4102b4:	add	x0, x0, #0x939
  4102b8:	b	410290 <ferror@plt+0xc9f0>
  4102bc:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  4102c0:	add	x0, x0, #0x958
  4102c4:	b	410290 <ferror@plt+0xc9f0>
  4102c8:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  4102cc:	add	x0, x0, #0x973
  4102d0:	b	410290 <ferror@plt+0xc9f0>
  4102d4:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  4102d8:	add	x0, x0, #0x98a
  4102dc:	b	410290 <ferror@plt+0xc9f0>
  4102e0:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  4102e4:	add	x0, x0, #0x9aa
  4102e8:	b	410290 <ferror@plt+0xc9f0>
  4102ec:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  4102f0:	add	x0, x0, #0x9c9
  4102f4:	b	410290 <ferror@plt+0xc9f0>
  4102f8:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  4102fc:	add	x0, x0, #0x9ec
  410300:	b	410290 <ferror@plt+0xc9f0>
  410304:	adrp	x23, 43c000 <warn@@Base+0xdff8>
  410308:	adrp	x24, 435000 <warn@@Base+0x6ff8>
  41030c:	add	x23, x23, #0x95d
  410310:	add	x24, x24, #0xa3f
  410314:	add	x19, x25, x19
  410318:	adrp	x25, 435000 <warn@@Base+0x6ff8>
  41031c:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  410320:	add	x0, x0, #0xa02
  410324:	bl	403450 <puts@plt>
  410328:	cmp	x20, x19
  41032c:	b.cs	40ffdc <ferror@plt+0xc73c>  // b.hs, b.nlast
  410330:	mov	x0, x20
  410334:	add	x4, sp, #0x6c
  410338:	add	x3, sp, #0x68
  41033c:	mov	x1, x19
  410340:	mov	w2, #0x0                   	// #0
  410344:	bl	40da44 <ferror@plt+0xa1a4>
  410348:	mov	x21, x0
  41034c:	tst	x0, #0xffffffff00000000
  410350:	ldr	w0, [sp, #104]
  410354:	add	x20, x20, x0
  410358:	b.eq	410368 <ferror@plt+0xcac8>  // b.none
  41035c:	ldr	w0, [sp, #108]
  410360:	orr	w0, w0, #0x2
  410364:	str	w0, [sp, #108]
  410368:	ldr	w0, [sp, #108]
  41036c:	bl	40c10c <ferror@plt+0x886c>
  410370:	cmp	w21, #0x2
  410374:	b.eq	410398 <ferror@plt+0xcaf8>  // b.none
  410378:	cmp	w21, #0x3
  41037c:	b.eq	4103e0 <ferror@plt+0xcb40>  // b.none
  410380:	cmp	w21, #0x1
  410384:	b.ne	4104c0 <ferror@plt+0xcc20>  // b.any
  410388:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  41038c:	add	x0, x0, #0xa24
  410390:	bl	403450 <puts@plt>
  410394:	b	410328 <ferror@plt+0xca88>
  410398:	add	x4, sp, #0x6c
  41039c:	add	x3, sp, #0x68
  4103a0:	mov	x1, x19
  4103a4:	mov	w2, #0x0                   	// #0
  4103a8:	mov	x0, x20
  4103ac:	bl	40da44 <ferror@plt+0xa1a4>
  4103b0:	mov	x21, x0
  4103b4:	ldr	w0, [sp, #104]
  4103b8:	add	x20, x20, x0
  4103bc:	ldr	w0, [sp, #108]
  4103c0:	bl	40c10c <ferror@plt+0x886c>
  4103c4:	mov	x1, x21
  4103c8:	mov	x0, x23
  4103cc:	bl	40a72c <ferror@plt+0x6e8c>
  4103d0:	mov	x1, x0
  4103d4:	mov	x0, x24
  4103d8:	bl	4037a0 <printf@plt>
  4103dc:	b	410328 <ferror@plt+0xca88>
  4103e0:	add	x0, x25, #0xa68
  4103e4:	bl	4037a0 <printf@plt>
  4103e8:	add	x4, sp, #0x6c
  4103ec:	add	x3, sp, #0x68
  4103f0:	mov	w2, #0x0                   	// #0
  4103f4:	mov	x1, x19
  4103f8:	mov	x0, x20
  4103fc:	bl	40da44 <ferror@plt+0xa1a4>
  410400:	mov	x21, x0
  410404:	ldr	w0, [sp, #104]
  410408:	add	x20, x20, x0
  41040c:	ldr	w0, [sp, #108]
  410410:	bl	40c10c <ferror@plt+0x886c>
  410414:	mov	x1, x21
  410418:	mov	x0, x23
  41041c:	bl	40a72c <ferror@plt+0x6e8c>
  410420:	mov	x1, x0
  410424:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  410428:	add	x0, x0, #0xa85
  41042c:	bl	4037a0 <printf@plt>
  410430:	add	x4, sp, #0x6c
  410434:	add	x3, sp, #0x68
  410438:	mov	w2, #0x0                   	// #0
  41043c:	mov	x1, x19
  410440:	mov	x0, x20
  410444:	bl	40da44 <ferror@plt+0xa1a4>
  410448:	mov	x21, x0
  41044c:	ldr	w0, [sp, #104]
  410450:	add	x20, x20, x0
  410454:	ldr	w0, [sp, #108]
  410458:	bl	40c10c <ferror@plt+0x886c>
  41045c:	mov	x1, x21
  410460:	mov	x0, x23
  410464:	bl	40a72c <ferror@plt+0x6e8c>
  410468:	mov	x1, x0
  41046c:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  410470:	add	x0, x0, #0xa89
  410474:	bl	4037a0 <printf@plt>
  410478:	add	x4, sp, #0x6c
  41047c:	add	x3, sp, #0x68
  410480:	mov	x1, x19
  410484:	mov	w2, #0x0                   	// #0
  410488:	mov	x0, x20
  41048c:	bl	40da44 <ferror@plt+0xa1a4>
  410490:	mov	x21, x0
  410494:	ldr	w0, [sp, #104]
  410498:	add	x20, x20, x0
  41049c:	ldr	w0, [sp, #108]
  4104a0:	bl	40c10c <ferror@plt+0x886c>
  4104a4:	mov	x1, x21
  4104a8:	mov	x0, x23
  4104ac:	bl	40a72c <ferror@plt+0x6e8c>
  4104b0:	mov	x1, x0
  4104b4:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  4104b8:	add	x0, x0, #0xa8d
  4104bc:	b	4103d8 <ferror@plt+0xcb38>
  4104c0:	mov	w2, #0x5                   	// #5
  4104c4:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  4104c8:	mov	x0, #0x0                   	// #0
  4104cc:	add	x1, x1, #0xa93
  4104d0:	bl	403700 <dcgettext@plt>
  4104d4:	mov	x20, x19
  4104d8:	mov	w1, w21
  4104dc:	bl	4037a0 <printf@plt>
  4104e0:	b	410328 <ferror@plt+0xca88>
  4104e4:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  4104e8:	add	x1, x1, #0xac9
  4104ec:	b	40ff70 <ferror@plt+0xc6d0>
  4104f0:	ldrb	w1, [x25, x20]
  4104f4:	mov	x0, x19
  4104f8:	bl	4037a0 <printf@plt>
  4104fc:	b	40ffa4 <ferror@plt+0xc704>
  410500:	stp	x29, x30, [sp, #-112]!
  410504:	mov	x29, sp
  410508:	stp	x19, x20, [sp, #16]
  41050c:	mov	x20, x0
  410510:	mov	x0, #0x60                  	// #96
  410514:	stp	x21, x22, [sp, #32]
  410518:	mov	x21, x1
  41051c:	stp	x23, x24, [sp, #48]
  410520:	mov	x24, x4
  410524:	mov	x23, x5
  410528:	stp	x25, x26, [sp, #64]
  41052c:	mov	x26, x2
  410530:	mov	x25, x3
  410534:	stp	x27, x28, [sp, #80]
  410538:	bl	403290 <xmalloc@plt>
  41053c:	mov	x19, x0
  410540:	stp	xzr, xzr, [x0]
  410544:	stp	xzr, xzr, [x0, #16]
  410548:	stp	xzr, xzr, [x0, #32]
  41054c:	stp	xzr, xzr, [x0, #48]
  410550:	stp	xzr, xzr, [x0, #64]
  410554:	stp	xzr, xzr, [x0, #80]
  410558:	mov	x0, #0x2                   	// #2
  41055c:	bl	403290 <xmalloc@plt>
  410560:	str	x0, [x19, #24]
  410564:	mov	x0, #0x4                   	// #4
  410568:	bl	403290 <xmalloc@plt>
  41056c:	str	x0, [x19, #32]
  410570:	mov	x0, x20
  410574:	ldrb	w22, [x0], #1
  410578:	str	x0, [x19, #40]
  41057c:	mov	x20, x0
  410580:	cmp	x20, x21
  410584:	b.cs	410590 <ferror@plt+0xccf0>  // b.hs, b.nlast
  410588:	ldrb	w1, [x20], #1
  41058c:	cbnz	w1, 410580 <ferror@plt+0xcce0>
  410590:	cmp	x21, x20
  410594:	b.ne	4105d0 <ferror@plt+0xcd30>  // b.any
  410598:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  41059c:	add	x1, x1, #0xadf
  4105a0:	mov	w2, #0x5                   	// #5
  4105a4:	mov	x0, #0x0                   	// #0
  4105a8:	bl	403700 <dcgettext@plt>
  4105ac:	bl	42e008 <warn@@Base>
  4105b0:	ldr	x0, [x19, #32]
  4105b4:	mov	x27, x21
  4105b8:	bl	403510 <free@plt>
  4105bc:	ldr	x0, [x19, #24]
  4105c0:	bl	403510 <free@plt>
  4105c4:	mov	x0, x19
  4105c8:	bl	403510 <free@plt>
  4105cc:	b	410914 <ferror@plt+0xd074>
  4105d0:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  4105d4:	add	x1, x1, #0x298
  4105d8:	bl	4034b0 <strcmp@plt>
  4105dc:	cbnz	w0, 4105ec <ferror@plt+0xcd4c>
  4105e0:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  4105e4:	ldr	w0, [x0, #620]
  4105e8:	add	x20, x20, x0
  4105ec:	cmp	w22, #0x3
  4105f0:	b.le	410814 <ferror@plt+0xcf74>
  4105f4:	add	x27, x20, #0x1
  4105f8:	cmp	x21, x27
  4105fc:	b.hi	410638 <ferror@plt+0xcd98>  // b.pmore
  410600:	subs	x1, x21, x20
  410604:	csel	w1, wzr, w1, ls  // ls = plast
  410608:	sub	w0, w1, #0x1
  41060c:	cmp	w0, #0x7
  410610:	b.ls	410640 <ferror@plt+0xcda0>  // b.plast
  410614:	strb	wzr, [x19, #94]
  410618:	mov	w2, #0x5                   	// #5
  41061c:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  410620:	mov	x0, #0x0                   	// #0
  410624:	add	x1, x1, #0xb04
  410628:	bl	403700 <dcgettext@plt>
  41062c:	ldrb	w1, [x19, #94]
  410630:	bl	42e008 <warn@@Base>
  410634:	b	4105b0 <ferror@plt+0xcd10>
  410638:	mov	w1, #0x1                   	// #1
  41063c:	b	410608 <ferror@plt+0xcd68>
  410640:	adrp	x28, 45c000 <_bfd_std_section+0x3120>
  410644:	mov	x0, x20
  410648:	ldr	x2, [x28, #680]
  41064c:	blr	x2
  410650:	and	w0, w0, #0xff
  410654:	strb	w0, [x19, #94]
  410658:	sub	w0, w0, #0x1
  41065c:	and	w0, w0, #0xff
  410660:	cmp	w0, #0x7
  410664:	b.hi	410618 <ferror@plt+0xcd78>  // b.pmore
  410668:	add	x20, x20, #0x2
  41066c:	cmp	x21, x20
  410670:	b.hi	4106c4 <ferror@plt+0xce24>  // b.pmore
  410674:	subs	x1, x21, x27
  410678:	csel	w1, wzr, w1, ls  // ls = plast
  41067c:	sub	w0, w1, #0x1
  410680:	cmp	w0, #0x7
  410684:	b.ls	4106cc <ferror@plt+0xce2c>  // b.plast
  410688:	strb	wzr, [x19, #95]
  41068c:	ldrb	w0, [x19, #95]
  410690:	cmp	w0, #0x8
  410694:	b.hi	4106a8 <ferror@plt+0xce08>  // b.pmore
  410698:	ldrb	w1, [x19, #94]
  41069c:	add	w0, w0, w1
  4106a0:	cmp	w0, #0x8
  4106a4:	b.le	4106e0 <ferror@plt+0xce40>
  4106a8:	mov	w2, #0x5                   	// #5
  4106ac:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  4106b0:	mov	x0, #0x0                   	// #0
  4106b4:	add	x1, x1, #0xb2b
  4106b8:	bl	403700 <dcgettext@plt>
  4106bc:	ldrb	w1, [x19, #95]
  4106c0:	b	410630 <ferror@plt+0xcd90>
  4106c4:	mov	w1, #0x1                   	// #1
  4106c8:	b	41067c <ferror@plt+0xcddc>
  4106cc:	ldr	x2, [x28, #680]
  4106d0:	mov	x0, x27
  4106d4:	blr	x2
  4106d8:	strb	w0, [x19, #95]
  4106dc:	b	41068c <ferror@plt+0xcdec>
  4106e0:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  4106e4:	str	w1, [x0, #620]
  4106e8:	mov	x1, x21
  4106ec:	mov	x0, x20
  4106f0:	add	x4, sp, #0x6c
  4106f4:	add	x3, sp, #0x68
  4106f8:	mov	w2, #0x0                   	// #0
  4106fc:	bl	40da44 <ferror@plt+0xa1a4>
  410700:	ldr	w1, [sp, #104]
  410704:	tst	x0, #0xffffffff00000000
  410708:	str	w0, [x19, #48]
  41070c:	add	x20, x20, x1
  410710:	b.eq	410720 <ferror@plt+0xce80>  // b.none
  410714:	ldr	w0, [sp, #108]
  410718:	orr	w0, w0, #0x2
  41071c:	str	w0, [sp, #108]
  410720:	ldr	w0, [sp, #108]
  410724:	bl	40c10c <ferror@plt+0x886c>
  410728:	mov	x1, x21
  41072c:	mov	x0, x20
  410730:	add	x4, sp, #0x6c
  410734:	add	x3, sp, #0x68
  410738:	mov	w2, #0x1                   	// #1
  41073c:	bl	40da44 <ferror@plt+0xa1a4>
  410740:	ldr	w1, [sp, #104]
  410744:	cmp	x0, w0, sxtw
  410748:	str	w0, [x19, #52]
  41074c:	add	x20, x20, x1
  410750:	b.eq	410760 <ferror@plt+0xcec0>  // b.none
  410754:	ldr	w0, [sp, #108]
  410758:	orr	w0, w0, #0x2
  41075c:	str	w0, [sp, #108]
  410760:	ldr	w0, [sp, #108]
  410764:	bl	40c10c <ferror@plt+0x886c>
  410768:	cmp	w22, #0x1
  41076c:	b.ne	410848 <ferror@plt+0xcfa8>  // b.any
  410770:	add	x27, x20, #0x1
  410774:	cmp	x21, x27
  410778:	b.hi	410828 <ferror@plt+0xcf88>  // b.pmore
  41077c:	subs	x1, x21, x20
  410780:	csel	w1, wzr, w1, ls  // ls = plast
  410784:	sub	w0, w1, #0x1
  410788:	cmp	w0, #0x7
  41078c:	b.ls	410830 <ferror@plt+0xcf90>  // b.plast
  410790:	str	wzr, [x19, #88]
  410794:	ldr	x0, [x19, #40]
  410798:	ldrb	w0, [x0]
  41079c:	cmp	w0, #0x7a
  4107a0:	b.ne	410934 <ferror@plt+0xd094>  // b.any
  4107a4:	add	x4, sp, #0x6c
  4107a8:	add	x3, sp, #0x68
  4107ac:	mov	x1, x21
  4107b0:	mov	x0, x27
  4107b4:	mov	w2, #0x0                   	// #0
  4107b8:	bl	40da44 <ferror@plt+0xa1a4>
  4107bc:	mov	x20, x0
  4107c0:	ldp	w28, w0, [sp, #104]
  4107c4:	add	x28, x27, x28
  4107c8:	sub	x27, x21, x28
  4107cc:	bl	40c10c <ferror@plt+0x886c>
  4107d0:	cmp	x20, x27
  4107d4:	b.ls	41088c <ferror@plt+0xcfec>  // b.plast
  4107d8:	mov	w2, #0x5                   	// #5
  4107dc:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  4107e0:	mov	x0, #0x0                   	// #0
  4107e4:	add	x1, x1, #0xb52
  4107e8:	bl	403700 <dcgettext@plt>
  4107ec:	mov	x22, x0
  4107f0:	mov	x1, x20
  4107f4:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  4107f8:	add	x0, x0, #0xda5
  4107fc:	bl	40a72c <ferror@plt+0x6e8c>
  410800:	mov	x2, x27
  410804:	mov	x1, x0
  410808:	mov	x0, x22
  41080c:	bl	42e008 <warn@@Base>
  410810:	b	4105b0 <ferror@plt+0xcd10>
  410814:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  410818:	strb	wzr, [x19, #95]
  41081c:	ldr	w0, [x0, #620]
  410820:	strb	w0, [x19, #94]
  410824:	b	4106e8 <ferror@plt+0xce48>
  410828:	mov	w1, w22
  41082c:	b	410784 <ferror@plt+0xcee4>
  410830:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  410834:	ldr	x2, [x0, #680]
  410838:	mov	x0, x20
  41083c:	blr	x2
  410840:	str	w0, [x19, #88]
  410844:	b	410794 <ferror@plt+0xcef4>
  410848:	add	x4, sp, #0x6c
  41084c:	add	x3, sp, #0x68
  410850:	mov	x1, x21
  410854:	mov	x0, x20
  410858:	mov	w2, #0x0                   	// #0
  41085c:	bl	40da44 <ferror@plt+0xa1a4>
  410860:	ldr	w27, [sp, #104]
  410864:	tst	x0, #0xffffffff00000000
  410868:	str	w0, [x19, #88]
  41086c:	add	x27, x20, x27
  410870:	b.eq	410880 <ferror@plt+0xcfe0>  // b.none
  410874:	ldr	w0, [sp, #108]
  410878:	orr	w0, w0, #0x2
  41087c:	str	w0, [sp, #108]
  410880:	ldr	w0, [sp, #108]
  410884:	bl	40c10c <ferror@plt+0x886c>
  410888:	b	410794 <ferror@plt+0xcef4>
  41088c:	add	x27, x28, x20
  410890:	cbz	x20, 410904 <ferror@plt+0xd064>
  410894:	ldr	x2, [x19, #40]
  410898:	mov	x6, x28
  41089c:	add	x2, x2, #0x1
  4108a0:	cmp	x21, x2
  4108a4:	ccmp	x27, x6, #0x0, hi  // hi = pmore
  4108a8:	b.ls	410904 <ferror@plt+0xd064>  // b.plast
  4108ac:	ldrb	w0, [x2]
  4108b0:	cmp	w0, #0x4c
  4108b4:	b.ne	4108c4 <ferror@plt+0xd024>  // b.any
  4108b8:	add	x6, x6, #0x1
  4108bc:	add	x2, x2, #0x1
  4108c0:	b	4108a0 <ferror@plt+0xd000>
  4108c4:	cmp	w0, #0x50
  4108c8:	b.ne	4108e0 <ferror@plt+0xd040>  // b.any
  4108cc:	ldrb	w0, [x6]
  4108d0:	bl	40a2ec <ferror@plt+0x6a4c>
  4108d4:	add	w0, w0, #0x1
  4108d8:	add	x6, x6, x0
  4108dc:	b	4108bc <ferror@plt+0xd01c>
  4108e0:	cmp	w0, #0x52
  4108e4:	b.ne	4108f4 <ferror@plt+0xd054>  // b.any
  4108e8:	ldrb	w0, [x6], #1
  4108ec:	strb	w0, [x19, #92]
  4108f0:	b	4108bc <ferror@plt+0xd01c>
  4108f4:	cmp	w0, #0x53
  4108f8:	b.eq	4108bc <ferror@plt+0xd01c>  // b.none
  4108fc:	cmp	w0, #0x42
  410900:	b.eq	4108bc <ferror@plt+0xd01c>  // b.none
  410904:	str	x19, [x26]
  410908:	str	w22, [x25]
  41090c:	str	x20, [x24]
  410910:	str	x28, [x23]
  410914:	mov	x0, x27
  410918:	ldp	x19, x20, [sp, #16]
  41091c:	ldp	x21, x22, [sp, #32]
  410920:	ldp	x23, x24, [sp, #48]
  410924:	ldp	x25, x26, [sp, #64]
  410928:	ldp	x27, x28, [sp, #80]
  41092c:	ldp	x29, x30, [sp], #112
  410930:	ret
  410934:	mov	x28, #0x0                   	// #0
  410938:	mov	x20, #0x0                   	// #0
  41093c:	b	410904 <ferror@plt+0xd064>
  410940:	stp	x29, x30, [sp, #-176]!
  410944:	mov	x29, sp
  410948:	stp	x19, x20, [sp, #16]
  41094c:	mov	x19, x3
  410950:	mov	x20, x4
  410954:	stp	x21, x22, [sp, #32]
  410958:	add	x4, sp, #0xac
  41095c:	add	x3, sp, #0xa8
  410960:	stp	x23, x24, [sp, #48]
  410964:	mov	x24, x6
  410968:	stp	x25, x26, [sp, #64]
  41096c:	stp	x27, x28, [sp, #80]
  410970:	mov	x27, x1
  410974:	mov	x28, x2
  410978:	str	wzr, [x6]
  41097c:	mov	x1, x28
  410980:	mov	w2, #0x0                   	// #0
  410984:	str	x0, [sp, #104]
  410988:	mov	x0, x27
  41098c:	str	w5, [sp, #116]
  410990:	str	w7, [sp, #152]
  410994:	bl	40da44 <ferror@plt+0xa1a4>
  410998:	mov	x21, x0
  41099c:	ldp	w8, w0, [sp, #168]
  4109a0:	add	x27, x27, x8
  4109a4:	bl	40c10c <ferror@plt+0x886c>
  4109a8:	adrp	x0, 459000 <_bfd_std_section+0x120>
  4109ac:	ldr	x1, [x0, #1368]
  4109b0:	cbz	x1, 410b90 <ferror@plt+0xd2f0>
  4109b4:	ldr	x0, [x1]
  4109b8:	cmp	x0, x21
  4109bc:	b.eq	410dcc <ferror@plt+0xd52c>  // b.none
  4109c0:	ldr	x1, [x1, #40]
  4109c4:	b	4109b0 <ferror@plt+0xd110>
  4109c8:	ldr	x0, [x23, #8]
  4109cc:	cmp	x0, #0x20
  4109d0:	b.hi	410a04 <ferror@plt+0xd164>  // b.pmore
  4109d4:	cbz	x0, 410b90 <ferror@plt+0xd2f0>
  4109d8:	sub	x0, x0, #0x1
  4109dc:	cmp	x0, #0x1f
  4109e0:	b.hi	410b90 <ferror@plt+0xd2f0>  // b.pmore
  4109e4:	cmp	w0, #0x1f
  4109e8:	b.hi	410b90 <ferror@plt+0xd2f0>  // b.pmore
  4109ec:	adrp	x1, 43a000 <warn@@Base+0xbff8>
  4109f0:	add	x1, x1, #0x468
  4109f4:	ldrh	w0, [x1, w0, uxtw #1]
  4109f8:	adr	x1, 410a04 <ferror@plt+0xd164>
  4109fc:	add	x0, x1, w0, sxth #2
  410a00:	br	x0
  410a04:	mov	x1, #0x1f02                	// #7938
  410a08:	cmp	x0, x1
  410a0c:	b.hi	410a2c <ferror@plt+0xd18c>  // b.pmore
  410a10:	mov	x1, #0x1f00                	// #7936
  410a14:	cmp	x0, x1
  410a18:	b.ls	410b90 <ferror@plt+0xd2f0>  // b.plast
  410a1c:	add	x4, sp, #0xac
  410a20:	add	x3, sp, #0xa8
  410a24:	mov	w2, #0x0                   	// #0
  410a28:	b	410c50 <ferror@plt+0xd3b0>
  410a2c:	mov	x1, #0xffffffffffffe0e0    	// #-7968
  410a30:	add	x0, x0, x1
  410a34:	cmp	x0, #0x1
  410a38:	b.hi	410b90 <ferror@plt+0xd2f0>  // b.pmore
  410a3c:	cmp	x20, #0x8
  410a40:	b.ls	410a68 <ferror@plt+0xd1c8>  // b.plast
  410a44:	mov	x2, x22
  410a48:	mov	x1, x21
  410a4c:	mov	x3, x20
  410a50:	mov	w4, #0x5                   	// #5
  410a54:	mov	x0, #0x0                   	// #0
  410a58:	bl	4035d0 <dcngettext@plt>
  410a5c:	ldr	w1, [sp, #136]
  410a60:	mov	w2, #0x8                   	// #8
  410a64:	bl	42db14 <error@@Base>
  410a68:	ldr	x0, [sp, #144]
  410a6c:	add	x0, x27, x0
  410a70:	cmp	x28, x0
  410a74:	b.hi	410bc8 <ferror@plt+0xd328>  // b.pmore
  410a78:	sub	x1, x28, x27
  410a7c:	cmp	x27, x28
  410a80:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  410a84:	sub	w0, w1, #0x1
  410a88:	cmp	w0, #0x7
  410a8c:	b.hi	410bd0 <ferror@plt+0xd330>  // b.pmore
  410a90:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  410a94:	ldr	x2, [x0, #680]
  410a98:	mov	x0, x27
  410a9c:	blr	x2
  410aa0:	mov	x25, x0
  410aa4:	add	x26, x27, x20
  410aa8:	b	410b24 <ferror@plt+0xd284>
  410aac:	ldr	w0, [sp, #116]
  410ab0:	cmp	w0, #0x2
  410ab4:	b.ne	410bac <ferror@plt+0xd30c>  // b.any
  410ab8:	cmp	x19, #0x8
  410abc:	b.ls	410ae4 <ferror@plt+0xd244>  // b.plast
  410ac0:	mov	x2, x22
  410ac4:	mov	x1, x21
  410ac8:	mov	x3, x19
  410acc:	mov	w4, #0x5                   	// #5
  410ad0:	mov	x0, #0x0                   	// #0
  410ad4:	bl	4035d0 <dcngettext@plt>
  410ad8:	ldr	w1, [sp, #120]
  410adc:	mov	w2, #0x8                   	// #8
  410ae0:	bl	42db14 <error@@Base>
  410ae4:	ldr	x0, [sp, #128]
  410ae8:	add	x0, x27, x0
  410aec:	cmp	x28, x0
  410af0:	b.hi	410bb8 <ferror@plt+0xd318>  // b.pmore
  410af4:	sub	x1, x28, x27
  410af8:	cmp	x27, x28
  410afc:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  410b00:	sub	w0, w1, #0x1
  410b04:	cmp	w0, #0x7
  410b08:	b.hi	410bc0 <ferror@plt+0xd320>  // b.pmore
  410b0c:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  410b10:	ldr	x2, [x0, #680]
  410b14:	mov	x0, x27
  410b18:	blr	x2
  410b1c:	mov	x25, x0
  410b20:	add	x26, x27, x19
  410b24:	cmp	x28, x26
  410b28:	csel	x27, x28, x26, ls  // ls = plast
  410b2c:	cbz	x27, 410b90 <ferror@plt+0xd2f0>
  410b30:	ldr	x0, [x23]
  410b34:	cmp	x0, #0x3e
  410b38:	b.eq	410d9c <ferror@plt+0xd4fc>  // b.none
  410b3c:	cmp	x0, #0x49
  410b40:	b.ne	410b80 <ferror@plt+0xd2e0>  // b.any
  410b44:	ldr	w0, [sp, #152]
  410b48:	cbnz	w0, 410b90 <ferror@plt+0xd2f0>
  410b4c:	ldr	x0, [sp, #104]
  410b50:	sub	x0, x28, x0
  410b54:	cmp	x0, x25
  410b58:	b.ls	410b90 <ferror@plt+0xd2f0>  // b.plast
  410b5c:	ldr	w5, [sp, #116]
  410b60:	mov	x6, x24
  410b64:	ldr	x0, [sp, #104]
  410b68:	mov	x4, x20
  410b6c:	mov	x3, x19
  410b70:	mov	x2, x28
  410b74:	add	x1, x0, x25
  410b78:	mov	w7, #0x1                   	// #1
  410b7c:	bl	410940 <ferror@plt+0xd0a0>
  410b80:	ldr	x23, [x23, #24]
  410b84:	cbz	x23, 410b90 <ferror@plt+0xd2f0>
  410b88:	ldr	x0, [x23]
  410b8c:	cbnz	x0, 4109c8 <ferror@plt+0xd128>
  410b90:	ldp	x19, x20, [sp, #16]
  410b94:	ldp	x21, x22, [sp, #32]
  410b98:	ldp	x23, x24, [sp, #48]
  410b9c:	ldp	x25, x26, [sp, #64]
  410ba0:	ldp	x27, x28, [sp, #80]
  410ba4:	ldp	x29, x30, [sp], #176
  410ba8:	ret
  410bac:	ldr	w0, [sp, #156]
  410bb0:	cmp	w0, #0x1
  410bb4:	b	410a38 <ferror@plt+0xd198>
  410bb8:	ldr	w1, [sp, #124]
  410bbc:	b	410b00 <ferror@plt+0xd260>
  410bc0:	mov	x25, #0x0                   	// #0
  410bc4:	b	410b20 <ferror@plt+0xd280>
  410bc8:	ldr	w1, [sp, #140]
  410bcc:	b	410a84 <ferror@plt+0xd1e4>
  410bd0:	mov	x25, #0x0                   	// #0
  410bd4:	b	410aa4 <ferror@plt+0xd204>
  410bd8:	add	x26, x27, #0x1
  410bdc:	cmp	x28, x26
  410be0:	b.hi	410bf4 <ferror@plt+0xd354>  // b.pmore
  410be4:	sub	x1, x28, x27
  410be8:	cmp	x27, x28
  410bec:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  410bf0:	b	410bf8 <ferror@plt+0xd358>
  410bf4:	mov	w1, #0x1                   	// #1
  410bf8:	sub	w0, w1, #0x1
  410bfc:	cmp	w0, #0x7
  410c00:	b.hi	410c74 <ferror@plt+0xd3d4>  // b.pmore
  410c04:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  410c08:	ldr	x3, [x0, #680]
  410c0c:	mov	x0, x27
  410c10:	blr	x3
  410c14:	mov	x25, x0
  410c18:	b	410b24 <ferror@plt+0xd284>
  410c1c:	add	x26, x27, #0x2
  410c20:	cmp	x28, x26
  410c24:	b.ls	410be4 <ferror@plt+0xd344>  // b.plast
  410c28:	mov	w1, #0x2                   	// #2
  410c2c:	b	410bf8 <ferror@plt+0xd358>
  410c30:	add	x26, x27, #0x4
  410c34:	cmp	x28, x26
  410c38:	b.ls	410be4 <ferror@plt+0xd344>  // b.plast
  410c3c:	mov	w1, #0x4                   	// #4
  410c40:	b	410bf8 <ferror@plt+0xd358>
  410c44:	add	x4, sp, #0xac
  410c48:	add	x3, sp, #0xa8
  410c4c:	mov	w2, #0x1                   	// #1
  410c50:	mov	x1, x28
  410c54:	mov	x0, x27
  410c58:	bl	40da44 <ferror@plt+0xa1a4>
  410c5c:	mov	x25, x0
  410c60:	ldp	w2, w0, [sp, #168]
  410c64:	add	x26, x27, x2
  410c68:	bl	40c10c <ferror@plt+0x886c>
  410c6c:	b	410b24 <ferror@plt+0xd284>
  410c70:	add	x26, x27, #0x10
  410c74:	mov	x25, #0x0                   	// #0
  410c78:	b	410b24 <ferror@plt+0xd284>
  410c7c:	sub	x1, x28, x27
  410c80:	mov	x0, x27
  410c84:	bl	403020 <strnlen@plt>
  410c88:	add	x2, x0, #0x1
  410c8c:	add	x26, x27, x2
  410c90:	b	410c74 <ferror@plt+0xd3d4>
  410c94:	add	x0, x27, #0x1
  410c98:	cmp	x28, x0
  410c9c:	b.hi	410cd8 <ferror@plt+0xd438>  // b.pmore
  410ca0:	sub	x1, x28, x27
  410ca4:	cmp	x27, x28
  410ca8:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  410cac:	sub	w0, w1, #0x1
  410cb0:	cmp	w0, #0x7
  410cb4:	b.hi	410ce0 <ferror@plt+0xd440>  // b.pmore
  410cb8:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  410cbc:	ldr	x2, [x0, #680]
  410cc0:	mov	x0, x27
  410cc4:	blr	x2
  410cc8:	mov	x25, x0
  410ccc:	add	x2, x25, #0x1
  410cd0:	add	x26, x27, x2
  410cd4:	b	410b24 <ferror@plt+0xd284>
  410cd8:	mov	w1, #0x1                   	// #1
  410cdc:	b	410cac <ferror@plt+0xd40c>
  410ce0:	mov	x25, #0x0                   	// #0
  410ce4:	b	410ccc <ferror@plt+0xd42c>
  410ce8:	add	x0, x27, #0x2
  410cec:	cmp	x28, x0
  410cf0:	b.hi	410d28 <ferror@plt+0xd488>  // b.pmore
  410cf4:	sub	x1, x28, x27
  410cf8:	cmp	x27, x28
  410cfc:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  410d00:	sub	w0, w1, #0x1
  410d04:	cmp	w0, #0x7
  410d08:	b.hi	410d30 <ferror@plt+0xd490>  // b.pmore
  410d0c:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  410d10:	ldr	x2, [x0, #680]
  410d14:	mov	x0, x27
  410d18:	blr	x2
  410d1c:	mov	x25, x0
  410d20:	add	x2, x25, #0x2
  410d24:	b	410cd0 <ferror@plt+0xd430>
  410d28:	mov	w1, #0x2                   	// #2
  410d2c:	b	410d00 <ferror@plt+0xd460>
  410d30:	mov	x25, #0x0                   	// #0
  410d34:	b	410d20 <ferror@plt+0xd480>
  410d38:	add	x0, x27, #0x4
  410d3c:	cmp	x28, x0
  410d40:	b.hi	410d78 <ferror@plt+0xd4d8>  // b.pmore
  410d44:	sub	x1, x28, x27
  410d48:	cmp	x27, x28
  410d4c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  410d50:	sub	w0, w1, #0x1
  410d54:	cmp	w0, #0x7
  410d58:	b.hi	410d80 <ferror@plt+0xd4e0>  // b.pmore
  410d5c:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  410d60:	ldr	x2, [x0, #680]
  410d64:	mov	x0, x27
  410d68:	blr	x2
  410d6c:	mov	x25, x0
  410d70:	add	x2, x25, #0x4
  410d74:	b	410cd0 <ferror@plt+0xd430>
  410d78:	mov	w1, #0x4                   	// #4
  410d7c:	b	410d50 <ferror@plt+0xd4b0>
  410d80:	mov	x25, #0x0                   	// #0
  410d84:	b	410d70 <ferror@plt+0xd4d0>
  410d88:	add	x26, x27, #0x8
  410d8c:	b	410c74 <ferror@plt+0xd3d4>
  410d90:	mov	x26, x27
  410d94:	mov	x25, #0x1                   	// #1
  410d98:	b	410b24 <ferror@plt+0xd284>
  410d9c:	cmp	x25, #0xe
  410da0:	b.hi	410dc0 <ferror@plt+0xd520>  // b.pmore
  410da4:	mov	x0, #0x1                   	// #1
  410da8:	mov	x1, #0x4186                	// #16774
  410dac:	lsl	x0, x0, x25
  410db0:	tst	x0, x1
  410db4:	b.eq	410dc0 <ferror@plt+0xd520>  // b.none
  410db8:	str	wzr, [x24]
  410dbc:	b	410b80 <ferror@plt+0xd2e0>
  410dc0:	mov	w0, #0x1                   	// #1
  410dc4:	str	w0, [x24]
  410dc8:	b	410b80 <ferror@plt+0xd2e0>
  410dcc:	cmp	x20, #0x8
  410dd0:	mov	w0, #0x8                   	// #8
  410dd4:	ldr	x23, [x1, #24]
  410dd8:	csel	w1, w20, w0, ls  // ls = plast
  410ddc:	stp	w20, w1, [sp, #136]
  410de0:	csel	w1, w20, w0, ls  // ls = plast
  410de4:	cmp	x19, #0x8
  410de8:	str	x1, [sp, #144]
  410dec:	csel	w1, w19, w0, ls  // ls = plast
  410df0:	csel	w0, w19, w0, ls  // ls = plast
  410df4:	str	x0, [sp, #128]
  410df8:	adrp	x22, 433000 <warn@@Base+0x4ff8>
  410dfc:	ldr	w0, [sp, #116]
  410e00:	adrp	x21, 433000 <warn@@Base+0x4ff8>
  410e04:	add	x22, x22, #0xdd1
  410e08:	add	x21, x21, #0xe1a
  410e0c:	sub	w0, w0, #0x3
  410e10:	str	w19, [sp, #120]
  410e14:	str	w1, [sp, #124]
  410e18:	str	w0, [sp, #156]
  410e1c:	b	410b84 <ferror@plt+0xd2e4>
  410e20:	adrp	x1, 459000 <_bfd_std_section+0x120>
  410e24:	add	x1, x1, #0x4f8
  410e28:	cmp	w0, #0x3e
  410e2c:	str	xzr, [x1, #1216]
  410e30:	b.eq	410e6c <ferror@plt+0xd5cc>  // b.none
  410e34:	b.hi	410e54 <ferror@plt+0xd5b4>  // b.pmore
  410e38:	cmp	w0, #0x6
  410e3c:	b.eq	410ecc <ferror@plt+0xd62c>  // b.none
  410e40:	cmp	w0, #0x16
  410e44:	b.eq	410ef4 <ferror@plt+0xd654>  // b.none
  410e48:	cmp	w0, #0x3
  410e4c:	b.eq	410ea4 <ferror@plt+0xd604>  // b.none
  410e50:	ret
  410e54:	cmp	w0, #0xb7
  410e58:	b.eq	410edc <ferror@plt+0xd63c>  // b.none
  410e5c:	b.hi	410e84 <ferror@plt+0xd5e4>  // b.pmore
  410e60:	sub	w0, w0, #0xb4
  410e64:	cmp	w0, #0x1
  410e68:	b.hi	410e50 <ferror@plt+0xd5b0>  // b.pmore
  410e6c:	adrp	x0, 43b000 <warn@@Base+0xcff8>
  410e70:	add	x0, x0, #0x928
  410e74:	sub	x0, x0, #0x68
  410e78:	str	x0, [x1, #72]
  410e7c:	mov	w0, #0x7e                  	// #126
  410e80:	b	410eb8 <ferror@plt+0xd618>
  410e84:	cmp	w0, #0xf3
  410e88:	b.ne	410e50 <ferror@plt+0xd5b0>  // b.any
  410e8c:	mov	w0, #0x2000                	// #8192
  410e90:	str	xzr, [x1, #72]
  410e94:	str	w0, [x1, #80]
  410e98:	adrp	x0, 40a000 <ferror@plt+0x6760>
  410e9c:	add	x0, x0, #0xf58
  410ea0:	b	410ec4 <ferror@plt+0xd624>
  410ea4:	adrp	x0, 43a000 <warn@@Base+0xbff8>
  410ea8:	add	x0, x0, #0x828
  410eac:	add	x0, x0, #0xa48
  410eb0:	str	x0, [x1, #72]
  410eb4:	mov	w0, #0x65                  	// #101
  410eb8:	str	w0, [x1, #80]
  410ebc:	adrp	x0, 40a000 <ferror@plt+0x6760>
  410ec0:	add	x0, x0, #0x410
  410ec4:	str	x0, [x1, #1216]
  410ec8:	b	410e50 <ferror@plt+0xd5b0>
  410ecc:	adrp	x0, 43a000 <warn@@Base+0xbff8>
  410ed0:	add	x0, x0, #0x828
  410ed4:	add	x0, x0, #0xd70
  410ed8:	b	410eb0 <ferror@plt+0xd610>
  410edc:	adrp	x0, 43b000 <warn@@Base+0xcff8>
  410ee0:	add	x0, x0, #0x928
  410ee4:	add	x0, x0, #0x388
  410ee8:	str	x0, [x1, #72]
  410eec:	mov	w0, #0x80                  	// #128
  410ef0:	b	410eb8 <ferror@plt+0xd618>
  410ef4:	adrp	x0, 43b000 <warn@@Base+0xcff8>
  410ef8:	add	x0, x0, #0x928
  410efc:	add	x0, x0, #0x788
  410f00:	str	x0, [x1, #72]
  410f04:	mov	w0, #0x54                  	// #84
  410f08:	b	410eb8 <ferror@plt+0xd618>
  410f0c:	adrp	x2, 459000 <_bfd_std_section+0x120>
  410f10:	add	x2, x2, #0x4f8
  410f14:	cmp	w0, #0x42
  410f18:	str	xzr, [x2, #1216]
  410f1c:	b.eq	411014 <ferror@plt+0xd774>  // b.none
  410f20:	b.hi	410f38 <ferror@plt+0xd698>  // b.pmore
  410f24:	cmp	w0, #0x8
  410f28:	b.eq	410f60 <ferror@plt+0xd6c0>  // b.none
  410f2c:	cmp	w0, #0xb
  410f30:	b.eq	410fd4 <ferror@plt+0xd734>  // b.none
  410f34:	ret
  410f38:	cmp	w0, #0x45
  410f3c:	b.eq	410ffc <ferror@plt+0xd75c>  // b.none
  410f40:	cmp	w0, #0x52
  410f44:	b.ne	410f34 <ferror@plt+0xd694>  // b.any
  410f48:	adrp	x0, 43b000 <warn@@Base+0xcff8>
  410f4c:	add	x0, x0, #0x928
  410f50:	add	x0, x0, #0x388
  410f54:	str	x0, [x2, #72]
  410f58:	mov	w0, #0x80                  	// #128
  410f5c:	b	410fe8 <ferror@plt+0xd748>
  410f60:	adrp	x3, 40a000 <ferror@plt+0x6760>
  410f64:	cmp	x1, #0x88
  410f68:	add	x3, x3, #0x410
  410f6c:	b.eq	410f84 <ferror@plt+0xd6e4>  // b.none
  410f70:	b.hi	410fc8 <ferror@plt+0xd728>  // b.pmore
  410f74:	cmp	x1, #0x9
  410f78:	b.hi	410fa4 <ferror@plt+0xd704>  // b.pmore
  410f7c:	cmp	x1, #0x7
  410f80:	b.ls	410fb0 <ferror@plt+0xd710>  // b.plast
  410f84:	adrp	x0, 43b000 <warn@@Base+0xcff8>
  410f88:	add	x0, x0, #0x928
  410f8c:	sub	x0, x0, #0x68
  410f90:	str	x0, [x2, #72]
  410f94:	mov	w0, #0x7e                  	// #126
  410f98:	str	w0, [x2, #80]
  410f9c:	str	x3, [x2, #1216]
  410fa0:	b	410f34 <ferror@plt+0xd694>
  410fa4:	sub	x1, x1, #0x10
  410fa8:	cmp	x1, #0x1
  410fac:	b.ls	410f84 <ferror@plt+0xd6e4>  // b.plast
  410fb0:	adrp	x0, 43a000 <warn@@Base+0xbff8>
  410fb4:	add	x0, x0, #0x828
  410fb8:	add	x0, x0, #0xa48
  410fbc:	str	x0, [x2, #72]
  410fc0:	mov	w0, #0x65                  	// #101
  410fc4:	b	410f98 <ferror@plt+0xd6f8>
  410fc8:	cmp	x1, #0x90
  410fcc:	b.ne	410fb0 <ferror@plt+0xd710>  // b.any
  410fd0:	b	410f84 <ferror@plt+0xd6e4>
  410fd4:	adrp	x0, 43a000 <warn@@Base+0xbff8>
  410fd8:	add	x0, x0, #0x828
  410fdc:	add	x0, x0, #0xd70
  410fe0:	str	x0, [x2, #72]
  410fe4:	mov	w0, #0x65                  	// #101
  410fe8:	str	w0, [x2, #80]
  410fec:	adrp	x0, 40a000 <ferror@plt+0x6760>
  410ff0:	add	x0, x0, #0x410
  410ff4:	str	x0, [x2, #1216]
  410ff8:	b	410f34 <ferror@plt+0xd694>
  410ffc:	adrp	x0, 43b000 <warn@@Base+0xcff8>
  411000:	add	x0, x0, #0x928
  411004:	add	x0, x0, #0x788
  411008:	str	x0, [x2, #72]
  41100c:	mov	w0, #0x54                  	// #84
  411010:	b	410fe8 <ferror@plt+0xd748>
  411014:	mov	w0, #0x2000                	// #8192
  411018:	str	xzr, [x2, #72]
  41101c:	str	w0, [x2, #80]
  411020:	adrp	x0, 40a000 <ferror@plt+0x6760>
  411024:	add	x0, x0, #0xf58
  411028:	b	410ff4 <ferror@plt+0xd754>
  41102c:	mov	x2, #0xffffffffffffffff    	// #-1
  411030:	udiv	x2, x2, x1
  411034:	cmp	x2, x0
  411038:	b.ls	411044 <ferror@plt+0xd7a4>  // b.plast
  41103c:	mul	x0, x1, x0
  411040:	b	403290 <xmalloc@plt>
  411044:	mov	x0, #0x0                   	// #0
  411048:	ret
  41104c:	stp	x29, x30, [sp, #-32]!
  411050:	mov	x29, sp
  411054:	stp	x19, x20, [sp, #16]
  411058:	mov	x19, x0
  41105c:	mov	x0, #0xffffffffffffffff    	// #-1
  411060:	udiv	x0, x0, x1
  411064:	cmp	x0, x19
  411068:	b.hi	4110a0 <ferror@plt+0xd800>  // b.pmore
  41106c:	adrp	x0, 458000 <_sch_istable+0x1478>
  411070:	mov	w2, #0x5                   	// #5
  411074:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  411078:	add	x1, x1, #0xb8b
  41107c:	ldr	x20, [x0, #3776]
  411080:	mov	x0, #0x0                   	// #0
  411084:	bl	403700 <dcgettext@plt>
  411088:	mov	x1, x0
  41108c:	mov	x2, x19
  411090:	mov	x0, x20
  411094:	bl	403880 <fprintf@plt>
  411098:	mov	w0, #0x1                   	// #1
  41109c:	bl	403670 <xexit@plt>
  4110a0:	mul	x0, x1, x19
  4110a4:	ldp	x19, x20, [sp, #16]
  4110a8:	ldp	x29, x30, [sp], #32
  4110ac:	b	403290 <xmalloc@plt>
  4110b0:	stp	x29, x30, [sp, #-32]!
  4110b4:	mov	x29, sp
  4110b8:	str	x19, [sp, #16]
  4110bc:	mov	x19, x1
  4110c0:	mov	x1, #0xffffffffffffffff    	// #-1
  4110c4:	udiv	x1, x1, x2
  4110c8:	cmp	x1, x19
  4110cc:	b.hi	4110f4 <ferror@plt+0xd854>  // b.pmore
  4110d0:	mov	w2, #0x5                   	// #5
  4110d4:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  4110d8:	mov	x0, #0x0                   	// #0
  4110dc:	add	x1, x1, #0xbd5
  4110e0:	bl	403700 <dcgettext@plt>
  4110e4:	mov	x1, x19
  4110e8:	bl	42db14 <error@@Base>
  4110ec:	mov	w0, #0x1                   	// #1
  4110f0:	bl	403670 <xexit@plt>
  4110f4:	mul	x1, x2, x19
  4110f8:	ldr	x19, [sp, #16]
  4110fc:	ldp	x29, x30, [sp], #32
  411100:	b	4031e0 <xrealloc@plt>
  411104:	sub	sp, sp, #0x140
  411108:	cmp	x4, x5
  41110c:	stp	x29, x30, [sp, #64]
  411110:	add	x29, sp, #0x40
  411114:	stp	x23, x24, [sp, #112]
  411118:	mov	x23, x0
  41111c:	ldr	w0, [sp, #376]
  411120:	stp	x19, x20, [sp, #80]
  411124:	stp	x21, x22, [sp, #96]
  411128:	mov	x21, x4
  41112c:	stp	x25, x26, [sp, #128]
  411130:	stp	x27, x28, [sp, #144]
  411134:	ldrb	w28, [sp, #368]
  411138:	stp	x6, x3, [sp, #160]
  41113c:	str	w0, [sp, #180]
  411140:	str	xzr, [sp, #224]
  411144:	ldr	x27, [sp, #320]
  411148:	ldr	x25, [sp, #336]
  41114c:	b.hi	41115c <ferror@plt+0xd8bc>  // b.pmore
  411150:	mov	x22, x1
  411154:	ccmp	x1, #0x19, #0x4, eq  // eq = none
  411158:	b.eq	41119c <ferror@plt+0xd8fc>  // b.none
  41115c:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  411160:	mov	x19, x21
  411164:	add	x1, x1, #0xc33
  411168:	mov	w2, #0x5                   	// #5
  41116c:	mov	x0, #0x0                   	// #0
  411170:	bl	403700 <dcgettext@plt>
  411174:	bl	42e008 <warn@@Base>
  411178:	mov	x0, x19
  41117c:	ldp	x29, x30, [sp, #64]
  411180:	ldp	x19, x20, [sp, #80]
  411184:	ldp	x21, x22, [sp, #96]
  411188:	ldp	x23, x24, [sp, #112]
  41118c:	ldp	x25, x26, [sp, #128]
  411190:	ldp	x27, x28, [sp, #144]
  411194:	add	sp, sp, #0x140
  411198:	ret
  41119c:	mov	x24, x2
  4111a0:	mov	x20, x5
  4111a4:	mov	x26, x7
  4111a8:	cmp	x1, #0x1f
  4111ac:	b.hi	4111e0 <ferror@plt+0xd940>  // b.pmore
  4111b0:	cbz	x1, 411f10 <ferror@plt+0xe670>
  4111b4:	sub	x1, x1, #0x1
  4111b8:	cmp	x1, #0x1e
  4111bc:	b.hi	411768 <ferror@plt+0xdec8>  // b.pmore
  4111c0:	cmp	w1, #0x1e
  4111c4:	b.hi	411768 <ferror@plt+0xdec8>  // b.pmore
  4111c8:	adrp	x0, 43a000 <warn@@Base+0xbff8>
  4111cc:	add	x0, x0, #0x4a8
  4111d0:	ldrh	w0, [x0, w1, uxtw #1]
  4111d4:	adr	x1, 4111e0 <ferror@plt+0xd940>
  4111d8:	add	x0, x1, w0, sxth #2
  4111dc:	br	x0
  4111e0:	mov	x0, #0x1f02                	// #7938
  4111e4:	cmp	x1, x0
  4111e8:	b.hi	411228 <ferror@plt+0xd988>  // b.pmore
  4111ec:	mov	x0, #0x1f00                	// #7936
  4111f0:	cmp	x1, x0
  4111f4:	b.ls	413478 <ferror@plt+0xfbd8>  // b.plast
  4111f8:	add	x4, sp, #0x100
  4111fc:	add	x3, sp, #0xf8
  411200:	mov	x1, x20
  411204:	mov	x0, x21
  411208:	mov	w2, #0x0                   	// #0
  41120c:	bl	40da44 <ferror@plt+0xa1a4>
  411210:	str	x0, [sp, #224]
  411214:	ldr	w0, [sp, #256]
  411218:	ldr	w19, [sp, #248]
  41121c:	add	x19, x21, x19
  411220:	bl	40c10c <ferror@plt+0x886c>
  411224:	b	4112a0 <ferror@plt+0xda00>
  411228:	mov	x3, #0xffffffffffffe0e0    	// #-7968
  41122c:	add	x0, x1, x3
  411230:	cmp	x0, #0x1
  411234:	b.hi	411790 <ferror@plt+0xdef0>  // b.pmore
  411238:	mov	w1, w27
  41123c:	cmp	x27, #0x8
  411240:	b.ls	411274 <ferror@plt+0xd9d4>  // b.plast
  411244:	mov	x3, x27
  411248:	mov	w4, #0x5                   	// #5
  41124c:	adrp	x2, 433000 <warn@@Base+0x4ff8>
  411250:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  411254:	add	x2, x2, #0xdd1
  411258:	add	x1, x1, #0xe1a
  41125c:	mov	x0, #0x0                   	// #0
  411260:	bl	4035d0 <dcngettext@plt>
  411264:	mov	w1, w27
  411268:	mov	w2, #0x8                   	// #8
  41126c:	bl	42db14 <error@@Base>
  411270:	mov	w1, #0x8                   	// #8
  411274:	add	x0, x21, w1, uxtw
  411278:	cmp	x20, x0
  41127c:	b.hi	41128c <ferror@plt+0xd9ec>  // b.pmore
  411280:	sub	x1, x20, x21
  411284:	cmp	x21, x20
  411288:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41128c:	sub	w0, w1, #0x1
  411290:	cmp	w0, #0x7
  411294:	b.ls	411570 <ferror@plt+0xdcd0>  // b.plast
  411298:	str	xzr, [sp, #224]
  41129c:	add	x19, x21, x27
  4112a0:	cmp	x22, #0x21
  4112a4:	b.ls	41176c <ferror@plt+0xdecc>  // b.plast
  4112a8:	mov	x0, #0x1f20                	// #7968
  4112ac:	cmp	x22, x0
  4112b0:	b.eq	41185c <ferror@plt+0xdfbc>  // b.none
  4112b4:	b.hi	411798 <ferror@plt+0xdef8>  // b.pmore
  4112b8:	mov	x0, #0x1f01                	// #7937
  4112bc:	cmp	x22, x0
  4112c0:	b.eq	411e18 <ferror@plt+0xe578>  // b.none
  4112c4:	mov	x0, #0x1f02                	// #7938
  4112c8:	cmp	x22, x0
  4112cc:	b.ne	411770 <ferror@plt+0xded0>  // b.any
  4112d0:	ldr	w0, [sp, #344]
  4112d4:	cbnz	w0, 4118e0 <ferror@plt+0xe040>
  4112d8:	ldr	x0, [sp, #352]
  4112dc:	mov	w1, #0x2e                  	// #46
  4112e0:	ldr	x0, [x0, #16]
  4112e4:	bl	4033a0 <strrchr@plt>
  4112e8:	cbz	x0, 411d28 <ferror@plt+0xe488>
  4112ec:	adrp	x1, 439000 <warn@@Base+0xaff8>
  4112f0:	add	x1, x1, #0x881
  4112f4:	bl	4034b0 <strcmp@plt>
  4112f8:	cmp	w0, #0x0
  4112fc:	cset	w3, eq  // eq = none
  411300:	mov	w2, #0x5                   	// #5
  411304:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  411308:	mov	x0, #0x0                   	// #0
  41130c:	add	x1, x1, #0xd46
  411310:	str	w3, [sp, #192]
  411314:	bl	403700 <dcgettext@plt>
  411318:	ldr	x1, [sp, #224]
  41131c:	mov	x24, x0
  411320:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  411324:	add	x0, x0, #0xda5
  411328:	bl	40a72c <ferror@plt+0x6e8c>
  41132c:	mov	x4, x0
  411330:	ldr	w3, [sp, #192]
  411334:	mov	x2, x27
  411338:	ldr	x0, [sp, #224]
  41133c:	str	x4, [sp, #184]
  411340:	ldr	x1, [sp, #360]
  411344:	bl	40a734 <ferror@plt+0x6e94>
  411348:	mov	x3, x0
  41134c:	ldr	x4, [sp, #184]
  411350:	mov	x2, x4
  411354:	b	411cd4 <ferror@plt+0xe434>
  411358:	ldr	w0, [sp, #328]
  41135c:	cmp	w0, #0x2
  411360:	b.ne	411410 <ferror@plt+0xdb70>  // b.any
  411364:	mov	w1, w7
  411368:	cmp	x7, #0x8
  41136c:	b.ls	4113a0 <ferror@plt+0xdb00>  // b.plast
  411370:	mov	x3, x7
  411374:	mov	w4, #0x5                   	// #5
  411378:	adrp	x2, 433000 <warn@@Base+0x4ff8>
  41137c:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  411380:	add	x2, x2, #0xdd1
  411384:	add	x1, x1, #0xe1a
  411388:	mov	x0, #0x0                   	// #0
  41138c:	bl	4035d0 <dcngettext@plt>
  411390:	mov	w1, w26
  411394:	mov	w2, #0x8                   	// #8
  411398:	bl	42db14 <error@@Base>
  41139c:	mov	w1, #0x8                   	// #8
  4113a0:	add	x0, x21, w1, uxtw
  4113a4:	cmp	x20, x0
  4113a8:	b.hi	4113b8 <ferror@plt+0xdb18>  // b.pmore
  4113ac:	sub	x1, x20, x21
  4113b0:	cmp	x21, x20
  4113b4:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  4113b8:	sub	w0, w1, #0x1
  4113bc:	cmp	w0, #0x7
  4113c0:	b.ls	4113f8 <ferror@plt+0xdb58>  // b.plast
  4113c4:	str	xzr, [sp, #224]
  4113c8:	add	x19, x21, x26
  4113cc:	ldr	w0, [sp, #344]
  4113d0:	cbnz	w0, 4118e0 <ferror@plt+0xe040>
  4113d4:	ldr	x1, [sp, #224]
  4113d8:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  4113dc:	add	x0, x0, #0xda5
  4113e0:	bl	40a72c <ferror@plt+0x6e8c>
  4113e4:	mov	w1, w28
  4113e8:	mov	x2, x0
  4113ec:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  4113f0:	add	x0, x0, #0xc7c
  4113f4:	b	411884 <ferror@plt+0xdfe4>
  4113f8:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  4113fc:	ldr	x2, [x0, #680]
  411400:	mov	x0, x21
  411404:	blr	x2
  411408:	str	x0, [sp, #224]
  41140c:	b	4113c8 <ferror@plt+0xdb28>
  411410:	ldr	w0, [sp, #328]
  411414:	sub	w0, w0, #0x3
  411418:	cmp	w0, #0x1
  41141c:	b.hi	4114a4 <ferror@plt+0xdc04>  // b.pmore
  411420:	mov	w1, w27
  411424:	cmp	x27, #0x8
  411428:	b.ls	41145c <ferror@plt+0xdbbc>  // b.plast
  41142c:	mov	x3, x27
  411430:	mov	w4, #0x5                   	// #5
  411434:	adrp	x2, 433000 <warn@@Base+0x4ff8>
  411438:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  41143c:	add	x2, x2, #0xdd1
  411440:	add	x1, x1, #0xe1a
  411444:	mov	x0, #0x0                   	// #0
  411448:	bl	4035d0 <dcngettext@plt>
  41144c:	mov	w1, w27
  411450:	mov	w2, #0x8                   	// #8
  411454:	bl	42db14 <error@@Base>
  411458:	mov	w1, #0x8                   	// #8
  41145c:	add	x0, x21, w1, uxtw
  411460:	cmp	x20, x0
  411464:	b.hi	411474 <ferror@plt+0xdbd4>  // b.pmore
  411468:	sub	x1, x20, x21
  41146c:	cmp	x21, x20
  411470:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  411474:	sub	w0, w1, #0x1
  411478:	cmp	w0, #0x7
  41147c:	b.ls	41148c <ferror@plt+0xdbec>  // b.plast
  411480:	str	xzr, [sp, #224]
  411484:	add	x19, x21, x27
  411488:	b	4113cc <ferror@plt+0xdb2c>
  41148c:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  411490:	ldr	x2, [x0, #680]
  411494:	mov	x0, x21
  411498:	blr	x2
  41149c:	str	x0, [sp, #224]
  4114a0:	b	411484 <ferror@plt+0xdbe4>
  4114a4:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  4114a8:	add	x1, x1, #0xc46
  4114ac:	mov	w2, #0x5                   	// #5
  4114b0:	mov	x0, #0x0                   	// #0
  4114b4:	mov	x19, x21
  4114b8:	bl	403700 <dcgettext@plt>
  4114bc:	bl	42db14 <error@@Base>
  4114c0:	b	4113cc <ferror@plt+0xdb2c>
  4114c4:	mov	w1, w7
  4114c8:	cmp	x7, #0x8
  4114cc:	b.ls	411500 <ferror@plt+0xdc60>  // b.plast
  4114d0:	mov	x3, x7
  4114d4:	mov	w4, #0x5                   	// #5
  4114d8:	adrp	x2, 433000 <warn@@Base+0x4ff8>
  4114dc:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  4114e0:	add	x2, x2, #0xdd1
  4114e4:	add	x1, x1, #0xe1a
  4114e8:	mov	x0, #0x0                   	// #0
  4114ec:	bl	4035d0 <dcngettext@plt>
  4114f0:	mov	w1, w26
  4114f4:	mov	w2, #0x8                   	// #8
  4114f8:	bl	42db14 <error@@Base>
  4114fc:	mov	w1, #0x8                   	// #8
  411500:	add	x0, x21, w1, uxtw
  411504:	cmp	x20, x0
  411508:	b.hi	411518 <ferror@plt+0xdc78>  // b.pmore
  41150c:	sub	x1, x20, x21
  411510:	cmp	x21, x20
  411514:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  411518:	sub	w0, w1, #0x1
  41151c:	cmp	w0, #0x7
  411520:	b.ls	411558 <ferror@plt+0xdcb8>  // b.plast
  411524:	str	xzr, [sp, #224]
  411528:	add	x19, x21, x26
  41152c:	ldr	w0, [sp, #344]
  411530:	cbnz	w0, 4118e0 <ferror@plt+0xe040>
  411534:	ldr	x1, [sp, #224]
  411538:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  41153c:	add	x0, x0, #0xda5
  411540:	bl	40a72c <ferror@plt+0x6e8c>
  411544:	mov	x2, x0
  411548:	mov	w1, w28
  41154c:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  411550:	add	x0, x0, #0xc92
  411554:	b	411884 <ferror@plt+0xdfe4>
  411558:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41155c:	ldr	x2, [x0, #680]
  411560:	mov	x0, x21
  411564:	blr	x2
  411568:	str	x0, [sp, #224]
  41156c:	b	411528 <ferror@plt+0xdc88>
  411570:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  411574:	ldr	x2, [x0, #680]
  411578:	mov	x0, x21
  41157c:	blr	x2
  411580:	str	x0, [sp, #224]
  411584:	b	41129c <ferror@plt+0xd9fc>
  411588:	mov	x19, x4
  41158c:	mov	x0, #0x1                   	// #1
  411590:	str	x0, [sp, #224]
  411594:	ldr	w0, [sp, #344]
  411598:	cbnz	w0, 4118e0 <ferror@plt+0xe040>
  41159c:	ldr	x1, [sp, #224]
  4115a0:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  4115a4:	add	x0, x0, #0x57a
  4115a8:	bl	40a72c <ferror@plt+0x6e8c>
  4115ac:	mov	w1, w28
  4115b0:	mov	x2, x0
  4115b4:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  4115b8:	add	x0, x0, #0xc77
  4115bc:	b	411884 <ferror@plt+0xdfe4>
  4115c0:	add	x19, x4, #0x1
  4115c4:	cmp	x19, x5
  4115c8:	b.cc	4115dc <ferror@plt+0xdd3c>  // b.lo, b.ul, b.last
  4115cc:	sub	x1, x20, x21
  4115d0:	cmp	x21, x20
  4115d4:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  4115d8:	b	4115e0 <ferror@plt+0xdd40>
  4115dc:	mov	w1, #0x1                   	// #1
  4115e0:	sub	w0, w1, #0x1
  4115e4:	cmp	w0, #0x7
  4115e8:	b.hi	411600 <ferror@plt+0xdd60>  // b.pmore
  4115ec:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  4115f0:	ldr	x2, [x0, #680]
  4115f4:	mov	x0, x21
  4115f8:	blr	x2
  4115fc:	str	x0, [sp, #224]
  411600:	sub	x1, x22, #0x1
  411604:	cmp	x1, #0x20
  411608:	b.hi	411770 <ferror@plt+0xded0>  // b.pmore
  41160c:	cmp	w1, #0x20
  411610:	b.hi	411770 <ferror@plt+0xded0>  // b.pmore
  411614:	adrp	x0, 43a000 <warn@@Base+0xbff8>
  411618:	add	x0, x0, #0x4e8
  41161c:	ldrh	w0, [x0, w1, uxtw #1]
  411620:	adr	x1, 41162c <ferror@plt+0xdd8c>
  411624:	add	x0, x1, w0, sxth #2
  411628:	br	x0
  41162c:	add	x19, x4, #0x2
  411630:	cmp	x19, x5
  411634:	b.cs	4115cc <ferror@plt+0xdd2c>  // b.hs, b.nlast
  411638:	mov	w1, #0x2                   	// #2
  41163c:	b	4115e0 <ferror@plt+0xdd40>
  411640:	add	x19, x4, #0x4
  411644:	cmp	x19, x5
  411648:	b.cs	4115cc <ferror@plt+0xdd2c>  // b.hs, b.nlast
  41164c:	mov	w1, #0x4                   	// #4
  411650:	b	4115e0 <ferror@plt+0xdd40>
  411654:	add	x4, sp, #0x100
  411658:	add	x3, sp, #0xf8
  41165c:	mov	x1, x5
  411660:	mov	w2, #0x1                   	// #1
  411664:	mov	x0, x21
  411668:	bl	40da44 <ferror@plt+0xa1a4>
  41166c:	mov	x24, x0
  411670:	ldr	w0, [sp, #256]
  411674:	ldr	w19, [sp, #248]
  411678:	add	x19, x21, x19
  41167c:	bl	40c10c <ferror@plt+0x886c>
  411680:	str	x24, [sp, #224]
  411684:	b	411594 <ferror@plt+0xdcf4>
  411688:	add	x4, sp, #0x100
  41168c:	add	x3, sp, #0xf8
  411690:	mov	x1, x5
  411694:	mov	x0, x21
  411698:	mov	w2, #0x0                   	// #0
  41169c:	bl	40da44 <ferror@plt+0xa1a4>
  4116a0:	ldr	w4, [sp, #248]
  4116a4:	mov	x19, x0
  4116a8:	ldr	w0, [sp, #256]
  4116ac:	add	x21, x21, x4
  4116b0:	bl	40c10c <ferror@plt+0x886c>
  4116b4:	ldr	w0, [sp, #344]
  4116b8:	cbnz	w0, 4116d8 <ferror@plt+0xde38>
  4116bc:	mov	x0, x19
  4116c0:	bl	40c4f4 <ferror@plt+0x8c54>
  4116c4:	mov	w1, w28
  4116c8:	mov	x2, x0
  4116cc:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  4116d0:	add	x0, x0, #0xc77
  4116d4:	bl	4037a0 <printf@plt>
  4116d8:	cmp	x19, #0x21
  4116dc:	b.ne	41170c <ferror@plt+0xde6c>  // b.any
  4116e0:	mov	x0, x21
  4116e4:	add	x4, sp, #0x100
  4116e8:	add	x3, sp, #0xf8
  4116ec:	mov	x1, x20
  4116f0:	mov	w2, #0x1                   	// #1
  4116f4:	bl	40da44 <ferror@plt+0xa1a4>
  4116f8:	mov	x24, x0
  4116fc:	ldr	w0, [sp, #248]
  411700:	add	x21, x21, x0
  411704:	ldr	w0, [sp, #256]
  411708:	bl	40c10c <ferror@plt+0x886c>
  41170c:	ldr	w0, [sp, #180]
  411710:	mov	x1, x19
  411714:	str	w0, [sp, #56]
  411718:	mov	x7, x26
  41171c:	ldp	x6, x3, [sp, #160]
  411720:	str	x27, [sp]
  411724:	ldr	x0, [sp, #360]
  411728:	str	x0, [sp, #40]
  41172c:	ldr	x0, [sp, #352]
  411730:	str	x0, [sp, #32]
  411734:	ldr	w0, [sp, #344]
  411738:	mov	x5, x20
  41173c:	str	w0, [sp, #24]
  411740:	mov	x4, x21
  411744:	ldr	w0, [sp, #328]
  411748:	mov	x2, x24
  41174c:	str	w0, [sp, #8]
  411750:	mov	x0, x23
  411754:	str	x25, [sp, #16]
  411758:	strb	w28, [sp, #48]
  41175c:	bl	411104 <ferror@plt+0xd864>
  411760:	mov	x19, x0
  411764:	b	411178 <ferror@plt+0xd8d8>
  411768:	mov	x19, x21
  41176c:	cbnz	x22, 411600 <ferror@plt+0xdd60>
  411770:	mov	w2, #0x5                   	// #5
  411774:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  411778:	mov	x0, #0x0                   	// #0
  41177c:	add	x1, x1, #0xe82
  411780:	bl	403700 <dcgettext@plt>
  411784:	mov	x1, x22
  411788:	bl	42e008 <warn@@Base>
  41178c:	b	4118d4 <ferror@plt+0xe034>
  411790:	mov	x19, x21
  411794:	b	4112a8 <ferror@plt+0xda08>
  411798:	mov	x0, #0x1f21                	// #7969
  41179c:	cmp	x22, x0
  4117a0:	b.ne	411770 <ferror@plt+0xded0>  // b.any
  4117a4:	ldr	w0, [sp, #344]
  4117a8:	cbnz	w0, 4118e0 <ferror@plt+0xe040>
  4117ac:	mov	w2, #0x5                   	// #5
  4117b0:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  4117b4:	mov	x0, #0x0                   	// #0
  4117b8:	add	x1, x1, #0xd63
  4117bc:	bl	403700 <dcgettext@plt>
  4117c0:	adrp	x24, 437000 <warn@@Base+0x8ff8>
  4117c4:	ldr	x1, [sp, #224]
  4117c8:	add	x24, x24, #0xda5
  4117cc:	str	x0, [sp, #184]
  4117d0:	mov	x0, x24
  4117d4:	bl	40a72c <ferror@plt+0x6e8c>
  4117d8:	str	x0, [sp, #192]
  4117dc:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  4117e0:	ldr	w0, [x0, #604]
  4117e4:	cbz	w0, 411db0 <ferror@plt+0xe510>
  4117e8:	adrp	x0, 459000 <_bfd_std_section+0x120>
  4117ec:	ldr	x3, [sp, #224]
  4117f0:	ldr	x2, [x0, #2496]
  4117f4:	cbz	x2, 411d30 <ferror@plt+0xe490>
  4117f8:	ldr	x1, [x2]
  4117fc:	mov	w0, #0x2a                  	// #42
  411800:	stp	x2, x3, [sp, #200]
  411804:	bl	40a0c0 <ferror@plt+0x6820>
  411808:	adrp	x1, 457000 <memcpy@GLIBC_2.17>
  41180c:	add	x4, x1, #0xbf0
  411810:	ldp	x2, x3, [sp, #200]
  411814:	cbz	w0, 411d58 <ferror@plt+0xe4b8>
  411818:	ldr	x0, [x4, #4736]
  41181c:	cbz	x0, 411d58 <ferror@plt+0xe4b8>
  411820:	ldr	x1, [x4, #4752]
  411824:	cmp	x3, x1
  411828:	b.cs	411d58 <ferror@plt+0xe4b8>  // b.hs, b.nlast
  41182c:	add	x24, x0, x3
  411830:	sub	x1, x1, x3
  411834:	mov	x0, x24
  411838:	str	x1, [sp, #200]
  41183c:	bl	403020 <strnlen@plt>
  411840:	ldr	x1, [sp, #200]
  411844:	cmp	x1, x0
  411848:	b.ne	411d48 <ferror@plt+0xe4a8>  // b.any
  41184c:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  411850:	mov	w2, #0x5                   	// #5
  411854:	add	x1, x1, #0xda1
  411858:	b	411d3c <ferror@plt+0xe49c>
  41185c:	ldr	w0, [sp, #344]
  411860:	cbnz	w0, 4118e0 <ferror@plt+0xe040>
  411864:	ldr	x1, [sp, #224]
  411868:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  41186c:	add	x0, x0, #0xda5
  411870:	bl	40a72c <ferror@plt+0x6e8c>
  411874:	mov	x2, x0
  411878:	mov	w1, w28
  41187c:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  411880:	add	x0, x0, #0xc85
  411884:	bl	4037a0 <printf@plt>
  411888:	mov	x24, #0x0                   	// #0
  41188c:	b	411bb0 <ferror@plt+0xe310>
  411890:	ldr	w0, [sp, #344]
  411894:	cbnz	w0, 4118e0 <ferror@plt+0xe040>
  411898:	ldr	x0, [sp, #160]
  41189c:	ldr	x1, [sp, #224]
  4118a0:	add	x1, x0, x1
  4118a4:	b	4113d8 <ferror@plt+0xdb38>
  4118a8:	ldr	w0, [sp, #344]
  4118ac:	cbnz	w0, 4118e0 <ferror@plt+0xe040>
  4118b0:	mov	x1, x24
  4118b4:	b	4115a0 <ferror@plt+0xdd00>
  4118b8:	ldr	w0, [sp, #344]
  4118bc:	add	x24, x19, #0x8
  4118c0:	cbz	w0, 4118e8 <ferror@plt+0xe048>
  4118c4:	adrp	x0, 459000 <_bfd_std_section+0x120>
  4118c8:	ldr	w1, [x0, #1312]
  4118cc:	cbz	w1, 41196c <ferror@plt+0xe0cc>
  4118d0:	mov	x19, x24
  4118d4:	ldr	w0, [sp, #344]
  4118d8:	mov	x24, #0x0                   	// #0
  4118dc:	cbz	w0, 411bb0 <ferror@plt+0xe310>
  4118e0:	mov	x24, #0x0                   	// #0
  4118e4:	b	411b28 <ferror@plt+0xe288>
  4118e8:	cmp	x20, x24
  4118ec:	b.cc	411960 <ferror@plt+0xe0c0>  // b.lo, b.ul, b.last
  4118f0:	add	x2, sp, #0xe0
  4118f4:	add	x1, sp, #0xf8
  4118f8:	mov	x0, x19
  4118fc:	bl	42e3a0 <warn@@Base+0x398>
  411900:	cmp	x22, #0x14
  411904:	ldr	x1, [sp, #224]
  411908:	b.ne	411924 <ferror@plt+0xe084>  // b.any
  41190c:	ldr	x0, [sp, #160]
  411910:	adds	x1, x1, x0
  411914:	b.cc	411924 <ferror@plt+0xe084>  // b.lo, b.ul, b.last
  411918:	ldr	x0, [sp, #248]
  41191c:	add	x0, x0, #0x1
  411920:	str	x0, [sp, #248]
  411924:	ldr	x0, [sp, #248]
  411928:	add	x2, sp, #0x100
  41192c:	bl	40d7a4 <ferror@plt+0x9f04>
  411930:	mov	x2, x0
  411934:	mov	w1, w28
  411938:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  41193c:	add	x0, x0, #0xc92
  411940:	bl	4037a0 <printf@plt>
  411944:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  411948:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  41194c:	ldr	w0, [x0, #596]
  411950:	ldr	w1, [x1, #632]
  411954:	orr	w0, w0, w1
  411958:	cbnz	w0, 4118c4 <ferror@plt+0xe024>
  41195c:	b	4118d0 <ferror@plt+0xe030>
  411960:	str	xzr, [sp, #224]
  411964:	str	xzr, [sp, #248]
  411968:	b	411900 <ferror@plt+0xe060>
  41196c:	cmp	x20, x24
  411970:	b.hi	411994 <ferror@plt+0xe0f4>  // b.pmore
  411974:	sub	x1, x20, x19
  411978:	cmp	x19, x20
  41197c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  411980:	sub	w0, w1, #0x1
  411984:	cmp	w0, #0x7
  411988:	b.ls	41199c <ferror@plt+0xe0fc>  // b.plast
  41198c:	str	xzr, [sp, #224]
  411990:	b	4118d0 <ferror@plt+0xe030>
  411994:	mov	w1, #0x8                   	// #8
  411998:	b	411980 <ferror@plt+0xe0e0>
  41199c:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  4119a0:	ldr	x2, [x0, #680]
  4119a4:	mov	x0, x19
  4119a8:	blr	x2
  4119ac:	str	x0, [sp, #224]
  4119b0:	b	4118d0 <ferror@plt+0xe030>
  4119b4:	ldr	w0, [sp, #344]
  4119b8:	add	x24, x19, #0x10
  4119bc:	cbnz	w0, 4118d0 <ferror@plt+0xe030>
  4119c0:	add	x28, x19, #0x8
  4119c4:	cmp	x28, x20
  4119c8:	b.hi	411a40 <ferror@plt+0xe1a0>  // b.pmore
  4119cc:	add	x2, sp, #0xf0
  4119d0:	add	x1, sp, #0xe8
  4119d4:	mov	x0, x19
  4119d8:	bl	42e3a0 <warn@@Base+0x398>
  4119dc:	cmp	x20, x24
  4119e0:	b.cc	411a48 <ferror@plt+0xe1a8>  // b.lo, b.ul, b.last
  4119e4:	add	x2, sp, #0x100
  4119e8:	add	x1, sp, #0xf8
  4119ec:	mov	x0, x28
  4119f0:	bl	42e3a0 <warn@@Base+0x398>
  4119f4:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  4119f8:	ldr	x1, [x0, #680]
  4119fc:	adrp	x0, 42e000 <error@@Base+0x4ec>
  411a00:	add	x0, x0, #0x1fc
  411a04:	cmp	x1, x0
  411a08:	b.ne	411a28 <ferror@plt+0xe188>  // b.any
  411a0c:	ldp	x1, x0, [sp, #248]
  411a10:	ldr	x2, [sp, #232]
  411a14:	str	x1, [sp, #232]
  411a18:	ldr	x1, [sp, #240]
  411a1c:	str	x0, [sp, #240]
  411a20:	str	x2, [sp, #248]
  411a24:	str	x1, [sp, #256]
  411a28:	ldp	x1, x2, [sp, #232]
  411a2c:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  411a30:	ldp	x3, x4, [sp, #248]
  411a34:	add	x0, x0, #0xc99
  411a38:	bl	4037a0 <printf@plt>
  411a3c:	b	4118d0 <ferror@plt+0xe030>
  411a40:	stp	xzr, xzr, [sp, #232]
  411a44:	b	4119dc <ferror@plt+0xe13c>
  411a48:	stp	xzr, xzr, [sp, #248]
  411a4c:	b	4119f4 <ferror@plt+0xe154>
  411a50:	ldr	w0, [sp, #344]
  411a54:	sub	x24, x20, x19
  411a58:	cbnz	w0, 411a74 <ferror@plt+0xe1d4>
  411a5c:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  411a60:	mov	x3, x19
  411a64:	mov	w2, w24
  411a68:	mov	w1, w28
  411a6c:	add	x0, x0, #0xcb1
  411a70:	bl	4037a0 <printf@plt>
  411a74:	mov	x0, x19
  411a78:	mov	x1, x24
  411a7c:	bl	403020 <strnlen@plt>
  411a80:	add	x0, x0, #0x1
  411a84:	add	x19, x19, x0
  411a88:	b	4118d4 <ferror@plt+0xe034>
  411a8c:	add	x4, sp, #0x100
  411a90:	add	x3, sp, #0xf8
  411a94:	mov	x1, x20
  411a98:	mov	x0, x19
  411a9c:	mov	w2, #0x0                   	// #0
  411aa0:	bl	40da44 <ferror@plt+0xa1a4>
  411aa4:	str	x0, [sp, #224]
  411aa8:	ldr	w0, [sp, #256]
  411aac:	ldr	w24, [sp, #248]
  411ab0:	add	x24, x19, x24
  411ab4:	bl	40c10c <ferror@plt+0x886c>
  411ab8:	cmp	x24, x20
  411abc:	b.cc	411ae0 <ferror@plt+0xe240>  // b.lo, b.ul, b.last
  411ac0:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  411ac4:	add	x1, x1, #0xcb8
  411ac8:	mov	w2, #0x5                   	// #5
  411acc:	mov	x24, x20
  411ad0:	mov	x0, #0x0                   	// #0
  411ad4:	bl	403700 <dcgettext@plt>
  411ad8:	bl	42e008 <warn@@Base>
  411adc:	str	xzr, [sp, #224]
  411ae0:	ldr	x19, [sp, #224]
  411ae4:	sub	x3, x20, x24
  411ae8:	cmp	x19, x3
  411aec:	b.ls	411b18 <ferror@plt+0xe278>  // b.plast
  411af0:	mov	w2, #0x5                   	// #5
  411af4:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  411af8:	mov	x0, #0x0                   	// #0
  411afc:	add	x1, x1, #0xcd0
  411b00:	str	x3, [sp, #184]
  411b04:	bl	403700 <dcgettext@plt>
  411b08:	mov	x1, x19
  411b0c:	bl	42e008 <warn@@Base>
  411b10:	ldr	x3, [sp, #184]
  411b14:	mov	x19, x3
  411b18:	ldr	w0, [sp, #344]
  411b1c:	str	x19, [sp, #224]
  411b20:	cbz	w0, 411b98 <ferror@plt+0xe2f8>
  411b24:	add	x19, x24, x19
  411b28:	adrp	x28, 459000 <_bfd_std_section+0x120>
  411b2c:	add	x28, x28, #0x4f8
  411b30:	ldr	w0, [x28, #40]
  411b34:	cbnz	w0, 411bc8 <ferror@plt+0xe328>
  411b38:	cbz	x25, 411bc8 <ferror@plt+0xe328>
  411b3c:	cmp	x23, #0x55
  411b40:	b.eq	412158 <ferror@plt+0xe8b8>  // b.none
  411b44:	b.hi	411f7c <ferror@plt+0xe6dc>  // b.pmore
  411b48:	cmp	x23, #0x38
  411b4c:	b.hi	411f50 <ferror@plt+0xe6b0>  // b.pmore
  411b50:	sub	x0, x23, #0x2
  411b54:	cmp	x0, #0x36
  411b58:	b.hi	411bc8 <ferror@plt+0xe328>  // b.pmore
  411b5c:	mov	x1, #0x4                   	// #4
  411b60:	mov	x0, #0x1                   	// #1
  411b64:	movk	x1, #0x200, lsl #16
  411b68:	lsl	x0, x0, x23
  411b6c:	movk	x1, #0x400, lsl #32
  411b70:	movk	x1, #0x100, lsl #48
  411b74:	tst	x0, x1
  411b78:	b.ne	411fc4 <ferror@plt+0xe724>  // b.any
  411b7c:	tbnz	w0, #27, 412264 <ferror@plt+0xe9c4>
  411b80:	tbz	w0, #17, 411bc8 <ferror@plt+0xe328>
  411b84:	ldr	w0, [x28, #1552]
  411b88:	cbz	w0, 411bc8 <ferror@plt+0xe328>
  411b8c:	ldr	x0, [sp, #224]
  411b90:	str	x0, [x25, #24]
  411b94:	b	411bc8 <ferror@plt+0xe328>
  411b98:	mov	x1, x19
  411b9c:	mov	w3, w28
  411ba0:	mov	x2, x20
  411ba4:	mov	x0, x24
  411ba8:	bl	40c198 <ferror@plt+0x88f8>
  411bac:	mov	x19, x0
  411bb0:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  411bb4:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  411bb8:	ldr	w0, [x0, #596]
  411bbc:	ldr	w1, [x1, #632]
  411bc0:	orr	w0, w0, w1
  411bc4:	cbnz	w0, 411b28 <ferror@plt+0xe288>
  411bc8:	ldr	w0, [sp, #344]
  411bcc:	cmp	x23, #0x0
  411bd0:	and	w0, w0, #0x1
  411bd4:	csinc	w0, w0, wzr, ne  // ne = any
  411bd8:	cbnz	w0, 411178 <ferror@plt+0xd8d8>
  411bdc:	cmp	x23, #0x5e
  411be0:	b.hi	412370 <ferror@plt+0xead0>  // b.pmore
  411be4:	cmp	x23, #0x1f
  411be8:	b.hi	412344 <ferror@plt+0xeaa4>  // b.pmore
  411bec:	sub	x23, x23, #0x2
  411bf0:	cmp	x23, #0x17
  411bf4:	b.hi	411178 <ferror@plt+0xd8d8>  // b.pmore
  411bf8:	cmp	w23, #0x17
  411bfc:	b.hi	411178 <ferror@plt+0xd8d8>  // b.pmore
  411c00:	adrp	x1, 43a000 <warn@@Base+0xbff8>
  411c04:	add	x1, x1, #0x52c
  411c08:	ldrh	w0, [x1, w23, uxtw #1]
  411c0c:	adr	x1, 411c18 <ferror@plt+0xe378>
  411c10:	add	x0, x1, w0, sxth #2
  411c14:	br	x0
  411c18:	add	x24, x19, #0x1
  411c1c:	cmp	x24, x20
  411c20:	b.cc	411c34 <ferror@plt+0xe394>  // b.lo, b.ul, b.last
  411c24:	sub	x1, x20, x19
  411c28:	cmp	x19, x20
  411c2c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  411c30:	b	411c38 <ferror@plt+0xe398>
  411c34:	mov	w1, #0x1                   	// #1
  411c38:	sub	w0, w1, #0x1
  411c3c:	cmp	w0, #0x7
  411c40:	b.ls	411c74 <ferror@plt+0xe3d4>  // b.plast
  411c44:	str	xzr, [sp, #224]
  411c48:	b	411ab8 <ferror@plt+0xe218>
  411c4c:	add	x24, x19, #0x2
  411c50:	cmp	x24, x20
  411c54:	b.cs	411c24 <ferror@plt+0xe384>  // b.hs, b.nlast
  411c58:	mov	w1, #0x2                   	// #2
  411c5c:	b	411c38 <ferror@plt+0xe398>
  411c60:	add	x24, x19, #0x4
  411c64:	cmp	x24, x20
  411c68:	b.cs	411c24 <ferror@plt+0xe384>  // b.hs, b.nlast
  411c6c:	mov	w1, #0x4                   	// #4
  411c70:	b	411c38 <ferror@plt+0xe398>
  411c74:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  411c78:	ldr	x2, [x0, #680]
  411c7c:	mov	x0, x19
  411c80:	blr	x2
  411c84:	str	x0, [sp, #224]
  411c88:	b	411ab8 <ferror@plt+0xe218>
  411c8c:	ldr	w0, [sp, #344]
  411c90:	cbnz	w0, 4118e0 <ferror@plt+0xe040>
  411c94:	mov	w2, #0x5                   	// #5
  411c98:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  411c9c:	mov	x0, #0x0                   	// #0
  411ca0:	add	x1, x1, #0xcf5
  411ca4:	bl	403700 <dcgettext@plt>
  411ca8:	mov	x24, x0
  411cac:	ldr	x1, [sp, #224]
  411cb0:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  411cb4:	add	x0, x0, #0xda5
  411cb8:	bl	40a72c <ferror@plt+0x6e8c>
  411cbc:	mov	x2, x0
  411cc0:	ldr	x0, [sp, #224]
  411cc4:	str	x2, [sp, #184]
  411cc8:	bl	40c260 <ferror@plt+0x89c0>
  411ccc:	ldr	x2, [sp, #184]
  411cd0:	mov	x3, x0
  411cd4:	mov	w1, w28
  411cd8:	mov	x0, x24
  411cdc:	bl	4037a0 <printf@plt>
  411ce0:	b	411888 <ferror@plt+0xdfe8>
  411ce4:	ldr	w0, [sp, #344]
  411ce8:	cbnz	w0, 4118e0 <ferror@plt+0xe040>
  411cec:	mov	w2, #0x5                   	// #5
  411cf0:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  411cf4:	mov	x0, #0x0                   	// #0
  411cf8:	add	x1, x1, #0xd1b
  411cfc:	bl	403700 <dcgettext@plt>
  411d00:	mov	x24, x0
  411d04:	ldr	x1, [sp, #224]
  411d08:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  411d0c:	add	x0, x0, #0xda5
  411d10:	bl	40a72c <ferror@plt+0x6e8c>
  411d14:	mov	x2, x0
  411d18:	ldr	x0, [sp, #224]
  411d1c:	str	x2, [sp, #184]
  411d20:	bl	40c328 <ferror@plt+0x8a88>
  411d24:	b	411ccc <ferror@plt+0xe42c>
  411d28:	mov	w3, #0x0                   	// #0
  411d2c:	b	411300 <ferror@plt+0xda60>
  411d30:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  411d34:	add	x1, x1, #0xd8c
  411d38:	mov	w2, #0x5                   	// #5
  411d3c:	mov	x0, #0x0                   	// #0
  411d40:	bl	403700 <dcgettext@plt>
  411d44:	mov	x24, x0
  411d48:	mov	x3, x24
  411d4c:	mov	w1, w28
  411d50:	ldp	x0, x2, [sp, #184]
  411d54:	b	411cdc <ferror@plt+0xe43c>
  411d58:	ldr	x2, [x2, #16]
  411d5c:	cbnz	x2, 4117f8 <ferror@plt+0xdf58>
  411d60:	mov	w2, #0x5                   	// #5
  411d64:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  411d68:	mov	x0, #0x0                   	// #0
  411d6c:	add	x1, x1, #0xdd0
  411d70:	str	x3, [sp, #208]
  411d74:	bl	403700 <dcgettext@plt>
  411d78:	ldr	x3, [sp, #208]
  411d7c:	mov	x2, x0
  411d80:	mov	x0, x24
  411d84:	str	x2, [sp, #200]
  411d88:	mov	x1, x3
  411d8c:	bl	40a72c <ferror@plt+0x6e8c>
  411d90:	mov	x1, x0
  411d94:	ldr	x2, [sp, #200]
  411d98:	mov	x0, x2
  411d9c:	bl	42e008 <warn@@Base>
  411da0:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  411da4:	mov	w2, #0x5                   	// #5
  411da8:	add	x1, x1, #0x6a9
  411dac:	b	411d3c <ferror@plt+0xe49c>
  411db0:	adrp	x24, 433000 <warn@@Base+0x4ff8>
  411db4:	add	x24, x24, #0x268
  411db8:	b	411d48 <ferror@plt+0xe4a8>
  411dbc:	ldr	w0, [sp, #344]
  411dc0:	add	x24, x19, #0x8
  411dc4:	cbnz	w0, 411f18 <ferror@plt+0xe678>
  411dc8:	cmp	x20, x24
  411dcc:	b.cc	411e0c <ferror@plt+0xe56c>  // b.lo, b.ul, b.last
  411dd0:	add	x2, sp, #0xe0
  411dd4:	add	x1, sp, #0xf8
  411dd8:	mov	x0, x19
  411ddc:	bl	42e3a0 <warn@@Base+0x398>
  411de0:	ldr	x1, [sp, #224]
  411de4:	add	x2, sp, #0x100
  411de8:	ldr	x0, [sp, #248]
  411dec:	mov	x19, x24
  411df0:	bl	40d7a4 <ferror@plt+0x9f04>
  411df4:	mov	x2, x0
  411df8:	mov	w1, w28
  411dfc:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  411e00:	add	x0, x0, #0xe1a
  411e04:	bl	4037a0 <printf@plt>
  411e08:	b	411888 <ferror@plt+0xdfe8>
  411e0c:	str	xzr, [sp, #224]
  411e10:	str	xzr, [sp, #248]
  411e14:	b	411de0 <ferror@plt+0xe540>
  411e18:	ldr	w0, [sp, #344]
  411e1c:	cbnz	w0, 4118e0 <ferror@plt+0xe040>
  411e20:	mov	w2, #0x5                   	// #5
  411e24:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  411e28:	mov	x0, #0x0                   	// #0
  411e2c:	add	x1, x1, #0xe2c
  411e30:	bl	403700 <dcgettext@plt>
  411e34:	str	x0, [sp, #184]
  411e38:	ldr	x1, [sp, #224]
  411e3c:	adrp	x3, 437000 <warn@@Base+0x8ff8>
  411e40:	add	x24, x3, #0xda5
  411e44:	mov	x0, x24
  411e48:	bl	40a72c <ferror@plt+0x6e8c>
  411e4c:	str	x0, [sp, #192]
  411e50:	adrp	x5, 457000 <memcpy@GLIBC_2.17>
  411e54:	add	x5, x5, #0xbf0
  411e58:	ldr	x4, [sp, #224]
  411e5c:	ldr	x0, [x5, #4176]
  411e60:	mul	x4, x26, x4
  411e64:	cbnz	x0, 411e80 <ferror@plt+0xe5e0>
  411e68:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  411e6c:	mov	w2, #0x5                   	// #5
  411e70:	add	x1, x1, #0xe45
  411e74:	bl	403700 <dcgettext@plt>
  411e78:	mov	x3, x0
  411e7c:	b	411d4c <ferror@plt+0xe4ac>
  411e80:	ldr	x2, [x5, #4192]
  411e84:	add	x1, x4, x26
  411e88:	cmp	x1, x2
  411e8c:	b.ls	411eec <ferror@plt+0xe64c>  // b.plast
  411e90:	mov	w2, #0x5                   	// #5
  411e94:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  411e98:	mov	x0, #0x0                   	// #0
  411e9c:	add	x1, x1, #0xe5e
  411ea0:	str	x4, [sp, #216]
  411ea4:	bl	403700 <dcgettext@plt>
  411ea8:	mov	x6, x0
  411eac:	adrp	x0, 457000 <memcpy@GLIBC_2.17>
  411eb0:	add	x5, x0, #0xbf0
  411eb4:	mov	x0, x24
  411eb8:	ldr	x4, [sp, #216]
  411ebc:	ldr	x5, [x5, #4160]
  411ec0:	mov	x1, x4
  411ec4:	stp	x5, x6, [sp, #200]
  411ec8:	bl	40a72c <ferror@plt+0x6e8c>
  411ecc:	mov	x2, x0
  411ed0:	ldp	x5, x6, [sp, #200]
  411ed4:	mov	x1, x5
  411ed8:	mov	x0, x6
  411edc:	bl	42e008 <warn@@Base>
  411ee0:	adrp	x3, 435000 <warn@@Base+0x6ff8>
  411ee4:	add	x3, x3, #0xc22
  411ee8:	b	411d4c <ferror@plt+0xe4ac>
  411eec:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  411ef0:	add	x0, x0, x4
  411ef4:	ldr	x2, [x1, #680]
  411ef8:	mov	w1, w26
  411efc:	blr	x2
  411f00:	mov	x1, x0
  411f04:	mov	x0, x24
  411f08:	bl	40a72c <ferror@plt+0x6e8c>
  411f0c:	b	411e78 <ferror@plt+0xe5d8>
  411f10:	mov	x19, x4
  411f14:	b	411770 <ferror@plt+0xded0>
  411f18:	mov	x19, x24
  411f1c:	b	4118e0 <ferror@plt+0xe040>
  411f20:	mov	x2, #0xffffffffffffded0    	// #-8496
  411f24:	add	x1, x23, x2
  411f28:	cmp	x1, #0x7
  411f2c:	b.hi	411bc8 <ferror@plt+0xe328>  // b.pmore
  411f30:	cmp	w1, #0x7
  411f34:	b.hi	411bc8 <ferror@plt+0xe328>  // b.pmore
  411f38:	adrp	x0, 43a000 <warn@@Base+0xbff8>
  411f3c:	add	x0, x0, #0x55c
  411f40:	ldrh	w0, [x0, w1, uxtw #1]
  411f44:	adr	x1, 411f50 <ferror@plt+0xe6b0>
  411f48:	add	x0, x1, w0, sxth #2
  411f4c:	br	x0
  411f50:	sub	x0, x23, #0x40
  411f54:	cmp	x0, #0xd
  411f58:	b.hi	411bc8 <ferror@plt+0xe328>  // b.pmore
  411f5c:	cmp	w0, #0xd
  411f60:	b.hi	411bc8 <ferror@plt+0xe328>  // b.pmore
  411f64:	adrp	x1, 43a000 <warn@@Base+0xbff8>
  411f68:	add	x1, x1, #0x56c
  411f6c:	ldrh	w0, [x1, w0, uxtw #1]
  411f70:	adr	x1, 411f7c <ferror@plt+0xe6dc>
  411f74:	add	x0, x1, w0, sxth #2
  411f78:	br	x0
  411f7c:	mov	x0, #0x2137                	// #8503
  411f80:	cmp	x23, x0
  411f84:	b.hi	411bc8 <ferror@plt+0xe328>  // b.pmore
  411f88:	mov	x0, #0x212f                	// #8495
  411f8c:	cmp	x23, x0
  411f90:	b.hi	411f20 <ferror@plt+0xe680>  // b.pmore
  411f94:	cmp	x23, #0x76
  411f98:	b.eq	4121c8 <ferror@plt+0xe928>  // b.none
  411f9c:	cmp	x23, #0x75
  411fa0:	b.ls	411bc8 <ferror@plt+0xe328>  // b.plast
  411fa4:	cmp	x23, #0x86
  411fa8:	b.eq	411fc4 <ferror@plt+0xe724>  // b.none
  411fac:	b.hi	4120ac <ferror@plt+0xe80c>  // b.pmore
  411fb0:	cmp	x23, #0x7e
  411fb4:	b.eq	411fc4 <ferror@plt+0xe724>  // b.none
  411fb8:	sub	x0, x23, #0x83
  411fbc:	cmp	x0, #0x1
  411fc0:	b.hi	411bc8 <ferror@plt+0xe328>  // b.pmore
  411fc4:	ldr	w0, [sp, #328]
  411fc8:	cmp	w0, #0x3
  411fcc:	b.gt	411fdc <ferror@plt+0xe73c>
  411fd0:	sub	x0, x22, #0x6
  411fd4:	cmp	x0, #0x1
  411fd8:	b.ls	411fe4 <ferror@plt+0xe744>  // b.plast
  411fdc:	cmp	x22, #0x17
  411fe0:	b.ne	411bc8 <ferror@plt+0xe328>  // b.any
  411fe4:	ldp	w3, w1, [x25, #72]
  411fe8:	cmp	w1, #0x0
  411fec:	ccmp	w1, w3, #0x0, ne  // ne = any
  411ff0:	b.hi	41204c <ferror@plt+0xe7ac>  // b.pmore
  411ff4:	ldr	x0, [x25, #48]
  411ff8:	add	w4, w1, #0x400
  411ffc:	mov	x2, #0x8                   	// #8
  412000:	add	w1, w1, #0x400
  412004:	str	x1, [sp, #184]
  412008:	str	w4, [sp, #192]
  41200c:	str	w3, [sp, #200]
  412010:	bl	4110b0 <ferror@plt+0xd810>
  412014:	str	x0, [x25, #48]
  412018:	mov	x2, #0x8                   	// #8
  41201c:	ldr	x0, [x25, #56]
  412020:	ldr	x1, [sp, #184]
  412024:	bl	4110b0 <ferror@plt+0xd810>
  412028:	str	x0, [x25, #56]
  41202c:	ldr	x0, [x25, #64]
  412030:	mov	x2, #0x4                   	// #4
  412034:	ldr	x1, [sp, #184]
  412038:	bl	4110b0 <ferror@plt+0xd810>
  41203c:	str	x0, [x25, #64]
  412040:	ldr	w3, [sp, #200]
  412044:	ldr	w4, [sp, #192]
  412048:	str	w4, [x25, #76]
  41204c:	ldr	x0, [sp, #360]
  412050:	cbz	x0, 412064 <ferror@plt+0xe7c4>
  412054:	ldr	x1, [x0, #48]
  412058:	ldr	x0, [sp, #224]
  41205c:	add	x0, x0, x1
  412060:	str	x0, [sp, #224]
  412064:	ldr	x0, [x25, #64]
  412068:	mov	w2, w3
  41206c:	ldr	w1, [x28, #1548]
  412070:	str	w1, [x0, w3, uxtw #2]
  412074:	mov	x0, #0x2137                	// #8503
  412078:	cmp	x23, x0
  41207c:	ldr	w0, [x25, #80]
  412080:	b.eq	4120e0 <ferror@plt+0xe840>  // b.none
  412084:	ldr	w1, [x25, #72]
  412088:	cmp	w1, w0
  41208c:	b.ls	4120c8 <ferror@plt+0xe828>  // b.plast
  412090:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  412094:	add	x1, x1, #0xe9a
  412098:	mov	w2, #0x5                   	// #5
  41209c:	mov	x0, #0x0                   	// #0
  4120a0:	bl	403700 <dcgettext@plt>
  4120a4:	bl	42e008 <warn@@Base>
  4120a8:	b	411bc8 <ferror@plt+0xe328>
  4120ac:	mov	x1, #0xffffffffffffdeef    	// #-8465
  4120b0:	add	x0, x23, x1
  4120b4:	cmp	x0, #0x3
  4120b8:	b	411fc0 <ferror@plt+0xe720>
  4120bc:	mov	w0, #0x1                   	// #1
  4120c0:	str	w0, [x28, #1548]
  4120c4:	b	411fc4 <ferror@plt+0xe724>
  4120c8:	ldr	x0, [x25, #48]
  4120cc:	add	w1, w1, #0x1
  4120d0:	ldr	x3, [sp, #224]
  4120d4:	str	x3, [x0, x2, lsl #3]
  4120d8:	str	w1, [x25, #72]
  4120dc:	b	411bc8 <ferror@plt+0xe328>
  4120e0:	cmp	w0, w3
  4120e4:	b.ls	41210c <ferror@plt+0xe86c>  // b.plast
  4120e8:	adrp	x3, 43b000 <warn@@Base+0xcff8>
  4120ec:	add	x3, x3, #0x928
  4120f0:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  4120f4:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  4120f8:	add	x3, x3, #0xa28
  4120fc:	add	x1, x1, #0xedd
  412100:	add	x0, x0, #0xef4
  412104:	mov	w2, #0x9aa                 	// #2474
  412108:	bl	4037c0 <__assert_fail@plt>
  41210c:	ldr	w1, [x25, #72]
  412110:	cmp	w0, w1
  412114:	b.ls	412128 <ferror@plt+0xe888>  // b.plast
  412118:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  41211c:	mov	w2, #0x5                   	// #5
  412120:	add	x1, x1, #0xf17
  412124:	b	41209c <ferror@plt+0xe7fc>
  412128:	ldr	x1, [x25, #56]
  41212c:	ldr	x2, [sp, #224]
  412130:	str	x2, [x1, w0, uxtw #3]
  412134:	add	w0, w0, #0x1
  412138:	str	w0, [x25, #80]
  41213c:	b	411bc8 <ferror@plt+0xe328>
  412140:	ldr	x0, [sp, #224]
  412144:	str	x0, [x25, #32]
  412148:	b	411bc8 <ferror@plt+0xe328>
  41214c:	ldr	x0, [sp, #224]
  412150:	str	x0, [x25, #40]
  412154:	b	411bc8 <ferror@plt+0xe328>
  412158:	ldr	w0, [sp, #328]
  41215c:	cmp	w0, #0x3
  412160:	b.gt	412170 <ferror@plt+0xe8d0>
  412164:	sub	x0, x22, #0x6
  412168:	cmp	x0, #0x1
  41216c:	b.ls	412178 <ferror@plt+0xe8d8>  // b.plast
  412170:	cmp	x22, #0x17
  412174:	b.ne	411bc8 <ferror@plt+0xe328>  // b.any
  412178:	ldp	w28, w1, [x25, #96]
  41217c:	cmp	w1, #0x0
  412180:	ccmp	w1, w28, #0x0, ne  // ne = any
  412184:	b.hi	4121ac <ferror@plt+0xe90c>  // b.pmore
  412188:	ldr	x0, [x25, #88]
  41218c:	add	w3, w1, #0x400
  412190:	mov	x2, #0x8                   	// #8
  412194:	add	w1, w1, #0x400
  412198:	str	w3, [sp, #184]
  41219c:	bl	4110b0 <ferror@plt+0xd810>
  4121a0:	str	x0, [x25, #88]
  4121a4:	ldr	w3, [sp, #184]
  4121a8:	str	w3, [x25, #100]
  4121ac:	ldr	x0, [x25, #88]
  4121b0:	ldr	x1, [sp, #224]
  4121b4:	str	x1, [x0, w28, uxtw #3]
  4121b8:	ldr	w0, [x25, #96]
  4121bc:	add	w0, w0, #0x1
  4121c0:	str	w0, [x25, #96]
  4121c4:	b	411bc8 <ferror@plt+0xe328>
  4121c8:	ldr	w0, [x28, #1556]
  4121cc:	cbz	w0, 411bc8 <ferror@plt+0xe328>
  4121d0:	cmp	x22, #0xe
  4121d4:	b.eq	4121f8 <ferror@plt+0xe958>  // b.none
  4121d8:	mov	x0, #0x1f02                	// #7938
  4121dc:	cmp	x22, x0
  4121e0:	b.eq	41220c <ferror@plt+0xe96c>  // b.none
  4121e4:	cmp	x22, #0x8
  4121e8:	b.ne	412224 <ferror@plt+0xe984>  // b.any
  4121ec:	mov	w1, #0x0                   	// #0
  4121f0:	mov	x0, x21
  4121f4:	b	412204 <ferror@plt+0xe964>
  4121f8:	ldr	x0, [sp, #224]
  4121fc:	bl	40c260 <ferror@plt+0x89c0>
  412200:	mov	w1, #0x0                   	// #0
  412204:	bl	40a47c <ferror@plt+0x6bdc>
  412208:	b	411bc8 <ferror@plt+0xe328>
  41220c:	ldr	x0, [sp, #224]
  412210:	mov	x2, x27
  412214:	ldr	x1, [sp, #360]
  412218:	mov	w3, #0x0                   	// #0
  41221c:	bl	40a734 <ferror@plt+0x6e94>
  412220:	b	412200 <ferror@plt+0xe960>
  412224:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  412228:	add	x1, x1, #0xf5a
  41222c:	mov	w2, #0x5                   	// #5
  412230:	mov	x0, #0x0                   	// #0
  412234:	bl	403700 <dcgettext@plt>
  412238:	mov	x25, x0
  41223c:	mov	x0, x22
  412240:	bl	40c4f4 <ferror@plt+0x8c54>
  412244:	mov	x28, x0
  412248:	mov	x0, x23
  41224c:	bl	40c46c <ferror@plt+0x8bcc>
  412250:	mov	x2, x0
  412254:	mov	x1, x28
  412258:	mov	x0, x25
  41225c:	bl	42e008 <warn@@Base>
  412260:	b	411bc8 <ferror@plt+0xe328>
  412264:	ldr	w0, [x28, #1556]
  412268:	cbz	w0, 411bc8 <ferror@plt+0xe328>
  41226c:	cmp	x22, #0x1f
  412270:	b.eq	4122e8 <ferror@plt+0xea48>  // b.none
  412274:	b.hi	4122b4 <ferror@plt+0xea14>  // b.pmore
  412278:	cmp	x22, #0x8
  41227c:	b.eq	4122f4 <ferror@plt+0xea54>  // b.none
  412280:	cmp	x22, #0xe
  412284:	b.eq	4122d8 <ferror@plt+0xea38>  // b.none
  412288:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  41228c:	add	x1, x1, #0xf5a
  412290:	mov	w2, #0x5                   	// #5
  412294:	mov	x0, #0x0                   	// #0
  412298:	bl	403700 <dcgettext@plt>
  41229c:	mov	x25, x0
  4122a0:	mov	x0, x22
  4122a4:	bl	40c4f4 <ferror@plt+0x8c54>
  4122a8:	mov	x28, x0
  4122ac:	mov	x0, #0x1b                  	// #27
  4122b0:	b	41224c <ferror@plt+0xe9ac>
  4122b4:	mov	x0, #0x1f02                	// #7938
  4122b8:	cmp	x22, x0
  4122bc:	b.ne	412288 <ferror@plt+0xe9e8>  // b.any
  4122c0:	ldr	x0, [sp, #224]
  4122c4:	mov	x2, x27
  4122c8:	ldr	x1, [sp, #360]
  4122cc:	mov	w3, #0x0                   	// #0
  4122d0:	bl	40a734 <ferror@plt+0x6e94>
  4122d4:	b	4122e0 <ferror@plt+0xea40>
  4122d8:	ldr	x0, [sp, #224]
  4122dc:	bl	40c260 <ferror@plt+0x89c0>
  4122e0:	mov	w1, #0x1                   	// #1
  4122e4:	b	412204 <ferror@plt+0xe964>
  4122e8:	ldr	x0, [sp, #224]
  4122ec:	bl	40c328 <ferror@plt+0x8a88>
  4122f0:	b	4122e0 <ferror@plt+0xea40>
  4122f4:	mov	w1, #0x1                   	// #1
  4122f8:	b	4121f0 <ferror@plt+0xe950>
  4122fc:	ldr	w0, [x28, #1556]
  412300:	cbz	w0, 411bc8 <ferror@plt+0xe328>
  412304:	cmp	x22, #0x7
  412308:	b.ne	412318 <ferror@plt+0xea78>  // b.any
  41230c:	sub	x0, x19, #0x8
  412310:	mov	w1, #0x2                   	// #2
  412314:	b	412204 <ferror@plt+0xe964>
  412318:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  41231c:	add	x1, x1, #0xf5a
  412320:	mov	w2, #0x5                   	// #5
  412324:	mov	x0, #0x0                   	// #0
  412328:	bl	403700 <dcgettext@plt>
  41232c:	mov	x25, x0
  412330:	mov	x0, x22
  412334:	bl	40c4f4 <ferror@plt+0x8c54>
  412338:	mov	x28, x0
  41233c:	mov	x0, #0x2131                	// #8497
  412340:	b	41224c <ferror@plt+0xe9ac>
  412344:	sub	x23, x23, #0x20
  412348:	cmp	x23, #0x3e
  41234c:	b.hi	411178 <ferror@plt+0xd8d8>  // b.pmore
  412350:	cmp	w23, #0x3e
  412354:	b.hi	411178 <ferror@plt+0xd8d8>  // b.pmore
  412358:	adrp	x1, 43a000 <warn@@Base+0xbff8>
  41235c:	add	x1, x1, #0x588
  412360:	ldrh	w0, [x1, w23, uxtw #1]
  412364:	adr	x1, 412370 <ferror@plt+0xead0>
  412368:	add	x0, x1, w0, sxth #2
  41236c:	br	x0
  412370:	cmp	x23, #0x70
  412374:	b.hi	4123d0 <ferror@plt+0xeb30>  // b.pmore
  412378:	cmp	x23, #0x6e
  41237c:	b.hi	412390 <ferror@plt+0xeaf0>  // b.pmore
  412380:	cmp	x23, #0x65
  412384:	b.eq	412c50 <ferror@plt+0xf3b0>  // b.none
  412388:	cmp	x23, #0x6b
  41238c:	b.ne	411178 <ferror@plt+0xd8d8>  // b.any
  412390:	cmp	x22, #0x18
  412394:	b.ne	411178 <ferror@plt+0xd8d8>  // b.any
  412398:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  41239c:	add	x0, x0, #0x693
  4123a0:	bl	4037a0 <printf@plt>
  4123a4:	ldr	w3, [sp, #328]
  4123a8:	mov	w2, w27
  4123ac:	ldr	x5, [sp, #160]
  4123b0:	mov	w1, w26
  4123b4:	ldr	x4, [sp, #224]
  4123b8:	mov	x0, x24
  4123bc:	ldr	x6, [sp, #352]
  4123c0:	bl	40dec4 <ferror@plt+0xa624>
  4123c4:	mov	w0, #0x29                  	// #41
  4123c8:	bl	403800 <putchar@plt>
  4123cc:	b	411178 <ferror@plt+0xd8d8>
  4123d0:	cmp	x23, #0x8b
  4123d4:	b.hi	41240c <ferror@plt+0xeb6c>  // b.pmore
  4123d8:	cmp	x23, #0x7d
  4123dc:	b.ls	411178 <ferror@plt+0xd8d8>  // b.plast
  4123e0:	sub	x23, x23, #0x7e
  4123e4:	cmp	x23, #0xd
  4123e8:	b.hi	411178 <ferror@plt+0xd8d8>  // b.pmore
  4123ec:	cmp	w23, #0xd
  4123f0:	b.hi	411178 <ferror@plt+0xd8d8>  // b.pmore
  4123f4:	adrp	x1, 43a000 <warn@@Base+0xbff8>
  4123f8:	add	x1, x1, #0x608
  4123fc:	ldrh	w0, [x1, w23, uxtw #1]
  412400:	adr	x1, 41240c <ferror@plt+0xeb6c>
  412404:	add	x0, x1, w0, sxth #2
  412408:	br	x0
  41240c:	mov	x0, #0xffffffffffffdeef    	// #-8465
  412410:	add	x23, x23, x0
  412414:	cmp	x23, #0x3
  412418:	b.hi	411178 <ferror@plt+0xd8d8>  // b.pmore
  41241c:	ldr	w0, [sp, #328]
  412420:	cmp	w0, #0x3
  412424:	b.gt	412434 <ferror@plt+0xeb94>
  412428:	sub	x0, x22, #0x6
  41242c:	cmp	x0, #0x1
  412430:	b.ls	41243c <ferror@plt+0xeb9c>  // b.plast
  412434:	cmp	x22, #0x17
  412438:	b.ne	412454 <ferror@plt+0xebb4>  // b.any
  41243c:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  412440:	add	x1, x1, #0x682
  412444:	mov	w2, #0x5                   	// #5
  412448:	mov	x0, #0x0                   	// #0
  41244c:	bl	403700 <dcgettext@plt>
  412450:	bl	4037a0 <printf@plt>
  412454:	cbz	x24, 411178 <ferror@plt+0xd8d8>
  412458:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  41245c:	add	x0, x0, #0x693
  412460:	bl	4037a0 <printf@plt>
  412464:	ldr	w3, [sp, #328]
  412468:	mov	w2, w27
  41246c:	ldr	x5, [sp, #160]
  412470:	mov	w1, w26
  412474:	ldr	x4, [sp, #224]
  412478:	mov	x0, x24
  41247c:	ldr	x6, [sp, #352]
  412480:	bl	40dec4 <ferror@plt+0xa624>
  412484:	mov	w20, w0
  412488:	mov	w0, #0x29                  	// #41
  41248c:	bl	403800 <putchar@plt>
  412490:	cbz	w20, 411178 <ferror@plt+0xd8d8>
  412494:	adrp	x0, 459000 <_bfd_std_section+0x120>
  412498:	ldr	w0, [x0, #2820]
  41249c:	cbnz	w0, 411178 <ferror@plt+0xd8d8>
  4124a0:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  4124a4:	add	x1, x1, #0x696
  4124a8:	mov	w2, #0x5                   	// #5
  4124ac:	mov	x0, #0x0                   	// #0
  4124b0:	bl	403700 <dcgettext@plt>
  4124b4:	bl	4037a0 <printf@plt>
  4124b8:	b	411178 <ferror@plt+0xd8d8>
  4124bc:	ldr	w0, [sp, #180]
  4124c0:	cmp	w0, #0xff
  4124c4:	b.hi	411178 <ferror@plt+0xd8d8>  // b.pmore
  4124c8:	ldr	x0, [sp, #168]
  4124cc:	ldr	x1, [sp, #224]
  4124d0:	sub	x0, x20, x0
  4124d4:	cmp	x0, x1
  4124d8:	b.ls	411178 <ferror@plt+0xd8d8>  // b.plast
  4124dc:	ldr	w5, [sp, #328]
  4124e0:	mov	x2, x20
  4124e4:	ldr	x0, [sp, #168]
  4124e8:	add	x6, sp, #0x100
  4124ec:	mov	x4, x27
  4124f0:	mov	x3, x26
  4124f4:	add	x1, x0, x1
  4124f8:	mov	w7, #0x0                   	// #0
  4124fc:	str	wzr, [sp, #256]
  412500:	bl	410940 <ferror@plt+0xd0a0>
  412504:	ldr	w2, [sp, #180]
  412508:	adrp	x0, 459000 <_bfd_std_section+0x120>
  41250c:	add	x0, x0, #0x4f8
  412510:	ldr	w1, [sp, #256]
  412514:	add	x0, x0, #0x618
  412518:	str	w1, [x0, w2, sxtw #2]
  41251c:	b	411178 <ferror@plt+0xd8d8>
  412520:	mov	w0, #0x9                   	// #9
  412524:	bl	403800 <putchar@plt>
  412528:	ldr	x1, [sp, #224]
  41252c:	cmp	x1, #0x3
  412530:	b.hi	4125b8 <ferror@plt+0xed18>  // b.pmore
  412534:	cmp	w1, #0x3
  412538:	b.hi	4125b8 <ferror@plt+0xed18>  // b.pmore
  41253c:	adrp	x0, 43a000 <warn@@Base+0xbff8>
  412540:	mov	w2, #0x5                   	// #5
  412544:	add	x0, x0, #0x624
  412548:	ldrb	w0, [x0, w1, uxtw]
  41254c:	adr	x1, 412558 <ferror@plt+0xecb8>
  412550:	add	x0, x1, w0, sxtb #2
  412554:	br	x0
  412558:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  41255c:	add	x1, x1, #0xf82
  412560:	mov	x0, #0x0                   	// #0
  412564:	bl	403700 <dcgettext@plt>
  412568:	bl	4037a0 <printf@plt>
  41256c:	b	411178 <ferror@plt+0xd8d8>
  412570:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  412574:	add	x1, x1, #0xf90
  412578:	mov	x0, #0x0                   	// #0
  41257c:	bl	403700 <dcgettext@plt>
  412580:	bl	4037a0 <printf@plt>
  412584:	b	411178 <ferror@plt+0xd8d8>
  412588:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  41258c:	add	x1, x1, #0xf9a
  412590:	mov	x0, #0x0                   	// #0
  412594:	bl	403700 <dcgettext@plt>
  412598:	bl	4037a0 <printf@plt>
  41259c:	b	411178 <ferror@plt+0xd8d8>
  4125a0:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  4125a4:	add	x1, x1, #0xfbb
  4125a8:	mov	x0, #0x0                   	// #0
  4125ac:	bl	403700 <dcgettext@plt>
  4125b0:	bl	4037a0 <printf@plt>
  4125b4:	b	411178 <ferror@plt+0xd8d8>
  4125b8:	mov	w2, #0x5                   	// #5
  4125bc:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  4125c0:	mov	x0, #0x0                   	// #0
  4125c4:	add	x1, x1, #0xfdc
  4125c8:	bl	403700 <dcgettext@plt>
  4125cc:	mov	x20, x0
  4125d0:	ldr	x1, [sp, #224]
  4125d4:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  4125d8:	add	x0, x0, #0xda5
  4125dc:	bl	40a72c <ferror@plt+0x6e8c>
  4125e0:	mov	x1, x0
  4125e4:	mov	x0, x20
  4125e8:	bl	4037a0 <printf@plt>
  4125ec:	b	411178 <ferror@plt+0xd8d8>
  4125f0:	mov	w0, #0x9                   	// #9
  4125f4:	bl	403800 <putchar@plt>
  4125f8:	ldr	x0, [sp, #224]
  4125fc:	cmp	x0, #0x24
  412600:	b.hi	412634 <ferror@plt+0xed94>  // b.pmore
  412604:	cbz	x0, 41264c <ferror@plt+0xedac>
  412608:	sub	x0, x0, #0x2
  41260c:	cmp	x0, #0x22
  412610:	b.hi	412698 <ferror@plt+0xedf8>  // b.pmore
  412614:	cmp	w0, #0x22
  412618:	b.hi	412698 <ferror@plt+0xedf8>  // b.pmore
  41261c:	adrp	x1, 43a000 <warn@@Base+0xbff8>
  412620:	add	x1, x1, #0x628
  412624:	ldrh	w0, [x1, w0, uxtw #1]
  412628:	adr	x1, 412634 <ferror@plt+0xed94>
  41262c:	add	x0, x1, w0, sxth #2
  412630:	br	x0
  412634:	mov	x1, #0x8001                	// #32769
  412638:	cmp	x0, x1
  41263c:	b.eq	4128d8 <ferror@plt+0xf038>  // b.none
  412640:	mov	x1, #0x8765                	// #34661
  412644:	cmp	x0, x1
  412648:	b.eq	4128e8 <ferror@plt+0xf048>  // b.none
  41264c:	sub	x0, x0, #0x8, lsl #12
  412650:	mov	x1, #0x7fff                	// #32767
  412654:	adrp	x20, 437000 <warn@@Base+0x8ff8>
  412658:	cmp	x0, x1
  41265c:	add	x20, x20, #0xda5
  412660:	mov	w2, #0x5                   	// #5
  412664:	b.hi	4128f8 <ferror@plt+0xf058>  // b.pmore
  412668:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  41266c:	mov	x0, #0x0                   	// #0
  412670:	add	x1, x1, #0x17e
  412674:	bl	403700 <dcgettext@plt>
  412678:	ldr	x1, [sp, #224]
  41267c:	mov	x21, x0
  412680:	mov	x0, x20
  412684:	bl	40a72c <ferror@plt+0x6e8c>
  412688:	mov	x1, x0
  41268c:	mov	x0, x21
  412690:	bl	4037a0 <printf@plt>
  412694:	b	411178 <ferror@plt+0xd8d8>
  412698:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  41269c:	add	x0, x0, #0x3
  4126a0:	bl	4037a0 <printf@plt>
  4126a4:	b	411178 <ferror@plt+0xd8d8>
  4126a8:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  4126ac:	add	x0, x0, #0xc
  4126b0:	bl	4037a0 <printf@plt>
  4126b4:	b	411178 <ferror@plt+0xd8d8>
  4126b8:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  4126bc:	add	x0, x0, #0x19
  4126c0:	bl	4037a0 <printf@plt>
  4126c4:	b	411178 <ferror@plt+0xd8d8>
  4126c8:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  4126cc:	add	x0, x0, #0x1f
  4126d0:	bl	4037a0 <printf@plt>
  4126d4:	b	411178 <ferror@plt+0xd8d8>
  4126d8:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  4126dc:	add	x0, x0, #0x25
  4126e0:	bl	4037a0 <printf@plt>
  4126e4:	b	411178 <ferror@plt+0xd8d8>
  4126e8:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  4126ec:	add	x0, x0, #0x30
  4126f0:	bl	4037a0 <printf@plt>
  4126f4:	b	411178 <ferror@plt+0xd8d8>
  4126f8:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  4126fc:	add	x0, x0, #0x3b
  412700:	bl	4037a0 <printf@plt>
  412704:	b	411178 <ferror@plt+0xd8d8>
  412708:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  41270c:	add	x0, x0, #0x48
  412710:	bl	4037a0 <printf@plt>
  412714:	b	411178 <ferror@plt+0xd8d8>
  412718:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  41271c:	add	x0, x0, #0x55
  412720:	bl	4037a0 <printf@plt>
  412724:	b	411178 <ferror@plt+0xd8d8>
  412728:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  41272c:	add	x0, x0, #0x63
  412730:	bl	4037a0 <printf@plt>
  412734:	b	411178 <ferror@plt+0xd8d8>
  412738:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  41273c:	add	x0, x0, #0x6e
  412740:	bl	4037a0 <printf@plt>
  412744:	b	411178 <ferror@plt+0xd8d8>
  412748:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  41274c:	add	x0, x0, #0x75
  412750:	bl	4037a0 <printf@plt>
  412754:	b	411178 <ferror@plt+0xd8d8>
  412758:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  41275c:	add	x0, x0, #0x80
  412760:	bl	4037a0 <printf@plt>
  412764:	b	411178 <ferror@plt+0xd8d8>
  412768:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  41276c:	add	x0, x0, #0x89
  412770:	bl	4037a0 <printf@plt>
  412774:	b	411178 <ferror@plt+0xd8d8>
  412778:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  41277c:	add	x0, x0, #0x96
  412780:	bl	4037a0 <printf@plt>
  412784:	b	411178 <ferror@plt+0xd8d8>
  412788:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  41278c:	add	x0, x0, #0x9c
  412790:	bl	4037a0 <printf@plt>
  412794:	b	411178 <ferror@plt+0xd8d8>
  412798:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  41279c:	add	x0, x0, #0xaa
  4127a0:	bl	4037a0 <printf@plt>
  4127a4:	b	411178 <ferror@plt+0xd8d8>
  4127a8:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  4127ac:	add	x0, x0, #0xba
  4127b0:	bl	4037a0 <printf@plt>
  4127b4:	b	411178 <ferror@plt+0xd8d8>
  4127b8:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  4127bc:	add	x0, x0, #0xcf
  4127c0:	bl	4037a0 <printf@plt>
  4127c4:	b	411178 <ferror@plt+0xd8d8>
  4127c8:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  4127cc:	add	x0, x0, #0xd3
  4127d0:	bl	4037a0 <printf@plt>
  4127d4:	b	411178 <ferror@plt+0xd8d8>
  4127d8:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  4127dc:	add	x0, x0, #0xdc
  4127e0:	bl	4037a0 <printf@plt>
  4127e4:	b	411178 <ferror@plt+0xd8d8>
  4127e8:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  4127ec:	add	x0, x0, #0xe5
  4127f0:	bl	4037a0 <printf@plt>
  4127f4:	b	411178 <ferror@plt+0xd8d8>
  4127f8:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  4127fc:	add	x0, x0, #0xea
  412800:	bl	4037a0 <printf@plt>
  412804:	b	411178 <ferror@plt+0xd8d8>
  412808:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  41280c:	add	x0, x0, #0xf5
  412810:	bl	4037a0 <printf@plt>
  412814:	b	411178 <ferror@plt+0xd8d8>
  412818:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  41281c:	add	x0, x0, #0xff
  412820:	bl	4037a0 <printf@plt>
  412824:	b	411178 <ferror@plt+0xd8d8>
  412828:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  41282c:	add	x0, x0, #0x107
  412830:	bl	4037a0 <printf@plt>
  412834:	b	411178 <ferror@plt+0xd8d8>
  412838:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  41283c:	add	x0, x0, #0x10f
  412840:	bl	4037a0 <printf@plt>
  412844:	b	411178 <ferror@plt+0xd8d8>
  412848:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  41284c:	add	x0, x0, #0x117
  412850:	bl	4037a0 <printf@plt>
  412854:	b	411178 <ferror@plt+0xd8d8>
  412858:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  41285c:	add	x0, x0, #0x11e
  412860:	bl	4037a0 <printf@plt>
  412864:	b	411178 <ferror@plt+0xd8d8>
  412868:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  41286c:	add	x0, x0, #0x124
  412870:	bl	4037a0 <printf@plt>
  412874:	b	411178 <ferror@plt+0xd8d8>
  412878:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  41287c:	add	x0, x0, #0x12c
  412880:	bl	4037a0 <printf@plt>
  412884:	b	411178 <ferror@plt+0xd8d8>
  412888:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  41288c:	add	x0, x0, #0x134
  412890:	bl	4037a0 <printf@plt>
  412894:	b	411178 <ferror@plt+0xd8d8>
  412898:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  41289c:	add	x0, x0, #0x13c
  4128a0:	bl	4037a0 <printf@plt>
  4128a4:	b	411178 <ferror@plt+0xd8d8>
  4128a8:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  4128ac:	add	x0, x0, #0x144
  4128b0:	bl	4037a0 <printf@plt>
  4128b4:	b	411178 <ferror@plt+0xd8d8>
  4128b8:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  4128bc:	add	x0, x0, #0x151
  4128c0:	bl	4037a0 <printf@plt>
  4128c4:	b	411178 <ferror@plt+0xd8d8>
  4128c8:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  4128cc:	add	x0, x0, #0x15e
  4128d0:	bl	4037a0 <printf@plt>
  4128d4:	b	411178 <ferror@plt+0xd8d8>
  4128d8:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  4128dc:	add	x0, x0, #0x16d
  4128e0:	bl	4037a0 <printf@plt>
  4128e4:	b	411178 <ferror@plt+0xd8d8>
  4128e8:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  4128ec:	add	x0, x0, #0xba
  4128f0:	bl	4037a0 <printf@plt>
  4128f4:	b	411178 <ferror@plt+0xd8d8>
  4128f8:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  4128fc:	mov	x0, #0x0                   	// #0
  412900:	add	x1, x1, #0x19b
  412904:	bl	403700 <dcgettext@plt>
  412908:	ldr	x1, [sp, #224]
  41290c:	mov	x21, x0
  412910:	mov	x0, x20
  412914:	bl	40a72c <ferror@plt+0x6e8c>
  412918:	mov	x1, x0
  41291c:	mov	x0, x21
  412920:	bl	4037a0 <printf@plt>
  412924:	b	411178 <ferror@plt+0xd8d8>
  412928:	mov	w0, #0x9                   	// #9
  41292c:	bl	403800 <putchar@plt>
  412930:	ldr	x0, [sp, #224]
  412934:	cmp	x0, #0x12
  412938:	b.ls	41298c <ferror@plt+0xf0ec>  // b.plast
  41293c:	sub	x0, x0, #0x80
  412940:	cmp	x0, #0x6
  412944:	b.ls	41296c <ferror@plt+0xf0cc>  // b.plast
  412948:	cmp	x0, #0x7f
  41294c:	mov	w2, #0x5                   	// #5
  412950:	b.hi	412b58 <ferror@plt+0xf2b8>  // b.pmore
  412954:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  412958:	add	x1, x1, #0x315
  41295c:	mov	x0, #0x0                   	// #0
  412960:	bl	403700 <dcgettext@plt>
  412964:	bl	4037a0 <printf@plt>
  412968:	b	411178 <ferror@plt+0xd8d8>
  41296c:	cmp	w0, #0x6
  412970:	b.hi	412948 <ferror@plt+0xf0a8>  // b.pmore
  412974:	adrp	x1, 43a000 <warn@@Base+0xbff8>
  412978:	add	x1, x1, #0x670
  41297c:	ldrb	w0, [x1, w0, uxtw]
  412980:	adr	x1, 41298c <ferror@plt+0xf0ec>
  412984:	add	x0, x1, w0, sxtb #2
  412988:	br	x0
  41298c:	sub	x0, x0, #0x1
  412990:	cmp	x0, #0x11
  412994:	b.hi	4129b8 <ferror@plt+0xf118>  // b.pmore
  412998:	cmp	w0, #0x11
  41299c:	b.hi	4129b8 <ferror@plt+0xf118>  // b.pmore
  4129a0:	adrp	x1, 43a000 <warn@@Base+0xbff8>
  4129a4:	add	x1, x1, #0x678
  4129a8:	ldrb	w0, [x1, w0, uxtw]
  4129ac:	adr	x1, 4129b8 <ferror@plt+0xf118>
  4129b0:	add	x0, x1, w0, sxtb #2
  4129b4:	br	x0
  4129b8:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  4129bc:	add	x0, x0, #0x1a9
  4129c0:	bl	4037a0 <printf@plt>
  4129c4:	b	411178 <ferror@plt+0xd8d8>
  4129c8:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  4129cc:	add	x0, x0, #0x1b0
  4129d0:	bl	4037a0 <printf@plt>
  4129d4:	b	411178 <ferror@plt+0xd8d8>
  4129d8:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  4129dc:	add	x0, x0, #0x1c2
  4129e0:	bl	4037a0 <printf@plt>
  4129e4:	b	411178 <ferror@plt+0xd8d8>
  4129e8:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  4129ec:	add	x0, x0, #0x1cc
  4129f0:	bl	4037a0 <printf@plt>
  4129f4:	b	411178 <ferror@plt+0xd8d8>
  4129f8:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  4129fc:	add	x0, x0, #0x1dc
  412a00:	bl	4037a0 <printf@plt>
  412a04:	b	411178 <ferror@plt+0xd8d8>
  412a08:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412a0c:	add	x0, x0, #0x66d
  412a10:	bl	4037a0 <printf@plt>
  412a14:	b	411178 <ferror@plt+0xd8d8>
  412a18:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412a1c:	add	x0, x0, #0x1e4
  412a20:	bl	4037a0 <printf@plt>
  412a24:	b	411178 <ferror@plt+0xd8d8>
  412a28:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412a2c:	add	x0, x0, #0x677
  412a30:	bl	4037a0 <printf@plt>
  412a34:	b	411178 <ferror@plt+0xd8d8>
  412a38:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412a3c:	add	x0, x0, #0x1f2
  412a40:	bl	4037a0 <printf@plt>
  412a44:	b	411178 <ferror@plt+0xd8d8>
  412a48:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412a4c:	add	x0, x0, #0x202
  412a50:	bl	4037a0 <printf@plt>
  412a54:	b	411178 <ferror@plt+0xd8d8>
  412a58:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412a5c:	add	x0, x0, #0x214
  412a60:	bl	4037a0 <printf@plt>
  412a64:	b	411178 <ferror@plt+0xd8d8>
  412a68:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412a6c:	add	x0, x0, #0x224
  412a70:	bl	4037a0 <printf@plt>
  412a74:	b	411178 <ferror@plt+0xd8d8>
  412a78:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412a7c:	add	x0, x0, #0x235
  412a80:	bl	4037a0 <printf@plt>
  412a84:	b	411178 <ferror@plt+0xd8d8>
  412a88:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412a8c:	add	x0, x0, #0x246
  412a90:	bl	4037a0 <printf@plt>
  412a94:	b	411178 <ferror@plt+0xd8d8>
  412a98:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412a9c:	add	x0, x0, #0x24f
  412aa0:	bl	4037a0 <printf@plt>
  412aa4:	b	411178 <ferror@plt+0xd8d8>
  412aa8:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412aac:	add	x0, x0, #0x25e
  412ab0:	bl	4037a0 <printf@plt>
  412ab4:	b	411178 <ferror@plt+0xd8d8>
  412ab8:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412abc:	add	x0, x0, #0x26f
  412ac0:	bl	4037a0 <printf@plt>
  412ac4:	b	411178 <ferror@plt+0xd8d8>
  412ac8:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412acc:	add	x0, x0, #0x280
  412ad0:	bl	4037a0 <printf@plt>
  412ad4:	b	411178 <ferror@plt+0xd8d8>
  412ad8:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412adc:	add	x0, x0, #0x286
  412ae0:	bl	4037a0 <printf@plt>
  412ae4:	b	411178 <ferror@plt+0xd8d8>
  412ae8:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412aec:	add	x0, x0, #0x28e
  412af0:	bl	4037a0 <printf@plt>
  412af4:	b	411178 <ferror@plt+0xd8d8>
  412af8:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412afc:	add	x0, x0, #0x29b
  412b00:	bl	4037a0 <printf@plt>
  412b04:	b	411178 <ferror@plt+0xd8d8>
  412b08:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412b0c:	add	x0, x0, #0x2b0
  412b10:	bl	4037a0 <printf@plt>
  412b14:	b	411178 <ferror@plt+0xd8d8>
  412b18:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412b1c:	add	x0, x0, #0x2be
  412b20:	bl	4037a0 <printf@plt>
  412b24:	b	411178 <ferror@plt+0xd8d8>
  412b28:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412b2c:	add	x0, x0, #0x2d4
  412b30:	bl	4037a0 <printf@plt>
  412b34:	b	411178 <ferror@plt+0xd8d8>
  412b38:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412b3c:	add	x0, x0, #0x2e6
  412b40:	bl	4037a0 <printf@plt>
  412b44:	b	411178 <ferror@plt+0xd8d8>
  412b48:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412b4c:	add	x0, x0, #0x2fd
  412b50:	bl	4037a0 <printf@plt>
  412b54:	b	411178 <ferror@plt+0xd8d8>
  412b58:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  412b5c:	add	x1, x1, #0x329
  412b60:	mov	x0, #0x0                   	// #0
  412b64:	bl	403700 <dcgettext@plt>
  412b68:	bl	4037a0 <printf@plt>
  412b6c:	b	411178 <ferror@plt+0xd8d8>
  412b70:	mov	w0, #0x9                   	// #9
  412b74:	bl	403800 <putchar@plt>
  412b78:	ldr	x0, [sp, #224]
  412b7c:	cmp	x0, #0x2
  412b80:	b.eq	412ba4 <ferror@plt+0xf304>  // b.none
  412b84:	cmp	x0, #0x3
  412b88:	b.eq	412bb4 <ferror@plt+0xf314>  // b.none
  412b8c:	cmp	x0, #0x1
  412b90:	b.ne	412bc4 <ferror@plt+0xf324>  // b.any
  412b94:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412b98:	add	x0, x0, #0x338
  412b9c:	bl	4037a0 <printf@plt>
  412ba0:	b	411178 <ferror@plt+0xd8d8>
  412ba4:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412ba8:	add	x0, x0, #0x341
  412bac:	bl	4037a0 <printf@plt>
  412bb0:	b	411178 <ferror@plt+0xd8d8>
  412bb4:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412bb8:	add	x0, x0, #0x34d
  412bbc:	bl	4037a0 <printf@plt>
  412bc0:	b	411178 <ferror@plt+0xd8d8>
  412bc4:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  412bc8:	add	x1, x1, #0x357
  412bcc:	mov	w2, #0x5                   	// #5
  412bd0:	mov	x0, #0x0                   	// #0
  412bd4:	bl	403700 <dcgettext@plt>
  412bd8:	bl	4037a0 <printf@plt>
  412bdc:	b	411178 <ferror@plt+0xd8d8>
  412be0:	mov	w0, #0x9                   	// #9
  412be4:	bl	403800 <putchar@plt>
  412be8:	ldr	x0, [sp, #224]
  412bec:	cmp	x0, #0x2
  412bf0:	b.eq	412c14 <ferror@plt+0xf374>  // b.none
  412bf4:	cmp	x0, #0x3
  412bf8:	b.eq	412c24 <ferror@plt+0xf384>  // b.none
  412bfc:	cmp	x0, #0x1
  412c00:	b.ne	412c34 <ferror@plt+0xf394>  // b.any
  412c04:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412c08:	add	x0, x0, #0x36f
  412c0c:	bl	4037a0 <printf@plt>
  412c10:	b	411178 <ferror@plt+0xd8d8>
  412c14:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412c18:	add	x0, x0, #0x377
  412c1c:	bl	4037a0 <printf@plt>
  412c20:	b	411178 <ferror@plt+0xd8d8>
  412c24:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412c28:	add	x0, x0, #0x382
  412c2c:	bl	4037a0 <printf@plt>
  412c30:	b	411178 <ferror@plt+0xd8d8>
  412c34:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  412c38:	add	x1, x1, #0x38e
  412c3c:	mov	w2, #0x5                   	// #5
  412c40:	mov	x0, #0x0                   	// #0
  412c44:	bl	403700 <dcgettext@plt>
  412c48:	bl	4037a0 <printf@plt>
  412c4c:	b	411178 <ferror@plt+0xd8d8>
  412c50:	mov	w0, #0x9                   	// #9
  412c54:	bl	403800 <putchar@plt>
  412c58:	ldr	x0, [sp, #224]
  412c5c:	cmp	x0, #0x1
  412c60:	b.eq	412c80 <ferror@plt+0xf3e0>  // b.none
  412c64:	cmp	x0, #0x2
  412c68:	b.eq	412c90 <ferror@plt+0xf3f0>  // b.none
  412c6c:	cbnz	x0, 412ca0 <ferror@plt+0xf400>
  412c70:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412c74:	add	x0, x0, #0x3a3
  412c78:	bl	4037a0 <printf@plt>
  412c7c:	b	411178 <ferror@plt+0xd8d8>
  412c80:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412c84:	add	x0, x0, #0x3ad
  412c88:	bl	4037a0 <printf@plt>
  412c8c:	b	411178 <ferror@plt+0xd8d8>
  412c90:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412c94:	add	x0, x0, #0x3b3
  412c98:	bl	4037a0 <printf@plt>
  412c9c:	b	411178 <ferror@plt+0xd8d8>
  412ca0:	sub	x0, x0, #0x40
  412ca4:	mov	w2, #0x5                   	// #5
  412ca8:	cmp	x0, #0xbf
  412cac:	b.hi	412cc8 <ferror@plt+0xf428>  // b.pmore
  412cb0:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  412cb4:	add	x1, x1, #0x3bc
  412cb8:	mov	x0, #0x0                   	// #0
  412cbc:	bl	403700 <dcgettext@plt>
  412cc0:	bl	4037a0 <printf@plt>
  412cc4:	b	411178 <ferror@plt+0xd8d8>
  412cc8:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  412ccc:	add	x1, x1, #0x3cd
  412cd0:	mov	x0, #0x0                   	// #0
  412cd4:	bl	403700 <dcgettext@plt>
  412cd8:	bl	4037a0 <printf@plt>
  412cdc:	b	411178 <ferror@plt+0xd8d8>
  412ce0:	mov	w0, #0x9                   	// #9
  412ce4:	bl	403800 <putchar@plt>
  412ce8:	ldr	x0, [sp, #224]
  412cec:	cmp	x0, #0x1
  412cf0:	b.eq	412d10 <ferror@plt+0xf470>  // b.none
  412cf4:	cmp	x0, #0x2
  412cf8:	b.eq	412d20 <ferror@plt+0xf480>  // b.none
  412cfc:	cbnz	x0, 412d30 <ferror@plt+0xf490>
  412d00:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412d04:	add	x0, x0, #0x3e1
  412d08:	bl	4037a0 <printf@plt>
  412d0c:	b	411178 <ferror@plt+0xd8d8>
  412d10:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412d14:	add	x0, x0, #0x3e8
  412d18:	bl	4037a0 <printf@plt>
  412d1c:	b	411178 <ferror@plt+0xd8d8>
  412d20:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412d24:	add	x0, x0, #0x3f2
  412d28:	bl	4037a0 <printf@plt>
  412d2c:	b	411178 <ferror@plt+0xd8d8>
  412d30:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  412d34:	add	x1, x1, #0x401
  412d38:	mov	w2, #0x5                   	// #5
  412d3c:	mov	x0, #0x0                   	// #0
  412d40:	bl	403700 <dcgettext@plt>
  412d44:	bl	4037a0 <printf@plt>
  412d48:	b	411178 <ferror@plt+0xd8d8>
  412d4c:	mov	w0, #0x9                   	// #9
  412d50:	bl	403800 <putchar@plt>
  412d54:	ldr	x1, [sp, #224]
  412d58:	cmp	x1, #0x3
  412d5c:	b.hi	412dc0 <ferror@plt+0xf520>  // b.pmore
  412d60:	cmp	w1, #0x3
  412d64:	b.hi	412dc0 <ferror@plt+0xf520>  // b.pmore
  412d68:	adrp	x0, 43a000 <warn@@Base+0xbff8>
  412d6c:	add	x0, x0, #0x68c
  412d70:	ldrb	w0, [x0, w1, uxtw]
  412d74:	adr	x1, 412d80 <ferror@plt+0xf4e0>
  412d78:	add	x0, x1, w0, sxtb #2
  412d7c:	br	x0
  412d80:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412d84:	add	x0, x0, #0x416
  412d88:	bl	4037a0 <printf@plt>
  412d8c:	b	411178 <ferror@plt+0xd8d8>
  412d90:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412d94:	add	x0, x0, #0x427
  412d98:	bl	4037a0 <printf@plt>
  412d9c:	b	411178 <ferror@plt+0xd8d8>
  412da0:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412da4:	add	x0, x0, #0x431
  412da8:	bl	4037a0 <printf@plt>
  412dac:	b	411178 <ferror@plt+0xd8d8>
  412db0:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412db4:	add	x0, x0, #0x43d
  412db8:	bl	4037a0 <printf@plt>
  412dbc:	b	411178 <ferror@plt+0xd8d8>
  412dc0:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  412dc4:	add	x1, x1, #0x450
  412dc8:	mov	w2, #0x5                   	// #5
  412dcc:	mov	x0, #0x0                   	// #0
  412dd0:	bl	403700 <dcgettext@plt>
  412dd4:	bl	4037a0 <printf@plt>
  412dd8:	b	411178 <ferror@plt+0xd8d8>
  412ddc:	mov	w0, #0x9                   	// #9
  412de0:	bl	403800 <putchar@plt>
  412de4:	ldr	x0, [sp, #224]
  412de8:	cmp	x0, #0x5
  412dec:	b.hi	412e20 <ferror@plt+0xf580>  // b.pmore
  412df0:	cbz	x0, 412e30 <ferror@plt+0xf590>
  412df4:	sub	x0, x0, #0x2
  412df8:	cmp	x0, #0x3
  412dfc:	b.hi	412e58 <ferror@plt+0xf5b8>  // b.pmore
  412e00:	cmp	w0, #0x3
  412e04:	b.hi	412e58 <ferror@plt+0xf5b8>  // b.pmore
  412e08:	adrp	x1, 43a000 <warn@@Base+0xbff8>
  412e0c:	add	x1, x1, #0x690
  412e10:	ldrb	w0, [x1, w0, uxtw]
  412e14:	adr	x1, 412e20 <ferror@plt+0xf580>
  412e18:	add	x0, x1, w0, sxtb #2
  412e1c:	br	x0
  412e20:	cmp	x0, #0x40
  412e24:	b.eq	412ea8 <ferror@plt+0xf608>  // b.none
  412e28:	cmp	x0, #0x41
  412e2c:	b.eq	412eb8 <ferror@plt+0xf618>  // b.none
  412e30:	sub	x0, x0, #0x40
  412e34:	mov	w2, #0x5                   	// #5
  412e38:	cmp	x0, #0xbf
  412e3c:	b.hi	412ec8 <ferror@plt+0xf628>  // b.pmore
  412e40:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  412e44:	add	x1, x1, #0x4bd
  412e48:	mov	x0, #0x0                   	// #0
  412e4c:	bl	403700 <dcgettext@plt>
  412e50:	bl	4037a0 <printf@plt>
  412e54:	b	411178 <ferror@plt+0xd8d8>
  412e58:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412e5c:	add	x0, x0, #0x45f
  412e60:	bl	4037a0 <printf@plt>
  412e64:	b	411178 <ferror@plt+0xd8d8>
  412e68:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412e6c:	add	x0, x0, #0x468
  412e70:	bl	4037a0 <printf@plt>
  412e74:	b	411178 <ferror@plt+0xd8d8>
  412e78:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412e7c:	add	x0, x0, #0x472
  412e80:	bl	4037a0 <printf@plt>
  412e84:	b	411178 <ferror@plt+0xd8d8>
  412e88:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412e8c:	add	x0, x0, #0x47b
  412e90:	bl	4037a0 <printf@plt>
  412e94:	b	411178 <ferror@plt+0xd8d8>
  412e98:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412e9c:	add	x0, x0, #0x489
  412ea0:	bl	4037a0 <printf@plt>
  412ea4:	b	411178 <ferror@plt+0xd8d8>
  412ea8:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412eac:	add	x0, x0, #0x499
  412eb0:	bl	4037a0 <printf@plt>
  412eb4:	b	411178 <ferror@plt+0xd8d8>
  412eb8:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412ebc:	add	x0, x0, #0x4a5
  412ec0:	bl	4037a0 <printf@plt>
  412ec4:	b	411178 <ferror@plt+0xd8d8>
  412ec8:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  412ecc:	add	x1, x1, #0x4cc
  412ed0:	mov	x0, #0x0                   	// #0
  412ed4:	bl	403700 <dcgettext@plt>
  412ed8:	bl	4037a0 <printf@plt>
  412edc:	b	411178 <ferror@plt+0xd8d8>
  412ee0:	mov	w0, #0x9                   	// #9
  412ee4:	bl	403800 <putchar@plt>
  412ee8:	ldr	x0, [sp, #224]
  412eec:	cmp	x0, #0x1
  412ef0:	b.eq	412f34 <ferror@plt+0xf694>  // b.none
  412ef4:	b.ls	412f24 <ferror@plt+0xf684>  // b.plast
  412ef8:	cmp	x0, #0xff
  412efc:	b.eq	412f08 <ferror@plt+0xf668>  // b.none
  412f00:	cmn	x0, #0x1
  412f04:	b.ne	411178 <ferror@plt+0xd8d8>  // b.any
  412f08:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  412f0c:	add	x1, x1, #0x4e1
  412f10:	mov	w2, #0x5                   	// #5
  412f14:	mov	x0, #0x0                   	// #0
  412f18:	bl	403700 <dcgettext@plt>
  412f1c:	bl	4037a0 <printf@plt>
  412f20:	b	411178 <ferror@plt+0xd8d8>
  412f24:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412f28:	add	x0, x0, #0x4ed
  412f2c:	bl	4037a0 <printf@plt>
  412f30:	b	411178 <ferror@plt+0xd8d8>
  412f34:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  412f38:	add	x0, x0, #0x4f9
  412f3c:	bl	4037a0 <printf@plt>
  412f40:	b	411178 <ferror@plt+0xd8d8>
  412f44:	mov	w0, #0x9                   	// #9
  412f48:	bl	403800 <putchar@plt>
  412f4c:	ldr	x0, [sp, #224]
  412f50:	sub	x0, x0, #0x1
  412f54:	cmp	x0, #0x4
  412f58:	b.hi	412ff8 <ferror@plt+0xf758>  // b.pmore
  412f5c:	cmp	w0, #0x4
  412f60:	b.hi	412ff8 <ferror@plt+0xf758>  // b.pmore
  412f64:	adrp	x1, 43a000 <warn@@Base+0xbff8>
  412f68:	mov	w2, #0x5                   	// #5
  412f6c:	add	x1, x1, #0x694
  412f70:	ldrb	w0, [x1, w0, uxtw]
  412f74:	adr	x1, 412f80 <ferror@plt+0xf6e0>
  412f78:	add	x0, x1, w0, sxtb #2
  412f7c:	br	x0
  412f80:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  412f84:	add	x1, x1, #0x677
  412f88:	mov	x0, #0x0                   	// #0
  412f8c:	bl	403700 <dcgettext@plt>
  412f90:	bl	4037a0 <printf@plt>
  412f94:	b	411178 <ferror@plt+0xd8d8>
  412f98:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  412f9c:	add	x1, x1, #0x508
  412fa0:	mov	x0, #0x0                   	// #0
  412fa4:	bl	403700 <dcgettext@plt>
  412fa8:	bl	4037a0 <printf@plt>
  412fac:	b	411178 <ferror@plt+0xd8d8>
  412fb0:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  412fb4:	add	x1, x1, #0x51c
  412fb8:	mov	x0, #0x0                   	// #0
  412fbc:	bl	403700 <dcgettext@plt>
  412fc0:	bl	4037a0 <printf@plt>
  412fc4:	b	411178 <ferror@plt+0xd8d8>
  412fc8:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  412fcc:	add	x1, x1, #0x531
  412fd0:	mov	x0, #0x0                   	// #0
  412fd4:	bl	403700 <dcgettext@plt>
  412fd8:	bl	4037a0 <printf@plt>
  412fdc:	b	411178 <ferror@plt+0xd8d8>
  412fe0:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  412fe4:	add	x1, x1, #0x544
  412fe8:	mov	x0, #0x0                   	// #0
  412fec:	bl	403700 <dcgettext@plt>
  412ff0:	bl	4037a0 <printf@plt>
  412ff4:	b	411178 <ferror@plt+0xd8d8>
  412ff8:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  412ffc:	add	x1, x1, #0x558
  413000:	mov	w2, #0x5                   	// #5
  413004:	mov	x0, #0x0                   	// #0
  413008:	bl	403700 <dcgettext@plt>
  41300c:	bl	4037a0 <printf@plt>
  413010:	b	411178 <ferror@plt+0xd8d8>
  413014:	mov	w0, #0x9                   	// #9
  413018:	bl	403800 <putchar@plt>
  41301c:	ldr	x0, [sp, #224]
  413020:	mov	w2, #0x5                   	// #5
  413024:	cmp	x0, #0x1
  413028:	b.eq	41304c <ferror@plt+0xf7ac>  // b.none
  41302c:	cmp	x0, #0x2
  413030:	b.eq	413064 <ferror@plt+0xf7c4>  // b.none
  413034:	cbnz	x0, 41307c <ferror@plt+0xf7dc>
  413038:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  41303c:	add	x1, x1, #0x567
  413040:	bl	403700 <dcgettext@plt>
  413044:	bl	4037a0 <printf@plt>
  413048:	b	411178 <ferror@plt+0xd8d8>
  41304c:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  413050:	add	x1, x1, #0x56c
  413054:	mov	x0, #0x0                   	// #0
  413058:	bl	403700 <dcgettext@plt>
  41305c:	bl	4037a0 <printf@plt>
  413060:	b	411178 <ferror@plt+0xd8d8>
  413064:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  413068:	add	x1, x1, #0x577
  41306c:	mov	x0, #0x0                   	// #0
  413070:	bl	403700 <dcgettext@plt>
  413074:	bl	4037a0 <printf@plt>
  413078:	b	411178 <ferror@plt+0xd8d8>
  41307c:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  413080:	add	x1, x1, #0x558
  413084:	mov	x0, #0x0                   	// #0
  413088:	bl	403700 <dcgettext@plt>
  41308c:	bl	4037a0 <printf@plt>
  413090:	b	411178 <ferror@plt+0xd8d8>
  413094:	mov	w0, #0x9                   	// #9
  413098:	bl	403800 <putchar@plt>
  41309c:	ldr	x21, [sp, #224]
  4130a0:	cbnz	x21, 4130b4 <ferror@plt+0xf814>
  4130a4:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  4130a8:	add	x0, x0, #0x586
  4130ac:	bl	4037a0 <printf@plt>
  4130b0:	b	411178 <ferror@plt+0xd8d8>
  4130b4:	cmp	x22, #0x4
  4130b8:	b.hi	4130f8 <ferror@plt+0xf858>  // b.pmore
  4130bc:	cmp	x22, #0x2
  4130c0:	b.ls	413104 <ferror@plt+0xf864>  // b.plast
  4130c4:	sub	x22, x19, x21
  4130c8:	cmp	x21, #0x1
  4130cc:	b.hi	41312c <ferror@plt+0xf88c>  // b.pmore
  4130d0:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  4130d4:	add	x0, x0, #0x590
  4130d8:	bl	403450 <puts@plt>
  4130dc:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  4130e0:	add	x1, x1, #0x5c7
  4130e4:	mov	w2, #0x5                   	// #5
  4130e8:	mov	x0, #0x0                   	// #0
  4130ec:	bl	403700 <dcgettext@plt>
  4130f0:	bl	42e008 <warn@@Base>
  4130f4:	b	411178 <ferror@plt+0xd8d8>
  4130f8:	sub	x22, x22, #0x9
  4130fc:	cmp	x22, #0x1
  413100:	b.ls	4130c4 <ferror@plt+0xf824>  // b.plast
  413104:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  413108:	add	x0, x0, #0x590
  41310c:	bl	403450 <puts@plt>
  413110:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  413114:	add	x1, x1, #0x59a
  413118:	mov	w2, #0x5                   	// #5
  41311c:	mov	x0, #0x0                   	// #0
  413120:	bl	403700 <dcgettext@plt>
  413124:	bl	42e008 <warn@@Base>
  413128:	b	411178 <ferror@plt+0xd8d8>
  41312c:	ldr	w0, [sp, #180]
  413130:	sub	w1, w0, #0x1
  413134:	cmp	w1, #0xff
  413138:	b.hi	4131c4 <ferror@plt+0xf924>  // b.pmore
  41313c:	adrp	x0, 459000 <_bfd_std_section+0x120>
  413140:	add	x0, x0, #0x4f8
  413144:	add	x0, x0, #0x618
  413148:	ldr	w23, [x0, w1, sxtw #2]
  41314c:	adrp	x25, 436000 <warn@@Base+0x7ff8>
  413150:	adrp	x26, 436000 <warn@@Base+0x7ff8>
  413154:	add	x25, x25, #0x5fe
  413158:	add	x26, x26, #0x62c
  41315c:	mov	w0, #0x28                  	// #40
  413160:	bl	403800 <putchar@plt>
  413164:	add	x24, x22, #0x1
  413168:	cmp	x20, x24
  41316c:	b.hi	4131cc <ferror@plt+0xf92c>  // b.pmore
  413170:	subs	x1, x20, x22
  413174:	csel	w1, wzr, w1, ls  // ls = plast
  413178:	sub	w0, w1, #0x1
  41317c:	cmp	w0, #0x7
  413180:	b.hi	4131d4 <ferror@plt+0xf934>  // b.pmore
  413184:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  413188:	ldr	x2, [x0, #680]
  41318c:	mov	x0, x22
  413190:	blr	x2
  413194:	and	w22, w0, #0xff
  413198:	subs	x21, x21, #0x1
  41319c:	b.ne	4131dc <ferror@plt+0xf93c>  // b.any
  4131a0:	adrp	x3, 43b000 <warn@@Base+0xcff8>
  4131a4:	add	x3, x3, #0x928
  4131a8:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  4131ac:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  4131b0:	add	x3, x3, #0xa44
  4131b4:	add	x1, x1, #0xedd
  4131b8:	add	x0, x0, #0x5f3
  4131bc:	mov	w2, #0x811                 	// #2065
  4131c0:	b	412108 <ferror@plt+0xe868>
  4131c4:	mov	w23, #0x0                   	// #0
  4131c8:	b	41314c <ferror@plt+0xf8ac>
  4131cc:	mov	w1, #0x1                   	// #1
  4131d0:	b	413178 <ferror@plt+0xf8d8>
  4131d4:	mov	w22, #0x0                   	// #0
  4131d8:	b	413198 <ferror@plt+0xf8f8>
  4131dc:	cbz	w22, 413214 <ferror@plt+0xf974>
  4131e0:	cmp	w22, #0x1
  4131e4:	b.eq	413284 <ferror@plt+0xf9e4>  // b.none
  4131e8:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  4131ec:	add	x0, x0, #0x590
  4131f0:	bl	403450 <puts@plt>
  4131f4:	mov	w2, #0x5                   	// #5
  4131f8:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  4131fc:	mov	x0, #0x0                   	// #0
  413200:	add	x1, x1, #0x633
  413204:	bl	403700 <dcgettext@plt>
  413208:	mov	w1, w22
  41320c:	bl	42e008 <warn@@Base>
  413210:	b	411178 <ferror@plt+0xd8d8>
  413214:	mov	x0, x25
  413218:	bl	4037a0 <printf@plt>
  41321c:	mov	x0, x24
  413220:	mov	w3, w23
  413224:	mov	x2, x20
  413228:	add	x1, sp, #0x100
  41322c:	bl	40de5c <ferror@plt+0xa5bc>
  413230:	ldr	w0, [sp, #256]
  413234:	mov	w22, w0
  413238:	cmp	x21, w0, uxtw
  41323c:	b.cc	413244 <ferror@plt+0xf9a4>  // b.lo, b.ul, b.last
  413240:	cbnz	w0, 413268 <ferror@plt+0xf9c8>
  413244:	adrp	x3, 43b000 <warn@@Base+0xcff8>
  413248:	add	x3, x3, #0x928
  41324c:	add	x3, x3, #0xa44
  413250:	mov	w2, #0x817                 	// #2071
  413254:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  413258:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  41325c:	add	x1, x1, #0xedd
  413260:	add	x0, x0, #0x605
  413264:	b	412108 <ferror@plt+0xe868>
  413268:	sub	x21, x21, x22
  41326c:	add	x22, x24, x22
  413270:	cbz	x21, 413464 <ferror@plt+0xfbc4>
  413274:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  413278:	add	x0, x0, #0x2ab
  41327c:	bl	4037a0 <printf@plt>
  413280:	b	413164 <ferror@plt+0xf8c4>
  413284:	mov	x0, x26
  413288:	bl	4037a0 <printf@plt>
  41328c:	mov	x0, x24
  413290:	mov	w3, w23
  413294:	mov	x2, x20
  413298:	add	x1, sp, #0x100
  41329c:	bl	40de5c <ferror@plt+0xa5bc>
  4132a0:	ldr	w0, [sp, #256]
  4132a4:	mov	w22, w0
  4132a8:	cmp	x21, w0, uxtw
  4132ac:	b.cc	4132b4 <ferror@plt+0xfa14>  // b.lo, b.ul, b.last
  4132b0:	cbnz	w0, 4132c8 <ferror@plt+0xfa28>
  4132b4:	adrp	x3, 43b000 <warn@@Base+0xcff8>
  4132b8:	add	x3, x3, #0x928
  4132bc:	add	x3, x3, #0xa44
  4132c0:	mov	w2, #0x81f                 	// #2079
  4132c4:	b	413254 <ferror@plt+0xf9b4>
  4132c8:	sub	x21, x21, x22
  4132cc:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  4132d0:	add	x22, x24, x22
  4132d4:	add	x0, x0, #0x1e1
  4132d8:	bl	4037a0 <printf@plt>
  4132dc:	add	x1, sp, #0x100
  4132e0:	mov	x0, x22
  4132e4:	mov	w3, w23
  4132e8:	mov	x2, x20
  4132ec:	bl	40de5c <ferror@plt+0xa5bc>
  4132f0:	ldr	w0, [sp, #256]
  4132f4:	mov	w1, w0
  4132f8:	cmp	x21, w0, uxtw
  4132fc:	b.cc	413304 <ferror@plt+0xfa64>  // b.lo, b.ul, b.last
  413300:	cbnz	w0, 413318 <ferror@plt+0xfa78>
  413304:	adrp	x3, 43b000 <warn@@Base+0xcff8>
  413308:	add	x3, x3, #0x928
  41330c:	add	x3, x3, #0xa44
  413310:	mov	w2, #0x825                 	// #2085
  413314:	b	413254 <ferror@plt+0xf9b4>
  413318:	sub	x21, x21, x1
  41331c:	add	x22, x22, x1
  413320:	b	413270 <ferror@plt+0xf9d0>
  413324:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  413328:	add	x0, x0, #0x66c
  41332c:	bl	4037a0 <printf@plt>
  413330:	b	411178 <ferror@plt+0xd8d8>
  413334:	adrp	x0, 459000 <_bfd_std_section+0x120>
  413338:	mov	w1, #0x1                   	// #1
  41333c:	str	w1, [x0, #2820]
  413340:	b	41241c <ferror@plt+0xeb7c>
  413344:	cmp	x22, #0x20
  413348:	mov	x0, #0x1f20                	// #7968
  41334c:	ccmp	x22, x0, #0x4, ne  // ne = any
  413350:	b.eq	411178 <ferror@plt+0xd8d8>  // b.none
  413354:	sub	x0, x22, #0x11
  413358:	cmp	x0, #0x2
  41335c:	ccmp	x22, #0x15, #0x4, hi  // hi = pmore
  413360:	b.ne	413374 <ferror@plt+0xfad4>  // b.any
  413364:	ldr	x0, [sp, #160]
  413368:	ldr	x6, [sp, #224]
  41336c:	add	x6, x6, x0
  413370:	str	x6, [sp, #224]
  413374:	ldr	x1, [sp, #352]
  413378:	ldr	x0, [sp, #224]
  41337c:	ldr	x1, [x1, #48]
  413380:	cmp	x1, x0
  413384:	b.hi	4133cc <ferror@plt+0xfb2c>  // b.pmore
  413388:	mov	w2, #0x5                   	// #5
  41338c:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  413390:	mov	x0, #0x0                   	// #0
  413394:	add	x1, x1, #0x6b2
  413398:	bl	403700 <dcgettext@plt>
  41339c:	mov	x20, x0
  4133a0:	ldr	x1, [sp, #224]
  4133a4:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  4133a8:	add	x0, x0, #0xda5
  4133ac:	bl	40a72c <ferror@plt+0x6e8c>
  4133b0:	ldr	x1, [sp, #352]
  4133b4:	ldr	x2, [x1, #32]
  4133b8:	mov	x1, x0
  4133bc:	mov	x0, x20
  4133c0:	sub	x2, x21, x2
  4133c4:	bl	42e008 <warn@@Base>
  4133c8:	b	411178 <ferror@plt+0xd8d8>
  4133cc:	ldr	x1, [sp, #352]
  4133d0:	add	x4, sp, #0x100
  4133d4:	add	x3, sp, #0xf8
  4133d8:	mov	w2, #0x0                   	// #0
  4133dc:	ldr	x5, [x1, #32]
  4133e0:	mov	x1, x20
  4133e4:	add	x0, x5, x0
  4133e8:	bl	40da44 <ferror@plt+0xa1a4>
  4133ec:	mov	x20, x0
  4133f0:	ldr	w0, [sp, #256]
  4133f4:	bl	40c10c <ferror@plt+0x886c>
  4133f8:	mov	w2, #0x5                   	// #5
  4133fc:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  413400:	mov	x0, #0x0                   	// #0
  413404:	add	x1, x1, #0x709
  413408:	bl	403700 <dcgettext@plt>
  41340c:	mov	x1, x20
  413410:	bl	4037a0 <printf@plt>
  413414:	cmp	x22, #0x10
  413418:	b.eq	413428 <ferror@plt+0xfb88>  // b.none
  41341c:	adrp	x0, 459000 <_bfd_std_section+0x120>
  413420:	ldr	x1, [x0, #1368]
  413424:	cbnz	x1, 413434 <ferror@plt+0xfb94>
  413428:	mov	w0, #0x5d                  	// #93
  41342c:	bl	403800 <putchar@plt>
  413430:	b	411178 <ferror@plt+0xd8d8>
  413434:	ldr	x0, [x1]
  413438:	cmp	x0, x20
  41343c:	b.eq	413448 <ferror@plt+0xfba8>  // b.none
  413440:	ldr	x1, [x1, #40]
  413444:	b	413424 <ferror@plt+0xfb84>
  413448:	ldr	x0, [x1, #8]
  41344c:	bl	40c3f0 <ferror@plt+0x8b50>
  413450:	mov	x1, x0
  413454:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  413458:	add	x0, x0, #0x2c7
  41345c:	bl	4037a0 <printf@plt>
  413460:	b	413428 <ferror@plt+0xfb88>
  413464:	cbnz	w23, 413324 <ferror@plt+0xfa84>
  413468:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  41346c:	add	x0, x0, #0x676
  413470:	bl	4037a0 <printf@plt>
  413474:	b	411178 <ferror@plt+0xd8d8>
  413478:	cmp	x1, #0x21
  41347c:	b.hi	411790 <ferror@plt+0xdef0>  // b.pmore
  413480:	mov	x19, x4
  413484:	b	411600 <ferror@plt+0xdd60>
  413488:	sub	sp, sp, #0x190
  41348c:	stp	x29, x30, [sp, #64]
  413490:	add	x29, sp, #0x40
  413494:	str	x0, [sp, #184]
  413498:	ldr	x0, [x0, #32]
  41349c:	str	x0, [sp, #192]
  4134a0:	ldr	x0, [sp, #184]
  4134a4:	stp	x19, x20, [sp, #80]
  4134a8:	mov	w20, w3
  4134ac:	stp	x21, x22, [sp, #96]
  4134b0:	mov	x21, x1
  4134b4:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  4134b8:	ldr	x19, [x0, #48]
  4134bc:	stp	x23, x24, [sp, #112]
  4134c0:	ldr	w1, [x1, #632]
  4134c4:	ldr	x0, [sp, #192]
  4134c8:	stp	x25, x26, [sp, #128]
  4134cc:	mov	w22, w2
  4134d0:	add	x19, x0, x19
  4134d4:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  4134d8:	stp	x27, x28, [sp, #144]
  4134dc:	ldr	w0, [x0, #596]
  4134e0:	str	w4, [sp, #212]
  4134e4:	orr	w0, w0, w1
  4134e8:	orr	w0, w0, w3
  4134ec:	cbz	w0, 413784 <ferror@plt+0xfee4>
  4134f0:	adrp	x23, 459000 <_bfd_std_section+0x120>
  4134f4:	add	x23, x23, #0x4f8
  4134f8:	str	wzr, [sp, #176]
  4134fc:	mov	w1, w4
  413500:	ldr	w0, [x23, #40]
  413504:	orr	w0, w1, w0
  413508:	cbz	w0, 413710 <ferror@plt+0xfe70>
  41350c:	cbnz	w20, 413558 <ferror@plt+0xfcb8>
  413510:	mov	x1, x21
  413514:	mov	w0, #0xa                   	// #10
  413518:	bl	40c038 <ferror@plt+0x8798>
  41351c:	mov	x1, x21
  413520:	mov	w0, #0xb                   	// #11
  413524:	bl	40c038 <ferror@plt+0x8798>
  413528:	mov	x1, x21
  41352c:	mov	w0, #0x22                  	// #34
  413530:	bl	40c038 <ferror@plt+0x8798>
  413534:	mov	x1, x21
  413538:	mov	w0, #0x23                  	// #35
  41353c:	bl	40c038 <ferror@plt+0x8798>
  413540:	mov	x1, x21
  413544:	mov	w0, #0x24                  	// #36
  413548:	bl	40c038 <ferror@plt+0x8798>
  41354c:	mov	x1, x21
  413550:	mov	w0, #0x25                  	// #37
  413554:	bl	40c038 <ferror@plt+0x8798>
  413558:	mov	x1, x21
  41355c:	mov	w0, w22
  413560:	mov	w23, w22
  413564:	bl	40c038 <ferror@plt+0x8798>
  413568:	mov	x0, #0x70                  	// #112
  41356c:	adrp	x21, 457000 <memcpy@GLIBC_2.17>
  413570:	add	x21, x21, #0xbf0
  413574:	mul	x23, x23, x0
  413578:	add	x0, x21, x23
  41357c:	ldr	x0, [x0, #32]
  413580:	cbnz	x0, 41378c <ferror@plt+0xfeec>
  413584:	mov	w2, #0x5                   	// #5
  413588:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  41358c:	add	x1, x1, #0x7e5
  413590:	bl	403700 <dcgettext@plt>
  413594:	ldr	x1, [x21, x23]
  413598:	bl	42e008 <warn@@Base>
  41359c:	b	4136a0 <ferror@plt+0xfe00>
  4135a0:	add	x2, x27, #0x4
  4135a4:	cmp	x2, x19
  4135a8:	b.cc	413640 <ferror@plt+0xfda0>  // b.lo, b.ul, b.last
  4135ac:	sub	x0, x19, x27
  4135b0:	mov	x26, #0x0                   	// #0
  4135b4:	mov	w1, w0
  4135b8:	sub	w0, w0, #0x1
  4135bc:	cmp	w0, #0x7
  4135c0:	b.hi	4136c8 <ferror@plt+0xfe28>  // b.pmore
  4135c4:	ldr	x3, [x28]
  4135c8:	mov	x0, x27
  4135cc:	str	x2, [sp, #168]
  4135d0:	blr	x3
  4135d4:	mov	x26, x0
  4135d8:	cmp	x0, x24
  4135dc:	ldr	x2, [sp, #168]
  4135e0:	b.ne	413658 <ferror@plt+0xfdb8>  // b.any
  4135e4:	add	x0, x27, #0xc
  4135e8:	cmp	x19, x0
  4135ec:	b.hi	413648 <ferror@plt+0xfda8>  // b.pmore
  4135f0:	sub	x1, x19, x2
  4135f4:	cmp	x2, x19
  4135f8:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  4135fc:	sub	w0, w1, #0x1
  413600:	cmp	w0, #0x7
  413604:	b.hi	413650 <ferror@plt+0xfdb0>  // b.pmore
  413608:	ldr	x3, [x28]
  41360c:	mov	x0, x2
  413610:	blr	x3
  413614:	mov	x26, x0
  413618:	add	x0, x26, #0xc
  41361c:	add	x27, x27, x0
  413620:	cmp	x26, #0x0
  413624:	ldr	x0, [sp, #192]
  413628:	ccmp	x27, x0, #0x0, gt
  41362c:	b.cs	4136d0 <ferror@plt+0xfe30>  // b.hs, b.nlast
  413630:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  413634:	mov	w2, #0x5                   	// #5
  413638:	add	x1, x1, #0x75e
  41363c:	b	413670 <ferror@plt+0xfdd0>
  413640:	mov	w1, #0x4                   	// #4
  413644:	b	4135c4 <ferror@plt+0xfd24>
  413648:	mov	w1, #0x8                   	// #8
  41364c:	b	4135fc <ferror@plt+0xfd5c>
  413650:	mov	x26, #0x0                   	// #0
  413654:	b	413618 <ferror@plt+0xfd78>
  413658:	add	x0, x0, x25
  41365c:	cmp	x0, #0xe
  413660:	b.hi	4136c8 <ferror@plt+0xfe28>  // b.pmore
  413664:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  413668:	add	x1, x1, #0x72c
  41366c:	mov	w2, #0x5                   	// #5
  413670:	mov	x0, #0x0                   	// #0
  413674:	bl	403700 <dcgettext@plt>
  413678:	mov	x1, x26
  41367c:	mov	x19, x0
  413680:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  413684:	add	x0, x0, #0xda5
  413688:	bl	40a72c <ferror@plt+0x6e8c>
  41368c:	ldr	x1, [sp, #184]
  413690:	ldr	x2, [x1, #16]
  413694:	mov	x1, x0
  413698:	mov	x0, x19
  41369c:	bl	42e008 <warn@@Base>
  4136a0:	mov	w20, #0x0                   	// #0
  4136a4:	mov	w0, w20
  4136a8:	ldp	x29, x30, [sp, #64]
  4136ac:	ldp	x19, x20, [sp, #80]
  4136b0:	ldp	x21, x22, [sp, #96]
  4136b4:	ldp	x23, x24, [sp, #112]
  4136b8:	ldp	x25, x26, [sp, #128]
  4136bc:	ldp	x27, x28, [sp, #144]
  4136c0:	add	sp, sp, #0x190
  4136c4:	ret
  4136c8:	add	x0, x26, #0x4
  4136cc:	b	41361c <ferror@plt+0xfd7c>
  4136d0:	ldr	w0, [sp, #176]
  4136d4:	add	w0, w0, #0x1
  4136d8:	str	w0, [sp, #176]
  4136dc:	cmp	x27, x19
  4136e0:	b.cc	4135a0 <ferror@plt+0xfd00>  // b.lo, b.ul, b.last
  4136e4:	ldr	w0, [sp, #176]
  4136e8:	cbnz	w0, 41372c <ferror@plt+0xfe8c>
  4136ec:	mov	w2, #0x5                   	// #5
  4136f0:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  4136f4:	mov	x0, #0x0                   	// #0
  4136f8:	add	x1, x1, #0x78e
  4136fc:	bl	403700 <dcgettext@plt>
  413700:	ldr	x1, [sp, #184]
  413704:	ldr	x1, [x1, #16]
  413708:	bl	42db14 <error@@Base>
  41370c:	b	4136a0 <ferror@plt+0xfe00>
  413710:	mov	x25, #0xffffffffffff0010    	// #-65520
  413714:	adrp	x28, 45c000 <_bfd_std_section+0x3120>
  413718:	mov	x24, #0xffffffff            	// #4294967295
  41371c:	add	x28, x28, #0x2a8
  413720:	movk	x25, #0x0, lsl #16
  413724:	ldr	x27, [sp, #192]
  413728:	b	4136dc <ferror@plt+0xfe3c>
  41372c:	ldr	w0, [sp, #176]
  413730:	mov	x1, #0x68                  	// #104
  413734:	bl	41102c <ferror@plt+0xd78c>
  413738:	str	x0, [x23, #48]
  41373c:	cbnz	x0, 413764 <ferror@plt+0xfec4>
  413740:	mov	w2, #0x5                   	// #5
  413744:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  413748:	add	x1, x1, #0x7ad
  41374c:	bl	403700 <dcgettext@plt>
  413750:	ldr	w1, [sp, #176]
  413754:	bl	42db14 <error@@Base>
  413758:	str	wzr, [x23, #40]
  41375c:	str	wzr, [x23, #2584]
  413760:	b	4136a0 <ferror@plt+0xfe00>
  413764:	ldr	w1, [sp, #176]
  413768:	mov	w2, #0x68                  	// #104
  41376c:	umull	x2, w1, w2
  413770:	mov	w1, #0x0                   	// #0
  413774:	bl	403280 <memset@plt>
  413778:	ldr	w0, [sp, #176]
  41377c:	str	w0, [x23, #2584]
  413780:	b	41350c <ferror@plt+0xfc6c>
  413784:	str	wzr, [sp, #176]
  413788:	b	413510 <ferror@plt+0xfc70>
  41378c:	cbnz	w20, 4137a4 <ferror@plt+0xff04>
  413790:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  413794:	ldr	x0, [x0, #664]
  413798:	cbnz	x0, 4137a4 <ferror@plt+0xff04>
  41379c:	ldr	x0, [sp, #184]
  4137a0:	bl	40cc20 <ferror@plt+0x9380>
  4137a4:	mov	x2, #0x70                  	// #112
  4137a8:	str	wzr, [sp, #216]
  4137ac:	ldr	x0, [sp, #192]
  4137b0:	str	x0, [sp, #168]
  4137b4:	madd	x0, x22, x2, x21
  4137b8:	str	x0, [sp, #224]
  4137bc:	ldr	x0, [sp, #168]
  4137c0:	cmp	x0, x19
  4137c4:	b.cs	413f6c <ferror@plt+0x106cc>  // b.hs, b.nlast
  4137c8:	ldr	x0, [sp, #168]
  4137cc:	stp	xzr, xzr, [sp, #320]
  4137d0:	add	x22, x0, #0x4
  4137d4:	cmp	x22, x19
  4137d8:	b.cc	413858 <ferror@plt+0xffb8>  // b.lo, b.ul, b.last
  4137dc:	sub	x0, x19, x0
  4137e0:	mov	w1, w0
  4137e4:	sub	w0, w0, #0x1
  4137e8:	cmp	w0, #0x7
  4137ec:	b.hi	413868 <ferror@plt+0xffc8>  // b.pmore
  4137f0:	adrp	x24, 45c000 <_bfd_std_section+0x3120>
  4137f4:	ldr	x0, [sp, #168]
  4137f8:	ldr	x2, [x24, #680]
  4137fc:	blr	x2
  413800:	mov	x23, x0
  413804:	mov	x0, #0xffffffff            	// #4294967295
  413808:	cmp	x23, x0
  41380c:	b.ne	41386c <ferror@plt+0xffcc>  // b.any
  413810:	ldr	x0, [sp, #168]
  413814:	add	x21, x0, #0xc
  413818:	cmp	x21, x19
  41381c:	b.cc	413860 <ferror@plt+0xffc0>  // b.lo, b.ul, b.last
  413820:	sub	x1, x19, x22
  413824:	cmp	x22, x19
  413828:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41382c:	sub	w0, w1, #0x1
  413830:	cmp	w0, #0x7
  413834:	b.hi	413af8 <ferror@plt+0x10258>  // b.pmore
  413838:	ldr	x2, [x24, #680]
  41383c:	mov	x0, x22
  413840:	mov	x22, x21
  413844:	blr	x2
  413848:	mov	x23, x0
  41384c:	mov	w24, #0xc                   	// #12
  413850:	mov	w25, #0x8                   	// #8
  413854:	b	413874 <ferror@plt+0xffd4>
  413858:	mov	w1, #0x4                   	// #4
  41385c:	b	4137f0 <ferror@plt+0xff50>
  413860:	mov	w1, #0x8                   	// #8
  413864:	b	41382c <ferror@plt+0xff8c>
  413868:	mov	x23, #0x0                   	// #0
  41386c:	mov	w24, #0x4                   	// #4
  413870:	mov	w25, w24
  413874:	add	x26, x22, #0x2
  413878:	cmp	x26, x19
  41387c:	b.cc	413b04 <ferror@plt+0x10264>  // b.lo, b.ul, b.last
  413880:	sub	x1, x19, x22
  413884:	cmp	x22, x19
  413888:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41388c:	sub	w0, w1, #0x1
  413890:	cmp	w0, #0x7
  413894:	b.hi	413b0c <ferror@plt+0x1026c>  // b.pmore
  413898:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41389c:	ldr	x2, [x0, #680]
  4138a0:	mov	x0, x22
  4138a4:	blr	x2
  4138a8:	and	w0, w0, #0xffff
  4138ac:	str	w0, [sp, #208]
  4138b0:	ldr	x0, [sp, #168]
  4138b4:	adrp	x21, 459000 <_bfd_std_section+0x120>
  4138b8:	ldr	x1, [sp, #192]
  4138bc:	add	x21, x21, #0x4f8
  4138c0:	sub	x0, x0, x1
  4138c4:	str	x0, [sp, #200]
  4138c8:	ldr	w0, [sp, #212]
  4138cc:	cbz	w0, 413b14 <ferror@plt+0x10274>
  4138d0:	ldr	w0, [x21, #2600]
  4138d4:	mov	x1, #0x2                   	// #2
  4138d8:	ldr	x28, [x21, #2592]
  4138dc:	cbnz	w0, 413b24 <ferror@plt+0x10284>
  4138e0:	mov	x28, #0x0                   	// #0
  4138e4:	ldr	w0, [sp, #208]
  4138e8:	cmp	w0, #0x4
  4138ec:	b.ls	413b5c <ferror@plt+0x102bc>  // b.plast
  4138f0:	add	x27, x22, #0x3
  4138f4:	cmp	x27, x19
  4138f8:	b.cc	413b44 <ferror@plt+0x102a4>  // b.lo, b.ul, b.last
  4138fc:	sub	x1, x19, x26
  413900:	cmp	x26, x19
  413904:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  413908:	sub	w0, w1, #0x1
  41390c:	cmp	w0, #0x7
  413910:	b.hi	413b4c <ferror@plt+0x102ac>  // b.pmore
  413914:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  413918:	ldr	x2, [x0, #680]
  41391c:	mov	x0, x26
  413920:	blr	x2
  413924:	str	w0, [sp, #220]
  413928:	ldr	w0, [sp, #220]
  41392c:	add	x26, x22, #0x4
  413930:	cmp	w0, #0x2
  413934:	cset	w0, eq  // eq = none
  413938:	str	w0, [sp, #212]
  41393c:	cmp	x26, x19
  413940:	b.cc	413b54 <ferror@plt+0x102b4>  // b.lo, b.ul, b.last
  413944:	sub	x1, x19, x27
  413948:	cmp	x27, x19
  41394c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  413950:	sub	w0, w1, #0x1
  413954:	cmp	w0, #0x7
  413958:	b.hi	413b6c <ferror@plt+0x102cc>  // b.pmore
  41395c:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  413960:	ldr	x2, [x0, #680]
  413964:	mov	x0, x27
  413968:	blr	x2
  41396c:	and	w0, w0, #0xff
  413970:	str	w0, [sp, #180]
  413974:	mov	w0, w25
  413978:	str	x0, [sp, #248]
  41397c:	add	x2, x26, w25, uxtw
  413980:	cmp	x2, x19
  413984:	b.cc	413b74 <ferror@plt+0x102d4>  // b.lo, b.ul, b.last
  413988:	sub	x1, x19, x26
  41398c:	cmp	x26, x19
  413990:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  413994:	sub	w0, w1, #0x1
  413998:	cmp	w0, #0x7
  41399c:	b.hi	413b7c <ferror@plt+0x102dc>  // b.pmore
  4139a0:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  4139a4:	str	x2, [sp, #232]
  4139a8:	ldr	x3, [x0, #680]
  4139ac:	mov	x0, x26
  4139b0:	blr	x3
  4139b4:	mov	x27, x0
  4139b8:	ldr	x2, [sp, #232]
  4139bc:	cbnz	x28, 413b84 <ferror@plt+0x102e4>
  4139c0:	ldr	x0, [sp, #224]
  4139c4:	str	xzr, [sp, #232]
  4139c8:	ldr	x26, [x0, #48]
  4139cc:	ldr	w0, [sp, #208]
  4139d0:	cmp	w0, #0x4
  4139d4:	b.hi	413b9c <ferror@plt+0x102fc>  // b.pmore
  4139d8:	add	x22, x2, #0x1
  4139dc:	cmp	x22, x19
  4139e0:	b.cc	413b94 <ferror@plt+0x102f4>  // b.lo, b.ul, b.last
  4139e4:	sub	x1, x19, x2
  4139e8:	cmp	x2, x19
  4139ec:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  4139f0:	sub	w0, w1, #0x1
  4139f4:	cmp	w0, #0x7
  4139f8:	b.hi	413ba4 <ferror@plt+0x10304>  // b.pmore
  4139fc:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  413a00:	ldr	x3, [x0, #680]
  413a04:	mov	x0, x2
  413a08:	blr	x3
  413a0c:	and	w0, w0, #0xff
  413a10:	str	w0, [sp, #180]
  413a14:	ldr	w0, [sp, #180]
  413a18:	sub	w0, w0, #0x2
  413a1c:	and	w0, w0, #0xff
  413a20:	cmp	w0, #0x6
  413a24:	b.ls	413a50 <ferror@plt+0x101b0>  // b.plast
  413a28:	mov	w2, #0x5                   	// #5
  413a2c:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  413a30:	mov	x0, #0x0                   	// #0
  413a34:	add	x1, x1, #0x803
  413a38:	bl	403700 <dcgettext@plt>
  413a3c:	ldr	w1, [sp, #180]
  413a40:	mov	w2, w25
  413a44:	bl	42e008 <warn@@Base>
  413a48:	and	w0, w25, #0xff
  413a4c:	str	w0, [sp, #180]
  413a50:	ldr	w0, [sp, #212]
  413a54:	cbz	w0, 413bbc <ferror@plt+0x1031c>
  413a58:	add	x3, x22, #0x8
  413a5c:	cmp	x3, x19
  413a60:	b.hi	413bac <ferror@plt+0x1030c>  // b.pmore
  413a64:	add	x2, sp, #0x148
  413a68:	add	x1, sp, #0x140
  413a6c:	mov	x0, x22
  413a70:	str	x3, [sp, #240]
  413a74:	bl	42e3a0 <warn@@Base+0x398>
  413a78:	ldr	x3, [sp, #240]
  413a7c:	mov	w0, w25
  413a80:	add	x22, x3, x0
  413a84:	cmp	x22, x19
  413a88:	b.cc	413bb4 <ferror@plt+0x10314>  // b.lo, b.ul, b.last
  413a8c:	sub	x1, x19, x3
  413a90:	cmp	x3, x19
  413a94:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  413a98:	sub	w0, w1, #0x1
  413a9c:	cmp	w0, #0x7
  413aa0:	b.hi	413bbc <ferror@plt+0x1031c>  // b.pmore
  413aa4:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  413aa8:	ldr	x2, [x0, #680]
  413aac:	mov	x0, x3
  413ab0:	blr	x2
  413ab4:	mov	x3, x0
  413ab8:	mov	w0, w24
  413abc:	str	x0, [sp, #240]
  413ac0:	ldr	x0, [sp, #200]
  413ac4:	add	x0, x23, x0
  413ac8:	add	x24, x0, w24, uxtw
  413acc:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  413ad0:	ldr	x2, [x0, #664]
  413ad4:	cmp	x24, x2
  413ad8:	b.cs	413bc4 <ferror@plt+0x10324>  // b.hs, b.nlast
  413adc:	ldr	x0, [sp, #192]
  413ae0:	add	x0, x0, x24
  413ae4:	str	x0, [sp, #168]
  413ae8:	ldr	w0, [sp, #216]
  413aec:	add	w0, w0, #0x1
  413af0:	str	w0, [sp, #216]
  413af4:	b	4137bc <ferror@plt+0xff1c>
  413af8:	mov	x22, x21
  413afc:	mov	x23, #0x0                   	// #0
  413b00:	b	41384c <ferror@plt+0xffac>
  413b04:	mov	w1, #0x2                   	// #2
  413b08:	b	41388c <ferror@plt+0xffec>
  413b0c:	str	wzr, [sp, #208]
  413b10:	b	4138b0 <ferror@plt+0x10010>
  413b14:	ldr	w0, [x21, #2616]
  413b18:	mov	x1, #0x1                   	// #1
  413b1c:	ldr	x28, [x21, #2608]
  413b20:	b	4138dc <ferror@plt+0x1003c>
  413b24:	add	x2, x28, #0x8
  413b28:	ldr	x3, [sp, #200]
  413b2c:	ldr	x2, [x2, x1, lsl #3]
  413b30:	cmp	x3, x2
  413b34:	b.eq	4138e4 <ferror@plt+0x10044>  // b.none
  413b38:	add	x28, x28, #0x88
  413b3c:	sub	w0, w0, #0x1
  413b40:	b	4138dc <ferror@plt+0x1003c>
  413b44:	mov	w1, #0x1                   	// #1
  413b48:	b	413908 <ferror@plt+0x10068>
  413b4c:	str	wzr, [sp, #220]
  413b50:	b	413928 <ferror@plt+0x10088>
  413b54:	mov	w1, #0x1                   	// #1
  413b58:	b	413950 <ferror@plt+0x100b0>
  413b5c:	mov	w0, #0x1                   	// #1
  413b60:	str	w0, [sp, #220]
  413b64:	mov	w0, #0xff                  	// #255
  413b68:	b	413970 <ferror@plt+0x100d0>
  413b6c:	str	wzr, [sp, #180]
  413b70:	b	413974 <ferror@plt+0x100d4>
  413b74:	mov	w1, w25
  413b78:	b	413994 <ferror@plt+0x100f4>
  413b7c:	mov	x27, #0x0                   	// #0
  413b80:	b	4139bc <ferror@plt+0x1011c>
  413b84:	ldr	x0, [x28, #32]
  413b88:	str	x0, [sp, #232]
  413b8c:	ldr	x26, [x28, #96]
  413b90:	b	4139cc <ferror@plt+0x1012c>
  413b94:	mov	w1, #0x1                   	// #1
  413b98:	b	4139f0 <ferror@plt+0x10150>
  413b9c:	mov	x22, x2
  413ba0:	b	413a14 <ferror@plt+0x10174>
  413ba4:	str	wzr, [sp, #180]
  413ba8:	b	413a14 <ferror@plt+0x10174>
  413bac:	stp	xzr, xzr, [sp, #320]
  413bb0:	b	413a7c <ferror@plt+0x101dc>
  413bb4:	mov	w1, w25
  413bb8:	b	413a98 <ferror@plt+0x101f8>
  413bbc:	mov	x3, #0x0                   	// #0
  413bc0:	b	413ab8 <ferror@plt+0x10218>
  413bc4:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  413bc8:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  413bcc:	ldr	w0, [x0, #596]
  413bd0:	ldr	w1, [x1, #632]
  413bd4:	orr	w0, w0, w1
  413bd8:	orr	w0, w0, w20
  413bdc:	cbnz	w0, 413ea4 <ferror@plt+0x10604>
  413be0:	cbnz	x2, 413efc <ferror@plt+0x1065c>
  413be4:	mov	w2, #0x5                   	// #5
  413be8:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  413bec:	mov	x0, #0x0                   	// #0
  413bf0:	add	x1, x1, #0x843
  413bf4:	str	x3, [sp, #264]
  413bf8:	bl	403700 <dcgettext@plt>
  413bfc:	ldr	x1, [sp, #200]
  413c00:	mov	x2, x0
  413c04:	adrp	x24, 437000 <warn@@Base+0x8ff8>
  413c08:	add	x24, x24, #0xda5
  413c0c:	mov	x0, x24
  413c10:	str	x2, [sp, #256]
  413c14:	bl	40a72c <ferror@plt+0x6e8c>
  413c18:	mov	x1, x0
  413c1c:	ldr	x2, [sp, #256]
  413c20:	mov	x0, x2
  413c24:	bl	4037a0 <printf@plt>
  413c28:	mov	w2, #0x5                   	// #5
  413c2c:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  413c30:	mov	x0, #0x0                   	// #0
  413c34:	add	x1, x1, #0x866
  413c38:	bl	403700 <dcgettext@plt>
  413c3c:	mov	x4, x0
  413c40:	mov	x1, x23
  413c44:	mov	x0, x24
  413c48:	str	x4, [sp, #256]
  413c4c:	bl	40a72c <ferror@plt+0x6e8c>
  413c50:	mov	x1, x0
  413c54:	ldr	x4, [sp, #256]
  413c58:	cmp	w25, #0x8
  413c5c:	adrp	x5, 436000 <warn@@Base+0x7ff8>
  413c60:	add	x5, x5, #0x725
  413c64:	adrp	x2, 436000 <warn@@Base+0x7ff8>
  413c68:	add	x2, x2, #0x71e
  413c6c:	csel	x2, x2, x5, eq  // eq = none
  413c70:	mov	x0, x4
  413c74:	bl	4037a0 <printf@plt>
  413c78:	mov	w2, #0x5                   	// #5
  413c7c:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  413c80:	mov	x0, #0x0                   	// #0
  413c84:	add	x1, x1, #0x883
  413c88:	bl	403700 <dcgettext@plt>
  413c8c:	ldr	w1, [sp, #208]
  413c90:	bl	4037a0 <printf@plt>
  413c94:	mov	w2, #0x5                   	// #5
  413c98:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  413c9c:	mov	x0, #0x0                   	// #0
  413ca0:	add	x1, x1, #0x899
  413ca4:	bl	403700 <dcgettext@plt>
  413ca8:	mov	x25, x0
  413cac:	mov	x1, x27
  413cb0:	mov	x0, x24
  413cb4:	bl	40a72c <ferror@plt+0x6e8c>
  413cb8:	mov	x1, x0
  413cbc:	mov	x0, x25
  413cc0:	bl	4037a0 <printf@plt>
  413cc4:	mov	w2, #0x5                   	// #5
  413cc8:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  413ccc:	mov	x0, #0x0                   	// #0
  413cd0:	add	x1, x1, #0x8b1
  413cd4:	bl	403700 <dcgettext@plt>
  413cd8:	ldr	w1, [sp, #180]
  413cdc:	bl	4037a0 <printf@plt>
  413ce0:	ldr	w0, [sp, #212]
  413ce4:	ldr	x3, [sp, #264]
  413ce8:	cbz	w0, 413d54 <ferror@plt+0x104b4>
  413cec:	mov	w2, #0x5                   	// #5
  413cf0:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  413cf4:	mov	x0, #0x0                   	// #0
  413cf8:	add	x1, x1, #0x8c7
  413cfc:	str	x3, [sp, #256]
  413d00:	bl	403700 <dcgettext@plt>
  413d04:	mov	x25, x0
  413d08:	add	x2, sp, #0x150
  413d0c:	ldp	x0, x1, [sp, #320]
  413d10:	bl	40d7a4 <ferror@plt+0x9f04>
  413d14:	mov	x1, x0
  413d18:	mov	x0, x25
  413d1c:	bl	4037a0 <printf@plt>
  413d20:	mov	w2, #0x5                   	// #5
  413d24:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  413d28:	mov	x0, #0x0                   	// #0
  413d2c:	add	x1, x1, #0x8df
  413d30:	bl	403700 <dcgettext@plt>
  413d34:	mov	x25, x0
  413d38:	ldr	x3, [sp, #256]
  413d3c:	mov	x0, x24
  413d40:	mov	x1, x3
  413d44:	bl	40a72c <ferror@plt+0x6e8c>
  413d48:	mov	x1, x0
  413d4c:	mov	x0, x25
  413d50:	bl	4037a0 <printf@plt>
  413d54:	cbz	x28, 413efc <ferror@plt+0x1065c>
  413d58:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  413d5c:	add	x1, x1, #0x8f7
  413d60:	mov	w2, #0x5                   	// #5
  413d64:	mov	x0, #0x0                   	// #0
  413d68:	bl	403700 <dcgettext@plt>
  413d6c:	bl	4037a0 <printf@plt>
  413d70:	mov	w2, #0x5                   	// #5
  413d74:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  413d78:	mov	x0, #0x0                   	// #0
  413d7c:	add	x1, x1, #0x912
  413d80:	bl	403700 <dcgettext@plt>
  413d84:	mov	x25, x0
  413d88:	ldr	x1, [x28, #32]
  413d8c:	mov	x0, x24
  413d90:	bl	40a72c <ferror@plt+0x6e8c>
  413d94:	mov	x3, x0
  413d98:	ldr	x1, [x28, #96]
  413d9c:	mov	x0, x24
  413da0:	str	x3, [sp, #256]
  413da4:	bl	40a72c <ferror@plt+0x6e8c>
  413da8:	mov	x2, x0
  413dac:	ldr	x3, [sp, #256]
  413db0:	mov	x0, x25
  413db4:	mov	x1, x3
  413db8:	bl	4037a0 <printf@plt>
  413dbc:	mov	w2, #0x5                   	// #5
  413dc0:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  413dc4:	mov	x0, #0x0                   	// #0
  413dc8:	add	x1, x1, #0x93b
  413dcc:	bl	403700 <dcgettext@plt>
  413dd0:	mov	x25, x0
  413dd4:	ldr	x1, [x28, #40]
  413dd8:	mov	x0, x24
  413ddc:	bl	40a72c <ferror@plt+0x6e8c>
  413de0:	mov	x3, x0
  413de4:	ldr	x1, [x28, #104]
  413de8:	mov	x0, x24
  413dec:	str	x3, [sp, #256]
  413df0:	bl	40a72c <ferror@plt+0x6e8c>
  413df4:	mov	x2, x0
  413df8:	ldr	x3, [sp, #256]
  413dfc:	mov	x0, x25
  413e00:	mov	x1, x3
  413e04:	bl	4037a0 <printf@plt>
  413e08:	mov	w2, #0x5                   	// #5
  413e0c:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  413e10:	mov	x0, #0x0                   	// #0
  413e14:	add	x1, x1, #0x964
  413e18:	bl	403700 <dcgettext@plt>
  413e1c:	mov	x25, x0
  413e20:	ldr	x1, [x28, #48]
  413e24:	mov	x0, x24
  413e28:	bl	40a72c <ferror@plt+0x6e8c>
  413e2c:	mov	x3, x0
  413e30:	ldr	x1, [x28, #112]
  413e34:	mov	x0, x24
  413e38:	str	x3, [sp, #256]
  413e3c:	bl	40a72c <ferror@plt+0x6e8c>
  413e40:	mov	x2, x0
  413e44:	ldr	x3, [sp, #256]
  413e48:	mov	x0, x25
  413e4c:	mov	x1, x3
  413e50:	bl	4037a0 <printf@plt>
  413e54:	mov	w2, #0x5                   	// #5
  413e58:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  413e5c:	mov	x0, #0x0                   	// #0
  413e60:	add	x1, x1, #0x98d
  413e64:	bl	403700 <dcgettext@plt>
  413e68:	mov	x25, x0
  413e6c:	ldr	x1, [x28, #56]
  413e70:	mov	x0, x24
  413e74:	bl	40a72c <ferror@plt+0x6e8c>
  413e78:	mov	x3, x0
  413e7c:	ldr	x1, [x28, #120]
  413e80:	mov	x0, x24
  413e84:	str	x3, [sp, #256]
  413e88:	bl	40a72c <ferror@plt+0x6e8c>
  413e8c:	mov	x2, x0
  413e90:	ldr	x3, [sp, #256]
  413e94:	mov	x0, x25
  413e98:	mov	x1, x3
  413e9c:	bl	4037a0 <printf@plt>
  413ea0:	b	413efc <ferror@plt+0x1065c>
  413ea4:	ldr	w0, [x21, #40]
  413ea8:	ldr	w1, [sp, #212]
  413eac:	orr	w0, w1, w0
  413eb0:	cbnz	w0, 413ef8 <ferror@plt+0x10658>
  413eb4:	ldr	w1, [sp, #216]
  413eb8:	mov	w0, #0x68                  	// #104
  413ebc:	ldr	x4, [x21, #48]
  413ec0:	ldr	x5, [sp, #200]
  413ec4:	umull	x0, w1, w0
  413ec8:	add	x1, x4, x0
  413ecc:	str	x5, [x1, #16]
  413ed0:	ldr	w5, [sp, #180]
  413ed4:	str	w5, [x4, x0]
  413ed8:	ldr	w0, [sp, #208]
  413edc:	stp	w25, w0, [x1, #4]
  413ee0:	mov	x0, #0xffffffff            	// #4294967295
  413ee4:	str	xzr, [x1, #24]
  413ee8:	stp	x0, x0, [x1, #32]
  413eec:	str	xzr, [x1, #48]
  413ef0:	stp	xzr, xzr, [x1, #64]
  413ef4:	stp	xzr, xzr, [x1, #88]
  413ef8:	cbz	w20, 413be0 <ferror@plt+0x10340>
  413efc:	ldr	x1, [sp, #200]
  413f00:	ldr	x0, [sp, #240]
  413f04:	add	x0, x0, x1
  413f08:	adds	x0, x23, x0
  413f0c:	b.cs	413f20 <ferror@plt+0x10680>  // b.hs, b.nlast
  413f10:	ldr	x1, [sp, #184]
  413f14:	ldr	x1, [x1, #48]
  413f18:	cmp	x0, x1
  413f1c:	b.ls	413f94 <ferror@plt+0x106f4>  // b.plast
  413f20:	mov	w2, #0x5                   	// #5
  413f24:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  413f28:	mov	x0, #0x0                   	// #0
  413f2c:	add	x1, x1, #0x9b6
  413f30:	bl	403700 <dcgettext@plt>
  413f34:	mov	x19, x0
  413f38:	ldr	x0, [sp, #184]
  413f3c:	mov	x1, x23
  413f40:	ldr	x21, [x0, #16]
  413f44:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  413f48:	add	x0, x0, #0xda5
  413f4c:	bl	40a72c <ferror@plt+0x6e8c>
  413f50:	ldr	x2, [sp, #200]
  413f54:	mov	x3, x0
  413f58:	mov	x1, x21
  413f5c:	mov	x0, x19
  413f60:	bl	42e008 <warn@@Base>
  413f64:	ldr	w0, [sp, #216]
  413f68:	str	w0, [sp, #176]
  413f6c:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  413f70:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  413f74:	ldr	w0, [x0, #596]
  413f78:	ldr	w1, [x1, #632]
  413f7c:	orr	w0, w0, w1
  413f80:	orr	w0, w0, w20
  413f84:	cbnz	w0, 4144b8 <ferror@plt+0x10c18>
  413f88:	mov	w0, #0xa                   	// #10
  413f8c:	bl	403800 <putchar@plt>
  413f90:	b	414238 <ferror@plt+0x10998>
  413f94:	ldr	x0, [sp, #240]
  413f98:	add	x23, x0, x23
  413f9c:	ldr	x0, [sp, #168]
  413fa0:	add	x0, x0, x23
  413fa4:	str	x0, [sp, #168]
  413fa8:	ldr	w0, [sp, #208]
  413fac:	sub	w0, w0, #0x2
  413fb0:	and	w0, w0, #0xffff
  413fb4:	cmp	w0, #0x3
  413fb8:	b.ls	413ff8 <ferror@plt+0x10758>  // b.plast
  413fbc:	mov	w2, #0x5                   	// #5
  413fc0:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  413fc4:	mov	x0, #0x0                   	// #0
  413fc8:	add	x1, x1, #0x9f0
  413fcc:	bl	403700 <dcgettext@plt>
  413fd0:	mov	x21, x0
  413fd4:	ldr	x1, [sp, #200]
  413fd8:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  413fdc:	add	x0, x0, #0xda5
  413fe0:	bl	40a72c <ferror@plt+0x6e8c>
  413fe4:	ldr	w2, [sp, #208]
  413fe8:	mov	x1, x0
  413fec:	mov	x0, x21
  413ff0:	bl	42e008 <warn@@Base>
  413ff4:	b	413ae8 <ferror@plt+0x10248>
  413ff8:	ldr	w0, [sp, #220]
  413ffc:	sub	w0, w0, #0x1
  414000:	cmp	w0, #0x1
  414004:	b.ls	414038 <ferror@plt+0x10798>  // b.plast
  414008:	mov	w2, #0x5                   	// #5
  41400c:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  414010:	mov	x0, #0x0                   	// #0
  414014:	add	x1, x1, #0xa35
  414018:	bl	403700 <dcgettext@plt>
  41401c:	mov	x21, x0
  414020:	ldr	x1, [sp, #200]
  414024:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  414028:	add	x0, x0, #0xda5
  41402c:	bl	40a72c <ferror@plt+0x6e8c>
  414030:	ldr	w2, [sp, #220]
  414034:	b	413fe8 <ferror@plt+0x10748>
  414038:	bl	40a5fc <ferror@plt+0x6d5c>
  41403c:	cmp	x26, x27
  414040:	b.hi	4140ec <ferror@plt+0x1084c>  // b.pmore
  414044:	mov	w2, #0x5                   	// #5
  414048:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  41404c:	mov	x0, #0x0                   	// #0
  414050:	add	x1, x1, #0xa75
  414054:	bl	403700 <dcgettext@plt>
  414058:	mov	x2, x26
  41405c:	mov	x1, x27
  414060:	bl	42e008 <warn@@Base>
  414064:	ldr	w1, [sp, #216]
  414068:	mov	w0, #0x68                  	// #104
  41406c:	mov	w23, #0x0                   	// #0
  414070:	str	wzr, [sp, #220]
  414074:	umull	x0, w1, w0
  414078:	str	x0, [sp, #240]
  41407c:	mov	w0, #0xffffffff            	// #-1
  414080:	str	w0, [sp, #232]
  414084:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  414088:	add	x0, x0, #0xc8e
  41408c:	str	x0, [sp, #272]
  414090:	ldr	x0, [sp, #168]
  414094:	cmp	x22, x0
  414098:	b.cs	413ae8 <ferror@plt+0x10248>  // b.hs, b.nlast
  41409c:	ldr	x1, [sp, #168]
  4140a0:	add	x4, sp, #0x150
  4140a4:	ldr	x0, [sp, #192]
  4140a8:	add	x3, sp, #0x13c
  4140ac:	mov	w2, #0x0                   	// #0
  4140b0:	sub	x24, x22, x0
  4140b4:	mov	x0, x22
  4140b8:	bl	40da44 <ferror@plt+0xa1a4>
  4140bc:	mov	x25, x0
  4140c0:	ldr	w0, [sp, #316]
  4140c4:	add	x22, x22, x0
  4140c8:	ldr	w0, [sp, #336]
  4140cc:	bl	40c10c <ferror@plt+0x886c>
  4140d0:	cbnz	x25, 414240 <ferror@plt+0x109a0>
  4140d4:	ldr	x0, [sp, #168]
  4140d8:	cmp	w23, #0x0
  4140dc:	ccmp	x19, x0, #0x0, eq  // eq = none
  4140e0:	b.ne	414168 <ferror@plt+0x108c8>  // b.any
  4140e4:	mov	x0, x22
  4140e8:	b	414158 <ferror@plt+0x108b8>
  4140ec:	ldr	x0, [sp, #232]
  4140f0:	add	x26, x0, x26
  4140f4:	ldr	x0, [sp, #224]
  4140f8:	ldr	x0, [x0, #48]
  4140fc:	cmp	x26, x0
  414100:	b.ls	414128 <ferror@plt+0x10888>  // b.plast
  414104:	mov	w2, #0x5                   	// #5
  414108:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  41410c:	mov	x0, #0x0                   	// #0
  414110:	add	x1, x1, #0xacc
  414114:	bl	403700 <dcgettext@plt>
  414118:	ldr	x1, [sp, #224]
  41411c:	ldr	x2, [x1, #48]
  414120:	mov	x1, x26
  414124:	b	414060 <ferror@plt+0x107c0>
  414128:	ldr	x0, [x21, #96]
  41412c:	cbnz	x0, 414064 <ferror@plt+0x107c4>
  414130:	ldp	x0, x1, [sp, #224]
  414134:	ldr	x0, [x0, #32]
  414138:	add	x27, x1, x27
  41413c:	add	x1, x0, x26
  414140:	add	x0, x0, x27
  414144:	bl	40dae4 <ferror@plt+0xa244>
  414148:	b	414064 <ferror@plt+0x107c4>
  41414c:	ldrb	w1, [x0]
  414150:	cbnz	w1, 414168 <ferror@plt+0x108c8>
  414154:	add	x0, x0, #0x1
  414158:	ldr	x1, [sp, #168]
  41415c:	cmp	x0, x1
  414160:	b.cc	41414c <ferror@plt+0x108ac>  // b.lo, b.ul, b.last
  414164:	b.eq	413ae8 <ferror@plt+0x10248>  // b.none
  414168:	cbnz	w20, 4141b8 <ferror@plt+0x10918>
  41416c:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  414170:	add	x0, x0, #0x298
  414174:	ldr	x0, [x0]
  414178:	cmp	x0, x24
  41417c:	b.hi	4141b8 <ferror@plt+0x10918>  // b.pmore
  414180:	adrp	x0, 457000 <memcpy@GLIBC_2.17>
  414184:	ldr	w0, [x0, #3048]
  414188:	cmn	w0, #0x1
  41418c:	b.eq	414198 <ferror@plt+0x108f8>  // b.none
  414190:	cmp	w0, w23
  414194:	b.le	4141b8 <ferror@plt+0x10918>
  414198:	mov	w2, #0x5                   	// #5
  41419c:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  4141a0:	mov	x0, #0x0                   	// #0
  4141a4:	add	x1, x1, #0xb21
  4141a8:	bl	403700 <dcgettext@plt>
  4141ac:	mov	x2, x24
  4141b0:	mov	w1, w23
  4141b4:	bl	4037a0 <printf@plt>
  4141b8:	subs	w23, w23, #0x1
  4141bc:	b.pl	41421c <ferror@plt+0x1097c>  // b.nfrst
  4141c0:	ldr	w0, [x21, #2620]
  4141c4:	cmp	w0, #0x2
  4141c8:	b.hi	41421c <ferror@plt+0x1097c>  // b.pmore
  4141cc:	mov	w2, #0x5                   	// #5
  4141d0:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  4141d4:	mov	x0, #0x0                   	// #0
  4141d8:	add	x1, x1, #0xb3f
  4141dc:	bl	403700 <dcgettext@plt>
  4141e0:	ldr	x1, [sp, #184]
  4141e4:	ldr	x2, [x1, #16]
  4141e8:	mov	x1, x24
  4141ec:	bl	42e008 <warn@@Base>
  4141f0:	ldr	w0, [x21, #2620]
  4141f4:	add	w0, w0, #0x1
  4141f8:	str	w0, [x21, #2620]
  4141fc:	cmp	w0, #0x3
  414200:	b.ne	41421c <ferror@plt+0x1097c>  // b.any
  414204:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  414208:	add	x1, x1, #0xb82
  41420c:	mov	w2, #0x5                   	// #5
  414210:	mov	x0, #0x0                   	// #0
  414214:	bl	403700 <dcgettext@plt>
  414218:	bl	42e008 <warn@@Base>
  41421c:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  414220:	add	x0, x0, #0x298
  414224:	ldr	x0, [x0]
  414228:	cbz	x0, 414090 <ferror@plt+0x107f0>
  41422c:	ldr	w0, [sp, #232]
  414230:	cmp	w0, w23
  414234:	b.le	414090 <ferror@plt+0x107f0>
  414238:	mov	w20, #0x1                   	// #1
  41423c:	b	4136a4 <ferror@plt+0xfe04>
  414240:	cbnz	w20, 414300 <ferror@plt+0x10a60>
  414244:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  414248:	add	x0, x0, #0x298
  41424c:	ldr	x0, [x0]
  414250:	cbz	x0, 414268 <ferror@plt+0x109c8>
  414254:	cmp	x0, x24
  414258:	b.hi	414308 <ferror@plt+0x10a68>  // b.pmore
  41425c:	ldr	w0, [sp, #232]
  414260:	csel	w0, w0, w23, ne  // ne = any
  414264:	str	w0, [sp, #232]
  414268:	adrp	x0, 457000 <memcpy@GLIBC_2.17>
  41426c:	ldr	w0, [x0, #3048]
  414270:	cmn	w0, #0x1
  414274:	b.eq	414280 <ferror@plt+0x109e0>  // b.none
  414278:	cmp	w0, w23
  41427c:	b.le	4142c8 <ferror@plt+0x10a28>
  414280:	mov	w2, #0x5                   	// #5
  414284:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  414288:	mov	x0, #0x0                   	// #0
  41428c:	add	x1, x1, #0xbc2
  414290:	bl	403700 <dcgettext@plt>
  414294:	mov	x2, x24
  414298:	mov	x3, x25
  41429c:	mov	w1, w23
  4142a0:	bl	4037a0 <printf@plt>
  4142a4:	mov	w2, #0x1                   	// #1
  4142a8:	str	w23, [sp, #220]
  4142ac:	ldr	x26, [x21, #96]
  4142b0:	cbz	x26, 414590 <ferror@plt+0x10cf0>
  4142b4:	ldr	x0, [x26]
  4142b8:	cmp	x0, x25
  4142bc:	b.eq	4144ec <ferror@plt+0x10c4c>  // b.none
  4142c0:	ldr	x26, [x26, #40]
  4142c4:	b	4142b0 <ferror@plt+0x10a10>
  4142c8:	ldr	w1, [sp, #220]
  4142cc:	cmp	w0, w1
  4142d0:	b.le	4142f4 <ferror@plt+0x10a54>
  4142d4:	mov	w2, #0x5                   	// #5
  4142d8:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  4142dc:	mov	x0, #0x0                   	// #0
  4142e0:	add	x1, x1, #0xbe1
  4142e4:	bl	403700 <dcgettext@plt>
  4142e8:	mov	x2, x24
  4142ec:	mov	w1, w23
  4142f0:	bl	4037a0 <printf@plt>
  4142f4:	mov	w2, #0x0                   	// #0
  4142f8:	str	w23, [sp, #220]
  4142fc:	b	4142ac <ferror@plt+0x10a0c>
  414300:	mov	w2, w20
  414304:	b	4142ac <ferror@plt+0x10a0c>
  414308:	mov	w2, #0x0                   	// #0
  41430c:	b	4142ac <ferror@plt+0x10a0c>
  414310:	mov	w0, #0x1                   	// #1
  414314:	str	w0, [x21, #1552]
  414318:	str	w20, [x21, #1556]
  41431c:	b	41453c <ferror@plt+0x10c9c>
  414320:	str	wzr, [x21, #1548]
  414324:	b	41453c <ferror@plt+0x10c9c>
  414328:	mov	x25, #0x0                   	// #0
  41432c:	eor	w24, w2, #0x1
  414330:	ldrb	w0, [sp, #180]
  414334:	ldr	x27, [x26, #24]
  414338:	orr	w24, w24, w20
  41433c:	str	x0, [sp, #264]
  414340:	cbz	x27, 41434c <ferror@plt+0x10aac>
  414344:	ldr	x0, [x27]
  414348:	cbnz	x0, 414380 <ferror@plt+0x10ae0>
  41434c:	cbz	x25, 414370 <ferror@plt+0x10ad0>
  414350:	ldr	w2, [x25, #72]
  414354:	ldr	w0, [x25, #80]
  414358:	sub	w1, w2, w0
  41435c:	cmp	w1, #0x1
  414360:	b.eq	41442c <ferror@plt+0x10b8c>  // b.none
  414364:	cmn	w1, #0x1
  414368:	b.eq	41446c <ferror@plt+0x10bcc>  // b.none
  41436c:	cbnz	w1, 414494 <ferror@plt+0x10bf4>
  414370:	ldr	w0, [x26, #16]
  414374:	cmp	w0, #0x0
  414378:	cinc	w23, w23, ne  // ne = any
  41437c:	b	414090 <ferror@plt+0x107f0>
  414380:	ldr	w0, [sp, #256]
  414384:	cbz	w0, 414398 <ferror@plt+0x10af8>
  414388:	ldr	x0, [sp, #192]
  41438c:	sub	x1, x22, x0
  414390:	ldr	x0, [sp, #272]
  414394:	bl	4037a0 <printf@plt>
  414398:	ldp	x10, x11, [x27]
  41439c:	ldr	x2, [x27, #16]
  4143a0:	cbnz	w24, 4143cc <ferror@plt+0x10b2c>
  4143a4:	mov	x0, x10
  4143a8:	stp	x10, x11, [sp, #280]
  4143ac:	str	x2, [sp, #296]
  4143b0:	bl	40c46c <ferror@plt+0x8bcc>
  4143b4:	mov	x1, x0
  4143b8:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  4143bc:	add	x0, x0, #0xc98
  4143c0:	bl	4037a0 <printf@plt>
  4143c4:	ldp	x10, x11, [sp, #280]
  4143c8:	ldr	x2, [sp, #296]
  4143cc:	mov	w0, #0x20                  	// #32
  4143d0:	strb	w0, [sp, #48]
  4143d4:	mov	x4, x22
  4143d8:	ldp	x0, x3, [sp, #184]
  4143dc:	stp	x0, x28, [sp, #32]
  4143e0:	ldr	w0, [sp, #208]
  4143e4:	ldr	x6, [sp, #200]
  4143e8:	str	w0, [sp, #8]
  4143ec:	ldr	x7, [sp, #264]
  4143f0:	str	x25, [sp, #16]
  4143f4:	ldr	x0, [sp, #248]
  4143f8:	str	x0, [sp]
  4143fc:	str	w24, [sp, #24]
  414400:	mov	x5, x19
  414404:	str	w23, [sp, #56]
  414408:	mov	x1, x11
  41440c:	mov	x0, x10
  414410:	bl	411104 <ferror@plt+0xd864>
  414414:	mov	x22, x0
  414418:	cbnz	w24, 414424 <ferror@plt+0x10b84>
  41441c:	mov	w0, #0xa                   	// #10
  414420:	bl	403800 <putchar@plt>
  414424:	ldr	x27, [x27, #24]
  414428:	b	414340 <ferror@plt+0x10aa0>
  41442c:	ldr	x1, [x25, #56]
  414430:	mov	x3, #0xffffffffffffffff    	// #-1
  414434:	str	x3, [x1, w0, uxtw #3]
  414438:	add	w0, w0, #0x1
  41443c:	str	w0, [x25, #80]
  414440:	cmp	w2, w0
  414444:	b.eq	414370 <ferror@plt+0x10ad0>  // b.none
  414448:	adrp	x3, 43b000 <warn@@Base+0xcff8>
  41444c:	add	x3, x3, #0x928
  414450:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  414454:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  414458:	add	x3, x3, #0xa57
  41445c:	add	x1, x1, #0xedd
  414460:	add	x0, x0, #0xca2
  414464:	mov	w2, #0xdd2                 	// #3538
  414468:	b	41458c <ferror@plt+0x10cec>
  41446c:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  414470:	add	x1, x1, #0xcdf
  414474:	mov	w2, #0x5                   	// #5
  414478:	mov	x0, #0x0                   	// #0
  41447c:	bl	403700 <dcgettext@plt>
  414480:	bl	42e008 <warn@@Base>
  414484:	ldr	w0, [x25, #80]
  414488:	sub	w0, w0, #0x1
  41448c:	str	w0, [x25, #80]
  414490:	b	414370 <ferror@plt+0x10ad0>
  414494:	adrp	x3, 43b000 <warn@@Base+0xcff8>
  414498:	add	x3, x3, #0x928
  41449c:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  4144a0:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  4144a4:	add	x3, x3, #0xa57
  4144a8:	add	x1, x1, #0xedd
  4144ac:	add	x0, x0, #0x7e4
  4144b0:	mov	w2, #0xddf                 	// #3551
  4144b4:	b	41458c <ferror@plt+0x10cec>
  4144b8:	adrp	x0, 459000 <_bfd_std_section+0x120>
  4144bc:	add	x0, x0, #0x4f8
  4144c0:	ldr	w1, [sp, #212]
  4144c4:	ldr	w4, [x0, #40]
  4144c8:	orr	w4, w1, w4
  4144cc:	cbnz	w4, 4144e4 <ferror@plt+0x10c44>
  4144d0:	ldr	w1, [x0, #2584]
  4144d4:	ldr	w2, [sp, #176]
  4144d8:	cmp	w1, w2
  4144dc:	csel	w1, w2, w1, cs  // cs = hs, nlast
  4144e0:	str	w1, [x0, #40]
  4144e4:	cbnz	w20, 4136a4 <ferror@plt+0xfe04>
  4144e8:	b	413f88 <ferror@plt+0x106e8>
  4144ec:	eor	w0, w20, #0x1
  4144f0:	ands	w0, w0, w2
  4144f4:	str	w0, [sp, #256]
  4144f8:	b.eq	41451c <ferror@plt+0x10c7c>  // b.none
  4144fc:	ldr	x0, [x26, #8]
  414500:	str	w2, [sp, #264]
  414504:	bl	40c3f0 <ferror@plt+0x8b50>
  414508:	mov	x1, x0
  41450c:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  414510:	add	x0, x0, #0xa61
  414514:	bl	4037a0 <printf@plt>
  414518:	ldr	w2, [sp, #264]
  41451c:	ldr	x0, [x26, #8]
  414520:	cmp	x0, #0x11
  414524:	b.eq	414310 <ferror@plt+0x10a70>  // b.none
  414528:	str	wzr, [x21, #1552]
  41452c:	cmp	x0, #0x2e
  414530:	b.eq	414320 <ferror@plt+0x10a80>  // b.none
  414534:	cmp	x0, #0x3
  414538:	b.eq	414320 <ferror@plt+0x10a80>  // b.none
  41453c:	ldr	x25, [x21, #48]
  414540:	cbz	x25, 41432c <ferror@plt+0x10a8c>
  414544:	ldr	w0, [x21, #2584]
  414548:	ldr	w1, [sp, #216]
  41454c:	cmp	w0, w1
  414550:	b.ls	414328 <ferror@plt+0x10a88>  // b.plast
  414554:	ldr	x0, [sp, #240]
  414558:	add	x25, x25, x0
  41455c:	ldr	w1, [x25, #72]
  414560:	ldr	w0, [x25, #80]
  414564:	cmp	w1, w0
  414568:	b.eq	41432c <ferror@plt+0x10a8c>  // b.none
  41456c:	adrp	x3, 43b000 <warn@@Base+0xcff8>
  414570:	add	x3, x3, #0x928
  414574:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  414578:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  41457c:	add	x3, x3, #0xa57
  414580:	add	x1, x1, #0xedd
  414584:	add	x0, x0, #0xc3e
  414588:	mov	w2, #0xdad                 	// #3501
  41458c:	bl	4037c0 <__assert_fail@plt>
  414590:	eor	w20, w20, #0x1
  414594:	tst	w20, w2
  414598:	b.eq	4145b0 <ferror@plt+0x10d10>  // b.none
  41459c:	mov	w0, #0xa                   	// #10
  4145a0:	bl	403800 <putchar@plt>
  4145a4:	adrp	x0, 458000 <_sch_istable+0x1478>
  4145a8:	ldr	x0, [x0, #3800]
  4145ac:	bl	4035f0 <fflush@plt>
  4145b0:	mov	w2, #0x5                   	// #5
  4145b4:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  4145b8:	mov	x0, #0x0                   	// #0
  4145bc:	add	x1, x1, #0xbf2
  4145c0:	bl	403700 <dcgettext@plt>
  4145c4:	mov	x2, x25
  4145c8:	mov	x1, x24
  4145cc:	b	41369c <ferror@plt+0xfdfc>
  4145d0:	ldr	w2, [x0, #56]
  4145d4:	mov	w4, #0x1                   	// #1
  4145d8:	mov	w3, #0x0                   	// #0
  4145dc:	b	413488 <ferror@plt+0xfbe8>
  4145e0:	b	4145d0 <ferror@plt+0x10d30>
  4145e4:	ldr	w2, [x0, #56]
  4145e8:	mov	w4, #0x0                   	// #0
  4145ec:	mov	w3, #0x0                   	// #0
  4145f0:	b	413488 <ferror@plt+0xfbe8>
  4145f4:	sub	sp, sp, #0x120
  4145f8:	stp	x29, x30, [sp, #64]
  4145fc:	add	x29, sp, #0x40
  414600:	stp	x19, x20, [sp, #80]
  414604:	mov	x19, x1
  414608:	ldr	x1, [x0, #32]
  41460c:	str	x1, [sp, #160]
  414610:	ldr	x1, [x0, #48]
  414614:	stp	x21, x22, [sp, #96]
  414618:	ldr	x2, [sp, #160]
  41461c:	stp	x23, x24, [sp, #112]
  414620:	add	x1, x2, x1
  414624:	stp	x25, x26, [sp, #128]
  414628:	stp	x27, x28, [sp, #144]
  41462c:	str	x0, [sp, #176]
  414630:	str	x1, [sp, #184]
  414634:	bl	40cc20 <ferror@plt+0x9380>
  414638:	mov	x1, x19
  41463c:	mov	w0, #0xa                   	// #10
  414640:	bl	40c038 <ferror@plt+0x8798>
  414644:	adrp	x0, 459000 <_bfd_std_section+0x120>
  414648:	add	x0, x0, #0x4f8
  41464c:	add	x0, x0, #0xa40
  414650:	str	x0, [sp, #248]
  414654:	ldr	x0, [sp, #160]
  414658:	ldr	x1, [sp, #184]
  41465c:	cmp	x0, x1
  414660:	b.cc	41466c <ferror@plt+0x10dcc>  // b.lo, b.ul, b.last
  414664:	mov	w0, #0x1                   	// #1
  414668:	b	414828 <ferror@plt+0x10f88>
  41466c:	ldr	x0, [sp, #160]
  414670:	add	x20, x0, #0x4
  414674:	ldr	x0, [sp, #184]
  414678:	cmp	x20, x0
  41467c:	b.cc	414780 <ferror@plt+0x10ee0>  // b.lo, b.ul, b.last
  414680:	ldr	x1, [sp, #160]
  414684:	sub	x0, x0, x1
  414688:	mov	w1, w0
  41468c:	sub	w0, w0, #0x1
  414690:	cmp	w0, #0x7
  414694:	b.hi	414790 <ferror@plt+0x10ef0>  // b.pmore
  414698:	adrp	x22, 45c000 <_bfd_std_section+0x3120>
  41469c:	ldr	x0, [sp, #160]
  4146a0:	ldr	x2, [x22, #680]
  4146a4:	blr	x2
  4146a8:	mov	x21, x0
  4146ac:	mov	x0, #0xffffffff            	// #4294967295
  4146b0:	cmp	x21, x0
  4146b4:	b.ne	4147a0 <ferror@plt+0x10f00>  // b.any
  4146b8:	ldr	x0, [sp, #160]
  4146bc:	add	x19, x0, #0xc
  4146c0:	ldr	x0, [sp, #184]
  4146c4:	cmp	x19, x0
  4146c8:	b.cc	414788 <ferror@plt+0x10ee8>  // b.lo, b.ul, b.last
  4146cc:	sub	x1, x0, x20
  4146d0:	cmp	x20, x0
  4146d4:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  4146d8:	sub	w0, w1, #0x1
  4146dc:	cmp	w0, #0x7
  4146e0:	b.hi	4147a8 <ferror@plt+0x10f08>  // b.pmore
  4146e4:	ldr	x2, [x22, #680]
  4146e8:	mov	x0, x20
  4146ec:	mov	x20, x19
  4146f0:	blr	x2
  4146f4:	mov	x21, x0
  4146f8:	mov	w0, #0x8                   	// #8
  4146fc:	str	w0, [sp, #172]
  414700:	ldr	x0, [sp, #176]
  414704:	add	x19, x20, x21
  414708:	ldr	x0, [x0, #32]
  41470c:	sub	x0, x20, x0
  414710:	adds	x0, x21, x0
  414714:	cset	x24, cs  // cs = hs, nlast
  414718:	b.cs	41472c <ferror@plt+0x10e8c>  // b.hs, b.nlast
  41471c:	ldr	x1, [sp, #176]
  414720:	ldr	x1, [x1, #48]
  414724:	cmp	x0, x1
  414728:	b.ls	4147b4 <ferror@plt+0x10f14>  // b.plast
  41472c:	mov	w2, #0x5                   	// #5
  414730:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  414734:	mov	x0, #0x0                   	// #0
  414738:	add	x1, x1, #0x9b6
  41473c:	bl	403700 <dcgettext@plt>
  414740:	mov	x19, x0
  414744:	ldr	x0, [sp, #176]
  414748:	mov	x1, x21
  41474c:	ldr	x22, [x0, #16]
  414750:	ldr	x20, [x0, #32]
  414754:	ldr	x0, [sp, #160]
  414758:	sub	x20, x0, x20
  41475c:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  414760:	add	x0, x0, #0xda5
  414764:	bl	40a72c <ferror@plt+0x6e8c>
  414768:	mov	x2, x20
  41476c:	mov	x3, x0
  414770:	mov	x1, x22
  414774:	mov	x0, x19
  414778:	bl	42e008 <warn@@Base>
  41477c:	b	414824 <ferror@plt+0x10f84>
  414780:	mov	w1, #0x4                   	// #4
  414784:	b	414698 <ferror@plt+0x10df8>
  414788:	mov	w1, #0x8                   	// #8
  41478c:	b	4146d8 <ferror@plt+0x10e38>
  414790:	mov	w0, #0x4                   	// #4
  414794:	mov	x21, #0x0                   	// #0
  414798:	str	w0, [sp, #172]
  41479c:	b	414700 <ferror@plt+0x10e60>
  4147a0:	mov	w0, #0x4                   	// #4
  4147a4:	b	4146fc <ferror@plt+0x10e5c>
  4147a8:	mov	x20, x19
  4147ac:	mov	w0, #0x8                   	// #8
  4147b0:	b	414794 <ferror@plt+0x10ef4>
  4147b4:	add	x23, x20, #0x2
  4147b8:	cmp	x23, x19
  4147bc:	b.cc	414848 <ferror@plt+0x10fa8>  // b.lo, b.ul, b.last
  4147c0:	cmp	x20, x19
  4147c4:	csel	w1, w21, wzr, cc  // cc = lo, ul, last
  4147c8:	sub	w0, w1, #0x1
  4147cc:	cmp	w0, #0x7
  4147d0:	b.hi	414850 <ferror@plt+0x10fb0>  // b.pmore
  4147d4:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  4147d8:	ldr	x2, [x0, #680]
  4147dc:	mov	x0, x20
  4147e0:	blr	x2
  4147e4:	and	w22, w0, #0xffff
  4147e8:	mov	w2, #0x5                   	// #5
  4147ec:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  4147f0:	mov	x0, #0x0                   	// #0
  4147f4:	add	x1, x1, #0xb04
  4147f8:	bl	403700 <dcgettext@plt>
  4147fc:	and	x1, x22, #0xffff
  414800:	bl	4037a0 <printf@plt>
  414804:	cmp	w22, #0x5
  414808:	b.eq	414858 <ferror@plt+0x10fb8>  // b.none
  41480c:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  414810:	add	x1, x1, #0xd04
  414814:	mov	w2, #0x5                   	// #5
  414818:	mov	x0, #0x0                   	// #0
  41481c:	bl	403700 <dcgettext@plt>
  414820:	bl	42e008 <warn@@Base>
  414824:	mov	w0, #0x0                   	// #0
  414828:	ldp	x29, x30, [sp, #64]
  41482c:	ldp	x19, x20, [sp, #80]
  414830:	ldp	x21, x22, [sp, #96]
  414834:	ldp	x23, x24, [sp, #112]
  414838:	ldp	x25, x26, [sp, #128]
  41483c:	ldp	x27, x28, [sp, #144]
  414840:	add	sp, sp, #0x120
  414844:	ret
  414848:	mov	w1, #0x2                   	// #2
  41484c:	b	4147c8 <ferror@plt+0x10f28>
  414850:	mov	w22, #0x0                   	// #0
  414854:	b	4147e8 <ferror@plt+0x10f48>
  414858:	add	x22, x20, #0x4
  41485c:	cmp	x22, x19
  414860:	b.cc	414c40 <ferror@plt+0x113a0>  // b.lo, b.ul, b.last
  414864:	sub	x1, x21, #0x2
  414868:	cmp	x23, x19
  41486c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  414870:	sub	w0, w1, #0x1
  414874:	cmp	w0, #0x7
  414878:	b.hi	4148b0 <ferror@plt+0x11010>  // b.pmore
  41487c:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  414880:	ldr	x2, [x0, #680]
  414884:	mov	x0, x23
  414888:	blr	x2
  41488c:	ands	w21, w0, #0xffff
  414890:	b.eq	4148b0 <ferror@plt+0x11010>  // b.none
  414894:	mov	w2, #0x5                   	// #5
  414898:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  41489c:	mov	x0, #0x0                   	// #0
  4148a0:	add	x1, x1, #0xd3f
  4148a4:	bl	403700 <dcgettext@plt>
  4148a8:	mov	w1, w21
  4148ac:	bl	42e008 <warn@@Base>
  4148b0:	add	x21, x20, #0x8
  4148b4:	cmp	x21, x19
  4148b8:	b.cc	414c48 <ferror@plt+0x113a8>  // b.lo, b.ul, b.last
  4148bc:	sub	x1, x19, x22
  4148c0:	cmp	x22, x19
  4148c4:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  4148c8:	sub	w0, w1, #0x1
  4148cc:	cmp	w0, #0x7
  4148d0:	b.ls	414c50 <ferror@plt+0x113b0>  // b.plast
  4148d4:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  4148d8:	add	x1, x1, #0xd75
  4148dc:	mov	w2, #0x5                   	// #5
  4148e0:	mov	x0, #0x0                   	// #0
  4148e4:	bl	403700 <dcgettext@plt>
  4148e8:	bl	42e008 <warn@@Base>
  4148ec:	str	wzr, [sp, #208]
  4148f0:	add	x22, x20, #0xc
  4148f4:	cmp	x22, x19
  4148f8:	b.cc	414c6c <ferror@plt+0x113cc>  // b.lo, b.ul, b.last
  4148fc:	sub	x1, x19, x21
  414900:	cmp	x21, x19
  414904:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  414908:	sub	w0, w1, #0x1
  41490c:	cmp	w0, #0x7
  414910:	b.hi	414c74 <ferror@plt+0x113d4>  // b.pmore
  414914:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  414918:	ldr	x2, [x0, #680]
  41491c:	mov	x0, x21
  414920:	blr	x2
  414924:	mov	w26, w0
  414928:	add	x21, x20, #0x10
  41492c:	cmp	x21, x19
  414930:	b.cc	414c7c <ferror@plt+0x113dc>  // b.lo, b.ul, b.last
  414934:	sub	x1, x19, x22
  414938:	cmp	x22, x19
  41493c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  414940:	sub	w0, w1, #0x1
  414944:	cmp	w0, #0x7
  414948:	b.hi	414c84 <ferror@plt+0x113e4>  // b.pmore
  41494c:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  414950:	ldr	x2, [x0, #680]
  414954:	mov	x0, x22
  414958:	blr	x2
  41495c:	mov	w23, w0
  414960:	add	x22, x20, #0x14
  414964:	cmp	x22, x19
  414968:	b.cc	414c8c <ferror@plt+0x113ec>  // b.lo, b.ul, b.last
  41496c:	sub	x1, x19, x21
  414970:	cmp	x21, x19
  414974:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  414978:	sub	w0, w1, #0x1
  41497c:	cmp	w0, #0x7
  414980:	b.hi	414c94 <ferror@plt+0x113f4>  // b.pmore
  414984:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  414988:	ldr	x2, [x0, #680]
  41498c:	mov	x0, x21
  414990:	blr	x2
  414994:	mov	w21, w0
  414998:	add	x25, x20, #0x18
  41499c:	cmp	x25, x19
  4149a0:	b.cc	414c9c <ferror@plt+0x113fc>  // b.lo, b.ul, b.last
  4149a4:	sub	x1, x19, x22
  4149a8:	cmp	x22, x19
  4149ac:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  4149b0:	sub	w0, w1, #0x1
  4149b4:	cmp	w0, #0x7
  4149b8:	b.hi	414ca4 <ferror@plt+0x11404>  // b.pmore
  4149bc:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  4149c0:	ldr	x2, [x0, #680]
  4149c4:	mov	x0, x22
  4149c8:	blr	x2
  4149cc:	str	w0, [sp, #200]
  4149d0:	add	x22, x20, #0x1c
  4149d4:	cmp	x22, x19
  4149d8:	b.cc	414cac <ferror@plt+0x1140c>  // b.lo, b.ul, b.last
  4149dc:	sub	x1, x19, x25
  4149e0:	cmp	x25, x19
  4149e4:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  4149e8:	sub	w0, w1, #0x1
  4149ec:	cmp	w0, #0x7
  4149f0:	b.hi	414cb4 <ferror@plt+0x11414>  // b.pmore
  4149f4:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  4149f8:	ldr	x2, [x0, #680]
  4149fc:	mov	x0, x25
  414a00:	blr	x2
  414a04:	str	w0, [sp, #216]
  414a08:	add	x25, x20, #0x20
  414a0c:	cmp	x25, x19
  414a10:	b.cc	414cbc <ferror@plt+0x1141c>  // b.lo, b.ul, b.last
  414a14:	sub	x1, x19, x22
  414a18:	cmp	x22, x19
  414a1c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  414a20:	sub	w0, w1, #0x1
  414a24:	cmp	w0, #0x7
  414a28:	b.hi	414cc4 <ferror@plt+0x11424>  // b.pmore
  414a2c:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  414a30:	ldr	x2, [x0, #680]
  414a34:	mov	x0, x22
  414a38:	blr	x2
  414a3c:	mov	x28, x0
  414a40:	mov	w22, w0
  414a44:	tst	x0, #0x3
  414a48:	b.eq	414a74 <ferror@plt+0x111d4>  // b.none
  414a4c:	neg	w22, w28
  414a50:	mov	w2, #0x5                   	// #5
  414a54:	and	w22, w22, #0x3
  414a58:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  414a5c:	add	w22, w22, w28
  414a60:	add	x1, x1, #0xdaa
  414a64:	mov	x0, #0x0                   	// #0
  414a68:	bl	403700 <dcgettext@plt>
  414a6c:	mov	w1, w28
  414a70:	bl	42e008 <warn@@Base>
  414a74:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  414a78:	add	x1, x1, #0xe00
  414a7c:	mov	w2, #0x5                   	// #5
  414a80:	mov	x0, #0x0                   	// #0
  414a84:	bl	403700 <dcgettext@plt>
  414a88:	mov	w27, #0x1                   	// #1
  414a8c:	bl	4037a0 <printf@plt>
  414a90:	mov	w28, #0x0                   	// #0
  414a94:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  414a98:	mov	x0, x25
  414a9c:	add	x1, x1, #0x7fe
  414aa0:	str	x1, [sp, #224]
  414aa4:	adrp	x1, 456000 <warn@@Base+0x27ff8>
  414aa8:	add	x1, x1, #0xb88
  414aac:	str	x1, [sp, #232]
  414ab0:	cmp	w22, w28
  414ab4:	b.ne	414ccc <ferror@plt+0x1142c>  // b.any
  414ab8:	add	x25, x25, w22, uxtw
  414abc:	cbz	w27, 414af4 <ferror@plt+0x11254>
  414ac0:	add	x20, x20, #0x1f
  414ac4:	mov	x28, #0x0                   	// #0
  414ac8:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  414acc:	add	x0, x0, #0xe15
  414ad0:	bl	4037a0 <printf@plt>
  414ad4:	cmp	w22, w28
  414ad8:	b.ls	414ae8 <ferror@plt+0x11248>  // b.plast
  414adc:	add	x28, x28, #0x1
  414ae0:	ldrb	w0, [x20, x28]
  414ae4:	cbnz	w0, 414d40 <ferror@plt+0x114a0>
  414ae8:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  414aec:	add	x0, x0, #0xe1a
  414af0:	bl	4037a0 <printf@plt>
  414af4:	mov	w0, #0xa                   	// #10
  414af8:	bl	403800 <putchar@plt>
  414afc:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  414b00:	add	x1, x1, #0xd29
  414b04:	mov	w2, #0x5                   	// #5
  414b08:	mov	x0, #0x0                   	// #0
  414b0c:	bl	403700 <dcgettext@plt>
  414b10:	adrp	x20, 436000 <warn@@Base+0x7ff8>
  414b14:	bl	4037a0 <printf@plt>
  414b18:	add	x27, x20, #0xe1d
  414b1c:	ldr	w1, [sp, #172]
  414b20:	mov	x0, x25
  414b24:	mov	w22, #0x0                   	// #0
  414b28:	str	x1, [sp, #192]
  414b2c:	ldr	w1, [sp, #208]
  414b30:	cmp	w22, w1
  414b34:	b.ne	414d48 <ferror@plt+0x114a8>  // b.any
  414b38:	ldr	w0, [sp, #172]
  414b3c:	mov	w20, #0x0                   	// #0
  414b40:	umaddl	x25, w22, w0, x25
  414b44:	mov	w0, #0xa                   	// #10
  414b48:	bl	403800 <putchar@plt>
  414b4c:	adrp	x22, 436000 <warn@@Base+0x7ff8>
  414b50:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  414b54:	add	x1, x1, #0xd4a
  414b58:	mov	w2, #0x5                   	// #5
  414b5c:	mov	x0, #0x0                   	// #0
  414b60:	bl	403700 <dcgettext@plt>
  414b64:	add	x22, x22, #0xe1d
  414b68:	bl	4037a0 <printf@plt>
  414b6c:	mov	x0, x25
  414b70:	cmp	w26, w20
  414b74:	b.ne	414dbc <ferror@plt+0x1151c>  // b.any
  414b78:	ldr	w0, [sp, #172]
  414b7c:	adrp	x22, 436000 <warn@@Base+0x7ff8>
  414b80:	add	x22, x22, #0xe3d
  414b84:	mov	w20, #0x0                   	// #0
  414b88:	umaddl	x26, w0, w26, x25
  414b8c:	mov	w0, #0xa                   	// #10
  414b90:	bl	403800 <putchar@plt>
  414b94:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  414b98:	add	x1, x1, #0xe2a
  414b9c:	mov	w2, #0x5                   	// #5
  414ba0:	mov	x0, #0x0                   	// #0
  414ba4:	bl	403700 <dcgettext@plt>
  414ba8:	bl	4037a0 <printf@plt>
  414bac:	mov	x0, x26
  414bb0:	cmp	w23, w20
  414bb4:	b.ne	414e30 <ferror@plt+0x11590>  // b.any
  414bb8:	add	x26, x26, w23, uxtw #3
  414bbc:	mov	w0, #0xa                   	// #10
  414bc0:	bl	403800 <putchar@plt>
  414bc4:	ldr	w27, [sp, #200]
  414bc8:	add	x0, x26, w21, uxtw #2
  414bcc:	str	x0, [sp, #232]
  414bd0:	ldr	x0, [sp, #200]
  414bd4:	add	x1, x26, w21, uxtw #2
  414bd8:	mov	w23, w21
  414bdc:	add	x0, x1, w0, uxtw #2
  414be0:	str	x0, [sp, #208]
  414be4:	ldr	w0, [sp, #172]
  414be8:	mul	w20, w0, w27
  414bec:	ldr	x0, [sp, #208]
  414bf0:	add	x0, x0, w20, uxtw
  414bf4:	str	x0, [sp, #224]
  414bf8:	ldr	x0, [sp, #208]
  414bfc:	add	x20, x0, w20, uxtw #1
  414c00:	ldr	w0, [sp, #216]
  414c04:	add	x22, x20, w0, uxtw
  414c08:	cmp	x19, x22
  414c0c:	b.cs	414f5c <ferror@plt+0x116bc>  // b.hs, b.nlast
  414c10:	mov	w2, #0x5                   	// #5
  414c14:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  414c18:	mov	x0, #0x0                   	// #0
  414c1c:	add	x1, x1, #0xe44
  414c20:	bl	403700 <dcgettext@plt>
  414c24:	ldr	x1, [sp, #176]
  414c28:	ldr	x2, [sp, #160]
  414c2c:	ldr	x1, [x1, #32]
  414c30:	sub	x3, x2, x1
  414c34:	sub	x2, x19, x1
  414c38:	sub	x1, x22, x1
  414c3c:	b	414778 <ferror@plt+0x10ed8>
  414c40:	mov	w1, #0x2                   	// #2
  414c44:	b	414870 <ferror@plt+0x10fd0>
  414c48:	mov	w1, #0x4                   	// #4
  414c4c:	b	4148c8 <ferror@plt+0x11028>
  414c50:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  414c54:	ldr	x2, [x0, #680]
  414c58:	mov	x0, x22
  414c5c:	blr	x2
  414c60:	str	w0, [sp, #208]
  414c64:	cbz	w0, 4148d4 <ferror@plt+0x11034>
  414c68:	b	4148f0 <ferror@plt+0x11050>
  414c6c:	mov	w1, #0x4                   	// #4
  414c70:	b	414908 <ferror@plt+0x11068>
  414c74:	mov	w26, #0x0                   	// #0
  414c78:	b	414928 <ferror@plt+0x11088>
  414c7c:	mov	w1, #0x4                   	// #4
  414c80:	b	414940 <ferror@plt+0x110a0>
  414c84:	mov	w23, #0x0                   	// #0
  414c88:	b	414960 <ferror@plt+0x110c0>
  414c8c:	mov	w1, #0x4                   	// #4
  414c90:	b	414978 <ferror@plt+0x110d8>
  414c94:	mov	w21, #0x0                   	// #0
  414c98:	b	414998 <ferror@plt+0x110f8>
  414c9c:	mov	w1, #0x4                   	// #4
  414ca0:	b	4149b0 <ferror@plt+0x11110>
  414ca4:	str	wzr, [sp, #200]
  414ca8:	b	4149d0 <ferror@plt+0x11130>
  414cac:	mov	w1, #0x4                   	// #4
  414cb0:	b	4149e8 <ferror@plt+0x11148>
  414cb4:	str	wzr, [sp, #216]
  414cb8:	b	414a08 <ferror@plt+0x11168>
  414cbc:	mov	w1, #0x4                   	// #4
  414cc0:	b	414a20 <ferror@plt+0x11180>
  414cc4:	mov	w22, #0x0                   	// #0
  414cc8:	b	414a74 <ferror@plt+0x111d4>
  414ccc:	add	x1, x0, #0x1
  414cd0:	str	x1, [sp, #192]
  414cd4:	cmp	x1, x19
  414cd8:	b.cc	414d30 <ferror@plt+0x11490>  // b.lo, b.ul, b.last
  414cdc:	subs	x1, x19, x0
  414ce0:	csel	w1, wzr, w1, ls  // ls = plast
  414ce4:	sub	w4, w1, #0x1
  414ce8:	cmp	w4, #0x7
  414cec:	b.hi	414d38 <ferror@plt+0x11498>  // b.pmore
  414cf0:	adrp	x4, 45c000 <_bfd_std_section+0x3120>
  414cf4:	ldr	x4, [x4, #680]
  414cf8:	blr	x4
  414cfc:	and	w1, w0, #0xff
  414d00:	ldr	x0, [sp, #224]
  414d04:	str	w1, [sp, #240]
  414d08:	bl	4037a0 <printf@plt>
  414d0c:	ldr	w1, [sp, #240]
  414d10:	cbz	w1, 414d24 <ferror@plt+0x11484>
  414d14:	ldr	x0, [sp, #232]
  414d18:	ldrh	w0, [x0, w1, sxtw #1]
  414d1c:	tst	x0, #0x10
  414d20:	csel	w27, w27, wzr, ne  // ne = any
  414d24:	add	w28, w28, #0x1
  414d28:	ldr	x0, [sp, #192]
  414d2c:	b	414ab0 <ferror@plt+0x11210>
  414d30:	mov	w1, #0x1                   	// #1
  414d34:	b	414ce4 <ferror@plt+0x11444>
  414d38:	mov	w1, #0x0                   	// #0
  414d3c:	b	414d00 <ferror@plt+0x11460>
  414d40:	bl	403800 <putchar@plt>
  414d44:	b	414ad4 <ferror@plt+0x11234>
  414d48:	ldr	x1, [sp, #192]
  414d4c:	add	x20, x0, x1
  414d50:	cmp	x20, x19
  414d54:	b.cc	414dac <ferror@plt+0x1150c>  // b.lo, b.ul, b.last
  414d58:	sub	x2, x20, x1
  414d5c:	sub	x1, x19, x0
  414d60:	cmp	x19, x2
  414d64:	csel	w1, wzr, w1, ls  // ls = plast
  414d68:	sub	w2, w1, #0x1
  414d6c:	cmp	w2, #0x7
  414d70:	b.hi	414db4 <ferror@plt+0x11514>  // b.pmore
  414d74:	adrp	x2, 45c000 <_bfd_std_section+0x3120>
  414d78:	ldr	x2, [x2, #680]
  414d7c:	blr	x2
  414d80:	mov	x28, x0
  414d84:	mov	x1, x27
  414d88:	mov	w2, #0x5                   	// #5
  414d8c:	mov	x0, #0x0                   	// #0
  414d90:	bl	403700 <dcgettext@plt>
  414d94:	mov	w1, w22
  414d98:	mov	x2, x28
  414d9c:	bl	4037a0 <printf@plt>
  414da0:	add	w22, w22, #0x1
  414da4:	mov	x0, x20
  414da8:	b	414b2c <ferror@plt+0x1128c>
  414dac:	ldr	w1, [sp, #172]
  414db0:	b	414d68 <ferror@plt+0x114c8>
  414db4:	mov	x28, #0x0                   	// #0
  414db8:	b	414d84 <ferror@plt+0x114e4>
  414dbc:	ldr	x1, [sp, #192]
  414dc0:	add	x28, x0, x1
  414dc4:	cmp	x28, x19
  414dc8:	b.cc	414e20 <ferror@plt+0x11580>  // b.lo, b.ul, b.last
  414dcc:	sub	x2, x28, x1
  414dd0:	sub	x1, x19, x0
  414dd4:	cmp	x19, x2
  414dd8:	csel	w1, wzr, w1, ls  // ls = plast
  414ddc:	sub	w2, w1, #0x1
  414de0:	cmp	w2, #0x7
  414de4:	b.hi	414e28 <ferror@plt+0x11588>  // b.pmore
  414de8:	adrp	x2, 45c000 <_bfd_std_section+0x3120>
  414dec:	ldr	x2, [x2, #680]
  414df0:	blr	x2
  414df4:	mov	x27, x0
  414df8:	mov	x1, x22
  414dfc:	mov	w2, #0x5                   	// #5
  414e00:	mov	x0, #0x0                   	// #0
  414e04:	bl	403700 <dcgettext@plt>
  414e08:	mov	w1, w20
  414e0c:	mov	x2, x27
  414e10:	bl	4037a0 <printf@plt>
  414e14:	add	w20, w20, #0x1
  414e18:	mov	x0, x28
  414e1c:	b	414b70 <ferror@plt+0x112d0>
  414e20:	ldr	w1, [sp, #172]
  414e24:	b	414ddc <ferror@plt+0x1153c>
  414e28:	mov	x27, #0x0                   	// #0
  414e2c:	b	414df8 <ferror@plt+0x11558>
  414e30:	add	x25, x0, #0x8
  414e34:	cmp	x25, x19
  414e38:	b.cc	414e98 <ferror@plt+0x115f8>  // b.lo, b.ul, b.last
  414e3c:	subs	x1, x19, x0
  414e40:	csel	w1, wzr, w1, ls  // ls = plast
  414e44:	sub	w2, w1, #0x1
  414e48:	cmp	w2, #0x7
  414e4c:	b.hi	414ea0 <ferror@plt+0x11600>  // b.pmore
  414e50:	adrp	x2, 45c000 <_bfd_std_section+0x3120>
  414e54:	ldr	x2, [x2, #680]
  414e58:	blr	x2
  414e5c:	mov	x27, x0
  414e60:	mov	w2, #0x5                   	// #5
  414e64:	mov	x1, x22
  414e68:	mov	x0, #0x0                   	// #0
  414e6c:	bl	403700 <dcgettext@plt>
  414e70:	mov	w1, w20
  414e74:	bl	4037a0 <printf@plt>
  414e78:	mov	w1, #0x8                   	// #8
  414e7c:	mov	x0, x27
  414e80:	bl	40a8f0 <ferror@plt+0x7050>
  414e84:	add	w20, w20, #0x1
  414e88:	mov	w0, #0xa                   	// #10
  414e8c:	bl	403800 <putchar@plt>
  414e90:	mov	x0, x25
  414e94:	b	414bb0 <ferror@plt+0x11310>
  414e98:	mov	w1, #0x8                   	// #8
  414e9c:	b	414e44 <ferror@plt+0x115a4>
  414ea0:	mov	x27, #0x0                   	// #0
  414ea4:	b	414e60 <ferror@plt+0x115c0>
  414ea8:	ldr	w1, [x26, x0, lsl #2]
  414eac:	cbz	w1, 414eb4 <ferror@plt+0x11614>
  414eb0:	add	x28, x28, #0x1
  414eb4:	add	x0, x0, #0x1
  414eb8:	cmp	x23, x0
  414ebc:	b.hi	414ea8 <ferror@plt+0x11608>  // b.pmore
  414ec0:	mov	x3, x23
  414ec4:	mov	w4, #0x5                   	// #5
  414ec8:	adrp	x2, 436000 <warn@@Base+0x7ff8>
  414ecc:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  414ed0:	add	x2, x2, #0xe99
  414ed4:	add	x1, x1, #0xeb3
  414ed8:	mov	x0, #0x0                   	// #0
  414edc:	bl	4035d0 <dcngettext@plt>
  414ee0:	mov	x2, x23
  414ee4:	mov	x1, x28
  414ee8:	bl	4037a0 <printf@plt>
  414eec:	mov	x25, #0x0                   	// #0
  414ef0:	mov	x0, #0x0                   	// #0
  414ef4:	mov	x1, #0x0                   	// #0
  414ef8:	mov	x23, #0x0                   	// #0
  414efc:	mov	w2, #0x0                   	// #0
  414f00:	cmp	x27, x0
  414f04:	b.hi	414f68 <ferror@plt+0x116c8>  // b.pmore
  414f08:	mov	w2, #0x5                   	// #5
  414f0c:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  414f10:	mov	x0, #0x0                   	// #0
  414f14:	add	x1, x1, #0xecc
  414f18:	bl	403700 <dcgettext@plt>
  414f1c:	add	x28, x28, x23
  414f20:	mov	x3, x25
  414f24:	mov	x2, x23
  414f28:	mov	x1, x27
  414f2c:	bl	4037a0 <printf@plt>
  414f30:	cmp	x27, x28
  414f34:	b.eq	414fb0 <ferror@plt+0x11710>  // b.none
  414f38:	adrp	x3, 43b000 <warn@@Base+0xcff8>
  414f3c:	add	x3, x3, #0x928
  414f40:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  414f44:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  414f48:	add	x3, x3, #0xa6a
  414f4c:	add	x1, x1, #0xedd
  414f50:	add	x0, x0, #0xf15
  414f54:	mov	w2, #0x2308                	// #8968
  414f58:	bl	4037c0 <__assert_fail@plt>
  414f5c:	mov	x0, #0x0                   	// #0
  414f60:	mov	x28, #0x0                   	// #0
  414f64:	b	414eb8 <ferror@plt+0x11618>
  414f68:	ldr	x3, [sp, #232]
  414f6c:	ldr	w3, [x3, x0, lsl #2]
  414f70:	cbz	x0, 414f9c <ferror@plt+0x116fc>
  414f74:	udiv	w4, w2, w21
  414f78:	msub	w2, w4, w21, w2
  414f7c:	udiv	w4, w3, w21
  414f80:	msub	w4, w4, w21, w3
  414f84:	cmp	w2, w4
  414f88:	b.ne	414fa8 <ferror@plt+0x11708>  // b.any
  414f8c:	add	x1, x1, #0x1
  414f90:	add	x23, x23, #0x1
  414f94:	cmp	x25, x1
  414f98:	csel	x25, x25, x1, cs  // cs = hs, nlast
  414f9c:	add	x0, x0, #0x1
  414fa0:	mov	w2, w3
  414fa4:	b	414f00 <ferror@plt+0x11660>
  414fa8:	mov	x1, #0x0                   	// #0
  414fac:	b	414f9c <ferror@plt+0x116fc>
  414fb0:	adrp	x26, 436000 <warn@@Base+0x7ff8>
  414fb4:	add	x26, x26, #0xf72
  414fb8:	mov	x23, #0x0                   	// #0
  414fbc:	mov	x28, #0x0                   	// #0
  414fc0:	mov	x27, #0x100                 	// #256
  414fc4:	mov	x0, x20
  414fc8:	add	x4, sp, #0x11c
  414fcc:	add	x3, sp, #0x118
  414fd0:	mov	x1, x22
  414fd4:	mov	w2, #0x0                   	// #0
  414fd8:	bl	40da44 <ferror@plt+0xa1a4>
  414fdc:	mov	x25, x0
  414fe0:	ldr	w0, [sp, #280]
  414fe4:	lsl	x21, x23, #4
  414fe8:	add	x20, x20, x0
  414fec:	ldr	w0, [sp, #284]
  414ff0:	bl	40c10c <ferror@plt+0x886c>
  414ff4:	cbz	x25, 41511c <ferror@plt+0x1187c>
  414ff8:	cmp	x23, x24
  414ffc:	b.ne	41501c <ferror@plt+0x1177c>  // b.any
  415000:	lsl	x24, x23, #1
  415004:	mov	x0, x28
  415008:	cmp	x24, #0x100
  41500c:	csel	x24, x24, x27, cs  // cs = hs, nlast
  415010:	lsl	x1, x24, #4
  415014:	bl	4031e0 <xrealloc@plt>
  415018:	mov	x28, x0
  41501c:	cmp	x23, x24
  415020:	b.cs	4150f0 <ferror@plt+0x11850>  // b.hs, b.nlast
  415024:	add	x21, x28, x21
  415028:	mov	x0, x28
  41502c:	cmp	x21, x0
  415030:	b.ls	415068 <ferror@plt+0x117c8>  // b.plast
  415034:	ldr	x1, [x0]
  415038:	cmp	x1, x25
  41503c:	b.ne	415114 <ferror@plt+0x11874>  // b.any
  415040:	mov	x1, x26
  415044:	mov	w2, #0x5                   	// #5
  415048:	mov	x0, #0x0                   	// #0
  41504c:	bl	403700 <dcgettext@plt>
  415050:	ldr	x1, [sp, #176]
  415054:	ldr	x2, [x1, #32]
  415058:	ldr	x1, [sp, #160]
  41505c:	sub	x2, x1, x2
  415060:	mov	x1, x25
  415064:	bl	42e008 <warn@@Base>
  415068:	stp	x25, x20, [x21]
  41506c:	mov	x0, x20
  415070:	add	x3, sp, #0x11c
  415074:	mov	x1, x22
  415078:	mov	x4, #0x0                   	// #0
  41507c:	mov	w2, #0x0                   	// #0
  415080:	bl	40da44 <ferror@plt+0xa1a4>
  415084:	ldr	w0, [sp, #284]
  415088:	add	x23, x23, #0x1
  41508c:	add	x20, x20, x0
  415090:	add	x4, sp, #0x11c
  415094:	add	x3, sp, #0x118
  415098:	mov	x1, x22
  41509c:	mov	w2, #0x0                   	// #0
  4150a0:	mov	x0, x20
  4150a4:	bl	40da44 <ferror@plt+0xa1a4>
  4150a8:	mov	x21, x0
  4150ac:	ldr	w0, [sp, #280]
  4150b0:	add	x20, x20, x0
  4150b4:	ldr	w0, [sp, #284]
  4150b8:	bl	40c10c <ferror@plt+0x886c>
  4150bc:	mov	x0, x20
  4150c0:	add	x4, sp, #0x11c
  4150c4:	add	x3, sp, #0x118
  4150c8:	mov	x1, x22
  4150cc:	mov	w2, #0x0                   	// #0
  4150d0:	bl	40da44 <ferror@plt+0xa1a4>
  4150d4:	orr	x21, x21, x0
  4150d8:	ldr	w0, [sp, #280]
  4150dc:	add	x20, x20, x0
  4150e0:	ldr	w0, [sp, #284]
  4150e4:	bl	40c10c <ferror@plt+0x886c>
  4150e8:	cbnz	x21, 415090 <ferror@plt+0x117f0>
  4150ec:	b	414fc4 <ferror@plt+0x11724>
  4150f0:	adrp	x3, 43b000 <warn@@Base+0xcff8>
  4150f4:	add	x3, x3, #0x928
  4150f8:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  4150fc:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  415100:	add	x3, x3, #0xa6a
  415104:	add	x1, x1, #0xedd
  415108:	add	x0, x0, #0xf45
  41510c:	mov	w2, #0x2323                	// #8995
  415110:	b	414f58 <ferror@plt+0x116b8>
  415114:	add	x0, x0, #0x10
  415118:	b	41502c <ferror@plt+0x1178c>
  41511c:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  415120:	add	x1, x1, #0xd79
  415124:	mov	w2, #0x5                   	// #5
  415128:	mov	x0, #0x0                   	// #0
  41512c:	bl	403700 <dcgettext@plt>
  415130:	mov	x26, #0x0                   	// #0
  415134:	bl	4037a0 <printf@plt>
  415138:	mov	w27, #0x0                   	// #0
  41513c:	add	x0, x28, x21
  415140:	str	x0, [sp, #256]
  415144:	ldr	w0, [sp, #200]
  415148:	mov	w20, w26
  41514c:	cmp	w0, w26
  415150:	b.hi	415164 <ferror@plt+0x118c4>  // b.pmore
  415154:	mov	x0, x28
  415158:	bl	403510 <free@plt>
  41515c:	str	x19, [sp, #160]
  415160:	b	414654 <ferror@plt+0x10db4>
  415164:	ldr	x0, [sp, #192]
  415168:	mov	w21, w27
  41516c:	add	x24, x0, w27, uxtw
  415170:	ldr	x0, [sp, #208]
  415174:	add	x0, x0, x24
  415178:	cmp	x19, x0
  41517c:	b.hi	415320 <ferror@plt+0x11a80>  // b.pmore
  415180:	ldr	x0, [sp, #208]
  415184:	add	x0, x0, x21
  415188:	sub	x1, x19, x0
  41518c:	cmp	x0, x19
  415190:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  415194:	sub	w0, w1, #0x1
  415198:	cmp	w0, #0x7
  41519c:	b.hi	415328 <ferror@plt+0x11a88>  // b.pmore
  4151a0:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  4151a4:	ldr	x2, [x0, #680]
  4151a8:	ldr	x0, [sp, #208]
  4151ac:	add	x0, x0, x21
  4151b0:	blr	x2
  4151b4:	mov	x23, x0
  4151b8:	ldr	x0, [sp, #224]
  4151bc:	add	x24, x0, x24
  4151c0:	cmp	x19, x24
  4151c4:	b.hi	415330 <ferror@plt+0x11a90>  // b.pmore
  4151c8:	add	x0, x0, x21
  4151cc:	sub	x1, x19, x0
  4151d0:	cmp	x0, x19
  4151d4:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  4151d8:	sub	w0, w1, #0x1
  4151dc:	cmp	w0, #0x7
  4151e0:	b.hi	415338 <ferror@plt+0x11a98>  // b.pmore
  4151e4:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  4151e8:	ldr	x2, [x0, #680]
  4151ec:	ldr	x0, [sp, #224]
  4151f0:	add	x0, x0, x21
  4151f4:	blr	x2
  4151f8:	mov	x21, x0
  4151fc:	ldr	x0, [sp, #232]
  415200:	ldr	w24, [x0, x26, lsl #2]
  415204:	mov	x0, x23
  415208:	bl	40c260 <ferror@plt+0x89c0>
  41520c:	mov	x3, x0
  415210:	mov	w1, w20
  415214:	mov	w2, w24
  415218:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  41521c:	add	x0, x0, #0xfb3
  415220:	bl	4037a0 <printf@plt>
  415224:	mov	w20, #0xfffffffe            	// #-2
  415228:	add	x0, x22, x21
  41522c:	str	x0, [sp, #240]
  415230:	mov	x21, x0
  415234:	mov	x0, #0xffffffffffffffff    	// #-1
  415238:	str	x0, [sp, #216]
  41523c:	ldr	x24, [sp, #216]
  415240:	add	x4, sp, #0x11c
  415244:	add	x3, sp, #0x118
  415248:	mov	x1, x19
  41524c:	mov	w2, #0x0                   	// #0
  415250:	mov	x0, x21
  415254:	str	x24, [sp, #216]
  415258:	bl	40da44 <ferror@plt+0xa1a4>
  41525c:	mov	x24, x0
  415260:	ldr	w0, [sp, #284]
  415264:	ldr	w23, [sp, #280]
  415268:	bl	40c10c <ferror@plt+0x886c>
  41526c:	cmn	w20, #0x1
  415270:	b.eq	415340 <ferror@plt+0x11aa0>  // b.none
  415274:	cbz	x24, 4152e8 <ferror@plt+0x11a48>
  415278:	cmp	w20, #0x0
  41527c:	b.lt	4152ac <ferror@plt+0x11a0c>  // b.tstop
  415280:	ldr	x2, [sp, #216]
  415284:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  415288:	add	x1, x0, #0xd01
  41528c:	adrp	x0, 432000 <warn@@Base+0x3ff8>
  415290:	ccmp	x2, #0x0, #0x0, eq  // eq = none
  415294:	add	x0, x0, #0xddc
  415298:	csel	x1, x0, x1, eq  // eq = none
  41529c:	mov	x2, x24
  4152a0:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  4152a4:	add	x0, x0, #0xfc3
  4152a8:	bl	4037a0 <printf@plt>
  4152ac:	mov	x0, x28
  4152b0:	ldr	x1, [sp, #256]
  4152b4:	cmp	x1, x0
  4152b8:	b.hi	41534c <ferror@plt+0x11aac>  // b.pmore
  4152bc:	mov	w2, #0x5                   	// #5
  4152c0:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  4152c4:	mov	x0, #0x0                   	// #0
  4152c8:	add	x1, x1, #0xfcb
  4152cc:	bl	403700 <dcgettext@plt>
  4152d0:	ldr	x1, [sp, #176]
  4152d4:	ldr	x2, [x1, #32]
  4152d8:	ldr	x1, [sp, #160]
  4152dc:	sub	x2, x1, x2
  4152e0:	mov	x1, x24
  4152e4:	bl	42e008 <warn@@Base>
  4152e8:	cmp	w20, #0x0
  4152ec:	b.gt	415308 <ferror@plt+0x11a68>
  4152f0:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  4152f4:	add	x1, x1, #0x23
  4152f8:	mov	w2, #0x5                   	// #5
  4152fc:	mov	x0, #0x0                   	// #0
  415300:	bl	403700 <dcgettext@plt>
  415304:	bl	4037a0 <printf@plt>
  415308:	mov	w0, #0xa                   	// #10
  41530c:	bl	403800 <putchar@plt>
  415310:	ldr	w0, [sp, #172]
  415314:	add	x26, x26, #0x1
  415318:	add	w27, w27, w0
  41531c:	b	415144 <ferror@plt+0x118a4>
  415320:	ldr	w1, [sp, #172]
  415324:	b	415194 <ferror@plt+0x118f4>
  415328:	mov	x23, #0x0                   	// #0
  41532c:	b	4151b8 <ferror@plt+0x11918>
  415330:	ldr	w1, [sp, #172]
  415334:	b	4151d8 <ferror@plt+0x11938>
  415338:	mov	x21, #0x0                   	// #0
  41533c:	b	4151fc <ferror@plt+0x1195c>
  415340:	mov	w20, #0x0                   	// #0
  415344:	ldr	x21, [sp, #240]
  415348:	b	415240 <ferror@plt+0x119a0>
  41534c:	ldr	x1, [x0]
  415350:	cmp	x1, x24
  415354:	b.eq	415360 <ferror@plt+0x11ac0>  // b.none
  415358:	add	x0, x0, #0x10
  41535c:	b	4152b0 <ferror@plt+0x11a10>
  415360:	ldr	x24, [x0, #8]
  415364:	add	x4, sp, #0x11c
  415368:	add	x3, sp, #0x118
  41536c:	mov	x1, x22
  415370:	mov	x0, x24
  415374:	mov	w2, #0x0                   	// #0
  415378:	bl	40da44 <ferror@plt+0xa1a4>
  41537c:	mov	x25, x0
  415380:	ldr	w0, [sp, #280]
  415384:	add	x24, x24, x0
  415388:	ldr	w0, [sp, #284]
  41538c:	bl	40c10c <ferror@plt+0x886c>
  415390:	tbnz	w20, #31, 4153ac <ferror@plt+0x11b0c>
  415394:	mov	x0, x25
  415398:	bl	40c3f0 <ferror@plt+0x8b50>
  41539c:	mov	x1, x0
  4153a0:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  4153a4:	add	x0, x0, #0x31b
  4153a8:	bl	4037a0 <printf@plt>
  4153ac:	add	x21, x21, w23, uxtw
  4153b0:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  4153b4:	add	x0, x0, #0x31b
  4153b8:	str	x0, [sp, #264]
  4153bc:	add	x4, sp, #0x11c
  4153c0:	add	x3, sp, #0x118
  4153c4:	mov	x1, x22
  4153c8:	mov	w2, #0x0                   	// #0
  4153cc:	mov	x0, x24
  4153d0:	bl	40da44 <ferror@plt+0xa1a4>
  4153d4:	mov	x23, x0
  4153d8:	ldr	w0, [sp, #280]
  4153dc:	add	x24, x24, x0
  4153e0:	ldr	w0, [sp, #284]
  4153e4:	bl	40c10c <ferror@plt+0x886c>
  4153e8:	add	x4, sp, #0x11c
  4153ec:	add	x3, sp, #0x118
  4153f0:	mov	x1, x22
  4153f4:	mov	x0, x24
  4153f8:	mov	w2, #0x0                   	// #0
  4153fc:	bl	40da44 <ferror@plt+0xa1a4>
  415400:	mov	x25, x0
  415404:	ldr	w0, [sp, #280]
  415408:	add	x24, x24, x0
  41540c:	ldr	w0, [sp, #284]
  415410:	bl	40c10c <ferror@plt+0x886c>
  415414:	orr	x0, x23, x25
  415418:	cbz	x0, 4154bc <ferror@plt+0x11c1c>
  41541c:	tbnz	w20, #31, 415460 <ferror@plt+0x11bc0>
  415420:	mov	w0, w23
  415424:	bl	4314ec <warn@@Base+0x34e4>
  415428:	mov	x1, x0
  41542c:	cbnz	x0, 415458 <ferror@plt+0x11bb8>
  415430:	mov	w2, #0x5                   	// #5
  415434:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  415438:	add	x1, x1, #0xc
  41543c:	bl	403700 <dcgettext@plt>
  415440:	mov	x2, x0
  415444:	mov	x1, #0x64                  	// #100
  415448:	ldr	x0, [sp, #248]
  41544c:	mov	x3, x23
  415450:	bl	403150 <snprintf@plt>
  415454:	ldr	x1, [sp, #248]
  415458:	ldr	x0, [sp, #264]
  41545c:	bl	4037a0 <printf@plt>
  415460:	mov	w0, #0xffffffff            	// #-1
  415464:	str	w0, [sp, #56]
  415468:	mov	w0, #0x3d                  	// #61
  41546c:	strb	w0, [sp, #48]
  415470:	lsr	w0, w20, #31
  415474:	str	w0, [sp, #24]
  415478:	mov	w0, #0x5                   	// #5
  41547c:	str	w0, [sp, #8]
  415480:	ldr	x3, [sp, #160]
  415484:	str	xzr, [sp, #16]
  415488:	ldr	x0, [sp, #192]
  41548c:	str	x0, [sp]
  415490:	stp	xzr, xzr, [sp, #32]
  415494:	mov	x4, x21
  415498:	mov	x5, x19
  41549c:	mov	x1, x25
  4154a0:	mov	x7, #0x0                   	// #0
  4154a4:	mov	x6, #0x0                   	// #0
  4154a8:	mov	x2, #0x0                   	// #0
  4154ac:	mov	x0, #0x0                   	// #0
  4154b0:	bl	411104 <ferror@plt+0xd864>
  4154b4:	mov	x21, x0
  4154b8:	b	4153bc <ferror@plt+0x11b1c>
  4154bc:	add	w20, w20, #0x1
  4154c0:	b	41523c <ferror@plt+0x1199c>
  4154c4:	sub	sp, sp, #0x900
  4154c8:	stp	x29, x30, [sp, #64]
  4154cc:	add	x29, sp, #0x40
  4154d0:	stp	x25, x26, [sp, #128]
  4154d4:	mov	x25, x0
  4154d8:	stp	x19, x20, [sp, #80]
  4154dc:	mov	x19, x1
  4154e0:	ldr	x0, [x0, #32]
  4154e4:	stp	x21, x22, [sp, #96]
  4154e8:	adrp	x21, 45c000 <_bfd_std_section+0x3120>
  4154ec:	ldr	x20, [x25, #48]
  4154f0:	stp	x23, x24, [sp, #112]
  4154f4:	add	x21, x21, #0x2a8
  4154f8:	add	x20, x0, x20
  4154fc:	stp	x27, x28, [sp, #144]
  415500:	str	x0, [sp, #176]
  415504:	mov	w0, #0xa                   	// #10
  415508:	bl	40c038 <ferror@plt+0x8798>
  41550c:	mov	x1, x19
  415510:	mov	w0, #0x4                   	// #4
  415514:	bl	40c038 <ferror@plt+0x8798>
  415518:	mov	x0, x25
  41551c:	bl	40cc20 <ferror@plt+0x9380>
  415520:	ldr	x19, [sp, #176]
  415524:	cmp	x19, x20
  415528:	b.cc	415534 <ferror@plt+0x11c94>  // b.lo, b.ul, b.last
  41552c:	mov	w0, #0x1                   	// #1
  415530:	b	41557c <ferror@plt+0x11cdc>
  415534:	ldr	x0, [sp, #176]
  415538:	add	x22, x19, #0x2
  41553c:	cmp	x22, x20
  415540:	sub	x23, x19, x0
  415544:	b.cc	41559c <ferror@plt+0x11cfc>  // b.lo, b.ul, b.last
  415548:	sub	x0, x20, x19
  41554c:	mov	w1, w0
  415550:	sub	w0, w0, #0x1
  415554:	cmp	w0, #0x7
  415558:	b.ls	4155a0 <ferror@plt+0x11d00>  // b.plast
  41555c:	mov	w2, #0x5                   	// #5
  415560:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  415564:	mov	x0, #0x0                   	// #0
  415568:	add	x1, x1, #0x31
  41556c:	bl	403700 <dcgettext@plt>
  415570:	ldr	x1, [x25, #16]
  415574:	bl	42db14 <error@@Base>
  415578:	mov	w0, #0x0                   	// #0
  41557c:	ldp	x29, x30, [sp, #64]
  415580:	ldp	x19, x20, [sp, #80]
  415584:	ldp	x21, x22, [sp, #96]
  415588:	ldp	x23, x24, [sp, #112]
  41558c:	ldp	x25, x26, [sp, #128]
  415590:	ldp	x27, x28, [sp, #144]
  415594:	add	sp, sp, #0x900
  415598:	ret
  41559c:	mov	w1, #0x2                   	// #2
  4155a0:	ldr	x2, [x21]
  4155a4:	mov	x0, x19
  4155a8:	blr	x2
  4155ac:	str	x0, [sp, #192]
  4155b0:	ldr	w0, [sp, #192]
  4155b4:	sub	w0, w0, #0x4
  4155b8:	cmp	w0, #0x1
  4155bc:	b.hi	41555c <ferror@plt+0x11cbc>  // b.pmore
  4155c0:	add	x26, x19, #0x3
  4155c4:	cmp	x26, x20
  4155c8:	b.cc	4157d8 <ferror@plt+0x11f38>  // b.lo, b.ul, b.last
  4155cc:	sub	x1, x20, x22
  4155d0:	cmp	x22, x20
  4155d4:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  4155d8:	sub	w0, w1, #0x1
  4155dc:	cmp	w0, #0x7
  4155e0:	b.hi	4157e0 <ferror@plt+0x11f40>  // b.pmore
  4155e4:	ldr	x2, [x21]
  4155e8:	mov	x0, x22
  4155ec:	mov	w22, #0x4                   	// #4
  4155f0:	blr	x2
  4155f4:	tst	x0, #0x1
  4155f8:	mov	w19, w0
  4155fc:	mov	w0, #0x8                   	// #8
  415600:	csel	w22, w22, w0, eq  // eq = none
  415604:	mov	w2, #0x5                   	// #5
  415608:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  41560c:	mov	x0, #0x0                   	// #0
  415610:	add	x1, x1, #0x73
  415614:	bl	403700 <dcgettext@plt>
  415618:	mov	x1, x23
  41561c:	bl	4037a0 <printf@plt>
  415620:	mov	w2, #0x5                   	// #5
  415624:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  415628:	mov	x0, #0x0                   	// #0
  41562c:	add	x1, x1, #0x99
  415630:	bl	403700 <dcgettext@plt>
  415634:	ldr	w1, [sp, #192]
  415638:	bl	4037a0 <printf@plt>
  41563c:	mov	w2, #0x5                   	// #5
  415640:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  415644:	mov	x0, #0x0                   	// #0
  415648:	add	x1, x1, #0xbc
  41564c:	bl	403700 <dcgettext@plt>
  415650:	mov	w1, w22
  415654:	bl	4037a0 <printf@plt>
  415658:	and	w0, w19, #0x2
  41565c:	str	w0, [sp, #232]
  415660:	tbz	w19, #1, 4157fc <ferror@plt+0x11f5c>
  415664:	add	x24, x26, w22, uxtw
  415668:	cmp	x24, x20
  41566c:	b.cc	4157ec <ferror@plt+0x11f4c>  // b.lo, b.ul, b.last
  415670:	sub	x1, x20, x26
  415674:	cmp	x26, x20
  415678:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41567c:	sub	w0, w1, #0x1
  415680:	cmp	w0, #0x7
  415684:	b.hi	4157f4 <ferror@plt+0x11f54>  // b.pmore
  415688:	ldr	x2, [x21]
  41568c:	mov	x0, x26
  415690:	blr	x2
  415694:	mov	x23, x0
  415698:	mov	x26, x24
  41569c:	mov	w2, #0x5                   	// #5
  4156a0:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  4156a4:	mov	x0, #0x0                   	// #0
  4156a8:	add	x1, x1, #0xdf
  4156ac:	bl	403700 <dcgettext@plt>
  4156b0:	mov	x1, x23
  4156b4:	bl	4037a0 <printf@plt>
  4156b8:	tbz	w19, #2, 415948 <ferror@plt+0x120a8>
  4156bc:	add	x24, x26, #0x1
  4156c0:	cmp	x24, x20
  4156c4:	b.cc	415804 <ferror@plt+0x11f64>  // b.lo, b.ul, b.last
  4156c8:	sub	x1, x20, x26
  4156cc:	cmp	x26, x20
  4156d0:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  4156d4:	sub	w0, w1, #0x1
  4156d8:	cmp	w0, #0x7
  4156dc:	b.hi	41580c <ferror@plt+0x11f6c>  // b.pmore
  4156e0:	ldr	x2, [x21]
  4156e4:	mov	x0, x26
  4156e8:	blr	x2
  4156ec:	mov	w19, w0
  4156f0:	add	x0, sp, #0x100
  4156f4:	mov	x2, #0x800                 	// #2048
  4156f8:	mov	w1, #0x0                   	// #0
  4156fc:	bl	403280 <memset@plt>
  415700:	cbz	w19, 415984 <ferror@plt+0x120e4>
  415704:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  415708:	add	x1, x1, #0x105
  41570c:	mov	w2, #0x5                   	// #5
  415710:	mov	x0, #0x0                   	// #0
  415714:	mov	x26, x24
  415718:	bl	403700 <dcgettext@plt>
  41571c:	bl	4037a0 <printf@plt>
  415720:	mov	w27, #0x0                   	// #0
  415724:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  415728:	add	x0, x0, #0x148
  41572c:	str	x0, [sp, #216]
  415730:	add	x5, x26, #0x1
  415734:	cmp	x5, x20
  415738:	b.cc	415814 <ferror@plt+0x11f74>  // b.lo, b.ul, b.last
  41573c:	subs	x1, x20, x26
  415740:	csel	w1, wzr, w1, ls  // ls = plast
  415744:	sub	w0, w1, #0x1
  415748:	cmp	w0, #0x7
  41574c:	b.hi	41581c <ferror@plt+0x11f7c>  // b.pmore
  415750:	ldr	x2, [x21]
  415754:	mov	x0, x26
  415758:	str	x5, [sp, #168]
  41575c:	blr	x2
  415760:	mov	w28, w0
  415764:	ldr	x5, [sp, #168]
  415768:	add	x0, sp, #0x100
  41576c:	mov	w2, #0x0                   	// #0
  415770:	add	x4, sp, #0xfc
  415774:	add	x3, sp, #0xf8
  415778:	mov	x1, x20
  41577c:	str	x5, [x0, w28, uxtw #3]
  415780:	mov	x0, x5
  415784:	str	x5, [sp, #168]
  415788:	bl	40da44 <ferror@plt+0xa1a4>
  41578c:	mov	x24, x0
  415790:	ldp	w3, w0, [sp, #248]
  415794:	ldr	x5, [sp, #168]
  415798:	add	x26, x5, x3
  41579c:	bl	40c10c <ferror@plt+0x886c>
  4157a0:	mov	w2, #0x5                   	// #5
  4157a4:	cbnz	x24, 415824 <ferror@plt+0x11f84>
  4157a8:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  4157ac:	mov	x0, #0x0                   	// #0
  4157b0:	add	x1, x1, #0x124
  4157b4:	bl	403700 <dcgettext@plt>
  4157b8:	mov	w1, w28
  4157bc:	bl	4037a0 <printf@plt>
  4157c0:	add	w27, w27, #0x1
  4157c4:	cmp	w19, w27
  4157c8:	b.ne	415730 <ferror@plt+0x11e90>  // b.any
  4157cc:	add	x0, sp, #0x100
  4157d0:	str	x0, [sp, #168]
  4157d4:	b	41594c <ferror@plt+0x120ac>
  4157d8:	mov	w1, #0x1                   	// #1
  4157dc:	b	4155d8 <ferror@plt+0x11d38>
  4157e0:	mov	w19, #0x0                   	// #0
  4157e4:	mov	w22, #0x4                   	// #4
  4157e8:	b	415604 <ferror@plt+0x11d64>
  4157ec:	mov	w1, w22
  4157f0:	b	41567c <ferror@plt+0x11ddc>
  4157f4:	mov	x23, #0x0                   	// #0
  4157f8:	b	415698 <ferror@plt+0x11df8>
  4157fc:	mov	x23, #0x0                   	// #0
  415800:	b	4156b8 <ferror@plt+0x11e18>
  415804:	mov	w1, #0x1                   	// #1
  415808:	b	4156d4 <ferror@plt+0x11e34>
  41580c:	mov	w19, #0x0                   	// #0
  415810:	b	4156f0 <ferror@plt+0x11e50>
  415814:	mov	w1, #0x1                   	// #1
  415818:	b	415744 <ferror@plt+0x11ea4>
  41581c:	mov	w28, #0x0                   	// #0
  415820:	b	415768 <ferror@plt+0x11ec8>
  415824:	ldr	x1, [sp, #216]
  415828:	mov	x0, #0x0                   	// #0
  41582c:	bl	403700 <dcgettext@plt>
  415830:	mov	w1, w28
  415834:	bl	4037a0 <printf@plt>
  415838:	sub	x0, x24, #0x1
  41583c:	str	x0, [sp, #168]
  415840:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  415844:	add	x0, x0, #0x2ab
  415848:	str	x0, [sp, #200]
  41584c:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  415850:	add	x0, x0, #0xceb
  415854:	mov	x28, #0x0                   	// #0
  415858:	str	x0, [sp, #208]
  41585c:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  415860:	add	x0, x0, #0xb3e
  415864:	str	x0, [sp, #184]
  415868:	mov	x0, x26
  41586c:	add	x26, x26, #0x1
  415870:	cmp	x26, x20
  415874:	b.cc	4158fc <ferror@plt+0x1205c>  // b.lo, b.ul, b.last
  415878:	sub	x2, x26, #0x1
  41587c:	sub	x1, x20, x0
  415880:	cmp	x20, x2
  415884:	csel	w1, wzr, w1, ls  // ls = plast
  415888:	sub	w2, w1, #0x1
  41588c:	cmp	w2, #0x7
  415890:	b.hi	415904 <ferror@plt+0x12064>  // b.pmore
  415894:	ldr	x2, [x21]
  415898:	blr	x2
  41589c:	mov	w4, w0
  4158a0:	mov	w5, w4
  4158a4:	str	x5, [sp, #224]
  4158a8:	mov	x0, x5
  4158ac:	str	w4, [sp, #236]
  4158b0:	bl	40c4f4 <ferror@plt+0x8c54>
  4158b4:	ldr	x1, [sp, #168]
  4158b8:	ldr	x2, [sp, #200]
  4158bc:	cmp	x1, x28
  4158c0:	ldr	x1, [sp, #208]
  4158c4:	csel	x2, x1, x2, eq  // eq = none
  4158c8:	mov	x1, x0
  4158cc:	ldr	x0, [sp, #184]
  4158d0:	bl	4037a0 <printf@plt>
  4158d4:	ldr	w4, [sp, #236]
  4158d8:	ldr	x5, [sp, #224]
  4158dc:	cmp	w4, #0xf
  4158e0:	b.hi	41590c <ferror@plt+0x1206c>  // b.pmore
  4158e4:	cmp	w4, #0x2
  4158e8:	b.ls	415914 <ferror@plt+0x12074>  // b.plast
  4158ec:	add	x28, x28, #0x1
  4158f0:	cmp	x24, x28
  4158f4:	b.ne	415868 <ferror@plt+0x11fc8>  // b.any
  4158f8:	b	4157c0 <ferror@plt+0x11f20>
  4158fc:	mov	w1, #0x1                   	// #1
  415900:	b	415888 <ferror@plt+0x11fe8>
  415904:	mov	w4, #0x0                   	// #0
  415908:	b	4158a0 <ferror@plt+0x12000>
  41590c:	cmp	w4, #0x17
  415910:	b.eq	4158ec <ferror@plt+0x1204c>  // b.none
  415914:	mov	w2, #0x5                   	// #5
  415918:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  41591c:	mov	x0, #0x0                   	// #0
  415920:	add	x1, x1, #0x166
  415924:	str	x5, [sp, #168]
  415928:	bl	403700 <dcgettext@plt>
  41592c:	ldr	x5, [sp, #168]
  415930:	mov	x19, x0
  415934:	mov	x0, x5
  415938:	bl	40c4f4 <ferror@plt+0x8c54>
  41593c:	mov	x1, x0
  415940:	mov	x0, x19
  415944:	b	415574 <ferror@plt+0x11cd4>
  415948:	str	xzr, [sp, #168]
  41594c:	mov	w0, #0xa                   	// #10
  415950:	bl	403800 <putchar@plt>
  415954:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  415958:	add	x0, x0, #0x3d4
  41595c:	str	x0, [sp, #208]
  415960:	cmp	x26, x20
  415964:	b.cc	41598c <ferror@plt+0x120ec>  // b.lo, b.ul, b.last
  415968:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  41596c:	add	x1, x1, #0x188
  415970:	mov	w2, #0x5                   	// #5
  415974:	mov	x0, #0x0                   	// #0
  415978:	bl	403700 <dcgettext@plt>
  41597c:	bl	42db14 <error@@Base>
  415980:	b	415578 <ferror@plt+0x11cd8>
  415984:	mov	x26, x24
  415988:	b	4157cc <ferror@plt+0x11f2c>
  41598c:	add	x19, x26, #0x1
  415990:	cmp	x19, x20
  415994:	b.cc	4159b8 <ferror@plt+0x12118>  // b.lo, b.ul, b.last
  415998:	sub	x0, x20, x26
  41599c:	mov	w1, w0
  4159a0:	sub	w0, w0, #0x1
  4159a4:	cmp	w0, #0x7
  4159a8:	b.ls	4159bc <ferror@plt+0x1211c>  // b.plast
  4159ac:	mov	w0, #0xa                   	// #10
  4159b0:	bl	403800 <putchar@plt>
  4159b4:	b	415524 <ferror@plt+0x11c84>
  4159b8:	mov	w1, #0x1                   	// #1
  4159bc:	ldr	x2, [x21]
  4159c0:	mov	x0, x26
  4159c4:	blr	x2
  4159c8:	mov	x28, x0
  4159cc:	mov	w26, w0
  4159d0:	cbz	w0, 4159ac <ferror@plt+0x1210c>
  4159d4:	sub	w1, w0, #0x1
  4159d8:	cmp	w1, #0x9
  4159dc:	b.hi	4161f0 <ferror@plt+0x12950>  // b.pmore
  4159e0:	adrp	x0, 43a000 <warn@@Base+0xbff8>
  4159e4:	add	x0, x0, #0x69c
  4159e8:	ldrh	w0, [x0, w1, uxtw #1]
  4159ec:	adr	x1, 4159f8 <ferror@plt+0x12158>
  4159f0:	add	x0, x1, w0, sxth #2
  4159f4:	br	x0
  4159f8:	mov	x0, x19
  4159fc:	add	x4, sp, #0xfc
  415a00:	add	x3, sp, #0xf8
  415a04:	mov	x1, x20
  415a08:	mov	w2, #0x0                   	// #0
  415a0c:	bl	40da44 <ferror@plt+0xa1a4>
  415a10:	str	x0, [sp, #200]
  415a14:	ldr	w0, [sp, #248]
  415a18:	add	x19, x19, x0
  415a1c:	ldr	x0, [sp, #200]
  415a20:	tst	x0, #0xffffffff00000000
  415a24:	b.eq	415a34 <ferror@plt+0x12194>  // b.none
  415a28:	ldr	w0, [sp, #252]
  415a2c:	orr	w0, w0, #0x2
  415a30:	str	w0, [sp, #252]
  415a34:	ldr	w0, [sp, #252]
  415a38:	bl	40c10c <ferror@plt+0x886c>
  415a3c:	mov	x0, x19
  415a40:	add	x4, sp, #0xfc
  415a44:	add	x3, sp, #0xf8
  415a48:	mov	x1, x20
  415a4c:	mov	w2, #0x0                   	// #0
  415a50:	bl	40da44 <ferror@plt+0xa1a4>
  415a54:	str	x0, [sp, #184]
  415a58:	ldr	w0, [sp, #248]
  415a5c:	add	x19, x19, x0
  415a60:	ldr	x0, [sp, #184]
  415a64:	and	x28, x0, #0xffffffff
  415a68:	tst	x0, #0xffffffff00000000
  415a6c:	b.eq	415a7c <ferror@plt+0x121dc>  // b.none
  415a70:	ldr	w0, [sp, #252]
  415a74:	orr	w0, w0, #0x2
  415a78:	str	w0, [sp, #252]
  415a7c:	ldr	w0, [sp, #252]
  415a80:	bl	40c10c <ferror@plt+0x886c>
  415a84:	ldr	w0, [sp, #232]
  415a88:	cbnz	w0, 415acc <ferror@plt+0x1222c>
  415a8c:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  415a90:	add	x1, x1, #0x1b2
  415a94:	mov	w2, #0x5                   	// #5
  415a98:	mov	x0, #0x0                   	// #0
  415a9c:	bl	403700 <dcgettext@plt>
  415aa0:	bl	42db14 <error@@Base>
  415aa4:	mov	w2, #0x5                   	// #5
  415aa8:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  415aac:	mov	x0, #0x0                   	// #0
  415ab0:	add	x1, x1, #0x1f1
  415ab4:	bl	403700 <dcgettext@plt>
  415ab8:	ldr	w2, [sp, #184]
  415abc:	ldr	w1, [sp, #200]
  415ac0:	bl	4037a0 <printf@plt>
  415ac4:	mov	x26, x19
  415ac8:	b	415960 <ferror@plt+0x120c0>
  415acc:	adrp	x3, 457000 <memcpy@GLIBC_2.17>
  415ad0:	add	x3, x3, #0xbf0
  415ad4:	ldr	x7, [x3, #480]
  415ad8:	cbz	x7, 415aa4 <ferror@plt+0x12204>
  415adc:	ldr	x1, [x3, #496]
  415ae0:	cmp	x23, x1
  415ae4:	b.cs	415aa4 <ferror@plt+0x12204>  // b.hs, b.nlast
  415ae8:	cbz	x28, 415aa4 <ferror@plt+0x12204>
  415aec:	add	x26, x7, x23
  415af0:	add	x27, x7, x1
  415af4:	add	x24, x26, #0x4
  415af8:	cmp	x27, x24
  415afc:	b.hi	415c8c <ferror@plt+0x123ec>  // b.pmore
  415b00:	sub	x1, x1, x23
  415b04:	cmp	x26, x27
  415b08:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  415b0c:	sub	w0, w1, #0x1
  415b10:	cmp	w0, #0x7
  415b14:	b.hi	415c9c <ferror@plt+0x123fc>  // b.pmore
  415b18:	ldr	x4, [x21]
  415b1c:	mov	x0, x26
  415b20:	blr	x4
  415b24:	mov	x1, #0xffffffff            	// #4294967295
  415b28:	cmp	x0, x1
  415b2c:	adrp	x1, 457000 <memcpy@GLIBC_2.17>
  415b30:	add	x3, x1, #0xbf0
  415b34:	b.ne	415ca0 <ferror@plt+0x12400>  // b.any
  415b38:	add	x26, x26, #0xc
  415b3c:	cmp	x27, x26
  415b40:	b.hi	415c94 <ferror@plt+0x123f4>  // b.pmore
  415b44:	subs	x1, x27, x24
  415b48:	csel	w1, wzr, w1, ls  // ls = plast
  415b4c:	sub	w0, w1, #0x1
  415b50:	cmp	w0, #0x7
  415b54:	b.hi	415cac <ferror@plt+0x1240c>  // b.pmore
  415b58:	ldr	x4, [x21]
  415b5c:	mov	x0, x24
  415b60:	mov	x24, x26
  415b64:	mov	w26, #0x8                   	// #8
  415b68:	blr	x4
  415b6c:	adrp	x2, 457000 <memcpy@GLIBC_2.17>
  415b70:	add	x3, x2, #0xbf0
  415b74:	mov	x1, #0xc                   	// #12
  415b78:	adds	x1, x1, x0
  415b7c:	b.cs	415aa4 <ferror@plt+0x12204>  // b.hs, b.nlast
  415b80:	ldr	x0, [x3, #496]
  415b84:	cmp	x1, x0
  415b88:	b.hi	415aa4 <ferror@plt+0x12204>  // b.pmore
  415b8c:	add	x0, x24, #0x2
  415b90:	cmp	x27, x0
  415b94:	b.hi	415cc0 <ferror@plt+0x12420>  // b.pmore
  415b98:	subs	x1, x27, x24
  415b9c:	csel	w1, wzr, w1, ls  // ls = plast
  415ba0:	sub	w0, w1, #0x1
  415ba4:	cmp	w0, #0x7
  415ba8:	b.hi	415aa4 <ferror@plt+0x12204>  // b.pmore
  415bac:	ldr	x3, [x21]
  415bb0:	mov	x0, x24
  415bb4:	blr	x3
  415bb8:	sub	w1, w0, #0x2
  415bbc:	cmp	w1, #0x2
  415bc0:	b.hi	415aa4 <ferror@plt+0x12204>  // b.pmore
  415bc4:	add	w2, w26, #0x1
  415bc8:	cmp	w0, #0x4
  415bcc:	add	x2, x2, #0x2
  415bd0:	add	x6, x24, x2
  415bd4:	b.ne	415bdc <ferror@plt+0x1233c>  // b.any
  415bd8:	add	x6, x6, #0x1
  415bdc:	add	x24, x6, #0x4
  415be0:	add	x0, x6, #0x3
  415be4:	cmp	x27, x24
  415be8:	b.hi	415cc8 <ferror@plt+0x12428>  // b.pmore
  415bec:	subs	x1, x27, x0
  415bf0:	csel	w1, wzr, w1, ls  // ls = plast
  415bf4:	sub	w2, w1, #0x1
  415bf8:	cmp	w2, #0x7
  415bfc:	b.hi	415aa4 <ferror@plt+0x12204>  // b.pmore
  415c00:	ldr	x2, [x21]
  415c04:	blr	x2
  415c08:	cbz	w0, 415aa4 <ferror@plt+0x12204>
  415c0c:	sub	w0, w0, #0x1
  415c10:	add	x24, x24, x0
  415c14:	cmp	x27, x24
  415c18:	b.ls	415aa4 <ferror@plt+0x12204>  // b.plast
  415c1c:	mov	x26, x24
  415c20:	ldrb	w0, [x26]
  415c24:	cbnz	w0, 415cd0 <ferror@plt+0x12430>
  415c28:	add	x26, x26, #0x1
  415c2c:	cmp	x27, x26
  415c30:	b.ls	415aa4 <ferror@plt+0x12204>  // b.plast
  415c34:	ldrb	w0, [x26]
  415c38:	cbz	w0, 415aa4 <ferror@plt+0x12204>
  415c3c:	mov	x0, x26
  415c40:	cmp	x28, #0x1
  415c44:	sub	x1, x27, x26
  415c48:	b.ne	415cf0 <ferror@plt+0x12450>  // b.any
  415c4c:	bl	403020 <strnlen@plt>
  415c50:	add	x0, x0, #0x1
  415c54:	add	x0, x26, x0
  415c58:	cmp	x27, x0
  415c5c:	b.ls	415aa4 <ferror@plt+0x12204>  // b.plast
  415c60:	add	x4, sp, #0xfc
  415c64:	add	x3, sp, #0xf8
  415c68:	mov	x1, x27
  415c6c:	mov	w2, #0x0                   	// #0
  415c70:	bl	40da44 <ferror@plt+0xa1a4>
  415c74:	mov	x28, x0
  415c78:	ldr	w0, [sp, #252]
  415c7c:	bl	40c10c <ferror@plt+0x886c>
  415c80:	cbnz	x28, 415d84 <ferror@plt+0x124e4>
  415c84:	mov	x24, #0x0                   	// #0
  415c88:	b	415d9c <ferror@plt+0x124fc>
  415c8c:	mov	w1, #0x4                   	// #4
  415c90:	b	415b0c <ferror@plt+0x1226c>
  415c94:	mov	w1, #0x8                   	// #8
  415c98:	b	415b4c <ferror@plt+0x122ac>
  415c9c:	mov	x0, #0x0                   	// #0
  415ca0:	mov	x1, #0x4                   	// #4
  415ca4:	mov	w26, w1
  415ca8:	b	415b78 <ferror@plt+0x122d8>
  415cac:	mov	x24, x26
  415cb0:	mov	x0, #0x0                   	// #0
  415cb4:	mov	x1, #0xc                   	// #12
  415cb8:	mov	w26, #0x8                   	// #8
  415cbc:	b	415b78 <ferror@plt+0x122d8>
  415cc0:	mov	w1, #0x2                   	// #2
  415cc4:	b	415ba0 <ferror@plt+0x12300>
  415cc8:	mov	w1, #0x1                   	// #1
  415ccc:	b	415bf4 <ferror@plt+0x12354>
  415cd0:	sub	x1, x27, x26
  415cd4:	mov	x0, x26
  415cd8:	bl	403020 <strnlen@plt>
  415cdc:	add	x0, x0, #0x1
  415ce0:	add	x26, x26, x0
  415ce4:	cmp	x27, x26
  415ce8:	b.hi	415c20 <ferror@plt+0x12380>  // b.pmore
  415cec:	b	415aa4 <ferror@plt+0x12204>
  415cf0:	bl	403020 <strnlen@plt>
  415cf4:	add	x14, x0, #0x1
  415cf8:	add	x14, x26, x14
  415cfc:	add	x3, sp, #0xfc
  415d00:	mov	x1, x27
  415d04:	mov	x0, x14
  415d08:	mov	x4, #0x0                   	// #0
  415d0c:	mov	w2, #0x0                   	// #0
  415d10:	bl	40da44 <ferror@plt+0xa1a4>
  415d14:	sub	x28, x28, #0x1
  415d18:	ldr	w5, [sp, #252]
  415d1c:	add	x3, sp, #0xfc
  415d20:	mov	x1, x27
  415d24:	mov	x4, #0x0                   	// #0
  415d28:	add	x14, x14, x5
  415d2c:	mov	w2, #0x0                   	// #0
  415d30:	mov	x0, x14
  415d34:	bl	40da44 <ferror@plt+0xa1a4>
  415d38:	ldr	w5, [sp, #252]
  415d3c:	add	x3, sp, #0xfc
  415d40:	mov	x1, x27
  415d44:	mov	x4, #0x0                   	// #0
  415d48:	add	x14, x14, x5
  415d4c:	mov	w2, #0x0                   	// #0
  415d50:	mov	x0, x14
  415d54:	bl	40da44 <ferror@plt+0xa1a4>
  415d58:	ldr	w5, [sp, #252]
  415d5c:	add	x26, x14, x5
  415d60:	b	415c2c <ferror@plt+0x1238c>
  415d64:	sub	x1, x27, x24
  415d68:	mov	x0, x24
  415d6c:	bl	403020 <strnlen@plt>
  415d70:	add	x0, x0, #0x1
  415d74:	add	x24, x24, x0
  415d78:	sub	x28, x28, #0x1
  415d7c:	cmp	x27, x24
  415d80:	b.ls	415aa4 <ferror@plt+0x12204>  // b.plast
  415d84:	ldrb	w0, [x24]
  415d88:	cbz	w0, 415aa4 <ferror@plt+0x12204>
  415d8c:	cmp	x28, #0x1
  415d90:	b.ne	415d64 <ferror@plt+0x124c4>  // b.any
  415d94:	cmp	x27, x24
  415d98:	b.ls	415aa4 <ferror@plt+0x12204>  // b.plast
  415d9c:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  415da0:	mov	w2, #0x5                   	// #5
  415da4:	add	x1, x1, #0x3e5
  415da8:	mov	x0, #0x0                   	// #0
  415dac:	bl	403700 <dcgettext@plt>
  415db0:	cbnz	x24, 415dc4 <ferror@plt+0x12524>
  415db4:	adrp	x6, 433000 <warn@@Base+0x4ff8>
  415db8:	add	x24, x6, #0x268
  415dbc:	mov	x4, x24
  415dc0:	b	415dcc <ferror@plt+0x1252c>
  415dc4:	adrp	x4, 43c000 <warn@@Base+0xdff8>
  415dc8:	add	x4, x4, #0xa6b
  415dcc:	ldr	w2, [sp, #184]
  415dd0:	mov	x5, x26
  415dd4:	ldr	w1, [sp, #200]
  415dd8:	mov	x3, x24
  415ddc:	bl	4037a0 <printf@plt>
  415de0:	b	415ac4 <ferror@plt+0x12224>
  415de4:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  415de8:	add	x1, x1, #0x220
  415dec:	mov	w2, #0x5                   	// #5
  415df0:	mov	x0, #0x0                   	// #0
  415df4:	bl	403700 <dcgettext@plt>
  415df8:	bl	4037a0 <printf@plt>
  415dfc:	b	415ac4 <ferror@plt+0x12224>
  415e00:	add	x4, sp, #0xfc
  415e04:	add	x3, sp, #0xf8
  415e08:	mov	x1, x20
  415e0c:	mov	x0, x19
  415e10:	mov	w2, #0x0                   	// #0
  415e14:	bl	40da44 <ferror@plt+0xa1a4>
  415e18:	ldr	w24, [sp, #248]
  415e1c:	mov	x28, x0
  415e20:	tst	x0, #0xffffffff00000000
  415e24:	add	x24, x19, x24
  415e28:	b.eq	415e38 <ferror@plt+0x12598>  // b.none
  415e2c:	ldr	w0, [sp, #252]
  415e30:	orr	w0, w0, #0x2
  415e34:	str	w0, [sp, #252]
  415e38:	ldr	w0, [sp, #252]
  415e3c:	bl	40c10c <ferror@plt+0x886c>
  415e40:	sub	x1, x20, x24
  415e44:	mov	x0, x24
  415e48:	bl	403020 <strnlen@plt>
  415e4c:	add	x19, x0, #0x1
  415e50:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  415e54:	add	x19, x24, x19
  415e58:	add	x1, x1, #0x234
  415e5c:	mov	w2, #0x5                   	// #5
  415e60:	mov	x0, #0x0                   	// #0
  415e64:	bl	403700 <dcgettext@plt>
  415e68:	mov	x2, x24
  415e6c:	mov	w1, w28
  415e70:	bl	4037a0 <printf@plt>
  415e74:	b	415ac4 <ferror@plt+0x12224>
  415e78:	add	x4, sp, #0xfc
  415e7c:	add	x3, sp, #0xf8
  415e80:	mov	x1, x20
  415e84:	mov	x0, x19
  415e88:	mov	w2, #0x0                   	// #0
  415e8c:	bl	40da44 <ferror@plt+0xa1a4>
  415e90:	ldr	w24, [sp, #248]
  415e94:	mov	x28, x0
  415e98:	tst	x0, #0xffffffff00000000
  415e9c:	add	x24, x19, x24
  415ea0:	b.eq	415eb0 <ferror@plt+0x12610>  // b.none
  415ea4:	ldr	w0, [sp, #252]
  415ea8:	orr	w0, w0, #0x2
  415eac:	str	w0, [sp, #252]
  415eb0:	ldr	w0, [sp, #252]
  415eb4:	bl	40c10c <ferror@plt+0x886c>
  415eb8:	sub	x1, x20, x24
  415ebc:	mov	x0, x24
  415ec0:	bl	403020 <strnlen@plt>
  415ec4:	add	x19, x0, #0x1
  415ec8:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  415ecc:	add	x19, x24, x19
  415ed0:	add	x1, x1, #0x25f
  415ed4:	mov	w2, #0x5                   	// #5
  415ed8:	b	415e60 <ferror@plt+0x125c0>
  415edc:	add	x4, sp, #0xfc
  415ee0:	add	x3, sp, #0xf8
  415ee4:	mov	x1, x20
  415ee8:	mov	x0, x19
  415eec:	mov	w2, #0x0                   	// #0
  415ef0:	bl	40da44 <ferror@plt+0xa1a4>
  415ef4:	ldr	w28, [sp, #248]
  415ef8:	mov	x24, x0
  415efc:	tst	x0, #0xffffffff00000000
  415f00:	add	x28, x19, x28
  415f04:	b.eq	415f14 <ferror@plt+0x12674>  // b.none
  415f08:	ldr	w0, [sp, #252]
  415f0c:	orr	w0, w0, #0x2
  415f10:	str	w0, [sp, #252]
  415f14:	ldr	w0, [sp, #252]
  415f18:	add	x19, x28, w22, uxtw
  415f1c:	bl	40c10c <ferror@plt+0x886c>
  415f20:	cmp	x19, x20
  415f24:	b.cc	415f70 <ferror@plt+0x126d0>  // b.lo, b.ul, b.last
  415f28:	subs	x1, x20, x28
  415f2c:	csel	w1, wzr, w1, ls  // ls = plast
  415f30:	sub	w0, w1, #0x1
  415f34:	cmp	w0, #0x7
  415f38:	b.hi	415f78 <ferror@plt+0x126d8>  // b.pmore
  415f3c:	ldr	x2, [x21]
  415f40:	mov	x0, x28
  415f44:	blr	x2
  415f48:	bl	40c260 <ferror@plt+0x89c0>
  415f4c:	mov	x28, x0
  415f50:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  415f54:	add	x1, x1, #0x289
  415f58:	mov	w2, #0x5                   	// #5
  415f5c:	mov	x0, #0x0                   	// #0
  415f60:	bl	403700 <dcgettext@plt>
  415f64:	mov	x2, x28
  415f68:	mov	w1, w24
  415f6c:	b	415e70 <ferror@plt+0x125d0>
  415f70:	mov	w1, w22
  415f74:	b	415f30 <ferror@plt+0x12690>
  415f78:	mov	x0, #0x0                   	// #0
  415f7c:	b	415f48 <ferror@plt+0x126a8>
  415f80:	add	x4, sp, #0xfc
  415f84:	add	x3, sp, #0xf8
  415f88:	mov	x1, x20
  415f8c:	mov	x0, x19
  415f90:	mov	w2, #0x0                   	// #0
  415f94:	bl	40da44 <ferror@plt+0xa1a4>
  415f98:	ldr	w28, [sp, #248]
  415f9c:	mov	x24, x0
  415fa0:	tst	x0, #0xffffffff00000000
  415fa4:	add	x28, x19, x28
  415fa8:	b.eq	415fb8 <ferror@plt+0x12718>  // b.none
  415fac:	ldr	w0, [sp, #252]
  415fb0:	orr	w0, w0, #0x2
  415fb4:	str	w0, [sp, #252]
  415fb8:	ldr	w0, [sp, #252]
  415fbc:	add	x19, x28, w22, uxtw
  415fc0:	bl	40c10c <ferror@plt+0x886c>
  415fc4:	cmp	x19, x20
  415fc8:	b.cc	416004 <ferror@plt+0x12764>  // b.lo, b.ul, b.last
  415fcc:	subs	x1, x20, x28
  415fd0:	csel	w1, wzr, w1, ls  // ls = plast
  415fd4:	sub	w0, w1, #0x1
  415fd8:	cmp	w0, #0x7
  415fdc:	b.hi	41600c <ferror@plt+0x1276c>  // b.pmore
  415fe0:	ldr	x2, [x21]
  415fe4:	mov	x0, x28
  415fe8:	blr	x2
  415fec:	bl	40c260 <ferror@plt+0x89c0>
  415ff0:	mov	x28, x0
  415ff4:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  415ff8:	mov	w2, #0x5                   	// #5
  415ffc:	add	x1, x1, #0x2b9
  416000:	b	415f5c <ferror@plt+0x126bc>
  416004:	mov	w1, w22
  416008:	b	415fd4 <ferror@plt+0x12734>
  41600c:	mov	x0, #0x0                   	// #0
  416010:	b	415fec <ferror@plt+0x1274c>
  416014:	add	x24, x19, w22, uxtw
  416018:	cmp	x24, x20
  41601c:	b.cc	41606c <ferror@plt+0x127cc>  // b.lo, b.ul, b.last
  416020:	sub	x1, x20, x19
  416024:	cmp	x19, x20
  416028:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41602c:	sub	w0, w1, #0x1
  416030:	cmp	w0, #0x7
  416034:	b.hi	416074 <ferror@plt+0x127d4>  // b.pmore
  416038:	ldr	x2, [x21]
  41603c:	mov	x0, x19
  416040:	blr	x2
  416044:	mov	x19, x0
  416048:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  41604c:	add	x1, x1, #0x2e8
  416050:	mov	w2, #0x5                   	// #5
  416054:	mov	x0, #0x0                   	// #0
  416058:	bl	403700 <dcgettext@plt>
  41605c:	mov	x1, x19
  416060:	mov	x19, x24
  416064:	bl	4037a0 <printf@plt>
  416068:	b	415ac4 <ferror@plt+0x12224>
  41606c:	mov	w1, w22
  416070:	b	41602c <ferror@plt+0x1278c>
  416074:	mov	x19, #0x0                   	// #0
  416078:	b	416048 <ferror@plt+0x127a8>
  41607c:	add	x4, sp, #0xfc
  416080:	add	x3, sp, #0xf8
  416084:	mov	x1, x20
  416088:	mov	x0, x19
  41608c:	mov	w2, #0x0                   	// #0
  416090:	bl	40da44 <ferror@plt+0xa1a4>
  416094:	ldr	w28, [sp, #248]
  416098:	mov	x24, x0
  41609c:	tst	x0, #0xffffffff00000000
  4160a0:	add	x28, x19, x28
  4160a4:	b.eq	4160b4 <ferror@plt+0x12814>  // b.none
  4160a8:	ldr	w0, [sp, #252]
  4160ac:	orr	w0, w0, #0x2
  4160b0:	str	w0, [sp, #252]
  4160b4:	ldr	w0, [sp, #252]
  4160b8:	add	x19, x28, w22, uxtw
  4160bc:	bl	40c10c <ferror@plt+0x886c>
  4160c0:	cmp	x19, x20
  4160c4:	b.cc	4160fc <ferror@plt+0x1285c>  // b.lo, b.ul, b.last
  4160c8:	subs	x1, x20, x28
  4160cc:	csel	w1, wzr, w1, ls  // ls = plast
  4160d0:	sub	w0, w1, #0x1
  4160d4:	cmp	w0, #0x7
  4160d8:	b.hi	416104 <ferror@plt+0x12864>  // b.pmore
  4160dc:	ldr	x2, [x21]
  4160e0:	mov	x0, x28
  4160e4:	blr	x2
  4160e8:	mov	x28, x0
  4160ec:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  4160f0:	mov	w2, #0x5                   	// #5
  4160f4:	add	x1, x1, #0x30b
  4160f8:	b	415f5c <ferror@plt+0x126bc>
  4160fc:	mov	w1, w22
  416100:	b	4160d0 <ferror@plt+0x12830>
  416104:	mov	x28, #0x0                   	// #0
  416108:	b	4160ec <ferror@plt+0x1284c>
  41610c:	add	x4, sp, #0xfc
  416110:	add	x3, sp, #0xf8
  416114:	mov	x1, x20
  416118:	mov	x0, x19
  41611c:	mov	w2, #0x0                   	// #0
  416120:	bl	40da44 <ferror@plt+0xa1a4>
  416124:	ldr	w28, [sp, #248]
  416128:	mov	x24, x0
  41612c:	tst	x0, #0xffffffff00000000
  416130:	add	x28, x19, x28
  416134:	b.eq	416144 <ferror@plt+0x128a4>  // b.none
  416138:	ldr	w0, [sp, #252]
  41613c:	orr	w0, w0, #0x2
  416140:	str	w0, [sp, #252]
  416144:	ldr	w0, [sp, #252]
  416148:	add	x19, x28, w22, uxtw
  41614c:	bl	40c10c <ferror@plt+0x886c>
  416150:	cmp	x19, x20
  416154:	b.cc	41618c <ferror@plt+0x128ec>  // b.lo, b.ul, b.last
  416158:	subs	x1, x20, x28
  41615c:	csel	w1, wzr, w1, ls  // ls = plast
  416160:	sub	w0, w1, #0x1
  416164:	cmp	w0, #0x7
  416168:	b.hi	416194 <ferror@plt+0x128f4>  // b.pmore
  41616c:	ldr	x2, [x21]
  416170:	mov	x0, x28
  416174:	blr	x2
  416178:	mov	x28, x0
  41617c:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  416180:	mov	w2, #0x5                   	// #5
  416184:	add	x1, x1, #0x344
  416188:	b	415f5c <ferror@plt+0x126bc>
  41618c:	mov	w1, w22
  416190:	b	416160 <ferror@plt+0x128c0>
  416194:	mov	x28, #0x0                   	// #0
  416198:	b	41617c <ferror@plt+0x128dc>
  41619c:	add	x24, x19, w22, uxtw
  4161a0:	cmp	x24, x20
  4161a4:	b.cc	4161e0 <ferror@plt+0x12940>  // b.lo, b.ul, b.last
  4161a8:	sub	x1, x20, x19
  4161ac:	cmp	x19, x20
  4161b0:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  4161b4:	sub	w0, w1, #0x1
  4161b8:	cmp	w0, #0x7
  4161bc:	b.hi	4161e8 <ferror@plt+0x12948>  // b.pmore
  4161c0:	ldr	x2, [x21]
  4161c4:	mov	x0, x19
  4161c8:	blr	x2
  4161cc:	mov	x19, x0
  4161d0:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  4161d4:	mov	w2, #0x5                   	// #5
  4161d8:	add	x1, x1, #0x37c
  4161dc:	b	416054 <ferror@plt+0x127b4>
  4161e0:	mov	w1, w22
  4161e4:	b	4161b4 <ferror@plt+0x12914>
  4161e8:	mov	x19, #0x0                   	// #0
  4161ec:	b	4161d0 <ferror@plt+0x12930>
  4161f0:	ldr	x0, [sp, #168]
  4161f4:	cbz	x0, 416200 <ferror@plt+0x12960>
  4161f8:	ldr	x24, [x0, w28, uxtw #3]
  4161fc:	cbnz	x24, 416220 <ferror@plt+0x12980>
  416200:	mov	w2, #0x5                   	// #5
  416204:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  416208:	mov	x0, #0x0                   	// #0
  41620c:	add	x1, x1, #0x3a3
  416210:	bl	403700 <dcgettext@plt>
  416214:	mov	w1, w26
  416218:	bl	42db14 <error@@Base>
  41621c:	b	415578 <ferror@plt+0x11cd8>
  416220:	add	x4, sp, #0xfc
  416224:	add	x3, sp, #0xf8
  416228:	mov	x1, x20
  41622c:	mov	w2, #0x0                   	// #0
  416230:	mov	x0, x24
  416234:	bl	40da44 <ferror@plt+0xa1a4>
  416238:	mov	x26, x0
  41623c:	ldp	w1, w0, [sp, #248]
  416240:	str	w1, [sp, #184]
  416244:	bl	40c10c <ferror@plt+0x886c>
  416248:	ldr	w1, [sp, #184]
  41624c:	cbnz	x26, 416270 <ferror@plt+0x129d0>
  416250:	mov	w2, #0x5                   	// #5
  416254:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  416258:	mov	x0, #0x0                   	// #0
  41625c:	add	x1, x1, #0x3c4
  416260:	bl	403700 <dcgettext@plt>
  416264:	mov	w1, w28
  416268:	bl	4037a0 <printf@plt>
  41626c:	b	415ac4 <ferror@plt+0x12224>
  416270:	add	x24, x24, w1, uxtw
  416274:	mov	w2, #0x5                   	// #5
  416278:	ldr	x1, [sp, #208]
  41627c:	mov	x0, #0x0                   	// #0
  416280:	bl	403700 <dcgettext@plt>
  416284:	mov	w1, w28
  416288:	bl	4037a0 <printf@plt>
  41628c:	sub	x0, x26, #0x1
  416290:	mov	x28, #0x0                   	// #0
  416294:	mov	x27, x0
  416298:	mov	x0, x24
  41629c:	add	x24, x24, #0x1
  4162a0:	cmp	x24, x20
  4162a4:	b.cc	416348 <ferror@plt+0x12aa8>  // b.lo, b.ul, b.last
  4162a8:	sub	x2, x24, #0x1
  4162ac:	sub	x1, x20, x0
  4162b0:	cmp	x20, x2
  4162b4:	csel	w1, wzr, w1, ls  // ls = plast
  4162b8:	sub	w2, w1, #0x1
  4162bc:	cmp	w2, #0x7
  4162c0:	b.hi	416350 <ferror@plt+0x12ab0>  // b.pmore
  4162c4:	ldr	x2, [x21]
  4162c8:	blr	x2
  4162cc:	mov	w1, #0xffffffff            	// #-1
  4162d0:	str	w1, [sp, #56]
  4162d4:	mov	w1, #0x20                  	// #32
  4162d8:	strb	w1, [sp, #48]
  4162dc:	ldr	x3, [sp, #176]
  4162e0:	str	xzr, [sp, #16]
  4162e4:	ldr	w1, [sp, #192]
  4162e8:	mov	x4, x19
  4162ec:	str	w1, [sp, #8]
  4162f0:	mov	w1, w22
  4162f4:	str	x1, [sp]
  4162f8:	mov	x5, x20
  4162fc:	str	wzr, [sp, #24]
  416300:	sxtw	x1, w0
  416304:	stp	xzr, xzr, [sp, #32]
  416308:	mov	x7, #0x0                   	// #0
  41630c:	mov	x6, #0x0                   	// #0
  416310:	mov	x2, #0x0                   	// #0
  416314:	mov	x0, #0x0                   	// #0
  416318:	bl	411104 <ferror@plt+0xd864>
  41631c:	mov	x19, x0
  416320:	cmp	x27, x28
  416324:	b.eq	416330 <ferror@plt+0x12a90>  // b.none
  416328:	mov	w0, #0x2c                  	// #44
  41632c:	bl	403800 <putchar@plt>
  416330:	add	x28, x28, #0x1
  416334:	cmp	x26, x28
  416338:	b.ne	416298 <ferror@plt+0x129f8>  // b.any
  41633c:	mov	w0, #0xa                   	// #10
  416340:	bl	403800 <putchar@plt>
  416344:	b	415ac4 <ferror@plt+0x12224>
  416348:	mov	w1, #0x1                   	// #1
  41634c:	b	4162b8 <ferror@plt+0x12a18>
  416350:	mov	w0, #0x0                   	// #0
  416354:	b	4162cc <ferror@plt+0x12a2c>
  416358:	sub	sp, sp, #0xf0
  41635c:	stp	x29, x30, [sp, #64]
  416360:	add	x29, sp, #0x40
  416364:	stp	x19, x20, [sp, #80]
  416368:	mov	x20, x2
  41636c:	stp	x21, x22, [sp, #96]
  416370:	mov	w21, w5
  416374:	stp	x23, x24, [sp, #112]
  416378:	add	x24, x0, #0x1
  41637c:	cmp	x24, x2
  416380:	stp	x25, x26, [sp, #128]
  416384:	mov	x26, x1
  416388:	stp	x27, x28, [sp, #144]
  41638c:	stp	x3, x4, [sp, #176]
  416390:	b.cc	416414 <ferror@plt+0x12b74>  // b.lo, b.ul, b.last
  416394:	sub	x1, x2, x0
  416398:	cmp	x0, x2
  41639c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  4163a0:	sub	w2, w1, #0x1
  4163a4:	cmp	w2, #0x7
  4163a8:	b.hi	41649c <ferror@plt+0x12bfc>  // b.pmore
  4163ac:	adrp	x2, 45c000 <_bfd_std_section+0x3120>
  4163b0:	mov	x19, x24
  4163b4:	ldr	x2, [x2, #680]
  4163b8:	blr	x2
  4163bc:	and	w22, w0, #0xff
  4163c0:	mov	w14, #0x0                   	// #0
  4163c4:	cmp	w14, w22
  4163c8:	b.ne	41641c <ferror@plt+0x12b7c>  // b.any
  4163cc:	add	x4, sp, #0xec
  4163d0:	add	x3, sp, #0xe8
  4163d4:	mov	x1, x20
  4163d8:	mov	x0, x19
  4163dc:	mov	w2, #0x0                   	// #0
  4163e0:	bl	40da44 <ferror@plt+0xa1a4>
  4163e4:	str	x0, [sp, #168]
  4163e8:	ldr	w0, [sp, #232]
  4163ec:	add	x19, x19, x0
  4163f0:	ldr	w0, [sp, #236]
  4163f4:	bl	40c10c <ferror@plt+0x886c>
  4163f8:	cmp	x20, x19
  4163fc:	b.ne	4164b4 <ferror@plt+0x12c14>  // b.any
  416400:	mov	w2, #0x5                   	// #5
  416404:	cbz	w21, 4164a8 <ferror@plt+0x12c08>
  416408:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  41640c:	add	x1, x1, #0x471
  416410:	b	416474 <ferror@plt+0x12bd4>
  416414:	mov	w1, #0x1                   	// #1
  416418:	b	4163a0 <ferror@plt+0x12b00>
  41641c:	add	x3, sp, #0xec
  416420:	mov	x1, x20
  416424:	mov	x0, x19
  416428:	mov	x4, #0x0                   	// #0
  41642c:	mov	w2, #0x0                   	// #0
  416430:	bl	40da44 <ferror@plt+0xa1a4>
  416434:	ldr	w0, [sp, #236]
  416438:	add	x3, sp, #0xec
  41643c:	mov	x1, x20
  416440:	mov	x4, #0x0                   	// #0
  416444:	add	x19, x19, x0
  416448:	mov	w2, #0x0                   	// #0
  41644c:	mov	x0, x19
  416450:	bl	40da44 <ferror@plt+0xa1a4>
  416454:	ldr	w0, [sp, #236]
  416458:	add	x19, x19, x0
  41645c:	cmp	x20, x19
  416460:	b.ne	416490 <ferror@plt+0x12bf0>  // b.any
  416464:	mov	w2, #0x5                   	// #5
  416468:	cbz	w21, 416484 <ferror@plt+0x12be4>
  41646c:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  416470:	add	x1, x1, #0x425
  416474:	mov	x0, #0x0                   	// #0
  416478:	bl	403700 <dcgettext@plt>
  41647c:	bl	42e008 <warn@@Base>
  416480:	b	4164d4 <ferror@plt+0x12c34>
  416484:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  416488:	add	x1, x1, #0x44b
  41648c:	b	416474 <ferror@plt+0x12bd4>
  416490:	add	w14, w14, #0x1
  416494:	and	w14, w14, #0xff
  416498:	b	4163c4 <ferror@plt+0x12b24>
  41649c:	mov	x19, x24
  4164a0:	mov	w22, #0x0                   	// #0
  4164a4:	b	4163cc <ferror@plt+0x12b2c>
  4164a8:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  4164ac:	add	x1, x1, #0x489
  4164b0:	b	416474 <ferror@plt+0x12bd4>
  4164b4:	ldr	x0, [sp, #168]
  4164b8:	cbnz	x0, 416508 <ferror@plt+0x12c68>
  4164bc:	mov	w2, #0x5                   	// #5
  4164c0:	cbz	w21, 4164f8 <ferror@plt+0x12c58>
  4164c4:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  4164c8:	add	x1, x1, #0x4a1
  4164cc:	bl	403700 <dcgettext@plt>
  4164d0:	bl	4037a0 <printf@plt>
  4164d4:	mov	x0, x19
  4164d8:	ldp	x29, x30, [sp, #64]
  4164dc:	ldp	x19, x20, [sp, #80]
  4164e0:	ldp	x21, x22, [sp, #96]
  4164e4:	ldp	x23, x24, [sp, #112]
  4164e8:	ldp	x25, x26, [sp, #128]
  4164ec:	ldp	x27, x28, [sp, #144]
  4164f0:	add	sp, sp, #0xf0
  4164f4:	ret
  4164f8:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  4164fc:	mov	x0, #0x0                   	// #0
  416500:	add	x1, x1, #0x4c2
  416504:	b	4164cc <ferror@plt+0x12c2c>
  416508:	sub	x23, x19, x26
  41650c:	mov	w2, #0x5                   	// #5
  416510:	cbz	w21, 41656c <ferror@plt+0x12ccc>
  416514:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  416518:	add	x1, x1, #0x4e3
  41651c:	mov	x0, #0x0                   	// #0
  416520:	bl	403700 <dcgettext@plt>
  416524:	mov	x1, x23
  416528:	bl	4037a0 <printf@plt>
  41652c:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  416530:	add	x1, x1, #0x531
  416534:	mov	w2, #0x5                   	// #5
  416538:	mov	x0, #0x0                   	// #0
  41653c:	bl	403700 <dcgettext@plt>
  416540:	mov	w28, #0x2                   	// #2
  416544:	bl	4037a0 <printf@plt>
  416548:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  41654c:	add	x0, x0, #0x95d
  416550:	str	x0, [sp, #200]
  416554:	sbfx	x0, x28, #0, #1
  416558:	mov	x23, x24
  41655c:	and	w0, w0, #0x1
  416560:	mov	w25, #0x0                   	// #0
  416564:	str	w0, [sp, #192]
  416568:	b	416624 <ferror@plt+0x12d84>
  41656c:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  416570:	add	x1, x1, #0x50a
  416574:	b	41651c <ferror@plt+0x12c7c>
  416578:	mov	x1, x20
  41657c:	add	x4, sp, #0xec
  416580:	add	x3, sp, #0xe8
  416584:	mov	x0, x23
  416588:	mov	w2, #0x0                   	// #0
  41658c:	bl	40da44 <ferror@plt+0xa1a4>
  416590:	mov	x27, x0
  416594:	ldr	w0, [sp, #232]
  416598:	add	x23, x23, x0
  41659c:	ldr	w0, [sp, #236]
  4165a0:	bl	40c10c <ferror@plt+0x886c>
  4165a4:	cmp	x27, #0x1
  4165a8:	ldr	w1, [sp, #192]
  4165ac:	cset	w0, ne  // ne = any
  4165b0:	cmp	w0, w1
  4165b4:	b.eq	4165fc <ferror@plt+0x12d5c>  // b.none
  4165b8:	sub	x1, x27, #0x1
  4165bc:	cmp	x1, #0x4
  4165c0:	b.hi	41666c <ferror@plt+0x12dcc>  // b.pmore
  4165c4:	cmp	w1, #0x4
  4165c8:	b.hi	41666c <ferror@plt+0x12dcc>  // b.pmore
  4165cc:	adrp	x0, 43a000 <warn@@Base+0xbff8>
  4165d0:	mov	w2, #0x5                   	// #5
  4165d4:	add	x0, x0, #0x6b0
  4165d8:	ldrb	w0, [x0, w1, uxtw]
  4165dc:	adr	x1, 4165e8 <ferror@plt+0x12d48>
  4165e0:	add	x0, x1, w0, sxtb #2
  4165e4:	br	x0
  4165e8:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  4165ec:	add	x1, x1, #0x539
  4165f0:	mov	x0, #0x0                   	// #0
  4165f4:	bl	403700 <dcgettext@plt>
  4165f8:	bl	4037a0 <printf@plt>
  4165fc:	mov	x0, x23
  416600:	add	x3, sp, #0xec
  416604:	mov	x1, x20
  416608:	mov	x4, #0x0                   	// #0
  41660c:	mov	w2, #0x0                   	// #0
  416610:	bl	40da44 <ferror@plt+0xa1a4>
  416614:	ldr	w0, [sp, #236]
  416618:	add	w25, w25, #0x1
  41661c:	and	w25, w25, #0xff
  416620:	add	x23, x23, x0
  416624:	cmp	w25, w22
  416628:	b.ne	416578 <ferror@plt+0x12cd8>  // b.any
  41662c:	cmp	w28, #0x1
  416630:	b.eq	4166a8 <ferror@plt+0x12e08>  // b.none
  416634:	mov	w28, #0x1                   	// #1
  416638:	b	416554 <ferror@plt+0x12cb4>
  41663c:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  416640:	add	x1, x1, #0x53f
  416644:	b	4165f0 <ferror@plt+0x12d50>
  416648:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  41664c:	add	x1, x1, #0x544
  416650:	b	4165f0 <ferror@plt+0x12d50>
  416654:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  416658:	add	x1, x1, #0x54a
  41665c:	b	4165f0 <ferror@plt+0x12d50>
  416660:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  416664:	add	x1, x1, #0x550
  416668:	b	4165f0 <ferror@plt+0x12d50>
  41666c:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  416670:	mov	w2, #0x5                   	// #5
  416674:	add	x1, x0, #0x555
  416678:	mov	x0, #0x0                   	// #0
  41667c:	bl	403700 <dcgettext@plt>
  416680:	mov	x2, x0
  416684:	ldr	x0, [sp, #200]
  416688:	mov	x1, x27
  41668c:	str	x2, [sp, #208]
  416690:	bl	40a72c <ferror@plt+0x6e8c>
  416694:	mov	x1, x0
  416698:	ldr	x2, [sp, #208]
  41669c:	mov	x0, x2
  4166a0:	bl	4037a0 <printf@plt>
  4166a4:	b	4165fc <ferror@plt+0x12d5c>
  4166a8:	mov	w0, #0xa                   	// #10
  4166ac:	mov	x28, x19
  4166b0:	bl	403800 <putchar@plt>
  4166b4:	mov	x23, #0x0                   	// #0
  4166b8:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  4166bc:	add	x0, x0, #0x577
  4166c0:	str	x0, [sp, #192]
  4166c4:	ldr	x0, [sp, #168]
  4166c8:	cmp	x23, x0
  4166cc:	b.eq	4164d4 <ferror@plt+0x12c34>  // b.none
  4166d0:	ldr	x0, [sp, #192]
  4166d4:	mov	w1, w23
  4166d8:	bl	4037a0 <printf@plt>
  4166dc:	mov	w9, #0x2                   	// #2
  4166e0:	sbfx	x0, x9, #0, #1
  4166e4:	mov	x25, x24
  4166e8:	and	w0, w0, #0x1
  4166ec:	mov	x19, x28
  4166f0:	mov	w27, w0
  4166f4:	mov	w8, #0x0                   	// #0
  4166f8:	b	4167e0 <ferror@plt+0x12f40>
  4166fc:	add	x4, sp, #0xec
  416700:	add	x3, sp, #0xe8
  416704:	mov	x1, x20
  416708:	mov	w2, #0x0                   	// #0
  41670c:	mov	x0, x25
  416710:	stp	w8, w9, [sp, #216]
  416714:	bl	40da44 <ferror@plt+0xa1a4>
  416718:	mov	x5, x0
  41671c:	ldr	w0, [sp, #232]
  416720:	str	x5, [sp, #208]
  416724:	add	x25, x25, x0
  416728:	ldr	w0, [sp, #236]
  41672c:	bl	40c10c <ferror@plt+0x886c>
  416730:	add	x4, sp, #0xec
  416734:	add	x3, sp, #0xe8
  416738:	mov	w2, #0x0                   	// #0
  41673c:	mov	x1, x20
  416740:	mov	x0, x25
  416744:	bl	40da44 <ferror@plt+0xa1a4>
  416748:	mov	x1, x0
  41674c:	ldr	w0, [sp, #232]
  416750:	str	x1, [sp, #200]
  416754:	add	x25, x25, x0
  416758:	ldr	w0, [sp, #236]
  41675c:	bl	40c10c <ferror@plt+0x886c>
  416760:	str	xzr, [sp, #16]
  416764:	ldr	x5, [sp, #208]
  416768:	mov	w0, #0xffffffff            	// #-1
  41676c:	str	w0, [sp, #56]
  416770:	mov	w0, #0x9                   	// #9
  416774:	cmp	x5, #0x1
  416778:	strb	w0, [sp, #48]
  41677c:	ldr	x0, [sp, #184]
  416780:	str	x0, [sp, #32]
  416784:	cset	w0, eq  // eq = none
  416788:	str	xzr, [sp, #40]
  41678c:	eor	w0, w0, w27
  416790:	str	w0, [sp, #24]
  416794:	ldr	x0, [sp, #176]
  416798:	mov	x4, x19
  41679c:	ldr	x1, [sp, #200]
  4167a0:	mov	x3, x26
  4167a4:	ldrh	w0, [x0, #8]
  4167a8:	mov	x5, x20
  4167ac:	str	w0, [sp, #8]
  4167b0:	mov	x7, #0x0                   	// #0
  4167b4:	ldr	x0, [sp, #176]
  4167b8:	mov	x6, #0x0                   	// #0
  4167bc:	mov	x2, #0x0                   	// #0
  4167c0:	ldr	w0, [x0, #36]
  4167c4:	str	x0, [sp]
  4167c8:	mov	x0, #0x0                   	// #0
  4167cc:	bl	411104 <ferror@plt+0xd864>
  4167d0:	mov	x19, x0
  4167d4:	ldp	w8, w9, [sp, #216]
  4167d8:	add	w8, w8, #0x1
  4167dc:	and	w8, w8, #0xff
  4167e0:	cmp	w8, w22
  4167e4:	b.ne	4166fc <ferror@plt+0x12e5c>  // b.any
  4167e8:	cmp	w9, #0x1
  4167ec:	b.eq	4167f8 <ferror@plt+0x12f58>  // b.none
  4167f0:	mov	w9, #0x1                   	// #1
  4167f4:	b	4166e0 <ferror@plt+0x12e40>
  4167f8:	cmp	x19, x20
  4167fc:	b.ne	416820 <ferror@plt+0x12f80>  // b.any
  416800:	mov	w2, #0x5                   	// #5
  416804:	cbz	w21, 416814 <ferror@plt+0x12f74>
  416808:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  41680c:	add	x1, x1, #0x57c
  416810:	b	416474 <ferror@plt+0x12bd4>
  416814:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  416818:	add	x1, x1, #0x59c
  41681c:	b	416474 <ferror@plt+0x12bd4>
  416820:	mov	w0, #0xa                   	// #10
  416824:	add	x23, x23, #0x1
  416828:	mov	x28, x19
  41682c:	bl	403800 <putchar@plt>
  416830:	b	4166c4 <ferror@plt+0x12e24>
  416834:	sub	sp, sp, #0x140
  416838:	stp	x29, x30, [sp, #64]
  41683c:	add	x29, sp, #0x40
  416840:	stp	x21, x22, [sp, #96]
  416844:	adrp	x22, 45c000 <_bfd_std_section+0x3120>
  416848:	stp	x19, x20, [sp, #80]
  41684c:	stp	x23, x24, [sp, #112]
  416850:	mov	x23, x0
  416854:	stp	x27, x28, [sp, #144]
  416858:	ldr	x27, [x0, #32]
  41685c:	stp	x25, x26, [sp, #128]
  416860:	ldr	x19, [x0, #48]
  416864:	str	x22, [sp, #168]
  416868:	ldr	w0, [x22, #628]
  41686c:	str	x1, [sp, #224]
  416870:	add	x19, x27, x19
  416874:	cbnz	w0, 4168c4 <ferror@plt+0x13024>
  416878:	mov	w0, #0x1                   	// #1
  41687c:	str	w0, [x22, #628]
  416880:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  416884:	mov	w2, #0x5                   	// #5
  416888:	ldr	w0, [x0, #604]
  41688c:	cbz	w0, 4168d4 <ferror@plt+0x13034>
  416890:	ldr	x0, [x23, #24]
  416894:	cbz	x0, 4168d4 <ferror@plt+0x13034>
  416898:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  41689c:	mov	x0, #0x0                   	// #0
  4168a0:	add	x1, x1, #0x5bc
  4168a4:	bl	403700 <dcgettext@plt>
  4168a8:	ldp	x1, x2, [x23, #16]
  4168ac:	bl	4037a0 <printf@plt>
  4168b0:	adrp	x24, 437000 <warn@@Base+0x8ff8>
  4168b4:	mov	x25, x27
  4168b8:	add	x0, x24, #0x625
  4168bc:	str	x0, [sp, #176]
  4168c0:	b	416920 <ferror@plt+0x13080>
  4168c4:	tbnz	w0, #0, 416880 <ferror@plt+0x12fe0>
  4168c8:	mov	w0, #0x1                   	// #1
  4168cc:	str	w0, [sp, #192]
  4168d0:	b	4169a4 <ferror@plt+0x13104>
  4168d4:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  4168d8:	mov	x0, #0x0                   	// #0
  4168dc:	add	x1, x1, #0x5f9
  4168e0:	bl	403700 <dcgettext@plt>
  4168e4:	ldr	x1, [x23, #16]
  4168e8:	bl	4037a0 <printf@plt>
  4168ec:	b	4168b0 <ferror@plt+0x13010>
  4168f0:	ldrb	w0, [sp, #306]
  4168f4:	mov	x21, #0x0                   	// #0
  4168f8:	bl	40a318 <ferror@plt+0x6a78>
  4168fc:	ldr	x0, [sp, #272]
  416900:	mov	w2, #0x5                   	// #5
  416904:	cmp	x0, x25
  416908:	b.hi	416f68 <ferror@plt+0x136c8>  // b.pmore
  41690c:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  416910:	add	x1, x1, #0x88e
  416914:	mov	x0, #0x0                   	// #0
  416918:	bl	403700 <dcgettext@plt>
  41691c:	bl	4037a0 <printf@plt>
  416920:	cmp	x19, x25
  416924:	b.ls	4168c8 <ferror@plt+0x13028>  // b.plast
  416928:	ldr	x1, [sp, #176]
  41692c:	mov	x2, #0xc                   	// #12
  416930:	ldr	x20, [x23, #16]
  416934:	mov	x0, x20
  416938:	bl	403210 <strncmp@plt>
  41693c:	cbnz	w0, 416a70 <ferror@plt+0x131d0>
  416940:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  416944:	mov	x0, x20
  416948:	add	x1, x1, #0x632
  41694c:	bl	4034b0 <strcmp@plt>
  416950:	cbz	w0, 416a70 <ferror@plt+0x131d0>
  416954:	adrp	x0, 459000 <_bfd_std_section+0x120>
  416958:	add	x0, x0, #0x4f8
  41695c:	add	x0, x0, #0xaa8
  416960:	add	x1, sp, #0x200
  416964:	str	x19, [sp, #272]
  416968:	ldp	x2, x3, [x0]
  41696c:	stp	x2, x3, [x1, #-232]
  416970:	ldp	x2, x3, [x0, #16]
  416974:	stp	x2, x3, [x1, #-216]
  416978:	ldr	x0, [x0, #32]
  41697c:	str	x0, [sp, #312]
  416980:	tst	w0, #0xff
  416984:	b.ne	4168f0 <ferror@plt+0x13050>  // b.any
  416988:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  41698c:	add	x1, x1, #0x642
  416990:	mov	w2, #0x5                   	// #5
  416994:	mov	x0, #0x0                   	// #0
  416998:	bl	403700 <dcgettext@plt>
  41699c:	bl	42e008 <warn@@Base>
  4169a0:	str	wzr, [sp, #192]
  4169a4:	ldr	x0, [sp, #168]
  4169a8:	ldr	w0, [x0, #628]
  4169ac:	tbz	w0, #1, 41799c <ferror@plt+0x140fc>
  4169b0:	mov	x0, x23
  4169b4:	mov	x28, x27
  4169b8:	bl	40cc20 <ferror@plt+0x9380>
  4169bc:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  4169c0:	add	x0, x0, #0xdd1
  4169c4:	str	x0, [sp, #200]
  4169c8:	cmp	x19, x28
  4169cc:	b.ls	41799c <ferror@plt+0x140fc>  // b.plast
  4169d0:	ldr	x20, [x23, #16]
  4169d4:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  4169d8:	mov	x2, #0xc                   	// #12
  4169dc:	add	x1, x1, #0x625
  4169e0:	mov	x0, x20
  4169e4:	bl	403210 <strncmp@plt>
  4169e8:	cbnz	w0, 417858 <ferror@plt+0x13fb8>
  4169ec:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  4169f0:	mov	x0, x20
  4169f4:	add	x1, x1, #0x632
  4169f8:	bl	4034b0 <strcmp@plt>
  4169fc:	cbz	w0, 417858 <ferror@plt+0x13fb8>
  416a00:	adrp	x0, 459000 <_bfd_std_section+0x120>
  416a04:	add	x0, x0, #0x4f8
  416a08:	add	x0, x0, #0xad0
  416a0c:	add	x1, sp, #0x200
  416a10:	str	x19, [sp, #272]
  416a14:	ldp	x2, x3, [x0]
  416a18:	stp	x2, x3, [x1, #-232]
  416a1c:	ldp	x2, x3, [x0, #16]
  416a20:	stp	x2, x3, [x1, #-216]
  416a24:	ldr	x0, [x0, #32]
  416a28:	str	x0, [sp, #312]
  416a2c:	tst	w0, #0xff
  416a30:	b.ne	41780c <ferror@plt+0x13f6c>  // b.any
  416a34:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  416a38:	add	x1, x1, #0x642
  416a3c:	mov	w2, #0x5                   	// #5
  416a40:	mov	x0, #0x0                   	// #0
  416a44:	bl	403700 <dcgettext@plt>
  416a48:	bl	42e008 <warn@@Base>
  416a4c:	mov	w0, #0x0                   	// #0
  416a50:	ldp	x29, x30, [sp, #64]
  416a54:	ldp	x19, x20, [sp, #80]
  416a58:	ldp	x21, x22, [sp, #96]
  416a5c:	ldp	x23, x24, [sp, #112]
  416a60:	ldp	x25, x26, [sp, #128]
  416a64:	ldp	x27, x28, [sp, #144]
  416a68:	add	sp, sp, #0x140
  416a6c:	ret
  416a70:	add	x4, sp, #0x110
  416a74:	add	x3, sp, #0x118
  416a78:	mov	x2, x19
  416a7c:	mov	x1, x25
  416a80:	mov	x0, x23
  416a84:	bl	40aa24 <ferror@plt+0x7184>
  416a88:	mov	x21, x0
  416a8c:	cbz	x0, 4169a0 <ferror@plt+0x13100>
  416a90:	mov	w2, #0x5                   	// #5
  416a94:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  416a98:	mov	x0, #0x0                   	// #0
  416a9c:	add	x1, x1, #0x73
  416aa0:	bl	403700 <dcgettext@plt>
  416aa4:	sub	x1, x25, x27
  416aa8:	bl	4037a0 <printf@plt>
  416aac:	mov	w2, #0x5                   	// #5
  416ab0:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  416ab4:	mov	x0, #0x0                   	// #0
  416ab8:	add	x1, x1, #0x695
  416abc:	bl	403700 <dcgettext@plt>
  416ac0:	ldr	x1, [sp, #280]
  416ac4:	bl	4037a0 <printf@plt>
  416ac8:	mov	w2, #0x5                   	// #5
  416acc:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  416ad0:	mov	x0, #0x0                   	// #0
  416ad4:	add	x1, x1, #0x6b9
  416ad8:	bl	403700 <dcgettext@plt>
  416adc:	ldrh	w1, [sp, #288]
  416ae0:	bl	4037a0 <printf@plt>
  416ae4:	mov	w2, #0x5                   	// #5
  416ae8:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  416aec:	mov	x0, #0x0                   	// #0
  416af0:	add	x1, x1, #0x6dc
  416af4:	bl	403700 <dcgettext@plt>
  416af8:	ldr	w1, [sp, #296]
  416afc:	bl	4037a0 <printf@plt>
  416b00:	mov	w2, #0x5                   	// #5
  416b04:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  416b08:	mov	x0, #0x0                   	// #0
  416b0c:	add	x1, x1, #0x6ff
  416b10:	bl	403700 <dcgettext@plt>
  416b14:	ldrb	w1, [sp, #304]
  416b18:	bl	4037a0 <printf@plt>
  416b1c:	ldrh	w0, [sp, #288]
  416b20:	cmp	w0, #0x3
  416b24:	b.ls	416b44 <ferror@plt+0x132a4>  // b.plast
  416b28:	mov	w2, #0x5                   	// #5
  416b2c:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  416b30:	mov	x0, #0x0                   	// #0
  416b34:	add	x1, x1, #0x722
  416b38:	bl	403700 <dcgettext@plt>
  416b3c:	ldrb	w1, [sp, #305]
  416b40:	bl	4037a0 <printf@plt>
  416b44:	mov	w2, #0x5                   	// #5
  416b48:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  416b4c:	mov	x0, #0x0                   	// #0
  416b50:	add	x1, x1, #0x745
  416b54:	bl	403700 <dcgettext@plt>
  416b58:	ldrb	w1, [sp, #306]
  416b5c:	bl	4037a0 <printf@plt>
  416b60:	mov	w2, #0x5                   	// #5
  416b64:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  416b68:	mov	x0, #0x0                   	// #0
  416b6c:	add	x1, x1, #0x768
  416b70:	bl	403700 <dcgettext@plt>
  416b74:	ldr	w1, [sp, #308]
  416b78:	bl	4037a0 <printf@plt>
  416b7c:	mov	w2, #0x5                   	// #5
  416b80:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  416b84:	mov	x0, #0x0                   	// #0
  416b88:	add	x1, x1, #0x78b
  416b8c:	bl	403700 <dcgettext@plt>
  416b90:	ldrb	w1, [sp, #312]
  416b94:	bl	4037a0 <printf@plt>
  416b98:	mov	w2, #0x5                   	// #5
  416b9c:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  416ba0:	mov	x0, #0x0                   	// #0
  416ba4:	add	x1, x1, #0x7ae
  416ba8:	bl	403700 <dcgettext@plt>
  416bac:	ldrb	w1, [sp, #313]
  416bb0:	bl	4037a0 <printf@plt>
  416bb4:	ldrb	w0, [sp, #312]
  416bb8:	cbnz	w0, 416bdc <ferror@plt+0x1333c>
  416bbc:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  416bc0:	add	x1, x1, #0x7d1
  416bc4:	mov	w2, #0x5                   	// #5
  416bc8:	mov	x0, #0x0                   	// #0
  416bcc:	bl	403700 <dcgettext@plt>
  416bd0:	bl	42e008 <warn@@Base>
  416bd4:	mov	w0, #0x1                   	// #1
  416bd8:	strb	w0, [sp, #312]
  416bdc:	ldrb	w0, [sp, #306]
  416be0:	bl	40a318 <ferror@plt+0x6a78>
  416be4:	ldrb	w0, [sp, #313]
  416be8:	mov	w2, #0x5                   	// #5
  416bec:	add	x0, x21, x0
  416bf0:	cmp	x19, x0
  416bf4:	b.hi	416c04 <ferror@plt+0x13364>  // b.pmore
  416bf8:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  416bfc:	add	x1, x1, #0x7fe
  416c00:	b	416994 <ferror@plt+0x130f4>
  416c04:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  416c08:	adrp	x25, 437000 <warn@@Base+0x8ff8>
  416c0c:	add	x1, x1, #0x827
  416c10:	adrp	x26, 437000 <warn@@Base+0x8ff8>
  416c14:	add	x25, x25, #0x833
  416c18:	add	x26, x26, #0x84c
  416c1c:	mov	x20, #0x0                   	// #0
  416c20:	mov	x0, #0x0                   	// #0
  416c24:	bl	403700 <dcgettext@plt>
  416c28:	bl	4037a0 <printf@plt>
  416c2c:	ldrb	w0, [sp, #313]
  416c30:	add	w28, w20, #0x1
  416c34:	cmp	w28, w0
  416c38:	b.lt	416ccc <ferror@plt+0x1342c>  // b.tstop
  416c3c:	ldrh	w1, [sp, #288]
  416c40:	and	x0, x0, #0xff
  416c44:	sub	x0, x0, #0x1
  416c48:	add	x20, x21, x0
  416c4c:	cmp	w1, #0x4
  416c50:	b.ls	416cf8 <ferror@plt+0x13458>  // b.plast
  416c54:	ldr	x1, [sp, #224]
  416c58:	mov	w0, #0xb                   	// #11
  416c5c:	bl	40c038 <ferror@plt+0x8798>
  416c60:	mov	x4, x23
  416c64:	add	x3, sp, #0x118
  416c68:	mov	x2, x19
  416c6c:	mov	x1, x27
  416c70:	mov	w5, #0x1                   	// #1
  416c74:	mov	x0, x20
  416c78:	bl	416358 <ferror@plt+0x12ab8>
  416c7c:	mov	x4, x23
  416c80:	add	x3, sp, #0x118
  416c84:	mov	x2, x19
  416c88:	mov	x1, x27
  416c8c:	mov	w5, #0x0                   	// #0
  416c90:	bl	416358 <ferror@plt+0x12ab8>
  416c94:	mov	x25, x0
  416c98:	mov	w0, #0xa                   	// #10
  416c9c:	bl	403800 <putchar@plt>
  416ca0:	add	x1, sp, #0x200
  416ca4:	adrp	x0, 459000 <_bfd_std_section+0x120>
  416ca8:	add	x0, x0, #0x4f8
  416cac:	add	x0, x0, #0xaa8
  416cb0:	ldp	x2, x3, [x1, #-232]
  416cb4:	stp	x2, x3, [x0]
  416cb8:	ldp	x2, x3, [x1, #-216]
  416cbc:	stp	x2, x3, [x0, #16]
  416cc0:	ldr	x1, [sp, #312]
  416cc4:	str	x1, [x0, #32]
  416cc8:	b	4168fc <ferror@plt+0x1305c>
  416ccc:	ldrb	w3, [x21, x20]
  416cd0:	mov	x2, x25
  416cd4:	mov	x1, x26
  416cd8:	mov	w4, #0x5                   	// #5
  416cdc:	mov	x0, #0x0                   	// #0
  416ce0:	bl	4035d0 <dcngettext@plt>
  416ce4:	ldrb	w2, [x21, x20]
  416ce8:	mov	w1, w28
  416cec:	add	x20, x20, #0x1
  416cf0:	bl	4037a0 <printf@plt>
  416cf4:	b	416c2c <ferror@plt+0x1338c>
  416cf8:	ldrb	w0, [x21, x0]
  416cfc:	mov	w2, #0x5                   	// #5
  416d00:	cbnz	w0, 416d44 <ferror@plt+0x134a4>
  416d04:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  416d08:	add	x1, x1, #0x4a1
  416d0c:	mov	x0, #0x0                   	// #0
  416d10:	bl	403700 <dcgettext@plt>
  416d14:	bl	4037a0 <printf@plt>
  416d18:	ldrb	w0, [x20, #1]
  416d1c:	add	x25, x20, #0x1
  416d20:	mov	w2, #0x5                   	// #5
  416d24:	cbnz	w0, 416dbc <ferror@plt+0x1351c>
  416d28:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  416d2c:	add	x1, x1, #0x4c2
  416d30:	mov	x0, #0x0                   	// #0
  416d34:	bl	403700 <dcgettext@plt>
  416d38:	bl	4037a0 <printf@plt>
  416d3c:	add	x25, x25, #0x1
  416d40:	b	416c98 <ferror@plt+0x133f8>
  416d44:	adrp	x26, 437000 <warn@@Base+0x8ff8>
  416d48:	add	x26, x26, #0x864
  416d4c:	mov	w25, #0x0                   	// #0
  416d50:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  416d54:	mov	x0, #0x0                   	// #0
  416d58:	add	x1, x1, #0x4e3
  416d5c:	bl	403700 <dcgettext@plt>
  416d60:	sub	x1, x20, x27
  416d64:	bl	4037a0 <printf@plt>
  416d68:	cmp	x19, x20
  416d6c:	b.ls	416d78 <ferror@plt+0x134d8>  // b.plast
  416d70:	ldrb	w0, [x20]
  416d74:	cbnz	w0, 416d88 <ferror@plt+0x134e8>
  416d78:	sub	x0, x19, #0x1
  416d7c:	cmp	x20, x0
  416d80:	b.cc	416d18 <ferror@plt+0x13478>  // b.lo, b.ul, b.last
  416d84:	b	4168c8 <ferror@plt+0x13028>
  416d88:	sub	x28, x19, x20
  416d8c:	mov	x3, x20
  416d90:	mov	w2, w28
  416d94:	add	w25, w25, #0x1
  416d98:	mov	w1, w25
  416d9c:	mov	x0, x26
  416da0:	bl	4037a0 <printf@plt>
  416da4:	mov	x0, x20
  416da8:	mov	x1, x28
  416dac:	bl	403020 <strnlen@plt>
  416db0:	add	x0, x0, #0x1
  416db4:	add	x20, x20, x0
  416db8:	b	416d68 <ferror@plt+0x134c8>
  416dbc:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  416dc0:	mov	x0, #0x0                   	// #0
  416dc4:	add	x1, x1, #0x50a
  416dc8:	bl	403700 <dcgettext@plt>
  416dcc:	sub	x1, x25, x27
  416dd0:	bl	4037a0 <printf@plt>
  416dd4:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  416dd8:	add	x1, x1, #0x884
  416ddc:	mov	w2, #0x5                   	// #5
  416de0:	mov	x0, #0x0                   	// #0
  416de4:	bl	403700 <dcgettext@plt>
  416de8:	bl	4037a0 <printf@plt>
  416dec:	adrp	x5, 459000 <_bfd_std_section+0x120>
  416df0:	adrp	x6, 435000 <warn@@Base+0x6ff8>
  416df4:	add	x22, x5, #0x4f8
  416df8:	add	x24, x6, #0x8a1
  416dfc:	cmp	x19, x25
  416e00:	b.ls	416d3c <ferror@plt+0x1349c>  // b.plast
  416e04:	ldrb	w0, [x25]
  416e08:	cbz	w0, 416d3c <ferror@plt+0x1349c>
  416e0c:	ldr	w1, [x22, #36]
  416e10:	mov	x0, x24
  416e14:	adrp	x28, 43c000 <warn@@Base+0xdff8>
  416e18:	add	x28, x28, #0x95d
  416e1c:	add	w1, w1, #0x1
  416e20:	str	w1, [x22, #36]
  416e24:	bl	4037a0 <printf@plt>
  416e28:	sub	x7, x19, x25
  416e2c:	mov	x0, x25
  416e30:	mov	x1, x7
  416e34:	str	x7, [sp, #192]
  416e38:	bl	403020 <strnlen@plt>
  416e3c:	add	x14, x0, #0x1
  416e40:	add	x14, x25, x14
  416e44:	add	x4, sp, #0x10c
  416e48:	mov	x0, x14
  416e4c:	add	x3, sp, #0x108
  416e50:	mov	w2, #0x0                   	// #0
  416e54:	mov	x1, x19
  416e58:	bl	40da44 <ferror@plt+0xa1a4>
  416e5c:	mov	x26, x0
  416e60:	ldr	w0, [sp, #268]
  416e64:	ldr	w20, [sp, #264]
  416e68:	add	x20, x14, x20
  416e6c:	bl	40c10c <ferror@plt+0x886c>
  416e70:	mov	x1, x26
  416e74:	mov	x0, x28
  416e78:	adrp	x26, 43c000 <warn@@Base+0xdff8>
  416e7c:	bl	40a72c <ferror@plt+0x6e8c>
  416e80:	add	x26, x26, #0xa26
  416e84:	mov	x1, x0
  416e88:	mov	x0, x26
  416e8c:	bl	4037a0 <printf@plt>
  416e90:	add	x4, sp, #0x10c
  416e94:	add	x3, sp, #0x108
  416e98:	mov	w2, #0x0                   	// #0
  416e9c:	mov	x1, x19
  416ea0:	mov	x0, x20
  416ea4:	bl	40da44 <ferror@plt+0xa1a4>
  416ea8:	ldr	w14, [sp, #264]
  416eac:	mov	x1, x0
  416eb0:	ldr	w0, [sp, #268]
  416eb4:	add	x20, x20, x14
  416eb8:	str	x1, [sp, #184]
  416ebc:	bl	40c10c <ferror@plt+0x886c>
  416ec0:	ldr	x1, [sp, #184]
  416ec4:	mov	x0, x28
  416ec8:	bl	40a72c <ferror@plt+0x6e8c>
  416ecc:	mov	x1, x0
  416ed0:	mov	x0, x26
  416ed4:	bl	4037a0 <printf@plt>
  416ed8:	add	x4, sp, #0x10c
  416edc:	add	x3, sp, #0x108
  416ee0:	mov	w2, #0x0                   	// #0
  416ee4:	mov	x1, x19
  416ee8:	mov	x0, x20
  416eec:	bl	40da44 <ferror@plt+0xa1a4>
  416ef0:	ldr	w14, [sp, #264]
  416ef4:	mov	x1, x0
  416ef8:	ldr	w0, [sp, #268]
  416efc:	add	x20, x20, x14
  416f00:	str	x1, [sp, #184]
  416f04:	bl	40c10c <ferror@plt+0x886c>
  416f08:	ldr	x1, [sp, #184]
  416f0c:	mov	x0, x28
  416f10:	bl	40a72c <ferror@plt+0x6e8c>
  416f14:	mov	x1, x0
  416f18:	mov	x0, x26
  416f1c:	bl	4037a0 <printf@plt>
  416f20:	ldr	x7, [sp, #192]
  416f24:	mov	x2, x25
  416f28:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  416f2c:	add	x0, x0, #0x869
  416f30:	mov	w1, w7
  416f34:	bl	4037a0 <printf@plt>
  416f38:	cmp	x19, x20
  416f3c:	b.ne	416f60 <ferror@plt+0x136c0>  // b.any
  416f40:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  416f44:	add	x1, x1, #0x86f
  416f48:	mov	w2, #0x5                   	// #5
  416f4c:	mov	x0, #0x0                   	// #0
  416f50:	mov	x25, x19
  416f54:	bl	403700 <dcgettext@plt>
  416f58:	bl	42e008 <warn@@Base>
  416f5c:	b	416d3c <ferror@plt+0x1349c>
  416f60:	mov	x25, x20
  416f64:	b	416dfc <ferror@plt+0x1355c>
  416f68:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  416f6c:	add	x1, x1, #0x8ab
  416f70:	mov	x0, #0x0                   	// #0
  416f74:	bl	403700 <dcgettext@plt>
  416f78:	bl	4037a0 <printf@plt>
  416f7c:	ldr	x0, [sp, #272]
  416f80:	cmp	x25, x0
  416f84:	b.cc	416f94 <ferror@plt+0x136f4>  // b.lo, b.ul, b.last
  416f88:	mov	w0, #0xa                   	// #10
  416f8c:	bl	403800 <putchar@plt>
  416f90:	b	416920 <ferror@plt+0x13080>
  416f94:	mov	x20, x25
  416f98:	sub	x1, x25, x27
  416f9c:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  416fa0:	add	x0, x0, #0x8c5
  416fa4:	bl	4037a0 <printf@plt>
  416fa8:	ldrb	w0, [sp, #313]
  416fac:	ldrb	w26, [x20], #1
  416fb0:	cmp	w26, w0
  416fb4:	b.cc	4171a0 <ferror@plt+0x13900>  // b.lo, b.ul, b.last
  416fb8:	sub	w26, w26, w0
  416fbc:	ldrb	w25, [sp, #312]
  416fc0:	and	w26, w26, #0xff
  416fc4:	adrp	x3, 459000 <_bfd_std_section+0x120>
  416fc8:	ldrb	w0, [sp, #305]
  416fcc:	adrp	x7, 437000 <warn@@Base+0x8ff8>
  416fd0:	adrp	x4, 433000 <warn@@Base+0x4ff8>
  416fd4:	ldrb	w1, [sp, #304]
  416fd8:	udiv	w25, w26, w25
  416fdc:	add	x22, x3, #0x4f8
  416fe0:	ldr	x10, [x3, #1272]
  416fe4:	cmp	w0, #0x1
  416fe8:	add	x24, x7, #0xda5
  416fec:	add	x28, x4, #0x268
  416ff0:	and	x9, x25, #0xff
  416ff4:	b.ne	4170fc <ferror@plt+0x1385c>  // b.any
  416ff8:	umull	x25, w25, w1
  416ffc:	add	x10, x25, x10
  417000:	str	x10, [x3, #1272]
  417004:	cbz	x25, 41700c <ferror@plt+0x1376c>
  417008:	str	wzr, [x22, #8]
  41700c:	mov	w2, #0x5                   	// #5
  417010:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  417014:	mov	x0, #0x0                   	// #0
  417018:	add	x1, x1, #0x8d1
  41701c:	bl	403700 <dcgettext@plt>
  417020:	mov	x5, x0
  417024:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  417028:	add	x8, x0, #0x95d
  41702c:	mov	x1, x25
  417030:	mov	x0, x8
  417034:	str	x5, [sp, #184]
  417038:	bl	40a72c <ferror@plt+0x6e8c>
  41703c:	mov	x25, x0
  417040:	adrp	x3, 459000 <_bfd_std_section+0x120>
  417044:	mov	x0, x24
  417048:	ldr	x1, [x3, #1272]
  41704c:	bl	40a72c <ferror@plt+0x6e8c>
  417050:	mov	x3, x0
  417054:	ldr	x5, [sp, #184]
  417058:	mov	x4, x28
  41705c:	mov	x2, x25
  417060:	mov	w1, w26
  417064:	mov	x0, x5
  417068:	bl	4037a0 <printf@plt>
  41706c:	ldrb	w1, [sp, #312]
  417070:	mov	w2, #0x5                   	// #5
  417074:	udiv	w0, w26, w1
  417078:	msub	w26, w0, w1, w26
  41707c:	ldr	w0, [sp, #308]
  417080:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  417084:	add	x1, x1, #0x93f
  417088:	add	w26, w0, w26, uxtb
  41708c:	ldr	w0, [x22, #16]
  417090:	add	w0, w0, w26
  417094:	str	w0, [x22, #16]
  417098:	mov	x0, #0x0                   	// #0
  41709c:	bl	403700 <dcgettext@plt>
  4170a0:	sxtw	x1, w26
  4170a4:	mov	x25, x0
  4170a8:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  4170ac:	add	x0, x0, #0x57a
  4170b0:	bl	40a72c <ferror@plt+0x6e8c>
  4170b4:	mov	x1, x0
  4170b8:	ldr	w2, [x22, #16]
  4170bc:	mov	x0, x25
  4170c0:	bl	4037a0 <printf@plt>
  4170c4:	ldr	w25, [x22, #8]
  4170c8:	cbz	w25, 417194 <ferror@plt+0x138f4>
  4170cc:	mov	w2, #0x5                   	// #5
  4170d0:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  4170d4:	mov	x0, #0x0                   	// #0
  4170d8:	add	x1, x1, #0x955
  4170dc:	bl	403700 <dcgettext@plt>
  4170e0:	mov	w1, w25
  4170e4:	bl	4037a0 <printf@plt>
  4170e8:	ldr	w0, [x22, #8]
  4170ec:	add	w0, w0, #0x1
  4170f0:	str	w0, [x22, #8]
  4170f4:	mov	x25, x20
  4170f8:	b	416f7c <ferror@plt+0x136dc>
  4170fc:	ldrb	w5, [x22, #32]
  417100:	and	x0, x0, #0xff
  417104:	add	x5, x5, x9
  417108:	udiv	x2, x5, x0
  41710c:	mul	w1, w1, w2
  417110:	msub	x0, x2, x0, x5
  417114:	add	x10, x1, x10
  417118:	str	x10, [x3, #1272]
  41711c:	strb	w0, [x22, #32]
  417120:	cbz	w1, 417128 <ferror@plt+0x13888>
  417124:	str	wzr, [x22, #8]
  417128:	mov	w2, #0x5                   	// #5
  41712c:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  417130:	mov	x0, #0x0                   	// #0
  417134:	add	x1, x1, #0x906
  417138:	str	x9, [sp, #184]
  41713c:	bl	403700 <dcgettext@plt>
  417140:	ldr	x9, [sp, #184]
  417144:	mov	x25, x0
  417148:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  41714c:	add	x8, x0, #0x95d
  417150:	mov	x1, x9
  417154:	mov	x0, x8
  417158:	bl	40a72c <ferror@plt+0x6e8c>
  41715c:	mov	x2, x0
  417160:	adrp	x3, 459000 <_bfd_std_section+0x120>
  417164:	mov	x0, x24
  417168:	str	x2, [sp, #184]
  41716c:	ldr	x1, [x3, #1272]
  417170:	bl	40a72c <ferror@plt+0x6e8c>
  417174:	mov	x3, x0
  417178:	ldrb	w4, [x22, #32]
  41717c:	mov	x5, x28
  417180:	ldr	x2, [sp, #184]
  417184:	mov	w1, w26
  417188:	mov	x0, x25
  41718c:	bl	4037a0 <printf@plt>
  417190:	b	41706c <ferror@plt+0x137cc>
  417194:	mov	w0, #0xa                   	// #10
  417198:	bl	403800 <putchar@plt>
  41719c:	b	4170e8 <ferror@plt+0x13848>
  4171a0:	cmp	w26, #0xc
  4171a4:	b.hi	417760 <ferror@plt+0x13ec0>  // b.pmore
  4171a8:	adrp	x1, 43a000 <warn@@Base+0xbff8>
  4171ac:	add	x1, x1, #0x6b8
  4171b0:	ldrh	w1, [x1, w26, uxtw #1]
  4171b4:	adr	x2, 4171c0 <ferror@plt+0x13920>
  4171b8:	add	x1, x2, w1, sxth #2
  4171bc:	br	x1
  4171c0:	ldrb	w1, [sp, #306]
  4171c4:	mov	x0, x20
  4171c8:	mov	x2, x19
  4171cc:	bl	40fe78 <ferror@plt+0xc5d8>
  4171d0:	add	x20, x20, x0
  4171d4:	b	4170f4 <ferror@plt+0x13854>
  4171d8:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  4171dc:	adrp	x25, 459000 <_bfd_std_section+0x120>
  4171e0:	add	x1, x1, #0x961
  4171e4:	add	x25, x25, #0x4f8
  4171e8:	mov	w2, #0x5                   	// #5
  4171ec:	mov	x0, #0x0                   	// #0
  4171f0:	bl	403700 <dcgettext@plt>
  4171f4:	bl	4037a0 <printf@plt>
  4171f8:	ldr	w26, [x25, #8]
  4171fc:	cbz	w26, 41722c <ferror@plt+0x1398c>
  417200:	mov	w2, #0x5                   	// #5
  417204:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  417208:	mov	x0, #0x0                   	// #0
  41720c:	add	x1, x1, #0x955
  417210:	bl	403700 <dcgettext@plt>
  417214:	mov	w1, w26
  417218:	bl	4037a0 <printf@plt>
  41721c:	ldr	w0, [x25, #8]
  417220:	add	w0, w0, #0x1
  417224:	str	w0, [x25, #8]
  417228:	b	4170f4 <ferror@plt+0x13854>
  41722c:	mov	w0, #0xa                   	// #10
  417230:	bl	403800 <putchar@plt>
  417234:	b	41721c <ferror@plt+0x1397c>
  417238:	add	x3, sp, #0x108
  41723c:	add	x4, sp, #0x10c
  417240:	mov	x1, x19
  417244:	mov	x0, x20
  417248:	mov	w2, #0x0                   	// #0
  41724c:	bl	40da44 <ferror@plt+0xa1a4>
  417250:	mov	x5, x0
  417254:	ldr	w0, [sp, #264]
  417258:	str	x5, [sp, #184]
  41725c:	adrp	x25, 459000 <_bfd_std_section+0x120>
  417260:	add	x20, x20, x0
  417264:	ldr	w0, [sp, #268]
  417268:	add	x26, x25, #0x4f8
  41726c:	bl	40c10c <ferror@plt+0x886c>
  417270:	ldrb	w0, [sp, #305]
  417274:	adrp	x7, 43c000 <warn@@Base+0xdff8>
  417278:	adrp	x6, 437000 <warn@@Base+0x8ff8>
  41727c:	adrp	x3, 433000 <warn@@Base+0x4ff8>
  417280:	cmp	w0, #0x1
  417284:	add	x22, x7, #0x95d
  417288:	add	x24, x6, #0xda5
  41728c:	add	x28, x3, #0x268
  417290:	ldr	x5, [sp, #184]
  417294:	b.ne	417308 <ferror@plt+0x13a68>  // b.any
  417298:	ldrb	w0, [sp, #304]
  41729c:	mul	x5, x0, x5
  4172a0:	ldr	x0, [x25, #1272]
  4172a4:	add	x0, x0, x5
  4172a8:	str	x0, [x25, #1272]
  4172ac:	cbz	x5, 4172b4 <ferror@plt+0x13a14>
  4172b0:	str	wzr, [x26, #8]
  4172b4:	mov	w2, #0x5                   	// #5
  4172b8:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  4172bc:	mov	x0, #0x0                   	// #0
  4172c0:	add	x1, x1, #0x968
  4172c4:	str	x5, [sp, #184]
  4172c8:	bl	403700 <dcgettext@plt>
  4172cc:	ldr	x5, [sp, #184]
  4172d0:	mov	x26, x0
  4172d4:	mov	x0, x22
  4172d8:	mov	x1, x5
  4172dc:	bl	40a72c <ferror@plt+0x6e8c>
  4172e0:	mov	x22, x0
  4172e4:	ldr	x1, [x25, #1272]
  4172e8:	mov	x0, x24
  4172ec:	bl	40a72c <ferror@plt+0x6e8c>
  4172f0:	mov	x2, x0
  4172f4:	mov	x3, x28
  4172f8:	mov	x1, x22
  4172fc:	mov	x0, x26
  417300:	bl	4037a0 <printf@plt>
  417304:	b	4170f4 <ferror@plt+0x13854>
  417308:	ldrb	w4, [x26, #32]
  41730c:	and	x0, x0, #0xff
  417310:	ldrb	w1, [sp, #304]
  417314:	add	x4, x4, x5
  417318:	ldr	x8, [x25, #1272]
  41731c:	udiv	x2, x4, x0
  417320:	mul	w1, w1, w2
  417324:	msub	x0, x2, x0, x4
  417328:	strb	w0, [x26, #32]
  41732c:	add	x8, x8, w1, uxtw
  417330:	str	x8, [x25, #1272]
  417334:	cbz	w1, 41733c <ferror@plt+0x13a9c>
  417338:	str	wzr, [x26, #8]
  41733c:	mov	w2, #0x5                   	// #5
  417340:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  417344:	mov	x0, #0x0                   	// #0
  417348:	add	x1, x1, #0x986
  41734c:	str	x5, [sp, #184]
  417350:	bl	403700 <dcgettext@plt>
  417354:	ldr	x5, [sp, #184]
  417358:	mov	x8, x0
  41735c:	mov	x0, x22
  417360:	str	x8, [sp, #192]
  417364:	mov	x1, x5
  417368:	bl	40a72c <ferror@plt+0x6e8c>
  41736c:	mov	x5, x0
  417370:	ldr	x1, [x25, #1272]
  417374:	mov	x0, x24
  417378:	str	x5, [sp, #184]
  41737c:	bl	40a72c <ferror@plt+0x6e8c>
  417380:	mov	x2, x0
  417384:	ldp	x5, x8, [sp, #184]
  417388:	mov	x4, x28
  41738c:	ldrb	w3, [x26, #32]
  417390:	mov	x1, x5
  417394:	mov	x0, x8
  417398:	bl	4037a0 <printf@plt>
  41739c:	b	4170f4 <ferror@plt+0x13854>
  4173a0:	add	x4, sp, #0x10c
  4173a4:	add	x3, sp, #0x108
  4173a8:	mov	x1, x19
  4173ac:	mov	w2, #0x1                   	// #1
  4173b0:	mov	x0, x20
  4173b4:	bl	40da44 <ferror@plt+0xa1a4>
  4173b8:	mov	x25, x0
  4173bc:	ldr	w0, [sp, #264]
  4173c0:	adrp	x26, 459000 <_bfd_std_section+0x120>
  4173c4:	add	x26, x26, #0x4f8
  4173c8:	add	x20, x20, x0
  4173cc:	ldr	w0, [sp, #268]
  4173d0:	bl	40c10c <ferror@plt+0x886c>
  4173d4:	ldr	w0, [x26, #16]
  4173d8:	mov	w2, #0x5                   	// #5
  4173dc:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  4173e0:	add	x1, x1, #0x9a8
  4173e4:	add	w0, w0, w25
  4173e8:	str	w0, [x26, #16]
  4173ec:	mov	x0, #0x0                   	// #0
  4173f0:	bl	403700 <dcgettext@plt>
  4173f4:	mov	x3, x0
  4173f8:	mov	x1, x25
  4173fc:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  417400:	add	x0, x0, #0x57a
  417404:	str	x3, [sp, #184]
  417408:	bl	40a72c <ferror@plt+0x6e8c>
  41740c:	mov	x1, x0
  417410:	ldr	w2, [x26, #16]
  417414:	ldr	x3, [sp, #184]
  417418:	mov	x0, x3
  41741c:	bl	4037a0 <printf@plt>
  417420:	b	4170f4 <ferror@plt+0x13854>
  417424:	add	x4, sp, #0x10c
  417428:	add	x3, sp, #0x108
  41742c:	mov	x1, x19
  417430:	mov	w2, #0x0                   	// #0
  417434:	mov	x0, x20
  417438:	bl	40da44 <ferror@plt+0xa1a4>
  41743c:	mov	x25, x0
  417440:	ldr	w0, [sp, #264]
  417444:	add	x20, x20, x0
  417448:	ldr	w0, [sp, #268]
  41744c:	bl	40c10c <ferror@plt+0x886c>
  417450:	mov	w2, #0x5                   	// #5
  417454:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  417458:	mov	x0, #0x0                   	// #0
  41745c:	add	x1, x1, #0x9c4
  417460:	bl	403700 <dcgettext@plt>
  417464:	mov	x26, x0
  417468:	mov	x1, x25
  41746c:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  417470:	add	x0, x0, #0x95d
  417474:	bl	40a72c <ferror@plt+0x6e8c>
  417478:	mov	x1, x0
  41747c:	mov	x0, x26
  417480:	bl	4037a0 <printf@plt>
  417484:	adrp	x0, 459000 <_bfd_std_section+0x120>
  417488:	str	w25, [x0, #1284]
  41748c:	b	4170f4 <ferror@plt+0x13854>
  417490:	add	x4, sp, #0x10c
  417494:	add	x3, sp, #0x108
  417498:	mov	x1, x19
  41749c:	mov	w2, #0x0                   	// #0
  4174a0:	mov	x0, x20
  4174a4:	bl	40da44 <ferror@plt+0xa1a4>
  4174a8:	mov	x25, x0
  4174ac:	ldr	w0, [sp, #264]
  4174b0:	add	x20, x20, x0
  4174b4:	ldr	w0, [sp, #268]
  4174b8:	bl	40c10c <ferror@plt+0x886c>
  4174bc:	mov	w2, #0x5                   	// #5
  4174c0:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  4174c4:	mov	x0, #0x0                   	// #0
  4174c8:	add	x1, x1, #0x9f8
  4174cc:	bl	403700 <dcgettext@plt>
  4174d0:	mov	x26, x0
  4174d4:	mov	x1, x25
  4174d8:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  4174dc:	add	x0, x0, #0x95d
  4174e0:	bl	40a72c <ferror@plt+0x6e8c>
  4174e4:	mov	x1, x0
  4174e8:	mov	x0, x26
  4174ec:	bl	4037a0 <printf@plt>
  4174f0:	adrp	x0, 459000 <_bfd_std_section+0x120>
  4174f4:	str	w25, [x0, #1292]
  4174f8:	b	4170f4 <ferror@plt+0x13854>
  4174fc:	adrp	x26, 459000 <_bfd_std_section+0x120>
  417500:	add	x26, x26, #0x4f8
  417504:	mov	w2, #0x5                   	// #5
  417508:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  41750c:	add	x1, x1, #0xa0c
  417510:	ldr	w0, [x26, #24]
  417514:	cmp	w0, #0x0
  417518:	mov	x0, #0x0                   	// #0
  41751c:	cset	w25, eq  // eq = none
  417520:	bl	403700 <dcgettext@plt>
  417524:	mov	x2, x0
  417528:	and	x1, x25, #0x1
  41752c:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  417530:	add	x0, x0, #0x57a
  417534:	str	x2, [sp, #184]
  417538:	bl	40a72c <ferror@plt+0x6e8c>
  41753c:	mov	x1, x0
  417540:	ldr	x2, [sp, #184]
  417544:	mov	x0, x2
  417548:	bl	4037a0 <printf@plt>
  41754c:	str	w25, [x26, #24]
  417550:	b	4170f4 <ferror@plt+0x13854>
  417554:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  417558:	add	x1, x1, #0xa21
  41755c:	mov	w2, #0x5                   	// #5
  417560:	mov	x0, #0x0                   	// #0
  417564:	bl	403700 <dcgettext@plt>
  417568:	bl	4037a0 <printf@plt>
  41756c:	adrp	x0, 459000 <_bfd_std_section+0x120>
  417570:	mov	w1, #0x1                   	// #1
  417574:	str	w1, [x0, #1300]
  417578:	b	4170f4 <ferror@plt+0x13854>
  41757c:	ldrb	w1, [sp, #305]
  417580:	cbz	w1, 417614 <ferror@plt+0x13d74>
  417584:	mov	w26, #0xff                  	// #255
  417588:	sub	w26, w26, w0
  41758c:	ldrb	w0, [sp, #312]
  417590:	adrp	x25, 459000 <_bfd_std_section+0x120>
  417594:	add	x1, x25, #0x4f8
  417598:	udiv	w26, w26, w0
  41759c:	ldrb	w0, [sp, #304]
  4175a0:	smull	x26, w26, w0
  4175a4:	ldr	x0, [x25, #1272]
  4175a8:	add	x0, x0, x26
  4175ac:	str	x0, [x25, #1272]
  4175b0:	cbz	x26, 4175b8 <ferror@plt+0x13d18>
  4175b4:	str	wzr, [x1, #8]
  4175b8:	mov	w2, #0x5                   	// #5
  4175bc:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  4175c0:	mov	x0, #0x0                   	// #0
  4175c4:	add	x1, x1, #0xa34
  4175c8:	bl	403700 <dcgettext@plt>
  4175cc:	mov	x4, x0
  4175d0:	mov	x1, x26
  4175d4:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  4175d8:	add	x0, x0, #0x95d
  4175dc:	str	x4, [sp, #184]
  4175e0:	bl	40a72c <ferror@plt+0x6e8c>
  4175e4:	mov	x26, x0
  4175e8:	ldr	x1, [x25, #1272]
  4175ec:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  4175f0:	add	x0, x0, #0xda5
  4175f4:	bl	40a72c <ferror@plt+0x6e8c>
  4175f8:	mov	x2, x0
  4175fc:	ldr	x4, [sp, #184]
  417600:	adrp	x3, 433000 <warn@@Base+0x4ff8>
  417604:	mov	x1, x26
  417608:	add	x3, x3, #0x268
  41760c:	mov	x0, x4
  417610:	b	417300 <ferror@plt+0x13a60>
  417614:	brk	#0x3e8
  417618:	add	x25, x25, #0x3
  41761c:	cmp	x19, x25
  417620:	b.hi	4176c0 <ferror@plt+0x13e20>  // b.pmore
  417624:	subs	x1, x19, x20
  417628:	csel	w1, wzr, w1, ls  // ls = plast
  41762c:	sub	w0, w1, #0x1
  417630:	cmp	w0, #0x7
  417634:	b.hi	4176c8 <ferror@plt+0x13e28>  // b.pmore
  417638:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41763c:	ldr	x2, [x0, #680]
  417640:	mov	x0, x20
  417644:	blr	x2
  417648:	mov	x20, x0
  41764c:	adrp	x26, 459000 <_bfd_std_section+0x120>
  417650:	add	x1, x26, #0x4f8
  417654:	mov	w2, #0x5                   	// #5
  417658:	ldr	x0, [x26, #1272]
  41765c:	strb	wzr, [x1, #32]
  417660:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  417664:	add	x1, x1, #0xa5b
  417668:	add	x0, x0, x20
  41766c:	str	x0, [x26, #1272]
  417670:	mov	x0, #0x0                   	// #0
  417674:	bl	403700 <dcgettext@plt>
  417678:	mov	x3, x0
  41767c:	mov	x1, x20
  417680:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  417684:	add	x0, x0, #0x95d
  417688:	str	x3, [sp, #184]
  41768c:	bl	40a72c <ferror@plt+0x6e8c>
  417690:	mov	x20, x0
  417694:	ldr	x1, [x26, #1272]
  417698:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  41769c:	add	x0, x0, #0xda5
  4176a0:	bl	40a72c <ferror@plt+0x6e8c>
  4176a4:	mov	x2, x0
  4176a8:	ldr	x3, [sp, #184]
  4176ac:	mov	x1, x20
  4176b0:	mov	x20, x25
  4176b4:	mov	x0, x3
  4176b8:	bl	4037a0 <printf@plt>
  4176bc:	b	4170f4 <ferror@plt+0x13854>
  4176c0:	mov	w1, #0x2                   	// #2
  4176c4:	b	41762c <ferror@plt+0x13d8c>
  4176c8:	mov	x20, #0x0                   	// #0
  4176cc:	b	41764c <ferror@plt+0x13dac>
  4176d0:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  4176d4:	add	x1, x1, #0xa89
  4176d8:	mov	w2, #0x5                   	// #5
  4176dc:	mov	x0, #0x0                   	// #0
  4176e0:	bl	403700 <dcgettext@plt>
  4176e4:	bl	4037a0 <printf@plt>
  4176e8:	b	4170f4 <ferror@plt+0x13854>
  4176ec:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  4176f0:	mov	w2, #0x5                   	// #5
  4176f4:	add	x1, x1, #0xaa5
  4176f8:	b	4176dc <ferror@plt+0x13e3c>
  4176fc:	add	x4, sp, #0x10c
  417700:	add	x3, sp, #0x108
  417704:	mov	x1, x19
  417708:	mov	w2, #0x0                   	// #0
  41770c:	mov	x0, x20
  417710:	bl	40da44 <ferror@plt+0xa1a4>
  417714:	mov	x26, x0
  417718:	ldr	w0, [sp, #264]
  41771c:	add	x20, x20, x0
  417720:	ldr	w0, [sp, #268]
  417724:	bl	40c10c <ferror@plt+0x886c>
  417728:	mov	w2, #0x5                   	// #5
  41772c:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  417730:	mov	x0, #0x0                   	// #0
  417734:	add	x1, x1, #0xac3
  417738:	bl	403700 <dcgettext@plt>
  41773c:	mov	x25, x0
  417740:	mov	x1, x26
  417744:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  417748:	add	x0, x0, #0x95d
  41774c:	bl	40a72c <ferror@plt+0x6e8c>
  417750:	mov	x1, x0
  417754:	mov	x0, x25
  417758:	bl	4037a0 <printf@plt>
  41775c:	b	4170f4 <ferror@plt+0x13854>
  417760:	mov	w2, #0x5                   	// #5
  417764:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  417768:	mov	x0, #0x0                   	// #0
  41776c:	add	x1, x1, #0xad4
  417770:	bl	403700 <dcgettext@plt>
  417774:	mov	w1, w26
  417778:	bl	4037a0 <printf@plt>
  41777c:	cbz	x21, 417798 <ferror@plt+0x13ef8>
  417780:	add	x26, x21, w26, uxtb
  417784:	adrp	x25, 437000 <warn@@Base+0x8ff8>
  417788:	add	x25, x25, #0xda5
  41778c:	adrp	x22, 433000 <warn@@Base+0x4ff8>
  417790:	ldurb	w26, [x26, #-1]
  417794:	cbnz	w26, 4177a4 <ferror@plt+0x13f04>
  417798:	mov	w0, #0xa                   	// #10
  41779c:	bl	403800 <putchar@plt>
  4177a0:	b	4170f4 <ferror@plt+0x13854>
  4177a4:	add	x4, sp, #0x10c
  4177a8:	add	x3, sp, #0x108
  4177ac:	mov	w2, #0x0                   	// #0
  4177b0:	mov	x1, x19
  4177b4:	mov	x0, x20
  4177b8:	bl	40da44 <ferror@plt+0xa1a4>
  4177bc:	mov	x1, x0
  4177c0:	ldr	w0, [sp, #264]
  4177c4:	str	x1, [sp, #184]
  4177c8:	add	x20, x20, x0
  4177cc:	ldr	w0, [sp, #268]
  4177d0:	bl	40c10c <ferror@plt+0x886c>
  4177d4:	ldr	x1, [sp, #184]
  4177d8:	mov	x0, x25
  4177dc:	bl	40a72c <ferror@plt+0x6e8c>
  4177e0:	cmp	w26, #0x1
  4177e4:	add	x1, x22, #0x2ab
  4177e8:	adrp	x2, 433000 <warn@@Base+0x4ff8>
  4177ec:	add	x2, x2, #0x268
  4177f0:	csel	x2, x2, x1, eq  // eq = none
  4177f4:	sub	w26, w26, #0x1
  4177f8:	mov	x1, x0
  4177fc:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  417800:	add	x0, x0, #0x8ff
  417804:	bl	4037a0 <printf@plt>
  417808:	b	417794 <ferror@plt+0x13ef4>
  41780c:	ldrb	w0, [sp, #306]
  417810:	mov	x25, #0x0                   	// #0
  417814:	mov	x24, #0x0                   	// #0
  417818:	mov	w26, #0x0                   	// #0
  41781c:	mov	x22, #0x0                   	// #0
  417820:	bl	40a318 <ferror@plt+0x6a78>
  417824:	str	xzr, [sp, #168]
  417828:	ldr	x1, [sp, #272]
  41782c:	cmp	x28, x1
  417830:	b.cc	418354 <ferror@plt+0x14ab4>  // b.lo, b.ul, b.last
  417834:	cbz	x22, 417840 <ferror@plt+0x13fa0>
  417838:	mov	x0, x22
  41783c:	bl	403510 <free@plt>
  417840:	cbz	x24, 41784c <ferror@plt+0x13fac>
  417844:	mov	x0, x24
  417848:	bl	403510 <free@plt>
  41784c:	mov	w0, #0xa                   	// #10
  417850:	bl	403800 <putchar@plt>
  417854:	b	4169c8 <ferror@plt+0x13128>
  417858:	add	x4, sp, #0x110
  41785c:	add	x3, sp, #0x118
  417860:	mov	x2, x19
  417864:	mov	x1, x28
  417868:	mov	x0, x23
  41786c:	bl	40aa24 <ferror@plt+0x7184>
  417870:	str	x0, [sp, #168]
  417874:	cbz	x0, 416a4c <ferror@plt+0x131ac>
  417878:	ldrb	w0, [sp, #312]
  41787c:	cbnz	w0, 4178a0 <ferror@plt+0x14000>
  417880:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  417884:	add	x1, x1, #0x7d1
  417888:	mov	w2, #0x5                   	// #5
  41788c:	mov	x0, #0x0                   	// #0
  417890:	bl	403700 <dcgettext@plt>
  417894:	bl	42e008 <warn@@Base>
  417898:	mov	w0, #0x1                   	// #1
  41789c:	strb	w0, [sp, #312]
  4178a0:	ldrb	w0, [sp, #306]
  4178a4:	bl	40a318 <ferror@plt+0x6a78>
  4178a8:	ldrb	w28, [sp, #313]
  4178ac:	ldr	x0, [sp, #168]
  4178b0:	sub	x20, x28, #0x1
  4178b4:	add	x20, x0, x20
  4178b8:	cmp	x19, x20
  4178bc:	b.hi	4178e0 <ferror@plt+0x14040>  // b.pmore
  4178c0:	mov	w2, #0x5                   	// #5
  4178c4:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  4178c8:	mov	x0, #0x0                   	// #0
  4178cc:	add	x1, x1, #0xaf8
  4178d0:	bl	403700 <dcgettext@plt>
  4178d4:	ldrb	w1, [sp, #313]
  4178d8:	bl	42e008 <warn@@Base>
  4178dc:	b	416a4c <ferror@plt+0x131ac>
  4178e0:	ldrh	w0, [sp, #288]
  4178e4:	cmp	w0, #0x4
  4178e8:	b.ls	418064 <ferror@plt+0x147c4>  // b.plast
  4178ec:	ldr	x1, [sp, #224]
  4178f0:	mov	w0, #0xb                   	// #11
  4178f4:	bl	40c038 <ferror@plt+0x8798>
  4178f8:	ldr	x0, [sp, #168]
  4178fc:	add	x28, x0, x28
  417900:	cmp	x19, x28
  417904:	b.hi	4179a4 <ferror@plt+0x14104>  // b.pmore
  417908:	sub	x0, x19, x20
  41790c:	sub	w2, w0, #0x1
  417910:	mov	w1, w0
  417914:	cmp	w2, #0x7
  417918:	mov	w0, #0x0                   	// #0
  41791c:	b.hi	417934 <ferror@plt+0x14094>  // b.pmore
  417920:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  417924:	ldr	x2, [x0, #680]
  417928:	mov	x0, x20
  41792c:	blr	x2
  417930:	and	w0, w0, #0xff
  417934:	mov	x14, x28
  417938:	and	x0, x0, #0xff
  41793c:	mov	x15, #0x0                   	// #0
  417940:	str	x0, [sp, #184]
  417944:	ldr	x0, [sp, #184]
  417948:	cmp	x15, x0
  41794c:	b.cc	4179ac <ferror@plt+0x1410c>  // b.lo, b.ul, b.last
  417950:	add	x4, sp, #0x10c
  417954:	add	x3, sp, #0x108
  417958:	mov	x1, x19
  41795c:	mov	x0, x14
  417960:	mov	w2, #0x0                   	// #0
  417964:	bl	40da44 <ferror@plt+0xa1a4>
  417968:	ldr	w8, [sp, #264]
  41796c:	mov	x25, x0
  417970:	ldr	w0, [sp, #268]
  417974:	add	x26, x14, x8
  417978:	bl	40c10c <ferror@plt+0x886c>
  41797c:	cmp	x19, x26
  417980:	b.ne	4179f4 <ferror@plt+0x14154>  // b.any
  417984:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  417988:	add	x1, x1, #0xb29
  41798c:	mov	w2, #0x5                   	// #5
  417990:	mov	x0, #0x0                   	// #0
  417994:	bl	403700 <dcgettext@plt>
  417998:	bl	42e008 <warn@@Base>
  41799c:	ldr	w0, [sp, #192]
  4179a0:	b	416a50 <ferror@plt+0x131b0>
  4179a4:	mov	w1, #0x1                   	// #1
  4179a8:	b	417920 <ferror@plt+0x14080>
  4179ac:	add	x3, sp, #0x10c
  4179b0:	mov	x1, x19
  4179b4:	mov	x0, x14
  4179b8:	mov	x4, #0x0                   	// #0
  4179bc:	mov	w2, #0x0                   	// #0
  4179c0:	bl	40da44 <ferror@plt+0xa1a4>
  4179c4:	ldr	w8, [sp, #268]
  4179c8:	add	x3, sp, #0x10c
  4179cc:	mov	x1, x19
  4179d0:	mov	x4, #0x0                   	// #0
  4179d4:	add	x14, x14, x8
  4179d8:	mov	w2, #0x0                   	// #0
  4179dc:	mov	x0, x14
  4179e0:	bl	40da44 <ferror@plt+0xa1a4>
  4179e4:	add	x15, x15, #0x1
  4179e8:	ldr	w8, [sp, #268]
  4179ec:	add	x14, x14, x8
  4179f0:	b	417944 <ferror@plt+0x140a4>
  4179f4:	lsl	x0, x25, #3
  4179f8:	bl	403290 <xmalloc@plt>
  4179fc:	mov	x20, #0x0                   	// #0
  417a00:	mov	x24, x0
  417a04:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  417a08:	add	x0, x0, #0xe1a
  417a0c:	str	x0, [sp, #208]
  417a10:	cmp	x25, x20
  417a14:	b.eq	417abc <ferror@plt+0x1421c>  // b.none
  417a18:	mov	x21, x28
  417a1c:	str	xzr, [sp, #176]
  417a20:	b	417be8 <ferror@plt+0x14348>
  417a24:	add	x4, sp, #0x10c
  417a28:	add	x3, sp, #0x108
  417a2c:	mov	x1, x19
  417a30:	mov	w2, #0x0                   	// #0
  417a34:	mov	x0, x21
  417a38:	bl	40da44 <ferror@plt+0xa1a4>
  417a3c:	mov	x5, x0
  417a40:	ldr	w0, [sp, #264]
  417a44:	str	x5, [sp, #216]
  417a48:	add	x21, x21, x0
  417a4c:	ldr	w0, [sp, #268]
  417a50:	bl	40c10c <ferror@plt+0x886c>
  417a54:	add	x4, sp, #0x10c
  417a58:	add	x3, sp, #0x108
  417a5c:	mov	x1, x19
  417a60:	mov	x0, x21
  417a64:	mov	w2, #0x0                   	// #0
  417a68:	bl	40da44 <ferror@plt+0xa1a4>
  417a6c:	mov	x22, x0
  417a70:	ldr	w0, [sp, #264]
  417a74:	add	x21, x21, x0
  417a78:	ldr	w0, [sp, #268]
  417a7c:	bl	40c10c <ferror@plt+0x886c>
  417a80:	cmp	x19, x26
  417a84:	ldr	x5, [sp, #216]
  417a88:	b.ne	417b6c <ferror@plt+0x142cc>  // b.any
  417a8c:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  417a90:	add	x1, x1, #0xb29
  417a94:	mov	w2, #0x5                   	// #5
  417a98:	mov	x0, #0x0                   	// #0
  417a9c:	bl	403700 <dcgettext@plt>
  417aa0:	bl	42e008 <warn@@Base>
  417aa4:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  417aa8:	add	x1, x1, #0xb29
  417aac:	mov	w2, #0x5                   	// #5
  417ab0:	mov	x0, #0x0                   	// #0
  417ab4:	bl	403700 <dcgettext@plt>
  417ab8:	bl	42e008 <warn@@Base>
  417abc:	add	x0, x26, #0x1
  417ac0:	str	x0, [sp, #208]
  417ac4:	cmp	x19, x0
  417ac8:	b.hi	417c8c <ferror@plt+0x143ec>  // b.pmore
  417acc:	subs	x1, x19, x26
  417ad0:	csel	w1, wzr, w1, ls  // ls = plast
  417ad4:	sub	w0, w1, #0x1
  417ad8:	cmp	w0, #0x7
  417adc:	b.hi	417c94 <ferror@plt+0x143f4>  // b.pmore
  417ae0:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  417ae4:	ldr	x2, [x0, #680]
  417ae8:	mov	x0, x26
  417aec:	blr	x2
  417af0:	and	w0, w0, #0xff
  417af4:	ldr	x28, [sp, #208]
  417af8:	and	x0, x0, #0xff
  417afc:	mov	x14, #0x0                   	// #0
  417b00:	str	x0, [sp, #216]
  417b04:	ldr	x0, [sp, #216]
  417b08:	cmp	x14, x0
  417b0c:	b.cc	417c9c <ferror@plt+0x143fc>  // b.lo, b.ul, b.last
  417b10:	mov	x1, x19
  417b14:	mov	x0, x28
  417b18:	add	x4, sp, #0x10c
  417b1c:	add	x3, sp, #0x108
  417b20:	mov	w2, #0x0                   	// #0
  417b24:	bl	40da44 <ferror@plt+0xa1a4>
  417b28:	ldr	w1, [sp, #264]
  417b2c:	mov	w26, w0
  417b30:	and	x21, x0, #0xffffffff
  417b34:	tst	x0, #0xffffffff00000000
  417b38:	add	x28, x28, x1
  417b3c:	b.eq	417b4c <ferror@plt+0x142ac>  // b.none
  417b40:	ldr	w0, [sp, #268]
  417b44:	orr	w0, w0, #0x2
  417b48:	str	w0, [sp, #268]
  417b4c:	ldr	w0, [sp, #268]
  417b50:	bl	40c10c <ferror@plt+0x886c>
  417b54:	cmp	x19, x28
  417b58:	b.ne	417ce4 <ferror@plt+0x14444>  // b.any
  417b5c:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  417b60:	mov	w2, #0x5                   	// #5
  417b64:	add	x1, x1, #0x489
  417b68:	b	417990 <ferror@plt+0x140f0>
  417b6c:	cmp	x5, #0x1
  417b70:	b.ne	417b84 <ferror@plt+0x142e4>  // b.any
  417b74:	cmp	x22, #0x8
  417b78:	b.eq	417c04 <ferror@plt+0x14364>  // b.none
  417b7c:	cmp	x22, #0x1f
  417b80:	b.eq	417c0c <ferror@plt+0x1436c>  // b.none
  417b84:	mov	w0, #0xffffffff            	// #-1
  417b88:	str	w0, [sp, #56]
  417b8c:	mov	w0, #0x9                   	// #9
  417b90:	strb	w0, [sp, #48]
  417b94:	mov	w0, #0x1                   	// #1
  417b98:	str	w0, [sp, #24]
  417b9c:	ldrh	w0, [sp, #288]
  417ba0:	mov	x4, x26
  417ba4:	str	w0, [sp, #8]
  417ba8:	mov	x5, x19
  417bac:	ldr	w0, [sp, #316]
  417bb0:	mov	x3, x27
  417bb4:	str	x0, [sp]
  417bb8:	mov	x1, x22
  417bbc:	str	xzr, [sp, #16]
  417bc0:	mov	x7, #0x0                   	// #0
  417bc4:	stp	x23, xzr, [sp, #32]
  417bc8:	mov	x6, #0x0                   	// #0
  417bcc:	mov	x2, #0x0                   	// #0
  417bd0:	mov	x0, #0x0                   	// #0
  417bd4:	bl	411104 <ferror@plt+0xd864>
  417bd8:	mov	x26, x0
  417bdc:	ldr	x0, [sp, #176]
  417be0:	add	x0, x0, #0x1
  417be4:	str	x0, [sp, #176]
  417be8:	ldp	x1, x0, [sp, #176]
  417bec:	cmp	x0, x1
  417bf0:	b.hi	417a24 <ferror@plt+0x14184>  // b.pmore
  417bf4:	cmp	x19, x26
  417bf8:	b.eq	417aa4 <ferror@plt+0x14204>  // b.none
  417bfc:	add	x20, x20, #0x1
  417c00:	b	417a10 <ferror@plt+0x14170>
  417c04:	str	x26, [x24, x20, lsl #3]
  417c08:	b	417b84 <ferror@plt+0x142e4>
  417c0c:	ldr	w5, [sp, #316]
  417c10:	cmp	w5, #0x8
  417c14:	b.ls	417c44 <ferror@plt+0x143a4>  // b.plast
  417c18:	ldp	x2, x1, [sp, #200]
  417c1c:	mov	w3, w5
  417c20:	mov	w4, #0x5                   	// #5
  417c24:	mov	x0, #0x0                   	// #0
  417c28:	str	w5, [sp, #216]
  417c2c:	bl	4035d0 <dcngettext@plt>
  417c30:	ldr	w5, [sp, #216]
  417c34:	mov	w2, #0x8                   	// #8
  417c38:	mov	w1, w5
  417c3c:	bl	42db14 <error@@Base>
  417c40:	mov	w5, #0x8                   	// #8
  417c44:	add	x0, x26, w5, uxtw
  417c48:	cmp	x19, x0
  417c4c:	b.hi	417c58 <ferror@plt+0x143b8>  // b.pmore
  417c50:	subs	x5, x19, x26
  417c54:	csel	w5, wzr, w5, ls  // ls = plast
  417c58:	sub	w0, w5, #0x1
  417c5c:	cmp	w0, #0x7
  417c60:	b.hi	417c84 <ferror@plt+0x143e4>  // b.pmore
  417c64:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  417c68:	mov	w1, w5
  417c6c:	ldr	x2, [x0, #680]
  417c70:	mov	x0, x26
  417c74:	blr	x2
  417c78:	bl	40c328 <ferror@plt+0x8a88>
  417c7c:	str	x0, [x24, x20, lsl #3]
  417c80:	b	417b84 <ferror@plt+0x142e4>
  417c84:	mov	x0, #0x0                   	// #0
  417c88:	b	417c78 <ferror@plt+0x143d8>
  417c8c:	mov	w1, #0x1                   	// #1
  417c90:	b	417ad4 <ferror@plt+0x14234>
  417c94:	mov	w0, #0x0                   	// #0
  417c98:	b	417af4 <ferror@plt+0x14254>
  417c9c:	add	x3, sp, #0x10c
  417ca0:	mov	x1, x19
  417ca4:	mov	x0, x28
  417ca8:	mov	x4, #0x0                   	// #0
  417cac:	mov	w2, #0x0                   	// #0
  417cb0:	bl	40da44 <ferror@plt+0xa1a4>
  417cb4:	ldr	w0, [sp, #268]
  417cb8:	add	x3, sp, #0x10c
  417cbc:	mov	x1, x19
  417cc0:	mov	x4, #0x0                   	// #0
  417cc4:	add	x28, x28, x0
  417cc8:	mov	w2, #0x0                   	// #0
  417ccc:	mov	x0, x28
  417cd0:	bl	40da44 <ferror@plt+0xa1a4>
  417cd4:	ldr	w0, [sp, #268]
  417cd8:	add	x14, x14, #0x1
  417cdc:	add	x28, x28, x0
  417ce0:	b	417b04 <ferror@plt+0x14264>
  417ce4:	mov	x1, #0x18                  	// #24
  417ce8:	mov	x0, #0x1                   	// #1
  417cec:	mul	x21, x21, x1
  417cf0:	mov	x1, x21
  417cf4:	bl	403840 <xcalloc@plt>
  417cf8:	mov	x22, x0
  417cfc:	mov	x20, x0
  417d00:	add	x0, x21, x0
  417d04:	str	x0, [sp, #232]
  417d08:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  417d0c:	add	x0, x0, #0xe1a
  417d10:	str	x0, [sp, #240]
  417d14:	ldr	x0, [sp, #232]
  417d18:	cmp	x0, x20
  417d1c:	b.eq	417dd4 <ferror@plt+0x14534>  // b.none
  417d20:	ldr	x0, [sp, #208]
  417d24:	stp	x0, xzr, [sp, #176]
  417d28:	b	417eec <ferror@plt+0x1464c>
  417d2c:	ldr	x0, [sp, #176]
  417d30:	add	x4, sp, #0x10c
  417d34:	add	x3, sp, #0x108
  417d38:	mov	w2, #0x0                   	// #0
  417d3c:	mov	x1, x19
  417d40:	bl	40da44 <ferror@plt+0xa1a4>
  417d44:	mov	x5, x0
  417d48:	ldr	x1, [sp, #176]
  417d4c:	str	x5, [sp, #248]
  417d50:	ldr	w0, [sp, #264]
  417d54:	add	x0, x1, x0
  417d58:	str	x0, [sp, #176]
  417d5c:	ldr	w0, [sp, #268]
  417d60:	bl	40c10c <ferror@plt+0x886c>
  417d64:	ldr	x0, [sp, #176]
  417d68:	add	x4, sp, #0x10c
  417d6c:	add	x3, sp, #0x108
  417d70:	mov	x1, x19
  417d74:	mov	w2, #0x0                   	// #0
  417d78:	bl	40da44 <ferror@plt+0xa1a4>
  417d7c:	mov	x21, x0
  417d80:	ldr	x1, [sp, #176]
  417d84:	ldr	w0, [sp, #264]
  417d88:	add	x0, x1, x0
  417d8c:	str	x0, [sp, #176]
  417d90:	ldr	w0, [sp, #268]
  417d94:	bl	40c10c <ferror@plt+0x886c>
  417d98:	cmp	x19, x28
  417d9c:	ldr	x5, [sp, #248]
  417da0:	b.ne	417e78 <ferror@plt+0x145d8>  // b.any
  417da4:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  417da8:	add	x1, x1, #0x489
  417dac:	mov	w2, #0x5                   	// #5
  417db0:	mov	x0, #0x0                   	// #0
  417db4:	bl	403700 <dcgettext@plt>
  417db8:	bl	42e008 <warn@@Base>
  417dbc:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  417dc0:	add	x1, x1, #0x489
  417dc4:	mov	w2, #0x5                   	// #5
  417dc8:	mov	x0, #0x0                   	// #0
  417dcc:	bl	403700 <dcgettext@plt>
  417dd0:	bl	42e008 <warn@@Base>
  417dd4:	ldr	w20, [x22, #8]
  417dd8:	cbz	w20, 418338 <ferror@plt+0x14a98>
  417ddc:	cbnz	x25, 4182dc <ferror@plt+0x14a3c>
  417de0:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  417de4:	add	x1, x1, #0xb8d
  417de8:	mov	w2, #0x5                   	// #5
  417dec:	mov	x0, #0x0                   	// #0
  417df0:	bl	403700 <dcgettext@plt>
  417df4:	mov	x20, x0
  417df8:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  417dfc:	ldr	w0, [x0, #616]
  417e00:	cbnz	w0, 417e14 <ferror@plt+0x14574>
  417e04:	mov	x0, x20
  417e08:	bl	402fd0 <strlen@plt>
  417e0c:	cmp	x0, #0x4b
  417e10:	b.hi	418344 <ferror@plt+0x14aa4>  // b.pmore
  417e14:	mov	w2, #0x5                   	// #5
  417e18:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  417e1c:	mov	x0, #0x0                   	// #0
  417e20:	add	x1, x1, #0xbc6
  417e24:	bl	403700 <dcgettext@plt>
  417e28:	ldr	x2, [x22]
  417e2c:	mov	x1, x20
  417e30:	bl	4037a0 <printf@plt>
  417e34:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  417e38:	add	x1, x1, #0xbd2
  417e3c:	mov	w2, #0x5                   	// #5
  417e40:	mov	x0, #0x0                   	// #0
  417e44:	bl	403700 <dcgettext@plt>
  417e48:	bl	4037a0 <printf@plt>
  417e4c:	add	x1, sp, #0x200
  417e50:	adrp	x0, 459000 <_bfd_std_section+0x120>
  417e54:	add	x0, x0, #0x4f8
  417e58:	add	x0, x0, #0xad0
  417e5c:	ldp	x2, x3, [x1, #-232]
  417e60:	stp	x2, x3, [x0]
  417e64:	ldp	x2, x3, [x1, #-216]
  417e68:	stp	x2, x3, [x0, #16]
  417e6c:	ldr	x1, [sp, #312]
  417e70:	str	x1, [x0, #32]
  417e74:	b	417828 <ferror@plt+0x13f88>
  417e78:	cmp	x5, #0x1
  417e7c:	b.eq	417f0c <ferror@plt+0x1466c>  // b.none
  417e80:	cmp	x5, #0x2
  417e84:	b.eq	417fa8 <ferror@plt+0x14708>  // b.none
  417e88:	mov	w0, #0xffffffff            	// #-1
  417e8c:	str	w0, [sp, #56]
  417e90:	mov	w0, #0x9                   	// #9
  417e94:	strb	w0, [sp, #48]
  417e98:	mov	w0, #0x1                   	// #1
  417e9c:	str	w0, [sp, #24]
  417ea0:	ldrh	w0, [sp, #288]
  417ea4:	mov	x4, x28
  417ea8:	str	w0, [sp, #8]
  417eac:	mov	x5, x19
  417eb0:	ldr	w0, [sp, #316]
  417eb4:	mov	x3, x27
  417eb8:	str	x0, [sp]
  417ebc:	mov	x1, x21
  417ec0:	str	xzr, [sp, #16]
  417ec4:	mov	x7, #0x0                   	// #0
  417ec8:	stp	x23, xzr, [sp, #32]
  417ecc:	mov	x6, #0x0                   	// #0
  417ed0:	mov	x2, #0x0                   	// #0
  417ed4:	mov	x0, #0x0                   	// #0
  417ed8:	bl	411104 <ferror@plt+0xd864>
  417edc:	mov	x28, x0
  417ee0:	ldr	x0, [sp, #184]
  417ee4:	add	x0, x0, #0x1
  417ee8:	str	x0, [sp, #184]
  417eec:	ldr	x1, [sp, #184]
  417ef0:	ldr	x0, [sp, #216]
  417ef4:	cmp	x0, x1
  417ef8:	b.hi	417d2c <ferror@plt+0x1448c>  // b.pmore
  417efc:	add	x20, x20, #0x18
  417f00:	cmp	x19, x28
  417f04:	b.ne	417d14 <ferror@plt+0x14474>  // b.any
  417f08:	b	417dbc <ferror@plt+0x1451c>
  417f0c:	cmp	x21, #0x8
  417f10:	b.eq	417f98 <ferror@plt+0x146f8>  // b.none
  417f14:	cmp	x21, #0x1f
  417f18:	b.ne	417e88 <ferror@plt+0x145e8>  // b.any
  417f1c:	ldr	w5, [sp, #316]
  417f20:	cmp	w5, #0x8
  417f24:	b.ls	417f58 <ferror@plt+0x146b8>  // b.plast
  417f28:	ldr	x2, [sp, #200]
  417f2c:	mov	w3, w5
  417f30:	ldr	x1, [sp, #240]
  417f34:	mov	w4, #0x5                   	// #5
  417f38:	mov	x0, #0x0                   	// #0
  417f3c:	str	w5, [sp, #248]
  417f40:	bl	4035d0 <dcngettext@plt>
  417f44:	ldr	w5, [sp, #248]
  417f48:	mov	w2, #0x8                   	// #8
  417f4c:	mov	w1, w5
  417f50:	bl	42db14 <error@@Base>
  417f54:	mov	w5, #0x8                   	// #8
  417f58:	add	x0, x28, w5, uxtw
  417f5c:	cmp	x19, x0
  417f60:	b.hi	417f6c <ferror@plt+0x146cc>  // b.pmore
  417f64:	subs	x5, x19, x28
  417f68:	csel	w5, wzr, w5, ls  // ls = plast
  417f6c:	sub	w0, w5, #0x1
  417f70:	cmp	w0, #0x7
  417f74:	b.hi	417fa0 <ferror@plt+0x14700>  // b.pmore
  417f78:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  417f7c:	mov	w1, w5
  417f80:	ldr	x2, [x0, #680]
  417f84:	mov	x0, x28
  417f88:	blr	x2
  417f8c:	bl	40c328 <ferror@plt+0x8a88>
  417f90:	str	x0, [x20]
  417f94:	b	417e88 <ferror@plt+0x145e8>
  417f98:	str	x28, [x20]
  417f9c:	b	417e88 <ferror@plt+0x145e8>
  417fa0:	mov	x0, #0x0                   	// #0
  417fa4:	b	417f8c <ferror@plt+0x146ec>
  417fa8:	cmp	x21, #0xb
  417fac:	b.eq	417fd8 <ferror@plt+0x14738>  // b.none
  417fb0:	cmp	x21, #0xf
  417fb4:	b.eq	418028 <ferror@plt+0x14788>  // b.none
  417fb8:	cmp	x21, #0x5
  417fbc:	b.ne	417e88 <ferror@plt+0x145e8>  // b.any
  417fc0:	add	x0, x28, #0x2
  417fc4:	cmp	x19, x0
  417fc8:	b.hi	418008 <ferror@plt+0x14768>  // b.pmore
  417fcc:	subs	x1, x19, x28
  417fd0:	csel	w1, wzr, w1, ls  // ls = plast
  417fd4:	b	417fec <ferror@plt+0x1474c>
  417fd8:	add	x0, x28, #0x1
  417fdc:	cmp	x19, x0
  417fe0:	b.hi	418000 <ferror@plt+0x14760>  // b.pmore
  417fe4:	subs	x1, x19, x28
  417fe8:	csel	w1, wzr, w1, ls  // ls = plast
  417fec:	sub	w0, w1, #0x1
  417ff0:	cmp	w0, #0x7
  417ff4:	b.ls	418010 <ferror@plt+0x14770>  // b.plast
  417ff8:	str	wzr, [x20, #8]
  417ffc:	b	417e88 <ferror@plt+0x145e8>
  418000:	mov	w1, #0x1                   	// #1
  418004:	b	417fec <ferror@plt+0x1474c>
  418008:	mov	w1, w5
  41800c:	b	417fec <ferror@plt+0x1474c>
  418010:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  418014:	ldr	x2, [x0, #680]
  418018:	mov	x0, x28
  41801c:	blr	x2
  418020:	str	w0, [x20, #8]
  418024:	b	417e88 <ferror@plt+0x145e8>
  418028:	add	x4, sp, #0x10c
  41802c:	add	x3, sp, #0x108
  418030:	mov	x1, x19
  418034:	mov	x0, x28
  418038:	mov	w2, #0x0                   	// #0
  41803c:	bl	40da44 <ferror@plt+0xa1a4>
  418040:	str	w0, [x20, #8]
  418044:	tst	x0, #0xffffffff00000000
  418048:	b.eq	418058 <ferror@plt+0x147b8>  // b.none
  41804c:	ldr	w0, [sp, #268]
  418050:	orr	w0, w0, #0x2
  418054:	str	w0, [sp, #268]
  418058:	ldr	w0, [sp, #268]
  41805c:	bl	40c10c <ferror@plt+0x886c>
  418060:	b	417e88 <ferror@plt+0x145e8>
  418064:	ldrb	w0, [x20]
  418068:	cbnz	w0, 4180c4 <ferror@plt+0x14824>
  41806c:	mov	x25, #0x0                   	// #0
  418070:	mov	x24, #0x0                   	// #0
  418074:	add	x28, x20, #0x1
  418078:	cmp	x19, x28
  41807c:	b.ls	418088 <ferror@plt+0x147e8>  // b.plast
  418080:	ldrb	w0, [x20, #1]
  418084:	cbnz	w0, 4181a0 <ferror@plt+0x14900>
  418088:	mov	w26, #0x0                   	// #0
  41808c:	mov	x22, #0x0                   	// #0
  418090:	b	4181d0 <ferror@plt+0x14930>
  418094:	sub	x1, x19, x21
  418098:	mov	x0, x21
  41809c:	bl	403020 <strnlen@plt>
  4180a0:	add	x0, x0, #0x1
  4180a4:	add	x21, x21, x0
  4180a8:	add	x25, x25, #0x1
  4180ac:	cmp	x19, x21
  4180b0:	b.hi	4180cc <ferror@plt+0x1482c>  // b.pmore
  4180b4:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  4180b8:	mov	w2, #0x5                   	// #5
  4180bc:	add	x1, x1, #0xb43
  4180c0:	b	417990 <ferror@plt+0x140f0>
  4180c4:	mov	x21, x20
  4180c8:	mov	x25, #0x0                   	// #0
  4180cc:	ldrb	w0, [x21]
  4180d0:	cbnz	w0, 418094 <ferror@plt+0x147f4>
  4180d4:	lsl	x0, x25, #3
  4180d8:	bl	403290 <xmalloc@plt>
  4180dc:	mov	x24, x0
  4180e0:	mov	x22, x0
  4180e4:	ldrb	w0, [x20]
  4180e8:	cbnz	w0, 4180f4 <ferror@plt+0x14854>
  4180ec:	mov	x20, x21
  4180f0:	b	418074 <ferror@plt+0x147d4>
  4180f4:	str	x20, [x22], #8
  4180f8:	sub	x1, x20, x19
  4180fc:	mov	x0, x20
  418100:	bl	403020 <strnlen@plt>
  418104:	add	x0, x0, #0x1
  418108:	add	x20, x20, x0
  41810c:	b	4180e4 <ferror@plt+0x14844>
  418110:	sub	x1, x19, x20
  418114:	mov	x0, x20
  418118:	bl	403020 <strnlen@plt>
  41811c:	add	x0, x0, #0x1
  418120:	add	x20, x20, x0
  418124:	add	x3, sp, #0x10c
  418128:	mov	x1, x19
  41812c:	mov	x0, x20
  418130:	mov	x4, #0x0                   	// #0
  418134:	mov	w2, #0x0                   	// #0
  418138:	bl	40da44 <ferror@plt+0xa1a4>
  41813c:	add	w26, w26, #0x1
  418140:	ldr	w14, [sp, #268]
  418144:	add	x3, sp, #0x10c
  418148:	mov	x1, x19
  41814c:	mov	x4, #0x0                   	// #0
  418150:	add	x20, x20, x14
  418154:	mov	w2, #0x0                   	// #0
  418158:	mov	x0, x20
  41815c:	bl	40da44 <ferror@plt+0xa1a4>
  418160:	ldr	w14, [sp, #268]
  418164:	add	x3, sp, #0x10c
  418168:	mov	x1, x19
  41816c:	mov	x4, #0x0                   	// #0
  418170:	add	x14, x20, x14
  418174:	mov	w2, #0x0                   	// #0
  418178:	mov	x0, x14
  41817c:	bl	40da44 <ferror@plt+0xa1a4>
  418180:	ldr	w20, [sp, #268]
  418184:	add	x20, x14, x20
  418188:	cmp	x19, x20
  41818c:	b.hi	4181a8 <ferror@plt+0x14908>  // b.pmore
  418190:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  418194:	mov	w2, #0x5                   	// #5
  418198:	add	x1, x1, #0xb66
  41819c:	b	417990 <ferror@plt+0x140f0>
  4181a0:	mov	x20, x28
  4181a4:	mov	w26, #0x0                   	// #0
  4181a8:	ldrb	w0, [x20]
  4181ac:	cbnz	w0, 418110 <ferror@plt+0x14870>
  4181b0:	mov	w0, #0x18                  	// #24
  4181b4:	umull	x0, w26, w0
  4181b8:	bl	403290 <xmalloc@plt>
  4181bc:	mov	x22, x0
  4181c0:	mov	x21, x0
  4181c4:	ldrb	w0, [x28]
  4181c8:	cbnz	w0, 4181fc <ferror@plt+0x1495c>
  4181cc:	mov	x28, x20
  4181d0:	add	x28, x28, #0x1
  4181d4:	cbz	x22, 417e34 <ferror@plt+0x14594>
  4181d8:	cbnz	x24, 417dd4 <ferror@plt+0x14534>
  4181dc:	mov	w2, #0x5                   	// #5
  4181e0:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  4181e4:	mov	x0, #0x0                   	// #0
  4181e8:	add	x1, x1, #0xb84
  4181ec:	bl	403700 <dcgettext@plt>
  4181f0:	ldr	x1, [x22]
  4181f4:	bl	4037a0 <printf@plt>
  4181f8:	b	417e34 <ferror@plt+0x14594>
  4181fc:	str	x28, [x21]
  418200:	sub	x1, x19, x28
  418204:	mov	x0, x28
  418208:	bl	403020 <strnlen@plt>
  41820c:	add	x0, x0, #0x1
  418210:	add	x28, x28, x0
  418214:	mov	x1, x19
  418218:	mov	x0, x28
  41821c:	add	x4, sp, #0x10c
  418220:	add	x3, sp, #0x108
  418224:	mov	w2, #0x0                   	// #0
  418228:	bl	40da44 <ferror@plt+0xa1a4>
  41822c:	str	w0, [x21, #8]
  418230:	ldr	w1, [sp, #264]
  418234:	tst	x0, #0xffffffff00000000
  418238:	add	x28, x28, x1
  41823c:	b.eq	41824c <ferror@plt+0x149ac>  // b.none
  418240:	ldr	w0, [sp, #268]
  418244:	orr	w0, w0, #0x2
  418248:	str	w0, [sp, #268]
  41824c:	ldr	w0, [sp, #268]
  418250:	bl	40c10c <ferror@plt+0x886c>
  418254:	mov	x1, x19
  418258:	mov	x0, x28
  41825c:	add	x4, sp, #0x10c
  418260:	add	x3, sp, #0x108
  418264:	mov	w2, #0x0                   	// #0
  418268:	bl	40da44 <ferror@plt+0xa1a4>
  41826c:	ldr	w1, [sp, #264]
  418270:	tst	x0, #0xffffffff00000000
  418274:	str	w0, [x21, #12]
  418278:	add	x28, x28, x1
  41827c:	b.eq	41828c <ferror@plt+0x149ec>  // b.none
  418280:	ldr	w0, [sp, #268]
  418284:	orr	w0, w0, #0x2
  418288:	str	w0, [sp, #268]
  41828c:	ldr	w0, [sp, #268]
  418290:	bl	40c10c <ferror@plt+0x886c>
  418294:	mov	x1, x19
  418298:	mov	x0, x28
  41829c:	add	x4, sp, #0x10c
  4182a0:	add	x3, sp, #0x108
  4182a4:	mov	w2, #0x0                   	// #0
  4182a8:	bl	40da44 <ferror@plt+0xa1a4>
  4182ac:	ldr	w1, [sp, #264]
  4182b0:	tst	x0, #0xffffffff00000000
  4182b4:	str	w0, [x21, #16]
  4182b8:	add	x28, x28, x1
  4182bc:	b.eq	4182cc <ferror@plt+0x14a2c>  // b.none
  4182c0:	ldr	w0, [sp, #268]
  4182c4:	orr	w0, w0, #0x2
  4182c8:	str	w0, [sp, #268]
  4182cc:	ldr	w0, [sp, #268]
  4182d0:	add	x21, x21, #0x18
  4182d4:	bl	40c10c <ferror@plt+0x886c>
  4182d8:	b	4181c4 <ferror@plt+0x14924>
  4182dc:	cmp	x25, w20, uxtw
  4182e0:	b.cs	41832c <ferror@plt+0x14a8c>  // b.hs, b.nlast
  4182e4:	mov	w2, #0x5                   	// #5
  4182e8:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  4182ec:	mov	x0, #0x0                   	// #0
  4182f0:	add	x1, x1, #0xb97
  4182f4:	bl	403700 <dcgettext@plt>
  4182f8:	mov	x21, x0
  4182fc:	mov	x1, x25
  418300:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  418304:	add	x0, x0, #0x95d
  418308:	bl	40a72c <ferror@plt+0x6e8c>
  41830c:	mov	w1, w20
  418310:	mov	x2, x0
  418314:	mov	x0, x21
  418318:	bl	42e008 <warn@@Base>
  41831c:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  418320:	mov	w2, #0x5                   	// #5
  418324:	add	x1, x1, #0x590
  418328:	b	417dec <ferror@plt+0x1454c>
  41832c:	sub	w20, w20, #0x1
  418330:	ldr	x20, [x24, x20, lsl #3]
  418334:	b	417df8 <ferror@plt+0x14558>
  418338:	adrp	x20, 433000 <warn@@Base+0x4ff8>
  41833c:	add	x20, x20, #0x1e2
  418340:	b	417df8 <ferror@plt+0x14558>
  418344:	adrp	x0, 432000 <warn@@Base+0x3ff8>
  418348:	add	x0, x0, #0xea7
  41834c:	ldr	x1, [x22]
  418350:	b	4181f4 <ferror@plt+0x14954>
  418354:	mov	x20, x28
  418358:	ldrb	w0, [sp, #313]
  41835c:	ldrb	w21, [x20], #1
  418360:	cmp	w21, w0
  418364:	b.cc	418468 <ferror@plt+0x14bc8>  // b.lo, b.ul, b.last
  418368:	sub	w0, w21, w0
  41836c:	ldrb	w10, [sp, #312]
  418370:	and	w1, w0, #0xff
  418374:	adrp	x7, 459000 <_bfd_std_section+0x120>
  418378:	ldrb	w4, [sp, #305]
  41837c:	add	x2, x7, #0x4f8
  418380:	ldrb	w3, [sp, #304]
  418384:	udiv	w0, w1, w10
  418388:	cmp	w4, #0x1
  41838c:	ldr	x8, [x7, #1272]
  418390:	and	w9, w0, #0xff
  418394:	and	x5, x0, #0xff
  418398:	b.ne	41843c <ferror@plt+0x14b9c>  // b.any
  41839c:	umull	x3, w9, w3
  4183a0:	add	x8, x3, x8
  4183a4:	str	x8, [x7, #1272]
  4183a8:	cbz	x3, 4183b0 <ferror@plt+0x14b10>
  4183ac:	str	wzr, [x2, #8]
  4183b0:	msub	w0, w0, w10, w1
  4183b4:	ldr	w1, [sp, #308]
  4183b8:	add	w0, w1, w0, uxtb
  4183bc:	ldr	w1, [x2, #16]
  4183c0:	add	w0, w0, w1
  4183c4:	str	w0, [x2, #16]
  4183c8:	mov	w0, #0x1                   	// #1
  4183cc:	cmn	w21, #0x1
  4183d0:	csinc	w0, w0, wzr, ne  // ne = any
  4183d4:	cbnz	w0, 4183e0 <ferror@plt+0x14b40>
  4183d8:	cmp	w21, #0x1
  4183dc:	b.ne	418d24 <ferror@plt+0x15484>  // b.any
  4183e0:	adrp	x0, 459000 <_bfd_std_section+0x120>
  4183e4:	add	x28, x0, #0x4f8
  4183e8:	cbz	x22, 418d2c <ferror@plt+0x1548c>
  4183ec:	ldr	w3, [x28, #12]
  4183f0:	sub	w3, w3, #0x1
  4183f4:	cmp	w3, w26
  4183f8:	b.cc	418c2c <ferror@plt+0x1538c>  // b.lo, b.ul, b.last
  4183fc:	mov	w2, #0x5                   	// #5
  418400:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  418404:	mov	x0, #0x0                   	// #0
  418408:	add	x1, x1, #0xd23
  41840c:	str	w3, [sp, #176]
  418410:	bl	403700 <dcgettext@plt>
  418414:	ldr	w3, [sp, #176]
  418418:	mov	w1, w3
  41841c:	bl	42e008 <warn@@Base>
  418420:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  418424:	add	x1, x1, #0x590
  418428:	mov	w2, #0x5                   	// #5
  41842c:	mov	x0, #0x0                   	// #0
  418430:	bl	403700 <dcgettext@plt>
  418434:	mov	x1, x0
  418438:	b	418c38 <ferror@plt+0x15398>
  41843c:	ldrb	w6, [x2, #32]
  418440:	and	x4, x4, #0xff
  418444:	add	x6, x6, x5
  418448:	udiv	x5, x6, x4
  41844c:	mul	w9, w3, w5
  418450:	msub	x4, x5, x4, x6
  418454:	add	x8, x9, x8
  418458:	str	x8, [x7, #1272]
  41845c:	strb	w4, [x2, #32]
  418460:	cbnz	w9, 4183ac <ferror@plt+0x14b0c>
  418464:	b	4183b0 <ferror@plt+0x14b10>
  418468:	cmp	w21, #0xc
  41846c:	b.hi	418b6c <ferror@plt+0x152cc>  // b.pmore
  418470:	adrp	x2, 43a000 <warn@@Base+0xbff8>
  418474:	add	x2, x2, #0x6d4
  418478:	ldrh	w2, [x2, w21, uxtw #1]
  41847c:	adr	x3, 418488 <ferror@plt+0x14be8>
  418480:	add	x2, x3, w2, sxth #2
  418484:	br	x2
  418488:	add	x4, sp, #0x10c
  41848c:	add	x3, sp, #0x108
  418490:	mov	x0, x20
  418494:	mov	w2, #0x0                   	// #0
  418498:	bl	40da44 <ferror@plt+0xa1a4>
  41849c:	ldr	w21, [sp, #264]
  4184a0:	mov	x28, x0
  4184a4:	and	x1, x0, #0xffffffff
  4184a8:	tst	x0, #0xffffffff00000000
  4184ac:	b.eq	4184bc <ferror@plt+0x14c1c>  // b.none
  4184b0:	ldr	w0, [sp, #268]
  4184b4:	orr	w0, w0, #0x2
  4184b8:	str	w0, [sp, #268]
  4184bc:	ldr	w0, [sp, #268]
  4184c0:	str	x1, [sp, #176]
  4184c4:	bl	40c10c <ferror@plt+0x886c>
  4184c8:	cbz	w28, 4184e8 <ferror@plt+0x14c48>
  4184cc:	ldr	x1, [sp, #176]
  4184d0:	add	x5, x20, w21, uxtw
  4184d4:	ldr	x2, [sp, #272]
  4184d8:	add	x28, x5, x1
  4184dc:	mov	w0, w21
  4184e0:	cmp	x28, x2
  4184e4:	b.ls	41850c <ferror@plt+0x14c6c>  // b.plast
  4184e8:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  4184ec:	add	x1, x1, #0x7ca
  4184f0:	mov	w2, #0x5                   	// #5
  4184f4:	mov	x0, #0x0                   	// #0
  4184f8:	bl	403700 <dcgettext@plt>
  4184fc:	mov	w21, #0x0                   	// #0
  418500:	bl	42e008 <warn@@Base>
  418504:	mov	w0, #0x0                   	// #0
  418508:	b	4183cc <ferror@plt+0x14b2c>
  41850c:	ldrb	w3, [x20, x0]
  418510:	add	x5, x5, #0x1
  418514:	neg	w21, w3
  418518:	cmp	w3, #0x4
  41851c:	b.hi	418550 <ferror@plt+0x14cb0>  // b.pmore
  418520:	cbz	w3, 418720 <ferror@plt+0x14e80>
  418524:	sub	w3, w3, #0x2
  418528:	cmp	w3, #0x1
  41852c:	b.hi	418558 <ferror@plt+0x14cb8>  // b.pmore
  418530:	adrp	x0, 43a000 <warn@@Base+0xbff8>
  418534:	adrp	x7, 459000 <_bfd_std_section+0x120>
  418538:	add	x0, x0, #0x6f0
  41853c:	add	x6, x7, #0x4f8
  418540:	ldrb	w0, [x0, w3, uxtw]
  418544:	adr	x2, 418550 <ferror@plt+0x14cb0>
  418548:	add	x0, x2, w0, sxtb #2
  41854c:	br	x0
  418550:	cmp	w3, #0x16
  418554:	b.ne	418720 <ferror@plt+0x14e80>  // b.any
  418558:	mov	x20, x28
  41855c:	mov	w0, #0x0                   	// #0
  418560:	b	4183cc <ferror@plt+0x14b2c>
  418564:	sub	x20, x1, #0x1
  418568:	cmp	w20, #0x8
  41856c:	b.ls	4185e0 <ferror@plt+0x14d40>  // b.plast
  418570:	ldr	x2, [sp, #200]
  418574:	mov	w3, w20
  418578:	mov	w4, #0x5                   	// #5
  41857c:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  418580:	mov	x0, #0x0                   	// #0
  418584:	add	x1, x1, #0xe1a
  418588:	str	x5, [sp, #176]
  41858c:	bl	4035d0 <dcngettext@plt>
  418590:	mov	w1, w20
  418594:	mov	w2, #0x8                   	// #8
  418598:	bl	42db14 <error@@Base>
  41859c:	ldr	x5, [sp, #176]
  4185a0:	adrp	x0, 459000 <_bfd_std_section+0x120>
  4185a4:	add	x6, x0, #0x4f8
  4185a8:	mov	x7, x0
  4185ac:	mov	w1, #0x8                   	// #8
  4185b0:	add	x0, x5, w1, uxtw
  4185b4:	cmp	x28, x0
  4185b8:	b.hi	4185c4 <ferror@plt+0x14d24>  // b.pmore
  4185bc:	cmp	x28, x5
  4185c0:	csel	w1, w20, wzr, hi  // hi = pmore
  4185c4:	sub	w0, w1, #0x1
  4185c8:	cmp	w0, #0x7
  4185cc:	b.ls	4185e8 <ferror@plt+0x14d48>  // b.plast
  4185d0:	str	xzr, [x7, #1272]
  4185d4:	str	wzr, [x6, #8]
  4185d8:	strb	wzr, [x6, #32]
  4185dc:	b	418558 <ferror@plt+0x14cb8>
  4185e0:	mov	w1, w20
  4185e4:	b	4185b0 <ferror@plt+0x14d10>
  4185e8:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  4185ec:	ldr	x2, [x0, #680]
  4185f0:	mov	x0, x5
  4185f4:	blr	x2
  4185f8:	adrp	x7, 459000 <_bfd_std_section+0x120>
  4185fc:	add	x6, x7, #0x4f8
  418600:	str	x0, [x7, #1272]
  418604:	b	4185d4 <ferror@plt+0x14d34>
  418608:	add	w0, w26, #0x1
  41860c:	mov	w20, #0x18                  	// #24
  418610:	str	w0, [sp, #176]
  418614:	str	x5, [sp, #184]
  418618:	umull	x26, w26, w20
  41861c:	umull	x1, w0, w20
  418620:	mov	x0, x22
  418624:	bl	4031e0 <xrealloc@plt>
  418628:	mov	x22, x0
  41862c:	adrp	x0, 459000 <_bfd_std_section+0x120>
  418630:	add	x6, x0, #0x4f8
  418634:	ldr	x5, [sp, #184]
  418638:	str	x5, [x22, x26]
  41863c:	ldr	w0, [x6, #36]
  418640:	add	x20, x22, x26
  418644:	add	w0, w0, #0x1
  418648:	str	w0, [x6, #36]
  41864c:	mov	x0, x5
  418650:	bl	402fd0 <strlen@plt>
  418654:	ldr	x5, [sp, #184]
  418658:	add	x26, x0, #0x1
  41865c:	mov	x1, x28
  418660:	add	x4, sp, #0x10c
  418664:	add	x26, x5, x26
  418668:	add	x3, sp, #0x108
  41866c:	mov	x0, x26
  418670:	mov	w2, #0x0                   	// #0
  418674:	bl	40da44 <ferror@plt+0xa1a4>
  418678:	tst	x0, #0xffffffff00000000
  41867c:	ldr	w1, [sp, #264]
  418680:	str	w0, [x20, #8]
  418684:	add	x26, x26, x1
  418688:	b.eq	418698 <ferror@plt+0x14df8>  // b.none
  41868c:	ldr	w0, [sp, #268]
  418690:	orr	w0, w0, #0x2
  418694:	str	w0, [sp, #268]
  418698:	ldr	w0, [sp, #268]
  41869c:	bl	40c10c <ferror@plt+0x886c>
  4186a0:	mov	x1, x28
  4186a4:	mov	x0, x26
  4186a8:	add	x4, sp, #0x10c
  4186ac:	add	x3, sp, #0x108
  4186b0:	mov	w2, #0x0                   	// #0
  4186b4:	bl	40da44 <ferror@plt+0xa1a4>
  4186b8:	ldr	w1, [sp, #264]
  4186bc:	tst	x0, #0xffffffff00000000
  4186c0:	str	w0, [x20, #12]
  4186c4:	add	x26, x26, x1
  4186c8:	b.eq	4186d8 <ferror@plt+0x14e38>  // b.none
  4186cc:	ldr	w0, [sp, #268]
  4186d0:	orr	w0, w0, #0x2
  4186d4:	str	w0, [sp, #268]
  4186d8:	ldr	w0, [sp, #268]
  4186dc:	bl	40c10c <ferror@plt+0x886c>
  4186e0:	add	x4, sp, #0x10c
  4186e4:	add	x3, sp, #0x108
  4186e8:	mov	x1, x28
  4186ec:	mov	x0, x26
  4186f0:	mov	w2, #0x0                   	// #0
  4186f4:	bl	40da44 <ferror@plt+0xa1a4>
  4186f8:	str	w0, [x20, #16]
  4186fc:	tst	x0, #0xffffffff00000000
  418700:	b.eq	418710 <ferror@plt+0x14e70>  // b.none
  418704:	ldr	w0, [sp, #268]
  418708:	orr	w0, w0, #0x2
  41870c:	str	w0, [sp, #268]
  418710:	ldr	w0, [sp, #268]
  418714:	bl	40c10c <ferror@plt+0x886c>
  418718:	ldr	w26, [sp, #176]
  41871c:	b	418558 <ferror@plt+0x14cb8>
  418720:	mov	w2, #0x5                   	// #5
  418724:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  418728:	mov	x0, #0x0                   	// #0
  41872c:	add	x1, x1, #0xc28
  418730:	str	x5, [sp, #176]
  418734:	str	w3, [sp, #184]
  418738:	bl	403700 <dcgettext@plt>
  41873c:	ldr	w3, [sp, #184]
  418740:	ldr	x5, [sp, #176]
  418744:	mov	w1, w3
  418748:	sub	x2, x5, x20
  41874c:	bl	4037a0 <printf@plt>
  418750:	b	418558 <ferror@plt+0x14cb8>
  418754:	add	x3, sp, #0x108
  418758:	mov	x1, x19
  41875c:	mov	w2, #0x0                   	// #0
  418760:	add	x4, sp, #0x10c
  418764:	mov	x0, x20
  418768:	bl	40da44 <ferror@plt+0xa1a4>
  41876c:	mov	x21, x0
  418770:	ldr	w0, [sp, #264]
  418774:	add	x20, x20, x0
  418778:	ldr	w0, [sp, #268]
  41877c:	bl	40c10c <ferror@plt+0x886c>
  418780:	ldrb	w1, [sp, #305]
  418784:	adrp	x2, 459000 <_bfd_std_section+0x120>
  418788:	add	x3, x2, #0x4f8
  41878c:	cmp	w1, #0x1
  418790:	b.ne	4187b4 <ferror@plt+0x14f14>  // b.any
  418794:	ldrb	w0, [sp, #304]
  418798:	ldr	x1, [x2, #1272]
  41879c:	mul	x0, x0, x21
  4187a0:	add	x1, x1, x0
  4187a4:	str	x1, [x2, #1272]
  4187a8:	cbz	x0, 4187e4 <ferror@plt+0x14f44>
  4187ac:	str	wzr, [x3, #8]
  4187b0:	b	4187e4 <ferror@plt+0x14f44>
  4187b4:	ldrb	w5, [x3, #32]
  4187b8:	and	x1, x1, #0xff
  4187bc:	ldrb	w4, [sp, #304]
  4187c0:	add	x0, x5, x21
  4187c4:	ldr	x6, [x2, #1272]
  4187c8:	udiv	x5, x0, x1
  4187cc:	mul	w4, w4, w5
  4187d0:	msub	x1, x5, x1, x0
  4187d4:	strb	w1, [x3, #32]
  4187d8:	add	x6, x6, w4, uxtw
  4187dc:	str	x6, [x2, #1272]
  4187e0:	cbnz	w4, 4187ac <ferror@plt+0x14f0c>
  4187e4:	mov	w0, #0x0                   	// #0
  4187e8:	mov	w21, #0x2                   	// #2
  4187ec:	b	4183cc <ferror@plt+0x14b2c>
  4187f0:	mov	x0, x20
  4187f4:	add	x4, sp, #0x10c
  4187f8:	add	x3, sp, #0x108
  4187fc:	mov	x1, x19
  418800:	mov	w2, #0x1                   	// #1
  418804:	bl	40da44 <ferror@plt+0xa1a4>
  418808:	mov	x21, x0
  41880c:	cmp	x0, w0, sxtw
  418810:	ldr	w0, [sp, #264]
  418814:	add	x20, x20, x0
  418818:	b.eq	418828 <ferror@plt+0x14f88>  // b.none
  41881c:	ldr	w0, [sp, #268]
  418820:	orr	w0, w0, #0x2
  418824:	str	w0, [sp, #268]
  418828:	ldr	w0, [sp, #268]
  41882c:	bl	40c10c <ferror@plt+0x886c>
  418830:	adrp	x1, 459000 <_bfd_std_section+0x120>
  418834:	add	x1, x1, #0x4f8
  418838:	ldr	w0, [x1, #16]
  41883c:	add	w21, w0, w21
  418840:	mov	w0, #0x0                   	// #0
  418844:	str	w21, [x1, #16]
  418848:	mov	w21, #0x3                   	// #3
  41884c:	b	4183cc <ferror@plt+0x14b2c>
  418850:	add	x4, sp, #0x10c
  418854:	add	x3, sp, #0x108
  418858:	mov	x1, x19
  41885c:	mov	x0, x20
  418860:	mov	w2, #0x0                   	// #0
  418864:	bl	40da44 <ferror@plt+0xa1a4>
  418868:	mov	x28, x0
  41886c:	sub	w21, w0, #0x1
  418870:	ldr	w0, [sp, #264]
  418874:	add	x20, x20, x0
  418878:	ldr	w0, [sp, #268]
  41887c:	bl	40c10c <ferror@plt+0x886c>
  418880:	adrp	x0, 459000 <_bfd_std_section+0x120>
  418884:	cmp	x22, #0x0
  418888:	ccmp	w26, #0x0, #0x4, ne  // ne = any
  41888c:	str	w28, [x0, #1284]
  418890:	b.ne	4188b4 <ferror@plt+0x15014>  // b.any
  418894:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  418898:	add	x1, x1, #0xc42
  41889c:	mov	w2, #0x5                   	// #5
  4188a0:	mov	x0, #0x0                   	// #0
  4188a4:	bl	403700 <dcgettext@plt>
  4188a8:	mov	w1, w21
  4188ac:	bl	4037a0 <printf@plt>
  4188b0:	b	418910 <ferror@plt+0x15070>
  4188b4:	cmp	w26, w21
  4188b8:	b.hi	4188ec <ferror@plt+0x1504c>  // b.pmore
  4188bc:	mov	w2, #0x5                   	// #5
  4188c0:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  4188c4:	mov	x0, #0x0                   	// #0
  4188c8:	add	x1, x1, #0xc5f
  4188cc:	bl	403700 <dcgettext@plt>
  4188d0:	mov	w2, w26
  4188d4:	mov	w1, w28
  4188d8:	bl	42e008 <warn@@Base>
  4188dc:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  4188e0:	mov	w2, #0x5                   	// #5
  4188e4:	add	x1, x1, #0xc83
  4188e8:	b	4188a0 <ferror@plt+0x15000>
  4188ec:	mov	w0, #0x18                  	// #24
  4188f0:	umull	x0, w21, w0
  4188f4:	add	x28, x22, x0
  4188f8:	ldr	w21, [x28, #8]
  4188fc:	cbnz	w21, 41891c <ferror@plt+0x1507c>
  418900:	ldr	x1, [x22, x0]
  418904:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  418908:	add	x0, x0, #0xca6
  41890c:	bl	4037a0 <printf@plt>
  418910:	mov	w0, #0x0                   	// #0
  418914:	mov	w21, #0x4                   	// #4
  418918:	b	4183cc <ferror@plt+0x14b2c>
  41891c:	cmp	x24, #0x0
  418920:	ccmp	x25, #0x0, #0x4, ne  // ne = any
  418924:	b.ne	41894c <ferror@plt+0x150ac>  // b.any
  418928:	mov	w2, #0x5                   	// #5
  41892c:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  418930:	mov	x0, #0x0                   	// #0
  418934:	add	x1, x1, #0xcb2
  418938:	bl	403700 <dcgettext@plt>
  41893c:	ldr	x1, [x28]
  418940:	mov	w2, w21
  418944:	bl	4037a0 <printf@plt>
  418948:	b	418910 <ferror@plt+0x15070>
  41894c:	cmp	x25, w21, uxtw
  418950:	b.cs	41899c <ferror@plt+0x150fc>  // b.hs, b.nlast
  418954:	mov	w2, #0x5                   	// #5
  418958:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  41895c:	mov	x0, #0x0                   	// #0
  418960:	add	x1, x1, #0xb97
  418964:	bl	403700 <dcgettext@plt>
  418968:	mov	x28, x0
  41896c:	mov	x1, x25
  418970:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  418974:	add	x0, x0, #0x95d
  418978:	bl	40a72c <ferror@plt+0x6e8c>
  41897c:	mov	w1, w21
  418980:	mov	x2, x0
  418984:	mov	x0, x28
  418988:	bl	42e008 <warn@@Base>
  41898c:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  418990:	mov	w2, #0x5                   	// #5
  418994:	add	x1, x1, #0xcdf
  418998:	b	4188a0 <ferror@plt+0x15000>
  41899c:	sub	w21, w21, #0x1
  4189a0:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  4189a4:	ldr	x2, [x28]
  4189a8:	add	x0, x0, #0xd08
  4189ac:	ldr	x1, [x24, x21, lsl #3]
  4189b0:	bl	4037a0 <printf@plt>
  4189b4:	b	418910 <ferror@plt+0x15070>
  4189b8:	add	x4, sp, #0x10c
  4189bc:	add	x3, sp, #0x108
  4189c0:	mov	x1, x19
  4189c4:	mov	x0, x20
  4189c8:	mov	w2, #0x0                   	// #0
  4189cc:	bl	40da44 <ferror@plt+0xa1a4>
  4189d0:	mov	x21, x0
  4189d4:	ldr	w0, [sp, #264]
  4189d8:	add	x20, x20, x0
  4189dc:	ldr	w0, [sp, #268]
  4189e0:	bl	40c10c <ferror@plt+0x886c>
  4189e4:	adrp	x0, 459000 <_bfd_std_section+0x120>
  4189e8:	str	w21, [x0, #1292]
  4189ec:	mov	w0, #0x0                   	// #0
  4189f0:	mov	w21, #0x5                   	// #5
  4189f4:	b	4183cc <ferror@plt+0x14b2c>
  4189f8:	adrp	x0, 459000 <_bfd_std_section+0x120>
  4189fc:	add	x0, x0, #0x4f8
  418a00:	mov	w21, #0x6                   	// #6
  418a04:	ldr	w1, [x0, #24]
  418a08:	cmp	w1, #0x0
  418a0c:	cset	w1, eq  // eq = none
  418a10:	str	w1, [x0, #24]
  418a14:	mov	w0, #0x0                   	// #0
  418a18:	b	4183cc <ferror@plt+0x14b2c>
  418a1c:	adrp	x0, 459000 <_bfd_std_section+0x120>
  418a20:	mov	w1, #0x1                   	// #1
  418a24:	mov	w21, #0x7                   	// #7
  418a28:	str	w1, [x0, #1300]
  418a2c:	mov	w0, #0x0                   	// #0
  418a30:	b	4183cc <ferror@plt+0x14b2c>
  418a34:	mov	w2, #0xff                  	// #255
  418a38:	sub	w0, w2, w0
  418a3c:	ldrb	w2, [sp, #312]
  418a40:	adrp	x6, 459000 <_bfd_std_section+0x120>
  418a44:	ldrb	w3, [sp, #305]
  418a48:	add	x4, x6, #0x4f8
  418a4c:	ldr	x1, [x6, #1272]
  418a50:	cmp	w3, #0x1
  418a54:	udiv	w2, w0, w2
  418a58:	ldrb	w0, [sp, #304]
  418a5c:	sxtw	x5, w2
  418a60:	b.ne	418a7c <ferror@plt+0x151dc>  // b.any
  418a64:	smull	x0, w0, w2
  418a68:	add	x1, x1, x0
  418a6c:	str	x1, [x6, #1272]
  418a70:	cbz	x0, 418aa4 <ferror@plt+0x15204>
  418a74:	str	wzr, [x4, #8]
  418a78:	b	418aa4 <ferror@plt+0x15204>
  418a7c:	ldrb	w2, [x4, #32]
  418a80:	add	x5, x2, x5
  418a84:	and	x2, x3, #0xff
  418a88:	udiv	x3, x5, x2
  418a8c:	mul	w0, w0, w3
  418a90:	msub	x2, x3, x2, x5
  418a94:	strb	w2, [x4, #32]
  418a98:	add	x1, x1, w0, uxtw
  418a9c:	str	x1, [x6, #1272]
  418aa0:	cbnz	w0, 418a74 <ferror@plt+0x151d4>
  418aa4:	mov	w0, #0x0                   	// #0
  418aa8:	mov	w21, #0x8                   	// #8
  418aac:	b	4183cc <ferror@plt+0x14b2c>
  418ab0:	add	x28, x28, #0x3
  418ab4:	cmp	x19, x28
  418ab8:	b.hi	418b08 <ferror@plt+0x15268>  // b.pmore
  418abc:	subs	x1, x19, x20
  418ac0:	csel	w1, wzr, w1, ls  // ls = plast
  418ac4:	sub	w0, w1, #0x1
  418ac8:	cmp	w0, #0x7
  418acc:	b.hi	418b10 <ferror@plt+0x15270>  // b.pmore
  418ad0:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  418ad4:	ldr	x2, [x0, #680]
  418ad8:	mov	x0, x20
  418adc:	blr	x2
  418ae0:	adrp	x1, 459000 <_bfd_std_section+0x120>
  418ae4:	add	x3, x1, #0x4f8
  418ae8:	mov	x20, x28
  418aec:	mov	w21, #0x9                   	// #9
  418af0:	ldr	x2, [x1, #1272]
  418af4:	strb	wzr, [x3, #32]
  418af8:	add	x0, x2, x0
  418afc:	str	x0, [x1, #1272]
  418b00:	mov	w0, #0x0                   	// #0
  418b04:	b	4183cc <ferror@plt+0x14b2c>
  418b08:	mov	w1, #0x2                   	// #2
  418b0c:	b	418ac4 <ferror@plt+0x15224>
  418b10:	mov	x0, #0x0                   	// #0
  418b14:	b	418ae0 <ferror@plt+0x15240>
  418b18:	add	x4, sp, #0x10c
  418b1c:	add	x3, sp, #0x108
  418b20:	mov	x1, x19
  418b24:	mov	w2, #0x0                   	// #0
  418b28:	mov	x0, x20
  418b2c:	bl	40da44 <ferror@plt+0xa1a4>
  418b30:	mov	x21, x0
  418b34:	ldr	w0, [sp, #264]
  418b38:	add	x20, x20, x0
  418b3c:	ldr	w0, [sp, #268]
  418b40:	bl	40c10c <ferror@plt+0x886c>
  418b44:	mov	w2, #0x5                   	// #5
  418b48:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  418b4c:	mov	x0, #0x0                   	// #0
  418b50:	add	x1, x1, #0xd11
  418b54:	bl	403700 <dcgettext@plt>
  418b58:	mov	x1, x21
  418b5c:	bl	4037a0 <printf@plt>
  418b60:	mov	w0, #0x0                   	// #0
  418b64:	mov	w21, #0xc                   	// #12
  418b68:	b	4183cc <ferror@plt+0x14b2c>
  418b6c:	mov	w2, #0x5                   	// #5
  418b70:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  418b74:	add	x1, x0, #0xad4
  418b78:	mov	x0, #0x0                   	// #0
  418b7c:	bl	403700 <dcgettext@plt>
  418b80:	mov	w1, w21
  418b84:	bl	4037a0 <printf@plt>
  418b88:	ldr	x0, [sp, #168]
  418b8c:	cbz	x0, 418ba4 <ferror@plt+0x15304>
  418b90:	add	x0, x0, w21, uxtb
  418b94:	adrp	x28, 437000 <warn@@Base+0x8ff8>
  418b98:	add	x28, x28, #0xda5
  418b9c:	ldurb	w5, [x0, #-1]
  418ba0:	cbnz	w5, 418bb0 <ferror@plt+0x15310>
  418ba4:	mov	w0, #0xa                   	// #10
  418ba8:	bl	403800 <putchar@plt>
  418bac:	b	41855c <ferror@plt+0x14cbc>
  418bb0:	add	x4, sp, #0x10c
  418bb4:	add	x3, sp, #0x108
  418bb8:	mov	w2, #0x0                   	// #0
  418bbc:	mov	x1, x19
  418bc0:	mov	x0, x20
  418bc4:	str	w5, [sp, #184]
  418bc8:	bl	40da44 <ferror@plt+0xa1a4>
  418bcc:	mov	x1, x0
  418bd0:	ldr	w0, [sp, #264]
  418bd4:	str	x1, [sp, #176]
  418bd8:	add	x20, x20, x0
  418bdc:	ldr	w0, [sp, #268]
  418be0:	bl	40c10c <ferror@plt+0x886c>
  418be4:	ldr	x1, [sp, #176]
  418be8:	mov	x0, x28
  418bec:	bl	40a72c <ferror@plt+0x6e8c>
  418bf0:	ldr	w5, [sp, #184]
  418bf4:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  418bf8:	adrp	x2, 433000 <warn@@Base+0x4ff8>
  418bfc:	add	x1, x1, #0x2ab
  418c00:	cmp	w5, #0x1
  418c04:	add	x2, x2, #0x268
  418c08:	csel	x2, x2, x1, eq  // eq = none
  418c0c:	mov	x1, x0
  418c10:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  418c14:	add	x0, x0, #0x8ff
  418c18:	str	w5, [sp, #176]
  418c1c:	bl	4037a0 <printf@plt>
  418c20:	ldr	w5, [sp, #176]
  418c24:	sub	w5, w5, #0x1
  418c28:	b	418ba0 <ferror@plt+0x15300>
  418c2c:	mov	w0, #0x18                  	// #24
  418c30:	umull	x3, w3, w0
  418c34:	ldr	x1, [x22, x3]
  418c38:	mov	x0, x1
  418c3c:	str	x1, [sp, #176]
  418c40:	bl	402fd0 <strlen@plt>
  418c44:	str	x0, [sp, #184]
  418c48:	cmp	x0, #0x23
  418c4c:	adrp	x4, 45c000 <_bfd_std_section+0x3120>
  418c50:	ldr	x1, [sp, #176]
  418c54:	b.ls	418d3c <ferror@plt+0x1549c>  // b.plast
  418c58:	ldr	w0, [x4, #616]
  418c5c:	cbnz	w0, 418d3c <ferror@plt+0x1549c>
  418c60:	mov	x0, #0x24                  	// #36
  418c64:	str	x1, [sp, #208]
  418c68:	bl	403290 <xmalloc@plt>
  418c6c:	str	x0, [sp, #176]
  418c70:	ldr	x1, [sp, #184]
  418c74:	mov	x2, #0x24                  	// #36
  418c78:	sub	x3, x1, #0x23
  418c7c:	ldr	x1, [sp, #208]
  418c80:	add	x1, x1, x3
  418c84:	bl	403730 <strncpy@plt>
  418c88:	adrp	x1, 459000 <_bfd_std_section+0x120>
  418c8c:	adrp	x4, 45c000 <_bfd_std_section+0x3120>
  418c90:	ldrb	w0, [sp, #305]
  418c94:	ldr	x3, [x1, #1272]
  418c98:	ldr	w1, [x4, #616]
  418c9c:	ldr	w2, [x28, #16]
  418ca0:	cbz	w1, 418cb0 <ferror@plt+0x15410>
  418ca4:	ldr	x1, [sp, #184]
  418ca8:	cmp	x1, #0x23
  418cac:	b.hi	418d74 <ferror@plt+0x154d4>  // b.pmore
  418cb0:	cmp	w0, #0x1
  418cb4:	b.ne	418d5c <ferror@plt+0x154bc>  // b.any
  418cb8:	ldr	x1, [sp, #176]
  418cbc:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  418cc0:	add	x0, x0, #0xd46
  418cc4:	bl	4037a0 <printf@plt>
  418cc8:	ldr	w1, [x28, #8]
  418ccc:	cbz	w1, 418da0 <ferror@plt+0x15500>
  418cd0:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  418cd4:	add	x0, x0, #0xd98
  418cd8:	bl	4037a0 <printf@plt>
  418cdc:	ldr	w0, [x28, #24]
  418ce0:	cbz	w0, 418cf0 <ferror@plt+0x15450>
  418ce4:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  418ce8:	add	x0, x0, #0xd9e
  418cec:	bl	4037a0 <printf@plt>
  418cf0:	mov	w0, #0xa                   	// #10
  418cf4:	bl	403800 <putchar@plt>
  418cf8:	ldr	w0, [x28, #8]
  418cfc:	cmn	w21, #0x1
  418d00:	add	w0, w0, #0x1
  418d04:	str	w0, [x28, #8]
  418d08:	b.ne	418d1c <ferror@plt+0x1547c>  // b.any
  418d0c:	ldrb	w0, [sp, #306]
  418d10:	bl	40a318 <ferror@plt+0x6a78>
  418d14:	mov	w0, #0xa                   	// #10
  418d18:	bl	403800 <putchar@plt>
  418d1c:	ldr	x0, [sp, #176]
  418d20:	bl	403510 <free@plt>
  418d24:	mov	x28, x20
  418d28:	b	417828 <ferror@plt+0x13f88>
  418d2c:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  418d30:	mov	w2, #0x5                   	// #5
  418d34:	add	x1, x1, #0xb8d
  418d38:	b	41842c <ferror@plt+0x14b8c>
  418d3c:	ldr	x0, [sp, #184]
  418d40:	add	x2, x0, #0x1
  418d44:	stp	x2, x1, [sp, #208]
  418d48:	mov	x0, x2
  418d4c:	bl	403290 <xmalloc@plt>
  418d50:	str	x0, [sp, #176]
  418d54:	ldp	x2, x1, [sp, #208]
  418d58:	b	418c84 <ferror@plt+0x153e4>
  418d5c:	ldrb	w4, [x28, #32]
  418d60:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  418d64:	ldr	x1, [sp, #176]
  418d68:	add	x0, x0, #0xd5a
  418d6c:	bl	4037a0 <printf@plt>
  418d70:	b	418cc8 <ferror@plt+0x15428>
  418d74:	cmp	w0, #0x1
  418d78:	b.ne	418d8c <ferror@plt+0x154ec>  // b.any
  418d7c:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  418d80:	add	x0, x0, #0xd72
  418d84:	ldr	x1, [sp, #176]
  418d88:	b	418cc4 <ferror@plt+0x15424>
  418d8c:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  418d90:	ldrb	w4, [x28, #32]
  418d94:	add	x0, x0, #0xd83
  418d98:	ldr	x1, [sp, #176]
  418d9c:	b	418d6c <ferror@plt+0x154cc>
  418da0:	adrp	x0, 432000 <warn@@Base+0x3ff8>
  418da4:	add	x0, x0, #0xdd5
  418da8:	bl	4037a0 <printf@plt>
  418dac:	b	418cdc <ferror@plt+0x1543c>
  418db0:	stp	x29, x30, [sp, #-48]!
  418db4:	mov	x29, sp
  418db8:	stp	x19, x20, [sp, #16]
  418dbc:	ldr	w20, [x0, #16]
  418dc0:	str	x21, [sp, #32]
  418dc4:	cmp	w20, w1
  418dc8:	b.hi	418eac <ferror@plt+0x1560c>  // b.pmore
  418dcc:	mov	x19, x0
  418dd0:	adrp	x0, 459000 <_bfd_std_section+0x120>
  418dd4:	mov	w21, w1
  418dd8:	ldr	w0, [x0, #1352]
  418ddc:	cbz	w0, 418dfc <ferror@plt+0x1555c>
  418de0:	cmp	w0, w1
  418de4:	b.cs	418dfc <ferror@plt+0x1555c>  // b.hs, b.nlast
  418de8:	mov	w0, #0xffffffff            	// #-1
  418dec:	ldp	x19, x20, [sp, #16]
  418df0:	ldr	x21, [sp, #32]
  418df4:	ldp	x29, x30, [sp], #48
  418df8:	ret
  418dfc:	add	w1, w21, #0x1
  418e00:	str	w1, [x19, #16]
  418e04:	cbz	w1, 418de8 <ferror@plt+0x15548>
  418e08:	cmp	w1, #0x400
  418e0c:	b.ls	418e38 <ferror@plt+0x15598>  // b.plast
  418e10:	cbnz	w0, 418e38 <ferror@plt+0x15598>
  418e14:	mov	w2, #0x5                   	// #5
  418e18:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  418e1c:	mov	x0, #0x0                   	// #0
  418e20:	add	x1, x1, #0xda7
  418e24:	bl	403700 <dcgettext@plt>
  418e28:	mov	w1, w21
  418e2c:	bl	42db14 <error@@Base>
  418e30:	str	wzr, [x19, #16]
  418e34:	b	418de8 <ferror@plt+0x15548>
  418e38:	ldr	x0, [x19, #24]
  418e3c:	mov	x2, #0x2                   	// #2
  418e40:	bl	4110b0 <ferror@plt+0xd810>
  418e44:	str	x0, [x19, #24]
  418e48:	ldr	w1, [x19, #16]
  418e4c:	mov	x2, #0x4                   	// #4
  418e50:	ldr	x0, [x19, #32]
  418e54:	bl	4110b0 <ferror@plt+0xd810>
  418e58:	str	x0, [x19, #32]
  418e5c:	ldr	x1, [x19, #24]
  418e60:	cbz	x1, 418e80 <ferror@plt+0x155e0>
  418e64:	cbz	x0, 418e80 <ferror@plt+0x155e0>
  418e68:	mov	w3, #0xffffffff            	// #-1
  418e6c:	ldr	w2, [x19, #16]
  418e70:	cmp	w2, w20
  418e74:	b.hi	418e9c <ferror@plt+0x155fc>  // b.pmore
  418e78:	mov	w0, #0x1                   	// #1
  418e7c:	b	418dec <ferror@plt+0x1554c>
  418e80:	mov	w2, #0x5                   	// #5
  418e84:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  418e88:	mov	x0, #0x0                   	// #0
  418e8c:	add	x1, x1, #0xdcd
  418e90:	bl	403700 <dcgettext@plt>
  418e94:	ldr	w1, [x19, #16]
  418e98:	b	418e2c <ferror@plt+0x1558c>
  418e9c:	strh	w3, [x1, w20, uxtw #1]
  418ea0:	str	wzr, [x0, w20, uxtw #2]
  418ea4:	add	w20, w20, #0x1
  418ea8:	b	418e6c <ferror@plt+0x155cc>
  418eac:	mov	w0, #0x0                   	// #0
  418eb0:	b	418dec <ferror@plt+0x1554c>
  418eb4:	stp	x29, x30, [sp, #-224]!
  418eb8:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  418ebc:	add	x1, x1, #0xe08
  418ec0:	mov	x29, sp
  418ec4:	stp	x27, x28, [sp, #80]
  418ec8:	mov	x27, x0
  418ecc:	stp	x19, x20, [sp, #16]
  418ed0:	adrp	x19, 45c000 <_bfd_std_section+0x3120>
  418ed4:	ldr	x0, [x0, #32]
  418ed8:	str	x0, [sp, #128]
  418edc:	ldr	x20, [x27, #48]
  418ee0:	str	x0, [sp, #192]
  418ee4:	stp	x21, x22, [sp, #32]
  418ee8:	mov	x22, #0x0                   	// #0
  418eec:	add	x20, x0, x20
  418ef0:	ldr	x0, [x27, #16]
  418ef4:	stp	x23, x24, [sp, #48]
  418ef8:	stp	x25, x26, [sp, #64]
  418efc:	bl	4034b0 <strcmp@plt>
  418f00:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  418f04:	add	x1, x1, #0xe12
  418f08:	mov	w2, #0x5                   	// #5
  418f0c:	str	w0, [sp, #168]
  418f10:	mov	x0, #0x0                   	// #0
  418f14:	str	wzr, [sp, #176]
  418f18:	bl	403700 <dcgettext@plt>
  418f1c:	mov	x25, x0
  418f20:	ldr	w0, [x19, #620]
  418f24:	str	w0, [sp, #124]
  418f28:	mov	x0, x27
  418f2c:	bl	40cc20 <ferror@plt+0x9380>
  418f30:	stp	xzr, xzr, [sp, #104]
  418f34:	adrp	x0, 43a000 <warn@@Base+0xbff8>
  418f38:	add	x0, x0, #0x6f4
  418f3c:	stp	x19, x0, [sp, #144]
  418f40:	ldr	x0, [sp, #192]
  418f44:	str	x0, [sp, #96]
  418f48:	cmp	x0, x20
  418f4c:	b.cs	419380 <ferror@plt+0x15ae0>  // b.hs, b.nlast
  418f50:	mov	w0, #0x1                   	// #1
  418f54:	str	w0, [sp, #180]
  418f58:	ldr	x0, [sp, #96]
  418f5c:	stp	xzr, xzr, [sp, #208]
  418f60:	add	x0, x0, #0x4
  418f64:	cmp	x20, x0
  418f68:	b.hi	418fe4 <ferror@plt+0x15744>  // b.pmore
  418f6c:	ldr	x0, [sp, #96]
  418f70:	mov	x23, #0x0                   	// #0
  418f74:	sub	x0, x20, x0
  418f78:	mov	w1, w0
  418f7c:	sub	w0, w0, #0x1
  418f80:	cmp	w0, #0x7
  418f84:	b.hi	418f9c <ferror@plt+0x156fc>  // b.pmore
  418f88:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  418f8c:	ldr	x2, [x0, #680]
  418f90:	ldr	x0, [sp, #96]
  418f94:	blr	x2
  418f98:	mov	x23, x0
  418f9c:	ldr	x1, [sp, #192]
  418fa0:	add	x0, x1, #0x4
  418fa4:	str	x0, [sp, #192]
  418fa8:	cbnz	x23, 418fec <ferror@plt+0x1574c>
  418fac:	ldr	x0, [sp, #96]
  418fb0:	ldr	x1, [sp, #128]
  418fb4:	sub	x1, x0, x1
  418fb8:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  418fbc:	add	x0, x0, #0xe21
  418fc0:	bl	4037a0 <printf@plt>
  418fc4:	ldr	x0, [sp, #192]
  418fc8:	cmp	x0, x20
  418fcc:	b.cs	418f40 <ferror@plt+0x156a0>  // b.hs, b.nlast
  418fd0:	ldrb	w1, [x0]
  418fd4:	cbnz	w1, 418f40 <ferror@plt+0x156a0>
  418fd8:	add	x0, x0, #0x1
  418fdc:	str	x0, [sp, #192]
  418fe0:	b	418fc4 <ferror@plt+0x15724>
  418fe4:	mov	w1, #0x4                   	// #4
  418fe8:	b	418f88 <ferror@plt+0x156e8>
  418fec:	mov	x2, #0xffffffff            	// #4294967295
  418ff0:	cmp	x23, x2
  418ff4:	b.ne	419258 <ferror@plt+0x159b8>  // b.any
  418ff8:	add	x1, x1, #0xc
  418ffc:	cmp	x20, x1
  419000:	b.hi	419248 <ferror@plt+0x159a8>  // b.pmore
  419004:	sub	x1, x20, x0
  419008:	cmp	x0, x20
  41900c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  419010:	sub	w2, w1, #0x1
  419014:	cmp	w2, #0x7
  419018:	b.hi	419250 <ferror@plt+0x159b0>  // b.pmore
  41901c:	adrp	x2, 45c000 <_bfd_std_section+0x3120>
  419020:	ldr	x2, [x2, #680]
  419024:	blr	x2
  419028:	mov	x23, x0
  41902c:	ldr	x0, [sp, #192]
  419030:	mov	w21, #0xc                   	// #12
  419034:	mov	w28, #0x8                   	// #8
  419038:	add	x0, x0, #0x8
  41903c:	str	x0, [sp, #192]
  419040:	ldr	x0, [sp, #96]
  419044:	add	x21, x23, w21, uxtw
  419048:	add	x21, x0, x21
  41904c:	ldr	x0, [sp, #192]
  419050:	cmp	x0, x21
  419054:	ccmp	x20, x21, #0x0, ls  // ls = plast
  419058:	b.cs	41908c <ferror@plt+0x157ec>  // b.hs, b.nlast
  41905c:	mov	w2, w28
  419060:	mov	x1, x23
  419064:	mov	x0, #0x0                   	// #0
  419068:	bl	40a65c <ferror@plt+0x6dbc>
  41906c:	ldr	x1, [sp, #96]
  419070:	mov	x21, x20
  419074:	ldr	x2, [sp, #128]
  419078:	sub	x2, x1, x2
  41907c:	mov	x1, x0
  419080:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  419084:	add	x0, x0, #0xe3a
  419088:	bl	42e008 <warn@@Base>
  41908c:	ldr	x0, [sp, #192]
  419090:	mov	w19, w28
  419094:	add	x1, x0, w28, uxtw
  419098:	cmp	x20, x1
  41909c:	b.hi	419264 <ferror@plt+0x159c4>  // b.pmore
  4190a0:	sub	x1, x20, x0
  4190a4:	cmp	x0, x20
  4190a8:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  4190ac:	sub	w2, w1, #0x1
  4190b0:	cmp	w2, #0x7
  4190b4:	b.hi	41926c <ferror@plt+0x159cc>  // b.pmore
  4190b8:	adrp	x2, 45c000 <_bfd_std_section+0x3120>
  4190bc:	ldr	x2, [x2, #680]
  4190c0:	blr	x2
  4190c4:	str	x0, [sp, #136]
  4190c8:	ldr	x0, [sp, #192]
  4190cc:	ldr	w1, [sp, #168]
  4190d0:	add	x0, x0, x19
  4190d4:	str	x0, [sp, #192]
  4190d8:	cbnz	w1, 419274 <ferror@plt+0x159d4>
  4190dc:	ldr	x1, [sp, #136]
  4190e0:	cbnz	x1, 4193bc <ferror@plt+0x15b1c>
  4190e4:	str	xzr, [sp, #200]
  4190e8:	cmp	x0, x20
  4190ec:	b.cs	4192c4 <ferror@plt+0x15a24>  // b.hs, b.nlast
  4190f0:	add	x5, sp, #0xd0
  4190f4:	add	x4, sp, #0xd8
  4190f8:	add	x3, sp, #0xbc
  4190fc:	add	x2, sp, #0xc8
  419100:	mov	x1, x20
  419104:	bl	410500 <ferror@plt+0xcc60>
  419108:	ldr	x19, [sp, #200]
  41910c:	str	x0, [sp, #192]
  419110:	cbz	x19, 419378 <ferror@plt+0x15ad8>
  419114:	ldr	x0, [sp, #104]
  419118:	str	x0, [x19]
  41911c:	ldr	x0, [sp, #96]
  419120:	str	x0, [x19, #8]
  419124:	ldr	w0, [sp, #176]
  419128:	cmp	w0, #0x0
  41912c:	cset	w1, ne  // ne = any
  419130:	sub	w0, w0, w1
  419134:	ldr	w1, [x19, #88]
  419138:	cmp	w1, w0
  41913c:	csel	w1, w1, w0, cs  // cs = hs, nlast
  419140:	mov	x0, x19
  419144:	bl	418db0 <ferror@plt+0x15510>
  419148:	tbnz	w0, #31, 41937c <ferror@plt+0x15adc>
  41914c:	ldrb	w0, [x19, #92]
  419150:	cbz	w0, 4192cc <ferror@plt+0x15a2c>
  419154:	bl	40a2ec <ferror@plt+0x6a4c>
  419158:	mov	w24, w0
  41915c:	ldr	x0, [sp, #96]
  419160:	ldr	x1, [sp, #128]
  419164:	sub	x1, x0, x1
  419168:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  41916c:	add	x0, x0, #0xe60
  419170:	bl	4037a0 <printf@plt>
  419174:	ldrb	w1, [x19, #94]
  419178:	mov	x0, x23
  41917c:	bl	40a8f0 <ferror@plt+0x7050>
  419180:	ldr	x0, [sp, #136]
  419184:	mov	w1, w28
  419188:	bl	40a8f0 <ferror@plt+0x7050>
  41918c:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  419190:	ldr	w0, [x0, #648]
  419194:	cbz	w0, 4192d4 <ferror@plt+0x15a34>
  419198:	ldp	w2, w3, [x19, #48]
  41919c:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  4191a0:	ldr	w4, [x19, #88]
  4191a4:	add	x0, x0, #0xe68
  4191a8:	ldr	x1, [x19, #40]
  4191ac:	bl	4037a0 <printf@plt>
  4191b0:	str	x19, [sp, #104]
  4191b4:	ldr	x0, [sp, #192]
  4191b8:	str	x0, [sp, #96]
  4191bc:	ldr	x1, [sp, #192]
  4191c0:	cmp	x1, x21
  4191c4:	b.cc	419b14 <ferror@plt+0x16274>  // b.lo, b.ul, b.last
  4191c8:	adrp	x23, 433000 <warn@@Base+0x4ff8>
  4191cc:	add	x23, x23, #0x268
  4191d0:	ldr	x0, [sp, #96]
  4191d4:	mov	w24, #0x1                   	// #1
  4191d8:	str	x0, [sp, #192]
  4191dc:	ldr	x1, [sp, #192]
  4191e0:	cmp	x1, x21
  4191e4:	b.cc	419ec8 <ferror@plt+0x16628>  // b.lo, b.ul, b.last
  4191e8:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  4191ec:	ldr	w0, [x0, #648]
  4191f0:	cbz	w0, 419208 <ferror@plt+0x15968>
  4191f4:	cbnz	w24, 419208 <ferror@plt+0x15968>
  4191f8:	add	x2, sp, #0xb0
  4191fc:	add	x1, sp, #0xb4
  419200:	mov	x0, x19
  419204:	bl	40bdec <ferror@plt+0x854c>
  419208:	adrp	x19, 459000 <_bfd_std_section+0x120>
  41920c:	add	x19, x19, #0x4f8
  419210:	ldr	x0, [x19, #2832]
  419214:	cbz	x0, 419220 <ferror@plt+0x15980>
  419218:	bl	403510 <free@plt>
  41921c:	str	xzr, [x19, #2832]
  419220:	ldr	x0, [x19, #2840]
  419224:	add	x19, x19, #0xaf8
  419228:	cbz	x0, 419234 <ferror@plt+0x15994>
  41922c:	bl	403510 <free@plt>
  419230:	str	xzr, [x19, #32]
  419234:	ldr	x0, [sp, #144]
  419238:	str	x21, [sp, #192]
  41923c:	ldr	w1, [sp, #124]
  419240:	str	w1, [x0, #620]
  419244:	b	418f40 <ferror@plt+0x156a0>
  419248:	mov	w1, #0x8                   	// #8
  41924c:	b	419010 <ferror@plt+0x15770>
  419250:	mov	x23, #0x0                   	// #0
  419254:	b	41902c <ferror@plt+0x1578c>
  419258:	mov	w21, #0x4                   	// #4
  41925c:	mov	w28, w21
  419260:	b	419040 <ferror@plt+0x157a0>
  419264:	mov	w1, w28
  419268:	b	4190ac <ferror@plt+0x1580c>
  41926c:	str	xzr, [sp, #136]
  419270:	b	4190c8 <ferror@plt+0x15828>
  419274:	ldr	x2, [sp, #136]
  419278:	cmp	w28, #0x4
  41927c:	mov	x1, #0xffffffff            	// #4294967295
  419280:	ccmp	x2, x1, #0x0, eq  // eq = none
  419284:	b.eq	4190e4 <ferror@plt+0x15844>  // b.none
  419288:	ldr	x1, [sp, #128]
  41928c:	cmp	w28, #0x8
  419290:	ccmn	x2, #0x1, #0x0, eq  // eq = none
  419294:	add	x19, x1, x2
  419298:	b.eq	4190e4 <ferror@plt+0x15844>  // b.none
  41929c:	ldr	x0, [sp, #96]
  4192a0:	cmp	x0, x19
  4192a4:	b.cc	41940c <ferror@plt+0x15b6c>  // b.lo, b.ul, b.last
  4192a8:	ldr	x0, [sp, #104]
  4192ac:	mov	w1, #0x0                   	// #0
  4192b0:	str	x0, [sp, #200]
  4192b4:	cbnz	x0, 4193e4 <ferror@plt+0x15b44>
  4192b8:	cbz	w1, 4193f8 <ferror@plt+0x15b58>
  4192bc:	str	xzr, [sp, #200]
  4192c0:	b	4193f8 <ferror@plt+0x15b58>
  4192c4:	mov	x0, x20
  4192c8:	b	419108 <ferror@plt+0x15868>
  4192cc:	ldr	w24, [sp, #124]
  4192d0:	b	41915c <ferror@plt+0x158bc>
  4192d4:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  4192d8:	add	x0, x0, #0xe84
  4192dc:	bl	403450 <puts@plt>
  4192e0:	ldr	w1, [sp, #188]
  4192e4:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  4192e8:	add	x0, x0, #0xe88
  4192ec:	bl	4037a0 <printf@plt>
  4192f0:	ldr	x1, [x19, #40]
  4192f4:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  4192f8:	add	x0, x0, #0xea5
  4192fc:	bl	4037a0 <printf@plt>
  419300:	ldr	w0, [sp, #188]
  419304:	cmp	w0, #0x3
  419308:	b.le	41932c <ferror@plt+0x15a8c>
  41930c:	ldrb	w1, [x19, #94]
  419310:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  419314:	add	x0, x0, #0xec4
  419318:	bl	4037a0 <printf@plt>
  41931c:	ldrb	w1, [x19, #95]
  419320:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  419324:	add	x0, x0, #0xee1
  419328:	bl	4037a0 <printf@plt>
  41932c:	ldr	w1, [x19, #48]
  419330:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  419334:	add	x0, x0, #0xefe
  419338:	bl	4037a0 <printf@plt>
  41933c:	ldr	w1, [x19, #52]
  419340:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  419344:	add	x0, x0, #0xf1b
  419348:	bl	4037a0 <printf@plt>
  41934c:	ldr	w1, [x19, #88]
  419350:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  419354:	add	x0, x0, #0xf38
  419358:	bl	4037a0 <printf@plt>
  41935c:	ldr	x1, [sp, #216]
  419360:	cbz	x1, 41936c <ferror@plt+0x15acc>
  419364:	ldr	x0, [sp, #208]
  419368:	bl	40c620 <ferror@plt+0x8d80>
  41936c:	mov	w0, #0xa                   	// #10
  419370:	bl	403800 <putchar@plt>
  419374:	b	4191b0 <ferror@plt+0x15910>
  419378:	ldr	x19, [sp, #104]
  41937c:	str	x19, [sp, #104]
  419380:	mov	w0, #0xa                   	// #10
  419384:	bl	403800 <putchar@plt>
  419388:	cbnz	x22, 41b3a4 <ferror@plt+0x17b04>
  41938c:	ldr	x0, [sp, #104]
  419390:	cbnz	x0, 41b3c8 <ferror@plt+0x17b28>
  419394:	ldr	x0, [sp, #112]
  419398:	cbnz	x0, 41b3f4 <ferror@plt+0x17b54>
  41939c:	mov	w0, #0x1                   	// #1
  4193a0:	ldp	x19, x20, [sp, #16]
  4193a4:	ldp	x21, x22, [sp, #32]
  4193a8:	ldp	x23, x24, [sp, #48]
  4193ac:	ldp	x25, x26, [sp, #64]
  4193b0:	ldp	x27, x28, [sp, #80]
  4193b4:	ldp	x29, x30, [sp], #224
  4193b8:	ret
  4193bc:	lsl	w1, w28, #3
  4193c0:	ldr	x2, [sp, #136]
  4193c4:	sub	w19, w1, #0x1
  4193c8:	mov	x1, #0x1                   	// #1
  4193cc:	lsl	x1, x1, x19
  4193d0:	sub	x19, x1, #0x4
  4193d4:	eor	x1, x2, x1
  4193d8:	sub	x1, x19, x1
  4193dc:	add	x19, x0, x1
  4193e0:	b	41929c <ferror@plt+0x159fc>
  4193e4:	ldr	x2, [x0, #8]
  4193e8:	cmp	x2, x19
  4193ec:	b.ne	419400 <ferror@plt+0x15b60>  // b.any
  4193f0:	cbz	w1, 4193f8 <ferror@plt+0x15b58>
  4193f4:	str	x0, [sp, #200]
  4193f8:	ldr	w24, [sp, #124]
  4193fc:	b	419620 <ferror@plt+0x15d80>
  419400:	mov	w1, #0x1                   	// #1
  419404:	ldr	x0, [x0]
  419408:	b	4192b4 <ferror@plt+0x15a14>
  41940c:	ldr	x0, [sp, #112]
  419410:	mov	w1, #0x0                   	// #0
  419414:	str	x0, [sp, #200]
  419418:	cbnz	x0, 419438 <ferror@plt+0x15b98>
  41941c:	cbz	w1, 419424 <ferror@plt+0x15b84>
  419420:	str	xzr, [sp, #200]
  419424:	add	x24, x19, #0x4
  419428:	cmp	x24, x20
  41942c:	b.cs	419450 <ferror@plt+0x15bb0>  // b.hs, b.nlast
  419430:	mov	w1, #0x4                   	// #4
  419434:	b	41945c <ferror@plt+0x15bbc>
  419438:	ldr	x2, [x0, #8]
  41943c:	cmp	x2, x19
  419440:	b.eq	4193f0 <ferror@plt+0x15b50>  // b.none
  419444:	mov	w1, #0x1                   	// #1
  419448:	ldr	x0, [x0]
  41944c:	b	419418 <ferror@plt+0x15b78>
  419450:	sub	x1, x20, x19
  419454:	cmp	x19, x20
  419458:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41945c:	sub	w0, w1, #0x1
  419460:	cmp	w0, #0x7
  419464:	b.hi	4196d0 <ferror@plt+0x15e30>  // b.pmore
  419468:	adrp	x26, 45c000 <_bfd_std_section+0x3120>
  41946c:	mov	x0, x19
  419470:	ldr	x2, [x26, #680]
  419474:	blr	x2
  419478:	mov	x23, x0
  41947c:	mov	x0, #0xffffffff            	// #4294967295
  419480:	cmp	x23, x0
  419484:	b.ne	419548 <ferror@plt+0x15ca8>  // b.any
  419488:	add	x2, x19, #0xc
  41948c:	cmp	x2, x20
  419490:	b.cc	419540 <ferror@plt+0x15ca0>  // b.lo, b.ul, b.last
  419494:	sub	x1, x20, x24
  419498:	cmp	x24, x20
  41949c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  4194a0:	str	x2, [sp, #160]
  4194a4:	sub	w0, w1, #0x1
  4194a8:	cmp	w0, #0x7
  4194ac:	b.hi	4196d0 <ferror@plt+0x15e30>  // b.pmore
  4194b0:	ldr	x4, [x26, #680]
  4194b4:	mov	x0, x24
  4194b8:	blr	x4
  4194bc:	mov	x23, x0
  4194c0:	ldr	x2, [sp, #160]
  4194c4:	mov	x24, x2
  4194c8:	mov	w2, #0x8                   	// #8
  4194cc:	cbz	x23, 4193f8 <ferror@plt+0x15b58>
  4194d0:	add	x6, x24, w2, uxtw
  4194d4:	cmp	x6, x20
  4194d8:	b.cc	419550 <ferror@plt+0x15cb0>  // b.lo, b.ul, b.last
  4194dc:	sub	x1, x20, x24
  4194e0:	cmp	x24, x20
  4194e4:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  4194e8:	sub	w0, w1, #0x1
  4194ec:	cmp	w0, #0x7
  4194f0:	b.hi	41b420 <ferror@plt+0x17b80>  // b.pmore
  4194f4:	ldr	x3, [x26, #680]
  4194f8:	mov	x0, x24
  4194fc:	str	x6, [sp, #160]
  419500:	str	w2, [sp, #172]
  419504:	blr	x3
  419508:	ldr	w1, [sp, #168]
  41950c:	ldr	x6, [sp, #160]
  419510:	cbz	w1, 41955c <ferror@plt+0x15cbc>
  419514:	ldr	w2, [sp, #172]
  419518:	mov	x3, #0xffffffff            	// #4294967295
  41951c:	mov	w1, #0x1                   	// #1
  419520:	cmp	w2, #0x4
  419524:	ccmp	x0, x3, #0x0, eq  // eq = none
  419528:	b.eq	419538 <ferror@plt+0x15c98>  // b.none
  41952c:	cmp	w2, #0x8
  419530:	ccmn	x0, #0x1, #0x0, eq  // eq = none
  419534:	cset	w1, eq  // eq = none
  419538:	mov	w0, w1
  41953c:	b	419564 <ferror@plt+0x15cc4>
  419540:	mov	w1, #0x8                   	// #8
  419544:	b	4194a0 <ferror@plt+0x15c00>
  419548:	mov	w2, #0x4                   	// #4
  41954c:	b	4194cc <ferror@plt+0x15c2c>
  419550:	mov	w1, w2
  419554:	b	4194e8 <ferror@plt+0x15c48>
  419558:	mov	x0, #0x0                   	// #0
  41955c:	cmp	x0, #0x0
  419560:	cset	w0, eq  // eq = none
  419564:	cbz	w0, 4193f8 <ferror@plt+0x15b58>
  419568:	str	xzr, [sp, #200]
  41956c:	cmp	x6, x20
  419570:	b.cs	419590 <ferror@plt+0x15cf0>  // b.hs, b.nlast
  419574:	add	x5, sp, #0xd0
  419578:	add	x4, sp, #0xd8
  41957c:	add	x3, sp, #0xbc
  419580:	add	x2, sp, #0xc8
  419584:	mov	x1, x20
  419588:	mov	x0, x6
  41958c:	bl	410500 <ferror@plt+0xcc60>
  419590:	ldr	x26, [sp, #200]
  419594:	cbnz	x26, 4195bc <ferror@plt+0x15d1c>
  419598:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  41959c:	add	x1, x1, #0xf55
  4195a0:	mov	w2, #0x5                   	// #5
  4195a4:	mov	x0, #0x0                   	// #0
  4195a8:	bl	403700 <dcgettext@plt>
  4195ac:	bl	42e008 <warn@@Base>
  4195b0:	ldr	x26, [sp, #112]
  4195b4:	str	x26, [sp, #112]
  4195b8:	b	419380 <ferror@plt+0x15ae0>
  4195bc:	ldr	x0, [sp, #112]
  4195c0:	stp	x0, x19, [x26]
  4195c4:	ldr	w0, [sp, #176]
  4195c8:	cmp	w0, #0x0
  4195cc:	cset	w1, ne  // ne = any
  4195d0:	sub	w0, w0, w1
  4195d4:	ldr	w1, [x26, #88]
  4195d8:	cmp	w1, w0
  4195dc:	csel	w1, w1, w0, cs  // cs = hs, nlast
  4195e0:	mov	x0, x26
  4195e4:	bl	418db0 <ferror@plt+0x15510>
  4195e8:	tbz	w0, #31, 419608 <ferror@plt+0x15d68>
  4195ec:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  4195f0:	add	x1, x1, #0xf75
  4195f4:	mov	w2, #0x5                   	// #5
  4195f8:	mov	x0, #0x0                   	// #0
  4195fc:	bl	403700 <dcgettext@plt>
  419600:	bl	42e008 <warn@@Base>
  419604:	b	4195b4 <ferror@plt+0x15d14>
  419608:	ldr	x0, [sp, #200]
  41960c:	ldrb	w0, [x0, #92]
  419610:	cbz	w0, 4196c8 <ferror@plt+0x15e28>
  419614:	bl	40a2ec <ferror@plt+0x6a4c>
  419618:	mov	w24, w0
  41961c:	str	x26, [sp, #112]
  419620:	adrp	x19, 459000 <_bfd_std_section+0x120>
  419624:	add	x19, x19, #0x4f8
  419628:	add	x26, x19, #0xaf8
  41962c:	ldr	x0, [sp, #200]
  419630:	stp	xzr, xzr, [x26]
  419634:	stp	xzr, xzr, [x26, #16]
  419638:	stp	xzr, xzr, [x26, #32]
  41963c:	stp	xzr, xzr, [x26, #48]
  419640:	stp	xzr, xzr, [x26, #64]
  419644:	stp	xzr, xzr, [x26, #80]
  419648:	cbnz	x0, 419a14 <ferror@plt+0x16174>
  41964c:	ldr	x1, [sp, #136]
  419650:	mov	w2, w28
  419654:	bl	40a65c <ferror@plt+0x6dbc>
  419658:	ldr	x1, [sp, #96]
  41965c:	ldr	x2, [sp, #128]
  419660:	sub	x2, x1, x2
  419664:	mov	x1, x0
  419668:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  41966c:	add	x0, x0, #0xf8b
  419670:	bl	42e008 <warn@@Base>
  419674:	str	wzr, [x26, #16]
  419678:	mov	x0, #0x2                   	// #2
  41967c:	bl	403290 <xmalloc@plt>
  419680:	str	x0, [x26, #24]
  419684:	mov	x0, #0x4                   	// #4
  419688:	bl	403290 <xmalloc@plt>
  41968c:	str	x0, [x26, #32]
  419690:	ldr	w0, [sp, #176]
  419694:	cmp	w0, #0x0
  419698:	cset	w1, ne  // ne = any
  41969c:	sub	w1, w0, w1
  4196a0:	mov	x0, x26
  4196a4:	bl	418db0 <ferror@plt+0x15510>
  4196a8:	tbz	w0, #31, 4196dc <ferror@plt+0x15e3c>
  4196ac:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  4196b0:	add	x1, x1, #0xf75
  4196b4:	mov	w2, #0x5                   	// #5
  4196b8:	mov	x0, #0x0                   	// #0
  4196bc:	bl	403700 <dcgettext@plt>
  4196c0:	bl	42e008 <warn@@Base>
  4196c4:	b	419380 <ferror@plt+0x15ae0>
  4196c8:	ldr	w24, [sp, #124]
  4196cc:	b	41961c <ferror@plt+0x15d7c>
  4196d0:	ldr	w24, [sp, #124]
  4196d4:	mov	x23, #0x0                   	// #0
  4196d8:	b	419620 <ferror@plt+0x15d80>
  4196dc:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  4196e0:	add	x0, x0, #0x268
  4196e4:	str	x0, [x26, #40]
  4196e8:	ldr	x0, [sp, #144]
  4196ec:	strb	wzr, [x26, #92]
  4196f0:	strb	wzr, [x26, #95]
  4196f4:	str	x26, [sp, #200]
  4196f8:	ldr	w0, [x0, #620]
  4196fc:	strb	w0, [x26, #94]
  419700:	ldrb	w0, [x19, #2900]
  419704:	cbz	w0, 419710 <ferror@plt+0x15e70>
  419708:	bl	40a2ec <ferror@plt+0x6a4c>
  41970c:	mov	w24, w0
  419710:	add	x0, x19, #0xaf8
  419714:	mov	x26, x0
  419718:	ldrb	w0, [x19, #2903]
  41971c:	cbz	w0, 419af0 <ferror@plt+0x16250>
  419720:	cmp	w0, #0x8
  419724:	b.ls	41974c <ferror@plt+0x15eac>  // b.plast
  419728:	mov	w2, #0x5                   	// #5
  41972c:	adrp	x1, 437000 <warn@@Base+0x8ff8>
  419730:	mov	x0, #0x0                   	// #0
  419734:	add	x1, x1, #0xfb6
  419738:	bl	403700 <dcgettext@plt>
  41973c:	ldrb	w1, [x26, #95]
  419740:	bl	42e008 <warn@@Base>
  419744:	mov	w0, #0x4                   	// #4
  419748:	strb	w0, [x26, #95]
  41974c:	ldrb	w5, [x19, #2903]
  419750:	cmp	w5, #0x8
  419754:	b.ls	419790 <ferror@plt+0x15ef0>  // b.plast
  419758:	and	x3, x5, #0xff
  41975c:	mov	w4, #0x5                   	// #5
  419760:	adrp	x2, 433000 <warn@@Base+0x4ff8>
  419764:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  419768:	add	x2, x2, #0xdd1
  41976c:	add	x1, x1, #0xe1a
  419770:	mov	x0, #0x0                   	// #0
  419774:	str	w5, [sp, #160]
  419778:	bl	4035d0 <dcngettext@plt>
  41977c:	ldr	w5, [sp, #160]
  419780:	mov	w2, #0x8                   	// #8
  419784:	mov	w1, w5
  419788:	bl	42db14 <error@@Base>
  41978c:	mov	w5, #0x8                   	// #8
  419790:	ldr	x0, [sp, #192]
  419794:	add	x1, x0, w5, uxtw
  419798:	cmp	x20, x1
  41979c:	b.hi	4197ac <ferror@plt+0x15f0c>  // b.pmore
  4197a0:	sub	x5, x20, x0
  4197a4:	cmp	x0, x20
  4197a8:	csel	w5, wzr, w5, cs  // cs = hs, nlast
  4197ac:	sub	w1, w5, #0x1
  4197b0:	cmp	w1, #0x7
  4197b4:	b.hi	419ae8 <ferror@plt+0x16248>  // b.pmore
  4197b8:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  4197bc:	ldr	x2, [x1, #680]
  4197c0:	mov	w1, w5
  4197c4:	blr	x2
  4197c8:	mov	x26, x0
  4197cc:	ldr	x0, [sp, #192]
  4197d0:	ldrb	w1, [x19, #2903]
  4197d4:	add	x0, x0, x1
  4197d8:	str	x0, [sp, #192]
  4197dc:	ldrb	w1, [x19, #2900]
  4197e0:	add	x4, x19, #0xaf8
  4197e4:	mov	x3, x20
  4197e8:	mov	x2, x27
  4197ec:	add	x0, sp, #0xc0
  4197f0:	str	x4, [sp, #160]
  4197f4:	bl	40a91c <ferror@plt+0x707c>
  4197f8:	ldr	x4, [sp, #160]
  4197fc:	cmp	w24, #0x8
  419800:	str	x0, [x4, #56]
  419804:	mov	w0, w24
  419808:	str	x0, [sp, #160]
  41980c:	b.ls	419af8 <ferror@plt+0x16258>  // b.plast
  419810:	mov	x3, x0
  419814:	mov	w4, #0x5                   	// #5
  419818:	adrp	x2, 433000 <warn@@Base+0x4ff8>
  41981c:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  419820:	add	x2, x2, #0xdd1
  419824:	add	x1, x1, #0xe1a
  419828:	mov	x0, #0x0                   	// #0
  41982c:	bl	4035d0 <dcngettext@plt>
  419830:	mov	w1, w24
  419834:	mov	w2, #0x8                   	// #8
  419838:	bl	42db14 <error@@Base>
  41983c:	mov	w1, #0x8                   	// #8
  419840:	ldr	x0, [sp, #192]
  419844:	add	x2, x0, w1, uxtw
  419848:	cmp	x20, x2
  41984c:	b.hi	41985c <ferror@plt+0x15fbc>  // b.pmore
  419850:	sub	x1, x20, x0
  419854:	cmp	x0, x20
  419858:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41985c:	sub	w2, w1, #0x1
  419860:	cmp	w2, #0x7
  419864:	b.ls	419b00 <ferror@plt+0x16260>  // b.plast
  419868:	str	xzr, [x19, #2872]
  41986c:	ldr	x0, [sp, #192]
  419870:	mov	w1, w24
  419874:	add	x0, x0, x1
  419878:	str	x0, [sp, #192]
  41987c:	ldr	x1, [sp, #200]
  419880:	ldr	x1, [x1, #40]
  419884:	ldrb	w1, [x1]
  419888:	cmp	w1, #0x7a
  41988c:	b.ne	419934 <ferror@plt+0x16094>  // b.any
  419890:	add	x4, sp, #0xbc
  419894:	add	x3, sp, #0xb8
  419898:	mov	x1, x20
  41989c:	mov	w2, #0x0                   	// #0
  4198a0:	bl	40da44 <ferror@plt+0xa1a4>
  4198a4:	str	x0, [sp, #216]
  4198a8:	ldr	x1, [sp, #192]
  4198ac:	ldr	w2, [sp, #184]
  4198b0:	ldr	w0, [sp, #188]
  4198b4:	add	x1, x1, x2
  4198b8:	str	x1, [sp, #192]
  4198bc:	bl	40c10c <ferror@plt+0x886c>
  4198c0:	ldr	x0, [sp, #192]
  4198c4:	str	x0, [sp, #208]
  4198c8:	ldr	x1, [sp, #216]
  4198cc:	sub	x0, x20, x0
  4198d0:	cmp	x0, x1
  4198d4:	b.cs	419924 <ferror@plt+0x16084>  // b.hs, b.nlast
  4198d8:	mov	w2, #0x5                   	// #5
  4198dc:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  4198e0:	mov	x0, #0x0                   	// #0
  4198e4:	add	x1, x1, #0xb52
  4198e8:	bl	403700 <dcgettext@plt>
  4198ec:	mov	x3, x0
  4198f0:	ldr	x1, [sp, #216]
  4198f4:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  4198f8:	add	x0, x0, #0xda5
  4198fc:	str	x3, [sp, #160]
  419900:	bl	40a72c <ferror@plt+0x6e8c>
  419904:	mov	x1, x0
  419908:	ldr	x3, [sp, #160]
  41990c:	ldr	x2, [sp, #192]
  419910:	mov	x0, x3
  419914:	sub	x2, x20, x2
  419918:	bl	42e008 <warn@@Base>
  41991c:	str	x20, [sp, #192]
  419920:	stp	xzr, xzr, [sp, #208]
  419924:	ldr	x0, [sp, #192]
  419928:	ldr	x1, [sp, #216]
  41992c:	add	x0, x0, x1
  419930:	str	x0, [sp, #192]
  419934:	ldrb	w2, [x19, #2902]
  419938:	add	x5, x19, #0xaf8
  41993c:	mov	x1, x23
  419940:	mov	x0, #0x0                   	// #0
  419944:	str	x5, [sp, #160]
  419948:	bl	40a65c <ferror@plt+0x6dbc>
  41994c:	mov	x23, x0
  419950:	ldr	x1, [sp, #136]
  419954:	mov	w2, w28
  419958:	mov	x0, #0x0                   	// #0
  41995c:	bl	40a65c <ferror@plt+0x6dbc>
  419960:	mov	x3, x0
  419964:	ldr	x1, [sp, #200]
  419968:	mov	x2, x23
  41996c:	ldr	x0, [sp, #96]
  419970:	ldr	x4, [x1, #8]
  419974:	ldr	x1, [sp, #128]
  419978:	sub	x4, x4, x1
  41997c:	sub	x1, x0, x1
  419980:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  419984:	add	x0, x0, #0xfeb
  419988:	bl	4037a0 <printf@plt>
  41998c:	ldr	x5, [sp, #160]
  419990:	ldrb	w0, [x5, #95]
  419994:	cbz	w0, 4199a8 <ferror@plt+0x16108>
  419998:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41999c:	mov	x1, x26
  4199a0:	add	x0, x0, #0xa
  4199a4:	bl	4037a0 <printf@plt>
  4199a8:	ldrb	w2, [x19, #2902]
  4199ac:	add	x23, x19, #0xaf8
  4199b0:	ldr	x1, [x23, #56]
  4199b4:	mov	x0, #0x0                   	// #0
  4199b8:	bl	40a65c <ferror@plt+0x6dbc>
  4199bc:	mov	x19, x0
  4199c0:	ldp	x1, x0, [x23, #56]
  4199c4:	ldrb	w2, [x23, #94]
  4199c8:	add	x1, x1, x0
  4199cc:	mov	x0, #0x0                   	// #0
  4199d0:	bl	40a65c <ferror@plt+0x6dbc>
  4199d4:	mov	x2, x0
  4199d8:	mov	x1, x19
  4199dc:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  4199e0:	add	x0, x0, #0x11
  4199e4:	bl	4037a0 <printf@plt>
  4199e8:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  4199ec:	ldr	w0, [x0, #648]
  4199f0:	cbnz	w0, 419a0c <ferror@plt+0x1616c>
  4199f4:	ldr	x1, [sp, #216]
  4199f8:	cbz	x1, 419a0c <ferror@plt+0x1616c>
  4199fc:	ldr	x0, [sp, #208]
  419a00:	bl	40c620 <ferror@plt+0x8d80>
  419a04:	mov	w0, #0xa                   	// #10
  419a08:	bl	403800 <putchar@plt>
  419a0c:	mov	x19, x23
  419a10:	b	4191b4 <ferror@plt+0x15914>
  419a14:	ldr	w0, [x0, #16]
  419a18:	mov	x1, #0x2                   	// #2
  419a1c:	str	w0, [x26, #16]
  419a20:	mov	w0, w0
  419a24:	bl	41104c <ferror@plt+0xd7ac>
  419a28:	str	x0, [x26, #24]
  419a2c:	mov	x1, #0x4                   	// #4
  419a30:	ldr	w0, [x26, #16]
  419a34:	bl	41104c <ferror@plt+0xd7ac>
  419a38:	str	x0, [x26, #32]
  419a3c:	ldr	x0, [sp, #200]
  419a40:	ldr	w2, [x26, #16]
  419a44:	ldr	x1, [x0, #24]
  419a48:	lsl	x2, x2, #1
  419a4c:	ldr	x0, [x26, #24]
  419a50:	bl	402f70 <memcpy@plt>
  419a54:	ldr	x0, [sp, #200]
  419a58:	ldr	w2, [x26, #16]
  419a5c:	ldr	x1, [x0, #32]
  419a60:	lsl	x2, x2, #2
  419a64:	ldr	x0, [x26, #32]
  419a68:	bl	402f70 <memcpy@plt>
  419a6c:	ldr	x0, [sp, #200]
  419a70:	ldr	x2, [sp, #144]
  419a74:	ldr	x1, [x0, #40]
  419a78:	str	x1, [x26, #40]
  419a7c:	ldrb	w1, [x0, #94]
  419a80:	strb	w1, [x26, #94]
  419a84:	ldrb	w1, [x0, #94]
  419a88:	str	w1, [x2, #620]
  419a8c:	ldrb	w1, [x0, #95]
  419a90:	strb	w1, [x26, #95]
  419a94:	ldr	w1, [x0, #48]
  419a98:	str	w1, [x26, #48]
  419a9c:	ldr	w1, [x0, #52]
  419aa0:	str	w1, [x26, #52]
  419aa4:	ldr	w1, [x0, #72]
  419aa8:	str	w1, [x26, #72]
  419aac:	ldr	x1, [x0, #80]
  419ab0:	str	x1, [x26, #80]
  419ab4:	ldr	w0, [x0, #88]
  419ab8:	str	w0, [x26, #88]
  419abc:	ldr	w0, [sp, #176]
  419ac0:	cmp	w0, #0x0
  419ac4:	cset	w1, ne  // ne = any
  419ac8:	sub	w1, w0, w1
  419acc:	mov	x0, x26
  419ad0:	bl	418db0 <ferror@plt+0x15510>
  419ad4:	tbnz	w0, #31, 4196ac <ferror@plt+0x15e0c>
  419ad8:	ldr	x0, [sp, #200]
  419adc:	ldrb	w0, [x0, #92]
  419ae0:	strb	w0, [x26, #92]
  419ae4:	b	419700 <ferror@plt+0x15e60>
  419ae8:	mov	x26, #0x0                   	// #0
  419aec:	b	4197cc <ferror@plt+0x15f2c>
  419af0:	mov	x26, #0x0                   	// #0
  419af4:	b	4197dc <ferror@plt+0x15f3c>
  419af8:	mov	w1, w24
  419afc:	b	419840 <ferror@plt+0x15fa0>
  419b00:	adrp	x2, 45c000 <_bfd_std_section+0x3120>
  419b04:	ldr	x2, [x2, #680]
  419b08:	blr	x2
  419b0c:	str	x0, [x19, #2872]
  419b10:	b	41986c <ferror@plt+0x15fcc>
  419b14:	add	x0, x1, #0x1
  419b18:	str	x0, [sp, #192]
  419b1c:	ldrb	w2, [x1]
  419b20:	and	w23, w2, #0x3f
  419b24:	ands	w3, w2, #0xc0
  419b28:	b.ne	41b438 <ferror@plt+0x17b98>  // b.any
  419b2c:	cmp	w2, #0x2f
  419b30:	b.hi	419b64 <ferror@plt+0x162c4>  // b.pmore
  419b34:	cbz	w2, 4191bc <ferror@plt+0x1591c>
  419b38:	sub	w2, w2, #0x1
  419b3c:	cmp	w2, #0x2e
  419b40:	b.hi	4191bc <ferror@plt+0x1591c>  // b.pmore
  419b44:	ldr	x3, [sp, #152]
  419b48:	ldrh	w2, [x3, w2, uxtw #1]
  419b4c:	adr	x3, 419b58 <ferror@plt+0x162b8>
  419b50:	add	x2, x3, w2, sxth #2
  419b54:	br	x2
  419b58:	cmp	w3, #0x80
  419b5c:	b.eq	419b90 <ferror@plt+0x162f0>  // b.none
  419b60:	mov	w2, w3
  419b64:	cmp	w2, #0xc0
  419b68:	b.ne	4191bc <ferror@plt+0x1591c>  // b.any
  419b6c:	mov	w1, w23
  419b70:	mov	x0, x19
  419b74:	bl	418db0 <ferror@plt+0x15510>
  419b78:	tbnz	w0, #31, 4191bc <ferror@plt+0x1591c>
  419b7c:	ldr	x0, [x19, #24]
  419b80:	ubfiz	x23, x23, #1, #6
  419b84:	mov	w1, #0x7                   	// #7
  419b88:	strh	w1, [x0, x23]
  419b8c:	b	4191bc <ferror@plt+0x1591c>
  419b90:	mov	x1, x20
  419b94:	add	x3, sp, #0xbc
  419b98:	mov	x4, #0x0                   	// #0
  419b9c:	mov	w2, #0x0                   	// #0
  419ba0:	bl	40da44 <ferror@plt+0xa1a4>
  419ba4:	ldr	x0, [sp, #192]
  419ba8:	ldr	w1, [sp, #188]
  419bac:	add	x0, x0, x1
  419bb0:	str	x0, [sp, #192]
  419bb4:	b	419b6c <ferror@plt+0x162cc>
  419bb8:	add	x0, x0, w24, uxtw
  419bbc:	str	x0, [sp, #192]
  419bc0:	b	4191bc <ferror@plt+0x1591c>
  419bc4:	add	x1, x1, #0x2
  419bc8:	str	x1, [sp, #192]
  419bcc:	b	4191bc <ferror@plt+0x1591c>
  419bd0:	add	x1, x1, #0x3
  419bd4:	b	419bc8 <ferror@plt+0x16328>
  419bd8:	add	x1, x1, #0x5
  419bdc:	b	419bc8 <ferror@plt+0x16328>
  419be0:	mov	x1, x20
  419be4:	add	x4, sp, #0xbc
  419be8:	add	x3, sp, #0xb8
  419bec:	mov	w2, #0x0                   	// #0
  419bf0:	bl	40da44 <ferror@plt+0xa1a4>
  419bf4:	mov	x23, x0
  419bf8:	and	x28, x0, #0xffffffff
  419bfc:	tst	x0, #0xffffffff00000000
  419c00:	ldr	x0, [sp, #192]
  419c04:	ldr	w1, [sp, #184]
  419c08:	add	x0, x0, x1
  419c0c:	str	x0, [sp, #192]
  419c10:	b.eq	419c20 <ferror@plt+0x16380>  // b.none
  419c14:	ldr	w0, [sp, #188]
  419c18:	orr	w0, w0, #0x2
  419c1c:	str	w0, [sp, #188]
  419c20:	ldr	w0, [sp, #188]
  419c24:	bl	40c10c <ferror@plt+0x886c>
  419c28:	mov	w1, w23
  419c2c:	mov	x0, x19
  419c30:	bl	418db0 <ferror@plt+0x15510>
  419c34:	tbnz	w0, #31, 4191bc <ferror@plt+0x1591c>
  419c38:	ldr	x0, [x19, #24]
  419c3c:	mov	w1, #0x7                   	// #7
  419c40:	strh	w1, [x0, x28, lsl #1]
  419c44:	b	4191bc <ferror@plt+0x1591c>
  419c48:	mov	x1, x20
  419c4c:	add	x3, sp, #0xbc
  419c50:	mov	x4, #0x0                   	// #0
  419c54:	mov	w2, #0x0                   	// #0
  419c58:	bl	40da44 <ferror@plt+0xa1a4>
  419c5c:	ldr	x0, [sp, #192]
  419c60:	ldr	w1, [sp, #188]
  419c64:	add	x0, x0, x1
  419c68:	str	x0, [sp, #192]
  419c6c:	add	x3, sp, #0xbc
  419c70:	mov	x4, #0x0                   	// #0
  419c74:	mov	w2, #0x0                   	// #0
  419c78:	b	419e50 <ferror@plt+0x165b0>
  419c7c:	add	x4, sp, #0xbc
  419c80:	add	x3, sp, #0xb8
  419c84:	mov	x1, x20
  419c88:	mov	w2, #0x0                   	// #0
  419c8c:	bl	40da44 <ferror@plt+0xa1a4>
  419c90:	mov	x23, x0
  419c94:	ldr	x0, [sp, #192]
  419c98:	ldr	w1, [sp, #184]
  419c9c:	add	x0, x0, x1
  419ca0:	str	x0, [sp, #192]
  419ca4:	ldr	w0, [sp, #188]
  419ca8:	bl	40c10c <ferror@plt+0x886c>
  419cac:	ldr	x0, [sp, #192]
  419cb0:	adds	x0, x0, x23
  419cb4:	b.cc	419bbc <ferror@plt+0x1631c>  // b.lo, b.ul, b.last
  419cb8:	mov	w2, #0x5                   	// #5
  419cbc:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  419cc0:	mov	x0, #0x0                   	// #0
  419cc4:	add	x1, x1, #0x19
  419cc8:	bl	403700 <dcgettext@plt>
  419ccc:	mov	x1, x23
  419cd0:	bl	42e008 <warn@@Base>
  419cd4:	str	x21, [sp, #192]
  419cd8:	b	4191bc <ferror@plt+0x1591c>
  419cdc:	mov	x1, x20
  419ce0:	add	x4, sp, #0xbc
  419ce4:	add	x3, sp, #0xb8
  419ce8:	mov	w2, #0x0                   	// #0
  419cec:	bl	40da44 <ferror@plt+0xa1a4>
  419cf0:	mov	x28, x0
  419cf4:	and	x26, x0, #0xffffffff
  419cf8:	tst	x0, #0xffffffff00000000
  419cfc:	ldr	x0, [sp, #192]
  419d00:	ldr	w1, [sp, #184]
  419d04:	add	x0, x0, x1
  419d08:	str	x0, [sp, #192]
  419d0c:	b.eq	419d1c <ferror@plt+0x1647c>  // b.none
  419d10:	ldr	w0, [sp, #188]
  419d14:	orr	w0, w0, #0x2
  419d18:	str	w0, [sp, #188]
  419d1c:	ldr	w0, [sp, #188]
  419d20:	bl	40c10c <ferror@plt+0x886c>
  419d24:	ldr	x0, [sp, #192]
  419d28:	add	x4, sp, #0xbc
  419d2c:	add	x3, sp, #0xb8
  419d30:	mov	x1, x20
  419d34:	mov	w2, #0x0                   	// #0
  419d38:	bl	40da44 <ferror@plt+0xa1a4>
  419d3c:	mov	x23, x0
  419d40:	ldr	x0, [sp, #192]
  419d44:	ldr	w1, [sp, #184]
  419d48:	add	x0, x0, x1
  419d4c:	str	x0, [sp, #192]
  419d50:	ldr	w0, [sp, #188]
  419d54:	bl	40c10c <ferror@plt+0x886c>
  419d58:	ldr	x0, [sp, #192]
  419d5c:	adds	x0, x0, x23
  419d60:	b.cc	419da4 <ferror@plt+0x16504>  // b.lo, b.ul, b.last
  419d64:	mov	w2, #0x5                   	// #5
  419d68:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  419d6c:	mov	x0, #0x0                   	// #0
  419d70:	add	x1, x1, #0x40
  419d74:	bl	403700 <dcgettext@plt>
  419d78:	mov	x1, x23
  419d7c:	bl	42e008 <warn@@Base>
  419d80:	str	x21, [sp, #192]
  419d84:	mov	w1, w28
  419d88:	mov	x0, x19
  419d8c:	bl	418db0 <ferror@plt+0x15510>
  419d90:	tbnz	w0, #31, 4191bc <ferror@plt+0x1591c>
  419d94:	ldr	x0, [x19, #24]
  419d98:	mov	w1, #0x7                   	// #7
  419d9c:	strh	w1, [x0, x26, lsl #1]
  419da0:	b	4191bc <ferror@plt+0x1591c>
  419da4:	str	x0, [sp, #192]
  419da8:	b	419d84 <ferror@plt+0x164e4>
  419dac:	mov	x1, x20
  419db0:	add	x4, sp, #0xbc
  419db4:	add	x3, sp, #0xb8
  419db8:	mov	w2, #0x0                   	// #0
  419dbc:	bl	40da44 <ferror@plt+0xa1a4>
  419dc0:	mov	x23, x0
  419dc4:	and	x28, x0, #0xffffffff
  419dc8:	tst	x0, #0xffffffff00000000
  419dcc:	ldr	x0, [sp, #192]
  419dd0:	ldr	w1, [sp, #184]
  419dd4:	add	x0, x0, x1
  419dd8:	str	x0, [sp, #192]
  419ddc:	b.eq	419dec <ferror@plt+0x1654c>  // b.none
  419de0:	ldr	w0, [sp, #188]
  419de4:	orr	w0, w0, #0x2
  419de8:	str	w0, [sp, #188]
  419dec:	ldr	w0, [sp, #188]
  419df0:	bl	40c10c <ferror@plt+0x886c>
  419df4:	add	x3, sp, #0xbc
  419df8:	mov	x4, #0x0                   	// #0
  419dfc:	mov	w2, #0x1                   	// #1
  419e00:	ldr	x0, [sp, #192]
  419e04:	mov	x1, x20
  419e08:	bl	40da44 <ferror@plt+0xa1a4>
  419e0c:	ldr	x0, [sp, #192]
  419e10:	ldr	w1, [sp, #188]
  419e14:	add	x0, x0, x1
  419e18:	str	x0, [sp, #192]
  419e1c:	b	419c28 <ferror@plt+0x16388>
  419e20:	mov	x1, x20
  419e24:	add	x3, sp, #0xbc
  419e28:	mov	x4, #0x0                   	// #0
  419e2c:	mov	w2, #0x0                   	// #0
  419e30:	bl	40da44 <ferror@plt+0xa1a4>
  419e34:	ldr	x0, [sp, #192]
  419e38:	ldr	w1, [sp, #188]
  419e3c:	add	x0, x0, x1
  419e40:	str	x0, [sp, #192]
  419e44:	add	x3, sp, #0xbc
  419e48:	mov	x4, #0x0                   	// #0
  419e4c:	mov	w2, #0x1                   	// #1
  419e50:	mov	x1, x20
  419e54:	bl	40da44 <ferror@plt+0xa1a4>
  419e58:	ldr	x0, [sp, #192]
  419e5c:	ldr	w1, [sp, #188]
  419e60:	add	x0, x0, x1
  419e64:	b	419bbc <ferror@plt+0x1631c>
  419e68:	add	x1, x1, #0x9
  419e6c:	b	419bc8 <ferror@plt+0x16328>
  419e70:	mov	x1, x20
  419e74:	add	x4, sp, #0xbc
  419e78:	add	x3, sp, #0xb8
  419e7c:	mov	w2, #0x0                   	// #0
  419e80:	bl	40da44 <ferror@plt+0xa1a4>
  419e84:	mov	x23, x0
  419e88:	and	x28, x0, #0xffffffff
  419e8c:	tst	x0, #0xffffffff00000000
  419e90:	ldr	x0, [sp, #192]
  419e94:	ldr	w1, [sp, #184]
  419e98:	add	x0, x0, x1
  419e9c:	str	x0, [sp, #192]
  419ea0:	b.eq	419eb0 <ferror@plt+0x16610>  // b.none
  419ea4:	ldr	w0, [sp, #188]
  419ea8:	orr	w0, w0, #0x2
  419eac:	str	w0, [sp, #188]
  419eb0:	ldr	w0, [sp, #188]
  419eb4:	bl	40c10c <ferror@plt+0x886c>
  419eb8:	add	x3, sp, #0xbc
  419ebc:	mov	x4, #0x0                   	// #0
  419ec0:	mov	w2, #0x0                   	// #0
  419ec4:	b	419e00 <ferror@plt+0x16560>
  419ec8:	add	x0, x1, #0x1
  419ecc:	str	x0, [sp, #192]
  419ed0:	ldrb	w3, [x1]
  419ed4:	and	w28, w3, #0x3f
  419ed8:	ands	w2, w3, #0xc0
  419edc:	b.ne	41b448 <ferror@plt+0x17ba8>  // b.any
  419ee0:	cbz	w3, 41ab24 <ferror@plt+0x17284>
  419ee4:	sub	w4, w3, #0x1
  419ee8:	cmp	w4, #0x3f
  419eec:	b.hi	419f1c <ferror@plt+0x1667c>  // b.pmore
  419ef0:	adrp	x2, 43a000 <warn@@Base+0xbff8>
  419ef4:	add	x2, x2, #0x754
  419ef8:	ldrh	w2, [x2, w4, uxtw #1]
  419efc:	adr	x4, 419f08 <ferror@plt+0x16668>
  419f00:	add	x2, x4, w2, sxth #2
  419f04:	br	x2
  419f08:	cmp	w2, #0x80
  419f0c:	b.eq	419fc0 <ferror@plt+0x16720>  // b.none
  419f10:	cmp	w2, #0xc0
  419f14:	b.eq	41a06c <ferror@plt+0x167cc>  // b.none
  419f18:	mov	w3, w2
  419f1c:	str	w3, [sp, #96]
  419f20:	sub	w0, w3, #0x1c
  419f24:	cmp	w0, #0x23
  419f28:	mov	w2, #0x5                   	// #5
  419f2c:	b.hi	41b384 <ferror@plt+0x17ae4>  // b.pmore
  419f30:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  419f34:	mov	x0, #0x0                   	// #0
  419f38:	add	x1, x1, #0x4e7
  419f3c:	bl	403700 <dcgettext@plt>
  419f40:	ldr	w3, [sp, #96]
  419f44:	mov	w1, w3
  419f48:	bl	4037a0 <printf@plt>
  419f4c:	str	x21, [sp, #192]
  419f50:	b	419f84 <ferror@plt+0x166e4>
  419f54:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  419f58:	ldr	w0, [x0, #648]
  419f5c:	cbz	w0, 419f8c <ferror@plt+0x166ec>
  419f60:	add	x2, sp, #0xb0
  419f64:	add	x1, sp, #0xb4
  419f68:	mov	x0, x19
  419f6c:	bl	40bdec <ferror@plt+0x854c>
  419f70:	ldr	w0, [x19, #48]
  419f74:	mul	w0, w28, w0
  419f78:	ldr	x28, [x19, #56]
  419f7c:	add	x28, x28, x0
  419f80:	str	x28, [x19, #56]
  419f84:	mov	w24, #0x0                   	// #0
  419f88:	b	4191dc <ferror@plt+0x1593c>
  419f8c:	ldr	w24, [x19, #48]
  419f90:	mov	x0, #0x0                   	// #0
  419f94:	ldrb	w2, [x19, #94]
  419f98:	ldr	x1, [x19, #56]
  419f9c:	mul	w24, w28, w24
  419fa0:	add	x1, x1, w24, uxtw
  419fa4:	bl	40a65c <ferror@plt+0x6dbc>
  419fa8:	mov	w1, w24
  419fac:	mov	x2, x0
  419fb0:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  419fb4:	add	x0, x0, #0x63
  419fb8:	bl	4037a0 <printf@plt>
  419fbc:	b	419f70 <ferror@plt+0x166d0>
  419fc0:	add	x4, sp, #0xbc
  419fc4:	add	x3, sp, #0xb8
  419fc8:	mov	x1, x20
  419fcc:	mov	w2, #0x0                   	// #0
  419fd0:	bl	40da44 <ferror@plt+0xa1a4>
  419fd4:	mov	x26, x0
  419fd8:	ldr	x0, [sp, #192]
  419fdc:	ldr	w1, [sp, #184]
  419fe0:	add	x0, x0, x1
  419fe4:	str	x0, [sp, #192]
  419fe8:	ldr	w0, [sp, #188]
  419fec:	bl	40c10c <ferror@plt+0x886c>
  419ff0:	ldr	w0, [x19, #16]
  419ff4:	cmp	w0, w28
  419ff8:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  419ffc:	csel	x24, x23, x25, hi  // hi = pmore
  41a000:	ldr	w0, [x0, #648]
  41a004:	cbz	w0, 41a038 <ferror@plt+0x16798>
  41a008:	ldrb	w0, [x24]
  41a00c:	cbnz	w0, 41a038 <ferror@plt+0x16798>
  41a010:	ldr	x1, [x19, #24]
  41a014:	ubfiz	x0, x28, #1, #6
  41a018:	mov	w2, #0x80                  	// #128
  41a01c:	ubfiz	x28, x28, #2, #6
  41a020:	strh	w2, [x1, x0]
  41a024:	ldrsw	x0, [x19, #52]
  41a028:	ldr	x1, [x19, #32]
  41a02c:	mul	w24, w0, w26
  41a030:	str	w24, [x1, x28]
  41a034:	b	419f84 <ferror@plt+0x166e4>
  41a038:	mov	w1, #0x0                   	// #0
  41a03c:	mov	w0, w28
  41a040:	bl	40bd64 <ferror@plt+0x84c4>
  41a044:	mov	x2, x0
  41a048:	ldrsw	x3, [x19, #52]
  41a04c:	mov	x1, x24
  41a050:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41a054:	add	x0, x0, #0x83
  41a058:	mul	x3, x3, x26
  41a05c:	bl	4037a0 <printf@plt>
  41a060:	ldrb	w0, [x24]
  41a064:	cbnz	w0, 419f84 <ferror@plt+0x166e4>
  41a068:	b	41a010 <ferror@plt+0x16770>
  41a06c:	ldr	w0, [x19, #16]
  41a070:	adrp	x6, 45c000 <_bfd_std_section+0x3120>
  41a074:	cmp	w0, w28
  41a078:	ldr	w0, [x6, #648]
  41a07c:	csel	x24, x23, x25, hi  // hi = pmore
  41a080:	cbz	w0, 41a0d4 <ferror@plt+0x16834>
  41a084:	ldrb	w0, [x24]
  41a088:	cbnz	w0, 41a0d4 <ferror@plt+0x16834>
  41a08c:	ldr	x1, [sp, #200]
  41a090:	mov	w0, w28
  41a094:	ubfiz	x2, x28, #1, #6
  41a098:	ldr	x4, [x19, #24]
  41a09c:	ldr	w3, [x1, #16]
  41a0a0:	cmp	w3, w28
  41a0a4:	ldr	x3, [x19, #32]
  41a0a8:	b.ls	41a0c4 <ferror@plt+0x16824>  // b.plast
  41a0ac:	ldr	w6, [x6, #648]
  41a0b0:	ldr	x5, [x1, #24]
  41a0b4:	ldrsh	w5, [x5, x2]
  41a0b8:	cbz	w6, 41a104 <ferror@plt+0x16864>
  41a0bc:	cmn	w5, #0x1
  41a0c0:	b.ne	41a104 <ferror@plt+0x16864>  // b.any
  41a0c4:	mov	w1, #0x7                   	// #7
  41a0c8:	strh	w1, [x4, x2]
  41a0cc:	str	wzr, [x3, x0, lsl #2]
  41a0d0:	b	419f84 <ferror@plt+0x166e4>
  41a0d4:	mov	w1, #0x0                   	// #0
  41a0d8:	mov	w0, w28
  41a0dc:	bl	40bd64 <ferror@plt+0x84c4>
  41a0e0:	mov	x2, x0
  41a0e4:	mov	x1, x24
  41a0e8:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41a0ec:	add	x0, x0, #0xa5
  41a0f0:	bl	4037a0 <printf@plt>
  41a0f4:	ldrb	w0, [x24]
  41a0f8:	adrp	x6, 45c000 <_bfd_std_section+0x3120>
  41a0fc:	cbnz	w0, 419f84 <ferror@plt+0x166e4>
  41a100:	b	41a08c <ferror@plt+0x167ec>
  41a104:	ldr	x1, [x1, #32]
  41a108:	lsl	x0, x0, #2
  41a10c:	strh	w5, [x4, x2]
  41a110:	ldr	w1, [x1, x0]
  41a114:	str	w1, [x3, x0]
  41a118:	b	419f84 <ferror@plt+0x166e4>
  41a11c:	ldrb	w1, [x19, #92]
  41a120:	mov	x3, x21
  41a124:	mov	x2, x27
  41a128:	add	x0, sp, #0xc0
  41a12c:	bl	40a91c <ferror@plt+0x707c>
  41a130:	mov	x24, x0
  41a134:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41a138:	ldr	w0, [x0, #648]
  41a13c:	cbz	w0, 41a158 <ferror@plt+0x168b8>
  41a140:	add	x2, sp, #0xb0
  41a144:	add	x1, sp, #0xb4
  41a148:	mov	x0, x19
  41a14c:	bl	40bdec <ferror@plt+0x854c>
  41a150:	str	x24, [x19, #56]
  41a154:	b	419f84 <ferror@plt+0x166e4>
  41a158:	ldrb	w2, [x19, #94]
  41a15c:	mov	x1, x24
  41a160:	mov	x0, #0x0                   	// #0
  41a164:	bl	40a65c <ferror@plt+0x6dbc>
  41a168:	mov	x1, x0
  41a16c:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41a170:	add	x0, x0, #0xbd
  41a174:	bl	4037a0 <printf@plt>
  41a178:	b	41a150 <ferror@plt+0x168b0>
  41a17c:	add	x1, x1, #0x2
  41a180:	cmp	x20, x1
  41a184:	b.hi	41a1e8 <ferror@plt+0x16948>  // b.pmore
  41a188:	sub	x1, x20, x0
  41a18c:	cmp	x0, x20
  41a190:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41a194:	sub	w2, w1, #0x1
  41a198:	cmp	w2, #0x7
  41a19c:	b.hi	41a1f0 <ferror@plt+0x16950>  // b.pmore
  41a1a0:	adrp	x2, 45c000 <_bfd_std_section+0x3120>
  41a1a4:	ldr	x2, [x2, #680]
  41a1a8:	blr	x2
  41a1ac:	mov	x24, x0
  41a1b0:	ldr	x0, [sp, #192]
  41a1b4:	add	x0, x0, #0x1
  41a1b8:	str	x0, [sp, #192]
  41a1bc:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41a1c0:	ldr	w0, [x0, #648]
  41a1c4:	cbz	w0, 41a1f8 <ferror@plt+0x16958>
  41a1c8:	add	x2, sp, #0xb0
  41a1cc:	add	x1, sp, #0xb4
  41a1d0:	mov	x0, x19
  41a1d4:	bl	40bdec <ferror@plt+0x854c>
  41a1d8:	ldr	w0, [x19, #48]
  41a1dc:	ldr	x1, [x19, #56]
  41a1e0:	madd	x24, x0, x24, x1
  41a1e4:	b	41a150 <ferror@plt+0x168b0>
  41a1e8:	mov	w1, #0x1                   	// #1
  41a1ec:	b	41a194 <ferror@plt+0x168f4>
  41a1f0:	mov	x24, #0x0                   	// #0
  41a1f4:	b	41a1b0 <ferror@plt+0x16910>
  41a1f8:	ldr	w28, [x19, #48]
  41a1fc:	mov	x0, #0x0                   	// #0
  41a200:	ldrb	w2, [x19, #94]
  41a204:	ldr	x1, [x19, #56]
  41a208:	mul	x28, x28, x24
  41a20c:	add	x1, x28, x1
  41a210:	bl	40a65c <ferror@plt+0x6dbc>
  41a214:	mov	x1, x28
  41a218:	mov	x2, x0
  41a21c:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41a220:	add	x0, x0, #0xd3
  41a224:	bl	4037a0 <printf@plt>
  41a228:	b	41a1d8 <ferror@plt+0x16938>
  41a22c:	add	x1, x1, #0x3
  41a230:	cmp	x21, x1
  41a234:	b.hi	41a2a8 <ferror@plt+0x16a08>  // b.pmore
  41a238:	sub	x1, x21, x0
  41a23c:	cmp	x0, x21
  41a240:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41a244:	sub	w2, w1, #0x1
  41a248:	cmp	w2, #0x7
  41a24c:	b.hi	41a2b0 <ferror@plt+0x16a10>  // b.pmore
  41a250:	adrp	x2, 45c000 <_bfd_std_section+0x3120>
  41a254:	ldr	x2, [x2, #680]
  41a258:	blr	x2
  41a25c:	mov	x24, x0
  41a260:	ldr	x0, [sp, #192]
  41a264:	add	x0, x0, #0x2
  41a268:	str	x0, [sp, #192]
  41a26c:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41a270:	ldr	w0, [x0, #648]
  41a274:	cbnz	w0, 41a1c8 <ferror@plt+0x16928>
  41a278:	ldr	w28, [x19, #48]
  41a27c:	mov	x0, #0x0                   	// #0
  41a280:	ldrb	w2, [x19, #94]
  41a284:	ldr	x1, [x19, #56]
  41a288:	mul	x28, x28, x24
  41a28c:	add	x1, x28, x1
  41a290:	bl	40a65c <ferror@plt+0x6dbc>
  41a294:	mov	x1, x28
  41a298:	mov	x2, x0
  41a29c:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41a2a0:	add	x0, x0, #0xf5
  41a2a4:	b	41a224 <ferror@plt+0x16984>
  41a2a8:	mov	w1, #0x2                   	// #2
  41a2ac:	b	41a244 <ferror@plt+0x169a4>
  41a2b0:	mov	x24, #0x0                   	// #0
  41a2b4:	b	41a260 <ferror@plt+0x169c0>
  41a2b8:	add	x1, x1, #0x5
  41a2bc:	cmp	x21, x1
  41a2c0:	b.hi	41a334 <ferror@plt+0x16a94>  // b.pmore
  41a2c4:	sub	x1, x21, x0
  41a2c8:	cmp	x0, x21
  41a2cc:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41a2d0:	sub	w2, w1, #0x1
  41a2d4:	cmp	w2, #0x7
  41a2d8:	b.hi	41a33c <ferror@plt+0x16a9c>  // b.pmore
  41a2dc:	adrp	x2, 45c000 <_bfd_std_section+0x3120>
  41a2e0:	ldr	x2, [x2, #680]
  41a2e4:	blr	x2
  41a2e8:	mov	x24, x0
  41a2ec:	ldr	x0, [sp, #192]
  41a2f0:	add	x0, x0, #0x4
  41a2f4:	str	x0, [sp, #192]
  41a2f8:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41a2fc:	ldr	w0, [x0, #648]
  41a300:	cbnz	w0, 41a1c8 <ferror@plt+0x16928>
  41a304:	ldr	w28, [x19, #48]
  41a308:	mov	x0, #0x0                   	// #0
  41a30c:	ldrb	w2, [x19, #94]
  41a310:	ldr	x1, [x19, #56]
  41a314:	mul	x28, x28, x24
  41a318:	add	x1, x28, x1
  41a31c:	bl	40a65c <ferror@plt+0x6dbc>
  41a320:	mov	x1, x28
  41a324:	mov	x2, x0
  41a328:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41a32c:	add	x0, x0, #0x117
  41a330:	b	41a224 <ferror@plt+0x16984>
  41a334:	mov	w1, #0x4                   	// #4
  41a338:	b	41a2d0 <ferror@plt+0x16a30>
  41a33c:	mov	x24, #0x0                   	// #0
  41a340:	b	41a2ec <ferror@plt+0x16a4c>
  41a344:	mov	x1, x20
  41a348:	add	x4, sp, #0xbc
  41a34c:	add	x3, sp, #0xb8
  41a350:	mov	w2, #0x0                   	// #0
  41a354:	bl	40da44 <ferror@plt+0xa1a4>
  41a358:	mov	x5, x0
  41a35c:	and	x26, x0, #0xffffffff
  41a360:	tst	x0, #0xffffffff00000000
  41a364:	ldr	x0, [sp, #192]
  41a368:	ldr	w1, [sp, #184]
  41a36c:	add	x0, x0, x1
  41a370:	str	x0, [sp, #192]
  41a374:	b.eq	41a384 <ferror@plt+0x16ae4>  // b.none
  41a378:	ldr	w0, [sp, #188]
  41a37c:	orr	w0, w0, #0x2
  41a380:	str	w0, [sp, #188]
  41a384:	ldr	w0, [sp, #188]
  41a388:	str	x5, [sp, #96]
  41a38c:	bl	40c10c <ferror@plt+0x886c>
  41a390:	ldr	x0, [sp, #192]
  41a394:	add	x4, sp, #0xbc
  41a398:	add	x3, sp, #0xb8
  41a39c:	mov	x1, x20
  41a3a0:	mov	w2, #0x0                   	// #0
  41a3a4:	bl	40da44 <ferror@plt+0xa1a4>
  41a3a8:	mov	x28, x0
  41a3ac:	ldr	x0, [sp, #192]
  41a3b0:	ldr	w1, [sp, #184]
  41a3b4:	add	x0, x0, x1
  41a3b8:	str	x0, [sp, #192]
  41a3bc:	ldr	w0, [sp, #188]
  41a3c0:	bl	40c10c <ferror@plt+0x886c>
  41a3c4:	ldr	x5, [sp, #96]
  41a3c8:	ldr	w0, [x19, #16]
  41a3cc:	cmp	w0, w5
  41a3d0:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41a3d4:	csel	x24, x23, x25, hi  // hi = pmore
  41a3d8:	ldr	w0, [x0, #648]
  41a3dc:	cbz	w0, 41a408 <ferror@plt+0x16b68>
  41a3e0:	ldrb	w0, [x24]
  41a3e4:	cbnz	w0, 41a408 <ferror@plt+0x16b68>
  41a3e8:	ldr	x0, [x19, #24]
  41a3ec:	mov	w1, #0x80                  	// #128
  41a3f0:	strh	w1, [x0, x26, lsl #1]
  41a3f4:	ldrsw	x0, [x19, #52]
  41a3f8:	ldr	x1, [x19, #32]
  41a3fc:	mul	w28, w0, w28
  41a400:	str	w28, [x1, x26, lsl #2]
  41a404:	b	419f84 <ferror@plt+0x166e4>
  41a408:	mov	w0, w5
  41a40c:	mov	w1, #0x0                   	// #0
  41a410:	bl	40bd64 <ferror@plt+0x84c4>
  41a414:	mov	x2, x0
  41a418:	ldrsw	x3, [x19, #52]
  41a41c:	mov	x1, x24
  41a420:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41a424:	add	x0, x0, #0x139
  41a428:	mul	x3, x3, x28
  41a42c:	bl	4037a0 <printf@plt>
  41a430:	ldrb	w0, [x24]
  41a434:	cbnz	w0, 419f84 <ferror@plt+0x166e4>
  41a438:	b	41a3e8 <ferror@plt+0x16b48>
  41a43c:	mov	x1, x20
  41a440:	add	x4, sp, #0xbc
  41a444:	add	x3, sp, #0xb8
  41a448:	mov	w2, #0x0                   	// #0
  41a44c:	bl	40da44 <ferror@plt+0xa1a4>
  41a450:	mov	x5, x0
  41a454:	and	x26, x0, #0xffffffff
  41a458:	tst	x0, #0xffffffff00000000
  41a45c:	ldr	x0, [sp, #192]
  41a460:	ldr	w1, [sp, #184]
  41a464:	add	x0, x0, x1
  41a468:	str	x0, [sp, #192]
  41a46c:	b.eq	41a47c <ferror@plt+0x16bdc>  // b.none
  41a470:	ldr	w0, [sp, #188]
  41a474:	orr	w0, w0, #0x2
  41a478:	str	w0, [sp, #188]
  41a47c:	ldr	w0, [sp, #188]
  41a480:	str	x5, [sp, #96]
  41a484:	bl	40c10c <ferror@plt+0x886c>
  41a488:	ldr	x0, [sp, #192]
  41a48c:	add	x4, sp, #0xbc
  41a490:	add	x3, sp, #0xb8
  41a494:	mov	x1, x20
  41a498:	mov	w2, #0x0                   	// #0
  41a49c:	bl	40da44 <ferror@plt+0xa1a4>
  41a4a0:	mov	x28, x0
  41a4a4:	ldr	x0, [sp, #192]
  41a4a8:	ldr	w1, [sp, #184]
  41a4ac:	add	x0, x0, x1
  41a4b0:	str	x0, [sp, #192]
  41a4b4:	ldr	w0, [sp, #188]
  41a4b8:	bl	40c10c <ferror@plt+0x886c>
  41a4bc:	ldr	x5, [sp, #96]
  41a4c0:	ldr	w0, [x19, #16]
  41a4c4:	cmp	w0, w5
  41a4c8:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41a4cc:	csel	x24, x23, x25, hi  // hi = pmore
  41a4d0:	ldr	w0, [x0, #648]
  41a4d4:	cbz	w0, 41a4ec <ferror@plt+0x16c4c>
  41a4d8:	ldrb	w0, [x24]
  41a4dc:	cbnz	w0, 41a4ec <ferror@plt+0x16c4c>
  41a4e0:	mov	w1, #0x14                  	// #20
  41a4e4:	ldr	x0, [x19, #24]
  41a4e8:	b	41a3f0 <ferror@plt+0x16b50>
  41a4ec:	mov	w0, w5
  41a4f0:	mov	w1, #0x0                   	// #0
  41a4f4:	bl	40bd64 <ferror@plt+0x84c4>
  41a4f8:	mov	x2, x0
  41a4fc:	ldrsw	x3, [x19, #52]
  41a500:	mov	x1, x24
  41a504:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41a508:	add	x0, x0, #0x164
  41a50c:	mul	x3, x3, x28
  41a510:	bl	4037a0 <printf@plt>
  41a514:	ldrb	w0, [x24]
  41a518:	cbnz	w0, 419f84 <ferror@plt+0x166e4>
  41a51c:	b	41a4e0 <ferror@plt+0x16c40>
  41a520:	mov	x1, x20
  41a524:	add	x4, sp, #0xbc
  41a528:	add	x3, sp, #0xb8
  41a52c:	mov	w2, #0x0                   	// #0
  41a530:	bl	40da44 <ferror@plt+0xa1a4>
  41a534:	mov	x28, x0
  41a538:	and	x26, x0, #0xffffffff
  41a53c:	tst	x0, #0xffffffff00000000
  41a540:	ldr	x0, [sp, #192]
  41a544:	ldr	w1, [sp, #184]
  41a548:	add	x0, x0, x1
  41a54c:	str	x0, [sp, #192]
  41a550:	b.eq	41a560 <ferror@plt+0x16cc0>  // b.none
  41a554:	ldr	w0, [sp, #188]
  41a558:	orr	w0, w0, #0x2
  41a55c:	str	w0, [sp, #188]
  41a560:	ldr	w0, [sp, #188]
  41a564:	bl	40c10c <ferror@plt+0x886c>
  41a568:	ldr	w0, [x19, #16]
  41a56c:	cmp	w0, w28
  41a570:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41a574:	csel	x24, x23, x25, hi  // hi = pmore
  41a578:	ldr	w0, [x0, #648]
  41a57c:	cbz	w0, 41a5bc <ferror@plt+0x16d1c>
  41a580:	ldrb	w0, [x24]
  41a584:	cbnz	w0, 41a5bc <ferror@plt+0x16d1c>
  41a588:	ldr	x0, [sp, #200]
  41a58c:	lsl	x1, x26, #1
  41a590:	lsl	x24, x26, #2
  41a594:	ldp	x3, x2, [x19, #24]
  41a598:	ldr	w4, [x0, #16]
  41a59c:	cmp	w4, w28
  41a5a0:	b.ls	41a5e8 <ferror@plt+0x16d48>  // b.plast
  41a5a4:	ldp	x4, x0, [x0, #24]
  41a5a8:	ldrsh	w4, [x4, x1]
  41a5ac:	ldr	w0, [x0, x24]
  41a5b0:	strh	w4, [x3, x1]
  41a5b4:	str	w0, [x2, x24]
  41a5b8:	b	419f84 <ferror@plt+0x166e4>
  41a5bc:	mov	w1, #0x0                   	// #0
  41a5c0:	mov	w0, w28
  41a5c4:	bl	40bd64 <ferror@plt+0x84c4>
  41a5c8:	mov	x2, x0
  41a5cc:	mov	x1, x24
  41a5d0:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41a5d4:	add	x0, x0, #0x18a
  41a5d8:	bl	4037a0 <printf@plt>
  41a5dc:	ldrb	w0, [x24]
  41a5e0:	cbnz	w0, 419f84 <ferror@plt+0x166e4>
  41a5e4:	b	41a588 <ferror@plt+0x16ce8>
  41a5e8:	mov	w0, #0x7                   	// #7
  41a5ec:	strh	w0, [x3, x1]
  41a5f0:	str	wzr, [x2, x24]
  41a5f4:	b	419f84 <ferror@plt+0x166e4>
  41a5f8:	mov	x1, x20
  41a5fc:	add	x4, sp, #0xbc
  41a600:	add	x3, sp, #0xb8
  41a604:	mov	w2, #0x0                   	// #0
  41a608:	bl	40da44 <ferror@plt+0xa1a4>
  41a60c:	mov	x28, x0
  41a610:	and	x26, x0, #0xffffffff
  41a614:	tst	x0, #0xffffffff00000000
  41a618:	ldr	x0, [sp, #192]
  41a61c:	ldr	w1, [sp, #184]
  41a620:	add	x0, x0, x1
  41a624:	str	x0, [sp, #192]
  41a628:	b.eq	41a638 <ferror@plt+0x16d98>  // b.none
  41a62c:	ldr	w0, [sp, #188]
  41a630:	orr	w0, w0, #0x2
  41a634:	str	w0, [sp, #188]
  41a638:	ldr	w0, [sp, #188]
  41a63c:	bl	40c10c <ferror@plt+0x886c>
  41a640:	ldr	w0, [x19, #16]
  41a644:	cmp	w0, w28
  41a648:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41a64c:	csel	x24, x23, x25, hi  // hi = pmore
  41a650:	ldr	w0, [x0, #648]
  41a654:	cbz	w0, 41a678 <ferror@plt+0x16dd8>
  41a658:	ldrb	w0, [x24]
  41a65c:	cbnz	w0, 41a678 <ferror@plt+0x16dd8>
  41a660:	ldr	x0, [x19, #24]
  41a664:	mov	w1, #0x7                   	// #7
  41a668:	strh	w1, [x0, x26, lsl #1]
  41a66c:	ldr	x0, [x19, #32]
  41a670:	str	wzr, [x0, x26, lsl #2]
  41a674:	b	419f84 <ferror@plt+0x166e4>
  41a678:	mov	w1, #0x0                   	// #0
  41a67c:	mov	w0, w28
  41a680:	bl	40bd64 <ferror@plt+0x84c4>
  41a684:	mov	x2, x0
  41a688:	mov	x1, x24
  41a68c:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41a690:	add	x0, x0, #0x1ab
  41a694:	bl	4037a0 <printf@plt>
  41a698:	ldrb	w0, [x24]
  41a69c:	cbnz	w0, 419f84 <ferror@plt+0x166e4>
  41a6a0:	b	41a660 <ferror@plt+0x16dc0>
  41a6a4:	mov	x1, x20
  41a6a8:	add	x4, sp, #0xbc
  41a6ac:	add	x3, sp, #0xb8
  41a6b0:	mov	w2, #0x0                   	// #0
  41a6b4:	bl	40da44 <ferror@plt+0xa1a4>
  41a6b8:	mov	x28, x0
  41a6bc:	and	x26, x0, #0xffffffff
  41a6c0:	tst	x0, #0xffffffff00000000
  41a6c4:	ldr	x0, [sp, #192]
  41a6c8:	ldr	w1, [sp, #184]
  41a6cc:	add	x0, x0, x1
  41a6d0:	str	x0, [sp, #192]
  41a6d4:	b.eq	41a6e4 <ferror@plt+0x16e44>  // b.none
  41a6d8:	ldr	w0, [sp, #188]
  41a6dc:	orr	w0, w0, #0x2
  41a6e0:	str	w0, [sp, #188]
  41a6e4:	ldr	w0, [sp, #188]
  41a6e8:	bl	40c10c <ferror@plt+0x886c>
  41a6ec:	ldr	w0, [x19, #16]
  41a6f0:	cmp	w0, w28
  41a6f4:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41a6f8:	csel	x24, x23, x25, hi  // hi = pmore
  41a6fc:	ldr	w0, [x0, #648]
  41a700:	cbz	w0, 41a718 <ferror@plt+0x16e78>
  41a704:	ldrb	w0, [x24]
  41a708:	cbnz	w0, 41a718 <ferror@plt+0x16e78>
  41a70c:	mov	w1, #0x8                   	// #8
  41a710:	ldr	x0, [x19, #24]
  41a714:	b	41a668 <ferror@plt+0x16dc8>
  41a718:	mov	w1, #0x0                   	// #0
  41a71c:	mov	w0, w28
  41a720:	bl	40bd64 <ferror@plt+0x84c4>
  41a724:	mov	x2, x0
  41a728:	mov	x1, x24
  41a72c:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41a730:	add	x0, x0, #0x1c5
  41a734:	bl	4037a0 <printf@plt>
  41a738:	ldrb	w0, [x24]
  41a73c:	cbnz	w0, 419f84 <ferror@plt+0x166e4>
  41a740:	b	41a70c <ferror@plt+0x16e6c>
  41a744:	mov	x1, x20
  41a748:	add	x4, sp, #0xbc
  41a74c:	add	x3, sp, #0xb8
  41a750:	mov	w2, #0x0                   	// #0
  41a754:	bl	40da44 <ferror@plt+0xa1a4>
  41a758:	mov	x5, x0
  41a75c:	and	x26, x0, #0xffffffff
  41a760:	tst	x0, #0xffffffff00000000
  41a764:	ldr	x0, [sp, #192]
  41a768:	ldr	w1, [sp, #184]
  41a76c:	add	x0, x0, x1
  41a770:	str	x0, [sp, #192]
  41a774:	b.eq	41a784 <ferror@plt+0x16ee4>  // b.none
  41a778:	ldr	w0, [sp, #188]
  41a77c:	orr	w0, w0, #0x2
  41a780:	str	w0, [sp, #188]
  41a784:	ldr	w0, [sp, #188]
  41a788:	str	x5, [sp, #96]
  41a78c:	bl	40c10c <ferror@plt+0x886c>
  41a790:	ldr	x0, [sp, #192]
  41a794:	add	x4, sp, #0xbc
  41a798:	add	x3, sp, #0xb8
  41a79c:	mov	x1, x20
  41a7a0:	mov	w2, #0x0                   	// #0
  41a7a4:	bl	40da44 <ferror@plt+0xa1a4>
  41a7a8:	mov	x28, x0
  41a7ac:	ldr	x0, [sp, #192]
  41a7b0:	ldr	w1, [sp, #184]
  41a7b4:	add	x0, x0, x1
  41a7b8:	str	x0, [sp, #192]
  41a7bc:	ldr	w0, [sp, #188]
  41a7c0:	bl	40c10c <ferror@plt+0x886c>
  41a7c4:	ldr	x5, [sp, #96]
  41a7c8:	ldr	w0, [x19, #16]
  41a7cc:	cmp	w0, w5
  41a7d0:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41a7d4:	csel	x24, x23, x25, hi  // hi = pmore
  41a7d8:	ldr	w0, [x0, #648]
  41a7dc:	cbz	w0, 41a800 <ferror@plt+0x16f60>
  41a7e0:	ldrb	w0, [x24]
  41a7e4:	cbnz	w0, 41a800 <ferror@plt+0x16f60>
  41a7e8:	ldr	x0, [x19, #24]
  41a7ec:	mov	w1, #0x9                   	// #9
  41a7f0:	strh	w1, [x0, x26, lsl #1]
  41a7f4:	ldr	x0, [x19, #32]
  41a7f8:	str	w28, [x0, x26, lsl #2]
  41a7fc:	b	419f84 <ferror@plt+0x166e4>
  41a800:	mov	w0, w5
  41a804:	mov	w1, #0x0                   	// #0
  41a808:	bl	40bd64 <ferror@plt+0x84c4>
  41a80c:	mov	x2, x0
  41a810:	mov	x1, x24
  41a814:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41a818:	add	x0, x0, #0x1e0
  41a81c:	bl	4037a0 <printf@plt>
  41a820:	mov	w1, #0x0                   	// #0
  41a824:	mov	w0, w28
  41a828:	bl	40bd64 <ferror@plt+0x84c4>
  41a82c:	bl	403450 <puts@plt>
  41a830:	ldrb	w0, [x24]
  41a834:	cbnz	w0, 419f84 <ferror@plt+0x166e4>
  41a838:	b	41a7e8 <ferror@plt+0x16f48>
  41a83c:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41a840:	ldr	w0, [x0, #648]
  41a844:	cbnz	w0, 41a854 <ferror@plt+0x16fb4>
  41a848:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41a84c:	add	x0, x0, #0x1fc
  41a850:	bl	403450 <puts@plt>
  41a854:	mov	x0, #0x60                  	// #96
  41a858:	bl	403290 <xmalloc@plt>
  41a85c:	mov	x24, x0
  41a860:	mov	x1, #0x2                   	// #2
  41a864:	ldr	x0, [x19, #80]
  41a868:	str	x0, [x24, #80]
  41a86c:	ldr	w0, [x19, #72]
  41a870:	str	w0, [x24, #72]
  41a874:	ldr	w0, [x19, #88]
  41a878:	str	w0, [x24, #88]
  41a87c:	ldrb	w0, [x19, #93]
  41a880:	strb	w0, [x24, #93]
  41a884:	ldr	w0, [x19, #16]
  41a888:	str	w0, [x24, #16]
  41a88c:	mov	w0, w0
  41a890:	bl	41104c <ferror@plt+0xd7ac>
  41a894:	str	x0, [x24, #24]
  41a898:	ldr	w0, [x24, #16]
  41a89c:	mov	x1, #0x4                   	// #4
  41a8a0:	bl	41104c <ferror@plt+0xd7ac>
  41a8a4:	ldr	x1, [x19, #24]
  41a8a8:	str	x0, [x24, #32]
  41a8ac:	ldr	x0, [x24, #24]
  41a8b0:	ldr	w2, [x24, #16]
  41a8b4:	lsl	x2, x2, #1
  41a8b8:	bl	402f70 <memcpy@plt>
  41a8bc:	ldr	x1, [x19, #32]
  41a8c0:	ldr	x0, [x24, #32]
  41a8c4:	ldr	w2, [x24, #16]
  41a8c8:	lsl	x2, x2, #2
  41a8cc:	bl	402f70 <memcpy@plt>
  41a8d0:	str	x22, [x24]
  41a8d4:	mov	x22, x24
  41a8d8:	b	419f84 <ferror@plt+0x166e4>
  41a8dc:	adrp	x24, 45c000 <_bfd_std_section+0x3120>
  41a8e0:	ldr	w0, [x24, #648]
  41a8e4:	cbnz	w0, 41b430 <ferror@plt+0x17b90>
  41a8e8:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41a8ec:	add	x0, x0, #0x214
  41a8f0:	bl	403450 <puts@plt>
  41a8f4:	cbz	x22, 41a994 <ferror@plt+0x170f4>
  41a8f8:	ldr	x0, [x22, #80]
  41a8fc:	ldr	x24, [x22]
  41a900:	str	x0, [x19, #80]
  41a904:	ldr	w0, [x22, #72]
  41a908:	str	w0, [x19, #72]
  41a90c:	ldr	w0, [x22, #88]
  41a910:	str	w0, [x19, #88]
  41a914:	ldrb	w0, [x22, #93]
  41a918:	strb	w0, [x19, #93]
  41a91c:	mov	x0, x19
  41a920:	ldr	w1, [x22, #16]
  41a924:	sub	w1, w1, #0x1
  41a928:	bl	418db0 <ferror@plt+0x15510>
  41a92c:	tbz	w0, #31, 41a950 <ferror@plt+0x170b0>
  41a930:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41a934:	add	x1, x1, #0x22b
  41a938:	mov	w2, #0x5                   	// #5
  41a93c:	mov	x0, #0x0                   	// #0
  41a940:	bl	403700 <dcgettext@plt>
  41a944:	bl	42e008 <warn@@Base>
  41a948:	str	wzr, [x19, #16]
  41a94c:	b	41a8d4 <ferror@plt+0x17034>
  41a950:	ldr	x1, [x22, #24]
  41a954:	ldr	x0, [x19, #24]
  41a958:	ldr	w2, [x22, #16]
  41a95c:	lsl	x2, x2, #1
  41a960:	bl	402f70 <memcpy@plt>
  41a964:	ldr	x1, [x22, #32]
  41a968:	ldr	x0, [x19, #32]
  41a96c:	ldr	w2, [x22, #16]
  41a970:	lsl	x2, x2, #2
  41a974:	bl	402f70 <memcpy@plt>
  41a978:	ldr	x0, [x22, #24]
  41a97c:	bl	403510 <free@plt>
  41a980:	ldr	x0, [x22, #32]
  41a984:	bl	403510 <free@plt>
  41a988:	mov	x0, x22
  41a98c:	bl	403510 <free@plt>
  41a990:	b	41a8d4 <ferror@plt+0x17034>
  41a994:	ldr	w24, [x24, #648]
  41a998:	cbz	w24, 4191dc <ferror@plt+0x1593c>
  41a99c:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41a9a0:	mov	w24, #0x0                   	// #0
  41a9a4:	add	x0, x0, #0x257
  41a9a8:	mov	x22, #0x0                   	// #0
  41a9ac:	bl	403450 <puts@plt>
  41a9b0:	b	4191dc <ferror@plt+0x1593c>
  41a9b4:	mov	x1, x20
  41a9b8:	mov	w2, #0x0                   	// #0
  41a9bc:	add	x4, sp, #0xbc
  41a9c0:	add	x3, sp, #0xb8
  41a9c4:	bl	40da44 <ferror@plt+0xa1a4>
  41a9c8:	tst	x0, #0xffffffff00000000
  41a9cc:	ldr	x1, [sp, #192]
  41a9d0:	ldr	w2, [sp, #184]
  41a9d4:	str	w0, [x19, #72]
  41a9d8:	add	x1, x1, x2
  41a9dc:	str	x1, [sp, #192]
  41a9e0:	b.eq	41a9f0 <ferror@plt+0x17150>  // b.none
  41a9e4:	ldr	w0, [sp, #188]
  41a9e8:	orr	w0, w0, #0x2
  41a9ec:	str	w0, [sp, #188]
  41a9f0:	ldr	w0, [sp, #188]
  41a9f4:	bl	40c10c <ferror@plt+0x886c>
  41a9f8:	ldr	x0, [sp, #192]
  41a9fc:	add	x4, sp, #0xbc
  41aa00:	add	x3, sp, #0xb8
  41aa04:	mov	x1, x20
  41aa08:	mov	w2, #0x0                   	// #0
  41aa0c:	bl	40da44 <ferror@plt+0xa1a4>
  41aa10:	ldr	x1, [sp, #192]
  41aa14:	ldr	w2, [sp, #184]
  41aa18:	str	x0, [x19, #80]
  41aa1c:	ldr	w0, [sp, #188]
  41aa20:	add	x1, x1, x2
  41aa24:	str	x1, [sp, #192]
  41aa28:	bl	40c10c <ferror@plt+0x886c>
  41aa2c:	strb	wzr, [x19, #93]
  41aa30:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41aa34:	ldr	w24, [x0, #648]
  41aa38:	cbnz	w24, 419f84 <ferror@plt+0x166e4>
  41aa3c:	ldr	w0, [x19, #72]
  41aa40:	mov	w1, #0x0                   	// #0
  41aa44:	bl	40bd64 <ferror@plt+0x84c4>
  41aa48:	mov	x1, x0
  41aa4c:	ldr	w2, [x19, #80]
  41aa50:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41aa54:	add	x0, x0, #0x277
  41aa58:	bl	4037a0 <printf@plt>
  41aa5c:	b	4191dc <ferror@plt+0x1593c>
  41aa60:	mov	x1, x20
  41aa64:	mov	w2, #0x0                   	// #0
  41aa68:	add	x4, sp, #0xbc
  41aa6c:	add	x3, sp, #0xb8
  41aa70:	bl	40da44 <ferror@plt+0xa1a4>
  41aa74:	tst	x0, #0xffffffff00000000
  41aa78:	ldr	x1, [sp, #192]
  41aa7c:	ldr	w2, [sp, #184]
  41aa80:	str	w0, [x19, #72]
  41aa84:	add	x1, x1, x2
  41aa88:	str	x1, [sp, #192]
  41aa8c:	b.eq	41aa9c <ferror@plt+0x171fc>  // b.none
  41aa90:	ldr	w0, [sp, #188]
  41aa94:	orr	w0, w0, #0x2
  41aa98:	str	w0, [sp, #188]
  41aa9c:	ldr	w0, [sp, #188]
  41aaa0:	bl	40c10c <ferror@plt+0x886c>
  41aaa4:	strb	wzr, [x19, #93]
  41aaa8:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41aaac:	ldr	w24, [x0, #648]
  41aab0:	cbnz	w24, 419f84 <ferror@plt+0x166e4>
  41aab4:	ldr	w0, [x19, #72]
  41aab8:	mov	w1, #0x0                   	// #0
  41aabc:	bl	40bd64 <ferror@plt+0x84c4>
  41aac0:	mov	x1, x0
  41aac4:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41aac8:	add	x0, x0, #0x294
  41aacc:	bl	4037a0 <printf@plt>
  41aad0:	b	4191dc <ferror@plt+0x1593c>
  41aad4:	add	x4, sp, #0xbc
  41aad8:	add	x3, sp, #0xb8
  41aadc:	mov	x1, x20
  41aae0:	mov	w2, #0x0                   	// #0
  41aae4:	bl	40da44 <ferror@plt+0xa1a4>
  41aae8:	ldr	x1, [sp, #192]
  41aaec:	ldr	w2, [sp, #184]
  41aaf0:	str	x0, [x19, #80]
  41aaf4:	ldr	w0, [sp, #188]
  41aaf8:	add	x1, x1, x2
  41aafc:	str	x1, [sp, #192]
  41ab00:	bl	40c10c <ferror@plt+0x886c>
  41ab04:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41ab08:	ldr	w24, [x0, #648]
  41ab0c:	cbnz	w24, 419f84 <ferror@plt+0x166e4>
  41ab10:	ldr	w1, [x19, #80]
  41ab14:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41ab18:	add	x0, x0, #0x2b3
  41ab1c:	bl	4037a0 <printf@plt>
  41ab20:	b	4191dc <ferror@plt+0x1593c>
  41ab24:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41ab28:	ldr	w0, [x0, #648]
  41ab2c:	cbnz	w0, 4191dc <ferror@plt+0x1593c>
  41ab30:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41ab34:	add	x0, x0, #0x2d0
  41ab38:	bl	403450 <puts@plt>
  41ab3c:	b	4191dc <ferror@plt+0x1593c>
  41ab40:	add	x4, sp, #0xbc
  41ab44:	add	x3, sp, #0xb8
  41ab48:	mov	x1, x20
  41ab4c:	mov	w2, #0x0                   	// #0
  41ab50:	bl	40da44 <ferror@plt+0xa1a4>
  41ab54:	mov	x24, x0
  41ab58:	ldr	x0, [sp, #192]
  41ab5c:	ldr	w1, [sp, #184]
  41ab60:	add	x0, x0, x1
  41ab64:	str	x0, [sp, #192]
  41ab68:	ldr	w0, [sp, #188]
  41ab6c:	bl	40c10c <ferror@plt+0x886c>
  41ab70:	ldr	x0, [sp, #192]
  41ab74:	cmp	x0, x21
  41ab78:	b.cs	41ab88 <ferror@plt+0x172e8>  // b.hs, b.nlast
  41ab7c:	sub	x0, x21, x0
  41ab80:	cmp	x0, x24
  41ab84:	b.cs	41aba8 <ferror@plt+0x17308>  // b.hs, b.nlast
  41ab88:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41ab8c:	add	x1, x1, #0x2dd
  41ab90:	mov	w2, #0x5                   	// #5
  41ab94:	mov	x0, #0x0                   	// #0
  41ab98:	bl	403700 <dcgettext@plt>
  41ab9c:	mov	x1, x24
  41aba0:	bl	4037a0 <printf@plt>
  41aba4:	b	419f84 <ferror@plt+0x166e4>
  41aba8:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41abac:	ldr	w0, [x0, #648]
  41abb0:	cbnz	w0, 41abf0 <ferror@plt+0x17350>
  41abb4:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41abb8:	add	x0, x0, #0x30d
  41abbc:	bl	4037a0 <printf@plt>
  41abc0:	ldr	x0, [sp, #144]
  41abc4:	mov	x6, x27
  41abc8:	mov	x4, x24
  41abcc:	mov	x5, #0x0                   	// #0
  41abd0:	mov	w3, #0xffffffff            	// #-1
  41abd4:	mov	w2, #0x0                   	// #0
  41abd8:	ldr	w1, [x0, #620]
  41abdc:	ldr	x0, [sp, #192]
  41abe0:	bl	40dec4 <ferror@plt+0xa624>
  41abe4:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  41abe8:	add	x0, x0, #0xe1b
  41abec:	bl	403450 <puts@plt>
  41abf0:	mov	w0, #0x1                   	// #1
  41abf4:	strb	w0, [x19, #93]
  41abf8:	ldr	x0, [sp, #192]
  41abfc:	add	x24, x0, x24
  41ac00:	str	x24, [sp, #192]
  41ac04:	b	419f84 <ferror@plt+0x166e4>
  41ac08:	mov	x1, x20
  41ac0c:	add	x4, sp, #0xbc
  41ac10:	add	x3, sp, #0xb8
  41ac14:	mov	w2, #0x0                   	// #0
  41ac18:	bl	40da44 <ferror@plt+0xa1a4>
  41ac1c:	mov	x28, x0
  41ac20:	and	x26, x0, #0xffffffff
  41ac24:	tst	x0, #0xffffffff00000000
  41ac28:	ldr	x0, [sp, #192]
  41ac2c:	ldr	w1, [sp, #184]
  41ac30:	add	x0, x0, x1
  41ac34:	str	x0, [sp, #192]
  41ac38:	b.eq	41ac48 <ferror@plt+0x173a8>  // b.none
  41ac3c:	ldr	w0, [sp, #188]
  41ac40:	orr	w0, w0, #0x2
  41ac44:	str	w0, [sp, #188]
  41ac48:	ldr	w0, [sp, #188]
  41ac4c:	bl	40c10c <ferror@plt+0x886c>
  41ac50:	ldr	x0, [sp, #192]
  41ac54:	add	x4, sp, #0xbc
  41ac58:	add	x3, sp, #0xb8
  41ac5c:	mov	x1, x20
  41ac60:	mov	w2, #0x0                   	// #0
  41ac64:	bl	40da44 <ferror@plt+0xa1a4>
  41ac68:	mov	x24, x0
  41ac6c:	ldr	x0, [sp, #192]
  41ac70:	ldr	w1, [sp, #184]
  41ac74:	add	x0, x0, x1
  41ac78:	str	x0, [sp, #192]
  41ac7c:	ldr	w0, [sp, #188]
  41ac80:	bl	40c10c <ferror@plt+0x886c>
  41ac84:	ldr	w0, [x19, #16]
  41ac88:	cmp	w0, w28
  41ac8c:	ldr	x0, [sp, #192]
  41ac90:	csel	x8, x23, x25, hi  // hi = pmore
  41ac94:	cmp	x0, x21
  41ac98:	b.cs	41acb0 <ferror@plt+0x17410>  // b.hs, b.nlast
  41ac9c:	add	x7, x0, x24
  41aca0:	cmp	x21, x7
  41aca4:	b.cc	41acb0 <ferror@plt+0x17410>  // b.lo, b.ul, b.last
  41aca8:	cmp	x0, x7
  41acac:	b.ls	41acc0 <ferror@plt+0x17420>  // b.plast
  41acb0:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41acb4:	mov	w2, #0x5                   	// #5
  41acb8:	add	x1, x1, #0x32b
  41acbc:	b	41ab94 <ferror@plt+0x172f4>
  41acc0:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41acc4:	ldr	w0, [x0, #648]
  41acc8:	cbz	w0, 41ace4 <ferror@plt+0x17444>
  41accc:	ldrb	w0, [x8]
  41acd0:	cbnz	w0, 41ace4 <ferror@plt+0x17444>
  41acd4:	ldr	x0, [x19, #24]
  41acd8:	mov	w1, #0x10                  	// #16
  41acdc:	strh	w1, [x0, x26, lsl #1]
  41ace0:	b	41ad50 <ferror@plt+0x174b0>
  41ace4:	mov	w1, #0x0                   	// #0
  41ace8:	mov	w0, w28
  41acec:	str	x8, [sp, #96]
  41acf0:	str	x7, [sp, #136]
  41acf4:	bl	40bd64 <ferror@plt+0x84c4>
  41acf8:	ldr	x8, [sp, #96]
  41acfc:	mov	x2, x0
  41ad00:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41ad04:	add	x0, x0, #0x353
  41ad08:	mov	x1, x8
  41ad0c:	bl	4037a0 <printf@plt>
  41ad10:	ldr	x0, [sp, #144]
  41ad14:	mov	x6, x27
  41ad18:	mov	x4, x24
  41ad1c:	mov	x5, #0x0                   	// #0
  41ad20:	mov	w3, #0xffffffff            	// #-1
  41ad24:	mov	w2, #0x0                   	// #0
  41ad28:	ldr	w1, [x0, #620]
  41ad2c:	ldr	x0, [sp, #192]
  41ad30:	bl	40dec4 <ferror@plt+0xa624>
  41ad34:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  41ad38:	add	x0, x0, #0xe1b
  41ad3c:	bl	403450 <puts@plt>
  41ad40:	ldr	x8, [sp, #96]
  41ad44:	ldr	x7, [sp, #136]
  41ad48:	ldrb	w0, [x8]
  41ad4c:	cbz	w0, 41acd4 <ferror@plt+0x17434>
  41ad50:	str	x7, [sp, #192]
  41ad54:	b	419f84 <ferror@plt+0x166e4>
  41ad58:	mov	x1, x20
  41ad5c:	add	x4, sp, #0xbc
  41ad60:	add	x3, sp, #0xb8
  41ad64:	mov	w2, #0x0                   	// #0
  41ad68:	bl	40da44 <ferror@plt+0xa1a4>
  41ad6c:	mov	x28, x0
  41ad70:	and	x26, x0, #0xffffffff
  41ad74:	tst	x0, #0xffffffff00000000
  41ad78:	ldr	x0, [sp, #192]
  41ad7c:	ldr	w1, [sp, #184]
  41ad80:	add	x0, x0, x1
  41ad84:	str	x0, [sp, #192]
  41ad88:	b.eq	41ad98 <ferror@plt+0x174f8>  // b.none
  41ad8c:	ldr	w0, [sp, #188]
  41ad90:	orr	w0, w0, #0x2
  41ad94:	str	w0, [sp, #188]
  41ad98:	ldr	w0, [sp, #188]
  41ad9c:	bl	40c10c <ferror@plt+0x886c>
  41ada0:	ldr	x0, [sp, #192]
  41ada4:	add	x4, sp, #0xbc
  41ada8:	add	x3, sp, #0xb8
  41adac:	mov	x1, x20
  41adb0:	mov	w2, #0x0                   	// #0
  41adb4:	bl	40da44 <ferror@plt+0xa1a4>
  41adb8:	mov	x4, x0
  41adbc:	ldr	x0, [sp, #192]
  41adc0:	str	x4, [sp, #96]
  41adc4:	ldr	w1, [sp, #184]
  41adc8:	add	x0, x0, x1
  41adcc:	str	x0, [sp, #192]
  41add0:	ldr	w0, [sp, #188]
  41add4:	bl	40c10c <ferror@plt+0x886c>
  41add8:	ldr	w0, [x19, #16]
  41addc:	ldr	x4, [sp, #96]
  41ade0:	cmp	w0, w28
  41ade4:	ldr	x0, [sp, #192]
  41ade8:	csel	x24, x23, x25, hi  // hi = pmore
  41adec:	cmp	x0, x21
  41adf0:	b.cs	41ae08 <ferror@plt+0x17568>  // b.hs, b.nlast
  41adf4:	add	x7, x0, x4
  41adf8:	cmp	x21, x7
  41adfc:	b.cc	41ae08 <ferror@plt+0x17568>  // b.lo, b.ul, b.last
  41ae00:	cmp	x0, x7
  41ae04:	b.ls	41ae18 <ferror@plt+0x17578>  // b.plast
  41ae08:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41ae0c:	mov	x1, x4
  41ae10:	add	x0, x0, #0x36f
  41ae14:	b	41aba0 <ferror@plt+0x17300>
  41ae18:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41ae1c:	ldr	w0, [x0, #648]
  41ae20:	cbz	w0, 41ae38 <ferror@plt+0x17598>
  41ae24:	ldrb	w0, [x24]
  41ae28:	cbnz	w0, 41ae38 <ferror@plt+0x17598>
  41ae2c:	mov	w1, #0x16                  	// #22
  41ae30:	ldr	x0, [x19, #24]
  41ae34:	b	41acdc <ferror@plt+0x1743c>
  41ae38:	mov	w1, #0x0                   	// #0
  41ae3c:	mov	w0, w28
  41ae40:	str	x4, [sp, #96]
  41ae44:	str	x7, [sp, #136]
  41ae48:	bl	40bd64 <ferror@plt+0x84c4>
  41ae4c:	mov	x1, x24
  41ae50:	mov	x2, x0
  41ae54:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41ae58:	add	x0, x0, #0x39b
  41ae5c:	bl	4037a0 <printf@plt>
  41ae60:	ldr	x0, [sp, #144]
  41ae64:	mov	x6, x27
  41ae68:	ldr	x4, [sp, #96]
  41ae6c:	mov	x5, #0x0                   	// #0
  41ae70:	ldr	w1, [x0, #620]
  41ae74:	mov	w3, #0xffffffff            	// #-1
  41ae78:	ldr	x0, [sp, #192]
  41ae7c:	mov	w2, #0x0                   	// #0
  41ae80:	bl	40dec4 <ferror@plt+0xa624>
  41ae84:	adrp	x0, 436000 <warn@@Base+0x7ff8>
  41ae88:	add	x0, x0, #0xe1b
  41ae8c:	bl	403450 <puts@plt>
  41ae90:	ldrb	w0, [x24]
  41ae94:	ldr	x7, [sp, #136]
  41ae98:	cbnz	w0, 41ad50 <ferror@plt+0x174b0>
  41ae9c:	b	41ae2c <ferror@plt+0x1758c>
  41aea0:	mov	x1, x20
  41aea4:	add	x4, sp, #0xbc
  41aea8:	add	x3, sp, #0xb8
  41aeac:	mov	w2, #0x0                   	// #0
  41aeb0:	bl	40da44 <ferror@plt+0xa1a4>
  41aeb4:	mov	x28, x0
  41aeb8:	tst	x0, #0xffffffff00000000
  41aebc:	ldr	w1, [sp, #184]
  41aec0:	ldr	x0, [sp, #192]
  41aec4:	add	x0, x0, x1
  41aec8:	str	x0, [sp, #192]
  41aecc:	and	x0, x28, #0xffffffff
  41aed0:	str	x0, [sp, #96]
  41aed4:	b.eq	41aee4 <ferror@plt+0x17644>  // b.none
  41aed8:	ldr	w0, [sp, #188]
  41aedc:	orr	w0, w0, #0x2
  41aee0:	str	w0, [sp, #188]
  41aee4:	ldr	w0, [sp, #188]
  41aee8:	bl	40c10c <ferror@plt+0x886c>
  41aeec:	ldr	x0, [sp, #192]
  41aef0:	add	x4, sp, #0xbc
  41aef4:	add	x3, sp, #0xb8
  41aef8:	mov	w2, #0x1                   	// #1
  41aefc:	mov	x1, x20
  41af00:	bl	40da44 <ferror@plt+0xa1a4>
  41af04:	mov	x26, x0
  41af08:	ldr	x0, [sp, #192]
  41af0c:	ldr	w1, [sp, #184]
  41af10:	add	x0, x0, x1
  41af14:	str	x0, [sp, #192]
  41af18:	ldr	w0, [sp, #188]
  41af1c:	bl	40c10c <ferror@plt+0x886c>
  41af20:	mov	w1, w28
  41af24:	mov	x0, x19
  41af28:	bl	418db0 <ferror@plt+0x15510>
  41af2c:	cmp	w0, #0x0
  41af30:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41af34:	csel	x24, x23, x25, ge  // ge = tcont
  41af38:	ldr	w0, [x0, #648]
  41af3c:	cbz	w0, 41af6c <ferror@plt+0x176cc>
  41af40:	ldrb	w0, [x24]
  41af44:	cbnz	w0, 41af6c <ferror@plt+0x176cc>
  41af48:	ldr	x0, [x19, #24]
  41af4c:	mov	w1, #0x80                  	// #128
  41af50:	ldr	x2, [sp, #96]
  41af54:	strh	w1, [x0, x2, lsl #1]
  41af58:	ldr	w0, [x19, #52]
  41af5c:	ldr	x1, [x19, #32]
  41af60:	mul	w28, w0, w26
  41af64:	str	w28, [x1, x2, lsl #2]
  41af68:	b	419f84 <ferror@plt+0x166e4>
  41af6c:	mov	w1, #0x0                   	// #0
  41af70:	mov	w0, w28
  41af74:	bl	40bd64 <ferror@plt+0x84c4>
  41af78:	mov	x2, x0
  41af7c:	ldrsw	x3, [x19, #52]
  41af80:	mov	x1, x24
  41af84:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41af88:	add	x0, x0, #0x3bb
  41af8c:	mul	x3, x3, x26
  41af90:	bl	4037a0 <printf@plt>
  41af94:	ldrb	w0, [x24]
  41af98:	cbnz	w0, 419f84 <ferror@plt+0x166e4>
  41af9c:	b	41af48 <ferror@plt+0x176a8>
  41afa0:	mov	x1, x20
  41afa4:	add	x4, sp, #0xbc
  41afa8:	add	x3, sp, #0xb8
  41afac:	mov	w2, #0x0                   	// #0
  41afb0:	bl	40da44 <ferror@plt+0xa1a4>
  41afb4:	mov	x28, x0
  41afb8:	tst	x0, #0xffffffff00000000
  41afbc:	ldr	w1, [sp, #184]
  41afc0:	ldr	x0, [sp, #192]
  41afc4:	add	x0, x0, x1
  41afc8:	str	x0, [sp, #192]
  41afcc:	and	x0, x28, #0xffffffff
  41afd0:	str	x0, [sp, #96]
  41afd4:	b.eq	41afe4 <ferror@plt+0x17744>  // b.none
  41afd8:	ldr	w0, [sp, #188]
  41afdc:	orr	w0, w0, #0x2
  41afe0:	str	w0, [sp, #188]
  41afe4:	ldr	w0, [sp, #188]
  41afe8:	bl	40c10c <ferror@plt+0x886c>
  41afec:	ldr	x0, [sp, #192]
  41aff0:	add	x4, sp, #0xbc
  41aff4:	add	x3, sp, #0xb8
  41aff8:	mov	w2, #0x1                   	// #1
  41affc:	mov	x1, x20
  41b000:	bl	40da44 <ferror@plt+0xa1a4>
  41b004:	mov	x26, x0
  41b008:	ldr	x0, [sp, #192]
  41b00c:	ldr	w1, [sp, #184]
  41b010:	add	x0, x0, x1
  41b014:	str	x0, [sp, #192]
  41b018:	ldr	w0, [sp, #188]
  41b01c:	bl	40c10c <ferror@plt+0x886c>
  41b020:	mov	w1, w28
  41b024:	mov	x0, x19
  41b028:	bl	418db0 <ferror@plt+0x15510>
  41b02c:	cmp	w0, #0x0
  41b030:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41b034:	csel	x24, x23, x25, ge  // ge = tcont
  41b038:	ldr	w0, [x0, #648]
  41b03c:	cbz	w0, 41b054 <ferror@plt+0x177b4>
  41b040:	ldrb	w0, [x24]
  41b044:	cbnz	w0, 41b054 <ferror@plt+0x177b4>
  41b048:	mov	w1, #0x14                  	// #20
  41b04c:	ldr	x0, [x19, #24]
  41b050:	b	41af50 <ferror@plt+0x176b0>
  41b054:	mov	w1, #0x0                   	// #0
  41b058:	mov	w0, w28
  41b05c:	bl	40bd64 <ferror@plt+0x84c4>
  41b060:	mov	x2, x0
  41b064:	ldrsw	x3, [x19, #52]
  41b068:	mov	x1, x24
  41b06c:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41b070:	add	x0, x0, #0x3e9
  41b074:	mul	x3, x3, x26
  41b078:	bl	4037a0 <printf@plt>
  41b07c:	ldrb	w0, [x24]
  41b080:	cbnz	w0, 419f84 <ferror@plt+0x166e4>
  41b084:	b	41b048 <ferror@plt+0x177a8>
  41b088:	mov	x1, x20
  41b08c:	mov	w2, #0x0                   	// #0
  41b090:	add	x4, sp, #0xbc
  41b094:	add	x3, sp, #0xb8
  41b098:	bl	40da44 <ferror@plt+0xa1a4>
  41b09c:	tst	x0, #0xffffffff00000000
  41b0a0:	ldr	x1, [sp, #192]
  41b0a4:	ldr	w2, [sp, #184]
  41b0a8:	str	w0, [x19, #72]
  41b0ac:	add	x1, x1, x2
  41b0b0:	str	x1, [sp, #192]
  41b0b4:	b.eq	41b0c4 <ferror@plt+0x17824>  // b.none
  41b0b8:	ldr	w0, [sp, #188]
  41b0bc:	orr	w0, w0, #0x2
  41b0c0:	str	w0, [sp, #188]
  41b0c4:	ldr	w0, [sp, #188]
  41b0c8:	bl	40c10c <ferror@plt+0x886c>
  41b0cc:	ldr	x0, [sp, #192]
  41b0d0:	add	x4, sp, #0xbc
  41b0d4:	add	x3, sp, #0xb8
  41b0d8:	mov	x1, x20
  41b0dc:	mov	w2, #0x0                   	// #0
  41b0e0:	bl	40da44 <ferror@plt+0xa1a4>
  41b0e4:	ldr	x1, [sp, #192]
  41b0e8:	ldr	w2, [sp, #184]
  41b0ec:	str	x0, [x19, #80]
  41b0f0:	ldr	w0, [sp, #188]
  41b0f4:	add	x1, x1, x2
  41b0f8:	str	x1, [sp, #192]
  41b0fc:	bl	40c10c <ferror@plt+0x886c>
  41b100:	strb	wzr, [x19, #93]
  41b104:	ldrsw	x1, [x19, #52]
  41b108:	ldr	x0, [x19, #80]
  41b10c:	mul	x0, x0, x1
  41b110:	str	x0, [x19, #80]
  41b114:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41b118:	ldr	w24, [x0, #648]
  41b11c:	cbnz	w24, 419f84 <ferror@plt+0x166e4>
  41b120:	ldr	w0, [x19, #72]
  41b124:	mov	w1, #0x0                   	// #0
  41b128:	bl	40bd64 <ferror@plt+0x84c4>
  41b12c:	mov	x1, x0
  41b130:	ldr	w2, [x19, #80]
  41b134:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41b138:	add	x0, x0, #0x412
  41b13c:	b	41aa58 <ferror@plt+0x171b8>
  41b140:	add	x4, sp, #0xbc
  41b144:	add	x3, sp, #0xb8
  41b148:	mov	x1, x20
  41b14c:	mov	w2, #0x0                   	// #0
  41b150:	bl	40da44 <ferror@plt+0xa1a4>
  41b154:	ldr	x1, [sp, #192]
  41b158:	ldr	w2, [sp, #184]
  41b15c:	str	x0, [x19, #80]
  41b160:	ldr	w0, [sp, #188]
  41b164:	add	x1, x1, x2
  41b168:	str	x1, [sp, #192]
  41b16c:	bl	40c10c <ferror@plt+0x886c>
  41b170:	ldrsw	x1, [x19, #52]
  41b174:	ldr	x0, [x19, #80]
  41b178:	mul	x1, x1, x0
  41b17c:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41b180:	str	x1, [x19, #80]
  41b184:	ldr	w24, [x0, #648]
  41b188:	cbnz	w24, 419f84 <ferror@plt+0x166e4>
  41b18c:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41b190:	add	x0, x0, #0x432
  41b194:	b	41ab1c <ferror@plt+0x1727c>
  41b198:	add	x1, x1, #0x9
  41b19c:	cmp	x21, x1
  41b1a0:	b.hi	41b214 <ferror@plt+0x17974>  // b.pmore
  41b1a4:	sub	x1, x21, x0
  41b1a8:	cmp	x0, x21
  41b1ac:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41b1b0:	sub	w2, w1, #0x1
  41b1b4:	cmp	w2, #0x7
  41b1b8:	b.hi	41b21c <ferror@plt+0x1797c>  // b.pmore
  41b1bc:	adrp	x2, 45c000 <_bfd_std_section+0x3120>
  41b1c0:	ldr	x2, [x2, #680]
  41b1c4:	blr	x2
  41b1c8:	mov	x24, x0
  41b1cc:	ldr	x0, [sp, #192]
  41b1d0:	add	x0, x0, #0x8
  41b1d4:	str	x0, [sp, #192]
  41b1d8:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41b1dc:	ldr	w0, [x0, #648]
  41b1e0:	cbnz	w0, 41a1c8 <ferror@plt+0x16928>
  41b1e4:	ldr	w28, [x19, #48]
  41b1e8:	mov	x0, #0x0                   	// #0
  41b1ec:	ldrb	w2, [x19, #94]
  41b1f0:	ldr	x1, [x19, #56]
  41b1f4:	mul	x28, x28, x24
  41b1f8:	add	x1, x28, x1
  41b1fc:	bl	40a65c <ferror@plt+0x6dbc>
  41b200:	mov	x1, x28
  41b204:	mov	x2, x0
  41b208:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41b20c:	add	x0, x0, #0x452
  41b210:	b	41a224 <ferror@plt+0x16984>
  41b214:	mov	w1, #0x8                   	// #8
  41b218:	b	41b1b0 <ferror@plt+0x17910>
  41b21c:	mov	x24, #0x0                   	// #0
  41b220:	b	41b1cc <ferror@plt+0x1792c>
  41b224:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41b228:	ldr	w24, [x0, #648]
  41b22c:	cbnz	w24, 419f84 <ferror@plt+0x166e4>
  41b230:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41b234:	add	x0, x0, #0x479
  41b238:	b	41ab38 <ferror@plt+0x17298>
  41b23c:	add	x4, sp, #0xbc
  41b240:	add	x3, sp, #0xb8
  41b244:	mov	x1, x20
  41b248:	mov	w2, #0x0                   	// #0
  41b24c:	bl	40da44 <ferror@plt+0xa1a4>
  41b250:	mov	x28, x0
  41b254:	ldr	x0, [sp, #192]
  41b258:	ldr	w1, [sp, #184]
  41b25c:	add	x0, x0, x1
  41b260:	str	x0, [sp, #192]
  41b264:	ldr	w0, [sp, #188]
  41b268:	bl	40c10c <ferror@plt+0x886c>
  41b26c:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41b270:	ldr	w24, [x0, #648]
  41b274:	cbnz	w24, 419f84 <ferror@plt+0x166e4>
  41b278:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41b27c:	mov	x1, x28
  41b280:	add	x0, x0, #0x492
  41b284:	b	41aacc <ferror@plt+0x1722c>
  41b288:	mov	x1, x20
  41b28c:	add	x4, sp, #0xbc
  41b290:	add	x3, sp, #0xb8
  41b294:	mov	w2, #0x0                   	// #0
  41b298:	bl	40da44 <ferror@plt+0xa1a4>
  41b29c:	mov	x5, x0
  41b2a0:	and	x26, x0, #0xffffffff
  41b2a4:	tst	x0, #0xffffffff00000000
  41b2a8:	ldr	x0, [sp, #192]
  41b2ac:	ldr	w1, [sp, #184]
  41b2b0:	add	x0, x0, x1
  41b2b4:	str	x0, [sp, #192]
  41b2b8:	b.eq	41b2c8 <ferror@plt+0x17a28>  // b.none
  41b2bc:	ldr	w0, [sp, #188]
  41b2c0:	orr	w0, w0, #0x2
  41b2c4:	str	w0, [sp, #188]
  41b2c8:	ldr	w0, [sp, #188]
  41b2cc:	str	x5, [sp, #96]
  41b2d0:	bl	40c10c <ferror@plt+0x886c>
  41b2d4:	ldr	x0, [sp, #192]
  41b2d8:	add	x4, sp, #0xbc
  41b2dc:	add	x3, sp, #0xb8
  41b2e0:	mov	w2, #0x1                   	// #1
  41b2e4:	mov	x1, x20
  41b2e8:	bl	40da44 <ferror@plt+0xa1a4>
  41b2ec:	neg	x28, x0
  41b2f0:	ldr	x0, [sp, #192]
  41b2f4:	ldr	w1, [sp, #184]
  41b2f8:	add	x0, x0, x1
  41b2fc:	str	x0, [sp, #192]
  41b300:	ldr	w0, [sp, #188]
  41b304:	bl	40c10c <ferror@plt+0x886c>
  41b308:	ldr	x5, [sp, #96]
  41b30c:	mov	x0, x19
  41b310:	mov	w1, w5
  41b314:	bl	418db0 <ferror@plt+0x15510>
  41b318:	cmp	w0, #0x0
  41b31c:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41b320:	csel	x24, x23, x25, ge  // ge = tcont
  41b324:	ldr	x5, [sp, #96]
  41b328:	ldr	w0, [x0, #648]
  41b32c:	cbz	w0, 41b350 <ferror@plt+0x17ab0>
  41b330:	ldrb	w0, [x24]
  41b334:	cbnz	w0, 41b350 <ferror@plt+0x17ab0>
  41b338:	ldr	x0, [x19, #24]
  41b33c:	mov	w1, #0x80                  	// #128
  41b340:	strh	w1, [x0, x26, lsl #1]
  41b344:	ldr	w0, [x19, #52]
  41b348:	ldr	x1, [x19, #32]
  41b34c:	b	41a3fc <ferror@plt+0x16b5c>
  41b350:	mov	w0, w5
  41b354:	mov	w1, #0x0                   	// #0
  41b358:	bl	40bd64 <ferror@plt+0x84c4>
  41b35c:	mov	x2, x0
  41b360:	ldrsw	x3, [x19, #52]
  41b364:	mov	x1, x24
  41b368:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41b36c:	add	x0, x0, #0x4af
  41b370:	mul	x3, x3, x28
  41b374:	bl	4037a0 <printf@plt>
  41b378:	ldrb	w0, [x24]
  41b37c:	cbnz	w0, 419f84 <ferror@plt+0x166e4>
  41b380:	b	41b338 <ferror@plt+0x17a98>
  41b384:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41b388:	mov	x0, #0x0                   	// #0
  41b38c:	add	x1, x1, #0x517
  41b390:	bl	403700 <dcgettext@plt>
  41b394:	ldr	w3, [sp, #96]
  41b398:	mov	w1, w3
  41b39c:	bl	42e008 <warn@@Base>
  41b3a0:	b	419f4c <ferror@plt+0x166ac>
  41b3a4:	ldr	x0, [x22, #24]
  41b3a8:	ldr	x19, [x22]
  41b3ac:	bl	403510 <free@plt>
  41b3b0:	ldr	x0, [x22, #32]
  41b3b4:	bl	403510 <free@plt>
  41b3b8:	mov	x0, x22
  41b3bc:	mov	x22, x19
  41b3c0:	bl	403510 <free@plt>
  41b3c4:	b	419388 <ferror@plt+0x15ae8>
  41b3c8:	ldr	x0, [sp, #104]
  41b3cc:	ldr	x19, [x0]
  41b3d0:	ldr	x0, [x0, #24]
  41b3d4:	bl	403510 <free@plt>
  41b3d8:	ldr	x0, [sp, #104]
  41b3dc:	ldr	x0, [x0, #32]
  41b3e0:	bl	403510 <free@plt>
  41b3e4:	ldr	x0, [sp, #104]
  41b3e8:	bl	403510 <free@plt>
  41b3ec:	str	x19, [sp, #104]
  41b3f0:	b	41938c <ferror@plt+0x15aec>
  41b3f4:	ldr	x0, [sp, #112]
  41b3f8:	ldr	x19, [x0]
  41b3fc:	ldr	x0, [x0, #24]
  41b400:	bl	403510 <free@plt>
  41b404:	ldr	x0, [sp, #112]
  41b408:	ldr	x0, [x0, #32]
  41b40c:	bl	403510 <free@plt>
  41b410:	ldr	x0, [sp, #112]
  41b414:	bl	403510 <free@plt>
  41b418:	str	x19, [sp, #112]
  41b41c:	b	419394 <ferror@plt+0x15af4>
  41b420:	ldr	w0, [sp, #168]
  41b424:	cbz	w0, 419558 <ferror@plt+0x15cb8>
  41b428:	mov	x0, #0x0                   	// #0
  41b42c:	b	41952c <ferror@plt+0x15c8c>
  41b430:	cbnz	x22, 41a8f8 <ferror@plt+0x17058>
  41b434:	b	41a99c <ferror@plt+0x170fc>
  41b438:	cmp	w3, #0x2f
  41b43c:	b.hi	419b58 <ferror@plt+0x162b8>  // b.pmore
  41b440:	mov	w2, w3
  41b444:	b	419b38 <ferror@plt+0x16298>
  41b448:	cmp	w2, #0x40
  41b44c:	b.hi	419f08 <ferror@plt+0x16668>  // b.pmore
  41b450:	mov	w3, w2
  41b454:	b	419ee4 <ferror@plt+0x16644>
  41b458:	mov	x2, #0xffffffffffffffff    	// #-1
  41b45c:	udiv	x2, x2, x1
  41b460:	cmp	x2, x0
  41b464:	b.hi	41b49c <ferror@plt+0x17bfc>  // b.pmore
  41b468:	stp	x29, x30, [sp, #-32]!
  41b46c:	mov	w2, #0x5                   	// #5
  41b470:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41b474:	mov	x29, sp
  41b478:	add	x1, x1, #0x558
  41b47c:	str	x19, [sp, #16]
  41b480:	mov	x19, x0
  41b484:	mov	x0, #0x0                   	// #0
  41b488:	bl	403700 <dcgettext@plt>
  41b48c:	mov	x1, x19
  41b490:	bl	42db14 <error@@Base>
  41b494:	mov	w0, #0x1                   	// #1
  41b498:	bl	403670 <xexit@plt>
  41b49c:	b	403840 <xcalloc@plt>
  41b4a0:	stp	x29, x30, [sp, #-272]!
  41b4a4:	mov	x29, sp
  41b4a8:	stp	x21, x22, [sp, #32]
  41b4ac:	ldr	x21, [x0, #32]
  41b4b0:	stp	x19, x20, [sp, #16]
  41b4b4:	stp	x23, x24, [sp, #48]
  41b4b8:	stp	x25, x26, [sp, #64]
  41b4bc:	mov	x25, x0
  41b4c0:	stp	x27, x28, [sp, #80]
  41b4c4:	ldr	x22, [x0, #48]
  41b4c8:	cbnz	x21, 41b4f0 <ferror@plt+0x17c50>
  41b4cc:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41b4d0:	add	x1, x1, #0x5a9
  41b4d4:	mov	w2, #0x5                   	// #5
  41b4d8:	mov	x0, #0x0                   	// #0
  41b4dc:	bl	403700 <dcgettext@plt>
  41b4e0:	ldr	x1, [x25, #16]
  41b4e4:	bl	42e008 <warn@@Base>
  41b4e8:	mov	w20, #0x0                   	// #0
  41b4ec:	b	41be60 <ferror@plt+0x185c0>
  41b4f0:	cmp	x22, #0x17
  41b4f4:	b.hi	41b508 <ferror@plt+0x17c68>  // b.pmore
  41b4f8:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41b4fc:	mov	w2, #0x5                   	// #5
  41b500:	add	x1, x1, #0x5be
  41b504:	b	41b4d8 <ferror@plt+0x17c38>
  41b508:	add	x19, x21, x22
  41b50c:	add	x24, x21, #0x4
  41b510:	mov	w20, w1
  41b514:	cmp	x24, x19
  41b518:	b.cc	41b6dc <ferror@plt+0x17e3c>  // b.lo, b.ul, b.last
  41b51c:	cmp	x21, x19
  41b520:	csel	w1, w22, wzr, cc  // cc = lo, ul, last
  41b524:	sub	w0, w1, #0x1
  41b528:	cmp	w0, #0x7
  41b52c:	b.hi	41b6ec <ferror@plt+0x17e4c>  // b.pmore
  41b530:	adrp	x23, 45c000 <_bfd_std_section+0x3120>
  41b534:	mov	x0, x21
  41b538:	ldr	x2, [x23, #680]
  41b53c:	blr	x2
  41b540:	mov	w28, w0
  41b544:	cmp	w0, #0x1
  41b548:	b.ls	41b6f0 <ferror@plt+0x17e50>  // b.plast
  41b54c:	add	x0, x21, #0x8
  41b550:	cmp	x19, x0
  41b554:	b.hi	41b6e4 <ferror@plt+0x17e44>  // b.pmore
  41b558:	sub	x1, x22, #0x4
  41b55c:	cmp	x24, x19
  41b560:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41b564:	sub	w0, w1, #0x1
  41b568:	cmp	w0, #0x7
  41b56c:	b.hi	41b6f0 <ferror@plt+0x17e50>  // b.pmore
  41b570:	ldr	x2, [x23, #680]
  41b574:	mov	x0, x24
  41b578:	blr	x2
  41b57c:	mov	w24, w0
  41b580:	add	x23, x21, #0xc
  41b584:	cmp	x23, x19
  41b588:	b.cc	41b6f8 <ferror@plt+0x17e58>  // b.lo, b.ul, b.last
  41b58c:	add	x0, x21, #0x8
  41b590:	sub	x1, x22, #0x8
  41b594:	cmp	x19, x0
  41b598:	csel	w1, wzr, w1, ls  // ls = plast
  41b59c:	sub	w0, w1, #0x1
  41b5a0:	cmp	w0, #0x7
  41b5a4:	b.hi	41b700 <ferror@plt+0x17e60>  // b.pmore
  41b5a8:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41b5ac:	ldr	x2, [x0, #680]
  41b5b0:	add	x0, x21, #0x8
  41b5b4:	blr	x2
  41b5b8:	mov	w27, w0
  41b5bc:	add	x21, x21, #0x10
  41b5c0:	cmp	x21, x19
  41b5c4:	b.cc	41b708 <ferror@plt+0x17e68>  // b.lo, b.ul, b.last
  41b5c8:	sub	x1, x22, #0xc
  41b5cc:	cmp	x23, x19
  41b5d0:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41b5d4:	sub	w0, w1, #0x1
  41b5d8:	cmp	w0, #0x7
  41b5dc:	b.hi	41b710 <ferror@plt+0x17e70>  // b.pmore
  41b5e0:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41b5e4:	ldr	x2, [x0, #680]
  41b5e8:	mov	x0, x23
  41b5ec:	blr	x2
  41b5f0:	mov	w26, w0
  41b5f4:	mov	w0, w26
  41b5f8:	str	x0, [sp, #96]
  41b5fc:	add	x23, x21, w26, uxtw #3
  41b600:	cbz	w20, 41b684 <ferror@plt+0x17de4>
  41b604:	mov	x0, x25
  41b608:	bl	40cc20 <ferror@plt+0x9380>
  41b60c:	mov	w2, #0x5                   	// #5
  41b610:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41b614:	mov	x0, #0x0                   	// #0
  41b618:	add	x1, x1, #0x5f1
  41b61c:	bl	403700 <dcgettext@plt>
  41b620:	mov	w1, w28
  41b624:	bl	4037a0 <printf@plt>
  41b628:	cmp	w28, #0x1
  41b62c:	b.ls	41b64c <ferror@plt+0x17dac>  // b.plast
  41b630:	mov	w2, #0x5                   	// #5
  41b634:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41b638:	mov	x0, #0x0                   	// #0
  41b63c:	add	x1, x1, #0x610
  41b640:	bl	403700 <dcgettext@plt>
  41b644:	mov	w1, w24
  41b648:	bl	4037a0 <printf@plt>
  41b64c:	mov	w2, #0x5                   	// #5
  41b650:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41b654:	mov	x0, #0x0                   	// #0
  41b658:	add	x1, x1, #0x62f
  41b65c:	bl	403700 <dcgettext@plt>
  41b660:	mov	w1, w27
  41b664:	bl	4037a0 <printf@plt>
  41b668:	mov	w2, #0x5                   	// #5
  41b66c:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41b670:	mov	x0, #0x0                   	// #0
  41b674:	add	x1, x1, #0x64e
  41b678:	bl	403700 <dcgettext@plt>
  41b67c:	mov	w1, w26
  41b680:	bl	4037a0 <printf@plt>
  41b684:	cmp	x21, x19
  41b688:	b.hi	41b6ac <ferror@plt+0x17e0c>  // b.pmore
  41b68c:	cmp	x21, x23
  41b690:	ccmp	x19, x23, #0x0, ls  // ls = plast
  41b694:	b.cc	41b6ac <ferror@plt+0x17e0c>  // b.lo, b.ul, b.last
  41b698:	mov	w0, w26
  41b69c:	add	x22, x23, x0, lsl #2
  41b6a0:	cmp	x23, x22
  41b6a4:	ccmp	x19, x22, #0x0, ls  // ls = plast
  41b6a8:	b.cs	41b718 <ferror@plt+0x17e78>  // b.hs, b.nlast
  41b6ac:	mov	w3, w26
  41b6b0:	mov	w4, #0x5                   	// #5
  41b6b4:	adrp	x2, 438000 <warn@@Base+0x9ff8>
  41b6b8:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41b6bc:	add	x2, x2, #0x66e
  41b6c0:	add	x1, x1, #0x694
  41b6c4:	mov	x0, #0x0                   	// #0
  41b6c8:	bl	4035d0 <dcngettext@plt>
  41b6cc:	ldr	x1, [x25, #16]
  41b6d0:	mov	w2, w26
  41b6d4:	bl	42e008 <warn@@Base>
  41b6d8:	b	41b4e8 <ferror@plt+0x17c48>
  41b6dc:	mov	w1, #0x4                   	// #4
  41b6e0:	b	41b524 <ferror@plt+0x17c84>
  41b6e4:	mov	w1, #0x4                   	// #4
  41b6e8:	b	41b564 <ferror@plt+0x17cc4>
  41b6ec:	mov	w28, #0x0                   	// #0
  41b6f0:	mov	w24, #0x0                   	// #0
  41b6f4:	b	41b580 <ferror@plt+0x17ce0>
  41b6f8:	mov	w1, #0x4                   	// #4
  41b6fc:	b	41b59c <ferror@plt+0x17cfc>
  41b700:	mov	w27, #0x0                   	// #0
  41b704:	b	41b5bc <ferror@plt+0x17d1c>
  41b708:	mov	w1, #0x4                   	// #4
  41b70c:	b	41b5d4 <ferror@plt+0x17d34>
  41b710:	mov	w26, #0x0                   	// #0
  41b714:	b	41b5f4 <ferror@plt+0x17d54>
  41b718:	cmp	w28, #0x1
  41b71c:	b.ne	41b980 <ferror@plt+0x180e0>  // b.any
  41b720:	cbnz	w20, 41b754 <ferror@plt+0x17eb4>
  41b724:	adrp	x24, 459000 <_bfd_std_section+0x120>
  41b728:	add	x24, x24, #0x4f8
  41b72c:	sub	x3, x19, x22
  41b730:	mov	x1, #0x4                   	// #4
  41b734:	ldr	x0, [x24, #2920]
  41b738:	sdiv	x3, x3, x1
  41b73c:	cbnz	x0, 41b770 <ferror@plt+0x17ed0>
  41b740:	mov	w0, w3
  41b744:	str	w3, [x24, #2928]
  41b748:	str	wzr, [x24, #2932]
  41b74c:	bl	41104c <ferror@plt+0xd7ac>
  41b750:	str	x0, [x24, #2920]
  41b754:	adrp	x24, 459000 <_bfd_std_section+0x120>
  41b758:	add	x24, x24, #0x4f8
  41b75c:	mov	w27, #0x0                   	// #0
  41b760:	cmp	w26, w27
  41b764:	b.ne	41b78c <ferror@plt+0x17eec>  // b.any
  41b768:	cbz	w20, 41c1f4 <ferror@plt+0x18954>
  41b76c:	b	41c218 <ferror@plt+0x18978>
  41b770:	ldr	w4, [x24, #2932]
  41b774:	mov	x2, x1
  41b778:	add	w3, w4, w3
  41b77c:	str	w3, [x24, #2928]
  41b780:	mov	w1, w3
  41b784:	bl	4110b0 <ferror@plt+0xd810>
  41b788:	b	41b750 <ferror@plt+0x17eb0>
  41b78c:	add	x0, x21, #0x8
  41b790:	str	x0, [sp, #96]
  41b794:	cmp	x0, x19
  41b798:	add	x28, x23, #0x4
  41b79c:	b.hi	41b808 <ferror@plt+0x17f68>  // b.pmore
  41b7a0:	mov	x0, x21
  41b7a4:	add	x2, sp, #0xc8
  41b7a8:	add	x1, sp, #0xc0
  41b7ac:	bl	42e3a0 <warn@@Base+0x398>
  41b7b0:	ldr	x0, [sp, #192]
  41b7b4:	cbz	x0, 41b81c <ferror@plt+0x17f7c>
  41b7b8:	cmp	x19, x28
  41b7bc:	b.ls	41b828 <ferror@plt+0x17f88>  // b.plast
  41b7c0:	mov	w1, #0x4                   	// #4
  41b7c4:	sub	w0, w1, #0x1
  41b7c8:	cmp	w0, #0x7
  41b7cc:	b.hi	41b838 <ferror@plt+0x17f98>  // b.pmore
  41b7d0:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41b7d4:	ldr	x2, [x0, #680]
  41b7d8:	mov	x0, x23
  41b7dc:	blr	x2
  41b7e0:	lsl	w3, w0, #2
  41b7e4:	adds	x3, x22, x3
  41b7e8:	b.cc	41b840 <ferror@plt+0x17fa0>  // b.lo, b.ul, b.last
  41b7ec:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41b7f0:	add	x1, x1, #0x6b9
  41b7f4:	mov	w2, #0x5                   	// #5
  41b7f8:	mov	x0, #0x0                   	// #0
  41b7fc:	bl	403700 <dcgettext@plt>
  41b800:	bl	42e008 <warn@@Base>
  41b804:	b	41b4e8 <ferror@plt+0x17c48>
  41b808:	stp	xzr, xzr, [sp, #192]
  41b80c:	mov	x23, x28
  41b810:	add	w27, w27, #0x1
  41b814:	ldr	x21, [sp, #96]
  41b818:	b	41b760 <ferror@plt+0x17ec0>
  41b81c:	ldr	x0, [sp, #200]
  41b820:	cbnz	x0, 41b7b8 <ferror@plt+0x17f18>
  41b824:	b	41b80c <ferror@plt+0x17f6c>
  41b828:	sub	x1, x19, x23
  41b82c:	cmp	x23, x19
  41b830:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41b834:	b	41b7c4 <ferror@plt+0x17f24>
  41b838:	mov	w0, #0x0                   	// #0
  41b83c:	b	41b7e0 <ferror@plt+0x17f40>
  41b840:	cbz	w20, 41b880 <ferror@plt+0x17fe0>
  41b844:	mov	w2, #0x5                   	// #5
  41b848:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41b84c:	mov	x0, #0x0                   	// #0
  41b850:	add	x1, x1, #0x6ed
  41b854:	str	x3, [sp, #104]
  41b858:	bl	403700 <dcgettext@plt>
  41b85c:	mov	x21, x0
  41b860:	add	x2, sp, #0xd0
  41b864:	ldp	x0, x1, [sp, #192]
  41b868:	bl	40d7a4 <ferror@plt+0x9f04>
  41b86c:	mov	x2, x0
  41b870:	mov	w1, w27
  41b874:	mov	x0, x21
  41b878:	bl	4037a0 <printf@plt>
  41b87c:	ldr	x3, [sp, #104]
  41b880:	adrp	x23, 438000 <warn@@Base+0x9ff8>
  41b884:	add	x23, x23, #0x737
  41b888:	cmp	x3, x19
  41b88c:	b.cc	41b8a0 <ferror@plt+0x18000>  // b.lo, b.ul, b.last
  41b890:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41b894:	mov	w2, #0x5                   	// #5
  41b898:	add	x1, x1, #0x712
  41b89c:	b	41b4d8 <ferror@plt+0x17c38>
  41b8a0:	add	x21, x3, #0x4
  41b8a4:	cmp	x21, x19
  41b8a8:	b.cc	41b8d0 <ferror@plt+0x18030>  // b.lo, b.ul, b.last
  41b8ac:	sub	x0, x19, x3
  41b8b0:	mov	w1, w0
  41b8b4:	sub	w0, w0, #0x1
  41b8b8:	cmp	w0, #0x7
  41b8bc:	b.ls	41b8d4 <ferror@plt+0x18034>  // b.plast
  41b8c0:	cbz	w20, 41b940 <ferror@plt+0x180a0>
  41b8c4:	mov	w0, #0xa                   	// #10
  41b8c8:	bl	403800 <putchar@plt>
  41b8cc:	b	41b80c <ferror@plt+0x17f6c>
  41b8d0:	mov	w1, #0x4                   	// #4
  41b8d4:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41b8d8:	ldr	x2, [x0, #680]
  41b8dc:	mov	x0, x3
  41b8e0:	blr	x2
  41b8e4:	mov	x1, x0
  41b8e8:	cbz	w0, 41b8c0 <ferror@plt+0x18020>
  41b8ec:	cbz	w20, 41b904 <ferror@plt+0x18064>
  41b8f0:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  41b8f4:	add	x0, x0, #0x578
  41b8f8:	bl	4037a0 <printf@plt>
  41b8fc:	mov	x3, x21
  41b900:	b	41b888 <ferror@plt+0x17fe8>
  41b904:	ldr	w2, [x24, #2928]
  41b908:	ldr	w0, [x24, #2932]
  41b90c:	cmp	w0, w2
  41b910:	b.cc	41b92c <ferror@plt+0x1808c>  // b.lo, b.ul, b.last
  41b914:	mov	x1, x23
  41b918:	mov	w2, #0x5                   	// #5
  41b91c:	mov	x0, #0x0                   	// #0
  41b920:	bl	403700 <dcgettext@plt>
  41b924:	bl	42db14 <error@@Base>
  41b928:	b	41b8fc <ferror@plt+0x1805c>
  41b92c:	ldr	x2, [x24, #2920]
  41b930:	add	w3, w0, #0x1
  41b934:	str	w3, [x24, #2932]
  41b938:	str	w1, [x2, w0, uxtw #2]
  41b93c:	b	41b8fc <ferror@plt+0x1805c>
  41b940:	ldr	w1, [x24, #2928]
  41b944:	ldr	w0, [x24, #2932]
  41b948:	cmp	w0, w1
  41b94c:	b.cc	41b96c <ferror@plt+0x180cc>  // b.lo, b.ul, b.last
  41b950:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41b954:	add	x1, x1, #0x737
  41b958:	mov	w2, #0x5                   	// #5
  41b95c:	mov	x0, #0x0                   	// #0
  41b960:	bl	403700 <dcgettext@plt>
  41b964:	bl	42db14 <error@@Base>
  41b968:	b	41b80c <ferror@plt+0x17f6c>
  41b96c:	ldr	x1, [x24, #2920]
  41b970:	add	w2, w0, #0x1
  41b974:	str	w2, [x24, #2932]
  41b978:	str	wzr, [x1, w0, uxtw #2]
  41b97c:	b	41b80c <ferror@plt+0x17f6c>
  41b980:	cmp	w28, #0x2
  41b984:	b.ne	41c1f0 <ferror@plt+0x18950>  // b.any
  41b988:	ubfiz	x1, x24, #2, #32
  41b98c:	mov	w2, w27
  41b990:	add	x0, x22, x1
  41b994:	str	x0, [sp, #112]
  41b998:	add	x3, x22, x1
  41b99c:	mul	x0, x1, x2
  41b9a0:	add	x3, x3, x0
  41b9a4:	str	x3, [sp, #120]
  41b9a8:	cbz	w24, 41b9f0 <ferror@plt+0x18150>
  41b9ac:	udiv	x1, x0, x1
  41b9b0:	cmp	x2, x1
  41b9b4:	b.ne	41b9e0 <ferror@plt+0x18140>  // b.any
  41b9b8:	ldr	x1, [sp, #112]
  41b9bc:	cmp	x22, x1
  41b9c0:	ccmp	x19, x1, #0x0, ls  // ls = plast
  41b9c4:	b.cc	41b9e0 <ferror@plt+0x18140>  // b.lo, b.ul, b.last
  41b9c8:	cmp	x1, x3
  41b9cc:	ccmp	x19, x3, #0x0, ls  // ls = plast
  41b9d0:	b.cc	41b9e0 <ferror@plt+0x18140>  // b.lo, b.ul, b.last
  41b9d4:	adds	x0, x3, x0
  41b9d8:	ccmp	x19, x0, #0x0, cc  // cc = lo, ul, last
  41b9dc:	b.cs	41b9f0 <ferror@plt+0x18150>  // b.hs, b.nlast
  41b9e0:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41b9e4:	mov	w2, #0x5                   	// #5
  41b9e8:	add	x1, x1, #0x768
  41b9ec:	b	41b4d8 <ferror@plt+0x17c38>
  41b9f0:	ldr	x0, [x25, #16]
  41b9f4:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41b9f8:	add	x1, x1, #0x799
  41b9fc:	str	x2, [sp, #96]
  41ba00:	bl	4034b0 <strcmp@plt>
  41ba04:	str	w0, [sp, #136]
  41ba08:	ldr	x2, [sp, #96]
  41ba0c:	cbz	w20, 41ba94 <ferror@plt+0x181f4>
  41ba10:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41ba14:	add	x1, x1, #0x7a9
  41ba18:	mov	w2, #0x5                   	// #5
  41ba1c:	mov	x0, #0x0                   	// #0
  41ba20:	bl	403700 <dcgettext@plt>
  41ba24:	bl	4037a0 <printf@plt>
  41ba28:	ldr	w0, [sp, #136]
  41ba2c:	mov	w2, #0x5                   	// #5
  41ba30:	cbnz	w0, 41ba88 <ferror@plt+0x181e8>
  41ba34:	adrp	x1, 43f000 <warn@@Base+0x10ff8>
  41ba38:	add	x1, x1, #0x9d3
  41ba3c:	mov	x0, #0x0                   	// #0
  41ba40:	adrp	x28, 459000 <_bfd_std_section+0x120>
  41ba44:	bl	403700 <dcgettext@plt>
  41ba48:	add	x28, x28, #0x4f8
  41ba4c:	mov	x1, x0
  41ba50:	add	x28, x28, #0xb58
  41ba54:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41ba58:	add	x0, x0, #0x7b9
  41ba5c:	bl	4037a0 <printf@plt>
  41ba60:	mov	w25, #0x0                   	// #0
  41ba64:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  41ba68:	add	x0, x0, #0x579
  41ba6c:	str	x0, [sp, #96]
  41ba70:	cmp	w24, w25
  41ba74:	b.ne	41bc80 <ferror@plt+0x183e0>  // b.any
  41ba78:	mov	w0, #0xa                   	// #10
  41ba7c:	mov	x25, #0x0                   	// #0
  41ba80:	bl	403800 <putchar@plt>
  41ba84:	b	41babc <ferror@plt+0x1821c>
  41ba88:	adrp	x1, 440000 <warn@@Base+0x11ff8>
  41ba8c:	add	x1, x1, #0x1dd
  41ba90:	b	41ba3c <ferror@plt+0x1819c>
  41ba94:	ldr	w0, [sp, #136]
  41ba98:	adrp	x28, 459000 <_bfd_std_section+0x120>
  41ba9c:	add	x28, x28, #0x4f8
  41baa0:	cbnz	w0, 41bc64 <ferror@plt+0x183c4>
  41baa4:	mov	x0, x2
  41baa8:	mov	x1, #0x88                  	// #136
  41baac:	str	w27, [x28, #2600]
  41bab0:	bl	41b458 <ferror@plt+0x17bb8>
  41bab4:	mov	x25, x0
  41bab8:	str	x0, [x28, #2592]
  41babc:	mov	x3, x23
  41bac0:	mov	x4, x21
  41bac4:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41bac8:	add	x0, x0, #0x892
  41bacc:	str	wzr, [sp, #96]
  41bad0:	str	x0, [sp, #168]
  41bad4:	ldr	w0, [sp, #96]
  41bad8:	cmp	w26, w0
  41badc:	b.ne	41bd1c <ferror@plt+0x1847c>  // b.any
  41bae0:	cbz	w20, 41bb30 <ferror@plt+0x18290>
  41bae4:	mov	w0, #0xa                   	// #10
  41bae8:	bl	403800 <putchar@plt>
  41baec:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41baf0:	add	x1, x1, #0x8be
  41baf4:	mov	w2, #0x5                   	// #5
  41baf8:	mov	x0, #0x0                   	// #0
  41bafc:	bl	403700 <dcgettext@plt>
  41bb00:	bl	4037a0 <printf@plt>
  41bb04:	ldr	w0, [sp, #136]
  41bb08:	mov	w2, #0x5                   	// #5
  41bb0c:	cbnz	w0, 41c038 <ferror@plt+0x18798>
  41bb10:	adrp	x1, 43f000 <warn@@Base+0x10ff8>
  41bb14:	add	x1, x1, #0x9d3
  41bb18:	mov	x0, #0x0                   	// #0
  41bb1c:	bl	403700 <dcgettext@plt>
  41bb20:	mov	x1, x0
  41bb24:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41bb28:	add	x0, x0, #0x7b9
  41bb2c:	bl	4037a0 <printf@plt>
  41bb30:	adrp	x28, 459000 <_bfd_std_section+0x120>
  41bb34:	add	x28, x28, #0x4f8
  41bb38:	add	x28, x28, #0xb58
  41bb3c:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41bb40:	mov	w27, #0x0                   	// #0
  41bb44:	add	x0, x0, #0x7c9
  41bb48:	str	x0, [sp, #96]
  41bb4c:	cmp	w24, w27
  41bb50:	b.ne	41c044 <ferror@plt+0x187a4>  // b.any
  41bb54:	cbz	w20, 41bb60 <ferror@plt+0x182c0>
  41bb58:	mov	w0, #0xa                   	// #10
  41bb5c:	bl	403800 <putchar@plt>
  41bb60:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41bb64:	mov	w27, #0x0                   	// #0
  41bb68:	add	x0, x0, #0x892
  41bb6c:	str	x0, [sp, #136]
  41bb70:	cmp	w26, w27
  41bb74:	b.eq	41b768 <ferror@plt+0x17ec8>  // b.none
  41bb78:	add	x0, x21, #0x8
  41bb7c:	str	x0, [sp, #96]
  41bb80:	cmp	x0, x19
  41bb84:	b.hi	41c0e4 <ferror@plt+0x18844>  // b.pmore
  41bb88:	add	x2, sp, #0xc8
  41bb8c:	add	x1, sp, #0xc0
  41bb90:	mov	x0, x21
  41bb94:	bl	42e3a0 <warn@@Base+0x398>
  41bb98:	add	x0, x23, #0x4
  41bb9c:	str	x0, [sp, #104]
  41bba0:	cmp	x0, x19
  41bba4:	b.cc	41c0ec <ferror@plt+0x1884c>  // b.lo, b.ul, b.last
  41bba8:	subs	x1, x19, x23
  41bbac:	csel	w1, wzr, w1, ls  // ls = plast
  41bbb0:	sub	w0, w1, #0x1
  41bbb4:	cmp	w0, #0x7
  41bbb8:	b.hi	41bc58 <ferror@plt+0x183b8>  // b.pmore
  41bbbc:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41bbc0:	add	x21, x0, #0x2a8
  41bbc4:	ldr	x2, [x0, #680]
  41bbc8:	mov	x0, x23
  41bbcc:	blr	x2
  41bbd0:	cbz	w0, 41bc58 <ferror@plt+0x183b8>
  41bbd4:	sub	w23, w0, #0x1
  41bbd8:	ldr	x0, [sp, #120]
  41bbdc:	mul	w28, w23, w24
  41bbe0:	lsl	w28, w28, #2
  41bbe4:	add	x28, x0, x28
  41bbe8:	cbz	w20, 41bc28 <ferror@plt+0x18388>
  41bbec:	mov	w2, #0x5                   	// #5
  41bbf0:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41bbf4:	mov	x0, #0x0                   	// #0
  41bbf8:	add	x1, x1, #0x880
  41bbfc:	bl	403700 <dcgettext@plt>
  41bc00:	mov	x3, x0
  41bc04:	ldp	x0, x1, [sp, #192]
  41bc08:	add	x2, sp, #0xd0
  41bc0c:	str	x3, [sp, #112]
  41bc10:	bl	40d7a4 <ferror@plt+0x9f04>
  41bc14:	mov	x2, x0
  41bc18:	ldr	x3, [sp, #112]
  41bc1c:	mov	w1, w27
  41bc20:	mov	x0, x3
  41bc24:	bl	4037a0 <printf@plt>
  41bc28:	mov	w0, #0x88                  	// #136
  41bc2c:	umaddl	x0, w23, w0, x25
  41bc30:	mov	w23, #0x0                   	// #0
  41bc34:	str	x0, [sp, #112]
  41bc38:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41bc3c:	add	x0, x0, #0x88d
  41bc40:	str	x0, [sp, #128]
  41bc44:	cmp	w24, w23
  41bc48:	b.ne	41c0f4 <ferror@plt+0x18854>  // b.any
  41bc4c:	cbz	w20, 41bc58 <ferror@plt+0x183b8>
  41bc50:	mov	w0, #0xa                   	// #10
  41bc54:	bl	403800 <putchar@plt>
  41bc58:	add	w27, w27, #0x1
  41bc5c:	ldp	x21, x23, [sp, #96]
  41bc60:	b	41bb70 <ferror@plt+0x182d0>
  41bc64:	mov	x0, x2
  41bc68:	mov	x1, #0x88                  	// #136
  41bc6c:	str	w27, [x28, #2616]
  41bc70:	bl	41b458 <ferror@plt+0x17bb8>
  41bc74:	mov	x25, x0
  41bc78:	str	x0, [x28, #2608]
  41bc7c:	b	41babc <ferror@plt+0x1821c>
  41bc80:	lsl	w0, w25, #2
  41bc84:	add	x1, x0, #0x4
  41bc88:	add	x1, x22, x1
  41bc8c:	cmp	x19, x1
  41bc90:	b.hi	41bcf4 <ferror@plt+0x18454>  // b.pmore
  41bc94:	add	x2, x22, x0
  41bc98:	sub	x1, x19, x2
  41bc9c:	cmp	x2, x19
  41bca0:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41bca4:	sub	w2, w1, #0x1
  41bca8:	cmp	w2, #0x7
  41bcac:	b.hi	41bcfc <ferror@plt+0x1845c>  // b.pmore
  41bcb0:	adrp	x2, 45c000 <_bfd_std_section+0x3120>
  41bcb4:	add	x0, x22, x0
  41bcb8:	ldr	x2, [x2, #680]
  41bcbc:	blr	x2
  41bcc0:	mov	w3, w0
  41bcc4:	sub	w1, w3, #0x1
  41bcc8:	cmp	w1, #0x7
  41bccc:	b.hi	41bd04 <ferror@plt+0x18464>  // b.pmore
  41bcd0:	adrp	x0, 43b000 <warn@@Base+0xcff8>
  41bcd4:	add	x0, x0, #0x928
  41bcd8:	add	x0, x0, #0xa80
  41bcdc:	ldr	x1, [x0, w1, uxtw #3]
  41bce0:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41bce4:	add	w25, w25, #0x1
  41bce8:	add	x0, x0, #0x7c9
  41bcec:	bl	4037a0 <printf@plt>
  41bcf0:	b	41ba70 <ferror@plt+0x181d0>
  41bcf4:	mov	w1, #0x4                   	// #4
  41bcf8:	b	41bca4 <ferror@plt+0x18404>
  41bcfc:	mov	w3, #0x0                   	// #0
  41bd00:	b	41bcc4 <ferror@plt+0x18424>
  41bd04:	ldr	x2, [sp, #96]
  41bd08:	mov	x1, #0x10                  	// #16
  41bd0c:	mov	x0, x28
  41bd10:	bl	403150 <snprintf@plt>
  41bd14:	mov	x1, x28
  41bd18:	b	41bce0 <ferror@plt+0x18440>
  41bd1c:	add	x28, x4, #0x8
  41bd20:	cmp	x28, x19
  41bd24:	b.hi	41bdc4 <ferror@plt+0x18524>  // b.pmore
  41bd28:	mov	x0, x4
  41bd2c:	add	x2, sp, #0xc8
  41bd30:	add	x1, sp, #0xc0
  41bd34:	str	x4, [sp, #104]
  41bd38:	str	x3, [sp, #128]
  41bd3c:	bl	42e3a0 <warn@@Base+0x398>
  41bd40:	ldr	x4, [sp, #104]
  41bd44:	ldr	x3, [sp, #128]
  41bd48:	add	x0, x3, #0x4
  41bd4c:	str	x0, [sp, #144]
  41bd50:	cmp	x0, x19
  41bd54:	b.cc	41bdcc <ferror@plt+0x1852c>  // b.lo, b.ul, b.last
  41bd58:	subs	x1, x19, x3
  41bd5c:	csel	w1, wzr, w1, ls  // ls = plast
  41bd60:	str	x4, [sp, #104]
  41bd64:	sub	w0, w1, #0x1
  41bd68:	cmp	w0, #0x7
  41bd6c:	b.hi	41befc <ferror@plt+0x1865c>  // b.pmore
  41bd70:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41bd74:	ldr	x2, [x0, #680]
  41bd78:	mov	x0, x3
  41bd7c:	blr	x2
  41bd80:	mov	x3, x0
  41bd84:	mov	w5, w0
  41bd88:	cbz	w0, 41befc <ferror@plt+0x1865c>
  41bd8c:	cmp	w27, w0
  41bd90:	ldr	x4, [sp, #104]
  41bd94:	b.cs	41bdd4 <ferror@plt+0x18534>  // b.hs, b.nlast
  41bd98:	mov	w2, #0x5                   	// #5
  41bd9c:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41bda0:	mov	x0, #0x0                   	// #0
  41bda4:	add	x1, x1, #0x7ce
  41bda8:	str	x3, [sp, #96]
  41bdac:	bl	403700 <dcgettext@plt>
  41bdb0:	ldr	x3, [sp, #96]
  41bdb4:	mov	w2, w27
  41bdb8:	mov	w1, w3
  41bdbc:	bl	42e008 <warn@@Base>
  41bdc0:	b	41b4e8 <ferror@plt+0x17c48>
  41bdc4:	stp	xzr, xzr, [sp, #192]
  41bdc8:	b	41bd48 <ferror@plt+0x184a8>
  41bdcc:	mov	w1, #0x4                   	// #4
  41bdd0:	b	41bd60 <ferror@plt+0x184c0>
  41bdd4:	cbnz	w20, 41bdf4 <ferror@plt+0x18554>
  41bdd8:	cmp	x28, x19
  41bddc:	b.cs	41be3c <ferror@plt+0x1859c>  // b.hs, b.nlast
  41bde0:	sub	w0, w0, #0x1
  41bde4:	mov	w2, #0x88                  	// #136
  41bde8:	ldur	x1, [x28, #-8]
  41bdec:	umull	x0, w0, w2
  41bdf0:	str	x1, [x25, x0]
  41bdf4:	sub	w3, w3, #0x1
  41bdf8:	ldr	x1, [sp, #112]
  41bdfc:	mul	w0, w3, w24
  41be00:	lsl	w0, w0, #2
  41be04:	adds	x0, x1, x0
  41be08:	str	x0, [sp, #128]
  41be0c:	ccmp	x19, x0, #0x0, cc  // cc = lo, ul, last
  41be10:	b.cs	41be80 <ferror@plt+0x185e0>  // b.hs, b.nlast
  41be14:	mov	w2, #0x5                   	// #5
  41be18:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41be1c:	mov	x0, #0x0                   	// #0
  41be20:	add	x1, x1, #0x840
  41be24:	str	w5, [sp, #96]
  41be28:	bl	403700 <dcgettext@plt>
  41be2c:	ldr	w5, [sp, #96]
  41be30:	mov	w2, w24
  41be34:	mov	w1, w5
  41be38:	b	41bdbc <ferror@plt+0x1851c>
  41be3c:	mov	w2, #0x5                   	// #5
  41be40:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41be44:	mov	x0, #0x0                   	// #0
  41be48:	add	x1, x1, #0x809
  41be4c:	str	x4, [sp, #96]
  41be50:	bl	403700 <dcgettext@plt>
  41be54:	ldr	x4, [sp, #96]
  41be58:	mov	x1, x4
  41be5c:	bl	42e008 <warn@@Base>
  41be60:	mov	w0, w20
  41be64:	ldp	x19, x20, [sp, #16]
  41be68:	ldp	x21, x22, [sp, #32]
  41be6c:	ldp	x23, x24, [sp, #48]
  41be70:	ldp	x25, x26, [sp, #64]
  41be74:	ldp	x27, x28, [sp, #80]
  41be78:	ldp	x29, x30, [sp], #272
  41be7c:	ret
  41be80:	cbz	w20, 41bec8 <ferror@plt+0x18628>
  41be84:	mov	w2, #0x5                   	// #5
  41be88:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41be8c:	mov	x0, #0x0                   	// #0
  41be90:	add	x1, x1, #0x880
  41be94:	str	w3, [sp, #152]
  41be98:	bl	403700 <dcgettext@plt>
  41be9c:	mov	x4, x0
  41bea0:	add	x2, sp, #0xd0
  41bea4:	ldp	x0, x1, [sp, #192]
  41bea8:	str	x4, [sp, #104]
  41beac:	bl	40d7a4 <ferror@plt+0x9f04>
  41beb0:	mov	x2, x0
  41beb4:	ldr	w1, [sp, #96]
  41beb8:	ldr	x4, [sp, #104]
  41bebc:	mov	x0, x4
  41bec0:	bl	4037a0 <printf@plt>
  41bec4:	ldr	w3, [sp, #152]
  41bec8:	mov	w0, #0x88                  	// #136
  41becc:	str	wzr, [sp, #104]
  41bed0:	umaddl	x0, w3, w0, x25
  41bed4:	str	x0, [sp, #152]
  41bed8:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41bedc:	add	x0, x0, #0x88d
  41bee0:	str	x0, [sp, #160]
  41bee4:	ldr	w0, [sp, #104]
  41bee8:	cmp	w24, w0
  41beec:	b.ne	41bf14 <ferror@plt+0x18674>  // b.any
  41bef0:	cbz	w20, 41befc <ferror@plt+0x1865c>
  41bef4:	mov	w0, #0xa                   	// #10
  41bef8:	bl	403800 <putchar@plt>
  41befc:	ldr	w0, [sp, #96]
  41bf00:	mov	x4, x28
  41bf04:	ldr	x3, [sp, #144]
  41bf08:	add	w0, w0, #0x1
  41bf0c:	str	w0, [sp, #96]
  41bf10:	b	41bad4 <ferror@plt+0x18234>
  41bf14:	ldr	w0, [sp, #104]
  41bf18:	lsl	w3, w0, #2
  41bf1c:	ldr	x0, [sp, #128]
  41bf20:	add	x4, x3, #0x4
  41bf24:	add	x0, x0, x4
  41bf28:	cmp	x19, x0
  41bf2c:	b.hi	41bf94 <ferror@plt+0x186f4>  // b.pmore
  41bf30:	ldr	x0, [sp, #128]
  41bf34:	add	x0, x0, x3
  41bf38:	sub	x1, x19, x0
  41bf3c:	cmp	x0, x19
  41bf40:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41bf44:	sub	w0, w1, #0x1
  41bf48:	cmp	w0, #0x7
  41bf4c:	b.hi	41bf9c <ferror@plt+0x186fc>  // b.pmore
  41bf50:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41bf54:	add	x0, x0, #0x2a8
  41bf58:	stp	x3, x4, [sp, #176]
  41bf5c:	ldr	x2, [x0]
  41bf60:	ldr	x0, [sp, #128]
  41bf64:	add	x0, x0, x3
  41bf68:	blr	x2
  41bf6c:	ldp	x3, x4, [sp, #176]
  41bf70:	mov	w2, w0
  41bf74:	cbz	w20, 41bfa4 <ferror@plt+0x18704>
  41bf78:	ldr	x0, [sp, #160]
  41bf7c:	mov	w1, w2
  41bf80:	bl	4037a0 <printf@plt>
  41bf84:	ldr	w0, [sp, #104]
  41bf88:	add	w0, w0, #0x1
  41bf8c:	str	w0, [sp, #104]
  41bf90:	b	41bee4 <ferror@plt+0x18644>
  41bf94:	mov	w1, #0x4                   	// #4
  41bf98:	b	41bf44 <ferror@plt+0x186a4>
  41bf9c:	mov	w2, #0x0                   	// #0
  41bfa0:	b	41bf74 <ferror@plt+0x186d4>
  41bfa4:	add	x4, x22, x4
  41bfa8:	cmp	x19, x4
  41bfac:	b.hi	41c018 <ferror@plt+0x18778>  // b.pmore
  41bfb0:	add	x0, x22, x3
  41bfb4:	sub	x1, x19, x0
  41bfb8:	cmp	x0, x19
  41bfbc:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41bfc0:	sub	w0, w1, #0x1
  41bfc4:	cmp	w0, #0x7
  41bfc8:	b.hi	41c020 <ferror@plt+0x18780>  // b.pmore
  41bfcc:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41bfd0:	add	x0, x0, #0x2a8
  41bfd4:	str	w2, [sp, #176]
  41bfd8:	ldr	x4, [x0]
  41bfdc:	add	x0, x22, x3
  41bfe0:	blr	x4
  41bfe4:	mov	x3, x0
  41bfe8:	ldr	w2, [sp, #176]
  41bfec:	cmp	w0, #0x7
  41bff0:	b.ls	41c024 <ferror@plt+0x18784>  // b.plast
  41bff4:	ldr	x1, [sp, #168]
  41bff8:	mov	w2, #0x5                   	// #5
  41bffc:	mov	x0, #0x0                   	// #0
  41c000:	str	x3, [sp, #176]
  41c004:	bl	403700 <dcgettext@plt>
  41c008:	ldr	x3, [sp, #176]
  41c00c:	mov	w1, w3
  41c010:	bl	42e008 <warn@@Base>
  41c014:	b	41bf84 <ferror@plt+0x186e4>
  41c018:	mov	w1, #0x4                   	// #4
  41c01c:	b	41bfc0 <ferror@plt+0x18720>
  41c020:	mov	w0, #0x0                   	// #0
  41c024:	ldr	x1, [sp, #152]
  41c028:	mov	w2, w2
  41c02c:	add	x0, x1, w0, uxtw #3
  41c030:	str	x2, [x0, #8]
  41c034:	b	41bf84 <ferror@plt+0x186e4>
  41c038:	adrp	x1, 440000 <warn@@Base+0x11ff8>
  41c03c:	add	x1, x1, #0x1dd
  41c040:	b	41bb18 <ferror@plt+0x18278>
  41c044:	lsl	w0, w27, #2
  41c048:	add	x1, x0, #0x4
  41c04c:	add	x1, x22, x1
  41c050:	cmp	x19, x1
  41c054:	b.hi	41c0b8 <ferror@plt+0x18818>  // b.pmore
  41c058:	add	x2, x22, x0
  41c05c:	sub	x1, x19, x2
  41c060:	cmp	x2, x19
  41c064:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41c068:	sub	w2, w1, #0x1
  41c06c:	cmp	w2, #0x7
  41c070:	b.hi	41c0c0 <ferror@plt+0x18820>  // b.pmore
  41c074:	adrp	x2, 45c000 <_bfd_std_section+0x3120>
  41c078:	add	x0, x22, x0
  41c07c:	ldr	x2, [x2, #680]
  41c080:	blr	x2
  41c084:	mov	w3, w0
  41c088:	cbz	w20, 41c0b0 <ferror@plt+0x18810>
  41c08c:	sub	w1, w3, #0x1
  41c090:	cmp	w1, #0x7
  41c094:	b.hi	41c0c8 <ferror@plt+0x18828>  // b.pmore
  41c098:	adrp	x0, 43b000 <warn@@Base+0xcff8>
  41c09c:	add	x0, x0, #0x928
  41c0a0:	add	x0, x0, #0xa80
  41c0a4:	ldr	x1, [x0, w1, uxtw #3]
  41c0a8:	ldr	x0, [sp, #96]
  41c0ac:	bl	4037a0 <printf@plt>
  41c0b0:	add	w27, w27, #0x1
  41c0b4:	b	41bb4c <ferror@plt+0x182ac>
  41c0b8:	mov	w1, #0x4                   	// #4
  41c0bc:	b	41c068 <ferror@plt+0x187c8>
  41c0c0:	mov	w3, #0x0                   	// #0
  41c0c4:	b	41c088 <ferror@plt+0x187e8>
  41c0c8:	mov	x1, #0x10                  	// #16
  41c0cc:	mov	x0, x28
  41c0d0:	adrp	x2, 437000 <warn@@Base+0x8ff8>
  41c0d4:	add	x2, x2, #0x579
  41c0d8:	bl	403150 <snprintf@plt>
  41c0dc:	mov	x1, x28
  41c0e0:	b	41c0a8 <ferror@plt+0x18808>
  41c0e4:	stp	xzr, xzr, [sp, #192]
  41c0e8:	b	41bb98 <ferror@plt+0x182f8>
  41c0ec:	mov	w1, #0x4                   	// #4
  41c0f0:	b	41bbb0 <ferror@plt+0x18310>
  41c0f4:	lsl	w3, w23, #2
  41c0f8:	add	x4, x3, #0x4
  41c0fc:	add	x0, x28, x4
  41c100:	cmp	x19, x0
  41c104:	b.hi	41c154 <ferror@plt+0x188b4>  // b.pmore
  41c108:	add	x0, x28, x3
  41c10c:	sub	x1, x19, x0
  41c110:	cmp	x0, x19
  41c114:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41c118:	sub	w0, w1, #0x1
  41c11c:	cmp	w0, #0x7
  41c120:	b.hi	41c15c <ferror@plt+0x188bc>  // b.pmore
  41c124:	ldr	x2, [x21]
  41c128:	add	x0, x28, x3
  41c12c:	stp	x3, x4, [sp, #144]
  41c130:	blr	x2
  41c134:	mov	w2, w0
  41c138:	ldp	x3, x4, [sp, #144]
  41c13c:	cbz	w20, 41c164 <ferror@plt+0x188c4>
  41c140:	ldr	x0, [sp, #128]
  41c144:	mov	w1, w2
  41c148:	bl	4037a0 <printf@plt>
  41c14c:	add	w23, w23, #0x1
  41c150:	b	41bc44 <ferror@plt+0x183a4>
  41c154:	mov	w1, #0x4                   	// #4
  41c158:	b	41c118 <ferror@plt+0x18878>
  41c15c:	mov	w2, #0x0                   	// #0
  41c160:	b	41c13c <ferror@plt+0x1889c>
  41c164:	add	x4, x22, x4
  41c168:	cmp	x19, x4
  41c16c:	b.hi	41c1d0 <ferror@plt+0x18930>  // b.pmore
  41c170:	add	x0, x22, x3
  41c174:	sub	x1, x19, x0
  41c178:	cmp	x0, x19
  41c17c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41c180:	sub	w0, w1, #0x1
  41c184:	cmp	w0, #0x7
  41c188:	b.hi	41c1d8 <ferror@plt+0x18938>  // b.pmore
  41c18c:	ldr	x4, [x21]
  41c190:	add	x0, x22, x3
  41c194:	str	w2, [sp, #144]
  41c198:	blr	x4
  41c19c:	mov	x3, x0
  41c1a0:	ldr	w2, [sp, #144]
  41c1a4:	cmp	w0, #0x7
  41c1a8:	b.ls	41c1dc <ferror@plt+0x1893c>  // b.plast
  41c1ac:	ldr	x1, [sp, #136]
  41c1b0:	mov	w2, #0x5                   	// #5
  41c1b4:	mov	x0, #0x0                   	// #0
  41c1b8:	str	x3, [sp, #144]
  41c1bc:	bl	403700 <dcgettext@plt>
  41c1c0:	ldr	x3, [sp, #144]
  41c1c4:	mov	w1, w3
  41c1c8:	bl	42e008 <warn@@Base>
  41c1cc:	b	41c14c <ferror@plt+0x188ac>
  41c1d0:	mov	w1, #0x4                   	// #4
  41c1d4:	b	41c180 <ferror@plt+0x188e0>
  41c1d8:	mov	w0, #0x0                   	// #0
  41c1dc:	ldr	x1, [sp, #112]
  41c1e0:	mov	w2, w2
  41c1e4:	add	x0, x1, w0, uxtw #3
  41c1e8:	str	x2, [x0, #72]
  41c1ec:	b	41c14c <ferror@plt+0x188ac>
  41c1f0:	cbnz	w20, 41c1fc <ferror@plt+0x1895c>
  41c1f4:	mov	w20, #0x1                   	// #1
  41c1f8:	b	41be60 <ferror@plt+0x185c0>
  41c1fc:	mov	w2, #0x5                   	// #5
  41c200:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41c204:	mov	x0, #0x0                   	// #0
  41c208:	add	x1, x1, #0x8cc
  41c20c:	bl	403700 <dcgettext@plt>
  41c210:	mov	w1, w28
  41c214:	bl	4037a0 <printf@plt>
  41c218:	mov	w0, #0xa                   	// #10
  41c21c:	bl	403800 <putchar@plt>
  41c220:	b	41c1f4 <ferror@plt+0x18954>
  41c224:	stp	x29, x30, [sp, #-32]!
  41c228:	mov	x29, sp
  41c22c:	stp	x19, x20, [sp, #16]
  41c230:	adrp	x19, 457000 <memcpy@GLIBC_2.17>
  41c234:	add	x19, x19, #0xbe8
  41c238:	mov	x20, x0
  41c23c:	ldr	w0, [x19, #4]
  41c240:	cmn	w0, #0x1
  41c244:	b.ne	41c2a0 <ferror@plt+0x18a00>  // b.any
  41c248:	mov	w0, #0x1                   	// #1
  41c24c:	mov	x1, x20
  41c250:	str	w0, [x19, #4]
  41c254:	mov	w0, #0x26                  	// #38
  41c258:	bl	40c038 <ferror@plt+0x8798>
  41c25c:	cbz	w0, 41c278 <ferror@plt+0x189d8>
  41c260:	adrp	x0, 458000 <_sch_istable+0x1478>
  41c264:	mov	w1, #0x0                   	// #0
  41c268:	add	x0, x0, #0xc90
  41c26c:	bl	41b4a0 <ferror@plt+0x17c00>
  41c270:	cbnz	w0, 41c278 <ferror@plt+0x189d8>
  41c274:	str	wzr, [x19, #4]
  41c278:	mov	x1, x20
  41c27c:	mov	w0, #0x27                  	// #39
  41c280:	bl	40c038 <ferror@plt+0x8798>
  41c284:	cbz	w0, 41c2a0 <ferror@plt+0x18a00>
  41c288:	adrp	x0, 458000 <_sch_istable+0x1478>
  41c28c:	mov	w1, #0x0                   	// #0
  41c290:	add	x0, x0, #0xd00
  41c294:	bl	41b4a0 <ferror@plt+0x17c00>
  41c298:	cbnz	w0, 41c2a0 <ferror@plt+0x18a00>
  41c29c:	str	wzr, [x19, #4]
  41c2a0:	ldr	w0, [x19, #4]
  41c2a4:	ldp	x19, x20, [sp, #16]
  41c2a8:	ldp	x29, x30, [sp], #32
  41c2ac:	ret
  41c2b0:	stp	x29, x30, [sp, #-32]!
  41c2b4:	mov	x29, sp
  41c2b8:	str	x19, [sp, #16]
  41c2bc:	mov	w19, w1
  41c2c0:	bl	41c224 <ferror@plt+0x18984>
  41c2c4:	cbz	w0, 41c2ec <ferror@plt+0x18a4c>
  41c2c8:	adrp	x0, 459000 <_bfd_std_section+0x120>
  41c2cc:	add	x0, x0, #0x4f8
  41c2d0:	mov	x2, #0x0                   	// #0
  41c2d4:	ldr	x3, [x0, #2920]
  41c2d8:	ldr	w1, [x0, #2932]
  41c2dc:	sub	x4, x3, #0x4
  41c2e0:	mov	w0, w2
  41c2e4:	cmp	w1, w2
  41c2e8:	b.hi	41c2f4 <ferror@plt+0x18a54>  // b.pmore
  41c2ec:	mov	x0, #0x0                   	// #0
  41c2f0:	b	41c318 <ferror@plt+0x18a78>
  41c2f4:	add	x2, x2, #0x1
  41c2f8:	ldr	w5, [x4, x2, lsl #2]
  41c2fc:	cmp	w5, w19
  41c300:	b.ne	41c2e0 <ferror@plt+0x18a40>  // b.any
  41c304:	cbz	w0, 41c314 <ferror@plt+0x18a74>
  41c308:	sub	w1, w0, #0x1
  41c30c:	ldr	w2, [x3, w1, uxtw #2]
  41c310:	cbnz	w2, 41c324 <ferror@plt+0x18a84>
  41c314:	add	x0, x3, w0, uxtw #2
  41c318:	ldr	x19, [sp, #16]
  41c31c:	ldp	x29, x30, [sp], #32
  41c320:	ret
  41c324:	mov	w0, w1
  41c328:	b	41c304 <ferror@plt+0x18a64>
  41c32c:	stp	x29, x30, [sp, #-48]!
  41c330:	mov	x29, sp
  41c334:	stp	x19, x20, [sp, #16]
  41c338:	adrp	x20, 459000 <_bfd_std_section+0x120>
  41c33c:	add	x20, x20, #0x4f8
  41c340:	str	x21, [sp, #32]
  41c344:	ldr	w19, [x20, #40]
  41c348:	cmn	w19, #0x1
  41c34c:	b.eq	41c3e0 <ferror@plt+0x18b40>  // b.none
  41c350:	cbnz	w19, 41c390 <ferror@plt+0x18af0>
  41c354:	mov	x21, x0
  41c358:	bl	41c224 <ferror@plt+0x18984>
  41c35c:	mov	x1, x21
  41c360:	mov	w0, #0x3                   	// #3
  41c364:	bl	40c038 <ferror@plt+0x8798>
  41c368:	cbz	w0, 41c3a4 <ferror@plt+0x18b04>
  41c36c:	adrp	x0, 457000 <memcpy@GLIBC_2.17>
  41c370:	mov	x1, x21
  41c374:	add	x0, x0, #0xd40
  41c378:	mov	w4, #0x0                   	// #0
  41c37c:	mov	w3, #0x1                   	// #1
  41c380:	mov	w2, #0x0                   	// #0
  41c384:	bl	413488 <ferror@plt+0xfbe8>
  41c388:	cbz	w0, 41c3a4 <ferror@plt+0x18b04>
  41c38c:	ldr	w19, [x20, #40]
  41c390:	mov	w0, w19
  41c394:	ldp	x19, x20, [sp, #16]
  41c398:	ldr	x21, [sp, #32]
  41c39c:	ldp	x29, x30, [sp], #48
  41c3a0:	ret
  41c3a4:	mov	x1, x21
  41c3a8:	mov	w0, #0x1b                  	// #27
  41c3ac:	bl	40c038 <ferror@plt+0x8798>
  41c3b0:	cbz	w0, 41c3d4 <ferror@plt+0x18b34>
  41c3b4:	adrp	x0, 458000 <_sch_istable+0x1478>
  41c3b8:	mov	x1, x21
  41c3bc:	add	x0, x0, #0x7c0
  41c3c0:	mov	w4, #0x0                   	// #0
  41c3c4:	mov	w3, #0x1                   	// #1
  41c3c8:	mov	w2, #0x1c                  	// #28
  41c3cc:	bl	413488 <ferror@plt+0xfbe8>
  41c3d0:	cbnz	w0, 41c38c <ferror@plt+0x18aec>
  41c3d4:	mov	w0, #0xffffffff            	// #-1
  41c3d8:	str	w0, [x20, #40]
  41c3dc:	b	41c390 <ferror@plt+0x18af0>
  41c3e0:	mov	w19, #0x0                   	// #0
  41c3e4:	b	41c390 <ferror@plt+0x18af0>
  41c3e8:	stp	x29, x30, [sp, #-112]!
  41c3ec:	mov	x29, sp
  41c3f0:	stp	x19, x20, [sp, #16]
  41c3f4:	mov	x20, x0
  41c3f8:	mov	x0, x1
  41c3fc:	stp	x21, x22, [sp, #32]
  41c400:	ldr	x1, [x20, #48]
  41c404:	stp	x23, x24, [sp, #48]
  41c408:	stp	x25, x26, [sp, #64]
  41c40c:	stp	x27, x28, [sp, #80]
  41c410:	cbnz	x1, 41c450 <ferror@plt+0x18bb0>
  41c414:	mov	w2, #0x5                   	// #5
  41c418:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  41c41c:	mov	x0, #0x0                   	// #0
  41c420:	add	x1, x1, #0x65b
  41c424:	bl	403700 <dcgettext@plt>
  41c428:	ldr	x1, [x20, #16]
  41c42c:	bl	4037a0 <printf@plt>
  41c430:	mov	w0, #0x0                   	// #0
  41c434:	ldp	x19, x20, [sp, #16]
  41c438:	ldp	x21, x22, [sp, #32]
  41c43c:	ldp	x23, x24, [sp, #48]
  41c440:	ldp	x25, x26, [sp, #64]
  41c444:	ldp	x27, x28, [sp, #80]
  41c448:	ldp	x29, x30, [sp], #112
  41c44c:	ret
  41c450:	bl	41c32c <ferror@plt+0x18a8c>
  41c454:	cbnz	w0, 41c478 <ferror@plt+0x18bd8>
  41c458:	mov	w2, #0x5                   	// #5
  41c45c:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41c460:	mov	x0, #0x0                   	// #0
  41c464:	add	x1, x1, #0x8e8
  41c468:	bl	403700 <dcgettext@plt>
  41c46c:	ldr	x1, [x20, #16]
  41c470:	bl	42e008 <warn@@Base>
  41c474:	b	41c430 <ferror@plt+0x18b90>
  41c478:	adrp	x22, 459000 <_bfd_std_section+0x120>
  41c47c:	add	x22, x22, #0x4f8
  41c480:	mov	x0, x20
  41c484:	bl	40cc20 <ferror@plt+0x9380>
  41c488:	mov	x1, #0x8                   	// #8
  41c48c:	adrp	x25, 438000 <warn@@Base+0x9ff8>
  41c490:	ldr	w0, [x22, #40]
  41c494:	add	x25, x25, #0x93b
  41c498:	mov	w23, #0x0                   	// #0
  41c49c:	mov	w21, #0x0                   	// #0
  41c4a0:	add	w0, w0, #0x1
  41c4a4:	bl	403840 <xcalloc@plt>
  41c4a8:	mov	x19, x0
  41c4ac:	mov	w27, #0x68                  	// #104
  41c4b0:	mov	x28, #0xffffffff            	// #4294967295
  41c4b4:	ldr	w1, [x22, #40]
  41c4b8:	ubfiz	x0, x23, #3, #32
  41c4bc:	mov	w24, w23
  41c4c0:	add	x26, x19, x0
  41c4c4:	cmp	w21, w1
  41c4c8:	b.cc	41c52c <ferror@plt+0x18c8c>  // b.lo, b.ul, b.last
  41c4cc:	mov	x0, #0x68                  	// #104
  41c4d0:	bl	403290 <xmalloc@plt>
  41c4d4:	ldr	x1, [x20, #48]
  41c4d8:	str	x0, [x26]
  41c4dc:	str	x1, [x0, #32]
  41c4e0:	adrp	x3, 40a000 <ferror@plt+0x6760>
  41c4e4:	mov	x1, x24
  41c4e8:	adrp	x25, 438000 <warn@@Base+0x9ff8>
  41c4ec:	adrp	x24, 438000 <warn@@Base+0x9ff8>
  41c4f0:	add	x3, x3, #0x3e0
  41c4f4:	add	x25, x25, #0x9a9
  41c4f8:	add	x24, x24, #0x971
  41c4fc:	mov	x0, x19
  41c500:	mov	x2, #0x8                   	// #8
  41c504:	mov	x21, #0x0                   	// #0
  41c508:	bl	4030e0 <qsort@plt>
  41c50c:	cmp	w21, w23
  41c510:	b.cc	41c57c <ferror@plt+0x18cdc>  // b.lo, b.ul, b.last
  41c514:	mov	w0, #0xa                   	// #10
  41c518:	bl	403800 <putchar@plt>
  41c51c:	mov	x0, x19
  41c520:	bl	403510 <free@plt>
  41c524:	mov	w0, #0x1                   	// #1
  41c528:	b	41c434 <ferror@plt+0x18b94>
  41c52c:	ldr	x24, [x22, #48]
  41c530:	umaddl	x24, w21, w27, x24
  41c534:	ldr	x1, [x24, #32]
  41c538:	cmp	x1, x28
  41c53c:	b.eq	41c568 <ferror@plt+0x18cc8>  // b.none
  41c540:	ldr	x2, [x20, #48]
  41c544:	cmp	x1, x2
  41c548:	b.cc	41c570 <ferror@plt+0x18cd0>  // b.lo, b.ul, b.last
  41c54c:	mov	x1, x25
  41c550:	mov	w2, #0x5                   	// #5
  41c554:	mov	x0, #0x0                   	// #0
  41c558:	bl	403700 <dcgettext@plt>
  41c55c:	ldr	x1, [x24, #32]
  41c560:	mov	w2, w21
  41c564:	bl	42e008 <warn@@Base>
  41c568:	add	w21, w21, #0x1
  41c56c:	b	41c4b4 <ferror@plt+0x18c14>
  41c570:	add	w23, w23, #0x1
  41c574:	str	x24, [x19, x0]
  41c578:	b	41c568 <ferror@plt+0x18cc8>
  41c57c:	ldr	x0, [x19, x21, lsl #3]
  41c580:	mov	w2, #0x5                   	// #5
  41c584:	mov	x1, x24
  41c588:	mov	w28, #0x0                   	// #0
  41c58c:	ldr	w26, [x0]
  41c590:	mov	x0, #0x0                   	// #0
  41c594:	bl	403700 <dcgettext@plt>
  41c598:	mov	x22, x0
  41c59c:	ldr	x0, [x19, x21, lsl #3]
  41c5a0:	ldr	x1, [x0, #16]
  41c5a4:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  41c5a8:	add	x0, x0, #0xda5
  41c5ac:	bl	40a72c <ferror@plt+0x6e8c>
  41c5b0:	mov	x1, x0
  41c5b4:	mov	x0, x22
  41c5b8:	bl	4037a0 <printf@plt>
  41c5bc:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41c5c0:	add	x1, x1, #0x999
  41c5c4:	mov	w2, #0x5                   	// #5
  41c5c8:	mov	x0, #0x0                   	// #0
  41c5cc:	bl	403700 <dcgettext@plt>
  41c5d0:	bl	4037a0 <printf@plt>
  41c5d4:	ldr	x1, [x19, x21, lsl #3]
  41c5d8:	ldr	x0, [x20, #32]
  41c5dc:	ldr	x22, [x1, #32]
  41c5e0:	add	w1, w21, #0x1
  41c5e4:	add	x22, x0, x22
  41c5e8:	ldr	x1, [x19, x1, lsl #3]
  41c5ec:	ldr	x27, [x1, #32]
  41c5f0:	add	x27, x0, x27
  41c5f4:	cmp	x27, x22
  41c5f8:	adrp	x4, 45c000 <_bfd_std_section+0x3120>
  41c5fc:	b.hi	41c608 <ferror@plt+0x18d68>  // b.pmore
  41c600:	add	x21, x21, #0x1
  41c604:	b	41c50c <ferror@plt+0x18c6c>
  41c608:	ldr	x2, [x4, #680]
  41c60c:	mov	w1, w26
  41c610:	mov	x0, x22
  41c614:	add	x22, x22, w26, uxtw
  41c618:	blr	x2
  41c61c:	mov	x3, x0
  41c620:	mov	w2, #0x5                   	// #5
  41c624:	mov	x1, x25
  41c628:	mov	x0, #0x0                   	// #0
  41c62c:	str	x3, [sp, #104]
  41c630:	bl	403700 <dcgettext@plt>
  41c634:	mov	w1, w28
  41c638:	bl	4037a0 <printf@plt>
  41c63c:	ldr	x3, [sp, #104]
  41c640:	mov	w1, w26
  41c644:	add	w28, w28, #0x1
  41c648:	mov	x0, x3
  41c64c:	bl	40a8f0 <ferror@plt+0x7050>
  41c650:	mov	w0, #0xa                   	// #10
  41c654:	bl	403800 <putchar@plt>
  41c658:	b	41c5f4 <ferror@plt+0x18d54>
  41c65c:	stp	x29, x30, [sp, #-160]!
  41c660:	mov	x29, sp
  41c664:	stp	x23, x24, [sp, #48]
  41c668:	ldr	x23, [x0, #48]
  41c66c:	stp	x21, x22, [sp, #32]
  41c670:	mov	x21, x0
  41c674:	ldr	x22, [x0, #32]
  41c678:	stp	x19, x20, [sp, #16]
  41c67c:	stp	x25, x26, [sp, #64]
  41c680:	add	x20, x22, x23
  41c684:	stp	x27, x28, [sp, #80]
  41c688:	cbnz	x23, 41c6c8 <ferror@plt+0x18e28>
  41c68c:	mov	w2, #0x5                   	// #5
  41c690:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  41c694:	mov	x0, #0x0                   	// #0
  41c698:	add	x1, x1, #0x65b
  41c69c:	bl	403700 <dcgettext@plt>
  41c6a0:	ldr	x1, [x21, #16]
  41c6a4:	bl	4037a0 <printf@plt>
  41c6a8:	mov	w0, w23
  41c6ac:	ldp	x19, x20, [sp, #16]
  41c6b0:	ldp	x21, x22, [sp, #32]
  41c6b4:	ldp	x23, x24, [sp, #48]
  41c6b8:	ldp	x25, x26, [sp, #64]
  41c6bc:	ldp	x27, x28, [sp, #80]
  41c6c0:	ldp	x29, x30, [sp], #160
  41c6c4:	ret
  41c6c8:	ldr	x0, [x0, #16]
  41c6cc:	mov	x24, x1
  41c6d0:	adrp	x1, 439000 <warn@@Base+0xaff8>
  41c6d4:	add	x1, x1, #0x710
  41c6d8:	bl	4036d0 <strstr@plt>
  41c6dc:	str	x0, [sp, #112]
  41c6e0:	cbz	x0, 41c95c <ferror@plt+0x190bc>
  41c6e4:	add	x19, x22, #0x4
  41c6e8:	cmp	x19, x20
  41c6ec:	b.cc	41c7b0 <ferror@plt+0x18f10>  // b.lo, b.ul, b.last
  41c6f0:	cmp	x22, x20
  41c6f4:	csel	w1, w23, wzr, cc  // cc = lo, ul, last
  41c6f8:	sub	w0, w1, #0x1
  41c6fc:	cmp	w0, #0x7
  41c700:	b.hi	41c7c0 <ferror@plt+0x18f20>  // b.pmore
  41c704:	adrp	x26, 45c000 <_bfd_std_section+0x3120>
  41c708:	mov	x0, x22
  41c70c:	ldr	x2, [x26, #680]
  41c710:	blr	x2
  41c714:	mov	x25, x0
  41c718:	mov	x0, #0xffffffff            	// #4294967295
  41c71c:	cmp	x25, x0
  41c720:	b.ne	41c7d0 <ferror@plt+0x18f30>  // b.any
  41c724:	add	x27, x22, #0xc
  41c728:	cmp	x27, x20
  41c72c:	b.cc	41c7b8 <ferror@plt+0x18f18>  // b.lo, b.ul, b.last
  41c730:	sub	x1, x23, #0x4
  41c734:	cmp	x19, x20
  41c738:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41c73c:	sub	w0, w1, #0x1
  41c740:	cmp	w0, #0x7
  41c744:	b.hi	41c7dc <ferror@plt+0x18f3c>  // b.pmore
  41c748:	ldr	x2, [x26, #680]
  41c74c:	mov	x0, x19
  41c750:	mov	x19, x27
  41c754:	blr	x2
  41c758:	mov	x25, x0
  41c75c:	mov	w1, #0xc                   	// #12
  41c760:	mov	w0, #0x8                   	// #8
  41c764:	ldr	x2, [x21, #48]
  41c768:	add	x1, x25, w1, uxtw
  41c76c:	cmp	x1, x2
  41c770:	b.ls	41c7ec <ferror@plt+0x18f4c>  // b.plast
  41c774:	ldr	x1, [x21, #32]
  41c778:	sub	x1, x19, x1
  41c77c:	sub	x1, x1, w0, uxtw
  41c780:	mov	x0, x21
  41c784:	bl	409e04 <ferror@plt+0x6564>
  41c788:	mov	w23, w0
  41c78c:	cbnz	w0, 41c7ec <ferror@plt+0x18f4c>
  41c790:	mov	w2, #0x5                   	// #5
  41c794:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41c798:	mov	x0, #0x0                   	// #0
  41c79c:	add	x1, x1, #0x9af
  41c7a0:	bl	403700 <dcgettext@plt>
  41c7a4:	mov	x1, x25
  41c7a8:	bl	42e008 <warn@@Base>
  41c7ac:	b	41c6a8 <ferror@plt+0x18e08>
  41c7b0:	mov	w1, #0x4                   	// #4
  41c7b4:	b	41c6f8 <ferror@plt+0x18e58>
  41c7b8:	mov	w1, #0x8                   	// #8
  41c7bc:	b	41c73c <ferror@plt+0x18e9c>
  41c7c0:	mov	w0, #0x4                   	// #4
  41c7c4:	mov	w1, w0
  41c7c8:	mov	x25, #0x0                   	// #0
  41c7cc:	b	41c764 <ferror@plt+0x18ec4>
  41c7d0:	mov	w0, #0x4                   	// #4
  41c7d4:	mov	w1, w0
  41c7d8:	b	41c764 <ferror@plt+0x18ec4>
  41c7dc:	mov	x19, x27
  41c7e0:	mov	w0, #0x8                   	// #8
  41c7e4:	mov	w1, #0xc                   	// #12
  41c7e8:	b	41c7c8 <ferror@plt+0x18f28>
  41c7ec:	add	x25, x19, #0x2
  41c7f0:	cmp	x25, x20
  41c7f4:	b.cc	41c830 <ferror@plt+0x18f90>  // b.lo, b.ul, b.last
  41c7f8:	sub	x1, x20, x19
  41c7fc:	cmp	x19, x20
  41c800:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41c804:	sub	w0, w1, #0x1
  41c808:	cmp	w0, #0x7
  41c80c:	b.ls	41c838 <ferror@plt+0x18f98>  // b.plast
  41c810:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41c814:	add	x1, x1, #0xa0a
  41c818:	mov	w2, #0x5                   	// #5
  41c81c:	mov	x0, #0x0                   	// #0
  41c820:	bl	403700 <dcgettext@plt>
  41c824:	bl	42e008 <warn@@Base>
  41c828:	mov	w23, #0x0                   	// #0
  41c82c:	b	41c6a8 <ferror@plt+0x18e08>
  41c830:	mov	w1, #0x2                   	// #2
  41c834:	b	41c804 <ferror@plt+0x18f64>
  41c838:	adrp	x23, 45c000 <_bfd_std_section+0x3120>
  41c83c:	mov	x0, x19
  41c840:	ldr	x2, [x23, #680]
  41c844:	blr	x2
  41c848:	and	w0, w0, #0xffff
  41c84c:	cmp	w0, #0x5
  41c850:	b.ne	41c810 <ferror@plt+0x18f70>  // b.any
  41c854:	add	x26, x19, #0x3
  41c858:	cmp	x26, x20
  41c85c:	b.cc	41c8e8 <ferror@plt+0x19048>  // b.lo, b.ul, b.last
  41c860:	sub	x1, x20, x25
  41c864:	cmp	x25, x20
  41c868:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41c86c:	sub	w0, w1, #0x1
  41c870:	cmp	w0, #0x7
  41c874:	b.hi	41c8f0 <ferror@plt+0x19050>  // b.pmore
  41c878:	ldr	x2, [x23, #680]
  41c87c:	mov	x0, x25
  41c880:	blr	x2
  41c884:	and	w0, w0, #0xff
  41c888:	str	w0, [sp, #152]
  41c88c:	add	x25, x19, #0x4
  41c890:	cmp	x25, x20
  41c894:	b.cc	41c8f8 <ferror@plt+0x19058>  // b.lo, b.ul, b.last
  41c898:	sub	x1, x20, x26
  41c89c:	cmp	x26, x20
  41c8a0:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41c8a4:	sub	w0, w1, #0x1
  41c8a8:	cmp	w0, #0x7
  41c8ac:	b.hi	41c900 <ferror@plt+0x19060>  // b.pmore
  41c8b0:	ldr	x2, [x23, #680]
  41c8b4:	mov	x0, x26
  41c8b8:	blr	x2
  41c8bc:	ands	w26, w0, #0xff
  41c8c0:	b.eq	41c900 <ferror@plt+0x19060>  // b.none
  41c8c4:	mov	w2, #0x5                   	// #5
  41c8c8:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  41c8cc:	mov	x0, #0x0                   	// #0
  41c8d0:	add	x1, x1, #0xd91
  41c8d4:	bl	403700 <dcgettext@plt>
  41c8d8:	mov	w2, w26
  41c8dc:	ldr	x1, [x21, #16]
  41c8e0:	bl	42e008 <warn@@Base>
  41c8e4:	b	41c828 <ferror@plt+0x18f88>
  41c8e8:	mov	w1, #0x1                   	// #1
  41c8ec:	b	41c86c <ferror@plt+0x18fcc>
  41c8f0:	str	wzr, [sp, #152]
  41c8f4:	b	41c88c <ferror@plt+0x18fec>
  41c8f8:	mov	w1, #0x1                   	// #1
  41c8fc:	b	41c8a4 <ferror@plt+0x19004>
  41c900:	add	x19, x19, #0x8
  41c904:	cmp	x19, x20
  41c908:	b.cc	41c954 <ferror@plt+0x190b4>  // b.lo, b.ul, b.last
  41c90c:	sub	x1, x20, x25
  41c910:	cmp	x25, x20
  41c914:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41c918:	sub	w0, w1, #0x1
  41c91c:	cmp	w0, #0x7
  41c920:	b.hi	41c964 <ferror@plt+0x190c4>  // b.pmore
  41c924:	ldr	x2, [x23, #680]
  41c928:	mov	x0, x25
  41c92c:	blr	x2
  41c930:	mov	x23, x0
  41c934:	cbz	w0, 41c964 <ferror@plt+0x190c4>
  41c938:	mov	w2, #0x5                   	// #5
  41c93c:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41c940:	mov	x0, #0x0                   	// #0
  41c944:	add	x1, x1, #0xa4c
  41c948:	bl	403700 <dcgettext@plt>
  41c94c:	mov	w2, w23
  41c950:	b	41c8dc <ferror@plt+0x1903c>
  41c954:	mov	w1, #0x4                   	// #4
  41c958:	b	41c918 <ferror@plt+0x19078>
  41c95c:	mov	x19, x22
  41c960:	str	wzr, [sp, #152]
  41c964:	mov	x0, x24
  41c968:	bl	41c32c <ferror@plt+0x18a8c>
  41c96c:	cbz	w0, 41c9bc <ferror@plt+0x1911c>
  41c970:	adrp	x24, 459000 <_bfd_std_section+0x120>
  41c974:	add	x24, x24, #0x4f8
  41c978:	mov	x0, #0x0                   	// #0
  41c97c:	mov	w25, #0x0                   	// #0
  41c980:	mov	x3, #0x68                  	// #104
  41c984:	ldr	x1, [x24, #48]
  41c988:	ldr	w2, [x24, #40]
  41c98c:	add	x1, x1, #0x60
  41c990:	cmp	w2, w0
  41c994:	b.hi	41c9dc <ferror@plt+0x1913c>  // b.pmore
  41c998:	cbnz	w25, 41c9f0 <ferror@plt+0x19150>
  41c99c:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41c9a0:	add	x1, x1, #0xa89
  41c9a4:	mov	w2, #0x5                   	// #5
  41c9a8:	mov	x0, #0x0                   	// #0
  41c9ac:	bl	403700 <dcgettext@plt>
  41c9b0:	bl	4037a0 <printf@plt>
  41c9b4:	mov	w23, #0x1                   	// #1
  41c9b8:	b	41c6a8 <ferror@plt+0x18e08>
  41c9bc:	mov	w2, #0x5                   	// #5
  41c9c0:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41c9c4:	mov	x0, #0x0                   	// #0
  41c9c8:	add	x1, x1, #0x8e8
  41c9cc:	bl	403700 <dcgettext@plt>
  41c9d0:	ldr	x1, [x21, #16]
  41c9d4:	bl	42e008 <warn@@Base>
  41c9d8:	b	41c828 <ferror@plt+0x18f88>
  41c9dc:	mul	x4, x0, x3
  41c9e0:	add	x0, x0, #0x1
  41c9e4:	ldr	w4, [x1, x4]
  41c9e8:	add	w25, w25, w4
  41c9ec:	b	41c990 <ferror@plt+0x190f0>
  41c9f0:	ubfiz	x0, x25, #4, #32
  41c9f4:	bl	403290 <xmalloc@plt>
  41c9f8:	ldr	w1, [x24, #40]
  41c9fc:	mov	x23, x0
  41ca00:	mov	x6, x0
  41ca04:	mov	w26, w25
  41ca08:	ldr	x0, [x24, #48]
  41ca0c:	mov	w5, #0x0                   	// #0
  41ca10:	cmp	w1, w5
  41ca14:	b.ne	41cb48 <ferror@plt+0x192a8>  // b.any
  41ca18:	mov	x0, x23
  41ca1c:	mov	x1, x26
  41ca20:	adrp	x3, 40a000 <ferror@plt+0x6760>
  41ca24:	mov	x2, #0x10                  	// #16
  41ca28:	add	x3, x3, #0x3f8
  41ca2c:	bl	4030e0 <qsort@plt>
  41ca30:	ldr	w0, [x24, #2936]
  41ca34:	cbz	w0, 41ca60 <ferror@plt+0x191c0>
  41ca38:	ldr	x0, [x23]
  41ca3c:	cbz	x0, 41ca60 <ferror@plt+0x191c0>
  41ca40:	mov	w2, #0x5                   	// #5
  41ca44:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41ca48:	mov	x0, #0x0                   	// #0
  41ca4c:	add	x1, x1, #0xab1
  41ca50:	bl	403700 <dcgettext@plt>
  41ca54:	ldr	x2, [x23]
  41ca58:	ldr	x1, [x21, #16]
  41ca5c:	bl	42e008 <warn@@Base>
  41ca60:	mov	x0, x21
  41ca64:	bl	40cc20 <ferror@plt+0x9380>
  41ca68:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41ca6c:	add	x1, x1, #0xadb
  41ca70:	mov	w2, #0x5                   	// #5
  41ca74:	mov	x0, #0x0                   	// #0
  41ca78:	bl	403700 <dcgettext@plt>
  41ca7c:	mov	w27, #0x0                   	// #0
  41ca80:	bl	4037a0 <printf@plt>
  41ca84:	str	x23, [sp, #104]
  41ca88:	ldr	x0, [sp, #112]
  41ca8c:	adrp	x1, 40f000 <ferror@plt+0xb760>
  41ca90:	add	x1, x1, #0x678
  41ca94:	mov	x3, x22
  41ca98:	cmp	x0, #0x0
  41ca9c:	adrp	x0, 40d000 <ferror@plt+0x9760>
  41caa0:	add	x0, x0, #0x834
  41caa4:	csel	x0, x1, x0, ne  // ne = any
  41caa8:	str	x0, [sp, #120]
  41caac:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41cab0:	add	x0, x0, #0xb8d
  41cab4:	str	x0, [sp, #136]
  41cab8:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41cabc:	add	x0, x0, #0xb5d
  41cac0:	str	x0, [sp, #144]
  41cac4:	ldp	x0, x1, [sp, #104]
  41cac8:	ldr	x0, [x0, #8]
  41cacc:	cbz	x1, 41cb88 <ferror@plt+0x192e8>
  41cad0:	ldr	w6, [sp, #152]
  41cad4:	ldr	x1, [sp, #104]
  41cad8:	ldr	x26, [x1]
  41cadc:	sub	w1, w6, #0x2
  41cae0:	cmp	w1, #0x6
  41cae4:	add	x28, x22, x26
  41cae8:	b.ls	41cb90 <ferror@plt+0x192f0>  // b.plast
  41caec:	mov	w2, #0x5                   	// #5
  41caf0:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41caf4:	mov	x0, #0x0                   	// #0
  41caf8:	add	x1, x1, #0xaf6
  41cafc:	str	x3, [sp, #128]
  41cb00:	str	w6, [sp, #156]
  41cb04:	bl	403700 <dcgettext@plt>
  41cb08:	ldr	w6, [sp, #156]
  41cb0c:	mov	x2, x26
  41cb10:	mov	w1, w6
  41cb14:	bl	42e008 <warn@@Base>
  41cb18:	ldr	x3, [sp, #128]
  41cb1c:	add	w27, w27, #0x1
  41cb20:	ldr	x0, [sp, #104]
  41cb24:	cmp	w25, w27
  41cb28:	add	x0, x0, #0x10
  41cb2c:	str	x0, [sp, #104]
  41cb30:	b.ne	41cac4 <ferror@plt+0x19224>  // b.any
  41cb34:	mov	w0, #0xa                   	// #10
  41cb38:	bl	403800 <putchar@plt>
  41cb3c:	mov	x0, x23
  41cb40:	bl	403510 <free@plt>
  41cb44:	b	41c9b4 <ferror@plt+0x19114>
  41cb48:	ldr	w2, [x0, #96]
  41cb4c:	mov	x4, x6
  41cb50:	mov	x3, #0x0                   	// #0
  41cb54:	cmp	w2, w3
  41cb58:	b.hi	41cb70 <ferror@plt+0x192d0>  // b.pmore
  41cb5c:	ubfiz	x2, x2, #4, #32
  41cb60:	add	w5, w5, #0x1
  41cb64:	add	x6, x6, x2
  41cb68:	add	x0, x0, #0x68
  41cb6c:	b	41ca10 <ferror@plt+0x19170>
  41cb70:	ldr	x7, [x0, #88]
  41cb74:	ldr	x7, [x7, x3, lsl #3]
  41cb78:	add	x3, x3, #0x1
  41cb7c:	stp	x7, x0, [x4]
  41cb80:	add	x4, x4, #0x10
  41cb84:	b	41cb54 <ferror@plt+0x192b4>
  41cb88:	ldr	w6, [x0]
  41cb8c:	b	41cad4 <ferror@plt+0x19234>
  41cb90:	cmp	x22, x28
  41cb94:	ccmp	x20, x28, #0x0, ls  // ls = plast
  41cb98:	b.hi	41cbc4 <ferror@plt+0x19324>  // b.pmore
  41cb9c:	mov	w2, #0x5                   	// #5
  41cba0:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41cba4:	mov	x0, #0x0                   	// #0
  41cba8:	add	x1, x1, #0xb31
  41cbac:	str	x3, [sp, #128]
  41cbb0:	bl	403700 <dcgettext@plt>
  41cbb4:	mov	w2, w27
  41cbb8:	mov	x1, x26
  41cbbc:	bl	42e008 <warn@@Base>
  41cbc0:	b	41cb18 <ferror@plt+0x19278>
  41cbc4:	ldr	x0, [x0, #24]
  41cbc8:	str	x0, [sp, #128]
  41cbcc:	ldr	w0, [x24, #2936]
  41cbd0:	cbz	w0, 41cc08 <ferror@plt+0x19368>
  41cbd4:	cbz	w27, 41cc08 <ferror@plt+0x19368>
  41cbd8:	cmp	x19, x28
  41cbdc:	b.cs	41cc2c <ferror@plt+0x1938c>  // b.hs, b.nlast
  41cbe0:	ldr	x1, [sp, #144]
  41cbe4:	mov	w2, #0x5                   	// #5
  41cbe8:	str	w6, [sp, #156]
  41cbec:	mov	x0, #0x0                   	// #0
  41cbf0:	bl	403700 <dcgettext@plt>
  41cbf4:	ldr	x3, [x21, #16]
  41cbf8:	mov	x2, x26
  41cbfc:	sub	x1, x19, x22
  41cc00:	bl	42e008 <warn@@Base>
  41cc04:	ldr	w6, [sp, #156]
  41cc08:	ldp	x5, x4, [sp, #120]
  41cc0c:	mov	x3, x26
  41cc10:	mov	w2, w6
  41cc14:	mov	x1, x20
  41cc18:	mov	x0, x28
  41cc1c:	mov	x19, x28
  41cc20:	blr	x5
  41cc24:	mov	x3, x28
  41cc28:	b	41cb1c <ferror@plt+0x1927c>
  41cc2c:	b.ls	41cc08 <ferror@plt+0x19368>  // b.plast
  41cc30:	str	w6, [sp, #156]
  41cc34:	cmp	x3, x28
  41cc38:	b.eq	41cb1c <ferror@plt+0x1927c>  // b.none
  41cc3c:	mov	w2, #0x5                   	// #5
  41cc40:	ldr	x1, [sp, #136]
  41cc44:	b	41cbec <ferror@plt+0x1934c>
  41cc48:	stp	x29, x30, [sp, #-304]!
  41cc4c:	mov	x29, sp
  41cc50:	stp	x19, x20, [sp, #16]
  41cc54:	mov	x20, x0
  41cc58:	ldr	x0, [x0, #32]
  41cc5c:	stp	x21, x22, [sp, #32]
  41cc60:	mov	x22, x1
  41cc64:	ldr	x19, [x20, #16]
  41cc68:	mov	w1, #0x2e                  	// #46
  41cc6c:	stp	x23, x24, [sp, #48]
  41cc70:	stp	x25, x26, [sp, #64]
  41cc74:	stp	x27, x28, [sp, #80]
  41cc78:	str	x0, [sp, #112]
  41cc7c:	stp	x0, xzr, [sp, #288]
  41cc80:	mov	x0, x19
  41cc84:	bl	4033a0 <strrchr@plt>
  41cc88:	cbz	x0, 41cce8 <ferror@plt+0x19448>
  41cc8c:	adrp	x1, 439000 <warn@@Base+0xaff8>
  41cc90:	add	x1, x1, #0x881
  41cc94:	bl	4034b0 <strcmp@plt>
  41cc98:	cmp	w0, #0x0
  41cc9c:	cset	w0, eq  // eq = none
  41cca0:	str	w0, [sp, #192]
  41cca4:	ldr	x0, [x20, #48]
  41cca8:	str	x0, [sp, #160]
  41ccac:	cbnz	x0, 41ccf0 <ferror@plt+0x19450>
  41ccb0:	mov	w2, #0x5                   	// #5
  41ccb4:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  41ccb8:	add	x1, x1, #0x65b
  41ccbc:	bl	403700 <dcgettext@plt>
  41ccc0:	ldr	x1, [x20, #16]
  41ccc4:	bl	4037a0 <printf@plt>
  41ccc8:	mov	w0, #0x0                   	// #0
  41cccc:	ldp	x19, x20, [sp, #16]
  41ccd0:	ldp	x21, x22, [sp, #32]
  41ccd4:	ldp	x23, x24, [sp, #48]
  41ccd8:	ldp	x25, x26, [sp, #64]
  41ccdc:	ldp	x27, x28, [sp, #80]
  41cce0:	ldp	x29, x30, [sp], #304
  41cce4:	ret
  41cce8:	str	wzr, [sp, #192]
  41ccec:	b	41cca4 <ferror@plt+0x19404>
  41ccf0:	mov	x0, x19
  41ccf4:	adrp	x1, 439000 <warn@@Base+0xaff8>
  41ccf8:	add	x1, x1, #0x688
  41ccfc:	bl	4036d0 <strstr@plt>
  41cd00:	str	x0, [sp, #208]
  41cd04:	cbz	x0, 41d0d8 <ferror@plt+0x19838>
  41cd08:	ldr	x0, [sp, #112]
  41cd0c:	ldr	x1, [sp, #160]
  41cd10:	add	x19, x0, #0x4
  41cd14:	add	x21, x0, x1
  41cd18:	cmp	x19, x21
  41cd1c:	b.cc	41cdf4 <ferror@plt+0x19554>  // b.lo, b.ul, b.last
  41cd20:	cmp	x0, x21
  41cd24:	ldr	w0, [sp, #160]
  41cd28:	csel	w1, w0, wzr, cc  // cc = lo, ul, last
  41cd2c:	sub	w0, w1, #0x1
  41cd30:	cmp	w0, #0x7
  41cd34:	b.hi	41cd90 <ferror@plt+0x194f0>  // b.pmore
  41cd38:	adrp	x23, 45c000 <_bfd_std_section+0x3120>
  41cd3c:	ldr	x0, [sp, #112]
  41cd40:	ldr	x2, [x23, #680]
  41cd44:	blr	x2
  41cd48:	mov	x1, #0xffffffff            	// #4294967295
  41cd4c:	cmp	x0, x1
  41cd50:	b.ne	41cd90 <ferror@plt+0x194f0>  // b.any
  41cd54:	ldr	x0, [sp, #112]
  41cd58:	add	x24, x0, #0xc
  41cd5c:	cmp	x24, x21
  41cd60:	b.cc	41cdfc <ferror@plt+0x1955c>  // b.lo, b.ul, b.last
  41cd64:	ldr	x0, [sp, #160]
  41cd68:	cmp	x19, x21
  41cd6c:	sub	x1, x0, #0x4
  41cd70:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41cd74:	sub	w0, w1, #0x1
  41cd78:	cmp	w0, #0x7
  41cd7c:	b.hi	41cd8c <ferror@plt+0x194ec>  // b.pmore
  41cd80:	ldr	x2, [x23, #680]
  41cd84:	mov	x0, x19
  41cd88:	blr	x2
  41cd8c:	mov	x19, x24
  41cd90:	add	x26, x19, #0x2
  41cd94:	cmp	x26, x21
  41cd98:	b.cc	41ce04 <ferror@plt+0x19564>  // b.lo, b.ul, b.last
  41cd9c:	sub	x1, x21, x19
  41cda0:	cmp	x19, x21
  41cda4:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41cda8:	sub	w0, w1, #0x1
  41cdac:	cmp	w0, #0x7
  41cdb0:	b.hi	41ce0c <ferror@plt+0x1956c>  // b.pmore
  41cdb4:	adrp	x23, 45c000 <_bfd_std_section+0x3120>
  41cdb8:	mov	x0, x19
  41cdbc:	ldr	x2, [x23, #680]
  41cdc0:	blr	x2
  41cdc4:	and	w24, w0, #0xffff
  41cdc8:	cmp	w24, #0x5
  41cdcc:	b.eq	41ce14 <ferror@plt+0x19574>  // b.none
  41cdd0:	mov	w2, #0x5                   	// #5
  41cdd4:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41cdd8:	mov	x0, #0x0                   	// #0
  41cddc:	add	x1, x1, #0xbc1
  41cde0:	bl	403700 <dcgettext@plt>
  41cde4:	mov	w2, w24
  41cde8:	ldr	x1, [x20, #16]
  41cdec:	bl	42e008 <warn@@Base>
  41cdf0:	b	41ccc8 <ferror@plt+0x19428>
  41cdf4:	mov	w1, #0x4                   	// #4
  41cdf8:	b	41cd2c <ferror@plt+0x1948c>
  41cdfc:	mov	w1, #0x8                   	// #8
  41ce00:	b	41cd74 <ferror@plt+0x194d4>
  41ce04:	mov	w1, #0x2                   	// #2
  41ce08:	b	41cda8 <ferror@plt+0x19508>
  41ce0c:	mov	w24, #0x0                   	// #0
  41ce10:	b	41cdd0 <ferror@plt+0x19530>
  41ce14:	add	x25, x19, #0x3
  41ce18:	cmp	x25, x21
  41ce1c:	b.cc	41ce98 <ferror@plt+0x195f8>  // b.lo, b.ul, b.last
  41ce20:	sub	x1, x21, x26
  41ce24:	cmp	x26, x21
  41ce28:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41ce2c:	sub	w0, w1, #0x1
  41ce30:	cmp	w0, #0x7
  41ce34:	b.hi	41ce44 <ferror@plt+0x195a4>  // b.pmore
  41ce38:	ldr	x2, [x23, #680]
  41ce3c:	mov	x0, x26
  41ce40:	blr	x2
  41ce44:	add	x24, x19, #0x4
  41ce48:	cmp	x24, x21
  41ce4c:	b.cc	41cea0 <ferror@plt+0x19600>  // b.lo, b.ul, b.last
  41ce50:	sub	x1, x21, x25
  41ce54:	cmp	x25, x21
  41ce58:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41ce5c:	sub	w0, w1, #0x1
  41ce60:	cmp	w0, #0x7
  41ce64:	b.hi	41cea8 <ferror@plt+0x19608>  // b.pmore
  41ce68:	ldr	x2, [x23, #680]
  41ce6c:	mov	x0, x25
  41ce70:	blr	x2
  41ce74:	ands	w25, w0, #0xff
  41ce78:	b.eq	41cea8 <ferror@plt+0x19608>  // b.none
  41ce7c:	mov	w2, #0x5                   	// #5
  41ce80:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  41ce84:	mov	x0, #0x0                   	// #0
  41ce88:	add	x1, x1, #0xd91
  41ce8c:	bl	403700 <dcgettext@plt>
  41ce90:	mov	w2, w25
  41ce94:	b	41cde8 <ferror@plt+0x19548>
  41ce98:	mov	w1, #0x1                   	// #1
  41ce9c:	b	41ce2c <ferror@plt+0x1958c>
  41cea0:	mov	w1, #0x1                   	// #1
  41cea4:	b	41ce5c <ferror@plt+0x195bc>
  41cea8:	add	x19, x19, #0x8
  41ceac:	cmp	x19, x21
  41ceb0:	b.cc	41cefc <ferror@plt+0x1965c>  // b.lo, b.ul, b.last
  41ceb4:	sub	x1, x21, x24
  41ceb8:	cmp	x24, x21
  41cebc:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41cec0:	sub	w0, w1, #0x1
  41cec4:	cmp	w0, #0x7
  41cec8:	b.hi	41cf04 <ferror@plt+0x19664>  // b.pmore
  41cecc:	ldr	x2, [x23, #680]
  41ced0:	mov	x0, x24
  41ced4:	blr	x2
  41ced8:	mov	x21, x0
  41cedc:	cbz	w0, 41cf04 <ferror@plt+0x19664>
  41cee0:	mov	w2, #0x5                   	// #5
  41cee4:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41cee8:	mov	x0, #0x0                   	// #0
  41ceec:	add	x1, x1, #0xc05
  41cef0:	bl	403700 <dcgettext@plt>
  41cef4:	mov	w2, w21
  41cef8:	b	41cde8 <ferror@plt+0x19548>
  41cefc:	mov	w1, #0x4                   	// #4
  41cf00:	b	41cec0 <ferror@plt+0x19620>
  41cf04:	ldr	x0, [sp, #112]
  41cf08:	sub	x19, x19, x0
  41cf0c:	mov	x0, x22
  41cf10:	bl	41c32c <ferror@plt+0x18a8c>
  41cf14:	cbz	w0, 41d0e0 <ferror@plt+0x19840>
  41cf18:	adrp	x0, 459000 <_bfd_std_section+0x120>
  41cf1c:	add	x0, x0, #0x4f8
  41cf20:	str	x0, [sp, #96]
  41cf24:	mov	w1, #0x1                   	// #1
  41cf28:	mov	w2, #0x0                   	// #0
  41cf2c:	mov	w27, #0x0                   	// #0
  41cf30:	ldr	w9, [x0, #40]
  41cf34:	mov	x6, #0x0                   	// #0
  41cf38:	ldr	x0, [x0, #48]
  41cf3c:	mov	x5, #0x0                   	// #0
  41cf40:	mov	w22, #0x0                   	// #0
  41cf44:	str	w1, [sp, #144]
  41cf48:	add	x0, x0, #0x30
  41cf4c:	mov	w1, #0x0                   	// #0
  41cf50:	cmp	w9, w2
  41cf54:	b.ne	41d100 <ferror@plt+0x19860>  // b.any
  41cf58:	cbnz	w1, 41cf74 <ferror@plt+0x196d4>
  41cf5c:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41cf60:	add	x1, x1, #0xc42
  41cf64:	mov	w2, #0x5                   	// #5
  41cf68:	mov	x0, #0x0                   	// #0
  41cf6c:	bl	403700 <dcgettext@plt>
  41cf70:	bl	42db14 <error@@Base>
  41cf74:	ldr	x0, [sp, #96]
  41cf78:	mov	w21, #0x68                  	// #104
  41cf7c:	ldr	x0, [x0, #48]
  41cf80:	umaddl	x21, w27, w21, x0
  41cf84:	ldr	w0, [x21, #72]
  41cf88:	cbz	w0, 41cfec <ferror@plt+0x1974c>
  41cf8c:	ldr	x0, [x21, #48]
  41cf90:	ldr	x0, [x0]
  41cf94:	cmp	x0, x19
  41cf98:	b.eq	41cfec <ferror@plt+0x1974c>  // b.none
  41cf9c:	ldr	x0, [x21, #56]
  41cfa0:	ldr	x0, [x0]
  41cfa4:	cmp	x0, x19
  41cfa8:	b.eq	41cfec <ferror@plt+0x1974c>  // b.none
  41cfac:	mov	w2, #0x5                   	// #5
  41cfb0:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41cfb4:	mov	x0, #0x0                   	// #0
  41cfb8:	add	x1, x1, #0xc6d
  41cfbc:	bl	403700 <dcgettext@plt>
  41cfc0:	mov	x19, x0
  41cfc4:	ldr	x0, [x21, #48]
  41cfc8:	ldr	x23, [x20, #16]
  41cfcc:	ldr	x1, [x0]
  41cfd0:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  41cfd4:	add	x0, x0, #0xda5
  41cfd8:	bl	40a72c <ferror@plt+0x6e8c>
  41cfdc:	mov	x2, x0
  41cfe0:	mov	x1, x23
  41cfe4:	mov	x0, x19
  41cfe8:	bl	42e008 <warn@@Base>
  41cfec:	ldr	w0, [sp, #144]
  41cff0:	cbnz	w0, 41d1a4 <ferror@plt+0x19904>
  41cff4:	mov	w0, w22
  41cff8:	mov	x1, #0x4                   	// #4
  41cffc:	bl	41104c <ferror@plt+0xd7ac>
  41d000:	str	x0, [sp, #152]
  41d004:	mov	x0, x20
  41d008:	bl	40cc20 <ferror@plt+0x9380>
  41d00c:	mov	x0, x20
  41d010:	mov	x1, #0x0                   	// #0
  41d014:	bl	409e04 <ferror@plt+0x6564>
  41d018:	cbz	w0, 41d034 <ferror@plt+0x19794>
  41d01c:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41d020:	add	x1, x1, #0xc99
  41d024:	mov	w2, #0x5                   	// #5
  41d028:	mov	x0, #0x0                   	// #0
  41d02c:	bl	403700 <dcgettext@plt>
  41d030:	bl	4037a0 <printf@plt>
  41d034:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41d038:	add	x1, x1, #0xced
  41d03c:	mov	w2, #0x5                   	// #5
  41d040:	mov	x0, #0x0                   	// #0
  41d044:	bl	403700 <dcgettext@plt>
  41d048:	bl	4037a0 <printf@plt>
  41d04c:	str	wzr, [sp, #240]
  41d050:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  41d054:	add	x0, x0, #0xece
  41d058:	str	x0, [sp, #200]
  41d05c:	ldr	x0, [sp, #96]
  41d060:	ldr	w0, [x0, #40]
  41d064:	cmp	w0, w27
  41d068:	b.hi	41d1ac <ferror@plt+0x1990c>  // b.pmore
  41d06c:	ldr	x0, [x20, #32]
  41d070:	ldr	x3, [x20, #48]
  41d074:	add	x0, x0, x3
  41d078:	ldr	x3, [sp, #288]
  41d07c:	cmp	x0, x3
  41d080:	b.ls	41d0c0 <ferror@plt+0x19820>  // b.plast
  41d084:	sub	x3, x0, x3
  41d088:	mov	w4, #0x5                   	// #5
  41d08c:	adrp	x2, 439000 <warn@@Base+0xaff8>
  41d090:	adrp	x1, 439000 <warn@@Base+0xaff8>
  41d094:	add	x2, x2, #0x6d
  41d098:	add	x1, x1, #0xa2
  41d09c:	mov	x0, #0x0                   	// #0
  41d0a0:	bl	4035d0 <dcngettext@plt>
  41d0a4:	ldr	x1, [x20, #32]
  41d0a8:	ldr	x2, [x20, #48]
  41d0ac:	ldr	x3, [sp, #288]
  41d0b0:	add	x1, x1, x2
  41d0b4:	ldr	x2, [x20, #16]
  41d0b8:	sub	x1, x1, x3
  41d0bc:	bl	42e008 <warn@@Base>
  41d0c0:	mov	w0, #0xa                   	// #10
  41d0c4:	bl	403800 <putchar@plt>
  41d0c8:	ldr	x0, [sp, #152]
  41d0cc:	bl	403510 <free@plt>
  41d0d0:	mov	w0, #0x1                   	// #1
  41d0d4:	b	41cccc <ferror@plt+0x1942c>
  41d0d8:	mov	x19, #0x0                   	// #0
  41d0dc:	b	41cf0c <ferror@plt+0x1966c>
  41d0e0:	mov	w2, #0x5                   	// #5
  41d0e4:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41d0e8:	mov	x0, #0x0                   	// #0
  41d0ec:	add	x1, x1, #0x8e8
  41d0f0:	bl	403700 <dcgettext@plt>
  41d0f4:	ldr	x1, [x20, #16]
  41d0f8:	bl	42e008 <warn@@Base>
  41d0fc:	b	41ccc8 <ferror@plt+0x19428>
  41d100:	ldr	w3, [x0, #24]
  41d104:	ldr	w4, [sp, #144]
  41d108:	cmp	w22, w3
  41d10c:	csel	w22, w22, w3, cs  // cs = hs, nlast
  41d110:	cmp	w3, #0x0
  41d114:	csel	w4, w4, wzr, ne  // ne = any
  41d118:	cbz	w4, 41d184 <ferror@plt+0x198e4>
  41d11c:	cbnz	w1, 41d190 <ferror@plt+0x198f0>
  41d120:	ldr	x1, [x0]
  41d124:	mov	w27, w2
  41d128:	ldr	x5, [x1]
  41d12c:	ldr	x1, [x0, #8]
  41d130:	ldr	x6, [x1]
  41d134:	mov	w1, #0x1                   	// #1
  41d138:	ubfiz	x4, x1, #3, #32
  41d13c:	b	41d174 <ferror@plt+0x198d4>
  41d140:	ldr	x7, [x0]
  41d144:	ldr	x7, [x7, x4]
  41d148:	cmp	x7, x5
  41d14c:	b.cc	41d198 <ferror@plt+0x198f8>  // b.lo, b.ul, b.last
  41d150:	ldr	x8, [x0, #8]
  41d154:	ldr	x8, [x8, x4]
  41d158:	b.ne	41d164 <ferror@plt+0x198c4>  // b.any
  41d15c:	cmp	x6, x8
  41d160:	b.hi	41d198 <ferror@plt+0x198f8>  // b.pmore
  41d164:	add	w1, w1, #0x1
  41d168:	add	x4, x4, #0x8
  41d16c:	mov	x6, x8
  41d170:	mov	x5, x7
  41d174:	cmp	w1, w3
  41d178:	b.cc	41d140 <ferror@plt+0x198a0>  // b.lo, b.ul, b.last
  41d17c:	mov	w1, #0x1                   	// #1
  41d180:	str	w1, [sp, #144]
  41d184:	add	w2, w2, #0x1
  41d188:	add	x0, x0, #0x68
  41d18c:	b	41cf50 <ferror@plt+0x196b0>
  41d190:	mov	w1, #0x0                   	// #0
  41d194:	b	41d138 <ferror@plt+0x19898>
  41d198:	mov	w1, #0x1                   	// #1
  41d19c:	str	wzr, [sp, #144]
  41d1a0:	b	41d184 <ferror@plt+0x198e4>
  41d1a4:	str	xzr, [sp, #152]
  41d1a8:	b	41d004 <ferror@plt+0x19764>
  41d1ac:	mov	w0, #0x68                  	// #104
  41d1b0:	umull	x0, w27, w0
  41d1b4:	str	x0, [sp, #136]
  41d1b8:	ldr	w0, [sp, #144]
  41d1bc:	cbnz	w0, 41d20c <ferror@plt+0x1996c>
  41d1c0:	ldr	x0, [sp, #96]
  41d1c4:	mov	w2, #0x0                   	// #0
  41d1c8:	ldr	x1, [sp, #136]
  41d1cc:	ldr	x0, [x0, #48]
  41d1d0:	add	x0, x0, x1
  41d1d4:	ldr	w1, [x0, #72]
  41d1d8:	cmp	w1, w2
  41d1dc:	b.hi	41d21c <ferror@plt+0x1997c>  // b.pmore
  41d1e0:	ldr	x3, [sp, #96]
  41d1e4:	mov	w1, w1
  41d1e8:	ldp	x2, x0, [x0, #48]
  41d1ec:	str	x2, [x3, #56]
  41d1f0:	mov	x2, x3
  41d1f4:	adrp	x3, 40a000 <ferror@plt+0x6760>
  41d1f8:	add	x3, x3, #0x390
  41d1fc:	str	x0, [x2, #64]
  41d200:	mov	x2, #0x4                   	// #4
  41d204:	ldr	x0, [sp, #152]
  41d208:	bl	4030e0 <qsort@plt>
  41d20c:	mov	w0, #0x1                   	// #1
  41d210:	str	wzr, [sp, #148]
  41d214:	str	w0, [sp, #184]
  41d218:	b	41d3ac <ferror@plt+0x19b0c>
  41d21c:	ldr	x1, [sp, #152]
  41d220:	str	w2, [x1, w2, uxtw #2]
  41d224:	add	w2, w2, #0x1
  41d228:	b	41d1d4 <ferror@plt+0x19934>
  41d22c:	ldr	w0, [sp, #144]
  41d230:	cbnz	w0, 41d3d4 <ferror@plt+0x19b34>
  41d234:	ldr	w1, [sp, #148]
  41d238:	ldr	x0, [sp, #152]
  41d23c:	ldr	w0, [x0, w1, uxtw #2]
  41d240:	ldr	w1, [sp, #148]
  41d244:	mov	w0, w0
  41d248:	ldp	x4, x3, [x2, #48]
  41d24c:	cbz	w1, 41d284 <ferror@plt+0x199e4>
  41d250:	ldr	w5, [sp, #144]
  41d254:	sub	w1, w1, #0x1
  41d258:	cbz	w5, 41d3dc <ferror@plt+0x19b3c>
  41d25c:	lsl	x1, x1, #3
  41d260:	lsl	x5, x0, #3
  41d264:	ldr	x7, [x4, x1]
  41d268:	ldr	x6, [x4, x5]
  41d26c:	cmp	x7, x6
  41d270:	b.ne	41d284 <ferror@plt+0x199e4>  // b.any
  41d274:	ldr	x6, [x3, x1]
  41d278:	ldr	x1, [x3, x5]
  41d27c:	cmp	x6, x1
  41d280:	b.eq	41d3a0 <ferror@plt+0x19b00>  // b.none
  41d284:	ldr	x1, [x2, #64]
  41d288:	ldr	w1, [x1, x0, lsl #2]
  41d28c:	lsl	x0, x0, #3
  41d290:	str	w1, [sp, #196]
  41d294:	ldr	x1, [sp, #112]
  41d298:	ldr	x21, [x4, x0]
  41d29c:	ldr	x19, [x3, x0]
  41d2a0:	add	x1, x1, x21
  41d2a4:	str	x1, [sp, #128]
  41d2a8:	cmn	x19, #0x1
  41d2ac:	b.eq	41d3e8 <ferror@plt+0x19b48>  // b.none
  41d2b0:	ldr	x0, [sp, #112]
  41d2b4:	add	x0, x0, x19
  41d2b8:	str	x0, [sp, #104]
  41d2bc:	ldr	x0, [x2, #24]
  41d2c0:	str	x0, [sp, #120]
  41d2c4:	ldr	x0, [sp, #104]
  41d2c8:	ldr	x1, [sp, #128]
  41d2cc:	cmp	x0, #0x0
  41d2d0:	cset	w0, ne  // ne = any
  41d2d4:	str	w0, [sp, #188]
  41d2d8:	cmp	w0, #0x0
  41d2dc:	ldr	x0, [sp, #104]
  41d2e0:	ccmp	x0, x1, #0x2, ne  // ne = any
  41d2e4:	b.cs	41d318 <ferror@plt+0x19a78>  // b.hs, b.nlast
  41d2e8:	mov	x3, x1
  41d2ec:	mov	w2, w27
  41d2f0:	add	x1, sp, #0x128
  41d2f4:	str	x0, [sp, #296]
  41d2f8:	mov	x0, x20
  41d2fc:	bl	40fabc <ferror@plt+0xc21c>
  41d300:	ldr	x1, [sp, #104]
  41d304:	ldr	x0, [sp, #288]
  41d308:	cmp	x0, x1
  41d30c:	b.ne	41d318 <ferror@plt+0x19a78>  // b.any
  41d310:	ldr	x0, [sp, #296]
  41d314:	str	x0, [sp, #288]
  41d318:	ldr	w1, [sp, #184]
  41d31c:	ldr	w0, [sp, #240]
  41d320:	eor	w1, w1, #0x1
  41d324:	eor	w0, w0, #0x1
  41d328:	orr	w0, w0, w1
  41d32c:	cbnz	w0, 41d404 <ferror@plt+0x19b64>
  41d330:	ldr	x1, [sp, #128]
  41d334:	ldr	x0, [sp, #288]
  41d338:	cmp	x0, x1
  41d33c:	b.cs	41d3f0 <ferror@plt+0x19b50>  // b.hs, b.nlast
  41d340:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41d344:	add	x1, x1, #0xd28
  41d348:	mov	w2, #0x5                   	// #5
  41d34c:	mov	x0, #0x0                   	// #0
  41d350:	bl	403700 <dcgettext@plt>
  41d354:	ldr	x3, [sp, #112]
  41d358:	mov	x2, x21
  41d35c:	ldr	x1, [sp, #288]
  41d360:	sub	x1, x1, x3
  41d364:	bl	42e008 <warn@@Base>
  41d368:	ldr	x0, [sp, #128]
  41d36c:	str	x0, [sp, #288]
  41d370:	ldr	x0, [sp, #104]
  41d374:	str	x0, [sp, #296]
  41d378:	ldr	x0, [sp, #160]
  41d37c:	cmp	x0, x21
  41d380:	b.hi	41d410 <ferror@plt+0x19b70>  // b.pmore
  41d384:	mov	w2, #0x5                   	// #5
  41d388:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41d38c:	mov	x0, #0x0                   	// #0
  41d390:	add	x1, x1, #0xda1
  41d394:	bl	403700 <dcgettext@plt>
  41d398:	mov	x1, x21
  41d39c:	bl	42e008 <warn@@Base>
  41d3a0:	ldr	w0, [sp, #148]
  41d3a4:	add	w0, w0, #0x1
  41d3a8:	str	w0, [sp, #148]
  41d3ac:	ldr	x0, [sp, #96]
  41d3b0:	ldr	w1, [sp, #148]
  41d3b4:	ldr	x2, [x0, #48]
  41d3b8:	ldr	x0, [sp, #136]
  41d3bc:	add	x2, x2, x0
  41d3c0:	ldr	w0, [x2, #72]
  41d3c4:	cmp	w0, w1
  41d3c8:	b.hi	41d22c <ferror@plt+0x1998c>  // b.pmore
  41d3cc:	add	w27, w27, #0x1
  41d3d0:	b	41d05c <ferror@plt+0x197bc>
  41d3d4:	ldr	w0, [sp, #148]
  41d3d8:	b	41d240 <ferror@plt+0x199a0>
  41d3dc:	ldr	x5, [sp, #152]
  41d3e0:	ldr	w1, [x5, x1, lsl #2]
  41d3e4:	b	41d25c <ferror@plt+0x199bc>
  41d3e8:	str	xzr, [sp, #104]
  41d3ec:	b	41d2bc <ferror@plt+0x19a1c>
  41d3f0:	b.ls	41d368 <ferror@plt+0x19ac8>  // b.plast
  41d3f4:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41d3f8:	mov	w2, #0x5                   	// #5
  41d3fc:	add	x1, x1, #0xd60
  41d400:	b	41d34c <ferror@plt+0x19aac>
  41d404:	mov	w0, #0x1                   	// #1
  41d408:	str	w0, [sp, #240]
  41d40c:	b	41d368 <ferror@plt+0x19ac8>
  41d410:	ldr	w0, [sp, #188]
  41d414:	cmp	w0, #0x0
  41d418:	ldr	x0, [sp, #160]
  41d41c:	ccmp	x0, x19, #0x2, ne  // ne = any
  41d420:	b.hi	41d440 <ferror@plt+0x19ba0>  // b.pmore
  41d424:	mov	w2, #0x5                   	// #5
  41d428:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41d42c:	mov	x0, #0x0                   	// #0
  41d430:	add	x1, x1, #0xd9c
  41d434:	bl	403700 <dcgettext@plt>
  41d438:	mov	x1, x19
  41d43c:	b	41d39c <ferror@plt+0x19afc>
  41d440:	ldr	x0, [sp, #208]
  41d444:	cbnz	x0, 41deac <ferror@plt+0x1a60c>
  41d448:	ldr	x19, [x20, #32]
  41d44c:	ldr	x0, [x20, #48]
  41d450:	ldr	w1, [sp, #192]
  41d454:	add	x19, x19, x0
  41d458:	ldr	x0, [sp, #96]
  41d45c:	ldr	w0, [x0, #40]
  41d460:	cmp	w27, w0
  41d464:	cbz	w1, 41da64 <ferror@plt+0x1a1c4>
  41d468:	b.cc	41d48c <ferror@plt+0x19bec>  // b.lo, b.ul, b.last
  41d46c:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41d470:	add	x1, x1, #0xdd7
  41d474:	mov	w2, #0x5                   	// #5
  41d478:	mov	x0, #0x0                   	// #0
  41d47c:	bl	403700 <dcgettext@plt>
  41d480:	mov	w1, w27
  41d484:	bl	42e008 <warn@@Base>
  41d488:	b	41d680 <ferror@plt+0x19de0>
  41d48c:	ldr	x0, [sp, #96]
  41d490:	ldr	x2, [sp, #136]
  41d494:	ldr	x1, [x0, #48]
  41d498:	ldr	x0, [sp, #136]
  41d49c:	ldr	w26, [x1, x2]
  41d4a0:	add	x0, x1, x0
  41d4a4:	sub	w1, w26, #0x2
  41d4a8:	cmp	w1, #0x6
  41d4ac:	b.hi	41d514 <ferror@plt+0x19c74>  // b.pmore
  41d4b0:	ldr	x1, [x0, #16]
  41d4b4:	adrp	x24, 45c000 <_bfd_std_section+0x3120>
  41d4b8:	ldr	x23, [sp, #104]
  41d4bc:	add	x24, x24, #0x2a8
  41d4c0:	ldr	x22, [sp, #128]
  41d4c4:	str	x1, [sp, #120]
  41d4c8:	ldp	w1, w0, [x0, #4]
  41d4cc:	str	w1, [sp, #168]
  41d4d0:	str	w0, [sp, #176]
  41d4d4:	ldr	x0, [sp, #200]
  41d4d8:	ldr	x1, [sp, #288]
  41d4dc:	sub	x1, x22, x1
  41d4e0:	add	x1, x1, x21
  41d4e4:	bl	4037a0 <printf@plt>
  41d4e8:	cmp	x22, x19
  41d4ec:	b.cc	41d538 <ferror@plt+0x19c98>  // b.lo, b.ul, b.last
  41d4f0:	mov	w2, #0x5                   	// #5
  41d4f4:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41d4f8:	mov	x0, #0x0                   	// #0
  41d4fc:	add	x1, x1, #0xe3e
  41d500:	bl	403700 <dcgettext@plt>
  41d504:	mov	x1, x21
  41d508:	bl	42e008 <warn@@Base>
  41d50c:	str	x22, [sp, #288]
  41d510:	b	41d9e0 <ferror@plt+0x1a140>
  41d514:	mov	w2, #0x5                   	// #5
  41d518:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41d51c:	mov	x0, #0x0                   	// #0
  41d520:	add	x1, x1, #0xe08
  41d524:	bl	403700 <dcgettext@plt>
  41d528:	mov	w2, w27
  41d52c:	mov	w1, w26
  41d530:	bl	42e008 <warn@@Base>
  41d534:	b	41d680 <ferror@plt+0x19de0>
  41d538:	add	x28, x22, #0x1
  41d53c:	cmp	x28, x19
  41d540:	b.cc	41d65c <ferror@plt+0x19dbc>  // b.lo, b.ul, b.last
  41d544:	sub	x0, x19, x22
  41d548:	mov	w1, w0
  41d54c:	sub	w0, w0, #0x1
  41d550:	cmp	w0, #0x7
  41d554:	b.hi	41d664 <ferror@plt+0x19dc4>  // b.pmore
  41d558:	ldr	x2, [x24]
  41d55c:	mov	x0, x22
  41d560:	blr	x2
  41d564:	mov	x7, x0
  41d568:	mov	w25, w0
  41d56c:	cbz	x23, 41d63c <ferror@plt+0x19d9c>
  41d570:	sub	w0, w0, #0x2
  41d574:	cmp	w0, #0x2
  41d578:	b.hi	41d63c <ferror@plt+0x19d9c>  // b.pmore
  41d57c:	ldr	x6, [sp, #288]
  41d580:	add	x4, sp, #0x11c
  41d584:	add	x3, sp, #0x118
  41d588:	mov	x1, x19
  41d58c:	sub	x6, x23, x6
  41d590:	mov	x0, x23
  41d594:	add	x6, x6, x21
  41d598:	mov	w2, #0x0                   	// #0
  41d59c:	stp	x6, x7, [sp, #224]
  41d5a0:	bl	40da44 <ferror@plt+0xa1a4>
  41d5a4:	mov	x2, x0
  41d5a8:	ldr	w0, [sp, #280]
  41d5ac:	str	x2, [sp, #216]
  41d5b0:	add	x23, x23, x0
  41d5b4:	ldr	w0, [sp, #284]
  41d5b8:	bl	40c10c <ferror@plt+0x886c>
  41d5bc:	ldr	x2, [sp, #216]
  41d5c0:	mov	w1, #0x8                   	// #8
  41d5c4:	mov	x0, x2
  41d5c8:	bl	40d810 <ferror@plt+0x9f70>
  41d5cc:	add	x4, sp, #0x11c
  41d5d0:	add	x3, sp, #0x118
  41d5d4:	mov	x1, x19
  41d5d8:	mov	x0, x23
  41d5dc:	mov	w2, #0x0                   	// #0
  41d5e0:	bl	40da44 <ferror@plt+0xa1a4>
  41d5e4:	mov	x2, x0
  41d5e8:	ldr	w0, [sp, #280]
  41d5ec:	str	x2, [sp, #216]
  41d5f0:	add	x23, x23, x0
  41d5f4:	ldr	w0, [sp, #284]
  41d5f8:	bl	40c10c <ferror@plt+0x886c>
  41d5fc:	ldr	x2, [sp, #216]
  41d600:	mov	w1, #0x8                   	// #8
  41d604:	mov	x0, x2
  41d608:	bl	40d810 <ferror@plt+0x9f70>
  41d60c:	mov	w2, #0x5                   	// #5
  41d610:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41d614:	mov	x0, #0x0                   	// #0
  41d618:	add	x1, x1, #0xe79
  41d61c:	bl	403700 <dcgettext@plt>
  41d620:	ldr	x6, [sp, #224]
  41d624:	adrp	x3, 433000 <warn@@Base+0x4ff8>
  41d628:	mov	w2, #0x8                   	// #8
  41d62c:	add	x3, x3, #0x268
  41d630:	mov	x1, x6
  41d634:	bl	4037a0 <printf@plt>
  41d638:	ldr	x7, [sp, #232]
  41d63c:	cmp	w7, #0x4
  41d640:	b.hi	41d9c0 <ferror@plt+0x1a120>  // b.pmore
  41d644:	adrp	x0, 43a000 <warn@@Base+0xbff8>
  41d648:	add	x0, x0, #0x7d4
  41d64c:	ldrh	w0, [x0, w25, uxtw #1]
  41d650:	adr	x1, 41d65c <ferror@plt+0x19dbc>
  41d654:	add	x0, x1, w0, sxth #2
  41d658:	br	x0
  41d65c:	mov	w1, #0x1                   	// #1
  41d660:	b	41d558 <ferror@plt+0x19cb8>
  41d664:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  41d668:	add	x1, x1, #0xeda
  41d66c:	mov	w2, #0x5                   	// #5
  41d670:	mov	x0, #0x0                   	// #0
  41d674:	stp	x28, x23, [sp, #288]
  41d678:	bl	403700 <dcgettext@plt>
  41d67c:	bl	4037a0 <printf@plt>
  41d680:	ldp	w1, w0, [sp, #184]
  41d684:	tst	w0, w1
  41d688:	b.eq	41e3bc <ferror@plt+0x1ab1c>  // b.none
  41d68c:	ldr	x1, [sp, #104]
  41d690:	ldr	x0, [sp, #288]
  41d694:	cmp	x0, x1
  41d698:	b.eq	41e3c8 <ferror@plt+0x1ab28>  // b.none
  41d69c:	ldr	x1, [sp, #128]
  41d6a0:	ldr	x0, [sp, #296]
  41d6a4:	cmp	x0, x1
  41d6a8:	b.eq	41e3c8 <ferror@plt+0x1ab28>  // b.none
  41d6ac:	adrp	x1, 439000 <warn@@Base+0xaff8>
  41d6b0:	add	x1, x1, #0x26
  41d6b4:	mov	w2, #0x5                   	// #5
  41d6b8:	mov	x0, #0x0                   	// #0
  41d6bc:	bl	403700 <dcgettext@plt>
  41d6c0:	bl	42e008 <warn@@Base>
  41d6c4:	str	wzr, [sp, #184]
  41d6c8:	ldr	x1, [sp, #104]
  41d6cc:	ldr	x0, [sp, #288]
  41d6d0:	cmp	x0, x1
  41d6d4:	b.ne	41d3a0 <ferror@plt+0x19b00>  // b.any
  41d6d8:	ldr	x3, [sp, #296]
  41d6dc:	mov	w2, w27
  41d6e0:	add	x1, sp, #0x120
  41d6e4:	mov	x0, x20
  41d6e8:	bl	40fabc <ferror@plt+0xc21c>
  41d6ec:	b	41d3a0 <ferror@plt+0x19b00>
  41d6f0:	add	x4, sp, #0x11c
  41d6f4:	add	x3, sp, #0x118
  41d6f8:	mov	x1, x19
  41d6fc:	mov	x0, x28
  41d700:	mov	w2, #0x0                   	// #0
  41d704:	bl	40da44 <ferror@plt+0xa1a4>
  41d708:	ldr	w22, [sp, #280]
  41d70c:	mov	x25, x0
  41d710:	tst	x0, #0xffffffff00000000
  41d714:	add	x22, x28, x22
  41d718:	b.eq	41d728 <ferror@plt+0x19e88>  // b.none
  41d71c:	ldr	w0, [sp, #284]
  41d720:	orr	w0, w0, #0x2
  41d724:	str	w0, [sp, #284]
  41d728:	ldr	w0, [sp, #284]
  41d72c:	bl	40c10c <ferror@plt+0x886c>
  41d730:	mov	w0, w25
  41d734:	bl	40cbd4 <ferror@plt+0x9334>
  41d738:	cmp	x23, #0x0
  41d73c:	mov	w0, #0x9                   	// #9
  41d740:	adrp	x2, 433000 <warn@@Base+0x4ff8>
  41d744:	mov	w1, #0x15                  	// #21
  41d748:	add	x2, x2, #0x268
  41d74c:	csel	w1, w1, w0, ne  // ne = any
  41d750:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  41d754:	add	x0, x0, #0x186
  41d758:	bl	4037a0 <printf@plt>
  41d75c:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41d760:	add	x1, x1, #0xe97
  41d764:	mov	w2, #0x5                   	// #5
  41d768:	mov	x0, #0x0                   	// #0
  41d76c:	bl	403700 <dcgettext@plt>
  41d770:	bl	4037a0 <printf@plt>
  41d774:	b	41d4d4 <ferror@plt+0x19c34>
  41d778:	add	x4, sp, #0x11c
  41d77c:	add	x3, sp, #0x118
  41d780:	mov	x1, x19
  41d784:	mov	x0, x28
  41d788:	mov	w2, #0x0                   	// #0
  41d78c:	bl	40da44 <ferror@plt+0xa1a4>
  41d790:	ldr	w22, [sp, #280]
  41d794:	mov	x25, x0
  41d798:	tst	x0, #0xffffffff00000000
  41d79c:	add	x22, x28, x22
  41d7a0:	b.eq	41d7b0 <ferror@plt+0x19f10>  // b.none
  41d7a4:	ldr	w0, [sp, #284]
  41d7a8:	orr	w0, w0, #0x2
  41d7ac:	str	w0, [sp, #284]
  41d7b0:	ldr	w0, [sp, #284]
  41d7b4:	bl	40c10c <ferror@plt+0x886c>
  41d7b8:	mov	w0, w25
  41d7bc:	bl	40cbd4 <ferror@plt+0x9334>
  41d7c0:	mov	x0, x22
  41d7c4:	add	x4, sp, #0x11c
  41d7c8:	add	x3, sp, #0x118
  41d7cc:	mov	x1, x19
  41d7d0:	mov	w2, #0x0                   	// #0
  41d7d4:	bl	40da44 <ferror@plt+0xa1a4>
  41d7d8:	mov	x25, x0
  41d7dc:	tst	x0, #0xffffffff00000000
  41d7e0:	ldr	w0, [sp, #280]
  41d7e4:	add	x22, x22, x0
  41d7e8:	b.eq	41d7f8 <ferror@plt+0x19f58>  // b.none
  41d7ec:	ldr	w0, [sp, #284]
  41d7f0:	orr	w0, w0, #0x2
  41d7f4:	str	w0, [sp, #284]
  41d7f8:	ldr	w0, [sp, #284]
  41d7fc:	bl	40c10c <ferror@plt+0x886c>
  41d800:	mov	w0, w25
  41d804:	bl	40cbd4 <ferror@plt+0x9334>
  41d808:	add	x25, x22, #0x2
  41d80c:	cmp	x25, x19
  41d810:	b.hi	41d4f0 <ferror@plt+0x19c50>  // b.pmore
  41d814:	b.ne	41d9e8 <ferror@plt+0x1a148>  // b.any
  41d818:	sub	x1, x19, x22
  41d81c:	cmp	x22, x19
  41d820:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41d824:	sub	w0, w1, #0x1
  41d828:	cmp	w0, #0x7
  41d82c:	b.hi	41d9f0 <ferror@plt+0x1a150>  // b.pmore
  41d830:	ldr	x2, [x24]
  41d834:	mov	x0, x22
  41d838:	blr	x2
  41d83c:	and	w22, w0, #0xffff
  41d840:	and	x4, x22, #0xffff
  41d844:	add	x22, x25, w22, uxth
  41d848:	cmp	x22, x19
  41d84c:	b.ls	41d9f8 <ferror@plt+0x1a158>  // b.plast
  41d850:	mov	w2, #0x5                   	// #5
  41d854:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41d858:	mov	x0, #0x0                   	// #0
  41d85c:	add	x1, x1, #0xe3e
  41d860:	bl	403700 <dcgettext@plt>
  41d864:	mov	x22, x25
  41d868:	mov	x1, x21
  41d86c:	bl	42e008 <warn@@Base>
  41d870:	b	41d50c <ferror@plt+0x19c6c>
  41d874:	add	x4, sp, #0x11c
  41d878:	add	x3, sp, #0x118
  41d87c:	mov	x1, x19
  41d880:	mov	x0, x28
  41d884:	mov	w2, #0x0                   	// #0
  41d888:	bl	40da44 <ferror@plt+0xa1a4>
  41d88c:	ldr	w25, [sp, #280]
  41d890:	mov	x22, x0
  41d894:	tst	x0, #0xffffffff00000000
  41d898:	add	x25, x28, x25
  41d89c:	b.eq	41d8ac <ferror@plt+0x1a00c>  // b.none
  41d8a0:	ldr	w0, [sp, #284]
  41d8a4:	orr	w0, w0, #0x2
  41d8a8:	str	w0, [sp, #284]
  41d8ac:	ldr	w0, [sp, #284]
  41d8b0:	bl	40c10c <ferror@plt+0x886c>
  41d8b4:	mov	w0, w22
  41d8b8:	add	x22, x25, #0x4
  41d8bc:	bl	40cbd4 <ferror@plt+0x9334>
  41d8c0:	cmp	x22, x19
  41d8c4:	b.cc	41d900 <ferror@plt+0x1a060>  // b.lo, b.ul, b.last
  41d8c8:	sub	x1, x19, x25
  41d8cc:	cmp	x25, x19
  41d8d0:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41d8d4:	sub	w0, w1, #0x1
  41d8d8:	cmp	w0, #0x7
  41d8dc:	b.hi	41d908 <ferror@plt+0x1a068>  // b.pmore
  41d8e0:	ldr	x2, [x24]
  41d8e4:	mov	x0, x25
  41d8e8:	blr	x2
  41d8ec:	mov	w1, w0
  41d8f0:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41d8f4:	add	x0, x0, #0xeb7
  41d8f8:	bl	4037a0 <printf@plt>
  41d8fc:	b	41d808 <ferror@plt+0x19f68>
  41d900:	mov	w1, #0x4                   	// #4
  41d904:	b	41d8d4 <ferror@plt+0x1a034>
  41d908:	mov	w1, #0x0                   	// #0
  41d90c:	b	41d8f0 <ferror@plt+0x1a050>
  41d910:	add	x2, x22, #0x5
  41d914:	cmp	x2, x19
  41d918:	b.cc	41d9a0 <ferror@plt+0x1a100>  // b.lo, b.ul, b.last
  41d91c:	sub	x1, x19, x28
  41d920:	cmp	x28, x19
  41d924:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41d928:	sub	w0, w1, #0x1
  41d92c:	cmp	w0, #0x7
  41d930:	b.hi	41d9a8 <ferror@plt+0x1a108>  // b.pmore
  41d934:	ldr	x3, [x24]
  41d938:	mov	x0, x28
  41d93c:	str	x2, [sp, #216]
  41d940:	blr	x3
  41d944:	mov	w1, w0
  41d948:	ldr	x2, [sp, #216]
  41d94c:	adrp	x25, 438000 <warn@@Base+0x9ff8>
  41d950:	add	x25, x25, #0xeb7
  41d954:	add	x22, x22, #0x9
  41d958:	mov	x0, x25
  41d95c:	str	x2, [sp, #216]
  41d960:	bl	4037a0 <printf@plt>
  41d964:	cmp	x22, x19
  41d968:	ldr	x2, [sp, #216]
  41d96c:	b.cc	41d9b0 <ferror@plt+0x1a110>  // b.lo, b.ul, b.last
  41d970:	sub	x1, x19, x2
  41d974:	cmp	x2, x19
  41d978:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41d97c:	sub	w0, w1, #0x1
  41d980:	cmp	w0, #0x7
  41d984:	b.hi	41d9b8 <ferror@plt+0x1a118>  // b.pmore
  41d988:	ldr	x3, [x24]
  41d98c:	mov	x0, x2
  41d990:	blr	x3
  41d994:	mov	w1, w0
  41d998:	mov	x0, x25
  41d99c:	b	41d8f8 <ferror@plt+0x1a058>
  41d9a0:	mov	w1, #0x4                   	// #4
  41d9a4:	b	41d928 <ferror@plt+0x1a088>
  41d9a8:	mov	w1, #0x0                   	// #0
  41d9ac:	b	41d94c <ferror@plt+0x1a0ac>
  41d9b0:	mov	w1, #0x4                   	// #4
  41d9b4:	b	41d97c <ferror@plt+0x1a0dc>
  41d9b8:	mov	w1, #0x0                   	// #0
  41d9bc:	b	41d998 <ferror@plt+0x1a0f8>
  41d9c0:	mov	w2, #0x5                   	// #5
  41d9c4:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41d9c8:	mov	x0, #0x0                   	// #0
  41d9cc:	add	x1, x1, #0xebd
  41d9d0:	bl	403700 <dcgettext@plt>
  41d9d4:	mov	w1, w25
  41d9d8:	bl	42e008 <warn@@Base>
  41d9dc:	str	x28, [sp, #288]
  41d9e0:	str	x23, [sp, #296]
  41d9e4:	b	41d680 <ferror@plt+0x19de0>
  41d9e8:	mov	w1, #0x2                   	// #2
  41d9ec:	b	41d824 <ferror@plt+0x19f84>
  41d9f0:	mov	w22, #0x0                   	// #0
  41d9f4:	b	41d840 <ferror@plt+0x19fa0>
  41d9f8:	mov	w0, #0x28                  	// #40
  41d9fc:	str	x4, [sp, #216]
  41da00:	bl	403800 <putchar@plt>
  41da04:	ldr	w2, [sp, #168]
  41da08:	mov	x6, x20
  41da0c:	ldr	w3, [sp, #176]
  41da10:	mov	w1, w26
  41da14:	ldr	x5, [sp, #120]
  41da18:	mov	x0, x25
  41da1c:	ldr	x4, [sp, #216]
  41da20:	bl	40dec4 <ferror@plt+0xa624>
  41da24:	mov	w25, w0
  41da28:	mov	w0, #0x29                  	// #41
  41da2c:	bl	403800 <putchar@plt>
  41da30:	ldr	w0, [sp, #196]
  41da34:	cmp	w25, #0x0
  41da38:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  41da3c:	b.ne	41da58 <ferror@plt+0x1a1b8>  // b.any
  41da40:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  41da44:	add	x1, x1, #0x696
  41da48:	mov	w2, #0x5                   	// #5
  41da4c:	mov	x0, #0x0                   	// #0
  41da50:	bl	403700 <dcgettext@plt>
  41da54:	bl	4037a0 <printf@plt>
  41da58:	mov	w0, #0xa                   	// #10
  41da5c:	bl	403800 <putchar@plt>
  41da60:	b	41d4d4 <ferror@plt+0x19c34>
  41da64:	b.cc	41da78 <ferror@plt+0x1a1d8>  // b.lo, b.ul, b.last
  41da68:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41da6c:	mov	w2, #0x5                   	// #5
  41da70:	add	x1, x1, #0xee5
  41da74:	b	41d478 <ferror@plt+0x19bd8>
  41da78:	ldr	x0, [sp, #96]
  41da7c:	ldr	x2, [sp, #136]
  41da80:	ldr	x1, [x0, #48]
  41da84:	ldr	x0, [sp, #136]
  41da88:	ldr	w23, [x1, x2]
  41da8c:	add	x0, x1, x0
  41da90:	sub	w1, w23, #0x2
  41da94:	cmp	w1, #0x6
  41da98:	b.hi	41db24 <ferror@plt+0x1a284>  // b.pmore
  41da9c:	ldr	x1, [x0, #16]
  41daa0:	str	x1, [sp, #224]
  41daa4:	ldp	w1, w0, [x0, #4]
  41daa8:	str	w0, [sp, #244]
  41daac:	lsl	w0, w23, #1
  41dab0:	str	x0, [sp, #248]
  41dab4:	lsl	w0, w23, #3
  41dab8:	str	w1, [sp, #232]
  41dabc:	sub	w1, w0, #0x1
  41dac0:	mov	x0, #0xfffffffffffffffe    	// #-2
  41dac4:	ldr	x22, [sp, #128]
  41dac8:	lsl	x0, x0, x1
  41dacc:	mvn	x0, x0
  41dad0:	str	x0, [sp, #216]
  41dad4:	ldr	x0, [sp, #104]
  41dad8:	str	x0, [sp, #168]
  41dadc:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41dae0:	add	x0, x0, #0xf30
  41dae4:	str	x0, [sp, #256]
  41dae8:	ldr	x0, [sp, #248]
  41daec:	ldr	x26, [sp, #288]
  41daf0:	add	x0, x22, x0
  41daf4:	cmp	x19, x0
  41daf8:	sub	x26, x22, x26
  41dafc:	add	x26, x26, x21
  41db00:	b.cs	41db44 <ferror@plt+0x1a2a4>  // b.hs, b.nlast
  41db04:	mov	w2, #0x5                   	// #5
  41db08:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41db0c:	mov	x0, #0x0                   	// #0
  41db10:	add	x1, x1, #0xe3e
  41db14:	bl	403700 <dcgettext@plt>
  41db18:	mov	x1, x21
  41db1c:	bl	42e008 <warn@@Base>
  41db20:	b	41dc04 <ferror@plt+0x1a364>
  41db24:	mov	w2, #0x5                   	// #5
  41db28:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41db2c:	mov	x0, #0x0                   	// #0
  41db30:	add	x1, x1, #0xe08
  41db34:	bl	403700 <dcgettext@plt>
  41db38:	mov	w2, w27
  41db3c:	mov	w1, w23
  41db40:	b	41d530 <ferror@plt+0x19c90>
  41db44:	ldr	x0, [sp, #200]
  41db48:	mov	x1, x26
  41db4c:	add	x24, x22, w23, uxtw
  41db50:	mov	w28, w23
  41db54:	bl	4037a0 <printf@plt>
  41db58:	cmp	x24, x19
  41db5c:	b.cc	41dc10 <ferror@plt+0x1a370>  // b.lo, b.ul, b.last
  41db60:	sub	x1, x19, x22
  41db64:	cmp	x22, x19
  41db68:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41db6c:	sub	w0, w1, #0x1
  41db70:	cmp	w0, #0x7
  41db74:	b.hi	41dc18 <ferror@plt+0x1a378>  // b.pmore
  41db78:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41db7c:	ldr	x2, [x0, #680]
  41db80:	mov	x0, x22
  41db84:	blr	x2
  41db88:	mov	x25, x0
  41db8c:	add	x22, x24, x28
  41db90:	cmp	x22, x19
  41db94:	b.cc	41dc20 <ferror@plt+0x1a380>  // b.lo, b.ul, b.last
  41db98:	sub	x1, x19, x24
  41db9c:	cmp	x24, x19
  41dba0:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41dba4:	sub	w0, w1, #0x1
  41dba8:	cmp	w0, #0x7
  41dbac:	b.hi	41dc28 <ferror@plt+0x1a388>  // b.pmore
  41dbb0:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41dbb4:	ldr	x2, [x0, #680]
  41dbb8:	mov	x0, x24
  41dbbc:	blr	x2
  41dbc0:	mov	x24, x0
  41dbc4:	orr	x0, x25, x24
  41dbc8:	cbnz	x0, 41dc30 <ferror@plt+0x1a390>
  41dbcc:	mov	x1, x26
  41dbd0:	mov	x0, x20
  41dbd4:	bl	409e04 <ferror@plt+0x6564>
  41dbd8:	cbnz	w0, 41dc30 <ferror@plt+0x1a390>
  41dbdc:	add	x1, x26, x28
  41dbe0:	mov	x0, x20
  41dbe4:	bl	409e04 <ferror@plt+0x6564>
  41dbe8:	cbnz	w0, 41dc30 <ferror@plt+0x1a390>
  41dbec:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  41dbf0:	add	x1, x1, #0xeda
  41dbf4:	mov	w2, #0x5                   	// #5
  41dbf8:	mov	x0, #0x0                   	// #0
  41dbfc:	bl	403700 <dcgettext@plt>
  41dc00:	bl	4037a0 <printf@plt>
  41dc04:	ldr	x0, [sp, #168]
  41dc08:	stp	x22, x0, [sp, #288]
  41dc0c:	b	41d680 <ferror@plt+0x19de0>
  41dc10:	mov	w1, w23
  41dc14:	b	41db6c <ferror@plt+0x1a2cc>
  41dc18:	mov	x25, #0x0                   	// #0
  41dc1c:	b	41db8c <ferror@plt+0x1a2ec>
  41dc20:	mov	w1, w23
  41dc24:	b	41dba4 <ferror@plt+0x1a304>
  41dc28:	mov	x24, #0x0                   	// #0
  41dc2c:	b	41dbc4 <ferror@plt+0x1a324>
  41dc30:	ldr	x0, [sp, #216]
  41dc34:	bics	xzr, x0, x25
  41dc38:	b.ne	41dc7c <ferror@plt+0x1a3dc>  // b.any
  41dc3c:	bics	xzr, x0, x24
  41dc40:	b.eq	41dc7c <ferror@plt+0x1a3dc>  // b.none
  41dc44:	mov	w1, w23
  41dc48:	mov	x0, x25
  41dc4c:	bl	40a8f0 <ferror@plt+0x7050>
  41dc50:	mov	w1, w23
  41dc54:	mov	x0, x24
  41dc58:	bl	40a8f0 <ferror@plt+0x7050>
  41dc5c:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  41dc60:	add	x1, x1, #0x6b0
  41dc64:	mov	w2, #0x5                   	// #5
  41dc68:	mov	x0, #0x0                   	// #0
  41dc6c:	bl	403700 <dcgettext@plt>
  41dc70:	bl	4037a0 <printf@plt>
  41dc74:	str	x24, [sp, #120]
  41dc78:	b	41dae8 <ferror@plt+0x1a248>
  41dc7c:	ldr	x0, [sp, #168]
  41dc80:	cbz	x0, 41dda4 <ferror@plt+0x1a504>
  41dc84:	ldr	x5, [sp, #288]
  41dc88:	add	x4, sp, #0x11c
  41dc8c:	add	x3, sp, #0x118
  41dc90:	mov	w2, #0x0                   	// #0
  41dc94:	sub	x5, x0, x5
  41dc98:	mov	x1, x19
  41dc9c:	add	x5, x5, x21
  41dca0:	str	x5, [sp, #264]
  41dca4:	bl	40da44 <ferror@plt+0xa1a4>
  41dca8:	str	x0, [sp, #176]
  41dcac:	ldr	x0, [sp, #168]
  41dcb0:	ldr	w28, [sp, #280]
  41dcb4:	add	x28, x0, x28
  41dcb8:	ldr	w0, [sp, #284]
  41dcbc:	bl	40c10c <ferror@plt+0x886c>
  41dcc0:	ldr	x0, [sp, #176]
  41dcc4:	mov	w1, w23
  41dcc8:	bl	40d810 <ferror@plt+0x9f70>
  41dccc:	add	x3, sp, #0x118
  41dcd0:	add	x4, sp, #0x11c
  41dcd4:	mov	w2, #0x0                   	// #0
  41dcd8:	mov	x1, x19
  41dcdc:	mov	x0, x28
  41dce0:	bl	40da44 <ferror@plt+0xa1a4>
  41dce4:	mov	x26, x0
  41dce8:	ldr	w0, [sp, #280]
  41dcec:	add	x0, x28, x0
  41dcf0:	str	x0, [sp, #168]
  41dcf4:	ldr	w0, [sp, #284]
  41dcf8:	bl	40c10c <ferror@plt+0x886c>
  41dcfc:	mov	w1, w23
  41dd00:	mov	x0, x26
  41dd04:	bl	40d810 <ferror@plt+0x9f70>
  41dd08:	mov	w2, #0x5                   	// #5
  41dd0c:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41dd10:	mov	x0, #0x0                   	// #0
  41dd14:	add	x1, x1, #0xe79
  41dd18:	bl	403700 <dcgettext@plt>
  41dd1c:	ldr	x5, [sp, #264]
  41dd20:	adrp	x3, 433000 <warn@@Base+0x4ff8>
  41dd24:	mov	w2, #0x8                   	// #8
  41dd28:	add	x3, x3, #0x268
  41dd2c:	mov	x1, x5
  41dd30:	bl	4037a0 <printf@plt>
  41dd34:	add	x28, x22, #0x2
  41dd38:	cmp	x28, x19
  41dd3c:	b.hi	41db04 <ferror@plt+0x1a264>  // b.pmore
  41dd40:	b.ne	41ddb0 <ferror@plt+0x1a510>  // b.any
  41dd44:	sub	x1, x19, x22
  41dd48:	cmp	x22, x19
  41dd4c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41dd50:	sub	w0, w1, #0x1
  41dd54:	cmp	w0, #0x7
  41dd58:	b.hi	41ddb8 <ferror@plt+0x1a518>  // b.pmore
  41dd5c:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41dd60:	ldr	x2, [x0, #680]
  41dd64:	mov	x0, x22
  41dd68:	blr	x2
  41dd6c:	and	w22, w0, #0xffff
  41dd70:	and	x4, x22, #0xffff
  41dd74:	add	x22, x28, w22, uxth
  41dd78:	cmp	x22, x19
  41dd7c:	b.ls	41ddc0 <ferror@plt+0x1a520>  // b.plast
  41dd80:	mov	w2, #0x5                   	// #5
  41dd84:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41dd88:	mov	x0, #0x0                   	// #0
  41dd8c:	add	x1, x1, #0xe3e
  41dd90:	bl	403700 <dcgettext@plt>
  41dd94:	mov	x22, x28
  41dd98:	mov	x1, x21
  41dd9c:	bl	42e008 <warn@@Base>
  41dda0:	b	41dc04 <ferror@plt+0x1a364>
  41dda4:	mov	x26, #0xffffffffffffffff    	// #-1
  41dda8:	str	x26, [sp, #176]
  41ddac:	b	41dd34 <ferror@plt+0x1a494>
  41ddb0:	mov	w1, #0x2                   	// #2
  41ddb4:	b	41dd50 <ferror@plt+0x1a4b0>
  41ddb8:	mov	w22, #0x0                   	// #0
  41ddbc:	b	41dd70 <ferror@plt+0x1a4d0>
  41ddc0:	ldr	x0, [sp, #120]
  41ddc4:	mov	w1, w23
  41ddc8:	str	x4, [sp, #264]
  41ddcc:	add	x0, x25, x0
  41ddd0:	bl	40a8f0 <ferror@plt+0x7050>
  41ddd4:	ldr	x0, [sp, #120]
  41ddd8:	mov	w1, w23
  41dddc:	add	x0, x24, x0
  41dde0:	bl	40a8f0 <ferror@plt+0x7050>
  41dde4:	mov	w0, #0x28                  	// #40
  41dde8:	bl	403800 <putchar@plt>
  41ddec:	ldr	w2, [sp, #232]
  41ddf0:	mov	x6, x20
  41ddf4:	ldr	w3, [sp, #244]
  41ddf8:	mov	w1, w23
  41ddfc:	ldr	x5, [sp, #224]
  41de00:	mov	x0, x28
  41de04:	ldr	x4, [sp, #264]
  41de08:	bl	40dec4 <ferror@plt+0xa624>
  41de0c:	mov	w28, w0
  41de10:	mov	w0, #0x29                  	// #41
  41de14:	bl	403800 <putchar@plt>
  41de18:	ldr	w0, [sp, #196]
  41de1c:	cmp	w28, #0x0
  41de20:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  41de24:	b.ne	41de40 <ferror@plt+0x1a5a0>  // b.any
  41de28:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  41de2c:	add	x1, x1, #0x696
  41de30:	mov	w2, #0x5                   	// #5
  41de34:	mov	x0, #0x0                   	// #0
  41de38:	bl	403700 <dcgettext@plt>
  41de3c:	bl	4037a0 <printf@plt>
  41de40:	cmp	x25, x24
  41de44:	ldr	x1, [sp, #176]
  41de48:	cset	w0, eq  // eq = none
  41de4c:	cmp	w0, #0x0
  41de50:	ccmp	x1, x26, #0x0, ne  // ne = any
  41de54:	b.ne	41de88 <ferror@plt+0x1a5e8>  // b.any
  41de58:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41de5c:	add	x1, x1, #0xf20
  41de60:	mov	w2, #0x5                   	// #5
  41de64:	mov	x0, #0x0                   	// #0
  41de68:	bl	403700 <dcgettext@plt>
  41de6c:	adrp	x1, 458000 <_sch_istable+0x1478>
  41de70:	ldr	x1, [x1, #3800]
  41de74:	bl	402fe0 <fputs@plt>
  41de78:	mov	w0, #0xa                   	// #10
  41de7c:	bl	403800 <putchar@plt>
  41de80:	ldr	x24, [sp, #120]
  41de84:	b	41dc74 <ferror@plt+0x1a3d4>
  41de88:	cmp	x25, x24
  41de8c:	b.hi	41dea0 <ferror@plt+0x1a600>  // b.pmore
  41de90:	cmp	w0, #0x0
  41de94:	ldr	x0, [sp, #176]
  41de98:	ccmp	x0, x26, #0x0, ne  // ne = any
  41de9c:	b.ls	41de78 <ferror@plt+0x1a5d8>  // b.plast
  41dea0:	mov	w2, #0x5                   	// #5
  41dea4:	ldr	x1, [sp, #256]
  41dea8:	b	41de64 <ferror@plt+0x1a5c4>
  41deac:	ldr	w0, [sp, #192]
  41deb0:	cbz	w0, 41ded0 <ferror@plt+0x1a630>
  41deb4:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41deb8:	add	x1, x1, #0xf3f
  41debc:	mov	w2, #0x5                   	// #5
  41dec0:	mov	x0, #0x0                   	// #0
  41dec4:	bl	403700 <dcgettext@plt>
  41dec8:	bl	42e008 <warn@@Base>
  41decc:	b	41d680 <ferror@plt+0x19de0>
  41ded0:	ldr	x0, [sp, #96]
  41ded4:	ldr	w0, [x0, #40]
  41ded8:	cmp	w27, w0
  41dedc:	b.cc	41def0 <ferror@plt+0x1a650>  // b.lo, b.ul, b.last
  41dee0:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41dee4:	mov	w2, #0x5                   	// #5
  41dee8:	add	x1, x1, #0xf5a
  41deec:	b	41d478 <ferror@plt+0x19bd8>
  41def0:	ldr	x0, [sp, #96]
  41def4:	ldr	x2, [sp, #136]
  41def8:	ldr	x1, [x0, #48]
  41defc:	ldr	x0, [sp, #136]
  41df00:	ldr	w25, [x1, x2]
  41df04:	add	x0, x1, x0
  41df08:	sub	w1, w25, #0x2
  41df0c:	cmp	w1, #0x6
  41df10:	b.hi	41df88 <ferror@plt+0x1a6e8>  // b.pmore
  41df14:	ldr	x22, [x20, #32]
  41df18:	mov	x24, #0xffffffffffffffff    	// #-1
  41df1c:	ldr	x1, [x20, #48]
  41df20:	mov	x23, x24
  41df24:	ldr	x26, [sp, #104]
  41df28:	add	x22, x22, x1
  41df2c:	ldr	x1, [x0, #16]
  41df30:	str	x1, [sp, #224]
  41df34:	ldp	w1, w0, [x0, #4]
  41df38:	str	w1, [sp, #232]
  41df3c:	ldr	x19, [sp, #128]
  41df40:	str	w0, [sp, #244]
  41df44:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41df48:	add	x0, x0, #0x2a8
  41df4c:	str	x0, [sp, #216]
  41df50:	ldr	x1, [sp, #288]
  41df54:	add	x28, x19, #0x1
  41df58:	cmp	x22, x28
  41df5c:	sub	x1, x19, x1
  41df60:	add	x1, x1, x21
  41df64:	b.cs	41dfa8 <ferror@plt+0x1a708>  // b.hs, b.nlast
  41df68:	mov	w2, #0x5                   	// #5
  41df6c:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41df70:	mov	x0, #0x0                   	// #0
  41df74:	add	x1, x1, #0xe3e
  41df78:	bl	403700 <dcgettext@plt>
  41df7c:	mov	x1, x21
  41df80:	bl	42e008 <warn@@Base>
  41df84:	b	41e240 <ferror@plt+0x1a9a0>
  41df88:	mov	w2, #0x5                   	// #5
  41df8c:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41df90:	mov	x0, #0x0                   	// #0
  41df94:	add	x1, x1, #0xe08
  41df98:	bl	403700 <dcgettext@plt>
  41df9c:	mov	w2, w27
  41dfa0:	mov	w1, w25
  41dfa4:	b	41d530 <ferror@plt+0x19c90>
  41dfa8:	ldr	x0, [sp, #200]
  41dfac:	bl	4037a0 <printf@plt>
  41dfb0:	cmp	x22, x28
  41dfb4:	b.ne	41e1fc <ferror@plt+0x1a95c>  // b.any
  41dfb8:	subs	x1, x22, x19
  41dfbc:	csel	w1, wzr, w1, ls  // ls = plast
  41dfc0:	sub	w0, w1, #0x1
  41dfc4:	cmp	w0, #0x7
  41dfc8:	b.hi	41e224 <ferror@plt+0x1a984>  // b.pmore
  41dfcc:	ldr	x0, [sp, #216]
  41dfd0:	ldr	x2, [x0]
  41dfd4:	mov	x0, x19
  41dfd8:	blr	x2
  41dfdc:	mov	w19, w0
  41dfe0:	cmp	x26, #0x0
  41dfe4:	ccmp	w0, #0x4, #0x0, ne  // ne = any
  41dfe8:	b.ne	41e204 <ferror@plt+0x1a964>  // b.any
  41dfec:	add	x4, sp, #0x11c
  41dff0:	add	x3, sp, #0x118
  41dff4:	mov	w2, #0x0                   	// #0
  41dff8:	mov	x1, x22
  41dffc:	mov	x0, x26
  41e000:	ldr	x19, [sp, #288]
  41e004:	bl	40da44 <ferror@plt+0xa1a4>
  41e008:	mov	x23, x0
  41e00c:	ldr	w0, [sp, #280]
  41e010:	sub	x19, x26, x19
  41e014:	add	x26, x26, x0
  41e018:	ldr	w0, [sp, #284]
  41e01c:	add	x19, x19, x21
  41e020:	bl	40c10c <ferror@plt+0x886c>
  41e024:	mov	w1, w25
  41e028:	mov	x0, x23
  41e02c:	bl	40d810 <ferror@plt+0x9f70>
  41e030:	add	x3, sp, #0x118
  41e034:	add	x4, sp, #0x11c
  41e038:	mov	w2, #0x0                   	// #0
  41e03c:	mov	x1, x22
  41e040:	mov	x0, x26
  41e044:	bl	40da44 <ferror@plt+0xa1a4>
  41e048:	mov	x24, x0
  41e04c:	ldr	w0, [sp, #280]
  41e050:	add	x26, x26, x0
  41e054:	ldr	w0, [sp, #284]
  41e058:	bl	40c10c <ferror@plt+0x886c>
  41e05c:	mov	w1, w25
  41e060:	mov	x0, x24
  41e064:	bl	40d810 <ferror@plt+0x9f70>
  41e068:	mov	w2, #0x5                   	// #5
  41e06c:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41e070:	mov	x0, #0x0                   	// #0
  41e074:	add	x1, x1, #0xe79
  41e078:	bl	403700 <dcgettext@plt>
  41e07c:	adrp	x3, 433000 <warn@@Base+0x4ff8>
  41e080:	mov	x1, x19
  41e084:	add	x3, x3, #0x268
  41e088:	mov	w2, #0x8                   	// #8
  41e08c:	bl	4037a0 <printf@plt>
  41e090:	add	x4, sp, #0x11c
  41e094:	add	x3, sp, #0x118
  41e098:	mov	x1, x22
  41e09c:	mov	w2, #0x0                   	// #0
  41e0a0:	mov	x0, x28
  41e0a4:	bl	40da44 <ferror@plt+0xa1a4>
  41e0a8:	str	x0, [sp, #168]
  41e0ac:	ldr	w0, [sp, #284]
  41e0b0:	ldr	w19, [sp, #280]
  41e0b4:	add	x19, x28, x19
  41e0b8:	bl	40c10c <ferror@plt+0x886c>
  41e0bc:	add	x4, sp, #0x11c
  41e0c0:	add	x3, sp, #0x118
  41e0c4:	mov	x1, x22
  41e0c8:	mov	x0, x19
  41e0cc:	mov	w2, #0x0                   	// #0
  41e0d0:	bl	40da44 <ferror@plt+0xa1a4>
  41e0d4:	mov	x28, x0
  41e0d8:	ldr	w0, [sp, #280]
  41e0dc:	add	x19, x19, x0
  41e0e0:	ldr	w0, [sp, #284]
  41e0e4:	bl	40c10c <ferror@plt+0x886c>
  41e0e8:	add	x0, x19, #0x2
  41e0ec:	cmp	x22, x0
  41e0f0:	b.cc	41df68 <ferror@plt+0x1a6c8>  // b.lo, b.ul, b.last
  41e0f4:	add	x4, sp, #0x11c
  41e0f8:	add	x3, sp, #0x118
  41e0fc:	mov	x1, x22
  41e100:	mov	w2, #0x0                   	// #0
  41e104:	mov	x0, x19
  41e108:	bl	40da44 <ferror@plt+0xa1a4>
  41e10c:	str	x0, [sp, #176]
  41e110:	ldr	w0, [sp, #280]
  41e114:	add	x19, x19, x0
  41e118:	ldr	w0, [sp, #284]
  41e11c:	bl	40c10c <ferror@plt+0x886c>
  41e120:	ldr	x2, [sp, #120]
  41e124:	mov	w1, w25
  41e128:	ldr	x0, [sp, #168]
  41e12c:	add	x0, x0, x2
  41e130:	bl	40a8f0 <ferror@plt+0x7050>
  41e134:	ldr	x0, [sp, #120]
  41e138:	mov	w1, w25
  41e13c:	add	x0, x28, x0
  41e140:	bl	40a8f0 <ferror@plt+0x7050>
  41e144:	mov	w0, #0x28                  	// #40
  41e148:	bl	403800 <putchar@plt>
  41e14c:	ldr	w2, [sp, #232]
  41e150:	mov	w1, w25
  41e154:	ldr	w3, [sp, #244]
  41e158:	mov	x6, x20
  41e15c:	ldr	x4, [sp, #176]
  41e160:	mov	x0, x19
  41e164:	ldr	x5, [sp, #224]
  41e168:	bl	40dec4 <ferror@plt+0xa624>
  41e16c:	mov	w1, w0
  41e170:	mov	w0, #0x29                  	// #41
  41e174:	str	w1, [sp, #248]
  41e178:	bl	403800 <putchar@plt>
  41e17c:	ldr	w1, [sp, #248]
  41e180:	ldr	w0, [sp, #196]
  41e184:	cmp	w1, #0x0
  41e188:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  41e18c:	b.ne	41e1a8 <ferror@plt+0x1a908>  // b.any
  41e190:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  41e194:	add	x1, x1, #0x696
  41e198:	mov	w2, #0x5                   	// #5
  41e19c:	mov	x0, #0x0                   	// #0
  41e1a0:	bl	403700 <dcgettext@plt>
  41e1a4:	bl	4037a0 <printf@plt>
  41e1a8:	ldr	x0, [sp, #168]
  41e1ac:	cmp	x0, x28
  41e1b0:	cset	w0, eq  // eq = none
  41e1b4:	cmp	w0, #0x0
  41e1b8:	ccmp	x23, x24, #0x0, ne  // ne = any
  41e1bc:	b.ne	41e394 <ferror@plt+0x1aaf4>  // b.any
  41e1c0:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41e1c4:	add	x1, x1, #0xf20
  41e1c8:	mov	w2, #0x5                   	// #5
  41e1cc:	mov	x0, #0x0                   	// #0
  41e1d0:	bl	403700 <dcgettext@plt>
  41e1d4:	adrp	x1, 458000 <_sch_istable+0x1478>
  41e1d8:	ldr	x1, [x1, #3800]
  41e1dc:	bl	402fe0 <fputs@plt>
  41e1e0:	mov	w0, #0xa                   	// #10
  41e1e4:	bl	403800 <putchar@plt>
  41e1e8:	ldr	x0, [sp, #176]
  41e1ec:	mov	x24, #0xffffffffffffffff    	// #-1
  41e1f0:	mov	x23, x24
  41e1f4:	add	x19, x19, x0
  41e1f8:	b	41df50 <ferror@plt+0x1a6b0>
  41e1fc:	mov	w1, #0x1                   	// #1
  41e200:	b	41dfc0 <ferror@plt+0x1a720>
  41e204:	cmp	w0, #0x9
  41e208:	b.hi	41e374 <ferror@plt+0x1aad4>  // b.pmore
  41e20c:	adrp	x0, 43a000 <warn@@Base+0xbff8>
  41e210:	add	x0, x0, #0x7e0
  41e214:	ldrb	w0, [x0, w19, uxtw]
  41e218:	adr	x1, 41e224 <ferror@plt+0x1a984>
  41e21c:	add	x0, x1, w0, sxtb #2
  41e220:	br	x0
  41e224:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  41e228:	mov	x19, x28
  41e22c:	add	x1, x1, #0xeda
  41e230:	mov	w2, #0x5                   	// #5
  41e234:	mov	x0, #0x0                   	// #0
  41e238:	bl	403700 <dcgettext@plt>
  41e23c:	bl	4037a0 <printf@plt>
  41e240:	and	x0, x23, x24
  41e244:	cmn	x0, #0x1
  41e248:	b.eq	41e264 <ferror@plt+0x1a9c4>  // b.none
  41e24c:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41e250:	add	x1, x1, #0xfff
  41e254:	mov	w2, #0x5                   	// #5
  41e258:	mov	x0, #0x0                   	// #0
  41e25c:	bl	403700 <dcgettext@plt>
  41e260:	bl	4037a0 <printf@plt>
  41e264:	stp	x19, x26, [sp, #288]
  41e268:	b	41d680 <ferror@plt+0x19de0>
  41e26c:	add	x19, x28, w25, uxtw
  41e270:	cmp	x22, x19
  41e274:	b.hi	41e2c8 <ferror@plt+0x1aa28>  // b.pmore
  41e278:	subs	x1, x22, x28
  41e27c:	csel	w1, wzr, w1, ls  // ls = plast
  41e280:	sub	w0, w1, #0x1
  41e284:	cmp	w0, #0x7
  41e288:	b.hi	41e2d0 <ferror@plt+0x1aa30>  // b.pmore
  41e28c:	ldr	x0, [sp, #216]
  41e290:	ldr	x2, [x0]
  41e294:	mov	x0, x28
  41e298:	blr	x2
  41e29c:	str	x0, [sp, #120]
  41e2a0:	ldr	x0, [sp, #120]
  41e2a4:	mov	w1, w25
  41e2a8:	bl	40a8f0 <ferror@plt+0x7050>
  41e2ac:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  41e2b0:	add	x1, x1, #0x6b0
  41e2b4:	mov	w2, #0x5                   	// #5
  41e2b8:	mov	x0, #0x0                   	// #0
  41e2bc:	bl	403700 <dcgettext@plt>
  41e2c0:	bl	4037a0 <printf@plt>
  41e2c4:	b	41df50 <ferror@plt+0x1a6b0>
  41e2c8:	mov	w1, w25
  41e2cc:	b	41e280 <ferror@plt+0x1a9e0>
  41e2d0:	str	xzr, [sp, #120]
  41e2d4:	b	41e2a0 <ferror@plt+0x1aa00>
  41e2d8:	cbz	x26, 41e2f4 <ferror@plt+0x1aa54>
  41e2dc:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41e2e0:	add	x1, x1, #0xf9a
  41e2e4:	mov	w2, #0x5                   	// #5
  41e2e8:	mov	x0, #0x0                   	// #0
  41e2ec:	bl	403700 <dcgettext@plt>
  41e2f0:	bl	4037a0 <printf@plt>
  41e2f4:	add	x4, sp, #0x11c
  41e2f8:	add	x3, sp, #0x118
  41e2fc:	mov	w2, #0x0                   	// #0
  41e300:	mov	x1, x22
  41e304:	mov	x0, x28
  41e308:	bl	40da44 <ferror@plt+0xa1a4>
  41e30c:	mov	x23, x0
  41e310:	ldr	w0, [sp, #284]
  41e314:	ldr	w19, [sp, #280]
  41e318:	add	x19, x28, x19
  41e31c:	bl	40c10c <ferror@plt+0x886c>
  41e320:	mov	w1, w25
  41e324:	mov	x0, x23
  41e328:	bl	40d810 <ferror@plt+0x9f70>
  41e32c:	mov	w2, #0x0                   	// #0
  41e330:	add	x4, sp, #0x11c
  41e334:	add	x3, sp, #0x118
  41e338:	mov	x1, x22
  41e33c:	mov	x0, x19
  41e340:	bl	40da44 <ferror@plt+0xa1a4>
  41e344:	mov	x24, x0
  41e348:	ldr	w0, [sp, #280]
  41e34c:	add	x19, x19, x0
  41e350:	ldr	w0, [sp, #284]
  41e354:	bl	40c10c <ferror@plt+0x886c>
  41e358:	mov	w1, w25
  41e35c:	mov	x0, x24
  41e360:	bl	40d810 <ferror@plt+0x9f70>
  41e364:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41e368:	mov	w2, #0x5                   	// #5
  41e36c:	add	x1, x1, #0xfce
  41e370:	b	41e2b8 <ferror@plt+0x1aa18>
  41e374:	mov	w2, #0x5                   	// #5
  41e378:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41e37c:	mov	x0, #0x0                   	// #0
  41e380:	add	x1, x1, #0xfda
  41e384:	bl	403700 <dcgettext@plt>
  41e388:	mov	w1, w19
  41e38c:	bl	42db14 <error@@Base>
  41e390:	b	41d680 <ferror@plt+0x19de0>
  41e394:	ldr	x1, [sp, #168]
  41e398:	cmp	x1, x28
  41e39c:	b.hi	41e3ac <ferror@plt+0x1ab0c>  // b.pmore
  41e3a0:	cmp	w0, #0x0
  41e3a4:	ccmp	x23, x24, #0x0, ne  // ne = any
  41e3a8:	b.ls	41e1e0 <ferror@plt+0x1a940>  // b.plast
  41e3ac:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  41e3b0:	mov	w2, #0x5                   	// #5
  41e3b4:	add	x1, x1, #0xf30
  41e3b8:	b	41e1cc <ferror@plt+0x1a92c>
  41e3bc:	ldr	x0, [sp, #104]
  41e3c0:	cbz	x0, 41d3a0 <ferror@plt+0x19b00>
  41e3c4:	b	41d6c8 <ferror@plt+0x19e28>
  41e3c8:	mov	w0, #0x1                   	// #1
  41e3cc:	str	w0, [sp, #184]
  41e3d0:	b	41d6c8 <ferror@plt+0x19e28>
  41e3d4:	stp	x29, x30, [sp, #-128]!
  41e3d8:	mov	x29, sp
  41e3dc:	stp	x21, x22, [sp, #32]
  41e3e0:	mov	x22, x0
  41e3e4:	mov	x0, x1
  41e3e8:	stp	x19, x20, [sp, #16]
  41e3ec:	ldr	x21, [x22, #32]
  41e3f0:	stp	x23, x24, [sp, #48]
  41e3f4:	ldr	x19, [x22, #48]
  41e3f8:	stp	x25, x26, [sp, #64]
  41e3fc:	adrp	x25, 45c000 <_bfd_std_section+0x3120>
  41e400:	stp	x27, x28, [sp, #80]
  41e404:	add	x19, x21, x19
  41e408:	str	w2, [sp, #108]
  41e40c:	bl	41c32c <ferror@plt+0x18a8c>
  41e410:	mov	x0, x22
  41e414:	bl	40cc20 <ferror@plt+0x9380>
  41e418:	adrp	x0, 43a000 <warn@@Base+0xbff8>
  41e41c:	add	x0, x0, #0x828
  41e420:	add	x0, x0, #0xa08
  41e424:	str	x0, [sp, #120]
  41e428:	cmp	x21, x19
  41e42c:	b.cs	41e528 <ferror@plt+0x1ac88>  // b.hs, b.nlast
  41e430:	add	x23, x21, #0x4
  41e434:	cmp	x23, x19
  41e438:	b.cc	41e4b0 <ferror@plt+0x1ac10>  // b.lo, b.ul, b.last
  41e43c:	sub	x0, x19, x21
  41e440:	mov	w1, w0
  41e444:	sub	w0, w0, #0x1
  41e448:	cmp	w0, #0x7
  41e44c:	b.hi	41e4c0 <ferror@plt+0x1ac20>  // b.pmore
  41e450:	ldr	x2, [x25, #680]
  41e454:	mov	x0, x21
  41e458:	blr	x2
  41e45c:	mov	x20, x0
  41e460:	mov	x0, #0xffffffff            	// #4294967295
  41e464:	cmp	x20, x0
  41e468:	b.ne	41e4c4 <ferror@plt+0x1ac24>  // b.any
  41e46c:	add	x21, x21, #0xc
  41e470:	cmp	x21, x19
  41e474:	b.cc	41e4b8 <ferror@plt+0x1ac18>  // b.lo, b.ul, b.last
  41e478:	sub	x1, x19, x23
  41e47c:	cmp	x23, x19
  41e480:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41e484:	sub	w0, w1, #0x1
  41e488:	cmp	w0, #0x7
  41e48c:	b.hi	41e550 <ferror@plt+0x1acb0>  // b.pmore
  41e490:	ldr	x2, [x25, #680]
  41e494:	mov	x0, x23
  41e498:	mov	x23, x21
  41e49c:	blr	x2
  41e4a0:	mov	x20, x0
  41e4a4:	mov	w26, #0xc                   	// #12
  41e4a8:	mov	w24, #0x8                   	// #8
  41e4ac:	b	41e4cc <ferror@plt+0x1ac2c>
  41e4b0:	mov	w1, #0x4                   	// #4
  41e4b4:	b	41e450 <ferror@plt+0x1abb0>
  41e4b8:	mov	w1, #0x8                   	// #8
  41e4bc:	b	41e484 <ferror@plt+0x1abe4>
  41e4c0:	mov	x20, #0x0                   	// #0
  41e4c4:	mov	w26, #0x4                   	// #4
  41e4c8:	mov	w24, w26
  41e4cc:	ldr	x21, [x22, #32]
  41e4d0:	sub	x21, x23, x21
  41e4d4:	adds	x1, x21, x20
  41e4d8:	cset	x0, cs  // cs = hs, nlast
  41e4dc:	str	x0, [sp, #96]
  41e4e0:	b.cc	41e55c <ferror@plt+0x1acbc>  // b.lo, b.ul, b.last
  41e4e4:	mov	w2, #0x5                   	// #5
  41e4e8:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  41e4ec:	mov	x0, #0x0                   	// #0
  41e4f0:	add	x1, x1, #0x9b6
  41e4f4:	bl	403700 <dcgettext@plt>
  41e4f8:	sub	x21, x21, w26, uxtw
  41e4fc:	ldr	x22, [x22, #16]
  41e500:	mov	x19, x0
  41e504:	mov	x1, x20
  41e508:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  41e50c:	add	x0, x0, #0xda5
  41e510:	bl	40a72c <ferror@plt+0x6e8c>
  41e514:	mov	x2, x21
  41e518:	mov	x3, x0
  41e51c:	mov	x1, x22
  41e520:	mov	x0, x19
  41e524:	bl	42e008 <warn@@Base>
  41e528:	mov	w0, #0xa                   	// #10
  41e52c:	bl	403800 <putchar@plt>
  41e530:	mov	w0, #0x1                   	// #1
  41e534:	ldp	x19, x20, [sp, #16]
  41e538:	ldp	x21, x22, [sp, #32]
  41e53c:	ldp	x23, x24, [sp, #48]
  41e540:	ldp	x25, x26, [sp, #64]
  41e544:	ldp	x27, x28, [sp, #80]
  41e548:	ldp	x29, x30, [sp], #128
  41e54c:	ret
  41e550:	mov	x23, x21
  41e554:	mov	x20, #0x0                   	// #0
  41e558:	b	41e4a4 <ferror@plt+0x1ac04>
  41e55c:	ldr	x0, [x22, #48]
  41e560:	cmp	x1, x0
  41e564:	b.hi	41e4e4 <ferror@plt+0x1ac44>  // b.pmore
  41e568:	add	x26, x23, #0x2
  41e56c:	add	x21, x23, x20
  41e570:	cmp	x26, x19
  41e574:	b.cc	41e708 <ferror@plt+0x1ae68>  // b.lo, b.ul, b.last
  41e578:	sub	x1, x19, x23
  41e57c:	cmp	x23, x19
  41e580:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41e584:	sub	w0, w1, #0x1
  41e588:	cmp	w0, #0x7
  41e58c:	b.hi	41e710 <ferror@plt+0x1ae70>  // b.pmore
  41e590:	ldr	x2, [x25, #680]
  41e594:	mov	x0, x23
  41e598:	blr	x2
  41e59c:	and	w0, w0, #0xffff
  41e5a0:	str	w0, [sp, #104]
  41e5a4:	mov	w0, w24
  41e5a8:	str	x0, [sp, #112]
  41e5ac:	add	x23, x26, w24, uxtw
  41e5b0:	cmp	x23, x19
  41e5b4:	b.cc	41e718 <ferror@plt+0x1ae78>  // b.lo, b.ul, b.last
  41e5b8:	sub	x1, x19, x26
  41e5bc:	cmp	x26, x19
  41e5c0:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41e5c4:	sub	w0, w1, #0x1
  41e5c8:	cmp	w0, #0x7
  41e5cc:	b.hi	41e720 <ferror@plt+0x1ae80>  // b.pmore
  41e5d0:	ldr	x2, [x25, #680]
  41e5d4:	mov	x0, x26
  41e5d8:	blr	x2
  41e5dc:	mov	x28, x0
  41e5e0:	adrp	x27, 459000 <_bfd_std_section+0x120>
  41e5e4:	add	x27, x27, #0x4f8
  41e5e8:	ldr	w0, [x27, #40]
  41e5ec:	sub	w0, w0, #0x1
  41e5f0:	cmn	w0, #0x3
  41e5f4:	b.hi	41e620 <ferror@plt+0x1ad80>  // b.pmore
  41e5f8:	mov	x0, x28
  41e5fc:	bl	40a344 <ferror@plt+0x6aa4>
  41e600:	cbnz	x0, 41e620 <ferror@plt+0x1ad80>
  41e604:	mov	w2, #0x5                   	// #5
  41e608:	adrp	x1, 439000 <warn@@Base+0xaff8>
  41e60c:	add	x1, x1, #0xd5
  41e610:	bl	403700 <dcgettext@plt>
  41e614:	ldr	x2, [x22, #16]
  41e618:	mov	x1, x28
  41e61c:	bl	42e008 <warn@@Base>
  41e620:	mov	w0, w24
  41e624:	add	x26, x23, x0
  41e628:	cmp	x26, x19
  41e62c:	b.cc	41e728 <ferror@plt+0x1ae88>  // b.lo, b.ul, b.last
  41e630:	sub	x1, x19, x23
  41e634:	cmp	x23, x19
  41e638:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41e63c:	sub	w0, w1, #0x1
  41e640:	cmp	w0, #0x7
  41e644:	b.hi	41e658 <ferror@plt+0x1adb8>  // b.pmore
  41e648:	ldr	x2, [x25, #680]
  41e64c:	mov	x0, x23
  41e650:	blr	x2
  41e654:	str	x0, [sp, #96]
  41e658:	mov	w2, #0x5                   	// #5
  41e65c:	adrp	x1, 439000 <warn@@Base+0xaff8>
  41e660:	mov	x0, #0x0                   	// #0
  41e664:	add	x1, x1, #0x11f
  41e668:	bl	403700 <dcgettext@plt>
  41e66c:	mov	x1, x20
  41e670:	bl	4037a0 <printf@plt>
  41e674:	mov	w2, #0x5                   	// #5
  41e678:	adrp	x1, 439000 <warn@@Base+0xaff8>
  41e67c:	mov	x0, #0x0                   	// #0
  41e680:	add	x1, x1, #0x14b
  41e684:	bl	403700 <dcgettext@plt>
  41e688:	ldr	w1, [sp, #104]
  41e68c:	bl	4037a0 <printf@plt>
  41e690:	mov	w2, #0x5                   	// #5
  41e694:	adrp	x1, 439000 <warn@@Base+0xaff8>
  41e698:	mov	x0, #0x0                   	// #0
  41e69c:	add	x1, x1, #0x176
  41e6a0:	bl	403700 <dcgettext@plt>
  41e6a4:	mov	x1, x28
  41e6a8:	bl	4037a0 <printf@plt>
  41e6ac:	mov	w2, #0x5                   	// #5
  41e6b0:	adrp	x1, 439000 <warn@@Base+0xaff8>
  41e6b4:	mov	x0, #0x0                   	// #0
  41e6b8:	add	x1, x1, #0x1a4
  41e6bc:	bl	403700 <dcgettext@plt>
  41e6c0:	ldr	x1, [sp, #96]
  41e6c4:	bl	4037a0 <printf@plt>
  41e6c8:	ldr	w0, [sp, #104]
  41e6cc:	sub	w23, w0, #0x2
  41e6d0:	and	w23, w23, #0xffff
  41e6d4:	cmp	w23, #0x1
  41e6d8:	b.ls	41e730 <ferror@plt+0x1ae90>  // b.plast
  41e6dc:	ldr	w0, [x27, #2940]
  41e6e0:	cbnz	w0, 41e428 <ferror@plt+0x1ab88>
  41e6e4:	adrp	x1, 439000 <warn@@Base+0xaff8>
  41e6e8:	add	x1, x1, #0x1d0
  41e6ec:	mov	w2, #0x5                   	// #5
  41e6f0:	mov	x0, #0x0                   	// #0
  41e6f4:	bl	403700 <dcgettext@plt>
  41e6f8:	bl	42e008 <warn@@Base>
  41e6fc:	mov	w0, #0x1                   	// #1
  41e700:	str	w0, [x27, #2940]
  41e704:	b	41e428 <ferror@plt+0x1ab88>
  41e708:	mov	w1, #0x2                   	// #2
  41e70c:	b	41e584 <ferror@plt+0x1ace4>
  41e710:	str	wzr, [sp, #104]
  41e714:	b	41e5a4 <ferror@plt+0x1ad04>
  41e718:	mov	w1, w24
  41e71c:	b	41e5c4 <ferror@plt+0x1ad24>
  41e720:	mov	x28, #0x0                   	// #0
  41e724:	b	41e5e0 <ferror@plt+0x1ad40>
  41e728:	mov	w1, w24
  41e72c:	b	41e63c <ferror@plt+0x1ad9c>
  41e730:	ldr	w0, [sp, #108]
  41e734:	mov	w2, #0x5                   	// #5
  41e738:	cbz	w0, 41e854 <ferror@plt+0x1afb4>
  41e73c:	adrp	x1, 439000 <warn@@Base+0xaff8>
  41e740:	add	x1, x1, #0x205
  41e744:	add	x27, x25, #0x2a8
  41e748:	mov	x0, #0x0                   	// #0
  41e74c:	bl	403700 <dcgettext@plt>
  41e750:	bl	4037a0 <printf@plt>
  41e754:	ldr	x0, [sp, #112]
  41e758:	add	x28, x26, x0
  41e75c:	cmp	x28, x19
  41e760:	b.cc	41e860 <ferror@plt+0x1afc0>  // b.lo, b.ul, b.last
  41e764:	sub	x1, x19, x26
  41e768:	cmp	x26, x19
  41e76c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41e770:	sub	w0, w1, #0x1
  41e774:	cmp	w0, #0x7
  41e778:	b.hi	41e428 <ferror@plt+0x1ab88>  // b.pmore
  41e77c:	ldr	x2, [x27]
  41e780:	mov	x0, x26
  41e784:	blr	x2
  41e788:	mov	x26, x0
  41e78c:	cbz	x0, 41e428 <ferror@plt+0x1ab88>
  41e790:	cmp	x28, x19
  41e794:	b.cs	41e428 <ferror@plt+0x1ab88>  // b.hs, b.nlast
  41e798:	ldr	w0, [sp, #108]
  41e79c:	sub	x20, x19, x28
  41e7a0:	cbz	w0, 41e87c <ferror@plt+0x1afdc>
  41e7a4:	add	x23, x28, #0x1
  41e7a8:	cmp	x23, x19
  41e7ac:	b.cc	41e868 <ferror@plt+0x1afc8>  // b.lo, b.ul, b.last
  41e7b0:	sub	w1, w20, #0x1
  41e7b4:	mov	w0, #0x0                   	// #0
  41e7b8:	cmp	w1, #0x7
  41e7bc:	b.hi	41e7d0 <ferror@plt+0x1af30>  // b.pmore
  41e7c0:	mov	x1, x20
  41e7c4:	ldr	x2, [x27]
  41e7c8:	mov	x0, x28
  41e7cc:	blr	x2
  41e7d0:	ldr	x1, [sp, #120]
  41e7d4:	lsl	w3, w0, #24
  41e7d8:	ubfx	x0, x0, #4, #3
  41e7dc:	mov	w2, #0x5                   	// #5
  41e7e0:	str	w3, [sp, #104]
  41e7e4:	sub	x20, x20, #0x2
  41e7e8:	ldr	x1, [x1, x0, lsl #3]
  41e7ec:	mov	x0, #0x0                   	// #0
  41e7f0:	bl	403700 <dcgettext@plt>
  41e7f4:	mov	x28, x0
  41e7f8:	ldr	w3, [sp, #104]
  41e7fc:	mov	w2, #0x5                   	// #5
  41e800:	tbz	w3, #31, 41e870 <ferror@plt+0x1afd0>
  41e804:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  41e808:	add	x1, x1, #0x31d
  41e80c:	mov	x0, #0x0                   	// #0
  41e810:	bl	403700 <dcgettext@plt>
  41e814:	mov	x5, x23
  41e818:	mov	x2, x0
  41e81c:	mov	w4, w20
  41e820:	adrp	x0, 439000 <warn@@Base+0xaff8>
  41e824:	mov	x3, x28
  41e828:	mov	x1, x26
  41e82c:	add	x0, x0, #0x238
  41e830:	bl	4037a0 <printf@plt>
  41e834:	mov	x1, x20
  41e838:	mov	x0, x23
  41e83c:	bl	403020 <strnlen@plt>
  41e840:	add	x4, x0, #0x1
  41e844:	add	x26, x23, x4
  41e848:	cmp	x19, x26
  41e84c:	b.hi	41e754 <ferror@plt+0x1aeb4>  // b.pmore
  41e850:	b	41e428 <ferror@plt+0x1ab88>
  41e854:	adrp	x1, 439000 <warn@@Base+0xaff8>
  41e858:	add	x1, x1, #0x226
  41e85c:	b	41e744 <ferror@plt+0x1aea4>
  41e860:	mov	w1, w24
  41e864:	b	41e770 <ferror@plt+0x1aed0>
  41e868:	mov	x1, #0x1                   	// #1
  41e86c:	b	41e7c4 <ferror@plt+0x1af24>
  41e870:	adrp	x1, 43f000 <warn@@Base+0x10ff8>
  41e874:	add	x1, x1, #0x189
  41e878:	b	41e80c <ferror@plt+0x1af6c>
  41e87c:	sub	x20, x20, #0x1
  41e880:	mov	x3, x28
  41e884:	mov	w2, w20
  41e888:	mov	x1, x26
  41e88c:	adrp	x0, 439000 <warn@@Base+0xaff8>
  41e890:	mov	x23, x28
  41e894:	add	x0, x0, #0x253
  41e898:	bl	4037a0 <printf@plt>
  41e89c:	b	41e834 <ferror@plt+0x1af94>
  41e8a0:	mov	w2, #0x1                   	// #1
  41e8a4:	b	41e3d4 <ferror@plt+0x1ab34>
  41e8a8:	mov	w2, #0x0                   	// #0
  41e8ac:	b	41e3d4 <ferror@plt+0x1ab34>
  41e8b0:	stp	x29, x30, [sp, #-112]!
  41e8b4:	mov	x29, sp
  41e8b8:	stp	x19, x20, [sp, #16]
  41e8bc:	mov	x20, x1
  41e8c0:	stp	x23, x24, [sp, #48]
  41e8c4:	adrp	x24, 45c000 <_bfd_std_section+0x3120>
  41e8c8:	add	x24, x24, #0x2a8
  41e8cc:	ldr	x23, [x0, #32]
  41e8d0:	stp	x21, x22, [sp, #32]
  41e8d4:	ldr	x19, [x0, #48]
  41e8d8:	stp	x25, x26, [sp, #64]
  41e8dc:	mov	x25, x0
  41e8e0:	stp	x27, x28, [sp, #80]
  41e8e4:	bl	40cc20 <ferror@plt+0x9380>
  41e8e8:	mov	x0, x20
  41e8ec:	add	x19, x23, x19
  41e8f0:	bl	41c32c <ferror@plt+0x18a8c>
  41e8f4:	adrp	x0, 432000 <warn@@Base+0x3ff8>
  41e8f8:	add	x0, x0, #0xdd9
  41e8fc:	str	x0, [sp, #96]
  41e900:	cmp	x23, x19
  41e904:	b.cs	41ea04 <ferror@plt+0x1b164>  // b.hs, b.nlast
  41e908:	add	x20, x23, #0x4
  41e90c:	cmp	x20, x19
  41e910:	b.cc	41e988 <ferror@plt+0x1b0e8>  // b.lo, b.ul, b.last
  41e914:	sub	x0, x19, x23
  41e918:	mov	w1, w0
  41e91c:	sub	w0, w0, #0x1
  41e920:	cmp	w0, #0x7
  41e924:	b.hi	41e998 <ferror@plt+0x1b0f8>  // b.pmore
  41e928:	ldr	x2, [x24]
  41e92c:	mov	x0, x23
  41e930:	blr	x2
  41e934:	mov	x22, x0
  41e938:	mov	x0, #0xffffffff            	// #4294967295
  41e93c:	cmp	x22, x0
  41e940:	b.ne	41e99c <ferror@plt+0x1b0fc>  // b.any
  41e944:	add	x21, x23, #0xc
  41e948:	cmp	x21, x19
  41e94c:	b.cc	41e990 <ferror@plt+0x1b0f0>  // b.lo, b.ul, b.last
  41e950:	sub	x1, x19, x20
  41e954:	cmp	x20, x19
  41e958:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41e95c:	sub	w0, w1, #0x1
  41e960:	cmp	w0, #0x7
  41e964:	b.hi	41ea2c <ferror@plt+0x1b18c>  // b.pmore
  41e968:	ldr	x2, [x24]
  41e96c:	mov	x0, x20
  41e970:	mov	x20, x21
  41e974:	blr	x2
  41e978:	mov	x22, x0
  41e97c:	mov	w26, #0xc                   	// #12
  41e980:	mov	w21, #0x8                   	// #8
  41e984:	b	41e9a4 <ferror@plt+0x1b104>
  41e988:	mov	w1, #0x4                   	// #4
  41e98c:	b	41e928 <ferror@plt+0x1b088>
  41e990:	mov	w1, #0x8                   	// #8
  41e994:	b	41e95c <ferror@plt+0x1b0bc>
  41e998:	mov	x22, #0x0                   	// #0
  41e99c:	mov	w26, #0x4                   	// #4
  41e9a0:	mov	w21, w26
  41e9a4:	ldr	x27, [x25, #32]
  41e9a8:	sub	x27, x20, x27
  41e9ac:	adds	x1, x22, x27
  41e9b0:	b.cs	41e9c0 <ferror@plt+0x1b120>  // b.hs, b.nlast
  41e9b4:	ldr	x0, [x25, #48]
  41e9b8:	cmp	x1, x0
  41e9bc:	b.ls	41ea38 <ferror@plt+0x1b198>  // b.plast
  41e9c0:	mov	w2, #0x5                   	// #5
  41e9c4:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  41e9c8:	mov	x0, #0x0                   	// #0
  41e9cc:	add	x1, x1, #0x9b6
  41e9d0:	bl	403700 <dcgettext@plt>
  41e9d4:	sub	x26, x27, w26, uxtw
  41e9d8:	ldr	x20, [x25, #16]
  41e9dc:	mov	x19, x0
  41e9e0:	mov	x1, x22
  41e9e4:	adrp	x0, 437000 <warn@@Base+0x8ff8>
  41e9e8:	add	x0, x0, #0xda5
  41e9ec:	bl	40a72c <ferror@plt+0x6e8c>
  41e9f0:	mov	x2, x26
  41e9f4:	mov	x3, x0
  41e9f8:	mov	x1, x20
  41e9fc:	mov	x0, x19
  41ea00:	bl	42e008 <warn@@Base>
  41ea04:	mov	w0, #0xa                   	// #10
  41ea08:	bl	403800 <putchar@plt>
  41ea0c:	mov	w0, #0x1                   	// #1
  41ea10:	ldp	x19, x20, [sp, #16]
  41ea14:	ldp	x21, x22, [sp, #32]
  41ea18:	ldp	x23, x24, [sp, #48]
  41ea1c:	ldp	x25, x26, [sp, #64]
  41ea20:	ldp	x27, x28, [sp, #80]
  41ea24:	ldp	x29, x30, [sp], #112
  41ea28:	ret
  41ea2c:	mov	x20, x21
  41ea30:	mov	x22, #0x0                   	// #0
  41ea34:	b	41e97c <ferror@plt+0x1b0dc>
  41ea38:	add	x27, x20, #0x2
  41ea3c:	cmp	x27, x19
  41ea40:	b.cc	41eb80 <ferror@plt+0x1b2e0>  // b.lo, b.ul, b.last
  41ea44:	sub	x1, x19, x20
  41ea48:	cmp	x20, x19
  41ea4c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41ea50:	sub	w0, w1, #0x1
  41ea54:	cmp	w0, #0x7
  41ea58:	b.hi	41eb88 <ferror@plt+0x1b2e8>  // b.pmore
  41ea5c:	ldr	x2, [x24]
  41ea60:	mov	x0, x20
  41ea64:	blr	x2
  41ea68:	and	w28, w0, #0xffff
  41ea6c:	add	x20, x27, w21, uxtw
  41ea70:	cmp	x20, x19
  41ea74:	b.cc	41ea84 <ferror@plt+0x1b1e4>  // b.lo, b.ul, b.last
  41ea78:	sub	x21, x19, x27
  41ea7c:	cmp	x27, x19
  41ea80:	csel	w21, wzr, w21, cs  // cs = hs, nlast
  41ea84:	sub	w0, w21, #0x1
  41ea88:	cmp	w0, #0x7
  41ea8c:	b.hi	41eb90 <ferror@plt+0x1b2f0>  // b.pmore
  41ea90:	ldr	x2, [x24]
  41ea94:	mov	x0, x27
  41ea98:	mov	w1, w21
  41ea9c:	blr	x2
  41eaa0:	mov	x27, x0
  41eaa4:	adrp	x0, 459000 <_bfd_std_section+0x120>
  41eaa8:	ldr	w0, [x0, #1312]
  41eaac:	sub	w0, w0, #0x1
  41eab0:	cmn	w0, #0x3
  41eab4:	b.hi	41eae0 <ferror@plt+0x1b240>  // b.pmore
  41eab8:	mov	x0, x27
  41eabc:	bl	40a344 <ferror@plt+0x6aa4>
  41eac0:	cbnz	x0, 41eae0 <ferror@plt+0x1b240>
  41eac4:	mov	w2, #0x5                   	// #5
  41eac8:	adrp	x1, 439000 <warn@@Base+0xaff8>
  41eacc:	add	x1, x1, #0xd5
  41ead0:	bl	403700 <dcgettext@plt>
  41ead4:	ldr	x2, [x25, #16]
  41ead8:	mov	x1, x27
  41eadc:	bl	42e008 <warn@@Base>
  41eae0:	add	x2, x20, #0x1
  41eae4:	cmp	x2, x19
  41eae8:	b.cc	41eb98 <ferror@plt+0x1b2f8>  // b.lo, b.ul, b.last
  41eaec:	sub	x1, x19, x20
  41eaf0:	cmp	x20, x19
  41eaf4:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41eaf8:	sub	w0, w1, #0x1
  41eafc:	cmp	w0, #0x7
  41eb00:	b.hi	41eba0 <ferror@plt+0x1b300>  // b.pmore
  41eb04:	ldr	x3, [x24]
  41eb08:	mov	x0, x20
  41eb0c:	str	x2, [sp, #104]
  41eb10:	blr	x3
  41eb14:	and	w21, w0, #0xff
  41eb18:	ldr	x2, [sp, #104]
  41eb1c:	add	x20, x20, #0x2
  41eb20:	cmp	x20, x19
  41eb24:	b.cc	41eba8 <ferror@plt+0x1b308>  // b.lo, b.ul, b.last
  41eb28:	sub	x1, x19, x2
  41eb2c:	cmp	x2, x19
  41eb30:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41eb34:	sub	w0, w1, #0x1
  41eb38:	cmp	w0, #0x7
  41eb3c:	b.hi	41ebb0 <ferror@plt+0x1b310>  // b.pmore
  41eb40:	ldr	x3, [x24]
  41eb44:	mov	x0, x2
  41eb48:	blr	x3
  41eb4c:	and	w3, w0, #0xff
  41eb50:	sub	w0, w28, #0x2
  41eb54:	and	w0, w0, #0xffff
  41eb58:	cmp	w0, #0x1
  41eb5c:	b.ls	41ebb8 <ferror@plt+0x1b318>  // b.plast
  41eb60:	cbz	w28, 41ea04 <ferror@plt+0x1b164>
  41eb64:	adrp	x1, 439000 <warn@@Base+0xaff8>
  41eb68:	add	x1, x1, #0x263
  41eb6c:	mov	w2, #0x5                   	// #5
  41eb70:	mov	x0, #0x0                   	// #0
  41eb74:	bl	403700 <dcgettext@plt>
  41eb78:	bl	42e008 <warn@@Base>
  41eb7c:	b	41ea04 <ferror@plt+0x1b164>
  41eb80:	mov	w1, #0x2                   	// #2
  41eb84:	b	41ea50 <ferror@plt+0x1b1b0>
  41eb88:	mov	w28, #0x0                   	// #0
  41eb8c:	b	41ea6c <ferror@plt+0x1b1cc>
  41eb90:	mov	x27, #0x0                   	// #0
  41eb94:	b	41eaa4 <ferror@plt+0x1b204>
  41eb98:	mov	w1, #0x1                   	// #1
  41eb9c:	b	41eaf8 <ferror@plt+0x1b258>
  41eba0:	mov	w21, #0x0                   	// #0
  41eba4:	b	41eb1c <ferror@plt+0x1b27c>
  41eba8:	mov	w1, #0x1                   	// #1
  41ebac:	b	41eb34 <ferror@plt+0x1b294>
  41ebb0:	mov	w3, #0x0                   	// #0
  41ebb4:	b	41eb50 <ferror@plt+0x1b2b0>
  41ebb8:	mov	w2, #0x5                   	// #5
  41ebbc:	adrp	x1, 439000 <warn@@Base+0xaff8>
  41ebc0:	mov	x0, #0x0                   	// #0
  41ebc4:	add	x1, x1, #0x298
  41ebc8:	str	w3, [sp, #104]
  41ebcc:	bl	403700 <dcgettext@plt>
  41ebd0:	mov	x1, x22
  41ebd4:	bl	4037a0 <printf@plt>
  41ebd8:	mov	w2, #0x5                   	// #5
  41ebdc:	adrp	x1, 439000 <warn@@Base+0xaff8>
  41ebe0:	mov	x0, #0x0                   	// #0
  41ebe4:	add	x1, x1, #0x2b9
  41ebe8:	bl	403700 <dcgettext@plt>
  41ebec:	mov	w1, w28
  41ebf0:	bl	4037a0 <printf@plt>
  41ebf4:	mov	w2, #0x5                   	// #5
  41ebf8:	adrp	x1, 439000 <warn@@Base+0xaff8>
  41ebfc:	mov	x0, #0x0                   	// #0
  41ec00:	add	x1, x1, #0x2d9
  41ec04:	bl	403700 <dcgettext@plt>
  41ec08:	mov	x1, x27
  41ec0c:	bl	4037a0 <printf@plt>
  41ec10:	mov	w2, #0x5                   	// #5
  41ec14:	adrp	x1, 439000 <warn@@Base+0xaff8>
  41ec18:	mov	x0, #0x0                   	// #0
  41ec1c:	add	x1, x1, #0x2fc
  41ec20:	bl	403700 <dcgettext@plt>
  41ec24:	mov	w1, w21
  41ec28:	bl	4037a0 <printf@plt>
  41ec2c:	mov	w2, #0x5                   	// #5
  41ec30:	adrp	x1, 439000 <warn@@Base+0xaff8>
  41ec34:	mov	x0, #0x0                   	// #0
  41ec38:	add	x1, x1, #0x31c
  41ec3c:	bl	403700 <dcgettext@plt>
  41ec40:	ldr	w3, [sp, #104]
  41ec44:	str	w3, [sp, #104]
  41ec48:	mov	w1, w3
  41ec4c:	bl	4037a0 <printf@plt>
  41ec50:	ldr	w3, [sp, #104]
  41ec54:	mov	w2, #0x5                   	// #5
  41ec58:	add	w21, w21, w3
  41ec5c:	and	w21, w21, #0xff
  41ec60:	sub	w0, w21, #0x1
  41ec64:	and	w1, w0, #0xff
  41ec68:	cmp	w1, #0x7
  41ec6c:	b.ls	41ec8c <ferror@plt+0x1b3ec>  // b.plast
  41ec70:	adrp	x1, 439000 <warn@@Base+0xaff8>
  41ec74:	mov	x0, #0x0                   	// #0
  41ec78:	add	x1, x1, #0x33c
  41ec7c:	bl	403700 <dcgettext@plt>
  41ec80:	ldr	x1, [x25, #16]
  41ec84:	bl	42db14 <error@@Base>
  41ec88:	b	41ea04 <ferror@plt+0x1b164>
  41ec8c:	tst	w0, w21
  41ec90:	b.eq	41eca0 <ferror@plt+0x1b400>  // b.none
  41ec94:	adrp	x1, 439000 <warn@@Base+0xaff8>
  41ec98:	add	x1, x1, #0x361
  41ec9c:	b	41eb70 <ferror@plt+0x1b2d0>
  41eca0:	cmp	w21, #0x4
  41eca4:	b.ls	41ed90 <ferror@plt+0x1b4f0>  // b.plast
  41eca8:	adrp	x1, 439000 <warn@@Base+0xaff8>
  41ecac:	add	x1, x1, #0x395
  41ecb0:	mov	x0, #0x0                   	// #0
  41ecb4:	bl	403700 <dcgettext@plt>
  41ecb8:	bl	4037a0 <printf@plt>
  41ecbc:	ubfiz	x27, x21, #1, #8
  41ecc0:	sub	x0, x20, x23
  41ecc4:	lsl	w2, w21, #1
  41ecc8:	mov	x1, x0
  41eccc:	sdiv	x0, x0, x27
  41ecd0:	msub	x0, x0, x27, x1
  41ecd4:	cbz	x0, 41ece0 <ferror@plt+0x1b440>
  41ecd8:	sub	w0, w2, w0
  41ecdc:	add	x20, x20, w0, sxtw
  41ece0:	add	x22, x22, w26, uxtw
  41ece4:	and	x26, x21, #0xff
  41ece8:	add	x23, x23, x22
  41ecec:	add	x0, x20, x27
  41ecf0:	cmp	x23, x0
  41ecf4:	b.cc	41e900 <ferror@plt+0x1b060>  // b.lo, b.ul, b.last
  41ecf8:	add	x28, x20, x26
  41ecfc:	cmp	x19, x28
  41ed00:	b.hi	41ed9c <ferror@plt+0x1b4fc>  // b.pmore
  41ed04:	sub	x1, x19, x20
  41ed08:	cmp	x20, x19
  41ed0c:	csel	w1, wzr, w1, cs  // cs = hs, nlast
  41ed10:	sub	w0, w1, #0x1
  41ed14:	cmp	w0, #0x7
  41ed18:	b.hi	41eda4 <ferror@plt+0x1b504>  // b.pmore
  41ed1c:	ldr	x2, [x24]
  41ed20:	mov	x0, x20
  41ed24:	blr	x2
  41ed28:	mov	x22, x0
  41ed2c:	add	x20, x20, w21, uxtw #1
  41ed30:	cmp	x19, x20
  41ed34:	b.hi	41edac <ferror@plt+0x1b50c>  // b.pmore
  41ed38:	sub	x0, x20, x26
  41ed3c:	sub	x1, x19, x28
  41ed40:	cmp	x19, x0
  41ed44:	csel	w1, wzr, w1, ls  // ls = plast
  41ed48:	sub	w0, w1, #0x1
  41ed4c:	cmp	w0, #0x7
  41ed50:	b.hi	41edb4 <ferror@plt+0x1b514>  // b.pmore
  41ed54:	ldr	x2, [x24]
  41ed58:	mov	x0, x28
  41ed5c:	blr	x2
  41ed60:	mov	x28, x0
  41ed64:	ldr	x0, [sp, #96]
  41ed68:	bl	4037a0 <printf@plt>
  41ed6c:	mov	w1, w21
  41ed70:	mov	x0, x22
  41ed74:	bl	40a8f0 <ferror@plt+0x7050>
  41ed78:	mov	w1, w21
  41ed7c:	mov	x0, x28
  41ed80:	bl	40a8f0 <ferror@plt+0x7050>
  41ed84:	mov	w0, #0xa                   	// #10
  41ed88:	bl	403800 <putchar@plt>
  41ed8c:	b	41ecec <ferror@plt+0x1b44c>
  41ed90:	adrp	x1, 439000 <warn@@Base+0xaff8>
  41ed94:	add	x1, x1, #0x3b5
  41ed98:	b	41ecb0 <ferror@plt+0x1b410>
  41ed9c:	mov	w1, w21
  41eda0:	b	41ed10 <ferror@plt+0x1b470>
  41eda4:	mov	x22, #0x0                   	// #0
  41eda8:	b	41ed2c <ferror@plt+0x1b48c>
  41edac:	mov	w1, w21
  41edb0:	b	41ed48 <ferror@plt+0x1b4a8>
  41edb4:	mov	x28, #0x0                   	// #0
  41edb8:	b	41ed64 <ferror@plt+0x1b4c4>
  41edbc:	mov	w1, #0x1                   	// #1
  41edc0:	b	41b4a0 <ferror@plt+0x17c00>
  41edc4:	stp	x29, x30, [sp, #-144]!
  41edc8:	mov	x29, sp
  41edcc:	stp	x21, x22, [sp, #32]
  41edd0:	adrp	x21, 45c000 <_bfd_std_section+0x3120>
  41edd4:	stp	x25, x26, [sp, #64]
  41edd8:	adrp	x26, 45c000 <_bfd_std_section+0x3120>
  41eddc:	stp	x19, x20, [sp, #16]
  41ede0:	mov	x19, x0
  41ede4:	ldr	w0, [x21, #604]
  41ede8:	stp	x23, x24, [sp, #48]
  41edec:	mov	x23, x1
  41edf0:	ldr	w1, [x26, #652]
  41edf4:	stp	x27, x28, [sp, #80]
  41edf8:	orr	w0, w0, w1
  41edfc:	cbnz	w0, 41ee20 <ferror@plt+0x1b580>
  41ee00:	mov	w0, #0x0                   	// #0
  41ee04:	ldp	x19, x20, [sp, #16]
  41ee08:	ldp	x21, x22, [sp, #32]
  41ee0c:	ldp	x23, x24, [sp, #48]
  41ee10:	ldp	x25, x26, [sp, #64]
  41ee14:	ldp	x27, x28, [sp, #80]
  41ee18:	ldp	x29, x30, [sp], #144
  41ee1c:	ret
  41ee20:	mov	x1, x19
  41ee24:	mov	w0, #0xa                   	// #10
  41ee28:	bl	40a0c0 <ferror@plt+0x6820>
  41ee2c:	cbnz	w0, 41eeb4 <ferror@plt+0x1b614>
  41ee30:	ldr	w0, [x21, #604]
  41ee34:	cbz	w0, 41ee00 <ferror@plt+0x1b560>
  41ee38:	mov	x1, x19
  41ee3c:	mov	w0, #0x29                  	// #41
  41ee40:	bl	40a0c0 <ferror@plt+0x6820>
  41ee44:	cbz	w0, 41ee6c <ferror@plt+0x1b5cc>
  41ee48:	adrp	x3, 40a000 <ferror@plt+0x6760>
  41ee4c:	adrp	x2, 40a000 <ferror@plt+0x6760>
  41ee50:	adrp	x1, 458000 <_sch_istable+0x1478>
  41ee54:	add	x4, sp, #0x88
  41ee58:	add	x3, x3, #0x4bc
  41ee5c:	add	x2, x2, #0x548
  41ee60:	add	x1, x1, #0xde0
  41ee64:	mov	x0, x23
  41ee68:	bl	40c664 <ferror@plt+0x8dc4>
  41ee6c:	mov	x1, x19
  41ee70:	mov	w0, #0x28                  	// #40
  41ee74:	bl	40a0c0 <ferror@plt+0x6820>
  41ee78:	cbz	w0, 41eea0 <ferror@plt+0x1b600>
  41ee7c:	adrp	x3, 40c000 <ferror@plt+0x8760>
  41ee80:	adrp	x2, 40a000 <ferror@plt+0x6760>
  41ee84:	adrp	x1, 458000 <_sch_istable+0x1478>
  41ee88:	add	x4, sp, #0x88
  41ee8c:	add	x3, x3, #0xab0
  41ee90:	add	x2, x2, #0x4d8
  41ee94:	add	x1, x1, #0xd70
  41ee98:	mov	x0, x23
  41ee9c:	bl	40c664 <ferror@plt+0x8dc4>
  41eea0:	adrp	x0, 459000 <_bfd_std_section+0x120>
  41eea4:	ldr	x0, [x0, #2496]
  41eea8:	cbnz	x0, 41f0e4 <ferror@plt+0x1b844>
  41eeac:	str	wzr, [x21, #604]
  41eeb0:	b	41ee04 <ferror@plt+0x1b564>
  41eeb4:	mov	x1, x19
  41eeb8:	mov	w0, #0x0                   	// #0
  41eebc:	bl	40a0c0 <ferror@plt+0x6820>
  41eec0:	cbz	w0, 41ee30 <ferror@plt+0x1b590>
  41eec4:	mov	x1, x19
  41eec8:	mov	w0, #0x3                   	// #3
  41eecc:	bl	40a0c0 <ferror@plt+0x6820>
  41eed0:	cbz	w0, 41ee30 <ferror@plt+0x1b590>
  41eed4:	bl	40a5c0 <ferror@plt+0x6d20>
  41eed8:	adrp	x0, 457000 <memcpy@GLIBC_2.17>
  41eedc:	mov	x1, x19
  41eee0:	add	x0, x0, #0xd40
  41eee4:	mov	w4, #0x0                   	// #0
  41eee8:	mov	w3, #0x1                   	// #1
  41eeec:	mov	w2, #0x0                   	// #0
  41eef0:	bl	413488 <ferror@plt+0xfbe8>
  41eef4:	cbz	w0, 41ee30 <ferror@plt+0x1b590>
  41eef8:	adrp	x24, 459000 <_bfd_std_section+0x120>
  41eefc:	add	x24, x24, #0x4f8
  41ef00:	adrp	x0, 439000 <warn@@Base+0xaff8>
  41ef04:	add	x0, x0, #0x493
  41ef08:	mov	x27, #0x0                   	// #0
  41ef0c:	mov	x25, #0x0                   	// #0
  41ef10:	ldr	x20, [x24, #88]
  41ef14:	mov	w28, #0x0                   	// #0
  41ef18:	str	x0, [sp, #104]
  41ef1c:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  41ef20:	add	x0, x0, #0xa6b
  41ef24:	str	x0, [sp, #112]
  41ef28:	cbz	x20, 41ee30 <ferror@plt+0x1b590>
  41ef2c:	ldr	w0, [x20]
  41ef30:	cmp	w0, #0x1
  41ef34:	b.eq	41f0bc <ferror@plt+0x1b81c>  // b.none
  41ef38:	cmp	w0, #0x2
  41ef3c:	b.eq	41f0c4 <ferror@plt+0x1b824>  // b.none
  41ef40:	cbnz	w0, 41f0cc <ferror@plt+0x1b82c>
  41ef44:	ldr	w0, [x26, #652]
  41ef48:	cbz	w0, 41f004 <ferror@plt+0x1b764>
  41ef4c:	cbnz	w28, 41ef70 <ferror@plt+0x1b6d0>
  41ef50:	mov	w2, #0x5                   	// #5
  41ef54:	adrp	x1, 439000 <warn@@Base+0xaff8>
  41ef58:	mov	x0, #0x0                   	// #0
  41ef5c:	add	x1, x1, #0x3cd
  41ef60:	bl	403700 <dcgettext@plt>
  41ef64:	adrp	x1, 457000 <memcpy@GLIBC_2.17>
  41ef68:	ldr	x1, [x1, #3392]
  41ef6c:	bl	4037a0 <printf@plt>
  41ef70:	mov	w2, #0x5                   	// #5
  41ef74:	adrp	x1, 439000 <warn@@Base+0xaff8>
  41ef78:	mov	x0, #0x0                   	// #0
  41ef7c:	add	x1, x1, #0x3ff
  41ef80:	bl	403700 <dcgettext@plt>
  41ef84:	ldr	x1, [x20, #8]
  41ef88:	bl	4037a0 <printf@plt>
  41ef8c:	mov	w2, #0x5                   	// #5
  41ef90:	adrp	x1, 439000 <warn@@Base+0xaff8>
  41ef94:	mov	x0, #0x0                   	// #0
  41ef98:	add	x1, x1, #0x410
  41ef9c:	bl	403700 <dcgettext@plt>
  41efa0:	mov	x22, x0
  41efa4:	cbnz	x25, 41f058 <ferror@plt+0x1b7b8>
  41efa8:	adrp	x1, 439000 <warn@@Base+0xaff8>
  41efac:	add	x1, x1, #0x421
  41efb0:	mov	w2, #0x5                   	// #5
  41efb4:	mov	x0, #0x0                   	// #0
  41efb8:	bl	403700 <dcgettext@plt>
  41efbc:	mov	x1, x0
  41efc0:	mov	x0, x22
  41efc4:	bl	4037a0 <printf@plt>
  41efc8:	mov	w2, #0x5                   	// #5
  41efcc:	cbz	x27, 41f060 <ferror@plt+0x1b7c0>
  41efd0:	adrp	x1, 439000 <warn@@Base+0xaff8>
  41efd4:	add	x1, x1, #0x42d
  41efd8:	mov	x0, #0x0                   	// #0
  41efdc:	bl	403700 <dcgettext@plt>
  41efe0:	bl	4037a0 <printf@plt>
  41efe4:	sxtw	x0, w0
  41efe8:	mov	x1, x27
  41efec:	mov	x2, #0x8                   	// #8
  41eff0:	bl	40c560 <ferror@plt+0x8cc0>
  41eff4:	mov	w28, #0x1                   	// #1
  41eff8:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41effc:	add	x0, x0, #0xceb
  41f000:	bl	403450 <puts@plt>
  41f004:	ldr	w0, [x21, #604]
  41f008:	cbz	w0, 41f050 <ferror@plt+0x1b7b0>
  41f00c:	ldr	x2, [x20, #8]
  41f010:	mov	x3, #0x0                   	// #0
  41f014:	ldr	x1, [sp, #112]
  41f018:	mov	x0, x25
  41f01c:	bl	403200 <concat@plt>
  41f020:	mov	x22, x0
  41f024:	bl	40a2b0 <ferror@plt+0x6a10>
  41f028:	mov	x3, x0
  41f02c:	cbnz	x0, 41f078 <ferror@plt+0x1b7d8>
  41f030:	mov	w2, #0x5                   	// #5
  41f034:	adrp	x1, 439000 <warn@@Base+0xaff8>
  41f038:	add	x1, x1, #0x44b
  41f03c:	bl	403700 <dcgettext@plt>
  41f040:	mov	x1, x22
  41f044:	bl	42e008 <warn@@Base>
  41f048:	mov	x0, x22
  41f04c:	bl	403510 <free@plt>
  41f050:	ldr	x20, [x20, #16]
  41f054:	b	41ef28 <ferror@plt+0x1b688>
  41f058:	mov	x1, x25
  41f05c:	b	41efc0 <ferror@plt+0x1b720>
  41f060:	adrp	x1, 439000 <warn@@Base+0xaff8>
  41f064:	add	x1, x1, #0x43a
  41f068:	mov	x0, #0x0                   	// #0
  41f06c:	bl	403700 <dcgettext@plt>
  41f070:	bl	4037a0 <printf@plt>
  41f074:	b	41eff4 <ferror@plt+0x1b754>
  41f078:	mov	w2, #0x5                   	// #5
  41f07c:	adrp	x1, 439000 <warn@@Base+0xaff8>
  41f080:	mov	x0, #0x0                   	// #0
  41f084:	add	x1, x1, #0x468
  41f088:	str	x3, [sp, #120]
  41f08c:	bl	403700 <dcgettext@plt>
  41f090:	mov	x1, x23
  41f094:	mov	x2, x22
  41f098:	bl	4037a0 <printf@plt>
  41f09c:	mov	x0, #0x18                  	// #24
  41f0a0:	bl	403290 <xmalloc@plt>
  41f0a4:	ldr	x3, [sp, #120]
  41f0a8:	stp	x3, x22, [x0]
  41f0ac:	ldr	x1, [x24, #1224]
  41f0b0:	str	x1, [x0, #16]
  41f0b4:	str	x0, [x24, #1224]
  41f0b8:	b	41f050 <ferror@plt+0x1b7b0>
  41f0bc:	ldr	x25, [x20, #8]
  41f0c0:	b	41f050 <ferror@plt+0x1b7b0>
  41f0c4:	ldr	x27, [x20, #8]
  41f0c8:	b	41f050 <ferror@plt+0x1b7b0>
  41f0cc:	ldr	x1, [sp, #104]
  41f0d0:	mov	w2, #0x5                   	// #5
  41f0d4:	mov	x0, #0x0                   	// #0
  41f0d8:	bl	403700 <dcgettext@plt>
  41f0dc:	bl	42db14 <error@@Base>
  41f0e0:	b	41f050 <ferror@plt+0x1b7b0>
  41f0e4:	mov	w0, #0x1                   	// #1
  41f0e8:	b	41ee04 <ferror@plt+0x1b564>
  41f0ec:	stp	x29, x30, [sp, #-64]!
  41f0f0:	mov	x29, sp
  41f0f4:	stp	x19, x20, [sp, #16]
  41f0f8:	mov	w19, #0x0                   	// #0
  41f0fc:	stp	x21, x22, [sp, #32]
  41f100:	str	x23, [sp, #48]
  41f104:	bl	40a5fc <ferror@plt+0x6d5c>
  41f108:	mov	w0, w19
  41f10c:	add	w19, w19, #0x1
  41f110:	bl	409e3c <ferror@plt+0x659c>
  41f114:	cmp	w19, #0x2b
  41f118:	b.ne	41f108 <ferror@plt+0x1b868>  // b.any
  41f11c:	adrp	x19, 459000 <_bfd_std_section+0x120>
  41f120:	add	x19, x19, #0x4f8
  41f124:	ldr	x21, [x19, #48]
  41f128:	cbz	x21, 41f15c <ferror@plt+0x1b8bc>
  41f12c:	ldr	w23, [x19, #40]
  41f130:	cmn	w23, #0x1
  41f134:	b.eq	41f148 <ferror@plt+0x1b8a8>  // b.none
  41f138:	add	x20, x21, #0x30
  41f13c:	mov	w22, #0x0                   	// #0
  41f140:	cmp	w23, w22
  41f144:	b.ne	41f17c <ferror@plt+0x1b8dc>  // b.any
  41f148:	mov	x0, x21
  41f14c:	bl	403510 <free@plt>
  41f150:	str	wzr, [x19, #40]
  41f154:	str	xzr, [x19, #48]
  41f158:	str	wzr, [x19, #2584]
  41f15c:	ldr	x20, [x19, #1224]
  41f160:	cbnz	x20, 41f1b0 <ferror@plt+0x1b910>
  41f164:	ldp	x21, x22, [sp, #32]
  41f168:	ldr	x23, [sp, #48]
  41f16c:	str	xzr, [x19, #1224]
  41f170:	ldp	x19, x20, [sp, #16]
  41f174:	ldp	x29, x30, [sp], #64
  41f178:	b	40a5c0 <ferror@plt+0x6d20>
  41f17c:	ldr	w0, [x20, #28]
  41f180:	cbnz	w0, 41f194 <ferror@plt+0x1b8f4>
  41f184:	ldr	x0, [x20]
  41f188:	bl	403510 <free@plt>
  41f18c:	ldr	x0, [x20, #16]
  41f190:	bl	403510 <free@plt>
  41f194:	ldr	w0, [x20, #52]
  41f198:	cbnz	w0, 41f1a4 <ferror@plt+0x1b904>
  41f19c:	ldr	x0, [x20, #40]
  41f1a0:	bl	403510 <free@plt>
  41f1a4:	add	w22, w22, #0x1
  41f1a8:	add	x20, x20, #0x68
  41f1ac:	b	41f140 <ferror@plt+0x1b8a0>
  41f1b0:	ldr	x0, [x20]
  41f1b4:	bl	40a2ac <ferror@plt+0x6a0c>
  41f1b8:	ldr	x0, [x20, #8]
  41f1bc:	bl	403510 <free@plt>
  41f1c0:	ldr	x21, [x20, #16]
  41f1c4:	mov	x0, x20
  41f1c8:	bl	403510 <free@plt>
  41f1cc:	mov	x20, x21
  41f1d0:	b	41f160 <ferror@plt+0x1b8c0>
  41f1d4:	stp	x29, x30, [sp, #-64]!
  41f1d8:	mov	x29, sp
  41f1dc:	stp	x19, x20, [sp, #16]
  41f1e0:	mov	x19, x0
  41f1e4:	stp	x21, x22, [sp, #32]
  41f1e8:	adrp	x22, 439000 <warn@@Base+0xaff8>
  41f1ec:	add	x22, x22, #0x4ac
  41f1f0:	stp	x23, x24, [sp, #48]
  41f1f4:	adrp	x23, 43b000 <warn@@Base+0xcff8>
  41f1f8:	add	x23, x23, #0x928
  41f1fc:	ldrb	w0, [x19]
  41f200:	cbnz	w0, 41f2c8 <ferror@plt+0x1ba28>
  41f204:	ldp	x19, x20, [sp, #16]
  41f208:	ldp	x21, x22, [sp, #32]
  41f20c:	ldp	x23, x24, [sp, #48]
  41f210:	ldp	x29, x30, [sp], #64
  41f214:	ret
  41f218:	mov	x0, x24
  41f21c:	bl	402fd0 <strlen@plt>
  41f220:	mov	x1, x24
  41f224:	mov	x21, x0
  41f228:	mov	x2, x0
  41f22c:	mov	x0, x19
  41f230:	bl	403210 <strncmp@plt>
  41f234:	cbnz	w0, 41f290 <ferror@plt+0x1b9f0>
  41f238:	ldrb	w1, [x19, x21]
  41f23c:	add	x0, x19, x21
  41f240:	cmp	w1, #0x2c
  41f244:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  41f248:	b.ne	41f290 <ferror@plt+0x1b9f0>  // b.any
  41f24c:	ldr	x2, [x20, #8]
  41f250:	ldr	w3, [x20, #16]
  41f254:	ldr	w1, [x2]
  41f258:	orr	w1, w1, w3
  41f25c:	str	w1, [x2]
  41f260:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  41f264:	ldr	w1, [x1, #648]
  41f268:	cbz	w1, 41f278 <ferror@plt+0x1b9d8>
  41f26c:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  41f270:	mov	w2, #0x1                   	// #1
  41f274:	str	w2, [x1, #588]
  41f278:	ldrb	w1, [x0]
  41f27c:	cmp	w1, #0x2c
  41f280:	b.ne	41f288 <ferror@plt+0x1b9e8>  // b.any
  41f284:	add	x0, x0, #0x1
  41f288:	mov	x19, x0
  41f28c:	b	41f1fc <ferror@plt+0x1b95c>
  41f290:	add	x20, x20, #0x18
  41f294:	ldr	x24, [x20]
  41f298:	cbnz	x24, 41f218 <ferror@plt+0x1b978>
  41f29c:	mov	w2, #0x5                   	// #5
  41f2a0:	mov	x1, x22
  41f2a4:	mov	x0, #0x0                   	// #0
  41f2a8:	bl	403700 <dcgettext@plt>
  41f2ac:	mov	x1, x19
  41f2b0:	bl	42e008 <warn@@Base>
  41f2b4:	mov	x0, x19
  41f2b8:	mov	w1, #0x2c                  	// #44
  41f2bc:	bl	403560 <strchr@plt>
  41f2c0:	cbnz	x0, 41f278 <ferror@plt+0x1b9d8>
  41f2c4:	b	41f204 <ferror@plt+0x1b964>
  41f2c8:	add	x20, x23, #0xac0
  41f2cc:	b	41f294 <ferror@plt+0x1b9f4>
  41f2d0:	stp	x29, x30, [sp, #-48]!
  41f2d4:	mov	x29, sp
  41f2d8:	stp	x19, x20, [sp, #16]
  41f2dc:	mov	x19, x0
  41f2e0:	mov	w20, #0x0                   	// #0
  41f2e4:	stp	x21, x22, [sp, #32]
  41f2e8:	adrp	x21, 439000 <warn@@Base+0xaff8>
  41f2ec:	adrp	x22, 43a000 <warn@@Base+0xbff8>
  41f2f0:	add	x21, x21, #0x4ac
  41f2f4:	add	x22, x22, #0x7ec
  41f2f8:	ldrb	w1, [x19, w20, uxtw]
  41f2fc:	cbnz	w1, 41f310 <ferror@plt+0x1ba70>
  41f300:	ldp	x19, x20, [sp, #16]
  41f304:	ldp	x21, x22, [sp, #32]
  41f308:	ldp	x29, x30, [sp], #48
  41f30c:	ret
  41f310:	sub	w1, w1, #0x41
  41f314:	add	w20, w20, #0x1
  41f318:	cmp	w1, #0x34
  41f31c:	b.hi	41f480 <ferror@plt+0x1bbe0>  // b.pmore
  41f320:	ldrb	w0, [x22, w1, uxtw]
  41f324:	adr	x1, 41f330 <ferror@plt+0x1ba90>
  41f328:	add	x0, x1, w0, sxtb #2
  41f32c:	br	x0
  41f330:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41f334:	mov	w1, #0x1                   	// #1
  41f338:	str	w1, [x0, #608]
  41f33c:	b	41f2f8 <ferror@plt+0x1ba58>
  41f340:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41f344:	mov	w1, #0x1                   	// #1
  41f348:	str	w1, [x0, #600]
  41f34c:	b	41f2f8 <ferror@plt+0x1ba58>
  41f350:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41f354:	mov	w1, #0x1                   	// #1
  41f358:	str	w1, [x0, #660]
  41f35c:	b	41f2f8 <ferror@plt+0x1ba58>
  41f360:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41f364:	mov	w1, #0x1                   	// #1
  41f368:	str	w1, [x0, #648]
  41f36c:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41f370:	mov	w1, #0x1                   	// #1
  41f374:	str	w1, [x0, #588]
  41f378:	b	41f2f8 <ferror@plt+0x1ba58>
  41f37c:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41f380:	mov	w1, #0x1                   	// #1
  41f384:	str	w1, [x0, #656]
  41f388:	b	41f2f8 <ferror@plt+0x1ba58>
  41f38c:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41f390:	mov	w1, #0x1                   	// #1
  41f394:	str	w1, [x0, #580]
  41f398:	b	41f2f8 <ferror@plt+0x1ba58>
  41f39c:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41f3a0:	mov	w1, #0x1                   	// #1
  41f3a4:	str	w1, [x0, #604]
  41f3a8:	b	41f2f8 <ferror@plt+0x1ba58>
  41f3ac:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41f3b0:	mov	w1, #0x1                   	// #1
  41f3b4:	str	w1, [x0, #652]
  41f3b8:	b	41f2f8 <ferror@plt+0x1ba58>
  41f3bc:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  41f3c0:	ldr	w0, [x1, #628]
  41f3c4:	orr	w0, w0, #0x1
  41f3c8:	str	w0, [x1, #628]
  41f3cc:	b	41f2f8 <ferror@plt+0x1ba58>
  41f3d0:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  41f3d4:	ldr	w0, [x1, #628]
  41f3d8:	orr	w0, w0, #0x2
  41f3dc:	b	41f3c8 <ferror@plt+0x1bb28>
  41f3e0:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41f3e4:	mov	w1, #0x1                   	// #1
  41f3e8:	str	w1, [x0, #644]
  41f3ec:	b	41f2f8 <ferror@plt+0x1ba58>
  41f3f0:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41f3f4:	mov	w1, #0x1                   	// #1
  41f3f8:	str	w1, [x0, #596]
  41f3fc:	b	41f2f8 <ferror@plt+0x1ba58>
  41f400:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41f404:	mov	w1, #0x1                   	// #1
  41f408:	str	w1, [x0, #592]
  41f40c:	b	41f2f8 <ferror@plt+0x1ba58>
  41f410:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41f414:	mov	w1, #0x1                   	// #1
  41f418:	str	w1, [x0, #632]
  41f41c:	b	41f2f8 <ferror@plt+0x1ba58>
  41f420:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41f424:	mov	w1, #0x1                   	// #1
  41f428:	str	w1, [x0, #584]
  41f42c:	b	41f2f8 <ferror@plt+0x1ba58>
  41f430:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41f434:	mov	w1, #0x1                   	// #1
  41f438:	str	w1, [x0, #576]
  41f43c:	b	41f2f8 <ferror@plt+0x1ba58>
  41f440:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41f444:	mov	w1, #0x1                   	// #1
  41f448:	str	w1, [x0, #612]
  41f44c:	b	41f2f8 <ferror@plt+0x1ba58>
  41f450:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41f454:	mov	w1, #0x1                   	// #1
  41f458:	str	w1, [x0, #640]
  41f45c:	b	41f2f8 <ferror@plt+0x1ba58>
  41f460:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41f464:	mov	w1, #0x1                   	// #1
  41f468:	str	w1, [x0, #636]
  41f46c:	b	41f2f8 <ferror@plt+0x1ba58>
  41f470:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  41f474:	mov	w1, #0x1                   	// #1
  41f478:	str	w1, [x0, #624]
  41f47c:	b	41f2f8 <ferror@plt+0x1ba58>
  41f480:	mov	w2, #0x5                   	// #5
  41f484:	mov	x1, x21
  41f488:	mov	x0, #0x0                   	// #0
  41f48c:	bl	403700 <dcgettext@plt>
  41f490:	mov	x1, x19
  41f494:	bl	42e008 <warn@@Base>
  41f498:	b	41f2f8 <ferror@plt+0x1ba58>
  41f49c:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  41f4a0:	mov	w0, #0x1                   	// #1
  41f4a4:	str	w0, [x1, #580]
  41f4a8:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  41f4ac:	str	w0, [x1, #600]
  41f4b0:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  41f4b4:	str	w0, [x1, #628]
  41f4b8:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  41f4bc:	str	w0, [x1, #592]
  41f4c0:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  41f4c4:	str	w0, [x1, #640]
  41f4c8:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  41f4cc:	str	w0, [x1, #584]
  41f4d0:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  41f4d4:	str	w0, [x1, #632]
  41f4d8:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  41f4dc:	str	w0, [x1, #588]
  41f4e0:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  41f4e4:	str	w0, [x1, #644]
  41f4e8:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  41f4ec:	str	w0, [x1, #576]
  41f4f0:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  41f4f4:	str	w0, [x1, #596]
  41f4f8:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  41f4fc:	str	w0, [x1, #656]
  41f500:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  41f504:	str	w0, [x1, #636]
  41f508:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  41f50c:	str	w0, [x1, #624]
  41f510:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  41f514:	str	w0, [x1, #612]
  41f518:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  41f51c:	str	w0, [x1, #608]
  41f520:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  41f524:	str	w0, [x1, #660]
  41f528:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  41f52c:	str	w0, [x1, #604]
  41f530:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  41f534:	str	w0, [x1, #652]
  41f538:	ret
  41f53c:	ldr	x0, [x0, #16]
  41f540:	str	xzr, [x0, #24]
  41f544:	mov	w0, #0x1                   	// #1
  41f548:	ret
  41f54c:	mov	w0, #0x1                   	// #1
  41f550:	ret
  41f554:	mov	w0, #0x1                   	// #1
  41f558:	ret
  41f55c:	mov	w0, #0x1                   	// #1
  41f560:	ret
  41f564:	stp	x29, x30, [sp, #-32]!
  41f568:	mov	x29, sp
  41f56c:	stp	x19, x20, [sp, #16]
  41f570:	mov	x19, x0
  41f574:	mov	w20, #0x0                   	// #0
  41f578:	ldr	w0, [x19, #8]
  41f57c:	cmp	w0, w20
  41f580:	b.hi	41f590 <ferror@plt+0x1bcf0>  // b.pmore
  41f584:	ldp	x19, x20, [sp, #16]
  41f588:	ldp	x29, x30, [sp], #32
  41f58c:	ret
  41f590:	ldr	x1, [x19]
  41f594:	add	w20, w20, #0x1
  41f598:	mov	w0, #0x20                  	// #32
  41f59c:	bl	4030a0 <putc@plt>
  41f5a0:	b	41f578 <ferror@plt+0x1bcd8>
  41f5a4:	stp	x29, x30, [sp, #-48]!
  41f5a8:	mov	x29, sp
  41f5ac:	str	d8, [sp, #32]
  41f5b0:	fmov	d8, d0
  41f5b4:	stp	x19, x20, [sp, #16]
  41f5b8:	mov	x19, x0
  41f5bc:	mov	x20, x1
  41f5c0:	bl	41f564 <ferror@plt+0x1bcc4>
  41f5c4:	fmov	d0, d8
  41f5c8:	ldr	x0, [x19]
  41f5cc:	mov	x2, x20
  41f5d0:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  41f5d4:	add	x1, x1, #0x628
  41f5d8:	bl	403880 <fprintf@plt>
  41f5dc:	mov	w0, #0x1                   	// #1
  41f5e0:	ldr	d8, [sp, #32]
  41f5e4:	ldp	x19, x20, [sp, #16]
  41f5e8:	ldp	x29, x30, [sp], #48
  41f5ec:	ret
  41f5f0:	stp	x29, x30, [sp, #-48]!
  41f5f4:	mov	x29, sp
  41f5f8:	str	d8, [sp, #32]
  41f5fc:	fmov	d8, d0
  41f600:	stp	x19, x20, [sp, #16]
  41f604:	mov	x19, x0
  41f608:	mov	x20, x1
  41f60c:	bl	41f564 <ferror@plt+0x1bcc4>
  41f610:	fmov	d0, d8
  41f614:	ldr	x0, [x19]
  41f618:	mov	x2, x20
  41f61c:	ldr	x3, [x19, #32]
  41f620:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  41f624:	add	x1, x1, #0x63f
  41f628:	bl	403880 <fprintf@plt>
  41f62c:	mov	w0, #0x1                   	// #1
  41f630:	ldr	d8, [sp, #32]
  41f634:	ldp	x19, x20, [sp, #16]
  41f638:	ldp	x29, x30, [sp], #48
  41f63c:	ret
  41f640:	stp	x29, x30, [sp, #-80]!
  41f644:	mov	x29, sp
  41f648:	stp	x19, x20, [sp, #16]
  41f64c:	mov	x19, x0
  41f650:	mov	x20, x1
  41f654:	stp	x21, x22, [sp, #32]
  41f658:	mov	x22, x3
  41f65c:	mov	x21, x2
  41f660:	bl	41f564 <ferror@plt+0x1bcc4>
  41f664:	mov	x2, x22
  41f668:	add	x0, sp, #0x38
  41f66c:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  41f670:	add	x1, x1, #0x1c7
  41f674:	bl	403090 <sprintf@plt>
  41f678:	ldr	x0, [x19]
  41f67c:	add	x4, sp, #0x38
  41f680:	mov	x3, x21
  41f684:	mov	x2, x20
  41f688:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  41f68c:	add	x1, x1, #0x66c
  41f690:	bl	403880 <fprintf@plt>
  41f694:	mov	w0, #0x1                   	// #1
  41f698:	ldp	x19, x20, [sp, #16]
  41f69c:	ldp	x21, x22, [sp, #32]
  41f6a0:	ldp	x29, x30, [sp], #80
  41f6a4:	ret
  41f6a8:	stp	x29, x30, [sp, #-64]!
  41f6ac:	mov	x29, sp
  41f6b0:	stp	x19, x20, [sp, #16]
  41f6b4:	mov	x20, x1
  41f6b8:	ldr	w1, [x0, #8]
  41f6bc:	mov	x19, x0
  41f6c0:	sub	w1, w1, #0x2
  41f6c4:	str	w1, [x0, #8]
  41f6c8:	bl	41f564 <ferror@plt+0x1bcc4>
  41f6cc:	mov	x2, x20
  41f6d0:	add	x0, sp, #0x28
  41f6d4:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  41f6d8:	add	x1, x1, #0x1c7
  41f6dc:	bl	403090 <sprintf@plt>
  41f6e0:	ldr	x0, [x19]
  41f6e4:	add	x2, sp, #0x28
  41f6e8:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  41f6ec:	add	x1, x1, #0x68c
  41f6f0:	bl	403880 <fprintf@plt>
  41f6f4:	mov	w0, #0x1                   	// #1
  41f6f8:	ldp	x19, x20, [sp, #16]
  41f6fc:	ldp	x29, x30, [sp], #64
  41f700:	ret
  41f704:	stp	x29, x30, [sp, #-64]!
  41f708:	mov	x29, sp
  41f70c:	stp	x19, x20, [sp, #16]
  41f710:	mov	x19, x0
  41f714:	ldr	w0, [x0, #24]
  41f718:	mov	x20, x1
  41f71c:	cmp	w0, #0x0
  41f720:	b.le	41f738 <ferror@plt+0x1be98>
  41f724:	ldr	x1, [x19]
  41f728:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  41f72c:	add	x0, x0, #0x8e5
  41f730:	bl	402fe0 <fputs@plt>
  41f734:	str	wzr, [x19, #24]
  41f738:	mov	x0, x19
  41f73c:	bl	41f564 <ferror@plt+0x1bcc4>
  41f740:	mov	x2, x20
  41f744:	add	x0, sp, #0x28
  41f748:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  41f74c:	add	x1, x1, #0x1c7
  41f750:	bl	403090 <sprintf@plt>
  41f754:	ldr	x0, [x19]
  41f758:	add	x2, sp, #0x28
  41f75c:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  41f760:	add	x1, x1, #0x698
  41f764:	bl	403880 <fprintf@plt>
  41f768:	ldr	w0, [x19, #8]
  41f76c:	add	w0, w0, #0x2
  41f770:	str	w0, [x19, #8]
  41f774:	mov	w0, #0x1                   	// #1
  41f778:	ldp	x19, x20, [sp, #16]
  41f77c:	ldp	x29, x30, [sp], #64
  41f780:	ret
  41f784:	stp	x29, x30, [sp, #-32]!
  41f788:	mov	x29, sp
  41f78c:	stp	x19, x20, [sp, #16]
  41f790:	mov	x19, x0
  41f794:	mov	x20, x1
  41f798:	ldr	x0, [x0, #32]
  41f79c:	bl	403510 <free@plt>
  41f7a0:	mov	x0, x20
  41f7a4:	bl	403370 <strdup@plt>
  41f7a8:	str	x0, [x19, #32]
  41f7ac:	mov	w0, #0x1                   	// #1
  41f7b0:	ldp	x19, x20, [sp, #16]
  41f7b4:	ldp	x29, x30, [sp], #32
  41f7b8:	ret
  41f7bc:	b	41f784 <ferror@plt+0x1bee4>
  41f7c0:	stp	x29, x30, [sp, #-32]!
  41f7c4:	mov	x8, x1
  41f7c8:	mov	x1, x2
  41f7cc:	mov	x29, sp
  41f7d0:	str	x19, [sp, #16]
  41f7d4:	adrp	x19, 45c000 <_bfd_std_section+0x3120>
  41f7d8:	ldr	w2, [x19, #120]
  41f7dc:	cbnz	w2, 41f834 <ferror@plt+0x1bf94>
  41f7e0:	ldr	w2, [x8, #32]
  41f7e4:	tbz	w2, #0, 41f834 <ferror@plt+0x1bf94>
  41f7e8:	add	x4, x19, #0x78
  41f7ec:	ldr	x2, [x8, #40]
  41f7f0:	ldr	x3, [x4, #8]
  41f7f4:	cmp	x2, x3
  41f7f8:	b.hi	41f834 <ferror@plt+0x1bf94>  // b.pmore
  41f7fc:	ldr	x6, [x8, #56]
  41f800:	add	x6, x2, x6
  41f804:	cmp	x3, x6
  41f808:	b.cs	41f834 <ferror@plt+0x1bf94>  // b.hs, b.nlast
  41f80c:	ldr	x5, [x0, #8]
  41f810:	add	x6, x4, #0x10
  41f814:	sub	x3, x3, x2
  41f818:	mov	x7, #0x0                   	// #0
  41f81c:	mov	x2, x8
  41f820:	ldr	x9, [x5, #568]
  41f824:	add	x5, x4, #0x18
  41f828:	add	x4, x4, #0x20
  41f82c:	blr	x9
  41f830:	str	w0, [x19, #120]
  41f834:	ldr	x19, [sp, #16]
  41f838:	ldp	x29, x30, [sp], #32
  41f83c:	ret
  41f840:	stp	x29, x30, [sp, #-32]!
  41f844:	mov	x1, x0
  41f848:	mov	x29, sp
  41f84c:	ldr	x0, [x0]
  41f850:	str	x19, [sp, #16]
  41f854:	cbnz	x0, 41f878 <ferror@plt+0x1bfd8>
  41f858:	adrp	x3, 43c000 <warn@@Base+0xdff8>
  41f85c:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  41f860:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  41f864:	add	x3, x3, #0xcd0
  41f868:	add	x1, x1, #0x6a4
  41f86c:	add	x0, x0, #0x6bb
  41f870:	mov	w2, #0x1e0                 	// #480
  41f874:	bl	4037c0 <__assert_fail@plt>
  41f878:	ldp	x2, x19, [x0]
  41f87c:	str	x2, [x1]
  41f880:	bl	403510 <free@plt>
  41f884:	mov	x0, x19
  41f888:	ldr	x19, [sp, #16]
  41f88c:	ldp	x29, x30, [sp], #32
  41f890:	ret
  41f894:	stp	x29, x30, [sp, #-32]!
  41f898:	mov	x29, sp
  41f89c:	stp	x19, x20, [sp, #16]
  41f8a0:	mov	x20, x0
  41f8a4:	add	x0, x0, #0x10
  41f8a8:	bl	41f840 <ferror@plt+0x1bfa0>
  41f8ac:	cbz	x0, 41f8e8 <ferror@plt+0x1c048>
  41f8b0:	mov	x19, x0
  41f8b4:	mov	x0, x20
  41f8b8:	bl	41f564 <ferror@plt+0x1bcc4>
  41f8bc:	ldr	x0, [x20]
  41f8c0:	mov	x2, x19
  41f8c4:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  41f8c8:	add	x1, x1, #0xb03
  41f8cc:	bl	403880 <fprintf@plt>
  41f8d0:	mov	x0, x19
  41f8d4:	bl	403510 <free@plt>
  41f8d8:	mov	w0, #0x1                   	// #1
  41f8dc:	ldp	x19, x20, [sp, #16]
  41f8e0:	ldp	x29, x30, [sp], #32
  41f8e4:	ret
  41f8e8:	mov	w0, #0x0                   	// #0
  41f8ec:	b	41f8dc <ferror@plt+0x1c03c>
  41f8f0:	stp	x29, x30, [sp, #-16]!
  41f8f4:	add	x0, x0, #0x10
  41f8f8:	mov	x29, sp
  41f8fc:	bl	41f840 <ferror@plt+0x1bfa0>
  41f900:	cbz	x0, 41f914 <ferror@plt+0x1c074>
  41f904:	bl	403510 <free@plt>
  41f908:	mov	w0, #0x1                   	// #1
  41f90c:	ldp	x29, x30, [sp], #16
  41f910:	ret
  41f914:	mov	w0, #0x0                   	// #0
  41f918:	b	41f90c <ferror@plt+0x1c06c>
  41f91c:	stp	x29, x30, [sp, #-48]!
  41f920:	mov	x29, sp
  41f924:	stp	x19, x20, [sp, #16]
  41f928:	mov	x20, x0
  41f92c:	add	x0, x0, #0x10
  41f930:	str	x21, [sp, #32]
  41f934:	mov	x21, x1
  41f938:	bl	41f840 <ferror@plt+0x1bfa0>
  41f93c:	cbz	x0, 41f97c <ferror@plt+0x1c0dc>
  41f940:	mov	x4, x0
  41f944:	mov	x19, x0
  41f948:	ldr	x0, [x20]
  41f94c:	mov	x2, x21
  41f950:	ldr	x3, [x20, #32]
  41f954:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  41f958:	add	x1, x1, #0x6cf
  41f95c:	bl	403880 <fprintf@plt>
  41f960:	mov	x0, x19
  41f964:	bl	403510 <free@plt>
  41f968:	mov	w0, #0x1                   	// #1
  41f96c:	ldp	x19, x20, [sp, #16]
  41f970:	ldr	x21, [sp, #32]
  41f974:	ldp	x29, x30, [sp], #48
  41f978:	ret
  41f97c:	mov	w0, #0x0                   	// #0
  41f980:	b	41f96c <ferror@plt+0x1c0cc>
  41f984:	stp	x29, x30, [sp, #-64]!
  41f988:	mov	x29, sp
  41f98c:	stp	x19, x20, [sp, #16]
  41f990:	mov	x19, x0
  41f994:	add	x0, x0, #0x10
  41f998:	stp	x21, x22, [sp, #32]
  41f99c:	mov	x22, x1
  41f9a0:	stp	x23, x24, [sp, #48]
  41f9a4:	mov	w24, w2
  41f9a8:	bl	41f840 <ferror@plt+0x1bfa0>
  41f9ac:	cbz	x0, 41fab0 <ferror@plt+0x1c210>
  41f9b0:	ldr	x3, [x19, #56]
  41f9b4:	mov	x23, x0
  41f9b8:	cbnz	x3, 41fa04 <ferror@plt+0x1c164>
  41f9bc:	mov	x20, #0x0                   	// #0
  41f9c0:	mov	x21, #0x0                   	// #0
  41f9c4:	ldr	x0, [x19]
  41f9c8:	mov	x4, x23
  41f9cc:	ldr	x3, [x19, #32]
  41f9d0:	mov	x2, x22
  41f9d4:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  41f9d8:	add	x1, x1, #0x6e9
  41f9dc:	bl	403880 <fprintf@plt>
  41f9e0:	cmp	w24, #0x3
  41f9e4:	b.hi	41fa48 <ferror@plt+0x1c1a8>  // b.pmore
  41f9e8:	cmp	w24, #0x1
  41f9ec:	b.ls	41fa50 <ferror@plt+0x1c1b0>  // b.plast
  41f9f0:	ldr	x1, [x19]
  41f9f4:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  41f9f8:	add	x0, x0, #0x702
  41f9fc:	bl	402fe0 <fputs@plt>
  41fa00:	b	41fa50 <ferror@plt+0x1c1b0>
  41fa04:	ldr	x0, [x19, #40]
  41fa08:	mov	x1, x22
  41fa0c:	mov	w2, #0x3                   	// #3
  41fa10:	blr	x3
  41fa14:	mov	x20, x0
  41fa18:	cbz	x0, 41f9bc <ferror@plt+0x1c11c>
  41fa1c:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  41fa20:	add	x1, x1, #0x783
  41fa24:	bl	4036d0 <strstr@plt>
  41fa28:	mov	x21, x0
  41fa2c:	cbz	x0, 41fa40 <ferror@plt+0x1c1a0>
  41fa30:	mov	x22, x0
  41fa34:	mov	x21, x20
  41fa38:	strb	wzr, [x22], #2
  41fa3c:	b	41f9c4 <ferror@plt+0x1c124>
  41fa40:	mov	x22, x20
  41fa44:	b	41f9c4 <ferror@plt+0x1c124>
  41fa48:	cmp	w24, #0x5
  41fa4c:	b.eq	41faa0 <ferror@plt+0x1c200>  // b.none
  41fa50:	cbz	x21, 41fa68 <ferror@plt+0x1c1c8>
  41fa54:	ldr	x0, [x19]
  41fa58:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  41fa5c:	mov	x2, x21
  41fa60:	add	x1, x1, #0x714
  41fa64:	bl	403880 <fprintf@plt>
  41fa68:	cbz	x20, 41fa74 <ferror@plt+0x1c1d4>
  41fa6c:	mov	x0, x20
  41fa70:	bl	403510 <free@plt>
  41fa74:	ldr	x1, [x19]
  41fa78:	mov	w0, #0xa                   	// #10
  41fa7c:	bl	4030b0 <fputc@plt>
  41fa80:	mov	x0, x23
  41fa84:	bl	403510 <free@plt>
  41fa88:	mov	w0, #0x1                   	// #1
  41fa8c:	ldp	x19, x20, [sp, #16]
  41fa90:	ldp	x21, x22, [sp, #32]
  41fa94:	ldp	x23, x24, [sp, #48]
  41fa98:	ldp	x29, x30, [sp], #64
  41fa9c:	ret
  41faa0:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  41faa4:	add	x0, x0, #0x709
  41faa8:	ldr	x1, [x19]
  41faac:	b	41f9fc <ferror@plt+0x1c15c>
  41fab0:	mov	w0, #0x0                   	// #0
  41fab4:	b	41fa8c <ferror@plt+0x1c1ec>
  41fab8:	ldr	x0, [x0, #16]
  41fabc:	cbnz	x0, 41faec <ferror@plt+0x1c24c>
  41fac0:	stp	x29, x30, [sp, #-16]!
  41fac4:	adrp	x3, 43c000 <warn@@Base+0xdff8>
  41fac8:	add	x3, x3, #0xcd0
  41facc:	mov	x29, sp
  41fad0:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  41fad4:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  41fad8:	add	x3, x3, #0x9
  41fadc:	add	x1, x1, #0x6a4
  41fae0:	add	x0, x0, #0x6bb
  41fae4:	mov	w2, #0x59a                 	// #1434
  41fae8:	bl	4037c0 <__assert_fail@plt>
  41faec:	str	x1, [x0, #24]
  41faf0:	mov	w0, #0x1                   	// #1
  41faf4:	ret
  41faf8:	stp	x29, x30, [sp, #-16]!
  41fafc:	mov	x2, x1
  41fb00:	mov	x29, sp
  41fb04:	ldr	w1, [x0, #8]
  41fb08:	cbz	w1, 41fb30 <ferror@plt+0x1c290>
  41fb0c:	adrp	x3, 43c000 <warn@@Base+0xdff8>
  41fb10:	add	x3, x3, #0xcd0
  41fb14:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  41fb18:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  41fb1c:	add	x3, x3, #0x1f
  41fb20:	add	x1, x1, #0x6a4
  41fb24:	add	x0, x0, #0x71e
  41fb28:	mov	w2, #0x229                 	// #553
  41fb2c:	bl	4037c0 <__assert_fail@plt>
  41fb30:	ldr	x0, [x0]
  41fb34:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  41fb38:	add	x1, x1, #0xea6
  41fb3c:	bl	403880 <fprintf@plt>
  41fb40:	mov	w0, #0x1                   	// #1
  41fb44:	ldp	x29, x30, [sp], #16
  41fb48:	ret
  41fb4c:	stp	x29, x30, [sp, #-16]!
  41fb50:	mov	x2, x1
  41fb54:	mov	x29, sp
  41fb58:	ldr	w1, [x0, #8]
  41fb5c:	cbz	w1, 41fb84 <ferror@plt+0x1c2e4>
  41fb60:	adrp	x3, 43c000 <warn@@Base+0xdff8>
  41fb64:	add	x3, x3, #0xcd0
  41fb68:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  41fb6c:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  41fb70:	add	x3, x3, #0x2f
  41fb74:	add	x1, x1, #0x6a4
  41fb78:	add	x0, x0, #0x71e
  41fb7c:	mov	w2, #0x21b                 	// #539
  41fb80:	bl	4037c0 <__assert_fail@plt>
  41fb84:	ldr	x0, [x0]
  41fb88:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  41fb8c:	add	x1, x1, #0xea7
  41fb90:	bl	403880 <fprintf@plt>
  41fb94:	mov	w0, #0x1                   	// #1
  41fb98:	ldp	x29, x30, [sp], #16
  41fb9c:	ret
  41fba0:	stp	x29, x30, [sp, #-16]!
  41fba4:	mov	x29, sp
  41fba8:	cbnz	x0, 41fbd0 <ferror@plt+0x1c330>
  41fbac:	adrp	x3, 43c000 <warn@@Base+0xdff8>
  41fbb0:	add	x3, x3, #0xcd0
  41fbb4:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  41fbb8:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  41fbbc:	add	x3, x3, #0x49
  41fbc0:	add	x1, x1, #0x6a4
  41fbc4:	add	x0, x0, #0x6bb
  41fbc8:	mov	w2, #0x80c                 	// #2060
  41fbcc:	bl	4037c0 <__assert_fail@plt>
  41fbd0:	ldr	w2, [x0, #16]
  41fbd4:	cmp	w2, w1
  41fbd8:	b.eq	41fc0c <ferror@plt+0x1c36c>  // b.none
  41fbdc:	cmp	w2, #0x3
  41fbe0:	b.ne	41fc08 <ferror@plt+0x1c368>  // b.any
  41fbe4:	adrp	x3, 43c000 <warn@@Base+0xdff8>
  41fbe8:	add	x3, x3, #0xcd0
  41fbec:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  41fbf0:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  41fbf4:	add	x3, x3, #0x49
  41fbf8:	add	x1, x1, #0x6a4
  41fbfc:	add	x0, x0, #0x730
  41fc00:	mov	w2, #0x811                 	// #2065
  41fc04:	b	41fbcc <ferror@plt+0x1c32c>
  41fc08:	str	w1, [x0, #16]
  41fc0c:	mov	w0, #0x1                   	// #1
  41fc10:	ldp	x29, x30, [sp], #16
  41fc14:	ret
  41fc18:	ldr	x0, [x0, #16]
  41fc1c:	cbnz	x0, 41fc4c <ferror@plt+0x1c3ac>
  41fc20:	stp	x29, x30, [sp, #-16]!
  41fc24:	adrp	x3, 43c000 <warn@@Base+0xdff8>
  41fc28:	add	x3, x3, #0xcd0
  41fc2c:	mov	x29, sp
  41fc30:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  41fc34:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  41fc38:	add	x3, x3, #0x5b
  41fc3c:	add	x1, x1, #0x6a4
  41fc40:	add	x0, x0, #0x763
  41fc44:	mov	w2, #0x839                 	// #2105
  41fc48:	bl	4037c0 <__assert_fail@plt>
  41fc4c:	mov	w0, #0x1                   	// #1
  41fc50:	ret
  41fc54:	stp	x29, x30, [sp, #-32]!
  41fc58:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  41fc5c:	add	x1, x1, #0x78b
  41fc60:	mov	x29, sp
  41fc64:	str	x19, [sp, #16]
  41fc68:	mov	x19, x0
  41fc6c:	ldr	x0, [x0, #16]
  41fc70:	ldr	x3, [x19, #32]
  41fc74:	ldr	x2, [x0, #8]
  41fc78:	ldr	x4, [x0, #32]
  41fc7c:	ldr	x0, [x19]
  41fc80:	bl	403880 <fprintf@plt>
  41fc84:	ldr	x0, [x19, #16]
  41fc88:	ldr	w1, [x0, #48]
  41fc8c:	cbz	w1, 41fcb0 <ferror@plt+0x1c410>
  41fc90:	ldr	x2, [x0, #40]
  41fc94:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  41fc98:	ldr	x0, [x19]
  41fc9c:	add	x1, x1, #0x7a4
  41fca0:	bl	403880 <fprintf@plt>
  41fca4:	ldr	x0, [x19, #16]
  41fca8:	ldr	x0, [x0, #40]
  41fcac:	bl	403510 <free@plt>
  41fcb0:	ldr	x1, [x19]
  41fcb4:	mov	w0, #0xa                   	// #10
  41fcb8:	bl	4030b0 <fputc@plt>
  41fcbc:	mov	x0, x19
  41fcc0:	ldr	x19, [sp, #16]
  41fcc4:	ldp	x29, x30, [sp], #32
  41fcc8:	b	41fc18 <ferror@plt+0x1c378>
  41fccc:	stp	x29, x30, [sp, #-32]!
  41fcd0:	mov	x29, sp
  41fcd4:	ldr	x2, [x0, #16]
  41fcd8:	str	x19, [sp, #16]
  41fcdc:	cbnz	x2, 41fd04 <ferror@plt+0x1c464>
  41fce0:	adrp	x3, 43c000 <warn@@Base+0xdff8>
  41fce4:	add	x3, x3, #0xcd0
  41fce8:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  41fcec:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  41fcf0:	add	x3, x3, #0x6e
  41fcf4:	add	x1, x1, #0x6a4
  41fcf8:	add	x0, x0, #0x6bb
  41fcfc:	mov	w2, #0x4af                 	// #1199
  41fd00:	bl	4037c0 <__assert_fail@plt>
  41fd04:	ldr	w1, [x0, #8]
  41fd08:	cmp	w1, #0x1
  41fd0c:	b.hi	41fd34 <ferror@plt+0x1c494>  // b.pmore
  41fd10:	adrp	x3, 43c000 <warn@@Base+0xdff8>
  41fd14:	add	x3, x3, #0xcd0
  41fd18:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  41fd1c:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  41fd20:	add	x3, x3, #0x6e
  41fd24:	add	x1, x1, #0x6a4
  41fd28:	add	x0, x0, #0x7b1
  41fd2c:	mov	w2, #0x4b0                 	// #1200
  41fd30:	b	41fd00 <ferror@plt+0x1c460>
  41fd34:	sub	w1, w1, #0x2
  41fd38:	ldr	x19, [x2, #8]
  41fd3c:	str	w1, [x0, #8]
  41fd40:	mov	x0, x19
  41fd44:	bl	402fd0 <strlen@plt>
  41fd48:	sub	x0, x0, #0x2
  41fd4c:	add	x1, x19, x0
  41fd50:	ldrb	w2, [x19, x0]
  41fd54:	cmp	w2, #0x20
  41fd58:	b.ne	41fd70 <ferror@plt+0x1c4d0>  // b.any
  41fd5c:	ldrb	w2, [x1, #1]
  41fd60:	cmp	w2, #0x20
  41fd64:	b.ne	41fd70 <ferror@plt+0x1c4d0>  // b.any
  41fd68:	ldrb	w1, [x1, #2]
  41fd6c:	cbz	w1, 41fd94 <ferror@plt+0x1c4f4>
  41fd70:	adrp	x3, 43c000 <warn@@Base+0xdff8>
  41fd74:	add	x3, x3, #0xcd0
  41fd78:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  41fd7c:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  41fd80:	add	x3, x3, #0x6e
  41fd84:	add	x1, x1, #0x6a4
  41fd88:	add	x0, x0, #0x7c3
  41fd8c:	mov	w2, #0x4b6                 	// #1206
  41fd90:	b	41fd00 <ferror@plt+0x1c460>
  41fd94:	mov	w1, #0x7d                  	// #125
  41fd98:	strh	w1, [x19, x0]
  41fd9c:	mov	w0, #0x1                   	// #1
  41fda0:	ldr	x19, [sp, #16]
  41fda4:	ldp	x29, x30, [sp], #32
  41fda8:	ret
  41fdac:	b	41fccc <ferror@plt+0x1c42c>
  41fdb0:	stp	x29, x30, [sp, #-48]!
  41fdb4:	mov	x29, sp
  41fdb8:	stp	x21, x22, [sp, #32]
  41fdbc:	ldr	x22, [x0]
  41fdc0:	stp	x19, x20, [sp, #16]
  41fdc4:	cbnz	x22, 41fdec <ferror@plt+0x1c54c>
  41fdc8:	adrp	x3, 43c000 <warn@@Base+0xdff8>
  41fdcc:	add	x3, x3, #0xcd0
  41fdd0:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  41fdd4:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  41fdd8:	add	x3, x3, #0x81
  41fddc:	add	x1, x1, #0x6a4
  41fde0:	add	x0, x0, #0x6bb
  41fde4:	mov	w2, #0x16a                 	// #362
  41fde8:	bl	4037c0 <__assert_fail@plt>
  41fdec:	mov	x21, x1
  41fdf0:	mov	x19, x0
  41fdf4:	mov	x0, x1
  41fdf8:	bl	402fd0 <strlen@plt>
  41fdfc:	mov	x20, x0
  41fe00:	ldr	x0, [x22, #8]
  41fe04:	bl	402fd0 <strlen@plt>
  41fe08:	add	x0, x20, x0
  41fe0c:	add	x0, x0, #0x1
  41fe10:	bl	403290 <xmalloc@plt>
  41fe14:	ldr	x1, [x19]
  41fe18:	mov	x2, x21
  41fe1c:	mov	x20, x0
  41fe20:	ldr	x3, [x1, #8]
  41fe24:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  41fe28:	add	x1, x1, #0xb3e
  41fe2c:	bl	403090 <sprintf@plt>
  41fe30:	ldr	x0, [x19]
  41fe34:	ldr	x0, [x0, #8]
  41fe38:	bl	403510 <free@plt>
  41fe3c:	ldr	x0, [x19]
  41fe40:	ldp	x21, x22, [sp, #32]
  41fe44:	str	x20, [x0, #8]
  41fe48:	mov	w0, #0x1                   	// #1
  41fe4c:	ldp	x19, x20, [sp, #16]
  41fe50:	ldp	x29, x30, [sp], #48
  41fe54:	ret
  41fe58:	cbz	x1, 41fefc <ferror@plt+0x1c65c>
  41fe5c:	stp	x29, x30, [sp, #-64]!
  41fe60:	mov	x29, sp
  41fe64:	stp	x21, x22, [sp, #32]
  41fe68:	mov	x21, x0
  41fe6c:	ldr	x22, [x0]
  41fe70:	stp	x19, x20, [sp, #16]
  41fe74:	str	x23, [sp, #48]
  41fe78:	cbnz	x22, 41fea0 <ferror@plt+0x1c600>
  41fe7c:	adrp	x3, 43c000 <warn@@Base+0xdff8>
  41fe80:	add	x3, x3, #0xcd0
  41fe84:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  41fe88:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  41fe8c:	add	x3, x3, #0x8e
  41fe90:	add	x1, x1, #0x6a4
  41fe94:	add	x0, x0, #0x6bb
  41fe98:	mov	w2, #0x17e                 	// #382
  41fe9c:	bl	4037c0 <__assert_fail@plt>
  41fea0:	ldr	x23, [x22, #8]
  41fea4:	mov	x19, x1
  41fea8:	mov	x0, x23
  41feac:	bl	402fd0 <strlen@plt>
  41feb0:	mov	w20, w0
  41feb4:	mov	x0, x19
  41feb8:	bl	402fd0 <strlen@plt>
  41febc:	add	x1, x0, #0x1
  41fec0:	add	x1, x1, x20
  41fec4:	mov	x0, x23
  41fec8:	bl	4031e0 <xrealloc@plt>
  41fecc:	str	x0, [x22, #8]
  41fed0:	ldr	x0, [x21]
  41fed4:	mov	x1, x19
  41fed8:	ldr	x0, [x0, #8]
  41fedc:	add	x0, x0, x20
  41fee0:	bl	403620 <strcpy@plt>
  41fee4:	mov	w0, #0x1                   	// #1
  41fee8:	ldp	x19, x20, [sp, #16]
  41feec:	ldp	x21, x22, [sp, #32]
  41fef0:	ldr	x23, [sp, #48]
  41fef4:	ldp	x29, x30, [sp], #64
  41fef8:	ret
  41fefc:	mov	w0, #0x0                   	// #0
  41ff00:	ret
  41ff04:	stp	x29, x30, [sp, #-64]!
  41ff08:	mov	x29, sp
  41ff0c:	stp	x19, x20, [sp, #16]
  41ff10:	mov	x19, x0
  41ff14:	ldr	x0, [x0, #16]
  41ff18:	stp	x21, x22, [sp, #32]
  41ff1c:	str	x23, [sp, #48]
  41ff20:	cbnz	x0, 41ff48 <ferror@plt+0x1c6a8>
  41ff24:	adrp	x3, 43c000 <warn@@Base+0xdff8>
  41ff28:	add	x3, x3, #0xcd0
  41ff2c:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  41ff30:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  41ff34:	add	x3, x3, #0x9a
  41ff38:	add	x1, x1, #0x6a4
  41ff3c:	add	x0, x0, #0x6bb
  41ff40:	mov	w2, #0x1a5                 	// #421
  41ff44:	bl	4037c0 <__assert_fail@plt>
  41ff48:	ldr	x22, [x0, #8]
  41ff4c:	mov	x20, x1
  41ff50:	mov	w1, #0x7c                  	// #124
  41ff54:	mov	x0, x22
  41ff58:	bl	403560 <strchr@plt>
  41ff5c:	mov	x21, x0
  41ff60:	cbz	x0, 41ffcc <ferror@plt+0x1c72c>
  41ff64:	mov	x0, x22
  41ff68:	bl	402fd0 <strlen@plt>
  41ff6c:	mov	x22, x0
  41ff70:	mov	x0, x20
  41ff74:	bl	402fd0 <strlen@plt>
  41ff78:	add	x0, x22, x0
  41ff7c:	bl	403290 <xmalloc@plt>
  41ff80:	mov	x22, x0
  41ff84:	ldr	x23, [x19, #16]
  41ff88:	ldr	x1, [x23, #8]
  41ff8c:	sub	x2, x21, x1
  41ff90:	bl	402f70 <memcpy@plt>
  41ff94:	ldr	x0, [x23, #8]
  41ff98:	mov	x1, x20
  41ff9c:	sub	x0, x21, x0
  41ffa0:	add	x0, x22, x0
  41ffa4:	bl	403620 <strcpy@plt>
  41ffa8:	add	x1, x21, #0x1
  41ffac:	mov	x0, x22
  41ffb0:	bl	403260 <strcat@plt>
  41ffb4:	ldr	x0, [x23, #8]
  41ffb8:	bl	403510 <free@plt>
  41ffbc:	ldr	x0, [x19, #16]
  41ffc0:	str	x22, [x0, #8]
  41ffc4:	mov	w0, #0x1                   	// #1
  41ffc8:	b	420050 <ferror@plt+0x1c7b0>
  41ffcc:	mov	x0, x20
  41ffd0:	mov	w1, #0x7c                  	// #124
  41ffd4:	bl	403560 <strchr@plt>
  41ffd8:	cbnz	x0, 420014 <ferror@plt+0x1c774>
  41ffdc:	ldrb	w0, [x20]
  41ffe0:	cbz	w0, 41ffc4 <ferror@plt+0x1c724>
  41ffe4:	add	x19, x19, #0x10
  41ffe8:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  41ffec:	mov	x0, x19
  41fff0:	add	x1, x1, #0xddc
  41fff4:	bl	41fe58 <ferror@plt+0x1c5b8>
  41fff8:	cbz	w0, 42004c <ferror@plt+0x1c7ac>
  41fffc:	mov	x1, x20
  420000:	mov	x0, x19
  420004:	bl	41fe58 <ferror@plt+0x1c5b8>
  420008:	cmp	w0, #0x0
  42000c:	cset	w0, ne  // ne = any
  420010:	b	420050 <ferror@plt+0x1c7b0>
  420014:	mov	x0, x22
  420018:	mov	w1, #0x7b                  	// #123
  42001c:	bl	403560 <strchr@plt>
  420020:	cbnz	x0, 420034 <ferror@plt+0x1c794>
  420024:	mov	x0, x22
  420028:	mov	w1, #0x28                  	// #40
  42002c:	bl	403560 <strchr@plt>
  420030:	cbz	x0, 41ffdc <ferror@plt+0x1c73c>
  420034:	add	x21, x19, #0x10
  420038:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  42003c:	mov	x0, x21
  420040:	add	x1, x1, #0x694
  420044:	bl	41fdb0 <ferror@plt+0x1c510>
  420048:	cbnz	w0, 420064 <ferror@plt+0x1c7c4>
  42004c:	mov	w0, #0x0                   	// #0
  420050:	ldp	x19, x20, [sp, #16]
  420054:	ldp	x21, x22, [sp, #32]
  420058:	ldr	x23, [sp, #48]
  42005c:	ldp	x29, x30, [sp], #64
  420060:	ret
  420064:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  420068:	mov	x0, x21
  42006c:	add	x1, x1, #0xe1b
  420070:	bl	41fe58 <ferror@plt+0x1c5b8>
  420074:	cbnz	w0, 41ffdc <ferror@plt+0x1c73c>
  420078:	b	42004c <ferror@plt+0x1c7ac>
  42007c:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  420080:	add	x1, x1, #0x7ee
  420084:	b	41ff04 <ferror@plt+0x1c664>
  420088:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  42008c:	add	x1, x1, #0x7f9
  420090:	b	41ff04 <ferror@plt+0x1c664>
  420094:	stp	x29, x30, [sp, #-96]!
  420098:	mov	x29, sp
  42009c:	stp	x23, x24, [sp, #48]
  4200a0:	mov	x23, x0
  4200a4:	ldr	x0, [x0, #16]
  4200a8:	stp	x19, x20, [sp, #16]
  4200ac:	stp	x21, x22, [sp, #32]
  4200b0:	stp	x25, x26, [sp, #64]
  4200b4:	str	x27, [sp, #80]
  4200b8:	cbnz	x0, 4200e0 <ferror@plt+0x1c840>
  4200bc:	adrp	x3, 43c000 <warn@@Base+0xdff8>
  4200c0:	add	x3, x3, #0xcd0
  4200c4:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  4200c8:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  4200cc:	add	x3, x3, #0xaa
  4200d0:	add	x1, x1, #0x6a4
  4200d4:	add	x0, x0, #0x6bb
  4200d8:	mov	w2, #0x2cf                 	// #719
  4200dc:	bl	4037c0 <__assert_fail@plt>
  4200e0:	mov	w21, w1
  4200e4:	mov	w25, w2
  4200e8:	cmp	w1, #0x0
  4200ec:	b.le	420208 <ferror@plt+0x1c968>
  4200f0:	sub	w24, w21, #0x1
  4200f4:	sbfiz	x0, x1, #3, #32
  4200f8:	adrp	x26, 433000 <warn@@Base+0x4ff8>
  4200fc:	bl	403290 <xmalloc@plt>
  420100:	sxtw	x24, w24
  420104:	mov	x22, x0
  420108:	add	x26, x26, #0x268
  42010c:	add	x27, x23, #0x10
  420110:	mov	w19, #0xa                   	// #10
  420114:	mov	x1, x26
  420118:	mov	x0, x23
  42011c:	bl	41ff04 <ferror@plt+0x1c664>
  420120:	mov	w20, w0
  420124:	cbnz	w0, 420150 <ferror@plt+0x1c8b0>
  420128:	mov	x0, x22
  42012c:	bl	403510 <free@plt>
  420130:	mov	w0, w20
  420134:	ldp	x19, x20, [sp, #16]
  420138:	ldp	x21, x22, [sp, #32]
  42013c:	ldp	x23, x24, [sp, #48]
  420140:	ldp	x25, x26, [sp, #64]
  420144:	ldr	x27, [sp, #80]
  420148:	ldp	x29, x30, [sp], #96
  42014c:	ret
  420150:	mov	x0, x27
  420154:	bl	41f840 <ferror@plt+0x1bfa0>
  420158:	str	x0, [x22, x24, lsl #3]
  42015c:	cbnz	x0, 420170 <ferror@plt+0x1c8d0>
  420160:	mov	x0, x22
  420164:	mov	w20, #0x0                   	// #0
  420168:	bl	403510 <free@plt>
  42016c:	b	420130 <ferror@plt+0x1c890>
  420170:	bl	402fd0 <strlen@plt>
  420174:	sub	x24, x24, #0x1
  420178:	add	w0, w0, #0x2
  42017c:	cmn	w24, #0x1
  420180:	add	w19, w19, w0
  420184:	b.ne	420114 <ferror@plt+0x1c874>  // b.any
  420188:	cbz	w25, 420190 <ferror@plt+0x1c8f0>
  42018c:	add	w19, w19, #0x5
  420190:	mov	w0, w19
  420194:	bl	403290 <xmalloc@plt>
  420198:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  42019c:	add	x1, x1, #0x801
  4201a0:	mov	x19, x0
  4201a4:	ldr	w2, [x1]
  4201a8:	ldrh	w1, [x1, #4]
  4201ac:	str	w2, [x0]
  4201b0:	strh	w1, [x0, #4]
  4201b4:	tbnz	w21, #31, 420214 <ferror@plt+0x1c974>
  4201b8:	adrp	x24, 433000 <warn@@Base+0x4ff8>
  4201bc:	sxtw	x26, w21
  4201c0:	add	x24, x24, #0x2ab
  4201c4:	mov	x20, #0x0                   	// #0
  4201c8:	cmp	x20, x26
  4201cc:	b.ne	420254 <ferror@plt+0x1c9b4>  // b.any
  4201d0:	cbz	w25, 4201f8 <ferror@plt+0x1c958>
  4201d4:	cbz	w21, 4201e8 <ferror@plt+0x1c948>
  4201d8:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  4201dc:	mov	x0, x19
  4201e0:	add	x1, x1, #0x2ab
  4201e4:	bl	403260 <strcat@plt>
  4201e8:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  4201ec:	mov	x0, x19
  4201f0:	add	x1, x1, #0x1e0
  4201f4:	bl	403260 <strcat@plt>
  4201f8:	cbz	w21, 420220 <ferror@plt+0x1c980>
  4201fc:	mov	x0, x22
  420200:	bl	403510 <free@plt>
  420204:	b	420220 <ferror@plt+0x1c980>
  420208:	mov	w19, #0x19                  	// #25
  42020c:	mov	x22, #0x0                   	// #0
  420210:	b	420190 <ferror@plt+0x1c8f0>
  420214:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  420218:	add	x1, x1, #0x807
  42021c:	bl	403260 <strcat@plt>
  420220:	mov	x0, x19
  420224:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  420228:	add	x1, x1, #0xe1b
  42022c:	bl	403260 <strcat@plt>
  420230:	mov	x1, x19
  420234:	mov	x0, x23
  420238:	bl	41ff04 <ferror@plt+0x1c664>
  42023c:	mov	w20, w0
  420240:	cbz	w0, 420130 <ferror@plt+0x1c890>
  420244:	mov	x0, x19
  420248:	mov	w20, #0x1                   	// #1
  42024c:	bl	403510 <free@plt>
  420250:	b	420130 <ferror@plt+0x1c890>
  420254:	cbz	w20, 420264 <ferror@plt+0x1c9c4>
  420258:	mov	x1, x24
  42025c:	mov	x0, x19
  420260:	bl	403260 <strcat@plt>
  420264:	ldr	x1, [x22, x20, lsl #3]
  420268:	mov	x0, x19
  42026c:	add	x20, x20, #0x1
  420270:	bl	403260 <strcat@plt>
  420274:	b	4201c8 <ferror@plt+0x1c928>
  420278:	stp	x29, x30, [sp, #-112]!
  42027c:	mov	x29, sp
  420280:	stp	x19, x20, [sp, #16]
  420284:	stp	x21, x22, [sp, #32]
  420288:	mov	w21, w2
  42028c:	stp	x23, x24, [sp, #48]
  420290:	mov	x23, x0
  420294:	stp	x25, x26, [sp, #64]
  420298:	mov	w26, w1
  42029c:	mov	w25, w3
  4202a0:	stp	x27, x28, [sp, #80]
  4202a4:	cbz	w1, 4203c4 <ferror@plt+0x1cb24>
  4202a8:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  4202ac:	add	x1, x1, #0x268
  4202b0:	bl	41ff04 <ferror@plt+0x1c664>
  4202b4:	cbnz	w0, 4202c0 <ferror@plt+0x1ca20>
  4202b8:	mov	w1, #0x0                   	// #0
  4202bc:	b	420414 <ferror@plt+0x1cb74>
  4202c0:	add	x0, x23, #0x10
  4202c4:	bl	41f840 <ferror@plt+0x1bfa0>
  4202c8:	mov	x20, x0
  4202cc:	cbz	x0, 4202b8 <ferror@plt+0x1ca18>
  4202d0:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  4202d4:	mov	x2, #0x6                   	// #6
  4202d8:	add	x1, x1, #0x81b
  4202dc:	bl	403210 <strncmp@plt>
  4202e0:	cbnz	w0, 4202f8 <ferror@plt+0x1ca58>
  4202e4:	add	x19, x20, #0x6
  4202e8:	mov	w1, #0x20                  	// #32
  4202ec:	mov	x0, x19
  4202f0:	bl	403560 <strchr@plt>
  4202f4:	cbz	x0, 4203bc <ferror@plt+0x1cb1c>
  4202f8:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  4202fc:	mov	x0, x20
  420300:	add	x1, x1, #0x815
  420304:	mov	x2, #0xc                   	// #12
  420308:	bl	403210 <strncmp@plt>
  42030c:	cbnz	w0, 420328 <ferror@plt+0x1ca88>
  420310:	add	x19, x20, #0xc
  420314:	mov	w1, #0x20                  	// #32
  420318:	mov	x0, x19
  42031c:	bl	403560 <strchr@plt>
  420320:	cmp	x0, #0x0
  420324:	csel	x20, x20, x19, ne  // ne = any
  420328:	mov	x0, x20
  42032c:	bl	402fd0 <strlen@plt>
  420330:	add	w19, w0, #0xa
  420334:	cmp	w21, #0x0
  420338:	b.gt	4203d0 <ferror@plt+0x1cb30>
  42033c:	add	w19, w19, #0xf
  420340:	mov	x22, #0x0                   	// #0
  420344:	mov	w0, w19
  420348:	bl	403290 <xmalloc@plt>
  42034c:	mov	x19, x0
  420350:	cbnz	w26, 420474 <ferror@plt+0x1cbd4>
  420354:	strb	wzr, [x0]
  420358:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  42035c:	mov	x0, x19
  420360:	add	x1, x1, #0x822
  420364:	bl	403260 <strcat@plt>
  420368:	tbnz	w21, #31, 420480 <ferror@plt+0x1cbe0>
  42036c:	adrp	x24, 433000 <warn@@Base+0x4ff8>
  420370:	sxtw	x26, w21
  420374:	add	x24, x24, #0x2ab
  420378:	mov	x20, #0x0                   	// #0
  42037c:	cmp	x26, x20
  420380:	b.ne	4204c0 <ferror@plt+0x1cc20>  // b.any
  420384:	cbz	w25, 4203ac <ferror@plt+0x1cb0c>
  420388:	cbz	w21, 42039c <ferror@plt+0x1cafc>
  42038c:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  420390:	mov	x0, x19
  420394:	add	x1, x1, #0x2ab
  420398:	bl	403260 <strcat@plt>
  42039c:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  4203a0:	mov	x0, x19
  4203a4:	add	x1, x1, #0x1e0
  4203a8:	bl	403260 <strcat@plt>
  4203ac:	cbz	w21, 420490 <ferror@plt+0x1cbf0>
  4203b0:	mov	x0, x22
  4203b4:	bl	403510 <free@plt>
  4203b8:	b	420490 <ferror@plt+0x1cbf0>
  4203bc:	mov	x20, x19
  4203c0:	b	420328 <ferror@plt+0x1ca88>
  4203c4:	mov	x20, #0x0                   	// #0
  4203c8:	mov	w19, #0xa                   	// #10
  4203cc:	b	420334 <ferror@plt+0x1ca94>
  4203d0:	sub	w24, w21, #0x1
  4203d4:	sbfiz	x0, x21, #3, #32
  4203d8:	adrp	x27, 433000 <warn@@Base+0x4ff8>
  4203dc:	bl	403290 <xmalloc@plt>
  4203e0:	sxtw	x24, w24
  4203e4:	mov	x22, x0
  4203e8:	add	x27, x27, #0x268
  4203ec:	add	x28, x23, #0x10
  4203f0:	mov	x1, x27
  4203f4:	mov	x0, x23
  4203f8:	bl	41ff04 <ferror@plt+0x1c664>
  4203fc:	mov	w1, w0
  420400:	cbnz	w0, 420434 <ferror@plt+0x1cb94>
  420404:	mov	x0, x22
  420408:	str	w1, [sp, #108]
  42040c:	bl	403510 <free@plt>
  420410:	ldr	w1, [sp, #108]
  420414:	mov	w0, w1
  420418:	ldp	x19, x20, [sp, #16]
  42041c:	ldp	x21, x22, [sp, #32]
  420420:	ldp	x23, x24, [sp, #48]
  420424:	ldp	x25, x26, [sp, #64]
  420428:	ldp	x27, x28, [sp, #80]
  42042c:	ldp	x29, x30, [sp], #112
  420430:	ret
  420434:	mov	x0, x28
  420438:	bl	41f840 <ferror@plt+0x1bfa0>
  42043c:	str	x0, [x22, x24, lsl #3]
  420440:	cbnz	x0, 420450 <ferror@plt+0x1cbb0>
  420444:	mov	x0, x22
  420448:	bl	403510 <free@plt>
  42044c:	b	4202b8 <ferror@plt+0x1ca18>
  420450:	bl	402fd0 <strlen@plt>
  420454:	sub	x24, x24, #0x1
  420458:	add	w0, w0, #0x2
  42045c:	cmn	w24, #0x1
  420460:	add	w19, w19, w0
  420464:	b.ne	4203f0 <ferror@plt+0x1cb50>  // b.any
  420468:	cbz	w25, 420344 <ferror@plt+0x1caa4>
  42046c:	add	w19, w19, #0x5
  420470:	b	420344 <ferror@plt+0x1caa4>
  420474:	mov	x1, x20
  420478:	bl	403620 <strcpy@plt>
  42047c:	b	420358 <ferror@plt+0x1cab8>
  420480:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  420484:	mov	x0, x19
  420488:	add	x1, x1, #0x807
  42048c:	bl	403260 <strcat@plt>
  420490:	mov	x0, x19
  420494:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  420498:	add	x1, x1, #0xe1b
  42049c:	bl	403260 <strcat@plt>
  4204a0:	mov	x1, x19
  4204a4:	mov	x0, x23
  4204a8:	bl	41ff04 <ferror@plt+0x1c664>
  4204ac:	cbz	w0, 4202b8 <ferror@plt+0x1ca18>
  4204b0:	mov	x0, x19
  4204b4:	bl	403510 <free@plt>
  4204b8:	mov	w1, #0x1                   	// #1
  4204bc:	b	420414 <ferror@plt+0x1cb74>
  4204c0:	cbz	w20, 4204d0 <ferror@plt+0x1cc30>
  4204c4:	mov	x1, x24
  4204c8:	mov	x0, x19
  4204cc:	bl	403260 <strcat@plt>
  4204d0:	ldr	x1, [x22, x20, lsl #3]
  4204d4:	mov	x0, x19
  4204d8:	add	x20, x20, #0x1
  4204dc:	bl	403260 <strcat@plt>
  4204e0:	b	42037c <ferror@plt+0x1cadc>
  4204e4:	stp	x29, x30, [sp, #-48]!
  4204e8:	mov	x29, sp
  4204ec:	stp	x19, x20, [sp, #16]
  4204f0:	mov	x19, x0
  4204f4:	mov	w20, #0x0                   	// #0
  4204f8:	stp	x21, x22, [sp, #32]
  4204fc:	adrp	x21, 432000 <warn@@Base+0x3ff8>
  420500:	add	x22, x0, #0x10
  420504:	add	x21, x21, #0xddc
  420508:	ldr	w0, [x19, #8]
  42050c:	cmp	w0, w20
  420510:	b.hi	420528 <ferror@plt+0x1cc88>  // b.pmore
  420514:	mov	w0, #0x1                   	// #1
  420518:	ldp	x19, x20, [sp, #16]
  42051c:	ldp	x21, x22, [sp, #32]
  420520:	ldp	x29, x30, [sp], #48
  420524:	ret
  420528:	mov	x1, x21
  42052c:	mov	x0, x22
  420530:	bl	41fe58 <ferror@plt+0x1c5b8>
  420534:	cbz	w0, 420518 <ferror@plt+0x1cc78>
  420538:	add	w20, w20, #0x1
  42053c:	b	420508 <ferror@plt+0x1cc68>
  420540:	stp	x29, x30, [sp, #-64]!
  420544:	mov	x29, sp
  420548:	stp	x19, x20, [sp, #16]
  42054c:	mov	x20, x0
  420550:	ldr	x0, [x0, #16]
  420554:	stp	x21, x22, [sp, #32]
  420558:	str	x23, [sp, #48]
  42055c:	cbnz	x0, 420584 <ferror@plt+0x1cce4>
  420560:	adrp	x3, 43c000 <warn@@Base+0xdff8>
  420564:	add	x3, x3, #0xcd0
  420568:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  42056c:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  420570:	add	x3, x3, #0xbb
  420574:	add	x1, x1, #0x6a4
  420578:	add	x0, x0, #0x6bb
  42057c:	mov	w2, #0x453                 	// #1107
  420580:	bl	4037c0 <__assert_fail@plt>
  420584:	mov	w19, w1
  420588:	ldr	w1, [x0, #16]
  42058c:	cmp	w1, w19
  420590:	b.eq	420640 <ferror@plt+0x1cda0>  // b.none
  420594:	cmp	w19, #0x3
  420598:	b.hi	4205e4 <ferror@plt+0x1cd44>  // b.pmore
  42059c:	adrp	x21, 43c000 <warn@@Base+0xdff8>
  4205a0:	add	x21, x21, #0xcd0
  4205a4:	add	x1, x21, #0xd0
  4205a8:	ldr	x22, [x0, #8]
  4205ac:	ldr	x23, [x1, w19, uxtw #3]
  4205b0:	mov	x0, x22
  4205b4:	bl	402fd0 <strlen@plt>
  4205b8:	sub	w0, w0, #0x1
  4205bc:	ldrb	w1, [x22, x0]
  4205c0:	cmp	w1, #0x20
  4205c4:	b.eq	4205e8 <ferror@plt+0x1cd48>  // b.none
  4205c8:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  4205cc:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  4205d0:	add	x3, x21, #0xbb
  4205d4:	add	x1, x1, #0x6a4
  4205d8:	add	x0, x0, #0x828
  4205dc:	mov	w2, #0x470                 	// #1136
  4205e0:	b	420580 <ferror@plt+0x1cce0>
  4205e4:	bl	403400 <abort@plt>
  4205e8:	strb	wzr, [x22, x0]
  4205ec:	add	x21, x20, #0x10
  4205f0:	mov	x1, x23
  4205f4:	mov	x0, x21
  4205f8:	bl	41fe58 <ferror@plt+0x1c5b8>
  4205fc:	cbnz	w0, 420618 <ferror@plt+0x1cd78>
  420600:	mov	w0, #0x0                   	// #0
  420604:	ldp	x19, x20, [sp, #16]
  420608:	ldp	x21, x22, [sp, #32]
  42060c:	ldr	x23, [sp, #48]
  420610:	ldp	x29, x30, [sp], #64
  420614:	ret
  420618:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  42061c:	mov	x0, x21
  420620:	add	x1, x1, #0xf28
  420624:	bl	41fe58 <ferror@plt+0x1c5b8>
  420628:	cbz	w0, 420600 <ferror@plt+0x1cd60>
  42062c:	mov	x0, x20
  420630:	bl	4204e4 <ferror@plt+0x1cc44>
  420634:	cbz	w0, 420600 <ferror@plt+0x1cd60>
  420638:	ldr	x0, [x20, #16]
  42063c:	str	w19, [x0, #16]
  420640:	mov	w0, #0x1                   	// #1
  420644:	b	420604 <ferror@plt+0x1cd64>
  420648:	stp	x29, x30, [sp, #-64]!
  42064c:	mov	x29, sp
  420650:	stp	x19, x20, [sp, #16]
  420654:	mov	x19, x0
  420658:	ldr	x0, [x0, #16]
  42065c:	stp	x21, x22, [sp, #32]
  420660:	str	x23, [sp, #48]
  420664:	cbnz	x0, 42068c <ferror@plt+0x1cdec>
  420668:	adrp	x3, 43c000 <warn@@Base+0xdff8>
  42066c:	add	x3, x3, #0xcd0
  420670:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  420674:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  420678:	add	x3, x3, #0xf0
  42067c:	add	x1, x1, #0x6a4
  420680:	add	x0, x0, #0x6bb
  420684:	mov	w2, #0x5f9                 	// #1529
  420688:	bl	4037c0 <__assert_fail@plt>
  42068c:	ldr	x0, [x0]
  420690:	cbnz	x0, 4206b8 <ferror@plt+0x1ce18>
  420694:	adrp	x3, 43c000 <warn@@Base+0xdff8>
  420698:	add	x3, x3, #0xcd0
  42069c:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  4206a0:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  4206a4:	add	x3, x3, #0xf0
  4206a8:	add	x1, x1, #0x6a4
  4206ac:	add	x0, x0, #0x9d4
  4206b0:	mov	w2, #0x5fa                 	// #1530
  4206b4:	b	420688 <ferror@plt+0x1cde8>
  4206b8:	ldr	x0, [x0, #24]
  4206bc:	cbnz	x0, 4206e4 <ferror@plt+0x1ce44>
  4206c0:	adrp	x3, 43c000 <warn@@Base+0xdff8>
  4206c4:	add	x3, x3, #0xcd0
  4206c8:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  4206cc:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  4206d0:	add	x3, x3, #0xf0
  4206d4:	add	x1, x1, #0x6a4
  4206d8:	add	x0, x0, #0x83a
  4206dc:	mov	w2, #0x5fb                 	// #1531
  4206e0:	b	420688 <ferror@plt+0x1cde8>
  4206e4:	mov	x22, x1
  4206e8:	mov	w23, w2
  4206ec:	mov	w21, w3
  4206f0:	add	x20, x19, #0x10
  4206f4:	cbnz	w4, 4207a4 <ferror@plt+0x1cf04>
  4206f8:	cbnz	w21, 4207d0 <ferror@plt+0x1cf30>
  4206fc:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  420700:	mov	x0, x20
  420704:	add	x1, x1, #0x866
  420708:	bl	41fdb0 <ferror@plt+0x1c510>
  42070c:	cbz	w0, 4207b8 <ferror@plt+0x1cf18>
  420710:	ldr	x0, [x19, #16]
  420714:	ldr	x0, [x0]
  420718:	ldr	x1, [x0, #24]
  42071c:	mov	x0, x19
  420720:	bl	41ff04 <ferror@plt+0x1c664>
  420724:	cbz	w0, 4207b8 <ferror@plt+0x1cf18>
  420728:	mov	x0, x20
  42072c:	bl	41f840 <ferror@plt+0x1bfa0>
  420730:	mov	x21, x0
  420734:	cbz	x0, 4207b8 <ferror@plt+0x1cf18>
  420738:	mov	w1, w23
  42073c:	mov	x0, x19
  420740:	bl	420540 <ferror@plt+0x1cca0>
  420744:	cbz	w0, 4207b8 <ferror@plt+0x1cf18>
  420748:	mov	x1, x21
  42074c:	mov	x0, x20
  420750:	bl	41fe58 <ferror@plt+0x1c5b8>
  420754:	cbz	w0, 4207b8 <ferror@plt+0x1cf18>
  420758:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  42075c:	mov	x0, x20
  420760:	add	x1, x1, #0x920
  420764:	bl	41fe58 <ferror@plt+0x1c5b8>
  420768:	cbz	w0, 4207b8 <ferror@plt+0x1cf18>
  42076c:	mov	x1, x22
  420770:	mov	x0, x20
  420774:	bl	41fe58 <ferror@plt+0x1c5b8>
  420778:	cbz	w0, 4207b8 <ferror@plt+0x1cf18>
  42077c:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  420780:	mov	x0, x20
  420784:	add	x1, x1, #0x8d7
  420788:	bl	41fe58 <ferror@plt+0x1c5b8>
  42078c:	cbz	w0, 4207b8 <ferror@plt+0x1cf18>
  420790:	mov	x0, x19
  420794:	bl	4204e4 <ferror@plt+0x1cc44>
  420798:	cmp	w0, #0x0
  42079c:	cset	w0, ne  // ne = any
  4207a0:	b	4207bc <ferror@plt+0x1cf1c>
  4207a4:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  4207a8:	mov	x0, x20
  4207ac:	add	x1, x1, #0x85c
  4207b0:	bl	41fe58 <ferror@plt+0x1c5b8>
  4207b4:	cbnz	w0, 4206f8 <ferror@plt+0x1ce58>
  4207b8:	mov	w0, #0x0                   	// #0
  4207bc:	ldp	x19, x20, [sp, #16]
  4207c0:	ldp	x21, x22, [sp, #32]
  4207c4:	ldr	x23, [sp, #48]
  4207c8:	ldp	x29, x30, [sp], #64
  4207cc:	ret
  4207d0:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  4207d4:	mov	x0, x20
  4207d8:	add	x1, x1, #0x86e
  4207dc:	bl	41fe58 <ferror@plt+0x1c5b8>
  4207e0:	cbnz	w0, 4206fc <ferror@plt+0x1ce5c>
  4207e4:	b	4207b8 <ferror@plt+0x1cf18>
  4207e8:	stp	x29, x30, [sp, #-48]!
  4207ec:	cmp	w2, #0x0
  4207f0:	mov	x29, sp
  4207f4:	ldr	x3, [x0, #16]
  4207f8:	stp	x19, x20, [sp, #16]
  4207fc:	mov	x20, x0
  420800:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  420804:	add	x0, x0, #0xeae
  420808:	stp	x21, x22, [sp, #32]
  42080c:	csel	x0, x0, xzr, eq  // eq = none
  420810:	mov	x19, x1
  420814:	str	x0, [x3, #32]
  420818:	ldr	x3, [x20, #56]
  42081c:	cbz	x3, 420858 <ferror@plt+0x1cfb8>
  420820:	ldr	x0, [x20, #40]
  420824:	mov	w2, #0x3                   	// #3
  420828:	blr	x3
  42082c:	cmp	x0, #0x0
  420830:	mov	x21, x0
  420834:	csel	x1, x0, x19, ne  // ne = any
  420838:	mov	x0, x20
  42083c:	bl	41ff04 <ferror@plt+0x1c664>
  420840:	cbnz	w0, 420860 <ferror@plt+0x1cfc0>
  420844:	mov	w0, #0x0                   	// #0
  420848:	ldp	x19, x20, [sp, #16]
  42084c:	ldp	x21, x22, [sp, #32]
  420850:	ldp	x29, x30, [sp], #48
  420854:	ret
  420858:	mov	x21, #0x0                   	// #0
  42085c:	b	420838 <ferror@plt+0x1cf98>
  420860:	ldr	x22, [x20, #16]
  420864:	str	xzr, [x22, #24]
  420868:	cbz	x21, 4208a0 <ferror@plt+0x1d000>
  42086c:	mov	x0, x21
  420870:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  420874:	add	x1, x1, #0x783
  420878:	bl	4036d0 <strstr@plt>
  42087c:	mov	x19, x0
  420880:	cbz	x0, 4208c4 <ferror@plt+0x1d024>
  420884:	str	x21, [x22, #24]
  420888:	strb	wzr, [x19], #2
  42088c:	mov	x0, x19
  420890:	mov	w1, #0x28                  	// #40
  420894:	bl	403560 <strchr@plt>
  420898:	cbz	x0, 4208a0 <ferror@plt+0x1d000>
  42089c:	strb	wzr, [x0]
  4208a0:	ldr	x21, [x20, #16]
  4208a4:	mov	x0, x19
  4208a8:	bl	403370 <strdup@plt>
  4208ac:	str	x0, [x21, #40]
  4208b0:	ldr	x0, [x21, #24]
  4208b4:	cbz	x0, 4208d8 <ferror@plt+0x1d038>
  4208b8:	mov	w0, #0x1                   	// #1
  4208bc:	str	w0, [x20, #24]
  4208c0:	b	420848 <ferror@plt+0x1cfa8>
  4208c4:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  4208c8:	mov	x19, x21
  4208cc:	add	x0, x0, #0x268
  4208d0:	str	x0, [x22, #24]
  4208d4:	b	42088c <ferror@plt+0x1cfec>
  4208d8:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  4208dc:	add	x0, x20, #0x10
  4208e0:	add	x1, x1, #0x694
  4208e4:	bl	41fe58 <ferror@plt+0x1c5b8>
  4208e8:	cbnz	w0, 4208b8 <ferror@plt+0x1d018>
  4208ec:	b	420844 <ferror@plt+0x1cfa4>
  4208f0:	stp	x29, x30, [sp, #-64]!
  4208f4:	mov	x29, sp
  4208f8:	stp	x19, x20, [sp, #16]
  4208fc:	mov	x20, x0
  420900:	ldr	x0, [x0, #16]
  420904:	stp	x21, x22, [sp, #32]
  420908:	str	x23, [sp, #48]
  42090c:	cbnz	x0, 420934 <ferror@plt+0x1d094>
  420910:	adrp	x3, 43c000 <warn@@Base+0xdff8>
  420914:	add	x3, x3, #0xcd0
  420918:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  42091c:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  420920:	add	x3, x3, #0x10f
  420924:	add	x1, x1, #0x6a4
  420928:	add	x0, x0, #0x6bb
  42092c:	mov	w2, #0x94d                 	// #2381
  420930:	bl	4037c0 <__assert_fail@plt>
  420934:	ldr	x0, [x0]
  420938:	cbnz	x0, 420960 <ferror@plt+0x1d0c0>
  42093c:	adrp	x3, 43c000 <warn@@Base+0xdff8>
  420940:	add	x3, x3, #0xcd0
  420944:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  420948:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  42094c:	add	x3, x3, #0x10f
  420950:	add	x1, x1, #0x6a4
  420954:	add	x0, x0, #0x9d4
  420958:	mov	w2, #0x94e                 	// #2382
  42095c:	b	420930 <ferror@plt+0x1d090>
  420960:	ldr	x0, [x0, #24]
  420964:	cbnz	x0, 42098c <ferror@plt+0x1d0ec>
  420968:	adrp	x3, 43c000 <warn@@Base+0xdff8>
  42096c:	add	x3, x3, #0xcd0
  420970:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  420974:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  420978:	add	x3, x3, #0x10f
  42097c:	add	x1, x1, #0x6a4
  420980:	add	x0, x0, #0x83a
  420984:	mov	w2, #0x94f                 	// #2383
  420988:	b	420930 <ferror@plt+0x1d090>
  42098c:	mov	w23, w2
  420990:	mov	w19, w3
  420994:	add	x22, x20, #0x10
  420998:	cbnz	w4, 420a00 <ferror@plt+0x1d160>
  42099c:	cbnz	w19, 420a1c <ferror@plt+0x1d17c>
  4209a0:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  4209a4:	mov	x0, x22
  4209a8:	add	x1, x1, #0x866
  4209ac:	bl	41fdb0 <ferror@plt+0x1c510>
  4209b0:	cbz	w0, 420a14 <ferror@plt+0x1d174>
  4209b4:	ldr	x0, [x20, #16]
  4209b8:	ldr	x0, [x0]
  4209bc:	ldr	x19, [x0, #24]
  4209c0:	mov	x0, x19
  4209c4:	bl	403370 <strdup@plt>
  4209c8:	mov	x1, x19
  4209cc:	mov	x21, x0
  4209d0:	mov	x0, x20
  4209d4:	bl	41ff04 <ferror@plt+0x1c664>
  4209d8:	mov	w19, w0
  4209dc:	cbnz	w0, 420a34 <ferror@plt+0x1d194>
  4209e0:	mov	x0, x21
  4209e4:	bl	403510 <free@plt>
  4209e8:	mov	w0, w19
  4209ec:	ldp	x19, x20, [sp, #16]
  4209f0:	ldp	x21, x22, [sp, #32]
  4209f4:	ldr	x23, [sp, #48]
  4209f8:	ldp	x29, x30, [sp], #64
  4209fc:	ret
  420a00:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  420a04:	mov	x0, x22
  420a08:	add	x1, x1, #0x85c
  420a0c:	bl	41fe58 <ferror@plt+0x1c5b8>
  420a10:	cbnz	w0, 42099c <ferror@plt+0x1d0fc>
  420a14:	mov	w19, #0x0                   	// #0
  420a18:	b	4209e8 <ferror@plt+0x1d148>
  420a1c:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  420a20:	mov	x0, x22
  420a24:	add	x1, x1, #0x86e
  420a28:	bl	41fe58 <ferror@plt+0x1c5b8>
  420a2c:	cbnz	w0, 4209a0 <ferror@plt+0x1d100>
  420a30:	b	420a14 <ferror@plt+0x1d174>
  420a34:	mov	x0, x22
  420a38:	bl	41f840 <ferror@plt+0x1bfa0>
  420a3c:	mov	x22, x0
  420a40:	cbnz	x0, 420a50 <ferror@plt+0x1d1b0>
  420a44:	mov	x0, x21
  420a48:	bl	403510 <free@plt>
  420a4c:	b	420a14 <ferror@plt+0x1d174>
  420a50:	ldr	x0, [x20, #16]
  420a54:	mov	w1, w23
  420a58:	bl	41fba0 <ferror@plt+0x1c300>
  420a5c:	mov	w19, w0
  420a60:	cbnz	w0, 420a70 <ferror@plt+0x1d1d0>
  420a64:	mov	x0, x22
  420a68:	bl	403510 <free@plt>
  420a6c:	b	4209e0 <ferror@plt+0x1d140>
  420a70:	ldr	x1, [x20, #16]
  420a74:	cmp	w23, #0x3
  420a78:	ldr	x0, [x20]
  420a7c:	ldr	x5, [x1, #8]
  420a80:	ldr	x3, [x20, #32]
  420a84:	b.hi	420ac0 <ferror@plt+0x1d220>  // b.pmore
  420a88:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  420a8c:	add	x1, x1, #0xda0
  420a90:	mov	x4, x22
  420a94:	mov	x2, x21
  420a98:	mov	w19, #0x1                   	// #1
  420a9c:	ldr	x6, [x1, w23, uxtw #3]
  420aa0:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  420aa4:	add	x1, x1, #0x875
  420aa8:	bl	403880 <fprintf@plt>
  420aac:	mov	x0, x22
  420ab0:	bl	403510 <free@plt>
  420ab4:	mov	x0, x21
  420ab8:	bl	403510 <free@plt>
  420abc:	b	4209e8 <ferror@plt+0x1d148>
  420ac0:	bl	403400 <abort@plt>
  420ac4:	stp	x29, x30, [sp, #-64]!
  420ac8:	mov	x29, sp
  420acc:	stp	x19, x20, [sp, #16]
  420ad0:	mov	x20, x0
  420ad4:	ldr	x0, [x0, #16]
  420ad8:	stp	x21, x22, [sp, #32]
  420adc:	stp	x23, x24, [sp, #48]
  420ae0:	cbnz	x0, 420b08 <ferror@plt+0x1d268>
  420ae4:	adrp	x3, 43c000 <warn@@Base+0xdff8>
  420ae8:	add	x3, x3, #0xcd0
  420aec:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  420af0:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  420af4:	add	x3, x3, #0x12e
  420af8:	add	x1, x1, #0x6a4
  420afc:	add	x0, x0, #0x6bb
  420b00:	mov	w2, #0x900                 	// #2304
  420b04:	bl	4037c0 <__assert_fail@plt>
  420b08:	ldr	x0, [x0]
  420b0c:	cbnz	x0, 420b34 <ferror@plt+0x1d294>
  420b10:	adrp	x3, 43c000 <warn@@Base+0xdff8>
  420b14:	add	x3, x3, #0xcd0
  420b18:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  420b1c:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  420b20:	add	x3, x3, #0x12e
  420b24:	add	x1, x1, #0x6a4
  420b28:	add	x0, x0, #0x9d4
  420b2c:	mov	w2, #0x901                 	// #2305
  420b30:	b	420b04 <ferror@plt+0x1d264>
  420b34:	mov	w24, w2
  420b38:	mov	w19, w3
  420b3c:	mov	w23, w6
  420b40:	cbnz	w4, 420b94 <ferror@plt+0x1d2f4>
  420b44:	cbz	w19, 420b5c <ferror@plt+0x1d2bc>
  420b48:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  420b4c:	add	x0, x20, #0x10
  420b50:	add	x1, x1, #0x86e
  420b54:	bl	41fe58 <ferror@plt+0x1c5b8>
  420b58:	cbz	w0, 420ba8 <ferror@plt+0x1d308>
  420b5c:	ldr	x0, [x20, #16]
  420b60:	ldr	x0, [x0]
  420b64:	cbnz	w23, 420bc4 <ferror@plt+0x1d324>
  420b68:	ldr	x0, [x0, #24]
  420b6c:	bl	403370 <strdup@plt>
  420b70:	mov	x1, x0
  420b74:	mov	x21, x0
  420b78:	mov	x0, x20
  420b7c:	bl	41ff04 <ferror@plt+0x1c664>
  420b80:	mov	w19, w0
  420b84:	cbnz	w0, 420bcc <ferror@plt+0x1d32c>
  420b88:	mov	x0, x21
  420b8c:	bl	403510 <free@plt>
  420b90:	b	420bac <ferror@plt+0x1d30c>
  420b94:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  420b98:	add	x0, x20, #0x10
  420b9c:	add	x1, x1, #0x85c
  420ba0:	bl	41fe58 <ferror@plt+0x1c5b8>
  420ba4:	cbnz	w0, 420b44 <ferror@plt+0x1d2a4>
  420ba8:	mov	w19, #0x0                   	// #0
  420bac:	mov	w0, w19
  420bb0:	ldp	x19, x20, [sp, #16]
  420bb4:	ldp	x21, x22, [sp, #32]
  420bb8:	ldp	x23, x24, [sp, #48]
  420bbc:	ldp	x29, x30, [sp], #64
  420bc0:	ret
  420bc4:	ldr	x0, [x0]
  420bc8:	b	420b68 <ferror@plt+0x1d2c8>
  420bcc:	add	x19, x20, #0x10
  420bd0:	mov	x0, x19
  420bd4:	bl	41f840 <ferror@plt+0x1bfa0>
  420bd8:	mov	x22, x0
  420bdc:	cbnz	x0, 420bec <ferror@plt+0x1d34c>
  420be0:	mov	x0, x21
  420be4:	bl	403510 <free@plt>
  420be8:	b	420ba8 <ferror@plt+0x1d308>
  420bec:	cbz	w23, 420c0c <ferror@plt+0x1d36c>
  420bf0:	mov	x0, x19
  420bf4:	bl	41f840 <ferror@plt+0x1bfa0>
  420bf8:	mov	x23, x0
  420bfc:	cbnz	x0, 420c10 <ferror@plt+0x1d370>
  420c00:	mov	x0, x22
  420c04:	bl	403510 <free@plt>
  420c08:	b	420be0 <ferror@plt+0x1d340>
  420c0c:	mov	x23, #0x0                   	// #0
  420c10:	ldr	x0, [x20, #16]
  420c14:	mov	w1, w24
  420c18:	bl	41fba0 <ferror@plt+0x1c300>
  420c1c:	mov	w19, w0
  420c20:	cbnz	w0, 420c3c <ferror@plt+0x1d39c>
  420c24:	mov	x0, x22
  420c28:	bl	403510 <free@plt>
  420c2c:	mov	x0, x21
  420c30:	bl	403510 <free@plt>
  420c34:	mov	x0, x23
  420c38:	b	420b8c <ferror@plt+0x1d2ec>
  420c3c:	ldr	x0, [x20, #16]
  420c40:	mov	x4, x22
  420c44:	ldr	x3, [x20, #32]
  420c48:	mov	x2, x21
  420c4c:	ldr	x5, [x0, #8]
  420c50:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  420c54:	ldr	x0, [x20]
  420c58:	add	x1, x1, #0x8a2
  420c5c:	mov	w19, #0x1                   	// #1
  420c60:	bl	403880 <fprintf@plt>
  420c64:	mov	x0, x22
  420c68:	bl	403510 <free@plt>
  420c6c:	mov	x0, x21
  420c70:	bl	403510 <free@plt>
  420c74:	mov	x0, x23
  420c78:	bl	403510 <free@plt>
  420c7c:	b	420bac <ferror@plt+0x1d30c>
  420c80:	stp	x29, x30, [sp, #-48]!
  420c84:	mov	x29, sp
  420c88:	stp	x19, x20, [sp, #16]
  420c8c:	mov	x19, x0
  420c90:	str	x21, [sp, #32]
  420c94:	mov	w21, w2
  420c98:	bl	41ff04 <ferror@plt+0x1c664>
  420c9c:	cbnz	w0, 420cb4 <ferror@plt+0x1d414>
  420ca0:	mov	w0, #0x0                   	// #0
  420ca4:	ldp	x19, x20, [sp, #16]
  420ca8:	ldr	x21, [sp, #32]
  420cac:	ldp	x29, x30, [sp], #48
  420cb0:	ret
  420cb4:	add	x0, x19, #0x10
  420cb8:	bl	41f840 <ferror@plt+0x1bfa0>
  420cbc:	mov	x20, x0
  420cc0:	cbz	x0, 420ca0 <ferror@plt+0x1d400>
  420cc4:	mov	x0, x19
  420cc8:	bl	41f564 <ferror@plt+0x1bcc4>
  420ccc:	cbnz	w21, 420ce0 <ferror@plt+0x1d440>
  420cd0:	ldr	x1, [x19]
  420cd4:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  420cd8:	add	x0, x0, #0x866
  420cdc:	bl	402fe0 <fputs@plt>
  420ce0:	ldr	x0, [x19]
  420ce4:	mov	x2, x20
  420ce8:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  420cec:	add	x1, x1, #0x36a
  420cf0:	bl	403880 <fprintf@plt>
  420cf4:	mov	w0, #0x1                   	// #1
  420cf8:	str	w0, [x19, #24]
  420cfc:	b	420ca4 <ferror@plt+0x1d404>
  420d00:	stp	x29, x30, [sp, #-80]!
  420d04:	mov	x29, sp
  420d08:	stp	x19, x20, [sp, #16]
  420d0c:	mov	x19, x0
  420d10:	stp	x21, x22, [sp, #32]
  420d14:	mov	w21, w2
  420d18:	mov	x22, x3
  420d1c:	bl	41ff04 <ferror@plt+0x1c664>
  420d20:	cbz	w0, 420da0 <ferror@plt+0x1d500>
  420d24:	add	x0, x19, #0x10
  420d28:	bl	41f840 <ferror@plt+0x1bfa0>
  420d2c:	mov	x20, x0
  420d30:	cbz	x0, 420dc0 <ferror@plt+0x1d520>
  420d34:	mov	x0, x19
  420d38:	bl	41f564 <ferror@plt+0x1bcc4>
  420d3c:	cmp	w21, #0x3
  420d40:	b.hi	420d60 <ferror@plt+0x1d4c0>  // b.pmore
  420d44:	cmp	w21, #0x1
  420d48:	b.ls	420d68 <ferror@plt+0x1d4c8>  // b.plast
  420d4c:	ldr	x1, [x19]
  420d50:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  420d54:	add	x0, x0, #0x866
  420d58:	bl	402fe0 <fputs@plt>
  420d5c:	b	420d68 <ferror@plt+0x1d4c8>
  420d60:	cmp	w21, #0x5
  420d64:	b.eq	420db0 <ferror@plt+0x1d510>  // b.none
  420d68:	mov	x2, x22
  420d6c:	add	x0, sp, #0x38
  420d70:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  420d74:	add	x1, x1, #0x1c7
  420d78:	bl	403090 <sprintf@plt>
  420d7c:	ldr	x0, [x19]
  420d80:	add	x3, sp, #0x38
  420d84:	mov	x2, x20
  420d88:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  420d8c:	add	x1, x1, #0x8cf
  420d90:	bl	403880 <fprintf@plt>
  420d94:	mov	x0, x20
  420d98:	bl	403510 <free@plt>
  420d9c:	mov	w0, #0x1                   	// #1
  420da0:	ldp	x19, x20, [sp, #16]
  420da4:	ldp	x21, x22, [sp, #32]
  420da8:	ldp	x29, x30, [sp], #80
  420dac:	ret
  420db0:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  420db4:	add	x0, x0, #0x8c5
  420db8:	ldr	x1, [x19]
  420dbc:	b	420d58 <ferror@plt+0x1d4b8>
  420dc0:	mov	w0, #0x0                   	// #0
  420dc4:	b	420da0 <ferror@plt+0x1d500>
  420dc8:	stp	x29, x30, [sp, #-32]!
  420dcc:	mov	x29, sp
  420dd0:	stp	x19, x20, [sp, #16]
  420dd4:	mov	x20, x0
  420dd8:	bl	41ff04 <ferror@plt+0x1c664>
  420ddc:	cbnz	w0, 420df0 <ferror@plt+0x1d550>
  420de0:	mov	w0, #0x0                   	// #0
  420de4:	ldp	x19, x20, [sp, #16]
  420de8:	ldp	x29, x30, [sp], #32
  420dec:	ret
  420df0:	add	x0, x20, #0x10
  420df4:	bl	41f840 <ferror@plt+0x1bfa0>
  420df8:	mov	x19, x0
  420dfc:	cbz	x0, 420de0 <ferror@plt+0x1d540>
  420e00:	mov	x0, x20
  420e04:	bl	41f564 <ferror@plt+0x1bcc4>
  420e08:	ldr	x0, [x20]
  420e0c:	mov	x2, x19
  420e10:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  420e14:	add	x1, x1, #0x8dd
  420e18:	bl	403880 <fprintf@plt>
  420e1c:	mov	x0, x19
  420e20:	bl	403510 <free@plt>
  420e24:	mov	w0, #0x1                   	// #1
  420e28:	b	420de4 <ferror@plt+0x1d544>
  420e2c:	ldr	x1, [x0, #16]
  420e30:	cbnz	x1, 420e60 <ferror@plt+0x1d5c0>
  420e34:	stp	x29, x30, [sp, #-16]!
  420e38:	adrp	x3, 43c000 <warn@@Base+0xdff8>
  420e3c:	add	x3, x3, #0xcd0
  420e40:	mov	x29, sp
  420e44:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  420e48:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  420e4c:	add	x3, x3, #0x146
  420e50:	add	x1, x1, #0x6a4
  420e54:	add	x0, x0, #0x6bb
  420e58:	mov	w2, #0x31c                 	// #796
  420e5c:	bl	4037c0 <__assert_fail@plt>
  420e60:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  420e64:	add	x1, x1, #0x8ea
  420e68:	b	41ff04 <ferror@plt+0x1c664>
  420e6c:	stp	x29, x30, [sp, #-80]!
  420e70:	mov	x29, sp
  420e74:	stp	x19, x20, [sp, #16]
  420e78:	mov	x20, x1
  420e7c:	sub	w1, w2, #0x3
  420e80:	stp	x21, x22, [sp, #32]
  420e84:	mov	x19, x0
  420e88:	mov	w21, w2
  420e8c:	mov	x22, x3
  420e90:	cmp	w1, #0x1
  420e94:	b.ls	420f44 <ferror@plt+0x1d6a4>  // b.plast
  420e98:	mov	x1, x20
  420e9c:	mov	x0, x19
  420ea0:	bl	41ff04 <ferror@plt+0x1c664>
  420ea4:	cbz	w0, 420f4c <ferror@plt+0x1d6ac>
  420ea8:	add	x0, x19, #0x10
  420eac:	bl	41f840 <ferror@plt+0x1bfa0>
  420eb0:	mov	x20, x0
  420eb4:	cbz	x0, 420f4c <ferror@plt+0x1d6ac>
  420eb8:	ldr	w0, [x19, #24]
  420ebc:	cmp	w0, #0x1
  420ec0:	b.eq	420ed4 <ferror@plt+0x1d634>  // b.none
  420ec4:	ldr	x1, [x19]
  420ec8:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  420ecc:	add	x0, x0, #0x2ab
  420ed0:	bl	402fe0 <fputs@plt>
  420ed4:	cmp	w21, #0x2
  420ed8:	ccmp	w21, #0x4, #0x4, ne  // ne = any
  420edc:	b.ne	420ef0 <ferror@plt+0x1d650>  // b.any
  420ee0:	ldr	x1, [x19]
  420ee4:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  420ee8:	add	x0, x0, #0x8c5
  420eec:	bl	402fe0 <fputs@plt>
  420ef0:	mov	x2, x22
  420ef4:	add	x0, sp, #0x38
  420ef8:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  420efc:	add	x1, x1, #0x1c7
  420f00:	bl	403090 <sprintf@plt>
  420f04:	ldr	x0, [x19]
  420f08:	add	x3, sp, #0x38
  420f0c:	mov	x2, x20
  420f10:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  420f14:	add	x1, x1, #0x8ed
  420f18:	bl	403880 <fprintf@plt>
  420f1c:	mov	x0, x20
  420f20:	bl	403510 <free@plt>
  420f24:	ldr	w0, [x19, #24]
  420f28:	add	w0, w0, #0x1
  420f2c:	str	w0, [x19, #24]
  420f30:	mov	w0, #0x1                   	// #1
  420f34:	ldp	x19, x20, [sp, #16]
  420f38:	ldp	x21, x22, [sp, #32]
  420f3c:	ldp	x29, x30, [sp], #80
  420f40:	ret
  420f44:	bl	420e2c <ferror@plt+0x1d58c>
  420f48:	cbnz	w0, 420e98 <ferror@plt+0x1d5f8>
  420f4c:	mov	w0, #0x0                   	// #0
  420f50:	b	420f34 <ferror@plt+0x1d694>
  420f54:	stp	x29, x30, [sp, #-32]!
  420f58:	mov	x29, sp
  420f5c:	str	x19, [sp, #16]
  420f60:	mov	x19, x0
  420f64:	ldr	x0, [x0, #16]
  420f68:	cbnz	x0, 420f90 <ferror@plt+0x1d6f0>
  420f6c:	adrp	x3, 43c000 <warn@@Base+0xdff8>
  420f70:	add	x3, x3, #0xcd0
  420f74:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  420f78:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  420f7c:	add	x3, x3, #0x158
  420f80:	add	x1, x1, #0x6a4
  420f84:	add	x0, x0, #0x6bb
  420f88:	mov	w2, #0x2bd                 	// #701
  420f8c:	bl	4037c0 <__assert_fail@plt>
  420f90:	ldr	x0, [x0, #8]
  420f94:	mov	w1, #0x7c                  	// #124
  420f98:	bl	403560 <strchr@plt>
  420f9c:	cbz	x0, 420fc4 <ferror@plt+0x1d724>
  420fa0:	ldrb	w0, [x0, #1]
  420fa4:	cmp	w0, #0x5b
  420fa8:	b.ne	420fc4 <ferror@plt+0x1d724>  // b.any
  420fac:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  420fb0:	add	x1, x1, #0x8f9
  420fb4:	mov	x0, x19
  420fb8:	ldr	x19, [sp, #16]
  420fbc:	ldp	x29, x30, [sp], #32
  420fc0:	b	41ff04 <ferror@plt+0x1c664>
  420fc4:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  420fc8:	add	x1, x1, #0x8fe
  420fcc:	b	420fb4 <ferror@plt+0x1d714>
  420fd0:	stp	x29, x30, [sp, #-48]!
  420fd4:	mov	x29, sp
  420fd8:	stp	x21, x22, [sp, #32]
  420fdc:	adrp	x22, 433000 <warn@@Base+0x4ff8>
  420fe0:	add	x22, x22, #0x268
  420fe4:	mov	x21, x0
  420fe8:	mov	x1, x22
  420fec:	stp	x19, x20, [sp, #16]
  420ff0:	bl	41ff04 <ferror@plt+0x1c664>
  420ff4:	cbnz	w0, 42100c <ferror@plt+0x1d76c>
  420ff8:	mov	w0, #0x0                   	// #0
  420ffc:	ldp	x19, x20, [sp, #16]
  421000:	ldp	x21, x22, [sp, #32]
  421004:	ldp	x29, x30, [sp], #48
  421008:	ret
  42100c:	add	x19, x21, #0x10
  421010:	mov	x0, x19
  421014:	bl	41f840 <ferror@plt+0x1bfa0>
  421018:	mov	x20, x0
  42101c:	cbz	x0, 420ff8 <ferror@plt+0x1d758>
  421020:	mov	x1, x22
  421024:	mov	x0, x21
  421028:	bl	41ff04 <ferror@plt+0x1c664>
  42102c:	cbz	w0, 420ff8 <ferror@plt+0x1d758>
  421030:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  421034:	mov	x0, x19
  421038:	add	x1, x1, #0xddc
  42103c:	bl	41fdb0 <ferror@plt+0x1c510>
  421040:	cbz	w0, 420ff8 <ferror@plt+0x1d758>
  421044:	mov	x1, x20
  421048:	mov	x0, x19
  42104c:	bl	41fdb0 <ferror@plt+0x1c510>
  421050:	cbz	w0, 420ff8 <ferror@plt+0x1d758>
  421054:	mov	x0, x19
  421058:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  42105c:	add	x1, x1, #0x901
  421060:	bl	41fe58 <ferror@plt+0x1c5b8>
  421064:	cmp	w0, #0x0
  421068:	cset	w0, ne  // ne = any
  42106c:	b	420ffc <ferror@plt+0x1d75c>
  421070:	stp	x29, x30, [sp, #-32]!
  421074:	mov	x29, sp
  421078:	stp	x19, x20, [sp, #16]
  42107c:	mov	w20, w1
  421080:	mov	x19, x0
  421084:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  421088:	add	x1, x1, #0x268
  42108c:	bl	41ff04 <ferror@plt+0x1c664>
  421090:	cbnz	w0, 4210a4 <ferror@plt+0x1d804>
  421094:	mov	w0, #0x0                   	// #0
  421098:	ldp	x19, x20, [sp, #16]
  42109c:	ldp	x29, x30, [sp], #32
  4210a0:	ret
  4210a4:	add	x19, x19, #0x10
  4210a8:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  4210ac:	mov	x0, x19
  4210b0:	add	x1, x1, #0x905
  4210b4:	bl	41fdb0 <ferror@plt+0x1c510>
  4210b8:	cbz	w0, 421094 <ferror@plt+0x1d7f4>
  4210bc:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  4210c0:	mov	x0, x19
  4210c4:	add	x1, x1, #0x90c
  4210c8:	bl	41fe58 <ferror@plt+0x1c5b8>
  4210cc:	cbz	w0, 421094 <ferror@plt+0x1d7f4>
  4210d0:	cbz	w20, 4210f0 <ferror@plt+0x1d850>
  4210d4:	mov	x0, x19
  4210d8:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  4210dc:	add	x1, x1, #0x90f
  4210e0:	bl	41fe58 <ferror@plt+0x1c5b8>
  4210e4:	cmp	w0, #0x0
  4210e8:	cset	w0, ne  // ne = any
  4210ec:	b	421098 <ferror@plt+0x1d7f8>
  4210f0:	mov	w0, #0x1                   	// #1
  4210f4:	b	421098 <ferror@plt+0x1d7f8>
  4210f8:	stp	x29, x30, [sp, #-48]!
  4210fc:	mov	x29, sp
  421100:	stp	x19, x20, [sp, #16]
  421104:	mov	x20, x1
  421108:	sub	w1, w2, #0x3
  42110c:	stp	x21, x22, [sp, #32]
  421110:	mov	x19, x0
  421114:	mov	w21, w2
  421118:	cmp	w1, #0x1
  42111c:	b.ls	42116c <ferror@plt+0x1d8cc>  // b.plast
  421120:	mov	x1, x20
  421124:	mov	x0, x19
  421128:	bl	41ff04 <ferror@plt+0x1c664>
  42112c:	cbz	w0, 421174 <ferror@plt+0x1d8d4>
  421130:	add	x22, x19, #0x10
  421134:	mov	x0, x22
  421138:	bl	41f840 <ferror@plt+0x1bfa0>
  42113c:	mov	x20, x0
  421140:	cbz	x0, 421174 <ferror@plt+0x1d8d4>
  421144:	ldr	x0, [x19, #16]
  421148:	ldr	x0, [x0, #24]
  42114c:	cbz	x0, 421188 <ferror@plt+0x1d8e8>
  421150:	mov	x0, x20
  421154:	bl	403510 <free@plt>
  421158:	ldr	w0, [x19, #24]
  42115c:	add	w0, w0, #0x1
  421160:	str	w0, [x19, #24]
  421164:	mov	w0, #0x1                   	// #1
  421168:	b	421178 <ferror@plt+0x1d8d8>
  42116c:	bl	420e2c <ferror@plt+0x1d58c>
  421170:	cbnz	w0, 421120 <ferror@plt+0x1d880>
  421174:	mov	w0, #0x0                   	// #0
  421178:	ldp	x19, x20, [sp, #16]
  42117c:	ldp	x21, x22, [sp, #32]
  421180:	ldp	x29, x30, [sp], #48
  421184:	ret
  421188:	ldr	w0, [x19, #24]
  42118c:	cmp	w0, #0x1
  421190:	b.ne	4211b4 <ferror@plt+0x1d914>  // b.any
  421194:	cmp	w21, #0x2
  421198:	ccmp	w21, #0x4, #0x4, ne  // ne = any
  42119c:	b.eq	4211cc <ferror@plt+0x1d92c>  // b.none
  4211a0:	mov	x1, x20
  4211a4:	mov	x0, x22
  4211a8:	bl	41fe58 <ferror@plt+0x1c5b8>
  4211ac:	cbnz	w0, 421150 <ferror@plt+0x1d8b0>
  4211b0:	b	421174 <ferror@plt+0x1d8d4>
  4211b4:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  4211b8:	mov	x0, x22
  4211bc:	add	x1, x1, #0x2ab
  4211c0:	bl	41fe58 <ferror@plt+0x1c5b8>
  4211c4:	cbnz	w0, 421194 <ferror@plt+0x1d8f4>
  4211c8:	b	421174 <ferror@plt+0x1d8d4>
  4211cc:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  4211d0:	mov	x0, x22
  4211d4:	add	x1, x1, #0x8c5
  4211d8:	bl	41fe58 <ferror@plt+0x1c5b8>
  4211dc:	cbnz	w0, 4211a0 <ferror@plt+0x1d900>
  4211e0:	b	421174 <ferror@plt+0x1d8d4>
  4211e4:	cbz	x1, 421294 <ferror@plt+0x1d9f4>
  4211e8:	stp	x29, x30, [sp, #-64]!
  4211ec:	mov	x29, sp
  4211f0:	stp	x21, x22, [sp, #32]
  4211f4:	mov	x21, x0
  4211f8:	ldr	x22, [x0]
  4211fc:	stp	x19, x20, [sp, #16]
  421200:	str	x23, [sp, #48]
  421204:	cbnz	x22, 42122c <ferror@plt+0x1d98c>
  421208:	adrp	x3, 43c000 <warn@@Base+0xdff8>
  42120c:	add	x3, x3, #0xcd0
  421210:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  421214:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  421218:	add	x3, x3, #0x168
  42121c:	add	x1, x1, #0x6a4
  421220:	add	x0, x0, #0x6bb
  421224:	mov	w2, #0x192                 	// #402
  421228:	bl	4037c0 <__assert_fail@plt>
  42122c:	ldr	x23, [x22, #40]
  421230:	mov	x20, x1
  421234:	cbz	x23, 42128c <ferror@plt+0x1d9ec>
  421238:	mov	x0, x23
  42123c:	bl	402fd0 <strlen@plt>
  421240:	mov	w19, w0
  421244:	mov	x0, x20
  421248:	bl	402fd0 <strlen@plt>
  42124c:	add	x1, x0, #0x1
  421250:	add	x1, x1, x19
  421254:	mov	x0, x23
  421258:	bl	4031e0 <xrealloc@plt>
  42125c:	str	x0, [x22, #40]
  421260:	ldr	x0, [x21]
  421264:	mov	x1, x20
  421268:	ldr	x0, [x0, #40]
  42126c:	add	x0, x0, x19
  421270:	bl	403620 <strcpy@plt>
  421274:	mov	w0, #0x1                   	// #1
  421278:	ldp	x19, x20, [sp, #16]
  42127c:	ldp	x21, x22, [sp, #32]
  421280:	ldr	x23, [sp, #48]
  421284:	ldp	x29, x30, [sp], #64
  421288:	ret
  42128c:	mov	w0, #0x0                   	// #0
  421290:	b	421240 <ferror@plt+0x1d9a0>
  421294:	mov	w0, #0x0                   	// #0
  421298:	ret
  42129c:	stp	x29, x30, [sp, #-48]!
  4212a0:	mov	x29, sp
  4212a4:	stp	x19, x20, [sp, #16]
  4212a8:	mov	x20, x0
  4212ac:	stp	x21, x22, [sp, #32]
  4212b0:	mov	x21, x2
  4212b4:	mov	w22, w3
  4212b8:	bl	41ff04 <ferror@plt+0x1c664>
  4212bc:	cbz	w0, 421354 <ferror@plt+0x1dab4>
  4212c0:	add	x19, x20, #0x10
  4212c4:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  4212c8:	mov	x0, x19
  4212cc:	add	x1, x1, #0x866
  4212d0:	bl	41fdb0 <ferror@plt+0x1c510>
  4212d4:	cbz	w0, 421354 <ferror@plt+0x1dab4>
  4212d8:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  4212dc:	mov	x0, x19
  4212e0:	add	x1, x1, #0x91f
  4212e4:	bl	41fe58 <ferror@plt+0x1c5b8>
  4212e8:	cbz	w0, 421354 <ferror@plt+0x1dab4>
  4212ec:	mov	x1, x21
  4212f0:	mov	x0, x19
  4212f4:	bl	41fe58 <ferror@plt+0x1c5b8>
  4212f8:	cbz	w0, 421354 <ferror@plt+0x1dab4>
  4212fc:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  421300:	mov	x0, x19
  421304:	add	x1, x1, #0x69f
  421308:	bl	41fe58 <ferror@plt+0x1c5b8>
  42130c:	cbz	w0, 421354 <ferror@plt+0x1dab4>
  421310:	mov	x0, x20
  421314:	bl	4204e4 <ferror@plt+0x1cc44>
  421318:	cbz	w0, 421354 <ferror@plt+0x1dab4>
  42131c:	mov	x0, x19
  421320:	bl	41f840 <ferror@plt+0x1bfa0>
  421324:	mov	x21, x0
  421328:	cbz	x0, 421354 <ferror@plt+0x1dab4>
  42132c:	mov	w1, w22
  421330:	mov	x0, x20
  421334:	bl	420540 <ferror@plt+0x1cca0>
  421338:	cbz	w0, 421354 <ferror@plt+0x1dab4>
  42133c:	mov	x1, x21
  421340:	mov	x0, x19
  421344:	ldp	x19, x20, [sp, #16]
  421348:	ldp	x21, x22, [sp, #32]
  42134c:	ldp	x29, x30, [sp], #48
  421350:	b	41fe58 <ferror@plt+0x1c5b8>
  421354:	mov	w0, #0x0                   	// #0
  421358:	ldp	x19, x20, [sp, #16]
  42135c:	ldp	x21, x22, [sp, #32]
  421360:	ldp	x29, x30, [sp], #48
  421364:	ret
  421368:	stp	x29, x30, [sp, #-48]!
  42136c:	mov	x29, sp
  421370:	stp	x19, x20, [sp, #16]
  421374:	mov	x20, x0
  421378:	mov	x0, #0x38                  	// #56
  42137c:	str	x21, [sp, #32]
  421380:	mov	x21, x1
  421384:	bl	403290 <xmalloc@plt>
  421388:	mov	x19, x0
  42138c:	stp	xzr, xzr, [x0]
  421390:	stp	xzr, xzr, [x0, #16]
  421394:	stp	xzr, xzr, [x0, #32]
  421398:	mov	x0, x21
  42139c:	str	xzr, [x19, #48]
  4213a0:	bl	4032c0 <xstrdup@plt>
  4213a4:	str	x0, [x19, #8]
  4213a8:	mov	w0, #0x3                   	// #3
  4213ac:	str	w0, [x19, #16]
  4213b0:	ldr	x0, [x20]
  4213b4:	str	x0, [x19]
  4213b8:	ldr	x21, [sp, #32]
  4213bc:	str	x19, [x20]
  4213c0:	mov	w0, #0x1                   	// #1
  4213c4:	str	xzr, [x19, #24]
  4213c8:	ldp	x19, x20, [sp, #16]
  4213cc:	ldp	x29, x30, [sp], #48
  4213d0:	ret
  4213d4:	cbz	x1, 4213dc <ferror@plt+0x1db3c>
  4213d8:	b	421368 <ferror@plt+0x1dac8>
  4213dc:	mov	w0, #0x0                   	// #0
  4213e0:	ret
  4213e4:	stp	x29, x30, [sp, #-80]!
  4213e8:	mov	x29, sp
  4213ec:	stp	x19, x20, [sp, #16]
  4213f0:	mov	x20, x1
  4213f4:	sub	w1, w3, #0x7
  4213f8:	stp	x21, x22, [sp, #32]
  4213fc:	cmp	w1, #0x4
  421400:	b.hi	421440 <ferror@plt+0x1dba0>  // b.pmore
  421404:	add	x19, x0, #0x10
  421408:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  42140c:	add	x0, x0, #0xcd0
  421410:	mov	w21, w2
  421414:	add	x0, x0, #0x178
  421418:	mov	w22, w3
  42141c:	ldr	x1, [x0, w1, uxtw #3]
  421420:	mov	x0, x19
  421424:	bl	4213d4 <ferror@plt+0x1db34>
  421428:	cbnz	w0, 421444 <ferror@plt+0x1dba4>
  42142c:	mov	w0, #0x0                   	// #0
  421430:	ldp	x19, x20, [sp, #16]
  421434:	ldp	x21, x22, [sp, #32]
  421438:	ldp	x29, x30, [sp], #80
  42143c:	ret
  421440:	bl	403400 <abort@plt>
  421444:	cbnz	x20, 4214a4 <ferror@plt+0x1dc04>
  421448:	mov	w2, w21
  42144c:	add	x0, sp, #0x38
  421450:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  421454:	add	x1, x1, #0x925
  421458:	bl	403090 <sprintf@plt>
  42145c:	add	x1, sp, #0x38
  421460:	mov	x0, x19
  421464:	bl	41fe58 <ferror@plt+0x1c5b8>
  421468:	cbz	w0, 42142c <ferror@plt+0x1db8c>
  42146c:	cmp	x20, #0x0
  421470:	ccmp	w22, #0xb, #0x4, ne  // ne = any
  421474:	b.eq	4214ac <ferror@plt+0x1dc0c>  // b.none
  421478:	mov	w2, w21
  42147c:	add	x0, sp, #0x38
  421480:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  421484:	add	x1, x1, #0x92e
  421488:	bl	403090 <sprintf@plt>
  42148c:	add	x1, sp, #0x38
  421490:	mov	x0, x19
  421494:	bl	41fe58 <ferror@plt+0x1c5b8>
  421498:	cmp	w0, #0x0
  42149c:	cset	w0, ne  // ne = any
  4214a0:	b	421430 <ferror@plt+0x1db90>
  4214a4:	mov	x1, x20
  4214a8:	b	421460 <ferror@plt+0x1dbc0>
  4214ac:	mov	w0, #0x1                   	// #1
  4214b0:	b	421430 <ferror@plt+0x1db90>
  4214b4:	add	x0, x0, #0x10
  4214b8:	b	4213d4 <ferror@plt+0x1db34>
  4214bc:	stp	x29, x30, [sp, #-128]!
  4214c0:	cmp	w5, #0x0
  4214c4:	ccmp	w6, #0x0, #0x0, ne  // ne = any
  4214c8:	mov	x29, sp
  4214cc:	stp	x19, x20, [sp, #16]
  4214d0:	mov	x20, x0
  4214d4:	add	x19, x0, #0x10
  4214d8:	ldr	w0, [x0, #8]
  4214dc:	stp	x21, x22, [sp, #32]
  4214e0:	mov	x21, x1
  4214e4:	add	w0, w0, #0x2
  4214e8:	stp	x23, x24, [sp, #48]
  4214ec:	mov	w24, w5
  4214f0:	mov	w23, w6
  4214f4:	stp	x25, x26, [sp, #64]
  4214f8:	mov	w26, w2
  4214fc:	mov	w25, w4
  421500:	str	w0, [x20, #8]
  421504:	str	x27, [sp, #80]
  421508:	mov	w27, w3
  42150c:	b.ne	421528 <ferror@plt+0x1dc88>  // b.any
  421510:	mov	x0, x19
  421514:	bl	41f840 <ferror@plt+0x1bfa0>
  421518:	mov	x22, x0
  42151c:	cbnz	x0, 42152c <ferror@plt+0x1dc8c>
  421520:	mov	w0, #0x0                   	// #0
  421524:	b	4215e0 <ferror@plt+0x1dd40>
  421528:	mov	x22, #0x0                   	// #0
  42152c:	cmp	w27, #0x0
  421530:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  421534:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  421538:	add	x0, x0, #0x815
  42153c:	add	x1, x1, #0x81b
  421540:	csel	x1, x1, x0, ne  // ne = any
  421544:	mov	x0, x19
  421548:	bl	4213d4 <ferror@plt+0x1db34>
  42154c:	cbz	w0, 421520 <ferror@plt+0x1dc80>
  421550:	cbz	x21, 4215bc <ferror@plt+0x1dd1c>
  421554:	mov	x1, x21
  421558:	mov	x0, x19
  42155c:	bl	41fe58 <ferror@plt+0x1c5b8>
  421560:	cbz	w0, 421520 <ferror@plt+0x1dc80>
  421564:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  421568:	mov	x0, x19
  42156c:	add	x1, x1, #0x93b
  421570:	bl	41fe58 <ferror@plt+0x1c5b8>
  421574:	cbz	w0, 421520 <ferror@plt+0x1dc80>
  421578:	orr	w0, w23, w25
  42157c:	orr	w0, w0, w24
  421580:	cbnz	w0, 4215fc <ferror@plt+0x1dd5c>
  421584:	cbnz	x21, 4215fc <ferror@plt+0x1dd5c>
  421588:	ldr	x0, [x20, #16]
  42158c:	mov	w1, #0x2                   	// #2
  421590:	str	w1, [x0, #16]
  421594:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  421598:	mov	x0, x19
  42159c:	add	x1, x1, #0xceb
  4215a0:	bl	41fe58 <ferror@plt+0x1c5b8>
  4215a4:	cbz	w0, 421520 <ferror@plt+0x1dc80>
  4215a8:	mov	x0, x20
  4215ac:	bl	4204e4 <ferror@plt+0x1cc44>
  4215b0:	cmp	w0, #0x0
  4215b4:	cset	w0, ne  // ne = any
  4215b8:	b	4215e0 <ferror@plt+0x1dd40>
  4215bc:	mov	w2, w26
  4215c0:	add	x0, sp, #0x60
  4215c4:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  4215c8:	add	x1, x1, #0x925
  4215cc:	bl	403090 <sprintf@plt>
  4215d0:	add	x1, sp, #0x60
  4215d4:	mov	x0, x19
  4215d8:	bl	41fe58 <ferror@plt+0x1c5b8>
  4215dc:	cbnz	w0, 421564 <ferror@plt+0x1dcc4>
  4215e0:	ldp	x19, x20, [sp, #16]
  4215e4:	ldp	x21, x22, [sp, #32]
  4215e8:	ldp	x23, x24, [sp, #48]
  4215ec:	ldp	x25, x26, [sp, #64]
  4215f0:	ldr	x27, [sp, #80]
  4215f4:	ldp	x29, x30, [sp], #128
  4215f8:	ret
  4215fc:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  421600:	mov	x0, x19
  421604:	add	x1, x1, #0x93e
  421608:	bl	41fe58 <ferror@plt+0x1c5b8>
  42160c:	cbz	w0, 421520 <ferror@plt+0x1dc80>
  421610:	cbz	w25, 42164c <ferror@plt+0x1ddac>
  421614:	mov	w2, w25
  421618:	add	x0, sp, #0x60
  42161c:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  421620:	add	x1, x1, #0x95c
  421624:	bl	403090 <sprintf@plt>
  421628:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  42162c:	mov	x0, x19
  421630:	add	x1, x1, #0x942
  421634:	bl	41fe58 <ferror@plt+0x1c5b8>
  421638:	cbz	w0, 421520 <ferror@plt+0x1dc80>
  42163c:	add	x1, sp, #0x60
  421640:	mov	x0, x19
  421644:	bl	41fe58 <ferror@plt+0x1c5b8>
  421648:	cbz	w0, 421520 <ferror@plt+0x1dc80>
  42164c:	cbnz	w24, 42166c <ferror@plt+0x1ddcc>
  421650:	cbnz	x21, 4216b8 <ferror@plt+0x1de18>
  421654:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  421658:	mov	x0, x19
  42165c:	add	x1, x1, #0xa69
  421660:	bl	41fe58 <ferror@plt+0x1c5b8>
  421664:	cbnz	w0, 421588 <ferror@plt+0x1dce8>
  421668:	b	421520 <ferror@plt+0x1dc80>
  42166c:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  421670:	mov	x0, x19
  421674:	add	x1, x1, #0x949
  421678:	bl	41fe58 <ferror@plt+0x1c5b8>
  42167c:	cbz	w0, 421520 <ferror@plt+0x1dc80>
  421680:	cbz	w23, 42169c <ferror@plt+0x1ddfc>
  421684:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  421688:	add	x1, x1, #0x952
  42168c:	mov	x0, x19
  421690:	bl	41fe58 <ferror@plt+0x1c5b8>
  421694:	cbnz	w0, 421650 <ferror@plt+0x1ddb0>
  421698:	b	421520 <ferror@plt+0x1dc80>
  42169c:	mov	x1, x22
  4216a0:	mov	x0, x19
  4216a4:	bl	41fe58 <ferror@plt+0x1c5b8>
  4216a8:	cbz	w0, 421520 <ferror@plt+0x1dc80>
  4216ac:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  4216b0:	add	x1, x1, #0xddc
  4216b4:	b	42168c <ferror@plt+0x1ddec>
  4216b8:	mov	w2, w26
  4216bc:	add	x0, sp, #0x60
  4216c0:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  4216c4:	add	x1, x1, #0x958
  4216c8:	bl	403090 <sprintf@plt>
  4216cc:	add	x1, sp, #0x60
  4216d0:	mov	x0, x19
  4216d4:	bl	41fe58 <ferror@plt+0x1c5b8>
  4216d8:	cbnz	w0, 421654 <ferror@plt+0x1ddb4>
  4216dc:	b	4215e0 <ferror@plt+0x1dd40>
  4216e0:	stp	x29, x30, [sp, #-96]!
  4216e4:	cmp	w3, #0x0
  4216e8:	mov	x29, sp
  4216ec:	stp	x19, x20, [sp, #16]
  4216f0:	mov	x20, x0
  4216f4:	add	x19, x0, #0x10
  4216f8:	ldr	w0, [x0, #8]
  4216fc:	stp	x21, x22, [sp, #32]
  421700:	mov	x21, x1
  421704:	add	w0, w0, #0x2
  421708:	str	w0, [x20, #8]
  42170c:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  421710:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  421714:	add	x1, x1, #0x967
  421718:	add	x0, x0, #0x95f
  42171c:	mov	w22, w4
  421720:	csel	x1, x0, x1, ne  // ne = any
  421724:	mov	x0, x19
  421728:	str	x23, [sp, #48]
  42172c:	mov	w23, w2
  421730:	bl	4213d4 <ferror@plt+0x1db34>
  421734:	cbnz	w0, 421740 <ferror@plt+0x1dea0>
  421738:	mov	w0, #0x0                   	// #0
  42173c:	b	421810 <ferror@plt+0x1df70>
  421740:	cbz	x21, 4217ec <ferror@plt+0x1df4c>
  421744:	mov	x1, x21
  421748:	mov	x0, x19
  42174c:	bl	41fe58 <ferror@plt+0x1c5b8>
  421750:	cbz	w0, 421738 <ferror@plt+0x1de98>
  421754:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  421758:	mov	x0, x19
  42175c:	add	x1, x1, #0x93b
  421760:	bl	41fe58 <ferror@plt+0x1c5b8>
  421764:	cbz	w0, 421738 <ferror@plt+0x1de98>
  421768:	cmp	w22, #0x0
  42176c:	ccmp	x21, #0x0, #0x0, eq  // eq = none
  421770:	b.eq	4217c4 <ferror@plt+0x1df24>  // b.none
  421774:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  421778:	mov	x0, x19
  42177c:	add	x1, x1, #0x93e
  421780:	bl	41fe58 <ferror@plt+0x1c5b8>
  421784:	cbz	w0, 421738 <ferror@plt+0x1de98>
  421788:	cbnz	w22, 421824 <ferror@plt+0x1df84>
  42178c:	mov	w2, w23
  421790:	add	x0, sp, #0x40
  421794:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  421798:	add	x1, x1, #0x958
  42179c:	bl	403090 <sprintf@plt>
  4217a0:	add	x1, sp, #0x40
  4217a4:	mov	x0, x19
  4217a8:	bl	41fe58 <ferror@plt+0x1c5b8>
  4217ac:	cbz	w0, 421738 <ferror@plt+0x1de98>
  4217b0:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  4217b4:	mov	x0, x19
  4217b8:	add	x1, x1, #0xa69
  4217bc:	bl	41fe58 <ferror@plt+0x1c5b8>
  4217c0:	cbz	w0, 421738 <ferror@plt+0x1de98>
  4217c4:	adrp	x1, 438000 <warn@@Base+0x9ff8>
  4217c8:	mov	x0, x19
  4217cc:	add	x1, x1, #0xceb
  4217d0:	bl	41fe58 <ferror@plt+0x1c5b8>
  4217d4:	cbz	w0, 421738 <ferror@plt+0x1de98>
  4217d8:	ldr	x0, [x20, #16]
  4217dc:	str	wzr, [x0, #16]
  4217e0:	mov	x0, x20
  4217e4:	bl	4204e4 <ferror@plt+0x1cc44>
  4217e8:	b	421810 <ferror@plt+0x1df70>
  4217ec:	mov	w2, w23
  4217f0:	add	x0, sp, #0x40
  4217f4:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  4217f8:	add	x1, x1, #0x925
  4217fc:	bl	403090 <sprintf@plt>
  421800:	add	x1, sp, #0x40
  421804:	mov	x0, x19
  421808:	bl	41fe58 <ferror@plt+0x1c5b8>
  42180c:	cbnz	w0, 421754 <ferror@plt+0x1deb4>
  421810:	ldp	x19, x20, [sp, #16]
  421814:	ldp	x21, x22, [sp, #32]
  421818:	ldr	x23, [sp, #48]
  42181c:	ldp	x29, x30, [sp], #96
  421820:	ret
  421824:	mov	w2, w22
  421828:	add	x0, sp, #0x40
  42182c:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  421830:	add	x1, x1, #0x96e
  421834:	bl	403090 <sprintf@plt>
  421838:	add	x1, sp, #0x40
  42183c:	mov	x0, x19
  421840:	bl	41fe58 <ferror@plt+0x1c5b8>
  421844:	cbz	w0, 421738 <ferror@plt+0x1de98>
  421848:	cbz	x21, 4217b0 <ferror@plt+0x1df10>
  42184c:	b	42178c <ferror@plt+0x1deec>
  421850:	stp	x29, x30, [sp, #-80]!
  421854:	sub	w3, w3, #0x7
  421858:	cmp	w3, #0x4
  42185c:	mov	x29, sp
  421860:	stp	x19, x20, [sp, #16]
  421864:	str	x21, [sp, #32]
  421868:	b.hi	4218a0 <ferror@plt+0x1e000>  // b.pmore
  42186c:	add	x20, x0, #0x10
  421870:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  421874:	add	x0, x0, #0xe48
  421878:	mov	x19, x1
  42187c:	mov	w21, w2
  421880:	ldr	x1, [x0, w3, uxtw #3]
  421884:	mov	x0, x20
  421888:	bl	4213d4 <ferror@plt+0x1db34>
  42188c:	cbnz	w0, 4218a4 <ferror@plt+0x1e004>
  421890:	ldp	x19, x20, [sp, #16]
  421894:	ldr	x21, [sp, #32]
  421898:	ldp	x29, x30, [sp], #80
  42189c:	ret
  4218a0:	bl	403400 <abort@plt>
  4218a4:	cbnz	x19, 4218c0 <ferror@plt+0x1e020>
  4218a8:	add	x19, sp, #0x38
  4218ac:	mov	w2, w21
  4218b0:	add	x0, sp, #0x38
  4218b4:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  4218b8:	add	x1, x1, #0x925
  4218bc:	bl	403090 <sprintf@plt>
  4218c0:	mov	x1, x19
  4218c4:	mov	x0, x20
  4218c8:	bl	41fe58 <ferror@plt+0x1c5b8>
  4218cc:	cmp	w0, #0x0
  4218d0:	cset	w0, ne  // ne = any
  4218d4:	b	421890 <ferror@plt+0x1dff0>
  4218d8:	stp	x29, x30, [sp, #-128]!
  4218dc:	cmp	w5, #0x0
  4218e0:	ccmp	w6, #0x0, #0x0, ne  // ne = any
  4218e4:	mov	x29, sp
  4218e8:	stp	x19, x20, [sp, #16]
  4218ec:	mov	x20, x0
  4218f0:	mov	x19, x1
  4218f4:	stp	x21, x22, [sp, #32]
  4218f8:	add	x21, x0, #0x10
  4218fc:	ldr	w0, [x0, #8]
  421900:	stp	x23, x24, [sp, #48]
  421904:	mov	w24, w4
  421908:	add	w0, w0, #0x2
  42190c:	stp	x25, x26, [sp, #64]
  421910:	mov	w23, w5
  421914:	mov	w26, w3
  421918:	str	w0, [x20, #8]
  42191c:	mov	w25, w6
  421920:	str	x27, [sp, #80]
  421924:	mov	w27, w2
  421928:	b.ne	42195c <ferror@plt+0x1e0bc>  // b.any
  42192c:	mov	x0, x21
  421930:	bl	41f840 <ferror@plt+0x1bfa0>
  421934:	mov	x22, x0
  421938:	cbnz	x0, 421960 <ferror@plt+0x1e0c0>
  42193c:	mov	w0, #0x0                   	// #0
  421940:	ldp	x19, x20, [sp, #16]
  421944:	ldp	x21, x22, [sp, #32]
  421948:	ldp	x23, x24, [sp, #48]
  42194c:	ldp	x25, x26, [sp, #64]
  421950:	ldr	x27, [sp, #80]
  421954:	ldp	x29, x30, [sp], #128
  421958:	ret
  42195c:	mov	x22, #0x0                   	// #0
  421960:	cbnz	x19, 42197c <ferror@plt+0x1e0dc>
  421964:	add	x19, sp, #0x68
  421968:	mov	w2, w27
  42196c:	add	x0, sp, #0x68
  421970:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  421974:	add	x1, x1, #0x925
  421978:	bl	403090 <sprintf@plt>
  42197c:	mov	x1, x19
  421980:	mov	x0, x21
  421984:	bl	4213d4 <ferror@plt+0x1db34>
  421988:	cbz	w0, 42193c <ferror@plt+0x1e09c>
  42198c:	cmp	w26, #0x0
  421990:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  421994:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  421998:	add	x1, x1, #0x977
  42199c:	add	x0, x0, #0x97d
  4219a0:	orr	w24, w23, w24
  4219a4:	csel	x0, x0, x1, ne  // ne = any
  4219a8:	ldr	x1, [x20, #16]
  4219ac:	stp	x0, xzr, [x1, #32]
  4219b0:	str	wzr, [x1, #48]
  4219b4:	cbnz	w24, 4219cc <ferror@plt+0x1e12c>
  4219b8:	ldr	x0, [x20, #16]
  4219bc:	mov	w1, #0x2                   	// #2
  4219c0:	str	w1, [x0, #16]
  4219c4:	mov	w0, #0x1                   	// #1
  4219c8:	b	421940 <ferror@plt+0x1e0a0>
  4219cc:	cbz	w23, 4219b8 <ferror@plt+0x1e118>
  4219d0:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  4219d4:	mov	x0, x21
  4219d8:	add	x1, x1, #0x949
  4219dc:	bl	41fe58 <ferror@plt+0x1c5b8>
  4219e0:	cbz	w0, 42193c <ferror@plt+0x1e09c>
  4219e4:	cbz	w25, 421a00 <ferror@plt+0x1e160>
  4219e8:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  4219ec:	add	x1, x1, #0x952
  4219f0:	mov	x0, x21
  4219f4:	bl	41fe58 <ferror@plt+0x1c5b8>
  4219f8:	cbnz	w0, 4219b8 <ferror@plt+0x1e118>
  4219fc:	b	42193c <ferror@plt+0x1e09c>
  421a00:	mov	x1, x22
  421a04:	mov	x0, x21
  421a08:	bl	41fe58 <ferror@plt+0x1c5b8>
  421a0c:	cbz	w0, 42193c <ferror@plt+0x1e09c>
  421a10:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  421a14:	add	x1, x1, #0xddc
  421a18:	b	4219f0 <ferror@plt+0x1e150>
  421a1c:	stp	x29, x30, [sp, #-80]!
  421a20:	mov	x29, sp
  421a24:	stp	x19, x20, [sp, #16]
  421a28:	mov	x20, x0
  421a2c:	str	x21, [sp, #32]
  421a30:	mov	w21, w3
  421a34:	cbnz	x1, 421ab8 <ferror@plt+0x1e218>
  421a38:	add	x19, sp, #0x38
  421a3c:	add	x0, sp, #0x38
  421a40:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  421a44:	add	x1, x1, #0x925
  421a48:	bl	403090 <sprintf@plt>
  421a4c:	mov	x1, x19
  421a50:	add	x0, x20, #0x10
  421a54:	bl	4213d4 <ferror@plt+0x1db34>
  421a58:	cbz	w0, 421aa8 <ferror@plt+0x1e208>
  421a5c:	cmp	w21, #0x0
  421a60:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  421a64:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  421a68:	add	x1, x1, #0x98a
  421a6c:	add	x0, x0, #0x983
  421a70:	mov	x2, x19
  421a74:	csel	x0, x0, x1, ne  // ne = any
  421a78:	ldr	x1, [x20, #16]
  421a7c:	ldrb	w4, [x0]
  421a80:	ldr	x3, [x20, #32]
  421a84:	str	x0, [x1, #32]
  421a88:	ldr	x0, [x20]
  421a8c:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  421a90:	add	x1, x1, #0x990
  421a94:	bl	403880 <fprintf@plt>
  421a98:	ldr	x0, [x20, #16]
  421a9c:	str	wzr, [x0, #16]
  421aa0:	mov	x0, x20
  421aa4:	bl	4204e4 <ferror@plt+0x1cc44>
  421aa8:	ldp	x19, x20, [sp, #16]
  421aac:	ldr	x21, [sp, #32]
  421ab0:	ldp	x29, x30, [sp], #80
  421ab4:	ret
  421ab8:	mov	x19, x1
  421abc:	b	421a4c <ferror@plt+0x1e1ac>
  421ac0:	stp	x29, x30, [sp, #-64]!
  421ac4:	mov	x29, sp
  421ac8:	stp	x19, x20, [sp, #16]
  421acc:	mov	x20, x0
  421ad0:	ldr	x0, [x0, #16]
  421ad4:	stp	x21, x22, [sp, #32]
  421ad8:	str	x23, [sp, #48]
  421adc:	cbz	x0, 421ae8 <ferror@plt+0x1e248>
  421ae0:	ldr	x0, [x0]
  421ae4:	cbnz	x0, 421b0c <ferror@plt+0x1e26c>
  421ae8:	adrp	x3, 43c000 <warn@@Base+0xdff8>
  421aec:	add	x3, x3, #0xcd0
  421af0:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  421af4:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  421af8:	add	x3, x3, #0x1a0
  421afc:	add	x1, x1, #0x6a4
  421b00:	add	x0, x0, #0x9bd
  421b04:	mov	w2, #0x8bb                 	// #2235
  421b08:	bl	4037c0 <__assert_fail@plt>
  421b0c:	add	x19, x20, #0x10
  421b10:	mov	w23, w2
  421b14:	mov	w22, w3
  421b18:	mov	x0, x19
  421b1c:	bl	41f840 <ferror@plt+0x1bfa0>
  421b20:	mov	x21, x0
  421b24:	cbnz	x0, 421b40 <ferror@plt+0x1e2a0>
  421b28:	mov	w0, #0x0                   	// #0
  421b2c:	ldp	x19, x20, [sp, #16]
  421b30:	ldp	x21, x22, [sp, #32]
  421b34:	ldr	x23, [sp, #48]
  421b38:	ldp	x29, x30, [sp], #64
  421b3c:	ret
  421b40:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  421b44:	mov	x2, #0x6                   	// #6
  421b48:	add	x1, x1, #0x81b
  421b4c:	bl	403210 <strncmp@plt>
  421b50:	cbnz	w0, 421b58 <ferror@plt+0x1e2b8>
  421b54:	add	x21, x21, #0x6
  421b58:	mov	x1, x21
  421b5c:	mov	x0, x19
  421b60:	bl	4213d4 <ferror@plt+0x1db34>
  421b64:	cbz	w0, 421b28 <ferror@plt+0x1e288>
  421b68:	cbnz	w23, 421bd4 <ferror@plt+0x1e334>
  421b6c:	cmp	w22, #0x2
  421b70:	b.ls	421bec <ferror@plt+0x1e34c>  // b.plast
  421b74:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  421b78:	add	x1, x1, #0x9a3
  421b7c:	mov	x0, x19
  421b80:	bl	41fdb0 <ferror@plt+0x1c510>
  421b84:	cbz	w0, 421b28 <ferror@plt+0x1e288>
  421b88:	mov	x0, x19
  421b8c:	bl	41f840 <ferror@plt+0x1bfa0>
  421b90:	mov	x21, x0
  421b94:	cbz	x0, 421b28 <ferror@plt+0x1e288>
  421b98:	ldr	x0, [x20, #16]
  421b9c:	ldr	w0, [x0, #48]
  421ba0:	cbnz	w0, 421bfc <ferror@plt+0x1e35c>
  421ba4:	mov	x1, x21
  421ba8:	mov	x0, x19
  421bac:	bl	4211e4 <ferror@plt+0x1d944>
  421bb0:	cbz	w0, 421b28 <ferror@plt+0x1e288>
  421bb4:	ldr	x1, [x20, #16]
  421bb8:	ldr	w0, [x1, #48]
  421bbc:	add	w0, w0, #0x1
  421bc0:	str	w0, [x1, #48]
  421bc4:	mov	x0, x21
  421bc8:	bl	403510 <free@plt>
  421bcc:	mov	w0, #0x1                   	// #1
  421bd0:	b	421b2c <ferror@plt+0x1e28c>
  421bd4:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  421bd8:	mov	x0, x19
  421bdc:	add	x1, x1, #0x9ee
  421be0:	bl	41fdb0 <ferror@plt+0x1c510>
  421be4:	cbnz	w0, 421b6c <ferror@plt+0x1e2cc>
  421be8:	b	421b28 <ferror@plt+0x1e288>
  421bec:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  421bf0:	add	x0, x0, #0xe98
  421bf4:	ldr	x1, [x0, w22, uxtw #3]
  421bf8:	b	421b7c <ferror@plt+0x1e2dc>
  421bfc:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  421c00:	mov	x0, x19
  421c04:	add	x1, x1, #0x2ab
  421c08:	bl	4211e4 <ferror@plt+0x1d944>
  421c0c:	cbnz	w0, 421ba4 <ferror@plt+0x1e304>
  421c10:	b	421b28 <ferror@plt+0x1e288>
  421c14:	stp	x29, x30, [sp, #-80]!
  421c18:	lsl	w2, w1, #3
  421c1c:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  421c20:	mov	x29, sp
  421c24:	add	x1, x1, #0x9f7
  421c28:	str	x19, [sp, #16]
  421c2c:	mov	x19, x0
  421c30:	add	x0, sp, #0x28
  421c34:	bl	403090 <sprintf@plt>
  421c38:	add	x1, sp, #0x28
  421c3c:	add	x0, x19, #0x10
  421c40:	bl	421368 <ferror@plt+0x1dac8>
  421c44:	ldr	x19, [sp, #16]
  421c48:	ldp	x29, x30, [sp], #80
  421c4c:	ret
  421c50:	stp	x29, x30, [sp, #-80]!
  421c54:	cmp	w2, #0x0
  421c58:	adrp	x4, 43c000 <warn@@Base+0xdff8>
  421c5c:	mov	x29, sp
  421c60:	add	x2, x4, #0x95d
  421c64:	str	x19, [sp, #16]
  421c68:	mov	x19, x0
  421c6c:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  421c70:	add	x0, x0, #0x268
  421c74:	lsl	w3, w1, #3
  421c78:	csel	x2, x2, x0, ne  // ne = any
  421c7c:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  421c80:	add	x0, sp, #0x28
  421c84:	add	x1, x1, #0x9fe
  421c88:	bl	403090 <sprintf@plt>
  421c8c:	add	x1, sp, #0x28
  421c90:	add	x0, x19, #0x10
  421c94:	bl	421368 <ferror@plt+0x1dac8>
  421c98:	ldr	x19, [sp, #16]
  421c9c:	ldp	x29, x30, [sp], #80
  421ca0:	ret
  421ca4:	add	x0, x0, #0x10
  421ca8:	adrp	x1, 440000 <warn@@Base+0x11ff8>
  421cac:	add	x1, x1, #0xb3d
  421cb0:	b	421368 <ferror@plt+0x1dac8>
  421cb4:	add	x0, x0, #0x10
  421cb8:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  421cbc:	add	x1, x1, #0xa06
  421cc0:	b	421368 <ferror@plt+0x1dac8>
  421cc4:	stp	x29, x30, [sp, #-80]!
  421cc8:	cmp	w1, #0x4
  421ccc:	mov	x29, sp
  421cd0:	str	x19, [sp, #16]
  421cd4:	add	x19, x0, #0x10
  421cd8:	b.ne	421cf8 <ferror@plt+0x1e458>  // b.any
  421cdc:	adrp	x1, 440000 <warn@@Base+0x11ff8>
  421ce0:	add	x1, x1, #0xb6d
  421ce4:	mov	x0, x19
  421ce8:	bl	421368 <ferror@plt+0x1dac8>
  421cec:	ldr	x19, [sp, #16]
  421cf0:	ldp	x29, x30, [sp], #80
  421cf4:	ret
  421cf8:	cmp	w1, #0x8
  421cfc:	b.ne	421d0c <ferror@plt+0x1e46c>  // b.any
  421d00:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  421d04:	add	x1, x1, #0x8b1
  421d08:	b	421ce4 <ferror@plt+0x1e444>
  421d0c:	lsl	w2, w1, #3
  421d10:	add	x0, sp, #0x28
  421d14:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  421d18:	add	x1, x1, #0xa12
  421d1c:	bl	403090 <sprintf@plt>
  421d20:	add	x1, sp, #0x28
  421d24:	b	421ce4 <ferror@plt+0x1e444>
  421d28:	stp	x29, x30, [sp, #-32]!
  421d2c:	mov	x29, sp
  421d30:	str	x19, [sp, #16]
  421d34:	mov	x19, x0
  421d38:	bl	421cc4 <ferror@plt+0x1e424>
  421d3c:	cbz	w0, 421d58 <ferror@plt+0x1e4b8>
  421d40:	add	x0, x19, #0x10
  421d44:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  421d48:	ldr	x19, [sp, #16]
  421d4c:	add	x1, x1, #0xa1a
  421d50:	ldp	x29, x30, [sp], #32
  421d54:	b	41fdb0 <ferror@plt+0x1c510>
  421d58:	ldr	x19, [sp, #16]
  421d5c:	ldp	x29, x30, [sp], #32
  421d60:	ret
  421d64:	stp	x29, x30, [sp, #-96]!
  421d68:	mov	x29, sp
  421d6c:	stp	x19, x20, [sp, #16]
  421d70:	mov	x19, x0
  421d74:	ldr	w0, [x0, #24]
  421d78:	stp	x21, x22, [sp, #32]
  421d7c:	cmp	w0, #0x0
  421d80:	stp	x23, x24, [sp, #48]
  421d84:	b.le	421ea4 <ferror@plt+0x1e604>
  421d88:	ldr	x0, [x19, #16]
  421d8c:	mov	x20, x1
  421d90:	ldr	x3, [x19, #32]
  421d94:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  421d98:	ldr	x2, [x0, #40]
  421d9c:	str	wzr, [x19, #24]
  421da0:	ldr	x0, [x19]
  421da4:	add	x1, x1, #0xa23
  421da8:	bl	403880 <fprintf@plt>
  421dac:	ldr	x0, [x19, #16]
  421db0:	ldr	x0, [x0, #40]
  421db4:	bl	403510 <free@plt>
  421db8:	mov	x2, x20
  421dbc:	add	x0, sp, #0x48
  421dc0:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  421dc4:	add	x1, x1, #0x1c7
  421dc8:	bl	403090 <sprintf@plt>
  421dcc:	adrp	x20, 45c000 <_bfd_std_section+0x3120>
  421dd0:	ldp	x23, x24, [x19, #40]
  421dd4:	add	x22, x20, #0x78
  421dd8:	mov	w2, #0x10                  	// #16
  421ddc:	mov	x1, #0x0                   	// #0
  421de0:	add	x0, sp, #0x48
  421de4:	ldr	x21, [x19]
  421de8:	bl	402ff0 <bfd_scan_vma@plt>
  421dec:	mov	x2, x24
  421df0:	str	wzr, [x20, #120]
  421df4:	adrp	x1, 41f000 <ferror@plt+0x1b760>
  421df8:	add	x1, x1, #0x7c0
  421dfc:	str	x0, [x22, #8]
  421e00:	mov	x0, x23
  421e04:	bl	4037b0 <bfd_map_over_sections@plt>
  421e08:	ldr	w0, [x20, #120]
  421e0c:	cbnz	w0, 421eac <ferror@plt+0x1e60c>
  421e10:	adrp	x0, 432000 <warn@@Base+0x3ff8>
  421e14:	mov	x1, x21
  421e18:	add	x0, x0, #0xeed
  421e1c:	bl	402fe0 <fputs@plt>
  421e20:	mov	x21, x19
  421e24:	ldr	x0, [x21, #16]!
  421e28:	ldp	x20, x23, [x0, #24]
  421e2c:	cbz	x20, 421ec4 <ferror@plt+0x1e624>
  421e30:	ldrb	w0, [x20]
  421e34:	cbnz	w0, 421ef0 <ferror@plt+0x1e650>
  421e38:	mov	x20, #0x0                   	// #0
  421e3c:	mov	w22, #0x66                  	// #102
  421e40:	mov	x0, x21
  421e44:	bl	41f840 <ferror@plt+0x1bfa0>
  421e48:	mov	x3, x0
  421e4c:	cbz	x0, 421ed8 <ferror@plt+0x1e638>
  421e50:	ldr	x0, [x19]
  421e54:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  421e58:	mov	w2, w22
  421e5c:	add	x1, x1, #0xa2a
  421e60:	bl	403880 <fprintf@plt>
  421e64:	cbz	x23, 421e78 <ferror@plt+0x1e5d8>
  421e68:	ldr	x1, [x19]
  421e6c:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  421e70:	add	x0, x0, #0x702
  421e74:	bl	402fe0 <fputs@plt>
  421e78:	cbz	x20, 421e98 <ferror@plt+0x1e5f8>
  421e7c:	ldr	x0, [x19]
  421e80:	mov	x2, x20
  421e84:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  421e88:	add	x1, x1, #0x714
  421e8c:	bl	403880 <fprintf@plt>
  421e90:	mov	x0, x20
  421e94:	bl	403510 <free@plt>
  421e98:	ldr	x1, [x19]
  421e9c:	mov	w0, #0xa                   	// #10
  421ea0:	bl	4030b0 <fputc@plt>
  421ea4:	mov	w0, #0x1                   	// #1
  421ea8:	b	421edc <ferror@plt+0x1e63c>
  421eac:	ldr	w2, [x22, #16]
  421eb0:	mov	x0, x21
  421eb4:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  421eb8:	add	x1, x1, #0x95c
  421ebc:	bl	403880 <fprintf@plt>
  421ec0:	b	421e20 <ferror@plt+0x1e580>
  421ec4:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  421ec8:	mov	x0, x21
  421ecc:	add	x1, x1, #0xe1b
  421ed0:	bl	41fe58 <ferror@plt+0x1c5b8>
  421ed4:	cbnz	w0, 421e38 <ferror@plt+0x1e598>
  421ed8:	mov	w0, #0x0                   	// #0
  421edc:	ldp	x19, x20, [sp, #16]
  421ee0:	ldp	x21, x22, [sp, #32]
  421ee4:	ldp	x23, x24, [sp, #48]
  421ee8:	ldp	x29, x30, [sp], #96
  421eec:	ret
  421ef0:	mov	w22, #0x6d                  	// #109
  421ef4:	b	421e40 <ferror@plt+0x1e5a0>
  421ef8:	stp	x29, x30, [sp, #-96]!
  421efc:	mov	x29, sp
  421f00:	stp	x21, x22, [sp, #32]
  421f04:	mov	x22, x1
  421f08:	ldr	x1, [x0, #16]
  421f0c:	stp	x19, x20, [sp, #16]
  421f10:	stp	x23, x24, [sp, #48]
  421f14:	cbz	x1, 421f20 <ferror@plt+0x1e680>
  421f18:	ldr	x1, [x1]
  421f1c:	cbnz	x1, 421f44 <ferror@plt+0x1e6a4>
  421f20:	adrp	x3, 43c000 <warn@@Base+0xdff8>
  421f24:	add	x3, x3, #0xcd0
  421f28:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  421f2c:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  421f30:	add	x3, x3, #0x1b3
  421f34:	add	x1, x1, #0x6a4
  421f38:	add	x0, x0, #0x9bd
  421f3c:	mov	w2, #0x53f                 	// #1343
  421f40:	bl	4037c0 <__assert_fail@plt>
  421f44:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  421f48:	mov	x21, x0
  421f4c:	mov	w24, w2
  421f50:	mov	w23, w3
  421f54:	add	x1, x1, #0x268
  421f58:	bl	41ff04 <ferror@plt+0x1c664>
  421f5c:	cbz	w0, 421f78 <ferror@plt+0x1e6d8>
  421f60:	add	x20, x21, #0x10
  421f64:	mov	x0, x20
  421f68:	bl	41f840 <ferror@plt+0x1bfa0>
  421f6c:	mov	x19, x0
  421f70:	cbnz	x0, 421f8c <ferror@plt+0x1e6ec>
  421f74:	mov	w0, #0x0                   	// #0
  421f78:	ldp	x19, x20, [sp, #16]
  421f7c:	ldp	x21, x22, [sp, #32]
  421f80:	ldp	x23, x24, [sp, #48]
  421f84:	ldp	x29, x30, [sp], #96
  421f88:	ret
  421f8c:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  421f90:	mov	x2, #0x6                   	// #6
  421f94:	add	x1, x1, #0x81b
  421f98:	bl	403210 <strncmp@plt>
  421f9c:	cbnz	w0, 421fa4 <ferror@plt+0x1e704>
  421fa0:	add	x19, x19, #0x6
  421fa4:	mov	x1, x19
  421fa8:	mov	x0, x20
  421fac:	bl	4213d4 <ferror@plt+0x1db34>
  421fb0:	cbz	w0, 421f74 <ferror@plt+0x1e6d4>
  421fb4:	cbnz	w24, 422018 <ferror@plt+0x1e778>
  421fb8:	cmp	w23, #0x2
  421fbc:	b.ls	422030 <ferror@plt+0x1e790>  // b.plast
  421fc0:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  421fc4:	add	x1, x1, #0x9a3
  421fc8:	mov	x0, x20
  421fcc:	bl	41fdb0 <ferror@plt+0x1c510>
  421fd0:	cbz	w0, 421f74 <ferror@plt+0x1e6d4>
  421fd4:	cbnz	x22, 422044 <ferror@plt+0x1e7a4>
  421fd8:	ldr	x0, [x21, #16]
  421fdc:	mov	w1, #0x7b                  	// #123
  421fe0:	ldr	x0, [x0]
  421fe4:	ldr	x22, [x0, #8]
  421fe8:	mov	x0, x22
  421fec:	bl	403560 <strchr@plt>
  421ff0:	cbnz	x0, 422094 <ferror@plt+0x1e7f4>
  421ff4:	adrp	x3, 43c000 <warn@@Base+0xdff8>
  421ff8:	add	x3, x3, #0xcd0
  421ffc:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  422000:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  422004:	add	x3, x3, #0x1b3
  422008:	add	x1, x1, #0x6a4
  42200c:	add	x0, x0, #0xa4d
  422010:	mov	w2, #0x577                 	// #1399
  422014:	b	421f40 <ferror@plt+0x1e6a0>
  422018:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  42201c:	mov	x0, x20
  422020:	add	x1, x1, #0x9ee
  422024:	bl	41fdb0 <ferror@plt+0x1c510>
  422028:	cbnz	w0, 421fb8 <ferror@plt+0x1e718>
  42202c:	b	421f74 <ferror@plt+0x1e6d4>
  422030:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  422034:	add	x0, x0, #0xcd0
  422038:	add	x0, x0, #0x1c8
  42203c:	ldr	x1, [x0, w23, uxtw #3]
  422040:	b	421fc8 <ferror@plt+0x1e728>
  422044:	mov	x2, x22
  422048:	add	x0, sp, #0x48
  42204c:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  422050:	add	x1, x1, #0xbdd
  422054:	bl	403090 <sprintf@plt>
  422058:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  42205c:	mov	x0, x20
  422060:	add	x1, x1, #0xa41
  422064:	bl	41fe58 <ferror@plt+0x1c5b8>
  422068:	cbz	w0, 421f74 <ferror@plt+0x1e6d4>
  42206c:	add	x1, sp, #0x48
  422070:	mov	x0, x20
  422074:	bl	41fe58 <ferror@plt+0x1c5b8>
  422078:	cbz	w0, 421f74 <ferror@plt+0x1e6d4>
  42207c:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  422080:	mov	x0, x20
  422084:	add	x1, x1, #0xa69
  422088:	bl	41fe58 <ferror@plt+0x1c5b8>
  42208c:	cbnz	w0, 421fd8 <ferror@plt+0x1e738>
  422090:	b	421f74 <ferror@plt+0x1e6d4>
  422094:	sub	x19, x0, #0x1
  422098:	cmp	x19, x22
  42209c:	b.ne	42213c <ferror@plt+0x1e89c>  // b.any
  4220a0:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  4220a4:	add	x1, x1, #0xa3d
  4220a8:	mov	x0, x20
  4220ac:	bl	41fdb0 <ferror@plt+0x1c510>
  4220b0:	cbz	w0, 421f74 <ferror@plt+0x1e6d4>
  4220b4:	mov	x0, x20
  4220b8:	bl	41f840 <ferror@plt+0x1bfa0>
  4220bc:	mov	x20, x0
  4220c0:	cbz	x0, 421f74 <ferror@plt+0x1e6d4>
  4220c4:	ldr	x0, [x21, #16]
  4220c8:	ldr	x0, [x0, #8]
  4220cc:	bl	402fd0 <strlen@plt>
  4220d0:	mov	x22, x0
  4220d4:	mov	x0, x20
  4220d8:	bl	402fd0 <strlen@plt>
  4220dc:	add	x0, x22, x0
  4220e0:	add	x0, x0, #0x1
  4220e4:	bl	403290 <xmalloc@plt>
  4220e8:	ldr	x23, [x21, #16]
  4220ec:	mov	x22, x0
  4220f0:	ldr	x1, [x23, #8]
  4220f4:	sub	x2, x19, x1
  4220f8:	bl	402f70 <memcpy@plt>
  4220fc:	ldr	x0, [x23, #8]
  422100:	mov	x1, x20
  422104:	sub	x0, x19, x0
  422108:	add	x0, x22, x0
  42210c:	bl	403620 <strcpy@plt>
  422110:	mov	x1, x19
  422114:	mov	x0, x22
  422118:	bl	403260 <strcat@plt>
  42211c:	ldr	x0, [x23, #8]
  422120:	bl	403510 <free@plt>
  422124:	ldr	x0, [x21, #16]
  422128:	str	x22, [x0, #8]
  42212c:	mov	x0, x20
  422130:	bl	403510 <free@plt>
  422134:	mov	w0, #0x1                   	// #1
  422138:	b	421f78 <ferror@plt+0x1e6d8>
  42213c:	ldrb	w0, [x22]
  422140:	cmp	w0, #0x3a
  422144:	b.eq	422150 <ferror@plt+0x1e8b0>  // b.none
  422148:	add	x22, x22, #0x1
  42214c:	b	422098 <ferror@plt+0x1e7f8>
  422150:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  422154:	add	x1, x1, #0x2ab
  422158:	b	4220a8 <ferror@plt+0x1e808>
  42215c:	stp	x29, x30, [sp, #-112]!
  422160:	mov	x29, sp
  422164:	stp	x19, x20, [sp, #16]
  422168:	add	x19, x0, #0x10
  42216c:	mov	x20, x2
  422170:	mov	x0, x19
  422174:	stp	x21, x22, [sp, #32]
  422178:	mov	x21, x1
  42217c:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  422180:	add	x1, x1, #0xa57
  422184:	stp	x23, x24, [sp, #48]
  422188:	mov	x24, x3
  42218c:	stp	x25, x26, [sp, #64]
  422190:	bl	421368 <ferror@plt+0x1dac8>
  422194:	cbnz	w0, 4221a0 <ferror@plt+0x1e900>
  422198:	mov	w0, #0x0                   	// #0
  42219c:	b	4221e0 <ferror@plt+0x1e940>
  4221a0:	cbnz	x21, 4221f8 <ferror@plt+0x1e958>
  4221a4:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  4221a8:	mov	x0, x19
  4221ac:	add	x1, x1, #0x909
  4221b0:	bl	41fe58 <ferror@plt+0x1c5b8>
  4221b4:	cbz	w0, 422198 <ferror@plt+0x1e8f8>
  4221b8:	cbnz	x20, 4222a0 <ferror@plt+0x1ea00>
  4221bc:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  4221c0:	mov	x0, x19
  4221c4:	add	x1, x1, #0xa5d
  4221c8:	bl	41fe58 <ferror@plt+0x1c5b8>
  4221cc:	cbz	w0, 422198 <ferror@plt+0x1e8f8>
  4221d0:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  4221d4:	mov	x0, x19
  4221d8:	add	x1, x1, #0x90c
  4221dc:	bl	41fe58 <ferror@plt+0x1c5b8>
  4221e0:	ldp	x19, x20, [sp, #16]
  4221e4:	ldp	x21, x22, [sp, #32]
  4221e8:	ldp	x23, x24, [sp, #48]
  4221ec:	ldp	x25, x26, [sp, #64]
  4221f0:	ldp	x29, x30, [sp], #112
  4221f4:	ret
  4221f8:	mov	x1, x21
  4221fc:	mov	x0, x19
  422200:	bl	41fe58 <ferror@plt+0x1c5b8>
  422204:	cbz	w0, 422198 <ferror@plt+0x1e8f8>
  422208:	adrp	x1, 432000 <warn@@Base+0x3ff8>
  42220c:	mov	x0, x19
  422210:	add	x1, x1, #0xddc
  422214:	bl	41fe58 <ferror@plt+0x1c5b8>
  422218:	cbnz	w0, 4221a4 <ferror@plt+0x1e904>
  42221c:	b	422198 <ferror@plt+0x1e8f8>
  422220:	cbnz	w22, 42228c <ferror@plt+0x1e9ec>
  422224:	ldr	x1, [x20, x21]
  422228:	mov	x0, x19
  42222c:	bl	41fe58 <ferror@plt+0x1c5b8>
  422230:	cbz	w0, 422198 <ferror@plt+0x1e8f8>
  422234:	ldr	x2, [x24, x21]
  422238:	cmp	x2, x23
  42223c:	b.eq	422274 <ferror@plt+0x1e9d4>  // b.none
  422240:	mov	x1, x26
  422244:	add	x0, sp, #0x58
  422248:	bl	403090 <sprintf@plt>
  42224c:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  422250:	mov	x0, x19
  422254:	add	x1, x1, #0xa6d
  422258:	bl	41fe58 <ferror@plt+0x1c5b8>
  42225c:	cbz	w0, 422198 <ferror@plt+0x1e8f8>
  422260:	add	x1, sp, #0x58
  422264:	mov	x0, x19
  422268:	bl	41fe58 <ferror@plt+0x1c5b8>
  42226c:	cbz	w0, 422198 <ferror@plt+0x1e8f8>
  422270:	ldr	x23, [x24, x21]
  422274:	add	x23, x23, #0x1
  422278:	add	w22, w22, #0x1
  42227c:	ubfiz	x21, x22, #3, #32
  422280:	ldr	x0, [x20, x21]
  422284:	cbnz	x0, 422220 <ferror@plt+0x1e980>
  422288:	b	4221d0 <ferror@plt+0x1e930>
  42228c:	mov	x1, x25
  422290:	mov	x0, x19
  422294:	bl	41fe58 <ferror@plt+0x1c5b8>
  422298:	cbnz	w0, 422224 <ferror@plt+0x1e984>
  42229c:	b	422198 <ferror@plt+0x1e8f8>
  4222a0:	adrp	x25, 433000 <warn@@Base+0x4ff8>
  4222a4:	adrp	x26, 435000 <warn@@Base+0x6ff8>
  4222a8:	add	x25, x25, #0x2ab
  4222ac:	add	x26, x26, #0x266
  4222b0:	mov	x23, #0x0                   	// #0
  4222b4:	mov	w22, #0x0                   	// #0
  4222b8:	b	42227c <ferror@plt+0x1e9dc>
  4222bc:	stp	x29, x30, [sp, #-112]!
  4222c0:	mov	x29, sp
  4222c4:	stp	x19, x20, [sp, #16]
  4222c8:	mov	x20, x0
  4222cc:	mov	x19, x1
  4222d0:	stp	x21, x22, [sp, #32]
  4222d4:	mov	x21, x2
  4222d8:	mov	x22, x3
  4222dc:	stp	x23, x24, [sp, #48]
  4222e0:	stp	x25, x26, [sp, #64]
  4222e4:	bl	42215c <ferror@plt+0x1e8bc>
  4222e8:	cbz	w0, 422300 <ferror@plt+0x1ea60>
  4222ec:	cbnz	x19, 422370 <ferror@plt+0x1ead0>
  4222f0:	adrp	x19, 43e000 <warn@@Base+0xfff8>
  4222f4:	add	x19, x19, #0x6d
  4222f8:	cbnz	x21, 422358 <ferror@plt+0x1eab8>
  4222fc:	mov	w0, #0x1                   	// #1
  422300:	ldp	x19, x20, [sp, #16]
  422304:	ldp	x21, x22, [sp, #32]
  422308:	ldp	x23, x24, [sp, #48]
  42230c:	ldp	x25, x26, [sp, #64]
  422310:	ldp	x29, x30, [sp], #112
  422314:	ret
  422318:	ldr	x2, [x22, x23]
  42231c:	mov	x1, x25
  422320:	add	x0, sp, #0x58
  422324:	add	w24, w24, #0x1
  422328:	bl	403090 <sprintf@plt>
  42232c:	ldr	x2, [x21, x23]
  422330:	add	x5, sp, #0x58
  422334:	ldr	x0, [x20]
  422338:	mov	x4, x19
  42233c:	ldr	x3, [x20, #32]
  422340:	mov	x1, x26
  422344:	bl	403880 <fprintf@plt>
  422348:	ubfiz	x23, x24, #3, #32
  42234c:	ldr	x0, [x21, x23]
  422350:	cbnz	x0, 422318 <ferror@plt+0x1ea78>
  422354:	b	4222fc <ferror@plt+0x1ea5c>
  422358:	adrp	x25, 435000 <warn@@Base+0x6ff8>
  42235c:	adrp	x26, 43c000 <warn@@Base+0xdff8>
  422360:	add	x25, x25, #0x266
  422364:	add	x26, x26, #0xa71
  422368:	mov	w24, #0x0                   	// #0
  42236c:	b	422348 <ferror@plt+0x1eaa8>
  422370:	ldr	x0, [x20, #16]
  422374:	mov	x2, x19
  422378:	ldr	x3, [x20, #32]
  42237c:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  422380:	ldr	x4, [x0, #8]
  422384:	add	x1, x1, #0xa94
  422388:	ldr	x0, [x20]
  42238c:	bl	403880 <fprintf@plt>
  422390:	b	4222f8 <ferror@plt+0x1ea58>
  422394:	stp	x29, x30, [sp, #-192]!
  422398:	mov	x29, sp
  42239c:	stp	x21, x22, [sp, #32]
  4223a0:	add	x21, x0, #0x10
  4223a4:	mov	x22, x0
  4223a8:	mov	x0, x21
  4223ac:	stp	x19, x20, [sp, #16]
  4223b0:	mov	x20, x2
  4223b4:	stp	x23, x24, [sp, #48]
  4223b8:	mov	x24, x1
  4223bc:	str	x25, [sp, #64]
  4223c0:	mov	w25, w3
  4223c4:	bl	41f840 <ferror@plt+0x1bfa0>
  4223c8:	cbnz	x0, 4223e8 <ferror@plt+0x1eb48>
  4223cc:	mov	w0, #0x0                   	// #0
  4223d0:	ldp	x19, x20, [sp, #16]
  4223d4:	ldp	x21, x22, [sp, #32]
  4223d8:	ldp	x23, x24, [sp, #48]
  4223dc:	ldr	x25, [sp, #64]
  4223e0:	ldp	x29, x30, [sp], #192
  4223e4:	ret
  4223e8:	mov	x19, x0
  4223ec:	cbnz	x24, 422464 <ferror@plt+0x1ebc4>
  4223f0:	cmn	x20, #0x1
  4223f4:	b.ne	422438 <ferror@plt+0x1eb98>  // b.any
  4223f8:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  4223fc:	add	x0, sp, #0x88
  422400:	add	x1, x1, #0xaae
  422404:	bl	403620 <strcpy@plt>
  422408:	add	x1, sp, #0x88
  42240c:	mov	x0, x22
  422410:	bl	41ff04 <ferror@plt+0x1c664>
  422414:	cbz	w0, 4223cc <ferror@plt+0x1eb2c>
  422418:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42241c:	mov	x0, x19
  422420:	add	x1, x1, #0xa89
  422424:	bl	4034b0 <strcmp@plt>
  422428:	cbnz	w0, 4224a8 <ferror@plt+0x1ec08>
  42242c:	cbnz	w25, 4224d0 <ferror@plt+0x1ec30>
  422430:	mov	w0, #0x1                   	// #1
  422434:	b	4223d0 <ferror@plt+0x1eb30>
  422438:	add	x2, x20, #0x1
  42243c:	add	x0, sp, #0x70
  422440:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  422444:	add	x1, x1, #0x266
  422448:	bl	403090 <sprintf@plt>
  42244c:	add	x2, sp, #0x70
  422450:	add	x0, sp, #0x88
  422454:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  422458:	add	x1, x1, #0xab2
  42245c:	bl	403090 <sprintf@plt>
  422460:	b	422408 <ferror@plt+0x1eb68>
  422464:	adrp	x23, 435000 <warn@@Base+0x6ff8>
  422468:	add	x23, x23, #0x266
  42246c:	mov	x2, x24
  422470:	mov	x1, x23
  422474:	add	x0, sp, #0x58
  422478:	bl	403090 <sprintf@plt>
  42247c:	mov	x2, x20
  422480:	mov	x1, x23
  422484:	add	x0, sp, #0x70
  422488:	bl	403090 <sprintf@plt>
  42248c:	add	x3, sp, #0x70
  422490:	add	x2, sp, #0x58
  422494:	add	x0, sp, #0x88
  422498:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  42249c:	add	x1, x1, #0xab8
  4224a0:	bl	403090 <sprintf@plt>
  4224a4:	b	422408 <ferror@plt+0x1eb68>
  4224a8:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  4224ac:	mov	x0, x21
  4224b0:	add	x1, x1, #0xacb
  4224b4:	bl	41fe58 <ferror@plt+0x1c5b8>
  4224b8:	cbz	w0, 4223cc <ferror@plt+0x1eb2c>
  4224bc:	mov	x1, x19
  4224c0:	mov	x0, x21
  4224c4:	bl	41fe58 <ferror@plt+0x1c5b8>
  4224c8:	cbnz	w0, 42242c <ferror@plt+0x1eb8c>
  4224cc:	b	4223cc <ferror@plt+0x1eb2c>
  4224d0:	mov	x0, x21
  4224d4:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  4224d8:	add	x1, x1, #0xac1
  4224dc:	bl	41fe58 <ferror@plt+0x1c5b8>
  4224e0:	cmp	w0, #0x0
  4224e4:	cset	w0, ne  // ne = any
  4224e8:	b	4223d0 <ferror@plt+0x1eb30>
  4224ec:	stp	x29, x30, [sp, #-112]!
  4224f0:	mov	x29, sp
  4224f4:	stp	x19, x20, [sp, #16]
  4224f8:	mov	x20, x0
  4224fc:	ldr	x0, [x0, #16]
  422500:	stp	x21, x22, [sp, #32]
  422504:	stp	x23, x24, [sp, #48]
  422508:	stp	x25, x26, [sp, #64]
  42250c:	cbnz	x0, 422534 <ferror@plt+0x1ec94>
  422510:	adrp	x3, 43c000 <warn@@Base+0xdff8>
  422514:	add	x3, x3, #0xcd0
  422518:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  42251c:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  422520:	add	x3, x3, #0x1e0
  422524:	add	x1, x1, #0x6a4
  422528:	add	x0, x0, #0x6bb
  42252c:	mov	w2, #0x5ab                 	// #1451
  422530:	bl	4037c0 <__assert_fail@plt>
  422534:	ldr	x0, [x0]
  422538:	cbnz	x0, 422560 <ferror@plt+0x1ecc0>
  42253c:	adrp	x3, 43c000 <warn@@Base+0xdff8>
  422540:	add	x3, x3, #0xcd0
  422544:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  422548:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  42254c:	add	x3, x3, #0x1e0
  422550:	add	x1, x1, #0x6a4
  422554:	add	x0, x0, #0x9d4
  422558:	mov	w2, #0x5ac                 	// #1452
  42255c:	b	422530 <ferror@plt+0x1ec90>
  422560:	mov	x25, x1
  422564:	mov	w26, w2
  422568:	mov	w19, w3
  42256c:	mov	x24, x5
  422570:	mov	w21, w6
  422574:	cbnz	w4, 4226a0 <ferror@plt+0x1ee00>
  422578:	cbz	w19, 422590 <ferror@plt+0x1ecf0>
  42257c:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  422580:	add	x0, x20, #0x10
  422584:	add	x1, x1, #0x86e
  422588:	bl	41fe58 <ferror@plt+0x1c5b8>
  42258c:	cbz	w0, 4226b4 <ferror@plt+0x1ee14>
  422590:	ldr	x0, [x20, #16]
  422594:	ldr	x0, [x0]
  422598:	cbnz	w21, 4226d0 <ferror@plt+0x1ee30>
  42259c:	ldr	x1, [x0, #24]
  4225a0:	mov	x0, x20
  4225a4:	bl	41ff04 <ferror@plt+0x1c664>
  4225a8:	cbz	w0, 4226b4 <ferror@plt+0x1ee14>
  4225ac:	add	x19, x20, #0x10
  4225b0:	mov	x0, x19
  4225b4:	bl	41f840 <ferror@plt+0x1bfa0>
  4225b8:	mov	x23, x0
  4225bc:	cbz	x0, 4226b4 <ferror@plt+0x1ee14>
  4225c0:	cbz	w21, 4226d8 <ferror@plt+0x1ee38>
  4225c4:	mov	x0, x19
  4225c8:	bl	41f840 <ferror@plt+0x1bfa0>
  4225cc:	mov	x22, x0
  4225d0:	cbz	x0, 4226b4 <ferror@plt+0x1ee14>
  4225d4:	mov	w1, w26
  4225d8:	mov	x0, x20
  4225dc:	bl	420540 <ferror@plt+0x1cca0>
  4225e0:	cbz	w0, 4226b4 <ferror@plt+0x1ee14>
  4225e4:	mov	x1, x23
  4225e8:	mov	x0, x19
  4225ec:	bl	41fe58 <ferror@plt+0x1c5b8>
  4225f0:	cbz	w0, 4226b4 <ferror@plt+0x1ee14>
  4225f4:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  4225f8:	mov	x0, x19
  4225fc:	add	x1, x1, #0x920
  422600:	bl	41fe58 <ferror@plt+0x1c5b8>
  422604:	cbz	w0, 4226b4 <ferror@plt+0x1ee14>
  422608:	mov	x1, x25
  42260c:	mov	x0, x19
  422610:	bl	41fe58 <ferror@plt+0x1c5b8>
  422614:	cbz	w0, 4226b4 <ferror@plt+0x1ee14>
  422618:	adrp	x23, 432000 <warn@@Base+0x3ff8>
  42261c:	add	x23, x23, #0xddc
  422620:	mov	x1, x23
  422624:	mov	x0, x19
  422628:	bl	41fe58 <ferror@plt+0x1c5b8>
  42262c:	cbz	w0, 4226b4 <ferror@plt+0x1ee14>
  422630:	cmp	w21, #0x0
  422634:	ccmp	x24, #0x0, #0x0, eq  // eq = none
  422638:	b.eq	422678 <ferror@plt+0x1edd8>  // b.none
  42263c:	cbnz	w21, 4226e0 <ferror@plt+0x1ee40>
  422640:	mov	x2, x24
  422644:	add	x0, sp, #0x58
  422648:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  42264c:	add	x1, x1, #0xbdd
  422650:	bl	403090 <sprintf@plt>
  422654:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  422658:	mov	x0, x19
  42265c:	add	x1, x1, #0xacf
  422660:	bl	41fe58 <ferror@plt+0x1c5b8>
  422664:	cbz	w0, 4226b4 <ferror@plt+0x1ee14>
  422668:	add	x1, sp, #0x58
  42266c:	mov	x0, x19
  422670:	bl	41fe58 <ferror@plt+0x1c5b8>
  422674:	cbz	w0, 4226b4 <ferror@plt+0x1ee14>
  422678:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  42267c:	mov	x0, x19
  422680:	add	x1, x1, #0x8d7
  422684:	bl	41fe58 <ferror@plt+0x1c5b8>
  422688:	cbz	w0, 4226b4 <ferror@plt+0x1ee14>
  42268c:	mov	x0, x20
  422690:	bl	4204e4 <ferror@plt+0x1cc44>
  422694:	cmp	w0, #0x0
  422698:	cset	w0, ne  // ne = any
  42269c:	b	4226b8 <ferror@plt+0x1ee18>
  4226a0:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  4226a4:	add	x0, x20, #0x10
  4226a8:	add	x1, x1, #0x85c
  4226ac:	bl	41fe58 <ferror@plt+0x1c5b8>
  4226b0:	cbnz	w0, 422578 <ferror@plt+0x1ecd8>
  4226b4:	mov	w0, #0x0                   	// #0
  4226b8:	ldp	x19, x20, [sp, #16]
  4226bc:	ldp	x21, x22, [sp, #32]
  4226c0:	ldp	x23, x24, [sp, #48]
  4226c4:	ldp	x25, x26, [sp, #64]
  4226c8:	ldp	x29, x30, [sp], #112
  4226cc:	ret
  4226d0:	ldr	x0, [x0]
  4226d4:	b	42259c <ferror@plt+0x1ecfc>
  4226d8:	mov	x22, #0x0                   	// #0
  4226dc:	b	4225d4 <ferror@plt+0x1ed34>
  4226e0:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  4226e4:	mov	x0, x19
  4226e8:	add	x1, x1, #0xad8
  4226ec:	bl	41fe58 <ferror@plt+0x1c5b8>
  4226f0:	cbz	w0, 4226b4 <ferror@plt+0x1ee14>
  4226f4:	mov	x1, x22
  4226f8:	mov	x0, x19
  4226fc:	bl	41fe58 <ferror@plt+0x1c5b8>
  422700:	cbz	w0, 4226b4 <ferror@plt+0x1ee14>
  422704:	mov	x1, x23
  422708:	mov	x0, x19
  42270c:	bl	41fe58 <ferror@plt+0x1c5b8>
  422710:	cbnz	w0, 422640 <ferror@plt+0x1eda0>
  422714:	b	4226b4 <ferror@plt+0x1ee14>
  422718:	stp	x29, x30, [sp, #-80]!
  42271c:	mov	x29, sp
  422720:	stp	x19, x20, [sp, #16]
  422724:	mov	x19, x0
  422728:	mov	x20, x1
  42272c:	str	x21, [sp, #32]
  422730:	mov	x21, x2
  422734:	bl	41f564 <ferror@plt+0x1bcc4>
  422738:	mov	x2, x21
  42273c:	add	x0, sp, #0x38
  422740:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  422744:	add	x1, x1, #0x266
  422748:	bl	403090 <sprintf@plt>
  42274c:	ldr	x0, [x19]
  422750:	add	x3, sp, #0x38
  422754:	mov	x2, x20
  422758:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  42275c:	add	x1, x1, #0xae1
  422760:	bl	403880 <fprintf@plt>
  422764:	mov	w0, #0x1                   	// #1
  422768:	ldp	x19, x20, [sp, #16]
  42276c:	ldr	x21, [sp, #32]
  422770:	ldp	x29, x30, [sp], #80
  422774:	ret
  422778:	stp	x29, x30, [sp, #-80]!
  42277c:	mov	x29, sp
  422780:	stp	x19, x20, [sp, #16]
  422784:	mov	x20, x0
  422788:	add	x0, x0, #0x10
  42278c:	stp	x21, x22, [sp, #32]
  422790:	mov	x21, x1
  422794:	mov	x22, x2
  422798:	bl	41f840 <ferror@plt+0x1bfa0>
  42279c:	cbz	x0, 4227f8 <ferror@plt+0x1ef58>
  4227a0:	mov	x19, x0
  4227a4:	mov	x0, x20
  4227a8:	bl	41f564 <ferror@plt+0x1bcc4>
  4227ac:	mov	x2, x22
  4227b0:	add	x0, sp, #0x38
  4227b4:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  4227b8:	add	x1, x1, #0x266
  4227bc:	bl	403090 <sprintf@plt>
  4227c0:	ldr	x0, [x20]
  4227c4:	add	x4, sp, #0x38
  4227c8:	mov	x3, x21
  4227cc:	mov	x2, x19
  4227d0:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  4227d4:	add	x1, x1, #0xaf5
  4227d8:	bl	403880 <fprintf@plt>
  4227dc:	mov	x0, x19
  4227e0:	bl	403510 <free@plt>
  4227e4:	mov	w0, #0x1                   	// #1
  4227e8:	ldp	x19, x20, [sp, #16]
  4227ec:	ldp	x21, x22, [sp, #32]
  4227f0:	ldp	x29, x30, [sp], #80
  4227f4:	ret
  4227f8:	mov	w0, #0x0                   	// #0
  4227fc:	b	4227e8 <ferror@plt+0x1ef48>
  422800:	stp	x29, x30, [sp, #-80]!
  422804:	mov	x29, sp
  422808:	stp	x19, x20, [sp, #16]
  42280c:	mov	x19, x0
  422810:	mov	x20, x1
  422814:	str	x21, [sp, #32]
  422818:	mov	x21, x2
  42281c:	bl	41f564 <ferror@plt+0x1bcc4>
  422820:	mov	x2, x21
  422824:	add	x0, sp, #0x38
  422828:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  42282c:	add	x1, x1, #0x266
  422830:	bl	403090 <sprintf@plt>
  422834:	ldr	x0, [x19]
  422838:	add	x4, sp, #0x38
  42283c:	ldr	x3, [x19, #32]
  422840:	mov	x2, x20
  422844:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  422848:	add	x1, x1, #0xb08
  42284c:	bl	403880 <fprintf@plt>
  422850:	mov	w0, #0x1                   	// #1
  422854:	ldp	x19, x20, [sp, #16]
  422858:	ldr	x21, [sp, #32]
  42285c:	ldp	x29, x30, [sp], #80
  422860:	ret
  422864:	stp	x29, x30, [sp, #-80]!
  422868:	mov	x29, sp
  42286c:	stp	x19, x20, [sp, #16]
  422870:	mov	x19, x0
  422874:	add	x0, x0, #0x10
  422878:	stp	x21, x22, [sp, #32]
  42287c:	mov	x21, x1
  422880:	mov	x22, x2
  422884:	bl	41f840 <ferror@plt+0x1bfa0>
  422888:	cbz	x0, 4228e8 <ferror@plt+0x1f048>
  42288c:	mov	x20, x0
  422890:	mov	x0, x19
  422894:	bl	41f564 <ferror@plt+0x1bcc4>
  422898:	mov	x2, x22
  42289c:	add	x0, sp, #0x38
  4228a0:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  4228a4:	add	x1, x1, #0x266
  4228a8:	bl	403090 <sprintf@plt>
  4228ac:	ldr	x0, [x19]
  4228b0:	add	x5, sp, #0x38
  4228b4:	ldr	x3, [x19, #32]
  4228b8:	mov	x4, x20
  4228bc:	mov	x2, x21
  4228c0:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  4228c4:	add	x1, x1, #0xb32
  4228c8:	bl	403880 <fprintf@plt>
  4228cc:	mov	x0, x20
  4228d0:	bl	403510 <free@plt>
  4228d4:	mov	w0, #0x1                   	// #1
  4228d8:	ldp	x19, x20, [sp, #16]
  4228dc:	ldp	x21, x22, [sp, #32]
  4228e0:	ldp	x29, x30, [sp], #80
  4228e4:	ret
  4228e8:	mov	w0, #0x0                   	// #0
  4228ec:	b	4228d8 <ferror@plt+0x1f038>
  4228f0:	stp	x29, x30, [sp, #-96]!
  4228f4:	mov	x29, sp
  4228f8:	stp	x21, x22, [sp, #32]
  4228fc:	mov	x22, x1
  422900:	ldr	x1, [x0, #16]
  422904:	stp	x19, x20, [sp, #16]
  422908:	cbnz	x1, 422930 <ferror@plt+0x1f090>
  42290c:	adrp	x3, 43c000 <warn@@Base+0xdff8>
  422910:	add	x3, x3, #0xcd0
  422914:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  422918:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  42291c:	add	x3, x3, #0x1f8
  422920:	add	x1, x1, #0x6a4
  422924:	add	x0, x0, #0x6bb
  422928:	mov	w2, #0x329                 	// #809
  42292c:	bl	4037c0 <__assert_fail@plt>
  422930:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  422934:	mov	x19, x0
  422938:	mov	x21, x2
  42293c:	add	x1, x1, #0x268
  422940:	bl	41ff04 <ferror@plt+0x1c664>
  422944:	cbz	w0, 42298c <ferror@plt+0x1f0ec>
  422948:	adrp	x20, 435000 <warn@@Base+0x6ff8>
  42294c:	add	x20, x20, #0x266
  422950:	mov	x2, x22
  422954:	mov	x1, x20
  422958:	add	x0, sp, #0x30
  42295c:	bl	403090 <sprintf@plt>
  422960:	mov	x2, x21
  422964:	mov	x1, x20
  422968:	add	x0, sp, #0x48
  42296c:	add	x19, x19, #0x10
  422970:	bl	403090 <sprintf@plt>
  422974:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  422978:	mov	x0, x19
  42297c:	add	x1, x1, #0xb5b
  422980:	bl	41fdb0 <ferror@plt+0x1c510>
  422984:	cbnz	w0, 42299c <ferror@plt+0x1f0fc>
  422988:	mov	w0, #0x0                   	// #0
  42298c:	ldp	x19, x20, [sp, #16]
  422990:	ldp	x21, x22, [sp, #32]
  422994:	ldp	x29, x30, [sp], #96
  422998:	ret
  42299c:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  4229a0:	mov	x0, x19
  4229a4:	add	x1, x1, #0xaca
  4229a8:	bl	41fe58 <ferror@plt+0x1c5b8>
  4229ac:	cbz	w0, 422988 <ferror@plt+0x1f0e8>
  4229b0:	add	x1, sp, #0x30
  4229b4:	mov	x0, x19
  4229b8:	bl	41fe58 <ferror@plt+0x1c5b8>
  4229bc:	cbz	w0, 422988 <ferror@plt+0x1f0e8>
  4229c0:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  4229c4:	mov	x0, x19
  4229c8:	add	x1, x1, #0xacb
  4229cc:	bl	41fe58 <ferror@plt+0x1c5b8>
  4229d0:	cbz	w0, 422988 <ferror@plt+0x1f0e8>
  4229d4:	add	x1, sp, #0x48
  4229d8:	mov	x0, x19
  4229dc:	bl	41fe58 <ferror@plt+0x1c5b8>
  4229e0:	cmp	w0, #0x0
  4229e4:	cset	w0, ne  // ne = any
  4229e8:	b	42298c <ferror@plt+0x1f0ec>
  4229ec:	stp	x29, x30, [sp, #-96]!
  4229f0:	mov	x29, sp
  4229f4:	stp	x19, x20, [sp, #16]
  4229f8:	mov	x20, x0
  4229fc:	stp	x21, x22, [sp, #32]
  422a00:	mov	x22, x3
  422a04:	stp	x23, x24, [sp, #48]
  422a08:	mov	x24, x2
  422a0c:	mov	w23, w4
  422a10:	bl	41ff04 <ferror@plt+0x1c664>
  422a14:	cbz	w0, 422a34 <ferror@plt+0x1f194>
  422a18:	add	x19, x20, #0x10
  422a1c:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  422a20:	mov	x0, x19
  422a24:	add	x1, x1, #0x91f
  422a28:	bl	41fe58 <ferror@plt+0x1c5b8>
  422a2c:	cbnz	w0, 422a48 <ferror@plt+0x1f1a8>
  422a30:	mov	w0, #0x0                   	// #0
  422a34:	ldp	x19, x20, [sp, #16]
  422a38:	ldp	x21, x22, [sp, #32]
  422a3c:	ldp	x23, x24, [sp, #48]
  422a40:	ldp	x29, x30, [sp], #96
  422a44:	ret
  422a48:	adrp	x21, 436000 <warn@@Base+0x7ff8>
  422a4c:	add	x21, x21, #0xbdd
  422a50:	cbnz	x22, 422ad8 <ferror@plt+0x1f238>
  422a54:	mov	x2, x24
  422a58:	mov	x1, x21
  422a5c:	add	x0, sp, #0x48
  422a60:	bl	403090 <sprintf@plt>
  422a64:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  422a68:	mov	x0, x19
  422a6c:	add	x1, x1, #0xa45
  422a70:	bl	41fe58 <ferror@plt+0x1c5b8>
  422a74:	cbz	w0, 422a30 <ferror@plt+0x1f190>
  422a78:	add	x1, sp, #0x48
  422a7c:	mov	x0, x19
  422a80:	bl	41fe58 <ferror@plt+0x1c5b8>
  422a84:	cbz	w0, 422a30 <ferror@plt+0x1f190>
  422a88:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  422a8c:	mov	x0, x19
  422a90:	add	x1, x1, #0x69f
  422a94:	bl	41fe58 <ferror@plt+0x1c5b8>
  422a98:	cbz	w0, 422a30 <ferror@plt+0x1f190>
  422a9c:	mov	x0, x20
  422aa0:	bl	4204e4 <ferror@plt+0x1cc44>
  422aa4:	cbz	w0, 422a30 <ferror@plt+0x1f190>
  422aa8:	mov	x0, x19
  422aac:	bl	41f840 <ferror@plt+0x1bfa0>
  422ab0:	mov	x21, x0
  422ab4:	cbz	x0, 422a30 <ferror@plt+0x1f190>
  422ab8:	mov	w1, w23
  422abc:	mov	x0, x20
  422ac0:	bl	420540 <ferror@plt+0x1cca0>
  422ac4:	cbz	w0, 422a30 <ferror@plt+0x1f190>
  422ac8:	mov	x1, x21
  422acc:	mov	x0, x19
  422ad0:	bl	41fe58 <ferror@plt+0x1c5b8>
  422ad4:	b	422a34 <ferror@plt+0x1f194>
  422ad8:	mov	x2, x22
  422adc:	mov	x1, x21
  422ae0:	add	x0, sp, #0x48
  422ae4:	bl	403090 <sprintf@plt>
  422ae8:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  422aec:	mov	x0, x19
  422af0:	add	x1, x1, #0xb63
  422af4:	bl	41fe58 <ferror@plt+0x1c5b8>
  422af8:	cbz	w0, 422a30 <ferror@plt+0x1f190>
  422afc:	add	x1, sp, #0x48
  422b00:	mov	x0, x19
  422b04:	bl	41fe58 <ferror@plt+0x1c5b8>
  422b08:	cbz	w0, 422a30 <ferror@plt+0x1f190>
  422b0c:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  422b10:	mov	x0, x19
  422b14:	add	x1, x1, #0x2ab
  422b18:	bl	41fe58 <ferror@plt+0x1c5b8>
  422b1c:	cbnz	w0, 422a54 <ferror@plt+0x1f1b4>
  422b20:	b	422a30 <ferror@plt+0x1f190>
  422b24:	stp	x29, x30, [sp, #-48]!
  422b28:	mov	x29, sp
  422b2c:	stp	x19, x20, [sp, #16]
  422b30:	mov	x19, x0
  422b34:	mov	w20, w4
  422b38:	add	x0, x0, #0x10
  422b3c:	stp	x21, x22, [sp, #32]
  422b40:	mov	x21, x1
  422b44:	bl	41f840 <ferror@plt+0x1bfa0>
  422b48:	cbz	x0, 422bb0 <ferror@plt+0x1f310>
  422b4c:	mov	x22, x0
  422b50:	mov	w1, w20
  422b54:	ldr	x0, [x19, #16]
  422b58:	bl	41fba0 <ferror@plt+0x1c300>
  422b5c:	cbz	w0, 422bb0 <ferror@plt+0x1f310>
  422b60:	ldrb	w0, [x21]
  422b64:	cbz	w0, 422ba4 <ferror@plt+0x1f304>
  422b68:	ldr	x1, [x19, #16]
  422b6c:	cmp	w20, #0x3
  422b70:	ldr	x0, [x19]
  422b74:	ldr	x6, [x1, #8]
  422b78:	ldr	x3, [x19, #32]
  422b7c:	ldr	x5, [x1, #32]
  422b80:	b.hi	422bac <ferror@plt+0x1f30c>  // b.pmore
  422b84:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  422b88:	add	x1, x1, #0xda0
  422b8c:	mov	x4, x22
  422b90:	mov	x2, x21
  422b94:	ldr	x7, [x1, w20, uxtw #3]
  422b98:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  422b9c:	add	x1, x1, #0xb6c
  422ba0:	bl	403880 <fprintf@plt>
  422ba4:	mov	w0, #0x1                   	// #1
  422ba8:	b	422bb4 <ferror@plt+0x1f314>
  422bac:	bl	403400 <abort@plt>
  422bb0:	mov	w0, #0x0                   	// #0
  422bb4:	ldp	x19, x20, [sp, #16]
  422bb8:	ldp	x21, x22, [sp, #32]
  422bbc:	ldp	x29, x30, [sp], #48
  422bc0:	ret
  422bc4:	stp	x29, x30, [sp, #-64]!
  422bc8:	mov	x29, sp
  422bcc:	stp	x19, x20, [sp, #16]
  422bd0:	mov	x20, x0
  422bd4:	mov	x0, x1
  422bd8:	stp	x21, x22, [sp, #32]
  422bdc:	mov	x22, x1
  422be0:	stp	x23, x24, [sp, #48]
  422be4:	mov	w23, w3
  422be8:	bl	402fd0 <strlen@plt>
  422bec:	mov	x19, x0
  422bf0:	ldr	x0, [x20, #16]
  422bf4:	ldr	x0, [x0]
  422bf8:	ldr	x0, [x0, #8]
  422bfc:	bl	402fd0 <strlen@plt>
  422c00:	add	w0, w19, w0
  422c04:	add	w0, w0, #0x3
  422c08:	sxtw	x0, w0
  422c0c:	bl	403290 <xmalloc@plt>
  422c10:	ldr	x1, [x20, #16]
  422c14:	mov	x3, x22
  422c18:	mov	x21, x0
  422c1c:	ldr	x1, [x1]
  422c20:	ldr	x2, [x1, #8]
  422c24:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  422c28:	add	x1, x1, #0xb96
  422c2c:	bl	403090 <sprintf@plt>
  422c30:	mov	x1, x21
  422c34:	mov	x0, x20
  422c38:	bl	41ff04 <ferror@plt+0x1c664>
  422c3c:	cbnz	w0, 422c50 <ferror@plt+0x1f3b0>
  422c40:	mov	w19, w0
  422c44:	mov	x0, x21
  422c48:	bl	403510 <free@plt>
  422c4c:	b	422c88 <ferror@plt+0x1f3e8>
  422c50:	add	x24, x20, #0x10
  422c54:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  422c58:	mov	x0, x24
  422c5c:	add	x1, x1, #0x866
  422c60:	bl	41fdb0 <ferror@plt+0x1c510>
  422c64:	mov	w19, w0
  422c68:	cbz	w0, 422c44 <ferror@plt+0x1f3a4>
  422c6c:	mov	x0, x24
  422c70:	bl	41f840 <ferror@plt+0x1bfa0>
  422c74:	mov	x24, x0
  422c78:	cbnz	x0, 422ca0 <ferror@plt+0x1f400>
  422c7c:	mov	w19, #0x0                   	// #0
  422c80:	mov	x0, x21
  422c84:	bl	403510 <free@plt>
  422c88:	mov	w0, w19
  422c8c:	ldp	x19, x20, [sp, #16]
  422c90:	ldp	x21, x22, [sp, #32]
  422c94:	ldp	x23, x24, [sp, #48]
  422c98:	ldp	x29, x30, [sp], #64
  422c9c:	ret
  422ca0:	ldr	x0, [x20, #16]
  422ca4:	mov	w1, w23
  422ca8:	bl	41fba0 <ferror@plt+0x1c300>
  422cac:	mov	w19, w0
  422cb0:	cbnz	w0, 422cc0 <ferror@plt+0x1f420>
  422cb4:	mov	x0, x24
  422cb8:	bl	403510 <free@plt>
  422cbc:	b	422c44 <ferror@plt+0x1f3a4>
  422cc0:	ldr	x1, [x20, #16]
  422cc4:	cmp	w23, #0x3
  422cc8:	ldr	x0, [x20]
  422ccc:	ldr	x5, [x1, #8]
  422cd0:	ldr	x3, [x20, #32]
  422cd4:	b.hi	422d10 <ferror@plt+0x1f470>  // b.pmore
  422cd8:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  422cdc:	add	x1, x1, #0xda0
  422ce0:	mov	x4, x24
  422ce4:	mov	x2, x22
  422ce8:	mov	w19, #0x1                   	// #1
  422cec:	ldr	x6, [x1, w23, uxtw #3]
  422cf0:	adrp	x1, 43c000 <warn@@Base+0xdff8>
  422cf4:	add	x1, x1, #0xb9d
  422cf8:	bl	403880 <fprintf@plt>
  422cfc:	mov	x0, x24
  422d00:	bl	403510 <free@plt>
  422d04:	mov	x0, x21
  422d08:	bl	403510 <free@plt>
  422d0c:	b	422c88 <ferror@plt+0x1f3e8>
  422d10:	bl	403400 <abort@plt>
  422d14:	stp	x29, x30, [sp, #-112]!
  422d18:	mov	x29, sp
  422d1c:	stp	x19, x20, [sp, #16]
  422d20:	mov	x20, x1
  422d24:	str	x21, [sp, #32]
  422d28:	adrp	x21, 43c000 <warn@@Base+0xdff8>
  422d2c:	str	x0, [sp, #48]
  422d30:	add	x21, x21, #0xcd0
  422d34:	str	wzr, [sp, #56]
  422d38:	str	xzr, [sp, #64]
  422d3c:	str	wzr, [sp, #72]
  422d40:	stp	xzr, x2, [sp, #80]
  422d44:	stp	x3, x4, [sp, #96]
  422d48:	cbz	w5, 422db0 <ferror@plt+0x1f510>
  422d4c:	mov	x19, x0
  422d50:	mov	x1, x0
  422d54:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  422d58:	add	x0, x0, #0xbca
  422d5c:	bl	402fe0 <fputs@plt>
  422d60:	mov	x1, x19
  422d64:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  422d68:	add	x0, x0, #0xbf1
  422d6c:	bl	402fe0 <fputs@plt>
  422d70:	mov	x1, x19
  422d74:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  422d78:	add	x0, x0, #0xc1d
  422d7c:	bl	402fe0 <fputs@plt>
  422d80:	mov	x1, x19
  422d84:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  422d88:	add	x0, x0, #0xc66
  422d8c:	bl	402fe0 <fputs@plt>
  422d90:	add	x2, sp, #0x30
  422d94:	add	x1, x21, #0x208
  422d98:	mov	x0, x20
  422d9c:	bl	42642c <ferror@plt+0x22b8c>
  422da0:	ldp	x19, x20, [sp, #16]
  422da4:	ldr	x21, [sp, #32]
  422da8:	ldp	x29, x30, [sp], #112
  422dac:	ret
  422db0:	add	x2, sp, #0x30
  422db4:	add	x1, x21, #0x368
  422db8:	b	422d98 <ferror@plt+0x1f4f8>
  422dbc:	stp	x29, x30, [sp, #-48]!
  422dc0:	mov	x29, sp
  422dc4:	stp	x19, x20, [sp, #16]
  422dc8:	adrp	x19, 45c000 <_bfd_std_section+0x3120>
  422dcc:	add	x19, x19, #0xa0
  422dd0:	str	x21, [sp, #32]
  422dd4:	mov	x21, x19
  422dd8:	mov	w20, #0x10                  	// #16
  422ddc:	ldr	x0, [x19, #16]
  422de0:	cbz	x0, 422dec <ferror@plt+0x1f54c>
  422de4:	bl	403510 <free@plt>
  422de8:	str	xzr, [x19, #16]
  422dec:	add	x19, x19, #0x18
  422df0:	subs	w20, w20, #0x1
  422df4:	b.ne	422ddc <ferror@plt+0x1f53c>  // b.any
  422df8:	ldp	x19, x20, [sp, #16]
  422dfc:	str	wzr, [x21, #384]
  422e00:	ldr	x21, [sp, #32]
  422e04:	ldp	x29, x30, [sp], #48
  422e08:	ret
  422e0c:	stp	x29, x30, [sp, #-80]!
  422e10:	mov	x29, sp
  422e14:	stp	x19, x20, [sp, #16]
  422e18:	adrp	x19, 45c000 <_bfd_std_section+0x3120>
  422e1c:	add	x19, x19, #0xa0
  422e20:	str	x25, [sp, #64]
  422e24:	mov	w25, w0
  422e28:	mov	x0, #0x18                  	// #24
  422e2c:	stp	x21, x22, [sp, #32]
  422e30:	ldrsw	x20, [x19, #384]
  422e34:	stp	x23, x24, [sp, #48]
  422e38:	mov	x22, x3
  422e3c:	mov	w24, w1
  422e40:	mov	x23, x2
  422e44:	madd	x0, x20, x0, x19
  422e48:	ldr	x0, [x0, #16]
  422e4c:	cbz	x0, 422e54 <ferror@plt+0x1f5b4>
  422e50:	bl	403510 <free@plt>
  422e54:	mov	x0, #0x18                  	// #24
  422e58:	mul	x20, x20, x0
  422e5c:	mov	x0, x22
  422e60:	add	x21, x19, x20
  422e64:	str	w25, [x19, x20]
  422e68:	str	w24, [x21, #4]
  422e6c:	str	x23, [x21, #8]
  422e70:	bl	4032c0 <xstrdup@plt>
  422e74:	ldp	x23, x24, [sp, #48]
  422e78:	ldr	x25, [sp, #64]
  422e7c:	str	x0, [x21, #16]
  422e80:	ldr	w0, [x19, #384]
  422e84:	ldp	x21, x22, [sp, #32]
  422e88:	add	w0, w0, #0x1
  422e8c:	negs	w1, w0
  422e90:	and	w0, w0, #0xf
  422e94:	and	w1, w1, #0xf
  422e98:	csneg	w0, w0, w1, mi  // mi = first
  422e9c:	str	w0, [x19, #384]
  422ea0:	ldp	x19, x20, [sp, #16]
  422ea4:	ldp	x29, x30, [sp], #80
  422ea8:	ret
  422eac:	stp	x29, x30, [sp, #-80]!
  422eb0:	mov	w2, #0x5                   	// #5
  422eb4:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  422eb8:	mov	x29, sp
  422ebc:	stp	x19, x20, [sp, #16]
  422ec0:	adrp	x19, 458000 <_sch_istable+0x1478>
  422ec4:	add	x1, x1, #0x198
  422ec8:	ldr	x20, [x19, #3776]
  422ecc:	mov	x0, #0x0                   	// #0
  422ed0:	stp	x21, x22, [sp, #32]
  422ed4:	adrp	x21, 45c000 <_bfd_std_section+0x3120>
  422ed8:	add	x21, x21, #0xa0
  422edc:	stp	x23, x24, [sp, #48]
  422ee0:	adrp	x24, 433000 <warn@@Base+0x4ff8>
  422ee4:	add	x24, x24, #0x170
  422ee8:	stp	x25, x26, [sp, #64]
  422eec:	bl	403700 <dcgettext@plt>
  422ef0:	mov	x1, x0
  422ef4:	mov	x0, x20
  422ef8:	bl	403880 <fprintf@plt>
  422efc:	ldr	x1, [x19, #3776]
  422f00:	adrp	x0, 43d000 <warn@@Base+0xeff8>
  422f04:	add	x0, x0, #0x1ba
  422f08:	adrp	x25, 43d000 <warn@@Base+0xeff8>
  422f0c:	add	x25, x25, #0x1d9
  422f10:	mov	w26, #0x18                  	// #24
  422f14:	bl	402fe0 <fputs@plt>
  422f18:	ldr	w19, [x21, #384]
  422f1c:	smull	x23, w19, w26
  422f20:	add	x22, x21, x23
  422f24:	ldr	x0, [x22, #16]
  422f28:	cbz	x0, 422f98 <ferror@plt+0x1f6f8>
  422f2c:	ldr	w0, [x21, x23]
  422f30:	adrp	x20, 458000 <_sch_istable+0x1478>
  422f34:	bl	403030 <bfd_get_stab_name@plt>
  422f38:	mov	x2, x0
  422f3c:	cbz	x0, 422fd0 <ferror@plt+0x1f730>
  422f40:	ldr	x0, [x20, #3776]
  422f44:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  422f48:	add	x1, x1, #0x15a
  422f4c:	bl	403880 <fprintf@plt>
  422f50:	ldr	w2, [x22, #4]
  422f54:	mov	x1, x24
  422f58:	ldr	x0, [x20, #3776]
  422f5c:	bl	403880 <fprintf@plt>
  422f60:	ldr	x0, [x20, #3776]
  422f64:	mov	x1, x25
  422f68:	ldr	x2, [x22, #8]
  422f6c:	bl	403880 <fprintf@plt>
  422f70:	ldr	w0, [x21, x23]
  422f74:	cbz	w0, 422f8c <ferror@plt+0x1f6ec>
  422f78:	ldr	x0, [x20, #3776]
  422f7c:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  422f80:	ldr	x2, [x22, #16]
  422f84:	add	x1, x1, #0x31b
  422f88:	bl	403880 <fprintf@plt>
  422f8c:	ldr	x1, [x20, #3776]
  422f90:	mov	w0, #0xa                   	// #10
  422f94:	bl	4030b0 <fputc@plt>
  422f98:	add	w19, w19, #0x1
  422f9c:	negs	w0, w19
  422fa0:	and	w19, w19, #0xf
  422fa4:	and	w0, w0, #0xf
  422fa8:	csneg	w19, w19, w0, mi  // mi = first
  422fac:	ldr	w0, [x21, #384]
  422fb0:	cmp	w0, w19
  422fb4:	b.ne	422f1c <ferror@plt+0x1f67c>  // b.any
  422fb8:	ldp	x19, x20, [sp, #16]
  422fbc:	ldp	x21, x22, [sp, #32]
  422fc0:	ldp	x23, x24, [sp, #48]
  422fc4:	ldp	x25, x26, [sp, #64]
  422fc8:	ldp	x29, x30, [sp], #80
  422fcc:	ret
  422fd0:	ldr	w2, [x21, x23]
  422fd4:	ldr	x0, [x20, #3776]
  422fd8:	cbnz	w2, 422ff0 <ferror@plt+0x1f750>
  422fdc:	mov	x1, x0
  422fe0:	adrp	x0, 433000 <warn@@Base+0x4ff8>
  422fe4:	add	x0, x0, #0x15f
  422fe8:	bl	402fe0 <fputs@plt>
  422fec:	b	422f50 <ferror@plt+0x1f6b0>
  422ff0:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  422ff4:	add	x1, x1, #0x166
  422ff8:	bl	403880 <fprintf@plt>
  422ffc:	b	422f50 <ferror@plt+0x1f6b0>
  423000:	stp	x29, x30, [sp, #-272]!
  423004:	mov	x29, sp
  423008:	stp	x19, x20, [sp, #16]
  42300c:	mov	x19, x0
  423010:	stp	x21, x22, [sp, #32]
  423014:	stp	x23, x24, [sp, #48]
  423018:	stp	x25, x26, [sp, #64]
  42301c:	mov	x25, x1
  423020:	mov	x26, x2
  423024:	stp	x27, x28, [sp, #80]
  423028:	str	w3, [sp, #188]
  42302c:	bl	4237e8 <ferror@plt+0x1ff48>
  423030:	cbnz	x0, 42303c <ferror@plt+0x1f79c>
  423034:	mov	x20, #0x0                   	// #0
  423038:	b	423294 <ferror@plt+0x1f9f4>
  42303c:	mov	x20, x0
  423040:	adrp	x0, 43d000 <warn@@Base+0xeff8>
  423044:	add	x0, x0, #0x278
  423048:	str	x0, [sp, #96]
  42304c:	add	x0, x0, #0x30
  423050:	str	x0, [sp, #176]
  423054:	adrp	x0, 43d000 <warn@@Base+0xeff8>
  423058:	add	x0, x0, #0x227
  42305c:	mov	w21, #0x0                   	// #0
  423060:	mov	x22, #0x0                   	// #0
  423064:	str	x0, [sp, #208]
  423068:	adrp	x0, 43d000 <warn@@Base+0xeff8>
  42306c:	add	x0, x0, #0x1ec
  423070:	str	x0, [sp, #216]
  423074:	ldr	x0, [sp, #96]
  423078:	ldr	x28, [x0]
  42307c:	mov	x0, x19
  423080:	mov	x1, x28
  423084:	bl	4032e0 <bfd_get_section_by_name@plt>
  423088:	mov	x24, x0
  42308c:	ldr	x0, [sp, #96]
  423090:	ldr	x23, [x0, #8]
  423094:	mov	x0, x19
  423098:	mov	x1, x23
  42309c:	bl	4032e0 <bfd_get_section_by_name@plt>
  4230a0:	cmp	x24, #0x0
  4230a4:	mov	x5, x0
  4230a8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4230ac:	b.eq	4231fc <ferror@plt+0x1f95c>  // b.none
  4230b0:	ldr	x27, [x24, #56]
  4230b4:	str	x5, [sp, #104]
  4230b8:	mov	x0, x27
  4230bc:	bl	403290 <xmalloc@plt>
  4230c0:	mov	x4, x27
  4230c4:	mov	x2, x0
  4230c8:	mov	x21, x0
  4230cc:	mov	x1, x24
  4230d0:	mov	x0, x19
  4230d4:	mov	x3, #0x0                   	// #0
  4230d8:	bl	403170 <bfd_get_section_contents@plt>
  4230dc:	ldr	x5, [sp, #104]
  4230e0:	cbnz	w0, 423128 <ferror@plt+0x1f888>
  4230e4:	adrp	x0, 458000 <_sch_istable+0x1478>
  4230e8:	ldr	x19, [x19]
  4230ec:	ldr	x20, [x0, #3776]
  4230f0:	bl	403250 <bfd_get_error@plt>
  4230f4:	bl	4036e0 <bfd_errmsg@plt>
  4230f8:	mov	x4, x0
  4230fc:	mov	x3, x28
  423100:	mov	x2, x19
  423104:	mov	x0, x20
  423108:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42310c:	add	x1, x1, #0x1e0
  423110:	bl	403880 <fprintf@plt>
  423114:	mov	x0, x22
  423118:	bl	403510 <free@plt>
  42311c:	mov	x0, x21
  423120:	bl	403510 <free@plt>
  423124:	b	423034 <ferror@plt+0x1f794>
  423128:	ldr	x0, [x5, #56]
  42312c:	stp	x0, x5, [sp, #104]
  423130:	add	x0, x0, #0x1
  423134:	bl	403290 <xmalloc@plt>
  423138:	ldp	x4, x5, [sp, #104]
  42313c:	mov	x24, x0
  423140:	mov	x2, x0
  423144:	mov	x3, #0x0                   	// #0
  423148:	mov	x0, x19
  42314c:	mov	x1, x5
  423150:	bl	403170 <bfd_get_section_contents@plt>
  423154:	cbnz	w0, 423198 <ferror@plt+0x1f8f8>
  423158:	adrp	x0, 458000 <_sch_istable+0x1478>
  42315c:	ldr	x19, [x19]
  423160:	ldr	x20, [x0, #3776]
  423164:	bl	403250 <bfd_get_error@plt>
  423168:	bl	4036e0 <bfd_errmsg@plt>
  42316c:	mov	x4, x0
  423170:	mov	x3, x23
  423174:	mov	x2, x19
  423178:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42317c:	add	x1, x1, #0x1e0
  423180:	mov	x0, x20
  423184:	bl	403880 <fprintf@plt>
  423188:	mov	x0, x22
  42318c:	bl	403510 <free@plt>
  423190:	mov	x0, x24
  423194:	b	423118 <ferror@plt+0x1f878>
  423198:	ldr	x0, [sp, #104]
  42319c:	strb	wzr, [x24, x0]
  4231a0:	cbnz	x22, 4231c4 <ferror@plt+0x1f924>
  4231a4:	mov	x4, x26
  4231a8:	mov	x3, x25
  4231ac:	mov	x1, x19
  4231b0:	mov	x0, x20
  4231b4:	mov	w2, #0x1                   	// #1
  4231b8:	bl	42ae50 <ferror@plt+0x275b0>
  4231bc:	mov	x22, x0
  4231c0:	cbz	x0, 423190 <ferror@plt+0x1f8f0>
  4231c4:	sub	x0, x27, #0xc
  4231c8:	mov	x23, x21
  4231cc:	add	x0, x21, x0
  4231d0:	stp	xzr, xzr, [sp, #136]
  4231d4:	str	x0, [sp, #192]
  4231d8:	add	x0, x21, x27
  4231dc:	str	x0, [sp, #200]
  4231e0:	ldr	x0, [sp, #192]
  4231e4:	cmp	x23, x0
  4231e8:	b.ls	4232b4 <ferror@plt+0x1fa14>  // b.plast
  4231ec:	bl	422dbc <ferror@plt+0x1f51c>
  4231f0:	mov	x0, x21
  4231f4:	mov	w21, #0x1                   	// #1
  4231f8:	bl	403510 <free@plt>
  4231fc:	ldr	x0, [sp, #96]
  423200:	add	x0, x0, #0x10
  423204:	str	x0, [sp, #96]
  423208:	ldr	x0, [sp, #176]
  42320c:	ldr	x1, [sp, #96]
  423210:	cmp	x0, x1
  423214:	b.ne	423074 <ferror@plt+0x1f7d4>  // b.any
  423218:	cbnz	x22, 4234c0 <ferror@plt+0x1fc20>
  42321c:	ldr	x0, [x19, #8]
  423220:	ldr	w0, [x0, #8]
  423224:	cmp	w0, #0x1
  423228:	b.ne	423260 <ferror@plt+0x1f9c0>  // b.any
  42322c:	mov	x24, x25
  423230:	add	x0, x25, x26, lsl #3
  423234:	mov	x22, #0x0                   	// #0
  423238:	str	x0, [sp, #96]
  42323c:	ldr	x0, [sp, #96]
  423240:	cmp	x0, x24
  423244:	b.hi	4234d4 <ferror@plt+0x1fc34>  // b.pmore
  423248:	bl	422dbc <ferror@plt+0x1f51c>
  42324c:	cbz	x22, 423260 <ferror@plt+0x1f9c0>
  423250:	mov	x1, x22
  423254:	mov	x0, x20
  423258:	bl	42aed0 <ferror@plt+0x27630>
  42325c:	cbz	w0, 423034 <ferror@plt+0x1f794>
  423260:	cbnz	w21, 423294 <ferror@plt+0x1f9f4>
  423264:	ldr	x0, [x19, #8]
  423268:	ldr	w0, [x0, #8]
  42326c:	cmp	w0, #0x2
  423270:	b.ne	4235fc <ferror@plt+0x1fd5c>  // b.any
  423274:	cmp	x26, #0x0
  423278:	b.le	4235fc <ferror@plt+0x1fd5c>
  42327c:	mov	x3, x20
  423280:	mov	x2, x26
  423284:	mov	x1, x25
  423288:	mov	x0, x19
  42328c:	bl	42c5f0 <ferror@plt+0x28d50>
  423290:	cbz	w0, 423034 <ferror@plt+0x1f794>
  423294:	mov	x0, x20
  423298:	ldp	x19, x20, [sp, #16]
  42329c:	ldp	x21, x22, [sp, #32]
  4232a0:	ldp	x23, x24, [sp, #48]
  4232a4:	ldp	x25, x26, [sp, #64]
  4232a8:	ldp	x27, x28, [sp, #80]
  4232ac:	ldp	x29, x30, [sp], #272
  4232b0:	ret
  4232b4:	ldr	x0, [x19, #8]
  4232b8:	ldr	x1, [x0, #56]
  4232bc:	mov	x0, x23
  4232c0:	blr	x1
  4232c4:	mov	x27, x0
  4232c8:	ldrb	w0, [x23, #4]
  4232cc:	str	w0, [sp, #112]
  4232d0:	ldr	x0, [x19, #8]
  4232d4:	ldr	x1, [x0, #80]
  4232d8:	add	x0, x23, #0x6
  4232dc:	blr	x1
  4232e0:	str	x0, [sp, #160]
  4232e4:	ldr	x0, [x19, #8]
  4232e8:	ldr	x1, [x0, #56]
  4232ec:	add	x0, x23, #0x8
  4232f0:	blr	x1
  4232f4:	str	x0, [sp, #128]
  4232f8:	ldr	w0, [sp, #112]
  4232fc:	cbnz	w0, 423320 <ferror@plt+0x1fa80>
  423300:	ldr	x0, [sp, #136]
  423304:	str	x0, [sp, #144]
  423308:	ldr	x0, [sp, #128]
  42330c:	ldr	x1, [sp, #136]
  423310:	add	x0, x0, x1
  423314:	str	x0, [sp, #136]
  423318:	add	x23, x23, #0xc
  42331c:	b	4231e0 <ferror@plt+0x1f940>
  423320:	ldr	x0, [sp, #144]
  423324:	add	x5, x0, w27, uxtw
  423328:	ldr	x0, [sp, #104]
  42332c:	cmp	x0, x5
  423330:	b.hi	423380 <ferror@plt+0x1fae0>  // b.pmore
  423334:	adrp	x0, 458000 <_sch_istable+0x1478>
  423338:	mov	w2, #0x5                   	// #5
  42333c:	ldr	x1, [sp, #216]
  423340:	ldr	x7, [x0, #3776]
  423344:	mov	x0, #0x0                   	// #0
  423348:	str	x7, [sp, #120]
  42334c:	bl	403700 <dcgettext@plt>
  423350:	sub	x4, x23, x21
  423354:	mov	x1, #0xc                   	// #12
  423358:	ldr	w6, [sp, #112]
  42335c:	mov	w5, w27
  423360:	ldr	x2, [x19]
  423364:	mov	x3, x28
  423368:	sdiv	x4, x4, x1
  42336c:	mov	x1, x0
  423370:	ldr	x7, [sp, #120]
  423374:	mov	x0, x7
  423378:	bl	403880 <fprintf@plt>
  42337c:	b	423318 <ferror@plt+0x1fa78>
  423380:	add	x27, x24, x5
  423384:	str	xzr, [sp, #152]
  423388:	mov	x0, x27
  42338c:	bl	402fd0 <strlen@plt>
  423390:	cbz	x0, 423430 <ferror@plt+0x1fb90>
  423394:	sub	x0, x0, #0x1
  423398:	add	x1, x27, x0
  42339c:	str	x1, [sp, #168]
  4233a0:	ldrb	w0, [x27, x0]
  4233a4:	str	w0, [sp, #184]
  4233a8:	cmp	w0, #0x5c
  4233ac:	b.ne	423430 <ferror@plt+0x1fb90>  // b.any
  4233b0:	ldr	x1, [sp, #200]
  4233b4:	add	x0, x23, #0xc
  4233b8:	str	x0, [sp, #120]
  4233bc:	cmp	x0, x1
  4233c0:	b.cs	423430 <ferror@plt+0x1fb90>  // b.hs, b.nlast
  4233c4:	ldr	x0, [sp, #168]
  4233c8:	strb	wzr, [x0]
  4233cc:	ldr	x0, [x19, #8]
  4233d0:	ldr	x1, [x0, #56]
  4233d4:	ldr	x0, [sp, #120]
  4233d8:	blr	x1
  4233dc:	ldr	w1, [sp, #144]
  4233e0:	add	w1, w0, w1
  4233e4:	ldr	x0, [sp, #104]
  4233e8:	cmp	x0, x1
  4233ec:	b.hi	42348c <ferror@plt+0x1fbec>  // b.pmore
  4233f0:	ldr	x1, [sp, #208]
  4233f4:	adrp	x0, 458000 <_sch_istable+0x1478>
  4233f8:	mov	w2, #0x5                   	// #5
  4233fc:	ldr	x23, [x0, #3776]
  423400:	mov	x0, #0x0                   	// #0
  423404:	bl	403700 <dcgettext@plt>
  423408:	ldr	x1, [sp, #120]
  42340c:	mov	x3, x28
  423410:	ldr	x2, [x19]
  423414:	sub	x4, x1, x21
  423418:	mov	x1, #0xc                   	// #12
  42341c:	sdiv	x4, x4, x1
  423420:	mov	x1, x0
  423424:	mov	x0, x23
  423428:	bl	403880 <fprintf@plt>
  42342c:	ldr	x23, [sp, #120]
  423430:	mov	x3, x27
  423434:	ldr	w0, [sp, #112]
  423438:	ldr	w1, [sp, #160]
  42343c:	ldr	x2, [sp, #128]
  423440:	bl	422e0c <ferror@plt+0x1f56c>
  423444:	ldr	w2, [sp, #112]
  423448:	mov	x5, x27
  42344c:	ldr	w3, [sp, #160]
  423450:	mov	x1, x22
  423454:	ldr	x4, [sp, #128]
  423458:	mov	x0, x20
  42345c:	bl	42af68 <ferror@plt+0x276c8>
  423460:	cbnz	w0, 423318 <ferror@plt+0x1fa78>
  423464:	bl	422eac <ferror@plt+0x1f60c>
  423468:	bl	422dbc <ferror@plt+0x1f51c>
  42346c:	ldr	x0, [sp, #152]
  423470:	bl	403510 <free@plt>
  423474:	mov	x0, x22
  423478:	bl	403510 <free@plt>
  42347c:	mov	x0, x21
  423480:	bl	403510 <free@plt>
  423484:	mov	x0, x24
  423488:	b	423120 <ferror@plt+0x1f880>
  42348c:	add	x1, x24, x1
  423490:	mov	x0, x27
  423494:	mov	x2, #0x0                   	// #0
  423498:	bl	403200 <concat@plt>
  42349c:	mov	x27, x0
  4234a0:	ldrb	w1, [sp, #184]
  4234a4:	ldr	x0, [sp, #168]
  4234a8:	strb	w1, [x0]
  4234ac:	ldr	x0, [sp, #152]
  4234b0:	bl	403510 <free@plt>
  4234b4:	str	x27, [sp, #152]
  4234b8:	ldr	x23, [sp, #120]
  4234bc:	b	423388 <ferror@plt+0x1fae8>
  4234c0:	mov	x1, x22
  4234c4:	mov	x0, x20
  4234c8:	bl	42aed0 <ferror@plt+0x27630>
  4234cc:	cbnz	w0, 42321c <ferror@plt+0x1f97c>
  4234d0:	b	423034 <ferror@plt+0x1f794>
  4234d4:	ldr	x0, [x19, #8]
  4234d8:	add	x2, sp, #0xe8
  4234dc:	ldr	x1, [x24]
  4234e0:	ldr	x3, [x0, #528]
  4234e4:	mov	x0, x19
  4234e8:	blr	x3
  4234ec:	ldrb	w0, [sp, #240]
  4234f0:	cmp	w0, #0x2d
  4234f4:	b.ne	4235f4 <ferror@plt+0x1fd54>  // b.any
  4234f8:	cbnz	x22, 42351c <ferror@plt+0x1fc7c>
  4234fc:	mov	x4, x26
  423500:	mov	x3, x25
  423504:	mov	x1, x19
  423508:	mov	x0, x20
  42350c:	mov	w2, #0x0                   	// #0
  423510:	bl	42ae50 <ferror@plt+0x275b0>
  423514:	mov	x22, x0
  423518:	cbz	x0, 423034 <ferror@plt+0x1f794>
  42351c:	ldr	x21, [sp, #248]
  423520:	cbz	x21, 423034 <ferror@plt+0x1f794>
  423524:	ldrb	w0, [x21]
  423528:	cbz	w0, 423034 <ferror@plt+0x1f794>
  42352c:	mov	x23, #0x0                   	// #0
  423530:	mov	x0, x21
  423534:	bl	402fd0 <strlen@plt>
  423538:	add	x0, x21, x0
  42353c:	ldurb	w0, [x0, #-1]
  423540:	cmp	w0, #0x5c
  423544:	b.ne	423558 <ferror@plt+0x1fcb8>  // b.any
  423548:	ldr	x0, [sp, #96]
  42354c:	add	x28, x24, #0x8
  423550:	cmp	x0, x28
  423554:	b.hi	423598 <ferror@plt+0x1fcf8>  // b.pmore
  423558:	ldrsh	w1, [sp, #258]
  42355c:	mov	x3, x21
  423560:	ldrb	w0, [sp, #256]
  423564:	ldr	x2, [sp, #232]
  423568:	bl	422e0c <ferror@plt+0x1f56c>
  42356c:	ldrsh	w3, [sp, #258]
  423570:	mov	x5, x21
  423574:	ldrb	w2, [sp, #256]
  423578:	mov	x1, x22
  42357c:	ldr	x4, [sp, #232]
  423580:	mov	x0, x20
  423584:	bl	42af68 <ferror@plt+0x276c8>
  423588:	cbnz	w0, 4235f0 <ferror@plt+0x1fd50>
  42358c:	bl	422eac <ferror@plt+0x1f60c>
  423590:	bl	422dbc <ferror@plt+0x1f51c>
  423594:	b	423034 <ferror@plt+0x1f794>
  423598:	mov	x0, x21
  42359c:	bl	4032c0 <xstrdup@plt>
  4235a0:	mov	x27, x0
  4235a4:	bl	402fd0 <strlen@plt>
  4235a8:	add	x0, x27, x0
  4235ac:	mov	x2, #0x0                   	// #0
  4235b0:	sturb	wzr, [x0, #-1]
  4235b4:	ldr	x0, [x24, #8]
  4235b8:	ldr	x1, [x0, #8]
  4235bc:	mov	x0, x27
  4235c0:	bl	403200 <concat@plt>
  4235c4:	mov	x21, x0
  4235c8:	mov	x0, x27
  4235cc:	bl	403510 <free@plt>
  4235d0:	cbz	x23, 4235dc <ferror@plt+0x1fd3c>
  4235d4:	mov	x0, x23
  4235d8:	bl	403510 <free@plt>
  4235dc:	ldrb	w0, [x21]
  4235e0:	mov	x24, x28
  4235e4:	cbz	w0, 423558 <ferror@plt+0x1fcb8>
  4235e8:	mov	x23, x21
  4235ec:	b	423530 <ferror@plt+0x1fc90>
  4235f0:	mov	w21, #0x1                   	// #1
  4235f4:	add	x24, x24, #0x8
  4235f8:	b	42323c <ferror@plt+0x1f99c>
  4235fc:	ldr	w0, [sp, #188]
  423600:	cbnz	w0, 423034 <ferror@plt+0x1f794>
  423604:	mov	w2, #0x5                   	// #5
  423608:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42360c:	mov	x0, #0x0                   	// #0
  423610:	add	x1, x1, #0x24a
  423614:	bl	403700 <dcgettext@plt>
  423618:	ldr	x1, [x19]
  42361c:	bl	42cf00 <ferror@plt+0x29660>
  423620:	b	423034 <ferror@plt+0x1f794>
  423624:	mov	x2, x0
  423628:	adrp	x0, 458000 <_sch_istable+0x1478>
  42362c:	adrp	x1, 439000 <warn@@Base+0xaff8>
  423630:	add	x1, x1, #0x40c
  423634:	ldr	x0, [x0, #3776]
  423638:	b	403880 <fprintf@plt>
  42363c:	stp	x29, x30, [sp, #-64]!
  423640:	mov	x29, sp
  423644:	stp	x19, x20, [sp, #16]
  423648:	mov	x19, x0
  42364c:	stp	x21, x22, [sp, #32]
  423650:	mov	x21, x1
  423654:	mov	x22, x2
  423658:	str	x23, [sp, #48]
  42365c:	mov	x23, x3
  423660:	ldr	x20, [x19, #64]
  423664:	cbnz	x20, 4236c0 <ferror@plt+0x1fe20>
  423668:	mov	w0, #0x1                   	// #1
  42366c:	ldp	x19, x20, [sp, #16]
  423670:	ldp	x21, x22, [sp, #32]
  423674:	ldr	x23, [sp, #48]
  423678:	ldp	x29, x30, [sp], #64
  42367c:	ret
  423680:	add	x0, x20, w0, uxtw #3
  423684:	ldr	x2, [x0, #16]
  423688:	cmn	x2, #0x1
  42368c:	b.eq	4236cc <ferror@plt+0x1fe2c>  // b.none
  423690:	ldr	x3, [x0, #96]
  423694:	cmp	x3, x23
  423698:	b.cs	423668 <ferror@plt+0x1fdc8>  // b.hs, b.nlast
  42369c:	ldr	x0, [x20, #8]
  4236a0:	ldr	x4, [x21]
  4236a4:	ldr	x1, [x0, #8]
  4236a8:	mov	x0, x22
  4236ac:	blr	x4
  4236b0:	cbz	w0, 42366c <ferror@plt+0x1fdcc>
  4236b4:	ldr	w0, [x19, #72]
  4236b8:	add	w0, w0, #0x1
  4236bc:	str	w0, [x19, #72]
  4236c0:	ldr	w0, [x19, #72]
  4236c4:	cmp	w0, #0x9
  4236c8:	b.ls	423680 <ferror@plt+0x1fde0>  // b.plast
  4236cc:	ldr	x0, [x20]
  4236d0:	str	x0, [x19, #64]
  4236d4:	str	wzr, [x19, #72]
  4236d8:	b	423660 <ferror@plt+0x1fdc0>
  4236dc:	stp	x29, x30, [sp, #-64]!
  4236e0:	mov	x29, sp
  4236e4:	stp	x19, x20, [sp, #16]
  4236e8:	mov	x20, x0
  4236ec:	mov	x0, #0x28                  	// #40
  4236f0:	stp	x21, x22, [sp, #32]
  4236f4:	mov	w22, w2
  4236f8:	mov	w21, w3
  4236fc:	str	x23, [sp, #48]
  423700:	mov	x23, x1
  423704:	bl	403290 <xmalloc@plt>
  423708:	stp	xzr, xzr, [x0]
  42370c:	mov	x19, x0
  423710:	stp	xzr, xzr, [x0, #16]
  423714:	str	x23, [x0, #8]
  423718:	stp	w22, w21, [x0, #20]
  42371c:	str	xzr, [x0, #32]
  423720:	ldr	x0, [x20]
  423724:	cbnz	x0, 42373c <ferror@plt+0x1fe9c>
  423728:	mov	x0, #0x10                  	// #16
  42372c:	bl	403290 <xmalloc@plt>
  423730:	stp	xzr, xzr, [x0]
  423734:	str	x0, [x20]
  423738:	str	x0, [x0, #8]
  42373c:	ldr	x1, [x0, #8]
  423740:	ldp	x21, x22, [sp, #32]
  423744:	ldr	x23, [sp, #48]
  423748:	str	x19, [x1]
  42374c:	str	x19, [x0, #8]
  423750:	mov	x0, x19
  423754:	ldp	x19, x20, [sp, #16]
  423758:	ldp	x29, x30, [sp], #64
  42375c:	ret
  423760:	stp	x29, x30, [sp, #-32]!
  423764:	mov	x29, sp
  423768:	stp	x19, x20, [sp, #16]
  42376c:	mov	w19, w1
  423770:	mov	w20, w0
  423774:	mov	x0, #0x18                  	// #24
  423778:	bl	403290 <xmalloc@plt>
  42377c:	stp	w20, w19, [x0]
  423780:	stp	xzr, xzr, [x0, #8]
  423784:	ldp	x19, x20, [sp, #16]
  423788:	ldp	x29, x30, [sp], #32
  42378c:	ret
  423790:	ldr	x3, [x0, #8]
  423794:	cbz	x3, 4237bc <ferror@plt+0x1ff1c>
  423798:	ldr	x3, [x0, #16]
  42379c:	cbz	x3, 4237bc <ferror@plt+0x1ff1c>
  4237a0:	ldr	x4, [x0, #32]
  4237a4:	add	x0, x3, #0x10
  4237a8:	mov	w3, #0x3                   	// #3
  4237ac:	add	x5, x4, #0x28
  4237b0:	cmp	x4, #0x0
  4237b4:	csel	x0, x0, x5, eq  // eq = none
  4237b8:	b	4236dc <ferror@plt+0x1fe3c>
  4237bc:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  4237c0:	add	x1, x1, #0x2a8
  4237c4:	stp	x29, x30, [sp, #-16]!
  4237c8:	mov	w2, #0x5                   	// #5
  4237cc:	mov	x0, #0x0                   	// #0
  4237d0:	mov	x29, sp
  4237d4:	bl	403700 <dcgettext@plt>
  4237d8:	bl	423624 <ferror@plt+0x1fd84>
  4237dc:	mov	x0, #0x0                   	// #0
  4237e0:	ldp	x29, x30, [sp], #16
  4237e4:	ret
  4237e8:	stp	x29, x30, [sp, #-16]!
  4237ec:	mov	x0, #0x60                  	// #96
  4237f0:	mov	x29, sp
  4237f4:	bl	403290 <xmalloc@plt>
  4237f8:	stp	xzr, xzr, [x0]
  4237fc:	stp	xzr, xzr, [x0, #16]
  423800:	stp	xzr, xzr, [x0, #32]
  423804:	stp	xzr, xzr, [x0, #48]
  423808:	stp	xzr, xzr, [x0, #64]
  42380c:	stp	xzr, xzr, [x0, #80]
  423810:	ldp	x29, x30, [sp], #16
  423814:	ret
  423818:	stp	x29, x30, [sp, #-48]!
  42381c:	mov	x29, sp
  423820:	stp	x19, x20, [sp, #16]
  423824:	mov	x19, x0
  423828:	str	x21, [sp, #32]
  42382c:	cbnz	x1, 42388c <ferror@plt+0x1ffec>
  423830:	adrp	x21, 433000 <warn@@Base+0x4ff8>
  423834:	add	x21, x21, #0x268
  423838:	mov	x0, #0x18                  	// #24
  42383c:	bl	403290 <xmalloc@plt>
  423840:	mov	x20, x0
  423844:	stp	xzr, xzr, [x0]
  423848:	mov	x0, #0x18                  	// #24
  42384c:	stp	x21, xzr, [x20, #8]
  423850:	bl	403290 <xmalloc@plt>
  423854:	ldr	x1, [x19, #8]
  423858:	stp	xzr, xzr, [x0]
  42385c:	stp	x20, xzr, [x0, #8]
  423860:	str	x20, [x19, #16]
  423864:	cbz	x1, 423894 <ferror@plt+0x1fff4>
  423868:	str	x0, [x1]
  42386c:	ldr	x21, [sp, #32]
  423870:	str	x0, [x19, #8]
  423874:	stp	xzr, xzr, [x19, #24]
  423878:	mov	w0, #0x1                   	// #1
  42387c:	str	xzr, [x19, #40]
  423880:	ldp	x19, x20, [sp, #16]
  423884:	ldp	x29, x30, [sp], #48
  423888:	ret
  42388c:	mov	x21, x1
  423890:	b	423838 <ferror@plt+0x1ff98>
  423894:	ldr	x1, [x19]
  423898:	cbz	x1, 4238bc <ferror@plt+0x2001c>
  42389c:	adrp	x3, 43d000 <warn@@Base+0xeff8>
  4238a0:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  4238a4:	adrp	x0, 43d000 <warn@@Base+0xeff8>
  4238a8:	add	x3, x3, #0x7ae
  4238ac:	add	x1, x1, #0x2d8
  4238b0:	add	x0, x0, #0x2ef
  4238b4:	mov	w2, #0x2bb                 	// #699
  4238b8:	bl	4037c0 <__assert_fail@plt>
  4238bc:	str	x0, [x19]
  4238c0:	b	42386c <ferror@plt+0x1ffcc>
  4238c4:	stp	x29, x30, [sp, #-48]!
  4238c8:	mov	x29, sp
  4238cc:	stp	x19, x20, [sp, #16]
  4238d0:	mov	x20, x0
  4238d4:	str	x21, [sp, #32]
  4238d8:	cbnz	x1, 423914 <ferror@plt+0x20074>
  4238dc:	adrp	x19, 433000 <warn@@Base+0x4ff8>
  4238e0:	add	x19, x19, #0x268
  4238e4:	ldr	x0, [x20, #8]
  4238e8:	cbnz	x0, 42391c <ferror@plt+0x2007c>
  4238ec:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  4238f0:	add	x1, x1, #0x303
  4238f4:	mov	w2, #0x5                   	// #5
  4238f8:	bl	403700 <dcgettext@plt>
  4238fc:	bl	423624 <ferror@plt+0x1fd84>
  423900:	mov	w0, #0x0                   	// #0
  423904:	ldp	x19, x20, [sp, #16]
  423908:	ldr	x21, [sp, #32]
  42390c:	ldp	x29, x30, [sp], #48
  423910:	ret
  423914:	mov	x19, x1
  423918:	b	4238e4 <ferror@plt+0x20044>
  42391c:	ldr	x21, [x0, #8]
  423920:	cbnz	x21, 42394c <ferror@plt+0x200ac>
  423924:	mov	x0, #0x18                  	// #24
  423928:	bl	403290 <xmalloc@plt>
  42392c:	ldr	x2, [x20, #16]
  423930:	stp	xzr, xzr, [x0]
  423934:	stp	x19, xzr, [x0, #8]
  423938:	ldr	x1, [x2]
  42393c:	cbnz	x1, 423970 <ferror@plt+0x200d0>
  423940:	str	x0, [x2]
  423944:	str	x0, [x20, #16]
  423948:	b	423960 <ferror@plt+0x200c0>
  42394c:	ldr	x0, [x21, #8]
  423950:	mov	x1, x19
  423954:	bl	4030c0 <filename_cmp@plt>
  423958:	cbnz	w0, 423968 <ferror@plt+0x200c8>
  42395c:	str	x21, [x20, #16]
  423960:	mov	w0, #0x1                   	// #1
  423964:	b	423904 <ferror@plt+0x20064>
  423968:	ldr	x21, [x21]
  42396c:	b	423920 <ferror@plt+0x20080>
  423970:	mov	x2, x1
  423974:	ldr	x1, [x1]
  423978:	b	42393c <ferror@plt+0x2009c>
  42397c:	stp	x29, x30, [sp, #-64]!
  423980:	mov	x29, sp
  423984:	stp	x19, x20, [sp, #16]
  423988:	stp	x21, x22, [sp, #32]
  42398c:	mov	x21, x0
  423990:	mov	x22, x2
  423994:	stp	x23, x24, [sp, #48]
  423998:	mov	w23, w3
  42399c:	mov	x24, x4
  4239a0:	cbnz	x1, 4239c8 <ferror@plt+0x20128>
  4239a4:	adrp	x20, 433000 <warn@@Base+0x4ff8>
  4239a8:	add	x20, x20, #0x268
  4239ac:	cbnz	x22, 4239d0 <ferror@plt+0x20130>
  4239b0:	mov	w0, #0x0                   	// #0
  4239b4:	ldp	x19, x20, [sp, #16]
  4239b8:	ldp	x21, x22, [sp, #32]
  4239bc:	ldp	x23, x24, [sp, #48]
  4239c0:	ldp	x29, x30, [sp], #64
  4239c4:	ret
  4239c8:	mov	x20, x1
  4239cc:	b	4239ac <ferror@plt+0x2010c>
  4239d0:	ldr	x0, [x21, #8]
  4239d4:	cbnz	x0, 4239f0 <ferror@plt+0x20150>
  4239d8:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  4239dc:	add	x1, x1, #0x332
  4239e0:	mov	w2, #0x5                   	// #5
  4239e4:	bl	403700 <dcgettext@plt>
  4239e8:	bl	423624 <ferror@plt+0x1fd84>
  4239ec:	b	4239b0 <ferror@plt+0x20110>
  4239f0:	mov	x0, #0x18                  	// #24
  4239f4:	bl	403290 <xmalloc@plt>
  4239f8:	mov	x19, x0
  4239fc:	stp	xzr, xzr, [x0, #8]
  423a00:	mov	x0, #0x30                  	// #48
  423a04:	str	x22, [x19]
  423a08:	bl	403290 <xmalloc@plt>
  423a0c:	stp	xzr, xzr, [x0, #16]
  423a10:	mov	x1, #0xffffffffffffffff    	// #-1
  423a14:	cmp	w23, #0x0
  423a18:	stp	xzr, xzr, [x0, #32]
  423a1c:	cset	w3, ne  // ne = any
  423a20:	add	w3, w3, #0x1
  423a24:	stp	xzr, xzr, [x0]
  423a28:	mov	w2, #0x3                   	// #3
  423a2c:	str	x0, [x19, #16]
  423a30:	stp	x24, x1, [x0, #24]
  423a34:	mov	x1, x20
  423a38:	stp	x19, x0, [x21, #24]
  423a3c:	ldr	x0, [x21, #16]
  423a40:	add	x0, x0, #0x10
  423a44:	bl	4236dc <ferror@plt+0x1fe3c>
  423a48:	cbz	x0, 4239b0 <ferror@plt+0x20110>
  423a4c:	str	x19, [x0, #32]
  423a50:	mov	w0, #0x1                   	// #1
  423a54:	b	4239b4 <ferror@plt+0x20114>
  423a58:	cmp	x1, #0x0
  423a5c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  423a60:	b.eq	423b10 <ferror@plt+0x20270>  // b.none
  423a64:	stp	x29, x30, [sp, #-64]!
  423a68:	mov	x29, sp
  423a6c:	stp	x19, x20, [sp, #16]
  423a70:	mov	x19, x0
  423a74:	ldr	x0, [x0, #8]
  423a78:	stp	x21, x22, [sp, #32]
  423a7c:	str	x23, [sp, #48]
  423a80:	cbz	x0, 423a8c <ferror@plt+0x201ec>
  423a84:	ldr	x0, [x19, #24]
  423a88:	cbnz	x0, 423abc <ferror@plt+0x2021c>
  423a8c:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  423a90:	add	x1, x1, #0x364
  423a94:	mov	w2, #0x5                   	// #5
  423a98:	mov	x0, #0x0                   	// #0
  423a9c:	bl	403700 <dcgettext@plt>
  423aa0:	bl	423624 <ferror@plt+0x1fd84>
  423aa4:	mov	w0, #0x0                   	// #0
  423aa8:	ldp	x19, x20, [sp, #16]
  423aac:	ldp	x21, x22, [sp, #32]
  423ab0:	ldr	x23, [sp, #48]
  423ab4:	ldp	x29, x30, [sp], #64
  423ab8:	ret
  423abc:	mov	x21, x1
  423ac0:	mov	x20, x2
  423ac4:	mov	w23, w3
  423ac8:	mov	x22, x4
  423acc:	mov	x0, #0x28                  	// #40
  423ad0:	bl	403290 <xmalloc@plt>
  423ad4:	ldr	x1, [x19, #24]
  423ad8:	stp	xzr, xzr, [x0]
  423adc:	stp	xzr, xzr, [x0, #16]
  423ae0:	add	x2, x1, #0x8
  423ae4:	ldr	x1, [x1, #8]
  423ae8:	stp	x21, x20, [x0, #8]
  423aec:	str	w23, [x0, #24]
  423af0:	str	x22, [x0, #32]
  423af4:	cbnz	x1, 423b04 <ferror@plt+0x20264>
  423af8:	str	x0, [x2]
  423afc:	mov	w0, #0x1                   	// #1
  423b00:	b	423aa8 <ferror@plt+0x20208>
  423b04:	mov	x2, x1
  423b08:	ldr	x1, [x1]
  423b0c:	b	423af4 <ferror@plt+0x20254>
  423b10:	mov	w0, #0x0                   	// #0
  423b14:	ret
  423b18:	stp	x29, x30, [sp, #-16]!
  423b1c:	mov	x29, sp
  423b20:	ldr	x2, [x0, #8]
  423b24:	cbz	x2, 423b38 <ferror@plt+0x20298>
  423b28:	ldr	x2, [x0, #32]
  423b2c:	cbz	x2, 423b38 <ferror@plt+0x20298>
  423b30:	ldr	x3, [x0, #24]
  423b34:	cbnz	x3, 423b5c <ferror@plt+0x202bc>
  423b38:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  423b3c:	add	x1, x1, #0x390
  423b40:	mov	w2, #0x5                   	// #5
  423b44:	mov	x0, #0x0                   	// #0
  423b48:	bl	403700 <dcgettext@plt>
  423b4c:	bl	423624 <ferror@plt+0x1fd84>
  423b50:	mov	w0, #0x0                   	// #0
  423b54:	ldp	x29, x30, [sp], #16
  423b58:	ret
  423b5c:	ldr	x3, [x2, #8]
  423b60:	cbz	x3, 423b74 <ferror@plt+0x202d4>
  423b64:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  423b68:	mov	w2, #0x5                   	// #5
  423b6c:	add	x1, x1, #0x3b8
  423b70:	b	423b44 <ferror@plt+0x202a4>
  423b74:	str	x1, [x2, #32]
  423b78:	stp	xzr, xzr, [x0, #24]
  423b7c:	mov	w0, #0x1                   	// #1
  423b80:	b	423b54 <ferror@plt+0x202b4>
  423b84:	stp	x29, x30, [sp, #-32]!
  423b88:	mov	x29, sp
  423b8c:	stp	x19, x20, [sp, #16]
  423b90:	mov	x19, x0
  423b94:	ldr	x0, [x0, #8]
  423b98:	cbz	x0, 423ba4 <ferror@plt+0x20304>
  423b9c:	ldr	x0, [x19, #32]
  423ba0:	cbnz	x0, 423bcc <ferror@plt+0x2032c>
  423ba4:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  423ba8:	add	x1, x1, #0x3e8
  423bac:	mov	w2, #0x5                   	// #5
  423bb0:	mov	x0, #0x0                   	// #0
  423bb4:	bl	403700 <dcgettext@plt>
  423bb8:	bl	423624 <ferror@plt+0x1fd84>
  423bbc:	mov	w0, #0x0                   	// #0
  423bc0:	ldp	x19, x20, [sp, #16]
  423bc4:	ldp	x29, x30, [sp], #32
  423bc8:	ret
  423bcc:	mov	x20, x1
  423bd0:	mov	x0, #0x30                  	// #48
  423bd4:	bl	403290 <xmalloc@plt>
  423bd8:	stp	xzr, xzr, [x0]
  423bdc:	mov	x1, #0xffffffffffffffff    	// #-1
  423be0:	ldr	x2, [x19, #32]
  423be4:	str	x2, [x0, #8]
  423be8:	stp	xzr, xzr, [x0, #16]
  423bec:	add	x3, x2, #0x10
  423bf0:	stp	xzr, xzr, [x0, #32]
  423bf4:	stp	x20, x1, [x0, #24]
  423bf8:	ldr	x1, [x2, #16]
  423bfc:	cbnz	x1, 423c10 <ferror@plt+0x20370>
  423c00:	str	x0, [x3]
  423c04:	str	x0, [x19, #32]
  423c08:	mov	w0, #0x1                   	// #1
  423c0c:	b	423bc0 <ferror@plt+0x20320>
  423c10:	mov	x3, x1
  423c14:	ldr	x1, [x1]
  423c18:	b	423bfc <ferror@plt+0x2035c>
  423c1c:	stp	x29, x30, [sp, #-16]!
  423c20:	mov	x29, sp
  423c24:	ldr	x2, [x0, #8]
  423c28:	cbz	x2, 423c34 <ferror@plt+0x20394>
  423c2c:	ldr	x2, [x0, #32]
  423c30:	cbnz	x2, 423c58 <ferror@plt+0x203b8>
  423c34:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  423c38:	add	x1, x1, #0x40c
  423c3c:	mov	w2, #0x5                   	// #5
  423c40:	mov	x0, #0x0                   	// #0
  423c44:	bl	403700 <dcgettext@plt>
  423c48:	bl	423624 <ferror@plt+0x1fd84>
  423c4c:	mov	w0, #0x0                   	// #0
  423c50:	ldp	x29, x30, [sp], #16
  423c54:	ret
  423c58:	ldr	x3, [x2, #8]
  423c5c:	cbnz	x3, 423c70 <ferror@plt+0x203d0>
  423c60:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  423c64:	mov	w2, #0x5                   	// #5
  423c68:	add	x1, x1, #0x42e
  423c6c:	b	423c40 <ferror@plt+0x203a0>
  423c70:	str	x1, [x2, #32]
  423c74:	str	x3, [x0, #32]
  423c78:	mov	w0, #0x1                   	// #1
  423c7c:	b	423c50 <ferror@plt+0x203b0>
  423c80:	stp	x29, x30, [sp, #-48]!
  423c84:	mov	x29, sp
  423c88:	stp	x19, x20, [sp, #16]
  423c8c:	mov	x20, x0
  423c90:	ldr	x0, [x0, #8]
  423c94:	stp	x21, x22, [sp, #32]
  423c98:	cbnz	x0, 423cc4 <ferror@plt+0x20424>
  423c9c:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  423ca0:	add	x1, x1, #0x460
  423ca4:	mov	w2, #0x5                   	// #5
  423ca8:	bl	403700 <dcgettext@plt>
  423cac:	bl	423624 <ferror@plt+0x1fd84>
  423cb0:	mov	w0, #0x0                   	// #0
  423cb4:	ldp	x19, x20, [sp, #16]
  423cb8:	ldp	x21, x22, [sp, #32]
  423cbc:	ldp	x29, x30, [sp], #48
  423cc0:	ret
  423cc4:	mov	x22, x1
  423cc8:	mov	x21, x2
  423ccc:	ldr	x1, [x20, #40]
  423cd0:	cbz	x1, 423d18 <ferror@plt+0x20478>
  423cd4:	ldr	x2, [x1, #8]
  423cd8:	ldr	x0, [x20, #16]
  423cdc:	cmp	x2, x0
  423ce0:	b.ne	423d18 <ferror@plt+0x20478>  // b.any
  423ce4:	add	x2, x1, #0x10
  423ce8:	mov	x0, #0x0                   	// #0
  423cec:	ldr	x3, [x2, x0, lsl #3]
  423cf0:	cmn	x3, #0x1
  423cf4:	b.ne	423d0c <ferror@plt+0x2046c>  // b.any
  423cf8:	add	x0, x1, x0, lsl #3
  423cfc:	str	x22, [x0, #16]
  423d00:	str	x21, [x0, #96]
  423d04:	mov	w0, #0x1                   	// #1
  423d08:	b	423cb4 <ferror@plt+0x20414>
  423d0c:	add	x0, x0, #0x1
  423d10:	cmp	x0, #0xa
  423d14:	b.ne	423cec <ferror@plt+0x2044c>  // b.any
  423d18:	mov	x0, #0xb0                  	// #176
  423d1c:	bl	403290 <xmalloc@plt>
  423d20:	mov	x19, x0
  423d24:	mov	x2, #0xb0                  	// #176
  423d28:	mov	w1, #0x0                   	// #0
  423d2c:	bl	403280 <memset@plt>
  423d30:	ldr	x0, [x20, #16]
  423d34:	add	x1, x19, #0x60
  423d38:	stp	x0, x22, [x19, #8]
  423d3c:	add	x0, x19, #0x18
  423d40:	mov	x2, #0xffffffffffffffff    	// #-1
  423d44:	str	x21, [x19, #96]
  423d48:	str	x2, [x0], #8
  423d4c:	cmp	x0, x1
  423d50:	b.ne	423d48 <ferror@plt+0x204a8>  // b.any
  423d54:	ldr	x0, [x20, #40]
  423d58:	cbz	x0, 423d68 <ferror@plt+0x204c8>
  423d5c:	str	x19, [x0]
  423d60:	str	x19, [x20, #40]
  423d64:	b	423d04 <ferror@plt+0x20464>
  423d68:	ldr	x0, [x20, #8]
  423d6c:	str	x19, [x0, #16]
  423d70:	b	423d60 <ferror@plt+0x204c0>
  423d74:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  423d78:	add	x1, x1, #0x483
  423d7c:	stp	x29, x30, [sp, #-16]!
  423d80:	mov	w2, #0x5                   	// #5
  423d84:	mov	x0, #0x0                   	// #0
  423d88:	mov	x29, sp
  423d8c:	bl	403700 <dcgettext@plt>
  423d90:	bl	423624 <ferror@plt+0x1fd84>
  423d94:	mov	w0, #0x0                   	// #0
  423d98:	ldp	x29, x30, [sp], #16
  423d9c:	ret
  423da0:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  423da4:	add	x1, x1, #0x4ad
  423da8:	stp	x29, x30, [sp, #-16]!
  423dac:	mov	w2, #0x5                   	// #5
  423db0:	mov	x0, #0x0                   	// #0
  423db4:	mov	x29, sp
  423db8:	bl	403700 <dcgettext@plt>
  423dbc:	bl	423624 <ferror@plt+0x1fd84>
  423dc0:	mov	w0, #0x0                   	// #0
  423dc4:	ldp	x29, x30, [sp], #16
  423dc8:	ret
  423dcc:	cbnz	x1, 423de8 <ferror@plt+0x20548>
  423dd0:	mov	w0, #0x0                   	// #0
  423dd4:	ret
  423dd8:	mov	w0, #0x0                   	// #0
  423ddc:	ldr	x19, [sp, #16]
  423de0:	ldp	x29, x30, [sp], #32
  423de4:	ret
  423de8:	stp	x29, x30, [sp, #-32]!
  423dec:	mov	x29, sp
  423df0:	str	x19, [sp, #16]
  423df4:	mov	x19, x2
  423df8:	mov	w2, #0x4                   	// #4
  423dfc:	bl	423790 <ferror@plt+0x1fef0>
  423e00:	cbz	x0, 423dd8 <ferror@plt+0x20538>
  423e04:	str	x19, [x0, #32]
  423e08:	mov	w0, #0x1                   	// #1
  423e0c:	b	423ddc <ferror@plt+0x2053c>
  423e10:	cbnz	x1, 423e2c <ferror@plt+0x2058c>
  423e14:	mov	w0, #0x0                   	// #0
  423e18:	ret
  423e1c:	mov	w0, #0x0                   	// #0
  423e20:	ldr	d8, [sp, #16]
  423e24:	ldp	x29, x30, [sp], #32
  423e28:	ret
  423e2c:	stp	x29, x30, [sp, #-32]!
  423e30:	mov	w2, #0x5                   	// #5
  423e34:	mov	x29, sp
  423e38:	str	d8, [sp, #16]
  423e3c:	fmov	d8, d0
  423e40:	bl	423790 <ferror@plt+0x1fef0>
  423e44:	cbz	x0, 423e1c <ferror@plt+0x2057c>
  423e48:	str	d8, [x0, #32]
  423e4c:	mov	w0, #0x1                   	// #1
  423e50:	b	423e20 <ferror@plt+0x20580>
  423e54:	cmp	x1, #0x0
  423e58:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  423e5c:	b.ne	423e7c <ferror@plt+0x205dc>  // b.any
  423e60:	mov	w0, #0x0                   	// #0
  423e64:	ret
  423e68:	mov	w0, #0x0                   	// #0
  423e6c:	ldp	x19, x20, [sp, #16]
  423e70:	ldr	x21, [sp, #32]
  423e74:	ldp	x29, x30, [sp], #48
  423e78:	ret
  423e7c:	stp	x29, x30, [sp, #-48]!
  423e80:	mov	x29, sp
  423e84:	stp	x19, x20, [sp, #16]
  423e88:	mov	x20, x2
  423e8c:	mov	w2, #0x6                   	// #6
  423e90:	str	x21, [sp, #32]
  423e94:	mov	x21, x3
  423e98:	bl	423790 <ferror@plt+0x1fef0>
  423e9c:	mov	x19, x0
  423ea0:	cbz	x0, 423e68 <ferror@plt+0x205c8>
  423ea4:	mov	x0, #0x10                  	// #16
  423ea8:	bl	403290 <xmalloc@plt>
  423eac:	stp	x20, x21, [x0]
  423eb0:	str	x0, [x19, #32]
  423eb4:	mov	w0, #0x1                   	// #1
  423eb8:	b	423e6c <ferror@plt+0x205cc>
  423ebc:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  423ec0:	add	x1, x1, #0x4d5
  423ec4:	stp	x29, x30, [sp, #-16]!
  423ec8:	mov	w2, #0x5                   	// #5
  423ecc:	mov	x0, #0x0                   	// #0
  423ed0:	mov	x29, sp
  423ed4:	bl	403700 <dcgettext@plt>
  423ed8:	bl	423624 <ferror@plt+0x1fd84>
  423edc:	mov	w0, #0x0                   	// #0
  423ee0:	ldp	x29, x30, [sp], #16
  423ee4:	ret
  423ee8:	cmp	x1, #0x0
  423eec:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  423ef0:	b.ne	423efc <ferror@plt+0x2065c>  // b.any
  423ef4:	mov	w0, #0x0                   	// #0
  423ef8:	ret
  423efc:	stp	x29, x30, [sp, #-48]!
  423f00:	mov	x29, sp
  423f04:	stp	x19, x20, [sp, #16]
  423f08:	mov	x20, x2
  423f0c:	ldr	x2, [x0, #8]
  423f10:	stp	x21, x22, [sp, #32]
  423f14:	cbz	x2, 423f20 <ferror@plt+0x20680>
  423f18:	ldr	x5, [x0, #16]
  423f1c:	cbnz	x5, 423f4c <ferror@plt+0x206ac>
  423f20:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  423f24:	add	x1, x1, #0x4f9
  423f28:	mov	w2, #0x5                   	// #5
  423f2c:	mov	x0, #0x0                   	// #0
  423f30:	bl	403700 <dcgettext@plt>
  423f34:	bl	423624 <ferror@plt+0x1fd84>
  423f38:	mov	w0, #0x0                   	// #0
  423f3c:	ldp	x19, x20, [sp, #16]
  423f40:	ldp	x21, x22, [sp, #32]
  423f44:	ldp	x29, x30, [sp], #48
  423f48:	ret
  423f4c:	sub	w2, w3, #0x1
  423f50:	mov	w19, w3
  423f54:	mov	x21, x4
  423f58:	cmp	w2, #0x1
  423f5c:	b.hi	423fa4 <ferror@plt+0x20704>  // b.pmore
  423f60:	cmp	w3, #0x1
  423f64:	add	x0, x5, #0x10
  423f68:	cset	w3, eq  // eq = none
  423f6c:	add	w3, w3, #0x1
  423f70:	mov	w2, #0x2                   	// #2
  423f74:	bl	4236dc <ferror@plt+0x1fe3c>
  423f78:	mov	x22, x0
  423f7c:	cbz	x0, 423f38 <ferror@plt+0x20698>
  423f80:	mov	x0, #0x18                  	// #24
  423f84:	bl	403290 <xmalloc@plt>
  423f88:	add	x1, x0, #0x4
  423f8c:	stp	xzr, xzr, [x1]
  423f90:	str	w19, [x0]
  423f94:	stp	x20, x21, [x0, #8]
  423f98:	str	x0, [x22, #32]
  423f9c:	mov	w0, #0x1                   	// #1
  423fa0:	b	423f3c <ferror@plt+0x2069c>
  423fa4:	ldr	x0, [x0, #32]
  423fa8:	cbnz	x0, 423fb8 <ferror@plt+0x20718>
  423fac:	add	x0, x5, #0x10
  423fb0:	mov	w3, #0x0                   	// #0
  423fb4:	b	423f70 <ferror@plt+0x206d0>
  423fb8:	add	x0, x0, #0x28
  423fbc:	b	423fb0 <ferror@plt+0x20710>
  423fc0:	stp	x29, x30, [sp, #-48]!
  423fc4:	mov	w0, #0x1                   	// #1
  423fc8:	mov	x29, sp
  423fcc:	stp	x19, x20, [sp, #16]
  423fd0:	mov	x20, x2
  423fd4:	str	x21, [sp, #32]
  423fd8:	mov	x21, x1
  423fdc:	mov	w1, #0x0                   	// #0
  423fe0:	bl	423760 <ferror@plt+0x1fec0>
  423fe4:	mov	x19, x0
  423fe8:	cbz	x0, 423ffc <ferror@plt+0x2075c>
  423fec:	mov	x0, #0x10                  	// #16
  423ff0:	bl	403290 <xmalloc@plt>
  423ff4:	stp	x21, x20, [x0]
  423ff8:	str	x0, [x19, #16]
  423ffc:	mov	x0, x19
  424000:	ldp	x19, x20, [sp, #16]
  424004:	ldr	x21, [sp, #32]
  424008:	ldp	x29, x30, [sp], #48
  42400c:	ret
  424010:	mov	w1, #0x0                   	// #0
  424014:	mov	w0, #0x2                   	// #2
  424018:	b	423760 <ferror@plt+0x1fec0>
  42401c:	stp	x29, x30, [sp, #-32]!
  424020:	mov	w0, #0x3                   	// #3
  424024:	mov	x29, sp
  424028:	str	x19, [sp, #16]
  42402c:	mov	w19, w2
  424030:	bl	423760 <ferror@plt+0x1fec0>
  424034:	cbz	x0, 42403c <ferror@plt+0x2079c>
  424038:	str	w19, [x0, #16]
  42403c:	ldr	x19, [sp, #16]
  424040:	ldp	x29, x30, [sp], #32
  424044:	ret
  424048:	mov	w0, #0x4                   	// #4
  42404c:	b	423760 <ferror@plt+0x1fec0>
  424050:	mov	w0, #0x6                   	// #6
  424054:	b	423760 <ferror@plt+0x1fec0>
  424058:	mov	w0, #0x5                   	// #5
  42405c:	b	423760 <ferror@plt+0x1fec0>
  424060:	stp	x29, x30, [sp, #-32]!
  424064:	cmp	w1, #0x0
  424068:	cset	w0, eq  // eq = none
  42406c:	mov	x29, sp
  424070:	mov	w1, w2
  424074:	add	w0, w0, #0x7
  424078:	stp	x19, x20, [sp, #16]
  42407c:	mov	x20, x3
  424080:	bl	423760 <ferror@plt+0x1fec0>
  424084:	mov	x19, x0
  424088:	cbz	x0, 4240a4 <ferror@plt+0x20804>
  42408c:	mov	x0, #0x28                  	// #40
  424090:	bl	403290 <xmalloc@plt>
  424094:	str	x20, [x0]
  424098:	stp	xzr, xzr, [x0, #8]
  42409c:	stp	xzr, xzr, [x0, #24]
  4240a0:	str	x0, [x19, #16]
  4240a4:	mov	x0, x19
  4240a8:	ldp	x19, x20, [sp, #16]
  4240ac:	ldp	x29, x30, [sp], #32
  4240b0:	ret
  4240b4:	stp	x29, x30, [sp, #-64]!
  4240b8:	cmp	w1, #0x0
  4240bc:	cset	w0, eq  // eq = none
  4240c0:	mov	x29, sp
  4240c4:	mov	w1, w2
  4240c8:	add	w0, w0, #0x9
  4240cc:	stp	x19, x20, [sp, #16]
  4240d0:	mov	x20, x6
  4240d4:	stp	x21, x22, [sp, #32]
  4240d8:	mov	x22, x5
  4240dc:	mov	w21, w7
  4240e0:	stp	x23, x24, [sp, #48]
  4240e4:	mov	x24, x3
  4240e8:	mov	x23, x4
  4240ec:	bl	423760 <ferror@plt+0x1fec0>
  4240f0:	mov	x19, x0
  4240f4:	cbz	x0, 42411c <ferror@plt+0x2087c>
  4240f8:	mov	x0, #0x28                  	// #40
  4240fc:	bl	403290 <xmalloc@plt>
  424100:	cmp	w21, #0x0
  424104:	stp	xzr, xzr, [x0, #8]
  424108:	csel	x20, x20, x19, eq  // eq = none
  42410c:	str	x24, [x0]
  424110:	stp	x23, x22, [x0, #16]
  424114:	str	x20, [x0, #32]
  424118:	str	x0, [x19, #16]
  42411c:	mov	x0, x19
  424120:	ldp	x19, x20, [sp, #16]
  424124:	ldp	x21, x22, [sp, #32]
  424128:	ldp	x23, x24, [sp, #48]
  42412c:	ldp	x29, x30, [sp], #64
  424130:	ret
  424134:	stp	x29, x30, [sp, #-48]!
  424138:	mov	w0, #0xb                   	// #11
  42413c:	mov	x29, sp
  424140:	stp	x19, x20, [sp, #16]
  424144:	mov	x20, x2
  424148:	str	x21, [sp, #32]
  42414c:	mov	x21, x1
  424150:	mov	w1, #0x0                   	// #0
  424154:	bl	423760 <ferror@plt+0x1fec0>
  424158:	mov	x19, x0
  42415c:	cbz	x0, 424170 <ferror@plt+0x208d0>
  424160:	mov	x0, #0x10                  	// #16
  424164:	bl	403290 <xmalloc@plt>
  424168:	stp	x21, x20, [x0]
  42416c:	str	x0, [x19, #16]
  424170:	mov	x0, x19
  424174:	ldp	x19, x20, [sp, #16]
  424178:	ldr	x21, [sp, #32]
  42417c:	ldp	x29, x30, [sp], #48
  424180:	ret
  424184:	cbz	x1, 4241c4 <ferror@plt+0x20924>
  424188:	stp	x29, x30, [sp, #-32]!
  42418c:	mov	x29, sp
  424190:	ldr	x0, [x1, #8]
  424194:	str	x19, [sp, #16]
  424198:	mov	x19, x1
  42419c:	cbnz	x0, 4241b8 <ferror@plt+0x20918>
  4241a0:	mov	w1, #0x0                   	// #0
  4241a4:	mov	w0, #0xc                   	// #12
  4241a8:	bl	423760 <ferror@plt+0x1fec0>
  4241ac:	cbz	x0, 4241b8 <ferror@plt+0x20918>
  4241b0:	str	x19, [x0, #16]
  4241b4:	str	x0, [x19, #8]
  4241b8:	ldr	x19, [sp, #16]
  4241bc:	ldp	x29, x30, [sp], #32
  4241c0:	ret
  4241c4:	mov	x0, #0x0                   	// #0
  4241c8:	ret
  4241cc:	stp	x29, x30, [sp, #-48]!
  4241d0:	mov	x29, sp
  4241d4:	stp	x19, x20, [sp, #16]
  4241d8:	stp	x21, x22, [sp, #32]
  4241dc:	cbz	x1, 424228 <ferror@plt+0x20988>
  4241e0:	mov	x20, x1
  4241e4:	mov	x22, x2
  4241e8:	mov	w21, w3
  4241ec:	mov	w1, #0x0                   	// #0
  4241f0:	mov	w0, #0xd                   	// #13
  4241f4:	bl	423760 <ferror@plt+0x1fec0>
  4241f8:	mov	x19, x0
  4241fc:	cbz	x0, 424214 <ferror@plt+0x20974>
  424200:	mov	x0, #0x18                  	// #24
  424204:	bl	403290 <xmalloc@plt>
  424208:	stp	x20, x22, [x0]
  42420c:	stp	w21, wzr, [x0, #16]
  424210:	str	x0, [x19, #16]
  424214:	mov	x0, x19
  424218:	ldp	x19, x20, [sp, #16]
  42421c:	ldp	x21, x22, [sp, #32]
  424220:	ldp	x29, x30, [sp], #48
  424224:	ret
  424228:	mov	x19, #0x0                   	// #0
  42422c:	b	424214 <ferror@plt+0x20974>
  424230:	cbz	x1, 424264 <ferror@plt+0x209c4>
  424234:	stp	x29, x30, [sp, #-32]!
  424238:	mov	w0, #0xe                   	// #14
  42423c:	mov	x29, sp
  424240:	str	x19, [sp, #16]
  424244:	mov	x19, x1
  424248:	mov	w1, #0x0                   	// #0
  42424c:	bl	423760 <ferror@plt+0x1fec0>
  424250:	cbz	x0, 424258 <ferror@plt+0x209b8>
  424254:	str	x19, [x0, #16]
  424258:	ldr	x19, [sp, #16]
  42425c:	ldp	x29, x30, [sp], #32
  424260:	ret
  424264:	mov	x0, #0x0                   	// #0
  424268:	ret
  42426c:	stp	x29, x30, [sp, #-48]!
  424270:	mov	x29, sp
  424274:	stp	x19, x20, [sp, #16]
  424278:	stp	x21, x22, [sp, #32]
  42427c:	cbz	x1, 4242c8 <ferror@plt+0x20a28>
  424280:	mov	x20, x1
  424284:	mov	x22, x2
  424288:	mov	x21, x3
  42428c:	mov	w1, #0x0                   	// #0
  424290:	mov	w0, #0xf                   	// #15
  424294:	bl	423760 <ferror@plt+0x1fec0>
  424298:	mov	x19, x0
  42429c:	cbz	x0, 4242b4 <ferror@plt+0x20a14>
  4242a0:	mov	x0, #0x18                  	// #24
  4242a4:	bl	403290 <xmalloc@plt>
  4242a8:	stp	x20, x22, [x0]
  4242ac:	str	x21, [x0, #16]
  4242b0:	str	x0, [x19, #16]
  4242b4:	mov	x0, x19
  4242b8:	ldp	x19, x20, [sp, #16]
  4242bc:	ldp	x21, x22, [sp, #32]
  4242c0:	ldp	x29, x30, [sp], #48
  4242c4:	ret
  4242c8:	mov	x19, #0x0                   	// #0
  4242cc:	b	4242b4 <ferror@plt+0x20a14>
  4242d0:	stp	x29, x30, [sp, #-64]!
  4242d4:	cmp	x1, #0x0
  4242d8:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4242dc:	mov	x29, sp
  4242e0:	stp	x19, x20, [sp, #16]
  4242e4:	stp	x21, x22, [sp, #32]
  4242e8:	stp	x23, x24, [sp, #48]
  4242ec:	b.eq	424348 <ferror@plt+0x20aa8>  // b.none
  4242f0:	mov	x21, x1
  4242f4:	mov	x20, x2
  4242f8:	mov	x24, x3
  4242fc:	mov	x23, x4
  424300:	mov	w22, w5
  424304:	mov	w1, #0x0                   	// #0
  424308:	mov	w0, #0x10                  	// #16
  42430c:	bl	423760 <ferror@plt+0x1fec0>
  424310:	mov	x19, x0
  424314:	cbz	x0, 424330 <ferror@plt+0x20a90>
  424318:	mov	x0, #0x28                  	// #40
  42431c:	bl	403290 <xmalloc@plt>
  424320:	stp	x21, x20, [x0]
  424324:	stp	x24, x23, [x0, #16]
  424328:	stp	w22, wzr, [x0, #32]
  42432c:	str	x0, [x19, #16]
  424330:	mov	x0, x19
  424334:	ldp	x19, x20, [sp, #16]
  424338:	ldp	x21, x22, [sp, #32]
  42433c:	ldp	x23, x24, [sp, #48]
  424340:	ldp	x29, x30, [sp], #64
  424344:	ret
  424348:	mov	x19, #0x0                   	// #0
  42434c:	b	424330 <ferror@plt+0x20a90>
  424350:	stp	x29, x30, [sp, #-48]!
  424354:	mov	x29, sp
  424358:	stp	x19, x20, [sp, #16]
  42435c:	str	x21, [sp, #32]
  424360:	cbz	x1, 4243a8 <ferror@plt+0x20b08>
  424364:	mov	x20, x1
  424368:	mov	w21, w2
  42436c:	mov	w1, #0x0                   	// #0
  424370:	mov	w0, #0x11                  	// #17
  424374:	bl	423760 <ferror@plt+0x1fec0>
  424378:	mov	x19, x0
  42437c:	cbz	x0, 424394 <ferror@plt+0x20af4>
  424380:	mov	x0, #0x10                  	// #16
  424384:	bl	403290 <xmalloc@plt>
  424388:	str	x20, [x0]
  42438c:	stp	w21, wzr, [x0, #8]
  424390:	str	x0, [x19, #16]
  424394:	mov	x0, x19
  424398:	ldp	x19, x20, [sp, #16]
  42439c:	ldr	x21, [sp, #32]
  4243a0:	ldp	x29, x30, [sp], #48
  4243a4:	ret
  4243a8:	mov	x19, #0x0                   	// #0
  4243ac:	b	424394 <ferror@plt+0x20af4>
  4243b0:	stp	x29, x30, [sp, #-48]!
  4243b4:	cmp	x1, #0x0
  4243b8:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4243bc:	mov	x29, sp
  4243c0:	stp	x19, x20, [sp, #16]
  4243c4:	str	x21, [sp, #32]
  4243c8:	b.eq	42440c <ferror@plt+0x20b6c>  // b.none
  4243cc:	mov	x21, x1
  4243d0:	mov	x20, x2
  4243d4:	mov	w1, #0x0                   	// #0
  4243d8:	mov	w0, #0x12                  	// #18
  4243dc:	bl	423760 <ferror@plt+0x1fec0>
  4243e0:	mov	x19, x0
  4243e4:	cbz	x0, 4243f8 <ferror@plt+0x20b58>
  4243e8:	mov	x0, #0x10                  	// #16
  4243ec:	bl	403290 <xmalloc@plt>
  4243f0:	stp	x21, x20, [x0]
  4243f4:	str	x0, [x19, #16]
  4243f8:	mov	x0, x19
  4243fc:	ldp	x19, x20, [sp, #16]
  424400:	ldr	x21, [sp, #32]
  424404:	ldp	x29, x30, [sp], #48
  424408:	ret
  42440c:	mov	x19, #0x0                   	// #0
  424410:	b	4243f8 <ferror@plt+0x20b58>
  424414:	stp	x29, x30, [sp, #-64]!
  424418:	mov	x29, sp
  42441c:	stp	x19, x20, [sp, #16]
  424420:	stp	x21, x22, [sp, #32]
  424424:	str	x23, [sp, #48]
  424428:	cbz	x1, 424480 <ferror@plt+0x20be0>
  42442c:	mov	x20, x1
  424430:	mov	x23, x2
  424434:	mov	x22, x3
  424438:	mov	w21, w4
  42443c:	mov	w1, #0x0                   	// #0
  424440:	mov	w0, #0x13                  	// #19
  424444:	bl	423760 <ferror@plt+0x1fec0>
  424448:	mov	x19, x0
  42444c:	cbz	x0, 424468 <ferror@plt+0x20bc8>
  424450:	mov	x0, #0x20                  	// #32
  424454:	bl	403290 <xmalloc@plt>
  424458:	stp	x20, x23, [x0]
  42445c:	str	x22, [x0, #16]
  424460:	stp	w21, wzr, [x0, #24]
  424464:	str	x0, [x19, #16]
  424468:	mov	x0, x19
  42446c:	ldp	x19, x20, [sp, #16]
  424470:	ldp	x21, x22, [sp, #32]
  424474:	ldr	x23, [sp, #48]
  424478:	ldp	x29, x30, [sp], #64
  42447c:	ret
  424480:	mov	x19, #0x0                   	// #0
  424484:	b	424468 <ferror@plt+0x20bc8>
  424488:	cbz	x1, 4244bc <ferror@plt+0x20c1c>
  42448c:	stp	x29, x30, [sp, #-32]!
  424490:	mov	w0, #0x14                  	// #20
  424494:	mov	x29, sp
  424498:	str	x19, [sp, #16]
  42449c:	mov	x19, x1
  4244a0:	mov	w1, #0x0                   	// #0
  4244a4:	bl	423760 <ferror@plt+0x1fec0>
  4244a8:	cbz	x0, 4244b0 <ferror@plt+0x20c10>
  4244ac:	str	x19, [x0, #16]
  4244b0:	ldr	x19, [sp, #16]
  4244b4:	ldp	x29, x30, [sp], #32
  4244b8:	ret
  4244bc:	mov	x0, #0x0                   	// #0
  4244c0:	ret
  4244c4:	cbz	x1, 4244f8 <ferror@plt+0x20c58>
  4244c8:	stp	x29, x30, [sp, #-32]!
  4244cc:	mov	w0, #0x15                  	// #21
  4244d0:	mov	x29, sp
  4244d4:	str	x19, [sp, #16]
  4244d8:	mov	x19, x1
  4244dc:	mov	w1, #0x0                   	// #0
  4244e0:	bl	423760 <ferror@plt+0x1fec0>
  4244e4:	cbz	x0, 4244ec <ferror@plt+0x20c4c>
  4244e8:	str	x19, [x0, #16]
  4244ec:	ldr	x19, [sp, #16]
  4244f0:	ldp	x29, x30, [sp], #32
  4244f4:	ret
  4244f8:	mov	x0, #0x0                   	// #0
  4244fc:	ret
  424500:	stp	x29, x30, [sp, #-48]!
  424504:	mov	x0, #0x18                  	// #24
  424508:	mov	x29, sp
  42450c:	stp	x19, x20, [sp, #16]
  424510:	mov	w20, w3
  424514:	mov	w19, w4
  424518:	stp	x21, x22, [sp, #32]
  42451c:	mov	x22, x1
  424520:	mov	x21, x2
  424524:	bl	403290 <xmalloc@plt>
  424528:	str	x22, [x0]
  42452c:	stp	w21, w20, [x0, #8]
  424530:	stp	w19, wzr, [x0, #16]
  424534:	ldp	x19, x20, [sp, #16]
  424538:	ldp	x21, x22, [sp, #32]
  42453c:	ldp	x29, x30, [sp], #48
  424540:	ret
  424544:	stp	x29, x30, [sp, #-64]!
  424548:	mov	x0, #0x20                  	// #32
  42454c:	mov	x29, sp
  424550:	stp	x19, x20, [sp, #16]
  424554:	mov	x20, x4
  424558:	mov	w19, w5
  42455c:	stp	x21, x22, [sp, #32]
  424560:	mov	x22, x2
  424564:	mov	x21, x3
  424568:	str	x23, [sp, #48]
  42456c:	mov	x23, x1
  424570:	bl	403290 <xmalloc@plt>
  424574:	stur	xzr, [x0, #20]
  424578:	stp	x23, x22, [x0]
  42457c:	str	w19, [x0, #16]
  424580:	stp	w21, w20, [x0, #24]
  424584:	ldp	x19, x20, [sp, #16]
  424588:	ldp	x21, x22, [sp, #32]
  42458c:	ldr	x23, [sp, #48]
  424590:	ldp	x29, x30, [sp], #64
  424594:	ret
  424598:	stp	x29, x30, [sp, #-48]!
  42459c:	mov	x0, #0x20                  	// #32
  4245a0:	mov	x29, sp
  4245a4:	stp	x19, x20, [sp, #16]
  4245a8:	mov	x20, x3
  4245ac:	mov	w19, w4
  4245b0:	stp	x21, x22, [sp, #32]
  4245b4:	mov	x22, x1
  4245b8:	mov	x21, x2
  4245bc:	bl	403290 <xmalloc@plt>
  4245c0:	stp	x22, x21, [x0]
  4245c4:	mov	w1, #0x1                   	// #1
  4245c8:	stp	w19, w1, [x0, #16]
  4245cc:	str	x20, [x0, #24]
  4245d0:	ldp	x19, x20, [sp, #16]
  4245d4:	ldp	x21, x22, [sp, #32]
  4245d8:	ldp	x29, x30, [sp], #48
  4245dc:	ret
  4245e0:	stp	x29, x30, [sp, #-32]!
  4245e4:	mov	x0, #0x10                  	// #16
  4245e8:	mov	x29, sp
  4245ec:	stp	x19, x20, [sp, #16]
  4245f0:	mov	x20, x1
  4245f4:	mov	x19, x2
  4245f8:	bl	403290 <xmalloc@plt>
  4245fc:	stp	x20, x19, [x0]
  424600:	ldp	x19, x20, [sp, #16]
  424604:	ldp	x29, x30, [sp], #32
  424608:	ret
  42460c:	stp	x29, x30, [sp, #-80]!
  424610:	mov	x0, #0x30                  	// #48
  424614:	mov	x29, sp
  424618:	stp	x19, x20, [sp, #16]
  42461c:	mov	x20, x6
  424620:	mov	x19, x7
  424624:	stp	x21, x22, [sp, #32]
  424628:	mov	w22, w4
  42462c:	mov	w21, w5
  424630:	stp	x23, x24, [sp, #48]
  424634:	mov	x24, x2
  424638:	mov	w23, w3
  42463c:	str	x25, [sp, #64]
  424640:	mov	x25, x1
  424644:	bl	403290 <xmalloc@plt>
  424648:	add	x1, x0, #0x1c
  42464c:	stp	xzr, xzr, [x1]
  424650:	stp	x25, x24, [x0]
  424654:	stp	w23, w22, [x0, #16]
  424658:	str	w21, [x0, #24]
  42465c:	stp	x20, x19, [x0, #32]
  424660:	ldp	x19, x20, [sp, #16]
  424664:	ldp	x21, x22, [sp, #32]
  424668:	ldp	x23, x24, [sp, #48]
  42466c:	ldr	x25, [sp, #64]
  424670:	ldp	x29, x30, [sp], #80
  424674:	ret
  424678:	stp	x29, x30, [sp, #-64]!
  42467c:	mov	x0, #0x30                  	// #48
  424680:	mov	x29, sp
  424684:	stp	x19, x20, [sp, #16]
  424688:	mov	w20, w4
  42468c:	mov	w19, w5
  424690:	stp	x21, x22, [sp, #32]
  424694:	mov	x22, x2
  424698:	mov	w21, w3
  42469c:	str	x23, [sp, #48]
  4246a0:	mov	x23, x1
  4246a4:	bl	403290 <xmalloc@plt>
  4246a8:	stp	xzr, xzr, [x0, #24]
  4246ac:	mov	x1, #0xffffffffffffffff    	// #-1
  4246b0:	stp	x23, x22, [x0]
  4246b4:	stp	w21, w20, [x0, #16]
  4246b8:	str	w19, [x0, #24]
  4246bc:	stp	x1, xzr, [x0, #32]
  4246c0:	ldp	x19, x20, [sp, #16]
  4246c4:	ldp	x21, x22, [sp, #32]
  4246c8:	ldr	x23, [sp, #48]
  4246cc:	ldp	x29, x30, [sp], #64
  4246d0:	ret
  4246d4:	stp	x29, x30, [sp, #-64]!
  4246d8:	cmp	x1, #0x0
  4246dc:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4246e0:	mov	x29, sp
  4246e4:	stp	x19, x20, [sp, #16]
  4246e8:	stp	x21, x22, [sp, #32]
  4246ec:	str	x23, [sp, #48]
  4246f0:	b.ne	424710 <ferror@plt+0x20e70>  // b.any
  4246f4:	mov	x19, #0x0                   	// #0
  4246f8:	mov	x0, x19
  4246fc:	ldp	x19, x20, [sp, #16]
  424700:	ldp	x21, x22, [sp, #32]
  424704:	ldr	x23, [sp, #48]
  424708:	ldp	x29, x30, [sp], #64
  42470c:	ret
  424710:	mov	x21, x0
  424714:	ldr	x0, [x0, #8]
  424718:	cbz	x0, 424724 <ferror@plt+0x20e84>
  42471c:	ldr	x0, [x21, #16]
  424720:	cbnz	x0, 424740 <ferror@plt+0x20ea0>
  424724:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  424728:	add	x1, x1, #0x520
  42472c:	mov	w2, #0x5                   	// #5
  424730:	mov	x0, #0x0                   	// #0
  424734:	bl	403700 <dcgettext@plt>
  424738:	bl	423624 <ferror@plt+0x1fd84>
  42473c:	b	4246f4 <ferror@plt+0x20e54>
  424740:	mov	x22, x1
  424744:	mov	x23, x2
  424748:	mov	w1, #0x0                   	// #0
  42474c:	mov	w0, #0x16                  	// #22
  424750:	bl	423760 <ferror@plt+0x1fec0>
  424754:	mov	x19, x0
  424758:	cbz	x0, 4246f4 <ferror@plt+0x20e54>
  42475c:	mov	x0, #0x10                  	// #16
  424760:	bl	403290 <xmalloc@plt>
  424764:	mov	x20, x0
  424768:	stp	xzr, xzr, [x0]
  42476c:	mov	x1, x22
  424770:	ldr	x0, [x21, #16]
  424774:	str	x23, [x20, #8]
  424778:	str	x20, [x19, #16]
  42477c:	mov	w3, #0x3                   	// #3
  424780:	add	x0, x0, #0x10
  424784:	mov	w2, #0x0                   	// #0
  424788:	bl	4236dc <ferror@plt+0x1fe3c>
  42478c:	cbz	x0, 4246f4 <ferror@plt+0x20e54>
  424790:	str	x19, [x0, #32]
  424794:	str	x0, [x20]
  424798:	b	4246f8 <ferror@plt+0x20e58>
  42479c:	stp	x29, x30, [sp, #-64]!
  4247a0:	cmp	x1, #0x0
  4247a4:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4247a8:	mov	x29, sp
  4247ac:	stp	x19, x20, [sp, #16]
  4247b0:	stp	x21, x22, [sp, #32]
  4247b4:	str	x23, [sp, #48]
  4247b8:	b.ne	4247d8 <ferror@plt+0x20f38>  // b.any
  4247bc:	mov	x19, #0x0                   	// #0
  4247c0:	mov	x0, x19
  4247c4:	ldp	x19, x20, [sp, #16]
  4247c8:	ldp	x21, x22, [sp, #32]
  4247cc:	ldr	x23, [sp, #48]
  4247d0:	ldp	x29, x30, [sp], #64
  4247d4:	ret
  4247d8:	mov	x23, x0
  4247dc:	ldr	x0, [x0, #16]
  4247e0:	cbnz	x0, 4247fc <ferror@plt+0x20f5c>
  4247e4:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  4247e8:	add	x1, x1, #0x541
  4247ec:	mov	w2, #0x5                   	// #5
  4247f0:	bl	403700 <dcgettext@plt>
  4247f4:	bl	423624 <ferror@plt+0x1fd84>
  4247f8:	b	4247bc <ferror@plt+0x20f1c>
  4247fc:	ldr	w0, [x2]
  424800:	mov	x19, x2
  424804:	cmp	w0, #0x17
  424808:	b.ne	424834 <ferror@plt+0x20f94>  // b.any
  42480c:	ldr	x0, [x2, #16]
  424810:	ldr	x0, [x0]
  424814:	ldr	x0, [x0, #8]
  424818:	bl	4034b0 <strcmp@plt>
  42481c:	cbz	w0, 4247c0 <ferror@plt+0x20f20>
  424820:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  424824:	mov	w2, #0x5                   	// #5
  424828:	add	x1, x1, #0x561
  42482c:	mov	x0, #0x0                   	// #0
  424830:	b	4247f0 <ferror@plt+0x20f50>
  424834:	mov	x22, x1
  424838:	mov	w0, #0x17                  	// #23
  42483c:	mov	w1, #0x0                   	// #0
  424840:	bl	423760 <ferror@plt+0x1fec0>
  424844:	mov	x20, x0
  424848:	cbz	x0, 4247bc <ferror@plt+0x20f1c>
  42484c:	mov	x0, #0x10                  	// #16
  424850:	bl	403290 <xmalloc@plt>
  424854:	mov	x21, x0
  424858:	stp	xzr, xzr, [x0]
  42485c:	mov	x1, x22
  424860:	ldr	x0, [x23, #16]
  424864:	str	x19, [x21, #8]
  424868:	str	x21, [x20, #16]
  42486c:	mov	w3, #0x3                   	// #3
  424870:	add	x0, x0, #0x10
  424874:	mov	w2, #0x1                   	// #1
  424878:	bl	4236dc <ferror@plt+0x1fe3c>
  42487c:	cbz	x0, 4247bc <ferror@plt+0x20f1c>
  424880:	str	x20, [x0, #32]
  424884:	mov	x19, x20
  424888:	str	x0, [x21]
  42488c:	b	4247c0 <ferror@plt+0x20f20>
  424890:	cbz	x1, 424904 <ferror@plt+0x21064>
  424894:	stp	x29, x30, [sp, #-32]!
  424898:	mov	x29, sp
  42489c:	stp	x19, x20, [sp, #16]
  4248a0:	mov	x19, x1
  4248a4:	sub	w1, w2, #0x7
  4248a8:	mov	x20, x0
  4248ac:	cmp	w1, #0x4
  4248b0:	mov	w0, w2
  4248b4:	b.ls	4248e0 <ferror@plt+0x21040>  // b.plast
  4248b8:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  4248bc:	add	x1, x1, #0x585
  4248c0:	mov	w2, #0x5                   	// #5
  4248c4:	mov	x0, #0x0                   	// #0
  4248c8:	bl	403700 <dcgettext@plt>
  4248cc:	bl	423624 <ferror@plt+0x1fd84>
  4248d0:	mov	x0, #0x0                   	// #0
  4248d4:	ldp	x19, x20, [sp, #16]
  4248d8:	ldp	x29, x30, [sp], #32
  4248dc:	ret
  4248e0:	mov	w1, #0x0                   	// #0
  4248e4:	bl	423760 <ferror@plt+0x1fec0>
  4248e8:	mov	x2, x0
  4248ec:	cbz	x0, 4248d0 <ferror@plt+0x21030>
  4248f0:	mov	x1, x19
  4248f4:	mov	x0, x20
  4248f8:	ldp	x19, x20, [sp, #16]
  4248fc:	ldp	x29, x30, [sp], #32
  424900:	b	42479c <ferror@plt+0x20efc>
  424904:	mov	x0, #0x0                   	// #0
  424908:	ret
  42490c:	stp	x29, x30, [sp, #-48]!
  424910:	mov	x29, sp
  424914:	ldr	w0, [x1, #4]
  424918:	stp	x19, x20, [sp, #16]
  42491c:	mov	x19, x1
  424920:	mov	w20, w2
  424924:	str	x21, [sp, #32]
  424928:	cbz	w0, 424964 <ferror@plt+0x210c4>
  42492c:	cmp	w0, w2
  424930:	b.eq	424964 <ferror@plt+0x210c4>  // b.none
  424934:	adrp	x0, 458000 <_sch_istable+0x1478>
  424938:	mov	w2, #0x5                   	// #5
  42493c:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  424940:	add	x1, x1, #0x5b1
  424944:	ldr	x21, [x0, #3776]
  424948:	mov	x0, #0x0                   	// #0
  42494c:	bl	403700 <dcgettext@plt>
  424950:	mov	x1, x0
  424954:	ldr	w2, [x19, #4]
  424958:	mov	w3, w20
  42495c:	mov	x0, x21
  424960:	bl	403880 <fprintf@plt>
  424964:	ldr	x21, [sp, #32]
  424968:	str	w20, [x19, #4]
  42496c:	mov	w0, #0x1                   	// #1
  424970:	ldp	x19, x20, [sp, #16]
  424974:	ldp	x29, x30, [sp], #48
  424978:	ret
  42497c:	stp	x29, x30, [sp, #-48]!
  424980:	mov	x29, sp
  424984:	stp	x19, x20, [sp, #16]
  424988:	ldr	x19, [x0, #8]
  42498c:	stp	x21, x22, [sp, #32]
  424990:	cbnz	x19, 4249c0 <ferror@plt+0x21120>
  424994:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  424998:	add	x1, x1, #0x5dc
  42499c:	mov	w2, #0x5                   	// #5
  4249a0:	mov	x0, #0x0                   	// #0
  4249a4:	bl	403700 <dcgettext@plt>
  4249a8:	bl	423624 <ferror@plt+0x1fd84>
  4249ac:	mov	x0, x19
  4249b0:	ldp	x19, x20, [sp, #16]
  4249b4:	ldp	x21, x22, [sp, #32]
  4249b8:	ldp	x29, x30, [sp], #48
  4249bc:	ret
  4249c0:	ldr	x22, [x0, #32]
  4249c4:	mov	x20, x1
  4249c8:	cbnz	x22, 4249ec <ferror@plt+0x2114c>
  4249cc:	ldr	x19, [x19, #8]
  4249d0:	cbz	x19, 4249ac <ferror@plt+0x2110c>
  4249d4:	ldr	x0, [x19, #16]
  4249d8:	cbz	x0, 4249e4 <ferror@plt+0x21144>
  4249dc:	ldr	x21, [x0]
  4249e0:	cbnz	x21, 424a3c <ferror@plt+0x2119c>
  4249e4:	ldr	x19, [x19]
  4249e8:	b	4249d0 <ferror@plt+0x21130>
  4249ec:	ldr	x0, [x22, #40]
  4249f0:	cbz	x0, 4249fc <ferror@plt+0x2115c>
  4249f4:	ldr	x21, [x0]
  4249f8:	cbnz	x21, 424a04 <ferror@plt+0x21164>
  4249fc:	ldr	x22, [x22, #8]
  424a00:	b	4249c8 <ferror@plt+0x21128>
  424a04:	ldr	w0, [x21, #20]
  424a08:	cbnz	w0, 424a34 <ferror@plt+0x21194>
  424a0c:	ldr	x0, [x21, #8]
  424a10:	ldrb	w1, [x20]
  424a14:	ldrb	w2, [x0]
  424a18:	cmp	w2, w1
  424a1c:	b.ne	424a34 <ferror@plt+0x21194>  // b.any
  424a20:	mov	x1, x20
  424a24:	bl	4034b0 <strcmp@plt>
  424a28:	cbnz	w0, 424a34 <ferror@plt+0x21194>
  424a2c:	ldr	x19, [x21, #32]
  424a30:	b	4249ac <ferror@plt+0x2110c>
  424a34:	ldr	x21, [x21]
  424a38:	b	4249f8 <ferror@plt+0x21158>
  424a3c:	ldr	w0, [x21, #20]
  424a40:	cbnz	w0, 424a64 <ferror@plt+0x211c4>
  424a44:	ldr	x0, [x21, #8]
  424a48:	ldrb	w1, [x20]
  424a4c:	ldrb	w2, [x0]
  424a50:	cmp	w2, w1
  424a54:	b.ne	424a64 <ferror@plt+0x211c4>  // b.any
  424a58:	mov	x1, x20
  424a5c:	bl	4034b0 <strcmp@plt>
  424a60:	cbz	w0, 424a2c <ferror@plt+0x2118c>
  424a64:	ldr	x21, [x21]
  424a68:	b	4249e0 <ferror@plt+0x21140>
  424a6c:	stp	x29, x30, [sp, #-64]!
  424a70:	mov	x29, sp
  424a74:	stp	x21, x22, [sp, #32]
  424a78:	mov	x21, x1
  424a7c:	mov	w22, w2
  424a80:	stp	x19, x20, [sp, #16]
  424a84:	ldr	x20, [x0]
  424a88:	str	x23, [sp, #48]
  424a8c:	cbz	x20, 424afc <ferror@plt+0x2125c>
  424a90:	ldr	x23, [x20, #8]
  424a94:	cbnz	x23, 424aa0 <ferror@plt+0x21200>
  424a98:	ldr	x20, [x20]
  424a9c:	b	424a8c <ferror@plt+0x211ec>
  424aa0:	ldr	x0, [x23, #16]
  424aa4:	cbz	x0, 424ab0 <ferror@plt+0x21210>
  424aa8:	ldr	x19, [x0]
  424aac:	cbnz	x19, 424ab8 <ferror@plt+0x21218>
  424ab0:	ldr	x23, [x23]
  424ab4:	b	424a94 <ferror@plt+0x211f4>
  424ab8:	ldr	w0, [x19, #20]
  424abc:	cmp	w0, #0x1
  424ac0:	b.ne	424b14 <ferror@plt+0x21274>  // b.any
  424ac4:	cbz	w22, 424ad8 <ferror@plt+0x21238>
  424ac8:	ldr	x0, [x19, #32]
  424acc:	ldr	w0, [x0]
  424ad0:	cmp	w0, w22
  424ad4:	b.ne	424b14 <ferror@plt+0x21274>  // b.any
  424ad8:	ldr	x0, [x19, #8]
  424adc:	ldrb	w1, [x21]
  424ae0:	ldrb	w2, [x0]
  424ae4:	cmp	w2, w1
  424ae8:	b.ne	424b14 <ferror@plt+0x21274>  // b.any
  424aec:	mov	x1, x21
  424af0:	bl	4034b0 <strcmp@plt>
  424af4:	cbnz	w0, 424b14 <ferror@plt+0x21274>
  424af8:	ldr	x20, [x19, #32]
  424afc:	mov	x0, x20
  424b00:	ldp	x19, x20, [sp, #16]
  424b04:	ldp	x21, x22, [sp, #32]
  424b08:	ldr	x23, [sp, #48]
  424b0c:	ldp	x29, x30, [sp], #64
  424b10:	ret
  424b14:	ldr	x19, [x19]
  424b18:	b	424aac <ferror@plt+0x2120c>
  424b1c:	ldr	w0, [x1]
  424b20:	cmp	w0, #0x1
  424b24:	b.ne	424b40 <ferror@plt+0x212a0>  // b.any
  424b28:	ldr	x0, [x1, #16]
  424b2c:	ldr	x1, [x0]
  424b30:	ldr	x1, [x1]
  424b34:	cbnz	x1, 424b1c <ferror@plt+0x2127c>
  424b38:	ldr	x0, [x0, #8]
  424b3c:	ret
  424b40:	sub	w0, w0, #0x16
  424b44:	cmp	w0, #0x1
  424b48:	b.hi	424b58 <ferror@plt+0x212b8>  // b.pmore
  424b4c:	ldr	x0, [x1, #16]
  424b50:	ldr	x0, [x0]
  424b54:	b	424b38 <ferror@plt+0x21298>
  424b58:	mov	x0, #0x0                   	// #0
  424b5c:	b	424b3c <ferror@plt+0x2129c>
  424b60:	stp	x29, x30, [sp, #-64]!
  424b64:	mov	x29, sp
  424b68:	stp	x19, x20, [sp, #16]
  424b6c:	mov	x20, x0
  424b70:	ldr	w0, [x1]
  424b74:	str	x21, [sp, #32]
  424b78:	mov	x19, x1
  424b7c:	cmp	w0, #0x1
  424b80:	b.eq	424b90 <ferror@plt+0x212f0>  // b.none
  424b84:	sub	w1, w0, #0x16
  424b88:	cmp	w1, #0x1
  424b8c:	b.hi	424c24 <ferror@plt+0x21384>  // b.pmore
  424b90:	mov	x1, x2
  424b94:	cbnz	x1, 424bcc <ferror@plt+0x2132c>
  424b98:	stp	x2, x19, [sp, #48]
  424b9c:	sub	w0, w0, #0x16
  424ba0:	cmp	w0, #0x1
  424ba4:	ldr	x1, [x19, #16]
  424ba8:	b.ls	424c40 <ferror@plt+0x213a0>  // b.plast
  424bac:	ldr	x0, [x1]
  424bb0:	ldr	x1, [x0]
  424bb4:	cbz	x1, 424c24 <ferror@plt+0x21384>
  424bb8:	add	x2, sp, #0x30
  424bbc:	mov	x0, x20
  424bc0:	bl	424b60 <ferror@plt+0x212c0>
  424bc4:	mov	x19, x0
  424bc8:	b	424c24 <ferror@plt+0x21384>
  424bcc:	ldr	x3, [x1, #8]
  424bd0:	cmp	x3, x19
  424bd4:	b.eq	424be4 <ferror@plt+0x21344>  // b.none
  424bd8:	ldr	x3, [x1]
  424bdc:	cmp	x3, x1
  424be0:	b.ne	424c38 <ferror@plt+0x21398>  // b.any
  424be4:	adrp	x0, 458000 <_sch_istable+0x1478>
  424be8:	mov	w2, #0x5                   	// #5
  424bec:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  424bf0:	add	x1, x1, #0x60f
  424bf4:	ldr	x21, [x0, #3776]
  424bf8:	mov	x0, #0x0                   	// #0
  424bfc:	bl	403700 <dcgettext@plt>
  424c00:	mov	x3, x0
  424c04:	mov	x1, x19
  424c08:	mov	x19, #0x0                   	// #0
  424c0c:	mov	x0, x20
  424c10:	bl	424b1c <ferror@plt+0x2127c>
  424c14:	mov	x2, x0
  424c18:	mov	x1, x3
  424c1c:	mov	x0, x21
  424c20:	bl	403880 <fprintf@plt>
  424c24:	mov	x0, x19
  424c28:	ldp	x19, x20, [sp, #16]
  424c2c:	ldr	x21, [sp, #32]
  424c30:	ldp	x29, x30, [sp], #64
  424c34:	ret
  424c38:	mov	x1, x3
  424c3c:	b	424b94 <ferror@plt+0x212f4>
  424c40:	add	x2, sp, #0x30
  424c44:	ldr	x1, [x1, #8]
  424c48:	b	424bbc <ferror@plt+0x2131c>
  424c4c:	cbnz	x1, 424c64 <ferror@plt+0x213c4>
  424c50:	mov	w0, #0x0                   	// #0
  424c54:	ret
  424c58:	mov	w0, #0x0                   	// #0
  424c5c:	ldp	x29, x30, [sp], #16
  424c60:	ret
  424c64:	stp	x29, x30, [sp, #-16]!
  424c68:	mov	x2, #0x0                   	// #0
  424c6c:	mov	x29, sp
  424c70:	bl	424b60 <ferror@plt+0x212c0>
  424c74:	cbz	x0, 424c58 <ferror@plt+0x213b8>
  424c78:	ldr	w0, [x0]
  424c7c:	b	424c5c <ferror@plt+0x213bc>
  424c80:	stp	x29, x30, [sp, #-128]!
  424c84:	mov	x29, sp
  424c88:	stp	x19, x20, [sp, #16]
  424c8c:	mov	x19, x2
  424c90:	stp	x21, x22, [sp, #32]
  424c94:	stp	x23, x24, [sp, #48]
  424c98:	stp	x25, x26, [sp, #64]
  424c9c:	stp	x27, x28, [sp, #80]
  424ca0:	cbnz	x1, 424cb0 <ferror@plt+0x21410>
  424ca4:	cmp	x2, #0x0
  424ca8:	cset	w0, eq  // eq = none
  424cac:	b	424d18 <ferror@plt+0x21478>
  424cb0:	mov	x21, x0
  424cb4:	mov	x20, x1
  424cb8:	cbnz	x2, 424cd4 <ferror@plt+0x21434>
  424cbc:	mov	w0, #0x0                   	// #0
  424cc0:	b	424d18 <ferror@plt+0x21478>
  424cc4:	ldr	x0, [x20, #16]
  424cc8:	ldr	x0, [x0]
  424ccc:	ldr	x20, [x0]
  424cd0:	cbz	x20, 424cbc <ferror@plt+0x2141c>
  424cd4:	ldr	w0, [x20]
  424cd8:	cmp	w0, #0x1
  424cdc:	b.eq	424cc4 <ferror@plt+0x21424>  // b.none
  424ce0:	ldr	w1, [x19]
  424ce4:	cmp	w1, #0x1
  424ce8:	b.eq	424d34 <ferror@plt+0x21494>  // b.none
  424cec:	cmp	x20, x19
  424cf0:	b.eq	424dd8 <ferror@plt+0x21538>  // b.none
  424cf4:	cmp	w0, #0x16
  424cf8:	b.ne	424d48 <ferror@plt+0x214a8>  // b.any
  424cfc:	cmp	w1, #0x17
  424d00:	b.ne	424d68 <ferror@plt+0x214c8>  // b.any
  424d04:	ldr	x0, [x20, #16]
  424d08:	mov	x2, x19
  424d0c:	ldr	x1, [x0, #8]
  424d10:	mov	x0, x21
  424d14:	bl	424c80 <ferror@plt+0x213e0>
  424d18:	ldp	x19, x20, [sp, #16]
  424d1c:	ldp	x21, x22, [sp, #32]
  424d20:	ldp	x23, x24, [sp, #48]
  424d24:	ldp	x25, x26, [sp, #64]
  424d28:	ldp	x27, x28, [sp, #80]
  424d2c:	ldp	x29, x30, [sp], #128
  424d30:	ret
  424d34:	ldr	x1, [x19, #16]
  424d38:	ldr	x1, [x1]
  424d3c:	ldr	x19, [x1]
  424d40:	cbnz	x19, 424ce0 <ferror@plt+0x21440>
  424d44:	b	424cbc <ferror@plt+0x2141c>
  424d48:	cmp	w0, #0x17
  424d4c:	b.ne	424d68 <ferror@plt+0x214c8>  // b.any
  424d50:	cmp	w1, #0x16
  424d54:	b.ne	424d68 <ferror@plt+0x214c8>  // b.any
  424d58:	ldr	x0, [x19, #16]
  424d5c:	mov	x1, x20
  424d60:	ldr	x2, [x0, #8]
  424d64:	b	424d10 <ferror@plt+0x21470>
  424d68:	ldr	x1, [x19]
  424d6c:	ldr	x2, [x20]
  424d70:	cmp	x2, x1
  424d74:	b.ne	424cbc <ferror@plt+0x2141c>  // b.any
  424d78:	cmp	w0, #0x3
  424d7c:	b.eq	424de0 <ferror@plt+0x21540>  // b.none
  424d80:	b.hi	424dcc <ferror@plt+0x2152c>  // b.pmore
  424d84:	cmp	w0, #0x2
  424d88:	b.eq	424dd8 <ferror@plt+0x21538>  // b.none
  424d8c:	ldr	x2, [x21, #88]
  424d90:	mov	x1, x2
  424d94:	cbnz	x1, 424df0 <ferror@plt+0x21550>
  424d98:	add	x1, sp, #0x68
  424d9c:	str	x1, [x21, #88]
  424da0:	stp	x2, x20, [sp, #104]
  424da4:	sub	w0, w0, #0x7
  424da8:	cmp	w0, #0x10
  424dac:	str	x19, [sp, #120]
  424db0:	b.hi	424e10 <ferror@plt+0x21570>  // b.pmore
  424db4:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  424db8:	add	x1, x1, #0x740
  424dbc:	ldrh	w0, [x1, w0, uxtw #1]
  424dc0:	adr	x1, 424dcc <ferror@plt+0x2152c>
  424dc4:	add	x0, x1, w0, sxth #2
  424dc8:	br	x0
  424dcc:	sub	w1, w0, #0x4
  424dd0:	cmp	w1, #0x2
  424dd4:	b.hi	424d8c <ferror@plt+0x214ec>  // b.pmore
  424dd8:	mov	w0, #0x1                   	// #1
  424ddc:	b	424d18 <ferror@plt+0x21478>
  424de0:	ldr	w0, [x19, #16]
  424de4:	ldr	w1, [x20, #16]
  424de8:	cmp	w1, w0
  424dec:	b	424ca8 <ferror@plt+0x21408>
  424df0:	ldr	x3, [x1, #8]
  424df4:	cmp	x20, x3
  424df8:	b.ne	424e08 <ferror@plt+0x21568>  // b.any
  424dfc:	ldr	x3, [x1, #16]
  424e00:	cmp	x19, x3
  424e04:	b.eq	424dd8 <ferror@plt+0x21538>  // b.none
  424e08:	ldr	x1, [x1]
  424e0c:	b	424d94 <ferror@plt+0x214f4>
  424e10:	bl	403400 <abort@plt>
  424e14:	ldr	x20, [x20, #16]
  424e18:	ldr	x19, [x19, #16]
  424e1c:	cbnz	x20, 424e28 <ferror@plt+0x21588>
  424e20:	cmp	x19, #0x0
  424e24:	b	425080 <ferror@plt+0x217e0>
  424e28:	cbz	x19, 424ff0 <ferror@plt+0x21750>
  424e2c:	ldr	w0, [x20, #12]
  424e30:	ldr	w1, [x21, #56]
  424e34:	cmp	w0, w1
  424e38:	b.ls	424e48 <ferror@plt+0x215a8>  // b.plast
  424e3c:	ldr	w1, [x19, #12]
  424e40:	cmp	w0, w1
  424e44:	b.eq	425130 <ferror@plt+0x21890>  // b.none
  424e48:	ldr	x25, [x20]
  424e4c:	ldr	x26, [x19]
  424e50:	cmp	x25, #0x0
  424e54:	cset	w1, eq  // eq = none
  424e58:	cmp	x26, #0x0
  424e5c:	cset	w0, eq  // eq = none
  424e60:	cmp	w1, w0
  424e64:	b.ne	424ff0 <ferror@plt+0x21750>  // b.any
  424e68:	ldr	x0, [x20, #16]
  424e6c:	cmp	x0, #0x0
  424e70:	ldr	x0, [x19, #16]
  424e74:	cset	w1, eq  // eq = none
  424e78:	cmp	x0, #0x0
  424e7c:	cset	w0, eq  // eq = none
  424e80:	cmp	w1, w0
  424e84:	b.ne	424ff0 <ferror@plt+0x21750>  // b.any
  424e88:	ldr	x0, [x20, #24]
  424e8c:	cmp	x0, #0x0
  424e90:	ldr	x0, [x19, #24]
  424e94:	cset	w1, eq  // eq = none
  424e98:	cmp	x0, #0x0
  424e9c:	cset	w0, eq  // eq = none
  424ea0:	cmp	w1, w0
  424ea4:	b.ne	424ff0 <ferror@plt+0x21750>  // b.any
  424ea8:	ldr	x0, [x20, #32]
  424eac:	cmp	x0, #0x0
  424eb0:	ldr	x0, [x19, #32]
  424eb4:	cset	w1, eq  // eq = none
  424eb8:	cmp	x0, #0x0
  424ebc:	cset	w0, eq  // eq = none
  424ec0:	cmp	w1, w0
  424ec4:	b.ne	424ff0 <ferror@plt+0x21750>  // b.any
  424ec8:	cbnz	x25, 425000 <ferror@plt+0x21760>
  424ecc:	ldr	x1, [x20, #32]
  424ed0:	cbnz	x1, 425008 <ferror@plt+0x21768>
  424ed4:	ldr	x23, [x20, #16]
  424ed8:	cbnz	x23, 42501c <ferror@plt+0x2177c>
  424edc:	ldr	x23, [x20, #24]
  424ee0:	cbz	x23, 425130 <ferror@plt+0x21890>
  424ee4:	ldr	x24, [x19, #24]
  424ee8:	mov	x20, #0x0                   	// #0
  424eec:	ldr	x22, [x23, x20]
  424ef0:	ldr	x19, [x24, x20]
  424ef4:	cbz	x22, 424e20 <ferror@plt+0x21580>
  424ef8:	cbz	x19, 424ff0 <ferror@plt+0x21750>
  424efc:	ldr	x1, [x19]
  424f00:	ldr	x0, [x22]
  424f04:	ldrb	w2, [x1]
  424f08:	ldrb	w3, [x0]
  424f0c:	cmp	w3, w2
  424f10:	b.ne	424ff0 <ferror@plt+0x21750>  // b.any
  424f14:	bl	4034b0 <strcmp@plt>
  424f18:	cbnz	w0, 424ff0 <ferror@plt+0x21750>
  424f1c:	ldr	x0, [x22, #8]
  424f20:	ldr	x1, [x19, #8]
  424f24:	cmp	x0, #0x0
  424f28:	cset	w2, eq  // eq = none
  424f2c:	cmp	x1, #0x0
  424f30:	cset	w1, eq  // eq = none
  424f34:	cmp	w2, w1
  424f38:	b.ne	424ff0 <ferror@plt+0x21750>  // b.any
  424f3c:	add	x20, x20, #0x8
  424f40:	cbnz	x0, 424eec <ferror@plt+0x2164c>
  424f44:	ldr	x0, [x0]
  424f48:	brk	#0x3e8
  424f4c:	cmp	x1, x0
  424f50:	b.ne	424ff0 <ferror@plt+0x21750>  // b.any
  424f54:	mov	x1, x28
  424f58:	mov	x0, x27
  424f5c:	bl	4034b0 <strcmp@plt>
  424f60:	cbnz	w0, 424ff0 <ferror@plt+0x21750>
  424f64:	ldr	x1, [x23, #8]
  424f68:	mov	x2, #0x0                   	// #0
  424f6c:	mov	x0, x21
  424f70:	add	x24, x24, #0x8
  424f74:	bl	424b60 <ferror@plt+0x212c0>
  424f78:	mov	x23, x0
  424f7c:	ldr	x1, [x22, #8]
  424f80:	mov	x2, #0x0                   	// #0
  424f84:	mov	x0, x21
  424f88:	bl	424b60 <ferror@plt+0x212c0>
  424f8c:	mov	x2, x0
  424f90:	mov	x1, x23
  424f94:	mov	x0, x21
  424f98:	bl	424c80 <ferror@plt+0x213e0>
  424f9c:	cbz	w0, 424ff0 <ferror@plt+0x21750>
  424fa0:	ldr	x23, [x25, x24]
  424fa4:	ldr	x22, [x26, x24]
  424fa8:	cbz	x23, 425318 <ferror@plt+0x21a78>
  424fac:	cbz	x22, 424ff0 <ferror@plt+0x21750>
  424fb0:	ldr	x28, [x22]
  424fb4:	ldr	x27, [x23]
  424fb8:	ldrb	w0, [x28]
  424fbc:	ldrb	w1, [x27]
  424fc0:	cmp	w1, w0
  424fc4:	b.ne	424ff0 <ferror@plt+0x21750>  // b.any
  424fc8:	ldr	x0, [x22, #16]
  424fcc:	ldr	x1, [x23, #16]
  424fd0:	cmp	x1, x0
  424fd4:	b.ne	424ff0 <ferror@plt+0x21750>  // b.any
  424fd8:	ldr	w2, [x23, #20]
  424fdc:	ldr	x1, [x22, #24]
  424fe0:	ldr	x0, [x23, #24]
  424fe4:	cbz	w2, 424f4c <ferror@plt+0x216ac>
  424fe8:	bl	4034b0 <strcmp@plt>
  424fec:	cbz	w0, 424f54 <ferror@plt+0x216b4>
  424ff0:	mov	w0, #0x0                   	// #0
  424ff4:	ldr	x1, [sp, #104]
  424ff8:	str	x1, [x21, #88]
  424ffc:	b	424d18 <ferror@plt+0x21478>
  425000:	mov	x24, #0x0                   	// #0
  425004:	b	424fa0 <ferror@plt+0x21700>
  425008:	ldr	x2, [x19, #32]
  42500c:	mov	x0, x21
  425010:	bl	424c80 <ferror@plt+0x213e0>
  425014:	cbnz	w0, 424ed4 <ferror@plt+0x21634>
  425018:	b	424ff0 <ferror@plt+0x21750>
  42501c:	ldr	x24, [x19, #16]
  425020:	mov	x22, #0x0                   	// #0
  425024:	ldr	x1, [x23, x22]
  425028:	ldr	x0, [x24, x22]
  42502c:	cbz	x1, 425310 <ferror@plt+0x21a70>
  425030:	cbz	x0, 424ff0 <ferror@plt+0x21750>
  425034:	ldr	x2, [x0, #8]
  425038:	ldr	x3, [x1, #8]
  42503c:	cmp	x3, x2
  425040:	b.ne	424ff0 <ferror@plt+0x21750>  // b.any
  425044:	ldr	w2, [x0, #16]
  425048:	ldr	w3, [x1, #16]
  42504c:	cmp	w3, w2
  425050:	b.ne	424ff0 <ferror@plt+0x21750>  // b.any
  425054:	ldr	x2, [x0]
  425058:	add	x22, x22, #0x8
  42505c:	ldr	x1, [x1]
  425060:	mov	x0, x21
  425064:	bl	424c80 <ferror@plt+0x213e0>
  425068:	cbnz	w0, 425024 <ferror@plt+0x21784>
  42506c:	b	424ff0 <ferror@plt+0x21750>
  425070:	ldr	x1, [x20, #16]
  425074:	ldr	x0, [x19, #16]
  425078:	cbnz	x1, 425088 <ferror@plt+0x217e8>
  42507c:	cmp	x0, #0x0
  425080:	cset	w0, eq  // eq = none
  425084:	b	424ff4 <ferror@plt+0x21754>
  425088:	cbz	x0, 424ff0 <ferror@plt+0x21750>
  42508c:	ldp	x22, x24, [x0]
  425090:	mov	x19, #0x0                   	// #0
  425094:	ldp	x20, x23, [x1]
  425098:	ldr	x0, [x20, x19]
  42509c:	ldr	x1, [x22, x19]
  4250a0:	cbz	x0, 425320 <ferror@plt+0x21a80>
  4250a4:	cbz	x1, 424ff0 <ferror@plt+0x21750>
  4250a8:	ldrb	w3, [x0]
  4250ac:	ldrb	w2, [x1]
  4250b0:	cmp	w3, w2
  4250b4:	b.ne	424ff0 <ferror@plt+0x21750>  // b.any
  4250b8:	ldr	x3, [x23, x19]
  4250bc:	ldr	x2, [x24, x19]
  4250c0:	cmp	x3, x2
  4250c4:	b.ne	424ff0 <ferror@plt+0x21750>  // b.any
  4250c8:	add	x19, x19, #0x8
  4250cc:	bl	4034b0 <strcmp@plt>
  4250d0:	cbz	w0, 425098 <ferror@plt+0x217f8>
  4250d4:	b	424ff0 <ferror@plt+0x21750>
  4250d8:	ldr	x1, [x19, #16]
  4250dc:	ldr	x0, [x20, #16]
  4250e0:	ldr	w2, [x1, #16]
  4250e4:	ldr	w3, [x0, #16]
  4250e8:	cmp	w3, w2
  4250ec:	b.ne	424ff0 <ferror@plt+0x21750>  // b.any
  4250f0:	ldr	x2, [x1]
  4250f4:	ldr	x1, [x0]
  4250f8:	mov	x0, x21
  4250fc:	bl	424c80 <ferror@plt+0x213e0>
  425100:	cbz	w0, 424ff0 <ferror@plt+0x21750>
  425104:	ldr	x0, [x20, #16]
  425108:	ldr	x20, [x0, #8]
  42510c:	ldr	x0, [x19, #16]
  425110:	cmp	x20, #0x0
  425114:	cset	w1, eq  // eq = none
  425118:	ldr	x19, [x0, #8]
  42511c:	cmp	x19, #0x0
  425120:	cset	w0, eq  // eq = none
  425124:	cmp	w1, w0
  425128:	b.ne	424ff0 <ferror@plt+0x21750>  // b.any
  42512c:	cbnz	x20, 425150 <ferror@plt+0x218b0>
  425130:	mov	w0, #0x1                   	// #1
  425134:	b	424ff4 <ferror@plt+0x21754>
  425138:	cbz	x2, 424ff0 <ferror@plt+0x21750>
  42513c:	mov	x0, x21
  425140:	bl	424c80 <ferror@plt+0x213e0>
  425144:	cbz	w0, 425168 <ferror@plt+0x218c8>
  425148:	add	x20, x20, #0x8
  42514c:	add	x19, x19, #0x8
  425150:	ldr	x1, [x20]
  425154:	ldr	x2, [x19]
  425158:	cbnz	x1, 425138 <ferror@plt+0x21898>
  42515c:	ldr	x0, [x19]
  425160:	cbnz	x0, 424ff0 <ferror@plt+0x21750>
  425164:	b	425130 <ferror@plt+0x21890>
  425168:	ldr	x0, [x20]
  42516c:	cbnz	x0, 424ff0 <ferror@plt+0x21750>
  425170:	b	42515c <ferror@plt+0x218bc>
  425174:	ldr	x1, [x19, #16]
  425178:	ldr	x0, [x20, #16]
  42517c:	ldr	x2, [x1, #8]
  425180:	ldr	x3, [x0, #8]
  425184:	cmp	x3, x2
  425188:	b.ne	424ff0 <ferror@plt+0x21750>  // b.any
  42518c:	ldr	x3, [x0, #16]
  425190:	ldr	x2, [x1, #16]
  425194:	cmp	x3, x2
  425198:	b.ne	424ff0 <ferror@plt+0x21750>  // b.any
  42519c:	ldr	x2, [x1]
  4251a0:	ldr	x1, [x0]
  4251a4:	mov	x0, x21
  4251a8:	bl	424c80 <ferror@plt+0x213e0>
  4251ac:	cmp	w0, #0x0
  4251b0:	cset	w0, ne  // ne = any
  4251b4:	b	424ff4 <ferror@plt+0x21754>
  4251b8:	ldr	x1, [x19, #16]
  4251bc:	ldr	x0, [x20, #16]
  4251c0:	ldr	x2, [x1, #16]
  4251c4:	ldr	x3, [x0, #16]
  4251c8:	cmp	x3, x2
  4251cc:	b.ne	424ff0 <ferror@plt+0x21750>  // b.any
  4251d0:	ldr	x3, [x0, #24]
  4251d4:	ldr	x2, [x1, #24]
  4251d8:	cmp	x3, x2
  4251dc:	b.ne	424ff0 <ferror@plt+0x21750>  // b.any
  4251e0:	ldr	w3, [x0, #32]
  4251e4:	ldr	w2, [x1, #32]
  4251e8:	cmp	w3, w2
  4251ec:	b	425198 <ferror@plt+0x218f8>
  4251f0:	ldr	x1, [x19, #16]
  4251f4:	ldr	x0, [x20, #16]
  4251f8:	ldr	w2, [x1, #8]
  4251fc:	ldr	w3, [x0, #8]
  425200:	b	4251e8 <ferror@plt+0x21948>
  425204:	ldr	x1, [x19, #16]
  425208:	ldr	x0, [x20, #16]
  42520c:	ldr	x2, [x1]
  425210:	ldr	x1, [x0]
  425214:	mov	x0, x21
  425218:	bl	424c80 <ferror@plt+0x213e0>
  42521c:	cbz	w0, 424ff0 <ferror@plt+0x21750>
  425220:	ldr	x1, [x19, #16]
  425224:	ldr	x0, [x20, #16]
  425228:	ldr	x2, [x1, #8]
  42522c:	ldr	x1, [x0, #8]
  425230:	b	4251a4 <ferror@plt+0x21904>
  425234:	ldr	x1, [x19, #16]
  425238:	ldr	x0, [x20, #16]
  42523c:	ldr	w2, [x1, #24]
  425240:	ldr	w3, [x0, #24]
  425244:	cmp	w3, w2
  425248:	b.ne	424ff0 <ferror@plt+0x21750>  // b.any
  42524c:	ldr	x2, [x1]
  425250:	ldr	x1, [x0]
  425254:	mov	x0, x21
  425258:	bl	424c80 <ferror@plt+0x213e0>
  42525c:	cbz	w0, 424ff0 <ferror@plt+0x21750>
  425260:	ldr	x1, [x19, #16]
  425264:	ldr	x0, [x20, #16]
  425268:	ldr	x2, [x1, #8]
  42526c:	ldr	x1, [x0, #8]
  425270:	mov	x0, x21
  425274:	bl	424c80 <ferror@plt+0x213e0>
  425278:	cbz	w0, 424ff0 <ferror@plt+0x21750>
  42527c:	ldr	x0, [x20, #16]
  425280:	ldr	x20, [x0, #16]
  425284:	ldr	x0, [x19, #16]
  425288:	cmp	x20, #0x0
  42528c:	cset	w1, eq  // eq = none
  425290:	ldr	x19, [x0, #16]
  425294:	cmp	x19, #0x0
  425298:	cset	w0, eq  // eq = none
  42529c:	cmp	w1, w0
  4252a0:	b.ne	424ff0 <ferror@plt+0x21750>  // b.any
  4252a4:	cbz	x20, 425130 <ferror@plt+0x21890>
  4252a8:	ldr	x1, [x20]
  4252ac:	ldr	x2, [x19]
  4252b0:	cbz	x1, 42515c <ferror@plt+0x218bc>
  4252b4:	cbz	x2, 424ff0 <ferror@plt+0x21750>
  4252b8:	mov	x0, x21
  4252bc:	bl	424c80 <ferror@plt+0x213e0>
  4252c0:	cbz	w0, 425168 <ferror@plt+0x218c8>
  4252c4:	add	x20, x20, #0x8
  4252c8:	add	x19, x19, #0x8
  4252cc:	b	4252a8 <ferror@plt+0x21a08>
  4252d0:	ldr	x2, [x19, #16]
  4252d4:	mov	x0, x21
  4252d8:	ldr	x1, [x20, #16]
  4252dc:	bl	424c80 <ferror@plt+0x213e0>
  4252e0:	b	424ff4 <ferror@plt+0x21754>
  4252e4:	ldr	x19, [x19, #16]
  4252e8:	ldr	x20, [x20, #16]
  4252ec:	ldr	x1, [x19]
  4252f0:	ldr	x0, [x20]
  4252f4:	ldr	x1, [x1, #8]
  4252f8:	ldr	x0, [x0, #8]
  4252fc:	bl	4034b0 <strcmp@plt>
  425300:	cbnz	w0, 424ff0 <ferror@plt+0x21750>
  425304:	ldr	x2, [x19, #8]
  425308:	ldr	x1, [x20, #8]
  42530c:	b	4251a4 <ferror@plt+0x21904>
  425310:	cbnz	x0, 424ff0 <ferror@plt+0x21750>
  425314:	b	424edc <ferror@plt+0x2163c>
  425318:	cbnz	x22, 424ff0 <ferror@plt+0x21750>
  42531c:	b	424ecc <ferror@plt+0x2162c>
  425320:	cmp	x1, #0x0
  425324:	b	425080 <ferror@plt+0x217e0>
  425328:	stp	x29, x30, [sp, #-64]!
  42532c:	mov	x29, sp
  425330:	stp	x19, x20, [sp, #16]
  425334:	mov	x19, x0
  425338:	ldr	w0, [x2]
  42533c:	stp	x21, x22, [sp, #32]
  425340:	sub	w0, w0, #0x7
  425344:	stp	x23, x24, [sp, #48]
  425348:	cmp	w0, #0x3
  42534c:	b.ls	425374 <ferror@plt+0x21ad4>  // b.plast
  425350:	adrp	x3, 43d000 <warn@@Base+0xeff8>
  425354:	add	x3, x3, #0x7ae
  425358:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42535c:	adrp	x0, 43d000 <warn@@Base+0xeff8>
  425360:	add	x3, x3, #0x13
  425364:	add	x1, x1, #0x2d8
  425368:	add	x0, x0, #0x647
  42536c:	mov	w2, #0xb7e                 	// #2942
  425370:	bl	4037c0 <__assert_fail@plt>
  425374:	ldr	x23, [x2, #16]
  425378:	mov	x21, x1
  42537c:	ldr	w0, [x19, #56]
  425380:	mov	x20, x2
  425384:	ldr	w1, [x23, #12]
  425388:	cmp	w1, w0
  42538c:	b.hi	425408 <ferror@plt+0x21b68>  // b.pmore
  425390:	ldr	x22, [x19, #80]
  425394:	cbnz	x22, 4253c4 <ferror@plt+0x21b24>
  425398:	ldr	w0, [x19, #52]
  42539c:	add	w0, w0, #0x1
  4253a0:	str	w0, [x19, #52]
  4253a4:	str	w0, [x23, #12]
  4253a8:	mov	x0, #0x18                  	// #24
  4253ac:	bl	403290 <xmalloc@plt>
  4253b0:	str	x21, [x0, #16]
  4253b4:	ldr	x1, [x19, #80]
  4253b8:	stp	x1, x20, [x0]
  4253bc:	str	x0, [x19, #80]
  4253c0:	b	425408 <ferror@plt+0x21b68>
  4253c4:	ldr	x24, [x22, #8]
  4253c8:	ldr	w0, [x20]
  4253cc:	ldr	w1, [x24]
  4253d0:	cmp	w1, w0
  4253d4:	b.ne	425440 <ferror@plt+0x21ba0>  // b.any
  4253d8:	ldr	x0, [x22, #16]
  4253dc:	cbnz	x21, 425420 <ferror@plt+0x21b80>
  4253e0:	cbnz	x0, 425440 <ferror@plt+0x21ba0>
  4253e4:	mov	x2, x20
  4253e8:	mov	x1, x24
  4253ec:	mov	x0, x19
  4253f0:	bl	424c80 <ferror@plt+0x213e0>
  4253f4:	cbz	w0, 425440 <ferror@plt+0x21ba0>
  4253f8:	ldr	x0, [x22, #8]
  4253fc:	ldr	x0, [x0, #16]
  425400:	ldr	w0, [x0, #12]
  425404:	str	w0, [x23, #12]
  425408:	mov	w0, #0x1                   	// #1
  42540c:	ldp	x19, x20, [sp, #16]
  425410:	ldp	x21, x22, [sp, #32]
  425414:	ldp	x23, x24, [sp, #48]
  425418:	ldp	x29, x30, [sp], #64
  42541c:	ret
  425420:	cbz	x0, 425440 <ferror@plt+0x21ba0>
  425424:	ldrb	w2, [x0]
  425428:	ldrb	w1, [x21]
  42542c:	cmp	w2, w1
  425430:	b.ne	425440 <ferror@plt+0x21ba0>  // b.any
  425434:	mov	x1, x21
  425438:	bl	4034b0 <strcmp@plt>
  42543c:	cbz	w0, 4253e4 <ferror@plt+0x21b44>
  425440:	ldr	x22, [x22]
  425444:	b	425394 <ferror@plt+0x21af4>
  425448:	stp	x29, x30, [sp, #-80]!
  42544c:	mov	x29, sp
  425450:	stp	x19, x20, [sp, #16]
  425454:	mov	x20, x2
  425458:	mov	x19, x3
  42545c:	stp	x21, x22, [sp, #32]
  425460:	mov	x21, x1
  425464:	mov	x22, x0
  425468:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42546c:	add	x1, x1, #0x764
  425470:	stp	x23, x24, [sp, #48]
  425474:	stp	x25, x26, [sp, #64]
  425478:	cbnz	x19, 4254a0 <ferror@plt+0x21c00>
  42547c:	ldr	x1, [x21, #16]
  425480:	mov	x0, x20
  425484:	ldp	x19, x20, [sp, #16]
  425488:	mov	x16, x1
  42548c:	ldp	x21, x22, [sp, #32]
  425490:	ldp	x23, x24, [sp, #48]
  425494:	ldp	x25, x26, [sp, #64]
  425498:	ldp	x29, x30, [sp], #80
  42549c:	br	x16
  4254a0:	ldr	w0, [x19]
  4254a4:	sub	w2, w0, #0x16
  4254a8:	cmp	w2, #0x1
  4254ac:	b.hi	4255c4 <ferror@plt+0x21d24>  // b.pmore
  4254b0:	ldr	x2, [x19, #16]
  4254b4:	ldr	w3, [x22, #48]
  4254b8:	ldr	x2, [x2]
  4254bc:	ldr	w5, [x2, #16]
  4254c0:	cmp	w5, w3
  4254c4:	b.eq	425554 <ferror@plt+0x21cb4>  // b.none
  4254c8:	cmp	w0, #0x17
  4254cc:	b.ne	4255c4 <ferror@plt+0x21d24>  // b.any
  4254d0:	cmp	x2, x4
  4254d4:	b.eq	4255c8 <ferror@plt+0x21d28>  // b.none
  4254d8:	mov	x1, x19
  4254dc:	mov	x0, x22
  4254e0:	mov	x2, #0x0                   	// #0
  4254e4:	bl	424b60 <ferror@plt+0x212c0>
  4254e8:	mov	x23, x0
  4254ec:	cbz	x0, 42547c <ferror@plt+0x21bdc>
  4254f0:	ldr	w0, [x0]
  4254f4:	sub	w0, w0, #0x7
  4254f8:	cmp	w0, #0x3
  4254fc:	b.hi	4255bc <ferror@plt+0x21d1c>  // b.pmore
  425500:	ldr	x0, [x23, #16]
  425504:	cbz	x0, 4255bc <ferror@plt+0x21d1c>
  425508:	ldr	w1, [x0, #12]
  42550c:	ldr	w0, [x22, #56]
  425510:	cmp	w1, w0
  425514:	b.ls	425584 <ferror@plt+0x21ce4>  // b.plast
  425518:	ldr	x0, [x23, #16]
  42551c:	ldr	w2, [x0, #12]
  425520:	ldr	x0, [x19, #16]
  425524:	ldr	w3, [x23]
  425528:	ldr	x4, [x21, #248]
  42552c:	ldr	x0, [x0]
  425530:	ldr	x1, [x0, #8]
  425534:	mov	x0, x20
  425538:	ldp	x19, x20, [sp, #16]
  42553c:	mov	x16, x4
  425540:	ldp	x21, x22, [sp, #32]
  425544:	ldp	x23, x24, [sp, #48]
  425548:	ldp	x25, x26, [sp, #64]
  42554c:	ldp	x29, x30, [sp], #80
  425550:	br	x16
  425554:	cmp	w0, #0x16
  425558:	b.ne	4254d8 <ferror@plt+0x21c38>  // b.any
  42555c:	mov	x0, x20
  425560:	ldp	x19, x20, [sp, #16]
  425564:	ldp	x23, x24, [sp, #48]
  425568:	ldp	x25, x26, [sp, #64]
  42556c:	ldr	x3, [x21, #240]
  425570:	ldp	x21, x22, [sp, #32]
  425574:	mov	x16, x3
  425578:	ldp	x29, x30, [sp], #80
  42557c:	ldr	x1, [x2, #8]
  425580:	br	x16
  425584:	ldr	x0, [x19, #16]
  425588:	mov	x2, x23
  42558c:	ldr	x0, [x0]
  425590:	ldr	x1, [x0, #8]
  425594:	mov	x0, x22
  425598:	bl	425328 <ferror@plt+0x21a88>
  42559c:	cbnz	w0, 425518 <ferror@plt+0x21c78>
  4255a0:	mov	w0, #0x0                   	// #0
  4255a4:	ldp	x19, x20, [sp, #16]
  4255a8:	ldp	x21, x22, [sp, #32]
  4255ac:	ldp	x23, x24, [sp, #48]
  4255b0:	ldp	x25, x26, [sp, #64]
  4255b4:	ldp	x29, x30, [sp], #80
  4255b8:	ret
  4255bc:	mov	w2, #0x0                   	// #0
  4255c0:	b	425520 <ferror@plt+0x21c80>
  4255c4:	cbz	x4, 42562c <ferror@plt+0x21d8c>
  4255c8:	ldr	w2, [x22, #48]
  4255cc:	cmp	w0, #0x16
  4255d0:	str	w2, [x4, #16]
  4255d4:	b.eq	425e04 <ferror@plt+0x22564>  // b.none
  4255d8:	cmp	w0, #0x17
  4255dc:	b.eq	425e14 <ferror@plt+0x22574>  // b.none
  4255e0:	ldr	w2, [x4, #20]
  4255e4:	cmp	w2, #0x1
  4255e8:	b.eq	425610 <ferror@plt+0x21d70>  // b.none
  4255ec:	adrp	x3, 43d000 <warn@@Base+0xeff8>
  4255f0:	add	x3, x3, #0x7ae
  4255f4:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  4255f8:	adrp	x0, 43d000 <warn@@Base+0xeff8>
  4255fc:	add	x3, x3, #0x26
  425600:	add	x1, x1, #0x2d8
  425604:	add	x0, x0, #0x6d3
  425608:	mov	w2, #0x9ad                 	// #2477
  42560c:	bl	4037c0 <__assert_fail@plt>
  425610:	ldr	x23, [x4, #8]
  425614:	cmp	w0, #0x17
  425618:	b.hi	425e20 <ferror@plt+0x22580>  // b.pmore
  42561c:	ldrh	w0, [x1, w0, uxtw #1]
  425620:	adr	x2, 42562c <ferror@plt+0x21d8c>
  425624:	add	x0, x2, w0, sxth #2
  425628:	br	x0
  42562c:	mov	x23, #0x0                   	// #0
  425630:	b	425614 <ferror@plt+0x21d74>
  425634:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  425638:	add	x1, x1, #0x6f2
  42563c:	mov	w2, #0x5                   	// #5
  425640:	mov	x0, #0x0                   	// #0
  425644:	bl	403700 <dcgettext@plt>
  425648:	bl	423624 <ferror@plt+0x1fd84>
  42564c:	b	4255a0 <ferror@plt+0x21d00>
  425650:	ldr	x0, [x19, #16]
  425654:	ldr	x0, [x0]
  425658:	ldr	x19, [x0]
  42565c:	b	425478 <ferror@plt+0x21bd8>
  425660:	ldr	x1, [x21, #24]
  425664:	b	425480 <ferror@plt+0x21be0>
  425668:	ldr	w1, [x19, #4]
  42566c:	ldr	w2, [x19, #16]
  425670:	ldr	x3, [x21, #32]
  425674:	mov	x0, x20
  425678:	ldp	x19, x20, [sp, #16]
  42567c:	mov	x16, x3
  425680:	ldp	x21, x22, [sp, #32]
  425684:	ldp	x23, x24, [sp, #48]
  425688:	ldp	x25, x26, [sp, #64]
  42568c:	ldp	x29, x30, [sp], #80
  425690:	br	x16
  425694:	ldr	x2, [x21, #40]
  425698:	ldr	w1, [x19, #4]
  42569c:	mov	x0, x20
  4256a0:	mov	x16, x2
  4256a4:	ldp	x19, x20, [sp, #16]
  4256a8:	ldp	x21, x22, [sp, #32]
  4256ac:	ldp	x23, x24, [sp, #48]
  4256b0:	ldp	x25, x26, [sp, #64]
  4256b4:	ldp	x29, x30, [sp], #80
  4256b8:	br	x16
  4256bc:	ldr	x2, [x21, #48]
  4256c0:	b	425698 <ferror@plt+0x21df8>
  4256c4:	ldr	x2, [x21, #56]
  4256c8:	b	425698 <ferror@plt+0x21df8>
  4256cc:	ldr	x0, [x19, #16]
  4256d0:	cbz	x0, 425758 <ferror@plt+0x21eb8>
  4256d4:	ldr	w1, [x0, #12]
  4256d8:	ldr	w0, [x22, #56]
  4256dc:	cmp	w1, w0
  4256e0:	b.ls	42572c <ferror@plt+0x21e8c>  // b.plast
  4256e4:	ldr	x0, [x19, #16]
  4256e8:	ldr	w1, [x22, #48]
  4256ec:	ldr	w2, [x0, #8]
  4256f0:	cmp	w1, w2
  4256f4:	b.ne	425754 <ferror@plt+0x21eb4>  // b.any
  4256f8:	ldr	w2, [x0, #12]
  4256fc:	ldr	w0, [x22, #56]
  425700:	cmp	w2, w0
  425704:	b.hi	425744 <ferror@plt+0x21ea4>  // b.pmore
  425708:	adrp	x3, 43d000 <warn@@Base+0xeff8>
  42570c:	add	x3, x3, #0x7ae
  425710:	add	x3, x3, #0x26
  425714:	mov	w2, #0x9d2                 	// #2514
  425718:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42571c:	adrp	x0, 43d000 <warn@@Base+0xeff8>
  425720:	add	x1, x1, #0x2d8
  425724:	add	x0, x0, #0x71d
  425728:	b	42560c <ferror@plt+0x21d6c>
  42572c:	mov	x2, x19
  425730:	mov	x1, x23
  425734:	mov	x0, x22
  425738:	bl	425328 <ferror@plt+0x21a88>
  42573c:	cbnz	w0, 4256e4 <ferror@plt+0x21e44>
  425740:	b	4255a0 <ferror@plt+0x21d00>
  425744:	ldr	w3, [x19]
  425748:	ldr	x4, [x21, #248]
  42574c:	mov	x1, x23
  425750:	b	425534 <ferror@plt+0x21c94>
  425754:	str	w1, [x0, #8]
  425758:	ldr	x0, [x19, #16]
  42575c:	ldr	x5, [x21, #152]
  425760:	cbz	x0, 425794 <ferror@plt+0x21ef4>
  425764:	ldr	w2, [x0, #12]
  425768:	ldp	w0, w4, [x19]
  42576c:	mov	x1, x23
  425770:	cmp	w0, #0x7
  425774:	mov	x0, x20
  425778:	cset	w3, eq  // eq = none
  42577c:	blr	x5
  425780:	cbz	w0, 4255a0 <ferror@plt+0x21d00>
  425784:	ldr	x0, [x19, #16]
  425788:	cbnz	x0, 42579c <ferror@plt+0x21efc>
  42578c:	ldr	x1, [x21, #168]
  425790:	b	425480 <ferror@plt+0x21be0>
  425794:	mov	w2, #0x0                   	// #0
  425798:	b	425768 <ferror@plt+0x21ec8>
  42579c:	ldr	x0, [x0]
  4257a0:	cbz	x0, 42578c <ferror@plt+0x21eec>
  4257a4:	mov	w24, #0x0                   	// #0
  4257a8:	b	4257e8 <ferror@plt+0x21f48>
  4257ac:	ldr	x3, [x23, #8]
  4257b0:	mov	x2, x20
  4257b4:	mov	x1, x21
  4257b8:	mov	x0, x22
  4257bc:	mov	x4, #0x0                   	// #0
  4257c0:	bl	425448 <ferror@plt+0x21ba8>
  4257c4:	cbz	w0, 4255a0 <ferror@plt+0x21d00>
  4257c8:	ldr	w4, [x23, #16]
  4257cc:	mov	x0, x20
  4257d0:	ldp	w2, w3, [x23, #24]
  4257d4:	ldr	x1, [x23]
  4257d8:	ldr	x5, [x21, #160]
  4257dc:	blr	x5
  4257e0:	cbz	w0, 4255a0 <ferror@plt+0x21d00>
  4257e4:	add	w24, w24, #0x1
  4257e8:	ldr	x0, [x19, #16]
  4257ec:	ldr	x0, [x0]
  4257f0:	ldr	x23, [x0, w24, uxtw #3]
  4257f4:	cbnz	x23, 4257ac <ferror@plt+0x21f0c>
  4257f8:	b	42578c <ferror@plt+0x21eec>
  4257fc:	ldr	x24, [x19, #16]
  425800:	cbz	x24, 4258e4 <ferror@plt+0x22044>
  425804:	ldr	w0, [x22, #56]
  425808:	ldr	w1, [x24, #12]
  42580c:	cmp	w1, w0
  425810:	b.ls	425848 <ferror@plt+0x21fa8>  // b.plast
  425814:	ldr	x0, [x19, #16]
  425818:	ldr	w1, [x22, #48]
  42581c:	ldp	w2, w25, [x0, #8]
  425820:	cmp	w1, w2
  425824:	b.ne	425870 <ferror@plt+0x21fd0>  // b.any
  425828:	ldr	w0, [x22, #56]
  42582c:	cmp	w0, w25
  425830:	b.cc	425860 <ferror@plt+0x21fc0>  // b.lo, b.ul, b.last
  425834:	adrp	x3, 43d000 <warn@@Base+0xeff8>
  425838:	add	x3, x3, #0x7ae
  42583c:	add	x3, x3, #0x37
  425840:	mov	w2, #0xa7e                 	// #2686
  425844:	b	425718 <ferror@plt+0x21e78>
  425848:	mov	x2, x19
  42584c:	mov	x1, x23
  425850:	mov	x0, x22
  425854:	bl	425328 <ferror@plt+0x21a88>
  425858:	cbnz	w0, 425814 <ferror@plt+0x21f74>
  42585c:	b	4255a0 <ferror@plt+0x21d00>
  425860:	ldr	w3, [x19]
  425864:	mov	w2, w25
  425868:	ldr	x4, [x21, #248]
  42586c:	b	42574c <ferror@plt+0x21eac>
  425870:	ldr	x24, [x0, #32]
  425874:	str	w1, [x0, #8]
  425878:	cmp	x24, #0x0
  42587c:	ccmp	x19, x24, #0x4, ne  // ne = any
  425880:	b.eq	4258a0 <ferror@plt+0x22000>  // b.none
  425884:	mov	x3, x24
  425888:	mov	x2, x20
  42588c:	mov	x1, x21
  425890:	mov	x0, x22
  425894:	mov	x4, #0x0                   	// #0
  425898:	bl	425448 <ferror@plt+0x21ba8>
  42589c:	cbz	w0, 4255a0 <ferror@plt+0x21d00>
  4258a0:	ldp	w0, w4, [x19]
  4258a4:	cmp	x19, x24
  4258a8:	cset	w6, eq  // eq = none
  4258ac:	cmp	x24, #0x0
  4258b0:	ldr	x7, [x21, #176]
  4258b4:	cset	w5, ne  // ne = any
  4258b8:	cmp	w0, #0x9
  4258bc:	mov	w2, w25
  4258c0:	mov	x1, x23
  4258c4:	cset	w3, eq  // eq = none
  4258c8:	mov	x0, x20
  4258cc:	blr	x7
  4258d0:	cbz	w0, 4255a0 <ferror@plt+0x21d00>
  4258d4:	ldr	x0, [x19, #16]
  4258d8:	cbnz	x0, 4258ec <ferror@plt+0x2204c>
  4258dc:	ldr	x1, [x21, #232]
  4258e0:	b	425480 <ferror@plt+0x21be0>
  4258e4:	mov	w25, #0x0                   	// #0
  4258e8:	b	4258a0 <ferror@plt+0x22000>
  4258ec:	ldr	x0, [x0]
  4258f0:	cbnz	x0, 425980 <ferror@plt+0x220e0>
  4258f4:	ldr	x0, [x19, #16]
  4258f8:	ldr	x0, [x0, #16]
  4258fc:	cbnz	x0, 4259d4 <ferror@plt+0x22134>
  425900:	ldr	x0, [x19, #16]
  425904:	ldr	x0, [x0, #24]
  425908:	cbz	x0, 4258dc <ferror@plt+0x2203c>
  42590c:	mov	w25, #0x0                   	// #0
  425910:	b	425a14 <ferror@plt+0x22174>
  425914:	ldr	x3, [x23, #8]
  425918:	mov	x2, x20
  42591c:	mov	x1, x21
  425920:	mov	x0, x22
  425924:	mov	x4, #0x0                   	// #0
  425928:	bl	425448 <ferror@plt+0x21ba8>
  42592c:	cbz	w0, 4255a0 <ferror@plt+0x21d00>
  425930:	ldp	w3, w0, [x23, #16]
  425934:	ldr	x1, [x23]
  425938:	cbz	w0, 425968 <ferror@plt+0x220c8>
  42593c:	ldr	x2, [x23, #24]
  425940:	mov	x0, x20
  425944:	ldr	x4, [x21, #184]
  425948:	blr	x4
  42594c:	cbz	w0, 4255a0 <ferror@plt+0x21d00>
  425950:	add	w24, w24, #0x1
  425954:	ldr	x0, [x19, #16]
  425958:	ldr	x0, [x0]
  42595c:	ldr	x23, [x0, w24, uxtw #3]
  425960:	cbnz	x23, 425914 <ferror@plt+0x22074>
  425964:	b	4258f4 <ferror@plt+0x22054>
  425968:	mov	w4, w3
  42596c:	mov	x0, x20
  425970:	ldp	w2, w3, [x23, #24]
  425974:	ldr	x5, [x21, #160]
  425978:	blr	x5
  42597c:	b	42594c <ferror@plt+0x220ac>
  425980:	mov	w24, #0x0                   	// #0
  425984:	b	425954 <ferror@plt+0x220b4>
  425988:	ldr	x3, [x23]
  42598c:	mov	x2, x20
  425990:	mov	x1, x21
  425994:	mov	x0, x22
  425998:	mov	x4, #0x0                   	// #0
  42599c:	bl	425448 <ferror@plt+0x21ba8>
  4259a0:	cbz	w0, 4255a0 <ferror@plt+0x21d00>
  4259a4:	ldp	w1, w2, [x23, #8]
  4259a8:	mov	x0, x20
  4259ac:	ldr	w3, [x23, #16]
  4259b0:	ldr	x4, [x21, #192]
  4259b4:	blr	x4
  4259b8:	cbz	w0, 4255a0 <ferror@plt+0x21d00>
  4259bc:	add	w24, w24, #0x1
  4259c0:	ldr	x0, [x19, #16]
  4259c4:	ldr	x0, [x0, #16]
  4259c8:	ldr	x23, [x0, w24, uxtw #3]
  4259cc:	cbnz	x23, 425988 <ferror@plt+0x220e8>
  4259d0:	b	425900 <ferror@plt+0x22060>
  4259d4:	mov	w24, #0x0                   	// #0
  4259d8:	b	4259c0 <ferror@plt+0x22120>
  4259dc:	ldr	x1, [x24]
  4259e0:	mov	x0, x20
  4259e4:	ldr	x2, [x21, #200]
  4259e8:	blr	x2
  4259ec:	cbz	w0, 4255a0 <ferror@plt+0x21d00>
  4259f0:	mov	w26, #0x0                   	// #0
  4259f4:	ldr	x0, [x24, #8]
  4259f8:	ldr	x23, [x0, w26, uxtw #3]
  4259fc:	cbnz	x23, 425a28 <ferror@plt+0x22188>
  425a00:	ldr	x1, [x21, #224]
  425a04:	mov	x0, x20
  425a08:	blr	x1
  425a0c:	cbz	w0, 4255a0 <ferror@plt+0x21d00>
  425a10:	add	w25, w25, #0x1
  425a14:	ldr	x0, [x19, #16]
  425a18:	ldr	x0, [x0, #24]
  425a1c:	ldr	x24, [x0, w25, uxtw #3]
  425a20:	cbnz	x24, 4259dc <ferror@plt+0x2213c>
  425a24:	b	4258dc <ferror@plt+0x2203c>
  425a28:	ldr	x3, [x23, #40]
  425a2c:	cbnz	x3, 425a88 <ferror@plt+0x221e8>
  425a30:	ldr	x3, [x23, #8]
  425a34:	mov	x2, x20
  425a38:	mov	x1, x21
  425a3c:	mov	x0, x22
  425a40:	mov	x4, #0x0                   	// #0
  425a44:	bl	425448 <ferror@plt+0x21ba8>
  425a48:	cbz	w0, 4255a0 <ferror@plt+0x21d00>
  425a4c:	ldr	x5, [x23, #32]
  425a50:	ldp	w2, w3, [x23, #16]
  425a54:	cmn	x5, #0x1
  425a58:	ldr	w4, [x23, #24]
  425a5c:	ldr	x1, [x23]
  425a60:	b.eq	425aa4 <ferror@plt+0x22204>  // b.none
  425a64:	ldr	x0, [x23, #40]
  425a68:	ldr	x7, [x21, #208]
  425a6c:	cmp	x0, #0x0
  425a70:	cset	w6, ne  // ne = any
  425a74:	mov	x0, x20
  425a78:	blr	x7
  425a7c:	cbz	w0, 4255a0 <ferror@plt+0x21d00>
  425a80:	add	w26, w26, #0x1
  425a84:	b	4259f4 <ferror@plt+0x22154>
  425a88:	mov	x2, x20
  425a8c:	mov	x1, x21
  425a90:	mov	x0, x22
  425a94:	mov	x4, #0x0                   	// #0
  425a98:	bl	425448 <ferror@plt+0x21ba8>
  425a9c:	cbnz	w0, 425a30 <ferror@plt+0x22190>
  425aa0:	b	4255a0 <ferror@plt+0x21d00>
  425aa4:	ldr	x5, [x21, #216]
  425aa8:	mov	x0, x20
  425aac:	blr	x5
  425ab0:	b	425a7c <ferror@plt+0x221dc>
  425ab4:	ldr	x0, [x19, #16]
  425ab8:	ldr	x4, [x21, #64]
  425abc:	cbnz	x0, 425aec <ferror@plt+0x2224c>
  425ac0:	mov	x3, #0x0                   	// #0
  425ac4:	mov	x2, #0x0                   	// #0
  425ac8:	mov	x1, x23
  425acc:	mov	x0, x20
  425ad0:	ldp	x19, x20, [sp, #16]
  425ad4:	mov	x16, x4
  425ad8:	ldp	x21, x22, [sp, #32]
  425adc:	ldp	x23, x24, [sp, #48]
  425ae0:	ldp	x25, x26, [sp, #64]
  425ae4:	ldp	x29, x30, [sp], #80
  425ae8:	br	x16
  425aec:	ldp	x2, x3, [x0]
  425af0:	b	425ac8 <ferror@plt+0x22228>
  425af4:	ldr	x3, [x19, #16]
  425af8:	mov	x2, x20
  425afc:	mov	x1, x21
  425b00:	mov	x0, x22
  425b04:	mov	x4, #0x0                   	// #0
  425b08:	bl	425448 <ferror@plt+0x21ba8>
  425b0c:	cbz	w0, 4255a0 <ferror@plt+0x21d00>
  425b10:	ldr	x1, [x21, #72]
  425b14:	b	425480 <ferror@plt+0x21be0>
  425b18:	ldr	x0, [x19, #16]
  425b1c:	mov	x2, x20
  425b20:	mov	x1, x21
  425b24:	mov	x4, #0x0                   	// #0
  425b28:	ldr	x3, [x0]
  425b2c:	mov	x0, x22
  425b30:	bl	425448 <ferror@plt+0x21ba8>
  425b34:	cbz	w0, 4255a0 <ferror@plt+0x21d00>
  425b38:	ldr	x0, [x19, #16]
  425b3c:	ldr	x0, [x0, #8]
  425b40:	cbz	x0, 425b8c <ferror@plt+0x222ec>
  425b44:	mov	x23, #0x0                   	// #0
  425b48:	ldr	x0, [x19, #16]
  425b4c:	mov	w1, w23
  425b50:	ldr	x0, [x0, #8]
  425b54:	ldr	x3, [x0, x23, lsl #3]
  425b58:	cbnz	x3, 425b6c <ferror@plt+0x222cc>
  425b5c:	ldr	x0, [x19, #16]
  425b60:	ldr	x3, [x21, #80]
  425b64:	ldr	w2, [x0, #16]
  425b68:	b	425674 <ferror@plt+0x21dd4>
  425b6c:	mov	x2, x20
  425b70:	mov	x1, x21
  425b74:	mov	x0, x22
  425b78:	mov	x4, #0x0                   	// #0
  425b7c:	add	x23, x23, #0x1
  425b80:	bl	425448 <ferror@plt+0x21ba8>
  425b84:	cbnz	w0, 425b48 <ferror@plt+0x222a8>
  425b88:	b	4255a0 <ferror@plt+0x21d00>
  425b8c:	mov	w1, #0xffffffff            	// #-1
  425b90:	b	425b5c <ferror@plt+0x222bc>
  425b94:	ldr	x3, [x19, #16]
  425b98:	mov	x2, x20
  425b9c:	mov	x1, x21
  425ba0:	mov	x0, x22
  425ba4:	mov	x4, #0x0                   	// #0
  425ba8:	bl	425448 <ferror@plt+0x21ba8>
  425bac:	cbz	w0, 4255a0 <ferror@plt+0x21d00>
  425bb0:	ldr	x1, [x21, #88]
  425bb4:	b	425480 <ferror@plt+0x21be0>
  425bb8:	ldr	x0, [x19, #16]
  425bbc:	mov	x2, x20
  425bc0:	mov	x1, x21
  425bc4:	mov	x4, #0x0                   	// #0
  425bc8:	ldr	x3, [x0]
  425bcc:	mov	x0, x22
  425bd0:	bl	425448 <ferror@plt+0x21ba8>
  425bd4:	cbz	w0, 4255a0 <ferror@plt+0x21d00>
  425bd8:	ldr	x0, [x19, #16]
  425bdc:	ldp	x23, x24, [sp, #48]
  425be0:	ldp	x1, x2, [x0, #8]
  425be4:	mov	x0, x20
  425be8:	ldp	x19, x20, [sp, #16]
  425bec:	ldp	x25, x26, [sp, #64]
  425bf0:	ldr	x3, [x21, #96]
  425bf4:	ldp	x21, x22, [sp, #32]
  425bf8:	mov	x16, x3
  425bfc:	ldp	x29, x30, [sp], #80
  425c00:	br	x16
  425c04:	ldr	x0, [x19, #16]
  425c08:	mov	x2, x20
  425c0c:	mov	x1, x21
  425c10:	mov	x4, #0x0                   	// #0
  425c14:	ldr	x3, [x0]
  425c18:	mov	x0, x22
  425c1c:	bl	425448 <ferror@plt+0x21ba8>
  425c20:	cbz	w0, 4255a0 <ferror@plt+0x21d00>
  425c24:	ldr	x0, [x19, #16]
  425c28:	mov	x2, x20
  425c2c:	mov	x1, x21
  425c30:	mov	x4, #0x0                   	// #0
  425c34:	ldr	x3, [x0, #8]
  425c38:	mov	x0, x22
  425c3c:	bl	425448 <ferror@plt+0x21ba8>
  425c40:	cbz	w0, 4255a0 <ferror@plt+0x21d00>
  425c44:	ldr	x0, [x19, #16]
  425c48:	ldp	x23, x24, [sp, #48]
  425c4c:	ldr	w3, [x0, #32]
  425c50:	ldp	x1, x2, [x0, #16]
  425c54:	mov	x0, x20
  425c58:	ldp	x19, x20, [sp, #16]
  425c5c:	ldp	x25, x26, [sp, #64]
  425c60:	ldr	x4, [x21, #104]
  425c64:	ldp	x21, x22, [sp, #32]
  425c68:	mov	x16, x4
  425c6c:	ldp	x29, x30, [sp], #80
  425c70:	br	x16
  425c74:	ldr	x0, [x19, #16]
  425c78:	mov	x2, x20
  425c7c:	mov	x1, x21
  425c80:	mov	x4, #0x0                   	// #0
  425c84:	ldr	x3, [x0]
  425c88:	mov	x0, x22
  425c8c:	bl	425448 <ferror@plt+0x21ba8>
  425c90:	cbz	w0, 4255a0 <ferror@plt+0x21d00>
  425c94:	ldr	x0, [x19, #16]
  425c98:	ldr	x2, [x21, #112]
  425c9c:	ldr	w1, [x0, #8]
  425ca0:	b	42569c <ferror@plt+0x21dfc>
  425ca4:	ldr	x0, [x19, #16]
  425ca8:	mov	x2, x20
  425cac:	mov	x1, x21
  425cb0:	mov	x4, #0x0                   	// #0
  425cb4:	ldr	x3, [x0]
  425cb8:	mov	x0, x22
  425cbc:	bl	425448 <ferror@plt+0x21ba8>
  425cc0:	cbz	w0, 4255a0 <ferror@plt+0x21d00>
  425cc4:	ldr	x0, [x19, #16]
  425cc8:	mov	x2, x20
  425ccc:	mov	x1, x21
  425cd0:	mov	x4, #0x0                   	// #0
  425cd4:	ldr	x3, [x0, #8]
  425cd8:	mov	x0, x22
  425cdc:	bl	425448 <ferror@plt+0x21ba8>
  425ce0:	cbz	w0, 4255a0 <ferror@plt+0x21d00>
  425ce4:	ldr	x1, [x21, #120]
  425ce8:	b	425480 <ferror@plt+0x21be0>
  425cec:	ldr	x0, [x19, #16]
  425cf0:	mov	x2, x20
  425cf4:	mov	x1, x21
  425cf8:	mov	x4, #0x0                   	// #0
  425cfc:	ldr	x3, [x0]
  425d00:	mov	x0, x22
  425d04:	bl	425448 <ferror@plt+0x21ba8>
  425d08:	cbz	w0, 4255a0 <ferror@plt+0x21d00>
  425d0c:	ldr	x0, [x19, #16]
  425d10:	ldr	x0, [x0, #16]
  425d14:	cbz	x0, 425d98 <ferror@plt+0x224f8>
  425d18:	mov	x23, #0x0                   	// #0
  425d1c:	ldr	x0, [x19, #16]
  425d20:	mov	w24, w23
  425d24:	ldr	x0, [x0, #16]
  425d28:	ldr	x3, [x0, x23, lsl #3]
  425d2c:	cbnz	x3, 425d78 <ferror@plt+0x224d8>
  425d30:	ldr	x0, [x19, #16]
  425d34:	ldr	x3, [x0, #8]
  425d38:	cbnz	x3, 425da0 <ferror@plt+0x22500>
  425d3c:	ldr	x0, [x19, #16]
  425d40:	mov	w2, w24
  425d44:	ldp	x23, x24, [sp, #48]
  425d48:	ldr	w3, [x0, #24]
  425d4c:	ldr	x1, [x0, #8]
  425d50:	mov	x0, x20
  425d54:	ldp	x19, x20, [sp, #16]
  425d58:	cmp	x1, #0x0
  425d5c:	ldp	x25, x26, [sp, #64]
  425d60:	cset	w1, ne  // ne = any
  425d64:	ldr	x4, [x21, #128]
  425d68:	ldp	x21, x22, [sp, #32]
  425d6c:	mov	x16, x4
  425d70:	ldp	x29, x30, [sp], #80
  425d74:	br	x16
  425d78:	mov	x2, x20
  425d7c:	mov	x1, x21
  425d80:	mov	x0, x22
  425d84:	mov	x4, #0x0                   	// #0
  425d88:	add	x23, x23, #0x1
  425d8c:	bl	425448 <ferror@plt+0x21ba8>
  425d90:	cbnz	w0, 425d1c <ferror@plt+0x2247c>
  425d94:	b	4255a0 <ferror@plt+0x21d00>
  425d98:	mov	w24, #0xffffffff            	// #-1
  425d9c:	b	425d30 <ferror@plt+0x22490>
  425da0:	mov	x2, x20
  425da4:	mov	x1, x21
  425da8:	mov	x0, x22
  425dac:	mov	x4, #0x0                   	// #0
  425db0:	bl	425448 <ferror@plt+0x21ba8>
  425db4:	cbnz	w0, 425d3c <ferror@plt+0x2249c>
  425db8:	b	4255a0 <ferror@plt+0x21d00>
  425dbc:	ldr	x3, [x19, #16]
  425dc0:	mov	x2, x20
  425dc4:	mov	x1, x21
  425dc8:	mov	x0, x22
  425dcc:	mov	x4, #0x0                   	// #0
  425dd0:	bl	425448 <ferror@plt+0x21ba8>
  425dd4:	cbz	w0, 4255a0 <ferror@plt+0x21d00>
  425dd8:	ldr	x1, [x21, #136]
  425ddc:	b	425480 <ferror@plt+0x21be0>
  425de0:	ldr	x3, [x19, #16]
  425de4:	mov	x2, x20
  425de8:	mov	x1, x21
  425dec:	mov	x0, x22
  425df0:	mov	x4, #0x0                   	// #0
  425df4:	bl	425448 <ferror@plt+0x21ba8>
  425df8:	cbz	w0, 4255a0 <ferror@plt+0x21d00>
  425dfc:	ldr	x1, [x21, #144]
  425e00:	b	425480 <ferror@plt+0x21be0>
  425e04:	ldr	x0, [x19, #16]
  425e08:	mov	x4, #0x0                   	// #0
  425e0c:	ldr	x19, [x0, #8]
  425e10:	b	425478 <ferror@plt+0x21bd8>
  425e14:	ldr	x0, [x19, #16]
  425e18:	ldp	x4, x19, [x0]
  425e1c:	b	425478 <ferror@plt+0x21bd8>
  425e20:	bl	403400 <abort@plt>
  425e24:	stp	x29, x30, [sp, #-80]!
  425e28:	mov	x29, sp
  425e2c:	stp	x19, x20, [sp, #16]
  425e30:	stp	x21, x22, [sp, #32]
  425e34:	mov	x21, x1
  425e38:	ldr	w1, [x3, #20]
  425e3c:	stp	x23, x24, [sp, #48]
  425e40:	cmp	w1, #0x6
  425e44:	str	x25, [sp, #64]
  425e48:	b.hi	4260bc <ferror@plt+0x2281c>  // b.pmore
  425e4c:	mov	x22, x0
  425e50:	mov	x20, x2
  425e54:	adrp	x0, 43d000 <warn@@Base+0xeff8>
  425e58:	mov	x19, x3
  425e5c:	add	x0, x0, #0x794
  425e60:	ldrh	w0, [x0, w1, uxtw #1]
  425e64:	adr	x1, 425e70 <ferror@plt+0x225d0>
  425e68:	add	x0, x1, w0, sxth #2
  425e6c:	br	x0
  425e70:	mov	x4, x3
  425e74:	mov	x1, x21
  425e78:	ldr	x3, [x3, #32]
  425e7c:	mov	x0, x22
  425e80:	bl	425448 <ferror@plt+0x21ba8>
  425e84:	cbz	w0, 4260c0 <ferror@plt+0x22820>
  425e88:	ldr	x1, [x19, #8]
  425e8c:	mov	x0, x20
  425e90:	ldr	x2, [x21, #256]
  425e94:	blr	x2
  425e98:	cmp	w0, #0x0
  425e9c:	cset	w0, ne  // ne = any
  425ea0:	ldp	x19, x20, [sp, #16]
  425ea4:	ldp	x21, x22, [sp, #32]
  425ea8:	ldp	x23, x24, [sp, #48]
  425eac:	ldr	x25, [sp, #64]
  425eb0:	ldp	x29, x30, [sp], #80
  425eb4:	ret
  425eb8:	mov	x4, x3
  425ebc:	mov	x1, x21
  425ec0:	ldr	x3, [x3, #32]
  425ec4:	mov	x0, x22
  425ec8:	bl	425448 <ferror@plt+0x21ba8>
  425ecc:	cbz	w0, 4260c0 <ferror@plt+0x22820>
  425ed0:	mov	x0, x20
  425ed4:	ldr	x1, [x19, #8]
  425ed8:	ldp	x19, x20, [sp, #16]
  425edc:	ldp	x23, x24, [sp, #48]
  425ee0:	ldr	x25, [sp, #64]
  425ee4:	ldr	x2, [x21, #264]
  425ee8:	ldp	x21, x22, [sp, #32]
  425eec:	mov	x16, x2
  425ef0:	ldp	x29, x30, [sp], #80
  425ef4:	br	x16
  425ef8:	ldr	x0, [x3, #32]
  425efc:	mov	x1, x21
  425f00:	mov	x4, #0x0                   	// #0
  425f04:	ldr	x3, [x0, #8]
  425f08:	mov	x0, x22
  425f0c:	bl	425448 <ferror@plt+0x21ba8>
  425f10:	cbz	w0, 4260c0 <ferror@plt+0x22820>
  425f14:	ldr	x0, [x19, #32]
  425f18:	ldr	x1, [x19, #8]
  425f1c:	ldr	w2, [x0]
  425f20:	ldr	x3, [x0, #16]
  425f24:	mov	x0, x20
  425f28:	ldp	x19, x20, [sp, #16]
  425f2c:	ldp	x23, x24, [sp, #48]
  425f30:	ldr	x25, [sp, #64]
  425f34:	ldr	x4, [x21, #296]
  425f38:	ldp	x21, x22, [sp, #32]
  425f3c:	mov	x16, x4
  425f40:	ldp	x29, x30, [sp], #80
  425f44:	br	x16
  425f48:	ldr	x23, [x3, #32]
  425f4c:	add	x1, x21, #0x158
  425f50:	ldr	w25, [x3, #24]
  425f54:	ldr	x24, [x3, #8]
  425f58:	ldr	x0, [x23, #16]
  425f5c:	ldr	x3, [x0, #24]
  425f60:	mov	x0, x22
  425f64:	bl	42363c <ferror@plt+0x1fd9c>
  425f68:	cbz	w0, 4260c0 <ferror@plt+0x22820>
  425f6c:	ldr	x3, [x23]
  425f70:	mov	x2, x20
  425f74:	mov	x1, x21
  425f78:	mov	x0, x22
  425f7c:	mov	x4, #0x0                   	// #0
  425f80:	bl	425448 <ferror@plt+0x21ba8>
  425f84:	cbz	w0, 4260c0 <ferror@plt+0x22820>
  425f88:	ldr	x3, [x21, #304]
  425f8c:	cmp	w25, #0x2
  425f90:	cset	w2, eq  // eq = none
  425f94:	mov	x1, x24
  425f98:	mov	x0, x20
  425f9c:	blr	x3
  425fa0:	cbz	w0, 4260c0 <ferror@plt+0x22820>
  425fa4:	ldr	x19, [x23, #8]
  425fa8:	cbnz	x19, 425fd8 <ferror@plt+0x22738>
  425fac:	ldr	x19, [x23, #16]
  425fb0:	cbnz	x19, 426018 <ferror@plt+0x22778>
  425fb4:	mov	x0, x20
  425fb8:	ldp	x19, x20, [sp, #16]
  425fbc:	ldp	x23, x24, [sp, #48]
  425fc0:	ldr	x25, [sp, #64]
  425fc4:	ldr	x1, [x21, #336]
  425fc8:	ldp	x21, x22, [sp, #32]
  425fcc:	mov	x16, x1
  425fd0:	ldp	x29, x30, [sp], #80
  425fd4:	br	x16
  425fd8:	ldr	x3, [x19, #16]
  425fdc:	mov	x2, x20
  425fe0:	mov	x1, x21
  425fe4:	mov	x0, x22
  425fe8:	mov	x4, #0x0                   	// #0
  425fec:	bl	425448 <ferror@plt+0x21ba8>
  425ff0:	cbz	w0, 4260c0 <ferror@plt+0x22820>
  425ff4:	ldr	w2, [x19, #24]
  425ff8:	mov	x0, x20
  425ffc:	ldr	x1, [x19, #8]
  426000:	ldr	x3, [x19, #32]
  426004:	ldr	x4, [x21, #312]
  426008:	blr	x4
  42600c:	cbz	w0, 4260c0 <ferror@plt+0x22820>
  426010:	ldr	x19, [x19]
  426014:	b	425fa8 <ferror@plt+0x22708>
  426018:	mov	x3, x19
  42601c:	mov	x2, x20
  426020:	mov	x1, x21
  426024:	mov	x0, x22
  426028:	bl	4260c8 <ferror@plt+0x22828>
  42602c:	cbz	w0, 4260c0 <ferror@plt+0x22820>
  426030:	ldr	x19, [x19]
  426034:	b	425fb0 <ferror@plt+0x22710>
  426038:	ldr	x2, [x3, #32]
  42603c:	ldr	x3, [x21, #272]
  426040:	mov	x0, x20
  426044:	ldr	x1, [x19, #8]
  426048:	mov	x16, x3
  42604c:	ldp	x19, x20, [sp, #16]
  426050:	ldp	x21, x22, [sp, #32]
  426054:	ldp	x23, x24, [sp, #48]
  426058:	ldr	x25, [sp, #64]
  42605c:	ldp	x29, x30, [sp], #80
  426060:	br	x16
  426064:	mov	x0, x2
  426068:	ldr	d0, [x3, #32]
  42606c:	ldp	x19, x20, [sp, #16]
  426070:	ldp	x23, x24, [sp, #48]
  426074:	ldr	x25, [sp, #64]
  426078:	ldr	x2, [x21, #280]
  42607c:	ldp	x21, x22, [sp, #32]
  426080:	mov	x16, x2
  426084:	ldp	x29, x30, [sp], #80
  426088:	ldr	x1, [x3, #8]
  42608c:	br	x16
  426090:	ldr	x0, [x3, #32]
  426094:	mov	x1, x21
  426098:	mov	x4, #0x0                   	// #0
  42609c:	ldr	x3, [x0]
  4260a0:	mov	x0, x22
  4260a4:	bl	425448 <ferror@plt+0x21ba8>
  4260a8:	cbz	w0, 4260c0 <ferror@plt+0x22820>
  4260ac:	ldr	x0, [x19, #32]
  4260b0:	ldr	x3, [x21, #288]
  4260b4:	ldr	x2, [x0, #8]
  4260b8:	b	426040 <ferror@plt+0x227a0>
  4260bc:	bl	403400 <abort@plt>
  4260c0:	mov	w0, #0x0                   	// #0
  4260c4:	b	425ea0 <ferror@plt+0x22600>
  4260c8:	stp	x29, x30, [sp, #-64]!
  4260cc:	mov	x29, sp
  4260d0:	stp	x19, x20, [sp, #16]
  4260d4:	mov	x19, x3
  4260d8:	mov	x20, x2
  4260dc:	ldr	x3, [x3, #24]
  4260e0:	stp	x23, x24, [sp, #48]
  4260e4:	add	x24, x1, #0x158
  4260e8:	stp	x21, x22, [sp, #32]
  4260ec:	mov	x21, x1
  4260f0:	mov	x22, x0
  4260f4:	mov	x1, x24
  4260f8:	bl	42363c <ferror@plt+0x1fd9c>
  4260fc:	cbnz	w0, 426118 <ferror@plt+0x22878>
  426100:	mov	w0, #0x0                   	// #0
  426104:	ldp	x19, x20, [sp, #16]
  426108:	ldp	x21, x22, [sp, #32]
  42610c:	ldp	x23, x24, [sp, #48]
  426110:	ldp	x29, x30, [sp], #64
  426114:	ret
  426118:	ldr	x0, [x19, #40]
  42611c:	cbnz	x0, 42617c <ferror@plt+0x228dc>
  426120:	ldr	x0, [x19, #8]
  426124:	cbz	x0, 42617c <ferror@plt+0x228dc>
  426128:	ldr	x0, [x19, #40]
  42612c:	cbnz	x0, 426194 <ferror@plt+0x228f4>
  426130:	ldr	x23, [x19, #16]
  426134:	cbnz	x23, 4261bc <ferror@plt+0x2291c>
  426138:	ldr	x3, [x19, #32]
  42613c:	mov	x2, x20
  426140:	mov	x1, x24
  426144:	mov	x0, x22
  426148:	bl	42363c <ferror@plt+0x1fd9c>
  42614c:	cbz	w0, 426100 <ferror@plt+0x22860>
  426150:	ldr	x0, [x19, #40]
  426154:	cbnz	x0, 426160 <ferror@plt+0x228c0>
  426158:	ldr	x0, [x19, #8]
  42615c:	cbnz	x0, 4261dc <ferror@plt+0x2293c>
  426160:	ldr	x1, [x19, #32]
  426164:	mov	x0, x20
  426168:	ldr	x2, [x21, #328]
  42616c:	blr	x2
  426170:	cmp	w0, #0x0
  426174:	cset	w0, ne  // ne = any
  426178:	b	426104 <ferror@plt+0x22864>
  42617c:	ldr	x1, [x19, #24]
  426180:	mov	x0, x20
  426184:	ldr	x2, [x21, #320]
  426188:	blr	x2
  42618c:	cbnz	w0, 426128 <ferror@plt+0x22888>
  426190:	b	426100 <ferror@plt+0x22860>
  426194:	ldr	x23, [x0]
  426198:	cbz	x23, 426130 <ferror@plt+0x22890>
  42619c:	mov	x3, x23
  4261a0:	mov	x2, x20
  4261a4:	mov	x1, x21
  4261a8:	mov	x0, x22
  4261ac:	bl	425e24 <ferror@plt+0x22584>
  4261b0:	cbz	w0, 426100 <ferror@plt+0x22860>
  4261b4:	ldr	x23, [x23]
  4261b8:	b	426198 <ferror@plt+0x228f8>
  4261bc:	mov	x3, x23
  4261c0:	mov	x2, x20
  4261c4:	mov	x1, x21
  4261c8:	mov	x0, x22
  4261cc:	bl	4260c8 <ferror@plt+0x22828>
  4261d0:	cbz	w0, 426100 <ferror@plt+0x22860>
  4261d4:	ldr	x23, [x23]
  4261d8:	b	426134 <ferror@plt+0x22894>
  4261dc:	mov	w0, #0x1                   	// #1
  4261e0:	b	426104 <ferror@plt+0x22864>
  4261e4:	cbz	x1, 42622c <ferror@plt+0x2298c>
  4261e8:	ldr	w0, [x1, #4]
  4261ec:	cbz	w0, 4261f8 <ferror@plt+0x22958>
  4261f0:	mov	w0, w0
  4261f4:	ret
  4261f8:	ldr	w0, [x1]
  4261fc:	cmp	w0, #0x1
  426200:	b.eq	42621c <ferror@plt+0x2297c>  // b.none
  426204:	sub	w0, w0, #0x16
  426208:	cmp	w0, #0x1
  42620c:	b.hi	42622c <ferror@plt+0x2298c>  // b.pmore
  426210:	ldr	x0, [x1, #16]
  426214:	ldr	x1, [x0, #8]
  426218:	b	4261e4 <ferror@plt+0x22944>
  42621c:	ldr	x0, [x1, #16]
  426220:	ldr	x0, [x0]
  426224:	ldr	x1, [x0]
  426228:	b	4261e4 <ferror@plt+0x22944>
  42622c:	mov	x0, #0x0                   	// #0
  426230:	b	4261f4 <ferror@plt+0x22954>
  426234:	cbnz	x1, 426240 <ferror@plt+0x229a0>
  426238:	mov	x0, #0x0                   	// #0
  42623c:	ret
  426240:	stp	x29, x30, [sp, #-16]!
  426244:	mov	x2, #0x0                   	// #0
  426248:	mov	x29, sp
  42624c:	bl	424b60 <ferror@plt+0x212c0>
  426250:	cbz	x0, 426268 <ferror@plt+0x229c8>
  426254:	ldr	w1, [x0]
  426258:	cmp	w1, #0xd
  42625c:	b.eq	426274 <ferror@plt+0x229d4>  // b.none
  426260:	cmp	w1, #0x13
  426264:	b.eq	426274 <ferror@plt+0x229d4>  // b.none
  426268:	mov	x0, #0x0                   	// #0
  42626c:	ldp	x29, x30, [sp], #16
  426270:	ret
  426274:	ldr	x0, [x0, #16]
  426278:	ldr	x0, [x0]
  42627c:	b	42626c <ferror@plt+0x229cc>
  426280:	cbnz	x1, 42628c <ferror@plt+0x229ec>
  426284:	mov	x0, #0x0                   	// #0
  426288:	ret
  42628c:	stp	x29, x30, [sp, #-32]!
  426290:	mov	x29, sp
  426294:	str	x19, [sp, #16]
  426298:	mov	x19, x2
  42629c:	mov	x2, #0x0                   	// #0
  4262a0:	bl	424b60 <ferror@plt+0x212c0>
  4262a4:	cbz	x0, 4262bc <ferror@plt+0x22a1c>
  4262a8:	ldr	w1, [x0]
  4262ac:	cmp	w1, #0xd
  4262b0:	b.eq	4262cc <ferror@plt+0x22a2c>  // b.none
  4262b4:	cmp	w1, #0x13
  4262b8:	b.eq	4262e4 <ferror@plt+0x22a44>  // b.none
  4262bc:	mov	x0, #0x0                   	// #0
  4262c0:	ldr	x19, [sp, #16]
  4262c4:	ldp	x29, x30, [sp], #32
  4262c8:	ret
  4262cc:	ldr	x1, [x0, #16]
  4262d0:	ldr	w1, [x1, #16]
  4262d4:	str	w1, [x19]
  4262d8:	ldr	x0, [x0, #16]
  4262dc:	ldr	x0, [x0, #8]
  4262e0:	b	4262c0 <ferror@plt+0x22a20>
  4262e4:	ldr	x1, [x0, #16]
  4262e8:	ldr	w1, [x1, #24]
  4262ec:	str	w1, [x19]
  4262f0:	ldr	x0, [x0, #16]
  4262f4:	ldr	x0, [x0, #16]
  4262f8:	b	4262c0 <ferror@plt+0x22a20>
  4262fc:	cbnz	x1, 426308 <ferror@plt+0x22a68>
  426300:	mov	x0, #0x0                   	// #0
  426304:	ret
  426308:	stp	x29, x30, [sp, #-16]!
  42630c:	mov	x2, #0x0                   	// #0
  426310:	mov	x29, sp
  426314:	bl	424b60 <ferror@plt+0x212c0>
  426318:	cbz	x0, 426350 <ferror@plt+0x22ab0>
  42631c:	ldr	w1, [x0]
  426320:	sub	w1, w1, #0xc
  426324:	cmp	w1, #0x9
  426328:	b.hi	426350 <ferror@plt+0x22ab0>  // b.pmore
  42632c:	adrp	x2, 43d000 <warn@@Base+0xeff8>
  426330:	add	x2, x2, #0x7a4
  426334:	ldrb	w1, [x2, w1, uxtw]
  426338:	adr	x2, 426344 <ferror@plt+0x22aa4>
  42633c:	add	x1, x2, w1, sxtb #2
  426340:	br	x1
  426344:	ldr	x0, [x0, #16]
  426348:	ldp	x29, x30, [sp], #16
  42634c:	ret
  426350:	mov	x0, #0x0                   	// #0
  426354:	b	426348 <ferror@plt+0x22aa8>
  426358:	cbnz	x1, 426370 <ferror@plt+0x22ad0>
  42635c:	mov	x0, #0x0                   	// #0
  426360:	ret
  426364:	mov	x0, #0x0                   	// #0
  426368:	ldp	x29, x30, [sp], #16
  42636c:	ret
  426370:	stp	x29, x30, [sp, #-16]!
  426374:	mov	x2, #0x0                   	// #0
  426378:	mov	x29, sp
  42637c:	bl	424b60 <ferror@plt+0x212c0>
  426380:	cbz	x0, 426364 <ferror@plt+0x22ac4>
  426384:	ldr	w1, [x0]
  426388:	sub	w1, w1, #0x7
  42638c:	cmp	w1, #0x3
  426390:	b.hi	426364 <ferror@plt+0x22ac4>  // b.pmore
  426394:	ldr	x0, [x0, #16]
  426398:	ldr	x0, [x0]
  42639c:	b	426368 <ferror@plt+0x22ac8>
  4263a0:	mov	x0, x1
  4263a4:	cbz	x1, 4263ac <ferror@plt+0x22b0c>
  4263a8:	ldr	x0, [x1, #8]
  4263ac:	ret
  4263b0:	mov	x0, x1
  4263b4:	cbz	x1, 4263bc <ferror@plt+0x22b1c>
  4263b8:	ldr	x0, [x1]
  4263bc:	ret
  4263c0:	cbz	x1, 4263d4 <ferror@plt+0x22b34>
  4263c4:	ldr	w0, [x1, #20]
  4263c8:	cbnz	w0, 4263d4 <ferror@plt+0x22b34>
  4263cc:	ldr	w0, [x1, #24]
  4263d0:	ret
  4263d4:	mov	x0, #0xffffffffffffffff    	// #-1
  4263d8:	b	4263d0 <ferror@plt+0x22b30>
  4263dc:	cbz	x1, 4263f0 <ferror@plt+0x22b50>
  4263e0:	ldr	w0, [x1, #20]
  4263e4:	cbnz	w0, 4263f0 <ferror@plt+0x22b50>
  4263e8:	ldr	w0, [x1, #28]
  4263ec:	ret
  4263f0:	mov	x0, #0xffffffffffffffff    	// #-1
  4263f4:	b	4263ec <ferror@plt+0x22b4c>
  4263f8:	cbz	x1, 426404 <ferror@plt+0x22b64>
  4263fc:	ldr	w0, [x1, #16]
  426400:	ret
  426404:	mov	w0, #0x3                   	// #3
  426408:	b	426400 <ferror@plt+0x22b60>
  42640c:	mov	x0, x1
  426410:	cbz	x1, 426420 <ferror@plt+0x22b80>
  426414:	ldr	w1, [x1, #20]
  426418:	cbz	w1, 426424 <ferror@plt+0x22b84>
  42641c:	ldr	x0, [x0, #24]
  426420:	ret
  426424:	mov	x0, #0x0                   	// #0
  426428:	b	426420 <ferror@plt+0x22b80>
  42642c:	stp	x29, x30, [sp, #-80]!
  426430:	mov	x29, sp
  426434:	stp	x19, x20, [sp, #16]
  426438:	mov	x19, x0
  42643c:	ldr	w0, [x0, #48]
  426440:	stp	x21, x22, [sp, #32]
  426444:	mov	x21, x1
  426448:	add	w0, w0, #0x1
  42644c:	stp	x23, x24, [sp, #48]
  426450:	mov	x22, x2
  426454:	str	w0, [x19, #48]
  426458:	ldr	w0, [x19, #52]
  42645c:	str	w0, [x19, #56]
  426460:	str	xzr, [x19, #80]
  426464:	ldr	x20, [x19]
  426468:	str	x25, [sp, #64]
  42646c:	add	x25, x1, #0x158
  426470:	cbnz	x20, 42647c <ferror@plt+0x22bdc>
  426474:	mov	w0, #0x1                   	// #1
  426478:	b	4264a4 <ferror@plt+0x22c04>
  42647c:	ldr	x0, [x20, #16]
  426480:	ldr	x2, [x21]
  426484:	str	x0, [x19, #64]
  426488:	ldr	x0, [x20, #8]
  42648c:	str	wzr, [x19, #72]
  426490:	ldr	x1, [x0, #8]
  426494:	mov	x0, x22
  426498:	blr	x2
  42649c:	cbnz	w0, 4264bc <ferror@plt+0x22c1c>
  4264a0:	mov	w0, #0x0                   	// #0
  4264a4:	ldp	x19, x20, [sp, #16]
  4264a8:	ldp	x21, x22, [sp, #32]
  4264ac:	ldp	x23, x24, [sp, #48]
  4264b0:	ldr	x25, [sp, #64]
  4264b4:	ldp	x29, x30, [sp], #80
  4264b8:	ret
  4264bc:	ldr	x23, [x20, #8]
  4264c0:	mov	w0, #0x1                   	// #1
  4264c4:	cbnz	x23, 4264e8 <ferror@plt+0x22c48>
  4264c8:	mov	x2, x22
  4264cc:	mov	x1, x25
  4264d0:	mov	x0, x19
  4264d4:	mov	x3, #0xffffffffffffffff    	// #-1
  4264d8:	bl	42363c <ferror@plt+0x1fd9c>
  4264dc:	cbz	w0, 4264a0 <ferror@plt+0x22c00>
  4264e0:	ldr	x20, [x20]
  4264e4:	b	426470 <ferror@plt+0x22bd0>
  4264e8:	cbz	w0, 426508 <ferror@plt+0x22c68>
  4264ec:	ldr	x0, [x23, #16]
  4264f0:	cbz	x0, 4264fc <ferror@plt+0x22c5c>
  4264f4:	ldr	x24, [x0]
  4264f8:	cbnz	x24, 426520 <ferror@plt+0x22c80>
  4264fc:	mov	w0, #0x0                   	// #0
  426500:	ldr	x23, [x23]
  426504:	b	4264c4 <ferror@plt+0x22c24>
  426508:	ldr	x2, [x21, #8]
  42650c:	mov	x0, x22
  426510:	ldr	x1, [x23, #8]
  426514:	blr	x2
  426518:	cbnz	w0, 4264ec <ferror@plt+0x22c4c>
  42651c:	b	4264a0 <ferror@plt+0x22c00>
  426520:	mov	x3, x24
  426524:	mov	x2, x22
  426528:	mov	x1, x21
  42652c:	mov	x0, x19
  426530:	bl	425e24 <ferror@plt+0x22584>
  426534:	cbz	w0, 4264a0 <ferror@plt+0x22c00>
  426538:	ldr	x24, [x24]
  42653c:	b	4264f8 <ferror@plt+0x22c58>
  426540:	adrp	x3, 456000 <warn@@Base+0x27ff8>
  426544:	add	x3, x3, #0xb88
  426548:	mov	x2, x0
  42654c:	mov	w6, #0xa                   	// #10
  426550:	mov	w0, #0x0                   	// #0
  426554:	ldr	x1, [x2]
  426558:	ldrb	w5, [x1]
  42655c:	ldrb	w4, [x1]
  426560:	ldrh	w5, [x3, x5, lsl #1]
  426564:	tbnz	w5, #2, 42656c <ferror@plt+0x22ccc>
  426568:	ret
  42656c:	sub	w4, w4, #0x30
  426570:	add	x1, x1, #0x1
  426574:	str	x1, [x2]
  426578:	madd	w0, w0, w6, w4
  42657c:	b	426554 <ferror@plt+0x22cb4>
  426580:	ldr	x5, [x0]
  426584:	adrp	x3, 456000 <warn@@Base+0x27ff8>
  426588:	add	x3, x3, #0xb88
  42658c:	ldrb	w4, [x5]
  426590:	ldrb	w2, [x5]
  426594:	ldrh	w4, [x3, x4, lsl #1]
  426598:	tbz	w4, #2, 4265f8 <ferror@plt+0x22d58>
  42659c:	sub	w2, w2, #0x30
  4265a0:	str	w2, [x1]
  4265a4:	add	x4, x5, #0x1
  4265a8:	str	x4, [x0]
  4265ac:	ldrb	w5, [x5, #1]
  4265b0:	ldrh	w5, [x3, x5, lsl #1]
  4265b4:	tbz	w5, #2, 4265f0 <ferror@plt+0x22d50>
  4265b8:	mov	w8, #0xa                   	// #10
  4265bc:	mul	w2, w2, w8
  4265c0:	ldrb	w5, [x4]
  4265c4:	sub	w2, w2, #0x30
  4265c8:	add	w2, w5, w2
  4265cc:	mov	x5, x4
  4265d0:	ldrb	w6, [x4, #1]!
  4265d4:	ldrh	w7, [x3, w6, sxtw #1]
  4265d8:	tbnz	w7, #2, 4265bc <ferror@plt+0x22d1c>
  4265dc:	cmp	w6, #0x5f
  4265e0:	b.ne	4265f0 <ferror@plt+0x22d50>  // b.any
  4265e4:	add	x3, x5, #0x2
  4265e8:	str	x3, [x0]
  4265ec:	str	w2, [x1]
  4265f0:	mov	w0, #0x1                   	// #1
  4265f4:	b	4265fc <ferror@plt+0x22d5c>
  4265f8:	mov	w0, #0x0                   	// #0
  4265fc:	ret
  426600:	stp	x29, x30, [sp, #-48]!
  426604:	mov	w2, #0x5                   	// #5
  426608:	mov	x29, sp
  42660c:	stp	x19, x20, [sp, #16]
  426610:	mov	x20, x0
  426614:	adrp	x0, 458000 <_sch_istable+0x1478>
  426618:	str	x21, [sp, #32]
  42661c:	mov	x19, x1
  426620:	ldr	x21, [x0, #3776]
  426624:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  426628:	mov	x0, #0x0                   	// #0
  42662c:	add	x1, x1, #0x7fc
  426630:	bl	403700 <dcgettext@plt>
  426634:	mov	x1, x0
  426638:	mov	x3, x20
  42663c:	mov	x2, x19
  426640:	mov	x0, x21
  426644:	ldp	x19, x20, [sp, #16]
  426648:	ldr	x21, [sp, #32]
  42664c:	ldp	x29, x30, [sp], #48
  426650:	b	403880 <fprintf@plt>
  426654:	stp	x29, x30, [sp, #-48]!
  426658:	mov	x29, sp
  42665c:	stp	x19, x20, [sp, #16]
  426660:	ldr	w19, [x1]
  426664:	str	x21, [sp, #32]
  426668:	tbnz	w19, #31, 426678 <ferror@plt+0x22dd8>
  42666c:	ldr	w2, [x0, #128]
  426670:	cmp	w2, w19
  426674:	b.hi	4266b8 <ferror@plt+0x22e18>  // b.pmore
  426678:	adrp	x0, 458000 <_sch_istable+0x1478>
  42667c:	mov	w2, #0x5                   	// #5
  426680:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  426684:	add	x1, x1, #0x80d
  426688:	ldr	x20, [x0, #3776]
  42668c:	mov	x0, #0x0                   	// #0
  426690:	bl	403700 <dcgettext@plt>
  426694:	mov	x1, x0
  426698:	mov	w2, w19
  42669c:	mov	x0, x20
  4266a0:	bl	403880 <fprintf@plt>
  4266a4:	mov	x0, #0x0                   	// #0
  4266a8:	ldp	x19, x20, [sp, #16]
  4266ac:	ldr	x21, [sp, #32]
  4266b0:	ldp	x29, x30, [sp], #48
  4266b4:	ret
  4266b8:	ldr	w20, [x1, #4]
  4266bc:	tbz	w20, #31, 4266ec <ferror@plt+0x22e4c>
  4266c0:	adrp	x0, 458000 <_sch_istable+0x1478>
  4266c4:	mov	w2, #0x5                   	// #5
  4266c8:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  4266cc:	add	x1, x1, #0x82f
  4266d0:	ldr	x19, [x0, #3776]
  4266d4:	mov	x0, #0x0                   	// #0
  4266d8:	bl	403700 <dcgettext@plt>
  4266dc:	mov	x1, x0
  4266e0:	mov	w2, w20
  4266e4:	mov	x0, x19
  4266e8:	b	4266a0 <ferror@plt+0x22e00>
  4266ec:	ldr	x0, [x0, #136]
  4266f0:	mov	w21, w20
  4266f4:	add	x19, x0, w19, sxtw #3
  4266f8:	cmp	w21, #0xf
  4266fc:	ldr	x1, [x19]
  426700:	b.gt	42673c <ferror@plt+0x22e9c>
  426704:	lsr	w0, w20, #4
  426708:	mov	w2, #0xfffffff0            	// #-16
  42670c:	madd	w20, w0, w2, w20
  426710:	cbnz	x1, 42672c <ferror@plt+0x22e8c>
  426714:	mov	x0, #0x88                  	// #136
  426718:	bl	403290 <xmalloc@plt>
  42671c:	str	x0, [x19]
  426720:	mov	x2, #0x88                  	// #136
  426724:	mov	w1, #0x0                   	// #0
  426728:	bl	403280 <memset@plt>
  42672c:	ldr	x0, [x19]
  426730:	add	x0, x0, #0x8
  426734:	add	x0, x0, w20, sxtw #3
  426738:	b	4266a8 <ferror@plt+0x22e08>
  42673c:	cbnz	x1, 426758 <ferror@plt+0x22eb8>
  426740:	mov	x0, #0x88                  	// #136
  426744:	bl	403290 <xmalloc@plt>
  426748:	str	x0, [x19]
  42674c:	mov	x2, #0x88                  	// #136
  426750:	mov	w1, #0x0                   	// #0
  426754:	bl	403280 <memset@plt>
  426758:	sub	w21, w21, #0x10
  42675c:	ldr	x19, [x19]
  426760:	b	4266f8 <ferror@plt+0x22e58>
  426764:	stp	x29, x30, [sp, #-32]!
  426768:	mov	w2, #0x5                   	// #5
  42676c:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  426770:	mov	x29, sp
  426774:	stp	x19, x20, [sp, #16]
  426778:	mov	x19, x0
  42677c:	adrp	x0, 458000 <_sch_istable+0x1478>
  426780:	add	x1, x1, #0x852
  426784:	ldr	x20, [x0, #3776]
  426788:	mov	x0, #0x0                   	// #0
  42678c:	bl	403700 <dcgettext@plt>
  426790:	mov	x1, x0
  426794:	mov	x2, x19
  426798:	mov	x0, x20
  42679c:	ldp	x19, x20, [sp, #16]
  4267a0:	ldp	x29, x30, [sp], #32
  4267a4:	b	403880 <fprintf@plt>
  4267a8:	stp	x29, x30, [sp, #-32]!
  4267ac:	mov	w2, #0x5                   	// #5
  4267b0:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  4267b4:	mov	x29, sp
  4267b8:	stp	x19, x20, [sp, #16]
  4267bc:	mov	x19, x0
  4267c0:	adrp	x0, 458000 <_sch_istable+0x1478>
  4267c4:	add	x1, x1, #0x869
  4267c8:	ldr	x20, [x0, #3776]
  4267cc:	mov	x0, #0x0                   	// #0
  4267d0:	bl	403700 <dcgettext@plt>
  4267d4:	mov	x1, x0
  4267d8:	mov	x2, x19
  4267dc:	mov	x0, x20
  4267e0:	ldp	x19, x20, [sp, #16]
  4267e4:	ldp	x29, x30, [sp], #32
  4267e8:	b	403880 <fprintf@plt>
  4267ec:	stp	x29, x30, [sp, #-48]!
  4267f0:	mov	x29, sp
  4267f4:	stp	x19, x20, [sp, #16]
  4267f8:	mov	x19, x0
  4267fc:	ldr	w0, [x0, #44]
  426800:	str	x21, [sp, #32]
  426804:	mov	x21, x1
  426808:	ldr	w1, [x19, #40]
  42680c:	mov	w20, w2
  426810:	cmp	w1, w0
  426814:	b.cc	426830 <ferror@plt+0x22f90>  // b.lo, b.ul, b.last
  426818:	add	w0, w0, #0xa
  42681c:	str	w0, [x19, #44]
  426820:	ubfiz	x1, x0, #4, #32
  426824:	ldr	x0, [x19, #32]
  426828:	bl	4031e0 <xrealloc@plt>
  42682c:	str	x0, [x19, #32]
  426830:	ldr	w0, [x19, #40]
  426834:	ldr	x2, [x19, #32]
  426838:	ubfiz	x1, x0, #4, #32
  42683c:	add	w0, w0, #0x1
  426840:	add	x3, x2, x1
  426844:	str	x21, [x2, x1]
  426848:	ldr	x21, [sp, #32]
  42684c:	str	w20, [x3, #8]
  426850:	str	w0, [x19, #40]
  426854:	mov	w0, #0x1                   	// #1
  426858:	ldp	x19, x20, [sp, #16]
  42685c:	ldp	x29, x30, [sp], #48
  426860:	ret
  426864:	stp	x29, x30, [sp, #-48]!
  426868:	mov	x29, sp
  42686c:	stp	x19, x20, [sp, #16]
  426870:	sxtw	x19, w1
  426874:	str	x21, [sp, #32]
  426878:	mov	x21, x0
  42687c:	add	w0, w19, #0x1
  426880:	sxtw	x0, w0
  426884:	bl	403290 <xmalloc@plt>
  426888:	mov	x20, x0
  42688c:	mov	x2, x19
  426890:	mov	x1, x21
  426894:	bl	402f70 <memcpy@plt>
  426898:	mov	x0, x20
  42689c:	strb	wzr, [x20, x19]
  4268a0:	ldp	x19, x20, [sp, #16]
  4268a4:	ldr	x21, [sp, #32]
  4268a8:	ldp	x29, x30, [sp], #48
  4268ac:	ret
  4268b0:	stp	x29, x30, [sp, #-48]!
  4268b4:	mov	x29, sp
  4268b8:	stp	x19, x20, [sp, #16]
  4268bc:	mov	x20, x1
  4268c0:	mov	x1, x2
  4268c4:	ldr	w2, [x2]
  4268c8:	mov	x19, x0
  4268cc:	str	x21, [sp, #32]
  4268d0:	cbnz	w2, 426d60 <ferror@plt+0x234c0>
  4268d4:	ldr	w21, [x1, #4]
  4268d8:	tbz	w21, #31, 426d60 <ferror@plt+0x234c0>
  4268dc:	add	w1, w21, #0x22
  4268e0:	cmp	w1, #0x21
  4268e4:	b.ls	42692c <ferror@plt+0x2308c>  // b.plast
  4268e8:	adrp	x0, 458000 <_sch_istable+0x1478>
  4268ec:	mov	w2, #0x5                   	// #5
  4268f0:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  4268f4:	add	x1, x1, #0x94d
  4268f8:	ldr	x19, [x0, #3776]
  4268fc:	mov	x0, #0x0                   	// #0
  426900:	bl	403700 <dcgettext@plt>
  426904:	mov	x1, x0
  426908:	mov	w2, w21
  42690c:	mov	x0, x19
  426910:	bl	403880 <fprintf@plt>
  426914:	mov	x3, #0x0                   	// #0
  426918:	mov	x0, x3
  42691c:	ldp	x19, x20, [sp, #16]
  426920:	ldr	x21, [sp, #32]
  426924:	ldp	x29, x30, [sp], #48
  426928:	ret
  42692c:	neg	w21, w21
  426930:	add	x20, x20, w21, sxtw #3
  426934:	ldr	x3, [x20, #144]
  426938:	cbnz	x3, 426918 <ferror@plt+0x23078>
  42693c:	sub	w21, w21, #0x2
  426940:	cmp	w21, #0x20
  426944:	b.hi	426960 <ferror@plt+0x230c0>  // b.pmore
  426948:	adrp	x0, 43d000 <warn@@Base+0xeff8>
  42694c:	add	x0, x0, #0xd58
  426950:	ldrh	w0, [x0, w21, uxtw #1]
  426954:	adr	x1, 426960 <ferror@plt+0x230c0>
  426958:	add	x0, x1, w0, sxth #2
  42695c:	br	x0
  426960:	mov	w1, #0x4                   	// #4
  426964:	mov	w2, #0x0                   	// #0
  426968:	bl	42401c <ferror@plt+0x2077c>
  42696c:	mov	x3, x0
  426970:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  426974:	add	x1, x1, #0xa89
  426978:	mov	x2, x3
  42697c:	mov	x0, x19
  426980:	bl	4246d4 <ferror@plt+0x20e34>
  426984:	mov	x3, x0
  426988:	str	x0, [x20, #144]
  42698c:	b	426918 <ferror@plt+0x23078>
  426990:	mov	w1, #0x1                   	// #1
  426994:	mov	x0, x19
  426998:	mov	w2, #0x0                   	// #0
  42699c:	bl	42401c <ferror@plt+0x2077c>
  4269a0:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  4269a4:	mov	x3, x0
  4269a8:	add	x1, x1, #0x88a
  4269ac:	b	426978 <ferror@plt+0x230d8>
  4269b0:	mov	w1, #0x2                   	// #2
  4269b4:	mov	x0, x19
  4269b8:	mov	w2, #0x0                   	// #0
  4269bc:	bl	42401c <ferror@plt+0x2077c>
  4269c0:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  4269c4:	mov	x3, x0
  4269c8:	add	x1, x1, #0x898
  4269cc:	b	426978 <ferror@plt+0x230d8>
  4269d0:	mov	w1, #0x4                   	// #4
  4269d4:	mov	x0, x19
  4269d8:	mov	w2, #0x0                   	// #0
  4269dc:	bl	42401c <ferror@plt+0x2077c>
  4269e0:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  4269e4:	mov	x3, x0
  4269e8:	add	x1, x1, #0x8a7
  4269ec:	b	426978 <ferror@plt+0x230d8>
  4269f0:	mov	w2, #0x1                   	// #1
  4269f4:	mov	x0, x19
  4269f8:	mov	w1, w2
  4269fc:	bl	42401c <ferror@plt+0x2077c>
  426a00:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  426a04:	mov	x3, x0
  426a08:	add	x1, x1, #0x881
  426a0c:	b	426978 <ferror@plt+0x230d8>
  426a10:	mov	w1, #0x1                   	// #1
  426a14:	mov	x0, x19
  426a18:	mov	w2, #0x0                   	// #0
  426a1c:	bl	42401c <ferror@plt+0x2077c>
  426a20:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  426a24:	mov	x3, x0
  426a28:	add	x1, x1, #0x883
  426a2c:	b	426978 <ferror@plt+0x230d8>
  426a30:	mov	w1, #0x2                   	// #2
  426a34:	mov	x0, x19
  426a38:	mov	w2, #0x1                   	// #1
  426a3c:	bl	42401c <ferror@plt+0x2077c>
  426a40:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  426a44:	mov	x3, x0
  426a48:	add	x1, x1, #0x88f
  426a4c:	b	426978 <ferror@plt+0x230d8>
  426a50:	mov	w1, #0x4                   	// #4
  426a54:	mov	x0, x19
  426a58:	mov	w2, #0x1                   	// #1
  426a5c:	bl	42401c <ferror@plt+0x2077c>
  426a60:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  426a64:	mov	x3, x0
  426a68:	add	x1, x1, #0xa80
  426a6c:	b	426978 <ferror@plt+0x230d8>
  426a70:	mov	w1, #0x4                   	// #4
  426a74:	mov	x0, x19
  426a78:	mov	w2, #0x1                   	// #1
  426a7c:	bl	42401c <ferror@plt+0x2077c>
  426a80:	adrp	x1, 440000 <warn@@Base+0x11ff8>
  426a84:	mov	x3, x0
  426a88:	add	x1, x1, #0xb9b
  426a8c:	b	426978 <ferror@plt+0x230d8>
  426a90:	mov	w1, #0x4                   	// #4
  426a94:	mov	x0, x19
  426a98:	mov	w2, #0x1                   	// #1
  426a9c:	bl	42401c <ferror@plt+0x2077c>
  426aa0:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  426aa4:	mov	x3, x0
  426aa8:	add	x1, x1, #0x89e
  426aac:	b	426978 <ferror@plt+0x230d8>
  426ab0:	mov	x0, x19
  426ab4:	bl	424010 <ferror@plt+0x20770>
  426ab8:	adrp	x1, 440000 <warn@@Base+0x11ff8>
  426abc:	mov	x3, x0
  426ac0:	add	x1, x1, #0xb3d
  426ac4:	b	426978 <ferror@plt+0x230d8>
  426ac8:	mov	w1, #0x4                   	// #4
  426acc:	mov	x0, x19
  426ad0:	bl	424048 <ferror@plt+0x207a8>
  426ad4:	mov	x3, x0
  426ad8:	adrp	x1, 440000 <warn@@Base+0x11ff8>
  426adc:	add	x1, x1, #0xb6d
  426ae0:	b	426978 <ferror@plt+0x230d8>
  426ae4:	mov	w1, #0x8                   	// #8
  426ae8:	mov	x0, x19
  426aec:	bl	424048 <ferror@plt+0x207a8>
  426af0:	mov	x3, x0
  426af4:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  426af8:	add	x1, x1, #0x8b1
  426afc:	b	426978 <ferror@plt+0x230d8>
  426b00:	mov	w1, #0x8                   	// #8
  426b04:	mov	x0, x19
  426b08:	bl	424048 <ferror@plt+0x207a8>
  426b0c:	mov	x3, x0
  426b10:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  426b14:	add	x1, x1, #0x8ac
  426b18:	b	426978 <ferror@plt+0x230d8>
  426b1c:	mov	w1, #0x4                   	// #4
  426b20:	mov	x0, x19
  426b24:	mov	w2, #0x0                   	// #0
  426b28:	bl	42401c <ferror@plt+0x2077c>
  426b2c:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  426b30:	mov	x3, x0
  426b34:	add	x1, x1, #0x8b8
  426b38:	b	426978 <ferror@plt+0x230d8>
  426b3c:	mov	w1, #0x4                   	// #4
  426b40:	mov	x0, x19
  426b44:	bl	424050 <ferror@plt+0x207b0>
  426b48:	mov	x3, x0
  426b4c:	adrp	x1, 440000 <warn@@Base+0x11ff8>
  426b50:	add	x1, x1, #0xb49
  426b54:	b	426978 <ferror@plt+0x230d8>
  426b58:	mov	w1, #0x4                   	// #4
  426b5c:	mov	x0, x19
  426b60:	bl	424048 <ferror@plt+0x207a8>
  426b64:	mov	x3, x0
  426b68:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  426b6c:	add	x1, x1, #0x8c0
  426b70:	b	426978 <ferror@plt+0x230d8>
  426b74:	mov	w1, #0x8                   	// #8
  426b78:	mov	x0, x19
  426b7c:	bl	424048 <ferror@plt+0x207a8>
  426b80:	mov	x3, x0
  426b84:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  426b88:	add	x1, x1, #0x8c6
  426b8c:	b	426978 <ferror@plt+0x230d8>
  426b90:	mov	w2, #0x1                   	// #1
  426b94:	mov	x0, x19
  426b98:	mov	w1, w2
  426b9c:	bl	42401c <ferror@plt+0x2077c>
  426ba0:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  426ba4:	mov	x3, x0
  426ba8:	add	x1, x1, #0x8cb
  426bac:	b	426978 <ferror@plt+0x230d8>
  426bb0:	mov	w1, #0x1                   	// #1
  426bb4:	mov	x0, x19
  426bb8:	bl	424050 <ferror@plt+0x207b0>
  426bbc:	mov	x3, x0
  426bc0:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  426bc4:	add	x1, x1, #0x8d5
  426bc8:	b	426978 <ferror@plt+0x230d8>
  426bcc:	mov	w1, #0x2                   	// #2
  426bd0:	mov	x0, x19
  426bd4:	bl	424050 <ferror@plt+0x207b0>
  426bd8:	mov	x3, x0
  426bdc:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  426be0:	add	x1, x1, #0x8df
  426be4:	b	426978 <ferror@plt+0x230d8>
  426be8:	mov	w1, #0x4                   	// #4
  426bec:	mov	x0, x19
  426bf0:	bl	424050 <ferror@plt+0x207b0>
  426bf4:	mov	x3, x0
  426bf8:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  426bfc:	add	x1, x1, #0x8e9
  426c00:	b	426978 <ferror@plt+0x230d8>
  426c04:	mov	w1, #0x4                   	// #4
  426c08:	mov	x0, x19
  426c0c:	bl	424050 <ferror@plt+0x207b0>
  426c10:	mov	x3, x0
  426c14:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  426c18:	add	x1, x1, #0x9e4
  426c1c:	b	426978 <ferror@plt+0x230d8>
  426c20:	mov	w1, #0x8                   	// #8
  426c24:	mov	x0, x19
  426c28:	bl	424058 <ferror@plt+0x207b8>
  426c2c:	mov	x3, x0
  426c30:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  426c34:	add	x1, x1, #0x8fa
  426c38:	b	426978 <ferror@plt+0x230d8>
  426c3c:	mov	w1, #0x10                  	// #16
  426c40:	mov	x0, x19
  426c44:	bl	424058 <ferror@plt+0x207b8>
  426c48:	mov	x3, x0
  426c4c:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  426c50:	add	x1, x1, #0x8f3
  426c54:	b	426978 <ferror@plt+0x230d8>
  426c58:	mov	w1, #0x1                   	// #1
  426c5c:	mov	x0, x19
  426c60:	mov	w2, #0x0                   	// #0
  426c64:	bl	42401c <ferror@plt+0x2077c>
  426c68:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  426c6c:	mov	x3, x0
  426c70:	add	x1, x1, #0x902
  426c74:	b	426978 <ferror@plt+0x230d8>
  426c78:	mov	w1, #0x2                   	// #2
  426c7c:	mov	x0, x19
  426c80:	mov	w2, #0x0                   	// #0
  426c84:	bl	42401c <ferror@plt+0x2077c>
  426c88:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  426c8c:	mov	x3, x0
  426c90:	add	x1, x1, #0x90c
  426c94:	b	426978 <ferror@plt+0x230d8>
  426c98:	mov	w1, #0x4                   	// #4
  426c9c:	mov	x0, x19
  426ca0:	mov	w2, #0x0                   	// #0
  426ca4:	bl	42401c <ferror@plt+0x2077c>
  426ca8:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  426cac:	mov	x3, x0
  426cb0:	add	x1, x1, #0x916
  426cb4:	b	426978 <ferror@plt+0x230d8>
  426cb8:	mov	w1, #0x2                   	// #2
  426cbc:	mov	x0, x19
  426cc0:	mov	w2, #0x0                   	// #0
  426cc4:	bl	42401c <ferror@plt+0x2077c>
  426cc8:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  426ccc:	mov	x3, x0
  426cd0:	add	x1, x1, #0x920
  426cd4:	b	426978 <ferror@plt+0x230d8>
  426cd8:	mov	w1, #0x8                   	// #8
  426cdc:	mov	x0, x19
  426ce0:	mov	w2, #0x0                   	// #0
  426ce4:	bl	42401c <ferror@plt+0x2077c>
  426ce8:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  426cec:	mov	x3, x0
  426cf0:	add	x1, x1, #0x92f
  426cf4:	b	426978 <ferror@plt+0x230d8>
  426cf8:	mov	w1, #0x8                   	// #8
  426cfc:	mov	x0, x19
  426d00:	mov	w2, #0x1                   	// #1
  426d04:	bl	42401c <ferror@plt+0x2077c>
  426d08:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  426d0c:	mov	x3, x0
  426d10:	add	x1, x1, #0x926
  426d14:	b	426978 <ferror@plt+0x230d8>
  426d18:	mov	w1, #0x8                   	// #8
  426d1c:	mov	x0, x19
  426d20:	bl	424050 <ferror@plt+0x207b0>
  426d24:	mov	x3, x0
  426d28:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  426d2c:	add	x1, x1, #0x939
  426d30:	b	426978 <ferror@plt+0x230d8>
  426d34:	mov	w1, #0x8                   	// #8
  426d38:	mov	x0, x19
  426d3c:	mov	w2, #0x0                   	// #0
  426d40:	bl	42401c <ferror@plt+0x2077c>
  426d44:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  426d48:	mov	x3, x0
  426d4c:	add	x1, x1, #0x877
  426d50:	b	426978 <ferror@plt+0x230d8>
  426d54:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  426d58:	add	x1, x1, #0x943
  426d5c:	b	426978 <ferror@plt+0x230d8>
  426d60:	mov	x0, x20
  426d64:	bl	426654 <ferror@plt+0x22db4>
  426d68:	mov	x3, x0
  426d6c:	cbz	x0, 426918 <ferror@plt+0x23078>
  426d70:	ldr	x0, [x0]
  426d74:	cbnz	x0, 426d94 <ferror@plt+0x234f4>
  426d78:	mov	x0, x19
  426d7c:	mov	x1, x3
  426d80:	ldp	x19, x20, [sp, #16]
  426d84:	mov	x2, #0x0                   	// #0
  426d88:	ldr	x21, [sp, #32]
  426d8c:	ldp	x29, x30, [sp], #48
  426d90:	b	423fc0 <ferror@plt+0x20720>
  426d94:	mov	x3, x0
  426d98:	b	426918 <ferror@plt+0x23078>
  426d9c:	stp	x29, x30, [sp, #-48]!
  426da0:	mov	x29, sp
  426da4:	stp	x19, x20, [sp, #16]
  426da8:	mov	x19, x1
  426dac:	stp	x21, x22, [sp, #32]
  426db0:	mov	x22, x0
  426db4:	cbz	x1, 426dbc <ferror@plt+0x2351c>
  426db8:	str	wzr, [x1]
  426dbc:	ldr	x20, [x22]
  426dc0:	cmp	x2, x20
  426dc4:	b.ls	426e08 <ferror@plt+0x23568>  // b.plast
  426dc8:	ldrb	w0, [x20]
  426dcc:	cbz	w0, 426e08 <ferror@plt+0x23568>
  426dd0:	bl	4037d0 <__errno_location@plt>
  426dd4:	mov	x21, x0
  426dd8:	mov	x1, x22
  426ddc:	mov	x0, x20
  426de0:	mov	w2, #0x0                   	// #0
  426de4:	str	wzr, [x21]
  426de8:	bl	402fc0 <strtoul@plt>
  426dec:	cmn	x0, #0x1
  426df0:	b.ne	426e0c <ferror@plt+0x2356c>  // b.any
  426df4:	ldr	w1, [x21]
  426df8:	cbz	w1, 426e0c <ferror@plt+0x2356c>
  426dfc:	cbz	x19, 426e1c <ferror@plt+0x2357c>
  426e00:	mov	w0, #0x1                   	// #1
  426e04:	str	w0, [x19]
  426e08:	mov	x0, #0x0                   	// #0
  426e0c:	ldp	x19, x20, [sp, #16]
  426e10:	ldp	x21, x22, [sp, #32]
  426e14:	ldp	x29, x30, [sp], #48
  426e18:	ret
  426e1c:	mov	w2, #0x5                   	// #5
  426e20:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  426e24:	mov	x0, #0x0                   	// #0
  426e28:	add	x1, x1, #0x969
  426e2c:	bl	403700 <dcgettext@plt>
  426e30:	mov	x1, x0
  426e34:	mov	x0, x20
  426e38:	bl	426600 <ferror@plt+0x22d60>
  426e3c:	b	426e08 <ferror@plt+0x23568>
  426e40:	stp	x29, x30, [sp, #-48]!
  426e44:	mov	x29, sp
  426e48:	stp	x21, x22, [sp, #32]
  426e4c:	ldr	x21, [x0]
  426e50:	stp	x19, x20, [sp, #16]
  426e54:	mov	x20, x1
  426e58:	ldrb	w1, [x21]
  426e5c:	cmp	w1, #0x28
  426e60:	b.eq	426e7c <ferror@plt+0x235dc>  // b.none
  426e64:	str	wzr, [x20]
  426e68:	mov	x1, #0x0                   	// #0
  426e6c:	bl	426d9c <ferror@plt+0x234fc>
  426e70:	str	w0, [x20, #4]
  426e74:	mov	w0, #0x1                   	// #1
  426e78:	b	426eb4 <ferror@plt+0x23614>
  426e7c:	mov	x19, x0
  426e80:	add	x1, x21, #0x1
  426e84:	str	x1, [x0]
  426e88:	mov	x22, x2
  426e8c:	mov	x1, #0x0                   	// #0
  426e90:	bl	426d9c <ferror@plt+0x234fc>
  426e94:	str	w0, [x20]
  426e98:	ldr	x0, [x19]
  426e9c:	ldrb	w1, [x0]
  426ea0:	cmp	w1, #0x2c
  426ea4:	b.eq	426ec4 <ferror@plt+0x23624>  // b.none
  426ea8:	mov	x0, x21
  426eac:	bl	4267a8 <ferror@plt+0x22f08>
  426eb0:	mov	w0, #0x0                   	// #0
  426eb4:	ldp	x19, x20, [sp, #16]
  426eb8:	ldp	x21, x22, [sp, #32]
  426ebc:	ldp	x29, x30, [sp], #48
  426ec0:	ret
  426ec4:	add	x0, x0, #0x1
  426ec8:	str	x0, [x19]
  426ecc:	mov	x1, #0x0                   	// #0
  426ed0:	mov	x2, x22
  426ed4:	mov	x0, x19
  426ed8:	bl	426d9c <ferror@plt+0x234fc>
  426edc:	str	w0, [x20, #4]
  426ee0:	ldr	x0, [x19]
  426ee4:	ldrb	w1, [x0]
  426ee8:	cmp	w1, #0x29
  426eec:	b.ne	426ea8 <ferror@plt+0x23608>  // b.any
  426ef0:	add	x0, x0, #0x1
  426ef4:	str	x0, [x19]
  426ef8:	b	426e74 <ferror@plt+0x235d4>
  426efc:	stp	x29, x30, [sp, #-64]!
  426f00:	mov	x29, sp
  426f04:	stp	x19, x20, [sp, #16]
  426f08:	mov	x19, x1
  426f0c:	sub	w1, w4, #0x1
  426f10:	stp	x21, x22, [sp, #32]
  426f14:	mov	w20, w4
  426f18:	mov	x22, x3
  426f1c:	str	x23, [sp, #48]
  426f20:	mov	x21, x5
  426f24:	cmp	w1, #0x1
  426f28:	mov	x23, x2
  426f2c:	b.ls	426f48 <ferror@plt+0x236a8>  // b.plast
  426f30:	ldr	w1, [x19, #96]
  426f34:	cbz	w1, 426f48 <ferror@plt+0x236a8>
  426f38:	ldr	w1, [x19, #64]
  426f3c:	cbnz	w1, 426f6c <ferror@plt+0x236cc>
  426f40:	ldr	w1, [x19, #68]
  426f44:	cbz	w1, 426f6c <ferror@plt+0x236cc>
  426f48:	mov	x4, x21
  426f4c:	mov	w3, w20
  426f50:	mov	x2, x22
  426f54:	mov	x1, x23
  426f58:	ldp	x19, x20, [sp, #16]
  426f5c:	ldp	x21, x22, [sp, #32]
  426f60:	ldr	x23, [sp, #48]
  426f64:	ldp	x29, x30, [sp], #64
  426f68:	b	423ee8 <ferror@plt+0x20648>
  426f6c:	mov	x0, #0x28                  	// #40
  426f70:	bl	403290 <xmalloc@plt>
  426f74:	stur	xzr, [x0, #28]
  426f78:	ldr	x1, [x19, #120]
  426f7c:	stp	x1, x23, [x0]
  426f80:	str	x22, [x0, #16]
  426f84:	str	w20, [x0, #24]
  426f88:	str	x21, [x0, #32]
  426f8c:	ldp	x21, x22, [sp, #32]
  426f90:	ldr	x23, [sp, #48]
  426f94:	str	x0, [x19, #120]
  426f98:	mov	w0, #0x1                   	// #1
  426f9c:	ldp	x19, x20, [sp, #16]
  426fa0:	ldp	x29, x30, [sp], #64
  426fa4:	ret
  426fa8:	stp	x29, x30, [sp, #-48]!
  426fac:	mov	x29, sp
  426fb0:	stp	x19, x20, [sp, #16]
  426fb4:	mov	x20, x1
  426fb8:	ldr	x19, [x1]
  426fbc:	stp	x21, x22, [sp, #32]
  426fc0:	mov	x21, x0
  426fc4:	cbnz	x19, 426fe0 <ferror@plt+0x23740>
  426fc8:	mov	w0, #0x1                   	// #1
  426fcc:	str	xzr, [x20]
  426fd0:	ldp	x19, x20, [sp, #16]
  426fd4:	ldp	x21, x22, [sp, #32]
  426fd8:	ldp	x29, x30, [sp], #48
  426fdc:	ret
  426fe0:	ldp	x1, x2, [x19, #8]
  426fe4:	mov	x0, x21
  426fe8:	ldr	w3, [x19, #24]
  426fec:	ldr	x4, [x19, #32]
  426ff0:	bl	423ee8 <ferror@plt+0x20648>
  426ff4:	cbz	w0, 426fd0 <ferror@plt+0x23730>
  426ff8:	ldr	x22, [x19]
  426ffc:	mov	x0, x19
  427000:	bl	403510 <free@plt>
  427004:	mov	x19, x22
  427008:	b	426fc4 <ferror@plt+0x23724>
  42700c:	stp	x29, x30, [sp, #-64]!
  427010:	mov	x29, sp
  427014:	stp	x19, x20, [sp, #16]
  427018:	stp	x21, x22, [sp, #32]
  42701c:	mov	x22, x0
  427020:	mov	x21, x1
  427024:	mov	x0, x2
  427028:	mov	w1, w3
  42702c:	str	x23, [sp, #48]
  427030:	mov	w23, w4
  427034:	bl	426864 <ferror@plt+0x22fc4>
  427038:	mov	x20, x0
  42703c:	mov	x1, x0
  427040:	mov	w2, #0x0                   	// #0
  427044:	mov	x0, x22
  427048:	bl	424a6c <ferror@plt+0x211cc>
  42704c:	cbz	x0, 427074 <ferror@plt+0x237d4>
  427050:	mov	x19, x0
  427054:	mov	x0, x20
  427058:	bl	403510 <free@plt>
  42705c:	mov	x0, x19
  427060:	ldp	x19, x20, [sp, #16]
  427064:	ldp	x21, x22, [sp, #32]
  427068:	ldr	x23, [sp, #48]
  42706c:	ldp	x29, x30, [sp], #64
  427070:	ret
  427074:	ldr	x19, [x21]
  427078:	cbnz	x19, 4270b8 <ferror@plt+0x23818>
  42707c:	mov	x0, #0x28                  	// #40
  427080:	bl	403290 <xmalloc@plt>
  427084:	mov	x19, x0
  427088:	add	x1, x0, #0x18
  42708c:	stp	xzr, xzr, [x0, #16]
  427090:	mov	x2, x20
  427094:	ldr	x0, [x21]
  427098:	stp	x0, x20, [x19]
  42709c:	mov	x0, x22
  4270a0:	str	w23, [x19, #16]
  4270a4:	str	xzr, [x19, #32]
  4270a8:	bl	423fc0 <ferror@plt+0x20720>
  4270ac:	str	x19, [x21]
  4270b0:	str	x0, [x19, #32]
  4270b4:	b	4270ec <ferror@plt+0x2384c>
  4270b8:	ldr	x0, [x19, #8]
  4270bc:	ldrb	w1, [x20]
  4270c0:	ldrb	w2, [x0]
  4270c4:	cmp	w2, w1
  4270c8:	b.ne	4270f4 <ferror@plt+0x23854>  // b.any
  4270cc:	mov	x1, x20
  4270d0:	bl	4034b0 <strcmp@plt>
  4270d4:	cbnz	w0, 4270f4 <ferror@plt+0x23854>
  4270d8:	ldr	w0, [x19, #16]
  4270dc:	cbnz	w0, 4270e4 <ferror@plt+0x23844>
  4270e0:	str	w23, [x19, #16]
  4270e4:	mov	x0, x20
  4270e8:	bl	403510 <free@plt>
  4270ec:	ldr	x19, [x19, #32]
  4270f0:	b	42705c <ferror@plt+0x237bc>
  4270f4:	ldr	x19, [x19]
  4270f8:	b	427078 <ferror@plt+0x237d8>
  4270fc:	stp	x29, x30, [sp, #-80]!
  427100:	mov	x29, sp
  427104:	stp	x19, x20, [sp, #16]
  427108:	mov	x20, x4
  42710c:	stp	x21, x22, [sp, #32]
  427110:	mov	x21, x0
  427114:	mov	x22, x2
  427118:	stp	x23, x24, [sp, #48]
  42711c:	mov	x23, x1
  427120:	cbz	x4, 427128 <ferror@plt+0x23888>
  427124:	str	wzr, [x4]
  427128:	ldr	w0, [x22]
  42712c:	cmp	w0, #0x29
  427130:	b.hi	427150 <ferror@plt+0x238b0>  // b.pmore
  427134:	cmp	w0, #0x17
  427138:	b.hi	427198 <ferror@plt+0x238f8>  // b.pmore
  42713c:	cmp	w0, #0x1
  427140:	b.eq	427248 <ferror@plt+0x239a8>  // b.none
  427144:	cmp	w0, #0x4
  427148:	b.eq	427280 <ferror@plt+0x239e0>  // b.none
  42714c:	cbz	w0, 4271bc <ferror@plt+0x2391c>
  427150:	adrp	x0, 458000 <_sch_istable+0x1478>
  427154:	mov	w2, #0x5                   	// #5
  427158:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42715c:	add	x1, x1, #0x97a
  427160:	ldr	x19, [x0, #3776]
  427164:	mov	x0, #0x0                   	// #0
  427168:	bl	403700 <dcgettext@plt>
  42716c:	mov	x1, x0
  427170:	ldr	w2, [x22]
  427174:	mov	x0, x19
  427178:	bl	403880 <fprintf@plt>
  42717c:	mov	x19, #0x0                   	// #0
  427180:	mov	x0, x19
  427184:	ldp	x19, x20, [sp, #16]
  427188:	ldp	x21, x22, [sp, #32]
  42718c:	ldp	x23, x24, [sp, #48]
  427190:	ldp	x29, x30, [sp], #80
  427194:	ret
  427198:	sub	w0, w0, #0x18
  42719c:	cmp	w0, #0x11
  4271a0:	b.hi	427150 <ferror@plt+0x238b0>  // b.pmore
  4271a4:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  4271a8:	add	x1, x1, #0xd9c
  4271ac:	ldrh	w0, [x1, w0, uxtw #1]
  4271b0:	adr	x1, 4271bc <ferror@plt+0x2391c>
  4271b4:	add	x0, x1, w0, sxth #2
  4271b8:	br	x0
  4271bc:	cbnz	x3, 4271dc <ferror@plt+0x2393c>
  4271c0:	ldr	w3, [x22, #24]
  4271c4:	add	x1, x23, #0x1a0
  4271c8:	ldr	x2, [x22, #16]
  4271cc:	mov	x0, x21
  4271d0:	mov	w4, #0x0                   	// #0
  4271d4:	bl	42700c <ferror@plt+0x2376c>
  4271d8:	b	427278 <ferror@plt+0x239d8>
  4271dc:	mov	x1, x3
  4271e0:	mov	x0, x21
  4271e4:	bl	426358 <ferror@plt+0x22ab8>
  4271e8:	mov	x20, x0
  4271ec:	cbz	x0, 4271c0 <ferror@plt+0x23920>
  4271f0:	ldr	x1, [x20]
  4271f4:	cbz	x1, 4271c0 <ferror@plt+0x23920>
  4271f8:	mov	x0, x21
  4271fc:	bl	4263a0 <ferror@plt+0x22b00>
  427200:	mov	x19, x0
  427204:	cbz	x0, 42717c <ferror@plt+0x238dc>
  427208:	mov	x1, x0
  42720c:	mov	x0, x21
  427210:	bl	424b1c <ferror@plt+0x2127c>
  427214:	mov	x24, x0
  427218:	cbz	x0, 427240 <ferror@plt+0x239a0>
  42721c:	bl	402fd0 <strlen@plt>
  427220:	ldr	w2, [x22, #24]
  427224:	cmp	w2, w0
  427228:	b.ne	427240 <ferror@plt+0x239a0>  // b.any
  42722c:	ldr	x1, [x22, #16]
  427230:	sxtw	x2, w2
  427234:	mov	x0, x24
  427238:	bl	403210 <strncmp@plt>
  42723c:	cbz	w0, 427180 <ferror@plt+0x238e0>
  427240:	add	x20, x20, #0x8
  427244:	b	4271f0 <ferror@plt+0x23950>
  427248:	ldr	x2, [x22, #16]
  42724c:	mov	x1, x23
  427250:	mov	x0, x21
  427254:	mov	x4, #0x0                   	// #0
  427258:	bl	4270fc <ferror@plt+0x2385c>
  42725c:	mov	x3, x0
  427260:	cbz	x0, 42717c <ferror@plt+0x238dc>
  427264:	ldr	x2, [x22, #24]
  427268:	mov	x1, x23
  42726c:	mov	x0, x21
  427270:	mov	x4, #0x0                   	// #0
  427274:	bl	4270fc <ferror@plt+0x2385c>
  427278:	mov	x19, x0
  42727c:	b	427180 <ferror@plt+0x238e0>
  427280:	add	x3, sp, #0x48
  427284:	mov	x1, x22
  427288:	mov	w2, #0x14                  	// #20
  42728c:	mov	w0, #0x3                   	// #3
  427290:	bl	402f90 <cplus_demangle_print@plt>
  427294:	mov	x19, x0
  427298:	cbnz	x0, 4272c4 <ferror@plt+0x23a24>
  42729c:	adrp	x1, 458000 <_sch_istable+0x1478>
  4272a0:	mov	w2, #0x5                   	// #5
  4272a4:	ldr	x20, [x1, #3776]
  4272a8:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  4272ac:	add	x1, x1, #0x99e
  4272b0:	bl	403700 <dcgettext@plt>
  4272b4:	mov	x1, x0
  4272b8:	mov	x0, x20
  4272bc:	bl	403880 <fprintf@plt>
  4272c0:	b	427180 <ferror@plt+0x238e0>
  4272c4:	bl	402fd0 <strlen@plt>
  4272c8:	mov	w3, w0
  4272cc:	mov	x2, x19
  4272d0:	add	x1, x23, #0x1a0
  4272d4:	mov	x0, x21
  4272d8:	mov	w4, #0x9                   	// #9
  4272dc:	bl	42700c <ferror@plt+0x2376c>
  4272e0:	mov	x20, x0
  4272e4:	mov	x0, x19
  4272e8:	mov	x19, x20
  4272ec:	bl	403510 <free@plt>
  4272f0:	b	427180 <ferror@plt+0x238e0>
  4272f4:	ldr	x2, [x22, #16]
  4272f8:	mov	x1, x23
  4272fc:	mov	x0, x21
  427300:	mov	x4, #0x0                   	// #0
  427304:	mov	x3, #0x0                   	// #0
  427308:	bl	4270fc <ferror@plt+0x2385c>
  42730c:	mov	x19, x0
  427310:	cbz	x0, 42717c <ferror@plt+0x238dc>
  427314:	ldr	w0, [x22]
  427318:	sub	w0, w0, #0x19
  42731c:	cmp	w0, #0xa
  427320:	b.hi	42733c <ferror@plt+0x23a9c>  // b.pmore
  427324:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  427328:	add	x1, x1, #0xdc0
  42732c:	ldrb	w0, [x1, w0, uxtw]
  427330:	adr	x1, 42733c <ferror@plt+0x23a9c>
  427334:	add	x0, x1, w0, sxtb #2
  427338:	br	x0
  42733c:	bl	403400 <abort@plt>
  427340:	mov	x1, x19
  427344:	mov	x0, x21
  427348:	bl	4244c4 <ferror@plt+0x20c24>
  42734c:	b	427278 <ferror@plt+0x239d8>
  427350:	mov	x1, x19
  427354:	mov	x0, x21
  427358:	bl	424488 <ferror@plt+0x20be8>
  42735c:	b	427278 <ferror@plt+0x239d8>
  427360:	mov	x1, x19
  427364:	mov	x0, x21
  427368:	bl	424184 <ferror@plt+0x208e4>
  42736c:	b	427278 <ferror@plt+0x239d8>
  427370:	mov	x1, x19
  427374:	mov	x0, x21
  427378:	bl	424230 <ferror@plt+0x20990>
  42737c:	b	427278 <ferror@plt+0x239d8>
  427380:	ldr	x2, [x22, #16]
  427384:	cbnz	x2, 4273c8 <ferror@plt+0x23b28>
  427388:	mov	x0, x21
  42738c:	bl	424010 <ferror@plt+0x20770>
  427390:	mov	x19, x0
  427394:	cbz	x0, 42717c <ferror@plt+0x238dc>
  427398:	ldr	x2, [x22, #24]
  42739c:	add	x3, sp, #0x48
  4273a0:	mov	x1, x23
  4273a4:	mov	x0, x21
  4273a8:	bl	4276c8 <ferror@plt+0x23e28>
  4273ac:	mov	x2, x0
  4273b0:	cbz	x0, 42717c <ferror@plt+0x238dc>
  4273b4:	ldr	w3, [sp, #72]
  4273b8:	mov	x1, x19
  4273bc:	mov	x0, x21
  4273c0:	bl	4241cc <ferror@plt+0x2092c>
  4273c4:	b	427278 <ferror@plt+0x239d8>
  4273c8:	mov	x1, x23
  4273cc:	mov	x0, x21
  4273d0:	mov	x4, #0x0                   	// #0
  4273d4:	mov	x3, #0x0                   	// #0
  4273d8:	bl	4270fc <ferror@plt+0x2385c>
  4273dc:	b	427390 <ferror@plt+0x23af0>
  4273e0:	add	x3, sp, #0x48
  4273e4:	mov	x1, x22
  4273e8:	mov	w2, #0x14                  	// #20
  4273ec:	mov	w0, #0x3                   	// #3
  4273f0:	bl	402f90 <cplus_demangle_print@plt>
  4273f4:	mov	x19, x0
  4273f8:	cbnz	x0, 427414 <ferror@plt+0x23b74>
  4273fc:	adrp	x1, 458000 <_sch_istable+0x1478>
  427400:	mov	w2, #0x5                   	// #5
  427404:	ldr	x20, [x1, #3776]
  427408:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42740c:	add	x1, x1, #0x9c2
  427410:	b	4272b0 <ferror@plt+0x23a10>
  427414:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  427418:	add	x1, x1, #0x883
  42741c:	bl	4034b0 <strcmp@plt>
  427420:	cbnz	w0, 427438 <ferror@plt+0x23b98>
  427424:	mov	w2, #0x0                   	// #0
  427428:	mov	w1, #0x1                   	// #1
  42742c:	mov	x0, x21
  427430:	bl	42401c <ferror@plt+0x2077c>
  427434:	b	4272e0 <ferror@plt+0x23a40>
  427438:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42743c:	mov	x0, x19
  427440:	add	x1, x1, #0x9e7
  427444:	bl	4034b0 <strcmp@plt>
  427448:	cbnz	w0, 42745c <ferror@plt+0x23bbc>
  42744c:	mov	x0, x21
  427450:	mov	w1, #0x1                   	// #1
  427454:	bl	424050 <ferror@plt+0x207b0>
  427458:	b	4272e0 <ferror@plt+0x23a40>
  42745c:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  427460:	mov	x0, x19
  427464:	add	x1, x1, #0x88a
  427468:	bl	4034b0 <strcmp@plt>
  42746c:	cbz	w0, 427424 <ferror@plt+0x23b84>
  427470:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  427474:	mov	x0, x19
  427478:	add	x1, x1, #0x8b1
  42747c:	bl	4034b0 <strcmp@plt>
  427480:	cbnz	w0, 427494 <ferror@plt+0x23bf4>
  427484:	mov	w1, #0x8                   	// #8
  427488:	mov	x0, x21
  42748c:	bl	424048 <ferror@plt+0x207a8>
  427490:	b	4272e0 <ferror@plt+0x23a40>
  427494:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  427498:	mov	x0, x19
  42749c:	add	x1, x1, #0x8ac
  4274a0:	bl	4034b0 <strcmp@plt>
  4274a4:	cbz	w0, 427484 <ferror@plt+0x23be4>
  4274a8:	adrp	x1, 440000 <warn@@Base+0x11ff8>
  4274ac:	mov	x0, x19
  4274b0:	add	x1, x1, #0xb6d
  4274b4:	bl	4034b0 <strcmp@plt>
  4274b8:	cbnz	w0, 4274c4 <ferror@plt+0x23c24>
  4274bc:	mov	w1, #0x4                   	// #4
  4274c0:	b	427488 <ferror@plt+0x23be8>
  4274c4:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  4274c8:	mov	x0, x19
  4274cc:	add	x1, x1, #0x9ec
  4274d0:	bl	4034b0 <strcmp@plt>
  4274d4:	cbnz	w0, 4274e0 <ferror@plt+0x23c40>
  4274d8:	mov	w1, #0x10                  	// #16
  4274dc:	b	427488 <ferror@plt+0x23be8>
  4274e0:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  4274e4:	mov	x0, x19
  4274e8:	add	x1, x1, #0x881
  4274ec:	bl	4034b0 <strcmp@plt>
  4274f0:	cbnz	w0, 4274fc <ferror@plt+0x23c5c>
  4274f4:	mov	w2, #0x1                   	// #1
  4274f8:	b	427428 <ferror@plt+0x23b88>
  4274fc:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  427500:	mov	x0, x19
  427504:	add	x1, x1, #0xa89
  427508:	bl	4034b0 <strcmp@plt>
  42750c:	cbnz	w0, 42751c <ferror@plt+0x23c7c>
  427510:	mov	w2, #0x0                   	// #0
  427514:	mov	w1, #0x4                   	// #4
  427518:	b	42742c <ferror@plt+0x23b8c>
  42751c:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  427520:	mov	x0, x19
  427524:	add	x1, x1, #0xa80
  427528:	bl	4034b0 <strcmp@plt>
  42752c:	cbnz	w0, 427538 <ferror@plt+0x23c98>
  427530:	mov	w2, #0x1                   	// #1
  427534:	b	427514 <ferror@plt+0x23c74>
  427538:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42753c:	mov	x0, x19
  427540:	add	x1, x1, #0x8a7
  427544:	bl	4034b0 <strcmp@plt>
  427548:	cbz	w0, 427510 <ferror@plt+0x23c70>
  42754c:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  427550:	mov	x0, x19
  427554:	add	x1, x1, #0x89e
  427558:	bl	4034b0 <strcmp@plt>
  42755c:	cbz	w0, 427530 <ferror@plt+0x23c90>
  427560:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  427564:	mov	x0, x19
  427568:	add	x1, x1, #0xa00
  42756c:	bl	4034b0 <strcmp@plt>
  427570:	cbnz	w0, 427580 <ferror@plt+0x23ce0>
  427574:	mov	w2, #0x0                   	// #0
  427578:	mov	w1, #0x10                  	// #16
  42757c:	b	42742c <ferror@plt+0x23b8c>
  427580:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  427584:	mov	x0, x19
  427588:	add	x1, x1, #0x9f7
  42758c:	bl	4034b0 <strcmp@plt>
  427590:	cbnz	w0, 42759c <ferror@plt+0x23cfc>
  427594:	mov	w2, #0x1                   	// #1
  427598:	b	427578 <ferror@plt+0x23cd8>
  42759c:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  4275a0:	mov	x0, x19
  4275a4:	add	x1, x1, #0x898
  4275a8:	bl	4034b0 <strcmp@plt>
  4275ac:	cbnz	w0, 4275bc <ferror@plt+0x23d1c>
  4275b0:	mov	w2, #0x0                   	// #0
  4275b4:	mov	w1, #0x2                   	// #2
  4275b8:	b	42742c <ferror@plt+0x23b8c>
  4275bc:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  4275c0:	mov	x0, x19
  4275c4:	add	x1, x1, #0x88f
  4275c8:	bl	4034b0 <strcmp@plt>
  4275cc:	cbnz	w0, 4275d8 <ferror@plt+0x23d38>
  4275d0:	mov	w2, #0x1                   	// #1
  4275d4:	b	4275b4 <ferror@plt+0x23d14>
  4275d8:	adrp	x1, 440000 <warn@@Base+0x11ff8>
  4275dc:	mov	x0, x19
  4275e0:	add	x1, x1, #0xb3d
  4275e4:	bl	4034b0 <strcmp@plt>
  4275e8:	cbnz	w0, 4275f8 <ferror@plt+0x23d58>
  4275ec:	mov	x0, x21
  4275f0:	bl	424010 <ferror@plt+0x20770>
  4275f4:	b	4272e0 <ferror@plt+0x23a40>
  4275f8:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  4275fc:	mov	x0, x19
  427600:	add	x1, x1, #0xaba
  427604:	bl	4034b0 <strcmp@plt>
  427608:	cbz	w0, 427530 <ferror@plt+0x23c90>
  42760c:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  427610:	mov	x0, x19
  427614:	add	x1, x1, #0x92f
  427618:	bl	4034b0 <strcmp@plt>
  42761c:	cbnz	w0, 42762c <ferror@plt+0x23d8c>
  427620:	mov	w2, #0x0                   	// #0
  427624:	mov	w1, #0x8                   	// #8
  427628:	b	42742c <ferror@plt+0x23b8c>
  42762c:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  427630:	mov	x0, x19
  427634:	add	x1, x1, #0x926
  427638:	bl	4034b0 <strcmp@plt>
  42763c:	cbnz	w0, 427648 <ferror@plt+0x23da8>
  427640:	mov	w2, #0x1                   	// #1
  427644:	b	427624 <ferror@plt+0x23d84>
  427648:	adrp	x1, 433000 <warn@@Base+0x4ff8>
  42764c:	mov	x0, x19
  427650:	add	x1, x1, #0x1e0
  427654:	bl	4034b0 <strcmp@plt>
  427658:	cbnz	w0, 42769c <ferror@plt+0x23dfc>
  42765c:	cbnz	x20, 42768c <ferror@plt+0x23dec>
  427660:	adrp	x0, 458000 <_sch_istable+0x1478>
  427664:	mov	w2, #0x5                   	// #5
  427668:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42766c:	add	x1, x1, #0xa09
  427670:	ldr	x21, [x0, #3776]
  427674:	mov	x0, #0x0                   	// #0
  427678:	bl	403700 <dcgettext@plt>
  42767c:	mov	x1, x0
  427680:	mov	x0, x21
  427684:	bl	403880 <fprintf@plt>
  427688:	b	4272e4 <ferror@plt+0x23a44>
  42768c:	mov	w0, #0x1                   	// #1
  427690:	str	w0, [x20]
  427694:	mov	x20, #0x0                   	// #0
  427698:	b	4272e4 <ferror@plt+0x23a44>
  42769c:	adrp	x0, 458000 <_sch_istable+0x1478>
  4276a0:	mov	w2, #0x5                   	// #5
  4276a4:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  4276a8:	add	x1, x1, #0xa27
  4276ac:	ldr	x20, [x0, #3776]
  4276b0:	mov	x0, #0x0                   	// #0
  4276b4:	bl	403700 <dcgettext@plt>
  4276b8:	mov	x1, x0
  4276bc:	mov	x0, x20
  4276c0:	bl	403880 <fprintf@plt>
  4276c4:	b	427694 <ferror@plt+0x23df4>
  4276c8:	stp	x29, x30, [sp, #-112]!
  4276cc:	mov	x29, sp
  4276d0:	stp	x23, x24, [sp, #48]
  4276d4:	mov	x23, x3
  4276d8:	mov	x24, x0
  4276dc:	mov	x0, #0x50                  	// #80
  4276e0:	stp	x19, x20, [sp, #16]
  4276e4:	mov	x20, x2
  4276e8:	stp	x21, x22, [sp, #32]
  4276ec:	mov	w21, #0x0                   	// #0
  4276f0:	mov	w22, #0xa                   	// #10
  4276f4:	stp	x25, x26, [sp, #64]
  4276f8:	mov	x25, x1
  4276fc:	stp	x27, x28, [sp, #80]
  427700:	bl	403290 <xmalloc@plt>
  427704:	mov	x19, x0
  427708:	mov	w27, #0x1                   	// #1
  42770c:	str	wzr, [x23]
  427710:	cbnz	x20, 42771c <ferror@plt+0x23e7c>
  427714:	str	xzr, [x19, w21, uxtw #3]
  427718:	b	42775c <ferror@plt+0x23ebc>
  42771c:	ldr	w0, [x20]
  427720:	cmp	w0, #0x2e
  427724:	b.eq	42777c <ferror@plt+0x23edc>  // b.none
  427728:	adrp	x0, 458000 <_sch_istable+0x1478>
  42772c:	mov	w2, #0x5                   	// #5
  427730:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  427734:	add	x1, x1, #0xa4c
  427738:	ldr	x20, [x0, #3776]
  42773c:	mov	x0, #0x0                   	// #0
  427740:	bl	403700 <dcgettext@plt>
  427744:	mov	x1, x0
  427748:	mov	x0, x20
  42774c:	bl	403880 <fprintf@plt>
  427750:	mov	x0, x19
  427754:	mov	x19, #0x0                   	// #0
  427758:	bl	403510 <free@plt>
  42775c:	mov	x0, x19
  427760:	ldp	x19, x20, [sp, #16]
  427764:	ldp	x21, x22, [sp, #32]
  427768:	ldp	x23, x24, [sp, #48]
  42776c:	ldp	x25, x26, [sp, #64]
  427770:	ldp	x27, x28, [sp, #80]
  427774:	ldp	x29, x30, [sp], #112
  427778:	ret
  42777c:	ldr	x2, [x20, #16]
  427780:	cbz	x2, 427714 <ferror@plt+0x23e74>
  427784:	add	x4, sp, #0x6c
  427788:	mov	x1, x25
  42778c:	mov	x0, x24
  427790:	mov	x3, #0x0                   	// #0
  427794:	bl	4270fc <ferror@plt+0x2385c>
  427798:	mov	x26, x0
  42779c:	cbnz	x0, 4277bc <ferror@plt+0x23f1c>
  4277a0:	ldr	w0, [sp, #108]
  4277a4:	cbz	w0, 427750 <ferror@plt+0x23eb0>
  4277a8:	mov	w28, w21
  4277ac:	str	w27, [x23]
  4277b0:	mov	w21, w28
  4277b4:	ldr	x20, [x20, #24]
  4277b8:	b	427710 <ferror@plt+0x23e70>
  4277bc:	add	w28, w21, #0x1
  4277c0:	cmp	w28, w22
  4277c4:	b.cc	4277dc <ferror@plt+0x23f3c>  // b.lo, b.ul, b.last
  4277c8:	add	w22, w22, #0xa
  4277cc:	mov	x0, x19
  4277d0:	ubfiz	x1, x22, #3, #32
  4277d4:	bl	4031e0 <xrealloc@plt>
  4277d8:	mov	x19, x0
  4277dc:	str	x26, [x19, w21, uxtw #3]
  4277e0:	b	4277b0 <ferror@plt+0x23f10>
  4277e4:	stp	x29, x30, [sp, #-112]!
  4277e8:	mov	x29, sp
  4277ec:	stp	x21, x22, [sp, #32]
  4277f0:	mov	x21, x0
  4277f4:	ldr	x22, [x1]
  4277f8:	stp	x19, x20, [sp, #16]
  4277fc:	mov	x20, x1
  427800:	stp	x23, x24, [sp, #48]
  427804:	mov	x19, x2
  427808:	stp	x25, x26, [sp, #64]
  42780c:	ldrb	w0, [x22]
  427810:	cmp	w0, #0x54
  427814:	b.hi	427844 <ferror@plt+0x23fa4>  // b.pmore
  427818:	cmp	w0, #0x40
  42781c:	b.ls	427ce0 <ferror@plt+0x24440>  // b.plast
  427820:	sub	w0, w0, #0x41
  427824:	cmp	w0, #0x13
  427828:	b.hi	427ce0 <ferror@plt+0x24440>  // b.pmore
  42782c:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  427830:	add	x1, x1, #0xdcc
  427834:	ldrh	w0, [x1, w0, uxtw #1]
  427838:	adr	x1, 427844 <ferror@plt+0x23fa4>
  42783c:	add	x0, x1, w0, sxth #2
  427840:	br	x0
  427844:	cmp	w0, #0x70
  427848:	b.ne	427ce0 <ferror@plt+0x24440>  // b.any
  42784c:	add	x22, x22, #0x1
  427850:	str	x22, [x20]
  427854:	mov	x2, x19
  427858:	mov	x1, x20
  42785c:	mov	x0, x21
  427860:	bl	4277e4 <ferror@plt+0x23f44>
  427864:	cbnz	w0, 427870 <ferror@plt+0x23fd0>
  427868:	mov	w23, #0x0                   	// #0
  42786c:	b	427878 <ferror@plt+0x23fd8>
  427870:	cbnz	x19, 427894 <ferror@plt+0x23ff4>
  427874:	mov	w23, #0x1                   	// #1
  427878:	mov	w0, w23
  42787c:	ldp	x19, x20, [sp, #16]
  427880:	ldp	x21, x22, [sp, #32]
  427884:	ldp	x23, x24, [sp, #48]
  427888:	ldp	x25, x26, [sp, #64]
  42788c:	ldp	x29, x30, [sp], #112
  427890:	ret
  427894:	ldr	x1, [x19]
  427898:	ldr	x0, [x21]
  42789c:	bl	424184 <ferror@plt+0x208e4>
  4278a0:	str	x0, [x19]
  4278a4:	b	427874 <ferror@plt+0x23fd4>
  4278a8:	add	x22, x22, #0x1
  4278ac:	str	x22, [x20]
  4278b0:	mov	x1, x20
  4278b4:	mov	x0, x21
  4278b8:	bl	4277e4 <ferror@plt+0x23f44>
  4278bc:	cbz	w0, 427868 <ferror@plt+0x23fc8>
  4278c0:	cbz	x19, 427874 <ferror@plt+0x23fd4>
  4278c4:	ldr	x1, [x19]
  4278c8:	ldr	x0, [x21]
  4278cc:	bl	424230 <ferror@plt+0x20990>
  4278d0:	b	4278a0 <ferror@plt+0x24000>
  4278d4:	adrp	x2, 456000 <warn@@Base+0x27ff8>
  4278d8:	add	x2, x2, #0xb88
  4278dc:	add	x0, x22, #0x1
  4278e0:	mov	x23, #0x0                   	// #0
  4278e4:	mov	x3, #0xa                   	// #10
  4278e8:	str	x0, [x20]
  4278ec:	ldr	x1, [x20]
  4278f0:	ldrb	w0, [x1]
  4278f4:	cmp	w0, #0x5f
  4278f8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4278fc:	b.ne	42796c <ferror@plt+0x240cc>  // b.any
  427900:	cmp	w0, #0x5f
  427904:	b.ne	427974 <ferror@plt+0x240d4>  // b.any
  427908:	add	x1, x1, #0x1
  42790c:	str	x1, [x20]
  427910:	mov	x2, x19
  427914:	mov	x0, x21
  427918:	mov	x1, x20
  42791c:	bl	4277e4 <ferror@plt+0x23f44>
  427920:	cbz	w0, 427868 <ferror@plt+0x23fc8>
  427924:	cbz	x19, 427874 <ferror@plt+0x23fd4>
  427928:	ldr	x0, [x21]
  42792c:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  427930:	add	x1, x1, #0xa89
  427934:	bl	42497c <ferror@plt+0x210dc>
  427938:	mov	x2, x0
  42793c:	cbnz	x0, 427950 <ferror@plt+0x240b0>
  427940:	ldr	x0, [x21]
  427944:	mov	w1, #0x4                   	// #4
  427948:	bl	42401c <ferror@plt+0x2077c>
  42794c:	mov	x2, x0
  427950:	ldr	x1, [x19]
  427954:	mov	x4, x23
  427958:	ldr	x0, [x21]
  42795c:	mov	w5, #0x0                   	// #0
  427960:	mov	x3, #0x0                   	// #0
  427964:	bl	4242d0 <ferror@plt+0x20a30>
  427968:	b	4278a0 <ferror@plt+0x24000>
  42796c:	ldrh	w4, [x2, w0, sxtw #1]
  427970:	tbnz	w4, #2, 42797c <ferror@plt+0x240dc>
  427974:	mov	x0, x22
  427978:	b	427d5c <ferror@plt+0x244bc>
  42797c:	sub	w0, w0, #0x30
  427980:	add	x1, x1, #0x1
  427984:	str	x1, [x20]
  427988:	sxtw	x0, w0
  42798c:	madd	x23, x23, x3, x0
  427990:	b	4278ec <ferror@plt+0x2404c>
  427994:	add	x0, x22, #0x1
  427998:	str	x0, [x20]
  42799c:	add	x1, sp, #0x60
  4279a0:	mov	x0, x20
  4279a4:	bl	426580 <ferror@plt+0x22ce0>
  4279a8:	cbz	w0, 427974 <ferror@plt+0x240d4>
  4279ac:	ldr	w1, [x21, #40]
  4279b0:	ldr	w0, [sp, #96]
  4279b4:	cmp	w1, w0
  4279b8:	b.ls	427974 <ferror@plt+0x240d4>  // b.plast
  4279bc:	ldr	x1, [x21, #32]
  4279c0:	ubfiz	x0, x0, #4, #32
  4279c4:	mov	x2, x19
  4279c8:	ldr	x0, [x1, x0]
  4279cc:	add	x1, sp, #0x68
  4279d0:	str	x0, [sp, #104]
  4279d4:	mov	x0, x21
  4279d8:	bl	4277e4 <ferror@plt+0x23f44>
  4279dc:	cbnz	w0, 427874 <ferror@plt+0x23fd4>
  4279e0:	b	427868 <ferror@plt+0x23fc8>
  4279e4:	add	x0, x22, #0x1
  4279e8:	str	x0, [x20]
  4279ec:	cbz	x2, 427a50 <ferror@plt+0x241b0>
  4279f0:	add	x2, sp, #0x68
  4279f4:	add	x3, sp, #0x60
  4279f8:	mov	x1, x20
  4279fc:	mov	x0, x21
  427a00:	bl	4287b4 <ferror@plt+0x24f14>
  427a04:	cbz	w0, 427868 <ferror@plt+0x23fc8>
  427a08:	ldr	x0, [x20]
  427a0c:	ldrb	w1, [x0]
  427a10:	cmp	w1, #0x5f
  427a14:	b.ne	427974 <ferror@plt+0x240d4>  // b.any
  427a18:	add	x0, x0, #0x1
  427a1c:	str	x0, [x20]
  427a20:	mov	x2, x19
  427a24:	mov	x1, x20
  427a28:	mov	x0, x21
  427a2c:	bl	4277e4 <ferror@plt+0x23f44>
  427a30:	cbz	w0, 427868 <ferror@plt+0x23fc8>
  427a34:	cbz	x19, 427874 <ferror@plt+0x23fd4>
  427a38:	ldr	w3, [sp, #96]
  427a3c:	ldr	x1, [x19]
  427a40:	ldr	x0, [x21]
  427a44:	ldr	x2, [sp, #104]
  427a48:	bl	4241cc <ferror@plt+0x2092c>
  427a4c:	b	4278a0 <ferror@plt+0x24000>
  427a50:	mov	x2, #0x0                   	// #0
  427a54:	mov	x3, #0x0                   	// #0
  427a58:	b	4279f8 <ferror@plt+0x24158>
  427a5c:	mov	x0, x22
  427a60:	str	xzr, [sp, #96]
  427a64:	ldrb	w24, [x0], #1
  427a68:	str	x0, [x20]
  427a6c:	str	wzr, [sp, #92]
  427a70:	adrp	x0, 456000 <warn@@Base+0x27ff8>
  427a74:	str	xzr, [sp, #104]
  427a78:	add	x0, x0, #0xb88
  427a7c:	ldrb	w2, [x22, #1]
  427a80:	ldrb	w1, [x22, #1]
  427a84:	ldrh	w0, [x0, x2, lsl #1]
  427a88:	tbz	w0, #2, 427b38 <ferror@plt+0x24298>
  427a8c:	mov	x0, x20
  427a90:	bl	426540 <ferror@plt+0x22ca0>
  427a94:	ldr	x25, [x20]
  427a98:	mov	w23, w0
  427a9c:	mov	x0, x25
  427aa0:	bl	402fd0 <strlen@plt>
  427aa4:	mov	w1, w23
  427aa8:	cmp	x0, w23, uxtw
  427aac:	b.cc	427974 <ferror@plt+0x240d4>  // b.lo, b.ul, b.last
  427ab0:	add	x1, x25, x1
  427ab4:	str	x1, [x20]
  427ab8:	cbz	x19, 427adc <ferror@plt+0x2423c>
  427abc:	ldp	x0, x1, [x21]
  427ac0:	mov	w3, w23
  427ac4:	mov	x2, x25
  427ac8:	mov	w4, #0x9                   	// #9
  427acc:	add	x1, x1, #0x1a0
  427ad0:	bl	42700c <ferror@plt+0x2376c>
  427ad4:	str	x0, [sp, #96]
  427ad8:	cbz	x0, 427868 <ferror@plt+0x23fc8>
  427adc:	cmp	w24, #0x4d
  427ae0:	b.eq	427b60 <ferror@plt+0x242c0>  // b.none
  427ae4:	ldr	x0, [x20]
  427ae8:	ldrb	w1, [x0]
  427aec:	cmp	w1, #0x5f
  427af0:	b.ne	427974 <ferror@plt+0x240d4>  // b.any
  427af4:	add	x0, x0, #0x1
  427af8:	str	x0, [x20]
  427afc:	mov	x2, x19
  427b00:	mov	x1, x20
  427b04:	mov	x0, x21
  427b08:	bl	4277e4 <ferror@plt+0x23f44>
  427b0c:	cbz	w0, 427868 <ferror@plt+0x23fc8>
  427b10:	cbz	x19, 427874 <ferror@plt+0x23fd4>
  427b14:	cmp	w24, #0x4d
  427b18:	ldr	x1, [x19]
  427b1c:	ldr	x0, [x21]
  427b20:	ldr	x5, [sp, #96]
  427b24:	b.eq	427bc8 <ferror@plt+0x24328>  // b.none
  427b28:	mov	x2, x1
  427b2c:	mov	x1, x5
  427b30:	bl	4243b0 <ferror@plt+0x20b10>
  427b34:	b	4278a0 <ferror@plt+0x24000>
  427b38:	cmp	w1, #0x51
  427b3c:	b.ne	427974 <ferror@plt+0x240d4>  // b.any
  427b40:	cmp	x19, #0x0
  427b44:	add	x2, sp, #0x60
  427b48:	csel	x2, x2, xzr, ne  // ne = any
  427b4c:	mov	x1, x20
  427b50:	mov	x0, x21
  427b54:	bl	428440 <ferror@plt+0x24ba0>
  427b58:	cbnz	w0, 427adc <ferror@plt+0x2423c>
  427b5c:	b	427868 <ferror@plt+0x23fc8>
  427b60:	ldr	x0, [x20]
  427b64:	ldrb	w1, [x0]
  427b68:	cmp	w1, #0x43
  427b6c:	b.ne	427b7c <ferror@plt+0x242dc>  // b.any
  427b70:	add	x0, x0, #0x1
  427b74:	str	x0, [x20]
  427b78:	b	427b84 <ferror@plt+0x242e4>
  427b7c:	cmp	w1, #0x56
  427b80:	b.eq	427b70 <ferror@plt+0x242d0>  // b.none
  427b84:	ldr	x0, [x20]
  427b88:	ldrb	w1, [x0]
  427b8c:	cmp	w1, #0x46
  427b90:	b.ne	427974 <ferror@plt+0x240d4>  // b.any
  427b94:	add	x0, x0, #0x1
  427b98:	str	x0, [x20]
  427b9c:	cbnz	x19, 427bbc <ferror@plt+0x2431c>
  427ba0:	mov	x2, #0x0                   	// #0
  427ba4:	mov	x3, #0x0                   	// #0
  427ba8:	mov	x1, x20
  427bac:	mov	x0, x21
  427bb0:	bl	4287b4 <ferror@plt+0x24f14>
  427bb4:	cbnz	w0, 427ae4 <ferror@plt+0x24244>
  427bb8:	b	427868 <ferror@plt+0x23fc8>
  427bbc:	add	x2, sp, #0x68
  427bc0:	add	x3, sp, #0x5c
  427bc4:	b	427ba8 <ferror@plt+0x24308>
  427bc8:	ldr	w4, [sp, #92]
  427bcc:	mov	x2, x5
  427bd0:	ldr	x3, [sp, #104]
  427bd4:	bl	424414 <ferror@plt+0x20b74>
  427bd8:	b	4278a0 <ferror@plt+0x24000>
  427bdc:	add	x22, x22, #0x1
  427be0:	str	x22, [x20]
  427be4:	mov	x1, x20
  427be8:	mov	x0, x21
  427bec:	bl	4277e4 <ferror@plt+0x23f44>
  427bf0:	cmp	w0, #0x0
  427bf4:	cset	w23, ne  // ne = any
  427bf8:	b	427878 <ferror@plt+0x23fd8>
  427bfc:	add	x22, x22, #0x1
  427c00:	str	x22, [x20]
  427c04:	mov	x1, x20
  427c08:	mov	x0, x21
  427c0c:	bl	4277e4 <ferror@plt+0x23f44>
  427c10:	cbz	w0, 427868 <ferror@plt+0x23fc8>
  427c14:	cbz	x19, 427874 <ferror@plt+0x23fd4>
  427c18:	ldr	x1, [x19]
  427c1c:	ldr	x0, [x21]
  427c20:	bl	424488 <ferror@plt+0x20be8>
  427c24:	b	4278a0 <ferror@plt+0x24000>
  427c28:	mov	x1, x20
  427c2c:	mov	x0, x21
  427c30:	bl	428440 <ferror@plt+0x24ba0>
  427c34:	b	427bf0 <ferror@plt+0x24350>
  427c38:	sub	w1, w1, #0x5f
  427c3c:	cmp	w1, #0x19
  427c40:	b.hi	427974 <ferror@plt+0x240d4>  // b.pmore
  427c44:	adrp	x0, 43d000 <warn@@Base+0xeff8>
  427c48:	add	x0, x0, #0xdf4
  427c4c:	ldrh	w0, [x0, w1, uxtw #1]
  427c50:	adr	x1, 427c5c <ferror@plt+0x243bc>
  427c54:	add	x0, x1, w0, sxth #2
  427c58:	br	x0
  427c5c:	add	x0, x0, #0x1
  427c60:	mov	w24, #0x1                   	// #1
  427c64:	str	x0, [x20]
  427c68:	ldr	x0, [x20]
  427c6c:	ldrb	w1, [x0]
  427c70:	cmp	w1, #0x55
  427c74:	b.eq	427cb0 <ferror@plt+0x24410>  // b.none
  427c78:	b.hi	427cf4 <ferror@plt+0x24454>  // b.pmore
  427c7c:	cmp	w1, #0x43
  427c80:	b.eq	427c5c <ferror@plt+0x243bc>  // b.none
  427c84:	cmp	w1, #0x53
  427c88:	b.eq	427cc0 <ferror@plt+0x24420>  // b.none
  427c8c:	cmp	w1, #0x39
  427c90:	b.hi	427d0c <ferror@plt+0x2446c>  // b.pmore
  427c94:	cmp	w1, #0x2f
  427c98:	b.hi	427d30 <ferror@plt+0x24490>  // b.pmore
  427c9c:	cbnz	w1, 427974 <ferror@plt+0x240d4>
  427ca0:	mov	x0, x22
  427ca4:	bl	426764 <ferror@plt+0x22ec4>
  427ca8:	cbnz	x19, 427f9c <ferror@plt+0x246fc>
  427cac:	b	427874 <ferror@plt+0x23fd4>
  427cb0:	add	x0, x0, #0x1
  427cb4:	mov	w25, #0x1                   	// #1
  427cb8:	str	x0, [x20]
  427cbc:	b	427c68 <ferror@plt+0x243c8>
  427cc0:	add	x0, x0, #0x1
  427cc4:	mov	w2, #0x1                   	// #1
  427cc8:	str	x0, [x20]
  427ccc:	b	427c68 <ferror@plt+0x243c8>
  427cd0:	add	x0, x0, #0x1
  427cd4:	mov	w23, #0x1                   	// #1
  427cd8:	str	x0, [x20]
  427cdc:	b	427c68 <ferror@plt+0x243c8>
  427ce0:	mov	w2, #0x0                   	// #0
  427ce4:	mov	w25, #0x0                   	// #0
  427ce8:	mov	w23, #0x0                   	// #0
  427cec:	mov	w24, #0x0                   	// #0
  427cf0:	b	427c68 <ferror@plt+0x243c8>
  427cf4:	cmp	w1, #0x56
  427cf8:	b.eq	427cd0 <ferror@plt+0x24430>  // b.none
  427cfc:	cmp	w1, #0x78
  427d00:	b.hi	427974 <ferror@plt+0x240d4>  // b.pmore
  427d04:	cmp	w1, #0x5e
  427d08:	b.hi	427c38 <ferror@plt+0x24398>  // b.pmore
  427d0c:	cmp	w1, #0x47
  427d10:	b.ne	427974 <ferror@plt+0x240d4>  // b.any
  427d14:	add	x1, x0, #0x1
  427d18:	str	x1, [x20]
  427d1c:	ldrb	w1, [x0, #1]
  427d20:	adrp	x0, 456000 <warn@@Base+0x27ff8>
  427d24:	add	x0, x0, #0xb88
  427d28:	ldrh	w0, [x0, x1, lsl #1]
  427d2c:	tbz	w0, #2, 427974 <ferror@plt+0x240d4>
  427d30:	mov	x0, x20
  427d34:	ldr	x26, [x20]
  427d38:	bl	426540 <ferror@plt+0x22ca0>
  427d3c:	ldr	x22, [x20]
  427d40:	mov	w25, w0
  427d44:	mov	x0, x22
  427d48:	bl	402fd0 <strlen@plt>
  427d4c:	mov	w1, w25
  427d50:	cmp	x0, w25, uxtw
  427d54:	b.cs	427f60 <ferror@plt+0x246c0>  // b.hs, b.nlast
  427d58:	mov	x0, x26
  427d5c:	bl	426764 <ferror@plt+0x22ec4>
  427d60:	b	427868 <ferror@plt+0x23fc8>
  427d64:	cbz	x19, 427d8c <ferror@plt+0x244ec>
  427d68:	ldr	x0, [x21]
  427d6c:	adrp	x1, 440000 <warn@@Base+0x11ff8>
  427d70:	add	x1, x1, #0xb3d
  427d74:	bl	42497c <ferror@plt+0x210dc>
  427d78:	str	x0, [x19]
  427d7c:	cbnz	x0, 427d8c <ferror@plt+0x244ec>
  427d80:	ldr	x0, [x21]
  427d84:	bl	424010 <ferror@plt+0x20770>
  427d88:	str	x0, [x19]
  427d8c:	ldr	x0, [x20]
  427d90:	add	x0, x0, #0x1
  427d94:	str	x0, [x20]
  427d98:	b	427ca8 <ferror@plt+0x24408>
  427d9c:	cbz	x19, 427d8c <ferror@plt+0x244ec>
  427da0:	cmp	w25, #0x0
  427da4:	adrp	x0, 43d000 <warn@@Base+0xeff8>
  427da8:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  427dac:	add	x0, x0, #0xa8d
  427db0:	add	x1, x1, #0xa76
  427db4:	csel	x1, x1, x0, ne  // ne = any
  427db8:	ldr	x0, [x21]
  427dbc:	bl	42497c <ferror@plt+0x210dc>
  427dc0:	str	x0, [x19]
  427dc4:	cbnz	x0, 427d8c <ferror@plt+0x244ec>
  427dc8:	mov	w2, w25
  427dcc:	mov	w1, #0x8                   	// #8
  427dd0:	ldr	x0, [x21]
  427dd4:	bl	42401c <ferror@plt+0x2077c>
  427dd8:	b	427d88 <ferror@plt+0x244e8>
  427ddc:	cbz	x19, 427d8c <ferror@plt+0x244ec>
  427de0:	adrp	x0, 43d000 <warn@@Base+0xeff8>
  427de4:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  427de8:	cmp	w25, #0x0
  427dec:	add	x0, x0, #0xa92
  427df0:	add	x1, x1, #0xa7b
  427df4:	csel	x1, x1, x0, ne  // ne = any
  427df8:	ldr	x0, [x21]
  427dfc:	bl	42497c <ferror@plt+0x210dc>
  427e00:	str	x0, [x19]
  427e04:	cbnz	x0, 427d8c <ferror@plt+0x244ec>
  427e08:	mov	w2, w25
  427e0c:	mov	w1, #0x4                   	// #4
  427e10:	b	427dd0 <ferror@plt+0x24530>
  427e14:	cbz	x19, 427d8c <ferror@plt+0x244ec>
  427e18:	adrp	x0, 43d000 <warn@@Base+0xeff8>
  427e1c:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  427e20:	cmp	w25, #0x0
  427e24:	add	x0, x0, #0xa89
  427e28:	add	x1, x1, #0xa80
  427e2c:	b	427df4 <ferror@plt+0x24554>
  427e30:	cbz	x19, 427d8c <ferror@plt+0x244ec>
  427e34:	cmp	w25, #0x0
  427e38:	adrp	x0, 43d000 <warn@@Base+0xeff8>
  427e3c:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  427e40:	add	x0, x0, #0xaae
  427e44:	add	x1, x1, #0xa9b
  427e48:	csel	x1, x1, x0, ne  // ne = any
  427e4c:	ldr	x0, [x21]
  427e50:	bl	42497c <ferror@plt+0x210dc>
  427e54:	str	x0, [x19]
  427e58:	cbnz	x0, 427d8c <ferror@plt+0x244ec>
  427e5c:	mov	w2, w25
  427e60:	mov	w1, #0x2                   	// #2
  427e64:	b	427dd0 <ferror@plt+0x24530>
  427e68:	cbz	x19, 427d8c <ferror@plt+0x244ec>
  427e6c:	ldr	x0, [x21]
  427e70:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  427e74:	add	x1, x1, #0x9e7
  427e78:	bl	42497c <ferror@plt+0x210dc>
  427e7c:	str	x0, [x19]
  427e80:	cbnz	x0, 427d8c <ferror@plt+0x244ec>
  427e84:	ldr	x0, [x21]
  427e88:	mov	w1, #0x4                   	// #4
  427e8c:	bl	424050 <ferror@plt+0x207b0>
  427e90:	b	427d88 <ferror@plt+0x244e8>
  427e94:	cbz	x19, 427d8c <ferror@plt+0x244ec>
  427e98:	ldr	x0, [x21]
  427e9c:	cbnz	w25, 427ed0 <ferror@plt+0x24630>
  427ea0:	cmp	w2, #0x0
  427ea4:	adrp	x3, 43d000 <warn@@Base+0xeff8>
  427ea8:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  427eac:	add	x2, x3, #0x88a
  427eb0:	add	x1, x1, #0x883
  427eb4:	csel	x1, x1, x2, ne  // ne = any
  427eb8:	bl	42497c <ferror@plt+0x210dc>
  427ebc:	str	x0, [x19]
  427ec0:	cbnz	x0, 427d8c <ferror@plt+0x244ec>
  427ec4:	mov	w2, w25
  427ec8:	mov	w1, #0x1                   	// #1
  427ecc:	b	427dd0 <ferror@plt+0x24530>
  427ed0:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  427ed4:	add	x1, x1, #0x881
  427ed8:	b	427eb8 <ferror@plt+0x24618>
  427edc:	cbz	x19, 427d8c <ferror@plt+0x244ec>
  427ee0:	ldr	x0, [x21]
  427ee4:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  427ee8:	add	x1, x1, #0xab8
  427eec:	bl	42497c <ferror@plt+0x210dc>
  427ef0:	str	x0, [x19]
  427ef4:	cbnz	x0, 427d8c <ferror@plt+0x244ec>
  427ef8:	mov	w2, #0x1                   	// #1
  427efc:	b	427e60 <ferror@plt+0x245c0>
  427f00:	cbz	x19, 427d8c <ferror@plt+0x244ec>
  427f04:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  427f08:	add	x1, x1, #0x8ac
  427f0c:	ldr	x0, [x21]
  427f10:	bl	42497c <ferror@plt+0x210dc>
  427f14:	str	x0, [x19]
  427f18:	cbnz	x0, 427d8c <ferror@plt+0x244ec>
  427f1c:	mov	w1, #0x8                   	// #8
  427f20:	ldr	x0, [x21]
  427f24:	bl	424048 <ferror@plt+0x207a8>
  427f28:	b	427d88 <ferror@plt+0x244e8>
  427f2c:	cbz	x19, 427d8c <ferror@plt+0x244ec>
  427f30:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  427f34:	add	x1, x1, #0x8b1
  427f38:	b	427f0c <ferror@plt+0x2466c>
  427f3c:	cbz	x19, 427d8c <ferror@plt+0x244ec>
  427f40:	ldr	x0, [x21]
  427f44:	adrp	x1, 440000 <warn@@Base+0x11ff8>
  427f48:	add	x1, x1, #0xb6d
  427f4c:	bl	42497c <ferror@plt+0x210dc>
  427f50:	str	x0, [x19]
  427f54:	cbnz	x0, 427d8c <ferror@plt+0x244ec>
  427f58:	mov	w1, #0x4                   	// #4
  427f5c:	b	427f20 <ferror@plt+0x24680>
  427f60:	add	x1, x22, x1
  427f64:	str	x1, [x20]
  427f68:	cbz	x19, 427874 <ferror@plt+0x23fd4>
  427f6c:	mov	w1, w25
  427f70:	mov	x0, x22
  427f74:	bl	426864 <ferror@plt+0x22fc4>
  427f78:	mov	x1, x0
  427f7c:	mov	x25, x0
  427f80:	ldr	x0, [x21]
  427f84:	bl	42497c <ferror@plt+0x210dc>
  427f88:	str	x0, [x19]
  427f8c:	mov	x0, x25
  427f90:	bl	403510 <free@plt>
  427f94:	ldr	x0, [x19]
  427f98:	cbz	x0, 427fc8 <ferror@plt+0x24728>
  427f9c:	cbz	w24, 427fb0 <ferror@plt+0x24710>
  427fa0:	ldr	x1, [x19]
  427fa4:	ldr	x0, [x21]
  427fa8:	bl	424488 <ferror@plt+0x20be8>
  427fac:	str	x0, [x19]
  427fb0:	cbz	w23, 427874 <ferror@plt+0x23fd4>
  427fb4:	ldr	x1, [x19]
  427fb8:	ldr	x0, [x21]
  427fbc:	bl	4244c4 <ferror@plt+0x20c24>
  427fc0:	str	x0, [x19]
  427fc4:	b	427878 <ferror@plt+0x23fd8>
  427fc8:	ldp	x0, x1, [x21]
  427fcc:	mov	x2, x22
  427fd0:	ldr	x3, [x20]
  427fd4:	mov	w4, #0x0                   	// #0
  427fd8:	sub	w3, w3, w22
  427fdc:	add	x1, x1, #0x1a0
  427fe0:	bl	42700c <ferror@plt+0x2376c>
  427fe4:	str	x0, [x19]
  427fe8:	cbnz	x0, 427f9c <ferror@plt+0x246fc>
  427fec:	b	427868 <ferror@plt+0x23fc8>
  427ff0:	cmp	x19, #0x0
  427ff4:	add	x2, sp, #0x68
  427ff8:	csel	x2, x2, xzr, ne  // ne = any
  427ffc:	mov	x1, x20
  428000:	mov	x0, x21
  428004:	bl	42804c <ferror@plt+0x247ac>
  428008:	cbz	w0, 427868 <ferror@plt+0x23fc8>
  42800c:	cbz	x19, 427874 <ferror@plt+0x23fd4>
  428010:	ldr	x20, [sp, #104]
  428014:	mov	x0, x20
  428018:	bl	402fd0 <strlen@plt>
  42801c:	mov	w3, w0
  428020:	mov	x2, x20
  428024:	ldp	x0, x1, [x21]
  428028:	mov	w4, #0x9                   	// #9
  42802c:	add	x1, x1, #0x1a0
  428030:	bl	42700c <ferror@plt+0x2376c>
  428034:	str	x0, [x19]
  428038:	ldr	x0, [sp, #104]
  42803c:	bl	403510 <free@plt>
  428040:	ldr	x0, [x19]
  428044:	cbnz	x0, 427ca8 <ferror@plt+0x24408>
  428048:	b	427868 <ferror@plt+0x23fc8>
  42804c:	stp	x29, x30, [sp, #-96]!
  428050:	mov	x29, sp
  428054:	stp	x21, x22, [sp, #32]
  428058:	mov	x22, x2
  42805c:	ldr	x21, [x1]
  428060:	stp	x19, x20, [sp, #16]
  428064:	mov	x19, x1
  428068:	stp	x23, x24, [sp, #48]
  42806c:	mov	x23, x0
  428070:	add	x0, x21, #0x1
  428074:	stp	x25, x26, [sp, #64]
  428078:	str	x0, [x1]
  42807c:	mov	x0, x1
  428080:	bl	426540 <ferror@plt+0x22ca0>
  428084:	str	w0, [sp, #92]
  428088:	cbz	w0, 4280a8 <ferror@plt+0x24808>
  42808c:	ldr	x24, [x19]
  428090:	mov	w20, w0
  428094:	mov	x0, x24
  428098:	bl	402fd0 <strlen@plt>
  42809c:	mov	w1, w20
  4280a0:	cmp	x0, w20, uxtw
  4280a4:	b.cs	4280b8 <ferror@plt+0x24818>  // b.hs, b.nlast
  4280a8:	mov	x0, x21
  4280ac:	bl	426764 <ferror@plt+0x22ec4>
  4280b0:	mov	w20, #0x0                   	// #0
  4280b4:	b	4280dc <ferror@plt+0x2483c>
  4280b8:	add	x24, x24, x1
  4280bc:	str	x24, [x19]
  4280c0:	add	x1, sp, #0x5c
  4280c4:	mov	x0, x19
  4280c8:	bl	426580 <ferror@plt+0x22ce0>
  4280cc:	mov	w20, w0
  4280d0:	cbnz	w0, 4283c8 <ferror@plt+0x24b28>
  4280d4:	mov	x0, x21
  4280d8:	bl	426764 <ferror@plt+0x22ec4>
  4280dc:	mov	w0, w20
  4280e0:	ldp	x19, x20, [sp, #16]
  4280e4:	ldp	x21, x22, [sp, #32]
  4280e8:	ldp	x23, x24, [sp, #48]
  4280ec:	ldp	x25, x26, [sp, #64]
  4280f0:	ldp	x29, x30, [sp], #96
  4280f4:	ret
  4280f8:	ldr	x26, [x19]
  4280fc:	ldrb	w0, [x26]
  428100:	cmp	w0, #0x5a
  428104:	b.ne	4281b4 <ferror@plt+0x24914>  // b.any
  428108:	add	x26, x26, #0x1
  42810c:	str	x26, [x19]
  428110:	mov	x1, x19
  428114:	mov	x0, x23
  428118:	mov	x2, #0x0                   	// #0
  42811c:	bl	4277e4 <ferror@plt+0x23f44>
  428120:	cbz	w0, 4280b0 <ferror@plt+0x24810>
  428124:	add	w24, w24, #0x1
  428128:	ldr	w0, [sp, #92]
  42812c:	cmp	w0, w24
  428130:	b.hi	4280f8 <ferror@plt+0x24858>  // b.pmore
  428134:	cbz	x22, 42842c <ferror@plt+0x24b8c>
  428138:	ldr	x1, [x19]
  42813c:	mov	x0, x21
  428140:	sub	w1, w1, w21
  428144:	bl	426864 <ferror@plt+0x22fc4>
  428148:	mov	x1, x0
  42814c:	mov	x2, #0x0                   	// #0
  428150:	mov	x19, x0
  428154:	adrp	x0, 43d000 <warn@@Base+0xeff8>
  428158:	add	x0, x0, #0xac2
  42815c:	bl	403200 <concat@plt>
  428160:	mov	x20, x0
  428164:	mov	x0, x19
  428168:	bl	403510 <free@plt>
  42816c:	mov	w1, #0x2                   	// #2
  428170:	mov	x0, x20
  428174:	bl	403590 <cplus_demangle@plt>
  428178:	mov	x19, x0
  42817c:	mov	x0, x20
  428180:	bl	403510 <free@plt>
  428184:	cbz	x19, 42819c <ferror@plt+0x248fc>
  428188:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42818c:	mov	x0, x19
  428190:	add	x1, x1, #0xad1
  428194:	bl	4036d0 <strstr@plt>
  428198:	cbnz	x0, 428434 <ferror@plt+0x24b94>
  42819c:	mov	x0, x21
  4281a0:	bl	426764 <ferror@plt+0x22ec4>
  4281a4:	cbz	x19, 4280b0 <ferror@plt+0x24810>
  4281a8:	mov	x0, x19
  4281ac:	bl	403510 <free@plt>
  4281b0:	b	4280b0 <ferror@plt+0x24810>
  4281b4:	mov	x1, x19
  4281b8:	mov	x0, x23
  4281bc:	mov	x2, #0x0                   	// #0
  4281c0:	bl	4277e4 <ferror@plt+0x23f44>
  4281c4:	cbz	w0, 4280b0 <ferror@plt+0x24810>
  4281c8:	adrp	x4, 43d000 <warn@@Base+0xeff8>
  4281cc:	add	x4, x4, #0xe28
  4281d0:	mov	w1, #0x0                   	// #0
  4281d4:	mov	w6, #0x0                   	// #0
  4281d8:	mov	w7, #0x0                   	// #0
  4281dc:	mov	w20, #0x0                   	// #0
  4281e0:	mov	w5, #0x0                   	// #0
  4281e4:	mov	w2, #0x0                   	// #0
  4281e8:	ldrb	w0, [x26]
  4281ec:	sub	w3, w0, #0x62
  4281f0:	sub	w8, w0, #0x43
  4281f4:	and	w9, w3, #0xff
  4281f8:	cbz	w0, 428200 <ferror@plt+0x24960>
  4281fc:	cbz	w1, 428240 <ferror@plt+0x249a0>
  428200:	cbz	w20, 4282d0 <ferror@plt+0x24a30>
  428204:	ldr	x0, [x19]
  428208:	ldrb	w1, [x0]
  42820c:	cmp	w1, #0x6d
  428210:	b.ne	42821c <ferror@plt+0x2497c>  // b.any
  428214:	add	x0, x0, #0x1
  428218:	str	x0, [x19]
  42821c:	adrp	x1, 456000 <warn@@Base+0x27ff8>
  428220:	add	x1, x1, #0xb88
  428224:	ldr	x0, [x19]
  428228:	ldrb	w2, [x0]
  42822c:	ldrh	w2, [x1, x2, lsl #1]
  428230:	tbz	w2, #2, 428124 <ferror@plt+0x24884>
  428234:	add	x0, x0, #0x1
  428238:	str	x0, [x19]
  42823c:	b	428224 <ferror@plt+0x24984>
  428240:	cmp	w0, #0x56
  428244:	b.hi	428280 <ferror@plt+0x249e0>  // b.pmore
  428248:	cmp	w0, #0x42
  42824c:	b.hi	428268 <ferror@plt+0x249c8>  // b.pmore
  428250:	mov	w1, #0x1                   	// #1
  428254:	mov	w20, w1
  428258:	b	4281e8 <ferror@plt+0x24948>
  42825c:	mov	w1, #0x1                   	// #1
  428260:	mov	w6, w1
  428264:	b	4281e8 <ferror@plt+0x24948>
  428268:	cmp	w8, #0x13
  42826c:	b.hi	428250 <ferror@plt+0x249b0>  // b.pmore
  428270:	ldrb	w10, [x4, w8, uxtw]
  428274:	adr	x11, 428280 <ferror@plt+0x249e0>
  428278:	add	x10, x11, w10, sxtb #2
  42827c:	br	x10
  428280:	cmp	w9, #0x14
  428284:	b.hi	428250 <ferror@plt+0x249b0>  // b.pmore
  428288:	cmp	w3, #0x14
  42828c:	b.hi	428250 <ferror@plt+0x249b0>  // b.pmore
  428290:	ldrb	w1, [x25, w3, uxtw]
  428294:	adr	x10, 4282a0 <ferror@plt+0x24a00>
  428298:	add	x1, x10, w1, sxtb #2
  42829c:	br	x1
  4282a0:	add	x26, x26, #0x1
  4282a4:	b	4281e8 <ferror@plt+0x24948>
  4282a8:	bl	403400 <abort@plt>
  4282ac:	mov	w1, #0x1                   	// #1
  4282b0:	mov	w5, w1
  4282b4:	b	4281e8 <ferror@plt+0x24948>
  4282b8:	mov	w1, #0x1                   	// #1
  4282bc:	mov	w7, w1
  4282c0:	b	4281e8 <ferror@plt+0x24948>
  4282c4:	mov	w1, #0x1                   	// #1
  4282c8:	mov	w2, w1
  4282cc:	b	4281f8 <ferror@plt+0x24958>
  4282d0:	cbz	w7, 4282fc <ferror@plt+0x24a5c>
  4282d4:	ldr	x0, [x19]
  4282d8:	ldrb	w1, [x0]
  4282dc:	cmp	w1, #0x6d
  4282e0:	b.ne	4282ec <ferror@plt+0x24a4c>  // b.any
  4282e4:	add	x0, x0, #0x1
  4282e8:	str	x0, [x19]
  4282ec:	mov	x0, x19
  4282f0:	bl	426540 <ferror@plt+0x22ca0>
  4282f4:	cbnz	w0, 428124 <ferror@plt+0x24884>
  4282f8:	b	4280d4 <ferror@plt+0x24834>
  4282fc:	cbz	w6, 428314 <ferror@plt+0x24a74>
  428300:	mov	x0, x19
  428304:	bl	426540 <ferror@plt+0x22ca0>
  428308:	cmp	w0, #0x1
  42830c:	b.ls	428124 <ferror@plt+0x24884>  // b.plast
  428310:	b	4280d4 <ferror@plt+0x24834>
  428314:	cbz	w5, 4283a8 <ferror@plt+0x24b08>
  428318:	ldr	x0, [x19]
  42831c:	ldrb	w1, [x0]
  428320:	cmp	w1, #0x6d
  428324:	b.ne	428330 <ferror@plt+0x24a90>  // b.any
  428328:	add	x0, x0, #0x1
  42832c:	str	x0, [x19]
  428330:	adrp	x0, 456000 <warn@@Base+0x27ff8>
  428334:	add	x0, x0, #0xb88
  428338:	ldr	x1, [x19]
  42833c:	ldrb	w3, [x1]
  428340:	ldrb	w2, [x1]
  428344:	ldrh	w3, [x0, x3, lsl #1]
  428348:	tbnz	w3, #2, 428380 <ferror@plt+0x24ae0>
  42834c:	cmp	w2, #0x2e
  428350:	b.eq	42838c <ferror@plt+0x24aec>  // b.none
  428354:	ldr	x1, [x19]
  428358:	ldrb	w2, [x1]
  42835c:	cmp	w2, #0x65
  428360:	b.ne	428124 <ferror@plt+0x24884>  // b.any
  428364:	add	x1, x1, #0x1
  428368:	str	x1, [x19]
  42836c:	ldr	x1, [x19]
  428370:	ldrb	w2, [x1]
  428374:	ldrh	w2, [x0, x2, lsl #1]
  428378:	tbnz	w2, #2, 428364 <ferror@plt+0x24ac4>
  42837c:	b	428124 <ferror@plt+0x24884>
  428380:	add	x1, x1, #0x1
  428384:	str	x1, [x19]
  428388:	b	428338 <ferror@plt+0x24a98>
  42838c:	add	x1, x1, #0x1
  428390:	str	x1, [x19]
  428394:	ldr	x1, [x19]
  428398:	ldrb	w2, [x1]
  42839c:	ldrh	w2, [x0, x2, lsl #1]
  4283a0:	tbnz	w2, #2, 42838c <ferror@plt+0x24aec>
  4283a4:	b	428354 <ferror@plt+0x24ab4>
  4283a8:	cbz	w2, 428124 <ferror@plt+0x24884>
  4283ac:	mov	x0, x19
  4283b0:	bl	426540 <ferror@plt+0x22ca0>
  4283b4:	cbz	w0, 4280d4 <ferror@plt+0x24834>
  4283b8:	ldr	x1, [x19]
  4283bc:	add	x0, x1, w0, uxtw
  4283c0:	str	x0, [x19]
  4283c4:	b	428124 <ferror@plt+0x24884>
  4283c8:	adrp	x25, 43d000 <warn@@Base+0xeff8>
  4283cc:	mov	w24, #0x0                   	// #0
  4283d0:	add	x25, x25, #0xe3c
  4283d4:	b	428128 <ferror@plt+0x24888>
  4283d8:	ldrb	w3, [x2]
  4283dc:	cmp	w3, #0x20
  4283e0:	b.ne	428404 <ferror@plt+0x24b64>  // b.any
  4283e4:	ldrb	w4, [x2, #1]
  4283e8:	cmp	w4, #0x3e
  4283ec:	b.ne	428408 <ferror@plt+0x24b68>  // b.any
  4283f0:	cmp	x2, x19
  4283f4:	b.ls	428408 <ferror@plt+0x24b68>  // b.plast
  4283f8:	ldurb	w4, [x2, #-1]
  4283fc:	cmp	w4, #0x3e
  428400:	b.ne	428408 <ferror@plt+0x24b68>  // b.any
  428404:	strb	w3, [x1], #1
  428408:	add	x2, x2, #0x1
  42840c:	cmp	x2, x0
  428410:	b.ne	4283d8 <ferror@plt+0x24b38>  // b.any
  428414:	sub	w1, w1, w19
  428418:	mov	x0, x19
  42841c:	bl	426864 <ferror@plt+0x22fc4>
  428420:	str	x0, [x22]
  428424:	mov	x0, x19
  428428:	bl	403510 <free@plt>
  42842c:	mov	w20, #0x1                   	// #1
  428430:	b	4280dc <ferror@plt+0x2483c>
  428434:	mov	x1, x19
  428438:	mov	x2, x19
  42843c:	b	42840c <ferror@plt+0x24b6c>
  428440:	stp	x29, x30, [sp, #-128]!
  428444:	mov	x29, sp
  428448:	stp	x23, x24, [sp, #48]
  42844c:	mov	x24, x2
  428450:	ldr	x23, [x1]
  428454:	stp	x19, x20, [sp, #16]
  428458:	mov	x20, x1
  42845c:	stp	x21, x22, [sp, #32]
  428460:	mov	x22, x0
  428464:	stp	x25, x26, [sp, #64]
  428468:	stp	x27, x28, [sp, #80]
  42846c:	ldrb	w0, [x23, #1]
  428470:	cmp	w0, #0x39
  428474:	b.hi	4284a8 <ferror@plt+0x24c08>  // b.pmore
  428478:	cmp	w0, #0x30
  42847c:	b.ls	4284d0 <ferror@plt+0x24c30>  // b.plast
  428480:	ldrb	w1, [x23, #2]
  428484:	sub	w0, w0, #0x30
  428488:	cmp	w1, #0x5f
  42848c:	b.ne	428498 <ferror@plt+0x24bf8>  // b.any
  428490:	add	x1, x23, #0x1
  428494:	str	x1, [x20]
  428498:	ldr	x1, [x20]
  42849c:	add	x1, x1, #0x2
  4284a0:	str	x1, [x20]
  4284a4:	b	428508 <ferror@plt+0x24c68>
  4284a8:	cmp	w0, #0x5f
  4284ac:	b.ne	4284d0 <ferror@plt+0x24c30>  // b.any
  4284b0:	ldrb	w2, [x23, #2]
  4284b4:	adrp	x1, 456000 <warn@@Base+0x27ff8>
  4284b8:	add	x1, x1, #0xb88
  4284bc:	ldrb	w0, [x23, #2]
  4284c0:	ldrh	w2, [x1, x2, lsl #1]
  4284c4:	tbz	w2, #2, 4284d0 <ferror@plt+0x24c30>
  4284c8:	cmp	w0, #0x30
  4284cc:	b.ne	4284dc <ferror@plt+0x24c3c>  // b.any
  4284d0:	mov	x0, x23
  4284d4:	bl	426764 <ferror@plt+0x22ec4>
  4284d8:	b	4285b0 <ferror@plt+0x24d10>
  4284dc:	add	x0, x23, #0x2
  4284e0:	mov	x19, x0
  4284e4:	ldrb	w3, [x19]
  4284e8:	ldrb	w2, [x19]
  4284ec:	ldrh	w3, [x1, x3, lsl #1]
  4284f0:	tbnz	w3, #2, 428534 <ferror@plt+0x24c94>
  4284f4:	cmp	w2, #0x5f
  4284f8:	b.ne	4284d0 <ferror@plt+0x24c30>  // b.any
  4284fc:	add	x19, x19, #0x1
  428500:	bl	4031a0 <atoi@plt>
  428504:	str	x19, [x20]
  428508:	cmp	x24, #0x0
  42850c:	add	x25, sp, #0x78
  428510:	csel	x25, x25, xzr, ne  // ne = any
  428514:	sub	w21, w0, #0x1
  428518:	mov	x19, #0x0                   	// #0
  42851c:	cmn	w21, #0x1
  428520:	b.ne	42853c <ferror@plt+0x24c9c>  // b.any
  428524:	cbz	x24, 42852c <ferror@plt+0x24c8c>
  428528:	str	x19, [x24]
  42852c:	mov	w0, #0x1                   	// #1
  428530:	b	4285b4 <ferror@plt+0x24d14>
  428534:	add	x19, x19, #0x1
  428538:	b	4284e4 <ferror@plt+0x24c44>
  42853c:	ldr	x0, [x20]
  428540:	ldrb	w1, [x0]
  428544:	cmp	w1, #0x5f
  428548:	b.ne	428554 <ferror@plt+0x24cb4>  // b.any
  42854c:	add	x0, x0, #0x1
  428550:	str	x0, [x20]
  428554:	ldr	x0, [x20]
  428558:	ldrb	w0, [x0]
  42855c:	cmp	w0, #0x74
  428560:	b.ne	4285d0 <ferror@plt+0x24d30>  // b.any
  428564:	mov	x2, x25
  428568:	mov	x1, x20
  42856c:	mov	x0, x22
  428570:	bl	42804c <ferror@plt+0x247ac>
  428574:	cbz	w0, 4285b0 <ferror@plt+0x24d10>
  428578:	cbz	x24, 42866c <ferror@plt+0x24dcc>
  42857c:	ldr	x19, [sp, #120]
  428580:	mov	x0, x19
  428584:	bl	402fd0 <strlen@plt>
  428588:	mov	w3, w0
  42858c:	mov	x2, x19
  428590:	ldp	x0, x1, [x22]
  428594:	mov	w4, #0x9                   	// #9
  428598:	add	x1, x1, #0x1a0
  42859c:	bl	42700c <ferror@plt+0x2376c>
  4285a0:	mov	x19, x0
  4285a4:	ldr	x0, [sp, #120]
  4285a8:	bl	403510 <free@plt>
  4285ac:	cbnz	x19, 42866c <ferror@plt+0x24dcc>
  4285b0:	mov	w0, #0x0                   	// #0
  4285b4:	ldp	x19, x20, [sp, #16]
  4285b8:	ldp	x21, x22, [sp, #32]
  4285bc:	ldp	x23, x24, [sp, #48]
  4285c0:	ldp	x25, x26, [sp, #64]
  4285c4:	ldp	x27, x28, [sp, #80]
  4285c8:	ldp	x29, x30, [sp], #128
  4285cc:	ret
  4285d0:	mov	x0, x20
  4285d4:	bl	426540 <ferror@plt+0x22ca0>
  4285d8:	mov	w27, w0
  4285dc:	ldr	x0, [x20]
  4285e0:	bl	402fd0 <strlen@plt>
  4285e4:	cmp	x0, w27, uxtw
  4285e8:	mov	w1, w27
  4285ec:	str	x1, [sp, #104]
  4285f0:	b.cc	4284d0 <ferror@plt+0x24c30>  // b.lo, b.ul, b.last
  4285f4:	cbz	x24, 42865c <ferror@plt+0x24dbc>
  4285f8:	cbnz	x19, 428624 <ferror@plt+0x24d84>
  4285fc:	cbz	w21, 4286b8 <ferror@plt+0x24e18>
  428600:	mov	w4, #0x9                   	// #9
  428604:	ldp	x0, x1, [x22]
  428608:	mov	w3, w27
  42860c:	ldr	x2, [x20]
  428610:	add	x1, x1, #0x1a0
  428614:	bl	42700c <ferror@plt+0x2376c>
  428618:	mov	x19, x0
  42861c:	cbnz	x0, 42865c <ferror@plt+0x24dbc>
  428620:	b	4285b0 <ferror@plt+0x24d10>
  428624:	ldr	x0, [x22]
  428628:	mov	x1, x19
  42862c:	bl	426358 <ferror@plt+0x22ab8>
  428630:	mov	x28, x0
  428634:	cbz	x0, 4285fc <ferror@plt+0x24d5c>
  428638:	ldr	x0, [x20]
  42863c:	mov	w1, w27
  428640:	bl	426864 <ferror@plt+0x22fc4>
  428644:	mov	x26, x0
  428648:	ldr	x19, [x28]
  42864c:	cbnz	x19, 428674 <ferror@plt+0x24dd4>
  428650:	mov	x0, x26
  428654:	bl	403510 <free@plt>
  428658:	cbz	x19, 4285fc <ferror@plt+0x24d5c>
  42865c:	ldr	x0, [x20]
  428660:	ldr	x1, [sp, #104]
  428664:	add	x26, x0, x1
  428668:	str	x26, [x20]
  42866c:	sub	w21, w21, #0x1
  428670:	b	42851c <ferror@plt+0x24c7c>
  428674:	ldr	x0, [x22]
  428678:	mov	x1, x19
  42867c:	bl	4263a0 <ferror@plt+0x22b00>
  428680:	mov	x19, x0
  428684:	cbnz	x0, 428694 <ferror@plt+0x24df4>
  428688:	mov	x0, x26
  42868c:	bl	403510 <free@plt>
  428690:	b	4285b0 <ferror@plt+0x24d10>
  428694:	mov	x1, x0
  428698:	ldr	x0, [x22]
  42869c:	bl	424b1c <ferror@plt+0x2127c>
  4286a0:	cbz	x0, 4286b0 <ferror@plt+0x24e10>
  4286a4:	mov	x1, x26
  4286a8:	bl	4034b0 <strcmp@plt>
  4286ac:	cbz	w0, 428650 <ferror@plt+0x24db0>
  4286b0:	add	x28, x28, #0x8
  4286b4:	b	428648 <ferror@plt+0x24da8>
  4286b8:	ldr	x0, [x20]
  4286bc:	mov	w1, w27
  4286c0:	bl	426864 <ferror@plt+0x22fc4>
  4286c4:	mov	x28, x0
  4286c8:	mov	x1, x0
  4286cc:	ldr	x0, [x22]
  4286d0:	bl	42497c <ferror@plt+0x210dc>
  4286d4:	mov	x19, x0
  4286d8:	mov	x0, x28
  4286dc:	bl	403510 <free@plt>
  4286e0:	cbnz	x19, 42865c <ferror@plt+0x24dbc>
  4286e4:	mov	w4, #0x0                   	// #0
  4286e8:	b	428604 <ferror@plt+0x24d64>
  4286ec:	stp	x29, x30, [sp, #-80]!
  4286f0:	cmp	x2, #0x0
  4286f4:	mov	x29, sp
  4286f8:	stp	x19, x20, [sp, #16]
  4286fc:	mov	x19, x2
  428700:	add	x2, sp, #0x48
  428704:	mov	x20, x3
  428708:	csel	x2, x2, xzr, ne  // ne = any
  42870c:	stp	x21, x22, [sp, #32]
  428710:	mov	x22, x1
  428714:	mov	x21, x4
  428718:	stp	x23, x24, [sp, #48]
  42871c:	mov	x23, x0
  428720:	ldr	x24, [x1]
  428724:	bl	4277e4 <ferror@plt+0x23f44>
  428728:	cbnz	w0, 428744 <ferror@plt+0x24ea4>
  42872c:	mov	w0, #0x0                   	// #0
  428730:	ldp	x19, x20, [sp, #16]
  428734:	ldp	x21, x22, [sp, #32]
  428738:	ldp	x23, x24, [sp, #48]
  42873c:	ldp	x29, x30, [sp], #80
  428740:	ret
  428744:	ldr	x2, [x22]
  428748:	mov	x1, x24
  42874c:	mov	x0, x23
  428750:	sub	w2, w2, w24
  428754:	bl	4267ec <ferror@plt+0x22f4c>
  428758:	cbz	w0, 42872c <ferror@plt+0x24e8c>
  42875c:	cbz	x19, 4287ac <ferror@plt+0x24f0c>
  428760:	ldr	x0, [sp, #72]
  428764:	cbz	x0, 42872c <ferror@plt+0x24e8c>
  428768:	ldr	w0, [x20]
  42876c:	ldr	w1, [x21]
  428770:	add	w0, w0, #0x1
  428774:	cmp	w0, w1
  428778:	b.cc	428794 <ferror@plt+0x24ef4>  // b.lo, b.ul, b.last
  42877c:	ldr	x0, [x19]
  428780:	add	w1, w1, #0xa
  428784:	str	w1, [x21]
  428788:	ubfiz	x1, x1, #3, #32
  42878c:	bl	4031e0 <xrealloc@plt>
  428790:	str	x0, [x19]
  428794:	ldr	w0, [x20]
  428798:	ldr	x1, [x19]
  42879c:	ldr	x2, [sp, #72]
  4287a0:	str	x2, [x1, w0, uxtw #3]
  4287a4:	add	w0, w0, #0x1
  4287a8:	str	w0, [x20]
  4287ac:	mov	w0, #0x1                   	// #1
  4287b0:	b	428730 <ferror@plt+0x24e90>
  4287b4:	stp	x29, x30, [sp, #-96]!
  4287b8:	mov	x29, sp
  4287bc:	stp	x19, x20, [sp, #16]
  4287c0:	mov	x19, x1
  4287c4:	mov	x20, x2
  4287c8:	stp	x21, x22, [sp, #32]
  4287cc:	mov	x21, x0
  4287d0:	mov	w0, #0xa                   	// #10
  4287d4:	str	x23, [sp, #48]
  4287d8:	mov	x22, x3
  4287dc:	str	w0, [sp, #72]
  4287e0:	ldr	x23, [x1]
  4287e4:	cbz	x2, 4287f8 <ferror@plt+0x24f58>
  4287e8:	mov	x0, #0x50                  	// #80
  4287ec:	bl	403290 <xmalloc@plt>
  4287f0:	str	x0, [x20]
  4287f4:	str	wzr, [x22]
  4287f8:	str	wzr, [sp, #76]
  4287fc:	ldr	x1, [x19]
  428800:	ldrb	w2, [x1]
  428804:	cmp	w2, #0x5f
  428808:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  42880c:	b.ne	42888c <ferror@plt+0x24fec>  // b.any
  428810:	cbnz	x20, 428920 <ferror@plt+0x25080>
  428814:	ldrb	w0, [x1]
  428818:	cmp	w0, #0x65
  42881c:	mov	w0, #0x1                   	// #1
  428820:	b.ne	428858 <ferror@plt+0x24fb8>  // b.any
  428824:	cbz	x20, 42882c <ferror@plt+0x24f8c>
  428828:	str	w0, [x22]
  42882c:	add	x1, x1, #0x1
  428830:	mov	w0, #0x1                   	// #1
  428834:	str	x1, [x19]
  428838:	b	428858 <ferror@plt+0x24fb8>
  42883c:	add	x1, sp, #0x50
  428840:	mov	x0, x19
  428844:	bl	426580 <ferror@plt+0x22ce0>
  428848:	cbnz	w0, 4288bc <ferror@plt+0x2501c>
  42884c:	mov	x0, x23
  428850:	bl	426764 <ferror@plt+0x22ec4>
  428854:	mov	w0, #0x0                   	// #0
  428858:	ldp	x19, x20, [sp, #16]
  42885c:	ldp	x21, x22, [sp, #32]
  428860:	ldr	x23, [sp, #48]
  428864:	ldp	x29, x30, [sp], #96
  428868:	ret
  42886c:	add	x4, sp, #0x48
  428870:	add	x3, sp, #0x4c
  428874:	mov	x2, x20
  428878:	mov	x1, x19
  42887c:	mov	x0, x21
  428880:	bl	4286ec <ferror@plt+0x24e4c>
  428884:	cbnz	w0, 4287fc <ferror@plt+0x24f5c>
  428888:	b	428858 <ferror@plt+0x24fb8>
  42888c:	cmp	w2, #0x65
  428890:	b.eq	428810 <ferror@plt+0x24f70>  // b.none
  428894:	cmp	w2, #0x4e
  428898:	mov	w0, #0x54                  	// #84
  42889c:	ccmp	w2, w0, #0x4, ne  // ne = any
  4288a0:	b.ne	42886c <ferror@plt+0x24fcc>  // b.any
  4288a4:	add	x1, x1, #0x1
  4288a8:	str	x1, [x19]
  4288ac:	cmp	w2, w0
  4288b0:	b.ne	42883c <ferror@plt+0x24f9c>  // b.any
  4288b4:	mov	w0, #0x1                   	// #1
  4288b8:	str	w0, [sp, #80]
  4288bc:	add	x1, sp, #0x54
  4288c0:	mov	x0, x19
  4288c4:	bl	426580 <ferror@plt+0x22ce0>
  4288c8:	cbz	w0, 42884c <ferror@plt+0x24fac>
  4288cc:	ldr	w1, [x21, #40]
  4288d0:	ldr	w0, [sp, #84]
  4288d4:	cmp	w1, w0
  4288d8:	b.ls	42884c <ferror@plt+0x24fac>  // b.plast
  4288dc:	ldr	w0, [sp, #80]
  4288e0:	sub	w1, w0, #0x1
  4288e4:	str	w1, [sp, #80]
  4288e8:	cbz	w0, 4287fc <ferror@plt+0x24f5c>
  4288ec:	ldr	w0, [sp, #84]
  4288f0:	add	x4, sp, #0x48
  4288f4:	ldr	x1, [x21, #32]
  4288f8:	add	x3, sp, #0x4c
  4288fc:	lsl	x0, x0, #4
  428900:	mov	x2, x20
  428904:	ldr	x0, [x1, x0]
  428908:	add	x1, sp, #0x58
  42890c:	str	x0, [sp, #88]
  428910:	mov	x0, x21
  428914:	bl	4286ec <ferror@plt+0x24e4c>
  428918:	cbnz	w0, 4288dc <ferror@plt+0x2503c>
  42891c:	b	428854 <ferror@plt+0x24fb4>
  428920:	ldr	w2, [sp, #76]
  428924:	ldr	x0, [x20]
  428928:	str	xzr, [x0, x2, lsl #3]
  42892c:	b	428814 <ferror@plt+0x24f74>
  428930:	stp	x29, x30, [sp, #-48]!
  428934:	add	x2, x2, #0x2
  428938:	mov	x29, sp
  42893c:	stp	x19, x20, [sp, #16]
  428940:	mov	x20, x0
  428944:	ldr	x19, [x1]
  428948:	str	x2, [x1]
  42894c:	sub	x2, x2, x19
  428950:	cmp	x2, #0x4
  428954:	b.le	4289b0 <ferror@plt+0x25110>
  428958:	adrp	x1, 439000 <warn@@Base+0xaff8>
  42895c:	mov	x0, x19
  428960:	add	x1, x1, #0x4a7
  428964:	mov	x2, #0x4                   	// #4
  428968:	bl	403210 <strncmp@plt>
  42896c:	cbnz	w0, 4289b0 <ferror@plt+0x25110>
  428970:	ldrb	w0, [x19, #4]
  428974:	mov	w1, #0x2e                  	// #46
  428978:	cmp	w0, #0x24
  42897c:	ccmp	w0, w1, #0x4, ne  // ne = any
  428980:	b.ne	4289b0 <ferror@plt+0x25110>  // b.any
  428984:	add	x19, x19, #0x5
  428988:	add	x1, sp, #0x28
  42898c:	mov	x0, x20
  428990:	mov	x2, #0x0                   	// #0
  428994:	str	x19, [sp, #40]
  428998:	bl	4277e4 <ferror@plt+0x23f44>
  42899c:	cmp	w0, #0x0
  4289a0:	csinc	w0, w0, wzr, eq  // eq = none
  4289a4:	ldp	x19, x20, [sp, #16]
  4289a8:	ldp	x29, x30, [sp], #48
  4289ac:	ret
  4289b0:	ldrb	w0, [x19]
  4289b4:	cmp	w0, #0x5f
  4289b8:	b.ne	4289e8 <ferror@plt+0x25148>  // b.any
  4289bc:	ldrb	w0, [x19, #1]
  4289c0:	cmp	w0, #0x5f
  4289c4:	b.ne	4289e8 <ferror@plt+0x25148>  // b.any
  4289c8:	ldrb	w0, [x19, #2]
  4289cc:	cmp	w0, #0x6f
  4289d0:	b.ne	4289e8 <ferror@plt+0x25148>  // b.any
  4289d4:	ldrb	w0, [x19, #3]
  4289d8:	cmp	w0, #0x70
  4289dc:	b.ne	4289e8 <ferror@plt+0x25148>  // b.any
  4289e0:	add	x19, x19, #0x4
  4289e4:	b	428988 <ferror@plt+0x250e8>
  4289e8:	mov	w0, #0x1                   	// #1
  4289ec:	b	4289a4 <ferror@plt+0x25104>
  4289f0:	stp	x29, x30, [sp, #-368]!
  4289f4:	mov	x29, sp
  4289f8:	stp	x19, x20, [sp, #16]
  4289fc:	mov	x19, x4
  428a00:	stp	x21, x22, [sp, #32]
  428a04:	stp	x23, x24, [sp, #48]
  428a08:	mov	x24, x3
  428a0c:	stp	x25, x26, [sp, #64]
  428a10:	mov	x26, x1
  428a14:	mov	x25, x5
  428a18:	stp	x27, x28, [sp, #80]
  428a1c:	mov	x27, x0
  428a20:	str	x2, [sp, #104]
  428a24:	cbz	x4, 428a2c <ferror@plt+0x2518c>
  428a28:	str	xzr, [x4]
  428a2c:	ldr	x20, [x24]
  428a30:	cmp	x20, x25
  428a34:	b.cc	428a40 <ferror@plt+0x251a0>  // b.lo, b.ul, b.last
  428a38:	mov	x28, #0x0                   	// #0
  428a3c:	b	428b24 <ferror@plt+0x25284>
  428a40:	adrp	x1, 456000 <warn@@Base+0x27ff8>
  428a44:	add	x1, x1, #0xb88
  428a48:	str	x1, [sp, #184]
  428a4c:	str	wzr, [x26, #424]
  428a50:	ldr	x2, [sp, #184]
  428a54:	ldrb	w1, [x20]
  428a58:	ldrb	w0, [x20]
  428a5c:	ldrh	w1, [x2, x1, lsl #1]
  428a60:	tbnz	w1, #2, 428aec <ferror@plt+0x2524c>
  428a64:	cmp	w0, #0x28
  428a68:	b.eq	428aec <ferror@plt+0x2524c>  // b.none
  428a6c:	cmp	w0, #0x2d
  428a70:	b.eq	428aec <ferror@plt+0x2524c>  // b.none
  428a74:	mov	x0, #0xffffffffffffffff    	// #-1
  428a78:	mov	w21, #0x0                   	// #0
  428a7c:	str	w0, [sp, #200]
  428a80:	str	x0, [sp, #304]
  428a84:	ldr	x22, [x24]
  428a88:	mov	x19, x22
  428a8c:	ldrb	w0, [x19], #1
  428a90:	str	x19, [x24]
  428a94:	str	w0, [sp, #128]
  428a98:	cmp	w0, #0x78
  428a9c:	b.hi	428bf0 <ferror@plt+0x25350>  // b.pmore
  428aa0:	cmp	w0, #0x60
  428aa4:	b.hi	428c24 <ferror@plt+0x25384>  // b.pmore
  428aa8:	cmp	w0, #0x40
  428aac:	b.eq	428f7c <ferror@plt+0x256dc>  // b.none
  428ab0:	b.hi	428d0c <ferror@plt+0x2546c>  // b.pmore
  428ab4:	cmp	w0, #0x2d
  428ab8:	b.hi	428c4c <ferror@plt+0x253ac>  // b.pmore
  428abc:	cmp	w0, #0x22
  428ac0:	b.ls	428bf0 <ferror@plt+0x25350>  // b.plast
  428ac4:	ldr	w0, [sp, #128]
  428ac8:	sub	w1, w0, #0x23
  428acc:	cmp	w1, #0xa
  428ad0:	b.hi	428bf0 <ferror@plt+0x25350>  // b.pmore
  428ad4:	adrp	x0, 43d000 <warn@@Base+0xeff8>
  428ad8:	add	x0, x0, #0xe54
  428adc:	ldrh	w0, [x0, w1, uxtw #1]
  428ae0:	adr	x1, 428aec <ferror@plt+0x2524c>
  428ae4:	add	x0, x1, w0, sxth #2
  428ae8:	br	x0
  428aec:	mov	x2, x25
  428af0:	add	x1, sp, #0x130
  428af4:	mov	x0, x24
  428af8:	bl	426e40 <ferror@plt+0x235a0>
  428afc:	cbz	w0, 428a38 <ferror@plt+0x25198>
  428b00:	ldr	x0, [x24]
  428b04:	ldrb	w0, [x0]
  428b08:	cmp	w0, #0x3d
  428b0c:	b.eq	428b44 <ferror@plt+0x252a4>  // b.none
  428b10:	add	x2, sp, #0x130
  428b14:	mov	x1, x26
  428b18:	mov	x0, x27
  428b1c:	bl	4268b0 <ferror@plt+0x23010>
  428b20:	mov	x28, x0
  428b24:	mov	x0, x28
  428b28:	ldp	x19, x20, [sp, #16]
  428b2c:	ldp	x21, x22, [sp, #32]
  428b30:	ldp	x23, x24, [sp, #48]
  428b34:	ldp	x25, x26, [sp, #64]
  428b38:	ldp	x27, x28, [sp, #80]
  428b3c:	ldp	x29, x30, [sp], #368
  428b40:	ret
  428b44:	cbz	x19, 428b68 <ferror@plt+0x252c8>
  428b48:	ldr	w0, [sp, #304]
  428b4c:	tbnz	w0, #31, 428b68 <ferror@plt+0x252c8>
  428b50:	ldr	w0, [sp, #308]
  428b54:	tbnz	w0, #31, 428b68 <ferror@plt+0x252c8>
  428b58:	add	x1, sp, #0x130
  428b5c:	mov	x0, x26
  428b60:	bl	426654 <ferror@plt+0x22db4>
  428b64:	str	x0, [x19]
  428b68:	ldr	x0, [x24]
  428b6c:	mov	w21, #0x0                   	// #0
  428b70:	add	x0, x0, #0x1
  428b74:	str	x0, [x24]
  428b78:	mov	w0, #0xffffffff            	// #-1
  428b7c:	mov	w19, w0
  428b80:	str	w0, [sp, #200]
  428b84:	ldr	x0, [x24]
  428b88:	mov	x1, x0
  428b8c:	ldrb	w2, [x1], #1
  428b90:	cmp	w2, #0x40
  428b94:	b.ne	428a84 <ferror@plt+0x251e4>  // b.any
  428b98:	ldrb	w3, [x0, #1]
  428b9c:	ldr	x4, [sp, #184]
  428ba0:	ldrb	w2, [x0, #1]
  428ba4:	ldrh	w3, [x4, x3, lsl #1]
  428ba8:	tbnz	w3, #2, 428a84 <ferror@plt+0x251e4>
  428bac:	cmp	w2, #0x28
  428bb0:	b.eq	428a84 <ferror@plt+0x251e4>  // b.none
  428bb4:	cmp	w2, #0x2d
  428bb8:	b.eq	428a84 <ferror@plt+0x251e4>  // b.none
  428bbc:	ldrb	w2, [x1]
  428bc0:	cmp	w2, #0x3b
  428bc4:	b.ne	428bec <ferror@plt+0x2534c>  // b.any
  428bc8:	add	x1, x1, #0x1
  428bcc:	str	x1, [x24]
  428bd0:	ldrb	w1, [x0, #1]
  428bd4:	cmp	w1, #0x53
  428bd8:	b.eq	428c1c <ferror@plt+0x2537c>  // b.none
  428bdc:	cmp	w1, #0x73
  428be0:	b.eq	428c00 <ferror@plt+0x25360>  // b.none
  428be4:	cbnz	w1, 428b84 <ferror@plt+0x252e4>
  428be8:	b	428bf0 <ferror@plt+0x25350>
  428bec:	cbnz	w2, 428bf8 <ferror@plt+0x25358>
  428bf0:	mov	x0, x20
  428bf4:	b	429238 <ferror@plt+0x25998>
  428bf8:	add	x1, x1, #0x1
  428bfc:	b	428bbc <ferror@plt+0x2531c>
  428c00:	add	x0, x0, #0x2
  428c04:	bl	4031a0 <atoi@plt>
  428c08:	asr	w1, w0, #3
  428c0c:	cmp	w0, #0x7
  428c10:	csel	w0, w1, w19, gt
  428c14:	str	w0, [sp, #200]
  428c18:	b	428b84 <ferror@plt+0x252e4>
  428c1c:	mov	w21, #0x1                   	// #1
  428c20:	b	428b84 <ferror@plt+0x252e4>
  428c24:	ldr	w0, [sp, #128]
  428c28:	sub	w1, w0, #0x61
  428c2c:	cmp	w1, #0x17
  428c30:	b.hi	428bf0 <ferror@plt+0x25350>  // b.pmore
  428c34:	adrp	x0, 43d000 <warn@@Base+0xeff8>
  428c38:	add	x0, x0, #0xe6c
  428c3c:	ldrh	w0, [x0, w1, uxtw #1]
  428c40:	adr	x1, 428c4c <ferror@plt+0x253ac>
  428c44:	add	x0, x1, w0, sxth #2
  428c48:	br	x0
  428c4c:	ldr	w0, [sp, #128]
  428c50:	sub	w0, w0, #0x30
  428c54:	and	w0, w0, #0xff
  428c58:	cmp	w0, #0x9
  428c5c:	b.hi	428bf0 <ferror@plt+0x25350>  // b.pmore
  428c60:	str	x22, [x24]
  428c64:	mov	x2, x25
  428c68:	add	x1, sp, #0x140
  428c6c:	mov	x0, x24
  428c70:	bl	426e40 <ferror@plt+0x235a0>
  428c74:	cbz	w0, 428a38 <ferror@plt+0x25198>
  428c78:	ldr	w1, [sp, #304]
  428c7c:	ldr	w0, [sp, #320]
  428c80:	cmp	w1, w0
  428c84:	b.ne	428e98 <ferror@plt+0x255f8>  // b.any
  428c88:	ldr	w1, [sp, #308]
  428c8c:	ldr	w0, [sp, #324]
  428c90:	cmp	w1, w0
  428c94:	b.ne	428e98 <ferror@plt+0x255f8>  // b.any
  428c98:	mov	x0, x27
  428c9c:	bl	424010 <ferror@plt+0x20770>
  428ca0:	mov	x28, x0
  428ca4:	ldr	w0, [sp, #304]
  428ca8:	cmn	w0, #0x1
  428cac:	b.eq	428cc4 <ferror@plt+0x25424>  // b.none
  428cb0:	add	x1, sp, #0x130
  428cb4:	mov	x0, x26
  428cb8:	bl	426654 <ferror@plt+0x22db4>
  428cbc:	cbz	x0, 428a38 <ferror@plt+0x25198>
  428cc0:	str	x28, [x0]
  428cc4:	cbz	x28, 428a38 <ferror@plt+0x25198>
  428cc8:	ldr	w0, [sp, #304]
  428ccc:	cmn	w0, #0x1
  428cd0:	b.eq	428ce8 <ferror@plt+0x25448>  // b.none
  428cd4:	add	x1, sp, #0x130
  428cd8:	mov	x0, x26
  428cdc:	bl	426654 <ferror@plt+0x22db4>
  428ce0:	cbz	x0, 428a38 <ferror@plt+0x25198>
  428ce4:	str	x28, [x0]
  428ce8:	ldr	w0, [sp, #200]
  428cec:	cmn	w0, #0x1
  428cf0:	b.eq	428b24 <ferror@plt+0x25284>  // b.none
  428cf4:	mov	x2, x0
  428cf8:	mov	x1, x28
  428cfc:	mov	x0, x27
  428d00:	bl	42490c <ferror@plt+0x2106c>
  428d04:	cbnz	w0, 428b24 <ferror@plt+0x25284>
  428d08:	b	428a38 <ferror@plt+0x25198>
  428d0c:	ldr	w0, [sp, #128]
  428d10:	cmp	w0, #0x52
  428d14:	b.eq	4295d4 <ferror@plt+0x25d34>  // b.none
  428d18:	cmp	w0, #0x53
  428d1c:	b.eq	42ade0 <ferror@plt+0x27540>  // b.none
  428d20:	cmp	w0, #0x42
  428d24:	b.ne	428bf0 <ferror@plt+0x25350>  // b.any
  428d28:	mov	x5, x25
  428d2c:	mov	x3, x24
  428d30:	mov	x4, #0x0                   	// #0
  428d34:	mov	x2, #0x0                   	// #0
  428d38:	mov	x1, x26
  428d3c:	mov	x0, x27
  428d40:	bl	4289f0 <ferror@plt+0x25150>
  428d44:	mov	x1, x0
  428d48:	mov	x0, x27
  428d4c:	bl	4244c4 <ferror@plt+0x20c24>
  428d50:	b	428e90 <ferror@plt+0x255f0>
  428d54:	ldrb	w0, [x22, #1]
  428d58:	cmp	w0, #0x73
  428d5c:	b.eq	428d94 <ferror@plt+0x254f4>  // b.none
  428d60:	b.hi	428dd4 <ferror@plt+0x25534>  // b.pmore
  428d64:	cbz	w0, 428bf0 <ferror@plt+0x25350>
  428d68:	cmp	w0, #0x65
  428d6c:	mov	w22, #0xb                   	// #11
  428d70:	b.eq	428d98 <ferror@plt+0x254f8>  // b.none
  428d74:	mov	w2, #0x5                   	// #5
  428d78:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  428d7c:	mov	x0, #0x0                   	// #0
  428d80:	add	x1, x1, #0xb04
  428d84:	bl	403700 <dcgettext@plt>
  428d88:	mov	x1, x0
  428d8c:	mov	x0, x20
  428d90:	bl	426600 <ferror@plt+0x22d60>
  428d94:	mov	w22, #0x7                   	// #7
  428d98:	ldr	x19, [x24]
  428d9c:	mov	w1, #0x3c                  	// #60
  428da0:	add	x19, x19, #0x1
  428da4:	str	x19, [x24]
  428da8:	mov	x0, x19
  428dac:	bl	403560 <strchr@plt>
  428db0:	mov	x21, x0
  428db4:	mov	w1, #0x3a                  	// #58
  428db8:	mov	x0, x19
  428dbc:	bl	403560 <strchr@plt>
  428dc0:	mov	x28, x0
  428dc4:	cbnz	x0, 428de4 <ferror@plt+0x25544>
  428dc8:	mov	x0, x20
  428dcc:	bl	4267a8 <ferror@plt+0x22f08>
  428dd0:	b	428b24 <ferror@plt+0x25284>
  428dd4:	cmp	w0, #0x75
  428dd8:	b.ne	428d74 <ferror@plt+0x254d4>  // b.any
  428ddc:	mov	w22, #0x8                   	// #8
  428de0:	b	428d98 <ferror@plt+0x254f8>
  428de4:	cmp	x21, #0x0
  428de8:	ccmp	x21, x0, #0x2, ne  // ne = any
  428dec:	b.cs	428e40 <ferror@plt+0x255a0>  // b.hs, b.nlast
  428df0:	ldrb	w0, [x0, #1]
  428df4:	cmp	w0, #0x3a
  428df8:	b.ne	428e40 <ferror@plt+0x255a0>  // b.any
  428dfc:	mov	w0, #0x0                   	// #0
  428e00:	b	428e14 <ferror@plt+0x25574>
  428e04:	cmp	w1, #0x3c
  428e08:	b.ne	428e20 <ferror@plt+0x25580>  // b.any
  428e0c:	add	w0, w0, #0x1
  428e10:	add	x21, x21, #0x1
  428e14:	ldrb	w1, [x21]
  428e18:	cbnz	w1, 428e04 <ferror@plt+0x25564>
  428e1c:	b	428bf0 <ferror@plt+0x25350>
  428e20:	cmp	w1, #0x3e
  428e24:	b.ne	428e30 <ferror@plt+0x25590>  // b.any
  428e28:	sub	w0, w0, #0x1
  428e2c:	b	428e10 <ferror@plt+0x25570>
  428e30:	cmp	w1, #0x3a
  428e34:	b.ne	428e10 <ferror@plt+0x25570>  // b.any
  428e38:	cbnz	w0, 428e10 <ferror@plt+0x25570>
  428e3c:	mov	x28, x21
  428e40:	ldr	x0, [sp, #104]
  428e44:	sub	x20, x28, x19
  428e48:	cbz	x0, 428e70 <ferror@plt+0x255d0>
  428e4c:	mov	x2, x20
  428e50:	mov	x1, x19
  428e54:	bl	403210 <strncmp@plt>
  428e58:	cbnz	w0, 428e70 <ferror@plt+0x255d0>
  428e5c:	ldr	x0, [sp, #104]
  428e60:	ldrb	w0, [x0, x20]
  428e64:	cbnz	w0, 428e70 <ferror@plt+0x255d0>
  428e68:	mov	w0, #0x1                   	// #1
  428e6c:	str	w0, [x26, #424]
  428e70:	mov	w4, w22
  428e74:	mov	w3, w20
  428e78:	mov	x2, x19
  428e7c:	add	x1, x26, #0x1a0
  428e80:	mov	x0, x27
  428e84:	bl	42700c <ferror@plt+0x2376c>
  428e88:	add	x5, x28, #0x1
  428e8c:	str	x5, [x24]
  428e90:	mov	x28, x0
  428e94:	b	428cc4 <ferror@plt+0x25424>
  428e98:	str	x22, [x24]
  428e9c:	mov	x5, x25
  428ea0:	mov	x3, x24
  428ea4:	mov	x1, x26
  428ea8:	mov	x0, x27
  428eac:	mov	x4, #0x0                   	// #0
  428eb0:	mov	x2, #0x0                   	// #0
  428eb4:	bl	4289f0 <ferror@plt+0x25150>
  428eb8:	mov	x28, x0
  428ebc:	cbnz	x0, 428ca4 <ferror@plt+0x25404>
  428ec0:	b	428a38 <ferror@plt+0x25198>
  428ec4:	mov	x5, x25
  428ec8:	mov	x3, x24
  428ecc:	mov	x4, #0x0                   	// #0
  428ed0:	mov	x2, #0x0                   	// #0
  428ed4:	mov	x1, x26
  428ed8:	mov	x0, x27
  428edc:	bl	4289f0 <ferror@plt+0x25150>
  428ee0:	mov	x1, x0
  428ee4:	mov	x0, x27
  428ee8:	bl	424184 <ferror@plt+0x208e4>
  428eec:	b	428e90 <ferror@plt+0x255f0>
  428ef0:	mov	x5, x25
  428ef4:	mov	x3, x24
  428ef8:	mov	x4, #0x0                   	// #0
  428efc:	mov	x2, #0x0                   	// #0
  428f00:	mov	x1, x26
  428f04:	mov	x0, x27
  428f08:	bl	4289f0 <ferror@plt+0x25150>
  428f0c:	mov	x1, x0
  428f10:	mov	x0, x27
  428f14:	bl	424230 <ferror@plt+0x20990>
  428f18:	b	428e90 <ferror@plt+0x255f0>
  428f1c:	mov	x5, x25
  428f20:	mov	x4, #0x0                   	// #0
  428f24:	mov	x3, x24
  428f28:	mov	x1, x26
  428f2c:	mov	x0, x27
  428f30:	mov	x2, #0x0                   	// #0
  428f34:	bl	4289f0 <ferror@plt+0x25150>
  428f38:	mov	x1, x0
  428f3c:	mov	w3, #0x0                   	// #0
  428f40:	mov	x0, x27
  428f44:	mov	x2, #0x0                   	// #0
  428f48:	bl	4241cc <ferror@plt+0x2092c>
  428f4c:	b	428e90 <ferror@plt+0x255f0>
  428f50:	mov	x5, x25
  428f54:	mov	x3, x24
  428f58:	mov	x4, #0x0                   	// #0
  428f5c:	mov	x2, #0x0                   	// #0
  428f60:	mov	x1, x26
  428f64:	mov	x0, x27
  428f68:	bl	4289f0 <ferror@plt+0x25150>
  428f6c:	mov	x1, x0
  428f70:	mov	x0, x27
  428f74:	bl	424488 <ferror@plt+0x20be8>
  428f78:	b	428e90 <ferror@plt+0x255f0>
  428f7c:	mov	x5, x25
  428f80:	mov	x3, x24
  428f84:	mov	x1, x26
  428f88:	mov	x0, x27
  428f8c:	mov	x4, #0x0                   	// #0
  428f90:	mov	x2, #0x0                   	// #0
  428f94:	bl	4289f0 <ferror@plt+0x25150>
  428f98:	mov	x19, x0
  428f9c:	cbz	x0, 428a38 <ferror@plt+0x25198>
  428fa0:	ldr	x0, [x24]
  428fa4:	ldrb	w1, [x0]
  428fa8:	cmp	w1, #0x2c
  428fac:	b.ne	428bf0 <ferror@plt+0x25350>  // b.any
  428fb0:	add	x0, x0, #0x1
  428fb4:	str	x0, [x24]
  428fb8:	mov	x2, #0x0                   	// #0
  428fbc:	mov	x5, x25
  428fc0:	mov	x3, x24
  428fc4:	mov	x1, x26
  428fc8:	mov	x0, x27
  428fcc:	mov	x4, #0x0                   	// #0
  428fd0:	bl	4289f0 <ferror@plt+0x25150>
  428fd4:	mov	x2, x0
  428fd8:	cbz	x0, 428a38 <ferror@plt+0x25198>
  428fdc:	mov	x1, x19
  428fe0:	mov	x0, x27
  428fe4:	bl	4243b0 <ferror@plt+0x20b10>
  428fe8:	b	428e90 <ferror@plt+0x255f0>
  428fec:	ldrb	w0, [x22, #1]
  428ff0:	cmp	w0, #0x23
  428ff4:	b.ne	429054 <ferror@plt+0x257b4>  // b.any
  428ff8:	add	x22, x22, #0x2
  428ffc:	str	x22, [x24]
  429000:	mov	x1, x26
  429004:	mov	x5, x25
  429008:	mov	x3, x24
  42900c:	mov	x0, x27
  429010:	mov	x4, #0x0                   	// #0
  429014:	mov	x2, #0x0                   	// #0
  429018:	bl	4289f0 <ferror@plt+0x25150>
  42901c:	mov	x1, x0
  429020:	cbz	x0, 428a38 <ferror@plt+0x25198>
  429024:	ldr	x0, [x24]
  429028:	ldrb	w2, [x0]
  42902c:	cmp	w2, #0x3b
  429030:	b.ne	428bf0 <ferror@plt+0x25350>  // b.any
  429034:	add	x0, x0, #0x1
  429038:	mov	w4, #0x0                   	// #0
  42903c:	mov	x3, #0x0                   	// #0
  429040:	mov	x2, #0x0                   	// #0
  429044:	str	x0, [x24]
  429048:	mov	x0, x27
  42904c:	bl	424414 <ferror@plt+0x20b74>
  429050:	b	428e90 <ferror@plt+0x255f0>
  429054:	mov	x5, x25
  429058:	mov	x3, x24
  42905c:	mov	x1, x26
  429060:	mov	x0, x27
  429064:	mov	x4, #0x0                   	// #0
  429068:	mov	x2, #0x0                   	// #0
  42906c:	bl	4289f0 <ferror@plt+0x25150>
  429070:	mov	x22, x0
  429074:	cbz	x0, 428a38 <ferror@plt+0x25198>
  429078:	ldr	x0, [x24]
  42907c:	ldrb	w1, [x0]
  429080:	cmp	w1, #0x2c
  429084:	b.ne	428bf0 <ferror@plt+0x25350>  // b.any
  429088:	add	x0, x0, #0x1
  42908c:	str	x0, [x24]
  429090:	mov	x5, x25
  429094:	mov	x3, x24
  429098:	mov	x1, x26
  42909c:	mov	x0, x27
  4290a0:	mov	x4, #0x0                   	// #0
  4290a4:	mov	x2, #0x0                   	// #0
  4290a8:	bl	4289f0 <ferror@plt+0x25150>
  4290ac:	mov	x21, x0
  4290b0:	cbz	x0, 428a38 <ferror@plt+0x25198>
  4290b4:	mov	x0, #0x50                  	// #80
  4290b8:	bl	403290 <xmalloc@plt>
  4290bc:	mov	x28, x0
  4290c0:	mov	w23, #0xa                   	// #10
  4290c4:	mov	w19, #0x0                   	// #0
  4290c8:	ldr	x1, [x24]
  4290cc:	ldrb	w0, [x1]
  4290d0:	cmp	w0, #0x3b
  4290d4:	b.ne	429114 <ferror@plt+0x25874>  // b.any
  4290d8:	add	x1, x1, #0x1
  4290dc:	str	x1, [x24]
  4290e0:	cbz	w19, 429178 <ferror@plt+0x258d8>
  4290e4:	sub	w20, w19, #0x1
  4290e8:	mov	x0, x27
  4290ec:	ldr	x1, [x28, w20, uxtw #3]
  4290f0:	bl	424c4c <ferror@plt+0x213ac>
  4290f4:	cmp	w0, #0x2
  4290f8:	cset	w4, ne  // ne = any
  4290fc:	csel	w19, w20, w19, eq  // eq = none
  429100:	mov	x3, x28
  429104:	mov	x2, x22
  429108:	mov	x1, x21
  42910c:	str	xzr, [x28, w19, uxtw #3]
  429110:	b	429048 <ferror@plt+0x257a8>
  429114:	cmp	w0, #0x2c
  429118:	b.ne	428bf0 <ferror@plt+0x25350>  // b.any
  42911c:	add	w0, w19, #0x1
  429120:	add	x1, x1, #0x1
  429124:	str	x1, [x24]
  429128:	cmp	w0, w23
  42912c:	str	w0, [sp, #96]
  429130:	b.cc	429148 <ferror@plt+0x258a8>  // b.lo, b.ul, b.last
  429134:	add	w23, w23, #0xa
  429138:	mov	x0, x28
  42913c:	ubfiz	x1, x23, #3, #32
  429140:	bl	4031e0 <xrealloc@plt>
  429144:	mov	x28, x0
  429148:	ubfiz	x19, x19, #3, #32
  42914c:	mov	x5, x25
  429150:	mov	x3, x24
  429154:	mov	x1, x26
  429158:	mov	x0, x27
  42915c:	mov	x4, #0x0                   	// #0
  429160:	mov	x2, #0x0                   	// #0
  429164:	bl	4289f0 <ferror@plt+0x25150>
  429168:	str	x0, [x28, x19]
  42916c:	cbz	x0, 428a38 <ferror@plt+0x25198>
  429170:	ldr	w19, [sp, #96]
  429174:	b	4290c8 <ferror@plt+0x25828>
  429178:	mov	w4, #0x1                   	// #1
  42917c:	b	429100 <ferror@plt+0x25860>
  429180:	cmp	x19, x25
  429184:	b.cs	428a38 <ferror@plt+0x25198>  // b.hs, b.nlast
  429188:	mov	x2, x25
  42918c:	add	x1, sp, #0x140
  429190:	mov	x0, x24
  429194:	bl	426e40 <ferror@plt+0x235a0>
  429198:	cbz	w0, 428a38 <ferror@plt+0x25198>
  42919c:	ldr	w0, [sp, #304]
  4291a0:	ldr	w1, [sp, #320]
  4291a4:	cmp	w1, w0
  4291a8:	b.ne	429240 <ferror@plt+0x259a0>  // b.any
  4291ac:	ldr	w0, [sp, #308]
  4291b0:	ldr	w1, [sp, #324]
  4291b4:	cmp	w1, w0
  4291b8:	cset	w22, eq  // eq = none
  4291bc:	ldr	x0, [x24]
  4291c0:	ldrb	w0, [x0]
  4291c4:	cmp	w0, #0x3d
  4291c8:	b.ne	429248 <ferror@plt+0x259a8>  // b.any
  4291cc:	str	x19, [x24]
  4291d0:	mov	x5, x25
  4291d4:	mov	x3, x24
  4291d8:	mov	x1, x26
  4291dc:	mov	x0, x27
  4291e0:	mov	x4, #0x0                   	// #0
  4291e4:	mov	x2, #0x0                   	// #0
  4291e8:	bl	4289f0 <ferror@plt+0x25150>
  4291ec:	mov	x20, x0
  4291f0:	cbz	x0, 428a38 <ferror@plt+0x25198>
  4291f4:	ldr	x0, [x24]
  4291f8:	ldrb	w1, [x0]
  4291fc:	cmp	w1, #0x3b
  429200:	b.ne	42920c <ferror@plt+0x2596c>  // b.any
  429204:	add	x0, x0, #0x1
  429208:	str	x0, [x24]
  42920c:	mov	x2, x25
  429210:	add	x1, sp, #0x12c
  429214:	mov	x0, x24
  429218:	ldr	x23, [x24]
  42921c:	bl	426d9c <ferror@plt+0x234fc>
  429220:	ldr	x21, [x24]
  429224:	mov	x28, x0
  429228:	ldrb	w0, [x21]
  42922c:	cmp	w0, #0x3b
  429230:	b.eq	429250 <ferror@plt+0x259b0>  // b.none
  429234:	mov	x0, x19
  429238:	bl	4267a8 <ferror@plt+0x22f08>
  42923c:	b	428a38 <ferror@plt+0x25198>
  429240:	mov	w22, #0x0                   	// #0
  429244:	b	4291bc <ferror@plt+0x2591c>
  429248:	mov	x20, #0x0                   	// #0
  42924c:	b	4291f4 <ferror@plt+0x25954>
  429250:	add	x21, x21, #0x1
  429254:	str	x21, [x24]
  429258:	mov	x2, x25
  42925c:	add	x1, sp, #0x138
  429260:	mov	x0, x24
  429264:	bl	426d9c <ferror@plt+0x234fc>
  429268:	mov	x25, x0
  42926c:	ldr	x0, [x24]
  429270:	ldrb	w1, [x0]
  429274:	cmp	w1, #0x3b
  429278:	b.ne	429234 <ferror@plt+0x25994>  // b.any
  42927c:	add	x0, x0, #0x1
  429280:	str	x0, [x24]
  429284:	ldr	w24, [sp, #300]
  429288:	ldr	w0, [sp, #312]
  42928c:	orr	w0, w24, w0
  429290:	cbz	w0, 429324 <ferror@plt+0x25a84>
  429294:	cbnz	x20, 429304 <ferror@plt+0x25a64>
  429298:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42929c:	mov	x0, x23
  4292a0:	add	x1, x1, #0xb26
  4292a4:	mov	x2, #0x18                  	// #24
  4292a8:	bl	403210 <strncmp@plt>
  4292ac:	cbnz	w0, 4292dc <ferror@plt+0x25a3c>
  4292b0:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  4292b4:	mov	x0, x21
  4292b8:	add	x1, x1, #0xb3f
  4292bc:	mov	x2, #0x17                  	// #23
  4292c0:	bl	403210 <strncmp@plt>
  4292c4:	cbnz	w0, 4292dc <ferror@plt+0x25a3c>
  4292c8:	mov	w2, #0x0                   	// #0
  4292cc:	mov	w1, #0x8                   	// #8
  4292d0:	mov	x0, x27
  4292d4:	bl	42401c <ferror@plt+0x2077c>
  4292d8:	b	428e90 <ferror@plt+0x255f0>
  4292dc:	cbnz	w24, 429304 <ferror@plt+0x25a64>
  4292e0:	cbnz	x28, 429304 <ferror@plt+0x25a64>
  4292e4:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  4292e8:	mov	x0, x21
  4292ec:	add	x1, x1, #0xb57
  4292f0:	mov	x2, #0x18                  	// #24
  4292f4:	bl	403210 <strncmp@plt>
  4292f8:	cbnz	w0, 429304 <ferror@plt+0x25a64>
  4292fc:	mov	w2, #0x1                   	// #1
  429300:	b	4292cc <ferror@plt+0x25a2c>
  429304:	mov	w2, #0x5                   	// #5
  429308:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42930c:	mov	x0, #0x0                   	// #0
  429310:	add	x1, x1, #0x969
  429314:	bl	403700 <dcgettext@plt>
  429318:	mov	x1, x0
  42931c:	mov	x0, x19
  429320:	bl	426600 <ferror@plt+0x22d60>
  429324:	cbnz	x20, 429424 <ferror@plt+0x25b84>
  429328:	cmp	x28, #0x0
  42932c:	mov	w1, w22
  429330:	cset	w3, eq  // eq = none
  429334:	csel	w0, w22, wzr, eq  // eq = none
  429338:	cbz	w0, 42934c <ferror@plt+0x25aac>
  42933c:	cbnz	x25, 42934c <ferror@plt+0x25aac>
  429340:	mov	x0, x27
  429344:	bl	424010 <ferror@plt+0x20770>
  429348:	b	428e90 <ferror@plt+0x255f0>
  42934c:	cmp	x25, #0x0
  429350:	cset	w2, eq  // eq = none
  429354:	cmp	w1, #0x0
  429358:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  42935c:	b.eq	429378 <ferror@plt+0x25ad8>  // b.none
  429360:	cmp	x28, #0x0
  429364:	b.le	42ae34 <ferror@plt+0x27594>
  429368:	mov	w1, w28
  42936c:	mov	x0, x27
  429370:	bl	424058 <ferror@plt+0x207b8>
  429374:	b	428e90 <ferror@plt+0x255f0>
  429378:	cmp	x28, #0x0
  42937c:	ccmp	w2, #0x0, #0x4, gt
  429380:	b.eq	429394 <ferror@plt+0x25af4>  // b.none
  429384:	mov	w1, w28
  429388:	mov	x0, x27
  42938c:	bl	424048 <ferror@plt+0x207a8>
  429390:	b	428e90 <ferror@plt+0x255f0>
  429394:	cmp	w3, #0x0
  429398:	ccmn	x25, #0x1, #0x0, ne  // ne = any
  42939c:	b.ne	4293d8 <ferror@plt+0x25b38>  // b.any
  4293a0:	ldr	x0, [sp, #104]
  4293a4:	cbz	x0, 4293cc <ferror@plt+0x25b2c>
  4293a8:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  4293ac:	add	x1, x1, #0xa8d
  4293b0:	bl	4034b0 <strcmp@plt>
  4293b4:	cbz	w0, 4292c8 <ferror@plt+0x25a28>
  4293b8:	ldr	x0, [sp, #104]
  4293bc:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  4293c0:	add	x1, x1, #0xa76
  4293c4:	bl	4034b0 <strcmp@plt>
  4293c8:	cbz	w0, 4292fc <ferror@plt+0x25a5c>
  4293cc:	mov	w2, #0x1                   	// #1
  4293d0:	mov	w1, #0x4                   	// #4
  4293d4:	b	4292d0 <ferror@plt+0x25a30>
  4293d8:	cbz	w0, 42ae38 <ferror@plt+0x27598>
  4293dc:	cmp	x25, #0x7f
  4293e0:	b.ne	42ae40 <ferror@plt+0x275a0>  // b.any
  4293e4:	mov	w2, #0x0                   	// #0
  4293e8:	mov	w1, #0x1                   	// #1
  4293ec:	b	4292d0 <ferror@plt+0x25a30>
  4293f0:	cmp	x25, #0xff
  4293f4:	b.ne	429400 <ferror@plt+0x25b60>  // b.any
  4293f8:	mov	w2, #0x1                   	// #1
  4293fc:	b	4293e8 <ferror@plt+0x25b48>
  429400:	mov	x0, #0xffff                	// #65535
  429404:	cmp	x25, x0
  429408:	b.ne	429418 <ferror@plt+0x25b78>  // b.any
  42940c:	mov	w2, #0x1                   	// #1
  429410:	mov	w1, #0x2                   	// #2
  429414:	b	4292d0 <ferror@plt+0x25a30>
  429418:	mov	x0, #0xffffffff            	// #4294967295
  42941c:	cmp	x25, x0
  429420:	b.eq	4293cc <ferror@plt+0x25b2c>  // b.none
  429424:	cbnz	w22, 429234 <ferror@plt+0x25994>
  429428:	mov	x1, x26
  42942c:	add	x2, sp, #0x140
  429430:	mov	x0, x27
  429434:	bl	4268b0 <ferror@plt+0x23010>
  429438:	mov	x1, x0
  42943c:	cbnz	x0, 429470 <ferror@plt+0x25bd0>
  429440:	mov	w2, #0x5                   	// #5
  429444:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  429448:	add	x1, x1, #0xb70
  42944c:	bl	403700 <dcgettext@plt>
  429450:	mov	x1, x0
  429454:	mov	x0, x19
  429458:	bl	426600 <ferror@plt+0x22d60>
  42945c:	mov	w1, #0x4                   	// #4
  429460:	mov	x0, x27
  429464:	mov	w2, #0x0                   	// #0
  429468:	bl	42401c <ferror@plt+0x2077c>
  42946c:	mov	x1, x0
  429470:	mov	x3, x25
  429474:	mov	x2, x28
  429478:	mov	x0, x27
  42947c:	bl	42426c <ferror@plt+0x209cc>
  429480:	b	428e90 <ferror@plt+0x255f0>
  429484:	ccmp	w2, #0x0, #0x4, lt  // lt = tstop
  429488:	b.eq	4294a4 <ferror@plt+0x25c04>  // b.none
  42948c:	cmp	w1, #0x0
  429490:	ccmn	x28, #0x8, #0x4, eq  // eq = none
  429494:	b.ne	4294a4 <ferror@plt+0x25c04>  // b.any
  429498:	neg	w1, w28
  42949c:	mov	w2, #0x1                   	// #1
  4294a0:	b	4292d0 <ferror@plt+0x25a30>
  4294a4:	mvn	x0, x25
  4294a8:	cmp	x28, x0
  4294ac:	b.eq	4294bc <ferror@plt+0x25c1c>  // b.none
  4294b0:	add	x0, x25, #0x1
  4294b4:	cmp	x28, x0
  4294b8:	b.ne	429424 <ferror@plt+0x25b84>  // b.any
  4294bc:	cmp	x25, #0x7f
  4294c0:	b.eq	4293e4 <ferror@plt+0x25b44>  // b.none
  4294c4:	mov	x0, #0x7fff                	// #32767
  4294c8:	cmp	x25, x0
  4294cc:	b.ne	4294d8 <ferror@plt+0x25c38>  // b.any
  4294d0:	mov	w2, #0x0                   	// #0
  4294d4:	b	429410 <ferror@plt+0x25b70>
  4294d8:	mov	x0, #0x7fffffff            	// #2147483647
  4294dc:	cmp	x25, x0
  4294e0:	b.ne	4294ec <ferror@plt+0x25c4c>  // b.any
  4294e4:	mov	w2, #0x0                   	// #0
  4294e8:	b	4293d0 <ferror@plt+0x25b30>
  4294ec:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  4294f0:	cmp	x25, x0
  4294f4:	b.ne	429424 <ferror@plt+0x25b84>  // b.any
  4294f8:	b	4292c8 <ferror@plt+0x25a28>
  4294fc:	cmp	x19, x25
  429500:	b.cs	428a38 <ferror@plt+0x25198>  // b.hs, b.nlast
  429504:	ldrb	w0, [x22, #1]
  429508:	cmp	w0, #0x73
  42950c:	b.eq	429520 <ferror@plt+0x25c80>  // b.none
  429510:	cmp	w0, #0x75
  429514:	b.ne	429234 <ferror@plt+0x25994>  // b.any
  429518:	mov	w20, #0x1                   	// #1
  42951c:	b	429524 <ferror@plt+0x25c84>
  429520:	mov	w20, #0x0                   	// #0
  429524:	add	x1, x22, #0x2
  429528:	str	x1, [x24]
  42952c:	add	x22, x22, #0x3
  429530:	ldurb	w2, [x22, #-1]
  429534:	sub	w0, w2, #0x62
  429538:	cmp	w2, #0x76
  42953c:	and	w0, w0, #0xff
  429540:	mov	x2, x25
  429544:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  429548:	mov	x0, x24
  42954c:	csel	x22, x22, x1, ls  // ls = plast
  429550:	str	x22, [x24]
  429554:	mov	x1, #0x0                   	// #0
  429558:	bl	426d9c <ferror@plt+0x234fc>
  42955c:	ldr	x0, [x24]
  429560:	ldrb	w1, [x0]
  429564:	cmp	w1, #0x3b
  429568:	b.ne	429234 <ferror@plt+0x25994>  // b.any
  42956c:	add	x0, x0, #0x1
  429570:	str	x0, [x24]
  429574:	mov	x1, #0x0                   	// #0
  429578:	mov	x2, x25
  42957c:	mov	x0, x24
  429580:	bl	426d9c <ferror@plt+0x234fc>
  429584:	ldr	x0, [x24]
  429588:	ldrb	w1, [x0]
  42958c:	cmp	w1, #0x3b
  429590:	b.ne	429234 <ferror@plt+0x25994>  // b.any
  429594:	add	x0, x0, #0x1
  429598:	str	x0, [x24]
  42959c:	mov	x2, x25
  4295a0:	mov	x1, #0x0                   	// #0
  4295a4:	mov	x0, x24
  4295a8:	bl	426d9c <ferror@plt+0x234fc>
  4295ac:	ldr	x1, [x24]
  4295b0:	ldrb	w2, [x1]
  4295b4:	cmp	w2, #0x3b
  4295b8:	b.ne	4295c4 <ferror@plt+0x25d24>  // b.any
  4295bc:	add	x1, x1, #0x1
  4295c0:	str	x1, [x24]
  4295c4:	cbz	x0, 429340 <ferror@plt+0x25aa0>
  4295c8:	mov	w2, w20
  4295cc:	ubfx	x1, x0, #3, #32
  4295d0:	b	4292d0 <ferror@plt+0x25a30>
  4295d4:	cmp	x19, x25
  4295d8:	b.cs	428a38 <ferror@plt+0x25198>  // b.hs, b.nlast
  4295dc:	mov	x2, x25
  4295e0:	mov	x0, x24
  4295e4:	mov	x1, #0x0                   	// #0
  4295e8:	bl	426d9c <ferror@plt+0x234fc>
  4295ec:	mov	x20, x0
  4295f0:	ldr	x0, [x24]
  4295f4:	ldrb	w0, [x0]
  4295f8:	cmp	w0, #0x3b
  4295fc:	b.ne	429234 <ferror@plt+0x25994>  // b.any
  429600:	mov	x1, #0x0                   	// #0
  429604:	mov	x2, x25
  429608:	mov	x0, x24
  42960c:	bl	426d9c <ferror@plt+0x234fc>
  429610:	mov	x1, x0
  429614:	ldr	x0, [x24]
  429618:	ldrb	w0, [x0]
  42961c:	cmp	w0, #0x3b
  429620:	b.ne	429234 <ferror@plt+0x25994>  // b.any
  429624:	sub	x20, x20, #0x3
  429628:	mov	x0, x27
  42962c:	cmp	x20, #0x2
  429630:	b.hi	42938c <ferror@plt+0x25aec>  // b.pmore
  429634:	b	429370 <ferror@plt+0x25ad0>
  429638:	cmp	x19, x25
  42963c:	b.cs	428a38 <ferror@plt+0x25198>  // b.hs, b.nlast
  429640:	ldrb	w0, [x22, #1]
  429644:	cmp	w0, #0x2d
  429648:	b.eq	4296d0 <ferror@plt+0x25e30>  // b.none
  42964c:	mov	x0, #0x50                  	// #80
  429650:	bl	403290 <xmalloc@plt>
  429654:	mov	x23, x0
  429658:	mov	x0, #0x50                  	// #80
  42965c:	bl	403290 <xmalloc@plt>
  429660:	mov	x22, x0
  429664:	mov	w3, #0xa                   	// #10
  429668:	mov	w20, #0x0                   	// #0
  42966c:	ldr	x0, [x24]
  429670:	ldrb	w1, [x0]
  429674:	cmp	w1, #0x3b
  429678:	b.hi	429728 <ferror@plt+0x25e88>  // b.pmore
  42967c:	mov	x2, #0x1                   	// #1
  429680:	movk	x2, #0x1000, lsl #32
  429684:	movk	x2, #0x800, lsl #48
  429688:	lsr	x1, x2, x1
  42968c:	tbz	w1, #0, 429728 <ferror@plt+0x25e88>
  429690:	ubfiz	x20, x20, #3, #32
  429694:	str	xzr, [x23, x20]
  429698:	str	xzr, [x22, x20]
  42969c:	ldr	x1, [x24]
  4296a0:	ldrb	w0, [x1]
  4296a4:	cmp	w0, #0x3b
  4296a8:	b.ne	4296b4 <ferror@plt+0x25e14>  // b.any
  4296ac:	add	x1, x1, #0x1
  4296b0:	str	x1, [x24]
  4296b4:	mov	x2, x22
  4296b8:	mov	x1, x23
  4296bc:	mov	x0, x27
  4296c0:	bl	424134 <ferror@plt+0x20894>
  4296c4:	b	428e90 <ferror@plt+0x255f0>
  4296c8:	add	x0, x0, #0x1
  4296cc:	str	x0, [x24]
  4296d0:	ldr	x0, [x24]
  4296d4:	ldrb	w1, [x0]
  4296d8:	cmp	w1, #0x3a
  4296dc:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4296e0:	b.ne	4296c8 <ferror@plt+0x25e28>  // b.any
  4296e4:	cbz	w1, 429234 <ferror@plt+0x25994>
  4296e8:	add	x0, x0, #0x1
  4296ec:	str	x0, [x24]
  4296f0:	b	42964c <ferror@plt+0x25dac>
  4296f4:	add	x21, x21, #0x1
  4296f8:	ldrb	w1, [x21]
  4296fc:	cmp	w1, #0x3a
  429700:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  429704:	b.ne	4296f4 <ferror@plt+0x25e54>  // b.any
  429708:	cbnz	w1, 429730 <ferror@plt+0x25e90>
  42970c:	mov	x0, x19
  429710:	bl	4267a8 <ferror@plt+0x22f08>
  429714:	mov	x0, x23
  429718:	bl	403510 <free@plt>
  42971c:	mov	x0, x22
  429720:	bl	403510 <free@plt>
  429724:	b	428a38 <ferror@plt+0x25198>
  429728:	mov	x21, x0
  42972c:	b	4296f8 <ferror@plt+0x25e58>
  429730:	sub	w1, w21, w0
  429734:	add	x21, x21, #0x1
  429738:	str	w3, [sp, #104]
  42973c:	bl	426864 <ferror@plt+0x22fc4>
  429740:	str	x21, [x24]
  429744:	mov	x1, #0x0                   	// #0
  429748:	mov	x2, x25
  42974c:	str	x0, [sp, #96]
  429750:	mov	x0, x24
  429754:	bl	426d9c <ferror@plt+0x234fc>
  429758:	ldr	x1, [x24]
  42975c:	mov	x21, x0
  429760:	ldr	w3, [sp, #104]
  429764:	ldrb	w0, [x1]
  429768:	cmp	w0, #0x2c
  42976c:	b.eq	429784 <ferror@plt+0x25ee4>  // b.none
  429770:	mov	x0, x19
  429774:	bl	4267a8 <ferror@plt+0x22f08>
  429778:	ldr	x0, [sp, #96]
  42977c:	bl	403510 <free@plt>
  429780:	b	429714 <ferror@plt+0x25e74>
  429784:	add	x1, x1, #0x1
  429788:	str	x1, [x24]
  42978c:	add	w2, w20, #0x1
  429790:	cmp	w2, w3
  429794:	b.cc	4297d0 <ferror@plt+0x25f30>  // b.lo, b.ul, b.last
  429798:	add	w3, w3, #0xa
  42979c:	mov	x0, x23
  4297a0:	str	w3, [sp, #104]
  4297a4:	ubfiz	x28, x3, #3, #32
  4297a8:	str	w2, [sp, #128]
  4297ac:	mov	x1, x28
  4297b0:	bl	4031e0 <xrealloc@plt>
  4297b4:	mov	x1, x28
  4297b8:	mov	x23, x0
  4297bc:	mov	x0, x22
  4297c0:	bl	4031e0 <xrealloc@plt>
  4297c4:	ldr	w3, [sp, #104]
  4297c8:	mov	x22, x0
  4297cc:	ldr	w2, [sp, #128]
  4297d0:	ubfiz	x20, x20, #3, #32
  4297d4:	ldr	x0, [sp, #96]
  4297d8:	str	x0, [x23, x20]
  4297dc:	str	x21, [x22, x20]
  4297e0:	mov	w20, w2
  4297e4:	b	42966c <ferror@plt+0x25dcc>
  4297e8:	mov	x2, x25
  4297ec:	mov	x0, x24
  4297f0:	mov	x1, #0x0                   	// #0
  4297f4:	bl	426d9c <ferror@plt+0x234fc>
  4297f8:	ldr	x19, [x24]
  4297fc:	str	x0, [sp, #256]
  429800:	cmp	x25, x19
  429804:	b.ls	428a38 <ferror@plt+0x25198>  // b.plast
  429808:	ldrb	w0, [x19]
  42980c:	cmp	w0, #0x21
  429810:	b.ne	429b9c <ferror@plt+0x262fc>  // b.any
  429814:	add	x0, x19, #0x1
  429818:	str	x0, [x24]
  42981c:	mov	x2, x25
  429820:	mov	x1, #0x0                   	// #0
  429824:	mov	x0, x24
  429828:	bl	426d9c <ferror@plt+0x234fc>
  42982c:	ldr	x1, [x24]
  429830:	ldrb	w2, [x1]
  429834:	cmp	w2, #0x2c
  429838:	b.ne	429234 <ferror@plt+0x25994>  // b.any
  42983c:	add	x1, x1, #0x1
  429840:	str	x1, [x24]
  429844:	str	w0, [sp, #96]
  429848:	add	w0, w0, #0x1
  42984c:	adrp	x21, 43d000 <warn@@Base+0xeff8>
  429850:	adrp	x22, 43d000 <warn@@Base+0xeff8>
  429854:	add	x21, x21, #0xb83
  429858:	add	x22, x22, #0xbab
  42985c:	lsl	x0, x0, #3
  429860:	mov	x20, #0x0                   	// #0
  429864:	bl	403290 <xmalloc@plt>
  429868:	str	x0, [sp, #168]
  42986c:	ldr	w1, [sp, #96]
  429870:	ldr	x0, [x24]
  429874:	cmp	w1, w20
  429878:	b.hi	429a58 <ferror@plt+0x261b8>  // b.pmore
  42987c:	ldr	x0, [sp, #168]
  429880:	str	xzr, [x0, x20, lsl #3]
  429884:	ldr	x0, [x24]
  429888:	str	x0, [sp, #120]
  42988c:	cmp	x25, x0
  429890:	b.ls	428a38 <ferror@plt+0x25198>  // b.plast
  429894:	mov	x0, #0x50                  	// #80
  429898:	bl	403290 <xmalloc@plt>
  42989c:	str	x0, [sp, #112]
  4298a0:	mov	w0, #0xa                   	// #10
  4298a4:	str	w0, [sp, #96]
  4298a8:	adrp	x0, 43d000 <warn@@Base+0xeff8>
  4298ac:	add	x0, x0, #0xc0a
  4298b0:	mov	w19, #0x0                   	// #0
  4298b4:	str	x0, [sp, #136]
  4298b8:	adrp	x0, 43d000 <warn@@Base+0xeff8>
  4298bc:	add	x0, x0, #0xbe7
  4298c0:	str	x0, [sp, #144]
  4298c4:	str	wzr, [sp, #280]
  4298c8:	ldr	x20, [x24]
  4298cc:	ldrb	w0, [x20]
  4298d0:	cmp	w0, #0x3b
  4298d4:	b.ne	429ba4 <ferror@plt+0x26304>  // b.any
  4298d8:	ldr	x0, [sp, #112]
  4298dc:	ldr	x22, [x24]
  4298e0:	str	xzr, [x0, w19, uxtw #3]
  4298e4:	cmp	x25, x22
  4298e8:	b.ls	429d88 <ferror@plt+0x264e8>  // b.plast
  4298ec:	add	x0, sp, #0x158
  4298f0:	mov	x19, #0x0                   	// #0
  4298f4:	mov	x28, #0x0                   	// #0
  4298f8:	str	xzr, [sp, #96]
  4298fc:	str	xzr, [sp, #160]
  429900:	str	wzr, [sp, #208]
  429904:	str	wzr, [sp, #216]
  429908:	str	x0, [sp, #224]
  42990c:	ldr	x20, [x24]
  429910:	ldrb	w23, [x20]
  429914:	cmp	w23, #0x3b
  429918:	b.ne	429fd0 <ferror@plt+0x26730>  // b.any
  42991c:	ldr	x0, [sp, #160]
  429920:	cbz	x0, 42992c <ferror@plt+0x2608c>
  429924:	ldr	w1, [sp, #208]
  429928:	str	xzr, [x0, w1, uxtw #3]
  42992c:	cmp	x25, x20
  429930:	b.ls	429d88 <ferror@plt+0x264e8>  // b.plast
  429934:	ldrb	w0, [x20]
  429938:	cmp	w0, #0x3b
  42993c:	b.ne	429948 <ferror@plt+0x260a8>  // b.any
  429940:	add	x0, x20, #0x1
  429944:	str	x0, [x24]
  429948:	ldr	x0, [x24]
  42994c:	ldrb	w1, [x0]
  429950:	cmp	w1, #0x7e
  429954:	b.ne	42ae10 <ferror@plt+0x27570>  // b.any
  429958:	add	x1, x0, #0x1
  42995c:	str	x1, [x24]
  429960:	ldrb	w1, [x0, #1]
  429964:	cmp	w1, #0x2b
  429968:	b.eq	429978 <ferror@plt+0x260d8>  // b.none
  42996c:	and	w1, w1, #0xffffffef
  429970:	cmp	w1, #0x2d
  429974:	b.ne	429980 <ferror@plt+0x260e0>  // b.any
  429978:	add	x0, x0, #0x2
  42997c:	str	x0, [x24]
  429980:	ldr	x19, [x24]
  429984:	ldrb	w0, [x19]
  429988:	cmp	w0, #0x25
  42998c:	b.ne	42ae10 <ferror@plt+0x27570>  // b.any
  429990:	add	x19, x19, #0x1
  429994:	str	x19, [x24]
  429998:	mov	x2, x25
  42999c:	add	x1, sp, #0x140
  4299a0:	mov	x0, x24
  4299a4:	bl	426e40 <ferror@plt+0x235a0>
  4299a8:	cbz	w0, 429d88 <ferror@plt+0x264e8>
  4299ac:	ldr	w0, [sp, #304]
  4299b0:	ldr	w1, [sp, #320]
  4299b4:	cmp	w1, w0
  4299b8:	b.ne	4299cc <ferror@plt+0x2612c>  // b.any
  4299bc:	ldr	w0, [sp, #308]
  4299c0:	ldr	w1, [sp, #324]
  4299c4:	cmp	w1, w0
  4299c8:	b.eq	42ae1c <ferror@plt+0x2757c>  // b.none
  4299cc:	str	x19, [x24]
  4299d0:	mov	x5, x25
  4299d4:	mov	x3, x24
  4299d8:	mov	x1, x26
  4299dc:	mov	x0, x27
  4299e0:	mov	x4, #0x0                   	// #0
  4299e4:	mov	x2, #0x0                   	// #0
  4299e8:	bl	4289f0 <ferror@plt+0x25150>
  4299ec:	mov	x6, x0
  4299f0:	ldr	x0, [x24]
  4299f4:	ldrb	w1, [x0]
  4299f8:	cmp	w1, #0x3b
  4299fc:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  429a00:	b.ne	42abf4 <ferror@plt+0x27354>  // b.any
  429a04:	cmp	w1, #0x3b
  429a08:	b.ne	429c24 <ferror@plt+0x26384>  // b.any
  429a0c:	add	x0, x0, #0x1
  429a10:	mov	w7, #0x0                   	// #0
  429a14:	str	x0, [x24]
  429a18:	ldr	w0, [sp, #128]
  429a1c:	cmp	w0, #0x73
  429a20:	ldr	x0, [sp, #168]
  429a24:	cset	w1, eq  // eq = none
  429a28:	cbnz	x0, 42abfc <ferror@plt+0x2735c>
  429a2c:	ldr	x0, [sp, #160]
  429a30:	cbnz	x0, 42abfc <ferror@plt+0x2735c>
  429a34:	cbnz	x6, 42abfc <ferror@plt+0x2735c>
  429a38:	ldr	w0, [sp, #280]
  429a3c:	orr	w0, w0, w7
  429a40:	cbnz	w0, 42abfc <ferror@plt+0x2735c>
  429a44:	ldr	x3, [sp, #112]
  429a48:	mov	x0, x27
  429a4c:	ldr	x2, [sp, #256]
  429a50:	bl	424060 <ferror@plt+0x207c0>
  429a54:	b	428e90 <ferror@plt+0x255f0>
  429a58:	ldrb	w0, [x0]
  429a5c:	cmp	w0, #0x30
  429a60:	b.eq	429a8c <ferror@plt+0x261ec>  // b.none
  429a64:	cmp	w0, #0x31
  429a68:	b.eq	429adc <ferror@plt+0x2623c>  // b.none
  429a6c:	cbz	w0, 429234 <ferror@plt+0x25994>
  429a70:	mov	w2, #0x5                   	// #5
  429a74:	mov	x1, x21
  429a78:	mov	x0, #0x0                   	// #0
  429a7c:	bl	403700 <dcgettext@plt>
  429a80:	mov	x1, x0
  429a84:	mov	x0, x19
  429a88:	bl	426600 <ferror@plt+0x22d60>
  429a8c:	mov	w23, #0x0                   	// #0
  429a90:	ldr	x0, [x24]
  429a94:	add	x1, x0, #0x1
  429a98:	str	x1, [x24]
  429a9c:	ldrb	w0, [x0, #1]
  429aa0:	cmp	w0, #0x31
  429aa4:	b.eq	429af4 <ferror@plt+0x26254>  // b.none
  429aa8:	b.hi	429ae4 <ferror@plt+0x26244>  // b.pmore
  429aac:	cbz	w0, 429234 <ferror@plt+0x25994>
  429ab0:	cmp	w0, #0x30
  429ab4:	mov	w28, #0x2                   	// #2
  429ab8:	b.eq	429af8 <ferror@plt+0x26258>  // b.none
  429abc:	mov	w2, #0x5                   	// #5
  429ac0:	mov	x1, x22
  429ac4:	mov	x0, #0x0                   	// #0
  429ac8:	bl	403700 <dcgettext@plt>
  429acc:	mov	x1, x0
  429ad0:	mov	x0, x19
  429ad4:	bl	426600 <ferror@plt+0x22d60>
  429ad8:	b	429aec <ferror@plt+0x2624c>
  429adc:	mov	w23, #0x1                   	// #1
  429ae0:	b	429a90 <ferror@plt+0x261f0>
  429ae4:	cmp	w0, #0x32
  429ae8:	b.ne	429abc <ferror@plt+0x2621c>  // b.any
  429aec:	mov	w28, #0x0                   	// #0
  429af0:	b	429af8 <ferror@plt+0x26258>
  429af4:	mov	w28, #0x1                   	// #1
  429af8:	ldr	x0, [x24]
  429afc:	mov	x1, #0x0                   	// #0
  429b00:	mov	x2, x25
  429b04:	add	x0, x0, #0x1
  429b08:	str	x0, [x24]
  429b0c:	mov	x0, x24
  429b10:	bl	426d9c <ferror@plt+0x234fc>
  429b14:	mov	x6, x0
  429b18:	ldr	x1, [x24]
  429b1c:	ldrb	w0, [x1]
  429b20:	cmp	w0, #0x2c
  429b24:	b.ne	429234 <ferror@plt+0x25994>  // b.any
  429b28:	add	x1, x1, #0x1
  429b2c:	str	x1, [x24]
  429b30:	mov	x1, x26
  429b34:	mov	x5, x25
  429b38:	mov	x3, x24
  429b3c:	mov	x0, x27
  429b40:	mov	x4, #0x0                   	// #0
  429b44:	mov	x2, #0x0                   	// #0
  429b48:	str	x6, [sp, #112]
  429b4c:	bl	4289f0 <ferror@plt+0x25150>
  429b50:	mov	x1, x0
  429b54:	cbz	x0, 428a38 <ferror@plt+0x25198>
  429b58:	ldr	x6, [sp, #112]
  429b5c:	mov	w4, w28
  429b60:	mov	w3, w23
  429b64:	mov	x0, x27
  429b68:	mov	x2, x6
  429b6c:	bl	424500 <ferror@plt+0x20c60>
  429b70:	ldr	x1, [sp, #168]
  429b74:	str	x0, [x1, x20, lsl #3]
  429b78:	cbz	x0, 428a38 <ferror@plt+0x25198>
  429b7c:	ldr	x0, [x24]
  429b80:	add	x20, x20, #0x1
  429b84:	ldrb	w1, [x0]
  429b88:	cmp	w1, #0x3b
  429b8c:	b.ne	428a38 <ferror@plt+0x25198>  // b.any
  429b90:	add	x0, x0, #0x1
  429b94:	str	x0, [x24]
  429b98:	b	42986c <ferror@plt+0x25fcc>
  429b9c:	str	xzr, [sp, #168]
  429ba0:	b	429884 <ferror@plt+0x25fe4>
  429ba4:	add	w0, w19, #0x1
  429ba8:	ldr	w1, [sp, #96]
  429bac:	str	w0, [sp, #132]
  429bb0:	cmp	w0, w1
  429bb4:	b.cc	429bd4 <ferror@plt+0x26334>  // b.lo, b.ul, b.last
  429bb8:	add	w0, w1, #0xa
  429bbc:	str	w0, [sp, #96]
  429bc0:	ldr	x0, [sp, #96]
  429bc4:	ubfiz	x1, x0, #3, #32
  429bc8:	ldr	x0, [sp, #112]
  429bcc:	bl	4031e0 <xrealloc@plt>
  429bd0:	str	x0, [sp, #112]
  429bd4:	ldrb	w0, [x20]
  429bd8:	mov	w1, #0x2e                  	// #46
  429bdc:	cmp	w0, #0x24
  429be0:	ccmp	w0, w1, #0x4, ne  // ne = any
  429be4:	b.ne	429d9c <ferror@plt+0x264fc>  // b.any
  429be8:	ldrb	w0, [x20, #1]
  429bec:	cmp	w0, #0x5f
  429bf0:	b.eq	429d9c <ferror@plt+0x264fc>  // b.none
  429bf4:	ldr	x0, [x24]
  429bf8:	ubfiz	x19, x19, #3, #32
  429bfc:	ldr	x1, [sp, #112]
  429c00:	add	x20, x0, #0x1
  429c04:	str	x20, [x24]
  429c08:	cmp	x25, x20
  429c0c:	add	x21, x1, x19
  429c10:	str	xzr, [x1, x19]
  429c14:	b.ls	429d88 <ferror@plt+0x264e8>  // b.plast
  429c18:	ldrb	w1, [x0, #1]
  429c1c:	cmp	w1, #0x76
  429c20:	b.eq	429c30 <ferror@plt+0x26390>  // b.none
  429c24:	mov	x0, x20
  429c28:	bl	4267a8 <ferror@plt+0x22f08>
  429c2c:	b	429d88 <ferror@plt+0x264e8>
  429c30:	add	x1, x0, #0x2
  429c34:	str	x1, [x24]
  429c38:	ldrb	w19, [x0, #2]
  429c3c:	cbz	w19, 429c24 <ferror@plt+0x26384>
  429c40:	add	x0, x0, #0x3
  429c44:	str	x0, [x24]
  429c48:	mov	x1, x26
  429c4c:	mov	x5, x25
  429c50:	mov	x3, x24
  429c54:	mov	x0, x27
  429c58:	mov	x4, #0x0                   	// #0
  429c5c:	mov	x2, #0x0                   	// #0
  429c60:	bl	4289f0 <ferror@plt+0x25150>
  429c64:	mov	x1, x0
  429c68:	cbz	x0, 429d88 <ferror@plt+0x264e8>
  429c6c:	cmp	w19, #0x62
  429c70:	b.eq	429ca8 <ferror@plt+0x26408>  // b.none
  429c74:	cmp	w19, #0x66
  429c78:	b.eq	429d90 <ferror@plt+0x264f0>  // b.none
  429c7c:	mov	w2, #0x5                   	// #5
  429c80:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  429c84:	mov	x0, #0x0                   	// #0
  429c88:	add	x1, x1, #0xbec
  429c8c:	bl	403700 <dcgettext@plt>
  429c90:	adrp	x22, 43d000 <warn@@Base+0xeff8>
  429c94:	mov	x1, x0
  429c98:	add	x22, x22, #0xae4
  429c9c:	mov	x0, x20
  429ca0:	bl	426600 <ferror@plt+0x22d60>
  429ca4:	b	429cec <ferror@plt+0x2644c>
  429ca8:	mov	x0, x27
  429cac:	bl	424b1c <ferror@plt+0x2127c>
  429cb0:	mov	x1, x0
  429cb4:	cbnz	x0, 429cdc <ferror@plt+0x2643c>
  429cb8:	mov	w2, #0x5                   	// #5
  429cbc:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  429cc0:	add	x1, x1, #0xbd6
  429cc4:	bl	403700 <dcgettext@plt>
  429cc8:	mov	x1, x0
  429ccc:	mov	x0, x20
  429cd0:	bl	426600 <ferror@plt+0x22d60>
  429cd4:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  429cd8:	add	x1, x1, #0xae0
  429cdc:	ldr	x0, [sp, #144]
  429ce0:	mov	x2, #0x0                   	// #0
  429ce4:	bl	403200 <concat@plt>
  429ce8:	mov	x22, x0
  429cec:	ldr	x1, [x24]
  429cf0:	ldrb	w0, [x1]
  429cf4:	cmp	w0, #0x3a
  429cf8:	b.ne	429c24 <ferror@plt+0x26384>  // b.any
  429cfc:	add	x1, x1, #0x1
  429d00:	str	x1, [x24]
  429d04:	mov	x5, x25
  429d08:	mov	x1, x26
  429d0c:	mov	x3, x24
  429d10:	mov	x0, x27
  429d14:	mov	x4, #0x0                   	// #0
  429d18:	mov	x2, #0x0                   	// #0
  429d1c:	bl	4289f0 <ferror@plt+0x25150>
  429d20:	mov	x19, x0
  429d24:	ldr	x1, [x24]
  429d28:	ldrb	w0, [x1]
  429d2c:	cmp	w0, #0x2c
  429d30:	b.ne	429c24 <ferror@plt+0x26384>  // b.any
  429d34:	add	x1, x1, #0x1
  429d38:	str	x1, [x24]
  429d3c:	mov	x2, x25
  429d40:	mov	x1, #0x0                   	// #0
  429d44:	mov	x0, x24
  429d48:	bl	426d9c <ferror@plt+0x234fc>
  429d4c:	ldr	x1, [x24]
  429d50:	mov	x3, x0
  429d54:	ldrb	w0, [x1]
  429d58:	cmp	w0, #0x3b
  429d5c:	b.ne	429c24 <ferror@plt+0x26384>  // b.any
  429d60:	add	x1, x1, #0x1
  429d64:	str	x1, [x24]
  429d68:	mov	x2, x19
  429d6c:	mov	x0, x27
  429d70:	mov	x1, x22
  429d74:	mov	w5, #0x2                   	// #2
  429d78:	mov	x4, #0x0                   	// #0
  429d7c:	bl	424544 <ferror@plt+0x20ca4>
  429d80:	str	x0, [x21]
  429d84:	cbnz	x0, 429f28 <ferror@plt+0x26688>
  429d88:	ldr	x0, [sp, #112]
  429d8c:	b	429720 <ferror@plt+0x25e80>
  429d90:	adrp	x22, 43d000 <warn@@Base+0xeff8>
  429d94:	add	x22, x22, #0xafd
  429d98:	b	429cec <ferror@plt+0x2644c>
  429d9c:	mov	x0, x20
  429da0:	mov	w1, #0x3a                  	// #58
  429da4:	bl	403560 <strchr@plt>
  429da8:	mov	x28, x0
  429dac:	cbnz	x0, 429dc4 <ferror@plt+0x26524>
  429db0:	ldr	x0, [sp, #120]
  429db4:	bl	4267a8 <ferror@plt+0x22f08>
  429db8:	ldr	x0, [sp, #112]
  429dbc:	bl	403510 <free@plt>
  429dc0:	b	428b24 <ferror@plt+0x25284>
  429dc4:	ldrb	w0, [x0, #1]
  429dc8:	ldr	x23, [x24]
  429dcc:	cmp	w0, #0x3a
  429dd0:	b.eq	4298d8 <ferror@plt+0x26038>  // b.none
  429dd4:	cmp	x25, x23
  429dd8:	b.ls	428a38 <ferror@plt+0x25198>  // b.plast
  429ddc:	sub	w1, w28, w23
  429de0:	mov	x0, x23
  429de4:	bl	426864 <ferror@plt+0x22fc4>
  429de8:	mov	x20, x0
  429dec:	add	x0, x28, #0x1
  429df0:	str	x0, [x24]
  429df4:	ldrb	w0, [x28, #1]
  429df8:	cmp	w0, #0x2f
  429dfc:	b.ne	429e9c <ferror@plt+0x265fc>  // b.any
  429e00:	add	x0, x28, #0x2
  429e04:	str	x0, [x24]
  429e08:	ldrb	w0, [x28, #2]
  429e0c:	cmp	w0, #0x31
  429e10:	b.eq	429e60 <ferror@plt+0x265c0>  // b.none
  429e14:	b.hi	429e48 <ferror@plt+0x265a8>  // b.pmore
  429e18:	cbz	w0, 429e58 <ferror@plt+0x265b8>
  429e1c:	cmp	w0, #0x30
  429e20:	mov	w21, #0x2                   	// #2
  429e24:	b.eq	429e64 <ferror@plt+0x265c4>  // b.none
  429e28:	ldr	x1, [sp, #136]
  429e2c:	mov	w2, #0x5                   	// #5
  429e30:	mov	x0, #0x0                   	// #0
  429e34:	bl	403700 <dcgettext@plt>
  429e38:	mov	x1, x0
  429e3c:	mov	x0, x23
  429e40:	bl	426600 <ferror@plt+0x22d60>
  429e44:	b	429e50 <ferror@plt+0x265b0>
  429e48:	cmp	w0, #0x32
  429e4c:	b.ne	429e28 <ferror@plt+0x26588>  // b.any
  429e50:	mov	w21, #0x0                   	// #0
  429e54:	b	429e64 <ferror@plt+0x265c4>
  429e58:	mov	x0, x23
  429e5c:	b	429238 <ferror@plt+0x25998>
  429e60:	mov	w21, #0x1                   	// #1
  429e64:	ldr	x0, [x24]
  429e68:	add	x0, x0, #0x1
  429e6c:	str	x0, [x24]
  429e70:	mov	x5, x25
  429e74:	mov	x3, x24
  429e78:	mov	x1, x26
  429e7c:	mov	x0, x27
  429e80:	mov	x4, #0x0                   	// #0
  429e84:	mov	x2, #0x0                   	// #0
  429e88:	bl	4289f0 <ferror@plt+0x25150>
  429e8c:	mov	x22, x0
  429e90:	cbnz	x0, 429ea4 <ferror@plt+0x26604>
  429e94:	mov	x0, x20
  429e98:	b	429720 <ferror@plt+0x25e80>
  429e9c:	mov	w21, #0x0                   	// #0
  429ea0:	b	429e70 <ferror@plt+0x265d0>
  429ea4:	ldr	x2, [x24]
  429ea8:	ldr	x0, [sp, #112]
  429eac:	add	x19, x0, w19, uxtw #3
  429eb0:	ldrb	w0, [x2]
  429eb4:	cmp	w0, #0x3a
  429eb8:	b.ne	429f30 <ferror@plt+0x26690>  // b.any
  429ebc:	add	x2, x2, #0x1
  429ec0:	str	x2, [x24]
  429ec4:	mov	x0, x2
  429ec8:	mov	w1, #0x3b                  	// #59
  429ecc:	str	x2, [sp, #152]
  429ed0:	bl	403560 <strchr@plt>
  429ed4:	mov	x28, x0
  429ed8:	ldr	x2, [sp, #152]
  429edc:	cbnz	x0, 429ef0 <ferror@plt+0x26650>
  429ee0:	mov	x0, x23
  429ee4:	bl	4267a8 <ferror@plt+0x22f08>
  429ee8:	mov	x0, x20
  429eec:	b	429dbc <ferror@plt+0x2651c>
  429ef0:	sub	w1, w0, w2
  429ef4:	mov	x0, x2
  429ef8:	bl	426864 <ferror@plt+0x22fc4>
  429efc:	mov	x3, x0
  429f00:	add	x0, x28, #0x1
  429f04:	str	x0, [x24]
  429f08:	mov	w4, w21
  429f0c:	mov	x2, x22
  429f10:	mov	x1, x20
  429f14:	mov	x0, x27
  429f18:	bl	424598 <ferror@plt+0x20cf8>
  429f1c:	str	x0, [x19]
  429f20:	mov	w0, #0x1                   	// #1
  429f24:	str	w0, [sp, #280]
  429f28:	ldr	w19, [sp, #132]
  429f2c:	b	4298c8 <ferror@plt+0x26028>
  429f30:	cmp	w0, #0x2c
  429f34:	b.eq	429f44 <ferror@plt+0x266a4>  // b.none
  429f38:	mov	x0, x23
  429f3c:	bl	4267a8 <ferror@plt+0x22f08>
  429f40:	b	429e94 <ferror@plt+0x265f4>
  429f44:	add	x2, x2, #0x1
  429f48:	str	x2, [x24]
  429f4c:	mov	x1, #0x0                   	// #0
  429f50:	mov	x0, x24
  429f54:	mov	x2, x25
  429f58:	bl	426d9c <ferror@plt+0x234fc>
  429f5c:	mov	x28, x0
  429f60:	ldr	x0, [x24]
  429f64:	ldrb	w1, [x0]
  429f68:	cmp	w1, #0x2c
  429f6c:	b.ne	429f38 <ferror@plt+0x26698>  // b.any
  429f70:	add	x0, x0, #0x1
  429f74:	str	x0, [x24]
  429f78:	mov	x1, #0x0                   	// #0
  429f7c:	mov	x2, x25
  429f80:	mov	x0, x24
  429f84:	bl	426d9c <ferror@plt+0x234fc>
  429f88:	mov	x4, x0
  429f8c:	ldr	x0, [x24]
  429f90:	ldrb	w1, [x0]
  429f94:	cmp	w1, #0x3b
  429f98:	b.ne	429f38 <ferror@plt+0x26698>  // b.any
  429f9c:	add	x0, x0, #0x1
  429fa0:	str	x0, [x24]
  429fa4:	orr	x0, x28, x4
  429fa8:	mov	x3, x28
  429fac:	cmp	x0, #0x0
  429fb0:	mov	x2, x22
  429fb4:	mov	x1, x20
  429fb8:	mov	x0, x27
  429fbc:	mov	w5, #0x3                   	// #3
  429fc0:	csel	w5, w21, w5, ne  // ne = any
  429fc4:	bl	424544 <ferror@plt+0x20ca4>
  429fc8:	str	x0, [x19]
  429fcc:	b	429f28 <ferror@plt+0x26688>
  429fd0:	mov	x0, x20
  429fd4:	mov	w1, #0x3a                  	// #58
  429fd8:	bl	403560 <strchr@plt>
  429fdc:	cbz	x0, 42991c <ferror@plt+0x2607c>
  429fe0:	ldrb	w1, [x0, #1]
  429fe4:	cmp	w1, #0x3a
  429fe8:	b.ne	42991c <ferror@plt+0x2607c>  // b.any
  429fec:	add	x21, x0, #0x2
  429ff0:	cmp	w23, #0x6f
  429ff4:	b.ne	42a010 <ferror@plt+0x26770>  // b.any
  429ff8:	ldrb	w1, [x20, #1]
  429ffc:	cmp	w1, #0x70
  42a000:	b.ne	42a010 <ferror@plt+0x26770>  // b.any
  42a004:	ldrb	w1, [x20, #2]
  42a008:	cmp	w1, #0x24
  42a00c:	b.eq	42a098 <ferror@plt+0x267f8>  // b.none
  42a010:	sub	w1, w0, w20
  42a014:	mov	x0, x20
  42a018:	bl	426864 <ferror@plt+0x22fc4>
  42a01c:	str	x21, [x24]
  42a020:	str	x0, [sp, #96]
  42a024:	mov	x0, #0x50                  	// #80
  42a028:	bl	403290 <xmalloc@plt>
  42a02c:	mov	x28, x0
  42a030:	mov	w0, #0xa                   	// #10
  42a034:	str	xzr, [sp, #120]
  42a038:	str	w0, [sp, #192]
  42a03c:	str	wzr, [sp, #248]
  42a040:	ldr	x0, [sp, #120]
  42a044:	cbnz	x0, 42a108 <ferror@plt+0x26868>
  42a048:	mov	x5, x25
  42a04c:	mov	x3, x24
  42a050:	mov	x1, x26
  42a054:	mov	x0, x27
  42a058:	mov	x4, #0x0                   	// #0
  42a05c:	mov	x2, #0x0                   	// #0
  42a060:	bl	4289f0 <ferror@plt+0x25150>
  42a064:	mov	x21, x0
  42a068:	cbz	x0, 42a084 <ferror@plt+0x267e4>
  42a06c:	ldr	x0, [x24]
  42a070:	ldrb	w0, [x0]
  42a074:	cmp	w0, #0x3a
  42a078:	b.eq	42a10c <ferror@plt+0x2686c>  // b.none
  42a07c:	mov	x0, x22
  42a080:	bl	4267a8 <ferror@plt+0x22f08>
  42a084:	ldr	x0, [sp, #96]
  42a088:	cbnz	x0, 42abe8 <ferror@plt+0x27348>
  42a08c:	mov	x0, x28
  42a090:	bl	403510 <free@plt>
  42a094:	b	42a0cc <ferror@plt+0x2682c>
  42a098:	mov	x20, x21
  42a09c:	str	x21, [x24]
  42a0a0:	ldrb	w0, [x20]
  42a0a4:	cmp	w0, #0x2e
  42a0a8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  42a0ac:	b.ne	42a0dc <ferror@plt+0x2683c>  // b.any
  42a0b0:	cmp	w0, #0x2e
  42a0b4:	b.eq	42a0e4 <ferror@plt+0x26844>  // b.none
  42a0b8:	mov	x0, x22
  42a0bc:	bl	4267a8 <ferror@plt+0x22f08>
  42a0c0:	ldr	x0, [sp, #96]
  42a0c4:	cbnz	x0, 42abe8 <ferror@plt+0x27348>
  42a0c8:	cbnz	x28, 42a08c <ferror@plt+0x267ec>
  42a0cc:	cbz	x19, 429d88 <ferror@plt+0x264e8>
  42a0d0:	mov	x0, x19
  42a0d4:	bl	403510 <free@plt>
  42a0d8:	b	429d88 <ferror@plt+0x264e8>
  42a0dc:	add	x20, x20, #0x1
  42a0e0:	b	42a0a0 <ferror@plt+0x26800>
  42a0e4:	sub	w1, w20, w21
  42a0e8:	mov	x0, x21
  42a0ec:	add	x20, x20, #0x1
  42a0f0:	bl	426864 <ferror@plt+0x22fc4>
  42a0f4:	str	x20, [x24]
  42a0f8:	str	x0, [sp, #96]
  42a0fc:	b	42a024 <ferror@plt+0x26784>
  42a100:	str	w23, [sp, #248]
  42a104:	b	42a040 <ferror@plt+0x267a0>
  42a108:	ldr	x21, [sp, #120]
  42a10c:	mov	w1, #0x3b                  	// #59
  42a110:	ldr	x0, [x24]
  42a114:	add	x0, x0, #0x1
  42a118:	str	x0, [x24]
  42a11c:	bl	403560 <strchr@plt>
  42a120:	mov	x23, x0
  42a124:	cbz	x0, 42a07c <ferror@plt+0x267dc>
  42a128:	mov	x1, x21
  42a12c:	mov	x0, x27
  42a130:	bl	424c4c <ferror@plt+0x213ac>
  42a134:	cmp	w0, #0x13
  42a138:	b.ne	42a18c <ferror@plt+0x268ec>  // b.any
  42a13c:	add	x2, sp, #0x128
  42a140:	mov	x1, x21
  42a144:	mov	x0, x27
  42a148:	bl	426280 <ferror@plt+0x229e0>
  42a14c:	cmp	x0, #0x0
  42a150:	cset	w20, eq  // eq = none
  42a154:	ldr	x0, [x24]
  42a158:	sub	w1, w23, w0
  42a15c:	bl	426864 <ferror@plt+0x22fc4>
  42a160:	mov	x19, x0
  42a164:	add	x0, x23, #0x1
  42a168:	str	x0, [x24]
  42a16c:	ldrb	w0, [x23, #1]
  42a170:	cmp	w0, #0x30
  42a174:	b.eq	42a194 <ferror@plt+0x268f4>  // b.none
  42a178:	cmp	w0, #0x31
  42a17c:	b.eq	42a1cc <ferror@plt+0x2692c>  // b.none
  42a180:	cbz	w0, 42a07c <ferror@plt+0x267dc>
  42a184:	str	wzr, [sp, #204]
  42a188:	b	42a19c <ferror@plt+0x268fc>
  42a18c:	mov	w20, #0x0                   	// #0
  42a190:	b	42a154 <ferror@plt+0x268b4>
  42a194:	mov	w0, #0x2                   	// #2
  42a198:	str	w0, [sp, #204]
  42a19c:	add	x0, x23, #0x2
  42a1a0:	str	x0, [x24]
  42a1a4:	ldrb	w0, [x23, #2]
  42a1a8:	cmp	w0, #0x44
  42a1ac:	b.hi	42a2fc <ferror@plt+0x26a5c>  // b.pmore
  42a1b0:	cmp	w0, #0x3e
  42a1b4:	b.hi	42a1d4 <ferror@plt+0x26934>  // b.pmore
  42a1b8:	and	w0, w0, #0xfffffffb
  42a1bc:	cmp	w0, #0x2a
  42a1c0:	b.ne	42a2fc <ferror@plt+0x26a5c>  // b.any
  42a1c4:	str	wzr, [sp, #132]
  42a1c8:	b	42a2e0 <ferror@plt+0x26a40>
  42a1cc:	mov	w0, #0x1                   	// #1
  42a1d0:	b	42a198 <ferror@plt+0x268f8>
  42a1d4:	sub	w0, w0, #0x3f
  42a1d8:	cmp	w0, #0x5
  42a1dc:	b.hi	42a2fc <ferror@plt+0x26a5c>  // b.pmore
  42a1e0:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42a1e4:	add	x1, x1, #0xe9c
  42a1e8:	ldrb	w0, [x1, w0, uxtw]
  42a1ec:	adr	x1, 42a1f8 <ferror@plt+0x26958>
  42a1f0:	add	x0, x1, w0, sxtb #2
  42a1f4:	br	x0
  42a1f8:	add	x23, x23, #0x3
  42a1fc:	str	x23, [x24]
  42a200:	b	42a1c4 <ferror@plt+0x26924>
  42a204:	add	x23, x23, #0x3
  42a208:	mov	w0, #0x1                   	// #1
  42a20c:	str	x23, [x24]
  42a210:	str	wzr, [sp, #132]
  42a214:	str	w0, [sp, #136]
  42a218:	ldr	x0, [x24]
  42a21c:	ldrb	w1, [x0]
  42a220:	cmp	w1, #0x2e
  42a224:	b.eq	42a47c <ferror@plt+0x26bdc>  // b.none
  42a228:	cmp	w1, #0x3f
  42a22c:	b.eq	42a320 <ferror@plt+0x26a80>  // b.none
  42a230:	cmp	w1, #0x2a
  42a234:	b.ne	42a460 <ferror@plt+0x26bc0>  // b.any
  42a238:	add	x0, x0, #0x1
  42a23c:	str	x0, [x24]
  42a240:	mov	x2, x25
  42a244:	mov	x1, #0x0                   	// #0
  42a248:	mov	x0, x24
  42a24c:	bl	426d9c <ferror@plt+0x234fc>
  42a250:	ldr	x1, [x24]
  42a254:	ldrb	w2, [x1]
  42a258:	cmp	w2, #0x3b
  42a25c:	b.ne	42a07c <ferror@plt+0x267dc>  // b.any
  42a260:	add	x2, x1, #0x1
  42a264:	str	x2, [x24]
  42a268:	and	x0, x0, #0x7fffffff
  42a26c:	str	x0, [sp, #176]
  42a270:	ldrb	w0, [x1, #1]
  42a274:	cmp	w0, #0x3b
  42a278:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  42a27c:	b.eq	42a488 <ferror@plt+0x26be8>  // b.none
  42a280:	mov	x1, x26
  42a284:	mov	x5, x25
  42a288:	mov	x3, x24
  42a28c:	mov	x0, x27
  42a290:	mov	x4, #0x0                   	// #0
  42a294:	mov	x2, #0x0                   	// #0
  42a298:	bl	4289f0 <ferror@plt+0x25150>
  42a29c:	str	x0, [sp, #120]
  42a2a0:	ldr	x0, [x24]
  42a2a4:	ldrb	w1, [x0]
  42a2a8:	cmp	w1, #0x3a
  42a2ac:	b.eq	42a490 <ferror@plt+0x26bf0>  // b.none
  42a2b0:	cmp	w1, #0x3b
  42a2b4:	b.ne	42a07c <ferror@plt+0x267dc>  // b.any
  42a2b8:	add	x0, x0, #0x1
  42a2bc:	str	x0, [x24]
  42a2c0:	ldr	x0, [sp, #120]
  42a2c4:	str	x0, [sp, #152]
  42a2c8:	str	wzr, [sp, #144]
  42a2cc:	b	42a354 <ferror@plt+0x26ab4>
  42a2d0:	add	x23, x23, #0x3
  42a2d4:	mov	w0, #0x1                   	// #1
  42a2d8:	str	x23, [x24]
  42a2dc:	str	w0, [sp, #132]
  42a2e0:	str	wzr, [sp, #136]
  42a2e4:	b	42a218 <ferror@plt+0x26978>
  42a2e8:	add	x23, x23, #0x3
  42a2ec:	mov	w0, #0x1                   	// #1
  42a2f0:	str	x23, [x24]
  42a2f4:	str	w0, [sp, #132]
  42a2f8:	b	42a214 <ferror@plt+0x26974>
  42a2fc:	mov	w2, #0x5                   	// #5
  42a300:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42a304:	mov	x0, #0x0                   	// #0
  42a308:	add	x1, x1, #0xc31
  42a30c:	bl	403700 <dcgettext@plt>
  42a310:	mov	x1, x0
  42a314:	mov	x0, x22
  42a318:	bl	426600 <ferror@plt+0x22d60>
  42a31c:	b	42a1c4 <ferror@plt+0x26924>
  42a320:	add	x0, x0, #0x1
  42a324:	str	x0, [x24]
  42a328:	ldr	x0, [sp, #96]
  42a32c:	bl	402fd0 <strlen@plt>
  42a330:	mov	x2, x0
  42a334:	ldr	x1, [sp, #96]
  42a338:	mov	x0, x19
  42a33c:	bl	403210 <strncmp@plt>
  42a340:	cbnz	w0, 42a49c <ferror@plt+0x26bfc>
  42a344:	mov	w0, #0x1                   	// #1
  42a348:	str	w0, [sp, #144]
  42a34c:	str	xzr, [sp, #152]
  42a350:	str	xzr, [sp, #176]
  42a354:	str	xzr, [sp, #120]
  42a358:	cbz	w20, 42abc4 <ferror@plt+0x27324>
  42a35c:	add	x2, sp, #0x130
  42a360:	mov	x1, x26
  42a364:	mov	x0, x27
  42a368:	bl	4268b0 <ferror@plt+0x23010>
  42a36c:	str	x0, [sp, #232]
  42a370:	cbz	x0, 42a084 <ferror@plt+0x267e4>
  42a374:	mov	x1, x21
  42a378:	mov	x0, x27
  42a37c:	bl	426234 <ferror@plt+0x22994>
  42a380:	str	x0, [sp, #240]
  42a384:	cbz	x0, 42a07c <ferror@plt+0x267dc>
  42a388:	ldrb	w20, [x19]
  42a38c:	cmp	w20, #0x5f
  42a390:	b.ne	42a3c4 <ferror@plt+0x26b24>  // b.any
  42a394:	ldrb	w0, [x19, #1]
  42a398:	cmp	w0, #0x5f
  42a39c:	b.ne	42a3c4 <ferror@plt+0x26b24>  // b.any
  42a3a0:	ldrb	w1, [x19, #2]
  42a3a4:	ldr	x2, [sp, #184]
  42a3a8:	ldrb	w0, [x19, #2]
  42a3ac:	ldrh	w1, [x2, x1, lsl #1]
  42a3b0:	tbnz	w1, #2, 42a4cc <ferror@plt+0x26c2c>
  42a3b4:	cmp	w0, #0x51
  42a3b8:	b.eq	42a4cc <ferror@plt+0x26c2c>  // b.none
  42a3bc:	cmp	w0, #0x74
  42a3c0:	b.eq	42a4cc <ferror@plt+0x26c2c>  // b.none
  42a3c4:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42a3c8:	mov	x0, x19
  42a3cc:	add	x1, x1, #0xc6f
  42a3d0:	mov	x2, #0x4                   	// #4
  42a3d4:	bl	403210 <strncmp@plt>
  42a3d8:	cbz	w0, 42a4b4 <ferror@plt+0x26c14>
  42a3dc:	ldr	x0, [sp, #104]
  42a3e0:	cbz	x0, 42a4c0 <ferror@plt+0x26c20>
  42a3e4:	mov	x1, x0
  42a3e8:	mov	w23, #0x0                   	// #0
  42a3ec:	ldr	x0, [sp, #96]
  42a3f0:	bl	4034b0 <strcmp@plt>
  42a3f4:	cmp	w0, #0x0
  42a3f8:	cset	w21, eq  // eq = none
  42a3fc:	cmp	w20, #0x5f
  42a400:	b.ne	42a424 <ferror@plt+0x26b84>  // b.any
  42a404:	ldrb	w0, [x19, #1]
  42a408:	mov	w1, #0x2e                  	// #46
  42a40c:	cmp	w0, #0x24
  42a410:	ccmp	w0, w1, #0x4, ne  // ne = any
  42a414:	b.ne	42a424 <ferror@plt+0x26b84>  // b.any
  42a418:	ldrb	w0, [x19, #2]
  42a41c:	cmp	w0, #0x5f
  42a420:	b.eq	42a4d8 <ferror@plt+0x26c38>  // b.none
  42a424:	mov	x0, x19
  42a428:	mov	x2, #0x4                   	// #4
  42a42c:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42a430:	add	x1, x1, #0xc74
  42a434:	bl	403210 <strncmp@plt>
  42a438:	cmp	w20, #0x5f
  42a43c:	cbz	w0, 42ae24 <ferror@plt+0x27584>
  42a440:	mov	w4, #0x0                   	// #0
  42a444:	b.ne	42a4e0 <ferror@plt+0x26c40>  // b.any
  42a448:	ldrb	w0, [x19, #1]
  42a44c:	cmp	w0, #0x5a
  42a450:	b.ne	42a4e0 <ferror@plt+0x26c40>  // b.any
  42a454:	mov	x20, x19
  42a458:	mov	w21, #0x0                   	// #0
  42a45c:	b	42a64c <ferror@plt+0x26dac>
  42a460:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42a464:	mov	x0, x22
  42a468:	add	x1, x1, #0xc52
  42a46c:	bl	426600 <ferror@plt+0x22d60>
  42a470:	str	xzr, [sp, #152]
  42a474:	str	xzr, [sp, #176]
  42a478:	b	42a2c8 <ferror@plt+0x26a28>
  42a47c:	add	x0, x0, #0x1
  42a480:	str	x0, [x24]
  42a484:	b	42a470 <ferror@plt+0x26bd0>
  42a488:	str	xzr, [sp, #152]
  42a48c:	b	42a2c8 <ferror@plt+0x26a28>
  42a490:	str	wzr, [sp, #144]
  42a494:	str	xzr, [sp, #152]
  42a498:	b	42a358 <ferror@plt+0x26ab8>
  42a49c:	mov	w0, #0x1                   	// #1
  42a4a0:	str	xzr, [sp, #120]
  42a4a4:	str	w0, [sp, #144]
  42a4a8:	str	xzr, [sp, #152]
  42a4ac:	str	xzr, [sp, #176]
  42a4b0:	b	42a35c <ferror@plt+0x26abc>
  42a4b4:	mov	w23, #0x1                   	// #1
  42a4b8:	mov	w21, w23
  42a4bc:	b	42a3fc <ferror@plt+0x26b5c>
  42a4c0:	mov	w23, #0x0                   	// #0
  42a4c4:	mov	w21, #0x0                   	// #0
  42a4c8:	b	42a3fc <ferror@plt+0x26b5c>
  42a4cc:	mov	w21, #0x1                   	// #1
  42a4d0:	mov	w23, w21
  42a4d4:	b	42a404 <ferror@plt+0x26b64>
  42a4d8:	mov	w4, #0x1                   	// #1
  42a4dc:	b	42a448 <ferror@plt+0x26ba8>
  42a4e0:	orr	w23, w23, w4
  42a4e4:	cbnz	w23, 42a454 <ferror@plt+0x26bb4>
  42a4e8:	ldr	x0, [sp, #104]
  42a4ec:	cbz	x0, 42a548 <ferror@plt+0x26ca8>
  42a4f0:	bl	402fd0 <strlen@plt>
  42a4f4:	mov	w20, w0
  42a4f8:	ldr	w1, [sp, #136]
  42a4fc:	adrp	x3, 433000 <warn@@Base+0x4ff8>
  42a500:	adrp	x23, 433000 <warn@@Base+0x4ff8>
  42a504:	add	x0, x3, #0x268
  42a508:	cmp	w1, #0x0
  42a50c:	ldr	w1, [sp, #132]
  42a510:	add	x23, x23, #0x2fd
  42a514:	adrp	x3, 43d000 <warn@@Base+0xeff8>
  42a518:	csel	x23, x23, x0, ne  // ne = any
  42a51c:	add	x3, x3, #0xafb
  42a520:	cmp	w1, #0x0
  42a524:	csel	x3, x3, x0, ne  // ne = any
  42a528:	cbnz	w20, 42a550 <ferror@plt+0x26cb0>
  42a52c:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42a530:	mov	x2, x23
  42a534:	add	x1, x1, #0xc79
  42a538:	add	x0, sp, #0x140
  42a53c:	bl	403090 <sprintf@plt>
  42a540:	ldr	x23, [sp, #104]
  42a544:	b	42a588 <ferror@plt+0x26ce8>
  42a548:	mov	w20, #0x0                   	// #0
  42a54c:	b	42a4f8 <ferror@plt+0x26c58>
  42a550:	ldr	x0, [sp, #104]
  42a554:	cbz	x0, 42a780 <ferror@plt+0x26ee0>
  42a558:	mov	w1, #0x3c                  	// #60
  42a55c:	str	x3, [sp, #264]
  42a560:	bl	403560 <strchr@plt>
  42a564:	ldr	x3, [sp, #264]
  42a568:	cbz	x0, 42a780 <ferror@plt+0x26ee0>
  42a56c:	mov	x2, x23
  42a570:	mov	w20, #0x0                   	// #0
  42a574:	mov	x23, #0x0                   	// #0
  42a578:	add	x0, sp, #0x140
  42a57c:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42a580:	add	x1, x1, #0xc79
  42a584:	bl	403090 <sprintf@plt>
  42a588:	add	w20, w20, #0x1
  42a58c:	cbnz	w21, 42a79c <ferror@plt+0x26efc>
  42a590:	ldr	x0, [sp, #96]
  42a594:	bl	402fd0 <strlen@plt>
  42a598:	mov	w4, w0
  42a59c:	add	x0, sp, #0x140
  42a5a0:	str	w4, [sp, #272]
  42a5a4:	bl	402fd0 <strlen@plt>
  42a5a8:	mov	x1, x0
  42a5ac:	mov	x0, x19
  42a5b0:	str	x1, [sp, #264]
  42a5b4:	bl	402fd0 <strlen@plt>
  42a5b8:	ldr	x1, [sp, #264]
  42a5bc:	ldr	w4, [sp, #272]
  42a5c0:	add	w1, w1, w0
  42a5c4:	add	w20, w1, w20
  42a5c8:	ldr	x1, [sp, #96]
  42a5cc:	add	w0, w20, w4
  42a5d0:	ldrb	w1, [x1]
  42a5d4:	cmp	w1, #0x6f
  42a5d8:	b.ne	42a604 <ferror@plt+0x26d64>  // b.any
  42a5dc:	ldr	x1, [sp, #96]
  42a5e0:	ldrb	w1, [x1, #1]
  42a5e4:	cmp	w1, #0x70
  42a5e8:	b.ne	42a604 <ferror@plt+0x26d64>  // b.any
  42a5ec:	ldr	x1, [sp, #96]
  42a5f0:	mov	w2, #0x2e                  	// #46
  42a5f4:	ldrb	w1, [x1, #2]
  42a5f8:	cmp	w1, #0x24
  42a5fc:	ccmp	w1, w2, #0x4, ne  // ne = any
  42a600:	b.eq	42abe8 <ferror@plt+0x27348>  // b.none
  42a604:	bl	403290 <xmalloc@plt>
  42a608:	mov	x20, x0
  42a60c:	cbz	w21, 42a7a4 <ferror@plt+0x26f04>
  42a610:	strb	wzr, [x0]
  42a614:	mov	x0, x20
  42a618:	bl	402fd0 <strlen@plt>
  42a61c:	add	x1, sp, #0x140
  42a620:	mov	w21, w0
  42a624:	mov	x0, x20
  42a628:	bl	403260 <strcat@plt>
  42a62c:	cbz	x23, 42a63c <ferror@plt+0x26d9c>
  42a630:	mov	x1, x23
  42a634:	mov	x0, x20
  42a638:	bl	403260 <strcat@plt>
  42a63c:	mov	x1, x19
  42a640:	mov	x0, x20
  42a644:	bl	403260 <strcat@plt>
  42a648:	mov	w4, #0x0                   	// #0
  42a64c:	ldrb	w0, [x19]
  42a650:	cbz	w0, 42a658 <ferror@plt+0x26db8>
  42a654:	cbz	w4, 42a7b0 <ferror@plt+0x26f10>
  42a658:	mov	x0, #0x8                   	// #8
  42a65c:	bl	403290 <xmalloc@plt>
  42a660:	mov	x3, x0
  42a664:	mov	w4, #0x0                   	// #0
  42a668:	str	xzr, [x0]
  42a66c:	ldp	x2, x1, [sp, #232]
  42a670:	mov	x0, x27
  42a674:	bl	424414 <ferror@plt+0x20b74>
  42a678:	mov	x21, x0
  42a67c:	cbz	x0, 42a084 <ferror@plt+0x267e4>
  42a680:	ldr	w0, [sp, #248]
  42a684:	add	w23, w0, #0x1
  42a688:	ldr	w0, [sp, #192]
  42a68c:	cmp	w23, w0
  42a690:	b.cc	42a6b0 <ferror@plt+0x26e10>  // b.lo, b.ul, b.last
  42a694:	add	w0, w0, #0xa
  42a698:	str	w0, [sp, #192]
  42a69c:	ldr	x0, [sp, #192]
  42a6a0:	ubfiz	x1, x0, #3, #32
  42a6a4:	mov	x0, x28
  42a6a8:	bl	4031e0 <xrealloc@plt>
  42a6ac:	mov	x28, x0
  42a6b0:	ldr	x0, [sp, #248]
  42a6b4:	ubfiz	x8, x0, #3, #32
  42a6b8:	add	x0, x28, x8
  42a6bc:	str	x0, [sp, #232]
  42a6c0:	ldr	w0, [sp, #144]
  42a6c4:	str	x8, [sp, #144]
  42a6c8:	cbnz	w0, 42abcc <ferror@plt+0x2732c>
  42a6cc:	ldp	w5, w4, [sp, #132]
  42a6d0:	mov	x2, x21
  42a6d4:	ldr	w3, [sp, #204]
  42a6d8:	mov	x1, x20
  42a6dc:	ldr	x7, [sp, #152]
  42a6e0:	mov	x0, x27
  42a6e4:	ldr	x6, [sp, #176]
  42a6e8:	bl	42460c <ferror@plt+0x20d6c>
  42a6ec:	ldr	x8, [sp, #144]
  42a6f0:	str	x0, [x28, x8]
  42a6f4:	ldr	x0, [sp, #232]
  42a6f8:	ldr	x0, [x0]
  42a6fc:	cbz	x0, 42a084 <ferror@plt+0x267e4>
  42a700:	ldr	x0, [x24]
  42a704:	ldrb	w1, [x0]
  42a708:	cmp	w1, #0x3b
  42a70c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  42a710:	b.ne	42a100 <ferror@plt+0x26860>  // b.any
  42a714:	str	xzr, [x28, w23, uxtw #3]
  42a718:	ldrb	w1, [x0]
  42a71c:	cbz	w1, 42a728 <ferror@plt+0x26e88>
  42a720:	add	x0, x0, #0x1
  42a724:	str	x0, [x24]
  42a728:	ldr	w0, [sp, #208]
  42a72c:	add	w20, w0, #0x1
  42a730:	ldr	w0, [sp, #216]
  42a734:	cmp	w20, w0
  42a738:	b.cc	42a758 <ferror@plt+0x26eb8>  // b.lo, b.ul, b.last
  42a73c:	add	w0, w0, #0xa
  42a740:	str	w0, [sp, #216]
  42a744:	ldr	x0, [sp, #216]
  42a748:	ubfiz	x1, x0, #3, #32
  42a74c:	ldr	x0, [sp, #160]
  42a750:	bl	4031e0 <xrealloc@plt>
  42a754:	str	x0, [sp, #160]
  42a758:	ldr	x1, [sp, #96]
  42a75c:	mov	x2, x28
  42a760:	ldr	x0, [sp, #208]
  42a764:	ubfiz	x21, x0, #3, #32
  42a768:	mov	x0, x27
  42a76c:	bl	4245e0 <ferror@plt+0x20d40>
  42a770:	str	w20, [sp, #208]
  42a774:	ldr	x1, [sp, #160]
  42a778:	str	x0, [x1, x21]
  42a77c:	b	42990c <ferror@plt+0x2606c>
  42a780:	mov	w4, w20
  42a784:	mov	x2, x23
  42a788:	add	x0, sp, #0x140
  42a78c:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42a790:	add	x1, x1, #0xc80
  42a794:	bl	403090 <sprintf@plt>
  42a798:	b	42a540 <ferror@plt+0x26ca0>
  42a79c:	mov	w4, #0x0                   	// #0
  42a7a0:	b	42a59c <ferror@plt+0x26cfc>
  42a7a4:	ldr	x1, [sp, #96]
  42a7a8:	bl	403620 <strcpy@plt>
  42a7ac:	b	42a614 <ferror@plt+0x26d74>
  42a7b0:	str	x20, [sp, #312]
  42a7b4:	ldrb	w0, [x20]
  42a7b8:	cmp	w0, #0x5f
  42a7bc:	b.ne	42a86c <ferror@plt+0x26fcc>  // b.any
  42a7c0:	ldrb	w0, [x20, #1]
  42a7c4:	cmp	w0, #0x5a
  42a7c8:	b.ne	42a86c <ferror@plt+0x26fcc>  // b.any
  42a7cc:	add	x2, sp, #0x140
  42a7d0:	mov	x0, x20
  42a7d4:	mov	w1, #0x3                   	// #3
  42a7d8:	bl	42f434 <warn@@Base+0x142c>
  42a7dc:	cbnz	x0, 42a7ec <ferror@plt+0x26f4c>
  42a7e0:	mov	x0, x20
  42a7e4:	bl	426764 <ferror@plt+0x22ec4>
  42a7e8:	b	42a084 <ferror@plt+0x267e4>
  42a7ec:	ldr	w1, [x0]
  42a7f0:	cmp	w1, #0x3
  42a7f4:	b.ne	42a808 <ferror@plt+0x26f68>  // b.any
  42a7f8:	ldr	x0, [x0, #24]
  42a7fc:	ldr	w1, [x0]
  42a800:	cmp	w1, #0x29
  42a804:	b.eq	42a83c <ferror@plt+0x26f9c>  // b.none
  42a808:	adrp	x0, 458000 <_sch_istable+0x1478>
  42a80c:	mov	w2, #0x5                   	// #5
  42a810:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42a814:	add	x1, x1, #0xc89
  42a818:	ldr	x20, [x0, #3776]
  42a81c:	mov	x0, #0x0                   	// #0
  42a820:	bl	403700 <dcgettext@plt>
  42a824:	mov	x1, x0
  42a828:	mov	x0, x20
  42a82c:	bl	403880 <fprintf@plt>
  42a830:	ldr	x0, [sp, #320]
  42a834:	bl	403510 <free@plt>
  42a838:	b	42a084 <ferror@plt+0x267e4>
  42a83c:	ldr	x2, [x0, #24]
  42a840:	add	x3, sp, #0x12c
  42a844:	mov	x1, x26
  42a848:	mov	x0, x27
  42a84c:	bl	4276c8 <ferror@plt+0x23e28>
  42a850:	mov	x21, x0
  42a854:	ldr	x0, [sp, #320]
  42a858:	bl	403510 <free@plt>
  42a85c:	cbz	x21, 42a084 <ferror@plt+0x267e4>
  42a860:	ldr	w4, [sp, #300]
  42a864:	mov	x3, x21
  42a868:	b	42a66c <ferror@plt+0x26dcc>
  42a86c:	mov	w0, #0xa                   	// #10
  42a870:	str	w4, [sp, #264]
  42a874:	stp	x27, x26, [sp, #320]
  42a878:	str	xzr, [sp, #336]
  42a87c:	str	wzr, [sp, #344]
  42a880:	str	w0, [sp, #364]
  42a884:	mov	x0, #0xa0                  	// #160
  42a888:	bl	403290 <xmalloc@plt>
  42a88c:	str	x0, [sp, #352]
  42a890:	str	wzr, [sp, #360]
  42a894:	ldr	w4, [sp, #264]
  42a898:	ldr	x23, [sp, #312]
  42a89c:	cbz	w21, 42a938 <ferror@plt+0x27098>
  42a8a0:	add	x21, x23, w21, uxtw
  42a8a4:	ldr	x0, [sp, #312]
  42a8a8:	ldrb	w1, [x21, #2]
  42a8ac:	cmp	x0, x21
  42a8b0:	b.ne	42a9fc <ferror@plt+0x2715c>  // b.any
  42a8b4:	adrp	x0, 456000 <warn@@Base+0x27ff8>
  42a8b8:	add	x0, x0, #0xb88
  42a8bc:	ldrh	w0, [x0, w1, sxtw #1]
  42a8c0:	tbnz	w0, #2, 42a8d4 <ferror@plt+0x27034>
  42a8c4:	cmp	w1, #0x51
  42a8c8:	b.eq	42a8d4 <ferror@plt+0x27034>  // b.none
  42a8cc:	cmp	w1, #0x74
  42a8d0:	b.ne	42a9d0 <ferror@plt+0x27130>  // b.any
  42a8d4:	add	x21, x21, #0x2
  42a8d8:	str	x21, [sp, #312]
  42a8dc:	ldr	x0, [sp, #312]
  42a8e0:	str	x0, [sp, #264]
  42a8e4:	ldrb	w0, [x0]
  42a8e8:	cbnz	w0, 42abb8 <ferror@plt+0x27318>
  42a8ec:	ldr	x0, [sp, #352]
  42a8f0:	bl	403510 <free@plt>
  42a8f4:	str	xzr, [sp, #352]
  42a8f8:	ldr	x0, [sp, #336]
  42a8fc:	cbnz	x0, 42a928 <ferror@plt+0x27088>
  42a900:	adrp	x0, 458000 <_sch_istable+0x1478>
  42a904:	mov	w2, #0x5                   	// #5
  42a908:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42a90c:	add	x1, x1, #0xcab
  42a910:	ldr	x21, [x0, #3776]
  42a914:	mov	x0, #0x0                   	// #0
  42a918:	bl	403700 <dcgettext@plt>
  42a91c:	mov	x1, x0
  42a920:	mov	x0, x21
  42a924:	bl	403880 <fprintf@plt>
  42a928:	ldr	w0, [sp, #344]
  42a92c:	str	w0, [sp, #300]
  42a930:	ldr	x21, [sp, #336]
  42a934:	b	42a85c <ferror@plt+0x26fbc>
  42a938:	mov	x2, x23
  42a93c:	mov	x0, x2
  42a940:	mov	w1, #0x5f                  	// #95
  42a944:	str	w4, [sp, #264]
  42a948:	bl	403560 <strchr@plt>
  42a94c:	mov	x21, x0
  42a950:	cbz	x0, 42ab70 <ferror@plt+0x272d0>
  42a954:	ldrb	w1, [x0, #1]
  42a958:	add	x2, x0, #0x1
  42a95c:	ldr	w4, [sp, #264]
  42a960:	cmp	w1, #0x5f
  42a964:	b.ne	42a93c <ferror@plt+0x2709c>  // b.any
  42a968:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42a96c:	add	x1, x1, #0xacf
  42a970:	str	w4, [sp, #264]
  42a974:	bl	403550 <strspn@plt>
  42a978:	ldr	w4, [sp, #264]
  42a97c:	cmp	w0, #0x2
  42a980:	b.ls	42a8a4 <ferror@plt+0x27004>  // b.plast
  42a984:	sub	w0, w0, #0x2
  42a988:	add	x21, x21, x0
  42a98c:	b	42a8a4 <ferror@plt+0x27004>
  42a990:	add	x0, x0, #0x1
  42a994:	ldrb	w1, [x0]
  42a998:	cmp	w1, #0x5f
  42a99c:	b.eq	42a990 <ferror@plt+0x270f0>  // b.none
  42a9a0:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42a9a4:	add	x1, x1, #0xace
  42a9a8:	str	w4, [sp, #264]
  42a9ac:	bl	4036d0 <strstr@plt>
  42a9b0:	mov	x2, x0
  42a9b4:	cbz	x0, 42a9c4 <ferror@plt+0x27124>
  42a9b8:	ldrb	w0, [x0, #2]
  42a9bc:	ldr	w4, [sp, #264]
  42a9c0:	cbnz	w0, 42a9d8 <ferror@plt+0x27138>
  42a9c4:	mov	x0, x21
  42a9c8:	bl	426764 <ferror@plt+0x22ec4>
  42a9cc:	b	42a9f0 <ferror@plt+0x27150>
  42a9d0:	mov	x0, x21
  42a9d4:	b	42a994 <ferror@plt+0x270f4>
  42a9d8:	str	w4, [sp, #264]
  42a9dc:	add	x1, sp, #0x138
  42a9e0:	add	x0, sp, #0x140
  42a9e4:	bl	428930 <ferror@plt+0x25090>
  42a9e8:	ldr	w4, [sp, #264]
  42a9ec:	cbnz	w0, 42a8dc <ferror@plt+0x2703c>
  42a9f0:	ldr	x0, [sp, #352]
  42a9f4:	cbnz	x0, 42a834 <ferror@plt+0x26f94>
  42a9f8:	b	42a084 <ferror@plt+0x267e4>
  42a9fc:	str	w4, [sp, #264]
  42aa00:	cbz	w1, 42a9c8 <ferror@plt+0x27128>
  42aa04:	mov	x2, x21
  42aa08:	b	42a9dc <ferror@plt+0x2713c>
  42aa0c:	cmp	w0, #0x51
  42aa10:	b.eq	42aae0 <ferror@plt+0x27240>  // b.none
  42aa14:	b.hi	42aa84 <ferror@plt+0x271e4>  // b.pmore
  42aa18:	cmp	w0, #0x43
  42aa1c:	b.eq	42aa9c <ferror@plt+0x271fc>  // b.none
  42aa20:	b.hi	42aa50 <ferror@plt+0x271b0>  // b.pmore
  42aa24:	sub	w0, w0, #0x30
  42aa28:	and	w0, w0, #0xff
  42aa2c:	cmp	w0, #0x9
  42aa30:	b.ls	42ab34 <ferror@plt+0x27294>  // b.plast
  42aa34:	ldr	x3, [sp, #224]
  42aa38:	add	x0, sp, #0x140
  42aa3c:	add	x2, sp, #0x150
  42aa40:	add	x1, sp, #0x138
  42aa44:	bl	4287b4 <ferror@plt+0x24f14>
  42aa48:	cbnz	w0, 42aa7c <ferror@plt+0x271dc>
  42aa4c:	b	42a9f0 <ferror@plt+0x27150>
  42aa50:	cmp	w0, #0x46
  42aa54:	b.ne	42aa34 <ferror@plt+0x27194>  // b.any
  42aa58:	add	x3, x23, #0x1
  42aa5c:	str	x3, [sp, #312]
  42aa60:	ldr	x3, [sp, #224]
  42aa64:	add	x0, sp, #0x140
  42aa68:	add	x2, sp, #0x150
  42aa6c:	add	x1, sp, #0x138
  42aa70:	bl	4287b4 <ferror@plt+0x24f14>
  42aa74:	cbz	w0, 42a9f0 <ferror@plt+0x27150>
  42aa78:	mov	x21, #0x0                   	// #0
  42aa7c:	mov	w4, #0x1                   	// #1
  42aa80:	b	42aaac <ferror@plt+0x2720c>
  42aa84:	cmp	w0, #0x5f
  42aa88:	b.eq	42abb0 <ferror@plt+0x27310>  // b.none
  42aa8c:	cmp	w0, #0x74
  42aa90:	b.eq	42ab8c <ferror@plt+0x272ec>  // b.none
  42aa94:	cmp	w0, #0x53
  42aa98:	b.ne	42aa34 <ferror@plt+0x27194>  // b.any
  42aa9c:	cmp	x21, #0x0
  42aaa0:	add	x3, x23, #0x1
  42aaa4:	csel	x21, x21, x23, ne  // ne = any
  42aaa8:	str	x3, [sp, #312]
  42aaac:	ldr	w0, [sp, #272]
  42aab0:	cbnz	w0, 42ab10 <ferror@plt+0x27270>
  42aab4:	ldr	x23, [sp, #312]
  42aab8:	ldrb	w0, [x23]
  42aabc:	cbnz	w0, 42aa0c <ferror@plt+0x2716c>
  42aac0:	cbnz	w4, 42a8ec <ferror@plt+0x2704c>
  42aac4:	ldr	x3, [sp, #224]
  42aac8:	add	x0, sp, #0x140
  42aacc:	add	x2, sp, #0x150
  42aad0:	add	x1, sp, #0x138
  42aad4:	bl	4287b4 <ferror@plt+0x24f14>
  42aad8:	cbnz	w0, 42a8ec <ferror@plt+0x2704c>
  42aadc:	b	42a9f0 <ferror@plt+0x27150>
  42aae0:	add	x1, sp, #0x138
  42aae4:	add	x0, sp, #0x140
  42aae8:	mov	x2, #0x0                   	// #0
  42aaec:	bl	428440 <ferror@plt+0x24ba0>
  42aaf0:	cbz	w0, 42a9f0 <ferror@plt+0x27150>
  42aaf4:	ldr	x2, [sp, #312]
  42aaf8:	mov	x1, x23
  42aafc:	sub	w2, w2, w23
  42ab00:	add	x0, sp, #0x140
  42ab04:	bl	4267ec <ferror@plt+0x22f4c>
  42ab08:	cbz	w0, 42a9f0 <ferror@plt+0x27150>
  42ab0c:	mov	x21, #0x0                   	// #0
  42ab10:	ldr	x3, [sp, #224]
  42ab14:	add	x0, sp, #0x140
  42ab18:	add	x2, sp, #0x150
  42ab1c:	add	x1, sp, #0x138
  42ab20:	bl	4287b4 <ferror@plt+0x24f14>
  42ab24:	cbz	w0, 42a9f0 <ferror@plt+0x27150>
  42ab28:	mov	w4, #0x1                   	// #1
  42ab2c:	str	w4, [sp, #272]
  42ab30:	b	42aab4 <ferror@plt+0x27214>
  42ab34:	cmp	x21, #0x0
  42ab38:	add	x0, sp, #0x138
  42ab3c:	csel	x21, x21, x23, ne  // ne = any
  42ab40:	bl	426540 <ferror@plt+0x22ca0>
  42ab44:	mov	w1, w0
  42ab48:	ldr	x3, [sp, #312]
  42ab4c:	str	x3, [sp, #272]
  42ab50:	str	w1, [sp, #284]
  42ab54:	mov	x0, x3
  42ab58:	bl	402fd0 <strlen@plt>
  42ab5c:	ldr	w1, [sp, #284]
  42ab60:	ldr	x3, [sp, #272]
  42ab64:	mov	w2, w1
  42ab68:	cmp	x0, w1, uxtw
  42ab6c:	b.cs	42ab78 <ferror@plt+0x272d8>  // b.hs, b.nlast
  42ab70:	mov	x0, x23
  42ab74:	b	42a9c8 <ferror@plt+0x27128>
  42ab78:	add	x2, x3, x2
  42ab7c:	str	x2, [sp, #312]
  42ab80:	sub	w2, w2, w21
  42ab84:	mov	x1, x21
  42ab88:	b	42ab00 <ferror@plt+0x27260>
  42ab8c:	cmp	x21, #0x0
  42ab90:	add	x1, sp, #0x138
  42ab94:	csel	x21, x21, x23, ne  // ne = any
  42ab98:	add	x0, sp, #0x140
  42ab9c:	mov	x2, #0x0                   	// #0
  42aba0:	bl	42804c <ferror@plt+0x247ac>
  42aba4:	cbz	w0, 42a9f0 <ferror@plt+0x27150>
  42aba8:	ldr	x2, [sp, #312]
  42abac:	b	42ab80 <ferror@plt+0x272e0>
  42abb0:	ldr	x0, [sp, #264]
  42abb4:	b	42a9c8 <ferror@plt+0x27128>
  42abb8:	mov	x21, #0x0                   	// #0
  42abbc:	str	wzr, [sp, #272]
  42abc0:	b	42aab4 <ferror@plt+0x27214>
  42abc4:	mov	x20, x19
  42abc8:	b	42a680 <ferror@plt+0x26de0>
  42abcc:	ldp	w5, w4, [sp, #132]
  42abd0:	mov	x2, x21
  42abd4:	ldr	w3, [sp, #204]
  42abd8:	mov	x1, x20
  42abdc:	mov	x0, x27
  42abe0:	bl	424678 <ferror@plt+0x20dd8>
  42abe4:	b	42a6ec <ferror@plt+0x26e4c>
  42abe8:	ldr	x0, [sp, #96]
  42abec:	bl	403510 <free@plt>
  42abf0:	b	42a0c8 <ferror@plt+0x26828>
  42abf4:	add	x0, x0, #0x1
  42abf8:	b	4299f4 <ferror@plt+0x26154>
  42abfc:	ldp	x5, x4, [sp, #160]
  42ac00:	mov	x0, x27
  42ac04:	ldr	x3, [sp, #112]
  42ac08:	ldr	x2, [sp, #256]
  42ac0c:	bl	4240b4 <ferror@plt+0x20814>
  42ac10:	b	428e90 <ferror@plt+0x255f0>
  42ac14:	ldrb	w0, [x22, #1]
  42ac18:	cmp	w0, #0x72
  42ac1c:	b.ne	428bf0 <ferror@plt+0x25350>  // b.any
  42ac20:	add	x22, x22, #0x2
  42ac24:	str	x22, [x24]
  42ac28:	cmp	x22, x25
  42ac2c:	b.cs	428a38 <ferror@plt+0x25198>  // b.hs, b.nlast
  42ac30:	mov	x2, x25
  42ac34:	add	x1, sp, #0x140
  42ac38:	add	x0, sp, #0x138
  42ac3c:	str	x22, [sp, #312]
  42ac40:	bl	426e40 <ferror@plt+0x235a0>
  42ac44:	cbz	w0, 428a38 <ferror@plt+0x25198>
  42ac48:	ldr	w0, [sp, #320]
  42ac4c:	ldr	w1, [sp, #324]
  42ac50:	orr	w0, w0, w1
  42ac54:	cbnz	w0, 42acb8 <ferror@plt+0x27418>
  42ac58:	ldr	x0, [x24]
  42ac5c:	ldrb	w0, [x0]
  42ac60:	cmp	w0, #0x3d
  42ac64:	b.eq	42acb8 <ferror@plt+0x27418>  // b.none
  42ac68:	mov	x0, x27
  42ac6c:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42ac70:	add	x1, x1, #0xa89
  42ac74:	bl	42497c <ferror@plt+0x210dc>
  42ac78:	mov	x23, x0
  42ac7c:	cbnz	x0, 42ac98 <ferror@plt+0x273f8>
  42ac80:	mov	x0, x27
  42ac84:	mov	w2, #0x0                   	// #0
  42ac88:	mov	w1, #0x4                   	// #4
  42ac8c:	bl	42401c <ferror@plt+0x2077c>
  42ac90:	mov	x23, x0
  42ac94:	cbz	x0, 428a38 <ferror@plt+0x25198>
  42ac98:	ldr	x0, [sp, #312]
  42ac9c:	str	x0, [x24]
  42aca0:	ldr	x1, [x24]
  42aca4:	ldrb	w0, [x1]
  42aca8:	cmp	w0, #0x3b
  42acac:	b.eq	42acdc <ferror@plt+0x2743c>  // b.none
  42acb0:	mov	x0, x22
  42acb4:	b	429238 <ferror@plt+0x25998>
  42acb8:	mov	x5, x25
  42acbc:	mov	x3, x24
  42acc0:	mov	x1, x26
  42acc4:	mov	x0, x27
  42acc8:	mov	x4, #0x0                   	// #0
  42accc:	mov	x2, #0x0                   	// #0
  42acd0:	bl	4289f0 <ferror@plt+0x25150>
  42acd4:	mov	x23, x0
  42acd8:	b	42aca0 <ferror@plt+0x27400>
  42acdc:	add	x0, x1, #0x1
  42ace0:	str	x0, [x24]
  42ace4:	ldr	x3, [sp, #184]
  42ace8:	ldrb	w2, [x1, #1]
  42acec:	ldrb	w0, [x1, #1]
  42acf0:	ldrh	w2, [x3, x2, lsl #1]
  42acf4:	tbnz	w2, #2, 42add8 <ferror@plt+0x27538>
  42acf8:	cmp	w0, #0x2d
  42acfc:	b.eq	42add8 <ferror@plt+0x27538>  // b.none
  42ad00:	cbz	w0, 42add8 <ferror@plt+0x27538>
  42ad04:	add	x1, x1, #0x2
  42ad08:	mov	w28, #0x1                   	// #1
  42ad0c:	str	x1, [x24]
  42ad10:	mov	x1, #0x0                   	// #0
  42ad14:	mov	x2, x25
  42ad18:	mov	x0, x24
  42ad1c:	bl	426d9c <ferror@plt+0x234fc>
  42ad20:	ldr	x1, [x24]
  42ad24:	mov	x19, x0
  42ad28:	ldrb	w0, [x1]
  42ad2c:	cmp	w0, #0x3b
  42ad30:	b.ne	42acb0 <ferror@plt+0x27410>  // b.any
  42ad34:	add	x0, x1, #0x1
  42ad38:	str	x0, [x24]
  42ad3c:	ldr	x3, [sp, #184]
  42ad40:	ldrb	w2, [x1, #1]
  42ad44:	ldrb	w0, [x1, #1]
  42ad48:	ldrh	w2, [x3, x2, lsl #1]
  42ad4c:	tbnz	w2, #2, 42ad68 <ferror@plt+0x274c8>
  42ad50:	cmp	w0, #0x2d
  42ad54:	b.eq	42ad68 <ferror@plt+0x274c8>  // b.none
  42ad58:	cbz	w0, 42ad68 <ferror@plt+0x274c8>
  42ad5c:	add	x1, x1, #0x2
  42ad60:	mov	w28, #0x1                   	// #1
  42ad64:	str	x1, [x24]
  42ad68:	mov	x1, #0x0                   	// #0
  42ad6c:	mov	x2, x25
  42ad70:	mov	x0, x24
  42ad74:	bl	426d9c <ferror@plt+0x234fc>
  42ad78:	ldr	x1, [x24]
  42ad7c:	mov	x20, x0
  42ad80:	ldrb	w0, [x1]
  42ad84:	cmp	w0, #0x3b
  42ad88:	b.ne	42acb0 <ferror@plt+0x27410>  // b.any
  42ad8c:	add	x1, x1, #0x1
  42ad90:	str	x1, [x24]
  42ad94:	mov	x1, x26
  42ad98:	mov	x5, x25
  42ad9c:	mov	x3, x24
  42ada0:	mov	x0, x27
  42ada4:	mov	x4, #0x0                   	// #0
  42ada8:	mov	x2, #0x0                   	// #0
  42adac:	bl	4289f0 <ferror@plt+0x25150>
  42adb0:	mov	x1, x0
  42adb4:	cbz	x0, 428a38 <ferror@plt+0x25198>
  42adb8:	cmp	w28, #0x0
  42adbc:	mov	w5, w21
  42adc0:	csel	x3, x19, xzr, eq  // eq = none
  42adc4:	csinv	x4, x20, xzr, eq  // eq = none
  42adc8:	mov	x2, x23
  42adcc:	mov	x0, x27
  42add0:	bl	4242d0 <ferror@plt+0x20a30>
  42add4:	b	428e90 <ferror@plt+0x255f0>
  42add8:	mov	w28, #0x0                   	// #0
  42addc:	b	42ad10 <ferror@plt+0x27470>
  42ade0:	mov	x5, x25
  42ade4:	mov	x3, x24
  42ade8:	mov	x4, #0x0                   	// #0
  42adec:	mov	x1, x26
  42adf0:	mov	x0, x27
  42adf4:	mov	x2, #0x0                   	// #0
  42adf8:	bl	4289f0 <ferror@plt+0x25150>
  42adfc:	mov	x1, x0
  42ae00:	mov	w2, w21
  42ae04:	mov	x0, x27
  42ae08:	bl	424350 <ferror@plt+0x20ab0>
  42ae0c:	b	428e90 <ferror@plt+0x255f0>
  42ae10:	mov	w7, #0x0                   	// #0
  42ae14:	mov	x6, #0x0                   	// #0
  42ae18:	b	429a18 <ferror@plt+0x26178>
  42ae1c:	mov	w7, #0x1                   	// #1
  42ae20:	b	42ae14 <ferror@plt+0x27574>
  42ae24:	b.eq	42a4d8 <ferror@plt+0x26c38>  // b.none
  42ae28:	mov	x20, x19
  42ae2c:	mov	w4, #0x1                   	// #1
  42ae30:	b	42a458 <ferror@plt+0x26bb8>
  42ae34:	cbnz	w0, 429424 <ferror@plt+0x25b84>
  42ae38:	cmp	x28, #0x0
  42ae3c:	cbnz	x28, 429484 <ferror@plt+0x25be4>
  42ae40:	tbz	x25, #63, 4293f0 <ferror@plt+0x25b50>
  42ae44:	neg	w1, w25
  42ae48:	mov	w2, #0x1                   	// #1
  42ae4c:	b	4292d0 <ferror@plt+0x25a30>
  42ae50:	stp	x29, x30, [sp, #-64]!
  42ae54:	mov	x0, #0x1b0                 	// #432
  42ae58:	mov	x29, sp
  42ae5c:	stp	x19, x20, [sp, #16]
  42ae60:	mov	x20, x4
  42ae64:	stp	x21, x22, [sp, #32]
  42ae68:	mov	x21, x3
  42ae6c:	mov	w22, w2
  42ae70:	str	x23, [sp, #48]
  42ae74:	mov	x23, x1
  42ae78:	bl	403290 <xmalloc@plt>
  42ae7c:	mov	x19, x0
  42ae80:	mov	x2, #0x1b0                 	// #432
  42ae84:	mov	w1, #0x0                   	// #0
  42ae88:	bl	403280 <memset@plt>
  42ae8c:	mov	w0, #0x1                   	// #1
  42ae90:	str	x23, [x19]
  42ae94:	str	w22, [x19, #8]
  42ae98:	stp	x21, x20, [x19, #16]
  42ae9c:	str	w0, [x19, #128]
  42aea0:	mov	x0, #0x8                   	// #8
  42aea4:	bl	403290 <xmalloc@plt>
  42aea8:	str	x0, [x19, #136]
  42aeac:	ldp	x21, x22, [sp, #32]
  42aeb0:	ldr	x23, [sp, #48]
  42aeb4:	str	xzr, [x0]
  42aeb8:	mov	x0, #0xffffffffffffffff    	// #-1
  42aebc:	str	x0, [x19, #104]
  42aec0:	mov	x0, x19
  42aec4:	ldp	x19, x20, [sp, #16]
  42aec8:	ldp	x29, x30, [sp], #64
  42aecc:	ret
  42aed0:	stp	x29, x30, [sp, #-48]!
  42aed4:	mov	x29, sp
  42aed8:	stp	x19, x20, [sp, #16]
  42aedc:	mov	x19, x1
  42aee0:	ldr	w1, [x1, #96]
  42aee4:	str	x21, [sp, #32]
  42aee8:	mov	x20, x0
  42aeec:	cbz	w1, 42af2c <ferror@plt+0x2768c>
  42aef0:	add	x1, x19, #0x78
  42aef4:	bl	426fa8 <ferror@plt+0x23708>
  42aef8:	cbnz	w0, 42af10 <ferror@plt+0x27670>
  42aefc:	mov	w0, #0x0                   	// #0
  42af00:	ldp	x19, x20, [sp, #16]
  42af04:	ldr	x21, [sp, #32]
  42af08:	ldp	x29, x30, [sp], #48
  42af0c:	ret
  42af10:	ldr	x1, [x19, #104]
  42af14:	mov	x0, x20
  42af18:	bl	423b18 <ferror@plt+0x20278>
  42af1c:	cbz	w0, 42aefc <ferror@plt+0x2765c>
  42af20:	mov	x0, #0xffffffffffffffff    	// #-1
  42af24:	str	wzr, [x19, #96]
  42af28:	str	x0, [x19, #104]
  42af2c:	ldr	x19, [x19, #416]
  42af30:	mov	w21, #0x7                   	// #7
  42af34:	cbnz	x19, 42af40 <ferror@plt+0x276a0>
  42af38:	mov	w0, #0x1                   	// #1
  42af3c:	b	42af00 <ferror@plt+0x27660>
  42af40:	ldr	w2, [x19, #16]
  42af44:	mov	x0, x20
  42af48:	ldr	x1, [x19, #8]
  42af4c:	cmp	w2, #0x0
  42af50:	csel	w2, w2, w21, ne  // ne = any
  42af54:	bl	424890 <ferror@plt+0x20ff0>
  42af58:	str	x0, [x19, #24]
  42af5c:	cbz	x0, 42aefc <ferror@plt+0x2765c>
  42af60:	ldr	x19, [x19]
  42af64:	b	42af34 <ferror@plt+0x27694>
  42af68:	stp	x29, x30, [sp, #-128]!
  42af6c:	mov	x29, sp
  42af70:	stp	x19, x20, [sp, #16]
  42af74:	mov	x19, x1
  42af78:	mov	x20, x0
  42af7c:	ldr	x1, [x1, #32]
  42af80:	stp	x21, x22, [sp, #32]
  42af84:	mov	w22, w3
  42af88:	stp	x23, x24, [sp, #48]
  42af8c:	mov	x21, x4
  42af90:	mov	w24, w2
  42af94:	stp	x25, x26, [sp, #64]
  42af98:	mov	x23, x5
  42af9c:	stp	x27, x28, [sp, #80]
  42afa0:	cbz	x1, 42b008 <ferror@plt+0x27768>
  42afa4:	cmp	w2, #0x64
  42afa8:	b.ne	42afc0 <ferror@plt+0x27720>  // b.any
  42afac:	ldrb	w0, [x5]
  42afb0:	cbz	w0, 42afc0 <ferror@plt+0x27720>
  42afb4:	ldr	x0, [x19, #40]
  42afb8:	cmp	x0, x4
  42afbc:	b.eq	42b008 <ferror@plt+0x27768>  // b.none
  42afc0:	mov	x0, x20
  42afc4:	bl	423818 <ferror@plt+0x1ff78>
  42afc8:	cbnz	w0, 42afd4 <ferror@plt+0x27734>
  42afcc:	mov	w23, #0x0                   	// #0
  42afd0:	b	42b2ac <ferror@plt+0x27a0c>
  42afd4:	ldr	x0, [x19, #32]
  42afd8:	stp	xzr, x0, [x19, #64]
  42afdc:	ldr	w0, [x19, #8]
  42afe0:	cbnz	w0, 42afec <ferror@plt+0x2774c>
  42afe4:	ldr	x0, [x19, #40]
  42afe8:	str	x0, [x19, #48]
  42afec:	mov	w0, #0x1                   	// #1
  42aff0:	str	w0, [x19, #128]
  42aff4:	mov	x0, #0x8                   	// #8
  42aff8:	bl	403290 <xmalloc@plt>
  42affc:	str	xzr, [x0]
  42b000:	str	xzr, [x19, #32]
  42b004:	str	x0, [x19, #136]
  42b008:	mov	x0, x23
  42b00c:	bl	402fd0 <strlen@plt>
  42b010:	cmp	w24, #0x84
  42b014:	mov	x25, x0
  42b018:	b.eq	42b47c <ferror@plt+0x27bdc>  // b.none
  42b01c:	b.gt	42b218 <ferror@plt+0x27978>
  42b020:	cmp	w24, #0x44
  42b024:	b.eq	42b544 <ferror@plt+0x27ca4>  // b.none
  42b028:	b.gt	42b1fc <ferror@plt+0x2795c>
  42b02c:	cmp	w24, #0x2a
  42b030:	b.eq	42b058 <ferror@plt+0x277b8>  // b.none
  42b034:	b.gt	42b060 <ferror@plt+0x277c0>
  42b038:	cmp	w24, #0x24
  42b03c:	b.eq	42b57c <ferror@plt+0x27cdc>  // b.none
  42b040:	b.gt	42b070 <ferror@plt+0x277d0>
  42b044:	cmp	w24, #0xc
  42b048:	b.eq	42b058 <ferror@plt+0x277b8>  // b.none
  42b04c:	sub	w0, w24, #0x1e
  42b050:	cmp	w0, #0x1
  42b054:	b.hi	42b070 <ferror@plt+0x277d0>  // b.pmore
  42b058:	mov	w23, #0x1                   	// #1
  42b05c:	b	42b2ac <ferror@plt+0x27a0c>
  42b060:	cmp	w24, #0x38
  42b064:	b.eq	42b058 <ferror@plt+0x277b8>  // b.none
  42b068:	cmp	w24, #0x3c
  42b06c:	b.eq	42bbac <ferror@plt+0x2830c>  // b.none
  42b070:	mov	x0, x23
  42b074:	mov	w1, #0x3a                  	// #58
  42b078:	bl	403560 <strchr@plt>
  42b07c:	cbz	x0, 42b0ec <ferror@plt+0x2784c>
  42b080:	ldrb	w0, [x0, #1]
  42b084:	and	w0, w0, #0xffffffdf
  42b088:	and	w0, w0, #0xff
  42b08c:	cmp	w0, #0x46
  42b090:	b.ne	42b0ec <ferror@plt+0x2784c>  // b.any
  42b094:	ldr	w0, [x19, #96]
  42b098:	cbz	w0, 42b0d8 <ferror@plt+0x27838>
  42b09c:	ldr	x1, [x19, #104]
  42b0a0:	cmn	x1, #0x1
  42b0a4:	b.eq	42b5ec <ferror@plt+0x27d4c>  // b.none
  42b0a8:	cmp	x1, x21
  42b0ac:	csel	x22, x1, x21, ls  // ls = plast
  42b0b0:	add	x1, x19, #0x78
  42b0b4:	mov	x0, x20
  42b0b8:	bl	426fa8 <ferror@plt+0x23708>
  42b0bc:	cbz	w0, 42afcc <ferror@plt+0x2772c>
  42b0c0:	mov	x1, x22
  42b0c4:	mov	x0, x20
  42b0c8:	bl	423b18 <ferror@plt+0x20278>
  42b0cc:	cbz	w0, 42afcc <ferror@plt+0x2772c>
  42b0d0:	mov	x0, #0xffffffffffffffff    	// #-1
  42b0d4:	str	x0, [x19, #104]
  42b0d8:	ldr	w0, [x19, #8]
  42b0dc:	cbz	w0, 42b0e4 <ferror@plt+0x27844>
  42b0e0:	str	x21, [x19, #56]
  42b0e4:	mov	w0, #0x1                   	// #1
  42b0e8:	str	w0, [x19, #96]
  42b0ec:	mov	x0, x23
  42b0f0:	mov	w1, #0x3a                  	// #58
  42b0f4:	bl	403560 <strchr@plt>
  42b0f8:	str	x0, [sp, #112]
  42b0fc:	cbz	x0, 42b058 <ferror@plt+0x277b8>
  42b100:	ldr	x0, [sp, #112]
  42b104:	ldrb	w1, [x0, #1]
  42b108:	cmp	w1, #0x3a
  42b10c:	b.eq	42b5f4 <ferror@plt+0x27d54>  // b.none
  42b110:	ldrb	w0, [x23]
  42b114:	cmp	w0, #0x24
  42b118:	b.ne	42b15c <ferror@plt+0x278bc>  // b.any
  42b11c:	ldrb	w0, [x23, #1]
  42b120:	cmp	w0, #0x65
  42b124:	b.eq	42b624 <ferror@plt+0x27d84>  // b.none
  42b128:	b.hi	42b614 <ferror@plt+0x27d74>  // b.pmore
  42b12c:	cmp	w0, #0x58
  42b130:	b.eq	42b15c <ferror@plt+0x278bc>  // b.none
  42b134:	cmp	w0, #0x5f
  42b138:	b.eq	42b15c <ferror@plt+0x278bc>  // b.none
  42b13c:	mov	w2, #0x5                   	// #5
  42b140:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42b144:	mov	x0, #0x0                   	// #0
  42b148:	add	x1, x1, #0xd0e
  42b14c:	bl	403700 <dcgettext@plt>
  42b150:	mov	x1, x0
  42b154:	mov	x0, x23
  42b158:	bl	426600 <ferror@plt+0x22d60>
  42b15c:	ldr	x1, [sp, #112]
  42b160:	cmp	x23, x1
  42b164:	b.eq	42b63c <ferror@plt+0x27d9c>  // b.none
  42b168:	ldrb	w0, [x23]
  42b16c:	cmp	w0, #0x20
  42b170:	b.ne	42b180 <ferror@plt+0x278e0>  // b.any
  42b174:	add	x0, x23, #0x1
  42b178:	cmp	x1, x0
  42b17c:	b.eq	42b63c <ferror@plt+0x27d9c>  // b.none
  42b180:	sub	w1, w1, w23
  42b184:	mov	x0, x23
  42b188:	bl	426864 <ferror@plt+0x22fc4>
  42b18c:	mov	x22, x0
  42b190:	ldr	x1, [sp, #112]
  42b194:	adrp	x2, 456000 <warn@@Base+0x27ff8>
  42b198:	add	x2, x2, #0xb88
  42b19c:	add	x5, x23, x25
  42b1a0:	add	x0, x1, #0x1
  42b1a4:	str	x0, [sp, #112]
  42b1a8:	ldrb	w3, [x1, #1]
  42b1ac:	ldrb	w0, [x1, #1]
  42b1b0:	ldrh	w2, [x2, x3, lsl #1]
  42b1b4:	tbnz	w2, #2, 42bb3c <ferror@plt+0x2829c>
  42b1b8:	cmp	w0, #0x28
  42b1bc:	b.eq	42bb3c <ferror@plt+0x2829c>  // b.none
  42b1c0:	cmp	w0, #0x2d
  42b1c4:	b.eq	42bb3c <ferror@plt+0x2829c>  // b.none
  42b1c8:	cbz	w0, 42b608 <ferror@plt+0x27d68>
  42b1cc:	add	x0, x1, #0x2
  42b1d0:	str	x0, [sp, #112]
  42b1d4:	ldrb	w25, [x1, #1]
  42b1d8:	sub	w2, w25, #0x43
  42b1dc:	cmp	w2, #0x33
  42b1e0:	b.hi	42b608 <ferror@plt+0x27d68>  // b.pmore
  42b1e4:	adrp	x0, 43d000 <warn@@Base+0xeff8>
  42b1e8:	add	x0, x0, #0xea4
  42b1ec:	ldrh	w0, [x0, w2, uxtw #1]
  42b1f0:	adr	x2, 42b1fc <ferror@plt+0x2795c>
  42b1f4:	add	x0, x2, w0, sxth #2
  42b1f8:	br	x0
  42b1fc:	cmp	w24, #0x64
  42b200:	b.eq	42b378 <ferror@plt+0x27ad8>  // b.none
  42b204:	cmp	w24, #0x82
  42b208:	b.eq	42b428 <ferror@plt+0x27b88>  // b.none
  42b20c:	cmp	w24, #0x62
  42b210:	b.eq	42b058 <ferror@plt+0x277b8>  // b.none
  42b214:	b	42b070 <ferror@plt+0x277d0>
  42b218:	cmp	w24, #0xe0
  42b21c:	b.eq	42b304 <ferror@plt+0x27a64>  // b.none
  42b220:	b.gt	42b24c <ferror@plt+0x279ac>
  42b224:	cmp	w24, #0xc0
  42b228:	b.eq	42b26c <ferror@plt+0x279cc>  // b.none
  42b22c:	cmp	w24, #0xc2
  42b230:	b.eq	42b4c4 <ferror@plt+0x27c24>  // b.none
  42b234:	cmp	w24, #0xa2
  42b238:	b.ne	42b070 <ferror@plt+0x277d0>  // b.any
  42b23c:	ldr	x0, [x19, #80]
  42b240:	cbnz	x0, 42b494 <ferror@plt+0x27bf4>
  42b244:	ldr	x1, [x19, #72]
  42b248:	b	42b480 <ferror@plt+0x27be0>
  42b24c:	cmp	w24, #0xe2
  42b250:	b.eq	42b56c <ferror@plt+0x27ccc>  // b.none
  42b254:	cmp	w24, #0xe4
  42b258:	b.ne	42b070 <ferror@plt+0x277d0>  // b.any
  42b25c:	mov	x1, x23
  42b260:	mov	x0, x20
  42b264:	bl	423da0 <ferror@plt+0x20500>
  42b268:	b	42b488 <ferror@plt+0x27be8>
  42b26c:	ldr	w0, [x19, #68]
  42b270:	cbz	w0, 42b27c <ferror@plt+0x279dc>
  42b274:	cmp	w22, #0x1
  42b278:	b.eq	42b058 <ferror@plt+0x277b8>  // b.none
  42b27c:	ldr	w23, [x19, #96]
  42b280:	cbnz	w23, 42b2cc <ferror@plt+0x27a2c>
  42b284:	adrp	x0, 458000 <_sch_istable+0x1478>
  42b288:	mov	w2, #0x5                   	// #5
  42b28c:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42b290:	add	x1, x1, #0xcde
  42b294:	ldr	x19, [x0, #3776]
  42b298:	mov	x0, #0x0                   	// #0
  42b29c:	bl	403700 <dcgettext@plt>
  42b2a0:	mov	x1, x0
  42b2a4:	mov	x0, x19
  42b2a8:	bl	403880 <fprintf@plt>
  42b2ac:	mov	w0, w23
  42b2b0:	ldp	x19, x20, [sp, #16]
  42b2b4:	ldp	x21, x22, [sp, #32]
  42b2b8:	ldp	x23, x24, [sp, #48]
  42b2bc:	ldp	x25, x26, [sp, #64]
  42b2c0:	ldp	x27, x28, [sp, #80]
  42b2c4:	ldp	x29, x30, [sp], #128
  42b2c8:	ret
  42b2cc:	ldp	x1, x0, [x19, #48]
  42b2d0:	add	x1, x1, x0
  42b2d4:	mov	x0, x20
  42b2d8:	add	x1, x1, x21
  42b2dc:	bl	423b84 <ferror@plt+0x202e4>
  42b2e0:	cbz	w0, 42afcc <ferror@plt+0x2772c>
  42b2e4:	add	x1, x19, #0x78
  42b2e8:	mov	x0, x20
  42b2ec:	bl	426fa8 <ferror@plt+0x23708>
  42b2f0:	cbz	w0, 42afcc <ferror@plt+0x2772c>
  42b2f4:	ldr	w0, [x19, #112]
  42b2f8:	add	w0, w0, #0x1
  42b2fc:	str	w0, [x19, #112]
  42b300:	b	42b058 <ferror@plt+0x277b8>
  42b304:	ldr	w0, [x19, #68]
  42b308:	cbz	w0, 42b314 <ferror@plt+0x27a74>
  42b30c:	cmp	w22, #0x1
  42b310:	b.eq	42b058 <ferror@plt+0x277b8>  // b.none
  42b314:	add	x1, x19, #0x78
  42b318:	mov	x0, x20
  42b31c:	bl	426fa8 <ferror@plt+0x23708>
  42b320:	cbz	w0, 42afcc <ferror@plt+0x2772c>
  42b324:	ldp	x1, x0, [x19, #48]
  42b328:	add	x1, x1, x0
  42b32c:	mov	x0, x20
  42b330:	add	x1, x1, x21
  42b334:	bl	423c1c <ferror@plt+0x2037c>
  42b338:	cbz	w0, 42afcc <ferror@plt+0x2772c>
  42b33c:	ldr	w0, [x19, #112]
  42b340:	sub	w0, w0, #0x1
  42b344:	str	w0, [x19, #112]
  42b348:	tbz	w0, #31, 42b058 <ferror@plt+0x277b8>
  42b34c:	adrp	x0, 458000 <_sch_istable+0x1478>
  42b350:	mov	w2, #0x5                   	// #5
  42b354:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42b358:	add	x1, x1, #0xcfb
  42b35c:	ldr	x19, [x0, #3776]
  42b360:	mov	x0, #0x0                   	// #0
  42b364:	bl	403700 <dcgettext@plt>
  42b368:	mov	x1, x0
  42b36c:	mov	x0, x19
  42b370:	bl	403880 <fprintf@plt>
  42b374:	b	42afcc <ferror@plt+0x2772c>
  42b378:	ldr	w0, [x19, #96]
  42b37c:	cbz	w0, 42b3c8 <ferror@plt+0x27b28>
  42b380:	ldrb	w0, [x23]
  42b384:	cbz	w0, 42b3ec <ferror@plt+0x27b4c>
  42b388:	ldr	x22, [x19, #104]
  42b38c:	cmn	x22, #0x1
  42b390:	b.eq	42b3ec <ferror@plt+0x27b4c>  // b.none
  42b394:	cmp	x22, x21
  42b398:	csel	x22, x22, x21, ls  // ls = plast
  42b39c:	add	x1, x19, #0x78
  42b3a0:	mov	x0, x20
  42b3a4:	bl	426fa8 <ferror@plt+0x23708>
  42b3a8:	cbz	w0, 42afcc <ferror@plt+0x2772c>
  42b3ac:	mov	x1, x22
  42b3b0:	mov	x0, x20
  42b3b4:	bl	423b18 <ferror@plt+0x20278>
  42b3b8:	cbz	w0, 42afcc <ferror@plt+0x2772c>
  42b3bc:	mov	x0, #0xffffffffffffffff    	// #-1
  42b3c0:	str	wzr, [x19, #96]
  42b3c4:	str	x0, [x19, #104]
  42b3c8:	ldrb	w0, [x23]
  42b3cc:	cbz	w0, 42b058 <ferror@plt+0x277b8>
  42b3d0:	ldr	x20, [x19, #32]
  42b3d4:	cbnz	x20, 42b3f4 <ferror@plt+0x27b54>
  42b3d8:	mov	x0, x23
  42b3dc:	bl	4032c0 <xstrdup@plt>
  42b3e0:	str	x0, [x19, #32]
  42b3e4:	str	x21, [x19, #40]
  42b3e8:	b	42b058 <ferror@plt+0x277b8>
  42b3ec:	mov	x22, x21
  42b3f0:	b	42b39c <ferror@plt+0x27afc>
  42b3f4:	cmp	w0, #0x2f
  42b3f8:	b.ne	42b414 <ferror@plt+0x27b74>  // b.any
  42b3fc:	mov	x0, x23
  42b400:	bl	4032c0 <xstrdup@plt>
  42b404:	str	x0, [x19, #32]
  42b408:	mov	x0, x20
  42b40c:	bl	403510 <free@plt>
  42b410:	b	42b3e4 <ferror@plt+0x27b44>
  42b414:	mov	x1, x23
  42b418:	mov	x0, x20
  42b41c:	mov	x2, #0x0                   	// #0
  42b420:	bl	403200 <concat@plt>
  42b424:	b	42b404 <ferror@plt+0x27b64>
  42b428:	mov	x0, #0x30                  	// #48
  42b42c:	bl	403290 <xmalloc@plt>
  42b430:	mov	x22, x0
  42b434:	ldr	w1, [x19, #128]
  42b438:	ldr	x0, [x19, #88]
  42b43c:	str	x22, [x19, #88]
  42b440:	str	x0, [x22]
  42b444:	ldr	x0, [x19, #80]
  42b448:	str	x0, [x22, #8]
  42b44c:	ldr	x0, [x19, #136]
  42b450:	stp	x23, x21, [x22, #16]
  42b454:	str	w1, [x22, #32]
  42b458:	add	w1, w1, #0x1
  42b45c:	str	xzr, [x22, #40]
  42b460:	str	x22, [x19, #80]
  42b464:	str	w1, [x19, #128]
  42b468:	ubfiz	x1, x1, #3, #32
  42b46c:	bl	4031e0 <xrealloc@plt>
  42b470:	str	x0, [x19, #136]
  42b474:	ldr	w1, [x22, #32]
  42b478:	str	xzr, [x0, x1, lsl #3]
  42b47c:	mov	x1, x23
  42b480:	mov	x0, x20
  42b484:	bl	4238c4 <ferror@plt+0x20024>
  42b488:	cmp	w0, #0x0
  42b48c:	cset	w23, ne  // ne = any
  42b490:	b	42b2ac <ferror@plt+0x27a0c>
  42b494:	ldr	x1, [x0, #8]
  42b498:	ldr	w2, [x0, #32]
  42b49c:	ldr	w3, [x19, #128]
  42b4a0:	str	x1, [x19, #80]
  42b4a4:	cmp	w2, w3
  42b4a8:	b.cs	42b244 <ferror@plt+0x279a4>  // b.hs, b.nlast
  42b4ac:	ldr	x3, [x19, #136]
  42b4b0:	ldr	x2, [x3, w2, uxtw #3]
  42b4b4:	str	x2, [x0, #40]
  42b4b8:	cbz	x1, 42b244 <ferror@plt+0x279a4>
  42b4bc:	ldr	x1, [x1, #16]
  42b4c0:	b	42b480 <ferror@plt+0x27be0>
  42b4c4:	ldr	w1, [x19, #128]
  42b4c8:	ldr	x0, [x19, #136]
  42b4cc:	add	w1, w1, #0x1
  42b4d0:	str	w1, [x19, #128]
  42b4d4:	ubfiz	x1, x1, #3, #32
  42b4d8:	bl	4031e0 <xrealloc@plt>
  42b4dc:	mov	x22, x0
  42b4e0:	ldr	x20, [x19, #88]
  42b4e4:	str	x0, [x19, #136]
  42b4e8:	cbnz	x20, 42b520 <ferror@plt+0x27c80>
  42b4ec:	mov	w2, #0x5                   	// #5
  42b4f0:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42b4f4:	mov	x0, #0x0                   	// #0
  42b4f8:	add	x1, x1, #0xd44
  42b4fc:	bl	403700 <dcgettext@plt>
  42b500:	mov	x1, x0
  42b504:	mov	x0, x23
  42b508:	bl	426600 <ferror@plt+0x22d60>
  42b50c:	ldr	w0, [x19, #128]
  42b510:	ldr	x1, [x19, #136]
  42b514:	sub	w0, w0, #0x1
  42b518:	str	xzr, [x1, x0, lsl #3]
  42b51c:	b	42b058 <ferror@plt+0x277b8>
  42b520:	ldr	x0, [x20, #24]
  42b524:	cmp	x21, x0
  42b528:	b.ne	42b53c <ferror@plt+0x27c9c>  // b.any
  42b52c:	ldr	x0, [x20, #16]
  42b530:	mov	x1, x23
  42b534:	bl	4034b0 <strcmp@plt>
  42b538:	cbz	w0, 42bc0c <ferror@plt+0x2836c>
  42b53c:	ldr	x20, [x20]
  42b540:	b	42b4e8 <ferror@plt+0x27c48>
  42b544:	ldr	w0, [x19, #96]
  42b548:	sxtw	x1, w22
  42b54c:	cbz	w0, 42b564 <ferror@plt+0x27cc4>
  42b550:	ldr	x2, [x19, #56]
  42b554:	add	x2, x2, x21
  42b558:	mov	x0, x20
  42b55c:	bl	423c80 <ferror@plt+0x203e0>
  42b560:	b	42b488 <ferror@plt+0x27be8>
  42b564:	mov	x2, #0x0                   	// #0
  42b568:	b	42b554 <ferror@plt+0x27cb4>
  42b56c:	mov	x1, x23
  42b570:	mov	x0, x20
  42b574:	bl	423d74 <ferror@plt+0x204d4>
  42b578:	b	42b488 <ferror@plt+0x27be8>
  42b57c:	ldrb	w1, [x23]
  42b580:	ldr	w0, [x19, #96]
  42b584:	cbnz	w1, 42b5cc <ferror@plt+0x27d2c>
  42b588:	cbz	w0, 42b058 <ferror@plt+0x277b8>
  42b58c:	ldr	w0, [x19, #8]
  42b590:	cbz	w0, 42b59c <ferror@plt+0x27cfc>
  42b594:	ldr	x0, [x19, #56]
  42b598:	add	x21, x21, x0
  42b59c:	add	x1, x19, #0x78
  42b5a0:	mov	x0, x20
  42b5a4:	bl	426fa8 <ferror@plt+0x23708>
  42b5a8:	cbz	w0, 42afcc <ferror@plt+0x2772c>
  42b5ac:	mov	x1, x21
  42b5b0:	mov	x0, x20
  42b5b4:	bl	423b18 <ferror@plt+0x20278>
  42b5b8:	cbz	w0, 42afcc <ferror@plt+0x2772c>
  42b5bc:	mov	x0, #0xffffffffffffffff    	// #-1
  42b5c0:	str	wzr, [x19, #96]
  42b5c4:	str	x0, [x19, #104]
  42b5c8:	b	42b058 <ferror@plt+0x277b8>
  42b5cc:	cbz	w0, 42b070 <ferror@plt+0x277d0>
  42b5d0:	ldr	x0, [x19, #104]
  42b5d4:	cmn	x0, #0x1
  42b5d8:	b.eq	42b5e4 <ferror@plt+0x27d44>  // b.none
  42b5dc:	cmp	x0, x21
  42b5e0:	b.ls	42b070 <ferror@plt+0x277d0>  // b.plast
  42b5e4:	str	x21, [x19, #104]
  42b5e8:	b	42b070 <ferror@plt+0x277d0>
  42b5ec:	mov	x22, x21
  42b5f0:	b	42b0b0 <ferror@plt+0x27810>
  42b5f4:	add	x0, x0, #0x2
  42b5f8:	str	x0, [sp, #112]
  42b5fc:	bl	403560 <strchr@plt>
  42b600:	str	x0, [sp, #112]
  42b604:	cbnz	x0, 42b100 <ferror@plt+0x27860>
  42b608:	mov	x0, x23
  42b60c:	bl	4267a8 <ferror@plt+0x22f08>
  42b610:	b	42afcc <ferror@plt+0x2772c>
  42b614:	cmp	w0, #0x74
  42b618:	b.eq	42b630 <ferror@plt+0x27d90>  // b.none
  42b61c:	cmp	w0, #0x76
  42b620:	b	42b138 <ferror@plt+0x27898>
  42b624:	adrp	x22, 43d000 <warn@@Base+0xeff8>
  42b628:	add	x22, x22, #0xcd0
  42b62c:	b	42b190 <ferror@plt+0x278f0>
  42b630:	adrp	x22, 43d000 <warn@@Base+0xeff8>
  42b634:	add	x22, x22, #0xcd9
  42b638:	b	42b190 <ferror@plt+0x278f0>
  42b63c:	mov	x22, #0x0                   	// #0
  42b640:	b	42b190 <ferror@plt+0x278f0>
  42b644:	ldrb	w0, [x1, #2]
  42b648:	cmp	w0, #0x3d
  42b64c:	b.ne	42b608 <ferror@plt+0x27d68>  // b.any
  42b650:	add	x0, x1, #0x4
  42b654:	str	x0, [sp, #112]
  42b658:	ldrb	w1, [x1, #3]
  42b65c:	cmp	w1, #0x69
  42b660:	b.eq	42b6d8 <ferror@plt+0x27e38>  // b.none
  42b664:	cmp	w1, #0x72
  42b668:	b.eq	42b6c0 <ferror@plt+0x27e20>  // b.none
  42b66c:	cmp	w1, #0x65
  42b670:	b.ne	42b608 <ferror@plt+0x27d68>  // b.any
  42b674:	mov	x1, x19
  42b678:	add	x3, sp, #0x70
  42b67c:	mov	x0, x20
  42b680:	mov	x4, #0x0                   	// #0
  42b684:	mov	x2, #0x0                   	// #0
  42b688:	bl	4289f0 <ferror@plt+0x25150>
  42b68c:	mov	x19, x0
  42b690:	cbz	x0, 42afcc <ferror@plt+0x2772c>
  42b694:	ldr	x0, [sp, #112]
  42b698:	ldrb	w1, [x0]
  42b69c:	cmp	w1, #0x2c
  42b6a0:	b.ne	42b608 <ferror@plt+0x27d68>  // b.any
  42b6a4:	bl	4031a0 <atoi@plt>
  42b6a8:	sxtw	x3, w0
  42b6ac:	mov	x2, x19
  42b6b0:	mov	x1, x22
  42b6b4:	mov	x0, x20
  42b6b8:	bl	423e54 <ferror@plt+0x205b4>
  42b6bc:	b	42b6d0 <ferror@plt+0x27e30>
  42b6c0:	bl	4032d0 <atof@plt>
  42b6c4:	mov	x1, x22
  42b6c8:	mov	x0, x20
  42b6cc:	bl	423e10 <ferror@plt+0x20570>
  42b6d0:	cbnz	w0, 42b058 <ferror@plt+0x277b8>
  42b6d4:	b	42afcc <ferror@plt+0x2772c>
  42b6d8:	bl	4031a0 <atoi@plt>
  42b6dc:	sxtw	x2, w0
  42b6e0:	mov	x1, x22
  42b6e4:	mov	x0, x20
  42b6e8:	bl	423dcc <ferror@plt+0x2052c>
  42b6ec:	b	42b6d0 <ferror@plt+0x27e30>
  42b6f0:	mov	x2, #0x0                   	// #0
  42b6f4:	add	x3, sp, #0x70
  42b6f8:	mov	x1, x19
  42b6fc:	mov	x0, x20
  42b700:	mov	x4, #0x0                   	// #0
  42b704:	bl	4289f0 <ferror@plt+0x25150>
  42b708:	mov	x2, x0
  42b70c:	cbz	x0, 42afcc <ferror@plt+0x2772c>
  42b710:	mov	x3, x21
  42b714:	mov	x1, x22
  42b718:	mov	x0, x20
  42b71c:	bl	423ebc <ferror@plt+0x2061c>
  42b720:	b	42b6d0 <ferror@plt+0x27e30>
  42b724:	mov	x2, #0x0                   	// #0
  42b728:	add	x3, sp, #0x70
  42b72c:	mov	x1, x19
  42b730:	mov	x0, x20
  42b734:	mov	x4, #0x0                   	// #0
  42b738:	str	x5, [sp, #104]
  42b73c:	bl	4289f0 <ferror@plt+0x25150>
  42b740:	mov	x2, x0
  42b744:	cbz	x0, 42afcc <ferror@plt+0x2772c>
  42b748:	cmp	w25, #0x46
  42b74c:	mov	x4, x21
  42b750:	cset	w3, eq  // eq = none
  42b754:	mov	x1, x22
  42b758:	mov	x0, x20
  42b75c:	bl	42397c <ferror@plt+0x200dc>
  42b760:	ldr	x5, [sp, #104]
  42b764:	cbz	w0, 42afcc <ferror@plt+0x2772c>
  42b768:	ldr	x0, [sp, #112]
  42b76c:	ldrb	w1, [x0]
  42b770:	cmp	w1, #0x3b
  42b774:	b.ne	42b058 <ferror@plt+0x277b8>  // b.any
  42b778:	add	x0, x0, #0x1
  42b77c:	add	x3, sp, #0x70
  42b780:	mov	x1, x19
  42b784:	mov	x4, #0x0                   	// #0
  42b788:	mov	x2, #0x0                   	// #0
  42b78c:	stp	x5, x0, [sp, #104]
  42b790:	mov	x0, x20
  42b794:	bl	4289f0 <ferror@plt+0x25150>
  42b798:	ldr	x5, [sp, #104]
  42b79c:	cbnz	x0, 42b768 <ferror@plt+0x27ec8>
  42b7a0:	b	42afcc <ferror@plt+0x2772c>
  42b7a4:	add	x3, sp, #0x70
  42b7a8:	mov	x1, x19
  42b7ac:	mov	x0, x20
  42b7b0:	mov	x4, #0x0                   	// #0
  42b7b4:	mov	x2, #0x0                   	// #0
  42b7b8:	bl	4289f0 <ferror@plt+0x25150>
  42b7bc:	mov	x23, x0
  42b7c0:	cbz	x0, 42afcc <ferror@plt+0x2772c>
  42b7c4:	cbz	x22, 42b7e8 <ferror@plt+0x27f48>
  42b7c8:	ldr	x0, [x19]
  42b7cc:	mov	x24, #0x0                   	// #0
  42b7d0:	ldp	x28, x27, [x19, #16]
  42b7d4:	ldr	x0, [x0, #8]
  42b7d8:	ldrb	w26, [x0, #28]
  42b7dc:	sub	x0, x27, x24
  42b7e0:	cmp	x0, #0x0
  42b7e4:	b.gt	42b808 <ferror@plt+0x27f68>
  42b7e8:	mov	x5, x21
  42b7ec:	mov	x3, x23
  42b7f0:	mov	w4, #0x1                   	// #1
  42b7f4:	mov	x2, x22
  42b7f8:	mov	x1, x19
  42b7fc:	mov	x0, x20
  42b800:	bl	426efc <ferror@plt+0x2365c>
  42b804:	b	42b6d0 <ferror@plt+0x27e30>
  42b808:	ldr	x25, [x28, x24, lsl #3]
  42b80c:	ldr	x0, [x25, #8]
  42b810:	cbz	w26, 42b824 <ferror@plt+0x27f84>
  42b814:	ldrb	w1, [x0]
  42b818:	cmp	w1, w26
  42b81c:	b.ne	42b824 <ferror@plt+0x27f84>  // b.any
  42b820:	add	x0, x0, #0x1
  42b824:	ldrb	w2, [x0]
  42b828:	ldrb	w1, [x22]
  42b82c:	cmp	w2, w1
  42b830:	b.ne	42b840 <ferror@plt+0x27fa0>  // b.any
  42b834:	mov	x1, x22
  42b838:	bl	4034b0 <strcmp@plt>
  42b83c:	cbz	w0, 42bbf8 <ferror@plt+0x28358>
  42b840:	add	x24, x24, #0x1
  42b844:	b	42b7dc <ferror@plt+0x27f3c>
  42b848:	ldrb	w0, [x1, #2]
  42b84c:	cmp	w0, #0x46
  42b850:	b.eq	42b88c <ferror@plt+0x27fec>  // b.none
  42b854:	add	x3, sp, #0x70
  42b858:	mov	x1, x19
  42b85c:	mov	x0, x20
  42b860:	mov	x4, #0x0                   	// #0
  42b864:	mov	x2, #0x0                   	// #0
  42b868:	bl	4289f0 <ferror@plt+0x25150>
  42b86c:	mov	x2, x0
  42b870:	cbz	x0, 42afcc <ferror@plt+0x2772c>
  42b874:	mov	x4, x21
  42b878:	mov	w3, #0x1                   	// #1
  42b87c:	mov	x1, x22
  42b880:	mov	x0, x20
  42b884:	bl	423a58 <ferror@plt+0x201b8>
  42b888:	b	42b6d0 <ferror@plt+0x27e30>
  42b88c:	add	x1, x1, #0x3
  42b890:	str	x1, [sp, #112]
  42b894:	mov	x1, x19
  42b898:	add	x3, sp, #0x70
  42b89c:	mov	x0, x20
  42b8a0:	mov	x4, #0x0                   	// #0
  42b8a4:	mov	x2, #0x0                   	// #0
  42b8a8:	bl	4289f0 <ferror@plt+0x25150>
  42b8ac:	mov	x1, x0
  42b8b0:	cbz	x0, 42afcc <ferror@plt+0x2772c>
  42b8b4:	mov	w3, #0x0                   	// #0
  42b8b8:	mov	x2, #0x0                   	// #0
  42b8bc:	mov	x0, x20
  42b8c0:	bl	4241cc <ferror@plt+0x2092c>
  42b8c4:	mov	x1, x0
  42b8c8:	mov	x0, x20
  42b8cc:	bl	424184 <ferror@plt+0x208e4>
  42b8d0:	b	42b86c <ferror@plt+0x27fcc>
  42b8d4:	cmp	w24, #0x24
  42b8d8:	b.ne	42b918 <ferror@plt+0x28078>  // b.any
  42b8dc:	ldr	x0, [sp, #112]
  42b8e0:	ldrb	w1, [x0]
  42b8e4:	cmp	w1, #0x3b
  42b8e8:	b.ne	42b058 <ferror@plt+0x277b8>  // b.any
  42b8ec:	add	x0, x0, #0x1
  42b8f0:	add	x3, sp, #0x70
  42b8f4:	mov	x1, x19
  42b8f8:	mov	x4, #0x0                   	// #0
  42b8fc:	mov	x2, #0x0                   	// #0
  42b900:	stp	x5, x0, [sp, #104]
  42b904:	mov	x0, x20
  42b908:	bl	4289f0 <ferror@plt+0x25150>
  42b90c:	ldr	x5, [sp, #104]
  42b910:	cbnz	x0, 42b8dc <ferror@plt+0x2803c>
  42b914:	b	42afcc <ferror@plt+0x2772c>
  42b918:	mov	x2, #0x0                   	// #0
  42b91c:	add	x3, sp, #0x70
  42b920:	mov	x1, x19
  42b924:	mov	x0, x20
  42b928:	mov	x4, #0x0                   	// #0
  42b92c:	bl	4289f0 <ferror@plt+0x25150>
  42b930:	mov	x2, x0
  42b934:	cbz	x0, 42afcc <ferror@plt+0x2772c>
  42b938:	mov	x4, x21
  42b93c:	mov	w3, #0x2                   	// #2
  42b940:	b	42b87c <ferror@plt+0x27fdc>
  42b944:	add	x3, sp, #0x70
  42b948:	mov	x1, x19
  42b94c:	mov	x0, x20
  42b950:	mov	x4, #0x0                   	// #0
  42b954:	mov	x2, #0x0                   	// #0
  42b958:	bl	4289f0 <ferror@plt+0x25150>
  42b95c:	mov	x3, x0
  42b960:	cbz	x0, 42afcc <ferror@plt+0x2772c>
  42b964:	mov	x5, x21
  42b968:	mov	w4, #0x5                   	// #5
  42b96c:	b	42b7f4 <ferror@plt+0x27f54>
  42b970:	add	x3, sp, #0x70
  42b974:	mov	x1, x19
  42b978:	mov	x0, x20
  42b97c:	mov	x4, #0x0                   	// #0
  42b980:	mov	x2, #0x0                   	// #0
  42b984:	bl	4289f0 <ferror@plt+0x25150>
  42b988:	mov	x3, x0
  42b98c:	cbz	x0, 42afcc <ferror@plt+0x2772c>
  42b990:	mov	x5, x21
  42b994:	mov	w4, #0x2                   	// #2
  42b998:	b	42b7f4 <ferror@plt+0x27f54>
  42b99c:	mov	x2, x22
  42b9a0:	add	x4, sp, #0x78
  42b9a4:	add	x3, sp, #0x70
  42b9a8:	mov	x1, x19
  42b9ac:	mov	x0, x20
  42b9b0:	bl	4289f0 <ferror@plt+0x25150>
  42b9b4:	mov	x2, x0
  42b9b8:	cbz	x0, 42afcc <ferror@plt+0x2772c>
  42b9bc:	cbz	x22, 42b058 <ferror@plt+0x277b8>
  42b9c0:	mov	x1, x22
  42b9c4:	mov	x0, x20
  42b9c8:	bl	4246d4 <ferror@plt+0x20e34>
  42b9cc:	cbz	x0, 42afcc <ferror@plt+0x2772c>
  42b9d0:	ldr	x1, [sp, #120]
  42b9d4:	cbz	x1, 42b058 <ferror@plt+0x277b8>
  42b9d8:	str	x0, [x1]
  42b9dc:	b	42b058 <ferror@plt+0x277b8>
  42b9e0:	ldrb	w0, [x1, #2]
  42b9e4:	cmp	w0, #0x74
  42b9e8:	b.ne	42baa4 <ferror@plt+0x28204>  // b.any
  42b9ec:	add	x1, x1, #0x3
  42b9f0:	mov	w23, #0x1                   	// #1
  42b9f4:	str	x1, [sp, #112]
  42b9f8:	mov	x2, x22
  42b9fc:	add	x4, sp, #0x78
  42ba00:	add	x3, sp, #0x70
  42ba04:	mov	x1, x19
  42ba08:	mov	x0, x20
  42ba0c:	bl	4289f0 <ferror@plt+0x25150>
  42ba10:	mov	x2, x0
  42ba14:	cbz	x0, 42afcc <ferror@plt+0x2772c>
  42ba18:	cbz	x22, 42b058 <ferror@plt+0x277b8>
  42ba1c:	ldr	w24, [x19, #424]
  42ba20:	mov	x1, x22
  42ba24:	mov	x0, x20
  42ba28:	bl	42479c <ferror@plt+0x20efc>
  42ba2c:	mov	x21, x0
  42ba30:	cbz	x0, 42afcc <ferror@plt+0x2772c>
  42ba34:	ldr	x0, [sp, #120]
  42ba38:	cbz	x0, 42ba40 <ferror@plt+0x281a0>
  42ba3c:	str	x21, [x0]
  42ba40:	cbnz	w24, 42ba7c <ferror@plt+0x281dc>
  42ba44:	add	x24, x19, #0x1a0
  42ba48:	ldr	x19, [x19, #416]
  42ba4c:	cbz	x19, 42ba7c <ferror@plt+0x281dc>
  42ba50:	ldr	x0, [x19, #8]
  42ba54:	ldrb	w1, [x22]
  42ba58:	ldrb	w2, [x0]
  42ba5c:	cmp	w2, w1
  42ba60:	b.ne	42baac <ferror@plt+0x2820c>  // b.any
  42ba64:	mov	x1, x22
  42ba68:	bl	4034b0 <strcmp@plt>
  42ba6c:	cbnz	w0, 42baac <ferror@plt+0x2820c>
  42ba70:	str	x21, [x19, #24]
  42ba74:	ldr	x0, [x19]
  42ba78:	str	x0, [x24]
  42ba7c:	cbz	w23, 42b058 <ferror@plt+0x277b8>
  42ba80:	mov	x2, x21
  42ba84:	mov	x1, x22
  42ba88:	mov	x0, x20
  42ba8c:	bl	4246d4 <ferror@plt+0x20e34>
  42ba90:	cbz	x0, 42afcc <ferror@plt+0x2772c>
  42ba94:	ldr	x1, [sp, #120]
  42ba98:	cbz	x1, 42b058 <ferror@plt+0x277b8>
  42ba9c:	str	x0, [x1]
  42baa0:	b	42b2ac <ferror@plt+0x27a0c>
  42baa4:	mov	w23, #0x0                   	// #0
  42baa8:	b	42b9f8 <ferror@plt+0x28158>
  42baac:	mov	x24, x19
  42bab0:	ldr	x19, [x19]
  42bab4:	b	42ba4c <ferror@plt+0x281ac>
  42bab8:	add	x3, sp, #0x70
  42babc:	mov	x1, x19
  42bac0:	mov	x0, x20
  42bac4:	mov	x4, #0x0                   	// #0
  42bac8:	mov	x2, #0x0                   	// #0
  42bacc:	bl	4289f0 <ferror@plt+0x25150>
  42bad0:	mov	x3, x0
  42bad4:	cbz	x0, 42afcc <ferror@plt+0x2772c>
  42bad8:	mov	x5, x21
  42badc:	mov	w4, #0x3                   	// #3
  42bae0:	b	42b7f4 <ferror@plt+0x27f54>
  42bae4:	mov	x2, #0x0                   	// #0
  42bae8:	add	x3, sp, #0x70
  42baec:	mov	x1, x19
  42baf0:	mov	x0, x20
  42baf4:	mov	x4, #0x0                   	// #0
  42baf8:	bl	4289f0 <ferror@plt+0x25150>
  42bafc:	mov	x2, x0
  42bb00:	cbz	x0, 42afcc <ferror@plt+0x2772c>
  42bb04:	mov	x4, x21
  42bb08:	mov	w3, #0x3                   	// #3
  42bb0c:	b	42b87c <ferror@plt+0x27fdc>
  42bb10:	mov	x2, #0x0                   	// #0
  42bb14:	add	x3, sp, #0x70
  42bb18:	mov	x1, x19
  42bb1c:	mov	x0, x20
  42bb20:	mov	x4, #0x0                   	// #0
  42bb24:	bl	4289f0 <ferror@plt+0x25150>
  42bb28:	mov	x2, x0
  42bb2c:	cbz	x0, 42afcc <ferror@plt+0x2772c>
  42bb30:	mov	x4, x21
  42bb34:	mov	w3, #0x4                   	// #4
  42bb38:	b	42b87c <ferror@plt+0x27fdc>
  42bb3c:	add	x3, sp, #0x70
  42bb40:	mov	x1, x19
  42bb44:	mov	x0, x20
  42bb48:	mov	x4, #0x0                   	// #0
  42bb4c:	mov	x2, #0x0                   	// #0
  42bb50:	bl	4289f0 <ferror@plt+0x25150>
  42bb54:	mov	x3, x0
  42bb58:	cbz	x0, 42afcc <ferror@plt+0x2772c>
  42bb5c:	mov	x5, x21
  42bb60:	mov	w4, #0x4                   	// #4
  42bb64:	b	42b7f4 <ferror@plt+0x27f54>
  42bb68:	add	x0, x1, #0x3
  42bb6c:	str	x0, [sp, #112]
  42bb70:	ldrb	w0, [x1, #3]
  42bb74:	cmp	w0, #0x6e
  42bb78:	b.ne	42b608 <ferror@plt+0x27d68>  // b.any
  42bb7c:	add	x0, x1, #0x4
  42bb80:	str	x0, [sp, #112]
  42bb84:	ldrb	w0, [x1, #4]
  42bb88:	cmp	w0, #0x30
  42bb8c:	b.ne	42b608 <ferror@plt+0x27d68>  // b.any
  42bb90:	ldr	x0, [sp, #112]
  42bb94:	ldrb	w1, [x0]
  42bb98:	cmp	w1, #0x3b
  42bb9c:	b.eq	42b058 <ferror@plt+0x277b8>  // b.none
  42bba0:	add	x0, x0, #0x1
  42bba4:	str	x0, [sp, #112]
  42bba8:	b	42bb90 <ferror@plt+0x282f0>
  42bbac:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42bbb0:	mov	x0, x23
  42bbb4:	add	x1, x1, #0xd27
  42bbb8:	bl	4034b0 <strcmp@plt>
  42bbbc:	cbnz	w0, 42bbcc <ferror@plt+0x2832c>
  42bbc0:	mov	w0, #0x2                   	// #2
  42bbc4:	str	w0, [x19, #64]
  42bbc8:	b	42b058 <ferror@plt+0x277b8>
  42bbcc:	mov	x0, x23
  42bbd0:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42bbd4:	add	x1, x1, #0xd36
  42bbd8:	bl	4034b0 <strcmp@plt>
  42bbdc:	mov	w1, #0x1                   	// #1
  42bbe0:	cbnz	w0, 42bbf0 <ferror@plt+0x28350>
  42bbe4:	mov	w23, w1
  42bbe8:	str	w1, [x19, #64]
  42bbec:	b	42b2ac <ferror@plt+0x27a0c>
  42bbf0:	str	w1, [x19, #68]
  42bbf4:	b	42b058 <ferror@plt+0x277b8>
  42bbf8:	ldr	x0, [x25, #32]
  42bbfc:	ldr	x4, [x25, #16]
  42bc00:	ldr	x21, [x0, #40]
  42bc04:	add	x21, x21, x4
  42bc08:	b	42b7e8 <ferror@plt+0x27f48>
  42bc0c:	ldr	w0, [x19, #128]
  42bc10:	ldr	x1, [x20, #40]
  42bc14:	sub	w0, w0, #0x1
  42bc18:	str	x1, [x22, x0, lsl #3]
  42bc1c:	b	42b058 <ferror@plt+0x277b8>
  42bc20:	stp	x29, x30, [sp, #-48]!
  42bc24:	mov	x29, sp
  42bc28:	stp	x19, x20, [sp, #16]
  42bc2c:	mov	x19, x0
  42bc30:	mov	x20, x1
  42bc34:	str	x21, [sp, #32]
  42bc38:	mov	x0, #0x3e8f                	// #16015
  42bc3c:	cmp	x1, x0
  42bc40:	b.le	42bce0 <ferror@plt+0x28440>
  42bc44:	mov	w2, #0x5                   	// #5
  42bc48:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42bc4c:	mov	x0, #0x0                   	// #0
  42bc50:	add	x1, x1, #0xf0c
  42bc54:	bl	403700 <dcgettext@plt>
  42bc58:	mov	x1, x20
  42bc5c:	bl	42ce88 <ferror@plt+0x295e8>
  42bc60:	cbnz	x0, 42bc7c <ferror@plt+0x283dc>
  42bc64:	mov	x0, #0x88                  	// #136
  42bc68:	bl	403290 <xmalloc@plt>
  42bc6c:	str	x0, [x19]
  42bc70:	mov	x2, #0x88                  	// #136
  42bc74:	mov	w1, #0x0                   	// #0
  42bc78:	bl	403280 <memset@plt>
  42bc7c:	ldr	x19, [x19]
  42bc80:	sub	x21, x21, #0x10
  42bc84:	cmp	x21, #0xf
  42bc88:	ldr	x0, [x19]
  42bc8c:	b.gt	42bc60 <ferror@plt+0x283c0>
  42bc90:	lsr	x1, x20, #4
  42bc94:	mov	x2, #0xfffffffffffffff0    	// #-16
  42bc98:	cmp	x20, #0x0
  42bc9c:	mul	x1, x1, x2
  42bca0:	csel	x1, x1, xzr, ge  // ge = tcont
  42bca4:	add	x20, x1, x20
  42bca8:	cbnz	x0, 42bcc4 <ferror@plt+0x28424>
  42bcac:	mov	x0, #0x88                  	// #136
  42bcb0:	bl	403290 <xmalloc@plt>
  42bcb4:	str	x0, [x19]
  42bcb8:	mov	x2, #0x88                  	// #136
  42bcbc:	mov	w1, #0x0                   	// #0
  42bcc0:	bl	403280 <memset@plt>
  42bcc4:	ldr	x0, [x19]
  42bcc8:	ldr	x21, [sp, #32]
  42bccc:	add	x0, x0, #0x8
  42bcd0:	add	x0, x0, x20, lsl #3
  42bcd4:	ldp	x19, x20, [sp, #16]
  42bcd8:	ldp	x29, x30, [sp], #48
  42bcdc:	ret
  42bce0:	mov	x21, x1
  42bce4:	b	42bc84 <ferror@plt+0x283e4>
  42bce8:	stp	x29, x30, [sp, #-48]!
  42bcec:	and	w3, w3, #0xff
  42bcf0:	cmp	w3, #0x11
  42bcf4:	mov	x29, sp
  42bcf8:	stp	x19, x20, [sp, #16]
  42bcfc:	mov	x20, x0
  42bd00:	mov	x0, x4
  42bd04:	str	x21, [sp, #32]
  42bd08:	mov	x21, x2
  42bd0c:	mov	x2, x5
  42bd10:	b.hi	42bd3c <ferror@plt+0x2849c>  // b.pmore
  42bd14:	cbz	w3, 42bd44 <ferror@plt+0x284a4>
  42bd18:	sub	w3, w3, #0x1
  42bd1c:	cmp	w3, #0x10
  42bd20:	b.hi	42bd44 <ferror@plt+0x284a4>  // b.pmore
  42bd24:	adrp	x4, 43d000 <warn@@Base+0xeff8>
  42bd28:	add	x4, x4, #0xfe4
  42bd2c:	ldrb	w3, [x4, w3, uxtw]
  42bd30:	adr	x4, 42bd3c <ferror@plt+0x2849c>
  42bd34:	add	x3, x4, w3, sxtb #2
  42bd38:	br	x3
  42bd3c:	cmp	w3, #0x7f
  42bd40:	b.eq	42bd80 <ferror@plt+0x284e0>  // b.none
  42bd44:	mov	w0, #0x1                   	// #1
  42bd48:	b	42bd70 <ferror@plt+0x284d0>
  42bd4c:	ldr	x3, [x1, #32]
  42bd50:	ldr	x4, [x3, #40]
  42bd54:	ldr	x3, [x1, #16]
  42bd58:	add	x4, x4, x3
  42bd5c:	mov	w3, #0x4                   	// #4
  42bd60:	ldr	x1, [x1, #8]
  42bd64:	bl	423ee8 <ferror@plt+0x20648>
  42bd68:	cmp	w0, #0x0
  42bd6c:	cset	w0, ne  // ne = any
  42bd70:	ldp	x19, x20, [sp, #16]
  42bd74:	ldr	x21, [sp, #32]
  42bd78:	ldp	x29, x30, [sp], #48
  42bd7c:	ret
  42bd80:	ldr	x3, [x1, #32]
  42bd84:	ldr	x4, [x3, #40]
  42bd88:	ldr	x3, [x1, #16]
  42bd8c:	add	x4, x4, x3
  42bd90:	mov	w3, #0x1                   	// #1
  42bd94:	b	42bd60 <ferror@plt+0x284c0>
  42bd98:	ldr	x4, [x1, #32]
  42bd9c:	cmp	w6, #0x0
  42bda0:	cset	w3, ne  // ne = any
  42bda4:	add	w3, w3, #0x2
  42bda8:	ldr	x5, [x4, #40]
  42bdac:	ldr	x4, [x1, #16]
  42bdb0:	add	x4, x5, x4
  42bdb4:	b	42bd60 <ferror@plt+0x284c0>
  42bdb8:	ldr	x3, [x1, #32]
  42bdbc:	ldr	x4, [x3, #40]
  42bdc0:	ldr	x3, [x1, #16]
  42bdc4:	add	x4, x4, x3
  42bdc8:	mov	w3, #0x5                   	// #5
  42bdcc:	b	42bd60 <ferror@plt+0x284c0>
  42bdd0:	ldr	x3, [x1, #32]
  42bdd4:	ldr	x4, [x3, #40]
  42bdd8:	ldr	x3, [x1, #16]
  42bddc:	add	x4, x4, x3
  42bde0:	mov	w3, #0x1                   	// #1
  42bde4:	ldr	x1, [x1, #8]
  42bde8:	bl	423a58 <ferror@plt+0x201b8>
  42bdec:	b	42bd68 <ferror@plt+0x284c8>
  42bdf0:	ldr	x3, [x1, #32]
  42bdf4:	ldr	x4, [x3, #40]
  42bdf8:	ldr	x3, [x1, #16]
  42bdfc:	add	x4, x4, x3
  42be00:	mov	w3, #0x2                   	// #2
  42be04:	b	42bde4 <ferror@plt+0x28544>
  42be08:	ldr	x1, [x1, #8]
  42be0c:	bl	4246d4 <ferror@plt+0x20e34>
  42be10:	cmp	x0, #0x0
  42be14:	b	42bd6c <ferror@plt+0x284cc>
  42be18:	ldr	x1, [x1, #8]
  42be1c:	bl	42479c <ferror@plt+0x20efc>
  42be20:	mov	x19, x0
  42be24:	cbz	x0, 42be3c <ferror@plt+0x2859c>
  42be28:	mov	x1, x21
  42be2c:	mov	x0, x20
  42be30:	bl	42bc20 <ferror@plt+0x28380>
  42be34:	str	x19, [x0]
  42be38:	b	42bd44 <ferror@plt+0x284a4>
  42be3c:	mov	w0, #0x0                   	// #0
  42be40:	b	42bd70 <ferror@plt+0x284d0>
  42be44:	stp	x29, x30, [sp, #-176]!
  42be48:	mov	x8, x5
  42be4c:	mov	x29, sp
  42be50:	ldr	x11, [x0, #248]
  42be54:	stp	x19, x20, [sp, #16]
  42be58:	mov	w20, w4
  42be5c:	stp	x21, x22, [sp, #32]
  42be60:	mov	x21, x2
  42be64:	ldr	w12, [x11, #56]
  42be68:	stp	x23, x24, [sp, #48]
  42be6c:	mov	x22, x7
  42be70:	mov	x23, x1
  42be74:	stp	x25, x26, [sp, #64]
  42be78:	bics	wzr, w4, w12
  42be7c:	stp	x27, x28, [sp, #80]
  42be80:	mov	x28, x0
  42be84:	mov	x27, x3
  42be88:	b.eq	42c000 <ferror@plt+0x28760>  // b.none
  42be8c:	ldr	w4, [x11, #68]
  42be90:	asr	w10, w20, w4
  42be94:	eor	w4, w20, w10
  42be98:	and	w4, w4, w12
  42be9c:	sxtw	x12, w20
  42bea0:	eor	w4, w4, w10
  42bea4:	ldr	w10, [x11, #64]
  42bea8:	ldr	w11, [x11, #60]
  42beac:	and	x10, x10, x12
  42beb0:	mov	x12, #0x1                   	// #1
  42beb4:	lsl	x12, x12, x11
  42beb8:	cmp	x10, x12
  42bebc:	b.ne	42bef4 <ferror@plt+0x28654>  // b.any
  42bec0:	bl	42be44 <ferror@plt+0x285a4>
  42bec4:	mov	x1, x0
  42bec8:	mov	x0, x22
  42becc:	bl	424184 <ferror@plt+0x208e4>
  42bed0:	mov	x19, x0
  42bed4:	mov	x0, x19
  42bed8:	ldp	x19, x20, [sp, #16]
  42bedc:	ldp	x21, x22, [sp, #32]
  42bee0:	ldp	x23, x24, [sp, #48]
  42bee4:	ldp	x25, x26, [sp, #64]
  42bee8:	ldp	x27, x28, [sp, #80]
  42beec:	ldp	x29, x30, [sp], #176
  42bef0:	ret
  42bef4:	mov	x12, #0x2                   	// #2
  42bef8:	lsl	x12, x12, x11
  42befc:	cmp	x10, x12
  42bf00:	b.ne	42bf20 <ferror@plt+0x28680>  // b.any
  42bf04:	bl	42be44 <ferror@plt+0x285a4>
  42bf08:	mov	x1, x0
  42bf0c:	mov	w3, #0x0                   	// #0
  42bf10:	mov	x0, x22
  42bf14:	mov	x2, #0x0                   	// #0
  42bf18:	bl	4241cc <ferror@plt+0x2092c>
  42bf1c:	b	42bed0 <ferror@plt+0x28630>
  42bf20:	mov	x0, #0x3                   	// #3
  42bf24:	lsl	x0, x0, x11
  42bf28:	cmp	x10, x0
  42bf2c:	b.ne	42bfdc <ferror@plt+0x2873c>  // b.any
  42bf30:	cbz	x5, 42bfd4 <ferror@plt+0x28734>
  42bf34:	ldrh	w19, [x5, #16]
  42bf38:	add	x0, x5, #0x10
  42bf3c:	add	x1, x5, #0x16
  42bf40:	ldrh	w2, [x0]
  42bf44:	cbz	w2, 42bf50 <ferror@plt+0x286b0>
  42bf48:	cmp	x0, x1
  42bf4c:	b.ne	42bfc8 <ferror@plt+0x28728>  // b.any
  42bf50:	strh	wzr, [x0]
  42bf54:	mov	x2, x21
  42bf58:	mov	x7, x22
  42bf5c:	mov	x5, x8
  42bf60:	mov	x3, x27
  42bf64:	mov	x1, x23
  42bf68:	mov	x0, x28
  42bf6c:	mov	w6, #0x0                   	// #0
  42bf70:	bl	42be44 <ferror@plt+0x285a4>
  42bf74:	ldr	x2, [x21, #40]
  42bf78:	mov	x20, x0
  42bf7c:	cbnz	x2, 42bfa8 <ferror@plt+0x28708>
  42bf80:	mov	w1, #0x4                   	// #4
  42bf84:	mov	x0, x22
  42bf88:	bl	42401c <ferror@plt+0x2077c>
  42bf8c:	mov	x2, x0
  42bf90:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42bf94:	mov	x0, x22
  42bf98:	add	x1, x1, #0xa89
  42bf9c:	bl	4246d4 <ferror@plt+0x20e34>
  42bfa0:	mov	x2, x0
  42bfa4:	str	x0, [x21, #40]
  42bfa8:	sub	w4, w19, #0x1
  42bfac:	mov	x1, x20
  42bfb0:	mov	x0, x22
  42bfb4:	mov	w5, #0x0                   	// #0
  42bfb8:	sxtw	x4, w4
  42bfbc:	mov	x3, #0x0                   	// #0
  42bfc0:	bl	4242d0 <ferror@plt+0x20a30>
  42bfc4:	b	42bed0 <ferror@plt+0x28630>
  42bfc8:	ldrh	w2, [x0, #2]
  42bfcc:	strh	w2, [x0], #2
  42bfd0:	b	42bf40 <ferror@plt+0x286a0>
  42bfd4:	mov	w19, #0x0                   	// #0
  42bfd8:	b	42bf54 <ferror@plt+0x286b4>
  42bfdc:	mov	w2, #0x5                   	// #5
  42bfe0:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42bfe4:	mov	x0, #0x0                   	// #0
  42bfe8:	add	x1, x1, #0xf2e
  42bfec:	bl	403700 <dcgettext@plt>
  42bff0:	mov	x19, #0x0                   	// #0
  42bff4:	mov	w1, w20
  42bff8:	bl	42cf00 <ferror@plt+0x29660>
  42bffc:	b	42bed4 <ferror@plt+0x28634>
  42c000:	mov	w10, w6
  42c004:	cbz	x5, 42c038 <ferror@plt+0x28798>
  42c008:	ldr	x1, [x5]
  42c00c:	cmp	x1, #0x0
  42c010:	b.le	42c038 <ferror@plt+0x28798>
  42c014:	mov	x0, x2
  42c018:	bl	42bc20 <ferror@plt+0x28380>
  42c01c:	ldr	x19, [x0]
  42c020:	mov	x1, x0
  42c024:	cbnz	x19, 42bed4 <ferror@plt+0x28634>
  42c028:	mov	x0, x22
  42c02c:	mov	x2, #0x0                   	// #0
  42c030:	bl	423fc0 <ferror@plt+0x20720>
  42c034:	b	42bed0 <ferror@plt+0x28630>
  42c038:	cmp	w10, #0x0
  42c03c:	csel	x8, x8, xzr, ne  // ne = any
  42c040:	cmp	w20, #0x10
  42c044:	b.hi	42c06c <ferror@plt+0x287cc>  // b.pmore
  42c048:	add	x0, x21, w20, sxtw #3
  42c04c:	ldr	x19, [x0, #8]
  42c050:	cbnz	x19, 42bed4 <ferror@plt+0x28634>
  42c054:	adrp	x0, 43d000 <warn@@Base+0xeff8>
  42c058:	add	x0, x0, #0xff8
  42c05c:	ldrb	w0, [x0, w20, uxtw]
  42c060:	adr	x1, 42c06c <ferror@plt+0x287cc>
  42c064:	add	x0, x1, w0, sxtb #2
  42c068:	br	x0
  42c06c:	mov	x0, x22
  42c070:	bl	424010 <ferror@plt+0x20770>
  42c074:	mov	x19, x0
  42c078:	cmp	w20, #0x10
  42c07c:	b.hi	42bed4 <ferror@plt+0x28634>  // b.pmore
  42c080:	add	x20, x21, w20, sxtw #3
  42c084:	str	x19, [x20, #8]
  42c088:	b	42bed4 <ferror@plt+0x28634>
  42c08c:	mov	x0, x22
  42c090:	bl	424010 <ferror@plt+0x20770>
  42c094:	adrp	x1, 440000 <warn@@Base+0x11ff8>
  42c098:	add	x1, x1, #0xb3d
  42c09c:	mov	x2, x0
  42c0a0:	mov	x0, x22
  42c0a4:	bl	4246d4 <ferror@plt+0x20e34>
  42c0a8:	b	42c074 <ferror@plt+0x287d4>
  42c0ac:	mov	w1, #0x1                   	// #1
  42c0b0:	mov	x0, x22
  42c0b4:	mov	w2, #0x0                   	// #0
  42c0b8:	bl	42401c <ferror@plt+0x2077c>
  42c0bc:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42c0c0:	add	x1, x1, #0x88a
  42c0c4:	b	42c09c <ferror@plt+0x287fc>
  42c0c8:	mov	w1, #0x2                   	// #2
  42c0cc:	mov	x0, x22
  42c0d0:	mov	w2, #0x0                   	// #0
  42c0d4:	bl	42401c <ferror@plt+0x2077c>
  42c0d8:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42c0dc:	add	x1, x1, #0x898
  42c0e0:	b	42c09c <ferror@plt+0x287fc>
  42c0e4:	mov	w1, #0x4                   	// #4
  42c0e8:	mov	x0, x22
  42c0ec:	mov	w2, #0x0                   	// #0
  42c0f0:	bl	42401c <ferror@plt+0x2077c>
  42c0f4:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42c0f8:	add	x1, x1, #0xa89
  42c0fc:	b	42c09c <ferror@plt+0x287fc>
  42c100:	mov	w1, #0x4                   	// #4
  42c104:	mov	x0, x22
  42c108:	mov	w2, #0x0                   	// #0
  42c10c:	bl	42401c <ferror@plt+0x2077c>
  42c110:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42c114:	add	x1, x1, #0x8a7
  42c118:	b	42c09c <ferror@plt+0x287fc>
  42c11c:	mov	w1, #0x4                   	// #4
  42c120:	mov	x0, x22
  42c124:	bl	424048 <ferror@plt+0x207a8>
  42c128:	adrp	x1, 440000 <warn@@Base+0x11ff8>
  42c12c:	add	x1, x1, #0xb6d
  42c130:	b	42c09c <ferror@plt+0x287fc>
  42c134:	mov	w1, #0x8                   	// #8
  42c138:	mov	x0, x22
  42c13c:	bl	424048 <ferror@plt+0x207a8>
  42c140:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42c144:	add	x1, x1, #0x8b1
  42c148:	b	42c09c <ferror@plt+0x287fc>
  42c14c:	mov	w1, #0xc                   	// #12
  42c150:	mov	x0, x22
  42c154:	bl	424048 <ferror@plt+0x207a8>
  42c158:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42c15c:	add	x1, x1, #0x8ac
  42c160:	b	42c09c <ferror@plt+0x287fc>
  42c164:	mov	w2, #0x1                   	// #1
  42c168:	mov	x0, x22
  42c16c:	mov	w1, w2
  42c170:	bl	42401c <ferror@plt+0x2077c>
  42c174:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42c178:	add	x1, x1, #0x881
  42c17c:	b	42c09c <ferror@plt+0x287fc>
  42c180:	mov	w1, #0x2                   	// #2
  42c184:	mov	x0, x22
  42c188:	mov	w2, #0x1                   	// #1
  42c18c:	bl	42401c <ferror@plt+0x2077c>
  42c190:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42c194:	add	x1, x1, #0x88f
  42c198:	b	42c09c <ferror@plt+0x287fc>
  42c19c:	mov	w1, #0x4                   	// #4
  42c1a0:	mov	x0, x22
  42c1a4:	mov	w2, #0x1                   	// #1
  42c1a8:	bl	42401c <ferror@plt+0x2077c>
  42c1ac:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42c1b0:	add	x1, x1, #0xa80
  42c1b4:	b	42c09c <ferror@plt+0x287fc>
  42c1b8:	mov	w1, #0x4                   	// #4
  42c1bc:	mov	x0, x22
  42c1c0:	mov	w2, #0x1                   	// #1
  42c1c4:	bl	42401c <ferror@plt+0x2077c>
  42c1c8:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42c1cc:	add	x1, x1, #0x89e
  42c1d0:	b	42c09c <ferror@plt+0x287fc>
  42c1d4:	cbnz	x8, 42c1f4 <ferror@plt+0x28954>
  42c1d8:	mov	x3, #0x0                   	// #0
  42c1dc:	mov	x2, #0x0                   	// #0
  42c1e0:	mov	w1, #0x1                   	// #1
  42c1e4:	mov	x0, x22
  42c1e8:	bl	424060 <ferror@plt+0x207c0>
  42c1ec:	mov	x19, x0
  42c1f0:	b	42c2f4 <ferror@plt+0x28a54>
  42c1f4:	mov	x5, x22
  42c1f8:	mov	x4, x8
  42c1fc:	mov	w3, #0x8                   	// #8
  42c200:	mov	x2, x21
  42c204:	mov	x1, x23
  42c208:	mov	x0, x28
  42c20c:	bl	42c3ac <ferror@plt+0x28b0c>
  42c210:	b	42c1ec <ferror@plt+0x2894c>
  42c214:	cbnz	x8, 42c228 <ferror@plt+0x28988>
  42c218:	mov	x3, #0x0                   	// #0
  42c21c:	mov	x2, #0x0                   	// #0
  42c220:	mov	w1, #0x0                   	// #0
  42c224:	b	42c1e4 <ferror@plt+0x28944>
  42c228:	mov	x5, x22
  42c22c:	mov	x4, x8
  42c230:	mov	w3, #0x9                   	// #9
  42c234:	b	42c200 <ferror@plt+0x28960>
  42c238:	cbnz	x8, 42c250 <ferror@plt+0x289b0>
  42c23c:	mov	x2, #0x0                   	// #0
  42c240:	mov	x1, #0x0                   	// #0
  42c244:	mov	x0, x22
  42c248:	bl	424134 <ferror@plt+0x20894>
  42c24c:	b	42c1ec <ferror@plt+0x2894c>
  42c250:	ldr	x0, [x8, #24]
  42c254:	str	x0, [sp, #104]
  42c258:	mov	x0, #0x50                  	// #80
  42c25c:	bl	403290 <xmalloc@plt>
  42c260:	mov	x24, x0
  42c264:	mov	x0, #0x50                  	// #80
  42c268:	bl	403290 <xmalloc@plt>
  42c26c:	mov	x25, x0
  42c270:	mov	w3, w20
  42c274:	mov	w26, #0x0                   	// #0
  42c278:	ldr	x0, [x23, #24]
  42c27c:	ldr	x1, [sp, #104]
  42c280:	cmp	x1, x0
  42c284:	b.le	42c33c <ferror@plt+0x28a9c>
  42c288:	ldp	x1, x0, [x23, #8]
  42c28c:	cmp	x0, x1
  42c290:	b.ge	42c33c <ferror@plt+0x28a9c>  // b.tcont
  42c294:	ldr	x1, [x23]
  42c298:	add	x2, sp, #0x88
  42c29c:	str	w3, [sp, #112]
  42c2a0:	ldr	x20, [x1, x0, lsl #3]
  42c2a4:	mov	x0, x28
  42c2a8:	mov	x1, x20
  42c2ac:	bl	403580 <bfd_coff_get_syment@plt>
  42c2b0:	ldr	w3, [sp, #112]
  42c2b4:	cbnz	w0, 42c308 <ferror@plt+0x28a68>
  42c2b8:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42c2bc:	add	x1, x1, #0xf52
  42c2c0:	mov	w2, #0x5                   	// #5
  42c2c4:	mov	x0, #0x0                   	// #0
  42c2c8:	bl	403700 <dcgettext@plt>
  42c2cc:	mov	x20, x0
  42c2d0:	bl	403250 <bfd_get_error@plt>
  42c2d4:	bl	4036e0 <bfd_errmsg@plt>
  42c2d8:	mov	x1, x0
  42c2dc:	mov	x0, x20
  42c2e0:	bl	42cf00 <ferror@plt+0x29660>
  42c2e4:	mov	x0, x24
  42c2e8:	bl	403510 <free@plt>
  42c2ec:	mov	x0, x25
  42c2f0:	bl	403510 <free@plt>
  42c2f4:	mov	x1, x27
  42c2f8:	mov	x0, x21
  42c2fc:	bl	42bc20 <ferror@plt+0x28380>
  42c300:	str	x19, [x0]
  42c304:	b	42bed4 <ferror@plt+0x28634>
  42c308:	ldr	x0, [x23, #16]
  42c30c:	add	x0, x0, #0x1
  42c310:	str	x0, [x23, #16]
  42c314:	ldrb	w0, [sp, #169]
  42c318:	add	x1, x0, #0x1
  42c31c:	ldr	x0, [x23, #24]
  42c320:	add	x0, x0, x1
  42c324:	str	x0, [x23, #24]
  42c328:	ldrb	w0, [sp, #168]
  42c32c:	cmp	w0, #0x10
  42c330:	b.eq	42c34c <ferror@plt+0x28aac>  // b.none
  42c334:	cmp	w0, #0x66
  42c338:	b.ne	42c278 <ferror@plt+0x289d8>  // b.any
  42c33c:	mov	x2, x25
  42c340:	mov	x1, x24
  42c344:	str	xzr, [x24, w26, sxtw #3]
  42c348:	b	42c244 <ferror@plt+0x289a4>
  42c34c:	add	w2, w26, #0x1
  42c350:	cmp	w2, w3
  42c354:	b.lt	42c388 <ferror@plt+0x28ae8>  // b.tstop
  42c358:	add	w3, w3, #0xa
  42c35c:	mov	x0, x24
  42c360:	stp	w3, w2, [sp, #120]
  42c364:	sbfiz	x1, x3, #3, #32
  42c368:	str	x1, [sp, #112]
  42c36c:	bl	4031e0 <xrealloc@plt>
  42c370:	mov	x24, x0
  42c374:	ldr	x1, [sp, #112]
  42c378:	mov	x0, x25
  42c37c:	bl	4031e0 <xrealloc@plt>
  42c380:	mov	x25, x0
  42c384:	ldp	w3, w2, [sp, #120]
  42c388:	sbfiz	x26, x26, #3, #32
  42c38c:	ldp	x0, x1, [x20, #8]
  42c390:	str	x0, [x24, x26]
  42c394:	ldr	x0, [x20, #32]
  42c398:	ldr	x0, [x0, #40]
  42c39c:	add	x0, x0, x1
  42c3a0:	str	x0, [x25, x26]
  42c3a4:	mov	w26, w2
  42c3a8:	b	42c278 <ferror@plt+0x289d8>
  42c3ac:	stp	x29, x30, [sp, #-208]!
  42c3b0:	mov	x29, sp
  42c3b4:	stp	x21, x22, [sp, #32]
  42c3b8:	mov	x21, x0
  42c3bc:	mov	x22, x4
  42c3c0:	ldr	x0, [x4, #24]
  42c3c4:	stp	x19, x20, [sp, #16]
  42c3c8:	mov	x19, x5
  42c3cc:	stp	x23, x24, [sp, #48]
  42c3d0:	mov	x20, #0x0                   	// #0
  42c3d4:	mov	w23, #0xa                   	// #10
  42c3d8:	stp	x25, x26, [sp, #64]
  42c3dc:	mov	x26, x2
  42c3e0:	stp	x27, x28, [sp, #80]
  42c3e4:	mov	x28, x1
  42c3e8:	str	x0, [sp, #104]
  42c3ec:	mov	x0, #0x50                  	// #80
  42c3f0:	str	w3, [sp, #116]
  42c3f4:	bl	403290 <xmalloc@plt>
  42c3f8:	mov	x24, x0
  42c3fc:	ldr	x0, [x28, #24]
  42c400:	str	w20, [sp, #112]
  42c404:	ldr	x1, [sp, #104]
  42c408:	mov	w27, w20
  42c40c:	cmp	x0, x1
  42c410:	b.ge	42c598 <ferror@plt+0x28cf8>  // b.tcont
  42c414:	ldp	x1, x0, [x28, #8]
  42c418:	cmp	x0, x1
  42c41c:	b.ge	42c598 <ferror@plt+0x28cf8>  // b.tcont
  42c420:	ldr	x1, [x28]
  42c424:	add	x2, sp, #0x80
  42c428:	ldr	x25, [x1, x0, lsl #3]
  42c42c:	mov	x0, x21
  42c430:	mov	x1, x25
  42c434:	bl	403580 <bfd_coff_get_syment@plt>
  42c438:	cbnz	w0, 42c490 <ferror@plt+0x28bf0>
  42c43c:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42c440:	add	x1, x1, #0xf52
  42c444:	mov	w2, #0x5                   	// #5
  42c448:	mov	x0, #0x0                   	// #0
  42c44c:	bl	403700 <dcgettext@plt>
  42c450:	mov	x19, x0
  42c454:	bl	403250 <bfd_get_error@plt>
  42c458:	bl	4036e0 <bfd_errmsg@plt>
  42c45c:	mov	x1, x0
  42c460:	mov	x0, x19
  42c464:	bl	42cf00 <ferror@plt+0x29660>
  42c468:	mov	x0, x24
  42c46c:	bl	403510 <free@plt>
  42c470:	mov	x0, #0x0                   	// #0
  42c474:	ldp	x19, x20, [sp, #16]
  42c478:	ldp	x21, x22, [sp, #32]
  42c47c:	ldp	x23, x24, [sp, #48]
  42c480:	ldp	x25, x26, [sp, #64]
  42c484:	ldp	x27, x28, [sp, #80]
  42c488:	ldp	x29, x30, [sp], #208
  42c48c:	ret
  42c490:	ldp	x0, x12, [x28, #16]
  42c494:	ldrb	w1, [sp, #161]
  42c498:	add	x0, x0, #0x1
  42c49c:	str	x0, [x28, #16]
  42c4a0:	add	w0, w1, #0x1
  42c4a4:	add	x0, x12, w0, sxtw
  42c4a8:	str	x0, [x28, #24]
  42c4ac:	cbz	w1, 42c4e0 <ferror@plt+0x28c40>
  42c4b0:	add	x3, sp, #0xa8
  42c4b4:	mov	x1, x25
  42c4b8:	mov	x0, x21
  42c4bc:	mov	w2, #0x0                   	// #0
  42c4c0:	str	x12, [sp, #120]
  42c4c4:	bl	4034d0 <bfd_coff_get_auxent@plt>
  42c4c8:	ldr	x12, [sp, #120]
  42c4cc:	cbnz	w0, 42c588 <ferror@plt+0x28ce8>
  42c4d0:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42c4d4:	mov	w2, #0x5                   	// #5
  42c4d8:	add	x1, x1, #0xf71
  42c4dc:	b	42c448 <ferror@plt+0x28ba8>
  42c4e0:	mov	x5, #0x0                   	// #0
  42c4e4:	ldrb	w0, [sp, #160]
  42c4e8:	cmp	w0, #0x12
  42c4ec:	b.eq	42c5d8 <ferror@plt+0x28d38>  // b.none
  42c4f0:	b.hi	42c590 <ferror@plt+0x28cf0>  // b.pmore
  42c4f4:	cmp	w0, #0x8
  42c4f8:	b.eq	42c5bc <ferror@plt+0x28d1c>  // b.none
  42c4fc:	cmp	w0, #0xb
  42c500:	b.eq	42c5bc <ferror@plt+0x28d1c>  // b.none
  42c504:	mov	x11, #0x0                   	// #0
  42c508:	mov	x27, #0x0                   	// #0
  42c50c:	ldrh	w4, [sp, #158]
  42c510:	mov	x3, x12
  42c514:	mov	x7, x19
  42c518:	mov	x2, x26
  42c51c:	mov	x1, x28
  42c520:	mov	w6, #0x1                   	// #1
  42c524:	mov	x0, x21
  42c528:	str	x11, [sp, #120]
  42c52c:	bl	42be44 <ferror@plt+0x285a4>
  42c530:	mov	x2, x0
  42c534:	ldr	x1, [x25, #8]
  42c538:	mov	x3, x27
  42c53c:	ldr	x11, [sp, #120]
  42c540:	mov	x0, x19
  42c544:	mov	w5, #0x0                   	// #0
  42c548:	mov	x4, x11
  42c54c:	bl	424544 <ferror@plt+0x20ca4>
  42c550:	mov	x27, x0
  42c554:	cbz	x0, 42c470 <ferror@plt+0x28bd0>
  42c558:	ldr	w0, [sp, #112]
  42c55c:	add	w25, w0, #0x1
  42c560:	cmp	w25, w23
  42c564:	b.lt	42c57c <ferror@plt+0x28cdc>  // b.tstop
  42c568:	add	w23, w23, #0xa
  42c56c:	mov	x0, x24
  42c570:	sbfiz	x1, x23, #3, #32
  42c574:	bl	4031e0 <xrealloc@plt>
  42c578:	mov	x24, x0
  42c57c:	str	x27, [x24, x20, lsl #3]
  42c580:	add	x20, x20, #0x1
  42c584:	b	42c3fc <ferror@plt+0x28b5c>
  42c588:	add	x5, sp, #0xa8
  42c58c:	b	42c4e4 <ferror@plt+0x28c44>
  42c590:	cmp	w0, #0x66
  42c594:	b.ne	42c504 <ferror@plt+0x28c64>  // b.any
  42c598:	ldr	w0, [sp, #116]
  42c59c:	mov	x3, x24
  42c5a0:	ldrh	w2, [x22, #10]
  42c5a4:	cmp	w0, #0x8
  42c5a8:	str	xzr, [x24, w27, sxtw #3]
  42c5ac:	cset	w1, eq  // eq = none
  42c5b0:	mov	x0, x19
  42c5b4:	bl	424060 <ferror@plt+0x207c0>
  42c5b8:	b	42c474 <ferror@plt+0x28bd4>
  42c5bc:	ldr	x0, [x25, #32]
  42c5c0:	mov	x11, #0x0                   	// #0
  42c5c4:	ldr	x27, [x0, #40]
  42c5c8:	ldr	x0, [x25, #16]
  42c5cc:	add	x27, x27, x0
  42c5d0:	lsl	x27, x27, #3
  42c5d4:	b	42c50c <ferror@plt+0x28c6c>
  42c5d8:	ldr	x0, [x25, #32]
  42c5dc:	ldrh	w11, [sp, #178]
  42c5e0:	ldr	x27, [x0, #40]
  42c5e4:	ldr	x0, [x25, #16]
  42c5e8:	add	x27, x27, x0
  42c5ec:	b	42c50c <ferror@plt+0x28c6c>
  42c5f0:	stp	x29, x30, [sp, #-416]!
  42c5f4:	mov	x29, sp
  42c5f8:	stp	x19, x20, [sp, #16]
  42c5fc:	mov	x19, x3
  42c600:	stp	x25, x26, [sp, #64]
  42c604:	add	x26, sp, #0x110
  42c608:	stp	x21, x22, [sp, #32]
  42c60c:	mov	x21, x0
  42c610:	mov	x0, #0x1                   	// #1
  42c614:	stp	x23, x24, [sp, #48]
  42c618:	stp	x27, x28, [sp, #80]
  42c61c:	stp	x1, x2, [sp, #128]
  42c620:	str	x1, [sp, #160]
  42c624:	str	x2, [sp, #168]
  42c628:	stp	xzr, xzr, [sp, #176]
  42c62c:	str	xzr, [sp, #272]
  42c630:	str	xzr, [x26, x0, lsl #3]
  42c634:	add	x0, x0, #0x1
  42c638:	cmp	x0, #0x12
  42c63c:	b.ne	42c630 <ferror@plt+0x28d90>  // b.any
  42c640:	mov	x0, #0xffffffffffffffff    	// #-1
  42c644:	mov	w25, #0x0                   	// #0
  42c648:	mov	x23, #0x0                   	// #0
  42c64c:	mov	w22, #0x0                   	// #0
  42c650:	mov	x27, #0x0                   	// #0
  42c654:	str	wzr, [sp, #108]
  42c658:	stp	xzr, x0, [sp, #112]
  42c65c:	adrp	x0, 43d000 <warn@@Base+0xeff8>
  42c660:	add	x0, x0, #0xf90
  42c664:	str	x0, [sp, #144]
  42c668:	ldr	x1, [sp, #136]
  42c66c:	ldr	x0, [sp, #176]
  42c670:	cmp	x0, x1
  42c674:	b.lt	42c680 <ferror@plt+0x28de0>  // b.tstop
  42c678:	mov	w0, #0x1                   	// #1
  42c67c:	b	42c7e4 <ferror@plt+0x28f44>
  42c680:	ldr	x1, [sp, #128]
  42c684:	add	x2, sp, #0xc0
  42c688:	ldr	x20, [x1, x0, lsl #3]
  42c68c:	mov	x0, x21
  42c690:	mov	x1, x20
  42c694:	bl	403580 <bfd_coff_get_syment@plt>
  42c698:	cbnz	w0, 42c6cc <ferror@plt+0x28e2c>
  42c69c:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42c6a0:	add	x1, x1, #0xf52
  42c6a4:	mov	w2, #0x5                   	// #5
  42c6a8:	mov	x0, #0x0                   	// #0
  42c6ac:	bl	403700 <dcgettext@plt>
  42c6b0:	mov	x19, x0
  42c6b4:	bl	403250 <bfd_get_error@plt>
  42c6b8:	bl	4036e0 <bfd_errmsg@plt>
  42c6bc:	mov	x1, x0
  42c6c0:	mov	x0, x19
  42c6c4:	bl	42cf00 <ferror@plt+0x29660>
  42c6c8:	b	42c7e0 <ferror@plt+0x28f40>
  42c6cc:	ldp	x0, x24, [sp, #176]
  42c6d0:	ldrb	w1, [sp, #225]
  42c6d4:	ldr	x28, [x20, #8]
  42c6d8:	add	x0, x0, #0x1
  42c6dc:	str	x0, [sp, #176]
  42c6e0:	add	w0, w1, #0x1
  42c6e4:	add	x0, x24, w0, sxtw
  42c6e8:	str	x0, [sp, #184]
  42c6ec:	cbz	w1, 42c718 <ferror@plt+0x28e78>
  42c6f0:	add	x3, sp, #0xe8
  42c6f4:	mov	x1, x20
  42c6f8:	mov	x0, x21
  42c6fc:	mov	w2, #0x0                   	// #0
  42c700:	bl	4034d0 <bfd_coff_get_auxent@plt>
  42c704:	cbnz	w0, 42c75c <ferror@plt+0x28ebc>
  42c708:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42c70c:	mov	w2, #0x5                   	// #5
  42c710:	add	x1, x1, #0xf71
  42c714:	b	42c6a8 <ferror@plt+0x28e08>
  42c718:	mov	x5, #0x0                   	// #0
  42c71c:	ldr	x0, [sp, #120]
  42c720:	cmp	x0, x24
  42c724:	b.eq	42c7bc <ferror@plt+0x28f1c>  // b.none
  42c728:	ldrb	w0, [sp, #224]
  42c72c:	cmp	w0, #0x6a
  42c730:	b.hi	42c7a8 <ferror@plt+0x28f08>  // b.pmore
  42c734:	cmp	w0, #0x63
  42c738:	b.hi	42c764 <ferror@plt+0x28ec4>  // b.pmore
  42c73c:	sub	w2, w0, #0x2
  42c740:	and	w1, w2, #0xff
  42c744:	cmp	w1, #0xc
  42c748:	b.ls	42c788 <ferror@plt+0x28ee8>  // b.plast
  42c74c:	ldrh	w4, [sp, #222]
  42c750:	mov	x7, x19
  42c754:	mov	w6, #0x1                   	// #1
  42c758:	b	42c8ac <ferror@plt+0x2900c>
  42c75c:	add	x5, sp, #0xe8
  42c760:	b	42c71c <ferror@plt+0x28e7c>
  42c764:	sub	w0, w0, #0x64
  42c768:	cmp	w0, #0x6
  42c76c:	b.hi	42c74c <ferror@plt+0x28eac>  // b.pmore
  42c770:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42c774:	add	x1, x1, #0xc
  42c778:	ldrh	w0, [x1, w0, uxtw #1]
  42c77c:	adr	x1, 42c788 <ferror@plt+0x28ee8>
  42c780:	add	x0, x1, w0, sxth #2
  42c784:	br	x0
  42c788:	cmp	w2, #0xc
  42c78c:	b.hi	42c74c <ferror@plt+0x28eac>  // b.pmore
  42c790:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42c794:	add	x1, x1, #0x1c
  42c798:	ldrb	w1, [x1, w2, uxtw]
  42c79c:	adr	x2, 42c7a8 <ferror@plt+0x28f08>
  42c7a0:	add	x1, x2, w1, sxtb #2
  42c7a4:	br	x1
  42c7a8:	cmp	w0, #0x7f
  42c7ac:	b.eq	42c824 <ferror@plt+0x28f84>  // b.none
  42c7b0:	cmp	w0, #0xff
  42c7b4:	b.ne	42c74c <ferror@plt+0x28eac>  // b.any
  42c7b8:	b	42c668 <ferror@plt+0x28dc8>
  42c7bc:	ldrb	w0, [sp, #224]
  42c7c0:	cmp	w0, #0x67
  42c7c4:	b.eq	42c728 <ferror@plt+0x28e88>  // b.none
  42c7c8:	ldr	x1, [sp, #144]
  42c7cc:	mov	x0, x19
  42c7d0:	str	x5, [sp, #152]
  42c7d4:	bl	423818 <ferror@plt+0x1ff78>
  42c7d8:	ldr	x5, [sp, #152]
  42c7dc:	cbnz	w0, 42c728 <ferror@plt+0x28e88>
  42c7e0:	mov	w0, #0x0                   	// #0
  42c7e4:	ldp	x19, x20, [sp, #16]
  42c7e8:	ldp	x21, x22, [sp, #32]
  42c7ec:	ldp	x23, x24, [sp, #48]
  42c7f0:	ldp	x25, x26, [sp, #64]
  42c7f4:	ldp	x27, x28, [sp, #80]
  42c7f8:	ldp	x29, x30, [sp], #416
  42c7fc:	ret
  42c800:	ldr	x0, [sp, #208]
  42c804:	mov	x1, x28
  42c808:	str	x0, [sp, #120]
  42c80c:	mov	x0, x19
  42c810:	bl	423818 <ferror@plt+0x1ff78>
  42c814:	cbnz	w0, 42c668 <ferror@plt+0x28dc8>
  42c818:	b	42c7e0 <ferror@plt+0x28f40>
  42c81c:	ldrh	w1, [sp, #222]
  42c820:	cbz	w1, 42c668 <ferror@plt+0x28dc8>
  42c824:	ldr	x1, [x21, #248]
  42c828:	ldrh	w3, [sp, #222]
  42c82c:	ldrh	w4, [sp, #222]
  42c830:	ldr	w2, [x1, #64]
  42c834:	and	x2, x2, x3
  42c838:	ldr	w3, [x1, #60]
  42c83c:	mov	x1, #0x2                   	// #2
  42c840:	lsl	x1, x1, x3
  42c844:	cmp	x2, x1
  42c848:	b.ne	42c8a4 <ferror@plt+0x29004>  // b.any
  42c84c:	ldrb	w1, [sp, #225]
  42c850:	cbz	w1, 42c89c <ferror@plt+0x28ffc>
  42c854:	ldr	x1, [x20, #16]
  42c858:	ldr	x23, [sp, #240]
  42c85c:	add	x23, x23, x1
  42c860:	ldr	x1, [x20, #32]
  42c864:	ldr	x1, [x1, #40]
  42c868:	add	x23, x23, x1
  42c86c:	str	w0, [sp, #108]
  42c870:	mov	x1, x20
  42c874:	ldr	x0, [x21, #8]
  42c878:	str	w4, [sp, #152]
  42c87c:	mov	x27, x28
  42c880:	ldr	x2, [x0, #560]
  42c884:	mov	x0, x21
  42c888:	blr	x2
  42c88c:	str	x0, [sp, #112]
  42c890:	ldr	w4, [sp, #152]
  42c894:	mov	w22, w4
  42c898:	b	42c668 <ferror@plt+0x28dc8>
  42c89c:	mov	x23, #0x0                   	// #0
  42c8a0:	b	42c86c <ferror@plt+0x28fcc>
  42c8a4:	mov	x7, x19
  42c8a8:	mov	w6, #0x1                   	// #1
  42c8ac:	mov	x3, x24
  42c8b0:	mov	x2, x26
  42c8b4:	add	x1, sp, #0xa0
  42c8b8:	mov	x0, x21
  42c8bc:	bl	42be44 <ferror@plt+0x285a4>
  42c8c0:	mov	x5, x0
  42c8c4:	cbz	x0, 42c7e0 <ferror@plt+0x28f40>
  42c8c8:	ldrb	w3, [sp, #224]
  42c8cc:	mov	w6, w25
  42c8d0:	mov	x4, x19
  42c8d4:	mov	x2, x24
  42c8d8:	mov	x1, x20
  42c8dc:	mov	x0, x26
  42c8e0:	bl	42bce8 <ferror@plt+0x28448>
  42c8e4:	b	42c814 <ferror@plt+0x28f74>
  42c8e8:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42c8ec:	mov	x0, x28
  42c8f0:	add	x1, x1, #0xf9a
  42c8f4:	str	x5, [sp, #152]
  42c8f8:	bl	4034b0 <strcmp@plt>
  42c8fc:	cbnz	w0, 42ca10 <ferror@plt+0x29170>
  42c900:	ldr	x5, [sp, #152]
  42c904:	cbnz	x27, 42c924 <ferror@plt+0x29084>
  42c908:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42c90c:	add	x1, x1, #0xf9e
  42c910:	mov	w2, #0x5                   	// #5
  42c914:	mov	x0, #0x0                   	// #0
  42c918:	bl	403700 <dcgettext@plt>
  42c91c:	mov	x1, x24
  42c920:	b	42c6c4 <ferror@plt+0x28e24>
  42c924:	ldr	x1, [x21, #248]
  42c928:	mov	x2, x26
  42c92c:	mov	x7, x19
  42c930:	mov	x3, x24
  42c934:	mov	w6, #0x0                   	// #0
  42c938:	ldr	w0, [x1, #68]
  42c93c:	ldr	w4, [x1, #56]
  42c940:	add	x1, sp, #0xa0
  42c944:	asr	w0, w22, w0
  42c948:	eor	w22, w22, w0
  42c94c:	and	w4, w22, w4
  42c950:	eor	w4, w4, w0
  42c954:	mov	x0, x21
  42c958:	bl	42be44 <ferror@plt+0x285a4>
  42c95c:	mov	x2, x0
  42c960:	cbz	x0, 42c7e0 <ferror@plt+0x28f40>
  42c964:	ldr	w0, [sp, #108]
  42c968:	cmp	w0, #0x2
  42c96c:	b.eq	42c9e0 <ferror@plt+0x29140>  // b.none
  42c970:	cmp	w0, #0x7f
  42c974:	cset	w3, eq  // eq = none
  42c978:	ldr	x0, [x20, #32]
  42c97c:	mov	x1, x27
  42c980:	ldr	x4, [x0, #40]
  42c984:	ldr	x0, [x20, #16]
  42c988:	add	x4, x4, x0
  42c98c:	mov	x0, x19
  42c990:	bl	42397c <ferror@plt+0x200dc>
  42c994:	cbz	w0, 42c7e0 <ferror@plt+0x28f40>
  42c998:	ldr	x0, [sp, #112]
  42c99c:	cbz	x0, 42cac8 <ferror@plt+0x29228>
  42c9a0:	ldrb	w0, [sp, #225]
  42c9a4:	cbz	w0, 42c9e8 <ferror@plt+0x29148>
  42c9a8:	ldrh	w22, [sp, #240]
  42c9ac:	sub	w22, w22, #0x1
  42c9b0:	ldr	x0, [x20, #32]
  42c9b4:	ldr	x24, [x0, #40]
  42c9b8:	ldr	x0, [sp, #112]
  42c9bc:	add	x20, x0, #0x10
  42c9c0:	ldr	w1, [x20]
  42c9c4:	cbnz	w1, 42c9f0 <ferror@plt+0x29150>
  42c9c8:	mov	w22, #0x0                   	// #0
  42c9cc:	mov	w25, #0x1                   	// #1
  42c9d0:	mov	x27, #0x0                   	// #0
  42c9d4:	str	wzr, [sp, #108]
  42c9d8:	str	xzr, [sp, #112]
  42c9dc:	b	42c668 <ferror@plt+0x28dc8>
  42c9e0:	mov	w3, #0x1                   	// #1
  42c9e4:	b	42c978 <ferror@plt+0x290d8>
  42c9e8:	mov	w22, #0x0                   	// #0
  42c9ec:	b	42c9b0 <ferror@plt+0x29110>
  42c9f0:	ldr	x2, [x20, #8]
  42c9f4:	add	w1, w22, w1
  42c9f8:	mov	x0, x19
  42c9fc:	add	x2, x24, x2
  42ca00:	bl	423c80 <ferror@plt+0x203e0>
  42ca04:	cbz	w0, 42c7e0 <ferror@plt+0x28f40>
  42ca08:	add	x20, x20, #0x10
  42ca0c:	b	42c9c0 <ferror@plt+0x29120>
  42ca10:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42ca14:	mov	x0, x28
  42ca18:	add	x1, x1, #0xfc2
  42ca1c:	bl	4034b0 <strcmp@plt>
  42ca20:	cbnz	w0, 42c668 <ferror@plt+0x28dc8>
  42ca24:	cbnz	w25, 42ca38 <ferror@plt+0x29198>
  42ca28:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42ca2c:	mov	w2, #0x5                   	// #5
  42ca30:	add	x1, x1, #0xfc6
  42ca34:	b	42c914 <ferror@plt+0x29074>
  42ca38:	ldr	x0, [x20, #32]
  42ca3c:	ldr	x1, [x0, #40]
  42ca40:	ldr	x0, [x20, #16]
  42ca44:	add	x1, x1, x0
  42ca48:	mov	x0, x19
  42ca4c:	cmp	x1, x23
  42ca50:	csel	x1, x1, x23, cs  // cs = hs, nlast
  42ca54:	bl	423b18 <ferror@plt+0x20278>
  42ca58:	cbz	w0, 42c7e0 <ferror@plt+0x28f40>
  42ca5c:	mov	w25, #0x0                   	// #0
  42ca60:	mov	x23, #0x0                   	// #0
  42ca64:	b	42c668 <ferror@plt+0x28dc8>
  42ca68:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42ca6c:	mov	x0, x28
  42ca70:	add	x1, x1, #0xfdb
  42ca74:	bl	4034b0 <strcmp@plt>
  42ca78:	cbnz	w0, 42ca98 <ferror@plt+0x291f8>
  42ca7c:	ldr	x0, [x20, #32]
  42ca80:	ldr	x1, [x0, #40]
  42ca84:	ldr	x0, [x20, #16]
  42ca88:	add	x1, x1, x0
  42ca8c:	mov	x0, x19
  42ca90:	bl	423b84 <ferror@plt+0x202e4>
  42ca94:	b	42c814 <ferror@plt+0x28f74>
  42ca98:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42ca9c:	mov	x0, x28
  42caa0:	add	x1, x1, #0xfdf
  42caa4:	bl	4034b0 <strcmp@plt>
  42caa8:	cbnz	w0, 42c668 <ferror@plt+0x28dc8>
  42caac:	ldr	x0, [x20, #32]
  42cab0:	ldr	x1, [x0, #40]
  42cab4:	ldr	x0, [x20, #16]
  42cab8:	add	x1, x1, x0
  42cabc:	mov	x0, x19
  42cac0:	bl	423c1c <ferror@plt+0x2037c>
  42cac4:	b	42c814 <ferror@plt+0x28f74>
  42cac8:	mov	w22, #0x0                   	// #0
  42cacc:	mov	x27, #0x0                   	// #0
  42cad0:	mov	w25, #0x1                   	// #1
  42cad4:	str	wzr, [sp, #108]
  42cad8:	b	42c668 <ferror@plt+0x28dc8>
  42cadc:	stp	x29, x30, [sp, #-48]!
  42cae0:	mov	w1, #0x2f                  	// #47
  42cae4:	mov	x29, sp
  42cae8:	stp	x19, x20, [sp, #16]
  42caec:	str	x21, [sp, #32]
  42caf0:	mov	x21, x0
  42caf4:	bl	4033a0 <strrchr@plt>
  42caf8:	cbz	x0, 42cb54 <ferror@plt+0x292b4>
  42cafc:	sub	x20, x0, x21
  42cb00:	add	x0, x20, #0xb
  42cb04:	bl	403290 <xmalloc@plt>
  42cb08:	mov	x19, x0
  42cb0c:	mov	x1, x21
  42cb10:	mov	x2, x20
  42cb14:	bl	402f70 <memcpy@plt>
  42cb18:	add	x1, x20, #0x1
  42cb1c:	mov	w0, #0x2f                  	// #47
  42cb20:	strb	w0, [x19, x20]
  42cb24:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42cb28:	add	x0, x0, #0x29
  42cb2c:	add	x2, x19, x1
  42cb30:	ldr	x3, [x0]
  42cb34:	str	x3, [x19, x1]
  42cb38:	ldrb	w0, [x0, #8]
  42cb3c:	strb	w0, [x2, #8]
  42cb40:	mov	x0, x19
  42cb44:	ldp	x19, x20, [sp, #16]
  42cb48:	ldr	x21, [sp, #32]
  42cb4c:	ldp	x29, x30, [sp], #48
  42cb50:	ret
  42cb54:	mov	x0, #0x9                   	// #9
  42cb58:	bl	403290 <xmalloc@plt>
  42cb5c:	mov	x1, #0x0                   	// #0
  42cb60:	mov	x19, x0
  42cb64:	b	42cb24 <ferror@plt+0x29284>
  42cb68:	cbz	w0, 42cb84 <ferror@plt+0x292e4>
  42cb6c:	cmp	w0, #0x1
  42cb70:	b.eq	42cb98 <ferror@plt+0x292f8>  // b.none
  42cb74:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42cb78:	mov	w2, #0x5                   	// #5
  42cb7c:	add	x1, x1, #0x4b
  42cb80:	b	42cb90 <ferror@plt+0x292f0>
  42cb84:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42cb88:	add	x1, x1, #0x32
  42cb8c:	mov	w2, #0x5                   	// #5
  42cb90:	mov	x0, #0x0                   	// #0
  42cb94:	b	403700 <dcgettext@plt>
  42cb98:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42cb9c:	mov	w2, #0x5                   	// #5
  42cba0:	add	x1, x1, #0x3d
  42cba4:	b	42cb90 <ferror@plt+0x292f0>
  42cba8:	stp	x29, x30, [sp, #-32]!
  42cbac:	mov	x29, sp
  42cbb0:	stp	x19, x20, [sp, #16]
  42cbb4:	mov	x20, x0
  42cbb8:	bl	403250 <bfd_get_error@plt>
  42cbbc:	cbnz	w0, 42cc14 <ferror@plt+0x29374>
  42cbc0:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42cbc4:	mov	w2, #0x5                   	// #5
  42cbc8:	add	x1, x1, #0x5e
  42cbcc:	mov	x0, #0x0                   	// #0
  42cbd0:	bl	403700 <dcgettext@plt>
  42cbd4:	mov	x19, x0
  42cbd8:	adrp	x0, 458000 <_sch_istable+0x1478>
  42cbdc:	ldr	x0, [x0, #3800]
  42cbe0:	bl	4035f0 <fflush@plt>
  42cbe4:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  42cbe8:	adrp	x0, 458000 <_sch_istable+0x1478>
  42cbec:	cbz	x20, 42cc1c <ferror@plt+0x2937c>
  42cbf0:	mov	x4, x19
  42cbf4:	mov	x3, x20
  42cbf8:	ldp	x19, x20, [sp, #16]
  42cbfc:	ldp	x29, x30, [sp], #32
  42cc00:	ldr	x2, [x1, #672]
  42cc04:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42cc08:	ldr	x0, [x0, #3776]
  42cc0c:	add	x1, x1, #0x1e0
  42cc10:	b	403880 <fprintf@plt>
  42cc14:	bl	4036e0 <bfd_errmsg@plt>
  42cc18:	b	42cbd4 <ferror@plt+0x29334>
  42cc1c:	mov	x3, x19
  42cc20:	ldp	x19, x20, [sp, #16]
  42cc24:	ldp	x29, x30, [sp], #32
  42cc28:	ldr	x2, [x1, #672]
  42cc2c:	adrp	x1, 43d000 <warn@@Base+0xeff8>
  42cc30:	ldr	x0, [x0, #3776]
  42cc34:	add	x1, x1, #0x805
  42cc38:	b	403880 <fprintf@plt>
  42cc3c:	stp	x29, x30, [sp, #-80]!
  42cc40:	mov	x29, sp
  42cc44:	stp	x19, x20, [sp, #16]
  42cc48:	mov	x20, x0
  42cc4c:	ldr	w0, [x1, #12]
  42cc50:	stp	x21, x22, [sp, #32]
  42cc54:	mov	x19, x1
  42cc58:	add	w0, w0, #0x1
  42cc5c:	stp	x23, x24, [sp, #48]
  42cc60:	ldr	x2, [x1, #16]
  42cc64:	str	x25, [sp, #64]
  42cc68:	str	w0, [x1, #12]
  42cc6c:	mov	w1, #0x60                  	// #96
  42cc70:	smull	x1, w0, w1
  42cc74:	cmp	x2, x1
  42cc78:	b.cs	42ccb8 <ferror@plt+0x29418>  // b.hs, b.nlast
  42cc7c:	mov	w21, #0xc0                  	// #192
  42cc80:	cmp	w0, #0x3f
  42cc84:	smull	x21, w0, w21
  42cc88:	mov	x0, #0x3000                	// #12288
  42cc8c:	csel	x21, x21, x0, gt
  42cc90:	ldr	x0, [x19, #24]
  42cc94:	mov	x1, x21
  42cc98:	bl	4031e0 <xrealloc@plt>
  42cc9c:	str	x0, [x19, #24]
  42cca0:	ldr	x3, [x19, #16]
  42cca4:	mov	w1, #0x0                   	// #0
  42cca8:	sub	x2, x21, x3
  42ccac:	add	x0, x0, x3
  42ccb0:	bl	403280 <memset@plt>
  42ccb4:	str	x21, [x19, #16]
  42ccb8:	ldr	w0, [x19, #12]
  42ccbc:	mov	w22, #0x60                  	// #96
  42ccc0:	mov	x23, #0xffffffffffffffa0    	// #-96
  42ccc4:	ldr	x1, [x19, #24]
  42ccc8:	smaddl	x0, w0, w22, x23
  42cccc:	ldr	x2, [x20]
  42ccd0:	str	x2, [x1, x0]
  42ccd4:	mov	w2, #0x5                   	// #5
  42ccd8:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42ccdc:	mov	x0, #0x0                   	// #0
  42cce0:	add	x1, x1, #0x75
  42cce4:	bl	403700 <dcgettext@plt>
  42cce8:	mov	x21, x0
  42ccec:	ldr	w0, [x20, #16]
  42ccf0:	ldr	x25, [x20]
  42ccf4:	bl	42cb68 <ferror@plt+0x292c8>
  42ccf8:	mov	x24, x0
  42ccfc:	ldr	w0, [x20, #12]
  42cd00:	bl	42cb68 <ferror@plt+0x292c8>
  42cd04:	mov	x3, x0
  42cd08:	mov	x2, x24
  42cd0c:	mov	x1, x25
  42cd10:	mov	x0, x21
  42cd14:	bl	4037a0 <printf@plt>
  42cd18:	ldr	x0, [x19]
  42cd1c:	ldr	x1, [x20]
  42cd20:	bl	403570 <bfd_openw@plt>
  42cd24:	mov	x21, x0
  42cd28:	cbnz	x0, 42cd58 <ferror@plt+0x294b8>
  42cd2c:	ldr	x0, [x19]
  42cd30:	bl	42cba8 <ferror@plt+0x29308>
  42cd34:	mov	w0, #0x1                   	// #1
  42cd38:	str	w0, [x19, #8]
  42cd3c:	ldr	w0, [x19, #8]
  42cd40:	ldp	x19, x20, [sp, #16]
  42cd44:	ldp	x21, x22, [sp, #32]
  42cd48:	ldp	x23, x24, [sp, #48]
  42cd4c:	ldr	x25, [sp, #64]
  42cd50:	ldp	x29, x30, [sp], #80
  42cd54:	ret
  42cd58:	mov	w1, #0x1                   	// #1
  42cd5c:	bl	4033c0 <bfd_set_format@plt>
  42cd60:	cbnz	w0, 42cd8c <ferror@plt+0x294ec>
  42cd64:	bl	403250 <bfd_get_error@plt>
  42cd68:	cmp	w0, #0x5
  42cd6c:	b.eq	42cd80 <ferror@plt+0x294e0>  // b.none
  42cd70:	ldr	x0, [x20]
  42cd74:	bl	42cba8 <ferror@plt+0x29308>
  42cd78:	mov	w0, #0x1                   	// #1
  42cd7c:	str	w0, [x19, #8]
  42cd80:	mov	x0, x21
  42cd84:	bl	403430 <bfd_close_all_done@plt>
  42cd88:	b	42cd3c <ferror@plt+0x2949c>
  42cd8c:	adrp	x24, 439000 <warn@@Base+0xaff8>
  42cd90:	add	x24, x24, #0x40a
  42cd94:	mov	w20, #0x2                   	// #2
  42cd98:	mov	w25, #0x1                   	// #1
  42cd9c:	ldr	x0, [x21, #8]
  42cda0:	mov	w1, w20
  42cda4:	mov	x2, #0x0                   	// #0
  42cda8:	ldr	x3, [x0, #656]
  42cdac:	mov	x0, x21
  42cdb0:	blr	x3
  42cdb4:	cbz	w0, 42cdec <ferror@plt+0x2954c>
  42cdb8:	mov	x1, #0x0                   	// #0
  42cdbc:	mov	w0, w20
  42cdc0:	bl	4034c0 <bfd_printable_arch_mach@plt>
  42cdc4:	mov	x1, x0
  42cdc8:	mov	x0, x24
  42cdcc:	bl	4037a0 <printf@plt>
  42cdd0:	ldr	w1, [x19, #12]
  42cdd4:	sub	w0, w20, #0x2
  42cdd8:	smaddl	x2, w1, w22, x23
  42cddc:	ldr	x1, [x19, #24]
  42cde0:	add	x1, x1, x2
  42cde4:	add	x0, x1, x0
  42cde8:	strb	w25, [x0, #8]
  42cdec:	add	w20, w20, #0x1
  42cdf0:	cmp	w20, #0x59
  42cdf4:	b.ne	42cd9c <ferror@plt+0x294fc>  // b.any
  42cdf8:	b	42cd80 <ferror@plt+0x294e0>
  42cdfc:	stp	x29, x30, [sp, #-16]!
  42ce00:	mov	x29, sp
  42ce04:	bl	42cba8 <ferror@plt+0x29308>
  42ce08:	mov	w0, #0x1                   	// #1
  42ce0c:	bl	403670 <xexit@plt>
  42ce10:	stp	x29, x30, [sp, #-80]!
  42ce14:	mov	x29, sp
  42ce18:	str	x21, [sp, #32]
  42ce1c:	mov	x21, x0
  42ce20:	adrp	x0, 458000 <_sch_istable+0x1478>
  42ce24:	stp	x19, x20, [sp, #16]
  42ce28:	mov	x19, x1
  42ce2c:	ldr	x0, [x0, #3800]
  42ce30:	adrp	x20, 458000 <_sch_istable+0x1478>
  42ce34:	bl	4035f0 <fflush@plt>
  42ce38:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  42ce3c:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42ce40:	add	x1, x1, #0x8f
  42ce44:	ldr	x2, [x0, #672]
  42ce48:	ldr	x0, [x20, #3776]
  42ce4c:	bl	403880 <fprintf@plt>
  42ce50:	ldp	x0, x1, [x19]
  42ce54:	stp	x0, x1, [sp, #48]
  42ce58:	add	x2, sp, #0x30
  42ce5c:	ldp	x0, x1, [x19, #16]
  42ce60:	stp	x0, x1, [sp, #64]
  42ce64:	ldr	x0, [x20, #3776]
  42ce68:	mov	x1, x21
  42ce6c:	bl	403790 <vfprintf@plt>
  42ce70:	ldr	x1, [x20, #3776]
  42ce74:	mov	w0, #0xa                   	// #10
  42ce78:	ldp	x19, x20, [sp, #16]
  42ce7c:	ldr	x21, [sp, #32]
  42ce80:	ldp	x29, x30, [sp], #80
  42ce84:	b	4030a0 <putc@plt>
  42ce88:	stp	x29, x30, [sp, #-272]!
  42ce8c:	mov	x29, sp
  42ce90:	stp	x1, x2, [sp, #216]
  42ce94:	add	x1, sp, #0x110
  42ce98:	stp	x1, x1, [sp, #48]
  42ce9c:	add	x1, sp, #0xd0
  42cea0:	str	x1, [sp, #64]
  42cea4:	mov	w1, #0xffffffc8            	// #-56
  42cea8:	str	w1, [sp, #72]
  42ceac:	mov	w1, #0xffffff80            	// #-128
  42ceb0:	str	w1, [sp, #76]
  42ceb4:	add	x1, sp, #0x10
  42ceb8:	stp	x3, x4, [sp, #232]
  42cebc:	ldp	x2, x3, [sp, #48]
  42cec0:	stp	x2, x3, [sp, #16]
  42cec4:	ldp	x2, x3, [sp, #64]
  42cec8:	stp	x2, x3, [sp, #32]
  42cecc:	str	q0, [sp, #80]
  42ced0:	str	q1, [sp, #96]
  42ced4:	str	q2, [sp, #112]
  42ced8:	str	q3, [sp, #128]
  42cedc:	str	q4, [sp, #144]
  42cee0:	str	q5, [sp, #160]
  42cee4:	str	q6, [sp, #176]
  42cee8:	str	q7, [sp, #192]
  42ceec:	stp	x5, x6, [sp, #248]
  42cef0:	str	x7, [sp, #264]
  42cef4:	bl	42ce10 <ferror@plt+0x29570>
  42cef8:	mov	w0, #0x1                   	// #1
  42cefc:	bl	403670 <xexit@plt>
  42cf00:	stp	x29, x30, [sp, #-272]!
  42cf04:	mov	x29, sp
  42cf08:	stp	x1, x2, [sp, #216]
  42cf0c:	add	x1, sp, #0x110
  42cf10:	stp	x1, x1, [sp, #48]
  42cf14:	add	x1, sp, #0xd0
  42cf18:	str	x1, [sp, #64]
  42cf1c:	mov	w1, #0xffffffc8            	// #-56
  42cf20:	str	w1, [sp, #72]
  42cf24:	mov	w1, #0xffffff80            	// #-128
  42cf28:	str	w1, [sp, #76]
  42cf2c:	add	x1, sp, #0x10
  42cf30:	stp	x3, x4, [sp, #232]
  42cf34:	ldp	x2, x3, [sp, #48]
  42cf38:	stp	x2, x3, [sp, #16]
  42cf3c:	ldp	x2, x3, [sp, #64]
  42cf40:	stp	x2, x3, [sp, #32]
  42cf44:	str	q0, [sp, #80]
  42cf48:	str	q1, [sp, #96]
  42cf4c:	str	q2, [sp, #112]
  42cf50:	str	q3, [sp, #128]
  42cf54:	str	q4, [sp, #144]
  42cf58:	str	q5, [sp, #160]
  42cf5c:	str	q6, [sp, #176]
  42cf60:	str	q7, [sp, #192]
  42cf64:	stp	x5, x6, [sp, #248]
  42cf68:	str	x7, [sp, #264]
  42cf6c:	bl	42ce10 <ferror@plt+0x29570>
  42cf70:	ldp	x29, x30, [sp], #272
  42cf74:	ret
  42cf78:	stp	x29, x30, [sp, #-32]!
  42cf7c:	mov	x29, sp
  42cf80:	stp	x19, x20, [sp, #16]
  42cf84:	adrp	x19, 43e000 <warn@@Base+0xfff8>
  42cf88:	add	x19, x19, #0x94
  42cf8c:	mov	x0, x19
  42cf90:	bl	403060 <bfd_set_default_target@plt>
  42cf94:	cbnz	w0, 42cfc8 <ferror@plt+0x29728>
  42cf98:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42cf9c:	add	x1, x1, #0xae
  42cfa0:	mov	w2, #0x5                   	// #5
  42cfa4:	mov	x0, #0x0                   	// #0
  42cfa8:	bl	403700 <dcgettext@plt>
  42cfac:	mov	x20, x0
  42cfb0:	bl	403250 <bfd_get_error@plt>
  42cfb4:	bl	4036e0 <bfd_errmsg@plt>
  42cfb8:	mov	x2, x0
  42cfbc:	mov	x1, x19
  42cfc0:	mov	x0, x20
  42cfc4:	bl	42ce88 <ferror@plt+0x295e8>
  42cfc8:	ldp	x19, x20, [sp, #16]
  42cfcc:	ldp	x29, x30, [sp], #32
  42cfd0:	ret
  42cfd4:	stp	x29, x30, [sp, #-48]!
  42cfd8:	mov	x29, sp
  42cfdc:	stp	x19, x20, [sp, #16]
  42cfe0:	mov	x19, x0
  42cfe4:	adrp	x0, 458000 <_sch_istable+0x1478>
  42cfe8:	adrp	x20, 458000 <_sch_istable+0x1478>
  42cfec:	str	x21, [sp, #32]
  42cff0:	ldr	x0, [x0, #3800]
  42cff4:	bl	4035f0 <fflush@plt>
  42cff8:	mov	w2, #0x5                   	// #5
  42cffc:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42d000:	ldr	x21, [x20, #3776]
  42d004:	add	x1, x1, #0xd7
  42d008:	mov	x0, #0x0                   	// #0
  42d00c:	bl	403700 <dcgettext@plt>
  42d010:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  42d014:	ldr	x2, [x1, #672]
  42d018:	mov	x1, x0
  42d01c:	mov	x0, x21
  42d020:	adrp	x21, 435000 <warn@@Base+0x6ff8>
  42d024:	add	x21, x21, #0x31b
  42d028:	bl	403880 <fprintf@plt>
  42d02c:	ldr	x2, [x19]
  42d030:	ldr	x0, [x20, #3776]
  42d034:	cbnz	x2, 42d050 <ferror@plt+0x297b0>
  42d038:	ldp	x19, x20, [sp, #16]
  42d03c:	mov	x1, x0
  42d040:	ldr	x21, [sp, #32]
  42d044:	mov	w0, #0xa                   	// #10
  42d048:	ldp	x29, x30, [sp], #48
  42d04c:	b	4030b0 <fputc@plt>
  42d050:	add	x19, x19, #0x8
  42d054:	mov	x1, x21
  42d058:	bl	403880 <fprintf@plt>
  42d05c:	b	42d02c <ferror@plt+0x2978c>
  42d060:	stp	x29, x30, [sp, #-48]!
  42d064:	mov	x29, sp
  42d068:	stp	x19, x20, [sp, #16]
  42d06c:	mov	x19, x1
  42d070:	stp	x21, x22, [sp, #32]
  42d074:	cbnz	x0, 42d0d0 <ferror@plt+0x29830>
  42d078:	mov	w2, #0x5                   	// #5
  42d07c:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42d080:	add	x1, x1, #0xed
  42d084:	bl	403700 <dcgettext@plt>
  42d088:	mov	x1, x0
  42d08c:	mov	x0, x19
  42d090:	bl	403880 <fprintf@plt>
  42d094:	bl	403230 <bfd_target_list@plt>
  42d098:	adrp	x21, 435000 <warn@@Base+0x6ff8>
  42d09c:	mov	x20, x0
  42d0a0:	mov	x22, x0
  42d0a4:	add	x21, x21, #0x31b
  42d0a8:	ldr	x2, [x22], #8
  42d0ac:	cbnz	x2, 42d0fc <ferror@plt+0x2985c>
  42d0b0:	mov	x1, x19
  42d0b4:	mov	w0, #0xa                   	// #10
  42d0b8:	bl	4030b0 <fputc@plt>
  42d0bc:	mov	x0, x20
  42d0c0:	ldp	x19, x20, [sp, #16]
  42d0c4:	ldp	x21, x22, [sp, #32]
  42d0c8:	ldp	x29, x30, [sp], #48
  42d0cc:	b	403510 <free@plt>
  42d0d0:	mov	x20, x0
  42d0d4:	mov	w2, #0x5                   	// #5
  42d0d8:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42d0dc:	mov	x0, #0x0                   	// #0
  42d0e0:	add	x1, x1, #0x100
  42d0e4:	bl	403700 <dcgettext@plt>
  42d0e8:	mov	x2, x20
  42d0ec:	mov	x1, x0
  42d0f0:	mov	x0, x19
  42d0f4:	bl	403880 <fprintf@plt>
  42d0f8:	b	42d094 <ferror@plt+0x297f4>
  42d0fc:	mov	x1, x21
  42d100:	mov	x0, x19
  42d104:	bl	403880 <fprintf@plt>
  42d108:	b	42d0a8 <ferror@plt+0x29808>
  42d10c:	stp	x29, x30, [sp, #-48]!
  42d110:	mov	x29, sp
  42d114:	stp	x19, x20, [sp, #16]
  42d118:	mov	x19, x1
  42d11c:	stp	x21, x22, [sp, #32]
  42d120:	cbnz	x0, 42d17c <ferror@plt+0x298dc>
  42d124:	mov	w2, #0x5                   	// #5
  42d128:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42d12c:	add	x1, x1, #0x117
  42d130:	bl	403700 <dcgettext@plt>
  42d134:	mov	x1, x0
  42d138:	mov	x0, x19
  42d13c:	bl	403880 <fprintf@plt>
  42d140:	bl	403050 <bfd_arch_list@plt>
  42d144:	adrp	x22, 435000 <warn@@Base+0x6ff8>
  42d148:	mov	x20, x0
  42d14c:	mov	x21, x0
  42d150:	add	x22, x22, #0x31b
  42d154:	ldr	x2, [x21]
  42d158:	cbnz	x2, 42d1a8 <ferror@plt+0x29908>
  42d15c:	mov	x1, x19
  42d160:	mov	w0, #0xa                   	// #10
  42d164:	bl	4030b0 <fputc@plt>
  42d168:	mov	x0, x20
  42d16c:	ldp	x19, x20, [sp, #16]
  42d170:	ldp	x21, x22, [sp, #32]
  42d174:	ldp	x29, x30, [sp], #48
  42d178:	b	403510 <free@plt>
  42d17c:	mov	x20, x0
  42d180:	mov	w2, #0x5                   	// #5
  42d184:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42d188:	mov	x0, #0x0                   	// #0
  42d18c:	add	x1, x1, #0x130
  42d190:	bl	403700 <dcgettext@plt>
  42d194:	mov	x2, x20
  42d198:	mov	x1, x0
  42d19c:	mov	x0, x19
  42d1a0:	bl	403880 <fprintf@plt>
  42d1a4:	b	42d140 <ferror@plt+0x298a0>
  42d1a8:	mov	x1, x22
  42d1ac:	mov	x0, x19
  42d1b0:	add	x21, x21, #0x8
  42d1b4:	bl	403880 <fprintf@plt>
  42d1b8:	b	42d154 <ferror@plt+0x298b4>
  42d1bc:	stp	x29, x30, [sp, #-144]!
  42d1c0:	mov	w2, #0x5                   	// #5
  42d1c4:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42d1c8:	mov	x29, sp
  42d1cc:	add	x1, x1, #0x14d
  42d1d0:	mov	x0, #0x0                   	// #0
  42d1d4:	stp	x19, x20, [sp, #16]
  42d1d8:	stp	x21, x22, [sp, #32]
  42d1dc:	stp	x23, x24, [sp, #48]
  42d1e0:	stp	x25, x26, [sp, #64]
  42d1e4:	stp	x27, x28, [sp, #80]
  42d1e8:	bl	403700 <dcgettext@plt>
  42d1ec:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42d1f0:	add	x1, x1, #0x169
  42d1f4:	bl	4037a0 <printf@plt>
  42d1f8:	mov	x0, #0x0                   	// #0
  42d1fc:	bl	431804 <warn@@Base+0x37fc>
  42d200:	stp	x0, xzr, [sp, #112]
  42d204:	add	x1, sp, #0x70
  42d208:	adrp	x0, 42c000 <ferror@plt+0x28760>
  42d20c:	add	x0, x0, #0xc3c
  42d210:	stp	xzr, xzr, [sp, #128]
  42d214:	bl	403500 <bfd_iterate_over_targets@plt>
  42d218:	ldr	x0, [sp, #112]
  42d21c:	bl	403850 <unlink@plt>
  42d220:	ldr	x0, [sp, #112]
  42d224:	bl	403510 <free@plt>
  42d228:	ldr	w19, [sp, #120]
  42d22c:	cbz	w19, 42d250 <ferror@plt+0x299b0>
  42d230:	ldr	w0, [sp, #120]
  42d234:	ldp	x19, x20, [sp, #16]
  42d238:	ldp	x21, x22, [sp, #32]
  42d23c:	ldp	x23, x24, [sp, #48]
  42d240:	ldp	x25, x26, [sp, #64]
  42d244:	ldp	x27, x28, [sp, #80]
  42d248:	ldp	x29, x30, [sp], #144
  42d24c:	ret
  42d250:	mov	w20, #0x0                   	// #0
  42d254:	mov	w21, #0x2                   	// #2
  42d258:	mov	x1, #0x0                   	// #0
  42d25c:	mov	w0, w21
  42d260:	bl	4034c0 <bfd_printable_arch_mach@plt>
  42d264:	add	w21, w21, #0x1
  42d268:	bl	402fd0 <strlen@plt>
  42d26c:	cmp	w20, w0
  42d270:	csel	w20, w20, w0, ge  // ge = tcont
  42d274:	cmp	w21, #0x59
  42d278:	b.ne	42d258 <ferror@plt+0x299b8>  // b.any
  42d27c:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42d280:	add	x0, x0, #0x17d
  42d284:	bl	4037f0 <getenv@plt>
  42d288:	cbz	x0, 42d3ac <ferror@plt+0x29b0c>
  42d28c:	bl	4031a0 <atoi@plt>
  42d290:	cmp	w0, #0x0
  42d294:	mov	w1, #0x50                  	// #80
  42d298:	csel	w0, w0, w1, ne  // ne = any
  42d29c:	sub	w0, w0, w20
  42d2a0:	adrp	x26, 435000 <warn@@Base+0x6ff8>
  42d2a4:	add	x26, x26, #0x422
  42d2a8:	sub	w0, w0, #0x1
  42d2ac:	str	w0, [sp, #104]
  42d2b0:	ldr	w24, [sp, #124]
  42d2b4:	cmp	w19, w24
  42d2b8:	b.ge	42d230 <ferror@plt+0x29990>  // b.tcont
  42d2bc:	ldr	w23, [sp, #104]
  42d2c0:	sxtw	x21, w19
  42d2c4:	ldr	x25, [sp, #136]
  42d2c8:	mov	x27, #0x60                  	// #96
  42d2cc:	mul	x0, x21, x27
  42d2d0:	sub	w23, w23, #0x1
  42d2d4:	mov	w22, w21
  42d2d8:	ldr	x0, [x25, x0]
  42d2dc:	bl	402fd0 <strlen@plt>
  42d2e0:	subs	w23, w23, w0
  42d2e4:	b.mi	42d2f8 <ferror@plt+0x29a58>  // b.first
  42d2e8:	add	w22, w21, #0x1
  42d2ec:	add	x21, x21, #0x1
  42d2f0:	cmp	w24, w21
  42d2f4:	b.gt	42d2cc <ferror@plt+0x29a2c>
  42d2f8:	mov	w23, #0x60                  	// #96
  42d2fc:	mov	w21, w19
  42d300:	add	w1, w20, #0x1
  42d304:	adrp	x2, 432000 <warn@@Base+0x3ff8>
  42d308:	smull	x23, w19, w23
  42d30c:	add	x2, x2, #0xddc
  42d310:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42d314:	add	x0, x0, #0x185
  42d318:	mov	x24, x23
  42d31c:	bl	4037a0 <printf@plt>
  42d320:	cmp	w21, w22
  42d324:	b.ne	42d3b4 <ferror@plt+0x29b14>  // b.any
  42d328:	adrp	x27, 43e000 <warn@@Base+0xfff8>
  42d32c:	adrp	x28, 438000 <warn@@Base+0x9ff8>
  42d330:	add	x27, x27, #0x18a
  42d334:	add	x28, x28, #0xe92
  42d338:	mov	w21, #0x2                   	// #2
  42d33c:	mov	w0, #0xa                   	// #10
  42d340:	bl	403800 <putchar@plt>
  42d344:	mov	x1, #0x0                   	// #0
  42d348:	mov	w0, w21
  42d34c:	bl	4034c0 <bfd_printable_arch_mach@plt>
  42d350:	mov	x1, x27
  42d354:	bl	4034b0 <strcmp@plt>
  42d358:	cbz	w0, 42d398 <ferror@plt+0x29af8>
  42d35c:	mov	x1, #0x0                   	// #0
  42d360:	mov	w0, w21
  42d364:	bl	4034c0 <bfd_printable_arch_mach@plt>
  42d368:	mov	x25, x23
  42d36c:	mov	x2, x0
  42d370:	mov	w1, w20
  42d374:	mov	x0, x28
  42d378:	mov	w24, w19
  42d37c:	bl	4037a0 <printf@plt>
  42d380:	sub	w0, w21, #0x2
  42d384:	str	x0, [sp, #96]
  42d388:	cmp	w22, w24
  42d38c:	b.ne	42d3d0 <ferror@plt+0x29b30>  // b.any
  42d390:	mov	w0, #0xa                   	// #10
  42d394:	bl	403800 <putchar@plt>
  42d398:	add	w21, w21, #0x1
  42d39c:	cmp	w21, #0x59
  42d3a0:	b.ne	42d344 <ferror@plt+0x29aa4>  // b.any
  42d3a4:	mov	w19, w22
  42d3a8:	b	42d2b0 <ferror@plt+0x29a10>
  42d3ac:	mov	w0, #0x50                  	// #80
  42d3b0:	b	42d29c <ferror@plt+0x299fc>
  42d3b4:	ldr	x0, [sp, #136]
  42d3b8:	add	w21, w21, #0x1
  42d3bc:	ldr	x1, [x0, x24]
  42d3c0:	mov	x0, x26
  42d3c4:	add	x24, x24, #0x60
  42d3c8:	bl	4037a0 <printf@plt>
  42d3cc:	b	42d320 <ferror@plt+0x29a80>
  42d3d0:	ldr	x0, [sp, #136]
  42d3d4:	ldr	x2, [sp, #96]
  42d3d8:	add	x1, x0, x25
  42d3dc:	ldr	x0, [x0, x25]
  42d3e0:	add	x1, x1, x2
  42d3e4:	ldrb	w1, [x1, #8]
  42d3e8:	cbz	w1, 42d414 <ferror@plt+0x29b74>
  42d3ec:	adrp	x1, 458000 <_sch_istable+0x1478>
  42d3f0:	ldr	x1, [x1, #3800]
  42d3f4:	bl	402fe0 <fputs@plt>
  42d3f8:	add	w24, w24, #0x1
  42d3fc:	cmp	w22, w24
  42d400:	b.eq	42d40c <ferror@plt+0x29b6c>  // b.none
  42d404:	mov	w0, #0x20                  	// #32
  42d408:	bl	403800 <putchar@plt>
  42d40c:	add	x25, x25, #0x60
  42d410:	b	42d388 <ferror@plt+0x29ae8>
  42d414:	bl	402fd0 <strlen@plt>
  42d418:	mov	w1, w0
  42d41c:	sub	w1, w1, #0x1
  42d420:	cmn	w1, #0x1
  42d424:	b.eq	42d3f8 <ferror@plt+0x29b58>  // b.none
  42d428:	mov	w0, #0x2d                  	// #45
  42d42c:	str	w1, [sp, #108]
  42d430:	bl	403800 <putchar@plt>
  42d434:	ldr	w1, [sp, #108]
  42d438:	b	42d41c <ferror@plt+0x29b7c>
  42d43c:	stp	x29, x30, [sp, #-240]!
  42d440:	mov	x29, sp
  42d444:	stp	x19, x20, [sp, #16]
  42d448:	mov	x20, x0
  42d44c:	mov	x19, x1
  42d450:	str	x21, [sp, #32]
  42d454:	mov	w21, w3
  42d458:	cbz	w2, 42d4d4 <ferror@plt+0x29c34>
  42d45c:	ldr	x0, [x19, #8]
  42d460:	add	x1, sp, #0x70
  42d464:	ldr	x2, [x0, #480]
  42d468:	mov	x0, x19
  42d46c:	blr	x2
  42d470:	cbnz	w0, 42d4d4 <ferror@plt+0x29c34>
  42d474:	ldr	x0, [sp, #200]
  42d478:	str	x0, [sp, #48]
  42d47c:	add	x0, sp, #0x30
  42d480:	bl	4030f0 <ctime@plt>
  42d484:	cbnz	x0, 42d520 <ferror@plt+0x29c80>
  42d488:	mov	w2, #0x5                   	// #5
  42d48c:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42d490:	add	x1, x1, #0x193
  42d494:	bl	403700 <dcgettext@plt>
  42d498:	mov	x1, x0
  42d49c:	add	x0, sp, #0x48
  42d4a0:	bl	403090 <sprintf@plt>
  42d4a4:	ldr	w0, [sp, #128]
  42d4a8:	add	x1, sp, #0x38
  42d4ac:	bl	42d9e4 <ferror@plt+0x2a144>
  42d4b0:	strb	wzr, [sp, #66]
  42d4b4:	ldp	w3, w4, [sp, #136]
  42d4b8:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42d4bc:	ldr	x5, [sp, #160]
  42d4c0:	add	x6, sp, #0x48
  42d4c4:	add	x2, sp, #0x39
  42d4c8:	add	x1, x1, #0x1b2
  42d4cc:	mov	x0, x20
  42d4d0:	bl	403880 <fprintf@plt>
  42d4d4:	ldr	x0, [x19]
  42d4d8:	mov	x1, x20
  42d4dc:	bl	402fe0 <fputs@plt>
  42d4e0:	cbz	w21, 42d504 <ferror@plt+0x29c64>
  42d4e4:	ldrb	w0, [x19, #76]
  42d4e8:	tbz	w0, #7, 42d53c <ferror@plt+0x29c9c>
  42d4ec:	ldr	x2, [x19, #96]
  42d4f0:	cbz	x2, 42d504 <ferror@plt+0x29c64>
  42d4f4:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42d4f8:	mov	x0, x20
  42d4fc:	add	x1, x1, #0x1c6
  42d500:	bl	403880 <fprintf@plt>
  42d504:	mov	x1, x20
  42d508:	mov	w0, #0xa                   	// #10
  42d50c:	bl	4030b0 <fputc@plt>
  42d510:	ldp	x19, x20, [sp, #16]
  42d514:	ldr	x21, [sp, #32]
  42d518:	ldp	x29, x30, [sp], #240
  42d51c:	ret
  42d520:	add	x3, x0, #0x14
  42d524:	add	x2, x0, #0x4
  42d528:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42d52c:	add	x0, sp, #0x48
  42d530:	add	x1, x1, #0x1a7
  42d534:	bl	403090 <sprintf@plt>
  42d538:	b	42d4a4 <ferror@plt+0x29c04>
  42d53c:	ldr	x2, [x19, #88]
  42d540:	b	42d4f0 <ferror@plt+0x29c50>
  42d544:	stp	x29, x30, [sp, #-32]!
  42d548:	mov	x29, sp
  42d54c:	str	x19, [sp, #16]
  42d550:	bl	42cadc <ferror@plt+0x2923c>
  42d554:	mov	x19, x0
  42d558:	bl	403660 <mkstemp@plt>
  42d55c:	cmn	w0, #0x1
  42d560:	b.ne	42d580 <ferror@plt+0x29ce0>  // b.any
  42d564:	mov	x0, x19
  42d568:	mov	x19, #0x0                   	// #0
  42d56c:	bl	403510 <free@plt>
  42d570:	mov	x0, x19
  42d574:	ldr	x19, [sp, #16]
  42d578:	ldp	x29, x30, [sp], #32
  42d57c:	ret
  42d580:	bl	403390 <close@plt>
  42d584:	b	42d570 <ferror@plt+0x29cd0>
  42d588:	stp	x29, x30, [sp, #-16]!
  42d58c:	mov	x29, sp
  42d590:	bl	42cadc <ferror@plt+0x2923c>
  42d594:	ldp	x29, x30, [sp], #16
  42d598:	b	4033d0 <mkdtemp@plt>
  42d59c:	stp	x29, x30, [sp, #-48]!
  42d5a0:	mov	w2, #0x0                   	// #0
  42d5a4:	mov	x29, sp
  42d5a8:	stp	x19, x20, [sp, #16]
  42d5ac:	mov	x20, x0
  42d5b0:	mov	x19, x1
  42d5b4:	add	x1, sp, #0x28
  42d5b8:	bl	402ff0 <bfd_scan_vma@plt>
  42d5bc:	ldr	x1, [sp, #40]
  42d5c0:	ldrb	w1, [x1]
  42d5c4:	cbz	w1, 42d5e8 <ferror@plt+0x29d48>
  42d5c8:	mov	w2, #0x5                   	// #5
  42d5cc:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42d5d0:	mov	x0, #0x0                   	// #0
  42d5d4:	add	x1, x1, #0x1cd
  42d5d8:	bl	403700 <dcgettext@plt>
  42d5dc:	mov	x2, x20
  42d5e0:	mov	x1, x19
  42d5e4:	bl	42ce88 <ferror@plt+0x295e8>
  42d5e8:	ldp	x19, x20, [sp, #16]
  42d5ec:	ldp	x29, x30, [sp], #48
  42d5f0:	ret
  42d5f4:	cbz	x0, 42d6dc <ferror@plt+0x29e3c>
  42d5f8:	stp	x29, x30, [sp, #-176]!
  42d5fc:	mov	x29, sp
  42d600:	add	x1, sp, #0x30
  42d604:	stp	x19, x20, [sp, #16]
  42d608:	mov	x19, x0
  42d60c:	str	x21, [sp, #32]
  42d610:	bl	431898 <warn@@Base+0x3890>
  42d614:	tbz	w0, #31, 42d68c <ferror@plt+0x29dec>
  42d618:	bl	4037d0 <__errno_location@plt>
  42d61c:	mov	x20, x0
  42d620:	ldr	w0, [x0]
  42d624:	mov	w2, #0x5                   	// #5
  42d628:	cmp	w0, #0x2
  42d62c:	b.ne	42d64c <ferror@plt+0x29dac>  // b.any
  42d630:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42d634:	add	x1, x1, #0x1e0
  42d638:	mov	x0, #0x0                   	// #0
  42d63c:	bl	403700 <dcgettext@plt>
  42d640:	mov	x1, x19
  42d644:	bl	42cf00 <ferror@plt+0x29660>
  42d648:	b	42d678 <ferror@plt+0x29dd8>
  42d64c:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42d650:	mov	x0, #0x0                   	// #0
  42d654:	add	x1, x1, #0x1f3
  42d658:	bl	403700 <dcgettext@plt>
  42d65c:	mov	x21, x0
  42d660:	ldr	w0, [x20]
  42d664:	bl	403380 <strerror@plt>
  42d668:	mov	x2, x0
  42d66c:	mov	x1, x19
  42d670:	mov	x0, x21
  42d674:	bl	42cf00 <ferror@plt+0x29660>
  42d678:	mov	x0, #0xffffffffffffffff    	// #-1
  42d67c:	ldp	x19, x20, [sp, #16]
  42d680:	ldr	x21, [sp, #32]
  42d684:	ldp	x29, x30, [sp], #176
  42d688:	ret
  42d68c:	ldr	w0, [sp, #64]
  42d690:	and	w0, w0, #0xf000
  42d694:	cmp	w0, #0x4, lsl #12
  42d698:	b.ne	42d6ac <ferror@plt+0x29e0c>  // b.any
  42d69c:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42d6a0:	mov	w2, #0x5                   	// #5
  42d6a4:	add	x1, x1, #0x21f
  42d6a8:	b	42d638 <ferror@plt+0x29d98>
  42d6ac:	cmp	w0, #0x8, lsl #12
  42d6b0:	b.eq	42d6c4 <ferror@plt+0x29e24>  // b.none
  42d6b4:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42d6b8:	mov	w2, #0x5                   	// #5
  42d6bc:	add	x1, x1, #0x23c
  42d6c0:	b	42d638 <ferror@plt+0x29d98>
  42d6c4:	ldr	x0, [sp, #96]
  42d6c8:	tbz	x0, #63, 42d67c <ferror@plt+0x29ddc>
  42d6cc:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42d6d0:	mov	w2, #0x5                   	// #5
  42d6d4:	add	x1, x1, #0x262
  42d6d8:	b	42d638 <ferror@plt+0x29d98>
  42d6dc:	mov	x0, #0xffffffffffffffff    	// #-1
  42d6e0:	ret
  42d6e4:	stp	x29, x30, [sp, #-48]!
  42d6e8:	mov	x29, sp
  42d6ec:	stp	x19, x20, [sp, #16]
  42d6f0:	stp	x21, x22, [sp, #32]
  42d6f4:	cbnz	x0, 42d718 <ferror@plt+0x29e78>
  42d6f8:	adrp	x3, 43e000 <warn@@Base+0xfff8>
  42d6fc:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42d700:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42d704:	add	x3, x3, #0x2d1
  42d708:	add	x1, x1, #0x29c
  42d70c:	add	x0, x0, #0x2b4
  42d710:	mov	w2, #0x281                 	// #641
  42d714:	bl	4037c0 <__assert_fail@plt>
  42d718:	mov	x20, x0
  42d71c:	ldr	x0, [x0, #208]
  42d720:	cbz	x0, 42d72c <ferror@plt+0x29e8c>
  42d724:	ldrb	w1, [x0, #76]
  42d728:	tbz	w1, #7, 42d740 <ferror@plt+0x29ea0>
  42d72c:	ldr	x0, [x20]
  42d730:	ldp	x19, x20, [sp, #16]
  42d734:	ldp	x21, x22, [sp, #32]
  42d738:	ldp	x29, x30, [sp], #48
  42d73c:	ret
  42d740:	ldr	x0, [x0]
  42d744:	bl	402fd0 <strlen@plt>
  42d748:	mov	x19, x0
  42d74c:	ldr	x0, [x20]
  42d750:	bl	402fd0 <strlen@plt>
  42d754:	add	x19, x19, x0
  42d758:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  42d75c:	add	x19, x19, #0x3
  42d760:	add	x22, x0, #0x228
  42d764:	mov	x21, x0
  42d768:	ldr	x1, [x0, #552]
  42d76c:	cmp	x1, x19
  42d770:	b.cs	42d790 <ferror@plt+0x29ef0>  // b.hs, b.nlast
  42d774:	cbz	x1, 42d780 <ferror@plt+0x29ee0>
  42d778:	ldr	x0, [x22, #8]
  42d77c:	bl	403510 <free@plt>
  42d780:	add	x0, x19, x19, lsr #1
  42d784:	str	x0, [x21, #552]
  42d788:	bl	403290 <xmalloc@plt>
  42d78c:	str	x0, [x22, #8]
  42d790:	ldr	x0, [x20, #208]
  42d794:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42d798:	ldr	x3, [x20]
  42d79c:	add	x1, x1, #0x2c1
  42d7a0:	ldr	x2, [x0]
  42d7a4:	ldr	x0, [x22, #8]
  42d7a8:	bl	403090 <sprintf@plt>
  42d7ac:	ldr	x0, [x22, #8]
  42d7b0:	b	42d730 <ferror@plt+0x29e90>
  42d7b4:	stp	x29, x30, [sp, #-288]!
  42d7b8:	mov	x29, sp
  42d7bc:	stp	x19, x20, [sp, #16]
  42d7c0:	mov	x20, x0
  42d7c4:	stp	x21, x22, [sp, #32]
  42d7c8:	mov	x21, x1
  42d7cc:	stp	x23, x24, [sp, #48]
  42d7d0:	mov	x24, x2
  42d7d4:	mov	x23, x3
  42d7d8:	str	q0, [sp, #128]
  42d7dc:	str	q1, [sp, #144]
  42d7e0:	str	q2, [sp, #160]
  42d7e4:	str	q3, [sp, #176]
  42d7e8:	str	q4, [sp, #192]
  42d7ec:	str	q5, [sp, #208]
  42d7f0:	str	q6, [sp, #224]
  42d7f4:	str	q7, [sp, #240]
  42d7f8:	stp	x4, x5, [sp, #256]
  42d7fc:	stp	x6, x7, [sp, #272]
  42d800:	bl	403250 <bfd_get_error@plt>
  42d804:	cbnz	w0, 42d8f0 <ferror@plt+0x2a050>
  42d808:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42d80c:	mov	w2, #0x5                   	// #5
  42d810:	add	x1, x1, #0x5e
  42d814:	mov	x0, #0x0                   	// #0
  42d818:	bl	403700 <dcgettext@plt>
  42d81c:	mov	x22, x0
  42d820:	adrp	x0, 458000 <_sch_istable+0x1478>
  42d824:	adrp	x19, 458000 <_sch_istable+0x1478>
  42d828:	ldr	x0, [x0, #3800]
  42d82c:	bl	4035f0 <fflush@plt>
  42d830:	add	x0, sp, #0x120
  42d834:	stp	x0, x0, [sp, #96]
  42d838:	add	x0, sp, #0x100
  42d83c:	str	x0, [sp, #112]
  42d840:	mov	w0, #0xffffffe0            	// #-32
  42d844:	str	w0, [sp, #120]
  42d848:	mov	w0, #0xffffff80            	// #-128
  42d84c:	str	w0, [sp, #124]
  42d850:	adrp	x0, 45c000 <_bfd_std_section+0x3120>
  42d854:	ldr	x1, [x19, #3776]
  42d858:	ldr	x0, [x0, #672]
  42d85c:	bl	402fe0 <fputs@plt>
  42d860:	cbz	x21, 42d8f8 <ferror@plt+0x2a058>
  42d864:	cbnz	x20, 42d874 <ferror@plt+0x29fd4>
  42d868:	mov	x0, x21
  42d86c:	bl	42d6e4 <ferror@plt+0x29e44>
  42d870:	mov	x20, x0
  42d874:	cbz	x24, 42d8f8 <ferror@plt+0x2a058>
  42d878:	ldr	x3, [x24]
  42d87c:	cbz	x3, 42d8f8 <ferror@plt+0x2a058>
  42d880:	ldr	x0, [x19, #3776]
  42d884:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42d888:	mov	x2, x20
  42d88c:	add	x1, x1, #0x2c8
  42d890:	bl	403880 <fprintf@plt>
  42d894:	cbz	x23, 42d8c8 <ferror@plt+0x2a028>
  42d898:	ldr	x1, [x19, #3776]
  42d89c:	adrp	x0, 43c000 <warn@@Base+0xdff8>
  42d8a0:	add	x0, x0, #0xa3e
  42d8a4:	bl	402fe0 <fputs@plt>
  42d8a8:	ldp	x0, x1, [sp, #96]
  42d8ac:	stp	x0, x1, [sp, #64]
  42d8b0:	add	x2, sp, #0x40
  42d8b4:	ldp	x0, x1, [sp, #112]
  42d8b8:	stp	x0, x1, [sp, #80]
  42d8bc:	ldr	x0, [x19, #3776]
  42d8c0:	mov	x1, x23
  42d8c4:	bl	403790 <vfprintf@plt>
  42d8c8:	ldr	x0, [x19, #3776]
  42d8cc:	mov	x2, x22
  42d8d0:	adrp	x1, 435000 <warn@@Base+0x6ff8>
  42d8d4:	add	x1, x1, #0x7c4
  42d8d8:	bl	403880 <fprintf@plt>
  42d8dc:	ldp	x19, x20, [sp, #16]
  42d8e0:	ldp	x21, x22, [sp, #32]
  42d8e4:	ldp	x23, x24, [sp, #48]
  42d8e8:	ldp	x29, x30, [sp], #288
  42d8ec:	ret
  42d8f0:	bl	4036e0 <bfd_errmsg@plt>
  42d8f4:	b	42d81c <ferror@plt+0x29f7c>
  42d8f8:	ldr	x0, [x19, #3776]
  42d8fc:	mov	x2, x20
  42d900:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42d904:	add	x1, x1, #0xd2
  42d908:	bl	403880 <fprintf@plt>
  42d90c:	b	42d894 <ferror@plt+0x29ff4>
  42d910:	ldrb	w1, [x0]
  42d914:	cmp	w1, #0x2f
  42d918:	b.ne	42d974 <ferror@plt+0x2a0d4>  // b.any
  42d91c:	mov	w0, #0x0                   	// #0
  42d920:	b	42d980 <ferror@plt+0x2a0e0>
  42d924:	cmp	w1, #0x2e
  42d928:	b.ne	42d958 <ferror@plt+0x2a0b8>  // b.any
  42d92c:	ldrb	w1, [x0, #1]
  42d930:	cmp	w1, #0x2e
  42d934:	b.eq	42d940 <ferror@plt+0x2a0a0>  // b.none
  42d938:	add	x0, x0, #0x1
  42d93c:	b	42d958 <ferror@plt+0x2a0b8>
  42d940:	add	x1, x0, #0x2
  42d944:	ldrb	w0, [x0, #2]
  42d948:	cbz	w0, 42d91c <ferror@plt+0x2a07c>
  42d94c:	cmp	w0, #0x2f
  42d950:	b.eq	42d91c <ferror@plt+0x2a07c>  // b.none
  42d954:	mov	x0, x1
  42d958:	ldrb	w1, [x0]
  42d95c:	cmp	w1, #0x2f
  42d960:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  42d964:	b.ne	42d938 <ferror@plt+0x2a098>  // b.any
  42d968:	ldrb	w1, [x0]
  42d96c:	cmp	w1, #0x2f
  42d970:	b.eq	42d984 <ferror@plt+0x2a0e4>  // b.none
  42d974:	ldrb	w1, [x0]
  42d978:	cbnz	w1, 42d924 <ferror@plt+0x2a084>
  42d97c:	mov	w0, #0x1                   	// #1
  42d980:	ret
  42d984:	add	x0, x0, #0x1
  42d988:	b	42d968 <ferror@plt+0x2a0c8>
  42d98c:	stp	x29, x30, [sp, #-16]!
  42d990:	mov	x1, x0
  42d994:	adrp	x2, 43e000 <warn@@Base+0xfff8>
  42d998:	mov	x29, sp
  42d99c:	add	x2, x2, #0x169
  42d9a0:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42d9a4:	add	x0, x0, #0x2ea
  42d9a8:	bl	4037a0 <printf@plt>
  42d9ac:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42d9b0:	add	x1, x1, #0x2f5
  42d9b4:	mov	w2, #0x5                   	// #5
  42d9b8:	mov	x0, #0x0                   	// #0
  42d9bc:	bl	403700 <dcgettext@plt>
  42d9c0:	bl	4037a0 <printf@plt>
  42d9c4:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42d9c8:	add	x1, x1, #0x328
  42d9cc:	mov	w2, #0x5                   	// #5
  42d9d0:	mov	x0, #0x0                   	// #0
  42d9d4:	bl	403700 <dcgettext@plt>
  42d9d8:	bl	4037a0 <printf@plt>
  42d9dc:	mov	w0, #0x0                   	// #0
  42d9e0:	bl	403000 <exit@plt>
  42d9e4:	and	x2, x0, #0xf000
  42d9e8:	cmp	x2, #0x4, lsl #12
  42d9ec:	b.eq	42daec <ferror@plt+0x2a24c>  // b.none
  42d9f0:	cmp	x2, #0xa, lsl #12
  42d9f4:	b.eq	42daf4 <ferror@plt+0x2a254>  // b.none
  42d9f8:	cmp	x2, #0x6, lsl #12
  42d9fc:	b.eq	42dafc <ferror@plt+0x2a25c>  // b.none
  42da00:	cmp	x2, #0x2, lsl #12
  42da04:	b.eq	42db04 <ferror@plt+0x2a264>  // b.none
  42da08:	cmp	x2, #0xc, lsl #12
  42da0c:	b.eq	42db0c <ferror@plt+0x2a26c>  // b.none
  42da10:	cmp	x2, #0x1, lsl #12
  42da14:	mov	w3, #0x2d                  	// #45
  42da18:	mov	w2, #0x70                  	// #112
  42da1c:	csel	w2, w2, w3, eq  // eq = none
  42da20:	tst	x0, #0x100
  42da24:	mov	w5, #0x72                  	// #114
  42da28:	strb	w2, [x1]
  42da2c:	mov	w2, #0x2d                  	// #45
  42da30:	csel	w3, w5, w2, ne  // ne = any
  42da34:	tst	x0, #0x80
  42da38:	mov	w4, #0x77                  	// #119
  42da3c:	strb	w3, [x1, #1]
  42da40:	csel	w3, w4, w2, ne  // ne = any
  42da44:	tst	x0, #0x40
  42da48:	strb	w3, [x1, #2]
  42da4c:	mov	w3, #0x78                  	// #120
  42da50:	csel	w7, w3, w2, ne  // ne = any
  42da54:	tst	x0, #0x20
  42da58:	csel	w6, w5, w2, ne  // ne = any
  42da5c:	tst	x0, #0x10
  42da60:	strb	w6, [x1, #4]
  42da64:	csel	w6, w4, w2, ne  // ne = any
  42da68:	tst	x0, #0x8
  42da6c:	strb	w6, [x1, #5]
  42da70:	csel	w6, w3, w2, ne  // ne = any
  42da74:	tst	x0, #0x4
  42da78:	csel	w5, w5, w2, ne  // ne = any
  42da7c:	tst	x0, #0x2
  42da80:	csel	w4, w4, w2, ne  // ne = any
  42da84:	tst	x0, #0x1
  42da88:	csel	w2, w3, w2, ne  // ne = any
  42da8c:	strb	w7, [x1, #3]
  42da90:	strb	w6, [x1, #6]
  42da94:	strb	w5, [x1, #7]
  42da98:	strb	w4, [x1, #8]
  42da9c:	strb	w2, [x1, #9]
  42daa0:	tbz	w0, #11, 42dab8 <ferror@plt+0x2a218>
  42daa4:	cmp	w7, w3
  42daa8:	mov	w4, #0x73                  	// #115
  42daac:	mov	w3, #0x53                  	// #83
  42dab0:	csel	w3, w3, w4, ne  // ne = any
  42dab4:	strb	w3, [x1, #3]
  42dab8:	tbz	w0, #10, 42dad0 <ferror@plt+0x2a230>
  42dabc:	cmp	w6, #0x78
  42dac0:	mov	w3, #0x53                  	// #83
  42dac4:	mov	w4, #0x73                  	// #115
  42dac8:	csel	w3, w3, w4, ne  // ne = any
  42dacc:	strb	w3, [x1, #6]
  42dad0:	tbz	w0, #9, 42dae8 <ferror@plt+0x2a248>
  42dad4:	cmp	w2, #0x78
  42dad8:	mov	w0, #0x54                  	// #84
  42dadc:	mov	w2, #0x74                  	// #116
  42dae0:	csel	w0, w0, w2, ne  // ne = any
  42dae4:	strb	w0, [x1, #9]
  42dae8:	ret
  42daec:	mov	w2, #0x64                  	// #100
  42daf0:	b	42da20 <ferror@plt+0x2a180>
  42daf4:	mov	w2, #0x6c                  	// #108
  42daf8:	b	42da20 <ferror@plt+0x2a180>
  42dafc:	mov	w2, #0x62                  	// #98
  42db00:	b	42da20 <ferror@plt+0x2a180>
  42db04:	mov	w2, #0x63                  	// #99
  42db08:	b	42da20 <ferror@plt+0x2a180>
  42db0c:	mov	w2, #0x73                  	// #115
  42db10:	b	42da20 <ferror@plt+0x2a180>

000000000042db14 <error@@Base>:
  42db14:	stp	x29, x30, [sp, #-304]!
  42db18:	mov	x29, sp
  42db1c:	stp	x19, x20, [sp, #16]
  42db20:	mov	x19, x0
  42db24:	adrp	x0, 458000 <_sch_istable+0x1478>
  42db28:	str	x21, [sp, #32]
  42db2c:	adrp	x20, 458000 <_sch_istable+0x1478>
  42db30:	ldr	x0, [x0, #3800]
  42db34:	str	q0, [sp, #112]
  42db38:	str	q1, [sp, #128]
  42db3c:	str	q2, [sp, #144]
  42db40:	str	q3, [sp, #160]
  42db44:	str	q4, [sp, #176]
  42db48:	str	q5, [sp, #192]
  42db4c:	str	q6, [sp, #208]
  42db50:	str	q7, [sp, #224]
  42db54:	stp	x1, x2, [sp, #248]
  42db58:	stp	x3, x4, [sp, #264]
  42db5c:	stp	x5, x6, [sp, #280]
  42db60:	str	x7, [sp, #296]
  42db64:	bl	4035f0 <fflush@plt>
  42db68:	add	x0, sp, #0x130
  42db6c:	stp	x0, x0, [sp, #80]
  42db70:	add	x0, sp, #0xf0
  42db74:	str	x0, [sp, #96]
  42db78:	mov	w0, #0xffffffc8            	// #-56
  42db7c:	str	w0, [sp, #104]
  42db80:	mov	w0, #0xffffff80            	// #-128
  42db84:	ldr	x21, [x20, #3776]
  42db88:	mov	w2, #0x5                   	// #5
  42db8c:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42db90:	add	x1, x1, #0x3ec
  42db94:	str	w0, [sp, #108]
  42db98:	mov	x0, #0x0                   	// #0
  42db9c:	bl	403700 <dcgettext@plt>
  42dba0:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  42dba4:	ldr	x2, [x1, #672]
  42dba8:	mov	x1, x0
  42dbac:	mov	x0, x21
  42dbb0:	bl	403880 <fprintf@plt>
  42dbb4:	ldp	x0, x1, [sp, #80]
  42dbb8:	stp	x0, x1, [sp, #48]
  42dbbc:	add	x2, sp, #0x30
  42dbc0:	ldp	x0, x1, [sp, #96]
  42dbc4:	stp	x0, x1, [sp, #64]
  42dbc8:	ldr	x0, [x20, #3776]
  42dbcc:	mov	x1, x19
  42dbd0:	bl	403790 <vfprintf@plt>
  42dbd4:	ldp	x19, x20, [sp, #16]
  42dbd8:	ldr	x21, [sp, #32]
  42dbdc:	ldp	x29, x30, [sp], #304
  42dbe0:	ret
  42dbe4:	sub	w2, w1, #0x1
  42dbe8:	cmp	w2, #0x7
  42dbec:	b.hi	42dcf4 <error@@Base+0x1e0>  // b.pmore
  42dbf0:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42dbf4:	add	x1, x1, #0x900
  42dbf8:	ldrb	w1, [x1, w2, uxtw]
  42dbfc:	adr	x2, 42dc08 <error@@Base+0xf4>
  42dc00:	add	x1, x2, w1, sxtb #2
  42dc04:	br	x1
  42dc08:	ldrb	w0, [x0]
  42dc0c:	ret
  42dc10:	ldrh	w0, [x0]
  42dc14:	rev16	w0, w0
  42dc18:	and	x0, x0, #0xffff
  42dc1c:	ret
  42dc20:	ldrb	w2, [x0]
  42dc24:	ldrb	w1, [x0, #1]
  42dc28:	ldrb	w0, [x0, #2]
  42dc2c:	lsl	x2, x2, #16
  42dc30:	orr	x1, x2, x1, lsl #8
  42dc34:	orr	x0, x1, x0
  42dc38:	ret
  42dc3c:	ldr	w0, [x0]
  42dc40:	rev	w0, w0
  42dc44:	ret
  42dc48:	ldrb	w2, [x0, #2]
  42dc4c:	ldrb	w1, [x0, #3]
  42dc50:	ldrb	w3, [x0]
  42dc54:	lsl	x2, x2, #16
  42dc58:	orr	x1, x2, x1, lsl #8
  42dc5c:	ldrb	w2, [x0, #1]
  42dc60:	lsl	x3, x3, #32
  42dc64:	ldrb	w0, [x0, #4]
  42dc68:	orr	x2, x3, x2, lsl #24
  42dc6c:	orr	x1, x1, x2
  42dc70:	b	42dc34 <error@@Base+0x120>
  42dc74:	ldrb	w2, [x0, #3]
  42dc78:	ldrb	w1, [x0, #4]
  42dc7c:	ldrb	w3, [x0, #1]
  42dc80:	lsl	x2, x2, #16
  42dc84:	orr	x1, x2, x1, lsl #8
  42dc88:	ldrb	w2, [x0, #2]
  42dc8c:	lsl	x3, x3, #32
  42dc90:	orr	x2, x3, x2, lsl #24
  42dc94:	orr	x1, x1, x2
  42dc98:	ldrb	w2, [x0]
  42dc9c:	ldrb	w0, [x0, #5]
  42dca0:	orr	x0, x0, x2, lsl #40
  42dca4:	b	42dc34 <error@@Base+0x120>
  42dca8:	ldrb	w2, [x0, #4]
  42dcac:	ldrb	w1, [x0, #5]
  42dcb0:	ldrb	w3, [x0, #2]
  42dcb4:	lsl	x2, x2, #16
  42dcb8:	orr	x1, x2, x1, lsl #8
  42dcbc:	ldrb	w2, [x0, #3]
  42dcc0:	lsl	x3, x3, #32
  42dcc4:	orr	x2, x3, x2, lsl #24
  42dcc8:	ldrb	w3, [x0]
  42dccc:	orr	x1, x1, x2
  42dcd0:	ldrb	w2, [x0, #1]
  42dcd4:	ldrb	w0, [x0, #6]
  42dcd8:	lsl	x3, x3, #48
  42dcdc:	orr	x2, x3, x2, lsl #40
  42dce0:	orr	x1, x1, x2
  42dce4:	b	42dc34 <error@@Base+0x120>
  42dce8:	ldr	x0, [x0]
  42dcec:	rev	x0, x0
  42dcf0:	ret
  42dcf4:	stp	x29, x30, [sp, #-32]!
  42dcf8:	mov	w2, #0x5                   	// #5
  42dcfc:	mov	x0, #0x0                   	// #0
  42dd00:	mov	x29, sp
  42dd04:	str	x19, [sp, #16]
  42dd08:	mov	w19, w1
  42dd0c:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42dd10:	add	x1, x1, #0x3f8
  42dd14:	bl	403700 <dcgettext@plt>
  42dd18:	mov	w1, w19
  42dd1c:	bl	42db14 <error@@Base>
  42dd20:	bl	403400 <abort@plt>
  42dd24:	stp	x29, x30, [sp, #-112]!
  42dd28:	mov	x29, sp
  42dd2c:	stp	x19, x20, [sp, #16]
  42dd30:	mov	x19, x0
  42dd34:	add	x0, x0, #0x88
  42dd38:	stp	x21, x22, [sp, #32]
  42dd3c:	mov	w22, w1
  42dd40:	mov	w21, w2
  42dd44:	stp	x23, x24, [sp, #48]
  42dd48:	mov	w2, #0xa                   	// #10
  42dd4c:	mov	x1, #0x0                   	// #0
  42dd50:	stp	x25, x26, [sp, #64]
  42dd54:	str	x27, [sp, #80]
  42dd58:	ldrb	w23, [x0, #10]
  42dd5c:	strb	wzr, [x0, #10]
  42dd60:	bl	402fc0 <strtoul@plt>
  42dd64:	strb	w23, [x19, #146]
  42dd68:	mov	x20, x0
  42dd6c:	tbz	x0, #63, 42dd98 <error@@Base+0x284>
  42dd70:	mov	w2, #0x5                   	// #5
  42dd74:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42dd78:	mov	x0, #0x0                   	// #0
  42dd7c:	add	x1, x1, #0x413
  42dd80:	bl	403700 <dcgettext@plt>
  42dd84:	ldr	x1, [x19]
  42dd88:	mov	x2, x20
  42dd8c:	bl	42db14 <error@@Base>
  42dd90:	mov	w21, #0x0                   	// #0
  42dd94:	b	42dde4 <error@@Base+0x2d0>
  42dd98:	add	x20, x0, #0x1
  42dd9c:	ldr	x0, [x19, #72]
  42dda0:	and	x20, x20, #0xfffffffffffffffe
  42dda4:	add	x0, x0, #0x3c
  42dda8:	add	x0, x0, x20
  42ddac:	str	x0, [x19, #72]
  42ddb0:	cbnz	w21, 42de04 <error@@Base+0x2f0>
  42ddb4:	ldr	x0, [x19, #8]
  42ddb8:	mov	x1, x20
  42ddbc:	mov	w2, #0x1                   	// #1
  42ddc0:	bl	4033f0 <fseek@plt>
  42ddc4:	cbz	w0, 42dfd0 <error@@Base+0x4bc>
  42ddc8:	mov	w2, #0x5                   	// #5
  42ddcc:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42ddd0:	mov	x0, #0x0                   	// #0
  42ddd4:	add	x1, x1, #0x439
  42ddd8:	bl	403700 <dcgettext@plt>
  42dddc:	ldr	x1, [x19]
  42dde0:	bl	42db14 <error@@Base>
  42dde4:	mov	w0, w21
  42dde8:	ldp	x19, x20, [sp, #16]
  42ddec:	ldp	x21, x22, [sp, #32]
  42ddf0:	ldp	x23, x24, [sp, #48]
  42ddf4:	ldp	x25, x26, [sp, #64]
  42ddf8:	ldr	x27, [sp, #80]
  42ddfc:	ldp	x29, x30, [sp], #112
  42de00:	ret
  42de04:	mov	w23, w22
  42de08:	cmp	x20, w22, uxtw
  42de0c:	b.cs	42de30 <error@@Base+0x31c>  // b.hs, b.nlast
  42de10:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42de14:	add	x1, x1, #0x462
  42de18:	mov	w2, #0x5                   	// #5
  42de1c:	mov	x0, #0x0                   	// #0
  42de20:	bl	403700 <dcgettext@plt>
  42de24:	ldr	x1, [x19]
  42de28:	bl	42db14 <error@@Base>
  42de2c:	b	42dd90 <error@@Base+0x27c>
  42de30:	ldr	x3, [x19, #8]
  42de34:	mov	x2, x23
  42de38:	add	x0, sp, #0x68
  42de3c:	mov	x1, #0x1                   	// #1
  42de40:	bl	4034f0 <fread@plt>
  42de44:	cmp	x23, x0
  42de48:	b.eq	42de5c <error@@Base+0x348>  // b.none
  42de4c:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42de50:	mov	w2, #0x5                   	// #5
  42de54:	add	x1, x1, #0x482
  42de58:	b	42de1c <error@@Base+0x308>
  42de5c:	mov	w1, w22
  42de60:	add	x0, sp, #0x68
  42de64:	bl	42dbe4 <error@@Base+0xd0>
  42de68:	mov	x24, x0
  42de6c:	mul	x0, x23, x0
  42de70:	str	x24, [x19, #16]
  42de74:	sub	x20, x20, x23
  42de78:	cmp	x0, x20
  42de7c:	b.hi	42de88 <error@@Base+0x374>  // b.pmore
  42de80:	cmp	x24, x20
  42de84:	b.ls	42deb4 <error@@Base+0x3a0>  // b.plast
  42de88:	mov	w2, #0x5                   	// #5
  42de8c:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42de90:	mov	x0, #0x0                   	// #0
  42de94:	add	x1, x1, #0x4a4
  42de98:	bl	403700 <dcgettext@plt>
  42de9c:	ldr	x1, [x19]
  42dea0:	mov	x4, x20
  42dea4:	ldr	x2, [x19, #16]
  42dea8:	mov	w3, w22
  42deac:	bl	42db14 <error@@Base>
  42deb0:	b	42dd90 <error@@Base+0x27c>
  42deb4:	bl	4031c0 <malloc@plt>
  42deb8:	mov	x21, x0
  42debc:	cbnz	x0, 42ded8 <error@@Base+0x3c4>
  42dec0:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42dec4:	add	x1, x1, #0x505
  42dec8:	mov	w2, #0x5                   	// #5
  42decc:	bl	403700 <dcgettext@plt>
  42ded0:	bl	42db14 <error@@Base>
  42ded4:	b	42dd90 <error@@Base+0x27c>
  42ded8:	ldr	x3, [x19, #8]
  42dedc:	mov	x1, x23
  42dee0:	mov	x2, x24
  42dee4:	bl	4034f0 <fread@plt>
  42dee8:	ldr	x1, [x19, #16]
  42deec:	cmp	x1, x0
  42def0:	b.eq	42df00 <error@@Base+0x3ec>  // b.none
  42def4:	mov	x0, x21
  42def8:	bl	403510 <free@plt>
  42defc:	b	42de4c <error@@Base+0x338>
  42df00:	msub	x20, x23, x1, x20
  42df04:	lsl	x0, x1, #3
  42df08:	bl	4031c0 <malloc@plt>
  42df0c:	str	x0, [x19, #24]
  42df10:	cbz	x0, 42df44 <error@@Base+0x430>
  42df14:	mov	x25, x21
  42df18:	mov	x24, #0x0                   	// #0
  42df1c:	ldr	x0, [x19, #16]
  42df20:	cmp	x0, x24
  42df24:	b.hi	42df60 <error@@Base+0x44c>  // b.pmore
  42df28:	mov	x0, x21
  42df2c:	bl	403510 <free@plt>
  42df30:	cbnz	x20, 42df84 <error@@Base+0x470>
  42df34:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42df38:	mov	w2, #0x5                   	// #5
  42df3c:	add	x1, x1, #0x580
  42df40:	b	42de1c <error@@Base+0x308>
  42df44:	mov	x0, x21
  42df48:	bl	403510 <free@plt>
  42df4c:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42df50:	mov	w2, #0x5                   	// #5
  42df54:	add	x1, x1, #0x53f
  42df58:	mov	x0, #0x0                   	// #0
  42df5c:	b	42decc <error@@Base+0x3b8>
  42df60:	ldr	x27, [x19, #24]
  42df64:	lsl	x26, x24, #3
  42df68:	mov	x0, x25
  42df6c:	mov	w1, w22
  42df70:	add	x24, x24, #0x1
  42df74:	bl	42dbe4 <error@@Base+0xd0>
  42df78:	add	x25, x25, x23
  42df7c:	str	x0, [x27, x26]
  42df80:	b	42df1c <error@@Base+0x408>
  42df84:	mov	x0, x20
  42df88:	bl	4031c0 <malloc@plt>
  42df8c:	str	x0, [x19, #32]
  42df90:	cbnz	x0, 42dfa4 <error@@Base+0x490>
  42df94:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42df98:	mov	w2, #0x5                   	// #5
  42df9c:	add	x1, x1, #0x5ad
  42dfa0:	b	42decc <error@@Base+0x3b8>
  42dfa4:	ldr	x3, [x19, #8]
  42dfa8:	str	x20, [x19, #40]
  42dfac:	mov	x2, x20
  42dfb0:	mov	x1, #0x1                   	// #1
  42dfb4:	bl	4034f0 <fread@plt>
  42dfb8:	cmp	x20, x0
  42dfbc:	b.eq	42dfd0 <error@@Base+0x4bc>  // b.none
  42dfc0:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42dfc4:	mov	w2, #0x5                   	// #5
  42dfc8:	add	x1, x1, #0x5ed
  42dfcc:	b	42de1c <error@@Base+0x308>
  42dfd0:	ldr	x3, [x19, #8]
  42dfd4:	add	x0, x19, #0x58
  42dfd8:	mov	x2, #0x3c                  	// #60
  42dfdc:	mov	x1, #0x1                   	// #1
  42dfe0:	bl	4034f0 <fread@plt>
  42dfe4:	cmp	x0, #0x3c
  42dfe8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  42dfec:	b.eq	42e000 <error@@Base+0x4ec>  // b.none
  42dff0:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42dff4:	mov	w2, #0x5                   	// #5
  42dff8:	add	x1, x1, #0x61c
  42dffc:	b	42de1c <error@@Base+0x308>
  42e000:	mov	w21, #0x1                   	// #1
  42e004:	b	42dde4 <error@@Base+0x2d0>

000000000042e008 <warn@@Base>:
  42e008:	stp	x29, x30, [sp, #-304]!
  42e00c:	mov	x29, sp
  42e010:	stp	x19, x20, [sp, #16]
  42e014:	mov	x19, x0
  42e018:	adrp	x0, 458000 <_sch_istable+0x1478>
  42e01c:	str	x21, [sp, #32]
  42e020:	adrp	x20, 458000 <_sch_istable+0x1478>
  42e024:	ldr	x0, [x0, #3800]
  42e028:	str	q0, [sp, #112]
  42e02c:	str	q1, [sp, #128]
  42e030:	str	q2, [sp, #144]
  42e034:	str	q3, [sp, #160]
  42e038:	str	q4, [sp, #176]
  42e03c:	str	q5, [sp, #192]
  42e040:	str	q6, [sp, #208]
  42e044:	str	q7, [sp, #224]
  42e048:	stp	x1, x2, [sp, #248]
  42e04c:	stp	x3, x4, [sp, #264]
  42e050:	stp	x5, x6, [sp, #280]
  42e054:	str	x7, [sp, #296]
  42e058:	bl	4035f0 <fflush@plt>
  42e05c:	add	x0, sp, #0x130
  42e060:	stp	x0, x0, [sp, #80]
  42e064:	add	x0, sp, #0xf0
  42e068:	str	x0, [sp, #96]
  42e06c:	mov	w0, #0xffffffc8            	// #-56
  42e070:	str	w0, [sp, #104]
  42e074:	mov	w0, #0xffffff80            	// #-128
  42e078:	ldr	x21, [x20, #3776]
  42e07c:	mov	w2, #0x5                   	// #5
  42e080:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42e084:	add	x1, x1, #0x657
  42e088:	str	w0, [sp, #108]
  42e08c:	mov	x0, #0x0                   	// #0
  42e090:	bl	403700 <dcgettext@plt>
  42e094:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  42e098:	ldr	x2, [x1, #672]
  42e09c:	mov	x1, x0
  42e0a0:	mov	x0, x21
  42e0a4:	bl	403880 <fprintf@plt>
  42e0a8:	ldp	x0, x1, [sp, #80]
  42e0ac:	stp	x0, x1, [sp, #48]
  42e0b0:	add	x2, sp, #0x30
  42e0b4:	ldp	x0, x1, [sp, #96]
  42e0b8:	stp	x0, x1, [sp, #64]
  42e0bc:	ldr	x0, [x20, #3776]
  42e0c0:	mov	x1, x19
  42e0c4:	bl	403790 <vfprintf@plt>
  42e0c8:	ldp	x19, x20, [sp, #16]
  42e0cc:	ldr	x21, [sp, #32]
  42e0d0:	ldp	x29, x30, [sp], #304
  42e0d4:	ret
  42e0d8:	stp	x29, x30, [sp, #-32]!
  42e0dc:	sub	w3, w2, #0x1
  42e0e0:	cmp	w3, #0x7
  42e0e4:	mov	x29, sp
  42e0e8:	str	x19, [sp, #16]
  42e0ec:	mov	w19, w2
  42e0f0:	b.hi	42e154 <warn@@Base+0x14c>  // b.pmore
  42e0f4:	adrp	x2, 43e000 <warn@@Base+0xfff8>
  42e0f8:	add	x2, x2, #0x908
  42e0fc:	ldrb	w2, [x2, w3, uxtw]
  42e100:	adr	x3, 42e10c <warn@@Base+0x104>
  42e104:	add	x2, x3, w2, sxtb #2
  42e108:	br	x2
  42e10c:	lsr	x2, x1, #56
  42e110:	strb	w2, [x0, #7]
  42e114:	lsr	x2, x1, #48
  42e118:	strb	w2, [x0, #6]
  42e11c:	lsr	x2, x1, #40
  42e120:	strb	w2, [x0, #5]
  42e124:	lsr	x2, x1, #32
  42e128:	strb	w2, [x0, #4]
  42e12c:	lsr	x2, x1, #24
  42e130:	strb	w2, [x0, #3]
  42e134:	lsr	x2, x1, #16
  42e138:	strb	w2, [x0, #2]
  42e13c:	lsr	x2, x1, #8
  42e140:	strb	w2, [x0, #1]
  42e144:	strb	w1, [x0]
  42e148:	ldr	x19, [sp, #16]
  42e14c:	ldp	x29, x30, [sp], #32
  42e150:	ret
  42e154:	mov	w2, #0x5                   	// #5
  42e158:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42e15c:	mov	x0, #0x0                   	// #0
  42e160:	add	x1, x1, #0x3f8
  42e164:	bl	403700 <dcgettext@plt>
  42e168:	mov	w1, w19
  42e16c:	bl	42db14 <error@@Base>
  42e170:	bl	403400 <abort@plt>
  42e174:	stp	x29, x30, [sp, #-32]!
  42e178:	sub	w3, w2, #0x1
  42e17c:	cmp	w3, #0x7
  42e180:	mov	x29, sp
  42e184:	str	x19, [sp, #16]
  42e188:	mov	w19, w2
  42e18c:	b.hi	42e1dc <warn@@Base+0x1d4>  // b.pmore
  42e190:	adrp	x2, 43e000 <warn@@Base+0xfff8>
  42e194:	add	x2, x2, #0x910
  42e198:	ldrb	w2, [x2, w3, uxtw]
  42e19c:	adr	x3, 42e1a8 <warn@@Base+0x1a0>
  42e1a0:	add	x2, x3, w2, sxtb #2
  42e1a4:	br	x2
  42e1a8:	rev	w2, w1
  42e1ac:	lsr	x1, x1, #32
  42e1b0:	str	w2, [x0, #4]
  42e1b4:	strb	w1, [x0, #3]
  42e1b8:	lsr	x1, x1, #8
  42e1bc:	strb	w1, [x0, #2]
  42e1c0:	lsr	x1, x1, #8
  42e1c4:	strb	w1, [x0, #1]
  42e1c8:	lsr	x1, x1, #8
  42e1cc:	strb	w1, [x0]
  42e1d0:	ldr	x19, [sp, #16]
  42e1d4:	ldp	x29, x30, [sp], #32
  42e1d8:	ret
  42e1dc:	mov	w2, #0x5                   	// #5
  42e1e0:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42e1e4:	mov	x0, #0x0                   	// #0
  42e1e8:	add	x1, x1, #0x3f8
  42e1ec:	bl	403700 <dcgettext@plt>
  42e1f0:	mov	w1, w19
  42e1f4:	bl	42db14 <error@@Base>
  42e1f8:	bl	403400 <abort@plt>
  42e1fc:	sub	w2, w1, #0x1
  42e200:	cmp	w2, #0x7
  42e204:	b.hi	42e2f0 <warn@@Base+0x2e8>  // b.pmore
  42e208:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42e20c:	add	x1, x1, #0x918
  42e210:	ldrb	w1, [x1, w2, uxtw]
  42e214:	adr	x2, 42e220 <warn@@Base+0x218>
  42e218:	add	x1, x2, w1, sxtb #2
  42e21c:	br	x1
  42e220:	ldrb	w0, [x0]
  42e224:	ret
  42e228:	ldrh	w0, [x0]
  42e22c:	ret
  42e230:	ldrb	w2, [x0, #2]
  42e234:	ldrb	w1, [x0, #1]
  42e238:	lsl	x2, x2, #16
  42e23c:	orr	x1, x2, x1, lsl #8
  42e240:	ldrb	w0, [x0]
  42e244:	orr	x0, x1, x0
  42e248:	ret
  42e24c:	ldr	w0, [x0]
  42e250:	ret
  42e254:	ldrb	w2, [x0, #2]
  42e258:	ldrb	w1, [x0, #1]
  42e25c:	ldrb	w3, [x0, #4]
  42e260:	lsl	x2, x2, #16
  42e264:	orr	x1, x2, x1, lsl #8
  42e268:	ldrb	w2, [x0, #3]
  42e26c:	lsl	x3, x3, #32
  42e270:	orr	x2, x3, x2, lsl #24
  42e274:	orr	x1, x1, x2
  42e278:	b	42e240 <warn@@Base+0x238>
  42e27c:	ldrb	w2, [x0, #2]
  42e280:	ldrb	w1, [x0, #1]
  42e284:	ldrb	w3, [x0, #4]
  42e288:	lsl	x2, x2, #16
  42e28c:	orr	x1, x2, x1, lsl #8
  42e290:	ldrb	w2, [x0, #3]
  42e294:	lsl	x3, x3, #32
  42e298:	orr	x2, x3, x2, lsl #24
  42e29c:	orr	x1, x1, x2
  42e2a0:	ldrb	w2, [x0, #5]
  42e2a4:	ldrb	w0, [x0]
  42e2a8:	orr	x0, x0, x2, lsl #40
  42e2ac:	b	42e244 <warn@@Base+0x23c>
  42e2b0:	ldrb	w2, [x0, #2]
  42e2b4:	ldrb	w1, [x0, #1]
  42e2b8:	ldrb	w3, [x0, #4]
  42e2bc:	lsl	x2, x2, #16
  42e2c0:	orr	x1, x2, x1, lsl #8
  42e2c4:	ldrb	w2, [x0, #3]
  42e2c8:	lsl	x3, x3, #32
  42e2cc:	orr	x2, x3, x2, lsl #24
  42e2d0:	ldrb	w3, [x0, #6]
  42e2d4:	orr	x1, x1, x2
  42e2d8:	ldrb	w2, [x0, #5]
  42e2dc:	lsl	x3, x3, #48
  42e2e0:	orr	x2, x3, x2, lsl #40
  42e2e4:	b	42e274 <warn@@Base+0x26c>
  42e2e8:	ldr	x0, [x0]
  42e2ec:	ret
  42e2f0:	stp	x29, x30, [sp, #-32]!
  42e2f4:	mov	w2, #0x5                   	// #5
  42e2f8:	mov	x0, #0x0                   	// #0
  42e2fc:	mov	x29, sp
  42e300:	str	x19, [sp, #16]
  42e304:	mov	w19, w1
  42e308:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42e30c:	add	x1, x1, #0x3f8
  42e310:	bl	403700 <dcgettext@plt>
  42e314:	mov	w1, w19
  42e318:	bl	42db14 <error@@Base>
  42e31c:	bl	403400 <abort@plt>
  42e320:	stp	x29, x30, [sp, #-32]!
  42e324:	adrp	x2, 45c000 <_bfd_std_section+0x3120>
  42e328:	mov	x29, sp
  42e32c:	ldr	x2, [x2, #680]
  42e330:	str	x19, [sp, #16]
  42e334:	mov	w19, w1
  42e338:	blr	x2
  42e33c:	sub	w1, w19, #0x1
  42e340:	cmp	w1, #0x7
  42e344:	b.hi	42e39c <warn@@Base+0x394>  // b.pmore
  42e348:	adrp	x2, 43e000 <warn@@Base+0xfff8>
  42e34c:	add	x2, x2, #0x920
  42e350:	ldrb	w1, [x2, w1, uxtw]
  42e354:	adr	x2, 42e360 <warn@@Base+0x358>
  42e358:	add	x1, x2, w1, sxtb #2
  42e35c:	br	x1
  42e360:	eor	x0, x0, #0x80
  42e364:	sub	x0, x0, #0x80
  42e368:	ldr	x19, [sp, #16]
  42e36c:	ldp	x29, x30, [sp], #32
  42e370:	ret
  42e374:	eor	x0, x0, #0x8000
  42e378:	sub	x0, x0, #0x8, lsl #12
  42e37c:	b	42e368 <warn@@Base+0x360>
  42e380:	eor	x0, x0, #0x800000
  42e384:	sub	x0, x0, #0x800, lsl #12
  42e388:	b	42e368 <warn@@Base+0x360>
  42e38c:	eor	x0, x0, #0x80000000
  42e390:	mov	x1, #0xffffffff80000000    	// #-2147483648
  42e394:	add	x0, x0, x1
  42e398:	b	42e368 <warn@@Base+0x360>
  42e39c:	bl	403400 <abort@plt>
  42e3a0:	stp	x29, x30, [sp, #-48]!
  42e3a4:	mov	x29, sp
  42e3a8:	stp	x21, x22, [sp, #32]
  42e3ac:	mov	x21, x1
  42e3b0:	adrp	x1, 45c000 <_bfd_std_section+0x3120>
  42e3b4:	stp	x19, x20, [sp, #16]
  42e3b8:	mov	x19, x2
  42e3bc:	add	x22, x0, #0x4
  42e3c0:	ldr	x2, [x1, #680]
  42e3c4:	adrp	x1, 42d000 <ferror@plt+0x29760>
  42e3c8:	add	x1, x1, #0xbe4
  42e3cc:	cmp	x2, x1
  42e3d0:	b.ne	42e400 <warn@@Base+0x3f8>  // b.any
  42e3d4:	mov	w1, #0x4                   	// #4
  42e3d8:	bl	42dbe4 <error@@Base+0xd0>
  42e3dc:	str	x0, [x21]
  42e3e0:	mov	w1, #0x4                   	// #4
  42e3e4:	mov	x0, x22
  42e3e8:	bl	42dbe4 <error@@Base+0xd0>
  42e3ec:	ldp	x21, x22, [sp, #32]
  42e3f0:	str	x0, [x19]
  42e3f4:	ldp	x19, x20, [sp, #16]
  42e3f8:	ldp	x29, x30, [sp], #48
  42e3fc:	ret
  42e400:	mov	x20, x0
  42e404:	mov	w1, #0x4                   	// #4
  42e408:	mov	x0, x22
  42e40c:	bl	42e1fc <warn@@Base+0x1f4>
  42e410:	str	x0, [x21]
  42e414:	mov	w1, #0x4                   	// #4
  42e418:	mov	x0, x20
  42e41c:	bl	42e1fc <warn@@Base+0x1f4>
  42e420:	b	42e3ec <warn@@Base+0x3e4>
  42e424:	stp	x29, x30, [sp, #-64]!
  42e428:	mov	x29, sp
  42e42c:	stp	x21, x22, [sp, #32]
  42e430:	mov	x22, x1
  42e434:	stp	x19, x20, [sp, #16]
  42e438:	mov	x20, x2
  42e43c:	stp	x23, x24, [sp, #48]
  42e440:	mov	x23, x0
  42e444:	bl	403330 <lbasename@plt>
  42e448:	ldrb	w1, [x22]
  42e44c:	cmp	w1, #0x2f
  42e450:	b.eq	42e45c <warn@@Base+0x454>  // b.none
  42e454:	cmp	x23, x0
  42e458:	b.ne	42e4b0 <warn@@Base+0x4a8>  // b.any
  42e45c:	adds	x0, x20, #0x1
  42e460:	b.eq	42e4e8 <warn@@Base+0x4e0>  // b.none
  42e464:	bl	4031c0 <malloc@plt>
  42e468:	mov	x19, x0
  42e46c:	cbnz	x0, 42e488 <warn@@Base+0x480>
  42e470:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42e474:	add	x1, x1, #0x665
  42e478:	mov	w2, #0x5                   	// #5
  42e47c:	bl	403700 <dcgettext@plt>
  42e480:	bl	42db14 <error@@Base>
  42e484:	b	42e498 <warn@@Base+0x490>
  42e488:	mov	x2, x20
  42e48c:	mov	x1, x22
  42e490:	bl	402f70 <memcpy@plt>
  42e494:	strb	wzr, [x19, x20]
  42e498:	mov	x0, x19
  42e49c:	ldp	x19, x20, [sp, #16]
  42e4a0:	ldp	x21, x22, [sp, #32]
  42e4a4:	ldp	x23, x24, [sp, #48]
  42e4a8:	ldp	x29, x30, [sp], #64
  42e4ac:	ret
  42e4b0:	sub	x21, x0, x23
  42e4b4:	cmp	x21, x20
  42e4b8:	add	x24, x21, x20
  42e4bc:	add	x0, x24, #0x1
  42e4c0:	csel	x1, x21, x20, cs  // cs = hs, nlast
  42e4c4:	cmp	x0, x1
  42e4c8:	b.cs	42e4f0 <warn@@Base+0x4e8>  // b.hs, b.nlast
  42e4cc:	mov	w2, #0x5                   	// #5
  42e4d0:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42e4d4:	mov	x0, #0x0                   	// #0
  42e4d8:	add	x1, x1, #0x674
  42e4dc:	bl	403700 <dcgettext@plt>
  42e4e0:	mov	x1, x20
  42e4e4:	bl	42db14 <error@@Base>
  42e4e8:	mov	x19, #0x0                   	// #0
  42e4ec:	b	42e498 <warn@@Base+0x490>
  42e4f0:	bl	4031c0 <malloc@plt>
  42e4f4:	mov	x19, x0
  42e4f8:	cbz	x0, 42e470 <warn@@Base+0x468>
  42e4fc:	mov	x2, x21
  42e500:	mov	x1, x23
  42e504:	bl	402f70 <memcpy@plt>
  42e508:	mov	x2, x20
  42e50c:	mov	x1, x22
  42e510:	add	x0, x19, x21
  42e514:	bl	402f70 <memcpy@plt>
  42e518:	strb	wzr, [x19, x24]
  42e51c:	b	42e498 <warn@@Base+0x490>
  42e520:	stp	x29, x30, [sp, #-80]!
  42e524:	mov	x29, sp
  42e528:	stp	x19, x20, [sp, #16]
  42e52c:	mov	x19, x0
  42e530:	mov	w20, w3
  42e534:	mov	x0, x1
  42e538:	stp	x21, x22, [sp, #32]
  42e53c:	mov	x22, x2
  42e540:	mov	x21, x1
  42e544:	stp	x23, x24, [sp, #48]
  42e548:	mov	w23, w4
  42e54c:	str	x25, [sp, #64]
  42e550:	bl	403370 <strdup@plt>
  42e554:	mov	x25, #0x8                   	// #8
  42e558:	stp	x0, x22, [x19]
  42e55c:	mov	x1, x25
  42e560:	stp	xzr, xzr, [x19, #16]
  42e564:	mov	x0, x22
  42e568:	mov	w2, #0x0                   	// #0
  42e56c:	stp	xzr, xzr, [x19, #32]
  42e570:	stp	xzr, xzr, [x19, #48]
  42e574:	stp	xzr, x25, [x19, #64]
  42e578:	stp	w20, wzr, [x19, #80]
  42e57c:	bl	4033f0 <fseek@plt>
  42e580:	cbz	w0, 42e5a4 <warn@@Base+0x59c>
  42e584:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42e588:	add	x1, x1, #0x6a6
  42e58c:	mov	w2, #0x5                   	// #5
  42e590:	mov	x0, #0x0                   	// #0
  42e594:	bl	403700 <dcgettext@plt>
  42e598:	mov	x1, x21
  42e59c:	bl	42db14 <error@@Base>
  42e5a0:	b	42e608 <warn@@Base+0x600>
  42e5a4:	add	x24, x19, #0x58
  42e5a8:	mov	w20, w0
  42e5ac:	mov	x3, x22
  42e5b0:	mov	x0, x24
  42e5b4:	mov	x2, #0x3c                  	// #60
  42e5b8:	mov	x1, #0x1                   	// #1
  42e5bc:	bl	4034f0 <fread@plt>
  42e5c0:	cmp	x0, #0x3c
  42e5c4:	b.eq	42e5dc <warn@@Base+0x5d4>  // b.none
  42e5c8:	cbz	x0, 42e60c <warn@@Base+0x604>
  42e5cc:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42e5d0:	mov	w2, #0x5                   	// #5
  42e5d4:	add	x1, x1, #0x6d2
  42e5d8:	b	42e590 <warn@@Base+0x588>
  42e5dc:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42e5e0:	mov	x0, x24
  42e5e4:	add	x1, x1, #0x6f5
  42e5e8:	mov	x2, #0x10                  	// #16
  42e5ec:	bl	403210 <strncmp@plt>
  42e5f0:	cbnz	w0, 42e628 <warn@@Base+0x620>
  42e5f4:	mov	w2, w23
  42e5f8:	mov	w1, #0x4                   	// #4
  42e5fc:	mov	x0, x19
  42e600:	bl	42dd24 <error@@Base+0x210>
  42e604:	cbnz	w0, 42e674 <warn@@Base+0x66c>
  42e608:	mov	w20, #0x1                   	// #1
  42e60c:	mov	w0, w20
  42e610:	ldp	x19, x20, [sp, #16]
  42e614:	ldp	x21, x22, [sp, #32]
  42e618:	ldp	x23, x24, [sp, #48]
  42e61c:	ldr	x25, [sp, #64]
  42e620:	ldp	x29, x30, [sp], #80
  42e624:	ret
  42e628:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42e62c:	mov	x0, x24
  42e630:	add	x1, x1, #0x706
  42e634:	mov	x2, #0x10                  	// #16
  42e638:	bl	403210 <strncmp@plt>
  42e63c:	cbnz	w0, 42e654 <warn@@Base+0x64c>
  42e640:	mov	w0, #0x1                   	// #1
  42e644:	mov	w2, w23
  42e648:	mov	w1, w25
  42e64c:	str	w0, [x19, #84]
  42e650:	b	42e5fc <warn@@Base+0x5f4>
  42e654:	cbz	w23, 42e674 <warn@@Base+0x66c>
  42e658:	mov	w2, #0x5                   	// #5
  42e65c:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42e660:	mov	x0, #0x0                   	// #0
  42e664:	add	x1, x1, #0x717
  42e668:	bl	403700 <dcgettext@plt>
  42e66c:	mov	x1, x21
  42e670:	bl	4037a0 <printf@plt>
  42e674:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42e678:	mov	x0, x24
  42e67c:	add	x1, x1, #0x730
  42e680:	mov	x2, #0x10                  	// #16
  42e684:	bl	403210 <strncmp@plt>
  42e688:	cbnz	w0, 42e60c <warn@@Base+0x604>
  42e68c:	ldrb	w23, [x19, #146]
  42e690:	add	x0, x19, #0x88
  42e694:	strb	wzr, [x19, #146]
  42e698:	mov	w2, #0xa                   	// #10
  42e69c:	mov	x1, #0x0                   	// #0
  42e6a0:	bl	402fc0 <strtoul@plt>
  42e6a4:	str	x0, [x19, #56]
  42e6a8:	strb	w23, [x19, #146]
  42e6ac:	mov	x20, x0
  42e6b0:	cmp	x0, #0x7
  42e6b4:	b.hi	42e6dc <warn@@Base+0x6d4>  // b.pmore
  42e6b8:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42e6bc:	add	x1, x1, #0x741
  42e6c0:	mov	w2, #0x5                   	// #5
  42e6c4:	mov	x0, #0x0                   	// #0
  42e6c8:	bl	403700 <dcgettext@plt>
  42e6cc:	ldr	x2, [x19, #56]
  42e6d0:	mov	x1, x21
  42e6d4:	bl	42db14 <error@@Base>
  42e6d8:	b	42e608 <warn@@Base+0x600>
  42e6dc:	tbz	x0, #63, 42e6f0 <warn@@Base+0x6e8>
  42e6e0:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42e6e4:	mov	w2, #0x5                   	// #5
  42e6e8:	add	x1, x1, #0x771
  42e6ec:	b	42e6c4 <warn@@Base+0x6bc>
  42e6f0:	ldr	x0, [x19, #72]
  42e6f4:	add	x0, x0, #0x3c
  42e6f8:	add	x0, x0, x20
  42e6fc:	str	x0, [x19, #72]
  42e700:	add	x0, x20, #0x1
  42e704:	bl	4031c0 <malloc@plt>
  42e708:	str	x0, [x19, #48]
  42e70c:	cbnz	x0, 42e728 <warn@@Base+0x720>
  42e710:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42e714:	add	x1, x1, #0x7a1
  42e718:	mov	w2, #0x5                   	// #5
  42e71c:	bl	403700 <dcgettext@plt>
  42e720:	bl	42db14 <error@@Base>
  42e724:	b	42e608 <warn@@Base+0x600>
  42e728:	mov	x3, x22
  42e72c:	mov	x1, x20
  42e730:	mov	x2, #0x1                   	// #1
  42e734:	bl	4034f0 <fread@plt>
  42e738:	cmp	x0, #0x1
  42e73c:	b.eq	42e75c <warn@@Base+0x754>  // b.none
  42e740:	ldr	x0, [x19, #48]
  42e744:	bl	403510 <free@plt>
  42e748:	str	xzr, [x19, #48]
  42e74c:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42e750:	mov	w2, #0x5                   	// #5
  42e754:	add	x1, x1, #0x7d5
  42e758:	b	42e590 <warn@@Base+0x588>
  42e75c:	ldr	x0, [x19, #56]
  42e760:	tbz	w0, #0, 42e76c <warn@@Base+0x764>
  42e764:	mov	x0, x22
  42e768:	bl	403360 <getc@plt>
  42e76c:	ldp	x1, x0, [x19, #48]
  42e770:	mov	w20, #0x0                   	// #0
  42e774:	strb	wzr, [x1, x0]
  42e778:	b	42e60c <warn@@Base+0x604>
  42e77c:	stp	x29, x30, [sp, #-32]!
  42e780:	mov	x29, sp
  42e784:	str	x19, [sp, #16]
  42e788:	mov	x19, x0
  42e78c:	ldr	x0, [x0]
  42e790:	cbz	x0, 42e798 <warn@@Base+0x790>
  42e794:	bl	403510 <free@plt>
  42e798:	ldr	x0, [x19, #24]
  42e79c:	cbz	x0, 42e7a4 <warn@@Base+0x79c>
  42e7a0:	bl	403510 <free@plt>
  42e7a4:	ldr	x0, [x19, #32]
  42e7a8:	cbz	x0, 42e7b0 <warn@@Base+0x7a8>
  42e7ac:	bl	403510 <free@plt>
  42e7b0:	ldr	x0, [x19, #48]
  42e7b4:	cbz	x0, 42e7c4 <warn@@Base+0x7bc>
  42e7b8:	ldr	x19, [sp, #16]
  42e7bc:	ldp	x29, x30, [sp], #32
  42e7c0:	b	403510 <free@plt>
  42e7c4:	ldr	x19, [sp, #16]
  42e7c8:	ldp	x29, x30, [sp], #32
  42e7cc:	ret
  42e7d0:	stp	x29, x30, [sp, #-32]!
  42e7d4:	mov	x29, sp
  42e7d8:	stp	x19, x20, [sp, #16]
  42e7dc:	mov	x19, x0
  42e7e0:	mov	x20, x1
  42e7e4:	ldr	x0, [x0]
  42e7e8:	cbz	x0, 42e7f4 <warn@@Base+0x7ec>
  42e7ec:	bl	4034b0 <strcmp@plt>
  42e7f0:	cbz	w0, 42e840 <warn@@Base+0x838>
  42e7f4:	ldr	x0, [x19, #8]
  42e7f8:	cbz	x0, 42e800 <warn@@Base+0x7f8>
  42e7fc:	bl	403190 <fclose@plt>
  42e800:	mov	x0, x19
  42e804:	bl	42e77c <warn@@Base+0x774>
  42e808:	mov	x0, x20
  42e80c:	adrp	x1, 434000 <warn@@Base+0x5ff8>
  42e810:	add	x1, x1, #0x906
  42e814:	bl	4031b0 <fopen@plt>
  42e818:	mov	x2, x0
  42e81c:	cbz	x0, 42e83c <warn@@Base+0x834>
  42e820:	mov	x1, x20
  42e824:	mov	x0, x19
  42e828:	ldp	x19, x20, [sp, #16]
  42e82c:	mov	w4, #0x0                   	// #0
  42e830:	ldp	x29, x30, [sp], #32
  42e834:	mov	w3, #0x0                   	// #0
  42e838:	b	42e520 <warn@@Base+0x518>
  42e83c:	mov	w0, #0x1                   	// #1
  42e840:	ldp	x19, x20, [sp, #16]
  42e844:	ldp	x29, x30, [sp], #32
  42e848:	ret
  42e84c:	stp	x29, x30, [sp, #-32]!
  42e850:	mov	x29, sp
  42e854:	stp	x19, x20, [sp, #16]
  42e858:	mov	x19, x0
  42e85c:	mov	x20, x2
  42e860:	ldr	x0, [x0, #8]
  42e864:	mov	w2, #0x0                   	// #0
  42e868:	bl	4033f0 <fseek@plt>
  42e86c:	cbz	w0, 42e89c <warn@@Base+0x894>
  42e870:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42e874:	add	x1, x1, #0x807
  42e878:	mov	w2, #0x5                   	// #5
  42e87c:	mov	x0, #0x0                   	// #0
  42e880:	bl	403700 <dcgettext@plt>
  42e884:	ldr	x1, [x19]
  42e888:	bl	42db14 <error@@Base>
  42e88c:	mov	x0, #0x0                   	// #0
  42e890:	ldp	x19, x20, [sp, #16]
  42e894:	ldp	x29, x30, [sp], #32
  42e898:	ret
  42e89c:	ldr	x3, [x19, #8]
  42e8a0:	add	x0, x19, #0x58
  42e8a4:	mov	x2, #0x3c                  	// #60
  42e8a8:	mov	x1, #0x1                   	// #1
  42e8ac:	bl	4034f0 <fread@plt>
  42e8b0:	cmp	x0, #0x3c
  42e8b4:	b.eq	42e8c8 <warn@@Base+0x8c0>  // b.none
  42e8b8:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42e8bc:	mov	w2, #0x5                   	// #5
  42e8c0:	add	x1, x1, #0x6d2
  42e8c4:	b	42e87c <warn@@Base+0x874>
  42e8c8:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42e8cc:	add	x0, x19, #0x92
  42e8d0:	add	x1, x1, #0x82d
  42e8d4:	mov	x2, #0x2                   	// #2
  42e8d8:	bl	403470 <memcmp@plt>
  42e8dc:	cbz	w0, 42e8f0 <warn@@Base+0x8e8>
  42e8e0:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42e8e4:	mov	w2, #0x5                   	// #5
  42e8e8:	add	x1, x1, #0x830
  42e8ec:	b	42e87c <warn@@Base+0x874>
  42e8f0:	mov	x1, x20
  42e8f4:	mov	x0, x19
  42e8f8:	ldp	x19, x20, [sp, #16]
  42e8fc:	ldp	x29, x30, [sp], #32
  42e900:	b	42e904 <warn@@Base+0x8fc>
  42e904:	stp	x29, x30, [sp, #-64]!
  42e908:	mov	x29, sp
  42e90c:	stp	x19, x20, [sp, #16]
  42e910:	mov	x19, x0
  42e914:	stp	x21, x22, [sp, #32]
  42e918:	ldrb	w0, [x0, #88]
  42e91c:	cmp	w0, #0x2f
  42e920:	b.ne	42ead8 <warn@@Base+0xad0>  // b.any
  42e924:	ldr	x0, [x19, #48]
  42e928:	cbz	x0, 42e934 <warn@@Base+0x92c>
  42e92c:	ldr	x0, [x19, #56]
  42e930:	cbnz	x0, 42e950 <warn@@Base+0x948>
  42e934:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42e938:	add	x1, x1, #0x859
  42e93c:	mov	w2, #0x5                   	// #5
  42e940:	mov	x0, #0x0                   	// #0
  42e944:	bl	403700 <dcgettext@plt>
  42e948:	bl	42db14 <error@@Base>
  42e94c:	b	42ea2c <warn@@Base+0xa24>
  42e950:	ldrb	w22, [x19, #146]
  42e954:	mov	x20, x1
  42e958:	str	xzr, [x19, #64]
  42e95c:	add	x1, sp, #0x38
  42e960:	strb	wzr, [x19, #146]
  42e964:	add	x0, x19, #0x59
  42e968:	mov	w2, #0xa                   	// #10
  42e96c:	bl	402fc0 <strtoul@plt>
  42e970:	mov	x21, x0
  42e974:	ldr	w0, [x19, #80]
  42e978:	cbz	w0, 42e9a4 <warn@@Base+0x99c>
  42e97c:	ldr	x0, [sp, #56]
  42e980:	cbz	x0, 42e9a4 <warn@@Base+0x99c>
  42e984:	ldrb	w1, [x0]
  42e988:	cmp	w1, #0x3a
  42e98c:	b.ne	42e9a4 <warn@@Base+0x99c>  // b.any
  42e990:	add	x0, x0, #0x1
  42e994:	mov	w2, #0xa                   	// #10
  42e998:	mov	x1, #0x0                   	// #0
  42e99c:	bl	402fc0 <strtoul@plt>
  42e9a0:	str	x0, [x19, #64]
  42e9a4:	ldr	x0, [x19, #56]
  42e9a8:	strb	w22, [x19, #146]
  42e9ac:	cmp	x21, x0
  42e9b0:	b.hi	42ea10 <warn@@Base+0xa08>  // b.pmore
  42e9b4:	ldr	x1, [x19, #48]
  42e9b8:	mov	x2, x21
  42e9bc:	cmp	x0, x2
  42e9c0:	b.eq	42e9d4 <warn@@Base+0x9cc>  // b.none
  42e9c4:	ldrb	w3, [x1, x2]
  42e9c8:	cmp	w3, #0xa
  42e9cc:	b.eq	42e9d4 <warn@@Base+0x9cc>  // b.none
  42e9d0:	cbnz	w3, 42ea44 <warn@@Base+0xa3c>
  42e9d4:	cbz	x2, 42e9e8 <warn@@Base+0x9e0>
  42e9d8:	sub	x3, x2, #0x1
  42e9dc:	ldrb	w4, [x1, x3]
  42e9e0:	cmp	w4, #0x2f
  42e9e4:	csel	x2, x2, x3, ne  // ne = any
  42e9e8:	cmp	x0, x2
  42e9ec:	csel	x2, x0, x2, ls  // ls = plast
  42e9f0:	strb	wzr, [x1, x2]
  42e9f4:	ldr	w0, [x19, #80]
  42e9f8:	cbz	w0, 42ea04 <warn@@Base+0x9fc>
  42e9fc:	ldr	x0, [x19, #64]
  42ea00:	cbnz	x0, 42ea4c <warn@@Base+0xa44>
  42ea04:	ldr	x20, [x19, #48]
  42ea08:	add	x20, x20, x21
  42ea0c:	b	42ea30 <warn@@Base+0xa28>
  42ea10:	mov	w2, #0x5                   	// #5
  42ea14:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42ea18:	mov	x0, #0x0                   	// #0
  42ea1c:	add	x1, x1, #0x896
  42ea20:	bl	403700 <dcgettext@plt>
  42ea24:	mov	x1, x21
  42ea28:	bl	42db14 <error@@Base>
  42ea2c:	mov	x20, #0x0                   	// #0
  42ea30:	mov	x0, x20
  42ea34:	ldp	x19, x20, [sp, #16]
  42ea38:	ldp	x21, x22, [sp, #32]
  42ea3c:	ldp	x29, x30, [sp], #64
  42ea40:	ret
  42ea44:	add	x2, x2, #0x1
  42ea48:	b	42e9bc <warn@@Base+0x9b4>
  42ea4c:	cmp	x21, x2
  42ea50:	b.cc	42ea64 <warn@@Base+0xa5c>  // b.lo, b.ul, b.last
  42ea54:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42ea58:	mov	w2, #0x5                   	// #5
  42ea5c:	add	x1, x1, #0x8d1
  42ea60:	b	42e940 <warn@@Base+0x938>
  42ea64:	ldr	x0, [x19]
  42ea68:	sub	x2, x2, x21
  42ea6c:	ldr	x1, [x19, #48]
  42ea70:	add	x1, x1, x21
  42ea74:	bl	42e424 <warn@@Base+0x41c>
  42ea78:	mov	x22, x0
  42ea7c:	cbz	x0, 42eab4 <warn@@Base+0xaac>
  42ea80:	mov	x1, x0
  42ea84:	mov	x0, x20
  42ea88:	bl	42e7d0 <warn@@Base+0x7c8>
  42ea8c:	cbnz	w0, 42eab4 <warn@@Base+0xaac>
  42ea90:	ldr	x1, [x19, #64]
  42ea94:	mov	x0, x20
  42ea98:	mov	x2, #0x0                   	// #0
  42ea9c:	bl	42e84c <warn@@Base+0x844>
  42eaa0:	mov	x20, x0
  42eaa4:	cbz	x0, 42eab4 <warn@@Base+0xaac>
  42eaa8:	mov	x0, x22
  42eaac:	bl	403510 <free@plt>
  42eab0:	b	42ea30 <warn@@Base+0xa28>
  42eab4:	mov	x0, x22
  42eab8:	bl	403510 <free@plt>
  42eabc:	b	42ea04 <warn@@Base+0x9fc>
  42eac0:	ldrb	w1, [x20, x0]
  42eac4:	cmp	w1, #0x2f
  42eac8:	b.ne	42eae0 <warn@@Base+0xad8>  // b.any
  42eacc:	add	x0, x19, x0
  42ead0:	strb	wzr, [x0, #88]
  42ead4:	b	42ea30 <warn@@Base+0xa28>
  42ead8:	add	x20, x19, #0x58
  42eadc:	mov	x0, #0x0                   	// #0
  42eae0:	add	x0, x0, #0x1
  42eae4:	cmp	x0, #0x10
  42eae8:	b.ne	42eac0 <warn@@Base+0xab8>  // b.any
  42eaec:	mov	x0, #0x11                  	// #17
  42eaf0:	bl	403290 <xmalloc@plt>
  42eaf4:	mov	x20, x0
  42eaf8:	ldp	x0, x1, [x19, #88]
  42eafc:	stp	x0, x1, [x20]
  42eb00:	strb	wzr, [x20, #16]
  42eb04:	b	42ea30 <warn@@Base+0xa28>
  42eb08:	stp	x29, x30, [sp, #-80]!
  42eb0c:	mov	x29, sp
  42eb10:	stp	x21, x22, [sp, #32]
  42eb14:	mov	x21, x0
  42eb18:	mov	x0, #0x0                   	// #0
  42eb1c:	stp	x19, x20, [sp, #16]
  42eb20:	mov	x20, x2
  42eb24:	mov	w2, #0x5                   	// #5
  42eb28:	stp	x23, x24, [sp, #48]
  42eb2c:	mov	x24, x1
  42eb30:	adrp	x1, 436000 <warn@@Base+0x7ff8>
  42eb34:	add	x1, x1, #0x590
  42eb38:	stp	x25, x26, [sp, #64]
  42eb3c:	bl	403700 <dcgettext@plt>
  42eb40:	ldr	x22, [x21]
  42eb44:	mov	x23, x0
  42eb48:	mov	x0, x22
  42eb4c:	bl	402fd0 <strlen@plt>
  42eb50:	mov	x19, x0
  42eb54:	mov	x0, x20
  42eb58:	bl	402fd0 <strlen@plt>
  42eb5c:	ldr	w26, [x21, #80]
  42eb60:	add	x2, x19, x0
  42eb64:	add	x19, x2, #0x3
  42eb68:	cbz	w26, 42eb88 <warn@@Base+0xb80>
  42eb6c:	ldr	x0, [x21, #64]
  42eb70:	cbz	x0, 42eb88 <warn@@Base+0xb80>
  42eb74:	ldr	x0, [x24]
  42eb78:	add	x19, x2, #0x5
  42eb7c:	cbz	x0, 42ebc8 <warn@@Base+0xbc0>
  42eb80:	bl	402fd0 <strlen@plt>
  42eb84:	add	x19, x19, x0
  42eb88:	mov	x0, x19
  42eb8c:	bl	4031c0 <malloc@plt>
  42eb90:	mov	x25, x0
  42eb94:	cbnz	x0, 42ebd0 <warn@@Base+0xbc8>
  42eb98:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42eb9c:	add	x1, x1, #0x665
  42eba0:	mov	w2, #0x5                   	// #5
  42eba4:	bl	403700 <dcgettext@plt>
  42eba8:	bl	42db14 <error@@Base>
  42ebac:	mov	x0, x25
  42ebb0:	ldp	x19, x20, [sp, #16]
  42ebb4:	ldp	x21, x22, [sp, #32]
  42ebb8:	ldp	x23, x24, [sp, #48]
  42ebbc:	ldp	x25, x26, [sp, #64]
  42ebc0:	ldp	x29, x30, [sp], #80
  42ebc4:	ret
  42ebc8:	mov	x0, x23
  42ebcc:	b	42eb80 <warn@@Base+0xb78>
  42ebd0:	cbz	w26, 42ec24 <warn@@Base+0xc1c>
  42ebd4:	ldr	x1, [x21, #64]
  42ebd8:	cbz	x1, 42ec08 <warn@@Base+0xc00>
  42ebdc:	ldr	x4, [x24]
  42ebe0:	adrp	x2, 43e000 <warn@@Base+0xfff8>
  42ebe4:	mov	x5, x20
  42ebe8:	add	x2, x2, #0x8f3
  42ebec:	cbz	x4, 42ec00 <warn@@Base+0xbf8>
  42ebf0:	mov	x3, x22
  42ebf4:	mov	x1, x19
  42ebf8:	bl	403150 <snprintf@plt>
  42ebfc:	b	42ebac <warn@@Base+0xba4>
  42ec00:	mov	x4, x23
  42ec04:	b	42ebf0 <warn@@Base+0xbe8>
  42ec08:	adrp	x2, 43e000 <warn@@Base+0xfff8>
  42ec0c:	mov	x4, x20
  42ec10:	mov	x3, x22
  42ec14:	add	x2, x2, #0x2ca
  42ec18:	mov	x1, x19
  42ec1c:	bl	403150 <snprintf@plt>
  42ec20:	b	42ebac <warn@@Base+0xba4>
  42ec24:	adrp	x2, 43e000 <warn@@Base+0xfff8>
  42ec28:	mov	x4, x20
  42ec2c:	mov	x3, x22
  42ec30:	add	x2, x2, #0x2c1
  42ec34:	b	42ec18 <warn@@Base+0xc10>
  42ec38:	stp	x29, x30, [sp, #-48]!
  42ec3c:	mov	x29, sp
  42ec40:	stp	x19, x20, [sp, #16]
  42ec44:	mov	x19, x0
  42ec48:	str	x21, [sp, #32]
  42ec4c:	cbz	x0, 42ec88 <warn@@Base+0xc80>
  42ec50:	mov	x1, #0x0                   	// #0
  42ec54:	ldr	x2, [x19, x1, lsl #3]
  42ec58:	add	w0, w1, #0x1
  42ec5c:	add	x1, x1, #0x1
  42ec60:	cbnz	x2, 42ec54 <warn@@Base+0xc4c>
  42ec64:	sbfiz	x0, x0, #3, #32
  42ec68:	bl	403290 <xmalloc@plt>
  42ec6c:	mov	x20, x0
  42ec70:	mov	x21, #0x0                   	// #0
  42ec74:	ldr	x0, [x19, x21]
  42ec78:	add	x1, x20, x21
  42ec7c:	cbnz	x0, 42ec9c <warn@@Base+0xc94>
  42ec80:	mov	x19, x20
  42ec84:	str	xzr, [x1]
  42ec88:	mov	x0, x19
  42ec8c:	ldp	x19, x20, [sp, #16]
  42ec90:	ldr	x21, [sp, #32]
  42ec94:	ldp	x29, x30, [sp], #48
  42ec98:	ret
  42ec9c:	bl	4032c0 <xstrdup@plt>
  42eca0:	str	x0, [x20, x21]
  42eca4:	add	x21, x21, #0x8
  42eca8:	b	42ec74 <warn@@Base+0xc6c>
  42ecac:	cbnz	x0, 42ecd4 <warn@@Base+0xccc>
  42ecb0:	ret
  42ecb4:	add	x20, x20, #0x8
  42ecb8:	bl	403510 <free@plt>
  42ecbc:	ldr	x0, [x20]
  42ecc0:	cbnz	x0, 42ecb4 <warn@@Base+0xcac>
  42ecc4:	mov	x0, x19
  42ecc8:	ldp	x19, x20, [sp, #16]
  42eccc:	ldp	x29, x30, [sp], #32
  42ecd0:	b	403510 <free@plt>
  42ecd4:	stp	x29, x30, [sp, #-32]!
  42ecd8:	mov	x29, sp
  42ecdc:	stp	x19, x20, [sp, #16]
  42ece0:	mov	x19, x0
  42ece4:	mov	x20, x0
  42ece8:	b	42ecbc <warn@@Base+0xcb4>
  42ecec:	stp	x29, x30, [sp, #-112]!
  42ecf0:	mov	x29, sp
  42ecf4:	stp	x19, x20, [sp, #16]
  42ecf8:	mov	x19, x0
  42ecfc:	stp	x21, x22, [sp, #32]
  42ed00:	stp	x23, x24, [sp, #48]
  42ed04:	stp	x25, x26, [sp, #64]
  42ed08:	stp	x27, x28, [sp, #80]
  42ed0c:	cbz	x0, 42eddc <warn@@Base+0xdd4>
  42ed10:	adrp	x21, 456000 <warn@@Base+0x27ff8>
  42ed14:	bl	402fd0 <strlen@plt>
  42ed18:	add	x0, x0, #0x1
  42ed1c:	bl	403290 <xmalloc@plt>
  42ed20:	ldr	x23, [x21, #4040]
  42ed24:	mov	x20, x0
  42ed28:	mov	x28, #0x0                   	// #0
  42ed2c:	mov	x24, #0x0                   	// #0
  42ed30:	mov	w22, #0x0                   	// #0
  42ed34:	mov	w25, #0x0                   	// #0
  42ed38:	mov	w26, #0x0                   	// #0
  42ed3c:	mov	w27, #0x0                   	// #0
  42ed40:	ldr	x1, [x21, #4040]
  42ed44:	ldrb	w0, [x19]
  42ed48:	ldrh	w0, [x1, x0, lsl #1]
  42ed4c:	tbnz	w0, #6, 42edfc <warn@@Base+0xdf4>
  42ed50:	cbz	w22, 42ed60 <warn@@Base+0xd58>
  42ed54:	sub	w0, w22, #0x1
  42ed58:	cmp	w0, w28
  42ed5c:	b.gt	42ed78 <warn@@Base+0xd70>
  42ed60:	cbnz	x24, 42ee04 <warn@@Base+0xdfc>
  42ed64:	mov	x0, #0x40                  	// #64
  42ed68:	bl	403290 <xmalloc@plt>
  42ed6c:	mov	x24, x0
  42ed70:	mov	w22, #0x8                   	// #8
  42ed74:	str	xzr, [x24, x28, lsl #3]
  42ed78:	mov	w0, w25
  42ed7c:	mov	x1, x20
  42ed80:	ldrb	w2, [x19]
  42ed84:	cbnz	w2, 42ee1c <warn@@Base+0xe14>
  42ed88:	mov	w25, w0
  42ed8c:	lsl	x2, x28, #3
  42ed90:	strb	wzr, [x1]
  42ed94:	add	x1, x24, x28, lsl #3
  42ed98:	mov	x0, x20
  42ed9c:	stp	x1, x2, [sp, #96]
  42eda0:	bl	4032c0 <xstrdup@plt>
  42eda4:	ldp	x1, x2, [sp, #96]
  42eda8:	str	x0, [x24, x2]
  42edac:	adrp	x0, 456000 <warn@@Base+0x27ff8>
  42edb0:	str	xzr, [x1, #8]
  42edb4:	ldr	x2, [x0, #4040]
  42edb8:	ldrb	w1, [x19]
  42edbc:	ldrb	w0, [x19]
  42edc0:	ldrh	w1, [x2, x1, lsl #1]
  42edc4:	tbnz	w1, #6, 42eec8 <warn@@Base+0xec0>
  42edc8:	add	x28, x28, #0x1
  42edcc:	cbnz	w0, 42ed40 <warn@@Base+0xd38>
  42edd0:	mov	x19, x24
  42edd4:	mov	x0, x20
  42edd8:	bl	403510 <free@plt>
  42eddc:	mov	x0, x19
  42ede0:	ldp	x19, x20, [sp, #16]
  42ede4:	ldp	x21, x22, [sp, #32]
  42ede8:	ldp	x23, x24, [sp, #48]
  42edec:	ldp	x25, x26, [sp, #64]
  42edf0:	ldp	x27, x28, [sp, #80]
  42edf4:	ldp	x29, x30, [sp], #112
  42edf8:	ret
  42edfc:	add	x19, x19, #0x1
  42ee00:	b	42ed44 <warn@@Base+0xd3c>
  42ee04:	lsl	w22, w22, #1
  42ee08:	mov	x0, x24
  42ee0c:	sbfiz	x1, x22, #3, #32
  42ee10:	bl	4031e0 <xrealloc@plt>
  42ee14:	mov	x24, x0
  42ee18:	b	42ed74 <warn@@Base+0xd6c>
  42ee1c:	ldrh	w4, [x23, w2, sxtw #1]
  42ee20:	tbz	w4, #6, 42ee30 <warn@@Base+0xe28>
  42ee24:	orr	w25, w27, w26
  42ee28:	orr	w25, w25, w0
  42ee2c:	cbz	w25, 42eebc <warn@@Base+0xeb4>
  42ee30:	cbz	w0, 42ee44 <warn@@Base+0xe3c>
  42ee34:	mov	w0, #0x0                   	// #0
  42ee38:	strb	w2, [x1], #1
  42ee3c:	add	x19, x19, #0x1
  42ee40:	b	42ed80 <warn@@Base+0xd78>
  42ee44:	cmp	w2, #0x5c
  42ee48:	b.eq	42ee98 <warn@@Base+0xe90>  // b.none
  42ee4c:	cbz	w27, 42ee60 <warn@@Base+0xe58>
  42ee50:	cmp	w2, #0x27
  42ee54:	b.eq	42ee90 <warn@@Base+0xe88>  // b.none
  42ee58:	strb	w2, [x1], #1
  42ee5c:	b	42ee3c <warn@@Base+0xe34>
  42ee60:	cbz	w26, 42ee78 <warn@@Base+0xe70>
  42ee64:	cmp	w2, #0x22
  42ee68:	b.ne	42ee34 <warn@@Base+0xe2c>  // b.any
  42ee6c:	mov	w0, w27
  42ee70:	mov	w26, #0x0                   	// #0
  42ee74:	b	42ee3c <warn@@Base+0xe34>
  42ee78:	cmp	w2, #0x27
  42ee7c:	b.eq	42eea0 <warn@@Base+0xe98>  // b.none
  42ee80:	cmp	w2, #0x22
  42ee84:	b.eq	42eeac <warn@@Base+0xea4>  // b.none
  42ee88:	mov	w0, w26
  42ee8c:	strb	w2, [x1], #1
  42ee90:	mov	w27, #0x0                   	// #0
  42ee94:	b	42ee3c <warn@@Base+0xe34>
  42ee98:	mov	w0, #0x1                   	// #1
  42ee9c:	b	42ee3c <warn@@Base+0xe34>
  42eea0:	mov	w0, w26
  42eea4:	mov	w27, #0x1                   	// #1
  42eea8:	b	42ee3c <warn@@Base+0xe34>
  42eeac:	mov	w0, w26
  42eeb0:	mov	w27, w26
  42eeb4:	mov	w26, #0x1                   	// #1
  42eeb8:	b	42ee3c <warn@@Base+0xe34>
  42eebc:	mov	w26, #0x0                   	// #0
  42eec0:	mov	w27, #0x0                   	// #0
  42eec4:	b	42ed8c <warn@@Base+0xd84>
  42eec8:	add	x19, x19, #0x1
  42eecc:	b	42edb8 <warn@@Base+0xdb0>
  42eed0:	cbz	x1, 42ef9c <warn@@Base+0xf94>
  42eed4:	stp	x29, x30, [sp, #-64]!
  42eed8:	mov	x29, sp
  42eedc:	stp	x23, x24, [sp, #48]
  42eee0:	adrp	x23, 456000 <warn@@Base+0x27ff8>
  42eee4:	mov	x24, #0x21                  	// #33
  42eee8:	ldr	x23, [x23, #4040]
  42eeec:	stp	x19, x20, [sp, #16]
  42eef0:	mov	x20, x0
  42eef4:	mov	x19, x1
  42eef8:	movk	x24, #0x400, lsl #48
  42eefc:	stp	x21, x22, [sp, #32]
  42ef00:	ldr	x21, [x20]
  42ef04:	cbnz	x21, 42ef78 <warn@@Base+0xf70>
  42ef08:	mov	w0, #0x0                   	// #0
  42ef0c:	b	42ef48 <warn@@Base+0xf40>
  42ef10:	ldrh	w0, [x23, w22, sxtw #1]
  42ef14:	tbnz	w0, #6, 42ef5c <warn@@Base+0xf54>
  42ef18:	sub	w1, w22, #0x22
  42ef1c:	and	w1, w1, #0xff
  42ef20:	cmp	w1, #0x3a
  42ef24:	b.hi	42ef30 <warn@@Base+0xf28>  // b.pmore
  42ef28:	lsr	x1, x24, x1
  42ef2c:	tbnz	w1, #0, 42ef5c <warn@@Base+0xf54>
  42ef30:	mov	x1, x19
  42ef34:	mov	w0, w22
  42ef38:	bl	4030b0 <fputc@plt>
  42ef3c:	cmn	w0, #0x1
  42ef40:	b.ne	42ef74 <warn@@Base+0xf6c>  // b.any
  42ef44:	mov	w0, #0x1                   	// #1
  42ef48:	ldp	x19, x20, [sp, #16]
  42ef4c:	ldp	x21, x22, [sp, #32]
  42ef50:	ldp	x23, x24, [sp, #48]
  42ef54:	ldp	x29, x30, [sp], #64
  42ef58:	ret
  42ef5c:	mov	x1, x19
  42ef60:	mov	w0, #0x5c                  	// #92
  42ef64:	bl	4030b0 <fputc@plt>
  42ef68:	cmn	w0, #0x1
  42ef6c:	b.ne	42ef30 <warn@@Base+0xf28>  // b.any
  42ef70:	b	42ef44 <warn@@Base+0xf3c>
  42ef74:	add	x21, x21, #0x1
  42ef78:	ldrb	w22, [x21]
  42ef7c:	cbnz	w22, 42ef10 <warn@@Base+0xf08>
  42ef80:	mov	x1, x19
  42ef84:	mov	w0, #0xa                   	// #10
  42ef88:	bl	4030b0 <fputc@plt>
  42ef8c:	cmn	w0, #0x1
  42ef90:	b.eq	42ef44 <warn@@Base+0xf3c>  // b.none
  42ef94:	add	x20, x20, #0x8
  42ef98:	b	42ef00 <warn@@Base+0xef8>
  42ef9c:	mov	w0, #0x1                   	// #1
  42efa0:	ret
  42efa4:	stp	x29, x30, [sp, #-272]!
  42efa8:	mov	x29, sp
  42efac:	stp	x21, x22, [sp, #32]
  42efb0:	mov	x21, x0
  42efb4:	mov	w0, #0x7d0                 	// #2000
  42efb8:	str	w0, [sp, #108]
  42efbc:	add	x0, sp, #0x90
  42efc0:	str	x0, [sp, #120]
  42efc4:	adrp	x0, 456000 <warn@@Base+0x27ff8>
  42efc8:	stp	x27, x28, [sp, #80]
  42efcc:	ldr	x28, [x1]
  42efd0:	stp	x19, x20, [sp, #16]
  42efd4:	mov	x19, x1
  42efd8:	ldr	x0, [x0, #4040]
  42efdc:	stp	x23, x24, [sp, #48]
  42efe0:	stp	x25, x26, [sp, #64]
  42efe4:	mov	w26, #0x0                   	// #0
  42efe8:	str	x0, [sp, #128]
  42efec:	ldr	w0, [x21]
  42eff0:	add	w22, w26, #0x1
  42eff4:	cmp	w0, w22
  42eff8:	b.gt	42f018 <warn@@Base+0x1010>
  42effc:	ldp	x19, x20, [sp, #16]
  42f000:	ldp	x21, x22, [sp, #32]
  42f004:	ldp	x23, x24, [sp, #48]
  42f008:	ldp	x25, x26, [sp, #64]
  42f00c:	ldp	x27, x28, [sp, #80]
  42f010:	ldp	x29, x30, [sp], #272
  42f014:	ret
  42f018:	ldr	x0, [x19]
  42f01c:	sbfiz	x25, x22, #3, #32
  42f020:	sxtw	x1, w22
  42f024:	str	x1, [sp, #112]
  42f028:	ldr	x20, [x0, x25]
  42f02c:	ldrb	w1, [x20]
  42f030:	cmp	w1, #0x40
  42f034:	b.ne	42f218 <warn@@Base+0x1210>  // b.any
  42f038:	ldr	w1, [sp, #108]
  42f03c:	subs	w1, w1, #0x1
  42f040:	str	w1, [sp, #108]
  42f044:	b.ne	42f06c <warn@@Base+0x1064>  // b.any
  42f048:	ldr	x2, [x0]
  42f04c:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42f050:	add	x1, x1, #0x928
  42f054:	adrp	x0, 456000 <warn@@Base+0x27ff8>
  42f058:	ldr	x0, [x0, #4032]
  42f05c:	ldr	x0, [x0]
  42f060:	bl	403880 <fprintf@plt>
  42f064:	mov	w0, #0x1                   	// #1
  42f068:	bl	403670 <xexit@plt>
  42f06c:	ldr	x1, [sp, #120]
  42f070:	add	x20, x20, #0x1
  42f074:	mov	x0, x20
  42f078:	bl	431898 <warn@@Base+0x3890>
  42f07c:	tbnz	w0, #31, 42f218 <warn@@Base+0x1210>
  42f080:	ldr	w0, [sp, #160]
  42f084:	and	w0, w0, #0xf000
  42f088:	cmp	w0, #0x4, lsl #12
  42f08c:	b.ne	42f0a4 <warn@@Base+0x109c>  // b.any
  42f090:	ldr	x0, [x19]
  42f094:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  42f098:	add	x1, x1, #0x951
  42f09c:	ldr	x2, [x0]
  42f0a0:	b	42f054 <warn@@Base+0x104c>
  42f0a4:	adrp	x0, 43d000 <warn@@Base+0xeff8>
  42f0a8:	add	x1, x0, #0x88d
  42f0ac:	mov	x0, x20
  42f0b0:	bl	4031b0 <fopen@plt>
  42f0b4:	mov	x20, x0
  42f0b8:	cbz	x0, 42f218 <warn@@Base+0x1210>
  42f0bc:	mov	w2, #0x2                   	// #2
  42f0c0:	mov	x1, #0x0                   	// #0
  42f0c4:	bl	4033f0 <fseek@plt>
  42f0c8:	cmn	w0, #0x1
  42f0cc:	b.eq	42f210 <warn@@Base+0x1208>  // b.none
  42f0d0:	mov	x0, x20
  42f0d4:	bl	403080 <ftell@plt>
  42f0d8:	mov	x24, x0
  42f0dc:	cmn	x0, #0x1
  42f0e0:	b.eq	42f210 <warn@@Base+0x1208>  // b.none
  42f0e4:	mov	x0, x20
  42f0e8:	mov	w2, #0x0                   	// #0
  42f0ec:	mov	x1, #0x0                   	// #0
  42f0f0:	bl	4033f0 <fseek@plt>
  42f0f4:	cmn	w0, #0x1
  42f0f8:	b.eq	42f210 <warn@@Base+0x1208>  // b.none
  42f0fc:	add	x0, x24, #0x1
  42f100:	bl	403290 <xmalloc@plt>
  42f104:	mov	x3, x20
  42f108:	mov	x23, x0
  42f10c:	mov	x2, x24
  42f110:	mov	x1, #0x1                   	// #1
  42f114:	bl	4034f0 <fread@plt>
  42f118:	mov	x27, x0
  42f11c:	cmp	x24, x0
  42f120:	b.ne	42f204 <warn@@Base+0x11fc>  // b.any
  42f124:	mov	x0, x23
  42f128:	strb	wzr, [x23, x27]
  42f12c:	ldrb	w1, [x0]
  42f130:	cbz	w1, 42f230 <warn@@Base+0x1228>
  42f134:	ldr	x2, [sp, #128]
  42f138:	ldrh	w1, [x2, w1, sxtw #1]
  42f13c:	tbnz	w1, #6, 42f220 <warn@@Base+0x1218>
  42f140:	mov	x0, x23
  42f144:	bl	42ecec <warn@@Base+0xce4>
  42f148:	mov	x24, x0
  42f14c:	ldr	x0, [x19]
  42f150:	cmp	x0, x28
  42f154:	b.ne	42f164 <warn@@Base+0x115c>  // b.any
  42f158:	mov	x0, x28
  42f15c:	bl	42ec38 <warn@@Base+0xc30>
  42f160:	str	x0, [x19]
  42f164:	mov	x27, #0x0                   	// #0
  42f168:	ldr	x0, [x24, x27, lsl #3]
  42f16c:	lsl	x4, x27, #3
  42f170:	cbnz	x0, 42f228 <warn@@Base+0x1220>
  42f174:	ldr	x0, [x19]
  42f178:	str	x4, [sp, #136]
  42f17c:	ldr	x0, [x0, x25]
  42f180:	bl	403510 <free@plt>
  42f184:	ldrsw	x1, [x21]
  42f188:	ldr	x0, [x19]
  42f18c:	add	x1, x1, #0x1
  42f190:	add	x1, x1, x27
  42f194:	lsl	x1, x1, #3
  42f198:	bl	4031e0 <xrealloc@plt>
  42f19c:	ldr	x3, [sp, #112]
  42f1a0:	add	x1, x25, #0x8
  42f1a4:	ldr	w2, [x21]
  42f1a8:	add	x1, x0, x1
  42f1ac:	add	x5, x3, x27
  42f1b0:	str	x0, [x19]
  42f1b4:	sub	w2, w2, w22
  42f1b8:	mov	w22, w26
  42f1bc:	add	x0, x0, x5, lsl #3
  42f1c0:	sbfiz	x2, x2, #3, #32
  42f1c4:	bl	402f80 <memmove@plt>
  42f1c8:	ldr	x4, [sp, #136]
  42f1cc:	mov	x1, x24
  42f1d0:	ldr	x0, [x19]
  42f1d4:	mov	x2, x4
  42f1d8:	add	x0, x0, x25
  42f1dc:	bl	402f70 <memcpy@plt>
  42f1e0:	ldr	w0, [x21]
  42f1e4:	sub	w0, w0, #0x1
  42f1e8:	add	w3, w0, w27
  42f1ec:	str	w3, [x21]
  42f1f0:	mov	x0, x24
  42f1f4:	bl	403510 <free@plt>
  42f1f8:	mov	x0, x23
  42f1fc:	bl	403510 <free@plt>
  42f200:	b	42f210 <warn@@Base+0x1208>
  42f204:	mov	x0, x20
  42f208:	bl	4038a0 <ferror@plt>
  42f20c:	cbz	w0, 42f124 <warn@@Base+0x111c>
  42f210:	mov	x0, x20
  42f214:	bl	403190 <fclose@plt>
  42f218:	mov	w26, w22
  42f21c:	b	42efec <warn@@Base+0xfe4>
  42f220:	add	x0, x0, #0x1
  42f224:	b	42f12c <warn@@Base+0x1124>
  42f228:	add	x27, x27, #0x1
  42f22c:	b	42f168 <warn@@Base+0x1160>
  42f230:	mov	x0, #0x8                   	// #8
  42f234:	bl	403290 <xmalloc@plt>
  42f238:	mov	x24, x0
  42f23c:	str	xzr, [x0]
  42f240:	b	42f14c <warn@@Base+0x1144>
  42f244:	cbz	x0, 42f264 <warn@@Base+0x125c>
  42f248:	sub	x1, x0, #0x8
  42f24c:	mov	x2, #0x0                   	// #0
  42f250:	mov	w0, w2
  42f254:	add	x2, x2, #0x1
  42f258:	ldr	x3, [x1, x2, lsl #3]
  42f25c:	cbnz	x3, 42f250 <warn@@Base+0x1248>
  42f260:	ret
  42f264:	mov	w0, #0x0                   	// #0
  42f268:	b	42f260 <warn@@Base+0x1258>
  42f26c:	cbz	x0, 42f2ac <warn@@Base+0x12a4>
  42f270:	sub	w5, w1, #0x1
  42f274:	cmp	w5, #0x3d
  42f278:	b.hi	42f2ac <warn@@Base+0x12a4>  // b.pmore
  42f27c:	adrp	x4, 43e000 <warn@@Base+0xfff8>
  42f280:	add	x4, x4, #0x97c
  42f284:	ldrb	w4, [x4, w5, uxtw]
  42f288:	adr	x5, 42f294 <warn@@Base+0x128c>
  42f28c:	add	x4, x5, w4, sxtb #2
  42f290:	br	x4
  42f294:	cbnz	x3, 42f2ac <warn@@Base+0x12a4>
  42f298:	str	w1, [x0]
  42f29c:	stur	xzr, [x0, #4]
  42f2a0:	stp	x2, x3, [x0, #16]
  42f2a4:	mov	w0, #0x1                   	// #1
  42f2a8:	ret
  42f2ac:	mov	w0, #0x0                   	// #0
  42f2b0:	b	42f2a8 <warn@@Base+0x12a0>
  42f2b4:	cmp	x0, #0x0
  42f2b8:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  42f2bc:	b.eq	42f360 <warn@@Base+0x1358>  // b.none
  42f2c0:	stp	x29, x30, [sp, #-64]!
  42f2c4:	mov	x29, sp
  42f2c8:	stp	x19, x20, [sp, #16]
  42f2cc:	mov	x20, x0
  42f2d0:	mov	x0, x1
  42f2d4:	stp	x21, x22, [sp, #32]
  42f2d8:	mov	x22, x1
  42f2dc:	mov	w19, #0x0                   	// #0
  42f2e0:	stp	x23, x24, [sp, #48]
  42f2e4:	bl	402fd0 <strlen@plt>
  42f2e8:	adrp	x2, 456000 <warn@@Base+0x27ff8>
  42f2ec:	mov	w24, w0
  42f2f0:	mov	x21, x2
  42f2f4:	ldr	x23, [x2, #4064]
  42f2f8:	ldr	w0, [x23, #8]
  42f2fc:	cmp	w0, w24
  42f300:	b.ne	42f348 <warn@@Base+0x1340>  // b.any
  42f304:	ldr	x1, [x23]
  42f308:	mov	x0, x22
  42f30c:	bl	4034b0 <strcmp@plt>
  42f310:	cbnz	w0, 42f348 <warn@@Base+0x1340>
  42f314:	ldr	x2, [x21, #4064]
  42f318:	mov	x0, #0x27                  	// #39
  42f31c:	ubfiz	x19, x19, #5, #32
  42f320:	str	x0, [x20]
  42f324:	add	x19, x19, x2
  42f328:	mov	w0, #0x1                   	// #1
  42f32c:	str	wzr, [x20, #8]
  42f330:	str	x19, [x20, #16]
  42f334:	ldp	x19, x20, [sp, #16]
  42f338:	ldp	x21, x22, [sp, #32]
  42f33c:	ldp	x23, x24, [sp, #48]
  42f340:	ldp	x29, x30, [sp], #64
  42f344:	ret
  42f348:	add	w19, w19, #0x1
  42f34c:	add	x23, x23, #0x20
  42f350:	cmp	w19, #0x22
  42f354:	b.ne	42f2f8 <warn@@Base+0x12f0>  // b.any
  42f358:	mov	w0, #0x0                   	// #0
  42f35c:	b	42f334 <warn@@Base+0x132c>
  42f360:	mov	w0, #0x0                   	// #0
  42f364:	ret
  42f368:	cmp	x0, #0x0
  42f36c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  42f370:	b.eq	42f42c <warn@@Base+0x1424>  // b.none
  42f374:	stp	x29, x30, [sp, #-80]!
  42f378:	mov	x29, sp
  42f37c:	stp	x21, x22, [sp, #32]
  42f380:	adrp	x22, 456000 <warn@@Base+0x27ff8>
  42f384:	mov	x21, x1
  42f388:	stp	x19, x20, [sp, #16]
  42f38c:	mov	x20, x0
  42f390:	mov	x0, x1
  42f394:	stp	x23, x24, [sp, #48]
  42f398:	mov	w24, w2
  42f39c:	mov	w19, #0x0                   	// #0
  42f3a0:	str	x25, [sp, #64]
  42f3a4:	bl	402fd0 <strlen@plt>
  42f3a8:	ldr	x22, [x22, #4056]
  42f3ac:	mov	w23, w0
  42f3b0:	mov	x25, #0x18                  	// #24
  42f3b4:	mov	w3, w19
  42f3b8:	madd	x3, x3, x25, x22
  42f3bc:	ldr	x1, [x3, #8]
  42f3c0:	cbnz	x1, 42f3cc <warn@@Base+0x13c4>
  42f3c4:	mov	w0, #0x0                   	// #0
  42f3c8:	b	42f40c <warn@@Base+0x1404>
  42f3cc:	ldr	w0, [x3, #16]
  42f3d0:	cmp	w0, w23
  42f3d4:	b.ne	42f424 <warn@@Base+0x141c>  // b.any
  42f3d8:	ldr	w0, [x3, #20]
  42f3dc:	cmp	w0, w24
  42f3e0:	b.ne	42f424 <warn@@Base+0x141c>  // b.any
  42f3e4:	mov	x0, x21
  42f3e8:	bl	4034b0 <strcmp@plt>
  42f3ec:	cbnz	w0, 42f424 <warn@@Base+0x141c>
  42f3f0:	umull	x19, w19, w25
  42f3f4:	mov	x0, #0x32                  	// #50
  42f3f8:	str	x0, [x20]
  42f3fc:	mov	w0, #0x1                   	// #1
  42f400:	add	x19, x19, x22
  42f404:	str	wzr, [x20, #8]
  42f408:	str	x19, [x20, #16]
  42f40c:	ldp	x19, x20, [sp, #16]
  42f410:	ldp	x21, x22, [sp, #32]
  42f414:	ldp	x23, x24, [sp, #48]
  42f418:	ldr	x25, [sp, #64]
  42f41c:	ldp	x29, x30, [sp], #80
  42f420:	ret
  42f424:	add	w19, w19, #0x1
  42f428:	b	42f3b4 <warn@@Base+0x13ac>
  42f42c:	mov	w0, #0x0                   	// #0
  42f430:	ret
  42f434:	stp	x29, x30, [sp, #-160]!
  42f438:	mov	x29, sp
  42f43c:	stp	x19, x20, [sp, #16]
  42f440:	mov	x19, x0
  42f444:	mov	w20, w1
  42f448:	stp	x21, x22, [sp, #32]
  42f44c:	mov	x22, x2
  42f450:	stp	x23, x24, [sp, #48]
  42f454:	bl	402fd0 <strlen@plt>
  42f458:	mov	x2, x0
  42f45c:	ldrb	w0, [x19]
  42f460:	cmp	w0, #0x5f
  42f464:	b.ne	42f474 <warn@@Base+0x146c>  // b.any
  42f468:	ldrb	w0, [x19, #1]
  42f46c:	cmp	w0, #0x5a
  42f470:	b.eq	42f4d8 <warn@@Base+0x14d0>  // b.none
  42f474:	tbz	w20, #4, 42f4d0 <warn@@Base+0x14c8>
  42f478:	mov	w24, #0x1                   	// #1
  42f47c:	add	x23, sp, #0x48
  42f480:	mov	w1, w20
  42f484:	mov	x3, x23
  42f488:	mov	x0, x19
  42f48c:	bl	403410 <cplus_demangle_init_info@plt>
  42f490:	ldrsw	x0, [sp, #116]
  42f494:	lsl	x0, x0, #5
  42f498:	bl	4031c0 <malloc@plt>
  42f49c:	mov	x21, x0
  42f4a0:	ldrsw	x0, [sp, #132]
  42f4a4:	str	x21, [sp, #104]
  42f4a8:	lsl	x0, x0, #3
  42f4ac:	bl	4031c0 <malloc@plt>
  42f4b0:	str	x0, [sp, #120]
  42f4b4:	mov	x19, x0
  42f4b8:	cbz	x21, 42f4c0 <warn@@Base+0x14b8>
  42f4bc:	cbnz	x0, 42f4e0 <warn@@Base+0x14d8>
  42f4c0:	mov	x0, x21
  42f4c4:	bl	403510 <free@plt>
  42f4c8:	mov	x0, x19
  42f4cc:	bl	403510 <free@plt>
  42f4d0:	mov	x19, #0x0                   	// #0
  42f4d4:	b	42f51c <warn@@Base+0x1514>
  42f4d8:	mov	w24, #0x0                   	// #0
  42f4dc:	b	42f47c <warn@@Base+0x1474>
  42f4e0:	cbnz	w24, 42f534 <warn@@Base+0x152c>
  42f4e4:	mov	x0, x23
  42f4e8:	mov	w1, #0x1                   	// #1
  42f4ec:	bl	403600 <cplus_demangle_mangled_name@plt>
  42f4f0:	mov	x19, x0
  42f4f4:	tbz	w20, #0, 42f508 <warn@@Base+0x1500>
  42f4f8:	ldr	x0, [sp, #96]
  42f4fc:	ldrb	w0, [x0]
  42f500:	cmp	w0, #0x0
  42f504:	csel	x19, x19, xzr, eq  // eq = none
  42f508:	ldr	x0, [sp, #120]
  42f50c:	bl	403510 <free@plt>
  42f510:	ldr	x0, [sp, #104]
  42f514:	cbz	x19, 42f540 <warn@@Base+0x1538>
  42f518:	str	x0, [x22]
  42f51c:	mov	x0, x19
  42f520:	ldp	x19, x20, [sp, #16]
  42f524:	ldp	x21, x22, [sp, #32]
  42f528:	ldp	x23, x24, [sp, #48]
  42f52c:	ldp	x29, x30, [sp], #160
  42f530:	ret
  42f534:	mov	x0, x23
  42f538:	bl	4035a0 <cplus_demangle_type@plt>
  42f53c:	b	42f4f0 <warn@@Base+0x14e8>
  42f540:	bl	403510 <free@plt>
  42f544:	b	42f51c <warn@@Base+0x1514>
  42f548:	mov	w1, w0
  42f54c:	cmp	w0, #0x4b
  42f550:	b.ls	42f5d4 <warn@@Base+0x15cc>  // b.plast
  42f554:	mov	w0, #0x410a                	// #16650
  42f558:	cmp	w1, w0
  42f55c:	b.hi	42f60c <warn@@Base+0x1604>  // b.pmore
  42f560:	mov	w0, #0x4100                	// #16640
  42f564:	cmp	w1, w0
  42f568:	b.hi	42f5a0 <warn@@Base+0x1598>  // b.pmore
  42f56c:	mov	w0, #0x4091                	// #16529
  42f570:	cmp	w1, w0
  42f574:	b.eq	42f9fc <warn@@Base+0x19f4>  // b.none
  42f578:	b.hi	42f5f8 <warn@@Base+0x15f0>  // b.pmore
  42f57c:	mov	w0, #0x4081                	// #16513
  42f580:	cmp	w1, w0
  42f584:	b.eq	42fa08 <warn@@Base+0x1a00>  // b.none
  42f588:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f58c:	mov	w2, #0x4090                	// #16528
  42f590:	add	x0, x0, #0xf52
  42f594:	cmp	w1, w2
  42f598:	csel	x0, x0, xzr, eq  // eq = none
  42f59c:	b	42f5d0 <warn@@Base+0x15c8>
  42f5a0:	mov	w0, #0xffffbefe            	// #-16642
  42f5a4:	add	w1, w1, w0
  42f5a8:	cmp	w1, #0x8
  42f5ac:	b.hi	42f5c8 <warn@@Base+0x15c0>  // b.pmore
  42f5b0:	adrp	x0, 441000 <warn@@Base+0x12ff8>
  42f5b4:	add	x0, x0, #0xc0
  42f5b8:	ldrh	w0, [x0, w1, uxtw #1]
  42f5bc:	adr	x1, 42f5c8 <warn@@Base+0x15c0>
  42f5c0:	add	x0, x1, w0, sxth #2
  42f5c4:	br	x0
  42f5c8:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f5cc:	add	x0, x0, #0xf6d
  42f5d0:	ret
  42f5d4:	adrp	x0, 441000 <warn@@Base+0x12ff8>
  42f5d8:	add	x0, x0, #0xd4
  42f5dc:	ldrh	w0, [x0, w1, uxtw #1]
  42f5e0:	adr	x1, 42f5ec <warn@@Base+0x15e4>
  42f5e4:	add	x0, x1, w0, sxth #2
  42f5e8:	br	x0
  42f5ec:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f5f0:	add	x0, x0, #0xf40
  42f5f4:	b	42f5d0 <warn@@Base+0x15c8>
  42f5f8:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42f5fc:	mov	w2, #0x4092                	// #16530
  42f600:	add	x0, x0, #0x9c
  42f604:	cmp	w1, w2
  42f608:	b	42f598 <warn@@Base+0x1590>
  42f60c:	mov	w0, #0x8767                	// #34663
  42f610:	cmp	w1, w0
  42f614:	b.eq	42fa14 <warn@@Base+0x1a0c>  // b.none
  42f618:	b.hi	42f63c <warn@@Base+0x1634>  // b.pmore
  42f61c:	mov	w0, #0x8765                	// #34661
  42f620:	cmp	w1, w0
  42f624:	b.eq	42fa20 <warn@@Base+0x1a18>  // b.none
  42f628:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42f62c:	mov	w2, #0x8766                	// #34662
  42f630:	add	x0, x0, #0xb6
  42f634:	cmp	w1, w2
  42f638:	b	42f598 <warn@@Base+0x1590>
  42f63c:	cmp	w1, #0xa, lsl #12
  42f640:	b.eq	42fa2c <warn@@Base+0x1a24>  // b.none
  42f644:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42f648:	mov	w2, #0xa020                	// #40992
  42f64c:	add	x0, x0, #0xe3
  42f650:	cmp	w1, w2
  42f654:	b	42f598 <warn@@Base+0x1590>
  42f658:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f65c:	add	x0, x0, #0x9c9
  42f660:	b	42f5d0 <warn@@Base+0x15c8>
  42f664:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f668:	add	x0, x0, #0x9db
  42f66c:	b	42f5d0 <warn@@Base+0x15c8>
  42f670:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f674:	add	x0, x0, #0x9ee
  42f678:	b	42f5d0 <warn@@Base+0x15c8>
  42f67c:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f680:	add	x0, x0, #0xa06
  42f684:	b	42f5d0 <warn@@Base+0x15c8>
  42f688:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f68c:	add	x0, x0, #0xa1e
  42f690:	b	42f5d0 <warn@@Base+0x15c8>
  42f694:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f698:	add	x0, x0, #0xa3a
  42f69c:	b	42f5d0 <warn@@Base+0x15c8>
  42f6a0:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f6a4:	add	x0, x0, #0xa47
  42f6a8:	b	42f5d0 <warn@@Base+0x15c8>
  42f6ac:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f6b0:	add	x0, x0, #0xa5c
  42f6b4:	b	42f5d0 <warn@@Base+0x15c8>
  42f6b8:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f6bc:	add	x0, x0, #0xa6a
  42f6c0:	b	42f5d0 <warn@@Base+0x15c8>
  42f6c4:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f6c8:	add	x0, x0, #0xa7e
  42f6cc:	b	42f5d0 <warn@@Base+0x15c8>
  42f6d0:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f6d4:	add	x0, x0, #0xa94
  42f6d8:	b	42f5d0 <warn@@Base+0x15c8>
  42f6dc:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f6e0:	add	x0, x0, #0xaa8
  42f6e4:	b	42f5d0 <warn@@Base+0x15c8>
  42f6e8:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f6ec:	add	x0, x0, #0xabb
  42f6f0:	b	42f5d0 <warn@@Base+0x15c8>
  42f6f4:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f6f8:	add	x0, x0, #0xad1
  42f6fc:	b	42f5d0 <warn@@Base+0x15c8>
  42f700:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f704:	add	x0, x0, #0xae8
  42f708:	b	42f5d0 <warn@@Base+0x15c8>
  42f70c:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f710:	add	x0, x0, #0xaf7
  42f714:	b	42f5d0 <warn@@Base+0x15c8>
  42f718:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f71c:	add	x0, x0, #0xb09
  42f720:	b	42f5d0 <warn@@Base+0x15c8>
  42f724:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f728:	add	x0, x0, #0xb27
  42f72c:	b	42f5d0 <warn@@Base+0x15c8>
  42f730:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f734:	add	x0, x0, #0xb36
  42f738:	b	42f5d0 <warn@@Base+0x15c8>
  42f73c:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f740:	add	x0, x0, #0xb4a
  42f744:	b	42f5d0 <warn@@Base+0x15c8>
  42f748:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f74c:	add	x0, x0, #0xb62
  42f750:	b	42f5d0 <warn@@Base+0x15c8>
  42f754:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f758:	add	x0, x0, #0xb75
  42f75c:	b	42f5d0 <warn@@Base+0x15c8>
  42f760:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f764:	add	x0, x0, #0xb8f
  42f768:	b	42f5d0 <warn@@Base+0x15c8>
  42f76c:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f770:	add	x0, x0, #0xb9d
  42f774:	b	42f5d0 <warn@@Base+0x15c8>
  42f778:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f77c:	add	x0, x0, #0xbb7
  42f780:	b	42f5d0 <warn@@Base+0x15c8>
  42f784:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f788:	add	x0, x0, #0xbc7
  42f78c:	b	42f5d0 <warn@@Base+0x15c8>
  42f790:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f794:	add	x0, x0, #0xbdc
  42f798:	b	42f5d0 <warn@@Base+0x15c8>
  42f79c:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f7a0:	add	x0, x0, #0xbed
  42f7a4:	b	42f5d0 <warn@@Base+0x15c8>
  42f7a8:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f7ac:	add	x0, x0, #0xc07
  42f7b0:	b	42f5d0 <warn@@Base+0x15c8>
  42f7b4:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f7b8:	add	x0, x0, #0xc18
  42f7bc:	b	42f5d0 <warn@@Base+0x15c8>
  42f7c0:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f7c4:	add	x0, x0, #0xc2b
  42f7c8:	b	42f5d0 <warn@@Base+0x15c8>
  42f7cc:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f7d0:	add	x0, x0, #0xc3d
  42f7d4:	b	42f5d0 <warn@@Base+0x15c8>
  42f7d8:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f7dc:	add	x0, x0, #0xc4d
  42f7e0:	b	42f5d0 <warn@@Base+0x15c8>
  42f7e4:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f7e8:	add	x0, x0, #0xc5f
  42f7ec:	b	42f5d0 <warn@@Base+0x15c8>
  42f7f0:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f7f4:	add	x0, x0, #0xc70
  42f7f8:	b	42f5d0 <warn@@Base+0x15c8>
  42f7fc:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f800:	add	x0, x0, #0xc7e
  42f804:	b	42f5d0 <warn@@Base+0x15c8>
  42f808:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f80c:	add	x0, x0, #0xc8e
  42f810:	b	42f5d0 <warn@@Base+0x15c8>
  42f814:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f818:	add	x0, x0, #0xca3
  42f81c:	b	42f5d0 <warn@@Base+0x15c8>
  42f820:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f824:	add	x0, x0, #0xcb6
  42f828:	b	42f5d0 <warn@@Base+0x15c8>
  42f82c:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f830:	add	x0, x0, #0xcc8
  42f834:	b	42f5d0 <warn@@Base+0x15c8>
  42f838:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f83c:	add	x0, x0, #0xce3
  42f840:	b	42f5d0 <warn@@Base+0x15c8>
  42f844:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f848:	add	x0, x0, #0xcff
  42f84c:	b	42f5d0 <warn@@Base+0x15c8>
  42f850:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f854:	add	x0, x0, #0xd12
  42f858:	b	42f5d0 <warn@@Base+0x15c8>
  42f85c:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f860:	add	x0, x0, #0xd23
  42f864:	b	42f5d0 <warn@@Base+0x15c8>
  42f868:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f86c:	add	x0, x0, #0xd37
  42f870:	b	42f5d0 <warn@@Base+0x15c8>
  42f874:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f878:	add	x0, x0, #0xd47
  42f87c:	b	42f5d0 <warn@@Base+0x15c8>
  42f880:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f884:	add	x0, x0, #0xd5c
  42f888:	b	42f5d0 <warn@@Base+0x15c8>
  42f88c:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f890:	add	x0, x0, #0xd73
  42f894:	b	42f5d0 <warn@@Base+0x15c8>
  42f898:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f89c:	add	x0, x0, #0xd88
  42f8a0:	b	42f5d0 <warn@@Base+0x15c8>
  42f8a4:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f8a8:	add	x0, x0, #0xd9e
  42f8ac:	b	42f5d0 <warn@@Base+0x15c8>
  42f8b0:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f8b4:	add	x0, x0, #0xdaf
  42f8b8:	b	42f5d0 <warn@@Base+0x15c8>
  42f8bc:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f8c0:	add	x0, x0, #0xdc6
  42f8c4:	b	42f5d0 <warn@@Base+0x15c8>
  42f8c8:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f8cc:	add	x0, x0, #0xdde
  42f8d0:	b	42f5d0 <warn@@Base+0x15c8>
  42f8d4:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f8d8:	add	x0, x0, #0xdf2
  42f8dc:	b	42f5d0 <warn@@Base+0x15c8>
  42f8e0:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f8e4:	add	x0, x0, #0xe07
  42f8e8:	b	42f5d0 <warn@@Base+0x15c8>
  42f8ec:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f8f0:	add	x0, x0, #0xe18
  42f8f4:	b	42f5d0 <warn@@Base+0x15c8>
  42f8f8:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f8fc:	add	x0, x0, #0xe2b
  42f900:	b	42f5d0 <warn@@Base+0x15c8>
  42f904:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f908:	add	x0, x0, #0xe3c
  42f90c:	b	42f5d0 <warn@@Base+0x15c8>
  42f910:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f914:	add	x0, x0, #0xe59
  42f918:	b	42f5d0 <warn@@Base+0x15c8>
  42f91c:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f920:	add	x0, x0, #0xe6f
  42f924:	b	42f5d0 <warn@@Base+0x15c8>
  42f928:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f92c:	add	x0, x0, #0xe83
  42f930:	b	42f5d0 <warn@@Base+0x15c8>
  42f934:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f938:	add	x0, x0, #0xe9b
  42f93c:	b	42f5d0 <warn@@Base+0x15c8>
  42f940:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f944:	add	x0, x0, #0xeaf
  42f948:	b	42f5d0 <warn@@Base+0x15c8>
  42f94c:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f950:	add	x0, x0, #0xec2
  42f954:	b	42f5d0 <warn@@Base+0x15c8>
  42f958:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f95c:	add	x0, x0, #0xed3
  42f960:	b	42f5d0 <warn@@Base+0x15c8>
  42f964:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f968:	add	x0, x0, #0xeee
  42f96c:	b	42f5d0 <warn@@Base+0x15c8>
  42f970:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f974:	add	x0, x0, #0xf03
  42f978:	b	42f5d0 <warn@@Base+0x15c8>
  42f97c:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f980:	add	x0, x0, #0xf9a
  42f984:	b	42f5d0 <warn@@Base+0x15c8>
  42f988:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f98c:	add	x0, x0, #0xfb0
  42f990:	b	42f5d0 <warn@@Base+0x15c8>
  42f994:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f998:	add	x0, x0, #0xfc1
  42f99c:	b	42f5d0 <warn@@Base+0x15c8>
  42f9a0:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f9a4:	add	x0, x0, #0xfd2
  42f9a8:	b	42f5d0 <warn@@Base+0x15c8>
  42f9ac:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f9b0:	add	x0, x0, #0xff5
  42f9b4:	b	42f5d0 <warn@@Base+0x15c8>
  42f9b8:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42f9bc:	add	x0, x0, #0x18
  42f9c0:	b	42f5d0 <warn@@Base+0x15c8>
  42f9c4:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42f9c8:	add	x0, x0, #0x39
  42f9cc:	b	42f5d0 <warn@@Base+0x15c8>
  42f9d0:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42f9d4:	add	x0, x0, #0x4e
  42f9d8:	b	42f5d0 <warn@@Base+0x15c8>
  42f9dc:	mov	x0, #0x0                   	// #0
  42f9e0:	b	42f5d0 <warn@@Base+0x15c8>
  42f9e4:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f9e8:	add	x0, x0, #0xf81
  42f9ec:	b	42f5d0 <warn@@Base+0x15c8>
  42f9f0:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42f9f4:	add	x0, x0, #0x9ba
  42f9f8:	b	42f5d0 <warn@@Base+0x15c8>
  42f9fc:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42fa00:	add	x0, x0, #0xf19
  42fa04:	b	42f5d0 <warn@@Base+0x15c8>
  42fa08:	adrp	x0, 43e000 <warn@@Base+0xfff8>
  42fa0c:	add	x0, x0, #0xf2f
  42fa10:	b	42f5d0 <warn@@Base+0x15c8>
  42fa14:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fa18:	add	x0, x0, #0x6d
  42fa1c:	b	42f5d0 <warn@@Base+0x15c8>
  42fa20:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fa24:	add	x0, x0, #0x85
  42fa28:	b	42f5d0 <warn@@Base+0x15c8>
  42fa2c:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fa30:	add	x0, x0, #0xcd
  42fa34:	b	42f5d0 <warn@@Base+0x15c8>
  42fa38:	mov	w1, w0
  42fa3c:	cmp	w0, #0x2c
  42fa40:	b.hi	42fa78 <warn@@Base+0x1a70>  // b.pmore
  42fa44:	cbz	w0, 42fcac <warn@@Base+0x1ca4>
  42fa48:	sub	w1, w0, #0x1
  42fa4c:	cmp	w1, #0x2b
  42fa50:	b.hi	42fcac <warn@@Base+0x1ca4>  // b.pmore
  42fa54:	adrp	x0, 441000 <warn@@Base+0x12ff8>
  42fa58:	add	x0, x0, #0x16c
  42fa5c:	ldrh	w0, [x0, w1, uxtw #1]
  42fa60:	adr	x1, 42fa6c <warn@@Base+0x1a64>
  42fa64:	add	x0, x1, w0, sxth #2
  42fa68:	br	x0
  42fa6c:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fa70:	add	x0, x0, #0x3ac
  42fa74:	ret
  42fa78:	mov	w0, #0x1f20                	// #7968
  42fa7c:	cmp	w1, w0
  42fa80:	b.eq	42fcc0 <warn@@Base+0x1cb8>  // b.none
  42fa84:	b.hi	42faac <warn@@Base+0x1aa4>  // b.pmore
  42fa88:	mov	w0, #0x1f01                	// #7937
  42fa8c:	cmp	w1, w0
  42fa90:	b.eq	42fccc <warn@@Base+0x1cc4>  // b.none
  42fa94:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fa98:	mov	w2, #0x1f02                	// #7938
  42fa9c:	add	x0, x0, #0x3bb
  42faa0:	cmp	w1, w2
  42faa4:	csel	x0, x0, xzr, eq  // eq = none
  42faa8:	b	42fa74 <warn@@Base+0x1a6c>
  42faac:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fab0:	mov	w2, #0x1f21                	// #7969
  42fab4:	add	x0, x0, #0x3d1
  42fab8:	cmp	w1, w2
  42fabc:	b	42faa4 <warn@@Base+0x1a9c>
  42fac0:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fac4:	add	x0, x0, #0x10b
  42fac8:	b	42fa74 <warn@@Base+0x1a6c>
  42facc:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fad0:	add	x0, x0, #0x11a
  42fad4:	b	42fa74 <warn@@Base+0x1a6c>
  42fad8:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fadc:	add	x0, x0, #0x128
  42fae0:	b	42fa74 <warn@@Base+0x1a6c>
  42fae4:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fae8:	add	x0, x0, #0x136
  42faec:	b	42fa74 <warn@@Base+0x1a6c>
  42faf0:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42faf4:	add	x0, x0, #0x144
  42faf8:	b	42fa74 <warn@@Base+0x1a6c>
  42fafc:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fb00:	add	x0, x0, #0x153
  42fb04:	b	42fa74 <warn@@Base+0x1a6c>
  42fb08:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fb0c:	add	x0, x0, #0x161
  42fb10:	b	42fa74 <warn@@Base+0x1a6c>
  42fb14:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fb18:	add	x0, x0, #0x170
  42fb1c:	b	42fa74 <warn@@Base+0x1a6c>
  42fb20:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fb24:	add	x0, x0, #0x17e
  42fb28:	b	42fa74 <warn@@Base+0x1a6c>
  42fb2c:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fb30:	add	x0, x0, #0x18b
  42fb34:	b	42fa74 <warn@@Base+0x1a6c>
  42fb38:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fb3c:	add	x0, x0, #0x199
  42fb40:	b	42fa74 <warn@@Base+0x1a6c>
  42fb44:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fb48:	add	x0, x0, #0x1a6
  42fb4c:	b	42fa74 <warn@@Base+0x1a6c>
  42fb50:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fb54:	add	x0, x0, #0x1b4
  42fb58:	b	42fa74 <warn@@Base+0x1a6c>
  42fb5c:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fb60:	add	x0, x0, #0x1c5
  42fb64:	b	42fa74 <warn@@Base+0x1a6c>
  42fb68:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fb6c:	add	x0, x0, #0x1d2
  42fb70:	b	42fa74 <warn@@Base+0x1a6c>
  42fb74:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fb78:	add	x0, x0, #0x1df
  42fb7c:	b	42fa74 <warn@@Base+0x1a6c>
  42fb80:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fb84:	add	x0, x0, #0x1ec
  42fb88:	b	42fa74 <warn@@Base+0x1a6c>
  42fb8c:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fb90:	add	x0, x0, #0x1f9
  42fb94:	b	42fa74 <warn@@Base+0x1a6c>
  42fb98:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fb9c:	add	x0, x0, #0x20b
  42fba0:	b	42fa74 <warn@@Base+0x1a6c>
  42fba4:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fba8:	add	x0, x0, #0x21c
  42fbac:	b	42fa74 <warn@@Base+0x1a6c>
  42fbb0:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fbb4:	add	x0, x0, #0x22f
  42fbb8:	b	42fa74 <warn@@Base+0x1a6c>
  42fbbc:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fbc0:	add	x0, x0, #0x23f
  42fbc4:	b	42fa74 <warn@@Base+0x1a6c>
  42fbc8:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fbcc:	add	x0, x0, #0x254
  42fbd0:	b	42fa74 <warn@@Base+0x1a6c>
  42fbd4:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fbd8:	add	x0, x0, #0x265
  42fbdc:	b	42fa74 <warn@@Base+0x1a6c>
  42fbe0:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fbe4:	add	x0, x0, #0x272
  42fbe8:	b	42fa74 <warn@@Base+0x1a6c>
  42fbec:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fbf0:	add	x0, x0, #0x280
  42fbf4:	b	42fa74 <warn@@Base+0x1a6c>
  42fbf8:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fbfc:	add	x0, x0, #0x291
  42fc00:	b	42fa74 <warn@@Base+0x1a6c>
  42fc04:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fc08:	add	x0, x0, #0x2a2
  42fc0c:	b	42fa74 <warn@@Base+0x1a6c>
  42fc10:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fc14:	add	x0, x0, #0x2b1
  42fc18:	b	42fa74 <warn@@Base+0x1a6c>
  42fc1c:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fc20:	add	x0, x0, #0x2c3
  42fc24:	b	42fa74 <warn@@Base+0x1a6c>
  42fc28:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fc2c:	add	x0, x0, #0x2da
  42fc30:	b	42fa74 <warn@@Base+0x1a6c>
  42fc34:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fc38:	add	x0, x0, #0x2eb
  42fc3c:	b	42fa74 <warn@@Base+0x1a6c>
  42fc40:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fc44:	add	x0, x0, #0x2fc
  42fc48:	b	42fa74 <warn@@Base+0x1a6c>
  42fc4c:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fc50:	add	x0, x0, #0x30d
  42fc54:	b	42fa74 <warn@@Base+0x1a6c>
  42fc58:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fc5c:	add	x0, x0, #0x31b
  42fc60:	b	42fa74 <warn@@Base+0x1a6c>
  42fc64:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fc68:	add	x0, x0, #0x329
  42fc6c:	b	42fa74 <warn@@Base+0x1a6c>
  42fc70:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fc74:	add	x0, x0, #0x337
  42fc78:	b	42fa74 <warn@@Base+0x1a6c>
  42fc7c:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fc80:	add	x0, x0, #0x345
  42fc84:	b	42fa74 <warn@@Base+0x1a6c>
  42fc88:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fc8c:	add	x0, x0, #0x354
  42fc90:	b	42fa74 <warn@@Base+0x1a6c>
  42fc94:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fc98:	add	x0, x0, #0x363
  42fc9c:	b	42fa74 <warn@@Base+0x1a6c>
  42fca0:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fca4:	add	x0, x0, #0x372
  42fca8:	b	42fa74 <warn@@Base+0x1a6c>
  42fcac:	mov	x0, #0x0                   	// #0
  42fcb0:	b	42fa74 <warn@@Base+0x1a6c>
  42fcb4:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fcb8:	add	x0, x0, #0xfe
  42fcbc:	b	42fa74 <warn@@Base+0x1a6c>
  42fcc0:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fcc4:	add	x0, x0, #0x381
  42fcc8:	b	42fa74 <warn@@Base+0x1a6c>
  42fccc:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fcd0:	add	x0, x0, #0x395
  42fcd4:	b	42fa74 <warn@@Base+0x1a6c>
  42fcd8:	mov	w1, w0
  42fcdc:	cmp	w0, #0x8c
  42fce0:	b.hi	42fdf8 <warn@@Base+0x1df0>  // b.pmore
  42fce4:	cbnz	w0, 42fdc0 <warn@@Base+0x1db8>
  42fce8:	mov	x0, #0x0                   	// #0
  42fcec:	ret
  42fcf0:	mov	w3, #0xffffc01e            	// #-16354
  42fcf4:	add	w1, w1, w3
  42fcf8:	cmp	w1, #0xb
  42fcfc:	b.hi	42fd18 <warn@@Base+0x1d10>  // b.pmore
  42fd00:	adrp	x0, 441000 <warn@@Base+0x12ff8>
  42fd04:	add	x0, x0, #0x1c4
  42fd08:	ldrh	w0, [x0, w1, uxtw #1]
  42fd0c:	adr	x1, 42fd18 <warn@@Base+0x1d10>
  42fd10:	add	x0, x1, w0, sxth #2
  42fd14:	br	x0
  42fd18:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  42fd1c:	add	x0, x0, #0x283
  42fd20:	b	42fcec <warn@@Base+0x1ce4>
  42fd24:	mov	w2, #0xffffdcfe            	// #-8962
  42fd28:	add	w1, w1, w2
  42fd2c:	cmp	w1, #0x3
  42fd30:	b.hi	42fd4c <warn@@Base+0x1d44>  // b.pmore
  42fd34:	adrp	x0, 441000 <warn@@Base+0x12ff8>
  42fd38:	add	x0, x0, #0x1dc
  42fd3c:	ldrh	w0, [x0, w1, uxtw #1]
  42fd40:	adr	x1, 42fd4c <warn@@Base+0x1d44>
  42fd44:	add	x0, x1, w0, sxth #2
  42fd48:	br	x0
  42fd4c:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fd50:	add	x0, x0, #0xf59
  42fd54:	b	42fcec <warn@@Base+0x1ce4>
  42fd58:	mov	w0, #0xffffdeff            	// #-8449
  42fd5c:	add	w1, w1, w0
  42fd60:	cmp	w1, #0x37
  42fd64:	b.hi	42fd8c <warn@@Base+0x1d84>  // b.pmore
  42fd68:	adrp	x0, 441000 <warn@@Base+0x12ff8>
  42fd6c:	add	x0, x0, #0x1e4
  42fd70:	ldrh	w0, [x0, w1, uxtw #1]
  42fd74:	adr	x1, 42fd80 <warn@@Base+0x1d78>
  42fd78:	add	x0, x1, w0, sxth #2
  42fd7c:	br	x0
  42fd80:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fd84:	add	x0, x0, #0xc80
  42fd88:	b	42fcec <warn@@Base+0x1ce4>
  42fd8c:	mov	x0, #0x0                   	// #0
  42fd90:	b	42fcec <warn@@Base+0x1ce4>
  42fd94:	adrp	x0, 441000 <warn@@Base+0x12ff8>
  42fd98:	add	x0, x0, #0x254
  42fd9c:	ldrh	w0, [x0, w1, uxtw #1]
  42fda0:	adr	x1, 42fdac <warn@@Base+0x1da4>
  42fda4:	add	x0, x1, w0, sxth #2
  42fda8:	br	x0
  42fdac:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  42fdb0:	add	x0, x0, #0x345
  42fdb4:	b	42fcec <warn@@Base+0x1ce4>
  42fdb8:	mov	x0, #0x0                   	// #0
  42fdbc:	b	42fcec <warn@@Base+0x1ce4>
  42fdc0:	sub	w1, w0, #0x1
  42fdc4:	cmp	w1, #0x8b
  42fdc8:	b.hi	42fdf0 <warn@@Base+0x1de8>  // b.pmore
  42fdcc:	adrp	x0, 441000 <warn@@Base+0x12ff8>
  42fdd0:	add	x0, x0, #0x2a8
  42fdd4:	ldrh	w0, [x0, w1, uxtw #1]
  42fdd8:	adr	x1, 42fde4 <warn@@Base+0x1ddc>
  42fddc:	add	x0, x1, w0, sxth #2
  42fde0:	br	x0
  42fde4:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  42fde8:	add	x0, x0, #0x274
  42fdec:	b	42fcec <warn@@Base+0x1ce4>
  42fdf0:	mov	x0, #0x0                   	// #0
  42fdf4:	b	42fcec <warn@@Base+0x1ce4>
  42fdf8:	mov	w0, #0x2138                	// #8504
  42fdfc:	cmp	w1, w0
  42fe00:	b.hi	42fe24 <warn@@Base+0x1e1c>  // b.pmore
  42fe04:	mov	w0, #0x2100                	// #8448
  42fe08:	cmp	w1, w0
  42fe0c:	b.hi	42fd58 <warn@@Base+0x1d50>  // b.pmore
  42fe10:	sub	w1, w1, #0x2, lsl #12
  42fe14:	cmp	w1, #0x29
  42fe18:	b.ls	42fd94 <warn@@Base+0x1d8c>  // b.plast
  42fe1c:	mov	x0, #0x0                   	// #0
  42fe20:	b	42fcec <warn@@Base+0x1ce4>
  42fe24:	mov	w0, #0x3fed                	// #16365
  42fe28:	cmp	w1, w0
  42fe2c:	b.hi	430830 <warn@@Base+0x2828>  // b.pmore
  42fe30:	mov	w0, #0x3fe0                	// #16352
  42fe34:	cmp	w1, w0
  42fe38:	b.hi	42fcf0 <warn@@Base+0x1ce8>  // b.pmore
  42fe3c:	mov	w0, #0x2305                	// #8965
  42fe40:	cmp	w1, w0
  42fe44:	b.hi	42fe6c <warn@@Base+0x1e64>  // b.pmore
  42fe48:	mov	w0, #0x2300                	// #8960
  42fe4c:	cmp	w1, w0
  42fe50:	b.hi	42fd24 <warn@@Base+0x1d1c>  // b.pmore
  42fe54:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  42fe58:	mov	w2, #0x2201                	// #8705
  42fe5c:	add	x0, x0, #0x319
  42fe60:	cmp	w1, w2
  42fe64:	csel	x0, x0, xzr, eq  // eq = none
  42fe68:	b	42fcec <warn@@Base+0x1ce4>
  42fe6c:	mov	w0, #0x3a01                	// #14849
  42fe70:	cmp	w1, w0
  42fe74:	b.eq	430838 <warn@@Base+0x2830>  // b.none
  42fe78:	b.hi	42fea0 <warn@@Base+0x1e98>  // b.pmore
  42fe7c:	mov	w0, #0x3210                	// #12816
  42fe80:	cmp	w1, w0
  42fe84:	b.eq	430844 <warn@@Base+0x283c>  // b.none
  42fe88:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  42fe8c:	mov	w2, #0x3a00                	// #14848
  42fe90:	add	x0, x0, #0x335
  42fe94:	cmp	w1, w2
  42fe98:	csel	x0, x0, xzr, eq  // eq = none
  42fe9c:	b	42fcec <warn@@Base+0x1ce4>
  42fea0:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  42fea4:	mov	w2, #0x3a02                	// #14850
  42fea8:	add	x0, x0, #0x481
  42feac:	cmp	w1, w2
  42feb0:	csel	x0, x0, xzr, eq  // eq = none
  42feb4:	b	42fcec <warn@@Base+0x1ce4>
  42feb8:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42febc:	add	x0, x0, #0x3f4
  42fec0:	b	42fcec <warn@@Base+0x1ce4>
  42fec4:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fec8:	add	x0, x0, #0x3ff
  42fecc:	b	42fcec <warn@@Base+0x1ce4>
  42fed0:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fed4:	add	x0, x0, #0x40e
  42fed8:	b	42fcec <warn@@Base+0x1ce4>
  42fedc:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fee0:	add	x0, x0, #0x420
  42fee4:	b	42fcec <warn@@Base+0x1ce4>
  42fee8:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42feec:	add	x0, x0, #0x430
  42fef0:	b	42fcec <warn@@Base+0x1ce4>
  42fef4:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fef8:	add	x0, x0, #0x441
  42fefc:	b	42fcec <warn@@Base+0x1ce4>
  42ff00:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42ff04:	add	x0, x0, #0x450
  42ff08:	b	42fcec <warn@@Base+0x1ce4>
  42ff0c:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42ff10:	add	x0, x0, #0x463
  42ff14:	b	42fcec <warn@@Base+0x1ce4>
  42ff18:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42ff1c:	add	x0, x0, #0x473
  42ff20:	b	42fcec <warn@@Base+0x1ce4>
  42ff24:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42ff28:	add	x0, x0, #0x480
  42ff2c:	b	42fcec <warn@@Base+0x1ce4>
  42ff30:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42ff34:	add	x0, x0, #0x48e
  42ff38:	b	42fcec <warn@@Base+0x1ce4>
  42ff3c:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42ff40:	add	x0, x0, #0x49d
  42ff44:	b	42fcec <warn@@Base+0x1ce4>
  42ff48:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42ff4c:	add	x0, x0, #0x4aa
  42ff50:	b	42fcec <warn@@Base+0x1ce4>
  42ff54:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42ff58:	add	x0, x0, #0x4b6
  42ff5c:	b	42fcec <warn@@Base+0x1ce4>
  42ff60:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42ff64:	add	x0, x0, #0x4c8
  42ff68:	b	42fcec <warn@@Base+0x1ce4>
  42ff6c:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42ff70:	add	x0, x0, #0x4d9
  42ff74:	b	42fcec <warn@@Base+0x1ce4>
  42ff78:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42ff7c:	add	x0, x0, #0x4e6
  42ff80:	b	42fcec <warn@@Base+0x1ce4>
  42ff84:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42ff88:	add	x0, x0, #0x4fa
  42ff8c:	b	42fcec <warn@@Base+0x1ce4>
  42ff90:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42ff94:	add	x0, x0, #0x511
  42ff98:	b	42fcec <warn@@Base+0x1ce4>
  42ff9c:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42ffa0:	add	x0, x0, #0x520
  42ffa4:	b	42fcec <warn@@Base+0x1ce4>
  42ffa8:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42ffac:	add	x0, x0, #0x532
  42ffb0:	b	42fcec <warn@@Base+0x1ce4>
  42ffb4:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42ffb8:	add	x0, x0, #0x548
  42ffbc:	b	42fcec <warn@@Base+0x1ce4>
  42ffc0:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42ffc4:	add	x0, x0, #0x55c
  42ffc8:	b	42fcec <warn@@Base+0x1ce4>
  42ffcc:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42ffd0:	add	x0, x0, #0x569
  42ffd4:	b	42fcec <warn@@Base+0x1ce4>
  42ffd8:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42ffdc:	add	x0, x0, #0x57b
  42ffe0:	b	42fcec <warn@@Base+0x1ce4>
  42ffe4:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42ffe8:	add	x0, x0, #0x58d
  42ffec:	b	42fcec <warn@@Base+0x1ce4>
  42fff0:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  42fff4:	add	x0, x0, #0x59c
  42fff8:	b	42fcec <warn@@Base+0x1ce4>
  42fffc:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430000:	add	x0, x0, #0x5ad
  430004:	b	42fcec <warn@@Base+0x1ce4>
  430008:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  43000c:	add	x0, x0, #0x5bf
  430010:	b	42fcec <warn@@Base+0x1ce4>
  430014:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430018:	add	x0, x0, #0x5d1
  43001c:	b	42fcec <warn@@Base+0x1ce4>
  430020:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430024:	add	x0, x0, #0x5e2
  430028:	b	42fcec <warn@@Base+0x1ce4>
  43002c:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430030:	add	x0, x0, #0x5f4
  430034:	b	42fcec <warn@@Base+0x1ce4>
  430038:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  43003c:	add	x0, x0, #0x60a
  430040:	b	42fcec <warn@@Base+0x1ce4>
  430044:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430048:	add	x0, x0, #0x61e
  43004c:	b	42fcec <warn@@Base+0x1ce4>
  430050:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430054:	add	x0, x0, #0x632
  430058:	b	42fcec <warn@@Base+0x1ce4>
  43005c:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430060:	add	x0, x0, #0x643
  430064:	b	42fcec <warn@@Base+0x1ce4>
  430068:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  43006c:	add	x0, x0, #0x654
  430070:	b	42fcec <warn@@Base+0x1ce4>
  430074:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430078:	add	x0, x0, #0x66d
  43007c:	b	42fcec <warn@@Base+0x1ce4>
  430080:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430084:	add	x0, x0, #0x679
  430088:	b	42fcec <warn@@Base+0x1ce4>
  43008c:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430090:	add	x0, x0, #0x694
  430094:	b	42fcec <warn@@Base+0x1ce4>
  430098:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  43009c:	add	x0, x0, #0x6a6
  4300a0:	b	42fcec <warn@@Base+0x1ce4>
  4300a4:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4300a8:	add	x0, x0, #0x6b6
  4300ac:	b	42fcec <warn@@Base+0x1ce4>
  4300b0:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4300b4:	add	x0, x0, #0x6c6
  4300b8:	b	42fcec <warn@@Base+0x1ce4>
  4300bc:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4300c0:	add	x0, x0, #0x6d8
  4300c4:	b	42fcec <warn@@Base+0x1ce4>
  4300c8:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4300cc:	add	x0, x0, #0x6e9
  4300d0:	b	42fcec <warn@@Base+0x1ce4>
  4300d4:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4300d8:	add	x0, x0, #0x6f8
  4300dc:	b	42fcec <warn@@Base+0x1ce4>
  4300e0:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4300e4:	add	x0, x0, #0x707
  4300e8:	b	42fcec <warn@@Base+0x1ce4>
  4300ec:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4300f0:	add	x0, x0, #0x718
  4300f4:	b	42fcec <warn@@Base+0x1ce4>
  4300f8:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4300fc:	add	x0, x0, #0x725
  430100:	b	42fcec <warn@@Base+0x1ce4>
  430104:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430108:	add	x0, x0, #0x73b
  43010c:	b	42fcec <warn@@Base+0x1ce4>
  430110:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430114:	add	x0, x0, #0x74c
  430118:	b	42fcec <warn@@Base+0x1ce4>
  43011c:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430120:	add	x0, x0, #0x761
  430124:	b	42fcec <warn@@Base+0x1ce4>
  430128:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  43012c:	add	x0, x0, #0x770
  430130:	b	42fcec <warn@@Base+0x1ce4>
  430134:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430138:	add	x0, x0, #0x77e
  43013c:	b	42fcec <warn@@Base+0x1ce4>
  430140:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430144:	add	x0, x0, #0x792
  430148:	b	42fcec <warn@@Base+0x1ce4>
  43014c:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430150:	add	x0, x0, #0x7a4
  430154:	b	42fcec <warn@@Base+0x1ce4>
  430158:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  43015c:	add	x0, x0, #0x7af
  430160:	b	42fcec <warn@@Base+0x1ce4>
  430164:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430168:	add	x0, x0, #0x7c2
  43016c:	b	42fcec <warn@@Base+0x1ce4>
  430170:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430174:	add	x0, x0, #0x7db
  430178:	b	42fcec <warn@@Base+0x1ce4>
  43017c:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430180:	add	x0, x0, #0x7ec
  430184:	b	42fcec <warn@@Base+0x1ce4>
  430188:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  43018c:	add	x0, x0, #0x807
  430190:	b	42fcec <warn@@Base+0x1ce4>
  430194:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430198:	add	x0, x0, #0x817
  43019c:	b	42fcec <warn@@Base+0x1ce4>
  4301a0:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4301a4:	add	x0, x0, #0x828
  4301a8:	b	42fcec <warn@@Base+0x1ce4>
  4301ac:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4301b0:	add	x0, x0, #0x83c
  4301b4:	b	42fcec <warn@@Base+0x1ce4>
  4301b8:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4301bc:	add	x0, x0, #0x84e
  4301c0:	b	42fcec <warn@@Base+0x1ce4>
  4301c4:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4301c8:	add	x0, x0, #0x85d
  4301cc:	b	42fcec <warn@@Base+0x1ce4>
  4301d0:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4301d4:	add	x0, x0, #0x86c
  4301d8:	b	42fcec <warn@@Base+0x1ce4>
  4301dc:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4301e0:	add	x0, x0, #0x87c
  4301e4:	b	42fcec <warn@@Base+0x1ce4>
  4301e8:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4301ec:	add	x0, x0, #0x889
  4301f0:	b	42fcec <warn@@Base+0x1ce4>
  4301f4:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4301f8:	add	x0, x0, #0x89a
  4301fc:	b	42fcec <warn@@Base+0x1ce4>
  430200:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430204:	add	x0, x0, #0x8ac
  430208:	b	42fcec <warn@@Base+0x1ce4>
  43020c:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430210:	add	x0, x0, #0x8bc
  430214:	b	42fcec <warn@@Base+0x1ce4>
  430218:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  43021c:	add	x0, x0, #0x8cc
  430220:	b	42fcec <warn@@Base+0x1ce4>
  430224:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430228:	add	x0, x0, #0x8de
  43022c:	b	42fcec <warn@@Base+0x1ce4>
  430230:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430234:	add	x0, x0, #0x8f1
  430238:	b	42fcec <warn@@Base+0x1ce4>
  43023c:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430240:	add	x0, x0, #0x905
  430244:	b	42fcec <warn@@Base+0x1ce4>
  430248:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  43024c:	add	x0, x0, #0x911
  430250:	b	42fcec <warn@@Base+0x1ce4>
  430254:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430258:	add	x0, x0, #0x924
  43025c:	b	42fcec <warn@@Base+0x1ce4>
  430260:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430264:	add	x0, x0, #0x936
  430268:	b	42fcec <warn@@Base+0x1ce4>
  43026c:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430270:	add	x0, x0, #0x94b
  430274:	b	42fcec <warn@@Base+0x1ce4>
  430278:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  43027c:	add	x0, x0, #0x959
  430280:	b	42fcec <warn@@Base+0x1ce4>
  430284:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430288:	add	x0, x0, #0x96e
  43028c:	b	42fcec <warn@@Base+0x1ce4>
  430290:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430294:	add	x0, x0, #0x97d
  430298:	b	42fcec <warn@@Base+0x1ce4>
  43029c:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4302a0:	add	x0, x0, #0x992
  4302a4:	b	42fcec <warn@@Base+0x1ce4>
  4302a8:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4302ac:	add	x0, x0, #0x9a2
  4302b0:	b	42fcec <warn@@Base+0x1ce4>
  4302b4:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4302b8:	add	x0, x0, #0x9b2
  4302bc:	b	42fcec <warn@@Base+0x1ce4>
  4302c0:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4302c4:	add	x0, x0, #0x9bd
  4302c8:	b	42fcec <warn@@Base+0x1ce4>
  4302cc:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4302d0:	add	x0, x0, #0x9cd
  4302d4:	b	42fcec <warn@@Base+0x1ce4>
  4302d8:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4302dc:	add	x0, x0, #0x9dd
  4302e0:	b	42fcec <warn@@Base+0x1ce4>
  4302e4:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4302e8:	add	x0, x0, #0x9f3
  4302ec:	b	42fcec <warn@@Base+0x1ce4>
  4302f0:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4302f4:	add	x0, x0, #0xa09
  4302f8:	b	42fcec <warn@@Base+0x1ce4>
  4302fc:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430300:	add	x0, x0, #0xa1a
  430304:	b	42fcec <warn@@Base+0x1ce4>
  430308:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  43030c:	add	x0, x0, #0xa2b
  430310:	b	42fcec <warn@@Base+0x1ce4>
  430314:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430318:	add	x0, x0, #0xa3e
  43031c:	b	42fcec <warn@@Base+0x1ce4>
  430320:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430324:	add	x0, x0, #0xa5b
  430328:	b	42fcec <warn@@Base+0x1ce4>
  43032c:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430330:	add	x0, x0, #0xa79
  430334:	b	42fcec <warn@@Base+0x1ce4>
  430338:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  43033c:	add	x0, x0, #0xa84
  430340:	b	42fcec <warn@@Base+0x1ce4>
  430344:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430348:	add	x0, x0, #0xa9b
  43034c:	b	42fcec <warn@@Base+0x1ce4>
  430350:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430354:	add	x0, x0, #0xaab
  430358:	b	42fcec <warn@@Base+0x1ce4>
  43035c:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430360:	add	x0, x0, #0xabf
  430364:	b	42fcec <warn@@Base+0x1ce4>
  430368:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  43036c:	add	x0, x0, #0xace
  430370:	b	42fcec <warn@@Base+0x1ce4>
  430374:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430378:	add	x0, x0, #0xade
  43037c:	b	42fcec <warn@@Base+0x1ce4>
  430380:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430384:	add	x0, x0, #0xaf5
  430388:	b	42fcec <warn@@Base+0x1ce4>
  43038c:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430390:	add	x0, x0, #0xb02
  430394:	b	42fcec <warn@@Base+0x1ce4>
  430398:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  43039c:	add	x0, x0, #0xb17
  4303a0:	b	42fcec <warn@@Base+0x1ce4>
  4303a4:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4303a8:	add	x0, x0, #0xb33
  4303ac:	b	42fcec <warn@@Base+0x1ce4>
  4303b0:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4303b4:	add	x0, x0, #0xb4d
  4303b8:	b	42fcec <warn@@Base+0x1ce4>
  4303bc:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4303c0:	add	x0, x0, #0xb62
  4303c4:	b	42fcec <warn@@Base+0x1ce4>
  4303c8:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4303cc:	add	x0, x0, #0xb73
  4303d0:	b	42fcec <warn@@Base+0x1ce4>
  4303d4:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4303d8:	add	x0, x0, #0xb85
  4303dc:	b	42fcec <warn@@Base+0x1ce4>
  4303e0:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4303e4:	add	x0, x0, #0xb9a
  4303e8:	b	42fcec <warn@@Base+0x1ce4>
  4303ec:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4303f0:	add	x0, x0, #0xba8
  4303f4:	b	42fcec <warn@@Base+0x1ce4>
  4303f8:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4303fc:	add	x0, x0, #0xbbd
  430400:	b	42fcec <warn@@Base+0x1ce4>
  430404:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430408:	add	x0, x0, #0xbcf
  43040c:	b	42fcec <warn@@Base+0x1ce4>
  430410:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430414:	add	x0, x0, #0xbeb
  430418:	b	42fcec <warn@@Base+0x1ce4>
  43041c:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430420:	add	x0, x0, #0xc04
  430424:	b	42fcec <warn@@Base+0x1ce4>
  430428:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  43042c:	add	x0, x0, #0xc1a
  430430:	b	42fcec <warn@@Base+0x1ce4>
  430434:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430438:	add	x0, x0, #0xc29
  43043c:	b	42fcec <warn@@Base+0x1ce4>
  430440:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430444:	add	x0, x0, #0xc39
  430448:	b	42fcec <warn@@Base+0x1ce4>
  43044c:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430450:	add	x0, x0, #0xc4e
  430454:	b	42fcec <warn@@Base+0x1ce4>
  430458:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  43045c:	add	x0, x0, #0xc5c
  430460:	b	42fcec <warn@@Base+0x1ce4>
  430464:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430468:	add	x0, x0, #0xc6c
  43046c:	b	42fcec <warn@@Base+0x1ce4>
  430470:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430474:	add	x0, x0, #0xca5
  430478:	b	42fcec <warn@@Base+0x1ce4>
  43047c:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430480:	add	x0, x0, #0xcc0
  430484:	b	42fcec <warn@@Base+0x1ce4>
  430488:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  43048c:	add	x0, x0, #0xcd8
  430490:	b	42fcec <warn@@Base+0x1ce4>
  430494:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430498:	add	x0, x0, #0xcf6
  43049c:	b	42fcec <warn@@Base+0x1ce4>
  4304a0:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4304a4:	add	x0, x0, #0xd19
  4304a8:	b	42fcec <warn@@Base+0x1ce4>
  4304ac:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4304b0:	add	x0, x0, #0xd31
  4304b4:	b	42fcec <warn@@Base+0x1ce4>
  4304b8:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4304bc:	add	x0, x0, #0xd43
  4304c0:	b	42fcec <warn@@Base+0x1ce4>
  4304c4:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4304c8:	add	x0, x0, #0xd5c
  4304cc:	b	42fcec <warn@@Base+0x1ce4>
  4304d0:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4304d4:	add	x0, x0, #0xd74
  4304d8:	b	42fcec <warn@@Base+0x1ce4>
  4304dc:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4304e0:	add	x0, x0, #0xd8b
  4304e4:	b	42fcec <warn@@Base+0x1ce4>
  4304e8:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4304ec:	add	x0, x0, #0xda0
  4304f0:	b	42fcec <warn@@Base+0x1ce4>
  4304f4:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4304f8:	add	x0, x0, #0xdbb
  4304fc:	b	42fcec <warn@@Base+0x1ce4>
  430500:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430504:	add	x0, x0, #0xdd5
  430508:	b	42fcec <warn@@Base+0x1ce4>
  43050c:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430510:	add	x0, x0, #0xdeb
  430514:	b	42fcec <warn@@Base+0x1ce4>
  430518:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  43051c:	add	x0, x0, #0xe06
  430520:	b	42fcec <warn@@Base+0x1ce4>
  430524:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430528:	add	x0, x0, #0xe19
  43052c:	b	42fcec <warn@@Base+0x1ce4>
  430530:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430534:	add	x0, x0, #0xe32
  430538:	b	42fcec <warn@@Base+0x1ce4>
  43053c:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430540:	add	x0, x0, #0xe45
  430544:	b	42fcec <warn@@Base+0x1ce4>
  430548:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  43054c:	add	x0, x0, #0xe61
  430550:	b	42fcec <warn@@Base+0x1ce4>
  430554:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430558:	add	x0, x0, #0xe7e
  43055c:	b	42fcec <warn@@Base+0x1ce4>
  430560:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430564:	add	x0, x0, #0xea0
  430568:	b	42fcec <warn@@Base+0x1ce4>
  43056c:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430570:	add	x0, x0, #0xeb6
  430574:	b	42fcec <warn@@Base+0x1ce4>
  430578:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  43057c:	add	x0, x0, #0xeca
  430580:	b	42fcec <warn@@Base+0x1ce4>
  430584:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430588:	add	x0, x0, #0xedd
  43058c:	b	42fcec <warn@@Base+0x1ce4>
  430590:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430594:	add	x0, x0, #0xef0
  430598:	b	42fcec <warn@@Base+0x1ce4>
  43059c:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4305a0:	add	x0, x0, #0xf0b
  4305a4:	b	42fcec <warn@@Base+0x1ce4>
  4305a8:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4305ac:	add	x0, x0, #0xf26
  4305b0:	b	42fcec <warn@@Base+0x1ce4>
  4305b4:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4305b8:	add	x0, x0, #0xf40
  4305bc:	b	42fcec <warn@@Base+0x1ce4>
  4305c0:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4305c4:	add	x0, x0, #0xf88
  4305c8:	b	42fcec <warn@@Base+0x1ce4>
  4305cc:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4305d0:	add	x0, x0, #0xf97
  4305d4:	b	42fcec <warn@@Base+0x1ce4>
  4305d8:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4305dc:	add	x0, x0, #0xfa8
  4305e0:	b	42fcec <warn@@Base+0x1ce4>
  4305e4:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4305e8:	add	x0, x0, #0xfb9
  4305ec:	b	42fcec <warn@@Base+0x1ce4>
  4305f0:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  4305f4:	add	x0, x0, #0xfc8
  4305f8:	b	42fcec <warn@@Base+0x1ce4>
  4305fc:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430600:	add	x0, x0, #0xfd9
  430604:	b	42fcec <warn@@Base+0x1ce4>
  430608:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  43060c:	add	x0, x0, #0xfee
  430610:	b	42fcec <warn@@Base+0x1ce4>
  430614:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430618:	add	x0, x0, #0x6
  43061c:	b	42fcec <warn@@Base+0x1ce4>
  430620:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430624:	add	x0, x0, #0x18
  430628:	b	42fcec <warn@@Base+0x1ce4>
  43062c:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430630:	add	x0, x0, #0x2d
  430634:	b	42fcec <warn@@Base+0x1ce4>
  430638:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  43063c:	add	x0, x0, #0x46
  430640:	b	42fcec <warn@@Base+0x1ce4>
  430644:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430648:	add	x0, x0, #0x69
  43064c:	b	42fcec <warn@@Base+0x1ce4>
  430650:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430654:	add	x0, x0, #0x89
  430658:	b	42fcec <warn@@Base+0x1ce4>
  43065c:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430660:	add	x0, x0, #0xa1
  430664:	b	42fcec <warn@@Base+0x1ce4>
  430668:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  43066c:	add	x0, x0, #0xb9
  430670:	b	42fcec <warn@@Base+0x1ce4>
  430674:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430678:	add	x0, x0, #0xd3
  43067c:	b	42fcec <warn@@Base+0x1ce4>
  430680:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430684:	add	x0, x0, #0xf2
  430688:	b	42fcec <warn@@Base+0x1ce4>
  43068c:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430690:	add	x0, x0, #0x10d
  430694:	b	42fcec <warn@@Base+0x1ce4>
  430698:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  43069c:	add	x0, x0, #0x132
  4306a0:	b	42fcec <warn@@Base+0x1ce4>
  4306a4:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4306a8:	add	x0, x0, #0x146
  4306ac:	b	42fcec <warn@@Base+0x1ce4>
  4306b0:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4306b4:	add	x0, x0, #0x164
  4306b8:	b	42fcec <warn@@Base+0x1ce4>
  4306bc:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4306c0:	add	x0, x0, #0x17d
  4306c4:	b	42fcec <warn@@Base+0x1ce4>
  4306c8:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4306cc:	add	x0, x0, #0x19d
  4306d0:	b	42fcec <warn@@Base+0x1ce4>
  4306d4:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4306d8:	add	x0, x0, #0x1ae
  4306dc:	b	42fcec <warn@@Base+0x1ce4>
  4306e0:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4306e4:	add	x0, x0, #0x1c0
  4306e8:	b	42fcec <warn@@Base+0x1ce4>
  4306ec:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4306f0:	add	x0, x0, #0x1d3
  4306f4:	b	42fcec <warn@@Base+0x1ce4>
  4306f8:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4306fc:	add	x0, x0, #0x1e4
  430700:	b	42fcec <warn@@Base+0x1ce4>
  430704:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430708:	add	x0, x0, #0x1fa
  43070c:	b	42fcec <warn@@Base+0x1ce4>
  430710:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430714:	add	x0, x0, #0x20e
  430718:	b	42fcec <warn@@Base+0x1ce4>
  43071c:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430720:	add	x0, x0, #0x221
  430724:	b	42fcec <warn@@Base+0x1ce4>
  430728:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  43072c:	add	x0, x0, #0x234
  430730:	b	42fcec <warn@@Base+0x1ce4>
  430734:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430738:	add	x0, x0, #0x24c
  43073c:	b	42fcec <warn@@Base+0x1ce4>
  430740:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430744:	add	x0, x0, #0x25f
  430748:	b	42fcec <warn@@Base+0x1ce4>
  43074c:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430750:	add	x0, x0, #0x2b5
  430754:	b	42fcec <warn@@Base+0x1ce4>
  430758:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  43075c:	add	x0, x0, #0x2c9
  430760:	b	42fcec <warn@@Base+0x1ce4>
  430764:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430768:	add	x0, x0, #0x2df
  43076c:	b	42fcec <warn@@Base+0x1ce4>
  430770:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430774:	add	x0, x0, #0x366
  430778:	b	42fcec <warn@@Base+0x1ce4>
  43077c:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430780:	add	x0, x0, #0x376
  430784:	b	42fcec <warn@@Base+0x1ce4>
  430788:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  43078c:	add	x0, x0, #0x388
  430790:	b	42fcec <warn@@Base+0x1ce4>
  430794:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430798:	add	x0, x0, #0x3a7
  43079c:	b	42fcec <warn@@Base+0x1ce4>
  4307a0:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4307a4:	add	x0, x0, #0x3c1
  4307a8:	b	42fcec <warn@@Base+0x1ce4>
  4307ac:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4307b0:	add	x0, x0, #0x3dc
  4307b4:	b	42fcec <warn@@Base+0x1ce4>
  4307b8:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4307bc:	add	x0, x0, #0x3f6
  4307c0:	b	42fcec <warn@@Base+0x1ce4>
  4307c4:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4307c8:	add	x0, x0, #0x412
  4307cc:	b	42fcec <warn@@Base+0x1ce4>
  4307d0:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4307d4:	add	x0, x0, #0x42e
  4307d8:	b	42fcec <warn@@Base+0x1ce4>
  4307dc:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4307e0:	add	x0, x0, #0x44d
  4307e4:	b	42fcec <warn@@Base+0x1ce4>
  4307e8:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4307ec:	add	x0, x0, #0x46c
  4307f0:	b	42fcec <warn@@Base+0x1ce4>
  4307f4:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4307f8:	add	x0, x0, #0x354
  4307fc:	b	42fcec <warn@@Base+0x1ce4>
  430800:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430804:	add	x0, x0, #0x299
  430808:	b	42fcec <warn@@Base+0x1ce4>
  43080c:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430810:	add	x0, x0, #0xf79
  430814:	b	42fcec <warn@@Base+0x1ce4>
  430818:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  43081c:	add	x0, x0, #0xc8f
  430820:	b	42fcec <warn@@Base+0x1ce4>
  430824:	adrp	x0, 43f000 <warn@@Base+0x10ff8>
  430828:	add	x0, x0, #0x3e6
  43082c:	b	42fcec <warn@@Base+0x1ce4>
  430830:	mov	x0, #0x0                   	// #0
  430834:	b	42fcec <warn@@Base+0x1ce4>
  430838:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  43083c:	add	x0, x0, #0x2ee
  430840:	b	42fcec <warn@@Base+0x1ce4>
  430844:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430848:	add	x0, x0, #0x300
  43084c:	b	42fcec <warn@@Base+0x1ce4>
  430850:	sub	w0, w0, #0x3
  430854:	cmp	w0, #0xfa
  430858:	b.hi	431120 <warn@@Base+0x3118>  // b.pmore
  43085c:	adrp	x1, 441000 <warn@@Base+0x12ff8>
  430860:	add	x1, x1, #0x3c0
  430864:	ldrh	w0, [x1, w0, uxtw #1]
  430868:	adr	x1, 430874 <warn@@Base+0x286c>
  43086c:	add	x0, x1, w0, sxth #2
  430870:	br	x0
  430874:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  430878:	add	x0, x0, #0x9c
  43087c:	ret
  430880:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430884:	add	x0, x0, #0x49e
  430888:	b	43087c <warn@@Base+0x2874>
  43088c:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430890:	add	x0, x0, #0x4ac
  430894:	b	43087c <warn@@Base+0x2874>
  430898:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  43089c:	add	x0, x0, #0x4ba
  4308a0:	b	43087c <warn@@Base+0x2874>
  4308a4:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4308a8:	add	x0, x0, #0x4c8
  4308ac:	b	43087c <warn@@Base+0x2874>
  4308b0:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4308b4:	add	x0, x0, #0x4d6
  4308b8:	b	43087c <warn@@Base+0x2874>
  4308bc:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4308c0:	add	x0, x0, #0x4e4
  4308c4:	b	43087c <warn@@Base+0x2874>
  4308c8:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4308cc:	add	x0, x0, #0x4f2
  4308d0:	b	43087c <warn@@Base+0x2874>
  4308d4:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4308d8:	add	x0, x0, #0x500
  4308dc:	b	43087c <warn@@Base+0x2874>
  4308e0:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4308e4:	add	x0, x0, #0x50e
  4308e8:	b	43087c <warn@@Base+0x2874>
  4308ec:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4308f0:	add	x0, x0, #0x51b
  4308f4:	b	43087c <warn@@Base+0x2874>
  4308f8:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  4308fc:	add	x0, x0, #0x164
  430900:	b	43087c <warn@@Base+0x2874>
  430904:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  430908:	add	x0, x0, #0x16e
  43090c:	b	43087c <warn@@Base+0x2874>
  430910:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  430914:	add	x0, x0, #0x179
  430918:	b	43087c <warn@@Base+0x2874>
  43091c:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430920:	add	x0, x0, #0x528
  430924:	b	43087c <warn@@Base+0x2874>
  430928:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  43092c:	add	x0, x0, #0x194
  430930:	b	43087c <warn@@Base+0x2874>
  430934:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  430938:	add	x0, x0, #0x19f
  43093c:	b	43087c <warn@@Base+0x2874>
  430940:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  430944:	add	x0, x0, #0x1a9
  430948:	b	43087c <warn@@Base+0x2874>
  43094c:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  430950:	add	x0, x0, #0x1b6
  430954:	b	43087c <warn@@Base+0x2874>
  430958:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  43095c:	add	x0, x0, #0x1c0
  430960:	b	43087c <warn@@Base+0x2874>
  430964:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  430968:	add	x0, x0, #0x1ca
  43096c:	b	43087c <warn@@Base+0x2874>
  430970:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  430974:	add	x0, x0, #0x1d4
  430978:	b	43087c <warn@@Base+0x2874>
  43097c:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  430980:	add	x0, x0, #0x1e0
  430984:	b	43087c <warn@@Base+0x2874>
  430988:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  43098c:	add	x0, x0, #0x1ea
  430990:	b	43087c <warn@@Base+0x2874>
  430994:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  430998:	add	x0, x0, #0x1f4
  43099c:	b	43087c <warn@@Base+0x2874>
  4309a0:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  4309a4:	add	x0, x0, #0x1fe
  4309a8:	b	43087c <warn@@Base+0x2874>
  4309ac:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  4309b0:	add	x0, x0, #0x208
  4309b4:	b	43087c <warn@@Base+0x2874>
  4309b8:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  4309bc:	add	x0, x0, #0x211
  4309c0:	b	43087c <warn@@Base+0x2874>
  4309c4:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4309c8:	add	x0, x0, #0x533
  4309cc:	b	43087c <warn@@Base+0x2874>
  4309d0:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  4309d4:	add	x0, x0, #0x232
  4309d8:	b	43087c <warn@@Base+0x2874>
  4309dc:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  4309e0:	add	x0, x0, #0x23c
  4309e4:	b	43087c <warn@@Base+0x2874>
  4309e8:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  4309ec:	add	x0, x0, #0x246
  4309f0:	b	43087c <warn@@Base+0x2874>
  4309f4:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  4309f8:	add	x0, x0, #0x251
  4309fc:	b	43087c <warn@@Base+0x2874>
  430a00:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430a04:	add	x0, x0, #0x545
  430a08:	b	43087c <warn@@Base+0x2874>
  430a0c:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  430a10:	add	x0, x0, #0x26a
  430a14:	b	43087c <warn@@Base+0x2874>
  430a18:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  430a1c:	add	x0, x0, #0x273
  430a20:	b	43087c <warn@@Base+0x2874>
  430a24:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  430a28:	add	x0, x0, #0x27c
  430a2c:	b	43087c <warn@@Base+0x2874>
  430a30:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  430a34:	add	x0, x0, #0x285
  430a38:	b	43087c <warn@@Base+0x2874>
  430a3c:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  430a40:	add	x0, x0, #0x28e
  430a44:	b	43087c <warn@@Base+0x2874>
  430a48:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  430a4c:	add	x0, x0, #0x297
  430a50:	b	43087c <warn@@Base+0x2874>
  430a54:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430a58:	add	x0, x0, #0x54f
  430a5c:	b	43087c <warn@@Base+0x2874>
  430a60:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430a64:	add	x0, x0, #0x55a
  430a68:	b	43087c <warn@@Base+0x2874>
  430a6c:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430a70:	add	x0, x0, #0x565
  430a74:	b	43087c <warn@@Base+0x2874>
  430a78:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430a7c:	add	x0, x0, #0x570
  430a80:	b	43087c <warn@@Base+0x2874>
  430a84:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430a88:	add	x0, x0, #0x57b
  430a8c:	b	43087c <warn@@Base+0x2874>
  430a90:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430a94:	add	x0, x0, #0x586
  430a98:	b	43087c <warn@@Base+0x2874>
  430a9c:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430aa0:	add	x0, x0, #0x591
  430aa4:	b	43087c <warn@@Base+0x2874>
  430aa8:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430aac:	add	x0, x0, #0x59c
  430ab0:	b	43087c <warn@@Base+0x2874>
  430ab4:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430ab8:	add	x0, x0, #0x5a7
  430abc:	b	43087c <warn@@Base+0x2874>
  430ac0:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430ac4:	add	x0, x0, #0x5b2
  430ac8:	b	43087c <warn@@Base+0x2874>
  430acc:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430ad0:	add	x0, x0, #0x5bd
  430ad4:	b	43087c <warn@@Base+0x2874>
  430ad8:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430adc:	add	x0, x0, #0x5c8
  430ae0:	b	43087c <warn@@Base+0x2874>
  430ae4:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430ae8:	add	x0, x0, #0x5d4
  430aec:	b	43087c <warn@@Base+0x2874>
  430af0:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430af4:	add	x0, x0, #0x5e0
  430af8:	b	43087c <warn@@Base+0x2874>
  430afc:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430b00:	add	x0, x0, #0x5ec
  430b04:	b	43087c <warn@@Base+0x2874>
  430b08:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430b0c:	add	x0, x0, #0x5f8
  430b10:	b	43087c <warn@@Base+0x2874>
  430b14:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430b18:	add	x0, x0, #0x604
  430b1c:	b	43087c <warn@@Base+0x2874>
  430b20:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430b24:	add	x0, x0, #0x610
  430b28:	b	43087c <warn@@Base+0x2874>
  430b2c:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430b30:	add	x0, x0, #0x61c
  430b34:	b	43087c <warn@@Base+0x2874>
  430b38:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430b3c:	add	x0, x0, #0x628
  430b40:	b	43087c <warn@@Base+0x2874>
  430b44:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430b48:	add	x0, x0, #0x634
  430b4c:	b	43087c <warn@@Base+0x2874>
  430b50:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430b54:	add	x0, x0, #0x640
  430b58:	b	43087c <warn@@Base+0x2874>
  430b5c:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430b60:	add	x0, x0, #0x64c
  430b64:	b	43087c <warn@@Base+0x2874>
  430b68:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430b6c:	add	x0, x0, #0x658
  430b70:	b	43087c <warn@@Base+0x2874>
  430b74:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430b78:	add	x0, x0, #0x664
  430b7c:	b	43087c <warn@@Base+0x2874>
  430b80:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430b84:	add	x0, x0, #0x670
  430b88:	b	43087c <warn@@Base+0x2874>
  430b8c:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430b90:	add	x0, x0, #0x67c
  430b94:	b	43087c <warn@@Base+0x2874>
  430b98:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430b9c:	add	x0, x0, #0x688
  430ba0:	b	43087c <warn@@Base+0x2874>
  430ba4:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430ba8:	add	x0, x0, #0x694
  430bac:	b	43087c <warn@@Base+0x2874>
  430bb0:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430bb4:	add	x0, x0, #0x6a0
  430bb8:	b	43087c <warn@@Base+0x2874>
  430bbc:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430bc0:	add	x0, x0, #0x6ac
  430bc4:	b	43087c <warn@@Base+0x2874>
  430bc8:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430bcc:	add	x0, x0, #0x6b8
  430bd0:	b	43087c <warn@@Base+0x2874>
  430bd4:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430bd8:	add	x0, x0, #0x6c4
  430bdc:	b	43087c <warn@@Base+0x2874>
  430be0:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430be4:	add	x0, x0, #0x6d0
  430be8:	b	43087c <warn@@Base+0x2874>
  430bec:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430bf0:	add	x0, x0, #0x6db
  430bf4:	b	43087c <warn@@Base+0x2874>
  430bf8:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430bfc:	add	x0, x0, #0x6e6
  430c00:	b	43087c <warn@@Base+0x2874>
  430c04:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430c08:	add	x0, x0, #0x6f1
  430c0c:	b	43087c <warn@@Base+0x2874>
  430c10:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430c14:	add	x0, x0, #0x6fc
  430c18:	b	43087c <warn@@Base+0x2874>
  430c1c:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430c20:	add	x0, x0, #0x707
  430c24:	b	43087c <warn@@Base+0x2874>
  430c28:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430c2c:	add	x0, x0, #0x712
  430c30:	b	43087c <warn@@Base+0x2874>
  430c34:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430c38:	add	x0, x0, #0x71d
  430c3c:	b	43087c <warn@@Base+0x2874>
  430c40:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430c44:	add	x0, x0, #0x728
  430c48:	b	43087c <warn@@Base+0x2874>
  430c4c:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430c50:	add	x0, x0, #0x733
  430c54:	b	43087c <warn@@Base+0x2874>
  430c58:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430c5c:	add	x0, x0, #0x73e
  430c60:	b	43087c <warn@@Base+0x2874>
  430c64:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430c68:	add	x0, x0, #0x74a
  430c6c:	b	43087c <warn@@Base+0x2874>
  430c70:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430c74:	add	x0, x0, #0x756
  430c78:	b	43087c <warn@@Base+0x2874>
  430c7c:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430c80:	add	x0, x0, #0x762
  430c84:	b	43087c <warn@@Base+0x2874>
  430c88:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430c8c:	add	x0, x0, #0x76e
  430c90:	b	43087c <warn@@Base+0x2874>
  430c94:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430c98:	add	x0, x0, #0x77a
  430c9c:	b	43087c <warn@@Base+0x2874>
  430ca0:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430ca4:	add	x0, x0, #0x786
  430ca8:	b	43087c <warn@@Base+0x2874>
  430cac:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430cb0:	add	x0, x0, #0x792
  430cb4:	b	43087c <warn@@Base+0x2874>
  430cb8:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430cbc:	add	x0, x0, #0x79e
  430cc0:	b	43087c <warn@@Base+0x2874>
  430cc4:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430cc8:	add	x0, x0, #0x7aa
  430ccc:	b	43087c <warn@@Base+0x2874>
  430cd0:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430cd4:	add	x0, x0, #0x7b6
  430cd8:	b	43087c <warn@@Base+0x2874>
  430cdc:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430ce0:	add	x0, x0, #0x7c2
  430ce4:	b	43087c <warn@@Base+0x2874>
  430ce8:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430cec:	add	x0, x0, #0x7ce
  430cf0:	b	43087c <warn@@Base+0x2874>
  430cf4:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430cf8:	add	x0, x0, #0x7da
  430cfc:	b	43087c <warn@@Base+0x2874>
  430d00:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430d04:	add	x0, x0, #0x7e6
  430d08:	b	43087c <warn@@Base+0x2874>
  430d0c:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430d10:	add	x0, x0, #0x7f2
  430d14:	b	43087c <warn@@Base+0x2874>
  430d18:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430d1c:	add	x0, x0, #0x7fe
  430d20:	b	43087c <warn@@Base+0x2874>
  430d24:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430d28:	add	x0, x0, #0x80a
  430d2c:	b	43087c <warn@@Base+0x2874>
  430d30:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430d34:	add	x0, x0, #0x816
  430d38:	b	43087c <warn@@Base+0x2874>
  430d3c:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430d40:	add	x0, x0, #0x822
  430d44:	b	43087c <warn@@Base+0x2874>
  430d48:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430d4c:	add	x0, x0, #0x82e
  430d50:	b	43087c <warn@@Base+0x2874>
  430d54:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430d58:	add	x0, x0, #0x83a
  430d5c:	b	43087c <warn@@Base+0x2874>
  430d60:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430d64:	add	x0, x0, #0x846
  430d68:	b	43087c <warn@@Base+0x2874>
  430d6c:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430d70:	add	x0, x0, #0x852
  430d74:	b	43087c <warn@@Base+0x2874>
  430d78:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430d7c:	add	x0, x0, #0x85e
  430d80:	b	43087c <warn@@Base+0x2874>
  430d84:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430d88:	add	x0, x0, #0x86a
  430d8c:	b	43087c <warn@@Base+0x2874>
  430d90:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430d94:	add	x0, x0, #0x876
  430d98:	b	43087c <warn@@Base+0x2874>
  430d9c:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430da0:	add	x0, x0, #0x882
  430da4:	b	43087c <warn@@Base+0x2874>
  430da8:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430dac:	add	x0, x0, #0x88e
  430db0:	b	43087c <warn@@Base+0x2874>
  430db4:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430db8:	add	x0, x0, #0x89a
  430dbc:	b	43087c <warn@@Base+0x2874>
  430dc0:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430dc4:	add	x0, x0, #0x8a6
  430dc8:	b	43087c <warn@@Base+0x2874>
  430dcc:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430dd0:	add	x0, x0, #0x8b2
  430dd4:	b	43087c <warn@@Base+0x2874>
  430dd8:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430ddc:	add	x0, x0, #0x8be
  430de0:	b	43087c <warn@@Base+0x2874>
  430de4:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430de8:	add	x0, x0, #0x8cb
  430dec:	b	43087c <warn@@Base+0x2874>
  430df0:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430df4:	add	x0, x0, #0x8d8
  430df8:	b	43087c <warn@@Base+0x2874>
  430dfc:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430e00:	add	x0, x0, #0x8e5
  430e04:	b	43087c <warn@@Base+0x2874>
  430e08:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430e0c:	add	x0, x0, #0x8f2
  430e10:	b	43087c <warn@@Base+0x2874>
  430e14:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430e18:	add	x0, x0, #0x8ff
  430e1c:	b	43087c <warn@@Base+0x2874>
  430e20:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430e24:	add	x0, x0, #0x90c
  430e28:	b	43087c <warn@@Base+0x2874>
  430e2c:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430e30:	add	x0, x0, #0x919
  430e34:	b	43087c <warn@@Base+0x2874>
  430e38:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430e3c:	add	x0, x0, #0x926
  430e40:	b	43087c <warn@@Base+0x2874>
  430e44:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430e48:	add	x0, x0, #0x933
  430e4c:	b	43087c <warn@@Base+0x2874>
  430e50:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430e54:	add	x0, x0, #0x940
  430e58:	b	43087c <warn@@Base+0x2874>
  430e5c:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430e60:	add	x0, x0, #0x94d
  430e64:	b	43087c <warn@@Base+0x2874>
  430e68:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430e6c:	add	x0, x0, #0x95a
  430e70:	b	43087c <warn@@Base+0x2874>
  430e74:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430e78:	add	x0, x0, #0x967
  430e7c:	b	43087c <warn@@Base+0x2874>
  430e80:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430e84:	add	x0, x0, #0x974
  430e88:	b	43087c <warn@@Base+0x2874>
  430e8c:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430e90:	add	x0, x0, #0x981
  430e94:	b	43087c <warn@@Base+0x2874>
  430e98:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430e9c:	add	x0, x0, #0x98e
  430ea0:	b	43087c <warn@@Base+0x2874>
  430ea4:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430ea8:	add	x0, x0, #0x99b
  430eac:	b	43087c <warn@@Base+0x2874>
  430eb0:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430eb4:	add	x0, x0, #0x9a8
  430eb8:	b	43087c <warn@@Base+0x2874>
  430ebc:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430ec0:	add	x0, x0, #0x9b5
  430ec4:	b	43087c <warn@@Base+0x2874>
  430ec8:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430ecc:	add	x0, x0, #0x9c2
  430ed0:	b	43087c <warn@@Base+0x2874>
  430ed4:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430ed8:	add	x0, x0, #0x9cf
  430edc:	b	43087c <warn@@Base+0x2874>
  430ee0:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430ee4:	add	x0, x0, #0x9dc
  430ee8:	b	43087c <warn@@Base+0x2874>
  430eec:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430ef0:	add	x0, x0, #0x9e7
  430ef4:	b	43087c <warn@@Base+0x2874>
  430ef8:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430efc:	add	x0, x0, #0x9f3
  430f00:	b	43087c <warn@@Base+0x2874>
  430f04:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430f08:	add	x0, x0, #0x9ff
  430f0c:	b	43087c <warn@@Base+0x2874>
  430f10:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430f14:	add	x0, x0, #0xa0b
  430f18:	b	43087c <warn@@Base+0x2874>
  430f1c:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430f20:	add	x0, x0, #0xa1c
  430f24:	b	43087c <warn@@Base+0x2874>
  430f28:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  430f2c:	add	x0, x0, #0x35c
  430f30:	b	43087c <warn@@Base+0x2874>
  430f34:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  430f38:	add	x0, x0, #0x366
  430f3c:	b	43087c <warn@@Base+0x2874>
  430f40:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430f44:	add	x0, x0, #0xa2e
  430f48:	b	43087c <warn@@Base+0x2874>
  430f4c:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430f50:	add	x0, x0, #0xa3a
  430f54:	b	43087c <warn@@Base+0x2874>
  430f58:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430f5c:	add	x0, x0, #0xa46
  430f60:	b	43087c <warn@@Base+0x2874>
  430f64:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  430f68:	add	x0, x0, #0x3de
  430f6c:	b	43087c <warn@@Base+0x2874>
  430f70:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  430f74:	add	x0, x0, #0x3f5
  430f78:	b	43087c <warn@@Base+0x2874>
  430f7c:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430f80:	add	x0, x0, #0xa55
  430f84:	b	43087c <warn@@Base+0x2874>
  430f88:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  430f8c:	add	x0, x0, #0x444
  430f90:	b	43087c <warn@@Base+0x2874>
  430f94:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  430f98:	add	x0, x0, #0x432
  430f9c:	b	43087c <warn@@Base+0x2874>
  430fa0:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  430fa4:	add	x0, x0, #0xf77
  430fa8:	b	43087c <warn@@Base+0x2874>
  430fac:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430fb0:	add	x0, x0, #0xa65
  430fb4:	b	43087c <warn@@Base+0x2874>
  430fb8:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430fbc:	add	x0, x0, #0xa71
  430fc0:	b	43087c <warn@@Base+0x2874>
  430fc4:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  430fc8:	add	x0, x0, #0xfa9
  430fcc:	b	43087c <warn@@Base+0x2874>
  430fd0:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  430fd4:	add	x0, x0, #0xfd1
  430fd8:	b	43087c <warn@@Base+0x2874>
  430fdc:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  430fe0:	add	x0, x0, #0xff7
  430fe4:	b	43087c <warn@@Base+0x2874>
  430fe8:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  430fec:	add	x0, x0, #0x1f
  430ff0:	b	43087c <warn@@Base+0x2874>
  430ff4:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  430ff8:	add	x0, x0, #0xa7e
  430ffc:	b	43087c <warn@@Base+0x2874>
  431000:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  431004:	add	x0, x0, #0x45
  431008:	b	43087c <warn@@Base+0x2874>
  43100c:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  431010:	add	x0, x0, #0x65
  431014:	b	43087c <warn@@Base+0x2874>
  431018:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  43101c:	add	x0, x0, #0xa90
  431020:	b	43087c <warn@@Base+0x2874>
  431024:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  431028:	add	x0, x0, #0x488
  43102c:	b	43087c <warn@@Base+0x2874>
  431030:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  431034:	add	x0, x0, #0xaab
  431038:	b	43087c <warn@@Base+0x2874>
  43103c:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  431040:	add	x0, x0, #0xf8e
  431044:	b	43087c <warn@@Base+0x2874>
  431048:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  43104c:	add	x0, x0, #0xfbb
  431050:	b	43087c <warn@@Base+0x2874>
  431054:	adrp	x0, 434000 <warn@@Base+0x5ff8>
  431058:	add	x0, x0, #0xfe2
  43105c:	b	43087c <warn@@Base+0x2874>
  431060:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  431064:	add	x0, x0, #0x9
  431068:	b	43087c <warn@@Base+0x2874>
  43106c:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  431070:	add	x0, x0, #0x30
  431074:	b	43087c <warn@@Base+0x2874>
  431078:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  43107c:	add	x0, x0, #0x53
  431080:	b	43087c <warn@@Base+0x2874>
  431084:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  431088:	add	x0, x0, #0x77
  43108c:	b	43087c <warn@@Base+0x2874>
  431090:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  431094:	add	x0, x0, #0xac2
  431098:	b	43087c <warn@@Base+0x2874>
  43109c:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4310a0:	add	x0, x0, #0xada
  4310a4:	b	43087c <warn@@Base+0x2874>
  4310a8:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4310ac:	add	x0, x0, #0xaef
  4310b0:	b	43087c <warn@@Base+0x2874>
  4310b4:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4310b8:	add	x0, x0, #0xb05
  4310bc:	b	43087c <warn@@Base+0x2874>
  4310c0:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  4310c4:	add	x0, x0, #0x5b4
  4310c8:	b	43087c <warn@@Base+0x2874>
  4310cc:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  4310d0:	add	x0, x0, #0x5c6
  4310d4:	b	43087c <warn@@Base+0x2874>
  4310d8:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  4310dc:	add	x0, x0, #0x5d9
  4310e0:	b	43087c <warn@@Base+0x2874>
  4310e4:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  4310e8:	add	x0, x0, #0x5ec
  4310ec:	b	43087c <warn@@Base+0x2874>
  4310f0:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  4310f4:	add	x0, x0, #0x5ff
  4310f8:	b	43087c <warn@@Base+0x2874>
  4310fc:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  431100:	add	x0, x0, #0x614
  431104:	b	43087c <warn@@Base+0x2874>
  431108:	adrp	x0, 435000 <warn@@Base+0x6ff8>
  43110c:	add	x0, x0, #0x621
  431110:	b	43087c <warn@@Base+0x2874>
  431114:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  431118:	add	x0, x0, #0xb1e
  43111c:	b	43087c <warn@@Base+0x2874>
  431120:	mov	x0, #0x0                   	// #0
  431124:	b	43087c <warn@@Base+0x2874>
  431128:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  43112c:	add	x0, x0, #0x493
  431130:	b	43087c <warn@@Base+0x2874>
  431134:	cmp	w0, #0x12
  431138:	b.ls	431174 <warn@@Base+0x316c>  // b.plast
  43113c:	sub	w0, w0, #0x80
  431140:	cmp	w0, #0x10
  431144:	b.ls	431150 <warn@@Base+0x3148>  // b.plast
  431148:	mov	x0, #0x0                   	// #0
  43114c:	b	431170 <warn@@Base+0x3168>
  431150:	adrp	x1, 441000 <warn@@Base+0x12ff8>
  431154:	add	x1, x1, #0x5b8
  431158:	ldrb	w0, [x1, w0, uxtw]
  43115c:	adr	x1, 431168 <warn@@Base+0x3160>
  431160:	add	x0, x1, w0, sxtb #2
  431164:	br	x0
  431168:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  43116c:	add	x0, x0, #0xc6c
  431170:	ret
  431174:	sub	w0, w0, #0x1
  431178:	cmp	w0, #0x11
  43117c:	b.hi	431324 <warn@@Base+0x331c>  // b.pmore
  431180:	adrp	x1, 441000 <warn@@Base+0x12ff8>
  431184:	add	x1, x1, #0x5cc
  431188:	ldrb	w0, [x1, w0, uxtw]
  43118c:	adr	x1, 431198 <warn@@Base+0x3190>
  431190:	add	x0, x1, w0, sxtb #2
  431194:	br	x0
  431198:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  43119c:	add	x0, x0, #0xdec
  4311a0:	b	431170 <warn@@Base+0x3168>
  4311a4:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4311a8:	add	x0, x0, #0xb42
  4311ac:	b	431170 <warn@@Base+0x3168>
  4311b0:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4311b4:	add	x0, x0, #0xb51
  4311b8:	b	431170 <warn@@Base+0x3168>
  4311bc:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4311c0:	add	x0, x0, #0xb66
  4311c4:	b	431170 <warn@@Base+0x3168>
  4311c8:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4311cc:	add	x0, x0, #0xb73
  4311d0:	b	431170 <warn@@Base+0x3168>
  4311d4:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4311d8:	add	x0, x0, #0xb81
  4311dc:	b	431170 <warn@@Base+0x3168>
  4311e0:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4311e4:	add	x0, x0, #0xb94
  4311e8:	b	431170 <warn@@Base+0x3168>
  4311ec:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4311f0:	add	x0, x0, #0xba4
  4311f4:	b	431170 <warn@@Base+0x3168>
  4311f8:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4311fc:	add	x0, x0, #0xbb9
  431200:	b	431170 <warn@@Base+0x3168>
  431204:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  431208:	add	x0, x0, #0xbd0
  43120c:	b	431170 <warn@@Base+0x3168>
  431210:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  431214:	add	x0, x0, #0xbe6
  431218:	b	431170 <warn@@Base+0x3168>
  43121c:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  431220:	add	x0, x0, #0xbfc
  431224:	b	431170 <warn@@Base+0x3168>
  431228:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  43122c:	add	x0, x0, #0xc0a
  431230:	b	431170 <warn@@Base+0x3168>
  431234:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  431238:	add	x0, x0, #0xc1e
  43123c:	b	431170 <warn@@Base+0x3168>
  431240:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  431244:	add	x0, x0, #0xc34
  431248:	b	431170 <warn@@Base+0x3168>
  43124c:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  431250:	add	x0, x0, #0xc49
  431254:	b	431170 <warn@@Base+0x3168>
  431258:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  43125c:	add	x0, x0, #0xc54
  431260:	b	431170 <warn@@Base+0x3168>
  431264:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  431268:	add	x0, x0, #0xc5f
  43126c:	b	431170 <warn@@Base+0x3168>
  431270:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  431274:	add	x0, x0, #0xc98
  431278:	b	431170 <warn@@Base+0x3168>
  43127c:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  431280:	add	x0, x0, #0xcab
  431284:	b	431170 <warn@@Base+0x3168>
  431288:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  43128c:	add	x0, x0, #0xcc6
  431290:	b	431170 <warn@@Base+0x3168>
  431294:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  431298:	add	x0, x0, #0xcdd
  43129c:	b	431170 <warn@@Base+0x3168>
  4312a0:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4312a4:	add	x0, x0, #0xcf9
  4312a8:	b	431170 <warn@@Base+0x3168>
  4312ac:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4312b0:	add	x0, x0, #0xd16
  4312b4:	b	431170 <warn@@Base+0x3168>
  4312b8:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4312bc:	add	x0, x0, #0xd2a
  4312c0:	b	431170 <warn@@Base+0x3168>
  4312c4:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4312c8:	add	x0, x0, #0xd40
  4312cc:	b	431170 <warn@@Base+0x3168>
  4312d0:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4312d4:	add	x0, x0, #0xd59
  4312d8:	b	431170 <warn@@Base+0x3168>
  4312dc:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4312e0:	add	x0, x0, #0xd71
  4312e4:	b	431170 <warn@@Base+0x3168>
  4312e8:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4312ec:	add	x0, x0, #0xd82
  4312f0:	b	431170 <warn@@Base+0x3168>
  4312f4:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4312f8:	add	x0, x0, #0xd99
  4312fc:	b	431170 <warn@@Base+0x3168>
  431300:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  431304:	add	x0, x0, #0xdb2
  431308:	b	431170 <warn@@Base+0x3168>
  43130c:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  431310:	add	x0, x0, #0xdce
  431314:	b	431170 <warn@@Base+0x3168>
  431318:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  43131c:	add	x0, x0, #0xc7e
  431320:	b	431170 <warn@@Base+0x3168>
  431324:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  431328:	add	x0, x0, #0xb36
  43132c:	b	431170 <warn@@Base+0x3168>
  431330:	mov	w1, w0
  431334:	cmp	w0, #0x40
  431338:	b.hi	431360 <warn@@Base+0x3358>  // b.pmore
  43133c:	adrp	x0, 441000 <warn@@Base+0x12ff8>
  431340:	add	x0, x0, #0x5e0
  431344:	ldrb	w0, [x0, w1, uxtw]
  431348:	adr	x1, 431354 <warn@@Base+0x334c>
  43134c:	add	x0, x1, w0, sxtb #2
  431350:	br	x0
  431354:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  431358:	add	x0, x0, #0xdfb
  43135c:	ret
  431360:	cmp	w0, #0x80
  431364:	b.eq	4314e0 <warn@@Base+0x34d8>  // b.none
  431368:	cmp	w1, #0xc0
  43136c:	adrp	x0, 441000 <warn@@Base+0x12ff8>
  431370:	add	x0, x0, #0x24
  431374:	csel	x0, x0, xzr, eq  // eq = none
  431378:	b	43135c <warn@@Base+0x3354>
  43137c:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  431380:	add	x0, x0, #0xe1c
  431384:	b	43135c <warn@@Base+0x3354>
  431388:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  43138c:	add	x0, x0, #0xe2b
  431390:	b	43135c <warn@@Base+0x3354>
  431394:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  431398:	add	x0, x0, #0xe3f
  43139c:	b	43135c <warn@@Base+0x3354>
  4313a0:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4313a4:	add	x0, x0, #0xe53
  4313a8:	b	43135c <warn@@Base+0x3354>
  4313ac:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4313b0:	add	x0, x0, #0xe67
  4313b4:	b	43135c <warn@@Base+0x3354>
  4313b8:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4313bc:	add	x0, x0, #0xe7e
  4313c0:	b	43135c <warn@@Base+0x3354>
  4313c4:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4313c8:	add	x0, x0, #0xe96
  4313cc:	b	43135c <warn@@Base+0x3354>
  4313d0:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4313d4:	add	x0, x0, #0xea7
  4313d8:	b	43135c <warn@@Base+0x3354>
  4313dc:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4313e0:	add	x0, x0, #0xeb9
  4313e4:	b	43135c <warn@@Base+0x3354>
  4313e8:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  4313ec:	add	x0, x0, #0x1fe
  4313f0:	b	43135c <warn@@Base+0x3354>
  4313f4:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  4313f8:	add	x0, x0, #0x216
  4313fc:	b	43135c <warn@@Base+0x3354>
  431400:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  431404:	add	x0, x0, #0xec9
  431408:	b	43135c <warn@@Base+0x3354>
  43140c:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  431410:	add	x0, x0, #0xed8
  431414:	b	43135c <warn@@Base+0x3354>
  431418:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  43141c:	add	x0, x0, #0xef0
  431420:	b	43135c <warn@@Base+0x3354>
  431424:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  431428:	add	x0, x0, #0xf06
  43142c:	b	43135c <warn@@Base+0x3354>
  431430:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  431434:	add	x0, x0, #0xf20
  431438:	b	43135c <warn@@Base+0x3354>
  43143c:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  431440:	add	x0, x0, #0xf32
  431444:	b	43135c <warn@@Base+0x3354>
  431448:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  43144c:	add	x0, x0, #0xf4c
  431450:	b	43135c <warn@@Base+0x3354>
  431454:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  431458:	add	x0, x0, #0xf5e
  43145c:	b	43135c <warn@@Base+0x3354>
  431460:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  431464:	add	x0, x0, #0xf77
  431468:	b	43135c <warn@@Base+0x3354>
  43146c:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  431470:	add	x0, x0, #0xf89
  431474:	b	43135c <warn@@Base+0x3354>
  431478:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  43147c:	add	x0, x0, #0xf9e
  431480:	b	43135c <warn@@Base+0x3354>
  431484:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  431488:	add	x0, x0, #0xfb4
  43148c:	b	43135c <warn@@Base+0x3354>
  431490:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  431494:	add	x0, x0, #0xfc3
  431498:	b	43135c <warn@@Base+0x3354>
  43149c:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4314a0:	add	x0, x0, #0xfd2
  4314a4:	b	43135c <warn@@Base+0x3354>
  4314a8:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  4314ac:	add	x0, x0, #0x47b
  4314b0:	b	43135c <warn@@Base+0x3354>
  4314b4:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4314b8:	add	x0, x0, #0xfeb
  4314bc:	b	43135c <warn@@Base+0x3354>
  4314c0:	adrp	x0, 441000 <warn@@Base+0x12ff8>
  4314c4:	add	x0, x0, #0x0
  4314c8:	b	43135c <warn@@Base+0x3354>
  4314cc:	mov	x0, #0x0                   	// #0
  4314d0:	b	43135c <warn@@Base+0x3354>
  4314d4:	adrp	x0, 438000 <warn@@Base+0x9ff8>
  4314d8:	add	x0, x0, #0x2d2
  4314dc:	b	43135c <warn@@Base+0x3354>
  4314e0:	adrp	x0, 440000 <warn@@Base+0x11ff8>
  4314e4:	add	x0, x0, #0xe0e
  4314e8:	b	43135c <warn@@Base+0x3354>
  4314ec:	mov	w1, w0
  4314f0:	cmp	w0, #0x5
  4314f4:	b.hi	43152c <warn@@Base+0x3524>  // b.pmore
  4314f8:	cbz	w0, 43157c <warn@@Base+0x3574>
  4314fc:	sub	w1, w0, #0x2
  431500:	cmp	w1, #0x3
  431504:	b.hi	431584 <warn@@Base+0x357c>  // b.pmore
  431508:	adrp	x0, 441000 <warn@@Base+0x12ff8>
  43150c:	add	x0, x0, #0x624
  431510:	ldrb	w0, [x0, w1, uxtw]
  431514:	adr	x1, 431520 <warn@@Base+0x3518>
  431518:	add	x0, x1, w0, sxtb #2
  43151c:	br	x0
  431520:	adrp	x0, 441000 <warn@@Base+0x12ff8>
  431524:	add	x0, x0, #0x9b
  431528:	ret
  43152c:	mov	w0, #0x2001                	// #8193
  431530:	cmp	w1, w0
  431534:	b.eq	431590 <warn@@Base+0x3588>  // b.none
  431538:	mov	w0, #0x3fff                	// #16383
  43153c:	cmp	w1, w0
  431540:	b.eq	43159c <warn@@Base+0x3594>  // b.none
  431544:	cmp	w1, #0x2, lsl #12
  431548:	adrp	x0, 441000 <warn@@Base+0x12ff8>
  43154c:	add	x0, x0, #0xac
  431550:	csel	x0, x0, xzr, eq  // eq = none
  431554:	b	431528 <warn@@Base+0x3520>
  431558:	adrp	x0, 441000 <warn@@Base+0x12ff8>
  43155c:	add	x0, x0, #0x47
  431560:	b	431528 <warn@@Base+0x3520>
  431564:	adrp	x0, 441000 <warn@@Base+0x12ff8>
  431568:	add	x0, x0, #0x59
  43156c:	b	431528 <warn@@Base+0x3520>
  431570:	adrp	x0, 441000 <warn@@Base+0x12ff8>
  431574:	add	x0, x0, #0x67
  431578:	b	431528 <warn@@Base+0x3520>
  43157c:	mov	x0, #0x0                   	// #0
  431580:	b	431528 <warn@@Base+0x3520>
  431584:	adrp	x0, 441000 <warn@@Base+0x12ff8>
  431588:	add	x0, x0, #0x33
  43158c:	b	431528 <warn@@Base+0x3520>
  431590:	adrp	x0, 441000 <warn@@Base+0x12ff8>
  431594:	add	x0, x0, #0x78
  431598:	b	431528 <warn@@Base+0x3520>
  43159c:	adrp	x0, 441000 <warn@@Base+0x12ff8>
  4315a0:	add	x0, x0, #0x8c
  4315a4:	b	431528 <warn@@Base+0x3520>
  4315a8:	cbnz	x1, 4315e0 <warn@@Base+0x35d8>
  4315ac:	stp	x29, x30, [sp, #-32]!
  4315b0:	mov	x29, sp
  4315b4:	str	x19, [sp, #16]
  4315b8:	mov	x19, x0
  4315bc:	cbz	x0, 4315d0 <warn@@Base+0x35c8>
  4315c0:	mov	w1, #0x7                   	// #7
  4315c4:	bl	403420 <access@plt>
  4315c8:	cmp	w0, #0x0
  4315cc:	csel	x1, xzr, x19, ne  // ne = any
  4315d0:	mov	x0, x1
  4315d4:	ldr	x19, [sp, #16]
  4315d8:	ldp	x29, x30, [sp], #32
  4315dc:	ret
  4315e0:	mov	x0, x1
  4315e4:	ret
  4315e8:	stp	x29, x30, [sp, #-48]!
  4315ec:	mov	x29, sp
  4315f0:	stp	x21, x22, [sp, #32]
  4315f4:	adrp	x21, 45c000 <_bfd_std_section+0x3120>
  4315f8:	ldr	x0, [x21, #568]
  4315fc:	stp	x19, x20, [sp, #16]
  431600:	cbnz	x0, 4316c8 <warn@@Base+0x36c0>
  431604:	adrp	x0, 441000 <warn@@Base+0x12ff8>
  431608:	add	x0, x0, #0x628
  43160c:	bl	4037f0 <getenv@plt>
  431610:	mov	x1, #0x0                   	// #0
  431614:	bl	4315a8 <warn@@Base+0x35a0>
  431618:	mov	x19, x0
  43161c:	adrp	x0, 441000 <warn@@Base+0x12ff8>
  431620:	add	x0, x0, #0x62f
  431624:	bl	4037f0 <getenv@plt>
  431628:	mov	x1, x19
  43162c:	bl	4315a8 <warn@@Base+0x35a0>
  431630:	mov	x19, x0
  431634:	adrp	x0, 441000 <warn@@Base+0x12ff8>
  431638:	add	x0, x0, #0x633
  43163c:	bl	4037f0 <getenv@plt>
  431640:	mov	x1, x19
  431644:	bl	4315a8 <warn@@Base+0x35a0>
  431648:	adrp	x19, 441000 <warn@@Base+0x12ff8>
  43164c:	mov	x1, x0
  431650:	add	x19, x19, #0x668
  431654:	adrp	x0, 441000 <warn@@Base+0x12ff8>
  431658:	add	x0, x0, #0x638
  43165c:	bl	4315a8 <warn@@Base+0x35a0>
  431660:	mov	x1, x0
  431664:	mov	x0, x19
  431668:	bl	4315a8 <warn@@Base+0x35a0>
  43166c:	mov	x1, x0
  431670:	add	x0, x19, #0x9
  431674:	bl	4315a8 <warn@@Base+0x35a0>
  431678:	mov	x1, x0
  43167c:	add	x0, x19, #0x12
  431680:	bl	4315a8 <warn@@Base+0x35a0>
  431684:	mov	x19, x0
  431688:	cbnz	x0, 431694 <warn@@Base+0x368c>
  43168c:	adrp	x19, 433000 <warn@@Base+0x4ff8>
  431690:	add	x19, x19, #0x1e2
  431694:	mov	x0, x19
  431698:	bl	402fd0 <strlen@plt>
  43169c:	mov	x20, x0
  4316a0:	add	w0, w0, #0x2
  4316a4:	bl	403290 <xmalloc@plt>
  4316a8:	mov	x22, x0
  4316ac:	mov	x1, x19
  4316b0:	bl	403620 <strcpy@plt>
  4316b4:	mov	w0, #0x2f                  	// #47
  4316b8:	str	x22, [x21, #568]
  4316bc:	strb	w0, [x22, w20, uxtw]
  4316c0:	add	w20, w20, #0x1
  4316c4:	strb	wzr, [x22, x20]
  4316c8:	ldr	x0, [x21, #568]
  4316cc:	ldp	x19, x20, [sp, #16]
  4316d0:	ldp	x21, x22, [sp, #32]
  4316d4:	ldp	x29, x30, [sp], #48
  4316d8:	ret
  4316dc:	stp	x29, x30, [sp, #-80]!
  4316e0:	mov	x29, sp
  4316e4:	stp	x19, x20, [sp, #16]
  4316e8:	mov	x20, x0
  4316ec:	mov	x19, x1
  4316f0:	stp	x21, x22, [sp, #32]
  4316f4:	stp	x23, x24, [sp, #48]
  4316f8:	str	x25, [sp, #64]
  4316fc:	bl	4315e8 <warn@@Base+0x35e0>
  431700:	mov	x24, x0
  431704:	cbnz	x20, 431710 <warn@@Base+0x3708>
  431708:	adrp	x20, 441000 <warn@@Base+0x12ff8>
  43170c:	add	x20, x20, #0x63d
  431710:	cbnz	x19, 43171c <warn@@Base+0x3714>
  431714:	adrp	x19, 433000 <warn@@Base+0x4ff8>
  431718:	add	x19, x19, #0x268
  43171c:	mov	x0, x24
  431720:	bl	402fd0 <strlen@plt>
  431724:	mov	x21, x0
  431728:	mov	x0, x20
  43172c:	bl	402fd0 <strlen@plt>
  431730:	mov	x23, x0
  431734:	mov	x0, x19
  431738:	bl	402fd0 <strlen@plt>
  43173c:	mov	x25, x0
  431740:	sxtw	x23, w23
  431744:	sxtw	x22, w21
  431748:	add	x0, x23, #0x7
  43174c:	sxtw	x1, w25
  431750:	add	x21, x1, w21, sxtw
  431754:	add	x0, x0, x21
  431758:	bl	403290 <xmalloc@plt>
  43175c:	mov	x21, x0
  431760:	mov	x1, x24
  431764:	bl	403620 <strcpy@plt>
  431768:	mov	x1, x20
  43176c:	add	x0, x21, x22
  431770:	add	x22, x22, x23
  431774:	bl	403620 <strcpy@plt>
  431778:	add	x0, x21, x22
  43177c:	adrp	x1, 43e000 <warn@@Base+0xfff8>
  431780:	add	x22, x22, #0x6
  431784:	add	x1, x1, #0x2b
  431788:	bl	403620 <strcpy@plt>
  43178c:	mov	x1, x19
  431790:	add	x0, x21, x22
  431794:	bl	403620 <strcpy@plt>
  431798:	mov	w1, w25
  43179c:	mov	x0, x21
  4317a0:	bl	402fa0 <mkstemps@plt>
  4317a4:	cmn	w0, #0x1
  4317a8:	b.ne	4317e0 <warn@@Base+0x37d8>  // b.any
  4317ac:	adrp	x0, 456000 <warn@@Base+0x27ff8>
  4317b0:	ldr	x0, [x0, #4032]
  4317b4:	ldr	x19, [x0]
  4317b8:	bl	4037d0 <__errno_location@plt>
  4317bc:	ldr	w0, [x0]
  4317c0:	bl	403380 <strerror@plt>
  4317c4:	mov	x3, x0
  4317c8:	adrp	x1, 441000 <warn@@Base+0x12ff8>
  4317cc:	mov	x2, x24
  4317d0:	add	x1, x1, #0x640
  4317d4:	mov	x0, x19
  4317d8:	bl	403880 <fprintf@plt>
  4317dc:	bl	403400 <abort@plt>
  4317e0:	bl	403390 <close@plt>
  4317e4:	cbnz	w0, 4317dc <warn@@Base+0x37d4>
  4317e8:	mov	x0, x21
  4317ec:	ldp	x19, x20, [sp, #16]
  4317f0:	ldp	x21, x22, [sp, #32]
  4317f4:	ldp	x23, x24, [sp, #48]
  4317f8:	ldr	x25, [sp, #64]
  4317fc:	ldp	x29, x30, [sp], #80
  431800:	ret
  431804:	mov	x1, x0
  431808:	mov	x0, #0x0                   	// #0
  43180c:	b	4316dc <warn@@Base+0x36d4>
  431810:	stp	x29, x30, [sp, #-64]!
  431814:	mov	x29, sp
  431818:	stp	x19, x20, [sp, #16]
  43181c:	adrp	x20, 456000 <warn@@Base+0x27ff8>
  431820:	add	x20, x20, #0xb80
  431824:	stp	x21, x22, [sp, #32]
  431828:	adrp	x21, 456000 <warn@@Base+0x27ff8>
  43182c:	add	x21, x21, #0xb78
  431830:	sub	x20, x20, x21
  431834:	mov	w22, w0
  431838:	stp	x23, x24, [sp, #48]
  43183c:	mov	x23, x1
  431840:	mov	x24, x2
  431844:	bl	402f30 <memcpy@plt-0x40>
  431848:	cmp	xzr, x20, asr #3
  43184c:	b.eq	431878 <warn@@Base+0x3870>  // b.none
  431850:	asr	x20, x20, #3
  431854:	mov	x19, #0x0                   	// #0
  431858:	ldr	x3, [x21, x19, lsl #3]
  43185c:	mov	x2, x24
  431860:	add	x19, x19, #0x1
  431864:	mov	x1, x23
  431868:	mov	w0, w22
  43186c:	blr	x3
  431870:	cmp	x20, x19
  431874:	b.ne	431858 <warn@@Base+0x3850>  // b.any
  431878:	ldp	x19, x20, [sp, #16]
  43187c:	ldp	x21, x22, [sp, #32]
  431880:	ldp	x23, x24, [sp, #48]
  431884:	ldp	x29, x30, [sp], #64
  431888:	ret
  43188c:	nop
  431890:	ret
  431894:	nop
  431898:	mov	x2, x1
  43189c:	mov	x1, x0
  4318a0:	mov	w0, #0x0                   	// #0
  4318a4:	b	403810 <__xstat@plt>
  4318a8:	mov	x2, x1
  4318ac:	mov	w1, w0
  4318b0:	mov	w0, #0x0                   	// #0
  4318b4:	b	4036c0 <__fxstat@plt>

Disassembly of section .fini:

00000000004318b8 <.fini>:
  4318b8:	stp	x29, x30, [sp, #-16]!
  4318bc:	mov	x29, sp
  4318c0:	ldp	x29, x30, [sp], #16
  4318c4:	ret
