Model {
  Name                    "archiving_task"
  Version                 3.00
  #RexVersion             "2.10.7 rev. 5340, Date 2015-07-28"
  BlockDefaults {
    ForegroundColor         "black"
    BackgroundColor         "white"
    DropShadow              off
    NamePlacement           "normal"
    FontName                "Helvetica"
    FontSize                10
    FontWeight              "normal"
    FontAngle               "normal"
    ShowName                on
    Orientation             "right"
  }
  AnnotationDefaults {
    HorizontalAlignment     "left"
    VerticalAlignment       "middle"
    ForegroundColor         "black"
    BackgroundColor         "white"
    DropShadow              off
    FontName                "Helvetica"
    FontSize                10
    FontWeight              "normal"
    FontAngle               "normal"
  }
  LineDefaults {
    FontName                "Helvetica"
    FontSize                9
    FontWeight              "normal"
    FontAngle               "normal"
  }
  System {
    Name                    "archiving_task"
    Location                [211, 33, 615, 365]
    #GUID                   b676e0e9-9b83-4d07-ac82-8f548feafa0e
    Block {
      BlockType               Reference
      Name                    "ACD_TRoff"
      Ports                   [2, 2, 0, 0, 0]
      Position                [270, 138, 305, 162]
      SourceBlock             "arclib/ACD"
      acls                    "8: Double"
      arc                     1
      id                      2
      tmin                    "0.1"
      tmax                    5
      TR                      off
      Desc                    "Simulated analog signal, TR=off"
      #GUID                   5032b074-a8ee-4735-96f7-53056a9a285e
    }
    Block {
      BlockType               Reference
      Name                    "ACD_TRon"
      Ports                   [2, 2, 0, 0, 0]
      Position                [270, 88, 305, 112]
      SourceBlock             "arclib/ACD"
      acls                    "8: Double"
      arc                     1
      id                      1
      tmin                    "0.1"
      tmax                    5
      TR                      on
      Desc                    "Simulated analog signal, TR=on"
      #GUID                   ee3c9a47-1a52-45ed-af3d-84fa66fd06ff
    }
    Block {
      BlockType               Reference
      Name                    "ADD"
      Ports                   [2, 1, 0, 0, 0]
      Position                [175, 83, 200, 107]
      SourceBlock             "mathlib/ADD"
      #GUID                   0495ebbc-eec4-4418-b70b-76c04d65b836
    }
    Block {
      BlockType               Reference
      Name                    "AFLUSH"
      Ports                   [1, 0, 0, 0, 0]
      Position                [170, 193, 210, 207]
      SourceBlock             "arclib/AFLUSH"
      arc                     1
      #GUID                   13747a5f-eac1-48f4-aa7d-fdc11ee6b04f
    }
    Block {
      BlockType               Reference
      Name                    "CNB"
      Ports                   [0, 1, 0, 0, 0]
      Position                [100, 193, 120, 207]
      SourceBlock             "mathlib/CNB"
      YCN                     off
      #GUID                   8223ba38-bfea-438d-8199-3f2cde8a91fc
    }
    Block {
      BlockType               Reference
      Name                    "CNR"
      Ports                   [0, 1, 0, 0, 0]
      Position                [225, 98, 245, 112]
      SourceBlock             "mathlib/CNR"
      ycn                     "0.2"
      #GUID                   137102d2-b662-4c39-b49b-653797149d9a
    }
    Block {
      BlockType               Reference
      Name                    "CNR1"
      Ports                   [0, 1, 0, 0, 0]
      Position                [225, 148, 245, 162]
      SourceBlock             "mathlib/CNR"
      ycn                     "0.2"
      #GUID                   1bf022c7-126b-4dbf-8733-06cb64bb416a
    }
    Block {
      BlockType               Reference
      Name                    "SG_sine_fast"
      Ports                   [0, 1, 0, 0, 0]
      Position                [95, 133, 120, 147]
      SourceBlock             "genlib/SG"
      isig                    "1: SINE"
      amp                     3
      freq                    "0.09"
      phase                   0
      ifrunit                 "1: Hz"
      iphunit                 "1: degrees"
      #GUID                   261095e4-a807-421c-94b1-db60720b0352
    }
    Block {
      BlockType               Reference
      Name                    "SG_sine_slow"
      Ports                   [0, 1, 0, 0, 0]
      Position                [95, 83, 120, 97]
      SourceBlock             "genlib/SG"
      isig                    "1: SINE"
      amp                     10
      freq                    "0.025"
      phase                   0
      ifrunit                 "1: Hz"
      iphunit                 "1: degrees"
      #GUID                   f712d529-1164-4523-b5d5-692ba640f258
    }
    Line {
      SrcBlock                "ADD"
      SrcPort                 1
      Points                  [10, 0]
      #GUID                   c3896285-4624-4785-8052-a29f9d5e2daf
      Branch {
        Points                  [0, 50]
        DstBlock                "ACD_TRoff"
        DstPort                 1
        #GUID                   e1a5df80-bdd8-456c-9290-154912001aee
      }
      Branch {
        DstBlock                "ACD_TRon"
        DstPort                 1
        #GUID                   c701d035-8727-412d-aeed-3eba1146cc08
      }
    }
    Line {
      SrcBlock                "CNB"
      SrcPort                 1
      DstBlock                "AFLUSH"
      DstPort                 1
      #GUID                   1c3581ee-3a51-492b-a1c7-7f5e2903871d
    }
    Line {
      SrcBlock                "CNR"
      SrcPort                 1
      DstBlock                "ACD_TRon"
      DstPort                 2
      #GUID                   00138111-19bc-4c5e-9c43-999753826fc1
    }
    Line {
      SrcBlock                "CNR1"
      SrcPort                 1
      DstBlock                "ACD_TRoff"
      DstPort                 2
      #GUID                   0faa6ec8-4859-4af3-b0d0-fce75cb4e8c4
    }
    Line {
      SrcBlock                "SG_sine_fast"
      SrcPort                 1
      Points                  [35, 0]
      DstBlock                "ADD"
      DstPort                 2
      #GUID                   5653a9e8-cb7b-4582-98be-5159b1c4fbf5
    }
    Line {
      SrcBlock                "SG_sine_slow"
      SrcPort                 1
      DstBlock                "ADD"
      DstPort                 1
      #GUID                   ea256fd2-0103-4c13-a042-72745e0fb1aa
    }
    Annotation {
      Position                [115, 25]
      Text                    "Archiving analog signals"
      FontWeight              "bold"
      FontSize                16
      #GUID                   b440336e-823a-4429-9c52-33cb562e60b8
    }
    Annotation {
      Position                [145, 50]
      Text                    "See the README.md file for detailed information"
"."
      #GUID                   8f79b992-fa0e-490d-82e8-f15ef7d4ddd7
    }
  }
}
