{"vcs1":{"timestamp_begin":1726852132.652956834, "rt":1.67, "ut":0.47, "st":0.42}}
{"vcselab":{"timestamp_begin":1726852134.419198991, "rt":0.78, "ut":0.21, "st":0.07}}
{"link":{"timestamp_begin":1726852135.284635196, "rt":0.53, "ut":0.23, "st":0.40}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726852131.953377610}
{"VCS_COMP_START_TIME": 1726852131.953377610}
{"VCS_COMP_END_TIME": 1726852137.571811606}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk"}
{"vcs1": {"peak_mem": 350016}}
{"stitch_vcselab": {"peak_mem": 225708}}
