Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jun 25 15:08:03 2022
| Host         : quangnd12 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/push_data_DUT/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/push_data_DUT/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/uart_fifo_transmitter/rx_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/uart_fifo_transmitter/rx_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/uart_fifo_transmitter/tx_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/uart_fifo_transmitter/tx_state_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/uart_generator_clock/clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 57 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.372        0.000                      0                  302        0.149        0.000                      0                  302        3.000        0.000                       0                   214  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
sys_clock                        {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 50.000}       100.000         10.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       95.372        0.000                      0                  302        0.149        0.000                      0                  302       49.500        0.000                       0                   210  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       95.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.372ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 0.704ns (16.554%)  route 3.549ns (83.446%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         1.816    -0.796    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/clk
    SLICE_X7Y26          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDCE (Prop_fdce_C_Q)         0.456    -0.340 f  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[5]/Q
                         net (fo=2, routed)           1.357     1.017    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/sel0[5]
    SLICE_X5Y26          LUT4 (Prop_lut4_I0_O)        0.124     1.141 f  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik[15]_i_3/O
                         net (fo=18, routed)          1.206     2.347    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik[15]_i_3_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I1_O)        0.124     2.471 r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik[15]_i_1/O
                         net (fo=16, routed)          0.986     3.457    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik
    SLICE_X5Y27          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    95.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    96.835    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         1.641    98.568    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/clk
    SLICE_X5Y27          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[10]/C
                         clock pessimism              0.616    99.183    
                         clock uncertainty           -0.149    99.034    
    SLICE_X5Y27          FDCE (Setup_fdce_C_CE)      -0.205    98.829    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[10]
  -------------------------------------------------------------------
                         required time                         98.829    
                         arrival time                          -3.457    
  -------------------------------------------------------------------
                         slack                                 95.372    

Slack (MET) :             95.372ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 0.704ns (16.554%)  route 3.549ns (83.446%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         1.816    -0.796    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/clk
    SLICE_X7Y26          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDCE (Prop_fdce_C_Q)         0.456    -0.340 f  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[5]/Q
                         net (fo=2, routed)           1.357     1.017    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/sel0[5]
    SLICE_X5Y26          LUT4 (Prop_lut4_I0_O)        0.124     1.141 f  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik[15]_i_3/O
                         net (fo=18, routed)          1.206     2.347    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik[15]_i_3_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I1_O)        0.124     2.471 r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik[15]_i_1/O
                         net (fo=16, routed)          0.986     3.457    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik
    SLICE_X5Y27          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    95.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    96.835    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         1.641    98.568    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/clk
    SLICE_X5Y27          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[11]/C
                         clock pessimism              0.616    99.183    
                         clock uncertainty           -0.149    99.034    
    SLICE_X5Y27          FDCE (Setup_fdce_C_CE)      -0.205    98.829    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[11]
  -------------------------------------------------------------------
                         required time                         98.829    
                         arrival time                          -3.457    
  -------------------------------------------------------------------
                         slack                                 95.372    

Slack (MET) :             95.540ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 0.704ns (17.247%)  route 3.378ns (82.753%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 98.565 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         1.816    -0.796    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/clk
    SLICE_X7Y26          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDCE (Prop_fdce_C_Q)         0.456    -0.340 f  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[5]/Q
                         net (fo=2, routed)           1.357     1.017    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/sel0[5]
    SLICE_X5Y26          LUT4 (Prop_lut4_I0_O)        0.124     1.141 f  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik[15]_i_3/O
                         net (fo=18, routed)          1.206     2.347    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik[15]_i_3_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I1_O)        0.124     2.471 r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik[15]_i_1/O
                         net (fo=16, routed)          0.815     3.286    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik
    SLICE_X5Y25          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    95.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    96.835    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         1.638    98.565    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/clk
    SLICE_X5Y25          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[0]/C
                         clock pessimism              0.616    99.180    
                         clock uncertainty           -0.149    99.031    
    SLICE_X5Y25          FDCE (Setup_fdce_C_CE)      -0.205    98.826    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[0]
  -------------------------------------------------------------------
                         required time                         98.826    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                 95.540    

Slack (MET) :             95.617ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/A_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/A_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 1.675ns (39.504%)  route 2.565ns (60.496%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 98.572 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         1.821    -0.791    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/clk
    SLICE_X3Y28          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.335 r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/A_reg[1]/Q
                         net (fo=5, routed)           1.405     1.070    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/A_reg_n_0_[1]
    SLICE_X3Y29          LUT4 (Prop_lut4_I1_O)        0.124     1.194 r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/Q1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.194    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/Q1_carry_i_8_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.726 r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/Q1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.726    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/Q1_carry_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     1.976 r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/Q1_carry__0/CO[2]
                         net (fo=14, routed)          1.160     3.136    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/Q1_carry__0_n_1
    SLICE_X1Y30          LUT4 (Prop_lut4_I1_O)        0.313     3.449 r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/A[11]_i_1/O
                         net (fo=1, routed)           0.000     3.449    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/A[11]
    SLICE_X1Y30          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/A_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    95.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    96.835    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         1.645    98.572    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/clk
    SLICE_X1Y30          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/A_reg[11]/C
                         clock pessimism              0.616    99.187    
                         clock uncertainty           -0.149    99.038    
    SLICE_X1Y30          FDCE (Setup_fdce_C_D)        0.029    99.067    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/A_reg[11]
  -------------------------------------------------------------------
                         required time                         99.067    
                         arrival time                          -3.449    
  -------------------------------------------------------------------
                         slack                                 95.617    

Slack (MET) :             95.619ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/A_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/A_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 1.675ns (39.504%)  route 2.565ns (60.496%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 98.572 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         1.821    -0.791    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/clk
    SLICE_X3Y28          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.335 r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/A_reg[1]/Q
                         net (fo=5, routed)           1.405     1.070    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/A_reg_n_0_[1]
    SLICE_X3Y29          LUT4 (Prop_lut4_I1_O)        0.124     1.194 r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/Q1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.194    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/Q1_carry_i_8_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.726 r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/Q1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.726    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/Q1_carry_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     1.976 r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/Q1_carry__0/CO[2]
                         net (fo=14, routed)          1.160     3.136    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/Q1_carry__0_n_1
    SLICE_X1Y30          LUT4 (Prop_lut4_I1_O)        0.313     3.449 r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/A[10]_i_1/O
                         net (fo=1, routed)           0.000     3.449    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/A[10]
    SLICE_X1Y30          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/A_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    95.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    96.835    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         1.645    98.572    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/clk
    SLICE_X1Y30          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/A_reg[10]/C
                         clock pessimism              0.616    99.187    
                         clock uncertainty           -0.149    99.038    
    SLICE_X1Y30          FDCE (Setup_fdce_C_D)        0.031    99.069    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/A_reg[10]
  -------------------------------------------------------------------
                         required time                         99.069    
                         arrival time                          -3.449    
  -------------------------------------------------------------------
                         slack                                 95.619    

Slack (MET) :             95.620ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/A_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/A_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 1.675ns (39.513%)  route 2.564ns (60.487%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 98.572 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.791ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         1.821    -0.791    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/clk
    SLICE_X3Y28          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456    -0.335 r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/A_reg[1]/Q
                         net (fo=5, routed)           1.405     1.070    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/A_reg_n_0_[1]
    SLICE_X3Y29          LUT4 (Prop_lut4_I1_O)        0.124     1.194 r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/Q1_carry_i_8/O
                         net (fo=1, routed)           0.000     1.194    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/Q1_carry_i_8_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.726 r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/Q1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.726    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/Q1_carry_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     1.976 r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/Q1_carry__0/CO[2]
                         net (fo=14, routed)          1.159     3.135    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/Q1_carry__0_n_1
    SLICE_X1Y30          LUT4 (Prop_lut4_I1_O)        0.313     3.448 r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/A[9]_i_1/O
                         net (fo=1, routed)           0.000     3.448    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/A[9]
    SLICE_X1Y30          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/A_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    95.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    96.835    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         1.645    98.572    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/clk
    SLICE_X1Y30          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/A_reg[9]/C
                         clock pessimism              0.616    99.187    
                         clock uncertainty           -0.149    99.038    
    SLICE_X1Y30          FDCE (Setup_fdce_C_D)        0.031    99.069    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/A_reg[9]
  -------------------------------------------------------------------
                         required time                         99.069    
                         arrival time                          -3.448    
  -------------------------------------------------------------------
                         slack                                 95.620    

Slack (MET) :             95.682ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.704ns (17.859%)  route 3.238ns (82.141%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 98.567 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         1.816    -0.796    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/clk
    SLICE_X7Y26          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDCE (Prop_fdce_C_Q)         0.456    -0.340 f  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[5]/Q
                         net (fo=2, routed)           1.357     1.017    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/sel0[5]
    SLICE_X5Y26          LUT4 (Prop_lut4_I0_O)        0.124     1.141 f  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik[15]_i_3/O
                         net (fo=18, routed)          1.206     2.347    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik[15]_i_3_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I1_O)        0.124     2.471 r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik[15]_i_1/O
                         net (fo=16, routed)          0.675     3.146    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik
    SLICE_X5Y26          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    95.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    96.835    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         1.640    98.567    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/clk
    SLICE_X5Y26          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[6]/C
                         clock pessimism              0.616    99.182    
                         clock uncertainty           -0.149    99.033    
    SLICE_X5Y26          FDCE (Setup_fdce_C_CE)      -0.205    98.828    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[6]
  -------------------------------------------------------------------
                         required time                         98.828    
                         arrival time                          -3.146    
  -------------------------------------------------------------------
                         slack                                 95.682    

Slack (MET) :             95.698ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 0.704ns (17.942%)  route 3.220ns (82.058%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 98.565 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         1.816    -0.796    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/clk
    SLICE_X7Y26          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDCE (Prop_fdce_C_Q)         0.456    -0.340 f  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[5]/Q
                         net (fo=2, routed)           1.357     1.017    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/sel0[5]
    SLICE_X5Y26          LUT4 (Prop_lut4_I0_O)        0.124     1.141 f  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik[15]_i_3/O
                         net (fo=18, routed)          1.206     2.347    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik[15]_i_3_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I1_O)        0.124     2.471 r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik[15]_i_1/O
                         net (fo=16, routed)          0.657     3.128    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik
    SLICE_X7Y25          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    95.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    96.835    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         1.638    98.565    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/clk
    SLICE_X7Y25          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[1]/C
                         clock pessimism              0.616    99.180    
                         clock uncertainty           -0.149    99.031    
    SLICE_X7Y25          FDCE (Setup_fdce_C_CE)      -0.205    98.826    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[1]
  -------------------------------------------------------------------
                         required time                         98.826    
                         arrival time                          -3.128    
  -------------------------------------------------------------------
                         slack                                 95.698    

Slack (MET) :             95.698ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 0.704ns (17.942%)  route 3.220ns (82.058%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 98.565 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         1.816    -0.796    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/clk
    SLICE_X7Y26          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDCE (Prop_fdce_C_Q)         0.456    -0.340 f  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[5]/Q
                         net (fo=2, routed)           1.357     1.017    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/sel0[5]
    SLICE_X5Y26          LUT4 (Prop_lut4_I0_O)        0.124     1.141 f  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik[15]_i_3/O
                         net (fo=18, routed)          1.206     2.347    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik[15]_i_3_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I1_O)        0.124     2.471 r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik[15]_i_1/O
                         net (fo=16, routed)          0.657     3.128    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik
    SLICE_X7Y25          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    95.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    96.835    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         1.638    98.565    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/clk
    SLICE_X7Y25          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[2]/C
                         clock pessimism              0.616    99.180    
                         clock uncertainty           -0.149    99.031    
    SLICE_X7Y25          FDCE (Setup_fdce_C_CE)      -0.205    98.826    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[2]
  -------------------------------------------------------------------
                         required time                         98.826    
                         arrival time                          -3.128    
  -------------------------------------------------------------------
                         slack                                 95.698    

Slack (MET) :             95.698ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 0.704ns (17.942%)  route 3.220ns (82.058%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 98.565 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         1.816    -0.796    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/clk
    SLICE_X7Y26          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDCE (Prop_fdce_C_Q)         0.456    -0.340 f  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[5]/Q
                         net (fo=2, routed)           1.357     1.017    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/sel0[5]
    SLICE_X5Y26          LUT4 (Prop_lut4_I0_O)        0.124     1.141 f  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik[15]_i_3/O
                         net (fo=18, routed)          1.206     2.347    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik[15]_i_3_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I1_O)        0.124     2.471 r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik[15]_i_1/O
                         net (fo=16, routed)          0.657     3.128    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik
    SLICE_X7Y25          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.582    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    95.144 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    96.835    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.926 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         1.638    98.565    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/clk
    SLICE_X7Y25          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[3]/C
                         clock pessimism              0.616    99.180    
                         clock uncertainty           -0.149    99.031    
    SLICE_X7Y25          FDCE (Setup_fdce_C_CE)      -0.205    98.826    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[3]
  -------------------------------------------------------------------
                         required time                         98.826    
                         arrival time                          -3.128    
  -------------------------------------------------------------------
                         slack                                 95.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         0.587    -0.592    design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/clk
    SLICE_X9Y31          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c2_reg[1]/Q
                         net (fo=4, routed)           0.078    -0.373    design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/current_state_c2[1]
    SLICE_X9Y31          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         0.854    -0.831    design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/clk
    SLICE_X9Y31          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c2_reg[1]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X9Y31          FDCE (Hold_fdce_C_D)         0.070    -0.522    design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         0.585    -0.594    design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/clk
    SLICE_X9Y29          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c3_reg[1]/Q
                         net (fo=4, routed)           0.078    -0.375    design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/current_state_c3[1]
    SLICE_X9Y29          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         0.852    -0.833    design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/clk
    SLICE_X9Y29          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c3_reg[1]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X9Y29          FDCE (Hold_fdce_C_D)         0.070    -0.524    design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/car2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.189ns (62.561%)  route 0.113ns (37.439%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         0.587    -0.592    design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/clk
    SLICE_X9Y31          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c2_reg[1]/Q
                         net (fo=4, routed)           0.113    -0.338    design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/current_state_c2[1]
    SLICE_X8Y31          LUT5 (Prop_lut5_I2_O)        0.048    -0.290 r  design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/car2[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/car2[1]_i_1_n_0
    SLICE_X8Y31          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/car2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         0.854    -0.831    design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/clk
    SLICE_X8Y31          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/car2_reg[1]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X8Y31          FDCE (Hold_fdce_C_D)         0.131    -0.448    design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/car2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/car3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.189ns (62.561%)  route 0.113ns (37.439%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         0.585    -0.594    design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/clk
    SLICE_X9Y29          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c3_reg[1]/Q
                         net (fo=4, routed)           0.113    -0.340    design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/current_state_c3[1]
    SLICE_X8Y29          LUT5 (Prop_lut5_I2_O)        0.048    -0.292 r  design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/car3[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/car3[1]_i_1_n_0
    SLICE_X8Y29          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/car3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         0.852    -0.833    design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/clk
    SLICE_X8Y29          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/car3_reg[1]/C
                         clock pessimism              0.252    -0.581    
    SLICE_X8Y29          FDCE (Hold_fdce_C_D)         0.131    -0.450    design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/car3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.028%)  route 0.109ns (36.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         0.587    -0.592    design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/clk
    SLICE_X9Y31          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c2_reg[1]/Q
                         net (fo=4, routed)           0.109    -0.342    design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/current_state_c2[1]
    SLICE_X8Y31          LUT3 (Prop_lut3_I2_O)        0.045    -0.297 r  design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c2[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c2[0]_i_1_n_0
    SLICE_X8Y31          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         0.854    -0.831    design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/clk
    SLICE_X8Y31          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c2_reg[0]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X8Y31          FDCE (Hold_fdce_C_D)         0.120    -0.459    design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.028%)  route 0.109ns (36.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         0.585    -0.594    design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/clk
    SLICE_X9Y29          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c3_reg[1]/Q
                         net (fo=4, routed)           0.109    -0.344    design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/current_state_c3[1]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.045    -0.299 r  design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c3[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c3[0]_i_1_n_0
    SLICE_X8Y29          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         0.852    -0.833    design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/clk
    SLICE_X8Y29          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c3_reg[0]/C
                         clock pessimism              0.252    -0.581    
    SLICE_X8Y29          FDCE (Hold_fdce_C_D)         0.120    -0.461    design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/car2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.185%)  route 0.113ns (37.815%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         0.587    -0.592    design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/clk
    SLICE_X9Y31          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c2_reg[1]/Q
                         net (fo=4, routed)           0.113    -0.338    design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/current_state_c2[1]
    SLICE_X8Y31          LUT4 (Prop_lut4_I1_O)        0.045    -0.293 r  design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/car2[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/car2[0]_i_1_n_0
    SLICE_X8Y31          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/car2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         0.854    -0.831    design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/clk
    SLICE_X8Y31          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/car2_reg[0]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X8Y31          FDCE (Hold_fdce_C_D)         0.121    -0.458    design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/car2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/car3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.185%)  route 0.113ns (37.815%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         0.585    -0.594    design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/clk
    SLICE_X9Y29          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c3_reg[1]/Q
                         net (fo=4, routed)           0.113    -0.340    design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/current_state_c3[1]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.045    -0.295 r  design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/car3[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/car3[0]_i_1_n_0
    SLICE_X8Y29          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/car3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         0.852    -0.833    design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/clk
    SLICE_X8Y29          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/car3_reg[0]/C
                         clock pessimism              0.252    -0.581    
    SLICE_X8Y29          FDCE (Hold_fdce_C_D)         0.121    -0.460    design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/car3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/top_0/inst/push_data_DUT/data_cp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.490%)  route 0.121ns (42.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         0.617    -0.562    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/clk
    SLICE_X2Y32          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/Q_reg[3]/Q
                         net (fo=2, routed)           0.121    -0.276    design_1_i/top_0/inst/push_data_DUT/data_cp_reg[13]_0[3]
    SLICE_X4Y32          FDCE                                         r  design_1_i/top_0/inst/push_data_DUT/data_cp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         0.884    -0.801    design_1_i/top_0/inst/push_data_DUT/clk
    SLICE_X4Y32          FDCE                                         r  design_1_i/top_0/inst/push_data_DUT/data_cp_reg[3]/C
                         clock pessimism              0.273    -0.528    
    SLICE_X4Y32          FDCE (Hold_fdce_C_D)         0.076    -0.452    design_1_i/top_0/inst/push_data_DUT/data_cp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_ms_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/Y_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         0.614    -0.565    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/clk
    SLICE_X5Y29          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_ms_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_ms_reg[6]/Q
                         net (fo=2, routed)           0.112    -0.312    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/D[6]
    SLICE_X6Y29          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/Y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=208, routed)         0.881    -0.804    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/clk
    SLICE_X6Y29          FDCE                                         r  design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/Y_reg[6]/C
                         clock pessimism              0.253    -0.551    
    SLICE_X6Y29          FDCE (Hold_fdce_C_D)         0.052    -0.499    design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/Y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         100.000     99.000     SLICE_X8Y30      design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X8Y30      design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X8Y30      design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X8Y28      design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X8Y28      design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c1_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X8Y31      design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c2_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X9Y31      design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c2_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X8Y29      design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c3_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X7Y27      design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X5Y27      design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X5Y27      design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X7Y27      design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/time_tik_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X8Y31      design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c2_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X9Y31      design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c2_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X8Y31      design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/car2_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X8Y31      design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/car2_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X1Y30      design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/A_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X1Y30      design_1_i/top_0/inst/non_stop_ETC/datapath_DUT/div_DUT/A_reg[11]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X8Y30      design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/FSM_onehot_current_state_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X8Y30      design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/FSM_onehot_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X8Y30      design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/FSM_onehot_current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X8Y30      design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/FSM_onehot_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X8Y30      design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/FSM_onehot_current_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X8Y30      design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/FSM_onehot_current_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X8Y28      design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X8Y28      design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X8Y28      design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X8Y28      design_1_i/top_0/inst/non_stop_ETC/cotroller_DUT/count_car_DUT/FSM_sequential_current_state_c1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



