#! /classes/ece2300/install/pkgs/iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/va_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2009.vpi";
S_0x7459d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x731920 .scope module, "Top" "Top" 3 8;
 .timescale 0 0;
v0x773be0_0 .net "clk", 0 0, v0x772c90_0;  1 drivers
v0x773ca0_0 .var "dut_in0", 3 0;
v0x773d40_0 .var "dut_in1", 3 0;
v0x773e40_0 .net "dut_out", 3 0, L_0x776010;  1 drivers
v0x773f10_0 .var "dut_sel", 0 0;
v0x774000_0 .var "out", 3 0;
v0x7740a0_0 .var "random_in0", 3 0;
v0x774180_0 .var "random_in1", 3 0;
v0x774260_0 .var "random_sel", 0 0;
v0x7743b0_0 .net "reset", 0 0, v0x773000_0;  1 drivers
S_0x731ab0 .scope task, "check" "check" 3 45, 3 45 0, S_0x731920;
 .timescale 0 0;
v0x7508a0_0 .var "in0", 3 0;
v0x74e550_0 .var "in1", 3 0;
v0x74c200_0 .var "out", 3 0;
v0x749e80_0 .var "sel", 0 0;
TD_Top.check ;
    %load/vec4 v0x772e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7508a0_0;
    %store/vec4 v0x773ca0_0, 0, 4;
    %load/vec4 v0x74e550_0;
    %store/vec4 v0x773d40_0, 0, 4;
    %load/vec4 v0x749e80_0;
    %store/vec4 v0x773f10_0, 0, 1;
    %delay 8, 0;
    %load/vec4 v0x772f20_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %vpi_call/w 3 61 "$display", "%3d: %b %b %b > %b", v0x772d70_0, v0x773ca0_0, v0x773d40_0, v0x773f10_0, v0x773e40_0 {0 0 0};
T_0.2 ;
    %load/vec4 v0x74c200_0;
    %load/vec4 v0x74c200_0;
    %load/vec4 v0x773e40_0;
    %xor;
    %load/vec4 v0x74c200_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_0.4, 6;
    %load/vec4 v0x772f20_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %vpi_call/w 3 68 "$display", "\012\033[31mERROR\033[0m (cycle=%0d): %s != %s (%b != %b)", v0x772d70_0, "dut_out", "out", v0x773e40_0, v0x74c200_0 {0 0 0};
    %jmp T_0.7;
T_0.6 ;
    %vpi_call/w 3 71 "$write", "\033[31mFAILED\033[0m" {0 0 0};
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x772e50_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x772f20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %vpi_call/w 3 76 "$write", "\033[32m", ".", "\033[0m" {0 0 0};
T_0.8 ;
T_0.5 ;
    %delay 2, 0;
T_0.0 ;
    %end;
S_0x76f1e0 .scope module, "dut" "Mux2_4b_GL" 3 30, 4 10 0, S_0x731920;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in0";
    .port_info 1 /INPUT 4 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "out";
v0x771ee0_0 .net "in0", 3 0, v0x773ca0_0;  1 drivers
v0x771fe0_0 .net "in1", 3 0, v0x773d40_0;  1 drivers
v0x7720c0_0 .net "out", 3 0, L_0x776010;  alias, 1 drivers
v0x772230_0 .net "sel", 0 0, v0x773f10_0;  1 drivers
L_0x774a30 .part v0x773ca0_0, 0, 1;
L_0x774b20 .part v0x773d40_0, 0, 1;
L_0x775150 .part v0x773ca0_0, 1, 1;
L_0x7751f0 .part v0x773d40_0, 1, 1;
L_0x775800 .part v0x773ca0_0, 2, 1;
L_0x7758a0 .part v0x773d40_0, 2, 1;
L_0x775e80 .part v0x773ca0_0, 3, 1;
L_0x775f20 .part v0x773d40_0, 3, 1;
L_0x776010 .concat8 [ 1 1 1 1], L_0x7748e0, L_0x775000, L_0x7756b0, L_0x775d30;
S_0x76f450 .scope module, "mux0" "Mux2_1b_GL" 4 19, 5 8 0, S_0x76f1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x774450 .functor AND 1, L_0x774a30, L_0x774b20, C4<1>, C4<1>;
L_0x774550 .functor NOT 1, v0x773f10_0, C4<0>, C4<0>, C4<0>;
L_0x7745f0 .functor AND 1, L_0x774a30, L_0x774550, C4<1>, C4<1>;
L_0x7746e0 .functor OR 1, L_0x774450, L_0x7745f0, C4<0>, C4<0>;
L_0x774820 .functor AND 1, L_0x774b20, v0x773f10_0, C4<1>, C4<1>;
L_0x7748e0 .functor OR 1, L_0x7746e0, L_0x774820, C4<0>, C4<0>;
v0x76f6a0_0 .net *"_ivl_0", 0 0, L_0x774450;  1 drivers
v0x76f7a0_0 .net *"_ivl_2", 0 0, L_0x774550;  1 drivers
v0x76f880_0 .net *"_ivl_4", 0 0, L_0x7745f0;  1 drivers
v0x76f940_0 .net *"_ivl_6", 0 0, L_0x7746e0;  1 drivers
v0x76fa20_0 .net *"_ivl_8", 0 0, L_0x774820;  1 drivers
v0x76fb50_0 .net "in0", 0 0, L_0x774a30;  1 drivers
v0x76fc10_0 .net "in1", 0 0, L_0x774b20;  1 drivers
v0x76fcd0_0 .net "out", 0 0, L_0x7748e0;  1 drivers
v0x76fdb0_0 .net "sel", 0 0, v0x773f10_0;  alias, 1 drivers
S_0x76fef0 .scope module, "mux1" "Mux2_1b_GL" 4 26, 5 8 0, S_0x76f1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x774c10 .functor AND 1, L_0x775150, L_0x7751f0, C4<1>, C4<1>;
L_0x774c80 .functor NOT 1, v0x773f10_0, C4<0>, C4<0>, C4<0>;
L_0x774cf0 .functor AND 1, L_0x775150, L_0x774c80, C4<1>, C4<1>;
L_0x774e00 .functor OR 1, L_0x774c10, L_0x774cf0, C4<0>, C4<0>;
L_0x774f40 .functor AND 1, L_0x7751f0, v0x773f10_0, C4<1>, C4<1>;
L_0x775000 .functor OR 1, L_0x774e00, L_0x774f40, C4<0>, C4<0>;
v0x770110_0 .net *"_ivl_0", 0 0, L_0x774c10;  1 drivers
v0x7701f0_0 .net *"_ivl_2", 0 0, L_0x774c80;  1 drivers
v0x7702d0_0 .net *"_ivl_4", 0 0, L_0x774cf0;  1 drivers
v0x770390_0 .net *"_ivl_6", 0 0, L_0x774e00;  1 drivers
v0x770470_0 .net *"_ivl_8", 0 0, L_0x774f40;  1 drivers
v0x7705a0_0 .net "in0", 0 0, L_0x775150;  1 drivers
v0x770660_0 .net "in1", 0 0, L_0x7751f0;  1 drivers
v0x770720_0 .net "out", 0 0, L_0x775000;  1 drivers
v0x770800_0 .net "sel", 0 0, v0x773f10_0;  alias, 1 drivers
S_0x770900 .scope module, "mux2" "Mux2_1b_GL" 4 33, 5 8 0, S_0x76f1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x7752c0 .functor AND 1, L_0x775800, L_0x7758a0, C4<1>, C4<1>;
L_0x775330 .functor NOT 1, v0x773f10_0, C4<0>, C4<0>, C4<0>;
L_0x7753a0 .functor AND 1, L_0x775800, L_0x775330, C4<1>, C4<1>;
L_0x7754b0 .functor OR 1, L_0x7752c0, L_0x7753a0, C4<0>, C4<0>;
L_0x7755f0 .functor AND 1, L_0x7758a0, v0x773f10_0, C4<1>, C4<1>;
L_0x7756b0 .functor OR 1, L_0x7754b0, L_0x7755f0, C4<0>, C4<0>;
v0x770b00_0 .net *"_ivl_0", 0 0, L_0x7752c0;  1 drivers
v0x770be0_0 .net *"_ivl_2", 0 0, L_0x775330;  1 drivers
v0x770cc0_0 .net *"_ivl_4", 0 0, L_0x7753a0;  1 drivers
v0x770db0_0 .net *"_ivl_6", 0 0, L_0x7754b0;  1 drivers
v0x770e90_0 .net *"_ivl_8", 0 0, L_0x7755f0;  1 drivers
v0x770fc0_0 .net "in0", 0 0, L_0x775800;  1 drivers
v0x771080_0 .net "in1", 0 0, L_0x7758a0;  1 drivers
v0x771140_0 .net "out", 0 0, L_0x7756b0;  1 drivers
v0x7712b0_0 .net "sel", 0 0, v0x773f10_0;  alias, 1 drivers
S_0x7713d0 .scope module, "mux3" "Mux2_1b_GL" 4 40, 5 8 0, S_0x76f1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x775a10 .functor AND 1, L_0x775e80, L_0x775f20, C4<1>, C4<1>;
L_0x775a80 .functor NOT 1, v0x773f10_0, C4<0>, C4<0>, C4<0>;
L_0x775af0 .functor AND 1, L_0x775e80, L_0x775a80, C4<1>, C4<1>;
L_0x775b60 .functor OR 1, L_0x775a10, L_0x775af0, C4<0>, C4<0>;
L_0x775c70 .functor AND 1, L_0x775f20, v0x773f10_0, C4<1>, C4<1>;
L_0x775d30 .functor OR 1, L_0x775b60, L_0x775c70, C4<0>, C4<0>;
v0x771620_0 .net *"_ivl_0", 0 0, L_0x775a10;  1 drivers
v0x771720_0 .net *"_ivl_2", 0 0, L_0x775a80;  1 drivers
v0x771800_0 .net *"_ivl_4", 0 0, L_0x775af0;  1 drivers
v0x7718c0_0 .net *"_ivl_6", 0 0, L_0x775b60;  1 drivers
v0x7719a0_0 .net *"_ivl_8", 0 0, L_0x775c70;  1 drivers
v0x771ad0_0 .net "in0", 0 0, L_0x775e80;  1 drivers
v0x771b90_0 .net "in1", 0 0, L_0x775f20;  1 drivers
v0x771c50_0 .net "out", 0 0, L_0x775d30;  1 drivers
v0x771dc0_0 .net "sel", 0 0, v0x773f10_0;  alias, 1 drivers
S_0x772380 .scope module, "t" "ece2300_TestUtils" 3 19, 6 26 0, S_0x731920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0x772c90_0 .var "clk", 0 0;
v0x772d70_0 .var/2s "cycles", 31 0;
v0x772e50_0 .var "failed", 0 0;
v0x772f20_0 .var/2s "n", 31 0;
v0x773000_0 .var "reset", 0 0;
v0x773110_0 .var/2s "seed", 31 0;
v0x7731f0_0 .var/str "vcd_filename";
E_0x730f10 .event posedge, v0x772c90_0;
S_0x772550 .scope task, "test_bench_begin" "test_bench_begin" 6 90, 6 90 0, S_0x772380;
 .timescale 0 0;
v0x772700_0 .var/str "filename";
TD_Top.t.test_bench_begin ;
    %pushi/str "\012";
    %load/str v0x772700_0;
    %concat/str;
    %vpi_call/w 6 91 "$write", S<0,str> {0 0 1};
    %delay 1, 0;
    %end;
S_0x7727e0 .scope task, "test_bench_end" "test_bench_end" 6 99, 6 99 0, S_0x772380;
 .timescale 0 0;
TD_Top.t.test_bench_end ;
    %vpi_call/w 6 100 "$write", "\012" {0 0 0};
    %load/vec4 v0x772f20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %vpi_call/w 6 102 "$write", "\012" {0 0 0};
T_2.10 ;
    %vpi_call/w 6 103 "$finish" {0 0 0};
    %end;
S_0x7729e0 .scope task, "test_case_begin" "test_case_begin" 6 110, 6 110 0, S_0x772380;
 .timescale 0 0;
v0x772bf0_0 .var/str "taskname";
TD_Top.t.test_case_begin ;
    %pushi/str "\012";
    %load/str v0x772bf0_0;
    %concat/str;
    %concati/str " ";
    %vpi_call/w 6 111 "$write", S<0,str> {0 0 1};
    %load/vec4 v0x772f20_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.12, 4;
    %vpi_call/w 6 113 "$write", "\012" {0 0 0};
T_3.12 ;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x773110_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x772e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x773000_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x773000_0, 0, 1;
    %end;
S_0x773310 .scope task, "test_case_1_basic" "test_case_1_basic" 3 76, 3 76 0, S_0x731920;
 .timescale 0 0;
TD_Top.test_case_1_basic ;
    %pushi/str "test_case_1_basic";
    %store/str v0x772bf0_0;
    %fork TD_Top.t.test_case_begin, S_0x7729e0;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7508a0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x74e550_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x749e80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x74c200_0, 0, 4;
    %fork TD_Top.check, S_0x731ab0;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7508a0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x74e550_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x749e80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x74c200_0, 0, 4;
    %fork TD_Top.check, S_0x731ab0;
    %join;
    %end;
S_0x7734f0 .scope task, "test_case_2_directed" "test_case_2_directed" 3 85, 3 85 0, S_0x731920;
 .timescale 0 0;
TD_Top.test_case_2_directed ;
    %pushi/str "test_case_2_directed";
    %store/str v0x772bf0_0;
    %fork TD_Top.t.test_case_begin, S_0x7729e0;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7508a0_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x74e550_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x749e80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x74c200_0, 0, 4;
    %fork TD_Top.check, S_0x731ab0;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7508a0_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x74e550_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x749e80_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x74c200_0, 0, 4;
    %fork TD_Top.check, S_0x731ab0;
    %join;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7508a0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x74e550_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x749e80_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x74c200_0, 0, 4;
    %fork TD_Top.check, S_0x731ab0;
    %join;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7508a0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x74e550_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x749e80_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x74c200_0, 0, 4;
    %fork TD_Top.check, S_0x731ab0;
    %join;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7508a0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x74e550_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x749e80_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x74c200_0, 0, 4;
    %fork TD_Top.check, S_0x731ab0;
    %join;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7508a0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x74e550_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x749e80_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x74c200_0, 0, 4;
    %fork TD_Top.check, S_0x731ab0;
    %join;
    %end;
S_0x773720 .scope task, "test_case_3_random" "test_case_3_random" 3 103, 3 103 0, S_0x731920;
 .timescale 0 0;
TD_Top.test_case_3_random ;
    %pushi/str "test_case_3_random";
    %store/str v0x772bf0_0;
    %fork TD_Top.t.test_case_begin, S_0x7729e0;
    %join;
    %fork t_1, S_0x773900;
    %jmp t_0;
    .scope S_0x773900;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x773ae0_0, 0, 32;
T_6.14 ;
    %load/vec4 v0x773ae0_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_6.15, 5;
    %vpi_func 3 112 "$urandom" 32, v0x773110_0 {0 0 0};
    %pad/u 4;
    %store/vec4 v0x7740a0_0, 0, 4;
    %vpi_func 3 113 "$urandom" 32, v0x773110_0 {0 0 0};
    %pad/u 4;
    %store/vec4 v0x774180_0, 0, 4;
    %vpi_func 3 114 "$urandom" 32, v0x773110_0 {0 0 0};
    %pad/u 1;
    %store/vec4 v0x774260_0, 0, 1;
    %load/vec4 v0x7740a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x774180_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x774260_0;
    %inv;
    %load/vec4 v0x7740a0_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %load/vec4 v0x774260_0;
    %load/vec4 v0x774180_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0x774000_0, 4;
    %load/vec4 v0x7740a0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x774180_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x774260_0;
    %inv;
    %load/vec4 v0x7740a0_0;
    %parti/s 1, 1, 2;
    %and;
    %or;
    %load/vec4 v0x774260_0;
    %load/vec4 v0x774180_0;
    %parti/s 1, 1, 2;
    %and;
    %or;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0x774000_0, 4;
    %load/vec4 v0x7740a0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x774180_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0x774260_0;
    %inv;
    %load/vec4 v0x7740a0_0;
    %parti/s 1, 2, 3;
    %and;
    %or;
    %load/vec4 v0x774260_0;
    %load/vec4 v0x774180_0;
    %parti/s 1, 2, 3;
    %and;
    %or;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0x774000_0, 4;
    %load/vec4 v0x7740a0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x774180_0;
    %parti/s 1, 3, 3;
    %and;
    %load/vec4 v0x774260_0;
    %inv;
    %load/vec4 v0x7740a0_0;
    %parti/s 1, 3, 3;
    %and;
    %or;
    %load/vec4 v0x774260_0;
    %load/vec4 v0x774180_0;
    %parti/s 1, 3, 3;
    %and;
    %or;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %cassign/vec4/off v0x774000_0, 4;
    %load/vec4 v0x7740a0_0;
    %store/vec4 v0x7508a0_0, 0, 4;
    %load/vec4 v0x774180_0;
    %store/vec4 v0x74e550_0, 0, 4;
    %load/vec4 v0x774260_0;
    %store/vec4 v0x749e80_0, 0, 1;
    %load/vec4 v0x774000_0;
    %store/vec4 v0x74c200_0, 0, 4;
    %fork TD_Top.check, S_0x731ab0;
    %join;
    %load/vec4 v0x773ae0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x773ae0_0, 0, 32;
    %jmp T_6.14;
T_6.15 ;
    %end;
    .scope S_0x773720;
t_0 %join;
    %end;
S_0x773900 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 108, 3 108 0, S_0x773720;
 .timescale 0 0;
v0x773ae0_0 .var/2s "i", 31 0;
    .scope S_0x772380;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x772e50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x772f20_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x773110_0, 0, 32;
    %end;
    .thread T_7, $init;
    .scope S_0x772380;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x772c90_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x772380;
T_9 ;
    %delay 5, 0;
    %load/vec4 v0x772c90_0;
    %inv;
    %store/vec4 v0x772c90_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x772380;
T_10 ;
    %vpi_func 6 48 "$value$plusargs" 32, "test-case=%d", v0x772f20_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x772f20_0, 0, 32;
T_10.0 ;
    %vpi_func 6 51 "$value$plusargs" 32, "dump-vcd=%s", v0x7731f0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_call/w 6 52 "$dumpfile", v0x7731f0_0 {0 0 0};
    %vpi_call/w 6 53 "$dumpvars" {0 0 0};
T_10.2 ;
    %end;
    .thread T_10;
    .scope S_0x772380;
T_11 ;
    %wait E_0x730f10;
    %load/vec4 v0x773000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x772d70_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x772d70_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x772d70_0, 0;
T_11.1 ;
    %load/vec4 v0x772d70_0;
    %cmpi/s 10000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_11.2, 5;
    %vpi_call/w 6 77 "$display", "\012ERROR (cycles=%0d): timeout!", v0x772d70_0 {0 0 0};
    %vpi_call/w 6 78 "$finish" {0 0 0};
T_11.2 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x731920;
T_12 ;
    %pushi/str "../test/Mux2_4b_GL-test.v";
    %store/str v0x772700_0;
    %fork TD_Top.t.test_bench_begin, S_0x772550;
    %join;
    %load/vec4 v0x772f20_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_12.2, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x772f20_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_12.2;
    %jmp/0xz  T_12.0, 5;
    %fork TD_Top.test_case_1_basic, S_0x773310;
    %join;
T_12.0 ;
    %load/vec4 v0x772f20_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_12.5, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x772f20_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_12.5;
    %jmp/0xz  T_12.3, 5;
    %fork TD_Top.test_case_2_directed, S_0x7734f0;
    %join;
T_12.3 ;
    %load/vec4 v0x772f20_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_12.8, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x772f20_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_12.8;
    %jmp/0xz  T_12.6, 5;
    %fork TD_Top.test_case_3_random, S_0x773720;
    %join;
T_12.6 ;
    %fork TD_Top.t.test_bench_end, S_0x7727e0;
    %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "../test/Mux2_4b_GL-test.v";
    "../hw/Mux2_4b_GL.v";
    "../hw/Mux2_1b_GL.v";
    "../test/ece2300-test.v";
