// Seed: 2792420604
module module_0 (
    output supply1 id_0,
    input wand id_1,
    input wire id_2,
    input wor id_3
);
  assign id_0 = id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    input supply0 id_2,
    output uwire id_3,
    input tri0 id_4,
    input wor id_5,
    input supply1 id_6,
    input wire id_7
);
  final $display(id_2, 1, 1'b0);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_0
  );
endmodule
module module_2 (
    output uwire id_0,
    output supply1 id_1,
    input wire id_2,
    input supply0 id_3,
    input wire id_4
);
  wire id_6;
  always @(negedge 1) begin : LABEL_0
    #1 id_1 = 1;
  end
  module_0 modCall_1 (
      id_1,
      id_4,
      id_2,
      id_3
  );
  wire id_7;
endmodule
