// Seed: 3461947941
module module_0;
  assign id_1 = 1'b0;
  id_4(
      .id_0(id_3), .id_1(id_2)
  );
  wire id_5;
  wire id_6;
  assign id_3[1] = id_3;
  wire id_7;
  always id_2 = @(-id_2) id_1;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input wor id_2,
    input wand id_3,
    output supply0 id_4,
    output wand id_5,
    output tri id_6,
    output logic id_7,
    input tri0 id_8,
    input supply1 id_9,
    input supply0 id_10,
    input supply1 id_11,
    input tri0 id_12,
    output tri0 id_13,
    output tri1 id_14,
    output tri0 id_15,
    input tri id_16,
    input tri id_17,
    input tri1 id_18,
    input supply1 id_19,
    input tri1 id_20,
    input wire id_21,
    output wire id_22
);
  always @(posedge 1) begin
    id_7 <= 1;
  end
  module_0();
endmodule
