Vivado Simulator 2019.2
Time resolution is 1 ps
Failure: Simulation completed.
Time: 500 ns  Iteration: 0  Process: /bitPattern_FSM_tb/line__63  File: C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A5_problem1/A5_problem1.srcs/sim_1/new/bitPattern_FSM_tb.vhd
$finish called at time : 500 ns : File "C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A5_problem1/A5_problem1.srcs/sim_1/new/bitPattern_FSM_tb.vhd" Line 75
