/*
* 
*    clocks
*
*
*/

const int8_t MODES = 6; 

enum CLOCKMODES {
 
   LFSR,
   RANDOM,
   DIV,
   EUCLID,
   LOGIC,
   DAC 
  
};

const int8_t CHANNELS = 6; // # channels
uint8_t  CLOCKS_STATE;     // output state: XX654321
uint32_t TRIG_COUNTER;     // count clocks
uint32_t LAST_TRIG = 0;    // clock timestamp
uint32_t PW;               // ext. clock interval
uint8_t CLK_SRC = 0;       // clock source: ext/int
const float BPM_CONST = 29970000.0f; // 8th ?
uint16_t BPM = 100;        // int. clock
const uint8_t  BPM_MIN = 8; 
const uint16_t BPM_MAX = 320;
uint32_t BPM_MICROSEC=BPM_CONST/BPM;
uint32_t CORE_TIMER;
uint8_t init_mode = 2; // initial mode: 2 => mult/div
uint8_t CLOCKS_OFF_CNT;

const uint16_t _ZERO[2] = {1800, 0}; // DAC 0.0V
const uint8_t DAC_CHANNEL = 3;
const uint8_t PULSE_WIDTH = 0;

extern uint8_t MENU_REDRAW;

struct params {
  
    uint8_t    mode;               // LFRS, RANDOM, MULT/DIV, EUCLID, LOGIC, DAC* 
    uint8_t    channel_modes;      // modes per channel: {5, 5, 5, 5, 5, 5+DAC }; 
    uint8_t    mode_param_numbers; // 3, 3, 2, 3, 3, 2   
    uint16_t   param[6][4];        // param values or submode: param[<mode>][<param>];
    uint16_t   param_min[4];       // limits min
    uint16_t   param_max[4];       // limits max
    uint8_t    cvmod[5];           // assigned param [none, param1, param2, param3, param4]
    uint32_t   lfsr;               // data
    uint8_t    _pw;                // pulse_width
};

const uint8_t  _CHANNEL_MODES[]  = {5, 5, 5, 6, 5, 5}; // modes per channel; ch 4 = 6, ie. 5 + DAC
const uint8_t  _CHANNEL_PARAMS[] = {3, 2, 2, 3, 3, 2}; // [len, tap1, tap2]; [rand(N), direction]; [div, direction]; [N, K, offset]; [type, op1, *op2]; [scale, polarity]
const uint16_t _CHANNEL_PARAMS_MIN[MODES][4] = {
// pw, p0, p1, p3
  {5,4,0,0},  // lfsr
  {5,1,0,0},  // rnd
  {5,0,0,0},  // div
  {5,2,1,0},  // euclid
  {5,0,1,1},  // logic
  {0,0,0,0}   // dac
}; 
const uint16_t _CHANNEL_PARAMS_MAX[MODES][4] = {
// pw, p0, p1, p3
  {150,31,31,31}, 
  {150,31,1,0}, 
  {150,31,1,0}, 
  {150,31,31,15}, 
  {150,4,6,6}, 
  {1,31,1,0}
}; 

params *channel1, *channel2, *channel3, *channel4, *channel5, *channel6;

params allChannels[6] {
 
  *channel1, *channel2, *channel3, *channel4, *channel5, *channel6
  
};  

/*  -----------------  internal clock -------------------------------  */

void coretimer() {
  
 if (CLK_SRC && micros() - CORE_TIMER > BPM_MICROSEC) {  // BPM, 32th
  
        CORE_TIMER = micros();  
        _bpm++; 
  } 
}

/* ------------------------------------------------------------------   */

void make_channel(struct params* _p) { 

      _p = (params*)malloc(sizeof(params)); 
}

void init_channel(struct params* _p, uint8_t _channel) {
 
      _p->mode = init_mode; 
      _p->channel_modes = _CHANNEL_MODES[_channel];
      _p->mode_param_numbers = _CHANNEL_PARAMS[init_mode];
      const uint16_t *_min_ptr = _CHANNEL_PARAMS_MIN[init_mode];
      const uint16_t *_max_ptr = _CHANNEL_PARAMS_MAX[init_mode];
      memcpy(_p->param_min, _min_ptr, sizeof(_p->param_min));
      memcpy(_p->param_max, _max_ptr, sizeof(_p->param_max));
      _p->lfsr = random(0xFFFFFFFF);
      
      for (int i = 0; i < MODES; i++) {
        
         _p->param[i][0] = 50; // pw
         _p->param[i][1] = _CHANNEL_PARAMS_MIN[i][1];
         _p->param[i][2] = _CHANNEL_PARAMS_MIN[i][2];  
         _p->param[i][3] = _CHANNEL_PARAMS_MIN[i][3];
      }
      _p->cvmod[0] = 0;
      _p->cvmod[1] = 0;
      _p->cvmod[2] = 0;
      _p->cvmod[3] = 0;
      _p->cvmod[4] = 0;
      _p->param[DAC][1] = 15;  // init DAC mult. param
      _p->_pw = 50;            // pw [effective] 
}  

/* ------------------------------------------------------------------   */

void init_clocks(){
 
      for (int i  = 0; i < CHANNELS; i++) {
   
         make_channel(&allChannels[i]);
         init_channel(&allChannels[i], i);
     } 
}  

/* ------------------------------------------------------------------   */

uint8_t do_clock(struct params* _p, uint8_t _ch)   {
  
 switch (_p->mode) {
  
     case 0: return _lfsr(_p);
     case 1: return _rand(_p);
     case 2: return _plainclock(_p);
     case 3: return _euclid(_p);
     case 4: return (CLOCKS_STATE>>_ch)&1u; // logic: return prev.
     case 5: return _dac(_p);
     default: return 0xFF;
    } 
}  

/* ------------------------------------------------------------------   */

void all_clocks() {
   
  /* output them first     */
  digitalWriteFast(CLK1, CLOCKS_STATE & 0x1);
  digitalWriteFast(CLK2, CLOCKS_STATE & 0x2);
  digitalWriteFast(CLK3, CLOCKS_STATE & 0x4);
  //  digitalWriteFast(CLK4, CLOCKS_STATE & 0x8); // see below
  digitalWriteFast(CLK5, CLOCKS_STATE & 0x10);
  digitalWriteFast(CLK6, CLOCKS_STATE & 0x20);
  /*  now the DAC: */
  if (allChannels[DAC_CHANNEL].mode == DAC) outputDAC(&allChannels[DAC_CHANNEL]); 
  else if (CLOCKS_STATE & 0x8)   analogWrite(A14, 4000); 
   
  /* keep track of things: */
  PW = LAST_TRIG;
  LAST_TRIG = millis();
  PW = LAST_TRIG - PW;
  TRIG_COUNTER++;
  display_clock = CLOCKS_STATE; // = true
  MENU_REDRAW = 1;
  /* reset ?              */
  if(!digitalReadFast(TR2)) sync(); 
  /* update clocks        */
  for (int i  = 0; i < CHANNELS; i++) {
        
        uint8_t tmp = do_clock(&allChannels[i], i); 
        if (tmp)  CLOCKS_STATE |=  (1 << i);    // set clock
        else      CLOCKS_STATE &= ~(1 << i);    // clear clock
        update_pw(&allChannels[i]);             // update pw
  }       
   /* apply logic           */
   for (int i  = 0; i < CHANNELS; i++) {
     
        if (allChannels[i].mode == LOGIC)  {
            uint8_t tmp = _logic(&allChannels[i]);
            if (tmp)  CLOCKS_STATE |=  (1 << i); // set clock 
            else      CLOCKS_STATE &= ~(1 << i); // clear clock
        }
   }
}  

/*  --------------------------- the clock modes --------------------------    */

// 1 : lfsr 

uint8_t _lfsr(struct params* _p) {
  
  uint8_t _mode, _tap1, _tap2, _len, _out;
  int16_t _cv1, _cv2, _cv3;
  uint32_t _data;
  _mode = LFSR;
  
  _cv1 = _p->cvmod[2];         // len CV
  _cv2 = _p->cvmod[3];         // tap1 CV
  _cv3 = _p->cvmod[4];         // tap2 CV
  _len  = _p->param[_mode][1]; // len param
  _tap1 = _p->param[_mode][2]; // tap1 param
  _tap2 = _p->param[_mode][3]; // tap2 param

  /* cv mod ? */  
  if (_cv1) { // len
    
        _cv1 = (HALFSCALE - CV[_cv1]) >> 4;
        _len = limits(_p, 1, _cv1 + _len);   
  }
  if (_cv2) { // tap1
    
        _cv2 = (HALFSCALE - CV[_cv2]) >> 5;
        _tap1 = limits(_p, 2, _cv2 + _tap1);    
  }
  if (_cv3) { // tap2
    
        _cv3 = (HALFSCALE - CV[_cv3]) >> 5;
        _tap2 = limits(_p, 3, _cv3 + _tap2);
  }

  _data = _p->lfsr;
  _out = _data & 1u; 
  
  _tap1 = (_data >> _tap1) & 1u; // bit at tap1
  _tap2 = (_data >> _tap2) & 1u; // bit at tap2 
  _p->lfsr = (_data >> 1) | ((_out ^ _tap1 ^ _tap2) << (_len - 1)); // update lfsr
  if (_data == 0x0 || _data == 0xFFFFFFFF) _p->lfsr = random(0xFFFFFFFF); // let's not get stuck (entirely)
  return _out;  
}  

// 2 : random

uint8_t _rand(struct params* _p) {
  
  uint8_t _mode, _n, _dir, _out; 
  int16_t _cv1, _cv2;
  _mode = RANDOM;
  
  _cv1 = _p->cvmod[2]; // RND-N CV
  _cv2 = _p->cvmod[3]; // DIR CV
  _n   = _p->param[_mode][1]; // RND-N param
  _dir = _p->param[_mode][2]; // DIR param
  
  /* cv mod ? */
  if (_cv1) {
        _cv1 = (HALFSCALE - CV[_cv1]) >> 5;
        _n = limits(_p, 1, _cv1 + _n);
  }
  if (_cv2)  { // direction : 
        _cv2 = CV[_cv2];
        if (_cv2 < THRESHOLD) _dir =  ~_dir & 1u;
  }  
   
  _out = random(_n+1);
  _out &= 1u;             // 0 or 1
  if (_dir) _out = ~_out; //  if inverted: 'yes' ( >= 1)  
  return _out&1u;  
}

// 3 : clock div 

uint8_t _plainclock(struct params* _p) {
  
  uint16_t _mode, _n, _out;
  int16_t _cv1, _cv2, _div, _dir;
  _mode = DIV;
  
  _cv1 = _p->cvmod[2]; // div CV
  _cv2 = _p->cvmod[3]; // dir CV 
  _div = _p->param[_mode][1]; // div param
  _dir = _p->param[_mode][2]; // dir param
  
  /* cv mod? */
  if (_cv1)  { // division: 
        _cv1 = (HALFSCALE - CV[_cv1]) >> 4;
        _div = limits(_p, 1, _cv1 + _div);
  }
  
  if (_cv2)  { // direction : 
        _cv2 = CV[_cv2];
        if (_cv2 < THRESHOLD) _dir =  ~_dir & 1u;
  }  
  
  /* clk counter: */
  _n   = _p->param[_mode][3];

  if (!_n) _out = 1;
  else _out = 0; 
  
  _p->param[_mode][3]++;
  if (_n >= _div)  _p->param[_mode][3] = 0;
  
  if (_dir) _out = ~_out;  // invert?  
  return _out&1u;
}

// 4: euclid

uint8_t _euclid(struct params* _p) {
  
  uint8_t _mode, _n, _k, _offset, _out;
  int16_t _cv1, _cv2, _cv3;
  _mode = EUCLID;
  
  _cv1 = _p->cvmod[2];           // n CV
  _cv2 = _p->cvmod[3];           // k CV
  _cv3 = _p->cvmod[4];           // offset CV
  _n = _p->param[_mode][1];      // n param 
  _k = _p->param[_mode][2];      // k param
  _offset = _p->param[_mode][3]; // _offset param
  
  if (_cv1)  { // N
        _cv1 = (HALFSCALE - CV[_cv1]) >> 5;
        _n = limits(_p, 1, _cv1 + _n);
  }
  if (_cv2) { // K
        _cv2 = (HALFSCALE - CV[_cv2]) >> 5;
        _k = limits(_p, 2, _cv2 + _k);
  }
  if (_cv3) { // offset
        _cv3 = (HALFSCALE - CV[_cv3]) >> 5;
        _offset = limits(_p, 3, _cv3 + _offset);
  }

  if (_k >= _n ) _k = _n - 1;
  _out = ((TRIG_COUNTER + _offset) * _k) % _n;
  return (_out < _k) ? 1 : 0;
  //return _out;
}

// 5: logic

uint8_t _logic(struct params* _p) {
  
  uint8_t _mode, _type, _op1, _op2, _out;
  int16_t _cv1, _cv2, _cv3;
  _mode = LOGIC;
    
  _cv1 = _p->cvmod[2];            // type CV
  _cv2 = _p->cvmod[3];            // op1 CV
  _cv3 = _p->cvmod[4];            // op2 CV
  _type  = _p->param[_mode][1];   // type param
  _op1   = _p->param[_mode][2]-1; // op1 param
  _op2   = _p->param[_mode][3]-1; // op2 param

  /* cv mod ?*/
  if (_cv1) {
        _cv1 = (HALFSCALE - CV[_cv1]) >> 6;
        _type = limits(_p, 1, _cv1 + _type);
  }
  if (_cv2) { 
        _cv2 = (HALFSCALE - CV[_cv2]) >> 6;
        _op1 = limits(_p, 2, _cv2 + _op1)-1;
  }
  if (_cv3) {
        _cv3 = (HALFSCALE - CV[_cv3]) >> 6;
        _op2 = limits(_p, 3, _cv3 + _op2)-1;
  }
  
  _op1 = (CLOCKS_STATE >> _op1) & 1u;
  _op2 = (CLOCKS_STATE >> _op2) & 1u;

  switch (_type) {
    
         case 0: {  // AND
         _out = _op1 & _op2;
         break;
         }
         case 1: {  // OR
         _out = _op1 | _op2;
         break;
         }
         case 2: {  // XOR
         _out = _op1 ^ _op2;
         break;
         }
         case 3: {  // NAND
         _out = ~(_op1 & _op2);
         break;
         }
         case 4: {  // NOR
         _out = ~(_op1 | _op2);
         break;
         }
         default: {
         _out = 1;
         break;
         }       
  }  

  return _out&1u; 
}

// 6. DAC 

uint8_t _dac(struct params* _p) {

  return 1; 
}

/* ------------------------------------------------------------------   */

void outputDAC(struct params* _p) {
  
   int8_t _type, _scale, _polar, _mode; 
   int16_t _cv1, _cv2, _cv3;
   _mode = DAC;
   
   _cv1   = _p->cvmod[1];        // type CV
   _cv2   = _p->cvmod[2];        // scale CV
   _cv3   = _p->cvmod[3];        // polar.CV
   _type  = _p->param[_mode][0]; // type param
   _scale = _p->param[_mode][1]; // scale param
   _polar = _p->param[_mode][2]; // polar param
   
    if (_cv1) {
        _cv1 = CV[_cv1];
        if (_cv1 < THRESHOLD) _type =  ~_type & 1u;
    } 
    if (_cv2) {
        _cv2 = (HALFSCALE - CV[_cv2]) >> 5;
        _scale = limits(_p, 1, _scale + _cv2); 
    }
    if (_cv3) {
        _cv3 = CV[_cv3];
        if (_cv3 < THRESHOLD) _polar =  ~_polar & 1u;
    } 
    
    if (_type) analogWrite(A14, random(132*(_scale+1)) +  _ZERO[_polar]);   // RND
    else       analogWrite(A14, _binary(CLOCKS_STATE, _scale+1, _polar)); // BIN 
}  

uint16_t _binary(uint8_t state, uint8_t _scale, uint8_t _pol) {
   
   uint16_t tmp, _state = state;
  
   tmp  = (_state & 1u)<<10;       // ch 1
   tmp += ((_state>>1) & 1u)<<9;   // ch 2
   tmp += ((_state>>2) & 1u)<<8;   // ch 3
   tmp += ((_state>>4) & 1u)<<7;   // ch 5
   tmp += ((_state>>5) & 1u)<<6;   // ch 6
   
   tmp = _scale*(tmp>>5) + _ZERO[_pol];
   return tmp;   
}

/* ------------------------------------------------------------------   */

void update_pw(struct params* _p) {
  
         int16_t _cv, _pw, _mode;
         _mode = _p->mode;
         _cv = _p->cvmod[1];                  // pw CV
         _pw = _p->param[_mode][PULSE_WIDTH]; // manual pw
         
         if (_cv) {                           // limit pulse_width
               _cv = (HALFSCALE - CV[_cv]) >> 3;
               _p->_pw = limits(_p, PULSE_WIDTH, _cv + _pw); 
         }
         else _p->_pw = _pw;
}

/* ------------------------------------------------------------------   */

uint8_t limits(struct params* _p, uint8_t _param, int16_t _CV) {
  
      int16_t  _param_val = _CV;
      uint16_t _min = _p->param_min[_param];
      uint16_t _max = _p->param_max[_param];
      
      if (_param_val < _min) _param_val = _min;
      else if (_param_val > _max) _param_val = _max;
      else _param_val = _param_val;
      return _param_val;
} 

/* ------------------------------------------------------------------   */

void clocksoff() {
  
    uint8_t _tmp = CLOCKS_OFF_CNT;
  //uint8_t _mode = allChannels[_tmp].mode;
  //uint8_t _pw = allChannels[_tmp].param[_mode][PULSE_WIDTH]; 
    uint8_t _pw = allChannels[_tmp]._pw;
    
    if (millis() - LAST_TRIG > _pw) {
      
        /* turn clock off */
        display_clock &= ~(1<<_tmp);
    
        digitalWriteFast(CLK1, display_clock & 0x1);  
        digitalWriteFast(CLK2, display_clock & 0x2);
        digitalWriteFast(CLK3, display_clock & 0x4);
      //digitalWriteFast(CLK4, display_clock & 0x8);
        digitalWriteFast(CLK5, display_clock & 0x10);
        digitalWriteFast(CLK6, display_clock & 0x20);
        
        MENU_REDRAW = 1;
        /* DAC needs special treatment */
        if (_tmp == DAC_CHANNEL) { 
              if (allChannels[DAC_CHANNEL].mode < DAC) analogWrite(A14, _ZERO[0]);     
              else { 
                  display_clock |=  (1 << _tmp);  
                  MENU_REDRAW = 0; 
              }      
         }
    }
    _tmp = _tmp++ > 0x4 ? 0 : _tmp; // reset counter
    CLOCKS_OFF_CNT = _tmp;   
    
} 
 
 
