-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sikep503_kem_enc_hw_fpsub503_144 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    a_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    a_ce0 : OUT STD_LOGIC;
    a_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    a_offset : IN STD_LOGIC_VECTOR (31 downto 0);
    a_offset2 : IN STD_LOGIC_VECTOR (0 downto 0);
    b_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    b_ce0 : OUT STD_LOGIC;
    b_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    b_offset : IN STD_LOGIC_VECTOR (31 downto 0);
    b_offset4 : IN STD_LOGIC_VECTOR (0 downto 0);
    c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    c_ce0 : OUT STD_LOGIC;
    c_we0 : OUT STD_LOGIC;
    c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    c_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    c_ce1 : OUT STD_LOGIC;
    c_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    c_offset : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of sikep503_kem_enc_hw_fpsub503_144 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal empty_fu_91_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_reg_121 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_139_fu_96_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_139_reg_126 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_ap_start : STD_LOGIC;
    signal grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_ap_done : STD_LOGIC;
    signal grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_ap_idle : STD_LOGIC;
    signal grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_ap_ready : STD_LOGIC;
    signal grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_c_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_c_ce0 : STD_LOGIC;
    signal grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_c_we0 : STD_LOGIC;
    signal grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_a_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_a_ce0 : STD_LOGIC;
    signal grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_b_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_b_ce0 : STD_LOGIC;
    signal grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_borrow_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_borrow_out_ap_vld : STD_LOGIC;
    signal grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_ap_start : STD_LOGIC;
    signal grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_ap_done : STD_LOGIC;
    signal grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_ap_idle : STD_LOGIC;
    signal grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_ap_ready : STD_LOGIC;
    signal grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_c_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_c_ce0 : STD_LOGIC;
    signal grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_c_we0 : STD_LOGIC;
    signal grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_c_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_c_ce1 : STD_LOGIC;
    signal grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component sikep503_kem_enc_hw_fpsub503_144_Pipeline_VITIS_LOOP_47_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        c_offset : IN STD_LOGIC_VECTOR (0 downto 0);
        c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        a_offset : IN STD_LOGIC_VECTOR (2 downto 0);
        a_offset2 : IN STD_LOGIC_VECTOR (0 downto 0);
        a_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        a_ce0 : OUT STD_LOGIC;
        a_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_offset : IN STD_LOGIC_VECTOR (2 downto 0);
        b_offset4 : IN STD_LOGIC_VECTOR (0 downto 0);
        b_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        b_ce0 : OUT STD_LOGIC;
        b_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        borrow_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        borrow_out_ap_vld : OUT STD_LOGIC );
    end component;


    component sikep503_kem_enc_hw_fpsub503_144_Pipeline_VITIS_LOOP_53_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        c_offset : IN STD_LOGIC_VECTOR (0 downto 0);
        c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce1 : OUT STD_LOGIC;
        c_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        sext_ln45 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62 : component sikep503_kem_enc_hw_fpsub503_144_Pipeline_VITIS_LOOP_47_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_ap_start,
        ap_done => grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_ap_done,
        ap_idle => grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_ap_idle,
        ap_ready => grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_ap_ready,
        c_offset => c_offset,
        c_address0 => grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_c_address0,
        c_ce0 => grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_c_ce0,
        c_we0 => grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_c_we0,
        c_d0 => grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_c_d0,
        a_offset => empty_139_reg_126,
        a_offset2 => a_offset2,
        a_address0 => grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_a_address0,
        a_ce0 => grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_a_ce0,
        a_q0 => a_q0,
        b_offset => empty_reg_121,
        b_offset4 => b_offset4,
        b_address0 => grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_b_address0,
        b_ce0 => grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_b_ce0,
        b_q0 => b_q0,
        borrow_out => grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_borrow_out,
        borrow_out_ap_vld => grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_borrow_out_ap_vld);

    grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81 : component sikep503_kem_enc_hw_fpsub503_144_Pipeline_VITIS_LOOP_53_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_ap_start,
        ap_done => grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_ap_done,
        ap_idle => grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_ap_idle,
        ap_ready => grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_ap_ready,
        c_offset => c_offset,
        c_address0 => grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_c_address0,
        c_ce0 => grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_c_ce0,
        c_we0 => grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_c_we0,
        c_d0 => grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_c_d0,
        c_address1 => grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_c_address1,
        c_ce1 => grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_c_ce1,
        c_q1 => c_q1,
        sext_ln45 => grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_borrow_out);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_ap_ready = ap_const_logic_1)) then 
                    grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_ap_ready = ap_const_logic_1)) then 
                    grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                empty_139_reg_126 <= empty_139_fu_96_p1;
                empty_reg_121 <= empty_fu_91_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_ap_done, grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    a_address0 <= grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_a_address0;
    a_ce0 <= grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_a_ce0;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_ap_done)
    begin
        if ((grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_ap_done)
    begin
        if ((grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_ap_done, ap_CS_fsm_state4)
    begin
        if ((((grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_ap_done, ap_CS_fsm_state4)
    begin
        if (((grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    b_address0 <= grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_b_address0;
    b_ce0 <= grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_b_ce0;

    c_address0_assign_proc : process(grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_c_address0, grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_c_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            c_address0 <= grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_c_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            c_address0 <= grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_c_address0;
        else 
            c_address0 <= "XXXX";
        end if; 
    end process;

    c_address1 <= grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_c_address1;

    c_ce0_assign_proc : process(grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_c_ce0, grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_c_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            c_ce0 <= grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_c_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            c_ce0 <= grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_c_ce0;
        else 
            c_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    c_ce1_assign_proc : process(grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_c_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            c_ce1 <= grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_c_ce1;
        else 
            c_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    c_d0_assign_proc : process(grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_c_d0, grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_c_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            c_d0 <= grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_c_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            c_d0 <= grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_c_d0;
        else 
            c_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    c_we0_assign_proc : process(grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_c_we0, grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_c_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            c_we0 <= grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_c_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            c_we0 <= grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_c_we0;
        else 
            c_we0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_139_fu_96_p1 <= a_offset(3 - 1 downto 0);
    empty_fu_91_p1 <= b_offset(3 - 1 downto 0);
    grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_ap_start <= grp_fpsub503_144_Pipeline_VITIS_LOOP_47_1_fu_62_ap_start_reg;
    grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_ap_start <= grp_fpsub503_144_Pipeline_VITIS_LOOP_53_2_fu_81_ap_start_reg;
end behav;
