
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/abhishekjagushte/Labs/COA/ass2/traces/619.lbm_s-2677B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000003 cycles: 2593675 heartbeat IPC: 3.85553 cumulative IPC: 3.85553 (Simulation time: 0 hr 0 min 13 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5182752 heartbeat IPC: 3.86238 cumulative IPC: 3.85895 (Simulation time: 0 hr 0 min 27 sec) 

Warmup complete CPU 0 instructions: 25000002 cycles: 6477728 (Simulation time: 0 hr 0 min 34 sec) 

Heartbeat CPU 0 instructions: 30000004 cycles: 29988069 heartbeat IPC: 0.403139 cumulative IPC: 0.212672 (Simulation time: 0 hr 1 min 22 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 76888727 heartbeat IPC: 0.213217 cumulative IPC: 0.213035 (Simulation time: 0 hr 3 min 5 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 124811406 heartbeat IPC: 0.208669 cumulative IPC: 0.211267 (Simulation time: 0 hr 4 min 52 sec) 
Finished CPU 0 instructions: 25000002 cycles: 118333678 cumulative IPC: 0.211267 (Simulation time: 0 hr 4 min 52 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.211267 instructions: 25000002 cycles: 118333678
cpu0_DTLB TOTAL     ACCESS:    4486953  HIT:    4452906  MISS:      34047
cpu0_DTLB LOAD      ACCESS:    1990532  HIT:    1985911  MISS:       4621
cpu0_DTLB RFO       ACCESS:    2496421  HIT:    2466995  MISS:      29426
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 535.814 cycles
cpu0_ITLB TOTAL     ACCESS:     469352  HIT:     469352  MISS:          0
cpu0_ITLB LOAD      ACCESS:     469352  HIT:     469352  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:     546971  HIT:     546971  MISS:          0
cpu0_L1I LOAD      ACCESS:     546971  HIT:     546971  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 970.649 cycles
cpu0_L1D TOTAL     ACCESS:    5887245  HIT:    3936671  MISS:    1950574
cpu0_L1D LOAD      ACCESS:    1399179  HIT:    1103629  MISS:     295550
cpu0_L1D RFO       ACCESS:    4470353  HIT:    2815338  MISS:    1655015
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17713  HIT:      17704  MISS:          9
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 750.017 cycles
cpu0_L2C TOTAL     ACCESS:    3729298  HIT:    2518453  MISS:    1210845
cpu0_L2C LOAD      ACCESS:     295550  HIT:      71462  MISS:     224088
cpu0_L2C RFO       ACCESS:    1655015  HIT:     739779  MISS:     915236
cpu0_L2C PREFETCH  ACCESS:     123689  HIT:      52233  MISS:      71456
cpu0_L2C WRITEBACK ACCESS:    1655035  HIT:    1654979  MISS:         56
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:     214953  ISSUED:     214946  USEFUL:      80766  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 1251.85 cycles
LLC TOTAL     ACCESS:    2170201  HIT:     988021  MISS:    1182180
LLC LOAD      ACCESS:     214782  HIT:      23599  MISS:     191183
LLC RFO       ACCESS:     915195  HIT:      28613  MISS:     886582
LLC PREFETCH  ACCESS:     124864  HIT:      20500  MISS:     104364
LLC WRITEBACK ACCESS:     915351  HIT:     915309  MISS:         42
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1322.49 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      59281  ROW_BUFFER_MISS:    1122857
 DBUS AVG_CONGESTED_CYCLE:    3.99805
 WQ ROW_BUFFER_HIT:      21870  ROW_BUFFER_MISS:     864920  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 255.643
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.71772
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

