FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* bench 15426.0.0 03290cb60d5d */
/* bench 15426.0.1 02404a06ae78 */
/* bench 15426.0.2 a66ac61490a3 */
/* bench 15426.0.3 76714b7e76ea */
/* bench 15426.0.4 a7ce56923b4b */
/* bench 15426.0.5 0669e43b431d */
/* bench 16977.1.0 3ab256ff1b91 */
/* bench 16977.1.1 2b8c9107c56a */
/* bench 16977.1.2 b07d910c26a0 */
/* bench 16977.1.3 68b610157d08 */
/* bench 16977.1.4 07bb30eca784 */
/* bench 16977.1.5 1d583591ce8d */
/* bench 16977.1.6 96749dc7698e */
/* bench 16977.1.7 6328243713d5 */
 * include/asm-sh/cpu-sh3/watchdog.h
 *
 * Copyright (C) 2002, 2003 Paul Mundt
 */
#ifndef __ASM_CPU_SH3_WATCHDOG_H
#define __ASM_CPU_SH3_WATCHDOG_H

/* Register definitions */
#define WTCNT		0xffffff84
#define WTCSR		0xffffff86

/* Bit definitions */
#define WTCSR_TME	0x80
#define WTCSR_WT	0x40
#define WTCSR_RSTS	0x20
#define WTCSR_WOVF	0x10
#define WTCSR_IOVF	0x08

#endif /* __ASM_CPU_SH3_WATCHDOG_H */

