# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-Wall -Wno-fatal --trace --timing --sv --binary -Irtl -Itb --top-module test_ rtl/alu.sv rtl/instruction_decoder.sv rtl/pc.sv rtl/ram_controller.sv rtl/reg_file.sv rtl/test_.sv rtl/wrapper.sv"
S  10993608 10232149  1769009876   117358715  1705136080           0 "/usr/bin/verilator_bin"
S      4942 10521390  1769009876   185360714  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
T      4979  1052074  1769801482   778026945  1769801482   778026945 "obj_dir/Vtest_.cpp"
T      3240  1052073  1769801482   777966349  1769801482   777966349 "obj_dir/Vtest_.h"
T      1740  1052086  1769801482   779728914  1769801482   779728914 "obj_dir/Vtest_.mk"
T      1537  1052012  1769801482   777803068  1769801482   777803068 "obj_dir/Vtest___Syms.cpp"
T      1465  1052072  1769801482   777915292  1769801482   777915292 "obj_dir/Vtest___Syms.h"
T       296  1052082  1769801482   779430153  1769801482   779430153 "obj_dir/Vtest___TraceDecls__0__Slow.cpp"
T      7219  1052083  1769801482   779581693  1769801482   779581693 "obj_dir/Vtest___Trace__0.cpp"
T     20008  1052081  1769801482   779430153  1769801482   779430153 "obj_dir/Vtest___Trace__0__Slow.cpp"
T      2279  1052076  1769801482   778116486  1769801482   778116486 "obj_dir/Vtest____024root.h"
T     23174  1052080  1769801482   778990314  1769801482   778990314 "obj_dir/Vtest____024root__DepSet_h02486c18__0.cpp"
T     22083  1052078  1769801482   778536968  1769801482   778536968 "obj_dir/Vtest____024root__DepSet_h02486c18__0__Slow.cpp"
T      2316  1052079  1769801482   778679450  1769801482   778679450 "obj_dir/Vtest____024root__DepSet_hd7ca8809__0.cpp"
T       860  1048667  1769801482   778262765  1769801482   778262765 "obj_dir/Vtest____024root__DepSet_hd7ca8809__0__Slow.cpp"
T       681  1052077  1769801482   778194565  1769801482   778194565 "obj_dir/Vtest____024root__Slow.cpp"
T       677  1048681  1769801482   778157284  1769801482   778157284 "obj_dir/Vtest____024unit.h"
T       481  1048683  1769801482   779120803  1769801482   779120803 "obj_dir/Vtest____024unit__DepSet_hbb5d15bb__0__Slow.cpp"
T       639  1048682  1769801482   779071619  1769801482   779071619 "obj_dir/Vtest____024unit__Slow.cpp"
T       997  1052084  1769801482   779645875  1769801482   779645875 "obj_dir/Vtest___main.cpp"
T       694  1052075  1769801482   778066240  1769801482   778066240 "obj_dir/Vtest___pch.h"
T       925  1052087  1769801482   779728914  1769801482   779728914 "obj_dir/Vtest___ver.d"
T         0        0  1769801482   779728914  1769801482   779728914 "obj_dir/Vtest___verFiles.dat"
T      1842  1052085  1769801482   779688927  1769801482   779688927 "obj_dir/Vtest__classes.mk"
S       855  1048604  1769801470    75785387  1769801470    75785387 "rtl/alu.sv"
S       647  1048679  1769545491   143999119  1769545491   143999119 "rtl/decoded_instr.svh"
S      1646  1048639  1769634429   711906685  1769634429   711906685 "rtl/instruction_decoder.sv"
S       378  1048647  1769545037   252868060  1769545037   252868060 "rtl/pc.sv"
S       950  1048675  1769633632   508701953  1769633632   508701953 "rtl/ram_controller.sv"
S       594  1048611  1769633683   427202618  1769633683   427202618 "rtl/reg_file.sv"
S       320  1051781  1769536140   728573730  1769536140   728573730 "rtl/test_.sv"
S      1871  1048663  1769709087   551402925  1769709087   551402925 "rtl/wrapper.sv"
