
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003725                       # Number of seconds simulated
sim_ticks                                  3725388000                       # Number of ticks simulated
final_tick                                 3725388000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 278587                       # Simulator instruction rate (inst/s)
host_op_rate                                   278587                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              207569048                       # Simulator tick rate (ticks/s)
host_mem_usage                                 637024                       # Number of bytes of host memory used
host_seconds                                    17.95                       # Real time elapsed on the host
sim_insts                                     5000000                       # Number of instructions simulated
sim_ops                                       5000000                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           97408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          250560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             347968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        97408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         97408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       123200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          123200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             3915                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5437                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1925                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1925                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           26147075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           67257424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              93404499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      26147075                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         26147075                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        33070381                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             33070381                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        33070381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          26147075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          67257424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            126474880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        5437                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1925                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5437                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1925                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 347840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  121728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  347968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               123200                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              108                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3724232500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5437                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1925                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1727                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    271.823972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   192.512563                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.238522                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          415     24.03%     24.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          569     32.95%     56.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          392     22.70%     79.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          109      6.31%     85.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           59      3.42%     89.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           36      2.08%     91.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           26      1.51%     92.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           17      0.98%     93.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          104      6.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1727                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          112                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.017857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.872065                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    155.972045                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            104     92.86%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            7      6.25%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.89%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           112                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          112                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.982143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.948119                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.090352                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               59     52.68%     52.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.89%     53.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               49     43.75%     97.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      1.79%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.89%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           112                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     60855750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               162762000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   27175000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11197.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29947.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        93.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        32.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     93.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     33.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.47                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4208                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1401                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.78                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     505872.39                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5836320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3184500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                18681000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                5838480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            243091680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1029591000                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1330102500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             2636325480                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            708.292183                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   2207009250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     124280000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1390812000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  7219800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3939375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                23696400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                6486480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            243091680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1588187295                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            840097500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             2712718530                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            728.819124                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1388722500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     124280000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2209085000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                  260726                       # Number of BP lookups
system.cpu.branchPred.condPredicted             45593                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2551                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               148676                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  143069                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.228712                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  106265                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 16                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       472356                       # DTB read hits
system.cpu.dtb.read_misses                        123                       # DTB read misses
system.cpu.dtb.read_acv                             1                       # DTB read access violations
system.cpu.dtb.read_accesses                   472479                       # DTB read accesses
system.cpu.dtb.write_hits                       57020                       # DTB write hits
system.cpu.dtb.write_misses                       162                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                   57182                       # DTB write accesses
system.cpu.dtb.data_hits                       529376                       # DTB hits
system.cpu.dtb.data_misses                        285                       # DTB misses
system.cpu.dtb.data_acv                             1                       # DTB access violations
system.cpu.dtb.data_accesses                   529661                       # DTB accesses
system.cpu.itb.fetch_hits                      615746                       # ITB hits
system.cpu.itb.fetch_misses                       115                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                  615861                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   59                       # Number of system calls
system.cpu.numCycles                          7450777                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             832247                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5051753                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      260726                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             249334                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6444799                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5504                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          5003                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                    615746                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2210                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7284876                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.693458                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.894675                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6219680     85.38%     85.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3870      0.05%     85.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   290510      3.99%     89.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2940      0.04%     89.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   362714      4.98%     94.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     2663      0.04%     94.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   111938      1.54%     96.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     2244      0.03%     96.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   288317      3.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7284876                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.034993                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.678017                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   414931                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               6226235                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     35289                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                606516                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1905                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               107719                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   857                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                5041188                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  3294                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   1905                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   518440                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3091415                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          16907                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    417355                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3238854                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5038858                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   830                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3066909                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    213                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  50062                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4811380                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               7273083                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1035249                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           6237753                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4794252                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    17027                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                475                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            381                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4146463                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               468229                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               58181                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1635                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              570                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    5019975                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 690                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   5020713                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               159                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           20564                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         9476                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             48                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7284876                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.689197                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.800118                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3448138     47.33%     47.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2931753     40.24%     87.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              676999      9.29%     96.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              202433      2.78%     99.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8548      0.12%     99.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               11617      0.16%     99.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                3027      0.04%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                1664      0.02%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 697      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7284876                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     161      0.66%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                19102     77.89%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3167     12.91%     91.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2094      8.54%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                519116     10.34%     10.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  152      0.00%     10.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     10.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             2647404     52.73%     63.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   8      0.00%     63.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     63.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            1323541     26.36%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               473113      9.42%     98.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               57379      1.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5020713                       # Type of FU issued
system.cpu.iq.rate                           0.673851                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       24524                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.004885                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            8472543                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            609443                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       583045                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             8878441                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            4431868                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      4429609                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 596433                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 4448804                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             1468                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         3612                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           90                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         2657                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           75                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          5803                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1905                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  750463                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                233580                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             5035513                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               533                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                468229                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                58181                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                377                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  95460                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 17159                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             90                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            449                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1458                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1907                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               5019087                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                472480                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1625                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         14848                       # number of nop insts executed
system.cpu.iew.exec_refs                       529663                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   257330                       # Number of branches executed
system.cpu.iew.exec_stores                      57183                       # Number of stores executed
system.cpu.iew.exec_rate                     0.673633                       # Inst execution rate
system.cpu.iew.wb_sent                        5013125                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       5012654                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   4233071                       # num instructions producing a value
system.cpu.iew.wb_consumers                   5227410                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.672769                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.809784                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           21656                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             642                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1704                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7280987                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.688574                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.308384                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4479933     61.53%     61.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1721622     23.65%     85.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       723956      9.94%     95.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       158611      2.18%     97.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         4216      0.06%     97.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        53233      0.73%     98.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1892      0.03%     98.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        26441      0.36%     98.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       111083      1.53%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7280987                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5013499                       # Number of instructions committed
system.cpu.commit.committedOps                5013499                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         520132                       # Number of memory references committed
system.cpu.commit.loads                        464608                       # Number of loads committed
system.cpu.commit.membars                         292                       # Number of memory barriers committed
system.cpu.commit.branches                     254985                       # Number of branches committed
system.cpu.commit.fp_insts                    4428917                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1027906                       # Number of committed integer instructions.
system.cpu.commit.function_calls               105674                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        13499      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           509022     10.15%     10.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             138      0.00%     10.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     10.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        2647016     52.80%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              8      0.00%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       1323392     26.40%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          464900      9.27%     98.89% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          55524      1.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5013499                       # Class of committed instruction
system.cpu.commit.bw_lim_events                111083                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     12203330                       # The number of ROB reads
system.cpu.rob.rob_writes                    10074321                       # The number of ROB writes
system.cpu.timesIdled                            8520                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          165901                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5000000                       # Number of Instructions Simulated
system.cpu.committedOps                       5000000                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.490155                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.490155                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.671071                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.671071                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1028069                       # number of integer regfile reads
system.cpu.int_regfile_writes                  400360                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   6236409                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4403507                       # number of floating regfile writes
system.cpu.misc_regfile_reads                     663                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    584                       # number of misc regfile writes
system.cpu.dcache.tags.replacements              7178                       # number of replacements
system.cpu.dcache.tags.tagsinuse            63.930861                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              507923                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7242                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             70.135736                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           9568750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    63.930861                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998920                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998920                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2092294                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2092294                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       461417                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          461417                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        45955                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          45955                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          260                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          260                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          291                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          291                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        507372                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           507372                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       507372                       # number of overall hits
system.cpu.dcache.overall_hits::total          507372                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         4025                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4025                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         9278                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9278                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           37                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           37                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        13303                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          13303                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        13303                       # number of overall misses
system.cpu.dcache.overall_misses::total         13303                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    110581250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    110581250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    572919002                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    572919002                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       952750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       952750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    683500252                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    683500252                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    683500252                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    683500252                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       465442                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       465442                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        55233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        55233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          297                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          297                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          291                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          291                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       520675                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       520675                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       520675                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       520675                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008648                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008648                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.167979                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.167979                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.124579                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.124579                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.025550                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025550                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.025550                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025550                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 27473.602484                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27473.602484                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 61750.269670                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61750.269670                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        25750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        25750                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 51379.407051                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51379.407051                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 51379.407051                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51379.407051                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        35710                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1012                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.286561                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         5398                       # number of writebacks
system.cpu.dcache.writebacks::total              5398                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          823                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          823                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         5268                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5268                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         6091                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6091                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         6091                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6091                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         3202                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3202                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         4010                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4010                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data           30                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         7212                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7212                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         7212                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7212                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     82075500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     82075500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    254872125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    254872125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       683750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       683750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    336947625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    336947625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    336947625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    336947625                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.006879                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006879                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.072602                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072602                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.101010                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.101010                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.013851                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013851                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.013851                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013851                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 25632.573392                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25632.573392                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 63559.133416                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63559.133416                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 22791.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22791.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 46720.413894                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46720.413894                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 46720.413894                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46720.413894                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10899                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.936436                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              603923                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10963                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             55.087385                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          12252750                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.936436                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1242455                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1242455                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       603923                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          603923                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        603923                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           603923                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       603923                       # number of overall hits
system.cpu.icache.overall_hits::total          603923                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        11823                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         11823                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        11823                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          11823                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        11823                       # number of overall misses
system.cpu.icache.overall_misses::total         11823                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    280410470                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    280410470                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    280410470                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    280410470                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    280410470                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    280410470                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       615746                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       615746                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       615746                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       615746                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       615746                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       615746                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.019201                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019201                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.019201                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019201                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.019201                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019201                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 23717.370380                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 23717.370380                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 23717.370380                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 23717.370380                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 23717.370380                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 23717.370380                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           28                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          860                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          860                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          860                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          860                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          860                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          860                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        10963                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10963                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        10963                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10963                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        10963                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10963                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    225222780                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    225222780                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    225222780                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    225222780                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    225222780                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    225222780                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.017804                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017804                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.017804                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017804                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.017804                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017804                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 20543.900392                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20543.900392                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 20543.900392                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 20543.900392                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 20543.900392                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 20543.900392                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      3389                       # number of replacements
system.l2.tags.tagsinuse                  1932.483560                       # Cycle average of tags in use
system.l2.tags.total_refs                       14216                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5376                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.644345                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1100.129895                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        649.858034                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        182.495632                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.537173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.317313                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.089109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.943595                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1987                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1527                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.970215                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    103799                       # Number of tag accesses
system.l2.tags.data_accesses                   103799                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst                 9441                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                 2570                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   12011                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             5398                       # number of Writeback hits
system.l2.Writeback_hits::total                  5398                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                757                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   757                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  9441                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  3327                       # number of demand (read+write) hits
system.l2.demand_hits::total                    12768                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 9441                       # number of overall hits
system.l2.overall_hits::cpu.data                 3327                       # number of overall hits
system.l2.overall_hits::total                   12768                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               1522                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                661                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2183                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             3254                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3254                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                1522                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                3915                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5437                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1522                       # number of overall misses
system.l2.overall_misses::cpu.data               3915                       # number of overall misses
system.l2.overall_misses::total                  5437                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst    114944000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     52091750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       167035750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    242632250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     242632250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst     114944000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     294724000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        409668000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    114944000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    294724000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       409668000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            10963                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data             3231                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               14194                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         5398                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              5398                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           4011                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4011                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             10963                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              7242                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                18205                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            10963                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             7242                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               18205                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.138831                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.204581                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.153797                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.811269                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.811269                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.138831                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.540597                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.298654                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.138831                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.540597                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.298654                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 75521.681997                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 78807.488654                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 76516.605589                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 74564.305470                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74564.305470                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 75521.681997                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 75280.715198                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75348.169947                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 75521.681997                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 75280.715198                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75348.169947                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1925                       # number of writebacks
system.l2.writebacks::total                      1925                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst          1522                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           661                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2183                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         3254                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3254                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1522                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           3915                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5437                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1522                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          3915                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5437                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     97535000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     44547250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    142082250                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    205550750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    205550750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     97535000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    250098000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    347633000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     97535000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    250098000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    347633000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.138831                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.204581                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.153797                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.811269                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.811269                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.138831                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.540597                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.298654                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.138831                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.540597                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.298654                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 64083.442838                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 67393.721634                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65085.776454                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 63168.638599                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63168.638599                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 64083.442838                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 63881.992337                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63938.385139                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 64083.442838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 63881.992337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63938.385139                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2183                       # Transaction distribution
system.membus.trans_dist::ReadResp               2183                       # Transaction distribution
system.membus.trans_dist::Writeback              1925                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3254                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3254                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        12799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       471168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  471168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              7362                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7362    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7362                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7531000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14706500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq              14194                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             14194                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             5398                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4011                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4011                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        21926                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        19882                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 41808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       701632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       808960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1510592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            23603                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  23603    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              23603                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           17199500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16792220                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          11637500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
