// Seed: 2991243899
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input supply0 id_3,
    output wor id_4,
    input wor id_5,
    input wire id_6,
    input supply0 id_7,
    output wire id_8
);
  wire id_10;
  tri0 id_11 = 1;
  module_2 modCall_1 (
      id_0,
      id_6,
      id_0,
      id_8,
      id_8,
      id_2
  );
  assign module_1.type_0 = 0;
  assign id_8 = id_5;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1
  );
endmodule
module module_2 (
    output wor id_0,
    input uwire id_1,
    output supply0 id_2,
    output tri0 id_3,
    output supply0 id_4,
    output wor id_5
);
  assign module_0.id_4 = 0;
endmodule
