# Generated by Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os)

.model fabric_test
.inputs $auto$clkbufmap.cc:339:execute$439 $iopadmap$clk $iopadmap$en
.outputs $auto$rs_design_edit.cc:885:execute$448 $auto$rs_design_edit.cc:885:execute$449 $iopadmap$data_o
.names $false
.names $true
1
.names $undef
.subckt DFFNRE C=$auto$clkbufmap.cc:339:execute$439 D=$true E=$true Q=$abc$186$lo0 R=$abc$433$techmap$techmap354$abc$191$auto$blifparse.cc:377:parse_blif$192.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$312_Y
.subckt LUT2 A[0]=$abc$186$lo0 A[1]=$iopadmap$en Y=$iopadmap$data_o
.param INIT_VALUE 0100
.subckt LUT1 A=$iopadmap$clk Y=$abc$433$techmap$techmap354$abc$191$auto$blifparse.cc:377:parse_blif$192.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$312_Y
.param INIT_VALUE 01
.names $true $auto$rs_design_edit.cc:885:execute$448
1 1
.names $true $auto$rs_design_edit.cc:885:execute$449
1 1
.end
