vendor_name = ModelSim
source_file = 1, E:/altera/UFSC/Process_Test/Process_Test.vhd
source_file = 1, E:/altera/UFSC/Process_Test/Waveform.vwf
source_file = 1, E:/altera/UFSC/Process_Test/db/Process_Test.cbx.xml
source_file = 1, e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, e:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = Process_Test
instance = comp, \Result~output , Result~output, Process_Test, 1
instance = comp, \Clock~input , Clock~input, Process_Test, 1
