0.6
2018.2
Jun 14 2018
20:41:02
E:/coding/verilog/Verilog/add/add.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/coding/verilog/Verilog/add/add.srcs/sim_1/new/test.v,1540557264,verilog,,,,test,,,,,,,,
E:/coding/verilog/Verilog/add/add.srcs/sources_1/new/add_1.v,1540557173,verilog,,E:/coding/verilog/Verilog/add/add.srcs/sim_1/new/test.v,,add_1;fulladd,,,,,,,,
