Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Jul 26 22:59:34 2018
| Host         : DESKTOP-J2UKM9F running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file clkdiv_control_sets_placed.rpt
| Design       : clkdiv
| Device       : xc7z007s
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    27 |
| Unused register locations in slices containing registers |   189 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              27 |           27 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+---------------+------------------+------------------+----------------+
|                Clock Signal               | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------------------------+---------------+------------------+------------------+----------------+
|  dff_gen_label1[10].dff_inst/clkdivide[0] |               | rst_IBUF         |                1 |              1 |
|  dff_gen_label1[11].dff_inst/clkdivide[0] |               | rst_IBUF         |                1 |              1 |
|  dff_gen_label1[20].dff_inst/clkdivide[0] |               | rst_IBUF         |                1 |              1 |
|  dff_gen_label1[12].dff_inst/clkdivide[0] |               | rst_IBUF         |                1 |              1 |
|  dff_gen_label1[2].dff_inst/clkdivide[0]  |               | rst_IBUF         |                1 |              1 |
|  dff_gen_label1[22].dff_inst/clkdivide[0] |               | rst_IBUF         |                1 |              1 |
|  dff_gen_label1[25].dff_inst/clkdivide[0] |               | rst_IBUF         |                1 |              1 |
|  dff_gen_label1[21].dff_inst/clkdivide[0] |               | rst_IBUF         |                1 |              1 |
|  dff_gen_label1[24].dff_inst/clkdivide[0] |               | rst_IBUF         |                1 |              1 |
|  dff_gen_label1[23].dff_inst/clkdivide[0] |               | rst_IBUF         |                1 |              1 |
|  dff_gen_label1[13].dff_inst/clkdivide[0] |               | rst_IBUF         |                1 |              1 |
|  dff_gen_label1[6].dff_inst/clkdivide[0]  |               | rst_IBUF         |                1 |              1 |
|  dff_gen_label1[4].dff_inst/clkdivide[0]  |               | rst_IBUF         |                1 |              1 |
|  dff_gen_label1[9].dff_inst/Q_reg_0[0]    |               | rst_IBUF         |                1 |              1 |
|  dff_gen_label1[5].dff_inst/clkdivide[0]  |               | rst_IBUF         |                1 |              1 |
|  dff_gen_label1[8].dff_inst/clkdivide[0]  |               | rst_IBUF         |                1 |              1 |
|  dff_gen_label1[7].dff_inst/clkdivide[0]  |               | rst_IBUF         |                1 |              1 |
|  dff_gen_label1[3].dff_inst/clkdivide[0]  |               | rst_IBUF         |                1 |              1 |
|  dff_gen_label1[1].dff_inst/clkdivide[0]  |               | rst_IBUF         |                1 |              1 |
|  clk_IBUF_BUFG                            |               | rst_IBUF         |                1 |              1 |
|  dff_inst0/Q_reg_0[0]                     |               | rst_IBUF         |                1 |              1 |
|  dff_gen_label1[15].dff_inst/clkdivide[0] |               | rst_IBUF         |                1 |              1 |
|  dff_gen_label1[17].dff_inst/clkdivide[0] |               | rst_IBUF         |                1 |              1 |
|  dff_gen_label1[18].dff_inst/clkdivide[0] |               | rst_IBUF         |                1 |              1 |
|  dff_gen_label1[19].dff_inst/clkdivide[0] |               | rst_IBUF         |                1 |              1 |
|  dff_gen_label1[14].dff_inst/clkdivide[0] |               | rst_IBUF         |                1 |              1 |
|  dff_gen_label1[16].dff_inst/clkdivide[0] |               | rst_IBUF         |                1 |              1 |
+-------------------------------------------+---------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    27 |
+--------+-----------------------+


