Fixed point <16,2>

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Thu Nov  2 21:19:44 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        cnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.09|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  52766|  4718054|  52767|  4718055|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+-------+---------+-------+---------+---------+
        |                             |                  |     Latency     |     Interval    | Pipeline|
        |           Instance          |      Module      |  min  |   max   |  min  |   max   |   Type  |
        +-----------------------------+------------------+-------+---------+-------+---------+---------+
        |grp_dut_perform_conv_fu_197  |dut_perform_conv  |  23187|  2355831|  23187|  2355831|   none  |
        +-----------------------------+------------------+-------+---------+-------+---------+---------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |    49|    49|         1|          -|          -|    49|    no    |
        |- Loop 2  |  5184|  5184|         9|          -|          -|   576|    no    |
        |- Loop 3  |  1152|  1152|         2|          -|          -|   576|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     84|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      3|    1490|   2500|
|Memory           |       70|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    176|
|Register         |        -|      -|     204|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       70|      3|    1694|   2760|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       25|      1|       1|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------+---------+-------+------+------+
    |           Instance          |        Module       | BRAM_18K| DSP48E|  FF  |  LUT |
    +-----------------------------+---------------------+---------+-------+------+------+
    |grp_dut_perform_conv_fu_197  |dut_perform_conv     |        0|      3|  1150|  1946|
    |dut_sitofp_32s_32_6_U12      |dut_sitofp_32s_32_6  |        0|      0|   340|   554|
    +-----------------------------+---------------------+---------+-------+------+------+
    |Total                        |                     |        0|      3|  1490|  2500|
    +-----------------------------+---------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------+---------------------+---------+---+----+-------+-----+------+-------------+
    |       Memory      |        Module       | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------------------+---------------------+---------+---+----+-------+-----+------+-------------+
    |b_conv1_U          |dut_b_conv1          |        1|  0|   0|     64|   16|     1|         1024|
    |b_conv2_U          |dut_b_conv2          |        1|  0|   0|     64|   16|     1|         1024|
    |mem_conv1_V_U      |dut_mem_conv1_V      |        1|  0|   0|    800|   16|     1|        12800|
    |mem_conv2_V_U      |dut_mem_conv1_V      |        1|  0|   0|    800|   16|     1|        12800|
    |output_V_assign_U  |dut_output_V_assign  |        2|  0|   0|    576|   32|     1|        18432|
    |w_conv1_U          |dut_w_conv1          |       32|  0|   0|  18432|   16|     1|       294912|
    |w_conv2_U          |dut_w_conv2          |       32|  0|   0|  18432|   16|     1|       294912|
    +-------------------+---------------------+---------+---+----+-------+-----+------+-------------+
    |Total              |                     |       70|  0|   0|  39168|  128|     7|       635904|
    +-------------------+---------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |exp_V_4_fu_314_p2      |     +    |      0|  0|   8|           8|           5|
    |i_2_fu_345_p2          |     +    |      0|  0|  10|          10|           1|
    |i_3_fu_242_p2          |     +    |      0|  0|   6|           6|           1|
    |i_4_fu_279_p2          |     +    |      0|  0|  10|          10|           1|
    |exitcond5_i_fu_236_p2  |   icmp   |      0|  0|   3|           6|           5|
    |exitcond_fu_339_p2     |   icmp   |      0|  0|   4|          10|          10|
    |exitcond_i_fu_273_p2   |   icmp   |      0|  0|   4|          10|          10|
    |tmp_58_i_fu_290_p2     |   icmp   |      0|  0|   6|          16|           1|
    |ap_sig_103             |    or    |      0|  0|   1|           1|           1|
    |output_V_assign_d0     |  select  |      0|  0|  32|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  84|          78|          36|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  15|         18|    1|         18|
    |bvh_d_index_reg_164                      |   6|          2|    6|         12|
    |grp_dut_perform_conv_fu_197_M            |   8|          3|    8|         24|
    |grp_dut_perform_conv_fu_197_N            |   8|          3|    8|         24|
    |grp_dut_perform_conv_fu_197_O            |   4|          3|    4|         12|
    |grp_dut_perform_conv_fu_197_bias_V_q0    |  16|          3|   16|         48|
    |grp_dut_perform_conv_fu_197_input_V_q0   |  16|          3|   16|         48|
    |grp_dut_perform_conv_fu_197_output_V_q0  |  16|          3|   16|         48|
    |grp_dut_perform_conv_fu_197_weight_V_q0  |  16|          3|   16|         48|
    |i2_i_reg_175                             |  10|          2|   10|         20|
    |i_reg_186                                |  10|          2|   10|         20|
    |mem_conv1_V_address0                     |  10|          5|   10|         50|
    |mem_conv1_V_ce0                          |   1|          4|    1|          4|
    |mem_conv1_V_d0                           |  16|          3|   16|         48|
    |mem_conv1_V_we0                          |   1|          3|    1|          3|
    |mem_conv2_V_address0                     |  10|          3|   10|         30|
    |mem_conv2_V_ce0                          |   1|          3|    1|          3|
    |output_V_assign_address0                 |  10|          3|   10|         30|
    |strm_in_V_V_blk_n                        |   1|          2|    1|          2|
    |strm_out_V_V_blk_n                       |   1|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 176|         73|  162|        494|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |  17|   0|   17|          0|
    |ap_reg_grp_dut_perform_conv_fu_197_ap_start  |   1|   0|    1|          0|
    |bvh_d_index_reg_164                          |   6|   0|    6|          0|
    |i2_i_reg_175                                 |  10|   0|   10|          0|
    |i_2_reg_415                                  |  10|   0|   10|          0|
    |i_4_reg_377                                  |  10|   0|   10|          0|
    |i_reg_186                                    |  10|   0|   10|          0|
    |mem_conv1_V_load_reg_392                     |  16|   0|   16|          0|
    |p_Result_2_reg_407                           |  32|   0|   32|          0|
    |p_Result_s_reg_361                           |  49|   0|   49|          0|
    |tmp_58_i_reg_397                             |   1|   0|    1|          0|
    |tmp_V_2_reg_356                              |  32|   0|   32|          0|
    |tmp_i_28_reg_382                             |  10|   0|   64|         54|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 204|   0|  258|         54|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_start             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_done              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_idle              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_ready             | out |    1| ap_ctrl_hs |      dut     | return value |
|strm_in_V_V_dout     |  in |   32|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_empty_n  |  in |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_read     | out |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_out_V_V_din     | out |   32|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_full_n  |  in |    1|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_write   | out |    1|   ap_fifo  | strm_out_V_V |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

