---
layout: archive
title: "Publications"
permalink: /publications/
author_profile: true
---

{% if site.author.googlescholar %}
  <div class="wordwrap">You can also find my articles on <a href="{{site.author.googlescholar}}">my Google Scholar profile</a>.</div>
{% endif %}

{% comment %}  
{% include base_path %}

{% for post in site.publications reversed %}
  {% include archive-single.html %}
{% endfor %}  
{% endcomment %}  

2024
---
1. L. Cai, Y. Chen, H. Zhang, J. Lin, and **W. Chen**\*, “Insight Into Electromigration Reliability of Buried Power Rail With Alternative Metal Material,” IEEE Trans. Electron Devices, vol. 71, no. 1, pp. 418–424, Jan. 2024, doi: 10.1109/TED.2023.3336275.
2. X. Chen, **W. Chen**, Y. Lu, J. Liu, K. Zhang, and Q. Hu, “Effects of deep-level defects on the current distortion of CZT γ-ray detector under temporal response,” IEEE Trans. Nucl. Sci., pp. 1–1, 2024, doi: 10.1109/TNS.2024.3382169.


2023
---
1. M. Zheng, **W. Chen**\*, Y. Lyu, H. Chen, J. Chen, and L. Cai\*, “Time-dependent statistical NBTI model for aging assessment in circuit level implemented with open model interface,” Microelectronics Reliability, vol. 151, p. 115254, Dec. 2023, doi: 10.1016/j.microrel.2023.115254.
2. M. Zheng, **W. Chen**\*, Y. Lyu, and L. Cai\*, “Reliability and Optimization Simulation Study of Zero-Temperature-Delay Point in Digital Circuits for Advanced Technology,” IEEE Trans. Device Mater. Relib., pp. 1–1, 2023, doi: 10.1109/TDMR.2023.3344639.
3. M. Zheng, **W. Chen**\*, Y. Lyu, H. Chen, J. Chen, and L. Cai\*, “Enhancing Temperature Immunity of Digital Circuit Against Aging : The Standard Cell Subset Method,” in 2023 IEEE 15th International Conference on ASIC (ASICON), Oct. 2023, pp. 1–4, doi: 10.1109/ASICON58565.2023.10396237.
4. Y. Lyu, **W. Chen**\*, M. Zheng, B. Yin, J. Li, and L. Cai\*, “Machine Learning-Assisted Device Modeling With Process Variations for Advanced Technology,” IEEE J. Electron Devices Soc., vol. 11, pp. 303–310, 2023, doi: 10.1109/JEDS.2023.3277548.
5. J. Lin, L. Cai\*, Y. Chen, H. Zhang, and **W. Chen**\*, “Machine Learning-Assisted Single-Event Transient Model of 12nm FinFETs for Circuit-Level Simulation,” in 2023 IEEE 15th International Conference on ASIC (ASICON), Oct. 2023, pp. 1–4. doi: 10.1109/ASICON58565.2023.10396190.
6. B. Liang, D. Luo, Q. Sun, Y. Chen, K. Zhang, and **W. Chen**\*, “Investigation of PVT variation on single-event transient effect assisted with hardened layout techniques,” Jpn. J. Appl. Phys., vol. 62, no. 1, p. 016001, Jan. 2023, doi: 10.35848/1347-4065/aca7a6.
7. **W. Chen**, M. Zheng, Y. Lyu, and L. Cai*, “Determining the Zero-Temperature-Coefficient Point From Device Simulation to Circuit for Improving Temperature Variation Immunity,” IEEE Transactions on Electron Devices, pp. 1–7, 2023, doi: 10.1109/TED.2023.3234897.
8. **W. Chen** et al., “Mutual Information based Thermal Sensor Planning Method Assisting in the On-chip Temperature Monitoring with Device Level Granularity,” in CCF DAC, 2023, pp. 1–5.
9. H. Zhang, L. Cai, Y. Chen, J. Lin, **W. Chen**\*, “Thermal and Performance Analysis of Back-side Power Delivery Network beyond 3nm Technology Node”, in 2022 IEEE Silicon Nanoelectronics Workshop (SNW), pp.29-30, June 2023, doi: 10.23919/SNW57900.2023.10183952.
10. H. Chen, **W. Chen**\*, J. Chen, and L. Cai, “Geometry Dependent Multi-stage Compact Thermal Model for Advanced Nanosheet FETs,” in 2023 International Symposium of Electronics Design Automation (ISEDA), May 2023, pp. 433–437, doi: 10.1109/ISEDA59274.2023.10218563.
11. L. Cai, Y. Chen, H. Zhang, J. Lin, B. Yin, and **W. Chen**\*, “Electromigration of Backside Power Delivery Networks for PPA-Reliability Tradeoffs at N2 Node,” in 2023 International Electron Devices Meeting (IEDM), San Francisco, CA, USA: IEEE, Dec. 2023, pp. 1–4, doi: 10.1109/IEDM45741.2023.10413884.

2022
---
1. Y. Lyu, **W. Chen**\*, M. Zheng, B. Yin, J. Li, and L. Cai, “Machine Learning Assisted Nanoscale Device Modeling for Nanosheet FETs with Process Variations,” in 2022 IEEE Silicon Nanoelectronics Workshop (SNW), Jun. 2022, pp. 1–2, doi: 10.1109/SNW56633.2022.9889011.
2. B. Liang, D. Luo, Q. Sun, and **W. Chen**\*, “Layout based radiation hardening techniques against single-event transient,” Microelectronics Reliability, vol. 135, p. 114572, Aug. 2022, doi: 10.1016/j.microrel.2022.114572.
3. L. Cai, M. Zheng, Y. Lyu, and **W. Chen**\*, “Thermal-Aware EM Reliability for Advanced Metal Interconnects of Complementary FET,” IEEE Transactions on Electron Devices, pp. 1–6, 2022, doi: 10.1109/TED.2022.3157578.
4. S. Zhao, L. Cai, **W. Chen**, Y. He, and G. Du, “Self-Heating and Thermal Network Model for Complementary FET,” IEEE Transactions on Electron Devices, vol. 69, no. 1, pp. 11–16, Jan. 2022, doi: 10.1109/TED.2021.3130010.

2018-2021
---
1. **W. Chen** et al., “Thermal Crosstalk Characterization Using Temperature Dependent Leakage Current Through Gate Stacks,” IEEE Electron Device Letters, vol. 42, no. 6, pp. 792–795, Jun. 2021, doi: 10.1109/LED.2021.3075695.
2. **W. Chen**, L. Cai, X. Liu, and G. Du, “Analytical Model for Interface Traps-Dependent Back Bias Capability and Variability in Ultrathin Body and Box FDSOI MOSFETs,” IEEE Transactions on Electron Devices, pp. 1–5, 2020, doi: 10.1109/ted.2020.3025979.
3. **W. Chen** et al., “New Measurement Method for Self-Heating in Silicon-on-Insulator MOSFETs Based on Shared Series Resistance,” IEEE Electron Device Letters, vol. 41, no. 2, pp. 212–215, Feb. 2020, doi: 10.1109/led.2019.2962913.
4. **W. Chen**, L. Cai, K. Wang, X. Zhang, X. Liu, and G. Du, “Statistical simulation of self-heating induced variability and reliability with application to Nanosheet-FETs based SRAM,” Microelectronics Reliability, vol. 98, pp. 63–68, Jul. 2019, doi: 10.1016/j.microrel.2019.04.014.
5. **W. Chen**, L. Cai, X. Liu, and G. Du, “Trap Dynamics based 3D Kinetic Monte Carlo Simulation for Reliability Evaluation of UTBB MOSFETs,” in 2019 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), Sep. 2019, pp. 1–4. doi: 10.1109/SISPAD.2019.8870505.
6. **W. Chen** et al., “Investigation of PBTI Degradation in Nanosheet nFETs With HfO2 Gate Dielectric by 3D-KMC Method,” IEEE Trans. on Nanotechnology, vol. 18, pp. 385–391, 2019, doi: 10.1109/tnano.2019.2909951.
7. **W. Chen** et al., “Investigation of degradation under arbitrary bias conditions in HfO2 based nanosheet nFETs by 3D kinetic Monte-Carlo method,” Jpn. J. Appl. Phys., vol. 58, no. SB, p. SBBA13, Apr. 2019, doi: 10.7567/1347-4065/ab073c.
8. **W. Chen**, L. Cai, G. Du, and X. Liu, “Efficient Variability- and Reliability-aware Device-Circuit Co-Design: From Trap Behaviors to Circuit Performance,” in 2019 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA: IEEE, Dec. 2019, p. 39.2.1-39.2.4. doi: 10.1109/iedm19573.2019.8993640.
9. **W. Chen** et al., “Experiment Characterization of Front and Back Interfaces Impact on Back Gate Modulation in UTBB-FDSOI MOSFETs,” in 2019 IEEE 26th International Symposium on Physical and Failure Analysis of Integrated Circuits (IPFA), Hangzhou, China: IEEE, Jul. 2019, pp. 1–4. doi: 10.1109/ipfa47161.2019.8984894.
10. **W. Chen**, Y. Li, L. Cai, P. Chang, G. Du, and X. Liu, “Entire Bias Space Statistical Reliability Simulation By 3D-KMC Method and Its Application to the Reliability Assessment of Nanosheet FETs based Circuits,” in 2018 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA: IEEE, Dec. 2018, p. 33.5.1-33.5.4. doi: 10.1109/iedm.2018.8614689.
11. **W. Chen**, L. Cai, K. Zhao, X. Zhang, X. Liu, and G. Du, “Analytical Multistage Thermal Model for FEOL Reliability Considering Self-and Mutual-Heating,” IEEE Transactions on Electron Devices, vol. 65, no. 9, pp. 3633–3639, Sep. 2018, doi: 10.1109/ted.2018.2853713.
12. **W. Chen**, L. Cai, K. Wang, X. Zhang, X. Liu, and G. Du, “Self-heating induced Variability and Reliability in Nanosheet-FETs Based SRAM,” in 2018 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), Singapore: IEEE, Jul. 2018, pp. 1–4. doi: 10.1109/ipfa.2018.8452601.
13. **W. Chen**, L. Cai, K. Wang, X. Zhang, X. Liu, and G. Du, “Accurate self-heating assessment employing multi-stage thermal RC network,” in 2018 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA), Hsinchu: IEEE, Apr. 2018, pp. 1–2. doi: 10.1109/vlsi-tsa.2018.8403838.
14. **W. Chen** et al., “Investigation of Full Bias Space Degradation in Nanosheet nFETs with HfO2 Gate Dielectric by 3D-KMC Method,” in Extended Abstracts of the 2018 International Conference on Solid State Devices and Materials, Hongo Campus, The University of Tokyo, Tokyo, Japan: The Japan Society of Applied Physics, Sep. 2018. doi: 10.7567/ssdm.2018.c-1-02.




