

================================================================
== Vitis HLS Report for 'node16'
================================================================
* Date:           Tue Sep 24 20:57:33 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_Autoencoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.494 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2060|     2060|  6.860 us|  6.860 us|  2060|  2060|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop74_loop75  |     2058|     2058|        12|          1|          1|  2048|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      215|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     8|     1272|      792|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      135|    -|
|Register             |        -|     -|      683|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     8|     1955|     1142|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U1040  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1041  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1042  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1043  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U1044     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U1045     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U1046     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U1047     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                |        0|   8| 1272|  792|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln544_fu_235_p2                 |         +|   0|  0|  19|          12|           1|
    |add_ln545_fu_266_p2                 |         +|   0|  0|  14|           7|           1|
    |ap_condition_341                    |       and|   0|  0|   2|           1|           1|
    |icmp_ln544_fu_229_p2                |      icmp|   0|  0|  20|          12|          13|
    |icmp_ln545_fu_244_p2                |      icmp|   0|  0|  15|           7|           8|
    |ap_block_pp0_stage0_00001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage0_iter11  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1    |        or|   0|  0|   2|           1|           1|
    |select_ln544_fu_250_p3              |    select|   0|  0|   7|           1|           1|
    |select_ln554_1_fu_328_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln554_2_fu_339_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln554_3_fu_350_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln554_fu_317_p3              |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 215|          49|         159|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_v216_load            |   9|          2|    7|         14|
    |indvar_flatten_fu_72                  |   9|          2|   12|         24|
    |real_start                            |   9|          2|    1|          2|
    |v216_fu_68                            |   9|          2|    7|         14|
    |v279_0_blk_n                          |   9|          2|    1|          2|
    |v279_1_blk_n                          |   9|          2|    1|          2|
    |v279_2_blk_n                          |   9|          2|    1|          2|
    |v279_3_blk_n                          |   9|          2|    1|          2|
    |v280_0_blk_n                          |   9|          2|    1|          2|
    |v280_1_blk_n                          |   9|          2|    1|          2|
    |v280_2_blk_n                          |   9|          2|    1|          2|
    |v280_3_blk_n                          |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 135|         30|   49|         98|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |indvar_flatten_fu_72               |  12|   0|   12|          0|
    |select_ln554_1_reg_505             |  32|   0|   32|          0|
    |select_ln554_2_reg_510             |  32|   0|   32|          0|
    |select_ln554_3_reg_515             |  32|   0|   32|          0|
    |select_ln554_reg_500               |  32|   0|   32|          0|
    |start_once_reg                     |   1|   0|    1|          0|
    |v216_fu_68                         |   7|   0|    7|          0|
    |v221_1_reg_482                     |  32|   0|   32|          0|
    |v221_1_reg_482_pp0_iter9_reg       |  32|   0|   32|          0|
    |v221_2_reg_488                     |  32|   0|   32|          0|
    |v221_2_reg_488_pp0_iter9_reg       |  32|   0|   32|          0|
    |v221_3_reg_494                     |  32|   0|   32|          0|
    |v221_3_reg_494_pp0_iter9_reg       |  32|   0|   32|          0|
    |v221_reg_476                       |  32|   0|   32|          0|
    |v221_reg_476_pp0_iter9_reg         |  32|   0|   32|          0|
    |v251_0_load_reg_401                |  32|   0|   32|          0|
    |v251_1_load_reg_411                |  32|   0|   32|          0|
    |v251_2_load_reg_421                |  32|   0|   32|          0|
    |v251_3_load_reg_431                |  32|   0|   32|          0|
    |v280_0_read_reg_396                |  32|   0|   32|          0|
    |v280_1_read_reg_406                |  32|   0|   32|          0|
    |v280_2_read_reg_416                |  32|   0|   32|          0|
    |v280_3_read_reg_426                |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 683|   0|  683|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|        node16|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|        node16|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|        node16|  return value|
|start_full_n           |   in|    1|  ap_ctrl_hs|        node16|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|        node16|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|        node16|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|        node16|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|        node16|  return value|
|start_out              |  out|    1|  ap_ctrl_hs|        node16|  return value|
|start_write            |  out|    1|  ap_ctrl_hs|        node16|  return value|
|v280_0_dout            |   in|   32|     ap_fifo|        v280_0|       pointer|
|v280_0_num_data_valid  |   in|   12|     ap_fifo|        v280_0|       pointer|
|v280_0_fifo_cap        |   in|   12|     ap_fifo|        v280_0|       pointer|
|v280_0_empty_n         |   in|    1|     ap_fifo|        v280_0|       pointer|
|v280_0_read            |  out|    1|     ap_fifo|        v280_0|       pointer|
|v280_1_dout            |   in|   32|     ap_fifo|        v280_1|       pointer|
|v280_1_num_data_valid  |   in|   12|     ap_fifo|        v280_1|       pointer|
|v280_1_fifo_cap        |   in|   12|     ap_fifo|        v280_1|       pointer|
|v280_1_empty_n         |   in|    1|     ap_fifo|        v280_1|       pointer|
|v280_1_read            |  out|    1|     ap_fifo|        v280_1|       pointer|
|v280_2_dout            |   in|   32|     ap_fifo|        v280_2|       pointer|
|v280_2_num_data_valid  |   in|   12|     ap_fifo|        v280_2|       pointer|
|v280_2_fifo_cap        |   in|   12|     ap_fifo|        v280_2|       pointer|
|v280_2_empty_n         |   in|    1|     ap_fifo|        v280_2|       pointer|
|v280_2_read            |  out|    1|     ap_fifo|        v280_2|       pointer|
|v280_3_dout            |   in|   32|     ap_fifo|        v280_3|       pointer|
|v280_3_num_data_valid  |   in|   12|     ap_fifo|        v280_3|       pointer|
|v280_3_fifo_cap        |   in|   12|     ap_fifo|        v280_3|       pointer|
|v280_3_empty_n         |   in|    1|     ap_fifo|        v280_3|       pointer|
|v280_3_read            |  out|    1|     ap_fifo|        v280_3|       pointer|
|v279_0_din             |  out|   32|     ap_fifo|        v279_0|       pointer|
|v279_0_num_data_valid  |   in|   12|     ap_fifo|        v279_0|       pointer|
|v279_0_fifo_cap        |   in|   12|     ap_fifo|        v279_0|       pointer|
|v279_0_full_n          |   in|    1|     ap_fifo|        v279_0|       pointer|
|v279_0_write           |  out|    1|     ap_fifo|        v279_0|       pointer|
|v279_1_din             |  out|   32|     ap_fifo|        v279_1|       pointer|
|v279_1_num_data_valid  |   in|   12|     ap_fifo|        v279_1|       pointer|
|v279_1_fifo_cap        |   in|   12|     ap_fifo|        v279_1|       pointer|
|v279_1_full_n          |   in|    1|     ap_fifo|        v279_1|       pointer|
|v279_1_write           |  out|    1|     ap_fifo|        v279_1|       pointer|
|v279_2_din             |  out|   32|     ap_fifo|        v279_2|       pointer|
|v279_2_num_data_valid  |   in|   12|     ap_fifo|        v279_2|       pointer|
|v279_2_fifo_cap        |   in|   12|     ap_fifo|        v279_2|       pointer|
|v279_2_full_n          |   in|    1|     ap_fifo|        v279_2|       pointer|
|v279_2_write           |  out|    1|     ap_fifo|        v279_2|       pointer|
|v279_3_din             |  out|   32|     ap_fifo|        v279_3|       pointer|
|v279_3_num_data_valid  |   in|   12|     ap_fifo|        v279_3|       pointer|
|v279_3_fifo_cap        |   in|   12|     ap_fifo|        v279_3|       pointer|
|v279_3_full_n          |   in|    1|     ap_fifo|        v279_3|       pointer|
|v279_3_write           |  out|    1|     ap_fifo|        v279_3|       pointer|
|v251_0_address0        |  out|    6|   ap_memory|        v251_0|         array|
|v251_0_ce0             |  out|    1|   ap_memory|        v251_0|         array|
|v251_0_q0              |   in|   32|   ap_memory|        v251_0|         array|
|v251_1_address0        |  out|    6|   ap_memory|        v251_1|         array|
|v251_1_ce0             |  out|    1|   ap_memory|        v251_1|         array|
|v251_1_q0              |   in|   32|   ap_memory|        v251_1|         array|
|v251_2_address0        |  out|    6|   ap_memory|        v251_2|         array|
|v251_2_ce0             |  out|    1|   ap_memory|        v251_2|         array|
|v251_2_q0              |   in|   32|   ap_memory|        v251_2|         array|
|v251_3_address0        |  out|    6|   ap_memory|        v251_3|         array|
|v251_3_ce0             |  out|    1|   ap_memory|        v251_3|         array|
|v251_3_q0              |   in|   32|   ap_memory|        v251_3|         array|
+-----------------------+-----+-----+------------+--------------+--------------+

