#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001c0aeccc590 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
enum000001c0aecbee10 .enum2/s (32)
   "READ" 0,
   "WRITE" 1
 ;
S_000001c0aeccb080 .scope module, "cache_controller" "cache_controller" 3 96;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
o000001c0aecdb4b8 .functor BUFZ 1, C4<z>; HiZ drive
v000001c0aecc44a0_0 .net "clk", 0 0, o000001c0aecdb4b8;  0 drivers
S_000001c0aeccfee0 .scope module, "tb" "tb" 3 4;
 .timescale 0 0;
v000001c0aed36b30_0 .var "activate", 0 0;
v000001c0aed35a50_0 .var "address", 15 0;
v000001c0aed35690_0 .net "address_f_cache", 15 0, v000001c0aed34db0_0;  1 drivers
v000001c0aed36d10_0 .net "block_f_cache", 31 0, v000001c0aed341d0_0;  1 drivers
v000001c0aed35b90_0 .var "clk", 0 0;
v000001c0aed35550_0 .var "data", 15 0;
v000001c0aed364f0_0 .net "data_f_dut", 15 0, v000001c0aed34e50_0;  1 drivers
v000001c0aed36590_0 .var/2s "instr_type", 31 0;
v000001c0aed36f90 .array "instructions", 31 0, 15 0;
v000001c0aed37030_0 .net "mem_data", 31 0, v000001c0aed34130_0;  1 drivers
v000001c0aed36810_0 .net "mem_load_req_f_cache", 0 0, v000001c0aed34b30_0;  1 drivers
v000001c0aed368b0_0 .net "mem_load_req_rdy", 0 0, v000001c0aed36450_0;  1 drivers
v000001c0aed36c70_0 .net "mem_load_toggle", 0 0, v000001c0aed35730_0;  1 drivers
v000001c0aed35410_0 .net "mem_store_ack", 0 0, v000001c0aed34630_0;  1 drivers
v000001c0aed355f0_0 .net "mem_store_completed", 0 0, v000001c0aed36270_0;  1 drivers
v000001c0aed357d0_0 .net "mem_store_req_f_cache", 0 0, v000001c0aed34bd0_0;  1 drivers
S_000001c0aecd0070 .scope module, "dut" "cache" 3 39, 3 102 0, S_000001c0aeccfee0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "address_in";
    .port_info 1 /INPUT 16 "data_in";
    .port_info 2 /OUTPUT 16 "data_out";
    .port_info 3 /INPUT 1 "activate";
    .port_info 4 /INPUT 32 "instr_type";
    .port_info 5 /OUTPUT 32 "data_to_mem";
    .port_info 6 /INPUT 32 "data_f_mem";
    .port_info 7 /OUTPUT 1 "mem_load_req";
    .port_info 8 /OUTPUT 1 "mem_store_req";
    .port_info 9 /OUTPUT 1 "mem_store_ack";
    .port_info 10 /INPUT 1 "mem_store_completed";
    .port_info 11 /INPUT 1 "mem_load_req_rdy";
    .port_info 12 /INPUT 1 "mem_load_toggle";
    .port_info 13 /OUTPUT 16 "address_to_mem";
P_000001c0aecc95b0 .param/l "BL_NUM_BYTES" 0 3 131, +C4<00000000000000000000000000000100>;
P_000001c0aecc95e8 .param/l "CACHE_NUM_ROW" 0 3 102, +C4<00000000000000000000000000001000>;
v000001c0aec9d510_0 .net "activate", 0 0, v000001c0aed36b30_0;  1 drivers
v000001c0aed346d0_0 .net "address_in", 15 0, v000001c0aed35a50_0;  1 drivers
v000001c0aed34db0_0 .var "address_to_mem", 15 0;
v000001c0aed34770_0 .var "block_address", 15 0;
v000001c0aed34310_0 .var "block_num", 15 0;
v000001c0aed344f0 .array "cache_data", 7 0, 31 0;
v000001c0aed34950_0 .net "data_f_mem", 31 0, v000001c0aed34130_0;  alias, 1 drivers
v000001c0aed349f0_0 .net "data_in", 15 0, v000001c0aed35550_0;  1 drivers
v000001c0aed34e50_0 .var "data_out", 15 0;
v000001c0aed341d0_0 .var "data_to_mem", 31 0;
v000001c0aed34a90_0 .net/2s "instr_type", 31 0, v000001c0aed36590_0;  1 drivers
v000001c0aed34b30_0 .var "mem_load_req", 0 0;
v000001c0aed34810_0 .net "mem_load_req_rdy", 0 0, v000001c0aed36450_0;  alias, 1 drivers
v000001c0aed34270_0 .net "mem_load_toggle", 0 0, v000001c0aed35730_0;  alias, 1 drivers
v000001c0aed34630_0 .var "mem_store_ack", 0 0;
v000001c0aed348b0_0 .net "mem_store_completed", 0 0, v000001c0aed36270_0;  alias, 1 drivers
v000001c0aed34bd0_0 .var "mem_store_req", 0 0;
v000001c0aed34590_0 .var "read_success", 0 0;
v000001c0aed34c70 .array "tag_number", 7 0, 10 0;
v000001c0aed34d10_0 .var "to_evict", 7 0;
v000001c0aed34ef0 .array "vld", 7 0, 0 0;
E_000001c0aecc7f70/0 .event anyedge, v000001c0aec9d510_0, v000001c0aed34a90_0, v000001c0aed346d0_0, v000001c0aed34770_0;
v000001c0aed34ef0_0 .array/port v000001c0aed34ef0, 0;
v000001c0aed34ef0_1 .array/port v000001c0aed34ef0, 1;
v000001c0aed34ef0_2 .array/port v000001c0aed34ef0, 2;
E_000001c0aecc7f70/1 .event anyedge, v000001c0aed34310_0, v000001c0aed34ef0_0, v000001c0aed34ef0_1, v000001c0aed34ef0_2;
v000001c0aed34ef0_3 .array/port v000001c0aed34ef0, 3;
v000001c0aed34ef0_4 .array/port v000001c0aed34ef0, 4;
v000001c0aed34ef0_5 .array/port v000001c0aed34ef0, 5;
v000001c0aed34ef0_6 .array/port v000001c0aed34ef0, 6;
E_000001c0aecc7f70/2 .event anyedge, v000001c0aed34ef0_3, v000001c0aed34ef0_4, v000001c0aed34ef0_5, v000001c0aed34ef0_6;
v000001c0aed34ef0_7 .array/port v000001c0aed34ef0, 7;
v000001c0aed34c70_0 .array/port v000001c0aed34c70, 0;
v000001c0aed34c70_1 .array/port v000001c0aed34c70, 1;
v000001c0aed34c70_2 .array/port v000001c0aed34c70, 2;
E_000001c0aecc7f70/3 .event anyedge, v000001c0aed34ef0_7, v000001c0aed34c70_0, v000001c0aed34c70_1, v000001c0aed34c70_2;
v000001c0aed34c70_3 .array/port v000001c0aed34c70, 3;
v000001c0aed34c70_4 .array/port v000001c0aed34c70, 4;
v000001c0aed34c70_5 .array/port v000001c0aed34c70, 5;
v000001c0aed34c70_6 .array/port v000001c0aed34c70, 6;
E_000001c0aecc7f70/4 .event anyedge, v000001c0aed34c70_3, v000001c0aed34c70_4, v000001c0aed34c70_5, v000001c0aed34c70_6;
v000001c0aed34c70_7 .array/port v000001c0aed34c70, 7;
v000001c0aed344f0_0 .array/port v000001c0aed344f0, 0;
v000001c0aed344f0_1 .array/port v000001c0aed344f0, 1;
v000001c0aed344f0_2 .array/port v000001c0aed344f0, 2;
E_000001c0aecc7f70/5 .event anyedge, v000001c0aed34c70_7, v000001c0aed344f0_0, v000001c0aed344f0_1, v000001c0aed344f0_2;
v000001c0aed344f0_3 .array/port v000001c0aed344f0, 3;
v000001c0aed344f0_4 .array/port v000001c0aed344f0, 4;
v000001c0aed344f0_5 .array/port v000001c0aed344f0, 5;
v000001c0aed344f0_6 .array/port v000001c0aed344f0, 6;
E_000001c0aecc7f70/6 .event anyedge, v000001c0aed344f0_3, v000001c0aed344f0_4, v000001c0aed344f0_5, v000001c0aed344f0_6;
v000001c0aed344f0_7 .array/port v000001c0aed344f0, 7;
E_000001c0aecc7f70/7 .event anyedge, v000001c0aed344f0_7, v000001c0aed34590_0, v000001c0aed34810_0, v000001c0aed34950_0;
E_000001c0aecc7f70/8 .event anyedge, v000001c0aed34e50_0, v000001c0aed349f0_0, v000001c0aed34d10_0;
E_000001c0aecc7f70 .event/or E_000001c0aecc7f70/0, E_000001c0aecc7f70/1, E_000001c0aecc7f70/2, E_000001c0aecc7f70/3, E_000001c0aecc7f70/4, E_000001c0aecc7f70/5, E_000001c0aecc7f70/6, E_000001c0aecc7f70/7, E_000001c0aecc7f70/8;
E_000001c0aecc7970 .event anyedge, v000001c0aed34810_0;
S_000001c0aec9bf90 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 159, 3 159 0, S_000001c0aecd0070;
 .timescale 0 0;
v000001c0aeccc720_0 .var/2s "i", 31 0;
S_000001c0aec9c120 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 244, 3 244 0, S_000001c0aecd0070;
 .timescale 0 0;
v000001c0aeb77120_0 .var/2s "i", 31 0;
S_000001c0aec9c2b0 .scope task, "send_to_mem" "send_to_mem" 3 134, 3 134 0, S_000001c0aecd0070;
 .timescale 0 0;
v000001c0aec9d470_0 .var/2s "i", 31 0;
E_000001c0aecc8070 .event anyedge, v000001c0aed348b0_0;
TD_tb.dut.send_to_mem ;
    %ix/getv/s 4, v000001c0aec9d470_0;
    %load/vec4a v000001c0aed344f0, 4;
    %store/vec4 v000001c0aed341d0_0, 0, 32;
    %vpi_call/w 3 137 "$display", "Cache data[%d] is %h", v000001c0aec9d470_0, &A<v000001c0aed344f0, v000001c0aec9d470_0 > {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0aed34bd0_0, 0, 1;
    %load/vec4 v000001c0aed346d0_0;
    %store/vec4 v000001c0aed34db0_0, 0, 16;
    %vpi_call/w 3 140 "$display", "%0t", $time {0 0 0};
T_0.0 ;
    %load/vec4 v000001c0aed348b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_000001c0aecc8070;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 3 142 "$display", "Memory store has been processed - from cache" {0 0 0};
    %vpi_call/w 3 143 "$display", "%0t", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0aed34bd0_0, 0, 1;
T_0.2 ;
    %load/vec4 v000001c0aed348b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.3, 6;
    %wait E_000001c0aecc8070;
    %jmp T_0.2;
T_0.3 ;
    %vpi_call/w 3 148 "$display", "Memory store has fully completed - from cache" {0 0 0};
    %vpi_call/w 3 149 "$display", "%0t", $time {0 0 0};
    %end;
S_000001c0aec9d6c0 .scope module, "simple_ram" "RAM" 3 57, 3 260 0, S_000001c0aeccfee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "address_in";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /OUTPUT 32 "data_out";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 1 "load_completed";
    .port_info 6 /OUTPUT 1 "store_completed";
    .port_info 7 /INPUT 1 "store_ack";
    .port_info 8 /INPUT 1 "mem_load_req";
    .port_info 9 /OUTPUT 1 "load_toggle";
P_000001c0aecc9ab0 .param/l "D_WIDTH" 0 3 261, +C4<00000000000000000000000000100000>;
P_000001c0aecc9ae8 .param/l "WIDTH_AD" 0 3 262, +C4<00000000000000000000000000010000>;
v000001c0aed343b0_0 .net "address_in", 15 0, v000001c0aed34db0_0;  alias, 1 drivers
v000001c0aed34450_0 .net "clk", 0 0, v000001c0aed35b90_0;  1 drivers
v000001c0aed34090_0 .net "data_in", 31 0, v000001c0aed341d0_0;  alias, 1 drivers
v000001c0aed34130_0 .var "data_out", 31 0;
v000001c0aed36450_0 .var "load_completed", 0 0;
v000001c0aed35730_0 .var "load_toggle", 0 0;
v000001c0aed363b0 .array "mem", 65535 0, 31 0;
v000001c0aed36130_0 .net "mem_load_req", 0 0, v000001c0aed34b30_0;  alias, 1 drivers
v000001c0aed36e50_0 .net "store_ack", 0 0, v000001c0aed34630_0;  alias, 1 drivers
v000001c0aed36270_0 .var "store_completed", 0 0;
v000001c0aed35e10_0 .net "wren", 0 0, v000001c0aed34bd0_0;  alias, 1 drivers
E_000001c0aecc79f0 .event posedge, v000001c0aed34450_0;
S_000001c0aed35050 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 281, 3 281 0, S_000001c0aec9d6c0;
 .timescale 0 0;
v000001c0aed34f90_0 .var/2s "i", 31 0;
    .scope S_000001c0aecd0070;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0aed34590_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_000001c0aecd0070;
T_2 ;
    %wait E_000001c0aecc7f70;
    %load/vec4 v000001c0aec9d510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %fork t_1, S_000001c0aec9bf90;
    %jmp t_0;
    .scope S_000001c0aec9bf90;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c0aeccc720_0, 0, 32;
T_2.2 ;
    %load/vec4 v000001c0aeccc720_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v000001c0aeccc720_0;
    %store/vec4a v000001c0aed34ef0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001c0aeccc720_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001c0aeccc720_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .scope S_000001c0aecd0070;
t_0 %join;
T_2.0 ;
    %load/vec4 v000001c0aec9d510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %vpi_call/w 3 165 "$display", "instr type is %d", v000001c0aed34a90_0 {0 0 0};
    %load/vec4 v000001c0aed346d0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %vpi_call/w 3 167 "$display", "Address needs to be word aligned (divisible by 2) for now" {0 0 0};
    %vpi_call/w 3 168 "$display", "This most likely means to load a byte. If address 0x03, we should actually load word at 0x02. Then only return the upper 8 bits" {0 0 0};
    %vpi_call/w 3 169 "$finish" {0 0 0};
T_2.6 ;
    %load/vec4 v000001c0aed346d0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %pad/u 16;
    %store/vec4 v000001c0aed34770_0, 0, 16;
    %load/vec4 v000001c0aed34770_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %pad/u 16;
    %store/vec4 v000001c0aed34310_0, 0, 16;
    %vpi_call/w 3 174 "$display", "block_address is %d", v000001c0aed34770_0 {0 0 0};
    %vpi_call/w 3 175 "$display", "block_num is %d", v000001c0aed34310_0 {0 0 0};
    %load/vec4 v000001c0aed34a90_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %vpi_call/w 3 179 "$display", "Got a read instruction" {0 0 0};
    %ix/getv 4, v000001c0aed34310_0;
    %load/vec4a v000001c0aed34ef0, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %vpi_call/w 3 181 "$display", "vld[block_num] passed" {0 0 0};
    %ix/getv 4, v000001c0aed34310_0;
    %load/vec4a v000001c0aed34c70, 4;
    %load/vec4 v000001c0aed346d0_0;
    %parti/s 11, 5, 4;
    %cmp/e;
    %jmp/0xz  T_2.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0aed34590_0, 0, 1;
    %load/vec4 v000001c0aed346d0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.14, 4;
    %ix/getv 4, v000001c0aed34310_0;
    %load/vec4a v000001c0aed344f0, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v000001c0aed34e50_0, 0, 16;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001c0aed346d0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.16, 4;
    %ix/getv 4, v000001c0aed34310_0;
    %load/vec4a v000001c0aed344f0, 4;
    %parti/s 16, 16, 6;
    %store/vec4 v000001c0aed34e50_0, 0, 16;
T_2.16 ;
T_2.15 ;
T_2.12 ;
T_2.10 ;
    %load/vec4 v000001c0aed34590_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.18, 4;
    %vpi_call/w 3 194 "$display", "The tag did not match the address, going to memory" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0aed34b30_0, 0, 1;
    %load/vec4 v000001c0aed346d0_0;
    %store/vec4 v000001c0aed34db0_0, 0, 16;
T_2.20 ;
    %load/vec4 v000001c0aed34810_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.21, 6;
    %wait E_000001c0aecc7970;
    %jmp T_2.20;
T_2.21 ;
    %load/vec4 v000001c0aed34950_0;
    %ix/getv 4, v000001c0aed34310_0;
    %store/vec4a v000001c0aed344f0, 4, 0;
    %vpi_call/w 3 200 "$display", "inside read, data_f_mem is %h", v000001c0aed34950_0 {0 0 0};
    %load/vec4 v000001c0aed346d0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.22, 4;
    %ix/getv 4, v000001c0aed34310_0;
    %load/vec4a v000001c0aed344f0, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v000001c0aed34e50_0, 0, 16;
    %jmp T_2.23;
T_2.22 ;
    %load/vec4 v000001c0aed346d0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.24, 4;
    %ix/getv 4, v000001c0aed34310_0;
    %load/vec4a v000001c0aed344f0, 4;
    %parti/s 16, 16, 6;
    %store/vec4 v000001c0aed34e50_0, 0, 16;
T_2.24 ;
T_2.23 ;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v000001c0aed34310_0;
    %store/vec4a v000001c0aed34ef0, 4, 0;
    %load/vec4 v000001c0aed346d0_0;
    %parti/s 11, 5, 4;
    %ix/getv 4, v000001c0aed34310_0;
    %store/vec4a v000001c0aed34c70, 4, 0;
T_2.18 ;
    %vpi_call/w 3 213 "$display", "Read data from ram, data_out from cache is %h", v000001c0aed34e50_0 {0 0 0};
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v000001c0aed34a90_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.26, 4;
    %vpi_call/w 3 218 "$display", "Got a write instruction" {0 0 0};
    %ix/getv 4, v000001c0aed34310_0;
    %load/vec4a v000001c0aed34ef0, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.28, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v000001c0aed34310_0;
    %store/vec4a v000001c0aed34ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv 4, v000001c0aed34310_0;
    %store/vec4a v000001c0aed344f0, 4, 0;
    %load/vec4 v000001c0aed346d0_0;
    %parti/s 11, 5, 4;
    %ix/getv 4, v000001c0aed34310_0;
    %store/vec4a v000001c0aed34c70, 4, 0;
    %jmp T_2.29;
T_2.28 ;
    %load/vec4 v000001c0aed34310_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001c0aed34ef0, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.30, 8;
    %vpi_call/w 3 228 "$display", "block is already valid, sending old cache line to memory" {0 0 0};
    %load/vec4 v000001c0aed34310_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v000001c0aec9d470_0, 0, 32;
    %fork TD_tb.dut.send_to_mem, S_000001c0aec9c2b0;
    %join;
T_2.30 ;
T_2.29 ;
    %load/vec4 v000001c0aed346d0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.32, 4;
    %load/vec4 v000001c0aed349f0_0;
    %ix/getv 4, v000001c0aed34310_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001c0aed344f0, 4, 5;
    %jmp T_2.33;
T_2.32 ;
    %load/vec4 v000001c0aed346d0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.34, 4;
    %load/vec4 v000001c0aed349f0_0;
    %ix/getv 4, v000001c0aed34310_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001c0aed344f0, 4, 5;
T_2.34 ;
T_2.33 ;
T_2.26 ;
T_2.9 ;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v000001c0aed34310_0;
    %store/vec4 v000001c0aed34d10_0, 4, 1;
    %fork t_3, S_000001c0aec9c120;
    %jmp t_2;
    .scope S_000001c0aec9c120;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c0aeb77120_0, 0, 32;
T_2.36 ;
    %load/vec4 v000001c0aeb77120_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.37, 5;
    %load/vec4 v000001c0aed34d10_0;
    %load/vec4 v000001c0aeb77120_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.38, 4;
    %load/vec4 v000001c0aeb77120_0;
    %store/vec4 v000001c0aec9d470_0, 0, 32;
    %fork TD_tb.dut.send_to_mem, S_000001c0aec9c2b0;
    %join;
T_2.38 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001c0aeb77120_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001c0aeb77120_0, 0, 32;
    %jmp T_2.36;
T_2.37 ;
    %end;
    .scope S_000001c0aecd0070;
t_2 %join;
    %pushi/vec4 0, 0, 1;
    %ix/getv 4, v000001c0aed34310_0;
    %store/vec4 v000001c0aed34d10_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0aed34590_0, 0, 1;
    %vpi_call/w 3 253 "$display", "Block number is %d", v000001c0aed34310_0 {0 0 0};
    %vpi_call/w 3 254 "$display", "Data at cache_data[block_num] is %h", &A<v000001c0aed344f0, v000001c0aed34310_0 > {0 0 0};
T_2.4 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001c0aec9d6c0;
T_3 ;
    %fork t_5, S_000001c0aed35050;
    %jmp t_4;
    .scope S_000001c0aed35050;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c0aed34f90_0, 0, 32;
T_3.0 ;
    %load/vec4 v000001c0aed34f90_0;
    %cmpi/s 65536, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v000001c0aed34f90_0;
    %ix/getv/s 4, v000001c0aed34f90_0;
    %store/vec4a v000001c0aed363b0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001c0aed34f90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001c0aed34f90_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .scope S_000001c0aec9d6c0;
t_4 %join;
    %end;
    .thread T_3;
    .scope S_000001c0aec9d6c0;
T_4 ;
    %wait E_000001c0aecc79f0;
    %load/vec4 v000001c0aed35e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001c0aed34090_0;
    %load/vec4 v000001c0aed343b0_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c0aed363b0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c0aed36270_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0aed36270_0, 0;
T_4.1 ;
    %load/vec4 v000001c0aed36130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c0aed36450_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c0aed36450_0, 0;
T_4.3 ;
    %load/vec4 v000001c0aed35e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
T_4.4 ;
    %load/vec4 v000001c0aed343b0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v000001c0aed363b0, 4;
    %assign/vec4 v000001c0aed34130_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_000001c0aeccfee0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0aed35b90_0, 0, 1;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v000001c0aed35a50_0, 0, 16;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v000001c0aed35550_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0aed36b30_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_000001c0aeccfee0;
T_6 ;
    %vpi_call/w 3 7 "$readmemb", "instructions3.mem", v000001c0aed36f90 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001c0aeccfee0;
T_7 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c0aed36590_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_000001c0aeccfee0;
T_8 ;
    %delay 5, 0;
    %load/vec4 v000001c0aed35b90_0;
    %inv;
    %store/vec4 v000001c0aed35b90_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_000001c0aeccfee0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c0aed36b30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c0aed36b30_0, 0, 1;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v000001c0aed35a50_0, 0, 16;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v000001c0aed35550_0, 0, 16;
    %delay 50, 0;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v000001c0aed35a50_0, 0, 16;
    %pushi/vec4 57005, 0, 16;
    %store/vec4 v000001c0aed35550_0, 0, 16;
    %delay 200, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c0aed36590_0, 0, 32;
    %pushi/vec4 40, 0, 16;
    %store/vec4 v000001c0aed35a50_0, 0, 16;
    %pushi/vec4 48879, 0, 16;
    %store/vec4 v000001c0aed35550_0, 0, 16;
    %delay 300, 0;
    %vpi_call/w 3 90 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "cache_test.sv";
