Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Jan 06 12:33:22 2019
| Host         : Liukun running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file disp_VGA_timing_summary_routed.rpt -rpx disp_VGA_timing_summary_routed.rpx
| Design       : disp_VGA
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.941        0.000                      0                 7873        0.039        0.000                      0                 7873        3.000        0.000                       0                  1829  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk                 {0.000 5.000}      10.000          100.000         
  clk_100m_clk_VGA  {0.000 5.000}      10.000          100.000         
  clk_40m_clk_VGA   {0.000 12.500}     25.000          40.000          
  clkfbout_clk_VGA  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_100m_clk_VGA        0.941        0.000                      0                 3013        0.140        0.000                      0                 3013        4.500        0.000                       0                   219  
  clk_40m_clk_VGA         4.147        0.000                      0                 4328        0.039        0.000                      0                 4328       11.520        0.000                       0                  1606  
  clkfbout_clk_VGA                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100m_clk_VGA  clk_40m_clk_VGA         0.969        0.000                      0                   12        0.330        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_100m_clk_VGA   clk_100m_clk_VGA         6.995        0.000                      0                   79        0.451        0.000                      0                   79  
**async_default**  clk_100m_clk_VGA   clk_40m_clk_VGA          1.463        0.000                      0                  453        0.115        0.000                      0                  453  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U_Clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U_Clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_Clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_Clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_Clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_Clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100m_clk_VGA
  To Clock:  clk_100m_clk_VGA

Setup :            0  Failing Endpoints,  Worst Slack        0.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 U_receiver/ram_addr_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_VGA rise@10.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        8.559ns  (logic 0.456ns (5.328%)  route 8.103ns (94.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 8.743 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.617    -0.923    U_receiver/clk_100m
    SLICE_X65Y105        FDCE                                         r  U_receiver/ram_addr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  U_receiver/ram_addr_r_reg[7]/Q
                         net (fo=133, routed)         8.103     7.636    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X2Y0          RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     6.888    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.763     8.743    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.223    
                         clock uncertainty           -0.081     9.143    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     8.577    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -7.636    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 U_receiver/ram_addr_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_VGA rise@10.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        8.221ns  (logic 0.456ns (5.547%)  route 7.765ns (94.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 8.741 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.617    -0.923    U_receiver/clk_100m
    SLICE_X65Y105        FDCE                                         r  U_receiver/ram_addr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  U_receiver/ram_addr_r_reg[7]/Q
                         net (fo=133, routed)         7.765     7.298    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X2Y1          RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     6.888    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.761     8.741    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.221    
                         clock uncertainty           -0.081     9.141    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     8.575    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -7.298    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.612ns  (required time - arrival time)
  Source:                 U_receiver/ram_addr_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_VGA rise@10.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        7.883ns  (logic 0.456ns (5.785%)  route 7.427ns (94.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 8.738 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.617    -0.923    U_receiver/clk_100m
    SLICE_X65Y105        FDCE                                         r  U_receiver/ram_addr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  U_receiver/ram_addr_r_reg[7]/Q
                         net (fo=133, routed)         7.427     6.960    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X2Y2          RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     6.888    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.758     8.738    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.218    
                         clock uncertainty           -0.081     9.138    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     8.572    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.695ns  (required time - arrival time)
  Source:                 U_receiver/ram_addr_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_VGA rise@10.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        7.753ns  (logic 0.456ns (5.881%)  route 7.297ns (94.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 8.692 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.617    -0.923    U_receiver/clk_100m
    SLICE_X65Y105        FDCE                                         r  U_receiver/ram_addr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  U_receiver/ram_addr_r_reg[7]/Q
                         net (fo=133, routed)         7.297     6.830    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y0          RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     6.888    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.712     8.692    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.172    
                         clock uncertainty           -0.081     9.092    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     8.526    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.526    
                         arrival time                          -6.830    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 U_receiver/ram_addr_r_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_VGA rise@10.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        7.765ns  (logic 0.456ns (5.873%)  route 7.309ns (94.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 8.699 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.617    -0.923    U_receiver/clk_100m
    SLICE_X65Y106        FDCE                                         r  U_receiver/ram_addr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y106        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  U_receiver/ram_addr_r_reg[9]/Q
                         net (fo=133, routed)         7.309     6.841    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X0Y31         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     6.888    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.719     8.699    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.488     9.187    
                         clock uncertainty           -0.081     9.107    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     8.541    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.541    
                         arrival time                          -6.841    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.792ns  (required time - arrival time)
  Source:                 U_receiver/rxd_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_VGA rise@10.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        7.489ns  (logic 0.456ns (6.089%)  route 7.033ns (93.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 8.690 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.612    -0.928    U_receiver/clk_100m
    SLICE_X59Y110        FDCE                                         r  U_receiver/rxd_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y110        FDCE (Prop_fdce_C_Q)         0.456    -0.472 r  U_receiver/rxd_data_reg[1]/Q
                         net (fo=133, routed)         7.033     6.561    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y1          RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     6.888    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.710     8.690    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.170    
                         clock uncertainty           -0.081     9.090    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737     8.353    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.353    
                         arrival time                          -6.561    
  -------------------------------------------------------------------
                         slack                                  1.792    

Slack (MET) :             1.827ns  (required time - arrival time)
  Source:                 U_receiver/rxd_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_VGA rise@10.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        7.504ns  (logic 0.456ns (6.076%)  route 7.048ns (93.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 8.741 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.612    -0.928    U_receiver/clk_100m
    SLICE_X59Y110        FDCE                                         r  U_receiver/rxd_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y110        FDCE (Prop_fdce_C_Q)         0.456    -0.472 r  U_receiver/rxd_data_reg[1]/Q
                         net (fo=133, routed)         7.048     6.576    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y1          RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     6.888    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.761     8.741    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.221    
                         clock uncertainty           -0.081     9.141    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737     8.404    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.404    
                         arrival time                          -6.576    
  -------------------------------------------------------------------
                         slack                                  1.827    

Slack (MET) :             1.875ns  (required time - arrival time)
  Source:                 U_receiver/rxd_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_VGA rise@10.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        7.407ns  (logic 0.456ns (6.156%)  route 6.951ns (93.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 8.692 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.612    -0.928    U_receiver/clk_100m
    SLICE_X59Y110        FDCE                                         r  U_receiver/rxd_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y110        FDCE (Prop_fdce_C_Q)         0.456    -0.472 r  U_receiver/rxd_data_reg[1]/Q
                         net (fo=133, routed)         6.951     6.479    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y0          RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     6.888    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.712     8.692    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.172    
                         clock uncertainty           -0.081     9.092    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737     8.355    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.355    
                         arrival time                          -6.479    
  -------------------------------------------------------------------
                         slack                                  1.875    

Slack (MET) :             1.896ns  (required time - arrival time)
  Source:                 U_receiver/ram_addr_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_VGA rise@10.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        7.564ns  (logic 0.456ns (6.029%)  route 7.108ns (93.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 8.703 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.617    -0.923    U_receiver/clk_100m
    SLICE_X65Y105        FDCE                                         r  U_receiver/ram_addr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  U_receiver/ram_addr_r_reg[4]/Q
                         net (fo=133, routed)         7.108     6.641    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y2          RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     6.888    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.723     8.703    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.183    
                         clock uncertainty           -0.081     9.103    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     8.537    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                  1.896    

Slack (MET) :             1.944ns  (required time - arrival time)
  Source:                 U_receiver/ram_addr_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_VGA rise@10.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        7.545ns  (logic 0.456ns (6.044%)  route 7.089ns (93.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 8.732 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.617    -0.923    U_receiver/clk_100m
    SLICE_X65Y105        FDCE                                         r  U_receiver/ram_addr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y105        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  U_receiver/ram_addr_r_reg[7]/Q
                         net (fo=133, routed)         7.089     6.622    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X2Y3          RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     6.888    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.752     8.732    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.212    
                         clock uncertainty           -0.081     9.132    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     8.566    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.566    
                         arrival time                          -6.622    
  -------------------------------------------------------------------
                         slack                                  1.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_receiver/ram_addr_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.106%)  route 0.261ns (64.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.562    -0.602    U_receiver/clk_100m
    SLICE_X65Y104        FDCE                                         r  U_receiver/ram_addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  U_receiver/ram_addr_r_reg[1]/Q
                         net (fo=133, routed)         0.261    -0.201    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y21         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.874    -0.799    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.524    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.341    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 U_receiver/rxd_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.096%)  route 0.379ns (72.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.558    -0.606    U_receiver/clk_100m
    SLICE_X59Y110        FDCE                                         r  U_receiver/rxd_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y110        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  U_receiver/rxd_data_reg[5]/Q
                         net (fo=133, routed)         0.379    -0.086    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X1Y22         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.870    -0.803    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y22         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.528    
    RAMB36_X1Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296    -0.232    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 U_receiver/ram_addr_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.599%)  route 0.267ns (65.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.562    -0.602    U_receiver/clk_100m
    SLICE_X65Y106        FDCE                                         r  U_receiver/ram_addr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  U_receiver/ram_addr_r_reg[10]/Q
                         net (fo=133, routed)         0.267    -0.195    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y21         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.874    -0.799    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.524    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.341    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 U_receiver/ram_addr_r_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.241%)  route 0.271ns (65.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.562    -0.602    U_receiver/clk_100m
    SLICE_X65Y106        FDCE                                         r  U_receiver/ram_addr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  U_receiver/ram_addr_r_reg[9]/Q
                         net (fo=133, routed)         0.271    -0.190    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y21         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.874    -0.799    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.524    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.341    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 U_receiver/ram_addr_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.893%)  route 0.275ns (66.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.562    -0.602    U_receiver/clk_100m
    SLICE_X65Y106        FDCE                                         r  U_receiver/ram_addr_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  U_receiver/ram_addr_r_reg[11]/Q
                         net (fo=133, routed)         0.275    -0.186    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y21         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.874    -0.799    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.524    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.341    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 U_receiver/ram_addr_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.491%)  route 0.280ns (66.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.562    -0.602    U_receiver/clk_100m
    SLICE_X65Y104        FDCE                                         r  U_receiver/ram_addr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  U_receiver/ram_addr_r_reg[3]/Q
                         net (fo=133, routed)         0.280    -0.181    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y21         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.874    -0.799    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.524    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.341    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U_receiver/ram_addr_r_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.141ns (21.067%)  route 0.528ns (78.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.562    -0.602    U_receiver/clk_100m
    SLICE_X65Y106        FDCE                                         r  U_receiver/ram_addr_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  U_receiver/ram_addr_r_reg[8]/Q
                         net (fo=133, routed)         0.528     0.067    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X1Y19         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.882    -0.791    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.509    -0.282    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.099    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U_receiver/rxd_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[122].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.141ns (25.317%)  route 0.416ns (74.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.558    -0.606    U_receiver/clk_100m
    SLICE_X59Y110        FDCE                                         r  U_receiver/rxd_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y110        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  U_receiver/rxd_data_reg[3]/Q
                         net (fo=133, routed)         0.416    -0.049    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[122].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X1Y20         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[122].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.875    -0.798    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[122].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[122].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.523    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.227    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[122].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U_receiver/ram_addr_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.608%)  route 0.305ns (68.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.562    -0.602    U_receiver/clk_100m
    SLICE_X65Y105        FDCE                                         r  U_receiver/ram_addr_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  U_receiver/ram_addr_r_reg[5]/Q
                         net (fo=133, routed)         0.305    -0.156    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X1Y21         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.874    -0.799    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.524    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.341    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U_clk_divider_precise/cnt_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_divider_precise/cnt_equal_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.561    -0.603    U_clk_divider_precise/clk_100m
    SLICE_X63Y109        FDCE                                         r  U_clk_divider_precise/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  U_clk_divider_precise/cnt_reg[31]/Q
                         net (fo=2, routed)           0.116    -0.346    U_clk_divider_precise/cnt_reg[31]
    SLICE_X62Y109        FDCE                                         r  U_clk_divider_precise/cnt_equal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.831    -0.841    U_clk_divider_precise/clk_100m
    SLICE_X62Y109        FDCE                                         r  U_clk_divider_precise/cnt_equal_reg/C
                         clock pessimism              0.251    -0.590    
    SLICE_X62Y109        FDCE (Hold_fdce_C_D)         0.059    -0.531    U_clk_divider_precise/cnt_equal_reg
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100m_clk_VGA
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_Clk/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4      U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y22     U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y23     U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y17     U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[131].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13     U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15     U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16     U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13     U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y33     U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y30     U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  U_Clk/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X76Y93     sys_rst_reg_rep__3/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y110    U_clk_divider_precise/cnt_equal_r_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y109    U_clk_divider_precise/cnt_equal_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y109    U_clk_divider_precise/cnt_reg[30]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y109    U_clk_divider_precise/cnt_reg[31]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y104    U_receiver/ram_addr_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y106    U_receiver/ram_addr_r_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y106    U_receiver/ram_addr_r_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y104    U_receiver/ram_addr_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y104    U_receiver/ram_addr_r_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y107    U_clk_divider_precise/cnt_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y107    U_clk_divider_precise/cnt_reg[23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y107    U_clk_divider_precise/cnt_reg[24]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y107    U_clk_divider_precise/cnt_reg[25]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y108    U_clk_divider_precise/cnt_reg[26]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y108    U_clk_divider_precise/cnt_reg[27]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y108    U_clk_divider_precise/cnt_reg[28]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y108    U_clk_divider_precise/cnt_reg[29]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y104    U_receiver/ram_addr_r_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y106    U_receiver/ram_addr_r_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_40m_clk_VGA
  To Clock:  clk_40m_clk_VGA

Setup :            0  Failing Endpoints,  Worst Slack        4.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 U_scan/addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40m_clk_VGA rise@25.000ns - clk_40m_clk_VGA rise@0.000ns)
  Data Path Delay:        20.321ns  (logic 0.642ns (3.159%)  route 19.679ns (96.841%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 23.701 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.716    -0.824    U_scan/clk_40m
    SLICE_X76Y91         FDCE                                         r  U_scan/addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.306 f  U_scan/addra_reg[15]/Q
                         net (fo=132, routed)        18.443    18.137    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X8Y178         LUT5 (Prop_lut5_I0_O)        0.124    18.261 r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__44/O
                         net (fo=1, routed)           1.236    19.497    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/enb_array[9]
    RAMB36_X0Y39         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.721    23.701    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y39         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.480    24.181    
                         clock uncertainty           -0.094    24.087    
    RAMB36_X0Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    23.644    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.644    
                         arrival time                         -19.497    
  -------------------------------------------------------------------
                         slack                                  4.147    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 U_scan/addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40m_clk_VGA rise@25.000ns - clk_40m_clk_VGA rise@0.000ns)
  Data Path Delay:        19.087ns  (logic 0.642ns (3.364%)  route 18.445ns (96.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 23.690 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.716    -0.824    U_scan/clk_40m
    SLICE_X76Y91         FDCE                                         r  U_scan/addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.306 f  U_scan/addra_reg[15]/Q
                         net (fo=132, routed)        17.947    17.641    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X8Y172         LUT5 (Prop_lut5_I0_O)        0.124    17.765 r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__36/O
                         net (fo=1, routed)           0.498    18.263    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/enb_array[5]
    RAMB36_X0Y34         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.710    23.690    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y34         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.480    24.170    
                         clock uncertainty           -0.094    24.076    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    23.633    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.633    
                         arrival time                         -18.263    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.545ns  (required time - arrival time)
  Source:                 U_scan/addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40m_clk_VGA rise@25.000ns - clk_40m_clk_VGA rise@0.000ns)
  Data Path Delay:        18.917ns  (logic 0.642ns (3.394%)  route 18.275ns (96.606%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 23.695 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.716    -0.824    U_scan/clk_40m
    SLICE_X76Y91         FDCE                                         r  U_scan/addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  U_scan/addra_reg[15]/Q
                         net (fo=132, routed)        17.933    17.627    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X8Y167         LUT5 (Prop_lut5_I2_O)        0.124    17.751 r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__92/O
                         net (fo=1, routed)           0.343    18.093    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/enb_array[53]
    RAMB36_X0Y33         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.715    23.695    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y33         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.480    24.175    
                         clock uncertainty           -0.094    24.081    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    23.638    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.638    
                         arrival time                         -18.093    
  -------------------------------------------------------------------
                         slack                                  5.545    

Slack (MET) :             5.784ns  (required time - arrival time)
  Source:                 U_scan/addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40m_clk_VGA rise@25.000ns - clk_40m_clk_VGA rise@0.000ns)
  Data Path Delay:        18.679ns  (logic 0.642ns (3.437%)  route 18.037ns (96.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 23.696 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.716    -0.824    U_scan/clk_40m
    SLICE_X76Y91         FDCE                                         r  U_scan/addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.306 f  U_scan/addra_reg[15]/Q
                         net (fo=132, routed)        17.215    16.909    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X8Y178         LUT5 (Prop_lut5_I2_O)        0.124    17.033 r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__24/O
                         net (fo=1, routed)           0.822    17.855    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/enb_array[1]
    RAMB36_X0Y37         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.716    23.696    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y37         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.480    24.176    
                         clock uncertainty           -0.094    24.082    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    23.639    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.639    
                         arrival time                         -17.855    
  -------------------------------------------------------------------
                         slack                                  5.784    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 U_scan/addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40m_clk_VGA rise@25.000ns - clk_40m_clk_VGA rise@0.000ns)
  Data Path Delay:        18.570ns  (logic 0.642ns (3.457%)  route 17.928ns (96.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 23.701 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.716    -0.824    U_scan/clk_40m
    SLICE_X76Y91         FDCE                                         r  U_scan/addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  U_scan/addra_reg[15]/Q
                         net (fo=132, routed)        17.430    17.125    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X8Y157         LUT5 (Prop_lut5_I2_O)        0.124    17.249 r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__67/O
                         net (fo=1, routed)           0.498    17.746    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/enb_array[62]
    RAMB36_X0Y31         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.721    23.701    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y31         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.480    24.181    
                         clock uncertainty           -0.094    24.087    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    23.644    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.644    
                         arrival time                         -17.746    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 U_scan/addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40m_clk_VGA rise@25.000ns - clk_40m_clk_VGA rise@0.000ns)
  Data Path Delay:        18.493ns  (logic 0.642ns (3.472%)  route 17.851ns (96.528%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 23.690 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.716    -0.824    U_scan/clk_40m
    SLICE_X76Y91         FDCE                                         r  U_scan/addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.306 f  U_scan/addra_reg[15]/Q
                         net (fo=132, routed)        17.212    16.906    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X8Y178         LUT5 (Prop_lut5_I0_O)        0.124    17.030 r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__35/O
                         net (fo=1, routed)           0.639    17.670    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/enb_array[4]
    RAMB36_X0Y36         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.710    23.690    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y36         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.480    24.170    
                         clock uncertainty           -0.094    24.076    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    23.633    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.633    
                         arrival time                         -17.670    
  -------------------------------------------------------------------
                         slack                                  5.964    

Slack (MET) :             6.283ns  (required time - arrival time)
  Source:                 U_scan/addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40m_clk_VGA rise@25.000ns - clk_40m_clk_VGA rise@0.000ns)
  Data Path Delay:        18.183ns  (logic 0.642ns (3.531%)  route 17.541ns (96.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 23.699 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.716    -0.824    U_scan/clk_40m
    SLICE_X76Y91         FDCE                                         r  U_scan/addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  U_scan/addra_reg[15]/Q
                         net (fo=132, routed)        17.199    16.893    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X8Y162         LUT5 (Prop_lut5_I2_O)        0.124    17.017 r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__15/O
                         net (fo=1, routed)           0.343    17.359    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/enb_array[48]
    RAMB36_X0Y32         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.719    23.699    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y32         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.480    24.179    
                         clock uncertainty           -0.094    24.085    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    23.642    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.642    
                         arrival time                         -17.359    
  -------------------------------------------------------------------
                         slack                                  6.283    

Slack (MET) :             6.358ns  (required time - arrival time)
  Source:                 U_scan/addra_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40m_clk_VGA rise@25.000ns - clk_40m_clk_VGA rise@0.000ns)
  Data Path Delay:        18.107ns  (logic 0.642ns (3.545%)  route 17.465ns (96.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 23.699 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.716    -0.824    U_scan/clk_40m
    SLICE_X76Y91         FDCE                                         r  U_scan/addra_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.306 f  U_scan/addra_reg[14]/Q
                         net (fo=132, routed)        16.448    16.142    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[12]
    SLICE_X8Y177         LUT5 (Prop_lut5_I1_O)        0.124    16.266 r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__25/O
                         net (fo=1, routed)           1.018    17.284    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/enb_array[2]
    RAMB36_X0Y38         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.719    23.699    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y38         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.480    24.179    
                         clock uncertainty           -0.094    24.085    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    23.642    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.642    
                         arrival time                         -17.284    
  -------------------------------------------------------------------
                         slack                                  6.358    

Slack (MET) :             6.380ns  (required time - arrival time)
  Source:                 U_scan/addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40m_clk_VGA rise@25.000ns - clk_40m_clk_VGA rise@0.000ns)
  Data Path Delay:        17.910ns  (logic 0.642ns (3.585%)  route 17.268ns (96.415%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 23.523 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.716    -0.824    U_scan/clk_40m
    SLICE_X76Y91         FDCE                                         r  U_scan/addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  U_scan/addra_reg[15]/Q
                         net (fo=132, routed)        16.926    16.620    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X8Y147         LUT5 (Prop_lut5_I2_O)        0.124    16.744 r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__16/O
                         net (fo=1, routed)           0.343    17.087    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/enb_array[49]
    RAMB36_X0Y29         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.544    23.523    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y29         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.480    24.004    
                         clock uncertainty           -0.094    23.910    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    23.467    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.467    
                         arrival time                         -17.087    
  -------------------------------------------------------------------
                         slack                                  6.380    

Slack (MET) :             6.542ns  (required time - arrival time)
  Source:                 U_scan/addra_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40m_clk_VGA rise@25.000ns - clk_40m_clk_VGA rise@0.000ns)
  Data Path Delay:        17.927ns  (logic 0.642ns (3.581%)  route 17.285ns (96.419%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 23.702 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.716    -0.824    U_scan/clk_40m
    SLICE_X76Y91         FDCE                                         r  U_scan/addra_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y91         FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  U_scan/addra_reg[15]/Q
                         net (fo=132, routed)        16.942    16.637    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X8Y152         LUT5 (Prop_lut5_I2_O)        0.124    16.761 r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__94/O
                         net (fo=1, routed)           0.343    17.103    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/enb_array[61]
    RAMB36_X0Y30         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.722    23.702    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y30         RAMB36E1                                     r  U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.480    24.182    
                         clock uncertainty           -0.094    24.088    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    23.645    U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.645    
                         arrival time                         -17.103    
  -------------------------------------------------------------------
                         slack                                  6.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 U_process_pic/U_sobel_detect/U_shift_ram1/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[3].srl_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_process_pic/U_sobel_detect/U_shift_ram1/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[3].srl_sig_reg[32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_VGA rise@0.000ns - clk_40m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.607%)  route 0.117ns (45.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.565    -0.599    U_process_pic/U_sobel_detect/U_shift_ram1/U0/i_synth/i_bb_inst/clk
    SLICE_X65Y87         FDRE                                         r  U_process_pic/U_sobel_detect/U_shift_ram1/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[3].srl_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  U_process_pic/U_sobel_detect/U_shift_ram1/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[3].srl_sig_reg[0]/Q
                         net (fo=1, routed)           0.117    -0.341    U_process_pic/U_sobel_detect/U_shift_ram1/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[3].srl_sig_reg_n_0_[0]
    SLICE_X62Y87         SRLC32E                                      r  U_process_pic/U_sobel_detect/U_shift_ram1/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[3].srl_sig_reg[32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.835    -0.838    U_process_pic/U_sobel_detect/U_shift_ram1/U0/i_synth/i_bb_inst/clk
    SLICE_X62Y87         SRLC32E                                      r  U_process_pic/U_sobel_detect/U_shift_ram1/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[3].srl_sig_reg[32]_srl32/CLK
                         clock pessimism              0.275    -0.563    
    SLICE_X62Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.380    U_process_pic/U_sobel_detect/U_shift_ram1/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[3].srl_sig_reg[32]_srl32
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[4].srl_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[4].srl_sig_reg[32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_VGA rise@0.000ns - clk_40m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.564    -0.600    U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/clk
    SLICE_X61Y89         FDRE                                         r  U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[4].srl_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[4].srl_sig_reg[0]/Q
                         net (fo=1, routed)           0.099    -0.360    U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[4].srl_sig_reg_n_0_[0]
    SLICE_X58Y89         SRLC32E                                      r  U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[4].srl_sig_reg[32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.835    -0.838    U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/clk
    SLICE_X58Y89         SRLC32E                                      r  U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[4].srl_sig_reg[32]_srl32/CLK
                         clock pessimism              0.254    -0.584    
    SLICE_X58Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.401    U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[4].srl_sig_reg[32]_srl32
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[6].srl_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[6].srl_sig_reg[32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_VGA rise@0.000ns - clk_40m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.565    -0.599    U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/clk
    SLICE_X61Y91         FDRE                                         r  U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[6].srl_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[6].srl_sig_reg[0]/Q
                         net (fo=1, routed)           0.100    -0.358    U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[6].srl_sig_reg_n_0_[0]
    SLICE_X58Y90         SRLC32E                                      r  U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[6].srl_sig_reg[32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.836    -0.837    U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/clk
    SLICE_X58Y90         SRLC32E                                      r  U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[6].srl_sig_reg[32]_srl32/CLK
                         clock pessimism              0.254    -0.583    
    SLICE_X58Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.400    U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[6].srl_sig_reg[32]_srl32
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 U_process_pic/U_med/U_row2/middle_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_process_pic/U_med/U_col3/middle_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_VGA rise@0.000ns - clk_40m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (44.993%)  route 0.227ns (55.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.592    -0.572    U_process_pic/U_med/U_row2/clk_40m
    SLICE_X77Y100        FDCE                                         r  U_process_pic/U_med/U_row2/middle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  U_process_pic/U_med/U_row2/middle_reg[2]/Q
                         net (fo=7, routed)           0.227    -0.204    U_process_pic/U_med/U_row3/middle_reg[7]_6[2]
    SLICE_X72Y98         LUT6 (Prop_lut6_I1_O)        0.045    -0.159 r  U_process_pic/U_med/U_row3/middle[2]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.159    U_process_pic/U_med/U_col3/middle_reg[7]_10[2]
    SLICE_X72Y98         FDCE                                         r  U_process_pic/U_med/U_col3/middle_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.868    -0.805    U_process_pic/U_med/U_col3/clk_40m
    SLICE_X72Y98         FDCE                                         r  U_process_pic/U_med/U_col3/middle_reg[2]/C
                         clock pessimism              0.509    -0.296    
    SLICE_X72Y98         FDCE (Hold_fdce_C_D)         0.092    -0.204    U_process_pic/U_med/U_col3/middle_reg[2]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[2].gen_width[7].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[3].gen_width[7].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_VGA rise@0.000ns - clk_40m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.216%)  route 0.113ns (40.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.562    -0.602    U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/clk
    SLICE_X54Y88         FDRE                                         r  U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[2].gen_width[7].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[2].gen_width[7].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.113    -0.325    U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/link[2][7]
    SLICE_X56Y87         SRLC32E                                      r  U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[3].gen_width[7].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.831    -0.842    U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/clk
    SLICE_X56Y87         SRLC32E                                      r  U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[3].gen_width[7].srl_sig_reg[31]_srl32/CLK
                         clock pessimism              0.275    -0.567    
    SLICE_X56Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.384    U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[3].gen_width[7].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 U_process_pic/U_med/U_shift_ram1/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[2].gen_width[4].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_process_pic/U_med/U_shift_ram1/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[3].gen_width[4].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_VGA rise@0.000ns - clk_40m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.566    -0.598    U_process_pic/U_med/U_shift_ram1/U0/i_synth/i_bb_inst/clk
    SLICE_X56Y98         FDRE                                         r  U_process_pic/U_med/U_shift_ram1/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[2].gen_width[4].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  U_process_pic/U_med/U_shift_ram1/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[2].gen_width[4].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.115    -0.319    U_process_pic/U_med/U_shift_ram1/U0/i_synth/i_bb_inst/link[2][4]
    SLICE_X54Y98         SRLC32E                                      r  U_process_pic/U_med/U_shift_ram1/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[3].gen_width[4].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.835    -0.838    U_process_pic/U_med/U_shift_ram1/U0/i_synth/i_bb_inst/clk
    SLICE_X54Y98         SRLC32E                                      r  U_process_pic/U_med/U_shift_ram1/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[3].gen_width[4].srl_sig_reg[31]_srl32/CLK
                         clock pessimism              0.275    -0.563    
    SLICE_X54Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.380    U_process_pic/U_med/U_shift_ram1/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[3].gen_width[4].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[7].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_VGA rise@0.000ns - clk_40m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.563    -0.601    U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/clk
    SLICE_X56Y89         FDRE                                         r  U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[7].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[7].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.115    -0.322    U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/link[0][7]
    SLICE_X54Y89         SRLC32E                                      r  U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.832    -0.841    U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/clk
    SLICE_X54Y89         SRLC32E                                      r  U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[31]_srl32/CLK
                         clock pessimism              0.275    -0.566    
    SLICE_X54Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.383    U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 U_process_pic/U_med/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_process_pic/U_med/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[0].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_VGA rise@0.000ns - clk_40m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.565    -0.599    U_process_pic/U_med/U_shift_ram0/U0/i_synth/i_bb_inst/clk
    SLICE_X56Y94         FDRE                                         r  U_process_pic/U_med/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  U_process_pic/U_med/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[0].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.115    -0.320    U_process_pic/U_med/U_shift_ram0/U0/i_synth/i_bb_inst/link[0][0]
    SLICE_X54Y94         SRLC32E                                      r  U_process_pic/U_med/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[0].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.834    -0.839    U_process_pic/U_med/U_shift_ram0/U0/i_synth/i_bb_inst/clk
    SLICE_X54Y94         SRLC32E                                      r  U_process_pic/U_med/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[0].srl_sig_reg[31]_srl32/CLK
                         clock pessimism              0.275    -0.564    
    SLICE_X54Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.381    U_process_pic/U_med/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[0].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 U_process_pic/U_sobel_detect/U_shift_ram1/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[6].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_process_pic/U_sobel_detect/U_shift_ram1/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[2].gen_width[6].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_VGA rise@0.000ns - clk_40m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.565    -0.599    U_process_pic/U_sobel_detect/U_shift_ram1/U0/i_synth/i_bb_inst/clk
    SLICE_X56Y93         FDRE                                         r  U_process_pic/U_sobel_detect/U_shift_ram1/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[6].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  U_process_pic/U_sobel_detect/U_shift_ram1/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[6].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.115    -0.320    U_process_pic/U_sobel_detect/U_shift_ram1/U0/i_synth/i_bb_inst/link[1][6]
    SLICE_X54Y93         SRLC32E                                      r  U_process_pic/U_sobel_detect/U_shift_ram1/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[2].gen_width[6].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.834    -0.839    U_process_pic/U_sobel_detect/U_shift_ram1/U0/i_synth/i_bb_inst/clk
    SLICE_X54Y93         SRLC32E                                      r  U_process_pic/U_sobel_detect/U_shift_ram1/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[2].gen_width[6].srl_sig_reg[31]_srl32/CLK
                         clock pessimism              0.275    -0.564    
    SLICE_X54Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.381    U_process_pic/U_sobel_detect/U_shift_ram1/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[2].gen_width[6].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[5].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[2].gen_width[5].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_VGA rise@0.000ns - clk_40m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.561    -0.603    U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/clk
    SLICE_X56Y85         FDRE                                         r  U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[5].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[5].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.115    -0.324    U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/link[1][5]
    SLICE_X54Y85         SRLC32E                                      r  U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[2].gen_width[5].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.829    -0.844    U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/clk
    SLICE_X54Y85         SRLC32E                                      r  U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[2].gen_width[5].srl_sig_reg[31]_srl32/CLK
                         clock pessimism              0.275    -0.569    
    SLICE_X54Y85         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.386    U_process_pic/U_sobel_detect/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[2].gen_width[5].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_40m_clk_VGA
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { U_Clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y4      U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y22     U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y23     U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X3Y17     U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[131].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y13     U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y15     U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y16     U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y13     U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y33     U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y30     U_Uart_VGA_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  U_Clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X58Y104    U_process_pic/U_med/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[3].srl_sig_reg[127]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X58Y104    U_process_pic/U_med/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[3].srl_sig_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X58Y104    U_process_pic/U_med/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[3].srl_sig_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X58Y104    U_process_pic/U_med/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[3].srl_sig_reg[95]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X60Y102    U_process_pic/U_med/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[6].srl_sig_reg[127]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X60Y102    U_process_pic/U_med/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[6].srl_sig_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X60Y102    U_process_pic/U_med/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[6].srl_sig_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X60Y102    U_process_pic/U_med/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[6].srl_sig_reg[95]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X58Y100    U_process_pic/U_med/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[127]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X58Y100    U_process_pic/U_med/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X60Y99     U_process_pic/U_med/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[127]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X60Y99     U_process_pic/U_med/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X60Y99     U_process_pic/U_med/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X60Y99     U_process_pic/U_med/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[95]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X58Y96     U_process_pic/U_med/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[2].srl_sig_reg[127]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X58Y96     U_process_pic/U_med/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[2].srl_sig_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X58Y96     U_process_pic/U_med/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[2].srl_sig_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X58Y96     U_process_pic/U_med/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[2].srl_sig_reg[95]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X56Y105    U_process_pic/U_med/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[127]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X56Y105    U_process_pic/U_med/U_shift_ram0/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_VGA
  To Clock:  clkfbout_clk_VGA

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_VGA
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_Clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   U_Clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U_Clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U_Clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U_Clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  U_Clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_100m_clk_VGA
  To Clock:  clk_40m_clk_VGA

Setup :            0  Failing Endpoints,  Worst Slack        0.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 sys_rst_reg_rep__3/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_3fsm/VGA_data_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40m_clk_VGA rise@25.000ns - clk_100m_clk_VGA rise@20.000ns)
  Data Path Delay:        3.695ns  (logic 1.210ns (32.746%)  route 2.485ns (67.254%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 23.582 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 19.177 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    15.645 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    17.364    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.717    19.177    clk_100m
    SLICE_X76Y93         FDPE                                         r  sys_rst_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDPE (Prop_fdpe_C_Q)         0.518    19.695 r  sys_rst_reg_rep__3/Q
                         net (fo=124, routed)         0.864    20.560    U_process_pic/U_3fsm/AR[0]
    SLICE_X76Y93         LUT5 (Prop_lut5_I0_O)        0.116    20.676 r  U_process_pic/U_3fsm/VGA_data_r[7]_i_2/O
                         net (fo=10, routed)          0.508    21.184    U_process_pic/U_sobel_detect/sys_rst_reg_rep__3
    SLICE_X75Y90         LUT5 (Prop_lut5_I2_O)        0.328    21.512 r  U_process_pic/U_sobel_detect/VGA_data_r[11]_i_8/O
                         net (fo=1, routed)           0.405    21.917    U_process_pic/U_dilate/sobel_detect_data_bit_r_reg
    SLICE_X77Y91         LUT5 (Prop_lut5_I4_O)        0.124    22.041 r  U_process_pic/U_dilate/VGA_data_r[11]_i_2/O
                         net (fo=12, routed)          0.708    22.748    U_process_pic/U_dilate/VGA_data_r[11]_i_2_n_0
    SLICE_X80Y92         LUT6 (Prop_lut6_I0_O)        0.124    22.872 r  U_process_pic/U_dilate/VGA_data_r[3]_i_1/O
                         net (fo=1, routed)           0.000    22.872    U_process_pic/U_3fsm/D[3]
    SLICE_X80Y92         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.602    23.582    U_process_pic/U_3fsm/clk_40m
    SLICE_X80Y92         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[3]/C
                         clock pessimism              0.395    23.977    
                         clock uncertainty           -0.214    23.763    
    SLICE_X80Y92         FDCE (Setup_fdce_C_D)        0.079    23.842    U_process_pic/U_3fsm/VGA_data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         23.842    
                         arrival time                         -22.872    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.974ns  (required time - arrival time)
  Source:                 sys_rst_reg_rep__3/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_3fsm/VGA_data_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40m_clk_VGA rise@25.000ns - clk_100m_clk_VGA rise@20.000ns)
  Data Path Delay:        3.641ns  (logic 1.210ns (33.234%)  route 2.431ns (66.766%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 23.580 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 19.177 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    15.645 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    17.364    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.717    19.177    clk_100m
    SLICE_X76Y93         FDPE                                         r  sys_rst_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDPE (Prop_fdpe_C_Q)         0.518    19.695 r  sys_rst_reg_rep__3/Q
                         net (fo=124, routed)         0.864    20.560    U_process_pic/U_3fsm/AR[0]
    SLICE_X76Y93         LUT5 (Prop_lut5_I0_O)        0.116    20.676 r  U_process_pic/U_3fsm/VGA_data_r[7]_i_2/O
                         net (fo=10, routed)          0.508    21.184    U_process_pic/U_sobel_detect/sys_rst_reg_rep__3
    SLICE_X75Y90         LUT5 (Prop_lut5_I2_O)        0.328    21.512 r  U_process_pic/U_sobel_detect/VGA_data_r[11]_i_8/O
                         net (fo=1, routed)           0.405    21.917    U_process_pic/U_dilate/sobel_detect_data_bit_r_reg
    SLICE_X77Y91         LUT5 (Prop_lut5_I4_O)        0.124    22.041 r  U_process_pic/U_dilate/VGA_data_r[11]_i_2/O
                         net (fo=12, routed)          0.654    22.694    U_process_pic/U_dilate/VGA_data_r[11]_i_2_n_0
    SLICE_X79Y93         LUT6 (Prop_lut6_I0_O)        0.124    22.818 r  U_process_pic/U_dilate/VGA_data_r[9]_i_1/O
                         net (fo=1, routed)           0.000    22.818    U_process_pic/U_3fsm/D[9]
    SLICE_X79Y93         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.600    23.580    U_process_pic/U_3fsm/clk_40m
    SLICE_X79Y93         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[9]/C
                         clock pessimism              0.395    23.975    
                         clock uncertainty           -0.214    23.761    
    SLICE_X79Y93         FDCE (Setup_fdce_C_D)        0.031    23.792    U_process_pic/U_3fsm/VGA_data_r_reg[9]
  -------------------------------------------------------------------
                         required time                         23.792    
                         arrival time                         -22.818    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             1.002ns  (required time - arrival time)
  Source:                 sys_rst_reg_rep__3/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_3fsm/VGA_data_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40m_clk_VGA rise@25.000ns - clk_100m_clk_VGA rise@20.000ns)
  Data Path Delay:        3.611ns  (logic 1.210ns (33.510%)  route 2.401ns (66.490%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 23.580 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 19.177 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    15.645 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    17.364    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.717    19.177    clk_100m
    SLICE_X76Y93         FDPE                                         r  sys_rst_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDPE (Prop_fdpe_C_Q)         0.518    19.695 r  sys_rst_reg_rep__3/Q
                         net (fo=124, routed)         0.864    20.560    U_process_pic/U_3fsm/AR[0]
    SLICE_X76Y93         LUT5 (Prop_lut5_I0_O)        0.116    20.676 r  U_process_pic/U_3fsm/VGA_data_r[7]_i_2/O
                         net (fo=10, routed)          0.508    21.184    U_process_pic/U_sobel_detect/sys_rst_reg_rep__3
    SLICE_X75Y90         LUT5 (Prop_lut5_I2_O)        0.328    21.512 r  U_process_pic/U_sobel_detect/VGA_data_r[11]_i_8/O
                         net (fo=1, routed)           0.405    21.917    U_process_pic/U_dilate/sobel_detect_data_bit_r_reg
    SLICE_X77Y91         LUT5 (Prop_lut5_I4_O)        0.124    22.041 r  U_process_pic/U_dilate/VGA_data_r[11]_i_2/O
                         net (fo=12, routed)          0.624    22.664    U_process_pic/U_dilate/VGA_data_r[11]_i_2_n_0
    SLICE_X79Y93         LUT6 (Prop_lut6_I0_O)        0.124    22.788 r  U_process_pic/U_dilate/VGA_data_r[5]_i_1/O
                         net (fo=1, routed)           0.000    22.788    U_process_pic/U_3fsm/D[5]
    SLICE_X79Y93         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.600    23.580    U_process_pic/U_3fsm/clk_40m
    SLICE_X79Y93         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[5]/C
                         clock pessimism              0.395    23.975    
                         clock uncertainty           -0.214    23.761    
    SLICE_X79Y93         FDCE (Setup_fdce_C_D)        0.029    23.790    U_process_pic/U_3fsm/VGA_data_r_reg[5]
  -------------------------------------------------------------------
                         required time                         23.790    
                         arrival time                         -22.788    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.006ns  (required time - arrival time)
  Source:                 sys_rst_reg_rep__3/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_3fsm/VGA_data_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40m_clk_VGA rise@25.000ns - clk_100m_clk_VGA rise@20.000ns)
  Data Path Delay:        3.607ns  (logic 1.210ns (33.544%)  route 2.397ns (66.456%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 23.579 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 19.177 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    15.645 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    17.364    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.717    19.177    clk_100m
    SLICE_X76Y93         FDPE                                         r  sys_rst_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDPE (Prop_fdpe_C_Q)         0.518    19.695 r  sys_rst_reg_rep__3/Q
                         net (fo=124, routed)         0.864    20.560    U_process_pic/U_3fsm/AR[0]
    SLICE_X76Y93         LUT5 (Prop_lut5_I0_O)        0.116    20.676 r  U_process_pic/U_3fsm/VGA_data_r[7]_i_2/O
                         net (fo=10, routed)          0.508    21.184    U_process_pic/U_sobel_detect/sys_rst_reg_rep__3
    SLICE_X75Y90         LUT5 (Prop_lut5_I2_O)        0.328    21.512 r  U_process_pic/U_sobel_detect/VGA_data_r[11]_i_8/O
                         net (fo=1, routed)           0.405    21.917    U_process_pic/U_dilate/sobel_detect_data_bit_r_reg
    SLICE_X77Y91         LUT5 (Prop_lut5_I4_O)        0.124    22.041 r  U_process_pic/U_dilate/VGA_data_r[11]_i_2/O
                         net (fo=12, routed)          0.620    22.661    U_process_pic/U_dilate/VGA_data_r[11]_i_2_n_0
    SLICE_X79Y92         LUT6 (Prop_lut6_I0_O)        0.124    22.785 r  U_process_pic/U_dilate/VGA_data_r[8]_i_1/O
                         net (fo=1, routed)           0.000    22.785    U_process_pic/U_3fsm/D[8]
    SLICE_X79Y92         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.599    23.579    U_process_pic/U_3fsm/clk_40m
    SLICE_X79Y92         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[8]/C
                         clock pessimism              0.395    23.974    
                         clock uncertainty           -0.214    23.760    
    SLICE_X79Y92         FDCE (Setup_fdce_C_D)        0.031    23.791    U_process_pic/U_3fsm/VGA_data_r_reg[8]
  -------------------------------------------------------------------
                         required time                         23.791    
                         arrival time                         -22.785    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.008ns  (required time - arrival time)
  Source:                 sys_rst_reg_rep__3/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_3fsm/VGA_data_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40m_clk_VGA rise@25.000ns - clk_100m_clk_VGA rise@20.000ns)
  Data Path Delay:        3.603ns  (logic 1.210ns (33.581%)  route 2.393ns (66.419%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 23.579 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 19.177 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    15.645 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    17.364    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.717    19.177    clk_100m
    SLICE_X76Y93         FDPE                                         r  sys_rst_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDPE (Prop_fdpe_C_Q)         0.518    19.695 r  sys_rst_reg_rep__3/Q
                         net (fo=124, routed)         0.864    20.560    U_process_pic/U_3fsm/AR[0]
    SLICE_X76Y93         LUT5 (Prop_lut5_I0_O)        0.116    20.676 r  U_process_pic/U_3fsm/VGA_data_r[7]_i_2/O
                         net (fo=10, routed)          0.508    21.184    U_process_pic/U_sobel_detect/sys_rst_reg_rep__3
    SLICE_X75Y90         LUT5 (Prop_lut5_I2_O)        0.328    21.512 r  U_process_pic/U_sobel_detect/VGA_data_r[11]_i_8/O
                         net (fo=1, routed)           0.405    21.917    U_process_pic/U_dilate/sobel_detect_data_bit_r_reg
    SLICE_X77Y91         LUT5 (Prop_lut5_I4_O)        0.124    22.041 r  U_process_pic/U_dilate/VGA_data_r[11]_i_2/O
                         net (fo=12, routed)          0.616    22.657    U_process_pic/U_dilate/VGA_data_r[11]_i_2_n_0
    SLICE_X79Y92         LUT6 (Prop_lut6_I0_O)        0.124    22.781 r  U_process_pic/U_dilate/VGA_data_r[0]_i_1/O
                         net (fo=1, routed)           0.000    22.781    U_process_pic/U_3fsm/D[0]
    SLICE_X79Y92         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.599    23.579    U_process_pic/U_3fsm/clk_40m
    SLICE_X79Y92         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[0]/C
                         clock pessimism              0.395    23.974    
                         clock uncertainty           -0.214    23.760    
    SLICE_X79Y92         FDCE (Setup_fdce_C_D)        0.029    23.789    U_process_pic/U_3fsm/VGA_data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         23.789    
                         arrival time                         -22.781    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 sys_rst_reg_rep__3/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_3fsm/VGA_data_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40m_clk_VGA rise@25.000ns - clk_100m_clk_VGA rise@20.000ns)
  Data Path Delay:        3.636ns  (logic 1.210ns (33.280%)  route 2.426ns (66.720%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 23.580 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 19.177 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    15.645 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    17.364    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.717    19.177    clk_100m
    SLICE_X76Y93         FDPE                                         r  sys_rst_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDPE (Prop_fdpe_C_Q)         0.518    19.695 r  sys_rst_reg_rep__3/Q
                         net (fo=124, routed)         0.864    20.560    U_process_pic/U_3fsm/AR[0]
    SLICE_X76Y93         LUT5 (Prop_lut5_I0_O)        0.116    20.676 r  U_process_pic/U_3fsm/VGA_data_r[7]_i_2/O
                         net (fo=10, routed)          0.508    21.184    U_process_pic/U_sobel_detect/sys_rst_reg_rep__3
    SLICE_X75Y90         LUT5 (Prop_lut5_I2_O)        0.328    21.512 r  U_process_pic/U_sobel_detect/VGA_data_r[11]_i_8/O
                         net (fo=1, routed)           0.405    21.917    U_process_pic/U_dilate/sobel_detect_data_bit_r_reg
    SLICE_X77Y91         LUT5 (Prop_lut5_I4_O)        0.124    22.041 r  U_process_pic/U_dilate/VGA_data_r[11]_i_2/O
                         net (fo=12, routed)          0.649    22.689    U_process_pic/U_dilate/VGA_data_r[11]_i_2_n_0
    SLICE_X78Y93         LUT6 (Prop_lut6_I0_O)        0.124    22.813 r  U_process_pic/U_dilate/VGA_data_r[4]_i_1/O
                         net (fo=1, routed)           0.000    22.813    U_process_pic/U_3fsm/D[4]
    SLICE_X78Y93         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.600    23.580    U_process_pic/U_3fsm/clk_40m
    SLICE_X78Y93         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[4]/C
                         clock pessimism              0.395    23.975    
                         clock uncertainty           -0.214    23.761    
    SLICE_X78Y93         FDCE (Setup_fdce_C_D)        0.081    23.842    U_process_pic/U_3fsm/VGA_data_r_reg[4]
  -------------------------------------------------------------------
                         required time                         23.842    
                         arrival time                         -22.813    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.036ns  (required time - arrival time)
  Source:                 sys_rst_reg_rep__3/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_3fsm/VGA_data_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40m_clk_VGA rise@25.000ns - clk_100m_clk_VGA rise@20.000ns)
  Data Path Delay:        3.625ns  (logic 1.210ns (33.381%)  route 2.415ns (66.619%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 23.580 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 19.177 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    15.645 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    17.364    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.717    19.177    clk_100m
    SLICE_X76Y93         FDPE                                         r  sys_rst_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDPE (Prop_fdpe_C_Q)         0.518    19.695 r  sys_rst_reg_rep__3/Q
                         net (fo=124, routed)         0.864    20.560    U_process_pic/U_3fsm/AR[0]
    SLICE_X76Y93         LUT5 (Prop_lut5_I0_O)        0.116    20.676 r  U_process_pic/U_3fsm/VGA_data_r[7]_i_2/O
                         net (fo=10, routed)          0.508    21.184    U_process_pic/U_sobel_detect/sys_rst_reg_rep__3
    SLICE_X75Y90         LUT5 (Prop_lut5_I2_O)        0.328    21.512 r  U_process_pic/U_sobel_detect/VGA_data_r[11]_i_8/O
                         net (fo=1, routed)           0.405    21.917    U_process_pic/U_dilate/sobel_detect_data_bit_r_reg
    SLICE_X77Y91         LUT5 (Prop_lut5_I4_O)        0.124    22.041 r  U_process_pic/U_dilate/VGA_data_r[11]_i_2/O
                         net (fo=12, routed)          0.638    22.678    U_process_pic/U_dilate/VGA_data_r[11]_i_2_n_0
    SLICE_X78Y93         LUT6 (Prop_lut6_I0_O)        0.124    22.802 r  U_process_pic/U_dilate/VGA_data_r[10]_i_1/O
                         net (fo=1, routed)           0.000    22.802    U_process_pic/U_3fsm/D[10]
    SLICE_X78Y93         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.600    23.580    U_process_pic/U_3fsm/clk_40m
    SLICE_X78Y93         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[10]/C
                         clock pessimism              0.395    23.975    
                         clock uncertainty           -0.214    23.761    
    SLICE_X78Y93         FDCE (Setup_fdce_C_D)        0.077    23.838    U_process_pic/U_3fsm/VGA_data_r_reg[10]
  -------------------------------------------------------------------
                         required time                         23.838    
                         arrival time                         -22.802    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.036ns  (required time - arrival time)
  Source:                 sys_rst_reg_rep__3/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_3fsm/VGA_data_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40m_clk_VGA rise@25.000ns - clk_100m_clk_VGA rise@20.000ns)
  Data Path Delay:        3.631ns  (logic 1.210ns (33.328%)  route 2.421ns (66.672%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 23.582 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 19.177 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    15.645 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    17.364    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.717    19.177    clk_100m
    SLICE_X76Y93         FDPE                                         r  sys_rst_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDPE (Prop_fdpe_C_Q)         0.518    19.695 r  sys_rst_reg_rep__3/Q
                         net (fo=124, routed)         0.864    20.560    U_process_pic/U_3fsm/AR[0]
    SLICE_X76Y93         LUT5 (Prop_lut5_I0_O)        0.116    20.676 r  U_process_pic/U_3fsm/VGA_data_r[7]_i_2/O
                         net (fo=10, routed)          0.508    21.184    U_process_pic/U_sobel_detect/sys_rst_reg_rep__3
    SLICE_X75Y90         LUT5 (Prop_lut5_I2_O)        0.328    21.512 r  U_process_pic/U_sobel_detect/VGA_data_r[11]_i_8/O
                         net (fo=1, routed)           0.405    21.917    U_process_pic/U_dilate/sobel_detect_data_bit_r_reg
    SLICE_X77Y91         LUT5 (Prop_lut5_I4_O)        0.124    22.041 r  U_process_pic/U_dilate/VGA_data_r[11]_i_2/O
                         net (fo=12, routed)          0.643    22.684    U_process_pic/U_dilate/VGA_data_r[11]_i_2_n_0
    SLICE_X80Y92         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_process_pic/U_dilate/VGA_data_r[1]_i_1/O
                         net (fo=1, routed)           0.000    22.808    U_process_pic/U_3fsm/D[1]
    SLICE_X80Y92         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.602    23.582    U_process_pic/U_3fsm/clk_40m
    SLICE_X80Y92         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[1]/C
                         clock pessimism              0.395    23.977    
                         clock uncertainty           -0.214    23.763    
    SLICE_X80Y92         FDCE (Setup_fdce_C_D)        0.081    23.844    U_process_pic/U_3fsm/VGA_data_r_reg[1]
  -------------------------------------------------------------------
                         required time                         23.844    
                         arrival time                         -22.808    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 sys_rst_reg_rep__3/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_3fsm/VGA_data_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40m_clk_VGA rise@25.000ns - clk_100m_clk_VGA rise@20.000ns)
  Data Path Delay:        3.620ns  (logic 1.210ns (33.429%)  route 2.410ns (66.571%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 23.582 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 19.177 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    15.645 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    17.364    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.717    19.177    clk_100m
    SLICE_X76Y93         FDPE                                         r  sys_rst_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDPE (Prop_fdpe_C_Q)         0.518    19.695 r  sys_rst_reg_rep__3/Q
                         net (fo=124, routed)         0.864    20.560    U_process_pic/U_3fsm/AR[0]
    SLICE_X76Y93         LUT5 (Prop_lut5_I0_O)        0.116    20.676 r  U_process_pic/U_3fsm/VGA_data_r[7]_i_2/O
                         net (fo=10, routed)          0.508    21.184    U_process_pic/U_sobel_detect/sys_rst_reg_rep__3
    SLICE_X75Y90         LUT5 (Prop_lut5_I2_O)        0.328    21.512 r  U_process_pic/U_sobel_detect/VGA_data_r[11]_i_8/O
                         net (fo=1, routed)           0.405    21.917    U_process_pic/U_dilate/sobel_detect_data_bit_r_reg
    SLICE_X77Y91         LUT5 (Prop_lut5_I4_O)        0.124    22.041 r  U_process_pic/U_dilate/VGA_data_r[11]_i_2/O
                         net (fo=12, routed)          0.632    22.673    U_process_pic/U_dilate/VGA_data_r[11]_i_2_n_0
    SLICE_X80Y92         LUT6 (Prop_lut6_I0_O)        0.124    22.797 r  U_process_pic/U_dilate/VGA_data_r[11]_i_1/O
                         net (fo=1, routed)           0.000    22.797    U_process_pic/U_3fsm/D[11]
    SLICE_X80Y92         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.602    23.582    U_process_pic/U_3fsm/clk_40m
    SLICE_X80Y92         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[11]/C
                         clock pessimism              0.395    23.977    
                         clock uncertainty           -0.214    23.763    
    SLICE_X80Y92         FDCE (Setup_fdce_C_D)        0.077    23.840    U_process_pic/U_3fsm/VGA_data_r_reg[11]
  -------------------------------------------------------------------
                         required time                         23.840    
                         arrival time                         -22.797    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 sys_rst_reg_rep__3/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_3fsm/VGA_data_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40m_clk_VGA rise@25.000ns - clk_100m_clk_VGA rise@20.000ns)
  Data Path Delay:        3.543ns  (logic 1.210ns (34.155%)  route 2.333ns (65.845%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 23.579 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 19.177 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    15.645 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    17.364    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.717    19.177    clk_100m
    SLICE_X76Y93         FDPE                                         r  sys_rst_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDPE (Prop_fdpe_C_Q)         0.518    19.695 r  sys_rst_reg_rep__3/Q
                         net (fo=124, routed)         0.864    20.560    U_process_pic/U_3fsm/AR[0]
    SLICE_X76Y93         LUT5 (Prop_lut5_I0_O)        0.116    20.676 r  U_process_pic/U_3fsm/VGA_data_r[7]_i_2/O
                         net (fo=10, routed)          0.508    21.184    U_process_pic/U_sobel_detect/sys_rst_reg_rep__3
    SLICE_X75Y90         LUT5 (Prop_lut5_I2_O)        0.328    21.512 r  U_process_pic/U_sobel_detect/VGA_data_r[11]_i_8/O
                         net (fo=1, routed)           0.405    21.917    U_process_pic/U_dilate/sobel_detect_data_bit_r_reg
    SLICE_X77Y91         LUT5 (Prop_lut5_I4_O)        0.124    22.041 r  U_process_pic/U_dilate/VGA_data_r[11]_i_2/O
                         net (fo=12, routed)          0.555    22.596    U_process_pic/U_dilate/VGA_data_r[11]_i_2_n_0
    SLICE_X78Y91         LUT6 (Prop_lut6_I0_O)        0.124    22.720 r  U_process_pic/U_dilate/VGA_data_r[7]_i_1/O
                         net (fo=1, routed)           0.000    22.720    U_process_pic/U_3fsm/D[7]
    SLICE_X78Y91         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.599    23.579    U_process_pic/U_3fsm/clk_40m
    SLICE_X78Y91         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[7]/C
                         clock pessimism              0.395    23.974    
                         clock uncertainty           -0.214    23.760    
    SLICE_X78Y91         FDCE (Setup_fdce_C_D)        0.079    23.839    U_process_pic/U_3fsm/VGA_data_r_reg[7]
  -------------------------------------------------------------------
                         required time                         23.839    
                         arrival time                         -22.720    
  -------------------------------------------------------------------
                         slack                                  1.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 sys_rst_reg_rep__3/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_3fsm/VGA_data_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.319ns (32.257%)  route 0.670ns (67.743%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.597    -0.567    clk_100m
    SLICE_X76Y93         FDPE                                         r  sys_rst_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDPE (Prop_fdpe_C_Q)         0.164    -0.403 f  sys_rst_reg_rep__3/Q
                         net (fo=124, routed)         0.337    -0.066    U_process_pic/U_3fsm/AR[0]
    SLICE_X77Y92         LUT5 (Prop_lut5_I0_O)        0.048    -0.018 r  U_process_pic/U_3fsm/VGA_data_r[11]_i_3/O
                         net (fo=12, routed)          0.333     0.315    U_process_pic/U_dilate/sys_rst_reg_rep__3
    SLICE_X80Y92         LUT6 (Prop_lut6_I1_O)        0.107     0.422 r  U_process_pic/U_dilate/VGA_data_r[1]_i_1/O
                         net (fo=1, routed)           0.000     0.422    U_process_pic/U_3fsm/D[1]
    SLICE_X80Y92         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.873    -0.800    U_process_pic/U_3fsm/clk_40m
    SLICE_X80Y92         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[1]/C
                         clock pessimism              0.557    -0.244    
                         clock uncertainty            0.214    -0.029    
    SLICE_X80Y92         FDCE (Hold_fdce_C_D)         0.121     0.092    U_process_pic/U_3fsm/VGA_data_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.422    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 sys_rst_reg_rep__3/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_3fsm/VGA_data_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.323ns (32.626%)  route 0.667ns (67.374%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.597    -0.567    clk_100m
    SLICE_X76Y93         FDPE                                         r  sys_rst_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDPE (Prop_fdpe_C_Q)         0.164    -0.403 f  sys_rst_reg_rep__3/Q
                         net (fo=124, routed)         0.337    -0.066    U_process_pic/U_3fsm/AR[0]
    SLICE_X76Y93         LUT5 (Prop_lut5_I0_O)        0.048    -0.018 f  U_process_pic/U_3fsm/VGA_data_r[7]_i_2/O
                         net (fo=10, routed)          0.330     0.312    U_process_pic/U_dilate/sys_rst_reg_rep__3_2
    SLICE_X78Y93         LUT6 (Prop_lut6_I3_O)        0.111     0.423 r  U_process_pic/U_dilate/VGA_data_r[4]_i_1/O
                         net (fo=1, routed)           0.000     0.423    U_process_pic/U_3fsm/D[4]
    SLICE_X78Y93         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.872    -0.801    U_process_pic/U_3fsm/clk_40m
    SLICE_X78Y93         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[4]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.214    -0.030    
    SLICE_X78Y93         FDCE (Hold_fdce_C_D)         0.121     0.091    U_process_pic/U_3fsm/VGA_data_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 sys_rst_reg_rep__3/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_3fsm/VGA_data_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.254ns (26.410%)  route 0.708ns (73.590%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.597    -0.567    clk_100m
    SLICE_X76Y93         FDPE                                         r  sys_rst_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDPE (Prop_fdpe_C_Q)         0.164    -0.403 r  sys_rst_reg_rep__3/Q
                         net (fo=124, routed)         0.338    -0.065    U_process_pic/U_3fsm/AR[0]
    SLICE_X77Y92         LUT6 (Prop_lut6_I4_O)        0.045    -0.020 f  U_process_pic/U_3fsm/VGA_data_r[11]_i_5/O
                         net (fo=12, routed)          0.370     0.349    U_process_pic/U_dilate/sys_rst_reg_rep__3_0
    SLICE_X79Y92         LUT6 (Prop_lut6_I4_O)        0.045     0.394 r  U_process_pic/U_dilate/VGA_data_r[8]_i_1/O
                         net (fo=1, routed)           0.000     0.394    U_process_pic/U_3fsm/D[8]
    SLICE_X79Y92         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.871    -0.802    U_process_pic/U_3fsm/clk_40m
    SLICE_X79Y92         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[8]/C
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.214    -0.031    
    SLICE_X79Y92         FDCE (Hold_fdce_C_D)         0.092     0.061    U_process_pic/U_3fsm/VGA_data_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.394    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 sys_rst_reg_rep__3/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_3fsm/VGA_data_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.254ns (26.410%)  route 0.708ns (73.590%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.597    -0.567    clk_100m
    SLICE_X76Y93         FDPE                                         r  sys_rst_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDPE (Prop_fdpe_C_Q)         0.164    -0.403 r  sys_rst_reg_rep__3/Q
                         net (fo=124, routed)         0.338    -0.065    U_process_pic/U_3fsm/AR[0]
    SLICE_X77Y92         LUT6 (Prop_lut6_I4_O)        0.045    -0.020 f  U_process_pic/U_3fsm/VGA_data_r[11]_i_5/O
                         net (fo=12, routed)          0.370     0.349    U_process_pic/U_dilate/sys_rst_reg_rep__3_0
    SLICE_X79Y92         LUT6 (Prop_lut6_I4_O)        0.045     0.394 r  U_process_pic/U_dilate/VGA_data_r[0]_i_1/O
                         net (fo=1, routed)           0.000     0.394    U_process_pic/U_3fsm/D[0]
    SLICE_X79Y92         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.871    -0.802    U_process_pic/U_3fsm/clk_40m
    SLICE_X79Y92         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[0]/C
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.214    -0.031    
    SLICE_X79Y92         FDCE (Hold_fdce_C_D)         0.091     0.060    U_process_pic/U_3fsm/VGA_data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.394    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 sys_rst_reg_rep__3/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_3fsm/VGA_data_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.319ns (32.927%)  route 0.650ns (67.073%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.597    -0.567    clk_100m
    SLICE_X76Y93         FDPE                                         r  sys_rst_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDPE (Prop_fdpe_C_Q)         0.164    -0.403 f  sys_rst_reg_rep__3/Q
                         net (fo=124, routed)         0.337    -0.066    U_process_pic/U_3fsm/AR[0]
    SLICE_X77Y92         LUT5 (Prop_lut5_I0_O)        0.048    -0.018 r  U_process_pic/U_3fsm/VGA_data_r[11]_i_3/O
                         net (fo=12, routed)          0.313     0.295    U_process_pic/U_dilate/sys_rst_reg_rep__3
    SLICE_X79Y93         LUT6 (Prop_lut6_I1_O)        0.107     0.402 r  U_process_pic/U_dilate/VGA_data_r[9]_i_1/O
                         net (fo=1, routed)           0.000     0.402    U_process_pic/U_3fsm/D[9]
    SLICE_X79Y93         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.872    -0.801    U_process_pic/U_3fsm/clk_40m
    SLICE_X79Y93         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[9]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.214    -0.030    
    SLICE_X79Y93         FDCE (Hold_fdce_C_D)         0.092     0.062    U_process_pic/U_3fsm/VGA_data_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 sys_rst_reg_rep__3/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_3fsm/VGA_data_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.254ns (25.219%)  route 0.753ns (74.781%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.597    -0.567    clk_100m
    SLICE_X76Y93         FDPE                                         r  sys_rst_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDPE (Prop_fdpe_C_Q)         0.164    -0.403 r  sys_rst_reg_rep__3/Q
                         net (fo=124, routed)         0.337    -0.066    U_process_pic/U_3fsm/AR[0]
    SLICE_X77Y92         LUT5 (Prop_lut5_I4_O)        0.045    -0.021 r  U_process_pic/U_3fsm/VGA_data_r[11]_i_6/O
                         net (fo=8, routed)           0.416     0.395    U_process_pic/U_dilate/sys_rst_reg_rep__3_1
    SLICE_X78Y93         LUT6 (Prop_lut6_I5_O)        0.045     0.440 r  U_process_pic/U_dilate/VGA_data_r[10]_i_1/O
                         net (fo=1, routed)           0.000     0.440    U_process_pic/U_3fsm/D[10]
    SLICE_X78Y93         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.872    -0.801    U_process_pic/U_3fsm/clk_40m
    SLICE_X78Y93         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[10]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.214    -0.030    
    SLICE_X78Y93         FDCE (Hold_fdce_C_D)         0.120     0.090    U_process_pic/U_3fsm/VGA_data_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 sys_rst_reg_rep__3/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_3fsm/VGA_data_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.254ns (25.958%)  route 0.724ns (74.042%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.597    -0.567    clk_100m
    SLICE_X76Y93         FDPE                                         r  sys_rst_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDPE (Prop_fdpe_C_Q)         0.164    -0.403 r  sys_rst_reg_rep__3/Q
                         net (fo=124, routed)         0.338    -0.065    U_process_pic/U_3fsm/AR[0]
    SLICE_X77Y92         LUT6 (Prop_lut6_I4_O)        0.045    -0.020 f  U_process_pic/U_3fsm/VGA_data_r[11]_i_5/O
                         net (fo=12, routed)          0.386     0.366    U_process_pic/U_dilate/sys_rst_reg_rep__3_0
    SLICE_X79Y93         LUT6 (Prop_lut6_I4_O)        0.045     0.411 r  U_process_pic/U_dilate/VGA_data_r[5]_i_1/O
                         net (fo=1, routed)           0.000     0.411    U_process_pic/U_3fsm/D[5]
    SLICE_X79Y93         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.872    -0.801    U_process_pic/U_3fsm/clk_40m
    SLICE_X79Y93         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[5]/C
                         clock pessimism              0.557    -0.245    
                         clock uncertainty            0.214    -0.030    
    SLICE_X79Y93         FDCE (Hold_fdce_C_D)         0.091     0.061    U_process_pic/U_3fsm/VGA_data_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 sys_rst_reg_rep__3/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_3fsm/VGA_data_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.323ns (32.023%)  route 0.686ns (67.977%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.597    -0.567    clk_100m
    SLICE_X76Y93         FDPE                                         r  sys_rst_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDPE (Prop_fdpe_C_Q)         0.164    -0.403 f  sys_rst_reg_rep__3/Q
                         net (fo=124, routed)         0.337    -0.066    U_process_pic/U_3fsm/AR[0]
    SLICE_X76Y93         LUT5 (Prop_lut5_I0_O)        0.048    -0.018 f  U_process_pic/U_3fsm/VGA_data_r[7]_i_2/O
                         net (fo=10, routed)          0.348     0.330    U_process_pic/U_dilate/sys_rst_reg_rep__3_2
    SLICE_X78Y91         LUT6 (Prop_lut6_I3_O)        0.111     0.441 r  U_process_pic/U_dilate/VGA_data_r[7]_i_1/O
                         net (fo=1, routed)           0.000     0.441    U_process_pic/U_3fsm/D[7]
    SLICE_X78Y91         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.871    -0.802    U_process_pic/U_3fsm/clk_40m
    SLICE_X78Y91         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[7]/C
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.214    -0.031    
    SLICE_X78Y91         FDCE (Hold_fdce_C_D)         0.121     0.090    U_process_pic/U_3fsm/VGA_data_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 sys_rst_reg_rep__3/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_3fsm/VGA_data_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.254ns (24.583%)  route 0.779ns (75.417%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.597    -0.567    clk_100m
    SLICE_X76Y93         FDPE                                         r  sys_rst_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDPE (Prop_fdpe_C_Q)         0.164    -0.403 r  sys_rst_reg_rep__3/Q
                         net (fo=124, routed)         0.337    -0.066    U_process_pic/U_3fsm/AR[0]
    SLICE_X77Y92         LUT5 (Prop_lut5_I4_O)        0.045    -0.021 r  U_process_pic/U_3fsm/VGA_data_r[11]_i_6/O
                         net (fo=8, routed)           0.442     0.421    U_process_pic/U_dilate/sys_rst_reg_rep__3_1
    SLICE_X80Y92         LUT6 (Prop_lut6_I5_O)        0.045     0.466 r  U_process_pic/U_dilate/VGA_data_r[11]_i_1/O
                         net (fo=1, routed)           0.000     0.466    U_process_pic/U_3fsm/D[11]
    SLICE_X80Y92         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.873    -0.800    U_process_pic/U_3fsm/clk_40m
    SLICE_X80Y92         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[11]/C
                         clock pessimism              0.557    -0.244    
                         clock uncertainty            0.214    -0.029    
    SLICE_X80Y92         FDCE (Hold_fdce_C_D)         0.120     0.091    U_process_pic/U_3fsm/VGA_data_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 sys_rst_reg_rep__3/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_3fsm/VGA_data_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.299ns (28.213%)  route 0.761ns (71.787%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.597    -0.567    clk_100m
    SLICE_X76Y93         FDPE                                         r  sys_rst_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDPE (Prop_fdpe_C_Q)         0.164    -0.403 f  sys_rst_reg_rep__3/Q
                         net (fo=124, routed)         0.337    -0.066    U_process_pic/U_3fsm/AR[0]
    SLICE_X76Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.021 r  U_process_pic/U_3fsm/VGA_data_r[11]_i_7/O
                         net (fo=5, routed)           0.221     0.200    U_process_pic/U_dilate/sys_rst_reg_rep__3_3
    SLICE_X77Y91         LUT5 (Prop_lut5_I3_O)        0.045     0.245 r  U_process_pic/U_dilate/VGA_data_r[11]_i_2/O
                         net (fo=12, routed)          0.203     0.448    U_process_pic/U_dilate/VGA_data_r[11]_i_2_n_0
    SLICE_X78Y91         LUT6 (Prop_lut6_I0_O)        0.045     0.493 r  U_process_pic/U_dilate/VGA_data_r[2]_i_1/O
                         net (fo=1, routed)           0.000     0.493    U_process_pic/U_3fsm/D[2]
    SLICE_X78Y91         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.871    -0.802    U_process_pic/U_3fsm/clk_40m
    SLICE_X78Y91         FDCE                                         r  U_process_pic/U_3fsm/VGA_data_r_reg[2]/C
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.214    -0.031    
    SLICE_X78Y91         FDCE (Hold_fdce_C_D)         0.120     0.089    U_process_pic/U_3fsm/VGA_data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.493    
  -------------------------------------------------------------------
                         slack                                  0.404    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100m_clk_VGA
  To Clock:  clk_100m_clk_VGA

Setup :            0  Failing Endpoints,  Worst Slack        6.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.995ns  (required time - arrival time)
  Source:                 sys_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_receiver/rxd_data_r_reg[7]/CLR
                            (recovery check against rising-edge clock clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_VGA rise@10.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.456ns (18.299%)  route 2.036ns (81.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.615    -0.925    clk_100m
    SLICE_X61Y102        FDPE                                         r  sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDPE (Prop_fdpe_C_Q)         0.456    -0.469 f  sys_rst_reg/Q
                         net (fo=79, routed)          2.036     1.567    U_receiver/sys_rst
    SLICE_X59Y109        FDCE                                         f  U_receiver/rxd_data_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     6.888    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.491     8.470    U_receiver/clk_100m
    SLICE_X59Y109        FDCE                                         r  U_receiver/rxd_data_r_reg[7]/C
                         clock pessimism              0.577     9.047    
                         clock uncertainty           -0.081     8.966    
    SLICE_X59Y109        FDCE (Recov_fdce_C_CLR)     -0.405     8.561    U_receiver/rxd_data_r_reg[7]
  -------------------------------------------------------------------
                         required time                          8.561    
                         arrival time                          -1.567    
  -------------------------------------------------------------------
                         slack                                  6.995    

Slack (MET) :             6.995ns  (required time - arrival time)
  Source:                 sys_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_receiver/rxd_flag_reg/CLR
                            (recovery check against rising-edge clock clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_VGA rise@10.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.456ns (18.299%)  route 2.036ns (81.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.615    -0.925    clk_100m
    SLICE_X61Y102        FDPE                                         r  sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDPE (Prop_fdpe_C_Q)         0.456    -0.469 f  sys_rst_reg/Q
                         net (fo=79, routed)          2.036     1.567    U_receiver/sys_rst
    SLICE_X59Y109        FDCE                                         f  U_receiver/rxd_flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     6.888    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.491     8.470    U_receiver/clk_100m
    SLICE_X59Y109        FDCE                                         r  U_receiver/rxd_flag_reg/C
                         clock pessimism              0.577     9.047    
                         clock uncertainty           -0.081     8.966    
    SLICE_X59Y109        FDCE (Recov_fdce_C_CLR)     -0.405     8.561    U_receiver/rxd_flag_reg
  -------------------------------------------------------------------
                         required time                          8.561    
                         arrival time                          -1.567    
  -------------------------------------------------------------------
                         slack                                  6.995    

Slack (MET) :             7.039ns  (required time - arrival time)
  Source:                 sys_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_receiver/rxd_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_VGA rise@10.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.456ns (18.299%)  route 2.036ns (81.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.615    -0.925    clk_100m
    SLICE_X61Y102        FDPE                                         r  sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDPE (Prop_fdpe_C_Q)         0.456    -0.469 f  sys_rst_reg/Q
                         net (fo=79, routed)          2.036     1.567    U_receiver/sys_rst
    SLICE_X58Y109        FDCE                                         f  U_receiver/rxd_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     6.888    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.491     8.470    U_receiver/clk_100m
    SLICE_X58Y109        FDCE                                         r  U_receiver/rxd_cnt_reg[1]/C
                         clock pessimism              0.577     9.047    
                         clock uncertainty           -0.081     8.966    
    SLICE_X58Y109        FDCE (Recov_fdce_C_CLR)     -0.361     8.605    U_receiver/rxd_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.605    
                         arrival time                          -1.567    
  -------------------------------------------------------------------
                         slack                                  7.039    

Slack (MET) :             7.081ns  (required time - arrival time)
  Source:                 sys_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_receiver/rxd_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_VGA rise@10.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.456ns (18.299%)  route 2.036ns (81.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.615    -0.925    clk_100m
    SLICE_X61Y102        FDPE                                         r  sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDPE (Prop_fdpe_C_Q)         0.456    -0.469 f  sys_rst_reg/Q
                         net (fo=79, routed)          2.036     1.567    U_receiver/sys_rst
    SLICE_X58Y109        FDCE                                         f  U_receiver/rxd_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     6.888    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.491     8.470    U_receiver/clk_100m
    SLICE_X58Y109        FDCE                                         r  U_receiver/rxd_cnt_reg[2]/C
                         clock pessimism              0.577     9.047    
                         clock uncertainty           -0.081     8.966    
    SLICE_X58Y109        FDCE (Recov_fdce_C_CLR)     -0.319     8.647    U_receiver/rxd_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.647    
                         arrival time                          -1.567    
  -------------------------------------------------------------------
                         slack                                  7.081    

Slack (MET) :             7.081ns  (required time - arrival time)
  Source:                 sys_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_receiver/rxd_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_VGA rise@10.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.456ns (18.299%)  route 2.036ns (81.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.615    -0.925    clk_100m
    SLICE_X61Y102        FDPE                                         r  sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDPE (Prop_fdpe_C_Q)         0.456    -0.469 f  sys_rst_reg/Q
                         net (fo=79, routed)          2.036     1.567    U_receiver/sys_rst
    SLICE_X58Y109        FDCE                                         f  U_receiver/rxd_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     6.888    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.491     8.470    U_receiver/clk_100m
    SLICE_X58Y109        FDCE                                         r  U_receiver/rxd_cnt_reg[3]/C
                         clock pessimism              0.577     9.047    
                         clock uncertainty           -0.081     8.966    
    SLICE_X58Y109        FDCE (Recov_fdce_C_CLR)     -0.319     8.647    U_receiver/rxd_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.647    
                         arrival time                          -1.567    
  -------------------------------------------------------------------
                         slack                                  7.081    

Slack (MET) :             7.281ns  (required time - arrival time)
  Source:                 sys_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_receiver/rxd_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_VGA rise@10.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.456ns (20.680%)  route 1.749ns (79.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.615    -0.925    clk_100m
    SLICE_X61Y102        FDPE                                         r  sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDPE (Prop_fdpe_C_Q)         0.456    -0.469 f  sys_rst_reg/Q
                         net (fo=79, routed)          1.749     1.280    U_receiver/sys_rst
    SLICE_X59Y110        FDCE                                         f  U_receiver/rxd_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     6.888    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.491     8.470    U_receiver/clk_100m
    SLICE_X59Y110        FDCE                                         r  U_receiver/rxd_data_reg[0]/C
                         clock pessimism              0.577     9.047    
                         clock uncertainty           -0.081     8.966    
    SLICE_X59Y110        FDCE (Recov_fdce_C_CLR)     -0.405     8.561    U_receiver/rxd_data_reg[0]
  -------------------------------------------------------------------
                         required time                          8.561    
                         arrival time                          -1.280    
  -------------------------------------------------------------------
                         slack                                  7.281    

Slack (MET) :             7.281ns  (required time - arrival time)
  Source:                 sys_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_receiver/rxd_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_VGA rise@10.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.456ns (20.680%)  route 1.749ns (79.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.615    -0.925    clk_100m
    SLICE_X61Y102        FDPE                                         r  sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDPE (Prop_fdpe_C_Q)         0.456    -0.469 f  sys_rst_reg/Q
                         net (fo=79, routed)          1.749     1.280    U_receiver/sys_rst
    SLICE_X59Y110        FDCE                                         f  U_receiver/rxd_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     6.888    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.491     8.470    U_receiver/clk_100m
    SLICE_X59Y110        FDCE                                         r  U_receiver/rxd_data_reg[1]/C
                         clock pessimism              0.577     9.047    
                         clock uncertainty           -0.081     8.966    
    SLICE_X59Y110        FDCE (Recov_fdce_C_CLR)     -0.405     8.561    U_receiver/rxd_data_reg[1]
  -------------------------------------------------------------------
                         required time                          8.561    
                         arrival time                          -1.280    
  -------------------------------------------------------------------
                         slack                                  7.281    

Slack (MET) :             7.281ns  (required time - arrival time)
  Source:                 sys_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_receiver/rxd_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_VGA rise@10.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.456ns (20.680%)  route 1.749ns (79.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.615    -0.925    clk_100m
    SLICE_X61Y102        FDPE                                         r  sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDPE (Prop_fdpe_C_Q)         0.456    -0.469 f  sys_rst_reg/Q
                         net (fo=79, routed)          1.749     1.280    U_receiver/sys_rst
    SLICE_X59Y110        FDCE                                         f  U_receiver/rxd_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     6.888    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.491     8.470    U_receiver/clk_100m
    SLICE_X59Y110        FDCE                                         r  U_receiver/rxd_data_reg[3]/C
                         clock pessimism              0.577     9.047    
                         clock uncertainty           -0.081     8.966    
    SLICE_X59Y110        FDCE (Recov_fdce_C_CLR)     -0.405     8.561    U_receiver/rxd_data_reg[3]
  -------------------------------------------------------------------
                         required time                          8.561    
                         arrival time                          -1.280    
  -------------------------------------------------------------------
                         slack                                  7.281    

Slack (MET) :             7.281ns  (required time - arrival time)
  Source:                 sys_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_receiver/rxd_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_VGA rise@10.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.456ns (20.680%)  route 1.749ns (79.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.615    -0.925    clk_100m
    SLICE_X61Y102        FDPE                                         r  sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDPE (Prop_fdpe_C_Q)         0.456    -0.469 f  sys_rst_reg/Q
                         net (fo=79, routed)          1.749     1.280    U_receiver/sys_rst
    SLICE_X59Y110        FDCE                                         f  U_receiver/rxd_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     6.888    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.491     8.470    U_receiver/clk_100m
    SLICE_X59Y110        FDCE                                         r  U_receiver/rxd_data_reg[5]/C
                         clock pessimism              0.577     9.047    
                         clock uncertainty           -0.081     8.966    
    SLICE_X59Y110        FDCE (Recov_fdce_C_CLR)     -0.405     8.561    U_receiver/rxd_data_reg[5]
  -------------------------------------------------------------------
                         required time                          8.561    
                         arrival time                          -1.280    
  -------------------------------------------------------------------
                         slack                                  7.281    

Slack (MET) :             7.324ns  (required time - arrival time)
  Source:                 sys_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_divider_precise/cnt_equal_r_reg/CLR
                            (recovery check against rising-edge clock clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_VGA rise@10.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 0.456ns (21.236%)  route 1.691ns (78.764%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 8.472 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.615    -0.925    clk_100m
    SLICE_X61Y102        FDPE                                         r  sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDPE (Prop_fdpe_C_Q)         0.456    -0.469 f  sys_rst_reg/Q
                         net (fo=79, routed)          1.691     1.222    U_clk_divider_precise/sys_rst
    SLICE_X63Y110        FDCE                                         f  U_clk_divider_precise/cnt_equal_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     5.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     6.888    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.493     8.472    U_clk_divider_precise/clk_100m
    SLICE_X63Y110        FDCE                                         r  U_clk_divider_precise/cnt_equal_r_reg/C
                         clock pessimism              0.560     9.032    
                         clock uncertainty           -0.081     8.951    
    SLICE_X63Y110        FDCE (Recov_fdce_C_CLR)     -0.405     8.546    U_clk_divider_precise/cnt_equal_r_reg
  -------------------------------------------------------------------
                         required time                          8.546    
                         arrival time                          -1.222    
  -------------------------------------------------------------------
                         slack                                  7.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 sys_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_divider_precise/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.430%)  route 0.257ns (64.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.561    -0.603    clk_100m
    SLICE_X61Y102        FDPE                                         r  sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sys_rst_reg/Q
                         net (fo=79, routed)          0.257    -0.205    U_clk_divider_precise/sys_rst
    SLICE_X63Y102        FDCE                                         f  U_clk_divider_precise/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.833    -0.839    U_clk_divider_precise/clk_100m
    SLICE_X63Y102        FDCE                                         r  U_clk_divider_precise/cnt_reg[2]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X63Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.656    U_clk_divider_precise/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 sys_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_divider_precise/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.430%)  route 0.257ns (64.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.561    -0.603    clk_100m
    SLICE_X61Y102        FDPE                                         r  sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sys_rst_reg/Q
                         net (fo=79, routed)          0.257    -0.205    U_clk_divider_precise/sys_rst
    SLICE_X63Y102        FDCE                                         f  U_clk_divider_precise/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.833    -0.839    U_clk_divider_precise/clk_100m
    SLICE_X63Y102        FDCE                                         r  U_clk_divider_precise/cnt_reg[3]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X63Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.656    U_clk_divider_precise/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 sys_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_divider_precise/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.430%)  route 0.257ns (64.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.561    -0.603    clk_100m
    SLICE_X61Y102        FDPE                                         r  sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sys_rst_reg/Q
                         net (fo=79, routed)          0.257    -0.205    U_clk_divider_precise/sys_rst
    SLICE_X63Y102        FDCE                                         f  U_clk_divider_precise/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.833    -0.839    U_clk_divider_precise/clk_100m
    SLICE_X63Y102        FDCE                                         r  U_clk_divider_precise/cnt_reg[4]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X63Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.656    U_clk_divider_precise/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 sys_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_divider_precise/cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.430%)  route 0.257ns (64.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.561    -0.603    clk_100m
    SLICE_X61Y102        FDPE                                         r  sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sys_rst_reg/Q
                         net (fo=79, routed)          0.257    -0.205    U_clk_divider_precise/sys_rst
    SLICE_X63Y102        FDCE                                         f  U_clk_divider_precise/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.833    -0.839    U_clk_divider_precise/clk_100m
    SLICE_X63Y102        FDCE                                         r  U_clk_divider_precise/cnt_reg[5]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X63Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.656    U_clk_divider_precise/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 sys_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_receiver/ram_addr_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.141ns (25.406%)  route 0.414ns (74.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.561    -0.603    clk_100m
    SLICE_X61Y102        FDPE                                         r  sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sys_rst_reg/Q
                         net (fo=79, routed)          0.414    -0.048    U_receiver/sys_rst
    SLICE_X65Y104        FDCE                                         f  U_receiver/ram_addr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.834    -0.839    U_receiver/clk_100m
    SLICE_X65Y104        FDCE                                         r  U_receiver/ram_addr_r_reg[0]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X65Y104        FDCE (Remov_fdce_C_CLR)     -0.092    -0.656    U_receiver/ram_addr_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 sys_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_receiver/ram_addr_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.141ns (25.406%)  route 0.414ns (74.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.561    -0.603    clk_100m
    SLICE_X61Y102        FDPE                                         r  sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sys_rst_reg/Q
                         net (fo=79, routed)          0.414    -0.048    U_receiver/sys_rst
    SLICE_X65Y104        FDCE                                         f  U_receiver/ram_addr_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.834    -0.839    U_receiver/clk_100m
    SLICE_X65Y104        FDCE                                         r  U_receiver/ram_addr_r_reg[1]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X65Y104        FDCE (Remov_fdce_C_CLR)     -0.092    -0.656    U_receiver/ram_addr_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 sys_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_receiver/ram_addr_r_reg[2]/CLR
                            (removal check against rising-edge clock clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.141ns (25.406%)  route 0.414ns (74.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.561    -0.603    clk_100m
    SLICE_X61Y102        FDPE                                         r  sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sys_rst_reg/Q
                         net (fo=79, routed)          0.414    -0.048    U_receiver/sys_rst
    SLICE_X65Y104        FDCE                                         f  U_receiver/ram_addr_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.834    -0.839    U_receiver/clk_100m
    SLICE_X65Y104        FDCE                                         r  U_receiver/ram_addr_r_reg[2]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X65Y104        FDCE (Remov_fdce_C_CLR)     -0.092    -0.656    U_receiver/ram_addr_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 sys_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_receiver/ram_addr_r_reg[3]/CLR
                            (removal check against rising-edge clock clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.141ns (25.406%)  route 0.414ns (74.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.561    -0.603    clk_100m
    SLICE_X61Y102        FDPE                                         r  sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sys_rst_reg/Q
                         net (fo=79, routed)          0.414    -0.048    U_receiver/sys_rst
    SLICE_X65Y104        FDCE                                         f  U_receiver/ram_addr_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.834    -0.839    U_receiver/clk_100m
    SLICE_X65Y104        FDCE                                         r  U_receiver/ram_addr_r_reg[3]/C
                         clock pessimism              0.275    -0.564    
    SLICE_X65Y104        FDCE (Remov_fdce_C_CLR)     -0.092    -0.656    U_receiver/ram_addr_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 sys_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_divider_precise/cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.141ns (23.679%)  route 0.454ns (76.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.561    -0.603    clk_100m
    SLICE_X61Y102        FDPE                                         r  sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sys_rst_reg/Q
                         net (fo=79, routed)          0.454    -0.008    U_clk_divider_precise/sys_rst
    SLICE_X63Y104        FDCE                                         f  U_clk_divider_precise/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.832    -0.840    U_clk_divider_precise/clk_100m
    SLICE_X63Y104        FDCE                                         r  U_clk_divider_precise/cnt_reg[10]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X63Y104        FDCE (Remov_fdce_C_CLR)     -0.092    -0.657    U_clk_divider_precise/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 sys_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_divider_precise/cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.141ns (23.679%)  route 0.454ns (76.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.561    -0.603    clk_100m
    SLICE_X61Y102        FDPE                                         r  sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sys_rst_reg/Q
                         net (fo=79, routed)          0.454    -0.008    U_clk_divider_precise/sys_rst
    SLICE_X63Y104        FDCE                                         f  U_clk_divider_precise/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.832    -0.840    U_clk_divider_precise/clk_100m
    SLICE_X63Y104        FDCE                                         r  U_clk_divider_precise/cnt_reg[11]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X63Y104        FDCE (Remov_fdce_C_CLR)     -0.092    -0.657    U_clk_divider_precise/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.649    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100m_clk_VGA
  To Clock:  clk_40m_clk_VGA

Setup :            0  Failing Endpoints,  Worst Slack        1.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.463ns  (required time - arrival time)
  Source:                 sys_rst_reg_rep__3/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_med/mp11_reg[0]/CLR
                            (recovery check against rising-edge clock clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40m_clk_VGA rise@25.000ns - clk_100m_clk_VGA rise@20.000ns)
  Data Path Delay:        2.612ns  (logic 0.518ns (19.833%)  route 2.094ns (80.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 23.476 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 19.177 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    15.645 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    17.364    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.717    19.177    clk_100m
    SLICE_X76Y93         FDPE                                         r  sys_rst_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDPE (Prop_fdpe_C_Q)         0.518    19.695 f  sys_rst_reg_rep__3/Q
                         net (fo=124, routed)         2.094    21.789    U_process_pic/U_med/AR[0]
    SLICE_X71Y100        FDCE                                         f  U_process_pic/U_med/mp11_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.497    23.476    U_process_pic/U_med/clk_40m
    SLICE_X71Y100        FDCE                                         r  U_process_pic/U_med/mp11_reg[0]/C
                         clock pessimism              0.395    23.871    
                         clock uncertainty           -0.214    23.657    
    SLICE_X71Y100        FDCE (Recov_fdce_C_CLR)     -0.405    23.252    U_process_pic/U_med/mp11_reg[0]
  -------------------------------------------------------------------
                         required time                         23.252    
                         arrival time                         -21.789    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.463ns  (required time - arrival time)
  Source:                 sys_rst_reg_rep__3/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_med/mp11_reg[2]/CLR
                            (recovery check against rising-edge clock clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40m_clk_VGA rise@25.000ns - clk_100m_clk_VGA rise@20.000ns)
  Data Path Delay:        2.612ns  (logic 0.518ns (19.833%)  route 2.094ns (80.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 23.476 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 19.177 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    15.645 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    17.364    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.717    19.177    clk_100m
    SLICE_X76Y93         FDPE                                         r  sys_rst_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDPE (Prop_fdpe_C_Q)         0.518    19.695 f  sys_rst_reg_rep__3/Q
                         net (fo=124, routed)         2.094    21.789    U_process_pic/U_med/AR[0]
    SLICE_X71Y100        FDCE                                         f  U_process_pic/U_med/mp11_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.497    23.476    U_process_pic/U_med/clk_40m
    SLICE_X71Y100        FDCE                                         r  U_process_pic/U_med/mp11_reg[2]/C
                         clock pessimism              0.395    23.871    
                         clock uncertainty           -0.214    23.657    
    SLICE_X71Y100        FDCE (Recov_fdce_C_CLR)     -0.405    23.252    U_process_pic/U_med/mp11_reg[2]
  -------------------------------------------------------------------
                         required time                         23.252    
                         arrival time                         -21.789    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.463ns  (required time - arrival time)
  Source:                 sys_rst_reg_rep__3/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_med/mp12_reg[1]/CLR
                            (recovery check against rising-edge clock clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40m_clk_VGA rise@25.000ns - clk_100m_clk_VGA rise@20.000ns)
  Data Path Delay:        2.612ns  (logic 0.518ns (19.833%)  route 2.094ns (80.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 23.476 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 19.177 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    15.645 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    17.364    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.717    19.177    clk_100m
    SLICE_X76Y93         FDPE                                         r  sys_rst_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDPE (Prop_fdpe_C_Q)         0.518    19.695 f  sys_rst_reg_rep__3/Q
                         net (fo=124, routed)         2.094    21.789    U_process_pic/U_med/AR[0]
    SLICE_X71Y100        FDCE                                         f  U_process_pic/U_med/mp12_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.497    23.476    U_process_pic/U_med/clk_40m
    SLICE_X71Y100        FDCE                                         r  U_process_pic/U_med/mp12_reg[1]/C
                         clock pessimism              0.395    23.871    
                         clock uncertainty           -0.214    23.657    
    SLICE_X71Y100        FDCE (Recov_fdce_C_CLR)     -0.405    23.252    U_process_pic/U_med/mp12_reg[1]
  -------------------------------------------------------------------
                         required time                         23.252    
                         arrival time                         -21.789    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.463ns  (required time - arrival time)
  Source:                 sys_rst_reg_rep__3/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_med/mp12_reg[7]/CLR
                            (recovery check against rising-edge clock clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40m_clk_VGA rise@25.000ns - clk_100m_clk_VGA rise@20.000ns)
  Data Path Delay:        2.612ns  (logic 0.518ns (19.833%)  route 2.094ns (80.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 23.476 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 19.177 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    15.645 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    17.364    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.717    19.177    clk_100m
    SLICE_X76Y93         FDPE                                         r  sys_rst_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDPE (Prop_fdpe_C_Q)         0.518    19.695 f  sys_rst_reg_rep__3/Q
                         net (fo=124, routed)         2.094    21.789    U_process_pic/U_med/AR[0]
    SLICE_X71Y100        FDCE                                         f  U_process_pic/U_med/mp12_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.497    23.476    U_process_pic/U_med/clk_40m
    SLICE_X71Y100        FDCE                                         r  U_process_pic/U_med/mp12_reg[7]/C
                         clock pessimism              0.395    23.871    
                         clock uncertainty           -0.214    23.657    
    SLICE_X71Y100        FDCE (Recov_fdce_C_CLR)     -0.405    23.252    U_process_pic/U_med/mp12_reg[7]
  -------------------------------------------------------------------
                         required time                         23.252    
                         arrival time                         -21.789    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 sys_rst_reg_rep__3/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_med/mp11_reg[7]/CLR
                            (recovery check against rising-edge clock clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40m_clk_VGA rise@25.000ns - clk_100m_clk_VGA rise@20.000ns)
  Data Path Delay:        2.603ns  (logic 0.518ns (19.901%)  route 2.085ns (80.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 23.476 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 19.177 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    15.645 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    17.364    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.717    19.177    clk_100m
    SLICE_X76Y93         FDPE                                         r  sys_rst_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDPE (Prop_fdpe_C_Q)         0.518    19.695 f  sys_rst_reg_rep__3/Q
                         net (fo=124, routed)         2.085    21.780    U_process_pic/U_med/AR[0]
    SLICE_X71Y102        FDCE                                         f  U_process_pic/U_med/mp11_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.497    23.476    U_process_pic/U_med/clk_40m
    SLICE_X71Y102        FDCE                                         r  U_process_pic/U_med/mp11_reg[7]/C
                         clock pessimism              0.395    23.871    
                         clock uncertainty           -0.214    23.657    
    SLICE_X71Y102        FDCE (Recov_fdce_C_CLR)     -0.405    23.252    U_process_pic/U_med/mp11_reg[7]
  -------------------------------------------------------------------
                         required time                         23.252    
                         arrival time                         -21.780    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 sys_rst_reg_rep__3/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_med/mp12_reg[2]/CLR
                            (recovery check against rising-edge clock clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40m_clk_VGA rise@25.000ns - clk_100m_clk_VGA rise@20.000ns)
  Data Path Delay:        2.603ns  (logic 0.518ns (19.901%)  route 2.085ns (80.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 23.476 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 19.177 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    15.645 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    17.364    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.717    19.177    clk_100m
    SLICE_X76Y93         FDPE                                         r  sys_rst_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDPE (Prop_fdpe_C_Q)         0.518    19.695 f  sys_rst_reg_rep__3/Q
                         net (fo=124, routed)         2.085    21.780    U_process_pic/U_med/AR[0]
    SLICE_X71Y102        FDCE                                         f  U_process_pic/U_med/mp12_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.497    23.476    U_process_pic/U_med/clk_40m
    SLICE_X71Y102        FDCE                                         r  U_process_pic/U_med/mp12_reg[2]/C
                         clock pessimism              0.395    23.871    
                         clock uncertainty           -0.214    23.657    
    SLICE_X71Y102        FDCE (Recov_fdce_C_CLR)     -0.405    23.252    U_process_pic/U_med/mp12_reg[2]
  -------------------------------------------------------------------
                         required time                         23.252    
                         arrival time                         -21.780    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.512ns  (required time - arrival time)
  Source:                 sys_rst_reg_rep__3/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_med/mp12_reg[6]/CLR
                            (recovery check against rising-edge clock clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40m_clk_VGA rise@25.000ns - clk_100m_clk_VGA rise@20.000ns)
  Data Path Delay:        2.645ns  (logic 0.518ns (19.586%)  route 2.127ns (80.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 23.558 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 19.177 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    15.645 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    17.364    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.717    19.177    clk_100m
    SLICE_X76Y93         FDPE                                         r  sys_rst_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDPE (Prop_fdpe_C_Q)         0.518    19.695 f  sys_rst_reg_rep__3/Q
                         net (fo=124, routed)         2.127    21.822    U_process_pic/U_med/AR[0]
    SLICE_X73Y103        FDCE                                         f  U_process_pic/U_med/mp12_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.579    23.558    U_process_pic/U_med/clk_40m
    SLICE_X73Y103        FDCE                                         r  U_process_pic/U_med/mp12_reg[6]/C
                         clock pessimism              0.395    23.953    
                         clock uncertainty           -0.214    23.739    
    SLICE_X73Y103        FDCE (Recov_fdce_C_CLR)     -0.405    23.334    U_process_pic/U_med/mp12_reg[6]
  -------------------------------------------------------------------
                         required time                         23.334    
                         arrival time                         -21.822    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.512ns  (required time - arrival time)
  Source:                 sys_rst_reg_rep__3/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_med/mp13_reg[5]/CLR
                            (recovery check against rising-edge clock clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40m_clk_VGA rise@25.000ns - clk_100m_clk_VGA rise@20.000ns)
  Data Path Delay:        2.645ns  (logic 0.518ns (19.586%)  route 2.127ns (80.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 23.558 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 19.177 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    15.645 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    17.364    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.717    19.177    clk_100m
    SLICE_X76Y93         FDPE                                         r  sys_rst_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDPE (Prop_fdpe_C_Q)         0.518    19.695 f  sys_rst_reg_rep__3/Q
                         net (fo=124, routed)         2.127    21.822    U_process_pic/U_med/AR[0]
    SLICE_X73Y103        FDCE                                         f  U_process_pic/U_med/mp13_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.579    23.558    U_process_pic/U_med/clk_40m
    SLICE_X73Y103        FDCE                                         r  U_process_pic/U_med/mp13_reg[5]/C
                         clock pessimism              0.395    23.953    
                         clock uncertainty           -0.214    23.739    
    SLICE_X73Y103        FDCE (Recov_fdce_C_CLR)     -0.405    23.334    U_process_pic/U_med/mp13_reg[5]
  -------------------------------------------------------------------
                         required time                         23.334    
                         arrival time                         -21.822    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.512ns  (required time - arrival time)
  Source:                 sys_rst_reg_rep__3/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_med/mp22_reg[7]/CLR
                            (recovery check against rising-edge clock clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40m_clk_VGA rise@25.000ns - clk_100m_clk_VGA rise@20.000ns)
  Data Path Delay:        2.645ns  (logic 0.518ns (19.586%)  route 2.127ns (80.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 23.558 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 19.177 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    15.645 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    17.364    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.717    19.177    clk_100m
    SLICE_X76Y93         FDPE                                         r  sys_rst_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDPE (Prop_fdpe_C_Q)         0.518    19.695 f  sys_rst_reg_rep__3/Q
                         net (fo=124, routed)         2.127    21.822    U_process_pic/U_med/AR[0]
    SLICE_X73Y103        FDCE                                         f  U_process_pic/U_med/mp22_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.579    23.558    U_process_pic/U_med/clk_40m
    SLICE_X73Y103        FDCE                                         r  U_process_pic/U_med/mp22_reg[7]/C
                         clock pessimism              0.395    23.953    
                         clock uncertainty           -0.214    23.739    
    SLICE_X73Y103        FDCE (Recov_fdce_C_CLR)     -0.405    23.334    U_process_pic/U_med/mp22_reg[7]
  -------------------------------------------------------------------
                         required time                         23.334    
                         arrival time                         -21.822    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.512ns  (required time - arrival time)
  Source:                 sys_rst_reg_rep__3/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_med/mp23_reg[5]/CLR
                            (recovery check against rising-edge clock clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40m_clk_VGA rise@25.000ns - clk_100m_clk_VGA rise@20.000ns)
  Data Path Delay:        2.645ns  (logic 0.518ns (19.586%)  route 2.127ns (80.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 23.558 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 19.177 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    15.645 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    17.364    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         1.717    19.177    clk_100m
    SLICE_X76Y93         FDPE                                         r  sys_rst_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDPE (Prop_fdpe_C_Q)         0.518    19.695 f  sys_rst_reg_rep__3/Q
                         net (fo=124, routed)         2.127    21.822    U_process_pic/U_med/AR[0]
    SLICE_X73Y103        FDCE                                         f  U_process_pic/U_med/mp23_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        1.579    23.558    U_process_pic/U_med/clk_40m
    SLICE_X73Y103        FDCE                                         r  U_process_pic/U_med/mp23_reg[5]/C
                         clock pessimism              0.395    23.953    
                         clock uncertainty           -0.214    23.739    
    SLICE_X73Y103        FDCE (Recov_fdce_C_CLR)     -0.405    23.334    U_process_pic/U_med/mp23_reg[5]
  -------------------------------------------------------------------
                         required time                         23.334    
                         arrival time                         -21.822    
  -------------------------------------------------------------------
                         slack                                  1.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 sys_rst_reg_rep__2/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_med/U_row1/middle_reg[1]/CLR
                            (removal check against rising-edge clock clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.141ns (25.659%)  route 0.409ns (74.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.596    -0.568    clk_100m
    SLICE_X77Y92         FDPE                                         r  sys_rst_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y92         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  sys_rst_reg_rep__2/Q
                         net (fo=124, routed)         0.409    -0.019    U_process_pic/U_med/U_row1/AR[0]
    SLICE_X72Y103        FDCE                                         f  U_process_pic/U_med/U_row1/middle_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.860    -0.812    U_process_pic/U_med/U_row1/clk_40m
    SLICE_X72Y103        FDCE                                         r  U_process_pic/U_med/U_row1/middle_reg[1]/C
                         clock pessimism              0.557    -0.256    
                         clock uncertainty            0.214    -0.041    
    SLICE_X72Y103        FDCE (Remov_fdce_C_CLR)     -0.092    -0.133    U_process_pic/U_med/U_row1/middle_reg[1]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 sys_rst_reg_rep__2/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_med/U_row2/middle_reg[0]/CLR
                            (removal check against rising-edge clock clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.141ns (25.659%)  route 0.409ns (74.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.596    -0.568    clk_100m
    SLICE_X77Y92         FDPE                                         r  sys_rst_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y92         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  sys_rst_reg_rep__2/Q
                         net (fo=124, routed)         0.409    -0.019    U_process_pic/U_med/U_row2/AR[0]
    SLICE_X72Y103        FDCE                                         f  U_process_pic/U_med/U_row2/middle_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.860    -0.812    U_process_pic/U_med/U_row2/clk_40m
    SLICE_X72Y103        FDCE                                         r  U_process_pic/U_med/U_row2/middle_reg[0]/C
                         clock pessimism              0.557    -0.256    
                         clock uncertainty            0.214    -0.041    
    SLICE_X72Y103        FDCE (Remov_fdce_C_CLR)     -0.092    -0.133    U_process_pic/U_med/U_row2/middle_reg[0]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 sys_rst_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_med/U_row2/min_reg[2]/CLR
                            (removal check against rising-edge clock clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.141ns (23.373%)  route 0.462ns (76.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.594    -0.570    clk_100m
    SLICE_X73Y91         FDPE                                         r  sys_rst_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y91         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  sys_rst_reg_rep__1/Q
                         net (fo=124, routed)         0.462     0.033    U_process_pic/U_med/U_row2/AR[1]
    SLICE_X77Y103        FDCE                                         f  U_process_pic/U_med/U_row2/min_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.864    -0.809    U_process_pic/U_med/U_row2/clk_40m
    SLICE_X77Y103        FDCE                                         r  U_process_pic/U_med/U_row2/min_reg[2]/C
                         clock pessimism              0.557    -0.253    
                         clock uncertainty            0.214    -0.038    
    SLICE_X77Y103        FDCE (Remov_fdce_C_CLR)     -0.092    -0.130    U_process_pic/U_med/U_row2/min_reg[2]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 sys_rst_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_med/U_row3/middle_reg[7]/CLR
                            (removal check against rising-edge clock clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.141ns (23.013%)  route 0.472ns (76.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.594    -0.570    clk_100m
    SLICE_X73Y91         FDPE                                         r  sys_rst_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y91         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  sys_rst_reg_rep__1/Q
                         net (fo=124, routed)         0.472     0.042    U_process_pic/U_med/U_row3/AR[1]
    SLICE_X79Y99         FDCE                                         f  U_process_pic/U_med/U_row3/middle_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.873    -0.800    U_process_pic/U_med/U_row3/clk_40m
    SLICE_X79Y99         FDCE                                         r  U_process_pic/U_med/U_row3/middle_reg[7]/C
                         clock pessimism              0.557    -0.244    
                         clock uncertainty            0.214    -0.029    
    SLICE_X79Y99         FDCE (Remov_fdce_C_CLR)     -0.092    -0.121    U_process_pic/U_med/U_row3/middle_reg[7]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 sys_rst_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_med/U_row3/min_reg[3]/CLR
                            (removal check against rising-edge clock clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.141ns (23.013%)  route 0.472ns (76.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.594    -0.570    clk_100m
    SLICE_X73Y91         FDPE                                         r  sys_rst_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y91         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  sys_rst_reg_rep__1/Q
                         net (fo=124, routed)         0.472     0.042    U_process_pic/U_med/U_row3/AR[1]
    SLICE_X79Y99         FDCE                                         f  U_process_pic/U_med/U_row3/min_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.873    -0.800    U_process_pic/U_med/U_row3/clk_40m
    SLICE_X79Y99         FDCE                                         r  U_process_pic/U_med/U_row3/min_reg[3]/C
                         clock pessimism              0.557    -0.244    
                         clock uncertainty            0.214    -0.029    
    SLICE_X79Y99         FDCE (Remov_fdce_C_CLR)     -0.092    -0.121    U_process_pic/U_med/U_row3/min_reg[3]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 sys_rst_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_med/U_row3/min_reg[7]/CLR
                            (removal check against rising-edge clock clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.141ns (23.013%)  route 0.472ns (76.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.594    -0.570    clk_100m
    SLICE_X73Y91         FDPE                                         r  sys_rst_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y91         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  sys_rst_reg_rep__1/Q
                         net (fo=124, routed)         0.472     0.042    U_process_pic/U_med/U_row3/AR[1]
    SLICE_X79Y99         FDCE                                         f  U_process_pic/U_med/U_row3/min_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.873    -0.800    U_process_pic/U_med/U_row3/clk_40m
    SLICE_X79Y99         FDCE                                         r  U_process_pic/U_med/U_row3/min_reg[7]/C
                         clock pessimism              0.557    -0.244    
                         clock uncertainty            0.214    -0.029    
    SLICE_X79Y99         FDCE (Remov_fdce_C_CLR)     -0.092    -0.121    U_process_pic/U_med/U_row3/min_reg[7]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 sys_rst_reg_rep__2/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_med/U_row2/max_reg[4]/CLR
                            (removal check against rising-edge clock clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.141ns (21.331%)  route 0.520ns (78.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.596    -0.568    clk_100m
    SLICE_X77Y92         FDPE                                         r  sys_rst_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y92         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  sys_rst_reg_rep__2/Q
                         net (fo=124, routed)         0.520     0.093    U_process_pic/U_med/U_row2/AR[0]
    SLICE_X79Y102        FDCE                                         f  U_process_pic/U_med/U_row2/max_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.867    -0.806    U_process_pic/U_med/U_row2/clk_40m
    SLICE_X79Y102        FDCE                                         r  U_process_pic/U_med/U_row2/max_reg[4]/C
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.214    -0.035    
    SLICE_X79Y102        FDCE (Remov_fdce_C_CLR)     -0.092    -0.127    U_process_pic/U_med/U_row2/max_reg[4]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 sys_rst_reg_rep__2/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_med/U_row1/max_reg[1]/CLR
                            (removal check against rising-edge clock clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.141ns (21.411%)  route 0.518ns (78.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.596    -0.568    clk_100m
    SLICE_X77Y92         FDPE                                         r  sys_rst_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y92         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  sys_rst_reg_rep__2/Q
                         net (fo=124, routed)         0.518     0.090    U_process_pic/U_med/U_row1/AR[0]
    SLICE_X73Y100        FDCE                                         f  U_process_pic/U_med/U_row1/max_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.862    -0.811    U_process_pic/U_med/U_row1/clk_40m
    SLICE_X73Y100        FDCE                                         r  U_process_pic/U_med/U_row1/max_reg[1]/C
                         clock pessimism              0.557    -0.255    
                         clock uncertainty            0.214    -0.040    
    SLICE_X73Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.132    U_process_pic/U_med/U_row1/max_reg[1]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 sys_rst_reg_rep__2/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_med/U_row1/max_reg[5]/CLR
                            (removal check against rising-edge clock clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.141ns (21.411%)  route 0.518ns (78.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.596    -0.568    clk_100m
    SLICE_X77Y92         FDPE                                         r  sys_rst_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y92         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  sys_rst_reg_rep__2/Q
                         net (fo=124, routed)         0.518     0.090    U_process_pic/U_med/U_row1/AR[0]
    SLICE_X73Y100        FDCE                                         f  U_process_pic/U_med/U_row1/max_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.862    -0.811    U_process_pic/U_med/U_row1/clk_40m
    SLICE_X73Y100        FDCE                                         r  U_process_pic/U_med/U_row1/max_reg[5]/C
                         clock pessimism              0.557    -0.255    
                         clock uncertainty            0.214    -0.040    
    SLICE_X73Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.132    U_process_pic/U_med/U_row1/max_reg[5]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 sys_rst_reg_rep__2/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_VGA  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_process_pic/U_med/row3_reg[5]/CLR
                            (removal check against rising-edge clock clk_40m_clk_VGA  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40m_clk_VGA rise@0.000ns - clk_100m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.141ns (21.020%)  route 0.530ns (78.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  U_Clk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    U_Clk/inst/clk_100m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_Clk/inst/clkout3_buf/O
                         net (fo=217, routed)         0.596    -0.568    clk_100m
    SLICE_X77Y92         FDPE                                         r  sys_rst_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y92         FDPE (Prop_fdpe_C_Q)         0.141    -0.427 f  sys_rst_reg_rep__2/Q
                         net (fo=124, routed)         0.530     0.103    U_process_pic/U_med/AR[1]
    SLICE_X79Y101        FDCE                                         f  U_process_pic/U_med/row3_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_Clk/inst/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_Clk/inst/clk_clk_VGA
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_Clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_Clk/inst/clk_40m_clk_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_Clk/inst/clkout1_buf/O
                         net (fo=1604, routed)        0.867    -0.806    U_process_pic/U_med/clk_40m
    SLICE_X79Y101        FDCE                                         r  U_process_pic/U_med/row3_reg[5]/C
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.214    -0.035    
    SLICE_X79Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.127    U_process_pic/U_med/row3_reg[5]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.230    





