// SPDX-License-Identifier: BSD-3-Clause
/*
 * Copyright (c) 2023, Linaro Limited
 * Copyright (c) 2024 Qualcomm Innovation Center, Inc. All rights reserved.
 */

#include <dt-bindings/interconnect/qcom,icc.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/clock/qcom,rpmh.h>
#include <dt-bindings/clock/qcom,sa8775p-camcc.h>
#include <dt-bindings/clock/qcom,sa8775p-dispcc.h>
#include <dt-bindings/clock/qcom,sa8775p-gcc.h>
#include <dt-bindings/clock/qcom,sa8775p-gpucc.h>
#include <dt-bindings/clock/qcom,sa8775p-videocc.h>
#include <dt-bindings/dma/qcom-gpi.h>
#include <dt-bindings/firmware/qcom,scm.h>
#include <dt-bindings/interconnect/qcom,sa8775p-rpmh.h>
#include <dt-bindings/mailbox/qcom-ipcc.h>
#include <dt-bindings/power/qcom,rpmhpd.h>
#include <dt-bindings/power/qcom-rpmpd.h>
#include <dt-bindings/soc/qcom,rpmh-rsc.h>
#include <dt-bindings/soc/qcom,gpr.h>
#include <dt-bindings/sound/qcom,q6dsp-lpass-ports.h>

/ {
	interrupt-parent = <&intc>;

	#address-cells = <2>;
	#size-cells = <2>;

	audio-etm0 {
		compatible = "qcom,coresight-remote-etm";
		device-name = "audio_etm0";

		qcom,inst-id = <5>;
		atid = <40>;

		out-ports {
			port {
				audio_out: endpoint {
					remote-endpoint =
					<&lpi_funnel_in0>;
				};
			};
		};
	};

	clocks {
		xo_board_clk: xo-board-clk {
			compatible = "fixed-clock";
			#clock-cells = <0>;
		};

		sleep_clk: sleep-clk {
			compatible = "fixed-clock";
			#clock-cells = <0>;
		};
	};

	cpus {
		#address-cells = <2>;
		#size-cells = <0>;

		CPU0: cpu@0 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x0>;
			enable-method = "psci";
			qcom,freq-domain = <&cpufreq_hw 0>;
			next-level-cache = <&L2_0>;
			L2_0: l2-cache {
				compatible = "cache";
				cache-level = <2>;
				cache-unified;
				next-level-cache = <&L3_0>;
				L3_0: l3-cache {
					compatible = "cache";
					cache-level = <3>;
					cache-unified;
				};
			};
		};

		CPU1: cpu@100 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x100>;
			enable-method = "psci";
			qcom,freq-domain = <&cpufreq_hw 0>;
			next-level-cache = <&L2_1>;
			L2_1: l2-cache {
				compatible = "cache";
				cache-level = <2>;
				cache-unified;
				next-level-cache = <&L3_0>;
			};
		};

		CPU2: cpu@200 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x200>;
			enable-method = "psci";
			qcom,freq-domain = <&cpufreq_hw 0>;
			next-level-cache = <&L2_2>;
			L2_2: l2-cache {
				compatible = "cache";
				cache-level = <2>;
				cache-unified;
				next-level-cache = <&L3_0>;
			};
		};

		CPU3: cpu@300 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x300>;
			enable-method = "psci";
			qcom,freq-domain = <&cpufreq_hw 0>;
			next-level-cache = <&L2_3>;
			L2_3: l2-cache {
				compatible = "cache";
				cache-level = <2>;
				cache-unified;
				next-level-cache = <&L3_0>;
			};
		};

		CPU4: cpu@10000 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x10000>;
			enable-method = "psci";
			qcom,freq-domain = <&cpufreq_hw 1>;
			next-level-cache = <&L2_4>;
			L2_4: l2-cache {
				compatible = "cache";
				cache-level = <2>;
				cache-unified;
				next-level-cache = <&L3_1>;
				L3_1: l3-cache {
					compatible = "cache";
					cache-level = <3>;
					cache-unified;
				};

			};
		};

		CPU5: cpu@10100 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x10100>;
			enable-method = "psci";
			qcom,freq-domain = <&cpufreq_hw 1>;
			next-level-cache = <&L2_5>;
			L2_5: l2-cache {
				compatible = "cache";
				cache-level = <2>;
				cache-unified;
				next-level-cache = <&L3_1>;
			};
		};

		CPU6: cpu@10200 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x10200>;
			enable-method = "psci";
			qcom,freq-domain = <&cpufreq_hw 1>;
			next-level-cache = <&L2_6>;
			L2_6: l2-cache {
				compatible = "cache";
				cache-level = <2>;
				cache-unified;
				next-level-cache = <&L3_1>;
			};
		};

		CPU7: cpu@10300 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x10300>;
			enable-method = "psci";
			qcom,freq-domain = <&cpufreq_hw 1>;
			next-level-cache = <&L2_7>;
			L2_7: l2-cache {
				compatible = "cache";
				cache-level = <2>;
				cache-unified;
				next-level-cache = <&L3_1>;
			};
		};

		cpu-map {
			cluster0 {
				core0 {
					cpu = <&CPU0>;
				};

				core1 {
					cpu = <&CPU1>;
				};

				core2 {
					cpu = <&CPU2>;
				};

				core3 {
					cpu = <&CPU3>;
				};
			};

			cluster1 {
				core0 {
					cpu = <&CPU4>;
				};

				core1 {
					cpu = <&CPU5>;
				};

				core2 {
					cpu = <&CPU6>;
				};

				core3 {
					cpu = <&CPU7>;
				};
			};
		};
	};

	dummy_eud: dummy-sink {
		compatible = "arm,coresight-dummy-sink";
		device-name = "eud";

		in-ports {
			port {
				eud_in: endpoint {
					remote-endpoint =
					<&swao_rep_out1>;
				};
			};
		};
	};

	firmware {
		scm {
			compatible = "qcom,scm-sa8775p", "qcom,scm";
			qcom,dload-mode = <&tcsr 0x13000>;
		};
	};

	clk_virt: interconnect-clk-virt {
		compatible = "qcom,sa8775p-clk-virt";
		#interconnect-cells = <2>;
		qcom,bcm-voters = <&apps_bcm_voter>;
	};

	cpu_bwmon_opp_table: opp-table {
		compatible = "operating-points-v2";

		opp-0 {
			opp-peak-kBps = <9155000>;
		};

		opp-1 {
			opp-peak-kBps = <12298000>;
		};

		opp-2 {
			opp-peak-kBps = <14236000>;
		};

		opp-3 {
			opp-peak-kBps = <16265000>;
		};
	};

	mc_virt: interconnect-mc-virt {
		compatible = "qcom,sa8775p-mc-virt";
		#interconnect-cells = <2>;
		qcom,bcm-voters = <&apps_bcm_voter>;
	};

	lpass-funnel {
		compatible = "arm,coresight-static-funnel";

		clocks = <&aoss_qmp>;
		clock-names = "apb_pclk";

		out-ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;
				lpass_funnel_out0: endpoint {
					remote-endpoint =
					<&dlct0_tpda_in0>;
				};
			};

			port@1 {
				reg = <1>;
				lpass_funnel_out1: endpoint {
					remote-endpoint =
					<&dlct0_funnel_in1>;
				};
			};
		};

		in-ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;
				lpass_funnel_in0: endpoint {
					remote-endpoint =
					<&lpass_tpdm_out>;
				};
			};
		};
	};

	lpi-funnel {
		compatible = "arm,coresight-static-funnel";

		clocks = <&aoss_qmp>;
		clock-names = "apb_pclk";

		out-ports {
			port {
				lpi_funnel_out: endpoint {
					remote-endpoint =
					<&aoss_funnel_in5>;
				};
			};
		};

		in-ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;
				lpi_funnel_in0: endpoint {
					remote-endpoint =
					<&audio_out>;
				};
			};

			port@5 {
				reg = <5>;
				lpi_funnel_in5: endpoint {
					remote-endpoint =
					<&lpi_tpdm_out>;
				};
			};
		};
	};

	qcom,smp2p_sleepstate {
		compatible = "qcom,smp2p-sleepstate";
		qcom,smem-states = <&sleepstate_smp2p_out 0>;
		interrupt-parent = <&sleepstate_smp2p_in>;
		interrupts = <0 0>;
		interrupt-names = "smp2p-sleepstate-in";
	};

	/* Will be updated by the bootloader. */
	memory@80000000 {
		device_type = "memory";
		reg = <0x0 0x80000000 0x0 0x0>;
	};

	qup_opp_table_100mhz: opp-table-qup100mhz {
		compatible = "operating-points-v2";

		opp-100000000 {
			opp-hz = /bits/ 64 <100000000>;
			required-opps = <&rpmhpd_opp_svs_l1>;
		};
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	remoteproc_adsp: remoteproc@30000000 {
		compatible = "qcom,sa8775p-adsp-pas";
		reg = <0x0 0x30000000 0x0 0x100>;

		interrupts-extended = <&pdc 6 IRQ_TYPE_EDGE_RISING>,
				      <&smp2p_adsp_in 0 IRQ_TYPE_EDGE_RISING>,
				      <&smp2p_adsp_in 1 IRQ_TYPE_EDGE_RISING>,
				      <&smp2p_adsp_in 2 IRQ_TYPE_EDGE_RISING>,
				      <&smp2p_adsp_in 3 IRQ_TYPE_EDGE_RISING>;
		interrupt-names = "wdog", "fatal", "ready",
				  "handover", "stop-ack";

		clocks = <&rpmhcc RPMH_CXO_CLK>;
		clock-names = "xo";

		power-domains = <&rpmhpd RPMHPD_LCX>,
				<&rpmhpd RPMHPD_LMX>;
		power-domain-names = "lcx", "lmx";

		interconnects = <&lpass_ag_noc MASTER_LPASS_PROC 0 &mc_virt SLAVE_EBI1 0>;

		memory-region = <&pil_adsp_mem>;

		qcom,qmp = <&aoss_qmp>;

		qcom,smem-states = <&smp2p_adsp_out 0>;
		qcom,smem-state-names = "stop";

		status = "disabled";

		remoteproc_adsp_glink: glink-edge {
			interrupts-extended = <&ipcc IPCC_CLIENT_LPASS
						     IPCC_MPROC_SIGNAL_GLINK_QMP
						     IRQ_TYPE_EDGE_RISING>;
			mboxes = <&ipcc IPCC_CLIENT_LPASS
					IPCC_MPROC_SIGNAL_GLINK_QMP>;

			label = "lpass";
			qcom,remote-pid = <2>;

			fastrpc {
				compatible = "qcom,fastrpc";
				qcom,glink-channels = "fastrpcglink-apps-dsp";
				label = "adsp";
				memory-region = <&adsp_rpc_remote_heap_mem>;
				qcom,vmids = <QCOM_SCM_VMID_LPASS
					      QCOM_SCM_VMID_ADSP_HEAP>;
				#address-cells = <1>;
				#size-cells = <0>;

				compute-cb@3 {
					compatible = "qcom,fastrpc-compute-cb";
					reg = <3>;
					iommus = <&apps_smmu 0x3003 0x0>;
					dma-coherent;
				};

				compute-cb@4 {
					compatible = "qcom,fastrpc-compute-cb";
					reg = <4>;
					iommus = <&apps_smmu 0x3004 0x0>;
					dma-coherent;
				};

				compute-cb@5 {
					compatible = "qcom,fastrpc-compute-cb";
					reg = <5>;
					iommus = <&apps_smmu 0x3005 0x0>;
					qcom,nsessions = <5>;
					dma-coherent;
				};
			};

			gpr {
				compatible = "qcom,gpr";
				qcom,glink-channels = "adsp_apps";
				qcom,domain = <GPR_DOMAIN_ID_ADSP>;
				qcom,intents = <512 20>;
				#address-cells = <1>;
				#size-cells = <0>;

				q6apm: service@1 {
					compatible = "qcom,q6apm";
					reg = <GPR_APM_MODULE_IID>;
					#sound-dai-cells = <0>;

					q6apmbedai: bedais {
						compatible = "qcom,q6apm-lpass-dais";
						q6apm-dai-uses-dummy-ops;
						#sound-dai-cells = <1>;
						qcom,prmcc_clk = <&q6prmcc>;
					};
				};

				q6prm: service@2 {
					compatible = "qcom,q6prm";
					reg = <GPR_PRM_MODULE_IID>;

					q6prmcc: clock-controller {
						compatible = "qcom,q6prm-lpass-clocks";
						#clock-cells = <2>;
					};
				};

				spf-core {
					compatible = "qcom,spf_core";
					reg = <GPR_AMDB_MODULE_IID>;
				};

				audio-pkt {
					compatible = "qcom,audio-pkt";
					reg = <GPR_VCPM_MODULE_IID>;
					qcom,audiopkt-ch-name = "apr_audio_svc";
				};
			};
		};
	};

	remoteproc_cdsp: remoteproc@26300000 {
		compatible = "qcom,sa8775p-cdsp-pas";
		reg = <0x0 0x26300000 0x0 0x10000>;

		interrupts-extended = <&intc GIC_SPI 578 IRQ_TYPE_EDGE_RISING>,
				      <&smp2p_cdsp_in 0 IRQ_TYPE_EDGE_RISING>,
				      <&smp2p_cdsp_in 1 IRQ_TYPE_EDGE_RISING>,
				      <&smp2p_cdsp_in 2 IRQ_TYPE_EDGE_RISING>,
				      <&smp2p_cdsp_in 3 IRQ_TYPE_EDGE_RISING>;
		interrupt-names = "wdog", "fatal", "handover",
				  "ready", "stop-ack";

		clocks = <&rpmhcc RPMH_CXO_CLK>;
		clock-names = "xo";

		power-domains = <&rpmhpd RPMHPD_CX>,
				<&rpmhpd RPMHPD_MXC>,
				<&rpmhpd RPMHPD_NSP0>;

		power-domain-names = "cx", "mxc", "nsp0";

		interconnects = <&nspa_noc MASTER_CDSP_PROC 0 &mc_virt SLAVE_EBI1 0>;

		memory-region = <&pil_cdsp0_mem>;

		qcom,qmp = <&aoss_qmp>;

		qcom,smem-states = <&smp2p_cdsp_out 0>;
		qcom,smem-state-names = "stop";

		status = "disabled";

		glink-edge {
			interrupts-extended = <&ipcc IPCC_CLIENT_CDSP
						     IPCC_MPROC_SIGNAL_GLINK_QMP
						     IRQ_TYPE_EDGE_RISING>;
			mboxes = <&ipcc IPCC_CLIENT_CDSP
					IPCC_MPROC_SIGNAL_GLINK_QMP>;

			label = "cdsp";
			qcom,remote-pid = <5>;

			fastrpc {
				compatible = "qcom,fastrpc";
				qcom,glink-channels = "fastrpcglink-apps-dsp";
				label = "cdsp";
				#address-cells = <1>;
				#size-cells = <0>;

				compute-cb@1 {
					compatible = "qcom,fastrpc-compute-cb";
					reg = <1>;
					iommus = <&apps_smmu 0x2141 0x04a0>,
						 <&apps_smmu 0x2161 0x04a0>,
						 <&apps_smmu 0x2181 0x0400>,
						 <&apps_smmu 0x21c1 0x04a0>,
						 <&apps_smmu 0x21e1 0x04a0>,
						 <&apps_smmu 0x2541 0x04a0>,
						 <&apps_smmu 0x2561 0x04a0>,
						 <&apps_smmu 0x2581 0x0400>,
						 <&apps_smmu 0x25c1 0x04a0>,
						 <&apps_smmu 0x25e1 0x04a0>;
					dma-coherent;
				};

				compute-cb@2 {
					compatible = "qcom,fastrpc-compute-cb";
					reg = <2>;
					iommus = <&apps_smmu 0x2142 0x04a0>,
						 <&apps_smmu 0x2162 0x04a0>,
						 <&apps_smmu 0x2182 0x0400>,
						 <&apps_smmu 0x21c2 0x04a0>,
						 <&apps_smmu 0x21e2 0x04a0>,
						 <&apps_smmu 0x2542 0x04a0>,
						 <&apps_smmu 0x2562 0x04a0>,
						 <&apps_smmu 0x2582 0x0400>,
						 <&apps_smmu 0x25c2 0x04a0>,
						 <&apps_smmu 0x25e2 0x04a0>;
					dma-coherent;
				};

				compute-cb@3 {
					compatible = "qcom,fastrpc-compute-cb";
					reg = <3>;
					iommus = <&apps_smmu 0x2143 0x04a0>,
						 <&apps_smmu 0x2163 0x04a0>,
						 <&apps_smmu 0x2183 0x0400>,
						 <&apps_smmu 0x21c3 0x04a0>,
						 <&apps_smmu 0x21e3 0x04a0>,
						 <&apps_smmu 0x2543 0x04a0>,
						 <&apps_smmu 0x2563 0x04a0>,
						 <&apps_smmu 0x2583 0x0400>,
						 <&apps_smmu 0x25c3 0x04a0>,
						 <&apps_smmu 0x25e3 0x04a0>;
					dma-coherent;
				};

				compute-cb@4 {
					compatible = "qcom,fastrpc-compute-cb";
					reg = <4>;
					iommus = <&apps_smmu 0x2144 0x04a0>,
						 <&apps_smmu 0x2164 0x04a0>,
						 <&apps_smmu 0x2184 0x0400>,
						 <&apps_smmu 0x21c4 0x04a0>,
						 <&apps_smmu 0x21e4 0x04a0>,
						 <&apps_smmu 0x2544 0x04a0>,
						 <&apps_smmu 0x2564 0x04a0>,
						 <&apps_smmu 0x2584 0x0400>,
						 <&apps_smmu 0x25c4 0x04a0>,
						 <&apps_smmu 0x25e4 0x04a0>;
					dma-coherent;
				};

				compute-cb@5 {
					compatible = "qcom,fastrpc-compute-cb";
					reg = <5>;
					iommus = <&apps_smmu 0x2145 0x04a0>,
						 <&apps_smmu 0x2165 0x04a0>,
						 <&apps_smmu 0x2185 0x0400>,
						 <&apps_smmu 0x21c5 0x04a0>,
						 <&apps_smmu 0x21e5 0x04a0>,
						 <&apps_smmu 0x2545 0x04a0>,
						 <&apps_smmu 0x2565 0x04a0>,
						 <&apps_smmu 0x2585 0x0400>,
						 <&apps_smmu 0x25c5 0x04a0>,
						 <&apps_smmu 0x25e5 0x04a0>;
					dma-coherent;
				};

				compute-cb@6 {
					compatible = "qcom,fastrpc-compute-cb";
					reg = <6>;
					iommus = <&apps_smmu 0x2146 0x04a0>,
						 <&apps_smmu 0x2166 0x04a0>,
						 <&apps_smmu 0x2186 0x0400>,
						 <&apps_smmu 0x21c6 0x04a0>,
						 <&apps_smmu 0x21e6 0x04a0>,
						 <&apps_smmu 0x2546 0x04a0>,
						 <&apps_smmu 0x2566 0x04a0>,
						 <&apps_smmu 0x2586 0x0400>,
						 <&apps_smmu 0x25c6 0x04a0>,
						 <&apps_smmu 0x25e6 0x04a0>;
					dma-coherent;
				};

				compute-cb@7 {
					compatible = "qcom,fastrpc-compute-cb";
					reg = <7>;
					iommus = <&apps_smmu 0x2147 0x04a0>,
						 <&apps_smmu 0x2167 0x04a0>,
						 <&apps_smmu 0x2187 0x0400>,
						 <&apps_smmu 0x21c7 0x04a0>,
						 <&apps_smmu 0x21e7 0x04a0>,
						 <&apps_smmu 0x2547 0x04a0>,
						 <&apps_smmu 0x2567 0x04a0>,
						 <&apps_smmu 0x2587 0x0400>,
						 <&apps_smmu 0x25c7 0x04a0>,
						 <&apps_smmu 0x25e7 0x04a0>;
					dma-coherent;
				};

				compute-cb@8 {
					compatible = "qcom,fastrpc-compute-cb";
					reg = <8>;
					iommus = <&apps_smmu 0x2148 0x04a0>,
						 <&apps_smmu 0x2168 0x04a0>,
						 <&apps_smmu 0x2188 0x0400>,
						 <&apps_smmu 0x21c8 0x04a0>,
						 <&apps_smmu 0x21e8 0x04a0>,
						 <&apps_smmu 0x2548 0x04a0>,
						 <&apps_smmu 0x2568 0x04a0>,
						 <&apps_smmu 0x2588 0x0400>,
						 <&apps_smmu 0x25c8 0x04a0>,
						 <&apps_smmu 0x25e8 0x04a0>;
					dma-coherent;
				};

				compute-cb@9 {
					compatible = "qcom,fastrpc-compute-cb";
					reg = <9>;
					iommus = <&apps_smmu 0x2149 0x04a0>,
						 <&apps_smmu 0x2169 0x04a0>,
						 <&apps_smmu 0x2189 0x0400>,
						 <&apps_smmu 0x21c9 0x04a0>,
						 <&apps_smmu 0x21e9 0x04a0>,
						 <&apps_smmu 0x2549 0x04a0>,
						 <&apps_smmu 0x2569 0x04a0>,
						 <&apps_smmu 0x2589 0x0400>,
						 <&apps_smmu 0x25c9 0x04a0>,
						 <&apps_smmu 0x25e9 0x04a0>;
					dma-coherent;
				};

				compute-cb@10 {
					compatible = "qcom,fastrpc-compute-cb";
					reg = <10>;
					iommus = <&apps_smmu 0x214a 0x04a0>,
						 <&apps_smmu 0x216a 0x04a0>,
						 <&apps_smmu 0x218a 0x0400>,
						 <&apps_smmu 0x21ca 0x04a0>,
						 <&apps_smmu 0x21ea 0x04a0>,
						 <&apps_smmu 0x254a 0x04a0>,
						 <&apps_smmu 0x256a 0x04a0>,
						 <&apps_smmu 0x258a 0x0400>,
						 <&apps_smmu 0x25ca 0x04a0>,
						 <&apps_smmu 0x25ea 0x04a0>;
					dma-coherent;
				};

				compute-cb@11 {
					compatible = "qcom,fastrpc-compute-cb";
					reg = <11>;
					iommus = <&apps_smmu 0x214b 0x04a0>,
						 <&apps_smmu 0x216b 0x04a0>,
						 <&apps_smmu 0x218b 0x0400>,
						 <&apps_smmu 0x21cb 0x04a0>,
						 <&apps_smmu 0x21eb 0x04a0>,
						 <&apps_smmu 0x254b 0x04a0>,
						 <&apps_smmu 0x256b 0x04a0>,
						 <&apps_smmu 0x258b 0x0400>,
						 <&apps_smmu 0x25cb 0x04a0>,
						 <&apps_smmu 0x25eb 0x04a0>;
					dma-coherent;
				};
			};
		};
	};

	remoteproc_cdsp1: remoteproc@2a300000 {
		compatible = "qcom,sa8775p-cdsp1-pas";
		reg = <0x0 0x2A300000 0x0 0x10000>;

		interrupts-extended = <&intc GIC_SPI 798 IRQ_TYPE_EDGE_RISING>,
				      <&smp2p_cdsp1_in 0 IRQ_TYPE_EDGE_RISING>,
				      <&smp2p_cdsp1_in 1 IRQ_TYPE_EDGE_RISING>,
				      <&smp2p_cdsp1_in 2 IRQ_TYPE_EDGE_RISING>,
				      <&smp2p_cdsp1_in 3 IRQ_TYPE_EDGE_RISING>;
		interrupt-names = "wdog", "fatal", "handover",
				  "ready", "stop-ack";

		clocks = <&rpmhcc RPMH_CXO_CLK>;
		clock-names = "xo";

		 power-domains = <&rpmhpd RPMHPD_CX>,
				 <&rpmhpd RPMHPD_MXC>,
				 <&rpmhpd RPMHPD_NSP1>;

		power-domain-names = "cx", "mxc", "nsp0";

		interconnects = <&nspb_noc MASTER_CDSP_PROC 0 &mc_virt SLAVE_EBI1 0>;

		memory-region = <&pil_cdsp1_mem>;

		qcom,qmp = <&aoss_qmp>;

		qcom,smem-states = <&smp2p_cdsp1_out 0>;
		qcom,smem-state-names = "stop";

		status = "disabled";

		 glink-edge {
			interrupts-extended = <&ipcc IPCC_CLIENT_NSP1
						     IPCC_MPROC_SIGNAL_GLINK_QMP
						     IRQ_TYPE_EDGE_RISING>;
			mboxes = <&ipcc IPCC_CLIENT_NSP1
					IPCC_MPROC_SIGNAL_GLINK_QMP>;

			label = "cdsp1";
			qcom,remote-pid = <12>;

			fastrpc {
				compatible = "qcom,fastrpc";
				qcom,glink-channels = "fastrpcglink-apps-dsp";
				label = "cdsp1";
				#address-cells = <1>;
				#size-cells = <0>;

				compute-cb@1 {
					compatible = "qcom,fastrpc-compute-cb";
					reg = <1>;
					iommus = <&apps_smmu 0x2941 0x04a0>,
						 <&apps_smmu 0x2961 0x04a0>,
						 <&apps_smmu 0x2981 0x0400>,
						 <&apps_smmu 0x29c1 0x04a0>,
						 <&apps_smmu 0x29e1 0x04a0>,
						 <&apps_smmu 0x2d41 0x04a0>,
						 <&apps_smmu 0x2d61 0x04a0>,
						 <&apps_smmu 0x2d81 0x0400>,
						 <&apps_smmu 0x2dc1 0x04a0>,
						 <&apps_smmu 0x2de1 0x04a0>;
					dma-coherent;
				};

				compute-cb@2 {
					compatible = "qcom,fastrpc-compute-cb";
					reg = <2>;
					iommus = <&apps_smmu 0x2942 0x04a0>,
						 <&apps_smmu 0x2962 0x04a0>,
						 <&apps_smmu 0x2982 0x0400>,
						 <&apps_smmu 0x29c2 0x04a0>,
						 <&apps_smmu 0x29e2 0x04a0>,
						 <&apps_smmu 0x2d42 0x04a0>,
						 <&apps_smmu 0x2d62 0x04a0>,
						 <&apps_smmu 0x2d82 0x0400>,
						 <&apps_smmu 0x2dc2 0x04a0>,
						 <&apps_smmu 0x2de2 0x04a0>;
					dma-coherent;
				};

				compute-cb@3 {
					compatible = "qcom,fastrpc-compute-cb";
					reg = <3>;
					iommus = <&apps_smmu 0x2943 0x04a0>,
						 <&apps_smmu 0x2963 0x04a0>,
						 <&apps_smmu 0x2983 0x0400>,
						 <&apps_smmu 0x29c3 0x04a0>,
						 <&apps_smmu 0x29e3 0x04a0>,
						 <&apps_smmu 0x2d43 0x04a0>,
						 <&apps_smmu 0x2d63 0x04a0>,
						 <&apps_smmu 0x2d83 0x0400>,
						 <&apps_smmu 0x2dc3 0x04a0>,
						 <&apps_smmu 0x2de3 0x04a0>;
					dma-coherent;
				};

				compute-cb@4 {
					compatible = "qcom,fastrpc-compute-cb";
					reg = <4>;
					iommus = <&apps_smmu 0x2944 0x04a0>,
						 <&apps_smmu 0x2964 0x04a0>,
						 <&apps_smmu 0x2984 0x0400>,
						 <&apps_smmu 0x29c4 0x04a0>,
						 <&apps_smmu 0x29e4 0x04a0>,
						 <&apps_smmu 0x2d44 0x04a0>,
						 <&apps_smmu 0x2d64 0x04a0>,
						 <&apps_smmu 0x2d84 0x0400>,
						 <&apps_smmu 0x2dc4 0x04a0>,
						 <&apps_smmu 0x2de4 0x04a0>;
					dma-coherent;
				};

				compute-cb@5 {
					compatible = "qcom,fastrpc-compute-cb";
					reg = <5>;
					iommus = <&apps_smmu 0x2945 0x04a0>,
						 <&apps_smmu 0x2965 0x04a0>,
						 <&apps_smmu 0x2985 0x0400>,
						 <&apps_smmu 0x29c5 0x04a0>,
						 <&apps_smmu 0x29e5 0x04a0>,
						 <&apps_smmu 0x2d45 0x04a0>,
						 <&apps_smmu 0x2d65 0x04a0>,
						 <&apps_smmu 0x2d85 0x0400>,
						 <&apps_smmu 0x2dc5 0x04a0>,
						 <&apps_smmu 0x2de5 0x04a0>;
					dma-coherent;
				};

				compute-cb@6 {
					compatible = "qcom,fastrpc-compute-cb";
					reg = <6>;
					iommus = <&apps_smmu 0x2946 0x04a0>,
						 <&apps_smmu 0x2966 0x04a0>,
						 <&apps_smmu 0x2986 0x0400>,
						 <&apps_smmu 0x29c6 0x04a0>,
						 <&apps_smmu 0x29e6 0x04a0>,
						 <&apps_smmu 0x2d46 0x04a0>,
						 <&apps_smmu 0x2d66 0x04a0>,
						 <&apps_smmu 0x2d86 0x0400>,
						 <&apps_smmu 0x2dc6 0x04a0>,
						 <&apps_smmu 0x2de6 0x04a0>;
					dma-coherent;
				};

				compute-cb@7 {
					compatible = "qcom,fastrpc-compute-cb";
					reg = <7>;
					iommus = <&apps_smmu 0x2947 0x04a0>,
						 <&apps_smmu 0x2967 0x04a0>,
						 <&apps_smmu 0x2987 0x0400>,
						 <&apps_smmu 0x29c7 0x04a0>,
						 <&apps_smmu 0x29e7 0x04a0>,
						 <&apps_smmu 0x2d47 0x04a0>,
						 <&apps_smmu 0x2d67 0x04a0>,
						 <&apps_smmu 0x2d87 0x0400>,
						 <&apps_smmu 0x2dc7 0x04a0>,
						 <&apps_smmu 0x2de7 0x04a0>;
					dma-coherent;
				};

				compute-cb@8 {
					compatible = "qcom,fastrpc-compute-cb";
					reg = <8>;
					iommus = <&apps_smmu 0x2948 0x04a0>,
						 <&apps_smmu 0x2968 0x04a0>,
						 <&apps_smmu 0x2988 0x0400>,
						 <&apps_smmu 0x29c8 0x04a0>,
						 <&apps_smmu 0x29e8 0x04a0>,
						 <&apps_smmu 0x2d48 0x04a0>,
						 <&apps_smmu 0x2d68 0x04a0>,
						 <&apps_smmu 0x2d88 0x0400>,
						 <&apps_smmu 0x2dc8 0x04a0>,
						 <&apps_smmu 0x2de8 0x04a0>;
					dma-coherent;
				};

				compute-cb@9 {
					compatible = "qcom,fastrpc-compute-cb";
					reg = <9>;
					iommus = <&apps_smmu 0x2949 0x04a0>,
						 <&apps_smmu 0x2969 0x04a0>,
						 <&apps_smmu 0x2989 0x0400>,
						 <&apps_smmu 0x29c9 0x04a0>,
						 <&apps_smmu 0x29e9 0x04a0>,
						 <&apps_smmu 0x2d49 0x04a0>,
						 <&apps_smmu 0x2d69 0x04a0>,
						 <&apps_smmu 0x2d89 0x0400>,
						 <&apps_smmu 0x2dc9 0x04a0>,
						 <&apps_smmu 0x2de9 0x04a0>;
					dma-coherent;
				};

				compute-cb@10 {
					compatible = "qcom,fastrpc-compute-cb";
					reg = <10>;
					iommus = <&apps_smmu 0x294a 0x04a0>,
						 <&apps_smmu 0x296a 0x04a0>,
						 <&apps_smmu 0x298a 0x0400>,
						 <&apps_smmu 0x29ca 0x04a0>,
						 <&apps_smmu 0x29ea 0x04a0>,
						 <&apps_smmu 0x2d4a 0x04a0>,
						 <&apps_smmu 0x2d6a 0x04a0>,
						 <&apps_smmu 0x2d8a 0x0400>,
						 <&apps_smmu 0x2dca 0x04a0>,
						 <&apps_smmu 0x2dea 0x04a0>;
					dma-coherent;
				};

				compute-cb@11 {
					compatible = "qcom,fastrpc-compute-cb";
					reg = <11>;
					iommus = <&apps_smmu 0x294b 0x04a0>,
						 <&apps_smmu 0x296b 0x04a0>,
						 <&apps_smmu 0x298b 0x0400>,
						 <&apps_smmu 0x29cb 0x04a0>,
						 <&apps_smmu 0x29eb 0x04a0>,
						 <&apps_smmu 0x2d4b 0x04a0>,
						 <&apps_smmu 0x2d6b 0x04a0>,
						 <&apps_smmu 0x2d8b 0x0400>,
						 <&apps_smmu 0x2dcb 0x04a0>,
						 <&apps_smmu 0x2deb 0x04a0>;
					dma-coherent;
				};

				compute-cb@12 {
					compatible = "qcom,fastrpc-compute-cb";
					reg = <12>;
					iommus = <&apps_smmu 0x294c 0x04a0>,
						 <&apps_smmu 0x296c 0x04a0>,
						 <&apps_smmu 0x298c 0x0400>,
						 <&apps_smmu 0x29cc 0x04a0>,
						 <&apps_smmu 0x29ec 0x04a0>,
						 <&apps_smmu 0x2d4c 0x04a0>,
						 <&apps_smmu 0x2d6c 0x04a0>,
						 <&apps_smmu 0x2d8c 0x0400>,
						 <&apps_smmu 0x2dcc 0x04a0>,
						 <&apps_smmu 0x2dec 0x04a0>;
					dma-coherent;
				};

				compute-cb@13 {
					compatible = "qcom,fastrpc-compute-cb";
					reg = <13>;
					iommus = <&apps_smmu 0x294d 0x04a0>,
						 <&apps_smmu 0x296d 0x04a0>,
						 <&apps_smmu 0x298d 0x0400>,
						 <&apps_smmu 0x29Cd 0x04a0>,
						 <&apps_smmu 0x29ed 0x04a0>,
						 <&apps_smmu 0x2d4d 0x04a0>,
						 <&apps_smmu 0x2d6d 0x04a0>,
						 <&apps_smmu 0x2d8d 0x0400>,
						 <&apps_smmu 0x2dcd 0x04a0>,
						 <&apps_smmu 0x2ded 0x04a0>;
					dma-coherent;
				};
			};
		 };
	};

	remoteproc_gpdsp0: remoteproc@20c00000 {
		compatible = "qcom,sa8775p-gpdsp0-pas";
		reg = <0x0 0x20c00000 0x0 0x10000>;

		interrupts-extended = <&intc GIC_SPI 768 IRQ_TYPE_EDGE_RISING>,
				      <&smp2p_gpdsp0_in 0 0>,
				      <&smp2p_gpdsp0_in 2 0>,
				      <&smp2p_gpdsp0_in 1 0>,
				      <&smp2p_gpdsp0_in 3 0>;
		interrupt-names = "wdog", "fatal", "handover",
				  "ready", "stop-ack";

		clocks = <&rpmhcc RPMH_CXO_CLK>;
		clock-names = "xo";

		power-domains = <&rpmhpd RPMHPD_CX>,
				<&rpmhpd RPMHPD_MXC>;
		power-domain-names = "cx", "mxc";

		interconnects = <&gpdsp_anoc MASTER_DSP0 0 &config_noc SLAVE_CLK_CTL 0>;

		memory-region = <&pil_gdsp0_mem>;

		qcom,qmp = <&aoss_qmp>;

		qcom,smem-states = <&smp2p_gpdsp0_out 0>;
		qcom,smem-state-names = "stop";

		status = "disabled";

		glink-edge {
			interrupts-extended = <&ipcc IPCC_CLIENT_GPDSP0
						     IPCC_MPROC_SIGNAL_GLINK_QMP
						     IRQ_TYPE_EDGE_RISING>;
			mboxes = <&ipcc IPCC_CLIENT_GPDSP0
					IPCC_MPROC_SIGNAL_GLINK_QMP>;

			label = "gpdsp0";
			qcom,remote-pid = <17>;
		};
	};

	remoteproc_gpdsp1: remoteproc@21c00000 {
		compatible = "qcom,sa8775p-gpdsp1-pas";
		reg = <0x0 0x21c00000 0x0 0x10000>;

		interrupts-extended = <&intc GIC_SPI 624 IRQ_TYPE_EDGE_RISING>,
				       <&smp2p_gpdsp1_in 0 0>,
				       <&smp2p_gpdsp1_in 2 0>,
				       <&smp2p_gpdsp1_in 1 0>,
				       <&smp2p_gpdsp1_in 3 0>;
		interrupt-names = "wdog", "fatal", "handover",
				  "ready", "stop-ack";

		clocks = <&rpmhcc RPMH_CXO_CLK>;
		clock-names = "xo";

		power-domains = <&rpmhpd RPMHPD_CX>,
				<&rpmhpd RPMHPD_MXC>;
		power-domain-names = "cx", "mxc";

		interconnects = <&gpdsp_anoc MASTER_DSP1 0 &config_noc SLAVE_CLK_CTL 0>;

		memory-region = <&pil_gdsp1_mem>;

		qcom,qmp = <&aoss_qmp>;

		qcom,smem-states = <&smp2p_gpdsp1_out 0>;
		qcom,smem-state-names = "stop";

		status = "disabled";

		glink-edge {
			interrupts-extended = <&ipcc IPCC_CLIENT_GPDSP1
						     IPCC_MPROC_SIGNAL_GLINK_QMP
						     IRQ_TYPE_EDGE_RISING>;
			mboxes = <&ipcc IPCC_CLIENT_GPDSP1
					IPCC_MPROC_SIGNAL_GLINK_QMP>;

			label = "gpdsp1";
			qcom,remote-pid = <18>;
		};
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		sail_ss_mem: sail-ss@80000000 {
			reg = <0x0 0x80000000 0x0 0x10000000>;
			no-map;
		};

		hyp_mem: hyp@90000000 {
			reg = <0x0 0x90000000 0x0 0x600000>;
			no-map;
		};

		xbl_boot_mem: xbl-boot@90600000 {
			reg = <0x0 0x90600000 0x0 0x200000>;
			no-map;
		};

		aop_image_mem: aop-image@90800000 {
			reg = <0x0 0x90800000 0x0 0x60000>;
			no-map;
		};

		aop_cmd_db_mem: aop-cmd-db@90860000 {
			compatible = "qcom,cmd-db";
			reg = <0x0 0x90860000 0x0 0x20000>;
			no-map;
		};

		uefi_log: uefi-log@908b0000 {
			reg = <0x0 0x908b0000 0x0 0x10000>;
			no-map;
		};

		reserved_mem: reserved@908f0000 {
			reg = <0x0 0x908f0000 0x0 0xf000>;
			no-map;
		};

		secdata_apss_mem: secdata-apss@908ff000 {
			reg = <0x0 0x908ff000 0x0 0x1000>;
			no-map;
		};

		smem_mem: smem@90900000 {
			compatible = "qcom,smem";
			reg = <0x0 0x90900000 0x0 0x200000>;
			no-map;
			hwlocks = <&tcsr_mutex 3>;
		};

		cpucp_fw_mem: cpucp-fw@90b00000 {
			reg = <0x0 0x90b00000 0x0 0x100000>;
			no-map;
		};

		lpass_machine_learning_mem: lpass-machine-learning@93b00000 {
			reg = <0x0 0x93b00000 0x0 0xf00000>;
			no-map;
		};

		adsp_rpc_remote_heap_mem: adsp-rpc-remote-heap@94a00000 {
			reg = <0x0 0x94a00000 0x0 0x800000>;
			no-map;
		};

		pil_camera_mem: pil-camera@95200000 {
			reg = <0x0 0x95200000 0x0 0x500000>;
			no-map;
		};

		pil_adsp_mem: pil-adsp@95c00000 {
			reg = <0x0 0x95c00000 0x0 0x1e00000>;
			no-map;
		};

		pil_gdsp0_mem: pil-gdsp0@97b00000 {
			reg = <0x0 0x97b00000 0x0 0x1e00000>;
			no-map;
		};

		pil_gdsp1_mem: pil-gdsp1@99900000 {
			reg = <0x0 0x99900000 0x0 0x1e00000>;
			no-map;
		};

		pil_cdsp0_mem: pil-cdsp0@9b800000 {
			reg = <0x0 0x9b800000 0x0 0x1e00000>;
			no-map;
		};

		pil_gpu_mem: pil-gpu@9d600000 {
			reg = <0x0 0x9d600000 0x0 0x2000>;
			no-map;
		};

		pil_cdsp1_mem: pil-cdsp1@9d700000 {
			reg = <0x0 0x9d700000 0x0 0x1e00000>;
			no-map;
		};

		pil_cvp_mem: pil-cvp@9f500000 {
			reg = <0x0 0x9f500000 0x0 0x700000>;
			no-map;
		};

		pil_video_mem: pil-video@9fc00000 {
			reg = <0x0 0x9fc00000 0x0 0x700000>;
			no-map;
		};

		hyptz_reserved_mem: hyptz-reserved@beb00000 {
			reg = <0x0 0xbeb00000 0x0 0x11500000>;
			no-map;
		};

		tz_stat_mem: tz-stat@d0000000 {
			reg = <0x0 0xd0000000 0x0 0x100000>;
			no-map;
		};

		tags_mem: tags@d0100000 {
			reg = <0x0 0xd0100000 0x0 0x1200000>;
			no-map;
		};

		qtee_mem: qtee@d1300000 {
			reg = <0x0 0xd1300000 0x0 0x500000>;
			no-map;
		};

		trusted_apps_mem: trusted-apps@d1800000 {
			reg = <0x0 0xd1800000 0x0 0x3900000>;
			no-map;
		};
	};

	smp2p-adsp {
		compatible = "qcom,smp2p";
		qcom,smem = <443>, <429>;
		interrupts-extended = <&ipcc IPCC_CLIENT_LPASS
					     IPCC_MPROC_SIGNAL_SMP2P
					     IRQ_TYPE_EDGE_RISING>;
		mboxes = <&ipcc IPCC_CLIENT_LPASS
				IPCC_MPROC_SIGNAL_SMP2P>;

		qcom,local-pid = <0>;
		qcom,remote-pid = <2>;

		smp2p_adsp_out: master-kernel {
			qcom,entry-name = "master-kernel";
			#qcom,smem-state-cells = <1>;
		};

		smp2p_adsp_in: slave-kernel {
			qcom,entry-name = "slave-kernel";
			interrupt-controller;
			#interrupt-cells = <2>;
		};

		sleepstate_smp2p_in: sleepstate-in {
			qcom,entry-name = "sleepstate_see";
			interrupt-controller;
			#interrupt-cells = <2>;
		};

		sleepstate_smp2p_out: sleepstate-out {
			qcom,entry-name = "sleepstate";
			#qcom,smem-state-cells = <1>;
		};
	};

	smp2p-cdsp {
		compatible = "qcom,smp2p";
		qcom,smem = <94>, <432>;
		interrupts-extended = <&ipcc IPCC_CLIENT_CDSP
					     IPCC_MPROC_SIGNAL_SMP2P
					     IRQ_TYPE_EDGE_RISING>;
		mboxes = <&ipcc IPCC_CLIENT_CDSP
				IPCC_MPROC_SIGNAL_SMP2P>;

		qcom,local-pid = <0>;
		qcom,remote-pid = <5>;

		smp2p_cdsp_out: master-kernel {
			qcom,entry-name = "master-kernel";
			#qcom,smem-state-cells = <1>;
		};

		smp2p_cdsp_in: slave-kernel {
			qcom,entry-name = "slave-kernel";
			interrupt-controller;
			#interrupt-cells = <2>;
		};
	};

	smp2p-cdsp1 {
		compatible = "qcom,smp2p";
		qcom,smem = <617>, <616>;
		interrupts-extended = <&ipcc IPCC_CLIENT_NSP1
					     IPCC_MPROC_SIGNAL_SMP2P
					     IRQ_TYPE_EDGE_RISING>;
		mboxes = <&ipcc IPCC_CLIENT_NSP1
				IPCC_MPROC_SIGNAL_SMP2P>;

		qcom,local-pid = <0>;
		qcom,remote-pid = <12>;

		smp2p_cdsp1_out: master-kernel {
			qcom,entry-name = "master-kernel";
			#qcom,smem-state-cells = <1>;
		};

		smp2p_cdsp1_in: slave-kernel {
			qcom,entry-name = "slave-kernel";
			interrupt-controller;
			#interrupt-cells = <2>;
		};
	};

	smp2p-gpdsp0 {
		compatible = "qcom,smp2p";
		qcom,smem = <617>, <616>;
		interrupts-extended = <&ipcc IPCC_CLIENT_GPDSP0
					     IPCC_MPROC_SIGNAL_SMP2P
					     IRQ_TYPE_EDGE_RISING>;
		mboxes = <&ipcc IPCC_CLIENT_GPDSP0
				IPCC_MPROC_SIGNAL_SMP2P>;

		qcom,local-pid = <0>;
		qcom,remote-pid = <17>;

		smp2p_gpdsp0_out: master-kernel {
			qcom,entry-name = "master-kernel";
			#qcom,smem-state-cells = <1>;
		};

		smp2p_gpdsp0_in: slave-kernel {
			qcom,entry-name = "slave-kernel";
			interrupt-controller;
			#interrupt-cells = <2>;
		};
	};

	smp2p-gpdsp1 {
		compatible = "qcom,smp2p";
		qcom,smem = <617>, <616>;
		interrupts-extended = <&ipcc IPCC_CLIENT_GPDSP1
					     IPCC_MPROC_SIGNAL_SMP2P
					     IRQ_TYPE_EDGE_RISING>;
		mboxes = <&ipcc IPCC_CLIENT_GPDSP1
				IPCC_MPROC_SIGNAL_SMP2P>;

		qcom,local-pid = <0>;
		qcom,remote-pid = <18>;

		smp2p_gpdsp1_out: master-kernel {
			qcom,entry-name = "master-kernel";
			#qcom,smem-state-cells = <1>;
		};

		smp2p_gpdsp1_in: slave-kernel {
			qcom,entry-name = "slave-kernel";
			interrupt-controller;
			#interrupt-cells = <2>;
		};
	};

	soc: soc@0 {
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges = <0 0 0 0 0x10 0>;

		gcc: clock-controller@100000 {
			compatible = "qcom,sa8775p-gcc";
			reg = <0x0 0x00100000 0x0 0xc7018>;
			#clock-cells = <1>;
			#reset-cells = <1>;
			#power-domain-cells = <1>;
			clocks = <&rpmhcc RPMH_CXO_CLK>,
				 <&sleep_clk>,
				 <0>,
				 <0>,
				 <0>,
				 <&usb_0_qmpphy>,
				 <&usb_1_qmpphy>,
				 <0>,
				 <0>,
				 <0>,
				 <&pcie0_phy>,
				 <&pcie1_phy>,
				 <0>,
				 <0>,
				 <0>;
			power-domains = <&rpmhpd SA8775P_CX>;
		};

		ipcc: mailbox@408000 {
			compatible = "qcom,sa8775p-ipcc", "qcom,ipcc";
			reg = <0x0 0x00408000 0x0 0x1000>;
			interrupts = <GIC_SPI 229 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-controller;
			#interrupt-cells = <3>;
			#mbox-cells = <2>;
		};

		qfprom: efuse@784000 {
			compatible = "qcom,qfprom";
			reg = <0x0 0x00784000 0x0 0x11d0>;
			#address-cells = <1>;
			#size-cells = <1>;

			gpu_speed_bin: gpu-speed-bin@15c {
				reg = <0x15c 0x1>;
				bits = <5 3>;
			};
		};

		gpi_dma2: qcom,gpi-dma@800000  {
			#dma-cells = <3>;
			compatible = "qcom,sm6350-gpi-dma";
			reg = <0x0 0x00800000 0x0 0x60000>;
			interrupts = <GIC_SPI 588 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 589 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 590 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 591 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 592 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 593 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 594 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 595 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 596 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 597 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 598 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 599 IRQ_TYPE_LEVEL_HIGH>;
			dma-channels = <12>;
			dma-channel-mask = <0xfff>;
			iommus = <&apps_smmu 0x5b6 0x0>;
			status = "disabled";
		};

		qupv3_id_2: geniqup@8c0000 {
			compatible = "qcom,geni-se-qup";
			reg = <0x0 0x008c0000 0x0 0x6000>;
			ranges;
			clocks = <&gcc GCC_QUPV3_WRAP_2_M_AHB_CLK>,
				 <&gcc GCC_QUPV3_WRAP_2_S_AHB_CLK>;
			clock-names = "m-ahb", "s-ahb";
			iommus = <&apps_smmu 0x5a3 0x0>;
			#address-cells = <2>;
			#size-cells = <2>;
			status = "disabled";

			i2c14: i2c@880000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0x880000 0x0 0x4000>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 373 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP2_S0_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>,
						<&aggre2_noc MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma2 0 0 QCOM_GPI_I2C>,
				       <&gpi_dma2 1 0 QCOM_GPI_I2C>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			spi14: spi@880000 {
				compatible = "qcom,geni-spi";
				reg = <0x0 0x880000 0x0 0x4000>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 373 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP2_S0_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>,
						<&aggre2_noc MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma2 0 0 QCOM_GPI_SPI>,
				       <&gpi_dma2 1 0 QCOM_GPI_SPI>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			uart14: serial@880000 {
				compatible = "qcom,geni-uart";
				reg = <0x0 0x00880000 0x0 0x4000>;
				interrupts = <GIC_SPI 373 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP2_S0_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core", "qup-config";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma2 0 0 QCOM_GPI_UART>,
				       <&gpi_dma2 1 0 QCOM_GPI_UART>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			i2c15: i2c@884000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0x884000 0x0 0x4000>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 583 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP2_S1_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>,
						<&aggre2_noc MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma2 0 1 QCOM_GPI_I2C>,
				       <&gpi_dma2 1 1 QCOM_GPI_I2C>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			spi15: spi@884000 {
				compatible = "qcom,geni-spi";
				reg = <0x0 0x884000 0x0 0x4000>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 583 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP2_S1_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>,
						<&aggre2_noc MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma2 0 1 QCOM_GPI_SPI>,
				       <&gpi_dma2 1 1 QCOM_GPI_SPI>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			uart15: serial@884000 {
				compatible = "qcom,geni-uart";
				reg = <0x0 0x00884000 0x0 0x4000>;
				interrupts = <GIC_SPI 583 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP2_S1_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core", "qup-config";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma2 0 1 QCOM_GPI_UART>,
				       <&gpi_dma2 1 1 QCOM_GPI_UART>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			i2c16: i2c@888000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0x888000 0x0 0x4000>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 584 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP2_S2_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>,
						<&aggre2_noc MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma2 0 2 QCOM_GPI_I2C>,
				       <&gpi_dma2 1 2 QCOM_GPI_I2C>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			spi16: spi@888000 {
				compatible = "qcom,geni-spi";
				reg = <0x0 0x00888000 0x0 0x4000>;
				interrupts = <GIC_SPI 584 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP2_S2_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>,
						<&aggre2_noc MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma2 0 2 QCOM_GPI_SPI>,
				       <&gpi_dma2 1 2 QCOM_GPI_SPI>;
				dma-names = "tx", "rx";
				#address-cells = <1>;
				#size-cells = <0>;
				status = "disabled";
			};

			uart16: serial@888000 {
				compatible = "qcom,geni-uart";
				reg = <0x0 0x00888000 0x0 0x4000>;
				interrupts = <GIC_SPI 584 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP2_S2_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core", "qup-config";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma2 0 2 QCOM_GPI_UART>,
				       <&gpi_dma2 1 2 QCOM_GPI_UART>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			i2c17: i2c@88c000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0x88c000 0x0 0x4000>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 585 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP2_S3_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>,
						<&aggre2_noc MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma2 0 3 QCOM_GPI_I2C>,
				       <&gpi_dma2 1 3 QCOM_GPI_I2C>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			spi17: spi@88c000 {
				compatible = "qcom,geni-spi";
				reg = <0x0 0x88c000 0x0 0x4000>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 585 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP2_S3_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>,
						<&aggre2_noc MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma2 0 3 QCOM_GPI_SPI>,
				       <&gpi_dma2 1 3 QCOM_GPI_SPI>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			uart17: serial@88c000 {
				compatible = "qcom,geni-uart";
				reg = <0x0 0x0088c000 0x0 0x4000>;
				interrupts = <GIC_SPI 585 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP2_S3_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core", "qup-config";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma2 0 3 QCOM_GPI_UART>,
				       <&gpi_dma2 1 3 QCOM_GPI_UART>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			i2c18: i2c@890000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0x00890000 0x0 0x4000>;
				interrupts = <GIC_SPI 586 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP2_S4_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>,
						<&aggre2_noc MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma2 0 4 QCOM_GPI_I2C>,
				       <&gpi_dma2 1 4 QCOM_GPI_I2C>;
				dma-names = "tx", "rx";
				#address-cells = <1>;
				#size-cells = <0>;
				status = "disabled";
			};

			spi18: spi@890000 {
				compatible = "qcom,geni-spi";
				reg = <0x0 0x890000 0x0 0x4000>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 586 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP2_S4_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>,
						<&aggre2_noc MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma2 0 4 QCOM_GPI_SPI>,
				       <&gpi_dma2 1 4 QCOM_GPI_SPI>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			uart18: serial@890000 {
				compatible = "qcom,geni-uart";
				reg = <0x0 0x00890000 0x0 0x4000>;
				interrupts = <GIC_SPI 586 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP2_S4_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core", "qup-config";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma2 0 4 QCOM_GPI_UART>,
				       <&gpi_dma2 1 4 QCOM_GPI_UART>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			i2c19: i2c@894000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0x894000 0x0 0x4000>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 587 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP2_S5_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>,
						<&aggre2_noc MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma2 0 5 QCOM_GPI_I2C>,
				       <&gpi_dma2 1 5 QCOM_GPI_I2C>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			spi19: spi@894000 {
				compatible = "qcom,geni-spi";
				reg = <0x0 0x894000 0x0 0x4000>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 587 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP2_S5_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>,
						<&aggre2_noc MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma2 0 5 QCOM_GPI_SPI>,
				       <&gpi_dma2 1 5 QCOM_GPI_SPI>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			uart19: serial@894000 {
				compatible = "qcom,geni-uart";
				reg = <0x0 0x00894000 0x0 0x4000>;
				interrupts = <GIC_SPI 587 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP2_S5_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core", "qup-config";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma2 0 5 QCOM_GPI_UART>,
				       <&gpi_dma2 1 5 QCOM_GPI_UART>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			i2c20: i2c@898000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0x898000 0x0 0x4000>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 834 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP2_S6_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>,
						<&aggre2_noc MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma2 0 6 QCOM_GPI_I2C>,
				       <&gpi_dma2 1 6 QCOM_GPI_I2C>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			spi20: spi@898000 {
				compatible = "qcom,geni-spi";
				reg = <0x0 0x898000 0x0 0x4000>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 834 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP2_S6_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>,
						<&aggre2_noc MASTER_QUP_2 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma2 0 6 QCOM_GPI_SPI>,
				       <&gpi_dma2 1 6 QCOM_GPI_SPI>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			uart20: serial@898000 {
				compatible = "qcom,geni-uart";
				reg = <0x0 0x00898000 0x0 0x4000>;
				interrupts = <GIC_SPI 834 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP2_S6_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_2 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_2 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core", "qup-config";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma2 0 6 QCOM_GPI_UART>,
				       <&gpi_dma2 1 6 QCOM_GPI_UART>;
				dma-names = "tx", "rx";
				status = "disabled";
			};
		};

		gpi_dma0: qcom,gpi-dma@900000  {
			#dma-cells = <3>;
			compatible = "qcom,sm6350-gpi-dma";
			reg = <0x0 0x00900000 0x0 0x60000>;
			interrupts = <GIC_SPI 244 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 245 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 246 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 247 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 248 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 249 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 250 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 251 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 252 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 253 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 254 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 255 IRQ_TYPE_LEVEL_HIGH>;
			dma-channels = <12>;
			dma-channel-mask = <0xfff>;
			iommus = <&apps_smmu 0x416 0x0>;
			status = "disabled";
		};

		qupv3_id_0: geniqup@9c0000 {
			compatible = "qcom,geni-se-qup";
			reg = <0x0 0x9c0000 0x0 0x6000>;
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;
			clock-names = "m-ahb", "s-ahb";
			clocks = <&gcc GCC_QUPV3_WRAP_0_M_AHB_CLK>,
				<&gcc GCC_QUPV3_WRAP_0_S_AHB_CLK>;
			iommus = <&apps_smmu 0x403 0x0>;
			status = "disabled";

			i2c0: i2c@980000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0x980000 0x0 0x4000>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 550 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP0_S0_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>,
						<&aggre2_noc MASTER_QUP_0 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma0 0 0 QCOM_GPI_I2C>,
				       <&gpi_dma0 1 0 QCOM_GPI_I2C>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			spi0: spi@980000 {
				compatible = "qcom,geni-spi";
				reg = <0x0 0x980000 0x0 0x4000>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 550 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP0_S0_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>,
						<&aggre2_noc MASTER_QUP_0 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma0 0 0 QCOM_GPI_SPI>,
				     <&gpi_dma0 1 0 QCOM_GPI_SPI>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			uart0: serial@980000 {
				compatible = "qcom,geni-uart";
				reg = <0x0 0x980000 0x0 0x4000>;
				interrupts = <GIC_SPI 550 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP0_S0_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core", "qup-config";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma0 0 0 QCOM_GPI_UART>,
				     <&gpi_dma0 1 0 QCOM_GPI_UART>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			i2c1: i2c@984000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0x984000 0x0 0x4000>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 551 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP0_S1_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>,
						<&aggre2_noc MASTER_QUP_0 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma0 0 1 QCOM_GPI_I2C>,
				     <&gpi_dma0 1 1 QCOM_GPI_I2C>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			spi1: spi@984000 {
				compatible = "qcom,geni-spi";
				reg = <0x0 0x984000 0x0 0x4000>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 551 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP0_S1_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>,
						<&aggre2_noc MASTER_QUP_0 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma0 0 1 QCOM_GPI_SPI>,
				     <&gpi_dma0 1 1 QCOM_GPI_SPI>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			uart1: serial@984000 {
				compatible = "qcom,geni-uart";
				reg = <0x0 0x984000 0x0 0x4000>;
				interrupts = <GIC_SPI 551 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP0_S1_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core", "qup-config";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma0 0 1 QCOM_GPI_UART>,
				     <&gpi_dma0 1 1 QCOM_GPI_UART>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			i2c2: i2c@988000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0x988000 0x0 0x4000>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 529 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP0_S2_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>,
						<&aggre2_noc MASTER_QUP_0 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma0 0 2 QCOM_GPI_I2C>,
				     <&gpi_dma0 1 2 QCOM_GPI_I2C>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			spi2: spi@988000 {
				compatible = "qcom,geni-spi";
				reg = <0x0 0x988000 0x0 0x4000>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 529 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP0_S2_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>,
						<&aggre2_noc MASTER_QUP_0 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma0 0 2 QCOM_GPI_SPI>,
				     <&gpi_dma0 1 2 QCOM_GPI_SPI>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			uart2: serial@988000 {
				compatible = "qcom,geni-uart";
				reg = <0x0 0x988000 0x0 0x4000>;
				interrupts = <GIC_SPI 529 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP0_S2_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core", "qup-config";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma0 0 2 QCOM_GPI_UART>,
				     <&gpi_dma0 1 2 QCOM_GPI_UART>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			i2c3: i2c@98c000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0x98c000 0x0 0x4000>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 530 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP0_S3_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>,
						<&aggre2_noc MASTER_QUP_0 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma0 0 3 QCOM_GPI_I2C>,
				     <&gpi_dma0 1 3 QCOM_GPI_I2C>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			spi3: spi@98c000 {
				compatible = "qcom,geni-spi";
				reg = <0x0 0x98c000 0x0 0x4000>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 530 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP0_S3_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>,
						<&aggre2_noc MASTER_QUP_0 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma0 0 3 QCOM_GPI_SPI>,
				     <&gpi_dma0 1 3 QCOM_GPI_SPI>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			uart3: serial@98c000 {
				compatible = "qcom,geni-uart";
				reg = <0x0 0x98c000 0x0 0x4000>;
				interrupts = <GIC_SPI 530 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP0_S3_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core", "qup-config";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma0 0 3 QCOM_GPI_UART>,
				     <&gpi_dma0 1 3 QCOM_GPI_UART>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			i2c4: i2c@990000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0x990000 0x0 0x4000>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 531 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP0_S4_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>,
						<&aggre2_noc MASTER_QUP_0 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma0 0 4 QCOM_GPI_I2C>,
				     <&gpi_dma0 1 4 QCOM_GPI_I2C>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			spi4: spi@990000 {
				compatible = "qcom,geni-spi";
				reg = <0x0 0x990000 0x0 0x4000>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 531 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP0_S4_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>,
						<&aggre2_noc MASTER_QUP_0 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma0 0 4 QCOM_GPI_SPI>,
				     <&gpi_dma0 1 4 QCOM_GPI_SPI>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			uart4: serial@990000 {
				compatible = "qcom,geni-uart";
				reg = <0x0 0x990000 0x0 0x4000>;
				interrupts = <GIC_SPI 531 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP0_S4_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core", "qup-config";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma0 0 4 QCOM_GPI_UART>,
				     <&gpi_dma0 1 4 QCOM_GPI_UART>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			i2c5: i2c@994000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0x994000 0x0 0x4000>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 535 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP0_S5_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>,
						<&aggre2_noc MASTER_QUP_0 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma0 0 5 QCOM_GPI_I2C>,
				     <&gpi_dma0 1 5 QCOM_GPI_I2C>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			spi5: spi@994000 {
				compatible = "qcom,geni-spi";
				reg = <0x0 0x994000 0x0 0x4000>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 535 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP0_S5_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>,
						<&aggre2_noc MASTER_QUP_0 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma0 0 5 QCOM_GPI_SPI>,
				     <&gpi_dma0 1 5 QCOM_GPI_SPI>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			uart5: serial@994000 {
				compatible = "qcom,geni-uart";
				reg = <0x0 0x994000 0x0 0x4000>;
				interrupts = <GIC_SPI 535 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP0_S5_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_0 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_0 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core", "qup-config";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma0 0 5 QCOM_GPI_UART>,
				     <&gpi_dma0 1 5 QCOM_GPI_UART>;
				dma-names = "tx", "rx";
				status = "disabled";
			};
		};

		gpi_dma1: qcom,gpi-dma@a00000  {
			#dma-cells = <3>;
			compatible = "qcom,sm6350-gpi-dma";
			reg = <0x0 0x00a00000 0x0 0x60000>;
			interrupts = <GIC_SPI 279 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 280 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 281 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 282 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 283 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 284 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 293 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 294 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 295 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 296 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 297 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 298 IRQ_TYPE_LEVEL_HIGH>;
			iommus = <&apps_smmu 0x456 0x0>;
			dma-channels = <12>;
			dma-channel-mask = <0xfff>;
			status = "disabled";
		};

		qupv3_id_1: geniqup@ac0000 {
			compatible = "qcom,geni-se-qup";
			reg = <0x0 0x00ac0000 0x0 0x6000>;
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;
			clock-names = "m-ahb", "s-ahb";
			clocks = <&gcc GCC_QUPV3_WRAP_1_M_AHB_CLK>,
				 <&gcc GCC_QUPV3_WRAP_1_S_AHB_CLK>;
			iommus = <&apps_smmu 0x443 0x0>;
			status = "disabled";

			i2c7: i2c@a80000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0xa80000 0x0 0x4000>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 353 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP1_S0_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ALWAYS>,
						<&aggre2_noc MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma1 0 0 QCOM_GPI_I2C>,
				       <&gpi_dma1 1 0 QCOM_GPI_I2C>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			spi7: spi@a80000 {
				compatible = "qcom,geni-spi";
				reg = <0x0 0xa80000 0x0 0x4000>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 353 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP1_S0_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ALWAYS>,
						<&aggre2_noc MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma1 0 0 QCOM_GPI_SPI>,
				       <&gpi_dma1 1 0 QCOM_GPI_SPI>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			uart7: serial@a80000 {
				compatible = "qcom,geni-uart";
				reg = <0x0 0x00a80000 0x0 0x4000>;
				interrupts = <GIC_SPI 353 IRQ_TYPE_LEVEL_HIGH>;
				clock-names = "se";
				clocks = <&gcc GCC_QUPV3_WRAP1_S0_CLK>;
				interconnect-names = "qup-core", "qup-config";
				interconnects = <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ALWAYS>;
				power-domains = <&rpmhpd SA8775P_CX>;
				operating-points-v2 = <&qup_opp_table_100mhz>;
				dmas = <&gpi_dma1 0 0 QCOM_GPI_UART>,
				       <&gpi_dma1 1 0 QCOM_GPI_UART>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			i2c8: i2c@a84000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0xa84000 0x0 0x4000>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 354 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP1_S1_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ALWAYS>,
						<&aggre2_noc MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma1 0 1 QCOM_GPI_I2C>,
				       <&gpi_dma1 1 1 QCOM_GPI_I2C>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			spi8: spi@a84000 {
				compatible = "qcom,geni-spi";
				reg = <0x0 0xa84000 0x0 0x4000>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 354 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP1_S1_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ALWAYS>,
						<&aggre2_noc MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma1 0 1 QCOM_GPI_SPI>,
				       <&gpi_dma1 1 1 QCOM_GPI_SPI>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			uart8: serial@a84000 {
				compatible = "qcom,geni-uart";
				reg = <0x0 0x00a84000 0x0 0x4000>;
				interrupts = <GIC_SPI 354 IRQ_TYPE_LEVEL_HIGH>;
				clock-names = "se";
				clocks = <&gcc GCC_QUPV3_WRAP1_S1_CLK>;
				interconnect-names = "qup-core", "qup-config";
				interconnects = <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ALWAYS>;
				power-domains = <&rpmhpd SA8775P_CX>;
				operating-points-v2 = <&qup_opp_table_100mhz>;
				dmas = <&gpi_dma1 0 1 QCOM_GPI_UART>,
				       <&gpi_dma1 1 1 QCOM_GPI_UART>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			i2c9: i2c@a88000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0xa88000 0x0 0x4000>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 355 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP1_S2_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ALWAYS>,
						<&aggre2_noc MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma1 0 2 QCOM_GPI_I2C>,
				       <&gpi_dma1 1 2 QCOM_GPI_I2C>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			spi9: spi@a88000 {
				compatible = "qcom,geni-spi";
				reg = <0x0 0xa88000 0x0 0x4000>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 355 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP1_S2_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ALWAYS>,
						<&aggre2_noc MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma1 0 2 QCOM_GPI_SPI>,
				       <&gpi_dma1 1 2 QCOM_GPI_SPI>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			uart9: serial@a88000 {
				compatible = "qcom,geni-uart";
				reg = <0x0 0xa88000 0x0 0x4000>;
				interrupts = <GIC_SPI 355 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP1_S2_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core", "qup-config";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma1 0 2 QCOM_GPI_UART>,
				       <&gpi_dma1 1 2 QCOM_GPI_UART>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			i2c10: i2c@a8c000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0xa8c000 0x0 0x4000>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 356 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP1_S3_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ALWAYS>,
						<&aggre2_noc MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma1 0 3 QCOM_GPI_I2C>,
				       <&gpi_dma1 1 3 QCOM_GPI_I2C>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			spi10: spi@a8c000 {
				compatible = "qcom,geni-spi";
				reg = <0x0 0xa8c000 0x0 0x4000>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 356 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP1_S3_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ALWAYS>,
						<&aggre2_noc MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma1 0 3 QCOM_GPI_SPI>,
				       <&gpi_dma1 1 3 QCOM_GPI_SPI>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			uart10: serial@a8c000 {
				compatible = "qcom,geni-uart";
				reg = <0x0 0x00a8c000 0x0 0x4000>;
				interrupts = <GIC_SPI 356 IRQ_TYPE_LEVEL_HIGH>;
				clock-names = "se";
				clocks = <&gcc GCC_QUPV3_WRAP1_S3_CLK>;
				interconnect-names = "qup-core", "qup-config";
				interconnects = <&clk_virt MASTER_QUP_CORE_1 0
						 &clk_virt SLAVE_QUP_CORE_1 0>,
						<&gem_noc MASTER_APPSS_PROC 0
						 &config_noc SLAVE_QUP_1 0>;
				power-domains = <&rpmhpd SA8775P_CX>;
				operating-points-v2 = <&qup_opp_table_100mhz>;
				dmas = <&gpi_dma1 0 3 QCOM_GPI_UART>,
				       <&gpi_dma1 1 3 QCOM_GPI_UART>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			i2c11: i2c@a90000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0xa90000 0x0 0x4000>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 357 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP1_S4_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ALWAYS>,
						<&aggre2_noc MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma1 0 4 QCOM_GPI_I2C>,
				       <&gpi_dma1 1 4 QCOM_GPI_I2C>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			spi11: spi@a90000 {
				compatible = "qcom,geni-spi";
				reg = <0x0 0xa90000 0x0 0x4000>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 357 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP1_S4_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ALWAYS>,
						<&aggre2_noc MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma1 0 4 QCOM_GPI_SPI>,
				       <&gpi_dma1 1 4 QCOM_GPI_SPI>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			uart11: serial@a90000 {
				compatible = "qcom,geni-uart";
				reg = <0x0 0x00a90000 0x0 0x4000>;
				interrupts = <GIC_SPI 357 IRQ_TYPE_LEVEL_HIGH>;
				clock-names = "se";
				clocks = <&gcc GCC_QUPV3_WRAP1_S4_CLK>;
				interconnect-names = "qup-core", "qup-config";
				interconnects = <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ALWAYS>;
				power-domains = <&rpmhpd SA8775P_CX>;
				operating-points-v2 = <&qup_opp_table_100mhz>;
				dmas = <&gpi_dma1 0 4 QCOM_GPI_UART>,
				       <&gpi_dma1 1 4 QCOM_GPI_UART>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			i2c12: i2c@a94000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0xa94000 0x0 0x4000>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 358 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP1_S5_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ALWAYS>,
						<&aggre2_noc MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma1 0 5 QCOM_GPI_I2C>,
				       <&gpi_dma1 1 5 QCOM_GPI_I2C>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			spi12: spi@a94000 {
				compatible = "qcom,geni-spi";
				reg = <0x0 0xa94000 0x0 0x4000>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 358 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP1_S5_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ALWAYS>,
						<&aggre2_noc MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma1 0 5 QCOM_GPI_SPI>,
				       <&gpi_dma1 1 5 QCOM_GPI_SPI>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			uart12: serial@a94000 {
				compatible = "qcom,geni-uart";
				reg = <0x0 0x00a94000 0x0 0x4000>;
				interrupts = <GIC_SPI 358 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP1_S5_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core", "qup-config";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma1 0 5 QCOM_GPI_UART>,
				       <&gpi_dma1 1 5 QCOM_GPI_UART>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			i2c13: i2c@a98000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0xa98000 0x0 0x4000>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 836 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP1_S6_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_1 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_1 QCOM_ICC_TAG_ALWAYS>,
						<&aggre2_noc MASTER_QUP_1 QCOM_ICC_TAG_ALWAYS
						 &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
						     "qup-config",
						     "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma1 0 6 QCOM_GPI_I2C>,
				       <&gpi_dma1 1 6 QCOM_GPI_I2C>;
				dma-names = "tx", "rx";
				status = "disabled";

			};
		};

		gpi_dma3: qcom,gpi-dma@b00000  {
			#dma-cells = <3>;
			compatible = "qcom,sm6350-gpi-dma";
			reg = <0x0 0x00b00000 0x0 0x58000>;
			interrupts = <GIC_SPI 368 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 369 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 527 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 528 IRQ_TYPE_LEVEL_HIGH>;
			iommus = <&apps_smmu 0x056 0x0>;
			dma-channels = <4>;
			dma-channel-mask = <0xf>;
			status = "disabled";
		};

		qupv3_id_3: geniqup@bc0000 {
			compatible = "qcom,geni-se-qup";
			reg = <0x0 0xbc0000 0x0 0x6000>;
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;
			clock-names = "m-ahb", "s-ahb";
			clocks = <&gcc GCC_QUPV3_WRAP_3_M_AHB_CLK>,
				<&gcc GCC_QUPV3_WRAP_3_S_AHB_CLK>;
			iommus = <&apps_smmu 0x43 0x0>;
			status = "disabled";

			i2c21: i2c@b80000 {
				compatible = "qcom,geni-i2c";
				reg = <0x0 0xb80000 0x0 0x4000>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 831 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP3_S0_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS
						&clk_virt SLAVE_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS>,
					   <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						&config_noc SLAVE_QUP_3 QCOM_ICC_TAG_ALWAYS>,
					   <&aggre1_noc MASTER_QUP_3 QCOM_ICC_TAG_ALWAYS
						&mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
							 "qup-config",
							 "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma3 0 0 QCOM_GPI_I2C>,
				       <&gpi_dma3 1 0 QCOM_GPI_I2C>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			spi21: spi@b80000 {
				compatible = "qcom,geni-spi";
				reg = <0x0 0xb80000 0x0 0x4000>;
				#address-cells = <1>;
				#size-cells = <0>;
				interrupts = <GIC_SPI 831 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&gcc GCC_QUPV3_WRAP3_S0_CLK>;
				clock-names = "se";
				interconnects = <&clk_virt MASTER_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS
						&clk_virt SLAVE_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS>,
					   <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						&config_noc SLAVE_QUP_3 QCOM_ICC_TAG_ALWAYS>,
					   <&aggre1_noc MASTER_QUP_3 QCOM_ICC_TAG_ALWAYS
						&mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>;
				interconnect-names = "qup-core",
							 "qup-config",
							 "qup-memory";
				power-domains = <&rpmhpd SA8775P_CX>;
				dmas = <&gpi_dma3 0 0 QCOM_GPI_SPI>,
				       <&gpi_dma3 1 0 QCOM_GPI_SPI>;
				dma-names = "tx", "rx";
				status = "disabled";
			};

			uart21: serial@b80000 {
				compatible = "qcom,geni-uart";
				reg = <0x0 0x00b80000 0x0 0x4000>;
				interrupts = <GIC_SPI 831 IRQ_TYPE_LEVEL_HIGH>;
				clock-names = "se";
				clocks = <&gcc GCC_QUPV3_WRAP3_S0_CLK>;
				interconnect-names = "qup-core", "qup-config";
				interconnects = <&clk_virt MASTER_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS
						 &clk_virt SLAVE_QUP_CORE_3 QCOM_ICC_TAG_ALWAYS>,
						<&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ALWAYS
						 &config_noc SLAVE_QUP_3 QCOM_ICC_TAG_ALWAYS>;
				power-domains = <&rpmhpd SA8775P_CX>;
				operating-points-v2 = <&qup_opp_table_100mhz>;
				dmas = <&gpi_dma3 0 0 QCOM_GPI_UART>,
				       <&gpi_dma3 1 0 QCOM_GPI_UART>;
				dma-names = "tx", "rx";
				status = "disabled";
			};
		};

		config_noc: interconnect-config-noc@14c0000 {
			compatible = "qcom,sa8775p-config-noc";
			reg = <0x0 0x014c0000 0x0 0x13080>;
			#interconnect-cells = <2>;
			qcom,bcm-voters = <&apps_bcm_voter>;
		};

		system_noc: interconnect-system-noc@01680000 {
			compatible = "qcom,sa8775p-system-noc";
			reg = <0x0 0x01680000 0x0 0x15080>;
			#interconnect-cells = <2>;
			qcom,bcm-voters = <&apps_bcm_voter>;
		};

		aggre1_noc: interconnect-aggre1-noc@16c0000 {
			compatible = "qcom,sa8775p-aggre1-noc";
			reg = <0x0 0x016c0000 0x0 0x18080>;
			#interconnect-cells = <2>;
			qcom,bcm-voters = <&apps_bcm_voter>;
			clocks = <&gcc GCC_AGGRE_UFS_PHY_AXI_CLK>,
				 <&gcc GCC_AGGRE_NOC_QUPV3_AXI_CLK>,
				 <&gcc GCC_AGGRE_USB2_PRIM_AXI_CLK>,
				 <&gcc GCC_AGGRE_USB3_PRIM_AXI_CLK>,
				 <&gcc GCC_AGGRE_USB3_SEC_AXI_CLK>;
		};

		aggre2_noc: interconnect-aggre2-noc@1700000 {
			compatible = "qcom,sa8775p-aggre2-noc";
			reg = <0x0 0x01700000 0x0 0x1b080>;
			#interconnect-cells = <2>;
			qcom,bcm-voters = <&apps_bcm_voter>;
			clocks = <&gcc GCC_AGGRE_UFS_CARD_AXI_CLK>,
				 <&rpmhcc RPMH_IPA_CLK>;
		};

		pcie_anoc: interconnect-pcie-anoc@1760000 {
			compatible = "qcom,sa8775p-pcie-anoc";
			reg = <0x0 0x01760000 0x0 0xc080>;
			#interconnect-cells = <2>;
			qcom,bcm-voters = <&apps_bcm_voter>;
		};

		gpdsp_anoc: interconnect-gpdsp-anoc@1780000 {
			compatible = "qcom,sa8775p-gpdsp-anoc";
			reg = <0x0 0x01780000 0x0 0xe080>;
			#interconnect-cells = <2>;
			qcom,bcm-voters = <&apps_bcm_voter>;
		};

		mmss_noc: interconnect-mmss-noc@17a0000 {
			compatible = "qcom,sa8775p-mmss-noc";
			reg = <0x0 0x017a0000 0x0 0x40000>;
			#interconnect-cells = <2>;
			qcom,bcm-voters = <&apps_bcm_voter>;
		};

		rng: rng@10d2000 {
			compatible = "qcom,sa8775p-trng", "qcom,trng";
			reg = <0 0x010d2000 0 0x1000>;
		};

		ufs_mem_hc: ufs@1d84000 {
			compatible = "qcom,sa8775p-ufshc", "qcom,ufshc", "jedec,ufs-2.0";
			reg = <0x0 0x01d84000 0x0 0x3000>;
			interrupts = <GIC_SPI 265 IRQ_TYPE_LEVEL_HIGH>;
			phys = <&ufs_mem_phy>;
			phy-names = "ufsphy";
			lanes-per-direction = <2>;
			#reset-cells = <1>;
			resets = <&gcc GCC_UFS_PHY_BCR>;
			reset-names = "rst";
			power-domains = <&gcc UFS_PHY_GDSC>;
			required-opps = <&rpmhpd_opp_nom>;
			iommus = <&apps_smmu 0x100 0x0>;
			dma-coherent;
			clocks = <&gcc GCC_UFS_PHY_AXI_CLK>,
				 <&gcc GCC_AGGRE_UFS_PHY_AXI_CLK>,
				 <&gcc GCC_UFS_PHY_AHB_CLK>,
				 <&gcc GCC_UFS_PHY_UNIPRO_CORE_CLK>,
				 <&rpmhcc RPMH_CXO_CLK>,
				 <&gcc GCC_UFS_PHY_TX_SYMBOL_0_CLK>,
				 <&gcc GCC_UFS_PHY_RX_SYMBOL_0_CLK>,
				 <&gcc GCC_UFS_PHY_RX_SYMBOL_1_CLK>;
			clock-names = "core_clk",
				      "bus_aggr_clk",
				      "iface_clk",
				      "core_clk_unipro",
				      "ref_clk",
				      "tx_lane0_sync_clk",
				      "rx_lane0_sync_clk",
				      "rx_lane1_sync_clk";
			freq-table-hz = <75000000 300000000>,
					<0 0>,
					<0 0>,
					<75000000 300000000>,
					<0 0>,
					<0 0>,
					<0 0>,
					<0 0>;
			qcom,ice = <&ice>;
			status = "disabled";
		};

		ufs_mem_phy: phy@1d87000 {
			compatible = "qcom,sa8775p-qmp-ufs-phy";
			reg = <0x0 0x01d87000 0x0 0xe10>;
			/*
			 * Yes, GCC_EDP_REF_CLKREF_EN is correct in qref. It
			 * enables the CXO clock to eDP *and* UFS PHY.
			 */
			clocks = <&rpmhcc RPMH_CXO_CLK>,
				 <&gcc GCC_UFS_PHY_PHY_AUX_CLK>,
				 <&gcc GCC_EDP_REF_CLKREF_EN>;
			clock-names = "ref", "ref_aux", "qref";
			power-domains = <&gcc UFS_PHY_GDSC>;
			resets = <&ufs_mem_hc 0>;
			reset-names = "ufsphy";
			#phy-cells = <0>;
			status = "disabled";
		};

		cryptobam: dma-controller@1dc4000 {
			compatible = "qcom,bam-v1.7.4", "qcom,bam-v1.7.0";
			reg = <0x0 0x01dc4000 0x0 0x28000>;
			interrupts = <GIC_SPI 272 IRQ_TYPE_LEVEL_HIGH>;
			#dma-cells = <1>;
			qcom,ee = <0>;
			qcom,controlled-remotely;
			iommus = <&apps_smmu 0x480 0x00>,
				 <&apps_smmu 0x481 0x00>;
		};

		crypto: crypto@1dfa000 {
			compatible = "qcom,sa8775p-qce", "qcom,qce";
			reg = <0x0 0x01dfa000 0x0 0x6000>;
			dmas = <&cryptobam 4>, <&cryptobam 5>;
			dma-names = "rx", "tx";
			iommus = <&apps_smmu 0x480 0x00>,
				 <&apps_smmu 0x481 0x00>;
			interconnects = <&aggre2_noc MASTER_CRYPTO_CORE0 0 &mc_virt SLAVE_EBI1 0>;
			interconnect-names = "memory";
		};

		lpass_ag_noc: interconnect-lpass-ag-noc@3c40000 {
			compatible = "qcom,sa8775p-lpass-ag-noc";
			reg = <0x0 0x03c40000 0x0 0x17200>;
			#interconnect-cells = <2>;
			qcom,bcm-voters = <&apps_bcm_voter>;
		};

		ice: crypto@1d88000 {
			compatible = "qcom,inline-crypto-engine";
			reg = <0x0 0x01d88000 0x0 0x10000>;
			qcom,ice-use-hwkm;
			clocks = <&gcc GCC_UFS_PHY_ICE_CORE_CLK>;
		};

		stm: stm@4002000 {
			compatible = "arm,coresight-stm", "arm,primecell";
			reg = <0x0 0x4002000 0x0 0x1000>,
			      <0x0 0x16280000 0x0 0x180000>;
			reg-names = "stm-base", "stm-stimulus-base";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				port {
					stm_out: endpoint {
						remote-endpoint =
						<&funnel0_in7>;
					};
				};
			};
		};

		tpdm@4003000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x4003000 0x0 0x1000>;
			device-name = "tpdm_qdss_0";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,cmb-element-bits = <32>;
			qcom,cmb-msrs-num = <32>;

			out-ports {
				port {
					qdss_tpdm0_out: endpoint {
						remote-endpoint =
						<&qdss_tpda_in0>;
					};
				};
			};
		};

		tpda@4004000 {
			compatible = "qcom,coresight-tpda", "arm,primecell";
			reg = <0x0 0x4004000 0x0 0x1000>;
			device-name = "qdss-tpda";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				port {
					qdss_tpda_out: endpoint {
						remote-endpoint =
						<&funnel0_in6>;
					};
				};
			};

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					qdss_tpda_in0: endpoint {
						remote-endpoint =
						<&qdss_tpdm0_out>;
					};
				};

				port@1 {
					reg = <1>;
					qdss_tpda_in1: endpoint {
						remote-endpoint =
						<&qdss_tpdm1_out>;
					};
				};
			};
		};

		tpdm@400f000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x400f000 0x0 0x1000>;
			device-name = "tpdm_qdss_1";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,cmb-element-bits = <32>;
			qcom,cmb-msrs-num = <32>;

			out-ports {
				port {
					qdss_tpdm1_out: endpoint {
						remote-endpoint =
						<&qdss_tpda_in1>;
					};
				};
			};
		};

		cti@4010000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x0 0x4010000 0x0 0x1000>;
			device-name = "cti_qdss";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
		};

		funnel@4041000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x0 0x4041000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				port {
					funnel0_out: endpoint {
						remote-endpoint =
						<&qdss_funnel_in0>;
					};
				};
			};

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@6 {
					reg = <6>;
					funnel0_in6: endpoint {
						remote-endpoint =
						<&qdss_tpda_out>;
					};
				};

				port@7 {
					reg = <7>;
					funnel0_in7: endpoint {
						remote-endpoint =
						<&stm_out>;
					};
				};
			};
		};

		funnel@4042000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x0 0x4042000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				port {
					funnel1_out: endpoint {
						remote-endpoint =
						<&qdss_funnel_in1>;
					};
				};
			};

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@4 {
					reg = <4>;
					funnel1_in4: endpoint {
						remote-endpoint =
						<&apss_funnel1_out>;
					};
				};

				port@5 {
					reg = <5>;
					funnel1_in5: endpoint {
						remote-endpoint =
						<&dlct0_funnel_out>;
					};
				};

				port@6 {
					reg = <6>;
					funnel1_in6: endpoint {
						remote-endpoint =
						<&dlhm_funnel_out>;
					};
				};

				port@7 {
					reg = <7>;
					funnel1_in7: endpoint {
						remote-endpoint =
						<&dlmm_funnel_out>;
					};
				};
			};
		};

		funnel@4045000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x0 0x4045000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				port {
					qdss_funnel_out: endpoint {
						remote-endpoint =
						<&aoss_funnel_in7>;
					};
				};
			};

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					qdss_funnel_in0: endpoint {
						remote-endpoint =
						<&funnel0_out>;
					};
				};

				port@1 {
					reg = <1>;
					qdss_funnel_in1: endpoint {
						remote-endpoint =
						<&funnel1_out>;
					};
				};
			};
		};

		replicator@4046000 {
			compatible = "arm,coresight-dynamic-replicator", "arm,primecell";
			reg = <0x0 0x4046000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					qdss_rep_out0: endpoint {
						remote-endpoint =
						<&etr_rep_in>;
					};
				};
			};

			in-ports {
				port {
					qdss_rep_in: endpoint {
						remote-endpoint =
						<&swao_rep_out0>;
					};
				};
			};
		};

		tmc_etr: tmc@4048000 {
			compatible = "arm,coresight-tmc", "arm,primecell";
			reg = <0x0 0x4048000 0x0 0x1000>,
			      <0x0 0x4064000 0x0 0x16000>;
			reg-names = "tmc-base", "bam-base";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			iommus = <&apps_smmu 0x04e0 0x40>,
				 <&apps_smmu 0x04a0 0x40>;

			arm,scatter-gather;

			in-ports {
				port {
					etr0_in: endpoint {
						remote-endpoint =
						<&etr_rep_out0>;
					};
				};
			};
		};

		replicator@404e000 {
			compatible = "arm,coresight-dynamic-replicator", "arm,primecell";
			reg = <0x0 0x404e000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					etr_rep_out0: endpoint {
						remote-endpoint =
						<&etr0_in>;
					};
				};

				port@1 {
					reg = <1>;
					etr_rep_out1: endpoint {
						remote-endpoint =
						<&etr1_in>;
					};
				};
			};

			in-ports {
				port {
					etr_rep_in: endpoint {
						remote-endpoint =
						<&qdss_rep_out0>;
					};
				};
			};
		};

		tmc_etr1: tmc@404f000 {
			compatible = "arm,coresight-tmc", "arm,primecell";
			reg = <0x0 0x404f000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			iommus = <&apps_smmu 0x04c0 0x00>,
				 <&apps_smmu 0x04e0 0x40>,
				 <&apps_smmu 0x04a0 0x40>;

			arm,scatter-gather;
			arm,buffer-size = <0x400000>;

			in-ports {
				port {
					etr1_in: endpoint {
						remote-endpoint =
						<&etr_rep_out1>;
					};
				};
			};
		};

		dma@40ff000 {
			compatible = "qcom,dcc-v2", "qcom,dcc";
			reg = <0x0 0x040ff000 0x0 0x1000>,
			      <0x0 0x040b8800 0x0 0x6000>;

			qcom,dcc-offset = <0x38800>;
		};

		tpdm@482c000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x482c000 0x0 0x1000>;
			device-name = "tpdm_gcc";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,dsb-element-bits = <32>;
			qcom,dsb-msrs-num = <32>;

			out-ports {
				port {
					gcc_tpdm_out: endpoint {
						remote-endpoint =
						<&dlct0_tpda_in20>;
					};
				};
			};
		};

		tpdm@4830000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x4830000 0x0 0x1000>;
			device-name = "tpdm_video";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,dsb-element-bits = <32>;
			qcom,dsb-msrs-num = <32>;
			status = "disabled";

			out-ports {
				port {
					video_tpdm_out: endpoint {
						remote-endpoint =
						<&video_funnel_in0>;
					};
				};
			};
		};

		funnel@4832000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x0 0x4832000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					video_funnel_out0: endpoint {
						remote-endpoint =
						<&dlct0_tpda_in2>;
					};
				};
			};

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					video_funnel_in0: endpoint {
						remote-endpoint =
						<&video_tpdm_out>;
					};
				};
			};
		};

		tpdm@4841000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x4841000 0x0 0x1000>;
			device-name = "tpdm_prng";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,cmb-element-bits = <32>;
			qcom,cmb-msrs-num = <32>;

			out-ports {
				port {
					prng_tpdm_out: endpoint {
						remote-endpoint =
						<&dlct0_tpda_in19>;
					};
				};
			};
		};

		tpdm@4844000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x4844000 0x0 0x1000>;
			device-name = "tpdm_lpass";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,dsb-element-bits = <32>;
			qcom,dsb-msrs-num = <32>;
			status = "disabled";

			out-ports {
				port {
					lpass_tpdm_out: endpoint {
						remote-endpoint =
						<&lpass_funnel_in0>;
					};
				};
			};
		};

		cti@4845000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x0 0x4845000 0x0 0x1000>;
			device-name = "cti_lpass";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
		};

		tpdm@4850000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x4850000 0x0 0x1000>;
			device-name = "tpdm_pimem";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,cmb-element-bits = <64>;
			qcom,cmb-msrs-num = <32>;
			qcom,dsb-element-bits = <32>;
			qcom,dsb-msrs-num = <32>;

			out-ports {
				port {
					pimem_tpdm_out: endpoint {
						remote-endpoint =
						<&dlct0_tpda_in25>;
					};
				};
			};
		};

		tpdm@4860000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x4860000 0x0 0x1000>;
			device-name = "tpdm_gdsp";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,dsb-element-bits = <32>;
			qcom,dsb-msrs-num = <32>;

			out-ports {
				port {
					gdsp_tpdm_out: endpoint {
						remote-endpoint =
						<&gdsp_tpda_in31>;
					};
				};
			};
		};

		cti@4861000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x0 0x4861000 0x0 0x1000>;
			device-name = "cti_gdsp_0";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
		};

		cti@4862000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x0 0x4862000 0x0 0x1000>;
			device-name = "cti_gdsp_1";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
		};

		tpda@4863000 {
			compatible = "qcom,coresight-tpda", "arm,primecell";
			reg = <0x0 0x4863000 0x0 0x1000>;
			device-name = "gdsp-tpda";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				port {
					gdsp_tpda_out: endpoint {
						remote-endpoint =
						<&gdsp_funnel_in0>;
					};
				};
			};

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@9 {
					reg = <9>;
					gdsp_tpda_in9: endpoint {
						remote-endpoint =
						<&turing2_funnel_out0>;
					};
				};

				port@e {
					reg = <14>;
					gdsp_tpda_in14: endpoint {
						remote-endpoint =
						<&turing3_funnel_out0>;
					};
				};

				port@13 {
					reg = <19>;
					gdsp_tpda_in19: endpoint {
						remote-endpoint =
						<&turing1_funnel_out>;
					};
				};

				port@1f {
					reg = <31>;
					gdsp_tpda_in31: endpoint {
						remote-endpoint =
						<&gdsp_tpdm_out>;
					};
				};
			};
		};

		funnel@4864000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x0 0x4864000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				port {
					gdsp_funnel_out: endpoint {
						remote-endpoint =
						<&dlhm_funnel_in5>;
					};
				};
			};

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					gdsp_funnel_in0: endpoint {
						remote-endpoint =
						<&gdsp_tpda_out>;
					};
				};
			};
		};

		cti@4901000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x0 0x4901000 0x0 0x1000>;
			device-name = "cti_gfx_0";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
		};

		funnel@4902000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x0 0x4902000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			status = "disabled";

			out-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					gfx_funnel1_out0: endpoint {
						remote-endpoint =
						<&dlhm_tpda_in9>;
					};
				};
			};

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@1 {
					reg = <1>;
					gfx_funnel1_in1: endpoint {
						remote-endpoint =
						<&gfx_funnel0_out>;
					};
				};
			};
		};

		cti@4961000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x0 0x4961000 0x0 0x1000>;
			device-name = "cti_gfx_1";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			status = "disabled";
		};

		cti@4962000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x0 0x4962000 0x0 0x1000>;
			device-name = "cti_gfx_2";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			status = "disabled";
		};

		funnel@4963000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x0 0x4963000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			status = "disabled";

			out-ports {
				port {
					gfx_funnel0_out: endpoint {
						remote-endpoint =
						<&gfx_funnel1_in1>;
					};
				};
			};
		};

		tpdm@4980000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x4980000 0x0 0x1000>;
			device-name = "tpdm_turing_2";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,dsb-element-bits = <32>;
			qcom,dsb-msrs-num = <32>;

			out-ports {
				port {
					turing2_tpdm_out: endpoint {
						remote-endpoint =
						<&turing2_funnel_in0>;
					};
				};
			};
		};

		cti@4982000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x0 0x4982000 0x0 0x1000>;
			device-name = "cti_gdsp0_0";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
		};

		funnel@4983000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x0 0x4983000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					turing2_funnel_out0: endpoint {
						remote-endpoint =
						<&gdsp_tpda_in9>;
					};
				};
			};

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					turing2_funnel_in0: endpoint {
						remote-endpoint =
						<&turing2_tpdm_out>;
					};
				};
			};
		};

		cti@498b000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x0 0x498b000 0x0 0x1000>;
			reg-names = "cti-base";
			device-name = "cti_gdsp0_1";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
		};

		tpdm@49a0000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x49a0000 0x0 0x1000>;
			device-name = "tpdm_turing_3";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,dsb-element-bits = <32>;
			qcom,dsb-msrs-num = <32>;

			out-ports {
				port {
					turing3_tpdm_out: endpoint {
						remote-endpoint =
						<&turing3_funnel_in0>;
					};
				};
			};
		};

		cti@49a2000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x0 0x49a2000 0x0 0x1000>;
			device-name = "cti_gdsp1_0";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
		};

		funnel@49a3000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x0 0x49a3000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					turing3_funnel_out0: endpoint {
						remote-endpoint =
						<&gdsp_tpda_in14>;
					};
				};
			};

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					turing3_funnel_in0: endpoint {
						remote-endpoint =
						<&turing3_tpdm_out>;
					};
				};
			};
		};

		cti@49ab000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x0 0x49ab000 0x0 0x1000>;
			device-name = "cti_gdsp1_1";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
		};

		tpdm@49c0000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x49c0000 0x0 0x1000>;
			device-name = "tpdm_rdpm";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,cmb-element-bits = <64>;
			qcom,cmb-msrs-num = <32>;
			status = "disabled";

			out-ports {
				port {
					rdpm_tpdm_out: endpoint {
						remote-endpoint =
						<&dlct0_tpda_in23>;
					};
				};
			};
		};

		tpdm@49ca000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x49ca000 0x0 0x1000>;
			device-name = "tpdm_sdcc";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,cmb-element-bits = <32>;
			qcom,cmb-msrs-num = <32>;
			status = "disabled";

			out-ports {
				port {
					sdcc_tpdm_out: endpoint {
						remote-endpoint =
						<&dlst_tpda_in0>;
					};
				};
			};
		};

		tpdm@49d0000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x49d0000 0x0 0x1000>;
			device-name = "tpdm_qm";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,dsb-element-bits = <32>;
			qcom,dsb-msrs-num = <32>;

			out-ports {
				port {
					qm_tpdm_out: endpoint {
						remote-endpoint =
						<&dlct0_tpda_in21>;
					};
				};
			};
		};

		tpdm@4ac0000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x4ac0000 0x0 0x1000>;
			device-name = "tpdm_dlmm";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,dsb-element-bits = <32>;
			qcom,dsb-msrs-num = <32>;

			out-ports {
				port {
					dlmm_tpdm0_out: endpoint {
						remote-endpoint =
						<&dlmm_tpda_in27>;
					};
				};
			};
		};

		tpdm@4ac1000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x4ac1000 0x0 0x1000>;
			device-name = "tpdm_dlmm_1";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,cmb-element-bits = <64>;
			qcom,cmb-msrs-num = <32>;

			out-ports {
				port {
					dlmm_tpdm1_out: endpoint {
						remote-endpoint =
						<&dlmm_tpda_in28>;
					};
				};
			};
		};

		cti@4ac2000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x0 0x4ac2000 0x0 0x1000>;
			device-name = "cti_dlmm_0";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
		};

		cti@4ac3000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x0 0x4ac3000 0x0 0x1000>;
			device-name = "cti_dlmm_1";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
		};

		tpda@4ac4000 {
			compatible = "qcom,coresight-tpda", "arm,primecell";
			reg = <0x0 0x4ac4000 0x0 0x1000>;
			device-name = "dlmm-tpda";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				port {
					dlmm_tpda_out: endpoint {
						remote-endpoint =
						<&dlmm_funnel_in0>;
					};
				};
			};

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@5 {
					reg = <5>;
					dlmm_tpda_in5: endpoint {
						remote-endpoint =
						<&mdss0_tpdm_out>;
					};
				};

				port@8 {
					reg = <8>;
					dlmm_tpda_in8: endpoint {
						remote-endpoint =
						<&mdss1_tpdm_out>;
					};
				};

				port@1b {
					reg = <27>;
					dlmm_tpda_in27: endpoint {
						remote-endpoint =
						<&dlmm_tpdm0_out>;
					};
				};

				port@1c {
					reg = <28>;
					dlmm_tpda_in28: endpoint {
						remote-endpoint =
						<&dlmm_tpdm1_out>;
					};
				};
			};
		};

		funnel@4ac5000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x0 0x4ac5000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				port {
					dlmm_funnel_out: endpoint {
						remote-endpoint =
						<&funnel1_in7>;
					};
				};
			};

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					dlmm_funnel_in0: endpoint {
						remote-endpoint =
						<&dlmm_tpda_out>;
					};
				};

				port@1 {
					reg = <1>;
					dlmm_funnel_in1: endpoint {
						remote-endpoint =
						<&titan_funnel_out>;
					};
				};
			};
		};

		tpdm@4ad0000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x4ad0000 0x0 0x1000>;
			device-name = "tpdm_dlct0_0";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,dsb-element-bits = <32>;
			qcom,dsb-msrs-num = <32>;

			out-ports {
				port {
					dlct0_tpdm0_out: endpoint {
						remote-endpoint =
						<&dlct0_tpda_in26>;
					};
				};
			};
		};

		tpdm@4ad1000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x4ad1000 0x0 0x1000>;
			device-name = "tpdm_dlct0_1";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,cmb-element-bits = <64>;
			qcom,cmb-msrs-num = <32>;

			out-ports {
				port {
					dlct0_tpdm1_out: endpoint {
						remote-endpoint =
						<&dlct0_tpda_in27>;
					};
				};
			};
		};

		cti0: cti@4ad2000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x0 0x4ad2000 0x0 0x1000>;
			reg-names = "cti-base";
			device-name = "cti_dlct0";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
		};

		tpda@4ad3000 {
			compatible = "qcom,coresight-tpda", "arm,primecell";
			reg = <0x0 0x4ad3000 0x0 0x1000>;
			device-name = "dlct0-tpda";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				port {
					dlct0_tpda_out: endpoint {
						remote-endpoint =
						<&dlct0_funnel_in0>;
					};
				};
			};

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					dlct0_tpda_in0: endpoint {
						remote-endpoint =
						<&lpass_funnel_out0>;
					};
				};

				port@2 {
					reg = <2>;
					dlct0_tpda_in2: endpoint {
						remote-endpoint =
						<&video_funnel_out0>;
					};
				};

				port@9 {
					reg = <9>;
					dlct0_tpda_in9: endpoint {
						remote-endpoint =
						<&dlct1_funnel_out0>;
					};
				};

				port@13 {
					reg = <19>;
					dlct0_tpda_in19: endpoint {
						remote-endpoint =
						<&prng_tpdm_out>;
					};
				};

				port@14 {
					reg = <20>;
					dlct0_tpda_in20: endpoint {
						remote-endpoint =
						<&gcc_tpdm_out>;
					};
				};

				port@15 {
					reg = <21>;
					dlct0_tpda_in21: endpoint {
						remote-endpoint =
						<&qm_tpdm_out>;
					};
				};

				port@17 {
					reg = <23>;
					dlct0_tpda_in23: endpoint {
						remote-endpoint =
						<&rdpm_tpdm_out>;
					};
				};

				port@19 {
					reg = <25>;
					dlct0_tpda_in25: endpoint {
						remote-endpoint =
						<&pimem_tpdm_out>;
					};
				};

				port@1a {
					reg = <26>;
					dlct0_tpda_in26: endpoint {
						remote-endpoint =
						<&dlct0_tpdm0_out>;
					};
				};

				port@1b {
					reg = <27>;
					dlct0_tpda_in27: endpoint {
						remote-endpoint =
						<&dlct0_tpdm1_out>;
					};
				};
			};
		};

		funnel@4ad4000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x0 0x4ad4000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				port {
					dlct0_funnel_out: endpoint {
						remote-endpoint =
						<&funnel1_in5>;
					};
				};
			};

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					dlct0_funnel_in0: endpoint {
						remote-endpoint =
						<&dlct0_tpda_out>;
					};
				};

				port@1 {
					reg = <1>;
					dlct0_funnel_in1: endpoint {
						remote-endpoint =
						<&lpass_funnel_out1>;
					};
				};

				port@4 {
					reg = <4>;
					dlct0_funnel_in4: endpoint {
						remote-endpoint =
						<&ddr_funnel5_out>;
					};
				};

				port@6 {
					reg = <6>;
					dlct0_funnel_in6: endpoint {
						remote-endpoint =
						<&turing0_funnel_out>;
					};
				};
			};
		};

		cti@4b00000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x0 0x4b00000 0x0 0x1000>;
			device-name = "cti_swao";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
		};

		funnel@4b04000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x0 0x4b04000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				port {
					aoss_funnel_out: endpoint {
						remote-endpoint =
						<&etf0_in>;
					};
				};
			};

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@5 {
					reg = <5>;
					aoss_funnel_in5: endpoint {
						remote-endpoint =
						<&lpi_funnel_out>;
					};
				};

				port@6 {
					reg = <6>;
					aoss_funnel_in6: endpoint {
						remote-endpoint =
						<&aoss_tpda_out>;
					};
				};

				port@7 {
					reg = <7>;
					aoss_funnel_in7: endpoint {
						remote-endpoint =
						<&qdss_funnel_out>;
					};
				};
			};
		};

		tmc_etf: tmc@4b05000 {
			compatible = "arm,coresight-tmc", "arm,primecell";
			reg = <0x0 0x4b05000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				port {
					etf0_out: endpoint {
						remote-endpoint =
						<&swao_rep_in>;
					};
				};
			};

			in-ports {
				port {
					etf0_in: endpoint {
						remote-endpoint =
						<&aoss_funnel_out>;
					};
				};
			};
		};

		replicator@4b06000 {
			compatible = "arm,coresight-dynamic-replicator", "arm,primecell";
			reg = <0x0 0x4b06000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					swao_rep_out0: endpoint {
						remote-endpoint =
						<&qdss_rep_in>;
					};
				};

				port@1 {
					reg = <1>;
					swao_rep_out1: endpoint {
						remote-endpoint =
						<&eud_in>;
					};
				};
			};

			in-ports {
				port {
					swao_rep_in: endpoint {
						remote-endpoint =
						<&etf0_out>;
					};
				};
			};
		};

		tpda@4b08000 {
			compatible = "qcom,coresight-tpda", "arm,primecell";
			reg = <0x0 0x4b08000 0x0 0x1000>;
			device-name = "aoss-tpda";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				port {
					aoss_tpda_out: endpoint {
						remote-endpoint =
						<&aoss_funnel_in6>;
					};
				};
			};

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					aoss_tpda_in0: endpoint {
						remote-endpoint =
						<&aoss_tpdm0_out>;
					};
				};

				port@1 {
					reg = <1>;
					aoss_tpda_in1: endpoint {
						remote-endpoint =
						<&aoss_tpdm1_out>;
					};
				};

				port@2 {
					reg = <2>;
					aoss_tpda_in2: endpoint {
						remote-endpoint =
						<&aoss_tpdm2_out>;
					};
				};

				port@3 {
					reg = <3>;
					aoss_tpda_in3: endpoint {
						remote-endpoint =
						<&aoss_tpdm3_out>;
					};
				};

				port@4 {
					reg = <4>;
					aoss_tpda_in4: endpoint {
						remote-endpoint =
						<&aoss_tpdm4_out>;
					};
				};
			};
		};

		tpdm@4b09000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x4b09000 0x0 0x1000>;
			device-name = "tpdm_aoss_0";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,cmb-element-bits = <64>;
			qcom,cmb-msrs-num = <32>;

			out-ports {
				port {
					aoss_tpdm0_out: endpoint {
						remote-endpoint =
						<&aoss_tpda_in0>;
					};
				};
			};
		};

		tpdm@4b0a000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x4b0a000 0x0 0x1000>;
			device-name = "tpdm_aoss_1";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,cmb-element-bits = <64>;
			qcom,cmb-msrs-num = <32>;

			out-ports {
				port {
					aoss_tpdm1_out: endpoint {
						remote-endpoint =
						<&aoss_tpda_in1>;
					};
				};
			};
		};

		tpdm@4b0b000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x4b0b000 0x0 0x1000>;
			device-name = "tpdm_aoss_2";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,cmb-element-bits = <64>;
			qcom,cmb-msrs-num = <32>;

			out-ports {
				port {
					aoss_tpdm2_out: endpoint {
						remote-endpoint =
						<&aoss_tpda_in2>;
					};
				};
			};
		};

		tpdm@4b0c000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x4b0c000 0x0 0x1000>;
			device-name = "tpdm_aoss_3";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,cmb-element-bits = <64>;
			qcom,cmb-msrs-num = <32>;

			out-ports {
				port {
					aoss_tpdm3_out: endpoint {
						remote-endpoint =
						<&aoss_tpda_in3>;
					};
				};
			};
		};

		tpdm@4b0d000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x4b0d000 0x0 0x1000>;
			device-name = "tpdm_aoss_4";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,dsb-element-bits = <32>;
			qcom,dsb-msrs-num = <32>;

			out-ports {
				port {
					aoss_tpdm4_out: endpoint {
						remote-endpoint =
						<&aoss_tpda_in4>;
					};
				};
			};
		};

		swao_csr: csr@4b11000 {
			compatible = "qcom,coresight-csr";
			reg = <0x0 0x4b11000 0x0 0x1000>,
			      <0x0 0x4b110f8 0x0 0x50>;
			reg-names = "csr-base", "msr-base";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,timestamp-support;
			qcom,msr-support;
			qcom,blk-size = <1>;
		};

		cti@4b13000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x0 0x4b13000 0x0 0x1000>;
			device-name = "cti_aoss";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
		};

		cti@4b41000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x0 0x4b41000 0x0 0x1000>;
			device-name = "cti_lpi_1";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			status = "disabled";
		};

		tpdm@4b46000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x4b46000 0x0 0x1000>;
			device-name = "tpdm_lpi";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,dsb-element-bits = <32>;
			qcom,dsb-msrs-num = <32>;
			status = "disabled";

			out-ports {
				port {
					lpi_tpdm_out: endpoint {
						remote-endpoint =
						<&lpi_funnel_in5>;
					};
				};
			};
		};

		cti@4b4b000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x0 0x4b4b000 0x0 0x1000>;
			device-name = "cti_lpi_0";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			status = "disabled";
		};

		cti@4b82000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x0 0x4b82000 0x0 0x1000>;
			device-name = "cti_turing0_0";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
		};

		funnel@4b83000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x0 0x4b83000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				port {
					turing0_funnel_out: endpoint {
						remote-endpoint =
						<&dlct0_funnel_in6>;
					};
				};
			};

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@4 {
					reg = <4>;
					turing0_funnel_in4: endpoint {
						remote-endpoint =
						<&turing0_etm0_out>;
					};
				};
			};
		};

		cti@4b8b000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x0 0x4b8b000 0x0 0x1000>;
			device-name = "cti_turing0_1";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
		};

		cti@4ba2000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x0 0x4ba2000 0x0 0x1000>;
			device-name = "cti_turing1_0";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
		};

		tpdm@4ba0000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x4ba0000 0x0 0x1000>;
			device-name = "tpdm_turing1";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,dsb-element-bits = <32>;
			qcom,dsb-msrs-num = <32>;

			out-ports {
				port {
					turing1_tpdm_out: endpoint {
						remote-endpoint =
						<&turing1_funnel_in0>;
					};
				};
			};
		};

		funnel@4ba3000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x0 0x4ba3000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					turing1_funnel_out: endpoint {
						remote-endpoint =
						<&gdsp_tpda_in19>;
					};
				};
			};

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					turing1_funnel_in0: endpoint {
						remote-endpoint =
						<&turing1_tpdm_out>;
					};
				};
			};
		};

		cti@4bab000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x0 0x4bab000 0x0 0x1000>;
			device-name = "cti_turing1_1";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
		};

		tpdm@4c10000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x4c10000 0x0 0x1000>;
			device-name = "tpdm_dlct1_0";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,cmb-element-bits = <64>;
			qcom,cmb-msrs-num = <32>;

			out-ports {
				port {
					dlct1_tpdm0_out: endpoint {
						remote-endpoint =
						<&dlct1_funnel_in0>;
					};
				};
			};
		};

		tpdm@4c11000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x4c11000 0x0 0x1000>;
			device-name = "tpdm_dlct1_1";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,cmb-element-bits = <64>;
			qcom,cmb-msrs-num = <32>;

			out-ports {
				port {
					dlct1_tpdm1_out: endpoint {
						remote-endpoint =
						<&dlct1_funnel_in1>;
					};
				};
			};
		};

		funnel@4c12000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x0 0x4c12000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					dlct1_funnel_out0: endpoint {
						remote-endpoint =
						<&dlct0_tpda_in9>;
					};
				};
			};

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					dlct1_funnel_in0: endpoint {
						remote-endpoint =
						<&dlct1_tpdm0_out>;
					};
				};

				port@1 {
					reg = <1>;
					dlct1_funnel_in1: endpoint {
						remote-endpoint =
						<&dlct1_tpdm1_out>;
					};
				};
			};
		};

		funnel@4c24000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x0 0x4c24000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			status = "disabled";

			out-ports {
				port {
					titan_funnel_out: endpoint {
						remote-endpoint =
						<&dlmm_funnel_in1>;
					};
				};
			};
		};

		tpdm@4c40000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x4c40000 0x0 0x1000>;
			device-name= "tpdm_dlhm";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,dsb-element-bits = <32>;
			qcom,dsb-msrs-num = <32>;

			out-ports {
				port {
					dlhm_tpdm_out: endpoint {
						remote-endpoint =
						<&dlhm_tpda_in31>;
					};
				};
			};
		};

		cti@4c41000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x0 0x4c41000 0x0 0x1000>;
			device-name = "cti_dlhm_0";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
		};

		cti@4c42000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x0 0x4c42000 0x0 0x1000>;
			device-name = "cti_dlhm_1";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
		};

		tpda@4c43000 {
			compatible = "qcom,coresight-tpda", "arm,primecell";
			reg = <0x0 0x4c43000 0x0 0x1000>;
			device-name = "dlhm-tpda";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				port {
					dlhm_tpda_out: endpoint {
						remote-endpoint =
						<&dlhm_funnel_in0>;
					};
				};
			};

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@9 {
					reg = <9>;
					dlhm_tpda_in9: endpoint {
						remote-endpoint =
						<&gfx_funnel1_out0>;
					};
				};

				port@1f {
					reg = <31>;
					dlhm_tpda_in31: endpoint {
						remote-endpoint =
						<&dlhm_tpdm_out>;
					};
				};
			};
		};

		funnel@4c44000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x0 0x4c44000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				port {
					dlhm_funnel_out: endpoint {
						remote-endpoint =
						<&funnel1_in6>;
					};
				};
			};

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					dlhm_funnel_in0: endpoint {
						remote-endpoint =
						<&dlhm_tpda_out>;
					};
				};

				port@4 {
					reg = <4>;
					dlhm_funnel_in4: endpoint {
						remote-endpoint =
						<&dlst_funnel_out>;
					};
				};

				port@5 {
					reg = <5>;
					dlhm_funnel_in5: endpoint {
						remote-endpoint =
						<&gdsp_funnel_out>;
					};
				};
			};
		};

		tpdm@4c50000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x4c50000 0x0 0x1000>;
			device-name = "tpdm_dlst";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,dsb-element-bits = <32>;
			qcom,dsb-msrs-num = <32>;

			out-ports {
				port {
					dlst_tpdm_out: endpoint {
						remote-endpoint =
						<&dlst_tpda_in10>;
					};
				};
			};
		};

		cti@4c51000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x0 0x4c51000 0x0 0x1000>;
			device-name = "cti_dlst";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
		};

		tpda@4c52000 {
			compatible = "qcom,coresight-tpda", "arm,primecell";
			reg = <0x0 0x4c52000 0x0 0x1000>;
			device-name = "dlst-tpda";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				port {
					dlst_tpda_out: endpoint {
						remote-endpoint =
						<&dlst_funnel_in0>;
					};
				};
			};

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					dlst_tpda_in0: endpoint {
						remote-endpoint =
						<&sdcc_tpdm_out>;
					};
				};

				port@a {
					reg = <10>;
					dlst_tpda_in10: endpoint {
						remote-endpoint =
						<&dlst_tpdm_out>;
					};
				};
			};
		};

		funnel@4c53000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x0 0x4c53000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				port {
					dlst_funnel_out: endpoint {
						remote-endpoint =
						<&dlhm_funnel_in4>;
					};
				};
			};

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					dlst_funnel_in0: endpoint {
						remote-endpoint =
						<&dlst_tpda_out>;
					};
				};
			};
		};

		tpdm@4c60000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x4c60000 0x0 0x1000>;
			device-name = "tpdm_mdss1";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,dsb-element-bits = <32>;
			qcom,dsb-msrs-num = <32>;
			qcom,cmb-element-bits = <32>;
			qcom,cmb-msrs-num = <32>;
			status = "disabled";

			out-ports {
				port {
					mdss1_tpdm_out: endpoint {
						remote-endpoint =
						<&dlmm_tpda_in8>;
					};
				};
			};
		};

		cti@4c61000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x0 0x4c61000 0x0 0x1000>;
			device-name = "cti_mdss1";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
			status = "disabled";
		};

		tpdm@4c70000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x4c70000 0x0 0x1000>;
			device-name = "tpdm_mdss0";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,dsb-element-bits = <32>;
			qcom,dsb-msrs-num = <32>;
			qcom,cmb-element-bits = <32>;
			qcom,cmb-msrs-num = <32>;
			status = "disabled";

			out-ports {
				port {
					mdss0_tpdm_out: endpoint {
						remote-endpoint =
						<&dlmm_tpda_in5>;
					};
				};
			};
		};

		cti@4c71000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x0 0x4c71000 0x0 0x1000>;
			device-name = "cti_mdss0";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
			status = "disabled";
		};

		tpdm@4e00000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x4e00000 0x0 0x1000>;
			device-name = "tpdm_ddr_3";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,dsb-element-bits = <32>;
			qcom,dsb-msrs-num = <32>;
			qcom,cmb-element-bits = <32>;
			qcom,cmb-msrs-num = <32>;

			out-ports {
				port {
					ddr_tpdm3_out: endpoint {
						remote-endpoint =
						<&ddr_tpda_in4>;
					};
				};
			};
		};

		tpdm@4e01000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x4e01000 0x0 0x1000>;
			device-name = "tpdm_ddr_4";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,cmb-element-bits = <64>;
			qcom,cmb-msrs-num = <32>;

			out-ports {
				port {
					ddr_tpdm4_out: endpoint {
						remote-endpoint =
						<&ddr_tpda_in5>;
					};
				};
			};
		};

		cti@4e02000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x0 0x4e02000 0x0 0x1000>;
			device-name = "cti_ddr_0";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
		};

		tpda@4e03000 {
			compatible = "qcom,coresight-tpda", "arm,primecell";
			reg = <0x0 0x4e03000 0x0 0x1000>;
			device-name = "ddr-tpda";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				port {
					ddr_tpda_out: endpoint {
						remote-endpoint =
						<&ddr_funnel5_in0>;
					};
				};
			};

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					ddr_tpda_in0: endpoint {
						remote-endpoint =
						<&ddr_funnel0_out0>;
					};
				};

				port@1 {
					reg = <1>;
					ddr_tpda_in1: endpoint {
						remote-endpoint =
						<&ddr_funnel1_out0>;
					};
				};

				port@2 {
					reg = <2>;
					ddr_tpda_in2: endpoint {
						remote-endpoint =
						<&ddr_funnel2_out0>;
					};
				};

				port@4 {
					reg = <4>;
					ddr_tpda_in4: endpoint {
						remote-endpoint =
						<&ddr_tpdm3_out>;
					};
				};

				port@5 {
					reg = <5>;
					ddr_tpda_in5: endpoint {
						remote-endpoint =
						<&ddr_tpdm4_out>;
					};
				};
			};
		};

		funnel@4e04000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x0 0x4e04000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				port {
					ddr_funnel5_out: endpoint {
						remote-endpoint =
						<&dlct0_funnel_in4>;
					};
				};
			};

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					ddr_funnel5_in0: endpoint {
						remote-endpoint =
						<&ddr_tpda_out>;
					};
				};

				port@5 {
					reg = <5>;
					ddr_funnel5_in5: endpoint {
						remote-endpoint =
						<&ddr_funnel3_out>;
					};
				};

				port@6 {
					reg = <6>;
					ddr_funnel5_in6: endpoint {
						remote-endpoint =
						<&ddr_funnel4_out>;
					};
				};
			};
		};

		cti@4e0c000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x0 0x4e0c000 0x0 0x1000>;
			device-name = "cti_ddr_1";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
		};

		funnel@4e0d000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x0 0x4e0d000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				port {
					ddr_funnel3_out: endpoint {
						remote-endpoint =
						<&ddr_funnel5_in5>;
					};
				};
			};
		};

		tpdm@4e10000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x4e10000 0x0 0x1000>;
			device-name = "tpdm_ddr_0";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,dsb-element-bits = <32>;
			qcom,dsb-msrs-num = <32>;

			out-ports {
				port {
					ddr_tpdm0_out: endpoint {
						remote-endpoint =
						<&ddr_funnel0_in0>;
					};
				};
			};
		};

		cti@4e11000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x0 0x4e11000 0x0 0x1000>;
			device-name = "cti_ddr_2";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
		};

		funnel@4e12000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x0 0x4e12000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					ddr_funnel0_out0: endpoint {
						remote-endpoint =
						<&ddr_tpda_in0>;
					};
				};
			};

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					ddr_funnel0_in0: endpoint {
						remote-endpoint =
						<&ddr_tpdm0_out>;
					};
				};
			};
		};

		tpdm@4e20000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x4e20000 0x0 0x1000>;
			device-name = "tpdm_ddr_1";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,dsb-element-bits = <32>;
			qcom,dsb-msrs-num = <32>;

			out-ports {
				port {
					ddr_tpdm1_out: endpoint {
						remote-endpoint =
						<&ddr_funnel1_in0>;
					};
				};
			};
		};

		cti@4e21000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x0 0x4e21000 0x0 0x1000>;
			device-name = "cti_ddr_3";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
		};

		funnel@4e22000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x0 0x4e22000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					ddr_funnel1_out0: endpoint {
						remote-endpoint =
						<&ddr_tpda_in1>;
					};
				};
			};

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					ddr_funnel1_in0: endpoint {
						remote-endpoint =
						<&ddr_tpdm1_out>;
					};
				};
			};
		};

		cti@4e34000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x0 0x4e34000 0x0 0x1000>;
			device-name = "cti_ddr_4";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
		};

		funnel@4e35000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x0 0x4e35000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				port {
					ddr_funnel4_out: endpoint {
						remote-endpoint =
						<&ddr_funnel5_in6>;
					};
				};
			};
		};

		tpdm@4e40000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x4e40000 0x0 0x1000>;
			device-name = "tpdm_ddr_2";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,dsb-element-bits = <32>;
			qcom,dsb-msrs-num = <32>;

			out-ports {
				port {
					ddr_tpdm2_out: endpoint {
						remote-endpoint =
						<&ddr_funnel2_in0>;
					};
				};
			};
		};

		cti@4e41000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x0 0x4e41000 0x0 0x1000>;
			device-name = "cti_ddr_5";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
		};

		funnel@4e42000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x0 0x4e42000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					ddr_funnel2_out0: endpoint {
						remote-endpoint =
						<&ddr_tpda_in2>;
					};
				};
			};

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					ddr_funnel2_in0: endpoint {
						remote-endpoint =
						<&ddr_tpdm2_out>;
					};
				};
			};
		};

		etm@6040000 {
			compatible = "arm,primecell";
			reg = <0x0 0x6040000 0x0 0x1000>;
			cpu = <&CPU0>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			arm,coresight-loses-context-with-cpu;
			qcom,skip-power-up;

			out-ports {
				port {
					etm0_out: endpoint {
						remote-endpoint =
						<&apss_funnel0_in0>;
					};
				};
			};
		};

		etm@6140000 {
			compatible = "arm,primecell";
			reg = <0x0 0x6140000 0x0 0x1000>;
			cpu = <&CPU1>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			arm,coresight-loses-context-with-cpu;
			qcom,skip-power-up;

			out-ports {
				port {
					etm1_out: endpoint {
						remote-endpoint =
						<&apss_funnel0_in1>;
					};
				};
			};
		};

		etm@6240000 {
			compatible = "arm,primecell";
			reg = <0x0 0x6240000 0x0 0x1000>;
			cpu = <&CPU2>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			arm,coresight-loses-context-with-cpu;
			qcom,skip-power-up;

			out-ports {
				port {
					etm2_out: endpoint {
						remote-endpoint =
						<&apss_funnel0_in2>;
					};
				};
			};
		};

		etm@6340000 {
			compatible = "arm,primecell";
			reg = <0x0 0x6340000 0x0 0x1000>;
			cpu = <&CPU3>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			arm,coresight-loses-context-with-cpu;
			qcom,skip-power-up;

			out-ports {
				port {
					etm3_out: endpoint {
						remote-endpoint =
						<&apss_funnel0_in3>;
					};
				};
			};
		};

		etm@6440000 {
			compatible = "arm,primecell";
			reg = <0x0 0x6440000 0x0 0x1000>;
			cpu = <&CPU4>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			arm,coresight-loses-context-with-cpu;
			qcom,skip-power-up;

			out-ports {
				port {
					etm4_out: endpoint {
						remote-endpoint =
						<&apss_funnel0_in4>;
					};
				};
			};
		};

		etm@6540000 {
			compatible = "arm,primecell";
			reg = <0x0 0x6540000 0x0 0x1000>;
			cpu = <&CPU5>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			arm,coresight-loses-context-with-cpu;
			qcom,skip-power-up;

			out-ports {
				port {
					etm5_out: endpoint {
						remote-endpoint =
						<&apss_funnel0_in5>;
					};
				};
			};
		};

		etm@6640000 {
			compatible = "arm,primecell";
			reg = <0x0 0x6640000 0x0 0x1000>;
			cpu = <&CPU6>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			arm,coresight-loses-context-with-cpu;
			qcom,skip-power-up;

			out-ports {
				port {
					etm6_out: endpoint {
						remote-endpoint =
						<&apss_funnel0_in6>;
					};
				};
			};
		};

		etm@6740000 {
			compatible = "arm,primecell";
			reg = <0x0 0x6740000 0x0 0x1000>;
			cpu = <&CPU7>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			arm,coresight-loses-context-with-cpu;
			qcom,skip-power-up;

			out-ports {
				port {
					etm7_out: endpoint {
						remote-endpoint =
						<&apss_funnel0_in7>;
					};
				};
			};
		};

		funnel@6800000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x0 0x6800000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				port {
					apss_funnel0_out: endpoint {
						remote-endpoint =
						<&apss_funnel1_in0>;
					};
				};
			};

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					apss_funnel0_in0: endpoint {
						remote-endpoint =
						<&etm0_out>;
					};
				};

				port@1 {
					reg = <1>;
					apss_funnel0_in1: endpoint {
						remote-endpoint =
						<&etm1_out>;
					};
				};

				port@2 {
					reg = <2>;
					apss_funnel0_in2: endpoint {
						remote-endpoint =
						<&etm2_out>;
					};
				};

				port@3 {
					reg = <3>;
					apss_funnel0_in3: endpoint {
						remote-endpoint =
						<&etm3_out>;
					};
				};

				port@4 {
					reg = <4>;
					apss_funnel0_in4: endpoint {
						remote-endpoint =
						<&etm4_out>;
					};
				};

				port@5 {
					reg = <5>;
					apss_funnel0_in5: endpoint {
						remote-endpoint =
						<&etm5_out>;
					};
				};

				port@6 {
					reg = <6>;
					apss_funnel0_in6: endpoint {
						remote-endpoint =
						<&etm6_out>;
					};
				};

				port@7 {
					reg = <7>;
					apss_funnel0_in7: endpoint {
						remote-endpoint =
						<&etm7_out>;
					};
				};
			};
		};

		funnel@6810000 {
			compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
			reg = <0x0 0x6810000 0x0 0x1000>;

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				port {
					apss_funnel1_out: endpoint {
						remote-endpoint =
						<&funnel1_in4>;
					};
				};
			};

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					apss_funnel1_in0: endpoint {
						remote-endpoint =
						<&apss_funnel0_out>;
					};
				};

				port@3 {
					reg = <3>;
					apss_funnel1_in3: endpoint {
						remote-endpoint =
						<&apss_tpda_out>;
					};
				};
			};
		};

		cti@682b000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x0 0x682b000 0x0 0x1000>;
			device-name = "cti_apss_0";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
		};

		tpdm@6860000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x6860000 0x0 0x1000>;
			device-name = "tpdm_apss_3";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,cmb-element-bits = <64>;
			qcom,cmb-msrs-num = <32>;

			out-ports {
				port {
					apss_tpdm3_out: endpoint {
						remote-endpoint =
						<&apss_tpda_in3>;
					};
				};
			};
		};

		tpdm@6861000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x6861000 0x0 0x1000>;
			device-name = "tpdm_apss_4";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,dsb-element-bits = <32>;
			qcom,dsb-msrs-num = <32>;

			out-ports {
				port {
					apss_tpdm4_out: endpoint {
						remote-endpoint =
						<&apss_tpda_in4>;
					};
				};
			};
		};

		cti@6862000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x0 0x6862000 0x0 0x1000>;
			device-name = "cti_apss_1";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
			qcom,extended_cti;
		};

		tpda@6863000 {
			compatible = "qcom,coresight-tpda", "arm,primecell";
			reg = <0x0 0x6863000 0x0 0x1000>;
			device-name = "apss-tpda";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			out-ports {
				port {
					apss_tpda_out: endpoint {
						remote-endpoint =
						<&apss_funnel1_in3>;
					};
				};
			};

			in-ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					apss_tpda_in0: endpoint {
						remote-endpoint =
						<&apss_tpdm0_out>;
					};
				};

				port@1 {
					reg = <1>;
					apss_tpda_in1: endpoint {
						remote-endpoint =
						<&apss_tpdm1_out>;
					};
				};

				port@2 {
					reg = <2>;
					apss_tpda_in2: endpoint {
						remote-endpoint =
						<&apss_tpdm2_out>;
					};
				};

				port@3 {
					reg = <3>;
					apss_tpda_in3: endpoint {
						remote-endpoint =
						<&apss_tpdm3_out>;
					};
				};

				port@4 {
					reg = <4>;
					apss_tpda_in4: endpoint {
						remote-endpoint =
						<&apss_tpdm4_out>;
					};
				};
			};
		};

		tpdm@68a0000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x68a0000 0x0 0x1000>;
			device-name = "tpdm_apss_0";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,cmb-element-bits = <32>;
			qcom,cmb-msrs-num = <32>;

			out-ports {
				port {
					apss_tpdm0_out: endpoint {
						remote-endpoint =
						<&apss_tpda_in0>;
					};
				};
			};
		};

		tpdm@68b0000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x68b0000 0x0 0x1000>;
			device-name = "tpdm_apss_1";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,cmb-element-bits = <32>;
			qcom,cmb-msrs-num = <32>;

			out-ports {
				port {
					apss_tpdm1_out: endpoint {
						remote-endpoint =
						<&apss_tpda_in1>;
					};
				};
			};
		};

		tpdm@68c0000 {
			compatible = "qcom,coresight-tpdm", "arm,primecell";
			reg = <0x0 0x68c0000 0x0 0x1000>;
			device-name = "tpdm_apss_2";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";

			qcom,dsb-element-bits = <32>;
			qcom,dsb-msrs-num = <32>;

			out-ports {
				port {
					apss_tpdm2_out: endpoint {
						remote-endpoint =
						<&apss_tpda_in2>;
					};
				};
			};
		};

		cti@68e0000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x0 0x68e0000 0x0 0x1000>;
			device-name = "cti_apss_2";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
		};

		cti@68f0000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x0 0x68f0000 0x0 0x1000>;
			device-name = "cti_apss_3";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
		};

		cti@6900000 {
			compatible = "arm,coresight-cti", "arm,primecell";
			reg = <0x0 0x6900000 0x0 0x1000>;
			device-name = "cti_apss_4";

			clocks = <&aoss_qmp>;
			clock-names = "apb_pclk";
		};

		usb_0_hsphy: phy@88e4000 {
			compatible = "qcom,sa8775p-usb-hs-phy",
				     "qcom,usb-snps-hs-5nm-phy";
			reg = <0 0x088e4000 0 0x120>;
			clocks = <&rpmhcc RPMH_CXO_CLK>;
			clock-names = "ref";
			resets = <&gcc GCC_USB2_PHY_PRIM_BCR>;

			#phy-cells = <0>;

			status = "disabled";
		};

		usb_0_qmpphy: phy@88e8000 {
			compatible = "qcom,sa8775p-qmp-usb3-uni-phy";
			reg = <0 0x088e8000 0 0x2000>;

			clocks = <&gcc GCC_USB3_PRIM_PHY_AUX_CLK>,
				 <&gcc GCC_USB_CLKREF_EN>,
				 <&gcc GCC_USB3_PRIM_PHY_COM_AUX_CLK>,
				 <&gcc GCC_USB3_PRIM_PHY_PIPE_CLK>;
			clock-names = "aux", "ref", "com_aux", "pipe";

			resets = <&gcc GCC_USB3_PHY_PRIM_BCR>,
				 <&gcc GCC_USB3PHY_PHY_PRIM_BCR>;
			reset-names = "phy", "phy_phy";

			power-domains = <&gcc USB30_PRIM_GDSC>;

			#clock-cells = <0>;
			clock-output-names = "usb3_prim_phy_pipe_clk_src";

			#phy-cells = <0>;

			status = "disabled";
		};

		dc_noc: interconnect-dc-noc@90e0000 {
			compatible = "qcom,sa8775p-dc-noc";
			reg = <0x0 0x090e0000 0x0 0x5080>;
			#interconnect-cells = <2>;
			qcom,bcm-voters = <&apps_bcm_voter>;
		};

		gem_noc: interconnect-gem-noc@9100000 {
			compatible = "qcom,sa8775p-gem-noc";
			reg = <0x0 0x09100000 0x0 0xf6080>;
			#interconnect-cells = <2>;
			qcom,bcm-voters = <&apps_bcm_voter>;
		};

		usb_0: usb@a6f8800 {
			compatible = "qcom,sa8775p-dwc3", "qcom,dwc3";
			reg = <0 0x0a6f8800 0 0x400>;
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;

			clocks = <&gcc GCC_CFG_NOC_USB3_PRIM_AXI_CLK>,
				 <&gcc GCC_USB30_PRIM_MASTER_CLK>,
				 <&gcc GCC_AGGRE_USB3_PRIM_AXI_CLK>,
				 <&gcc GCC_USB30_PRIM_SLEEP_CLK>,
				 <&gcc GCC_USB30_PRIM_MOCK_UTMI_CLK>;
			clock-names = "cfg_noc", "core", "iface", "sleep", "mock_utmi";

			assigned-clocks = <&gcc GCC_USB30_PRIM_MOCK_UTMI_CLK>,
					  <&gcc GCC_USB30_PRIM_MASTER_CLK>;
			assigned-clock-rates = <19200000>, <200000000>;

			interrupts-extended = <&intc GIC_SPI 287 IRQ_TYPE_LEVEL_HIGH>,
					      <&pdc 14 IRQ_TYPE_EDGE_BOTH>,
					      <&pdc 15 IRQ_TYPE_EDGE_BOTH>,
					      <&pdc 12 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "pwr_event",
					  "dp_hs_phy_irq",
					  "dm_hs_phy_irq",
					  "ss_phy_irq";

			power-domains = <&gcc USB30_PRIM_GDSC>;
			required-opps = <&rpmhpd_opp_nom>;

			resets = <&gcc GCC_USB30_PRIM_BCR>;

			interconnects = <&aggre1_noc MASTER_USB3_0 0 &mc_virt SLAVE_EBI1 0>,
					<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_USB3_0 0>;
			interconnect-names = "usb-ddr", "apps-usb";

			wakeup-source;

			status = "disabled";

			usb_0_dwc3: usb@a600000 {
				compatible = "snps,dwc3";
				reg = <0 0x0a600000 0 0xe000>;
				interrupts = <GIC_SPI 292 IRQ_TYPE_LEVEL_HIGH>;
				iommus = <&apps_smmu 0x080 0x0>;
				phys = <&usb_0_hsphy>, <&usb_0_qmpphy>;
				phy-names = "usb2-phy", "usb3-phy";
			};
		};

		usb_1_hsphy: phy@88e6000 {
			compatible = "qcom,sa8775p-usb-hs-phy",
				     "qcom,usb-snps-hs-5nm-phy";
			reg = <0 0x088e6000 0 0x120>;
			clocks = <&gcc GCC_USB_CLKREF_EN>;
			clock-names = "ref";
			resets = <&gcc GCC_USB2_PHY_SEC_BCR>;

			#phy-cells = <0>;

			status = "disabled";
		};

		usb_1_qmpphy: phy@88ea000 {
			compatible = "qcom,sa8775p-qmp-usb3-uni-phy";
			reg = <0 0x088ea000 0 0x2000>;

			clocks = <&gcc GCC_USB3_SEC_PHY_AUX_CLK>,
				 <&gcc GCC_USB_CLKREF_EN>,
				 <&gcc GCC_USB3_SEC_PHY_COM_AUX_CLK>,
				 <&gcc GCC_USB3_SEC_PHY_PIPE_CLK>;
			clock-names = "aux", "ref", "com_aux", "pipe";

			resets = <&gcc GCC_USB3_PHY_SEC_BCR>,
				 <&gcc GCC_USB3PHY_PHY_SEC_BCR>;
			reset-names = "phy", "phy_phy";

			power-domains = <&gcc USB30_SEC_GDSC>;

			#clock-cells = <0>;
			clock-output-names = "usb3_sec_phy_pipe_clk_src";

			#phy-cells = <0>;

			status = "disabled";
		};

		usb_1: usb@a8f8800 {
			compatible = "qcom,sa8775p-dwc3", "qcom,dwc3";
			reg = <0 0x0a8f8800 0 0x400>;
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;

			clocks = <&gcc GCC_CFG_NOC_USB3_SEC_AXI_CLK>,
				 <&gcc GCC_USB30_SEC_MASTER_CLK>,
				 <&gcc GCC_AGGRE_USB3_SEC_AXI_CLK>,
				 <&gcc GCC_USB30_SEC_SLEEP_CLK>,
				 <&gcc GCC_USB30_SEC_MOCK_UTMI_CLK>;
			clock-names = "cfg_noc", "core", "iface", "sleep", "mock_utmi";

			assigned-clocks = <&gcc GCC_USB30_SEC_MOCK_UTMI_CLK>,
					  <&gcc GCC_USB30_SEC_MASTER_CLK>;
			assigned-clock-rates = <19200000>, <200000000>;

			interrupts-extended = <&intc GIC_SPI 352 IRQ_TYPE_LEVEL_HIGH>,
					      <&pdc 8 IRQ_TYPE_EDGE_BOTH>,
					      <&pdc 7 IRQ_TYPE_EDGE_BOTH>,
					      <&pdc 13 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "pwr_event",
					  "dp_hs_phy_irq",
					  "dm_hs_phy_irq",
					  "ss_phy_irq";

			power-domains = <&gcc USB30_SEC_GDSC>;
			required-opps = <&rpmhpd_opp_nom>;

			resets = <&gcc GCC_USB30_SEC_BCR>;

			interconnects = <&aggre1_noc MASTER_USB3_1 0 &mc_virt SLAVE_EBI1 0>,
					<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_USB3_1 0>;
			interconnect-names = "usb-ddr", "apps-usb";

			wakeup-source;

			status = "disabled";

			usb_1_dwc3: usb@a800000 {
				compatible = "snps,dwc3";
				reg = <0 0x0a800000 0 0xe000>;
				interrupts = <GIC_SPI 349 IRQ_TYPE_LEVEL_HIGH>;
				iommus = <&apps_smmu 0x0a0 0x0>;
				phys = <&usb_1_hsphy>, <&usb_1_qmpphy>;
				phy-names = "usb2-phy", "usb3-phy";
			};
		};

		usb_2_hsphy: phy@88e7000 {
			compatible = "qcom,sa8775p-usb-hs-phy",
				     "qcom,usb-snps-hs-5nm-phy";
			reg = <0 0x088e7000 0 0x120>;
			clocks = <&gcc GCC_USB_CLKREF_EN>;
			clock-names = "ref";
			resets = <&gcc GCC_USB3_PHY_TERT_BCR>;

			#phy-cells = <0>;

			status = "disabled";
		};

		usb_2: usb@a4f8800 {
			compatible = "qcom,sa8775p-dwc3", "qcom,dwc3";
			reg = <0 0x0a4f8800 0 0x400>;
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;

			clocks = <&gcc GCC_CFG_NOC_USB2_PRIM_AXI_CLK>,
				 <&gcc GCC_USB20_MASTER_CLK>,
				 <&gcc GCC_AGGRE_USB2_PRIM_AXI_CLK>,
				 <&gcc GCC_USB20_SLEEP_CLK>,
				 <&gcc GCC_USB20_MOCK_UTMI_CLK>;
			clock-names = "cfg_noc", "core", "iface", "sleep", "mock_utmi";

			assigned-clocks = <&gcc GCC_USB20_MOCK_UTMI_CLK>,
					  <&gcc GCC_USB20_MASTER_CLK>;
			assigned-clock-rates = <19200000>, <200000000>;

			interrupts-extended = <&intc GIC_SPI 444 IRQ_TYPE_LEVEL_HIGH>,
					      <&pdc 10 IRQ_TYPE_EDGE_BOTH>,
					      <&pdc 9 IRQ_TYPE_EDGE_BOTH>;
			interrupt-names = "pwr_event",
					  "dp_hs_phy_irq",
					  "dm_hs_phy_irq";

			power-domains = <&gcc USB20_PRIM_GDSC>;
			required-opps = <&rpmhpd_opp_nom>;

			resets = <&gcc GCC_USB20_PRIM_BCR>;

			interconnects = <&aggre1_noc MASTER_USB2 0 &mc_virt SLAVE_EBI1 0>,
					<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_USB2 0>;
			interconnect-names = "usb-ddr", "apps-usb";

			wakeup-source;

			status = "disabled";

			usb_2_dwc3: usb@a400000 {
				compatible = "snps,dwc3";
				reg = <0 0x0a400000 0 0xe000>;
				interrupts = <GIC_SPI 442 IRQ_TYPE_LEVEL_HIGH>;
				iommus = <&apps_smmu 0x020 0x0>;
				phys = <&usb_2_hsphy>;
				phy-names = "usb2-phy";
			};
		};

		tcsr_mutex: hwlock@1f40000 {
			compatible = "qcom,tcsr-mutex";
			reg = <0x0 0x01f40000 0x0 0x20000>;
			#hwlock-cells = <1>;
		};

		gpucc: clock-controller@3d90000 {
			compatible = "qcom,sa8775p-gpucc";
			reg = <0x0 0x03d90000 0x0 0xa000>;
			clocks = <&rpmhcc RPMH_CXO_CLK>,
				 <&gcc GCC_GPU_GPLL0_CLK_SRC>,
				 <&gcc GCC_GPU_GPLL0_DIV_CLK_SRC>;
			clock-names = "bi_tcxo",
				      "gcc_gpu_gpll0_clk_src",
				      "gcc_gpu_gpll0_div_clk_src";
			#clock-cells = <1>;
			#reset-cells = <1>;
			#power-domain-cells = <1>;
		};

		adreno_smmu: iommu@3da0000 {
			compatible = "qcom,sa8775p-smmu-500", "qcom,adreno-smmu",
				     "qcom,smmu-500", "arm,mmu-500";
			reg = <0x0 0x03da0000 0x0 0x20000>;
			#iommu-cells = <2>;
			#global-interrupts = <2>;
			dma-coherent;
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;
			power-domains = <&gpucc GPU_CC_CX_GDSC>;
			clocks = <&gcc GCC_GPU_MEMNOC_GFX_CLK>,
				 <&gcc GCC_GPU_SNOC_DVM_GFX_CLK>,
				 <&gpucc GPU_CC_AHB_CLK>,
				 <&gpucc GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK>,
				 <&gpucc GPU_CC_CX_GMU_CLK>,
				 <&gpucc GPU_CC_HUB_CX_INT_CLK>,
				 <&gpucc GPU_CC_HUB_AON_CLK>;
			clock-names = "gcc_gpu_memnoc_gfx_clk",
				      "gcc_gpu_snoc_dvm_gfx_clk",
				      "gpu_cc_ahb_clk",
				      "gpu_cc_hlos1_vote_gpu_smmu_clk",
				      "gpu_cc_cx_gmu_clk",
				      "gpu_cc_hub_cx_int_clk",
				      "gpu_cc_hub_aon_clk";
			interrupts = <GIC_SPI 673 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 674 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 678 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 679 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 680 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 681 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 682 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 683 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 684 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 685 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 686 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 687 IRQ_TYPE_LEVEL_HIGH>;

			gfx_0_tbu: gfx_0_tbu@3dd1000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x0 0x3dd1000 0x0 0x1000>;
				reg-names = "base";
				qcom,stream-id-range = <0x0 0x400>;
			};

			gfx_1_tbu: gfx_1_tbu@3dd9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x0 0x3dd9000 0x0 0x1000>;
				reg-names = "base";
				qcom,stream-id-range = <0x400 0x400>;
			};
		};

		serdes0: phy@8901000 {
			compatible = "qcom,sa8775p-dwmac-sgmii-phy";
			reg = <0x0 0x08901000 0x0 0xe10>;
			clocks = <&gcc GCC_SGMI_CLKREF_EN>;
			clock-names = "sgmi_ref";
			#phy-cells = <0>;
			status = "disabled";
		};

		serdes1: phy@8902000 {
			compatible = "qcom,sa8775p-dwmac-sgmii-phy";
			reg = <0x0 0x08902000 0x0 0xe10>;
			clocks = <&gcc GCC_SGMI_CLKREF_EN>;
			clock-names = "sgmi_ref";
			#phy-cells = <0>;
			status = "disabled";
		};

		pmu@9091000 {
			compatible = "qcom,sa8775p-llcc-bwmon", "qcom,sc7280-llcc-bwmon";
			reg = <0x0 0x9091000 0x0 0x1000>;
			interrupts = <GIC_SPI 620 IRQ_TYPE_LEVEL_HIGH>;
			interconnects = <&mc_virt MASTER_LLCC 3 &mc_virt SLAVE_EBI1 3>;

			operating-points-v2 = <&llcc_bwmon_opp_table>;

			llcc_bwmon_opp_table: opp-table {
				compatible = "operating-points-v2";

				opp-0 {
					opp-peak-kBps = <762000>;
				};

				opp-1 {
					opp-peak-kBps = <1720000>;
				};

				opp-2 {
					opp-peak-kBps = <2086000>;
				};

				opp-3 {
					opp-peak-kBps = <2601000>;
				};

				opp-4 {
					opp-peak-kBps = <2929000>;
				};

				opp-5 {
					opp-peak-kBps = <5931000>;
				};

				opp-6 {
					opp-peak-kBps = <6515000>;
				};

				opp-7 {
					opp-peak-kBps = <7984000>;
				};

				opp-8 {
					opp-peak-kBps = <10437000>;
				};

				opp-9 {
					opp-peak-kBps = <12195000>;
				};
			};
		};

		pmu@90b5400 {
			compatible = "qcom,sa8775p-cpu-bwmon", "qcom,sdm845-bwmon";
			reg = <0x0 0x90B5400 0x0 0x600>;
			interrupts = <GIC_SPI 581 IRQ_TYPE_LEVEL_HIGH>;
			interconnects = <&gem_noc MASTER_APPSS_PROC 3 &gem_noc SLAVE_LLCC 3>;

			operating-points-v2 = <&cpu_bwmon_opp_table>;
		};

		pmu@90b6400 {
			compatible = "qcom,sa8775p-cpu-bwmon", "qcom,sdm845-bwmon";
			reg = <0x0 0x90B6400 0x0 0x600>;
			interrupts = <GIC_SPI 581 IRQ_TYPE_LEVEL_HIGH>;
			interconnects = <&gem_noc MASTER_APPSS_PROC 3 &gem_noc SLAVE_LLCC 3>;

			operating-points-v2 = <&cpu_bwmon_opp_table>;
		};

		llcc: system-cache-controller@9200000 {
			compatible = "qcom,sa8775p-llcc";
			reg = <0x0 0x09200000 0x0 0x80000>,
			      <0x0 0x09300000 0x0 0x80000>,
			      <0x0 0x09400000 0x0 0x80000>,
			      <0x0 0x09500000 0x0 0x80000>,
			      <0x0 0x09600000 0x0 0x80000>,
			      <0x0 0x09700000 0x0 0x80000>,
			      <0x0 0x09a00000 0x0 0x80000>;
			reg-names = "llcc0_base",
				    "llcc1_base",
				    "llcc2_base",
				    "llcc3_base",
				    "llcc4_base",
				    "llcc5_base",
				    "llcc_broadcast_base";
			interrupts = <GIC_SPI 580 IRQ_TYPE_LEVEL_HIGH>;
			status = "disabled";
		};

		videocc: clock-controller@abf0000 {
			compatible = "qcom,sa8775p-videocc";
			reg = <0x0 0x0abf0000 0x0 0x10000>;
			clocks = <&gcc GCC_VIDEO_AHB_CLK>,
				 <&rpmhcc RPMH_CXO_CLK>,
				 <&rpmhcc RPMH_CXO_CLK_A>,
				 <&sleep_clk>;
			power-domains = <&rpmhpd SA8775P_MMCX>;
			required-opps = <&rpmhpd_opp_low_svs>;
			#clock-cells = <1>;
			#reset-cells = <1>;
			#power-domain-cells = <1>;
		};

		camcc: clock-controller@ade0000 {
			compatible = "qcom,sa8775p-camcc";
			reg = <0x0 0x0ade0000 0x0 0x20000>;
			clocks = <&gcc GCC_CAMERA_AHB_CLK>,
				 <&rpmhcc RPMH_CXO_CLK>,
				 <&rpmhcc RPMH_CXO_CLK_A>,
				 <&sleep_clk>;
			power-domains = <&rpmhpd SA8775P_MMCX>;
			required-opps = <&rpmhpd_opp_low_svs>;
			#clock-cells = <1>;
			#reset-cells = <1>;
			#power-domain-cells = <1>;
		};

		dispcc0: clock-controller@af00000 {
			compatible = "qcom,sa8775p-dispcc0";
			reg = <0x0 0x0af00000 0x0 0x20000>;
			clocks = <&gcc GCC_DISP_AHB_CLK>,
				 <&rpmhcc RPMH_CXO_CLK>,
				 <&rpmhcc RPMH_CXO_CLK_A>,
				 <&sleep_clk>,
				 <0>, <0>, <0>, <0>,
				 <0>, <0>, <0>, <0>;
			power-domains = <&rpmhpd SA8775P_MMCX>;
			required-opps = <&rpmhpd_opp_low_svs>;
			#clock-cells = <1>;
			#reset-cells = <1>;
			#power-domain-cells = <1>;
		};

		pdc: interrupt-controller@b220000 {
			compatible = "qcom,sa8775p-pdc", "qcom,pdc";
			reg = <0x0 0x0b220000 0x0 0x30000>,
			      <0x0 0x17c000f0 0x0 0x64>;
			qcom,pdc-ranges = <0 480 40>,
					  <40 140 14>,
					  <54 263 1>,
					  <55 306 4>,
					  <59 312 3>,
					  <62 374 2>,
					  <64 434 2>,
					  <66 438 2>,
					  <70 520 1>,
					  <73 523 1>,
					  <118 568 6>,
					  <124 609 3>,
					  <159 638 1>,
					  <160 720 3>,
					  <169 728 30>,
					  <199 416 2>,
					  <201 449 1>,
					  <202 89 1>,
					  <203 451 1>,
					  <204 462 1>,
					  <205 264 1>,
					  <206 579 1>,
					  <207 653 1>,
					  <208 656 1>,
					  <209 659 1>,
					  <210 122 1>,
					  <211 699 1>,
					  <212 705 1>,
					  <213 450 1>,
					  <214 643 2>,
					  <216 646 5>,
					  <221 390 5>,
					  <226 700 2>,
					  <228 440 1>,
					  <229 663 1>,
					  <230 524 2>,
					  <232 612 3>,
					  <235 723 5>;
			#interrupt-cells = <2>;
			interrupt-parent = <&intc>;
			interrupt-controller;
		};

		aoss_qmp: power-management@c300000 {
			compatible = "qcom,sa8775p-aoss-qmp", "qcom,aoss-qmp";
			reg = <0x0 0x0c300000 0x0 0x400>;
			interrupts-extended = <&ipcc IPCC_CLIENT_AOP
					       IPCC_MPROC_SIGNAL_GLINK_QMP
					       IRQ_TYPE_EDGE_RISING>;
			mboxes = <&ipcc IPCC_CLIENT_AOP IPCC_MPROC_SIGNAL_GLINK_QMP>;
			#clock-cells = <0>;
		};

		spmi_bus: spmi@c440000 {
			compatible = "qcom,spmi-pmic-arb";
			reg = <0x0 0x0c440000 0x0 0x1100>,
			      <0x0 0x0c600000 0x0 0x2000000>,
			      <0x0 0x0e600000 0x0 0x100000>,
			      <0x0 0x0e700000 0x0 0xa0000>,
			      <0x0 0x0c40a000 0x0 0x26000>;
			reg-names = "core",
				    "chnls",
				    "obsrvr",
				    "intr",
				    "cnfg";
			qcom,channel = <0>;
			qcom,ee = <0>;
			interrupts-extended = <&pdc 1 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "periph_irq";
			interrupt-controller;
			#interrupt-cells = <4>;
			#address-cells = <2>;
			#size-cells = <0>;
		};

		tlmm: pinctrl@f000000 {
			compatible = "qcom,sa8775p-tlmm";
			reg = <0x0 0x0f000000 0x0 0x1000000>;
			interrupts = <GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH>;
			gpio-controller;
			#gpio-cells = <2>;
			interrupt-controller;
			#interrupt-cells = <2>;
			gpio-ranges = <&tlmm 0 0 149>;
			wakeup-parent = <&pdc>;
		};

		sram: sram@146d8000 {
			compatible = "qcom,sa8775p-imem", "syscon", "simple-mfd";
			reg = <0x0 0x146d8000 0x0 0x1000>;

			#address-cells = <1>;
			#size-cells = <1>;

			ranges = <0x0 0x0 0x146d8000 0x1000>;

			pil@94c {
				compatible = "qcom,pil-reloc-info";
				reg = <0x94c 0xc8>;
			};
		};

		apps_smmu: iommu@15000000 {
			compatible = "qcom,sa8775p-smmu-500", "qcom,smmu-500", "arm,mmu-500";
			reg = <0x0 0x15000000 0x0 0x100000>;
			#iommu-cells = <2>;
			#global-interrupts = <2>;
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;
			dma-coherent;

			interrupts = <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 181 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 182 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 183 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 184 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 185 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 186 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 187 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 188 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 189 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 190 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 191 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 192 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 315 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 316 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 317 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 318 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 319 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 320 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 321 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 322 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 323 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 324 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 325 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 326 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 327 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 328 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 329 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 330 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 331 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 332 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 333 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 334 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 335 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 336 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 337 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 338 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 339 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 340 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 341 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 342 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 343 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 344 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 345 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 395 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 396 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 397 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 398 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 399 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 400 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 401 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 402 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 403 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 404 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 405 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 406 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 407 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 408 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 409 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 418 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 419 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 412 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 421 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 706 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 423 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 424 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 425 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 689 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 690 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 691 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 692 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 693 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 694 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 695 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 696 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 410 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 411 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 420 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 413 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 422 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 707 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 708 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 709 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 710 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 711 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 414 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 712 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 713 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 714 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 715 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 912 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 911 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 910 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 909 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 908 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 907 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 906 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 905 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 904 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 903 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 902 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 901 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 900 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 899 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 898 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 897 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 896 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 895 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 894 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 893 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 892 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 891 IRQ_TYPE_LEVEL_HIGH>;

			anoc_1_tbu: anoc_1_tbu@15189000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x0 0x15189000 0x0 0x1000>;
				reg-names = "base";
				qcom,stream-id-range = <0x0 0x400>;
			};

			anoc_2_tbu: anoc_2_tbu@15191000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x0 0x15191000 0x0 0x1000>;
				reg-names = "base";
				qcom,stream-id-range = <0x400 0x400>;
			};

			mmnoc_sf_0_tbu: mmnoc_sf_0_tbu@15199000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x0 0x15199000 0x0 0x1000>;
				reg-names = "base";
				qcom,stream-id-range = <0x800 0x400>;
			};

			mmnoc_sf_1_tbu: mmnoc_sf_1_tbu@151a1000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x0 0x151a1000 0x0 0x1000>;
				reg-names = "base";
				qcom,stream-id-range = <0xc00 0x400>;
			};

			mdp_00_tbu: mdp_00_tbu@151a9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x0 0x151a9000 0x0 0x1000>;
				reg-names = "base";
				qcom,stream-id-range = <0x1000 0x400>;
			};

			mdp_01_tbu: mdp_01_tbu@151b1000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x0 0x151b1000 0x0 0x1000>;
				reg-names = "base";
				qcom,stream-id-range = <0x1400 0x400>;
			};

			mdp_10_tbu: mdp_10_tbu@151b9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x0 0x151b9000 0x0 0x1000>;
				reg-names = "base";
				qcom,stream-id-range = <0x1800 0x400>;
			};

			mdp_11_tbu: mdp_11_tbu@151c1000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x0 0x151c1000 0x0 0x1000>;
				reg-names = "base";
				qcom,stream-id-range = <0x1c00 0x400>;
			};

			nsp_00_tbu: nsp_00_tbu@151c9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x0 0x151c9000 0x0 0x1000>;
				reg-names = "base";
				qcom,stream-id-range = <0x2000 0x400>;
			};

			nsp_01_tbu: nsp_01_tbu@151d1000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x0 0x151d1000 0x0 0x1000>;
				reg-names = "base";
				qcom,stream-id-range = <0x2400 0x400>;
			};

			nsp_10_tbu: nsp_10_tbu@151d9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x0 0x151d9000 0x0 0x1000>;
				reg-names = "base";
				qcom,stream-id-range = <0x2800 0x400>;
			};

			nsp_11_tbu: nsp_11_tbu@151e1000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x0 0x151e1000 0x0 0x1000>;
				reg-names = "base";
				qcom,stream-id-range = <0x2c00 0x400>;
			};

			lpass_tbu: lpass_tbu@151e9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x0 0x151e9000 0x0 0x1000>;
				reg-names = "base";
				qcom,stream-id-range = <0x3000 0x400>;
			};

			cam_tbu: cam_tbu@151f1000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x0 0x151f1000 0x0 0x1000>;
				reg-names = "base";
				qcom,stream-id-range = <0x3400 0x400>;
			};

			gpdsp_sail_ss_tbu: gpdsp_sail_ss_tbu@151f9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x0 0x151f9000 0x0 0x1000>;
				reg-names = "base";
				qcom,stream-id-range = <0x3800 0x400>;
			};
		};

		pcie_smmu: iommu@15200000 {
			compatible = "qcom,sa8775p-smmu-500", "qcom,smmu-500", "arm,mmu-500";
			reg = <0x0 0x15200000 0x0 0x80000>;
			#iommu-cells = <2>;
			#global-interrupts = <2>;
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;
			dma-coherent;

			interrupts = <GIC_SPI 920 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 921 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 925 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 926 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 927 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 928 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 950 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 951 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 952 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 953 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 954 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 955 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 956 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 957 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 958 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 885 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 886 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 887 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 888 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 820 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 822 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 823 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 310 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 446 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 447 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 452 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 840 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 841 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 842 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 843 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 844 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 845 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 846 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 847 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 848 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 849 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 802 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 803 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 804 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 805 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 806 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 807 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 808 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 809 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 810 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 811 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 812 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 813 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 814 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 836 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 837 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 838 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 839 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 854 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 855 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 856 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 790 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 791 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 792 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 793 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 794 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 795 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 796 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 639 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 640 IRQ_TYPE_LEVEL_HIGH>;

			pcie_0_tbu: pcie_0_tbu@152f9000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0x0 0x152f9000 0x0 0x1000>;
				reg-names = "base";
				qcom,stream-id-range = <0x0 0x440>;
			};
		};

		intc: interrupt-controller@17a00000 {
			compatible = "arm,gic-v3";
			reg = <0x0 0x17a00000 0x0 0x10000>,     /* GICD */
			      <0x0 0x17a60000 0x0 0x100000>;    /* GICR * 8 */
			interrupt-controller;
			#interrupt-cells = <3>;
			interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
			#redistributor-regions = <1>;
			redistributor-stride = <0x0 0x20000>;
		};

		watchdog@17c10000 {
			compatible = "qcom,apss-wdt-sa8775p", "qcom,kpss-wdt";
			reg = <0x0 0x17c10000 0x0 0x1000>;
			clocks = <&sleep_clk>;
			interrupts = <GIC_SPI 0 IRQ_TYPE_EDGE_RISING>;
		};

		memtimer: timer@17c20000 {
			compatible = "arm,armv7-timer-mem";
			reg = <0x0 0x17c20000 0x0 0x1000>;
			ranges = <0x0 0x0 0x0 0x20000000>;
			#address-cells = <1>;
			#size-cells = <1>;

			frame@17c21000 {
				reg = <0x17c21000 0x1000>,
				      <0x17c22000 0x1000>;
				interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
				frame-number = <0>;
			};

			frame@17c23000 {
				reg = <0x17c23000 0x1000>;
				interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
				frame-number = <1>;
				status = "disabled";
			};

			frame@17c25000 {
				reg = <0x17c25000 0x1000>;
				interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
				frame-number = <2>;
				status = "disabled";
			};

			frame@17c27000 {
				reg = <0x17c27000 0x1000>;
				interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
				frame-number = <3>;
				status = "disabled";
			};

			frame@17c29000 {
				reg = <0x17c29000 0x1000>;
				interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
				frame-number = <4>;
				status = "disabled";
			};

			frame@17c2b000 {
				reg = <0x17c2b000 0x1000>;
				interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
				frame-number = <5>;
				status = "disabled";
			};

			frame@17c2d000 {
				reg = <0x17c2d000 0x1000>;
				interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
				frame-number = <6>;
				status = "disabled";
			};
		};

		apps_rsc: rsc@18200000 {
			compatible = "qcom,rpmh-rsc";
			reg = <0x0 0x18200000 0x0 0x10000>,
			      <0x0 0x18210000 0x0 0x10000>,
			      <0x0 0x18220000 0x0 0x10000>;
			reg-names = "drv-0", "drv-1", "drv-2";
			interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>,
			      <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>,
			      <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;
			qcom,tcs-offset = <0xd00>;
			qcom,drv-id = <2>;
			qcom,tcs-config = <ACTIVE_TCS 2>,
					  <SLEEP_TCS 3>,
					  <WAKE_TCS 3>,
					  <CONTROL_TCS 0>;
			label = "apps_rsc";

			apps_bcm_voter: bcm-voter {
				compatible = "qcom,bcm-voter";
			};

			rpmhcc: clock-controller {
				compatible = "qcom,sa8775p-rpmh-clk";
				#clock-cells = <1>;
				clock-names = "xo";
				clocks = <&xo_board_clk>;
			};

			rpmhpd: power-controller {
				compatible = "qcom,sa8775p-rpmhpd";
				#power-domain-cells = <1>;
				operating-points-v2 = <&rpmhpd_opp_table>;

				rpmhpd_opp_table: opp-table {
					compatible = "operating-points-v2";

					rpmhpd_opp_ret: opp-0 {
						opp-level = <RPMH_REGULATOR_LEVEL_RETENTION>;
					};

					rpmhpd_opp_min_svs: opp-1 {
						opp-level = <RPMH_REGULATOR_LEVEL_MIN_SVS>;
					};

					rpmhpd_opp_low_svs: opp2 {
						opp-level = <RPMH_REGULATOR_LEVEL_LOW_SVS>;
					};

					rpmhpd_opp_svs: opp3 {
						opp-level = <RPMH_REGULATOR_LEVEL_SVS>;
					};

					rpmhpd_opp_svs_l1: opp-4 {
						opp-level = <RPMH_REGULATOR_LEVEL_SVS_L1>;
					};

					rpmhpd_opp_nom: opp-5 {
						opp-level = <RPMH_REGULATOR_LEVEL_NOM>;
					};

					rpmhpd_opp_nom_l1: opp-6 {
						opp-level = <RPMH_REGULATOR_LEVEL_NOM_L1>;
					};

					rpmhpd_opp_nom_l2: opp-7 {
						opp-level = <RPMH_REGULATOR_LEVEL_NOM_L2>;
					};

					rpmhpd_opp_turbo: opp-8 {
						opp-level = <RPMH_REGULATOR_LEVEL_TURBO>;
					};

					rpmhpd_opp_turbo_l1: opp-9 {
						opp-level = <RPMH_REGULATOR_LEVEL_TURBO_L1>;
					};
				};
			};
		};

		cpufreq_hw: cpufreq@18591000 {
			compatible = "qcom,sa8775p-cpufreq-epss",
				     "qcom,cpufreq-epss";
			reg = <0x0 0x18591000 0x0 0x1000>,
			      <0x0 0x18593000 0x0 0x1000>;
			reg-names = "freq-domain0", "freq-domain1";

			clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GCC_GPLL0>;
			clock-names = "xo", "alternate";

			#freq-domain-cells = <1>;
		};

		dispcc1: clock-controller@22100000 {
			compatible = "qcom,sa8775p-dispcc1";
			reg = <0x0 0x22100000 0x0 0x20000>;
			clocks = <&gcc GCC_DISP_AHB_CLK>,
				 <&rpmhcc RPMH_CXO_CLK>,
				 <&rpmhcc RPMH_CXO_CLK_A>,
				 <&sleep_clk>,
				 <0>, <0>, <0>, <0>,
				 <0>, <0>, <0>, <0>;
			power-domains = <&rpmhpd SA8775P_MMCX>;
			required-opps = <&rpmhpd_opp_low_svs>;
			#clock-cells = <1>;
			#reset-cells = <1>;
			#power-domain-cells = <1>;
		};

		ethernet1: ethernet@23000000 {
			compatible = "qcom,sa8775p-ethqos";
			reg = <0x0 0x23000000 0x0 0x10000>,
			      <0x0 0x23016000 0x0 0x100>;
			reg-names = "stmmaceth", "rgmii";

			interrupts = <GIC_SPI 929 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "macirq";

			clocks = <&gcc GCC_EMAC1_AXI_CLK>,
				 <&gcc GCC_EMAC1_SLV_AHB_CLK>,
				 <&gcc GCC_EMAC1_PTP_CLK>,
				 <&gcc GCC_EMAC1_PHY_AUX_CLK>;
			clock-names = "stmmaceth",
				      "pclk",
				      "ptp_ref",
				      "phyaux";

			power-domains = <&gcc EMAC1_GDSC>;

			phys = <&serdes1>;
			phy-names = "serdes";

			iommus = <&apps_smmu 0x140 0xf>;

			snps,tso;
			snps,pbl = <32>;
			rx-fifo-depth = <16384>;
			tx-fifo-depth = <16384>;

			status = "disabled";
		};

		ethernet0: ethernet@23040000 {
			compatible = "qcom,sa8775p-ethqos";
			reg = <0x0 0x23040000 0x0 0x10000>,
			      <0x0 0x23056000 0x0 0x100>;
			reg-names = "stmmaceth", "rgmii";

			interrupts = <GIC_SPI 946 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "macirq";

			clocks = <&gcc GCC_EMAC0_AXI_CLK>,
				 <&gcc GCC_EMAC0_SLV_AHB_CLK>,
				 <&gcc GCC_EMAC0_PTP_CLK>,
				 <&gcc GCC_EMAC0_PHY_AUX_CLK>;
			clock-names = "stmmaceth",
				      "pclk",
				      "ptp_ref",
				      "phyaux";

			power-domains = <&gcc EMAC0_GDSC>;

			phys = <&serdes0>;
			phy-names = "serdes";

			iommus = <&apps_smmu 0x120 0xf>;

			snps,tso;
			snps,pbl = <32>;
			rx-fifo-depth = <16384>;
			tx-fifo-depth = <16384>;

			status = "disabled";
		};

		nspa_noc: interconnect-nspa-noc@260c0000 {
			compatible = "qcom,sa8775p-nspa-noc";
			reg = <0x0 0x260c0000 0x0 0x16080>;
			#interconnect-cells = <2>;
			qcom,bcm-voters = <&apps_bcm_voter>;
		};

		nspb_noc: interconnect-nspb-noc@2a0c0000 {
			compatible = "qcom,sa8775p-nspb-noc";
			reg = <0x0 0x2a0c0000 0x0 0x16080>;
			#interconnect-cells = <2>;
			qcom,bcm-voters = <&apps_bcm_voter>;
		};
	};

	tcsr: syscon@1fc0000 {
		compatible = "syscon";
		reg = <0x0 0x1fc0000 0x0 0x30000>;
	};

	arch_timer: timer {
		compatible = "arm,armv8-timer";
		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>;
	};

	turing0-etm0 {
		compatible = "qcom,coresight-remote-etm";
		device-name = "turing_etm0";

		qcom,inst-id = <13>;
		atid = <38 39>;

		out-ports {
			port {
				turing0_etm0_out: endpoint {
					remote-endpoint =
					<&turing0_funnel_in4>;
				};
			};
		};
	};

	pcie0: pci@1c00000{
		compatible = "qcom,pcie-sa8775p";
		reg = <0x0 0x01c00000 0x0 0x3000>,
		      <0x0 0x40000000 0x0 0xf20>,
		      <0x0 0x40000f20 0x0 0xa8>,
		      <0x0 0x40001000 0x0 0x4000>,
		      <0x0 0x40100000 0x0 0x100000>,
		      <0x0 0x01c03000 0x0 0x1000>;
		reg-names = "parf", "dbi", "elbi", "atu", "config", "mhi";
		device_type = "pci";

		#address-cells = <3>;
		#size-cells = <2>;
		ranges = <0x01000000 0x0 0x00000000 0x0 0x40200000 0x0 0x100000>,
			 <0x02000000 0x0 0x40300000 0x0 0x40300000 0x0 0x1fd00000>;
		bus-range = <0x00 0xff>;

		dma-coherent;

		linux,pci-domain = <0>;
		num-lanes = <2>;

		interrupts = <GIC_SPI 307 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 308 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 309 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 312 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 313 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 314 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 374 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 375 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "msi0", "msi1", "msi2", "msi3",
				  "msi4", "msi5", "msi6", "msi7";
		#interrupt-cells = <1>;
		interrupt-map-mask = <0 0 0 0x7>;
		interrupt-map = <0 0 0 1 &intc GIC_SPI 434 IRQ_TYPE_LEVEL_HIGH>,
				<0 0 0 2 &intc GIC_SPI 435 IRQ_TYPE_LEVEL_HIGH>,
				<0 0 0 3 &intc GIC_SPI 438 IRQ_TYPE_LEVEL_HIGH>,
				<0 0 0 4 &intc GIC_SPI 439 IRQ_TYPE_LEVEL_HIGH>;

		clocks = <&gcc GCC_PCIE_0_AUX_CLK>,
			 <&gcc GCC_PCIE_0_CFG_AHB_CLK>,
			 <&gcc GCC_PCIE_0_MSTR_AXI_CLK>,
			 <&gcc GCC_PCIE_0_SLV_AXI_CLK>,
			 <&gcc GCC_PCIE_0_SLV_Q2A_AXI_CLK>;

		clock-names = "aux",
			      "cfg",
			      "bus_master",
			      "bus_slave",
			      "slave_q2a";

		assigned-clocks = <&gcc GCC_PCIE_0_AUX_CLK>;
		assigned-clock-rates = <19200000>;

		interconnects = <&pcie_anoc MASTER_PCIE_0 0 &mc_virt SLAVE_EBI1 0>,
				<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_PCIE_0 0>;
		interconnect-names = "pcie-mem", "cpu-pcie";

		iommu-map = <0x0 &pcie_smmu 0x0000 0x1>,
			    <0x100 &pcie_smmu 0x0001 0x1>;

		resets = <&gcc GCC_PCIE_0_BCR>;
		reset-names = "pci";
		power-domains = <&gcc PCIE_0_GDSC>;

		phys = <&pcie0_phy>;
		phy-names = "pciephy";

		status = "disabled";

		pcieport0: pcie@0 {
			device_type = "pci";
			reg = <0x0 0x0 0x0 0x0 0x0>;
			#address-cells = <3>;
			#size-cells = <2>;
			ranges;
			bus-range = <0x01 0xff>;
		};
	};

	pcie0_phy: phy@1c04000 {
		compatible = "qcom,sa8775p-qmp-gen4x2-pcie-phy";
		reg = <0x0 0x1c04000 0x0 0x2000>;

		clocks = <&gcc GCC_PCIE_0_AUX_CLK>,
			 <&gcc GCC_PCIE_0_CFG_AHB_CLK>,
			 <&gcc GCC_PCIE_CLKREF_EN>,
			 <&gcc GCC_PCIE_0_PHY_RCHNG_CLK>,
			 <&gcc GCC_PCIE_0_PIPE_CLK>,
			 <&gcc GCC_PCIE_0_PIPEDIV2_CLK>,
			 <&gcc GCC_PCIE_0_PHY_AUX_CLK>;

		clock-names = "aux", "cfg_ahb", "ref", "rchng", "pipe",
			      "pipediv2", "phy_aux";

		assigned-clocks = <&gcc GCC_PCIE_0_PHY_RCHNG_CLK>;
		assigned-clock-rates = <100000000>;

		resets = <&gcc GCC_PCIE_0_PHY_BCR>;
		reset-names = "phy";

		#clock-cells = <0>;
		clock-output-names = "pcie_0_pipe_clk";

		#phy-cells = <0>;

		status = "disabled";
	};

	pcie1: pci@1c10000{
		compatible = "qcom,pcie-sa8775p";
		reg = <0x0 0x01c10000 0x0 0x3000>,
		      <0x0 0x60000000 0x0 0xf20>,
		      <0x0 0x60000f20 0x0 0xa8>,
		      <0x0 0x60001000 0x0 0x4000>,
		      <0x0 0x60100000 0x0 0x100000>,
		      <0x0 0x01c13000 0x0 0x1000>;
		reg-names = "parf", "dbi", "elbi", "atu", "config", "mhi";
		device_type = "pci";

		#address-cells = <3>;
		#size-cells = <2>;
		ranges = <0x01000000 0x0 0x00000000 0x0 0x60200000 0x0 0x100000>,
			 <0x02000000 0x0 0x60300000 0x0 0x60300000 0x0 0x1fd00000>;
		bus-range = <0x00 0xff>;

		dma-coherent;

		linux,pci-domain = <1>;
		num-lanes = <4>;

		interrupts = <GIC_SPI 519 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "msi0", "msi1", "msi2", "msi3",
				  "msi4", "msi5", "msi6", "msi7";
		#interrupt-cells = <1>;
		interrupt-map-mask = <0 0 0 0x7>;
		interrupt-map = <0 0 0 1 &intc GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>,
				<0 0 0 2 &intc GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>,
				<0 0 0 3 &intc GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH>,
				<0 0 0 4 &intc GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH>;

		clocks = <&gcc GCC_PCIE_1_AUX_CLK>,
			 <&gcc GCC_PCIE_1_CFG_AHB_CLK>,
			 <&gcc GCC_PCIE_1_MSTR_AXI_CLK>,
			 <&gcc GCC_PCIE_1_SLV_AXI_CLK>,
			 <&gcc GCC_PCIE_1_SLV_Q2A_AXI_CLK>;

		clock-names = "aux",
			      "cfg",
			      "bus_master",
			      "bus_slave",
			      "slave_q2a";

		assigned-clocks = <&gcc GCC_PCIE_1_AUX_CLK>;
		assigned-clock-rates = <19200000>;

		interconnects = <&pcie_anoc MASTER_PCIE_1 0 &mc_virt SLAVE_EBI1 0>,
				<&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_PCIE_1 0>;
		interconnect-names = "pcie-mem", "cpu-pcie";

		iommu-map = <0x0 &pcie_smmu 0x0080 0x1>,
			    <0x100 &pcie_smmu 0x0081 0x1>;

		resets = <&gcc GCC_PCIE_1_BCR>;
		reset-names = "pci";
		power-domains = <&gcc PCIE_1_GDSC>;

		phys = <&pcie1_phy>;
		phy-names = "pciephy";

		status = "disabled";
	};

	pcie1_phy: phy@1c14000 {
		compatible = "qcom,sa8775p-qmp-gen4x4-pcie-phy";
		reg = <0x0 0x1c14000 0x0 0x4000>;

		clocks = <&gcc GCC_PCIE_1_AUX_CLK>,
			 <&gcc GCC_PCIE_1_CFG_AHB_CLK>,
			 <&gcc GCC_PCIE_CLKREF_EN>,
			 <&gcc GCC_PCIE_1_PHY_RCHNG_CLK>,
			 <&gcc GCC_PCIE_1_PIPE_CLK>,
			 <&gcc GCC_PCIE_1_PIPEDIV2_CLK>,
			 <&gcc GCC_PCIE_1_PHY_AUX_CLK>;

		clock-names = "aux", "cfg_ahb", "ref", "rchng", "pipe",
			      "pipediv2", "phy_aux";

		assigned-clocks = <&gcc GCC_PCIE_1_PHY_RCHNG_CLK>;
		assigned-clock-rates = <100000000>;

		resets = <&gcc GCC_PCIE_1_PHY_BCR>;
		reset-names = "phy";

		#clock-cells = <0>;
		clock-output-names = "pcie_1_pipe_clk";

		#phy-cells = <0>;

		status = "disabled";
	};
};
