#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Nov 11 06:41:52 2025
# Process ID: 2963080
# Current directory: /mnt/vault1/mfaroo19/quantum-net-final/area-opt
# Command line: vivado -mode batch -source run.tcl -log vivado.log
# Log file: /mnt/vault1/mfaroo19/quantum-net-final/area-opt/vivado.log
# Journal file: /mnt/vault1/mfaroo19/quantum-net-final/area-opt/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 2999.993 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source run.tcl
# create_project area-opt-classifier ./area-opt-classifer -part xczu7ev-ffvc1156-2-e -force
# add_files -fileset sources_1 -norecurse ./readout_ip.sv ./sum_signed.sv
# add_files -fileset sources_1 -norecurse "./logicnets"
# set_property include_dirs "logicnets/" [current_fileset]
# read_xdc ./constraints.xdc
# set_property top nn_classifier_wrapper [current_fileset]
# launch_runs synth_1 -jobs 4
CRITICAL WARNING: [filemgmt 20-742] The top module "nn_classifier_wrapper" specified for this project can not be validated. The current project is using automatic hierarchy update mode, and hence a new suitable replacement top will be automatically selected. If this is not desired, please change the hierarchy update mode to one of the manual compile order modes first, and then set top to any desired value.
Resolution: To switch to manual update order go to the Sources view, right-click on any node in the hierarchy and in the context menu select: 'Hierarchy Update' option 'No Update' or run the following Tcl Command: set_property source_mgmt_mode None [current_project] (which is the Manual Compile Order mode).
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Nov 11 06:42:01 2025] Launched synth_1...
Run output will be captured here: /mnt/vault1/mfaroo19/quantum-net-final/area-opt/area-opt-classifer/area-opt-classifier.runs/synth_1/runme.log
# wait_on_run synth_1
[Tue Nov 11 06:42:01 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log logicnet.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source logicnet.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source logicnet.tcl -notrace
Command: synth_design -top logicnet -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2963297
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3036.504 ; gain = 238.832 ; free physical = 56629 ; free virtual = 203966
Synthesis current peak Physical Memory [PSS] (MB): peak = 2291.090; parent = 2142.766; children = 148.324
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.551; parent = 3040.477; children = 973.074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'logicnet' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/logicnet.v:1]
INFO: [Synth 8-6157] synthesizing module 'myreg' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/myreg.v:1]
	Parameter DataWidth bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myreg' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/myreg.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N0' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N0.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N0' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N0.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N1' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N1' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N1.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N2' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N2' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N2.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N3' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N3' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N3.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N4' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N4' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N4.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N5' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N5' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N5.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N6' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N6.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N6' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N6.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N7' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N7.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N7' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N7.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N8' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N8' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N8.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N9' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N9.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N9' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N9.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N10' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N10.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N10' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N10.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N11' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N11.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N11' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N11.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N12' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N12.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N12' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N12.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N13' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N13.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N13' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N13.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N14' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N14.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N14' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N14.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N15' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N15.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N15' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N15.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N16' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N16.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N16' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N16.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N17' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N17.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N17' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N17.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N18' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N18.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N18' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N18.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N19' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N19.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N19' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N19.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N20' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N20.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N20' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N20.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N21' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N21.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N21' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N21.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N22' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N22.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N22' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N22.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N23' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N23.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N23' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N23.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N24' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N24.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N24' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N24.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0.v:1]
INFO: [Synth 8-6157] synthesizing module 'myreg__parameterized0' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/myreg.v:1]
	Parameter DataWidth bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myreg__parameterized0' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/myreg.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N0' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N0.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N0' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N0.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N1' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N1' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N1.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N2' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N2' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N2.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N3' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N3' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N3.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N4' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N4' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N4.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N5' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N5' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N5.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N6' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N6.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N6' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N6.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N7' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N7.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N7' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N7.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N8' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N8' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N8.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N9' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N9.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N9' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N9.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N10' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N10.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N10' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N10.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N11' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N11.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N11' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N11.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N12' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N12.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N12' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N12.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N13' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N13.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N13' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N13.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N14' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N14.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N14' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N14.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N15' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N15.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N15' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N15.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N16' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N16.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N16' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N16.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N17' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N17.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N17' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N17.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N18' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N18.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N18' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N18.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N19' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N19.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N19' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N19.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1.v:1]
INFO: [Synth 8-6157] synthesizing module 'myreg__parameterized1' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/myreg.v:1]
	Parameter DataWidth bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myreg__parameterized1' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/myreg.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer2' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer2.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer2_N0' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer2_N0.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer2_N0' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer2_N0.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer2_N1' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer2_N1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer2_N1' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer2_N1.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer2_N2' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer2_N2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer2_N2' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer2_N2.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer2_N3' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer2_N3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer2_N3' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer2_N3.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer2_N4' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer2_N4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer2_N4' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer2_N4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer2' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer2.v:1]
INFO: [Synth 8-6157] synthesizing module 'myreg__parameterized2' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/myreg.v:1]
	Parameter DataWidth bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myreg__parameterized2' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/myreg.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer3' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer3.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer3_N0' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer3_N0.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer3_N0' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer3_N0.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer3' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'logicnet' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/logicnet.v:1]
WARNING: [Synth 8-7129] Port M0[17] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[16] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[14] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[13] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[11] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[4] in module layer2 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3114.441 ; gain = 316.770 ; free physical = 56548 ; free virtual = 203886
Synthesis current peak Physical Memory [PSS] (MB): peak = 2291.090; parent = 2142.766; children = 148.324
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4087.520; parent = 3114.445; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3132.254 ; gain = 334.582 ; free physical = 56548 ; free virtual = 203886
Synthesis current peak Physical Memory [PSS] (MB): peak = 2291.090; parent = 2142.766; children = 148.324
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4105.332; parent = 3132.258; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3132.254 ; gain = 334.582 ; free physical = 56548 ; free virtual = 203886
Synthesis current peak Physical Memory [PSS] (MB): peak = 2291.090; parent = 2142.766; children = 148.324
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4105.332; parent = 3132.258; children = 973.074
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3132.254 ; gain = 0.000 ; free physical = 56554 ; free virtual = 203892
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'ap_clk'. [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/constraints.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports ap_clk]'. [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/constraints.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3290.973 ; gain = 0.000 ; free physical = 56582 ; free virtual = 203919
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3290.973 ; gain = 0.000 ; free physical = 56582 ; free virtual = 203919
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3290.973 ; gain = 493.301 ; free physical = 56643 ; free virtual = 203978
Synthesis current peak Physical Memory [PSS] (MB): peak = 2291.090; parent = 2142.766; children = 148.324
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4232.035; parent = 3258.961; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3290.973 ; gain = 493.301 ; free physical = 56643 ; free virtual = 203978
Synthesis current peak Physical Memory [PSS] (MB): peak = 2291.090; parent = 2142.766; children = 148.324
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4232.035; parent = 3258.961; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 3290.973 ; gain = 493.301 ; free physical = 56643 ; free virtual = 203978
Synthesis current peak Physical Memory [PSS] (MB): peak = 2291.090; parent = 2142.766; children = 148.324
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4232.035; parent = 3258.961; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 3290.973 ; gain = 493.301 ; free physical = 56634 ; free virtual = 203970
Synthesis current peak Physical Memory [PSS] (MB): peak = 2291.090; parent = 2142.766; children = 148.324
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4232.035; parent = 3258.961; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3290.973 ; gain = 493.301 ; free physical = 56685 ; free virtual = 204025
Synthesis current peak Physical Memory [PSS] (MB): peak = 2291.090; parent = 2142.766; children = 148.324
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4232.035; parent = 3258.961; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+---------------------------------+---------------+----------------+
|Module Name | RTL Object                      | Depth x Width | Implemented As | 
+------------+---------------------------------+---------------+----------------+
|layer0_N0   | M1r                             | 64x1          | LUT            | 
|layer0_N1   | M1r                             | 64x1          | LUT            | 
|layer0_N2   | M1r                             | 64x1          | LUT            | 
|layer0_N3   | M1r                             | 64x1          | LUT            | 
|layer0_N4   | M1r                             | 64x1          | LUT            | 
|layer0_N5   | M1r                             | 64x1          | LUT            | 
|layer0_N6   | M1r                             | 64x1          | LUT            | 
|layer0_N7   | M1r                             | 64x1          | LUT            | 
|layer0_N8   | M1r                             | 64x1          | LUT            | 
|layer0_N9   | M1r                             | 64x1          | LUT            | 
|layer0_N10  | M1r                             | 64x1          | LUT            | 
|layer0_N11  | M1r                             | 64x1          | LUT            | 
|layer0_N12  | M1r                             | 64x1          | LUT            | 
|layer0_N13  | M1r                             | 64x1          | LUT            | 
|layer0_N14  | M1r                             | 64x1          | LUT            | 
|layer0_N15  | M1r                             | 64x1          | LUT            | 
|layer0_N16  | M1r                             | 64x1          | LUT            | 
|layer0_N17  | M1r                             | 64x1          | LUT            | 
|layer0_N18  | M1r                             | 64x1          | LUT            | 
|layer0_N19  | M1r                             | 64x1          | LUT            | 
|layer0_N20  | M1r                             | 64x1          | LUT            | 
|layer0_N21  | M1r                             | 64x1          | LUT            | 
|layer0_N22  | M1r                             | 64x1          | LUT            | 
|layer0_N23  | M1r                             | 64x1          | LUT            | 
|layer0_N24  | M1r                             | 64x1          | LUT            | 
|layer1_N0   | M1r                             | 64x1          | LUT            | 
|layer1_N1   | M1r                             | 64x1          | LUT            | 
|layer1_N2   | M1r                             | 64x1          | LUT            | 
|layer1_N3   | M1r                             | 64x1          | LUT            | 
|layer1_N4   | M1r                             | 64x1          | LUT            | 
|layer1_N5   | M1r                             | 64x1          | LUT            | 
|layer1_N6   | M1r                             | 64x1          | LUT            | 
|layer1_N7   | M1r                             | 64x1          | LUT            | 
|layer1_N8   | M1r                             | 64x1          | LUT            | 
|layer1_N9   | M1r                             | 64x1          | LUT            | 
|layer1_N10  | M1r                             | 64x1          | LUT            | 
|layer1_N11  | M1r                             | 64x1          | LUT            | 
|layer1_N12  | M1r                             | 64x1          | LUT            | 
|layer1_N13  | M1r                             | 64x1          | LUT            | 
|layer1_N14  | M1r                             | 64x1          | LUT            | 
|layer1_N15  | M1r                             | 64x1          | LUT            | 
|layer1_N16  | M1r                             | 64x1          | LUT            | 
|layer1_N17  | M1r                             | 64x1          | LUT            | 
|layer1_N18  | M1r                             | 64x1          | LUT            | 
|layer1_N19  | M1r                             | 64x1          | LUT            | 
|layer2_N0   | M1r                             | 64x1          | LUT            | 
|layer2_N1   | M1r                             | 64x1          | LUT            | 
|layer2_N2   | M1r                             | 64x1          | LUT            | 
|layer2_N3   | M1r                             | 64x1          | LUT            | 
|layer2_N4   | M1r                             | 64x1          | LUT            | 
|layer3_N0   | M1r                             | 32x2          | LUT            | 
|logicnet    | layer3_inst/layer3_N0_inst/M1r  | 32x2          | LUT            | 
|logicnet    | layer0_inst/layer0_N3_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N0_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N1_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N2_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N3_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N4_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N5_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N6_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N7_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N8_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N10_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N11_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N12_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N13_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N14_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N15_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N16_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N17_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N18_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer1_inst/layer1_N19_inst/M1r | 64x1          | LUT            | 
|logicnet    | layer2_inst/layer2_N0_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer2_inst/layer2_N1_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer2_inst/layer2_N2_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer2_inst/layer2_N3_inst/M1r  | 64x1          | LUT            | 
|logicnet    | layer2_inst/layer2_N4_inst/M1r  | 64x1          | LUT            | 
+------------+---------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 3681.316 ; gain = 883.645 ; free physical = 56283 ; free virtual = 203623
Synthesis current peak Physical Memory [PSS] (MB): peak = 2866.466; parent = 2718.144; children = 148.324
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4654.395; parent = 3681.320; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 3681.316 ; gain = 883.645 ; free physical = 56283 ; free virtual = 203623
Synthesis current peak Physical Memory [PSS] (MB): peak = 2866.583; parent = 2718.261; children = 148.324
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4654.395; parent = 3681.320; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 3700.348 ; gain = 902.676 ; free physical = 56237 ; free virtual = 203577
Synthesis current peak Physical Memory [PSS] (MB): peak = 2867.048; parent = 2718.726; children = 148.324
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4673.426; parent = 3700.352; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 3706.285 ; gain = 908.613 ; free physical = 56265 ; free virtual = 203605
Synthesis current peak Physical Memory [PSS] (MB): peak = 2867.267; parent = 2718.944; children = 148.324
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4679.363; parent = 3706.289; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 3706.285 ; gain = 908.613 ; free physical = 56265 ; free virtual = 203605
Synthesis current peak Physical Memory [PSS] (MB): peak = 2867.282; parent = 2718.960; children = 148.324
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4679.363; parent = 3706.289; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 3706.285 ; gain = 908.613 ; free physical = 56265 ; free virtual = 203605
Synthesis current peak Physical Memory [PSS] (MB): peak = 2867.298; parent = 2718.976; children = 148.324
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4679.363; parent = 3706.289; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 3706.285 ; gain = 908.613 ; free physical = 56268 ; free virtual = 203607
Synthesis current peak Physical Memory [PSS] (MB): peak = 2867.360; parent = 2719.038; children = 148.324
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4679.363; parent = 3706.289; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 3706.285 ; gain = 908.613 ; free physical = 56268 ; free virtual = 203608
Synthesis current peak Physical Memory [PSS] (MB): peak = 2867.360; parent = 2719.038; children = 148.324
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4679.363; parent = 3706.289; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 3706.285 ; gain = 908.613 ; free physical = 56270 ; free virtual = 203610
Synthesis current peak Physical Memory [PSS] (MB): peak = 2867.376; parent = 2719.054; children = 148.324
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4679.363; parent = 3706.289; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     2|
|4     |LUT4 |     4|
|5     |LUT5 |    17|
|6     |LUT6 |    20|
|7     |FDRE |    69|
|8     |IBUF |    28|
|9     |OBUF |     2|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 3706.285 ; gain = 908.613 ; free physical = 56270 ; free virtual = 203610
Synthesis current peak Physical Memory [PSS] (MB): peak = 2867.407; parent = 2719.085; children = 148.324
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4679.363; parent = 3706.289; children = 973.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 3706.285 ; gain = 749.895 ; free physical = 56283 ; free virtual = 203623
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 3706.293 ; gain = 908.613 ; free physical = 56284 ; free virtual = 203624
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3713.223 ; gain = 0.000 ; free physical = 56403 ; free virtual = 203743
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3763.984 ; gain = 0.000 ; free physical = 56379 ; free virtual = 203719
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 29 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 28 instances

Synth Design complete, checksum: 5c74bfbc
INFO: [Common 17-83] Releasing license: Synthesis
137 Infos, 8 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 3763.984 ; gain = 2060.500 ; free physical = 56379 ; free virtual = 203719
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/mnt/vault1/mfaroo19/quantum-net-final/area-opt/area-opt-classifer/area-opt-classifier.runs/synth_1/logicnet.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file logicnet_utilization_synth.rpt -pb logicnet_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 11 06:42:43 2025...
[Tue Nov 11 06:42:48 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 1734.379 ; gain = 0.000 ; free physical = 58805 ; free virtual = 206140
# launch_runs impl_1 -jobs 4
[Tue Nov 11 06:42:48 2025] Launched impl_1...
Run output will be captured here: /mnt/vault1/mfaroo19/quantum-net-final/area-opt/area-opt-classifer/area-opt-classifier.runs/impl_1/runme.log
# wait_on_run impl_1
[Tue Nov 11 06:42:48 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log logicnet.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source logicnet.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source logicnet.tcl -notrace
Command: link_design -top logicnet -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2800.148 ; gain = 0.000 ; free physical = 57257 ; free virtual = 204591
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'ap_clk'. [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/constraints.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports ap_clk]'. [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/constraints.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2856.176 ; gain = 0.000 ; free physical = 57268 ; free virtual = 204603
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 28 instances

7 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2856.176 ; gain = 1148.691 ; free physical = 57268 ; free virtual = 204603
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2920.207 ; gain = 64.031 ; free physical = 57272 ; free virtual = 204606

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 86596129

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:02 . Memory (MB): peak = 3239.051 ; gain = 318.844 ; free physical = 57113 ; free virtual = 204448

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 86596129

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3512.973 ; gain = 0.000 ; free physical = 56895 ; free virtual = 204230
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 86596129

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3512.973 ; gain = 0.000 ; free physical = 56895 ; free virtual = 204230
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 86596129

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3512.973 ; gain = 0.000 ; free physical = 56895 ; free virtual = 204230
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 86596129

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3544.988 ; gain = 32.016 ; free physical = 56895 ; free virtual = 204230
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 86596129

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3544.988 ; gain = 32.016 ; free physical = 56895 ; free virtual = 204230
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 86596129

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3544.988 ; gain = 32.016 ; free physical = 56895 ; free virtual = 204230
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3544.988 ; gain = 0.000 ; free physical = 56895 ; free virtual = 204230
Ending Logic Optimization Task | Checksum: 86596129

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3544.988 ; gain = 32.016 ; free physical = 56895 ; free virtual = 204230

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 86596129

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3544.988 ; gain = 0.000 ; free physical = 56895 ; free virtual = 204230

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 86596129

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3544.988 ; gain = 0.000 ; free physical = 56895 ; free virtual = 204230

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3544.988 ; gain = 0.000 ; free physical = 56895 ; free virtual = 204230
Ending Netlist Obfuscation Task | Checksum: 86596129

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3544.988 ; gain = 0.000 ; free physical = 56895 ; free virtual = 204230
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/mnt/vault1/mfaroo19/quantum-net-final/area-opt/area-opt-classifer/area-opt-classifier.runs/impl_1/logicnet_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file logicnet_drc_opted.rpt -pb logicnet_drc_opted.pb -rpx logicnet_drc_opted.rpx
Command: report_drc -file logicnet_drc_opted.rpt -pb logicnet_drc_opted.pb -rpx logicnet_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /mnt/vault1/mfaroo19/quantum-net-final/area-opt/area-opt-classifer/area-opt-classifier.runs/impl_1/logicnet_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3600.949 ; gain = 0.000 ; free physical = 56832 ; free virtual = 204165
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 29e4a16d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3600.949 ; gain = 0.000 ; free physical = 56832 ; free virtual = 204165
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3600.949 ; gain = 0.000 ; free physical = 56832 ; free virtual = 204165

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 850e462f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3600.949 ; gain = 0.000 ; free physical = 56832 ; free virtual = 204166

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 108bcc445

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 4069.453 ; gain = 468.504 ; free physical = 56470 ; free virtual = 203804

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 108bcc445

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 4069.453 ; gain = 468.504 ; free physical = 56470 ; free virtual = 203804
Phase 1 Placer Initialization | Checksum: 108bcc445

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 4069.453 ; gain = 468.504 ; free physical = 56470 ; free virtual = 203804

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1083dfd7b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 4069.453 ; gain = 468.504 ; free physical = 56470 ; free virtual = 203804

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1083dfd7b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4069.453 ; gain = 468.504 ; free physical = 56470 ; free virtual = 203804

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1083dfd7b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4184.812 ; gain = 583.863 ; free physical = 56352 ; free virtual = 203686

Phase 2.1.1.4 PBP: Add part constraints
Phase 2.1.1.4 PBP: Add part constraints | Checksum: 1083dfd7b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4184.812 ; gain = 583.863 ; free physical = 56352 ; free virtual = 203686
Phase 2.1.1 Partition Driven Placement | Checksum: 1083dfd7b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4184.812 ; gain = 583.863 ; free physical = 56352 ; free virtual = 203686
Phase 2.1 Floorplanning | Checksum: 1083dfd7b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4184.812 ; gain = 583.863 ; free physical = 56352 ; free virtual = 203686

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1083dfd7b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4184.812 ; gain = 583.863 ; free physical = 56352 ; free virtual = 203686

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1083dfd7b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4184.812 ; gain = 583.863 ; free physical = 56355 ; free virtual = 203689

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 1312df58d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 4333.844 ; gain = 732.895 ; free physical = 56443 ; free virtual = 203778
Phase 2 Global Placement | Checksum: 1312df58d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 4333.844 ; gain = 732.895 ; free physical = 56443 ; free virtual = 203778

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1312df58d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 4333.844 ; gain = 732.895 ; free physical = 56449 ; free virtual = 203784

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1312df58d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 4333.844 ; gain = 732.895 ; free physical = 56449 ; free virtual = 203784

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 11d01de8e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 4333.844 ; gain = 732.895 ; free physical = 56449 ; free virtual = 203784

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 9651b287

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 4333.844 ; gain = 732.895 ; free physical = 56449 ; free virtual = 203784

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 119c807e5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 4333.844 ; gain = 732.895 ; free physical = 56449 ; free virtual = 203784
Phase 3.3.3 Slice Area Swap | Checksum: 119c807e5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 4333.844 ; gain = 732.895 ; free physical = 56449 ; free virtual = 203784
Phase 3.3 Small Shape DP | Checksum: 8cfff9ee

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 4333.844 ; gain = 732.895 ; free physical = 56449 ; free virtual = 203784

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 8cfff9ee

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 4333.844 ; gain = 732.895 ; free physical = 56465 ; free virtual = 203799

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 8cfff9ee

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 4333.844 ; gain = 732.895 ; free physical = 56461 ; free virtual = 203795
Phase 3 Detail Placement | Checksum: 8cfff9ee

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 4333.844 ; gain = 732.895 ; free physical = 56461 ; free virtual = 203795

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 8cfff9ee

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 4333.844 ; gain = 732.895 ; free physical = 56438 ; free virtual = 203772
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4349.844 ; gain = 0.000 ; free physical = 56532 ; free virtual = 203867

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11970c417

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 4349.844 ; gain = 748.895 ; free physical = 56538 ; free virtual = 203873

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 11970c417

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 4349.844 ; gain = 748.895 ; free physical = 56538 ; free virtual = 203873
Phase 4.3 Placer Reporting | Checksum: 11970c417

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 4349.844 ; gain = 748.895 ; free physical = 56538 ; free virtual = 203873

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4349.844 ; gain = 0.000 ; free physical = 56538 ; free virtual = 203873

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 4349.844 ; gain = 748.895 ; free physical = 56538 ; free virtual = 203873
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ea82f51e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 4349.844 ; gain = 748.895 ; free physical = 56538 ; free virtual = 203873
Ending Placer Task | Checksum: 1cff9b8cc

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 4349.844 ; gain = 748.895 ; free physical = 56538 ; free virtual = 203873
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 4349.844 ; gain = 748.895 ; free physical = 56679 ; free virtual = 204013
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4349.844 ; gain = 0.000 ; free physical = 56667 ; free virtual = 204004
INFO: [Common 17-1381] The checkpoint '/mnt/vault1/mfaroo19/quantum-net-final/area-opt/area-opt-classifer/area-opt-classifier.runs/impl_1/logicnet_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file logicnet_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.31 . Memory (MB): peak = 4349.844 ; gain = 0.000 ; free physical = 56618 ; free virtual = 203953
INFO: [runtcl-4] Executing : report_utilization -file logicnet_utilization_placed.rpt -pb logicnet_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file logicnet_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4349.844 ; gain = 0.000 ; free physical = 56596 ; free virtual = 203931
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 4862.961 ; gain = 513.117 ; free physical = 56009 ; free virtual = 203344
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 4862.961 ; gain = 513.117 ; free physical = 56009 ; free virtual = 203344
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4878.969 ; gain = 8.004 ; free physical = 55999 ; free virtual = 203337
INFO: [Common 17-1381] The checkpoint '/mnt/vault1/mfaroo19/quantum-net-final/area-opt/area-opt-classifer/area-opt-classifier.runs/impl_1/logicnet_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 67f6f1e5 ConstDB: 0 ShapeSum: db91fcbe RouteDB: 8c70ca29
Nodegraph reading from file.  Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.74 . Memory (MB): peak = 4894.977 ; gain = 0.000 ; free physical = 55866 ; free virtual = 203202
Post Restoration Checksum: NetGraph: 99c4fdc1 NumContArr: 114ac4fd Constraints: 7af0caf1 Timing: 0
Phase 1 Build RT Design | Checksum: 126008daf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4894.977 ; gain = 0.000 ; free physical = 55848 ; free virtual = 203185

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 126008daf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4894.977 ; gain = 0.000 ; free physical = 55793 ; free virtual = 203130

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 126008daf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4894.977 ; gain = 0.000 ; free physical = 55793 ; free virtual = 203130

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: ad27e81b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4952.152 ; gain = 57.176 ; free physical = 55671 ; free virtual = 203007

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 100
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 100
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: ad27e81b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4952.152 ; gain = 57.176 ; free physical = 55684 ; free virtual = 203021

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: ad27e81b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4952.152 ; gain = 57.176 ; free physical = 55684 ; free virtual = 203021
Phase 3 Initial Routing | Checksum: 2717b714a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4952.152 ; gain = 57.176 ; free physical = 55684 ; free virtual = 203019

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 12a688067

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4952.152 ; gain = 57.176 ; free physical = 55690 ; free virtual = 203026
Phase 4 Rip-up And Reroute | Checksum: 12a688067

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4952.152 ; gain = 57.176 ; free physical = 55690 ; free virtual = 203026

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 12a688067

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4952.152 ; gain = 57.176 ; free physical = 55690 ; free virtual = 203026

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 12a688067

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4952.152 ; gain = 57.176 ; free physical = 55690 ; free virtual = 203026
Phase 6 Post Hold Fix | Checksum: 12a688067

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4952.152 ; gain = 57.176 ; free physical = 55690 ; free virtual = 203026

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00506703 %
  Global Horizontal Routing Utilization  = 0.00311527 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 10.7981%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 13.2701%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 11.5385%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.76923%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 12a688067

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4952.152 ; gain = 57.176 ; free physical = 55690 ; free virtual = 203025

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12a688067

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4952.152 ; gain = 57.176 ; free physical = 55690 ; free virtual = 203025

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12a688067

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4952.152 ; gain = 57.176 ; free physical = 55690 ; free virtual = 203025

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 12a688067

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4952.152 ; gain = 57.176 ; free physical = 55690 ; free virtual = 203025
Time taken to check if laguna hold fix is required (in secs): 0
Skip PhysOpt in Router because non-negative WNS value: 1e+30 .
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4952.152 ; gain = 57.176 ; free physical = 55757 ; free virtual = 203093

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4952.152 ; gain = 73.184 ; free physical = 55757 ; free virtual = 203093
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4952.359 ; gain = 0.207 ; free physical = 55745 ; free virtual = 203084
INFO: [Common 17-1381] The checkpoint '/mnt/vault1/mfaroo19/quantum-net-final/area-opt/area-opt-classifer/area-opt-classifier.runs/impl_1/logicnet_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file logicnet_drc_routed.rpt -pb logicnet_drc_routed.pb -rpx logicnet_drc_routed.rpx
Command: report_drc -file logicnet_drc_routed.rpt -pb logicnet_drc_routed.pb -rpx logicnet_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /mnt/vault1/mfaroo19/quantum-net-final/area-opt/area-opt-classifer/area-opt-classifier.runs/impl_1/logicnet_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file logicnet_methodology_drc_routed.rpt -pb logicnet_methodology_drc_routed.pb -rpx logicnet_methodology_drc_routed.rpx
Command: report_methodology -file logicnet_methodology_drc_routed.rpt -pb logicnet_methodology_drc_routed.pb -rpx logicnet_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /mnt/vault1/mfaroo19/quantum-net-final/area-opt/area-opt-classifer/area-opt-classifier.runs/impl_1/logicnet_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file logicnet_power_routed.rpt -pb logicnet_power_summary_routed.pb -rpx logicnet_power_routed.rpx
Command: report_power -file logicnet_power_routed.rpt -pb logicnet_power_summary_routed.pb -rpx logicnet_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
74 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file logicnet_route_status.rpt -pb logicnet_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file logicnet_timing_summary_routed.rpt -pb logicnet_timing_summary_routed.pb -rpx logicnet_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file logicnet_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file logicnet_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file logicnet_bus_skew_routed.rpt -pb logicnet_bus_skew_routed.pb -rpx logicnet_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Nov 11 06:44:09 2025...
[Tue Nov 11 06:44:14 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.8 ; elapsed = 00:01:26 . Memory (MB): peak = 1734.379 ; gain = 0.000 ; free physical = 59202 ; free virtual = 206539
# open_run impl_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.293 ; gain = 0.000 ; free physical = 58283 ; free virtual = 205620
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3182.105 ; gain = 21.812 ; free physical = 58068 ; free virtual = 205404
Restored from archive | CPU: 0.100000 secs | Memory: 1.316559 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3182.105 ; gain = 21.812 ; free physical = 58068 ; free virtual = 205404
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3576.590 ; gain = 0.000 ; free physical = 57752 ; free virtual = 205088
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 28 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 3576.590 ; gain = 1842.211 ; free physical = 57752 ; free virtual = 205088
# report_utilization -file ./util_project.rpt
# report_timing_summary -file ./timing_project.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# save_project
ERROR: [Common 17-163] Missing value for option 'name', please type 'save_project_as -help' for usage info.
INFO: [Common 17-206] Exiting Vivado at Tue Nov 11 06:44:32 2025...
