# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../fir1.srcs/sources_1/new/register.vhdl" \
"../../../../fir1.srcs/sources_1/new/shorten.vhd" \
"../../../../fir1.srcs/sim_1/new/shorten_tb.vhd" \

# Do not sort compile order
nosort
