5 7 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd event1.vcd -o event1.cdd -v event1.v
3 0 main main event1.v 1 28
1 a 0 3 40007 1 32 2
1 b 0 4 40007 1 32 2
1 c 0 4 4000a 1 32 2
1 d 0 6 30007 1 0 1102
7 1 16 16
7 1 15 15
