//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_8,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_9,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_10,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_11,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_12,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_13,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_14,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_15,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_16,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_17,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_18,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_19,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_20,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_21,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_22,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_23,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_24,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_25,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_26,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_27,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_28,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_29
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<68>;
	.reg .b32 	%r<87>;
	.reg .f32 	%f<109>;
	.reg .b64 	%rd<234>;
	.loc	1 19 0                          // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd88, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_0];
	ld.param.u64 	%rd89, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_1];
$L__tmp0:
	.loc	1 21 28                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:21:33
	shl.b32 	%r60, %r1, 8;
	ld.param.u64 	%rd90, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_2];
	ld.param.u64 	%rd91, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_3];
	.loc	1 22 36                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:22:36
	mov.u32 	%r61, %tid.x;
	shl.b32 	%r62, %r61, 1;
	ld.param.u64 	%rd92, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_4];
	and.b32  	%r63, %r62, 254;
	ld.param.u64 	%rd93, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_5];
	.loc	1 22 23                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:22:23
	or.b32  	%r64, %r60, %r63;
	ld.param.u64 	%rd94, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_6];
	.loc	1 25 21                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:25:21
	bfe.s32 	%r65, %r1, 23, 1;
	shr.u32 	%r66, %r65, 24;
	add.s32 	%r67, %r64, %r66;
	shr.s32 	%r68, %r67, 8;
	ld.param.u64 	%rd95, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_7];
	.loc	1 25 28                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:25:28
	shr.u32 	%r69, %r68, 30;
	add.s32 	%r70, %r68, %r69;
	and.b32  	%r71, %r70, -4;
	sub.s32 	%r72, %r68, %r71;
	ld.param.u64 	%rd96, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_8];
	ld.param.u64 	%rd97, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_9];
	.loc	1 26 21                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:26:21
	shr.s32 	%r74, %r64, 31;
	shr.u32 	%r75, %r74, 28;
	add.s32 	%r76, %r64, %r75;
	shr.s32 	%r77, %r76, 4;
	ld.param.u64 	%rd98, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_10];
	.loc	1 26 27                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:26:27
	shr.u32 	%r78, %r77, 28;
	add.s32 	%r79, %r77, %r78;
	and.b32  	%r80, %r79, -16;
	sub.s32 	%r81, %r77, %r80;
	ld.param.u64 	%rd99, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_11];
	.loc	1 27 19                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:27:19
	and.b32  	%r82, %r76, -16;
	ld.param.u64 	%rd100, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_12];
	sub.s32 	%r83, %r64, %r82;
	ld.param.u64 	%rd101, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_13];
	ld.param.u64 	%rd102, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_14];
	.loc	1 29 30                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:29:30
	mul.wide.s32 	%rd103, %r64, 4;
	add.s64 	%rd1, %rd89, %rd103;
	ld.param.u64 	%rd104, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_15];
	mov.pred 	%p1, -1;
	.loc	1 29 35                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:29:35
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	@%p1 ld.global.v2.b32 { %r2, %r3 }, [ %rd1 + 0 ];
	// end inline asm
	ld.param.u64 	%rd105, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_16];
	ld.param.u64 	%rd106, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_17];
	.loc	1 30 30                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:30:30
	mul.wide.s32 	%rd107, %r72, 4;
	add.s64 	%rd2, %rd90, %rd107;
	ld.param.u64 	%rd108, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_18];
	.loc	1 30 35                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:30:35
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd2 + 0 ];
	// end inline asm
	ld.param.u64 	%rd109, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_19];
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd2 + 0 ];
	// end inline asm
	ld.param.u64 	%rd110, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_20];
	.loc	1 31 30                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:31:30
	add.s64 	%rd4, %rd91, %rd107;
	ld.param.u64 	%rd111, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_21];
	.loc	1 31 35                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:31:35
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd4 + 0 ];
	// end inline asm
	ld.param.u64 	%rd112, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_22];
	mov.b32 	%f1, %r6;
	ld.param.u64 	%rd113, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_23];
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r7 }, [ %rd4 + 0 ];
	// end inline asm
	ld.param.u64 	%rd114, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_24];
	mov.b32 	%f2, %r7;
	ld.param.u64 	%rd115, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_25];
	.loc	1 32 31                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:32:31
	add.s64 	%rd6, %rd92, %rd107;
	ld.param.u64 	%rd116, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_26];
	.loc	1 32 36                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:32:36
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd6 + 0 ];
	// end inline asm
	ld.param.u64 	%rd117, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_27];
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r9 }, [ %rd6 + 0 ];
	// end inline asm
	ld.param.u64 	%rd118, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_33_param_28];
	.loc	1 33 31                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:33:31
	add.s64 	%rd8, %rd93, %rd107;
	.loc	1 33 36                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:33:36
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r10 }, [ %rd8 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r11 }, [ %rd8 + 0 ];
	// end inline asm
	.loc	1 34 31                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:34:31
	add.s64 	%rd10, %rd94, %rd103;
	.loc	1 34 36                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:34:36
	// begin inline asm
	mov.u32 %r12, 0x0;
	mov.u32 %r13, 0x0;
	@%p1 ld.global.v2.b32 { %r12, %r13 }, [ %rd10 + 0 ];
	// end inline asm
	.loc	1 35 31                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:35:31
	mul.wide.s32 	%rd119, %r81, 8;
	add.s64 	%rd12, %rd95, %rd119;
	.loc	1 35 36                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:35:36
	// begin inline asm
	mov.u64 %rd11, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd11 }, [ %rd12 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd13, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd13 }, [ %rd12 + 0 ];
	// end inline asm
	.loc	1 36 31                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:36:31
	mul.wide.s32 	%rd120, %r83, 8;
	add.s64 	%rd17, %rd96, %rd120;
	.loc	1 36 36                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:36:36
	// begin inline asm
	mov.u64 %rd15, 0x0;
	mov.u64 %rd16, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd15, %rd16 }, [ %rd17 + 0 ];
	// end inline asm
	.loc	1 37 31                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:37:31
	add.s64 	%rd20, %rd98, %rd120;
	.loc	1 37 36                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:37:36
	// begin inline asm
	mov.u64 %rd18, 0x0;
	mov.u64 %rd19, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd18, %rd19 }, [ %rd20 + 0 ];
	// end inline asm
	.loc	1 38 32                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:38:32
	mul.wide.s32 	%rd121, %r83, 4;
	add.s64 	%rd21, %rd99, %rd121;
	.loc	1 38 37                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:38:37
	// begin inline asm
	mov.u32 %r14, 0x0;
	mov.u32 %r15, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r14, %r15 }, [ %rd21 + 0 ];
	// end inline asm
	.loc	1 39 32                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:39:32
	add.s64 	%rd23, %rd100, %rd119;
	.loc	1 39 37                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:39:37
	// begin inline asm
	mov.u64 %rd22, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd22 }, [ %rd23 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd24, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd24 }, [ %rd23 + 0 ];
	// end inline asm
	.loc	1 40 32                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:40:32
	mul.wide.s32 	%rd122, %r81, 4;
	add.s64 	%rd26, %rd101, %rd122;
	.loc	1 40 37                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:40:37
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r16 }, [ %rd26 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r17, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r17 }, [ %rd26 + 0 ];
	// end inline asm
	.loc	1 41 32                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:41:32
	add.s64 	%rd29, %rd102, %rd119;
	.loc	1 41 37                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:41:37
	// begin inline asm
	mov.u64 %rd28, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd28 }, [ %rd29 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd30, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd30 }, [ %rd29 + 0 ];
	// end inline asm
	.loc	1 42 32                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:42:32
	add.s64 	%rd34, %rd104, %rd120;
	.loc	1 42 37                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:42:37
	// begin inline asm
	mov.u64 %rd32, 0x0;
	mov.u64 %rd33, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd32, %rd33 }, [ %rd34 + 0 ];
	// end inline asm
	.loc	1 43 32                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:43:32
	add.s64 	%rd37, %rd106, %rd120;
	.loc	1 43 37                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:43:37
	// begin inline asm
	mov.u64 %rd35, 0x0;
	mov.u64 %rd36, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd35, %rd36 }, [ %rd37 + 0 ];
	// end inline asm
	.loc	1 44 32                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:44:32
	add.s64 	%rd38, %rd108, %rd121;
	.loc	1 44 37                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:44:37
	// begin inline asm
	mov.u32 %r18, 0x0;
	mov.u32 %r19, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r18, %r19 }, [ %rd38 + 0 ];
	// end inline asm
	.loc	1 45 32                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:45:32
	add.s64 	%rd40, %rd109, %rd119;
	.loc	1 45 37                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:45:37
	// begin inline asm
	mov.u64 %rd39, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd39 }, [ %rd40 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd41, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd41 }, [ %rd40 + 0 ];
	// end inline asm
	.loc	1 46 32                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:46:32
	add.s64 	%rd43, %rd110, %rd122;
	.loc	1 46 37                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:46:37
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r20 }, [ %rd43 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r21, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r21 }, [ %rd43 + 0 ];
	// end inline asm
	.loc	1 47 32                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:47:32
	add.s64 	%rd46, %rd111, %rd119;
	.loc	1 47 37                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:47:37
	// begin inline asm
	mov.u64 %rd45, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd45 }, [ %rd46 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd47, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd47 }, [ %rd46 + 0 ];
	// end inline asm
	.loc	1 48 32                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:48:32
	add.s64 	%rd51, %rd112, %rd120;
	.loc	1 48 37                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:48:37
	// begin inline asm
	mov.u64 %rd49, 0x0;
	mov.u64 %rd50, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd49, %rd50 }, [ %rd51 + 0 ];
	// end inline asm
	.loc	1 49 32                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:49:32
	add.s64 	%rd54, %rd114, %rd120;
	.loc	1 49 37                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:49:37
	// begin inline asm
	mov.u64 %rd52, 0x0;
	mov.u64 %rd53, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd52, %rd53 }, [ %rd54 + 0 ];
	// end inline asm
	.loc	1 50 33                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:50:33
	add.s64 	%rd55, %rd115, %rd121;
	.loc	1 50 38                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:50:38
	// begin inline asm
	mov.u32 %r22, 0x0;
	mov.u32 %r23, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r22, %r23 }, [ %rd55 + 0 ];
	// end inline asm
	.loc	1 51 33                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:51:33
	add.s64 	%rd57, %rd116, %rd119;
	.loc	1 51 38                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:51:38
	// begin inline asm
	mov.u64 %rd56, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd56 }, [ %rd57 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd58, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd58 }, [ %rd57 + 0 ];
	// end inline asm
	.loc	1 52 33                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:52:33
	add.s64 	%rd60, %rd117, %rd122;
	.loc	1 52 38                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:52:38
	// begin inline asm
	mov.u32 %r24, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r24 }, [ %rd60 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r25, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r25 }, [ %rd60 + 0 ];
	// end inline asm
	.loc	1 55 18                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:55:18
	add.f32 	%f3, %f1, 0f3727C5AC;
	add.f32 	%f4, %f2, 0f3727C5AC;
	.loc	1 56 26                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:56:26
	sqrt.approx.ftz.f32 	%f5, %f3;
	sqrt.approx.ftz.f32 	%f6, %f4;
	.loc	1 29 35                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:29:35
	mov.b32 	%f7, %r3;
	.loc	1 30 35                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:30:35
	mov.b32 	%f8, %r5;
	.loc	1 53 18                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:53:18
	sub.f32 	%f9, %f7, %f8;
	.loc	1 29 35                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:29:35
	mov.b32 	%f10, %r2;
	.loc	1 30 35                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:30:35
	mov.b32 	%f11, %r4;
	.loc	1 53 18                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:53:18
	sub.f32 	%f12, %f10, %f11;
	.loc	1 46 37                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:46:37
	mov.b32 	%f13, %r21;
	mov.b32 	%f14, %r25;
	mov.b32 	%f15, %r20;
	mov.b32 	%f16, %r24;
	.loc	1 40 37                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:40:37
	mov.b32 	%f17, %r17;
	mov.b32 	%f18, %r16;
	.loc	1 34 36                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:34:36
	mov.b32 	%f19, %r13;
	mov.b32 	%f20, %r12;
	.loc	1 33 36                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:33:36
	mov.b32 	%f21, %r11;
	mov.b32 	%f22, %r10;
	.loc	1 32 36                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:32:36
	mov.b32 	%f23, %r9;
	mov.b32 	%f24, %r8;
	.loc	1 58 18                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:58:18
	mov.b32 	%r28, %f5;
	mov.b32 	%r27, 1065353216;
	// begin inline asm
	div.full.f32 %r26, %r27, %r28;
	// end inline asm
	mov.b32 	%f25, %r26;
	mov.b32 	%r31, %f6;
	// begin inline asm
	div.full.f32 %r29, %r27, %r31;
	// end inline asm
	mov.b32 	%f26, %r29;
	.loc	1 61 19                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:61:19
	mul.f32 	%f27, %f12, %f25;
	mul.f32 	%f28, %f9, %f26;
	.loc	1 63 20                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:63:20
	fma.rn.f32 	%f29, %f27, %f24, %f22;
	fma.rn.f32 	%f30, %f28, %f23, %f21;
	.loc	1 64 20                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:64:20
	add.f32 	%f31, %f29, %f20;
	add.f32 	%f32, %f30, %f19;
$L__tmp1:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p64, %f31, 0f00000000;
	setp.lt.f32 	%p65, %f32, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f33, 0f00000000, %f31, %p64;
	selp.f32 	%f34, 0f00000000, %f32, %p65;
$L__tmp2:
	.loc	1 70 35                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:70:35
	shr.u64 	%rd123, %rd11, 60;
	and.b64  	%rd124, %rd123, 8;
	add.s64 	%rd125, %rd124, %rd11;
	.loc	1 74 52                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:74:52
	shl.b32 	%r84, %r68, 6;
	.loc	1 74 31                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:74:31
	shl.b64 	%rd126, %rd15, 2;
	add.s64 	%rd127, %rd97, %rd126;
	shr.u64 	%rd128, %rd15, 58;
	and.b64  	%rd129, %rd128, 32;
	add.s64 	%rd130, %rd127, %rd129;
	shl.b64 	%rd131, %rd125, 5;
	add.s64 	%rd132, %rd130, %rd131;
	mul.wide.s32 	%rd133, %r84, 4;
	add.s64 	%rd62, %rd132, %rd133;
	shl.b64 	%rd134, %rd16, 2;
	add.s64 	%rd135, %rd97, %rd134;
	shr.u64 	%rd136, %rd16, 58;
	and.b64  	%rd137, %rd136, 32;
	add.s64 	%rd138, %rd135, %rd137;
	add.s64 	%rd139, %rd138, %rd131;
	add.s64 	%rd63, %rd139, %rd133;
	.loc	1 74 57                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:74:57
	// begin inline asm
	mov.u32 %r32, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r32 }, [ %rd62 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r33, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r33 }, [ %rd63 + 0 ];
	// end inline asm
	.loc	1 78 31                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:78:31
	shl.b64 	%rd140, %rd18, 2;
	add.s64 	%rd141, %rd97, %rd140;
	shr.u64 	%rd142, %rd18, 58;
	and.b64  	%rd143, %rd142, 32;
	add.s64 	%rd144, %rd141, %rd143;
	add.s64 	%rd145, %rd144, %rd131;
	add.s64 	%rd64, %rd145, %rd133;
	shl.b64 	%rd146, %rd19, 2;
	add.s64 	%rd147, %rd97, %rd146;
	shr.u64 	%rd148, %rd19, 58;
	and.b64  	%rd149, %rd148, 32;
	add.s64 	%rd150, %rd147, %rd149;
	add.s64 	%rd151, %rd150, %rd131;
	add.s64 	%rd65, %rd151, %rd133;
	.loc	1 78 57                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:78:57
	// begin inline asm
	mov.u32 %r34, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r34 }, [ %rd64 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r35, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r35 }, [ %rd65 + 0 ];
	// end inline asm
	.loc	1 84 35                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:84:35
	shr.u64 	%rd152, %rd22, 60;
	and.b64  	%rd153, %rd152, 8;
	add.s64 	%rd154, %rd153, %rd22;
	.loc	1 85 31                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:85:31
	shl.b64 	%rd155, %rd154, 5;
	add.s64 	%rd156, %rd130, %rd155;
	add.s64 	%rd66, %rd156, %rd133;
	add.s64 	%rd157, %rd138, %rd155;
	add.s64 	%rd67, %rd157, %rd133;
	.loc	1 85 57                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:85:57
	// begin inline asm
	mov.u32 %r36, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r36 }, [ %rd66 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r37, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r37 }, [ %rd67 + 0 ];
	// end inline asm
	.loc	1 86 31                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:86:31
	add.s64 	%rd158, %rd144, %rd155;
	add.s64 	%rd68, %rd158, %rd133;
	add.s64 	%rd159, %rd150, %rd155;
	add.s64 	%rd69, %rd159, %rd133;
	.loc	1 86 57                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:86:57
	// begin inline asm
	mov.u32 %r38, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r38 }, [ %rd68 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r39, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r39 }, [ %rd69 + 0 ];
	// end inline asm
	.loc	1 85 57                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:85:57
	mov.b32 	%f35, %r32;
	mov.b32 	%f36, %r36;
	.loc	1 86 57                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:86:57
	mov.b32 	%f37, %r34;
	mov.b32 	%f38, %r38;
	.loc	1 87 20                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:87:20
	sub.f32 	%f39, %f38, %f36;
	sub.f32 	%f40, %f37, %f35;
	.loc	1 88 20                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:88:20
	mov.b32 	%f41, %r14;
	.loc	1 89 20                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:89:20
	fma.rn.f32 	%f42, %f40, %f41, %f35;
	fma.rn.f32 	%f43, %f39, %f41, %f36;
	.loc	1 85 57                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:85:57
	mov.b32 	%f44, %r33;
	mov.b32 	%f45, %r37;
	.loc	1 86 57                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:86:57
	mov.b32 	%f46, %r35;
	mov.b32 	%f47, %r39;
	.loc	1 87 20                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:87:20
	sub.f32 	%f48, %f47, %f45;
	sub.f32 	%f49, %f46, %f44;
	.loc	1 88 20                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:88:20
	mov.b32 	%f50, %r15;
	.loc	1 89 20                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:89:20
	fma.rn.f32 	%f51, %f49, %f50, %f44;
	fma.rn.f32 	%f52, %f48, %f50, %f45;
	.loc	1 90 20                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:90:20
	sub.f32 	%f53, %f43, %f42;
	sub.f32 	%f54, %f52, %f51;
	.loc	1 92 20                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:92:20
	fma.rn.f32 	%f55, %f53, %f18, %f42;
	fma.rn.f32 	%f56, %f54, %f17, %f51;
	.loc	1 93 20                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:93:20
	add.f32 	%f57, %f33, %f55;
	add.f32 	%f58, %f34, %f56;
	.loc	1 97 35                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:97:35
	shr.u64 	%rd160, %rd28, 61;
	and.b64  	%rd161, %rd160, 4;
	add.s64 	%rd162, %rd161, %rd28;
	.loc	1 101 53                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:101:53
	shl.b32 	%r85, %r68, 4;
	.loc	1 101 32                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:101:32
	shl.b64 	%rd163, %rd32, 2;
	add.s64 	%rd164, %rd105, %rd163;
	shr.u64 	%rd165, %rd32, 59;
	and.b64  	%rd166, %rd165, 16;
	add.s64 	%rd167, %rd164, %rd166;
	shl.b64 	%rd168, %rd162, 4;
	add.s64 	%rd169, %rd167, %rd168;
	mul.wide.s32 	%rd170, %r85, 4;
	add.s64 	%rd70, %rd169, %rd170;
	shl.b64 	%rd171, %rd33, 2;
	add.s64 	%rd172, %rd105, %rd171;
	shr.u64 	%rd173, %rd33, 59;
	and.b64  	%rd174, %rd173, 16;
	add.s64 	%rd175, %rd172, %rd174;
	add.s64 	%rd176, %rd175, %rd168;
	add.s64 	%rd71, %rd176, %rd170;
	.loc	1 101 58                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:101:58
	// begin inline asm
	mov.u32 %r40, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r40 }, [ %rd70 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r41, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r41 }, [ %rd71 + 0 ];
	// end inline asm
	.loc	1 105 32                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:105:32
	shl.b64 	%rd177, %rd35, 2;
	add.s64 	%rd178, %rd105, %rd177;
	shr.u64 	%rd179, %rd35, 59;
	and.b64  	%rd180, %rd179, 16;
	add.s64 	%rd181, %rd178, %rd180;
	add.s64 	%rd182, %rd181, %rd168;
	add.s64 	%rd72, %rd182, %rd170;
	shl.b64 	%rd183, %rd36, 2;
	add.s64 	%rd184, %rd105, %rd183;
	shr.u64 	%rd185, %rd36, 59;
	and.b64  	%rd186, %rd185, 16;
	add.s64 	%rd187, %rd184, %rd186;
	add.s64 	%rd188, %rd187, %rd168;
	add.s64 	%rd73, %rd188, %rd170;
	.loc	1 105 58                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:105:58
	// begin inline asm
	mov.u32 %r42, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r42 }, [ %rd72 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r43, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r43 }, [ %rd73 + 0 ];
	// end inline asm
	.loc	1 111 35                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:111:35
	shr.u64 	%rd189, %rd39, 61;
	and.b64  	%rd190, %rd189, 4;
	add.s64 	%rd191, %rd190, %rd39;
	.loc	1 112 32                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:112:32
	shl.b64 	%rd192, %rd191, 4;
	add.s64 	%rd193, %rd167, %rd192;
	add.s64 	%rd74, %rd193, %rd170;
	add.s64 	%rd194, %rd175, %rd192;
	add.s64 	%rd75, %rd194, %rd170;
	.loc	1 112 58                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:112:58
	// begin inline asm
	mov.u32 %r44, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r44 }, [ %rd74 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r45, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r45 }, [ %rd75 + 0 ];
	// end inline asm
	.loc	1 113 32                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:113:32
	add.s64 	%rd195, %rd181, %rd192;
	add.s64 	%rd76, %rd195, %rd170;
	add.s64 	%rd196, %rd187, %rd192;
	add.s64 	%rd77, %rd196, %rd170;
	.loc	1 113 58                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:113:58
	// begin inline asm
	mov.u32 %r46, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r46 }, [ %rd76 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r47, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r47 }, [ %rd77 + 0 ];
	// end inline asm
	.loc	1 124 35                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:124:35
	shr.u64 	%rd197, %rd45, 62;
	and.b64  	%rd198, %rd197, 2;
	add.s64 	%rd199, %rd198, %rd45;
	.loc	1 128 52                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:128:52
	shl.b32 	%r86, %r68, 2;
	.loc	1 128 32                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:128:32
	shl.b64 	%rd200, %rd49, 2;
	add.s64 	%rd201, %rd113, %rd200;
	shr.u64 	%rd202, %rd49, 60;
	and.b64  	%rd203, %rd202, 8;
	add.s64 	%rd204, %rd201, %rd203;
	shl.b64 	%rd205, %rd199, 3;
	add.s64 	%rd206, %rd204, %rd205;
	mul.wide.s32 	%rd207, %r86, 4;
	add.s64 	%rd78, %rd206, %rd207;
	shl.b64 	%rd208, %rd50, 2;
	add.s64 	%rd209, %rd113, %rd208;
	shr.u64 	%rd210, %rd50, 60;
	and.b64  	%rd211, %rd210, 8;
	add.s64 	%rd212, %rd209, %rd211;
	add.s64 	%rd213, %rd212, %rd205;
	add.s64 	%rd79, %rd213, %rd207;
	.loc	1 128 57                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:128:57
	// begin inline asm
	mov.u32 %r48, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r48 }, [ %rd78 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r49, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r49 }, [ %rd79 + 0 ];
	// end inline asm
	.loc	1 132 33                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:132:33
	shl.b64 	%rd214, %rd52, 2;
	add.s64 	%rd215, %rd113, %rd214;
	shr.u64 	%rd216, %rd52, 60;
	and.b64  	%rd217, %rd216, 8;
	add.s64 	%rd218, %rd215, %rd217;
	add.s64 	%rd219, %rd218, %rd205;
	add.s64 	%rd80, %rd219, %rd207;
	shl.b64 	%rd220, %rd53, 2;
	add.s64 	%rd221, %rd113, %rd220;
	shr.u64 	%rd222, %rd53, 60;
	and.b64  	%rd223, %rd222, 8;
	add.s64 	%rd224, %rd221, %rd223;
	add.s64 	%rd225, %rd224, %rd205;
	add.s64 	%rd81, %rd225, %rd207;
	.loc	1 132 58                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:132:58
	// begin inline asm
	mov.u32 %r50, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r50 }, [ %rd80 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r51, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r51 }, [ %rd81 + 0 ];
	// end inline asm
	.loc	1 138 38                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:138:38
	shr.u64 	%rd226, %rd56, 62;
	and.b64  	%rd227, %rd226, 2;
	add.s64 	%rd228, %rd227, %rd56;
	.loc	1 139 33                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:139:33
	shl.b64 	%rd229, %rd228, 3;
	add.s64 	%rd230, %rd204, %rd229;
	add.s64 	%rd82, %rd230, %rd207;
	add.s64 	%rd231, %rd212, %rd229;
	add.s64 	%rd83, %rd231, %rd207;
	.loc	1 139 59                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:139:59
	// begin inline asm
	mov.u32 %r52, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r52 }, [ %rd82 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r53, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r53 }, [ %rd83 + 0 ];
	// end inline asm
	.loc	1 140 33                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:140:33
	add.s64 	%rd232, %rd218, %rd229;
	add.s64 	%rd84, %rd232, %rd207;
	add.s64 	%rd233, %rd224, %rd229;
	add.s64 	%rd85, %rd233, %rd207;
	.loc	1 140 59                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:140:59
	// begin inline asm
	mov.u32 %r54, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r54 }, [ %rd84 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r55, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r55 }, [ %rd85 + 0 ];
	// end inline asm
	.loc	1 44 37                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:44:37
	mov.b32 	%f59, %r18;
	mov.b32 	%f60, %r22;
	.loc	1 101 58                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:101:58
	mov.b32 	%f61, %r48;
	mov.b32 	%f62, %r40;
	.loc	1 105 58                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:105:58
	mov.b32 	%f63, %r50;
	mov.b32 	%f64, %r42;
	.loc	1 106 20                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:106:20
	sub.f32 	%f65, %f64, %f62;
	sub.f32 	%f66, %f63, %f61;
	.loc	1 108 20                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:108:20
	fma.rn.f32 	%f67, %f66, %f60, %f61;
	fma.rn.f32 	%f68, %f65, %f59, %f62;
	.loc	1 112 58                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:112:58
	mov.b32 	%f69, %r52;
	mov.b32 	%f70, %r44;
	.loc	1 113 58                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:113:58
	mov.b32 	%f71, %r54;
	mov.b32 	%f72, %r46;
	.loc	1 114 20                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:114:20
	sub.f32 	%f73, %f72, %f70;
	sub.f32 	%f74, %f71, %f69;
	.loc	1 116 20                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:116:20
	fma.rn.f32 	%f75, %f74, %f60, %f69;
	fma.rn.f32 	%f76, %f73, %f59, %f70;
	.loc	1 117 20                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:117:20
	sub.f32 	%f77, %f76, %f68;
	sub.f32 	%f78, %f75, %f67;
	.loc	1 119 20                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:119:20
	fma.rn.f32 	%f79, %f78, %f16, %f67;
	fma.rn.f32 	%f80, %f77, %f15, %f68;
	.loc	1 120 20                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:120:20
	add.f32 	%f81, %f57, %f80;
	.loc	1 44 37                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:44:37
	mov.b32 	%f82, %r19;
	mov.b32 	%f83, %r23;
	.loc	1 101 58                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:101:58
	mov.b32 	%f84, %r49;
	mov.b32 	%f85, %r41;
	.loc	1 105 58                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:105:58
	mov.b32 	%f86, %r51;
	mov.b32 	%f87, %r43;
	.loc	1 106 20                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:106:20
	sub.f32 	%f88, %f87, %f85;
	sub.f32 	%f89, %f86, %f84;
	.loc	1 108 20                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:108:20
	fma.rn.f32 	%f90, %f89, %f83, %f84;
	fma.rn.f32 	%f91, %f88, %f82, %f85;
	.loc	1 112 58                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:112:58
	mov.b32 	%f92, %r53;
	mov.b32 	%f93, %r45;
	.loc	1 113 58                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:113:58
	mov.b32 	%f94, %r55;
	mov.b32 	%f95, %r47;
	.loc	1 114 20                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:114:20
	sub.f32 	%f96, %f95, %f93;
	sub.f32 	%f97, %f94, %f92;
	.loc	1 116 20                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:116:20
	fma.rn.f32 	%f98, %f97, %f83, %f92;
	fma.rn.f32 	%f99, %f96, %f82, %f93;
	.loc	1 117 20                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:117:20
	sub.f32 	%f100, %f99, %f91;
	sub.f32 	%f101, %f98, %f90;
	.loc	1 119 20                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:119:20
	fma.rn.f32 	%f102, %f101, %f14, %f90;
	fma.rn.f32 	%f103, %f100, %f13, %f91;
	.loc	1 120 20                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:120:20
	add.f32 	%f104, %f58, %f103;
	.loc	1 147 21                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:147:21
	add.f32 	%f105, %f81, %f79;
	add.f32 	%f106, %f104, %f102;
$L__tmp3:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p66, %f105, 0f00000000;
	setp.lt.f32 	%p67, %f106, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f107, 0f00000000, %f105, %p66;
	selp.f32 	%f108, 0f00000000, %f106, %p67;
$L__tmp4:
	.loc	1 149 25                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:149:25
	add.s64 	%rd86, %rd118, %rd103;
	.loc	1 149 37                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:149:37
	mov.b32 	%r56, %f33;
	mov.b32 	%r57, %f34;
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd86 + 0 ], { %r56, %r57 };
	// end inline asm
	.loc	1 150 28                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:150:28
	add.s64 	%rd87, %rd88, %rd103;
	.loc	1 150 41                        // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:150:41
	mov.b32 	%r58, %f107;
	mov.b32 	%r59, %f108;
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd87 + 0 ], { %r58, %r59 };
	// end inline asm
	.loc	1 150 4                         // cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py:150:4
	ret;
$L__tmp5:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/xm/cxm5jb4e56cpopujzi5wiutf4ck7jmjponwttshn6qdswadksc5l.py"
	.file	2 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime/triton_helpers.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 256                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0xf9 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 120
.b8 109
.b8 53
.b8 106
.b8 98
.b8 52
.b8 101
.b8 53
.b8 54
.b8 99
.b8 112
.b8 111
.b8 112
.b8 117
.b8 106
.b8 122
.b8 105
.b8 53
.b8 119
.b8 105
.b8 117
.b8 116
.b8 102
.b8 52
.b8 99
.b8 107
.b8 55
.b8 106
.b8 109
.b8 106
.b8 112
.b8 111
.b8 110
.b8 119
.b8 116
.b8 116
.b8 115
.b8 104
.b8 110
.b8 54
.b8 113
.b8 100
.b8 115
.b8 119
.b8 97
.b8 100
.b8 107
.b8 115
.b8 99
.b8 53
.b8 108
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 120
.b8 109
.b8 0
.b8 2                                   // Abbrev [2] 0x63:0x5a DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 112
.b8 111
.b8 105
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 95
.b8 110
.b8 97
.b8 116
.b8 105
.b8 118
.b8 101
.b8 95
.b8 98
.b8 97
.b8 116
.b8 99
.b8 104
.b8 95
.b8 110
.b8 111
.b8 114
.b8 109
.b8 95
.b8 108
.b8 101
.b8 103
.b8 105
.b8 116
.b8 95
.b8 110
.b8 111
.b8 95
.b8 116
.b8 114
.b8 97
.b8 105
.b8 110
.b8 105
.b8 110
.b8 103
.b8 95
.b8 95
.b8 117
.b8 110
.b8 115
.b8 97
.b8 102
.b8 101
.b8 95
.b8 105
.b8 110
.b8 100
.b8 101
.b8 120
.b8 95
.b8 97
.b8 100
.b8 100
.b8 95
.b8 109
.b8 117
.b8 108
.b8 95
.b8 114
.b8 101
.b8 108
.b8 117
.b8 95
.b8 115
.b8 117
.b8 98
.b8 95
.b8 51
.b8 51
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0xbd:0x46 DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 99                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xd2:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 66                                  // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 4                                   // Abbrev [4] 0xea:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp3                           // DW_AT_low_pc
.b64 $L__tmp4                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 148                                 // DW_AT_call_line
.b8 43                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
