<!-- HTML header for doxygen 1.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Zephyr API Documentation: include/drivers/pcie/cap.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
<script type="text/javascript" src="doxygen-awesome-zephyr.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only-darkmode-toggle.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-zephyr.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo.svg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Zephyr API Documentation
   &#160;<span id="projectnumber">3.0.99</span>
   </div>
   <div id="projectbrief">A Scalable Open Source RTOS</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('cap_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">cap.h</div></div>
</div><!--header-->
<div class="contents">
<a href="cap_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021 BayLibre, SAS</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: Apache-2.0</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> */</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="preprocessor">#ifndef ZEPHYR_INCLUDE_DRIVERS_PCIE_CAP_H_</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="preprocessor">#define ZEPHYR_INCLUDE_DRIVERS_PCIE_CAP_H_</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/*</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> * PCI &amp; PCI Express Capabilities</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> * from PCI Code and ID Assignment Specification Revision 1.11</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> */</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="cap_8h.html#a890142bda671b3558cd881f4b91a43ab">   14</a></span><span class="preprocessor">#define PCI_CAP_ID_NULL         0x00U   </span><span class="comment">/* Null Capability */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="cap_8h.html#a9379bf318dd400e1076fbd5f0e331adb">   15</a></span><span class="preprocessor">#define PCI_CAP_ID_PM           0x01U   </span><span class="comment">/* Power Management */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="cap_8h.html#ac68c228e23e701fd4040b89c42537eac">   16</a></span><span class="preprocessor">#define PCI_CAP_ID_AGP          0x02U   </span><span class="comment">/* Accelerated Graphics Port */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="cap_8h.html#af419a56a517635f4d9f8a5c6f5fd9d08">   17</a></span><span class="preprocessor">#define PCI_CAP_ID_VPD          0x03U   </span><span class="comment">/* Vital Product Data */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="cap_8h.html#a6d286311dd9f54468f125fd367683f74">   18</a></span><span class="preprocessor">#define PCI_CAP_ID_SLOTID       0x04U   </span><span class="comment">/* Slot Identification */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="cap_8h.html#ad19597699011d0e047083968d2e835bd">   19</a></span><span class="preprocessor">#define PCI_CAP_ID_MSI          0x05U   </span><span class="comment">/* Message Signalled Interrupts */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="cap_8h.html#a74356319083570ca7e5cf9a3eaaadd9b">   20</a></span><span class="preprocessor">#define PCI_CAP_ID_CHSWP        0x06U   </span><span class="comment">/* CompactPCI HotSwap */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="cap_8h.html#a24709fe61430ca25fabe665d8b1efca0">   21</a></span><span class="preprocessor">#define PCI_CAP_ID_PCIX         0x07U   </span><span class="comment">/* PCI-X */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="cap_8h.html#ad50ed1a81153a04fa19534823d0109c9">   22</a></span><span class="preprocessor">#define PCI_CAP_ID_HT           0x08U   </span><span class="comment">/* HyperTransport */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="cap_8h.html#a11b65631db23369276e062560f53b433">   23</a></span><span class="preprocessor">#define PCI_CAP_ID_VNDR         0x09U   </span><span class="comment">/* Vendor-Specific */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="cap_8h.html#a5a37d779c6259232cd4ec7bc3d80bc83">   24</a></span><span class="preprocessor">#define PCI_CAP_ID_DBG          0x0AU   </span><span class="comment">/* Debug port */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="cap_8h.html#ad45dfbc6ea8d963703e243dacdee084f">   25</a></span><span class="preprocessor">#define PCI_CAP_ID_CCRC         0x0BU   </span><span class="comment">/* CompactPCI Central Resource Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="cap_8h.html#ae538cdbc7eba80aac860f3340823f559">   26</a></span><span class="preprocessor">#define PCI_CAP_ID_SHPC         0x0CU   </span><span class="comment">/* PCI Standard Hot-Plug Controller */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="cap_8h.html#a8814c4f32748170e8b5f15dc2ade5dc5">   27</a></span><span class="preprocessor">#define PCI_CAP_ID_SSVID        0x0DU   </span><span class="comment">/* Bridge subsystem vendor/device ID */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="cap_8h.html#ae351b2497f7231bfa2c08e97ba589cb7">   28</a></span><span class="preprocessor">#define PCI_CAP_ID_AGP3         0x0EU   </span><span class="comment">/* AGP 8x */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="cap_8h.html#a20c7aadce06547a3ea37ce705ff0d289">   29</a></span><span class="preprocessor">#define PCI_CAP_ID_SECDEV       0x0FU   </span><span class="comment">/* Secure Device */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="cap_8h.html#a9b0efbb129a8600203135a64377beed0">   30</a></span><span class="preprocessor">#define PCI_CAP_ID_EXP          0x10U   </span><span class="comment">/* PCI Express */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="cap_8h.html#a419307c3f83f3dca9aaa329de41dae63">   31</a></span><span class="preprocessor">#define PCI_CAP_ID_MSIX         0x11U   </span><span class="comment">/* MSI-X */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="cap_8h.html#a437d2f840145a2aae97880ad3579ca7d">   32</a></span><span class="preprocessor">#define PCI_CAP_ID_SATA         0x12U   </span><span class="comment">/* Serial ATA Data/Index Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="cap_8h.html#a7bf330224972c1a16cbafa907387b9ed">   33</a></span><span class="preprocessor">#define PCI_CAP_ID_AF           0x13U   </span><span class="comment">/* PCI Advanced Features */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="cap_8h.html#a591d30c052c32a4f3cbb510e8b052b62">   34</a></span><span class="preprocessor">#define PCI_CAP_ID_EA           0x14U   </span><span class="comment">/* PCI Enhanced Allocation */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="cap_8h.html#ad00f421c7bc8613ad7770ea2e0a5d8da">   35</a></span><span class="preprocessor">#define PCI_CAP_ID_FPB          0x14U   </span><span class="comment">/* Flattening Portal Bridge */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">/*</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment"> * PCI Express Extended Capabilities</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment"> */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="cap_8h.html#a2f6c4feb384e41711aa53545952e3cac">   41</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_NULL    0x0000U </span><span class="comment">/* Null Capability */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="cap_8h.html#a224acf772427857ca1f5a0b155c30d63">   42</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_ERR     0x0001U </span><span class="comment">/* Advanced Error Reporting */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="cap_8h.html#aaa8d5de1c1925dea16e40b72fafa5b8f">   43</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_VC      0x0002U </span><span class="comment">/* Virtual Channel when no MFVC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="cap_8h.html#a29a18f51cad5281e3f6a283d3c7acb49">   44</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_DSN     0x0003U </span><span class="comment">/* Device Serial Number */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="cap_8h.html#adc91da3b61af0b0a047ec74860dc3201">   45</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_PWR     0x0004U </span><span class="comment">/* Power Budgeting */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="cap_8h.html#a46f3607fa47b26ef099f9bfdcdb0763f">   46</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_RCLD    0x0005U </span><span class="comment">/* Root Complex Link Declaration */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="cap_8h.html#a973a2816ae68ab75d5b4118890fd4383">   47</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_RCILC   0x0006U </span><span class="comment">/* Root Complex Internal Link Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="cap_8h.html#a78b98a43b8e6661d6745df19c8591f47">   48</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_RCEC    0x0007U </span><span class="comment">/* Root Complex Event Collector Endpoint Association */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="cap_8h.html#a2cfa2f9212fb923c3811c0cdc769a877">   49</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_MFVC    0x0008U </span><span class="comment">/* Multi-Function VC Capability */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="cap_8h.html#a7c2b491e1c994730afe08880dfb1b036">   50</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_MFVC_VC 0x0009U </span><span class="comment">/* Virtual Channel used with MFVC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="cap_8h.html#a356973ae03fb0d33df4092a311818e9b">   51</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_RCRB    0x000AU </span><span class="comment">/* Root Complex Register Block */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="cap_8h.html#ac864550f144038d5bbdf5e556faa640e">   52</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_VNDR    0x000BU </span><span class="comment">/* Vendor-Specific Extended Capability */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="cap_8h.html#aff6494cd92013933dedbab2e2ae5c6b3">   53</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_CAC     0x000CU </span><span class="comment">/* Config Access Correlation - obsolete */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="cap_8h.html#a6b63b04d182b916db526525b064ed285">   54</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_ACS     0x000DU </span><span class="comment">/* Access Control Services */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="cap_8h.html#af890e2f4f3873b60ac83df345ab0cd8f">   55</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_ARI     0x000EU </span><span class="comment">/* Alternate Routing-ID Interpretation */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="cap_8h.html#a79a9cb071afc5cff9e699c232841623c">   56</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_ATS     0x000FU </span><span class="comment">/* Address Translation Services */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="cap_8h.html#ae8767a1dd6e203aa2ccd75d1fd05eb7d">   57</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_SRIOV   0x0010U </span><span class="comment">/* Single Root I/O Virtualization */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="cap_8h.html#aa117a86f2691d8711fa6b70e196ead01">   58</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_MRIOV   0x0011U </span><span class="comment">/* Multi Root I/O Virtualization */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="cap_8h.html#a2810671833871608043e6e910d79dffd">   59</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_MCAST   0x0012U </span><span class="comment">/* Multicast */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="cap_8h.html#a37e0ac002e9742bb9177588d2dfa850b">   60</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_PRI     0x0013U </span><span class="comment">/* Page Request Interface */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="cap_8h.html#ab8be630bf1dc810f2964e979ac46f77c">   61</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_AMD_XXX 0x0014U </span><span class="comment">/* Reserved for AMD */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="cap_8h.html#abae7e5d40435723e6d808c377753332a">   62</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_REBAR   0x0015U </span><span class="comment">/* Resizable BAR */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="cap_8h.html#a812c156b93d070a06d3a56b5785788fd">   63</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_DPA     0x0016U </span><span class="comment">/* Dynamic Power Allocation */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="cap_8h.html#a558289987600691fce5574feb253b4cb">   64</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_TPH     0x0017U </span><span class="comment">/* TPH Requester */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="cap_8h.html#a9545f09c97f2dd4f751767e6e54326ec">   65</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_LTR     0x0018U </span><span class="comment">/* Latency Tolerance Reporting */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="cap_8h.html#acd1a90cce3892bacc40939a04b707d20">   66</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_SECPCI  0x0019U </span><span class="comment">/* Secondary PCIe Capability */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="cap_8h.html#af6c41b4ad9e32c4420cb89cc5a0d51c2">   67</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_PMUX    0x001AU </span><span class="comment">/* Protocol Multiplexing */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="cap_8h.html#a0c3b5efb8d9fb69a8fdbb9ca147a3069">   68</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_PASID   0x001BU </span><span class="comment">/* Process Address Space ID */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="cap_8h.html#a40f83a1c280acb8f3f3908d860874015">   69</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_DPC     0x001DU </span><span class="comment">/* DPC: Downstream Port Containment */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="cap_8h.html#a3006998c35d9c8f8e3d69716cda6def7">   70</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_L1SS    0x001EU </span><span class="comment">/* L1 PM Substates */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="cap_8h.html#a134d53764458500ea4ca58fe016f46fa">   71</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_PTM     0x001FU </span><span class="comment">/* Precision Time Measurement */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="cap_8h.html#ab1d94b05177a5064a78e4048eff473b1">   72</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_DVSEC   0x0023U </span><span class="comment">/* Designated Vendor-Specific Extended Capability */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="cap_8h.html#a2e8324ea3b27a63e213252bed6c78ca6">   73</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_DLF     0x0025U </span><span class="comment">/* Data Link Feature */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="cap_8h.html#a60203711f9fe698f3e7e138e0468645a">   74</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_PL_16GT 0x0026U </span><span class="comment">/* Physical Layer 16.0 GT/s */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="cap_8h.html#a56b3b2bd686b6b99c2ae34ae57228160">   75</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_LMR     0x0027U </span><span class="comment">/* Lane Margining at the Receiver */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="cap_8h.html#a0087a39c01053f83b3ac3bb3b057ac2a">   76</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_HID     0x0028U </span><span class="comment">/* Hierarchy ID  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="cap_8h.html#a03dafb2eb5449f17dc18898ea319d729">   77</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_NPEM    0x0029U </span><span class="comment">/* Native PCIe Enclosure Management */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="cap_8h.html#a8a8768d04866a479114bcf276466501f">   78</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_PL_32GT 0x002AU </span><span class="comment">/* Physical Layer 32.0 GT/s */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="cap_8h.html#a53e188f6e71f04012e7739e75a015398">   79</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_AP      0x002BU </span><span class="comment">/* Alternate Protocol */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="cap_8h.html#a0e173611874d25c0cd5bd62372542380">   80</a></span><span class="preprocessor">#define PCIE_EXT_CAP_ID_SFI     0x002CU </span><span class="comment">/* System Firmware Intermediary  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span> </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">#endif </span><span class="comment">/* ZEPHYR_INCLUDE_DRIVERS_PCIE_CAP_H_ */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.1-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_4fe5cf12322eb0f9892753dc20f1484c.html">drivers</a></li><li class="navelem"><a class="el" href="dir_c53ab2a99d211ceb14df6f4f5cbc32f7.html">pcie</a></li><li class="navelem"><a class="el" href="cap_8h.html">cap.h</a></li>
    <li class="footer">Generated on Sat Mar 5 2022 05:00:44 for Zephyr API Documentation by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
<script type="text/javascript">
  $(function() {
    toggleButton = document.createElement('doxygen-awesome-dark-mode-toggle')
    toggleButton.title = "Toggle Light/Dark Mode"
    $(document).ready(function(){
      document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
    // every resize will remove the button, which is why it has to be added again:
    $(window).resize(function(){
      document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
  })
</script>
</body>
</html>
