/**************************************************************
CAUTION : This file is Auto Generated by VBA based on *.xls.
          So, don't modify this file manually!
***************************************************************/
#ifndef _V711_PORTING_IOS_CONFIG_H_
#define _V711_PORTING_IOS_CONFIG_H_

/*配置管脚复用关系、内部上下拉以及驱动能力*/
#define V711_PORTING_IOS_CONFIG \
do{\
\
/*配置NANDFLASH(14个PIN)*/\
\
/*配置BOOT_MODE,JTAG_MODE(6个PIN）*/\
\
/*配置MMC1(6个PIN）*/\
    /*sdio_clk管脚复用配置*/\
    SET_IOS_SDIO_CLK_CTRL1_1;\
    INSET_IOS_PD_IOM_CTRL21;\
    CLR_IOS_MMC1_CLK_CTRL1_1;\
    CLR_IOS_GPIO1_5_CTRL1_1;\
    /*sdio_clk管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL21;\
\
    /*sdio_cmd管脚复用配置*/\
    SET_IOS_SDIO_CTRL1_1;\
    CLR_IOS_MMC1_CTRL1_1;\
    CLR_IOS_GPIO1_6_CTRL1_1;\
\
    /*sdio_data[0]管脚复用配置*/\
    SET_IOS_SDIO_CTRL1_1;\
    CLR_IOS_MMC1_CTRL1_1;\
    CLR_IOS_GPIO1_7_CTRL1_1;\
\
    /*sdio_data[1]管脚复用配置*/\
    SET_IOS_SDIO_CTRL1_1;\
    CLR_IOS_MMC1_CTRL1_1;\
    CLR_IOS_GPIO1_8_CTRL1_1;\
\
    /*sdio_data[2]管脚复用配置*/\
    SET_IOS_SDIO_CTRL1_1;\
    CLR_IOS_MMC1_CTRL1_1;\
    CLR_IOS_GPIO1_9_CTRL1_1;\
\
    /*sdio_data[3]管脚复用配置*/\
    SET_IOS_SDIO_CTRL1_1;\
    CLR_IOS_MMC1_CTRL1_1;\
    CLR_IOS_GPIO1_10_CTRL1_1;\
    /*sdio_data[3]管脚上下拉配置*/\
    PUSET_IOS_PD_IOM_CTRL26;\
\
\
/*配置JTAG0（6个PIN）*/\
\
/*配置GPIO/GSBI_0(20PIN）*/\
    /*rgmii_txd[0]管脚复用配置*/\
    SET_IOS_RGMII_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL28;\
    CLR_IOS_GPIO2_0_CTRL1_1;\
\
    /*rgmii_txd[1]管脚复用配置*/\
    SET_IOS_RGMII_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL29;\
    CLR_IOS_GPIO2_1_CTRL1_1;\
\
    /*rgmii_txd[2]管脚复用配置*/\
    SET_IOS_RGMII_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL30;\
    CLR_IOS_GPIO2_2_CTRL1_1;\
\
    /*rgmii_txd[3]管脚复用配置*/\
    SET_IOS_RGMII_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL31;\
    CLR_IOS_GPIO2_3_CTRL1_1;\
\
    /*rgmii_clk管脚复用配置*/\
    SET_IOS_RGMII_CLK_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL32;\
    CLR_IOS_GPIO2_4_CTRL1_1;\
\
    /*rgmii_tx_clk管脚复用配置*/\
    SET_IOS_RGMII_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL33;\
    CLR_IOS_GPIO2_5_CTRL1_1;\
\
    /*rgmii_mdio管脚复用配置*/\
    SET_IOS_RGMII_CTRL1_1;\
    CLR_IOS_GPIO2_6_CTRL1_1;\
\
    /*rgmii_mdc管脚复用配置*/\
    SET_IOS_RGMII_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL35;\
    CLR_IOS_GPIO2_7_CTRL1_1;\
\
    /*rgmii_txen管脚复用配置*/\
    SET_IOS_RGMII_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL36;\
    CLR_IOS_GPIO2_8_CTRL1_1;\
\
    /*rgmii_rxdv管脚复用配置*/\
    SET_IOS_RGMII_CTRL1_1;\
    INSET_IOS_PD_IOM_CTRL37;\
    CLR_IOS_GPIO2_9_CTRL1_1;\
\
    /*uart2_txd管脚复用配置*/\
    CLR_IOS_UART2_CTRL2_2;\
    SET_IOS_UART2_CTRL2_1;\
    OUTSET_IOS_PD_IOM_CTRL38;\
    CLR_IOS_GPIO2_10_CTRL1_1;\
    CLR_IOS_I2C0_CTRL2_1;\
\
    /*uart2_rxd管脚复用配置*/\
    CLR_IOS_UART2_CTRL2_2;\
    SET_IOS_UART2_CTRL2_1;\
    INSET_IOS_PD_IOM_CTRL39;\
    CLR_IOS_GPIO2_11_CTRL1_1;\
    CLR_IOS_I2C0_CTRL2_1;\
	PUSET_IOS_PD_IOM_CTRL39;\
\
    /*mmc0_data[0]管脚复用配置*/\
    SET_IOS_MMC0_CTRL1_1;\
    CLR_IOS_GPIO2_12_CTRL1_1;\
    /*mmc0_data[0]管脚上下拉配置*/\
    PUSET_IOS_PD_IOM_CTRL40;\
\
    /*mmc0_data[1]管脚复用配置*/\
    SET_IOS_MMC0_CTRL1_1;\
    CLR_IOS_GPIO2_13_CTRL1_1;\
    /*mmc0_data[1]管脚上下拉配置*/\
    PUSET_IOS_PD_IOM_CTRL41;\
\
    /*mmc0_data[2]管脚复用配置*/\
    SET_IOS_MMC0_CTRL1_1;\
    CLR_IOS_GPIO2_14_CTRL1_1;\
    /*mmc0_data[2]管脚上下拉配置*/\
    PUSET_IOS_PD_IOM_CTRL42;\
\
    /*mmc0_data[3]管脚复用配置*/\
    SET_IOS_MMC0_CTRL1_1;\
    CLR_IOS_GPIO2_15_CTRL1_1;\
    /*mmc0_data[3]管脚上下拉配置*/\
    PUSET_IOS_PD_IOM_CTRL43;\
\
\
/*配置GPIO/GSBI_1(7PIN）*/\
    /*rgmii_rxd[0]管脚复用配置*/\
    SET_IOS_RGMII_CTRL1_1;\
    INSET_IOS_PD_IOM_CTRL48;\
    CLR_IOS_GPIO2_20_CTRL1_1;\
\
    /*rgmii_rxd[1]管脚复用配置*/\
    SET_IOS_RGMII_CTRL1_1;\
    INSET_IOS_PD_IOM_CTRL49;\
    CLR_IOS_GPIO2_21_CTRL1_1;\
\
    /*rgmii_rxd[2]管脚复用配置*/\
    SET_IOS_RGMII_CTRL1_1;\
    INSET_IOS_PD_IOM_CTRL50;\
    CLR_IOS_GPIO2_22_CTRL1_1;\
\
    /*rgmii_rxd[3]管脚复用配置*/\
    SET_IOS_RGMII_CTRL1_1;\
    INSET_IOS_PD_IOM_CTRL51;\
    CLR_IOS_GPIO2_23_CTRL1_1;\
\
    /*mmc0_clk管脚复用配置*/\
    SET_IOS_MMC0_CLK_CTRL1_1;\
    OUTSET_IOS_PD_IOM_CTRL52;\
    CLR_IOS_GPIO2_24_CTRL1_1;\
    /*mmc0_clk管脚上下拉配置*/\
    NASET_IOS_PD_IOM_CTRL52;\
\
    /*mmc0_cmd管脚复用配置*/\
    SET_IOS_MMC0_CTRL1_1;\
    CLR_IOS_GPIO2_25_CTRL1_1;\
    /*mmc0_cmd管脚上下拉配置*/\
    PUSET_IOS_PD_IOM_CTRL53;\
\
    /*rgmii_rx_clk管脚复用配置*/\
    SET_IOS_RGMII_CTRL1_1;\
    INSET_IOS_PD_IOM_CTRL54;\
    CLR_IOS_GPIO2_26_CTRL1_1;\
\
\
/*配置RF线控：CH0 FEM(7PIN）*/\
\
/*配置RF线控：FEM(17个PIN）*/\
    /*uart1_txd管脚复用配置*/\
    CLR_IOS_UART1_CTRL3_1;\
    CLR_IOS_UART1_CTRL3_2;\
    SET_IOS_UART1_CTRL3_3;\
    OUTSET_IOS_PD_IOM_CTRL71;\
    CLR_IOS_GPIO1_24_CTRL1_1;\
    CLR_IOS_ANTPA_SEL9_CTRL1_1;\
\
    /*uart1_rxd管脚复用配置*/\
    CLR_IOS_UART1_CTRL3_1;\
    CLR_IOS_UART1_CTRL3_2;\
    SET_IOS_UART1_CTRL3_3;\
    INSET_IOS_PD_IOM_CTRL72;\
    CLR_IOS_GPIO1_25_CTRL1_1;\
    CLR_IOS_ANTPA_SEL10_CTRL1_1;\
    PUSET_IOS_PD_IOM_CTRL72;\
\
\
/*配置ABB信号（18个PIN）*/\
\
/*配置LPDDR2信号（61个PIN） CA信号（16个PIN）*/\
\
/*配置LPDDR2信号（61个PIN） DQ信号（45个PIN）*/\
\
/*配置LPDDR2 KGD信号（1个PIN）*/\
\
/*配置PCIE（7个PIN）*/\
\
/*配置PCIE 差分时钟（2个PIN）*/\
\
/*配置HSIC（2个PIN）*/\
\
}while(0)

#endif

