Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot process_data_behav xil_defaultlib.process_data xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Study/HK221/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/multiplexer.sv" Line 1. Module multiplexer(NO_INPUT=4,BITS=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Study/HK221/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/demultiplexer.sv" Line 1. Module demultiplexer(NO_OUTPUT=4,BITS=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Study/HK221/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/multiplexer.sv" Line 1. Module multiplexer(NO_INPUT=4,BITS=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Study/HK221/PAPER/Practice/Accumulator/Accumulator.srcs/sources_1/new/demultiplexer.sv" Line 1. Module demultiplexer(NO_OUTPUT=4,BITS=2) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiplexer(NO_INPUT=4,BITS=2)
Compiling module xil_defaultlib.demultiplexer(NO_OUTPUT=4,BITS=2...
Compiling module xil_defaultlib.process_data
Compiling module xil_defaultlib.glbl
Built simulation snapshot process_data_behav
