// Seed: 3805716228
module module_0;
  wire id_1;
endmodule
module module_0 (
    input  wor   id_0,
    input  tri1  module_1,
    output uwire id_2,
    output tri0  id_3,
    input  tri   id_4,
    output tri   id_5
);
  module_0 modCall_1 ();
  id_7 :
  assert property (@(posedge id_4) id_1)
  else $display(!id_4);
  supply0 id_8 = id_1;
  assign id_2 = 1;
endmodule
module module_2 (
    output wire id_0,
    output wire id_1,
    output supply1 id_2,
    output tri0 id_3,
    output uwire id_4,
    input wire id_5,
    input tri id_6,
    input wor id_7,
    input tri0 id_8,
    input tri id_9
);
  assign id_1 = 1;
  module_0 modCall_1 ();
  tri  id_11 = 1;
  wire id_12;
  assign id_0 = id_7;
  for (id_13 = id_8; id_6; id_11 = 1) begin : LABEL_0
    wire id_14;
  end
endmodule
