// Seed: 1674400127
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
  tri0 id_7, id_8;
  id_9(
      (id_7 - id_9)
  );
  if (id_5) assign id_3 = 1;
  wire id_10, id_11;
  always $display;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_18 = ({id_16{id_14}});
  wire id_19;
  wire id_20;
  id_21(
      .id_0(!id_3 % 1),
      .id_1(id_17),
      .id_2(id_18),
      .id_3(id_4),
      .id_4(1),
      .id_5(1),
      .id_6(1 - 1),
      .id_7(1),
      .id_8(1),
      .id_9(1)
  );
  assign id_11 = id_10;
  module_0 modCall_1 (
      id_1,
      id_16,
      id_15,
      id_8,
      id_1
  );
endmodule
