=====
SETUP
25.370
13.599
38.969
clk_i_ibuf
0.000
2.088
u_buf/mem_mem_0_0_s
2.332
5.792
u_tx/n112_s19
6.595
7.627
u_tx/n112_s15
7.627
7.776
u_tx/n112_s13
7.776
7.939
u_tx/n264_s10
9.402
10.028
u_tx/txd_s1
13.599
=====
SETUP
26.065
12.904
38.969
clk_i_ibuf
0.000
2.088
u_rx/clk_cnt_28_s0
2.332
2.790
u_rx/n321_s21
3.940
5.039
u_rx/n208_s5
5.848
6.670
u_rx/n208_s8
7.963
9.062
u_rx/n312_s7
11.872
12.904
u_rx/clk_cnt_8_s0
12.904
=====
SETUP
26.074
12.894
38.969
clk_i_ibuf
0.000
2.088
u_rx/clk_cnt_28_s0
2.332
2.790
u_rx/n321_s21
3.940
5.039
u_rx/n208_s5
5.848
6.670
u_rx/n208_s8
7.963
9.062
u_rx/n300_s7
11.862
12.894
u_rx/clk_cnt_20_s0
12.894
=====
SETUP
26.113
12.856
38.969
clk_i_ibuf
0.000
2.088
u_rx/clk_cnt_28_s0
2.332
2.790
u_rx/n321_s21
3.940
5.039
u_rx/n208_s5
5.848
6.670
u_rx/n208_s8
7.963
9.062
u_rx/n298_s7
12.034
12.856
u_rx/clk_cnt_22_s0
12.856
=====
SETUP
26.117
12.852
38.969
clk_i_ibuf
0.000
2.088
u_rx/clk_cnt_28_s0
2.332
2.790
u_rx/n321_s21
3.940
5.039
u_rx/n208_s5
5.848
6.670
u_rx/n208_s8
7.963
9.062
u_rx/n302_s7
12.030
12.852
u_rx/clk_cnt_18_s0
12.852
=====
SETUP
26.309
12.660
38.969
clk_i_ibuf
0.000
2.088
u_rx/clk_cnt_28_s0
2.332
2.790
u_rx/n321_s21
3.940
5.039
u_rx/n208_s5
5.848
6.670
u_rx/n208_s8
7.963
9.062
u_rx/n306_s7
12.034
12.660
u_rx/clk_cnt_14_s0
12.660
=====
SETUP
26.309
12.660
38.969
clk_i_ibuf
0.000
2.088
u_rx/clk_cnt_28_s0
2.332
2.790
u_rx/n321_s21
3.940
5.039
u_rx/n208_s5
5.848
6.670
u_rx/n208_s8
7.963
9.062
u_rx/n305_s7
12.034
12.660
u_rx/clk_cnt_15_s0
12.660
=====
SETUP
26.313
12.656
38.969
clk_i_ibuf
0.000
2.088
u_rx/clk_cnt_28_s0
2.332
2.790
u_rx/n321_s21
3.940
5.039
u_rx/n208_s5
5.848
6.670
u_rx/n208_s8
7.963
9.062
u_rx/n301_s7
12.030
12.656
u_rx/clk_cnt_19_s0
12.656
=====
SETUP
26.477
12.492
38.969
clk_i_ibuf
0.000
2.088
u_rx/clk_cnt_28_s0
2.332
2.790
u_rx/n321_s21
3.940
5.039
u_rx/n208_s5
5.848
6.670
u_rx/n208_s8
7.963
9.062
u_rx/n291_s7
11.393
12.492
u_rx/clk_cnt_29_s0
12.492
=====
SETUP
26.487
12.482
38.969
clk_i_ibuf
0.000
2.088
u_rx/clk_cnt_28_s0
2.332
2.790
u_rx/n321_s21
3.940
5.039
u_rx/n208_s5
5.848
6.670
u_rx/n208_s8
7.963
9.062
u_rx/n303_s7
11.383
12.482
u_rx/clk_cnt_17_s0
12.482
=====
SETUP
26.487
12.482
38.969
clk_i_ibuf
0.000
2.088
u_rx/clk_cnt_28_s0
2.332
2.790
u_rx/n321_s21
3.940
5.039
u_rx/n208_s5
5.848
6.670
u_rx/n208_s8
7.963
9.062
u_rx/n295_s7
11.383
12.482
u_rx/clk_cnt_25_s0
12.482
=====
SETUP
26.544
12.425
38.969
clk_i_ibuf
0.000
2.088
u_rx/clk_cnt_28_s0
2.332
2.790
u_rx/n321_s21
3.940
5.039
u_rx/n208_s5
5.848
6.670
u_rx/n208_s8
7.963
9.062
u_rx/n294_s7
11.393
12.425
u_rx/clk_cnt_26_s0
12.425
=====
SETUP
26.544
12.425
38.969
clk_i_ibuf
0.000
2.088
u_rx/clk_cnt_28_s0
2.332
2.790
u_rx/n321_s21
3.940
5.039
u_rx/n208_s5
5.848
6.670
u_rx/n208_s8
7.963
9.062
u_rx/n293_s7
11.393
12.425
u_rx/clk_cnt_27_s0
12.425
=====
SETUP
26.554
12.415
38.969
clk_i_ibuf
0.000
2.088
u_rx/clk_cnt_28_s0
2.332
2.790
u_rx/n321_s21
3.940
5.039
u_rx/n208_s5
5.848
6.670
u_rx/n208_s8
7.963
9.062
u_rx/n304_s7
11.383
12.415
u_rx/clk_cnt_16_s0
12.415
=====
SETUP
26.554
12.415
38.969
clk_i_ibuf
0.000
2.088
u_rx/clk_cnt_28_s0
2.332
2.790
u_rx/n321_s21
3.940
5.039
u_rx/n208_s5
5.848
6.670
u_rx/n208_s8
7.963
9.062
u_rx/n292_s7
11.383
12.415
u_rx/clk_cnt_28_s0
12.415
=====
SETUP
26.564
12.405
38.969
clk_i_ibuf
0.000
2.088
u_rx/clk_cnt_28_s0
2.332
2.790
u_rx/n321_s21
3.940
5.039
u_rx/n208_s5
5.848
6.670
u_rx/n208_s8
7.963
9.062
u_rx/n307_s7
11.373
12.405
u_rx/clk_cnt_13_s0
12.405
=====
SETUP
26.564
12.405
38.969
clk_i_ibuf
0.000
2.088
u_rx/clk_cnt_28_s0
2.332
2.790
u_rx/n321_s21
3.940
5.039
u_rx/n208_s5
5.848
6.670
u_rx/n208_s8
7.963
9.062
u_rx/n299_s7
11.373
12.405
u_rx/clk_cnt_21_s0
12.405
=====
SETUP
26.606
12.363
38.969
clk_i_ibuf
0.000
2.088
u_rx/clk_cnt_28_s0
2.332
2.790
u_rx/n321_s21
3.940
5.039
u_rx/n208_s5
5.848
6.670
u_rx/n208_s8
7.963
9.062
u_rx/n311_s7
11.541
12.363
u_rx/clk_cnt_9_s0
12.363
=====
SETUP
26.606
12.363
38.969
clk_i_ibuf
0.000
2.088
u_rx/clk_cnt_28_s0
2.332
2.790
u_rx/n321_s21
3.940
5.039
u_rx/n208_s5
5.848
6.670
u_rx/n208_s8
7.963
9.062
u_rx/n309_s7
11.541
12.363
u_rx/clk_cnt_11_s0
12.363
=====
SETUP
26.615
12.354
38.969
clk_i_ibuf
0.000
2.088
u_rx/clk_cnt_28_s0
2.332
2.790
u_rx/n321_s21
3.940
5.039
u_rx/n208_s5
5.848
6.670
u_rx/n208_s8
7.963
9.062
u_rx/n308_s7
11.532
12.354
u_rx/clk_cnt_12_s0
12.354
=====
SETUP
26.764
12.205
38.969
clk_i_ibuf
0.000
2.088
u_rx/clk_cnt_28_s0
2.332
2.790
u_rx/n321_s21
3.940
5.039
u_rx/n208_s5
5.848
6.670
u_rx/n208_s8
7.963
9.062
u_rx/n297_s7
11.383
12.205
u_rx/clk_cnt_23_s0
12.205
=====
SETUP
26.764
12.205
38.969
clk_i_ibuf
0.000
2.088
u_rx/clk_cnt_28_s0
2.332
2.790
u_rx/n321_s21
3.940
5.039
u_rx/n208_s5
5.848
6.670
u_rx/n208_s8
7.963
9.062
u_rx/n296_s7
11.383
12.205
u_rx/clk_cnt_24_s0
12.205
=====
SETUP
26.920
12.049
38.969
clk_i_ibuf
0.000
2.088
u_rx/clk_cnt_3_s0
2.332
2.790
u_rx/n316_s8
3.958
5.057
u_rx/n307_s8
7.357
8.179
u_rx/n289_s8
10.006
10.808
u_rx/n289_s7
11.227
12.049
u_rx/clk_cnt_31_s0
12.049
=====
SETUP
27.271
11.698
38.969
clk_i_ibuf
0.000
2.088
u_rx/clk_cnt_3_s0
2.332
2.790
u_rx/n316_s8
3.958
5.057
u_rx/n307_s8
7.357
8.179
u_rx/n290_s9
9.495
10.594
u_rx/n290_s7
10.599
11.698
u_rx/clk_cnt_30_s0
11.698
=====
SETUP
27.583
11.386
38.969
clk_i_ibuf
0.000
2.088
u_rx/clk_cnt_28_s0
2.332
2.790
u_rx/n321_s21
3.940
5.039
u_rx/n321_s13
6.817
7.639
u_rx/n208_s2
7.655
8.477
u_rx/n318_s7
10.287
11.386
u_rx/clk_cnt_2_s0
11.386
=====
HOLD
0.708
2.284
1.577
clk_i_ibuf
0.000
1.392
u_tx/state_1_s1
1.577
1.910
u_tx/n306_s6
1.912
2.284
u_tx/state_1_s1
2.284
=====
HOLD
0.708
2.284
1.577
clk_i_ibuf
0.000
1.392
u_tx/clk_cnt_3_s0
1.577
1.910
u_tx/n294_s5
1.912
2.284
u_tx/clk_cnt_3_s0
2.284
=====
HOLD
0.708
2.284
1.577
clk_i_ibuf
0.000
1.392
u_tx/clk_cnt_12_s0
1.577
1.910
u_tx/n285_s5
1.912
2.284
u_tx/clk_cnt_12_s0
2.284
=====
HOLD
0.708
2.284
1.577
clk_i_ibuf
0.000
1.392
u_tx/clk_cnt_16_s0
1.577
1.910
u_tx/n281_s5
1.912
2.284
u_tx/clk_cnt_16_s0
2.284
=====
HOLD
0.708
2.284
1.577
clk_i_ibuf
0.000
1.392
u_tx/clk_cnt_23_s0
1.577
1.910
u_tx/n274_s5
1.912
2.284
u_tx/clk_cnt_23_s0
2.284
=====
HOLD
0.708
2.284
1.577
clk_i_ibuf
0.000
1.392
u_tx/clk_cnt_31_s0
1.577
1.910
u_tx/n266_s5
1.912
2.284
u_tx/clk_cnt_31_s0
2.284
=====
HOLD
0.708
2.284
1.577
clk_i_ibuf
0.000
1.392
u_buf/mode_s2
1.577
1.910
gpio_o_d_0_s1
1.912
2.284
u_buf/mode_s2
2.284
=====
HOLD
0.708
2.284
1.577
clk_i_ibuf
0.000
1.392
u_buf/send_count_2_s1
1.577
1.910
u_buf/n246_s3
1.912
2.284
u_buf/send_count_2_s1
2.284
=====
HOLD
0.708
2.284
1.577
clk_i_ibuf
0.000
1.392
u_buf/send_count_3_s1
1.577
1.910
u_buf/n245_s1
1.912
2.284
u_buf/send_count_3_s1
2.284
=====
HOLD
0.708
2.284
1.577
clk_i_ibuf
0.000
1.392
u_buf/send_count_8_s1
1.577
1.910
u_buf/n240_s1
1.912
2.284
u_buf/send_count_8_s1
2.284
=====
HOLD
0.708
2.284
1.577
clk_i_ibuf
0.000
1.392
u_buf/rd_idx_0_s1
1.577
1.910
u_buf/n239_s1
1.912
2.284
u_buf/rd_idx_0_s1
2.284
=====
HOLD
0.708
2.284
1.577
clk_i_ibuf
0.000
1.392
u_buf/rd_idx_5_s1
1.577
1.910
u_buf/n234_s1
1.912
2.284
u_buf/rd_idx_5_s1
2.284
=====
HOLD
0.708
2.284
1.577
clk_i_ibuf
0.000
1.392
u_buf/rd_idx_8_s1
1.577
1.910
u_buf/n231_s1
1.912
2.284
u_buf/rd_idx_8_s1
2.284
=====
HOLD
0.708
2.284
1.577
clk_i_ibuf
0.000
1.392
u_rx/clk_cnt_5_s0
1.577
1.910
u_rx/n315_s7
1.912
2.284
u_rx/clk_cnt_5_s0
2.284
=====
HOLD
0.708
2.284
1.577
clk_i_ibuf
0.000
1.392
u_rx/clk_cnt_13_s0
1.577
1.910
u_rx/n307_s7
1.912
2.284
u_rx/clk_cnt_13_s0
2.284
=====
HOLD
0.709
2.285
1.577
clk_i_ibuf
0.000
1.392
u_tx/bit_idx_1_s1
1.577
1.910
u_tx/n309_s7
1.913
2.285
u_tx/bit_idx_1_s1
2.285
=====
HOLD
0.709
2.285
1.577
clk_i_ibuf
0.000
1.392
u_tx/clk_cnt_6_s0
1.577
1.910
u_tx/n291_s5
1.913
2.285
u_tx/clk_cnt_6_s0
2.285
=====
HOLD
0.709
2.285
1.577
clk_i_ibuf
0.000
1.392
u_tx/clk_cnt_18_s0
1.577
1.910
u_tx/n279_s5
1.913
2.285
u_tx/clk_cnt_18_s0
2.285
=====
HOLD
0.709
2.285
1.577
clk_i_ibuf
0.000
1.392
u_tx/clk_cnt_20_s0
1.577
1.910
u_tx/n277_s5
1.913
2.285
u_tx/clk_cnt_20_s0
2.285
=====
HOLD
0.709
2.285
1.577
clk_i_ibuf
0.000
1.392
u_tx/clk_cnt_29_s0
1.577
1.910
u_tx/n268_s5
1.913
2.285
u_tx/clk_cnt_29_s0
2.285
=====
HOLD
0.709
2.285
1.577
clk_i_ibuf
0.000
1.392
u_buf/fill_count_0_s1
1.577
1.910
u_buf/n99_s5
1.913
2.285
u_buf/fill_count_0_s1
2.285
=====
HOLD
0.709
2.285
1.577
clk_i_ibuf
0.000
1.392
u_buf/send_count_1_s1
1.577
1.910
u_buf/n247_s1
1.913
2.285
u_buf/send_count_1_s1
2.285
=====
HOLD
0.709
2.285
1.577
clk_i_ibuf
0.000
1.392
u_buf/send_count_4_s1
1.577
1.910
u_buf/n244_s1
1.913
2.285
u_buf/send_count_4_s1
2.285
=====
HOLD
0.709
2.285
1.577
clk_i_ibuf
0.000
1.392
u_buf/rd_idx_6_s1
1.577
1.910
u_buf/n233_s1
1.913
2.285
u_buf/rd_idx_6_s1
2.285
=====
HOLD
0.709
2.285
1.577
clk_i_ibuf
0.000
1.392
u_buf/fill_count_4_s0
1.577
1.910
u_buf/n95_s2
1.913
2.285
u_buf/fill_count_4_s0
2.285
