





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » CPU » Instruction set</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-147826.html">
    <link rel="next" href="x86-150912.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-147826.html">Previous</a></li>


          

<li><a href="index.html">Up</a></li>


          

<li><a href="x86-150912.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>CPU</li>
            <ul>
              <li><a href="index.html">Instruction set</a></li>
              <li><a href="x86-175915.html">Registers</a></li>
              <li><a href="x86-190707.html">Protection, privilege</a></li>
              <li><a href="x86-224627.html">Exceptions</a></li>
              <li><a href="x86-225699.html">Addressing modes</a></li>
              <li><a href="x86-229455.html">Opcodes</a></li>
              
            </ul>
            <li>FPU</li>
            <ul>
              <li><a href="x86-245307.html">Instruction set</a></li>
              <li><a href="x86-307843.html">Registers, data types</a></li>
              
            </ul>
            <li>MMX</li>
            <ul>
              <li><a href="x86-318646.html">Instruction set</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"><span class="ngb">SHR             Shift Logical Right                  Flags: O D I T S Z A P C</span></span><br /><span class="line">                                                            * - - - * * ? * *</span><br /><span class="line"><span class="ngb">SHR</span> destination,count</span><br /><span class="line"></span><br /><span class="line">                         ┌───────────────┐   ┌────┐</span><br /><span class="line">                    0 ──►│  destination  │──►│ CF │</span><br /><span class="line">                         └───────────────┛   └────┛</span><br /><span class="line"></span><br /><span class="line">    SHR shifts the bits of the destination operand downward (toward</span><br /><span class="line">    the least significant bit) by the number of bit positions</span><br /><span class="line">    specified in the second operand (count). As bits are transferred</span><br /><span class="line">    out of the right (low-order) end of the destination, zero bits are</span><br /><span class="line">    shifted into the left (high-order) end. The carry flag (CF) is set</span><br /><span class="line">    equal to the last bit shifted out of the right end.</span><br /><span class="line"></span><br /><span class="line">    The shift is repeated the number of times indicated by the second</span><br /><span class="line">    operand, which is either an immediate 8-bit value (<span class="ngb">max</span>. 1 on the</span><br /><span class="line">    8086 processor) or the contents of the CL register. To reduce the</span><br /><span class="line">    maximum execution time, the 80186+ uses only the lower 5 bits of</span><br /><span class="line">    the count, limiting the count value to 31; the 8086 uses all 8</span><br /><span class="line">    bits of count.</span><br /><span class="line"></span><br /><span class="line">    If the count operand is not an immediate 1, the overflow flag (OF)</span><br /><span class="line">    is undefined; otherwise SHR sets OF equal to the high-order bit of</span><br /><span class="line">    the original operand (i.e. 1 if the sign bit was changed).</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    SHR divides an unsigned integer by a power-of-two.</span><br /><span class="line"></span><br /><span class="line">        Example:        shr   dx, 1     ; Shift right 1 bit</span><br /><span class="line">                        rcr   ax, 1     ; Propagate carry</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Opcode      Format</span></span><br /><span class="line">    C0 /5 ib    SHR  r/m8,imm8</span><br /><span class="line">    C1 /5 ib    SHR  r/m16,imm8</span><br /><span class="line">    C1 /5 ib    SHR  r/m32,imm8</span><br /><span class="line">    D0 /5       SHR  r/m8,1</span><br /><span class="line">    D1 /5       SHR  r/m16,1</span><br /><span class="line">    D1 /5       SHR  r/m32,1</span><br /><span class="line">    D2 /5       SHR  r/m8,CL</span><br /><span class="line">    D3 /5       SHR  r/m16,CL</span><br /><span class="line">    D3 /5       SHR  r/m32,CL</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Length and timing</span></span><br /><span class="line">    Same as SAR</span><br /></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li><a href="x86-136688.html">SAR</a></li>
        
          <li><a href="x86-132399.html">ROR</a></li>
        
          <li><a href="x86-117148.html">RCR</a></li>
        
          <li><a href="x86-150912.html">SHRD</a></li>
        
          <li><a href="x86-146103.html">SHL</a></li>
        
          <li><a href="x86-147826.html">SHLD</a></li>
        
          <li><a href="x86-179453.html">Flags</a></li>
        
      </ul>
    </nav>
  


      </article>

    </section>

  </body>

</html>

