<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<title>MEN - MEN 16Z001 host driver for Linux - z001_smb.h File Reference</title>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<meta name="Language" content="en, english">
<meta name="Copyright" content="All material copyright MEN Mikro Elektronik GmbH">
<link href="men_stylesheet.css" rel="stylesheet" type="text/css">
</head>
<body>

<div class="left_to_right" style="padding-top: 6px; background-color: #F0F0F0; height: 110px; border-bottom: 2px solid #D1D1D2;">
	<!-- Titel -->
	<img src="menlogo.gif" alt="MEN" style="float: left; height: 103px; width: 155px; margin: 0px;">
	<h1 style="margin: 0px; padding-top: 35px; padding-bottom: 0px;">MEN 16Z001 host driver for Linux &nbsp; </h1>
	<h3>z001_smb.h File Reference</h3>
</div>

<div class="left_to_right">
<!-- Hauptteil -->
	<div class="main">
<!-- Generated by Doxygen 1.3.2 -->
<div class="qindex"><a class="qindex" href="index.html">Main&nbsp;Page</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="globals.html">Globals</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a></div>
<h1>z001_smb.h File Reference</h1>internal declarations  
<a href="#_details">More...</a>
<p>

<p>
<a href="z001__smb_8h-source.html">Go to the source code of this file.</a><table border=0 cellpadding=0 cellspacing=0>
<tr><td></td></tr>
<tr><td colspan=2><br><h2>register offsets</h2></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a2" doxytag="z001_smb.h::SMBHSI"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z001__smb_8h.html#a2">SMBHSI</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SMbus Host Config. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a3" doxytag="z001_smb.h::SMBHCBC"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z001__smb_8h.html#a3">SMBHCBC</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base Clock Setting. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a4" doxytag="z001_smb.h::SMBSTS"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z001__smb_8h.html#a4">SMBSTS</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status Register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a5" doxytag="z001_smb.h::SMBCMD"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z001__smb_8h.html#a5">SMBCMD</a>&nbsp;&nbsp;&nbsp;0x05</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SMB Command. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a6" doxytag="z001_smb.h::SMBSTART"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z001__smb_8h.html#a6">SMBSTART</a>&nbsp;&nbsp;&nbsp;0x06</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Start Register, wr starts cycle. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a7" doxytag="z001_smb.h::SMBADR"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z001__smb_8h.html#a7">SMBADR</a>&nbsp;&nbsp;&nbsp;0x07</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SMbus Address Register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a8" doxytag="z001_smb.h::SMBDAA"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z001__smb_8h.html#a8">SMBDAA</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SMBus Data A. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a9" doxytag="z001_smb.h::SMBDAB"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z001__smb_8h.html#a9">SMBDAB</a>&nbsp;&nbsp;&nbsp;0x09</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SMBus Data B. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a10" doxytag="z001_smb.h::SMBBLK"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z001__smb_8h.html#a10">SMBBLK</a>&nbsp;&nbsp;&nbsp;0x0A</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SMbus Block Register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a11" doxytag="z001_smb.h::SMBHCMD"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z001__smb_8h.html#a11">SMBHCMD</a>&nbsp;&nbsp;&nbsp;0x0B</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SMbus Cmd Register for Host ctrl. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a12" doxytag="z001_smb.h::SMBBYP"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z001__smb_8h.html#a12">SMBBYP</a>&nbsp;&nbsp;&nbsp;0x0C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SMbus Bypass Register. <br><br></td></tr>
<tr><td colspan=2><br><h2>register settings</h2></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a13" doxytag="z001_smb.h::SMBCLK_149KHZ"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z001__smb_8h.html#a13">SMBCLK_149KHZ</a>&nbsp;&nbsp;&nbsp;(0x0&lt;&lt;5)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">I2C clk 149kHz. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a14" doxytag="z001_smb.h::SMBCLK_74KHZ"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z001__smb_8h.html#a14">SMBCLK_74KHZ</a>&nbsp;&nbsp;&nbsp;(0x1&lt;&lt;5)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">I2C clk 74kHz. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a15" doxytag="z001_smb.h::SMBCLK_37KHZ"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z001__smb_8h.html#a15">SMBCLK_37KHZ</a>&nbsp;&nbsp;&nbsp;(0x2&lt;&lt;5)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">I2C clk 37kHz. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a16" doxytag="z001_smb.h::SMBCLK_223KHZ"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z001__smb_8h.html#a16">SMBCLK_223KHZ</a>&nbsp;&nbsp;&nbsp;(0x4&lt;&lt;5)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">I2C clk 223kHz. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a17" doxytag="z001_smb.h::SMBCLK_111KHZ"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z001__smb_8h.html#a17">SMBCLK_111KHZ</a>&nbsp;&nbsp;&nbsp;(0x5&lt;&lt;5)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">I2C clk 111kHz. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a18" doxytag="z001_smb.h::SMBCLK_55KHZ"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z001__smb_8h.html#a18">SMBCLK_55KHZ</a>&nbsp;&nbsp;&nbsp;(0x6&lt;&lt;5)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">I2C clk 55kHz. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a19" doxytag="z001_smb.h::SMBHCBC_IDLE_BASECLK64"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z001__smb_8h.html#a19">SMBHCBC_IDLE_BASECLK64</a>&nbsp;&nbsp;&nbsp;(0x0&lt;&lt;3)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">IDLE delay BaseClk*64. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a20" doxytag="z001_smb.h::SMBHCBC_IDLE_BASECLK32"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z001__smb_8h.html#a20">SMBHCBC_IDLE_BASECLK32</a>&nbsp;&nbsp;&nbsp;(0x1&lt;&lt;3)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">IDLE delay BaseClk*32. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a21" doxytag="z001_smb.h::SMBHCBC_IDLE_BASECLK128"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z001__smb_8h.html#a21">SMBHCBC_IDLE_BASECLK128</a>&nbsp;&nbsp;&nbsp;(0x2&lt;&lt;3)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">IDLE delay BaseClk*128. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a22" doxytag="z001_smb.h::FPGA16Z001_CMD_ABORT"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z001__smb_8h.html#a22">FPGA16Z001_CMD_ABORT</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ABORT transaction. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a23" doxytag="z001_smb.h::FPGA16Z001_CMD_TOUT"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z001__smb_8h.html#a23">FPGA16Z001_CMD_TOUT</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">force TIMEOUT <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a24" doxytag="z001_smb.h::FPGA16Z001_CMD_QUICK"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z001__smb_8h.html#a24">FPGA16Z001_CMD_QUICK</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">QUICK timing. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a25" doxytag="z001_smb.h::FPGA16Z001_CMD_BYTE"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z001__smb_8h.html#a25">FPGA16Z001_CMD_BYTE</a>&nbsp;&nbsp;&nbsp;(0x1 &lt;&lt; 4)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Send/Receive Byte. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a26" doxytag="z001_smb.h::FPGA16Z001_CMD_BYTE_DATA"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z001__smb_8h.html#a26">FPGA16Z001_CMD_BYTE_DATA</a>&nbsp;&nbsp;&nbsp;(0x2 &lt;&lt; 4)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read/Write Byte. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a27" doxytag="z001_smb.h::FPGA16Z001_CMD_WORD_DATA"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z001__smb_8h.html#a27">FPGA16Z001_CMD_WORD_DATA</a>&nbsp;&nbsp;&nbsp;(0x3 &lt;&lt; 4)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read/Write Word. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a28" doxytag="z001_smb.h::FPGA16Z001_CMD_BLOCK_DATA"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z001__smb_8h.html#a28">FPGA16Z001_CMD_BLOCK_DATA</a>&nbsp;&nbsp;&nbsp;(0x4 &lt;&lt; 4)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read/Write Block. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a29" doxytag="z001_smb.h::FPGA16Z001_CMD_BLOCK_CLR"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z001__smb_8h.html#a29">FPGA16Z001_CMD_BLOCK_CLR</a>&nbsp;&nbsp;&nbsp;(0x1 &lt;&lt; 7)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reset block registers pointer. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z001__smb_8h.html#a30">FPGA16Z001_STS_IDLE</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">IDL_STS. </em> <a href="#a30"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z001__smb_8h.html#a31">FPGA16Z001_STS_BUSY</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">HST_BSY. </em> <a href="#a31"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z001__smb_8h.html#a32">FPGA16Z001_STS_DONE</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt status. </em> <a href="#a32"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z001__smb_8h.html#a33">FPGA16Z001_STS_DEV</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Error status. </em> <a href="#a33"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z001__smb_8h.html#a34">FPGA16Z001_STS_COLL</a>&nbsp;&nbsp;&nbsp;0x40</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bus Collision. </em> <a href="#a34"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z001__smb_8h.html#a35">FPGA16Z001_STS_TERM</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Terminate. </em> <a href="#a35"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a36" doxytag="z001_smb.h::FPGA16Z001_STS_ERR"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z001__smb_8h.html#a36">FPGA16Z001_STS_ERR</a>&nbsp;&nbsp;&nbsp;0xE0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">all error bits <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a37" doxytag="z001_smb.h::FPGA16Z001_HSI_HCIE"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z001__smb_8h.html#a37">FPGA16Z001_HSI_HCIE</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host Controller Interface Enable. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a38" doxytag="z001_smb.h::FPGA16Z001_HSI_IE"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="z001__smb_8h.html#a38">FPGA16Z001_HSI_IE</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt Enable. <br><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
internal declarations 
<p>
<dl compact><dt><b>Project:</b></dt><dd>16Z001 I2C Host driver for Linux</dd></dl>
<dl compact><dt><b>Author:</b></dt><dd>ts</dd></dl>
<hr><h2>Define Documentation</h2>
<a name="a31" doxytag="z001_smb.h::FPGA16Z001_STS_BUSY"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define FPGA16Z001_STS_BUSY&nbsp;&nbsp;&nbsp;0x08
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
HST_BSY. 
<p>
1: Host controller is completing a command <br>
 0: Bus is ready     </td>
  </tr>
</table>
<a name="a34" doxytag="z001_smb.h::FPGA16Z001_STS_COLL"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define FPGA16Z001_STS_COLL&nbsp;&nbsp;&nbsp;0x40
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Bus Collision. 
<p>
1: The host controller's interrupt was caused by the collision of bus transactions or no acknowledge     </td>
  </tr>
</table>
<a name="a33" doxytag="z001_smb.h::FPGA16Z001_STS_DEV"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define FPGA16Z001_STS_DEV&nbsp;&nbsp;&nbsp;0x20
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Error status. 
<p>
1: The host controller's interrupt was caused by the controller or the device due to the generation of an error     </td>
  </tr>
</table>
<a name="a32" doxytag="z001_smb.h::FPGA16Z001_STS_DONE"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define FPGA16Z001_STS_DONE&nbsp;&nbsp;&nbsp;0x10
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt status. 
<p>
1: The host controller's interrupt was caused after completing a command     </td>
  </tr>
</table>
<a name="a30" doxytag="z001_smb.h::FPGA16Z001_STS_IDLE"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define FPGA16Z001_STS_IDLE&nbsp;&nbsp;&nbsp;0x04
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
IDL_STS. 
<p>
1: Bus is idle <br>
 0: Bus is free     </td>
  </tr>
</table>
<a name="a35" doxytag="z001_smb.h::FPGA16Z001_STS_TERM"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define FPGA16Z001_STS_TERM&nbsp;&nbsp;&nbsp;0x80
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Terminate. 
<p>
1: The host controller's interrupt was caused by a terminated bus transaction in response to "ABORT"     </td>
  </tr>
</table>

	</div>
</div>

<div class="footer">
<!-- Footer -->
	<p class="footer">
	Generated for MEN 16Z001 host driver for Linux using <a href="http://www.doxygen.org">doxygen</a>. All Rights Reserved.
	</p>
</div>

</body>
</html>

