/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_ds_wfe_cz_1.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 9/13/11 10:48a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Apr 14 10:09:59 2011
 *                 MD5 Checksum         b0ba84764310f22a148b48dae3bcde09
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/3128/rdb/b0/bchp_ds_wfe_cz_1.h $
 * 
 * Hydra_Software_Devel/2   9/13/11 10:48a farshidf
 * SW3128-1: update the the header files from Dorothy
 * 
 * Hydra_Software_Devel/2   9/13/11 10:47a farshidf
 * SW3128-1: update the the header files from Dorothy
 * 
 * Hydra_Software_Devel/2   9/13/11 10:01a dorothyl
 * SW3128-1 : oob a/d
 * 
 * Hydra_Software_Devel/1   4/14/11 12:06p farshidf
 * SW3128-5: add 3128 RDb for b0
 *
 ***************************************************************************/

#ifndef BCHP_DS_WFE_CZ_1_H__
#define BCHP_DS_WFE_CZ_1_H__

/***************************************************************************
 *DS_WFE_CZ_1 - WFE Channel Processor 1 Configuration Registers
 ***************************************************************************/
#define BCHP_DS_WFE_CZ_1_SRC_ID                  0x00095000 /* Source channel bin ID */
#define BCHP_DS_WFE_CZ_1_QMIX_FCW                0x00095004 /* Channel Processor Mixer Frequency Control Word */
#define BCHP_DS_WFE_CZ_1_AGF                     0x00095008 /* Digital AGC(Fine) Control Register */
#define BCHP_DS_WFE_CZ_1_AGFI                    0x0009500c /* Digital AGC(Fine) Integrator Value */
#define BCHP_DS_WFE_CZ_1_AGFLI                   0x00095010 /* Digital AGC(Fine) Leaky Integrator Value */

/***************************************************************************
 *SRC_ID - Source channel bin ID
 ***************************************************************************/
/* DS_WFE_CZ_1 :: SRC_ID :: CH_DISABLE [31:31] */
#define BCHP_DS_WFE_CZ_1_SRC_ID_CH_DISABLE_MASK                    0x80000000
#define BCHP_DS_WFE_CZ_1_SRC_ID_CH_DISABLE_SHIFT                   31
#define BCHP_DS_WFE_CZ_1_SRC_ID_CH_DISABLE_DEFAULT                 0

/* DS_WFE_CZ_1 :: SRC_ID :: reserved_for_eco0 [30:13] */
#define BCHP_DS_WFE_CZ_1_SRC_ID_reserved_for_eco0_MASK             0x7fffe000
#define BCHP_DS_WFE_CZ_1_SRC_ID_reserved_for_eco0_SHIFT            13
#define BCHP_DS_WFE_CZ_1_SRC_ID_reserved_for_eco0_DEFAULT          0

/* DS_WFE_CZ_1 :: SRC_ID :: FILTC_ODD_LEN [12:12] */
#define BCHP_DS_WFE_CZ_1_SRC_ID_FILTC_ODD_LEN_MASK                 0x00001000
#define BCHP_DS_WFE_CZ_1_SRC_ID_FILTC_ODD_LEN_SHIFT                12
#define BCHP_DS_WFE_CZ_1_SRC_ID_FILTC_ODD_LEN_DEFAULT              0

/* DS_WFE_CZ_1 :: SRC_ID :: reserved1 [11:11] */
#define BCHP_DS_WFE_CZ_1_SRC_ID_reserved1_MASK                     0x00000800
#define BCHP_DS_WFE_CZ_1_SRC_ID_reserved1_SHIFT                    11

/* DS_WFE_CZ_1 :: SRC_ID :: ACI_COEF_SEL [10:09] */
#define BCHP_DS_WFE_CZ_1_SRC_ID_ACI_COEF_SEL_MASK                  0x00000600
#define BCHP_DS_WFE_CZ_1_SRC_ID_ACI_COEF_SEL_SHIFT                 9
#define BCHP_DS_WFE_CZ_1_SRC_ID_ACI_COEF_SEL_DEFAULT               0

/* DS_WFE_CZ_1 :: SRC_ID :: reserved2 [08:08] */
#define BCHP_DS_WFE_CZ_1_SRC_ID_reserved2_MASK                     0x00000100
#define BCHP_DS_WFE_CZ_1_SRC_ID_reserved2_SHIFT                    8

/* DS_WFE_CZ_1 :: SRC_ID :: BIN_ID [07:02] */
#define BCHP_DS_WFE_CZ_1_SRC_ID_BIN_ID_MASK                        0x000000fc
#define BCHP_DS_WFE_CZ_1_SRC_ID_BIN_ID_SHIFT                       2
#define BCHP_DS_WFE_CZ_1_SRC_ID_BIN_ID_DEFAULT                     0

/* DS_WFE_CZ_1 :: SRC_ID :: reserved3 [01:00] */
#define BCHP_DS_WFE_CZ_1_SRC_ID_reserved3_MASK                     0x00000003
#define BCHP_DS_WFE_CZ_1_SRC_ID_reserved3_SHIFT                    0

/***************************************************************************
 *QMIX_FCW - Channel Processor Mixer Frequency Control Word
 ***************************************************************************/
/* DS_WFE_CZ_1 :: QMIX_FCW :: reserved0 [31:30] */
#define BCHP_DS_WFE_CZ_1_QMIX_FCW_reserved0_MASK                   0xc0000000
#define BCHP_DS_WFE_CZ_1_QMIX_FCW_reserved0_SHIFT                  30

/* DS_WFE_CZ_1 :: QMIX_FCW :: FCW [29:00] */
#define BCHP_DS_WFE_CZ_1_QMIX_FCW_FCW_MASK                         0x3fffffff
#define BCHP_DS_WFE_CZ_1_QMIX_FCW_FCW_SHIFT                        0
#define BCHP_DS_WFE_CZ_1_QMIX_FCW_FCW_DEFAULT                      0


#endif /* #ifndef BCHP_DS_WFE_CZ_1_H__ */

/* End of File */
