// Seed: 535277586
module module_0;
  always @(*) begin : LABEL_0
    $unsigned(38);
    ;
  end
  logic [7:0] id_1;
  assign id_1 = id_1[1];
  wire id_2 = id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd13,
    parameter id_4 = 32'd26
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire _id_4;
  inout wire id_3;
  inout wire _id_2;
  input wire id_1;
  module_0 modCall_1 ();
  logic [id_4 : id_2] id_8;
endmodule
