*design* DebussyLib (btIdent Verdi_T-2022.06)
Command arguments:
    +define+verilog
    /home/jorjor/CIC/B_ICC2017_preliminary_grad_cell-based/DT.v
    /home/jorjor/CIC/B_ICC2017_preliminary_grad_cell-based/testfixture.v

Highest level modules:
testfixture

Total	0 error(s),   0 warning(s)
