begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 1997, Stefan Esser<se@freebsd.org>  * Copyright (c) 2000, Michael Smith<msmith@freebsd.org>  * Copyright (c) 2000, BSDi  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice unmodified, this list of conditions, and the following  *    disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT  * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF  * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/lock.h>
end_include

begin_include
include|#
directive|include
file|<sys/mutex.h>
end_include

begin_include
include|#
directive|include
file|<dev/pci/pcivar.h>
end_include

begin_include
include|#
directive|include
file|<dev/pci/pcireg.h>
end_include

begin_include
include|#
directive|include
file|<vm/vm.h>
end_include

begin_include
include|#
directive|include
file|<vm/pmap.h>
end_include

begin_include
include|#
directive|include
file|<machine/pci_cfgreg.h>
end_include

begin_enum
enum|enum
block|{
name|CFGMECH_NONE
init|=
literal|0
block|,
name|CFGMECH_1
block|,
name|CFGMECH_PCIE
block|, }
enum|;
end_enum

begin_function_decl
specifier|static
name|uint32_t
name|pci_docfgregread
parameter_list|(
name|int
name|bus
parameter_list|,
name|int
name|slot
parameter_list|,
name|int
name|func
parameter_list|,
name|int
name|reg
parameter_list|,
name|int
name|bytes
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|pciereg_cfgread
parameter_list|(
name|int
name|bus
parameter_list|,
name|unsigned
name|slot
parameter_list|,
name|unsigned
name|func
parameter_list|,
name|unsigned
name|reg
parameter_list|,
name|unsigned
name|bytes
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|pciereg_cfgwrite
parameter_list|(
name|int
name|bus
parameter_list|,
name|unsigned
name|slot
parameter_list|,
name|unsigned
name|func
parameter_list|,
name|unsigned
name|reg
parameter_list|,
name|int
name|data
parameter_list|,
name|unsigned
name|bytes
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|pcireg_cfgread
parameter_list|(
name|int
name|bus
parameter_list|,
name|int
name|slot
parameter_list|,
name|int
name|func
parameter_list|,
name|int
name|reg
parameter_list|,
name|int
name|bytes
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|pcireg_cfgwrite
parameter_list|(
name|int
name|bus
parameter_list|,
name|int
name|slot
parameter_list|,
name|int
name|func
parameter_list|,
name|int
name|reg
parameter_list|,
name|int
name|data
parameter_list|,
name|int
name|bytes
parameter_list|)
function_decl|;
end_function_decl

begin_decl_stmt
specifier|static
name|int
name|cfgmech
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|vm_offset_t
name|pcie_base
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|int
name|pcie_minbus
decl_stmt|,
name|pcie_maxbus
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|uint32_t
name|pcie_badslots
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|struct
name|mtx
name|pcicfg_mtx
decl_stmt|;
end_decl_stmt

begin_comment
comment|/*   * Initialise access to PCI configuration space   */
end_comment

begin_function
name|int
name|pci_cfgregopen
parameter_list|(
name|void
parameter_list|)
block|{
specifier|static
name|int
name|once
init|=
literal|0
decl_stmt|;
name|uint64_t
name|pciebar
decl_stmt|;
name|uint16_t
name|did
decl_stmt|,
name|vid
decl_stmt|;
if|if
condition|(
operator|!
name|once
condition|)
block|{
name|mtx_init
argument_list|(
operator|&
name|pcicfg_mtx
argument_list|,
literal|"pcicfg"
argument_list|,
name|NULL
argument_list|,
name|MTX_SPIN
argument_list|)
expr_stmt|;
name|once
operator|=
literal|1
expr_stmt|;
block|}
if|if
condition|(
name|cfgmech
operator|!=
name|CFGMECH_NONE
condition|)
return|return
operator|(
literal|1
operator|)
return|;
name|cfgmech
operator|=
name|CFGMECH_1
expr_stmt|;
comment|/* 	 * Grope around in the PCI config space to see if this is a 	 * chipset that is capable of doing memory-mapped config cycles. 	 * This also implies that it can do PCIe extended config cycles. 	 */
comment|/* Check for supported chipsets */
name|vid
operator|=
name|pci_cfgregread
argument_list|(
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
name|PCIR_VENDOR
argument_list|,
literal|2
argument_list|)
expr_stmt|;
name|did
operator|=
name|pci_cfgregread
argument_list|(
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
name|PCIR_DEVICE
argument_list|,
literal|2
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|vid
condition|)
block|{
case|case
literal|0x8086
case|:
switch|switch
condition|(
name|did
condition|)
block|{
case|case
literal|0x3590
case|:
case|case
literal|0x3592
case|:
comment|/* Intel 7520 or 7320 */
name|pciebar
operator|=
name|pci_cfgregread
argument_list|(
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0xce
argument_list|,
literal|2
argument_list|)
operator|<<
literal|16
expr_stmt|;
name|pcie_cfgregopen
argument_list|(
name|pciebar
argument_list|,
literal|0
argument_list|,
literal|255
argument_list|)
expr_stmt|;
break|break;
case|case
literal|0x2580
case|:
case|case
literal|0x2584
case|:
case|case
literal|0x2590
case|:
comment|/* Intel 915, 925, or 915GM */
name|pciebar
operator|=
name|pci_cfgregread
argument_list|(
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0x48
argument_list|,
literal|4
argument_list|)
expr_stmt|;
name|pcie_cfgregopen
argument_list|(
name|pciebar
argument_list|,
literal|0
argument_list|,
literal|255
argument_list|)
expr_stmt|;
break|break;
block|}
block|}
return|return
operator|(
literal|1
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|uint32_t
name|pci_docfgregread
parameter_list|(
name|int
name|bus
parameter_list|,
name|int
name|slot
parameter_list|,
name|int
name|func
parameter_list|,
name|int
name|reg
parameter_list|,
name|int
name|bytes
parameter_list|)
block|{
if|if
condition|(
name|cfgmech
operator|==
name|CFGMECH_PCIE
operator|&&
operator|(
name|bus
operator|!=
literal|0
operator|||
operator|!
operator|(
literal|1
operator|<<
name|slot
operator|&
name|pcie_badslots
operator|)
operator|)
condition|)
return|return
operator|(
name|pciereg_cfgread
argument_list|(
name|bus
argument_list|,
name|slot
argument_list|,
name|func
argument_list|,
name|reg
argument_list|,
name|bytes
argument_list|)
operator|)
return|;
else|else
return|return
operator|(
name|pcireg_cfgread
argument_list|(
name|bus
argument_list|,
name|slot
argument_list|,
name|func
argument_list|,
name|reg
argument_list|,
name|bytes
argument_list|)
operator|)
return|;
block|}
end_function

begin_comment
comment|/*   * Read configuration space register  */
end_comment

begin_function
name|u_int32_t
name|pci_cfgregread
parameter_list|(
name|int
name|bus
parameter_list|,
name|int
name|slot
parameter_list|,
name|int
name|func
parameter_list|,
name|int
name|reg
parameter_list|,
name|int
name|bytes
parameter_list|)
block|{
name|uint32_t
name|line
decl_stmt|;
comment|/* 	 * Some BIOS writers seem to want to ignore the spec and put 	 * 0 in the intline rather than 255 to indicate none.  Some use 	 * numbers in the range 128-254 to indicate something strange and 	 * apparently undocumented anywhere.  Assume these are completely bogus 	 * and map them to 255, which the rest of the PCI code recognizes as 	 * as an invalid IRQ. 	 */
if|if
condition|(
name|reg
operator|==
name|PCIR_INTLINE
operator|&&
name|bytes
operator|==
literal|1
condition|)
block|{
name|line
operator|=
name|pci_docfgregread
argument_list|(
name|bus
argument_list|,
name|slot
argument_list|,
name|func
argument_list|,
name|PCIR_INTLINE
argument_list|,
literal|1
argument_list|)
expr_stmt|;
if|if
condition|(
name|line
operator|==
literal|0
operator|||
name|line
operator|>=
literal|128
condition|)
name|line
operator|=
name|PCI_INVALID_IRQ
expr_stmt|;
return|return
operator|(
name|line
operator|)
return|;
block|}
return|return
operator|(
name|pci_docfgregread
argument_list|(
name|bus
argument_list|,
name|slot
argument_list|,
name|func
argument_list|,
name|reg
argument_list|,
name|bytes
argument_list|)
operator|)
return|;
block|}
end_function

begin_comment
comment|/*   * Write configuration space register   */
end_comment

begin_function
name|void
name|pci_cfgregwrite
parameter_list|(
name|int
name|bus
parameter_list|,
name|int
name|slot
parameter_list|,
name|int
name|func
parameter_list|,
name|int
name|reg
parameter_list|,
name|u_int32_t
name|data
parameter_list|,
name|int
name|bytes
parameter_list|)
block|{
if|if
condition|(
name|cfgmech
operator|==
name|CFGMECH_PCIE
operator|&&
operator|(
name|bus
operator|!=
literal|0
operator|||
operator|!
operator|(
literal|1
operator|<<
name|slot
operator|&
name|pcie_badslots
operator|)
operator|)
condition|)
name|pciereg_cfgwrite
argument_list|(
name|bus
argument_list|,
name|slot
argument_list|,
name|func
argument_list|,
name|reg
argument_list|,
name|data
argument_list|,
name|bytes
argument_list|)
expr_stmt|;
else|else
name|pcireg_cfgwrite
argument_list|(
name|bus
argument_list|,
name|slot
argument_list|,
name|func
argument_list|,
name|reg
argument_list|,
name|data
argument_list|,
name|bytes
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/*   * Configuration space access using direct register operations  */
end_comment

begin_comment
comment|/* enable configuration space accesses and return data port address */
end_comment

begin_function
specifier|static
name|int
name|pci_cfgenable
parameter_list|(
name|unsigned
name|bus
parameter_list|,
name|unsigned
name|slot
parameter_list|,
name|unsigned
name|func
parameter_list|,
name|int
name|reg
parameter_list|,
name|int
name|bytes
parameter_list|)
block|{
name|int
name|dataport
init|=
literal|0
decl_stmt|;
if|if
condition|(
name|bus
operator|<=
name|PCI_BUSMAX
operator|&&
name|slot
operator|<
literal|32
operator|&&
name|func
operator|<=
name|PCI_FUNCMAX
operator|&&
name|reg
operator|<=
name|PCI_REGMAX
operator|&&
name|bytes
operator|!=
literal|3
operator|&&
operator|(
name|unsigned
operator|)
name|bytes
operator|<=
literal|4
operator|&&
operator|(
name|reg
operator|&
operator|(
name|bytes
operator|-
literal|1
operator|)
operator|)
operator|==
literal|0
condition|)
block|{
name|outl
argument_list|(
name|CONF1_ADDR_PORT
argument_list|,
operator|(
literal|1
operator|<<
literal|31
operator|)
operator||
operator|(
name|bus
operator|<<
literal|16
operator|)
operator||
operator|(
name|slot
operator|<<
literal|11
operator|)
operator||
operator|(
name|func
operator|<<
literal|8
operator|)
operator||
operator|(
name|reg
operator|&
operator|~
literal|0x03
operator|)
argument_list|)
expr_stmt|;
name|dataport
operator|=
name|CONF1_DATA_PORT
operator|+
operator|(
name|reg
operator|&
literal|0x03
operator|)
expr_stmt|;
block|}
return|return
operator|(
name|dataport
operator|)
return|;
block|}
end_function

begin_comment
comment|/* disable configuration space accesses */
end_comment

begin_function
specifier|static
name|void
name|pci_cfgdisable
parameter_list|(
name|void
parameter_list|)
block|{
comment|/* 	 * Do nothing.  Writing a 0 to the address port can apparently 	 * confuse some bridges and cause spurious access failures. 	 */
block|}
end_function

begin_function
specifier|static
name|int
name|pcireg_cfgread
parameter_list|(
name|int
name|bus
parameter_list|,
name|int
name|slot
parameter_list|,
name|int
name|func
parameter_list|,
name|int
name|reg
parameter_list|,
name|int
name|bytes
parameter_list|)
block|{
name|int
name|data
init|=
operator|-
literal|1
decl_stmt|;
name|int
name|port
decl_stmt|;
name|mtx_lock_spin
argument_list|(
operator|&
name|pcicfg_mtx
argument_list|)
expr_stmt|;
name|port
operator|=
name|pci_cfgenable
argument_list|(
name|bus
argument_list|,
name|slot
argument_list|,
name|func
argument_list|,
name|reg
argument_list|,
name|bytes
argument_list|)
expr_stmt|;
if|if
condition|(
name|port
operator|!=
literal|0
condition|)
block|{
switch|switch
condition|(
name|bytes
condition|)
block|{
case|case
literal|1
case|:
name|data
operator|=
name|inb
argument_list|(
name|port
argument_list|)
expr_stmt|;
break|break;
case|case
literal|2
case|:
name|data
operator|=
name|inw
argument_list|(
name|port
argument_list|)
expr_stmt|;
break|break;
case|case
literal|4
case|:
name|data
operator|=
name|inl
argument_list|(
name|port
argument_list|)
expr_stmt|;
break|break;
block|}
name|pci_cfgdisable
argument_list|()
expr_stmt|;
block|}
name|mtx_unlock_spin
argument_list|(
operator|&
name|pcicfg_mtx
argument_list|)
expr_stmt|;
return|return
operator|(
name|data
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|pcireg_cfgwrite
parameter_list|(
name|int
name|bus
parameter_list|,
name|int
name|slot
parameter_list|,
name|int
name|func
parameter_list|,
name|int
name|reg
parameter_list|,
name|int
name|data
parameter_list|,
name|int
name|bytes
parameter_list|)
block|{
name|int
name|port
decl_stmt|;
name|mtx_lock_spin
argument_list|(
operator|&
name|pcicfg_mtx
argument_list|)
expr_stmt|;
name|port
operator|=
name|pci_cfgenable
argument_list|(
name|bus
argument_list|,
name|slot
argument_list|,
name|func
argument_list|,
name|reg
argument_list|,
name|bytes
argument_list|)
expr_stmt|;
if|if
condition|(
name|port
operator|!=
literal|0
condition|)
block|{
switch|switch
condition|(
name|bytes
condition|)
block|{
case|case
literal|1
case|:
name|outb
argument_list|(
name|port
argument_list|,
name|data
argument_list|)
expr_stmt|;
break|break;
case|case
literal|2
case|:
name|outw
argument_list|(
name|port
argument_list|,
name|data
argument_list|)
expr_stmt|;
break|break;
case|case
literal|4
case|:
name|outl
argument_list|(
name|port
argument_list|,
name|data
argument_list|)
expr_stmt|;
break|break;
block|}
name|pci_cfgdisable
argument_list|()
expr_stmt|;
block|}
name|mtx_unlock_spin
argument_list|(
operator|&
name|pcicfg_mtx
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|int
name|pcie_cfgregopen
parameter_list|(
name|uint64_t
name|base
parameter_list|,
name|uint8_t
name|minbus
parameter_list|,
name|uint8_t
name|maxbus
parameter_list|)
block|{
name|uint32_t
name|val1
decl_stmt|,
name|val2
decl_stmt|;
name|int
name|slot
decl_stmt|;
if|if
condition|(
name|minbus
operator|!=
literal|0
condition|)
return|return
operator|(
literal|0
operator|)
return|;
if|if
condition|(
name|bootverbose
condition|)
name|printf
argument_list|(
literal|"PCIe: Memory Mapped configuration base @ 0x%lx\n"
argument_list|,
name|base
argument_list|)
expr_stmt|;
comment|/* XXX: We should make sure this really fits into the direct map. */
name|pcie_base
operator|=
operator|(
name|vm_offset_t
operator|)
name|pmap_mapdev
argument_list|(
name|base
argument_list|,
operator|(
name|maxbus
operator|+
literal|1
operator|)
operator|<<
literal|20
argument_list|)
expr_stmt|;
name|pcie_minbus
operator|=
name|minbus
expr_stmt|;
name|pcie_maxbus
operator|=
name|maxbus
expr_stmt|;
name|cfgmech
operator|=
name|CFGMECH_PCIE
expr_stmt|;
comment|/* 	 * On some AMD systems, some of the devices on bus 0 are 	 * inaccessible using memory-mapped PCI config access.  Walk 	 * bus 0 looking for such devices.  For these devices, we will 	 * fall back to using type 1 config access instead. 	 */
if|if
condition|(
name|pci_cfgregopen
argument_list|()
operator|!=
literal|0
condition|)
block|{
for|for
control|(
name|slot
operator|=
literal|0
init|;
name|slot
operator|<
literal|32
condition|;
name|slot
operator|++
control|)
block|{
name|val1
operator|=
name|pcireg_cfgread
argument_list|(
literal|0
argument_list|,
name|slot
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|4
argument_list|)
expr_stmt|;
if|if
condition|(
name|val1
operator|==
literal|0xffffffff
condition|)
continue|continue;
name|val2
operator|=
name|pciereg_cfgread
argument_list|(
literal|0
argument_list|,
name|slot
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|4
argument_list|)
expr_stmt|;
if|if
condition|(
name|val2
operator|!=
name|val1
condition|)
name|pcie_badslots
operator||=
operator|(
literal|1
operator|<<
name|slot
operator|)
expr_stmt|;
block|}
block|}
return|return
operator|(
literal|1
operator|)
return|;
block|}
end_function

begin_define
define|#
directive|define
name|PCIE_VADDR
parameter_list|(
name|base
parameter_list|,
name|reg
parameter_list|,
name|bus
parameter_list|,
name|slot
parameter_list|,
name|func
parameter_list|)
define|\
value|((base)				+	\ 	((((bus)& 0xff)<< 20)		|	\ 	(((slot)& 0x1f)<< 15)		|	\ 	(((func)& 0x7)<< 12)		|	\ 	((reg)& 0xfff)))
end_define

begin_function
specifier|static
name|int
name|pciereg_cfgread
parameter_list|(
name|int
name|bus
parameter_list|,
name|unsigned
name|slot
parameter_list|,
name|unsigned
name|func
parameter_list|,
name|unsigned
name|reg
parameter_list|,
name|unsigned
name|bytes
parameter_list|)
block|{
specifier|volatile
name|vm_offset_t
name|va
decl_stmt|;
name|int
name|data
init|=
operator|-
literal|1
decl_stmt|;
if|if
condition|(
name|bus
operator|<
name|pcie_minbus
operator|||
name|bus
operator|>
name|pcie_maxbus
operator|||
name|slot
operator|>=
literal|32
operator|||
name|func
operator|>
name|PCI_FUNCMAX
operator|||
name|reg
operator|>=
literal|0x1000
condition|)
return|return
operator|(
operator|-
literal|1
operator|)
return|;
name|va
operator|=
name|PCIE_VADDR
argument_list|(
name|pcie_base
argument_list|,
name|reg
argument_list|,
name|bus
argument_list|,
name|slot
argument_list|,
name|func
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|bytes
condition|)
block|{
case|case
literal|4
case|:
name|data
operator|=
operator|*
operator|(
specifier|volatile
name|uint32_t
operator|*
operator|)
operator|(
name|va
operator|)
expr_stmt|;
break|break;
case|case
literal|2
case|:
name|data
operator|=
operator|*
operator|(
specifier|volatile
name|uint16_t
operator|*
operator|)
operator|(
name|va
operator|)
expr_stmt|;
break|break;
case|case
literal|1
case|:
name|data
operator|=
operator|*
operator|(
specifier|volatile
name|uint8_t
operator|*
operator|)
operator|(
name|va
operator|)
expr_stmt|;
break|break;
block|}
return|return
operator|(
name|data
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|pciereg_cfgwrite
parameter_list|(
name|int
name|bus
parameter_list|,
name|unsigned
name|slot
parameter_list|,
name|unsigned
name|func
parameter_list|,
name|unsigned
name|reg
parameter_list|,
name|int
name|data
parameter_list|,
name|unsigned
name|bytes
parameter_list|)
block|{
specifier|volatile
name|vm_offset_t
name|va
decl_stmt|;
if|if
condition|(
name|bus
operator|<
name|pcie_minbus
operator|||
name|bus
operator|>
name|pcie_maxbus
operator|||
name|slot
operator|>=
literal|32
operator|||
name|func
operator|>
name|PCI_FUNCMAX
operator|||
name|reg
operator|>=
literal|0x1000
condition|)
return|return;
name|va
operator|=
name|PCIE_VADDR
argument_list|(
name|pcie_base
argument_list|,
name|reg
argument_list|,
name|bus
argument_list|,
name|slot
argument_list|,
name|func
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|bytes
condition|)
block|{
case|case
literal|4
case|:
operator|*
operator|(
specifier|volatile
name|uint32_t
operator|*
operator|)
operator|(
name|va
operator|)
operator|=
name|data
expr_stmt|;
break|break;
case|case
literal|2
case|:
operator|*
operator|(
specifier|volatile
name|uint16_t
operator|*
operator|)
operator|(
name|va
operator|)
operator|=
name|data
expr_stmt|;
break|break;
case|case
literal|1
case|:
operator|*
operator|(
specifier|volatile
name|uint8_t
operator|*
operator|)
operator|(
name|va
operator|)
operator|=
name|data
expr_stmt|;
break|break;
block|}
block|}
end_function

end_unit

