// Seed: 4070823901
module module_0 #(
    parameter id_2 = 32'd50
) (
    input supply0 id_0
);
  wire _id_2;
  wire [id_2 : -1] id_3;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    input wire id_2,
    input tri id_3,
    input tri0 id_4,
    input supply0 id_5,
    output supply1 id_6,
    input supply0 id_7,
    output supply1 id_8,
    input tri0 id_9,
    input supply0 id_10,
    input supply1 id_11,
    input wand id_12,
    output logic id_13,
    input wor id_14,
    input tri1 id_15
);
  bit id_17;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_0 = 0;
  initial begin : LABEL_0
    id_13 = id_15;
    id_17 <= ~&id_2;
  end
endmodule
