Xilinx Platform Studio (XPS)
Xilinx EDK 7.1.2 Build EDK_H.12.5.1

Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

At Local date and time: Fri Nov 04 16:38:50 2005
Command xbash -q -c "cd /cygdrive/c/temp/rufino/flashwriter/; /usr/bin/make -f system.make libs; exit;" Started...
*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc3s100etq144-4   system.mss
libgen
Xilinx EDK 7.1.2 Build EDK_H.12.5.1
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc3s100etq144-4 system.mss 
Output Directory (-od)		: C:\temp\rufino\flashwriter\
Part (-p)			: spartan3e

Software Specification file	: system.mss
WARNING:MDT - opb_bram_if_cntlr (opb_bram_if_cntlr_0) -
   C:\temp\rufino\flashwriter\system.mhs:137 - ADDRESS PARAMETER C_BASEADDR has
   4-bit value. Mpd specifies 32-bit value.
INFO:MDT - Make sure that addresses specified in binary format have '0b' as
   prefix, and adresses specified in hexadecimal format have '0x' as prefix. An
   address value with no prefix is assumed to be a decimal number.
Sourcing tcl file
c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/data/microblaze_v2_1_
0.tcl ...
Sourcing tcl file
C:/temp/rufino/flashwriter/pcores/opb_emc_v1_10_b/data/opb_emc_v2_1_0.tcl ...

Overriding IP level properties ...
microblaze (microblaze_0) -
c:\edk71\hw\XilinxProcessorIPLib\pcores\microblaze_v4_00_a\data\microblaze_v2_1_
0.mpd:60 - tool overriding c_family value virtex2 to spartan3e
microblaze (microblaze_0) -
c:\edk71\hw\XilinxProcessorIPLib\pcores\microblaze_v4_00_a\data\microblaze_v2_1_
0.mpd:61 - tool overriding c_instance value microblaze to microblaze_0
microblaze (microblaze_0) -
c:\edk71\hw\XilinxProcessorIPLib\pcores\microblaze_v4_00_a\data\microblaze_v2_1_
0.mpd:90 - tcl overriding C_ADDR_TAG_BITS value 17 to 0
microblaze (microblaze_0) -
c:\edk71\hw\XilinxProcessorIPLib\pcores\microblaze_v4_00_a\data\microblaze_v2_1_
0.mpd:97 - tcl overriding C_DCACHE_ADDR_TAG value 17 to 0
opb_mdm (debug_module) -
c:\edk71\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd:
38 - tool overriding c_family value virtex2 to spartan3e
bram_block (lmb_bram) -
c:\edk71\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_
0.mpd:39 - tool overriding c_family value virtex2 to spartan3e

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
c:/edk71/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_
0.tcl ...
Address Map for Processor microblaze_0
  (0x00000000-0x00001fff) opb_bram_if_cntlr_0	mb_opb
  (0x20400000-0x207fffff) SRAM_512Kx8_FLASH_2Mx8	mb_opb
  (0x41400000-0x4140ffff) debug_module	mb_opb

Check platform configuration ...
WARNING:MDT - opb_emc (sram_512kx8_flash_2mx8) -
   C:\temp\rufino\flashwriter\system.mhs:96 - deprecated core!
opb_v20 (mb_opb) - C:\temp\rufino\flashwriter\system.mhs:51 - 2 master(s) : 3
slave(s)

Check port drivers...

Check platform address map ...

Overriding system level properties ...
microblaze (microblaze_0) -
c:\edk71\hw\XilinxProcessorIPLib\pcores\microblaze_v4_00_a\data\microblaze_v2_1_
0.mpd:63 - tool overriding c_d_lmb value 1 to 0
microblaze (microblaze_0) -
c:\edk71\hw\XilinxProcessorIPLib\pcores\microblaze_v4_00_a\data\microblaze_v2_1_
0.mpd:65 - tool overriding c_i_lmb value 1 to 0
opb_v20 (mb_opb) -
c:\edk71\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd:
36 - tool overriding c_num_masters value 4 to 2
opb_v20 (mb_opb) -
c:\edk71\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd:
37 - tool overriding c_num_slaves value 4 to 3
bram_block (lmb_bram) -
c:\edk71\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_
0.mpd:35 - tool overriding c_memsize value 2048 to 8192

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Performing System level DRCs on properties...
INFO:MDT - List of peripherals addressable from processor instance microblaze_0
   : 
  - debug_module
  - SRAM_512Kx8_FLASH_2Mx8
WARNING:MDT - C:\temp\rufino\flashwriter\system.mhs:96 - No Driver Found for
   instance SRAM_512Kx8_FLASH_2Mx8. To avoid seeing this warning, assign the
   appropriate driver or driver "generic 1.00.a " to instance
   SRAM_512Kx8_FLASH_2Mx8

  - opb_bram_if_cntlr_0
WARNING:MDT - C:\temp\rufino\flashwriter\system.mhs:134 - No Driver Found for
   instance opb_bram_if_cntlr_0. To avoid seeing this warning, assign the
   appropriate driver or driver "generic 1.00.a " to instance
   opb_bram_if_cntlr_0


Building Directory Structure for microblaze_0

Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
c:\edk71\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\temp\rufino\flashwriter\microblaze_0\libsrc\standalone_v1_00_a\ ...

Copying files for driver uartlite_v1_00_b from
c:\edk71\sw\XilinxProcessorIPLib\drivers\uartlite_v1_00_b\src\ to
C:\temp\rufino\flashwriter\microblaze_0\libsrc\uartlite_v1_00_b\ ...

Copying files for driver cpu_v1_00_a from
c:\edk71\sw\XilinxProcessorIPLib\drivers\cpu_v1_00_a\src\ to
C:\temp\rufino\flashwriter\microblaze_0\libsrc\cpu_v1_00_a\ ...

Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 
Copying Library Files ...

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mxl-soft-mul  -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 

Configuring make for target libs using:

make -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar" "COMPILER_FLAGS=-mxl-soft-mul 
-O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling commo
Compiling  microblaze_disable_dcache.
Compiling  microblaze_disable_exceptions.
Compiling  microblaze_disable_icache.
Compiling  microblaze_disable_interrupts.
Compiling  microblaze_enable_dcache.
Compiling  microblaze_enable_exceptions.
Compiling  microblaze_enable_icache.
Compiling  microblaze_enable_interrupts.
Compiling  microblaze_init_dcache_range.
Compiling  microblaze_init_icache_range.
Compiling  microblaze_update_dcache.
Compiling  microblaze_update_icache.
Compiling  microblaze_exception_handler.
Compiling  microblaze_exceptions_g.
Compiling  microblaze_interrupt_handler.
Compiling  microblaze_interrupts_g.
Compiling  hw_exception_handler.
Compiling uartlit
Compiling cp

Libraries generated in C:\temp\rufino\flashwriter\microblaze_0\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 
Done.
At Local date and time: Fri Nov 04 16:39:23 2005
Command xbash -q -c "cd /cygdrive/c/temp/rufino/flashwriter/; /usr/bin/make -f system.make download; exit;" Started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s100etq144-4 -lang vhdl   -st xst system.mhs

Release Xilinx EDK 7.1.2 - platgen EDK_H.12.5.1
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc3s100etq144-4 -lang vhdl -st xst system.mhs 
Parse system.mhs ...

Read MPD definitions ...
WARNING:MDT - opb_bram_if_cntlr (opb_bram_if_cntlr_0) -
   C:\temp\rufino\flashwriter\system.mhs:137 - ADDRESS PARAMETER C_BASEADDR has
   4-bit value. Mpd specifies 32-bit value.
INFO:MDT - Make sure that addresses specified in binary format have '0b' as
   prefix, and adresses specified in hexadecimal format have '0x' as prefix. An
   address value with no prefix is assumed to be a decimal number.
Sourcing tcl file
c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/data/microblaze_v2_1_
0.tcl ...
Sourcing tcl file
C:/temp/rufino/flashwriter/pcores/opb_emc_v1_10_b/data/opb_emc_v2_1_0.tcl ...

Overriding IP level properties ...
microblaze (microblaze_0) -
c:\edk71\hw\XilinxProcessorIPLib\pcores\microblaze_v4_00_a\data\microblaze_v2_1_
0.mpd:60 - tool overriding c_family value virtex2 to spartan3e
microblaze (microblaze_0) -
c:\edk71\hw\XilinxProcessorIPLib\pcores\microblaze_v4_00_a\data\microblaze_v2_1_
0.mpd:61 - tool overriding c_instance value microblaze to microblaze_0
microblaze (microblaze_0) -
c:\edk71\hw\XilinxProcessorIPLib\pcores\microblaze_v4_00_a\data\microblaze_v2_1_
0.mpd:90 - tcl overriding C_ADDR_TAG_BITS value 17 to 0
microblaze (microblaze_0) -
c:\edk71\hw\XilinxProcessorIPLib\pcores\microblaze_v4_00_a\data\microblaze_v2_1_
0.mpd:97 - tcl overriding C_DCACHE_ADDR_TAG value 17 to 0
opb_mdm (debug_module) -
c:\edk71\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd:
38 - tool overriding c_family value virtex2 to spartan3e
bram_block (lmb_bram) -
c:\edk71\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_
0.mpd:39 - tool overriding c_family value virtex2 to spartan3e

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
c:/edk71/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_
0.tcl ...
Address Map for Processor microblaze_0
  (0x00000000-0x00001fff) opb_bram_if_cntlr_0	mb_opb
  (0x20400000-0x207fffff) SRAM_512Kx8_FLASH_2Mx8	mb_opb
  (0x41400000-0x4140ffff) debug_module	mb_opb

Check platform configuration ...
WARNING:MDT - opb_emc (sram_512kx8_flash_2mx8) -
   C:\temp\rufino\flashwriter\system.mhs:96 - deprecated core!
opb_v20 (mb_opb) - C:\temp\rufino\flashwriter\system.mhs:51 - 2 master(s) : 3
slave(s)

Check port drivers...

Check platform address map ...

Overriding system level properties ...
microblaze (microblaze_0) -
c:\edk71\hw\XilinxProcessorIPLib\pcores\microblaze_v4_00_a\data\microblaze_v2_1_
0.mpd:63 - tool overriding c_d_lmb value 1 to 0
microblaze (microblaze_0) -
c:\edk71\hw\XilinxProcessorIPLib\pcores\microblaze_v4_00_a\data\microblaze_v2_1_
0.mpd:65 - tool overriding c_i_lmb value 1 to 0
opb_v20 (mb_opb) -
c:\edk71\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd:
36 - tool overriding c_num_masters value 4 to 2
opb_v20 (mb_opb) -
c:\edk71\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd:
37 - tool overriding c_num_slaves value 4 to 3
bram_block (lmb_bram) -
c:\edk71\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_
0.mpd:35 - tool overriding c_memsize value 2048 to 8192

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Performing System level DRCs on properties...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
bram_block (lmb_bram) - C:\temp\rufino\flashwriter\system.mhs:77 - elaborating
IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 3.00 seconds

Constructing platform-level signal connectivity ...
Completion time: 3.00 seconds

Writing (top-level) BMM ...
Writing BMM - C:\temp\rufino\flashwriter\implementation\system.bmm

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
microblaze_0_wrapper (microblaze_0) - C:\temp\rufino\flashwriter\system.mhs:30 -
Running XST synthesis
mb_opb_wrapper (mb_opb) - C:\temp\rufino\flashwriter\system.mhs:51 - Running XST
synthesis
debug_module_wrapper (debug_module) - C:\temp\rufino\flashwriter\system.mhs:59 -
Running XST synthesis
lmb_bram_wrapper (lmb_bram) - C:\temp\rufino\flashwriter\system.mhs:77 - Running
XST synthesis
sram_512kx8_flash_2mx8_wrapper (sram_512kx8_flash_2mx8) -
C:\temp\rufino\flashwriter\system.mhs:96 - Running XST synthesis
sram_512kx8_flash_2mx8_util_bus_split_0_wrapper
(sram_512kx8_flash_2mx8_util_bus_split_0) -
C:\temp\rufino\flashwriter\system.mhs:124 - Running XST synthesis
opb_bram_if_cntlr_0_wrapper (opb_bram_if_cntlr_0) -
C:\temp\rufino\flashwriter\system.mhs:134 - Running XST synthesis

Running NGCBUILD ...

Rebuilding cache ...
Total run time: 181.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh; cd .."
Release 7.1.02i - xst H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"

---- Target Parameters
Target Device                      : xc3s100etq144-4
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
RTL Output                         : YES
Hierarchy Separator                : /

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Effort                : 1

=========================================================================

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "c:/temp/rufino/flashwriter/synthesis/../hdl/system.vhd" in Library work.
Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> (Architecture <STRUCTURE>).
WARNING:Xst:766 - "c:/temp/rufino/flashwriter/synthesis/../hdl/system.vhd" line 976: Generating a Black Box for component <BUFGP>.
WARNING:Xst:766 - "c:/temp/rufino/flashwriter/synthesis/../hdl/system.vhd" line 982: Generating a Black Box for component <IBUF>.
WARNING:Xst:766 - "c:/temp/rufino/flashwriter/synthesis/../hdl/system.vhd" line 988: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "c:/temp/rufino/flashwriter/synthesis/../hdl/system.vhd" line 994: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "c:/temp/rufino/flashwriter/synthesis/../hdl/system.vhd" line 1000: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "c:/temp/rufino/flashwriter/synthesis/../hdl/system.vhd" line 1006: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "c:/temp/rufino/flashwriter/synthesis/../hdl/system.vhd" line 1012: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "c:/temp/rufino/flashwriter/synthesis/../hdl/system.vhd" line 1018: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "c:/temp/rufino/flashwriter/synthesis/../hdl/system.vhd" line 1024: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "c:/temp/rufino/flashwriter/synthesis/../hdl/system.vhd" line 1030: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "c:/temp/rufino/flashwriter/synthesis/../hdl/system.vhd" line 1036: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "c:/temp/rufino/flashwriter/synthesis/../hdl/system.vhd" line 1042: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "c:/temp/rufino/flashwriter/synthesis/../hdl/system.vhd" line 1048: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "c:/temp/rufino/flashwriter/synthesis/../hdl/system.vhd" line 1054: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "c:/temp/rufino/flashwriter/synthesis/../hdl/system.vhd" line 1060: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "c:/temp/rufino/flashwriter/synthesis/../hdl/system.vhd" line 1066: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "c:/temp/rufino/flashwriter/synthesis/../hdl/system.vhd" line 1072: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "c:/temp/rufino/flashwriter/synthesis/../hdl/system.vhd" line 1078: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "c:/temp/rufino/flashwriter/synthesis/../hdl/system.vhd" line 1084: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "c:/temp/rufino/flashwriter/synthesis/../hdl/system.vhd" line 1090: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "c:/temp/rufino/flashwriter/synthesis/../hdl/system.vhd" line 1096: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "c:/temp/rufino/flashwriter/synthesis/../hdl/system.vhd" line 1102: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "c:/temp/rufino/flashwriter/synthesis/../hdl/system.vhd" line 1108: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "c:/temp/rufino/flashwriter/synthesis/../hdl/system.vhd" line 1114: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "c:/temp/rufino/flashwriter/synthesis/../hdl/system.vhd" line 1120: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "c:/temp/rufino/flashwriter/synthesis/../hdl/system.vhd" line 1128: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "c:/temp/rufino/flashwriter/synthesis/../hdl/system.vhd" line 1136: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "c:/temp/rufino/flashwriter/synthesis/../hdl/system.vhd" line 1144: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "c:/temp/rufino/flashwriter/synthesis/../hdl/system.vhd" line 1152: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "c:/temp/rufino/flashwriter/synthesis/../hdl/system.vhd" line 1160: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "c:/temp/rufino/flashwriter/synthesis/../hdl/system.vhd" line 1168: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "c:/temp/rufino/flashwriter/synthesis/../hdl/system.vhd" line 1176: Generating a Black Box for component <IOBUF>.
WARNING:Xst:766 - "c:/temp/rufino/flashwriter/synthesis/../hdl/system.vhd" line 1184: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "c:/temp/rufino/flashwriter/synthesis/../hdl/system.vhd" line 1190: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "c:/temp/rufino/flashwriter/synthesis/../hdl/system.vhd" line 1196: Generating a Black Box for component <OBUF>.
WARNING:Xst:766 - "c:/temp/rufino/flashwriter/synthesis/../hdl/system.vhd" line 1202: Generating a Black Box for component <OBUF>.
Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "c:/temp/rufino/flashwriter/synthesis/../hdl/system.vhd".
Unit <system> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Loading device for application Rf_Device from file '3s100e.nph' in environment c:/xilinx71.

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ../implementation/system.ngr
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 36

Cell Usage :
# BELS                             : 2
#      GND                         : 1
#      VCC                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 35
#      IBUF                        : 1
#      IOBUF                       : 8
#      OBUF                        : 26
# Others                           : 7
#      debug_module_wrapper        : 1
#      lmb_bram_wrapper            : 1
#      mb_opb_wrapper              : 1
#      microblaze_0_wrapper        : 1
#      opb_bram_if_cntlr_0_wrapper : 1
#      sram_512kx8_flash_2mx8_util_bus_split_0_wrapper: 1
#      sram_512kx8_flash_2mx8_wrapper: 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100etq144-4 

 Number of bonded IOBs:                 36  out of    108    33%  
 Number of GCLKs:                        1  out of     24     4%  

=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 7.531ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 749 / 741
-------------------------------------------------------------------------
Delay:               7.531ns (Levels of Logic = 1)
  Source:            sram_512kx8_flash_2mx8:Mem_DQ_O<0> (PAD)
  Destination:       SRAM_512Kx8_FLASH_2Mx8_Mem_DQ<0> (PAD)

  Data Path: sram_512kx8_flash_2mx8:Mem_DQ_O<0> to SRAM_512Kx8_FLASH_2Mx8_Mem_DQ<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    sram_512kx8_flash_2mx8_wrapper:Mem_DQ_O<0>    1   0.000   0.801  sram_512kx8_flash_2mx8 (SRAM_512Kx8_FLASH_2Mx8_Mem_DQ_int_O<0>)
     IOBUF:I->IO               6.730          iobuf_24 (SRAM_512Kx8_FLASH_2Mx8_Mem_DQ<0>)
    ----------------------------------------
    Total                      7.531ns (6.730ns logic, 0.801ns route)
                                       (89.4% logic, 10.6% route)

=========================================================================
CPU : 8.44 / 8.63 s | Elapsed : 8.00 / 9.00 s
 
--> 

Total memory usage is 108024 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   37 (   0 filtered)
Number of infos    :    0 (   0 filtered)
Copying Xilinx Implementation tool scripts..
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s100etq144-4 -implement fast_runtime.opt system.ngc
Release 7.1.02i - Xflow H.38
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s100etq144-4 -implement fast_runtime.opt
system.ngc  
.... Copying flowfile c:/xilinx71/xilinx/data/fpga.flw into working directory
C:/temp/rufino/flashwriter/implementation 

Using Flow File: C:/temp/rufino/flashwriter/implementation/fpga.flw 
Using Option File(s): 
 C:/temp/rufino/flashwriter/implementation/fast_runtime.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s100etq144-4 -nt timestamp -bm system.bmm
C:/temp/rufino/flashwriter/implementation/system.ngc -uc system.ucf system.ngd 
#----------------------------------------------#
Release 7.1.02i - ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc3s100etq144-4 -nt timestamp -bm system.bmm -uc
system.ucf C:/temp/rufino/flashwriter/implementation/system.ngc system.ngd 

Reading NGO file 'C:/temp/rufino/flashwriter/implementation/system.ngc' ...
Loading design module
"C:/temp/rufino/flashwriter/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/temp/rufino/flashwriter/implementation/mb_opb_wrapper.ngc"...
Loading design module
"C:/temp/rufino/flashwriter/implementation/debug_module_wrapper.ngc"...
Loading design module
"C:/temp/rufino/flashwriter/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"C:/temp/rufino/flashwriter/implementation/sram_512kx8_flash_2mx8_wrapper.ngc"..
.
Loading design module
"C:/temp/rufino/flashwriter/implementation/sram_512kx8_flash_2mx8_util_bus_split
_0_wrapper.ngc"...
Loading design module
"C:/temp/rufino/flashwriter/implementation/opb_bram_if_cntlr_0_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...

Checking timing specifications ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:452 - logical net
   'microblaze_0/microblaze_0/Data_Flow_I/word_r1_r2_unalignment' has no driver
WARNING:NgdBuild:452 - logical net
   'microblaze_0/microblaze_0/Data_Flow_I/word_r1_imm_unalignment' has no driver
WARNING:NgdBuild:452 - logical net
   'microblaze_0/microblaze_0/Data_Flow_I/halfword_unalignment' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ir system.ngd system.pcf 
#----------------------------------------------#
Release 7.1.02i - Map H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Using target part "3s100etq144-4".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
Running unrelated packing...
Writing design file "system_map.ncd"...

Design Summary:
Number of errors:      0
Number of warnings:    3
Logic Utilization:
  Number of Slice Flip Flops:         902 out of   1,920   46%
  Number of 4 input LUTs:           1,360 out of   1,920   70%
Logic Distribution:
  Number of occupied Slices:                          958 out of     960   99%
    Number of Slices containing only related logic:     833 out of     958   86%
    Number of Slices containing unrelated logic:        125 out of     958   13%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          1,762 out of   1,920   91%
  Number used as logic:              1,360
  Number used as a route-thru:          45
  Number used for Dual Port RAMs:      256
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:      101
  Number of bonded IOBs:               36 out of     108   33%
    IOB Flip Flops:                    33
  Number of Block RAMs:                4 out of       4  100%
  Number of GCLKs:                     2 out of      24    8%
  Number of BSCANs:                    1 out of       1  100%

Total equivalent gate count for design:  302,082
Additional JTAG gate count for IOBs:  1,728
Peak Memory Usage:  131 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol std system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 7.1.02i - par H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s100e.nph' in environment
c:/xilinx71.
   "system" is an NCD, version 3.1, device xc3s100e, package tq144, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

Device speed data version:  "ADVANCED 1.16 2005-08-22".


Device Utilization Summary:

   Number of BSCANs                    1 out of 1     100%
   Number of BUFGMUXs                  2 out of 24      8%
   Number of External IBUFs            2 out of 108     1%
      Number of LOCed IBUFs            2 out of 2     100%

   Number of External IOBs            34 out of 80     42%
      Number of LOCed IOBs            34 out of 34    100%

   Number of RAMB16s                   4 out of 4     100%
   Number of Slices                  958 out of 960    99%
      Number of SLICEMs              262 out of 480    54%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)

Starting initial Timing Analysis.  REAL time: 15 secs 
Finished initial Timing Analysis.  REAL time: 15 secs 

Starting Placer

Phase 1.1
Phase 1.1 (Checksum:98cfff) REAL time: 17 secs 

Phase 2.31
Phase 2.31 (Checksum:1312cfe) REAL time: 17 secs 

Phase 3.2
......
.................


Phase 3.2 (Checksum:98a255) REAL time: 23 secs 

Phase 4.30
Phase 4.30 (Checksum:26259fc) REAL time: 23 secs 

Phase 5.8
......
.......................................................
.....
...........
Phase 5.8 (Checksum:c68161) REAL time: 28 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 28 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 31 secs 

Phase 8.5
Phase 8.5 (Checksum:4c4b3f8) REAL time: 31 secs 

Writing design to file system.ncd

Total REAL time to Placer completion: 33 secs 
Total CPU time to Placer completion: 28 secs 

Starting Router

Phase 1: 8582 unrouted;       REAL time: 34 secs 

Phase 2: 7659 unrouted;       REAL time: 34 secs 
Phase 3: 3376 unrouted;       REAL time: 37 secs 

Phase 4: 3376 unrouted; (0)      REAL time: 38 secs 

Phase 5: 3376 unrouted; (0)      REAL time: 38 secs 

Phase 6: 3376 unrouted; (0)      REAL time: 38 secs 
Phase 7: 0 unrouted; (0)      REAL time: 48 secs 
Phase 8: 0 unrouted; (0)      REAL time: 50 secs 

Total REAL time to Router completion: 51 secs 
Total CPU time to Router completion: 46 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      conn1_BRAM_Clk | BUFGMUX_X2Y11| No   |  681 |  0.004     |  0.029      |
+---------------------+--------------+------+------+------------+-------------+
|           DBG_CLK_s | BUFGMUX_X2Y10| No   |  117 |  0.003     |  0.028      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module/bscan_u |              |      |      |            |             |
|               pdate |         Local|      |    1 |  0.000     |  0.916      |
+---------------------+--------------+------+------+------------+-------------+

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

--------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic 
                                            |            |            | Levels
--------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | 20.000ns   | 15.287ns   | 4    
  pin" 20 ns HIGH 50%                       |            |            |      
--------------------------------------------------------------------------------


All constraints were met.
Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 53 secs 
Total CPU time to PAR completion: 47 secs 

Peak Memory Usage:  127 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 7.1.02i - Trace H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '3s100e.nph' in environment
c:/xilinx71.
   "system" is an NCD, version 3.1, device xc3s100e, package tq144, speed -4
--------------------------------------------------------------------------------
Release 7.1.02i Trace H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s100e,-4 (ADVANCED 1.16 2005-08-22)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 105740 paths, 0 nets, and 7436 connections

Design statistics:
   Minimum period:  15.287ns (Maximum frequency:  65.415MHz)


Analysis completed Fri Nov 04 16:44:33 2005
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 1
Total time: 12 secs 


xflow done!
cd implementation; bitgen -w -f bitgen.ut system
Release 7.1.02i - Bitgen H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '3s100e.nph' in environment
c:/xilinx71.
   "system" is an NCD, version 3.1, device xc3s100e, package tq144, speed -4
Opened constraints file system.pcf.

Fri Nov 04 16:44:37 2005
Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "system.bit".
Creating bit mask...
Saving mask bit stream in "system.msk".
Bitstream generation is complete.
cp -f c:/edk71/sw/lib/microblaze/mb_bootloop.elf bootloops/microblaze_0.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe microblaze_0  bootloops/microblaze_0.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 7.1.2 Build EDK_H.12.5.1
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
WARNING:MDT - opb_bram_if_cntlr (opb_bram_if_cntlr_0) -
   C:\temp\rufino\flashwriter\system.mhs:137 - ADDRESS PARAMETER C_BASEADDR has
   4-bit value. Mpd specifies 32-bit value.
INFO:MDT - Make sure that addresses specified in binary format have '0b' as
   prefix, and adresses specified in hexadecimal format have '0x' as prefix. An
   address value with no prefix is assumed to be a decimal number.
Sourcing tcl file
c:/edk71/hw/XilinxProcessorIPLib/pcores/microblaze_v4_00_a/data/microblaze_v2_1_
0.tcl ...
Sourcing tcl file
C:/temp/rufino/flashwriter/pcores/opb_emc_v1_10_b/data/opb_emc_v2_1_0.tcl ...

Overriding IP level properties ...
microblaze (microblaze_0) -
c:\edk71\hw\XilinxProcessorIPLib\pcores\microblaze_v4_00_a\data\microblaze_v2_1_
0.mpd:60 - tool overriding c_family value virtex2 to 
microblaze (microblaze_0) -
c:\edk71\hw\XilinxProcessorIPLib\pcores\microblaze_v4_00_a\data\microblaze_v2_1_
0.mpd:61 - tool overriding c_instance value microblaze to microblaze_0
microblaze (microblaze_0) -
c:\edk71\hw\XilinxProcessorIPLib\pcores\microblaze_v4_00_a\data\microblaze_v2_1_
0.mpd:90 - tcl overriding C_ADDR_TAG_BITS value 17 to 0
microblaze (microblaze_0) -
c:\edk71\hw\XilinxProcessorIPLib\pcores\microblaze_v4_00_a\data\microblaze_v2_1_
0.mpd:97 - tcl overriding C_DCACHE_ADDR_TAG value 17 to 0
opb_mdm (debug_module) -
c:\edk71\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd:
38 - tool overriding c_family value virtex2 to 
bram_block (lmb_bram) -
c:\edk71\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_
0.mpd:39 - tool overriding c_family value virtex2 to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
c:/edk71/hw/XilinxProcessorIPLib/pcores/emc_common_v2_00_a/data/emc_common_v2_1_
0.tcl ...
Address Map for Processor microblaze_0
  (0x00000000-0x00001fff) opb_bram_if_cntlr_0	mb_opb
  (0x20400000-0x207fffff) SRAM_512Kx8_FLASH_2Mx8	mb_opb
  (0x41400000-0x4140ffff) debug_module	mb_opb

Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file bootloops/microblaze_0.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
bootloops/microblaze_0.elf tag lmb_bram  -o b implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 7.1.02i - iMPACT H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
Connecting to cable (USB Port).
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 7.0.0.0. LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection established.
// *** BATCH CMD : identify
Identifying chain contents ....Version is 0000
'1': : Manufacturer's ID =Xilinx xc3s100e, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/xilinx71/spartan3e/data/xc3s100e.bsd...
INFO:iMPACT:501 - '1': Added Device xc3s100e successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Validating chain...
Boundary-scan chain validated successfully.
Elapsed time =      1 sec.
// *** BATCH CMD : identifyMPM
Elapsed time =      0 sec.
// *** BATCH CMD : setAttribute -position 1 -attr configFileName -value
"implementation/download.bit"
'1': Loading file 'implementation/download.bit' ...
done.
WARNING:iMPACT:2257 - Startup Clock has been changed to 'JtagClk' in the
   bitstream stored in memory,
   but the original bitstream file remains unchanged.
INFO:iMPACT:501 - '1': Added Device xc3s100e successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
// *** BATCH CMD : program -p 1 
Validating chain...
Boundary-scan chain validated successfully.
'1':Programming  device...
done.
'1': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         0
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 0101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:580 - '1':Checking done pin ....done.
'1': Programmed successfully.
Elapsed time =      3 sec.
// *** BATCH CMD : quit
Done.
Xilinx Platform Studio (XPS)
Xilinx EDK 7.1 Build EDK_H.10.4

Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

At Local date and time: Sat Aug 18 14:12:20 2007
Command xbash -q -c "cd /cygdrive/c/Privat/Egna Projekt/Digital_Dimmer/fw/Spartan-3E Sample Pack Design Files/flashwriter/; /usr/bin/make -f system.make libs; exit;" Started...
/usr/bin/bash: cd: /cygdrive/c/Privat/Egna: No such file or directory
make: Nothing to be done for `libs'.
Done.
At Local date and time: Sat Aug 18 14:13:55 2007
Command xbash -q -c "cd /cygdrive/c/Privat/Egna Projekt/Digital_Dimmer/fw/Spartan-3E Sample Pack Design Files/flashwriter/; /usr/bin/make -f system.make download; exit;" Started...
/usr/bin/bash: cd: /cygdrive/c/Privat/Egna: No such file or directory

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 7.1i - iMPACT H.38
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
Connecting to cable (USB Port).
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 7.0.0.0. LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 7.0.0.0.Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 7.0.0.0.Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 7.0.0.0.Cable connection failed.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver xusbdfwu.sys version: 1017 (1021).
 Driver windrvr6.sys version = 7.0.0.0.Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x16c0038
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1021.
CPLD file version = 0004h.
CPLD version = 0012h.
// *** BATCH CMD : identify
Identifying chain contents ....Version is 0000
'1': : Manufacturer's ID =Xilinx xc3s100e, Version : 0
ERROR:iMPACT:1111 - Can't locate bsdl file xc3s100e.bsd.
EXCEPTION:iMPACT:BsdlStorage.c:328:1.66.26.1 - File does not exist.
Done.
No changes to be saved in XMP file
Xilinx Platform Studio (XPS)
Xilinx EDK 7.1 Build EDK_H.10.4

Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

At Local date and time: Sat Aug 18 14:28:43 2007
Command xbash -q -c "cd /cygdrive/c/Privat/Egna Projekt/Digital_Dimmer/fw/Spartan-3E Sample Pack Design Files/flashwriter/; /usr/bin/make -f system.make libs; exit;" Started...
/usr/bin/bash: cd: /cygdrive/c/Privat/Egna: No such file or directory
make: Nothing to be done for `libs'.
Done.
No changes to be saved in XMP file
Xilinx Platform Studio (XPS)
Xilinx EDK 7.1 Build EDK_H.10.4

Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

At Local date and time: Sat Aug 18 14:31:56 2007
Command xbash -q -c "cd /cygdrive/c/Privat/EgnaProjekt/Digital_Dimmer/fw/bin/flashwriter/; /usr/bin/make -f system.make libs; exit;" Started...
make: Nothing to be done for `libs'.
Done.
At Local date and time: Sat Aug 18 14:32:14 2007
Command xbash -q -c "cd /cygdrive/c/Privat/EgnaProjekt/Digital_Dimmer/fw/bin/flashwriter/; /usr/bin/make -f system.make download; exit;" Started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 7.1i - iMPACT H.38
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
Connecting to cable (USB Port).
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 7.0.0.0. LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 7.0.0.0.Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 7.0.0.0.Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 7.0.0.0.Cable connection failed.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver xusbdfwu.sys version: 1017 (1021).
 Driver windrvr6.sys version = 7.0.0.0.Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x16b0038
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1021.
CPLD file version = 0004h.
CPLD version = 0012h.
// *** BATCH CMD : identify
Identifying chain contents ....Version is 0000
'1': : Manufacturer's ID =Xilinx xc3s100e, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/spartan3e/data/xc3s100e.bsd...
INFO:iMPACT:501 - '1': Added Device xc3s100e successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
ERROR:iMPACT:871 - '1': Device xc3s100e is not supported by this version.
Elapsed time =      1 sec.
// *** BATCH CMD : identifyMPM
Elapsed time =      0 sec.
// *** BATCH CMD : setAttribute -position 1 -attr configFileName -value
"implementation/download.bit"
'1': Loading file 'implementation/download.bit' ...
done.
WARNING:iMPACT:2257 - Startup Clock has been changed to 'JtagClk' in the
   bitstream stored in memory,
   but the original bitstream file remains unchanged.
INFO:iMPACT:501 - '1': Added Device xc3s100e successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
// *** BATCH CMD : program -p 1 
ERROR:iMPACT:871 - '1': Device xc3s100e is not supported by this version.
Elapsed time =      0 sec.
make: *** [download] Error 1
Done.
No changes to be saved in XMP file
Xilinx Platform Studio (XPS)
Xilinx EDK 7.1.2 Build EDK_H.12.5.1

Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

At Local date and time: Sat Aug 18 16:53:49 2007
Command xbash -q -c "cd /cygdrive/c/Privat/EgnaProjekt/Digital_Dimmer/fw/bin/flashwriter/; /usr/bin/make -f system.make libs; exit;" Started...
make: Nothing to be done for `libs'.
Done.
At Local date and time: Sat Aug 18 16:53:59 2007
Command xbash -q -c "cd /cygdrive/c/Privat/EgnaProjekt/Digital_Dimmer/fw/bin/flashwriter/; /usr/bin/make -f system.make download; exit;" Started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 7.1.02i - iMPACT H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
// *** BATCH CMD : setMode -bs
// *** BATCH CMD : setCable -port auto
AutoDetecting cable. Please wait.
Connecting to cable (USB Port).
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 7.0.0.0. LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 7.0.0.0.Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 7.0.0.0.Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 7.0.0.0.Cable connection failed.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver xusbdfwu.sys version: 1018 (1021).
 Driver windrvr6.sys version = 7.0.0.0.Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x16b0038
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1021.
CPLD file version = 0006h.
CPLD version = 0012h.
// *** BATCH CMD : identify
Identifying chain contents ....Version is 0000
'1': : Manufacturer's ID =Xilinx xc3s100e, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx/spartan3e/data/xc3s100e.bsd...
INFO:iMPACT:501 - '1': Added Device xc3s100e successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Validating chain...
Boundary-scan chain validated successfully.
Elapsed time =      0 sec.
// *** BATCH CMD : identifyMPM
Elapsed time =      0 sec.
// *** BATCH CMD : setAttribute -position 1 -attr configFileName -value
"implementation/download.bit"
'1': Loading file 'implementation/download.bit' ...
done.
WARNING:iMPACT:2257 - Startup Clock has been changed to 'JtagClk' in the
   bitstream stored in memory,
   but the original bitstream file remains unchanged.
INFO:iMPACT:501 - '1': Added Device xc3s100e successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
// *** BATCH CMD : program -p 1 
Validating chain...
Boundary-scan chain validated successfully.
'1':Programming  device...
done.
'1': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         0
value of MODE pin M1                              :         1
value of MODE pin M2                              :         0
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 0101 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:580 - '1':Checking done pin ....done.
'1': Programmed successfully.
Elapsed time =      0 sec.
// *** BATCH CMD : quit
Done.
No changes to be saved in XMP file
