
Light_Intensity.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009430  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000025c  08009600  08009600  0000a600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800985c  0800985c  0000b104  2**0
                  CONTENTS
  4 .ARM          00000008  0800985c  0800985c  0000a85c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009864  08009864  0000b104  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009864  08009864  0000a864  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009868  08009868  0000a868  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000104  20000000  0800986c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000478  20000104  08009970  0000b104  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000057c  08009970  0000b57c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b104  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ce7c  00000000  00000000  0000b134  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004749  00000000  00000000  00027fb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001648  00000000  00000000  0002c700  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010d2  00000000  00000000  0002dd48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000299e9  00000000  00000000  0002ee1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022482  00000000  00000000  00058803  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f9391  00000000  00000000  0007ac85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00174016  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005f1c  00000000  00000000  0017405c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000b8  00000000  00000000  00179f78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000104 	.word	0x20000104
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080095e8 	.word	0x080095e8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000108 	.word	0x20000108
 800020c:	080095e8 	.word	0x080095e8

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_dmul>:
 80002c0:	b570      	push	{r4, r5, r6, lr}
 80002c2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80002c6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80002ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80002ce:	bf1d      	ittte	ne
 80002d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002d4:	ea94 0f0c 	teqne	r4, ip
 80002d8:	ea95 0f0c 	teqne	r5, ip
 80002dc:	f000 f8de 	bleq	800049c <__aeabi_dmul+0x1dc>
 80002e0:	442c      	add	r4, r5
 80002e2:	ea81 0603 	eor.w	r6, r1, r3
 80002e6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002ea:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ee:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002f2:	bf18      	it	ne
 80002f4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002fc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000300:	d038      	beq.n	8000374 <__aeabi_dmul+0xb4>
 8000302:	fba0 ce02 	umull	ip, lr, r0, r2
 8000306:	f04f 0500 	mov.w	r5, #0
 800030a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800030e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000312:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000316:	f04f 0600 	mov.w	r6, #0
 800031a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800031e:	f09c 0f00 	teq	ip, #0
 8000322:	bf18      	it	ne
 8000324:	f04e 0e01 	orrne.w	lr, lr, #1
 8000328:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800032c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000330:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000334:	d204      	bcs.n	8000340 <__aeabi_dmul+0x80>
 8000336:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800033a:	416d      	adcs	r5, r5
 800033c:	eb46 0606 	adc.w	r6, r6, r6
 8000340:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000344:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000348:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800034c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000350:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000354:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000358:	bf88      	it	hi
 800035a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800035e:	d81e      	bhi.n	800039e <__aeabi_dmul+0xde>
 8000360:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000364:	bf08      	it	eq
 8000366:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800036a:	f150 0000 	adcs.w	r0, r0, #0
 800036e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000372:	bd70      	pop	{r4, r5, r6, pc}
 8000374:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000378:	ea46 0101 	orr.w	r1, r6, r1
 800037c:	ea40 0002 	orr.w	r0, r0, r2
 8000380:	ea81 0103 	eor.w	r1, r1, r3
 8000384:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000388:	bfc2      	ittt	gt
 800038a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800038e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000392:	bd70      	popgt	{r4, r5, r6, pc}
 8000394:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000398:	f04f 0e00 	mov.w	lr, #0
 800039c:	3c01      	subs	r4, #1
 800039e:	f300 80ab 	bgt.w	80004f8 <__aeabi_dmul+0x238>
 80003a2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80003a6:	bfde      	ittt	le
 80003a8:	2000      	movle	r0, #0
 80003aa:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80003ae:	bd70      	pople	{r4, r5, r6, pc}
 80003b0:	f1c4 0400 	rsb	r4, r4, #0
 80003b4:	3c20      	subs	r4, #32
 80003b6:	da35      	bge.n	8000424 <__aeabi_dmul+0x164>
 80003b8:	340c      	adds	r4, #12
 80003ba:	dc1b      	bgt.n	80003f4 <__aeabi_dmul+0x134>
 80003bc:	f104 0414 	add.w	r4, r4, #20
 80003c0:	f1c4 0520 	rsb	r5, r4, #32
 80003c4:	fa00 f305 	lsl.w	r3, r0, r5
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f205 	lsl.w	r2, r1, r5
 80003d0:	ea40 0002 	orr.w	r0, r0, r2
 80003d4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80003d8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80003dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003e0:	fa21 f604 	lsr.w	r6, r1, r4
 80003e4:	eb42 0106 	adc.w	r1, r2, r6
 80003e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ec:	bf08      	it	eq
 80003ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003f2:	bd70      	pop	{r4, r5, r6, pc}
 80003f4:	f1c4 040c 	rsb	r4, r4, #12
 80003f8:	f1c4 0520 	rsb	r5, r4, #32
 80003fc:	fa00 f304 	lsl.w	r3, r0, r4
 8000400:	fa20 f005 	lsr.w	r0, r0, r5
 8000404:	fa01 f204 	lsl.w	r2, r1, r4
 8000408:	ea40 0002 	orr.w	r0, r0, r2
 800040c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000410:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000414:	f141 0100 	adc.w	r1, r1, #0
 8000418:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800041c:	bf08      	it	eq
 800041e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000422:	bd70      	pop	{r4, r5, r6, pc}
 8000424:	f1c4 0520 	rsb	r5, r4, #32
 8000428:	fa00 f205 	lsl.w	r2, r0, r5
 800042c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000430:	fa20 f304 	lsr.w	r3, r0, r4
 8000434:	fa01 f205 	lsl.w	r2, r1, r5
 8000438:	ea43 0302 	orr.w	r3, r3, r2
 800043c:	fa21 f004 	lsr.w	r0, r1, r4
 8000440:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000444:	fa21 f204 	lsr.w	r2, r1, r4
 8000448:	ea20 0002 	bic.w	r0, r0, r2
 800044c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000450:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000454:	bf08      	it	eq
 8000456:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800045a:	bd70      	pop	{r4, r5, r6, pc}
 800045c:	f094 0f00 	teq	r4, #0
 8000460:	d10f      	bne.n	8000482 <__aeabi_dmul+0x1c2>
 8000462:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000466:	0040      	lsls	r0, r0, #1
 8000468:	eb41 0101 	adc.w	r1, r1, r1
 800046c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000470:	bf08      	it	eq
 8000472:	3c01      	subeq	r4, #1
 8000474:	d0f7      	beq.n	8000466 <__aeabi_dmul+0x1a6>
 8000476:	ea41 0106 	orr.w	r1, r1, r6
 800047a:	f095 0f00 	teq	r5, #0
 800047e:	bf18      	it	ne
 8000480:	4770      	bxne	lr
 8000482:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000486:	0052      	lsls	r2, r2, #1
 8000488:	eb43 0303 	adc.w	r3, r3, r3
 800048c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000490:	bf08      	it	eq
 8000492:	3d01      	subeq	r5, #1
 8000494:	d0f7      	beq.n	8000486 <__aeabi_dmul+0x1c6>
 8000496:	ea43 0306 	orr.w	r3, r3, r6
 800049a:	4770      	bx	lr
 800049c:	ea94 0f0c 	teq	r4, ip
 80004a0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80004a4:	bf18      	it	ne
 80004a6:	ea95 0f0c 	teqne	r5, ip
 80004aa:	d00c      	beq.n	80004c6 <__aeabi_dmul+0x206>
 80004ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004b0:	bf18      	it	ne
 80004b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004b6:	d1d1      	bne.n	800045c <__aeabi_dmul+0x19c>
 80004b8:	ea81 0103 	eor.w	r1, r1, r3
 80004bc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004c0:	f04f 0000 	mov.w	r0, #0
 80004c4:	bd70      	pop	{r4, r5, r6, pc}
 80004c6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004ca:	bf06      	itte	eq
 80004cc:	4610      	moveq	r0, r2
 80004ce:	4619      	moveq	r1, r3
 80004d0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004d4:	d019      	beq.n	800050a <__aeabi_dmul+0x24a>
 80004d6:	ea94 0f0c 	teq	r4, ip
 80004da:	d102      	bne.n	80004e2 <__aeabi_dmul+0x222>
 80004dc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004e0:	d113      	bne.n	800050a <__aeabi_dmul+0x24a>
 80004e2:	ea95 0f0c 	teq	r5, ip
 80004e6:	d105      	bne.n	80004f4 <__aeabi_dmul+0x234>
 80004e8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004ec:	bf1c      	itt	ne
 80004ee:	4610      	movne	r0, r2
 80004f0:	4619      	movne	r1, r3
 80004f2:	d10a      	bne.n	800050a <__aeabi_dmul+0x24a>
 80004f4:	ea81 0103 	eor.w	r1, r1, r3
 80004f8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004fc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd70      	pop	{r4, r5, r6, pc}
 800050a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800050e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000512:	bd70      	pop	{r4, r5, r6, pc}

08000514 <__aeabi_drsub>:
 8000514:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000518:	e002      	b.n	8000520 <__adddf3>
 800051a:	bf00      	nop

0800051c <__aeabi_dsub>:
 800051c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000520 <__adddf3>:
 8000520:	b530      	push	{r4, r5, lr}
 8000522:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000526:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800052a:	ea94 0f05 	teq	r4, r5
 800052e:	bf08      	it	eq
 8000530:	ea90 0f02 	teqeq	r0, r2
 8000534:	bf1f      	itttt	ne
 8000536:	ea54 0c00 	orrsne.w	ip, r4, r0
 800053a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800053e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000542:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000546:	f000 80e2 	beq.w	800070e <__adddf3+0x1ee>
 800054a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800054e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000552:	bfb8      	it	lt
 8000554:	426d      	neglt	r5, r5
 8000556:	dd0c      	ble.n	8000572 <__adddf3+0x52>
 8000558:	442c      	add	r4, r5
 800055a:	ea80 0202 	eor.w	r2, r0, r2
 800055e:	ea81 0303 	eor.w	r3, r1, r3
 8000562:	ea82 0000 	eor.w	r0, r2, r0
 8000566:	ea83 0101 	eor.w	r1, r3, r1
 800056a:	ea80 0202 	eor.w	r2, r0, r2
 800056e:	ea81 0303 	eor.w	r3, r1, r3
 8000572:	2d36      	cmp	r5, #54	@ 0x36
 8000574:	bf88      	it	hi
 8000576:	bd30      	pophi	{r4, r5, pc}
 8000578:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800057c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000580:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000584:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000588:	d002      	beq.n	8000590 <__adddf3+0x70>
 800058a:	4240      	negs	r0, r0
 800058c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000590:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000594:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000598:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800059c:	d002      	beq.n	80005a4 <__adddf3+0x84>
 800059e:	4252      	negs	r2, r2
 80005a0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80005a4:	ea94 0f05 	teq	r4, r5
 80005a8:	f000 80a7 	beq.w	80006fa <__adddf3+0x1da>
 80005ac:	f1a4 0401 	sub.w	r4, r4, #1
 80005b0:	f1d5 0e20 	rsbs	lr, r5, #32
 80005b4:	db0d      	blt.n	80005d2 <__adddf3+0xb2>
 80005b6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80005ba:	fa22 f205 	lsr.w	r2, r2, r5
 80005be:	1880      	adds	r0, r0, r2
 80005c0:	f141 0100 	adc.w	r1, r1, #0
 80005c4:	fa03 f20e 	lsl.w	r2, r3, lr
 80005c8:	1880      	adds	r0, r0, r2
 80005ca:	fa43 f305 	asr.w	r3, r3, r5
 80005ce:	4159      	adcs	r1, r3
 80005d0:	e00e      	b.n	80005f0 <__adddf3+0xd0>
 80005d2:	f1a5 0520 	sub.w	r5, r5, #32
 80005d6:	f10e 0e20 	add.w	lr, lr, #32
 80005da:	2a01      	cmp	r2, #1
 80005dc:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005e0:	bf28      	it	cs
 80005e2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005e6:	fa43 f305 	asr.w	r3, r3, r5
 80005ea:	18c0      	adds	r0, r0, r3
 80005ec:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f4:	d507      	bpl.n	8000606 <__adddf3+0xe6>
 80005f6:	f04f 0e00 	mov.w	lr, #0
 80005fa:	f1dc 0c00 	rsbs	ip, ip, #0
 80005fe:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000602:	eb6e 0101 	sbc.w	r1, lr, r1
 8000606:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800060a:	d31b      	bcc.n	8000644 <__adddf3+0x124>
 800060c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000610:	d30c      	bcc.n	800062c <__adddf3+0x10c>
 8000612:	0849      	lsrs	r1, r1, #1
 8000614:	ea5f 0030 	movs.w	r0, r0, rrx
 8000618:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800061c:	f104 0401 	add.w	r4, r4, #1
 8000620:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000624:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000628:	f080 809a 	bcs.w	8000760 <__adddf3+0x240>
 800062c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000630:	bf08      	it	eq
 8000632:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000636:	f150 0000 	adcs.w	r0, r0, #0
 800063a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800063e:	ea41 0105 	orr.w	r1, r1, r5
 8000642:	bd30      	pop	{r4, r5, pc}
 8000644:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000648:	4140      	adcs	r0, r0
 800064a:	eb41 0101 	adc.w	r1, r1, r1
 800064e:	3c01      	subs	r4, #1
 8000650:	bf28      	it	cs
 8000652:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000656:	d2e9      	bcs.n	800062c <__adddf3+0x10c>
 8000658:	f091 0f00 	teq	r1, #0
 800065c:	bf04      	itt	eq
 800065e:	4601      	moveq	r1, r0
 8000660:	2000      	moveq	r0, #0
 8000662:	fab1 f381 	clz	r3, r1
 8000666:	bf08      	it	eq
 8000668:	3320      	addeq	r3, #32
 800066a:	f1a3 030b 	sub.w	r3, r3, #11
 800066e:	f1b3 0220 	subs.w	r2, r3, #32
 8000672:	da0c      	bge.n	800068e <__adddf3+0x16e>
 8000674:	320c      	adds	r2, #12
 8000676:	dd08      	ble.n	800068a <__adddf3+0x16a>
 8000678:	f102 0c14 	add.w	ip, r2, #20
 800067c:	f1c2 020c 	rsb	r2, r2, #12
 8000680:	fa01 f00c 	lsl.w	r0, r1, ip
 8000684:	fa21 f102 	lsr.w	r1, r1, r2
 8000688:	e00c      	b.n	80006a4 <__adddf3+0x184>
 800068a:	f102 0214 	add.w	r2, r2, #20
 800068e:	bfd8      	it	le
 8000690:	f1c2 0c20 	rsble	ip, r2, #32
 8000694:	fa01 f102 	lsl.w	r1, r1, r2
 8000698:	fa20 fc0c 	lsr.w	ip, r0, ip
 800069c:	bfdc      	itt	le
 800069e:	ea41 010c 	orrle.w	r1, r1, ip
 80006a2:	4090      	lslle	r0, r2
 80006a4:	1ae4      	subs	r4, r4, r3
 80006a6:	bfa2      	ittt	ge
 80006a8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80006ac:	4329      	orrge	r1, r5
 80006ae:	bd30      	popge	{r4, r5, pc}
 80006b0:	ea6f 0404 	mvn.w	r4, r4
 80006b4:	3c1f      	subs	r4, #31
 80006b6:	da1c      	bge.n	80006f2 <__adddf3+0x1d2>
 80006b8:	340c      	adds	r4, #12
 80006ba:	dc0e      	bgt.n	80006da <__adddf3+0x1ba>
 80006bc:	f104 0414 	add.w	r4, r4, #20
 80006c0:	f1c4 0220 	rsb	r2, r4, #32
 80006c4:	fa20 f004 	lsr.w	r0, r0, r4
 80006c8:	fa01 f302 	lsl.w	r3, r1, r2
 80006cc:	ea40 0003 	orr.w	r0, r0, r3
 80006d0:	fa21 f304 	lsr.w	r3, r1, r4
 80006d4:	ea45 0103 	orr.w	r1, r5, r3
 80006d8:	bd30      	pop	{r4, r5, pc}
 80006da:	f1c4 040c 	rsb	r4, r4, #12
 80006de:	f1c4 0220 	rsb	r2, r4, #32
 80006e2:	fa20 f002 	lsr.w	r0, r0, r2
 80006e6:	fa01 f304 	lsl.w	r3, r1, r4
 80006ea:	ea40 0003 	orr.w	r0, r0, r3
 80006ee:	4629      	mov	r1, r5
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	fa21 f004 	lsr.w	r0, r1, r4
 80006f6:	4629      	mov	r1, r5
 80006f8:	bd30      	pop	{r4, r5, pc}
 80006fa:	f094 0f00 	teq	r4, #0
 80006fe:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000702:	bf06      	itte	eq
 8000704:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000708:	3401      	addeq	r4, #1
 800070a:	3d01      	subne	r5, #1
 800070c:	e74e      	b.n	80005ac <__adddf3+0x8c>
 800070e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000712:	bf18      	it	ne
 8000714:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000718:	d029      	beq.n	800076e <__adddf3+0x24e>
 800071a:	ea94 0f05 	teq	r4, r5
 800071e:	bf08      	it	eq
 8000720:	ea90 0f02 	teqeq	r0, r2
 8000724:	d005      	beq.n	8000732 <__adddf3+0x212>
 8000726:	ea54 0c00 	orrs.w	ip, r4, r0
 800072a:	bf04      	itt	eq
 800072c:	4619      	moveq	r1, r3
 800072e:	4610      	moveq	r0, r2
 8000730:	bd30      	pop	{r4, r5, pc}
 8000732:	ea91 0f03 	teq	r1, r3
 8000736:	bf1e      	ittt	ne
 8000738:	2100      	movne	r1, #0
 800073a:	2000      	movne	r0, #0
 800073c:	bd30      	popne	{r4, r5, pc}
 800073e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000742:	d105      	bne.n	8000750 <__adddf3+0x230>
 8000744:	0040      	lsls	r0, r0, #1
 8000746:	4149      	adcs	r1, r1
 8000748:	bf28      	it	cs
 800074a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800074e:	bd30      	pop	{r4, r5, pc}
 8000750:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000754:	bf3c      	itt	cc
 8000756:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800075a:	bd30      	popcc	{r4, r5, pc}
 800075c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000760:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000764:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000768:	f04f 0000 	mov.w	r0, #0
 800076c:	bd30      	pop	{r4, r5, pc}
 800076e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000772:	bf1a      	itte	ne
 8000774:	4619      	movne	r1, r3
 8000776:	4610      	movne	r0, r2
 8000778:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800077c:	bf1c      	itt	ne
 800077e:	460b      	movne	r3, r1
 8000780:	4602      	movne	r2, r0
 8000782:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000786:	bf06      	itte	eq
 8000788:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800078c:	ea91 0f03 	teqeq	r1, r3
 8000790:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000794:	bd30      	pop	{r4, r5, pc}
 8000796:	bf00      	nop

08000798 <__aeabi_ui2d>:
 8000798:	f090 0f00 	teq	r0, #0
 800079c:	bf04      	itt	eq
 800079e:	2100      	moveq	r1, #0
 80007a0:	4770      	bxeq	lr
 80007a2:	b530      	push	{r4, r5, lr}
 80007a4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007a8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007ac:	f04f 0500 	mov.w	r5, #0
 80007b0:	f04f 0100 	mov.w	r1, #0
 80007b4:	e750      	b.n	8000658 <__adddf3+0x138>
 80007b6:	bf00      	nop

080007b8 <__aeabi_i2d>:
 80007b8:	f090 0f00 	teq	r0, #0
 80007bc:	bf04      	itt	eq
 80007be:	2100      	moveq	r1, #0
 80007c0:	4770      	bxeq	lr
 80007c2:	b530      	push	{r4, r5, lr}
 80007c4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007c8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007cc:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80007d0:	bf48      	it	mi
 80007d2:	4240      	negmi	r0, r0
 80007d4:	f04f 0100 	mov.w	r1, #0
 80007d8:	e73e      	b.n	8000658 <__adddf3+0x138>
 80007da:	bf00      	nop

080007dc <__aeabi_f2d>:
 80007dc:	0042      	lsls	r2, r0, #1
 80007de:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007e2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007e6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007ea:	bf1f      	itttt	ne
 80007ec:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007f0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007f4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007f8:	4770      	bxne	lr
 80007fa:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007fe:	bf08      	it	eq
 8000800:	4770      	bxeq	lr
 8000802:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000806:	bf04      	itt	eq
 8000808:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800080c:	4770      	bxeq	lr
 800080e:	b530      	push	{r4, r5, lr}
 8000810:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000814:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000818:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800081c:	e71c      	b.n	8000658 <__adddf3+0x138>
 800081e:	bf00      	nop

08000820 <__aeabi_ul2d>:
 8000820:	ea50 0201 	orrs.w	r2, r0, r1
 8000824:	bf08      	it	eq
 8000826:	4770      	bxeq	lr
 8000828:	b530      	push	{r4, r5, lr}
 800082a:	f04f 0500 	mov.w	r5, #0
 800082e:	e00a      	b.n	8000846 <__aeabi_l2d+0x16>

08000830 <__aeabi_l2d>:
 8000830:	ea50 0201 	orrs.w	r2, r0, r1
 8000834:	bf08      	it	eq
 8000836:	4770      	bxeq	lr
 8000838:	b530      	push	{r4, r5, lr}
 800083a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800083e:	d502      	bpl.n	8000846 <__aeabi_l2d+0x16>
 8000840:	4240      	negs	r0, r0
 8000842:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000846:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800084a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800084e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000852:	f43f aed8 	beq.w	8000606 <__adddf3+0xe6>
 8000856:	f04f 0203 	mov.w	r2, #3
 800085a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800085e:	bf18      	it	ne
 8000860:	3203      	addne	r2, #3
 8000862:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000866:	bf18      	it	ne
 8000868:	3203      	addne	r2, #3
 800086a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800086e:	f1c2 0320 	rsb	r3, r2, #32
 8000872:	fa00 fc03 	lsl.w	ip, r0, r3
 8000876:	fa20 f002 	lsr.w	r0, r0, r2
 800087a:	fa01 fe03 	lsl.w	lr, r1, r3
 800087e:	ea40 000e 	orr.w	r0, r0, lr
 8000882:	fa21 f102 	lsr.w	r1, r1, r2
 8000886:	4414      	add	r4, r2
 8000888:	e6bd      	b.n	8000606 <__adddf3+0xe6>
 800088a:	bf00      	nop

0800088c <__aeabi_d2f>:
 800088c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000890:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000894:	bf24      	itt	cs
 8000896:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800089a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800089e:	d90d      	bls.n	80008bc <__aeabi_d2f+0x30>
 80008a0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80008a4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80008a8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80008ac:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80008b0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80008b4:	bf08      	it	eq
 80008b6:	f020 0001 	biceq.w	r0, r0, #1
 80008ba:	4770      	bx	lr
 80008bc:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80008c0:	d121      	bne.n	8000906 <__aeabi_d2f+0x7a>
 80008c2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80008c6:	bfbc      	itt	lt
 80008c8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80008cc:	4770      	bxlt	lr
 80008ce:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008d2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80008d6:	f1c2 0218 	rsb	r2, r2, #24
 80008da:	f1c2 0c20 	rsb	ip, r2, #32
 80008de:	fa10 f30c 	lsls.w	r3, r0, ip
 80008e2:	fa20 f002 	lsr.w	r0, r0, r2
 80008e6:	bf18      	it	ne
 80008e8:	f040 0001 	orrne.w	r0, r0, #1
 80008ec:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008f0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80008f4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80008f8:	ea40 000c 	orr.w	r0, r0, ip
 80008fc:	fa23 f302 	lsr.w	r3, r3, r2
 8000900:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000904:	e7cc      	b.n	80008a0 <__aeabi_d2f+0x14>
 8000906:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800090a:	d107      	bne.n	800091c <__aeabi_d2f+0x90>
 800090c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000910:	bf1e      	ittt	ne
 8000912:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000916:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 800091a:	4770      	bxne	lr
 800091c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000920:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000924:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000928:	4770      	bx	lr
 800092a:	bf00      	nop

0800092c <__aeabi_uldivmod>:
 800092c:	b953      	cbnz	r3, 8000944 <__aeabi_uldivmod+0x18>
 800092e:	b94a      	cbnz	r2, 8000944 <__aeabi_uldivmod+0x18>
 8000930:	2900      	cmp	r1, #0
 8000932:	bf08      	it	eq
 8000934:	2800      	cmpeq	r0, #0
 8000936:	bf1c      	itt	ne
 8000938:	f04f 31ff 	movne.w	r1, #4294967295
 800093c:	f04f 30ff 	movne.w	r0, #4294967295
 8000940:	f000 b96a 	b.w	8000c18 <__aeabi_idiv0>
 8000944:	f1ad 0c08 	sub.w	ip, sp, #8
 8000948:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800094c:	f000 f806 	bl	800095c <__udivmoddi4>
 8000950:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000954:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000958:	b004      	add	sp, #16
 800095a:	4770      	bx	lr

0800095c <__udivmoddi4>:
 800095c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000960:	9d08      	ldr	r5, [sp, #32]
 8000962:	460c      	mov	r4, r1
 8000964:	2b00      	cmp	r3, #0
 8000966:	d14e      	bne.n	8000a06 <__udivmoddi4+0xaa>
 8000968:	4694      	mov	ip, r2
 800096a:	458c      	cmp	ip, r1
 800096c:	4686      	mov	lr, r0
 800096e:	fab2 f282 	clz	r2, r2
 8000972:	d962      	bls.n	8000a3a <__udivmoddi4+0xde>
 8000974:	b14a      	cbz	r2, 800098a <__udivmoddi4+0x2e>
 8000976:	f1c2 0320 	rsb	r3, r2, #32
 800097a:	4091      	lsls	r1, r2
 800097c:	fa20 f303 	lsr.w	r3, r0, r3
 8000980:	fa0c fc02 	lsl.w	ip, ip, r2
 8000984:	4319      	orrs	r1, r3
 8000986:	fa00 fe02 	lsl.w	lr, r0, r2
 800098a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800098e:	fa1f f68c 	uxth.w	r6, ip
 8000992:	fbb1 f4f7 	udiv	r4, r1, r7
 8000996:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800099a:	fb07 1114 	mls	r1, r7, r4, r1
 800099e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80009a2:	fb04 f106 	mul.w	r1, r4, r6
 80009a6:	4299      	cmp	r1, r3
 80009a8:	d90a      	bls.n	80009c0 <__udivmoddi4+0x64>
 80009aa:	eb1c 0303 	adds.w	r3, ip, r3
 80009ae:	f104 30ff 	add.w	r0, r4, #4294967295
 80009b2:	f080 8112 	bcs.w	8000bda <__udivmoddi4+0x27e>
 80009b6:	4299      	cmp	r1, r3
 80009b8:	f240 810f 	bls.w	8000bda <__udivmoddi4+0x27e>
 80009bc:	3c02      	subs	r4, #2
 80009be:	4463      	add	r3, ip
 80009c0:	1a59      	subs	r1, r3, r1
 80009c2:	fa1f f38e 	uxth.w	r3, lr
 80009c6:	fbb1 f0f7 	udiv	r0, r1, r7
 80009ca:	fb07 1110 	mls	r1, r7, r0, r1
 80009ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80009d2:	fb00 f606 	mul.w	r6, r0, r6
 80009d6:	429e      	cmp	r6, r3
 80009d8:	d90a      	bls.n	80009f0 <__udivmoddi4+0x94>
 80009da:	eb1c 0303 	adds.w	r3, ip, r3
 80009de:	f100 31ff 	add.w	r1, r0, #4294967295
 80009e2:	f080 80fc 	bcs.w	8000bde <__udivmoddi4+0x282>
 80009e6:	429e      	cmp	r6, r3
 80009e8:	f240 80f9 	bls.w	8000bde <__udivmoddi4+0x282>
 80009ec:	4463      	add	r3, ip
 80009ee:	3802      	subs	r0, #2
 80009f0:	1b9b      	subs	r3, r3, r6
 80009f2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80009f6:	2100      	movs	r1, #0
 80009f8:	b11d      	cbz	r5, 8000a02 <__udivmoddi4+0xa6>
 80009fa:	40d3      	lsrs	r3, r2
 80009fc:	2200      	movs	r2, #0
 80009fe:	e9c5 3200 	strd	r3, r2, [r5]
 8000a02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a06:	428b      	cmp	r3, r1
 8000a08:	d905      	bls.n	8000a16 <__udivmoddi4+0xba>
 8000a0a:	b10d      	cbz	r5, 8000a10 <__udivmoddi4+0xb4>
 8000a0c:	e9c5 0100 	strd	r0, r1, [r5]
 8000a10:	2100      	movs	r1, #0
 8000a12:	4608      	mov	r0, r1
 8000a14:	e7f5      	b.n	8000a02 <__udivmoddi4+0xa6>
 8000a16:	fab3 f183 	clz	r1, r3
 8000a1a:	2900      	cmp	r1, #0
 8000a1c:	d146      	bne.n	8000aac <__udivmoddi4+0x150>
 8000a1e:	42a3      	cmp	r3, r4
 8000a20:	d302      	bcc.n	8000a28 <__udivmoddi4+0xcc>
 8000a22:	4290      	cmp	r0, r2
 8000a24:	f0c0 80f0 	bcc.w	8000c08 <__udivmoddi4+0x2ac>
 8000a28:	1a86      	subs	r6, r0, r2
 8000a2a:	eb64 0303 	sbc.w	r3, r4, r3
 8000a2e:	2001      	movs	r0, #1
 8000a30:	2d00      	cmp	r5, #0
 8000a32:	d0e6      	beq.n	8000a02 <__udivmoddi4+0xa6>
 8000a34:	e9c5 6300 	strd	r6, r3, [r5]
 8000a38:	e7e3      	b.n	8000a02 <__udivmoddi4+0xa6>
 8000a3a:	2a00      	cmp	r2, #0
 8000a3c:	f040 8090 	bne.w	8000b60 <__udivmoddi4+0x204>
 8000a40:	eba1 040c 	sub.w	r4, r1, ip
 8000a44:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000a48:	fa1f f78c 	uxth.w	r7, ip
 8000a4c:	2101      	movs	r1, #1
 8000a4e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000a52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000a56:	fb08 4416 	mls	r4, r8, r6, r4
 8000a5a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000a5e:	fb07 f006 	mul.w	r0, r7, r6
 8000a62:	4298      	cmp	r0, r3
 8000a64:	d908      	bls.n	8000a78 <__udivmoddi4+0x11c>
 8000a66:	eb1c 0303 	adds.w	r3, ip, r3
 8000a6a:	f106 34ff 	add.w	r4, r6, #4294967295
 8000a6e:	d202      	bcs.n	8000a76 <__udivmoddi4+0x11a>
 8000a70:	4298      	cmp	r0, r3
 8000a72:	f200 80cd 	bhi.w	8000c10 <__udivmoddi4+0x2b4>
 8000a76:	4626      	mov	r6, r4
 8000a78:	1a1c      	subs	r4, r3, r0
 8000a7a:	fa1f f38e 	uxth.w	r3, lr
 8000a7e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000a82:	fb08 4410 	mls	r4, r8, r0, r4
 8000a86:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000a8a:	fb00 f707 	mul.w	r7, r0, r7
 8000a8e:	429f      	cmp	r7, r3
 8000a90:	d908      	bls.n	8000aa4 <__udivmoddi4+0x148>
 8000a92:	eb1c 0303 	adds.w	r3, ip, r3
 8000a96:	f100 34ff 	add.w	r4, r0, #4294967295
 8000a9a:	d202      	bcs.n	8000aa2 <__udivmoddi4+0x146>
 8000a9c:	429f      	cmp	r7, r3
 8000a9e:	f200 80b0 	bhi.w	8000c02 <__udivmoddi4+0x2a6>
 8000aa2:	4620      	mov	r0, r4
 8000aa4:	1bdb      	subs	r3, r3, r7
 8000aa6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000aaa:	e7a5      	b.n	80009f8 <__udivmoddi4+0x9c>
 8000aac:	f1c1 0620 	rsb	r6, r1, #32
 8000ab0:	408b      	lsls	r3, r1
 8000ab2:	fa22 f706 	lsr.w	r7, r2, r6
 8000ab6:	431f      	orrs	r7, r3
 8000ab8:	fa20 fc06 	lsr.w	ip, r0, r6
 8000abc:	fa04 f301 	lsl.w	r3, r4, r1
 8000ac0:	ea43 030c 	orr.w	r3, r3, ip
 8000ac4:	40f4      	lsrs	r4, r6
 8000ac6:	fa00 f801 	lsl.w	r8, r0, r1
 8000aca:	0c38      	lsrs	r0, r7, #16
 8000acc:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ad0:	fbb4 fef0 	udiv	lr, r4, r0
 8000ad4:	fa1f fc87 	uxth.w	ip, r7
 8000ad8:	fb00 441e 	mls	r4, r0, lr, r4
 8000adc:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ae0:	fb0e f90c 	mul.w	r9, lr, ip
 8000ae4:	45a1      	cmp	r9, r4
 8000ae6:	fa02 f201 	lsl.w	r2, r2, r1
 8000aea:	d90a      	bls.n	8000b02 <__udivmoddi4+0x1a6>
 8000aec:	193c      	adds	r4, r7, r4
 8000aee:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000af2:	f080 8084 	bcs.w	8000bfe <__udivmoddi4+0x2a2>
 8000af6:	45a1      	cmp	r9, r4
 8000af8:	f240 8081 	bls.w	8000bfe <__udivmoddi4+0x2a2>
 8000afc:	f1ae 0e02 	sub.w	lr, lr, #2
 8000b00:	443c      	add	r4, r7
 8000b02:	eba4 0409 	sub.w	r4, r4, r9
 8000b06:	fa1f f983 	uxth.w	r9, r3
 8000b0a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000b0e:	fb00 4413 	mls	r4, r0, r3, r4
 8000b12:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000b16:	fb03 fc0c 	mul.w	ip, r3, ip
 8000b1a:	45a4      	cmp	ip, r4
 8000b1c:	d907      	bls.n	8000b2e <__udivmoddi4+0x1d2>
 8000b1e:	193c      	adds	r4, r7, r4
 8000b20:	f103 30ff 	add.w	r0, r3, #4294967295
 8000b24:	d267      	bcs.n	8000bf6 <__udivmoddi4+0x29a>
 8000b26:	45a4      	cmp	ip, r4
 8000b28:	d965      	bls.n	8000bf6 <__udivmoddi4+0x29a>
 8000b2a:	3b02      	subs	r3, #2
 8000b2c:	443c      	add	r4, r7
 8000b2e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000b32:	fba0 9302 	umull	r9, r3, r0, r2
 8000b36:	eba4 040c 	sub.w	r4, r4, ip
 8000b3a:	429c      	cmp	r4, r3
 8000b3c:	46ce      	mov	lr, r9
 8000b3e:	469c      	mov	ip, r3
 8000b40:	d351      	bcc.n	8000be6 <__udivmoddi4+0x28a>
 8000b42:	d04e      	beq.n	8000be2 <__udivmoddi4+0x286>
 8000b44:	b155      	cbz	r5, 8000b5c <__udivmoddi4+0x200>
 8000b46:	ebb8 030e 	subs.w	r3, r8, lr
 8000b4a:	eb64 040c 	sbc.w	r4, r4, ip
 8000b4e:	fa04 f606 	lsl.w	r6, r4, r6
 8000b52:	40cb      	lsrs	r3, r1
 8000b54:	431e      	orrs	r6, r3
 8000b56:	40cc      	lsrs	r4, r1
 8000b58:	e9c5 6400 	strd	r6, r4, [r5]
 8000b5c:	2100      	movs	r1, #0
 8000b5e:	e750      	b.n	8000a02 <__udivmoddi4+0xa6>
 8000b60:	f1c2 0320 	rsb	r3, r2, #32
 8000b64:	fa20 f103 	lsr.w	r1, r0, r3
 8000b68:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b6c:	fa24 f303 	lsr.w	r3, r4, r3
 8000b70:	4094      	lsls	r4, r2
 8000b72:	430c      	orrs	r4, r1
 8000b74:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b78:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b7c:	fa1f f78c 	uxth.w	r7, ip
 8000b80:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b84:	fb08 3110 	mls	r1, r8, r0, r3
 8000b88:	0c23      	lsrs	r3, r4, #16
 8000b8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b8e:	fb00 f107 	mul.w	r1, r0, r7
 8000b92:	4299      	cmp	r1, r3
 8000b94:	d908      	bls.n	8000ba8 <__udivmoddi4+0x24c>
 8000b96:	eb1c 0303 	adds.w	r3, ip, r3
 8000b9a:	f100 36ff 	add.w	r6, r0, #4294967295
 8000b9e:	d22c      	bcs.n	8000bfa <__udivmoddi4+0x29e>
 8000ba0:	4299      	cmp	r1, r3
 8000ba2:	d92a      	bls.n	8000bfa <__udivmoddi4+0x29e>
 8000ba4:	3802      	subs	r0, #2
 8000ba6:	4463      	add	r3, ip
 8000ba8:	1a5b      	subs	r3, r3, r1
 8000baa:	b2a4      	uxth	r4, r4
 8000bac:	fbb3 f1f8 	udiv	r1, r3, r8
 8000bb0:	fb08 3311 	mls	r3, r8, r1, r3
 8000bb4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bb8:	fb01 f307 	mul.w	r3, r1, r7
 8000bbc:	42a3      	cmp	r3, r4
 8000bbe:	d908      	bls.n	8000bd2 <__udivmoddi4+0x276>
 8000bc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000bc4:	f101 36ff 	add.w	r6, r1, #4294967295
 8000bc8:	d213      	bcs.n	8000bf2 <__udivmoddi4+0x296>
 8000bca:	42a3      	cmp	r3, r4
 8000bcc:	d911      	bls.n	8000bf2 <__udivmoddi4+0x296>
 8000bce:	3902      	subs	r1, #2
 8000bd0:	4464      	add	r4, ip
 8000bd2:	1ae4      	subs	r4, r4, r3
 8000bd4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000bd8:	e739      	b.n	8000a4e <__udivmoddi4+0xf2>
 8000bda:	4604      	mov	r4, r0
 8000bdc:	e6f0      	b.n	80009c0 <__udivmoddi4+0x64>
 8000bde:	4608      	mov	r0, r1
 8000be0:	e706      	b.n	80009f0 <__udivmoddi4+0x94>
 8000be2:	45c8      	cmp	r8, r9
 8000be4:	d2ae      	bcs.n	8000b44 <__udivmoddi4+0x1e8>
 8000be6:	ebb9 0e02 	subs.w	lr, r9, r2
 8000bea:	eb63 0c07 	sbc.w	ip, r3, r7
 8000bee:	3801      	subs	r0, #1
 8000bf0:	e7a8      	b.n	8000b44 <__udivmoddi4+0x1e8>
 8000bf2:	4631      	mov	r1, r6
 8000bf4:	e7ed      	b.n	8000bd2 <__udivmoddi4+0x276>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	e799      	b.n	8000b2e <__udivmoddi4+0x1d2>
 8000bfa:	4630      	mov	r0, r6
 8000bfc:	e7d4      	b.n	8000ba8 <__udivmoddi4+0x24c>
 8000bfe:	46d6      	mov	lr, sl
 8000c00:	e77f      	b.n	8000b02 <__udivmoddi4+0x1a6>
 8000c02:	4463      	add	r3, ip
 8000c04:	3802      	subs	r0, #2
 8000c06:	e74d      	b.n	8000aa4 <__udivmoddi4+0x148>
 8000c08:	4606      	mov	r6, r0
 8000c0a:	4623      	mov	r3, r4
 8000c0c:	4608      	mov	r0, r1
 8000c0e:	e70f      	b.n	8000a30 <__udivmoddi4+0xd4>
 8000c10:	3e02      	subs	r6, #2
 8000c12:	4463      	add	r3, ip
 8000c14:	e730      	b.n	8000a78 <__udivmoddi4+0x11c>
 8000c16:	bf00      	nop

08000c18 <__aeabi_idiv0>:
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop

08000c1c <BH1750_Init>:
 *       Uses blocking mode I2C transmitting routine.
 * @param[in] hbh1750 :  BH1750 digital light sensor handler
 * @return None
 */
void BH1750_Init(BH1750_HandleTypeDef* hbh1750)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b086      	sub	sp, #24
 8000c20:	af02      	add	r7, sp, #8
 8000c22:	6078      	str	r0, [r7, #4]
  uint8_t command;

  command = BH1750_POWER_ON;
 8000c24:	2301      	movs	r3, #1
 8000c26:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(hbh1750->I2C, hbh1750->Address, &command, BH1750_COMMAND_SIZE, hbh1750->Timeout);
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	6818      	ldr	r0, [r3, #0]
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	791b      	ldrb	r3, [r3, #4]
 8000c30:	4619      	mov	r1, r3
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	689b      	ldr	r3, [r3, #8]
 8000c36:	f107 020f 	add.w	r2, r7, #15
 8000c3a:	9300      	str	r3, [sp, #0]
 8000c3c:	2301      	movs	r3, #1
 8000c3e:	f003 fc17 	bl	8004470 <HAL_I2C_Master_Transmit>

  command = BH1750_CONTINOUS_H_RES_MODE;
 8000c42:	2310      	movs	r3, #16
 8000c44:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(hbh1750->I2C, hbh1750->Address, &command, BH1750_COMMAND_SIZE, hbh1750->Timeout);
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	6818      	ldr	r0, [r3, #0]
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	791b      	ldrb	r3, [r3, #4]
 8000c4e:	4619      	mov	r1, r3
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	689b      	ldr	r3, [r3, #8]
 8000c54:	f107 020f 	add.w	r2, r7, #15
 8000c58:	9300      	str	r3, [sp, #0]
 8000c5a:	2301      	movs	r3, #1
 8000c5c:	f003 fc08 	bl	8004470 <HAL_I2C_Master_Transmit>
}
 8000c60:	bf00      	nop
 8000c62:	3710      	adds	r7, #16
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bd80      	pop	{r7, pc}

08000c68 <BH1750_ReadIlluminance_lux>:
 * @note Uses blocking mode I2C receiving routine.
 * @param[in] hbh1750 : BH1750 digital light sensor handler
 * @return Measurement result in lux [lx]
 */
float BH1750_ReadIlluminance_lux(BH1750_HandleTypeDef* hbh1750)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b086      	sub	sp, #24
 8000c6c:	af02      	add	r7, sp, #8
 8000c6e:	6078      	str	r0, [r7, #4]
  uint8_t rxarray[BH1750_DATA_SIZE];

  HAL_I2C_Master_Receive(hbh1750->I2C, hbh1750->Address, rxarray, BH1750_DATA_SIZE, hbh1750->Timeout);
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	6818      	ldr	r0, [r3, #0]
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	791b      	ldrb	r3, [r3, #4]
 8000c78:	4619      	mov	r1, r3
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	689b      	ldr	r3, [r3, #8]
 8000c7e:	f107 020c 	add.w	r2, r7, #12
 8000c82:	9300      	str	r3, [sp, #0]
 8000c84:	2302      	movs	r3, #2
 8000c86:	f003 fd0b 	bl	80046a0 <HAL_I2C_Master_Receive>
  hbh1750->Readout = ((rxarray[BH1750_DATA_MSB]<<8) | rxarray[BH1750_DATA_LSB]) / 1.2f; // @see BH1750 technical note p. 10;
 8000c8a:	7b3b      	ldrb	r3, [r7, #12]
 8000c8c:	021b      	lsls	r3, r3, #8
 8000c8e:	7b7a      	ldrb	r2, [r7, #13]
 8000c90:	4313      	orrs	r3, r2
 8000c92:	ee07 3a90 	vmov	s15, r3
 8000c96:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c9a:	eddf 6a08 	vldr	s13, [pc, #32]	@ 8000cbc <BH1750_ReadIlluminance_lux+0x54>
 8000c9e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	edc3 7a03 	vstr	s15, [r3, #12]

  return hbh1750->Readout;
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	68db      	ldr	r3, [r3, #12]
 8000cac:	ee07 3a90 	vmov	s15, r3
}
 8000cb0:	eeb0 0a67 	vmov.f32	s0, s15
 8000cb4:	3710      	adds	r7, #16
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	3f99999a 	.word	0x3f99999a

08000cc0 <BTN_DIO_Read>:
  * @brief Reads button state
  * @param[in] hbtn		: button DIO handler
  * @retval	Button state (BTN_PRESSED or BTN_RELEASED)
  */
BTN_DIO_State_TypeDef BTN_DIO_Read(const BTN_DIO_Handle_TypeDef* hbtn)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b084      	sub	sp, #16
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
	_Bool state = DIO_Read(&(hbtn->Input));
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f000 f868 	bl	8000da0 <DIO_Read>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	73fb      	strb	r3, [r7, #15]
	return (hbtn->Pull == BTN_PULL_DOWN) ? state : !state;
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	7a1b      	ldrb	r3, [r3, #8]
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d101      	bne.n	8000ce0 <BTN_DIO_Read+0x20>
 8000cdc:	7bfb      	ldrb	r3, [r7, #15]
 8000cde:	e003      	b.n	8000ce8 <BTN_DIO_Read+0x28>
 8000ce0:	7bfb      	ldrb	r3, [r7, #15]
 8000ce2:	f083 0301 	eor.w	r3, r3, #1
 8000ce6:	b2db      	uxtb	r3, r3
}
 8000ce8:	4618      	mov	r0, r3
 8000cea:	3710      	adds	r7, #16
 8000cec:	46bd      	mov	sp, r7
 8000cee:	bd80      	pop	{r7, pc}

08000cf0 <BTN_DIO_EdgeDetected>:
  * @brief Detects button state change
  * @param[in/out] hbtn		: button DIO handler
  * @retval	Detected edge (BTN_NO_EDGE, BTN_PRESSED_EDGE or BTN_RELEASED_EDGE)
  */
BTN_DIO_Edge_TypeDef BTN_DIO_EdgeDetected(BTN_DIO_Handle_TypeDef* hbtn)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b084      	sub	sp, #16
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
	BTN_DIO_State_TypeDef state = BTN_DIO_Read(hbtn);
 8000cf8:	6878      	ldr	r0, [r7, #4]
 8000cfa:	f7ff ffe1 	bl	8000cc0 <BTN_DIO_Read>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	73bb      	strb	r3, [r7, #14]
	BTN_DIO_Edge_TypeDef edge = BTN_NO_EDGE;
 8000d02:	2300      	movs	r3, #0
 8000d04:	73fb      	strb	r3, [r7, #15]
	if(state == BTN_PRESSED && hbtn->PrevState == BTN_RELEASED)
 8000d06:	7bbb      	ldrb	r3, [r7, #14]
 8000d08:	2b01      	cmp	r3, #1
 8000d0a:	d106      	bne.n	8000d1a <BTN_DIO_EdgeDetected+0x2a>
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	7a5b      	ldrb	r3, [r3, #9]
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d102      	bne.n	8000d1a <BTN_DIO_EdgeDetected+0x2a>
		edge = BTN_PRESSED_EDGE;
 8000d14:	2301      	movs	r3, #1
 8000d16:	73fb      	strb	r3, [r7, #15]
 8000d18:	e008      	b.n	8000d2c <BTN_DIO_EdgeDetected+0x3c>
	else if(state == BTN_RELEASED && hbtn->PrevState == BTN_PRESSED)
 8000d1a:	7bbb      	ldrb	r3, [r7, #14]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d105      	bne.n	8000d2c <BTN_DIO_EdgeDetected+0x3c>
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	7a5b      	ldrb	r3, [r3, #9]
 8000d24:	2b01      	cmp	r3, #1
 8000d26:	d101      	bne.n	8000d2c <BTN_DIO_EdgeDetected+0x3c>
		edge = BTN_RELEASED_EDGE;
 8000d28:	2302      	movs	r3, #2
 8000d2a:	73fb      	strb	r3, [r7, #15]
	hbtn->PrevState = state;
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	7bba      	ldrb	r2, [r7, #14]
 8000d30:	725a      	strb	r2, [r3, #9]
	return edge;
 8000d32:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d34:	4618      	mov	r0, r3
 8000d36:	3710      	adds	r7, #16
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}

08000d3c <DIO_WriteLow>:
 * @brief Resets digital output (writes '0')
 * @param[in] hdio  : Digital I/O handler
 * @retval None
 */
void DIO_WriteLow(const DIO_Handle_TypeDef* hdio)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
  HAL_GPIO_WritePin(hdio->Port, hdio->Pin, GPIO_PIN_RESET);
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	6818      	ldr	r0, [r3, #0]
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	889b      	ldrh	r3, [r3, #4]
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	4619      	mov	r1, r3
 8000d50:	f003 fabe 	bl	80042d0 <HAL_GPIO_WritePin>
}
 8000d54:	bf00      	nop
 8000d56:	3708      	adds	r7, #8
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}

08000d5c <DIO_WriteHigh>:
 * @brief Sets digital output (writes '1')
 * @param[in] hdio  : Digital I/O handler
 * @retval None
 */
void DIO_WriteHigh(const DIO_Handle_TypeDef* hdio)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b082      	sub	sp, #8
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
  HAL_GPIO_WritePin(hdio->Port, hdio->Pin, GPIO_PIN_SET);
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	6818      	ldr	r0, [r3, #0]
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	889b      	ldrh	r3, [r3, #4]
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	4619      	mov	r1, r3
 8000d70:	f003 faae 	bl	80042d0 <HAL_GPIO_WritePin>
}
 8000d74:	bf00      	nop
 8000d76:	3708      	adds	r7, #8
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd80      	pop	{r7, pc}

08000d7c <DIO_Write>:
 * @param[in] hdio  : Digital I/O handler
 * @param[in] state : Digital output state (0 or 1)
 * @retval None
 */
void DIO_Write(const DIO_Handle_TypeDef* hdio, _Bool state)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
 8000d84:	460b      	mov	r3, r1
 8000d86:	70fb      	strb	r3, [r7, #3]
  HAL_GPIO_WritePin(hdio->Port, hdio->Pin, (GPIO_PinState)state);
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	6818      	ldr	r0, [r3, #0]
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	889b      	ldrh	r3, [r3, #4]
 8000d90:	78fa      	ldrb	r2, [r7, #3]
 8000d92:	4619      	mov	r1, r3
 8000d94:	f003 fa9c 	bl	80042d0 <HAL_GPIO_WritePin>
}
 8000d98:	bf00      	nop
 8000d9a:	3708      	adds	r7, #8
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}

08000da0 <DIO_Read>:
 * @brief Reads digital input
 * @param[in] hdio  : Digital I/O handler
 * @retval Input state (0 or 1)
 */
_Bool DIO_Read(const DIO_Handle_TypeDef* hdio)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  return (_Bool)HAL_GPIO_ReadPin(hdio->Port, hdio->Pin);
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681a      	ldr	r2, [r3, #0]
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	889b      	ldrh	r3, [r3, #4]
 8000db0:	4619      	mov	r1, r3
 8000db2:	4610      	mov	r0, r2
 8000db4:	f003 fa74 	bl	80042a0 <HAL_GPIO_ReadPin>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	bf14      	ite	ne
 8000dbe:	2301      	movne	r3, #1
 8000dc0:	2300      	moveq	r3, #0
 8000dc2:	b2db      	uxtb	r3, r3
}
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	3708      	adds	r7, #8
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}

08000dcc <__tm1637_delay_us>:
{
  DIO_WriteHigh(&(hdisp->DecimalPointOutput));
}

void __tm1637_delay_us(unsigned int i)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b085      	sub	sp, #20
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
  for (; i>0; i--)
 8000dd4:	e00c      	b.n	8000df0 <__tm1637_delay_us+0x24>
  {
    for (int j = 0; j < TM1637_CYCLES_PER_1US; ++j)
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	60fb      	str	r3, [r7, #12]
 8000dda:	e003      	b.n	8000de4 <__tm1637_delay_us+0x18>
    {
      __asm__ __volatile__("nop\n\t":::"memory");
 8000ddc:	bf00      	nop
    for (int j = 0; j < TM1637_CYCLES_PER_1US; ++j)
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	3301      	adds	r3, #1
 8000de2:	60fb      	str	r3, [r7, #12]
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	2bd7      	cmp	r3, #215	@ 0xd7
 8000de8:	ddf8      	ble.n	8000ddc <__tm1637_delay_us+0x10>
  for (; i>0; i--)
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	3b01      	subs	r3, #1
 8000dee:	607b      	str	r3, [r7, #4]
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d1ef      	bne.n	8000dd6 <__tm1637_delay_us+0xa>
    }
  }
}
 8000df6:	bf00      	nop
 8000df8:	bf00      	nop
 8000dfa:	3714      	adds	r7, #20
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e02:	4770      	bx	lr

08000e04 <__tm1637_start>:

void __tm1637_start(DISP_TM1637_HandleTypeDef* hdisp)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b082      	sub	sp, #8
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
  DIO_WriteHigh(&(hdisp->CLK));
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	3308      	adds	r3, #8
 8000e10:	4618      	mov	r0, r3
 8000e12:	f7ff ffa3 	bl	8000d5c <DIO_WriteHigh>
  DIO_WriteHigh(&(hdisp->DIO));
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f7ff ff9f 	bl	8000d5c <DIO_WriteHigh>
  __tm1637_delay_us(2);
 8000e1e:	2002      	movs	r0, #2
 8000e20:	f7ff ffd4 	bl	8000dcc <__tm1637_delay_us>
  DIO_WriteLow(&(hdisp->DIO));
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	4618      	mov	r0, r3
 8000e28:	f7ff ff88 	bl	8000d3c <DIO_WriteLow>
}
 8000e2c:	bf00      	nop
 8000e2e:	3708      	adds	r7, #8
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bd80      	pop	{r7, pc}

08000e34 <__tm1637_stop>:

void __tm1637_stop(DISP_TM1637_HandleTypeDef* hdisp)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b082      	sub	sp, #8
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
  DIO_WriteLow(&(hdisp->CLK));
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	3308      	adds	r3, #8
 8000e40:	4618      	mov	r0, r3
 8000e42:	f7ff ff7b 	bl	8000d3c <DIO_WriteLow>
  __tm1637_delay_us(2);
 8000e46:	2002      	movs	r0, #2
 8000e48:	f7ff ffc0 	bl	8000dcc <__tm1637_delay_us>
  DIO_WriteLow(&(hdisp->DIO));
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f7ff ff74 	bl	8000d3c <DIO_WriteLow>
  __tm1637_delay_us(2);
 8000e54:	2002      	movs	r0, #2
 8000e56:	f7ff ffb9 	bl	8000dcc <__tm1637_delay_us>
  DIO_WriteHigh(&(hdisp->CLK));
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	3308      	adds	r3, #8
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f7ff ff7c 	bl	8000d5c <DIO_WriteHigh>
  __tm1637_delay_us(2);
 8000e64:	2002      	movs	r0, #2
 8000e66:	f7ff ffb1 	bl	8000dcc <__tm1637_delay_us>
  DIO_WriteHigh(&(hdisp->DIO));
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f7ff ff75 	bl	8000d5c <DIO_WriteHigh>
}
 8000e72:	bf00      	nop
 8000e74:	3708      	adds	r7, #8
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}

08000e7a <__tm1637_read_result>:

void __tm1637_read_result(DISP_TM1637_HandleTypeDef* hdisp)
{
 8000e7a:	b580      	push	{r7, lr}
 8000e7c:	b082      	sub	sp, #8
 8000e7e:	af00      	add	r7, sp, #0
 8000e80:	6078      	str	r0, [r7, #4]
  DIO_WriteLow(&(hdisp->CLK));
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	3308      	adds	r3, #8
 8000e86:	4618      	mov	r0, r3
 8000e88:	f7ff ff58 	bl	8000d3c <DIO_WriteLow>
  __tm1637_delay_us(5);
 8000e8c:	2005      	movs	r0, #5
 8000e8e:	f7ff ff9d 	bl	8000dcc <__tm1637_delay_us>
  // while (dio); // We're cheating here and not actually reading back the response.
  DIO_WriteHigh(&(hdisp->CLK));
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	3308      	adds	r3, #8
 8000e96:	4618      	mov	r0, r3
 8000e98:	f7ff ff60 	bl	8000d5c <DIO_WriteHigh>
  __tm1637_delay_us(2);
 8000e9c:	2002      	movs	r0, #2
 8000e9e:	f7ff ff95 	bl	8000dcc <__tm1637_delay_us>
  DIO_WriteLow(&(hdisp->CLK));
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	3308      	adds	r3, #8
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f7ff ff48 	bl	8000d3c <DIO_WriteLow>
}
 8000eac:	bf00      	nop
 8000eae:	3708      	adds	r7, #8
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}

08000eb4 <__tm1637_write_byte>:

void __tm1637_write_byte(DISP_TM1637_HandleTypeDef* hdisp, unsigned char b)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b084      	sub	sp, #16
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
 8000ebc:	460b      	mov	r3, r1
 8000ebe:	70fb      	strb	r3, [r7, #3]
  for (int i = 0; i < 8; ++i)
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	60fb      	str	r3, [r7, #12]
 8000ec4:	e023      	b.n	8000f0e <__tm1637_write_byte+0x5a>
  {
    DIO_WriteLow(&(hdisp->CLK));
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	3308      	adds	r3, #8
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f7ff ff36 	bl	8000d3c <DIO_WriteLow>
    if(b & 0x01)
 8000ed0:	78fb      	ldrb	r3, [r7, #3]
 8000ed2:	f003 0301 	and.w	r3, r3, #1
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d004      	beq.n	8000ee4 <__tm1637_write_byte+0x30>
    {
      DIO_WriteHigh(&(hdisp->DIO));
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	4618      	mov	r0, r3
 8000ede:	f7ff ff3d 	bl	8000d5c <DIO_WriteHigh>
 8000ee2:	e003      	b.n	8000eec <__tm1637_write_byte+0x38>
    }
    else
    {
      DIO_WriteLow(&(hdisp->DIO));
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f7ff ff28 	bl	8000d3c <DIO_WriteLow>
    }
    __tm1637_delay_us(3);
 8000eec:	2003      	movs	r0, #3
 8000eee:	f7ff ff6d 	bl	8000dcc <__tm1637_delay_us>
    b >>= 1;
 8000ef2:	78fb      	ldrb	r3, [r7, #3]
 8000ef4:	085b      	lsrs	r3, r3, #1
 8000ef6:	70fb      	strb	r3, [r7, #3]
    DIO_WriteHigh(&(hdisp->CLK));
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	3308      	adds	r3, #8
 8000efc:	4618      	mov	r0, r3
 8000efe:	f7ff ff2d 	bl	8000d5c <DIO_WriteHigh>
    __tm1637_delay_us(3);
 8000f02:	2003      	movs	r0, #3
 8000f04:	f7ff ff62 	bl	8000dcc <__tm1637_delay_us>
  for (int i = 0; i < 8; ++i)
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	3301      	adds	r3, #1
 8000f0c:	60fb      	str	r3, [r7, #12]
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	2b07      	cmp	r3, #7
 8000f12:	ddd8      	ble.n	8000ec6 <__tm1637_write_byte+0x12>
  }
}
 8000f14:	bf00      	nop
 8000f16:	bf00      	nop
 8000f18:	3710      	adds	r7, #16
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}
	...

08000f20 <DISP_TM1637_printDecUInt>:
 * @param[in] hdisp : TODO
 * @param[in] dec   : TODO
 * @return None
 */
void DISP_TM1637_printDecUInt(DISP_TM1637_HandleTypeDef* hdisp, uint16_t dec)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b086      	sub	sp, #24
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
 8000f28:	460b      	mov	r3, r1
 8000f2a:	807b      	strh	r3, [r7, #2]
  unsigned char digitArr[4];
  for (int i = 0; i < 4; ++i)
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	617b      	str	r3, [r7, #20]
 8000f30:	e01c      	b.n	8000f6c <DISP_TM1637_printDecUInt+0x4c>
  {
    digitArr[i] = DISP_COMMON_CATHODE_MAP[dec % 10];
 8000f32:	887a      	ldrh	r2, [r7, #2]
 8000f34:	4b2e      	ldr	r3, [pc, #184]	@ (8000ff0 <DISP_TM1637_printDecUInt+0xd0>)
 8000f36:	fba3 1302 	umull	r1, r3, r3, r2
 8000f3a:	08d9      	lsrs	r1, r3, #3
 8000f3c:	460b      	mov	r3, r1
 8000f3e:	009b      	lsls	r3, r3, #2
 8000f40:	440b      	add	r3, r1
 8000f42:	005b      	lsls	r3, r3, #1
 8000f44:	1ad3      	subs	r3, r2, r3
 8000f46:	b29b      	uxth	r3, r3
 8000f48:	461a      	mov	r2, r3
 8000f4a:	4b2a      	ldr	r3, [pc, #168]	@ (8000ff4 <DISP_TM1637_printDecUInt+0xd4>)
 8000f4c:	5c99      	ldrb	r1, [r3, r2]
 8000f4e:	f107 020c 	add.w	r2, r7, #12
 8000f52:	697b      	ldr	r3, [r7, #20]
 8000f54:	4413      	add	r3, r2
 8000f56:	460a      	mov	r2, r1
 8000f58:	701a      	strb	r2, [r3, #0]
    dec /= 10;
 8000f5a:	887b      	ldrh	r3, [r7, #2]
 8000f5c:	4a24      	ldr	r2, [pc, #144]	@ (8000ff0 <DISP_TM1637_printDecUInt+0xd0>)
 8000f5e:	fba2 2303 	umull	r2, r3, r2, r3
 8000f62:	08db      	lsrs	r3, r3, #3
 8000f64:	807b      	strh	r3, [r7, #2]
  for (int i = 0; i < 4; ++i)
 8000f66:	697b      	ldr	r3, [r7, #20]
 8000f68:	3301      	adds	r3, #1
 8000f6a:	617b      	str	r3, [r7, #20]
 8000f6c:	697b      	ldr	r3, [r7, #20]
 8000f6e:	2b03      	cmp	r3, #3
 8000f70:	dddf      	ble.n	8000f32 <DISP_TM1637_printDecUInt+0x12>
  }
  if(hdisp->Separator == TM1637_SEP_COLON)
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	7c1b      	ldrb	r3, [r3, #16]
 8000f76:	2b01      	cmp	r3, #1
 8000f78:	d104      	bne.n	8000f84 <DISP_TM1637_printDecUInt+0x64>
  {
    digitArr[2] |= (1 << 7);
 8000f7a:	7bbb      	ldrb	r3, [r7, #14]
 8000f7c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	73bb      	strb	r3, [r7, #14]
  }

  __tm1637_start(hdisp);
 8000f84:	6878      	ldr	r0, [r7, #4]
 8000f86:	f7ff ff3d 	bl	8000e04 <__tm1637_start>
  __tm1637_write_byte(hdisp, 0x40);
 8000f8a:	2140      	movs	r1, #64	@ 0x40
 8000f8c:	6878      	ldr	r0, [r7, #4]
 8000f8e:	f7ff ff91 	bl	8000eb4 <__tm1637_write_byte>
  __tm1637_read_result(hdisp);
 8000f92:	6878      	ldr	r0, [r7, #4]
 8000f94:	f7ff ff71 	bl	8000e7a <__tm1637_read_result>
  __tm1637_stop(hdisp);
 8000f98:	6878      	ldr	r0, [r7, #4]
 8000f9a:	f7ff ff4b 	bl	8000e34 <__tm1637_stop>

  __tm1637_start(hdisp);
 8000f9e:	6878      	ldr	r0, [r7, #4]
 8000fa0:	f7ff ff30 	bl	8000e04 <__tm1637_start>
  __tm1637_write_byte(hdisp, 0xc0);
 8000fa4:	21c0      	movs	r1, #192	@ 0xc0
 8000fa6:	6878      	ldr	r0, [r7, #4]
 8000fa8:	f7ff ff84 	bl	8000eb4 <__tm1637_write_byte>
  __tm1637_read_result(hdisp);
 8000fac:	6878      	ldr	r0, [r7, #4]
 8000fae:	f7ff ff64 	bl	8000e7a <__tm1637_read_result>

  for (int i = 0; i < 4; ++i) {
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	613b      	str	r3, [r7, #16]
 8000fb6:	e010      	b.n	8000fda <DISP_TM1637_printDecUInt+0xba>
    __tm1637_write_byte(hdisp, digitArr[3 - i]);
 8000fb8:	693b      	ldr	r3, [r7, #16]
 8000fba:	f1c3 0303 	rsb	r3, r3, #3
 8000fbe:	3318      	adds	r3, #24
 8000fc0:	443b      	add	r3, r7
 8000fc2:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	6878      	ldr	r0, [r7, #4]
 8000fca:	f7ff ff73 	bl	8000eb4 <__tm1637_write_byte>
    __tm1637_read_result(hdisp);
 8000fce:	6878      	ldr	r0, [r7, #4]
 8000fd0:	f7ff ff53 	bl	8000e7a <__tm1637_read_result>
  for (int i = 0; i < 4; ++i) {
 8000fd4:	693b      	ldr	r3, [r7, #16]
 8000fd6:	3301      	adds	r3, #1
 8000fd8:	613b      	str	r3, [r7, #16]
 8000fda:	693b      	ldr	r3, [r7, #16]
 8000fdc:	2b03      	cmp	r3, #3
 8000fde:	ddeb      	ble.n	8000fb8 <DISP_TM1637_printDecUInt+0x98>
  }
  __tm1637_stop(hdisp);
 8000fe0:	6878      	ldr	r0, [r7, #4]
 8000fe2:	f7ff ff27 	bl	8000e34 <__tm1637_stop>
}
 8000fe6:	bf00      	nop
 8000fe8:	3718      	adds	r7, #24
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	cccccccd 	.word	0xcccccccd
 8000ff4:	080096f0 	.word	0x080096f0

08000ff8 <DISP_TM1637_SetBrightness>:
 * @param[in] hdisp      : TODO
 * @param[in] brightness : TODO
 * @return None
 */
void DISP_TM1637_SetBrightness(DISP_TM1637_HandleTypeDef* hdisp, uint8_t brightness)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
 8001000:	460b      	mov	r3, r1
 8001002:	70fb      	strb	r3, [r7, #3]
  // Brightness command:
  // 1000 0XXX = display off
  // 1000 1BBB = display on, brightness 0-7
  // X = don't care
  // B = brightness
  __tm1637_start(hdisp);
 8001004:	6878      	ldr	r0, [r7, #4]
 8001006:	f7ff fefd 	bl	8000e04 <__tm1637_start>
  __tm1637_write_byte(hdisp, 0x87 + brightness);
 800100a:	78fb      	ldrb	r3, [r7, #3]
 800100c:	3b79      	subs	r3, #121	@ 0x79
 800100e:	b2db      	uxtb	r3, r3
 8001010:	4619      	mov	r1, r3
 8001012:	6878      	ldr	r0, [r7, #4]
 8001014:	f7ff ff4e 	bl	8000eb4 <__tm1637_write_byte>
  __tm1637_read_result(hdisp);
 8001018:	6878      	ldr	r0, [r7, #4]
 800101a:	f7ff ff2e 	bl	8000e7a <__tm1637_read_result>
  __tm1637_stop(hdisp);
 800101e:	6878      	ldr	r0, [r7, #4]
 8001020:	f7ff ff08 	bl	8000e34 <__tm1637_stop>
}
 8001024:	bf00      	nop
 8001026:	3708      	adds	r7, #8
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}

0800102c <__lcd_dio_delay_us>:
 * @param[in] hlcd     : LCD handler
 * @param[in] delay_us : Delay period in microseconds
 * @return None
 */
void __lcd_dio_delay_us(LCD_DIO_HandleTypeDef* hlcd, uint32_t delay_us)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
 8001034:	6039      	str	r1, [r7, #0]
  __HAL_TIM_SET_COUNTER(hlcd->Timer, 0);
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	699b      	ldr	r3, [r3, #24]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	2200      	movs	r2, #0
 800103e:	625a      	str	r2, [r3, #36]	@ 0x24
  HAL_TIM_Base_Start(hlcd->Timer);
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	699b      	ldr	r3, [r3, #24]
 8001044:	4618      	mov	r0, r3
 8001046:	f005 f8d1 	bl	80061ec <HAL_TIM_Base_Start>
  while(__HAL_TIM_GET_COUNTER(hlcd->Timer) < delay_us);
 800104a:	bf00      	nop
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	699b      	ldr	r3, [r3, #24]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001054:	683a      	ldr	r2, [r7, #0]
 8001056:	429a      	cmp	r2, r3
 8001058:	d8f8      	bhi.n	800104c <__lcd_dio_delay_us+0x20>
  HAL_TIM_Base_Stop(hlcd->Timer);
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	699b      	ldr	r3, [r3, #24]
 800105e:	4618      	mov	r0, r3
 8001060:	f005 f934 	bl	80062cc <HAL_TIM_Base_Stop>
}
 8001064:	bf00      	nop
 8001066:	3708      	adds	r7, #8
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}

0800106c <__lcd_dio_write>:
 * @param[in] data : Data byte
 * @param[in] len  : Data port size (length): 4 ( LCD_NIB )or 8 ( LCD_BYTE ) bits
 * @return None
 */
void __lcd_dio_write(LCD_DIO_HandleTypeDef* hlcd, uint8_t data, uint8_t len)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b084      	sub	sp, #16
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
 8001074:	460b      	mov	r3, r1
 8001076:	70fb      	strb	r3, [r7, #3]
 8001078:	4613      	mov	r3, r2
 800107a:	70bb      	strb	r3, [r7, #2]
  DIO_WriteHigh(&(hlcd->E));
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	330c      	adds	r3, #12
 8001080:	4618      	mov	r0, r3
 8001082:	f7ff fe6b 	bl	8000d5c <DIO_WriteHigh>

  for(uint8_t i = 0; i < len; i++)
 8001086:	2300      	movs	r3, #0
 8001088:	73fb      	strb	r3, [r7, #15]
 800108a:	e015      	b.n	80010b8 <__lcd_dio_write+0x4c>
    DIO_Write(&(hlcd->DATA[i]), (data >> i) & 0x01);
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681a      	ldr	r2, [r3, #0]
 8001090:	7bfb      	ldrb	r3, [r7, #15]
 8001092:	00db      	lsls	r3, r3, #3
 8001094:	18d0      	adds	r0, r2, r3
 8001096:	78fa      	ldrb	r2, [r7, #3]
 8001098:	7bfb      	ldrb	r3, [r7, #15]
 800109a:	fa42 f303 	asr.w	r3, r2, r3
 800109e:	f003 0301 	and.w	r3, r3, #1
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	bf14      	ite	ne
 80010a6:	2301      	movne	r3, #1
 80010a8:	2300      	moveq	r3, #0
 80010aa:	b2db      	uxtb	r3, r3
 80010ac:	4619      	mov	r1, r3
 80010ae:	f7ff fe65 	bl	8000d7c <DIO_Write>
  for(uint8_t i = 0; i < len; i++)
 80010b2:	7bfb      	ldrb	r3, [r7, #15]
 80010b4:	3301      	adds	r3, #1
 80010b6:	73fb      	strb	r3, [r7, #15]
 80010b8:	7bfa      	ldrb	r2, [r7, #15]
 80010ba:	78bb      	ldrb	r3, [r7, #2]
 80010bc:	429a      	cmp	r2, r3
 80010be:	d3e5      	bcc.n	800108c <__lcd_dio_write+0x20>

  DIO_WriteLow(&(hlcd->E)); // Data receive on falling edge
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	330c      	adds	r3, #12
 80010c4:	4618      	mov	r0, r3
 80010c6:	f7ff fe39 	bl	8000d3c <DIO_WriteLow>
  __lcd_dio_delay(hlcd, 0.05);  // > 41 us
 80010ca:	2132      	movs	r1, #50	@ 0x32
 80010cc:	6878      	ldr	r0, [r7, #4]
 80010ce:	f7ff ffad 	bl	800102c <__lcd_dio_delay_us>
}
 80010d2:	bf00      	nop
 80010d4:	3710      	adds	r7, #16
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}

080010da <__lcd_dio_write_command>:
 * @param[in] hlcd    : LCD handler
 * @param[in] command : Display command @see lcd.h/Define
 * @return None
 */
void __lcd_dio_write_command(LCD_DIO_HandleTypeDef* hlcd, uint8_t command)
{
 80010da:	b580      	push	{r7, lr}
 80010dc:	b082      	sub	sp, #8
 80010de:	af00      	add	r7, sp, #0
 80010e0:	6078      	str	r0, [r7, #4]
 80010e2:	460b      	mov	r3, r1
 80010e4:	70fb      	strb	r3, [r7, #3]
  DIO_Write(&(hlcd->RS), LCD_COMMAND_REG);  // Write to command register
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	3304      	adds	r3, #4
 80010ea:	2100      	movs	r1, #0
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff fe45 	bl	8000d7c <DIO_Write>

  if(hlcd->Mode == LCD_4_BIT_MODE)
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	7d1b      	ldrb	r3, [r3, #20]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d115      	bne.n	8001126 <__lcd_dio_write_command+0x4c>
  {
    if(hlcd->IsInitialized) // Before initialization ignore most significant nibble
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	7f1b      	ldrb	r3, [r3, #28]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d007      	beq.n	8001112 <__lcd_dio_write_command+0x38>
    {
      __lcd_dio_write(hlcd, (command >> 4), LCD_NIB);
 8001102:	78fb      	ldrb	r3, [r7, #3]
 8001104:	091b      	lsrs	r3, r3, #4
 8001106:	b2db      	uxtb	r3, r3
 8001108:	2204      	movs	r2, #4
 800110a:	4619      	mov	r1, r3
 800110c:	6878      	ldr	r0, [r7, #4]
 800110e:	f7ff ffad 	bl	800106c <__lcd_dio_write>
    }
    __lcd_dio_write(hlcd, command & 0x0F, LCD_NIB);
 8001112:	78fb      	ldrb	r3, [r7, #3]
 8001114:	f003 030f 	and.w	r3, r3, #15
 8001118:	b2db      	uxtb	r3, r3
 800111a:	2204      	movs	r2, #4
 800111c:	4619      	mov	r1, r3
 800111e:	6878      	ldr	r0, [r7, #4]
 8001120:	f7ff ffa4 	bl	800106c <__lcd_dio_write>
  }
  else
  {
     __lcd_dio_write(hlcd, command, LCD_BYTE);
  }
}
 8001124:	e005      	b.n	8001132 <__lcd_dio_write_command+0x58>
     __lcd_dio_write(hlcd, command, LCD_BYTE);
 8001126:	78fb      	ldrb	r3, [r7, #3]
 8001128:	2208      	movs	r2, #8
 800112a:	4619      	mov	r1, r3
 800112c:	6878      	ldr	r0, [r7, #4]
 800112e:	f7ff ff9d 	bl	800106c <__lcd_dio_write>
}
 8001132:	bf00      	nop
 8001134:	3708      	adds	r7, #8
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}

0800113a <__lcd_dio_write_data>:
 * @param[in] hlcd : LCD handler
 * @param[in] data : Display data byte
 * @return None
 */
void __lcd_dio_write_data(LCD_DIO_HandleTypeDef* hlcd, uint8_t data)
{
 800113a:	b580      	push	{r7, lr}
 800113c:	b082      	sub	sp, #8
 800113e:	af00      	add	r7, sp, #0
 8001140:	6078      	str	r0, [r7, #4]
 8001142:	460b      	mov	r3, r1
 8001144:	70fb      	strb	r3, [r7, #3]
  DIO_Write(&(hlcd->RS), LCD_DATA_REG);     // Write to data register
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	3304      	adds	r3, #4
 800114a:	2101      	movs	r1, #1
 800114c:	4618      	mov	r0, r3
 800114e:	f7ff fe15 	bl	8000d7c <DIO_Write>

  if(hlcd->Mode == LCD_4_BIT_MODE)
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	7d1b      	ldrb	r3, [r3, #20]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d111      	bne.n	800117e <__lcd_dio_write_data+0x44>
  {
    __lcd_dio_write(hlcd, data >> 4, LCD_NIB);
 800115a:	78fb      	ldrb	r3, [r7, #3]
 800115c:	091b      	lsrs	r3, r3, #4
 800115e:	b2db      	uxtb	r3, r3
 8001160:	2204      	movs	r2, #4
 8001162:	4619      	mov	r1, r3
 8001164:	6878      	ldr	r0, [r7, #4]
 8001166:	f7ff ff81 	bl	800106c <__lcd_dio_write>
    __lcd_dio_write(hlcd, data & 0x0F, LCD_NIB);
 800116a:	78fb      	ldrb	r3, [r7, #3]
 800116c:	f003 030f 	and.w	r3, r3, #15
 8001170:	b2db      	uxtb	r3, r3
 8001172:	2204      	movs	r2, #4
 8001174:	4619      	mov	r1, r3
 8001176:	6878      	ldr	r0, [r7, #4]
 8001178:	f7ff ff78 	bl	800106c <__lcd_dio_write>
  }
  else
  {
    __lcd_dio_write(hlcd, data, LCD_BYTE);
  }
}
 800117c:	e005      	b.n	800118a <__lcd_dio_write_data+0x50>
    __lcd_dio_write(hlcd, data, LCD_BYTE);
 800117e:	78fb      	ldrb	r3, [r7, #3]
 8001180:	2208      	movs	r2, #8
 8001182:	4619      	mov	r1, r3
 8001184:	6878      	ldr	r0, [r7, #4]
 8001186:	f7ff ff71 	bl	800106c <__lcd_dio_write>
}
 800118a:	bf00      	nop
 800118c:	3708      	adds	r7, #8
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}

08001192 <LCD_DIO_Init>:
 * @note Cursor off, Cursor increment on, No blink @see HD44780 technical note.
 * @param[in] hlcd : LCD handler
 * @return None 
 */
void LCD_DIO_Init(LCD_DIO_HandleTypeDef* hlcd)
{
 8001192:	b580      	push	{r7, lr}
 8001194:	b082      	sub	sp, #8
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
  hlcd->IsInitialized = 0;
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	2200      	movs	r2, #0
 800119e:	771a      	strb	r2, [r3, #28]

  __lcd_dio_delay(hlcd, 15.2);         // >15 ms
 80011a0:	f643 315f 	movw	r1, #15199	@ 0x3b5f
 80011a4:	6878      	ldr	r0, [r7, #4]
 80011a6:	f7ff ff41 	bl	800102c <__lcd_dio_delay_us>

  if(hlcd->Mode == LCD_4_BIT_MODE)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	7d1b      	ldrb	r3, [r3, #20]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d120      	bne.n	80011f4 <LCD_DIO_Init+0x62>
  {
    __lcd_dio_write_command(hlcd, 0x3);  // 0011
 80011b2:	2103      	movs	r1, #3
 80011b4:	6878      	ldr	r0, [r7, #4]
 80011b6:	f7ff ff90 	bl	80010da <__lcd_dio_write_command>
    __lcd_dio_delay(hlcd, 4.2);        // > 4.1 ms
 80011ba:	f241 0167 	movw	r1, #4199	@ 0x1067
 80011be:	6878      	ldr	r0, [r7, #4]
 80011c0:	f7ff ff34 	bl	800102c <__lcd_dio_delay_us>
    __lcd_dio_write_command(hlcd, 0x3);  // 0011
 80011c4:	2103      	movs	r1, #3
 80011c6:	6878      	ldr	r0, [r7, #4]
 80011c8:	f7ff ff87 	bl	80010da <__lcd_dio_write_command>
    __lcd_dio_delay(hlcd, 0.2);        // > 0.1 ms
 80011cc:	21c8      	movs	r1, #200	@ 0xc8
 80011ce:	6878      	ldr	r0, [r7, #4]
 80011d0:	f7ff ff2c 	bl	800102c <__lcd_dio_delay_us>
    __lcd_dio_write_command(hlcd, 0x3);  // 0011
 80011d4:	2103      	movs	r1, #3
 80011d6:	6878      	ldr	r0, [r7, #4]
 80011d8:	f7ff ff7f 	bl	80010da <__lcd_dio_write_command>
    __lcd_dio_write_command(hlcd, 0x2);  // 0010
 80011dc:	2102      	movs	r1, #2
 80011de:	6878      	ldr	r0, [r7, #4]
 80011e0:	f7ff ff7b 	bl	80010da <__lcd_dio_write_command>

    hlcd->IsInitialized = 1;
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	2201      	movs	r2, #1
 80011e8:	771a      	strb	r2, [r3, #28]

    __lcd_dio_write_command(hlcd, LCD_FUNCTION_SET | LCD_OPT_N);
 80011ea:	2128      	movs	r1, #40	@ 0x28
 80011ec:	6878      	ldr	r0, [r7, #4]
 80011ee:	f7ff ff74 	bl	80010da <__lcd_dio_write_command>
 80011f2:	e01f      	b.n	8001234 <LCD_DIO_Init+0xa2>
  }
  else if(hlcd->Mode == LCD_8_BIT_MODE) /* TODO: test 8-bit interface */
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	7d1b      	ldrb	r3, [r3, #20]
 80011f8:	2b01      	cmp	r3, #1
 80011fa:	d11b      	bne.n	8001234 <LCD_DIO_Init+0xa2>
  {
    __lcd_dio_write_command(hlcd, 0x30); // 0011 XXXX
 80011fc:	2130      	movs	r1, #48	@ 0x30
 80011fe:	6878      	ldr	r0, [r7, #4]
 8001200:	f7ff ff6b 	bl	80010da <__lcd_dio_write_command>
    __lcd_dio_delay(hlcd, 4.2);        // > 4.1 ms
 8001204:	f241 0167 	movw	r1, #4199	@ 0x1067
 8001208:	6878      	ldr	r0, [r7, #4]
 800120a:	f7ff ff0f 	bl	800102c <__lcd_dio_delay_us>
    __lcd_dio_write_command(hlcd, 0x30); // 0011 XXXX
 800120e:	2130      	movs	r1, #48	@ 0x30
 8001210:	6878      	ldr	r0, [r7, #4]
 8001212:	f7ff ff62 	bl	80010da <__lcd_dio_write_command>
    __lcd_dio_delay(hlcd, 0.2);        // > 0.1 ms
 8001216:	21c8      	movs	r1, #200	@ 0xc8
 8001218:	6878      	ldr	r0, [r7, #4]
 800121a:	f7ff ff07 	bl	800102c <__lcd_dio_delay_us>
    __lcd_dio_write_command(hlcd, 0x30); // 0011 XXXX
 800121e:	2130      	movs	r1, #48	@ 0x30
 8001220:	6878      	ldr	r0, [r7, #4]
 8001222:	f7ff ff5a 	bl	80010da <__lcd_dio_write_command>

    hlcd->IsInitialized = 1;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	2201      	movs	r2, #1
 800122a:	771a      	strb	r2, [r3, #28]

    __lcd_dio_write_command(hlcd, LCD_FUNCTION_SET | LCD_OPT_DL | LCD_OPT_N);
 800122c:	2138      	movs	r1, #56	@ 0x38
 800122e:	6878      	ldr	r0, [r7, #4]
 8001230:	f7ff ff53 	bl	80010da <__lcd_dio_write_command>
  }

  __lcd_dio_write_command(hlcd, LCD_CLEAR_DISPLAY);                        // Clear screen
 8001234:	2101      	movs	r1, #1
 8001236:	6878      	ldr	r0, [r7, #4]
 8001238:	f7ff ff4f 	bl	80010da <__lcd_dio_write_command>
  __lcd_dio_delay(hlcd, 1.6);                                            // > 1.52 ms
 800123c:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 8001240:	6878      	ldr	r0, [r7, #4]
 8001242:	f7ff fef3 	bl	800102c <__lcd_dio_delay_us>
  __lcd_dio_write_command(hlcd, LCD_DISPLAY_ON_OFF_CONTROL | LCD_OPT_D);   // LCD on, Cursor off, No blink
 8001246:	210c      	movs	r1, #12
 8001248:	6878      	ldr	r0, [r7, #4]
 800124a:	f7ff ff46 	bl	80010da <__lcd_dio_write_command>
  __lcd_dio_write_command(hlcd, LCD_ENTRY_MODE_SET | LCD_OPT_INC);         // Cursor increment on
 800124e:	2106      	movs	r1, #6
 8001250:	6878      	ldr	r0, [r7, #4]
 8001252:	f7ff ff42 	bl	80010da <__lcd_dio_write_command>
}
 8001256:	bf00      	nop
 8001258:	3708      	adds	r7, #8
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
	...

08001260 <LCD_DIO_printDecInt>:
 * @param[in] hlcd   : LCD handler
 * @param[in] number : Decimal number, max. 10 digits
 * @return None 
 */
void LCD_DIO_printDecInt(LCD_DIO_HandleTypeDef* hlcd, int number)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b086      	sub	sp, #24
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
 8001268:	6039      	str	r1, [r7, #0]
  char buffer[LCD_NUMBER_BUF_SIZE];
  sprintf(buffer, "%d", number);
 800126a:	f107 030c 	add.w	r3, r7, #12
 800126e:	683a      	ldr	r2, [r7, #0]
 8001270:	4906      	ldr	r1, [pc, #24]	@ (800128c <LCD_DIO_printDecInt+0x2c>)
 8001272:	4618      	mov	r0, r3
 8001274:	f007 fd18 	bl	8008ca8 <siprintf>

  LCD_DIO_printStr(hlcd, buffer);
 8001278:	f107 030c 	add.w	r3, r7, #12
 800127c:	4619      	mov	r1, r3
 800127e:	6878      	ldr	r0, [r7, #4]
 8001280:	f000 f806 	bl	8001290 <LCD_DIO_printStr>
}
 8001284:	bf00      	nop
 8001286:	3718      	adds	r7, #24
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	08009600 	.word	0x08009600

08001290 <LCD_DIO_printStr>:
 * @param[in] hlcd : LCD handler
 * @param[in] str  : Null-terminated string
 * @return None 
 */
void LCD_DIO_printStr(LCD_DIO_HandleTypeDef* hlcd, char* str)
{
 8001290:	b590      	push	{r4, r7, lr}
 8001292:	b085      	sub	sp, #20
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
 8001298:	6039      	str	r1, [r7, #0]
  for(uint8_t i = 0; i < strlen(str); i++)
 800129a:	2300      	movs	r3, #0
 800129c:	73fb      	strb	r3, [r7, #15]
 800129e:	e00a      	b.n	80012b6 <LCD_DIO_printStr+0x26>
    __lcd_dio_write_data(hlcd, str[i]);
 80012a0:	7bfb      	ldrb	r3, [r7, #15]
 80012a2:	683a      	ldr	r2, [r7, #0]
 80012a4:	4413      	add	r3, r2
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	4619      	mov	r1, r3
 80012aa:	6878      	ldr	r0, [r7, #4]
 80012ac:	f7ff ff45 	bl	800113a <__lcd_dio_write_data>
  for(uint8_t i = 0; i < strlen(str); i++)
 80012b0:	7bfb      	ldrb	r3, [r7, #15]
 80012b2:	3301      	adds	r3, #1
 80012b4:	73fb      	strb	r3, [r7, #15]
 80012b6:	7bfc      	ldrb	r4, [r7, #15]
 80012b8:	6838      	ldr	r0, [r7, #0]
 80012ba:	f7fe ffa9 	bl	8000210 <strlen>
 80012be:	4603      	mov	r3, r0
 80012c0:	429c      	cmp	r4, r3
 80012c2:	d3ed      	bcc.n	80012a0 <LCD_DIO_printStr+0x10>
}
 80012c4:	bf00      	nop
 80012c6:	bf00      	nop
 80012c8:	3714      	adds	r7, #20
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd90      	pop	{r4, r7, pc}
	...

080012d0 <LCD_DIO_SetCursor>:
 * @param[in] row  : Display row (line): 0 to N
 * @param[in] col  : Display column: 0 to 15 (16 character display) or 19 (20 character display)
 * @return None 
 */
void LCD_DIO_SetCursor(LCD_DIO_HandleTypeDef* hlcd, uint8_t row, uint8_t col)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
 80012d8:	460b      	mov	r3, r1
 80012da:	70fb      	strb	r3, [r7, #3]
 80012dc:	4613      	mov	r3, r2
 80012de:	70bb      	strb	r3, [r7, #2]
  #ifdef LCD20xN
  __lcd_dio_write_command(hlcd, LCD_SET_DDRAM_ADDR + LCD_ROW_20[row] + col);
  #endif

  #ifdef LCD16xN
  __lcd_dio_write_command(hlcd, LCD_SET_DDRAM_ADDR + LCD_ROW_16[row] + col);
 80012e0:	78fb      	ldrb	r3, [r7, #3]
 80012e2:	4a07      	ldr	r2, [pc, #28]	@ (8001300 <LCD_DIO_SetCursor+0x30>)
 80012e4:	5cd2      	ldrb	r2, [r2, r3]
 80012e6:	78bb      	ldrb	r3, [r7, #2]
 80012e8:	4413      	add	r3, r2
 80012ea:	b2db      	uxtb	r3, r3
 80012ec:	3b80      	subs	r3, #128	@ 0x80
 80012ee:	b2db      	uxtb	r3, r3
 80012f0:	4619      	mov	r1, r3
 80012f2:	6878      	ldr	r0, [r7, #4]
 80012f4:	f7ff fef1 	bl	80010da <__lcd_dio_write_command>
  #endif
}
 80012f8:	bf00      	nop
 80012fa:	3708      	adds	r7, #8
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	08009704 	.word	0x08009704

08001304 <LED_DIO_Write>:
  * @param[in] hled   : LED DIO handler
  * @param[in] state  : LED state (LED_OFF or LED_ON)
  * @retval None
  */
void LED_DIO_Write(const LED_DIO_Handle_TypeDef* hled, LED_DIO_State_TypeDef state)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
 800130c:	460b      	mov	r3, r1
 800130e:	70fb      	strb	r3, [r7, #3]
  DIO_Write(&(hled->Output), (hled->ActiveState == LED_ON_HIGH) ? state : !state);
 8001310:	687a      	ldr	r2, [r7, #4]
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	7a1b      	ldrb	r3, [r3, #8]
 8001316:	2b01      	cmp	r3, #1
 8001318:	d106      	bne.n	8001328 <LED_DIO_Write+0x24>
 800131a:	78fb      	ldrb	r3, [r7, #3]
 800131c:	2b00      	cmp	r3, #0
 800131e:	bf14      	ite	ne
 8001320:	2301      	movne	r3, #1
 8001322:	2300      	moveq	r3, #0
 8001324:	b2db      	uxtb	r3, r3
 8001326:	e005      	b.n	8001334 <LED_DIO_Write+0x30>
 8001328:	78fb      	ldrb	r3, [r7, #3]
 800132a:	2b00      	cmp	r3, #0
 800132c:	bf0c      	ite	eq
 800132e:	2301      	moveq	r3, #1
 8001330:	2300      	movne	r3, #0
 8001332:	b2db      	uxtb	r3, r3
 8001334:	4619      	mov	r1, r3
 8001336:	4610      	mov	r0, r2
 8001338:	f7ff fd20 	bl	8000d7c <DIO_Write>
}
 800133c:	bf00      	nop
 800133e:	3708      	adds	r7, #8
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}

08001344 <LED_PWM_Init>:
  * @brief Initialize PWM LED control
  * @param[in] hled   : LED PWM handler
  * @retval None
  */
void LED_PWM_Init(LED_PWM_Handle_TypeDef* hled)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  hled->Output.Duty = (hled->ActiveState == LED_ON_HIGH) ? (hled->Output.Duty) : (100.0f - hled->Output.Duty);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	7b1b      	ldrb	r3, [r3, #12]
 8001350:	2b01      	cmp	r3, #1
 8001352:	d103      	bne.n	800135c <LED_PWM_Init+0x18>
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	edd3 7a02 	vldr	s15, [r3, #8]
 800135a:	e006      	b.n	800136a <LED_PWM_Init+0x26>
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001362:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8001380 <LED_PWM_Init+0x3c>
 8001366:	ee77 7a67 	vsub.f32	s15, s14, s15
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	edc3 7a02 	vstr	s15, [r3, #8]
  PWM_Init(&(hled->Output));
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	4618      	mov	r0, r3
 8001374:	f000 f82c 	bl	80013d0 <PWM_Init>
}
 8001378:	bf00      	nop
 800137a:	3708      	adds	r7, #8
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	42c80000 	.word	0x42c80000

08001384 <LED_PWM_WriteDuty>:
  * @param[in/out] hled   : LED PWM handler
  * @param[in]     duty   : PWM duty cycle in percents (0. - 100.)
  * @retval None
  */
void LED_PWM_WriteDuty(LED_PWM_Handle_TypeDef* hled, float duty)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
 800138c:	ed87 0a00 	vstr	s0, [r7]
  hled->Output.Duty = (hled->ActiveState == LED_ON_HIGH) ? (duty) : (100.0f - duty);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	7b1b      	ldrb	r3, [r3, #12]
 8001394:	2b01      	cmp	r3, #1
 8001396:	d006      	beq.n	80013a6 <LED_PWM_WriteDuty+0x22>
 8001398:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80013cc <LED_PWM_WriteDuty+0x48>
 800139c:	edd7 7a00 	vldr	s15, [r7]
 80013a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013a4:	e001      	b.n	80013aa <LED_PWM_WriteDuty+0x26>
 80013a6:	edd7 7a00 	vldr	s15, [r7]
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	edc3 7a02 	vstr	s15, [r3, #8]
  PWM_WriteDuty(&(hled->Output), hled->Output.Duty);
 80013b0:	687a      	ldr	r2, [r7, #4]
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	edd3 7a02 	vldr	s15, [r3, #8]
 80013b8:	eeb0 0a67 	vmov.f32	s0, s15
 80013bc:	4610      	mov	r0, r2
 80013be:	f000 f81f 	bl	8001400 <PWM_WriteDuty>
}
 80013c2:	bf00      	nop
 80013c4:	3708      	adds	r7, #8
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	42c80000 	.word	0x42c80000

080013d0 <PWM_Init>:
  * @brief Initialize PWM output
  * @param[in/out] hpwm   : PWM output handler
  * @retval None
  */
void PWM_Init(PWM_Handle_TypeDef* hpwm)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  PWM_WriteDuty(hpwm, hpwm->Duty);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	edd3 7a02 	vldr	s15, [r3, #8]
 80013de:	eeb0 0a67 	vmov.f32	s0, s15
 80013e2:	6878      	ldr	r0, [r7, #4]
 80013e4:	f000 f80c 	bl	8001400 <PWM_WriteDuty>
  HAL_TIM_PWM_Start(hpwm->Timer, hpwm->Channel);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681a      	ldr	r2, [r3, #0]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	4619      	mov	r1, r3
 80013f2:	4610      	mov	r0, r2
 80013f4:	f005 f86c 	bl	80064d0 <HAL_TIM_PWM_Start>
}
 80013f8:	bf00      	nop
 80013fa:	3708      	adds	r7, #8
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}

08001400 <PWM_WriteDuty>:
  * @param[in/out] hpwm   : PWM output handler
  * @param[in]     duty   : PWM duty cycle in percents (0. - 100.)
  * @retval None
  */
void PWM_WriteDuty(PWM_Handle_TypeDef* hpwm, float duty)
{
 8001400:	b480      	push	{r7}
 8001402:	b085      	sub	sp, #20
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
 8001408:	ed87 0a00 	vstr	s0, [r7]
  // Saturate duty cycle value
  if(duty < 0.0f)
 800140c:	edd7 7a00 	vldr	s15, [r7]
 8001410:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001414:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001418:	d503      	bpl.n	8001422 <PWM_WriteDuty+0x22>
    duty = 0.0;
 800141a:	f04f 0300 	mov.w	r3, #0
 800141e:	603b      	str	r3, [r7, #0]
 8001420:	e00a      	b.n	8001438 <PWM_WriteDuty+0x38>
  else if(duty > 100.0f)
 8001422:	edd7 7a00 	vldr	s15, [r7]
 8001426:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 80014e4 <PWM_WriteDuty+0xe4>
 800142a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800142e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001432:	dd01      	ble.n	8001438 <PWM_WriteDuty+0x38>
    duty = 100.0f;
 8001434:	4b2c      	ldr	r3, [pc, #176]	@ (80014e8 <PWM_WriteDuty+0xe8>)
 8001436:	603b      	str	r3, [r7, #0]
  // Write duty to handle field
  hpwm->Duty = duty;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	683a      	ldr	r2, [r7, #0]
 800143c:	609a      	str	r2, [r3, #8]
  // Compute Capture/Compare Register value
  int COMPARE = (duty * (__HAL_TIM_GET_AUTORELOAD(hpwm->Timer)+1)) / 100;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001446:	3301      	adds	r3, #1
 8001448:	ee07 3a90 	vmov	s15, r3
 800144c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001450:	edd7 7a00 	vldr	s15, [r7]
 8001454:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001458:	eddf 6a22 	vldr	s13, [pc, #136]	@ 80014e4 <PWM_WriteDuty+0xe4>
 800145c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001460:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001464:	ee17 3a90 	vmov	r3, s15
 8001468:	60fb      	str	r3, [r7, #12]
  // Write value to register
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	685b      	ldr	r3, [r3, #4]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d105      	bne.n	800147e <PWM_WriteDuty+0x7e>
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	68fa      	ldr	r2, [r7, #12]
 800147a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800147c:	e02c      	b.n	80014d8 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	2b04      	cmp	r3, #4
 8001484:	d105      	bne.n	8001492 <PWM_WriteDuty+0x92>
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	681a      	ldr	r2, [r3, #0]
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001490:	e022      	b.n	80014d8 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	2b08      	cmp	r3, #8
 8001498:	d105      	bne.n	80014a6 <PWM_WriteDuty+0xa6>
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80014a4:	e018      	b.n	80014d8 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	2b0c      	cmp	r3, #12
 80014ac:	d105      	bne.n	80014ba <PWM_WriteDuty+0xba>
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	681a      	ldr	r2, [r3, #0]
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80014b8:	e00e      	b.n	80014d8 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	2b10      	cmp	r3, #16
 80014c0:	d105      	bne.n	80014ce <PWM_WriteDuty+0xce>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	681a      	ldr	r2, [r3, #0]
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	6593      	str	r3, [r2, #88]	@ 0x58
}
 80014cc:	e004      	b.n	80014d8 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	681a      	ldr	r2, [r3, #0]
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	65d3      	str	r3, [r2, #92]	@ 0x5c
}
 80014d8:	bf00      	nop
 80014da:	3714      	adds	r7, #20
 80014dc:	46bd      	mov	sp, r7
 80014de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e2:	4770      	bx	lr
 80014e4:	42c80000 	.word	0x42c80000
 80014e8:	42c80000 	.word	0x42c80000

080014ec <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b084      	sub	sp, #16
 80014f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80014f2:	463b      	mov	r3, r7
 80014f4:	2200      	movs	r2, #0
 80014f6:	601a      	str	r2, [r3, #0]
 80014f8:	605a      	str	r2, [r3, #4]
 80014fa:	609a      	str	r2, [r3, #8]
 80014fc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80014fe:	4b21      	ldr	r3, [pc, #132]	@ (8001584 <MX_ADC1_Init+0x98>)
 8001500:	4a21      	ldr	r2, [pc, #132]	@ (8001588 <MX_ADC1_Init+0x9c>)
 8001502:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001504:	4b1f      	ldr	r3, [pc, #124]	@ (8001584 <MX_ADC1_Init+0x98>)
 8001506:	2200      	movs	r2, #0
 8001508:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800150a:	4b1e      	ldr	r3, [pc, #120]	@ (8001584 <MX_ADC1_Init+0x98>)
 800150c:	2200      	movs	r2, #0
 800150e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001510:	4b1c      	ldr	r3, [pc, #112]	@ (8001584 <MX_ADC1_Init+0x98>)
 8001512:	2200      	movs	r2, #0
 8001514:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001516:	4b1b      	ldr	r3, [pc, #108]	@ (8001584 <MX_ADC1_Init+0x98>)
 8001518:	2200      	movs	r2, #0
 800151a:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800151c:	4b19      	ldr	r3, [pc, #100]	@ (8001584 <MX_ADC1_Init+0x98>)
 800151e:	2200      	movs	r2, #0
 8001520:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001524:	4b17      	ldr	r3, [pc, #92]	@ (8001584 <MX_ADC1_Init+0x98>)
 8001526:	2200      	movs	r2, #0
 8001528:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800152a:	4b16      	ldr	r3, [pc, #88]	@ (8001584 <MX_ADC1_Init+0x98>)
 800152c:	4a17      	ldr	r2, [pc, #92]	@ (800158c <MX_ADC1_Init+0xa0>)
 800152e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001530:	4b14      	ldr	r3, [pc, #80]	@ (8001584 <MX_ADC1_Init+0x98>)
 8001532:	2200      	movs	r2, #0
 8001534:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001536:	4b13      	ldr	r3, [pc, #76]	@ (8001584 <MX_ADC1_Init+0x98>)
 8001538:	2201      	movs	r2, #1
 800153a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800153c:	4b11      	ldr	r3, [pc, #68]	@ (8001584 <MX_ADC1_Init+0x98>)
 800153e:	2200      	movs	r2, #0
 8001540:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001544:	4b0f      	ldr	r3, [pc, #60]	@ (8001584 <MX_ADC1_Init+0x98>)
 8001546:	2201      	movs	r2, #1
 8001548:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800154a:	480e      	ldr	r0, [pc, #56]	@ (8001584 <MX_ADC1_Init+0x98>)
 800154c:	f001 fb3c 	bl	8002bc8 <HAL_ADC_Init>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001556:	f000 ff51 	bl	80023fc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800155a:	2304      	movs	r3, #4
 800155c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800155e:	2301      	movs	r3, #1
 8001560:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001562:	2300      	movs	r3, #0
 8001564:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001566:	463b      	mov	r3, r7
 8001568:	4619      	mov	r1, r3
 800156a:	4806      	ldr	r0, [pc, #24]	@ (8001584 <MX_ADC1_Init+0x98>)
 800156c:	f001 fe04 	bl	8003178 <HAL_ADC_ConfigChannel>
 8001570:	4603      	mov	r3, r0
 8001572:	2b00      	cmp	r3, #0
 8001574:	d001      	beq.n	800157a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001576:	f000 ff41 	bl	80023fc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800157a:	bf00      	nop
 800157c:	3710      	adds	r7, #16
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	20000120 	.word	0x20000120
 8001588:	40012000 	.word	0x40012000
 800158c:	0f000001 	.word	0x0f000001

08001590 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b08a      	sub	sp, #40	@ 0x28
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001598:	f107 0314 	add.w	r3, r7, #20
 800159c:	2200      	movs	r2, #0
 800159e:	601a      	str	r2, [r3, #0]
 80015a0:	605a      	str	r2, [r3, #4]
 80015a2:	609a      	str	r2, [r3, #8]
 80015a4:	60da      	str	r2, [r3, #12]
 80015a6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a31      	ldr	r2, [pc, #196]	@ (8001674 <HAL_ADC_MspInit+0xe4>)
 80015ae:	4293      	cmp	r3, r2
 80015b0:	d15b      	bne.n	800166a <HAL_ADC_MspInit+0xda>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80015b2:	4b31      	ldr	r3, [pc, #196]	@ (8001678 <HAL_ADC_MspInit+0xe8>)
 80015b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015b6:	4a30      	ldr	r2, [pc, #192]	@ (8001678 <HAL_ADC_MspInit+0xe8>)
 80015b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80015be:	4b2e      	ldr	r3, [pc, #184]	@ (8001678 <HAL_ADC_MspInit+0xe8>)
 80015c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015c6:	613b      	str	r3, [r7, #16]
 80015c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ca:	4b2b      	ldr	r3, [pc, #172]	@ (8001678 <HAL_ADC_MspInit+0xe8>)
 80015cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ce:	4a2a      	ldr	r2, [pc, #168]	@ (8001678 <HAL_ADC_MspInit+0xe8>)
 80015d0:	f043 0301 	orr.w	r3, r3, #1
 80015d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80015d6:	4b28      	ldr	r3, [pc, #160]	@ (8001678 <HAL_ADC_MspInit+0xe8>)
 80015d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015da:	f003 0301 	and.w	r3, r3, #1
 80015de:	60fb      	str	r3, [r7, #12]
 80015e0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = ADC_IN1_Pin|POT_1_Pin;
 80015e2:	2312      	movs	r3, #18
 80015e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015e6:	2303      	movs	r3, #3
 80015e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ea:	2300      	movs	r3, #0
 80015ec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ee:	f107 0314 	add.w	r3, r7, #20
 80015f2:	4619      	mov	r1, r3
 80015f4:	4821      	ldr	r0, [pc, #132]	@ (800167c <HAL_ADC_MspInit+0xec>)
 80015f6:	f002 fca7 	bl	8003f48 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80015fa:	4b21      	ldr	r3, [pc, #132]	@ (8001680 <HAL_ADC_MspInit+0xf0>)
 80015fc:	4a21      	ldr	r2, [pc, #132]	@ (8001684 <HAL_ADC_MspInit+0xf4>)
 80015fe:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001600:	4b1f      	ldr	r3, [pc, #124]	@ (8001680 <HAL_ADC_MspInit+0xf0>)
 8001602:	2200      	movs	r2, #0
 8001604:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001606:	4b1e      	ldr	r3, [pc, #120]	@ (8001680 <HAL_ADC_MspInit+0xf0>)
 8001608:	2200      	movs	r2, #0
 800160a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800160c:	4b1c      	ldr	r3, [pc, #112]	@ (8001680 <HAL_ADC_MspInit+0xf0>)
 800160e:	2200      	movs	r2, #0
 8001610:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001612:	4b1b      	ldr	r3, [pc, #108]	@ (8001680 <HAL_ADC_MspInit+0xf0>)
 8001614:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001618:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800161a:	4b19      	ldr	r3, [pc, #100]	@ (8001680 <HAL_ADC_MspInit+0xf0>)
 800161c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001620:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001622:	4b17      	ldr	r3, [pc, #92]	@ (8001680 <HAL_ADC_MspInit+0xf0>)
 8001624:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001628:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800162a:	4b15      	ldr	r3, [pc, #84]	@ (8001680 <HAL_ADC_MspInit+0xf0>)
 800162c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001630:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001632:	4b13      	ldr	r3, [pc, #76]	@ (8001680 <HAL_ADC_MspInit+0xf0>)
 8001634:	2200      	movs	r2, #0
 8001636:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001638:	4b11      	ldr	r3, [pc, #68]	@ (8001680 <HAL_ADC_MspInit+0xf0>)
 800163a:	2200      	movs	r2, #0
 800163c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800163e:	4810      	ldr	r0, [pc, #64]	@ (8001680 <HAL_ADC_MspInit+0xf0>)
 8001640:	f002 f906 	bl	8003850 <HAL_DMA_Init>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d001      	beq.n	800164e <HAL_ADC_MspInit+0xbe>
    {
      Error_Handler();
 800164a:	f000 fed7 	bl	80023fc <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	4a0b      	ldr	r2, [pc, #44]	@ (8001680 <HAL_ADC_MspInit+0xf0>)
 8001652:	639a      	str	r2, [r3, #56]	@ 0x38
 8001654:	4a0a      	ldr	r2, [pc, #40]	@ (8001680 <HAL_ADC_MspInit+0xf0>)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800165a:	2200      	movs	r2, #0
 800165c:	2100      	movs	r1, #0
 800165e:	2012      	movs	r0, #18
 8001660:	f002 f8bf 	bl	80037e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001664:	2012      	movs	r0, #18
 8001666:	f002 f8d8 	bl	800381a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800166a:	bf00      	nop
 800166c:	3728      	adds	r7, #40	@ 0x28
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	40012000 	.word	0x40012000
 8001678:	40023800 	.word	0x40023800
 800167c:	40020000 	.word	0x40020000
 8001680:	20000168 	.word	0x20000168
 8001684:	40026410 	.word	0x40026410

08001688 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800168e:	4b16      	ldr	r3, [pc, #88]	@ (80016e8 <MX_DMA_Init+0x60>)
 8001690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001692:	4a15      	ldr	r2, [pc, #84]	@ (80016e8 <MX_DMA_Init+0x60>)
 8001694:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001698:	6313      	str	r3, [r2, #48]	@ 0x30
 800169a:	4b13      	ldr	r3, [pc, #76]	@ (80016e8 <MX_DMA_Init+0x60>)
 800169c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800169e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80016a2:	607b      	str	r3, [r7, #4]
 80016a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80016a6:	4b10      	ldr	r3, [pc, #64]	@ (80016e8 <MX_DMA_Init+0x60>)
 80016a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016aa:	4a0f      	ldr	r2, [pc, #60]	@ (80016e8 <MX_DMA_Init+0x60>)
 80016ac:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80016b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80016b2:	4b0d      	ldr	r3, [pc, #52]	@ (80016e8 <MX_DMA_Init+0x60>)
 80016b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80016ba:	603b      	str	r3, [r7, #0]
 80016bc:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80016be:	2200      	movs	r2, #0
 80016c0:	2100      	movs	r1, #0
 80016c2:	200c      	movs	r0, #12
 80016c4:	f002 f88d 	bl	80037e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80016c8:	200c      	movs	r0, #12
 80016ca:	f002 f8a6 	bl	800381a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80016ce:	2200      	movs	r2, #0
 80016d0:	2100      	movs	r1, #0
 80016d2:	2038      	movs	r0, #56	@ 0x38
 80016d4:	f002 f885 	bl	80037e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80016d8:	2038      	movs	r0, #56	@ 0x38
 80016da:	f002 f89e 	bl	800381a <HAL_NVIC_EnableIRQ>

}
 80016de:	bf00      	nop
 80016e0:	3708      	adds	r7, #8
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	40023800 	.word	0x40023800

080016ec <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b08e      	sub	sp, #56	@ 0x38
 80016f0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016f6:	2200      	movs	r2, #0
 80016f8:	601a      	str	r2, [r3, #0]
 80016fa:	605a      	str	r2, [r3, #4]
 80016fc:	609a      	str	r2, [r3, #8]
 80016fe:	60da      	str	r2, [r3, #12]
 8001700:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001702:	4bb5      	ldr	r3, [pc, #724]	@ (80019d8 <MX_GPIO_Init+0x2ec>)
 8001704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001706:	4ab4      	ldr	r2, [pc, #720]	@ (80019d8 <MX_GPIO_Init+0x2ec>)
 8001708:	f043 0304 	orr.w	r3, r3, #4
 800170c:	6313      	str	r3, [r2, #48]	@ 0x30
 800170e:	4bb2      	ldr	r3, [pc, #712]	@ (80019d8 <MX_GPIO_Init+0x2ec>)
 8001710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001712:	f003 0304 	and.w	r3, r3, #4
 8001716:	623b      	str	r3, [r7, #32]
 8001718:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800171a:	4baf      	ldr	r3, [pc, #700]	@ (80019d8 <MX_GPIO_Init+0x2ec>)
 800171c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800171e:	4aae      	ldr	r2, [pc, #696]	@ (80019d8 <MX_GPIO_Init+0x2ec>)
 8001720:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001724:	6313      	str	r3, [r2, #48]	@ 0x30
 8001726:	4bac      	ldr	r3, [pc, #688]	@ (80019d8 <MX_GPIO_Init+0x2ec>)
 8001728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800172a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800172e:	61fb      	str	r3, [r7, #28]
 8001730:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001732:	4ba9      	ldr	r3, [pc, #676]	@ (80019d8 <MX_GPIO_Init+0x2ec>)
 8001734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001736:	4aa8      	ldr	r2, [pc, #672]	@ (80019d8 <MX_GPIO_Init+0x2ec>)
 8001738:	f043 0301 	orr.w	r3, r3, #1
 800173c:	6313      	str	r3, [r2, #48]	@ 0x30
 800173e:	4ba6      	ldr	r3, [pc, #664]	@ (80019d8 <MX_GPIO_Init+0x2ec>)
 8001740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001742:	f003 0301 	and.w	r3, r3, #1
 8001746:	61bb      	str	r3, [r7, #24]
 8001748:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800174a:	4ba3      	ldr	r3, [pc, #652]	@ (80019d8 <MX_GPIO_Init+0x2ec>)
 800174c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800174e:	4aa2      	ldr	r2, [pc, #648]	@ (80019d8 <MX_GPIO_Init+0x2ec>)
 8001750:	f043 0302 	orr.w	r3, r3, #2
 8001754:	6313      	str	r3, [r2, #48]	@ 0x30
 8001756:	4ba0      	ldr	r3, [pc, #640]	@ (80019d8 <MX_GPIO_Init+0x2ec>)
 8001758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800175a:	f003 0302 	and.w	r3, r3, #2
 800175e:	617b      	str	r3, [r7, #20]
 8001760:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001762:	4b9d      	ldr	r3, [pc, #628]	@ (80019d8 <MX_GPIO_Init+0x2ec>)
 8001764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001766:	4a9c      	ldr	r2, [pc, #624]	@ (80019d8 <MX_GPIO_Init+0x2ec>)
 8001768:	f043 0320 	orr.w	r3, r3, #32
 800176c:	6313      	str	r3, [r2, #48]	@ 0x30
 800176e:	4b9a      	ldr	r3, [pc, #616]	@ (80019d8 <MX_GPIO_Init+0x2ec>)
 8001770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001772:	f003 0320 	and.w	r3, r3, #32
 8001776:	613b      	str	r3, [r7, #16]
 8001778:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800177a:	4b97      	ldr	r3, [pc, #604]	@ (80019d8 <MX_GPIO_Init+0x2ec>)
 800177c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800177e:	4a96      	ldr	r2, [pc, #600]	@ (80019d8 <MX_GPIO_Init+0x2ec>)
 8001780:	f043 0310 	orr.w	r3, r3, #16
 8001784:	6313      	str	r3, [r2, #48]	@ 0x30
 8001786:	4b94      	ldr	r3, [pc, #592]	@ (80019d8 <MX_GPIO_Init+0x2ec>)
 8001788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800178a:	f003 0310 	and.w	r3, r3, #16
 800178e:	60fb      	str	r3, [r7, #12]
 8001790:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001792:	4b91      	ldr	r3, [pc, #580]	@ (80019d8 <MX_GPIO_Init+0x2ec>)
 8001794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001796:	4a90      	ldr	r2, [pc, #576]	@ (80019d8 <MX_GPIO_Init+0x2ec>)
 8001798:	f043 0308 	orr.w	r3, r3, #8
 800179c:	6313      	str	r3, [r2, #48]	@ 0x30
 800179e:	4b8e      	ldr	r3, [pc, #568]	@ (80019d8 <MX_GPIO_Init+0x2ec>)
 80017a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017a2:	f003 0308 	and.w	r3, r3, #8
 80017a6:	60bb      	str	r3, [r7, #8]
 80017a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80017aa:	4b8b      	ldr	r3, [pc, #556]	@ (80019d8 <MX_GPIO_Init+0x2ec>)
 80017ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ae:	4a8a      	ldr	r2, [pc, #552]	@ (80019d8 <MX_GPIO_Init+0x2ec>)
 80017b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80017b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80017b6:	4b88      	ldr	r3, [pc, #544]	@ (80019d8 <MX_GPIO_Init+0x2ec>)
 80017b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80017be:	607b      	str	r3, [r7, #4]
 80017c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LCD_D4_Pin|LD3_Pin|LCD_E_Pin
 80017c2:	2200      	movs	r2, #0
 80017c4:	f24d 0181 	movw	r1, #53377	@ 0xd081
 80017c8:	4884      	ldr	r0, [pc, #528]	@ (80019dc <MX_GPIO_Init+0x2f0>)
 80017ca:	f002 fd81 	bl	80042d0 <HAL_GPIO_WritePin>
                          |LD2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LCD_D7_Pin|DISP_2_Pin|DISP_4_Pin, GPIO_PIN_RESET);
 80017ce:	2200      	movs	r2, #0
 80017d0:	f44f 4150 	mov.w	r1, #53248	@ 0xd000
 80017d4:	4882      	ldr	r0, [pc, #520]	@ (80019e0 <MX_GPIO_Init+0x2f4>)
 80017d6:	f002 fd7b 	bl	80042d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DISP_E_Pin|DISP_F_Pin|DISP_D_Pin|DISP_1_Pin
 80017da:	2200      	movs	r2, #0
 80017dc:	f64f 5180 	movw	r1, #64896	@ 0xfd80
 80017e0:	4880      	ldr	r0, [pc, #512]	@ (80019e4 <MX_GPIO_Init+0x2f8>)
 80017e2:	f002 fd75 	bl	80042d0 <HAL_GPIO_WritePin>
                          |DISP_C_Pin|DISP_3_Pin|DISP_B_Pin|DISP_A_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, DISP_CLK_Pin|DISP_DIO_Pin|LCD_D6_Pin, GPIO_PIN_RESET);
 80017e6:	2200      	movs	r2, #0
 80017e8:	f44f 4118 	mov.w	r1, #38912	@ 0x9800
 80017ec:	487e      	ldr	r0, [pc, #504]	@ (80019e8 <MX_GPIO_Init+0x2fc>)
 80017ee:	f002 fd6f 	bl	80042d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, USB_PowerSwitchOn_Pin|DISP_G_Pin|DISP_H_Pin, GPIO_PIN_RESET);
 80017f2:	2200      	movs	r2, #0
 80017f4:	f244 2140 	movw	r1, #16960	@ 0x4240
 80017f8:	487c      	ldr	r0, [pc, #496]	@ (80019ec <MX_GPIO_Init+0x300>)
 80017fa:	f002 fd69 	bl	80042d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, GPIO_PIN_RESET);
 80017fe:	2200      	movs	r2, #0
 8001800:	2140      	movs	r1, #64	@ 0x40
 8001802:	487b      	ldr	r0, [pc, #492]	@ (80019f0 <MX_GPIO_Init+0x304>)
 8001804:	f002 fd64 	bl	80042d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_D5_GPIO_Port, LCD_D5_Pin, GPIO_PIN_RESET);
 8001808:	2200      	movs	r2, #0
 800180a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800180e:	4879      	ldr	r0, [pc, #484]	@ (80019f4 <MX_GPIO_Init+0x308>)
 8001810:	f002 fd5e 	bl	80042d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001814:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001818:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800181a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800181e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001820:	2300      	movs	r3, #0
 8001822:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001824:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001828:	4619      	mov	r1, r3
 800182a:	4871      	ldr	r0, [pc, #452]	@ (80019f0 <MX_GPIO_Init+0x304>)
 800182c:	f002 fb8c 	bl	8003f48 <HAL_GPIO_Init>

  /*Configure GPIO pin : EXT1_Btn_Pin */
  GPIO_InitStruct.Pin = EXT1_Btn_Pin;
 8001830:	2301      	movs	r3, #1
 8001832:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001834:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001838:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800183a:	2301      	movs	r3, #1
 800183c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(EXT1_Btn_GPIO_Port, &GPIO_InitStruct);
 800183e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001842:	4619      	mov	r1, r3
 8001844:	486a      	ldr	r0, [pc, #424]	@ (80019f0 <MX_GPIO_Init+0x304>)
 8001846:	f002 fb7f 	bl	8003f48 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800184a:	2332      	movs	r3, #50	@ 0x32
 800184c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800184e:	2302      	movs	r3, #2
 8001850:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001852:	2300      	movs	r3, #0
 8001854:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001856:	2303      	movs	r3, #3
 8001858:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800185a:	230b      	movs	r3, #11
 800185c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800185e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001862:	4619      	mov	r1, r3
 8001864:	4862      	ldr	r0, [pc, #392]	@ (80019f0 <MX_GPIO_Init+0x304>)
 8001866:	f002 fb6f 	bl	8003f48 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_CRS_DV_Pin;
 800186a:	2380      	movs	r3, #128	@ 0x80
 800186c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800186e:	2302      	movs	r3, #2
 8001870:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001872:	2300      	movs	r3, #0
 8001874:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001876:	2303      	movs	r3, #3
 8001878:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800187a:	230b      	movs	r3, #11
 800187c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_CRS_DV_GPIO_Port, &GPIO_InitStruct);
 800187e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001882:	4619      	mov	r1, r3
 8001884:	485b      	ldr	r0, [pc, #364]	@ (80019f4 <MX_GPIO_Init+0x308>)
 8001886:	f002 fb5f 	bl	8003f48 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LCD_D4_Pin LD3_Pin LCD_E_Pin
                           LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LCD_D4_Pin|LD3_Pin|LCD_E_Pin
 800188a:	f24d 0381 	movw	r3, #53377	@ 0xd081
 800188e:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001890:	2301      	movs	r3, #1
 8001892:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001894:	2300      	movs	r3, #0
 8001896:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001898:	2300      	movs	r3, #0
 800189a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800189c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018a0:	4619      	mov	r1, r3
 80018a2:	484e      	ldr	r0, [pc, #312]	@ (80019dc <MX_GPIO_Init+0x2f0>)
 80018a4:	f002 fb50 	bl	8003f48 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_D7_Pin DISP_2_Pin DISP_4_Pin */
  GPIO_InitStruct.Pin = LCD_D7_Pin|DISP_2_Pin|DISP_4_Pin;
 80018a8:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 80018ac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018ae:	2301      	movs	r3, #1
 80018b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b2:	2300      	movs	r3, #0
 80018b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018b6:	2300      	movs	r3, #0
 80018b8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80018ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018be:	4619      	mov	r1, r3
 80018c0:	4847      	ldr	r0, [pc, #284]	@ (80019e0 <MX_GPIO_Init+0x2f4>)
 80018c2:	f002 fb41 	bl	8003f48 <HAL_GPIO_Init>

  /*Configure GPIO pins : DISP_E_Pin DISP_F_Pin DISP_D_Pin DISP_C_Pin */
  GPIO_InitStruct.Pin = DISP_E_Pin|DISP_F_Pin|DISP_D_Pin|DISP_C_Pin;
 80018c6:	f44f 53ac 	mov.w	r3, #5504	@ 0x1580
 80018ca:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80018cc:	2311      	movs	r3, #17
 80018ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018d0:	2301      	movs	r3, #1
 80018d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018d4:	2300      	movs	r3, #0
 80018d6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80018d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018dc:	4619      	mov	r1, r3
 80018de:	4841      	ldr	r0, [pc, #260]	@ (80019e4 <MX_GPIO_Init+0x2f8>)
 80018e0:	f002 fb32 	bl	8003f48 <HAL_GPIO_Init>

  /*Configure GPIO pins : DISP_1_Pin DISP_3_Pin DISP_A_Pin */
  GPIO_InitStruct.Pin = DISP_1_Pin|DISP_3_Pin|DISP_A_Pin;
 80018e4:	f44f 4328 	mov.w	r3, #43008	@ 0xa800
 80018e8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018ea:	2301      	movs	r3, #1
 80018ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ee:	2300      	movs	r3, #0
 80018f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018f2:	2300      	movs	r3, #0
 80018f4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80018f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018fa:	4619      	mov	r1, r3
 80018fc:	4839      	ldr	r0, [pc, #228]	@ (80019e4 <MX_GPIO_Init+0x2f8>)
 80018fe:	f002 fb23 	bl	8003f48 <HAL_GPIO_Init>

  /*Configure GPIO pin : DISP_B_Pin */
  GPIO_InitStruct.Pin = DISP_B_Pin;
 8001902:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001906:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001908:	2301      	movs	r3, #1
 800190a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800190c:	2301      	movs	r3, #1
 800190e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001910:	2300      	movs	r3, #0
 8001912:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(DISP_B_GPIO_Port, &GPIO_InitStruct);
 8001914:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001918:	4619      	mov	r1, r3
 800191a:	4832      	ldr	r0, [pc, #200]	@ (80019e4 <MX_GPIO_Init+0x2f8>)
 800191c:	f002 fb14 	bl	8003f48 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001920:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001924:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001926:	2302      	movs	r3, #2
 8001928:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192a:	2300      	movs	r3, #0
 800192c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800192e:	2303      	movs	r3, #3
 8001930:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001932:	230b      	movs	r3, #11
 8001934:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001936:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800193a:	4619      	mov	r1, r3
 800193c:	4827      	ldr	r0, [pc, #156]	@ (80019dc <MX_GPIO_Init+0x2f0>)
 800193e:	f002 fb03 	bl	8003f48 <HAL_GPIO_Init>

  /*Configure GPIO pin : DISP_CLK_Pin */
  GPIO_InitStruct.Pin = DISP_CLK_Pin;
 8001942:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001946:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001948:	2311      	movs	r3, #17
 800194a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800194c:	2301      	movs	r3, #1
 800194e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001950:	2303      	movs	r3, #3
 8001952:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(DISP_CLK_GPIO_Port, &GPIO_InitStruct);
 8001954:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001958:	4619      	mov	r1, r3
 800195a:	4823      	ldr	r0, [pc, #140]	@ (80019e8 <MX_GPIO_Init+0x2fc>)
 800195c:	f002 faf4 	bl	8003f48 <HAL_GPIO_Init>

  /*Configure GPIO pin : DISP_DIO_Pin */
  GPIO_InitStruct.Pin = DISP_DIO_Pin;
 8001960:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001964:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001966:	2311      	movs	r3, #17
 8001968:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800196a:	2301      	movs	r3, #1
 800196c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800196e:	2300      	movs	r3, #0
 8001970:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(DISP_DIO_GPIO_Port, &GPIO_InitStruct);
 8001972:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001976:	4619      	mov	r1, r3
 8001978:	481b      	ldr	r0, [pc, #108]	@ (80019e8 <MX_GPIO_Init+0x2fc>)
 800197a:	f002 fae5 	bl	8003f48 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_D6_Pin */
  GPIO_InitStruct.Pin = LCD_D6_Pin;
 800197e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001982:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001984:	2301      	movs	r3, #1
 8001986:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001988:	2300      	movs	r3, #0
 800198a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800198c:	2300      	movs	r3, #0
 800198e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LCD_D6_GPIO_Port, &GPIO_InitStruct);
 8001990:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001994:	4619      	mov	r1, r3
 8001996:	4814      	ldr	r0, [pc, #80]	@ (80019e8 <MX_GPIO_Init+0x2fc>)
 8001998:	f002 fad6 	bl	8003f48 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800199c:	2340      	movs	r3, #64	@ 0x40
 800199e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019a0:	2301      	movs	r3, #1
 80019a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a4:	2300      	movs	r3, #0
 80019a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019a8:	2300      	movs	r3, #0
 80019aa:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80019ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019b0:	4619      	mov	r1, r3
 80019b2:	480e      	ldr	r0, [pc, #56]	@ (80019ec <MX_GPIO_Init+0x300>)
 80019b4:	f002 fac8 	bl	8003f48 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80019b8:	2380      	movs	r3, #128	@ 0x80
 80019ba:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019bc:	2300      	movs	r3, #0
 80019be:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c0:	2300      	movs	r3, #0
 80019c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80019c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019c8:	4619      	mov	r1, r3
 80019ca:	4808      	ldr	r0, [pc, #32]	@ (80019ec <MX_GPIO_Init+0x300>)
 80019cc:	f002 fabc 	bl	8003f48 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_RS_Pin */
  GPIO_InitStruct.Pin = LCD_RS_Pin;
 80019d0:	2340      	movs	r3, #64	@ 0x40
 80019d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80019d4:	e010      	b.n	80019f8 <MX_GPIO_Init+0x30c>
 80019d6:	bf00      	nop
 80019d8:	40023800 	.word	0x40023800
 80019dc:	40020400 	.word	0x40020400
 80019e0:	40021400 	.word	0x40021400
 80019e4:	40021000 	.word	0x40021000
 80019e8:	40020c00 	.word	0x40020c00
 80019ec:	40021800 	.word	0x40021800
 80019f0:	40020800 	.word	0x40020800
 80019f4:	40020000 	.word	0x40020000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019f8:	2301      	movs	r3, #1
 80019fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fc:	2300      	movs	r3, #0
 80019fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a00:	2300      	movs	r3, #0
 8001a02:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LCD_RS_GPIO_Port, &GPIO_InitStruct);
 8001a04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a08:	4619      	mov	r1, r3
 8001a0a:	4830      	ldr	r0, [pc, #192]	@ (8001acc <MX_GPIO_Init+0x3e0>)
 8001a0c:	f002 fa9c 	bl	8003f48 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001a10:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001a14:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a16:	2302      	movs	r3, #2
 8001a18:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a1e:	2303      	movs	r3, #3
 8001a20:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001a22:	230a      	movs	r3, #10
 8001a24:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a26:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	4828      	ldr	r0, [pc, #160]	@ (8001ad0 <MX_GPIO_Init+0x3e4>)
 8001a2e:	f002 fa8b 	bl	8003f48 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001a32:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001a36:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001a40:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a44:	4619      	mov	r1, r3
 8001a46:	4822      	ldr	r0, [pc, #136]	@ (8001ad0 <MX_GPIO_Init+0x3e4>)
 8001a48:	f002 fa7e 	bl	8003f48 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_D5_Pin */
  GPIO_InitStruct.Pin = LCD_D5_Pin;
 8001a4c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001a50:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a52:	2301      	movs	r3, #1
 8001a54:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a56:	2300      	movs	r3, #0
 8001a58:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LCD_D5_GPIO_Port, &GPIO_InitStruct);
 8001a5e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a62:	4619      	mov	r1, r3
 8001a64:	481a      	ldr	r0, [pc, #104]	@ (8001ad0 <MX_GPIO_Init+0x3e4>)
 8001a66:	f002 fa6f 	bl	8003f48 <HAL_GPIO_Init>

  /*Configure GPIO pin : EXT2_Btn_Pin */
  GPIO_InitStruct.Pin = EXT2_Btn_Pin;
 8001a6a:	2320      	movs	r3, #32
 8001a6c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a6e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001a72:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001a74:	2302      	movs	r3, #2
 8001a76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(EXT2_Btn_GPIO_Port, &GPIO_InitStruct);
 8001a78:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	4815      	ldr	r0, [pc, #84]	@ (8001ad4 <MX_GPIO_Init+0x3e8>)
 8001a80:	f002 fa62 	bl	8003f48 <HAL_GPIO_Init>

  /*Configure GPIO pins : DISP_G_Pin DISP_H_Pin */
  GPIO_InitStruct.Pin = DISP_G_Pin|DISP_H_Pin;
 8001a84:	f44f 4384 	mov.w	r3, #16896	@ 0x4200
 8001a88:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001a8a:	2311      	movs	r3, #17
 8001a8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a92:	2300      	movs	r3, #0
 8001a94:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001a96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	480e      	ldr	r0, [pc, #56]	@ (8001ad8 <MX_GPIO_Init+0x3ec>)
 8001a9e:	f002 fa53 	bl	8003f48 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001aa2:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8001aa6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa8:	2302      	movs	r3, #2
 8001aaa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aac:	2300      	movs	r3, #0
 8001aae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ab0:	2303      	movs	r3, #3
 8001ab2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001ab4:	230b      	movs	r3, #11
 8001ab6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001ab8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001abc:	4619      	mov	r1, r3
 8001abe:	4806      	ldr	r0, [pc, #24]	@ (8001ad8 <MX_GPIO_Init+0x3ec>)
 8001ac0:	f002 fa42 	bl	8003f48 <HAL_GPIO_Init>

}
 8001ac4:	bf00      	nop
 8001ac6:	3738      	adds	r7, #56	@ 0x38
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	40020800 	.word	0x40020800
 8001ad0:	40020000 	.word	0x40020000
 8001ad4:	40020c00 	.word	0x40020c00
 8001ad8:	40021800 	.word	0x40021800

08001adc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001ae0:	4b1b      	ldr	r3, [pc, #108]	@ (8001b50 <MX_I2C1_Init+0x74>)
 8001ae2:	4a1c      	ldr	r2, [pc, #112]	@ (8001b54 <MX_I2C1_Init+0x78>)
 8001ae4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 8001ae6:	4b1a      	ldr	r3, [pc, #104]	@ (8001b50 <MX_I2C1_Init+0x74>)
 8001ae8:	4a1b      	ldr	r2, [pc, #108]	@ (8001b58 <MX_I2C1_Init+0x7c>)
 8001aea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001aec:	4b18      	ldr	r3, [pc, #96]	@ (8001b50 <MX_I2C1_Init+0x74>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001af2:	4b17      	ldr	r3, [pc, #92]	@ (8001b50 <MX_I2C1_Init+0x74>)
 8001af4:	2201      	movs	r2, #1
 8001af6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001af8:	4b15      	ldr	r3, [pc, #84]	@ (8001b50 <MX_I2C1_Init+0x74>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001afe:	4b14      	ldr	r3, [pc, #80]	@ (8001b50 <MX_I2C1_Init+0x74>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001b04:	4b12      	ldr	r3, [pc, #72]	@ (8001b50 <MX_I2C1_Init+0x74>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b0a:	4b11      	ldr	r3, [pc, #68]	@ (8001b50 <MX_I2C1_Init+0x74>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b10:	4b0f      	ldr	r3, [pc, #60]	@ (8001b50 <MX_I2C1_Init+0x74>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001b16:	480e      	ldr	r0, [pc, #56]	@ (8001b50 <MX_I2C1_Init+0x74>)
 8001b18:	f002 fc0e 	bl	8004338 <HAL_I2C_Init>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d001      	beq.n	8001b26 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001b22:	f000 fc6b 	bl	80023fc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001b26:	2100      	movs	r1, #0
 8001b28:	4809      	ldr	r0, [pc, #36]	@ (8001b50 <MX_I2C1_Init+0x74>)
 8001b2a:	f003 f955 	bl	8004dd8 <HAL_I2CEx_ConfigAnalogFilter>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d001      	beq.n	8001b38 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001b34:	f000 fc62 	bl	80023fc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001b38:	2100      	movs	r1, #0
 8001b3a:	4805      	ldr	r0, [pc, #20]	@ (8001b50 <MX_I2C1_Init+0x74>)
 8001b3c:	f003 f997 	bl	8004e6e <HAL_I2CEx_ConfigDigitalFilter>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001b46:	f000 fc59 	bl	80023fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001b4a:	bf00      	nop
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	200001c8 	.word	0x200001c8
 8001b54:	40005400 	.word	0x40005400
 8001b58:	20404768 	.word	0x20404768

08001b5c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b0aa      	sub	sp, #168	@ 0xa8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b64:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001b68:	2200      	movs	r2, #0
 8001b6a:	601a      	str	r2, [r3, #0]
 8001b6c:	605a      	str	r2, [r3, #4]
 8001b6e:	609a      	str	r2, [r3, #8]
 8001b70:	60da      	str	r2, [r3, #12]
 8001b72:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b74:	f107 0310 	add.w	r3, r7, #16
 8001b78:	2284      	movs	r2, #132	@ 0x84
 8001b7a:	2100      	movs	r1, #0
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f007 f8b3 	bl	8008ce8 <memset>
  if(i2cHandle->Instance==I2C1)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4a22      	ldr	r2, [pc, #136]	@ (8001c10 <HAL_I2C_MspInit+0xb4>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d13c      	bne.n	8001c06 <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001b8c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001b90:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001b92:	2300      	movs	r3, #0
 8001b94:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b96:	f107 0310 	add.w	r3, r7, #16
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f003 fede 	bl	800595c <HAL_RCCEx_PeriphCLKConfig>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d001      	beq.n	8001baa <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001ba6:	f000 fc29 	bl	80023fc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001baa:	4b1a      	ldr	r3, [pc, #104]	@ (8001c14 <HAL_I2C_MspInit+0xb8>)
 8001bac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bae:	4a19      	ldr	r2, [pc, #100]	@ (8001c14 <HAL_I2C_MspInit+0xb8>)
 8001bb0:	f043 0302 	orr.w	r3, r3, #2
 8001bb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bb6:	4b17      	ldr	r3, [pc, #92]	@ (8001c14 <HAL_I2C_MspInit+0xb8>)
 8001bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bba:	f003 0302 	and.w	r3, r3, #2
 8001bbe:	60fb      	str	r3, [r7, #12]
 8001bc0:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = BH1750_SCL_Pin|BH1750_SDA_Pin;
 8001bc2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001bc6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bca:	2312      	movs	r3, #18
 8001bcc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bd6:	2303      	movs	r3, #3
 8001bd8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001bdc:	2304      	movs	r3, #4
 8001bde:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001be2:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001be6:	4619      	mov	r1, r3
 8001be8:	480b      	ldr	r0, [pc, #44]	@ (8001c18 <HAL_I2C_MspInit+0xbc>)
 8001bea:	f002 f9ad 	bl	8003f48 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001bee:	4b09      	ldr	r3, [pc, #36]	@ (8001c14 <HAL_I2C_MspInit+0xb8>)
 8001bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bf2:	4a08      	ldr	r2, [pc, #32]	@ (8001c14 <HAL_I2C_MspInit+0xb8>)
 8001bf4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001bf8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bfa:	4b06      	ldr	r3, [pc, #24]	@ (8001c14 <HAL_I2C_MspInit+0xb8>)
 8001bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bfe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c02:	60bb      	str	r3, [r7, #8]
 8001c04:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001c06:	bf00      	nop
 8001c08:	37a8      	adds	r7, #168	@ 0xa8
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	40005400 	.word	0x40005400
 8001c14:	40023800 	.word	0x40023800
 8001c18:	40020400 	.word	0x40020400

08001c1c <displayDigitalOnSerialPort>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void displayDigitalOnSerialPort(void)
{
 8001c1c:	b590      	push	{r4, r7, lr}
 8001c1e:	b0a7      	sub	sp, #156	@ 0x9c
 8001c20:	af04      	add	r7, sp, #16
  uint8_t tx_buffer[128];
  int tx_msg_len = sprintf((char *)tx_buffer, "Reference_Lux = %u,        ILLuminance = %5u.%03u,        PWM = %u,        LED_Output = %u\r",
 8001c22:	4b1e      	ldr	r3, [pc, #120]	@ (8001c9c <displayDigitalOnSerialPort+0x80>)
 8001c24:	edd3 7a00 	vldr	s15, [r3]
 8001c28:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8001c2c:	4b1c      	ldr	r3, [pc, #112]	@ (8001ca0 <displayDigitalOnSerialPort+0x84>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a1c      	ldr	r2, [pc, #112]	@ (8001ca4 <displayDigitalOnSerialPort+0x88>)
 8001c32:	fba2 2303 	umull	r2, r3, r2, r3
 8001c36:	0999      	lsrs	r1, r3, #6
 8001c38:	4b19      	ldr	r3, [pc, #100]	@ (8001ca0 <displayDigitalOnSerialPort+0x84>)
 8001c3a:	681a      	ldr	r2, [r3, #0]
 8001c3c:	4b19      	ldr	r3, [pc, #100]	@ (8001ca4 <displayDigitalOnSerialPort+0x88>)
 8001c3e:	fba3 0302 	umull	r0, r3, r3, r2
 8001c42:	099b      	lsrs	r3, r3, #6
 8001c44:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001c48:	fb00 f303 	mul.w	r3, r0, r3
 8001c4c:	1ad3      	subs	r3, r2, r3
 8001c4e:	4a16      	ldr	r2, [pc, #88]	@ (8001ca8 <displayDigitalOnSerialPort+0x8c>)
 8001c50:	edd2 7a00 	vldr	s15, [r2]
 8001c54:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c58:	ee17 4a90 	vmov	r4, s15
 8001c5c:	4a13      	ldr	r2, [pc, #76]	@ (8001cac <displayDigitalOnSerialPort+0x90>)
 8001c5e:	edd2 7a00 	vldr	s15, [r2]
 8001c62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c66:	ee17 2a90 	vmov	r2, s15
 8001c6a:	1d38      	adds	r0, r7, #4
 8001c6c:	9202      	str	r2, [sp, #8]
 8001c6e:	9401      	str	r4, [sp, #4]
 8001c70:	9300      	str	r3, [sp, #0]
 8001c72:	460b      	mov	r3, r1
 8001c74:	ee17 2a10 	vmov	r2, s14
 8001c78:	490d      	ldr	r1, [pc, #52]	@ (8001cb0 <displayDigitalOnSerialPort+0x94>)
 8001c7a:	f007 f815 	bl	8008ca8 <siprintf>
 8001c7e:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
      (int)aim, Illuminance_lux_Int / 1000, Illuminance_lux_Int % 1000, (unsigned int)duty_cycle, (unsigned int)lux_out);
  HAL_UART_Transmit(&huart3, tx_buffer, tx_msg_len, 100);
 8001c82:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001c86:	b29a      	uxth	r2, r3
 8001c88:	1d39      	adds	r1, r7, #4
 8001c8a:	2364      	movs	r3, #100	@ 0x64
 8001c8c:	4809      	ldr	r0, [pc, #36]	@ (8001cb4 <displayDigitalOnSerialPort+0x98>)
 8001c8e:	f005 fceb 	bl	8007668 <HAL_UART_Transmit>
}
 8001c92:	bf00      	nop
 8001c94:	378c      	adds	r7, #140	@ 0x8c
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd90      	pop	{r4, r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	2000023c 	.word	0x2000023c
 8001ca0:	20000224 	.word	0x20000224
 8001ca4:	10624dd3 	.word	0x10624dd3
 8001ca8:	20000240 	.word	0x20000240
 8001cac:	20000230 	.word	0x20000230
 8001cb0:	08009608 	.word	0x08009608
 8001cb4:	20000348 	.word	0x20000348

08001cb8 <displayAnalogueOnSerialPort>:
void displayAnalogueOnSerialPort(void)
{
 8001cb8:	b590      	push	{r4, r7, lr}
 8001cba:	b0a7      	sub	sp, #156	@ 0x9c
 8001cbc:	af04      	add	r7, sp, #16
  uint8_t tx_buffer[128];
  int tx_msg_len = sprintf((char *)tx_buffer, "Pot_Value = %u,        ILLuminance = %5u.%03u,        PWM = %u,        LED_Output = %u\r",
 8001cbe:	4b1e      	ldr	r3, [pc, #120]	@ (8001d38 <displayAnalogueOnSerialPort+0x80>)
 8001cc0:	edd3 7a00 	vldr	s15, [r3]
 8001cc4:	eebc 7ae7 	vcvt.u32.f32	s14, s15
 8001cc8:	4b1c      	ldr	r3, [pc, #112]	@ (8001d3c <displayAnalogueOnSerialPort+0x84>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a1c      	ldr	r2, [pc, #112]	@ (8001d40 <displayAnalogueOnSerialPort+0x88>)
 8001cce:	fba2 2303 	umull	r2, r3, r2, r3
 8001cd2:	0999      	lsrs	r1, r3, #6
 8001cd4:	4b19      	ldr	r3, [pc, #100]	@ (8001d3c <displayAnalogueOnSerialPort+0x84>)
 8001cd6:	681a      	ldr	r2, [r3, #0]
 8001cd8:	4b19      	ldr	r3, [pc, #100]	@ (8001d40 <displayAnalogueOnSerialPort+0x88>)
 8001cda:	fba3 0302 	umull	r0, r3, r3, r2
 8001cde:	099b      	lsrs	r3, r3, #6
 8001ce0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001ce4:	fb00 f303 	mul.w	r3, r0, r3
 8001ce8:	1ad3      	subs	r3, r2, r3
 8001cea:	4a16      	ldr	r2, [pc, #88]	@ (8001d44 <displayAnalogueOnSerialPort+0x8c>)
 8001cec:	edd2 7a00 	vldr	s15, [r2]
 8001cf0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001cf4:	ee17 4a90 	vmov	r4, s15
 8001cf8:	4a13      	ldr	r2, [pc, #76]	@ (8001d48 <displayAnalogueOnSerialPort+0x90>)
 8001cfa:	edd2 7a00 	vldr	s15, [r2]
 8001cfe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d02:	ee17 2a90 	vmov	r2, s15
 8001d06:	1d38      	adds	r0, r7, #4
 8001d08:	9202      	str	r2, [sp, #8]
 8001d0a:	9401      	str	r4, [sp, #4]
 8001d0c:	9300      	str	r3, [sp, #0]
 8001d0e:	460b      	mov	r3, r1
 8001d10:	ee17 2a10 	vmov	r2, s14
 8001d14:	490d      	ldr	r1, [pc, #52]	@ (8001d4c <displayAnalogueOnSerialPort+0x94>)
 8001d16:	f006 ffc7 	bl	8008ca8 <siprintf>
 8001d1a:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
      (unsigned int)pot_out, Illuminance_lux_Int / 1000, Illuminance_lux_Int % 1000, (unsigned int)duty_cycle, (unsigned int)lux_out);
  HAL_UART_Transmit(&huart3, tx_buffer, tx_msg_len, 100);
 8001d1e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001d22:	b29a      	uxth	r2, r3
 8001d24:	1d39      	adds	r1, r7, #4
 8001d26:	2364      	movs	r3, #100	@ 0x64
 8001d28:	4809      	ldr	r0, [pc, #36]	@ (8001d50 <displayAnalogueOnSerialPort+0x98>)
 8001d2a:	f005 fc9d 	bl	8007668 <HAL_UART_Transmit>
}
 8001d2e:	bf00      	nop
 8001d30:	378c      	adds	r7, #140	@ 0x8c
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd90      	pop	{r4, r7, pc}
 8001d36:	bf00      	nop
 8001d38:	20000238 	.word	0x20000238
 8001d3c:	20000224 	.word	0x20000224
 8001d40:	10624dd3 	.word	0x10624dd3
 8001d44:	20000240 	.word	0x20000240
 8001d48:	20000230 	.word	0x20000230
 8001d4c:	08009664 	.word	0x08009664
 8001d50:	20000348 	.word	0x20000348

08001d54 <displayModeSelection>:
void displayModeSelection(void) {
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b0a2      	sub	sp, #136	@ 0x88
 8001d58:	af00      	add	r7, sp, #0
    uint8_t tx_buffer[128];
    int tx_msg_len = sprintf((char *)tx_buffer, "INPUT MODE CHANGED\r\n");
 8001d5a:	1d3b      	adds	r3, r7, #4
 8001d5c:	4908      	ldr	r1, [pc, #32]	@ (8001d80 <displayModeSelection+0x2c>)
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f006 ffa2 	bl	8008ca8 <siprintf>
 8001d64:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    HAL_UART_Transmit(&huart3, tx_buffer, tx_msg_len, 100);
 8001d68:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001d6c:	b29a      	uxth	r2, r3
 8001d6e:	1d39      	adds	r1, r7, #4
 8001d70:	2364      	movs	r3, #100	@ 0x64
 8001d72:	4804      	ldr	r0, [pc, #16]	@ (8001d84 <displayModeSelection+0x30>)
 8001d74:	f005 fc78 	bl	8007668 <HAL_UART_Transmit>
}
 8001d78:	bf00      	nop
 8001d7a:	3788      	adds	r7, #136	@ 0x88
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	080096bc 	.word	0x080096bc
 8001d84:	20000348 	.word	0x20000348

08001d88 <displayOnLCD>:
void displayOnLCD(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
  LCD_DIO_SetCursor(&hlcd1, 1, 0);
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	2101      	movs	r1, #1
 8001d90:	4816      	ldr	r0, [pc, #88]	@ (8001dec <displayOnLCD+0x64>)
 8001d92:	f7ff fa9d 	bl	80012d0 <LCD_DIO_SetCursor>
  LCD_DIO_printStr(&hlcd1, "Lux: ");
 8001d96:	4916      	ldr	r1, [pc, #88]	@ (8001df0 <displayOnLCD+0x68>)
 8001d98:	4814      	ldr	r0, [pc, #80]	@ (8001dec <displayOnLCD+0x64>)
 8001d9a:	f7ff fa79 	bl	8001290 <LCD_DIO_printStr>
  LCD_DIO_printDecInt(&hlcd1, Illuminance_lux_Int / 1000);
 8001d9e:	4b15      	ldr	r3, [pc, #84]	@ (8001df4 <displayOnLCD+0x6c>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4a15      	ldr	r2, [pc, #84]	@ (8001df8 <displayOnLCD+0x70>)
 8001da4:	fba2 2303 	umull	r2, r3, r2, r3
 8001da8:	099b      	lsrs	r3, r3, #6
 8001daa:	4619      	mov	r1, r3
 8001dac:	480f      	ldr	r0, [pc, #60]	@ (8001dec <displayOnLCD+0x64>)
 8001dae:	f7ff fa57 	bl	8001260 <LCD_DIO_printDecInt>
  LCD_DIO_printStr(&hlcd1, ".");
 8001db2:	4912      	ldr	r1, [pc, #72]	@ (8001dfc <displayOnLCD+0x74>)
 8001db4:	480d      	ldr	r0, [pc, #52]	@ (8001dec <displayOnLCD+0x64>)
 8001db6:	f7ff fa6b 	bl	8001290 <LCD_DIO_printStr>
  LCD_DIO_printDecInt(&hlcd1, Illuminance_lux_Int % 1000);
 8001dba:	4b0e      	ldr	r3, [pc, #56]	@ (8001df4 <displayOnLCD+0x6c>)
 8001dbc:	681a      	ldr	r2, [r3, #0]
 8001dbe:	4b0e      	ldr	r3, [pc, #56]	@ (8001df8 <displayOnLCD+0x70>)
 8001dc0:	fba3 1302 	umull	r1, r3, r3, r2
 8001dc4:	099b      	lsrs	r3, r3, #6
 8001dc6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001dca:	fb01 f303 	mul.w	r3, r1, r3
 8001dce:	1ad3      	subs	r3, r2, r3
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	4806      	ldr	r0, [pc, #24]	@ (8001dec <displayOnLCD+0x64>)
 8001dd4:	f7ff fa44 	bl	8001260 <LCD_DIO_printDecInt>
  DISP_TM1637_printDecUInt(&hdisp2, Illuminance_lux_Int);
 8001dd8:	4b06      	ldr	r3, [pc, #24]	@ (8001df4 <displayOnLCD+0x6c>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	b29b      	uxth	r3, r3
 8001dde:	4619      	mov	r1, r3
 8001de0:	4807      	ldr	r0, [pc, #28]	@ (8001e00 <displayOnLCD+0x78>)
 8001de2:	f7ff f89d 	bl	8000f20 <DISP_TM1637_printDecUInt>
}
 8001de6:	bf00      	nop
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	20000050 	.word	0x20000050
 8001df0:	080096d4 	.word	0x080096d4
 8001df4:	20000224 	.word	0x20000224
 8001df8:	10624dd3 	.word	0x10624dd3
 8001dfc:	080096dc 	.word	0x080096dc
 8001e00:	2000001c 	.word	0x2000001c

08001e04 <ModeSwitch>:
void ModeSwitch(void)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	af00      	add	r7, sp, #0
  if (currentMode == MODE_TERMINAL) {
 8001e08:	4b07      	ldr	r3, [pc, #28]	@ (8001e28 <ModeSwitch+0x24>)
 8001e0a:	781b      	ldrb	r3, [r3, #0]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d102      	bne.n	8001e16 <ModeSwitch+0x12>
      displayDigitalOnSerialPort();
 8001e10:	f7ff ff04 	bl	8001c1c <displayDigitalOnSerialPort>
  } else if (currentMode == MODE_POTENTIOMETER) {
      displayAnalogueOnSerialPort();
  }
}
 8001e14:	e005      	b.n	8001e22 <ModeSwitch+0x1e>
  } else if (currentMode == MODE_POTENTIOMETER) {
 8001e16:	4b04      	ldr	r3, [pc, #16]	@ (8001e28 <ModeSwitch+0x24>)
 8001e18:	781b      	ldrb	r3, [r3, #0]
 8001e1a:	2b01      	cmp	r3, #1
 8001e1c:	d101      	bne.n	8001e22 <ModeSwitch+0x1e>
      displayAnalogueOnSerialPort();
 8001e1e:	f7ff ff4b 	bl	8001cb8 <displayAnalogueOnSerialPort>
}
 8001e22:	bf00      	nop
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	20000254 	.word	0x20000254

08001e2c <ButtonControl>:
void ButtonControl(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	af00      	add	r7, sp, #0
  if (BTN_DIO_EdgeDetected(&husrbtn) == BTN_PRESSED_EDGE) {
 8001e30:	4812      	ldr	r0, [pc, #72]	@ (8001e7c <ButtonControl+0x50>)
 8001e32:	f7fe ff5d 	bl	8000cf0 <BTN_DIO_EdgeDetected>
 8001e36:	4603      	mov	r3, r0
 8001e38:	2b01      	cmp	r3, #1
 8001e3a:	d11d      	bne.n	8001e78 <ButtonControl+0x4c>
      // Toggle input mode
      currentMode = (currentMode == MODE_TERMINAL) ? MODE_POTENTIOMETER : MODE_TERMINAL;
 8001e3c:	4b10      	ldr	r3, [pc, #64]	@ (8001e80 <ButtonControl+0x54>)
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	bf0c      	ite	eq
 8001e44:	2301      	moveq	r3, #1
 8001e46:	2300      	movne	r3, #0
 8001e48:	b2db      	uxtb	r3, r3
 8001e4a:	461a      	mov	r2, r3
 8001e4c:	4b0c      	ldr	r3, [pc, #48]	@ (8001e80 <ButtonControl+0x54>)
 8001e4e:	701a      	strb	r2, [r3, #0]
      displayModeSelection();
 8001e50:	f7ff ff80 	bl	8001d54 <displayModeSelection>
      aim = (currentMode == MODE_TERMINAL) ? 0.0f : pot_out;
 8001e54:	4b0a      	ldr	r3, [pc, #40]	@ (8001e80 <ButtonControl+0x54>)
 8001e56:	781b      	ldrb	r3, [r3, #0]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d002      	beq.n	8001e62 <ButtonControl+0x36>
 8001e5c:	4b09      	ldr	r3, [pc, #36]	@ (8001e84 <ButtonControl+0x58>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	e001      	b.n	8001e66 <ButtonControl+0x3a>
 8001e62:	f04f 0300 	mov.w	r3, #0
 8001e66:	4a08      	ldr	r2, [pc, #32]	@ (8001e88 <ButtonControl+0x5c>)
 8001e68:	6013      	str	r3, [r2, #0]
      // Wait for button release to avoid repeated mode changes
      while (BTN_DIO_Read(&husrbtn) == BTN_PRESSED);
 8001e6a:	bf00      	nop
 8001e6c:	4803      	ldr	r0, [pc, #12]	@ (8001e7c <ButtonControl+0x50>)
 8001e6e:	f7fe ff27 	bl	8000cc0 <BTN_DIO_Read>
 8001e72:	4603      	mov	r3, r0
 8001e74:	2b01      	cmp	r3, #1
 8001e76:	d0f9      	beq.n	8001e6c <ButtonControl+0x40>
  }
}
 8001e78:	bf00      	nop
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	20000010 	.word	0x20000010
 8001e80:	20000254 	.word	0x20000254
 8001e84:	20000238 	.word	0x20000238
 8001e88:	2000023c 	.word	0x2000023c

08001e8c <RangeCheck>:
void RangeCheck(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	af00      	add	r7, sp, #0
    static int counter = 0;

    // Update min_lux and max_lux every 10 seconds (or adjust as needed)
    if (counter++ >= 10000 / 1000) // Assuming 1000ms HAL_Delay in the main loop
 8001e90:	4b16      	ldr	r3, [pc, #88]	@ (8001eec <RangeCheck+0x60>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	1c5a      	adds	r2, r3, #1
 8001e96:	4915      	ldr	r1, [pc, #84]	@ (8001eec <RangeCheck+0x60>)
 8001e98:	600a      	str	r2, [r1, #0]
 8001e9a:	2b09      	cmp	r3, #9
 8001e9c:	dd24      	ble.n	8001ee8 <RangeCheck+0x5c>
    {
        LED_PWM_WriteDuty(&hld1, 0); // Set LED off and record min_lux
 8001e9e:	ed9f 0a14 	vldr	s0, [pc, #80]	@ 8001ef0 <RangeCheck+0x64>
 8001ea2:	4814      	ldr	r0, [pc, #80]	@ (8001ef4 <RangeCheck+0x68>)
 8001ea4:	f7ff fa6e 	bl	8001384 <LED_PWM_WriteDuty>
        HAL_Delay(1000);
 8001ea8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001eac:	f000 fe68 	bl	8002b80 <HAL_Delay>
        min_lux = BH1750_ReadIlluminance_lux(&hbh1750);
 8001eb0:	4811      	ldr	r0, [pc, #68]	@ (8001ef8 <RangeCheck+0x6c>)
 8001eb2:	f7fe fed9 	bl	8000c68 <BH1750_ReadIlluminance_lux>
 8001eb6:	eef0 7a40 	vmov.f32	s15, s0
 8001eba:	4b10      	ldr	r3, [pc, #64]	@ (8001efc <RangeCheck+0x70>)
 8001ebc:	edc3 7a00 	vstr	s15, [r3]

        LED_PWM_WriteDuty(&hld1, 100); // Set LED to max brightness and record max_lux
 8001ec0:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 8001f00 <RangeCheck+0x74>
 8001ec4:	480b      	ldr	r0, [pc, #44]	@ (8001ef4 <RangeCheck+0x68>)
 8001ec6:	f7ff fa5d 	bl	8001384 <LED_PWM_WriteDuty>
        HAL_Delay(1000);
 8001eca:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001ece:	f000 fe57 	bl	8002b80 <HAL_Delay>
        max_lux = BH1750_ReadIlluminance_lux(&hbh1750);
 8001ed2:	4809      	ldr	r0, [pc, #36]	@ (8001ef8 <RangeCheck+0x6c>)
 8001ed4:	f7fe fec8 	bl	8000c68 <BH1750_ReadIlluminance_lux>
 8001ed8:	eef0 7a40 	vmov.f32	s15, s0
 8001edc:	4b09      	ldr	r3, [pc, #36]	@ (8001f04 <RangeCheck+0x78>)
 8001ede:	edc3 7a00 	vstr	s15, [r3]

        counter = 0; // Reset counter
 8001ee2:	4b02      	ldr	r3, [pc, #8]	@ (8001eec <RangeCheck+0x60>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	601a      	str	r2, [r3, #0]
    }
}
 8001ee8:	bf00      	nop
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	20000258 	.word	0x20000258
 8001ef0:	00000000 	.word	0x00000000
 8001ef4:	20000070 	.word	0x20000070
 8001ef8:	20000000 	.word	0x20000000
 8001efc:	20000250 	.word	0x20000250
 8001f00:	42c80000 	.word	0x42c80000
 8001f04:	2000024c 	.word	0x2000024c

08001f08 <controlRoutine>:

void controlRoutine(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	af00      	add	r7, sp, #0
    // Read illuminance value
    Illuminance_lux = BH1750_ReadIlluminance_lux(&hbh1750);
 8001f0c:	4843      	ldr	r0, [pc, #268]	@ (800201c <controlRoutine+0x114>)
 8001f0e:	f7fe feab 	bl	8000c68 <BH1750_ReadIlluminance_lux>
 8001f12:	eef0 7a40 	vmov.f32	s15, s0
 8001f16:	4b42      	ldr	r3, [pc, #264]	@ (8002020 <controlRoutine+0x118>)
 8001f18:	edc3 7a00 	vstr	s15, [r3]
    Illuminance_lux_Int = Illuminance_lux * 1000.0f;
 8001f1c:	4b40      	ldr	r3, [pc, #256]	@ (8002020 <controlRoutine+0x118>)
 8001f1e:	edd3 7a00 	vldr	s15, [r3]
 8001f22:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8002024 <controlRoutine+0x11c>
 8001f26:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f2e:	ee17 2a90 	vmov	r2, s15
 8001f32:	4b3d      	ldr	r3, [pc, #244]	@ (8002028 <controlRoutine+0x120>)
 8001f34:	601a      	str	r2, [r3, #0]

    avg_lux = ((max_lux - min_lux) / 4) * 1000.0f;
 8001f36:	4b3d      	ldr	r3, [pc, #244]	@ (800202c <controlRoutine+0x124>)
 8001f38:	ed93 7a00 	vldr	s14, [r3]
 8001f3c:	4b3c      	ldr	r3, [pc, #240]	@ (8002030 <controlRoutine+0x128>)
 8001f3e:	edd3 7a00 	vldr	s15, [r3]
 8001f42:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001f46:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8001f4a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f4e:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8002024 <controlRoutine+0x11c>
 8001f52:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f56:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f5a:	ee17 2a90 	vmov	r2, s15
 8001f5e:	4b35      	ldr	r3, [pc, #212]	@ (8002034 <controlRoutine+0x12c>)
 8001f60:	601a      	str	r2, [r3, #0]
    LED_DIO_Write(&hldg1, Illuminance_lux_Int > (min_lux + avg_lux));   // quarter of illuminance alert
 8001f62:	4b31      	ldr	r3, [pc, #196]	@ (8002028 <controlRoutine+0x120>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	ee07 3a90 	vmov	s15, r3
 8001f6a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001f6e:	4b31      	ldr	r3, [pc, #196]	@ (8002034 <controlRoutine+0x12c>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	ee07 3a90 	vmov	s15, r3
 8001f76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001f7a:	4b2d      	ldr	r3, [pc, #180]	@ (8002030 <controlRoutine+0x128>)
 8001f7c:	edd3 7a00 	vldr	s15, [r3]
 8001f80:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001f84:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f8c:	bfcc      	ite	gt
 8001f8e:	2301      	movgt	r3, #1
 8001f90:	2300      	movle	r3, #0
 8001f92:	b2db      	uxtb	r3, r3
 8001f94:	4619      	mov	r1, r3
 8001f96:	4828      	ldr	r0, [pc, #160]	@ (8002038 <controlRoutine+0x130>)
 8001f98:	f7ff f9b4 	bl	8001304 <LED_DIO_Write>
    LED_DIO_Write(&hldb1, Illuminance_lux_Int > (min_lux + (avg_lux * 2))); // half of illuminance alert
 8001f9c:	4b22      	ldr	r3, [pc, #136]	@ (8002028 <controlRoutine+0x120>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	ee07 3a90 	vmov	s15, r3
 8001fa4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001fa8:	4b22      	ldr	r3, [pc, #136]	@ (8002034 <controlRoutine+0x12c>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	005b      	lsls	r3, r3, #1
 8001fae:	ee07 3a90 	vmov	s15, r3
 8001fb2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001fb6:	4b1e      	ldr	r3, [pc, #120]	@ (8002030 <controlRoutine+0x128>)
 8001fb8:	edd3 7a00 	vldr	s15, [r3]
 8001fbc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001fc0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001fc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fc8:	bfcc      	ite	gt
 8001fca:	2301      	movgt	r3, #1
 8001fcc:	2300      	movle	r3, #0
 8001fce:	b2db      	uxtb	r3, r3
 8001fd0:	4619      	mov	r1, r3
 8001fd2:	481a      	ldr	r0, [pc, #104]	@ (800203c <controlRoutine+0x134>)
 8001fd4:	f7ff f996 	bl	8001304 <LED_DIO_Write>
    LED_DIO_Write(&hldr1, Illuminance_lux_Int > (min_lux + (avg_lux * 3))); // three quarter of illuminance alert
 8001fd8:	4b13      	ldr	r3, [pc, #76]	@ (8002028 <controlRoutine+0x120>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	ee07 3a90 	vmov	s15, r3
 8001fe0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001fe4:	4b13      	ldr	r3, [pc, #76]	@ (8002034 <controlRoutine+0x12c>)
 8001fe6:	681a      	ldr	r2, [r3, #0]
 8001fe8:	4613      	mov	r3, r2
 8001fea:	005b      	lsls	r3, r3, #1
 8001fec:	4413      	add	r3, r2
 8001fee:	ee07 3a90 	vmov	s15, r3
 8001ff2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001ff6:	4b0e      	ldr	r3, [pc, #56]	@ (8002030 <controlRoutine+0x128>)
 8001ff8:	edd3 7a00 	vldr	s15, [r3]
 8001ffc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002000:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002004:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002008:	bfcc      	ite	gt
 800200a:	2301      	movgt	r3, #1
 800200c:	2300      	movle	r3, #0
 800200e:	b2db      	uxtb	r3, r3
 8002010:	4619      	mov	r1, r3
 8002012:	480b      	ldr	r0, [pc, #44]	@ (8002040 <controlRoutine+0x138>)
 8002014:	f7ff f976 	bl	8001304 <LED_DIO_Write>
}
 8002018:	bf00      	nop
 800201a:	bd80      	pop	{r7, pc}
 800201c:	20000000 	.word	0x20000000
 8002020:	2000022c 	.word	0x2000022c
 8002024:	447a0000 	.word	0x447a0000
 8002028:	20000224 	.word	0x20000224
 800202c:	2000024c 	.word	0x2000024c
 8002030:	20000250 	.word	0x20000250
 8002034:	20000228 	.word	0x20000228
 8002038:	20000080 	.word	0x20000080
 800203c:	2000008c 	.word	0x2000008c
 8002040:	20000098 	.word	0x20000098

08002044 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b082      	sub	sp, #8
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
    if (htim == &htim7)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	4a07      	ldr	r2, [pc, #28]	@ (800206c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8002050:	4293      	cmp	r3, r2
 8002052:	d106      	bne.n	8002062 <HAL_TIM_PeriodElapsedCallback+0x1e>
    {
      static unsigned int cnt = 0;
      cnt++;
 8002054:	4b06      	ldr	r3, [pc, #24]	@ (8002070 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	3301      	adds	r3, #1
 800205a:	4a05      	ldr	r2, [pc, #20]	@ (8002070 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 800205c:	6013      	str	r3, [r2, #0]
      controlRoutine();
 800205e:	f7ff ff53 	bl	8001f08 <controlRoutine>
    }
}
 8002062:	bf00      	nop
 8002064:	3708      	adds	r7, #8
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	200002b0 	.word	0x200002b0
 8002070:	2000025c 	.word	0x2000025c

08002074 <processPotentiometer>:
void processPotentiometer(void)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	af00      	add	r7, sp, #0
    HAL_ADC_Start(&hadc1);
 8002078:	481d      	ldr	r0, [pc, #116]	@ (80020f0 <processPotentiometer+0x7c>)
 800207a:	f000 fde9 	bl	8002c50 <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(&hadc1, ADC1_TIMEOUT) == HAL_OK)
 800207e:	2101      	movs	r1, #1
 8002080:	481b      	ldr	r0, [pc, #108]	@ (80020f0 <processPotentiometer+0x7c>)
 8002082:	f000 feb3 	bl	8002dec <HAL_ADC_PollForConversion>
 8002086:	4603      	mov	r3, r0
 8002088:	2b00      	cmp	r3, #0
 800208a:	d12e      	bne.n	80020ea <processPotentiometer+0x76>
    {
        // Read potentiometer value and map it to lux range
        pot1_vol = ADC_REG2DUTY(HAL_ADC_GetValue(&hadc1));
 800208c:	4818      	ldr	r0, [pc, #96]	@ (80020f0 <processPotentiometer+0x7c>)
 800208e:	f001 f848 	bl	8003122 <HAL_ADC_GetValue>
 8002092:	ee07 0a90 	vmov	s15, r0
 8002096:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800209a:	eddf 6a16 	vldr	s13, [pc, #88]	@ 80020f4 <processPotentiometer+0x80>
 800209e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020a2:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 80020f8 <processPotentiometer+0x84>
 80020a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020aa:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80020fc <processPotentiometer+0x88>
 80020ae:	ee77 7a87 	vadd.f32	s15, s15, s14
 80020b2:	4b13      	ldr	r3, [pc, #76]	@ (8002100 <processPotentiometer+0x8c>)
 80020b4:	edc3 7a00 	vstr	s15, [r3]
        pot_out = min_lux + (pot1_vol / 100.0f) * (max_lux - min_lux);
 80020b8:	4b11      	ldr	r3, [pc, #68]	@ (8002100 <processPotentiometer+0x8c>)
 80020ba:	edd3 7a00 	vldr	s15, [r3]
 80020be:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 80020f8 <processPotentiometer+0x84>
 80020c2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80020c6:	4b0f      	ldr	r3, [pc, #60]	@ (8002104 <processPotentiometer+0x90>)
 80020c8:	edd3 6a00 	vldr	s13, [r3]
 80020cc:	4b0e      	ldr	r3, [pc, #56]	@ (8002108 <processPotentiometer+0x94>)
 80020ce:	edd3 7a00 	vldr	s15, [r3]
 80020d2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80020d6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80020da:	4b0b      	ldr	r3, [pc, #44]	@ (8002108 <processPotentiometer+0x94>)
 80020dc:	edd3 7a00 	vldr	s15, [r3]
 80020e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020e4:	4b09      	ldr	r3, [pc, #36]	@ (800210c <processPotentiometer+0x98>)
 80020e6:	edc3 7a00 	vstr	s15, [r3]
    }
}
 80020ea:	bf00      	nop
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	20000120 	.word	0x20000120
 80020f4:	457ff000 	.word	0x457ff000
 80020f8:	42c80000 	.word	0x42c80000
 80020fc:	00000000 	.word	0x00000000
 8002100:	20000234 	.word	0x20000234
 8002104:	2000024c 	.word	0x2000024c
 8002108:	20000250 	.word	0x20000250
 800210c:	20000238 	.word	0x20000238

08002110 <IntegralRoutine>:
void IntegralRoutine(void)
{
 8002110:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002114:	af00      	add	r7, sp, #0
  // Inside controlRoutine(), use 'currentMode' to determine the source of 'aim'
  if (currentMode == MODE_POTENTIOMETER) {
 8002116:	4b38      	ldr	r3, [pc, #224]	@ (80021f8 <IntegralRoutine+0xe8>)
 8002118:	781b      	ldrb	r3, [r3, #0]
 800211a:	2b01      	cmp	r3, #1
 800211c:	d103      	bne.n	8002126 <IntegralRoutine+0x16>
      aim = pot_out;
 800211e:	4b37      	ldr	r3, [pc, #220]	@ (80021fc <IntegralRoutine+0xec>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4a37      	ldr	r2, [pc, #220]	@ (8002200 <IntegralRoutine+0xf0>)
 8002124:	6013      	str	r3, [r2, #0]
  } else if (currentMode == MODE_TERMINAL) {
      // aim remains unchanged in MODE_TERMINAL
  }
    error = aim - Illuminance_lux;  // Digital calculate
 8002126:	4b36      	ldr	r3, [pc, #216]	@ (8002200 <IntegralRoutine+0xf0>)
 8002128:	ed93 7a00 	vldr	s14, [r3]
 800212c:	4b35      	ldr	r3, [pc, #212]	@ (8002204 <IntegralRoutine+0xf4>)
 800212e:	edd3 7a00 	vldr	s15, [r3]
 8002132:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002136:	4b34      	ldr	r3, [pc, #208]	@ (8002208 <IntegralRoutine+0xf8>)
 8002138:	edc3 7a00 	vstr	s15, [r3]
    // error = pot_out - Illuminance_lux;      // Analogue calculate
    integral += error;
 800213c:	4b33      	ldr	r3, [pc, #204]	@ (800220c <IntegralRoutine+0xfc>)
 800213e:	ed93 7a00 	vldr	s14, [r3]
 8002142:	4b31      	ldr	r3, [pc, #196]	@ (8002208 <IntegralRoutine+0xf8>)
 8002144:	edd3 7a00 	vldr	s15, [r3]
 8002148:	ee77 7a27 	vadd.f32	s15, s14, s15
 800214c:	4b2f      	ldr	r3, [pc, #188]	@ (800220c <IntegralRoutine+0xfc>)
 800214e:	edc3 7a00 	vstr	s15, [r3]
    duty_cycle = Ki * integral;
 8002152:	4b2f      	ldr	r3, [pc, #188]	@ (8002210 <IntegralRoutine+0x100>)
 8002154:	ed93 7a00 	vldr	s14, [r3]
 8002158:	4b2c      	ldr	r3, [pc, #176]	@ (800220c <IntegralRoutine+0xfc>)
 800215a:	edd3 7a00 	vldr	s15, [r3]
 800215e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002162:	4b2c      	ldr	r3, [pc, #176]	@ (8002214 <IntegralRoutine+0x104>)
 8002164:	edc3 7a00 	vstr	s15, [r3]
    lux_out = min_lux + (duty_cycle * 0.01 * (max_lux - min_lux));  // led out lux
 8002168:	4b2b      	ldr	r3, [pc, #172]	@ (8002218 <IntegralRoutine+0x108>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4618      	mov	r0, r3
 800216e:	f7fe fb35 	bl	80007dc <__aeabi_f2d>
 8002172:	4604      	mov	r4, r0
 8002174:	460d      	mov	r5, r1
 8002176:	4b27      	ldr	r3, [pc, #156]	@ (8002214 <IntegralRoutine+0x104>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4618      	mov	r0, r3
 800217c:	f7fe fb2e 	bl	80007dc <__aeabi_f2d>
 8002180:	a31b      	add	r3, pc, #108	@ (adr r3, 80021f0 <IntegralRoutine+0xe0>)
 8002182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002186:	f7fe f89b 	bl	80002c0 <__aeabi_dmul>
 800218a:	4602      	mov	r2, r0
 800218c:	460b      	mov	r3, r1
 800218e:	4690      	mov	r8, r2
 8002190:	4699      	mov	r9, r3
 8002192:	4b22      	ldr	r3, [pc, #136]	@ (800221c <IntegralRoutine+0x10c>)
 8002194:	ed93 7a00 	vldr	s14, [r3]
 8002198:	4b1f      	ldr	r3, [pc, #124]	@ (8002218 <IntegralRoutine+0x108>)
 800219a:	edd3 7a00 	vldr	s15, [r3]
 800219e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021a2:	ee17 0a90 	vmov	r0, s15
 80021a6:	f7fe fb19 	bl	80007dc <__aeabi_f2d>
 80021aa:	4602      	mov	r2, r0
 80021ac:	460b      	mov	r3, r1
 80021ae:	4640      	mov	r0, r8
 80021b0:	4649      	mov	r1, r9
 80021b2:	f7fe f885 	bl	80002c0 <__aeabi_dmul>
 80021b6:	4602      	mov	r2, r0
 80021b8:	460b      	mov	r3, r1
 80021ba:	4620      	mov	r0, r4
 80021bc:	4629      	mov	r1, r5
 80021be:	f7fe f9af 	bl	8000520 <__adddf3>
 80021c2:	4602      	mov	r2, r0
 80021c4:	460b      	mov	r3, r1
 80021c6:	4610      	mov	r0, r2
 80021c8:	4619      	mov	r1, r3
 80021ca:	f7fe fb5f 	bl	800088c <__aeabi_d2f>
 80021ce:	4603      	mov	r3, r0
 80021d0:	4a13      	ldr	r2, [pc, #76]	@ (8002220 <IntegralRoutine+0x110>)
 80021d2:	6013      	str	r3, [r2, #0]
    LED_PWM_WriteDuty(&hld1, duty_cycle);
 80021d4:	4b0f      	ldr	r3, [pc, #60]	@ (8002214 <IntegralRoutine+0x104>)
 80021d6:	edd3 7a00 	vldr	s15, [r3]
 80021da:	eeb0 0a67 	vmov.f32	s0, s15
 80021de:	4811      	ldr	r0, [pc, #68]	@ (8002224 <IntegralRoutine+0x114>)
 80021e0:	f7ff f8d0 	bl	8001384 <LED_PWM_WriteDuty>
}
 80021e4:	bf00      	nop
 80021e6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80021ea:	bf00      	nop
 80021ec:	f3af 8000 	nop.w
 80021f0:	47ae147b 	.word	0x47ae147b
 80021f4:	3f847ae1 	.word	0x3f847ae1
 80021f8:	20000254 	.word	0x20000254
 80021fc:	20000238 	.word	0x20000238
 8002200:	2000023c 	.word	0x2000023c
 8002204:	2000022c 	.word	0x2000022c
 8002208:	20000244 	.word	0x20000244
 800220c:	20000248 	.word	0x20000248
 8002210:	200000a4 	.word	0x200000a4
 8002214:	20000240 	.word	0x20000240
 8002218:	20000250 	.word	0x20000250
 800221c:	2000024c 	.word	0x2000024c
 8002220:	20000230 	.word	0x20000230
 8002224:	20000070 	.word	0x20000070

08002228 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b082      	sub	sp, #8
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  if(huart == &huart3)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	4a0e      	ldr	r2, [pc, #56]	@ (800226c <HAL_UART_RxCpltCallback+0x44>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d114      	bne.n	8002262 <HAL_UART_RxCpltCallback+0x3a>
  {
    aim = strtol((char*)tx_buffer, 0, 10);
 8002238:	220a      	movs	r2, #10
 800223a:	2100      	movs	r1, #0
 800223c:	480c      	ldr	r0, [pc, #48]	@ (8002270 <HAL_UART_RxCpltCallback+0x48>)
 800223e:	f006 fd29 	bl	8008c94 <strtol>
 8002242:	ee07 0a90 	vmov	s15, r0
 8002246:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800224a:	4b0a      	ldr	r3, [pc, #40]	@ (8002274 <HAL_UART_RxCpltCallback+0x4c>)
 800224c:	edc3 7a00 	vstr	s15, [r3]
    // SERIAL PORT CONTROL
    //display
    IntegralRoutine();
 8002250:	f7ff ff5e 	bl	8002110 <IntegralRoutine>
    HAL_UART_Receive_IT(&huart3, tx_buffer, tx_msg_len);
 8002254:	2304      	movs	r3, #4
 8002256:	b29b      	uxth	r3, r3
 8002258:	461a      	mov	r2, r3
 800225a:	4905      	ldr	r1, [pc, #20]	@ (8002270 <HAL_UART_RxCpltCallback+0x48>)
 800225c:	4803      	ldr	r0, [pc, #12]	@ (800226c <HAL_UART_RxCpltCallback+0x44>)
 800225e:	f005 fa8c 	bl	800777a <HAL_UART_Receive_IT>
  }
}
 8002262:	bf00      	nop
 8002264:	3708      	adds	r7, #8
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	20000348 	.word	0x20000348
 8002270:	2000021c 	.word	0x2000021c
 8002274:	2000023c 	.word	0x2000023c

08002278 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800227c:	f000 fc23 	bl	8002ac6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002280:	f000 f84e 	bl	8002320 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002284:	f7ff fa32 	bl	80016ec <MX_GPIO_Init>
  MX_DMA_Init();
 8002288:	f7ff f9fe 	bl	8001688 <MX_DMA_Init>
  MX_I2C1_Init();
 800228c:	f7ff fc26 	bl	8001adc <MX_I2C1_Init>
  MX_TIM9_Init();
 8002290:	f000 fa18 	bl	80026c4 <MX_TIM9_Init>
  MX_TIM7_Init();
 8002294:	f000 f9de 	bl	8002654 <MX_TIM7_Init>
  MX_USART3_UART_Init();
 8002298:	f000 fb22 	bl	80028e0 <MX_USART3_UART_Init>
  MX_TIM5_Init();
 800229c:	f000 f98c 	bl	80025b8 <MX_TIM5_Init>
  MX_ADC1_Init();
 80022a0:	f7ff f924 	bl	80014ec <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  BH1750_Init(&hbh1750);
 80022a4:	4816      	ldr	r0, [pc, #88]	@ (8002300 <main+0x88>)
 80022a6:	f7fe fcb9 	bl	8000c1c <BH1750_Init>
  LED_PWM_Init(&hld1);
 80022aa:	4816      	ldr	r0, [pc, #88]	@ (8002304 <main+0x8c>)
 80022ac:	f7ff f84a 	bl	8001344 <LED_PWM_Init>
  HAL_UART_Receive_IT(&huart3, tx_buffer, tx_msg_len);
 80022b0:	2304      	movs	r3, #4
 80022b2:	b29b      	uxth	r3, r3
 80022b4:	461a      	mov	r2, r3
 80022b6:	4914      	ldr	r1, [pc, #80]	@ (8002308 <main+0x90>)
 80022b8:	4814      	ldr	r0, [pc, #80]	@ (800230c <main+0x94>)
 80022ba:	f005 fa5e 	bl	800777a <HAL_UART_Receive_IT>

  LCD_DIO_Init(&hlcd1);
 80022be:	4814      	ldr	r0, [pc, #80]	@ (8002310 <main+0x98>)
 80022c0:	f7fe ff67 	bl	8001192 <LCD_DIO_Init>
  LCD_DIO_printStr(&hlcd1, "Light_Intensity");
 80022c4:	4913      	ldr	r1, [pc, #76]	@ (8002314 <main+0x9c>)
 80022c6:	4812      	ldr	r0, [pc, #72]	@ (8002310 <main+0x98>)
 80022c8:	f7fe ffe2 	bl	8001290 <LCD_DIO_printStr>
  DISP_TM1637_SetBrightness(&hdisp2, 2);
 80022cc:	2102      	movs	r1, #2
 80022ce:	4812      	ldr	r0, [pc, #72]	@ (8002318 <main+0xa0>)
 80022d0:	f7fe fe92 	bl	8000ff8 <DISP_TM1637_SetBrightness>

//  MENU_Init(&hmenu);
  HAL_TIM_Base_Start_IT(&htim7);
 80022d4:	4811      	ldr	r0, [pc, #68]	@ (800231c <main+0xa4>)
 80022d6:	f004 f821 	bl	800631c <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
    processPotentiometer();
 80022da:	f7ff fecb 	bl	8002074 <processPotentiometer>
    ButtonControl();    // Check if the user wants to switch input mode
 80022de:	f7ff fda5 	bl	8001e2c <ButtonControl>
    IntegralRoutine();
 80022e2:	f7ff ff15 	bl	8002110 <IntegralRoutine>
    RangeCheck();   // Perform initialization only once
 80022e6:	f7ff fdd1 	bl	8001e8c <RangeCheck>
    ModeSwitch(); // Call the appropriate display function based on the current mode
 80022ea:	f7ff fd8b 	bl	8001e04 <ModeSwitch>
    displayOnLCD();
 80022ee:	f7ff fd4b 	bl	8001d88 <displayOnLCD>
    HAL_Delay(1000);
 80022f2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80022f6:	f000 fc43 	bl	8002b80 <HAL_Delay>
    processPotentiometer();
 80022fa:	bf00      	nop
 80022fc:	e7ed      	b.n	80022da <main+0x62>
 80022fe:	bf00      	nop
 8002300:	20000000 	.word	0x20000000
 8002304:	20000070 	.word	0x20000070
 8002308:	2000021c 	.word	0x2000021c
 800230c:	20000348 	.word	0x20000348
 8002310:	20000050 	.word	0x20000050
 8002314:	080096e0 	.word	0x080096e0
 8002318:	2000001c 	.word	0x2000001c
 800231c:	200002b0 	.word	0x200002b0

08002320 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b094      	sub	sp, #80	@ 0x50
 8002324:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002326:	f107 0320 	add.w	r3, r7, #32
 800232a:	2230      	movs	r2, #48	@ 0x30
 800232c:	2100      	movs	r1, #0
 800232e:	4618      	mov	r0, r3
 8002330:	f006 fcda 	bl	8008ce8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002334:	f107 030c 	add.w	r3, r7, #12
 8002338:	2200      	movs	r2, #0
 800233a:	601a      	str	r2, [r3, #0]
 800233c:	605a      	str	r2, [r3, #4]
 800233e:	609a      	str	r2, [r3, #8]
 8002340:	60da      	str	r2, [r3, #12]
 8002342:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002344:	f002 fde0 	bl	8004f08 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002348:	4b2a      	ldr	r3, [pc, #168]	@ (80023f4 <SystemClock_Config+0xd4>)
 800234a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800234c:	4a29      	ldr	r2, [pc, #164]	@ (80023f4 <SystemClock_Config+0xd4>)
 800234e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002352:	6413      	str	r3, [r2, #64]	@ 0x40
 8002354:	4b27      	ldr	r3, [pc, #156]	@ (80023f4 <SystemClock_Config+0xd4>)
 8002356:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002358:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800235c:	60bb      	str	r3, [r7, #8]
 800235e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002360:	4b25      	ldr	r3, [pc, #148]	@ (80023f8 <SystemClock_Config+0xd8>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a24      	ldr	r2, [pc, #144]	@ (80023f8 <SystemClock_Config+0xd8>)
 8002366:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800236a:	6013      	str	r3, [r2, #0]
 800236c:	4b22      	ldr	r3, [pc, #136]	@ (80023f8 <SystemClock_Config+0xd8>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002374:	607b      	str	r3, [r7, #4]
 8002376:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002378:	2301      	movs	r3, #1
 800237a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800237c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8002380:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002382:	2302      	movs	r3, #2
 8002384:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002386:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800238a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800238c:	2304      	movs	r3, #4
 800238e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8002390:	23d8      	movs	r3, #216	@ 0xd8
 8002392:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002394:	2302      	movs	r3, #2
 8002396:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8002398:	2303      	movs	r3, #3
 800239a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800239c:	f107 0320 	add.w	r3, r7, #32
 80023a0:	4618      	mov	r0, r3
 80023a2:	f002 fe11 	bl	8004fc8 <HAL_RCC_OscConfig>
 80023a6:	4603      	mov	r3, r0
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d001      	beq.n	80023b0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80023ac:	f000 f826 	bl	80023fc <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80023b0:	f002 fdba 	bl	8004f28 <HAL_PWREx_EnableOverDrive>
 80023b4:	4603      	mov	r3, r0
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d001      	beq.n	80023be <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80023ba:	f000 f81f 	bl	80023fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023be:	230f      	movs	r3, #15
 80023c0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023c2:	2302      	movs	r3, #2
 80023c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023c6:	2300      	movs	r3, #0
 80023c8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80023ca:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80023ce:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80023d0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80023d4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80023d6:	f107 030c 	add.w	r3, r7, #12
 80023da:	2107      	movs	r1, #7
 80023dc:	4618      	mov	r0, r3
 80023de:	f003 f897 	bl	8005510 <HAL_RCC_ClockConfig>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d001      	beq.n	80023ec <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80023e8:	f000 f808 	bl	80023fc <Error_Handler>
  }
}
 80023ec:	bf00      	nop
 80023ee:	3750      	adds	r7, #80	@ 0x50
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	40023800 	.word	0x40023800
 80023f8:	40007000 	.word	0x40007000

080023fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002400:	b672      	cpsid	i
}
 8002402:	bf00      	nop
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
    // Blink an LED to indicate an error
    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8002404:	2101      	movs	r1, #1
 8002406:	4804      	ldr	r0, [pc, #16]	@ (8002418 <Error_Handler+0x1c>)
 8002408:	f001 ff7b 	bl	8004302 <HAL_GPIO_TogglePin>
    HAL_Delay(500);
 800240c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002410:	f000 fbb6 	bl	8002b80 <HAL_Delay>
    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8002414:	bf00      	nop
 8002416:	e7f5      	b.n	8002404 <Error_Handler+0x8>
 8002418:	40020400 	.word	0x40020400

0800241c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800241c:	b480      	push	{r7}
 800241e:	b083      	sub	sp, #12
 8002420:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002422:	4b0f      	ldr	r3, [pc, #60]	@ (8002460 <HAL_MspInit+0x44>)
 8002424:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002426:	4a0e      	ldr	r2, [pc, #56]	@ (8002460 <HAL_MspInit+0x44>)
 8002428:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800242c:	6413      	str	r3, [r2, #64]	@ 0x40
 800242e:	4b0c      	ldr	r3, [pc, #48]	@ (8002460 <HAL_MspInit+0x44>)
 8002430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002432:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002436:	607b      	str	r3, [r7, #4]
 8002438:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800243a:	4b09      	ldr	r3, [pc, #36]	@ (8002460 <HAL_MspInit+0x44>)
 800243c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800243e:	4a08      	ldr	r2, [pc, #32]	@ (8002460 <HAL_MspInit+0x44>)
 8002440:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002444:	6453      	str	r3, [r2, #68]	@ 0x44
 8002446:	4b06      	ldr	r3, [pc, #24]	@ (8002460 <HAL_MspInit+0x44>)
 8002448:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800244a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800244e:	603b      	str	r3, [r7, #0]
 8002450:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002452:	bf00      	nop
 8002454:	370c      	adds	r7, #12
 8002456:	46bd      	mov	sp, r7
 8002458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245c:	4770      	bx	lr
 800245e:	bf00      	nop
 8002460:	40023800 	.word	0x40023800

08002464 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002468:	bf00      	nop
 800246a:	e7fd      	b.n	8002468 <NMI_Handler+0x4>

0800246c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800246c:	b480      	push	{r7}
 800246e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002470:	bf00      	nop
 8002472:	e7fd      	b.n	8002470 <HardFault_Handler+0x4>

08002474 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002474:	b480      	push	{r7}
 8002476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002478:	bf00      	nop
 800247a:	e7fd      	b.n	8002478 <MemManage_Handler+0x4>

0800247c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002480:	bf00      	nop
 8002482:	e7fd      	b.n	8002480 <BusFault_Handler+0x4>

08002484 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002484:	b480      	push	{r7}
 8002486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002488:	bf00      	nop
 800248a:	e7fd      	b.n	8002488 <UsageFault_Handler+0x4>

0800248c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800248c:	b480      	push	{r7}
 800248e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002490:	bf00      	nop
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr

0800249a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800249a:	b480      	push	{r7}
 800249c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800249e:	bf00      	nop
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr

080024a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024ac:	bf00      	nop
 80024ae:	46bd      	mov	sp, r7
 80024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b4:	4770      	bx	lr

080024b6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024b6:	b580      	push	{r7, lr}
 80024b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024ba:	f000 fb41 	bl	8002b40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024be:	bf00      	nop
 80024c0:	bd80      	pop	{r7, pc}
	...

080024c4 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80024c8:	4802      	ldr	r0, [pc, #8]	@ (80024d4 <DMA1_Stream1_IRQHandler+0x10>)
 80024ca:	f001 fb01 	bl	8003ad0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80024ce:	bf00      	nop
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	200003d0 	.word	0x200003d0

080024d8 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80024dc:	4802      	ldr	r0, [pc, #8]	@ (80024e8 <ADC_IRQHandler+0x10>)
 80024de:	f000 fd10 	bl	8002f02 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80024e2:	bf00      	nop
 80024e4:	bd80      	pop	{r7, pc}
 80024e6:	bf00      	nop
 80024e8:	20000120 	.word	0x20000120

080024ec <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80024f0:	4802      	ldr	r0, [pc, #8]	@ (80024fc <USART3_IRQHandler+0x10>)
 80024f2:	f005 f987 	bl	8007804 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80024f6:	bf00      	nop
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	20000348 	.word	0x20000348

08002500 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002504:	4802      	ldr	r0, [pc, #8]	@ (8002510 <TIM7_IRQHandler+0x10>)
 8002506:	f004 f8dd 	bl	80066c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800250a:	bf00      	nop
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop
 8002510:	200002b0 	.word	0x200002b0

08002514 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002518:	4802      	ldr	r0, [pc, #8]	@ (8002524 <DMA2_Stream0_IRQHandler+0x10>)
 800251a:	f001 fad9 	bl	8003ad0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800251e:	bf00      	nop
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop
 8002524:	20000168 	.word	0x20000168

08002528 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b086      	sub	sp, #24
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002530:	4a14      	ldr	r2, [pc, #80]	@ (8002584 <_sbrk+0x5c>)
 8002532:	4b15      	ldr	r3, [pc, #84]	@ (8002588 <_sbrk+0x60>)
 8002534:	1ad3      	subs	r3, r2, r3
 8002536:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800253c:	4b13      	ldr	r3, [pc, #76]	@ (800258c <_sbrk+0x64>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d102      	bne.n	800254a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002544:	4b11      	ldr	r3, [pc, #68]	@ (800258c <_sbrk+0x64>)
 8002546:	4a12      	ldr	r2, [pc, #72]	@ (8002590 <_sbrk+0x68>)
 8002548:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800254a:	4b10      	ldr	r3, [pc, #64]	@ (800258c <_sbrk+0x64>)
 800254c:	681a      	ldr	r2, [r3, #0]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	4413      	add	r3, r2
 8002552:	693a      	ldr	r2, [r7, #16]
 8002554:	429a      	cmp	r2, r3
 8002556:	d207      	bcs.n	8002568 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002558:	f006 fbce 	bl	8008cf8 <__errno>
 800255c:	4603      	mov	r3, r0
 800255e:	220c      	movs	r2, #12
 8002560:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002562:	f04f 33ff 	mov.w	r3, #4294967295
 8002566:	e009      	b.n	800257c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002568:	4b08      	ldr	r3, [pc, #32]	@ (800258c <_sbrk+0x64>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800256e:	4b07      	ldr	r3, [pc, #28]	@ (800258c <_sbrk+0x64>)
 8002570:	681a      	ldr	r2, [r3, #0]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	4413      	add	r3, r2
 8002576:	4a05      	ldr	r2, [pc, #20]	@ (800258c <_sbrk+0x64>)
 8002578:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800257a:	68fb      	ldr	r3, [r7, #12]
}
 800257c:	4618      	mov	r0, r3
 800257e:	3718      	adds	r7, #24
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}
 8002584:	20050000 	.word	0x20050000
 8002588:	00000400 	.word	0x00000400
 800258c:	20000260 	.word	0x20000260
 8002590:	20000580 	.word	0x20000580

08002594 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002594:	b480      	push	{r7}
 8002596:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002598:	4b06      	ldr	r3, [pc, #24]	@ (80025b4 <SystemInit+0x20>)
 800259a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800259e:	4a05      	ldr	r2, [pc, #20]	@ (80025b4 <SystemInit+0x20>)
 80025a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80025a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025a8:	bf00      	nop
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr
 80025b2:	bf00      	nop
 80025b4:	e000ed00 	.word	0xe000ed00

080025b8 <MX_TIM5_Init>:
TIM_HandleTypeDef htim7;
TIM_HandleTypeDef htim9;

/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b088      	sub	sp, #32
 80025bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025be:	f107 0310 	add.w	r3, r7, #16
 80025c2:	2200      	movs	r2, #0
 80025c4:	601a      	str	r2, [r3, #0]
 80025c6:	605a      	str	r2, [r3, #4]
 80025c8:	609a      	str	r2, [r3, #8]
 80025ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025cc:	1d3b      	adds	r3, r7, #4
 80025ce:	2200      	movs	r2, #0
 80025d0:	601a      	str	r2, [r3, #0]
 80025d2:	605a      	str	r2, [r3, #4]
 80025d4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80025d6:	4b1d      	ldr	r3, [pc, #116]	@ (800264c <MX_TIM5_Init+0x94>)
 80025d8:	4a1d      	ldr	r2, [pc, #116]	@ (8002650 <MX_TIM5_Init+0x98>)
 80025da:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 107;
 80025dc:	4b1b      	ldr	r3, [pc, #108]	@ (800264c <MX_TIM5_Init+0x94>)
 80025de:	226b      	movs	r2, #107	@ 0x6b
 80025e0:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025e2:	4b1a      	ldr	r3, [pc, #104]	@ (800264c <MX_TIM5_Init+0x94>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80025e8:	4b18      	ldr	r3, [pc, #96]	@ (800264c <MX_TIM5_Init+0x94>)
 80025ea:	f04f 32ff 	mov.w	r2, #4294967295
 80025ee:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025f0:	4b16      	ldr	r3, [pc, #88]	@ (800264c <MX_TIM5_Init+0x94>)
 80025f2:	2200      	movs	r2, #0
 80025f4:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025f6:	4b15      	ldr	r3, [pc, #84]	@ (800264c <MX_TIM5_Init+0x94>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80025fc:	4813      	ldr	r0, [pc, #76]	@ (800264c <MX_TIM5_Init+0x94>)
 80025fe:	f003 fd9d 	bl	800613c <HAL_TIM_Base_Init>
 8002602:	4603      	mov	r3, r0
 8002604:	2b00      	cmp	r3, #0
 8002606:	d001      	beq.n	800260c <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8002608:	f7ff fef8 	bl	80023fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800260c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002610:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002612:	f107 0310 	add.w	r3, r7, #16
 8002616:	4619      	mov	r1, r3
 8002618:	480c      	ldr	r0, [pc, #48]	@ (800264c <MX_TIM5_Init+0x94>)
 800261a:	f004 fa6f 	bl	8006afc <HAL_TIM_ConfigClockSource>
 800261e:	4603      	mov	r3, r0
 8002620:	2b00      	cmp	r3, #0
 8002622:	d001      	beq.n	8002628 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8002624:	f7ff feea 	bl	80023fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002628:	2300      	movs	r3, #0
 800262a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800262c:	2300      	movs	r3, #0
 800262e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002630:	1d3b      	adds	r3, r7, #4
 8002632:	4619      	mov	r1, r3
 8002634:	4805      	ldr	r0, [pc, #20]	@ (800264c <MX_TIM5_Init+0x94>)
 8002636:	f004 ff1d 	bl	8007474 <HAL_TIMEx_MasterConfigSynchronization>
 800263a:	4603      	mov	r3, r0
 800263c:	2b00      	cmp	r3, #0
 800263e:	d001      	beq.n	8002644 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8002640:	f7ff fedc 	bl	80023fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002644:	bf00      	nop
 8002646:	3720      	adds	r7, #32
 8002648:	46bd      	mov	sp, r7
 800264a:	bd80      	pop	{r7, pc}
 800264c:	20000264 	.word	0x20000264
 8002650:	40000c00 	.word	0x40000c00

08002654 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b084      	sub	sp, #16
 8002658:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800265a:	1d3b      	adds	r3, r7, #4
 800265c:	2200      	movs	r2, #0
 800265e:	601a      	str	r2, [r3, #0]
 8002660:	605a      	str	r2, [r3, #4]
 8002662:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002664:	4b15      	ldr	r3, [pc, #84]	@ (80026bc <MX_TIM7_Init+0x68>)
 8002666:	4a16      	ldr	r2, [pc, #88]	@ (80026c0 <MX_TIM7_Init+0x6c>)
 8002668:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 1079;
 800266a:	4b14      	ldr	r3, [pc, #80]	@ (80026bc <MX_TIM7_Init+0x68>)
 800266c:	f240 4237 	movw	r2, #1079	@ 0x437
 8002670:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002672:	4b12      	ldr	r3, [pc, #72]	@ (80026bc <MX_TIM7_Init+0x68>)
 8002674:	2200      	movs	r2, #0
 8002676:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 19999;
 8002678:	4b10      	ldr	r3, [pc, #64]	@ (80026bc <MX_TIM7_Init+0x68>)
 800267a:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800267e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002680:	4b0e      	ldr	r3, [pc, #56]	@ (80026bc <MX_TIM7_Init+0x68>)
 8002682:	2200      	movs	r2, #0
 8002684:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002686:	480d      	ldr	r0, [pc, #52]	@ (80026bc <MX_TIM7_Init+0x68>)
 8002688:	f003 fd58 	bl	800613c <HAL_TIM_Base_Init>
 800268c:	4603      	mov	r3, r0
 800268e:	2b00      	cmp	r3, #0
 8002690:	d001      	beq.n	8002696 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8002692:	f7ff feb3 	bl	80023fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002696:	2300      	movs	r3, #0
 8002698:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800269a:	2300      	movs	r3, #0
 800269c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800269e:	1d3b      	adds	r3, r7, #4
 80026a0:	4619      	mov	r1, r3
 80026a2:	4806      	ldr	r0, [pc, #24]	@ (80026bc <MX_TIM7_Init+0x68>)
 80026a4:	f004 fee6 	bl	8007474 <HAL_TIMEx_MasterConfigSynchronization>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d001      	beq.n	80026b2 <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 80026ae:	f7ff fea5 	bl	80023fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80026b2:	bf00      	nop
 80026b4:	3710      	adds	r7, #16
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	200002b0 	.word	0x200002b0
 80026c0:	40001400 	.word	0x40001400

080026c4 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b08c      	sub	sp, #48	@ 0x30
 80026c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026ca:	f107 0320 	add.w	r3, r7, #32
 80026ce:	2200      	movs	r2, #0
 80026d0:	601a      	str	r2, [r3, #0]
 80026d2:	605a      	str	r2, [r3, #4]
 80026d4:	609a      	str	r2, [r3, #8]
 80026d6:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80026d8:	1d3b      	adds	r3, r7, #4
 80026da:	2200      	movs	r2, #0
 80026dc:	601a      	str	r2, [r3, #0]
 80026de:	605a      	str	r2, [r3, #4]
 80026e0:	609a      	str	r2, [r3, #8]
 80026e2:	60da      	str	r2, [r3, #12]
 80026e4:	611a      	str	r2, [r3, #16]
 80026e6:	615a      	str	r2, [r3, #20]
 80026e8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80026ea:	4b25      	ldr	r3, [pc, #148]	@ (8002780 <MX_TIM9_Init+0xbc>)
 80026ec:	4a25      	ldr	r2, [pc, #148]	@ (8002784 <MX_TIM9_Init+0xc0>)
 80026ee:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 107;
 80026f0:	4b23      	ldr	r3, [pc, #140]	@ (8002780 <MX_TIM9_Init+0xbc>)
 80026f2:	226b      	movs	r2, #107	@ 0x6b
 80026f4:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026f6:	4b22      	ldr	r3, [pc, #136]	@ (8002780 <MX_TIM9_Init+0xbc>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 999;
 80026fc:	4b20      	ldr	r3, [pc, #128]	@ (8002780 <MX_TIM9_Init+0xbc>)
 80026fe:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002702:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002704:	4b1e      	ldr	r3, [pc, #120]	@ (8002780 <MX_TIM9_Init+0xbc>)
 8002706:	2200      	movs	r2, #0
 8002708:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800270a:	4b1d      	ldr	r3, [pc, #116]	@ (8002780 <MX_TIM9_Init+0xbc>)
 800270c:	2200      	movs	r2, #0
 800270e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8002710:	481b      	ldr	r0, [pc, #108]	@ (8002780 <MX_TIM9_Init+0xbc>)
 8002712:	f003 fd13 	bl	800613c <HAL_TIM_Base_Init>
 8002716:	4603      	mov	r3, r0
 8002718:	2b00      	cmp	r3, #0
 800271a:	d001      	beq.n	8002720 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 800271c:	f7ff fe6e 	bl	80023fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002720:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002724:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8002726:	f107 0320 	add.w	r3, r7, #32
 800272a:	4619      	mov	r1, r3
 800272c:	4814      	ldr	r0, [pc, #80]	@ (8002780 <MX_TIM9_Init+0xbc>)
 800272e:	f004 f9e5 	bl	8006afc <HAL_TIM_ConfigClockSource>
 8002732:	4603      	mov	r3, r0
 8002734:	2b00      	cmp	r3, #0
 8002736:	d001      	beq.n	800273c <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 8002738:	f7ff fe60 	bl	80023fc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 800273c:	4810      	ldr	r0, [pc, #64]	@ (8002780 <MX_TIM9_Init+0xbc>)
 800273e:	f003 fe65 	bl	800640c <HAL_TIM_PWM_Init>
 8002742:	4603      	mov	r3, r0
 8002744:	2b00      	cmp	r3, #0
 8002746:	d001      	beq.n	800274c <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 8002748:	f7ff fe58 	bl	80023fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800274c:	2360      	movs	r3, #96	@ 0x60
 800274e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002750:	2300      	movs	r3, #0
 8002752:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002754:	2300      	movs	r3, #0
 8002756:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002758:	2300      	movs	r3, #0
 800275a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800275c:	1d3b      	adds	r3, r7, #4
 800275e:	2204      	movs	r2, #4
 8002760:	4619      	mov	r1, r3
 8002762:	4807      	ldr	r0, [pc, #28]	@ (8002780 <MX_TIM9_Init+0xbc>)
 8002764:	f004 f8b6 	bl	80068d4 <HAL_TIM_PWM_ConfigChannel>
 8002768:	4603      	mov	r3, r0
 800276a:	2b00      	cmp	r3, #0
 800276c:	d001      	beq.n	8002772 <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 800276e:	f7ff fe45 	bl	80023fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8002772:	4803      	ldr	r0, [pc, #12]	@ (8002780 <MX_TIM9_Init+0xbc>)
 8002774:	f000 f87c 	bl	8002870 <HAL_TIM_MspPostInit>

}
 8002778:	bf00      	nop
 800277a:	3730      	adds	r7, #48	@ 0x30
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}
 8002780:	200002fc 	.word	0x200002fc
 8002784:	40014000 	.word	0x40014000

08002788 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b08c      	sub	sp, #48	@ 0x30
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002790:	f107 031c 	add.w	r3, r7, #28
 8002794:	2200      	movs	r2, #0
 8002796:	601a      	str	r2, [r3, #0]
 8002798:	605a      	str	r2, [r3, #4]
 800279a:	609a      	str	r2, [r3, #8]
 800279c:	60da      	str	r2, [r3, #12]
 800279e:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM5)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a2d      	ldr	r2, [pc, #180]	@ (800285c <HAL_TIM_Base_MspInit+0xd4>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d128      	bne.n	80027fc <HAL_TIM_Base_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* TIM5 clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 80027aa:	4b2d      	ldr	r3, [pc, #180]	@ (8002860 <HAL_TIM_Base_MspInit+0xd8>)
 80027ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ae:	4a2c      	ldr	r2, [pc, #176]	@ (8002860 <HAL_TIM_Base_MspInit+0xd8>)
 80027b0:	f043 0308 	orr.w	r3, r3, #8
 80027b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80027b6:	4b2a      	ldr	r3, [pc, #168]	@ (8002860 <HAL_TIM_Base_MspInit+0xd8>)
 80027b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ba:	f003 0308 	and.w	r3, r3, #8
 80027be:	61bb      	str	r3, [r7, #24]
 80027c0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027c2:	4b27      	ldr	r3, [pc, #156]	@ (8002860 <HAL_TIM_Base_MspInit+0xd8>)
 80027c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027c6:	4a26      	ldr	r2, [pc, #152]	@ (8002860 <HAL_TIM_Base_MspInit+0xd8>)
 80027c8:	f043 0301 	orr.w	r3, r3, #1
 80027cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80027ce:	4b24      	ldr	r3, [pc, #144]	@ (8002860 <HAL_TIM_Base_MspInit+0xd8>)
 80027d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027d2:	f003 0301 	and.w	r3, r3, #1
 80027d6:	617b      	str	r3, [r7, #20]
 80027d8:	697b      	ldr	r3, [r7, #20]
    /**TIM5 GPIO Configuration
    PA2     ------> TIM5_CH3
    */
    GPIO_InitStruct.Pin = LD4_Pin;
 80027da:	2304      	movs	r3, #4
 80027dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027de:	2302      	movs	r3, #2
 80027e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027e2:	2300      	movs	r3, #0
 80027e4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027e6:	2300      	movs	r3, #0
 80027e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80027ea:	2302      	movs	r3, #2
 80027ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(LD4_GPIO_Port, &GPIO_InitStruct);
 80027ee:	f107 031c 	add.w	r3, r7, #28
 80027f2:	4619      	mov	r1, r3
 80027f4:	481b      	ldr	r0, [pc, #108]	@ (8002864 <HAL_TIM_Base_MspInit+0xdc>)
 80027f6:	f001 fba7 	bl	8003f48 <HAL_GPIO_Init>
    __HAL_RCC_TIM9_CLK_ENABLE();
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 80027fa:	e02a      	b.n	8002852 <HAL_TIM_Base_MspInit+0xca>
  else if(tim_baseHandle->Instance==TIM7)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a19      	ldr	r2, [pc, #100]	@ (8002868 <HAL_TIM_Base_MspInit+0xe0>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d114      	bne.n	8002830 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002806:	4b16      	ldr	r3, [pc, #88]	@ (8002860 <HAL_TIM_Base_MspInit+0xd8>)
 8002808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800280a:	4a15      	ldr	r2, [pc, #84]	@ (8002860 <HAL_TIM_Base_MspInit+0xd8>)
 800280c:	f043 0320 	orr.w	r3, r3, #32
 8002810:	6413      	str	r3, [r2, #64]	@ 0x40
 8002812:	4b13      	ldr	r3, [pc, #76]	@ (8002860 <HAL_TIM_Base_MspInit+0xd8>)
 8002814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002816:	f003 0320 	and.w	r3, r3, #32
 800281a:	613b      	str	r3, [r7, #16]
 800281c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800281e:	2200      	movs	r2, #0
 8002820:	2100      	movs	r1, #0
 8002822:	2037      	movs	r0, #55	@ 0x37
 8002824:	f000 ffdd 	bl	80037e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002828:	2037      	movs	r0, #55	@ 0x37
 800282a:	f000 fff6 	bl	800381a <HAL_NVIC_EnableIRQ>
}
 800282e:	e010      	b.n	8002852 <HAL_TIM_Base_MspInit+0xca>
  else if(tim_baseHandle->Instance==TIM9)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a0d      	ldr	r2, [pc, #52]	@ (800286c <HAL_TIM_Base_MspInit+0xe4>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d10b      	bne.n	8002852 <HAL_TIM_Base_MspInit+0xca>
    __HAL_RCC_TIM9_CLK_ENABLE();
 800283a:	4b09      	ldr	r3, [pc, #36]	@ (8002860 <HAL_TIM_Base_MspInit+0xd8>)
 800283c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800283e:	4a08      	ldr	r2, [pc, #32]	@ (8002860 <HAL_TIM_Base_MspInit+0xd8>)
 8002840:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002844:	6453      	str	r3, [r2, #68]	@ 0x44
 8002846:	4b06      	ldr	r3, [pc, #24]	@ (8002860 <HAL_TIM_Base_MspInit+0xd8>)
 8002848:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800284a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800284e:	60fb      	str	r3, [r7, #12]
 8002850:	68fb      	ldr	r3, [r7, #12]
}
 8002852:	bf00      	nop
 8002854:	3730      	adds	r7, #48	@ 0x30
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	40000c00 	.word	0x40000c00
 8002860:	40023800 	.word	0x40023800
 8002864:	40020000 	.word	0x40020000
 8002868:	40001400 	.word	0x40001400
 800286c:	40014000 	.word	0x40014000

08002870 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b088      	sub	sp, #32
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002878:	f107 030c 	add.w	r3, r7, #12
 800287c:	2200      	movs	r2, #0
 800287e:	601a      	str	r2, [r3, #0]
 8002880:	605a      	str	r2, [r3, #4]
 8002882:	609a      	str	r2, [r3, #8]
 8002884:	60da      	str	r2, [r3, #12]
 8002886:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM9)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a11      	ldr	r2, [pc, #68]	@ (80028d4 <HAL_TIM_MspPostInit+0x64>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d11b      	bne.n	80028ca <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM9_MspPostInit 0 */

  /* USER CODE END TIM9_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002892:	4b11      	ldr	r3, [pc, #68]	@ (80028d8 <HAL_TIM_MspPostInit+0x68>)
 8002894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002896:	4a10      	ldr	r2, [pc, #64]	@ (80028d8 <HAL_TIM_MspPostInit+0x68>)
 8002898:	f043 0301 	orr.w	r3, r3, #1
 800289c:	6313      	str	r3, [r2, #48]	@ 0x30
 800289e:	4b0e      	ldr	r3, [pc, #56]	@ (80028d8 <HAL_TIM_MspPostInit+0x68>)
 80028a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a2:	f003 0301 	and.w	r3, r3, #1
 80028a6:	60bb      	str	r3, [r7, #8]
 80028a8:	68bb      	ldr	r3, [r7, #8]
    /**TIM9 GPIO Configuration
    PA3     ------> TIM9_CH2
    */
    GPIO_InitStruct.Pin = TIM_Pin;
 80028aa:	2308      	movs	r3, #8
 80028ac:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ae:	2302      	movs	r3, #2
 80028b0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80028b2:	2302      	movs	r3, #2
 80028b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028b6:	2300      	movs	r3, #0
 80028b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80028ba:	2303      	movs	r3, #3
 80028bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(TIM_GPIO_Port, &GPIO_InitStruct);
 80028be:	f107 030c 	add.w	r3, r7, #12
 80028c2:	4619      	mov	r1, r3
 80028c4:	4805      	ldr	r0, [pc, #20]	@ (80028dc <HAL_TIM_MspPostInit+0x6c>)
 80028c6:	f001 fb3f 	bl	8003f48 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 80028ca:	bf00      	nop
 80028cc:	3720      	adds	r7, #32
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	40014000 	.word	0x40014000
 80028d8:	40023800 	.word	0x40023800
 80028dc:	40020000 	.word	0x40020000

080028e0 <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80028e4:	4b14      	ldr	r3, [pc, #80]	@ (8002938 <MX_USART3_UART_Init+0x58>)
 80028e6:	4a15      	ldr	r2, [pc, #84]	@ (800293c <MX_USART3_UART_Init+0x5c>)
 80028e8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80028ea:	4b13      	ldr	r3, [pc, #76]	@ (8002938 <MX_USART3_UART_Init+0x58>)
 80028ec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80028f0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80028f2:	4b11      	ldr	r3, [pc, #68]	@ (8002938 <MX_USART3_UART_Init+0x58>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80028f8:	4b0f      	ldr	r3, [pc, #60]	@ (8002938 <MX_USART3_UART_Init+0x58>)
 80028fa:	2200      	movs	r2, #0
 80028fc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80028fe:	4b0e      	ldr	r3, [pc, #56]	@ (8002938 <MX_USART3_UART_Init+0x58>)
 8002900:	2200      	movs	r2, #0
 8002902:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002904:	4b0c      	ldr	r3, [pc, #48]	@ (8002938 <MX_USART3_UART_Init+0x58>)
 8002906:	220c      	movs	r2, #12
 8002908:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800290a:	4b0b      	ldr	r3, [pc, #44]	@ (8002938 <MX_USART3_UART_Init+0x58>)
 800290c:	2200      	movs	r2, #0
 800290e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002910:	4b09      	ldr	r3, [pc, #36]	@ (8002938 <MX_USART3_UART_Init+0x58>)
 8002912:	2200      	movs	r2, #0
 8002914:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002916:	4b08      	ldr	r3, [pc, #32]	@ (8002938 <MX_USART3_UART_Init+0x58>)
 8002918:	2200      	movs	r2, #0
 800291a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800291c:	4b06      	ldr	r3, [pc, #24]	@ (8002938 <MX_USART3_UART_Init+0x58>)
 800291e:	2200      	movs	r2, #0
 8002920:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002922:	4805      	ldr	r0, [pc, #20]	@ (8002938 <MX_USART3_UART_Init+0x58>)
 8002924:	f004 fe52 	bl	80075cc <HAL_UART_Init>
 8002928:	4603      	mov	r3, r0
 800292a:	2b00      	cmp	r3, #0
 800292c:	d001      	beq.n	8002932 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800292e:	f7ff fd65 	bl	80023fc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002932:	bf00      	nop
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	20000348 	.word	0x20000348
 800293c:	40004800 	.word	0x40004800

08002940 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b0aa      	sub	sp, #168	@ 0xa8
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002948:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800294c:	2200      	movs	r2, #0
 800294e:	601a      	str	r2, [r3, #0]
 8002950:	605a      	str	r2, [r3, #4]
 8002952:	609a      	str	r2, [r3, #8]
 8002954:	60da      	str	r2, [r3, #12]
 8002956:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002958:	f107 0310 	add.w	r3, r7, #16
 800295c:	2284      	movs	r2, #132	@ 0x84
 800295e:	2100      	movs	r1, #0
 8002960:	4618      	mov	r0, r3
 8002962:	f006 f9c1 	bl	8008ce8 <memset>
  if(uartHandle->Instance==USART3)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a3d      	ldr	r2, [pc, #244]	@ (8002a60 <HAL_UART_MspInit+0x120>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d172      	bne.n	8002a56 <HAL_UART_MspInit+0x116>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002970:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002974:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_SYSCLK;
 8002976:	2310      	movs	r3, #16
 8002978:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800297a:	f107 0310 	add.w	r3, r7, #16
 800297e:	4618      	mov	r0, r3
 8002980:	f002 ffec 	bl	800595c <HAL_RCCEx_PeriphCLKConfig>
 8002984:	4603      	mov	r3, r0
 8002986:	2b00      	cmp	r3, #0
 8002988:	d001      	beq.n	800298e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800298a:	f7ff fd37 	bl	80023fc <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800298e:	4b35      	ldr	r3, [pc, #212]	@ (8002a64 <HAL_UART_MspInit+0x124>)
 8002990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002992:	4a34      	ldr	r2, [pc, #208]	@ (8002a64 <HAL_UART_MspInit+0x124>)
 8002994:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002998:	6413      	str	r3, [r2, #64]	@ 0x40
 800299a:	4b32      	ldr	r3, [pc, #200]	@ (8002a64 <HAL_UART_MspInit+0x124>)
 800299c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800299e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80029a2:	60fb      	str	r3, [r7, #12]
 80029a4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80029a6:	4b2f      	ldr	r3, [pc, #188]	@ (8002a64 <HAL_UART_MspInit+0x124>)
 80029a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029aa:	4a2e      	ldr	r2, [pc, #184]	@ (8002a64 <HAL_UART_MspInit+0x124>)
 80029ac:	f043 0308 	orr.w	r3, r3, #8
 80029b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80029b2:	4b2c      	ldr	r3, [pc, #176]	@ (8002a64 <HAL_UART_MspInit+0x124>)
 80029b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029b6:	f003 0308 	and.w	r3, r3, #8
 80029ba:	60bb      	str	r3, [r7, #8]
 80029bc:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80029be:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80029c2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029c6:	2302      	movs	r3, #2
 80029c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029cc:	2300      	movs	r3, #0
 80029ce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029d2:	2303      	movs	r3, #3
 80029d4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80029d8:	2307      	movs	r3, #7
 80029da:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80029de:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80029e2:	4619      	mov	r1, r3
 80029e4:	4820      	ldr	r0, [pc, #128]	@ (8002a68 <HAL_UART_MspInit+0x128>)
 80029e6:	f001 faaf 	bl	8003f48 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80029ea:	4b20      	ldr	r3, [pc, #128]	@ (8002a6c <HAL_UART_MspInit+0x12c>)
 80029ec:	4a20      	ldr	r2, [pc, #128]	@ (8002a70 <HAL_UART_MspInit+0x130>)
 80029ee:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 80029f0:	4b1e      	ldr	r3, [pc, #120]	@ (8002a6c <HAL_UART_MspInit+0x12c>)
 80029f2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80029f6:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80029f8:	4b1c      	ldr	r3, [pc, #112]	@ (8002a6c <HAL_UART_MspInit+0x12c>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80029fe:	4b1b      	ldr	r3, [pc, #108]	@ (8002a6c <HAL_UART_MspInit+0x12c>)
 8002a00:	2200      	movs	r2, #0
 8002a02:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002a04:	4b19      	ldr	r3, [pc, #100]	@ (8002a6c <HAL_UART_MspInit+0x12c>)
 8002a06:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a0a:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a0c:	4b17      	ldr	r3, [pc, #92]	@ (8002a6c <HAL_UART_MspInit+0x12c>)
 8002a0e:	2200      	movs	r2, #0
 8002a10:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a12:	4b16      	ldr	r3, [pc, #88]	@ (8002a6c <HAL_UART_MspInit+0x12c>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8002a18:	4b14      	ldr	r3, [pc, #80]	@ (8002a6c <HAL_UART_MspInit+0x12c>)
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002a1e:	4b13      	ldr	r3, [pc, #76]	@ (8002a6c <HAL_UART_MspInit+0x12c>)
 8002a20:	2200      	movs	r2, #0
 8002a22:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a24:	4b11      	ldr	r3, [pc, #68]	@ (8002a6c <HAL_UART_MspInit+0x12c>)
 8002a26:	2200      	movs	r2, #0
 8002a28:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002a2a:	4810      	ldr	r0, [pc, #64]	@ (8002a6c <HAL_UART_MspInit+0x12c>)
 8002a2c:	f000 ff10 	bl	8003850 <HAL_DMA_Init>
 8002a30:	4603      	mov	r3, r0
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d001      	beq.n	8002a3a <HAL_UART_MspInit+0xfa>
    {
      Error_Handler();
 8002a36:	f7ff fce1 	bl	80023fc <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	4a0b      	ldr	r2, [pc, #44]	@ (8002a6c <HAL_UART_MspInit+0x12c>)
 8002a3e:	675a      	str	r2, [r3, #116]	@ 0x74
 8002a40:	4a0a      	ldr	r2, [pc, #40]	@ (8002a6c <HAL_UART_MspInit+0x12c>)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002a46:	2200      	movs	r2, #0
 8002a48:	2100      	movs	r1, #0
 8002a4a:	2027      	movs	r0, #39	@ 0x27
 8002a4c:	f000 fec9 	bl	80037e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002a50:	2027      	movs	r0, #39	@ 0x27
 8002a52:	f000 fee2 	bl	800381a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002a56:	bf00      	nop
 8002a58:	37a8      	adds	r7, #168	@ 0xa8
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}
 8002a5e:	bf00      	nop
 8002a60:	40004800 	.word	0x40004800
 8002a64:	40023800 	.word	0x40023800
 8002a68:	40020c00 	.word	0x40020c00
 8002a6c:	200003d0 	.word	0x200003d0
 8002a70:	40026028 	.word	0x40026028

08002a74 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002a74:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002aac <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002a78:	480d      	ldr	r0, [pc, #52]	@ (8002ab0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002a7a:	490e      	ldr	r1, [pc, #56]	@ (8002ab4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002a7c:	4a0e      	ldr	r2, [pc, #56]	@ (8002ab8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002a7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a80:	e002      	b.n	8002a88 <LoopCopyDataInit>

08002a82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a86:	3304      	adds	r3, #4

08002a88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a8c:	d3f9      	bcc.n	8002a82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a8e:	4a0b      	ldr	r2, [pc, #44]	@ (8002abc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002a90:	4c0b      	ldr	r4, [pc, #44]	@ (8002ac0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002a92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a94:	e001      	b.n	8002a9a <LoopFillZerobss>

08002a96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a98:	3204      	adds	r2, #4

08002a9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a9c:	d3fb      	bcc.n	8002a96 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002a9e:	f7ff fd79 	bl	8002594 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002aa2:	f006 f92f 	bl	8008d04 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002aa6:	f7ff fbe7 	bl	8002278 <main>
  bx  lr    
 8002aaa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002aac:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002ab0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ab4:	20000104 	.word	0x20000104
  ldr r2, =_sidata
 8002ab8:	0800986c 	.word	0x0800986c
  ldr r2, =_sbss
 8002abc:	20000104 	.word	0x20000104
  ldr r4, =_ebss
 8002ac0:	2000057c 	.word	0x2000057c

08002ac4 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ac4:	e7fe      	b.n	8002ac4 <CAN1_RX0_IRQHandler>

08002ac6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ac6:	b580      	push	{r7, lr}
 8002ac8:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002aca:	2003      	movs	r0, #3
 8002acc:	f000 fe7e 	bl	80037cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ad0:	2000      	movs	r0, #0
 8002ad2:	f000 f805 	bl	8002ae0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ad6:	f7ff fca1 	bl	800241c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ada:	2300      	movs	r3, #0
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	bd80      	pop	{r7, pc}

08002ae0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b082      	sub	sp, #8
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ae8:	4b12      	ldr	r3, [pc, #72]	@ (8002b34 <HAL_InitTick+0x54>)
 8002aea:	681a      	ldr	r2, [r3, #0]
 8002aec:	4b12      	ldr	r3, [pc, #72]	@ (8002b38 <HAL_InitTick+0x58>)
 8002aee:	781b      	ldrb	r3, [r3, #0]
 8002af0:	4619      	mov	r1, r3
 8002af2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002af6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002afa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002afe:	4618      	mov	r0, r3
 8002b00:	f000 fe99 	bl	8003836 <HAL_SYSTICK_Config>
 8002b04:	4603      	mov	r3, r0
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d001      	beq.n	8002b0e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	e00e      	b.n	8002b2c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2b0f      	cmp	r3, #15
 8002b12:	d80a      	bhi.n	8002b2a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b14:	2200      	movs	r2, #0
 8002b16:	6879      	ldr	r1, [r7, #4]
 8002b18:	f04f 30ff 	mov.w	r0, #4294967295
 8002b1c:	f000 fe61 	bl	80037e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b20:	4a06      	ldr	r2, [pc, #24]	@ (8002b3c <HAL_InitTick+0x5c>)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b26:	2300      	movs	r3, #0
 8002b28:	e000      	b.n	8002b2c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b2a:	2301      	movs	r3, #1
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	3708      	adds	r7, #8
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}
 8002b34:	200000a8 	.word	0x200000a8
 8002b38:	200000b0 	.word	0x200000b0
 8002b3c:	200000ac 	.word	0x200000ac

08002b40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b40:	b480      	push	{r7}
 8002b42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b44:	4b06      	ldr	r3, [pc, #24]	@ (8002b60 <HAL_IncTick+0x20>)
 8002b46:	781b      	ldrb	r3, [r3, #0]
 8002b48:	461a      	mov	r2, r3
 8002b4a:	4b06      	ldr	r3, [pc, #24]	@ (8002b64 <HAL_IncTick+0x24>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4413      	add	r3, r2
 8002b50:	4a04      	ldr	r2, [pc, #16]	@ (8002b64 <HAL_IncTick+0x24>)
 8002b52:	6013      	str	r3, [r2, #0]
}
 8002b54:	bf00      	nop
 8002b56:	46bd      	mov	sp, r7
 8002b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5c:	4770      	bx	lr
 8002b5e:	bf00      	nop
 8002b60:	200000b0 	.word	0x200000b0
 8002b64:	20000430 	.word	0x20000430

08002b68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	af00      	add	r7, sp, #0
  return uwTick;
 8002b6c:	4b03      	ldr	r3, [pc, #12]	@ (8002b7c <HAL_GetTick+0x14>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
}
 8002b70:	4618      	mov	r0, r3
 8002b72:	46bd      	mov	sp, r7
 8002b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b78:	4770      	bx	lr
 8002b7a:	bf00      	nop
 8002b7c:	20000430 	.word	0x20000430

08002b80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b084      	sub	sp, #16
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b88:	f7ff ffee 	bl	8002b68 <HAL_GetTick>
 8002b8c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b98:	d005      	beq.n	8002ba6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b9a:	4b0a      	ldr	r3, [pc, #40]	@ (8002bc4 <HAL_Delay+0x44>)
 8002b9c:	781b      	ldrb	r3, [r3, #0]
 8002b9e:	461a      	mov	r2, r3
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	4413      	add	r3, r2
 8002ba4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002ba6:	bf00      	nop
 8002ba8:	f7ff ffde 	bl	8002b68 <HAL_GetTick>
 8002bac:	4602      	mov	r2, r0
 8002bae:	68bb      	ldr	r3, [r7, #8]
 8002bb0:	1ad3      	subs	r3, r2, r3
 8002bb2:	68fa      	ldr	r2, [r7, #12]
 8002bb4:	429a      	cmp	r2, r3
 8002bb6:	d8f7      	bhi.n	8002ba8 <HAL_Delay+0x28>
  {
  }
}
 8002bb8:	bf00      	nop
 8002bba:	bf00      	nop
 8002bbc:	3710      	adds	r7, #16
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	200000b0 	.word	0x200000b0

08002bc8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b084      	sub	sp, #16
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d101      	bne.n	8002bde <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e031      	b.n	8002c42 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d109      	bne.n	8002bfa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002be6:	6878      	ldr	r0, [r7, #4]
 8002be8:	f7fe fcd2 	bl	8001590 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bfe:	f003 0310 	and.w	r3, r3, #16
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d116      	bne.n	8002c34 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c0a:	4b10      	ldr	r3, [pc, #64]	@ (8002c4c <HAL_ADC_Init+0x84>)
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	f043 0202 	orr.w	r2, r3, #2
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002c16:	6878      	ldr	r0, [r7, #4]
 8002c18:	f000 fc04 	bl	8003424 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2200      	movs	r2, #0
 8002c20:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c26:	f023 0303 	bic.w	r3, r3, #3
 8002c2a:	f043 0201 	orr.w	r2, r3, #1
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	641a      	str	r2, [r3, #64]	@ 0x40
 8002c32:	e001      	b.n	8002c38 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002c34:	2301      	movs	r3, #1
 8002c36:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002c40:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	3710      	adds	r7, #16
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	bf00      	nop
 8002c4c:	ffffeefd 	.word	0xffffeefd

08002c50 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002c50:	b480      	push	{r7}
 8002c52:	b085      	sub	sp, #20
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c62:	2b01      	cmp	r3, #1
 8002c64:	d101      	bne.n	8002c6a <HAL_ADC_Start+0x1a>
 8002c66:	2302      	movs	r3, #2
 8002c68:	e0ad      	b.n	8002dc6 <HAL_ADC_Start+0x176>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	689b      	ldr	r3, [r3, #8]
 8002c78:	f003 0301 	and.w	r3, r3, #1
 8002c7c:	2b01      	cmp	r3, #1
 8002c7e:	d018      	beq.n	8002cb2 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	689a      	ldr	r2, [r3, #8]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f042 0201 	orr.w	r2, r2, #1
 8002c8e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8002c90:	4b50      	ldr	r3, [pc, #320]	@ (8002dd4 <HAL_ADC_Start+0x184>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a50      	ldr	r2, [pc, #320]	@ (8002dd8 <HAL_ADC_Start+0x188>)
 8002c96:	fba2 2303 	umull	r2, r3, r2, r3
 8002c9a:	0c9a      	lsrs	r2, r3, #18
 8002c9c:	4613      	mov	r3, r2
 8002c9e:	005b      	lsls	r3, r3, #1
 8002ca0:	4413      	add	r3, r2
 8002ca2:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8002ca4:	e002      	b.n	8002cac <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	3b01      	subs	r3, #1
 8002caa:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d1f9      	bne.n	8002ca6 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	689b      	ldr	r3, [r3, #8]
 8002cb8:	f003 0301 	and.w	r3, r3, #1
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d175      	bne.n	8002dac <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002cc4:	4b45      	ldr	r3, [pc, #276]	@ (8002ddc <HAL_ADC_Start+0x18c>)
 8002cc6:	4013      	ands	r3, r2
 8002cc8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	685b      	ldr	r3, [r3, #4]
 8002cd6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d007      	beq.n	8002cee <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ce2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002ce6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cf2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002cf6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002cfa:	d106      	bne.n	8002d0a <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d00:	f023 0206 	bic.w	r2, r3, #6
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	645a      	str	r2, [r3, #68]	@ 0x44
 8002d08:	e002      	b.n	8002d10 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2200      	movs	r2, #0
 8002d14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002d20:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8002d22:	4b2f      	ldr	r3, [pc, #188]	@ (8002de0 <HAL_ADC_Start+0x190>)
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	f003 031f 	and.w	r3, r3, #31
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d10f      	bne.n	8002d4e <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d143      	bne.n	8002dc4 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	689a      	ldr	r2, [r3, #8]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002d4a:	609a      	str	r2, [r3, #8]
 8002d4c:	e03a      	b.n	8002dc4 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a24      	ldr	r2, [pc, #144]	@ (8002de4 <HAL_ADC_Start+0x194>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d10e      	bne.n	8002d76 <HAL_ADC_Start+0x126>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	689b      	ldr	r3, [r3, #8]
 8002d5e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d107      	bne.n	8002d76 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	689a      	ldr	r2, [r3, #8]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002d74:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8002d76:	4b1a      	ldr	r3, [pc, #104]	@ (8002de0 <HAL_ADC_Start+0x190>)
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	f003 0310 	and.w	r3, r3, #16
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d120      	bne.n	8002dc4 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4a18      	ldr	r2, [pc, #96]	@ (8002de8 <HAL_ADC_Start+0x198>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d11b      	bne.n	8002dc4 <HAL_ADC_Start+0x174>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	689b      	ldr	r3, [r3, #8]
 8002d92:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d114      	bne.n	8002dc4 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	689a      	ldr	r2, [r3, #8]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002da8:	609a      	str	r2, [r3, #8]
 8002daa:	e00b      	b.n	8002dc4 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002db0:	f043 0210 	orr.w	r2, r3, #16
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dbc:	f043 0201 	orr.w	r2, r3, #1
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002dc4:	2300      	movs	r3, #0
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	3714      	adds	r7, #20
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr
 8002dd2:	bf00      	nop
 8002dd4:	200000a8 	.word	0x200000a8
 8002dd8:	431bde83 	.word	0x431bde83
 8002ddc:	fffff8fe 	.word	0xfffff8fe
 8002de0:	40012300 	.word	0x40012300
 8002de4:	40012000 	.word	0x40012000
 8002de8:	40012200 	.word	0x40012200

08002dec <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b084      	sub	sp, #16
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
 8002df4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002df6:	2300      	movs	r3, #0
 8002df8:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	689b      	ldr	r3, [r3, #8]
 8002e00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e08:	d113      	bne.n	8002e32 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002e14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e18:	d10b      	bne.n	8002e32 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e1e:	f043 0220 	orr.w	r2, r3, #32
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    return HAL_ERROR;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	e063      	b.n	8002efa <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002e32:	f7ff fe99 	bl	8002b68 <HAL_GetTick>
 8002e36:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002e38:	e021      	b.n	8002e7e <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e40:	d01d      	beq.n	8002e7e <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d007      	beq.n	8002e58 <HAL_ADC_PollForConversion+0x6c>
 8002e48:	f7ff fe8e 	bl	8002b68 <HAL_GetTick>
 8002e4c:	4602      	mov	r2, r0
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	1ad3      	subs	r3, r2, r3
 8002e52:	683a      	ldr	r2, [r7, #0]
 8002e54:	429a      	cmp	r2, r3
 8002e56:	d212      	bcs.n	8002e7e <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f003 0302 	and.w	r3, r3, #2
 8002e62:	2b02      	cmp	r3, #2
 8002e64:	d00b      	beq.n	8002e7e <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e6a:	f043 0204 	orr.w	r2, r3, #4
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2200      	movs	r2, #0
 8002e76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
          
          return HAL_TIMEOUT;
 8002e7a:	2303      	movs	r3, #3
 8002e7c:	e03d      	b.n	8002efa <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f003 0302 	and.w	r3, r3, #2
 8002e88:	2b02      	cmp	r3, #2
 8002e8a:	d1d6      	bne.n	8002e3a <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f06f 0212 	mvn.w	r2, #18
 8002e94:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e9a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d123      	bne.n	8002ef8 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d11f      	bne.n	8002ef8 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ebe:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d006      	beq.n	8002ed4 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d111      	bne.n	8002ef8 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ed8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	641a      	str	r2, [r3, #64]	@ 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ee4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d105      	bne.n	8002ef8 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef0:	f043 0201 	orr.w	r2, r3, #1
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002ef8:	2300      	movs	r3, #0
}
 8002efa:	4618      	mov	r0, r3
 8002efc:	3710      	adds	r7, #16
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}

08002f02 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002f02:	b580      	push	{r7, lr}
 8002f04:	b086      	sub	sp, #24
 8002f06:	af00      	add	r7, sp, #0
 8002f08:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0, tmp2 = 0;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	617b      	str	r3, [r7, #20]
 8002f0e:	2300      	movs	r3, #0
 8002f10:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	f003 0302 	and.w	r3, r3, #2
 8002f28:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002f2a:	68bb      	ldr	r3, [r7, #8]
 8002f2c:	f003 0320 	and.w	r3, r3, #32
 8002f30:	613b      	str	r3, [r7, #16]

  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002f32:	697b      	ldr	r3, [r7, #20]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d049      	beq.n	8002fcc <HAL_ADC_IRQHandler+0xca>
 8002f38:	693b      	ldr	r3, [r7, #16]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d046      	beq.n	8002fcc <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f42:	f003 0310 	and.w	r3, r3, #16
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d105      	bne.n	8002f56 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f4e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	689b      	ldr	r3, [r3, #8]
 8002f5c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d12b      	bne.n	8002fbc <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d127      	bne.n	8002fbc <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f72:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d006      	beq.n	8002f88 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d119      	bne.n	8002fbc <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	685a      	ldr	r2, [r3, #4]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f022 0220 	bic.w	r2, r2, #32
 8002f96:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f9c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fa8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d105      	bne.n	8002fbc <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fb4:	f043 0201 	orr.w	r2, r3, #1
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002fbc:	6878      	ldr	r0, [r7, #4]
 8002fbe:	f000 f8bd 	bl	800313c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f06f 0212 	mvn.w	r2, #18
 8002fca:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	f003 0304 	and.w	r3, r3, #4
 8002fd2:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fda:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002fdc:	697b      	ldr	r3, [r7, #20]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d057      	beq.n	8003092 <HAL_ADC_IRQHandler+0x190>
 8002fe2:	693b      	ldr	r3, [r7, #16]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d054      	beq.n	8003092 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fec:	f003 0310 	and.w	r3, r3, #16
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d105      	bne.n	8003000 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ff8:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	689b      	ldr	r3, [r3, #8]
 8003006:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800300a:	2b00      	cmp	r3, #0
 800300c:	d139      	bne.n	8003082 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003014:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003018:	2b00      	cmp	r3, #0
 800301a:	d006      	beq.n	800302a <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8003026:	2b00      	cmp	r3, #0
 8003028:	d12b      	bne.n	8003082 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8003034:	2b00      	cmp	r3, #0
 8003036:	d124      	bne.n	8003082 <HAL_ADC_IRQHandler+0x180>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	689b      	ldr	r3, [r3, #8]
 800303e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003042:	2b00      	cmp	r3, #0
 8003044:	d11d      	bne.n	8003082 <HAL_ADC_IRQHandler+0x180>
       (hadc->Init.ContinuousConvMode == DISABLE))))
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	699b      	ldr	r3, [r3, #24]
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 800304a:	2b00      	cmp	r3, #0
 800304c:	d119      	bne.n	8003082 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	685a      	ldr	r2, [r3, #4]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800305c:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003062:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800306e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003072:	2b00      	cmp	r3, #0
 8003074:	d105      	bne.n	8003082 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800307a:	f043 0201 	orr.w	r2, r3, #1
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003082:	6878      	ldr	r0, [r7, #4]
 8003084:	f000 fac8 	bl	8003618 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f06f 020c 	mvn.w	r2, #12
 8003090:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	f003 0301 	and.w	r3, r3, #1
 8003098:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030a0:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d017      	beq.n	80030d8 <HAL_ADC_IRQHandler+0x1d6>
 80030a8:	693b      	ldr	r3, [r7, #16]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d014      	beq.n	80030d8 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f003 0301 	and.w	r3, r3, #1
 80030b8:	2b01      	cmp	r3, #1
 80030ba:	d10d      	bne.n	80030d8 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030c0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80030c8:	6878      	ldr	r0, [r7, #4]
 80030ca:	f000 f841 	bl	8003150 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f06f 0201 	mvn.w	r2, #1
 80030d6:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	f003 0320 	and.w	r3, r3, #32
 80030de:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80030e6:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80030e8:	697b      	ldr	r3, [r7, #20]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d015      	beq.n	800311a <HAL_ADC_IRQHandler+0x218>
 80030ee:	693b      	ldr	r3, [r7, #16]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d012      	beq.n	800311a <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F7, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030f8:	f043 0202 	orr.w	r2, r3, #2
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f06f 0220 	mvn.w	r2, #32
 8003108:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800310a:	6878      	ldr	r0, [r7, #4]
 800310c:	f000 f82a 	bl	8003164 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f06f 0220 	mvn.w	r2, #32
 8003118:	601a      	str	r2, [r3, #0]
  }
}
 800311a:	bf00      	nop
 800311c:	3718      	adds	r7, #24
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}

08003122 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8003122:	b480      	push	{r7}
 8003124:	b083      	sub	sp, #12
 8003126:	af00      	add	r7, sp, #0
 8003128:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8003130:	4618      	mov	r0, r3
 8003132:	370c      	adds	r7, #12
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr

0800313c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800313c:	b480      	push	{r7}
 800313e:	b083      	sub	sp, #12
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003144:	bf00      	nop
 8003146:	370c      	adds	r7, #12
 8003148:	46bd      	mov	sp, r7
 800314a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314e:	4770      	bx	lr

08003150 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003150:	b480      	push	{r7}
 8003152:	b083      	sub	sp, #12
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8003158:	bf00      	nop
 800315a:	370c      	adds	r7, #12
 800315c:	46bd      	mov	sp, r7
 800315e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003162:	4770      	bx	lr

08003164 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003164:	b480      	push	{r7}
 8003166:	b083      	sub	sp, #12
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800316c:	bf00      	nop
 800316e:	370c      	adds	r7, #12
 8003170:	46bd      	mov	sp, r7
 8003172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003176:	4770      	bx	lr

08003178 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003178:	b480      	push	{r7}
 800317a:	b085      	sub	sp, #20
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
 8003180:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8003182:	2300      	movs	r3, #0
 8003184:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800318c:	2b01      	cmp	r3, #1
 800318e:	d101      	bne.n	8003194 <HAL_ADC_ConfigChannel+0x1c>
 8003190:	2302      	movs	r3, #2
 8003192:	e136      	b.n	8003402 <HAL_ADC_ConfigChannel+0x28a>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2201      	movs	r2, #1
 8003198:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	2b09      	cmp	r3, #9
 80031a2:	d93a      	bls.n	800321a <HAL_ADC_ConfigChannel+0xa2>
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80031ac:	d035      	beq.n	800321a <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	68d9      	ldr	r1, [r3, #12]
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	b29b      	uxth	r3, r3
 80031ba:	461a      	mov	r2, r3
 80031bc:	4613      	mov	r3, r2
 80031be:	005b      	lsls	r3, r3, #1
 80031c0:	4413      	add	r3, r2
 80031c2:	3b1e      	subs	r3, #30
 80031c4:	2207      	movs	r2, #7
 80031c6:	fa02 f303 	lsl.w	r3, r2, r3
 80031ca:	43da      	mvns	r2, r3
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	400a      	ands	r2, r1
 80031d2:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a8d      	ldr	r2, [pc, #564]	@ (8003410 <HAL_ADC_ConfigChannel+0x298>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d10a      	bne.n	80031f4 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	68d9      	ldr	r1, [r3, #12]
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	061a      	lsls	r2, r3, #24
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	430a      	orrs	r2, r1
 80031f0:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80031f2:	e035      	b.n	8003260 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	68d9      	ldr	r1, [r3, #12]
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	689a      	ldr	r2, [r3, #8]
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	b29b      	uxth	r3, r3
 8003204:	4618      	mov	r0, r3
 8003206:	4603      	mov	r3, r0
 8003208:	005b      	lsls	r3, r3, #1
 800320a:	4403      	add	r3, r0
 800320c:	3b1e      	subs	r3, #30
 800320e:	409a      	lsls	r2, r3
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	430a      	orrs	r2, r1
 8003216:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003218:	e022      	b.n	8003260 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	6919      	ldr	r1, [r3, #16]
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	b29b      	uxth	r3, r3
 8003226:	461a      	mov	r2, r3
 8003228:	4613      	mov	r3, r2
 800322a:	005b      	lsls	r3, r3, #1
 800322c:	4413      	add	r3, r2
 800322e:	2207      	movs	r2, #7
 8003230:	fa02 f303 	lsl.w	r3, r2, r3
 8003234:	43da      	mvns	r2, r3
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	400a      	ands	r2, r1
 800323c:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	6919      	ldr	r1, [r3, #16]
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	689a      	ldr	r2, [r3, #8]
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	b29b      	uxth	r3, r3
 800324e:	4618      	mov	r0, r3
 8003250:	4603      	mov	r3, r0
 8003252:	005b      	lsls	r3, r3, #1
 8003254:	4403      	add	r3, r0
 8003256:	409a      	lsls	r2, r3
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	430a      	orrs	r2, r1
 800325e:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	2b06      	cmp	r3, #6
 8003266:	d824      	bhi.n	80032b2 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	685a      	ldr	r2, [r3, #4]
 8003272:	4613      	mov	r3, r2
 8003274:	009b      	lsls	r3, r3, #2
 8003276:	4413      	add	r3, r2
 8003278:	3b05      	subs	r3, #5
 800327a:	221f      	movs	r2, #31
 800327c:	fa02 f303 	lsl.w	r3, r2, r3
 8003280:	43da      	mvns	r2, r3
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	400a      	ands	r2, r1
 8003288:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	b29b      	uxth	r3, r3
 8003296:	4618      	mov	r0, r3
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	685a      	ldr	r2, [r3, #4]
 800329c:	4613      	mov	r3, r2
 800329e:	009b      	lsls	r3, r3, #2
 80032a0:	4413      	add	r3, r2
 80032a2:	3b05      	subs	r3, #5
 80032a4:	fa00 f203 	lsl.w	r2, r0, r3
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	430a      	orrs	r2, r1
 80032ae:	635a      	str	r2, [r3, #52]	@ 0x34
 80032b0:	e04c      	b.n	800334c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	2b0c      	cmp	r3, #12
 80032b8:	d824      	bhi.n	8003304 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	685a      	ldr	r2, [r3, #4]
 80032c4:	4613      	mov	r3, r2
 80032c6:	009b      	lsls	r3, r3, #2
 80032c8:	4413      	add	r3, r2
 80032ca:	3b23      	subs	r3, #35	@ 0x23
 80032cc:	221f      	movs	r2, #31
 80032ce:	fa02 f303 	lsl.w	r3, r2, r3
 80032d2:	43da      	mvns	r2, r3
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	400a      	ands	r2, r1
 80032da:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	b29b      	uxth	r3, r3
 80032e8:	4618      	mov	r0, r3
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	685a      	ldr	r2, [r3, #4]
 80032ee:	4613      	mov	r3, r2
 80032f0:	009b      	lsls	r3, r3, #2
 80032f2:	4413      	add	r3, r2
 80032f4:	3b23      	subs	r3, #35	@ 0x23
 80032f6:	fa00 f203 	lsl.w	r2, r0, r3
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	430a      	orrs	r2, r1
 8003300:	631a      	str	r2, [r3, #48]	@ 0x30
 8003302:	e023      	b.n	800334c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	685a      	ldr	r2, [r3, #4]
 800330e:	4613      	mov	r3, r2
 8003310:	009b      	lsls	r3, r3, #2
 8003312:	4413      	add	r3, r2
 8003314:	3b41      	subs	r3, #65	@ 0x41
 8003316:	221f      	movs	r2, #31
 8003318:	fa02 f303 	lsl.w	r3, r2, r3
 800331c:	43da      	mvns	r2, r3
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	400a      	ands	r2, r1
 8003324:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	b29b      	uxth	r3, r3
 8003332:	4618      	mov	r0, r3
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	685a      	ldr	r2, [r3, #4]
 8003338:	4613      	mov	r3, r2
 800333a:	009b      	lsls	r3, r3, #2
 800333c:	4413      	add	r3, r2
 800333e:	3b41      	subs	r3, #65	@ 0x41
 8003340:	fa00 f203 	lsl.w	r2, r0, r3
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	430a      	orrs	r2, r1
 800334a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4a30      	ldr	r2, [pc, #192]	@ (8003414 <HAL_ADC_ConfigChannel+0x29c>)
 8003352:	4293      	cmp	r3, r2
 8003354:	d10a      	bne.n	800336c <HAL_ADC_ConfigChannel+0x1f4>
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800335e:	d105      	bne.n	800336c <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8003360:	4b2d      	ldr	r3, [pc, #180]	@ (8003418 <HAL_ADC_ConfigChannel+0x2a0>)
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	4a2c      	ldr	r2, [pc, #176]	@ (8003418 <HAL_ADC_ConfigChannel+0x2a0>)
 8003366:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800336a:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4a28      	ldr	r2, [pc, #160]	@ (8003414 <HAL_ADC_ConfigChannel+0x29c>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d10f      	bne.n	8003396 <HAL_ADC_ConfigChannel+0x21e>
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	2b12      	cmp	r3, #18
 800337c:	d10b      	bne.n	8003396 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 800337e:	4b26      	ldr	r3, [pc, #152]	@ (8003418 <HAL_ADC_ConfigChannel+0x2a0>)
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	4a25      	ldr	r2, [pc, #148]	@ (8003418 <HAL_ADC_ConfigChannel+0x2a0>)
 8003384:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003388:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800338a:	4b23      	ldr	r3, [pc, #140]	@ (8003418 <HAL_ADC_ConfigChannel+0x2a0>)
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	4a22      	ldr	r2, [pc, #136]	@ (8003418 <HAL_ADC_ConfigChannel+0x2a0>)
 8003390:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003394:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4a1e      	ldr	r2, [pc, #120]	@ (8003414 <HAL_ADC_ConfigChannel+0x29c>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d12b      	bne.n	80033f8 <HAL_ADC_ConfigChannel+0x280>
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a1a      	ldr	r2, [pc, #104]	@ (8003410 <HAL_ADC_ConfigChannel+0x298>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d003      	beq.n	80033b2 <HAL_ADC_ConfigChannel+0x23a>
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	2b11      	cmp	r3, #17
 80033b0:	d122      	bne.n	80033f8 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 80033b2:	4b19      	ldr	r3, [pc, #100]	@ (8003418 <HAL_ADC_ConfigChannel+0x2a0>)
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	4a18      	ldr	r2, [pc, #96]	@ (8003418 <HAL_ADC_ConfigChannel+0x2a0>)
 80033b8:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80033bc:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80033be:	4b16      	ldr	r3, [pc, #88]	@ (8003418 <HAL_ADC_ConfigChannel+0x2a0>)
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	4a15      	ldr	r2, [pc, #84]	@ (8003418 <HAL_ADC_ConfigChannel+0x2a0>)
 80033c4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80033c8:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	4a10      	ldr	r2, [pc, #64]	@ (8003410 <HAL_ADC_ConfigChannel+0x298>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d111      	bne.n	80033f8 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80033d4:	4b11      	ldr	r3, [pc, #68]	@ (800341c <HAL_ADC_ConfigChannel+0x2a4>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a11      	ldr	r2, [pc, #68]	@ (8003420 <HAL_ADC_ConfigChannel+0x2a8>)
 80033da:	fba2 2303 	umull	r2, r3, r2, r3
 80033de:	0c9a      	lsrs	r2, r3, #18
 80033e0:	4613      	mov	r3, r2
 80033e2:	009b      	lsls	r3, r3, #2
 80033e4:	4413      	add	r3, r2
 80033e6:	005b      	lsls	r3, r3, #1
 80033e8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80033ea:	e002      	b.n	80033f2 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	3b01      	subs	r3, #1
 80033f0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d1f9      	bne.n	80033ec <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2200      	movs	r2, #0
 80033fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003400:	2300      	movs	r3, #0
}
 8003402:	4618      	mov	r0, r3
 8003404:	3714      	adds	r7, #20
 8003406:	46bd      	mov	sp, r7
 8003408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340c:	4770      	bx	lr
 800340e:	bf00      	nop
 8003410:	10000012 	.word	0x10000012
 8003414:	40012000 	.word	0x40012000
 8003418:	40012300 	.word	0x40012300
 800341c:	200000a8 	.word	0x200000a8
 8003420:	431bde83 	.word	0x431bde83

08003424 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003424:	b480      	push	{r7}
 8003426:	b083      	sub	sp, #12
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 800342c:	4b78      	ldr	r3, [pc, #480]	@ (8003610 <ADC_Init+0x1ec>)
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	4a77      	ldr	r2, [pc, #476]	@ (8003610 <ADC_Init+0x1ec>)
 8003432:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8003436:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003438:	4b75      	ldr	r3, [pc, #468]	@ (8003610 <ADC_Init+0x1ec>)
 800343a:	685a      	ldr	r2, [r3, #4]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	4973      	ldr	r1, [pc, #460]	@ (8003610 <ADC_Init+0x1ec>)
 8003442:	4313      	orrs	r3, r2
 8003444:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	685a      	ldr	r2, [r3, #4]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003454:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	6859      	ldr	r1, [r3, #4]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	691b      	ldr	r3, [r3, #16]
 8003460:	021a      	lsls	r2, r3, #8
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	430a      	orrs	r2, r1
 8003468:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	685a      	ldr	r2, [r3, #4]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003478:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	6859      	ldr	r1, [r3, #4]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	689a      	ldr	r2, [r3, #8]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	430a      	orrs	r2, r1
 800348a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	689a      	ldr	r2, [r3, #8]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800349a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	6899      	ldr	r1, [r3, #8]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	68da      	ldr	r2, [r3, #12]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	430a      	orrs	r2, r1
 80034ac:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034b2:	4a58      	ldr	r2, [pc, #352]	@ (8003614 <ADC_Init+0x1f0>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d022      	beq.n	80034fe <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	689a      	ldr	r2, [r3, #8]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80034c6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	6899      	ldr	r1, [r3, #8]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	430a      	orrs	r2, r1
 80034d8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	689a      	ldr	r2, [r3, #8]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80034e8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	6899      	ldr	r1, [r3, #8]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	430a      	orrs	r2, r1
 80034fa:	609a      	str	r2, [r3, #8]
 80034fc:	e00f      	b.n	800351e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	689a      	ldr	r2, [r3, #8]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800350c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	689a      	ldr	r2, [r3, #8]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800351c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	689a      	ldr	r2, [r3, #8]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f022 0202 	bic.w	r2, r2, #2
 800352c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	6899      	ldr	r1, [r3, #8]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	699b      	ldr	r3, [r3, #24]
 8003538:	005a      	lsls	r2, r3, #1
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	430a      	orrs	r2, r1
 8003540:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d01b      	beq.n	8003584 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	685a      	ldr	r2, [r3, #4]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800355a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	685a      	ldr	r2, [r3, #4]
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800356a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	6859      	ldr	r1, [r3, #4]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003576:	3b01      	subs	r3, #1
 8003578:	035a      	lsls	r2, r3, #13
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	430a      	orrs	r2, r1
 8003580:	605a      	str	r2, [r3, #4]
 8003582:	e007      	b.n	8003594 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	685a      	ldr	r2, [r3, #4]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003592:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80035a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	69db      	ldr	r3, [r3, #28]
 80035ae:	3b01      	subs	r3, #1
 80035b0:	051a      	lsls	r2, r3, #20
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	430a      	orrs	r2, r1
 80035b8:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	689a      	ldr	r2, [r3, #8]
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80035c8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	6899      	ldr	r1, [r3, #8]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80035d6:	025a      	lsls	r2, r3, #9
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	430a      	orrs	r2, r1
 80035de:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	689a      	ldr	r2, [r3, #8]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035ee:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	6899      	ldr	r1, [r3, #8]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	695b      	ldr	r3, [r3, #20]
 80035fa:	029a      	lsls	r2, r3, #10
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	430a      	orrs	r2, r1
 8003602:	609a      	str	r2, [r3, #8]
}
 8003604:	bf00      	nop
 8003606:	370c      	adds	r7, #12
 8003608:	46bd      	mov	sp, r7
 800360a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360e:	4770      	bx	lr
 8003610:	40012300 	.word	0x40012300
 8003614:	0f000001 	.word	0x0f000001

08003618 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003618:	b480      	push	{r7}
 800361a:	b083      	sub	sp, #12
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003620:	bf00      	nop
 8003622:	370c      	adds	r7, #12
 8003624:	46bd      	mov	sp, r7
 8003626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362a:	4770      	bx	lr

0800362c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800362c:	b480      	push	{r7}
 800362e:	b085      	sub	sp, #20
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	f003 0307 	and.w	r3, r3, #7
 800363a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800363c:	4b0b      	ldr	r3, [pc, #44]	@ (800366c <__NVIC_SetPriorityGrouping+0x40>)
 800363e:	68db      	ldr	r3, [r3, #12]
 8003640:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003642:	68ba      	ldr	r2, [r7, #8]
 8003644:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003648:	4013      	ands	r3, r2
 800364a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003654:	4b06      	ldr	r3, [pc, #24]	@ (8003670 <__NVIC_SetPriorityGrouping+0x44>)
 8003656:	4313      	orrs	r3, r2
 8003658:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800365a:	4a04      	ldr	r2, [pc, #16]	@ (800366c <__NVIC_SetPriorityGrouping+0x40>)
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	60d3      	str	r3, [r2, #12]
}
 8003660:	bf00      	nop
 8003662:	3714      	adds	r7, #20
 8003664:	46bd      	mov	sp, r7
 8003666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366a:	4770      	bx	lr
 800366c:	e000ed00 	.word	0xe000ed00
 8003670:	05fa0000 	.word	0x05fa0000

08003674 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003674:	b480      	push	{r7}
 8003676:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003678:	4b04      	ldr	r3, [pc, #16]	@ (800368c <__NVIC_GetPriorityGrouping+0x18>)
 800367a:	68db      	ldr	r3, [r3, #12]
 800367c:	0a1b      	lsrs	r3, r3, #8
 800367e:	f003 0307 	and.w	r3, r3, #7
}
 8003682:	4618      	mov	r0, r3
 8003684:	46bd      	mov	sp, r7
 8003686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368a:	4770      	bx	lr
 800368c:	e000ed00 	.word	0xe000ed00

08003690 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003690:	b480      	push	{r7}
 8003692:	b083      	sub	sp, #12
 8003694:	af00      	add	r7, sp, #0
 8003696:	4603      	mov	r3, r0
 8003698:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800369a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	db0b      	blt.n	80036ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036a2:	79fb      	ldrb	r3, [r7, #7]
 80036a4:	f003 021f 	and.w	r2, r3, #31
 80036a8:	4907      	ldr	r1, [pc, #28]	@ (80036c8 <__NVIC_EnableIRQ+0x38>)
 80036aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036ae:	095b      	lsrs	r3, r3, #5
 80036b0:	2001      	movs	r0, #1
 80036b2:	fa00 f202 	lsl.w	r2, r0, r2
 80036b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80036ba:	bf00      	nop
 80036bc:	370c      	adds	r7, #12
 80036be:	46bd      	mov	sp, r7
 80036c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c4:	4770      	bx	lr
 80036c6:	bf00      	nop
 80036c8:	e000e100 	.word	0xe000e100

080036cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80036cc:	b480      	push	{r7}
 80036ce:	b083      	sub	sp, #12
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	4603      	mov	r3, r0
 80036d4:	6039      	str	r1, [r7, #0]
 80036d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	db0a      	blt.n	80036f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	b2da      	uxtb	r2, r3
 80036e4:	490c      	ldr	r1, [pc, #48]	@ (8003718 <__NVIC_SetPriority+0x4c>)
 80036e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036ea:	0112      	lsls	r2, r2, #4
 80036ec:	b2d2      	uxtb	r2, r2
 80036ee:	440b      	add	r3, r1
 80036f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80036f4:	e00a      	b.n	800370c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	b2da      	uxtb	r2, r3
 80036fa:	4908      	ldr	r1, [pc, #32]	@ (800371c <__NVIC_SetPriority+0x50>)
 80036fc:	79fb      	ldrb	r3, [r7, #7]
 80036fe:	f003 030f 	and.w	r3, r3, #15
 8003702:	3b04      	subs	r3, #4
 8003704:	0112      	lsls	r2, r2, #4
 8003706:	b2d2      	uxtb	r2, r2
 8003708:	440b      	add	r3, r1
 800370a:	761a      	strb	r2, [r3, #24]
}
 800370c:	bf00      	nop
 800370e:	370c      	adds	r7, #12
 8003710:	46bd      	mov	sp, r7
 8003712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003716:	4770      	bx	lr
 8003718:	e000e100 	.word	0xe000e100
 800371c:	e000ed00 	.word	0xe000ed00

08003720 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003720:	b480      	push	{r7}
 8003722:	b089      	sub	sp, #36	@ 0x24
 8003724:	af00      	add	r7, sp, #0
 8003726:	60f8      	str	r0, [r7, #12]
 8003728:	60b9      	str	r1, [r7, #8]
 800372a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	f003 0307 	and.w	r3, r3, #7
 8003732:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003734:	69fb      	ldr	r3, [r7, #28]
 8003736:	f1c3 0307 	rsb	r3, r3, #7
 800373a:	2b04      	cmp	r3, #4
 800373c:	bf28      	it	cs
 800373e:	2304      	movcs	r3, #4
 8003740:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003742:	69fb      	ldr	r3, [r7, #28]
 8003744:	3304      	adds	r3, #4
 8003746:	2b06      	cmp	r3, #6
 8003748:	d902      	bls.n	8003750 <NVIC_EncodePriority+0x30>
 800374a:	69fb      	ldr	r3, [r7, #28]
 800374c:	3b03      	subs	r3, #3
 800374e:	e000      	b.n	8003752 <NVIC_EncodePriority+0x32>
 8003750:	2300      	movs	r3, #0
 8003752:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003754:	f04f 32ff 	mov.w	r2, #4294967295
 8003758:	69bb      	ldr	r3, [r7, #24]
 800375a:	fa02 f303 	lsl.w	r3, r2, r3
 800375e:	43da      	mvns	r2, r3
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	401a      	ands	r2, r3
 8003764:	697b      	ldr	r3, [r7, #20]
 8003766:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003768:	f04f 31ff 	mov.w	r1, #4294967295
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	fa01 f303 	lsl.w	r3, r1, r3
 8003772:	43d9      	mvns	r1, r3
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003778:	4313      	orrs	r3, r2
         );
}
 800377a:	4618      	mov	r0, r3
 800377c:	3724      	adds	r7, #36	@ 0x24
 800377e:	46bd      	mov	sp, r7
 8003780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003784:	4770      	bx	lr
	...

08003788 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b082      	sub	sp, #8
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	3b01      	subs	r3, #1
 8003794:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003798:	d301      	bcc.n	800379e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800379a:	2301      	movs	r3, #1
 800379c:	e00f      	b.n	80037be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800379e:	4a0a      	ldr	r2, [pc, #40]	@ (80037c8 <SysTick_Config+0x40>)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	3b01      	subs	r3, #1
 80037a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80037a6:	210f      	movs	r1, #15
 80037a8:	f04f 30ff 	mov.w	r0, #4294967295
 80037ac:	f7ff ff8e 	bl	80036cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80037b0:	4b05      	ldr	r3, [pc, #20]	@ (80037c8 <SysTick_Config+0x40>)
 80037b2:	2200      	movs	r2, #0
 80037b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80037b6:	4b04      	ldr	r3, [pc, #16]	@ (80037c8 <SysTick_Config+0x40>)
 80037b8:	2207      	movs	r2, #7
 80037ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80037bc:	2300      	movs	r3, #0
}
 80037be:	4618      	mov	r0, r3
 80037c0:	3708      	adds	r7, #8
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}
 80037c6:	bf00      	nop
 80037c8:	e000e010 	.word	0xe000e010

080037cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b082      	sub	sp, #8
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80037d4:	6878      	ldr	r0, [r7, #4]
 80037d6:	f7ff ff29 	bl	800362c <__NVIC_SetPriorityGrouping>
}
 80037da:	bf00      	nop
 80037dc:	3708      	adds	r7, #8
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}

080037e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80037e2:	b580      	push	{r7, lr}
 80037e4:	b086      	sub	sp, #24
 80037e6:	af00      	add	r7, sp, #0
 80037e8:	4603      	mov	r3, r0
 80037ea:	60b9      	str	r1, [r7, #8]
 80037ec:	607a      	str	r2, [r7, #4]
 80037ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80037f0:	2300      	movs	r3, #0
 80037f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80037f4:	f7ff ff3e 	bl	8003674 <__NVIC_GetPriorityGrouping>
 80037f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80037fa:	687a      	ldr	r2, [r7, #4]
 80037fc:	68b9      	ldr	r1, [r7, #8]
 80037fe:	6978      	ldr	r0, [r7, #20]
 8003800:	f7ff ff8e 	bl	8003720 <NVIC_EncodePriority>
 8003804:	4602      	mov	r2, r0
 8003806:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800380a:	4611      	mov	r1, r2
 800380c:	4618      	mov	r0, r3
 800380e:	f7ff ff5d 	bl	80036cc <__NVIC_SetPriority>
}
 8003812:	bf00      	nop
 8003814:	3718      	adds	r7, #24
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}

0800381a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800381a:	b580      	push	{r7, lr}
 800381c:	b082      	sub	sp, #8
 800381e:	af00      	add	r7, sp, #0
 8003820:	4603      	mov	r3, r0
 8003822:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003824:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003828:	4618      	mov	r0, r3
 800382a:	f7ff ff31 	bl	8003690 <__NVIC_EnableIRQ>
}
 800382e:	bf00      	nop
 8003830:	3708      	adds	r7, #8
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}

08003836 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003836:	b580      	push	{r7, lr}
 8003838:	b082      	sub	sp, #8
 800383a:	af00      	add	r7, sp, #0
 800383c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800383e:	6878      	ldr	r0, [r7, #4]
 8003840:	f7ff ffa2 	bl	8003788 <SysTick_Config>
 8003844:	4603      	mov	r3, r0
}
 8003846:	4618      	mov	r0, r3
 8003848:	3708      	adds	r7, #8
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}
	...

08003850 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b086      	sub	sp, #24
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003858:	2300      	movs	r3, #0
 800385a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800385c:	f7ff f984 	bl	8002b68 <HAL_GetTick>
 8003860:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d101      	bne.n	800386c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003868:	2301      	movs	r3, #1
 800386a:	e099      	b.n	80039a0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2202      	movs	r2, #2
 8003870:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2200      	movs	r2, #0
 8003878:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f022 0201 	bic.w	r2, r2, #1
 800388a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800388c:	e00f      	b.n	80038ae <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800388e:	f7ff f96b 	bl	8002b68 <HAL_GetTick>
 8003892:	4602      	mov	r2, r0
 8003894:	693b      	ldr	r3, [r7, #16]
 8003896:	1ad3      	subs	r3, r2, r3
 8003898:	2b05      	cmp	r3, #5
 800389a:	d908      	bls.n	80038ae <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2220      	movs	r2, #32
 80038a0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2203      	movs	r2, #3
 80038a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80038aa:	2303      	movs	r3, #3
 80038ac:	e078      	b.n	80039a0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f003 0301 	and.w	r3, r3, #1
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d1e8      	bne.n	800388e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80038c4:	697a      	ldr	r2, [r7, #20]
 80038c6:	4b38      	ldr	r3, [pc, #224]	@ (80039a8 <HAL_DMA_Init+0x158>)
 80038c8:	4013      	ands	r3, r2
 80038ca:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	685a      	ldr	r2, [r3, #4]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	689b      	ldr	r3, [r3, #8]
 80038d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80038da:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	691b      	ldr	r3, [r3, #16]
 80038e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	699b      	ldr	r3, [r3, #24]
 80038ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038f2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6a1b      	ldr	r3, [r3, #32]
 80038f8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80038fa:	697a      	ldr	r2, [r7, #20]
 80038fc:	4313      	orrs	r3, r2
 80038fe:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003904:	2b04      	cmp	r3, #4
 8003906:	d107      	bne.n	8003918 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003910:	4313      	orrs	r3, r2
 8003912:	697a      	ldr	r2, [r7, #20]
 8003914:	4313      	orrs	r3, r2
 8003916:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	697a      	ldr	r2, [r7, #20]
 800391e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	695b      	ldr	r3, [r3, #20]
 8003926:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	f023 0307 	bic.w	r3, r3, #7
 800392e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003934:	697a      	ldr	r2, [r7, #20]
 8003936:	4313      	orrs	r3, r2
 8003938:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800393e:	2b04      	cmp	r3, #4
 8003940:	d117      	bne.n	8003972 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003946:	697a      	ldr	r2, [r7, #20]
 8003948:	4313      	orrs	r3, r2
 800394a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003950:	2b00      	cmp	r3, #0
 8003952:	d00e      	beq.n	8003972 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003954:	6878      	ldr	r0, [r7, #4]
 8003956:	f000 fa7b 	bl	8003e50 <DMA_CheckFifoParam>
 800395a:	4603      	mov	r3, r0
 800395c:	2b00      	cmp	r3, #0
 800395e:	d008      	beq.n	8003972 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2240      	movs	r2, #64	@ 0x40
 8003964:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800396e:	2301      	movs	r3, #1
 8003970:	e016      	b.n	80039a0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	697a      	ldr	r2, [r7, #20]
 8003978:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800397a:	6878      	ldr	r0, [r7, #4]
 800397c:	f000 fa32 	bl	8003de4 <DMA_CalcBaseAndBitshift>
 8003980:	4603      	mov	r3, r0
 8003982:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003988:	223f      	movs	r2, #63	@ 0x3f
 800398a:	409a      	lsls	r2, r3
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2200      	movs	r2, #0
 8003994:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2201      	movs	r2, #1
 800399a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800399e:	2300      	movs	r3, #0
}
 80039a0:	4618      	mov	r0, r3
 80039a2:	3718      	adds	r7, #24
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bd80      	pop	{r7, pc}
 80039a8:	f010803f 	.word	0xf010803f

080039ac <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b084      	sub	sp, #16
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039b8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80039ba:	f7ff f8d5 	bl	8002b68 <HAL_GetTick>
 80039be:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80039c6:	b2db      	uxtb	r3, r3
 80039c8:	2b02      	cmp	r3, #2
 80039ca:	d008      	beq.n	80039de <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2280      	movs	r2, #128	@ 0x80
 80039d0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2200      	movs	r2, #0
 80039d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80039da:	2301      	movs	r3, #1
 80039dc:	e052      	b.n	8003a84 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	681a      	ldr	r2, [r3, #0]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f022 0216 	bic.w	r2, r2, #22
 80039ec:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	695a      	ldr	r2, [r3, #20]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80039fc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d103      	bne.n	8003a0e <HAL_DMA_Abort+0x62>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d007      	beq.n	8003a1e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	681a      	ldr	r2, [r3, #0]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f022 0208 	bic.w	r2, r2, #8
 8003a1c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	681a      	ldr	r2, [r3, #0]
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f022 0201 	bic.w	r2, r2, #1
 8003a2c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a2e:	e013      	b.n	8003a58 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003a30:	f7ff f89a 	bl	8002b68 <HAL_GetTick>
 8003a34:	4602      	mov	r2, r0
 8003a36:	68bb      	ldr	r3, [r7, #8]
 8003a38:	1ad3      	subs	r3, r2, r3
 8003a3a:	2b05      	cmp	r3, #5
 8003a3c:	d90c      	bls.n	8003a58 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2220      	movs	r2, #32
 8003a42:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2203      	movs	r2, #3
 8003a48:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8003a54:	2303      	movs	r3, #3
 8003a56:	e015      	b.n	8003a84 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f003 0301 	and.w	r3, r3, #1
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d1e4      	bne.n	8003a30 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a6a:	223f      	movs	r2, #63	@ 0x3f
 8003a6c:	409a      	lsls	r2, r3
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2201      	movs	r2, #1
 8003a76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8003a82:	2300      	movs	r3, #0
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	3710      	adds	r7, #16
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bd80      	pop	{r7, pc}

08003a8c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b083      	sub	sp, #12
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003a9a:	b2db      	uxtb	r3, r3
 8003a9c:	2b02      	cmp	r3, #2
 8003a9e:	d004      	beq.n	8003aaa <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2280      	movs	r2, #128	@ 0x80
 8003aa4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	e00c      	b.n	8003ac4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2205      	movs	r2, #5
 8003aae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	681a      	ldr	r2, [r3, #0]
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f022 0201 	bic.w	r2, r2, #1
 8003ac0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003ac2:	2300      	movs	r3, #0
}
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	370c      	adds	r7, #12
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ace:	4770      	bx	lr

08003ad0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b086      	sub	sp, #24
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8003adc:	4b8e      	ldr	r3, [pc, #568]	@ (8003d18 <HAL_DMA_IRQHandler+0x248>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a8e      	ldr	r2, [pc, #568]	@ (8003d1c <HAL_DMA_IRQHandler+0x24c>)
 8003ae2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ae6:	0a9b      	lsrs	r3, r3, #10
 8003ae8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003aee:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003af0:	693b      	ldr	r3, [r7, #16]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003afa:	2208      	movs	r2, #8
 8003afc:	409a      	lsls	r2, r3
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	4013      	ands	r3, r2
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d01a      	beq.n	8003b3c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f003 0304 	and.w	r3, r3, #4
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d013      	beq.n	8003b3c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f022 0204 	bic.w	r2, r2, #4
 8003b22:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b28:	2208      	movs	r2, #8
 8003b2a:	409a      	lsls	r2, r3
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b34:	f043 0201 	orr.w	r2, r3, #1
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b40:	2201      	movs	r2, #1
 8003b42:	409a      	lsls	r2, r3
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	4013      	ands	r3, r2
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d012      	beq.n	8003b72 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	695b      	ldr	r3, [r3, #20]
 8003b52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d00b      	beq.n	8003b72 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b5e:	2201      	movs	r2, #1
 8003b60:	409a      	lsls	r2, r3
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b6a:	f043 0202 	orr.w	r2, r3, #2
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b76:	2204      	movs	r2, #4
 8003b78:	409a      	lsls	r2, r3
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d012      	beq.n	8003ba8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 0302 	and.w	r3, r3, #2
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d00b      	beq.n	8003ba8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b94:	2204      	movs	r2, #4
 8003b96:	409a      	lsls	r2, r3
 8003b98:	693b      	ldr	r3, [r7, #16]
 8003b9a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ba0:	f043 0204 	orr.w	r2, r3, #4
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bac:	2210      	movs	r2, #16
 8003bae:	409a      	lsls	r2, r3
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	4013      	ands	r3, r2
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d043      	beq.n	8003c40 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 0308 	and.w	r3, r3, #8
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d03c      	beq.n	8003c40 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bca:	2210      	movs	r2, #16
 8003bcc:	409a      	lsls	r2, r3
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d018      	beq.n	8003c12 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d108      	bne.n	8003c00 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d024      	beq.n	8003c40 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bfa:	6878      	ldr	r0, [r7, #4]
 8003bfc:	4798      	blx	r3
 8003bfe:	e01f      	b.n	8003c40 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d01b      	beq.n	8003c40 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c0c:	6878      	ldr	r0, [r7, #4]
 8003c0e:	4798      	blx	r3
 8003c10:	e016      	b.n	8003c40 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d107      	bne.n	8003c30 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	681a      	ldr	r2, [r3, #0]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f022 0208 	bic.w	r2, r2, #8
 8003c2e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d003      	beq.n	8003c40 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c3c:	6878      	ldr	r0, [r7, #4]
 8003c3e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c44:	2220      	movs	r2, #32
 8003c46:	409a      	lsls	r2, r3
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	4013      	ands	r3, r2
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	f000 808f 	beq.w	8003d70 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f003 0310 	and.w	r3, r3, #16
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	f000 8087 	beq.w	8003d70 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c66:	2220      	movs	r2, #32
 8003c68:	409a      	lsls	r2, r3
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003c74:	b2db      	uxtb	r3, r3
 8003c76:	2b05      	cmp	r3, #5
 8003c78:	d136      	bne.n	8003ce8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f022 0216 	bic.w	r2, r2, #22
 8003c88:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	695a      	ldr	r2, [r3, #20]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003c98:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d103      	bne.n	8003caa <HAL_DMA_IRQHandler+0x1da>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d007      	beq.n	8003cba <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	681a      	ldr	r2, [r3, #0]
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f022 0208 	bic.w	r2, r2, #8
 8003cb8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cbe:	223f      	movs	r2, #63	@ 0x3f
 8003cc0:	409a      	lsls	r2, r3
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2201      	movs	r2, #1
 8003cca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d07e      	beq.n	8003ddc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ce2:	6878      	ldr	r0, [r7, #4]
 8003ce4:	4798      	blx	r3
        }
        return;
 8003ce6:	e079      	b.n	8003ddc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d01d      	beq.n	8003d32 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d10d      	bne.n	8003d20 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d031      	beq.n	8003d70 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d10:	6878      	ldr	r0, [r7, #4]
 8003d12:	4798      	blx	r3
 8003d14:	e02c      	b.n	8003d70 <HAL_DMA_IRQHandler+0x2a0>
 8003d16:	bf00      	nop
 8003d18:	200000a8 	.word	0x200000a8
 8003d1c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d023      	beq.n	8003d70 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d2c:	6878      	ldr	r0, [r7, #4]
 8003d2e:	4798      	blx	r3
 8003d30:	e01e      	b.n	8003d70 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d10f      	bne.n	8003d60 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f022 0210 	bic.w	r2, r2, #16
 8003d4e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2201      	movs	r2, #1
 8003d54:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d003      	beq.n	8003d70 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d6c:	6878      	ldr	r0, [r7, #4]
 8003d6e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d032      	beq.n	8003dde <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d7c:	f003 0301 	and.w	r3, r3, #1
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d022      	beq.n	8003dca <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2205      	movs	r2, #5
 8003d88:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	681a      	ldr	r2, [r3, #0]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f022 0201 	bic.w	r2, r2, #1
 8003d9a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	3301      	adds	r3, #1
 8003da0:	60bb      	str	r3, [r7, #8]
 8003da2:	697a      	ldr	r2, [r7, #20]
 8003da4:	429a      	cmp	r2, r3
 8003da6:	d307      	bcc.n	8003db8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f003 0301 	and.w	r3, r3, #1
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d1f2      	bne.n	8003d9c <HAL_DMA_IRQHandler+0x2cc>
 8003db6:	e000      	b.n	8003dba <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003db8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2201      	movs	r2, #1
 8003dbe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d005      	beq.n	8003dde <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	4798      	blx	r3
 8003dda:	e000      	b.n	8003dde <HAL_DMA_IRQHandler+0x30e>
        return;
 8003ddc:	bf00      	nop
    }
  }
}
 8003dde:	3718      	adds	r7, #24
 8003de0:	46bd      	mov	sp, r7
 8003de2:	bd80      	pop	{r7, pc}

08003de4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003de4:	b480      	push	{r7}
 8003de6:	b085      	sub	sp, #20
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	3b10      	subs	r3, #16
 8003df4:	4a13      	ldr	r2, [pc, #76]	@ (8003e44 <DMA_CalcBaseAndBitshift+0x60>)
 8003df6:	fba2 2303 	umull	r2, r3, r2, r3
 8003dfa:	091b      	lsrs	r3, r3, #4
 8003dfc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003dfe:	4a12      	ldr	r2, [pc, #72]	@ (8003e48 <DMA_CalcBaseAndBitshift+0x64>)
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	4413      	add	r3, r2
 8003e04:	781b      	ldrb	r3, [r3, #0]
 8003e06:	461a      	mov	r2, r3
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	2b03      	cmp	r3, #3
 8003e10:	d908      	bls.n	8003e24 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	461a      	mov	r2, r3
 8003e18:	4b0c      	ldr	r3, [pc, #48]	@ (8003e4c <DMA_CalcBaseAndBitshift+0x68>)
 8003e1a:	4013      	ands	r3, r2
 8003e1c:	1d1a      	adds	r2, r3, #4
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	659a      	str	r2, [r3, #88]	@ 0x58
 8003e22:	e006      	b.n	8003e32 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	461a      	mov	r2, r3
 8003e2a:	4b08      	ldr	r3, [pc, #32]	@ (8003e4c <DMA_CalcBaseAndBitshift+0x68>)
 8003e2c:	4013      	ands	r3, r2
 8003e2e:	687a      	ldr	r2, [r7, #4]
 8003e30:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003e36:	4618      	mov	r0, r3
 8003e38:	3714      	adds	r7, #20
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e40:	4770      	bx	lr
 8003e42:	bf00      	nop
 8003e44:	aaaaaaab 	.word	0xaaaaaaab
 8003e48:	08009720 	.word	0x08009720
 8003e4c:	fffffc00 	.word	0xfffffc00

08003e50 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b085      	sub	sp, #20
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e58:	2300      	movs	r3, #0
 8003e5a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e60:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	699b      	ldr	r3, [r3, #24]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d11f      	bne.n	8003eaa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	2b03      	cmp	r3, #3
 8003e6e:	d856      	bhi.n	8003f1e <DMA_CheckFifoParam+0xce>
 8003e70:	a201      	add	r2, pc, #4	@ (adr r2, 8003e78 <DMA_CheckFifoParam+0x28>)
 8003e72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e76:	bf00      	nop
 8003e78:	08003e89 	.word	0x08003e89
 8003e7c:	08003e9b 	.word	0x08003e9b
 8003e80:	08003e89 	.word	0x08003e89
 8003e84:	08003f1f 	.word	0x08003f1f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e8c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d046      	beq.n	8003f22 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003e94:	2301      	movs	r3, #1
 8003e96:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e98:	e043      	b.n	8003f22 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e9e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003ea2:	d140      	bne.n	8003f26 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ea8:	e03d      	b.n	8003f26 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	699b      	ldr	r3, [r3, #24]
 8003eae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003eb2:	d121      	bne.n	8003ef8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	2b03      	cmp	r3, #3
 8003eb8:	d837      	bhi.n	8003f2a <DMA_CheckFifoParam+0xda>
 8003eba:	a201      	add	r2, pc, #4	@ (adr r2, 8003ec0 <DMA_CheckFifoParam+0x70>)
 8003ebc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ec0:	08003ed1 	.word	0x08003ed1
 8003ec4:	08003ed7 	.word	0x08003ed7
 8003ec8:	08003ed1 	.word	0x08003ed1
 8003ecc:	08003ee9 	.word	0x08003ee9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	73fb      	strb	r3, [r7, #15]
      break;
 8003ed4:	e030      	b.n	8003f38 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eda:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d025      	beq.n	8003f2e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ee6:	e022      	b.n	8003f2e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eec:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003ef0:	d11f      	bne.n	8003f32 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003ef6:	e01c      	b.n	8003f32 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003ef8:	68bb      	ldr	r3, [r7, #8]
 8003efa:	2b02      	cmp	r3, #2
 8003efc:	d903      	bls.n	8003f06 <DMA_CheckFifoParam+0xb6>
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	2b03      	cmp	r3, #3
 8003f02:	d003      	beq.n	8003f0c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003f04:	e018      	b.n	8003f38 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003f06:	2301      	movs	r3, #1
 8003f08:	73fb      	strb	r3, [r7, #15]
      break;
 8003f0a:	e015      	b.n	8003f38 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f10:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d00e      	beq.n	8003f36 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003f18:	2301      	movs	r3, #1
 8003f1a:	73fb      	strb	r3, [r7, #15]
      break;
 8003f1c:	e00b      	b.n	8003f36 <DMA_CheckFifoParam+0xe6>
      break;
 8003f1e:	bf00      	nop
 8003f20:	e00a      	b.n	8003f38 <DMA_CheckFifoParam+0xe8>
      break;
 8003f22:	bf00      	nop
 8003f24:	e008      	b.n	8003f38 <DMA_CheckFifoParam+0xe8>
      break;
 8003f26:	bf00      	nop
 8003f28:	e006      	b.n	8003f38 <DMA_CheckFifoParam+0xe8>
      break;
 8003f2a:	bf00      	nop
 8003f2c:	e004      	b.n	8003f38 <DMA_CheckFifoParam+0xe8>
      break;
 8003f2e:	bf00      	nop
 8003f30:	e002      	b.n	8003f38 <DMA_CheckFifoParam+0xe8>
      break;   
 8003f32:	bf00      	nop
 8003f34:	e000      	b.n	8003f38 <DMA_CheckFifoParam+0xe8>
      break;
 8003f36:	bf00      	nop
    }
  } 
  
  return status; 
 8003f38:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	3714      	adds	r7, #20
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f44:	4770      	bx	lr
 8003f46:	bf00      	nop

08003f48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b089      	sub	sp, #36	@ 0x24
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
 8003f50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003f52:	2300      	movs	r3, #0
 8003f54:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003f56:	2300      	movs	r3, #0
 8003f58:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8003f62:	2300      	movs	r3, #0
 8003f64:	61fb      	str	r3, [r7, #28]
 8003f66:	e175      	b.n	8004254 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003f68:	2201      	movs	r2, #1
 8003f6a:	69fb      	ldr	r3, [r7, #28]
 8003f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f70:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	697a      	ldr	r2, [r7, #20]
 8003f78:	4013      	ands	r3, r2
 8003f7a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8003f7c:	693a      	ldr	r2, [r7, #16]
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	429a      	cmp	r2, r3
 8003f82:	f040 8164 	bne.w	800424e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	f003 0303 	and.w	r3, r3, #3
 8003f8e:	2b01      	cmp	r3, #1
 8003f90:	d005      	beq.n	8003f9e <HAL_GPIO_Init+0x56>
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	685b      	ldr	r3, [r3, #4]
 8003f96:	f003 0303 	and.w	r3, r3, #3
 8003f9a:	2b02      	cmp	r3, #2
 8003f9c:	d130      	bne.n	8004000 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	689b      	ldr	r3, [r3, #8]
 8003fa2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003fa4:	69fb      	ldr	r3, [r7, #28]
 8003fa6:	005b      	lsls	r3, r3, #1
 8003fa8:	2203      	movs	r2, #3
 8003faa:	fa02 f303 	lsl.w	r3, r2, r3
 8003fae:	43db      	mvns	r3, r3
 8003fb0:	69ba      	ldr	r2, [r7, #24]
 8003fb2:	4013      	ands	r3, r2
 8003fb4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	68da      	ldr	r2, [r3, #12]
 8003fba:	69fb      	ldr	r3, [r7, #28]
 8003fbc:	005b      	lsls	r3, r3, #1
 8003fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8003fc2:	69ba      	ldr	r2, [r7, #24]
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	69ba      	ldr	r2, [r7, #24]
 8003fcc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003fd4:	2201      	movs	r2, #1
 8003fd6:	69fb      	ldr	r3, [r7, #28]
 8003fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fdc:	43db      	mvns	r3, r3
 8003fde:	69ba      	ldr	r2, [r7, #24]
 8003fe0:	4013      	ands	r3, r2
 8003fe2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	091b      	lsrs	r3, r3, #4
 8003fea:	f003 0201 	and.w	r2, r3, #1
 8003fee:	69fb      	ldr	r3, [r7, #28]
 8003ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff4:	69ba      	ldr	r2, [r7, #24]
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	69ba      	ldr	r2, [r7, #24]
 8003ffe:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	f003 0303 	and.w	r3, r3, #3
 8004008:	2b03      	cmp	r3, #3
 800400a:	d017      	beq.n	800403c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	68db      	ldr	r3, [r3, #12]
 8004010:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004012:	69fb      	ldr	r3, [r7, #28]
 8004014:	005b      	lsls	r3, r3, #1
 8004016:	2203      	movs	r2, #3
 8004018:	fa02 f303 	lsl.w	r3, r2, r3
 800401c:	43db      	mvns	r3, r3
 800401e:	69ba      	ldr	r2, [r7, #24]
 8004020:	4013      	ands	r3, r2
 8004022:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	689a      	ldr	r2, [r3, #8]
 8004028:	69fb      	ldr	r3, [r7, #28]
 800402a:	005b      	lsls	r3, r3, #1
 800402c:	fa02 f303 	lsl.w	r3, r2, r3
 8004030:	69ba      	ldr	r2, [r7, #24]
 8004032:	4313      	orrs	r3, r2
 8004034:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	69ba      	ldr	r2, [r7, #24]
 800403a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	f003 0303 	and.w	r3, r3, #3
 8004044:	2b02      	cmp	r3, #2
 8004046:	d123      	bne.n	8004090 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	08da      	lsrs	r2, r3, #3
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	3208      	adds	r2, #8
 8004050:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004054:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004056:	69fb      	ldr	r3, [r7, #28]
 8004058:	f003 0307 	and.w	r3, r3, #7
 800405c:	009b      	lsls	r3, r3, #2
 800405e:	220f      	movs	r2, #15
 8004060:	fa02 f303 	lsl.w	r3, r2, r3
 8004064:	43db      	mvns	r3, r3
 8004066:	69ba      	ldr	r2, [r7, #24]
 8004068:	4013      	ands	r3, r2
 800406a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	691a      	ldr	r2, [r3, #16]
 8004070:	69fb      	ldr	r3, [r7, #28]
 8004072:	f003 0307 	and.w	r3, r3, #7
 8004076:	009b      	lsls	r3, r3, #2
 8004078:	fa02 f303 	lsl.w	r3, r2, r3
 800407c:	69ba      	ldr	r2, [r7, #24]
 800407e:	4313      	orrs	r3, r2
 8004080:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8004082:	69fb      	ldr	r3, [r7, #28]
 8004084:	08da      	lsrs	r2, r3, #3
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	3208      	adds	r2, #8
 800408a:	69b9      	ldr	r1, [r7, #24]
 800408c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004096:	69fb      	ldr	r3, [r7, #28]
 8004098:	005b      	lsls	r3, r3, #1
 800409a:	2203      	movs	r2, #3
 800409c:	fa02 f303 	lsl.w	r3, r2, r3
 80040a0:	43db      	mvns	r3, r3
 80040a2:	69ba      	ldr	r2, [r7, #24]
 80040a4:	4013      	ands	r3, r2
 80040a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	f003 0203 	and.w	r2, r3, #3
 80040b0:	69fb      	ldr	r3, [r7, #28]
 80040b2:	005b      	lsls	r3, r3, #1
 80040b4:	fa02 f303 	lsl.w	r3, r2, r3
 80040b8:	69ba      	ldr	r2, [r7, #24]
 80040ba:	4313      	orrs	r3, r2
 80040bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	69ba      	ldr	r2, [r7, #24]
 80040c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	f000 80be 	beq.w	800424e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80040d2:	4b66      	ldr	r3, [pc, #408]	@ (800426c <HAL_GPIO_Init+0x324>)
 80040d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040d6:	4a65      	ldr	r2, [pc, #404]	@ (800426c <HAL_GPIO_Init+0x324>)
 80040d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80040dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80040de:	4b63      	ldr	r3, [pc, #396]	@ (800426c <HAL_GPIO_Init+0x324>)
 80040e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80040e6:	60fb      	str	r3, [r7, #12]
 80040e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80040ea:	4a61      	ldr	r2, [pc, #388]	@ (8004270 <HAL_GPIO_Init+0x328>)
 80040ec:	69fb      	ldr	r3, [r7, #28]
 80040ee:	089b      	lsrs	r3, r3, #2
 80040f0:	3302      	adds	r3, #2
 80040f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80040f8:	69fb      	ldr	r3, [r7, #28]
 80040fa:	f003 0303 	and.w	r3, r3, #3
 80040fe:	009b      	lsls	r3, r3, #2
 8004100:	220f      	movs	r2, #15
 8004102:	fa02 f303 	lsl.w	r3, r2, r3
 8004106:	43db      	mvns	r3, r3
 8004108:	69ba      	ldr	r2, [r7, #24]
 800410a:	4013      	ands	r3, r2
 800410c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	4a58      	ldr	r2, [pc, #352]	@ (8004274 <HAL_GPIO_Init+0x32c>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d037      	beq.n	8004186 <HAL_GPIO_Init+0x23e>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	4a57      	ldr	r2, [pc, #348]	@ (8004278 <HAL_GPIO_Init+0x330>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d031      	beq.n	8004182 <HAL_GPIO_Init+0x23a>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	4a56      	ldr	r2, [pc, #344]	@ (800427c <HAL_GPIO_Init+0x334>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d02b      	beq.n	800417e <HAL_GPIO_Init+0x236>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	4a55      	ldr	r2, [pc, #340]	@ (8004280 <HAL_GPIO_Init+0x338>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d025      	beq.n	800417a <HAL_GPIO_Init+0x232>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	4a54      	ldr	r2, [pc, #336]	@ (8004284 <HAL_GPIO_Init+0x33c>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d01f      	beq.n	8004176 <HAL_GPIO_Init+0x22e>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	4a53      	ldr	r2, [pc, #332]	@ (8004288 <HAL_GPIO_Init+0x340>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d019      	beq.n	8004172 <HAL_GPIO_Init+0x22a>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	4a52      	ldr	r2, [pc, #328]	@ (800428c <HAL_GPIO_Init+0x344>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d013      	beq.n	800416e <HAL_GPIO_Init+0x226>
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	4a51      	ldr	r2, [pc, #324]	@ (8004290 <HAL_GPIO_Init+0x348>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d00d      	beq.n	800416a <HAL_GPIO_Init+0x222>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	4a50      	ldr	r2, [pc, #320]	@ (8004294 <HAL_GPIO_Init+0x34c>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d007      	beq.n	8004166 <HAL_GPIO_Init+0x21e>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	4a4f      	ldr	r2, [pc, #316]	@ (8004298 <HAL_GPIO_Init+0x350>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d101      	bne.n	8004162 <HAL_GPIO_Init+0x21a>
 800415e:	2309      	movs	r3, #9
 8004160:	e012      	b.n	8004188 <HAL_GPIO_Init+0x240>
 8004162:	230a      	movs	r3, #10
 8004164:	e010      	b.n	8004188 <HAL_GPIO_Init+0x240>
 8004166:	2308      	movs	r3, #8
 8004168:	e00e      	b.n	8004188 <HAL_GPIO_Init+0x240>
 800416a:	2307      	movs	r3, #7
 800416c:	e00c      	b.n	8004188 <HAL_GPIO_Init+0x240>
 800416e:	2306      	movs	r3, #6
 8004170:	e00a      	b.n	8004188 <HAL_GPIO_Init+0x240>
 8004172:	2305      	movs	r3, #5
 8004174:	e008      	b.n	8004188 <HAL_GPIO_Init+0x240>
 8004176:	2304      	movs	r3, #4
 8004178:	e006      	b.n	8004188 <HAL_GPIO_Init+0x240>
 800417a:	2303      	movs	r3, #3
 800417c:	e004      	b.n	8004188 <HAL_GPIO_Init+0x240>
 800417e:	2302      	movs	r3, #2
 8004180:	e002      	b.n	8004188 <HAL_GPIO_Init+0x240>
 8004182:	2301      	movs	r3, #1
 8004184:	e000      	b.n	8004188 <HAL_GPIO_Init+0x240>
 8004186:	2300      	movs	r3, #0
 8004188:	69fa      	ldr	r2, [r7, #28]
 800418a:	f002 0203 	and.w	r2, r2, #3
 800418e:	0092      	lsls	r2, r2, #2
 8004190:	4093      	lsls	r3, r2
 8004192:	69ba      	ldr	r2, [r7, #24]
 8004194:	4313      	orrs	r3, r2
 8004196:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004198:	4935      	ldr	r1, [pc, #212]	@ (8004270 <HAL_GPIO_Init+0x328>)
 800419a:	69fb      	ldr	r3, [r7, #28]
 800419c:	089b      	lsrs	r3, r3, #2
 800419e:	3302      	adds	r3, #2
 80041a0:	69ba      	ldr	r2, [r7, #24]
 80041a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80041a6:	4b3d      	ldr	r3, [pc, #244]	@ (800429c <HAL_GPIO_Init+0x354>)
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041ac:	693b      	ldr	r3, [r7, #16]
 80041ae:	43db      	mvns	r3, r3
 80041b0:	69ba      	ldr	r2, [r7, #24]
 80041b2:	4013      	ands	r3, r2
 80041b4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	685b      	ldr	r3, [r3, #4]
 80041ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d003      	beq.n	80041ca <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80041c2:	69ba      	ldr	r2, [r7, #24]
 80041c4:	693b      	ldr	r3, [r7, #16]
 80041c6:	4313      	orrs	r3, r2
 80041c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80041ca:	4a34      	ldr	r2, [pc, #208]	@ (800429c <HAL_GPIO_Init+0x354>)
 80041cc:	69bb      	ldr	r3, [r7, #24]
 80041ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80041d0:	4b32      	ldr	r3, [pc, #200]	@ (800429c <HAL_GPIO_Init+0x354>)
 80041d2:	68db      	ldr	r3, [r3, #12]
 80041d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041d6:	693b      	ldr	r3, [r7, #16]
 80041d8:	43db      	mvns	r3, r3
 80041da:	69ba      	ldr	r2, [r7, #24]
 80041dc:	4013      	ands	r3, r2
 80041de:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d003      	beq.n	80041f4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80041ec:	69ba      	ldr	r2, [r7, #24]
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	4313      	orrs	r3, r2
 80041f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80041f4:	4a29      	ldr	r2, [pc, #164]	@ (800429c <HAL_GPIO_Init+0x354>)
 80041f6:	69bb      	ldr	r3, [r7, #24]
 80041f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80041fa:	4b28      	ldr	r3, [pc, #160]	@ (800429c <HAL_GPIO_Init+0x354>)
 80041fc:	685b      	ldr	r3, [r3, #4]
 80041fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004200:	693b      	ldr	r3, [r7, #16]
 8004202:	43db      	mvns	r3, r3
 8004204:	69ba      	ldr	r2, [r7, #24]
 8004206:	4013      	ands	r3, r2
 8004208:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004212:	2b00      	cmp	r3, #0
 8004214:	d003      	beq.n	800421e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004216:	69ba      	ldr	r2, [r7, #24]
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	4313      	orrs	r3, r2
 800421c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800421e:	4a1f      	ldr	r2, [pc, #124]	@ (800429c <HAL_GPIO_Init+0x354>)
 8004220:	69bb      	ldr	r3, [r7, #24]
 8004222:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004224:	4b1d      	ldr	r3, [pc, #116]	@ (800429c <HAL_GPIO_Init+0x354>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	43db      	mvns	r3, r3
 800422e:	69ba      	ldr	r2, [r7, #24]
 8004230:	4013      	ands	r3, r2
 8004232:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800423c:	2b00      	cmp	r3, #0
 800423e:	d003      	beq.n	8004248 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004240:	69ba      	ldr	r2, [r7, #24]
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	4313      	orrs	r3, r2
 8004246:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004248:	4a14      	ldr	r2, [pc, #80]	@ (800429c <HAL_GPIO_Init+0x354>)
 800424a:	69bb      	ldr	r3, [r7, #24]
 800424c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800424e:	69fb      	ldr	r3, [r7, #28]
 8004250:	3301      	adds	r3, #1
 8004252:	61fb      	str	r3, [r7, #28]
 8004254:	69fb      	ldr	r3, [r7, #28]
 8004256:	2b0f      	cmp	r3, #15
 8004258:	f67f ae86 	bls.w	8003f68 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800425c:	bf00      	nop
 800425e:	bf00      	nop
 8004260:	3724      	adds	r7, #36	@ 0x24
 8004262:	46bd      	mov	sp, r7
 8004264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004268:	4770      	bx	lr
 800426a:	bf00      	nop
 800426c:	40023800 	.word	0x40023800
 8004270:	40013800 	.word	0x40013800
 8004274:	40020000 	.word	0x40020000
 8004278:	40020400 	.word	0x40020400
 800427c:	40020800 	.word	0x40020800
 8004280:	40020c00 	.word	0x40020c00
 8004284:	40021000 	.word	0x40021000
 8004288:	40021400 	.word	0x40021400
 800428c:	40021800 	.word	0x40021800
 8004290:	40021c00 	.word	0x40021c00
 8004294:	40022000 	.word	0x40022000
 8004298:	40022400 	.word	0x40022400
 800429c:	40013c00 	.word	0x40013c00

080042a0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80042a0:	b480      	push	{r7}
 80042a2:	b085      	sub	sp, #20
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
 80042a8:	460b      	mov	r3, r1
 80042aa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	691a      	ldr	r2, [r3, #16]
 80042b0:	887b      	ldrh	r3, [r7, #2]
 80042b2:	4013      	ands	r3, r2
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d002      	beq.n	80042be <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80042b8:	2301      	movs	r3, #1
 80042ba:	73fb      	strb	r3, [r7, #15]
 80042bc:	e001      	b.n	80042c2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80042be:	2300      	movs	r3, #0
 80042c0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80042c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80042c4:	4618      	mov	r0, r3
 80042c6:	3714      	adds	r7, #20
 80042c8:	46bd      	mov	sp, r7
 80042ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ce:	4770      	bx	lr

080042d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80042d0:	b480      	push	{r7}
 80042d2:	b083      	sub	sp, #12
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
 80042d8:	460b      	mov	r3, r1
 80042da:	807b      	strh	r3, [r7, #2]
 80042dc:	4613      	mov	r3, r2
 80042de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80042e0:	787b      	ldrb	r3, [r7, #1]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d003      	beq.n	80042ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80042e6:	887a      	ldrh	r2, [r7, #2]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80042ec:	e003      	b.n	80042f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80042ee:	887b      	ldrh	r3, [r7, #2]
 80042f0:	041a      	lsls	r2, r3, #16
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	619a      	str	r2, [r3, #24]
}
 80042f6:	bf00      	nop
 80042f8:	370c      	adds	r7, #12
 80042fa:	46bd      	mov	sp, r7
 80042fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004300:	4770      	bx	lr

08004302 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004302:	b480      	push	{r7}
 8004304:	b085      	sub	sp, #20
 8004306:	af00      	add	r7, sp, #0
 8004308:	6078      	str	r0, [r7, #4]
 800430a:	460b      	mov	r3, r1
 800430c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	695b      	ldr	r3, [r3, #20]
 8004312:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004314:	887a      	ldrh	r2, [r7, #2]
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	4013      	ands	r3, r2
 800431a:	041a      	lsls	r2, r3, #16
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	43d9      	mvns	r1, r3
 8004320:	887b      	ldrh	r3, [r7, #2]
 8004322:	400b      	ands	r3, r1
 8004324:	431a      	orrs	r2, r3
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	619a      	str	r2, [r3, #24]
}
 800432a:	bf00      	nop
 800432c:	3714      	adds	r7, #20
 800432e:	46bd      	mov	sp, r7
 8004330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004334:	4770      	bx	lr
	...

08004338 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b082      	sub	sp, #8
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d101      	bne.n	800434a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004346:	2301      	movs	r3, #1
 8004348:	e08b      	b.n	8004462 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004350:	b2db      	uxtb	r3, r3
 8004352:	2b00      	cmp	r3, #0
 8004354:	d106      	bne.n	8004364 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2200      	movs	r2, #0
 800435a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800435e:	6878      	ldr	r0, [r7, #4]
 8004360:	f7fd fbfc 	bl	8001b5c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2224      	movs	r2, #36	@ 0x24
 8004368:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	681a      	ldr	r2, [r3, #0]
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f022 0201 	bic.w	r2, r2, #1
 800437a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	685a      	ldr	r2, [r3, #4]
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004388:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	689a      	ldr	r2, [r3, #8]
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004398:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	68db      	ldr	r3, [r3, #12]
 800439e:	2b01      	cmp	r3, #1
 80043a0:	d107      	bne.n	80043b2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	689a      	ldr	r2, [r3, #8]
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80043ae:	609a      	str	r2, [r3, #8]
 80043b0:	e006      	b.n	80043c0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	689a      	ldr	r2, [r3, #8]
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80043be:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	68db      	ldr	r3, [r3, #12]
 80043c4:	2b02      	cmp	r3, #2
 80043c6:	d108      	bne.n	80043da <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	685a      	ldr	r2, [r3, #4]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80043d6:	605a      	str	r2, [r3, #4]
 80043d8:	e007      	b.n	80043ea <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	685a      	ldr	r2, [r3, #4]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80043e8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	6859      	ldr	r1, [r3, #4]
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	4b1d      	ldr	r3, [pc, #116]	@ (800446c <HAL_I2C_Init+0x134>)
 80043f6:	430b      	orrs	r3, r1
 80043f8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	68da      	ldr	r2, [r3, #12]
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004408:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	691a      	ldr	r2, [r3, #16]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	695b      	ldr	r3, [r3, #20]
 8004412:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	699b      	ldr	r3, [r3, #24]
 800441a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	430a      	orrs	r2, r1
 8004422:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	69d9      	ldr	r1, [r3, #28]
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6a1a      	ldr	r2, [r3, #32]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	430a      	orrs	r2, r1
 8004432:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	681a      	ldr	r2, [r3, #0]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f042 0201 	orr.w	r2, r2, #1
 8004442:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2200      	movs	r2, #0
 8004448:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2220      	movs	r2, #32
 800444e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2200      	movs	r2, #0
 8004456:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2200      	movs	r2, #0
 800445c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004460:	2300      	movs	r3, #0
}
 8004462:	4618      	mov	r0, r3
 8004464:	3708      	adds	r7, #8
 8004466:	46bd      	mov	sp, r7
 8004468:	bd80      	pop	{r7, pc}
 800446a:	bf00      	nop
 800446c:	02008000 	.word	0x02008000

08004470 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b088      	sub	sp, #32
 8004474:	af02      	add	r7, sp, #8
 8004476:	60f8      	str	r0, [r7, #12]
 8004478:	607a      	str	r2, [r7, #4]
 800447a:	461a      	mov	r2, r3
 800447c:	460b      	mov	r3, r1
 800447e:	817b      	strh	r3, [r7, #10]
 8004480:	4613      	mov	r3, r2
 8004482:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800448a:	b2db      	uxtb	r3, r3
 800448c:	2b20      	cmp	r3, #32
 800448e:	f040 80fd 	bne.w	800468c <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004498:	2b01      	cmp	r3, #1
 800449a:	d101      	bne.n	80044a0 <HAL_I2C_Master_Transmit+0x30>
 800449c:	2302      	movs	r3, #2
 800449e:	e0f6      	b.n	800468e <HAL_I2C_Master_Transmit+0x21e>
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	2201      	movs	r2, #1
 80044a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80044a8:	f7fe fb5e 	bl	8002b68 <HAL_GetTick>
 80044ac:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80044ae:	693b      	ldr	r3, [r7, #16]
 80044b0:	9300      	str	r3, [sp, #0]
 80044b2:	2319      	movs	r3, #25
 80044b4:	2201      	movs	r2, #1
 80044b6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80044ba:	68f8      	ldr	r0, [r7, #12]
 80044bc:	f000 fa0a 	bl	80048d4 <I2C_WaitOnFlagUntilTimeout>
 80044c0:	4603      	mov	r3, r0
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d001      	beq.n	80044ca <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80044c6:	2301      	movs	r3, #1
 80044c8:	e0e1      	b.n	800468e <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	2221      	movs	r2, #33	@ 0x21
 80044ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	2210      	movs	r2, #16
 80044d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	2200      	movs	r2, #0
 80044de:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	687a      	ldr	r2, [r7, #4]
 80044e4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	893a      	ldrh	r2, [r7, #8]
 80044ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	2200      	movs	r2, #0
 80044f0:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044f6:	b29b      	uxth	r3, r3
 80044f8:	2bff      	cmp	r3, #255	@ 0xff
 80044fa:	d906      	bls.n	800450a <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	22ff      	movs	r2, #255	@ 0xff
 8004500:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8004502:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004506:	617b      	str	r3, [r7, #20]
 8004508:	e007      	b.n	800451a <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800450e:	b29a      	uxth	r2, r3
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8004514:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004518:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800451e:	2b00      	cmp	r3, #0
 8004520:	d024      	beq.n	800456c <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004526:	781a      	ldrb	r2, [r3, #0]
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004532:	1c5a      	adds	r2, r3, #1
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800453c:	b29b      	uxth	r3, r3
 800453e:	3b01      	subs	r3, #1
 8004540:	b29a      	uxth	r2, r3
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800454a:	3b01      	subs	r3, #1
 800454c:	b29a      	uxth	r2, r3
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004556:	b2db      	uxtb	r3, r3
 8004558:	3301      	adds	r3, #1
 800455a:	b2da      	uxtb	r2, r3
 800455c:	8979      	ldrh	r1, [r7, #10]
 800455e:	4b4e      	ldr	r3, [pc, #312]	@ (8004698 <HAL_I2C_Master_Transmit+0x228>)
 8004560:	9300      	str	r3, [sp, #0]
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	68f8      	ldr	r0, [r7, #12]
 8004566:	f000 fc05 	bl	8004d74 <I2C_TransferConfig>
 800456a:	e066      	b.n	800463a <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004570:	b2da      	uxtb	r2, r3
 8004572:	8979      	ldrh	r1, [r7, #10]
 8004574:	4b48      	ldr	r3, [pc, #288]	@ (8004698 <HAL_I2C_Master_Transmit+0x228>)
 8004576:	9300      	str	r3, [sp, #0]
 8004578:	697b      	ldr	r3, [r7, #20]
 800457a:	68f8      	ldr	r0, [r7, #12]
 800457c:	f000 fbfa 	bl	8004d74 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8004580:	e05b      	b.n	800463a <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004582:	693a      	ldr	r2, [r7, #16]
 8004584:	6a39      	ldr	r1, [r7, #32]
 8004586:	68f8      	ldr	r0, [r7, #12]
 8004588:	f000 f9fd 	bl	8004986 <I2C_WaitOnTXISFlagUntilTimeout>
 800458c:	4603      	mov	r3, r0
 800458e:	2b00      	cmp	r3, #0
 8004590:	d001      	beq.n	8004596 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8004592:	2301      	movs	r3, #1
 8004594:	e07b      	b.n	800468e <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800459a:	781a      	ldrb	r2, [r3, #0]
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045a6:	1c5a      	adds	r2, r3, #1
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045b0:	b29b      	uxth	r3, r3
 80045b2:	3b01      	subs	r3, #1
 80045b4:	b29a      	uxth	r2, r3
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045be:	3b01      	subs	r3, #1
 80045c0:	b29a      	uxth	r2, r3
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045ca:	b29b      	uxth	r3, r3
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d034      	beq.n	800463a <HAL_I2C_Master_Transmit+0x1ca>
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d130      	bne.n	800463a <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80045d8:	693b      	ldr	r3, [r7, #16]
 80045da:	9300      	str	r3, [sp, #0]
 80045dc:	6a3b      	ldr	r3, [r7, #32]
 80045de:	2200      	movs	r2, #0
 80045e0:	2180      	movs	r1, #128	@ 0x80
 80045e2:	68f8      	ldr	r0, [r7, #12]
 80045e4:	f000 f976 	bl	80048d4 <I2C_WaitOnFlagUntilTimeout>
 80045e8:	4603      	mov	r3, r0
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d001      	beq.n	80045f2 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 80045ee:	2301      	movs	r3, #1
 80045f0:	e04d      	b.n	800468e <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045f6:	b29b      	uxth	r3, r3
 80045f8:	2bff      	cmp	r3, #255	@ 0xff
 80045fa:	d90e      	bls.n	800461a <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	22ff      	movs	r2, #255	@ 0xff
 8004600:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004606:	b2da      	uxtb	r2, r3
 8004608:	8979      	ldrh	r1, [r7, #10]
 800460a:	2300      	movs	r3, #0
 800460c:	9300      	str	r3, [sp, #0]
 800460e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004612:	68f8      	ldr	r0, [r7, #12]
 8004614:	f000 fbae 	bl	8004d74 <I2C_TransferConfig>
 8004618:	e00f      	b.n	800463a <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800461e:	b29a      	uxth	r2, r3
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004628:	b2da      	uxtb	r2, r3
 800462a:	8979      	ldrh	r1, [r7, #10]
 800462c:	2300      	movs	r3, #0
 800462e:	9300      	str	r3, [sp, #0]
 8004630:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004634:	68f8      	ldr	r0, [r7, #12]
 8004636:	f000 fb9d 	bl	8004d74 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800463e:	b29b      	uxth	r3, r3
 8004640:	2b00      	cmp	r3, #0
 8004642:	d19e      	bne.n	8004582 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004644:	693a      	ldr	r2, [r7, #16]
 8004646:	6a39      	ldr	r1, [r7, #32]
 8004648:	68f8      	ldr	r0, [r7, #12]
 800464a:	f000 f9e3 	bl	8004a14 <I2C_WaitOnSTOPFlagUntilTimeout>
 800464e:	4603      	mov	r3, r0
 8004650:	2b00      	cmp	r3, #0
 8004652:	d001      	beq.n	8004658 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8004654:	2301      	movs	r3, #1
 8004656:	e01a      	b.n	800468e <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	2220      	movs	r2, #32
 800465e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	6859      	ldr	r1, [r3, #4]
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681a      	ldr	r2, [r3, #0]
 800466a:	4b0c      	ldr	r3, [pc, #48]	@ (800469c <HAL_I2C_Master_Transmit+0x22c>)
 800466c:	400b      	ands	r3, r1
 800466e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	2220      	movs	r2, #32
 8004674:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	2200      	movs	r2, #0
 800467c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	2200      	movs	r2, #0
 8004684:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004688:	2300      	movs	r3, #0
 800468a:	e000      	b.n	800468e <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800468c:	2302      	movs	r3, #2
  }
}
 800468e:	4618      	mov	r0, r3
 8004690:	3718      	adds	r7, #24
 8004692:	46bd      	mov	sp, r7
 8004694:	bd80      	pop	{r7, pc}
 8004696:	bf00      	nop
 8004698:	80002000 	.word	0x80002000
 800469c:	fe00e800 	.word	0xfe00e800

080046a0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b088      	sub	sp, #32
 80046a4:	af02      	add	r7, sp, #8
 80046a6:	60f8      	str	r0, [r7, #12]
 80046a8:	607a      	str	r2, [r7, #4]
 80046aa:	461a      	mov	r2, r3
 80046ac:	460b      	mov	r3, r1
 80046ae:	817b      	strh	r3, [r7, #10]
 80046b0:	4613      	mov	r3, r2
 80046b2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046ba:	b2db      	uxtb	r3, r3
 80046bc:	2b20      	cmp	r3, #32
 80046be:	f040 80db 	bne.w	8004878 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80046c8:	2b01      	cmp	r3, #1
 80046ca:	d101      	bne.n	80046d0 <HAL_I2C_Master_Receive+0x30>
 80046cc:	2302      	movs	r3, #2
 80046ce:	e0d4      	b.n	800487a <HAL_I2C_Master_Receive+0x1da>
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	2201      	movs	r2, #1
 80046d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80046d8:	f7fe fa46 	bl	8002b68 <HAL_GetTick>
 80046dc:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	9300      	str	r3, [sp, #0]
 80046e2:	2319      	movs	r3, #25
 80046e4:	2201      	movs	r2, #1
 80046e6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80046ea:	68f8      	ldr	r0, [r7, #12]
 80046ec:	f000 f8f2 	bl	80048d4 <I2C_WaitOnFlagUntilTimeout>
 80046f0:	4603      	mov	r3, r0
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d001      	beq.n	80046fa <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80046f6:	2301      	movs	r3, #1
 80046f8:	e0bf      	b.n	800487a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	2222      	movs	r2, #34	@ 0x22
 80046fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2210      	movs	r2, #16
 8004706:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	2200      	movs	r2, #0
 800470e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	687a      	ldr	r2, [r7, #4]
 8004714:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	893a      	ldrh	r2, [r7, #8]
 800471a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	2200      	movs	r2, #0
 8004720:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004726:	b29b      	uxth	r3, r3
 8004728:	2bff      	cmp	r3, #255	@ 0xff
 800472a:	d90e      	bls.n	800474a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	2201      	movs	r2, #1
 8004730:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004736:	b2da      	uxtb	r2, r3
 8004738:	8979      	ldrh	r1, [r7, #10]
 800473a:	4b52      	ldr	r3, [pc, #328]	@ (8004884 <HAL_I2C_Master_Receive+0x1e4>)
 800473c:	9300      	str	r3, [sp, #0]
 800473e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004742:	68f8      	ldr	r0, [r7, #12]
 8004744:	f000 fb16 	bl	8004d74 <I2C_TransferConfig>
 8004748:	e06d      	b.n	8004826 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800474e:	b29a      	uxth	r2, r3
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004758:	b2da      	uxtb	r2, r3
 800475a:	8979      	ldrh	r1, [r7, #10]
 800475c:	4b49      	ldr	r3, [pc, #292]	@ (8004884 <HAL_I2C_Master_Receive+0x1e4>)
 800475e:	9300      	str	r3, [sp, #0]
 8004760:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004764:	68f8      	ldr	r0, [r7, #12]
 8004766:	f000 fb05 	bl	8004d74 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800476a:	e05c      	b.n	8004826 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800476c:	697a      	ldr	r2, [r7, #20]
 800476e:	6a39      	ldr	r1, [r7, #32]
 8004770:	68f8      	ldr	r0, [r7, #12]
 8004772:	f000 f993 	bl	8004a9c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004776:	4603      	mov	r3, r0
 8004778:	2b00      	cmp	r3, #0
 800477a:	d001      	beq.n	8004780 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800477c:	2301      	movs	r3, #1
 800477e:	e07c      	b.n	800487a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800478a:	b2d2      	uxtb	r2, r2
 800478c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004792:	1c5a      	adds	r2, r3, #1
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800479c:	3b01      	subs	r3, #1
 800479e:	b29a      	uxth	r2, r3
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047a8:	b29b      	uxth	r3, r3
 80047aa:	3b01      	subs	r3, #1
 80047ac:	b29a      	uxth	r2, r3
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047b6:	b29b      	uxth	r3, r3
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d034      	beq.n	8004826 <HAL_I2C_Master_Receive+0x186>
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d130      	bne.n	8004826 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	9300      	str	r3, [sp, #0]
 80047c8:	6a3b      	ldr	r3, [r7, #32]
 80047ca:	2200      	movs	r2, #0
 80047cc:	2180      	movs	r1, #128	@ 0x80
 80047ce:	68f8      	ldr	r0, [r7, #12]
 80047d0:	f000 f880 	bl	80048d4 <I2C_WaitOnFlagUntilTimeout>
 80047d4:	4603      	mov	r3, r0
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d001      	beq.n	80047de <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80047da:	2301      	movs	r3, #1
 80047dc:	e04d      	b.n	800487a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047e2:	b29b      	uxth	r3, r3
 80047e4:	2bff      	cmp	r3, #255	@ 0xff
 80047e6:	d90e      	bls.n	8004806 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	22ff      	movs	r2, #255	@ 0xff
 80047ec:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047f2:	b2da      	uxtb	r2, r3
 80047f4:	8979      	ldrh	r1, [r7, #10]
 80047f6:	2300      	movs	r3, #0
 80047f8:	9300      	str	r3, [sp, #0]
 80047fa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80047fe:	68f8      	ldr	r0, [r7, #12]
 8004800:	f000 fab8 	bl	8004d74 <I2C_TransferConfig>
 8004804:	e00f      	b.n	8004826 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800480a:	b29a      	uxth	r2, r3
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004814:	b2da      	uxtb	r2, r3
 8004816:	8979      	ldrh	r1, [r7, #10]
 8004818:	2300      	movs	r3, #0
 800481a:	9300      	str	r3, [sp, #0]
 800481c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004820:	68f8      	ldr	r0, [r7, #12]
 8004822:	f000 faa7 	bl	8004d74 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800482a:	b29b      	uxth	r3, r3
 800482c:	2b00      	cmp	r3, #0
 800482e:	d19d      	bne.n	800476c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004830:	697a      	ldr	r2, [r7, #20]
 8004832:	6a39      	ldr	r1, [r7, #32]
 8004834:	68f8      	ldr	r0, [r7, #12]
 8004836:	f000 f8ed 	bl	8004a14 <I2C_WaitOnSTOPFlagUntilTimeout>
 800483a:	4603      	mov	r3, r0
 800483c:	2b00      	cmp	r3, #0
 800483e:	d001      	beq.n	8004844 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8004840:	2301      	movs	r3, #1
 8004842:	e01a      	b.n	800487a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	2220      	movs	r2, #32
 800484a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	6859      	ldr	r1, [r3, #4]
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	4b0c      	ldr	r3, [pc, #48]	@ (8004888 <HAL_I2C_Master_Receive+0x1e8>)
 8004858:	400b      	ands	r3, r1
 800485a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	2220      	movs	r2, #32
 8004860:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	2200      	movs	r2, #0
 8004868:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	2200      	movs	r2, #0
 8004870:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004874:	2300      	movs	r3, #0
 8004876:	e000      	b.n	800487a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8004878:	2302      	movs	r3, #2
  }
}
 800487a:	4618      	mov	r0, r3
 800487c:	3718      	adds	r7, #24
 800487e:	46bd      	mov	sp, r7
 8004880:	bd80      	pop	{r7, pc}
 8004882:	bf00      	nop
 8004884:	80002400 	.word	0x80002400
 8004888:	fe00e800 	.word	0xfe00e800

0800488c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800488c:	b480      	push	{r7}
 800488e:	b083      	sub	sp, #12
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	699b      	ldr	r3, [r3, #24]
 800489a:	f003 0302 	and.w	r3, r3, #2
 800489e:	2b02      	cmp	r3, #2
 80048a0:	d103      	bne.n	80048aa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	2200      	movs	r2, #0
 80048a8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	699b      	ldr	r3, [r3, #24]
 80048b0:	f003 0301 	and.w	r3, r3, #1
 80048b4:	2b01      	cmp	r3, #1
 80048b6:	d007      	beq.n	80048c8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	699a      	ldr	r2, [r3, #24]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f042 0201 	orr.w	r2, r2, #1
 80048c6:	619a      	str	r2, [r3, #24]
  }
}
 80048c8:	bf00      	nop
 80048ca:	370c      	adds	r7, #12
 80048cc:	46bd      	mov	sp, r7
 80048ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d2:	4770      	bx	lr

080048d4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b084      	sub	sp, #16
 80048d8:	af00      	add	r7, sp, #0
 80048da:	60f8      	str	r0, [r7, #12]
 80048dc:	60b9      	str	r1, [r7, #8]
 80048de:	603b      	str	r3, [r7, #0]
 80048e0:	4613      	mov	r3, r2
 80048e2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80048e4:	e03b      	b.n	800495e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80048e6:	69ba      	ldr	r2, [r7, #24]
 80048e8:	6839      	ldr	r1, [r7, #0]
 80048ea:	68f8      	ldr	r0, [r7, #12]
 80048ec:	f000 f962 	bl	8004bb4 <I2C_IsErrorOccurred>
 80048f0:	4603      	mov	r3, r0
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d001      	beq.n	80048fa <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80048f6:	2301      	movs	r3, #1
 80048f8:	e041      	b.n	800497e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004900:	d02d      	beq.n	800495e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004902:	f7fe f931 	bl	8002b68 <HAL_GetTick>
 8004906:	4602      	mov	r2, r0
 8004908:	69bb      	ldr	r3, [r7, #24]
 800490a:	1ad3      	subs	r3, r2, r3
 800490c:	683a      	ldr	r2, [r7, #0]
 800490e:	429a      	cmp	r2, r3
 8004910:	d302      	bcc.n	8004918 <I2C_WaitOnFlagUntilTimeout+0x44>
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d122      	bne.n	800495e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	699a      	ldr	r2, [r3, #24]
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	4013      	ands	r3, r2
 8004922:	68ba      	ldr	r2, [r7, #8]
 8004924:	429a      	cmp	r2, r3
 8004926:	bf0c      	ite	eq
 8004928:	2301      	moveq	r3, #1
 800492a:	2300      	movne	r3, #0
 800492c:	b2db      	uxtb	r3, r3
 800492e:	461a      	mov	r2, r3
 8004930:	79fb      	ldrb	r3, [r7, #7]
 8004932:	429a      	cmp	r2, r3
 8004934:	d113      	bne.n	800495e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800493a:	f043 0220 	orr.w	r2, r3, #32
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	2220      	movs	r2, #32
 8004946:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2200      	movs	r2, #0
 800494e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	2200      	movs	r2, #0
 8004956:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800495a:	2301      	movs	r3, #1
 800495c:	e00f      	b.n	800497e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	699a      	ldr	r2, [r3, #24]
 8004964:	68bb      	ldr	r3, [r7, #8]
 8004966:	4013      	ands	r3, r2
 8004968:	68ba      	ldr	r2, [r7, #8]
 800496a:	429a      	cmp	r2, r3
 800496c:	bf0c      	ite	eq
 800496e:	2301      	moveq	r3, #1
 8004970:	2300      	movne	r3, #0
 8004972:	b2db      	uxtb	r3, r3
 8004974:	461a      	mov	r2, r3
 8004976:	79fb      	ldrb	r3, [r7, #7]
 8004978:	429a      	cmp	r2, r3
 800497a:	d0b4      	beq.n	80048e6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800497c:	2300      	movs	r3, #0
}
 800497e:	4618      	mov	r0, r3
 8004980:	3710      	adds	r7, #16
 8004982:	46bd      	mov	sp, r7
 8004984:	bd80      	pop	{r7, pc}

08004986 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004986:	b580      	push	{r7, lr}
 8004988:	b084      	sub	sp, #16
 800498a:	af00      	add	r7, sp, #0
 800498c:	60f8      	str	r0, [r7, #12]
 800498e:	60b9      	str	r1, [r7, #8]
 8004990:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004992:	e033      	b.n	80049fc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004994:	687a      	ldr	r2, [r7, #4]
 8004996:	68b9      	ldr	r1, [r7, #8]
 8004998:	68f8      	ldr	r0, [r7, #12]
 800499a:	f000 f90b 	bl	8004bb4 <I2C_IsErrorOccurred>
 800499e:	4603      	mov	r3, r0
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d001      	beq.n	80049a8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80049a4:	2301      	movs	r3, #1
 80049a6:	e031      	b.n	8004a0c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049a8:	68bb      	ldr	r3, [r7, #8]
 80049aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049ae:	d025      	beq.n	80049fc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049b0:	f7fe f8da 	bl	8002b68 <HAL_GetTick>
 80049b4:	4602      	mov	r2, r0
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	1ad3      	subs	r3, r2, r3
 80049ba:	68ba      	ldr	r2, [r7, #8]
 80049bc:	429a      	cmp	r2, r3
 80049be:	d302      	bcc.n	80049c6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80049c0:	68bb      	ldr	r3, [r7, #8]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d11a      	bne.n	80049fc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	699b      	ldr	r3, [r3, #24]
 80049cc:	f003 0302 	and.w	r3, r3, #2
 80049d0:	2b02      	cmp	r3, #2
 80049d2:	d013      	beq.n	80049fc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049d8:	f043 0220 	orr.w	r2, r3, #32
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	2220      	movs	r2, #32
 80049e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	2200      	movs	r2, #0
 80049ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2200      	movs	r2, #0
 80049f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80049f8:	2301      	movs	r3, #1
 80049fa:	e007      	b.n	8004a0c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	699b      	ldr	r3, [r3, #24]
 8004a02:	f003 0302 	and.w	r3, r3, #2
 8004a06:	2b02      	cmp	r3, #2
 8004a08:	d1c4      	bne.n	8004994 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004a0a:	2300      	movs	r3, #0
}
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	3710      	adds	r7, #16
 8004a10:	46bd      	mov	sp, r7
 8004a12:	bd80      	pop	{r7, pc}

08004a14 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b084      	sub	sp, #16
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	60f8      	str	r0, [r7, #12]
 8004a1c:	60b9      	str	r1, [r7, #8]
 8004a1e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004a20:	e02f      	b.n	8004a82 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a22:	687a      	ldr	r2, [r7, #4]
 8004a24:	68b9      	ldr	r1, [r7, #8]
 8004a26:	68f8      	ldr	r0, [r7, #12]
 8004a28:	f000 f8c4 	bl	8004bb4 <I2C_IsErrorOccurred>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d001      	beq.n	8004a36 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004a32:	2301      	movs	r3, #1
 8004a34:	e02d      	b.n	8004a92 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a36:	f7fe f897 	bl	8002b68 <HAL_GetTick>
 8004a3a:	4602      	mov	r2, r0
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	1ad3      	subs	r3, r2, r3
 8004a40:	68ba      	ldr	r2, [r7, #8]
 8004a42:	429a      	cmp	r2, r3
 8004a44:	d302      	bcc.n	8004a4c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004a46:	68bb      	ldr	r3, [r7, #8]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d11a      	bne.n	8004a82 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	699b      	ldr	r3, [r3, #24]
 8004a52:	f003 0320 	and.w	r3, r3, #32
 8004a56:	2b20      	cmp	r3, #32
 8004a58:	d013      	beq.n	8004a82 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a5e:	f043 0220 	orr.w	r2, r3, #32
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	2220      	movs	r2, #32
 8004a6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	2200      	movs	r2, #0
 8004a72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	e007      	b.n	8004a92 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	699b      	ldr	r3, [r3, #24]
 8004a88:	f003 0320 	and.w	r3, r3, #32
 8004a8c:	2b20      	cmp	r3, #32
 8004a8e:	d1c8      	bne.n	8004a22 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004a90:	2300      	movs	r3, #0
}
 8004a92:	4618      	mov	r0, r3
 8004a94:	3710      	adds	r7, #16
 8004a96:	46bd      	mov	sp, r7
 8004a98:	bd80      	pop	{r7, pc}
	...

08004a9c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b086      	sub	sp, #24
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	60f8      	str	r0, [r7, #12]
 8004aa4:	60b9      	str	r1, [r7, #8]
 8004aa6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8004aac:	e071      	b.n	8004b92 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004aae:	687a      	ldr	r2, [r7, #4]
 8004ab0:	68b9      	ldr	r1, [r7, #8]
 8004ab2:	68f8      	ldr	r0, [r7, #12]
 8004ab4:	f000 f87e 	bl	8004bb4 <I2C_IsErrorOccurred>
 8004ab8:	4603      	mov	r3, r0
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d001      	beq.n	8004ac2 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	699b      	ldr	r3, [r3, #24]
 8004ac8:	f003 0320 	and.w	r3, r3, #32
 8004acc:	2b20      	cmp	r3, #32
 8004ace:	d13b      	bne.n	8004b48 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8004ad0:	7dfb      	ldrb	r3, [r7, #23]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d138      	bne.n	8004b48 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	699b      	ldr	r3, [r3, #24]
 8004adc:	f003 0304 	and.w	r3, r3, #4
 8004ae0:	2b04      	cmp	r3, #4
 8004ae2:	d105      	bne.n	8004af0 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d001      	beq.n	8004af0 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8004aec:	2300      	movs	r3, #0
 8004aee:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	699b      	ldr	r3, [r3, #24]
 8004af6:	f003 0310 	and.w	r3, r3, #16
 8004afa:	2b10      	cmp	r3, #16
 8004afc:	d121      	bne.n	8004b42 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	2210      	movs	r2, #16
 8004b04:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	2204      	movs	r2, #4
 8004b0a:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	2220      	movs	r2, #32
 8004b12:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	6859      	ldr	r1, [r3, #4]
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681a      	ldr	r2, [r3, #0]
 8004b1e:	4b24      	ldr	r3, [pc, #144]	@ (8004bb0 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8004b20:	400b      	ands	r3, r1
 8004b22:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	2220      	movs	r2, #32
 8004b28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	2200      	movs	r2, #0
 8004b38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	75fb      	strb	r3, [r7, #23]
 8004b40:	e002      	b.n	8004b48 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	2200      	movs	r2, #0
 8004b46:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8004b48:	f7fe f80e 	bl	8002b68 <HAL_GetTick>
 8004b4c:	4602      	mov	r2, r0
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	1ad3      	subs	r3, r2, r3
 8004b52:	68ba      	ldr	r2, [r7, #8]
 8004b54:	429a      	cmp	r2, r3
 8004b56:	d302      	bcc.n	8004b5e <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8004b58:	68bb      	ldr	r3, [r7, #8]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d119      	bne.n	8004b92 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8004b5e:	7dfb      	ldrb	r3, [r7, #23]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d116      	bne.n	8004b92 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	699b      	ldr	r3, [r3, #24]
 8004b6a:	f003 0304 	and.w	r3, r3, #4
 8004b6e:	2b04      	cmp	r3, #4
 8004b70:	d00f      	beq.n	8004b92 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b76:	f043 0220 	orr.w	r2, r3, #32
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2220      	movs	r2, #32
 8004b82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	2200      	movs	r2, #0
 8004b8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8004b8e:	2301      	movs	r3, #1
 8004b90:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	699b      	ldr	r3, [r3, #24]
 8004b98:	f003 0304 	and.w	r3, r3, #4
 8004b9c:	2b04      	cmp	r3, #4
 8004b9e:	d002      	beq.n	8004ba6 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8004ba0:	7dfb      	ldrb	r3, [r7, #23]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d083      	beq.n	8004aae <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8004ba6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	3718      	adds	r7, #24
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bd80      	pop	{r7, pc}
 8004bb0:	fe00e800 	.word	0xfe00e800

08004bb4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b08a      	sub	sp, #40	@ 0x28
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	60f8      	str	r0, [r7, #12]
 8004bbc:	60b9      	str	r1, [r7, #8]
 8004bbe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	699b      	ldr	r3, [r3, #24]
 8004bcc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004bce:	2300      	movs	r3, #0
 8004bd0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004bd6:	69bb      	ldr	r3, [r7, #24]
 8004bd8:	f003 0310 	and.w	r3, r3, #16
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d068      	beq.n	8004cb2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	2210      	movs	r2, #16
 8004be6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004be8:	e049      	b.n	8004c7e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bf0:	d045      	beq.n	8004c7e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004bf2:	f7fd ffb9 	bl	8002b68 <HAL_GetTick>
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	69fb      	ldr	r3, [r7, #28]
 8004bfa:	1ad3      	subs	r3, r2, r3
 8004bfc:	68ba      	ldr	r2, [r7, #8]
 8004bfe:	429a      	cmp	r2, r3
 8004c00:	d302      	bcc.n	8004c08 <I2C_IsErrorOccurred+0x54>
 8004c02:	68bb      	ldr	r3, [r7, #8]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d13a      	bne.n	8004c7e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	685b      	ldr	r3, [r3, #4]
 8004c0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c12:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004c1a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	699b      	ldr	r3, [r3, #24]
 8004c22:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004c26:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c2a:	d121      	bne.n	8004c70 <I2C_IsErrorOccurred+0xbc>
 8004c2c:	697b      	ldr	r3, [r7, #20]
 8004c2e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004c32:	d01d      	beq.n	8004c70 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004c34:	7cfb      	ldrb	r3, [r7, #19]
 8004c36:	2b20      	cmp	r3, #32
 8004c38:	d01a      	beq.n	8004c70 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	685a      	ldr	r2, [r3, #4]
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004c48:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004c4a:	f7fd ff8d 	bl	8002b68 <HAL_GetTick>
 8004c4e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004c50:	e00e      	b.n	8004c70 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004c52:	f7fd ff89 	bl	8002b68 <HAL_GetTick>
 8004c56:	4602      	mov	r2, r0
 8004c58:	69fb      	ldr	r3, [r7, #28]
 8004c5a:	1ad3      	subs	r3, r2, r3
 8004c5c:	2b19      	cmp	r3, #25
 8004c5e:	d907      	bls.n	8004c70 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004c60:	6a3b      	ldr	r3, [r7, #32]
 8004c62:	f043 0320 	orr.w	r3, r3, #32
 8004c66:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004c68:	2301      	movs	r3, #1
 8004c6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004c6e:	e006      	b.n	8004c7e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	699b      	ldr	r3, [r3, #24]
 8004c76:	f003 0320 	and.w	r3, r3, #32
 8004c7a:	2b20      	cmp	r3, #32
 8004c7c:	d1e9      	bne.n	8004c52 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	699b      	ldr	r3, [r3, #24]
 8004c84:	f003 0320 	and.w	r3, r3, #32
 8004c88:	2b20      	cmp	r3, #32
 8004c8a:	d003      	beq.n	8004c94 <I2C_IsErrorOccurred+0xe0>
 8004c8c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d0aa      	beq.n	8004bea <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004c94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d103      	bne.n	8004ca4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	2220      	movs	r2, #32
 8004ca2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004ca4:	6a3b      	ldr	r3, [r7, #32]
 8004ca6:	f043 0304 	orr.w	r3, r3, #4
 8004caa:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004cac:	2301      	movs	r3, #1
 8004cae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	699b      	ldr	r3, [r3, #24]
 8004cb8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004cba:	69bb      	ldr	r3, [r7, #24]
 8004cbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d00b      	beq.n	8004cdc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004cc4:	6a3b      	ldr	r3, [r7, #32]
 8004cc6:	f043 0301 	orr.w	r3, r3, #1
 8004cca:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004cd4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004cdc:	69bb      	ldr	r3, [r7, #24]
 8004cde:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d00b      	beq.n	8004cfe <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004ce6:	6a3b      	ldr	r3, [r7, #32]
 8004ce8:	f043 0308 	orr.w	r3, r3, #8
 8004cec:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004cf6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004cfe:	69bb      	ldr	r3, [r7, #24]
 8004d00:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d00b      	beq.n	8004d20 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004d08:	6a3b      	ldr	r3, [r7, #32]
 8004d0a:	f043 0302 	orr.w	r3, r3, #2
 8004d0e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004d18:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004d20:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d01c      	beq.n	8004d62 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004d28:	68f8      	ldr	r0, [r7, #12]
 8004d2a:	f7ff fdaf 	bl	800488c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	6859      	ldr	r1, [r3, #4]
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681a      	ldr	r2, [r3, #0]
 8004d38:	4b0d      	ldr	r3, [pc, #52]	@ (8004d70 <I2C_IsErrorOccurred+0x1bc>)
 8004d3a:	400b      	ands	r3, r1
 8004d3c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004d42:	6a3b      	ldr	r3, [r7, #32]
 8004d44:	431a      	orrs	r2, r3
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	2220      	movs	r2, #32
 8004d4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	2200      	movs	r2, #0
 8004d56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004d62:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004d66:	4618      	mov	r0, r3
 8004d68:	3728      	adds	r7, #40	@ 0x28
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bd80      	pop	{r7, pc}
 8004d6e:	bf00      	nop
 8004d70:	fe00e800 	.word	0xfe00e800

08004d74 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004d74:	b480      	push	{r7}
 8004d76:	b087      	sub	sp, #28
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	60f8      	str	r0, [r7, #12]
 8004d7c:	607b      	str	r3, [r7, #4]
 8004d7e:	460b      	mov	r3, r1
 8004d80:	817b      	strh	r3, [r7, #10]
 8004d82:	4613      	mov	r3, r2
 8004d84:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004d86:	897b      	ldrh	r3, [r7, #10]
 8004d88:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004d8c:	7a7b      	ldrb	r3, [r7, #9]
 8004d8e:	041b      	lsls	r3, r3, #16
 8004d90:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004d94:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004d9a:	6a3b      	ldr	r3, [r7, #32]
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004da2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	685a      	ldr	r2, [r3, #4]
 8004daa:	6a3b      	ldr	r3, [r7, #32]
 8004dac:	0d5b      	lsrs	r3, r3, #21
 8004dae:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004db2:	4b08      	ldr	r3, [pc, #32]	@ (8004dd4 <I2C_TransferConfig+0x60>)
 8004db4:	430b      	orrs	r3, r1
 8004db6:	43db      	mvns	r3, r3
 8004db8:	ea02 0103 	and.w	r1, r2, r3
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	697a      	ldr	r2, [r7, #20]
 8004dc2:	430a      	orrs	r2, r1
 8004dc4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004dc6:	bf00      	nop
 8004dc8:	371c      	adds	r7, #28
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd0:	4770      	bx	lr
 8004dd2:	bf00      	nop
 8004dd4:	03ff63ff 	.word	0x03ff63ff

08004dd8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004dd8:	b480      	push	{r7}
 8004dda:	b083      	sub	sp, #12
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
 8004de0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004de8:	b2db      	uxtb	r3, r3
 8004dea:	2b20      	cmp	r3, #32
 8004dec:	d138      	bne.n	8004e60 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004df4:	2b01      	cmp	r3, #1
 8004df6:	d101      	bne.n	8004dfc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004df8:	2302      	movs	r3, #2
 8004dfa:	e032      	b.n	8004e62 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2201      	movs	r2, #1
 8004e00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2224      	movs	r2, #36	@ 0x24
 8004e08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	681a      	ldr	r2, [r3, #0]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f022 0201 	bic.w	r2, r2, #1
 8004e1a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	681a      	ldr	r2, [r3, #0]
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004e2a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	6819      	ldr	r1, [r3, #0]
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	683a      	ldr	r2, [r7, #0]
 8004e38:	430a      	orrs	r2, r1
 8004e3a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	681a      	ldr	r2, [r3, #0]
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f042 0201 	orr.w	r2, r2, #1
 8004e4a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2220      	movs	r2, #32
 8004e50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2200      	movs	r2, #0
 8004e58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	e000      	b.n	8004e62 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004e60:	2302      	movs	r3, #2
  }
}
 8004e62:	4618      	mov	r0, r3
 8004e64:	370c      	adds	r7, #12
 8004e66:	46bd      	mov	sp, r7
 8004e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6c:	4770      	bx	lr

08004e6e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004e6e:	b480      	push	{r7}
 8004e70:	b085      	sub	sp, #20
 8004e72:	af00      	add	r7, sp, #0
 8004e74:	6078      	str	r0, [r7, #4]
 8004e76:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e7e:	b2db      	uxtb	r3, r3
 8004e80:	2b20      	cmp	r3, #32
 8004e82:	d139      	bne.n	8004ef8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004e8a:	2b01      	cmp	r3, #1
 8004e8c:	d101      	bne.n	8004e92 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004e8e:	2302      	movs	r3, #2
 8004e90:	e033      	b.n	8004efa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2201      	movs	r2, #1
 8004e96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2224      	movs	r2, #36	@ 0x24
 8004e9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	681a      	ldr	r2, [r3, #0]
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f022 0201 	bic.w	r2, r2, #1
 8004eb0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004ec0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	021b      	lsls	r3, r3, #8
 8004ec6:	68fa      	ldr	r2, [r7, #12]
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	68fa      	ldr	r2, [r7, #12]
 8004ed2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	681a      	ldr	r2, [r3, #0]
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f042 0201 	orr.w	r2, r2, #1
 8004ee2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2220      	movs	r2, #32
 8004ee8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2200      	movs	r2, #0
 8004ef0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	e000      	b.n	8004efa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004ef8:	2302      	movs	r3, #2
  }
}
 8004efa:	4618      	mov	r0, r3
 8004efc:	3714      	adds	r7, #20
 8004efe:	46bd      	mov	sp, r7
 8004f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f04:	4770      	bx	lr
	...

08004f08 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004f08:	b480      	push	{r7}
 8004f0a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004f0c:	4b05      	ldr	r3, [pc, #20]	@ (8004f24 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a04      	ldr	r2, [pc, #16]	@ (8004f24 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004f12:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f16:	6013      	str	r3, [r2, #0]
}
 8004f18:	bf00      	nop
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f20:	4770      	bx	lr
 8004f22:	bf00      	nop
 8004f24:	40007000 	.word	0x40007000

08004f28 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b082      	sub	sp, #8
 8004f2c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004f2e:	2300      	movs	r3, #0
 8004f30:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004f32:	4b23      	ldr	r3, [pc, #140]	@ (8004fc0 <HAL_PWREx_EnableOverDrive+0x98>)
 8004f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f36:	4a22      	ldr	r2, [pc, #136]	@ (8004fc0 <HAL_PWREx_EnableOverDrive+0x98>)
 8004f38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004f3e:	4b20      	ldr	r3, [pc, #128]	@ (8004fc0 <HAL_PWREx_EnableOverDrive+0x98>)
 8004f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f46:	603b      	str	r3, [r7, #0]
 8004f48:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004f4a:	4b1e      	ldr	r3, [pc, #120]	@ (8004fc4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	4a1d      	ldr	r2, [pc, #116]	@ (8004fc4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004f50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f54:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004f56:	f7fd fe07 	bl	8002b68 <HAL_GetTick>
 8004f5a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004f5c:	e009      	b.n	8004f72 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004f5e:	f7fd fe03 	bl	8002b68 <HAL_GetTick>
 8004f62:	4602      	mov	r2, r0
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	1ad3      	subs	r3, r2, r3
 8004f68:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004f6c:	d901      	bls.n	8004f72 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004f6e:	2303      	movs	r3, #3
 8004f70:	e022      	b.n	8004fb8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004f72:	4b14      	ldr	r3, [pc, #80]	@ (8004fc4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f7a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f7e:	d1ee      	bne.n	8004f5e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004f80:	4b10      	ldr	r3, [pc, #64]	@ (8004fc4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a0f      	ldr	r2, [pc, #60]	@ (8004fc4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004f86:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f8a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004f8c:	f7fd fdec 	bl	8002b68 <HAL_GetTick>
 8004f90:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004f92:	e009      	b.n	8004fa8 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004f94:	f7fd fde8 	bl	8002b68 <HAL_GetTick>
 8004f98:	4602      	mov	r2, r0
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	1ad3      	subs	r3, r2, r3
 8004f9e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004fa2:	d901      	bls.n	8004fa8 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004fa4:	2303      	movs	r3, #3
 8004fa6:	e007      	b.n	8004fb8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004fa8:	4b06      	ldr	r3, [pc, #24]	@ (8004fc4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fb0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004fb4:	d1ee      	bne.n	8004f94 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004fb6:	2300      	movs	r3, #0
}
 8004fb8:	4618      	mov	r0, r3
 8004fba:	3708      	adds	r7, #8
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	bd80      	pop	{r7, pc}
 8004fc0:	40023800 	.word	0x40023800
 8004fc4:	40007000 	.word	0x40007000

08004fc8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b086      	sub	sp, #24
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d101      	bne.n	8004fde <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004fda:	2301      	movs	r3, #1
 8004fdc:	e291      	b.n	8005502 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f003 0301 	and.w	r3, r3, #1
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	f000 8087 	beq.w	80050fa <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004fec:	4b96      	ldr	r3, [pc, #600]	@ (8005248 <HAL_RCC_OscConfig+0x280>)
 8004fee:	689b      	ldr	r3, [r3, #8]
 8004ff0:	f003 030c 	and.w	r3, r3, #12
 8004ff4:	2b04      	cmp	r3, #4
 8004ff6:	d00c      	beq.n	8005012 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004ff8:	4b93      	ldr	r3, [pc, #588]	@ (8005248 <HAL_RCC_OscConfig+0x280>)
 8004ffa:	689b      	ldr	r3, [r3, #8]
 8004ffc:	f003 030c 	and.w	r3, r3, #12
 8005000:	2b08      	cmp	r3, #8
 8005002:	d112      	bne.n	800502a <HAL_RCC_OscConfig+0x62>
 8005004:	4b90      	ldr	r3, [pc, #576]	@ (8005248 <HAL_RCC_OscConfig+0x280>)
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800500c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005010:	d10b      	bne.n	800502a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005012:	4b8d      	ldr	r3, [pc, #564]	@ (8005248 <HAL_RCC_OscConfig+0x280>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800501a:	2b00      	cmp	r3, #0
 800501c:	d06c      	beq.n	80050f8 <HAL_RCC_OscConfig+0x130>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	685b      	ldr	r3, [r3, #4]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d168      	bne.n	80050f8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005026:	2301      	movs	r3, #1
 8005028:	e26b      	b.n	8005502 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005032:	d106      	bne.n	8005042 <HAL_RCC_OscConfig+0x7a>
 8005034:	4b84      	ldr	r3, [pc, #528]	@ (8005248 <HAL_RCC_OscConfig+0x280>)
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	4a83      	ldr	r2, [pc, #524]	@ (8005248 <HAL_RCC_OscConfig+0x280>)
 800503a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800503e:	6013      	str	r3, [r2, #0]
 8005040:	e02e      	b.n	80050a0 <HAL_RCC_OscConfig+0xd8>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d10c      	bne.n	8005064 <HAL_RCC_OscConfig+0x9c>
 800504a:	4b7f      	ldr	r3, [pc, #508]	@ (8005248 <HAL_RCC_OscConfig+0x280>)
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4a7e      	ldr	r2, [pc, #504]	@ (8005248 <HAL_RCC_OscConfig+0x280>)
 8005050:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005054:	6013      	str	r3, [r2, #0]
 8005056:	4b7c      	ldr	r3, [pc, #496]	@ (8005248 <HAL_RCC_OscConfig+0x280>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	4a7b      	ldr	r2, [pc, #492]	@ (8005248 <HAL_RCC_OscConfig+0x280>)
 800505c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005060:	6013      	str	r3, [r2, #0]
 8005062:	e01d      	b.n	80050a0 <HAL_RCC_OscConfig+0xd8>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	685b      	ldr	r3, [r3, #4]
 8005068:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800506c:	d10c      	bne.n	8005088 <HAL_RCC_OscConfig+0xc0>
 800506e:	4b76      	ldr	r3, [pc, #472]	@ (8005248 <HAL_RCC_OscConfig+0x280>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	4a75      	ldr	r2, [pc, #468]	@ (8005248 <HAL_RCC_OscConfig+0x280>)
 8005074:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005078:	6013      	str	r3, [r2, #0]
 800507a:	4b73      	ldr	r3, [pc, #460]	@ (8005248 <HAL_RCC_OscConfig+0x280>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	4a72      	ldr	r2, [pc, #456]	@ (8005248 <HAL_RCC_OscConfig+0x280>)
 8005080:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005084:	6013      	str	r3, [r2, #0]
 8005086:	e00b      	b.n	80050a0 <HAL_RCC_OscConfig+0xd8>
 8005088:	4b6f      	ldr	r3, [pc, #444]	@ (8005248 <HAL_RCC_OscConfig+0x280>)
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	4a6e      	ldr	r2, [pc, #440]	@ (8005248 <HAL_RCC_OscConfig+0x280>)
 800508e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005092:	6013      	str	r3, [r2, #0]
 8005094:	4b6c      	ldr	r3, [pc, #432]	@ (8005248 <HAL_RCC_OscConfig+0x280>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a6b      	ldr	r2, [pc, #428]	@ (8005248 <HAL_RCC_OscConfig+0x280>)
 800509a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800509e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	685b      	ldr	r3, [r3, #4]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d013      	beq.n	80050d0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050a8:	f7fd fd5e 	bl	8002b68 <HAL_GetTick>
 80050ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050ae:	e008      	b.n	80050c2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050b0:	f7fd fd5a 	bl	8002b68 <HAL_GetTick>
 80050b4:	4602      	mov	r2, r0
 80050b6:	693b      	ldr	r3, [r7, #16]
 80050b8:	1ad3      	subs	r3, r2, r3
 80050ba:	2b64      	cmp	r3, #100	@ 0x64
 80050bc:	d901      	bls.n	80050c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80050be:	2303      	movs	r3, #3
 80050c0:	e21f      	b.n	8005502 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050c2:	4b61      	ldr	r3, [pc, #388]	@ (8005248 <HAL_RCC_OscConfig+0x280>)
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d0f0      	beq.n	80050b0 <HAL_RCC_OscConfig+0xe8>
 80050ce:	e014      	b.n	80050fa <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050d0:	f7fd fd4a 	bl	8002b68 <HAL_GetTick>
 80050d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80050d6:	e008      	b.n	80050ea <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050d8:	f7fd fd46 	bl	8002b68 <HAL_GetTick>
 80050dc:	4602      	mov	r2, r0
 80050de:	693b      	ldr	r3, [r7, #16]
 80050e0:	1ad3      	subs	r3, r2, r3
 80050e2:	2b64      	cmp	r3, #100	@ 0x64
 80050e4:	d901      	bls.n	80050ea <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80050e6:	2303      	movs	r3, #3
 80050e8:	e20b      	b.n	8005502 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80050ea:	4b57      	ldr	r3, [pc, #348]	@ (8005248 <HAL_RCC_OscConfig+0x280>)
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d1f0      	bne.n	80050d8 <HAL_RCC_OscConfig+0x110>
 80050f6:	e000      	b.n	80050fa <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f003 0302 	and.w	r3, r3, #2
 8005102:	2b00      	cmp	r3, #0
 8005104:	d069      	beq.n	80051da <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005106:	4b50      	ldr	r3, [pc, #320]	@ (8005248 <HAL_RCC_OscConfig+0x280>)
 8005108:	689b      	ldr	r3, [r3, #8]
 800510a:	f003 030c 	and.w	r3, r3, #12
 800510e:	2b00      	cmp	r3, #0
 8005110:	d00b      	beq.n	800512a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005112:	4b4d      	ldr	r3, [pc, #308]	@ (8005248 <HAL_RCC_OscConfig+0x280>)
 8005114:	689b      	ldr	r3, [r3, #8]
 8005116:	f003 030c 	and.w	r3, r3, #12
 800511a:	2b08      	cmp	r3, #8
 800511c:	d11c      	bne.n	8005158 <HAL_RCC_OscConfig+0x190>
 800511e:	4b4a      	ldr	r3, [pc, #296]	@ (8005248 <HAL_RCC_OscConfig+0x280>)
 8005120:	685b      	ldr	r3, [r3, #4]
 8005122:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005126:	2b00      	cmp	r3, #0
 8005128:	d116      	bne.n	8005158 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800512a:	4b47      	ldr	r3, [pc, #284]	@ (8005248 <HAL_RCC_OscConfig+0x280>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f003 0302 	and.w	r3, r3, #2
 8005132:	2b00      	cmp	r3, #0
 8005134:	d005      	beq.n	8005142 <HAL_RCC_OscConfig+0x17a>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	68db      	ldr	r3, [r3, #12]
 800513a:	2b01      	cmp	r3, #1
 800513c:	d001      	beq.n	8005142 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	e1df      	b.n	8005502 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005142:	4b41      	ldr	r3, [pc, #260]	@ (8005248 <HAL_RCC_OscConfig+0x280>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	691b      	ldr	r3, [r3, #16]
 800514e:	00db      	lsls	r3, r3, #3
 8005150:	493d      	ldr	r1, [pc, #244]	@ (8005248 <HAL_RCC_OscConfig+0x280>)
 8005152:	4313      	orrs	r3, r2
 8005154:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005156:	e040      	b.n	80051da <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	68db      	ldr	r3, [r3, #12]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d023      	beq.n	80051a8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005160:	4b39      	ldr	r3, [pc, #228]	@ (8005248 <HAL_RCC_OscConfig+0x280>)
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	4a38      	ldr	r2, [pc, #224]	@ (8005248 <HAL_RCC_OscConfig+0x280>)
 8005166:	f043 0301 	orr.w	r3, r3, #1
 800516a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800516c:	f7fd fcfc 	bl	8002b68 <HAL_GetTick>
 8005170:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005172:	e008      	b.n	8005186 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005174:	f7fd fcf8 	bl	8002b68 <HAL_GetTick>
 8005178:	4602      	mov	r2, r0
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	1ad3      	subs	r3, r2, r3
 800517e:	2b02      	cmp	r3, #2
 8005180:	d901      	bls.n	8005186 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8005182:	2303      	movs	r3, #3
 8005184:	e1bd      	b.n	8005502 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005186:	4b30      	ldr	r3, [pc, #192]	@ (8005248 <HAL_RCC_OscConfig+0x280>)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f003 0302 	and.w	r3, r3, #2
 800518e:	2b00      	cmp	r3, #0
 8005190:	d0f0      	beq.n	8005174 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005192:	4b2d      	ldr	r3, [pc, #180]	@ (8005248 <HAL_RCC_OscConfig+0x280>)
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	691b      	ldr	r3, [r3, #16]
 800519e:	00db      	lsls	r3, r3, #3
 80051a0:	4929      	ldr	r1, [pc, #164]	@ (8005248 <HAL_RCC_OscConfig+0x280>)
 80051a2:	4313      	orrs	r3, r2
 80051a4:	600b      	str	r3, [r1, #0]
 80051a6:	e018      	b.n	80051da <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80051a8:	4b27      	ldr	r3, [pc, #156]	@ (8005248 <HAL_RCC_OscConfig+0x280>)
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4a26      	ldr	r2, [pc, #152]	@ (8005248 <HAL_RCC_OscConfig+0x280>)
 80051ae:	f023 0301 	bic.w	r3, r3, #1
 80051b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051b4:	f7fd fcd8 	bl	8002b68 <HAL_GetTick>
 80051b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051ba:	e008      	b.n	80051ce <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051bc:	f7fd fcd4 	bl	8002b68 <HAL_GetTick>
 80051c0:	4602      	mov	r2, r0
 80051c2:	693b      	ldr	r3, [r7, #16]
 80051c4:	1ad3      	subs	r3, r2, r3
 80051c6:	2b02      	cmp	r3, #2
 80051c8:	d901      	bls.n	80051ce <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80051ca:	2303      	movs	r3, #3
 80051cc:	e199      	b.n	8005502 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051ce:	4b1e      	ldr	r3, [pc, #120]	@ (8005248 <HAL_RCC_OscConfig+0x280>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f003 0302 	and.w	r3, r3, #2
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d1f0      	bne.n	80051bc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f003 0308 	and.w	r3, r3, #8
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d038      	beq.n	8005258 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	695b      	ldr	r3, [r3, #20]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d019      	beq.n	8005222 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80051ee:	4b16      	ldr	r3, [pc, #88]	@ (8005248 <HAL_RCC_OscConfig+0x280>)
 80051f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051f2:	4a15      	ldr	r2, [pc, #84]	@ (8005248 <HAL_RCC_OscConfig+0x280>)
 80051f4:	f043 0301 	orr.w	r3, r3, #1
 80051f8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051fa:	f7fd fcb5 	bl	8002b68 <HAL_GetTick>
 80051fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005200:	e008      	b.n	8005214 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005202:	f7fd fcb1 	bl	8002b68 <HAL_GetTick>
 8005206:	4602      	mov	r2, r0
 8005208:	693b      	ldr	r3, [r7, #16]
 800520a:	1ad3      	subs	r3, r2, r3
 800520c:	2b02      	cmp	r3, #2
 800520e:	d901      	bls.n	8005214 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005210:	2303      	movs	r3, #3
 8005212:	e176      	b.n	8005502 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005214:	4b0c      	ldr	r3, [pc, #48]	@ (8005248 <HAL_RCC_OscConfig+0x280>)
 8005216:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005218:	f003 0302 	and.w	r3, r3, #2
 800521c:	2b00      	cmp	r3, #0
 800521e:	d0f0      	beq.n	8005202 <HAL_RCC_OscConfig+0x23a>
 8005220:	e01a      	b.n	8005258 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005222:	4b09      	ldr	r3, [pc, #36]	@ (8005248 <HAL_RCC_OscConfig+0x280>)
 8005224:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005226:	4a08      	ldr	r2, [pc, #32]	@ (8005248 <HAL_RCC_OscConfig+0x280>)
 8005228:	f023 0301 	bic.w	r3, r3, #1
 800522c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800522e:	f7fd fc9b 	bl	8002b68 <HAL_GetTick>
 8005232:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005234:	e00a      	b.n	800524c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005236:	f7fd fc97 	bl	8002b68 <HAL_GetTick>
 800523a:	4602      	mov	r2, r0
 800523c:	693b      	ldr	r3, [r7, #16]
 800523e:	1ad3      	subs	r3, r2, r3
 8005240:	2b02      	cmp	r3, #2
 8005242:	d903      	bls.n	800524c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005244:	2303      	movs	r3, #3
 8005246:	e15c      	b.n	8005502 <HAL_RCC_OscConfig+0x53a>
 8005248:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800524c:	4b91      	ldr	r3, [pc, #580]	@ (8005494 <HAL_RCC_OscConfig+0x4cc>)
 800524e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005250:	f003 0302 	and.w	r3, r3, #2
 8005254:	2b00      	cmp	r3, #0
 8005256:	d1ee      	bne.n	8005236 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f003 0304 	and.w	r3, r3, #4
 8005260:	2b00      	cmp	r3, #0
 8005262:	f000 80a4 	beq.w	80053ae <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005266:	4b8b      	ldr	r3, [pc, #556]	@ (8005494 <HAL_RCC_OscConfig+0x4cc>)
 8005268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800526a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800526e:	2b00      	cmp	r3, #0
 8005270:	d10d      	bne.n	800528e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8005272:	4b88      	ldr	r3, [pc, #544]	@ (8005494 <HAL_RCC_OscConfig+0x4cc>)
 8005274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005276:	4a87      	ldr	r2, [pc, #540]	@ (8005494 <HAL_RCC_OscConfig+0x4cc>)
 8005278:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800527c:	6413      	str	r3, [r2, #64]	@ 0x40
 800527e:	4b85      	ldr	r3, [pc, #532]	@ (8005494 <HAL_RCC_OscConfig+0x4cc>)
 8005280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005282:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005286:	60bb      	str	r3, [r7, #8]
 8005288:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800528a:	2301      	movs	r3, #1
 800528c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800528e:	4b82      	ldr	r3, [pc, #520]	@ (8005498 <HAL_RCC_OscConfig+0x4d0>)
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005296:	2b00      	cmp	r3, #0
 8005298:	d118      	bne.n	80052cc <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800529a:	4b7f      	ldr	r3, [pc, #508]	@ (8005498 <HAL_RCC_OscConfig+0x4d0>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a7e      	ldr	r2, [pc, #504]	@ (8005498 <HAL_RCC_OscConfig+0x4d0>)
 80052a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052a6:	f7fd fc5f 	bl	8002b68 <HAL_GetTick>
 80052aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80052ac:	e008      	b.n	80052c0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052ae:	f7fd fc5b 	bl	8002b68 <HAL_GetTick>
 80052b2:	4602      	mov	r2, r0
 80052b4:	693b      	ldr	r3, [r7, #16]
 80052b6:	1ad3      	subs	r3, r2, r3
 80052b8:	2b64      	cmp	r3, #100	@ 0x64
 80052ba:	d901      	bls.n	80052c0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80052bc:	2303      	movs	r3, #3
 80052be:	e120      	b.n	8005502 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80052c0:	4b75      	ldr	r3, [pc, #468]	@ (8005498 <HAL_RCC_OscConfig+0x4d0>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d0f0      	beq.n	80052ae <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	689b      	ldr	r3, [r3, #8]
 80052d0:	2b01      	cmp	r3, #1
 80052d2:	d106      	bne.n	80052e2 <HAL_RCC_OscConfig+0x31a>
 80052d4:	4b6f      	ldr	r3, [pc, #444]	@ (8005494 <HAL_RCC_OscConfig+0x4cc>)
 80052d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052d8:	4a6e      	ldr	r2, [pc, #440]	@ (8005494 <HAL_RCC_OscConfig+0x4cc>)
 80052da:	f043 0301 	orr.w	r3, r3, #1
 80052de:	6713      	str	r3, [r2, #112]	@ 0x70
 80052e0:	e02d      	b.n	800533e <HAL_RCC_OscConfig+0x376>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	689b      	ldr	r3, [r3, #8]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d10c      	bne.n	8005304 <HAL_RCC_OscConfig+0x33c>
 80052ea:	4b6a      	ldr	r3, [pc, #424]	@ (8005494 <HAL_RCC_OscConfig+0x4cc>)
 80052ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052ee:	4a69      	ldr	r2, [pc, #420]	@ (8005494 <HAL_RCC_OscConfig+0x4cc>)
 80052f0:	f023 0301 	bic.w	r3, r3, #1
 80052f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80052f6:	4b67      	ldr	r3, [pc, #412]	@ (8005494 <HAL_RCC_OscConfig+0x4cc>)
 80052f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052fa:	4a66      	ldr	r2, [pc, #408]	@ (8005494 <HAL_RCC_OscConfig+0x4cc>)
 80052fc:	f023 0304 	bic.w	r3, r3, #4
 8005300:	6713      	str	r3, [r2, #112]	@ 0x70
 8005302:	e01c      	b.n	800533e <HAL_RCC_OscConfig+0x376>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	689b      	ldr	r3, [r3, #8]
 8005308:	2b05      	cmp	r3, #5
 800530a:	d10c      	bne.n	8005326 <HAL_RCC_OscConfig+0x35e>
 800530c:	4b61      	ldr	r3, [pc, #388]	@ (8005494 <HAL_RCC_OscConfig+0x4cc>)
 800530e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005310:	4a60      	ldr	r2, [pc, #384]	@ (8005494 <HAL_RCC_OscConfig+0x4cc>)
 8005312:	f043 0304 	orr.w	r3, r3, #4
 8005316:	6713      	str	r3, [r2, #112]	@ 0x70
 8005318:	4b5e      	ldr	r3, [pc, #376]	@ (8005494 <HAL_RCC_OscConfig+0x4cc>)
 800531a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800531c:	4a5d      	ldr	r2, [pc, #372]	@ (8005494 <HAL_RCC_OscConfig+0x4cc>)
 800531e:	f043 0301 	orr.w	r3, r3, #1
 8005322:	6713      	str	r3, [r2, #112]	@ 0x70
 8005324:	e00b      	b.n	800533e <HAL_RCC_OscConfig+0x376>
 8005326:	4b5b      	ldr	r3, [pc, #364]	@ (8005494 <HAL_RCC_OscConfig+0x4cc>)
 8005328:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800532a:	4a5a      	ldr	r2, [pc, #360]	@ (8005494 <HAL_RCC_OscConfig+0x4cc>)
 800532c:	f023 0301 	bic.w	r3, r3, #1
 8005330:	6713      	str	r3, [r2, #112]	@ 0x70
 8005332:	4b58      	ldr	r3, [pc, #352]	@ (8005494 <HAL_RCC_OscConfig+0x4cc>)
 8005334:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005336:	4a57      	ldr	r2, [pc, #348]	@ (8005494 <HAL_RCC_OscConfig+0x4cc>)
 8005338:	f023 0304 	bic.w	r3, r3, #4
 800533c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	689b      	ldr	r3, [r3, #8]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d015      	beq.n	8005372 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005346:	f7fd fc0f 	bl	8002b68 <HAL_GetTick>
 800534a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800534c:	e00a      	b.n	8005364 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800534e:	f7fd fc0b 	bl	8002b68 <HAL_GetTick>
 8005352:	4602      	mov	r2, r0
 8005354:	693b      	ldr	r3, [r7, #16]
 8005356:	1ad3      	subs	r3, r2, r3
 8005358:	f241 3288 	movw	r2, #5000	@ 0x1388
 800535c:	4293      	cmp	r3, r2
 800535e:	d901      	bls.n	8005364 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8005360:	2303      	movs	r3, #3
 8005362:	e0ce      	b.n	8005502 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005364:	4b4b      	ldr	r3, [pc, #300]	@ (8005494 <HAL_RCC_OscConfig+0x4cc>)
 8005366:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005368:	f003 0302 	and.w	r3, r3, #2
 800536c:	2b00      	cmp	r3, #0
 800536e:	d0ee      	beq.n	800534e <HAL_RCC_OscConfig+0x386>
 8005370:	e014      	b.n	800539c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005372:	f7fd fbf9 	bl	8002b68 <HAL_GetTick>
 8005376:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005378:	e00a      	b.n	8005390 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800537a:	f7fd fbf5 	bl	8002b68 <HAL_GetTick>
 800537e:	4602      	mov	r2, r0
 8005380:	693b      	ldr	r3, [r7, #16]
 8005382:	1ad3      	subs	r3, r2, r3
 8005384:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005388:	4293      	cmp	r3, r2
 800538a:	d901      	bls.n	8005390 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800538c:	2303      	movs	r3, #3
 800538e:	e0b8      	b.n	8005502 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005390:	4b40      	ldr	r3, [pc, #256]	@ (8005494 <HAL_RCC_OscConfig+0x4cc>)
 8005392:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005394:	f003 0302 	and.w	r3, r3, #2
 8005398:	2b00      	cmp	r3, #0
 800539a:	d1ee      	bne.n	800537a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800539c:	7dfb      	ldrb	r3, [r7, #23]
 800539e:	2b01      	cmp	r3, #1
 80053a0:	d105      	bne.n	80053ae <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053a2:	4b3c      	ldr	r3, [pc, #240]	@ (8005494 <HAL_RCC_OscConfig+0x4cc>)
 80053a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053a6:	4a3b      	ldr	r2, [pc, #236]	@ (8005494 <HAL_RCC_OscConfig+0x4cc>)
 80053a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80053ac:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	699b      	ldr	r3, [r3, #24]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	f000 80a4 	beq.w	8005500 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80053b8:	4b36      	ldr	r3, [pc, #216]	@ (8005494 <HAL_RCC_OscConfig+0x4cc>)
 80053ba:	689b      	ldr	r3, [r3, #8]
 80053bc:	f003 030c 	and.w	r3, r3, #12
 80053c0:	2b08      	cmp	r3, #8
 80053c2:	d06b      	beq.n	800549c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	699b      	ldr	r3, [r3, #24]
 80053c8:	2b02      	cmp	r3, #2
 80053ca:	d149      	bne.n	8005460 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053cc:	4b31      	ldr	r3, [pc, #196]	@ (8005494 <HAL_RCC_OscConfig+0x4cc>)
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4a30      	ldr	r2, [pc, #192]	@ (8005494 <HAL_RCC_OscConfig+0x4cc>)
 80053d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80053d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053d8:	f7fd fbc6 	bl	8002b68 <HAL_GetTick>
 80053dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053de:	e008      	b.n	80053f2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053e0:	f7fd fbc2 	bl	8002b68 <HAL_GetTick>
 80053e4:	4602      	mov	r2, r0
 80053e6:	693b      	ldr	r3, [r7, #16]
 80053e8:	1ad3      	subs	r3, r2, r3
 80053ea:	2b02      	cmp	r3, #2
 80053ec:	d901      	bls.n	80053f2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80053ee:	2303      	movs	r3, #3
 80053f0:	e087      	b.n	8005502 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053f2:	4b28      	ldr	r3, [pc, #160]	@ (8005494 <HAL_RCC_OscConfig+0x4cc>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d1f0      	bne.n	80053e0 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	69da      	ldr	r2, [r3, #28]
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6a1b      	ldr	r3, [r3, #32]
 8005406:	431a      	orrs	r2, r3
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800540c:	019b      	lsls	r3, r3, #6
 800540e:	431a      	orrs	r2, r3
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005414:	085b      	lsrs	r3, r3, #1
 8005416:	3b01      	subs	r3, #1
 8005418:	041b      	lsls	r3, r3, #16
 800541a:	431a      	orrs	r2, r3
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005420:	061b      	lsls	r3, r3, #24
 8005422:	4313      	orrs	r3, r2
 8005424:	4a1b      	ldr	r2, [pc, #108]	@ (8005494 <HAL_RCC_OscConfig+0x4cc>)
 8005426:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800542a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800542c:	4b19      	ldr	r3, [pc, #100]	@ (8005494 <HAL_RCC_OscConfig+0x4cc>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	4a18      	ldr	r2, [pc, #96]	@ (8005494 <HAL_RCC_OscConfig+0x4cc>)
 8005432:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005436:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005438:	f7fd fb96 	bl	8002b68 <HAL_GetTick>
 800543c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800543e:	e008      	b.n	8005452 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005440:	f7fd fb92 	bl	8002b68 <HAL_GetTick>
 8005444:	4602      	mov	r2, r0
 8005446:	693b      	ldr	r3, [r7, #16]
 8005448:	1ad3      	subs	r3, r2, r3
 800544a:	2b02      	cmp	r3, #2
 800544c:	d901      	bls.n	8005452 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800544e:	2303      	movs	r3, #3
 8005450:	e057      	b.n	8005502 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005452:	4b10      	ldr	r3, [pc, #64]	@ (8005494 <HAL_RCC_OscConfig+0x4cc>)
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800545a:	2b00      	cmp	r3, #0
 800545c:	d0f0      	beq.n	8005440 <HAL_RCC_OscConfig+0x478>
 800545e:	e04f      	b.n	8005500 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005460:	4b0c      	ldr	r3, [pc, #48]	@ (8005494 <HAL_RCC_OscConfig+0x4cc>)
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	4a0b      	ldr	r2, [pc, #44]	@ (8005494 <HAL_RCC_OscConfig+0x4cc>)
 8005466:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800546a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800546c:	f7fd fb7c 	bl	8002b68 <HAL_GetTick>
 8005470:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005472:	e008      	b.n	8005486 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005474:	f7fd fb78 	bl	8002b68 <HAL_GetTick>
 8005478:	4602      	mov	r2, r0
 800547a:	693b      	ldr	r3, [r7, #16]
 800547c:	1ad3      	subs	r3, r2, r3
 800547e:	2b02      	cmp	r3, #2
 8005480:	d901      	bls.n	8005486 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8005482:	2303      	movs	r3, #3
 8005484:	e03d      	b.n	8005502 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005486:	4b03      	ldr	r3, [pc, #12]	@ (8005494 <HAL_RCC_OscConfig+0x4cc>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800548e:	2b00      	cmp	r3, #0
 8005490:	d1f0      	bne.n	8005474 <HAL_RCC_OscConfig+0x4ac>
 8005492:	e035      	b.n	8005500 <HAL_RCC_OscConfig+0x538>
 8005494:	40023800 	.word	0x40023800
 8005498:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800549c:	4b1b      	ldr	r3, [pc, #108]	@ (800550c <HAL_RCC_OscConfig+0x544>)
 800549e:	685b      	ldr	r3, [r3, #4]
 80054a0:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	699b      	ldr	r3, [r3, #24]
 80054a6:	2b01      	cmp	r3, #1
 80054a8:	d028      	beq.n	80054fc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054b4:	429a      	cmp	r2, r3
 80054b6:	d121      	bne.n	80054fc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054c2:	429a      	cmp	r2, r3
 80054c4:	d11a      	bne.n	80054fc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80054c6:	68fa      	ldr	r2, [r7, #12]
 80054c8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80054cc:	4013      	ands	r3, r2
 80054ce:	687a      	ldr	r2, [r7, #4]
 80054d0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80054d2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80054d4:	4293      	cmp	r3, r2
 80054d6:	d111      	bne.n	80054fc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054e2:	085b      	lsrs	r3, r3, #1
 80054e4:	3b01      	subs	r3, #1
 80054e6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80054e8:	429a      	cmp	r2, r3
 80054ea:	d107      	bne.n	80054fc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054f6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80054f8:	429a      	cmp	r2, r3
 80054fa:	d001      	beq.n	8005500 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80054fc:	2301      	movs	r3, #1
 80054fe:	e000      	b.n	8005502 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8005500:	2300      	movs	r3, #0
}
 8005502:	4618      	mov	r0, r3
 8005504:	3718      	adds	r7, #24
 8005506:	46bd      	mov	sp, r7
 8005508:	bd80      	pop	{r7, pc}
 800550a:	bf00      	nop
 800550c:	40023800 	.word	0x40023800

08005510 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005510:	b580      	push	{r7, lr}
 8005512:	b084      	sub	sp, #16
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
 8005518:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800551a:	2300      	movs	r3, #0
 800551c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d101      	bne.n	8005528 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005524:	2301      	movs	r3, #1
 8005526:	e0d0      	b.n	80056ca <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005528:	4b6a      	ldr	r3, [pc, #424]	@ (80056d4 <HAL_RCC_ClockConfig+0x1c4>)
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f003 030f 	and.w	r3, r3, #15
 8005530:	683a      	ldr	r2, [r7, #0]
 8005532:	429a      	cmp	r2, r3
 8005534:	d910      	bls.n	8005558 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005536:	4b67      	ldr	r3, [pc, #412]	@ (80056d4 <HAL_RCC_ClockConfig+0x1c4>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f023 020f 	bic.w	r2, r3, #15
 800553e:	4965      	ldr	r1, [pc, #404]	@ (80056d4 <HAL_RCC_ClockConfig+0x1c4>)
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	4313      	orrs	r3, r2
 8005544:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005546:	4b63      	ldr	r3, [pc, #396]	@ (80056d4 <HAL_RCC_ClockConfig+0x1c4>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f003 030f 	and.w	r3, r3, #15
 800554e:	683a      	ldr	r2, [r7, #0]
 8005550:	429a      	cmp	r2, r3
 8005552:	d001      	beq.n	8005558 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005554:	2301      	movs	r3, #1
 8005556:	e0b8      	b.n	80056ca <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f003 0302 	and.w	r3, r3, #2
 8005560:	2b00      	cmp	r3, #0
 8005562:	d020      	beq.n	80055a6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f003 0304 	and.w	r3, r3, #4
 800556c:	2b00      	cmp	r3, #0
 800556e:	d005      	beq.n	800557c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005570:	4b59      	ldr	r3, [pc, #356]	@ (80056d8 <HAL_RCC_ClockConfig+0x1c8>)
 8005572:	689b      	ldr	r3, [r3, #8]
 8005574:	4a58      	ldr	r2, [pc, #352]	@ (80056d8 <HAL_RCC_ClockConfig+0x1c8>)
 8005576:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800557a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f003 0308 	and.w	r3, r3, #8
 8005584:	2b00      	cmp	r3, #0
 8005586:	d005      	beq.n	8005594 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005588:	4b53      	ldr	r3, [pc, #332]	@ (80056d8 <HAL_RCC_ClockConfig+0x1c8>)
 800558a:	689b      	ldr	r3, [r3, #8]
 800558c:	4a52      	ldr	r2, [pc, #328]	@ (80056d8 <HAL_RCC_ClockConfig+0x1c8>)
 800558e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005592:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005594:	4b50      	ldr	r3, [pc, #320]	@ (80056d8 <HAL_RCC_ClockConfig+0x1c8>)
 8005596:	689b      	ldr	r3, [r3, #8]
 8005598:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	689b      	ldr	r3, [r3, #8]
 80055a0:	494d      	ldr	r1, [pc, #308]	@ (80056d8 <HAL_RCC_ClockConfig+0x1c8>)
 80055a2:	4313      	orrs	r3, r2
 80055a4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f003 0301 	and.w	r3, r3, #1
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d040      	beq.n	8005634 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	685b      	ldr	r3, [r3, #4]
 80055b6:	2b01      	cmp	r3, #1
 80055b8:	d107      	bne.n	80055ca <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055ba:	4b47      	ldr	r3, [pc, #284]	@ (80056d8 <HAL_RCC_ClockConfig+0x1c8>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d115      	bne.n	80055f2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80055c6:	2301      	movs	r3, #1
 80055c8:	e07f      	b.n	80056ca <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	685b      	ldr	r3, [r3, #4]
 80055ce:	2b02      	cmp	r3, #2
 80055d0:	d107      	bne.n	80055e2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055d2:	4b41      	ldr	r3, [pc, #260]	@ (80056d8 <HAL_RCC_ClockConfig+0x1c8>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d109      	bne.n	80055f2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80055de:	2301      	movs	r3, #1
 80055e0:	e073      	b.n	80056ca <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055e2:	4b3d      	ldr	r3, [pc, #244]	@ (80056d8 <HAL_RCC_ClockConfig+0x1c8>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f003 0302 	and.w	r3, r3, #2
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d101      	bne.n	80055f2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80055ee:	2301      	movs	r3, #1
 80055f0:	e06b      	b.n	80056ca <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80055f2:	4b39      	ldr	r3, [pc, #228]	@ (80056d8 <HAL_RCC_ClockConfig+0x1c8>)
 80055f4:	689b      	ldr	r3, [r3, #8]
 80055f6:	f023 0203 	bic.w	r2, r3, #3
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	685b      	ldr	r3, [r3, #4]
 80055fe:	4936      	ldr	r1, [pc, #216]	@ (80056d8 <HAL_RCC_ClockConfig+0x1c8>)
 8005600:	4313      	orrs	r3, r2
 8005602:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005604:	f7fd fab0 	bl	8002b68 <HAL_GetTick>
 8005608:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800560a:	e00a      	b.n	8005622 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800560c:	f7fd faac 	bl	8002b68 <HAL_GetTick>
 8005610:	4602      	mov	r2, r0
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	1ad3      	subs	r3, r2, r3
 8005616:	f241 3288 	movw	r2, #5000	@ 0x1388
 800561a:	4293      	cmp	r3, r2
 800561c:	d901      	bls.n	8005622 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800561e:	2303      	movs	r3, #3
 8005620:	e053      	b.n	80056ca <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005622:	4b2d      	ldr	r3, [pc, #180]	@ (80056d8 <HAL_RCC_ClockConfig+0x1c8>)
 8005624:	689b      	ldr	r3, [r3, #8]
 8005626:	f003 020c 	and.w	r2, r3, #12
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	009b      	lsls	r3, r3, #2
 8005630:	429a      	cmp	r2, r3
 8005632:	d1eb      	bne.n	800560c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005634:	4b27      	ldr	r3, [pc, #156]	@ (80056d4 <HAL_RCC_ClockConfig+0x1c4>)
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f003 030f 	and.w	r3, r3, #15
 800563c:	683a      	ldr	r2, [r7, #0]
 800563e:	429a      	cmp	r2, r3
 8005640:	d210      	bcs.n	8005664 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005642:	4b24      	ldr	r3, [pc, #144]	@ (80056d4 <HAL_RCC_ClockConfig+0x1c4>)
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f023 020f 	bic.w	r2, r3, #15
 800564a:	4922      	ldr	r1, [pc, #136]	@ (80056d4 <HAL_RCC_ClockConfig+0x1c4>)
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	4313      	orrs	r3, r2
 8005650:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005652:	4b20      	ldr	r3, [pc, #128]	@ (80056d4 <HAL_RCC_ClockConfig+0x1c4>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f003 030f 	and.w	r3, r3, #15
 800565a:	683a      	ldr	r2, [r7, #0]
 800565c:	429a      	cmp	r2, r3
 800565e:	d001      	beq.n	8005664 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005660:	2301      	movs	r3, #1
 8005662:	e032      	b.n	80056ca <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f003 0304 	and.w	r3, r3, #4
 800566c:	2b00      	cmp	r3, #0
 800566e:	d008      	beq.n	8005682 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005670:	4b19      	ldr	r3, [pc, #100]	@ (80056d8 <HAL_RCC_ClockConfig+0x1c8>)
 8005672:	689b      	ldr	r3, [r3, #8]
 8005674:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	68db      	ldr	r3, [r3, #12]
 800567c:	4916      	ldr	r1, [pc, #88]	@ (80056d8 <HAL_RCC_ClockConfig+0x1c8>)
 800567e:	4313      	orrs	r3, r2
 8005680:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f003 0308 	and.w	r3, r3, #8
 800568a:	2b00      	cmp	r3, #0
 800568c:	d009      	beq.n	80056a2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800568e:	4b12      	ldr	r3, [pc, #72]	@ (80056d8 <HAL_RCC_ClockConfig+0x1c8>)
 8005690:	689b      	ldr	r3, [r3, #8]
 8005692:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	691b      	ldr	r3, [r3, #16]
 800569a:	00db      	lsls	r3, r3, #3
 800569c:	490e      	ldr	r1, [pc, #56]	@ (80056d8 <HAL_RCC_ClockConfig+0x1c8>)
 800569e:	4313      	orrs	r3, r2
 80056a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80056a2:	f000 f821 	bl	80056e8 <HAL_RCC_GetSysClockFreq>
 80056a6:	4602      	mov	r2, r0
 80056a8:	4b0b      	ldr	r3, [pc, #44]	@ (80056d8 <HAL_RCC_ClockConfig+0x1c8>)
 80056aa:	689b      	ldr	r3, [r3, #8]
 80056ac:	091b      	lsrs	r3, r3, #4
 80056ae:	f003 030f 	and.w	r3, r3, #15
 80056b2:	490a      	ldr	r1, [pc, #40]	@ (80056dc <HAL_RCC_ClockConfig+0x1cc>)
 80056b4:	5ccb      	ldrb	r3, [r1, r3]
 80056b6:	fa22 f303 	lsr.w	r3, r2, r3
 80056ba:	4a09      	ldr	r2, [pc, #36]	@ (80056e0 <HAL_RCC_ClockConfig+0x1d0>)
 80056bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80056be:	4b09      	ldr	r3, [pc, #36]	@ (80056e4 <HAL_RCC_ClockConfig+0x1d4>)
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4618      	mov	r0, r3
 80056c4:	f7fd fa0c 	bl	8002ae0 <HAL_InitTick>

  return HAL_OK;
 80056c8:	2300      	movs	r3, #0
}
 80056ca:	4618      	mov	r0, r3
 80056cc:	3710      	adds	r7, #16
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bd80      	pop	{r7, pc}
 80056d2:	bf00      	nop
 80056d4:	40023c00 	.word	0x40023c00
 80056d8:	40023800 	.word	0x40023800
 80056dc:	08009708 	.word	0x08009708
 80056e0:	200000a8 	.word	0x200000a8
 80056e4:	200000ac 	.word	0x200000ac

080056e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80056e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80056ec:	b094      	sub	sp, #80	@ 0x50
 80056ee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80056f0:	2300      	movs	r3, #0
 80056f2:	647b      	str	r3, [r7, #68]	@ 0x44
 80056f4:	2300      	movs	r3, #0
 80056f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80056f8:	2300      	movs	r3, #0
 80056fa:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 80056fc:	2300      	movs	r3, #0
 80056fe:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005700:	4b79      	ldr	r3, [pc, #484]	@ (80058e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005702:	689b      	ldr	r3, [r3, #8]
 8005704:	f003 030c 	and.w	r3, r3, #12
 8005708:	2b08      	cmp	r3, #8
 800570a:	d00d      	beq.n	8005728 <HAL_RCC_GetSysClockFreq+0x40>
 800570c:	2b08      	cmp	r3, #8
 800570e:	f200 80e1 	bhi.w	80058d4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005712:	2b00      	cmp	r3, #0
 8005714:	d002      	beq.n	800571c <HAL_RCC_GetSysClockFreq+0x34>
 8005716:	2b04      	cmp	r3, #4
 8005718:	d003      	beq.n	8005722 <HAL_RCC_GetSysClockFreq+0x3a>
 800571a:	e0db      	b.n	80058d4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800571c:	4b73      	ldr	r3, [pc, #460]	@ (80058ec <HAL_RCC_GetSysClockFreq+0x204>)
 800571e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005720:	e0db      	b.n	80058da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005722:	4b73      	ldr	r3, [pc, #460]	@ (80058f0 <HAL_RCC_GetSysClockFreq+0x208>)
 8005724:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005726:	e0d8      	b.n	80058da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005728:	4b6f      	ldr	r3, [pc, #444]	@ (80058e8 <HAL_RCC_GetSysClockFreq+0x200>)
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005730:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005732:	4b6d      	ldr	r3, [pc, #436]	@ (80058e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800573a:	2b00      	cmp	r3, #0
 800573c:	d063      	beq.n	8005806 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800573e:	4b6a      	ldr	r3, [pc, #424]	@ (80058e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005740:	685b      	ldr	r3, [r3, #4]
 8005742:	099b      	lsrs	r3, r3, #6
 8005744:	2200      	movs	r2, #0
 8005746:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005748:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800574a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800574c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005750:	633b      	str	r3, [r7, #48]	@ 0x30
 8005752:	2300      	movs	r3, #0
 8005754:	637b      	str	r3, [r7, #52]	@ 0x34
 8005756:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800575a:	4622      	mov	r2, r4
 800575c:	462b      	mov	r3, r5
 800575e:	f04f 0000 	mov.w	r0, #0
 8005762:	f04f 0100 	mov.w	r1, #0
 8005766:	0159      	lsls	r1, r3, #5
 8005768:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800576c:	0150      	lsls	r0, r2, #5
 800576e:	4602      	mov	r2, r0
 8005770:	460b      	mov	r3, r1
 8005772:	4621      	mov	r1, r4
 8005774:	1a51      	subs	r1, r2, r1
 8005776:	6139      	str	r1, [r7, #16]
 8005778:	4629      	mov	r1, r5
 800577a:	eb63 0301 	sbc.w	r3, r3, r1
 800577e:	617b      	str	r3, [r7, #20]
 8005780:	f04f 0200 	mov.w	r2, #0
 8005784:	f04f 0300 	mov.w	r3, #0
 8005788:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800578c:	4659      	mov	r1, fp
 800578e:	018b      	lsls	r3, r1, #6
 8005790:	4651      	mov	r1, sl
 8005792:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005796:	4651      	mov	r1, sl
 8005798:	018a      	lsls	r2, r1, #6
 800579a:	4651      	mov	r1, sl
 800579c:	ebb2 0801 	subs.w	r8, r2, r1
 80057a0:	4659      	mov	r1, fp
 80057a2:	eb63 0901 	sbc.w	r9, r3, r1
 80057a6:	f04f 0200 	mov.w	r2, #0
 80057aa:	f04f 0300 	mov.w	r3, #0
 80057ae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80057b2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80057b6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80057ba:	4690      	mov	r8, r2
 80057bc:	4699      	mov	r9, r3
 80057be:	4623      	mov	r3, r4
 80057c0:	eb18 0303 	adds.w	r3, r8, r3
 80057c4:	60bb      	str	r3, [r7, #8]
 80057c6:	462b      	mov	r3, r5
 80057c8:	eb49 0303 	adc.w	r3, r9, r3
 80057cc:	60fb      	str	r3, [r7, #12]
 80057ce:	f04f 0200 	mov.w	r2, #0
 80057d2:	f04f 0300 	mov.w	r3, #0
 80057d6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80057da:	4629      	mov	r1, r5
 80057dc:	024b      	lsls	r3, r1, #9
 80057de:	4621      	mov	r1, r4
 80057e0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80057e4:	4621      	mov	r1, r4
 80057e6:	024a      	lsls	r2, r1, #9
 80057e8:	4610      	mov	r0, r2
 80057ea:	4619      	mov	r1, r3
 80057ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80057ee:	2200      	movs	r2, #0
 80057f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80057f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80057f4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80057f8:	f7fb f898 	bl	800092c <__aeabi_uldivmod>
 80057fc:	4602      	mov	r2, r0
 80057fe:	460b      	mov	r3, r1
 8005800:	4613      	mov	r3, r2
 8005802:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005804:	e058      	b.n	80058b8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005806:	4b38      	ldr	r3, [pc, #224]	@ (80058e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	099b      	lsrs	r3, r3, #6
 800580c:	2200      	movs	r2, #0
 800580e:	4618      	mov	r0, r3
 8005810:	4611      	mov	r1, r2
 8005812:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005816:	623b      	str	r3, [r7, #32]
 8005818:	2300      	movs	r3, #0
 800581a:	627b      	str	r3, [r7, #36]	@ 0x24
 800581c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005820:	4642      	mov	r2, r8
 8005822:	464b      	mov	r3, r9
 8005824:	f04f 0000 	mov.w	r0, #0
 8005828:	f04f 0100 	mov.w	r1, #0
 800582c:	0159      	lsls	r1, r3, #5
 800582e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005832:	0150      	lsls	r0, r2, #5
 8005834:	4602      	mov	r2, r0
 8005836:	460b      	mov	r3, r1
 8005838:	4641      	mov	r1, r8
 800583a:	ebb2 0a01 	subs.w	sl, r2, r1
 800583e:	4649      	mov	r1, r9
 8005840:	eb63 0b01 	sbc.w	fp, r3, r1
 8005844:	f04f 0200 	mov.w	r2, #0
 8005848:	f04f 0300 	mov.w	r3, #0
 800584c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005850:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005854:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005858:	ebb2 040a 	subs.w	r4, r2, sl
 800585c:	eb63 050b 	sbc.w	r5, r3, fp
 8005860:	f04f 0200 	mov.w	r2, #0
 8005864:	f04f 0300 	mov.w	r3, #0
 8005868:	00eb      	lsls	r3, r5, #3
 800586a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800586e:	00e2      	lsls	r2, r4, #3
 8005870:	4614      	mov	r4, r2
 8005872:	461d      	mov	r5, r3
 8005874:	4643      	mov	r3, r8
 8005876:	18e3      	adds	r3, r4, r3
 8005878:	603b      	str	r3, [r7, #0]
 800587a:	464b      	mov	r3, r9
 800587c:	eb45 0303 	adc.w	r3, r5, r3
 8005880:	607b      	str	r3, [r7, #4]
 8005882:	f04f 0200 	mov.w	r2, #0
 8005886:	f04f 0300 	mov.w	r3, #0
 800588a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800588e:	4629      	mov	r1, r5
 8005890:	028b      	lsls	r3, r1, #10
 8005892:	4621      	mov	r1, r4
 8005894:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005898:	4621      	mov	r1, r4
 800589a:	028a      	lsls	r2, r1, #10
 800589c:	4610      	mov	r0, r2
 800589e:	4619      	mov	r1, r3
 80058a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80058a2:	2200      	movs	r2, #0
 80058a4:	61bb      	str	r3, [r7, #24]
 80058a6:	61fa      	str	r2, [r7, #28]
 80058a8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80058ac:	f7fb f83e 	bl	800092c <__aeabi_uldivmod>
 80058b0:	4602      	mov	r2, r0
 80058b2:	460b      	mov	r3, r1
 80058b4:	4613      	mov	r3, r2
 80058b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80058b8:	4b0b      	ldr	r3, [pc, #44]	@ (80058e8 <HAL_RCC_GetSysClockFreq+0x200>)
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	0c1b      	lsrs	r3, r3, #16
 80058be:	f003 0303 	and.w	r3, r3, #3
 80058c2:	3301      	adds	r3, #1
 80058c4:	005b      	lsls	r3, r3, #1
 80058c6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80058c8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80058ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80058cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80058d0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80058d2:	e002      	b.n	80058da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80058d4:	4b05      	ldr	r3, [pc, #20]	@ (80058ec <HAL_RCC_GetSysClockFreq+0x204>)
 80058d6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80058d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80058da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80058dc:	4618      	mov	r0, r3
 80058de:	3750      	adds	r7, #80	@ 0x50
 80058e0:	46bd      	mov	sp, r7
 80058e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80058e6:	bf00      	nop
 80058e8:	40023800 	.word	0x40023800
 80058ec:	00f42400 	.word	0x00f42400
 80058f0:	007a1200 	.word	0x007a1200

080058f4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80058f4:	b480      	push	{r7}
 80058f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80058f8:	4b03      	ldr	r3, [pc, #12]	@ (8005908 <HAL_RCC_GetHCLKFreq+0x14>)
 80058fa:	681b      	ldr	r3, [r3, #0]
}
 80058fc:	4618      	mov	r0, r3
 80058fe:	46bd      	mov	sp, r7
 8005900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005904:	4770      	bx	lr
 8005906:	bf00      	nop
 8005908:	200000a8 	.word	0x200000a8

0800590c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005910:	f7ff fff0 	bl	80058f4 <HAL_RCC_GetHCLKFreq>
 8005914:	4602      	mov	r2, r0
 8005916:	4b05      	ldr	r3, [pc, #20]	@ (800592c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005918:	689b      	ldr	r3, [r3, #8]
 800591a:	0a9b      	lsrs	r3, r3, #10
 800591c:	f003 0307 	and.w	r3, r3, #7
 8005920:	4903      	ldr	r1, [pc, #12]	@ (8005930 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005922:	5ccb      	ldrb	r3, [r1, r3]
 8005924:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005928:	4618      	mov	r0, r3
 800592a:	bd80      	pop	{r7, pc}
 800592c:	40023800 	.word	0x40023800
 8005930:	08009718 	.word	0x08009718

08005934 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005934:	b580      	push	{r7, lr}
 8005936:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005938:	f7ff ffdc 	bl	80058f4 <HAL_RCC_GetHCLKFreq>
 800593c:	4602      	mov	r2, r0
 800593e:	4b05      	ldr	r3, [pc, #20]	@ (8005954 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005940:	689b      	ldr	r3, [r3, #8]
 8005942:	0b5b      	lsrs	r3, r3, #13
 8005944:	f003 0307 	and.w	r3, r3, #7
 8005948:	4903      	ldr	r1, [pc, #12]	@ (8005958 <HAL_RCC_GetPCLK2Freq+0x24>)
 800594a:	5ccb      	ldrb	r3, [r1, r3]
 800594c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005950:	4618      	mov	r0, r3
 8005952:	bd80      	pop	{r7, pc}
 8005954:	40023800 	.word	0x40023800
 8005958:	08009718 	.word	0x08009718

0800595c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b088      	sub	sp, #32
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005964:	2300      	movs	r3, #0
 8005966:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005968:	2300      	movs	r3, #0
 800596a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800596c:	2300      	movs	r3, #0
 800596e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8005970:	2300      	movs	r3, #0
 8005972:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005974:	2300      	movs	r3, #0
 8005976:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f003 0301 	and.w	r3, r3, #1
 8005980:	2b00      	cmp	r3, #0
 8005982:	d012      	beq.n	80059aa <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005984:	4b69      	ldr	r3, [pc, #420]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005986:	689b      	ldr	r3, [r3, #8]
 8005988:	4a68      	ldr	r2, [pc, #416]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800598a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800598e:	6093      	str	r3, [r2, #8]
 8005990:	4b66      	ldr	r3, [pc, #408]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005992:	689a      	ldr	r2, [r3, #8]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005998:	4964      	ldr	r1, [pc, #400]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800599a:	4313      	orrs	r3, r2
 800599c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d101      	bne.n	80059aa <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80059a6:	2301      	movs	r3, #1
 80059a8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d017      	beq.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80059b6:	4b5d      	ldr	r3, [pc, #372]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80059b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80059bc:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059c4:	4959      	ldr	r1, [pc, #356]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80059c6:	4313      	orrs	r3, r2
 80059c8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059d0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80059d4:	d101      	bne.n	80059da <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80059d6:	2301      	movs	r3, #1
 80059d8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d101      	bne.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80059e2:	2301      	movs	r3, #1
 80059e4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d017      	beq.n	8005a22 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80059f2:	4b4e      	ldr	r3, [pc, #312]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80059f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80059f8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a00:	494a      	ldr	r1, [pc, #296]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a02:	4313      	orrs	r3, r2
 8005a04:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a0c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005a10:	d101      	bne.n	8005a16 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8005a12:	2301      	movs	r3, #1
 8005a14:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d101      	bne.n	8005a22 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8005a1e:	2301      	movs	r3, #1
 8005a20:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d001      	beq.n	8005a32 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8005a2e:	2301      	movs	r3, #1
 8005a30:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f003 0320 	and.w	r3, r3, #32
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	f000 808b 	beq.w	8005b56 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005a40:	4b3a      	ldr	r3, [pc, #232]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a44:	4a39      	ldr	r2, [pc, #228]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a4a:	6413      	str	r3, [r2, #64]	@ 0x40
 8005a4c:	4b37      	ldr	r3, [pc, #220]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a54:	60bb      	str	r3, [r7, #8]
 8005a56:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005a58:	4b35      	ldr	r3, [pc, #212]	@ (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	4a34      	ldr	r2, [pc, #208]	@ (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005a5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a62:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a64:	f7fd f880 	bl	8002b68 <HAL_GetTick>
 8005a68:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005a6a:	e008      	b.n	8005a7e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a6c:	f7fd f87c 	bl	8002b68 <HAL_GetTick>
 8005a70:	4602      	mov	r2, r0
 8005a72:	697b      	ldr	r3, [r7, #20]
 8005a74:	1ad3      	subs	r3, r2, r3
 8005a76:	2b64      	cmp	r3, #100	@ 0x64
 8005a78:	d901      	bls.n	8005a7e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8005a7a:	2303      	movs	r3, #3
 8005a7c:	e357      	b.n	800612e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005a7e:	4b2c      	ldr	r3, [pc, #176]	@ (8005b30 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d0f0      	beq.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005a8a:	4b28      	ldr	r3, [pc, #160]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a92:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005a94:	693b      	ldr	r3, [r7, #16]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d035      	beq.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005aa2:	693a      	ldr	r2, [r7, #16]
 8005aa4:	429a      	cmp	r2, r3
 8005aa6:	d02e      	beq.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005aa8:	4b20      	ldr	r3, [pc, #128]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005aaa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005aac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ab0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005ab2:	4b1e      	ldr	r3, [pc, #120]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ab4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ab6:	4a1d      	ldr	r2, [pc, #116]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ab8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005abc:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005abe:	4b1b      	ldr	r3, [pc, #108]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ac0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ac2:	4a1a      	ldr	r2, [pc, #104]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ac4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ac8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8005aca:	4a18      	ldr	r2, [pc, #96]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005acc:	693b      	ldr	r3, [r7, #16]
 8005ace:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005ad0:	4b16      	ldr	r3, [pc, #88]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ad2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ad4:	f003 0301 	and.w	r3, r3, #1
 8005ad8:	2b01      	cmp	r3, #1
 8005ada:	d114      	bne.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005adc:	f7fd f844 	bl	8002b68 <HAL_GetTick>
 8005ae0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ae2:	e00a      	b.n	8005afa <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005ae4:	f7fd f840 	bl	8002b68 <HAL_GetTick>
 8005ae8:	4602      	mov	r2, r0
 8005aea:	697b      	ldr	r3, [r7, #20]
 8005aec:	1ad3      	subs	r3, r2, r3
 8005aee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d901      	bls.n	8005afa <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8005af6:	2303      	movs	r3, #3
 8005af8:	e319      	b.n	800612e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005afa:	4b0c      	ldr	r3, [pc, #48]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005afc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005afe:	f003 0302 	and.w	r3, r3, #2
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d0ee      	beq.n	8005ae4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b0a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b0e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005b12:	d111      	bne.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005b14:	4b05      	ldr	r3, [pc, #20]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b16:	689b      	ldr	r3, [r3, #8]
 8005b18:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005b20:	4b04      	ldr	r3, [pc, #16]	@ (8005b34 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005b22:	400b      	ands	r3, r1
 8005b24:	4901      	ldr	r1, [pc, #4]	@ (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b26:	4313      	orrs	r3, r2
 8005b28:	608b      	str	r3, [r1, #8]
 8005b2a:	e00b      	b.n	8005b44 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005b2c:	40023800 	.word	0x40023800
 8005b30:	40007000 	.word	0x40007000
 8005b34:	0ffffcff 	.word	0x0ffffcff
 8005b38:	4baa      	ldr	r3, [pc, #680]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005b3a:	689b      	ldr	r3, [r3, #8]
 8005b3c:	4aa9      	ldr	r2, [pc, #676]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005b3e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8005b42:	6093      	str	r3, [r2, #8]
 8005b44:	4ba7      	ldr	r3, [pc, #668]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005b46:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b50:	49a4      	ldr	r1, [pc, #656]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005b52:	4313      	orrs	r3, r2
 8005b54:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f003 0310 	and.w	r3, r3, #16
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d010      	beq.n	8005b84 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005b62:	4ba0      	ldr	r3, [pc, #640]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005b64:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005b68:	4a9e      	ldr	r2, [pc, #632]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005b6a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005b6e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8005b72:	4b9c      	ldr	r3, [pc, #624]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005b74:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b7c:	4999      	ldr	r1, [pc, #612]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005b7e:	4313      	orrs	r3, r2
 8005b80:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d00a      	beq.n	8005ba6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005b90:	4b94      	ldr	r3, [pc, #592]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005b92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b96:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b9e:	4991      	ldr	r1, [pc, #580]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005ba0:	4313      	orrs	r3, r2
 8005ba2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d00a      	beq.n	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005bb2:	4b8c      	ldr	r3, [pc, #560]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005bb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bb8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005bc0:	4988      	ldr	r1, [pc, #544]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005bc2:	4313      	orrs	r3, r2
 8005bc4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d00a      	beq.n	8005bea <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005bd4:	4b83      	ldr	r3, [pc, #524]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005bd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bda:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005be2:	4980      	ldr	r1, [pc, #512]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005be4:	4313      	orrs	r3, r2
 8005be6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d00a      	beq.n	8005c0c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005bf6:	4b7b      	ldr	r3, [pc, #492]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005bf8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bfc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c04:	4977      	ldr	r1, [pc, #476]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005c06:	4313      	orrs	r3, r2
 8005c08:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d00a      	beq.n	8005c2e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005c18:	4b72      	ldr	r3, [pc, #456]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005c1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c1e:	f023 0203 	bic.w	r2, r3, #3
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c26:	496f      	ldr	r1, [pc, #444]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005c28:	4313      	orrs	r3, r2
 8005c2a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d00a      	beq.n	8005c50 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005c3a:	4b6a      	ldr	r3, [pc, #424]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005c3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c40:	f023 020c 	bic.w	r2, r3, #12
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c48:	4966      	ldr	r1, [pc, #408]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005c4a:	4313      	orrs	r3, r2
 8005c4c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d00a      	beq.n	8005c72 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005c5c:	4b61      	ldr	r3, [pc, #388]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005c5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c62:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c6a:	495e      	ldr	r1, [pc, #376]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d00a      	beq.n	8005c94 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005c7e:	4b59      	ldr	r3, [pc, #356]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005c80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c84:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c8c:	4955      	ldr	r1, [pc, #340]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d00a      	beq.n	8005cb6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005ca0:	4b50      	ldr	r3, [pc, #320]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005ca2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ca6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cae:	494d      	ldr	r1, [pc, #308]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005cb0:	4313      	orrs	r3, r2
 8005cb2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d00a      	beq.n	8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005cc2:	4b48      	ldr	r3, [pc, #288]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005cc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cc8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cd0:	4944      	ldr	r1, [pc, #272]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005cd2:	4313      	orrs	r3, r2
 8005cd4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d00a      	beq.n	8005cfa <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005ce4:	4b3f      	ldr	r3, [pc, #252]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005ce6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cea:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cf2:	493c      	ldr	r1, [pc, #240]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005cf4:	4313      	orrs	r3, r2
 8005cf6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d00a      	beq.n	8005d1c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005d06:	4b37      	ldr	r3, [pc, #220]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005d08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d0c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d14:	4933      	ldr	r1, [pc, #204]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005d16:	4313      	orrs	r3, r2
 8005d18:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d00a      	beq.n	8005d3e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005d28:	4b2e      	ldr	r3, [pc, #184]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005d2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d2e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005d36:	492b      	ldr	r1, [pc, #172]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005d38:	4313      	orrs	r3, r2
 8005d3a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d011      	beq.n	8005d6e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005d4a:	4b26      	ldr	r3, [pc, #152]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005d4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d50:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005d58:	4922      	ldr	r1, [pc, #136]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005d5a:	4313      	orrs	r3, r2
 8005d5c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005d64:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005d68:	d101      	bne.n	8005d6e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f003 0308 	and.w	r3, r3, #8
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d001      	beq.n	8005d7e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d00a      	beq.n	8005da0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005d8a:	4b16      	ldr	r3, [pc, #88]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005d8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d90:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d98:	4912      	ldr	r1, [pc, #72]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005d9a:	4313      	orrs	r3, r2
 8005d9c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d00b      	beq.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005dac:	4b0d      	ldr	r3, [pc, #52]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005dae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005db2:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005dbc:	4909      	ldr	r1, [pc, #36]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005dbe:	4313      	orrs	r3, r2
 8005dc0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005dc4:	69fb      	ldr	r3, [r7, #28]
 8005dc6:	2b01      	cmp	r3, #1
 8005dc8:	d006      	beq.n	8005dd8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	f000 80d9 	beq.w	8005f8a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005dd8:	4b02      	ldr	r3, [pc, #8]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	4a01      	ldr	r2, [pc, #4]	@ (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005dde:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005de2:	e001      	b.n	8005de8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8005de4:	40023800 	.word	0x40023800
 8005de8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005dea:	f7fc febd 	bl	8002b68 <HAL_GetTick>
 8005dee:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005df0:	e008      	b.n	8005e04 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005df2:	f7fc feb9 	bl	8002b68 <HAL_GetTick>
 8005df6:	4602      	mov	r2, r0
 8005df8:	697b      	ldr	r3, [r7, #20]
 8005dfa:	1ad3      	subs	r3, r2, r3
 8005dfc:	2b64      	cmp	r3, #100	@ 0x64
 8005dfe:	d901      	bls.n	8005e04 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005e00:	2303      	movs	r3, #3
 8005e02:	e194      	b.n	800612e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005e04:	4b6c      	ldr	r3, [pc, #432]	@ (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d1f0      	bne.n	8005df2 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f003 0301 	and.w	r3, r3, #1
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d021      	beq.n	8005e60 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d11d      	bne.n	8005e60 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005e24:	4b64      	ldr	r3, [pc, #400]	@ (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e26:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e2a:	0c1b      	lsrs	r3, r3, #16
 8005e2c:	f003 0303 	and.w	r3, r3, #3
 8005e30:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005e32:	4b61      	ldr	r3, [pc, #388]	@ (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e38:	0e1b      	lsrs	r3, r3, #24
 8005e3a:	f003 030f 	and.w	r3, r3, #15
 8005e3e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	685b      	ldr	r3, [r3, #4]
 8005e44:	019a      	lsls	r2, r3, #6
 8005e46:	693b      	ldr	r3, [r7, #16]
 8005e48:	041b      	lsls	r3, r3, #16
 8005e4a:	431a      	orrs	r2, r3
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	061b      	lsls	r3, r3, #24
 8005e50:	431a      	orrs	r2, r3
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	689b      	ldr	r3, [r3, #8]
 8005e56:	071b      	lsls	r3, r3, #28
 8005e58:	4957      	ldr	r1, [pc, #348]	@ (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e5a:	4313      	orrs	r3, r2
 8005e5c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d004      	beq.n	8005e76 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e70:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005e74:	d00a      	beq.n	8005e8c <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d02e      	beq.n	8005ee0 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e86:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005e8a:	d129      	bne.n	8005ee0 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005e8c:	4b4a      	ldr	r3, [pc, #296]	@ (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e92:	0c1b      	lsrs	r3, r3, #16
 8005e94:	f003 0303 	and.w	r3, r3, #3
 8005e98:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005e9a:	4b47      	ldr	r3, [pc, #284]	@ (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005ea0:	0f1b      	lsrs	r3, r3, #28
 8005ea2:	f003 0307 	and.w	r3, r3, #7
 8005ea6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	685b      	ldr	r3, [r3, #4]
 8005eac:	019a      	lsls	r2, r3, #6
 8005eae:	693b      	ldr	r3, [r7, #16]
 8005eb0:	041b      	lsls	r3, r3, #16
 8005eb2:	431a      	orrs	r2, r3
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	68db      	ldr	r3, [r3, #12]
 8005eb8:	061b      	lsls	r3, r3, #24
 8005eba:	431a      	orrs	r2, r3
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	071b      	lsls	r3, r3, #28
 8005ec0:	493d      	ldr	r1, [pc, #244]	@ (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005ec8:	4b3b      	ldr	r3, [pc, #236]	@ (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005eca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005ece:	f023 021f 	bic.w	r2, r3, #31
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ed6:	3b01      	subs	r3, #1
 8005ed8:	4937      	ldr	r1, [pc, #220]	@ (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005eda:	4313      	orrs	r3, r2
 8005edc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d01d      	beq.n	8005f28 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005eec:	4b32      	ldr	r3, [pc, #200]	@ (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005eee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005ef2:	0e1b      	lsrs	r3, r3, #24
 8005ef4:	f003 030f 	and.w	r3, r3, #15
 8005ef8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005efa:	4b2f      	ldr	r3, [pc, #188]	@ (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005efc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005f00:	0f1b      	lsrs	r3, r3, #28
 8005f02:	f003 0307 	and.w	r3, r3, #7
 8005f06:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	685b      	ldr	r3, [r3, #4]
 8005f0c:	019a      	lsls	r2, r3, #6
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	691b      	ldr	r3, [r3, #16]
 8005f12:	041b      	lsls	r3, r3, #16
 8005f14:	431a      	orrs	r2, r3
 8005f16:	693b      	ldr	r3, [r7, #16]
 8005f18:	061b      	lsls	r3, r3, #24
 8005f1a:	431a      	orrs	r2, r3
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	071b      	lsls	r3, r3, #28
 8005f20:	4925      	ldr	r1, [pc, #148]	@ (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005f22:	4313      	orrs	r3, r2
 8005f24:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d011      	beq.n	8005f58 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	685b      	ldr	r3, [r3, #4]
 8005f38:	019a      	lsls	r2, r3, #6
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	691b      	ldr	r3, [r3, #16]
 8005f3e:	041b      	lsls	r3, r3, #16
 8005f40:	431a      	orrs	r2, r3
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	68db      	ldr	r3, [r3, #12]
 8005f46:	061b      	lsls	r3, r3, #24
 8005f48:	431a      	orrs	r2, r3
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	689b      	ldr	r3, [r3, #8]
 8005f4e:	071b      	lsls	r3, r3, #28
 8005f50:	4919      	ldr	r1, [pc, #100]	@ (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005f52:	4313      	orrs	r3, r2
 8005f54:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005f58:	4b17      	ldr	r3, [pc, #92]	@ (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	4a16      	ldr	r2, [pc, #88]	@ (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005f5e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005f62:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f64:	f7fc fe00 	bl	8002b68 <HAL_GetTick>
 8005f68:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005f6a:	e008      	b.n	8005f7e <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005f6c:	f7fc fdfc 	bl	8002b68 <HAL_GetTick>
 8005f70:	4602      	mov	r2, r0
 8005f72:	697b      	ldr	r3, [r7, #20]
 8005f74:	1ad3      	subs	r3, r2, r3
 8005f76:	2b64      	cmp	r3, #100	@ 0x64
 8005f78:	d901      	bls.n	8005f7e <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005f7a:	2303      	movs	r3, #3
 8005f7c:	e0d7      	b.n	800612e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005f7e:	4b0e      	ldr	r3, [pc, #56]	@ (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d0f0      	beq.n	8005f6c <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005f8a:	69bb      	ldr	r3, [r7, #24]
 8005f8c:	2b01      	cmp	r3, #1
 8005f8e:	f040 80cd 	bne.w	800612c <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005f92:	4b09      	ldr	r3, [pc, #36]	@ (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	4a08      	ldr	r2, [pc, #32]	@ (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005f98:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005f9c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f9e:	f7fc fde3 	bl	8002b68 <HAL_GetTick>
 8005fa2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005fa4:	e00a      	b.n	8005fbc <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005fa6:	f7fc fddf 	bl	8002b68 <HAL_GetTick>
 8005faa:	4602      	mov	r2, r0
 8005fac:	697b      	ldr	r3, [r7, #20]
 8005fae:	1ad3      	subs	r3, r2, r3
 8005fb0:	2b64      	cmp	r3, #100	@ 0x64
 8005fb2:	d903      	bls.n	8005fbc <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005fb4:	2303      	movs	r3, #3
 8005fb6:	e0ba      	b.n	800612e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8005fb8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005fbc:	4b5e      	ldr	r3, [pc, #376]	@ (8006138 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005fc4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005fc8:	d0ed      	beq.n	8005fa6 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d003      	beq.n	8005fde <HAL_RCCEx_PeriphCLKConfig+0x682>
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d009      	beq.n	8005ff2 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d02e      	beq.n	8006048 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d12a      	bne.n	8006048 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005ff2:	4b51      	ldr	r3, [pc, #324]	@ (8006138 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005ff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ff8:	0c1b      	lsrs	r3, r3, #16
 8005ffa:	f003 0303 	and.w	r3, r3, #3
 8005ffe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006000:	4b4d      	ldr	r3, [pc, #308]	@ (8006138 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006002:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006006:	0f1b      	lsrs	r3, r3, #28
 8006008:	f003 0307 	and.w	r3, r3, #7
 800600c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	695b      	ldr	r3, [r3, #20]
 8006012:	019a      	lsls	r2, r3, #6
 8006014:	693b      	ldr	r3, [r7, #16]
 8006016:	041b      	lsls	r3, r3, #16
 8006018:	431a      	orrs	r2, r3
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	699b      	ldr	r3, [r3, #24]
 800601e:	061b      	lsls	r3, r3, #24
 8006020:	431a      	orrs	r2, r3
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	071b      	lsls	r3, r3, #28
 8006026:	4944      	ldr	r1, [pc, #272]	@ (8006138 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006028:	4313      	orrs	r3, r2
 800602a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800602e:	4b42      	ldr	r3, [pc, #264]	@ (8006138 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006030:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006034:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800603c:	3b01      	subs	r3, #1
 800603e:	021b      	lsls	r3, r3, #8
 8006040:	493d      	ldr	r1, [pc, #244]	@ (8006138 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006042:	4313      	orrs	r3, r2
 8006044:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006050:	2b00      	cmp	r3, #0
 8006052:	d022      	beq.n	800609a <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006058:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800605c:	d11d      	bne.n	800609a <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800605e:	4b36      	ldr	r3, [pc, #216]	@ (8006138 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006060:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006064:	0e1b      	lsrs	r3, r3, #24
 8006066:	f003 030f 	and.w	r3, r3, #15
 800606a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800606c:	4b32      	ldr	r3, [pc, #200]	@ (8006138 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800606e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006072:	0f1b      	lsrs	r3, r3, #28
 8006074:	f003 0307 	and.w	r3, r3, #7
 8006078:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	695b      	ldr	r3, [r3, #20]
 800607e:	019a      	lsls	r2, r3, #6
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6a1b      	ldr	r3, [r3, #32]
 8006084:	041b      	lsls	r3, r3, #16
 8006086:	431a      	orrs	r2, r3
 8006088:	693b      	ldr	r3, [r7, #16]
 800608a:	061b      	lsls	r3, r3, #24
 800608c:	431a      	orrs	r2, r3
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	071b      	lsls	r3, r3, #28
 8006092:	4929      	ldr	r1, [pc, #164]	@ (8006138 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006094:	4313      	orrs	r3, r2
 8006096:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f003 0308 	and.w	r3, r3, #8
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d028      	beq.n	80060f8 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80060a6:	4b24      	ldr	r3, [pc, #144]	@ (8006138 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80060a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060ac:	0e1b      	lsrs	r3, r3, #24
 80060ae:	f003 030f 	and.w	r3, r3, #15
 80060b2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80060b4:	4b20      	ldr	r3, [pc, #128]	@ (8006138 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80060b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060ba:	0c1b      	lsrs	r3, r3, #16
 80060bc:	f003 0303 	and.w	r3, r3, #3
 80060c0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	695b      	ldr	r3, [r3, #20]
 80060c6:	019a      	lsls	r2, r3, #6
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	041b      	lsls	r3, r3, #16
 80060cc:	431a      	orrs	r2, r3
 80060ce:	693b      	ldr	r3, [r7, #16]
 80060d0:	061b      	lsls	r3, r3, #24
 80060d2:	431a      	orrs	r2, r3
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	69db      	ldr	r3, [r3, #28]
 80060d8:	071b      	lsls	r3, r3, #28
 80060da:	4917      	ldr	r1, [pc, #92]	@ (8006138 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80060dc:	4313      	orrs	r3, r2
 80060de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80060e2:	4b15      	ldr	r3, [pc, #84]	@ (8006138 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80060e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80060e8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060f0:	4911      	ldr	r1, [pc, #68]	@ (8006138 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80060f2:	4313      	orrs	r3, r2
 80060f4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80060f8:	4b0f      	ldr	r3, [pc, #60]	@ (8006138 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	4a0e      	ldr	r2, [pc, #56]	@ (8006138 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80060fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006102:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006104:	f7fc fd30 	bl	8002b68 <HAL_GetTick>
 8006108:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800610a:	e008      	b.n	800611e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800610c:	f7fc fd2c 	bl	8002b68 <HAL_GetTick>
 8006110:	4602      	mov	r2, r0
 8006112:	697b      	ldr	r3, [r7, #20]
 8006114:	1ad3      	subs	r3, r2, r3
 8006116:	2b64      	cmp	r3, #100	@ 0x64
 8006118:	d901      	bls.n	800611e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800611a:	2303      	movs	r3, #3
 800611c:	e007      	b.n	800612e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800611e:	4b06      	ldr	r3, [pc, #24]	@ (8006138 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006126:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800612a:	d1ef      	bne.n	800610c <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800612c:	2300      	movs	r3, #0
}
 800612e:	4618      	mov	r0, r3
 8006130:	3720      	adds	r7, #32
 8006132:	46bd      	mov	sp, r7
 8006134:	bd80      	pop	{r7, pc}
 8006136:	bf00      	nop
 8006138:	40023800 	.word	0x40023800

0800613c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b082      	sub	sp, #8
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d101      	bne.n	800614e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800614a:	2301      	movs	r3, #1
 800614c:	e049      	b.n	80061e2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006154:	b2db      	uxtb	r3, r3
 8006156:	2b00      	cmp	r3, #0
 8006158:	d106      	bne.n	8006168 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2200      	movs	r2, #0
 800615e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006162:	6878      	ldr	r0, [r7, #4]
 8006164:	f7fc fb10 	bl	8002788 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2202      	movs	r2, #2
 800616c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681a      	ldr	r2, [r3, #0]
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	3304      	adds	r3, #4
 8006178:	4619      	mov	r1, r3
 800617a:	4610      	mov	r0, r2
 800617c:	f000 fdb0 	bl	8006ce0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2201      	movs	r2, #1
 8006184:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2201      	movs	r2, #1
 800618c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2201      	movs	r2, #1
 8006194:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2201      	movs	r2, #1
 800619c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2201      	movs	r2, #1
 80061a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2201      	movs	r2, #1
 80061ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2201      	movs	r2, #1
 80061b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2201      	movs	r2, #1
 80061bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2201      	movs	r2, #1
 80061c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2201      	movs	r2, #1
 80061cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2201      	movs	r2, #1
 80061d4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2201      	movs	r2, #1
 80061dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80061e0:	2300      	movs	r3, #0
}
 80061e2:	4618      	mov	r0, r3
 80061e4:	3708      	adds	r7, #8
 80061e6:	46bd      	mov	sp, r7
 80061e8:	bd80      	pop	{r7, pc}
	...

080061ec <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80061ec:	b480      	push	{r7}
 80061ee:	b085      	sub	sp, #20
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061fa:	b2db      	uxtb	r3, r3
 80061fc:	2b01      	cmp	r3, #1
 80061fe:	d001      	beq.n	8006204 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006200:	2301      	movs	r3, #1
 8006202:	e04c      	b.n	800629e <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2202      	movs	r2, #2
 8006208:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	4a26      	ldr	r2, [pc, #152]	@ (80062ac <HAL_TIM_Base_Start+0xc0>)
 8006212:	4293      	cmp	r3, r2
 8006214:	d022      	beq.n	800625c <HAL_TIM_Base_Start+0x70>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800621e:	d01d      	beq.n	800625c <HAL_TIM_Base_Start+0x70>
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	4a22      	ldr	r2, [pc, #136]	@ (80062b0 <HAL_TIM_Base_Start+0xc4>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d018      	beq.n	800625c <HAL_TIM_Base_Start+0x70>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	4a21      	ldr	r2, [pc, #132]	@ (80062b4 <HAL_TIM_Base_Start+0xc8>)
 8006230:	4293      	cmp	r3, r2
 8006232:	d013      	beq.n	800625c <HAL_TIM_Base_Start+0x70>
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	4a1f      	ldr	r2, [pc, #124]	@ (80062b8 <HAL_TIM_Base_Start+0xcc>)
 800623a:	4293      	cmp	r3, r2
 800623c:	d00e      	beq.n	800625c <HAL_TIM_Base_Start+0x70>
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	4a1e      	ldr	r2, [pc, #120]	@ (80062bc <HAL_TIM_Base_Start+0xd0>)
 8006244:	4293      	cmp	r3, r2
 8006246:	d009      	beq.n	800625c <HAL_TIM_Base_Start+0x70>
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	4a1c      	ldr	r2, [pc, #112]	@ (80062c0 <HAL_TIM_Base_Start+0xd4>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d004      	beq.n	800625c <HAL_TIM_Base_Start+0x70>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	4a1b      	ldr	r2, [pc, #108]	@ (80062c4 <HAL_TIM_Base_Start+0xd8>)
 8006258:	4293      	cmp	r3, r2
 800625a:	d115      	bne.n	8006288 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	689a      	ldr	r2, [r3, #8]
 8006262:	4b19      	ldr	r3, [pc, #100]	@ (80062c8 <HAL_TIM_Base_Start+0xdc>)
 8006264:	4013      	ands	r3, r2
 8006266:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	2b06      	cmp	r3, #6
 800626c:	d015      	beq.n	800629a <HAL_TIM_Base_Start+0xae>
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006274:	d011      	beq.n	800629a <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	681a      	ldr	r2, [r3, #0]
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f042 0201 	orr.w	r2, r2, #1
 8006284:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006286:	e008      	b.n	800629a <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	681a      	ldr	r2, [r3, #0]
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f042 0201 	orr.w	r2, r2, #1
 8006296:	601a      	str	r2, [r3, #0]
 8006298:	e000      	b.n	800629c <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800629a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800629c:	2300      	movs	r3, #0
}
 800629e:	4618      	mov	r0, r3
 80062a0:	3714      	adds	r7, #20
 80062a2:	46bd      	mov	sp, r7
 80062a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a8:	4770      	bx	lr
 80062aa:	bf00      	nop
 80062ac:	40010000 	.word	0x40010000
 80062b0:	40000400 	.word	0x40000400
 80062b4:	40000800 	.word	0x40000800
 80062b8:	40000c00 	.word	0x40000c00
 80062bc:	40010400 	.word	0x40010400
 80062c0:	40014000 	.word	0x40014000
 80062c4:	40001800 	.word	0x40001800
 80062c8:	00010007 	.word	0x00010007

080062cc <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80062cc:	b480      	push	{r7}
 80062ce:	b083      	sub	sp, #12
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	6a1a      	ldr	r2, [r3, #32]
 80062da:	f241 1311 	movw	r3, #4369	@ 0x1111
 80062de:	4013      	ands	r3, r2
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d10f      	bne.n	8006304 <HAL_TIM_Base_Stop+0x38>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	6a1a      	ldr	r2, [r3, #32]
 80062ea:	f240 4344 	movw	r3, #1092	@ 0x444
 80062ee:	4013      	ands	r3, r2
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d107      	bne.n	8006304 <HAL_TIM_Base_Stop+0x38>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	681a      	ldr	r2, [r3, #0]
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f022 0201 	bic.w	r2, r2, #1
 8006302:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2201      	movs	r2, #1
 8006308:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800630c:	2300      	movs	r3, #0
}
 800630e:	4618      	mov	r0, r3
 8006310:	370c      	adds	r7, #12
 8006312:	46bd      	mov	sp, r7
 8006314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006318:	4770      	bx	lr
	...

0800631c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800631c:	b480      	push	{r7}
 800631e:	b085      	sub	sp, #20
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800632a:	b2db      	uxtb	r3, r3
 800632c:	2b01      	cmp	r3, #1
 800632e:	d001      	beq.n	8006334 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006330:	2301      	movs	r3, #1
 8006332:	e054      	b.n	80063de <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2202      	movs	r2, #2
 8006338:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	68da      	ldr	r2, [r3, #12]
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f042 0201 	orr.w	r2, r2, #1
 800634a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	4a26      	ldr	r2, [pc, #152]	@ (80063ec <HAL_TIM_Base_Start_IT+0xd0>)
 8006352:	4293      	cmp	r3, r2
 8006354:	d022      	beq.n	800639c <HAL_TIM_Base_Start_IT+0x80>
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800635e:	d01d      	beq.n	800639c <HAL_TIM_Base_Start_IT+0x80>
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	4a22      	ldr	r2, [pc, #136]	@ (80063f0 <HAL_TIM_Base_Start_IT+0xd4>)
 8006366:	4293      	cmp	r3, r2
 8006368:	d018      	beq.n	800639c <HAL_TIM_Base_Start_IT+0x80>
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	4a21      	ldr	r2, [pc, #132]	@ (80063f4 <HAL_TIM_Base_Start_IT+0xd8>)
 8006370:	4293      	cmp	r3, r2
 8006372:	d013      	beq.n	800639c <HAL_TIM_Base_Start_IT+0x80>
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	4a1f      	ldr	r2, [pc, #124]	@ (80063f8 <HAL_TIM_Base_Start_IT+0xdc>)
 800637a:	4293      	cmp	r3, r2
 800637c:	d00e      	beq.n	800639c <HAL_TIM_Base_Start_IT+0x80>
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	4a1e      	ldr	r2, [pc, #120]	@ (80063fc <HAL_TIM_Base_Start_IT+0xe0>)
 8006384:	4293      	cmp	r3, r2
 8006386:	d009      	beq.n	800639c <HAL_TIM_Base_Start_IT+0x80>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	4a1c      	ldr	r2, [pc, #112]	@ (8006400 <HAL_TIM_Base_Start_IT+0xe4>)
 800638e:	4293      	cmp	r3, r2
 8006390:	d004      	beq.n	800639c <HAL_TIM_Base_Start_IT+0x80>
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4a1b      	ldr	r2, [pc, #108]	@ (8006404 <HAL_TIM_Base_Start_IT+0xe8>)
 8006398:	4293      	cmp	r3, r2
 800639a:	d115      	bne.n	80063c8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	689a      	ldr	r2, [r3, #8]
 80063a2:	4b19      	ldr	r3, [pc, #100]	@ (8006408 <HAL_TIM_Base_Start_IT+0xec>)
 80063a4:	4013      	ands	r3, r2
 80063a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	2b06      	cmp	r3, #6
 80063ac:	d015      	beq.n	80063da <HAL_TIM_Base_Start_IT+0xbe>
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80063b4:	d011      	beq.n	80063da <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	681a      	ldr	r2, [r3, #0]
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f042 0201 	orr.w	r2, r2, #1
 80063c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063c6:	e008      	b.n	80063da <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	681a      	ldr	r2, [r3, #0]
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f042 0201 	orr.w	r2, r2, #1
 80063d6:	601a      	str	r2, [r3, #0]
 80063d8:	e000      	b.n	80063dc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063da:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80063dc:	2300      	movs	r3, #0
}
 80063de:	4618      	mov	r0, r3
 80063e0:	3714      	adds	r7, #20
 80063e2:	46bd      	mov	sp, r7
 80063e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e8:	4770      	bx	lr
 80063ea:	bf00      	nop
 80063ec:	40010000 	.word	0x40010000
 80063f0:	40000400 	.word	0x40000400
 80063f4:	40000800 	.word	0x40000800
 80063f8:	40000c00 	.word	0x40000c00
 80063fc:	40010400 	.word	0x40010400
 8006400:	40014000 	.word	0x40014000
 8006404:	40001800 	.word	0x40001800
 8006408:	00010007 	.word	0x00010007

0800640c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800640c:	b580      	push	{r7, lr}
 800640e:	b082      	sub	sp, #8
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2b00      	cmp	r3, #0
 8006418:	d101      	bne.n	800641e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800641a:	2301      	movs	r3, #1
 800641c:	e049      	b.n	80064b2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006424:	b2db      	uxtb	r3, r3
 8006426:	2b00      	cmp	r3, #0
 8006428:	d106      	bne.n	8006438 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2200      	movs	r2, #0
 800642e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006432:	6878      	ldr	r0, [r7, #4]
 8006434:	f000 f841 	bl	80064ba <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2202      	movs	r2, #2
 800643c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681a      	ldr	r2, [r3, #0]
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	3304      	adds	r3, #4
 8006448:	4619      	mov	r1, r3
 800644a:	4610      	mov	r0, r2
 800644c:	f000 fc48 	bl	8006ce0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2201      	movs	r2, #1
 8006454:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2201      	movs	r2, #1
 800645c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2201      	movs	r2, #1
 8006464:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2201      	movs	r2, #1
 800646c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2201      	movs	r2, #1
 8006474:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2201      	movs	r2, #1
 800647c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2201      	movs	r2, #1
 8006484:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2201      	movs	r2, #1
 800648c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2201      	movs	r2, #1
 8006494:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2201      	movs	r2, #1
 800649c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2201      	movs	r2, #1
 80064a4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2201      	movs	r2, #1
 80064ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80064b0:	2300      	movs	r3, #0
}
 80064b2:	4618      	mov	r0, r3
 80064b4:	3708      	adds	r7, #8
 80064b6:	46bd      	mov	sp, r7
 80064b8:	bd80      	pop	{r7, pc}

080064ba <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80064ba:	b480      	push	{r7}
 80064bc:	b083      	sub	sp, #12
 80064be:	af00      	add	r7, sp, #0
 80064c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80064c2:	bf00      	nop
 80064c4:	370c      	adds	r7, #12
 80064c6:	46bd      	mov	sp, r7
 80064c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064cc:	4770      	bx	lr
	...

080064d0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b084      	sub	sp, #16
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
 80064d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d109      	bne.n	80064f4 <HAL_TIM_PWM_Start+0x24>
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80064e6:	b2db      	uxtb	r3, r3
 80064e8:	2b01      	cmp	r3, #1
 80064ea:	bf14      	ite	ne
 80064ec:	2301      	movne	r3, #1
 80064ee:	2300      	moveq	r3, #0
 80064f0:	b2db      	uxtb	r3, r3
 80064f2:	e03c      	b.n	800656e <HAL_TIM_PWM_Start+0x9e>
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	2b04      	cmp	r3, #4
 80064f8:	d109      	bne.n	800650e <HAL_TIM_PWM_Start+0x3e>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006500:	b2db      	uxtb	r3, r3
 8006502:	2b01      	cmp	r3, #1
 8006504:	bf14      	ite	ne
 8006506:	2301      	movne	r3, #1
 8006508:	2300      	moveq	r3, #0
 800650a:	b2db      	uxtb	r3, r3
 800650c:	e02f      	b.n	800656e <HAL_TIM_PWM_Start+0x9e>
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	2b08      	cmp	r3, #8
 8006512:	d109      	bne.n	8006528 <HAL_TIM_PWM_Start+0x58>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800651a:	b2db      	uxtb	r3, r3
 800651c:	2b01      	cmp	r3, #1
 800651e:	bf14      	ite	ne
 8006520:	2301      	movne	r3, #1
 8006522:	2300      	moveq	r3, #0
 8006524:	b2db      	uxtb	r3, r3
 8006526:	e022      	b.n	800656e <HAL_TIM_PWM_Start+0x9e>
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	2b0c      	cmp	r3, #12
 800652c:	d109      	bne.n	8006542 <HAL_TIM_PWM_Start+0x72>
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006534:	b2db      	uxtb	r3, r3
 8006536:	2b01      	cmp	r3, #1
 8006538:	bf14      	ite	ne
 800653a:	2301      	movne	r3, #1
 800653c:	2300      	moveq	r3, #0
 800653e:	b2db      	uxtb	r3, r3
 8006540:	e015      	b.n	800656e <HAL_TIM_PWM_Start+0x9e>
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	2b10      	cmp	r3, #16
 8006546:	d109      	bne.n	800655c <HAL_TIM_PWM_Start+0x8c>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800654e:	b2db      	uxtb	r3, r3
 8006550:	2b01      	cmp	r3, #1
 8006552:	bf14      	ite	ne
 8006554:	2301      	movne	r3, #1
 8006556:	2300      	moveq	r3, #0
 8006558:	b2db      	uxtb	r3, r3
 800655a:	e008      	b.n	800656e <HAL_TIM_PWM_Start+0x9e>
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006562:	b2db      	uxtb	r3, r3
 8006564:	2b01      	cmp	r3, #1
 8006566:	bf14      	ite	ne
 8006568:	2301      	movne	r3, #1
 800656a:	2300      	moveq	r3, #0
 800656c:	b2db      	uxtb	r3, r3
 800656e:	2b00      	cmp	r3, #0
 8006570:	d001      	beq.n	8006576 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006572:	2301      	movs	r3, #1
 8006574:	e092      	b.n	800669c <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d104      	bne.n	8006586 <HAL_TIM_PWM_Start+0xb6>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2202      	movs	r2, #2
 8006580:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006584:	e023      	b.n	80065ce <HAL_TIM_PWM_Start+0xfe>
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	2b04      	cmp	r3, #4
 800658a:	d104      	bne.n	8006596 <HAL_TIM_PWM_Start+0xc6>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2202      	movs	r2, #2
 8006590:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006594:	e01b      	b.n	80065ce <HAL_TIM_PWM_Start+0xfe>
 8006596:	683b      	ldr	r3, [r7, #0]
 8006598:	2b08      	cmp	r3, #8
 800659a:	d104      	bne.n	80065a6 <HAL_TIM_PWM_Start+0xd6>
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2202      	movs	r2, #2
 80065a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80065a4:	e013      	b.n	80065ce <HAL_TIM_PWM_Start+0xfe>
 80065a6:	683b      	ldr	r3, [r7, #0]
 80065a8:	2b0c      	cmp	r3, #12
 80065aa:	d104      	bne.n	80065b6 <HAL_TIM_PWM_Start+0xe6>
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2202      	movs	r2, #2
 80065b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80065b4:	e00b      	b.n	80065ce <HAL_TIM_PWM_Start+0xfe>
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	2b10      	cmp	r3, #16
 80065ba:	d104      	bne.n	80065c6 <HAL_TIM_PWM_Start+0xf6>
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2202      	movs	r2, #2
 80065c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80065c4:	e003      	b.n	80065ce <HAL_TIM_PWM_Start+0xfe>
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2202      	movs	r2, #2
 80065ca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	2201      	movs	r2, #1
 80065d4:	6839      	ldr	r1, [r7, #0]
 80065d6:	4618      	mov	r0, r3
 80065d8:	f000 ff26 	bl	8007428 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	4a30      	ldr	r2, [pc, #192]	@ (80066a4 <HAL_TIM_PWM_Start+0x1d4>)
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d004      	beq.n	80065f0 <HAL_TIM_PWM_Start+0x120>
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	4a2f      	ldr	r2, [pc, #188]	@ (80066a8 <HAL_TIM_PWM_Start+0x1d8>)
 80065ec:	4293      	cmp	r3, r2
 80065ee:	d101      	bne.n	80065f4 <HAL_TIM_PWM_Start+0x124>
 80065f0:	2301      	movs	r3, #1
 80065f2:	e000      	b.n	80065f6 <HAL_TIM_PWM_Start+0x126>
 80065f4:	2300      	movs	r3, #0
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d007      	beq.n	800660a <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006608:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	4a25      	ldr	r2, [pc, #148]	@ (80066a4 <HAL_TIM_PWM_Start+0x1d4>)
 8006610:	4293      	cmp	r3, r2
 8006612:	d022      	beq.n	800665a <HAL_TIM_PWM_Start+0x18a>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800661c:	d01d      	beq.n	800665a <HAL_TIM_PWM_Start+0x18a>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	4a22      	ldr	r2, [pc, #136]	@ (80066ac <HAL_TIM_PWM_Start+0x1dc>)
 8006624:	4293      	cmp	r3, r2
 8006626:	d018      	beq.n	800665a <HAL_TIM_PWM_Start+0x18a>
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	4a20      	ldr	r2, [pc, #128]	@ (80066b0 <HAL_TIM_PWM_Start+0x1e0>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d013      	beq.n	800665a <HAL_TIM_PWM_Start+0x18a>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	4a1f      	ldr	r2, [pc, #124]	@ (80066b4 <HAL_TIM_PWM_Start+0x1e4>)
 8006638:	4293      	cmp	r3, r2
 800663a:	d00e      	beq.n	800665a <HAL_TIM_PWM_Start+0x18a>
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	4a19      	ldr	r2, [pc, #100]	@ (80066a8 <HAL_TIM_PWM_Start+0x1d8>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d009      	beq.n	800665a <HAL_TIM_PWM_Start+0x18a>
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	4a1b      	ldr	r2, [pc, #108]	@ (80066b8 <HAL_TIM_PWM_Start+0x1e8>)
 800664c:	4293      	cmp	r3, r2
 800664e:	d004      	beq.n	800665a <HAL_TIM_PWM_Start+0x18a>
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	4a19      	ldr	r2, [pc, #100]	@ (80066bc <HAL_TIM_PWM_Start+0x1ec>)
 8006656:	4293      	cmp	r3, r2
 8006658:	d115      	bne.n	8006686 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	689a      	ldr	r2, [r3, #8]
 8006660:	4b17      	ldr	r3, [pc, #92]	@ (80066c0 <HAL_TIM_PWM_Start+0x1f0>)
 8006662:	4013      	ands	r3, r2
 8006664:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	2b06      	cmp	r3, #6
 800666a:	d015      	beq.n	8006698 <HAL_TIM_PWM_Start+0x1c8>
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006672:	d011      	beq.n	8006698 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	681a      	ldr	r2, [r3, #0]
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f042 0201 	orr.w	r2, r2, #1
 8006682:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006684:	e008      	b.n	8006698 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	681a      	ldr	r2, [r3, #0]
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f042 0201 	orr.w	r2, r2, #1
 8006694:	601a      	str	r2, [r3, #0]
 8006696:	e000      	b.n	800669a <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006698:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800669a:	2300      	movs	r3, #0
}
 800669c:	4618      	mov	r0, r3
 800669e:	3710      	adds	r7, #16
 80066a0:	46bd      	mov	sp, r7
 80066a2:	bd80      	pop	{r7, pc}
 80066a4:	40010000 	.word	0x40010000
 80066a8:	40010400 	.word	0x40010400
 80066ac:	40000400 	.word	0x40000400
 80066b0:	40000800 	.word	0x40000800
 80066b4:	40000c00 	.word	0x40000c00
 80066b8:	40014000 	.word	0x40014000
 80066bc:	40001800 	.word	0x40001800
 80066c0:	00010007 	.word	0x00010007

080066c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b084      	sub	sp, #16
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	68db      	ldr	r3, [r3, #12]
 80066d2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	691b      	ldr	r3, [r3, #16]
 80066da:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80066dc:	68bb      	ldr	r3, [r7, #8]
 80066de:	f003 0302 	and.w	r3, r3, #2
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d020      	beq.n	8006728 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	f003 0302 	and.w	r3, r3, #2
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d01b      	beq.n	8006728 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f06f 0202 	mvn.w	r2, #2
 80066f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	2201      	movs	r2, #1
 80066fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	699b      	ldr	r3, [r3, #24]
 8006706:	f003 0303 	and.w	r3, r3, #3
 800670a:	2b00      	cmp	r3, #0
 800670c:	d003      	beq.n	8006716 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800670e:	6878      	ldr	r0, [r7, #4]
 8006710:	f000 fac8 	bl	8006ca4 <HAL_TIM_IC_CaptureCallback>
 8006714:	e005      	b.n	8006722 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006716:	6878      	ldr	r0, [r7, #4]
 8006718:	f000 faba 	bl	8006c90 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800671c:	6878      	ldr	r0, [r7, #4]
 800671e:	f000 facb 	bl	8006cb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2200      	movs	r2, #0
 8006726:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006728:	68bb      	ldr	r3, [r7, #8]
 800672a:	f003 0304 	and.w	r3, r3, #4
 800672e:	2b00      	cmp	r3, #0
 8006730:	d020      	beq.n	8006774 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	f003 0304 	and.w	r3, r3, #4
 8006738:	2b00      	cmp	r3, #0
 800673a:	d01b      	beq.n	8006774 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f06f 0204 	mvn.w	r2, #4
 8006744:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	2202      	movs	r2, #2
 800674a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	699b      	ldr	r3, [r3, #24]
 8006752:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006756:	2b00      	cmp	r3, #0
 8006758:	d003      	beq.n	8006762 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800675a:	6878      	ldr	r0, [r7, #4]
 800675c:	f000 faa2 	bl	8006ca4 <HAL_TIM_IC_CaptureCallback>
 8006760:	e005      	b.n	800676e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006762:	6878      	ldr	r0, [r7, #4]
 8006764:	f000 fa94 	bl	8006c90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006768:	6878      	ldr	r0, [r7, #4]
 800676a:	f000 faa5 	bl	8006cb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2200      	movs	r2, #0
 8006772:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006774:	68bb      	ldr	r3, [r7, #8]
 8006776:	f003 0308 	and.w	r3, r3, #8
 800677a:	2b00      	cmp	r3, #0
 800677c:	d020      	beq.n	80067c0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	f003 0308 	and.w	r3, r3, #8
 8006784:	2b00      	cmp	r3, #0
 8006786:	d01b      	beq.n	80067c0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f06f 0208 	mvn.w	r2, #8
 8006790:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2204      	movs	r2, #4
 8006796:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	69db      	ldr	r3, [r3, #28]
 800679e:	f003 0303 	and.w	r3, r3, #3
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d003      	beq.n	80067ae <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067a6:	6878      	ldr	r0, [r7, #4]
 80067a8:	f000 fa7c 	bl	8006ca4 <HAL_TIM_IC_CaptureCallback>
 80067ac:	e005      	b.n	80067ba <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80067ae:	6878      	ldr	r0, [r7, #4]
 80067b0:	f000 fa6e 	bl	8006c90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067b4:	6878      	ldr	r0, [r7, #4]
 80067b6:	f000 fa7f 	bl	8006cb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	2200      	movs	r2, #0
 80067be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80067c0:	68bb      	ldr	r3, [r7, #8]
 80067c2:	f003 0310 	and.w	r3, r3, #16
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d020      	beq.n	800680c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	f003 0310 	and.w	r3, r3, #16
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d01b      	beq.n	800680c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	f06f 0210 	mvn.w	r2, #16
 80067dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	2208      	movs	r2, #8
 80067e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	69db      	ldr	r3, [r3, #28]
 80067ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d003      	beq.n	80067fa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067f2:	6878      	ldr	r0, [r7, #4]
 80067f4:	f000 fa56 	bl	8006ca4 <HAL_TIM_IC_CaptureCallback>
 80067f8:	e005      	b.n	8006806 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80067fa:	6878      	ldr	r0, [r7, #4]
 80067fc:	f000 fa48 	bl	8006c90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006800:	6878      	ldr	r0, [r7, #4]
 8006802:	f000 fa59 	bl	8006cb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	2200      	movs	r2, #0
 800680a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800680c:	68bb      	ldr	r3, [r7, #8]
 800680e:	f003 0301 	and.w	r3, r3, #1
 8006812:	2b00      	cmp	r3, #0
 8006814:	d00c      	beq.n	8006830 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	f003 0301 	and.w	r3, r3, #1
 800681c:	2b00      	cmp	r3, #0
 800681e:	d007      	beq.n	8006830 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f06f 0201 	mvn.w	r2, #1
 8006828:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800682a:	6878      	ldr	r0, [r7, #4]
 800682c:	f7fb fc0a 	bl	8002044 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006830:	68bb      	ldr	r3, [r7, #8]
 8006832:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006836:	2b00      	cmp	r3, #0
 8006838:	d104      	bne.n	8006844 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800683a:	68bb      	ldr	r3, [r7, #8]
 800683c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006840:	2b00      	cmp	r3, #0
 8006842:	d00c      	beq.n	800685e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800684a:	2b00      	cmp	r3, #0
 800684c:	d007      	beq.n	800685e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006856:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006858:	6878      	ldr	r0, [r7, #4]
 800685a:	f000 fea3 	bl	80075a4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800685e:	68bb      	ldr	r3, [r7, #8]
 8006860:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006864:	2b00      	cmp	r3, #0
 8006866:	d00c      	beq.n	8006882 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800686e:	2b00      	cmp	r3, #0
 8006870:	d007      	beq.n	8006882 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800687a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800687c:	6878      	ldr	r0, [r7, #4]
 800687e:	f000 fe9b 	bl	80075b8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006882:	68bb      	ldr	r3, [r7, #8]
 8006884:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006888:	2b00      	cmp	r3, #0
 800688a:	d00c      	beq.n	80068a6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006892:	2b00      	cmp	r3, #0
 8006894:	d007      	beq.n	80068a6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800689e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80068a0:	6878      	ldr	r0, [r7, #4]
 80068a2:	f000 fa13 	bl	8006ccc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80068a6:	68bb      	ldr	r3, [r7, #8]
 80068a8:	f003 0320 	and.w	r3, r3, #32
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d00c      	beq.n	80068ca <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	f003 0320 	and.w	r3, r3, #32
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d007      	beq.n	80068ca <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f06f 0220 	mvn.w	r2, #32
 80068c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80068c4:	6878      	ldr	r0, [r7, #4]
 80068c6:	f000 fe63 	bl	8007590 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80068ca:	bf00      	nop
 80068cc:	3710      	adds	r7, #16
 80068ce:	46bd      	mov	sp, r7
 80068d0:	bd80      	pop	{r7, pc}
	...

080068d4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b086      	sub	sp, #24
 80068d8:	af00      	add	r7, sp, #0
 80068da:	60f8      	str	r0, [r7, #12]
 80068dc:	60b9      	str	r1, [r7, #8]
 80068de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80068e0:	2300      	movs	r3, #0
 80068e2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80068ea:	2b01      	cmp	r3, #1
 80068ec:	d101      	bne.n	80068f2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80068ee:	2302      	movs	r3, #2
 80068f0:	e0ff      	b.n	8006af2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	2201      	movs	r2, #1
 80068f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2b14      	cmp	r3, #20
 80068fe:	f200 80f0 	bhi.w	8006ae2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006902:	a201      	add	r2, pc, #4	@ (adr r2, 8006908 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006904:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006908:	0800695d 	.word	0x0800695d
 800690c:	08006ae3 	.word	0x08006ae3
 8006910:	08006ae3 	.word	0x08006ae3
 8006914:	08006ae3 	.word	0x08006ae3
 8006918:	0800699d 	.word	0x0800699d
 800691c:	08006ae3 	.word	0x08006ae3
 8006920:	08006ae3 	.word	0x08006ae3
 8006924:	08006ae3 	.word	0x08006ae3
 8006928:	080069df 	.word	0x080069df
 800692c:	08006ae3 	.word	0x08006ae3
 8006930:	08006ae3 	.word	0x08006ae3
 8006934:	08006ae3 	.word	0x08006ae3
 8006938:	08006a1f 	.word	0x08006a1f
 800693c:	08006ae3 	.word	0x08006ae3
 8006940:	08006ae3 	.word	0x08006ae3
 8006944:	08006ae3 	.word	0x08006ae3
 8006948:	08006a61 	.word	0x08006a61
 800694c:	08006ae3 	.word	0x08006ae3
 8006950:	08006ae3 	.word	0x08006ae3
 8006954:	08006ae3 	.word	0x08006ae3
 8006958:	08006aa1 	.word	0x08006aa1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	68b9      	ldr	r1, [r7, #8]
 8006962:	4618      	mov	r0, r3
 8006964:	f000 fa68 	bl	8006e38 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	699a      	ldr	r2, [r3, #24]
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f042 0208 	orr.w	r2, r2, #8
 8006976:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	699a      	ldr	r2, [r3, #24]
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f022 0204 	bic.w	r2, r2, #4
 8006986:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	6999      	ldr	r1, [r3, #24]
 800698e:	68bb      	ldr	r3, [r7, #8]
 8006990:	691a      	ldr	r2, [r3, #16]
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	430a      	orrs	r2, r1
 8006998:	619a      	str	r2, [r3, #24]
      break;
 800699a:	e0a5      	b.n	8006ae8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	68b9      	ldr	r1, [r7, #8]
 80069a2:	4618      	mov	r0, r3
 80069a4:	f000 faba 	bl	8006f1c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	699a      	ldr	r2, [r3, #24]
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80069b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	699a      	ldr	r2, [r3, #24]
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80069c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	6999      	ldr	r1, [r3, #24]
 80069ce:	68bb      	ldr	r3, [r7, #8]
 80069d0:	691b      	ldr	r3, [r3, #16]
 80069d2:	021a      	lsls	r2, r3, #8
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	430a      	orrs	r2, r1
 80069da:	619a      	str	r2, [r3, #24]
      break;
 80069dc:	e084      	b.n	8006ae8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	68b9      	ldr	r1, [r7, #8]
 80069e4:	4618      	mov	r0, r3
 80069e6:	f000 fb11 	bl	800700c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	69da      	ldr	r2, [r3, #28]
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f042 0208 	orr.w	r2, r2, #8
 80069f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	69da      	ldr	r2, [r3, #28]
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	f022 0204 	bic.w	r2, r2, #4
 8006a08:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	69d9      	ldr	r1, [r3, #28]
 8006a10:	68bb      	ldr	r3, [r7, #8]
 8006a12:	691a      	ldr	r2, [r3, #16]
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	430a      	orrs	r2, r1
 8006a1a:	61da      	str	r2, [r3, #28]
      break;
 8006a1c:	e064      	b.n	8006ae8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	68b9      	ldr	r1, [r7, #8]
 8006a24:	4618      	mov	r0, r3
 8006a26:	f000 fb67 	bl	80070f8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	69da      	ldr	r2, [r3, #28]
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006a38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	69da      	ldr	r2, [r3, #28]
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006a48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	69d9      	ldr	r1, [r3, #28]
 8006a50:	68bb      	ldr	r3, [r7, #8]
 8006a52:	691b      	ldr	r3, [r3, #16]
 8006a54:	021a      	lsls	r2, r3, #8
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	430a      	orrs	r2, r1
 8006a5c:	61da      	str	r2, [r3, #28]
      break;
 8006a5e:	e043      	b.n	8006ae8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	68b9      	ldr	r1, [r7, #8]
 8006a66:	4618      	mov	r0, r3
 8006a68:	f000 fb9e 	bl	80071a8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f042 0208 	orr.w	r2, r2, #8
 8006a7a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f022 0204 	bic.w	r2, r2, #4
 8006a8a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	691a      	ldr	r2, [r3, #16]
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	430a      	orrs	r2, r1
 8006a9c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006a9e:	e023      	b.n	8006ae8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	68b9      	ldr	r1, [r7, #8]
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	f000 fbd0 	bl	800724c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006aba:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006aca:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006ad2:	68bb      	ldr	r3, [r7, #8]
 8006ad4:	691b      	ldr	r3, [r3, #16]
 8006ad6:	021a      	lsls	r2, r3, #8
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	430a      	orrs	r2, r1
 8006ade:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006ae0:	e002      	b.n	8006ae8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	75fb      	strb	r3, [r7, #23]
      break;
 8006ae6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	2200      	movs	r2, #0
 8006aec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006af0:	7dfb      	ldrb	r3, [r7, #23]
}
 8006af2:	4618      	mov	r0, r3
 8006af4:	3718      	adds	r7, #24
 8006af6:	46bd      	mov	sp, r7
 8006af8:	bd80      	pop	{r7, pc}
 8006afa:	bf00      	nop

08006afc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006afc:	b580      	push	{r7, lr}
 8006afe:	b084      	sub	sp, #16
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]
 8006b04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006b06:	2300      	movs	r3, #0
 8006b08:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006b10:	2b01      	cmp	r3, #1
 8006b12:	d101      	bne.n	8006b18 <HAL_TIM_ConfigClockSource+0x1c>
 8006b14:	2302      	movs	r3, #2
 8006b16:	e0b4      	b.n	8006c82 <HAL_TIM_ConfigClockSource+0x186>
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2201      	movs	r2, #1
 8006b1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2202      	movs	r2, #2
 8006b24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	689b      	ldr	r3, [r3, #8]
 8006b2e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006b30:	68ba      	ldr	r2, [r7, #8]
 8006b32:	4b56      	ldr	r3, [pc, #344]	@ (8006c8c <HAL_TIM_ConfigClockSource+0x190>)
 8006b34:	4013      	ands	r3, r2
 8006b36:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b38:	68bb      	ldr	r3, [r7, #8]
 8006b3a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006b3e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	68ba      	ldr	r2, [r7, #8]
 8006b46:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b50:	d03e      	beq.n	8006bd0 <HAL_TIM_ConfigClockSource+0xd4>
 8006b52:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b56:	f200 8087 	bhi.w	8006c68 <HAL_TIM_ConfigClockSource+0x16c>
 8006b5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b5e:	f000 8086 	beq.w	8006c6e <HAL_TIM_ConfigClockSource+0x172>
 8006b62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b66:	d87f      	bhi.n	8006c68 <HAL_TIM_ConfigClockSource+0x16c>
 8006b68:	2b70      	cmp	r3, #112	@ 0x70
 8006b6a:	d01a      	beq.n	8006ba2 <HAL_TIM_ConfigClockSource+0xa6>
 8006b6c:	2b70      	cmp	r3, #112	@ 0x70
 8006b6e:	d87b      	bhi.n	8006c68 <HAL_TIM_ConfigClockSource+0x16c>
 8006b70:	2b60      	cmp	r3, #96	@ 0x60
 8006b72:	d050      	beq.n	8006c16 <HAL_TIM_ConfigClockSource+0x11a>
 8006b74:	2b60      	cmp	r3, #96	@ 0x60
 8006b76:	d877      	bhi.n	8006c68 <HAL_TIM_ConfigClockSource+0x16c>
 8006b78:	2b50      	cmp	r3, #80	@ 0x50
 8006b7a:	d03c      	beq.n	8006bf6 <HAL_TIM_ConfigClockSource+0xfa>
 8006b7c:	2b50      	cmp	r3, #80	@ 0x50
 8006b7e:	d873      	bhi.n	8006c68 <HAL_TIM_ConfigClockSource+0x16c>
 8006b80:	2b40      	cmp	r3, #64	@ 0x40
 8006b82:	d058      	beq.n	8006c36 <HAL_TIM_ConfigClockSource+0x13a>
 8006b84:	2b40      	cmp	r3, #64	@ 0x40
 8006b86:	d86f      	bhi.n	8006c68 <HAL_TIM_ConfigClockSource+0x16c>
 8006b88:	2b30      	cmp	r3, #48	@ 0x30
 8006b8a:	d064      	beq.n	8006c56 <HAL_TIM_ConfigClockSource+0x15a>
 8006b8c:	2b30      	cmp	r3, #48	@ 0x30
 8006b8e:	d86b      	bhi.n	8006c68 <HAL_TIM_ConfigClockSource+0x16c>
 8006b90:	2b20      	cmp	r3, #32
 8006b92:	d060      	beq.n	8006c56 <HAL_TIM_ConfigClockSource+0x15a>
 8006b94:	2b20      	cmp	r3, #32
 8006b96:	d867      	bhi.n	8006c68 <HAL_TIM_ConfigClockSource+0x16c>
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d05c      	beq.n	8006c56 <HAL_TIM_ConfigClockSource+0x15a>
 8006b9c:	2b10      	cmp	r3, #16
 8006b9e:	d05a      	beq.n	8006c56 <HAL_TIM_ConfigClockSource+0x15a>
 8006ba0:	e062      	b.n	8006c68 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006ba6:	683b      	ldr	r3, [r7, #0]
 8006ba8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006baa:	683b      	ldr	r3, [r7, #0]
 8006bac:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006bb2:	f000 fc19 	bl	80073e8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	689b      	ldr	r3, [r3, #8]
 8006bbc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006bbe:	68bb      	ldr	r3, [r7, #8]
 8006bc0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006bc4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	68ba      	ldr	r2, [r7, #8]
 8006bcc:	609a      	str	r2, [r3, #8]
      break;
 8006bce:	e04f      	b.n	8006c70 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006bd4:	683b      	ldr	r3, [r7, #0]
 8006bd6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006be0:	f000 fc02 	bl	80073e8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	689a      	ldr	r2, [r3, #8]
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006bf2:	609a      	str	r2, [r3, #8]
      break;
 8006bf4:	e03c      	b.n	8006c70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c02:	461a      	mov	r2, r3
 8006c04:	f000 fb76 	bl	80072f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	2150      	movs	r1, #80	@ 0x50
 8006c0e:	4618      	mov	r0, r3
 8006c10:	f000 fbcf 	bl	80073b2 <TIM_ITRx_SetConfig>
      break;
 8006c14:	e02c      	b.n	8006c70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006c1a:	683b      	ldr	r3, [r7, #0]
 8006c1c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006c22:	461a      	mov	r2, r3
 8006c24:	f000 fb95 	bl	8007352 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	2160      	movs	r1, #96	@ 0x60
 8006c2e:	4618      	mov	r0, r3
 8006c30:	f000 fbbf 	bl	80073b2 <TIM_ITRx_SetConfig>
      break;
 8006c34:	e01c      	b.n	8006c70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006c3e:	683b      	ldr	r3, [r7, #0]
 8006c40:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c42:	461a      	mov	r2, r3
 8006c44:	f000 fb56 	bl	80072f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	2140      	movs	r1, #64	@ 0x40
 8006c4e:	4618      	mov	r0, r3
 8006c50:	f000 fbaf 	bl	80073b2 <TIM_ITRx_SetConfig>
      break;
 8006c54:	e00c      	b.n	8006c70 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681a      	ldr	r2, [r3, #0]
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	4619      	mov	r1, r3
 8006c60:	4610      	mov	r0, r2
 8006c62:	f000 fba6 	bl	80073b2 <TIM_ITRx_SetConfig>
      break;
 8006c66:	e003      	b.n	8006c70 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006c68:	2301      	movs	r3, #1
 8006c6a:	73fb      	strb	r3, [r7, #15]
      break;
 8006c6c:	e000      	b.n	8006c70 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006c6e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2201      	movs	r2, #1
 8006c74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006c80:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c82:	4618      	mov	r0, r3
 8006c84:	3710      	adds	r7, #16
 8006c86:	46bd      	mov	sp, r7
 8006c88:	bd80      	pop	{r7, pc}
 8006c8a:	bf00      	nop
 8006c8c:	fffeff88 	.word	0xfffeff88

08006c90 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006c90:	b480      	push	{r7}
 8006c92:	b083      	sub	sp, #12
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006c98:	bf00      	nop
 8006c9a:	370c      	adds	r7, #12
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca2:	4770      	bx	lr

08006ca4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006ca4:	b480      	push	{r7}
 8006ca6:	b083      	sub	sp, #12
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006cac:	bf00      	nop
 8006cae:	370c      	adds	r7, #12
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb6:	4770      	bx	lr

08006cb8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006cb8:	b480      	push	{r7}
 8006cba:	b083      	sub	sp, #12
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006cc0:	bf00      	nop
 8006cc2:	370c      	adds	r7, #12
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cca:	4770      	bx	lr

08006ccc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006ccc:	b480      	push	{r7}
 8006cce:	b083      	sub	sp, #12
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006cd4:	bf00      	nop
 8006cd6:	370c      	adds	r7, #12
 8006cd8:	46bd      	mov	sp, r7
 8006cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cde:	4770      	bx	lr

08006ce0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006ce0:	b480      	push	{r7}
 8006ce2:	b085      	sub	sp, #20
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
 8006ce8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	4a46      	ldr	r2, [pc, #280]	@ (8006e0c <TIM_Base_SetConfig+0x12c>)
 8006cf4:	4293      	cmp	r3, r2
 8006cf6:	d013      	beq.n	8006d20 <TIM_Base_SetConfig+0x40>
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006cfe:	d00f      	beq.n	8006d20 <TIM_Base_SetConfig+0x40>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	4a43      	ldr	r2, [pc, #268]	@ (8006e10 <TIM_Base_SetConfig+0x130>)
 8006d04:	4293      	cmp	r3, r2
 8006d06:	d00b      	beq.n	8006d20 <TIM_Base_SetConfig+0x40>
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	4a42      	ldr	r2, [pc, #264]	@ (8006e14 <TIM_Base_SetConfig+0x134>)
 8006d0c:	4293      	cmp	r3, r2
 8006d0e:	d007      	beq.n	8006d20 <TIM_Base_SetConfig+0x40>
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	4a41      	ldr	r2, [pc, #260]	@ (8006e18 <TIM_Base_SetConfig+0x138>)
 8006d14:	4293      	cmp	r3, r2
 8006d16:	d003      	beq.n	8006d20 <TIM_Base_SetConfig+0x40>
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	4a40      	ldr	r2, [pc, #256]	@ (8006e1c <TIM_Base_SetConfig+0x13c>)
 8006d1c:	4293      	cmp	r3, r2
 8006d1e:	d108      	bne.n	8006d32 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d26:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	685b      	ldr	r3, [r3, #4]
 8006d2c:	68fa      	ldr	r2, [r7, #12]
 8006d2e:	4313      	orrs	r3, r2
 8006d30:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	4a35      	ldr	r2, [pc, #212]	@ (8006e0c <TIM_Base_SetConfig+0x12c>)
 8006d36:	4293      	cmp	r3, r2
 8006d38:	d02b      	beq.n	8006d92 <TIM_Base_SetConfig+0xb2>
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d40:	d027      	beq.n	8006d92 <TIM_Base_SetConfig+0xb2>
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	4a32      	ldr	r2, [pc, #200]	@ (8006e10 <TIM_Base_SetConfig+0x130>)
 8006d46:	4293      	cmp	r3, r2
 8006d48:	d023      	beq.n	8006d92 <TIM_Base_SetConfig+0xb2>
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	4a31      	ldr	r2, [pc, #196]	@ (8006e14 <TIM_Base_SetConfig+0x134>)
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	d01f      	beq.n	8006d92 <TIM_Base_SetConfig+0xb2>
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	4a30      	ldr	r2, [pc, #192]	@ (8006e18 <TIM_Base_SetConfig+0x138>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d01b      	beq.n	8006d92 <TIM_Base_SetConfig+0xb2>
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	4a2f      	ldr	r2, [pc, #188]	@ (8006e1c <TIM_Base_SetConfig+0x13c>)
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d017      	beq.n	8006d92 <TIM_Base_SetConfig+0xb2>
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	4a2e      	ldr	r2, [pc, #184]	@ (8006e20 <TIM_Base_SetConfig+0x140>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d013      	beq.n	8006d92 <TIM_Base_SetConfig+0xb2>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	4a2d      	ldr	r2, [pc, #180]	@ (8006e24 <TIM_Base_SetConfig+0x144>)
 8006d6e:	4293      	cmp	r3, r2
 8006d70:	d00f      	beq.n	8006d92 <TIM_Base_SetConfig+0xb2>
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	4a2c      	ldr	r2, [pc, #176]	@ (8006e28 <TIM_Base_SetConfig+0x148>)
 8006d76:	4293      	cmp	r3, r2
 8006d78:	d00b      	beq.n	8006d92 <TIM_Base_SetConfig+0xb2>
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	4a2b      	ldr	r2, [pc, #172]	@ (8006e2c <TIM_Base_SetConfig+0x14c>)
 8006d7e:	4293      	cmp	r3, r2
 8006d80:	d007      	beq.n	8006d92 <TIM_Base_SetConfig+0xb2>
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	4a2a      	ldr	r2, [pc, #168]	@ (8006e30 <TIM_Base_SetConfig+0x150>)
 8006d86:	4293      	cmp	r3, r2
 8006d88:	d003      	beq.n	8006d92 <TIM_Base_SetConfig+0xb2>
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	4a29      	ldr	r2, [pc, #164]	@ (8006e34 <TIM_Base_SetConfig+0x154>)
 8006d8e:	4293      	cmp	r3, r2
 8006d90:	d108      	bne.n	8006da4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d98:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	68db      	ldr	r3, [r3, #12]
 8006d9e:	68fa      	ldr	r2, [r7, #12]
 8006da0:	4313      	orrs	r3, r2
 8006da2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006daa:	683b      	ldr	r3, [r7, #0]
 8006dac:	695b      	ldr	r3, [r3, #20]
 8006dae:	4313      	orrs	r3, r2
 8006db0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	68fa      	ldr	r2, [r7, #12]
 8006db6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	689a      	ldr	r2, [r3, #8]
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	681a      	ldr	r2, [r3, #0]
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	4a10      	ldr	r2, [pc, #64]	@ (8006e0c <TIM_Base_SetConfig+0x12c>)
 8006dcc:	4293      	cmp	r3, r2
 8006dce:	d003      	beq.n	8006dd8 <TIM_Base_SetConfig+0xf8>
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	4a12      	ldr	r2, [pc, #72]	@ (8006e1c <TIM_Base_SetConfig+0x13c>)
 8006dd4:	4293      	cmp	r3, r2
 8006dd6:	d103      	bne.n	8006de0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	691a      	ldr	r2, [r3, #16]
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2201      	movs	r2, #1
 8006de4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	691b      	ldr	r3, [r3, #16]
 8006dea:	f003 0301 	and.w	r3, r3, #1
 8006dee:	2b01      	cmp	r3, #1
 8006df0:	d105      	bne.n	8006dfe <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	691b      	ldr	r3, [r3, #16]
 8006df6:	f023 0201 	bic.w	r2, r3, #1
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	611a      	str	r2, [r3, #16]
  }
}
 8006dfe:	bf00      	nop
 8006e00:	3714      	adds	r7, #20
 8006e02:	46bd      	mov	sp, r7
 8006e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e08:	4770      	bx	lr
 8006e0a:	bf00      	nop
 8006e0c:	40010000 	.word	0x40010000
 8006e10:	40000400 	.word	0x40000400
 8006e14:	40000800 	.word	0x40000800
 8006e18:	40000c00 	.word	0x40000c00
 8006e1c:	40010400 	.word	0x40010400
 8006e20:	40014000 	.word	0x40014000
 8006e24:	40014400 	.word	0x40014400
 8006e28:	40014800 	.word	0x40014800
 8006e2c:	40001800 	.word	0x40001800
 8006e30:	40001c00 	.word	0x40001c00
 8006e34:	40002000 	.word	0x40002000

08006e38 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e38:	b480      	push	{r7}
 8006e3a:	b087      	sub	sp, #28
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
 8006e40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	6a1b      	ldr	r3, [r3, #32]
 8006e46:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	6a1b      	ldr	r3, [r3, #32]
 8006e4c:	f023 0201 	bic.w	r2, r3, #1
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	685b      	ldr	r3, [r3, #4]
 8006e58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	699b      	ldr	r3, [r3, #24]
 8006e5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006e60:	68fa      	ldr	r2, [r7, #12]
 8006e62:	4b2b      	ldr	r3, [pc, #172]	@ (8006f10 <TIM_OC1_SetConfig+0xd8>)
 8006e64:	4013      	ands	r3, r2
 8006e66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	f023 0303 	bic.w	r3, r3, #3
 8006e6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e70:	683b      	ldr	r3, [r7, #0]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	68fa      	ldr	r2, [r7, #12]
 8006e76:	4313      	orrs	r3, r2
 8006e78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006e7a:	697b      	ldr	r3, [r7, #20]
 8006e7c:	f023 0302 	bic.w	r3, r3, #2
 8006e80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	689b      	ldr	r3, [r3, #8]
 8006e86:	697a      	ldr	r2, [r7, #20]
 8006e88:	4313      	orrs	r3, r2
 8006e8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	4a21      	ldr	r2, [pc, #132]	@ (8006f14 <TIM_OC1_SetConfig+0xdc>)
 8006e90:	4293      	cmp	r3, r2
 8006e92:	d003      	beq.n	8006e9c <TIM_OC1_SetConfig+0x64>
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	4a20      	ldr	r2, [pc, #128]	@ (8006f18 <TIM_OC1_SetConfig+0xe0>)
 8006e98:	4293      	cmp	r3, r2
 8006e9a:	d10c      	bne.n	8006eb6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006e9c:	697b      	ldr	r3, [r7, #20]
 8006e9e:	f023 0308 	bic.w	r3, r3, #8
 8006ea2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	68db      	ldr	r3, [r3, #12]
 8006ea8:	697a      	ldr	r2, [r7, #20]
 8006eaa:	4313      	orrs	r3, r2
 8006eac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006eae:	697b      	ldr	r3, [r7, #20]
 8006eb0:	f023 0304 	bic.w	r3, r3, #4
 8006eb4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	4a16      	ldr	r2, [pc, #88]	@ (8006f14 <TIM_OC1_SetConfig+0xdc>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d003      	beq.n	8006ec6 <TIM_OC1_SetConfig+0x8e>
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	4a15      	ldr	r2, [pc, #84]	@ (8006f18 <TIM_OC1_SetConfig+0xe0>)
 8006ec2:	4293      	cmp	r3, r2
 8006ec4:	d111      	bne.n	8006eea <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006ec6:	693b      	ldr	r3, [r7, #16]
 8006ec8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ecc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006ece:	693b      	ldr	r3, [r7, #16]
 8006ed0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006ed4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006ed6:	683b      	ldr	r3, [r7, #0]
 8006ed8:	695b      	ldr	r3, [r3, #20]
 8006eda:	693a      	ldr	r2, [r7, #16]
 8006edc:	4313      	orrs	r3, r2
 8006ede:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	699b      	ldr	r3, [r3, #24]
 8006ee4:	693a      	ldr	r2, [r7, #16]
 8006ee6:	4313      	orrs	r3, r2
 8006ee8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	693a      	ldr	r2, [r7, #16]
 8006eee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	68fa      	ldr	r2, [r7, #12]
 8006ef4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	685a      	ldr	r2, [r3, #4]
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	697a      	ldr	r2, [r7, #20]
 8006f02:	621a      	str	r2, [r3, #32]
}
 8006f04:	bf00      	nop
 8006f06:	371c      	adds	r7, #28
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0e:	4770      	bx	lr
 8006f10:	fffeff8f 	.word	0xfffeff8f
 8006f14:	40010000 	.word	0x40010000
 8006f18:	40010400 	.word	0x40010400

08006f1c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006f1c:	b480      	push	{r7}
 8006f1e:	b087      	sub	sp, #28
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
 8006f24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6a1b      	ldr	r3, [r3, #32]
 8006f2a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6a1b      	ldr	r3, [r3, #32]
 8006f30:	f023 0210 	bic.w	r2, r3, #16
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	685b      	ldr	r3, [r3, #4]
 8006f3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	699b      	ldr	r3, [r3, #24]
 8006f42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006f44:	68fa      	ldr	r2, [r7, #12]
 8006f46:	4b2e      	ldr	r3, [pc, #184]	@ (8007000 <TIM_OC2_SetConfig+0xe4>)
 8006f48:	4013      	ands	r3, r2
 8006f4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f54:	683b      	ldr	r3, [r7, #0]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	021b      	lsls	r3, r3, #8
 8006f5a:	68fa      	ldr	r2, [r7, #12]
 8006f5c:	4313      	orrs	r3, r2
 8006f5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006f60:	697b      	ldr	r3, [r7, #20]
 8006f62:	f023 0320 	bic.w	r3, r3, #32
 8006f66:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	689b      	ldr	r3, [r3, #8]
 8006f6c:	011b      	lsls	r3, r3, #4
 8006f6e:	697a      	ldr	r2, [r7, #20]
 8006f70:	4313      	orrs	r3, r2
 8006f72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	4a23      	ldr	r2, [pc, #140]	@ (8007004 <TIM_OC2_SetConfig+0xe8>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d003      	beq.n	8006f84 <TIM_OC2_SetConfig+0x68>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	4a22      	ldr	r2, [pc, #136]	@ (8007008 <TIM_OC2_SetConfig+0xec>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d10d      	bne.n	8006fa0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006f84:	697b      	ldr	r3, [r7, #20]
 8006f86:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f8a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	68db      	ldr	r3, [r3, #12]
 8006f90:	011b      	lsls	r3, r3, #4
 8006f92:	697a      	ldr	r2, [r7, #20]
 8006f94:	4313      	orrs	r3, r2
 8006f96:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006f98:	697b      	ldr	r3, [r7, #20]
 8006f9a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006f9e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	4a18      	ldr	r2, [pc, #96]	@ (8007004 <TIM_OC2_SetConfig+0xe8>)
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	d003      	beq.n	8006fb0 <TIM_OC2_SetConfig+0x94>
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	4a17      	ldr	r2, [pc, #92]	@ (8007008 <TIM_OC2_SetConfig+0xec>)
 8006fac:	4293      	cmp	r3, r2
 8006fae:	d113      	bne.n	8006fd8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006fb0:	693b      	ldr	r3, [r7, #16]
 8006fb2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006fb6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006fb8:	693b      	ldr	r3, [r7, #16]
 8006fba:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006fbe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006fc0:	683b      	ldr	r3, [r7, #0]
 8006fc2:	695b      	ldr	r3, [r3, #20]
 8006fc4:	009b      	lsls	r3, r3, #2
 8006fc6:	693a      	ldr	r2, [r7, #16]
 8006fc8:	4313      	orrs	r3, r2
 8006fca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006fcc:	683b      	ldr	r3, [r7, #0]
 8006fce:	699b      	ldr	r3, [r3, #24]
 8006fd0:	009b      	lsls	r3, r3, #2
 8006fd2:	693a      	ldr	r2, [r7, #16]
 8006fd4:	4313      	orrs	r3, r2
 8006fd6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	693a      	ldr	r2, [r7, #16]
 8006fdc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	68fa      	ldr	r2, [r7, #12]
 8006fe2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	685a      	ldr	r2, [r3, #4]
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	697a      	ldr	r2, [r7, #20]
 8006ff0:	621a      	str	r2, [r3, #32]
}
 8006ff2:	bf00      	nop
 8006ff4:	371c      	adds	r7, #28
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffc:	4770      	bx	lr
 8006ffe:	bf00      	nop
 8007000:	feff8fff 	.word	0xfeff8fff
 8007004:	40010000 	.word	0x40010000
 8007008:	40010400 	.word	0x40010400

0800700c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800700c:	b480      	push	{r7}
 800700e:	b087      	sub	sp, #28
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
 8007014:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6a1b      	ldr	r3, [r3, #32]
 800701a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	6a1b      	ldr	r3, [r3, #32]
 8007020:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	685b      	ldr	r3, [r3, #4]
 800702c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	69db      	ldr	r3, [r3, #28]
 8007032:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007034:	68fa      	ldr	r2, [r7, #12]
 8007036:	4b2d      	ldr	r3, [pc, #180]	@ (80070ec <TIM_OC3_SetConfig+0xe0>)
 8007038:	4013      	ands	r3, r2
 800703a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	f023 0303 	bic.w	r3, r3, #3
 8007042:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007044:	683b      	ldr	r3, [r7, #0]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	68fa      	ldr	r2, [r7, #12]
 800704a:	4313      	orrs	r3, r2
 800704c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800704e:	697b      	ldr	r3, [r7, #20]
 8007050:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007054:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007056:	683b      	ldr	r3, [r7, #0]
 8007058:	689b      	ldr	r3, [r3, #8]
 800705a:	021b      	lsls	r3, r3, #8
 800705c:	697a      	ldr	r2, [r7, #20]
 800705e:	4313      	orrs	r3, r2
 8007060:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	4a22      	ldr	r2, [pc, #136]	@ (80070f0 <TIM_OC3_SetConfig+0xe4>)
 8007066:	4293      	cmp	r3, r2
 8007068:	d003      	beq.n	8007072 <TIM_OC3_SetConfig+0x66>
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	4a21      	ldr	r2, [pc, #132]	@ (80070f4 <TIM_OC3_SetConfig+0xe8>)
 800706e:	4293      	cmp	r3, r2
 8007070:	d10d      	bne.n	800708e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007072:	697b      	ldr	r3, [r7, #20]
 8007074:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007078:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800707a:	683b      	ldr	r3, [r7, #0]
 800707c:	68db      	ldr	r3, [r3, #12]
 800707e:	021b      	lsls	r3, r3, #8
 8007080:	697a      	ldr	r2, [r7, #20]
 8007082:	4313      	orrs	r3, r2
 8007084:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007086:	697b      	ldr	r3, [r7, #20]
 8007088:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800708c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	4a17      	ldr	r2, [pc, #92]	@ (80070f0 <TIM_OC3_SetConfig+0xe4>)
 8007092:	4293      	cmp	r3, r2
 8007094:	d003      	beq.n	800709e <TIM_OC3_SetConfig+0x92>
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	4a16      	ldr	r2, [pc, #88]	@ (80070f4 <TIM_OC3_SetConfig+0xe8>)
 800709a:	4293      	cmp	r3, r2
 800709c:	d113      	bne.n	80070c6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800709e:	693b      	ldr	r3, [r7, #16]
 80070a0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80070a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80070a6:	693b      	ldr	r3, [r7, #16]
 80070a8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80070ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	695b      	ldr	r3, [r3, #20]
 80070b2:	011b      	lsls	r3, r3, #4
 80070b4:	693a      	ldr	r2, [r7, #16]
 80070b6:	4313      	orrs	r3, r2
 80070b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80070ba:	683b      	ldr	r3, [r7, #0]
 80070bc:	699b      	ldr	r3, [r3, #24]
 80070be:	011b      	lsls	r3, r3, #4
 80070c0:	693a      	ldr	r2, [r7, #16]
 80070c2:	4313      	orrs	r3, r2
 80070c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	693a      	ldr	r2, [r7, #16]
 80070ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	68fa      	ldr	r2, [r7, #12]
 80070d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	685a      	ldr	r2, [r3, #4]
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	697a      	ldr	r2, [r7, #20]
 80070de:	621a      	str	r2, [r3, #32]
}
 80070e0:	bf00      	nop
 80070e2:	371c      	adds	r7, #28
 80070e4:	46bd      	mov	sp, r7
 80070e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ea:	4770      	bx	lr
 80070ec:	fffeff8f 	.word	0xfffeff8f
 80070f0:	40010000 	.word	0x40010000
 80070f4:	40010400 	.word	0x40010400

080070f8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80070f8:	b480      	push	{r7}
 80070fa:	b087      	sub	sp, #28
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
 8007100:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	6a1b      	ldr	r3, [r3, #32]
 8007106:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	6a1b      	ldr	r3, [r3, #32]
 800710c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	685b      	ldr	r3, [r3, #4]
 8007118:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	69db      	ldr	r3, [r3, #28]
 800711e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007120:	68fa      	ldr	r2, [r7, #12]
 8007122:	4b1e      	ldr	r3, [pc, #120]	@ (800719c <TIM_OC4_SetConfig+0xa4>)
 8007124:	4013      	ands	r3, r2
 8007126:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800712e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007130:	683b      	ldr	r3, [r7, #0]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	021b      	lsls	r3, r3, #8
 8007136:	68fa      	ldr	r2, [r7, #12]
 8007138:	4313      	orrs	r3, r2
 800713a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800713c:	693b      	ldr	r3, [r7, #16]
 800713e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007142:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007144:	683b      	ldr	r3, [r7, #0]
 8007146:	689b      	ldr	r3, [r3, #8]
 8007148:	031b      	lsls	r3, r3, #12
 800714a:	693a      	ldr	r2, [r7, #16]
 800714c:	4313      	orrs	r3, r2
 800714e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	4a13      	ldr	r2, [pc, #76]	@ (80071a0 <TIM_OC4_SetConfig+0xa8>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d003      	beq.n	8007160 <TIM_OC4_SetConfig+0x68>
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	4a12      	ldr	r2, [pc, #72]	@ (80071a4 <TIM_OC4_SetConfig+0xac>)
 800715c:	4293      	cmp	r3, r2
 800715e:	d109      	bne.n	8007174 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007160:	697b      	ldr	r3, [r7, #20]
 8007162:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007166:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	695b      	ldr	r3, [r3, #20]
 800716c:	019b      	lsls	r3, r3, #6
 800716e:	697a      	ldr	r2, [r7, #20]
 8007170:	4313      	orrs	r3, r2
 8007172:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	697a      	ldr	r2, [r7, #20]
 8007178:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	68fa      	ldr	r2, [r7, #12]
 800717e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007180:	683b      	ldr	r3, [r7, #0]
 8007182:	685a      	ldr	r2, [r3, #4]
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	693a      	ldr	r2, [r7, #16]
 800718c:	621a      	str	r2, [r3, #32]
}
 800718e:	bf00      	nop
 8007190:	371c      	adds	r7, #28
 8007192:	46bd      	mov	sp, r7
 8007194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007198:	4770      	bx	lr
 800719a:	bf00      	nop
 800719c:	feff8fff 	.word	0xfeff8fff
 80071a0:	40010000 	.word	0x40010000
 80071a4:	40010400 	.word	0x40010400

080071a8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80071a8:	b480      	push	{r7}
 80071aa:	b087      	sub	sp, #28
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
 80071b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	6a1b      	ldr	r3, [r3, #32]
 80071b6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6a1b      	ldr	r3, [r3, #32]
 80071bc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	685b      	ldr	r3, [r3, #4]
 80071c8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80071d0:	68fa      	ldr	r2, [r7, #12]
 80071d2:	4b1b      	ldr	r3, [pc, #108]	@ (8007240 <TIM_OC5_SetConfig+0x98>)
 80071d4:	4013      	ands	r3, r2
 80071d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80071d8:	683b      	ldr	r3, [r7, #0]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	68fa      	ldr	r2, [r7, #12]
 80071de:	4313      	orrs	r3, r2
 80071e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80071e2:	693b      	ldr	r3, [r7, #16]
 80071e4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80071e8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80071ea:	683b      	ldr	r3, [r7, #0]
 80071ec:	689b      	ldr	r3, [r3, #8]
 80071ee:	041b      	lsls	r3, r3, #16
 80071f0:	693a      	ldr	r2, [r7, #16]
 80071f2:	4313      	orrs	r3, r2
 80071f4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	4a12      	ldr	r2, [pc, #72]	@ (8007244 <TIM_OC5_SetConfig+0x9c>)
 80071fa:	4293      	cmp	r3, r2
 80071fc:	d003      	beq.n	8007206 <TIM_OC5_SetConfig+0x5e>
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	4a11      	ldr	r2, [pc, #68]	@ (8007248 <TIM_OC5_SetConfig+0xa0>)
 8007202:	4293      	cmp	r3, r2
 8007204:	d109      	bne.n	800721a <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007206:	697b      	ldr	r3, [r7, #20]
 8007208:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800720c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800720e:	683b      	ldr	r3, [r7, #0]
 8007210:	695b      	ldr	r3, [r3, #20]
 8007212:	021b      	lsls	r3, r3, #8
 8007214:	697a      	ldr	r2, [r7, #20]
 8007216:	4313      	orrs	r3, r2
 8007218:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	697a      	ldr	r2, [r7, #20]
 800721e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	68fa      	ldr	r2, [r7, #12]
 8007224:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007226:	683b      	ldr	r3, [r7, #0]
 8007228:	685a      	ldr	r2, [r3, #4]
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	693a      	ldr	r2, [r7, #16]
 8007232:	621a      	str	r2, [r3, #32]
}
 8007234:	bf00      	nop
 8007236:	371c      	adds	r7, #28
 8007238:	46bd      	mov	sp, r7
 800723a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723e:	4770      	bx	lr
 8007240:	fffeff8f 	.word	0xfffeff8f
 8007244:	40010000 	.word	0x40010000
 8007248:	40010400 	.word	0x40010400

0800724c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800724c:	b480      	push	{r7}
 800724e:	b087      	sub	sp, #28
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
 8007254:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6a1b      	ldr	r3, [r3, #32]
 800725a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	6a1b      	ldr	r3, [r3, #32]
 8007260:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	685b      	ldr	r3, [r3, #4]
 800726c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007272:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007274:	68fa      	ldr	r2, [r7, #12]
 8007276:	4b1c      	ldr	r3, [pc, #112]	@ (80072e8 <TIM_OC6_SetConfig+0x9c>)
 8007278:	4013      	ands	r3, r2
 800727a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800727c:	683b      	ldr	r3, [r7, #0]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	021b      	lsls	r3, r3, #8
 8007282:	68fa      	ldr	r2, [r7, #12]
 8007284:	4313      	orrs	r3, r2
 8007286:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007288:	693b      	ldr	r3, [r7, #16]
 800728a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800728e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	689b      	ldr	r3, [r3, #8]
 8007294:	051b      	lsls	r3, r3, #20
 8007296:	693a      	ldr	r2, [r7, #16]
 8007298:	4313      	orrs	r3, r2
 800729a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	4a13      	ldr	r2, [pc, #76]	@ (80072ec <TIM_OC6_SetConfig+0xa0>)
 80072a0:	4293      	cmp	r3, r2
 80072a2:	d003      	beq.n	80072ac <TIM_OC6_SetConfig+0x60>
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	4a12      	ldr	r2, [pc, #72]	@ (80072f0 <TIM_OC6_SetConfig+0xa4>)
 80072a8:	4293      	cmp	r3, r2
 80072aa:	d109      	bne.n	80072c0 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80072ac:	697b      	ldr	r3, [r7, #20]
 80072ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80072b2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80072b4:	683b      	ldr	r3, [r7, #0]
 80072b6:	695b      	ldr	r3, [r3, #20]
 80072b8:	029b      	lsls	r3, r3, #10
 80072ba:	697a      	ldr	r2, [r7, #20]
 80072bc:	4313      	orrs	r3, r2
 80072be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	697a      	ldr	r2, [r7, #20]
 80072c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	68fa      	ldr	r2, [r7, #12]
 80072ca:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80072cc:	683b      	ldr	r3, [r7, #0]
 80072ce:	685a      	ldr	r2, [r3, #4]
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	693a      	ldr	r2, [r7, #16]
 80072d8:	621a      	str	r2, [r3, #32]
}
 80072da:	bf00      	nop
 80072dc:	371c      	adds	r7, #28
 80072de:	46bd      	mov	sp, r7
 80072e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e4:	4770      	bx	lr
 80072e6:	bf00      	nop
 80072e8:	feff8fff 	.word	0xfeff8fff
 80072ec:	40010000 	.word	0x40010000
 80072f0:	40010400 	.word	0x40010400

080072f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80072f4:	b480      	push	{r7}
 80072f6:	b087      	sub	sp, #28
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	60f8      	str	r0, [r7, #12]
 80072fc:	60b9      	str	r1, [r7, #8]
 80072fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	6a1b      	ldr	r3, [r3, #32]
 8007304:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	6a1b      	ldr	r3, [r3, #32]
 800730a:	f023 0201 	bic.w	r2, r3, #1
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	699b      	ldr	r3, [r3, #24]
 8007316:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007318:	693b      	ldr	r3, [r7, #16]
 800731a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800731e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	011b      	lsls	r3, r3, #4
 8007324:	693a      	ldr	r2, [r7, #16]
 8007326:	4313      	orrs	r3, r2
 8007328:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800732a:	697b      	ldr	r3, [r7, #20]
 800732c:	f023 030a 	bic.w	r3, r3, #10
 8007330:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007332:	697a      	ldr	r2, [r7, #20]
 8007334:	68bb      	ldr	r3, [r7, #8]
 8007336:	4313      	orrs	r3, r2
 8007338:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	693a      	ldr	r2, [r7, #16]
 800733e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	697a      	ldr	r2, [r7, #20]
 8007344:	621a      	str	r2, [r3, #32]
}
 8007346:	bf00      	nop
 8007348:	371c      	adds	r7, #28
 800734a:	46bd      	mov	sp, r7
 800734c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007350:	4770      	bx	lr

08007352 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007352:	b480      	push	{r7}
 8007354:	b087      	sub	sp, #28
 8007356:	af00      	add	r7, sp, #0
 8007358:	60f8      	str	r0, [r7, #12]
 800735a:	60b9      	str	r1, [r7, #8]
 800735c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	6a1b      	ldr	r3, [r3, #32]
 8007362:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	6a1b      	ldr	r3, [r3, #32]
 8007368:	f023 0210 	bic.w	r2, r3, #16
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	699b      	ldr	r3, [r3, #24]
 8007374:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007376:	693b      	ldr	r3, [r7, #16]
 8007378:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800737c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	031b      	lsls	r3, r3, #12
 8007382:	693a      	ldr	r2, [r7, #16]
 8007384:	4313      	orrs	r3, r2
 8007386:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007388:	697b      	ldr	r3, [r7, #20]
 800738a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800738e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007390:	68bb      	ldr	r3, [r7, #8]
 8007392:	011b      	lsls	r3, r3, #4
 8007394:	697a      	ldr	r2, [r7, #20]
 8007396:	4313      	orrs	r3, r2
 8007398:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	693a      	ldr	r2, [r7, #16]
 800739e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	697a      	ldr	r2, [r7, #20]
 80073a4:	621a      	str	r2, [r3, #32]
}
 80073a6:	bf00      	nop
 80073a8:	371c      	adds	r7, #28
 80073aa:	46bd      	mov	sp, r7
 80073ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b0:	4770      	bx	lr

080073b2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80073b2:	b480      	push	{r7}
 80073b4:	b085      	sub	sp, #20
 80073b6:	af00      	add	r7, sp, #0
 80073b8:	6078      	str	r0, [r7, #4]
 80073ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	689b      	ldr	r3, [r3, #8]
 80073c0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80073c8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80073ca:	683a      	ldr	r2, [r7, #0]
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	4313      	orrs	r3, r2
 80073d0:	f043 0307 	orr.w	r3, r3, #7
 80073d4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	68fa      	ldr	r2, [r7, #12]
 80073da:	609a      	str	r2, [r3, #8]
}
 80073dc:	bf00      	nop
 80073de:	3714      	adds	r7, #20
 80073e0:	46bd      	mov	sp, r7
 80073e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e6:	4770      	bx	lr

080073e8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80073e8:	b480      	push	{r7}
 80073ea:	b087      	sub	sp, #28
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	60f8      	str	r0, [r7, #12]
 80073f0:	60b9      	str	r1, [r7, #8]
 80073f2:	607a      	str	r2, [r7, #4]
 80073f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	689b      	ldr	r3, [r3, #8]
 80073fa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80073fc:	697b      	ldr	r3, [r7, #20]
 80073fe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007402:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	021a      	lsls	r2, r3, #8
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	431a      	orrs	r2, r3
 800740c:	68bb      	ldr	r3, [r7, #8]
 800740e:	4313      	orrs	r3, r2
 8007410:	697a      	ldr	r2, [r7, #20]
 8007412:	4313      	orrs	r3, r2
 8007414:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	697a      	ldr	r2, [r7, #20]
 800741a:	609a      	str	r2, [r3, #8]
}
 800741c:	bf00      	nop
 800741e:	371c      	adds	r7, #28
 8007420:	46bd      	mov	sp, r7
 8007422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007426:	4770      	bx	lr

08007428 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007428:	b480      	push	{r7}
 800742a:	b087      	sub	sp, #28
 800742c:	af00      	add	r7, sp, #0
 800742e:	60f8      	str	r0, [r7, #12]
 8007430:	60b9      	str	r1, [r7, #8]
 8007432:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007434:	68bb      	ldr	r3, [r7, #8]
 8007436:	f003 031f 	and.w	r3, r3, #31
 800743a:	2201      	movs	r2, #1
 800743c:	fa02 f303 	lsl.w	r3, r2, r3
 8007440:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	6a1a      	ldr	r2, [r3, #32]
 8007446:	697b      	ldr	r3, [r7, #20]
 8007448:	43db      	mvns	r3, r3
 800744a:	401a      	ands	r2, r3
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	6a1a      	ldr	r2, [r3, #32]
 8007454:	68bb      	ldr	r3, [r7, #8]
 8007456:	f003 031f 	and.w	r3, r3, #31
 800745a:	6879      	ldr	r1, [r7, #4]
 800745c:	fa01 f303 	lsl.w	r3, r1, r3
 8007460:	431a      	orrs	r2, r3
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	621a      	str	r2, [r3, #32]
}
 8007466:	bf00      	nop
 8007468:	371c      	adds	r7, #28
 800746a:	46bd      	mov	sp, r7
 800746c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007470:	4770      	bx	lr
	...

08007474 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007474:	b480      	push	{r7}
 8007476:	b085      	sub	sp, #20
 8007478:	af00      	add	r7, sp, #0
 800747a:	6078      	str	r0, [r7, #4]
 800747c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007484:	2b01      	cmp	r3, #1
 8007486:	d101      	bne.n	800748c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007488:	2302      	movs	r3, #2
 800748a:	e06d      	b.n	8007568 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	2201      	movs	r2, #1
 8007490:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2202      	movs	r2, #2
 8007498:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	685b      	ldr	r3, [r3, #4]
 80074a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	689b      	ldr	r3, [r3, #8]
 80074aa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	4a30      	ldr	r2, [pc, #192]	@ (8007574 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80074b2:	4293      	cmp	r3, r2
 80074b4:	d004      	beq.n	80074c0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	4a2f      	ldr	r2, [pc, #188]	@ (8007578 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80074bc:	4293      	cmp	r3, r2
 80074be:	d108      	bne.n	80074d2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80074c6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80074c8:	683b      	ldr	r3, [r7, #0]
 80074ca:	685b      	ldr	r3, [r3, #4]
 80074cc:	68fa      	ldr	r2, [r7, #12]
 80074ce:	4313      	orrs	r3, r2
 80074d0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074d8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80074da:	683b      	ldr	r3, [r7, #0]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	68fa      	ldr	r2, [r7, #12]
 80074e0:	4313      	orrs	r3, r2
 80074e2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	68fa      	ldr	r2, [r7, #12]
 80074ea:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	4a20      	ldr	r2, [pc, #128]	@ (8007574 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80074f2:	4293      	cmp	r3, r2
 80074f4:	d022      	beq.n	800753c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80074fe:	d01d      	beq.n	800753c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	4a1d      	ldr	r2, [pc, #116]	@ (800757c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007506:	4293      	cmp	r3, r2
 8007508:	d018      	beq.n	800753c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	4a1c      	ldr	r2, [pc, #112]	@ (8007580 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007510:	4293      	cmp	r3, r2
 8007512:	d013      	beq.n	800753c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	4a1a      	ldr	r2, [pc, #104]	@ (8007584 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800751a:	4293      	cmp	r3, r2
 800751c:	d00e      	beq.n	800753c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	4a15      	ldr	r2, [pc, #84]	@ (8007578 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007524:	4293      	cmp	r3, r2
 8007526:	d009      	beq.n	800753c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	4a16      	ldr	r2, [pc, #88]	@ (8007588 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800752e:	4293      	cmp	r3, r2
 8007530:	d004      	beq.n	800753c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	4a15      	ldr	r2, [pc, #84]	@ (800758c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007538:	4293      	cmp	r3, r2
 800753a:	d10c      	bne.n	8007556 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800753c:	68bb      	ldr	r3, [r7, #8]
 800753e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007542:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007544:	683b      	ldr	r3, [r7, #0]
 8007546:	689b      	ldr	r3, [r3, #8]
 8007548:	68ba      	ldr	r2, [r7, #8]
 800754a:	4313      	orrs	r3, r2
 800754c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	68ba      	ldr	r2, [r7, #8]
 8007554:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	2201      	movs	r2, #1
 800755a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2200      	movs	r2, #0
 8007562:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007566:	2300      	movs	r3, #0
}
 8007568:	4618      	mov	r0, r3
 800756a:	3714      	adds	r7, #20
 800756c:	46bd      	mov	sp, r7
 800756e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007572:	4770      	bx	lr
 8007574:	40010000 	.word	0x40010000
 8007578:	40010400 	.word	0x40010400
 800757c:	40000400 	.word	0x40000400
 8007580:	40000800 	.word	0x40000800
 8007584:	40000c00 	.word	0x40000c00
 8007588:	40014000 	.word	0x40014000
 800758c:	40001800 	.word	0x40001800

08007590 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007590:	b480      	push	{r7}
 8007592:	b083      	sub	sp, #12
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007598:	bf00      	nop
 800759a:	370c      	adds	r7, #12
 800759c:	46bd      	mov	sp, r7
 800759e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a2:	4770      	bx	lr

080075a4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80075a4:	b480      	push	{r7}
 80075a6:	b083      	sub	sp, #12
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80075ac:	bf00      	nop
 80075ae:	370c      	adds	r7, #12
 80075b0:	46bd      	mov	sp, r7
 80075b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b6:	4770      	bx	lr

080075b8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80075b8:	b480      	push	{r7}
 80075ba:	b083      	sub	sp, #12
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80075c0:	bf00      	nop
 80075c2:	370c      	adds	r7, #12
 80075c4:	46bd      	mov	sp, r7
 80075c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ca:	4770      	bx	lr

080075cc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b082      	sub	sp, #8
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d101      	bne.n	80075de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80075da:	2301      	movs	r3, #1
 80075dc:	e040      	b.n	8007660 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d106      	bne.n	80075f4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	2200      	movs	r2, #0
 80075ea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80075ee:	6878      	ldr	r0, [r7, #4]
 80075f0:	f7fb f9a6 	bl	8002940 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2224      	movs	r2, #36	@ 0x24
 80075f8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	681a      	ldr	r2, [r3, #0]
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f022 0201 	bic.w	r2, r2, #1
 8007608:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800760e:	2b00      	cmp	r3, #0
 8007610:	d002      	beq.n	8007618 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8007612:	6878      	ldr	r0, [r7, #4]
 8007614:	f000 fe4c 	bl	80082b0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007618:	6878      	ldr	r0, [r7, #4]
 800761a:	f000 fbe5 	bl	8007de8 <UART_SetConfig>
 800761e:	4603      	mov	r3, r0
 8007620:	2b01      	cmp	r3, #1
 8007622:	d101      	bne.n	8007628 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8007624:	2301      	movs	r3, #1
 8007626:	e01b      	b.n	8007660 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	685a      	ldr	r2, [r3, #4]
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007636:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	689a      	ldr	r2, [r3, #8]
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007646:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	681a      	ldr	r2, [r3, #0]
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	f042 0201 	orr.w	r2, r2, #1
 8007656:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007658:	6878      	ldr	r0, [r7, #4]
 800765a:	f000 fecb 	bl	80083f4 <UART_CheckIdleState>
 800765e:	4603      	mov	r3, r0
}
 8007660:	4618      	mov	r0, r3
 8007662:	3708      	adds	r7, #8
 8007664:	46bd      	mov	sp, r7
 8007666:	bd80      	pop	{r7, pc}

08007668 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007668:	b580      	push	{r7, lr}
 800766a:	b08a      	sub	sp, #40	@ 0x28
 800766c:	af02      	add	r7, sp, #8
 800766e:	60f8      	str	r0, [r7, #12]
 8007670:	60b9      	str	r1, [r7, #8]
 8007672:	603b      	str	r3, [r7, #0]
 8007674:	4613      	mov	r3, r2
 8007676:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800767c:	2b20      	cmp	r3, #32
 800767e:	d177      	bne.n	8007770 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8007680:	68bb      	ldr	r3, [r7, #8]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d002      	beq.n	800768c <HAL_UART_Transmit+0x24>
 8007686:	88fb      	ldrh	r3, [r7, #6]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d101      	bne.n	8007690 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800768c:	2301      	movs	r3, #1
 800768e:	e070      	b.n	8007772 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	2200      	movs	r2, #0
 8007694:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	2221      	movs	r2, #33	@ 0x21
 800769c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800769e:	f7fb fa63 	bl	8002b68 <HAL_GetTick>
 80076a2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	88fa      	ldrh	r2, [r7, #6]
 80076a8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	88fa      	ldrh	r2, [r7, #6]
 80076b0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	689b      	ldr	r3, [r3, #8]
 80076b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076bc:	d108      	bne.n	80076d0 <HAL_UART_Transmit+0x68>
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	691b      	ldr	r3, [r3, #16]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d104      	bne.n	80076d0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80076c6:	2300      	movs	r3, #0
 80076c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80076ca:	68bb      	ldr	r3, [r7, #8]
 80076cc:	61bb      	str	r3, [r7, #24]
 80076ce:	e003      	b.n	80076d8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80076d0:	68bb      	ldr	r3, [r7, #8]
 80076d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80076d4:	2300      	movs	r3, #0
 80076d6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80076d8:	e02f      	b.n	800773a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80076da:	683b      	ldr	r3, [r7, #0]
 80076dc:	9300      	str	r3, [sp, #0]
 80076de:	697b      	ldr	r3, [r7, #20]
 80076e0:	2200      	movs	r2, #0
 80076e2:	2180      	movs	r1, #128	@ 0x80
 80076e4:	68f8      	ldr	r0, [r7, #12]
 80076e6:	f000 fedc 	bl	80084a2 <UART_WaitOnFlagUntilTimeout>
 80076ea:	4603      	mov	r3, r0
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d004      	beq.n	80076fa <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	2220      	movs	r2, #32
 80076f4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80076f6:	2303      	movs	r3, #3
 80076f8:	e03b      	b.n	8007772 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80076fa:	69fb      	ldr	r3, [r7, #28]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d10b      	bne.n	8007718 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007700:	69bb      	ldr	r3, [r7, #24]
 8007702:	881b      	ldrh	r3, [r3, #0]
 8007704:	461a      	mov	r2, r3
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800770e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007710:	69bb      	ldr	r3, [r7, #24]
 8007712:	3302      	adds	r3, #2
 8007714:	61bb      	str	r3, [r7, #24]
 8007716:	e007      	b.n	8007728 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007718:	69fb      	ldr	r3, [r7, #28]
 800771a:	781a      	ldrb	r2, [r3, #0]
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007722:	69fb      	ldr	r3, [r7, #28]
 8007724:	3301      	adds	r3, #1
 8007726:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800772e:	b29b      	uxth	r3, r3
 8007730:	3b01      	subs	r3, #1
 8007732:	b29a      	uxth	r2, r3
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007740:	b29b      	uxth	r3, r3
 8007742:	2b00      	cmp	r3, #0
 8007744:	d1c9      	bne.n	80076da <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	9300      	str	r3, [sp, #0]
 800774a:	697b      	ldr	r3, [r7, #20]
 800774c:	2200      	movs	r2, #0
 800774e:	2140      	movs	r1, #64	@ 0x40
 8007750:	68f8      	ldr	r0, [r7, #12]
 8007752:	f000 fea6 	bl	80084a2 <UART_WaitOnFlagUntilTimeout>
 8007756:	4603      	mov	r3, r0
 8007758:	2b00      	cmp	r3, #0
 800775a:	d004      	beq.n	8007766 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	2220      	movs	r2, #32
 8007760:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8007762:	2303      	movs	r3, #3
 8007764:	e005      	b.n	8007772 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	2220      	movs	r2, #32
 800776a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800776c:	2300      	movs	r3, #0
 800776e:	e000      	b.n	8007772 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8007770:	2302      	movs	r3, #2
  }
}
 8007772:	4618      	mov	r0, r3
 8007774:	3720      	adds	r7, #32
 8007776:	46bd      	mov	sp, r7
 8007778:	bd80      	pop	{r7, pc}

0800777a <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800777a:	b580      	push	{r7, lr}
 800777c:	b08a      	sub	sp, #40	@ 0x28
 800777e:	af00      	add	r7, sp, #0
 8007780:	60f8      	str	r0, [r7, #12]
 8007782:	60b9      	str	r1, [r7, #8]
 8007784:	4613      	mov	r3, r2
 8007786:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800778e:	2b20      	cmp	r3, #32
 8007790:	d132      	bne.n	80077f8 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007792:	68bb      	ldr	r3, [r7, #8]
 8007794:	2b00      	cmp	r3, #0
 8007796:	d002      	beq.n	800779e <HAL_UART_Receive_IT+0x24>
 8007798:	88fb      	ldrh	r3, [r7, #6]
 800779a:	2b00      	cmp	r3, #0
 800779c:	d101      	bne.n	80077a2 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800779e:	2301      	movs	r3, #1
 80077a0:	e02b      	b.n	80077fa <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	2200      	movs	r2, #0
 80077a6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	685b      	ldr	r3, [r3, #4]
 80077ae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d018      	beq.n	80077e8 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077bc:	697b      	ldr	r3, [r7, #20]
 80077be:	e853 3f00 	ldrex	r3, [r3]
 80077c2:	613b      	str	r3, [r7, #16]
   return(result);
 80077c4:	693b      	ldr	r3, [r7, #16]
 80077c6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80077ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	461a      	mov	r2, r3
 80077d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077d4:	623b      	str	r3, [r7, #32]
 80077d6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077d8:	69f9      	ldr	r1, [r7, #28]
 80077da:	6a3a      	ldr	r2, [r7, #32]
 80077dc:	e841 2300 	strex	r3, r2, [r1]
 80077e0:	61bb      	str	r3, [r7, #24]
   return(result);
 80077e2:	69bb      	ldr	r3, [r7, #24]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d1e6      	bne.n	80077b6 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80077e8:	88fb      	ldrh	r3, [r7, #6]
 80077ea:	461a      	mov	r2, r3
 80077ec:	68b9      	ldr	r1, [r7, #8]
 80077ee:	68f8      	ldr	r0, [r7, #12]
 80077f0:	f000 fec4 	bl	800857c <UART_Start_Receive_IT>
 80077f4:	4603      	mov	r3, r0
 80077f6:	e000      	b.n	80077fa <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 80077f8:	2302      	movs	r3, #2
  }
}
 80077fa:	4618      	mov	r0, r3
 80077fc:	3728      	adds	r7, #40	@ 0x28
 80077fe:	46bd      	mov	sp, r7
 8007800:	bd80      	pop	{r7, pc}
	...

08007804 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007804:	b580      	push	{r7, lr}
 8007806:	b0ba      	sub	sp, #232	@ 0xe8
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	69db      	ldr	r3, [r3, #28]
 8007812:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	689b      	ldr	r3, [r3, #8]
 8007826:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800782a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800782e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8007832:	4013      	ands	r3, r2
 8007834:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007838:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800783c:	2b00      	cmp	r3, #0
 800783e:	d115      	bne.n	800786c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007840:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007844:	f003 0320 	and.w	r3, r3, #32
 8007848:	2b00      	cmp	r3, #0
 800784a:	d00f      	beq.n	800786c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800784c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007850:	f003 0320 	and.w	r3, r3, #32
 8007854:	2b00      	cmp	r3, #0
 8007856:	d009      	beq.n	800786c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800785c:	2b00      	cmp	r3, #0
 800785e:	f000 8297 	beq.w	8007d90 <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007866:	6878      	ldr	r0, [r7, #4]
 8007868:	4798      	blx	r3
      }
      return;
 800786a:	e291      	b.n	8007d90 <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800786c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007870:	2b00      	cmp	r3, #0
 8007872:	f000 8117 	beq.w	8007aa4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007876:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800787a:	f003 0301 	and.w	r3, r3, #1
 800787e:	2b00      	cmp	r3, #0
 8007880:	d106      	bne.n	8007890 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007882:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007886:	4b85      	ldr	r3, [pc, #532]	@ (8007a9c <HAL_UART_IRQHandler+0x298>)
 8007888:	4013      	ands	r3, r2
 800788a:	2b00      	cmp	r3, #0
 800788c:	f000 810a 	beq.w	8007aa4 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007890:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007894:	f003 0301 	and.w	r3, r3, #1
 8007898:	2b00      	cmp	r3, #0
 800789a:	d011      	beq.n	80078c0 <HAL_UART_IRQHandler+0xbc>
 800789c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80078a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d00b      	beq.n	80078c0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	2201      	movs	r2, #1
 80078ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80078b6:	f043 0201 	orr.w	r2, r3, #1
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80078c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80078c4:	f003 0302 	and.w	r3, r3, #2
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d011      	beq.n	80078f0 <HAL_UART_IRQHandler+0xec>
 80078cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80078d0:	f003 0301 	and.w	r3, r3, #1
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d00b      	beq.n	80078f0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	2202      	movs	r2, #2
 80078de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80078e6:	f043 0204 	orr.w	r2, r3, #4
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80078f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80078f4:	f003 0304 	and.w	r3, r3, #4
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d011      	beq.n	8007920 <HAL_UART_IRQHandler+0x11c>
 80078fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007900:	f003 0301 	and.w	r3, r3, #1
 8007904:	2b00      	cmp	r3, #0
 8007906:	d00b      	beq.n	8007920 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	2204      	movs	r2, #4
 800790e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007916:	f043 0202 	orr.w	r2, r3, #2
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007920:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007924:	f003 0308 	and.w	r3, r3, #8
 8007928:	2b00      	cmp	r3, #0
 800792a:	d017      	beq.n	800795c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800792c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007930:	f003 0320 	and.w	r3, r3, #32
 8007934:	2b00      	cmp	r3, #0
 8007936:	d105      	bne.n	8007944 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007938:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800793c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007940:	2b00      	cmp	r3, #0
 8007942:	d00b      	beq.n	800795c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	2208      	movs	r2, #8
 800794a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007952:	f043 0208 	orr.w	r2, r3, #8
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800795c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007960:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007964:	2b00      	cmp	r3, #0
 8007966:	d012      	beq.n	800798e <HAL_UART_IRQHandler+0x18a>
 8007968:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800796c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007970:	2b00      	cmp	r3, #0
 8007972:	d00c      	beq.n	800798e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800797c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007984:	f043 0220 	orr.w	r2, r3, #32
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007994:	2b00      	cmp	r3, #0
 8007996:	f000 81fd 	beq.w	8007d94 <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800799a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800799e:	f003 0320 	and.w	r3, r3, #32
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d00d      	beq.n	80079c2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80079a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079aa:	f003 0320 	and.w	r3, r3, #32
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d007      	beq.n	80079c2 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d003      	beq.n	80079c2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80079be:	6878      	ldr	r0, [r7, #4]
 80079c0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80079c8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	689b      	ldr	r3, [r3, #8]
 80079d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079d6:	2b40      	cmp	r3, #64	@ 0x40
 80079d8:	d005      	beq.n	80079e6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80079da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80079de:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d04f      	beq.n	8007a86 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80079e6:	6878      	ldr	r0, [r7, #4]
 80079e8:	f000 fe8e 	bl	8008708 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	689b      	ldr	r3, [r3, #8]
 80079f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079f6:	2b40      	cmp	r3, #64	@ 0x40
 80079f8:	d141      	bne.n	8007a7e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	3308      	adds	r3, #8
 8007a00:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a04:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007a08:	e853 3f00 	ldrex	r3, [r3]
 8007a0c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007a10:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007a14:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007a18:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	3308      	adds	r3, #8
 8007a22:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007a26:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007a2a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a2e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007a32:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007a36:	e841 2300 	strex	r3, r2, [r1]
 8007a3a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007a3e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d1d9      	bne.n	80079fa <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d013      	beq.n	8007a76 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a52:	4a13      	ldr	r2, [pc, #76]	@ (8007aa0 <HAL_UART_IRQHandler+0x29c>)
 8007a54:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	f7fc f816 	bl	8003a8c <HAL_DMA_Abort_IT>
 8007a60:	4603      	mov	r3, r0
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d017      	beq.n	8007a96 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a6c:	687a      	ldr	r2, [r7, #4]
 8007a6e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007a70:	4610      	mov	r0, r2
 8007a72:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a74:	e00f      	b.n	8007a96 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007a76:	6878      	ldr	r0, [r7, #4]
 8007a78:	f000 f9a0 	bl	8007dbc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a7c:	e00b      	b.n	8007a96 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007a7e:	6878      	ldr	r0, [r7, #4]
 8007a80:	f000 f99c 	bl	8007dbc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a84:	e007      	b.n	8007a96 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007a86:	6878      	ldr	r0, [r7, #4]
 8007a88:	f000 f998 	bl	8007dbc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2200      	movs	r2, #0
 8007a90:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8007a94:	e17e      	b.n	8007d94 <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a96:	bf00      	nop
    return;
 8007a98:	e17c      	b.n	8007d94 <HAL_UART_IRQHandler+0x590>
 8007a9a:	bf00      	nop
 8007a9c:	04000120 	.word	0x04000120
 8007aa0:	080087d1 	.word	0x080087d1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007aa8:	2b01      	cmp	r3, #1
 8007aaa:	f040 814c 	bne.w	8007d46 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007aae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ab2:	f003 0310 	and.w	r3, r3, #16
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	f000 8145 	beq.w	8007d46 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007abc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ac0:	f003 0310 	and.w	r3, r3, #16
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	f000 813e 	beq.w	8007d46 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	2210      	movs	r2, #16
 8007ad0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	689b      	ldr	r3, [r3, #8]
 8007ad8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007adc:	2b40      	cmp	r3, #64	@ 0x40
 8007ade:	f040 80b6 	bne.w	8007c4e <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	685b      	ldr	r3, [r3, #4]
 8007aea:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007aee:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	f000 8150 	beq.w	8007d98 <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007afe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007b02:	429a      	cmp	r2, r3
 8007b04:	f080 8148 	bcs.w	8007d98 <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007b0e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007b16:	69db      	ldr	r3, [r3, #28]
 8007b18:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b1c:	f000 8086 	beq.w	8007c2c <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b28:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007b2c:	e853 3f00 	ldrex	r3, [r3]
 8007b30:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007b34:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007b38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007b3c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	461a      	mov	r2, r3
 8007b46:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007b4a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007b4e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b52:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007b56:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007b5a:	e841 2300 	strex	r3, r2, [r1]
 8007b5e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007b62:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d1da      	bne.n	8007b20 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	3308      	adds	r3, #8
 8007b70:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b72:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007b74:	e853 3f00 	ldrex	r3, [r3]
 8007b78:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007b7a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007b7c:	f023 0301 	bic.w	r3, r3, #1
 8007b80:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	3308      	adds	r3, #8
 8007b8a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007b8e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007b92:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b94:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007b96:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007b9a:	e841 2300 	strex	r3, r2, [r1]
 8007b9e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007ba0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d1e1      	bne.n	8007b6a <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	3308      	adds	r3, #8
 8007bac:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007bb0:	e853 3f00 	ldrex	r3, [r3]
 8007bb4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007bb6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007bb8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007bbc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	3308      	adds	r3, #8
 8007bc6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007bca:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007bcc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bce:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007bd0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007bd2:	e841 2300 	strex	r3, r2, [r1]
 8007bd6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007bd8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d1e3      	bne.n	8007ba6 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	2220      	movs	r2, #32
 8007be2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	2200      	movs	r2, #0
 8007bea:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bf2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007bf4:	e853 3f00 	ldrex	r3, [r3]
 8007bf8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007bfa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007bfc:	f023 0310 	bic.w	r3, r3, #16
 8007c00:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	461a      	mov	r2, r3
 8007c0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c0e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007c10:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c12:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007c14:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007c16:	e841 2300 	strex	r3, r2, [r1]
 8007c1a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007c1c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d1e4      	bne.n	8007bec <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c26:	4618      	mov	r0, r3
 8007c28:	f7fb fec0 	bl	80039ac <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	2202      	movs	r2, #2
 8007c30:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007c3e:	b29b      	uxth	r3, r3
 8007c40:	1ad3      	subs	r3, r2, r3
 8007c42:	b29b      	uxth	r3, r3
 8007c44:	4619      	mov	r1, r3
 8007c46:	6878      	ldr	r0, [r7, #4]
 8007c48:	f000 f8c2 	bl	8007dd0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007c4c:	e0a4      	b.n	8007d98 <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007c5a:	b29b      	uxth	r3, r3
 8007c5c:	1ad3      	subs	r3, r2, r3
 8007c5e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007c68:	b29b      	uxth	r3, r3
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	f000 8096 	beq.w	8007d9c <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 8007c70:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	f000 8091 	beq.w	8007d9c <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c82:	e853 3f00 	ldrex	r3, [r3]
 8007c86:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007c88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c8a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007c8e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	461a      	mov	r2, r3
 8007c98:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007c9c:	647b      	str	r3, [r7, #68]	@ 0x44
 8007c9e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ca0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007ca2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007ca4:	e841 2300 	strex	r3, r2, [r1]
 8007ca8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007caa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d1e4      	bne.n	8007c7a <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	3308      	adds	r3, #8
 8007cb6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cba:	e853 3f00 	ldrex	r3, [r3]
 8007cbe:	623b      	str	r3, [r7, #32]
   return(result);
 8007cc0:	6a3b      	ldr	r3, [r7, #32]
 8007cc2:	f023 0301 	bic.w	r3, r3, #1
 8007cc6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	3308      	adds	r3, #8
 8007cd0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007cd4:	633a      	str	r2, [r7, #48]	@ 0x30
 8007cd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cd8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007cda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007cdc:	e841 2300 	strex	r3, r2, [r1]
 8007ce0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007ce2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d1e3      	bne.n	8007cb0 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	2220      	movs	r2, #32
 8007cec:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d02:	693b      	ldr	r3, [r7, #16]
 8007d04:	e853 3f00 	ldrex	r3, [r3]
 8007d08:	60fb      	str	r3, [r7, #12]
   return(result);
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	f023 0310 	bic.w	r3, r3, #16
 8007d10:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	461a      	mov	r2, r3
 8007d1a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007d1e:	61fb      	str	r3, [r7, #28]
 8007d20:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d22:	69b9      	ldr	r1, [r7, #24]
 8007d24:	69fa      	ldr	r2, [r7, #28]
 8007d26:	e841 2300 	strex	r3, r2, [r1]
 8007d2a:	617b      	str	r3, [r7, #20]
   return(result);
 8007d2c:	697b      	ldr	r3, [r7, #20]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d1e4      	bne.n	8007cfc <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	2202      	movs	r2, #2
 8007d36:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007d38:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007d3c:	4619      	mov	r1, r3
 8007d3e:	6878      	ldr	r0, [r7, #4]
 8007d40:	f000 f846 	bl	8007dd0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007d44:	e02a      	b.n	8007d9c <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007d46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d00e      	beq.n	8007d70 <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007d52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d008      	beq.n	8007d70 <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d01c      	beq.n	8007da0 <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007d6a:	6878      	ldr	r0, [r7, #4]
 8007d6c:	4798      	blx	r3
    }
    return;
 8007d6e:	e017      	b.n	8007da0 <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007d70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d012      	beq.n	8007da2 <HAL_UART_IRQHandler+0x59e>
 8007d7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d00c      	beq.n	8007da2 <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 8007d88:	6878      	ldr	r0, [r7, #4]
 8007d8a:	f000 fd37 	bl	80087fc <UART_EndTransmit_IT>
    return;
 8007d8e:	e008      	b.n	8007da2 <HAL_UART_IRQHandler+0x59e>
      return;
 8007d90:	bf00      	nop
 8007d92:	e006      	b.n	8007da2 <HAL_UART_IRQHandler+0x59e>
    return;
 8007d94:	bf00      	nop
 8007d96:	e004      	b.n	8007da2 <HAL_UART_IRQHandler+0x59e>
      return;
 8007d98:	bf00      	nop
 8007d9a:	e002      	b.n	8007da2 <HAL_UART_IRQHandler+0x59e>
      return;
 8007d9c:	bf00      	nop
 8007d9e:	e000      	b.n	8007da2 <HAL_UART_IRQHandler+0x59e>
    return;
 8007da0:	bf00      	nop
  }

}
 8007da2:	37e8      	adds	r7, #232	@ 0xe8
 8007da4:	46bd      	mov	sp, r7
 8007da6:	bd80      	pop	{r7, pc}

08007da8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007da8:	b480      	push	{r7}
 8007daa:	b083      	sub	sp, #12
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007db0:	bf00      	nop
 8007db2:	370c      	adds	r7, #12
 8007db4:	46bd      	mov	sp, r7
 8007db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dba:	4770      	bx	lr

08007dbc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007dbc:	b480      	push	{r7}
 8007dbe:	b083      	sub	sp, #12
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007dc4:	bf00      	nop
 8007dc6:	370c      	adds	r7, #12
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dce:	4770      	bx	lr

08007dd0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007dd0:	b480      	push	{r7}
 8007dd2:	b083      	sub	sp, #12
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]
 8007dd8:	460b      	mov	r3, r1
 8007dda:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007ddc:	bf00      	nop
 8007dde:	370c      	adds	r7, #12
 8007de0:	46bd      	mov	sp, r7
 8007de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de6:	4770      	bx	lr

08007de8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007de8:	b580      	push	{r7, lr}
 8007dea:	b088      	sub	sp, #32
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007df0:	2300      	movs	r3, #0
 8007df2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	689a      	ldr	r2, [r3, #8]
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	691b      	ldr	r3, [r3, #16]
 8007dfc:	431a      	orrs	r2, r3
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	695b      	ldr	r3, [r3, #20]
 8007e02:	431a      	orrs	r2, r3
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	69db      	ldr	r3, [r3, #28]
 8007e08:	4313      	orrs	r3, r2
 8007e0a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	681a      	ldr	r2, [r3, #0]
 8007e12:	4ba6      	ldr	r3, [pc, #664]	@ (80080ac <UART_SetConfig+0x2c4>)
 8007e14:	4013      	ands	r3, r2
 8007e16:	687a      	ldr	r2, [r7, #4]
 8007e18:	6812      	ldr	r2, [r2, #0]
 8007e1a:	6979      	ldr	r1, [r7, #20]
 8007e1c:	430b      	orrs	r3, r1
 8007e1e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	685b      	ldr	r3, [r3, #4]
 8007e26:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	68da      	ldr	r2, [r3, #12]
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	430a      	orrs	r2, r1
 8007e34:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	699b      	ldr	r3, [r3, #24]
 8007e3a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	6a1b      	ldr	r3, [r3, #32]
 8007e40:	697a      	ldr	r2, [r7, #20]
 8007e42:	4313      	orrs	r3, r2
 8007e44:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	689b      	ldr	r3, [r3, #8]
 8007e4c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	697a      	ldr	r2, [r7, #20]
 8007e56:	430a      	orrs	r2, r1
 8007e58:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	4a94      	ldr	r2, [pc, #592]	@ (80080b0 <UART_SetConfig+0x2c8>)
 8007e60:	4293      	cmp	r3, r2
 8007e62:	d120      	bne.n	8007ea6 <UART_SetConfig+0xbe>
 8007e64:	4b93      	ldr	r3, [pc, #588]	@ (80080b4 <UART_SetConfig+0x2cc>)
 8007e66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e6a:	f003 0303 	and.w	r3, r3, #3
 8007e6e:	2b03      	cmp	r3, #3
 8007e70:	d816      	bhi.n	8007ea0 <UART_SetConfig+0xb8>
 8007e72:	a201      	add	r2, pc, #4	@ (adr r2, 8007e78 <UART_SetConfig+0x90>)
 8007e74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e78:	08007e89 	.word	0x08007e89
 8007e7c:	08007e95 	.word	0x08007e95
 8007e80:	08007e8f 	.word	0x08007e8f
 8007e84:	08007e9b 	.word	0x08007e9b
 8007e88:	2301      	movs	r3, #1
 8007e8a:	77fb      	strb	r3, [r7, #31]
 8007e8c:	e150      	b.n	8008130 <UART_SetConfig+0x348>
 8007e8e:	2302      	movs	r3, #2
 8007e90:	77fb      	strb	r3, [r7, #31]
 8007e92:	e14d      	b.n	8008130 <UART_SetConfig+0x348>
 8007e94:	2304      	movs	r3, #4
 8007e96:	77fb      	strb	r3, [r7, #31]
 8007e98:	e14a      	b.n	8008130 <UART_SetConfig+0x348>
 8007e9a:	2308      	movs	r3, #8
 8007e9c:	77fb      	strb	r3, [r7, #31]
 8007e9e:	e147      	b.n	8008130 <UART_SetConfig+0x348>
 8007ea0:	2310      	movs	r3, #16
 8007ea2:	77fb      	strb	r3, [r7, #31]
 8007ea4:	e144      	b.n	8008130 <UART_SetConfig+0x348>
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	4a83      	ldr	r2, [pc, #524]	@ (80080b8 <UART_SetConfig+0x2d0>)
 8007eac:	4293      	cmp	r3, r2
 8007eae:	d132      	bne.n	8007f16 <UART_SetConfig+0x12e>
 8007eb0:	4b80      	ldr	r3, [pc, #512]	@ (80080b4 <UART_SetConfig+0x2cc>)
 8007eb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007eb6:	f003 030c 	and.w	r3, r3, #12
 8007eba:	2b0c      	cmp	r3, #12
 8007ebc:	d828      	bhi.n	8007f10 <UART_SetConfig+0x128>
 8007ebe:	a201      	add	r2, pc, #4	@ (adr r2, 8007ec4 <UART_SetConfig+0xdc>)
 8007ec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ec4:	08007ef9 	.word	0x08007ef9
 8007ec8:	08007f11 	.word	0x08007f11
 8007ecc:	08007f11 	.word	0x08007f11
 8007ed0:	08007f11 	.word	0x08007f11
 8007ed4:	08007f05 	.word	0x08007f05
 8007ed8:	08007f11 	.word	0x08007f11
 8007edc:	08007f11 	.word	0x08007f11
 8007ee0:	08007f11 	.word	0x08007f11
 8007ee4:	08007eff 	.word	0x08007eff
 8007ee8:	08007f11 	.word	0x08007f11
 8007eec:	08007f11 	.word	0x08007f11
 8007ef0:	08007f11 	.word	0x08007f11
 8007ef4:	08007f0b 	.word	0x08007f0b
 8007ef8:	2300      	movs	r3, #0
 8007efa:	77fb      	strb	r3, [r7, #31]
 8007efc:	e118      	b.n	8008130 <UART_SetConfig+0x348>
 8007efe:	2302      	movs	r3, #2
 8007f00:	77fb      	strb	r3, [r7, #31]
 8007f02:	e115      	b.n	8008130 <UART_SetConfig+0x348>
 8007f04:	2304      	movs	r3, #4
 8007f06:	77fb      	strb	r3, [r7, #31]
 8007f08:	e112      	b.n	8008130 <UART_SetConfig+0x348>
 8007f0a:	2308      	movs	r3, #8
 8007f0c:	77fb      	strb	r3, [r7, #31]
 8007f0e:	e10f      	b.n	8008130 <UART_SetConfig+0x348>
 8007f10:	2310      	movs	r3, #16
 8007f12:	77fb      	strb	r3, [r7, #31]
 8007f14:	e10c      	b.n	8008130 <UART_SetConfig+0x348>
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	4a68      	ldr	r2, [pc, #416]	@ (80080bc <UART_SetConfig+0x2d4>)
 8007f1c:	4293      	cmp	r3, r2
 8007f1e:	d120      	bne.n	8007f62 <UART_SetConfig+0x17a>
 8007f20:	4b64      	ldr	r3, [pc, #400]	@ (80080b4 <UART_SetConfig+0x2cc>)
 8007f22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f26:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007f2a:	2b30      	cmp	r3, #48	@ 0x30
 8007f2c:	d013      	beq.n	8007f56 <UART_SetConfig+0x16e>
 8007f2e:	2b30      	cmp	r3, #48	@ 0x30
 8007f30:	d814      	bhi.n	8007f5c <UART_SetConfig+0x174>
 8007f32:	2b20      	cmp	r3, #32
 8007f34:	d009      	beq.n	8007f4a <UART_SetConfig+0x162>
 8007f36:	2b20      	cmp	r3, #32
 8007f38:	d810      	bhi.n	8007f5c <UART_SetConfig+0x174>
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d002      	beq.n	8007f44 <UART_SetConfig+0x15c>
 8007f3e:	2b10      	cmp	r3, #16
 8007f40:	d006      	beq.n	8007f50 <UART_SetConfig+0x168>
 8007f42:	e00b      	b.n	8007f5c <UART_SetConfig+0x174>
 8007f44:	2300      	movs	r3, #0
 8007f46:	77fb      	strb	r3, [r7, #31]
 8007f48:	e0f2      	b.n	8008130 <UART_SetConfig+0x348>
 8007f4a:	2302      	movs	r3, #2
 8007f4c:	77fb      	strb	r3, [r7, #31]
 8007f4e:	e0ef      	b.n	8008130 <UART_SetConfig+0x348>
 8007f50:	2304      	movs	r3, #4
 8007f52:	77fb      	strb	r3, [r7, #31]
 8007f54:	e0ec      	b.n	8008130 <UART_SetConfig+0x348>
 8007f56:	2308      	movs	r3, #8
 8007f58:	77fb      	strb	r3, [r7, #31]
 8007f5a:	e0e9      	b.n	8008130 <UART_SetConfig+0x348>
 8007f5c:	2310      	movs	r3, #16
 8007f5e:	77fb      	strb	r3, [r7, #31]
 8007f60:	e0e6      	b.n	8008130 <UART_SetConfig+0x348>
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	4a56      	ldr	r2, [pc, #344]	@ (80080c0 <UART_SetConfig+0x2d8>)
 8007f68:	4293      	cmp	r3, r2
 8007f6a:	d120      	bne.n	8007fae <UART_SetConfig+0x1c6>
 8007f6c:	4b51      	ldr	r3, [pc, #324]	@ (80080b4 <UART_SetConfig+0x2cc>)
 8007f6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f72:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007f76:	2bc0      	cmp	r3, #192	@ 0xc0
 8007f78:	d013      	beq.n	8007fa2 <UART_SetConfig+0x1ba>
 8007f7a:	2bc0      	cmp	r3, #192	@ 0xc0
 8007f7c:	d814      	bhi.n	8007fa8 <UART_SetConfig+0x1c0>
 8007f7e:	2b80      	cmp	r3, #128	@ 0x80
 8007f80:	d009      	beq.n	8007f96 <UART_SetConfig+0x1ae>
 8007f82:	2b80      	cmp	r3, #128	@ 0x80
 8007f84:	d810      	bhi.n	8007fa8 <UART_SetConfig+0x1c0>
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d002      	beq.n	8007f90 <UART_SetConfig+0x1a8>
 8007f8a:	2b40      	cmp	r3, #64	@ 0x40
 8007f8c:	d006      	beq.n	8007f9c <UART_SetConfig+0x1b4>
 8007f8e:	e00b      	b.n	8007fa8 <UART_SetConfig+0x1c0>
 8007f90:	2300      	movs	r3, #0
 8007f92:	77fb      	strb	r3, [r7, #31]
 8007f94:	e0cc      	b.n	8008130 <UART_SetConfig+0x348>
 8007f96:	2302      	movs	r3, #2
 8007f98:	77fb      	strb	r3, [r7, #31]
 8007f9a:	e0c9      	b.n	8008130 <UART_SetConfig+0x348>
 8007f9c:	2304      	movs	r3, #4
 8007f9e:	77fb      	strb	r3, [r7, #31]
 8007fa0:	e0c6      	b.n	8008130 <UART_SetConfig+0x348>
 8007fa2:	2308      	movs	r3, #8
 8007fa4:	77fb      	strb	r3, [r7, #31]
 8007fa6:	e0c3      	b.n	8008130 <UART_SetConfig+0x348>
 8007fa8:	2310      	movs	r3, #16
 8007faa:	77fb      	strb	r3, [r7, #31]
 8007fac:	e0c0      	b.n	8008130 <UART_SetConfig+0x348>
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	4a44      	ldr	r2, [pc, #272]	@ (80080c4 <UART_SetConfig+0x2dc>)
 8007fb4:	4293      	cmp	r3, r2
 8007fb6:	d125      	bne.n	8008004 <UART_SetConfig+0x21c>
 8007fb8:	4b3e      	ldr	r3, [pc, #248]	@ (80080b4 <UART_SetConfig+0x2cc>)
 8007fba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007fbe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007fc2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007fc6:	d017      	beq.n	8007ff8 <UART_SetConfig+0x210>
 8007fc8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007fcc:	d817      	bhi.n	8007ffe <UART_SetConfig+0x216>
 8007fce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007fd2:	d00b      	beq.n	8007fec <UART_SetConfig+0x204>
 8007fd4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007fd8:	d811      	bhi.n	8007ffe <UART_SetConfig+0x216>
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d003      	beq.n	8007fe6 <UART_SetConfig+0x1fe>
 8007fde:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007fe2:	d006      	beq.n	8007ff2 <UART_SetConfig+0x20a>
 8007fe4:	e00b      	b.n	8007ffe <UART_SetConfig+0x216>
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	77fb      	strb	r3, [r7, #31]
 8007fea:	e0a1      	b.n	8008130 <UART_SetConfig+0x348>
 8007fec:	2302      	movs	r3, #2
 8007fee:	77fb      	strb	r3, [r7, #31]
 8007ff0:	e09e      	b.n	8008130 <UART_SetConfig+0x348>
 8007ff2:	2304      	movs	r3, #4
 8007ff4:	77fb      	strb	r3, [r7, #31]
 8007ff6:	e09b      	b.n	8008130 <UART_SetConfig+0x348>
 8007ff8:	2308      	movs	r3, #8
 8007ffa:	77fb      	strb	r3, [r7, #31]
 8007ffc:	e098      	b.n	8008130 <UART_SetConfig+0x348>
 8007ffe:	2310      	movs	r3, #16
 8008000:	77fb      	strb	r3, [r7, #31]
 8008002:	e095      	b.n	8008130 <UART_SetConfig+0x348>
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	4a2f      	ldr	r2, [pc, #188]	@ (80080c8 <UART_SetConfig+0x2e0>)
 800800a:	4293      	cmp	r3, r2
 800800c:	d125      	bne.n	800805a <UART_SetConfig+0x272>
 800800e:	4b29      	ldr	r3, [pc, #164]	@ (80080b4 <UART_SetConfig+0x2cc>)
 8008010:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008014:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008018:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800801c:	d017      	beq.n	800804e <UART_SetConfig+0x266>
 800801e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008022:	d817      	bhi.n	8008054 <UART_SetConfig+0x26c>
 8008024:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008028:	d00b      	beq.n	8008042 <UART_SetConfig+0x25a>
 800802a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800802e:	d811      	bhi.n	8008054 <UART_SetConfig+0x26c>
 8008030:	2b00      	cmp	r3, #0
 8008032:	d003      	beq.n	800803c <UART_SetConfig+0x254>
 8008034:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008038:	d006      	beq.n	8008048 <UART_SetConfig+0x260>
 800803a:	e00b      	b.n	8008054 <UART_SetConfig+0x26c>
 800803c:	2301      	movs	r3, #1
 800803e:	77fb      	strb	r3, [r7, #31]
 8008040:	e076      	b.n	8008130 <UART_SetConfig+0x348>
 8008042:	2302      	movs	r3, #2
 8008044:	77fb      	strb	r3, [r7, #31]
 8008046:	e073      	b.n	8008130 <UART_SetConfig+0x348>
 8008048:	2304      	movs	r3, #4
 800804a:	77fb      	strb	r3, [r7, #31]
 800804c:	e070      	b.n	8008130 <UART_SetConfig+0x348>
 800804e:	2308      	movs	r3, #8
 8008050:	77fb      	strb	r3, [r7, #31]
 8008052:	e06d      	b.n	8008130 <UART_SetConfig+0x348>
 8008054:	2310      	movs	r3, #16
 8008056:	77fb      	strb	r3, [r7, #31]
 8008058:	e06a      	b.n	8008130 <UART_SetConfig+0x348>
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	4a1b      	ldr	r2, [pc, #108]	@ (80080cc <UART_SetConfig+0x2e4>)
 8008060:	4293      	cmp	r3, r2
 8008062:	d138      	bne.n	80080d6 <UART_SetConfig+0x2ee>
 8008064:	4b13      	ldr	r3, [pc, #76]	@ (80080b4 <UART_SetConfig+0x2cc>)
 8008066:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800806a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800806e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008072:	d017      	beq.n	80080a4 <UART_SetConfig+0x2bc>
 8008074:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008078:	d82a      	bhi.n	80080d0 <UART_SetConfig+0x2e8>
 800807a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800807e:	d00b      	beq.n	8008098 <UART_SetConfig+0x2b0>
 8008080:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008084:	d824      	bhi.n	80080d0 <UART_SetConfig+0x2e8>
 8008086:	2b00      	cmp	r3, #0
 8008088:	d003      	beq.n	8008092 <UART_SetConfig+0x2aa>
 800808a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800808e:	d006      	beq.n	800809e <UART_SetConfig+0x2b6>
 8008090:	e01e      	b.n	80080d0 <UART_SetConfig+0x2e8>
 8008092:	2300      	movs	r3, #0
 8008094:	77fb      	strb	r3, [r7, #31]
 8008096:	e04b      	b.n	8008130 <UART_SetConfig+0x348>
 8008098:	2302      	movs	r3, #2
 800809a:	77fb      	strb	r3, [r7, #31]
 800809c:	e048      	b.n	8008130 <UART_SetConfig+0x348>
 800809e:	2304      	movs	r3, #4
 80080a0:	77fb      	strb	r3, [r7, #31]
 80080a2:	e045      	b.n	8008130 <UART_SetConfig+0x348>
 80080a4:	2308      	movs	r3, #8
 80080a6:	77fb      	strb	r3, [r7, #31]
 80080a8:	e042      	b.n	8008130 <UART_SetConfig+0x348>
 80080aa:	bf00      	nop
 80080ac:	efff69f3 	.word	0xefff69f3
 80080b0:	40011000 	.word	0x40011000
 80080b4:	40023800 	.word	0x40023800
 80080b8:	40004400 	.word	0x40004400
 80080bc:	40004800 	.word	0x40004800
 80080c0:	40004c00 	.word	0x40004c00
 80080c4:	40005000 	.word	0x40005000
 80080c8:	40011400 	.word	0x40011400
 80080cc:	40007800 	.word	0x40007800
 80080d0:	2310      	movs	r3, #16
 80080d2:	77fb      	strb	r3, [r7, #31]
 80080d4:	e02c      	b.n	8008130 <UART_SetConfig+0x348>
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	4a72      	ldr	r2, [pc, #456]	@ (80082a4 <UART_SetConfig+0x4bc>)
 80080dc:	4293      	cmp	r3, r2
 80080de:	d125      	bne.n	800812c <UART_SetConfig+0x344>
 80080e0:	4b71      	ldr	r3, [pc, #452]	@ (80082a8 <UART_SetConfig+0x4c0>)
 80080e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080e6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80080ea:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80080ee:	d017      	beq.n	8008120 <UART_SetConfig+0x338>
 80080f0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80080f4:	d817      	bhi.n	8008126 <UART_SetConfig+0x33e>
 80080f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80080fa:	d00b      	beq.n	8008114 <UART_SetConfig+0x32c>
 80080fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008100:	d811      	bhi.n	8008126 <UART_SetConfig+0x33e>
 8008102:	2b00      	cmp	r3, #0
 8008104:	d003      	beq.n	800810e <UART_SetConfig+0x326>
 8008106:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800810a:	d006      	beq.n	800811a <UART_SetConfig+0x332>
 800810c:	e00b      	b.n	8008126 <UART_SetConfig+0x33e>
 800810e:	2300      	movs	r3, #0
 8008110:	77fb      	strb	r3, [r7, #31]
 8008112:	e00d      	b.n	8008130 <UART_SetConfig+0x348>
 8008114:	2302      	movs	r3, #2
 8008116:	77fb      	strb	r3, [r7, #31]
 8008118:	e00a      	b.n	8008130 <UART_SetConfig+0x348>
 800811a:	2304      	movs	r3, #4
 800811c:	77fb      	strb	r3, [r7, #31]
 800811e:	e007      	b.n	8008130 <UART_SetConfig+0x348>
 8008120:	2308      	movs	r3, #8
 8008122:	77fb      	strb	r3, [r7, #31]
 8008124:	e004      	b.n	8008130 <UART_SetConfig+0x348>
 8008126:	2310      	movs	r3, #16
 8008128:	77fb      	strb	r3, [r7, #31]
 800812a:	e001      	b.n	8008130 <UART_SetConfig+0x348>
 800812c:	2310      	movs	r3, #16
 800812e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	69db      	ldr	r3, [r3, #28]
 8008134:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008138:	d15b      	bne.n	80081f2 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800813a:	7ffb      	ldrb	r3, [r7, #31]
 800813c:	2b08      	cmp	r3, #8
 800813e:	d828      	bhi.n	8008192 <UART_SetConfig+0x3aa>
 8008140:	a201      	add	r2, pc, #4	@ (adr r2, 8008148 <UART_SetConfig+0x360>)
 8008142:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008146:	bf00      	nop
 8008148:	0800816d 	.word	0x0800816d
 800814c:	08008175 	.word	0x08008175
 8008150:	0800817d 	.word	0x0800817d
 8008154:	08008193 	.word	0x08008193
 8008158:	08008183 	.word	0x08008183
 800815c:	08008193 	.word	0x08008193
 8008160:	08008193 	.word	0x08008193
 8008164:	08008193 	.word	0x08008193
 8008168:	0800818b 	.word	0x0800818b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800816c:	f7fd fbce 	bl	800590c <HAL_RCC_GetPCLK1Freq>
 8008170:	61b8      	str	r0, [r7, #24]
        break;
 8008172:	e013      	b.n	800819c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008174:	f7fd fbde 	bl	8005934 <HAL_RCC_GetPCLK2Freq>
 8008178:	61b8      	str	r0, [r7, #24]
        break;
 800817a:	e00f      	b.n	800819c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800817c:	4b4b      	ldr	r3, [pc, #300]	@ (80082ac <UART_SetConfig+0x4c4>)
 800817e:	61bb      	str	r3, [r7, #24]
        break;
 8008180:	e00c      	b.n	800819c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008182:	f7fd fab1 	bl	80056e8 <HAL_RCC_GetSysClockFreq>
 8008186:	61b8      	str	r0, [r7, #24]
        break;
 8008188:	e008      	b.n	800819c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800818a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800818e:	61bb      	str	r3, [r7, #24]
        break;
 8008190:	e004      	b.n	800819c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8008192:	2300      	movs	r3, #0
 8008194:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008196:	2301      	movs	r3, #1
 8008198:	77bb      	strb	r3, [r7, #30]
        break;
 800819a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800819c:	69bb      	ldr	r3, [r7, #24]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d074      	beq.n	800828c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80081a2:	69bb      	ldr	r3, [r7, #24]
 80081a4:	005a      	lsls	r2, r3, #1
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	685b      	ldr	r3, [r3, #4]
 80081aa:	085b      	lsrs	r3, r3, #1
 80081ac:	441a      	add	r2, r3
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	685b      	ldr	r3, [r3, #4]
 80081b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80081b6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80081b8:	693b      	ldr	r3, [r7, #16]
 80081ba:	2b0f      	cmp	r3, #15
 80081bc:	d916      	bls.n	80081ec <UART_SetConfig+0x404>
 80081be:	693b      	ldr	r3, [r7, #16]
 80081c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80081c4:	d212      	bcs.n	80081ec <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80081c6:	693b      	ldr	r3, [r7, #16]
 80081c8:	b29b      	uxth	r3, r3
 80081ca:	f023 030f 	bic.w	r3, r3, #15
 80081ce:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80081d0:	693b      	ldr	r3, [r7, #16]
 80081d2:	085b      	lsrs	r3, r3, #1
 80081d4:	b29b      	uxth	r3, r3
 80081d6:	f003 0307 	and.w	r3, r3, #7
 80081da:	b29a      	uxth	r2, r3
 80081dc:	89fb      	ldrh	r3, [r7, #14]
 80081de:	4313      	orrs	r3, r2
 80081e0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	89fa      	ldrh	r2, [r7, #14]
 80081e8:	60da      	str	r2, [r3, #12]
 80081ea:	e04f      	b.n	800828c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80081ec:	2301      	movs	r3, #1
 80081ee:	77bb      	strb	r3, [r7, #30]
 80081f0:	e04c      	b.n	800828c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80081f2:	7ffb      	ldrb	r3, [r7, #31]
 80081f4:	2b08      	cmp	r3, #8
 80081f6:	d828      	bhi.n	800824a <UART_SetConfig+0x462>
 80081f8:	a201      	add	r2, pc, #4	@ (adr r2, 8008200 <UART_SetConfig+0x418>)
 80081fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081fe:	bf00      	nop
 8008200:	08008225 	.word	0x08008225
 8008204:	0800822d 	.word	0x0800822d
 8008208:	08008235 	.word	0x08008235
 800820c:	0800824b 	.word	0x0800824b
 8008210:	0800823b 	.word	0x0800823b
 8008214:	0800824b 	.word	0x0800824b
 8008218:	0800824b 	.word	0x0800824b
 800821c:	0800824b 	.word	0x0800824b
 8008220:	08008243 	.word	0x08008243
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008224:	f7fd fb72 	bl	800590c <HAL_RCC_GetPCLK1Freq>
 8008228:	61b8      	str	r0, [r7, #24]
        break;
 800822a:	e013      	b.n	8008254 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800822c:	f7fd fb82 	bl	8005934 <HAL_RCC_GetPCLK2Freq>
 8008230:	61b8      	str	r0, [r7, #24]
        break;
 8008232:	e00f      	b.n	8008254 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008234:	4b1d      	ldr	r3, [pc, #116]	@ (80082ac <UART_SetConfig+0x4c4>)
 8008236:	61bb      	str	r3, [r7, #24]
        break;
 8008238:	e00c      	b.n	8008254 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800823a:	f7fd fa55 	bl	80056e8 <HAL_RCC_GetSysClockFreq>
 800823e:	61b8      	str	r0, [r7, #24]
        break;
 8008240:	e008      	b.n	8008254 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008242:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008246:	61bb      	str	r3, [r7, #24]
        break;
 8008248:	e004      	b.n	8008254 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800824a:	2300      	movs	r3, #0
 800824c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800824e:	2301      	movs	r3, #1
 8008250:	77bb      	strb	r3, [r7, #30]
        break;
 8008252:	bf00      	nop
    }

    if (pclk != 0U)
 8008254:	69bb      	ldr	r3, [r7, #24]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d018      	beq.n	800828c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	685b      	ldr	r3, [r3, #4]
 800825e:	085a      	lsrs	r2, r3, #1
 8008260:	69bb      	ldr	r3, [r7, #24]
 8008262:	441a      	add	r2, r3
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	685b      	ldr	r3, [r3, #4]
 8008268:	fbb2 f3f3 	udiv	r3, r2, r3
 800826c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800826e:	693b      	ldr	r3, [r7, #16]
 8008270:	2b0f      	cmp	r3, #15
 8008272:	d909      	bls.n	8008288 <UART_SetConfig+0x4a0>
 8008274:	693b      	ldr	r3, [r7, #16]
 8008276:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800827a:	d205      	bcs.n	8008288 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800827c:	693b      	ldr	r3, [r7, #16]
 800827e:	b29a      	uxth	r2, r3
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	60da      	str	r2, [r3, #12]
 8008286:	e001      	b.n	800828c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8008288:	2301      	movs	r3, #1
 800828a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2200      	movs	r2, #0
 8008290:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	2200      	movs	r2, #0
 8008296:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8008298:	7fbb      	ldrb	r3, [r7, #30]
}
 800829a:	4618      	mov	r0, r3
 800829c:	3720      	adds	r7, #32
 800829e:	46bd      	mov	sp, r7
 80082a0:	bd80      	pop	{r7, pc}
 80082a2:	bf00      	nop
 80082a4:	40007c00 	.word	0x40007c00
 80082a8:	40023800 	.word	0x40023800
 80082ac:	00f42400 	.word	0x00f42400

080082b0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80082b0:	b480      	push	{r7}
 80082b2:	b083      	sub	sp, #12
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082bc:	f003 0308 	and.w	r3, r3, #8
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d00a      	beq.n	80082da <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	685b      	ldr	r3, [r3, #4]
 80082ca:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	430a      	orrs	r2, r1
 80082d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082de:	f003 0301 	and.w	r3, r3, #1
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d00a      	beq.n	80082fc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	685b      	ldr	r3, [r3, #4]
 80082ec:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	430a      	orrs	r2, r1
 80082fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008300:	f003 0302 	and.w	r3, r3, #2
 8008304:	2b00      	cmp	r3, #0
 8008306:	d00a      	beq.n	800831e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	685b      	ldr	r3, [r3, #4]
 800830e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	430a      	orrs	r2, r1
 800831c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008322:	f003 0304 	and.w	r3, r3, #4
 8008326:	2b00      	cmp	r3, #0
 8008328:	d00a      	beq.n	8008340 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	685b      	ldr	r3, [r3, #4]
 8008330:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	430a      	orrs	r2, r1
 800833e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008344:	f003 0310 	and.w	r3, r3, #16
 8008348:	2b00      	cmp	r3, #0
 800834a:	d00a      	beq.n	8008362 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	689b      	ldr	r3, [r3, #8]
 8008352:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	430a      	orrs	r2, r1
 8008360:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008366:	f003 0320 	and.w	r3, r3, #32
 800836a:	2b00      	cmp	r3, #0
 800836c:	d00a      	beq.n	8008384 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	689b      	ldr	r3, [r3, #8]
 8008374:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	430a      	orrs	r2, r1
 8008382:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008388:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800838c:	2b00      	cmp	r3, #0
 800838e:	d01a      	beq.n	80083c6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	685b      	ldr	r3, [r3, #4]
 8008396:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	430a      	orrs	r2, r1
 80083a4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80083ae:	d10a      	bne.n	80083c6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	685b      	ldr	r3, [r3, #4]
 80083b6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	430a      	orrs	r2, r1
 80083c4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d00a      	beq.n	80083e8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	685b      	ldr	r3, [r3, #4]
 80083d8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	430a      	orrs	r2, r1
 80083e6:	605a      	str	r2, [r3, #4]
  }
}
 80083e8:	bf00      	nop
 80083ea:	370c      	adds	r7, #12
 80083ec:	46bd      	mov	sp, r7
 80083ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f2:	4770      	bx	lr

080083f4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80083f4:	b580      	push	{r7, lr}
 80083f6:	b08c      	sub	sp, #48	@ 0x30
 80083f8:	af02      	add	r7, sp, #8
 80083fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2200      	movs	r2, #0
 8008400:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008404:	f7fa fbb0 	bl	8002b68 <HAL_GetTick>
 8008408:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	f003 0308 	and.w	r3, r3, #8
 8008414:	2b08      	cmp	r3, #8
 8008416:	d12e      	bne.n	8008476 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008418:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800841c:	9300      	str	r3, [sp, #0]
 800841e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008420:	2200      	movs	r2, #0
 8008422:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008426:	6878      	ldr	r0, [r7, #4]
 8008428:	f000 f83b 	bl	80084a2 <UART_WaitOnFlagUntilTimeout>
 800842c:	4603      	mov	r3, r0
 800842e:	2b00      	cmp	r3, #0
 8008430:	d021      	beq.n	8008476 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008438:	693b      	ldr	r3, [r7, #16]
 800843a:	e853 3f00 	ldrex	r3, [r3]
 800843e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008446:	623b      	str	r3, [r7, #32]
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	461a      	mov	r2, r3
 800844e:	6a3b      	ldr	r3, [r7, #32]
 8008450:	61fb      	str	r3, [r7, #28]
 8008452:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008454:	69b9      	ldr	r1, [r7, #24]
 8008456:	69fa      	ldr	r2, [r7, #28]
 8008458:	e841 2300 	strex	r3, r2, [r1]
 800845c:	617b      	str	r3, [r7, #20]
   return(result);
 800845e:	697b      	ldr	r3, [r7, #20]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d1e6      	bne.n	8008432 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	2220      	movs	r2, #32
 8008468:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	2200      	movs	r2, #0
 800846e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008472:	2303      	movs	r3, #3
 8008474:	e011      	b.n	800849a <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	2220      	movs	r2, #32
 800847a:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	2220      	movs	r2, #32
 8008480:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	2200      	movs	r2, #0
 8008488:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	2200      	movs	r2, #0
 800848e:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	2200      	movs	r2, #0
 8008494:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8008498:	2300      	movs	r3, #0
}
 800849a:	4618      	mov	r0, r3
 800849c:	3728      	adds	r7, #40	@ 0x28
 800849e:	46bd      	mov	sp, r7
 80084a0:	bd80      	pop	{r7, pc}

080084a2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80084a2:	b580      	push	{r7, lr}
 80084a4:	b084      	sub	sp, #16
 80084a6:	af00      	add	r7, sp, #0
 80084a8:	60f8      	str	r0, [r7, #12]
 80084aa:	60b9      	str	r1, [r7, #8]
 80084ac:	603b      	str	r3, [r7, #0]
 80084ae:	4613      	mov	r3, r2
 80084b0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80084b2:	e04f      	b.n	8008554 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80084b4:	69bb      	ldr	r3, [r7, #24]
 80084b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084ba:	d04b      	beq.n	8008554 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80084bc:	f7fa fb54 	bl	8002b68 <HAL_GetTick>
 80084c0:	4602      	mov	r2, r0
 80084c2:	683b      	ldr	r3, [r7, #0]
 80084c4:	1ad3      	subs	r3, r2, r3
 80084c6:	69ba      	ldr	r2, [r7, #24]
 80084c8:	429a      	cmp	r2, r3
 80084ca:	d302      	bcc.n	80084d2 <UART_WaitOnFlagUntilTimeout+0x30>
 80084cc:	69bb      	ldr	r3, [r7, #24]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d101      	bne.n	80084d6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80084d2:	2303      	movs	r3, #3
 80084d4:	e04e      	b.n	8008574 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	f003 0304 	and.w	r3, r3, #4
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d037      	beq.n	8008554 <UART_WaitOnFlagUntilTimeout+0xb2>
 80084e4:	68bb      	ldr	r3, [r7, #8]
 80084e6:	2b80      	cmp	r3, #128	@ 0x80
 80084e8:	d034      	beq.n	8008554 <UART_WaitOnFlagUntilTimeout+0xb2>
 80084ea:	68bb      	ldr	r3, [r7, #8]
 80084ec:	2b40      	cmp	r3, #64	@ 0x40
 80084ee:	d031      	beq.n	8008554 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	69db      	ldr	r3, [r3, #28]
 80084f6:	f003 0308 	and.w	r3, r3, #8
 80084fa:	2b08      	cmp	r3, #8
 80084fc:	d110      	bne.n	8008520 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	2208      	movs	r2, #8
 8008504:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008506:	68f8      	ldr	r0, [r7, #12]
 8008508:	f000 f8fe 	bl	8008708 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	2208      	movs	r2, #8
 8008510:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	2200      	movs	r2, #0
 8008518:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800851c:	2301      	movs	r3, #1
 800851e:	e029      	b.n	8008574 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	69db      	ldr	r3, [r3, #28]
 8008526:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800852a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800852e:	d111      	bne.n	8008554 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008538:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800853a:	68f8      	ldr	r0, [r7, #12]
 800853c:	f000 f8e4 	bl	8008708 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	2220      	movs	r2, #32
 8008544:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	2200      	movs	r2, #0
 800854c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8008550:	2303      	movs	r3, #3
 8008552:	e00f      	b.n	8008574 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	69da      	ldr	r2, [r3, #28]
 800855a:	68bb      	ldr	r3, [r7, #8]
 800855c:	4013      	ands	r3, r2
 800855e:	68ba      	ldr	r2, [r7, #8]
 8008560:	429a      	cmp	r2, r3
 8008562:	bf0c      	ite	eq
 8008564:	2301      	moveq	r3, #1
 8008566:	2300      	movne	r3, #0
 8008568:	b2db      	uxtb	r3, r3
 800856a:	461a      	mov	r2, r3
 800856c:	79fb      	ldrb	r3, [r7, #7]
 800856e:	429a      	cmp	r2, r3
 8008570:	d0a0      	beq.n	80084b4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008572:	2300      	movs	r3, #0
}
 8008574:	4618      	mov	r0, r3
 8008576:	3710      	adds	r7, #16
 8008578:	46bd      	mov	sp, r7
 800857a:	bd80      	pop	{r7, pc}

0800857c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800857c:	b480      	push	{r7}
 800857e:	b097      	sub	sp, #92	@ 0x5c
 8008580:	af00      	add	r7, sp, #0
 8008582:	60f8      	str	r0, [r7, #12]
 8008584:	60b9      	str	r1, [r7, #8]
 8008586:	4613      	mov	r3, r2
 8008588:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	68ba      	ldr	r2, [r7, #8]
 800858e:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	88fa      	ldrh	r2, [r7, #6]
 8008594:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	88fa      	ldrh	r2, [r7, #6]
 800859c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	2200      	movs	r2, #0
 80085a4:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	689b      	ldr	r3, [r3, #8]
 80085aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80085ae:	d10e      	bne.n	80085ce <UART_Start_Receive_IT+0x52>
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	691b      	ldr	r3, [r3, #16]
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d105      	bne.n	80085c4 <UART_Start_Receive_IT+0x48>
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80085be:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80085c2:	e02d      	b.n	8008620 <UART_Start_Receive_IT+0xa4>
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	22ff      	movs	r2, #255	@ 0xff
 80085c8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80085cc:	e028      	b.n	8008620 <UART_Start_Receive_IT+0xa4>
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	689b      	ldr	r3, [r3, #8]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d10d      	bne.n	80085f2 <UART_Start_Receive_IT+0x76>
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	691b      	ldr	r3, [r3, #16]
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d104      	bne.n	80085e8 <UART_Start_Receive_IT+0x6c>
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	22ff      	movs	r2, #255	@ 0xff
 80085e2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80085e6:	e01b      	b.n	8008620 <UART_Start_Receive_IT+0xa4>
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	227f      	movs	r2, #127	@ 0x7f
 80085ec:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80085f0:	e016      	b.n	8008620 <UART_Start_Receive_IT+0xa4>
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	689b      	ldr	r3, [r3, #8]
 80085f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80085fa:	d10d      	bne.n	8008618 <UART_Start_Receive_IT+0x9c>
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	691b      	ldr	r3, [r3, #16]
 8008600:	2b00      	cmp	r3, #0
 8008602:	d104      	bne.n	800860e <UART_Start_Receive_IT+0x92>
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	227f      	movs	r2, #127	@ 0x7f
 8008608:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800860c:	e008      	b.n	8008620 <UART_Start_Receive_IT+0xa4>
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	223f      	movs	r2, #63	@ 0x3f
 8008612:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008616:	e003      	b.n	8008620 <UART_Start_Receive_IT+0xa4>
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	2200      	movs	r2, #0
 800861c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	2200      	movs	r2, #0
 8008624:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	2222      	movs	r2, #34	@ 0x22
 800862c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	3308      	adds	r3, #8
 8008636:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008638:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800863a:	e853 3f00 	ldrex	r3, [r3]
 800863e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008640:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008642:	f043 0301 	orr.w	r3, r3, #1
 8008646:	657b      	str	r3, [r7, #84]	@ 0x54
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	3308      	adds	r3, #8
 800864e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008650:	64ba      	str	r2, [r7, #72]	@ 0x48
 8008652:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008654:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008656:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008658:	e841 2300 	strex	r3, r2, [r1]
 800865c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800865e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008660:	2b00      	cmp	r3, #0
 8008662:	d1e5      	bne.n	8008630 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	689b      	ldr	r3, [r3, #8]
 8008668:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800866c:	d107      	bne.n	800867e <UART_Start_Receive_IT+0x102>
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	691b      	ldr	r3, [r3, #16]
 8008672:	2b00      	cmp	r3, #0
 8008674:	d103      	bne.n	800867e <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	4a21      	ldr	r2, [pc, #132]	@ (8008700 <UART_Start_Receive_IT+0x184>)
 800867a:	669a      	str	r2, [r3, #104]	@ 0x68
 800867c:	e002      	b.n	8008684 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	4a20      	ldr	r2, [pc, #128]	@ (8008704 <UART_Start_Receive_IT+0x188>)
 8008682:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	691b      	ldr	r3, [r3, #16]
 8008688:	2b00      	cmp	r3, #0
 800868a:	d019      	beq.n	80086c0 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008692:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008694:	e853 3f00 	ldrex	r3, [r3]
 8008698:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800869a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800869c:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80086a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	461a      	mov	r2, r3
 80086a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80086aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80086ac:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086ae:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80086b0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80086b2:	e841 2300 	strex	r3, r2, [r1]
 80086b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80086b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d1e6      	bne.n	800868c <UART_Start_Receive_IT+0x110>
 80086be:	e018      	b.n	80086f2 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086c6:	697b      	ldr	r3, [r7, #20]
 80086c8:	e853 3f00 	ldrex	r3, [r3]
 80086cc:	613b      	str	r3, [r7, #16]
   return(result);
 80086ce:	693b      	ldr	r3, [r7, #16]
 80086d0:	f043 0320 	orr.w	r3, r3, #32
 80086d4:	653b      	str	r3, [r7, #80]	@ 0x50
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	461a      	mov	r2, r3
 80086dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80086de:	623b      	str	r3, [r7, #32]
 80086e0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086e2:	69f9      	ldr	r1, [r7, #28]
 80086e4:	6a3a      	ldr	r2, [r7, #32]
 80086e6:	e841 2300 	strex	r3, r2, [r1]
 80086ea:	61bb      	str	r3, [r7, #24]
   return(result);
 80086ec:	69bb      	ldr	r3, [r7, #24]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d1e6      	bne.n	80086c0 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 80086f2:	2300      	movs	r3, #0
}
 80086f4:	4618      	mov	r0, r3
 80086f6:	375c      	adds	r7, #92	@ 0x5c
 80086f8:	46bd      	mov	sp, r7
 80086fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fe:	4770      	bx	lr
 8008700:	080089f9 	.word	0x080089f9
 8008704:	08008851 	.word	0x08008851

08008708 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008708:	b480      	push	{r7}
 800870a:	b095      	sub	sp, #84	@ 0x54
 800870c:	af00      	add	r7, sp, #0
 800870e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008716:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008718:	e853 3f00 	ldrex	r3, [r3]
 800871c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800871e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008720:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008724:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	461a      	mov	r2, r3
 800872c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800872e:	643b      	str	r3, [r7, #64]	@ 0x40
 8008730:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008732:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008734:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008736:	e841 2300 	strex	r3, r2, [r1]
 800873a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800873c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800873e:	2b00      	cmp	r3, #0
 8008740:	d1e6      	bne.n	8008710 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	3308      	adds	r3, #8
 8008748:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800874a:	6a3b      	ldr	r3, [r7, #32]
 800874c:	e853 3f00 	ldrex	r3, [r3]
 8008750:	61fb      	str	r3, [r7, #28]
   return(result);
 8008752:	69fb      	ldr	r3, [r7, #28]
 8008754:	f023 0301 	bic.w	r3, r3, #1
 8008758:	64bb      	str	r3, [r7, #72]	@ 0x48
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	3308      	adds	r3, #8
 8008760:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008762:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008764:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008766:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008768:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800876a:	e841 2300 	strex	r3, r2, [r1]
 800876e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008772:	2b00      	cmp	r3, #0
 8008774:	d1e5      	bne.n	8008742 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800877a:	2b01      	cmp	r3, #1
 800877c:	d118      	bne.n	80087b0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	e853 3f00 	ldrex	r3, [r3]
 800878a:	60bb      	str	r3, [r7, #8]
   return(result);
 800878c:	68bb      	ldr	r3, [r7, #8]
 800878e:	f023 0310 	bic.w	r3, r3, #16
 8008792:	647b      	str	r3, [r7, #68]	@ 0x44
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	461a      	mov	r2, r3
 800879a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800879c:	61bb      	str	r3, [r7, #24]
 800879e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087a0:	6979      	ldr	r1, [r7, #20]
 80087a2:	69ba      	ldr	r2, [r7, #24]
 80087a4:	e841 2300 	strex	r3, r2, [r1]
 80087a8:	613b      	str	r3, [r7, #16]
   return(result);
 80087aa:	693b      	ldr	r3, [r7, #16]
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d1e6      	bne.n	800877e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	2220      	movs	r2, #32
 80087b4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	2200      	movs	r2, #0
 80087bc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	2200      	movs	r2, #0
 80087c2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80087c4:	bf00      	nop
 80087c6:	3754      	adds	r7, #84	@ 0x54
 80087c8:	46bd      	mov	sp, r7
 80087ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ce:	4770      	bx	lr

080087d0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80087d0:	b580      	push	{r7, lr}
 80087d2:	b084      	sub	sp, #16
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087dc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	2200      	movs	r2, #0
 80087e2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	2200      	movs	r2, #0
 80087ea:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80087ee:	68f8      	ldr	r0, [r7, #12]
 80087f0:	f7ff fae4 	bl	8007dbc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80087f4:	bf00      	nop
 80087f6:	3710      	adds	r7, #16
 80087f8:	46bd      	mov	sp, r7
 80087fa:	bd80      	pop	{r7, pc}

080087fc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80087fc:	b580      	push	{r7, lr}
 80087fe:	b088      	sub	sp, #32
 8008800:	af00      	add	r7, sp, #0
 8008802:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	e853 3f00 	ldrex	r3, [r3]
 8008810:	60bb      	str	r3, [r7, #8]
   return(result);
 8008812:	68bb      	ldr	r3, [r7, #8]
 8008814:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008818:	61fb      	str	r3, [r7, #28]
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	461a      	mov	r2, r3
 8008820:	69fb      	ldr	r3, [r7, #28]
 8008822:	61bb      	str	r3, [r7, #24]
 8008824:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008826:	6979      	ldr	r1, [r7, #20]
 8008828:	69ba      	ldr	r2, [r7, #24]
 800882a:	e841 2300 	strex	r3, r2, [r1]
 800882e:	613b      	str	r3, [r7, #16]
   return(result);
 8008830:	693b      	ldr	r3, [r7, #16]
 8008832:	2b00      	cmp	r3, #0
 8008834:	d1e6      	bne.n	8008804 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	2220      	movs	r2, #32
 800883a:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	2200      	movs	r2, #0
 8008840:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008842:	6878      	ldr	r0, [r7, #4]
 8008844:	f7ff fab0 	bl	8007da8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008848:	bf00      	nop
 800884a:	3720      	adds	r7, #32
 800884c:	46bd      	mov	sp, r7
 800884e:	bd80      	pop	{r7, pc}

08008850 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008850:	b580      	push	{r7, lr}
 8008852:	b09c      	sub	sp, #112	@ 0x70
 8008854:	af00      	add	r7, sp, #0
 8008856:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800885e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008868:	2b22      	cmp	r3, #34	@ 0x22
 800886a:	f040 80b9 	bne.w	80089e0 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008874:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008878:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800887c:	b2d9      	uxtb	r1, r3
 800887e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008882:	b2da      	uxtb	r2, r3
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008888:	400a      	ands	r2, r1
 800888a:	b2d2      	uxtb	r2, r2
 800888c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008892:	1c5a      	adds	r2, r3, #1
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800889e:	b29b      	uxth	r3, r3
 80088a0:	3b01      	subs	r3, #1
 80088a2:	b29a      	uxth	r2, r3
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80088b0:	b29b      	uxth	r3, r3
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	f040 809c 	bne.w	80089f0 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80088c0:	e853 3f00 	ldrex	r3, [r3]
 80088c4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80088c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80088c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80088cc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	461a      	mov	r2, r3
 80088d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80088d6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80088d8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088da:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80088dc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80088de:	e841 2300 	strex	r3, r2, [r1]
 80088e2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80088e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d1e6      	bne.n	80088b8 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	3308      	adds	r3, #8
 80088f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088f4:	e853 3f00 	ldrex	r3, [r3]
 80088f8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80088fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088fc:	f023 0301 	bic.w	r3, r3, #1
 8008900:	667b      	str	r3, [r7, #100]	@ 0x64
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	3308      	adds	r3, #8
 8008908:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800890a:	647a      	str	r2, [r7, #68]	@ 0x44
 800890c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800890e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008910:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008912:	e841 2300 	strex	r3, r2, [r1]
 8008916:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008918:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800891a:	2b00      	cmp	r3, #0
 800891c:	d1e5      	bne.n	80088ea <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	2220      	movs	r2, #32
 8008922:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	2200      	movs	r2, #0
 800892a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	2200      	movs	r2, #0
 8008930:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	685b      	ldr	r3, [r3, #4]
 8008938:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800893c:	2b00      	cmp	r3, #0
 800893e:	d018      	beq.n	8008972 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008948:	e853 3f00 	ldrex	r3, [r3]
 800894c:	623b      	str	r3, [r7, #32]
   return(result);
 800894e:	6a3b      	ldr	r3, [r7, #32]
 8008950:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008954:	663b      	str	r3, [r7, #96]	@ 0x60
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	461a      	mov	r2, r3
 800895c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800895e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008960:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008962:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008964:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008966:	e841 2300 	strex	r3, r2, [r1]
 800896a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800896c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800896e:	2b00      	cmp	r3, #0
 8008970:	d1e6      	bne.n	8008940 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008976:	2b01      	cmp	r3, #1
 8008978:	d12e      	bne.n	80089d8 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	2200      	movs	r2, #0
 800897e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008986:	693b      	ldr	r3, [r7, #16]
 8008988:	e853 3f00 	ldrex	r3, [r3]
 800898c:	60fb      	str	r3, [r7, #12]
   return(result);
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	f023 0310 	bic.w	r3, r3, #16
 8008994:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	461a      	mov	r2, r3
 800899c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800899e:	61fb      	str	r3, [r7, #28]
 80089a0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089a2:	69b9      	ldr	r1, [r7, #24]
 80089a4:	69fa      	ldr	r2, [r7, #28]
 80089a6:	e841 2300 	strex	r3, r2, [r1]
 80089aa:	617b      	str	r3, [r7, #20]
   return(result);
 80089ac:	697b      	ldr	r3, [r7, #20]
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d1e6      	bne.n	8008980 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	69db      	ldr	r3, [r3, #28]
 80089b8:	f003 0310 	and.w	r3, r3, #16
 80089bc:	2b10      	cmp	r3, #16
 80089be:	d103      	bne.n	80089c8 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	2210      	movs	r2, #16
 80089c6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80089ce:	4619      	mov	r1, r3
 80089d0:	6878      	ldr	r0, [r7, #4]
 80089d2:	f7ff f9fd 	bl	8007dd0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80089d6:	e00b      	b.n	80089f0 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 80089d8:	6878      	ldr	r0, [r7, #4]
 80089da:	f7f9 fc25 	bl	8002228 <HAL_UART_RxCpltCallback>
}
 80089de:	e007      	b.n	80089f0 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	699a      	ldr	r2, [r3, #24]
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	f042 0208 	orr.w	r2, r2, #8
 80089ee:	619a      	str	r2, [r3, #24]
}
 80089f0:	bf00      	nop
 80089f2:	3770      	adds	r7, #112	@ 0x70
 80089f4:	46bd      	mov	sp, r7
 80089f6:	bd80      	pop	{r7, pc}

080089f8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80089f8:	b580      	push	{r7, lr}
 80089fa:	b09c      	sub	sp, #112	@ 0x70
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008a06:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a10:	2b22      	cmp	r3, #34	@ 0x22
 8008a12:	f040 80b9 	bne.w	8008b88 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a1c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a24:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8008a26:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8008a2a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008a2e:	4013      	ands	r3, r2
 8008a30:	b29a      	uxth	r2, r3
 8008a32:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008a34:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a3a:	1c9a      	adds	r2, r3, #2
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008a46:	b29b      	uxth	r3, r3
 8008a48:	3b01      	subs	r3, #1
 8008a4a:	b29a      	uxth	r2, r3
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008a58:	b29b      	uxth	r3, r3
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	f040 809c 	bne.w	8008b98 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008a68:	e853 3f00 	ldrex	r3, [r3]
 8008a6c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008a6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008a70:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008a74:	667b      	str	r3, [r7, #100]	@ 0x64
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	461a      	mov	r2, r3
 8008a7c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008a7e:	657b      	str	r3, [r7, #84]	@ 0x54
 8008a80:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a82:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008a84:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008a86:	e841 2300 	strex	r3, r2, [r1]
 8008a8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008a8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d1e6      	bne.n	8008a60 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	3308      	adds	r3, #8
 8008a98:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a9c:	e853 3f00 	ldrex	r3, [r3]
 8008aa0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008aa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aa4:	f023 0301 	bic.w	r3, r3, #1
 8008aa8:	663b      	str	r3, [r7, #96]	@ 0x60
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	3308      	adds	r3, #8
 8008ab0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008ab2:	643a      	str	r2, [r7, #64]	@ 0x40
 8008ab4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ab6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008ab8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008aba:	e841 2300 	strex	r3, r2, [r1]
 8008abe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008ac0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d1e5      	bne.n	8008a92 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	2220      	movs	r2, #32
 8008aca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	685b      	ldr	r3, [r3, #4]
 8008ae0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d018      	beq.n	8008b1a <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aee:	6a3b      	ldr	r3, [r7, #32]
 8008af0:	e853 3f00 	ldrex	r3, [r3]
 8008af4:	61fb      	str	r3, [r7, #28]
   return(result);
 8008af6:	69fb      	ldr	r3, [r7, #28]
 8008af8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008afc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	461a      	mov	r2, r3
 8008b04:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008b06:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008b08:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b0a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008b0c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008b0e:	e841 2300 	strex	r3, r2, [r1]
 8008b12:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d1e6      	bne.n	8008ae8 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b1e:	2b01      	cmp	r3, #1
 8008b20:	d12e      	bne.n	8008b80 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	2200      	movs	r2, #0
 8008b26:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	e853 3f00 	ldrex	r3, [r3]
 8008b34:	60bb      	str	r3, [r7, #8]
   return(result);
 8008b36:	68bb      	ldr	r3, [r7, #8]
 8008b38:	f023 0310 	bic.w	r3, r3, #16
 8008b3c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	461a      	mov	r2, r3
 8008b44:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008b46:	61bb      	str	r3, [r7, #24]
 8008b48:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b4a:	6979      	ldr	r1, [r7, #20]
 8008b4c:	69ba      	ldr	r2, [r7, #24]
 8008b4e:	e841 2300 	strex	r3, r2, [r1]
 8008b52:	613b      	str	r3, [r7, #16]
   return(result);
 8008b54:	693b      	ldr	r3, [r7, #16]
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d1e6      	bne.n	8008b28 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	69db      	ldr	r3, [r3, #28]
 8008b60:	f003 0310 	and.w	r3, r3, #16
 8008b64:	2b10      	cmp	r3, #16
 8008b66:	d103      	bne.n	8008b70 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	2210      	movs	r2, #16
 8008b6e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008b76:	4619      	mov	r1, r3
 8008b78:	6878      	ldr	r0, [r7, #4]
 8008b7a:	f7ff f929 	bl	8007dd0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008b7e:	e00b      	b.n	8008b98 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8008b80:	6878      	ldr	r0, [r7, #4]
 8008b82:	f7f9 fb51 	bl	8002228 <HAL_UART_RxCpltCallback>
}
 8008b86:	e007      	b.n	8008b98 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	699a      	ldr	r2, [r3, #24]
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	f042 0208 	orr.w	r2, r2, #8
 8008b96:	619a      	str	r2, [r3, #24]
}
 8008b98:	bf00      	nop
 8008b9a:	3770      	adds	r7, #112	@ 0x70
 8008b9c:	46bd      	mov	sp, r7
 8008b9e:	bd80      	pop	{r7, pc}

08008ba0 <_strtol_l.constprop.0>:
 8008ba0:	2b24      	cmp	r3, #36	@ 0x24
 8008ba2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ba6:	4686      	mov	lr, r0
 8008ba8:	4690      	mov	r8, r2
 8008baa:	d801      	bhi.n	8008bb0 <_strtol_l.constprop.0+0x10>
 8008bac:	2b01      	cmp	r3, #1
 8008bae:	d106      	bne.n	8008bbe <_strtol_l.constprop.0+0x1e>
 8008bb0:	f000 f8a2 	bl	8008cf8 <__errno>
 8008bb4:	2316      	movs	r3, #22
 8008bb6:	6003      	str	r3, [r0, #0]
 8008bb8:	2000      	movs	r0, #0
 8008bba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bbe:	4834      	ldr	r0, [pc, #208]	@ (8008c90 <_strtol_l.constprop.0+0xf0>)
 8008bc0:	460d      	mov	r5, r1
 8008bc2:	462a      	mov	r2, r5
 8008bc4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008bc8:	5d06      	ldrb	r6, [r0, r4]
 8008bca:	f016 0608 	ands.w	r6, r6, #8
 8008bce:	d1f8      	bne.n	8008bc2 <_strtol_l.constprop.0+0x22>
 8008bd0:	2c2d      	cmp	r4, #45	@ 0x2d
 8008bd2:	d12d      	bne.n	8008c30 <_strtol_l.constprop.0+0x90>
 8008bd4:	782c      	ldrb	r4, [r5, #0]
 8008bd6:	2601      	movs	r6, #1
 8008bd8:	1c95      	adds	r5, r2, #2
 8008bda:	f033 0210 	bics.w	r2, r3, #16
 8008bde:	d109      	bne.n	8008bf4 <_strtol_l.constprop.0+0x54>
 8008be0:	2c30      	cmp	r4, #48	@ 0x30
 8008be2:	d12a      	bne.n	8008c3a <_strtol_l.constprop.0+0x9a>
 8008be4:	782a      	ldrb	r2, [r5, #0]
 8008be6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008bea:	2a58      	cmp	r2, #88	@ 0x58
 8008bec:	d125      	bne.n	8008c3a <_strtol_l.constprop.0+0x9a>
 8008bee:	786c      	ldrb	r4, [r5, #1]
 8008bf0:	2310      	movs	r3, #16
 8008bf2:	3502      	adds	r5, #2
 8008bf4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008bf8:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008bfc:	2200      	movs	r2, #0
 8008bfe:	fbbc f9f3 	udiv	r9, ip, r3
 8008c02:	4610      	mov	r0, r2
 8008c04:	fb03 ca19 	mls	sl, r3, r9, ip
 8008c08:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008c0c:	2f09      	cmp	r7, #9
 8008c0e:	d81b      	bhi.n	8008c48 <_strtol_l.constprop.0+0xa8>
 8008c10:	463c      	mov	r4, r7
 8008c12:	42a3      	cmp	r3, r4
 8008c14:	dd27      	ble.n	8008c66 <_strtol_l.constprop.0+0xc6>
 8008c16:	1c57      	adds	r7, r2, #1
 8008c18:	d007      	beq.n	8008c2a <_strtol_l.constprop.0+0x8a>
 8008c1a:	4581      	cmp	r9, r0
 8008c1c:	d320      	bcc.n	8008c60 <_strtol_l.constprop.0+0xc0>
 8008c1e:	d101      	bne.n	8008c24 <_strtol_l.constprop.0+0x84>
 8008c20:	45a2      	cmp	sl, r4
 8008c22:	db1d      	blt.n	8008c60 <_strtol_l.constprop.0+0xc0>
 8008c24:	fb00 4003 	mla	r0, r0, r3, r4
 8008c28:	2201      	movs	r2, #1
 8008c2a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008c2e:	e7eb      	b.n	8008c08 <_strtol_l.constprop.0+0x68>
 8008c30:	2c2b      	cmp	r4, #43	@ 0x2b
 8008c32:	bf04      	itt	eq
 8008c34:	782c      	ldrbeq	r4, [r5, #0]
 8008c36:	1c95      	addeq	r5, r2, #2
 8008c38:	e7cf      	b.n	8008bda <_strtol_l.constprop.0+0x3a>
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d1da      	bne.n	8008bf4 <_strtol_l.constprop.0+0x54>
 8008c3e:	2c30      	cmp	r4, #48	@ 0x30
 8008c40:	bf0c      	ite	eq
 8008c42:	2308      	moveq	r3, #8
 8008c44:	230a      	movne	r3, #10
 8008c46:	e7d5      	b.n	8008bf4 <_strtol_l.constprop.0+0x54>
 8008c48:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008c4c:	2f19      	cmp	r7, #25
 8008c4e:	d801      	bhi.n	8008c54 <_strtol_l.constprop.0+0xb4>
 8008c50:	3c37      	subs	r4, #55	@ 0x37
 8008c52:	e7de      	b.n	8008c12 <_strtol_l.constprop.0+0x72>
 8008c54:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008c58:	2f19      	cmp	r7, #25
 8008c5a:	d804      	bhi.n	8008c66 <_strtol_l.constprop.0+0xc6>
 8008c5c:	3c57      	subs	r4, #87	@ 0x57
 8008c5e:	e7d8      	b.n	8008c12 <_strtol_l.constprop.0+0x72>
 8008c60:	f04f 32ff 	mov.w	r2, #4294967295
 8008c64:	e7e1      	b.n	8008c2a <_strtol_l.constprop.0+0x8a>
 8008c66:	1c53      	adds	r3, r2, #1
 8008c68:	d108      	bne.n	8008c7c <_strtol_l.constprop.0+0xdc>
 8008c6a:	2322      	movs	r3, #34	@ 0x22
 8008c6c:	f8ce 3000 	str.w	r3, [lr]
 8008c70:	4660      	mov	r0, ip
 8008c72:	f1b8 0f00 	cmp.w	r8, #0
 8008c76:	d0a0      	beq.n	8008bba <_strtol_l.constprop.0+0x1a>
 8008c78:	1e69      	subs	r1, r5, #1
 8008c7a:	e006      	b.n	8008c8a <_strtol_l.constprop.0+0xea>
 8008c7c:	b106      	cbz	r6, 8008c80 <_strtol_l.constprop.0+0xe0>
 8008c7e:	4240      	negs	r0, r0
 8008c80:	f1b8 0f00 	cmp.w	r8, #0
 8008c84:	d099      	beq.n	8008bba <_strtol_l.constprop.0+0x1a>
 8008c86:	2a00      	cmp	r2, #0
 8008c88:	d1f6      	bne.n	8008c78 <_strtol_l.constprop.0+0xd8>
 8008c8a:	f8c8 1000 	str.w	r1, [r8]
 8008c8e:	e794      	b.n	8008bba <_strtol_l.constprop.0+0x1a>
 8008c90:	08009729 	.word	0x08009729

08008c94 <strtol>:
 8008c94:	4613      	mov	r3, r2
 8008c96:	460a      	mov	r2, r1
 8008c98:	4601      	mov	r1, r0
 8008c9a:	4802      	ldr	r0, [pc, #8]	@ (8008ca4 <strtol+0x10>)
 8008c9c:	6800      	ldr	r0, [r0, #0]
 8008c9e:	f7ff bf7f 	b.w	8008ba0 <_strtol_l.constprop.0>
 8008ca2:	bf00      	nop
 8008ca4:	200000b4 	.word	0x200000b4

08008ca8 <siprintf>:
 8008ca8:	b40e      	push	{r1, r2, r3}
 8008caa:	b500      	push	{lr}
 8008cac:	b09c      	sub	sp, #112	@ 0x70
 8008cae:	ab1d      	add	r3, sp, #116	@ 0x74
 8008cb0:	9002      	str	r0, [sp, #8]
 8008cb2:	9006      	str	r0, [sp, #24]
 8008cb4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008cb8:	4809      	ldr	r0, [pc, #36]	@ (8008ce0 <siprintf+0x38>)
 8008cba:	9107      	str	r1, [sp, #28]
 8008cbc:	9104      	str	r1, [sp, #16]
 8008cbe:	4909      	ldr	r1, [pc, #36]	@ (8008ce4 <siprintf+0x3c>)
 8008cc0:	f853 2b04 	ldr.w	r2, [r3], #4
 8008cc4:	9105      	str	r1, [sp, #20]
 8008cc6:	6800      	ldr	r0, [r0, #0]
 8008cc8:	9301      	str	r3, [sp, #4]
 8008cca:	a902      	add	r1, sp, #8
 8008ccc:	f000 f994 	bl	8008ff8 <_svfiprintf_r>
 8008cd0:	9b02      	ldr	r3, [sp, #8]
 8008cd2:	2200      	movs	r2, #0
 8008cd4:	701a      	strb	r2, [r3, #0]
 8008cd6:	b01c      	add	sp, #112	@ 0x70
 8008cd8:	f85d eb04 	ldr.w	lr, [sp], #4
 8008cdc:	b003      	add	sp, #12
 8008cde:	4770      	bx	lr
 8008ce0:	200000b4 	.word	0x200000b4
 8008ce4:	ffff0208 	.word	0xffff0208

08008ce8 <memset>:
 8008ce8:	4402      	add	r2, r0
 8008cea:	4603      	mov	r3, r0
 8008cec:	4293      	cmp	r3, r2
 8008cee:	d100      	bne.n	8008cf2 <memset+0xa>
 8008cf0:	4770      	bx	lr
 8008cf2:	f803 1b01 	strb.w	r1, [r3], #1
 8008cf6:	e7f9      	b.n	8008cec <memset+0x4>

08008cf8 <__errno>:
 8008cf8:	4b01      	ldr	r3, [pc, #4]	@ (8008d00 <__errno+0x8>)
 8008cfa:	6818      	ldr	r0, [r3, #0]
 8008cfc:	4770      	bx	lr
 8008cfe:	bf00      	nop
 8008d00:	200000b4 	.word	0x200000b4

08008d04 <__libc_init_array>:
 8008d04:	b570      	push	{r4, r5, r6, lr}
 8008d06:	4d0d      	ldr	r5, [pc, #52]	@ (8008d3c <__libc_init_array+0x38>)
 8008d08:	4c0d      	ldr	r4, [pc, #52]	@ (8008d40 <__libc_init_array+0x3c>)
 8008d0a:	1b64      	subs	r4, r4, r5
 8008d0c:	10a4      	asrs	r4, r4, #2
 8008d0e:	2600      	movs	r6, #0
 8008d10:	42a6      	cmp	r6, r4
 8008d12:	d109      	bne.n	8008d28 <__libc_init_array+0x24>
 8008d14:	4d0b      	ldr	r5, [pc, #44]	@ (8008d44 <__libc_init_array+0x40>)
 8008d16:	4c0c      	ldr	r4, [pc, #48]	@ (8008d48 <__libc_init_array+0x44>)
 8008d18:	f000 fc66 	bl	80095e8 <_init>
 8008d1c:	1b64      	subs	r4, r4, r5
 8008d1e:	10a4      	asrs	r4, r4, #2
 8008d20:	2600      	movs	r6, #0
 8008d22:	42a6      	cmp	r6, r4
 8008d24:	d105      	bne.n	8008d32 <__libc_init_array+0x2e>
 8008d26:	bd70      	pop	{r4, r5, r6, pc}
 8008d28:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d2c:	4798      	blx	r3
 8008d2e:	3601      	adds	r6, #1
 8008d30:	e7ee      	b.n	8008d10 <__libc_init_array+0xc>
 8008d32:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d36:	4798      	blx	r3
 8008d38:	3601      	adds	r6, #1
 8008d3a:	e7f2      	b.n	8008d22 <__libc_init_array+0x1e>
 8008d3c:	08009864 	.word	0x08009864
 8008d40:	08009864 	.word	0x08009864
 8008d44:	08009864 	.word	0x08009864
 8008d48:	08009868 	.word	0x08009868

08008d4c <__retarget_lock_acquire_recursive>:
 8008d4c:	4770      	bx	lr

08008d4e <__retarget_lock_release_recursive>:
 8008d4e:	4770      	bx	lr

08008d50 <_free_r>:
 8008d50:	b538      	push	{r3, r4, r5, lr}
 8008d52:	4605      	mov	r5, r0
 8008d54:	2900      	cmp	r1, #0
 8008d56:	d041      	beq.n	8008ddc <_free_r+0x8c>
 8008d58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d5c:	1f0c      	subs	r4, r1, #4
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	bfb8      	it	lt
 8008d62:	18e4      	addlt	r4, r4, r3
 8008d64:	f000 f8e0 	bl	8008f28 <__malloc_lock>
 8008d68:	4a1d      	ldr	r2, [pc, #116]	@ (8008de0 <_free_r+0x90>)
 8008d6a:	6813      	ldr	r3, [r2, #0]
 8008d6c:	b933      	cbnz	r3, 8008d7c <_free_r+0x2c>
 8008d6e:	6063      	str	r3, [r4, #4]
 8008d70:	6014      	str	r4, [r2, #0]
 8008d72:	4628      	mov	r0, r5
 8008d74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d78:	f000 b8dc 	b.w	8008f34 <__malloc_unlock>
 8008d7c:	42a3      	cmp	r3, r4
 8008d7e:	d908      	bls.n	8008d92 <_free_r+0x42>
 8008d80:	6820      	ldr	r0, [r4, #0]
 8008d82:	1821      	adds	r1, r4, r0
 8008d84:	428b      	cmp	r3, r1
 8008d86:	bf01      	itttt	eq
 8008d88:	6819      	ldreq	r1, [r3, #0]
 8008d8a:	685b      	ldreq	r3, [r3, #4]
 8008d8c:	1809      	addeq	r1, r1, r0
 8008d8e:	6021      	streq	r1, [r4, #0]
 8008d90:	e7ed      	b.n	8008d6e <_free_r+0x1e>
 8008d92:	461a      	mov	r2, r3
 8008d94:	685b      	ldr	r3, [r3, #4]
 8008d96:	b10b      	cbz	r3, 8008d9c <_free_r+0x4c>
 8008d98:	42a3      	cmp	r3, r4
 8008d9a:	d9fa      	bls.n	8008d92 <_free_r+0x42>
 8008d9c:	6811      	ldr	r1, [r2, #0]
 8008d9e:	1850      	adds	r0, r2, r1
 8008da0:	42a0      	cmp	r0, r4
 8008da2:	d10b      	bne.n	8008dbc <_free_r+0x6c>
 8008da4:	6820      	ldr	r0, [r4, #0]
 8008da6:	4401      	add	r1, r0
 8008da8:	1850      	adds	r0, r2, r1
 8008daa:	4283      	cmp	r3, r0
 8008dac:	6011      	str	r1, [r2, #0]
 8008dae:	d1e0      	bne.n	8008d72 <_free_r+0x22>
 8008db0:	6818      	ldr	r0, [r3, #0]
 8008db2:	685b      	ldr	r3, [r3, #4]
 8008db4:	6053      	str	r3, [r2, #4]
 8008db6:	4408      	add	r0, r1
 8008db8:	6010      	str	r0, [r2, #0]
 8008dba:	e7da      	b.n	8008d72 <_free_r+0x22>
 8008dbc:	d902      	bls.n	8008dc4 <_free_r+0x74>
 8008dbe:	230c      	movs	r3, #12
 8008dc0:	602b      	str	r3, [r5, #0]
 8008dc2:	e7d6      	b.n	8008d72 <_free_r+0x22>
 8008dc4:	6820      	ldr	r0, [r4, #0]
 8008dc6:	1821      	adds	r1, r4, r0
 8008dc8:	428b      	cmp	r3, r1
 8008dca:	bf04      	itt	eq
 8008dcc:	6819      	ldreq	r1, [r3, #0]
 8008dce:	685b      	ldreq	r3, [r3, #4]
 8008dd0:	6063      	str	r3, [r4, #4]
 8008dd2:	bf04      	itt	eq
 8008dd4:	1809      	addeq	r1, r1, r0
 8008dd6:	6021      	streq	r1, [r4, #0]
 8008dd8:	6054      	str	r4, [r2, #4]
 8008dda:	e7ca      	b.n	8008d72 <_free_r+0x22>
 8008ddc:	bd38      	pop	{r3, r4, r5, pc}
 8008dde:	bf00      	nop
 8008de0:	20000578 	.word	0x20000578

08008de4 <sbrk_aligned>:
 8008de4:	b570      	push	{r4, r5, r6, lr}
 8008de6:	4e0f      	ldr	r6, [pc, #60]	@ (8008e24 <sbrk_aligned+0x40>)
 8008de8:	460c      	mov	r4, r1
 8008dea:	6831      	ldr	r1, [r6, #0]
 8008dec:	4605      	mov	r5, r0
 8008dee:	b911      	cbnz	r1, 8008df6 <sbrk_aligned+0x12>
 8008df0:	f000 fba6 	bl	8009540 <_sbrk_r>
 8008df4:	6030      	str	r0, [r6, #0]
 8008df6:	4621      	mov	r1, r4
 8008df8:	4628      	mov	r0, r5
 8008dfa:	f000 fba1 	bl	8009540 <_sbrk_r>
 8008dfe:	1c43      	adds	r3, r0, #1
 8008e00:	d103      	bne.n	8008e0a <sbrk_aligned+0x26>
 8008e02:	f04f 34ff 	mov.w	r4, #4294967295
 8008e06:	4620      	mov	r0, r4
 8008e08:	bd70      	pop	{r4, r5, r6, pc}
 8008e0a:	1cc4      	adds	r4, r0, #3
 8008e0c:	f024 0403 	bic.w	r4, r4, #3
 8008e10:	42a0      	cmp	r0, r4
 8008e12:	d0f8      	beq.n	8008e06 <sbrk_aligned+0x22>
 8008e14:	1a21      	subs	r1, r4, r0
 8008e16:	4628      	mov	r0, r5
 8008e18:	f000 fb92 	bl	8009540 <_sbrk_r>
 8008e1c:	3001      	adds	r0, #1
 8008e1e:	d1f2      	bne.n	8008e06 <sbrk_aligned+0x22>
 8008e20:	e7ef      	b.n	8008e02 <sbrk_aligned+0x1e>
 8008e22:	bf00      	nop
 8008e24:	20000574 	.word	0x20000574

08008e28 <_malloc_r>:
 8008e28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e2c:	1ccd      	adds	r5, r1, #3
 8008e2e:	f025 0503 	bic.w	r5, r5, #3
 8008e32:	3508      	adds	r5, #8
 8008e34:	2d0c      	cmp	r5, #12
 8008e36:	bf38      	it	cc
 8008e38:	250c      	movcc	r5, #12
 8008e3a:	2d00      	cmp	r5, #0
 8008e3c:	4606      	mov	r6, r0
 8008e3e:	db01      	blt.n	8008e44 <_malloc_r+0x1c>
 8008e40:	42a9      	cmp	r1, r5
 8008e42:	d904      	bls.n	8008e4e <_malloc_r+0x26>
 8008e44:	230c      	movs	r3, #12
 8008e46:	6033      	str	r3, [r6, #0]
 8008e48:	2000      	movs	r0, #0
 8008e4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e4e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008f24 <_malloc_r+0xfc>
 8008e52:	f000 f869 	bl	8008f28 <__malloc_lock>
 8008e56:	f8d8 3000 	ldr.w	r3, [r8]
 8008e5a:	461c      	mov	r4, r3
 8008e5c:	bb44      	cbnz	r4, 8008eb0 <_malloc_r+0x88>
 8008e5e:	4629      	mov	r1, r5
 8008e60:	4630      	mov	r0, r6
 8008e62:	f7ff ffbf 	bl	8008de4 <sbrk_aligned>
 8008e66:	1c43      	adds	r3, r0, #1
 8008e68:	4604      	mov	r4, r0
 8008e6a:	d158      	bne.n	8008f1e <_malloc_r+0xf6>
 8008e6c:	f8d8 4000 	ldr.w	r4, [r8]
 8008e70:	4627      	mov	r7, r4
 8008e72:	2f00      	cmp	r7, #0
 8008e74:	d143      	bne.n	8008efe <_malloc_r+0xd6>
 8008e76:	2c00      	cmp	r4, #0
 8008e78:	d04b      	beq.n	8008f12 <_malloc_r+0xea>
 8008e7a:	6823      	ldr	r3, [r4, #0]
 8008e7c:	4639      	mov	r1, r7
 8008e7e:	4630      	mov	r0, r6
 8008e80:	eb04 0903 	add.w	r9, r4, r3
 8008e84:	f000 fb5c 	bl	8009540 <_sbrk_r>
 8008e88:	4581      	cmp	r9, r0
 8008e8a:	d142      	bne.n	8008f12 <_malloc_r+0xea>
 8008e8c:	6821      	ldr	r1, [r4, #0]
 8008e8e:	1a6d      	subs	r5, r5, r1
 8008e90:	4629      	mov	r1, r5
 8008e92:	4630      	mov	r0, r6
 8008e94:	f7ff ffa6 	bl	8008de4 <sbrk_aligned>
 8008e98:	3001      	adds	r0, #1
 8008e9a:	d03a      	beq.n	8008f12 <_malloc_r+0xea>
 8008e9c:	6823      	ldr	r3, [r4, #0]
 8008e9e:	442b      	add	r3, r5
 8008ea0:	6023      	str	r3, [r4, #0]
 8008ea2:	f8d8 3000 	ldr.w	r3, [r8]
 8008ea6:	685a      	ldr	r2, [r3, #4]
 8008ea8:	bb62      	cbnz	r2, 8008f04 <_malloc_r+0xdc>
 8008eaa:	f8c8 7000 	str.w	r7, [r8]
 8008eae:	e00f      	b.n	8008ed0 <_malloc_r+0xa8>
 8008eb0:	6822      	ldr	r2, [r4, #0]
 8008eb2:	1b52      	subs	r2, r2, r5
 8008eb4:	d420      	bmi.n	8008ef8 <_malloc_r+0xd0>
 8008eb6:	2a0b      	cmp	r2, #11
 8008eb8:	d917      	bls.n	8008eea <_malloc_r+0xc2>
 8008eba:	1961      	adds	r1, r4, r5
 8008ebc:	42a3      	cmp	r3, r4
 8008ebe:	6025      	str	r5, [r4, #0]
 8008ec0:	bf18      	it	ne
 8008ec2:	6059      	strne	r1, [r3, #4]
 8008ec4:	6863      	ldr	r3, [r4, #4]
 8008ec6:	bf08      	it	eq
 8008ec8:	f8c8 1000 	streq.w	r1, [r8]
 8008ecc:	5162      	str	r2, [r4, r5]
 8008ece:	604b      	str	r3, [r1, #4]
 8008ed0:	4630      	mov	r0, r6
 8008ed2:	f000 f82f 	bl	8008f34 <__malloc_unlock>
 8008ed6:	f104 000b 	add.w	r0, r4, #11
 8008eda:	1d23      	adds	r3, r4, #4
 8008edc:	f020 0007 	bic.w	r0, r0, #7
 8008ee0:	1ac2      	subs	r2, r0, r3
 8008ee2:	bf1c      	itt	ne
 8008ee4:	1a1b      	subne	r3, r3, r0
 8008ee6:	50a3      	strne	r3, [r4, r2]
 8008ee8:	e7af      	b.n	8008e4a <_malloc_r+0x22>
 8008eea:	6862      	ldr	r2, [r4, #4]
 8008eec:	42a3      	cmp	r3, r4
 8008eee:	bf0c      	ite	eq
 8008ef0:	f8c8 2000 	streq.w	r2, [r8]
 8008ef4:	605a      	strne	r2, [r3, #4]
 8008ef6:	e7eb      	b.n	8008ed0 <_malloc_r+0xa8>
 8008ef8:	4623      	mov	r3, r4
 8008efa:	6864      	ldr	r4, [r4, #4]
 8008efc:	e7ae      	b.n	8008e5c <_malloc_r+0x34>
 8008efe:	463c      	mov	r4, r7
 8008f00:	687f      	ldr	r7, [r7, #4]
 8008f02:	e7b6      	b.n	8008e72 <_malloc_r+0x4a>
 8008f04:	461a      	mov	r2, r3
 8008f06:	685b      	ldr	r3, [r3, #4]
 8008f08:	42a3      	cmp	r3, r4
 8008f0a:	d1fb      	bne.n	8008f04 <_malloc_r+0xdc>
 8008f0c:	2300      	movs	r3, #0
 8008f0e:	6053      	str	r3, [r2, #4]
 8008f10:	e7de      	b.n	8008ed0 <_malloc_r+0xa8>
 8008f12:	230c      	movs	r3, #12
 8008f14:	6033      	str	r3, [r6, #0]
 8008f16:	4630      	mov	r0, r6
 8008f18:	f000 f80c 	bl	8008f34 <__malloc_unlock>
 8008f1c:	e794      	b.n	8008e48 <_malloc_r+0x20>
 8008f1e:	6005      	str	r5, [r0, #0]
 8008f20:	e7d6      	b.n	8008ed0 <_malloc_r+0xa8>
 8008f22:	bf00      	nop
 8008f24:	20000578 	.word	0x20000578

08008f28 <__malloc_lock>:
 8008f28:	4801      	ldr	r0, [pc, #4]	@ (8008f30 <__malloc_lock+0x8>)
 8008f2a:	f7ff bf0f 	b.w	8008d4c <__retarget_lock_acquire_recursive>
 8008f2e:	bf00      	nop
 8008f30:	20000570 	.word	0x20000570

08008f34 <__malloc_unlock>:
 8008f34:	4801      	ldr	r0, [pc, #4]	@ (8008f3c <__malloc_unlock+0x8>)
 8008f36:	f7ff bf0a 	b.w	8008d4e <__retarget_lock_release_recursive>
 8008f3a:	bf00      	nop
 8008f3c:	20000570 	.word	0x20000570

08008f40 <__ssputs_r>:
 8008f40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f44:	688e      	ldr	r6, [r1, #8]
 8008f46:	461f      	mov	r7, r3
 8008f48:	42be      	cmp	r6, r7
 8008f4a:	680b      	ldr	r3, [r1, #0]
 8008f4c:	4682      	mov	sl, r0
 8008f4e:	460c      	mov	r4, r1
 8008f50:	4690      	mov	r8, r2
 8008f52:	d82d      	bhi.n	8008fb0 <__ssputs_r+0x70>
 8008f54:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008f58:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008f5c:	d026      	beq.n	8008fac <__ssputs_r+0x6c>
 8008f5e:	6965      	ldr	r5, [r4, #20]
 8008f60:	6909      	ldr	r1, [r1, #16]
 8008f62:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008f66:	eba3 0901 	sub.w	r9, r3, r1
 8008f6a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008f6e:	1c7b      	adds	r3, r7, #1
 8008f70:	444b      	add	r3, r9
 8008f72:	106d      	asrs	r5, r5, #1
 8008f74:	429d      	cmp	r5, r3
 8008f76:	bf38      	it	cc
 8008f78:	461d      	movcc	r5, r3
 8008f7a:	0553      	lsls	r3, r2, #21
 8008f7c:	d527      	bpl.n	8008fce <__ssputs_r+0x8e>
 8008f7e:	4629      	mov	r1, r5
 8008f80:	f7ff ff52 	bl	8008e28 <_malloc_r>
 8008f84:	4606      	mov	r6, r0
 8008f86:	b360      	cbz	r0, 8008fe2 <__ssputs_r+0xa2>
 8008f88:	6921      	ldr	r1, [r4, #16]
 8008f8a:	464a      	mov	r2, r9
 8008f8c:	f000 fae8 	bl	8009560 <memcpy>
 8008f90:	89a3      	ldrh	r3, [r4, #12]
 8008f92:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008f96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f9a:	81a3      	strh	r3, [r4, #12]
 8008f9c:	6126      	str	r6, [r4, #16]
 8008f9e:	6165      	str	r5, [r4, #20]
 8008fa0:	444e      	add	r6, r9
 8008fa2:	eba5 0509 	sub.w	r5, r5, r9
 8008fa6:	6026      	str	r6, [r4, #0]
 8008fa8:	60a5      	str	r5, [r4, #8]
 8008faa:	463e      	mov	r6, r7
 8008fac:	42be      	cmp	r6, r7
 8008fae:	d900      	bls.n	8008fb2 <__ssputs_r+0x72>
 8008fb0:	463e      	mov	r6, r7
 8008fb2:	6820      	ldr	r0, [r4, #0]
 8008fb4:	4632      	mov	r2, r6
 8008fb6:	4641      	mov	r1, r8
 8008fb8:	f000 faa8 	bl	800950c <memmove>
 8008fbc:	68a3      	ldr	r3, [r4, #8]
 8008fbe:	1b9b      	subs	r3, r3, r6
 8008fc0:	60a3      	str	r3, [r4, #8]
 8008fc2:	6823      	ldr	r3, [r4, #0]
 8008fc4:	4433      	add	r3, r6
 8008fc6:	6023      	str	r3, [r4, #0]
 8008fc8:	2000      	movs	r0, #0
 8008fca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fce:	462a      	mov	r2, r5
 8008fd0:	f000 fad4 	bl	800957c <_realloc_r>
 8008fd4:	4606      	mov	r6, r0
 8008fd6:	2800      	cmp	r0, #0
 8008fd8:	d1e0      	bne.n	8008f9c <__ssputs_r+0x5c>
 8008fda:	6921      	ldr	r1, [r4, #16]
 8008fdc:	4650      	mov	r0, sl
 8008fde:	f7ff feb7 	bl	8008d50 <_free_r>
 8008fe2:	230c      	movs	r3, #12
 8008fe4:	f8ca 3000 	str.w	r3, [sl]
 8008fe8:	89a3      	ldrh	r3, [r4, #12]
 8008fea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008fee:	81a3      	strh	r3, [r4, #12]
 8008ff0:	f04f 30ff 	mov.w	r0, #4294967295
 8008ff4:	e7e9      	b.n	8008fca <__ssputs_r+0x8a>
	...

08008ff8 <_svfiprintf_r>:
 8008ff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ffc:	4698      	mov	r8, r3
 8008ffe:	898b      	ldrh	r3, [r1, #12]
 8009000:	061b      	lsls	r3, r3, #24
 8009002:	b09d      	sub	sp, #116	@ 0x74
 8009004:	4607      	mov	r7, r0
 8009006:	460d      	mov	r5, r1
 8009008:	4614      	mov	r4, r2
 800900a:	d510      	bpl.n	800902e <_svfiprintf_r+0x36>
 800900c:	690b      	ldr	r3, [r1, #16]
 800900e:	b973      	cbnz	r3, 800902e <_svfiprintf_r+0x36>
 8009010:	2140      	movs	r1, #64	@ 0x40
 8009012:	f7ff ff09 	bl	8008e28 <_malloc_r>
 8009016:	6028      	str	r0, [r5, #0]
 8009018:	6128      	str	r0, [r5, #16]
 800901a:	b930      	cbnz	r0, 800902a <_svfiprintf_r+0x32>
 800901c:	230c      	movs	r3, #12
 800901e:	603b      	str	r3, [r7, #0]
 8009020:	f04f 30ff 	mov.w	r0, #4294967295
 8009024:	b01d      	add	sp, #116	@ 0x74
 8009026:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800902a:	2340      	movs	r3, #64	@ 0x40
 800902c:	616b      	str	r3, [r5, #20]
 800902e:	2300      	movs	r3, #0
 8009030:	9309      	str	r3, [sp, #36]	@ 0x24
 8009032:	2320      	movs	r3, #32
 8009034:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009038:	f8cd 800c 	str.w	r8, [sp, #12]
 800903c:	2330      	movs	r3, #48	@ 0x30
 800903e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80091dc <_svfiprintf_r+0x1e4>
 8009042:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009046:	f04f 0901 	mov.w	r9, #1
 800904a:	4623      	mov	r3, r4
 800904c:	469a      	mov	sl, r3
 800904e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009052:	b10a      	cbz	r2, 8009058 <_svfiprintf_r+0x60>
 8009054:	2a25      	cmp	r2, #37	@ 0x25
 8009056:	d1f9      	bne.n	800904c <_svfiprintf_r+0x54>
 8009058:	ebba 0b04 	subs.w	fp, sl, r4
 800905c:	d00b      	beq.n	8009076 <_svfiprintf_r+0x7e>
 800905e:	465b      	mov	r3, fp
 8009060:	4622      	mov	r2, r4
 8009062:	4629      	mov	r1, r5
 8009064:	4638      	mov	r0, r7
 8009066:	f7ff ff6b 	bl	8008f40 <__ssputs_r>
 800906a:	3001      	adds	r0, #1
 800906c:	f000 80a7 	beq.w	80091be <_svfiprintf_r+0x1c6>
 8009070:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009072:	445a      	add	r2, fp
 8009074:	9209      	str	r2, [sp, #36]	@ 0x24
 8009076:	f89a 3000 	ldrb.w	r3, [sl]
 800907a:	2b00      	cmp	r3, #0
 800907c:	f000 809f 	beq.w	80091be <_svfiprintf_r+0x1c6>
 8009080:	2300      	movs	r3, #0
 8009082:	f04f 32ff 	mov.w	r2, #4294967295
 8009086:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800908a:	f10a 0a01 	add.w	sl, sl, #1
 800908e:	9304      	str	r3, [sp, #16]
 8009090:	9307      	str	r3, [sp, #28]
 8009092:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009096:	931a      	str	r3, [sp, #104]	@ 0x68
 8009098:	4654      	mov	r4, sl
 800909a:	2205      	movs	r2, #5
 800909c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090a0:	484e      	ldr	r0, [pc, #312]	@ (80091dc <_svfiprintf_r+0x1e4>)
 80090a2:	f7f7 f8bd 	bl	8000220 <memchr>
 80090a6:	9a04      	ldr	r2, [sp, #16]
 80090a8:	b9d8      	cbnz	r0, 80090e2 <_svfiprintf_r+0xea>
 80090aa:	06d0      	lsls	r0, r2, #27
 80090ac:	bf44      	itt	mi
 80090ae:	2320      	movmi	r3, #32
 80090b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80090b4:	0711      	lsls	r1, r2, #28
 80090b6:	bf44      	itt	mi
 80090b8:	232b      	movmi	r3, #43	@ 0x2b
 80090ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80090be:	f89a 3000 	ldrb.w	r3, [sl]
 80090c2:	2b2a      	cmp	r3, #42	@ 0x2a
 80090c4:	d015      	beq.n	80090f2 <_svfiprintf_r+0xfa>
 80090c6:	9a07      	ldr	r2, [sp, #28]
 80090c8:	4654      	mov	r4, sl
 80090ca:	2000      	movs	r0, #0
 80090cc:	f04f 0c0a 	mov.w	ip, #10
 80090d0:	4621      	mov	r1, r4
 80090d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80090d6:	3b30      	subs	r3, #48	@ 0x30
 80090d8:	2b09      	cmp	r3, #9
 80090da:	d94b      	bls.n	8009174 <_svfiprintf_r+0x17c>
 80090dc:	b1b0      	cbz	r0, 800910c <_svfiprintf_r+0x114>
 80090de:	9207      	str	r2, [sp, #28]
 80090e0:	e014      	b.n	800910c <_svfiprintf_r+0x114>
 80090e2:	eba0 0308 	sub.w	r3, r0, r8
 80090e6:	fa09 f303 	lsl.w	r3, r9, r3
 80090ea:	4313      	orrs	r3, r2
 80090ec:	9304      	str	r3, [sp, #16]
 80090ee:	46a2      	mov	sl, r4
 80090f0:	e7d2      	b.n	8009098 <_svfiprintf_r+0xa0>
 80090f2:	9b03      	ldr	r3, [sp, #12]
 80090f4:	1d19      	adds	r1, r3, #4
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	9103      	str	r1, [sp, #12]
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	bfbb      	ittet	lt
 80090fe:	425b      	neglt	r3, r3
 8009100:	f042 0202 	orrlt.w	r2, r2, #2
 8009104:	9307      	strge	r3, [sp, #28]
 8009106:	9307      	strlt	r3, [sp, #28]
 8009108:	bfb8      	it	lt
 800910a:	9204      	strlt	r2, [sp, #16]
 800910c:	7823      	ldrb	r3, [r4, #0]
 800910e:	2b2e      	cmp	r3, #46	@ 0x2e
 8009110:	d10a      	bne.n	8009128 <_svfiprintf_r+0x130>
 8009112:	7863      	ldrb	r3, [r4, #1]
 8009114:	2b2a      	cmp	r3, #42	@ 0x2a
 8009116:	d132      	bne.n	800917e <_svfiprintf_r+0x186>
 8009118:	9b03      	ldr	r3, [sp, #12]
 800911a:	1d1a      	adds	r2, r3, #4
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	9203      	str	r2, [sp, #12]
 8009120:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009124:	3402      	adds	r4, #2
 8009126:	9305      	str	r3, [sp, #20]
 8009128:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80091ec <_svfiprintf_r+0x1f4>
 800912c:	7821      	ldrb	r1, [r4, #0]
 800912e:	2203      	movs	r2, #3
 8009130:	4650      	mov	r0, sl
 8009132:	f7f7 f875 	bl	8000220 <memchr>
 8009136:	b138      	cbz	r0, 8009148 <_svfiprintf_r+0x150>
 8009138:	9b04      	ldr	r3, [sp, #16]
 800913a:	eba0 000a 	sub.w	r0, r0, sl
 800913e:	2240      	movs	r2, #64	@ 0x40
 8009140:	4082      	lsls	r2, r0
 8009142:	4313      	orrs	r3, r2
 8009144:	3401      	adds	r4, #1
 8009146:	9304      	str	r3, [sp, #16]
 8009148:	f814 1b01 	ldrb.w	r1, [r4], #1
 800914c:	4824      	ldr	r0, [pc, #144]	@ (80091e0 <_svfiprintf_r+0x1e8>)
 800914e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009152:	2206      	movs	r2, #6
 8009154:	f7f7 f864 	bl	8000220 <memchr>
 8009158:	2800      	cmp	r0, #0
 800915a:	d036      	beq.n	80091ca <_svfiprintf_r+0x1d2>
 800915c:	4b21      	ldr	r3, [pc, #132]	@ (80091e4 <_svfiprintf_r+0x1ec>)
 800915e:	bb1b      	cbnz	r3, 80091a8 <_svfiprintf_r+0x1b0>
 8009160:	9b03      	ldr	r3, [sp, #12]
 8009162:	3307      	adds	r3, #7
 8009164:	f023 0307 	bic.w	r3, r3, #7
 8009168:	3308      	adds	r3, #8
 800916a:	9303      	str	r3, [sp, #12]
 800916c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800916e:	4433      	add	r3, r6
 8009170:	9309      	str	r3, [sp, #36]	@ 0x24
 8009172:	e76a      	b.n	800904a <_svfiprintf_r+0x52>
 8009174:	fb0c 3202 	mla	r2, ip, r2, r3
 8009178:	460c      	mov	r4, r1
 800917a:	2001      	movs	r0, #1
 800917c:	e7a8      	b.n	80090d0 <_svfiprintf_r+0xd8>
 800917e:	2300      	movs	r3, #0
 8009180:	3401      	adds	r4, #1
 8009182:	9305      	str	r3, [sp, #20]
 8009184:	4619      	mov	r1, r3
 8009186:	f04f 0c0a 	mov.w	ip, #10
 800918a:	4620      	mov	r0, r4
 800918c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009190:	3a30      	subs	r2, #48	@ 0x30
 8009192:	2a09      	cmp	r2, #9
 8009194:	d903      	bls.n	800919e <_svfiprintf_r+0x1a6>
 8009196:	2b00      	cmp	r3, #0
 8009198:	d0c6      	beq.n	8009128 <_svfiprintf_r+0x130>
 800919a:	9105      	str	r1, [sp, #20]
 800919c:	e7c4      	b.n	8009128 <_svfiprintf_r+0x130>
 800919e:	fb0c 2101 	mla	r1, ip, r1, r2
 80091a2:	4604      	mov	r4, r0
 80091a4:	2301      	movs	r3, #1
 80091a6:	e7f0      	b.n	800918a <_svfiprintf_r+0x192>
 80091a8:	ab03      	add	r3, sp, #12
 80091aa:	9300      	str	r3, [sp, #0]
 80091ac:	462a      	mov	r2, r5
 80091ae:	4b0e      	ldr	r3, [pc, #56]	@ (80091e8 <_svfiprintf_r+0x1f0>)
 80091b0:	a904      	add	r1, sp, #16
 80091b2:	4638      	mov	r0, r7
 80091b4:	f3af 8000 	nop.w
 80091b8:	1c42      	adds	r2, r0, #1
 80091ba:	4606      	mov	r6, r0
 80091bc:	d1d6      	bne.n	800916c <_svfiprintf_r+0x174>
 80091be:	89ab      	ldrh	r3, [r5, #12]
 80091c0:	065b      	lsls	r3, r3, #25
 80091c2:	f53f af2d 	bmi.w	8009020 <_svfiprintf_r+0x28>
 80091c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80091c8:	e72c      	b.n	8009024 <_svfiprintf_r+0x2c>
 80091ca:	ab03      	add	r3, sp, #12
 80091cc:	9300      	str	r3, [sp, #0]
 80091ce:	462a      	mov	r2, r5
 80091d0:	4b05      	ldr	r3, [pc, #20]	@ (80091e8 <_svfiprintf_r+0x1f0>)
 80091d2:	a904      	add	r1, sp, #16
 80091d4:	4638      	mov	r0, r7
 80091d6:	f000 f879 	bl	80092cc <_printf_i>
 80091da:	e7ed      	b.n	80091b8 <_svfiprintf_r+0x1c0>
 80091dc:	08009829 	.word	0x08009829
 80091e0:	08009833 	.word	0x08009833
 80091e4:	00000000 	.word	0x00000000
 80091e8:	08008f41 	.word	0x08008f41
 80091ec:	0800982f 	.word	0x0800982f

080091f0 <_printf_common>:
 80091f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80091f4:	4616      	mov	r6, r2
 80091f6:	4698      	mov	r8, r3
 80091f8:	688a      	ldr	r2, [r1, #8]
 80091fa:	690b      	ldr	r3, [r1, #16]
 80091fc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009200:	4293      	cmp	r3, r2
 8009202:	bfb8      	it	lt
 8009204:	4613      	movlt	r3, r2
 8009206:	6033      	str	r3, [r6, #0]
 8009208:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800920c:	4607      	mov	r7, r0
 800920e:	460c      	mov	r4, r1
 8009210:	b10a      	cbz	r2, 8009216 <_printf_common+0x26>
 8009212:	3301      	adds	r3, #1
 8009214:	6033      	str	r3, [r6, #0]
 8009216:	6823      	ldr	r3, [r4, #0]
 8009218:	0699      	lsls	r1, r3, #26
 800921a:	bf42      	ittt	mi
 800921c:	6833      	ldrmi	r3, [r6, #0]
 800921e:	3302      	addmi	r3, #2
 8009220:	6033      	strmi	r3, [r6, #0]
 8009222:	6825      	ldr	r5, [r4, #0]
 8009224:	f015 0506 	ands.w	r5, r5, #6
 8009228:	d106      	bne.n	8009238 <_printf_common+0x48>
 800922a:	f104 0a19 	add.w	sl, r4, #25
 800922e:	68e3      	ldr	r3, [r4, #12]
 8009230:	6832      	ldr	r2, [r6, #0]
 8009232:	1a9b      	subs	r3, r3, r2
 8009234:	42ab      	cmp	r3, r5
 8009236:	dc26      	bgt.n	8009286 <_printf_common+0x96>
 8009238:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800923c:	6822      	ldr	r2, [r4, #0]
 800923e:	3b00      	subs	r3, #0
 8009240:	bf18      	it	ne
 8009242:	2301      	movne	r3, #1
 8009244:	0692      	lsls	r2, r2, #26
 8009246:	d42b      	bmi.n	80092a0 <_printf_common+0xb0>
 8009248:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800924c:	4641      	mov	r1, r8
 800924e:	4638      	mov	r0, r7
 8009250:	47c8      	blx	r9
 8009252:	3001      	adds	r0, #1
 8009254:	d01e      	beq.n	8009294 <_printf_common+0xa4>
 8009256:	6823      	ldr	r3, [r4, #0]
 8009258:	6922      	ldr	r2, [r4, #16]
 800925a:	f003 0306 	and.w	r3, r3, #6
 800925e:	2b04      	cmp	r3, #4
 8009260:	bf02      	ittt	eq
 8009262:	68e5      	ldreq	r5, [r4, #12]
 8009264:	6833      	ldreq	r3, [r6, #0]
 8009266:	1aed      	subeq	r5, r5, r3
 8009268:	68a3      	ldr	r3, [r4, #8]
 800926a:	bf0c      	ite	eq
 800926c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009270:	2500      	movne	r5, #0
 8009272:	4293      	cmp	r3, r2
 8009274:	bfc4      	itt	gt
 8009276:	1a9b      	subgt	r3, r3, r2
 8009278:	18ed      	addgt	r5, r5, r3
 800927a:	2600      	movs	r6, #0
 800927c:	341a      	adds	r4, #26
 800927e:	42b5      	cmp	r5, r6
 8009280:	d11a      	bne.n	80092b8 <_printf_common+0xc8>
 8009282:	2000      	movs	r0, #0
 8009284:	e008      	b.n	8009298 <_printf_common+0xa8>
 8009286:	2301      	movs	r3, #1
 8009288:	4652      	mov	r2, sl
 800928a:	4641      	mov	r1, r8
 800928c:	4638      	mov	r0, r7
 800928e:	47c8      	blx	r9
 8009290:	3001      	adds	r0, #1
 8009292:	d103      	bne.n	800929c <_printf_common+0xac>
 8009294:	f04f 30ff 	mov.w	r0, #4294967295
 8009298:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800929c:	3501      	adds	r5, #1
 800929e:	e7c6      	b.n	800922e <_printf_common+0x3e>
 80092a0:	18e1      	adds	r1, r4, r3
 80092a2:	1c5a      	adds	r2, r3, #1
 80092a4:	2030      	movs	r0, #48	@ 0x30
 80092a6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80092aa:	4422      	add	r2, r4
 80092ac:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80092b0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80092b4:	3302      	adds	r3, #2
 80092b6:	e7c7      	b.n	8009248 <_printf_common+0x58>
 80092b8:	2301      	movs	r3, #1
 80092ba:	4622      	mov	r2, r4
 80092bc:	4641      	mov	r1, r8
 80092be:	4638      	mov	r0, r7
 80092c0:	47c8      	blx	r9
 80092c2:	3001      	adds	r0, #1
 80092c4:	d0e6      	beq.n	8009294 <_printf_common+0xa4>
 80092c6:	3601      	adds	r6, #1
 80092c8:	e7d9      	b.n	800927e <_printf_common+0x8e>
	...

080092cc <_printf_i>:
 80092cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80092d0:	7e0f      	ldrb	r7, [r1, #24]
 80092d2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80092d4:	2f78      	cmp	r7, #120	@ 0x78
 80092d6:	4691      	mov	r9, r2
 80092d8:	4680      	mov	r8, r0
 80092da:	460c      	mov	r4, r1
 80092dc:	469a      	mov	sl, r3
 80092de:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80092e2:	d807      	bhi.n	80092f4 <_printf_i+0x28>
 80092e4:	2f62      	cmp	r7, #98	@ 0x62
 80092e6:	d80a      	bhi.n	80092fe <_printf_i+0x32>
 80092e8:	2f00      	cmp	r7, #0
 80092ea:	f000 80d2 	beq.w	8009492 <_printf_i+0x1c6>
 80092ee:	2f58      	cmp	r7, #88	@ 0x58
 80092f0:	f000 80b9 	beq.w	8009466 <_printf_i+0x19a>
 80092f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80092f8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80092fc:	e03a      	b.n	8009374 <_printf_i+0xa8>
 80092fe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009302:	2b15      	cmp	r3, #21
 8009304:	d8f6      	bhi.n	80092f4 <_printf_i+0x28>
 8009306:	a101      	add	r1, pc, #4	@ (adr r1, 800930c <_printf_i+0x40>)
 8009308:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800930c:	08009365 	.word	0x08009365
 8009310:	08009379 	.word	0x08009379
 8009314:	080092f5 	.word	0x080092f5
 8009318:	080092f5 	.word	0x080092f5
 800931c:	080092f5 	.word	0x080092f5
 8009320:	080092f5 	.word	0x080092f5
 8009324:	08009379 	.word	0x08009379
 8009328:	080092f5 	.word	0x080092f5
 800932c:	080092f5 	.word	0x080092f5
 8009330:	080092f5 	.word	0x080092f5
 8009334:	080092f5 	.word	0x080092f5
 8009338:	08009479 	.word	0x08009479
 800933c:	080093a3 	.word	0x080093a3
 8009340:	08009433 	.word	0x08009433
 8009344:	080092f5 	.word	0x080092f5
 8009348:	080092f5 	.word	0x080092f5
 800934c:	0800949b 	.word	0x0800949b
 8009350:	080092f5 	.word	0x080092f5
 8009354:	080093a3 	.word	0x080093a3
 8009358:	080092f5 	.word	0x080092f5
 800935c:	080092f5 	.word	0x080092f5
 8009360:	0800943b 	.word	0x0800943b
 8009364:	6833      	ldr	r3, [r6, #0]
 8009366:	1d1a      	adds	r2, r3, #4
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	6032      	str	r2, [r6, #0]
 800936c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009370:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009374:	2301      	movs	r3, #1
 8009376:	e09d      	b.n	80094b4 <_printf_i+0x1e8>
 8009378:	6833      	ldr	r3, [r6, #0]
 800937a:	6820      	ldr	r0, [r4, #0]
 800937c:	1d19      	adds	r1, r3, #4
 800937e:	6031      	str	r1, [r6, #0]
 8009380:	0606      	lsls	r6, r0, #24
 8009382:	d501      	bpl.n	8009388 <_printf_i+0xbc>
 8009384:	681d      	ldr	r5, [r3, #0]
 8009386:	e003      	b.n	8009390 <_printf_i+0xc4>
 8009388:	0645      	lsls	r5, r0, #25
 800938a:	d5fb      	bpl.n	8009384 <_printf_i+0xb8>
 800938c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009390:	2d00      	cmp	r5, #0
 8009392:	da03      	bge.n	800939c <_printf_i+0xd0>
 8009394:	232d      	movs	r3, #45	@ 0x2d
 8009396:	426d      	negs	r5, r5
 8009398:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800939c:	4859      	ldr	r0, [pc, #356]	@ (8009504 <_printf_i+0x238>)
 800939e:	230a      	movs	r3, #10
 80093a0:	e011      	b.n	80093c6 <_printf_i+0xfa>
 80093a2:	6821      	ldr	r1, [r4, #0]
 80093a4:	6833      	ldr	r3, [r6, #0]
 80093a6:	0608      	lsls	r0, r1, #24
 80093a8:	f853 5b04 	ldr.w	r5, [r3], #4
 80093ac:	d402      	bmi.n	80093b4 <_printf_i+0xe8>
 80093ae:	0649      	lsls	r1, r1, #25
 80093b0:	bf48      	it	mi
 80093b2:	b2ad      	uxthmi	r5, r5
 80093b4:	2f6f      	cmp	r7, #111	@ 0x6f
 80093b6:	4853      	ldr	r0, [pc, #332]	@ (8009504 <_printf_i+0x238>)
 80093b8:	6033      	str	r3, [r6, #0]
 80093ba:	bf14      	ite	ne
 80093bc:	230a      	movne	r3, #10
 80093be:	2308      	moveq	r3, #8
 80093c0:	2100      	movs	r1, #0
 80093c2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80093c6:	6866      	ldr	r6, [r4, #4]
 80093c8:	60a6      	str	r6, [r4, #8]
 80093ca:	2e00      	cmp	r6, #0
 80093cc:	bfa2      	ittt	ge
 80093ce:	6821      	ldrge	r1, [r4, #0]
 80093d0:	f021 0104 	bicge.w	r1, r1, #4
 80093d4:	6021      	strge	r1, [r4, #0]
 80093d6:	b90d      	cbnz	r5, 80093dc <_printf_i+0x110>
 80093d8:	2e00      	cmp	r6, #0
 80093da:	d04b      	beq.n	8009474 <_printf_i+0x1a8>
 80093dc:	4616      	mov	r6, r2
 80093de:	fbb5 f1f3 	udiv	r1, r5, r3
 80093e2:	fb03 5711 	mls	r7, r3, r1, r5
 80093e6:	5dc7      	ldrb	r7, [r0, r7]
 80093e8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80093ec:	462f      	mov	r7, r5
 80093ee:	42bb      	cmp	r3, r7
 80093f0:	460d      	mov	r5, r1
 80093f2:	d9f4      	bls.n	80093de <_printf_i+0x112>
 80093f4:	2b08      	cmp	r3, #8
 80093f6:	d10b      	bne.n	8009410 <_printf_i+0x144>
 80093f8:	6823      	ldr	r3, [r4, #0]
 80093fa:	07df      	lsls	r7, r3, #31
 80093fc:	d508      	bpl.n	8009410 <_printf_i+0x144>
 80093fe:	6923      	ldr	r3, [r4, #16]
 8009400:	6861      	ldr	r1, [r4, #4]
 8009402:	4299      	cmp	r1, r3
 8009404:	bfde      	ittt	le
 8009406:	2330      	movle	r3, #48	@ 0x30
 8009408:	f806 3c01 	strble.w	r3, [r6, #-1]
 800940c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009410:	1b92      	subs	r2, r2, r6
 8009412:	6122      	str	r2, [r4, #16]
 8009414:	f8cd a000 	str.w	sl, [sp]
 8009418:	464b      	mov	r3, r9
 800941a:	aa03      	add	r2, sp, #12
 800941c:	4621      	mov	r1, r4
 800941e:	4640      	mov	r0, r8
 8009420:	f7ff fee6 	bl	80091f0 <_printf_common>
 8009424:	3001      	adds	r0, #1
 8009426:	d14a      	bne.n	80094be <_printf_i+0x1f2>
 8009428:	f04f 30ff 	mov.w	r0, #4294967295
 800942c:	b004      	add	sp, #16
 800942e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009432:	6823      	ldr	r3, [r4, #0]
 8009434:	f043 0320 	orr.w	r3, r3, #32
 8009438:	6023      	str	r3, [r4, #0]
 800943a:	4833      	ldr	r0, [pc, #204]	@ (8009508 <_printf_i+0x23c>)
 800943c:	2778      	movs	r7, #120	@ 0x78
 800943e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009442:	6823      	ldr	r3, [r4, #0]
 8009444:	6831      	ldr	r1, [r6, #0]
 8009446:	061f      	lsls	r7, r3, #24
 8009448:	f851 5b04 	ldr.w	r5, [r1], #4
 800944c:	d402      	bmi.n	8009454 <_printf_i+0x188>
 800944e:	065f      	lsls	r7, r3, #25
 8009450:	bf48      	it	mi
 8009452:	b2ad      	uxthmi	r5, r5
 8009454:	6031      	str	r1, [r6, #0]
 8009456:	07d9      	lsls	r1, r3, #31
 8009458:	bf44      	itt	mi
 800945a:	f043 0320 	orrmi.w	r3, r3, #32
 800945e:	6023      	strmi	r3, [r4, #0]
 8009460:	b11d      	cbz	r5, 800946a <_printf_i+0x19e>
 8009462:	2310      	movs	r3, #16
 8009464:	e7ac      	b.n	80093c0 <_printf_i+0xf4>
 8009466:	4827      	ldr	r0, [pc, #156]	@ (8009504 <_printf_i+0x238>)
 8009468:	e7e9      	b.n	800943e <_printf_i+0x172>
 800946a:	6823      	ldr	r3, [r4, #0]
 800946c:	f023 0320 	bic.w	r3, r3, #32
 8009470:	6023      	str	r3, [r4, #0]
 8009472:	e7f6      	b.n	8009462 <_printf_i+0x196>
 8009474:	4616      	mov	r6, r2
 8009476:	e7bd      	b.n	80093f4 <_printf_i+0x128>
 8009478:	6833      	ldr	r3, [r6, #0]
 800947a:	6825      	ldr	r5, [r4, #0]
 800947c:	6961      	ldr	r1, [r4, #20]
 800947e:	1d18      	adds	r0, r3, #4
 8009480:	6030      	str	r0, [r6, #0]
 8009482:	062e      	lsls	r6, r5, #24
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	d501      	bpl.n	800948c <_printf_i+0x1c0>
 8009488:	6019      	str	r1, [r3, #0]
 800948a:	e002      	b.n	8009492 <_printf_i+0x1c6>
 800948c:	0668      	lsls	r0, r5, #25
 800948e:	d5fb      	bpl.n	8009488 <_printf_i+0x1bc>
 8009490:	8019      	strh	r1, [r3, #0]
 8009492:	2300      	movs	r3, #0
 8009494:	6123      	str	r3, [r4, #16]
 8009496:	4616      	mov	r6, r2
 8009498:	e7bc      	b.n	8009414 <_printf_i+0x148>
 800949a:	6833      	ldr	r3, [r6, #0]
 800949c:	1d1a      	adds	r2, r3, #4
 800949e:	6032      	str	r2, [r6, #0]
 80094a0:	681e      	ldr	r6, [r3, #0]
 80094a2:	6862      	ldr	r2, [r4, #4]
 80094a4:	2100      	movs	r1, #0
 80094a6:	4630      	mov	r0, r6
 80094a8:	f7f6 feba 	bl	8000220 <memchr>
 80094ac:	b108      	cbz	r0, 80094b2 <_printf_i+0x1e6>
 80094ae:	1b80      	subs	r0, r0, r6
 80094b0:	6060      	str	r0, [r4, #4]
 80094b2:	6863      	ldr	r3, [r4, #4]
 80094b4:	6123      	str	r3, [r4, #16]
 80094b6:	2300      	movs	r3, #0
 80094b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80094bc:	e7aa      	b.n	8009414 <_printf_i+0x148>
 80094be:	6923      	ldr	r3, [r4, #16]
 80094c0:	4632      	mov	r2, r6
 80094c2:	4649      	mov	r1, r9
 80094c4:	4640      	mov	r0, r8
 80094c6:	47d0      	blx	sl
 80094c8:	3001      	adds	r0, #1
 80094ca:	d0ad      	beq.n	8009428 <_printf_i+0x15c>
 80094cc:	6823      	ldr	r3, [r4, #0]
 80094ce:	079b      	lsls	r3, r3, #30
 80094d0:	d413      	bmi.n	80094fa <_printf_i+0x22e>
 80094d2:	68e0      	ldr	r0, [r4, #12]
 80094d4:	9b03      	ldr	r3, [sp, #12]
 80094d6:	4298      	cmp	r0, r3
 80094d8:	bfb8      	it	lt
 80094da:	4618      	movlt	r0, r3
 80094dc:	e7a6      	b.n	800942c <_printf_i+0x160>
 80094de:	2301      	movs	r3, #1
 80094e0:	4632      	mov	r2, r6
 80094e2:	4649      	mov	r1, r9
 80094e4:	4640      	mov	r0, r8
 80094e6:	47d0      	blx	sl
 80094e8:	3001      	adds	r0, #1
 80094ea:	d09d      	beq.n	8009428 <_printf_i+0x15c>
 80094ec:	3501      	adds	r5, #1
 80094ee:	68e3      	ldr	r3, [r4, #12]
 80094f0:	9903      	ldr	r1, [sp, #12]
 80094f2:	1a5b      	subs	r3, r3, r1
 80094f4:	42ab      	cmp	r3, r5
 80094f6:	dcf2      	bgt.n	80094de <_printf_i+0x212>
 80094f8:	e7eb      	b.n	80094d2 <_printf_i+0x206>
 80094fa:	2500      	movs	r5, #0
 80094fc:	f104 0619 	add.w	r6, r4, #25
 8009500:	e7f5      	b.n	80094ee <_printf_i+0x222>
 8009502:	bf00      	nop
 8009504:	0800983a 	.word	0x0800983a
 8009508:	0800984b 	.word	0x0800984b

0800950c <memmove>:
 800950c:	4288      	cmp	r0, r1
 800950e:	b510      	push	{r4, lr}
 8009510:	eb01 0402 	add.w	r4, r1, r2
 8009514:	d902      	bls.n	800951c <memmove+0x10>
 8009516:	4284      	cmp	r4, r0
 8009518:	4623      	mov	r3, r4
 800951a:	d807      	bhi.n	800952c <memmove+0x20>
 800951c:	1e43      	subs	r3, r0, #1
 800951e:	42a1      	cmp	r1, r4
 8009520:	d008      	beq.n	8009534 <memmove+0x28>
 8009522:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009526:	f803 2f01 	strb.w	r2, [r3, #1]!
 800952a:	e7f8      	b.n	800951e <memmove+0x12>
 800952c:	4402      	add	r2, r0
 800952e:	4601      	mov	r1, r0
 8009530:	428a      	cmp	r2, r1
 8009532:	d100      	bne.n	8009536 <memmove+0x2a>
 8009534:	bd10      	pop	{r4, pc}
 8009536:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800953a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800953e:	e7f7      	b.n	8009530 <memmove+0x24>

08009540 <_sbrk_r>:
 8009540:	b538      	push	{r3, r4, r5, lr}
 8009542:	4d06      	ldr	r5, [pc, #24]	@ (800955c <_sbrk_r+0x1c>)
 8009544:	2300      	movs	r3, #0
 8009546:	4604      	mov	r4, r0
 8009548:	4608      	mov	r0, r1
 800954a:	602b      	str	r3, [r5, #0]
 800954c:	f7f8 ffec 	bl	8002528 <_sbrk>
 8009550:	1c43      	adds	r3, r0, #1
 8009552:	d102      	bne.n	800955a <_sbrk_r+0x1a>
 8009554:	682b      	ldr	r3, [r5, #0]
 8009556:	b103      	cbz	r3, 800955a <_sbrk_r+0x1a>
 8009558:	6023      	str	r3, [r4, #0]
 800955a:	bd38      	pop	{r3, r4, r5, pc}
 800955c:	2000056c 	.word	0x2000056c

08009560 <memcpy>:
 8009560:	440a      	add	r2, r1
 8009562:	4291      	cmp	r1, r2
 8009564:	f100 33ff 	add.w	r3, r0, #4294967295
 8009568:	d100      	bne.n	800956c <memcpy+0xc>
 800956a:	4770      	bx	lr
 800956c:	b510      	push	{r4, lr}
 800956e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009572:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009576:	4291      	cmp	r1, r2
 8009578:	d1f9      	bne.n	800956e <memcpy+0xe>
 800957a:	bd10      	pop	{r4, pc}

0800957c <_realloc_r>:
 800957c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009580:	4680      	mov	r8, r0
 8009582:	4615      	mov	r5, r2
 8009584:	460c      	mov	r4, r1
 8009586:	b921      	cbnz	r1, 8009592 <_realloc_r+0x16>
 8009588:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800958c:	4611      	mov	r1, r2
 800958e:	f7ff bc4b 	b.w	8008e28 <_malloc_r>
 8009592:	b92a      	cbnz	r2, 80095a0 <_realloc_r+0x24>
 8009594:	f7ff fbdc 	bl	8008d50 <_free_r>
 8009598:	2400      	movs	r4, #0
 800959a:	4620      	mov	r0, r4
 800959c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80095a0:	f000 f81a 	bl	80095d8 <_malloc_usable_size_r>
 80095a4:	4285      	cmp	r5, r0
 80095a6:	4606      	mov	r6, r0
 80095a8:	d802      	bhi.n	80095b0 <_realloc_r+0x34>
 80095aa:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80095ae:	d8f4      	bhi.n	800959a <_realloc_r+0x1e>
 80095b0:	4629      	mov	r1, r5
 80095b2:	4640      	mov	r0, r8
 80095b4:	f7ff fc38 	bl	8008e28 <_malloc_r>
 80095b8:	4607      	mov	r7, r0
 80095ba:	2800      	cmp	r0, #0
 80095bc:	d0ec      	beq.n	8009598 <_realloc_r+0x1c>
 80095be:	42b5      	cmp	r5, r6
 80095c0:	462a      	mov	r2, r5
 80095c2:	4621      	mov	r1, r4
 80095c4:	bf28      	it	cs
 80095c6:	4632      	movcs	r2, r6
 80095c8:	f7ff ffca 	bl	8009560 <memcpy>
 80095cc:	4621      	mov	r1, r4
 80095ce:	4640      	mov	r0, r8
 80095d0:	f7ff fbbe 	bl	8008d50 <_free_r>
 80095d4:	463c      	mov	r4, r7
 80095d6:	e7e0      	b.n	800959a <_realloc_r+0x1e>

080095d8 <_malloc_usable_size_r>:
 80095d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80095dc:	1f18      	subs	r0, r3, #4
 80095de:	2b00      	cmp	r3, #0
 80095e0:	bfbc      	itt	lt
 80095e2:	580b      	ldrlt	r3, [r1, r0]
 80095e4:	18c0      	addlt	r0, r0, r3
 80095e6:	4770      	bx	lr

080095e8 <_init>:
 80095e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095ea:	bf00      	nop
 80095ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095ee:	bc08      	pop	{r3}
 80095f0:	469e      	mov	lr, r3
 80095f2:	4770      	bx	lr

080095f4 <_fini>:
 80095f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095f6:	bf00      	nop
 80095f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095fa:	bc08      	pop	{r3}
 80095fc:	469e      	mov	lr, r3
 80095fe:	4770      	bx	lr
