# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir sim_build --top-module riscv_tb --timescale 1ns/1ps --vpi --public-flat-rw --prefix Vtop -o Vtop -LDFLAGS -Wl,-rpath,/home/talha/cocotb-env/lib/python3.12/site-packages/cocotb/libs -L/home/talha/cocotb-env/lib/python3.12/site-packages/cocotb/libs -lcocotbvpi_verilator -j 8 /home/talha/RISCV_Benchmarking_framework/rtl/mem_stage/mem_stage.v /home/talha/RISCV_Benchmarking_framework/rtl/writeback_stage/writeback_stage.v /home/talha/RISCV_Benchmarking_framework/rtl/riscv_tb.sv /home/talha/RISCV_Benchmarking_framework/rtl/peripherals/dmem.sv /home/talha/RISCV_Benchmarking_framework/rtl/peripherals/uart.sv /home/talha/RISCV_Benchmarking_framework/rtl/peripherals/data_memory.v /home/talha/RISCV_Benchmarking_framework/rtl/peripherals/timer.sv /home/talha/RISCV_Benchmarking_framework/rtl/execute_stage/alu_control.v /home/talha/RISCV_Benchmarking_framework/rtl/execute_stage/alu.v /home/talha/RISCV_Benchmarking_framework/rtl/execute_stage/execute_stage.v /home/talha/RISCV_Benchmarking_framework/rtl/execute_stage/pc_jump.v /home/talha/RISCV_Benchmarking_framework/rtl/fetch_stage/pc.v /home/talha/RISCV_Benchmarking_framework/rtl/fetch_stage/fetch_stage.v /home/talha/RISCV_Benchmarking_framework/rtl/fetch_stage/instruction_mem.v /home/talha/RISCV_Benchmarking_framework/rtl/fetch_stage/pc_update.v /home/talha/RISCV_Benchmarking_framework/rtl/hazard_unit.v /home/talha/RISCV_Benchmarking_framework/rtl/forwarding_unit.v /home/talha/RISCV_Benchmarking_framework/rtl/decode_stage/decode_controller.v /home/talha/RISCV_Benchmarking_framework/rtl/decode_stage/register_file.v /home/talha/RISCV_Benchmarking_framework/rtl/decode_stage/decode_stage.v /home/talha/RISCV_Benchmarking_framework/rtl/branch_target_buffer/btb_write.v /home/talha/RISCV_Benchmarking_framework/rtl/branch_target_buffer/btb_file.v /home/talha/RISCV_Benchmarking_framework/rtl/branch_target_buffer/btb_read.v /home/talha/RISCV_Benchmarking_framework/rtl/branch_target_buffer/btb.v /home/talha/RISCV_Benchmarking_framework/rtl/branch_target_buffer/dynamic_branch_predictor.v /home/talha/RISCV_Benchmarking_framework/rtl/branch_target_buffer/lru_next.v /home/talha/RISCV_Benchmarking_framework/rtl/branch_target_buffer/lru_reg.v /home/talha/RISCV_Benchmarking_framework/rtl/riscv_soc_top.v /home/talha/RISCV_Benchmarking_framework/rtl/pipeline_registers/id_ex_pipeline.v /home/talha/RISCV_Benchmarking_framework/rtl/pipeline_registers/ex_mem_pipeline.v /home/talha/RISCV_Benchmarking_framework/rtl/pipeline_registers/mem_wb_pipeline.v /home/talha/RISCV_Benchmarking_framework/rtl/pipeline_registers/if_id_pipeline.v /home/talha/cocotb-env/lib/python3.12/site-packages/cocotb/share/lib/verilator/verilator.cpp"
S      2593    59988  1768779502   471754175  1768779502   471754175 "7UpdX0SJuH5AmCGlXgMV2dcHLUhHNT1bAozxk8Nm" "/home/talha/RISCV_Benchmarking_framework/rtl/branch_target_buffer/btb.v"
S       893    59990  1768779502   475755198  1768779502   475755198 "4oXSYF85EsTxj4AvRNEkUR9IqXx59DLvGA0XllNf" "/home/talha/RISCV_Benchmarking_framework/rtl/branch_target_buffer/btb_file.v"
S      2054    59995  1768779502   475755198  1768779502   475755198 "P9QiIAhw4h2Z2ov2POLhEh04hmOYuykBYMBEDm9g" "/home/talha/RISCV_Benchmarking_framework/rtl/branch_target_buffer/btb_read.v"
S      4546    59996  1768779502   475755198  1768779502   475755198 "nZNXMamGVGcWVa85NTEbODbM29ELRQz28bVVmdn3" "/home/talha/RISCV_Benchmarking_framework/rtl/branch_target_buffer/btb_write.v"
S       639    59998  1768779502   479756221  1768779502   479756221 "gNHUltMIeRjwxANo2o8sHsYpALIWBA1cSg188y9o" "/home/talha/RISCV_Benchmarking_framework/rtl/branch_target_buffer/dynamic_branch_predictor.v"
S       869    60000  1768779502   479756221  1768779502   479756221 "wxet9wyhKnOiUeBEOHAfq9v9gjOvXazQDT96EWm6" "/home/talha/RISCV_Benchmarking_framework/rtl/branch_target_buffer/lru_next.v"
S       304    60002  1768779502   479756221  1768779502   479756221 "wMiZBxX6wAoMo4bLnFNyv1uBunB9XnWihP6K4fFn" "/home/talha/RISCV_Benchmarking_framework/rtl/branch_target_buffer/lru_reg.v"
S      1939   346592  1768779502   483757243  1768779502   483757243 "mWfOkLRg8tVwqxaOyPZYyIVnD63Zx6R6Aw2g2sSv" "/home/talha/RISCV_Benchmarking_framework/rtl/decode_stage/decode_controller.v"
S      2535   346745  1768779502   483757243  1768779502   483757243 "zNMW8ALFSVVuYh45VMFB4GDrDl10YYXLbpZ2iL9I" "/home/talha/RISCV_Benchmarking_framework/rtl/decode_stage/decode_stage.v"
S       854   348179  1768779502   483757243  1768779502   483757243 "hzQ37XAxj392EMKXQcX97WSw2DLXld795lzSIORW" "/home/talha/RISCV_Benchmarking_framework/rtl/decode_stage/register_file.v"
S      1124   348468  1768779502   483757243  1768779502   483757243 "tHhGvSRmAOBdi4zFboLDx2kIB8BerxkLskPAfGnj" "/home/talha/RISCV_Benchmarking_framework/rtl/execute_stage/alu.v"
S      1422   355964  1768779502   487758266  1768779502   487758266 "owoySalftsuJeO4B7V4qH0daQH45sY0RA3bwPyff" "/home/talha/RISCV_Benchmarking_framework/rtl/execute_stage/alu_control.v"
S      3845   357882  1768779502   487758266  1768779502   487758266 "csiTmiYlqCAXECEAeAOM0TwpRU2dSbAgnWvVeX6x" "/home/talha/RISCV_Benchmarking_framework/rtl/execute_stage/execute_stage.v"
S      1971   357905  1768779502   487758266  1768779502   487758266 "CYxLmuIF5IOjgsMQvBaZYwbvIXWEWeN2L4ZDPlwe" "/home/talha/RISCV_Benchmarking_framework/rtl/execute_stage/pc_jump.v"
S      1119   360077  1768779502   491759289  1768779502   491759289 "ZXSj3BEYsgs8v8bTUZBjsvcOcSZsOcqI7BLYVO5f" "/home/talha/RISCV_Benchmarking_framework/rtl/fetch_stage/fetch_stage.v"
S       929   360123  1768779502   491759289  1768779502   491759289 "gHfWpojAdWP34ZnATf8PFdsJKzxyjzNlweTifAGd" "/home/talha/RISCV_Benchmarking_framework/rtl/fetch_stage/instruction_mem.v"
S       425   360691  1768779502   491759289  1768779502   491759289 "CEU6NlK7mwAGnvO68Se0Kvv3jVA9mlLqJL56pF2L" "/home/talha/RISCV_Benchmarking_framework/rtl/fetch_stage/pc.v"
S       558   360794  1768779502   491759289  1768779502   491759289 "4cLMDgSeqUkBhoWbmwbKYa4F5vC02AmLzCrnSTWE" "/home/talha/RISCV_Benchmarking_framework/rtl/fetch_stage/pc_update.v"
S      1071   360839  1768779502   491759289  1768779502   491759289 "pNdV2g2Lo46ofRBcz8Cg3XM6pzihOt9Ekd3H8iUp" "/home/talha/RISCV_Benchmarking_framework/rtl/forwarding_unit.v"
S      2242   360915  1768779502   491759289  1768779502   491759289 "BFPXPy8GkAJhL5ayOktNBWyyJRnXUPksFY56h5Sp" "/home/talha/RISCV_Benchmarking_framework/rtl/hazard_unit.v"
S      4758   360934  1768862173   287976713  1768862173   287976713 "V6LSshNv4iRBNC62qpy0rK52wk6E5FmcgtWiFB8u" "/home/talha/RISCV_Benchmarking_framework/rtl/mem_stage/mem_stage.v"
S      1345   360955  1768779502   495760311  1768779502   495760311 "IQUgRbiae7C2HA3EKXDI3BKgouUzyF0Jxb8znTBo" "/home/talha/RISCV_Benchmarking_framework/rtl/peripherals/data_memory.v"
S      1648   360956  1768779502   495760311  1768779502   495760311 "a2tP39HyjmE3ZkdKu17uEHFh260Vz3g2nJP2i6Q1" "/home/talha/RISCV_Benchmarking_framework/rtl/peripherals/dmem.sv"
S       240   360957  1768779502   495760311  1768779502   495760311 "sXOHec0hAJ4eq3BD7dyHPmb4yGTgh2pQEW5OJEO3" "/home/talha/RISCV_Benchmarking_framework/rtl/peripherals/timer.sv"
S       221   360964  1768779502   495760311  1768779502   495760311 "q3PBYXPYon3GnfMOARkVRlMMFcnqOa9ccz9mpfxh" "/home/talha/RISCV_Benchmarking_framework/rtl/peripherals/uart.sv"
S      1833   360973  1768779502   499761334  1768779502   499761334 "xXdPXEkkSE83uBLdnue4wxA2sKZIZ0MphpqHS0bS" "/home/talha/RISCV_Benchmarking_framework/rtl/pipeline_registers/ex_mem_pipeline.v"
S      3973   361096  1768779502   499761334  1768779502   499761334 "aXCG1dU1RY4tZIfO8J7yGKgJ23HvZ47TTpHTRYTW" "/home/talha/RISCV_Benchmarking_framework/rtl/pipeline_registers/id_ex_pipeline.v"
S      1353   361108  1768779502   499761334  1768779502   499761334 "BFDRq9UFuX4JrJzVTQ390HUMp9QB350ZVmiJS4Bh" "/home/talha/RISCV_Benchmarking_framework/rtl/pipeline_registers/if_id_pipeline.v"
S       842   361114  1768779502   499761334  1768779502   499761334 "c8yIdlLOPxHp3xmvVBdgCuxfj20cNZVqfMEPSHJ5" "/home/talha/RISCV_Benchmarking_framework/rtl/pipeline_registers/mem_wb_pipeline.v"
S     10943   361143  1768779502   499761334  1768779502   499761334 "Xc7y1tyBoakMieFkAmKVTJJySvvLpzoBkrNTKdgd" "/home/talha/RISCV_Benchmarking_framework/rtl/riscv_soc_top.v"
S       443   364174  1768779667   497787831  1768779667   497787831 "EBT9kYS8jWDFtgDZC1KlaGSarqBIpT0t27hsgf02" "/home/talha/RISCV_Benchmarking_framework/rtl/riscv_tb.sv"
S       207   361150  1768779502   499761334  1768779502   499761334 "gLnAHDQXBp46MnTaEhP5UbBxOtSawaqtW0AkLHfw" "/home/talha/RISCV_Benchmarking_framework/rtl/writeback_stage/writeback_stage.v"
S  17458064   348477  1767961379   456179678  1767961379   456179678 "unhashed" "/usr/local/bin/verilator_bin"
S      7894   348549  1767961379   656045316  1767961379   656045316 "45BiI7Y49Je16uoVRyhTfYUdqu0tB7l2uWQBCqnR" "/usr/local/share/verilator/include/verilated_std.sv"
S      3211   348531  1767961379   656045316  1767961379   656045316 "ngPDHjkbt6n5YQTUl4elWsZ0HymH7QkGJkJzw8QO" "/usr/local/share/verilator/include/verilated_std_waiver.vlt"
T      2876   358195  1768863014   818847151  1768863014   818847151 "unhashed" "sim_build/Vtop.cpp"
T      3417   358159  1768863014   818847151  1768863014   818847151 "unhashed" "sim_build/Vtop.h"
T      2254   360001  1768863014   823247151  1768863014   823247151 "unhashed" "sim_build/Vtop.mk"
T      1166   357952  1768863014   818847151  1768863014   818847151 "unhashed" "sim_build/Vtop__ConstPool__0__Slow.cpp"
T       668   357939  1768863014   818847151  1768863014   818847151 "unhashed" "sim_build/Vtop__Dpi.cpp"
T       520   357897  1768863014   818847151  1768863014   818847151 "unhashed" "sim_build/Vtop__Dpi.h"
T      3276   357896  1768863014   818847151  1768863014   818847151 "unhashed" "sim_build/Vtop__Syms.h"
T    128994   357741  1768863014   818847151  1768863014   818847151 "unhashed" "sim_build/Vtop__Syms__Slow.cpp"
T     51377   359463  1768863014   818847151  1768863014   818847151 "unhashed" "sim_build/Vtop___024root.h"
T    442340   359602  1768863014   823247151  1768863014   823247151 "unhashed" "sim_build/Vtop___024root__0.cpp"
T    249592   359608  1768863014   818847151  1768863014   818847151 "unhashed" "sim_build/Vtop___024root__0__Slow.cpp"
T       632   359485  1768863014   818847151  1768863014   818847151 "unhashed" "sim_build/Vtop___024root__Slow.cpp"
T       772   359346  1768863014   818847151  1768863014   818847151 "unhashed" "sim_build/Vtop__pch.h"
T      2882   360598  1768863014   823247151  1768863014   823247151 "unhashed" "sim_build/Vtop__ver.d"
T         0        0  1768863014   823247151  1768863014   823247151 "unhashed" "sim_build/Vtop__verFiles.dat"
T      1694   359669  1768863014   823247151  1768863014   823247151 "unhashed" "sim_build/Vtop_classes.mk"
