#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Apr 19 12:00:52 2023
# Process ID: 7718
# Current directory: /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/ebaz4205_I2S_Transmitter_0_2_synth_1
# Command line: vivado -log ebaz4205_I2S_Transmitter_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ebaz4205_I2S_Transmitter_0_2.tcl
# Log file: /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/ebaz4205_I2S_Transmitter_0_2_synth_1/ebaz4205_I2S_Transmitter_0_2.vds
# Journal file: /home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/ebaz4205_I2S_Transmitter_0_2_synth_1/vivado.jou
# Running On: guido-UM690, OS: Linux, CPU Frequency: 4161.950 MHz, CPU Physical cores: 16, Host memory: 31270 MB
#-----------------------------------------------------------
source ebaz4205_I2S_Transmitter_0_2.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1392.293 ; gain = 0.023 ; free physical = 18262 ; free virtual = 22960
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axi_dynclk'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_axis_capture'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_spectrum/IP_ps2_mouse'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/guido/Xilinx-tools/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ebaz4205_I2S_Transmitter_0_2
Command: synth_design -top ebaz4205_I2S_Transmitter_0_2 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8070
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/guido/Xilinx-tools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2043.492 ; gain = 369.801 ; free physical = 6938 ; free virtual = 11654
Synthesis current peak Physical Memory [PSS] (MB): peak = 1241.070; parent = 1117.594; children = 123.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3025.836; parent = 2049.434; children = 976.402
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ebaz4205_I2S_Transmitter_0_2' [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_I2S_Transmitter_0_2/synth/ebaz4205_I2S_Transmitter_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'I2S_Transmitter' [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/I2S_Transmitter.v:30]
INFO: [Synth 8-6155] done synthesizing module 'I2S_Transmitter' (0#1) [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/I2S_Transmitter.v:30]
INFO: [Synth 8-6155] done synthesizing module 'ebaz4205_I2S_Transmitter_0_2' (0#1) [/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_I2S_Transmitter_0_2/synth/ebaz4205_I2S_Transmitter_0_2.v:53]
WARNING: [Synth 8-7129] Port s00_axis_aresetn in module I2S_Transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[3] in module I2S_Transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[2] in module I2S_Transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[1] in module I2S_Transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[0] in module I2S_Transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tlast in module I2S_Transmitter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2116.398 ; gain = 442.707 ; free physical = 7193 ; free virtual = 11923
Synthesis current peak Physical Memory [PSS] (MB): peak = 1241.070; parent = 1117.594; children = 123.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3092.805; parent = 2116.402; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2131.242 ; gain = 457.551 ; free physical = 7228 ; free virtual = 11960
Synthesis current peak Physical Memory [PSS] (MB): peak = 1241.070; parent = 1117.594; children = 123.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3107.648; parent = 2131.246; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2131.242 ; gain = 457.551 ; free physical = 7267 ; free virtual = 11998
Synthesis current peak Physical Memory [PSS] (MB): peak = 1241.070; parent = 1117.594; children = 123.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3107.648; parent = 2131.246; children = 976.402
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2131.242 ; gain = 0.000 ; free physical = 7264 ; free virtual = 11997
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2285.992 ; gain = 0.000 ; free physical = 7341 ; free virtual = 12079
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2285.992 ; gain = 0.000 ; free physical = 7343 ; free virtual = 12081
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/guido/Xilinx-tools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2285.992 ; gain = 612.301 ; free physical = 7336 ; free virtual = 12089
Synthesis current peak Physical Memory [PSS] (MB): peak = 1241.070; parent = 1117.594; children = 123.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3239.586; parent = 2263.184; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2285.992 ; gain = 612.301 ; free physical = 7325 ; free virtual = 12077
Synthesis current peak Physical Memory [PSS] (MB): peak = 1241.070; parent = 1117.594; children = 123.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3239.586; parent = 2263.184; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2285.992 ; gain = 612.301 ; free physical = 7326 ; free virtual = 12077
Synthesis current peak Physical Memory [PSS] (MB): peak = 1241.070; parent = 1117.594; children = 123.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3239.586; parent = 2263.184; children = 976.402
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'I2S_Transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                              000 |                              000
                      S1 |                              001 |                              001
                      S2 |                              010 |                              010
                      S3 |                              011 |                              011
                      S4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'I2S_Transmitter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2285.992 ; gain = 612.301 ; free physical = 7504 ; free virtual = 12274
Synthesis current peak Physical Memory [PSS] (MB): peak = 1241.070; parent = 1117.594; children = 123.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3239.586; parent = 2263.184; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   5 Input   16 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axis_aresetn in module ebaz4205_I2S_Transmitter_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[3] in module ebaz4205_I2S_Transmitter_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[2] in module ebaz4205_I2S_Transmitter_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[1] in module ebaz4205_I2S_Transmitter_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[0] in module ebaz4205_I2S_Transmitter_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tlast in module ebaz4205_I2S_Transmitter_0_2 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2285.992 ; gain = 612.301 ; free physical = 7432 ; free virtual = 12232
Synthesis current peak Physical Memory [PSS] (MB): peak = 1241.070; parent = 1117.594; children = 123.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3239.586; parent = 2263.184; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2285.992 ; gain = 612.301 ; free physical = 6552 ; free virtual = 11366
Synthesis current peak Physical Memory [PSS] (MB): peak = 1315.057; parent = 1191.684; children = 123.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3239.586; parent = 2263.184; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2285.992 ; gain = 612.301 ; free physical = 6571 ; free virtual = 11386
Synthesis current peak Physical Memory [PSS] (MB): peak = 1315.089; parent = 1191.716; children = 123.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3239.586; parent = 2263.184; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2285.992 ; gain = 612.301 ; free physical = 6597 ; free virtual = 11412
Synthesis current peak Physical Memory [PSS] (MB): peak = 1315.317; parent = 1191.944; children = 123.477
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3239.586; parent = 2263.184; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2285.992 ; gain = 612.301 ; free physical = 7128 ; free virtual = 11938
Synthesis current peak Physical Memory [PSS] (MB): peak = 1318.732; parent = 1193.597; children = 125.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3239.586; parent = 2263.184; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2285.992 ; gain = 612.301 ; free physical = 7125 ; free virtual = 11935
Synthesis current peak Physical Memory [PSS] (MB): peak = 1318.763; parent = 1193.628; children = 125.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3239.586; parent = 2263.184; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2285.992 ; gain = 612.301 ; free physical = 7119 ; free virtual = 11929
Synthesis current peak Physical Memory [PSS] (MB): peak = 1318.764; parent = 1193.628; children = 125.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3239.586; parent = 2263.184; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2285.992 ; gain = 612.301 ; free physical = 7117 ; free virtual = 11927
Synthesis current peak Physical Memory [PSS] (MB): peak = 1318.779; parent = 1193.644; children = 125.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3239.586; parent = 2263.184; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2285.992 ; gain = 612.301 ; free physical = 7115 ; free virtual = 11925
Synthesis current peak Physical Memory [PSS] (MB): peak = 1318.779; parent = 1193.644; children = 125.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3239.586; parent = 2263.184; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2285.992 ; gain = 612.301 ; free physical = 7103 ; free virtual = 11913
Synthesis current peak Physical Memory [PSS] (MB): peak = 1318.795; parent = 1193.659; children = 125.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3239.586; parent = 2263.184; children = 976.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     2|
|2     |LUT3 |     6|
|3     |LUT4 |     3|
|4     |LUT5 |     6|
|5     |LUT6 |    20|
|6     |FDRE |    64|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2285.992 ; gain = 612.301 ; free physical = 7108 ; free virtual = 11918
Synthesis current peak Physical Memory [PSS] (MB): peak = 1318.830; parent = 1193.694; children = 125.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3239.586; parent = 2263.184; children = 976.402
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2285.992 ; gain = 457.551 ; free physical = 7157 ; free virtual = 11968
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2285.992 ; gain = 612.301 ; free physical = 7159 ; free virtual = 11969
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2285.992 ; gain = 0.000 ; free physical = 7152 ; free virtual = 11962
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2285.992 ; gain = 0.000 ; free physical = 7606 ; free virtual = 12413
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 59f1ba78
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2285.992 ; gain = 893.699 ; free physical = 7761 ; free virtual = 12567
INFO: [Common 17-1381] The checkpoint '/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/ebaz4205_I2S_Transmitter_0_2_synth_1/ebaz4205_I2S_Transmitter_0_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ebaz4205_I2S_Transmitter_0_2, cache-ID = fffe12099222f5e4
INFO: [Common 17-1381] The checkpoint '/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.runs/ebaz4205_I2S_Transmitter_0_2_synth_1/ebaz4205_I2S_Transmitter_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ebaz4205_I2S_Transmitter_0_2_utilization_synth.rpt -pb ebaz4205_I2S_Transmitter_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 19 12:01:36 2023...
