#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000842620 .scope module, "testbench" "testbench" 2 3;
 .timescale -6 -9;
v0000000000870d70_0 .var "clk", 0 0;
v0000000000870e10_0 .var "cnt", 31 0;
v0000000000871720_0 .var "cnt_edge", 0 0;
v0000000000871180_0 .var/real "cos_real", 0 0;
v00000000008717c0_0 .var/s "cos_val", 15 0;
v0000000000871860_0 .var/i "freq", 31 0;
v0000000000871ae0_0 .var/real "my_time", 0 0;
v0000000000871900_0 .var "reset", 0 0;
v0000000000871b80_0 .var/real "sin_real", 0 0;
v00000000008714a0_0 .var/s "sin_val", 15 0;
E_0000000000877f60 .event posedge, v0000000000871720_0;
E_0000000000877c60 .event posedge, v0000000000871900_0, v0000000000870d70_0;
S_00000000008427b0 .scope function.real, "cos" "cos" 2 48, 2 48 0, S_0000000000842620;
 .timescale -6 -9;
; Variable cos is REAL return value of scope S_00000000008427b0
v0000000000870500_0 .var/real "x", 0 0;
TD_testbench.cos ;
    %load/real v0000000000870500_0;
    %pushi/real 1686629711, 4066; load=1.57080
    %pushi/real 578801, 4044; load=1.57080
    %add/wr;
    %add/wr;
    %store/real v0000000000870910_0;
    %callf/real TD_testbench.sin, S_00000000008705a0;
    %ret/real 0; Assign to cos
    %end;
S_00000000008705a0 .scope function.real, "sin" "sin" 2 21, 2 21 0, S_0000000000842620;
 .timescale -6 -9;
v0000000000870730_0 .var/real "sign", 0 0;
; Variable sin is REAL return value of scope S_00000000008705a0
v0000000000870870_0 .var/real "sum", 0 0;
v0000000000870910_0 .var/real "x", 0 0;
v00000000008709b0_0 .var/real "x1", 0 0;
v0000000000870a50_0 .var/real "y", 0 0;
v0000000000870af0_0 .var/real "y2", 0 0;
v0000000000870b90_0 .var/real "y3", 0 0;
v0000000000870c30_0 .var/real "y5", 0 0;
v0000000000870cd0_0 .var/real "y7", 0 0;
TD_testbench.sin ;
    %pushi/real 1073741824, 4066; load=1.00000
    %store/real v0000000000870730_0;
    %load/real v0000000000870910_0;
    %store/real v00000000008709b0_0;
    %load/real v00000000008709b0_0;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %jmp/0xz  T_1.0, 5;
    %pushi/real 0, 0; load 0.0
    %load/real v00000000008709b0_0;
    %sub/wr;
    %store/real v00000000008709b0_0;
    %pushi/real 1073741824, 20450; load=-1.00000
    %store/real v0000000000870730_0;
T_1.0 ;
T_1.2 ;
    %pushi/real 1686629711, 4066; load=1.57080
    %pushi/real 578801, 4044; load=1.57080
    %add/wr;
    %load/real v00000000008709b0_0;
    %cmp/wr;
    %jmp/0xz T_1.3, 5;
    %load/real v00000000008709b0_0;
    %pushi/real 1686629711, 4067; load=3.14159
    %pushi/real 578801, 4045; load=3.14159
    %add/wr;
    %sub/wr;
    %store/real v00000000008709b0_0;
    %pushi/real 1073741824, 20450; load=-1.00000
    %load/real v0000000000870730_0;
    %mul/wr;
    %store/real v0000000000870730_0;
    %jmp T_1.2;
T_1.3 ;
    %load/real v00000000008709b0_0;
    %pushi/vec4 2, 0, 32;
    %cvt/rv/s;
    %mul/wr;
    %pushi/real 1686629711, 4067; load=3.14159
    %pushi/real 578801, 4045; load=3.14159
    %add/wr;
    %div/wr;
    %store/real v0000000000870a50_0;
    %load/real v0000000000870a50_0;
    %load/real v0000000000870a50_0;
    %mul/wr;
    %store/real v0000000000870af0_0;
    %load/real v0000000000870a50_0;
    %load/real v0000000000870af0_0;
    %mul/wr;
    %store/real v0000000000870b90_0;
    %load/real v0000000000870b90_0;
    %load/real v0000000000870af0_0;
    %mul/wr;
    %store/real v0000000000870c30_0;
    %load/real v0000000000870c30_0;
    %load/real v0000000000870af0_0;
    %mul/wr;
    %store/real v0000000000870cd0_0;
    %pushi/real 1686627214, 4066; load=1.57079
    %pushi/real 2886755, 4044; load=1.57079
    %add/wr;
    %load/real v0000000000870a50_0;
    %mul/wr;
    %pushi/real 1387192832, 4065; load=0.645962
    %pushi/real 962073, 4043; load=0.645962
    %add/wr;
    %load/real v0000000000870b90_0;
    %mul/wr;
    %sub/wr;
    %pushi/real 1369098135, 4062; load=0.0796920
    %pushi/real 47513, 4040; load=0.0796920
    %add/wr;
    %load/real v0000000000870c30_0;
    %mul/wr;
    %add/wr;
    %pushi/real 1286899195, 4058; load=0.00468171
    %pushi/real 1990651, 4036; load=0.00468171
    %add/wr;
    %load/real v0000000000870cd0_0;
    %mul/wr;
    %sub/wr;
    %store/real v0000000000870870_0;
    %load/real v0000000000870730_0;
    %load/real v0000000000870870_0;
    %mul/wr;
    %ret/real 0; Assign to sin
    %end;
    .scope S_0000000000842620;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000870d70_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000000000842620;
T_3 ;
    %delay 50, 0;
    %load/vec4 v0000000000870d70_0;
    %inv;
    %store/vec4 v0000000000870d70_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000842620;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000871900_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000871900_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0000000000842620;
T_5 ;
    %wait E_0000000000877c60;
    %load/vec4 v0000000000871900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000870e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000871720_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 10000000, 0, 32;
    %load/vec4 v0000000000871860_0;
    %muli 64, 0, 32;
    %div;
    %subi 1, 0, 32;
    %load/vec4 v0000000000870e10_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_5.2, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000870e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000871720_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000000000870e10_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000000000870e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000871720_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000842620;
T_6 ;
    %wait E_0000000000877f60;
    %load/real v0000000000871ae0_0;
    %store/real v0000000000870910_0;
    %callf/real TD_testbench.sin, S_00000000008705a0;
    %assign/wr v0000000000871b80_0, 0;
    %load/real v0000000000871b80_0;
    %pushi/vec4 32000, 0, 32;
    %cvt/rv/s;
    %mul/wr;
    %cvt/vr 16;
    %assign/vec4 v00000000008714a0_0, 0;
    %load/real v0000000000871ae0_0;
    %pushi/real 1686629711, 4062; load=0.0981748
    %pushi/real 578801, 4040; load=0.0981748
    %add/wr;
    %add/wr;
    %assign/wr v0000000000871ae0_0, 0;
    %load/real v0000000000871ae0_0;
    %store/real v0000000000870500_0;
    %callf/real TD_testbench.cos, S_00000000008427b0;
    %assign/wr v0000000000871180_0, 0;
    %load/real v0000000000871180_0;
    %pushi/vec4 32000, 0, 32;
    %cvt/rv/s;
    %mul/wr;
    %cvt/vr 16;
    %assign/vec4 v00000000008717c0_0, 0;
    %load/real v0000000000871ae0_0;
    %pushi/real 1686629711, 4062; load=0.0981748
    %pushi/real 578801, 4040; load=0.0981748
    %add/wr;
    %add/wr;
    %assign/wr v0000000000871ae0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000842620;
T_7 ;
    %vpi_call 2 98 "$dumpfile", "out.vcd" {0 0 0};
    %vpi_call 2 99 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000842620 {0 0 0};
    %pushi/real 0, 4065; load=0.00000
    %store/real v0000000000871ae0_0;
    %pushi/vec4 500, 0, 32;
    %store/vec4 v0000000000871860_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0000000000871860_0, 0, 32;
    %delay 10000000, 0;
    %pushi/vec4 1500, 0, 32;
    %store/vec4 v0000000000871860_0, 0, 32;
    %delay 10000000, 0;
    %vpi_call 2 109 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "tsin.v";
