{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695127280277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695127280277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 19 09:41:20 2023 " "Processing started: Tue Sep 19 09:41:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695127280277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695127280277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off problema1-projeto -c problema1-projeto " "Command: quartus_map --read_settings_files=on --write_settings_files=off problema1-projeto -c problema1-projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695127280277 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695127280815 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695127280815 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_tx.v(26) " "Verilog HDL information at uart_tx.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "uart_tx.v" "" { Text "H:/PROBLEMA1/uart_tx.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695127299491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "H:/PROBLEMA1/uart_tx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695127299493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695127299493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "H:/PROBLEMA1/uart_rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695127299494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695127299494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.v 1 1 " "Found 1 design units, including 1 entities, in source file tristate.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.v" "" { Text "H:/PROBLEMA1/tristate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695127299495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695127299495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file main_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_uart " "Found entity 1: main_uart" {  } { { "main_uart.v" "" { Text "H:/PROBLEMA1/main_uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695127299496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695127299496 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "o general_MEF.v(82) " "Unrecognized synthesis attribute \"o\" at general_MEF.v(82)" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 82 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695127299498 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "seletor general_MEF.v(82) " "Unrecognized synthesis attribute \"seletor\" at general_MEF.v(82)" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 82 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695127299498 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "do general_MEF.v(82) " "Unrecognized synthesis attribute \"do\" at general_MEF.v(82)" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 82 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695127299498 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "buffer general_MEF.v(82) " "Unrecognized synthesis attribute \"buffer\" at general_MEF.v(82)" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 82 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695127299498 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "para general_MEF.v(82) " "Unrecognized synthesis attribute \"para\" at general_MEF.v(82)" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 82 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695127299498 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "general_MEF.v(67) " "Verilog HDL information at general_MEF.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695127299498 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(166) " "Verilog HDL Expression warning at general_MEF.v(166): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 166 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695127299498 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(172) " "Verilog HDL Expression warning at general_MEF.v(172): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 172 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695127299498 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(192) " "Verilog HDL Expression warning at general_MEF.v(192): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 192 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695127299498 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(196) " "Verilog HDL Expression warning at general_MEF.v(196): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 196 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695127299498 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(201) " "Verilog HDL Expression warning at general_MEF.v(201): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 201 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695127299498 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(218) " "Verilog HDL Expression warning at general_MEF.v(218): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 218 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695127299498 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(222) " "Verilog HDL Expression warning at general_MEF.v(222): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 222 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695127299498 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(227) " "Verilog HDL Expression warning at general_MEF.v(227): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 227 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695127299498 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(244) " "Verilog HDL Expression warning at general_MEF.v(244): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 244 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695127299498 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(262) " "Verilog HDL Expression warning at general_MEF.v(262): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 262 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695127299498 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(288) " "Verilog HDL Expression warning at general_MEF.v(288): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 288 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695127299499 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(324) " "Verilog HDL Expression warning at general_MEF.v(324): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 324 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695127299499 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(338) " "Verilog HDL Expression warning at general_MEF.v(338): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 338 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695127299499 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(353) " "Verilog HDL Expression warning at general_MEF.v(353): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 353 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695127299499 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(358) " "Verilog HDL Expression warning at general_MEF.v(358): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 358 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695127299499 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(368) " "Verilog HDL Expression warning at general_MEF.v(368): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 368 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695127299499 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(373) " "Verilog HDL Expression warning at general_MEF.v(373): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 373 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695127299499 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(391) " "Verilog HDL Expression warning at general_MEF.v(391): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 391 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695127299499 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(402) " "Verilog HDL Expression warning at general_MEF.v(402): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 402 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695127299499 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(433) " "Verilog HDL Expression warning at general_MEF.v(433): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 433 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695127299499 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 general_MEF.v(438) " "Verilog HDL Expression warning at general_MEF.v(438): truncated literal to match 8 bits" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 438 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695127299499 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "general_MEF.v(107) " "Verilog HDL information at general_MEF.v(107): always construct contains both blocking and non-blocking assignments" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 107 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695127299499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "general_mef.v 1 1 " "Found 1 design units, including 1 entities, in source file general_mef.v" { { "Info" "ISGN_ENTITY_NAME" "1 general_MEF " "Found entity 1: general_MEF" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695127299499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695127299499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code_verify.v 1 1 " "Found 1 design units, including 1 entities, in source file code_verify.v" { { "Info" "ISGN_ENTITY_NAME" "1 code_verify " "Found entity 1: code_verify" {  } { { "code_verify.v" "" { Text "H:/PROBLEMA1/code_verify.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695127299500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695127299500 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DHT11_Made_in_china.v(220) " "Verilog HDL information at DHT11_Made_in_china.v(220): always construct contains both blocking and non-blocking assignments" {  } { { "DHT11_Made_in_china.v" "" { Text "H:/PROBLEMA1/DHT11_Made_in_china.v" 220 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695127299502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dht11_made_in_china.v 2 2 " "Found 2 design units, including 2 entities, in source file dht11_made_in_china.v" { { "Info" "ISGN_ENTITY_NAME" "1 DHT11_Made_in_china " "Found entity 1: DHT11_Made_in_china" {  } { { "DHT11_Made_in_china.v" "" { Text "H:/PROBLEMA1/DHT11_Made_in_china.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695127299503 ""} { "Info" "ISGN_ENTITY_NAME" "2 generate_clock_1MHZ " "Found entity 2: generate_clock_1MHZ" {  } { { "DHT11_Made_in_china.v" "" { Text "H:/PROBLEMA1/DHT11_Made_in_china.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695127299503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695127299503 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sensor_01_MEF.v(122) " "Verilog HDL information at sensor_01_MEF.v(122): always construct contains both blocking and non-blocking assignments" {  } { { "sensor_01_MEF.v" "" { Text "H:/PROBLEMA1/sensor_01_MEF.v" 122 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695127299504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor_01_mef.v 2 2 " "Found 2 design units, including 2 entities, in source file sensor_01_mef.v" { { "Info" "ISGN_ENTITY_NAME" "1 sensor_01_MEF " "Found entity 1: sensor_01_MEF" {  } { { "sensor_01_MEF.v" "" { Text "H:/PROBLEMA1/sensor_01_MEF.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695127299504 ""} { "Info" "ISGN_ENTITY_NAME" "2 timer_pulso_reset " "Found entity 2: timer_pulso_reset" {  } { { "sensor_01_MEF.v" "" { Text "H:/PROBLEMA1/sensor_01_MEF.v" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695127299504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695127299504 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "info_sensor general_MEF.v(104) " "Verilog HDL Implicit Net warning at general_MEF.v(104): created implicit net for \"info_sensor\"" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695127299505 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "general_MEF " "Elaborating entity \"general_MEF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695127299541 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt general_MEF.v(41) " "Verilog HDL or VHDL warning at general_MEF.v(41): object \"cnt\" assigned a value but never read" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695127299542 "|general_MEF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:receiver_uart " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:receiver_uart\"" {  } { { "general_MEF.v" "receiver_uart" { Text "H:/PROBLEMA1/general_MEF.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695127299577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "code_verify code_verify:verify " "Elaborating entity \"code_verify\" for hierarchy \"code_verify:verify\"" {  } { { "general_MEF.v" "verify" { Text "H:/PROBLEMA1/general_MEF.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695127299580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:transmiter_data " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:transmiter_data\"" {  } { { "general_MEF.v" "transmiter_data" { Text "H:/PROBLEMA1/general_MEF.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695127299581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensor_01_MEF sensor_01_MEF:sensor00 " "Elaborating entity \"sensor_01_MEF\" for hierarchy \"sensor_01_MEF:sensor00\"" {  } { { "general_MEF.v" "sensor00" { Text "H:/PROBLEMA1/general_MEF.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695127299583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_pulso_reset sensor_01_MEF:sensor00\|timer_pulso_reset:reset_pulse_timer " "Elaborating entity \"timer_pulso_reset\" for hierarchy \"sensor_01_MEF:sensor00\|timer_pulso_reset:reset_pulse_timer\"" {  } { { "sensor_01_MEF.v" "reset_pulse_timer" { Text "H:/PROBLEMA1/sensor_01_MEF.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695127299586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT11_Made_in_china sensor_01_MEF:sensor00\|DHT11_Made_in_china:dht11_sensor " "Elaborating entity \"DHT11_Made_in_china\" for hierarchy \"sensor_01_MEF:sensor00\|DHT11_Made_in_china:dht11_sensor\"" {  } { { "sensor_01_MEF.v" "dht11_sensor" { Text "H:/PROBLEMA1/sensor_01_MEF.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695127299587 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "41 40 DHT11_Made_in_china.v(161) " "Verilog HDL assignment warning at DHT11_Made_in_china.v(161): truncated value with size 41 to match size of target (40)" {  } { { "DHT11_Made_in_china.v" "" { Text "H:/PROBLEMA1/DHT11_Made_in_china.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695127299589 "|general_MEF|sensor_01_MEF:sensor00|DHT11_Made_in_china:dht11_sensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "41 40 DHT11_Made_in_china.v(164) " "Verilog HDL assignment warning at DHT11_Made_in_china.v(164): truncated value with size 41 to match size of target (40)" {  } { { "DHT11_Made_in_china.v" "" { Text "H:/PROBLEMA1/DHT11_Made_in_china.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695127299589 "|general_MEF|sensor_01_MEF:sensor00|DHT11_Made_in_china:dht11_sensor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generate_clock_1MHZ sensor_01_MEF:sensor00\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz " "Elaborating entity \"generate_clock_1MHZ\" for hierarchy \"sensor_01_MEF:sensor00\|DHT11_Made_in_china:dht11_sensor\|generate_clock_1MHZ:clock_1MHz\"" {  } { { "DHT11_Made_in_china.v" "clock_1MHz" { Text "H:/PROBLEMA1/DHT11_Made_in_china.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695127299590 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DHT11_Made_in_china.v" "" { Text "H:/PROBLEMA1/DHT11_Made_in_china.v" 14 -1 0 } } { "DHT11_Made_in_china.v" "" { Text "H:/PROBLEMA1/DHT11_Made_in_china.v" 13 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1695127300475 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1695127300475 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segmentos0\[0\] VCC " "Pin \"seven_segmentos0\[0\]\" is stuck at VCC" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695127300748 "|general_MEF|seven_segmentos0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segmentos0\[1\] GND " "Pin \"seven_segmentos0\[1\]\" is stuck at GND" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695127300748 "|general_MEF|seven_segmentos0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segmentos0\[2\] GND " "Pin \"seven_segmentos0\[2\]\" is stuck at GND" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695127300748 "|general_MEF|seven_segmentos0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segmentos0\[3\] VCC " "Pin \"seven_segmentos0\[3\]\" is stuck at VCC" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695127300748 "|general_MEF|seven_segmentos0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segmentos0\[4\] VCC " "Pin \"seven_segmentos0\[4\]\" is stuck at VCC" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695127300748 "|general_MEF|seven_segmentos0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segmentos0\[5\] VCC " "Pin \"seven_segmentos0\[5\]\" is stuck at VCC" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695127300748 "|general_MEF|seven_segmentos0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segmentos0\[6\] GND " "Pin \"seven_segmentos0\[6\]\" is stuck at GND" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695127300748 "|general_MEF|seven_segmentos0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segmentos0\[7\] GND " "Pin \"seven_segmentos0\[7\]\" is stuck at GND" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695127300748 "|general_MEF|seven_segmentos0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segmentos1\[0\] VCC " "Pin \"seven_segmentos1\[0\]\" is stuck at VCC" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695127300748 "|general_MEF|seven_segmentos1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segmentos1\[1\] GND " "Pin \"seven_segmentos1\[1\]\" is stuck at GND" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695127300748 "|general_MEF|seven_segmentos1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segmentos1\[2\] GND " "Pin \"seven_segmentos1\[2\]\" is stuck at GND" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695127300748 "|general_MEF|seven_segmentos1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segmentos1\[3\] VCC " "Pin \"seven_segmentos1\[3\]\" is stuck at VCC" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695127300748 "|general_MEF|seven_segmentos1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segmentos1\[4\] VCC " "Pin \"seven_segmentos1\[4\]\" is stuck at VCC" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695127300748 "|general_MEF|seven_segmentos1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segmentos1\[5\] VCC " "Pin \"seven_segmentos1\[5\]\" is stuck at VCC" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695127300748 "|general_MEF|seven_segmentos1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segmentos1\[6\] VCC " "Pin \"seven_segmentos1\[6\]\" is stuck at VCC" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695127300748 "|general_MEF|seven_segmentos1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segmentos1\[7\] VCC " "Pin \"seven_segmentos1\[7\]\" is stuck at VCC" {  } { { "general_MEF.v" "" { Text "H:/PROBLEMA1/general_MEF.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695127300748 "|general_MEF|seven_segmentos1[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1695127300748 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695127300849 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1695127301910 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/PROBLEMA1/output_files/problema1-projeto.map.smsg " "Generated suppressed messages file H:/PROBLEMA1/output_files/problema1-projeto.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695127301997 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695127302267 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695127302267 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "542 " "Implemented 542 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695127302418 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695127302418 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1695127302418 ""} { "Info" "ICUT_CUT_TM_LCELLS" "519 " "Implemented 519 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695127302418 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695127302418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4744 " "Peak virtual memory: 4744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695127302466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 19 09:41:42 2023 " "Processing ended: Tue Sep 19 09:41:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695127302466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695127302466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695127302466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695127302466 ""}
