INFO: [VRFC 10-2263] Analyzing Verilog file "/home/magnus/Assignment1/Assignment1.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/magnus/Assignment1/Assignment1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/sim/bd_48ac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac
INFO: [VRFC 10-311] analyzing module clk_map_imp_1NMB928
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_CVVFJV
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_1C3JDRS
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_1FAO4F6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/magnus/Assignment1/Assignment1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_48ac_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/magnus/Assignment1/Assignment1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_48ac_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/magnus/Assignment1/Assignment1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_48ac_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/magnus/Assignment1/Assignment1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_48ac_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/magnus/Assignment1/Assignment1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_48ac_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/magnus/Assignment1/Assignment1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_48ac_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/magnus/Assignment1/Assignment1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_48ac_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/magnus/Assignment1/Assignment1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_48ac_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/magnus/Assignment1/Assignment1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_48ac_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/magnus/Assignment1/Assignment1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_48ac_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/magnus/Assignment1/Assignment1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_48ac_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/magnus/Assignment1/Assignment1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_48ac_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_m00e_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/magnus/Assignment1/Assignment1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/sim/design_1_smartconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_smartconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/magnus/Assignment1/Assignment1.ip_user_files/bd/design_1/ip/design_1_rx_mod_0_0/sim/design_1_rx_mod_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_rx_mod_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/magnus/Assignment1/Assignment1.ip_user_files/bd/design_1/ip/design_1_clk_divider_0_0/sim/design_1_clk_divider_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_divider_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/magnus/Assignment1/Assignment1.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/magnus/Assignment1/Assignment1.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_1/sim/design_1_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/magnus/Assignment1/Assignment1.ip_user_files/bd/design_1/ip/design_1_bram_store_0_0/sim/design_1_bram_store_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_bram_store_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/magnus/Assignment1/Assignment1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/magnus/Assignment1/Assignment1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/magnus/Assignment1/Assignment1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/magnus/Assignment1/Assignment1.srcs/sources_1/imports/Downloads/rx_mod_rtl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rx_mod'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/magnus/Assignment1/Assignment1.srcs/sources_1/imports/Downloads/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk_divider'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/magnus/Assignment1/Assignment1.srcs/sources_1/new/bram_ctrl2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bram_store'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/magnus/Assignment1/Assignment1.ip_user_files/bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_proc_sys_reset_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/magnus/Assignment1/Assignment1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_48ac_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_48ac_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/magnus/Assignment1/Assignment1.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_bram_ctrl_0_0'
