// Seed: 239337322
module module_0 (
    input wand id_0,
    input wor id_1,
    input supply1 id_2,
    input supply0 id_3,
    output tri1 id_4,
    input wor id_5,
    input tri0 id_6,
    input supply0 id_7,
    output uwire id_8,
    output supply1 id_9,
    input tri0 id_10,
    input tri0 id_11,
    output supply1 id_12,
    input supply0 id_13
);
  logic id_15;
  assign id_15 = -1;
endmodule
module module_1 (
    input  supply0 id_0,
    input  uwire   id_1,
    output logic   id_2,
    output supply0 id_3
);
  final id_2 = -1'b0;
  assign id_3 = 1;
  bit id_5, id_6, id_7;
  always_comb id_5 <= 1;
  real id_8 = id_1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_0,
      id_3,
      id_1,
      id_1,
      id_0,
      id_3,
      id_3,
      id_0,
      id_0,
      id_3,
      id_1
  );
  assign modCall_1.id_7 = 0;
endmodule
