
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 200000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
argv[0]: ./ChampSim/Berti/bin/hashed_perceptron-no-vberti-no-no-no-no-no-lru-lru-lru-srrip-drrip-lru-lru-lru-1core-no
argv[1]: -warmup_instructions
argv[2]: 50000000
argv[3]: -simulation_instructions
argv[4]: 200000000
argv[5]: -traces
argv[6]: traces/spec2k17_ten/605.mcf_s-1152B.champsimtrace.xz
CPU 0 runs traces/spec2k17_ten/605.mcf_s-1152B.champsimtrace.xz
.xz
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
History Sets: 8
History Ways: 16
BERTI Size: 16
BERTI Stride Size: 16
L1D has LRU replacement policy
Initialize SRRIP state for L2C
Initialize DRRIP state for LLC
Heartbeat CPU 0 instructions: 10000001 cycles: 3329822 heartbeat IPC: 3.00316 cumulative IPC: 3.00316 (Simulation time: 0 hr 3 min 7 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 6660346 heartbeat IPC: 3.00253 cumulative IPC: 3.00285 (Simulation time: 0 hr 5 min 0 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 9987971 heartbeat IPC: 3.00515 cumulative IPC: 3.00361 (Simulation time: 0 hr 7 min 5 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 13318457 heartbeat IPC: 3.00256 cumulative IPC: 3.00335 (Simulation time: 0 hr 10 min 0 sec) 
