_: &default
  head: |
    #undef EXTRA_INIT
    #define EXTRA_INIT                               \
      /* Set up a PMP to permit all accesses */      \
      li t0, 0xd8000000;                             \
      srli t0, t0, 2;                                \
      csrw pmpaddr0, t0;                             \
      li t0, PMP_TOR | PMP_R | PMP_W | PMP_X;        \
      csrw pmpcfg0, t0; 
    #include "exception.h"
    #include "test_macros_v.h"
    #define ST_ADDR  0x90000000
    #define END_ADDR 0xC0000000
  env: RVTEST_RV64UV
  templates:
    test_basic_without_mask: |
      test_{num}:
        li TESTNUM, {num};
        COPY_STRIDE_SRC(ST_ADDR, END_ADDR, {rs1_data}, {vl}, 1, {rs2}, {eew}/8)
        
        li a0, {vl};
        la a1, {rs1_data};

        li a2, {vlen}*8/{eew};
        vsetvli t0, a2, e{eew},m8,ta,mu;
        vsub.vv v8, v8, v8;

        vsetvli t0, a0, e{sew},m{lmul},ta,mu;
        li a1, ST_ADDR;
        li a2, {rs2};
        vlse{eew}.v v8, (a1), a2;
        
        csrr a0, vstart;
        beqz a0, 11f;
        la a1, fail; 
        jalr x0, 0(a1);
      11:
        la a1, test_{num}_data;
        vs8r.v v8, (a1);

        .pushsection .data, 1;
        .balign ({eew}/8)
      test_{num}_data:
        .fill ({vlen}*8/{eew}), ({eew}/8), 0;
        .popsection

    test_stride_without_mask: |
      test_{num}:
        li TESTNUM, {num};
        COPY_STRIDE_SRC(ST_ADDR, END_ADDR, {rs1_data}, {vl}, 1, {rs2}, {eew}/8)
        
        li a0, {vl};
        la a1, {rs1_data};

        li a2, {vlen}*8/{eew};
        vsetvli t0, a2, e{eew},m8,ta,mu;
        vsub.vv v8, v8, v8;

        vsetvli t0, a0, e{sew},m{lmul},ta,mu;
        li a1, ST_ADDR;
        li a2, {rs2};
        vlse{eew}.v v8, (a1), a2;

        csrr a0, vstart;
        beqz a0, 11f;
        la a1, fail; 
        jalr x0, 0(a1);
      11:
        la a1, test_{num}_data;
        vs8r.v v8, (a1);

        .pushsection .data, 1;
        .balign ({eew}/8)
      test_{num}_data:
        .fill ({vlen}*8/{eew}), ({eew}/8), 0;
        .popsection

    test_x0_without_mask: |
      test_{num}:
        li TESTNUM, {num};
        COPY_STRIDE_SRC(ST_ADDR, END_ADDR, {rs1_data}, {vl}, 1, {rs2}, {eew}/8)
        
        li a0, {vl};
        la a1, {rs1_data};

        li a2, {vlen}*8/{eew};
        vsetvli t0, a2, e{eew},m8,ta,mu;
        vsub.vv v8, v8, v8;

        vsetvli t0, a0, e{sew},m{lmul},ta,mu;
        li a1, ST_ADDR;
        li a2, {rs2};
        vlse{eew}.v v8, (a1), x0;

        csrr a0, vstart;
        beqz a0, 11f;
        la a1, fail; 
        jalr x0, 0(a1);
      11:
        la a1, test_{num}_data;
        vs8r.v v8, (a1);

        .pushsection .data, 1;
        .balign ({eew}/8)
      test_{num}_data:
        .fill ({vlen}*8/{eew}), ({eew}/8), 0;
        .popsection
    
    test_eew_neq_sew_without_mask: |
      test_{num}:
        li TESTNUM, {num};
        COPY_STRIDE_SRC(ST_ADDR, END_ADDR, {rs1_data}, {vl}, 1, {rs2}, {eew}/8)

        li a0, {vl};
        la a1, {rs1_data};

        li a2, {vlen}*8/{eew};
        vsetvli t0, a2, e{eew},m8,ta,mu;
        vsub.vv v8, v8, v8;

        vsetvli t0, a0, e{sew},m{lmul},ta,mu;
        li a1, ST_ADDR;
        li a2, {rs2};
        vlse{eew}.v v8, (a1), a2;

        csrr a0, vstart;
        beqz a0, 11f;
        la a1, fail; 
        jalr x0, 0(a1);
      11:
        la a1, test_{num}_data;
        vs8r.v v8, (a1);

        .pushsection .data, 1;
        .balign ({eew}/8)
      test_{num}_data:
        .fill ({vlen}*8/{eew}), ({eew}/8), 0;
        .popsection

    test_vstart_without_mask: |
      test_{num}:
        li TESTNUM, {num};
        COPY_STRIDE_SRC(ST_ADDR, END_ADDR, {rs1_data}, {vl}, 1, {rs2}, {eew}/8);

        li a0, {vl};
        la a1, {rs1_data};

        li a2, {vlen}*8/{eew};
        vsetvli t0, a2, e{eew},m8,ta,mu;
        vsub.vv v8, v8, v8;

        vsetvli t0, a0, e{sew},m{lmul},ta,mu;
        li a2, {start};
        csrw vstart, a2;
        li a1, ST_ADDR;
        li a2, {rs2};
        vlse{eew}.v v8, (a1), a2;

        csrr a0, vstart;
        beqz a0, 11f;
        la a1, fail; 
        jalr x0, 0(a1);
      11:
        la a1, test_{num}_data;
        vs8r.v v8, (a1);

        .pushsection .data, 1;
        .balign ({eew}/8)
      test_{num}_data:
        .fill ({vlen}*8/{eew}), ({eew}/8), 0;
        .popsection

    test_tu_without_mask: |
      test_{num}:
        li TESTNUM, {num};
        COPY_STRIDE_SRC(ST_ADDR, END_ADDR, {rs1_data}, {vl}, 1, {rs2}, {eew}/8);
        
        li a0, {vl};
        la a1, {rs1_data};
        la a2, {origin_data}

        li a3, {vlen}*8/{eew};
        vsetvli t0, a3, e{eew},m8,ta,mu;
        vle{eew}.v v8, (a2);

        vsetvli t0, a0, e{sew},m{lmul},tu,mu;
        li a1, ST_ADDR;
        li a2, {rs2};
        vlse{eew}.v v8, (a1), a2;

        csrr a0, vstart;
        beqz a0, 11f;
        la a1, fail; 
        jalr x0, 0(a1);
      11:
        la a1, test_{num}_data;
        vs8r.v v8, (a1);

        .pushsection .data, 1;
        .balign ({eew}/8)
      test_{num}_data:
        .fill ({vlen}*8/{eew}), ({eew}/8), 0;
        .popsection

    test_misalign_without_mask: |
      test_{num}:
        li t0, CAUSE_MISALIGNED_LOAD;
        la t1, _expected_cause;
        sw t0, 0(t1);
        la t0, test_{num}_end;
        la t1, _restore_addr;
        sd t0, 0(t1);

        li TESTNUM, {num};
        COPY_STRIDE_SRC(ST_ADDR, END_ADDR, {rs1_data}, {vl}, 1, {rs2}, {eew}/8);
        
        li a0, {vl};
        la a1, {rs1_data};
      
        li a2, {vlen}*8/{eew};
        vsetvli t0, a2, e{eew},m8,ta,mu;
        vsub.vv v8, v8, v8;

        vsetvli t0, a0, e{sew},m{lmul},ta,mu;
        li a1, ST_ADDR;
        addi a1, a1, {offset};
        li a2, {rs2};
        vlse{eew}.v v8, (a1), a2;
        li a4, {isExcept}
        beqz a4, 11f;
        la a1, fail; 
        jalr x0, 0(a1);
      11:
        csrr a0, vstart;
        beqz a0, 22f;
        la a1, fail; 
        jalr x0, 0(a1);
      22:
        la a1, test_{num}_data;
        vs8r.v v8, (a1);
      test_{num}_end:
        .pushsection .data, 1;
        .balign ({eew}/8)
      test_{num}_data:
        .fill ({vlen}*8/{eew}), ({eew}/8), 0;
        .popsection

    test_misalign_stride_without_mask: |
      test_{num}:
        li t0, CAUSE_MISALIGNED_LOAD;
        la t1, _expected_cause;
        sw t0, 0(t1);
        la t0, test_{num}_end;
        la t1, _restore_addr;
        sd t0, 0(t1);

        li TESTNUM, {num};
        COPY_STRIDE_SRC(ST_ADDR, END_ADDR, {rs1_data}, {vl}, 1, {rs2}, {eew}/8);
        
        li a0, {vl};
        la a1, {rs1_data};
      
        li a2, {vlen}*8/{eew};
        vsetvli t0, a2, e{eew},m8,ta,mu;
        vsub.vv v8, v8, v8;

        vsetvli t0, a0, e{sew},m{lmul},ta,mu;
        li a1, ST_ADDR;
        li a2, {rs2};
        vlse{eew}.v v8, (a1), a2;
        li a4, {isExcept}
        beqz a4, 11f;
        la a1, fail; 
        jalr x0, 0(a1);
      11:
        csrr a0, vstart;
        beqz a0, 22f;
        la a1, fail; 
        jalr x0, 0(a1);
      22:
        la a1, test_{num}_data;
        vs8r.v v8, (a1);
      test_{num}_end:
        .pushsection .data, 1;
        .balign ({eew}/8)
      test_{num}_data:
        .fill ({vlen}*8/{eew}), ({eew}/8), 0;
        .popsection

    test_regression_without_mask: |
      test_{num}:
        li TESTNUM, {num};
        COPY_STRIDE_SRC(ST_ADDR, END_ADDR, {rs1_data}, {vl}, 1, {rs2}, {eew}/8);
        
        li a0, {vl};
        la a1, {rs1_data};

        li a2, {vlen}*8/{eew};
        vsetvli t0, a2, e{eew},m8,ta,mu;
        vsub.vv v8, v8, v8;

        vsetvli t0, a0, e{sew},m{lmul},ta,mu;
        li a2, {start};
        csrw vstart, a2;
        li a1, ST_ADDR;
        li a2, {rs2};
        vlse{eew}.v v8, (a1), a2;

        csrr a0, vstart;
        beqz a0, 11f;
        la a1, fail; 
        jalr x0, 0(a1);
      11:
        la a1, test_{num}_data;
        vs8r.v v8, (a1);

        .pushsection .data, 1;
        .balign ({eew}/8)
      test_{num}_data:
        .fill ({vlen}*8/{eew}), ({eew}/8), 0;
        .popsection



    test_basic_with_mask: |
      test_{num}:
        li TESTNUM, {num};
        COPY_STRIDE_SRC(ST_ADDR, END_ADDR, {rs1_data}, {vl}, 1, {rs2}, {eew}/8);
        
        li a0, {vl};
        la a1, {rs1_data};
        la a2, {mask_data};

        li a3, ({vl}+7)/8;
        vsetvli t0, a3, e8,m1,ta,mu;
        vle8.v v0, (a2);

        li a2, {vlen}*8/{eew};
        vsetvli t0, a2, e{eew},m8,ta,mu;
        vsub.vv v8, v8, v8;

        vsetvli t0, a0, e{sew},m{lmul},ta,mu;
        li a1, ST_ADDR;
        li a2, {rs2};
        vlse{eew}.v v8, (a1), a2, v0.t;

        csrr a0, vstart;
        beqz a0, 11f;
        la a1, fail; 
        jalr x0, 0(a1);
      11:
        la a1, test_{num}_data;
        vs8r.v v8, (a1);

        .pushsection .data, 1;
        .balign ({eew}/8)
      test_{num}_data:
        .fill ({vlen}*8/{eew}), ({eew}/8), 0;
        .popsection

    test_stride_with_mask: |
      test_{num}:
        li TESTNUM, {num};
        COPY_STRIDE_SRC(ST_ADDR, END_ADDR, {rs1_data}, {vl}, 1, {rs2}, {eew}/8);
        
        li a0, {vl};
        la a1, {rs1_data};
        la a2, {mask_data};

        li a3, ({vl}+7)/8;
        vsetvli t0, a3, e8,m1,ta,mu;
        vle8.v v0, (a2);

        li a2, {vlen}*8/{eew};
        vsetvli t0, a2, e{eew},m8,ta,mu;
        vsub.vv v8, v8, v8;

        vsetvli t0, a0, e{sew},m{lmul},ta,mu;
        li a1, ST_ADDR;
        li a2, {rs2};
        vlse{eew}.v v8, (a1), a2, v0.t;

        csrr a0, vstart;
        beqz a0, 11f;
        la a1, fail; 
        jalr x0, 0(a1);
      11:
        la a1, test_{num}_data;
        vs8r.v v8, (a1);

        .pushsection .data, 1;
        .balign ({eew}/8)
      test_{num}_data:
        .fill ({vlen}*8/{eew}), ({eew}/8), 0;
        .popsection

    test_x0_with_mask: |
      test_{num}:
        li TESTNUM, {num};
        COPY_STRIDE_SRC(ST_ADDR, END_ADDR, {rs1_data}, {vl}, 1, {rs2}, {eew}/8);
        
        li a0, {vl};
        la a1, {rs1_data};
        la a2, {mask_data};

        li a3, ({vl}+7)/8;
        vsetvli t0, a3, e8,m1,ta,mu;
        vle8.v v0, (a2);

        li a2, {vlen}*8/{eew};
        vsetvli t0, a2, e{eew},m8,ta,mu;
        vsub.vv v8, v8, v8;

        vsetvli t0, a0, e{sew},m{lmul},ta,mu;
        li a1, ST_ADDR;
        li a2, {rs2};
        vlse{eew}.v v8, (a1), x0, v0.t;

        csrr a0, vstart;
        beqz a0, 11f;
        la a1, fail; 
        jalr x0, 0(a1);
      11:
        la a1, test_{num}_data;
        vs8r.v v8, (a1);

        .pushsection .data, 1;
        .balign ({eew}/8)
      test_{num}_data:
        .fill ({vlen}*8/{eew}), ({eew}/8), 0;
        .popsection

    test_eew_neq_sew_with_mask: |
      test_{num}:
        li TESTNUM, {num};
        COPY_STRIDE_SRC(ST_ADDR, END_ADDR, {rs1_data}, {vl}, 1, {rs2}, {eew}/8);
        
        li a0, {vl};
        la a1, {rs1_data};
        la a2, {mask_data};

        li a3, ({vl}+7)/8;
        vsetvli t0, a3, e8,m1,ta,mu;
        vle8.v v0, (a2);

        li a2, {vlen}*8/{eew};
        vsetvli t0, a2, e{eew},m8,ta,mu;
        vsub.vv v8, v8, v8;

        vsetvli t0, a0, e{sew},m{lmul},ta,mu;
        li a1, ST_ADDR;
        li a2, {rs2};
        vlse{eew}.v v8, (a1), a2, v0.t;

        csrr a0, vstart;
        beqz a0, 11f;
        la a1, fail; 
        jalr x0, 0(a1);
      11:
        la a1, test_{num}_data;
        vs8r.v v8, (a1);

        .pushsection .data, 1;
        .balign ({eew}/8)
      test_{num}_data:
        .fill ({vlen}*8/{eew}), ({eew}/8), 0;
        .popsection

    test_vstart_with_mask: |
      test_{num}:
        li TESTNUM, {num};
        COPY_STRIDE_SRC(ST_ADDR, END_ADDR, {rs1_data}, {vl}, 1, {rs2}, {eew}/8);
        
        li a0, {vl};
        la a1, {rs1_data};
        la a2, {mask_data};

        li a3, ({vl}+7)/8;
        vsetvli t0, a3, e8,m1,ta,mu;
        vle8.v v0, (a2);

        li a2, {vlen}*8/{eew};
        vsetvli t0, a2, e{eew},m8,ta,mu;
        vsub.vv v8, v8, v8;

        vsetvli t0, a0, e{sew},m{lmul},ta,mu;
        li a2, {start};
        csrw vstart, a2;
        li a1, ST_ADDR;
        li a2, {rs2};
        vlse{eew}.v v8, (a1), a2, v0.t;

        csrr a0, vstart;
        beqz a0, 11f;
        la a1, fail; 
        jalr x0, 0(a1);
      11:
        la a1, test_{num}_data;
        vs8r.v v8, (a1);

        .pushsection .data, 1;
        .balign ({eew}/8)
      test_{num}_data:
        .fill ({vlen}*8/{eew}), ({eew}/8), 0;
        .popsection

    test_tu_with_mask: |
      test_{num}:
        li TESTNUM, {num};
        COPY_STRIDE_SRC(ST_ADDR, END_ADDR, {rs1_data}, {vl}, 1, {rs2}, {eew}/8);
        
        li a0, {vl};
        la a1, {rs1_data};
        la a2, {mask_data};
        la a4, {origin_data}

        li a3, ({vl}+7)/8;
        vsetvli t0, a3, e8,m1,ta,mu;
        vle8.v v0, (a2);

        li a2, {vlen}*8/{eew};
        vsetvli t0, a2, e{eew},m8,ta,mu;
        vle{eew}.v v8, (a4);

        vsetvli t0, a0, e{sew},m{lmul},tu,mu;
        li a1, ST_ADDR;
        li a2, {rs2};
        vlse{eew}.v v8, (a1), a2, v0.t;

        csrr a0, vstart;
        beqz a0, 11f;
        la a1, fail; 
        jalr x0, 0(a1);
      11:
        la a1, test_{num}_data;
        vs8r.v v8, (a1);

        .pushsection .data, 1;
        .balign ({eew}/8)
      test_{num}_data:
        .fill ({vlen}*8/{eew}), ({eew}/8), 0;
        .popsection

    test_misalign_with_mask: |
      test_{num}:
        li t0, CAUSE_MISALIGNED_LOAD;
        la t1, _expected_cause;
        sw t0, 0(t1);
        la t0, test_{num}_end;
        la t1, _restore_addr;
        sd t0, 0(t1);

        li TESTNUM, {num};
        COPY_STRIDE_SRC(ST_ADDR, END_ADDR, {rs1_data}, {vl}, 1, {rs2}, {eew}/8);
        
        li a0, {vl};
        la a1, {rs1_data};
        la a2, {mask_data};

        li a3, ({vl}+7)/8;
        vsetvli t0, a3, e8,m1,ta,mu;
        vle8.v v0, (a2);

        li a2, {vlen}*8/{eew};
        vsetvli t0, a2, e{eew},m8,ta,mu;
        vsub.vv v8, v8, v8;

        vsetvli t0, a0, e{sew},m{lmul},ta,mu;
        li a1, ST_ADDR;
        addi a1, a1, {offset};
        li a2, {rs2};
        vlse{eew}.v v8, (a1), a2, v0.t;
        li a4, {isExcept}
        beqz a4, 11f;
        la a1, fail; 
        jalr x0, 0(a1);
      11:
        csrr a0, vstart;
        beqz a0, 22f;
        la a1, fail; 
        jalr x0, 0(a1);
      22:
        la a1, test_{num}_data;
        vs8r.v v8, (a1);
      test_{num}_end:
        .pushsection .data, 1;
        .balign ({eew}/8)
      test_{num}_data:
        .fill ({vlen}*8/{eew}), ({eew}/8), 0;
        .popsection

    test_misalign_stride_with_mask: |
      test_{num}:
        li t0, CAUSE_MISALIGNED_LOAD;
        la t1, _expected_cause;
        sw t0, 0(t1);
        la t0, test_{num}_end;
        la t1, _restore_addr;
        sd t0, 0(t1);

        li TESTNUM, {num};
        COPY_STRIDE_SRC(ST_ADDR, END_ADDR, {rs1_data}, {vl}, 1, {rs2}, {eew}/8);
        
        li a0, {vl};
        la a1, {rs1_data};
        la a2, {mask_data};

        li a3, ({vl}+7)/8;
        vsetvli t0, a3, e8,m1,ta,mu;
        vle8.v v0, (a2);

        li a2, {vlen}*8/{eew};
        vsetvli t0, a2, e{eew},m8,ta,mu;
        vsub.vv v8, v8, v8;

        vsetvli t0, a0, e{sew},m{lmul},ta,mu;
        li a1, ST_ADDR;
        li a2, {rs2};
        vlse{eew}.v v8, (a1), a2, v0.t;
        li a4, {isExcept}
        beqz a4, 11f;
        la a1, fail; 
        jalr x0, 0(a1);
      11:
        csrr a0, vstart;
        beqz a0, 22f;
        la a1, fail; 
        jalr x0, 0(a1);
      22:
        la a1, test_{num}_data;
        vs8r.v v8, (a1);
      test_{num}_end:
        .pushsection .data, 1;
        .balign ({eew}/8)
      test_{num}_data:
        .fill ({vlen}*8/{eew}), ({eew}/8), 0;
        .popsection

    test_regression_with_mask: |
      test_{num}:
        li TESTNUM, {num};
        COPY_STRIDE_SRC(ST_ADDR, END_ADDR, {rs1_data}, {vl}, 1, {rs2}, {eew}/8);
        
        li a0, {vl};
        la a1, {rs1_data};
        la a2, {mask_data};

        li a3, ({vl}+7)/8;
        vsetvli t0, a3, e8,m1,ta,mu;
        vle8.v v0, (a2);

        li a2, {vlen}*8/{eew};
        vsetvli t0, a2, e{eew},m8,ta,mu;
        vsub.vv v8, v8, v8;

        vsetvli t0, a0, e{sew},m{lmul},ta,mu;
        li a2, {start};
        csrw vstart, a2;
        li a1, ST_ADDR;
        li a2, {rs2};
        vlse{eew}.v v8, (a1), a2, v0.t;

        csrr a0, vstart;
        beqz a0, 11f;
        la a1, fail; 
        jalr x0, 0(a1);
      11:
        la a1, test_{num}_data;
        vs8r.v v8, (a1);
      
        .pushsection .data, 1;
        .balign ({eew}/8)
      test_{num}_data:
        .fill ({vlen}*8/{eew}), ({eew}/8), 0;
        .popsection

    # FIXME check
    test_exception_vreg_misalign_with_lmul: |
      test_{num}:
        li t0, CAUSE_ILLEGAL_INSTRUCTION;
        la t1, _expected_cause;
        sw t0, 0(t1);
        la t0, test_{num}_end;
        la t1, _restore_addr;
        sd t0, 0(t1);
        li TESTNUM, {num};

        li a0, {vl};
        la a1, {rs1_data}
        vsetvli t0, a0, e{sew},m{lmul},tu,mu;
        li a1, ST_ADDR;
        li a2, 64;
        vlse{eew}.v v3, (a1), a2;
        la a1, fail; 
        jalr x0, 0(a1);
      test_{num}_end:

    test_exception_invalid_sew : |
      test_{num}:
        li t0, CAUSE_ILLEGAL_INSTRUCTION;
        la t1, _expected_cause;
        sw t0, 0(t1);
        la t0, test_{num}_end;
        la t1, _restore_addr;
        sd t0, 0(t1);
        li TESTNUM, {num};

        li a0, {vl};
        la a1, {rs1_data}
        vsetvli t0, a0, e{sew},m{lmul},tu,mu;
        li a1, ST_ADDR;
        li a2, 64;
        vlse{eew}.v v3, (a1), a2;
        la a1, fail; 
        jalr x0, 0(a1);
      test_{num}_end:

    test_exception_invalid_emul: |
      test_{num}:
        li t0, CAUSE_ILLEGAL_INSTRUCTION;
        la t1, _expected_cause;
        sw t0, 0(t1);
        la t0, test_{num}_end;
        la t1, _restore_addr;
        sd t0, 0(t1);
        li TESTNUM, {num};

        li a0, {vl};
        la a1, {rs1_data}
        vsetvli t0, a0, e{sew},m{lmul},tu,mu;
        li a1, ST_ADDR;
        li a2, 64;
        vlse{eew}.v v8, (a1), a2;
        la a1, fail; 
        jalr x0, 0(a1);
      test_{num}_end:

    test_exception_invalid_addr: |
      test_{num}:
        li t0, CAUSE_LOAD_ACCESS;
        la t1, _expected_cause;
        sw t0, 0(t1);
        la t0, test_{num}_end;
        la t1, _restore_addr;
        sd t0, 0(t1);
        li TESTNUM, {num};

        li a0, {vl};
        li a1, {addr};
        vsetvli t0, a0, e{sew},m{lmul},tu,mu;
        li a2, 64;
        vlse{eew}.v v8, (a1), a2;
        la a1, fail; 
        jalr x0, 0(a1);
      test_{num}_end:
 
  rule: co_verification
  rule_params:
    test_basic_without_mask: np.array_equal(result, golden)
    test_stride_without_mask: np.array_equal(result, golden)
    test_x0_without_mask: np.array_equal(result, golden)
    test_eew_neq_sew_without_mask: np.array_equal(result, golden)
    test_vstart_without_mask: np.array_equal(result, golden)
    test_tu_without_mask: np.array_equal(result, golden)
    test_misalign_without_mask: np.array_equal(result, golden)
    test_misalign_stride_without_mask: np.array_equal(result, golden)
    test_regression_without_mask: np.array_equal(result, golden)
    test_basic_with_mask: np.array_equal(result, golden)
    test_stride_with_mask: np.array_equal(result, golden)
    test_x0_with_mask: np.array_equal(result, golden)
    test_eew_neq_sew_with_mask: np.array_equal(result, golden)
    test_vstart_with_mask: np.array_equal(result, golden)
    test_tu_with_mask: np.array_equal(result, golden)
    test_misalign_with_mask: np.array_equal(result, golden)
    test_misalign_stride_with_mask: np.array_equal(result, golden)
    test_regression_with_mask: np.array_equal(result, golden)


vlsex_v:
  <<: *default
  basic_cases:
    test_basic_without_mask:
      matrix:
        eew : vector_sew_list(elen)
        sew : eew
        vlen: vlen
        lmul: vector_lmul_list((sew,eew), elen)
        vl  : vector_vl_list_ls(lmul, sew, eew, vlen)
        rs1 : np.linspace(0, 2**eew, vl, dtype=bits_to_dtype_uint(eew))
        rs2 : eew//8

    test_basic_with_mask:
      matrix:
        eew : vector_sew_list(elen)
        sew : eew
        vlen: vlen
        lmul: vector_lmul_list((sew,eew), elen)
        vl  : vector_vl_list_ls(lmul, sew, eew, vlen)
        mask: vector_mask_array_random(vl)
        rs1 : np.linspace(0, 2**eew, vl, dtype=bits_to_dtype_uint(eew))
        rs2 : eew//8


  random_cases:
    test_regression_without_mask:
      matrix:
        matrix:
        eew : vector_sew_list(elen)
        sew : vector_sew_list_random(elen)
        vlen: vlen
        lmul: vector_lmul_list((sew,eew), elen)
        vl  : vector_vl_list_ls_random(lmul, sew, eew, vlen)
        start: vector_vstart_list_random(vl)
        rs1 : np.random.uniform(0, 2**eew, vl).astype(bits_to_dtype_uint(eew))
        rs2 : vector_stride_list_random(eew//8)
    
    test_regression_with_mask:
      matrix:
        matrix:
        eew : vector_sew_list(elen)
        sew : vector_sew_list_random(elen)
        vlen: vlen
        lmul: vector_lmul_list((sew,eew), elen)
        vl  : vector_vl_list_ls_random(lmul, sew, eew, vlen)
        start: vector_vstart_list_random(vl)
        mask: vector_mask_array_random(vl)
        rs1 : np.random.uniform(0, 2**eew, vl).astype(bits_to_dtype_uint(eew))
        rs2 : vector_stride_list_random(eew//8)


  cases:
    test_stride_without_mask:
      matrix:
        eew : vector_sew_list(elen)
        sew : eew
        vlen: vlen
        lmul: vector_lmul_list((sew,eew), elen)
        vl  : vector_vl_list_ls(lmul, sew, eew, vlen)
        rs1 : np.linspace(0, 2**eew, vl, dtype=bits_to_dtype_uint(eew))
        rs2 : vector_stride_list_random_ls_stride(vl, eew//8)

    test_x0_without_mask:
      matrix:
        eew : vector_sew_list(elen)
        sew : eew
        vlen: vlen
        lmul: vector_lmul_list((sew,eew), elen)
        vl  : vector_vl_list_ls(lmul, sew, eew, vlen)
        rs1 : np.linspace(0, 2**eew, vl, dtype=bits_to_dtype_uint(eew))
        rs2 : 0

    test_eew_neq_sew_without_mask:
      matrix:
        eew : vector_sew_list(elen)
        sew : vector_sew_list_neq_eew(eew)
        vlen: vlen
        lmul: vector_lmul_list((sew,eew), elen)
        vl  : vector_vl_list_ls(lmul, sew, eew, vlen)
        rs1 : np.linspace(0, 2**eew, vl, dtype=bits_to_dtype_uint(eew))
        rs2 : eew//8

    test_vstart_without_mask:
      matrix:
        eew : vector_sew_list(elen)
        sew : eew
        vlen: vlen
        lmul: vector_lmul_list((sew,eew), elen)
        vl  : vector_vl_list_ls(lmul, sew, eew, vlen)
        start: vector_vstart_list_linspace(vl)
        rs1 : np.linspace(0, 2**eew, vl, dtype=bits_to_dtype_uint(eew))
        rs2 : eew//8

    test_tu_without_mask:
      matrix:
        eew : vector_sew_list(elen)
        sew : eew
        vlen: vlen
        lmul: vector_lmul_list((sew,eew), elen)
        vl  : vector_vl_list_ls(lmul, sew, eew, vlen)
        origin: np.random.uniform(0, 2**eew, int(vlen*8/eew)).astype(bits_to_dtype_uint(eew))
        rs1 : np.linspace(0, 2**eew, vl, dtype=bits_to_dtype_uint(eew))
        rs2 : eew//8

    test_misalign_without_mask:
      matrix:
        isExcept: 1
        eew : [16, vlen]
        sew : eew
        vlen: vlen
        lmul: vector_lmul_list((sew,eew), elen)
        vl  : vector_vl_list_ls(lmul, sew, eew, vlen)
        offset: np.random.randint(1, int(eew/8))
        rs1 : np.linspace(0, 2**eew, vl, dtype=bits_to_dtype_uint(eew))
        rs2 : eew//8

    test_misalign_stride_without_mask:
      matrix:
        isExcept: 1
        eew : [16, vlen]
        sew : eew
        vlen: vlen
        lmul: vector_lmul_list((sew,eew), elen)
        vl  : list(np.linspace(2, 10, 5, dtype=np.int32))
        rs1 : np.linspace(0, 2**eew, vl, dtype=bits_to_dtype_uint(eew))
        rs2 : eew//8+np.random.randint(1, int(eew//8))

    test_stride_with_mask:
      matrix:
        eew : vector_sew_list(elen)
        sew : eew
        vlen: vlen
        lmul: vector_lmul_list((sew,eew), elen)
        vl  : vector_vl_list_ls(lmul, sew, eew, vlen)
        mask: vector_mask_array_random(vl)
        rs1 : np.linspace(0, 2**eew, vl, dtype=bits_to_dtype_uint(eew))
        rs2 : vector_stride_list_random_ls_stride(vl, eew//8)

    test_x0_with_mask:
      matrix:
        eew : vector_sew_list(elen)
        sew : eew
        vlen: vlen
        lmul: vector_lmul_list((sew,eew), elen)
        vl  : vector_vl_list_ls(lmul, sew, eew, vlen)
        mask: vector_mask_array_random(vl)
        rs1 : np.linspace(0, 2**eew, vl, dtype=bits_to_dtype_uint(eew))
        rs2 : 0

    test_eew_neq_sew_with_mask:
      matrix:
        eew : vector_sew_list(elen)
        sew : vector_sew_list_neq_eew(eew)
        vlen: vlen
        lmul: vector_lmul_list((sew,eew), elen)
        vl  : vector_vl_list_ls(lmul, sew, eew, vlen)
        mask: vector_mask_array_random(vl)
        rs1 : np.linspace(0, 2**eew, vl, dtype=bits_to_dtype_uint(eew))
        rs2 : eew//8

    test_vstart_with_mask:
      matrix:
        eew : vector_sew_list(elen)
        sew : eew
        vlen: vlen
        lmul: vector_lmul_list((sew,eew), elen)
        vl  : vector_vl_list_ls(lmul, sew, eew, vlen)
        start: vector_vstart_list_linspace(vl)
        mask: vector_mask_array_random(vl)
        rs1 : np.linspace(0, 2**eew, vl, dtype=bits_to_dtype_uint(eew))
        rs2 : eew//8

    test_tu_with_mask:
      matrix:
        eew : vector_sew_list(elen)
        sew : eew
        vlen: vlen
        lmul: vector_lmul_list((sew,eew), elen)
        vl  : vector_vl_list_ls(lmul, sew, eew, vlen)
        origin: np.random.uniform(0, 2**eew, int(vlen*8/eew)).astype(bits_to_dtype_uint(eew))
        mask: vector_mask_array_random(vl)
        rs1 : np.linspace(0, 2**eew, vl, dtype=bits_to_dtype_uint(eew))
        rs2 : eew//8

    test_misalign_with_mask:
      matrix:
        isExcept: 1
        eew : [16, vlen]
        sew : eew
        vlen: vlen
        lmul: vector_lmul_list((sew,eew), elen)
        vl  : vector_vl_list_ls(lmul, sew, eew, vlen)
        offset: np.random.randint(1, int(eew/8))
        mask: vector_mask_array_random(vl)*2+1
        rs1 : np.linspace(0, 2**eew, vl, dtype=bits_to_dtype_uint(eew))
        rs2 : eew//8
    
    test_misalign_stride_with_mask:
      matrix:
        isExcept: 1
        eew : [16, elen]
        sew : eew
        vlen: vlen
        lmul: vector_lmul_list((sew,eew), elen)
        vl  : list(np.linspace(2, 10, 5, dtype=np.int32))
        mask: vector_mask_array_random(vl)*4+3
        rs1 : np.linspace(0, 2**eew, vl, dtype=bits_to_dtype_uint(eew))
        rs2 : eew//8+np.random.randint(1, int(eew//8))
    
    test_exception_vreg_misalign_with_lmul @ rs1, eew, sew, vl, lmul, isExcept, vlen:
      setup: |
        params_yml = []
        params_yml.append([np.array([1], dtype=np.int16),   16,  16,   1,   4, 1, vlen])  

    test_exception_invalid_sew @ rs1, eew, sew, vl, lmul, isExcept, vlen:
      setup: |
        params_yml = []
        params_yml.append([np.array([1], dtype=np.int64),   64, 128,   1,   1, 1, vlen])   
    
    test_exception_invalid_emul @ rs1, eew, sew, vl, lmul, isExcept, vlen:
      setup: |
        params_yml = []
        params_yml.append([np.array([1], dtype=np.int32),    32,   8, 1,    4, 1, vlen])   #eew/sew*lmul>8
        params_yml.append([np.array([1], dtype=np.int8),      8,  32, 1, "f4", 1, vlen])   #eew/sew*lmul<1/8

    test_exception_invalid_addr  @ rs1, addr, eew, sew, vl, lmul, isExcept, vlen:
      setup: |
        params_yml = []
        params_yml.append([np.array([1], dtype=np.int16), 0xd8300000,  16,  16,    1,  1, 1, vlen])  
