<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2017.11.29.16:13:37"
 outputDirectory="/data/ecustodi/workspaces/hssi/work/platform/dcp_1.0-rc/design/hssi_eth/e10/fifo_scfifo/sc_fifo/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Arria 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10AX115N3F40E2SG"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RX_SC_FIFO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RX_SC_FIFO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RX_SC_FIFO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TX_SC_FIFO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TX_SC_FIFO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TX_SC_FIFO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="rx_sc_fifo_almost_empty" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="rx_sc_fifo_clk" />
   <property name="associatedReset" value="rx_sc_fifo_clk_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="1" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port
       name="rx_sc_fifo_almost_empty_data"
       direction="output"
       role="data"
       width="1" />
  </interface>
  <interface name="rx_sc_fifo_almost_full" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="rx_sc_fifo_clk" />
   <property name="associatedReset" value="rx_sc_fifo_clk_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="1" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port
       name="rx_sc_fifo_almost_full_data"
       direction="output"
       role="data"
       width="1" />
  </interface>
  <interface name="rx_sc_fifo_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="rx_sc_fifo_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="rx_sc_fifo_clk_reset" kind="reset" start="0">
   <property name="associatedClock" value="rx_sc_fifo_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port
       name="rx_sc_fifo_clk_reset_reset"
       direction="input"
       role="reset"
       width="1" />
  </interface>
  <interface name="rx_sc_fifo_csr" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="32" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="rx_sc_fifo_clk" />
   <property name="associatedReset" value="rx_sc_fifo_clk_reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="1" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="rx_sc_fifo_csr_address"
       direction="input"
       role="address"
       width="3" />
   <port name="rx_sc_fifo_csr_read" direction="input" role="read" width="1" />
   <port name="rx_sc_fifo_csr_write" direction="input" role="write" width="1" />
   <port
       name="rx_sc_fifo_csr_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="rx_sc_fifo_csr_writedata"
       direction="input"
       role="writedata"
       width="32" />
  </interface>
  <interface name="rx_sc_fifo_in" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="rx_sc_fifo_clk" />
   <property name="associatedReset" value="rx_sc_fifo_clk_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="8" />
   <port name="rx_sc_fifo_in_data" direction="input" role="data" width="64" />
   <port name="rx_sc_fifo_in_valid" direction="input" role="valid" width="1" />
   <port name="rx_sc_fifo_in_ready" direction="output" role="ready" width="1" />
   <port
       name="rx_sc_fifo_in_startofpacket"
       direction="input"
       role="startofpacket"
       width="1" />
   <port
       name="rx_sc_fifo_in_endofpacket"
       direction="input"
       role="endofpacket"
       width="1" />
   <port name="rx_sc_fifo_in_empty" direction="input" role="empty" width="3" />
   <port name="rx_sc_fifo_in_error" direction="input" role="error" width="6" />
  </interface>
  <interface name="rx_sc_fifo_out" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="rx_sc_fifo_clk" />
   <property name="associatedReset" value="rx_sc_fifo_clk_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="8" />
   <port name="rx_sc_fifo_out_data" direction="output" role="data" width="64" />
   <port name="rx_sc_fifo_out_valid" direction="output" role="valid" width="1" />
   <port name="rx_sc_fifo_out_ready" direction="input" role="ready" width="1" />
   <port
       name="rx_sc_fifo_out_startofpacket"
       direction="output"
       role="startofpacket"
       width="1" />
   <port
       name="rx_sc_fifo_out_endofpacket"
       direction="output"
       role="endofpacket"
       width="1" />
   <port name="rx_sc_fifo_out_empty" direction="output" role="empty" width="3" />
   <port name="rx_sc_fifo_out_error" direction="output" role="error" width="6" />
  </interface>
  <interface name="tx_sc_fifo_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="tx_sc_fifo_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="tx_sc_fifo_clk_reset" kind="reset" start="0">
   <property name="associatedClock" value="tx_sc_fifo_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port
       name="tx_sc_fifo_clk_reset_reset"
       direction="input"
       role="reset"
       width="1" />
  </interface>
  <interface name="tx_sc_fifo_csr" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="32" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="tx_sc_fifo_clk" />
   <property name="associatedReset" value="tx_sc_fifo_clk_reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="1" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="tx_sc_fifo_csr_address"
       direction="input"
       role="address"
       width="3" />
   <port name="tx_sc_fifo_csr_read" direction="input" role="read" width="1" />
   <port name="tx_sc_fifo_csr_write" direction="input" role="write" width="1" />
   <port
       name="tx_sc_fifo_csr_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="tx_sc_fifo_csr_writedata"
       direction="input"
       role="writedata"
       width="32" />
  </interface>
  <interface name="tx_sc_fifo_in" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="tx_sc_fifo_clk" />
   <property name="associatedReset" value="tx_sc_fifo_clk_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="8" />
   <port name="tx_sc_fifo_in_data" direction="input" role="data" width="64" />
   <port name="tx_sc_fifo_in_valid" direction="input" role="valid" width="1" />
   <port name="tx_sc_fifo_in_ready" direction="output" role="ready" width="1" />
   <port
       name="tx_sc_fifo_in_startofpacket"
       direction="input"
       role="startofpacket"
       width="1" />
   <port
       name="tx_sc_fifo_in_endofpacket"
       direction="input"
       role="endofpacket"
       width="1" />
   <port name="tx_sc_fifo_in_empty" direction="input" role="empty" width="3" />
   <port name="tx_sc_fifo_in_error" direction="input" role="error" width="1" />
  </interface>
  <interface name="tx_sc_fifo_out" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="tx_sc_fifo_clk" />
   <property name="associatedReset" value="tx_sc_fifo_clk_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="8" />
   <port name="tx_sc_fifo_out_data" direction="output" role="data" width="64" />
   <port name="tx_sc_fifo_out_valid" direction="output" role="valid" width="1" />
   <port name="tx_sc_fifo_out_ready" direction="input" role="ready" width="1" />
   <port
       name="tx_sc_fifo_out_startofpacket"
       direction="output"
       role="startofpacket"
       width="1" />
   <port
       name="tx_sc_fifo_out_endofpacket"
       direction="output"
       role="endofpacket"
       width="1" />
   <port name="tx_sc_fifo_out_empty" direction="output" role="empty" width="3" />
   <port name="tx_sc_fifo_out_error" direction="output" role="error" width="1" />
  </interface>
 </perimeter>
 <entity kind="sc_fifo" version="1.0" name="sc_fifo">
  <parameter name="AUTO_TX_SC_FIFO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_RX_SC_FIFO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_RX_SC_FIFO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_TX_SC_FIFO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_TX_SC_FIFO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1512000816" />
  <parameter name="AUTO_DEVICE" value="10AX115N3F40E2SG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_RX_SC_FIFO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <generatedFiles>
   <file
       path="/data/ecustodi/workspaces/hssi/work/platform/dcp_1.0-rc/design/hssi_eth/e10/fifo_scfifo/sc_fifo/synth/sc_fifo.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/data/ecustodi/workspaces/hssi/work/platform/dcp_1.0-rc/design/hssi_eth/e10/fifo_scfifo/sc_fifo/synth/sc_fifo.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/ecustodi/workspaces/hssi/work/platform/dcp_1.0-rc/design/hssi_eth/e10/fifo_scfifo/sc_fifo.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/swip_build/archive/acds/17.0/290/linux64/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/swip_build/archive/acds/17.0/290/linux64/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="sc_fifo">"Generating: sc_fifo"</message>
   <message level="Info" culprit="sc_fifo">"Generating: altera_avalon_sc_fifo"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_sc_fifo"
   version="17.0"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="/data/ecustodi/workspaces/hssi/work/platform/dcp_1.0-rc/design/hssi_eth/e10/fifo_scfifo/sc_fifo/altera_avalon_sc_fifo_170/synth/altera_avalon_sc_fifo.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/data/ecustodi/workspaces/hssi/work/platform/dcp_1.0-rc/design/hssi_eth/e10/fifo_scfifo/sc_fifo/altera_avalon_sc_fifo_170/synth/altera_avalon_sc_fifo.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/swip_build/archive/acds/17.0/290/linux64/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/swip_build/archive/acds/17.0/290/linux64/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sc_fifo" as="rx_sc_fifo,tx_sc_fifo" />
  <messages>
   <message level="Info" culprit="sc_fifo">"Generating: altera_avalon_sc_fifo"</message>
  </messages>
 </entity>
</deploy>
