irq_set_chip_and_handler	,	F_13
parent	,	V_41
data	,	V_27
init_onchip_IRQ	,	F_14
root_domain	,	V_42
irq_set_default_host	,	F_17
hwirq	,	V_29
AUX_IRQ_CTRL	,	V_21
READ_BCR	,	F_4
AUX_IRQ_PRIORITY	,	V_31
hw	,	V_35
STATUS_IE_MASK	,	V_25
AUX_IRQ_SELECT	,	V_28
arc_init_IRQ	,	F_1
pad	,	V_4
handle_percpu_irq	,	V_37
"root irq domain not avail\n"	,	L_5
tmp	,	V_1
"archs-intc\t: %d priority levels (default %d)%s\n"	,	L_1
NR_CPU_IRQS	,	V_43
irq_domain	,	V_32
prio	,	V_6
irq_bcr	,	V_10
res	,	V_18
AUX_IRQ_ENABLE	,	V_30
ver	,	V_9
ictrl	,	V_20
irq_domain_add_linear	,	F_16
res3	,	V_12
ARC_REG_IRQ_BCR	,	V_22
res2	,	V_14
ARCV2_IRQ_DEF_PRIO	,	V_23
irq_create_mapping	,	F_19
panic	,	F_15
STATUS_AD_MASK	,	V_24
CONFIG_SMP	,	F_18
irqs	,	V_8
irq_prio	,	V_2
aux_irq_ctrl	,	V_11
" FIRQ (not used)"	,	L_2
irq_data	,	V_26
arcv2_irq_ops	,	V_44
""	,	L_3
save_nr_gpr_pairs	,	V_19
arcv2_irq_map	,	F_11
save_u_to_u	,	V_15
arcv2_irq_unmask	,	F_9
handle_level_irq	,	V_38
device_node	,	V_39
arcv2_irq_chip	,	V_36
read_aux_reg	,	F_6
IPI_IRQ	,	V_45
irq_hw_number_t	,	T_1
arcv2_irq_mask	,	F_7
save_idx_regs	,	V_13
save_blink	,	V_17
exts	,	V_7
irq_set_percpu_devid	,	F_12
"DeviceTree incore intc not a root irq controller\n"	,	L_4
d	,	V_33
pr_info	,	F_5
intc	,	V_40
irq	,	V_34
write_aux_reg	,	F_8
firq	,	V_5
save_lp_regs	,	V_16
irq_build	,	V_3
__init	,	T_2
SOFTIRQ_IRQ	,	V_46
WRITE_AUX	,	F_3
arcv2_irq_enable	,	F_10
CONFIG_CPU_BIG_ENDIAN	,	F_2
