VHDL implementation of an asynchronous FIFO for FPGAs. Based off a Verilog design by Clifford E. Cummings.
