// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ViT_act_compute_linear (
        m_axi_inout2_AWVALID,
        m_axi_inout2_AWREADY,
        m_axi_inout2_AWADDR,
        m_axi_inout2_AWID,
        m_axi_inout2_AWLEN,
        m_axi_inout2_AWSIZE,
        m_axi_inout2_AWBURST,
        m_axi_inout2_AWLOCK,
        m_axi_inout2_AWCACHE,
        m_axi_inout2_AWPROT,
        m_axi_inout2_AWQOS,
        m_axi_inout2_AWREGION,
        m_axi_inout2_AWUSER,
        m_axi_inout2_WVALID,
        m_axi_inout2_WREADY,
        m_axi_inout2_WDATA,
        m_axi_inout2_WSTRB,
        m_axi_inout2_WLAST,
        m_axi_inout2_WID,
        m_axi_inout2_WUSER,
        m_axi_inout2_ARVALID,
        m_axi_inout2_ARREADY,
        m_axi_inout2_ARADDR,
        m_axi_inout2_ARID,
        m_axi_inout2_ARLEN,
        m_axi_inout2_ARSIZE,
        m_axi_inout2_ARBURST,
        m_axi_inout2_ARLOCK,
        m_axi_inout2_ARCACHE,
        m_axi_inout2_ARPROT,
        m_axi_inout2_ARQOS,
        m_axi_inout2_ARREGION,
        m_axi_inout2_ARUSER,
        m_axi_inout2_RVALID,
        m_axi_inout2_RREADY,
        m_axi_inout2_RDATA,
        m_axi_inout2_RLAST,
        m_axi_inout2_RID,
        m_axi_inout2_RFIFONUM,
        m_axi_inout2_RUSER,
        m_axi_inout2_RRESP,
        m_axi_inout2_BVALID,
        m_axi_inout2_BREADY,
        m_axi_inout2_BRESP,
        m_axi_inout2_BID,
        m_axi_inout2_BUSER,
        dst,
        m_axi_inout1_AWVALID,
        m_axi_inout1_AWREADY,
        m_axi_inout1_AWADDR,
        m_axi_inout1_AWID,
        m_axi_inout1_AWLEN,
        m_axi_inout1_AWSIZE,
        m_axi_inout1_AWBURST,
        m_axi_inout1_AWLOCK,
        m_axi_inout1_AWCACHE,
        m_axi_inout1_AWPROT,
        m_axi_inout1_AWQOS,
        m_axi_inout1_AWREGION,
        m_axi_inout1_AWUSER,
        m_axi_inout1_WVALID,
        m_axi_inout1_WREADY,
        m_axi_inout1_WDATA,
        m_axi_inout1_WSTRB,
        m_axi_inout1_WLAST,
        m_axi_inout1_WID,
        m_axi_inout1_WUSER,
        m_axi_inout1_ARVALID,
        m_axi_inout1_ARREADY,
        m_axi_inout1_ARADDR,
        m_axi_inout1_ARID,
        m_axi_inout1_ARLEN,
        m_axi_inout1_ARSIZE,
        m_axi_inout1_ARBURST,
        m_axi_inout1_ARLOCK,
        m_axi_inout1_ARCACHE,
        m_axi_inout1_ARPROT,
        m_axi_inout1_ARQOS,
        m_axi_inout1_ARREGION,
        m_axi_inout1_ARUSER,
        m_axi_inout1_RVALID,
        m_axi_inout1_RREADY,
        m_axi_inout1_RDATA,
        m_axi_inout1_RLAST,
        m_axi_inout1_RID,
        m_axi_inout1_RFIFONUM,
        m_axi_inout1_RUSER,
        m_axi_inout1_RRESP,
        m_axi_inout1_BVALID,
        m_axi_inout1_BREADY,
        m_axi_inout1_BRESP,
        m_axi_inout1_BID,
        m_axi_inout1_BUSER,
        src,
        weights_address0,
        weights_ce0,
        weights_d0,
        weights_q0,
        weights_we0,
        weights_address1,
        weights_ce1,
        weights_d1,
        weights_q1,
        weights_we1,
        bias_address0,
        bias_ce0,
        bias_d0,
        bias_q0,
        bias_we0,
        bias_address1,
        bias_ce1,
        bias_d1,
        bias_q1,
        bias_we1,
        out_dim_offset,
        in_dim_offset,
        use_gelu_offset,
        ap_clk,
        ap_rst,
        dst_ap_vld,
        ap_start,
        src_ap_vld,
        in_dim_offset_ap_vld,
        out_dim_offset_ap_vld,
        use_gelu_offset_ap_vld,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


output   m_axi_inout2_AWVALID;
input   m_axi_inout2_AWREADY;
output  [63:0] m_axi_inout2_AWADDR;
output  [0:0] m_axi_inout2_AWID;
output  [31:0] m_axi_inout2_AWLEN;
output  [2:0] m_axi_inout2_AWSIZE;
output  [1:0] m_axi_inout2_AWBURST;
output  [1:0] m_axi_inout2_AWLOCK;
output  [3:0] m_axi_inout2_AWCACHE;
output  [2:0] m_axi_inout2_AWPROT;
output  [3:0] m_axi_inout2_AWQOS;
output  [3:0] m_axi_inout2_AWREGION;
output  [0:0] m_axi_inout2_AWUSER;
output   m_axi_inout2_WVALID;
input   m_axi_inout2_WREADY;
output  [255:0] m_axi_inout2_WDATA;
output  [31:0] m_axi_inout2_WSTRB;
output   m_axi_inout2_WLAST;
output  [0:0] m_axi_inout2_WID;
output  [0:0] m_axi_inout2_WUSER;
output   m_axi_inout2_ARVALID;
input   m_axi_inout2_ARREADY;
output  [63:0] m_axi_inout2_ARADDR;
output  [0:0] m_axi_inout2_ARID;
output  [31:0] m_axi_inout2_ARLEN;
output  [2:0] m_axi_inout2_ARSIZE;
output  [1:0] m_axi_inout2_ARBURST;
output  [1:0] m_axi_inout2_ARLOCK;
output  [3:0] m_axi_inout2_ARCACHE;
output  [2:0] m_axi_inout2_ARPROT;
output  [3:0] m_axi_inout2_ARQOS;
output  [3:0] m_axi_inout2_ARREGION;
output  [0:0] m_axi_inout2_ARUSER;
input   m_axi_inout2_RVALID;
output   m_axi_inout2_RREADY;
input  [255:0] m_axi_inout2_RDATA;
input   m_axi_inout2_RLAST;
input  [0:0] m_axi_inout2_RID;
input  [8:0] m_axi_inout2_RFIFONUM;
input  [0:0] m_axi_inout2_RUSER;
input  [1:0] m_axi_inout2_RRESP;
input   m_axi_inout2_BVALID;
output   m_axi_inout2_BREADY;
input  [1:0] m_axi_inout2_BRESP;
input  [0:0] m_axi_inout2_BID;
input  [0:0] m_axi_inout2_BUSER;
input  [63:0] dst;
output   m_axi_inout1_AWVALID;
input   m_axi_inout1_AWREADY;
output  [63:0] m_axi_inout1_AWADDR;
output  [0:0] m_axi_inout1_AWID;
output  [31:0] m_axi_inout1_AWLEN;
output  [2:0] m_axi_inout1_AWSIZE;
output  [1:0] m_axi_inout1_AWBURST;
output  [1:0] m_axi_inout1_AWLOCK;
output  [3:0] m_axi_inout1_AWCACHE;
output  [2:0] m_axi_inout1_AWPROT;
output  [3:0] m_axi_inout1_AWQOS;
output  [3:0] m_axi_inout1_AWREGION;
output  [0:0] m_axi_inout1_AWUSER;
output   m_axi_inout1_WVALID;
input   m_axi_inout1_WREADY;
output  [255:0] m_axi_inout1_WDATA;
output  [31:0] m_axi_inout1_WSTRB;
output   m_axi_inout1_WLAST;
output  [0:0] m_axi_inout1_WID;
output  [0:0] m_axi_inout1_WUSER;
output   m_axi_inout1_ARVALID;
input   m_axi_inout1_ARREADY;
output  [63:0] m_axi_inout1_ARADDR;
output  [0:0] m_axi_inout1_ARID;
output  [31:0] m_axi_inout1_ARLEN;
output  [2:0] m_axi_inout1_ARSIZE;
output  [1:0] m_axi_inout1_ARBURST;
output  [1:0] m_axi_inout1_ARLOCK;
output  [3:0] m_axi_inout1_ARCACHE;
output  [2:0] m_axi_inout1_ARPROT;
output  [3:0] m_axi_inout1_ARQOS;
output  [3:0] m_axi_inout1_ARREGION;
output  [0:0] m_axi_inout1_ARUSER;
input   m_axi_inout1_RVALID;
output   m_axi_inout1_RREADY;
input  [255:0] m_axi_inout1_RDATA;
input   m_axi_inout1_RLAST;
input  [0:0] m_axi_inout1_RID;
input  [8:0] m_axi_inout1_RFIFONUM;
input  [0:0] m_axi_inout1_RUSER;
input  [1:0] m_axi_inout1_RRESP;
input   m_axi_inout1_BVALID;
output   m_axi_inout1_BREADY;
input  [1:0] m_axi_inout1_BRESP;
input  [0:0] m_axi_inout1_BID;
input  [0:0] m_axi_inout1_BUSER;
input  [63:0] src;
output  [9:0] weights_address0;
output   weights_ce0;
output  [4095:0] weights_d0;
input  [4095:0] weights_q0;
output   weights_we0;
output  [9:0] weights_address1;
output   weights_ce1;
output  [4095:0] weights_d1;
input  [4095:0] weights_q1;
output   weights_we1;
output  [5:0] bias_address0;
output   bias_ce0;
output  [287:0] bias_d0;
input  [287:0] bias_q0;
output   bias_we0;
output  [5:0] bias_address1;
output   bias_ce1;
output  [287:0] bias_d1;
input  [287:0] bias_q1;
output   bias_we1;
input  [31:0] out_dim_offset;
input  [31:0] in_dim_offset;
input   use_gelu_offset;
input   ap_clk;
input   ap_rst;
input   dst_ap_vld;
input   ap_start;
input   src_ap_vld;
input   in_dim_offset_ap_vld;
input   out_dim_offset_ap_vld;
input   use_gelu_offset_ap_vld;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    entry_proc24_U0_ap_start;
wire    entry_proc24_U0_ap_done;
wire    entry_proc24_U0_ap_continue;
wire    entry_proc24_U0_ap_idle;
wire    entry_proc24_U0_ap_ready;
wire    entry_proc24_U0_start_out;
wire    entry_proc24_U0_start_write;
wire   [63:0] entry_proc24_U0_dst_c_din;
wire    entry_proc24_U0_dst_c_write;
wire    read_in_stream_direct_U0_ap_start;
wire    read_in_stream_direct_U0_ap_done;
wire    read_in_stream_direct_U0_ap_continue;
wire    read_in_stream_direct_U0_ap_idle;
wire    read_in_stream_direct_U0_ap_ready;
wire   [511:0] read_in_stream_direct_U0_in_stream_din;
wire    read_in_stream_direct_U0_in_stream_write;
wire    read_in_stream_direct_U0_m_axi_inout1_AWVALID;
wire   [63:0] read_in_stream_direct_U0_m_axi_inout1_AWADDR;
wire   [0:0] read_in_stream_direct_U0_m_axi_inout1_AWID;
wire   [31:0] read_in_stream_direct_U0_m_axi_inout1_AWLEN;
wire   [2:0] read_in_stream_direct_U0_m_axi_inout1_AWSIZE;
wire   [1:0] read_in_stream_direct_U0_m_axi_inout1_AWBURST;
wire   [1:0] read_in_stream_direct_U0_m_axi_inout1_AWLOCK;
wire   [3:0] read_in_stream_direct_U0_m_axi_inout1_AWCACHE;
wire   [2:0] read_in_stream_direct_U0_m_axi_inout1_AWPROT;
wire   [3:0] read_in_stream_direct_U0_m_axi_inout1_AWQOS;
wire   [3:0] read_in_stream_direct_U0_m_axi_inout1_AWREGION;
wire   [0:0] read_in_stream_direct_U0_m_axi_inout1_AWUSER;
wire    read_in_stream_direct_U0_m_axi_inout1_WVALID;
wire   [255:0] read_in_stream_direct_U0_m_axi_inout1_WDATA;
wire   [31:0] read_in_stream_direct_U0_m_axi_inout1_WSTRB;
wire    read_in_stream_direct_U0_m_axi_inout1_WLAST;
wire   [0:0] read_in_stream_direct_U0_m_axi_inout1_WID;
wire   [0:0] read_in_stream_direct_U0_m_axi_inout1_WUSER;
wire    read_in_stream_direct_U0_m_axi_inout1_ARVALID;
wire   [63:0] read_in_stream_direct_U0_m_axi_inout1_ARADDR;
wire   [0:0] read_in_stream_direct_U0_m_axi_inout1_ARID;
wire   [31:0] read_in_stream_direct_U0_m_axi_inout1_ARLEN;
wire   [2:0] read_in_stream_direct_U0_m_axi_inout1_ARSIZE;
wire   [1:0] read_in_stream_direct_U0_m_axi_inout1_ARBURST;
wire   [1:0] read_in_stream_direct_U0_m_axi_inout1_ARLOCK;
wire   [3:0] read_in_stream_direct_U0_m_axi_inout1_ARCACHE;
wire   [2:0] read_in_stream_direct_U0_m_axi_inout1_ARPROT;
wire   [3:0] read_in_stream_direct_U0_m_axi_inout1_ARQOS;
wire   [3:0] read_in_stream_direct_U0_m_axi_inout1_ARREGION;
wire   [0:0] read_in_stream_direct_U0_m_axi_inout1_ARUSER;
wire    read_in_stream_direct_U0_m_axi_inout1_RREADY;
wire    read_in_stream_direct_U0_m_axi_inout1_BREADY;
wire   [9:0] read_in_stream_direct_U0_in_dim_offset;
wire    compute_linear_on_stream_U0_ap_start;
wire    compute_linear_on_stream_U0_ap_done;
wire    compute_linear_on_stream_U0_ap_continue;
wire    compute_linear_on_stream_U0_ap_idle;
wire    compute_linear_on_stream_U0_ap_ready;
wire   [511:0] compute_linear_on_stream_U0_out_stream_din;
wire    compute_linear_on_stream_U0_out_stream_write;
wire    compute_linear_on_stream_U0_in_stream_read;
wire   [9:0] compute_linear_on_stream_U0_weights_address0;
wire    compute_linear_on_stream_U0_weights_ce0;
wire   [5:0] compute_linear_on_stream_U0_bias_address0;
wire    compute_linear_on_stream_U0_bias_ce0;
wire   [9:0] compute_linear_on_stream_U0_out_dim_offset;
wire   [9:0] compute_linear_on_stream_U0_in_dim_offset;
wire   [0:0] compute_linear_on_stream_U0_use_gelu_offset;
wire   [9:0] compute_linear_on_stream_U0_out_dim_offset_c_din;
wire    compute_linear_on_stream_U0_out_dim_offset_c_write;
wire    write_out_stream_direct_U0_ap_start;
wire    write_out_stream_direct_U0_ap_done;
wire    write_out_stream_direct_U0_ap_continue;
wire    write_out_stream_direct_U0_ap_idle;
wire    write_out_stream_direct_U0_ap_ready;
wire    write_out_stream_direct_U0_m_axi_inout2_AWVALID;
wire   [63:0] write_out_stream_direct_U0_m_axi_inout2_AWADDR;
wire   [0:0] write_out_stream_direct_U0_m_axi_inout2_AWID;
wire   [31:0] write_out_stream_direct_U0_m_axi_inout2_AWLEN;
wire   [2:0] write_out_stream_direct_U0_m_axi_inout2_AWSIZE;
wire   [1:0] write_out_stream_direct_U0_m_axi_inout2_AWBURST;
wire   [1:0] write_out_stream_direct_U0_m_axi_inout2_AWLOCK;
wire   [3:0] write_out_stream_direct_U0_m_axi_inout2_AWCACHE;
wire   [2:0] write_out_stream_direct_U0_m_axi_inout2_AWPROT;
wire   [3:0] write_out_stream_direct_U0_m_axi_inout2_AWQOS;
wire   [3:0] write_out_stream_direct_U0_m_axi_inout2_AWREGION;
wire   [0:0] write_out_stream_direct_U0_m_axi_inout2_AWUSER;
wire    write_out_stream_direct_U0_m_axi_inout2_WVALID;
wire   [255:0] write_out_stream_direct_U0_m_axi_inout2_WDATA;
wire   [31:0] write_out_stream_direct_U0_m_axi_inout2_WSTRB;
wire    write_out_stream_direct_U0_m_axi_inout2_WLAST;
wire   [0:0] write_out_stream_direct_U0_m_axi_inout2_WID;
wire   [0:0] write_out_stream_direct_U0_m_axi_inout2_WUSER;
wire    write_out_stream_direct_U0_m_axi_inout2_ARVALID;
wire   [63:0] write_out_stream_direct_U0_m_axi_inout2_ARADDR;
wire   [0:0] write_out_stream_direct_U0_m_axi_inout2_ARID;
wire   [31:0] write_out_stream_direct_U0_m_axi_inout2_ARLEN;
wire   [2:0] write_out_stream_direct_U0_m_axi_inout2_ARSIZE;
wire   [1:0] write_out_stream_direct_U0_m_axi_inout2_ARBURST;
wire   [1:0] write_out_stream_direct_U0_m_axi_inout2_ARLOCK;
wire   [3:0] write_out_stream_direct_U0_m_axi_inout2_ARCACHE;
wire   [2:0] write_out_stream_direct_U0_m_axi_inout2_ARPROT;
wire   [3:0] write_out_stream_direct_U0_m_axi_inout2_ARQOS;
wire   [3:0] write_out_stream_direct_U0_m_axi_inout2_ARREGION;
wire   [0:0] write_out_stream_direct_U0_m_axi_inout2_ARUSER;
wire    write_out_stream_direct_U0_m_axi_inout2_RREADY;
wire    write_out_stream_direct_U0_m_axi_inout2_BREADY;
wire    write_out_stream_direct_U0_dst_read;
wire    write_out_stream_direct_U0_out_stream_read;
wire    write_out_stream_direct_U0_out_dim_offset_read;
wire    dst_c_full_n;
wire   [63:0] dst_c_dout;
wire   [2:0] dst_c_num_data_valid;
wire   [2:0] dst_c_fifo_cap;
wire    dst_c_empty_n;
wire    in_stream_full_n;
wire   [511:0] in_stream_dout;
wire   [6:0] in_stream_num_data_valid;
wire   [6:0] in_stream_fifo_cap;
wire    in_stream_empty_n;
wire    out_stream_full_n;
wire   [511:0] out_stream_dout;
wire   [1:0] out_stream_num_data_valid;
wire   [1:0] out_stream_fifo_cap;
wire    out_stream_empty_n;
wire    out_dim_offset_c_full_n;
wire   [9:0] out_dim_offset_c_dout;
wire   [1:0] out_dim_offset_c_num_data_valid;
wire   [1:0] out_dim_offset_c_fifo_cap;
wire    out_dim_offset_c_empty_n;
wire    ap_sync_ready;
reg    ap_sync_reg_entry_proc24_U0_ap_ready;
wire    ap_sync_entry_proc24_U0_ap_ready;
reg    ap_sync_reg_read_in_stream_direct_U0_ap_ready;
wire    ap_sync_read_in_stream_direct_U0_ap_ready;
reg    ap_sync_reg_compute_linear_on_stream_U0_ap_ready;
wire    ap_sync_compute_linear_on_stream_U0_ap_ready;
wire   [0:0] start_for_write_out_stream_direct_U0_din;
wire    start_for_write_out_stream_direct_U0_full_n;
wire   [0:0] start_for_write_out_stream_direct_U0_dout;
wire    start_for_write_out_stream_direct_U0_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_entry_proc24_U0_ap_ready = 1'b0;
#0 ap_sync_reg_read_in_stream_direct_U0_ap_ready = 1'b0;
#0 ap_sync_reg_compute_linear_on_stream_U0_ap_ready = 1'b0;
end

ViT_act_entry_proc24 entry_proc24_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(entry_proc24_U0_ap_start),
    .start_full_n(start_for_write_out_stream_direct_U0_full_n),
    .ap_done(entry_proc24_U0_ap_done),
    .ap_continue(entry_proc24_U0_ap_continue),
    .ap_idle(entry_proc24_U0_ap_idle),
    .ap_ready(entry_proc24_U0_ap_ready),
    .start_out(entry_proc24_U0_start_out),
    .start_write(entry_proc24_U0_start_write),
    .dst(dst),
    .dst_c_din(entry_proc24_U0_dst_c_din),
    .dst_c_num_data_valid(dst_c_num_data_valid),
    .dst_c_fifo_cap(dst_c_fifo_cap),
    .dst_c_full_n(dst_c_full_n),
    .dst_c_write(entry_proc24_U0_dst_c_write)
);

ViT_act_read_in_stream_direct read_in_stream_direct_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(read_in_stream_direct_U0_ap_start),
    .ap_done(read_in_stream_direct_U0_ap_done),
    .ap_continue(read_in_stream_direct_U0_ap_continue),
    .ap_idle(read_in_stream_direct_U0_ap_idle),
    .ap_ready(read_in_stream_direct_U0_ap_ready),
    .in_stream_din(read_in_stream_direct_U0_in_stream_din),
    .in_stream_num_data_valid(in_stream_num_data_valid),
    .in_stream_fifo_cap(in_stream_fifo_cap),
    .in_stream_full_n(in_stream_full_n),
    .in_stream_write(read_in_stream_direct_U0_in_stream_write),
    .m_axi_inout1_AWVALID(read_in_stream_direct_U0_m_axi_inout1_AWVALID),
    .m_axi_inout1_AWREADY(1'b0),
    .m_axi_inout1_AWADDR(read_in_stream_direct_U0_m_axi_inout1_AWADDR),
    .m_axi_inout1_AWID(read_in_stream_direct_U0_m_axi_inout1_AWID),
    .m_axi_inout1_AWLEN(read_in_stream_direct_U0_m_axi_inout1_AWLEN),
    .m_axi_inout1_AWSIZE(read_in_stream_direct_U0_m_axi_inout1_AWSIZE),
    .m_axi_inout1_AWBURST(read_in_stream_direct_U0_m_axi_inout1_AWBURST),
    .m_axi_inout1_AWLOCK(read_in_stream_direct_U0_m_axi_inout1_AWLOCK),
    .m_axi_inout1_AWCACHE(read_in_stream_direct_U0_m_axi_inout1_AWCACHE),
    .m_axi_inout1_AWPROT(read_in_stream_direct_U0_m_axi_inout1_AWPROT),
    .m_axi_inout1_AWQOS(read_in_stream_direct_U0_m_axi_inout1_AWQOS),
    .m_axi_inout1_AWREGION(read_in_stream_direct_U0_m_axi_inout1_AWREGION),
    .m_axi_inout1_AWUSER(read_in_stream_direct_U0_m_axi_inout1_AWUSER),
    .m_axi_inout1_WVALID(read_in_stream_direct_U0_m_axi_inout1_WVALID),
    .m_axi_inout1_WREADY(1'b0),
    .m_axi_inout1_WDATA(read_in_stream_direct_U0_m_axi_inout1_WDATA),
    .m_axi_inout1_WSTRB(read_in_stream_direct_U0_m_axi_inout1_WSTRB),
    .m_axi_inout1_WLAST(read_in_stream_direct_U0_m_axi_inout1_WLAST),
    .m_axi_inout1_WID(read_in_stream_direct_U0_m_axi_inout1_WID),
    .m_axi_inout1_WUSER(read_in_stream_direct_U0_m_axi_inout1_WUSER),
    .m_axi_inout1_ARVALID(read_in_stream_direct_U0_m_axi_inout1_ARVALID),
    .m_axi_inout1_ARREADY(m_axi_inout1_ARREADY),
    .m_axi_inout1_ARADDR(read_in_stream_direct_U0_m_axi_inout1_ARADDR),
    .m_axi_inout1_ARID(read_in_stream_direct_U0_m_axi_inout1_ARID),
    .m_axi_inout1_ARLEN(read_in_stream_direct_U0_m_axi_inout1_ARLEN),
    .m_axi_inout1_ARSIZE(read_in_stream_direct_U0_m_axi_inout1_ARSIZE),
    .m_axi_inout1_ARBURST(read_in_stream_direct_U0_m_axi_inout1_ARBURST),
    .m_axi_inout1_ARLOCK(read_in_stream_direct_U0_m_axi_inout1_ARLOCK),
    .m_axi_inout1_ARCACHE(read_in_stream_direct_U0_m_axi_inout1_ARCACHE),
    .m_axi_inout1_ARPROT(read_in_stream_direct_U0_m_axi_inout1_ARPROT),
    .m_axi_inout1_ARQOS(read_in_stream_direct_U0_m_axi_inout1_ARQOS),
    .m_axi_inout1_ARREGION(read_in_stream_direct_U0_m_axi_inout1_ARREGION),
    .m_axi_inout1_ARUSER(read_in_stream_direct_U0_m_axi_inout1_ARUSER),
    .m_axi_inout1_RVALID(m_axi_inout1_RVALID),
    .m_axi_inout1_RREADY(read_in_stream_direct_U0_m_axi_inout1_RREADY),
    .m_axi_inout1_RDATA(m_axi_inout1_RDATA),
    .m_axi_inout1_RLAST(m_axi_inout1_RLAST),
    .m_axi_inout1_RID(m_axi_inout1_RID),
    .m_axi_inout1_RFIFONUM(m_axi_inout1_RFIFONUM),
    .m_axi_inout1_RUSER(m_axi_inout1_RUSER),
    .m_axi_inout1_RRESP(m_axi_inout1_RRESP),
    .m_axi_inout1_BVALID(1'b0),
    .m_axi_inout1_BREADY(read_in_stream_direct_U0_m_axi_inout1_BREADY),
    .m_axi_inout1_BRESP(2'd0),
    .m_axi_inout1_BID(1'd0),
    .m_axi_inout1_BUSER(1'd0),
    .src(src),
    .in_dim_offset(read_in_stream_direct_U0_in_dim_offset)
);

ViT_act_compute_linear_on_stream compute_linear_on_stream_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(compute_linear_on_stream_U0_ap_start),
    .ap_done(compute_linear_on_stream_U0_ap_done),
    .ap_continue(compute_linear_on_stream_U0_ap_continue),
    .ap_idle(compute_linear_on_stream_U0_ap_idle),
    .ap_ready(compute_linear_on_stream_U0_ap_ready),
    .out_stream_din(compute_linear_on_stream_U0_out_stream_din),
    .out_stream_num_data_valid(out_stream_num_data_valid),
    .out_stream_fifo_cap(out_stream_fifo_cap),
    .out_stream_full_n(out_stream_full_n),
    .out_stream_write(compute_linear_on_stream_U0_out_stream_write),
    .in_stream_dout(in_stream_dout),
    .in_stream_num_data_valid(in_stream_num_data_valid),
    .in_stream_fifo_cap(in_stream_fifo_cap),
    .in_stream_empty_n(in_stream_empty_n),
    .in_stream_read(compute_linear_on_stream_U0_in_stream_read),
    .weights_address0(compute_linear_on_stream_U0_weights_address0),
    .weights_ce0(compute_linear_on_stream_U0_weights_ce0),
    .weights_q0(weights_q0),
    .bias_address0(compute_linear_on_stream_U0_bias_address0),
    .bias_ce0(compute_linear_on_stream_U0_bias_ce0),
    .bias_q0(bias_q0),
    .out_dim_offset(compute_linear_on_stream_U0_out_dim_offset),
    .in_dim_offset(compute_linear_on_stream_U0_in_dim_offset),
    .use_gelu_offset(compute_linear_on_stream_U0_use_gelu_offset),
    .out_dim_offset_c_din(compute_linear_on_stream_U0_out_dim_offset_c_din),
    .out_dim_offset_c_num_data_valid(out_dim_offset_c_num_data_valid),
    .out_dim_offset_c_fifo_cap(out_dim_offset_c_fifo_cap),
    .out_dim_offset_c_full_n(out_dim_offset_c_full_n),
    .out_dim_offset_c_write(compute_linear_on_stream_U0_out_dim_offset_c_write)
);

ViT_act_write_out_stream_direct write_out_stream_direct_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(write_out_stream_direct_U0_ap_start),
    .ap_done(write_out_stream_direct_U0_ap_done),
    .ap_continue(write_out_stream_direct_U0_ap_continue),
    .ap_idle(write_out_stream_direct_U0_ap_idle),
    .ap_ready(write_out_stream_direct_U0_ap_ready),
    .m_axi_inout2_AWVALID(write_out_stream_direct_U0_m_axi_inout2_AWVALID),
    .m_axi_inout2_AWREADY(m_axi_inout2_AWREADY),
    .m_axi_inout2_AWADDR(write_out_stream_direct_U0_m_axi_inout2_AWADDR),
    .m_axi_inout2_AWID(write_out_stream_direct_U0_m_axi_inout2_AWID),
    .m_axi_inout2_AWLEN(write_out_stream_direct_U0_m_axi_inout2_AWLEN),
    .m_axi_inout2_AWSIZE(write_out_stream_direct_U0_m_axi_inout2_AWSIZE),
    .m_axi_inout2_AWBURST(write_out_stream_direct_U0_m_axi_inout2_AWBURST),
    .m_axi_inout2_AWLOCK(write_out_stream_direct_U0_m_axi_inout2_AWLOCK),
    .m_axi_inout2_AWCACHE(write_out_stream_direct_U0_m_axi_inout2_AWCACHE),
    .m_axi_inout2_AWPROT(write_out_stream_direct_U0_m_axi_inout2_AWPROT),
    .m_axi_inout2_AWQOS(write_out_stream_direct_U0_m_axi_inout2_AWQOS),
    .m_axi_inout2_AWREGION(write_out_stream_direct_U0_m_axi_inout2_AWREGION),
    .m_axi_inout2_AWUSER(write_out_stream_direct_U0_m_axi_inout2_AWUSER),
    .m_axi_inout2_WVALID(write_out_stream_direct_U0_m_axi_inout2_WVALID),
    .m_axi_inout2_WREADY(m_axi_inout2_WREADY),
    .m_axi_inout2_WDATA(write_out_stream_direct_U0_m_axi_inout2_WDATA),
    .m_axi_inout2_WSTRB(write_out_stream_direct_U0_m_axi_inout2_WSTRB),
    .m_axi_inout2_WLAST(write_out_stream_direct_U0_m_axi_inout2_WLAST),
    .m_axi_inout2_WID(write_out_stream_direct_U0_m_axi_inout2_WID),
    .m_axi_inout2_WUSER(write_out_stream_direct_U0_m_axi_inout2_WUSER),
    .m_axi_inout2_ARVALID(write_out_stream_direct_U0_m_axi_inout2_ARVALID),
    .m_axi_inout2_ARREADY(1'b0),
    .m_axi_inout2_ARADDR(write_out_stream_direct_U0_m_axi_inout2_ARADDR),
    .m_axi_inout2_ARID(write_out_stream_direct_U0_m_axi_inout2_ARID),
    .m_axi_inout2_ARLEN(write_out_stream_direct_U0_m_axi_inout2_ARLEN),
    .m_axi_inout2_ARSIZE(write_out_stream_direct_U0_m_axi_inout2_ARSIZE),
    .m_axi_inout2_ARBURST(write_out_stream_direct_U0_m_axi_inout2_ARBURST),
    .m_axi_inout2_ARLOCK(write_out_stream_direct_U0_m_axi_inout2_ARLOCK),
    .m_axi_inout2_ARCACHE(write_out_stream_direct_U0_m_axi_inout2_ARCACHE),
    .m_axi_inout2_ARPROT(write_out_stream_direct_U0_m_axi_inout2_ARPROT),
    .m_axi_inout2_ARQOS(write_out_stream_direct_U0_m_axi_inout2_ARQOS),
    .m_axi_inout2_ARREGION(write_out_stream_direct_U0_m_axi_inout2_ARREGION),
    .m_axi_inout2_ARUSER(write_out_stream_direct_U0_m_axi_inout2_ARUSER),
    .m_axi_inout2_RVALID(1'b0),
    .m_axi_inout2_RREADY(write_out_stream_direct_U0_m_axi_inout2_RREADY),
    .m_axi_inout2_RDATA(256'd0),
    .m_axi_inout2_RLAST(1'b0),
    .m_axi_inout2_RID(1'd0),
    .m_axi_inout2_RFIFONUM(9'd0),
    .m_axi_inout2_RUSER(1'd0),
    .m_axi_inout2_RRESP(2'd0),
    .m_axi_inout2_BVALID(m_axi_inout2_BVALID),
    .m_axi_inout2_BREADY(write_out_stream_direct_U0_m_axi_inout2_BREADY),
    .m_axi_inout2_BRESP(m_axi_inout2_BRESP),
    .m_axi_inout2_BID(m_axi_inout2_BID),
    .m_axi_inout2_BUSER(m_axi_inout2_BUSER),
    .dst_dout(dst_c_dout),
    .dst_num_data_valid(dst_c_num_data_valid),
    .dst_fifo_cap(dst_c_fifo_cap),
    .dst_empty_n(dst_c_empty_n),
    .dst_read(write_out_stream_direct_U0_dst_read),
    .out_stream_dout(out_stream_dout),
    .out_stream_num_data_valid(out_stream_num_data_valid),
    .out_stream_fifo_cap(out_stream_fifo_cap),
    .out_stream_empty_n(out_stream_empty_n),
    .out_stream_read(write_out_stream_direct_U0_out_stream_read),
    .out_dim_offset_dout(out_dim_offset_c_dout),
    .out_dim_offset_num_data_valid(out_dim_offset_c_num_data_valid),
    .out_dim_offset_fifo_cap(out_dim_offset_c_fifo_cap),
    .out_dim_offset_empty_n(out_dim_offset_c_empty_n),
    .out_dim_offset_read(write_out_stream_direct_U0_out_dim_offset_read)
);

ViT_act_fifo_w64_d4_S dst_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc24_U0_dst_c_din),
    .if_full_n(dst_c_full_n),
    .if_write(entry_proc24_U0_dst_c_write),
    .if_dout(dst_c_dout),
    .if_num_data_valid(dst_c_num_data_valid),
    .if_fifo_cap(dst_c_fifo_cap),
    .if_empty_n(dst_c_empty_n),
    .if_read(write_out_stream_direct_U0_dst_read)
);

ViT_act_fifo_w512_d48_A in_stream_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_in_stream_direct_U0_in_stream_din),
    .if_full_n(in_stream_full_n),
    .if_write(read_in_stream_direct_U0_in_stream_write),
    .if_dout(in_stream_dout),
    .if_num_data_valid(in_stream_num_data_valid),
    .if_fifo_cap(in_stream_fifo_cap),
    .if_empty_n(in_stream_empty_n),
    .if_read(compute_linear_on_stream_U0_in_stream_read)
);

ViT_act_fifo_w512_d2_S out_stream_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(compute_linear_on_stream_U0_out_stream_din),
    .if_full_n(out_stream_full_n),
    .if_write(compute_linear_on_stream_U0_out_stream_write),
    .if_dout(out_stream_dout),
    .if_num_data_valid(out_stream_num_data_valid),
    .if_fifo_cap(out_stream_fifo_cap),
    .if_empty_n(out_stream_empty_n),
    .if_read(write_out_stream_direct_U0_out_stream_read)
);

ViT_act_fifo_w10_d2_S out_dim_offset_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(compute_linear_on_stream_U0_out_dim_offset_c_din),
    .if_full_n(out_dim_offset_c_full_n),
    .if_write(compute_linear_on_stream_U0_out_dim_offset_c_write),
    .if_dout(out_dim_offset_c_dout),
    .if_num_data_valid(out_dim_offset_c_num_data_valid),
    .if_fifo_cap(out_dim_offset_c_fifo_cap),
    .if_empty_n(out_dim_offset_c_empty_n),
    .if_read(write_out_stream_direct_U0_out_dim_offset_read)
);

ViT_act_start_for_write_out_stream_direct_U0 start_for_write_out_stream_direct_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_write_out_stream_direct_U0_din),
    .if_full_n(start_for_write_out_stream_direct_U0_full_n),
    .if_write(entry_proc24_U0_start_write),
    .if_dout(start_for_write_out_stream_direct_U0_dout),
    .if_empty_n(start_for_write_out_stream_direct_U0_empty_n),
    .if_read(write_out_stream_direct_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_compute_linear_on_stream_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_compute_linear_on_stream_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_compute_linear_on_stream_U0_ap_ready <= ap_sync_compute_linear_on_stream_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_entry_proc24_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_entry_proc24_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_entry_proc24_U0_ap_ready <= ap_sync_entry_proc24_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_read_in_stream_direct_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_read_in_stream_direct_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_read_in_stream_direct_U0_ap_ready <= ap_sync_read_in_stream_direct_U0_ap_ready;
        end
    end
end

assign ap_done = write_out_stream_direct_U0_ap_done;

assign ap_idle = (write_out_stream_direct_U0_ap_idle & read_in_stream_direct_U0_ap_idle & entry_proc24_U0_ap_idle & compute_linear_on_stream_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_compute_linear_on_stream_U0_ap_ready = (compute_linear_on_stream_U0_ap_ready | ap_sync_reg_compute_linear_on_stream_U0_ap_ready);

assign ap_sync_entry_proc24_U0_ap_ready = (entry_proc24_U0_ap_ready | ap_sync_reg_entry_proc24_U0_ap_ready);

assign ap_sync_read_in_stream_direct_U0_ap_ready = (read_in_stream_direct_U0_ap_ready | ap_sync_reg_read_in_stream_direct_U0_ap_ready);

assign ap_sync_ready = (ap_sync_read_in_stream_direct_U0_ap_ready & ap_sync_entry_proc24_U0_ap_ready & ap_sync_compute_linear_on_stream_U0_ap_ready);

assign bias_address0 = compute_linear_on_stream_U0_bias_address0;

assign bias_address1 = 6'd0;

assign bias_ce0 = compute_linear_on_stream_U0_bias_ce0;

assign bias_ce1 = 1'b0;

assign bias_d0 = 288'd0;

assign bias_d1 = 288'd0;

assign bias_we0 = 1'b0;

assign bias_we1 = 1'b0;

assign compute_linear_on_stream_U0_ap_continue = 1'b1;

assign compute_linear_on_stream_U0_ap_start = ((ap_sync_reg_compute_linear_on_stream_U0_ap_ready ^ 1'b1) & ap_start);

assign compute_linear_on_stream_U0_in_dim_offset = {{in_dim_offset[(10 - 32'd1):0]}};

assign compute_linear_on_stream_U0_out_dim_offset = {{out_dim_offset[(10 - 32'd1):0]}};

assign compute_linear_on_stream_U0_use_gelu_offset = use_gelu_offset;

assign entry_proc24_U0_ap_continue = 1'b1;

assign entry_proc24_U0_ap_start = ((ap_sync_reg_entry_proc24_U0_ap_ready ^ 1'b1) & ap_start);

assign m_axi_inout1_ARADDR = read_in_stream_direct_U0_m_axi_inout1_ARADDR;

assign m_axi_inout1_ARBURST = read_in_stream_direct_U0_m_axi_inout1_ARBURST;

assign m_axi_inout1_ARCACHE = read_in_stream_direct_U0_m_axi_inout1_ARCACHE;

assign m_axi_inout1_ARID = read_in_stream_direct_U0_m_axi_inout1_ARID;

assign m_axi_inout1_ARLEN = read_in_stream_direct_U0_m_axi_inout1_ARLEN;

assign m_axi_inout1_ARLOCK = read_in_stream_direct_U0_m_axi_inout1_ARLOCK;

assign m_axi_inout1_ARPROT = read_in_stream_direct_U0_m_axi_inout1_ARPROT;

assign m_axi_inout1_ARQOS = read_in_stream_direct_U0_m_axi_inout1_ARQOS;

assign m_axi_inout1_ARREGION = read_in_stream_direct_U0_m_axi_inout1_ARREGION;

assign m_axi_inout1_ARSIZE = read_in_stream_direct_U0_m_axi_inout1_ARSIZE;

assign m_axi_inout1_ARUSER = read_in_stream_direct_U0_m_axi_inout1_ARUSER;

assign m_axi_inout1_ARVALID = read_in_stream_direct_U0_m_axi_inout1_ARVALID;

assign m_axi_inout1_AWADDR = 64'd0;

assign m_axi_inout1_AWBURST = 2'd0;

assign m_axi_inout1_AWCACHE = 4'd0;

assign m_axi_inout1_AWID = 1'd0;

assign m_axi_inout1_AWLEN = 32'd0;

assign m_axi_inout1_AWLOCK = 2'd0;

assign m_axi_inout1_AWPROT = 3'd0;

assign m_axi_inout1_AWQOS = 4'd0;

assign m_axi_inout1_AWREGION = 4'd0;

assign m_axi_inout1_AWSIZE = 3'd0;

assign m_axi_inout1_AWUSER = 1'd0;

assign m_axi_inout1_AWVALID = 1'b0;

assign m_axi_inout1_BREADY = 1'b0;

assign m_axi_inout1_RREADY = read_in_stream_direct_U0_m_axi_inout1_RREADY;

assign m_axi_inout1_WDATA = 256'd0;

assign m_axi_inout1_WID = 1'd0;

assign m_axi_inout1_WLAST = 1'b0;

assign m_axi_inout1_WSTRB = 32'd0;

assign m_axi_inout1_WUSER = 1'd0;

assign m_axi_inout1_WVALID = 1'b0;

assign m_axi_inout2_ARADDR = 64'd0;

assign m_axi_inout2_ARBURST = 2'd0;

assign m_axi_inout2_ARCACHE = 4'd0;

assign m_axi_inout2_ARID = 1'd0;

assign m_axi_inout2_ARLEN = 32'd0;

assign m_axi_inout2_ARLOCK = 2'd0;

assign m_axi_inout2_ARPROT = 3'd0;

assign m_axi_inout2_ARQOS = 4'd0;

assign m_axi_inout2_ARREGION = 4'd0;

assign m_axi_inout2_ARSIZE = 3'd0;

assign m_axi_inout2_ARUSER = 1'd0;

assign m_axi_inout2_ARVALID = 1'b0;

assign m_axi_inout2_AWADDR = write_out_stream_direct_U0_m_axi_inout2_AWADDR;

assign m_axi_inout2_AWBURST = write_out_stream_direct_U0_m_axi_inout2_AWBURST;

assign m_axi_inout2_AWCACHE = write_out_stream_direct_U0_m_axi_inout2_AWCACHE;

assign m_axi_inout2_AWID = write_out_stream_direct_U0_m_axi_inout2_AWID;

assign m_axi_inout2_AWLEN = write_out_stream_direct_U0_m_axi_inout2_AWLEN;

assign m_axi_inout2_AWLOCK = write_out_stream_direct_U0_m_axi_inout2_AWLOCK;

assign m_axi_inout2_AWPROT = write_out_stream_direct_U0_m_axi_inout2_AWPROT;

assign m_axi_inout2_AWQOS = write_out_stream_direct_U0_m_axi_inout2_AWQOS;

assign m_axi_inout2_AWREGION = write_out_stream_direct_U0_m_axi_inout2_AWREGION;

assign m_axi_inout2_AWSIZE = write_out_stream_direct_U0_m_axi_inout2_AWSIZE;

assign m_axi_inout2_AWUSER = write_out_stream_direct_U0_m_axi_inout2_AWUSER;

assign m_axi_inout2_AWVALID = write_out_stream_direct_U0_m_axi_inout2_AWVALID;

assign m_axi_inout2_BREADY = write_out_stream_direct_U0_m_axi_inout2_BREADY;

assign m_axi_inout2_RREADY = 1'b0;

assign m_axi_inout2_WDATA = write_out_stream_direct_U0_m_axi_inout2_WDATA;

assign m_axi_inout2_WID = write_out_stream_direct_U0_m_axi_inout2_WID;

assign m_axi_inout2_WLAST = write_out_stream_direct_U0_m_axi_inout2_WLAST;

assign m_axi_inout2_WSTRB = write_out_stream_direct_U0_m_axi_inout2_WSTRB;

assign m_axi_inout2_WUSER = write_out_stream_direct_U0_m_axi_inout2_WUSER;

assign m_axi_inout2_WVALID = write_out_stream_direct_U0_m_axi_inout2_WVALID;

assign read_in_stream_direct_U0_ap_continue = 1'b1;

assign read_in_stream_direct_U0_ap_start = ((ap_sync_reg_read_in_stream_direct_U0_ap_ready ^ 1'b1) & ap_start);

assign read_in_stream_direct_U0_in_dim_offset = {{in_dim_offset[(10 - 32'd1):0]}};

assign start_for_write_out_stream_direct_U0_din = 1'b1;

assign weights_address0 = compute_linear_on_stream_U0_weights_address0;

assign weights_address1 = 10'd0;

assign weights_ce0 = compute_linear_on_stream_U0_weights_ce0;

assign weights_ce1 = 1'b0;

assign weights_d0 = 4096'd0;

assign weights_d1 = 4096'd0;

assign weights_we0 = 1'b0;

assign weights_we1 = 1'b0;

assign write_out_stream_direct_U0_ap_continue = ap_continue;

assign write_out_stream_direct_U0_ap_start = start_for_write_out_stream_direct_U0_empty_n;

endmodule //ViT_act_compute_linear
