DECL|SS_POWER_CPU_SS1_TIMER_OFF|enumerator|SS_POWER_CPU_SS1_TIMER_OFF = 0, /**< Disable SS Timers in SS1. */
DECL|SS_POWER_CPU_SS1_TIMER_ON|enumerator|SS_POWER_CPU_SS1_TIMER_ON /**< Keep SS Timers enabled in SS1. */
DECL|__QM_SS_POWER_STATES_H__|macro|__QM_SS_POWER_STATES_H__
DECL|qm_ss_restore_context|macro|qm_ss_restore_context
DECL|qm_ss_restore_context|macro|qm_ss_restore_context
DECL|qm_ss_save_context|macro|qm_ss_save_context
DECL|qm_ss_save_context|macro|qm_ss_save_context
DECL|qm_ss_set_resume_vector|macro|qm_ss_set_resume_vector
DECL|qm_ss_set_resume_vector|macro|qm_ss_set_resume_vector
DECL|ss_power_cpu_ss1_mode_t|typedef|} ss_power_cpu_ss1_mode_t;
