<stg><name>ClefiaKeySet256_Pipeline_ByteXor_label25</name>


<trans_list>

<trans id="43" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %idx_i56 = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx_i56"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i4 0, i4 %idx_i56

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %while.body.i58

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i58:0 %idx_i56_load = load i4 %idx_i56

]]></Node>
<StgValue><ssdm name="idx_i56_load"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.body.i58:1 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
while.body.i58:2 %icmp_ln123 = icmp_eq  i4 %idx_i56_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
while.body.i58:3 %add_ln124 = add i4 %idx_i56_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i58:4 %br_ln123 = br i1 %icmp_ln123, void %while.body.split.i68, void %ByteXor.exit69.exitStub

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
while.body.split.i68:3 %xor_ln121 = xor i4 %idx_i56_load, i4 8

]]></Node>
<StgValue><ssdm name="xor_ln121"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="4">
<![CDATA[
while.body.split.i68:4 %sext_ln121 = sext i4 %xor_ln121

]]></Node>
<StgValue><ssdm name="sext_ln121"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="5">
<![CDATA[
while.body.split.i68:5 %zext_ln121_1 = zext i5 %sext_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i68:6 %skey_addr = getelementptr i8 %skey, i64 0, i64 %zext_ln121_1

]]></Node>
<StgValue><ssdm name="skey_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="4">
<![CDATA[
while.body.split.i68:7 %zext_ln121_2 = zext i4 %xor_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i68:8 %skey_addr_1 = getelementptr i8 %skey, i64 0, i64 %zext_ln121_2

]]></Node>
<StgValue><ssdm name="skey_addr_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i68:13 %skey_load = load i5 %skey_addr_1

]]></Node>
<StgValue><ssdm name="skey_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i68:14 %skey_load_1 = load i5 %skey_addr

]]></Node>
<StgValue><ssdm name="skey_load_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.split.i68:17 %store_ln123 = store i4 %add_ln124, i4 %idx_i56

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0">
<![CDATA[
ByteXor.exit69.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.body.split.i68:0 %specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln23"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.split.i68:1 %specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln121"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="4">
<![CDATA[
while.body.split.i68:2 %zext_ln121 = zext i4 %idx_i56_load

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
while.body.split.i68:9 %add_ln121 = add i7 %zext_ln121, i7 88

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="7">
<![CDATA[
while.body.split.i68:10 %sext_ln121_1 = sext i7 %add_ln121

]]></Node>
<StgValue><ssdm name="sext_ln121_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="8">
<![CDATA[
while.body.split.i68:11 %zext_ln121_3 = zext i8 %sext_ln121_1

]]></Node>
<StgValue><ssdm name="zext_ln121_3"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i68:12 %rk_addr = getelementptr i8 %rk, i64 0, i64 %zext_ln121_3

]]></Node>
<StgValue><ssdm name="rk_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i68:13 %skey_load = load i5 %skey_addr_1

]]></Node>
<StgValue><ssdm name="skey_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i68:14 %skey_load_1 = load i5 %skey_addr

]]></Node>
<StgValue><ssdm name="skey_load_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i68:15 %xor_ln124 = xor i8 %skey_load_1, i8 %skey_load

]]></Node>
<StgValue><ssdm name="xor_ln124"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i68:16 %store_ln124 = store i8 %xor_ln124, i8 %rk_addr

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
while.body.split.i68:18 %br_ln123 = br void %while.body.i58

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="44" name="rk" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="rk"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="45" name="skey" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="skey"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="47" from="StgValue_46" to="idx_i56" fromId="46" toId="5">
</dataflow>
<dataflow id="49" from="StgValue_48" to="store_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="50" from="idx_i56" to="store_ln0" fromId="5" toId="6">
</dataflow>
<dataflow id="51" from="idx_i56" to="idx_i56_load" fromId="5" toId="8">
</dataflow>
<dataflow id="53" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="52" toId="9">
</dataflow>
<dataflow id="55" from="StgValue_54" to="empty" fromId="54" toId="9">
</dataflow>
<dataflow id="56" from="StgValue_54" to="empty" fromId="54" toId="9">
</dataflow>
<dataflow id="57" from="StgValue_54" to="empty" fromId="54" toId="9">
</dataflow>
<dataflow id="58" from="idx_i56_load" to="icmp_ln123" fromId="8" toId="10">
</dataflow>
<dataflow id="60" from="StgValue_59" to="icmp_ln123" fromId="59" toId="10">
</dataflow>
<dataflow id="61" from="idx_i56_load" to="add_ln124" fromId="8" toId="11">
</dataflow>
<dataflow id="63" from="StgValue_62" to="add_ln124" fromId="62" toId="11">
</dataflow>
<dataflow id="64" from="icmp_ln123" to="br_ln123" fromId="10" toId="12">
</dataflow>
<dataflow id="65" from="idx_i56_load" to="xor_ln121" fromId="8" toId="13">
</dataflow>
<dataflow id="66" from="StgValue_59" to="xor_ln121" fromId="59" toId="13">
</dataflow>
<dataflow id="67" from="xor_ln121" to="sext_ln121" fromId="13" toId="14">
</dataflow>
<dataflow id="68" from="sext_ln121" to="zext_ln121_1" fromId="14" toId="15">
</dataflow>
<dataflow id="69" from="skey" to="skey_addr" fromId="45" toId="16">
</dataflow>
<dataflow id="71" from="StgValue_70" to="skey_addr" fromId="70" toId="16">
</dataflow>
<dataflow id="72" from="zext_ln121_1" to="skey_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="73" from="xor_ln121" to="zext_ln121_2" fromId="13" toId="17">
</dataflow>
<dataflow id="74" from="skey" to="skey_addr_1" fromId="45" toId="18">
</dataflow>
<dataflow id="75" from="StgValue_70" to="skey_addr_1" fromId="70" toId="18">
</dataflow>
<dataflow id="76" from="zext_ln121_2" to="skey_addr_1" fromId="17" toId="18">
</dataflow>
<dataflow id="77" from="skey_addr_1" to="skey_load" fromId="18" toId="19">
</dataflow>
<dataflow id="78" from="skey_addr" to="skey_load_1" fromId="16" toId="20">
</dataflow>
<dataflow id="79" from="add_ln124" to="store_ln123" fromId="11" toId="21">
</dataflow>
<dataflow id="80" from="idx_i56" to="store_ln123" fromId="5" toId="21">
</dataflow>
<dataflow id="82" from="_ssdm_op_SpecPipeline" to="specpipeline_ln23" fromId="81" toId="22">
</dataflow>
<dataflow id="84" from="StgValue_83" to="specpipeline_ln23" fromId="83" toId="22">
</dataflow>
<dataflow id="86" from="StgValue_85" to="specpipeline_ln23" fromId="85" toId="22">
</dataflow>
<dataflow id="87" from="StgValue_85" to="specpipeline_ln23" fromId="85" toId="22">
</dataflow>
<dataflow id="88" from="StgValue_85" to="specpipeline_ln23" fromId="85" toId="22">
</dataflow>
<dataflow id="90" from="empty_0" to="specpipeline_ln23" fromId="89" toId="22">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecLoopName" to="specloopname_ln121" fromId="91" toId="23">
</dataflow>
<dataflow id="94" from="empty_8" to="specloopname_ln121" fromId="93" toId="23">
</dataflow>
<dataflow id="95" from="idx_i56_load" to="zext_ln121" fromId="8" toId="24">
</dataflow>
<dataflow id="96" from="zext_ln121" to="add_ln121" fromId="24" toId="25">
</dataflow>
<dataflow id="98" from="StgValue_97" to="add_ln121" fromId="97" toId="25">
</dataflow>
<dataflow id="99" from="add_ln121" to="sext_ln121_1" fromId="25" toId="26">
</dataflow>
<dataflow id="100" from="sext_ln121_1" to="zext_ln121_3" fromId="26" toId="27">
</dataflow>
<dataflow id="101" from="rk" to="rk_addr" fromId="44" toId="28">
</dataflow>
<dataflow id="102" from="StgValue_70" to="rk_addr" fromId="70" toId="28">
</dataflow>
<dataflow id="103" from="zext_ln121_3" to="rk_addr" fromId="27" toId="28">
</dataflow>
<dataflow id="104" from="skey_addr_1" to="skey_load" fromId="18" toId="29">
</dataflow>
<dataflow id="105" from="skey_addr" to="skey_load_1" fromId="16" toId="30">
</dataflow>
<dataflow id="106" from="skey_load_1" to="xor_ln124" fromId="30" toId="31">
</dataflow>
<dataflow id="107" from="skey_load" to="xor_ln124" fromId="29" toId="31">
</dataflow>
<dataflow id="108" from="xor_ln124" to="store_ln124" fromId="31" toId="32">
</dataflow>
<dataflow id="109" from="rk_addr" to="store_ln124" fromId="28" toId="32">
</dataflow>
<dataflow id="110" from="icmp_ln123" to="StgValue_2" fromId="10" toId="2">
</dataflow>
</dataflows>


</stg>
