[connectivity]
sp=blur9_1_opt_d32_accel_1.blur9_1_update_0_sm20_031_write_pipe0:DDR[0]
sp=blur9_1_opt_d32_accel_1.input_update_0_sm18_027_read_pipe0:DDR[1]
