// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1445\sampleModel1445_3_sub\Mysubsystem_19.v
// Created: 2024-07-01 00:32:35
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_19
// Source Path: sampleModel1445_3_sub/Subsystem/Mysubsystem_19
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_19
          (In1,
           In2,
           cfblk134,
           Out3);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  output  [7:0] cfblk134;  // uint8
  output  [7:0] Out3;  // uint8


  wire [7:0] cfblk58_out1;  // uint8


  assign cfblk58_out1 = In2 - In1;



  assign cfblk134 = cfblk58_out1;

  assign Out3 = cfblk58_out1;

endmodule  // Mysubsystem_19

