ncverilog(64): 08.20-s021: (c) Copyright 1995-2010 Cadence Design Systems, Inc.
TOOL:	ncverilog	08.20-s021: Started on Jul 04, 2018 at 11:21:09 CEST
ncverilog
	-64
	jtag_vpi.v
	+access+r
	-loadvpi
	./jtag_vpi:register_check_for_command,register_send_result_to_server,setup_endofcompile_callbacks,setup_finish_callbacks
	+jtag_vpi_enable=1
Loading snapshot worklib.jtag_vpi:v .................... Done
ncsim> source /sw/lx_sw/lxcad/ius8.20/tools/inca/files/ncsimrc
ncsim> run
JTAG debug module with VPI interface enabled

(0) Task reset_tap
(500) Task goto_run_test_idle_from_reset
                1600 ----> CMD_RESET 00000000

(1600) Task reset_tap
(2100) Task goto_run_test_idle_from_reset
                3200 ----> CMD_TMS_SEQ

(3200) Task do_tms_seq of           7 bits (length =           1)
                4900 ----> CMD_SCAN_CHAIN

(4900) Task do_scan_chain of         672 bits (length =          84)
jtag_vpi: ERROR: did not pass a memory to get_command_block_data
jtag_vpi: ERROR: was passed type 116
ncsim: *W,CNTRCW: Multiple control-C's detected. One more will exit simulation.
ncsim: *F,CNTRCF: Multiple control-C's detected. Exiting simulation.
TOOL:	ncverilog	08.20-s021: Exiting on Jul 04, 2018 at 11:29:49 CEST  (total: 00:08:40)
