#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Apr 10 18:31:27 2017
# Process ID: 18604
# Log file: /home/gus/floorplanning/floorplanning.runs/impl_1/base_zynq_design_wrapper.vdi
# Journal file: /home/gus/floorplanning/floorplanning.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source base_zynq_design_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 191 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gus/floorplanning/floorplanning.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_processing_system7_0_0/base_zynq_design_processing_system7_0_0.xdc] for cell 'base_zynq_design_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/gus/floorplanning/floorplanning.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_processing_system7_0_0/base_zynq_design_processing_system7_0_0.xdc] for cell 'base_zynq_design_i/processing_system7_0/inst'
Parsing XDC File [/home/gus/floorplanning/floorplanning.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_gpio_0_0/base_zynq_design_axi_gpio_0_0_board.xdc] for cell 'base_zynq_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/gus/floorplanning/floorplanning.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_gpio_0_0/base_zynq_design_axi_gpio_0_0_board.xdc] for cell 'base_zynq_design_i/axi_gpio_0/U0'
Parsing XDC File [/home/gus/floorplanning/floorplanning.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_gpio_0_0/base_zynq_design_axi_gpio_0_0.xdc] for cell 'base_zynq_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/gus/floorplanning/floorplanning.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_gpio_0_0/base_zynq_design_axi_gpio_0_0.xdc] for cell 'base_zynq_design_i/axi_gpio_0/U0'
Parsing XDC File [/home/gus/floorplanning/floorplanning.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_rst_processing_system7_0_50M_0/base_zynq_design_rst_processing_system7_0_50M_0_board.xdc] for cell 'base_zynq_design_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [/home/gus/floorplanning/floorplanning.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_rst_processing_system7_0_50M_0/base_zynq_design_rst_processing_system7_0_50M_0_board.xdc] for cell 'base_zynq_design_i/rst_processing_system7_0_50M'
Parsing XDC File [/home/gus/floorplanning/floorplanning.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_rst_processing_system7_0_50M_0/base_zynq_design_rst_processing_system7_0_50M_0.xdc] for cell 'base_zynq_design_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [/home/gus/floorplanning/floorplanning.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_rst_processing_system7_0_50M_0/base_zynq_design_rst_processing_system7_0_50M_0.xdc] for cell 'base_zynq_design_i/rst_processing_system7_0_50M'
Parsing XDC File [/home/gus/floorplanning/floorplanning.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_usb2_device_0_0/base_zynq_design_axi_usb2_device_0_0.xdc] for cell 'base_zynq_design_i/axi_usb2_device_0/U0'
Finished Parsing XDC File [/home/gus/floorplanning/floorplanning.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_usb2_device_0_0/base_zynq_design_axi_usb2_device_0_0.xdc] for cell 'base_zynq_design_i/axi_usb2_device_0/U0'
Parsing XDC File [/home/gus/floorplanning/floorplanning.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_usb2_device_0_1/base_zynq_design_axi_usb2_device_0_1.xdc] for cell 'base_zynq_design_i/axi_usb2_device_1/U0'
Finished Parsing XDC File [/home/gus/floorplanning/floorplanning.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_usb2_device_0_1/base_zynq_design_axi_usb2_device_0_1.xdc] for cell 'base_zynq_design_i/axi_usb2_device_1/U0'
Parsing XDC File [/home/gus/floorplanning/floorplanning.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_usb2_device_0_2/base_zynq_design_axi_usb2_device_0_2.xdc] for cell 'base_zynq_design_i/axi_usb2_device_2/U0'
Finished Parsing XDC File [/home/gus/floorplanning/floorplanning.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_usb2_device_0_2/base_zynq_design_axi_usb2_device_0_2.xdc] for cell 'base_zynq_design_i/axi_usb2_device_2/U0'
Parsing XDC File [/home/gus/floorplanning/floorplanning.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_usb2_device_0_3/base_zynq_design_axi_usb2_device_0_3.xdc] for cell 'base_zynq_design_i/axi_usb2_device_3/U0'
Finished Parsing XDC File [/home/gus/floorplanning/floorplanning.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_usb2_device_0_3/base_zynq_design_axi_usb2_device_0_3.xdc] for cell 'base_zynq_design_i/axi_usb2_device_3/U0'
Parsing XDC File [/home/gus/floorplanning/floorplanning.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_usb2_device_0_4/base_zynq_design_axi_usb2_device_0_4.xdc] for cell 'base_zynq_design_i/axi_usb2_device_4/U0'
Finished Parsing XDC File [/home/gus/floorplanning/floorplanning.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_usb2_device_0_4/base_zynq_design_axi_usb2_device_0_4.xdc] for cell 'base_zynq_design_i/axi_usb2_device_4/U0'
Parsing XDC File [/home/gus/floorplanning/floorplanning.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_usb2_device_0_5/base_zynq_design_axi_usb2_device_0_5.xdc] for cell 'base_zynq_design_i/axi_usb2_device_5/U0'
Finished Parsing XDC File [/home/gus/floorplanning/floorplanning.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_usb2_device_0_5/base_zynq_design_axi_usb2_device_0_5.xdc] for cell 'base_zynq_design_i/axi_usb2_device_5/U0'
Parsing XDC File [/home/gus/floorplanning/floorplanning.srcs/constrs_1/new/floorplanning.xdc]
Finished Parsing XDC File [/home/gus/floorplanning/floorplanning.srcs/constrs_1/new/floorplanning.xdc]
Parsing XDC File [/home/gus/floorplanning/floorplanning.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_usb2_device_0_0/base_zynq_design_axi_usb2_device_0_0_clocks.xdc] for cell 'base_zynq_design_i/axi_usb2_device_0/U0'
Finished Parsing XDC File [/home/gus/floorplanning/floorplanning.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_usb2_device_0_0/base_zynq_design_axi_usb2_device_0_0_clocks.xdc] for cell 'base_zynq_design_i/axi_usb2_device_0/U0'
Parsing XDC File [/home/gus/floorplanning/floorplanning.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_usb2_device_0_1/base_zynq_design_axi_usb2_device_0_1_clocks.xdc] for cell 'base_zynq_design_i/axi_usb2_device_1/U0'
Finished Parsing XDC File [/home/gus/floorplanning/floorplanning.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_usb2_device_0_1/base_zynq_design_axi_usb2_device_0_1_clocks.xdc] for cell 'base_zynq_design_i/axi_usb2_device_1/U0'
Parsing XDC File [/home/gus/floorplanning/floorplanning.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_usb2_device_0_2/base_zynq_design_axi_usb2_device_0_2_clocks.xdc] for cell 'base_zynq_design_i/axi_usb2_device_2/U0'
Finished Parsing XDC File [/home/gus/floorplanning/floorplanning.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_usb2_device_0_2/base_zynq_design_axi_usb2_device_0_2_clocks.xdc] for cell 'base_zynq_design_i/axi_usb2_device_2/U0'
Parsing XDC File [/home/gus/floorplanning/floorplanning.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_usb2_device_0_3/base_zynq_design_axi_usb2_device_0_3_clocks.xdc] for cell 'base_zynq_design_i/axi_usb2_device_3/U0'
Finished Parsing XDC File [/home/gus/floorplanning/floorplanning.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_usb2_device_0_3/base_zynq_design_axi_usb2_device_0_3_clocks.xdc] for cell 'base_zynq_design_i/axi_usb2_device_3/U0'
Parsing XDC File [/home/gus/floorplanning/floorplanning.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_usb2_device_0_4/base_zynq_design_axi_usb2_device_0_4_clocks.xdc] for cell 'base_zynq_design_i/axi_usb2_device_4/U0'
Finished Parsing XDC File [/home/gus/floorplanning/floorplanning.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_usb2_device_0_4/base_zynq_design_axi_usb2_device_0_4_clocks.xdc] for cell 'base_zynq_design_i/axi_usb2_device_4/U0'
Parsing XDC File [/home/gus/floorplanning/floorplanning.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_usb2_device_0_5/base_zynq_design_axi_usb2_device_0_5_clocks.xdc] for cell 'base_zynq_design_i/axi_usb2_device_5/U0'
Finished Parsing XDC File [/home/gus/floorplanning/floorplanning.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_axi_usb2_device_0_5/base_zynq_design_axi_usb2_device_0_5_clocks.xdc] for cell 'base_zynq_design_i/axi_usb2_device_5/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'base_zynq_design_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM64X1S => RAM64X1S (RAMS64E): 6 instances

link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1238.820 ; gain = 312.227 ; free physical = 707 ; free virtual = 3592
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1241.832 ; gain = 3.008 ; free physical = 701 ; free virtual = 3586
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1af40d286

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1701.340 ; gain = 0.000 ; free physical = 346 ; free virtual = 3228

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-10] Eliminated 16013 cells.
Phase 2 Constant Propagation | Checksum: 13fefaebf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1701.340 ; gain = 0.000 ; free physical = 340 ; free virtual = 3223

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 29981 unconnected nets.
INFO: [Opt 31-11] Eliminated 13167 unconnected cells.
Phase 3 Sweep | Checksum: 1255344c4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1701.340 ; gain = 0.000 ; free physical = 340 ; free virtual = 3222

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1701.340 ; gain = 0.000 ; free physical = 340 ; free virtual = 3222
Ending Logic Optimization Task | Checksum: 1255344c4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1701.340 ; gain = 0.000 ; free physical = 340 ; free virtual = 3222
Implement Debug Cores | Checksum: ef23a3a8
Logic Optimization | Checksum: ef23a3a8

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 20 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 40
Ending PowerOpt Patch Enables Task | Checksum: 1255344c4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1714.363 ; gain = 0.000 ; free physical = 341 ; free virtual = 3226
Ending Power Optimization Task | Checksum: 1255344c4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1714.363 ; gain = 13.023 ; free physical = 341 ; free virtual = 3226
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1714.363 ; gain = 475.543 ; free physical = 341 ; free virtual = 3226
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1746.379 ; gain = 0.000 ; free physical = 339 ; free virtual = 3226
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/gus/floorplanning/floorplanning.runs/impl_1/base_zynq_design_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 119ab7c0f

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1746.383 ; gain = 0.000 ; free physical = 224 ; free virtual = 3128

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1746.383 ; gain = 0.000 ; free physical = 204 ; free virtual = 3114
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1746.383 ; gain = 0.000 ; free physical = 215 ; free virtual = 3127

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 4589089f

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.96 . Memory (MB): peak = 1746.383 ; gain = 0.000 ; free physical = 249 ; free virtual = 3144
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS18
	FIXED_IO_mio[5] of IOStandard LVCMOS18
	FIXED_IO_mio[4] of IOStandard LVCMOS18
	FIXED_IO_mio[3] of IOStandard LVCMOS18
	FIXED_IO_mio[2] of IOStandard LVCMOS18
	FIXED_IO_mio[1] of IOStandard LVCMOS18
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 4589089f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1768.379 ; gain = 21.996 ; free physical = 238 ; free virtual = 3137

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 4589089f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1768.379 ; gain = 21.996 ; free physical = 238 ; free virtual = 3137

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: e3bcb688

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1768.379 ; gain = 21.996 ; free physical = 238 ; free virtual = 3137
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18aca10ce

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1768.379 ; gain = 21.996 ; free physical = 238 ; free virtual = 3137

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 1a2d99e12

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1768.379 ; gain = 21.996 ; free physical = 234 ; free virtual = 3134
Phase 2.2.1 Place Init Design | Checksum: 2241bedcf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1768.379 ; gain = 21.996 ; free physical = 194 ; free virtual = 3095
Phase 2.2 Build Placer Netlist Model | Checksum: 2241bedcf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1768.379 ; gain = 21.996 ; free physical = 194 ; free virtual = 3095

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 2241bedcf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1768.379 ; gain = 21.996 ; free physical = 194 ; free virtual = 3095
Phase 2.3 Constrain Clocks/Macros | Checksum: 2241bedcf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1768.379 ; gain = 21.996 ; free physical = 194 ; free virtual = 3095
Phase 2 Placer Initialization | Checksum: 2241bedcf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1768.379 ; gain = 21.996 ; free physical = 194 ; free virtual = 3095

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1c8a756e2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1784.387 ; gain = 38.004 ; free physical = 265 ; free virtual = 3168

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1c8a756e2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1784.387 ; gain = 38.004 ; free physical = 265 ; free virtual = 3168

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 13b56bde2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1784.387 ; gain = 38.004 ; free physical = 265 ; free virtual = 3167

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1fc69bb30

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1784.387 ; gain = 38.004 ; free physical = 265 ; free virtual = 3167

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1fc69bb30

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1784.387 ; gain = 38.004 ; free physical = 265 ; free virtual = 3167

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 12cfd5354

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 1784.387 ; gain = 38.004 ; free physical = 265 ; free virtual = 3167

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1abe35149

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 1784.387 ; gain = 38.004 ; free physical = 265 ; free virtual = 3167

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 193a79487

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1784.387 ; gain = 38.004 ; free physical = 262 ; free virtual = 3166
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 193a79487

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1784.387 ; gain = 38.004 ; free physical = 262 ; free virtual = 3166

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 193a79487

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1784.387 ; gain = 38.004 ; free physical = 262 ; free virtual = 3166

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 193a79487

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1784.387 ; gain = 38.004 ; free physical = 262 ; free virtual = 3166
Phase 4.6 Small Shape Detail Placement | Checksum: 193a79487

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1784.387 ; gain = 38.004 ; free physical = 262 ; free virtual = 3166

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 193a79487

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1784.387 ; gain = 38.004 ; free physical = 262 ; free virtual = 3166
Phase 4 Detail Placement | Checksum: 193a79487

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1784.387 ; gain = 38.004 ; free physical = 262 ; free virtual = 3166

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1b4e8f4d9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1784.387 ; gain = 38.004 ; free physical = 262 ; free virtual = 3166

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1b4e8f4d9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1784.387 ; gain = 38.004 ; free physical = 262 ; free virtual = 3166

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.166. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1b7ba6f75

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 1784.387 ; gain = 38.004 ; free physical = 262 ; free virtual = 3166
Phase 5.2.2 Post Placement Optimization | Checksum: 1b7ba6f75

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 1784.387 ; gain = 38.004 ; free physical = 262 ; free virtual = 3166
Phase 5.2 Post Commit Optimization | Checksum: 1b7ba6f75

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1784.387 ; gain = 38.004 ; free physical = 262 ; free virtual = 3166

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1b7ba6f75

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1784.387 ; gain = 38.004 ; free physical = 262 ; free virtual = 3166

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1b7ba6f75

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1784.387 ; gain = 38.004 ; free physical = 262 ; free virtual = 3166

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1b7ba6f75

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1784.387 ; gain = 38.004 ; free physical = 262 ; free virtual = 3166
Phase 5.5 Placer Reporting | Checksum: 1b7ba6f75

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1784.387 ; gain = 38.004 ; free physical = 262 ; free virtual = 3166

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 19d290978

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1784.387 ; gain = 38.004 ; free physical = 262 ; free virtual = 3166
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 19d290978

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1784.387 ; gain = 38.004 ; free physical = 262 ; free virtual = 3166
Ending Placer Task | Checksum: edb7239f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1784.387 ; gain = 38.004 ; free physical = 262 ; free virtual = 3166
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 1784.387 ; gain = 38.008 ; free physical = 262 ; free virtual = 3166
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.99 . Memory (MB): peak = 1784.387 ; gain = 0.000 ; free physical = 253 ; free virtual = 3167
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1784.387 ; gain = 0.000 ; free physical = 261 ; free virtual = 3168
report_utilization: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1784.387 ; gain = 0.000 ; free physical = 243 ; free virtual = 3150
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1784.387 ; gain = 0.000 ; free physical = 243 ; free virtual = 3150
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard HSTL_I_18; FIXED_IO_mio[26] of IOStandard HSTL_I_18; FIXED_IO_mio[25] of IOStandard HSTL_I_18; FIXED_IO_mio[24] of IOStandard HSTL_I_18; FIXED_IO_mio[23] of IOStandard HSTL_I_18; FIXED_IO_mio[22] of IOStandard HSTL_I_18; FIXED_IO_mio[21] of IOStandard HSTL_I_18; FIXED_IO_mio[20] of IOStandard HSTL_I_18; FIXED_IO_mio[19] of IOStandard HSTL_I_18; FIXED_IO_mio[18] of IOStandard HSTL_I_18; FIXED_IO_mio[17] of IOStandard HSTL_I_18; FIXED_IO_mio[16] of IOStandard HSTL_I_18; FIXED_IO_mio[15] of IOStandard LVCMOS18; FIXED_IO_mio[14] of IOStandard LVCMOS18; FIXED_IO_mio[13] of IOStandard LVCMOS18; FIXED_IO_mio[12] of IOStandard LVCMOS18; FIXED_IO_mio[11] of IOStandard LVCMOS18; FIXED_IO_mio[10] of IOStandard LVCMOS18; FIXED_IO_mio[9] of IOStandard LVCMOS18; FIXED_IO_mio[8] of IOStandard LVCMOS18; FIXED_IO_mio[7] of IOStandard LVCMOS18; FIXED_IO_mio[6] of IOStandard LVCMOS18; FIXED_IO_mio[5] of IOStandard LVCMOS18; FIXED_IO_mio[4] of IOStandard LVCMOS18; FIXED_IO_mio[3] of IOStandard LVCMOS18; FIXED_IO_mio[2] of IOStandard LVCMOS18; FIXED_IO_mio[1] of IOStandard LVCMOS18; FIXED_IO_mio[0] of IOStandard LVCMOS18;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ea174076

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1850.047 ; gain = 65.660 ; free physical = 155 ; free virtual = 3063

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ea174076

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1855.047 ; gain = 70.660 ; free physical = 152 ; free virtual = 3062

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: ea174076

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1870.047 ; gain = 85.660 ; free physical = 136 ; free virtual = 3047
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 22f444630

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 1892.102 ; gain = 107.715 ; free physical = 132 ; free virtual = 3024
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.317  | TNS=0.000  | WHS=-0.335 | THS=-75.898|

Phase 2 Router Initialization | Checksum: 1b2af06e5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1892.102 ; gain = 107.715 ; free physical = 132 ; free virtual = 3025

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1df4af83a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 1892.102 ; gain = 107.715 ; free physical = 131 ; free virtual = 3024

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 629
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1eb2b82cd

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 1892.102 ; gain = 107.715 ; free physical = 131 ; free virtual = 3024
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.114  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 238ab7cfd

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 1892.102 ; gain = 107.715 ; free physical = 131 ; free virtual = 3024

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1deea6664

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 1892.102 ; gain = 107.715 ; free physical = 131 ; free virtual = 3024
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.114  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 23188f8bd

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 1892.102 ; gain = 107.715 ; free physical = 131 ; free virtual = 3024
Phase 4 Rip-up And Reroute | Checksum: 23188f8bd

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 1892.102 ; gain = 107.715 ; free physical = 131 ; free virtual = 3024

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 150b1314c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 1892.102 ; gain = 107.715 ; free physical = 131 ; free virtual = 3024
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.128  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 150b1314c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 1892.102 ; gain = 107.715 ; free physical = 131 ; free virtual = 3024

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 150b1314c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 1892.102 ; gain = 107.715 ; free physical = 131 ; free virtual = 3024
Phase 5 Delay and Skew Optimization | Checksum: 150b1314c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 1892.102 ; gain = 107.715 ; free physical = 131 ; free virtual = 3024

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1c91aa694

Time (s): cpu = 00:00:51 ; elapsed = 00:00:31 . Memory (MB): peak = 1892.102 ; gain = 107.715 ; free physical = 131 ; free virtual = 3024
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.128  | TNS=0.000  | WHS=0.032  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 201ce83cb

Time (s): cpu = 00:00:51 ; elapsed = 00:00:31 . Memory (MB): peak = 1892.102 ; gain = 107.715 ; free physical = 131 ; free virtual = 3024

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.52516 %
  Global Horizontal Routing Utilization  = 1.84162 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c46e423b

Time (s): cpu = 00:00:51 ; elapsed = 00:00:31 . Memory (MB): peak = 1892.102 ; gain = 107.715 ; free physical = 131 ; free virtual = 3024

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c46e423b

Time (s): cpu = 00:00:51 ; elapsed = 00:00:31 . Memory (MB): peak = 1892.102 ; gain = 107.715 ; free physical = 131 ; free virtual = 3024

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a9667884

Time (s): cpu = 00:00:52 ; elapsed = 00:00:32 . Memory (MB): peak = 1892.102 ; gain = 107.715 ; free physical = 131 ; free virtual = 3024

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.128  | TNS=0.000  | WHS=0.032  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a9667884

Time (s): cpu = 00:00:52 ; elapsed = 00:00:32 . Memory (MB): peak = 1892.102 ; gain = 107.715 ; free physical = 131 ; free virtual = 3024
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:52 ; elapsed = 00:00:32 . Memory (MB): peak = 1892.102 ; gain = 107.715 ; free physical = 131 ; free virtual = 3024

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:33 . Memory (MB): peak = 1892.102 ; gain = 107.715 ; free physical = 131 ; free virtual = 3024
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1900.105 ; gain = 0.000 ; free physical = 119 ; free virtual = 3025
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/gus/floorplanning/floorplanning.runs/impl_1/base_zynq_design_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Mon Apr 10 18:33:21 2017...
