#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027c200ca4a0 .scope module, "top_con_banco_registro_tb" "top_con_banco_registro_tb" 2 4;
 .timescale -9 -12;
v0000027c2015d960_0 .var "RegWrite", 0 0;
v0000027c2015daa0_0 .var "addrRa", 3 0;
v0000027c2015dd20_0 .var "addrRb", 3 0;
v0000027c2015e2c0_0 .var "addrW", 3 0;
v0000027c2015e4a0_0 .var "clk", 0 0;
v0000027c2015db40_0 .var "init", 0 0;
v0000027c2015e720_0 .net "negative", 0 0, v0000027c20156330_0;  1 drivers
v0000027c2015e9a0_0 .var "rst", 0 0;
v0000027c2015ea40_0 .net "segC", 6 0, L_0000027c201c2120;  1 drivers
v0000027c2015ddc0_0 .net "segD", 6 0, L_0000027c201c24a0;  1 drivers
v0000027c2015dc80_0 .net "segU", 6 0, L_0000027c201c2ac0;  1 drivers
v0000027c2015de60_0 .var "selector", 1 0;
S_0000027c20075180 .scope module, "dut" "top_con_banco_registro" 2 16, 3 5 0, S_0000027c200ca4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "init";
    .port_info 3 /INPUT 1 "RegWrite";
    .port_info 4 /INPUT 2 "selector";
    .port_info 5 /INPUT 4 "addrRa";
    .port_info 6 /INPUT 4 "addrRb";
    .port_info 7 /INPUT 4 "addrW";
    .port_info 8 /OUTPUT 7 "segU";
    .port_info 9 /OUTPUT 7 "segD";
    .port_info 10 /OUTPUT 7 "segC";
    .port_info 11 /OUTPUT 1 "negative";
L_0000027c200e7270 .functor AND 1, v0000027c2015d960_0, v0000027c20155890_0, C4<1>, C4<1>;
L_0000027c201c2ac0 .functor BUFZ 7, v0000027c201551b0_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0000027c201c24a0 .functor BUFZ 7, v0000027c20155110_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0000027c201c2120 .functor BUFZ 7, v0000027c2015dbe0_0, C4<0000000>, C4<0000000>, C4<0000000>;
v0000027c2015d5a0_0 .net "RegWrite", 0 0, v0000027c2015d960_0;  1 drivers
v0000027c2015ed60_0 .net "addrRa", 3 0, v0000027c2015daa0_0;  1 drivers
v0000027c2015d0a0_0 .net "addrRb", 3 0, v0000027c2015dd20_0;  1 drivers
v0000027c2015eb80_0 .net "addrW", 3 0, v0000027c2015e2c0_0;  1 drivers
v0000027c2015e900_0 .net "centenas", 3 0, L_0000027c201c5260;  1 drivers
v0000027c2015d140_0 .net "clk", 0 0, v0000027c2015e4a0_0;  1 drivers
v0000027c2015d460_0 .net "datOutRa", 7 0, L_0000027c200e70b0;  1 drivers
v0000027c2015e180_0 .net "datOutRb", 7 0, L_0000027c200e6630;  1 drivers
v0000027c2015d6e0_0 .net "decenas", 3 0, L_0000027c20166a30;  1 drivers
v0000027c2015d280_0 .net "done", 0 0, v0000027c20155890_0;  1 drivers
v0000027c2015d780_0 .net "init", 0 0, v0000027c2015db40_0;  1 drivers
v0000027c2015e400_0 .net "negative", 0 0, v0000027c20156330_0;  alias, 1 drivers
v0000027c2015e220_0 .net "result", 7 0, v0000027c20155250_0;  1 drivers
v0000027c2015e5e0_0 .net "rst", 0 0, v0000027c2015e9a0_0;  1 drivers
v0000027c2015ee00_0 .net "segC", 6 0, L_0000027c201c2120;  alias, 1 drivers
v0000027c2015d820_0 .net "segC_base", 6 0, v0000027c20155070_0;  1 drivers
v0000027c2015dbe0_0 .var "segC_mod", 6 0;
v0000027c2015d320_0 .net "segD", 6 0, L_0000027c201c24a0;  alias, 1 drivers
v0000027c2015eea0_0 .net "segD_base", 6 0, v0000027c20155110_0;  1 drivers
v0000027c2015d8c0_0 .net "segU", 6 0, L_0000027c201c2ac0;  alias, 1 drivers
v0000027c2015d3c0_0 .net "segU_base", 6 0, v0000027c201551b0_0;  1 drivers
v0000027c2015e7c0_0 .net "selector", 1 0, v0000027c2015de60_0;  1 drivers
v0000027c2015d500_0 .net "unidades", 3 0, L_0000027c20167f70;  1 drivers
E_0000027c200ea220 .event anyedge, v0000027c20156330_0, v0000027c20155070_0;
L_0000027c20167c50 .part L_0000027c200e70b0, 0, 4;
L_0000027c201677f0 .part L_0000027c200e6630, 0, 4;
S_0000027c20086c50 .scope module, "alu_inst" "ALU" 3 39, 4 1 0, S_0000027c20075180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "init";
    .port_info 2 /INPUT 2 "selector";
    .port_info 3 /INPUT 4 "A";
    .port_info 4 /INPUT 4 "B";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 8 "result";
    .port_info 7 /OUTPUT 1 "negative";
L_0000027c20087e40 .functor AND 1, v0000027c2015db40_0, L_0000027c20166f30, C4<1>, C4<1>;
v0000027c201540a0_0 .net "A", 3 0, L_0000027c20167c50;  1 drivers
v0000027c20154140_0 .net "B", 3 0, L_0000027c201677f0;  1 drivers
L_0000027c2016a268 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000027c201541e0_0 .net/2u *"_ivl_2", 1 0, L_0000027c2016a268;  1 drivers
v0000027c20156790_0 .net *"_ivl_4", 0 0, L_0000027c20166f30;  1 drivers
v0000027c20155890_0 .var "alu_done", 0 0;
v0000027c20155250_0 .var "alu_result", 7 0;
v0000027c20156a10_0 .net "clk", 0 0, v0000027c2015e4a0_0;  alias, 1 drivers
v0000027c201561f0_0 .net "co4", 0 0, L_0000027c200b2190;  1 drivers
v0000027c20156bf0_0 .net "done", 0 0, v0000027c20155890_0;  alias, 1 drivers
v0000027c201560b0_0 .net "init", 0 0, v0000027c2015db40_0;  alias, 1 drivers
v0000027c20156830_0 .net "mult_done", 0 0, v0000027c200e5180_0;  1 drivers
v0000027c20156650_0 .net "mult_out", 7 0, v0000027c200e5220_0;  1 drivers
v0000027c20156330_0 .var "negative", 0 0;
v0000027c201559d0_0 .var "resta_val_abs", 3 0;
v0000027c20156f10_0 .net "result", 7 0, v0000027c20155250_0;  alias, 1 drivers
v0000027c201563d0_0 .net "selector", 1 0, v0000027c2015de60_0;  alias, 1 drivers
v0000027c20156c90_0 .net "suma_resta_e", 3 0, L_0000027c20167610;  1 drivers
E_0000027c200e9ea0/0 .event anyedge, v0000027c201563d0_0, v0000027c20154460_0, v0000027c20153240_0, v0000027c200e4dc0_0;
E_0000027c200e9ea0/1 .event anyedge, v0000027c200e34c0_0, v0000027c201559d0_0, v0000027c200e5220_0, v0000027c200e5180_0;
E_0000027c200e9ea0 .event/or E_0000027c200e9ea0/0, E_0000027c200e9ea0/1;
L_0000027c201671b0 .part v0000027c2015de60_0, 0, 1;
L_0000027c20166f30 .cmp/eq 2, v0000027c2015de60_0, L_0000027c2016a268;
S_0000027c20086de0 .scope module, "mult_inst" "multiplicador" 4 32, 5 1 0, S_0000027c20086c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "init";
    .port_info 2 /INPUT 4 "MR";
    .port_info 3 /INPUT 4 "MD";
    .port_info 4 /OUTPUT 1 "done";
    .port_info 5 /OUTPUT 8 "pp";
P_0000027c200e2e10 .param/l "ADD" 1 5 19, +C4<00000000000000000000000000000010>;
P_0000027c200e2e48 .param/l "CHECK" 1 5 19, +C4<00000000000000000000000000000001>;
P_0000027c200e2e80 .param/l "END1" 1 5 19, +C4<00000000000000000000000000000100>;
P_0000027c200e2eb8 .param/l "SHIFT" 1 5 19, +C4<00000000000000000000000000000011>;
P_0000027c200e2ef0 .param/l "START" 1 5 19, +C4<00000000000000000000000000000000>;
v0000027c200e4000_0 .var "A", 7 0;
v0000027c200e4280_0 .var "B", 3 0;
v0000027c200e34c0_0 .net "MD", 3 0, L_0000027c20167c50;  alias, 1 drivers
v0000027c200e4dc0_0 .net "MR", 3 0, L_0000027c201677f0;  alias, 1 drivers
v0000027c200e4460_0 .net *"_ivl_0", 31 0, L_0000027c20167d90;  1 drivers
L_0000027c2016a220 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027c200e46e0_0 .net/2u *"_ivl_10", 0 0, L_0000027c2016a220;  1 drivers
L_0000027c2016a148 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027c200e4d20_0 .net *"_ivl_3", 27 0, L_0000027c2016a148;  1 drivers
L_0000027c2016a190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027c200e4a00_0 .net/2u *"_ivl_4", 31 0, L_0000027c2016a190;  1 drivers
v0000027c200e4b40_0 .net *"_ivl_6", 0 0, L_0000027c20166c10;  1 drivers
L_0000027c2016a1d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027c200e4f00_0 .net/2u *"_ivl_8", 0 0, L_0000027c2016a1d8;  1 drivers
v0000027c200e4fa0_0 .var "add", 0 0;
v0000027c200e36a0_0 .net "clk", 0 0, v0000027c2015e4a0_0;  alias, 1 drivers
v0000027c200e5180_0 .var "done", 0 0;
v0000027c200e50e0_0 .net "init", 0 0, L_0000027c20087e40;  1 drivers
v0000027c200e5220_0 .var "pp", 7 0;
v0000027c200e3ce0_0 .var "rst", 0 0;
v0000027c200e52c0_0 .var "sh", 0 0;
v0000027c200e3740_0 .var "status", 2 0;
v0000027c200e37e0_0 .net "z", 0 0, L_0000027c20167570;  1 drivers
E_0000027c200e98e0 .event posedge, v0000027c200e36a0_0;
E_0000027c200e9960 .event negedge, v0000027c200e36a0_0;
L_0000027c20167d90 .concat [ 4 28 0 0], v0000027c200e4280_0, L_0000027c2016a148;
L_0000027c20166c10 .cmp/eq 32, L_0000027c20167d90, L_0000027c2016a190;
L_0000027c20167570 .functor MUXZ 1, L_0000027c2016a220, L_0000027c2016a1d8, L_0000027c20166c10, C4<>;
S_0000027c2005d6f0 .scope module, "sr_inst" "sumador_restador" 4 23, 6 1 0, S_0000027c20086c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "Selector";
    .port_info 3 /OUTPUT 1 "co4";
    .port_info 4 /OUTPUT 4 "e";
L_0000027c200e6780 .functor XOR 1, L_0000027c20166d50, L_0000027c201671b0, C4<0>, C4<0>;
L_0000027c200e7040 .functor XOR 1, L_0000027c20166990, L_0000027c201671b0, C4<0>, C4<0>;
L_0000027c200e66a0 .functor XOR 1, L_0000027c20167070, L_0000027c201671b0, C4<0>, C4<0>;
L_0000027c200e72e0 .functor XOR 1, L_0000027c20167390, L_0000027c201671b0, C4<0>, C4<0>;
v0000027c201548c0_0 .net "Selector", 0 0, L_0000027c201671b0;  1 drivers
v0000027c20154780_0 .net *"_ivl_11", 0 0, L_0000027c20167390;  1 drivers
v0000027c201545a0_0 .net *"_ivl_2", 0 0, L_0000027c20166d50;  1 drivers
v0000027c20154960_0 .net *"_ivl_5", 0 0, L_0000027c20166990;  1 drivers
v0000027c20154a00_0 .net *"_ivl_8", 0 0, L_0000027c20167070;  1 drivers
v0000027c20153420_0 .net "a", 3 0, L_0000027c20167c50;  alias, 1 drivers
v0000027c20153560_0 .net "b", 3 0, L_0000027c201677f0;  alias, 1 drivers
v0000027c20153740_0 .net "co4", 0 0, L_0000027c200b2190;  alias, 1 drivers
v0000027c20153b00_0 .net "e", 3 0, L_0000027c20167610;  alias, 1 drivers
v0000027c201537e0_0 .net "xor0", 0 0, L_0000027c200e6780;  1 drivers
v0000027c20154320_0 .net "xor1", 0 0, L_0000027c200e7040;  1 drivers
v0000027c20154000_0 .net "xor2", 0 0, L_0000027c200e66a0;  1 drivers
v0000027c20153880_0 .net "xor3", 0 0, L_0000027c200e72e0;  1 drivers
v0000027c20153a60_0 .net "xorB", 3 0, L_0000027c20167430;  1 drivers
L_0000027c20166d50 .part L_0000027c201677f0, 0, 1;
L_0000027c20166990 .part L_0000027c201677f0, 1, 1;
L_0000027c20167070 .part L_0000027c201677f0, 2, 1;
L_0000027c20167390 .part L_0000027c201677f0, 3, 1;
L_0000027c20167430 .concat [ 1 1 1 1], L_0000027c200e6780, L_0000027c200e7040, L_0000027c200e66a0, L_0000027c200e72e0;
S_0000027c2005d880 .scope module, "sumador_1bit" "sumador4b" 6 20, 7 2 0, S_0000027c2005d6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co4";
    .port_info 4 /OUTPUT 4 "e";
v0000027c20153ba0_0 .net "a", 3 0, L_0000027c20167c50;  alias, 1 drivers
v0000027c201531a0_0 .net "b", 3 0, L_0000027c20167430;  alias, 1 drivers
v0000027c201546e0_0 .net "ci", 0 0, L_0000027c201671b0;  alias, 1 drivers
v0000027c201536a0_0 .net "co1", 0 0, L_0000027c200e6d30;  1 drivers
v0000027c20153920_0 .net "co2", 0 0, L_0000027c200e6940;  1 drivers
v0000027c201539c0_0 .net "co3", 0 0, L_0000027c200d28b0;  1 drivers
v0000027c201532e0_0 .net "co4", 0 0, L_0000027c200b2190;  alias, 1 drivers
v0000027c20153240_0 .net "e", 3 0, L_0000027c20167610;  alias, 1 drivers
L_0000027c20167250 .part L_0000027c20167c50, 0, 1;
L_0000027c20167750 .part L_0000027c20167430, 0, 1;
L_0000027c20167e30 .part L_0000027c20167c50, 1, 1;
L_0000027c20167cf0 .part L_0000027c20167430, 1, 1;
L_0000027c20167ed0 .part L_0000027c20167c50, 2, 1;
L_0000027c20166ad0 .part L_0000027c20167430, 2, 1;
L_0000027c20167930 .part L_0000027c20167c50, 3, 1;
L_0000027c201674d0 .part L_0000027c20167430, 3, 1;
L_0000027c20167610 .concat8 [ 1 1 1 1], L_0000027c200e7190, L_0000027c200e6a90, L_0000027c200e64e0, L_0000027c20077430;
S_0000027c200565e0 .scope module, "sumador1" "sumador_1bit" 7 14, 8 1 0, S_0000027c2005d880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "e";
L_0000027c200e6550 .functor XOR 1, L_0000027c20167250, L_0000027c20167750, C4<0>, C4<0>;
L_0000027c200e7190 .functor XOR 1, L_0000027c200e6550, L_0000027c201671b0, C4<0>, C4<0>;
L_0000027c200e6ef0 .functor AND 1, L_0000027c200e6550, L_0000027c201671b0, C4<1>, C4<1>;
L_0000027c200e6da0 .functor AND 1, L_0000027c20167250, L_0000027c20167750, C4<1>, C4<1>;
L_0000027c200e6d30 .functor OR 1, L_0000027c200e6ef0, L_0000027c200e6da0, C4<0>, C4<0>;
v0000027c200e3880_0 .net "a", 0 0, L_0000027c20167250;  1 drivers
v0000027c200e3920_0 .net "aband", 0 0, L_0000027c200e6da0;  1 drivers
v0000027c200e39c0_0 .net "abxor", 0 0, L_0000027c200e6550;  1 drivers
v0000027c200e3b00_0 .net "b", 0 0, L_0000027c20167750;  1 drivers
v0000027c200b0a70_0 .net "ci", 0 0, L_0000027c201671b0;  alias, 1 drivers
v0000027c200d13e0_0 .net "cixor", 0 0, L_0000027c200e6ef0;  1 drivers
v0000027c200aeca0_0 .net "co", 0 0, L_0000027c200e6d30;  alias, 1 drivers
v0000027c20153d80_0 .net "e", 0 0, L_0000027c200e7190;  1 drivers
S_0000027c20056770 .scope module, "sumador2" "sumador_1bit" 7 15, 8 1 0, S_0000027c2005d880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "e";
L_0000027c200e7350 .functor XOR 1, L_0000027c20167e30, L_0000027c20167cf0, C4<0>, C4<0>;
L_0000027c200e6a90 .functor XOR 1, L_0000027c200e7350, L_0000027c200e6d30, C4<0>, C4<0>;
L_0000027c200e6fd0 .functor AND 1, L_0000027c200e7350, L_0000027c200e6d30, C4<1>, C4<1>;
L_0000027c200e73c0 .functor AND 1, L_0000027c20167e30, L_0000027c20167cf0, C4<1>, C4<1>;
L_0000027c200e6940 .functor OR 1, L_0000027c200e6fd0, L_0000027c200e73c0, C4<0>, C4<0>;
v0000027c20153600_0 .net "a", 0 0, L_0000027c20167e30;  1 drivers
v0000027c20154e60_0 .net "aband", 0 0, L_0000027c200e73c0;  1 drivers
v0000027c20153f60_0 .net "abxor", 0 0, L_0000027c200e7350;  1 drivers
v0000027c201534c0_0 .net "b", 0 0, L_0000027c20167cf0;  1 drivers
v0000027c20153e20_0 .net "ci", 0 0, L_0000027c200e6d30;  alias, 1 drivers
v0000027c20154280_0 .net "cixor", 0 0, L_0000027c200e6fd0;  1 drivers
v0000027c20154dc0_0 .net "co", 0 0, L_0000027c200e6940;  alias, 1 drivers
v0000027c20154b40_0 .net "e", 0 0, L_0000027c200e6a90;  1 drivers
S_0000027c20058df0 .scope module, "sumador3" "sumador_1bit" 7 16, 8 1 0, S_0000027c2005d880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "e";
L_0000027c200e67f0 .functor XOR 1, L_0000027c20167ed0, L_0000027c20166ad0, C4<0>, C4<0>;
L_0000027c200e64e0 .functor XOR 1, L_0000027c200e67f0, L_0000027c200e6940, C4<0>, C4<0>;
L_0000027c200e68d0 .functor AND 1, L_0000027c200e67f0, L_0000027c200e6940, C4<1>, C4<1>;
L_0000027c200e6a20 .functor AND 1, L_0000027c20167ed0, L_0000027c20166ad0, C4<1>, C4<1>;
L_0000027c200d28b0 .functor OR 1, L_0000027c200e68d0, L_0000027c200e6a20, C4<0>, C4<0>;
v0000027c20153ce0_0 .net "a", 0 0, L_0000027c20167ed0;  1 drivers
v0000027c20154be0_0 .net "aband", 0 0, L_0000027c200e6a20;  1 drivers
v0000027c201543c0_0 .net "abxor", 0 0, L_0000027c200e67f0;  1 drivers
v0000027c20153c40_0 .net "b", 0 0, L_0000027c20166ad0;  1 drivers
v0000027c20154640_0 .net "ci", 0 0, L_0000027c200e6940;  alias, 1 drivers
v0000027c20154f00_0 .net "cixor", 0 0, L_0000027c200e68d0;  1 drivers
v0000027c20153060_0 .net "co", 0 0, L_0000027c200d28b0;  alias, 1 drivers
v0000027c20154aa0_0 .net "e", 0 0, L_0000027c200e64e0;  1 drivers
S_0000027c20058f80 .scope module, "sumador4" "sumador_1bit" 7 17, 8 1 0, S_0000027c2005d880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "e";
L_0000027c200d2c30 .functor XOR 1, L_0000027c20167930, L_0000027c201674d0, C4<0>, C4<0>;
L_0000027c20077430 .functor XOR 1, L_0000027c200d2c30, L_0000027c200d28b0, C4<0>, C4<0>;
L_0000027c20077820 .functor AND 1, L_0000027c200d2c30, L_0000027c200d28b0, C4<1>, C4<1>;
L_0000027c200b1c50 .functor AND 1, L_0000027c20167930, L_0000027c201674d0, C4<1>, C4<1>;
L_0000027c200b2190 .functor OR 1, L_0000027c20077820, L_0000027c200b1c50, C4<0>, C4<0>;
v0000027c20153100_0 .net "a", 0 0, L_0000027c20167930;  1 drivers
v0000027c20154c80_0 .net "aband", 0 0, L_0000027c200b1c50;  1 drivers
v0000027c20153380_0 .net "abxor", 0 0, L_0000027c200d2c30;  1 drivers
v0000027c20154d20_0 .net "b", 0 0, L_0000027c201674d0;  1 drivers
v0000027c20153ec0_0 .net "ci", 0 0, L_0000027c200d28b0;  alias, 1 drivers
v0000027c20154820_0 .net "cixor", 0 0, L_0000027c20077820;  1 drivers
v0000027c20154460_0 .net "co", 0 0, L_0000027c200b2190;  alias, 1 drivers
v0000027c20154500_0 .net "e", 0 0, L_0000027c20077430;  1 drivers
S_0000027c20046890 .scope module, "banco" "BancoRegistro" 3 26, 9 1 0, S_0000027c20075180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 4 "addrRa";
    .port_info 4 /INPUT 4 "addrRb";
    .port_info 5 /INPUT 4 "addrW";
    .port_info 6 /INPUT 8 "datW";
    .port_info 7 /OUTPUT 8 "datOutRa";
    .port_info 8 /OUTPUT 8 "datOutRb";
P_0000027c2006aba0 .param/l "BIT_ADDR" 0 9 2, +C4<00000000000000000000000000000100>;
P_0000027c2006abd8 .param/l "BIT_DATO" 0 9 3, +C4<00000000000000000000000000001000>;
P_0000027c2006ac10 .param/l "NREG" 1 9 15, +C4<00000000000000000000000000010000>;
L_0000027c200e70b0 .functor BUFZ 8, L_0000027c20166df0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000027c200e6630 .functor BUFZ 8, L_0000027c201676b0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000027c201565b0_0 .net "RegWrite", 0 0, L_0000027c200e7270;  1 drivers
v0000027c20155f70_0 .net *"_ivl_0", 7 0, L_0000027c20166df0;  1 drivers
v0000027c20155390_0 .net *"_ivl_10", 5 0, L_0000027c20167a70;  1 drivers
L_0000027c2016a100 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027c20156290_0 .net *"_ivl_13", 1 0, L_0000027c2016a100;  1 drivers
v0000027c20156470_0 .net *"_ivl_2", 5 0, L_0000027c20167b10;  1 drivers
L_0000027c2016a0b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027c20155a70_0 .net *"_ivl_5", 1 0, L_0000027c2016a0b8;  1 drivers
v0000027c201568d0_0 .net *"_ivl_8", 7 0, L_0000027c201676b0;  1 drivers
v0000027c20156d30_0 .net "addrRa", 3 0, v0000027c2015daa0_0;  alias, 1 drivers
v0000027c20155cf0_0 .net "addrRb", 3 0, v0000027c2015dd20_0;  alias, 1 drivers
v0000027c201566f0_0 .net "addrW", 3 0, v0000027c2015e2c0_0;  alias, 1 drivers
v0000027c20156970 .array "banco_registro", 15 0, 7 0;
v0000027c20155c50_0 .net "clk", 0 0, v0000027c2015e4a0_0;  alias, 1 drivers
v0000027c20156ab0_0 .net "datOutRa", 7 0, L_0000027c200e70b0;  alias, 1 drivers
v0000027c20156e70_0 .net "datOutRb", 7 0, L_0000027c200e6630;  alias, 1 drivers
v0000027c20156b50_0 .net "datW", 7 0, v0000027c20155250_0;  alias, 1 drivers
v0000027c20156dd0_0 .net "rst", 0 0, v0000027c2015e9a0_0;  alias, 1 drivers
L_0000027c20166df0 .array/port v0000027c20156970, L_0000027c20167b10;
L_0000027c20167b10 .concat [ 4 2 0 0], v0000027c2015daa0_0, L_0000027c2016a0b8;
L_0000027c201676b0 .array/port v0000027c20156970, L_0000027c20167a70;
L_0000027c20167a70 .concat [ 4 2 0 0], v0000027c2015dd20_0, L_0000027c2016a100;
S_0000027c20046a20 .scope module, "decC" "decodificador_7seg" 3 66, 10 1 0, S_0000027c20075180;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "digit";
    .port_info 1 /OUTPUT 7 "seg";
v0000027c201554d0_0 .net "digit", 3 0, L_0000027c201c5260;  alias, 1 drivers
v0000027c20155070_0 .var "seg", 6 0;
E_0000027c200e99a0 .event anyedge, v0000027c201554d0_0;
S_0000027c2010e800 .scope module, "decD" "decodificador_7seg" 3 65, 10 1 0, S_0000027c20075180;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "digit";
    .port_info 1 /OUTPUT 7 "seg";
v0000027c201556b0_0 .net "digit", 3 0, L_0000027c20166a30;  alias, 1 drivers
v0000027c20155110_0 .var "seg", 6 0;
E_0000027c200ea360 .event anyedge, v0000027c201556b0_0;
S_0000027c2010e990 .scope module, "decU" "decodificador_7seg" 3 64, 10 1 0, S_0000027c20075180;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "digit";
    .port_info 1 /OUTPUT 7 "seg";
v0000027c20155b10_0 .net "digit", 3 0, L_0000027c20167f70;  alias, 1 drivers
v0000027c201551b0_0 .var "seg", 6 0;
E_0000027c200e99e0 .event anyedge, v0000027c20155b10_0;
S_0000027c2006bb60 .scope module, "mux_inst" "mux_7seg" 3 51, 11 1 0, S_0000027c20075180;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "sumtotal";
    .port_info 1 /INPUT 1 "done";
    .port_info 2 /INPUT 1 "negative";
    .port_info 3 /OUTPUT 4 "unidades";
    .port_info 4 /OUTPUT 4 "decenas";
    .port_info 5 /OUTPUT 4 "centenas";
v0000027c201552f0_0 .net *"_ivl_0", 31 0, L_0000027c20167890;  1 drivers
v0000027c20155bb0_0 .net *"_ivl_10", 31 0, L_0000027c20166cb0;  1 drivers
v0000027c20155430_0 .net *"_ivl_14", 31 0, L_0000027c20166e90;  1 drivers
L_0000027c2016a388 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027c20156010_0 .net *"_ivl_17", 23 0, L_0000027c2016a388;  1 drivers
L_0000027c2016a3d0 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0000027c20155570_0 .net/2u *"_ivl_18", 31 0, L_0000027c2016a3d0;  1 drivers
v0000027c20155e30_0 .net *"_ivl_20", 31 0, L_0000027c201672f0;  1 drivers
L_0000027c2016a418 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0000027c20155930_0 .net/2u *"_ivl_22", 31 0, L_0000027c2016a418;  1 drivers
v0000027c20155610_0 .net *"_ivl_24", 31 0, L_0000027c201668f0;  1 drivers
L_0000027c2016a460 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027c20156150_0 .net/2u *"_ivl_26", 31 0, L_0000027c2016a460;  1 drivers
v0000027c20155750_0 .net *"_ivl_28", 31 0, L_0000027c20166fd0;  1 drivers
L_0000027c2016a2b0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027c201557f0_0 .net *"_ivl_3", 23 0, L_0000027c2016a2b0;  1 drivers
v0000027c20155d90_0 .net *"_ivl_32", 31 0, L_0000027c20166b70;  1 drivers
L_0000027c2016a4a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027c20155ed0_0 .net *"_ivl_35", 23 0, L_0000027c2016a4a8;  1 drivers
L_0000027c2016a4f0 .functor BUFT 1, C4<00000000000000000000000001100100>, C4<0>, C4<0>, C4<0>;
v0000027c2015d640_0 .net/2u *"_ivl_36", 31 0, L_0000027c2016a4f0;  1 drivers
v0000027c2015d1e0_0 .net *"_ivl_38", 31 0, L_0000027c20167110;  1 drivers
L_0000027c2016a2f8 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0000027c2015da00_0 .net/2u *"_ivl_4", 31 0, L_0000027c2016a2f8;  1 drivers
L_0000027c2016a538 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0000027c2015e860_0 .net/2u *"_ivl_40", 31 0, L_0000027c2016a538;  1 drivers
v0000027c2015ecc0_0 .net *"_ivl_42", 31 0, L_0000027c201679d0;  1 drivers
L_0000027c2016a580 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027c2015e540_0 .net/2u *"_ivl_44", 31 0, L_0000027c2016a580;  1 drivers
v0000027c2015e040_0 .net *"_ivl_46", 31 0, L_0000027c201c4ea0;  1 drivers
v0000027c2015eae0_0 .net *"_ivl_6", 31 0, L_0000027c20167bb0;  1 drivers
L_0000027c2016a340 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027c2015dfa0_0 .net/2u *"_ivl_8", 31 0, L_0000027c2016a340;  1 drivers
v0000027c2015e680_0 .net "centenas", 3 0, L_0000027c201c5260;  alias, 1 drivers
v0000027c2015e360_0 .net "decenas", 3 0, L_0000027c20166a30;  alias, 1 drivers
v0000027c2015df00_0 .net "done", 0 0, v0000027c20155890_0;  alias, 1 drivers
v0000027c2015ef40_0 .net "negative", 0 0, v0000027c20156330_0;  alias, 1 drivers
v0000027c2015ec20_0 .net "sumtotal", 7 0, v0000027c20155250_0;  alias, 1 drivers
v0000027c2015e0e0_0 .net "unidades", 3 0, L_0000027c20167f70;  alias, 1 drivers
L_0000027c20167890 .concat [ 8 24 0 0], v0000027c20155250_0, L_0000027c2016a2b0;
L_0000027c20167bb0 .arith/mod 32, L_0000027c20167890, L_0000027c2016a2f8;
L_0000027c20166cb0 .functor MUXZ 32, L_0000027c2016a340, L_0000027c20167bb0, v0000027c20155890_0, C4<>;
L_0000027c20167f70 .part L_0000027c20166cb0, 0, 4;
L_0000027c20166e90 .concat [ 8 24 0 0], v0000027c20155250_0, L_0000027c2016a388;
L_0000027c201672f0 .arith/div 32, L_0000027c20166e90, L_0000027c2016a3d0;
L_0000027c201668f0 .arith/mod 32, L_0000027c201672f0, L_0000027c2016a418;
L_0000027c20166fd0 .functor MUXZ 32, L_0000027c2016a460, L_0000027c201668f0, v0000027c20155890_0, C4<>;
L_0000027c20166a30 .part L_0000027c20166fd0, 0, 4;
L_0000027c20166b70 .concat [ 8 24 0 0], v0000027c20155250_0, L_0000027c2016a4a8;
L_0000027c20167110 .arith/div 32, L_0000027c20166b70, L_0000027c2016a4f0;
L_0000027c201679d0 .arith/mod 32, L_0000027c20167110, L_0000027c2016a538;
L_0000027c201c4ea0 .functor MUXZ 32, L_0000027c2016a580, L_0000027c201679d0, v0000027c20155890_0, C4<>;
L_0000027c201c5260 .part L_0000027c201c4ea0, 0, 4;
S_0000027c200ca630 .scope module, "top_module" "top_module" 12 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "init";
    .port_info 3 /INPUT 1 "RegWrite";
    .port_info 4 /INPUT 2 "selector";
    .port_info 5 /INPUT 4 "addrRa";
    .port_info 6 /INPUT 4 "addrRb";
    .port_info 7 /INPUT 4 "addrW";
    .port_info 8 /OUTPUT 7 "segU";
    .port_info 9 /OUTPUT 7 "segD";
    .port_info 10 /OUTPUT 7 "segC";
    .port_info 11 /OUTPUT 1 "negative";
o0000027c201144f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000027c201c2ba0 .functor AND 1, o0000027c201144f8, v0000027c20163c50_0, C4<1>, C4<1>;
L_0000027c201c9a80 .functor BUFZ 7, v0000027c201640f0_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0000027c201c9e70 .functor BUFZ 7, v0000027c201660d0_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0000027c201c95b0 .functor BUFZ 7, v0000027c20164cd0_0, C4<0000000>, C4<0000000>, C4<0000000>;
v0000027c20164d70_0 .net "RegWrite", 0 0, o0000027c201144f8;  0 drivers
o0000027c20113aa8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000027c20165ef0_0 .net "addrRa", 3 0, o0000027c20113aa8;  0 drivers
o0000027c20113ad8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000027c20165a90_0 .net "addrRb", 3 0, o0000027c20113ad8;  0 drivers
o0000027c20113b08 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000027c201667b0_0 .net "addrW", 3 0, o0000027c20113b08;  0 drivers
v0000027c201649b0_0 .net "centenas", 3 0, L_0000027c201c4f40;  1 drivers
o0000027c20112668 .functor BUFZ 1, C4<z>; HiZ drive
v0000027c20165090_0 .net "clk", 0 0, o0000027c20112668;  0 drivers
v0000027c20164a50_0 .net "datOutRa", 7 0, L_0000027c201c2580;  1 drivers
v0000027c20166170_0 .net "datOutRb", 7 0, L_0000027c201c27b0;  1 drivers
v0000027c20166850_0 .net "decenas", 3 0, L_0000027c201c5760;  1 drivers
v0000027c20165c70_0 .net "done", 0 0, v0000027c20163c50_0;  1 drivers
o0000027c201136e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027c201645f0_0 .net "init", 0 0, o0000027c201136e8;  0 drivers
v0000027c20164c30_0 .net "negative", 0 0, v0000027c20162e90_0;  1 drivers
v0000027c20165d10_0 .net "result", 7 0, v0000027c201634d0_0;  1 drivers
o0000027c20113b98 .functor BUFZ 1, C4<z>; HiZ drive
v0000027c20165db0_0 .net "rst", 0 0, o0000027c20113b98;  0 drivers
v0000027c20164730_0 .net "segC", 6 0, L_0000027c201c95b0;  1 drivers
v0000027c20166030_0 .net "segC_base", 6 0, v0000027c20166210_0;  1 drivers
v0000027c20164cd0_0 .var "segC_mod", 6 0;
v0000027c20165e50_0 .net "segD", 6 0, L_0000027c201c9e70;  1 drivers
v0000027c201662b0_0 .net "segD_base", 6 0, v0000027c201660d0_0;  1 drivers
v0000027c20164870_0 .net "segU", 6 0, L_0000027c201c9a80;  1 drivers
v0000027c20164e10_0 .net "segU_base", 6 0, v0000027c201640f0_0;  1 drivers
o0000027c201137a8 .functor BUFZ 2, C4<zz>; HiZ drive
v0000027c20164ff0_0 .net "selector", 1 0, o0000027c201137a8;  0 drivers
v0000027c20164f50_0 .net "unidades", 3 0, L_0000027c201c4fe0;  1 drivers
E_0000027c200e9e20 .event anyedge, v0000027c20162e90_0, v0000027c20166210_0;
L_0000027c201c58a0 .part L_0000027c201c2580, 0, 4;
L_0000027c201c49a0 .part L_0000027c201c27b0, 0, 4;
S_0000027c2006bcf0 .scope module, "alu_inst" "ALU" 12 44, 4 1 0, S_0000027c200ca630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "init";
    .port_info 2 /INPUT 2 "selector";
    .port_info 3 /INPUT 4 "A";
    .port_info 4 /INPUT 4 "B";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 8 "result";
    .port_info 7 /OUTPUT 1 "negative";
L_0000027c201c2430 .functor AND 1, o0000027c201136e8, L_0000027c201c3aa0, C4<1>, C4<1>;
v0000027c20163a70_0 .net "A", 3 0, L_0000027c201c58a0;  1 drivers
v0000027c201623f0_0 .net "B", 3 0, L_0000027c201c49a0;  1 drivers
L_0000027c2016a778 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000027c20163430_0 .net/2u *"_ivl_2", 1 0, L_0000027c2016a778;  1 drivers
v0000027c20163bb0_0 .net *"_ivl_4", 0 0, L_0000027c201c3aa0;  1 drivers
v0000027c20163c50_0 .var "alu_done", 0 0;
v0000027c201634d0_0 .var "alu_result", 7 0;
v0000027c201627b0_0 .net "clk", 0 0, o0000027c20112668;  alias, 0 drivers
v0000027c20162d50_0 .net "co4", 0 0, L_0000027c201c23c0;  1 drivers
v0000027c20163f70_0 .net "done", 0 0, v0000027c20163c50_0;  alias, 1 drivers
v0000027c20163ed0_0 .net "init", 0 0, o0000027c201136e8;  alias, 0 drivers
v0000027c20163570_0 .net "mult_done", 0 0, v0000027c20161380_0;  1 drivers
v0000027c20163610_0 .net "mult_out", 7 0, v0000027c20160ac0_0;  1 drivers
v0000027c20162e90_0 .var "negative", 0 0;
v0000027c20163750_0 .var "resta_val_abs", 3 0;
v0000027c201620d0_0 .net "result", 7 0, v0000027c201634d0_0;  alias, 1 drivers
v0000027c20163cf0_0 .net "selector", 1 0, o0000027c201137a8;  alias, 0 drivers
v0000027c20163d90_0 .net "suma_resta_e", 3 0, L_0000027c201c3dc0;  1 drivers
E_0000027c200ea1e0/0 .event anyedge, v0000027c20163cf0_0, v0000027c20161ba0_0, v0000027c20162df0_0, v0000027c20161ce0_0;
E_0000027c200ea1e0/1 .event anyedge, v0000027c20161880_0, v0000027c20163750_0, v0000027c20160ac0_0, v0000027c20161380_0;
E_0000027c200ea1e0 .event/or E_0000027c200ea1e0/0, E_0000027c200ea1e0/1;
L_0000027c201c4d60 .part o0000027c201137a8, 0, 1;
L_0000027c201c3aa0 .cmp/eq 2, o0000027c201137a8, L_0000027c2016a778;
S_0000027c2015f560 .scope module, "mult_inst" "multiplicador" 4 32, 5 1 0, S_0000027c2006bcf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "init";
    .port_info 2 /INPUT 4 "MR";
    .port_info 3 /INPUT 4 "MD";
    .port_info 4 /OUTPUT 1 "done";
    .port_info 5 /OUTPUT 8 "pp";
P_0000027c200dfdb0 .param/l "ADD" 1 5 19, +C4<00000000000000000000000000000010>;
P_0000027c200dfde8 .param/l "CHECK" 1 5 19, +C4<00000000000000000000000000000001>;
P_0000027c200dfe20 .param/l "END1" 1 5 19, +C4<00000000000000000000000000000100>;
P_0000027c200dfe58 .param/l "SHIFT" 1 5 19, +C4<00000000000000000000000000000011>;
P_0000027c200dfe90 .param/l "START" 1 5 19, +C4<00000000000000000000000000000000>;
v0000027c201616a0_0 .var "A", 7 0;
v0000027c20161100_0 .var "B", 3 0;
v0000027c20161880_0 .net "MD", 3 0, L_0000027c201c58a0;  alias, 1 drivers
v0000027c20161ce0_0 .net "MR", 3 0, L_0000027c201c49a0;  alias, 1 drivers
v0000027c20161560_0 .net *"_ivl_0", 31 0, L_0000027c201c47c0;  1 drivers
L_0000027c2016a730 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027c20161240_0 .net/2u *"_ivl_10", 0 0, L_0000027c2016a730;  1 drivers
L_0000027c2016a658 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027c201608e0_0 .net *"_ivl_3", 27 0, L_0000027c2016a658;  1 drivers
L_0000027c2016a6a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027c20161920_0 .net/2u *"_ivl_4", 31 0, L_0000027c2016a6a0;  1 drivers
v0000027c201617e0_0 .net *"_ivl_6", 0 0, L_0000027c201c3be0;  1 drivers
L_0000027c2016a6e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027c20160520_0 .net/2u *"_ivl_8", 0 0, L_0000027c2016a6e8;  1 drivers
v0000027c201619c0_0 .var "add", 0 0;
v0000027c20160f20_0 .net "clk", 0 0, o0000027c20112668;  alias, 0 drivers
v0000027c20161380_0 .var "done", 0 0;
v0000027c201611a0_0 .net "init", 0 0, L_0000027c201c2430;  1 drivers
v0000027c20160ac0_0 .var "pp", 7 0;
v0000027c20160a20_0 .var "rst", 0 0;
v0000027c20160ca0_0 .var "sh", 0 0;
v0000027c201605c0_0 .var "status", 2 0;
v0000027c20161d80_0 .net "z", 0 0, L_0000027c201c3140;  1 drivers
E_0000027c200e95a0 .event posedge, v0000027c20160f20_0;
E_0000027c200ea0a0 .event negedge, v0000027c20160f20_0;
L_0000027c201c47c0 .concat [ 4 28 0 0], v0000027c20161100_0, L_0000027c2016a658;
L_0000027c201c3be0 .cmp/eq 32, L_0000027c201c47c0, L_0000027c2016a6a0;
L_0000027c201c3140 .functor MUXZ 1, L_0000027c2016a730, L_0000027c2016a6e8, L_0000027c201c3be0, C4<>;
S_0000027c2015fa10 .scope module, "sr_inst" "sumador_restador" 4 23, 6 1 0, S_0000027c2006bcf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "Selector";
    .port_info 3 /OUTPUT 1 "co4";
    .port_info 4 /OUTPUT 4 "e";
L_0000027c201c2d60 .functor XOR 1, L_0000027c201c40e0, L_0000027c201c4d60, C4<0>, C4<0>;
L_0000027c201c2c10 .functor XOR 1, L_0000027c201c3e60, L_0000027c201c4d60, C4<0>, C4<0>;
L_0000027c201c2dd0 .functor XOR 1, L_0000027c201c4680, L_0000027c201c4d60, C4<0>, C4<0>;
L_0000027c201c2190 .functor XOR 1, L_0000027c201c4220, L_0000027c201c4d60, C4<0>, C4<0>;
v0000027c20162350_0 .net "Selector", 0 0, L_0000027c201c4d60;  1 drivers
v0000027c201632f0_0 .net *"_ivl_11", 0 0, L_0000027c201c4220;  1 drivers
v0000027c20163890_0 .net *"_ivl_2", 0 0, L_0000027c201c40e0;  1 drivers
v0000027c20163e30_0 .net *"_ivl_5", 0 0, L_0000027c201c3e60;  1 drivers
v0000027c20163250_0 .net *"_ivl_8", 0 0, L_0000027c201c4680;  1 drivers
v0000027c201639d0_0 .net "a", 3 0, L_0000027c201c58a0;  alias, 1 drivers
v0000027c20162cb0_0 .net "b", 3 0, L_0000027c201c49a0;  alias, 1 drivers
v0000027c20162490_0 .net "co4", 0 0, L_0000027c201c23c0;  alias, 1 drivers
v0000027c20162fd0_0 .net "e", 3 0, L_0000027c201c3dc0;  alias, 1 drivers
v0000027c20163070_0 .net "xor0", 0 0, L_0000027c201c2d60;  1 drivers
v0000027c20163b10_0 .net "xor1", 0 0, L_0000027c201c2c10;  1 drivers
v0000027c20162670_0 .net "xor2", 0 0, L_0000027c201c2dd0;  1 drivers
v0000027c20163390_0 .net "xor3", 0 0, L_0000027c201c2190;  1 drivers
v0000027c201625d0_0 .net "xorB", 3 0, L_0000027c201c3a00;  1 drivers
L_0000027c201c40e0 .part L_0000027c201c49a0, 0, 1;
L_0000027c201c3e60 .part L_0000027c201c49a0, 1, 1;
L_0000027c201c4680 .part L_0000027c201c49a0, 2, 1;
L_0000027c201c4220 .part L_0000027c201c49a0, 3, 1;
L_0000027c201c3a00 .concat [ 1 1 1 1], L_0000027c201c2d60, L_0000027c201c2c10, L_0000027c201c2dd0, L_0000027c201c2190;
S_0000027c2015fba0 .scope module, "sumador_1bit" "sumador4b" 6 20, 7 2 0, S_0000027c2015fa10;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co4";
    .port_info 4 /OUTPUT 4 "e";
v0000027c20163110_0 .net "a", 3 0, L_0000027c201c58a0;  alias, 1 drivers
v0000027c201636b0_0 .net "b", 3 0, L_0000027c201c3a00;  alias, 1 drivers
v0000027c20162530_0 .net "ci", 0 0, L_0000027c201c4d60;  alias, 1 drivers
v0000027c201637f0_0 .net "co1", 0 0, L_0000027c201c2660;  1 drivers
v0000027c20162f30_0 .net "co2", 0 0, L_0000027c201c2900;  1 drivers
v0000027c20162710_0 .net "co3", 0 0, L_0000027c201c3000;  1 drivers
v0000027c201622b0_0 .net "co4", 0 0, L_0000027c201c23c0;  alias, 1 drivers
v0000027c20162df0_0 .net "e", 3 0, L_0000027c201c3dc0;  alias, 1 drivers
L_0000027c201c3820 .part L_0000027c201c58a0, 0, 1;
L_0000027c201c5580 .part L_0000027c201c3a00, 0, 1;
L_0000027c201c45e0 .part L_0000027c201c58a0, 1, 1;
L_0000027c201c44a0 .part L_0000027c201c3a00, 1, 1;
L_0000027c201c4540 .part L_0000027c201c58a0, 2, 1;
L_0000027c201c4b80 .part L_0000027c201c3a00, 2, 1;
L_0000027c201c4400 .part L_0000027c201c58a0, 3, 1;
L_0000027c201c5620 .part L_0000027c201c3a00, 3, 1;
L_0000027c201c3dc0 .concat8 [ 1 1 1 1], L_0000027c201c2e40, L_0000027c201c2f90, L_0000027c201c2c80, L_0000027c201c2350;
S_0000027c2015f6f0 .scope module, "sumador1" "sumador_1bit" 7 14, 8 1 0, S_0000027c2015fba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "e";
L_0000027c201c29e0 .functor XOR 1, L_0000027c201c3820, L_0000027c201c5580, C4<0>, C4<0>;
L_0000027c201c2e40 .functor XOR 1, L_0000027c201c29e0, L_0000027c201c4d60, C4<0>, C4<0>;
L_0000027c201c2eb0 .functor AND 1, L_0000027c201c29e0, L_0000027c201c4d60, C4<1>, C4<1>;
L_0000027c201c2510 .functor AND 1, L_0000027c201c3820, L_0000027c201c5580, C4<1>, C4<1>;
L_0000027c201c2660 .functor OR 1, L_0000027c201c2eb0, L_0000027c201c2510, C4<0>, C4<0>;
v0000027c20161c40_0 .net "a", 0 0, L_0000027c201c3820;  1 drivers
v0000027c20160de0_0 .net "aband", 0 0, L_0000027c201c2510;  1 drivers
v0000027c201612e0_0 .net "abxor", 0 0, L_0000027c201c29e0;  1 drivers
v0000027c20160660_0 .net "b", 0 0, L_0000027c201c5580;  1 drivers
v0000027c20161420_0 .net "ci", 0 0, L_0000027c201c4d60;  alias, 1 drivers
v0000027c20161e20_0 .net "cixor", 0 0, L_0000027c201c2eb0;  1 drivers
v0000027c20160200_0 .net "co", 0 0, L_0000027c201c2660;  alias, 1 drivers
v0000027c20161600_0 .net "e", 0 0, L_0000027c201c2e40;  1 drivers
S_0000027c2015f880 .scope module, "sumador2" "sumador_1bit" 7 15, 8 1 0, S_0000027c2015fba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "e";
L_0000027c201c2b30 .functor XOR 1, L_0000027c201c45e0, L_0000027c201c44a0, C4<0>, C4<0>;
L_0000027c201c2f90 .functor XOR 1, L_0000027c201c2b30, L_0000027c201c2660, C4<0>, C4<0>;
L_0000027c201c2820 .functor AND 1, L_0000027c201c2b30, L_0000027c201c2660, C4<1>, C4<1>;
L_0000027c201c2cf0 .functor AND 1, L_0000027c201c45e0, L_0000027c201c44a0, C4<1>, C4<1>;
L_0000027c201c2900 .functor OR 1, L_0000027c201c2820, L_0000027c201c2cf0, C4<0>, C4<0>;
v0000027c20161ec0_0 .net "a", 0 0, L_0000027c201c45e0;  1 drivers
v0000027c20160700_0 .net "aband", 0 0, L_0000027c201c2cf0;  1 drivers
v0000027c20161f60_0 .net "abxor", 0 0, L_0000027c201c2b30;  1 drivers
v0000027c20160b60_0 .net "b", 0 0, L_0000027c201c44a0;  1 drivers
v0000027c201600c0_0 .net "ci", 0 0, L_0000027c201c2660;  alias, 1 drivers
v0000027c20160e80_0 .net "cixor", 0 0, L_0000027c201c2820;  1 drivers
v0000027c20160160_0 .net "co", 0 0, L_0000027c201c2900;  alias, 1 drivers
v0000027c20161740_0 .net "e", 0 0, L_0000027c201c2f90;  1 drivers
S_0000027c2015fd30 .scope module, "sumador3" "sumador_1bit" 7 16, 8 1 0, S_0000027c2015fba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "e";
L_0000027c201c2a50 .functor XOR 1, L_0000027c201c4540, L_0000027c201c4b80, C4<0>, C4<0>;
L_0000027c201c2c80 .functor XOR 1, L_0000027c201c2a50, L_0000027c201c2900, C4<0>, C4<0>;
L_0000027c201c2890 .functor AND 1, L_0000027c201c2a50, L_0000027c201c2900, C4<1>, C4<1>;
L_0000027c201c2970 .functor AND 1, L_0000027c201c4540, L_0000027c201c4b80, C4<1>, C4<1>;
L_0000027c201c3000 .functor OR 1, L_0000027c201c2890, L_0000027c201c2970, C4<0>, C4<0>;
v0000027c20160d40_0 .net "a", 0 0, L_0000027c201c4540;  1 drivers
v0000027c201602a0_0 .net "aband", 0 0, L_0000027c201c2970;  1 drivers
v0000027c20160fc0_0 .net "abxor", 0 0, L_0000027c201c2a50;  1 drivers
v0000027c201607a0_0 .net "b", 0 0, L_0000027c201c4b80;  1 drivers
v0000027c20160c00_0 .net "ci", 0 0, L_0000027c201c2900;  alias, 1 drivers
v0000027c20160340_0 .net "cixor", 0 0, L_0000027c201c2890;  1 drivers
v0000027c20161060_0 .net "co", 0 0, L_0000027c201c3000;  alias, 1 drivers
v0000027c20160840_0 .net "e", 0 0, L_0000027c201c2c80;  1 drivers
S_0000027c2015fec0 .scope module, "sumador4" "sumador_1bit" 7 17, 8 1 0, S_0000027c2015fba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "e";
L_0000027c201c2200 .functor XOR 1, L_0000027c201c4400, L_0000027c201c5620, C4<0>, C4<0>;
L_0000027c201c2350 .functor XOR 1, L_0000027c201c2200, L_0000027c201c3000, C4<0>, C4<0>;
L_0000027c201c2270 .functor AND 1, L_0000027c201c2200, L_0000027c201c3000, C4<1>, C4<1>;
L_0000027c201c22e0 .functor AND 1, L_0000027c201c4400, L_0000027c201c5620, C4<1>, C4<1>;
L_0000027c201c23c0 .functor OR 1, L_0000027c201c2270, L_0000027c201c22e0, C4<0>, C4<0>;
v0000027c201603e0_0 .net "a", 0 0, L_0000027c201c4400;  1 drivers
v0000027c201614c0_0 .net "aband", 0 0, L_0000027c201c22e0;  1 drivers
v0000027c20160980_0 .net "abxor", 0 0, L_0000027c201c2200;  1 drivers
v0000027c20161a60_0 .net "b", 0 0, L_0000027c201c5620;  1 drivers
v0000027c20160480_0 .net "ci", 0 0, L_0000027c201c3000;  alias, 1 drivers
v0000027c20161b00_0 .net "cixor", 0 0, L_0000027c201c2270;  1 drivers
v0000027c20161ba0_0 .net "co", 0 0, L_0000027c201c23c0;  alias, 1 drivers
v0000027c20163930_0 .net "e", 0 0, L_0000027c201c2350;  1 drivers
S_0000027c2015f0b0 .scope module, "banco_registro_inst" "BancoRegistro" 12 31, 9 1 0, S_0000027c200ca630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 4 "addrRa";
    .port_info 4 /INPUT 4 "addrRb";
    .port_info 5 /INPUT 4 "addrW";
    .port_info 6 /INPUT 8 "datW";
    .port_info 7 /OUTPUT 8 "datOutRa";
    .port_info 8 /OUTPUT 8 "datOutRb";
P_0000027c2006b120 .param/l "BIT_ADDR" 0 9 2, +C4<00000000000000000000000000000100>;
P_0000027c2006b158 .param/l "BIT_DATO" 0 9 3, +C4<00000000000000000000000000001000>;
P_0000027c2006b190 .param/l "NREG" 1 9 15, +C4<00000000000000000000000000010000>;
L_0000027c201c2580 .functor BUFZ 8, L_0000027c201c4720, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000027c201c27b0 .functor BUFZ 8, L_0000027c201c4e00, C4<00000000>, C4<00000000>, C4<00000000>;
v0000027c20162210_0 .net "RegWrite", 0 0, L_0000027c201c2ba0;  1 drivers
v0000027c20162850_0 .net *"_ivl_0", 7 0, L_0000027c201c4720;  1 drivers
v0000027c201628f0_0 .net *"_ivl_10", 5 0, L_0000027c201c4900;  1 drivers
L_0000027c2016a610 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027c20162990_0 .net *"_ivl_13", 1 0, L_0000027c2016a610;  1 drivers
v0000027c20162a30_0 .net *"_ivl_2", 5 0, L_0000027c201c4ae0;  1 drivers
L_0000027c2016a5c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027c201631b0_0 .net *"_ivl_5", 1 0, L_0000027c2016a5c8;  1 drivers
v0000027c20162ad0_0 .net *"_ivl_8", 7 0, L_0000027c201c4e00;  1 drivers
v0000027c20162b70_0 .net "addrRa", 3 0, o0000027c20113aa8;  alias, 0 drivers
v0000027c20162c10_0 .net "addrRb", 3 0, o0000027c20113ad8;  alias, 0 drivers
v0000027c201654f0_0 .net "addrW", 3 0, o0000027c20113b08;  alias, 0 drivers
v0000027c20165b30 .array "banco_registro", 15 0, 7 0;
v0000027c20164af0_0 .net "clk", 0 0, o0000027c20112668;  alias, 0 drivers
v0000027c201658b0_0 .net "datOutRa", 7 0, L_0000027c201c2580;  alias, 1 drivers
v0000027c20164370_0 .net "datOutRb", 7 0, L_0000027c201c27b0;  alias, 1 drivers
v0000027c20165270_0 .net "datW", 7 0, v0000027c201634d0_0;  alias, 1 drivers
v0000027c20165590_0 .net "rst", 0 0, o0000027c20113b98;  alias, 0 drivers
L_0000027c201c4720 .array/port v0000027c20165b30, L_0000027c201c4ae0;
L_0000027c201c4ae0 .concat [ 4 2 0 0], o0000027c20113aa8, L_0000027c2016a5c8;
L_0000027c201c4e00 .array/port v0000027c20165b30, L_0000027c201c4900;
L_0000027c201c4900 .concat [ 4 2 0 0], o0000027c20113ad8, L_0000027c2016a610;
S_0000027c2015f240 .scope module, "decC" "decodificador_7seg" 12 71, 10 1 0, S_0000027c200ca630;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "digit";
    .port_info 1 /OUTPUT 7 "seg";
v0000027c20166350_0 .net "digit", 3 0, L_0000027c201c4f40;  alias, 1 drivers
v0000027c20166210_0 .var "seg", 6 0;
E_0000027c200e9d60 .event anyedge, v0000027c20166350_0;
S_0000027c2015f3d0 .scope module, "decD" "decodificador_7seg" 12 70, 10 1 0, S_0000027c200ca630;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "digit";
    .port_info 1 /OUTPUT 7 "seg";
v0000027c20165130_0 .net "digit", 3 0, L_0000027c201c5760;  alias, 1 drivers
v0000027c201660d0_0 .var "seg", 6 0;
E_0000027c200ea460 .event anyedge, v0000027c20165130_0;
S_0000027c20168a50 .scope module, "decU" "decodificador_7seg" 12 69, 10 1 0, S_0000027c200ca630;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "digit";
    .port_info 1 /OUTPUT 7 "seg";
v0000027c201663f0_0 .net "digit", 3 0, L_0000027c201c4fe0;  alias, 1 drivers
v0000027c201640f0_0 .var "seg", 6 0;
E_0000027c200e9a60 .event anyedge, v0000027c201663f0_0;
S_0000027c20168d70 .scope module, "mux_inst" "mux_7seg" 12 56, 11 1 0, S_0000027c200ca630;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "sumtotal";
    .port_info 1 /INPUT 1 "done";
    .port_info 2 /INPUT 1 "negative";
    .port_info 3 /OUTPUT 4 "unidades";
    .port_info 4 /OUTPUT 4 "decenas";
    .port_info 5 /OUTPUT 4 "centenas";
v0000027c20165630_0 .net *"_ivl_0", 31 0, L_0000027c201c4860;  1 drivers
v0000027c20164b90_0 .net *"_ivl_10", 31 0, L_0000027c201c56c0;  1 drivers
v0000027c20164190_0 .net *"_ivl_14", 31 0, L_0000027c201c4c20;  1 drivers
L_0000027c2016a898 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027c20165950_0 .net *"_ivl_17", 23 0, L_0000027c2016a898;  1 drivers
L_0000027c2016a8e0 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0000027c20165310_0 .net/2u *"_ivl_18", 31 0, L_0000027c2016a8e0;  1 drivers
v0000027c20166490_0 .net *"_ivl_20", 31 0, L_0000027c201c3500;  1 drivers
L_0000027c2016a928 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0000027c201656d0_0 .net/2u *"_ivl_22", 31 0, L_0000027c2016a928;  1 drivers
v0000027c201653b0_0 .net *"_ivl_24", 31 0, L_0000027c201c35a0;  1 drivers
L_0000027c2016a970 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027c20166530_0 .net/2u *"_ivl_26", 31 0, L_0000027c2016a970;  1 drivers
v0000027c201647d0_0 .net *"_ivl_28", 31 0, L_0000027c201c3460;  1 drivers
L_0000027c2016a7c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027c201665d0_0 .net *"_ivl_3", 23 0, L_0000027c2016a7c0;  1 drivers
v0000027c20164910_0 .net *"_ivl_32", 31 0, L_0000027c201c36e0;  1 drivers
L_0000027c2016a9b8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027c20165f90_0 .net *"_ivl_35", 23 0, L_0000027c2016a9b8;  1 drivers
L_0000027c2016aa00 .functor BUFT 1, C4<00000000000000000000000001100100>, C4<0>, C4<0>, C4<0>;
v0000027c20165bd0_0 .net/2u *"_ivl_36", 31 0, L_0000027c2016aa00;  1 drivers
v0000027c20164230_0 .net *"_ivl_38", 31 0, L_0000027c201c4a40;  1 drivers
L_0000027c2016a808 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0000027c201642d0_0 .net/2u *"_ivl_4", 31 0, L_0000027c2016a808;  1 drivers
L_0000027c2016aa48 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0000027c201651d0_0 .net/2u *"_ivl_40", 31 0, L_0000027c2016aa48;  1 drivers
v0000027c20164550_0 .net *"_ivl_42", 31 0, L_0000027c201c42c0;  1 drivers
L_0000027c2016aa90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027c20165450_0 .net/2u *"_ivl_44", 31 0, L_0000027c2016aa90;  1 drivers
v0000027c20164410_0 .net *"_ivl_46", 31 0, L_0000027c201c31e0;  1 drivers
v0000027c20166670_0 .net *"_ivl_6", 31 0, L_0000027c201c4180;  1 drivers
L_0000027c2016a850 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027c20166710_0 .net/2u *"_ivl_8", 31 0, L_0000027c2016a850;  1 drivers
v0000027c20164690_0 .net "centenas", 3 0, L_0000027c201c4f40;  alias, 1 drivers
v0000027c201644b0_0 .net "decenas", 3 0, L_0000027c201c5760;  alias, 1 drivers
v0000027c20165770_0 .net "done", 0 0, v0000027c20163c50_0;  alias, 1 drivers
v0000027c20165810_0 .net "negative", 0 0, v0000027c20162e90_0;  alias, 1 drivers
v0000027c20164eb0_0 .net "sumtotal", 7 0, v0000027c201634d0_0;  alias, 1 drivers
v0000027c201659f0_0 .net "unidades", 3 0, L_0000027c201c4fe0;  alias, 1 drivers
L_0000027c201c4860 .concat [ 8 24 0 0], v0000027c201634d0_0, L_0000027c2016a7c0;
L_0000027c201c4180 .arith/mod 32, L_0000027c201c4860, L_0000027c2016a808;
L_0000027c201c56c0 .functor MUXZ 32, L_0000027c2016a850, L_0000027c201c4180, v0000027c20163c50_0, C4<>;
L_0000027c201c4fe0 .part L_0000027c201c56c0, 0, 4;
L_0000027c201c4c20 .concat [ 8 24 0 0], v0000027c201634d0_0, L_0000027c2016a898;
L_0000027c201c3500 .arith/div 32, L_0000027c201c4c20, L_0000027c2016a8e0;
L_0000027c201c35a0 .arith/mod 32, L_0000027c201c3500, L_0000027c2016a928;
L_0000027c201c3460 .functor MUXZ 32, L_0000027c2016a970, L_0000027c201c35a0, v0000027c20163c50_0, C4<>;
L_0000027c201c5760 .part L_0000027c201c3460, 0, 4;
L_0000027c201c36e0 .concat [ 8 24 0 0], v0000027c201634d0_0, L_0000027c2016a9b8;
L_0000027c201c4a40 .arith/div 32, L_0000027c201c36e0, L_0000027c2016aa00;
L_0000027c201c42c0 .arith/mod 32, L_0000027c201c4a40, L_0000027c2016aa48;
L_0000027c201c31e0 .functor MUXZ 32, L_0000027c2016aa90, L_0000027c201c42c0, v0000027c20163c50_0, C4<>;
L_0000027c201c4f40 .part L_0000027c201c31e0, 0, 4;
    .scope S_0000027c20046890;
T_0 ;
    %vpi_call 9 19 "$readmemh", "/Users/andre/github-classroom/ECCI-arquitectura-procesadores/lab07-g2/memoria.txt", v0000027c20156970 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000027c20046890;
T_1 ;
    %wait E_0000027c200e98e0;
    %load/vec4 v0000027c20156dd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %vpi_call 9 24 "$readmemh", "/Users/andre/github-classroom/ECCI-arquitectura-procesadores/lab06-banco-registro-g2/memoria.txt", v0000027c20156970 {0 0 0};
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000027c201565b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000027c20156b50_0;
    %load/vec4 v0000027c201566f0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c20156970, 0, 4;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027c20086de0;
T_2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027c200e3740_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c200e3ce0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027c200e5220_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027c200e4000_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027c200e4280_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c200e5180_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000027c20086de0;
T_3 ;
    %wait E_0000027c200e9960;
    %load/vec4 v0000027c200e3740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000027c200e3740_0, 0;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c200e52c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c200e4fa0_0, 0;
    %load/vec4 v0000027c200e50e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000027c200e3740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c200e5180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c200e3ce0_0, 0;
T_3.7 ;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c200e5180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c200e3ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c200e52c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c200e4fa0_0, 0;
    %load/vec4 v0000027c200e4280_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.9, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_3.10, 8;
T_3.9 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.10, 8;
 ; End of false expr.
    %blend;
T_3.10;
    %pad/s 3;
    %assign/vec4 v0000027c200e3740_0, 0;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c200e5180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c200e3ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c200e52c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c200e4fa0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000027c200e3740_0, 0;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c200e5180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c200e3ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c200e52c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c200e4fa0_0, 0;
    %load/vec4 v0000027c200e37e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %pad/s 3;
    %assign/vec4 v0000027c200e3740_0, 0;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c200e5180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c200e3ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c200e52c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c200e4fa0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000027c200e3740_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000027c20086de0;
T_4 ;
    %wait E_0000027c200e98e0;
    %load/vec4 v0000027c200e3ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000027c200e34c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000027c200e4000_0, 0;
    %load/vec4 v0000027c200e4dc0_0;
    %assign/vec4 v0000027c200e4280_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000027c200e52c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000027c200e4000_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000027c200e4000_0, 0;
    %load/vec4 v0000027c200e4280_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000027c200e4280_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000027c20086de0;
T_5 ;
    %wait E_0000027c200e98e0;
    %load/vec4 v0000027c200e3ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027c200e5220_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000027c200e4fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000027c200e5220_0;
    %load/vec4 v0000027c200e4000_0;
    %add;
    %assign/vec4 v0000027c200e5220_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000027c20086c50;
T_6 ;
    %wait E_0000027c200e9ea0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c20156330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c20155890_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027c20155250_0, 0, 8;
    %load/vec4 v0000027c201563d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027c20155250_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c20155890_0, 0, 1;
    %jmp T_6.5;
T_6.0 ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000027c201561f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027c20156c90_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 8;
    %store/vec4 v0000027c20155250_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c20155890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c20156330_0, 0, 1;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0000027c20154140_0;
    %load/vec4 v0000027c201540a0_0;
    %cmp/u;
    %jmp/0xz  T_6.6, 5;
    %load/vec4 v0000027c20156c90_0;
    %store/vec4 v0000027c201559d0_0, 0, 4;
    %load/vec4 v0000027c201559d0_0;
    %pad/u 8;
    %store/vec4 v0000027c20155250_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c20156330_0, 0, 1;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0000027c201540a0_0;
    %load/vec4 v0000027c20154140_0;
    %cmp/e;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027c20155250_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c20156330_0, 0, 1;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000027c20156c90_0;
    %inv;
    %load/vec4 v0000027c201561f0_0;
    %pad/u 4;
    %add;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 8;
    %store/vec4 v0000027c20155250_0, 0, 8;
T_6.9 ;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c20155890_0, 0, 1;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0000027c20156650_0;
    %store/vec4 v0000027c20155250_0, 0, 8;
    %load/vec4 v0000027c20156830_0;
    %store/vec4 v0000027c20155890_0, 0, 1;
    %jmp T_6.5;
T_6.3 ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000027c201540a0_0;
    %load/vec4 v0000027c20154140_0;
    %and;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027c20155250_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c20155890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c20156330_0, 0, 1;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000027c2010e990;
T_7 ;
    %wait E_0000027c200e99e0;
    %load/vec4 v0000027c20155b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0000027c201551b0_0, 0, 7;
    %jmp T_7.11;
T_7.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0000027c201551b0_0, 0, 7;
    %jmp T_7.11;
T_7.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0000027c201551b0_0, 0, 7;
    %jmp T_7.11;
T_7.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0000027c201551b0_0, 0, 7;
    %jmp T_7.11;
T_7.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0000027c201551b0_0, 0, 7;
    %jmp T_7.11;
T_7.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0000027c201551b0_0, 0, 7;
    %jmp T_7.11;
T_7.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0000027c201551b0_0, 0, 7;
    %jmp T_7.11;
T_7.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0000027c201551b0_0, 0, 7;
    %jmp T_7.11;
T_7.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0000027c201551b0_0, 0, 7;
    %jmp T_7.11;
T_7.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000027c201551b0_0, 0, 7;
    %jmp T_7.11;
T_7.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0000027c201551b0_0, 0, 7;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000027c2010e800;
T_8 ;
    %wait E_0000027c200ea360;
    %load/vec4 v0000027c201556b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0000027c20155110_0, 0, 7;
    %jmp T_8.11;
T_8.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0000027c20155110_0, 0, 7;
    %jmp T_8.11;
T_8.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0000027c20155110_0, 0, 7;
    %jmp T_8.11;
T_8.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0000027c20155110_0, 0, 7;
    %jmp T_8.11;
T_8.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0000027c20155110_0, 0, 7;
    %jmp T_8.11;
T_8.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0000027c20155110_0, 0, 7;
    %jmp T_8.11;
T_8.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0000027c20155110_0, 0, 7;
    %jmp T_8.11;
T_8.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0000027c20155110_0, 0, 7;
    %jmp T_8.11;
T_8.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0000027c20155110_0, 0, 7;
    %jmp T_8.11;
T_8.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000027c20155110_0, 0, 7;
    %jmp T_8.11;
T_8.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0000027c20155110_0, 0, 7;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000027c20046a20;
T_9 ;
    %wait E_0000027c200e99a0;
    %load/vec4 v0000027c201554d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0000027c20155070_0, 0, 7;
    %jmp T_9.11;
T_9.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0000027c20155070_0, 0, 7;
    %jmp T_9.11;
T_9.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0000027c20155070_0, 0, 7;
    %jmp T_9.11;
T_9.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0000027c20155070_0, 0, 7;
    %jmp T_9.11;
T_9.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0000027c20155070_0, 0, 7;
    %jmp T_9.11;
T_9.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0000027c20155070_0, 0, 7;
    %jmp T_9.11;
T_9.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0000027c20155070_0, 0, 7;
    %jmp T_9.11;
T_9.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0000027c20155070_0, 0, 7;
    %jmp T_9.11;
T_9.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0000027c20155070_0, 0, 7;
    %jmp T_9.11;
T_9.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000027c20155070_0, 0, 7;
    %jmp T_9.11;
T_9.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0000027c20155070_0, 0, 7;
    %jmp T_9.11;
T_9.11 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000027c20075180;
T_10 ;
    %wait E_0000027c200ea220;
    %load/vec4 v0000027c2015e400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v0000027c2015dbe0_0, 0, 7;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000027c2015d820_0;
    %store/vec4 v0000027c2015dbe0_0, 0, 7;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000027c200ca4a0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c2015e4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c2015e9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c2015db40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c2015d960_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000027c200ca4a0;
T_12 ;
    %delay 5000, 0;
    %load/vec4 v0000027c2015e4a0_0;
    %inv;
    %store/vec4 v0000027c2015e4a0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0000027c200ca4a0;
T_13 ;
    %vpi_call 2 37 "$dumpfile", "top_con_banco_registro.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000027c200ca4a0 {0 0 0};
    %vpi_call 2 41 "$monitor", "Time=%0t | segC=%b segD=%b segU=%b | Negative=%b", $time, v0000027c2015ea40_0, v0000027c2015ddc0_0, v0000027c2015dc80_0, v0000027c2015e720_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c2015e9a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c2015e9a0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000027c2015daa0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000027c2015dd20_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000027c2015e2c0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027c2015de60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c2015db40_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c2015db40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c2015d960_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c2015d960_0, 0, 1;
    %delay 50000, 0;
    %vpi_call 2 71 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0000027c2015f0b0;
T_14 ;
    %vpi_call 9 19 "$readmemh", "/Users/andre/github-classroom/ECCI-arquitectura-procesadores/lab07-g2/memoria.txt", v0000027c20165b30 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0000027c2015f0b0;
T_15 ;
    %wait E_0000027c200e95a0;
    %load/vec4 v0000027c20165590_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %vpi_call 9 24 "$readmemh", "/Users/andre/github-classroom/ECCI-arquitectura-procesadores/lab06-banco-registro-g2/memoria.txt", v0000027c20165b30 {0 0 0};
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000027c20162210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0000027c20165270_0;
    %load/vec4 v0000027c201654f0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c20165b30, 0, 4;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000027c2015f560;
T_16 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027c201605c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c20160a20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027c20160ac0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027c201616a0_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027c20161100_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c20161380_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0000027c2015f560;
T_17 ;
    %wait E_0000027c200ea0a0;
    %load/vec4 v0000027c201605c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000027c201605c0_0, 0;
    %jmp T_17.6;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c20160ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c201619c0_0, 0;
    %load/vec4 v0000027c201611a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.7, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000027c201605c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c20161380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c20160a20_0, 0;
T_17.7 ;
    %jmp T_17.6;
T_17.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c20161380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c20160a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c20160ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c201619c0_0, 0;
    %load/vec4 v0000027c20161100_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_17.9, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_17.10, 8;
T_17.9 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_17.10, 8;
 ; End of false expr.
    %blend;
T_17.10;
    %pad/s 3;
    %assign/vec4 v0000027c201605c0_0, 0;
    %jmp T_17.6;
T_17.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c20161380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c20160a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c20160ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c201619c0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000027c201605c0_0, 0;
    %jmp T_17.6;
T_17.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c20161380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c20160a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c20160ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c201619c0_0, 0;
    %load/vec4 v0000027c20161d80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_17.11, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_17.12, 8;
T_17.11 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_17.12, 8;
 ; End of false expr.
    %blend;
T_17.12;
    %pad/s 3;
    %assign/vec4 v0000027c201605c0_0, 0;
    %jmp T_17.6;
T_17.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027c20161380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c20160a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c20160ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027c201619c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000027c201605c0_0, 0;
    %jmp T_17.6;
T_17.6 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0000027c2015f560;
T_18 ;
    %wait E_0000027c200e95a0;
    %load/vec4 v0000027c20160a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000027c20161880_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000027c201616a0_0, 0;
    %load/vec4 v0000027c20161ce0_0;
    %assign/vec4 v0000027c20161100_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000027c20160ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000027c201616a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000027c201616a0_0, 0;
    %load/vec4 v0000027c20161100_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000027c20161100_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000027c2015f560;
T_19 ;
    %wait E_0000027c200e95a0;
    %load/vec4 v0000027c20160a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027c20160ac0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000027c201619c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000027c20160ac0_0;
    %load/vec4 v0000027c201616a0_0;
    %add;
    %assign/vec4 v0000027c20160ac0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000027c2006bcf0;
T_20 ;
    %wait E_0000027c200ea1e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c20162e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c20163c50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027c201634d0_0, 0, 8;
    %load/vec4 v0000027c20163cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027c201634d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c20163c50_0, 0, 1;
    %jmp T_20.5;
T_20.0 ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000027c20162d50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027c20163d90_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 8;
    %store/vec4 v0000027c201634d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c20163c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c20162e90_0, 0, 1;
    %jmp T_20.5;
T_20.1 ;
    %load/vec4 v0000027c201623f0_0;
    %load/vec4 v0000027c20163a70_0;
    %cmp/u;
    %jmp/0xz  T_20.6, 5;
    %load/vec4 v0000027c20163d90_0;
    %store/vec4 v0000027c20163750_0, 0, 4;
    %load/vec4 v0000027c20163750_0;
    %pad/u 8;
    %store/vec4 v0000027c201634d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c20162e90_0, 0, 1;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0000027c20163a70_0;
    %load/vec4 v0000027c201623f0_0;
    %cmp/e;
    %jmp/0xz  T_20.8, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027c201634d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c20162e90_0, 0, 1;
    %jmp T_20.9;
T_20.8 ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000027c20163d90_0;
    %inv;
    %load/vec4 v0000027c20162d50_0;
    %pad/u 4;
    %add;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 8;
    %store/vec4 v0000027c201634d0_0, 0, 8;
T_20.9 ;
T_20.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c20163c50_0, 0, 1;
    %jmp T_20.5;
T_20.2 ;
    %load/vec4 v0000027c20163610_0;
    %store/vec4 v0000027c201634d0_0, 0, 8;
    %load/vec4 v0000027c20163570_0;
    %store/vec4 v0000027c20163c50_0, 0, 1;
    %jmp T_20.5;
T_20.3 ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000027c20163a70_0;
    %load/vec4 v0000027c201623f0_0;
    %and;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027c201634d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c20163c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c20162e90_0, 0, 1;
    %jmp T_20.5;
T_20.5 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000027c20168a50;
T_21 ;
    %wait E_0000027c200e9a60;
    %load/vec4 v0000027c201663f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0000027c201640f0_0, 0, 7;
    %jmp T_21.11;
T_21.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0000027c201640f0_0, 0, 7;
    %jmp T_21.11;
T_21.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0000027c201640f0_0, 0, 7;
    %jmp T_21.11;
T_21.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0000027c201640f0_0, 0, 7;
    %jmp T_21.11;
T_21.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0000027c201640f0_0, 0, 7;
    %jmp T_21.11;
T_21.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0000027c201640f0_0, 0, 7;
    %jmp T_21.11;
T_21.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0000027c201640f0_0, 0, 7;
    %jmp T_21.11;
T_21.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0000027c201640f0_0, 0, 7;
    %jmp T_21.11;
T_21.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0000027c201640f0_0, 0, 7;
    %jmp T_21.11;
T_21.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000027c201640f0_0, 0, 7;
    %jmp T_21.11;
T_21.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0000027c201640f0_0, 0, 7;
    %jmp T_21.11;
T_21.11 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0000027c2015f3d0;
T_22 ;
    %wait E_0000027c200ea460;
    %load/vec4 v0000027c20165130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0000027c201660d0_0, 0, 7;
    %jmp T_22.11;
T_22.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0000027c201660d0_0, 0, 7;
    %jmp T_22.11;
T_22.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0000027c201660d0_0, 0, 7;
    %jmp T_22.11;
T_22.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0000027c201660d0_0, 0, 7;
    %jmp T_22.11;
T_22.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0000027c201660d0_0, 0, 7;
    %jmp T_22.11;
T_22.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0000027c201660d0_0, 0, 7;
    %jmp T_22.11;
T_22.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0000027c201660d0_0, 0, 7;
    %jmp T_22.11;
T_22.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0000027c201660d0_0, 0, 7;
    %jmp T_22.11;
T_22.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0000027c201660d0_0, 0, 7;
    %jmp T_22.11;
T_22.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000027c201660d0_0, 0, 7;
    %jmp T_22.11;
T_22.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0000027c201660d0_0, 0, 7;
    %jmp T_22.11;
T_22.11 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0000027c2015f240;
T_23 ;
    %wait E_0000027c200e9d60;
    %load/vec4 v0000027c20166350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0000027c20166210_0, 0, 7;
    %jmp T_23.11;
T_23.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0000027c20166210_0, 0, 7;
    %jmp T_23.11;
T_23.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0000027c20166210_0, 0, 7;
    %jmp T_23.11;
T_23.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0000027c20166210_0, 0, 7;
    %jmp T_23.11;
T_23.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0000027c20166210_0, 0, 7;
    %jmp T_23.11;
T_23.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0000027c20166210_0, 0, 7;
    %jmp T_23.11;
T_23.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0000027c20166210_0, 0, 7;
    %jmp T_23.11;
T_23.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0000027c20166210_0, 0, 7;
    %jmp T_23.11;
T_23.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0000027c20166210_0, 0, 7;
    %jmp T_23.11;
T_23.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000027c20166210_0, 0, 7;
    %jmp T_23.11;
T_23.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0000027c20166210_0, 0, 7;
    %jmp T_23.11;
T_23.11 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0000027c200ca630;
T_24 ;
    %wait E_0000027c200e9e20;
    %load/vec4 v0000027c20164c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v0000027c20164cd0_0, 0, 7;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000027c20166030_0;
    %store/vec4 v0000027c20164cd0_0, 0, 7;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "top_con_banco_registro_tb.v";
    "./top_con_banco_registro.v";
    "./ALU.v";
    "./multiplicador.v";
    "./sumador_restador.v";
    "./sumador4b.v";
    "./sumador_1bit.v";
    "./BancoRegistro.v";
    "./decodificador_7seg.v";
    "./mux_7seg.v";
    "./top_module.v";
