"use strict";
Object.defineProperty(exports, "__esModule", { value: true });
var util_1 = require("../../util");
var o = require("../operand");
var t = require("../table");
var table_1 = require("../../table");
var table_2 = require("../table");
function lazy(part, mnemonic) {
    return require('./table/' + part).default[mnemonic];
}
exports.cr0_7 = [o.cr(0), o.cr(1), o.cr(2), o.cr(3), o.cr(4), o.cr(5), o.cr(6), o.cr(7)];
exports.dr0_7 = [o.dr(0), o.dr(1), o.dr(2), o.dr(3), o.dr(4), o.dr(5), o.dr(6), o.dr(7)];
exports.ext_mmx = [table_2.EXT.MMX];
exports.ext_sse = [table_2.EXT.SSE];
exports.ext_sse2 = [table_2.EXT.SSE2];
exports.ext_avx = [table_2.EXT.AVX];
exports.ext_avx2 = [table_2.EXT.AVX2];
exports.rvm = 'rvm';
exports.mr = 'mr';
exports.defaults = util_1.extend({}, t.defaults, { rex: false, ds: table_1.S.D });
function tpl_not(o, or, lock) {
    if (o === void 0) { o = 0xF6; }
    if (or === void 0) { or = 2; }
    if (lock === void 0) { lock = true; }
    return [{ o: o + 1, or: or, lock: lock },
        // F6 /2 NOT r/m8 M Valid Valid Reverse each bit of r/m8.
        // REX + F6 /2 NOT r/m8* M Valid N.E. Reverse each bit of r/m8.
        { o: o, ops: [table_2.rm8] },
        // F7 /2 NOT r/m16 M Valid Valid Reverse each bit of r/m16.
        { ops: [table_2.rm16] },
        // F7 /2 NOT r/m32 M Valid Valid Reverse each bit of r/m32.
        { ops: [table_2.rm32] },
        // REX.W + F7 /2 NOT r/m64 M Valid N.E. Reverse each bit of r/m64.
        { ops: [table_2.rm64] },
    ];
}
function tpl_bt(o_r, or_imm, o_imm) {
    if (o_r === void 0) { o_r = 0x0FA3; }
    if (or_imm === void 0) { or_imm = 4; }
    if (o_imm === void 0) { o_imm = 0x0FBA; }
    return [{ en: 'mr' },
        // 0F A3 /r BT r/m16, r16 MR Valid Valid Store selected bit in CF flag.
        { o: o_r, ops: [table_2.rm16, table_2.r16] },
        // 0F A3 /r BT r/m32, r32 MR Valid Valid Store selected bit in CF flag.
        { o: o_r, ops: [table_2.rm32, table_2.r32] },
        // REX.W + 0F A3 /r BT r/m64, r64 MR Valid N.E. Store selected bit in CF flag.
        { o: o_r, ops: [table_2.rm64, table_2.r64] },
        // 0F BA /4 ib BT r/m16, imm8 MI Valid Valid Store selected bit in CF flag.
        { o: o_imm, or: or_imm, ops: [table_2.rm16, table_1.imm8] },
        // 0F BA /4 ib BT r/m32, imm8 MI Valid Valid Store selected bit in CF flag.
        { o: o_imm, or: or_imm, ops: [table_2.rm32, table_1.imm8] },
        // REX.W + 0F BA /4 ib BT r/m64, imm8 MI Valid N.E. Store selected bit in CF flag.
        { o: o_imm, or: or_imm, ops: [table_2.rm64, table_1.imm8] },
    ];
}
function tpl_bsf(op) {
    if (op === void 0) { op = 0x0FBC; }
    return [{ o: op },
        // 0F BC /r BSF r16, r/m16 RM Valid Valid Bit scan forward on r/m16.
        { ops: [table_2.r16, table_2.rm16] },
        // 0F BC /r BSF r32, r/m32 RM Valid Valid Bit scan forward on r/m32.
        { ops: [table_2.r32, table_2.rm32] },
        // REX.W + 0F BC /r BSF r64, r/m64 RM Valid N.E. Bit scan forward on r/m64.
        { ops: [table_2.r64, table_2.rm64] },
    ];
}
function tpl_ja(op, op2) {
    if (op === void 0) { op = 0x77; }
    if (op2 === void 0) { op2 = 0x0F87; }
    return [{},
        // 77 cb JA rel8 D Valid Valid Jump short if above (CF=0 and ZF=0).
        { o: op, ops: [table_1.rel8] },
        // 0F 87 cd JA rel32 D Valid Valid Jump near if above (CF=0 and ZF=0).
        { o: op2, ops: [table_1.rel32] },
    ];
}
function tpl_cmovc(op) {
    if (op === void 0) { op = 0x0F42; }
    return [{ o: op },
        // 0F 42 /r CMOVC r16, r/m16 RM Valid Valid Move if carry (CF=1).
        { ops: [table_2.r16, table_2.rm16] },
        // 0F 42 /r CMOVC r32, r/m32 RM Valid Valid Move if carry (CF=1).
        { ops: [table_2.r32, table_2.rm32] },
        // REX.W + 0F 42 /r CMOVC r64, r/m64 RM Valid N.E. Move if carry (CF=1).
        { ops: [table_2.r64, table_2.rm64] },
    ];
}
function tpl_xadd(op, lock) {
    if (op === void 0) { op = 0; }
    if (lock === void 0) { lock = true; }
    return [{ o: op + 1, en: 'mr', lock: lock },
        // 0F C0 /r XADD r/m8, r8 MR Valid Valid Exchange r8 and r/m8; load sum into r/m8.
        // REX + 0F C0 /r XADD r/m8*, r8* MR Valid N.E. Exchange r8 and r/m8; load sum into r/m8.
        { o: op, ops: [table_2.rm8, table_2.r8] },
        // 0F C1 /r XADD r/m16, r16 MR Valid Valid Exchange r16 and r/m16; load sum into r/m16.
        { ops: [table_2.rm16, table_2.r16] },
        // 0F C1 /r XADD r/m32, r32 MR Valid Valid Exchange r32 and r/m32; load sum into r/m32.
        { ops: [table_2.rm32, table_2.r32] },
        // REX.W + 0F C1 /r XADD r/m64, r64 MR Valid N.E. Exchange r64 and r/m64; load sum into r/m64.
        { ops: [table_2.rm64, table_2.r64] },
    ];
}
function tpl_movs(op) {
    if (op === void 0) { op = 0xA4; }
    return [{ o: op + 1 },
        // A4 MOVS m8, m8 NP Valid Valid
        { o: op, s: table_1.S.B },
        // A5 MOVS m16, m16 NP Valid Valid
        { s: table_1.S.W },
        // A5 MOVS m32, m32 NP Valid Valid
        { s: table_1.S.D },
        // REX.W + A5 MOVS m64, m64 NP Valid N.E. Move qword from address (R|E)SI to (R|E)DI.
        { s: table_1.S.Q },
    ];
}
function tpl_lss(op) {
    if (op === void 0) { op = 0x0FB2; }
    return [{ o: op },
        // 0F B2 /r LSS r16,m16:16 RM Valid Valid Load SS:r16 with far pointer from memory.
        { ops: [table_2.rm16, table_2.m] },
        // 0F B2 /r LSS r32,m16:32 RM Valid Valid Load SS:r32 with far pointer from memory.
        { ops: [table_2.rm32, table_2.m] },
        // REX + 0F B2 /r LSS r64,m16:64 RM Valid N.E. Load SS:r64 with far pointer from memory.
        { ops: [table_2.rm64, table_2.m] },
    ];
}
function tpl_blsi(op, or) {
    if (op === void 0) { op = 0xF3; }
    if (or === void 0) { or = 3; }
    return [{ o: op, or: or, en: 'vm', ext: [table_2.EXT.BMI1] },
        { vex: 'NDD.LZ.0F38.W0', ops: [table_2.r32, table_2.rm32] },
        { vex: 'NDD.LZ.0F38.W1', ops: [table_2.r64, table_2.rm64], mod: table_2.M.X64 },
    ];
}
function tpl_bndcl(op) {
    if (op === void 0) { op = 0xF30F1A; }
    return [{ o: op, ext: [table_2.EXT.MPX] },
        { ops: [table_2.bnd, table_2.rm32], mod: table_2.M.X32, s: table_1.S.D },
        { ops: [table_2.bnd, table_2.rm64], mod: table_2.M.X64, s: table_1.S.Q },
    ];
}
// TODO:
// TODO: CALL - ptr16:16 vs m16:16
// TODO: test `mib` operands, that require SIB and have no SCALE and INDEX
// TODO: JMP - memory and pointer legacy references.
var _dec = tpl_not(0xFE, 1);
_dec.push({ o: 0x48, r: true, ops: [table_2.r16], mod: table_2.M.COMP | table_2.M.LEG });
_dec.push({ o: 0x48, r: true, ops: [table_2.r32], mod: table_2.M.COMP | table_2.M.LEG });
var _inc = tpl_not(0xFE, 0);
_inc.push({ o: 0x40, r: true, ops: [table_2.r16], mod: table_2.M.COMP | table_2.M.LEG });
_inc.push({ o: 0x40, r: true, ops: [table_2.r32], mod: table_2.M.COMP | table_2.M.LEG });
exports.table = util_1.extend({}, t.table, {
    // # A-letter
    aaa: [{ o: 0x37, mod: table_2.M.OLD }],
    aad: [{ mod: table_2.M.OLD },
        { o: 0xD50A },
        { o: 0xD5, ops: [table_1.imm8] },
    ],
    aam: [{ mod: table_2.M.OLD },
        { o: 0xD40A },
        { o: 0xD4, ops: [table_1.imm8] },
    ],
    aas: [{ o: 0x3F, mod: table_2.M.OLD }],
    addpd: [{ o: 0x660F58, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE2] }],
    vaddpd: [{ o: 0x58, en: 'rvm', ext: [table_2.EXT.AVX] },
        { vex: 'NDS.128.66.0F.WIG', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m]] },
        { vex: 'NDS.256.66.0F.WIG', ops: [table_2.ymm, table_2.ymm, [table_2.ymm, table_2.m]] },
    ],
    // 0F 58 /r ADDPS xmm1, xmm2/m128 V/V SSE
    addps: [{ o: 0x0F58, ops: table_2.xmm_xmmm, ext: exports.ext_sse }],
    get vaddps() { return lazy('avx', 'vaddps'); },
    kandw: [{},
        // VEX.L1.0F.W0 41 /r KANDW k1, k2, k3 V/V AVX512F
        { o: 0x41, vex: 'L1.0F.W0', ops: [], ext: [table_2.EXT.AVX512F] },
    ],
    addsd: [{ o: 0xF20F58, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE2] }],
    vaddsd: [{ o: 0x58, vex: 'NDS.LIG.F2.0F.WIG', en: 'rvm', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.AVX] }],
    addss: [{ o: 0xF30F58, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE2] }],
    vaddss: [{ o: 0x58, vex: 'NDS.LIG.F3.0F.WIG', en: 'rvm', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.AVX] }],
    addsubpd: [{ o: 0x660FD0, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE3] }],
    vaddsubpd: [{ o: 0xD0, en: 'rvm', ext: [table_2.EXT.AVX] },
        { vex: 'NDS.128.66.0F.WIG', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m]] },
        { vex: 'NDS.256.66.0F.WIG', ops: [table_2.ymm, table_2.ymm, [table_2.ymm, table_2.m]] },
    ],
    addsubps: [{ o: 0xF20FD0, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE3] }],
    vaddsubps: [{ o: 0xD0, en: 'rvm', ext: [table_2.EXT.AVX] },
        { vex: 'NDS.128.F2.0F.WIG', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m]] },
        { vex: 'NDS.256.F2.0F.WIG', ops: [table_2.ymm, table_2.ymm, [table_2.ymm, table_2.m]] },
    ],
    aesdec: [{ o: 0x0F38DE, pfx: [0x66], ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.AES] }],
    vaesdec: [{ o: 0xDE, vex: 'NDS.128.66.0F38.WIG', en: 'rvm', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.AES, table_2.EXT.AVX] }],
    aesdeclast: [{ o: 0x0F38DF, pfx: [0x66], ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.AES] }],
    vaesdeclast: [{ o: 0xDF, vex: 'NDS.128.66.0F38.WIG', en: 'rvm', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.AES, table_2.EXT.AVX] }],
    aesenc: [{ o: 0x0F38DC, pfx: [0x66], ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.AES] }],
    vaesenc: [{ o: 0xDC, vex: 'NDS.128.66.0F38.WIG', en: 'rvm', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.AES, table_2.EXT.AVX] }],
    aesenclast: [{ o: 0x0F38DD, pfx: [0x66], ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.AES] }],
    vaesenclast: [{ o: 0xDD, vex: 'NDS.128.66.0F38.WIG', en: 'rvm', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.AES, table_2.EXT.AVX] }],
    aesimc: [{ o: 0x0F38DB, pfx: [0x66], ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.AES] }],
    vaesimc: [{ o: 0xDB, vex: '128.66.0F38.WIG', ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.AES, table_2.EXT.AVX] }],
    aeskeygenassist: [{ o: 0x0F3ADF, pfx: [0x66], ops: [table_2.xmm, [table_2.xmm, table_2.m], table_1.imm8], ext: [table_2.EXT.AES] }],
    vaeskeygenassist: [{ o: 0xDF, vex: '128.66.0F3A.WIG', ops: [table_2.xmm, [table_2.xmm, table_2.m], table_1.imm8], ext: [table_2.EXT.AES, table_2.EXT.AVX] }],
    andn: [{ o: 0xF2, en: 'rvm', ext: [table_2.EXT.BMI1] },
        { vex: 'NDS.LZ.0F38.W0', ops: [table_2.r32, table_2.r32, table_2.rm32] },
        { vex: 'NDS.LZ.0F38.W1', ops: [table_2.r64, table_2.r64, table_2.rm64], mod: table_2.M.X64 },
    ],
    andpd: [{ o: 0x660F54, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE2] }],
    vandpd: [{ o: 0x54, en: 'rvm', ext: [table_2.EXT.AVX] },
        { vex: 'NDS.128.66.0F.WIG', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m]] },
        { vex: 'NDS.256.66.0F.WIG', ops: [table_2.ymm, table_2.ymm, [table_2.ymm, table_2.m]] },
    ],
    andps: [{ o: 0x0F54, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE] }],
    vandps: [{ o: 0x54, en: 'rvm', ext: [table_2.EXT.AVX] },
        { vex: 'NDS.128.0F.WIG', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m]] },
        { vex: 'NDS.256.0F.WIG', ops: [table_2.ymm, table_2.ymm, [table_2.ymm, table_2.m]] },
    ],
    andnpd: [{ o: 0x660F55, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE2] }],
    vandnpd: [{ o: 0x55, en: 'rvm', ext: [table_2.EXT.AVX] },
        { vex: 'NDS.128.66.0F.WIG', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m]] },
        { vex: 'NDS.256.66.0F.WIG', ops: [table_2.ymm, table_2.ymm, [table_2.ymm, table_2.m]] },
    ],
    andnps: [{ o: 0x0F55, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE] }],
    vandnps: [{ o: 0x55, en: 'rvm', ext: [table_2.EXT.AVX] },
        { vex: 'NDS.128.0F.WIG', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m]] },
        { vex: 'NDS.256.0F.WIG', ops: [table_2.ymm, table_2.ymm, [table_2.ymm, table_2.m]] },
    ],
    arpl: [{ o: 0x63, ops: [table_2.rm16, table_2.r16], mod: table_2.M.OLD }],
    // # B-letter
    blendpd: [{ o: 0x0F3A0F, pfx: [0x66], ops: [table_2.xmm, [table_2.xmm, table_2.m], table_1.imm8], ext: [table_2.EXT.SSE4_1] }],
    vblendpd: [{ o: 0x0D, en: 'rvm', ext: [table_2.EXT.AVX] },
        { vex: 'NDS.128.66.0F3A.WIG', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m], table_1.imm8] },
        { vex: 'NDS.256.66.0F3A.WIG', ops: [table_2.ymm, table_2.ymm, [table_2.ymm, table_2.m], table_1.imm8] },
    ],
    bextr: [{ o: 0xF7, en: 'rmv', ext: [table_2.EXT.BMI1] },
        { vex: 'NDS.LZ.0F38.W0', ops: [table_2.r32, table_2.rm32, table_2.r32] },
        { vex: 'NDS.LZ.0F38.W1', ops: [table_2.r64, table_2.rm64, table_2.r64], mod: table_2.M.X64 },
    ],
    blendps: [{ o: 0x0F3A0C, pfx: [0x66], ops: [table_2.xmm, [table_2.xmm, table_2.m], table_1.imm8], ext: [table_2.EXT.SSE4_1] }],
    vblendps: [{ o: 0x0C, en: 'rvm', ext: [table_2.EXT.AVX] },
        { vex: 'NDS.128.66.0F3A.WIG', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m], table_1.imm8] },
        { vex: 'NDS.256.66.0F3A.WIG', ops: [table_2.ymm, table_2.ymm, [table_2.ymm, table_2.m], table_1.imm8] },
    ],
    blendvpd: [{ o: 0x0F3815, pfx: [0x66], ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE4_1] }],
    vblendvpd: [{ o: 0x4B, en: 'rvmr', ext: [table_2.EXT.AVX] },
        { vex: 'NDS.128.66.0F3A.W0', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m], table_2.xmm] },
        { vex: 'NDS.256.66.0F3A.W0', ops: [table_2.ymm, table_2.ymm, [table_2.ymm, table_2.m], table_2.ymm] },
    ],
    blendvps: [{ o: 0x0F3814, pfx: [0x66], ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE4_1] }],
    vblendvps: [{ o: 0x4A, en: 'rvmr', ext: [table_2.EXT.AVX] },
        { vex: 'NDS.128.66.0F3A.W0', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m], table_2.xmm] },
        { vex: 'NDS.256.66.0F3A.W0', ops: [table_2.ymm, table_2.ymm, [table_2.ymm, table_2.m], table_2.ymm] },
    ],
    blsi: tpl_blsi(),
    blsmsk: tpl_blsi(0xF3, 2),
    blsr: tpl_blsi(0xF3, 1),
    bndcl: tpl_bndcl(),
    bndcu: tpl_bndcl(0xF20F1A),
    bndcn: tpl_bndcl(0xF20F1B),
    bndmk: tpl_bndcl(0xF30F1B),
    bndldx: [{ o: 0x0F1A, ops: [table_2.bnd, table_2.m], ext: [table_2.EXT.MPX] }],
    bndmov: [{ pfx: [0x66, 0x0F], ext: [table_2.EXT.MPX] },
        { o: 0x1A, ops: [table_2.bnd, [table_2.bnd, table_2.m]], dbit: true },
        { o: 0x1B, ops: [[table_2.bnd, table_2.m], table_2.bnd], en: 'mr', dbit: true },
    ],
    bndstx: [{ o: 0x0F1B, ops: [table_2.m, table_2.bnd], en: 'mr', ext: [table_2.EXT.MPX] }],
    bound: [{ o: 0x62, mod: table_2.M.OLD },
        { ops: [table_2.r16, table_2.m] },
        { ops: [table_2.r32, table_2.m] },
    ],
    bzhi: [{ o: 0xF5, en: 'rmv', ext: [table_2.EXT.BMI2] },
        { vex: 'NDS.LZ.0F38.W0', ops: [table_2.r32, table_2.rm32, table_2.r32] },
        { vex: 'NDS.LZ.0F38.W1', ops: [table_2.r64, table_2.rm64, table_2.r64], mod: table_2.M.X64 },
    ],
    // # C-letter
    clflush: [{ o: 0x0FAE, or: 7, ops: [table_2.m] }],
    clflushopt: [{ o: 0x660FAE, or: 7, ops: [table_2.m] }],
    clts: [{ o: 0x0F06 }],
    cmppd: [{ o: 0x660FC2, ops: [table_2.xmm, [table_2.xmm, table_2.m], table_1.imm8], ext: [table_2.EXT.SSE2] }],
    vcmppd: [{ o: 0xC2, en: 'rvm', ext: [table_2.EXT.AVX] },
        { vex: 'NDS.128.66.0F.WIG', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m], table_1.imm8] },
        { vex: 'NDS.256.66.0F.WIG', ops: [table_2.ymm, table_2.ymm, [table_2.ymm, table_2.m], table_1.imm8] },
    ],
    cmpps: [{ o: 0x0FC2, ops: [table_2.xmm, [table_2.xmm, table_2.m], table_1.imm8], ext: [table_2.EXT.SSE] }],
    vcmpps: [{ o: 0xC2, en: 'rvm', ext: [table_2.EXT.AVX] },
        { vex: 'NDS.128.0F.WIG C2', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m], table_1.imm8] },
        { vex: 'NDS.256.0F.WIG C2', ops: [table_2.ymm, table_2.ymm, [table_2.ymm, table_2.m], table_1.imm8] },
    ],
    cmpsd: [{ o: 0xF20FC2, ops: [table_2.xmm, [table_2.xmm, table_2.m], table_1.imm8], ext: [table_2.EXT.SSE2] }],
    vcmpsd: [{ o: 0xC2, en: 'rvm', ext: [table_2.EXT.AVX] },
        { vex: 'NDS.LIG.F2.0F.WIG', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m], table_1.imm8] },
    ],
    cmpss: [{ o: 0xF30FC2, ops: [table_2.xmm, [table_2.xmm, table_2.m], table_1.imm8], ext: [table_2.EXT.SSE] }],
    vcmpss: [{ o: 0xC2, en: 'rvm', ext: [table_2.EXT.AVX] },
        { vex: 'NDS.LIG.F3.0F.WIG', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m], table_1.imm8] },
    ],
    comisd: [{ o: 0x660F2F, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE2] }],
    vcomisd: [{ o: 0x2F, vex: 'LIG.66.0F.WIG', ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.AVX] }],
    comiss: [{ o: 0x0F2F, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE] }],
    vcomiss: [{ o: 0x2F, vex: 'LIG.0F.WIG', ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.AVX] }],
    cvtdq2pd: [{ o: 0xF30FE6, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE2] }],
    vcvtdq2pd: [{ o: 0xE6, ext: [table_2.EXT.AVX] },
        { vex: '128.F3.0F.WIG', ops: [table_2.xmm, [table_2.xmm, table_2.m]] },
        { vex: '256.F3.0F.WIG', ops: [table_2.ymm, [table_2.ymm, table_2.m]] },
    ],
    cvtdq2ps: [{ o: 0x0F5B, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE2] }],
    vcvtdq2ps: [{ o: 0x5B, ext: [table_2.EXT.AVX] },
        { vex: '128.0F.WIG', ops: [table_2.xmm, [table_2.xmm, table_2.m]] },
        { vex: '256.0F.WIG', ops: [table_2.ymm, [table_2.ymm, table_2.m]] },
    ],
    cvtpd2dq: [{ o: 0xF20FE6, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE2] }],
    vcvtpd2dq: [{ o: 0xE6, ext: [table_2.EXT.AVX] },
        { vex: '128.F2.0F.WIG', ops: [table_2.xmm, [table_2.xmm, table_2.m]] },
        { vex: '256.F2.0F.WIG', ops: [table_2.ymm, [table_2.ymm, table_2.m]] },
    ],
    cvtpd2pi: [{ o: 0x660F2D, ops: [table_2.xmm, [table_2.xmm, table_2.m]] }],
    cvtpd2ps: [{ o: 0x660F5A, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE2] }],
    vcvtpd2ps: [{ o: 0x5A, ext: [table_2.EXT.AVX] },
        { vex: '128.66.0F.WIG', ops: [table_2.xmm, [table_2.xmm, table_2.m]] },
        { vex: '256.66.0F.WIG', ops: [table_2.ymm, [table_2.ymm, table_2.m]] },
    ],
    cvtpi2pd: [{ o: 0x660F2A, ops: [table_2.xmm, [table_2.xmm, table_2.m]] }],
    cvtpi2ps: [{ o: 0x0F2A, ops: [table_2.xmm, [table_2.xmm, table_2.m]] }],
    cvtps2dq: [{ o: 0x660F5B, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE2] }],
    vcvtps2dq: [{ o: 0x5B, ext: [table_2.EXT.AVX] },
        { vex: '128.66.0F.WIG', ops: [table_2.xmm, [table_2.xmm, table_2.m]] },
        { vex: '256.66.0F.WIG', ops: [table_2.ymm, [table_2.ymm, table_2.m]] },
    ],
    cvtps2pd: [{ o: 0x0F5A, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE2] }],
    vcvtps2pd: [{ o: 0x5A, ext: [table_2.EXT.AVX] },
        { vex: '128.0F.WIG', ops: [table_2.xmm, [table_2.xmm, table_2.m]] },
        { vex: '256.0F.WIG', ops: [table_2.ymm, [table_2.ymm, table_2.m]] },
    ],
    cvtps2pi: [{ o: 0x0F2D, ops: [table_2.xmm, [table_2.xmm, table_2.m]] }],
    cvtsd2si: [{ o: 0xF20F2D, ops: [table_2.r32, [table_2.xmm, table_2.m]], s: table_1.S.D, ext: [table_2.EXT.SSE2] }],
    vcvtsd2si: [{ o: 0x2D, ext: [table_2.EXT.AVX] },
        { o: 0x0F2D, pfx: [0xF2], ops: [table_2.r64, [table_2.xmm, table_2.m]], s: table_1.S.Q, ext: [table_2.EXT.SSE2], mod: table_2.M.X64 },
        { vex: 'LIG.F2.0F.W0', ops: [table_2.r32, [table_2.xmm, table_2.m]], s: table_1.S.D },
        { vex: 'LIG.F2.0F.W1', ops: [table_2.r64, [table_2.xmm, table_2.m]], s: table_1.S.Q, mod: table_2.M.X64 },
    ],
    cvtsd2ss: [{ o: 0xF20F5A, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE2] }],
    vcvtsd2ss: [{ o: 0x5A, vex: 'NDS.LIG.F2.0F.WIG', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m]], en: 'rvm', ext: [table_2.EXT.AVX] }],
    cvtsi2sd: [{ o: 0x0F2A, pfx: [0xF2], ext: [table_2.EXT.SSE2] },
        { ops: [table_2.xmm, table_2.rm32], s: table_1.S.D },
        { ops: [table_2.xmm, table_2.rm64], s: table_1.S.Q },
    ],
    vcvtsi2sd: [{ o: 0x2A, ext: [table_2.EXT.AVX], en: 'rvm' },
        { vex: 'NDS.LIG.F2.0F.W0', ops: [table_2.xmm, table_2.xmm, table_2.rm32], s: table_1.S.D },
        { vex: 'NDS.LIG.F2.0F.W1', ops: [table_2.xmm, table_2.xmm, table_2.rm64], s: table_1.S.Q },
    ],
    cvtsi2ss: [{ o: 0x0F2A, pfx: [0xF3], ext: [table_2.EXT.SSE] },
        { ops: [table_2.xmm, table_2.rm32], s: table_1.S.D },
        { ops: [table_2.xmm, table_2.rm64], s: table_1.S.Q },
    ],
    vcvtsi2ss: [{ o: 0x2A, ext: [table_2.EXT.AVX], en: 'rvm' },
        { vex: 'NDS.LIG.F3.0F.W0', ops: [table_2.xmm, table_2.xmm, table_2.rm32], s: table_1.S.D },
        { vex: 'NDS.LIG.F3.0F.W1', ops: [table_2.xmm, table_2.xmm, table_2.rm64], s: table_1.S.Q },
    ],
    cvtss2sd: [{ o: 0xF30F5A, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE2] }],
    vcvtss2sd: [{ o: 0x5A, vex: 'NDS.LIG.F3.0F.WIG', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m]], en: 'rvm', ext: [table_2.EXT.AVX] }],
    cvtss2si: [{ o: 0x0F2D, pfx: [0xF3], ext: [table_2.EXT.SSE] },
        { ops: [table_2.r32, [table_2.xmm, table_2.m]], s: table_1.S.D },
        { ops: [table_2.r64, [table_2.xmm, table_2.m]], s: table_1.S.Q, mod: table_2.M.X64 },
    ],
    vcvtss2si: [{ o: 0x2D, ext: [table_2.EXT.AVX] },
        { vex: 'LIG.F3.0F.W0', ops: [table_2.r32, [table_2.xmm, table_2.m]], s: table_1.S.D },
        { vex: 'LIG.F3.0F.W1', ops: [table_2.r64, [table_2.xmm, table_2.m]], s: table_1.S.Q, mod: table_2.M.X64 },
    ],
    cvttpd2dq: [{ o: 0x660FE6, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE2] }],
    vcvttpd2dq: [{ o: 0xE6, ext: [table_2.EXT.AVX] },
        { vex: '128.66.0F.WIG', ops: [table_2.xmm, [table_2.xmm, table_2.m]] },
        { vex: '256.66.0F.WIG', ops: [table_2.ymm, [table_2.ymm, table_2.m]] },
    ],
    cvttpd2pi: [{ o: 0x660F2C, ops: [table_2.xmm, [table_2.xmm, table_2.m]] }],
    cvttps2dq: [{ o: 0xF30F5B, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE2] }],
    vcvttps2dq: [{ o: 0x5B, ext: [table_2.EXT.AVX] },
        { vex: '128.F3.0F.WIG', ops: [table_2.xmm, [table_2.xmm, table_2.m]] },
        { vex: '256.F3.0F.WIG', ops: [table_2.ymm, [table_2.ymm, table_2.m]] },
    ],
    cvttps2pi: [{ o: 0x0F2C, ops: [table_2.xmm, [table_2.xmm, table_2.m]] }],
    cvttsd2si: [{ o: 0x0F2C, pfx: [0xF2], ext: [table_2.EXT.SSE2] },
        { ops: [table_2.r32, [table_2.xmm, table_2.m]], s: table_1.S.D },
        { ops: [table_2.r64, [table_2.xmm, table_2.m]], s: table_1.S.Q, mod: table_2.M.X64 },
    ],
    vcvttsd2si: [{ o: 0x2C, ext: [table_2.EXT.AVX] },
        { vex: 'LIG.F2.0F.W0', ops: [table_2.r32, [table_2.xmm, table_2.m]], s: table_1.S.D },
        { vex: 'LIG.F2.0F.W1', ops: [table_2.r64, [table_2.xmm, table_2.m]], s: table_1.S.Q, mod: table_2.M.X64 },
    ],
    cvttss2si: [{ o: 0x0F2C, pfx: [0xF3], ext: [table_2.EXT.SSE] },
        { ops: [table_2.r32, [table_2.xmm, table_2.m]], s: table_1.S.D },
        { ops: [table_2.r64, [table_2.xmm, table_2.m]], s: table_1.S.Q, mod: table_2.M.X64 },
    ],
    vcvttss2si: [{ o: 0x2C, ext: [table_2.EXT.AVX] },
        { vex: 'LIG.F3.0F.W0', ops: [table_2.r32, [table_2.xmm, table_2.m]], s: table_1.S.D },
        { vex: 'LIG.F3.0F.W1', ops: [table_2.r64, [table_2.xmm, table_2.m]], s: table_1.S.Q, mod: table_2.M.X64 },
    ],
    // # D-letter
    daa: [{ o: 0x27, mod: table_2.M.OLD }],
    das: [{ o: 0x2F, mod: table_2.M.OLD }],
    divpd: [{ o: 0x660F5E, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE2] }],
    vdivpd: [{ o: 0x5E, en: 'rvm', ext: [table_2.EXT.AVX] },
        { vex: 'NDS.128.66.0F.WIG', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m]] },
        { vex: 'NDS.256.66.0F.WIG', ops: [table_2.ymm, table_2.ymm, [table_2.ymm, table_2.m]] },
    ],
    divps: [{ o: 0x0F5E, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE] }],
    vdivps: [{ o: 0x5E, en: 'rvm', ext: [table_2.EXT.AVX] },
        { vex: 'NDS.128.0F.WIG', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m]] },
        { vex: 'NDS.256.0F.WIG', ops: [table_2.ymm, table_2.ymm, [table_2.ymm, table_2.m]] },
    ],
    divsd: [{ o: 0xF20F5E, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE2] }],
    vdivsd: [{ o: 0x5E, en: 'rvm', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m]] },
        { vex: 'NDS.LIG.F2.0F.WIG', ext: [table_2.EXT.AVX] },
        { evex: 'NDS.LIG.F2.0F.W1', ext: [table_2.EXT.AVX512F] },
    ],
    divss: [{ o: 0xF30F5E, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE] }],
    vdivss: [{ o: 0x5E, en: 'rvm', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m]] },
        { vex: 'NDS.LIG.F3.0F.WIG', ext: [table_2.EXT.AVX] },
    ],
    dppd: [{ o: 0x0F3A41, pfx: [0x66], ops: [table_2.xmm, [table_2.xmm, table_2.m], table_1.imm8], ext: [table_2.EXT.SSE4_1] }],
    vdppd: [{ o: 0x41, vex: 'NDS.128.66.0F3A.WIG', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m], table_1.imm8], ext: [table_2.EXT.AVX] }],
    dpps: [{ o: 0x0F3A40, pfx: [0x66], ops: [table_2.xmm, [table_2.xmm, table_2.m], table_1.imm8], ext: [table_2.EXT.SSE4_1] }],
    vdpps: [{ o: 0x40, en: 'rvm', ext: [table_2.EXT.AVX] },
        { vex: 'NDS.128.66.0F3A.WIG', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m], table_1.imm8] },
        { vex: 'NDS.256.66.0F3A.WIG', ops: [table_2.ymm, table_2.ymm, [table_2.ymm, table_2.m], table_1.imm8] },
    ],
    // # E-letter
    emms: [{ o: 0x0F77 }],
    extractps: [{ o: 0x0F3A17, pfx: [0x66], en: 'mr', ops: [table_2.r32, table_2.xmm, table_1.imm8], s: table_1.S.D, ext: [table_2.EXT.SSE4_1] }],
    vextractps: [{ o: 0x17, en: 'mr', vex: '128.66.0F3A.WIG', ops: [table_2.rm32, table_2.xmm, table_1.imm8], s: table_1.S.Q, ext: [table_2.EXT.AVX] }],
    // # F-letter
    f2xm1: [{ o: 0xD9F0 }],
    fabs: [{ o: 0xD9E1 }],
    fadd: [{},
        { o: 0xD8, or: 0, ops: [table_2.m], s: table_1.S.D },
        { o: 0xDC, or: 0, ops: [table_2.m], s: table_1.S.Q },
        { o: 0xD8, ops: [o.st(0), table_2.st] },
        { o: 0xDC, ops: [table_2.st, o.st(0)] },
    ],
    faddp: [{},
        { o: 0xDE, ops: [table_2.st, o.st(0)] },
        { o: 0xDEC1 },
    ],
    fiadd: [{ or: 0 },
        { o: 0xDA, ops: [table_2.m], s: table_1.S.D },
        { o: 0xDE, ops: [table_2.m], s: table_1.S.W },
    ],
    fbld: [{ o: 0xDF, or: 4, ops: [table_2.m] }],
    fbstp: [{ o: 0xDF, or: 6, ops: [table_2.m] }],
    fchs: [{ o: 0xD9E0 }],
    fclex: [{ o: 0x9BDBE2 }],
    fnclex: [{ o: 0xDBE2 }],
    fcmovb: [{ o: 0xDA, or: 0, ops: [table_2.st] }],
    fcmove: [{ o: 0xDA, or: 1, ops: [table_2.st] }],
    fcmovbe: [{ o: 0xDA, or: 2, ops: [table_2.st] }],
    fcmovu: [{ o: 0xDA, or: 3, ops: [table_2.st] }],
    fcmovnb: [{ o: 0xDB, or: 0, ops: [table_2.st] }],
    fcmovne: [{ o: 0xDB, or: 1, ops: [table_2.st] }],
    fcmovnbe: [{ o: 0xDB, or: 2, ops: [table_2.st] }],
    fcmovnu: [{ o: 0xDB, or: 3, ops: [table_2.st] }],
    fcom: [{ or: 2 },
        { o: 0xD8, ops: [table_2.m], s: table_1.S.D },
        { o: 0xDC, ops: [table_2.m], s: table_1.S.Q },
        { o: 0xD8, ops: [table_2.st] },
        { o: 0xD8D1 },
    ],
    fcomp: [{ or: 3 },
        { o: 0xD8, ops: [table_2.m], s: table_1.S.D },
        { o: 0xDC, ops: [table_2.m], s: table_1.S.Q },
        { o: 0xD8, ops: [table_2.st] },
        { o: 0xD8D9 },
    ],
    fcompp: [{ o: 0xDED9 }],
    fcomi: [{ o: 0xDB, or: 6, ops: [table_2.st] }],
    fcomip: [{ o: 0xDF, or: 6, ops: [table_2.st] }],
    fucomi: [{ o: 0xDB, or: 5, ops: [table_2.st] }],
    fucomip: [{ o: 0xDF, or: 5, ops: [table_2.st] }],
    fcos: [{ o: 0xD9FF }],
    fdecstp: [{ o: 0xD9F6 }],
    fdiv: [{},
        { o: 0xD8, or: 6, ops: [table_2.m], s: table_1.S.D },
        { o: 0xDC, or: 6, ops: [table_2.m], s: table_1.S.Q },
        { o: 0xD8, i: 0xF0, ops: [o.st(0), table_2.st] },
        { o: 0xDC, i: 0xF8, ops: [table_2.st, o.st(0)] },
    ],
    fdivp: [{},
        { o: 0xDE, i: 0xF8, ops: [table_2.st, o.st(0)] },
        { o: 0xDEF9 },
    ],
    fidiv: [{ or: 6 },
        { o: 0xDA, ops: [table_2.m], s: table_1.S.D },
        { o: 0xDE, ops: [table_2.m], s: table_1.S.W },
    ],
    fdivr: [{},
        { o: 0xD8, or: 7, ops: [table_2.m], s: table_1.S.D },
        { o: 0xDC, or: 7, ops: [table_2.m], s: table_1.S.Q },
        { o: 0xD8, i: 0xF8, ops: [o.st(0), table_2.st] },
        { o: 0xDC, i: 0xF0, ops: [table_2.st, o.st(0)] },
    ],
    fdivrp: [{ o: 0xDE },
        { i: 0xF0, ops: [table_2.st, o.st(0)] },
        { i: 0xF1 },
    ],
    fidivr: [{ or: 7 },
        { o: 0xDA, ops: [table_2.m], s: table_1.S.D },
        { o: 0xDE, ops: [table_2.m], s: table_1.S.W },
    ],
    ffree: [{ o: 0xDD, i: 0xC0, ops: [table_2.st] }],
    ficom: [{ or: 2 },
        { o: 0xDE, ops: [table_2.m], s: table_1.S.W },
        { o: 0xDA, ops: [table_2.m], s: table_1.S.D },
    ],
    ficomp: [{ or: 3 },
        { o: 0xDE, ops: [table_2.m], s: table_1.S.W },
        { o: 0xDA, ops: [table_2.m], s: table_1.S.D },
    ],
    fild: [{},
        { o: 0xDF, or: 0, ops: [table_2.m], s: table_1.S.W },
        { o: 0xDB, or: 0, ops: [table_2.m], s: table_1.S.D },
        { o: 0xDF, or: 5, ops: [table_2.m], s: table_1.S.Q },
    ],
    fincstp: [{ o: 0xD9F7 }],
    finit: [{ o: 0x9BDBE3 }],
    fninit: [{ o: 0xDBE3 }],
    fist: [{ or: 2, ops: [table_2.m] },
        { o: 0xDF, s: table_1.S.W },
        { o: 0xDB, s: table_1.S.D },
    ],
    fistp: [{ ops: [table_2.m] },
        { o: 0xDF, or: 3, s: table_1.S.W },
        { o: 0xDB, or: 3, s: table_1.S.D },
        { o: 0xDF, or: 7, s: table_1.S.Q },
    ],
    fisttp: [{ or: 1, ops: [table_2.m] },
        { o: 0xDF, s: table_1.S.W },
        { o: 0xDB, s: table_1.S.D },
        { o: 0xDD, s: table_1.S.Q },
    ],
    fld: [{},
        { o: 0xD9, or: 0, ops: [table_2.m], s: table_1.S.D },
        { o: 0xDD, or: 0, ops: [table_2.m], s: table_1.S.Q },
        { o: 0xDB, or: 5, ops: [table_2.m], s: table_1.S.T },
        { o: 0xD9, i: 0xC0, ops: [table_2.st] },
    ],
    fld1: [{ o: 0xD9E8 }],
    fldl2t: [{ o: 0xD9E9 }],
    fldl2e: [{ o: 0xD9EA }],
    fldpi: [{ o: 0xD9EB }],
    fldlg2: [{ o: 0xD9EC }],
    fldln2: [{ o: 0xD9ED }],
    fldz: [{ o: 0xD9EE }],
    fldcw: [{ o: 0xD9, or: 5, ops: [table_2.m], s: table_1.S.W }],
    fldenv: [{ o: 0xD9, or: 4, ops: [table_2.m] }],
    fmul: [{},
        { o: 0xD8, or: 1, ops: [table_2.m], s: table_1.S.D },
        { o: 0xDC, or: 1, ops: [table_2.m], s: table_1.S.Q },
        { o: 0xD8, i: 0xC8, ops: [o.st(0), table_2.st] },
        { o: 0xDC, i: 0xC8, ops: [table_2.st, o.st(0)] },
    ],
    fmulp: [{},
        { o: 0xDE, i: 0xC8, ops: [table_2.st, o.st(0)] },
        { o: 0xDEC9 },
    ],
    fimul: [{ or: 1 },
        { o: 0xDA, ops: [table_2.m], s: table_1.S.D },
        { o: 0xDE, ops: [table_2.m], s: table_1.S.Q },
    ],
    fnop: [{ o: 0xD9D0 }],
    fpatan: [{ o: 0xD9F3 }],
    fprem: [{ o: 0xD9F8 }],
    fprem1: [{ o: 0xD9F5 }],
    fptan: [{ o: 0xD9F2 }],
    frndint: [{ o: 0xD9FC }],
    frstor: [{ o: 0xDD, or: 4, ops: [table_2.m] }],
    fsave: [{ o: 0x9BDD, or: 6, ops: [table_2.m] }],
    fnsave: [{ o: 0xDD, or: 6, ops: [table_2.m] }],
    fscale: [{ o: 0xD9FD }],
    fsin: [{ o: 0xD9FE }],
    fsincos: [{ o: 0xD9FB }],
    fsqrt: [{ o: 0xD9FA }],
    fst: [{},
        { o: 0xD9, or: 2, ops: [table_2.m], s: table_1.S.D },
        { o: 0xDD, or: 2, ops: [table_2.m], s: table_1.S.Q },
        { o: 0xDD, i: 0xD0, ops: [table_2.st] },
    ],
    fstp: [{},
        { o: 0xD9, or: 3, ops: [table_2.m], s: table_1.S.D },
        { o: 0xDD, or: 3, ops: [table_2.m], s: table_1.S.Q },
        { o: 0xDB, or: 7, ops: [table_2.m], s: table_1.S.T },
        { o: 0xDD, i: 0xD8, ops: [table_2.st] },
    ],
    fstcw: [{ o: 0x9BD9, or: 7, ops: [table_2.m], s: table_1.S.W }],
    fnstcw: [{ o: 0xD9, or: 7, ops: [table_2.m], s: table_1.S.W }],
    fstenv: [{ o: 0x9BD9, or: 6, ops: [table_2.m] }],
    fnstenv: [{ o: 0xD9, or: 6, ops: [table_2.m] }],
    fstsw: [{},
        { o: 0x9BDD, or: 7, ops: [table_2.m], s: table_1.S.W },
        { o: 0x9BDFE0, mr: false, ops: [o.ax] },
    ],
    fnstsw: [{},
        { o: 0xDD, or: 7, ops: [table_2.m], s: table_1.S.W },
        { o: 0xDFE0, mr: false, ops: [o.ax] },
    ],
    fsub: [{},
        { o: 0xD8, or: 4, ops: [table_2.m], s: table_1.S.D },
        { o: 0xDC, or: 4, ops: [table_2.m], s: table_1.S.Q },
        { o: 0xD8, i: 0xE0, ops: [o.st(0), table_2.st] },
        { o: 0xDC, i: 0xE8, ops: [table_2.st, o.st(0)] },
    ],
    fsubp: [{},
        { o: 0xDE, i: 0xE8, ops: [table_2.st, o.st(0)] },
        { o: 0xDEE9 },
    ],
    fisub: [{ or: 4 },
        { o: 0xDA, ops: [table_2.m], s: table_1.S.D },
        { o: 0xDE, ops: [table_2.m], s: table_1.S.W },
    ],
    fsubr: [{},
        { o: 0xD8, or: 5, ops: [table_2.m], s: table_1.S.D },
        { o: 0xDC, or: 5, ops: [table_2.m], s: table_1.S.Q },
        { o: 0xD8, i: 0xE8, ops: [o.st(0), table_2.st] },
        { o: 0xDC, i: 0xE0, ops: [table_2.st, o.st(0)] },
    ],
    fsubrp: [{},
        { o: 0xDE, i: 0xE0, ops: [table_2.st, o.st(0)] },
        { o: 0xDEE1 },
    ],
    fisubr: [{ or: 5 },
        { o: 0xDA, ops: [table_2.m], s: table_1.S.D },
        { o: 0xDE, ops: [table_2.m], s: table_1.S.W },
    ],
    ftst: [{ o: 0xD9E4 }],
    fucom: [{ o: 0xDD, i: 0xE0, ops: [table_2.st] }],
    fucomp: [{ o: 0xDD, i: 0xE8, ops: [table_2.st] }],
    fucompp: [{ o: 0xDAE9 }],
    fxam: [{ o: 0xD9E5 }],
    fxch: [{ o: 0xD9, i: 0xC8, ops: [table_2.st] }],
    fxrstor: [{ o: 0x0FAE, or: 1, ops: [table_2.m], s: 512 }],
    fxrstor64: [{ o: 0x0FAE, or: 1, ops: [table_2.m], s: 512, mod: table_2.M.X64 }],
    fxsave: [{ o: 0x0FAE, or: 0, ops: [table_2.m], s: 512 }],
    fxsave64: [{ o: 0x0FAE, or: 0, ops: [table_2.m], s: 512, mod: table_2.M.X64 }],
    fxtract: [{ o: 0xD9F4 }],
    fyl2x: [{ o: 0xD9F1 }],
    fyl2xp1: [{ o: 0xD9F9 }],
    // # H-letter
    haddpd: [{ o: 0x660F7C, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE3] }],
    vhaddpd: [{ o: 0x7C, en: 'rvm', ext: [table_2.EXT.AVX] },
        { vex: 'NDS.128.66.0F.WIG', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m]] },
        { vex: 'NDS.256.66.0F.WIG', ops: [table_2.ymm, table_2.ymm, [table_2.ymm, table_2.m]] },
    ],
    haddps: [{ o: 0xF20F7C, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE3] }],
    vhaddps: [{ o: 0x7C, en: 'rvm', ext: [table_2.EXT.AVX] },
        { vex: 'NDS.128.F2.0F.WIG', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m]] },
        { vex: 'NDS.256.F2.0F.WIG', ops: [table_2.ymm, table_2.ymm, [table_2.ymm, table_2.m]] },
    ],
    hlt: [{ o: 0xF4 }],
    hsubpd: [{ o: 0x660F7D, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE3] }],
    vhsubpd: [{ o: 0x7D, en: 'rvm', ext: [table_2.EXT.AVX] },
        { vex: 'NDS.128.66.0F.WIG', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m]] },
        { vex: 'NDS.256.66.0F.WIG', ops: [table_2.ymm, table_2.ymm, [table_2.ymm, table_2.m]] },
    ],
    hsubps: [{ o: 0xF20F7D, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE3] }],
    vhsubps: [{ o: 0x7D, en: 'rvm', ext: [table_2.EXT.AVX] },
        { vex: 'NDS.128.F2.0F.WIG', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m]] },
        { vex: 'NDS.256.F2.0F.WIG', ops: [table_2.ymm, table_2.ymm, [table_2.ymm, table_2.m]] },
    ],
    // # I-letter
    insertps: [{ o: 0x0F3A21, pfx: [0x66], ops: [table_2.xmm, [table_2.xmm, table_2.m], table_1.imm8], ext: [table_2.EXT.SSE4_1] }],
    vinsertps: [{ o: 0x21, vex: 'NDS.128.66.0F3A.WIG', en: 'rvm', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m], table_1.imm8], ext: [table_2.EXT.AVX] }],
    invd: [{ o: 0x0F08 }],
    invlpg: [{ o: 0x0F01, or: 7, ops: [table_2.m] }],
    invpcid: [{ o: 0x3882, pfx: [0x66, 0x0F], ext: [table_2.EXT.INVPCID] },
        { ops: [table_2.r32, table_2.m], mod: table_2.M.X32 },
        { ops: [table_2.r64, table_2.m], mod: table_2.M.X64 },
    ],
    // # J-letter
    // # L-letter
    lahf: [{ o: 0x9F, mod: table_2.M.COMP | table_2.M.LEG }],
    lar: [{ o: 0x0F02 },
        { ops: [table_2.r16, table_2.rm16] },
        { ops: [table_2.r, table_2.rm32] },
    ],
    lddqu: [{ o: 0xF20FF0, ops: [table_2.xmm, table_2.m], ext: [table_2.EXT.SSE3] }],
    vlddqu: [{ o: 0xF0, ext: [table_2.EXT.AVX] },
        { vex: '128.F2.0F.WIG', ops: [table_2.xmm, table_2.m] },
        { vex: '256.F2.0F.WIG', ops: [table_2.ymm, table_2.m] },
    ],
    ldmxcsr: [{ o: 0x0FAE, or: 2, ops: [table_2.m], s: table_1.S.D, ext: exports.ext_sse }],
    vldmxcsr: [{ o: 0xAE, or: 2, vex: 'VEX.LZ.0F.WIG', ops: [table_2.m], ext: exports.ext_avx }],
    lfence: [{ o: 0x0FAEE8 }],
    lgdt: [{ o: 0x0F01, or: 2 },
        { ops: [table_2.m] },
    ],
    lidt: [{ o: 0x0F01, or: 3 },
        { ops: [table_2.m] },
    ],
    lldt: [{ o: 0x0F00, or: 2, ops: [table_2.rm16] }],
    lmsw: [{ o: 0x0F01, or: 6, ops: [table_2.rm16] }],
    lock: [{ o: 0xF0 }],
    lsl: [{ o: 0x0F03 },
        { ops: [table_2.r16, table_2.rm16] },
        { ops: [table_2.r32, table_2.rm32] },
        { ops: [table_2.r64, table_2.rm32], s: table_1.S.Q },
    ],
    ltr: [{ o: 0x0F00, or: 3, ops: [table_2.rm16] }],
    lzcnt: [{ o: 0x0FBD, pfx: [0xF3], ext: [table_2.EXT.LZCNT] },
        { ops: [table_2.r16, table_2.rm16] },
        { ops: [table_2.r32, table_2.rm32] },
        { ops: [table_2.r64, table_2.rm64] },
    ],
    // # M-letter
    maskmovdqu: [{ o: 0x660FF7, ops: [table_2.xmm, table_2.xmm], ext: [table_2.EXT.SSE2] }],
    vmaskmovdqu: [{ o: 0xF7, vex: '128.66.0F.WIG', ops: [table_2.xmm, table_2.xmm], ext: [table_2.EXT.AVX] }],
    maskmovq: [{ o: 0x0FF7, ops: [table_2.mm, table_2.mm] }],
    maxpd: [{ o: 0x660F5F, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE2] }],
    vmaxpd: [{ o: 0x5F, en: 'rvm', ext: [table_2.EXT.AVX] },
        { vex: 'NDS.128.66.0F.WIG', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m]] },
        { vex: 'NDS.256.66.0F.WIG', ops: [table_2.ymm, table_2.ymm, [table_2.ymm, table_2.m]] },
    ],
    maxps: [{ o: 0x0F5F, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE] }],
    vmaxps: [{ o: 0x5F, en: 'rvm', ext: [table_2.EXT.AVX] },
        { vex: 'NDS.128.0F.WIG', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m]] },
        { vex: 'NDS.256.0F.WIG', ops: [table_2.ymm, table_2.ymm, [table_2.ymm, table_2.m]] },
    ],
    maxsd: [{ o: 0xF20F5F, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE2] }],
    vmaxsd: [{ o: 0x5F, vex: 'NDS.LIG.F2.0F.WIG', en: 'rvm', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.AVX] }],
    maxss: [{ o: 0xF30F5F, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE] }],
    vmaxss: [{ o: 0x5F, vex: 'NDS.LIG.F3.0F.WIG', en: 'rvm', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.AVX] }],
    mfence: [{ o: 0x0FAEF0 }],
    minpd: [{ o: 0x660F5D, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE2] }],
    vminpd: [{ o: 0x5D, ext: [table_2.EXT.AVX] },
        { vex: 'NDS.128.66.0F.WIG', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m]] },
        { vex: 'NDS.256.66.0F.WIG', ops: [table_2.ymm, table_2.ymm, [table_2.ymm, table_2.m]] },
    ],
    minps: [{ o: 0x0F5D, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE] }],
    vminps: [{ o: 0x5D, ext: [table_2.EXT.AVX] },
        { vex: 'NDS.128.0F.WIG', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m]] },
        { vex: 'NDS.256.0F.WIG', ops: [table_2.ymm, table_2.ymm, [table_2.ymm, table_2.m]] },
    ],
    minsd: [{ o: 0xF20F5D, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE2] }],
    vminsd: [{ o: 0x5D, vex: 'NDS.LIG.F2.0F.WIG', en: 'rvm', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.AVX] }],
    minss: [{ o: 0xF30F5D, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE] }],
    vminss: [{ o: 0x5D, vex: 'NDS.LIG.F3.0F.WIG', en: 'rvm', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.AVX] }],
    monitor: [{ o: 0x0F01C8 }],
    movapd: [{ pfx: [0x66, 0x0F], ext: [table_2.EXT.SSE2] },
        { o: 0x28, ops: [table_2.xmm, [table_2.xmm, table_2.m]], dbit: true },
        { o: 0x29, ops: [[table_2.xmm, table_2.m], table_2.xmm], dbit: true, en: 'mr' },
    ],
    vmovapd: [{ ext: [table_2.EXT.AVX] },
        { o: 0x28, vex: '128.66.0F.WIG', ops: [table_2.xmm, [table_2.xmm, table_2.m]], dbit: true },
        { o: 0x29, vex: '128.66.0F.WIG', ops: [[table_2.xmm, table_2.m], table_2.xmm], dbit: true, en: 'mr' },
        { o: 0x28, vex: '256.66.0F.WIG', ops: [table_2.ymm, [table_2.ymm, table_2.m]], dbit: true },
        { o: 0x29, vex: '256.66.0F.WIG', ops: [[table_2.ymm, table_2.m], table_2.ymm], dbit: true, en: 'mr' },
    ],
    movaps: [{ pfx: [0x0F], ext: [table_2.EXT.SSE] },
        { o: 0x28, ops: [table_2.xmm, [table_2.xmm, table_2.m]], dbit: true },
        { o: 0x29, ops: [[table_2.xmm, table_2.m], table_2.xmm], dbit: true, en: 'mr' },
    ],
    vmovaps: [{ ext: [table_2.EXT.AVX] },
        { o: 0x28, vex: '128.0F.WIG', ops: [table_2.xmm, [table_2.xmm, table_2.m]], dbit: true },
        { o: 0x29, vex: '128.0F.WIG', ops: [[table_2.xmm, table_2.m], table_2.xmm], dbit: true, en: 'mr' },
        { o: 0x28, vex: '256.0F.WIG', ops: [table_2.ymm, [table_2.ymm, table_2.m]], dbit: true },
        { o: 0x29, vex: '256.0F.WIG', ops: [[table_2.ymm, table_2.m], table_2.ymm], dbit: true, en: 'mr' },
    ],
    movd: [{},
        // 0F 6E /r MOVD mm, r/m32 RM V/V MMX Move doubleword from r/m32 to mm.
        { o: 0x0F6E, ops: [table_2.mm, table_2.rm32], s: table_1.S.D, ext: [table_2.EXT.MMX] },
        // 0F 7E /r MOVD r/m32, mm MR V/V MMX Move doubleword from mm to r/m32.
        { o: 0x0F7E, ops: [table_2.rm32, table_2.mm], s: table_1.S.D, ext: [table_2.EXT.MMX] },
        // 66 0F 6E /r MOVD xmm, r/m32 RM V/V SSE2 Move doubleword from r/m32 to xmm.
        { o: 0x0F6E, pfx: [0x66], ops: [table_2.xmm, table_2.rm32], s: table_1.S.D, ext: [table_2.EXT.SSE2] },
        // 66 0F 7E /r MOVD r/m32, xmm MR V/V SSE2 Move doubleword from xmm register to r/m32.
        { o: 0x0F7E, pfx: [0x66], ops: [table_2.rm32, table_2.xmm], s: table_1.S.D, ext: [table_2.EXT.SSE2] },
    ],
    vmovd: [{ ext: [table_2.EXT.AVX] },
        // VEX.128.66.0F.W0 6E / VMOVD xmm1, r32/m32 RM V/V AVX Move doubleword from r/m32 to xmm1.
        { o: 0x6E, vex: '128.66.0F.W0', ops: [table_2.xmm, table_2.rm32], s: table_1.S.D },
        // VEX.128.66.0F.W0 7E /r VMOVD r32/m32, xmm1 MR V/V AVX Move doubleword from xmm1 register to r/m32.
        { o: 0x7E, vex: '128.66.0F.W0', ops: [table_2.rm32, table_2.xmm], s: table_1.S.D },
    ],
    movq: [{ mod: table_2.M.X64 },
        // REX.W + 0F 6E /r MOVQ mm, r/m64 RM V/N.E. MMX Move quadword from r/m64 to mm.
        { o: 0x0F6E, ops: [table_2.mm, table_2.rm64], s: table_1.S.Q, ext: [table_2.EXT.MMX] },
        // REX.W + 0F 7E /r MOVQ r/m64, mm MR V/N.E. MMX Move quadword from mm to r/m64.
        { o: 0x0F7E, ops: [table_2.rm64, table_2.mm], s: table_1.S.Q, ext: [table_2.EXT.MMX] },
        // 66 REX.W 0F 6E /r MOVQ xmm, r/m64 RM V/N.E. SSE2 Move quadword from r/m64 to xmm.
        { o: 0x0F6E, pfx: [0x66], ops: [table_2.xmm, table_2.rm64], s: table_1.S.Q, ext: [table_2.EXT.SSE2] },
        // 66 REX.W 0F 7E /r MOVQ r/m64, xmm MR V/N.E. SSE2 Move quadword from xmm register to r/m64.
        { o: 0x0F7E, pfx: [0x66], ops: [table_2.rm64, table_2.xmm], s: table_1.S.Q, ext: [table_2.EXT.SSE2] },
        // MOVQâ€”Move Quadword
        // 0F 6F /r MOVQ mm, mm/m64 RM V/V MMX Move quadword from mm/m64 to mm.
        { o: 0x0F6F, ops: [table_2.mm, [table_2.mm, table_2.m64]], s: table_1.S.Q, ext: exports.ext_mmx },
        // 0F 7F /r MOVQ mm/m64, mm MR V/V MMX Move quadword from mm to mm/m64.
        { o: 0x0F7F, ops: [[table_2.mm, table_2.m64], table_2.mm], s: table_1.S.Q, en: 'mr', ext: exports.ext_mmx },
        // F3 0F 7E /r MOVQ xmm1, xmm2/m64 RM V/V SSE2 Move quadword from xmm2/mem64 to xmm1.
        { o: 0xF30F7E, ops: [table_2.xmm, [table_2.xmm, table_2.m64]], s: table_1.S.Q, ext: exports.ext_sse2 },
        // 66 0F D6 /r MOVQ xmm2/m64, xmm1 MR V/V SSE2 Move quadword from xmm1 to xmm2/mem64.
        { o: 0x660FD6, ops: [[table_2.xmm, table_2.m64], table_2.xmm], s: table_1.S.Q, en: 'mr', ext: exports.ext_sse2 },
    ],
    vmovq: [{ mod: table_2.M.X64, ext: [table_2.EXT.AVX] },
        // VEX.128.66.0F.W1 6E /r VMOVQ xmm1, r64/m64 RM V/N.E. AVX Move quadword from r/m64 to xmm1.
        { o: 0x6E, vex: '128.66.0F.W1', ops: [table_2.xmm, table_2.rm64], s: table_1.S.Q },
        // VEX.128.66.0F.W1 7E /r VMOVQ r64/m64, xmm1 MR V/N.E. AVX Move quadword from xmm1 register to r/m64.
        { o: 0x7E, vex: '128.66.0F.W1', ops: [table_2.rm64, table_2.xmm], s: table_1.S.Q, en: 'mr' },
        // VEX.128.F3.0F.WIG 7E /r VMOVQ xmm1, xmm2 RM V/V AVX Move quadword from xmm2 to xmm1.
        { o: 0x7E, vex: '128.F3.0F.WIG', ops: [table_2.xmm, table_2.xmm] },
        // VEX.128.F3.0F.WIG 7E /r VMOVQ xmm1, m64 RM V/V AVX Load quadword from m64 to xmm1.
        { o: 0x7E, vex: '128.F3.0F.WIG', ops: [table_2.xmm, table_2.m64], s: table_1.S.Q },
        // VEX.128.66.0F.WIG D6 /r VMOVQ xmm1/m64, xmm2 MR V/V AVX Move quadword from
        { o: 0xD6, vex: '128.66.0F.WIG', ops: [[table_2.xmm, table_2.m64], table_2.xmm], s: table_1.S.Q, en: 'mr' },
    ],
    movddup: [{ o: 0xF20F12, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE3] }],
    vmovddup: [{ o: 0x12, ext: [table_2.EXT.AVX] },
        { vex: '128.F2.0F.WIG', ops: [table_2.xmm, [table_2.xmm, table_2.m]] },
        { vex: '256.F2.0F.WIG', ops: [table_2.ymm, [table_2.ymm, table_2.m]] },
    ],
    movdqa: [{ pfx: [0x66, 0x0F], ext: [table_2.EXT.SSE2] },
        { o: 0x6F, ops: [table_2.xmm, [table_2.xmm, table_2.m]] },
        { o: 0x7F, ops: [[table_2.xmm, table_2.m], table_2.xmm], en: 'mr' },
    ],
    vmovdqa: [{ ext: [table_2.EXT.AVX] },
        { o: 0x6F, vex: '128.66.0F.WIG', ops: [table_2.xmm, [table_2.xmm, table_2.m]] },
        { o: 0x7F, vex: '128.66.0F.WIG', ops: [[table_2.xmm, table_2.m], table_2.xmm], en: 'mr' },
        { o: 0x6F, vex: '256.66.0F.WIG', ops: [table_2.ymm, [table_2.ymm, table_2.m]] },
        { o: 0x7F, vex: '256.66.0F.WIG', ops: [[table_2.ymm, table_2.m], table_2.ymm], en: 'mr' },
    ],
    movdqu: [{ pfx: [0xF3, 0x0F], ext: [table_2.EXT.SSE2] },
        { o: 0x6F, ops: [table_2.xmm, [table_2.xmm, table_2.m]] },
        { o: 0x7F, ops: [[table_2.xmm, table_2.m], table_2.xmm], en: 'mr' },
    ],
    vmovdqu: [{ ext: [table_2.EXT.AVX] },
        { o: 0x6F, vex: '128.F3.0F.WIG', ops: [table_2.xmm, [table_2.xmm, table_2.m]] },
        { o: 0x7F, vex: '128.F3.0F.WIG', ops: [[table_2.xmm, table_2.m], table_2.xmm], en: 'mr' },
        { o: 0x6F, vex: '256.F3.0F.WIG', ops: [table_2.ymm, [table_2.ymm, table_2.m]] },
        { o: 0x7F, vex: '256.F3.0F.WIG', ops: [[table_2.ymm, table_2.m], table_2.ymm], en: 'mr' },
    ],
    movdq2q: [{ o: 0xF20FD6, ops: [table_2.mm, table_2.xmm] }],
    movhlps: [{ o: 0x0F12, ops: [table_2.xmm, table_2.xmm], ext: [table_2.EXT.SSE] }],
    vmovhlps: [{ o: 0x12, vex: 'NDS.128.0F.WIG', en: 'rvm', ops: [table_2.xmm, table_2.xmm, table_2.xmm], ext: [table_2.EXT.AVX] }],
    movhpd: [{ pfx: [0x66, 0x0F], ext: [table_2.EXT.SSE2] },
        { o: 0x16, ops: [table_2.xmm, table_2.m64], dbit: true },
        { o: 0x17, ops: [table_2.m64, table_2.xmm], dbit: true, en: 'mr' },
    ],
    vmovhpd: [{ ext: [table_2.EXT.AVX] },
        { o: 0x16, vex: 'NDS.128.66.0F.WIG', ops: [table_2.xmm, table_2.xmm, table_2.m64], en: 'rvm' },
        { o: 0x17, vex: '128.66.0F.WIG', ops: [table_2.m64, table_2.xmm], en: 'mr' },
    ],
    movhps: [{ pfx: [0x0F], ext: [table_2.EXT.SSE] },
        { o: 0x16, ops: [table_2.xmm, table_2.m64], dbit: true },
        { o: 0x17, ops: [table_2.m64, table_2.xmm], dbit: true, en: 'mr' },
    ],
    vmovhps: [{ ext: [table_2.EXT.AVX] },
        { o: 0x16, vex: 'NDS.128.0F.WIG', ops: [table_2.xmm, table_2.xmm, table_2.m64], en: 'rvm' },
        { o: 0x17, vex: '128.0F.WIG', ops: [table_2.m64, table_2.xmm], en: 'mr' },
    ],
    movlhps: [{ o: 0x0F16, ops: [table_2.xmm, table_2.xmm], ext: [table_2.EXT.SSE] }],
    vmovlhps: [{ o: 0x16, vex: 'NDS.128.0F.WIG', en: 'rvm', ops: [table_2.xmm, table_2.xmm, table_2.xmm], ext: [table_2.EXT.AVX] }],
    movlpd: [{ pfx: [0x66, 0x0F], ext: [table_2.EXT.SSE2] },
        { o: 0x12, ops: [table_2.xmm, table_2.m64], dbit: true },
        { o: 0x13, ops: [table_2.m64, table_2.xmm], dbit: true, en: 'mr' },
    ],
    vmovlpd: [{ ext: [table_2.EXT.AVX] },
        { o: 0x12, vex: 'NDS.128.66.0F.WIG', ops: [table_2.xmm, table_2.xmm, table_2.m64], en: 'rvm' },
        { o: 0x13, vex: '128.66.0F.WIG', ops: [table_2.m64, table_2.xmm], en: 'mr' },
    ],
    movlps: [{ pfx: [0x0F], ext: [table_2.EXT.SSE] },
        { o: 0x12, ops: [table_2.xmm, table_2.m64], dbit: true },
        { o: 0x13, ops: [table_2.m64, table_2.xmm], dbit: true, en: 'mr' },
    ],
    vmovlps: [{ ext: [table_2.EXT.AVX] },
        { o: 0x12, vex: 'NDS.128.0F.WIG', ops: [table_2.xmm, table_2.xmm, table_2.m64], en: 'rvm' },
        { o: 0x13, vex: '128.0F.WIG', ops: [table_2.m64, table_2.xmm], en: 'mr' },
    ],
    movmskpd: [{ o: 0x660F50, ops: [table_2.r, table_2.xmm], ext: [table_2.EXT.SSE2] }],
    vmovmskpd: [{ o: 0x50, ext: [table_2.EXT.AVX] },
        { vex: '128.66.0F.WIG', ops: [table_2.r, table_2.xmm] },
        { vex: '256.66.0F.WIG', ops: [table_2.r, table_2.ymm] },
    ],
    movmskps: [{ o: 0x0F50, ops: [table_2.r, table_2.xmm], ext: [table_2.EXT.SSE] }],
    vmovmskps: [{ o: 0x50, ext: [table_2.EXT.AVX] },
        { vex: '128.0F.WIG', ops: [table_2.r, table_2.xmm] },
        { vex: '256.0F.WIG', ops: [table_2.r, table_2.ymm] },
    ],
    movntdqa: [{ o: 0x382A, pfx: [0x66, 0x0F], ops: [table_2.xmm, table_2.m], ext: [table_2.EXT.SSE4_1] }],
    vmovntdqa: [{ o: 0x2A },
        { vex: '128.66.0F38.WIG', ops: [table_2.xmm, table_2.m], ext: [table_2.EXT.AVX] },
        { vex: '256.66.0F38.WIG', ops: [table_2.ymm, table_2.m], ext: [table_2.EXT.AVX2] },
    ],
    movntdq: [{ o: 0xE7, pfx: [0x66, 0x0F], en: 'mr', ops: [table_2.m128, table_2.xmm], ext: [table_2.EXT.SSE2] }],
    vmovntdq: [{ o: 0xE7, ext: [table_2.EXT.AVX] },
        { vex: '128.66.0F.WIG', en: 'mr', ops: [table_2.m, table_2.xmm] },
        { vex: '256.66.0F.WIG', en: 'mr', ops: [table_2.m, table_2.ymm] },
    ],
    movnti: [{ o: 0x0FC3, en: 'mr' },
        { ops: [table_2.m32, table_2.r32] },
        { ops: [table_2.m64, table_2.r64] },
    ],
    movntpd: [{ o: 0x2B, pfx: [0x66, 0x0F], en: 'mr', ops: [table_2.m128, table_2.xmm], ext: [table_2.EXT.SSE2] }],
    vmovntpd: [{ o: 0x2B, ext: [table_2.EXT.AVX] },
        { vex: '128.66.0F.WIG', en: 'mr', ops: [table_2.m, table_2.xmm] },
        { vex: '256.66.0F.WIG', en: 'mr', ops: [table_2.m, table_2.ymm] },
    ],
    movntps: [{ o: 0x2B, pfx: [0x0F], en: 'mr', ops: [table_2.m, table_2.xmm], ext: [table_2.EXT.SSE] }],
    vmovntps: [{ o: 0x2B, en: 'mr', ext: [table_2.EXT.AVX] },
        { vex: '128.0F.WIG', ops: [table_2.m, table_2.xmm] },
        { vex: '256.0F.WIG', ops: [table_2.m, table_2.ymm] },
    ],
    movntq: [{ o: 0x0FE7, ops: [table_2.m64, table_2.mm], en: 'mr' }],
    movq2dq: [{ o: 0xF30FD6, ops: [table_2.xmm, table_2.mm] }],
    movsd: [{ pfx: [0xF2, 0x0F], ext: [table_2.EXT.SSE2] },
        { o: 0x10, ops: [table_2.xmm, [table_2.xmm, table_2.m64]], dbit: true },
        { o: 0x11, ops: [[table_2.xmm, table_2.m64], table_2.xmm], dbit: true, en: 'mr' },
    ],
    vmovsd: [{ ext: [table_2.EXT.AVX] },
        { o: 0x10, vex: 'NDS.LIG.F2.0F.WIG', ops: [table_2.xmm, table_2.xmm, table_2.xmm], en: 'rvm' },
        { o: 0x10, vex: 'LIG.F2.0F.WIG', ops: [table_2.xmm, table_2.m64], en: 'rm' },
        { o: 0x11, vex: 'NDS.LIG.F2.0F.WIG', ops: [table_2.xmm, table_2.xmm, table_2.xmm], en: 'mvr' },
        { o: 0x11, vex: 'LIG.F2.0F.WIG', ops: [table_2.m64, table_2.xmm], en: 'mr' },
    ],
    movshdup: [{ o: 0xF30F16, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE3] }],
    vmovshdup: [{ o: 0x16, ext: [table_2.EXT.AVX] },
        { vex: '128.F3.0F.WIG', ops: [table_2.xmm, [table_2.xmm, table_2.m]] },
        { vex: '256.F3.0F.WIG', ops: [table_2.ymm, [table_2.ymm, table_2.m]] },
    ],
    movsldup: [{ o: 0xF30F12, ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE3] }],
    vmovsldup: [{ o: 0x12, ext: [table_2.EXT.AVX] },
        { vex: '128.F3.0F.WIG', ops: [table_2.xmm, [table_2.xmm, table_2.m]] },
        { vex: '256.F3.0F.WIG', ops: [table_2.ymm, [table_2.ymm, table_2.m]] },
    ],
    movss: [{ ext: [table_2.EXT.SSE] },
        { o: 0xF30F10, ops: [table_2.xmm, [table_2.xmm, table_2.m]] },
        { o: 0xF30F11, ops: [[table_2.xmm, table_2.m], table_2.xmm], en: 'mr' },
    ],
    vmovss: [{ ext: [table_2.EXT.AVX] },
        { o: 0x10, vex: 'NDS.LIG.F3.0F.WIG', ops: [table_2.xmm, table_2.xmm, table_2.xmm], en: 'rvm' },
        { o: 0x10, vex: 'LIG.F3.0F.WIG', ops: [table_2.xmm, table_2.m] },
        { o: 0x11, vex: 'NDS.LIG.F3.0F.WIG', ops: [table_2.xmm, table_2.xmm, table_2.xmm], en: 'mvr' },
        { o: 0x11, vex: 'LIG.F3.0F.WIG', ops: [table_2.m, table_2.xmm], en: 'mr' },
    ],
    movupd: [{ ext: [table_2.EXT.SSE2] },
        { o: 0x660F10, ops: [table_2.xmm, [table_2.xmm, table_2.m]] },
        { o: 0x660F11, ops: [[table_2.xmm, table_2.m], table_2.xmm], en: 'mr' },
    ],
    vmovupd: [{ ext: [table_2.EXT.AVX] },
        { o: 0x10, vex: '128.66.0F.WIG', ops: [table_2.xmm, [table_2.xmm, table_2.m]] },
        { o: 0x10, vex: '256.66.0F.WIG', ops: [table_2.ymm, [table_2.ymm, table_2.m]] },
        { o: 0x11, vex: '128.66.0F.WIG', ops: [table_2.xmm, [table_2.xmm, table_2.m]], en: 'mr' },
        { o: 0x11, vex: '256.66.0F.WIG', ops: [table_2.ymm, [table_2.ymm, table_2.m]], en: 'mr' },
    ],
    movups: [{ ext: [table_2.EXT.SSE] },
        { o: 0x0F10, ops: [table_2.xmm, [table_2.xmm, table_2.m]] },
        { o: 0x0F11, ops: [[table_2.xmm, table_2.m], table_2.xmm], en: 'mr' },
    ],
    vmovups: [{ ext: [table_2.EXT.AVX] },
        { o: 0x10, vex: '128.0F.WIG', ops: [table_2.xmm, [table_2.xmm, table_2.m]] },
        { o: 0x10, vex: '256.0F.WIG', ops: [table_2.ymm, [table_2.ymm, table_2.m]] },
        { o: 0x11, vex: '128.0F.WIG', ops: [table_2.xmm, [table_2.xmm, table_2.m]], en: 'mr' },
        { o: 0x11, vex: '256.0F.WIG', ops: [table_2.ymm, [table_2.ymm, table_2.m]], en: 'mr' },
    ],
    mpsadbw: [{ o: 0x42, pfx: [0x66, 0x0F, 0x3A], ops: [table_2.xmm, [table_2.xmm, table_2.m], table_1.imm8], ext: [table_2.EXT.SSE4_1] }],
    vmpsadbw: [{ o: 0x42, en: 'rvm' },
        { ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m], table_1.imm8], ext: [table_2.EXT.AVX] },
        { ops: [table_2.ymm, table_2.ymm, [table_2.ymm, table_2.m], table_1.imm8], ext: [table_2.EXT.AVX2] },
    ],
    mulps: [{ o: 0x59, pfx: [0x0F], ops: [table_2.xmm, [table_2.xmm, table_2.m]], ext: [table_2.EXT.SSE] }],
    vmulps: [{ o: 0x59, ext: [table_2.EXT.AVX] },
        { vex: 'NDS.128.0F.WIG', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m]] },
        { vex: 'NDS.256.0F.WIG', ops: [table_2.ymm, table_2.ymm, [table_2.ymm, table_2.m]] },
    ],
    mulsd: [{ o: 0x59, pfx: [0xF2, 0x0F], ops: table_2.xmm_xmmm, ext: [table_2.EXT.SSE2] }],
    vmulsd: [{ o: 0x59, vex: 'NDS.LIG.F2.0F.WIG', ops: table_2.xmm_xmm_xmmm, en: 'rvm', ext: [table_2.EXT.AVX] }],
    mulss: [{ o: 0x59, pfx: [0xF3, 0x0F], ops: table_2.xmm_xmmm, ext: [table_2.EXT.SSE] }],
    vmulss: [{ o: 0x59, vex: 'NDS.LIG.F3.0F.WIG', ops: table_2.xmm_xmm_xmmm, en: 'rvm', ext: [table_2.EXT.AVX] }],
    mulx: [{ o: 0xF6, en: 'rvm', ext: [table_2.EXT.BMI2] },
        { vex: 'NDD.LZ.F2.0F38.W0', ops: [table_2.r32, table_2.r32, table_2.rm32] },
        { vex: 'NDD.LZ.F2.0F38.W1', ops: [table_2.r64, table_2.r64, table_2.rm64] },
    ],
    mwait: [{ o: 0x0F01C9 }],
    // # O-letter
    orpd: [{ o: 0x56, pfx: [0x66, 0x0F], ops: table_2.xmm_xmmm, ext: [table_2.EXT.SSE2] }],
    vorpd: [{ o: 0x56, ext: [table_2.EXT.AVX] },
        { vex: 'NDS.128.66.0F.WIG', ops: table_2.xmm_xmm_xmmm },
        { vex: 'NDS.256.66.0F.WIG', ops: table_2.ymm_ymm_ymmm },
    ],
    orps: [{ o: 0x56, pfx: [0x0F], ops: table_2.xmm_xmmm, ext: [table_2.EXT.SSE] }],
    vorps: [{ o: 0x56, en: 'rvm', ext: [table_2.EXT.AVX] },
        { vex: 'NDS.128.0F.WIG', ops: table_2.xmm_xmm_xmmm },
        { vex: 'NDS.256.0F.WIG', ops: table_2.ymm_ymm_ymmm },
    ],
    // # P-letter
    pabsb: [{ o: 0x1C, ext: [table_2.EXT.SSSE3] },
        { pfx: [0x0F, 0x38], ops: [table_2.mm, [table_2.mm, table_2.m]] },
        { pfx: [0x66, 0x0F, 0x38], ops: table_2.xmm_xmmm },
    ],
    vpabsb: [{ o: 0x1C },
        { vex: '128.66.0F38.WIG', ops: table_2.xmm_xmmm, ext: [table_2.EXT.AVX] },
        { vex: '256.66.0F38.WIG', ops: table_2.ymm_ymmm, ext: [table_2.EXT.AVX2] },
    ],
    pabsw: [{ o: 0x1D, ext: [table_2.EXT.SSSE3] },
        { pfx: [0x0F, 0x38], ops: [table_2.mm, [table_2.mm, table_2.m]] },
        { pfx: [0x66, 0x0F, 0x38], ops: table_2.xmm_xmmm },
    ],
    vpabsw: [{ o: 0x1D },
        { vex: '128.66.0F38.WIG', ops: table_2.xmm_xmmm, ext: exports.ext_avx },
        { vex: '256.66.0F38.WIG', ops: table_2.ymm_ymmm, ext: exports.ext_avx2 },
    ],
    pabsd: [{ o: 0x1E, ext: [table_2.EXT.SSSE3] },
        { pfx: [0x0F, 0x38], ops: [table_2.mm, [table_2.mm, table_2.m]] },
        { pfx: [0x66, 0x0F, 0x38], ops: table_2.xmm_xmmm },
    ],
    vpabsd: [{ o: 0x1E },
        { vex: '128.66.0F38.WIG', ops: table_2.xmm_xmmm, ext: exports.ext_avx },
        { vex: '256.66.0F38.WIG', ops: table_2.ymm_ymmm, ext: exports.ext_avx2 },
    ],
    packsswb: [{ o: 0x63 },
        { pfx: [0x0F], ops: [table_2.mm, [table_2.mm, table_2.m]], ext: exports.ext_mmx },
        { pfx: [0x66, 0x0F], ops: table_2.xmm_xmmm, ext: exports.ext_sse2 },
    ],
    vpacksswb: [{ o: 0x63 },
        { vex: 'NDS.128.66.0F.WIG', ops: table_2.xmm_xmm_xmmm, ext: exports.ext_avx },
        { vex: 'NDS.256.66.0F.WIG', ops: table_2.ymm_ymm_ymmm, ext: exports.ext_avx2 },
    ],
    packssdw: [{ o: 0x6B, en: exports.rvm },
        { pfx: [0x0F], ops: [table_2.mm, [table_2.mm, table_2.m]], ext: exports.ext_mmx },
        { pfx: [0x66, 0x0F], ops: table_2.xmm_xmmm, ext: exports.ext_sse2 },
    ],
    vpackssdw: [{ o: 0x6B, en: exports.rvm },
        { vex: 'NDS.128.66.0F.WIG', ops: table_2.xmm_xmm_xmmm, ext: exports.ext_avx },
        { vex: 'NDS.256.66.0F.WIG', ops: table_2.ymm_ymm_ymmm, ext: exports.ext_avx2 },
    ],
    packusdw: [{ o: 0x2B, pfx: [0x66, 0x0F, 0x38], ops: table_2.xmm_xmmm, ext: [table_2.EXT.SSE4_1] }],
    vpackusdw: [{ o: 0x2B, en: exports.rvm },
        { vex: 'NDS.128.66.0F38.WIG', ops: table_2.xmm_xmm_xmmm, ext: exports.ext_avx },
        { vex: 'NDS.256.66.0F38.WIG', ops: table_2.ymm_ymm_ymmm, ext: exports.ext_avx2 },
    ],
    pause: [{ o: 0xF390 }],
    // ## Data Transfer
    // MOV Move data between general-purpose registers
    mov: [{},
        // 88 /r MOV r/m8,r8 MR Valid Valid Move r8 to r/m8.
        // REX + 88 /r MOV r/m8***,r8*** MR Valid N.E. Move r8 to r/m8.
        { o: 0x88, ops: [table_2.rm8, table_2.r8], en: 'mr', dbit: true },
        // 8A /r MOV r8,r/m8 RM Valid Valid Move r/m8 to r8.
        // REX + 8A /r MOV r8***,r/m8*** RM Valid N.E. Move r/m8 to r8.
        { o: 0x8A, ops: [table_2.r8, table_2.rm8], dbit: true },
        // 89 /r MOV r/m16,r16 MR Valid Valid Move r16 to r/m16.
        { o: 0x89, ops: [table_2.rm16, table_2.r16], en: 'mr', dbit: true },
        // 8B /r MOV r16,r/m16 RM Valid Valid Move r/m16 to r16.
        { o: 0x8B, ops: [table_2.r16, table_2.rm16], dbit: true },
        // 89 /r MOV r/m32,r32 MR Valid Valid Move r32 to r/m32.
        { o: 0x89, ops: [table_2.rm32, table_2.r32], en: 'mr', dbit: true },
        // 8B /r MOV r32,r/m32 RM Valid Valid Move r/m32 to r32.
        { o: 0x8B, ops: [table_2.r32, table_2.rm32], dbit: true },
        // REX.W + 89 /r MOV r/m64,r64 MR Valid N.E. Move r64 to r/m64.
        { o: 0x89, ops: [table_2.rm64, table_2.r64], en: 'mr', dbit: true },
        // REX.W + 8B /r MOV r64,r/m64 RM Valid N.E. Move r/m64 to r64.
        { o: 0x8B, ops: [table_2.r64, table_2.rm64], dbit: true },
        // 8C /r MOV r/m16,Sreg** MR Valid Valid Move segment register to r/m16.
        { o: 0x8C, ops: [table_2.rm16, table_2.sreg], s: table_1.S.W },
        // 8E /r MOV Sreg,r/m16** RM Valid Valid Move r/m16 to segment register.
        { o: 0x8E, ops: [table_2.sreg, table_2.rm16], s: table_1.S.W },
        // REX.W + 8C /r MOV r/m64,Sreg** MR Valid Valid Move zero extended 16-bit segment register to r/m64.
        { o: 0x8C, ops: [table_2.rm64, table_2.sreg], s: table_1.S.W },
        // REX.W + 8E /r MOV Sreg,r/m64** RM Valid Valid Move lower 16 bits of r/m64 to segment register.
        { o: 0x8E, ops: [table_2.sreg, table_2.rm64], s: table_1.S.W },
        // B0+ rb ib MOV r8, imm8 OI Valid Valid Move imm8 to r8.
        // REX + B0+ rb ib MOV r8***, imm8 OI Valid N.E. Move imm8 to r8.
        { o: 0xB0, r: true, ops: [table_2.r8, table_1.imm8] },
        // B8+ rw iw MOV r16, imm16 OI Valid Valid Move imm16 to r16.
        { o: 0xB8, r: true, ops: [table_2.r16, table_1.imm16] },
        // B8+ rd id MOV r32, imm32 OI Valid Valid Move imm32 to r32.
        { o: 0xB8, r: true, ops: [table_2.r32, table_1.imm32] },
        // REX.W + B8+ rd io MOV r64, imm64 OI Valid N.E. Move imm64 to r64.
        { o: 0xB8, r: true, ops: [table_2.r64, table_1.imm64] },
        // C6 /0 ib MOV r/m8, imm8 MI Valid Valid Move imm8 to r/m8.
        // REX + C6 /0 ib MOV r/m8***, imm8 MI Valid N.E. Move imm8 to r/m8.
        { o: 0xC6, or: 0, ops: [table_2.rm8, table_1.imm8] },
        // C7 /0 iw MOV r/m16, imm16 MI Valid Valid Move imm16 to r/m16.
        { o: 0xC7, or: 0, ops: [table_2.rm16, table_1.imm16] },
        // C7 /0 id MOV r/m32, imm32 MI Valid Valid Move imm32 to r/m32.
        { o: 0xC7, or: 0, ops: [table_2.rm32, table_1.imm32] },
        // REX.W + C7 /0 io MOV r/m64, imm32 MI Valid N.E. Move imm32 sign extended to 64-bits to r/m64.
        { o: 0xC7, or: 0, ops: [table_2.rm64, table_1.imm32] },
        // MOVâ€”Move to/from Control Registers
        { o: 0x0F20, ops: [table_2.r32, exports.cr0_7], dbit: true, s: table_1.S.D, mod: table_2.M.COMP | table_2.M.LEG },
        { o: 0x0F20, ops: [table_2.r64, exports.cr0_7], dbit: true, s: table_1.S.Q, mod: table_2.M.X64 },
        { o: 0x0F20, or: 0, ops: [table_2.r64, o.cr(8)], s: table_1.S.Q, mod: table_2.M.X64 },
        { o: 0x0F22, ops: [exports.cr0_7, table_2.r32], dbit: true, s: table_1.S.D, mod: table_2.M.COMP | table_2.M.LEG },
        { o: 0x0F22, ops: [exports.cr0_7, table_2.r64], dbit: true, s: table_1.S.Q, mod: table_2.M.X64 },
        { o: 0x0F22, or: 0, ops: [o.cr(8), table_2.r64], s: table_1.S.Q, mod: table_2.M.X64 },
        // MOVâ€”Move to/from Debug Registers
        { o: 0x0F21, ops: [table_2.r32, exports.dr0_7], dbit: true, s: table_1.S.D, mod: table_2.M.COMP | table_2.M.LEG },
        { o: 0x0F23, ops: [exports.dr0_7, table_2.r32], dbit: true, s: table_1.S.D, mod: table_2.M.COMP | table_2.M.LEG },
        { o: 0x0F21, ops: [table_2.r64, exports.dr0_7], dbit: true, s: table_1.S.Q, mod: table_2.M.X64 },
        { o: 0x0F23, ops: [exports.dr0_7, table_2.r64], dbit: true, s: table_1.S.Q, mod: table_2.M.X64 },
    ],
    movabs: [{},
        // A0 MOV AL,moffs8* FD Valid Valid Move byte at (seg:offset) to AL.
        // REX.W + A0 MOV AL,moffs8* FD Valid N.E. Move byte at (offset) to AL.
        { o: 0xA0, ops: [o.al, table_1.imm8] },
        // A1 MOV AX,moffs16* FD Valid Valid Move word at (seg:offset) to AX.
        { o: 0xA1, ops: [o.ax, table_1.imm16] },
        // A1 MOV EAX,moffs32* FD Valid Valid Move doubleword at (seg:offset) to EAX.
        { o: 0xA1, ops: [o.eax, table_1.imm32] },
        // REX.W + A1 MOV RAX,moffs64* FD Valid N.E. Move quadword at (offset) to RAX.
        { o: 0xA1, ops: [o.rax, table_1.imm64] },
        // A2 MOV moffs8,AL TD Valid Valid Move AL to (seg:offset).
        // REX.W + A2 MOV moffs8***,AL TD Valid N.E. Move AL to (offset).
        { o: 0xA2, ops: [table_1.imm8, o.al] },
        // A3 MOV moffs16*,AX TD Valid Valid Move AX to (seg:offset).
        { o: 0xA3, ops: [table_1.imm16, o.ax] },
        // A3 MOV moffs32*,EAX TD Valid Valid Move EAX to (seg:offset).
        { o: 0xA3, ops: [table_1.imm32, o.eax] },
        // REX.W + A3 MOV moffs64*,RAX TD Valid N.E. Move RAX to (offset).
        { o: 0xA3, ops: [table_1.imm64, o.rax] },
    ],
    // CMOVE/CMOVZ Conditional move if equal/Conditional move if zero
    cmove: tpl_cmovc(0x0F44),
    cmovz: ['cmove'],
    // CMOVNE/CMOVNZ Conditional move if not equal/Conditional move if not zero
    cmovne: tpl_cmovc(0x0F45),
    cmovnz: ['cmovne'],
    // CMOVA/CMOVNBE Conditional move if above/Conditional move if not below or equal
    cmova: tpl_cmovc(0x0F47),
    cmovnbe: ['cmova'],
    // CMOVAE/CMOVNB Conditional move if above or equal/Conditional move if not below
    cmovae: tpl_cmovc(0x0F43),
    cmovnb: ['cmovae'],
    // CMOVB/CMOVNAE Conditional move if below/Conditional move if not above or equal
    cmovb: tpl_cmovc(0x0F42),
    cmovnae: ['cmovb'],
    // CMOVBE/CMOVNA Conditional move if below or equal/Conditional move if not above
    cmovbe: tpl_cmovc(0x0F46),
    cmovna: ['cmovbe'],
    // CMOVG/CMOVNLE Conditional move if greater/Conditional move if not less or equal
    cmovg: tpl_cmovc(0x0F4F),
    cmovnle: ['cmovg'],
    // CMOVGE/CMOVNL Conditional move if greater or equal/Conditional move if not less
    cmovge: tpl_cmovc(0x0F4D),
    cmovnl: ['cmovge'],
    // CMOVL/CMOVNGE Conditional move if less/Conditional move if not greater or equal
    cmovl: tpl_cmovc(0x0F4C),
    cmovnge: ['cmovl'],
    // CMOVLE/CMOVNG Conditional move if less or equal/Conditional move if not greater
    cmovle: tpl_cmovc(0x0F4E),
    cmovng: ['cmovle'],
    // CMOVC Conditional move if carry
    cmovc: tpl_cmovc(),
    // CMOVNC Conditional move if not carry
    cmovnc: tpl_cmovc(0x0F43),
    // CMOVO Conditional move if overflow
    cmovo: tpl_cmovc(0x0F40),
    // CMOVNO Conditional move if not overflow
    cmovno: tpl_cmovc(0x0F41),
    // CMOVS Conditional move if sign (negative)
    cmovs: tpl_cmovc(0x0F48),
    // CMOVNS Conditional move if not sign (non-negative)
    cmovns: tpl_cmovc(0x0F4B),
    // CMOVP/CMOVPE Conditional move if parity/Conditional move if parity even
    cmovp: tpl_cmovc(0x0F4A),
    cmovpe: ['cmovp'],
    // CMOVNP/CMOVPO Conditional move if not parity/Conditional move if parity odd
    cmovnp: tpl_cmovc(0x0F4B),
    cmovpo: ['cmovnp'],
    // XCHG Exchange
    xchg: [{},
        // 90+rw XCHG AX, r16 O Valid Valid Exchange r16 with AX.
        { o: 0x90, r: true, ops: [o.ax, table_2.r16] },
        // 90+rw XCHG r16, AX O Valid Valid Exchange AX with r16.
        { o: 0x90, r: true, ops: [table_2.r16, o.ax] },
        // 90+rd XCHG EAX, r32 O Valid Valid Exchange r32 with EAX.
        { o: 0x90, r: true, ops: [o.eax, table_2.r32] },
        // REX.W + 90+rd XCHG RAX, r64 O Valid N.E. Exchange r64 with RAX.
        { o: 0x90, r: true, ops: [o.rax, table_2.r64] },
        // 90+rd XCHG r32, EAX O Valid Valid Exchange EAX with r32.
        { o: 0x90, r: true, ops: [table_2.r32, o.eax] },
        // REX.W + 90+rd XCHG r64, RAX O Valid N.E. Exchange RAX with r64.
        { o: 0x90, r: true, ops: [table_2.r64, o.rax] },
        // 86 /r XCHG r/m8, r8 MR Valid Valid Exchange r8 (byte register) with byte from r/m8.
        // REX + 86 /r XCHG r/m8*, r8* MR Valid N.E. Exchange r8 (byte register) with byte from r/m8.
        // 86 /r XCHG r8, r/m8 RM Valid Valid Exchange byte from r/m8 with r8 (byte register).
        // REX + 86 /r XCHG r8*, r/m8* RM Valid N.E. Exchange byte from r/m8 with r8 (byte register).
        { o: 0x86, ops: [table_2.rm8, table_2.rm8] },
        // 87 /r XCHG r/m16, r16 MR Valid Valid Exchange r16 with word from r/m16.
        // 87 /r XCHG r16, r/m16 RM Valid Valid Exchange word from r/m16 with r16.
        { o: 0x87, ops: [table_2.rm16, table_2.rm16] },
        // 87 /r XCHG r/m32, r32 MR Valid Valid Exchange r32 with doubleword from r/m32.
        // 87 /r XCHG r32, r/m32 RM Valid Valid Exchange doubleword from r/m32 with r32.
        { o: 0x87, ops: [table_2.rm32, table_2.rm32] },
        // REX.W + 87 /r XCHG r/m64, r64 MR Valid N.E. Exchange r64 with quadword from r/m64.
        // REX.W + 87 /r XCHG r64, r/m64 RM Valid N.E. Exchange quadword from r/m64 with r64.
        { o: 0x87, ops: [table_2.rm64, table_2.rm64] },
    ],
    // BSWAP Byte swap
    bswap: [{ o: 0x0FC8, r: true },
        // 0F C8+rd BSWAP r32 O Valid* Valid Reverses the byte order of a 32-bit register.
        { ops: [table_2.r32] },
        // REX.W + 0F C8+rd BSWAP r64 O Valid N.E. Reverses the byte order of a 64-bit register.
        { ops: [table_2.r64] },
    ],
    // XADD Exchange and add
    xadd: tpl_xadd(0x0FC0),
    // CMPXCHG Compare and exchange
    cmpxchg: tpl_xadd(0x0FB0),
    // CMPXCHG8B Compare and exchange 8 bytes
    cmpxchg8b: [{ o: 0x0FC7, or: 1, ops: [table_2.m], s: table_1.S.Q }],
    cmpxchg16b: [{ o: 0x0FC7, or: 1, ops: [table_2.m], s: table_1.S.O }],
    // PUSH Push onto stack
    push: [{ ds: table_1.S.Q },
        // FF /6 PUSH r/m16 M Valid Valid Push r/m16.
        { o: 0xFF, or: 6, ops: [table_2.rm16] },
        // FF /6 PUSH r/m64 M Valid N.E. Push r/m64.
        { o: 0xFF, or: 6, ops: [table_2.rm64] },
        // 50+rw PUSH r16 O Valid Valid Push r16.
        { o: 0x50, r: true, ops: [table_2.r16] },
        // 50+rd PUSH r64 O Valid N.E. Push r64.
        { o: 0x50, r: true, ops: [table_2.r64] },
        // 6A ib PUSH imm8 I Valid Valid Push imm8.
        { o: 0x6A, ops: [table_1.imm8] },
        // 68 iw PUSH imm16 I Valid Valid Push imm16.
        { o: 0x68, ops: [table_1.imm16] },
        // 68 id PUSH imm32 I Valid Valid Push imm32.
        { o: 0x68, ops: [table_1.imm32] },
        // 0F A0 PUSH FS NP Valid Valid Push FS.
        { o: 0x0FA0, ops: [o.fs] },
        // 0F A8 PUSH GS NP Valid Valid Push GS.
        { o: 0x0FA8, ops: [o.gs] },
    ],
    // POP Pop off of stack
    pop: [{ ds: table_1.S.Q },
        // 8F /0 POP r/m16 M Valid Valid
        { o: 0x8F, or: 0, ops: [table_2.rm16] },
        // 8F /0 POP r/m64 M Valid N.E.
        { o: 0x8F, or: 0, ops: [table_2.rm64] },
        // 58+ rw POP r16 O Valid Valid
        { o: 0x58, r: true, ops: [table_2.r16] },
        // 58+ rd POP r64 O Valid N.E.
        { o: 0x58, r: true, ops: [table_2.r64] },
        // 0F A1 POP FS NP Valid Valid 16-bits
        { o: 0x0FA1, ops: [o.fs], s: table_1.S.W },
        // 0F A1 POP FS NP Valid N.E. 64-bits
        { o: 0x0FA1, ops: [o.fs], s: table_1.S.Q },
        // 0F A9 POP GS NP Valid Valid 16-bits
        { o: 0x0FA9, ops: [o.gs], s: table_1.S.W },
        // 0F A9 POP GS NP Valid N.E. 64-bits
        { o: 0x0FA9, ops: [o.gs], s: table_1.S.W },
    ],
    // CWD/CDQ/CQO Convert word to doubleword/Convert doubleword to quadword
    // 99 CWD NP Valid Valid DX:AX â† sign-extend of AX.
    cwd: [{ o: 0x99, s: table_1.S.W }],
    // 99 CDQ NP Valid Valid EDX:EAX â† sign-extend of EAX.
    cdq: [{ o: 0x99, s: table_1.S.D }],
    // REX.W + 99 CQO NP Valid N.E. RDX:RAXâ† sign-extend of RAX.
    cqo: [{ o: 0x99, s: table_1.S.Q }],
    // CBW/CWDE/CDQE Convert byte to word/Convert word to doubleword in EAX register
    // 98 CBW NP Valid Valid AX â† sign-extend of AL.
    cbw: [{ o: 0x98, s: table_1.S.W }],
    // 98 CWDE NP Valid Valid EAX â† sign-extend of AX.
    cwde: [{ o: 0x98, s: table_1.S.D }],
    // REX.W + 98 CDQE NP Valid N.E. RAX â† sign-extend of EAX.
    cdqe: [{ o: 0x98, s: table_1.S.Q }],
    // MOVSX Move and sign extend
    movsx: [{},
        // 0F BE /r MOVSX r16, r/m8 RM Valid Valid Move byte to word with sign-extension.
        { o: 0x0FBE, ops: [table_2.r16, table_2.rm8], s: table_1.S.W },
        // 0F BE /r MOVSX r32, r/m8 RM Valid Valid Move byte to doubleword with signextension.
        { o: 0x0FBE, ops: [table_2.r32, table_2.rm8], s: table_1.S.D },
        // REX + 0F BE /r MOVSX r64, r/m8* RM Valid N.E. Move byte to quadword with sign-extension.
        { o: 0x0FBE, ops: [table_2.r64, table_2.rm8], s: table_1.S.Q },
        // 0F BF /r MOVSX r32, r/m16 RM Valid Valid Move word to doubleword, with signextension.
        { o: 0x0FBF, ops: [table_2.r32, table_2.rm16], s: table_1.S.D },
        // REX.W + 0F BF /r MOVSX r64, r/m16 RM Valid N.E. Move word to quadword with sign-extension.
        { o: 0x0FBF, ops: [table_2.r64, table_2.rm16], s: table_1.S.Q },
    ],
    // REX.W** + 63 /r MOVSXD r64, r/m32 RM Valid N.E. Move doubleword to quadword with signextension.
    movsxd: [{ o: 0x63, ops: [table_2.r64, table_2.rm32], s: table_1.S.Q }],
    // MOVZX Move and zero extend
    movzx: [{},
        // 0F B6 /r MOVZX r16, r/m8 RM Valid Valid Move byte to word with zero-extension.
        { o: 0x0FB6, ops: [table_2.r16, table_2.rm8], s: table_1.S.W },
        // 0F B6 /r MOVZX r32, r/m8 RM Valid Valid Move byte to doubleword, zero-extension.
        { o: 0x0FB6, ops: [table_2.r32, table_2.rm8], s: table_1.S.D },
        // REX.W + 0F B6 /r MOVZX r64, r/m8* RM Valid N.E. Move byte to quadword, zero-extension.
        { o: 0x0FB6, ops: [table_2.r64, table_2.rm8], s: table_1.S.Q },
        // 0F B7 /r MOVZX r32, r/m16 RM Valid Valid Move word to doubleword, zero-extension.
        { o: 0x0FB7, ops: [table_2.r32, table_2.rm16], s: table_1.S.D },
        // REX.W + 0F B7 /r MOVZX r64, r/m16 RM Valid N.E. Move word to quadword, zero-extension.
        { o: 0x0FB7, ops: [table_2.r64, table_2.rm16], s: table_1.S.Q },
    ],
    // ## Binary Arithmetic
    // ADCX Unsigned integer add with carry
    adcx: [{ o: 0x0F38F6, pfx: [0x66], ext: [table_2.EXT.ADX] },
        { ops: [table_2.r32, table_2.rm32] },
        { ops: [table_2.r64, table_2.rm64], mod: table_2.M.X64 },
    ],
    // ADOX Unsigned integer add with overflow
    adox: [{ o: 0x0F38F6, pfx: [0xF3], ext: [table_2.EXT.ADX] },
        { ops: [table_2.r32, table_2.rm32] },
        { ops: [table_2.r64, table_2.rm64], mod: table_2.M.X64 },
    ],
    // ADD Integer add
    get add() { return lazy('common', 'add'); },
    // ADC Add with carry
    get adc() { return lazy('common', 'adc'); },
    // SUB Subtract
    get sub() { return lazy('common', 'adc'); },
    // SBB Subtract with borrow
    get sbb() { return lazy('common', 'adc'); },
    // IMUL Signed multiply
    imul: [{},
        // F6 /5 IMUL r/m8* M Valid Valid AXâ† AL âˆ— r/m byte.
        { o: 0xF6, or: 5, ops: [table_2.rm8] },
        // F7 /5 IMUL r/m16 M Valid Valid DX:AX â† AX âˆ— r/m word.
        { o: 0xF7, or: 5, ops: [table_2.rm16] },
        // F7 /5 IMUL r/m32 M Valid Valid EDX:EAX â† EAX âˆ— r/m32.
        { o: 0xF7, or: 5, ops: [table_2.rm32] },
        // REX.W + F7 /5 IMUL r/m64 M Valid N.E. RDX:RAX â† RAX âˆ— r/m64.
        { o: 0xF7, or: 5, ops: [table_2.rm64] },
        // 0F AF /r IMUL r16, r/m16 RM Valid Valid word register â† word register âˆ— r/m16.
        { o: 0x0FAF, ops: [table_2.r16, table_2.rm16] },
        // 0F AF /r IMUL r32, r/m32 RM Valid Valid doubleword register â† doubleword register âˆ— r/m32.
        { o: 0x0FAF, ops: [table_2.r32, table_2.rm32] },
        // REX.W + 0F AF /r IMUL r64, r/m64 RM Valid N.E. Quadword register â† Quadword register âˆ— r/m64.
        { o: 0x0FAF, ops: [table_2.r64, table_2.rm64] },
        // 6B /r ib IMUL r16, r/m16, imm8 RMI Valid Valid word register â† r/m16 âˆ— sign-extended immediate byte.
        { o: 0x6B, ops: [table_2.r16, table_2.rm16, table_1.imm8] },
        // 6B /r ib IMUL r32, r/m32, imm8 RMI Valid Valid doubleword register â† r/m32 âˆ— signextended immediate byte.
        { o: 0x6B, ops: [table_2.r32, table_2.rm32, table_1.imm8] },
        // REX.W + 6B /r ib IMUL r64, r/m64, imm8 RMI Valid N.E. Quadword register â† r/m64 âˆ— sign-extended immediate byte.
        { o: 0x6B, ops: [table_2.r64, table_2.rm64, table_1.imm8] },
        // 69 /r iw IMUL r16, r/m16, imm16 RMI Valid Valid word register â† r/m16 âˆ— immediate word.
        { o: 0x69, ops: [table_2.r16, table_2.rm16, table_1.imm16] },
        // 69 /r id IMUL r32, r/m32, imm32 RMI Valid Valid doubleword register â† r/m32 âˆ— immediate doubleword.
        { o: 0x69, ops: [table_2.r32, table_2.rm32, table_1.imm32] },
        // REX.W + 69 /r id IMUL r64, r/m64, imm32 RMI Valid N.E. Quadword register
        { o: 0x69, ops: [table_2.r64, table_2.rm64, table_1.imm32] },
    ],
    // MUL Unsigned multiply
    mul: tpl_not(0xF6, 4, false),
    // IDIV Signed divide
    idiv: tpl_not(0xF6, 7, false),
    // DIV Unsigned divide
    div: tpl_not(0xF6, 6, false),
    // INC Increment
    inc: _inc,
    // DEC Decrement
    dec: _dec,
    // NEG Negate
    neg: tpl_not(0xF6, 3),
    // CMP Compare
    get cmp() { return lazy('common', 'cmp'); },
    // ## Logical
    // AND Perform bitwise logical AND
    get and() { return lazy('common', 'and'); },
    // OR Perform bitwise logical OR
    get or() { return lazy('common', 'or'); },
    // XOR Perform bitwise logical exclusive OR
    get xor() { return lazy('common', 'xor'); },
    // NOT Perform bitwise logical NOT
    not: tpl_not(),
    // ## Shift and Rotate
    // SAR Shift arithmetic right
    get sar() { return lazy('sar', 'sar'); },
    // SHR Shift logical right
    get shr() { return lazy('sar', 'shr'); },
    // SAL/SHL Shift arithmetic left/Shift logical left
    get shl() { return lazy('sar', 'shl'); },
    sal: ['shl'],
    // SHRD Shift right double
    get shrd() { return lazy('shrd', 'shrd'); },
    // SHLD Shift left double
    get shld() { return lazy('shrd', 'shld'); },
    // ROR Rotate right
    get ror() { return lazy('sar', 'ror'); },
    // ROL Rotate left
    get rol() { return lazy('sar', 'rol'); },
    // RCR Rotate through carry right
    get rcr() { return lazy('sar', 'rcr'); },
    // RCL Rotate through carry left
    get rcl() { return lazy('sar', 'rcl'); },
    // ## Bit and Byte
    // BT Bit test
    bt: tpl_bt(),
    // BTS Bit test and set
    bts: tpl_bt(0x0FAB, 4),
    // BTR Bit test and reset
    btr: tpl_bt(0x0FB3, 6),
    // BTC Bit test and complement
    btc: tpl_bt(0x0FBB, 7),
    // BSF Bit scan forward
    bsf: tpl_bsf(),
    // BSR Bit scan reverse
    bsr: tpl_bsf(0x0FBD),
    // SETE/SETZ Set byte if equal/Set byte if zero
    sete: [{ o: 0x0F94, ops: [table_2.rm8] }],
    setz: ['sete'],
    // SETNE/SETNZ Set byte if not equal/Set byte if not zero
    setne: [{ o: 0x0F95, ops: [table_2.rm8] }],
    setnz: ['setne'],
    // SETA/SETNBE Set byte if above/Set byte if not below or equal
    seta: [{ o: 0x0F97, ops: [table_2.rm8] }],
    setnbe: ['seta'],
    // SETAE/SETNB/SETNC Set byte if above or equal/Set byte if not below/Set byte if not carry
    setae: [{ o: 0x0F93, ops: [table_2.rm8] }],
    setnb: ['setae'],
    setnc: ['setae'],
    // SETB/SETNAE/SETCSet byte if below/Set byte if not above or equal/Set byte if carry
    setb: [{ o: 0x0F92, ops: [table_2.rm8] }],
    setnae: ['setb'],
    setc: ['setb'],
    // SETBE/SETNA Set byte if below or equal/Set byte if not above
    setbe: [{ o: 0x0F96, ops: [table_2.rm8] }],
    setna: ['setbe'],
    // SETG/SETNLE Set byte if greater/Set byte if not less or equal
    setg: [{ o: 0x0F9F, ops: [table_2.rm8] }],
    setnle: ['setg'],
    // SETGE/SETNL Set byte if greater or equal/Set byte if not less
    setge: [{ o: 0x0F9D, ops: [table_2.rm8] }],
    setnl: ['setge'],
    // SETL/SETNGE Set byte if less/Set byte if not greater or equal
    setl: [{ o: 0x0F9C, ops: [table_2.rm8] }],
    setnge: ['setl'],
    // SETLE/SETNG Set byte if less or equal/Set byte if not greater
    setle: [{ o: 0x0F9E, ops: [table_2.rm8] }],
    setng: ['setle'],
    // SETS Set byte if sign (negative)
    sets: [{ o: 0x0F98, ops: [table_2.rm8] }],
    // SETNS Set byte if not sign (non-negative)
    setns: [{ o: 0x0F99, ops: [table_2.rm8] }],
    // SETO Set byte if overflow
    seto: [{ o: 0x0F90, ops: [table_2.rm8] }],
    // SETNO Set byte if not overflow
    setno: [{ o: 0x0F91, ops: [table_2.rm8] }],
    // SETPE/SETP Set byte if parity even/Set byte if parity
    setp: [{ o: 0x0F9A, ops: [table_2.rm8] }],
    setpe: ['setp'],
    // SETPO/SETNP Set byte if parity odd/Set byte if not parity
    setnp: [{ o: 0x0F9B, ops: [table_2.rm8] }],
    setpo: ['setnp'],
    // TEST Logical compare
    test: [{},
        // A8 ib TEST AL, imm8 I Valid Valid AND imm8 with AL; set SF, ZF, PF according to result.
        { o: 0xA8, ops: [o.al, table_1.imm8] },
        // A9 iw TEST AX, imm16 I Valid Valid AND imm16 with AX; set SF, ZF, PF according to result.
        { o: 0xA9, ops: [o.ax, table_1.imm16] },
        // A9 id TEST EAX, imm32 I Valid Valid AND imm32 with EAX; set SF, ZF, PF according to result.
        { o: 0xA9, ops: [o.eax, table_1.imm32] },
        // REX.W + A9 id TEST RAX, imm32 I Valid N.E. AND imm32 sign-extended to 64-bits with RAX; set SF, ZF, PF according to result.
        { o: 0xA9, ops: [o.rax, table_1.imm32] },
        // F6 /0 ib TEST r/m8, imm8 MI Valid Valid AND imm8 with r/m8; set SF, ZF, PF according to result.
        // REX + F6 /0 ib TEST r/m8*, imm8 MI Valid N.E. AND imm8 with r/m8; set SF, ZF, PF according to result.
        { o: 0xF6, or: 0, ops: [table_2.rm8, table_1.imm8] },
        // F7 /0 iw TEST r/m16, imm16 MI Valid Valid AND imm16 with r/m16; set SF, ZF, PF according to result.
        { o: 0xF7, or: 0, ops: [table_2.rm16, table_1.imm16] },
        // F7 /0 id TEST r/m32, imm32 MI Valid Valid AND imm32 with r/m32; set SF, ZF, PF according to result.
        { o: 0xF7, or: 0, ops: [table_2.rm32, table_1.imm32] },
        // REX.W + F7 /0 id TEST r/m64, imm32 MI Valid N.E. AND imm32 sign-extended to 64-bits with r/m64; set SF, ZF, PF according to result.
        { o: 0xF7, or: 0, ops: [table_2.rm64, table_1.imm32] },
        // 84 /r TEST r/m8, r8 MR Valid Valid AND r8 with r/m8; set SF, ZF, PF according to result.
        // REX + 84 /r TEST r/m8*, r8* MR Valid N.E. AND r8 with r/m8; set SF, ZF, PF according to result.
        { o: 0x84, ops: [table_2.rm8, table_2.r8] },
        // 85 /r TEST r/m16, r16 MR Valid Valid AND r16 with r/m16; set SF, ZF, PF according to result.
        { o: 0x85, ops: [table_2.rm16, table_2.r16] },
        // 85 /r TEST r/m32, r32 MR Valid Valid AND r32 with r/m32; set SF, ZF, PF according to result.
        { o: 0x85, ops: [table_2.rm32, table_2.r32] },
        // REX.W + 85 /r TEST r/m64, r64 MR Valid N.E. AND r64 with
        { o: 0x85, ops: [table_2.rm64, table_2.r64] },
    ],
    // CRC32 Provides hardware acceleration to calculate cyclic redundancy checks for fast and efficient implementation of data integrity protocols.
    crc32: [{ pfx: [0xF2] },
        // F2 0F 38 F0 /r CRC32 r32, r/m8 RM Valid Valid Accumulate CRC32 on r/m8.
        // F2 REX 0F 38 F0 /r CRC32 r32, r/m8* RM Valid N.E. Accumulate CRC32 on r/m8.
        { o: 0x0F38F0, ops: [table_2.r32, table_2.rm8], s: table_1.S.D },
        // F2 0F 38 F1 /r CRC32 r32, r/m16 RM Valid Valid Accumulate CRC32 on r/m16.
        { o: 0x0F38F1, ops: [table_2.r32, table_2.rm16], s: table_1.S.D },
        // F2 0F 38 F1 /r CRC32 r32, r/m32 RM Valid Valid Accumulate CRC32 on r/m32.
        { o: 0x0F38F1, ops: [table_2.r32, table_2.rm32], s: table_1.S.D },
        // F2 REX.W 0F 38 F0 /r CRC32 r64, r/m8 RM Valid N.E. Accumulate CRC32 on r/m8.
        { o: 0x0F38F0, ops: [table_2.r64, table_2.rm8], s: table_1.S.Q },
        // F2 REX.W 0F 38 F1 /r CRC32 r64, r/m64
        { o: 0x0F38F1, ops: [table_2.r64, table_2.rm64] },
    ],
    // POPCNT This instruction calculates of number of bits set to 1 in the second
    popcnt: [{ pfx: [0xF3] },
        // F3 0F B8 /r POPCNT r16, r/m16 RM Valid Valid POPCNT on r/m16
        { o: 0x0FB8, ops: [table_2.r16, table_2.rm16], s: table_1.S.W },
        // F3 0F B8 /r POPCNT r32, r/m32 RM Valid Valid POPCNT on r/m32
        { o: 0x0FB8, ops: [table_2.r32, table_2.rm32], s: table_1.S.D },
        // F3 REX.W 0F B8 /r POPCNT r64, r/m64 RM Valid N.E. POPCNT on r/m64
        { o: 0x0FB8, ops: [table_2.r64, table_2.rm64], s: table_1.S.Q },
    ],
    // ## Control Transfer
    // JMP Jump
    jmp: [{ ds: table_1.S.Q },
        // relX is just immX
        // EB cb JMP rel8 D Valid Valid Jump short, RIP = RIP + 8-bit displacement sign extended to 64-bits
        { o: 0xEB, ops: [table_1.rel8] },
        // E9 cd JMP rel32 D Valid Valid Jump near, relative, RIP = RIP + 32-bit displacement sign extended to 64-bits
        { o: 0xE9, ops: [table_1.rel32] },
        // FF /4 JMP r/m64 M Valid N.E. Jump near, absolute indirect, RIP = 64-Bit offset from register or memory
        { o: 0xFF, or: 4, ops: [table_2.rm64] },
    ],
    ljmp: [{ ds: table_1.S.Q },
        // FF /5 JMP m16:16 D Valid Valid Jump far, absolute indirect, address given in m16:16
        // FF /5 JMP m16:32 D Valid Valid Jump far, absolute indirect, address given in m16:32.
        // REX.W + FF /5 JMP m16:64 D Valid N.E. Jump far, absolute
        // TODO: Improve this.
        { o: 0xFF, or: 5, ops: [table_2.m], s: table_1.S.Q },
    ],
    // Jcc
    // E3 cb JECXZ rel8 D Valid Valid Jump short if ECX register is 0.
    jecxz: [{ o: 0xE3, ops: [table_1.rel8], pfx: [0x67] }],
    // E3 cb JRCXZ rel8 D Valid N.E. Jump short if RCX register is 0.
    jrcxz: [{ o: 0xE3, ops: [table_1.rel8] }],
    ja: tpl_ja(),
    jae: tpl_ja(0x73, 0x0F83),
    jb: tpl_ja(0x72, 0x0F82),
    jbe: tpl_ja(0x76, 0x0F86),
    jc: tpl_ja(0x72, 0x0F82),
    je: tpl_ja(0x74, 0x0F84),
    jg: tpl_ja(0x7F, 0x0F8F),
    jge: tpl_ja(0x7D, 0x0F8D),
    jl: tpl_ja(0x7C, 0x0F8C),
    jle: tpl_ja(0x7E, 0x0F8E),
    jna: tpl_ja(0x76, 0x0F86),
    jnae: tpl_ja(0x72, 0x0F82),
    jnb: tpl_ja(0x73, 0x0F83),
    jnbe: tpl_ja(0x77, 0x0F87),
    jnc: tpl_ja(0x73, 0x0F83),
    jne: tpl_ja(0x75, 0x0F85),
    jng: tpl_ja(0x7E, 0x0F8E),
    jnge: tpl_ja(0x7C, 0x0F8C),
    jnl: tpl_ja(0x7D, 0x0F8D),
    jnle: tpl_ja(0x7F, 0x0F8F),
    jno: tpl_ja(0x71, 0x0F81),
    jnp: tpl_ja(0x7B, 0x0F8B),
    jns: tpl_ja(0x79, 0x0F89),
    jnz: tpl_ja(0x75, 0x0F85),
    jo: tpl_ja(0x70, 0x0F80),
    jp: tpl_ja(0x7A, 0x0F8A),
    jpe: tpl_ja(0x7A, 0x0F8A),
    jpo: tpl_ja(0x7B, 0x0F8B),
    js: tpl_ja(0x78, 0x0F88),
    jz: tpl_ja(0x74, 0x0F84),
    // LOOP Loop with ECX counter
    // E2 cb LOOP rel8 D Valid Valid Decrement count; jump short if count â‰  0.
    loop: [{ o: 0xE2, ops: [table_1.rel8] }],
    // LOOPZ/LOOPE Loop with ECX and zero/Loop with ECX and equal
    // E1 cb LOOPE rel8 D Valid Valid Decrement count; jump short if count â‰  0 and ZF = 1.
    loope: [{ o: 0xE1, ops: [table_1.rel8] }],
    loopz: ['loope'],
    // LOOPNZ/LOOPNE Loop with ECX and not zero/Loop with ECX and not equal
    // E0 cb LOOPNE rel8 D Valid Valid Decrement count; jump short if count â‰  0 and ZF = 0.
    loopne: [{ o: 0xE0, ops: [table_1.rel8] }],
    loopnz: ['loopne'],
    // CALL Call procedure
    call: [{ ds: table_1.S.Q },
        { o: 0xE8, ops: [table_1.rel16], mod: table_2.M.OLD },
        { o: 0xE8, ops: [table_1.rel32] },
        { o: 0xFF, or: 2, ops: [table_2.rm16], mod: table_2.M.OLD },
        { o: 0xFF, or: 2, ops: [table_2.rm32], mod: table_2.M.OLD },
        { o: 0xFF, or: 2, ops: [table_2.rm64] },
    ],
    lcall: [{ ds: table_1.S.Q },
        // FF /3 CALL m16:16 M Valid Valid Call far, absolute indirect address given in m16:16.
        // FF /3 CALL m16:32 M Valid Valid
        // REX.W + FF /3 CALL m16:64 M Valid N.E.
        // TODO: Test this.
        // {o: 0xFF, or: 3, ops: [m], s: S.Q},
        { o: 0xFF, or: 3, ops: [table_2.m], s: table_1.S.D },
    ],
    // RET Return
    ret: [{ ds: table_1.S.Q },
        { o: 0xC3 },
        { o: 0xC2, ops: [table_1.imm16] }
    ],
    lret: [{ ds: table_1.S.Q },
        { o: 0xCB },
        { o: 0xCA, ops: [table_1.imm16] }
    ],
    // IRET Return from interrupt
    iret: [{ o: 0xCF }],
    iretd: [{ o: 0xCF }],
    iretq: [{ o: 0xCF, rex: [1, 0, 0, 0] }],
    // ## String
    // MOVS Move string/Move byte string
    movs: tpl_movs(),
    // CMPS Compare string/Compare byte string
    cmps: tpl_movs(0xA6),
    // SCAS Scan string/Scan byte string
    scas: tpl_movs(0xAE),
    // LODS/LODSB Load string/Load byte string
    lods: tpl_movs(0xAC),
    lodsb: [{ o: 0xAC, s: table_1.S.B }],
    lodsw: [{ o: 0xAD, s: table_1.S.W }],
    lodsd: [{ o: 0xAD, s: table_1.S.D }],
    lodsq: [{ o: 0xAD, s: table_1.S.Q }],
    // STOS Store string/Store byte string
    stos: tpl_movs(0xAA),
    // ## I/O
    // IN Read from a port
    'in': [{ mr: false },
        // E4 ib IN AL, imm8 I Valid Valid Input byte from imm8 I/O port address into AL.
        { o: 0xE4, ops: [o.al, table_1.imm8] },
        // E5 ib IN AX, imm8 I Valid Valid Input word from imm8 I/O port address into AX.
        { o: 0xE5, ops: [o.ax, table_1.imm8] },
        // E5 ib IN EAX, imm8 I Valid Valid Input dword from imm8 I/O port address into EAX.
        { o: 0xE5, ops: [o.eax, table_1.imm8] },
        // EC IN AL,DX NP Valid Valid Input byte from I/O port in DX into AL.
        { o: 0xEC, ops: [o.al, o.dx], s: table_1.S.B },
        // ED IN AX,DX NP Valid Valid Input word from I/O port in DX into AX.
        { o: 0xED, ops: [o.ax, o.dx], s: table_1.S.W },
        // ED IN EAX,DX NP Valid Valid Input doubleword
        { o: 0xED, ops: [o.eax, o.dx], s: table_1.S.D },
    ],
    // OUT Write to a port
    out: [{ mr: false },
        // E6 ib OUT imm8, AL I Valid Valid Output byte in AL to I/O port address imm8.
        { o: 0xE6, ops: [table_1.imm8, o.al] },
        // E7 ib OUT imm8, AX I Valid Valid Output word in AX to I/O port address imm8.
        { o: 0xE7, ops: [table_1.imm8, o.ax] },
        // E7 ib OUT imm8, EAX I Valid Valid Output doubleword in EAX to I/O port address imm8.
        { o: 0xE7, ops: [table_1.imm8, o.eax] },
        // EE OUT DX, AL NP Valid Valid Output byte in AL to I/O port address in DX.
        { o: 0xEE, ops: [o.dx, o.al], s: table_1.S.B },
        // EF OUT DX, AX NP Valid Valid Output word in AX to I/O port address in DX.
        { o: 0xEF, ops: [o.dx, o.ax], s: table_1.S.W },
        // EF OUT DX, EAX NP Valid Valid Output
        { o: 0xEF, ops: [o.dx, o.eax], s: table_1.S.D },
    ],
    // INS
    ins: [{ o: 0x6D },
        // INS/INSB Input string from port/Input byte string from port
        { o: 0x6C, s: table_1.S.B },
        // INS/INSW Input string from port/Input word string from port
        { s: table_1.S.W },
        // INS/INSD Input string from port/Input doubleword string from port
        { s: table_1.S.D },
    ],
    insb: [{ o: 0x6C }],
    insw: [{ o: 0x6D }],
    insd: [{ o: 0x6D }],
    // OUTS
    outs: [{ o: 0x6F },
        // OUTS/OUTSB Output string to port/Output byte string to port
        { o: 0x6E, s: table_1.S.B },
        // OUTS/OUTSW Output string to port/Output word string to port
        { s: table_1.S.W },
        // OUTS/OUTSD Output string to port/Output doubleword string to port
        { s: table_1.S.D },
    ],
    // ## Enter and Leave
    // ENTER High-level procedure entry
    enter: [{ o: 0xC8, ops: [table_1.imm16, table_1.imm8] },
    ],
    // LEAVE High-level procedure exit
    leave: [{ o: 0xC9 },
        { s: table_1.S.W },
        { s: table_1.S.D, mod: table_2.M.COMP | table_2.M.LEG },
        { s: table_1.S.Q, mod: table_2.M.X64 },
    ],
    // ## Flag Control
    // STC Set carry flag
    stc: [{ o: 0xF9 }],
    // CLC Clear the carry flag
    clc: [{ o: 0xF8 }],
    // CMC Complement the carry flag
    cmc: [{ o: 0xF5 }],
    // CLD Clear the direction flag
    cld: [{ o: 0xFC }],
    // STD Set direction flag
    std: [{ o: 0xFD }],
    // PUSHF/PUSHFD Push EFLAGS onto stack
    pushf: [{ o: 0x9C }],
    // POPF/POPFD Pop EFLAGS from stack
    popf: [{ o: 0x9D }],
    // STI Set interrupt flag
    sti: [{ o: 0xFB }],
    // CLI Clear the interrupt flag
    cli: [{ o: 0xFA }],
    clac: [{ o: 0x0F01CA }],
    // ## Segment Register
    lds: [{ o: 0xC5, mod: table_2.M.COMP | table_2.M.LEG },
        { ops: [table_2.r16, table_2.m] },
        { ops: [table_2.r32, table_2.m] },
    ],
    les: [{ o: 0xC4, mod: table_2.M.COMP | table_2.M.LEG },
        { ops: [table_2.r16, table_2.m] },
        { ops: [table_2.r32, table_2.m] },
    ],
    lfs: tpl_lss(0x0FB4),
    // LGS Load far pointer using GS
    lgs: tpl_lss(0x0FB5),
    // LSS Load far pointer using SS
    lss: tpl_lss(),
    // ## Miscellaneous
    // LEA Load effective address
    lea: [{ o: 0x8D },
        { ops: [table_2.r16, table_2.m] },
        { ops: [table_2.r32, table_2.m] },
        { ops: [table_2.r64, table_2.m] },
    ],
    // NOP No operation
    // TODO: Come back, review this.
    nop: [{},
        // 90 NOP NP Valid Valid One byte no-operation instruction.
        { o: 0x90 },
        // 0F 1F /0 NOP r/m16 M Valid Valid Multi-byte no-operation instruction.
        { o: 0x0F1F, or: 0, ops: [table_2.rm16] },
        // 0F 1F /0 NOP r/m32 M Valid Valid Multi-byte no-operation instruction.
        { o: 0x0F1F, or: 0, ops: [table_2.rm32] },
    ],
    // UD2 Undefined instruction
    ud2: [{ o: 0x0F0B }],
    // XLAT/XLATB Table lookup translation
    xlat: [{ o: 0xD7 }],
    // CPUID Processor identification
    cpuid: [{ o: 0x0FA2 }],
    // MOVBE Move data after swapping data bytes
    movbe: [{},
        // 0F 38 F0 /r MOVBE r16, m16 RM Valid Valid Reverse byte order in m16 and move to r16.
        { o: 0x0F38F0, ops: [table_2.r16, table_2.m16], dbit: true },
        // 0F 38 F0 /r MOVBE r32, m32 RM Valid Valid Reverse byte order in m32 and move to r32.
        { o: 0x0F38F0, ops: [table_2.r32, table_2.m32], dbit: true },
        // REX.W + 0F 38 F0 /r MOVBE r64, m64 RM Valid N.E. Reverse byte order in m64 and move to r64.
        { o: 0x0F38F0, ops: [table_2.r64, table_2.m64], dbit: true },
        // 0F 38 F1 /r MOVBE m16, r16 MR Valid Valid Reverse byte order in r16 and move to m16.
        { o: 0x0F38F1, ops: [table_2.m16, table_2.r16], dbit: true },
        // 0F 38 F1 /r MOVBE m32, r32 MR Valid Valid Reverse byte order in r32 and move to m32.
        { o: 0x0F38F1, ops: [table_2.m32, table_2.r32], dbit: true },
        // REX.W + 0F 38 F1 /r MOVBE m64, r64 MR Valid N.E. Reverse byte order in r64 and move to m64.
        { o: 0x0F38F1, ops: [table_2.m64, table_2.r64], dbit: true },
    ],
    // PREFETCHW Prefetch data into cache in anticipation of write
    prefetchw: [{ o: 0x0F0D, or: 1, ops: [table_2.m] }],
    // PREFETCHWT1 Prefetch hint T1 with intent to write
    prefetchwt1: [{ o: 0x0F0D, or: 2, ops: [table_2.m] }],
    // CLFLUSH Flushes and invalidates a memory operand and its associated cache line from all levels of the processorâ€™s cache hierarchy
    cflush: [{ o: 0x0FAE, or: 7, ops: [table_2.m] }],
    // CLFLUSHOPT Flushes and invalidates a memory operand and its associated cache line from all levels of the processorâ€™s cache hierarchy with optimized memory system throughput.
    cflushopt: [{ o: 0x0FAE, or: 7, pfx: [0x66], ops: [table_2.m] }],
    // ## User Mode Extended Sate Save/Restore
    // XSAVE Save processor extended states to memory
    xsave: [{ o: 0x0FAE, or: 4, ops: [table_2.m] }],
    // XSAVEC Save processor extended states with compaction to memory
    xsavec: [{ o: 0x0FC7, or: 4, ops: [table_2.m] }],
    // XSAVEOPT Save processor extended states to memory, optimized
    xsaveopt: [{ o: 0x0FAE, or: 6, ops: [table_2.m] }],
    // XRSTOR Restore processor extended states from memory
    xrstor: [{ o: 0x0FAE, or: 5, ops: [table_2.m] }],
    // XGETBV Reads the state of an extended control register
    xgetbv: [{ o: 0x0F01D0 }],
    // ## Random Number
    // RDRAND Retrieves a random number generated from hardware
    rdrand: [{ o: 0x0FC7, or: 6 },
        // 0F C7 /6 RDRAND r16 M
        { ops: [table_2.r16] },
        // 0F C7 /6 RDRAND r32 M
        { ops: [table_2.r32] },
        // REX.W + 0F C7 /6 RDRAND r64 M
        { ops: [table_2.r64] },
    ],
    // RDSEED Retrieves a random number generated from hardware
    rdseed: [{ o: 0x0FC7, or: 7 },
        { ops: [table_2.r16] },
        { ops: [table_2.r32] },
        { ops: [table_2.r64] },
    ],
    // ## BMI1, BMI2
    // ANDN Bitwise AND of first source with inverted 2nd source operands.
    // BEXTR Contiguous bitwise extract
    // BLSI Extract lowest set bit
    // BLSMSK Set all lower bits below first set bit to 1
    // BLSR Reset lowest set bit
    // BZHI Zero high bits starting from specified bit position
    // LZCNT Count the number leading zero bits
    // MULX Unsigned multiply without affecting arithmetic flags
    // PDEP Parallel deposit of bits using a mask
    // PEXT Parallel extraction of bits using a mask
    // RORX Rotate right without affecting arithmetic flags
    // SARX Shift arithmetic right
    // SHLX Shift logic left
    // SHRX Shift logic right
    // TZCNT Count the number trailing zero bits
    // System
    syscall: [{ o: 0x0F05 }],
    sysret: [{ o: 0x0F07 }],
    sysenter: [{ o: 0x0F34 }],
    sysexit: [{ o: 0x0F35 }],
    // VEX
    vextractf128: [{ o: 0x19, vex: '256.66.0F3A.W0', ops: [[table_2.xmm, table_2.m], table_2.ymm, table_1.imm8], s: table_1.S.X }],
    vcvtph2ps: [{ o: 0x13, vex: '256.66.0F38.W0', ops: [table_2.ymm, [table_2.xmm, table_2.m]], s: 256 }],
    vfmadd132pd: [{ o: 0x98, vex: 'DDS.128.66.0F38.W1', en: 'rvm', ops: [table_2.xmm, table_2.xmm, [table_2.xmm, table_2.m]] }],
});
