// Seed: 4026045525
module module_0;
  always id_1 <= -1;
  assign id_2 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  id_5(
      .id_0(id_1), .id_1(id_4)
  );
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    output logic id_0,
    id_2
);
  always id_0 <= id_2[-1];
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  id_4(
      id_3, id_3, -1 >= id_3 === id_0, id_3
  );
  final id_3 <= id_3;
endmodule
