D:/avl/lab2/task1/task1.sv {1 {vlog -work work -sv -stats=none D:/avl/lab2/task1/task1.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module task1

Top level modules:
	task1

} {} {}} D:/avl/lab2/task1/testbench.sv {1 {vlog -work work -sv -stats=none D:/avl/lab2/task1/testbench.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module testbench

Top level modules:
	testbench

} {} {}}
