{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764265174982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764265174986 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 27 14:39:34 2025 " "Processing started: Thu Nov 27 14:39:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764265174986 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764265174986 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pbl3 -c pbl3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pbl3 -c pbl3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764265174986 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764265176520 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764265176520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Display_duzias display_duzias main.v(15) " "Verilog HDL Declaration information at main.v(15): object \"Display_duzias\" differs only in case from object \"display_duzias\" in the same scope" {  } { { "main.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/main.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764265188996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764265188998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764265188998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cont1 CONT1 MEF_contador_duzias.v(6) " "Verilog HDL Declaration information at MEF_contador_duzias.v(6): object \"cont1\" differs only in case from object \"CONT1\" in the same scope" {  } { { "MEF_contador_duzias.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/MEF_contador_duzias.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764265189000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cont12 CONT12 MEF_contador_duzias.v(3) " "Verilog HDL Declaration information at MEF_contador_duzias.v(3): object \"cont12\" differs only in case from object \"CONT12\" in the same scope" {  } { { "MEF_contador_duzias.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/MEF_contador_duzias.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764265189000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_contador_duzias.v 2 2 " "Found 2 design units, including 2 entities, in source file mef_contador_duzias.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEF_contador_duzias " "Found entity 1: MEF_contador_duzias" {  } { { "MEF_contador_duzias.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/MEF_contador_duzias.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764265189000 ""} { "Info" "ISGN_ENTITY_NAME" "2 saida_contador_duzias " "Found entity 2: saida_contador_duzias" {  } { { "MEF_contador_duzias.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/MEF_contador_duzias.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764265189000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764265189000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_vedacao.v 2 2 " "Found 2 design units, including 2 entities, in source file mef_vedacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEF_vedacao " "Found entity 1: MEF_vedacao" {  } { { "MEF_vedacao.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/MEF_vedacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764265189180 ""} { "Info" "ISGN_ENTITY_NAME" "2 saida_vedacao " "Found entity 2: saida_vedacao" {  } { { "MEF_vedacao.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/MEF_vedacao.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764265189180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764265189180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.v 3 3 " "Found 3 design units, including 3 entities, in source file teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 teste1 " "Found entity 1: teste1" {  } { { "teste.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/teste.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764265189183 ""} { "Info" "ISGN_ENTITY_NAME" "2 teste2 " "Found entity 2: teste2" {  } { { "teste.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/teste.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764265189183 ""} { "Info" "ISGN_ENTITY_NAME" "3 teste " "Found entity 3: teste" {  } { { "teste.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/teste.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764265189183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764265189183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "d_flipflop.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/d_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764265189186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764265189186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eh_igual5.v 1 1 " "Found 1 design units, including 1 entities, in source file eh_igual5.v" { { "Info" "ISGN_ENTITY_NAME" "1 eh_igual5 " "Found entity 1: eh_igual5" {  } { { "eh_igual5.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/eh_igual5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764265189188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764265189188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eh_igual12.v 1 1 " "Found 1 design units, including 1 entities, in source file eh_igual12.v" { { "Info" "ISGN_ENTITY_NAME" "1 eh_igual12 " "Found entity 1: eh_igual12" {  } { { "eh_igual12.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/eh_igual12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764265189190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764265189190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "double_dabble.v 2 2 " "Found 2 design units, including 2 entities, in source file double_dabble.v" { { "Info" "ISGN_ENTITY_NAME" "1 eh_maior5 " "Found entity 1: eh_maior5" {  } { { "double_dabble.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/double_dabble.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764265189201 ""} { "Info" "ISGN_ENTITY_NAME" "2 double_dabble " "Found entity 2: double_dabble" {  } { { "double_dabble.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/double_dabble.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764265189201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764265189201 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a decoder_decimal.v(2) " "Verilog HDL Declaration information at decoder_decimal.v(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "decoder_decimal.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/decoder_decimal.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764265189203 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b decoder_decimal.v(2) " "Verilog HDL Declaration information at decoder_decimal.v(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "decoder_decimal.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/decoder_decimal.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764265189203 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c decoder_decimal.v(2) " "Verilog HDL Declaration information at decoder_decimal.v(2): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "decoder_decimal.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/decoder_decimal.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764265189203 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d decoder_decimal.v(2) " "Verilog HDL Declaration information at decoder_decimal.v(2): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "decoder_decimal.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/decoder_decimal.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764265189203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_decimal.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_decimal.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_decimal " "Found entity 1: decoder_decimal" {  } { { "decoder_decimal.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/decoder_decimal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764265189204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764265189204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_decimal.v 1 1 " "Found 1 design units, including 1 entities, in source file display_decimal.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_decimal " "Found entity 1: display_decimal" {  } { { "display_decimal.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/display_decimal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764265189207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764265189207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 3 3 " "Found 3 design units, including 3 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764265189210 ""} { "Info" "ISGN_ENTITY_NAME" "2 muxdisp " "Found entity 2: muxdisp" {  } { { "mux2x1.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/mux2x1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764265189210 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_8 " "Found entity 3: mux_8" {  } { { "mux2x1.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/mux2x1.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764265189210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764265189210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum4bit.v 2 2 " "Found 2 design units, including 2 entities, in source file sum4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum4bit " "Found entity 1: sum4bit" {  } { { "sum4bit.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/sum4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764265189233 ""} { "Info" "ISGN_ENTITY_NAME" "2 sum " "Found entity 2: sum" {  } { { "sum4bit.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/sum4bit.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764265189233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764265189233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frequencia.v 2 2 " "Found 2 design units, including 2 entities, in source file divisor_frequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 dividir " "Found entity 1: dividir" {  } { { "divisor_frequencia.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/divisor_frequencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764265189236 ""} { "Info" "ISGN_ENTITY_NAME" "2 divisor_frequencia " "Found entity 2: divisor_frequencia" {  } { { "divisor_frequencia.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/divisor_frequencia.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764265189236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764265189236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_8bit " "Found entity 1: register_8bit" {  } { { "register.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764265189238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764265189238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub8bit.v 2 2 " "Found 2 design units, including 2 entities, in source file sub8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub8bit " "Found entity 1: sub8bit" {  } { { "sub8bit.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/sub8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764265189241 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub " "Found entity 2: sub" {  } { { "sub8bit.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/sub8bit.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764265189241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764265189241 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S s sum8bit.v(5) " "Verilog HDL Declaration information at sum8bit.v(5): object \"S\" differs only in case from object \"s\" in the same scope" {  } { { "sum8bit.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/sum8bit.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764265189243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file sum8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum8bit " "Found entity 1: sum8bit" {  } { { "sum8bit.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/sum8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764265189246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764265189246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 3 3 " "Found 3 design units, including 3 entities, in source file contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764265189249 ""} { "Info" "ISGN_ENTITY_NAME" "2 contador_disp " "Found entity 2: contador_disp" {  } { { "contador.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/contador.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764265189249 ""} { "Info" "ISGN_ENTITY_NAME" "3 contador2 " "Found entity 3: contador2" {  } { { "contador.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/contador.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764265189249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764265189249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_8bit " "Found entity 1: comparador_8bit" {  } { { "comparador_8bit.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/comparador_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764265189252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764265189252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eh_maior15.v 1 1 " "Found 1 design units, including 1 entities, in source file eh_maior15.v" { { "Info" "ISGN_ENTITY_NAME" "1 ehmaior_15 " "Found entity 1: ehmaior_15" {  } { { "eh_maior15.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/eh_maior15.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764265189254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764265189254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "level_to_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file level_to_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 level_to_pulse " "Found entity 1: level_to_pulse" {  } { { "level_to_pulse.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/level_to_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764265189259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764265189259 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "disp DISP MEF_dispenser.v(6) " "Verilog HDL Declaration information at MEF_dispenser.v(6): object \"disp\" differs only in case from object \"DISP\" in the same scope" {  } { { "MEF_dispenser.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/MEF_dispenser.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764265189282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_dispenser.v 2 2 " "Found 2 design units, including 2 entities, in source file mef_dispenser.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEF_dispenser " "Found entity 1: MEF_dispenser" {  } { { "MEF_dispenser.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/MEF_dispenser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764265189285 ""} { "Info" "ISGN_ENTITY_NAME" "2 saidas_dispenser " "Found entity 2: saidas_dispenser" {  } { { "MEF_dispenser.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/MEF_dispenser.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764265189285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764265189285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_main.v 1 1 " "Found 1 design units, including 1 entities, in source file mef_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEF_main " "Found entity 1: MEF_main" {  } { { "MEF_main.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/MEF_main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764265189289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764265189289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estoque.v 1 1 " "Found 1 design units, including 1 entities, in source file estoque.v" { { "Info" "ISGN_ENTITY_NAME" "1 estoque " "Found entity 1: estoque" {  } { { "estoque.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/estoque.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764265189307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764265189307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk main.v(20) " "Verilog HDL Implicit Net warning at main.v(20): created implicit net for \"clk\"" {  } { { "main.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/main.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764265189308 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset main.v(59) " "Verilog HDL Implicit Net warning at main.v(59): created implicit net for \"reset\"" {  } { { "main.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/main.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764265189308 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "descarte teste.v(116) " "Verilog HDL Implicit Net warning at teste.v(116): created implicit net for \"descarte\"" {  } { { "teste.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/teste.v" 116 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764265189308 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset teste.v(125) " "Verilog HDL Implicit Net warning at teste.v(125): created implicit net for \"reset\"" {  } { { "teste.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/teste.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764265189308 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(21) " "Verilog HDL Instantiation warning at main.v(21): instance has no name" {  } { { "main.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/main.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764265189308 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(48) " "Verilog HDL Instantiation warning at main.v(48): instance has no name" {  } { { "main.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/main.v" 48 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764265189308 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(56) " "Verilog HDL Instantiation warning at main.v(56): instance has no name" {  } { { "main.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/main.v" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764265189309 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(77) " "Verilog HDL Instantiation warning at main.v(77): instance has no name" {  } { { "main.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/main.v" 77 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764265189310 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(92) " "Verilog HDL Instantiation warning at main.v(92): instance has no name" {  } { { "main.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/main.v" 92 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764265189310 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(100) " "Verilog HDL Instantiation warning at main.v(100): instance has no name" {  } { { "main.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/main.v" 100 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764265189310 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(109) " "Verilog HDL Instantiation warning at main.v(109): instance has no name" {  } { { "main.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/main.v" 109 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764265189310 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(117) " "Verilog HDL Instantiation warning at main.v(117): instance has no name" {  } { { "main.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/main.v" 117 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764265189310 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(129) " "Verilog HDL Instantiation warning at main.v(129): instance has no name" {  } { { "main.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/main.v" 129 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764265189311 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "double_dabble.v(19) " "Verilog HDL Instantiation warning at double_dabble.v(19): instance has no name" {  } { { "double_dabble.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/double_dabble.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764265189311 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "double_dabble.v(21) " "Verilog HDL Instantiation warning at double_dabble.v(21): instance has no name" {  } { { "double_dabble.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/double_dabble.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764265189311 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "double_dabble.v(23) " "Verilog HDL Instantiation warning at double_dabble.v(23): instance has no name" {  } { { "double_dabble.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/double_dabble.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764265189311 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "double_dabble.v(24) " "Verilog HDL Instantiation warning at double_dabble.v(24): instance has no name" {  } { { "double_dabble.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/double_dabble.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764265189311 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "double_dabble.v(25) " "Verilog HDL Instantiation warning at double_dabble.v(25): instance has no name" {  } { { "double_dabble.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/double_dabble.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764265189311 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "double_dabble.v(26) " "Verilog HDL Instantiation warning at double_dabble.v(26): instance has no name" {  } { { "double_dabble.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/double_dabble.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764265189312 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display_decimal.v(34) " "Verilog HDL Instantiation warning at display_decimal.v(34): instance has no name" {  } { { "display_decimal.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/display_decimal.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764265189313 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display_decimal.v(35) " "Verilog HDL Instantiation warning at display_decimal.v(35): instance has no name" {  } { { "display_decimal.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/display_decimal.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764265189313 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(22) " "Verilog HDL Instantiation warning at teste.v(22): instance has no name" {  } { { "teste.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/teste.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764265189313 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(23) " "Verilog HDL Instantiation warning at teste.v(23): instance has no name" {  } { { "teste.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/teste.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764265189314 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(26) " "Verilog HDL Instantiation warning at teste.v(26): instance has no name" {  } { { "teste.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/teste.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764265189314 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(27) " "Verilog HDL Instantiation warning at teste.v(27): instance has no name" {  } { { "teste.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/teste.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764265189314 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(43) " "Verilog HDL Instantiation warning at teste.v(43): instance has no name" {  } { { "teste.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/teste.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764265189314 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(60) " "Verilog HDL Instantiation warning at teste.v(60): instance has no name" {  } { { "teste.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/teste.v" 60 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764265189314 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(70) " "Verilog HDL Instantiation warning at teste.v(70): instance has no name" {  } { { "teste.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/teste.v" 70 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764265189314 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(85) " "Verilog HDL Instantiation warning at teste.v(85): instance has no name" {  } { { "teste.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/teste.v" 85 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764265189314 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(97) " "Verilog HDL Instantiation warning at teste.v(97): instance has no name" {  } { { "teste.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/teste.v" 97 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764265189314 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(99) " "Verilog HDL Instantiation warning at teste.v(99): instance has no name" {  } { { "teste.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/teste.v" 99 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764265189317 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(100) " "Verilog HDL Instantiation warning at teste.v(100): instance has no name" {  } { { "teste.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/teste.v" 100 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764265189317 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(127) " "Verilog HDL Instantiation warning at teste.v(127): instance has no name" {  } { { "teste.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/teste.v" 127 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764265189317 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(138) " "Verilog HDL Instantiation warning at teste.v(138): instance has no name" {  } { { "teste.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/teste.v" 138 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764265189317 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.v(151) " "Verilog HDL Instantiation warning at teste.v(151): instance has no name" {  } { { "teste.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/teste.v" 151 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764265189317 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MEF_dispenser " "Elaborating entity \"MEF_dispenser\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764265189438 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate MEF_dispenser.v(22) " "Verilog HDL Always Construct warning at MEF_dispenser.v(22): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "MEF_dispenser.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/MEF_dispenser.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1764265189439 "|MEF_dispenser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.ADD2 MEF_dispenser.v(22) " "Inferred latch for \"nextstate.ADD2\" at MEF_dispenser.v(22)" {  } { { "MEF_dispenser.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/MEF_dispenser.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764265189440 "|MEF_dispenser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.ADD1 MEF_dispenser.v(22) " "Inferred latch for \"nextstate.ADD1\" at MEF_dispenser.v(22)" {  } { { "MEF_dispenser.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/MEF_dispenser.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764265189440 "|MEF_dispenser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.DISP MEF_dispenser.v(22) " "Inferred latch for \"nextstate.DISP\" at MEF_dispenser.v(22)" {  } { { "MEF_dispenser.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/MEF_dispenser.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764265189440 "|MEF_dispenser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.E0 MEF_dispenser.v(22) " "Inferred latch for \"nextstate.E0\" at MEF_dispenser.v(22)" {  } { { "MEF_dispenser.v" "" { Text "E:/PBL 3 CD/PBL CD - PROBLEMA 3/MEF_dispenser.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764265189440 "|MEF_dispenser"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1764265191451 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764265191926 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/PBL 3 CD/PBL CD - PROBLEMA 3/output_files/pbl3.map.smsg " "Generated suppressed messages file E:/PBL 3 CD/PBL CD - PROBLEMA 3/output_files/pbl3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764265192028 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764265193004 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764265193004 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764265193795 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764265193795 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764265193795 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764265193795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764265194356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 27 14:39:54 2025 " "Processing ended: Thu Nov 27 14:39:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764265194356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764265194356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764265194356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764265194356 ""}
