**************************************************
Report         : passing_points

Reference      : r:/WORK/TOP
Implementation : i:/WORK/TOP
Version        : L-2016.03-SP1
Date           : Fri Aug 16 06:52:15 2024
**************************************************

291 Passing compare points:

  Ref  LAT        r:/WORK/TOP/clk_gate/U0_TLATNCAX12M
  Impl LAT        i:/WORK/TOP/clk_gate/U0_TLATNCAX12M

  Ref  DFF        r:/WORK/TOP/RX_DIVIDER/Counter_reg[0]
  Impl DFF        i:/WORK/TOP/RX_DIVIDER/Counter_reg[0]

  Ref  DFF        r:/WORK/TOP/RX_DIVIDER/Counter_reg[1]
  Impl DFF        i:/WORK/TOP/RX_DIVIDER/Counter_reg[1]

  Ref  DFF        r:/WORK/TOP/RX_DIVIDER/Counter_reg[2]
  Impl DFF        i:/WORK/TOP/RX_DIVIDER/Counter_reg[2]

  Ref  DFF        r:/WORK/TOP/RX_DIVIDER/Counter_reg[3]
  Impl DFF        i:/WORK/TOP/RX_DIVIDER/Counter_reg[3]

  Ref  DFF        r:/WORK/TOP/RX_DIVIDER/Counter_reg[4]
  Impl DFF        i:/WORK/TOP/RX_DIVIDER/Counter_reg[4]

  Ref  DFF        r:/WORK/TOP/RX_DIVIDER/Counter_reg[5]
  Impl DFF        i:/WORK/TOP/RX_DIVIDER/Counter_reg[5]

  Ref  DFF        r:/WORK/TOP/RX_DIVIDER/Counter_reg[6]
  Impl DFF        i:/WORK/TOP/RX_DIVIDER/Counter_reg[6]

  Ref  DFF        r:/WORK/TOP/RX_DIVIDER/Counter_reg[7]
  Impl DFF        i:/WORK/TOP/RX_DIVIDER/Counter_reg[7]

  Ref  DFF        r:/WORK/TOP/RX_DIVIDER/clk_reg
  Impl DFF        i:/WORK/TOP/RX_DIVIDER/clk_reg

  Ref  DFF        r:/WORK/TOP/RX_DIVIDER/flag_reg
  Impl DFF        i:/WORK/TOP/RX_DIVIDER/flag_reg

  Ref  DFF        r:/WORK/TOP/TX_DIVIDER/Counter_reg[0]
  Impl DFF        i:/WORK/TOP/TX_DIVIDER/Counter_reg[0]

  Ref  DFF        r:/WORK/TOP/TX_DIVIDER/Counter_reg[1]
  Impl DFF        i:/WORK/TOP/TX_DIVIDER/Counter_reg[1]

  Ref  DFF        r:/WORK/TOP/TX_DIVIDER/Counter_reg[2]
  Impl DFF        i:/WORK/TOP/TX_DIVIDER/Counter_reg[2]

  Ref  DFF        r:/WORK/TOP/TX_DIVIDER/Counter_reg[3]
  Impl DFF        i:/WORK/TOP/TX_DIVIDER/Counter_reg[3]

  Ref  DFF        r:/WORK/TOP/TX_DIVIDER/Counter_reg[4]
  Impl DFF        i:/WORK/TOP/TX_DIVIDER/Counter_reg[4]

  Ref  DFF        r:/WORK/TOP/TX_DIVIDER/Counter_reg[5]
  Impl DFF        i:/WORK/TOP/TX_DIVIDER/Counter_reg[5]

  Ref  DFF        r:/WORK/TOP/TX_DIVIDER/Counter_reg[6]
  Impl DFF        i:/WORK/TOP/TX_DIVIDER/Counter_reg[6]

  Ref  DFF        r:/WORK/TOP/TX_DIVIDER/Counter_reg[7]
  Impl DFF        i:/WORK/TOP/TX_DIVIDER/Counter_reg[7]

  Ref  DFF        r:/WORK/TOP/TX_DIVIDER/clk_reg
  Impl DFF        i:/WORK/TOP/TX_DIVIDER/clk_reg

  Ref  DFF        r:/WORK/TOP/TX_DIVIDER/flag_reg
  Impl DFF        i:/WORK/TOP/TX_DIVIDER/flag_reg

  Ref  DFF        r:/WORK/TOP/alu/ALU_OUT_reg[0]
  Impl DFF        i:/WORK/TOP/alu/ALU_OUT_reg[0]

  Ref  DFF        r:/WORK/TOP/alu/ALU_OUT_reg[1]
  Impl DFF        i:/WORK/TOP/alu/ALU_OUT_reg[1]

  Ref  DFF        r:/WORK/TOP/alu/ALU_OUT_reg[2]
  Impl DFF        i:/WORK/TOP/alu/ALU_OUT_reg[2]

  Ref  DFF        r:/WORK/TOP/alu/ALU_OUT_reg[3]
  Impl DFF        i:/WORK/TOP/alu/ALU_OUT_reg[3]

  Ref  DFF        r:/WORK/TOP/alu/ALU_OUT_reg[4]
  Impl DFF        i:/WORK/TOP/alu/ALU_OUT_reg[4]

  Ref  DFF        r:/WORK/TOP/alu/ALU_OUT_reg[5]
  Impl DFF        i:/WORK/TOP/alu/ALU_OUT_reg[5]

  Ref  DFF        r:/WORK/TOP/alu/ALU_OUT_reg[6]
  Impl DFF        i:/WORK/TOP/alu/ALU_OUT_reg[6]

  Ref  DFF        r:/WORK/TOP/alu/ALU_OUT_reg[7]
  Impl DFF        i:/WORK/TOP/alu/ALU_OUT_reg[7]

  Ref  DFF        r:/WORK/TOP/alu/OUT_VALID_reg
  Impl DFF        i:/WORK/TOP/alu/OUT_VALID_reg

  Ref  DFF        r:/WORK/TOP/data_sync/PG/ff_out_reg
  Impl DFF        i:/WORK/TOP/data_sync/PG/ff_out_reg

  Ref  DFF        r:/WORK/TOP/data_sync/shift_reg_reg[0]
  Impl DFF        i:/WORK/TOP/data_sync/shift_reg_reg[0]

  Ref  DFF        r:/WORK/TOP/data_sync/shift_reg_reg[1]
  Impl DFF        i:/WORK/TOP/data_sync/shift_reg_reg[1]

  Ref  DFF        r:/WORK/TOP/data_sync/sync_data_reg[0]
  Impl DFF        i:/WORK/TOP/data_sync/sync_data_reg[0]

  Ref  DFF        r:/WORK/TOP/data_sync/sync_data_reg[1]
  Impl DFF        i:/WORK/TOP/data_sync/sync_data_reg[1]

  Ref  DFF        r:/WORK/TOP/data_sync/sync_data_reg[2]
  Impl DFF        i:/WORK/TOP/data_sync/sync_data_reg[2]

  Ref  DFF        r:/WORK/TOP/data_sync/sync_data_reg[3]
  Impl DFF        i:/WORK/TOP/data_sync/sync_data_reg[3]

  Ref  DFF        r:/WORK/TOP/data_sync/sync_data_reg[4]
  Impl DFF        i:/WORK/TOP/data_sync/sync_data_reg[4]

  Ref  DFF        r:/WORK/TOP/data_sync/sync_data_reg[5]
  Impl DFF        i:/WORK/TOP/data_sync/sync_data_reg[5]

  Ref  DFF        r:/WORK/TOP/data_sync/sync_data_reg[6]
  Impl DFF        i:/WORK/TOP/data_sync/sync_data_reg[6]

  Ref  DFF        r:/WORK/TOP/data_sync/sync_data_reg[7]
  Impl DFF        i:/WORK/TOP/data_sync/sync_data_reg[7]

  Ref  DFF        r:/WORK/TOP/data_sync/sync_en_reg
  Impl DFF        i:/WORK/TOP/data_sync/sync_en_reg

  Ref  DFF        r:/WORK/TOP/fifo/R2W_SYNC/Out_reg[0]
  Impl DFF        i:/WORK/TOP/fifo/R2W_SYNC/Out_reg[0]

  Ref  DFF        r:/WORK/TOP/fifo/R2W_SYNC/Out_reg[1]
  Impl DFF        i:/WORK/TOP/fifo/R2W_SYNC/Out_reg[1]

  Ref  DFF        r:/WORK/TOP/fifo/R2W_SYNC/Out_reg[2]
  Impl DFF        i:/WORK/TOP/fifo/R2W_SYNC/Out_reg[2]

  Ref  DFF        r:/WORK/TOP/fifo/R2W_SYNC/Out_reg[3]
  Impl DFF        i:/WORK/TOP/fifo/R2W_SYNC/Out_reg[3]

  Ref  DFF        r:/WORK/TOP/fifo/R2W_SYNC/flop1_reg[0]
  Impl DFF        i:/WORK/TOP/fifo/R2W_SYNC/flop1_reg[0]

  Ref  DFF        r:/WORK/TOP/fifo/R2W_SYNC/flop1_reg[1]
  Impl DFF        i:/WORK/TOP/fifo/R2W_SYNC/flop1_reg[1]

  Ref  DFF        r:/WORK/TOP/fifo/R2W_SYNC/flop1_reg[2]
  Impl DFF        i:/WORK/TOP/fifo/R2W_SYNC/flop1_reg[2]

  Ref  DFF        r:/WORK/TOP/fifo/R2W_SYNC/flop1_reg[3]
  Impl DFF        i:/WORK/TOP/fifo/R2W_SYNC/flop1_reg[3]

  Ref  DFF        r:/WORK/TOP/fifo/W2R_SYNC/Out_reg[0]
  Impl DFF        i:/WORK/TOP/fifo/W2R_SYNC/Out_reg[0]

  Ref  DFF        r:/WORK/TOP/fifo/W2R_SYNC/Out_reg[1]
  Impl DFF        i:/WORK/TOP/fifo/W2R_SYNC/Out_reg[1]

  Ref  DFF        r:/WORK/TOP/fifo/W2R_SYNC/Out_reg[2]
  Impl DFF        i:/WORK/TOP/fifo/W2R_SYNC/Out_reg[2]

  Ref  DFF        r:/WORK/TOP/fifo/W2R_SYNC/Out_reg[3]
  Impl DFF        i:/WORK/TOP/fifo/W2R_SYNC/Out_reg[3]

  Ref  DFF        r:/WORK/TOP/fifo/W2R_SYNC/flop1_reg[0]
  Impl DFF        i:/WORK/TOP/fifo/W2R_SYNC/flop1_reg[0]

  Ref  DFF        r:/WORK/TOP/fifo/W2R_SYNC/flop1_reg[1]
  Impl DFF        i:/WORK/TOP/fifo/W2R_SYNC/flop1_reg[1]

  Ref  DFF        r:/WORK/TOP/fifo/W2R_SYNC/flop1_reg[2]
  Impl DFF        i:/WORK/TOP/fifo/W2R_SYNC/flop1_reg[2]

  Ref  DFF        r:/WORK/TOP/fifo/W2R_SYNC/flop1_reg[3]
  Impl DFF        i:/WORK/TOP/fifo/W2R_SYNC/flop1_reg[3]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[0][0]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[0][0]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[0][1]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[0][1]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[0][2]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[0][2]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[0][3]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[0][3]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[0][4]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[0][4]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[0][5]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[0][5]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[0][6]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[0][6]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[0][7]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[0][7]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[1][0]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[1][0]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[1][1]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[1][1]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[1][2]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[1][2]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[1][3]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[1][3]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[1][4]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[1][4]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[1][5]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[1][5]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[1][6]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[1][6]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[1][7]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[1][7]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[2][0]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[2][0]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[2][1]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[2][1]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[2][2]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[2][2]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[2][3]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[2][3]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[2][4]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[2][4]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[2][5]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[2][5]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[2][6]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[2][6]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[2][7]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[2][7]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[3][0]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[3][0]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[3][1]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[3][1]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[3][2]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[3][2]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[3][3]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[3][3]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[3][4]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[3][4]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[3][5]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[3][5]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[3][6]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[3][6]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[3][7]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[3][7]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[4][0]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[4][0]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[4][1]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[4][1]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[4][2]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[4][2]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[4][3]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[4][3]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[4][4]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[4][4]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[4][5]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[4][5]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[4][6]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[4][6]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[4][7]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[4][7]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[5][0]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[5][0]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[5][1]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[5][1]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[5][2]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[5][2]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[5][3]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[5][3]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[5][4]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[5][4]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[5][5]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[5][5]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[5][6]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[5][6]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[5][7]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[5][7]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[6][0]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[6][0]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[6][1]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[6][1]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[6][2]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[6][2]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[6][3]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[6][3]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[6][4]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[6][4]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[6][5]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[6][5]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[6][6]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[6][6]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[6][7]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[6][7]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[7][0]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[7][0]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[7][1]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[7][1]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[7][2]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[7][2]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[7][3]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[7][3]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[7][4]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[7][4]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[7][5]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[7][5]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[7][6]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[7][6]

  Ref  DFF        r:/WORK/TOP/fifo/mem/MEM_reg[7][7]
  Impl DFF        i:/WORK/TOP/fifo/mem/MEM_reg[7][7]

  Ref  DFF        r:/WORK/TOP/fifo/rd/RD_PTR_reg[0]
  Impl DFF        i:/WORK/TOP/fifo/rd/RD_PTR_reg[0]

  Ref  DFF        r:/WORK/TOP/fifo/rd/RD_PTR_reg[1]
  Impl DFF        i:/WORK/TOP/fifo/rd/RD_PTR_reg[1]

  Ref  DFF        r:/WORK/TOP/fifo/rd/RD_PTR_reg[2]
  Impl DFF        i:/WORK/TOP/fifo/rd/RD_PTR_reg[2]

  Ref  DFF        r:/WORK/TOP/fifo/rd/RD_PTR_reg[3]
  Impl DFF        i:/WORK/TOP/fifo/rd/RD_PTR_reg[3]

  Ref  DFF        r:/WORK/TOP/fifo/wr/WR_PTR_reg[0]
  Impl DFF        i:/WORK/TOP/fifo/wr/WR_PTR_reg[0]

  Ref  DFF        r:/WORK/TOP/fifo/wr/WR_PTR_reg[1]
  Impl DFF        i:/WORK/TOP/fifo/wr/WR_PTR_reg[1]

  Ref  DFF        r:/WORK/TOP/fifo/wr/WR_PTR_reg[2]
  Impl DFF        i:/WORK/TOP/fifo/wr/WR_PTR_reg[2]

  Ref  DFF        r:/WORK/TOP/fifo/wr/WR_PTR_reg[3]
  Impl DFF        i:/WORK/TOP/fifo/wr/WR_PTR_reg[3]

  Ref  DFF        r:/WORK/TOP/pulse_gen/ff_out_reg
  Impl DFF        i:/WORK/TOP/pulse_gen/ff_out_reg

  Ref  DFF        r:/WORK/TOP/rf/RdDataValid_reg
  Impl DFF        i:/WORK/TOP/rf/RdDataValid_reg

  Ref  DFF        r:/WORK/TOP/rf/RdData_reg[0]
  Impl DFF        i:/WORK/TOP/rf/RdData_reg[0]

  Ref  DFF        r:/WORK/TOP/rf/RdData_reg[1]
  Impl DFF        i:/WORK/TOP/rf/RdData_reg[1]

  Ref  DFF        r:/WORK/TOP/rf/RdData_reg[2]
  Impl DFF        i:/WORK/TOP/rf/RdData_reg[2]

  Ref  DFF        r:/WORK/TOP/rf/RdData_reg[3]
  Impl DFF        i:/WORK/TOP/rf/RdData_reg[3]

  Ref  DFF        r:/WORK/TOP/rf/RdData_reg[4]
  Impl DFF        i:/WORK/TOP/rf/RdData_reg[4]

  Ref  DFF        r:/WORK/TOP/rf/RdData_reg[5]
  Impl DFF        i:/WORK/TOP/rf/RdData_reg[5]

  Ref  DFF        r:/WORK/TOP/rf/RdData_reg[6]
  Impl DFF        i:/WORK/TOP/rf/RdData_reg[6]

  Ref  DFF        r:/WORK/TOP/rf/RdData_reg[7]
  Impl DFF        i:/WORK/TOP/rf/RdData_reg[7]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[0][0]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[0][0]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[0][1]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[0][1]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[0][2]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[0][2]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[0][3]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[0][3]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[0][4]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[0][4]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[0][5]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[0][5]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[0][6]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[0][6]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[0][7]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[0][7]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[1][0]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[1][0]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[1][1]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[1][1]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[1][2]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[1][2]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[1][3]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[1][3]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[1][4]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[1][4]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[1][5]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[1][5]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[1][6]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[1][6]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[1][7]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[1][7]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[2][0]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[2][0]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[2][1]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[2][1]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[2][2]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[2][2]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[2][3]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[2][3]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[2][4]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[2][4]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[2][5]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[2][5]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[2][6]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[2][6]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[2][7]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[2][7]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[3][0]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[3][0]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[3][1]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[3][1]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[3][2]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[3][2]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[3][3]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[3][3]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[3][4]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[3][4]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[3][5]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[3][5]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[3][6]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[3][6]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[3][7]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[3][7]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[4][0]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[4][0]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[4][1]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[4][1]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[4][2]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[4][2]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[4][3]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[4][3]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[4][4]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[4][4]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[4][5]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[4][5]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[4][6]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[4][6]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[4][7]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[4][7]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[5][0]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[5][0]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[5][1]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[5][1]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[5][2]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[5][2]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[5][3]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[5][3]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[5][4]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[5][4]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[5][5]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[5][5]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[5][6]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[5][6]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[5][7]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[5][7]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[6][0]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[6][0]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[6][1]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[6][1]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[6][2]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[6][2]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[6][3]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[6][3]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[6][4]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[6][4]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[6][5]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[6][5]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[6][6]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[6][6]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[6][7]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[6][7]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[7][0]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[7][0]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[7][1]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[7][1]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[7][2]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[7][2]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[7][3]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[7][3]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[7][4]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[7][4]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[7][5]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[7][5]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[7][6]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[7][6]

  Ref  DFF        r:/WORK/TOP/rf/mem_reg[7][7]
  Impl DFF        i:/WORK/TOP/rf/mem_reg[7][7]

  Ref  DFF        r:/WORK/TOP/rst_sync_1/shift_reg_reg[0]
  Impl DFF        i:/WORK/TOP/rst_sync_1/shift_reg_reg[0]

  Ref  DFF        r:/WORK/TOP/rst_sync_1/shift_reg_reg[1]
  Impl DFF        i:/WORK/TOP/rst_sync_1/shift_reg_reg[1]

  Ref  DFF        r:/WORK/TOP/rst_sync_2/shift_reg_reg[0]
  Impl DFF        i:/WORK/TOP/rst_sync_2/shift_reg_reg[0]

  Ref  DFF        r:/WORK/TOP/rst_sync_2/shift_reg_reg[1]
  Impl DFF        i:/WORK/TOP/rst_sync_2/shift_reg_reg[1]

  Ref  DFF        r:/WORK/TOP/sys_cntrl/addr_reg_reg[0]
  Impl DFF        i:/WORK/TOP/sys_cntrl/addr_reg_reg[0]

  Ref  DFF        r:/WORK/TOP/sys_cntrl/addr_reg_reg[1]
  Impl DFF        i:/WORK/TOP/sys_cntrl/addr_reg_reg[1]

  Ref  DFF        r:/WORK/TOP/sys_cntrl/addr_reg_reg[2]
  Impl DFF        i:/WORK/TOP/sys_cntrl/addr_reg_reg[2]

  Ref  DFF        r:/WORK/TOP/sys_cntrl/addr_reg_reg[3]
  Impl DFF        i:/WORK/TOP/sys_cntrl/addr_reg_reg[3]

  Ref  DFF        r:/WORK/TOP/sys_cntrl/cur_state_reg[0]
  Impl DFF        i:/WORK/TOP/sys_cntrl/cur_state_reg[0]

  Ref  DFF        r:/WORK/TOP/sys_cntrl/cur_state_reg[1]
  Impl DFF        i:/WORK/TOP/sys_cntrl/cur_state_reg[1]

  Ref  DFF        r:/WORK/TOP/sys_cntrl/cur_state_reg[2]
  Impl DFF        i:/WORK/TOP/sys_cntrl/cur_state_reg[2]

  Ref  DFF        r:/WORK/TOP/sys_cntrl/cur_state_reg[3]
  Impl DFF        i:/WORK/TOP/sys_cntrl/cur_state_reg[3]

  Ref  DFF        r:/WORK/TOP/sys_cntrl/fifo_wr_data_reg_reg[0]
  Impl DFF        i:/WORK/TOP/sys_cntrl/fifo_wr_data_reg_reg[0]

  Ref  DFF        r:/WORK/TOP/sys_cntrl/fifo_wr_data_reg_reg[1]
  Impl DFF        i:/WORK/TOP/sys_cntrl/fifo_wr_data_reg_reg[1]

  Ref  DFF        r:/WORK/TOP/sys_cntrl/fifo_wr_data_reg_reg[2]
  Impl DFF        i:/WORK/TOP/sys_cntrl/fifo_wr_data_reg_reg[2]

  Ref  DFF        r:/WORK/TOP/sys_cntrl/fifo_wr_data_reg_reg[3]
  Impl DFF        i:/WORK/TOP/sys_cntrl/fifo_wr_data_reg_reg[3]

  Ref  DFF        r:/WORK/TOP/sys_cntrl/fifo_wr_data_reg_reg[4]
  Impl DFF        i:/WORK/TOP/sys_cntrl/fifo_wr_data_reg_reg[4]

  Ref  DFF        r:/WORK/TOP/sys_cntrl/fifo_wr_data_reg_reg[5]
  Impl DFF        i:/WORK/TOP/sys_cntrl/fifo_wr_data_reg_reg[5]

  Ref  DFF        r:/WORK/TOP/sys_cntrl/fifo_wr_data_reg_reg[6]
  Impl DFF        i:/WORK/TOP/sys_cntrl/fifo_wr_data_reg_reg[6]

  Ref  DFF        r:/WORK/TOP/sys_cntrl/fifo_wr_data_reg_reg[7]
  Impl DFF        i:/WORK/TOP/sys_cntrl/fifo_wr_data_reg_reg[7]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Data_Sampling_TOP/BIT_AVAILABLE_reg
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Data_Sampling_TOP/BIT_AVAILABLE_reg

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Data_Sampling_TOP/Mid_reg[0]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Data_Sampling_TOP/Mid_reg[0]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Data_Sampling_TOP/Mid_reg[1]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Data_Sampling_TOP/Mid_reg[1]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Data_Sampling_TOP/Mid_reg[2]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Data_Sampling_TOP/Mid_reg[2]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Data_Sampling_TOP/Mid_reg[3]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Data_Sampling_TOP/Mid_reg[3]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Data_Sampling_TOP/Mid_reg[4]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Data_Sampling_TOP/Mid_reg[4]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Data_Sampling_TOP/SAMPLED_BIT_reg
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Data_Sampling_TOP/SAMPLED_BIT_reg

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Data_Sampling_TOP/one_reg[0]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Data_Sampling_TOP/one_reg[0]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Data_Sampling_TOP/one_reg[1]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Data_Sampling_TOP/one_reg[1]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Data_Sampling_TOP/zero_reg[0]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Data_Sampling_TOP/zero_reg[0]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Data_Sampling_TOP/zero_reg[1]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Data_Sampling_TOP/zero_reg[1]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[0]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[0]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[1]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[1]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[2]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[2]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[3]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[3]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[4]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[4]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[5]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[5]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[6]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[6]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[7]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[7]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Deserializer_TOP/P_DATA_reg[0]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Deserializer_TOP/P_DATA_reg[0]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Deserializer_TOP/P_DATA_reg[1]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Deserializer_TOP/P_DATA_reg[1]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Deserializer_TOP/P_DATA_reg[2]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Deserializer_TOP/P_DATA_reg[2]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Deserializer_TOP/P_DATA_reg[3]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Deserializer_TOP/P_DATA_reg[3]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Deserializer_TOP/P_DATA_reg[4]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Deserializer_TOP/P_DATA_reg[4]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Deserializer_TOP/P_DATA_reg[5]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Deserializer_TOP/P_DATA_reg[5]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Deserializer_TOP/P_DATA_reg[6]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Deserializer_TOP/P_DATA_reg[6]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Deserializer_TOP/P_DATA_reg[7]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Deserializer_TOP/P_DATA_reg[7]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Deserializer_TOP/i_reg[0]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Deserializer_TOP/i_reg[0]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Deserializer_TOP/i_reg[1]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Deserializer_TOP/i_reg[1]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Deserializer_TOP/i_reg[2]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Deserializer_TOP/i_reg[2]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Deserializer_TOP/i_reg[3]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Deserializer_TOP/i_reg[3]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[0]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[0]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[1]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[1]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[2]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[2]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[3]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[3]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[1]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[1]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[2]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[2]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[3]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[3]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[4]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[4]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[5]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[5]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/FSM_TOP/DATA_VALID_reg
  Impl DFF        i:/WORK/TOP/uart/uart_rx/FSM_TOP/DATA_VALID_reg

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/FSM_TOP/curr_state_reg[0]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/FSM_TOP/curr_state_reg[0]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/FSM_TOP/curr_state_reg[1]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/FSM_TOP/curr_state_reg[1]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/FSM_TOP/curr_state_reg[2]
  Impl DFF        i:/WORK/TOP/uart/uart_rx/FSM_TOP/curr_state_reg[2]

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Parity_Check_TOP/Parity_Err_reg
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Parity_Check_TOP/Parity_Err_reg

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Parity_Check_TOP/check_reg
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Parity_Check_TOP/check_reg

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/Parity_Check_TOP/parity_bit_reg
  Impl DFF        i:/WORK/TOP/uart/uart_rx/Parity_Check_TOP/parity_bit_reg

  Ref  DFF        r:/WORK/TOP/uart/uart_rx/STOP_CHECK_TOP/STOP_ERR_reg
  Impl DFF        i:/WORK/TOP/uart/uart_rx/STOP_CHECK_TOP/STOP_ERR_reg

  Ref  DFF        r:/WORK/TOP/uart/uart_tx/FSM_TOP/cur_state_reg[0]
  Impl DFF        i:/WORK/TOP/uart/uart_tx/FSM_TOP/cur_state_reg[0]

  Ref  DFF        r:/WORK/TOP/uart/uart_tx/FSM_TOP/cur_state_reg[1]
  Impl DFF        i:/WORK/TOP/uart/uart_tx/FSM_TOP/cur_state_reg[1]

  Ref  DFF        r:/WORK/TOP/uart/uart_tx/FSM_TOP/cur_state_reg[2]
  Impl DFF        i:/WORK/TOP/uart/uart_tx/FSM_TOP/cur_state_reg[2]

  Ref  DFF        r:/WORK/TOP/uart/uart_tx/MUX_TOP/OUT_reg
  Impl DFF        i:/WORK/TOP/uart/uart_tx/MUX_TOP/OUT_reg

  Ref  DFF        r:/WORK/TOP/uart/uart_tx/Serializer_TOP/counter_reg[0]
  Impl DFF        i:/WORK/TOP/uart/uart_tx/Serializer_TOP/counter_reg[0]

  Ref  DFF        r:/WORK/TOP/uart/uart_tx/Serializer_TOP/counter_reg[1]
  Impl DFF        i:/WORK/TOP/uart/uart_tx/Serializer_TOP/counter_reg[1]

  Ref  DFF        r:/WORK/TOP/uart/uart_tx/Serializer_TOP/counter_reg[2]
  Impl DFF        i:/WORK/TOP/uart/uart_tx/Serializer_TOP/counter_reg[2]

  Ref  DFF        r:/WORK/TOP/uart/uart_tx/Serializer_TOP/data_reg[0]
  Impl DFF        i:/WORK/TOP/uart/uart_tx/Serializer_TOP/data_reg[0]

  Ref  DFF        r:/WORK/TOP/uart/uart_tx/Serializer_TOP/data_reg[1]
  Impl DFF        i:/WORK/TOP/uart/uart_tx/Serializer_TOP/data_reg[1]

  Ref  DFF        r:/WORK/TOP/uart/uart_tx/Serializer_TOP/data_reg[2]
  Impl DFF        i:/WORK/TOP/uart/uart_tx/Serializer_TOP/data_reg[2]

  Ref  DFF        r:/WORK/TOP/uart/uart_tx/Serializer_TOP/data_reg[3]
  Impl DFF        i:/WORK/TOP/uart/uart_tx/Serializer_TOP/data_reg[3]

  Ref  DFF        r:/WORK/TOP/uart/uart_tx/Serializer_TOP/data_reg[4]
  Impl DFF        i:/WORK/TOP/uart/uart_tx/Serializer_TOP/data_reg[4]

  Ref  DFF        r:/WORK/TOP/uart/uart_tx/Serializer_TOP/data_reg[5]
  Impl DFF        i:/WORK/TOP/uart/uart_tx/Serializer_TOP/data_reg[5]

  Ref  DFF        r:/WORK/TOP/uart/uart_tx/Serializer_TOP/data_reg[6]
  Impl DFF        i:/WORK/TOP/uart/uart_tx/Serializer_TOP/data_reg[6]

  Ref  DFF        r:/WORK/TOP/uart/uart_tx/Serializer_TOP/data_reg[7]
  Impl DFF        i:/WORK/TOP/uart/uart_tx/Serializer_TOP/data_reg[7]

  Ref  Port       r:/WORK/TOP/TX_OUT
  Impl Port       i:/WORK/TOP/TX_OUT

  Ref  Port       r:/WORK/TOP/par_err
  Impl Port       i:/WORK/TOP/par_err

  Ref  Port       r:/WORK/TOP/stp_err
  Impl Port       i:/WORK/TOP/stp_err

 [BBNet: multiply-driven net
  BBPin: black-box pin
  Cut:   cut-point
  DFF:   non-constant DFF register
  DFF0:  constant 0 DFF register
  DFF1:  constant 1 DFF register
  DFFX:  constant X DFF register
  DFF0X: constrained 0X DFF register
  DFF1X: constrained 1X DFF register
  LAT:   non-constant latch register
  LAT0:  constant 0 latch register
  LAT1:  constant 1 latch register
  LATX:  constant X latch register
  LAT0X: constrained 0X latch register
  LAT1X: constrained 1X latch register
  LATCG: clock-gating latch register
  TLA:   transparent latch register
  TLA0X: transparent constrained 0X latch register
  TLA1X: transparent constrained 1X latch register
  Loop:  cycle break point
  Port:  primary (top-level) port
  Und:   undriven signal cut-point
  Unk:   unknown signal cut-point]

1
