digraph "CFG for '_Z17ReduceHKernelFastPKhPfii' function" {
	label="CFG for '_Z17ReduceHKernelFastPKhPfii' function";

	Node0x456e490 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %15 = shl i32 %14, 7\l  %16 = icmp slt i32 %13, %2\l  br i1 %16, label %17, label %38\l|{<s0>T|<s1>F}}"];
	Node0x456e490:s0 -> Node0x456f040;
	Node0x456e490:s1 -> Node0x4570720;
	Node0x456f040 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%17:\l17:                                               \l  %18 = add nsw i32 %15, 128\l  %19 = tail call i32 @llvm.smin.i32(i32 %18, i32 %3)\l  %20 = icmp slt i32 %15, %19\l  br i1 %20, label %26, label %21\l|{<s0>T|<s1>F}}"];
	Node0x456f040:s0 -> Node0x4570bb0;
	Node0x456f040:s1 -> Node0x4570c40;
	Node0x4570c40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%21:\l21:                                               \l  %22 = phi float [ 0.000000e+00, %17 ], [ %35, %26 ]\l  %23 = sext i32 %13 to i64\l  %24 = getelementptr inbounds float, float addrspace(1)* %1, i64 %23\l  %25 = atomicrmw fadd float addrspace(1)* %24, float %22\l... syncscope(\"agent-one-as\") monotonic, align 4\l  br label %38\l}"];
	Node0x4570c40 -> Node0x4570720;
	Node0x4570bb0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%26:\l26:                                               \l  %27 = phi i32 [ %36, %26 ], [ %15, %17 ]\l  %28 = phi float [ %35, %26 ], [ 0.000000e+00, %17 ]\l  %29 = mul nsw i32 %27, %2\l  %30 = add nsw i32 %29, %13\l  %31 = sext i32 %30 to i64\l  %32 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %31\l  %33 = load i8, i8 addrspace(1)* %32, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %34 = uitofp i8 %33 to float\l  %35 = fadd contract float %28, %34\l  %36 = add nsw i32 %27, 1\l  %37 = icmp slt i32 %36, %19\l  br i1 %37, label %26, label %21, !llvm.loop !10\l|{<s0>T|<s1>F}}"];
	Node0x4570bb0:s0 -> Node0x4570bb0;
	Node0x4570bb0:s1 -> Node0x4570c40;
	Node0x4570720 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%38:\l38:                                               \l  ret void\l}"];
}
