// Seed: 3140841604
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  tri0 id_10, id_11, id_12;
  always id_5 <= -1;
  assign id_5  = id_4 == -1'b0;
  assign id_11 = 1;
  wire id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_10,
      id_7
  );
  assign id_2 = -1;
endmodule
