Loading db file '/home/ICer/Asic_pulpino/DB/tphn65lpnv2od3_sltc1.db'
Loading db file '/home/ICer/Asic_pulpino/DB/tcbn65lpbwp7ttc.db'
Loading db file '/home/ICer/Asic_pulpino/DB/ts1n65lpll1024x8m4.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
Warning: Design has unannotated black box outputs. (PWR-428)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : pulpino_top_pads
Version: O-2018.06-SP1
Date   : Mon Jul 10 22:53:37 2023
****************************************


Library(s) Used:

    tcbn65lpbwp7ttc (File: /home/ICer/Asic_pulpino/DB/tcbn65lpbwp7ttc.db)
    tphn65lpnv2od3_sltc1 (File: /home/ICer/Asic_pulpino/DB/tphn65lpnv2od3_sltc1.db)
    ts1n65lpll1024x8m4 (File: /home/ICer/Asic_pulpino/DB/ts1n65lpll1024x8m4.db)


Operating Conditions: NCCOM   Library: tcbn65lpbwp7ttc
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
pulpino_top_pads       TSMC8K_Lowk_Conservative tcbn65lpbwp7ttc


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
pulpino_top_pads                        221.163   30.585 2.27e+04  251.771 100.0
  top_p (pulpino_top)                   148.477   26.345 2.26e+04  174.845  69.4
    axi_interconnect_i (axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_I_slave_AXI_BUS__AXI_ADDR_WIDTH_32_AXI_DATA_WIDTH_32_AXI_ID_WIDTH_2_AXI_USER_WIDTH_1I_master_AXI_BUS__AXI_ADDR_WIDTH_32_AXI_DATA_WIDTH_32_AXI_ID_WIDTH_4_AXI_USER_WIDTH_1) 2.35e-02    0.311  404.708    0.335   0.1
      axi_node_i (axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1) 2.35e-02    0.311  404.707    0.335   0.1
        u_RESP_BLOCK_GEN_2__RESP_BLOCK (axi_response_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DEPTH_DW8_AXI_ID_IN2_N_REGION1_1) 2.85e-03 6.36e-02   80.733 6.65e-02   0.0
          DW_ADDR_DEC (axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_1) 2.83e-03 2.46e-02   11.379 2.74e-02   0.0
            MASTER_ID_FIFO (generic_fifo_DATA_WIDTH3_DATA_DEPTH8_1) 2.83e-03 2.46e-02   11.007 2.74e-02   0.0
              cg_cell (cluster_clock_gating_1) 2.81e-03 7.62e-04    0.178 3.57e-03   0.0
          AW_ADDR_DEC (axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_1) 3.01e-06 1.52e-03   17.824 1.54e-03   0.0
          AR_ADDR_DEC (axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_1) 6.59e-07 7.61e-04   17.124 7.79e-04   0.0
          BR_ALLOC (axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1)    0.000 2.47e-02   24.859 2.47e-02   0.0
            add_158 (axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1_DW01_inc_1)    0.000    0.000    1.035 1.04e-06   0.0
            add_303 (axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1_DW01_inc_0)    0.000    0.000    0.808 8.08e-07   0.0
            ARB_TREE_BR_ARB_TREE (axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3_1)    0.000 1.46e-03    8.956 1.47e-03   0.0
              RR_REQ (axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_1)    0.000 1.46e-03    0.576 1.46e-03   0.0
              BINARY_TREE_STAGE_1__INCR_VERT_1__LEAF_NODES_FAN_IN_REQ (axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_1)    0.000 1.96e-07    2.818 3.01e-06   0.0
              BINARY_TREE_STAGE_1__INCR_VERT_0__LEAF_NODES_FAN_IN_REQ (axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_2)    0.000    0.000    2.743 2.74e-06   0.0
              BINARY_TREE_STAGE_0__INCR_VERT_0__LAST_NODE_FAN_IN_REQ (axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3)    0.000    0.000    2.814 2.81e-06   0.0
          BW_ALLOC (axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1) 1.55e-05 1.20e-02    9.547 1.21e-02   0.0
            add_151 (axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1_DW01_inc_0) 2.57e-07 3.21e-07    1.035 1.61e-06   0.0
            ARB_TREE_BW_ARB_TREE (axi_ArbitrationTree_AUX_WIDTH3_ID_WIDTH2_N_MASTER3_1) 4.11e-06 1.46e-03    2.589 1.47e-03   0.0
              RR_REQ (axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_2) 5.07e-07 1.46e-03    0.576 1.46e-03   0.0
              BINARY_TREE_STAGE_1__INCR_VERT_1__LEAF_NODES_FAN_IN_REQ (axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_1)    0.000 2.75e-08    0.670 6.97e-07   0.0
              BINARY_TREE_STAGE_1__INCR_VERT_0__LEAF_NODES_FAN_IN_REQ (axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_2) 1.78e-06 6.95e-07    0.669 3.14e-06   0.0
              BINARY_TREE_STAGE_0__INCR_VERT_0__LAST_NODE_FAN_IN_REQ (axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3) 1.83e-06 7.22e-07    0.669 3.22e-06   0.0
        u_RESP_BLOCK_GEN_1__RESP_BLOCK (axi_response_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DEPTH_DW8_AXI_ID_IN2_N_REGION1_2) 2.81e-03 6.36e-02   80.610 6.64e-02   0.0
          DW_ADDR_DEC (axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2) 2.81e-03 2.46e-02   11.377 2.74e-02   0.0
            MASTER_ID_FIFO (generic_fifo_DATA_WIDTH3_DATA_DEPTH8_2) 2.81e-03 2.46e-02   11.006 2.74e-02   0.0
              cg_cell (cluster_clock_gating_2) 2.81e-03 7.61e-04    0.178 3.57e-03   0.0
          AW_ADDR_DEC (axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_2)    0.000 1.52e-03   17.824 1.54e-03   0.0
          AR_ADDR_DEC (axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_2)    0.000 7.61e-04   17.124 7.78e-04   0.0
          BR_ALLOC (axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2)    0.000 2.47e-02   24.762 2.47e-02   0.0
            add_158 (axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2_DW01_inc_1)    0.000    0.000    1.035 1.04e-06   0.0
            add_303 (axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2_DW01_inc_0)    0.000    0.000    0.808 8.08e-07   0.0
            ARB_TREE_BR_ARB_TREE (axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3_2)    0.000 1.46e-03    8.882 1.47e-03   0.0
              RR_REQ (axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_3)    0.000 1.46e-03    0.576 1.46e-03   0.0
              BINARY_TREE_STAGE_1__INCR_VERT_1__LEAF_NODES_FAN_IN_REQ (axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_4)    0.000 1.96e-07    2.818 3.01e-06   0.0
              BINARY_TREE_STAGE_1__INCR_VERT_0__LEAF_NODES_FAN_IN_REQ (axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_5)    0.000    0.000    2.706 2.71e-06   0.0
              BINARY_TREE_STAGE_0__INCR_VERT_0__LAST_NODE_FAN_IN_REQ (axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_6)    0.000    0.000    2.777 2.78e-06   0.0
          BW_ALLOC (axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2)    0.000 1.20e-02    9.524 1.20e-02   0.0
            add_151 (axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2_DW01_inc_0)    0.000    0.000    1.035 1.04e-06   0.0
            ARB_TREE_BW_ARB_TREE (axi_ArbitrationTree_AUX_WIDTH3_ID_WIDTH2_N_MASTER3_2)    0.000 1.46e-03    2.589 1.46e-03   0.0
              RR_REQ (axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_4)    0.000 1.46e-03    0.576 1.46e-03   0.0
              BINARY_TREE_STAGE_1__INCR_VERT_1__LEAF_NODES_FAN_IN_REQ (axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_4)    0.000 2.58e-08    0.670 6.95e-07   0.0
              BINARY_TREE_STAGE_1__INCR_VERT_0__LEAF_NODES_FAN_IN_REQ (axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_5)    0.000 1.43e-08    0.669 6.83e-07   0.0
              BINARY_TREE_STAGE_0__INCR_VERT_0__LAST_NODE_FAN_IN_REQ (axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_6)    0.000    0.000    0.669 6.69e-07   0.0
        u_RESP_BLOCK_GEN_0__RESP_BLOCK (axi_response_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DEPTH_DW8_AXI_ID_IN2_N_REGION1_0) 2.83e-03 6.36e-02   81.076 6.65e-02   0.0
          DW_ADDR_DEC (axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_0) 2.81e-03 2.46e-02   11.374 2.74e-02   0.0
            MASTER_ID_FIFO (generic_fifo_DATA_WIDTH3_DATA_DEPTH8_0) 2.81e-03 2.46e-02   11.005 2.74e-02   0.0
              cg_cell (cluster_clock_gating_3) 2.81e-03 7.61e-04    0.178 3.57e-03   0.0
          AW_ADDR_DEC (axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_0) 8.15e-06 1.53e-03   17.810 1.55e-03   0.0
          AR_ADDR_DEC (axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_0) 8.34e-06 7.68e-04   17.111 7.94e-04   0.0
          BR_ALLOC (axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_0) 1.64e-06 2.47e-02   25.168 2.47e-02   0.0
            add_158 (axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_0_DW01_inc_1) 7.57e-09 9.42e-09    1.035 1.05e-06   0.0
            add_303 (axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_0_DW01_inc_0)    0.000    0.000    0.808 8.08e-07   0.0
            ARB_TREE_BR_ARB_TREE (axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3_0) 3.92e-07 1.46e-03    9.032 1.47e-03   0.0
              RR_REQ (axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_5) 2.81e-08 1.46e-03    0.605 1.46e-03   0.0
              BINARY_TREE_STAGE_1__INCR_VERT_1__LEAF_NODES_FAN_IN_REQ (axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_7) 3.27e-07 2.44e-07    2.818 3.39e-06   0.0
              BINARY_TREE_STAGE_1__INCR_VERT_0__LEAF_NODES_FAN_IN_REQ (axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8)    0.000    0.000    2.777 2.78e-06   0.0
              BINARY_TREE_STAGE_0__INCR_VERT_0__LAST_NODE_FAN_IN_REQ (axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_0) 3.65e-08 2.68e-08    2.827 2.89e-06   0.0
          BW_ALLOC (axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_0)    0.000 1.20e-02    9.612 1.20e-02   0.0
            add_151 (axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_0_DW01_inc_0)    0.000    0.000    1.035 1.04e-06   0.0
            ARB_TREE_BW_ARB_TREE (axi_ArbitrationTree_AUX_WIDTH3_ID_WIDTH2_N_MASTER3_0)    0.000 1.46e-03    2.668 1.46e-03   0.0
              RR_REQ (axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_6)    0.000 1.46e-03    0.605 1.46e-03   0.0
              BINARY_TREE_STAGE_1__INCR_VERT_1__LEAF_NODES_FAN_IN_REQ (axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_7)    0.000 2.58e-08    0.670 6.95e-07   0.0
              BINARY_TREE_STAGE_1__INCR_VERT_0__LEAF_NODES_FAN_IN_REQ (axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_8)    0.000 1.43e-08    0.669 6.83e-07   0.0
              BINARY_TREE_STAGE_0__INCR_VERT_0__LAST_NODE_FAN_IN_REQ (axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_0)    0.000    0.000    0.719 7.19e-07   0.0
        u_REQ_BLOCK_GEN_2__REQ_BLOCK (axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2_1) 5.12e-03 4.01e-02   51.181 4.52e-02   0.0
          BR_DECODER (axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_1) 1.50e-07 5.86e-08    0.254 4.62e-07   0.0
          BW_DECODER (axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_1) 1.20e-07 4.77e-08    0.254 4.21e-07   0.0
          DW_ALLOC (axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_1) 5.12e-03 3.71e-02   20.087 4.23e-02   0.0
            WRITE_DATA_MUX (axi_multiplexer_DATA_WIDTH38_N_IN3_1) 1.14e-06 3.43e-06    4.389 8.96e-06   0.0
            MASTER_ID_FIFO (generic_fifo_DATA_WIDTH5_DATA_DEPTH8_1) 5.12e-03 3.64e-02   14.789 4.15e-02   0.0
              cg_cell (cluster_clock_gating_4) 4.69e-03 7.63e-04    0.178 5.45e-03   0.0
          AW_ALLOCATOR (axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2_1)    0.000 1.46e-03   15.539 1.48e-03   0.0
            AW_ARB_TREE (axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER3_1)    0.000 1.46e-03   15.036 1.48e-03   0.0
              RR_REQ (axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_7)    0.000 1.46e-03    0.605 1.46e-03   0.0
              BINARY_TREE_STAGE_1__INCR_VERT_1__LEAF_NODES_FAN_IN_REQ (axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1)    0.000 1.88e-08    4.793 4.81e-06   0.0
              BINARY_TREE_STAGE_1__INCR_VERT_0__LEAF_NODES_FAN_IN_REQ (axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_2)    0.000 3.28e-07    4.782 5.11e-06   0.0
              BINARY_TREE_STAGE_0__INCR_VERT_0__LAST_NODE_FAN_IN_REQ (axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3)    0.000    0.000    4.850 4.85e-06   0.0
          AR_ALLOCATOR (axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2_1) 1.22e-06 1.46e-03   15.047 1.48e-03   0.0
            AW_ARB_TREE (axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER3_2) 1.22e-06 1.46e-03   15.042 1.48e-03   0.0
              RR_REQ (axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_8) 2.81e-08 1.46e-03    0.605 1.46e-03   0.0
              BINARY_TREE_STAGE_1__INCR_VERT_1__LEAF_NODES_FAN_IN_REQ (axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_4)    0.000 1.88e-08    4.799 4.82e-06   0.0
              BINARY_TREE_STAGE_1__INCR_VERT_0__LEAF_NODES_FAN_IN_REQ (axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_5) 6.05e-07 4.60e-07    4.790 5.85e-06   0.0
              BINARY_TREE_STAGE_0__INCR_VERT_0__LAST_NODE_FAN_IN_REQ (axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_6) 5.84e-07 1.16e-07    4.843 5.54e-06   0.0
        u_REQ_BLOCK_GEN_1__REQ_BLOCK (axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2_2) 5.12e-03 4.01e-02   51.369 4.52e-02   0.0
          BR_DECODER (axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_2)    0.000    0.000    0.254 2.54e-07   0.0
          BW_DECODER (axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_2)    0.000    0.000    0.254 2.54e-07   0.0
          DW_ALLOC (axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_2) 5.12e-03 3.71e-02   20.263 4.23e-02   0.0
            WRITE_DATA_MUX (axi_multiplexer_DATA_WIDTH38_N_IN3_2) 4.35e-06 3.45e-06    4.526 1.23e-05   0.0
            MASTER_ID_FIFO (generic_fifo_DATA_WIDTH5_DATA_DEPTH8_2) 5.11e-03 3.64e-02   14.828 4.15e-02   0.0
              cg_cell (cluster_clock_gating_5) 4.69e-03 7.63e-04    0.178 5.45e-03   0.0
          AW_ALLOCATOR (axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2_2)    0.000 1.46e-03   15.552 1.48e-03   0.0
            AW_ARB_TREE (axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER3_3)    0.000 1.46e-03   15.049 1.48e-03   0.0
              RR_REQ (axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_9)    0.000 1.46e-03    0.605 1.46e-03   0.0
              BINARY_TREE_STAGE_1__INCR_VERT_1__LEAF_NODES_FAN_IN_REQ (axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_7)    0.000 1.88e-08    4.799 4.82e-06   0.0
              BINARY_TREE_STAGE_1__INCR_VERT_0__LEAF_NODES_FAN_IN_REQ (axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_8)    0.000 3.28e-07    4.790 5.12e-06   0.0
              BINARY_TREE_STAGE_0__INCR_VERT_0__LAST_NODE_FAN_IN_REQ (axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_9)    0.000    0.000    4.850 4.85e-06   0.0
          AR_ALLOCATOR (axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2_2)    0.000 1.46e-03   15.047 1.48e-03   0.0
            AW_ARB_TREE (axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER3_4)    0.000 1.46e-03   15.042 1.48e-03   0.0
              RR_REQ (axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_10)    0.000 1.46e-03    0.605 1.46e-03   0.0
              BINARY_TREE_STAGE_1__INCR_VERT_1__LEAF_NODES_FAN_IN_REQ (axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_10)    0.000 1.88e-08    4.799 4.82e-06   0.0
              BINARY_TREE_STAGE_1__INCR_VERT_0__LEAF_NODES_FAN_IN_REQ (axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_11)    0.000 3.33e-07    4.782 5.12e-06   0.0
              BINARY_TREE_STAGE_0__INCR_VERT_0__LAST_NODE_FAN_IN_REQ (axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_12)    0.000    0.000    4.850 4.85e-06   0.0
        u_REQ_BLOCK_GEN_0__REQ_BLOCK (axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2_0) 4.76e-03 4.01e-02   51.081 4.49e-02   0.0
          BR_DECODER (axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_0)    0.000    0.000    0.254 2.54e-07   0.0
          BW_DECODER (axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_0) 5.82e-07 4.38e-07    0.254 1.27e-06   0.0
          DW_ALLOC (axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_0) 4.74e-03 3.72e-02   19.980 4.19e-02   0.0
            WRITE_DATA_MUX (axi_multiplexer_DATA_WIDTH38_N_IN3_0) 2.68e-05 1.63e-05    4.388 4.75e-05   0.0
            MASTER_ID_FIFO (generic_fifo_DATA_WIDTH5_DATA_DEPTH8_0) 4.70e-03 3.64e-02   14.702 4.11e-02   0.0
              cg_cell (cluster_clock_gating_6) 4.69e-03 7.64e-04    0.178 5.45e-03   0.0
          AW_ALLOCATOR (axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2_0) 2.74e-05 1.47e-03   15.553 1.51e-03   0.0
            AW_ARB_TREE (axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER3_5) 2.47e-05 1.47e-03   15.050 1.51e-03   0.0
              RR_REQ (axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_11) 8.41e-07 1.46e-03    0.605 1.46e-03   0.0
              BINARY_TREE_STAGE_1__INCR_VERT_1__LEAF_NODES_FAN_IN_REQ (axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_13) 2.00e-05 2.86e-06    4.800 2.77e-05   0.0
              BINARY_TREE_STAGE_1__INCR_VERT_0__LEAF_NODES_FAN_IN_REQ (axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_14)    0.000 3.31e-07    4.790 5.12e-06   0.0
              BINARY_TREE_STAGE_0__INCR_VERT_0__LAST_NODE_FAN_IN_REQ (axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_15) 3.86e-06 1.78e-06    4.850 1.05e-05   0.0
          AR_ALLOCATOR (axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2_0)    0.000 1.46e-03   15.040 1.48e-03   0.0
            AW_ARB_TREE (axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER3_0)    0.000 1.46e-03   15.034 1.48e-03   0.0
              RR_REQ (axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_0)    0.000 1.46e-03    0.605 1.46e-03   0.0
              BINARY_TREE_STAGE_1__INCR_VERT_1__LEAF_NODES_FAN_IN_REQ (axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_16)    0.000 1.88e-08    4.799 4.82e-06   0.0
              BINARY_TREE_STAGE_1__INCR_VERT_0__LEAF_NODES_FAN_IN_REQ (axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17)    0.000 3.33e-07    4.782 5.12e-06   0.0
              BINARY_TREE_STAGE_0__INCR_VERT_0__LAST_NODE_FAN_IN_REQ (axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_0)    0.000    0.000    4.843 4.84e-06   0.0
    peripherals_i (peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_I_axi_spi_master_AXI_BUS__AXI_ADDR_WIDTH_32_AXI_DATA_WIDTH_32_AXI_ID_WIDTH_2_AXI_USER_WIDTH_1I_debug_DEBUG_BUS__I_slave_AXI_BUS__AXI_ADDR_WIDTH_32_AXI_DATA_WIDTH_32_AXI_ID_WIDTH_4_AXI_USER_WIDTH_1)   72.474    3.656 1.56e+03   76.132  30.2
      apb2per_debug_i (apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32)    0.000 7.61e-04    6.094 7.67e-04   0.0
      apb_pulpino_i (apb_pulpino_00008000) 3.31e-06    0.208   65.986    0.208   0.1
      apb_fll_if_i (apb_fll_if)           0.000 8.37e-03    6.675 8.37e-03   0.0
      apb_i2c_i (apb_i2c)              2.69e-04    0.107   45.535    0.107   0.0
        byte_controller (i2c_master_byte_ctrl) 2.69e-04 7.34e-02   33.127 7.37e-02   0.0
          bit_controller (i2c_master_bit_ctrl) 2.69e-04 5.44e-02   25.138 5.47e-02   0.0
            sub_222 (i2c_master_bit_ctrl_DW01_dec_1)    0.000    0.000    1.550 1.55e-06   0.0
            sub_249 (i2c_master_bit_ctrl_DW01_dec_0)    0.000    0.000    1.391 1.39e-06   0.0
      apb_event_unit_i (apb_event_unit) 1.46e-03    0.269   95.675    0.270   0.1
        i_sleep_unit (sleep_unit_APB_ADDR_WIDTH12)    0.000 2.57e-02    9.392 2.57e-02   0.0
        i_event_unit (generic_service_unit_APB_ADDR_WIDTH12_1) 1.42e-03    0.121   40.446    0.122   0.0
        i_interrupt_unit (generic_service_unit_APB_ADDR_WIDTH12_0)    0.000    0.121   40.207    0.121   0.0
      apb_timer_i (apb_timer)             0.000    0.191   98.247    0.191   0.1
        TIMER_GEN_1__timer_i (timer_1)    0.000 9.54e-02   48.463 9.55e-02   0.0
          eq_63 (timer_1_DW01_cmp6_0)     0.000    0.000    4.541 4.54e-06   0.0
          r70 (timer_1_DW01_inc_1)        0.000    0.000    3.541 3.54e-06   0.0
          add_73 (timer_1_DW01_inc_0)     0.000    0.000    3.541 3.54e-06   0.0
        TIMER_GEN_0__timer_i (timer_0)    0.000 9.54e-02   48.463 9.55e-02   0.0
          eq_63 (timer_0_DW01_cmp6_0)     0.000    0.000    4.541 4.54e-06   0.0
          r70 (timer_0_DW01_inc_1)        0.000    0.000    3.541 3.54e-06   0.0
          add_73 (timer_0_DW01_inc_0)     0.000    0.000    3.541 3.54e-06   0.0
      apb_spi_master_i (apb_spi_master_BUFFER_DEPTH8) 5.10e-03    0.640  244.470    0.646   0.3
        u_spictrl (spi_master_controller) 3.56e-05    0.116   61.591    0.116   0.0
          u_rxreg (spi_master_rx)      1.63e-05 4.96e-02   21.377 4.97e-02   0.0
            sub_57 (spi_master_rx_DW01_dec_0) 1.58e-06 1.06e-06    1.574 4.22e-06   0.0
            add_81 (spi_master_rx_DW01_inc_0) 1.18e-07 1.27e-07    1.719 1.96e-06   0.0
          u_txreg (spi_master_tx)      9.68e-06 4.89e-02   21.634 4.89e-02   0.0
            sub_62 (spi_master_tx_DW01_dec_0) 1.58e-06 1.06e-06    1.574 4.22e-06   0.0
            add_87 (spi_master_tx_DW01_inc_0) 1.35e-07 1.45e-07    1.719 2.00e-06   0.0
          u_clkgen (spi_master_clkgen) 2.53e-06 1.32e-02    6.336 1.32e-02   0.0
            add_51 (spi_master_clkgen_DW01_inc_0)    0.000    0.000    0.808 8.08e-07   0.0
        u_rxfifo (spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH8_1) 2.40e-03    0.196   68.727    0.199   0.1
        u_txfifo (spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH8_0) 2.40e-03    0.196   64.048    0.199   0.1
        u_axiregs (spi_master_apb_if_BUFFER_DEPTH8_APB_ADDR_WIDTH12) 2.59e-04    0.121   42.529    0.121   0.0
      apb_gpio_i (apb_gpio)            3.49e-03    0.376  132.718    0.380   0.2
      apb_uart_i (apb_uart)            1.39e-02    1.087  385.046    1.101   0.4
        add_646 (apb_uart_DW01_inc_0)  1.51e-07 3.33e-07    0.694 1.18e-06   0.0
        UART_RX (uart_receiver)        6.02e-04 2.52e-02   14.587 2.59e-02   0.0
          RX_IFSB (slib_input_filter_SIZE4) 9.79e-05 3.06e-03    1.733 3.16e-03   0.0
          RX_MVF (slib_mv_filter_WIDTH4_THRESHOLD10) 9.35e-05 4.58e-03    2.041 4.68e-03   0.0
          RX_BRC (slib_counter_WIDTH4) 8.35e-05 3.82e-03    2.756 3.91e-03   0.0
        UART_TX (uart_transmitter)     9.74e-05 5.32e-03    5.044 5.42e-03   0.0
        UART_RXFF (slib_fifo_WIDTH11_SIZE_E6) 6.70e-03    0.539  179.859    0.546   0.2
          add_73 (slib_fifo_WIDTH11_SIZE_E6_DW01_inc_2)    0.000    0.000    0.694 6.94e-07   0.0
          add_77 (slib_fifo_WIDTH11_SIZE_E6_DW01_inc_1)    0.000    0.000    0.694 6.94e-07   0.0
        UART_TXFF (slib_fifo_WIDTH8_SIZE_E6) 4.92e-03    0.396  132.796    0.401   0.2
          add_73 (slib_fifo_WIDTH8_SIZE_E6_DW01_inc_2)    0.000    0.000    0.694 6.94e-07   0.0
          add_77 (slib_fifo_WIDTH8_SIZE_E6_DW01_inc_1)    0.000    0.000    0.694 6.94e-07   0.0
        UART_RCLK (slib_edge_detect_1) 6.08e-05 8.09e-04    0.322 8.70e-04   0.0
        UART_BG2 (slib_clock_div_RATIO8) 3.65e-04 3.48e-03    1.203 3.85e-03   0.0
        UART_BG16 (uart_baudgen)       1.86e-04 1.30e-02    7.620 1.32e-02   0.0
          add_54 (uart_baudgen_DW01_inc_0)    0.000    0.000    1.719 1.72e-06   0.0
        UART_ED_DCD (slib_edge_detect_2) 2.76e-05 7.94e-04    0.342 8.22e-04   0.0
        UART_ED_RI (slib_edge_detect_3) 2.17e-05 7.94e-04    0.342 8.16e-04   0.0
        UART_ED_DSR (slib_edge_detect_4) 2.66e-05 7.96e-04    0.346 8.23e-04   0.0
        UART_ED_CTS (slib_edge_detect_5) 2.66e-05 7.96e-04    0.346 8.23e-04   0.0
        UART_BIDET (slib_edge_detect_6) 9.22e-06 7.65e-04    0.304 7.75e-04   0.0
        UART_FEDET (slib_edge_detect_7) 9.22e-06 7.65e-04    0.304 7.75e-04   0.0
        UART_PEDET (slib_edge_detect_8) 9.22e-06 7.65e-04    0.304 7.75e-04   0.0
        UART_IIC_THRE_ED (slib_edge_detect_0) 2.73e-05 7.96e-04    0.346 8.24e-04   0.0
        UART_IIC (uart_interrupt)      4.84e-05 2.95e-03    1.497 3.00e-03   0.0
        UART_IF_RI (slib_input_filter_SIZE2_1) 9.23e-05 2.35e-03    1.199 2.45e-03   0.0
        UART_IF_DCD (slib_input_filter_SIZE2_2) 9.23e-05 2.35e-03    1.199 2.45e-03   0.0
        UART_IF_DSR (slib_input_filter_SIZE2_3) 3.54e-05 2.26e-03    1.143 2.30e-03   0.0
        UART_IF_CTS (slib_input_filter_SIZE2_0) 3.54e-05 2.26e-03    1.143 2.30e-03   0.0
        UART_IS_RI (slib_input_sync_1) 4.18e-05 1.57e-03    0.432 1.61e-03   0.0
        UART_IS_DCD (slib_input_sync_2) 4.18e-05 1.57e-03    0.432 1.61e-03   0.0
        UART_IS_DSR (slib_input_sync_3) 1.74e-05 1.53e-03    0.371 1.54e-03   0.0
        UART_IS_CTS (slib_input_sync_4) 1.74e-05 1.53e-03    0.371 1.54e-03   0.0
        UART_IS_SIN (slib_input_sync_0) 2.91e-05 1.57e-03    0.407 1.60e-03   0.0
      periph_bus_i (periph_bus_wrap_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_I_apb_slave_APB_BUS__I_uart_master_APB_BUS__I_gpio_master_APB_BUS__I_spi_master_APB_BUS__I_timer_master_APB_BUS__I_event_unit_master_APB_BUS__I_i2c_master_APB_BUS__I_fll_master_APB_BUS__I_soc_ctrl_master_APB_BUS__I_debug_master_APB_BUS__I_aegis_APB_BUS__) 1.46e-04 4.51e-04   74.788 6.72e-04   0.0
        apb_node_wrap_i (apb_node_wrap_NB_MASTER10_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_I_apb_slave_APB_BUS__APB_ADDR_WIDTH_32_APB_DATA_WIDTH_32I_apb_masters_APB_BUS__APB_ADDR_WIDTH_32_APB_DATA_WIDTH_32) 1.46e-04 4.51e-04   74.782 6.72e-04   0.0
          apb_node_i (apb_node_NB_MASTER10_APB_DATA_WIDTH32_APB_ADDR_WIDTH32) 1.46e-04 4.51e-04   74.782 6.72e-04   0.0
      axi2apb_i (axi2apb_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH4_APB_ADDR_WIDTH32_I_axi_slave_AXI_BUS_Slave_AXI_ADDR_WIDTH_32_AXI_DATA_WIDTH_32_AXI_ID_WIDTH_4_AXI_USER_WIDTH_1I_apb_master_APB_BUS__) 5.24e-02    0.376  133.489    0.428   0.2
        genblk1_axi2apb_i (axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32) 5.24e-02    0.376  133.453    0.428   0.2
          Slave_b_buffer (axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH2) 1.63e-03 1.45e-02    5.426 1.61e-02   0.0
            buffer_i (generic_fifo_DATA_WIDTH7_DATA_DEPTH2) 1.63e-03 1.45e-02    5.426 1.61e-02   0.0
              cg_cell (cluster_clock_gating_7) 1.63e-03 7.60e-04    0.178 2.39e-03   0.0
          Slave_r_buffer (axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2) 9.34e-03 6.49e-02   23.150 7.42e-02   0.0
            buffer_i (generic_fifo_DATA_WIDTH40_DATA_DEPTH2) 9.34e-03 6.49e-02   23.150 7.42e-02   0.0
              cg_cell (cluster_clock_gating_8) 9.32e-03 7.68e-04    0.178 1.01e-02   0.0
          Slave_w_buffer (axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2_1) 8.87e-03 6.18e-02   22.015 7.07e-02   0.0
            buffer_i (generic_fifo_DATA_WIDTH38_DATA_DEPTH2_1) 8.87e-03 6.18e-02   22.015 7.07e-02   0.0
              cg_cell (cluster_clock_gating_9) 8.86e-03 7.68e-04    0.178 9.63e-03   0.0
          Slave_ar_buffer (axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2) 1.66e-02    0.105   37.138    0.121   0.0
            buffer_i (generic_fifo_DATA_WIDTH66_DATA_DEPTH2_1) 1.66e-02    0.105   37.138    0.121   0.0
              cg_cell (cluster_clock_gating_10) 1.54e-02 7.74e-04    0.178 1.62e-02   0.0
          Slave_aw_buffer (axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2) 1.59e-02    0.105   37.083    0.121   0.0
            buffer_i (generic_fifo_DATA_WIDTH66_DATA_DEPTH2_0) 1.59e-02    0.105   37.083    0.121   0.0
              cg_cell (cluster_clock_gating_11) 1.54e-02 7.74e-04    0.178 1.62e-02   0.0
      axi_spi_slave_i (axi_spi_slave_wrap_AXI_ADDRESS_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_I_axi_master_AXI_BUS_Master_AXI_ADDR_WIDTH_32_AXI_DATA_WIDTH_32_AXI_ID_WIDTH_2_AXI_USER_WIDTH_1) 6.63e-03    0.313  266.310    0.320   0.1
        axi_spi_slave_i (axi_spi_slave_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2) 6.63e-03    0.313  263.514    0.320   0.1
          u_syncro (spi_slave_syncro_AXI_ADDR_WIDTH32) 2.35e-05 5.12e-03    3.506 5.14e-03   0.0
          u_axiplug (spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2) 3.23e-05 8.78e-02   41.465 8.79e-02   0.0
            r81 (spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_DW01_dec_0) 1.10e-07 3.45e-08    1.484 1.63e-06   0.0
            add_142 (spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_DW01_inc_0) 1.77e-07 2.12e-07    1.719 2.11e-06   0.0
            add_154 (spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_DW01_add_0) 1.89e-07 2.29e-07    4.476 4.89e-06   0.0
          u_dcfifo_tx (spi_slave_dc_fifo_DATA_WIDTH32_BUFFER_DEPTH8_1) 2.31e-03    0.195   74.993    0.198   0.1
            u_dout (dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8_1) 9.79e-07 3.91e-04    7.723 4.00e-04   0.0
              empty_synch (dc_synchronizer_8_0000000c_1) 1.91e-07 2.63e-04    2.690 2.66e-04   0.0
              read_tr (dc_token_ring_8_00000003_1) 3.22e-07 1.28e-04    1.799 1.30e-04   0.0
            u_din (dc_token_ring_fifo_din_DATA_WIDTH32_BUFFER_DEPTH8_1) 2.31e-03    0.195   67.270    0.197   0.1
              full (dc_full_detector_BUFFER_DEPTH8_1) 5.40e-08 2.28e-03    1.497 2.28e-03   0.0
                full_synch (dc_synchronizer_1_0_1)    0.000 1.52e-03    0.335 1.52e-03   0.0
              write_tr (dc_token_ring_8_0000000c_1) 3.05e-07 5.63e-03    1.800 5.63e-03   0.0
              buffer (dc_data_buffer_DATA_WIDTH32_BUFFER_DEPTH8_1) 2.31e-03    0.187   63.390    0.189   0.1
          u_dcfifo_rx (spi_slave_dc_fifo_DATA_WIDTH32_BUFFER_DEPTH8_0) 1.82e-03 2.14e-02   74.905 2.33e-02   0.0
            u_dout (dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8_0) 2.85e-06 1.73e-02    7.718 1.73e-02   0.0
              empty_synch (dc_synchronizer_8_0000000c_0) 1.90e-07 1.16e-02    2.687 1.16e-02   0.0
              read_tr (dc_token_ring_8_00000003_0) 5.03e-07 5.63e-03    1.800 5.64e-03   0.0
            u_din (dc_token_ring_fifo_din_DATA_WIDTH32_BUFFER_DEPTH8_0) 1.82e-03 4.14e-03   67.187 6.02e-03   0.0
              full (dc_full_detector_BUFFER_DEPTH8_0) 5.39e-08 4.60e-05    1.497 4.75e-05   0.0
                full_synch (dc_synchronizer_1_0_0)    0.000 3.06e-05    0.335 3.09e-05   0.0
              write_tr (dc_token_ring_8_0000000c_0) 3.04e-07 1.27e-04    1.799 1.30e-04   0.0
              buffer (dc_data_buffer_DATA_WIDTH32_BUFFER_DEPTH8_0) 1.81e-03 3.96e-03   63.307 5.84e-03   0.0
          u_slave_sm (spi_slave_controller_DUMMY_CYCLES32) 1.34e-03 2.11e-03   35.764 3.49e-03   0.0
            u_spiregs (spi_slave_regs_REG_SIZE8) 1.14e-06 5.70e-04    8.662 5.80e-04   0.0
            u_cmd_parser (spi_slave_cmd_parser) 2.55e-04 7.93e-05    2.008 3.36e-04   0.0
          u_txreg (spi_slave_tx)       5.58e-04 7.64e-04   15.247 1.34e-03   0.0
            add_69 (spi_slave_tx_DW01_inc_0)    0.000    0.000    0.808 8.08e-07   0.0
            clk_mux_i (pulp_clock_mux2) 1.13e-04 5.98e-06    0.142 1.19e-04   0.0
            clk_inv_i (pulp_clock_inverter) 2.83e-06 1.32e-06 3.59e-02 4.19e-06   0.0
          u_rxreg (spi_slave_rx)       5.42e-04 8.32e-04   14.795 1.39e-03   0.0
            add_63 (spi_slave_rx_DW01_inc_0) 2.23e-06 2.71e-06    0.813 5.75e-06   0.0
      genblk1_8__core_clock_gate (cluster_clock_gating_28) 3.96e-05 5.27e-04    0.181 5.66e-04   0.0
      genblk1_7__core_clock_gate (cluster_clock_gating_29) 1.28e-03 5.37e-04    0.181 1.82e-03   0.0
      genblk1_6__core_clock_gate (cluster_clock_gating_30) 1.68e-02 5.54e-04    0.181 1.73e-02   0.0
      genblk1_5__core_clock_gate (cluster_clock_gating_31) 4.14e-02 5.79e-04    0.181 4.20e-02   0.0
      genblk1_4__core_clock_gate (cluster_clock_gating_32) 2.99e-02 5.67e-04    0.181 3.05e-02   0.0
      genblk1_3__core_clock_gate (cluster_clock_gating_33)    0.102 6.41e-04    0.181    0.102   0.0
      genblk1_2__core_clock_gate (cluster_clock_gating_34) 6.01e-02 5.98e-04    0.181 6.07e-02   0.0
      genblk1_1__core_clock_gate (cluster_clock_gating_35)   72.072 7.44e-02    0.181   72.146  28.7
      genblk1_0__core_clock_gate (cluster_clock_gating_0) 4.88e-02 5.87e-04    0.181 4.93e-02   0.0
    core_region_i (core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_I_core_master_AXI_BUS__AXI_ADDR_WIDTH_32_AXI_DATA_WIDTH_32_AXI_ID_WIDTH_2_AXI_USER_WIDTH_1I_dbg_master_AXI_BUS__AXI_ADDR_WIDTH_32_AXI_DATA_WIDTH_32_AXI_ID_WIDTH_2_AXI_USER_WIDTH_1I_data_slave_AXI_BUS__AXI_ADDR_WIDTH_32_AXI_DATA_WIDTH_32_AXI_ID_WIDTH_4_AXI_USER_WIDTH_1I_instr_slave_AXI_BUS__AXI_ADDR_WIDTH_32_AXI_DATA_WIDTH_32_AXI_ID_WIDTH_4_AXI_USER_WIDTH_1I_debug_DEBUG_BUS__)   72.383   22.371 2.06e+04   94.775  37.6
      adv_dbg_if_i (adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2) 5.27e-03 6.70e-02  215.121 7.25e-02   0.0
        dbg_module_i (adbg_top_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2) 4.63e-03 6.61e-02  198.604 7.09e-02   0.0
          i_dbg_cpu_or1k (adbg_or1k_module_NB_CORES1) 1.62e-03 3.19e-02   72.484 3.36e-02   0.0
            sub_321 (adbg_or1k_module_NB_CORES1_DW01_dec_0)    0.000    0.000    1.550 1.55e-06   0.0
            add_275 (adbg_or1k_module_NB_CORES1_DW01_inc_1)    0.000    0.000    3.541 3.54e-06   0.0
            eq_416 (adbg_or1k_module_NB_CORES1_DW01_cmp6_0) 1.32e-06 2.41e-06    4.068 7.80e-06   0.0
            or1k_crc_i (adbg_crc32_1)  2.84e-04 6.56e-04    8.193 9.49e-04   0.0
            or1k_biu_i (adbg_or1k_biu_NB_CORES1) 3.50e-04 2.74e-02   22.732 2.78e-02   0.0
            or1k_statusreg_i (adbg_or1k_status_reg_NB_CORES1) 3.45e-08 2.27e-03    1.369 2.28e-03   0.0
          i_dbg_axi (adbg_axi_module_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2) 2.35e-03 3.31e-02  108.157 3.56e-02   0.0
            sub_423 (adbg_axi_module_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_DW01_dec_0)    0.000    0.000    1.550 1.55e-06   0.0
            add_383 (adbg_axi_module_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_DW01_add_0) 9.12e-07 2.55e-06    5.107 8.57e-06   0.0
            eq_558 (adbg_axi_module_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_DW01_cmp6_0) 1.32e-06 2.41e-06    4.068 7.80e-06   0.0
            axi_crc_i (adbg_crc32_0)   2.84e-04 6.56e-04    8.193 9.49e-04   0.0
            axi_biu_i (adbg_axi_biu_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2) 4.56e-04 2.99e-02   36.530 3.03e-02   0.0
        cluster_tap_i (adbg_tap_top)   3.96e-04 9.48e-04   13.904 1.36e-03   0.0
          u_clk_mux (cluster_clock_mux2) 1.45e-05 5.85e-06    0.142 2.05e-05   0.0
          u_clk_inv (cluster_clock_inverter) 2.83e-06 1.32e-06 3.60e-02 4.19e-06   0.0
      data_ram_mux_i (ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32) 7.36e-04 2.31e-03    8.207 3.06e-03   0.0
      data_mem_axi_if (axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH15_I_slave_AXI_BUS_Slave_AXI_ADDR_WIDTH_32_AXI_DATA_WIDTH_32_AXI_ID_WIDTH_4_AXI_USER_WIDTH_1)    0.103    0.736  282.754    0.839   0.3
        axi_mem_if_SP_i (axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH15)    0.103    0.736  282.682    0.839   0.3
          READ_CTRL (axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15) 9.24e-04 5.29e-02   27.498 5.38e-02   0.0
            r99 (axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15_DW01_add_0)    0.000    0.000    3.137 3.14e-06   0.0
            r101 (axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15_DW01_inc_0)    0.000    0.000    0.921 9.21e-07   0.0
          WRITE_CTRL (axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15)    0.000 2.88e-02   18.937 2.89e-02   0.0
            r89 (axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15_DW01_add_0)    0.000    0.000    3.137 3.14e-06   0.0
            r91 (axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15_DW01_inc_0)    0.000    0.000    0.921 9.21e-07   0.0
          Slave_b_buffer_LP (axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH4_1) 3.28e-03 2.54e-02   10.737 2.86e-02   0.0
            buffer_i (generic_fifo_DATA_WIDTH7_DATA_DEPTH4_1) 3.28e-03 2.54e-02   10.737 2.86e-02   0.0
              cg_cell (cluster_clock_gating_12) 3.28e-03 7.62e-04    0.178 4.04e-03   0.0
          Slave_r_buffer_LP (axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_1) 1.90e-02    0.123   44.321    0.142   0.1
            buffer_i (generic_fifo_DATA_WIDTH40_DATA_DEPTH4_1) 1.90e-02    0.123   44.321    0.142   0.1
              cg_cell (cluster_clock_gating_13) 1.87e-02 7.78e-04    0.178 1.95e-02   0.0
          Slave_w_buffer_LP (axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_1) 1.78e-02    0.115   40.972    0.132   0.1
            buffer_i (generic_fifo_DATA_WIDTH38_DATA_DEPTH4_1) 1.78e-02    0.115   40.972    0.132   0.1
              cg_cell (cluster_clock_gating_14) 1.78e-02 7.77e-04    0.178 1.86e-02   0.0
          Slave_ar_buffer_LP (axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_1) 3.09e-02    0.195   67.995    0.226   0.1
            buffer_i (generic_fifo_DATA_WIDTH66_DATA_DEPTH4_1) 3.09e-02    0.195   67.995    0.226   0.1
              cg_cell (cluster_clock_gating_15) 3.09e-02 7.90e-04    0.178 3.17e-02   0.0
          Slave_aw_buffer_LP (axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_1) 3.09e-02    0.195   68.020    0.226   0.1
            buffer_i (generic_fifo_DATA_WIDTH66_DATA_DEPTH4_2) 3.09e-02    0.195   68.020    0.226   0.1
              cg_cell (cluster_clock_gating_16) 3.09e-02 7.90e-04    0.178 3.17e-02   0.0
      data_mem (sp_ram_wrap_RAM_SIZE32768_DATA_WIDTH32_0) 4.13e-03    9.339 8.95e+03    9.352   3.7
        macro_ram (macro_sp_ram_0)     4.13e-03    9.339 8.95e+03    9.352   3.7
          Bank8 (Bank_9)               2.95e-04    1.167 1.12e+03    1.168   0.5
          Bank7 (Bank_10)              2.99e-04    1.167 1.12e+03    1.168   0.5
          Bank6 (Bank_11)              3.01e-04    1.167 1.12e+03    1.168   0.5
          Bank5 (Bank_12)              2.16e-04    1.167 1.12e+03    1.168   0.5
          Bank4 (Bank_13)              3.13e-04    1.167 1.12e+03    1.168   0.5
          Bank3 (Bank_14)              2.95e-04    1.167 1.12e+03    1.168   0.5
          Bank2 (Bank_15)              4.55e-04    1.168 1.12e+03    1.170   0.5
          Bank1 (Bank_0)               4.77e-04    1.169 1.12e+03    1.170   0.5
      instr_ram_mux_i (ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32) 1.74e-03 2.62e-03    8.659 4.37e-03   0.0
      instr_mem_axi_if (axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH16_I_slave_AXI_BUS_Slave_AXI_ADDR_WIDTH_32_AXI_DATA_WIDTH_32_AXI_ID_WIDTH_4_AXI_USER_WIDTH_1)    0.103    0.738  283.263    0.842   0.3
        axi_mem_if_SP_i (axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH16)    0.103    0.738  283.191    0.842   0.3
          READ_CTRL (axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16) 1.01e-03 5.37e-02   27.878 5.47e-02   0.0
            r99 (axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16_DW01_add_0)    0.000    0.000    3.287 3.29e-06   0.0
            r101 (axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16_DW01_inc_0)    0.000    0.000    0.921 9.21e-07   0.0
          WRITE_CTRL (axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16) 1.94e-05 2.96e-02   19.270 2.97e-02   0.0
            r89 (axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16_DW01_add_0) 6.33e-08 2.08e-07    3.287 3.56e-06   0.0
            r91 (axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16_DW01_inc_0)    0.000    0.000    0.921 9.21e-07   0.0
          Slave_b_buffer_LP (axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH4_0) 3.29e-03 2.54e-02   10.738 2.87e-02   0.0
            buffer_i (generic_fifo_DATA_WIDTH7_DATA_DEPTH4_0) 3.29e-03 2.54e-02   10.738 2.87e-02   0.0
              cg_cell (cluster_clock_gating_17) 3.28e-03 7.62e-04    0.178 4.04e-03   0.0
          Slave_r_buffer_LP (axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_0) 1.90e-02    0.123   44.097    0.142   0.1
            buffer_i (generic_fifo_DATA_WIDTH40_DATA_DEPTH4_0) 1.90e-02    0.123   44.097    0.142   0.1
              cg_cell (cluster_clock_gating_18) 1.87e-02 7.78e-04    0.178 1.95e-02   0.0
          Slave_w_buffer_LP (axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_0) 1.78e-02    0.115   40.901    0.133   0.1
            buffer_i (generic_fifo_DATA_WIDTH38_DATA_DEPTH4_0) 1.78e-02    0.115   40.901    0.133   0.1
              cg_cell (cluster_clock_gating_19) 1.78e-02 7.77e-04    0.178 1.86e-02   0.0
          Slave_ar_buffer_LP (axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_0) 3.09e-02    0.195   67.994    0.226   0.1
            buffer_i (generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3) 3.09e-02    0.195   67.994    0.226   0.1
              cg_cell (cluster_clock_gating_20) 3.09e-02 7.90e-04    0.178 3.17e-02   0.0
          Slave_aw_buffer_LP (axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_0) 3.10e-02    0.195   68.049    0.226   0.1
            buffer_i (generic_fifo_DATA_WIDTH66_DATA_DEPTH4_0) 3.10e-02    0.195   68.049    0.226   0.1
              cg_cell (cluster_clock_gating_21) 3.09e-02 7.90e-04    0.178 3.17e-02   0.0
      instr_mem (instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32) 1.73e-02    9.392 9.04e+03    9.419   3.7
        boot_rom_wrap_i (boot_rom_wrap_DATA_WIDTH32) 5.79e-03 1.42e-02   88.947 2.00e-02   0.0
          boot_code_i (boot_code)      5.78e-03 1.42e-02   88.912 2.00e-02   0.0
        sp_ram_wrap_i (sp_ram_wrap_RAM_SIZE32768_DATA_WIDTH32_1) 1.07e-02    9.377 8.95e+03    9.396   3.7
          macro_ram (macro_sp_ram_1)   1.07e-02    9.377 8.95e+03    9.396   3.7
            Bank8 (Bank_1)             6.34e-04    1.171 1.12e+03    1.173   0.5
            Bank7 (Bank_2)             6.33e-04    1.171 1.12e+03    1.173   0.5
            Bank6 (Bank_3)             5.92e-04    1.171 1.12e+03    1.173   0.5
            Bank5 (Bank_4)             7.18e-04    1.172 1.12e+03    1.174   0.5
            Bank4 (Bank_5)             5.51e-04    1.170 1.12e+03    1.171   0.5
            Bank3 (Bank_6)             5.64e-04    1.170 1.12e+03    1.172   0.5
            Bank2 (Bank_7)             9.86e-04    1.175 1.12e+03    1.177   0.5
            Bank1 (Bank_8)             7.77e-04    1.173 1.12e+03    1.175   0.5
      axi_slice_core2axi (axi_slice_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_SLICE_DEPTH2_I_axi_slave_AXI_BUS__AXI_ADDR_WIDTH_32_AXI_DATA_WIDTH_32_AXI_ID_WIDTH_2_AXI_USER_WIDTH_1I_axi_master_AXI_BUS_Master_AXI_ADDR_WIDTH_32_AXI_DATA_WIDTH_32_AXI_ID_WIDTH_2_AXI_USER_WIDTH_1) 4.88e-02    0.330  120.341    0.378   0.2
        WITH_SLICE_axi_slice_i (axi_slice_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_SLICE_DEPTH2) 4.88e-02    0.330  120.341    0.378   0.2
          b_buffer_i (axi_b_buffer_ID_WIDTH2_USER_WIDTH1_BUFFER_DEPTH2) 1.17e-03 1.12e-02    4.372 1.23e-02   0.0
            buffer_i (generic_fifo_DATA_WIDTH5_DATA_DEPTH2) 1.17e-03 1.12e-02    4.372 1.23e-02   0.0
              cg_cell (cluster_clock_gating_22) 1.17e-03 7.59e-04    0.178 1.93e-03   0.0
          r_buffer_i (axi_r_buffer_ID_WIDTH2_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2) 8.87e-03 6.03e-02   21.992 6.91e-02   0.0
            buffer_i (generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2) 8.87e-03 6.03e-02   21.992 6.91e-02   0.0
              cg_cell (cluster_clock_gating_23) 8.86e-03 7.68e-04    0.178 9.63e-03   0.0
          w_buffer_i (axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2_0) 8.87e-03 6.02e-02   22.133 6.91e-02   0.0
            buffer_i (generic_fifo_DATA_WIDTH38_DATA_DEPTH2_0) 8.87e-03 6.02e-02   22.133 6.91e-02   0.0
              cg_cell (cluster_clock_gating_24) 8.86e-03 7.68e-04    0.178 9.63e-03   0.0
          ar_buffer_i (axi_ar_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2) 1.50e-02 9.89e-02   35.925    0.114   0.0
            buffer_i (generic_fifo_DATA_WIDTH64_DATA_DEPTH2_1) 1.50e-02 9.89e-02   35.925    0.114   0.0
              cg_cell (cluster_clock_gating_25) 1.49e-02 7.74e-04    0.178 1.57e-02   0.0
          aw_buffer_i (axi_aw_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2) 1.50e-02 9.89e-02   35.919    0.114   0.0
            buffer_i (generic_fifo_DATA_WIDTH64_DATA_DEPTH2_0) 1.50e-02 9.89e-02   35.919    0.114   0.0
              cg_cell (cluster_clock_gating_26) 1.49e-02 7.74e-04    0.178 1.57e-02   0.0
      core2axi_i (core2axi_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_I_master_AXI_BUS__AXI_ADDR_WIDTH_32_AXI_DATA_WIDTH_32_AXI_ID_WIDTH_2_AXI_USER_WIDTH_1) 2.42e-05 2.26e-03   16.559 2.30e-03   0.0
        core2axi_i (core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1) 2.42e-05 2.26e-03   13.913 2.30e-03   0.0
      CORE_RISCV_CORE (riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2)   72.098    1.760 1.66e+03   73.860  29.3
        debug_unit_i (riscv_debug_unit) 6.09e-06 6.26e-02   27.774 6.26e-02   0.0
        cs_registers_i (riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0) 5.15e-05 7.24e-02   49.442 7.25e-02   0.0
          add_775 (riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_DW01_inc_0) 1.58e-07 2.08e-07    3.541 3.91e-06   0.0
        load_store_unit_i (riscv_load_store_unit) 1.88e-03 3.14e-02   37.098 3.33e-02   0.0
          add_463_aco (riscv_load_store_unit_DW01_add_0) 3.74e-05 1.00e-04    8.364 1.46e-04   0.0
          mult_add_463_aco (riscv_load_store_unit_DW02_mult_0) 1.13e-05 1.54e-05    1.881 2.86e-05   0.0
        ex_stage_i (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5) 2.24e-03 8.87e-02  777.265 9.17e-02   0.0
          mult_i (riscv_mult_SHARED_DSP_MULT0) 6.33e-08 2.97e-03  563.803 3.53e-03   0.0
            add_0_root_add_0_root_add_283_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_0)    0.000    0.000    8.354 8.35e-06   0.0
            add_1_root_add_0_root_add_283_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_1)    0.000    0.000    8.354 8.35e-06   0.0
            mult_280 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_0)    0.000    0.000   78.292 7.83e-05   0.0
            mult_281 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_1)    0.000    0.000   78.292 7.83e-05   0.0
            add_0_root_add_0_root_add_269_4 (riscv_mult_SHARED_DSP_MULT0_DW01_add_4)    0.000    0.000    8.354 8.35e-06   0.0
            add_1_root_add_0_root_add_269_4 (riscv_mult_SHARED_DSP_MULT0_DW01_add_5)    0.000    0.000    8.354 8.35e-06   0.0
            add_3_root_add_269_4 (riscv_mult_SHARED_DSP_MULT0_DW01_add_6)    0.000    0.000    4.890 4.89e-06   0.0
            add_2_root_add_269_4 (riscv_mult_SHARED_DSP_MULT0_DW01_add_7)    0.000    0.000    5.157 5.16e-06   0.0
            mult_264 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_2)    0.000    0.000   22.145 2.21e-05   0.0
            mult_265 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_3)    0.000    0.000   22.145 2.21e-05   0.0
            mult_266 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_4)    0.000    0.000   22.145 2.21e-05   0.0
            mult_267 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_5)    0.000    0.000   22.145 2.21e-05   0.0
            add_0_root_add_0_root_add_230_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_12)    0.000    0.000    8.354 8.35e-06   0.0
            mult_230 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_6)    0.000    0.000  134.392 1.34e-04   0.0
            add_1_root_add_0_root_add_230_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_14)    0.000    0.000    8.354 8.35e-06   0.0
            add_0_root_add_0_root_add_114_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)    0.000    0.000    8.887 8.89e-06   0.0
            add_1_root_add_0_root_add_114_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_16)    0.000    0.000    8.549 8.55e-06   0.0
            mult_113 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)    0.000    0.000   79.018 7.90e-05   0.0
            sll_101 (riscv_mult_SHARED_DSP_MULT0_DW01_ash_0)    0.000    0.000    2.790 2.79e-06   0.0
            sra_117 (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)    0.000    0.000    8.084 8.08e-06   0.0
          alu_i (riscv_alu_SHARED_INT_DIV0_FPU0) 1.76e-03 8.04e-02  198.705 8.24e-02   0.0
            add_168 (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2) 2.89e-05 1.01e-04    9.102 1.39e-04   0.0
            sll_881 (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_ash_1)    0.000    0.000    2.283 2.28e-06   0.0
            sll_882 (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_ash_0)    0.000    0.000   13.902 1.39e-05   0.0
            add_182 (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1) 1.10e-05 7.53e-05    8.256 9.46e-05   0.0
            srl_283 (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0) 8.25e-05 5.94e-05   12.804 1.55e-04   0.0
            int_div_div_i (riscv_alu_div) 3.86e-05 7.93e-02   66.629 7.94e-02   0.0
              r76 (riscv_alu_div_DW01_cmp6_0) 2.28e-06 2.10e-06    4.968 9.35e-06   0.0
              sub_100 (riscv_alu_div_DW01_sub_1) 3.71e-06 2.21e-06    7.476 1.34e-05   0.0
              add_107 (riscv_alu_div_DW01_add_0) 3.37e-07 1.97e-06    8.357 1.07e-05   0.0
              sub_107 (riscv_alu_div_DW01_sub_0) 3.43e-07 1.73e-06    9.344 1.14e-05   0.0
            alu_ff_i (alu_ff)             0.000    0.000    2.996 3.00e-06   0.0
            alu_popcnt_i (alu_popcnt)  4.83e-05 1.32e-04    8.417 1.89e-04   0.0
        id_stage_i (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5) 7.95e-03    1.178  619.396    1.187   0.5
          r162 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_4) 1.20e-05 8.31e-05    8.531 1.04e-04   0.0
          sll_468 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_ash_0) 1.20e-04 4.96e-05    2.562 1.72e-04   0.0
          sub_468 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_dec_0) 2.07e-04 1.57e-04    3.227 3.67e-04   0.0
          add_536 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_3) 4.60e-05 2.57e-04    6.095 3.09e-04   0.0
          add_537 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_2) 4.15e-05 2.01e-04    5.107 2.47e-04   0.0
          add_580 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_1) 5.16e-05 2.88e-04    8.383 3.48e-04   0.0
          add_581 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_0) 8.97e-05 4.23e-04    8.394 5.21e-04   0.0
          hwloop_regs_i (riscv_hwloop_regs_N_REGS2)    0.000    0.139   49.689    0.139   0.1
            sub_103 (riscv_hwloop_regs_N_REGS2_DW01_dec_1)    0.000    0.000    3.103 3.10e-06   0.0
            sub_103_G2 (riscv_hwloop_regs_N_REGS2_DW01_dec_0)    0.000    0.000    3.103 3.10e-06   0.0
          int_controller_i (riscv_int_controller_PULP_SECURE0)    0.000 5.77e-03    1.970 5.77e-03   0.0
          controller_i (riscv_controller_FPU0) 8.92e-04 6.28e-03   12.535 7.19e-03   0.0
          decoder_i (riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_WOP_CPU6) 7.82e-04 3.11e-04   26.802 1.12e-03   0.0
          registers_i (riscv_register_file_ADDR_WIDTH6_FPU0) 2.88e-03    0.736  330.314    0.739   0.3
        if_stage_i (riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0) 1.39e-02    0.251  142.718    0.265   0.1
          compressed_decoder_i (riscv_compressed_decoder_FPU0) 2.82e-03 1.63e-03   10.146 4.45e-03   0.0
          hwloop_controller_i (riscv_hwloop_controller_N_REGS2) 1.63e-04 3.00e-04   12.581 4.75e-04   0.0
            eq_64 (riscv_hwloop_controller_N_REGS2_DW01_cmp6_1) 8.13e-05 1.50e-04    4.391 2.35e-04   0.0
            eq_64_G2 (riscv_hwloop_controller_N_REGS2_DW01_cmp6_0) 8.13e-05 1.50e-04    4.391 2.35e-04   0.0
          prefetch_32_prefetch_buffer_i (riscv_prefetch_buffer) 9.37e-03    0.182   97.236    0.191   0.1
            add_115 (riscv_prefetch_buffer_DW01_add_0) 7.11e-05 1.00e-04    4.366 1.76e-04   0.0
            fifo_i (riscv_fetch_fifo)  7.54e-03    0.152   73.810    0.160   0.1
              add_182 (riscv_fetch_fifo_DW01_inc_0) 6.51e-05 9.72e-05    3.344 1.66e-04   0.0
        core_clock_gate_i (cluster_clock_gating_27)   72.072 7.44e-02    0.181   72.146  28.7
    clk_rst_gen_i (clk_rst_gen)        4.53e-05 4.13e-03    2.713 4.18e-03   0.0
      i_rst_gen_soc (rstgen)           4.53e-05 3.93e-03    1.199 3.97e-03   0.0
1
