Checking out license 'RTL_Compiler_RD'......   (0 seconds elapsed)
Checking out license 'RTL_Compiler_Ultra'......   (0 seconds elapsed)
                           Cadence RTL Compiler (RC)
                    Version v05.10-b006_1, built May 13 2005
                      This program is the confidential and
                     proprietary property of Cadence, Inc.


  Setting attribute of message 'VLOGPT-35': 'max_print' = 1
  Setting attribute of root '/': 'library' = ../../library/GSCLib_3.0.lib
  Elaborating top-level block 's1196_bench' from file '../rtl/s1196.v'.
  Done elaborating 's1196_bench'.
Mapping s1196_bench to gates.
 
Global mapping status
=====================
                         Worst  
                 Total    Neg   
Operation         Area   Slack  Worst Path
-------------------------------------------------------------------------------
 global_map      19283    -857  G10 --> G537
 area_map        18431    -846  G30_reg/CK --> G41_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      18431    -846         0 G30_reg/CK --> G41_reg/D
 incr_delay      19236    -810         0 G3 --> G45_reg/D
 incr_delay      19738    -800         0 G7 --> G535
 incr_delay      19801    -795         0 G3 --> G45_reg/D
 incr_delay      19937    -792         0 G30_reg/CK --> G41_reg/D

  Done mapping s1196_bench
  Synthesis succeeded.
  Incrementally optimizing s1196_bench

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      19937    -792         0 G30_reg/CK --> G41_reg/D
 incr_delay      19853    -770         0 G3 --> G41_reg/D
 incr_delay      20804    -766         0 G3 --> G41_reg/D
 incr_delay      20778    -765         0 G3 --> G41_reg/D
 init_drc        20778    -765         0 G3 --> G41_reg/D
 init_area       20778    -765         0 G3 --> G41_reg/D
 rem_buf         19267    -765         0 G3 --> G41_reg/D
 rem_inv         18269    -765         0 G6 --> G535
 merge_bi        17360    -765         0 G6 --> G535
 glob_area       17255    -764         0 G3 --> G41_reg/D
 area_down       17213    -764         0 G3 --> G41_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      17213    -764         0 G3 --> G41_reg/D
 init_drc        17213    -764         0 G3 --> G41_reg/D
 init_area       17213    -764         0 G3 --> G41_reg/D
 rem_buf         16973    -764         0 G3 --> G41_reg/D
 rem_inv         16785    -764         0 G7 --> G535
 merge_bi        16701    -764         0 G10 --> G535
 glob_area       16675    -764         0 G3 --> G41_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      16675    -764         0 G3 --> G41_reg/D
 init_area       16675    -764         0 G3 --> G41_reg/D

  Done mapping s1196_bench
  Synthesis succeeded.
============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  04:05:56 PM
  Module:                 s1196_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

    Pin                Type      Fanout  Load  Slew   Delay   Arrival
                                         (fF)  (ps)    (ps)    (ps)
-------------------------------------------------------------------------
(clock clock)          launch                                      0 R
(in_del_1)             ext delay                          +0       0 F
s1196_bench/G10        in port        3   31.5    32     +21      21 F
g29/A                                                     +0      21  
g29/Y                  INVX2          3   20.7    32     +30      51 R
g2346/A                                                   +0      51  
g2346/Y                AND2X1         2   16.5    46     +74     125 R
g2345/A                                                   +0     125  
g2345/Y                CLKBUFX2       5   33.0    50     +67     192 R
g2352/A                                                   +0     192  
g2352/Y                INVX1          1    8.0    28     +28     220 F
g1929/B                                                   +0     220  
g1929/Y                NOR2X1         1    7.8    51     +34     255 R
g46/A                                                     +0     255  
g46/Y                  NOR2X1         1    7.8    41     +45     300 F
g41/A                                                     +0     300  
g41/Y                  NOR2X1         1    8.1    47     +44     344 R
g39/B0                                                    +0     344  
g39/Y                  AOI21X1        1   12.6    73     +40     384 F
g38/A                                                     +0     384  
g38/Y                  NAND2X2        2   18.7    43     +41     425 R
g1668/A                                                   +0     425  
g1668/Y                NAND2X2        3   20.4    48     +48     472 F
g1659/A                                                   +0     472  
g1659/Y                AND2X1         2   15.5    38     +68     541 F
g1658/A                                                   +0     541  
g1658/Y                INVX1          2   14.4    41     +38     579 R
g2405/A                                                   +0     579  
g2405/Y                AND2X1         1    8.1    29     +63     642 R
g2404/B0                                                  +0     642  
g2404/Y                AOI21X1        1    8.0    61     +30     672 F
g2402/B                                                   +0     672  
g2402/Y                NOR2X1         1    8.0    50     +45     716 R
g2396/B                                                   +0     716  
g2396/Y                NOR2X1         1    6.3    40     +31     747 F
g1600/A                                                   +0     747  
g1600/Y                INVX1          1    0.0    14     +17     764 R
s1196_bench/G535       out port                           +0     764 R
(ou_del_1)             ext delay                          +0     764 R
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)          capture                                     0 R
-------------------------------------------------------------------------
Timing slack :    -764ps (TIMING VIOLATION)
Start-point  : G10
End-point    : G535

============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  04:05:56 PM
  Module:                 s1196_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

                              
  Gate   Instances    Area     Library  
----------------------------------------
AND2X1          20    627.260    gsclib 
AOI21X1         32   1003.616    gsclib 
AOI22X1         12    501.816    gsclib 
CLKBUFX1        22    574.992    gsclib 
CLKBUFX2         1     31.363    gsclib 
CLKBUFX3         4    125.452    gsclib 
DFFSRX1         18   2916.774    gsclib 
INVX1           85   1777.265    gsclib 
INVX2           18    470.448    gsclib 
INVX4            2     62.726    gsclib 
MX2X1            1     62.726    gsclib 
NAND2X1         81   2117.016    gsclib 
NAND2X2          9    329.310    gsclib 
NAND3X1         48   1756.320    gsclib 
NAND4X1         14    585.452    gsclib 
NOR2X1          64   1672.704    gsclib 
OAI21X1         26   1087.268    gsclib 
OAI22X1          5    313.630    gsclib 
OR2X1           21    658.623    gsclib 
----------------------------------------
total          483  16674.761           

                                      
   Type    Instances    Area   Area % 
--------------------------------------
sequential        18  2916.774   17.5 
inverter         105  2310.439   13.9 
buffer            27   731.807    4.4 
logic            333 10715.741   64.3 
--------------------------------------
total            483 16674.761  100.0 

Normal exit.
