// SPDX-License-Identifier: MIT
//
// SH-2 opcode dispatch map shared by switch and function-pointer dispatch backends.
//
// This file is intentionally generated from the canonical switch mapping in SH2::InterpretNext.
// Macro contract:
//   SH2_DISPATCH_OP(opcodeEnumName, handlerExpression)
//
// The handler expression must evaluate to uint64 and may reference:
//   - `cpu`  (SH2&)
//   - `args` (const DecodedArgs&)
//   - template params in the including scope: `debug`, `enableSH2Cache`

SH2_DISPATCH_OP(NOP, cpu.NOP<false>())
SH2_DISPATCH_OP(SLEEP, cpu.SLEEP())
SH2_DISPATCH_OP(MOV_R, cpu.MOV<false>(args))
SH2_DISPATCH_OP(MOVB_L, cpu.MOVBL<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(MOVW_L, cpu.MOVWL<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(MOVL_L, cpu.MOVLL<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(MOVB_L0, cpu.MOVBL0<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(MOVW_L0, cpu.MOVWL0<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(MOVL_L0, cpu.MOVLL0<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(MOVB_L4, cpu.MOVBL4<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(MOVW_L4, cpu.MOVWL4<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(MOVL_L4, cpu.MOVLL4<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(MOVB_LG, cpu.MOVBLG<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(MOVW_LG, cpu.MOVWLG<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(MOVL_LG, cpu.MOVLLG<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(MOVB_M, cpu.MOVBM<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(MOVW_M, cpu.MOVWM<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(MOVL_M, cpu.MOVLM<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(MOVB_P, cpu.MOVBP<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(MOVW_P, cpu.MOVWP<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(MOVL_P, cpu.MOVLP<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(MOVB_S, cpu.MOVBS<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(MOVW_S, cpu.MOVWS<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(MOVL_S, cpu.MOVLS<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(MOVB_S0, cpu.MOVBS0<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(MOVW_S0, cpu.MOVWS0<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(MOVL_S0, cpu.MOVLS0<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(MOVB_S4, cpu.MOVBS4<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(MOVW_S4, cpu.MOVWS4<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(MOVL_S4, cpu.MOVLS4<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(MOVB_SG, cpu.MOVBSG<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(MOVW_SG, cpu.MOVWSG<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(MOVL_SG, cpu.MOVLSG<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(MOV_I, cpu.MOVI<false>(args))
SH2_DISPATCH_OP(MOVW_I, cpu.MOVWI<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(MOVL_I, cpu.MOVLI<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(MOVA, cpu.MOVA<false>(args))
SH2_DISPATCH_OP(MOVT, cpu.MOVT<false>(args))
SH2_DISPATCH_OP(CLRT, cpu.CLRT<false>())
SH2_DISPATCH_OP(SETT, cpu.SETT<false>())
SH2_DISPATCH_OP(EXTUB, cpu.EXTUB<false>(args))
SH2_DISPATCH_OP(EXTUW, cpu.EXTUW<false>(args))
SH2_DISPATCH_OP(EXTSB, cpu.EXTSB<false>(args))
SH2_DISPATCH_OP(EXTSW, cpu.EXTSW<false>(args))
SH2_DISPATCH_OP(SWAPB, cpu.SWAPB<false>(args))
SH2_DISPATCH_OP(SWAPW, cpu.SWAPW<false>(args))
SH2_DISPATCH_OP(XTRCT, cpu.XTRCT<false>(args))
SH2_DISPATCH_OP(LDC_GBR_R, cpu.LDCGBR<false>(args))
SH2_DISPATCH_OP(LDC_SR_R, cpu.LDCSR<false>(args))
SH2_DISPATCH_OP(LDC_VBR_R, cpu.LDCVBR<false>(args))
SH2_DISPATCH_OP(LDS_MACH_R, cpu.LDSMACH<false>(args))
SH2_DISPATCH_OP(LDS_MACL_R, cpu.LDSMACL<false>(args))
SH2_DISPATCH_OP(LDS_PR_R, cpu.LDSPR<false>(args))
SH2_DISPATCH_OP(STC_GBR_R, cpu.STCGBR<false>(args))
SH2_DISPATCH_OP(STC_SR_R, cpu.STCSR<false>(args))
SH2_DISPATCH_OP(STC_VBR_R, cpu.STCVBR<false>(args))
SH2_DISPATCH_OP(STS_MACH_R, cpu.STSMACH<false>(args))
SH2_DISPATCH_OP(STS_MACL_R, cpu.STSMACL<false>(args))
SH2_DISPATCH_OP(STS_PR_R, cpu.STSPR<false>(args))
SH2_DISPATCH_OP(LDC_GBR_M, cpu.LDCMGBR<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(LDC_SR_M, cpu.LDCMSR<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(LDC_VBR_M, cpu.LDCMVBR<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(LDS_MACH_M, cpu.LDSMMACH<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(LDS_MACL_M, cpu.LDSMMACL<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(LDS_PR_M, cpu.LDSMPR<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(STC_GBR_M, cpu.STCMGBR<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(STC_SR_M, cpu.STCMSR<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(STC_VBR_M, cpu.STCMVBR<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(STS_MACH_M, cpu.STSMMACH<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(STS_MACL_M, cpu.STSMMACL<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(STS_PR_M, cpu.STSMPR<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(ADD, cpu.ADD<false>(args))
SH2_DISPATCH_OP(ADD_I, cpu.ADDI<false>(args))
SH2_DISPATCH_OP(ADDC, cpu.ADDC<false>(args))
SH2_DISPATCH_OP(ADDV, cpu.ADDV<false>(args))
SH2_DISPATCH_OP(AND_R, cpu.AND<false>(args))
SH2_DISPATCH_OP(AND_I, cpu.ANDI<false>(args))
SH2_DISPATCH_OP(AND_M, cpu.ANDM<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(NEG, cpu.NEG<false>(args))
SH2_DISPATCH_OP(NEGC, cpu.NEGC<false>(args))
SH2_DISPATCH_OP(NOT, cpu.NOT<false>(args))
SH2_DISPATCH_OP(OR_R, cpu.OR<false>(args))
SH2_DISPATCH_OP(OR_I, cpu.ORI<false>(args))
SH2_DISPATCH_OP(OR_M, cpu.ORM<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(ROTCL, cpu.ROTCL<false>(args))
SH2_DISPATCH_OP(ROTCR, cpu.ROTCR<false>(args))
SH2_DISPATCH_OP(ROTL, cpu.ROTL<false>(args))
SH2_DISPATCH_OP(ROTR, cpu.ROTR<false>(args))
SH2_DISPATCH_OP(SHAL, cpu.SHAL<false>(args))
SH2_DISPATCH_OP(SHAR, cpu.SHAR<false>(args))
SH2_DISPATCH_OP(SHLL, cpu.SHLL<false>(args))
SH2_DISPATCH_OP(SHLL2, cpu.SHLL2<false>(args))
SH2_DISPATCH_OP(SHLL8, cpu.SHLL8<false>(args))
SH2_DISPATCH_OP(SHLL16, cpu.SHLL16<false>(args))
SH2_DISPATCH_OP(SHLR, cpu.SHLR<false>(args))
SH2_DISPATCH_OP(SHLR2, cpu.SHLR2<false>(args))
SH2_DISPATCH_OP(SHLR8, cpu.SHLR8<false>(args))
SH2_DISPATCH_OP(SHLR16, cpu.SHLR16<false>(args))
SH2_DISPATCH_OP(SUB, cpu.SUB<false>(args))
SH2_DISPATCH_OP(SUBC, cpu.SUBC<false>(args))
SH2_DISPATCH_OP(SUBV, cpu.SUBV<false>(args))
SH2_DISPATCH_OP(XOR_R, cpu.XOR<false>(args))
SH2_DISPATCH_OP(XOR_I, cpu.XORI<false>(args))
SH2_DISPATCH_OP(XOR_M, cpu.XORM<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(DT, cpu.DT<false>(args))
SH2_DISPATCH_OP(CLRMAC, cpu.CLRMAC<false>())
SH2_DISPATCH_OP(MACW, cpu.MACW<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(MACL, cpu.MACL<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(MUL, cpu.MULL<false>(args))
SH2_DISPATCH_OP(MULS, cpu.MULS<false>(args))
SH2_DISPATCH_OP(MULU, cpu.MULU<false>(args))
SH2_DISPATCH_OP(DMULS, cpu.DMULS<false>(args))
SH2_DISPATCH_OP(DMULU, cpu.DMULU<false>(args))
SH2_DISPATCH_OP(DIV0S, cpu.DIV0S<false>(args))
SH2_DISPATCH_OP(DIV0U, cpu.DIV0U<false>())
SH2_DISPATCH_OP(DIV1, cpu.DIV1<false>(args))
SH2_DISPATCH_OP(CMP_EQ_I, cpu.CMPIM<false>(args))
SH2_DISPATCH_OP(CMP_EQ_R, cpu.CMPEQ<false>(args))
SH2_DISPATCH_OP(CMP_GE, cpu.CMPGE<false>(args))
SH2_DISPATCH_OP(CMP_GT, cpu.CMPGT<false>(args))
SH2_DISPATCH_OP(CMP_HI, cpu.CMPHI<false>(args))
SH2_DISPATCH_OP(CMP_HS, cpu.CMPHS<false>(args))
SH2_DISPATCH_OP(CMP_PL, cpu.CMPPL<false>(args))
SH2_DISPATCH_OP(CMP_PZ, cpu.CMPPZ<false>(args))
SH2_DISPATCH_OP(CMP_STR, cpu.CMPSTR<false>(args))
SH2_DISPATCH_OP(TAS, cpu.TAS<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(TST_R, cpu.TST<false>(args))
SH2_DISPATCH_OP(TST_I, cpu.TSTI<false>(args))
SH2_DISPATCH_OP(TST_M, cpu.TSTM<debug, enableSH2Cache, false>(args))
SH2_DISPATCH_OP(BF, cpu.BF(args))
SH2_DISPATCH_OP(BFS, cpu.BFS(args))
SH2_DISPATCH_OP(BT, cpu.BT(args))
SH2_DISPATCH_OP(BTS, cpu.BTS(args))
SH2_DISPATCH_OP(BRA, cpu.BRA(args))
SH2_DISPATCH_OP(BRAF, cpu.BRAF(args))
SH2_DISPATCH_OP(BSR, cpu.BSR(args))
SH2_DISPATCH_OP(BSRF, cpu.BSRF(args))
SH2_DISPATCH_OP(JMP, cpu.JMP(args))
SH2_DISPATCH_OP(JSR, cpu.JSR(args))
SH2_DISPATCH_OP(TRAPA, cpu.TRAPA<debug, enableSH2Cache>(args))
SH2_DISPATCH_OP(RTE, cpu.RTE<debug, enableSH2Cache>())
SH2_DISPATCH_OP(RTS, cpu.RTS())
SH2_DISPATCH_OP(Illegal, cpu.EnterException<debug, enableSH2Cache>(xvGenIllegalInstr))
SH2_DISPATCH_OP(Delay_NOP, cpu.NOP<true>())
SH2_DISPATCH_OP(Delay_SLEEP, cpu.SLEEP())
SH2_DISPATCH_OP(Delay_MOV_R, cpu.MOV<true>(args))
SH2_DISPATCH_OP(Delay_MOVB_L, cpu.MOVBL<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_MOVW_L, cpu.MOVWL<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_MOVL_L, cpu.MOVLL<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_MOVB_L0, cpu.MOVBL0<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_MOVW_L0, cpu.MOVWL0<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_MOVL_L0, cpu.MOVLL0<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_MOVB_L4, cpu.MOVBL4<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_MOVW_L4, cpu.MOVWL4<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_MOVL_L4, cpu.MOVLL4<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_MOVB_LG, cpu.MOVBLG<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_MOVW_LG, cpu.MOVWLG<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_MOVL_LG, cpu.MOVLLG<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_MOVB_M, cpu.MOVBM<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_MOVW_M, cpu.MOVWM<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_MOVL_M, cpu.MOVLM<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_MOVB_P, cpu.MOVBP<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_MOVW_P, cpu.MOVWP<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_MOVL_P, cpu.MOVLP<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_MOVB_S, cpu.MOVBS<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_MOVW_S, cpu.MOVWS<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_MOVL_S, cpu.MOVLS<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_MOVB_S0, cpu.MOVBS0<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_MOVW_S0, cpu.MOVWS0<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_MOVL_S0, cpu.MOVLS0<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_MOVB_S4, cpu.MOVBS4<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_MOVW_S4, cpu.MOVWS4<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_MOVL_S4, cpu.MOVLS4<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_MOVB_SG, cpu.MOVBSG<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_MOVW_SG, cpu.MOVWSG<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_MOVL_SG, cpu.MOVLSG<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_MOV_I, cpu.MOVI<true>(args))
SH2_DISPATCH_OP(Delay_MOVW_I, cpu.MOVWI<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_MOVL_I, cpu.MOVLI<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_MOVA, cpu.MOVA<true>(args))
SH2_DISPATCH_OP(Delay_MOVT, cpu.MOVT<true>(args))
SH2_DISPATCH_OP(Delay_CLRT, cpu.CLRT<true>())
SH2_DISPATCH_OP(Delay_SETT, cpu.SETT<true>())
SH2_DISPATCH_OP(Delay_EXTUB, cpu.EXTUB<true>(args))
SH2_DISPATCH_OP(Delay_EXTUW, cpu.EXTUW<true>(args))
SH2_DISPATCH_OP(Delay_EXTSB, cpu.EXTSB<true>(args))
SH2_DISPATCH_OP(Delay_EXTSW, cpu.EXTSW<true>(args))
SH2_DISPATCH_OP(Delay_SWAPB, cpu.SWAPB<true>(args))
SH2_DISPATCH_OP(Delay_SWAPW, cpu.SWAPW<true>(args))
SH2_DISPATCH_OP(Delay_XTRCT, cpu.XTRCT<true>(args))
SH2_DISPATCH_OP(Delay_LDC_GBR_R, cpu.LDCGBR<true>(args))
SH2_DISPATCH_OP(Delay_LDC_SR_R, cpu.LDCSR<true>(args))
SH2_DISPATCH_OP(Delay_LDC_VBR_R, cpu.LDCVBR<true>(args))
SH2_DISPATCH_OP(Delay_LDS_MACH_R, cpu.LDSMACH<true>(args))
SH2_DISPATCH_OP(Delay_LDS_MACL_R, cpu.LDSMACL<true>(args))
SH2_DISPATCH_OP(Delay_LDS_PR_R, cpu.LDSPR<true>(args))
SH2_DISPATCH_OP(Delay_STC_GBR_R, cpu.STCGBR<true>(args))
SH2_DISPATCH_OP(Delay_STC_SR_R, cpu.STCSR<true>(args))
SH2_DISPATCH_OP(Delay_STC_VBR_R, cpu.STCVBR<true>(args))
SH2_DISPATCH_OP(Delay_STS_MACH_R, cpu.STSMACH<true>(args))
SH2_DISPATCH_OP(Delay_STS_MACL_R, cpu.STSMACL<true>(args))
SH2_DISPATCH_OP(Delay_STS_PR_R, cpu.STSPR<true>(args))
SH2_DISPATCH_OP(Delay_LDC_GBR_M, cpu.LDCMGBR<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_LDC_SR_M, cpu.LDCMSR<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_LDC_VBR_M, cpu.LDCMVBR<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_LDS_MACH_M, cpu.LDSMMACH<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_LDS_MACL_M, cpu.LDSMMACL<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_LDS_PR_M, cpu.LDSMPR<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_STC_GBR_M, cpu.STCMGBR<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_STC_SR_M, cpu.STCMSR<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_STC_VBR_M, cpu.STCMVBR<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_STS_MACH_M, cpu.STSMMACH<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_STS_MACL_M, cpu.STSMMACL<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_STS_PR_M, cpu.STSMPR<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_ADD, cpu.ADD<true>(args))
SH2_DISPATCH_OP(Delay_ADD_I, cpu.ADDI<true>(args))
SH2_DISPATCH_OP(Delay_ADDC, cpu.ADDC<true>(args))
SH2_DISPATCH_OP(Delay_ADDV, cpu.ADDV<true>(args))
SH2_DISPATCH_OP(Delay_AND_R, cpu.AND<true>(args))
SH2_DISPATCH_OP(Delay_AND_I, cpu.ANDI<true>(args))
SH2_DISPATCH_OP(Delay_AND_M, cpu.ANDM<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_NEG, cpu.NEG<true>(args))
SH2_DISPATCH_OP(Delay_NEGC, cpu.NEGC<true>(args))
SH2_DISPATCH_OP(Delay_NOT, cpu.NOT<true>(args))
SH2_DISPATCH_OP(Delay_OR_R, cpu.OR<true>(args))
SH2_DISPATCH_OP(Delay_OR_I, cpu.ORI<true>(args))
SH2_DISPATCH_OP(Delay_OR_M, cpu.ORM<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_ROTCL, cpu.ROTCL<true>(args))
SH2_DISPATCH_OP(Delay_ROTCR, cpu.ROTCR<true>(args))
SH2_DISPATCH_OP(Delay_ROTL, cpu.ROTL<true>(args))
SH2_DISPATCH_OP(Delay_ROTR, cpu.ROTR<true>(args))
SH2_DISPATCH_OP(Delay_SHAL, cpu.SHAL<true>(args))
SH2_DISPATCH_OP(Delay_SHAR, cpu.SHAR<true>(args))
SH2_DISPATCH_OP(Delay_SHLL, cpu.SHLL<true>(args))
SH2_DISPATCH_OP(Delay_SHLL2, cpu.SHLL2<true>(args))
SH2_DISPATCH_OP(Delay_SHLL8, cpu.SHLL8<true>(args))
SH2_DISPATCH_OP(Delay_SHLL16, cpu.SHLL16<true>(args))
SH2_DISPATCH_OP(Delay_SHLR, cpu.SHLR<true>(args))
SH2_DISPATCH_OP(Delay_SHLR2, cpu.SHLR2<true>(args))
SH2_DISPATCH_OP(Delay_SHLR8, cpu.SHLR8<true>(args))
SH2_DISPATCH_OP(Delay_SHLR16, cpu.SHLR16<true>(args))
SH2_DISPATCH_OP(Delay_SUB, cpu.SUB<true>(args))
SH2_DISPATCH_OP(Delay_SUBC, cpu.SUBC<true>(args))
SH2_DISPATCH_OP(Delay_SUBV, cpu.SUBV<true>(args))
SH2_DISPATCH_OP(Delay_XOR_R, cpu.XOR<true>(args))
SH2_DISPATCH_OP(Delay_XOR_I, cpu.XORI<true>(args))
SH2_DISPATCH_OP(Delay_XOR_M, cpu.XORM<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_DT, cpu.DT<true>(args))
SH2_DISPATCH_OP(Delay_CLRMAC, cpu.CLRMAC<true>())
SH2_DISPATCH_OP(Delay_MACW, cpu.MACW<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_MACL, cpu.MACL<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_MUL, cpu.MULL<true>(args))
SH2_DISPATCH_OP(Delay_MULS, cpu.MULS<true>(args))
SH2_DISPATCH_OP(Delay_MULU, cpu.MULU<true>(args))
SH2_DISPATCH_OP(Delay_DMULS, cpu.DMULS<true>(args))
SH2_DISPATCH_OP(Delay_DMULU, cpu.DMULU<true>(args))
SH2_DISPATCH_OP(Delay_DIV0S, cpu.DIV0S<true>(args))
SH2_DISPATCH_OP(Delay_DIV0U, cpu.DIV0U<true>())
SH2_DISPATCH_OP(Delay_DIV1, cpu.DIV1<true>(args))
SH2_DISPATCH_OP(Delay_CMP_EQ_I, cpu.CMPIM<true>(args))
SH2_DISPATCH_OP(Delay_CMP_EQ_R, cpu.CMPEQ<true>(args))
SH2_DISPATCH_OP(Delay_CMP_GE, cpu.CMPGE<true>(args))
SH2_DISPATCH_OP(Delay_CMP_GT, cpu.CMPGT<true>(args))
SH2_DISPATCH_OP(Delay_CMP_HI, cpu.CMPHI<true>(args))
SH2_DISPATCH_OP(Delay_CMP_HS, cpu.CMPHS<true>(args))
SH2_DISPATCH_OP(Delay_CMP_PL, cpu.CMPPL<true>(args))
SH2_DISPATCH_OP(Delay_CMP_PZ, cpu.CMPPZ<true>(args))
SH2_DISPATCH_OP(Delay_CMP_STR, cpu.CMPSTR<true>(args))
SH2_DISPATCH_OP(Delay_TAS, cpu.TAS<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(Delay_TST_R, cpu.TST<true>(args))
SH2_DISPATCH_OP(Delay_TST_I, cpu.TSTI<true>(args))
SH2_DISPATCH_OP(Delay_TST_M, cpu.TSTM<debug, enableSH2Cache, true>(args))
SH2_DISPATCH_OP(IllegalSlot, cpu.EnterException<debug, enableSH2Cache>(xvSlotIllegalInstr))
