vhdl work "../src/SamplingLgc.vhd"
vhdl work "ipcore_dir/clockgen/example_design/clockgen_exdes.vhd"
vhdl work "ipcore_dir/clockgen_asic_A/example_design/clockgen_asic_A_exdes.vhd"
