read -sv run_verilog_mid/adder_32b_14_72_0eabef3280cad596ad49a888ec369b2f.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_14_72_0eabef3280cad596ad49a888ec369b2f_yosys.v
