VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN counter ;
UNITS DISTANCE MICRONS 1000 ;
DIEAREA ( 0 0 ) ( 34500 57120 ) ;
ROW ROW_0 unithd 5520 10880 N DO 51 BY 1 STEP 460 0 ;
ROW ROW_1 unithd 5520 13600 FS DO 51 BY 1 STEP 460 0 ;
ROW ROW_2 unithd 5520 16320 N DO 51 BY 1 STEP 460 0 ;
ROW ROW_3 unithd 5520 19040 FS DO 51 BY 1 STEP 460 0 ;
ROW ROW_4 unithd 5520 21760 N DO 51 BY 1 STEP 460 0 ;
ROW ROW_5 unithd 5520 24480 FS DO 51 BY 1 STEP 460 0 ;
ROW ROW_6 unithd 5520 27200 N DO 51 BY 1 STEP 460 0 ;
ROW ROW_7 unithd 5520 29920 FS DO 51 BY 1 STEP 460 0 ;
ROW ROW_8 unithd 5520 32640 N DO 51 BY 1 STEP 460 0 ;
ROW ROW_9 unithd 5520 35360 FS DO 51 BY 1 STEP 460 0 ;
ROW ROW_10 unithd 5520 38080 N DO 51 BY 1 STEP 460 0 ;
ROW ROW_11 unithd 5520 40800 FS DO 51 BY 1 STEP 460 0 ;
ROW ROW_12 unithd 5520 43520 N DO 51 BY 1 STEP 460 0 ;
TRACKS X 230 DO 75 STEP 460 LAYER li1 ;
TRACKS Y 170 DO 168 STEP 340 LAYER li1 ;
TRACKS X 170 DO 101 STEP 340 LAYER met1 ;
TRACKS Y 170 DO 168 STEP 340 LAYER met1 ;
TRACKS X 230 DO 75 STEP 460 LAYER met2 ;
TRACKS Y 230 DO 124 STEP 460 LAYER met2 ;
TRACKS X 340 DO 51 STEP 680 LAYER met3 ;
TRACKS Y 340 DO 84 STEP 680 LAYER met3 ;
TRACKS X 460 DO 37 STEP 920 LAYER met4 ;
TRACKS Y 460 DO 62 STEP 920 LAYER met4 ;
TRACKS X 1700 DO 10 STEP 3400 LAYER met5 ;
TRACKS Y 1700 DO 17 STEP 3400 LAYER met5 ;
COMPONENTS 13 ;
    - _09_ sky130_fd_sc_hd__or4b_2 ;
    - _10_ sky130_fd_sc_hd__and2b_2 ;
    - _11_ sky130_fd_sc_hd__buf_1 ;
    - _12_ sky130_fd_sc_hd__xor2_2 ;
    - _13_ sky130_fd_sc_hd__nand3_2 ;
    - _14_ sky130_fd_sc_hd__a21o_2 ;
    - _15_ sky130_fd_sc_hd__and3_2 ;
    - _16_ sky130_fd_sc_hd__buf_1 ;
    - _17_ sky130_fd_sc_hd__xnor2_2 ;
    - _18_ sky130_fd_sc_hd__dfrtp_2 ;
    - _19_ sky130_fd_sc_hd__dfrtp_2 ;
    - _20_ sky130_fd_sc_hd__dfrtp_2 ;
    - _21_ sky130_fd_sc_hd__dfrtp_2 ;
END COMPONENTS
PINS 6 ;
    - clk + NET clk + DIRECTION INPUT + USE SIGNAL ;
    - count[0] + NET count[0] + DIRECTION OUTPUT + USE SIGNAL ;
    - count[1] + NET count[1] + DIRECTION OUTPUT + USE SIGNAL ;
    - count[2] + NET count[2] + DIRECTION OUTPUT + USE SIGNAL ;
    - count[3] + NET count[3] + DIRECTION OUTPUT + USE SIGNAL ;
    - rst + NET rst + DIRECTION INPUT + USE SIGNAL ;
END PINS
NETS 15 ;
    - _00_ ( _18_ D ) ( _11_ X ) + USE SIGNAL ;
    - _01_ ( _19_ D ) ( _12_ X ) + USE SIGNAL ;
    - _02_ ( _20_ D ) ( _16_ X ) + USE SIGNAL ;
    - _03_ ( _21_ D ) ( _17_ Y ) + USE SIGNAL ;
    - _04_ ( _11_ A ) ( _10_ X ) + USE SIGNAL ;
    - _05_ ( _17_ B ) ( _15_ B ) ( _13_ Y ) + USE SIGNAL ;
    - _06_ ( _15_ C ) ( _14_ X ) + USE SIGNAL ;
    - _07_ ( _16_ A ) ( _15_ X ) + USE SIGNAL ;
    - _08_ ( _15_ A ) ( _10_ B ) ( _09_ X ) + USE SIGNAL ;
    - clk ( PIN clk ) ( _21_ CLK ) ( _20_ CLK ) ( _19_ CLK ) ( _18_ CLK ) + USE SIGNAL ;
    - count[0] ( PIN count[0] ) ( _18_ Q ) ( _14_ A1 ) ( _13_ B ) ( _12_ A ) ( _10_ A_N ) ( _09_ B ) + USE SIGNAL ;
    - count[1] ( PIN count[1] ) ( _19_ Q ) ( _14_ A2 ) ( _13_ C ) ( _12_ B ) ( _09_ C ) + USE SIGNAL ;
    - count[2] ( PIN count[2] ) ( _20_ Q ) ( _14_ B1 ) ( _13_ A ) ( _09_ D_N ) + USE SIGNAL ;
    - count[3] ( PIN count[3] ) ( _21_ Q ) ( _17_ A ) ( _09_ A ) + USE SIGNAL ;
    - rst ( PIN rst ) ( _21_ RESET_B ) ( _20_ RESET_B ) ( _19_ RESET_B ) ( _18_ RESET_B ) + USE SIGNAL ;
END NETS
END DESIGN
