Fitter report for Uni_Projektas
Mon Mar 13 18:34:08 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. Output Pin Default Load For Reported TCO
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Other Routing Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. Fitter Device Options
 31. Operating Settings and Conditions
 32. Fitter Messages
 33. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Mon Mar 13 18:34:08 2023           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Uni_Projektas                                   ;
; Top-level Entity Name              ; SPI_Test_projektas                              ;
; Family                             ; Cyclone II                                      ;
; Device                             ; EP2C5T144C8                                     ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 152 / 4,608 ( 3 % )                             ;
;     Total combinational functions  ; 136 / 4,608 ( 3 % )                             ;
;     Dedicated logic registers      ; 101 / 4,608 ( 2 % )                             ;
; Total registers                    ; 101                                             ;
; Total pins                         ; 5 / 89 ( 6 % )                                  ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 256 / 119,808 ( < 1 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 26 ( 0 % )                                  ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                  ;
+----------------------------------------------------------------------------+--------------------+--------------------------------+
; Option                                                                     ; Setting            ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------+--------------------------------+
; Device                                                                     ; EP2C5T144C8        ;                                ;
; Use smart compilation                                                      ; On                 ; Off                            ;
; Minimum Core Junction Temperature                                          ; 0                  ;                                ;
; Maximum Core Junction Temperature                                          ; 85                 ;                                ;
; Router Timing Optimization Level                                           ; MAXIMUM            ; Normal                         ;
; Fit Attempts to Skip                                                       ; 0                  ; 0.0                            ;
; Device I/O Standard                                                        ; 3.3-V LVTTL        ;                                ;
; Optimize Hold Timing                                                       ; All Paths          ; IO Paths and Minimum TPD Paths ;
; Auto Packed Registers                                                      ; Normal             ; Auto                           ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                 ; Off                            ;
; Perform Register Duplication for Performance                               ; On                 ; Off                            ;
; Perform Register Retiming for Performance                                  ; On                 ; Off                            ;
; Fitter Effort                                                              ; Standard Fit       ; Auto Fit                       ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                             ;
; Enable compact report table                                                ; Off                ; Off                            ;
; Auto Merge PLLs                                                            ; On                 ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                ; Off                            ;
; Placement Effort Multiplier                                                ; 1.0                ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                ; Off                            ;
; Optimize Multi-Corner Timing                                               ; On                 ; On                             ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal             ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                ; Off                            ;
; Final Placement Optimizations                                              ; Automatically      ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically      ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                  ; 1                              ;
; PCI I/O                                                                    ; Off                ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                ; Off                            ;
; Auto Delay Chains                                                          ; On                 ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                ; Off                            ;
; Physical Synthesis Effort Level                                            ; Normal             ; Normal                         ;
; Auto Global Clock                                                          ; On                 ; On                             ;
; Auto Global Register Control Signals                                       ; On                 ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                ; Off                            ;
+----------------------------------------------------------------------------+--------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------+------------------+--------------------+---------------------+-----------+----------------+------------------+------------------+-----------------------+
; Node                                                                       ; Action           ; Operation          ; Reason              ; Node Port ; Node Port Name ; Destination Node ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------+------------------+--------------------+---------------------+-----------+----------------+------------------+------------------+-----------------------+
; Add0~1                                                                     ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Add1~1             ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Equal0~0_OTERM65   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Equal0~1_OTERM63   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter~1      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[1]          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[1]_OTERM1   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[1]_OTERM3   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[1]_OTERM5   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[2]          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[2]_OTERM7   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[2]_OTERM9   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[3]          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[3]_OTERM11  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[3]_OTERM13  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[4]          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[4]_OTERM15  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[4]_OTERM17  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[5]          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[5]_OTERM19  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[5]_OTERM21  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[6]          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[6]_OTERM23  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[6]_OTERM25  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[7]          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[7]_OTERM27  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[7]_OTERM29  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[8]          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[8]_OTERM31  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[8]_OTERM33  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[9]          ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[9]_OTERM35  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[9]_OTERM37  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[10]         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[10]_OTERM39 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[10]_OTERM41 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[11]         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[11]_OTERM43 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[11]_OTERM45 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[12]         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[12]_OTERM47 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[12]_OTERM49 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[13]         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[13]_OTERM51 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[13]_OTERM53 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[14]         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[14]_OTERM55 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[14]_OTERM57 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[15]         ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[15]_OTERM59 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[15]_OTERM61 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
; counter~8                                                                  ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                  ;                  ;                       ;
+----------------------------------------------------------------------------+------------------+--------------------+---------------------+-----------+----------------+------------------+------------------+-----------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 262 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 262 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 259     ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 3       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/output_files/Uni_Projektas.pin.


+-----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                         ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Total logic elements                        ; 152 / 4,608 ( 3 % )     ;
;     -- Combinational with no register       ; 51                      ;
;     -- Register only                        ; 16                      ;
;     -- Combinational with a register        ; 85                      ;
;                                             ;                         ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 39                      ;
;     -- 3 input functions                    ; 39                      ;
;     -- <=2 input functions                  ; 58                      ;
;     -- Register only                        ; 16                      ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 90                      ;
;     -- arithmetic mode                      ; 46                      ;
;                                             ;                         ;
; Total registers*                            ; 101 / 4,851 ( 2 % )     ;
;     -- Dedicated logic registers            ; 101 / 4,608 ( 2 % )     ;
;     -- I/O registers                        ; 0 / 243 ( 0 % )         ;
;                                             ;                         ;
; Total LABs:  partially or completely used   ; 13 / 288 ( 5 % )        ;
; Virtual pins                                ; 0                       ;
; I/O pins                                    ; 5 / 89 ( 6 % )          ;
;     -- Clock pins                           ; 1 / 4 ( 25 % )          ;
;                                             ;                         ;
; Global signals                              ; 1                       ;
; M4Ks                                        ; 1 / 26 ( 4 % )          ;
; Total block memory bits                     ; 256 / 119,808 ( < 1 % ) ;
; Total block memory implementation bits      ; 4,608 / 119,808 ( 4 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 26 ( 0 % )          ;
; PLLs                                        ; 0 / 2 ( 0 % )           ;
; Global clocks                               ; 1 / 8 ( 13 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )           ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )           ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 0%            ;
; Peak interconnect usage (total/H/V)         ; 0% / 0% / 0%            ;
; Maximum fan-out                             ; 103                     ;
; Highest non-global fan-out                  ; 31                      ;
; Total fan-out                               ; 691                     ;
; Average fan-out                             ; 2.64                    ;
+---------------------------------------------+-------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                       ;
+---------------------------------------------+--------------------+--------------------------------+
; Statistic                                   ; Top                ; hard_block:auto_generated_inst ;
+---------------------------------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                ; Low                            ;
;                                             ;                    ;                                ;
; Total logic elements                        ; 152 / 4608 ( 3 % ) ; 0 / 4608 ( 0 % )               ;
;     -- Combinational with no register       ; 51                 ; 0                              ;
;     -- Register only                        ; 16                 ; 0                              ;
;     -- Combinational with a register        ; 85                 ; 0                              ;
;                                             ;                    ;                                ;
; Logic element usage by number of LUT inputs ;                    ;                                ;
;     -- 4 input functions                    ; 39                 ; 0                              ;
;     -- 3 input functions                    ; 39                 ; 0                              ;
;     -- <=2 input functions                  ; 58                 ; 0                              ;
;     -- Register only                        ; 16                 ; 0                              ;
;                                             ;                    ;                                ;
; Logic elements by mode                      ;                    ;                                ;
;     -- normal mode                          ; 90                 ; 0                              ;
;     -- arithmetic mode                      ; 46                 ; 0                              ;
;                                             ;                    ;                                ;
; Total registers                             ; 101                ; 0                              ;
;     -- Dedicated logic registers            ; 101 / 4608 ( 2 % ) ; 0 / 4608 ( 0 % )               ;
;                                             ;                    ;                                ;
; Total LABs:  partially or completely used   ; 13 / 288 ( 5 % )   ; 0 / 288 ( 0 % )                ;
;                                             ;                    ;                                ;
; Virtual pins                                ; 0                  ; 0                              ;
; I/O pins                                    ; 5                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 26 ( 0 % )     ; 0 / 26 ( 0 % )                 ;
; Total memory bits                           ; 256                ; 0                              ;
; Total RAM block bits                        ; 4608               ; 0                              ;
; M4K                                         ; 1 / 26 ( 3 % )     ; 0 / 26 ( 0 % )                 ;
; Clock control block                         ; 1 / 10 ( 10 % )    ; 0 / 10 ( 0 % )                 ;
;                                             ;                    ;                                ;
; Connections                                 ;                    ;                                ;
;     -- Input Connections                    ; 0                  ; 0                              ;
;     -- Registered Input Connections         ; 0                  ; 0                              ;
;     -- Output Connections                   ; 0                  ; 0                              ;
;     -- Registered Output Connections        ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Internal Connections                        ;                    ;                                ;
;     -- Total Connections                    ; 707                ; 0                              ;
;     -- Registered Connections               ; 280                ; 0                              ;
;                                             ;                    ;                                ;
; External Connections                        ;                    ;                                ;
;     -- Top                                  ; 0                  ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Partition Interface                         ;                    ;                                ;
;     -- Input Ports                          ; 1                  ; 0                              ;
;     -- Output Ports                         ; 4                  ; 0                              ;
;     -- Bidir Ports                          ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Registered Ports                            ;                    ;                                ;
;     -- Registered Input Ports               ; 0                  ; 0                              ;
;     -- Registered Output Ports              ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Port Connectivity                           ;                    ;                                ;
;     -- Input Ports driven by GND            ; 0                  ; 0                              ;
;     -- Output Ports driven by GND           ; 0                  ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                  ; 0                              ;
;     -- Input Ports with no Source           ; 0                  ; 0                              ;
;     -- Output Ports with no Source          ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                  ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                  ; 0                              ;
+---------------------------------------------+--------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                 ;
+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; CLK  ; 17    ; 1        ; 0            ; 6            ; 0           ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                            ;
+----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; LED_OUT  ; 7     ; 1        ; 0            ; 11           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SPI_CS   ; 40    ; 4        ; 1            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SPI_MOSI ; 41    ; 4        ; 1            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SPI_SCLK ; 42    ; 4        ; 1            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
+----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 4 / 19 ( 21 % ) ; 3.3V          ; --           ;
; 2        ; 0 / 23 ( 0 % )  ; 3.3V          ; --           ;
; 3        ; 1 / 23 ( 4 % )  ; 3.3V          ; --           ;
; 4        ; 3 / 24 ( 13 % ) ; 3.3V          ; --           ;
+----------+-----------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 2        ; 1          ; 1        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 5        ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 6        ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 7        ; 10         ; 1        ; LED_OUT                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 8        ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 9        ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 10       ; 13         ; 1        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 11       ; 14         ; 1        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 12       ; 15         ; 1        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 13       ; 16         ; 1        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 14       ; 17         ; 1        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ; 20         ; 1        ; CLK                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 18       ; 21         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 22         ; 1        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 23         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 22       ; 24         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 23       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 24       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 25       ; 26         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 26       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 27       ; 28         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 28       ; 32         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 29       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 30       ; 40         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 31       ; 41         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 32       ; 42         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 34       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 35       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 39       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 40       ; 43         ; 4        ; SPI_CS                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 41       ; 44         ; 4        ; SPI_MOSI                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 42       ; 45         ; 4        ; SPI_SCLK                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 46         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 47         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ; 48         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 46       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 47       ; 49         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 48       ; 50         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 49       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 50       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 51       ; 52         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 52       ; 53         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 53       ; 57         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 54       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 55       ; 58         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 56       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 57       ; 59         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 58       ; 60         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 63         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 60       ; 64         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 61       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 62       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 63       ; 72         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 64       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 65       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 66       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 67       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 68       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 69       ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 70       ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 71       ; 82         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 84         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 85         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 86         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 87         ; 3        ; ~LVDS41p/nCEO~                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 77       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 78       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 79       ; 95         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 80       ; 97         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 81       ; 98         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 82       ; 99         ; 3        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 100        ; 3        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 84       ; 101        ; 3        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 85       ; 102        ; 3        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 86       ; 103        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 104        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 88       ; 105        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 106        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 107        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 108        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 109        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 93       ; 110        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 94       ; 111        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 95       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 96       ; 112        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 97       ; 113        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 98       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 99       ; 119        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 100      ; 120        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 121        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 102      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 103      ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 126        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 106      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 107      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 111      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 112      ; 127        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 128        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 129        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ; 130        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 116      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 117      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 118      ; 134        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 119      ; 135        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 120      ; 137        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 121      ; 138        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 122      ; 139        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 123      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 125      ; 144        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 126      ; 145        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 127      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 128      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 129      ; 148        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 130      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 132      ; 153        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 133      ; 154        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 134      ; 155        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 135      ; 162        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 136      ; 163        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 137      ; 164        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 138      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 139      ; 165        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 140      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 166        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ; 167        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 143      ; 168        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 144      ; 169        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                           ; Library Name ;
+----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |SPI_Test_projektas                                ; 152 (59)    ; 101 (29)                  ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 5    ; 0            ; 51 (30)      ; 16 (0)            ; 85 (29)          ; |SPI_Test_projektas                                                                                                                                                                                           ; work         ;
;    |SPI_Controller:spi_controller_1|               ; 93 (5)      ; 72 (5)                    ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 16 (0)            ; 56 (4)           ; |SPI_Test_projektas|SPI_Controller:spi_controller_1                                                                                                                                                           ; work         ;
;       |SPI_TX:spi_tx_component|                    ; 68 (68)     ; 53 (53)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 16 (16)           ; 37 (37)          ; |SPI_Test_projektas|SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component                                                                                                                                   ; work         ;
;       |wizard_spi_fifo:spi_fifo_component|         ; 21 (0)      ; 14 (0)                    ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 15 (0)           ; |SPI_Test_projektas|SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component                                                                                                                        ; work         ;
;          |scfifo:scfifo_component|                 ; 21 (0)      ; 14 (0)                    ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 15 (0)           ; |SPI_Test_projektas|SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component                                                                                                ; work         ;
;             |scfifo_3c21:auto_generated|           ; 21 (0)      ; 14 (0)                    ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 15 (0)           ; |SPI_Test_projektas|SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated                                                                     ; work         ;
;                |a_dpfifo_ai21:dpfifo|              ; 21 (2)      ; 14 (0)                    ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (2)        ; 0 (0)             ; 15 (0)           ; |SPI_Test_projektas|SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo                                                ; work         ;
;                   |a_fefifo_76e:fifo_state|        ; 11 (7)      ; 6 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 7 (3)            ; |SPI_Test_projektas|SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state                        ; work         ;
;                      |cntr_pj7:count_usedw|        ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |SPI_Test_projektas|SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw   ; work         ;
;                   |cntr_djb:rd_ptr_count|          ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |SPI_Test_projektas|SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count                          ; work         ;
;                   |cntr_djb:wr_ptr|                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |SPI_Test_projektas|SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr                                ; work         ;
;                   |dpram_bv01:FIFOram|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SPI_Test_projektas|SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram                             ; work         ;
;                      |altsyncram_0vj1:altsyncram1| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |SPI_Test_projektas|SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1 ; work         ;
+----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------+
; Delay Chain Summary                                                               ;
+----------+----------+---------------+---------------+-----------------------+-----+
; Name     ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+----------+----------+---------------+---------------+-----------------------+-----+
; SPI_MOSI ; Output   ; --            ; --            ; --                    ; --  ;
; SPI_SCLK ; Output   ; --            ; --            ; --                    ; --  ;
; SPI_CS   ; Output   ; --            ; --            ; --                    ; --  ;
; LED_OUT  ; Output   ; --            ; --            ; --                    ; --  ;
; CLK      ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
+----------+----------+---------------+---------------+-----------------------+-----+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; CLK                 ;                   ;         ;
+---------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                   ; Location          ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; CLK                                                                                                                                                                    ; PIN_17            ; 102     ; Clock                                 ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[2]~12                                                                                                ; LCCOMB_X10_Y6_N26 ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[2]~13                                                                                                ; LCCOMB_X10_Y6_N4  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|curr_state                                                                                                     ; LCFF_X9_Y6_N7     ; 22      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[15]~17                                                                                                  ; LCCOMB_X10_Y5_N18 ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|_~0 ; LCCOMB_X13_Y5_N10 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|valid_rreq                  ; LCCOMB_X12_Y5_N20 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|valid_wreq                  ; LCCOMB_X13_Y5_N28 ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                     ;
+------+----------+---------+----------------------+------------------+---------------------------+
; Name ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+----------+---------+----------------------+------------------+---------------------------+
; CLK  ; PIN_17   ; 102     ; Global Clock         ; GCLK2            ; --                        ;
+------+----------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                            ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[15]~17                                                                                                                                           ; 31      ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|curr_state                                                                                                                                              ; 22      ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[1]_OTERM1                                                                                                                                        ; 15      ;
; Equal3~4                                                                                                                                                                                                        ; 14      ;
; Equal4~2                                                                                                                                                                                                        ; 14      ;
; ~GND                                                                                                                                                                                                            ; 12      ;
; SPI_send_data[4]                                                                                                                                                                                                ; 9       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|valid_wreq                                                           ; 9       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[8]                                                                                                                                          ; 9       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Equal0~0_OTERM65                                                                                                                                        ; 8       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Equal0~1_OTERM63                                                                                                                                        ; 8       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                  ; 7       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|sclk                                                                                                                                                    ; 7       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Equal0~2                                                                                                                                                ; 6       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|valid_rreq                                                           ; 5       ;
; SPI_Controller:spi_controller_1|fifo_rdreq                                                                                                                                                                      ; 5       ;
; SPI_send_irq                                                                                                                                                                                                    ; 5       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[2]~13                                                                                                                                         ; 5       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[2]~12                                                                                                                                         ; 5       ;
; counter[0]                                                                                                                                                                                                      ; 5       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|_~0                                          ; 4       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                                       ; 4       ;
; counter[1]                                                                                                                                                                                                      ; 4       ;
; counter[6]                                                                                                                                                                                                      ; 4       ;
; counter[7]                                                                                                                                                                                                      ; 4       ;
; SPI_Controller:spi_controller_1|tx_send_irq                                                                                                                                                                     ; 4       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                            ; 4       ;
; SPI_Controller:spi_controller_1|curr_state.idle                                                                                                                                                                 ; 3       ;
; counter[2]                                                                                                                                                                                                      ; 3       ;
; counter[5]                                                                                                                                                                                                      ; 3       ;
; counter[3]                                                                                                                                                                                                      ; 3       ;
; counter[13]                                                                                                                                                                                                     ; 3       ;
; counter[14]                                                                                                                                                                                                     ; 3       ;
; counter[19]                                                                                                                                                                                                     ; 3       ;
; counter[20]                                                                                                                                                                                                     ; 3       ;
; counter[21]                                                                                                                                                                                                     ; 3       ;
; counter[22]                                                                                                                                                                                                     ; 3       ;
; counter[12]                                                                                                                                                                                                     ; 3       ;
; counter[15]                                                                                                                                                                                                     ; 3       ;
; counter[17]                                                                                                                                                                                                     ; 3       ;
; counter[23]                                                                                                                                                                                                     ; 3       ;
; counter[25]                                                                                                                                                                                                     ; 3       ;
; counter[11]                                                                                                                                                                                                     ; 3       ;
; counter[16]                                                                                                                                                                                                     ; 3       ;
; counter[18]                                                                                                                                                                                                     ; 3       ;
; counter[24]                                                                                                                                                                                                     ; 3       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|SPI_MOSI~0                                                                                                                                              ; 3       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[0]                                                                                                                                               ; 3       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                               ; 3       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[0]               ; 3       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[1]               ; 3       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[2]               ; 3       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]               ; 3       ;
; SPI_Controller:spi_controller_1|curr_state.transmiting                                                                                                                                                          ; 2       ;
; Equal0~3                                                                                                                                                                                                        ; 2       ;
; SPI_Controller:spi_controller_1|curr_state.reading_fifo                                                                                                                                                         ; 2       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|curr_state~0                                                                                                                                            ; 2       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter~6                                                                                                                                           ; 2       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter~5                                                                                                                                           ; 2       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter~4                                                                                                                                           ; 2       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter~3                                                                                                                                           ; 2       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter~1                                                                                                                                           ; 2       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter~0                                                                                                                                           ; 2       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|SPI_MOSI~3                                                                                                                                              ; 2       ;
; Equal3~5                                                                                                                                                                                                        ; 2       ;
; Equal3~0                                                                                                                                                                                                        ; 2       ;
; counter[4]                                                                                                                                                                                                      ; 2       ;
; counter[8]                                                                                                                                                                                                      ; 2       ;
; counter[9]                                                                                                                                                                                                      ; 2       ;
; counter[10]                                                                                                                                                                                                     ; 2       ;
; Equal4~0                                                                                                                                                                                                        ; 2       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                                          ; 2       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|SPI_MOSI~1                                                                                                                                              ; 2       ;
; LED_OUT~reg0                                                                                                                                                                                                    ; 2       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|SPI_CS                                                                                                                                                  ; 2       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                      ; 2       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]                                      ; 2       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                                      ; 2       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                                      ; 2       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                                            ; 2       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[2]                                            ; 2       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                                            ; 2       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[0]                                            ; 2       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Add1~6                                                                                                                                                  ; 2       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Add1~2                                                                                                                                                  ; 2       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                                            ; 2       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                                            ; 2       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                                            ; 2       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                                            ; 2       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|SPI_MOSI                                                                                                                                                ; 2       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[15]_OTERM61                                                                                                                                      ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[15]_OTERM59                                                                                                                                      ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[14]_OTERM57                                                                                                                                      ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[14]_OTERM55                                                                                                                                      ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[13]_OTERM53                                                                                                                                      ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[13]_OTERM51                                                                                                                                      ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[12]_OTERM49                                                                                                                                      ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[12]_OTERM47                                                                                                                                      ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[11]_OTERM45                                                                                                                                      ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[11]_OTERM43                                                                                                                                      ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[10]_OTERM41                                                                                                                                      ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[10]_OTERM39                                                                                                                                      ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[9]_OTERM37                                                                                                                                       ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[9]_OTERM35                                                                                                                                       ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[8]_OTERM33                                                                                                                                       ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[8]_OTERM31                                                                                                                                       ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[7]_OTERM29                                                                                                                                       ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[7]_OTERM27                                                                                                                                       ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[6]_OTERM25                                                                                                                                       ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[6]_OTERM23                                                                                                                                       ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[5]_OTERM21                                                                                                                                       ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[5]_OTERM19                                                                                                                                       ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[4]_OTERM17                                                                                                                                       ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[4]_OTERM15                                                                                                                                       ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[3]_OTERM13                                                                                                                                       ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[3]_OTERM11                                                                                                                                       ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[2]_OTERM9                                                                                                                                        ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[2]_OTERM7                                                                                                                                        ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[1]_OTERM5                                                                                                                                        ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[1]_OTERM3                                                                                                                                        ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf~32                                                                                                                                               ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf~31                                                                                                                                               ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf~30                                                                                                                                               ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf~29                                                                                                                                               ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf~28                                                                                                                                               ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf~27                                                                                                                                               ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf~26                                                                                                                                               ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf~25                                                                                                                                               ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf~24                                                                                                                                               ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf~23                                                                                                                                               ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf~22                                                                                                                                               ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf~21                                                                                                                                               ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|SEND_DONE~0                                                                                                                                             ; 1       ;
; SPI_Controller:spi_controller_1|Selector2~0                                                                                                                                                                     ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf~20                                                                                                                                               ; 1       ;
; SPI_Controller:spi_controller_1|Selector0~0                                                                                                                                                                     ; 1       ;
; SPI_send_data[4]~0                                                                                                                                                                                              ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty~2                                ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty~1                                ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty~0                                ; 1       ;
; SPI_Controller:spi_controller_1|fifo_rdreq~0                                                                                                                                                                    ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full~2                                     ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full~1                                     ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full~0                                     ; 1       ;
; Selector0~0                                                                                                                                                                                                     ; 1       ;
; Equal0~2                                                                                                                                                                                                        ; 1       ;
; Equal0~1                                                                                                                                                                                                        ; 1       ;
; Equal0~0                                                                                                                                                                                                        ; 1       ;
; Equal3~8                                                                                                                                                                                                        ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf~19                                                                                                                                               ; 1       ;
; SPI_Controller:spi_controller_1|Selector1~0                                                                                                                                                                     ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf~18                                                                                                                                               ; 1       ;
; counter~12                                                                                                                                                                                                      ; 1       ;
; counter~11                                                                                                                                                                                                      ; 1       ;
; counter~10                                                                                                                                                                                                      ; 1       ;
; counter~9                                                                                                                                                                                                       ; 1       ;
; counter~8                                                                                                                                                                                                       ; 1       ;
; counter~7                                                                                                                                                                                                       ; 1       ;
; counter~6                                                                                                                                                                                                       ; 1       ;
; counter~5                                                                                                                                                                                                       ; 1       ;
; counter~4                                                                                                                                                                                                       ; 1       ;
; counter~3                                                                                                                                                                                                       ; 1       ;
; counter~2                                                                                                                                                                                                       ; 1       ;
; counter~1                                                                                                                                                                                                       ; 1       ;
; counter~0                                                                                                                                                                                                       ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter~2                                                                                                                                           ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf~16                                                                                                                                               ; 1       ;
; LED_OUT~0                                                                                                                                                                                                       ; 1       ;
; Equal3~7                                                                                                                                                                                                        ; 1       ;
; Equal3~6                                                                                                                                                                                                        ; 1       ;
; Equal3~3                                                                                                                                                                                                        ; 1       ;
; Equal3~2                                                                                                                                                                                                        ; 1       ;
; Equal3~1                                                                                                                                                                                                        ; 1       ;
; Equal4~1                                                                                                                                                                                                        ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|SPI_CS~0                                                                                                                                                ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|sclk~0                                                                                                                                                  ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|SPI_MOSI~2                                                                                                                                              ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Equal0~1                                                                                                                                                ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[7]                                                                                                                                          ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[6]                                                                                                                                          ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[5]                                                                                                                                          ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                                          ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Equal0~0                                                                                                                                                ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[3]                                                                                                                                          ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                                          ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|clk_counter[2]                                                                                                                                          ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|tx_buf[0]~15                                                                                                                                            ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|q_b[9]                ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|q_b[10]               ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|q_b[11]               ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|q_b[12]               ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|q_b[13]               ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|q_b[14]               ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|q_b[15]               ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|q_b[1]                ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|q_b[2]                ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|q_b[3]                ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|q_b[4]                ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|q_b[5]                ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|q_b[6]                ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|q_b[7]                ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|q_b[8]                ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|q_b[0]                ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|counter_comb_bita3      ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|counter_comb_bita2~COUT ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|counter_comb_bita2      ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|counter_comb_bita1~COUT ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|counter_comb_bita1      ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|counter_comb_bita0~COUT ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|counter_comb_bita0      ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|counter_comb_bita3                             ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|counter_comb_bita2~COUT                        ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|counter_comb_bita2                             ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|counter_comb_bita1~COUT                        ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|counter_comb_bita1                             ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|counter_comb_bita0~COUT                        ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|counter_comb_bita0                             ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|counter_comb_bita3                                   ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|counter_comb_bita2~COUT                              ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|counter_comb_bita2                                   ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|counter_comb_bita1~COUT                              ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|counter_comb_bita1                                   ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|counter_comb_bita0~COUT                              ; 1       ;
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|counter_comb_bita0                                   ; 1       ;
; Add0~50                                                                                                                                                                                                         ; 1       ;
; Add0~49                                                                                                                                                                                                         ; 1       ;
; Add0~48                                                                                                                                                                                                         ; 1       ;
; Add0~47                                                                                                                                                                                                         ; 1       ;
; Add0~46                                                                                                                                                                                                         ; 1       ;
; Add0~45                                                                                                                                                                                                         ; 1       ;
; Add0~44                                                                                                                                                                                                         ; 1       ;
; Add0~43                                                                                                                                                                                                         ; 1       ;
; Add0~42                                                                                                                                                                                                         ; 1       ;
; Add0~41                                                                                                                                                                                                         ; 1       ;
; Add0~40                                                                                                                                                                                                         ; 1       ;
; Add0~39                                                                                                                                                                                                         ; 1       ;
; Add0~38                                                                                                                                                                                                         ; 1       ;
; Add0~37                                                                                                                                                                                                         ; 1       ;
; Add0~36                                                                                                                                                                                                         ; 1       ;
; Add0~35                                                                                                                                                                                                         ; 1       ;
; Add0~34                                                                                                                                                                                                         ; 1       ;
; Add0~33                                                                                                                                                                                                         ; 1       ;
; Add0~32                                                                                                                                                                                                         ; 1       ;
; Add0~31                                                                                                                                                                                                         ; 1       ;
; Add0~30                                                                                                                                                                                                         ; 1       ;
; Add0~29                                                                                                                                                                                                         ; 1       ;
; Add0~28                                                                                                                                                                                                         ; 1       ;
; Add0~27                                                                                                                                                                                                         ; 1       ;
; Add0~26                                                                                                                                                                                                         ; 1       ;
; Add0~25                                                                                                                                                                                                         ; 1       ;
; Add0~24                                                                                                                                                                                                         ; 1       ;
; Add0~23                                                                                                                                                                                                         ; 1       ;
; Add0~22                                                                                                                                                                                                         ; 1       ;
; Add0~21                                                                                                                                                                                                         ; 1       ;
; Add0~20                                                                                                                                                                                                         ; 1       ;
; Add0~19                                                                                                                                                                                                         ; 1       ;
; Add0~18                                                                                                                                                                                                         ; 1       ;
; Add0~17                                                                                                                                                                                                         ; 1       ;
; Add0~16                                                                                                                                                                                                         ; 1       ;
; Add0~15                                                                                                                                                                                                         ; 1       ;
; Add0~14                                                                                                                                                                                                         ; 1       ;
; Add0~13                                                                                                                                                                                                         ; 1       ;
; Add0~12                                                                                                                                                                                                         ; 1       ;
; Add0~11                                                                                                                                                                                                         ; 1       ;
; Add0~10                                                                                                                                                                                                         ; 1       ;
; Add0~9                                                                                                                                                                                                          ; 1       ;
; Add0~8                                                                                                                                                                                                          ; 1       ;
; Add0~7                                                                                                                                                                                                          ; 1       ;
; Add0~6                                                                                                                                                                                                          ; 1       ;
; Add0~5                                                                                                                                                                                                          ; 1       ;
; Add0~4                                                                                                                                                                                                          ; 1       ;
; Add0~3                                                                                                                                                                                                          ; 1       ;
; Add0~2                                                                                                                                                                                                          ; 1       ;
; Add0~1                                                                                                                                                                                                          ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Add1~16                                                                                                                                                 ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Add1~15                                                                                                                                                 ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Add1~14                                                                                                                                                 ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Add1~13                                                                                                                                                 ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Add1~12                                                                                                                                                 ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Add1~11                                                                                                                                                 ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Add1~10                                                                                                                                                 ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Add1~9                                                                                                                                                  ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Add1~8                                                                                                                                                  ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Add1~7                                                                                                                                                  ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Add1~5                                                                                                                                                  ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Add1~4                                                                                                                                                  ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Add1~3                                                                                                                                                  ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|Add1~1                                                                                                                                                  ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[4]~20                                                                                                                                         ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[3]~19                                                                                                                                         ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[3]~18                                                                                                                                         ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[2]~17                                                                                                                                         ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[2]~16                                                                                                                                         ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[1]~15                                                                                                                                         ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[1]~14                                                                                                                                         ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[0]~11                                                                                                                                         ; 1       ;
; SPI_Controller:spi_controller_1|SPI_TX:spi_tx_component|bits_sent[0]~10                                                                                                                                         ; 1       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                                                                 ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF  ; Location   ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------+----------------------+-----------------+-----------------+
; SPI_Controller:spi_controller_1|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 16           ; 16           ; 16           ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 256  ; 16                          ; 16                          ; 16                          ; 16                          ; 256                 ; 1    ; None ; M4K_X11_Y5 ; Don't care           ; Don't care      ; Don't care      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 135 / 15,666 ( < 1 % ) ;
; C16 interconnects           ; 0 / 812 ( 0 % )        ;
; C4 interconnects            ; 37 / 11,424 ( < 1 % )  ;
; Direct links                ; 55 / 15,666 ( < 1 % )  ;
; Global clocks               ; 1 / 8 ( 13 % )         ;
; Local interconnects         ; 114 / 4,608 ( 2 % )    ;
; R24 interconnects           ; 0 / 652 ( 0 % )        ;
; R4 interconnects            ; 43 / 13,328 ( < 1 % )  ;
+-----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 11.69) ; Number of LABs  (Total = 13) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 0                            ;
; 2                                           ; 1                            ;
; 3                                           ; 0                            ;
; 4                                           ; 1                            ;
; 5                                           ; 1                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 0                            ;
; 9                                           ; 0                            ;
; 10                                          ; 1                            ;
; 11                                          ; 2                            ;
; 12                                          ; 0                            ;
; 13                                          ; 1                            ;
; 14                                          ; 0                            ;
; 15                                          ; 0                            ;
; 16                                          ; 6                            ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.46) ; Number of LABs  (Total = 13) ;
+------------------------------------+------------------------------+
; 1 Clock                            ; 13                           ;
; 1 Clock enable                     ; 5                            ;
; 1 Sync. clear                      ; 1                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 19.23) ; Number of LABs  (Total = 13) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 1                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 2                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 1                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 0                            ;
; 17                                           ; 0                            ;
; 18                                           ; 0                            ;
; 19                                           ; 1                            ;
; 20                                           ; 0                            ;
; 21                                           ; 1                            ;
; 22                                           ; 2                            ;
; 23                                           ; 0                            ;
; 24                                           ; 2                            ;
; 25                                           ; 0                            ;
; 26                                           ; 0                            ;
; 27                                           ; 2                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 6.62) ; Number of LABs  (Total = 13) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 0                            ;
; 2                                               ; 1                            ;
; 3                                               ; 0                            ;
; 4                                               ; 3                            ;
; 5                                               ; 2                            ;
; 6                                               ; 1                            ;
; 7                                               ; 2                            ;
; 8                                               ; 0                            ;
; 9                                               ; 2                            ;
; 10                                              ; 0                            ;
; 11                                              ; 1                            ;
; 12                                              ; 0                            ;
; 13                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                        ;
+---------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 9.08) ; Number of LABs  (Total = 13) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 0                            ;
; 2                                           ; 1                            ;
; 3                                           ; 3                            ;
; 4                                           ; 2                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 0                            ;
; 9                                           ; 0                            ;
; 10                                          ; 1                            ;
; 11                                          ; 1                            ;
; 12                                          ; 2                            ;
; 13                                          ; 0                            ;
; 14                                          ; 0                            ;
; 15                                          ; 0                            ;
; 16                                          ; 0                            ;
; 17                                          ; 1                            ;
; 18                                          ; 1                            ;
; 19                                          ; 1                            ;
+---------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------------+
; Fitter Device Options                                                                ;
+----------------------------------------------+---------------------------------------+
; Option                                       ; Setting                               ;
+----------------------------------------------+---------------------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                                   ;
; Enable device-wide reset (DEV_CLRn)          ; Off                                   ;
; Enable device-wide output enable (DEV_OE)    ; Off                                   ;
; Enable INIT_DONE output                      ; Off                                   ;
; Configuration scheme                         ; Active Serial                         ;
; Error detection CRC                          ; Off                                   ;
; nCEO                                         ; As output driving ground              ;
; ASDO,nCSO                                    ; As input tri-stated                   ;
; Reserve all unused pins                      ; As input tri-stated with weak pull-up ;
; Base pin-out file on sameframe device        ; Off                                   ;
+----------------------------------------------+---------------------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP2C5T144C8 for design "Uni_Projektas"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C5T144I8 is compatible
    Info (176445): Device EP2C8T144C8 is compatible
    Info (176445): Device EP2C8T144I8 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location 1
    Info (169125): Pin ~nCSO~ is reserved at location 2
    Info (169125): Pin ~LVDS41p/nCEO~ is reserved at location 76
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332104): Reading SDC File: 'Uni_Projektas.sdc'
Warning (332174): Ignored filter at Uni_Projektas.sdc(2): SYNC could not be matched with a port
Warning (332049): Ignored create_clock at Uni_Projektas.sdc(2): Argument <targets> is an empty collection
    Info (332050): create_clock -name SYNC -period 40.000 [get_ports {SYNC}]
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000          CLK
Info (176353): Automatically promoted node CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 1 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:00
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 3 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm logic and register replication
Info (128003): Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm fanout splitting
Info (128003): Physical synthesis algorithm fanout splitting complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.39 seconds.
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 4 output pins without output pin load capacitance assignment
    Info (306007): Pin "SPI_MOSI" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SPI_SCLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SPI_CS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LED_OUT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (144001): Generated suppressed messages file C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/output_files/Uni_Projektas.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4802 megabytes
    Info: Processing ended: Mon Mar 13 18:34:08 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/output_files/Uni_Projektas.fit.smsg.


