// Seed: 2892762500
module module_0;
  wire id_1, id_2;
  wire id_3 = id_1;
  wire id_4, id_5;
  wire id_6;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input uwire id_0,
    input tri   id_1,
    input wand  id_2
);
  wire id_4;
  module_0 modCall_1 ();
  wire id_5, id_6 = 1;
endmodule
module module_2;
  assign id_1 = 1;
endmodule
module module_3 (
    id_1
);
  output wire id_1;
  wire id_2;
  logic [7:0] id_3;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_3 = id_3[1];
  wire id_4, id_5;
endmodule
