
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-P12ICFP

Implementation : shiftRL0
Synopsys HDL compiler and linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

Modified Files: 36
FID:  path (prevtimestamp, timestamp)
0        C:\Users\GALILEA\Desktop\ESCOM\SEXTO SEMESTRE\Arquitectura de Computadoras\Projects\shiftRL00\packageshiftRL00.vhdl (2019-02-22 10:53:09, N/A)
1        C:\Users\GALILEA\Desktop\ESCOM\SEXTO SEMESTRE\Arquitectura de Computadoras\Projects\shiftRL00\shiftRL00.vhdl (2019-02-20 11:45:04, N/A)
2        C:\Users\GALILEA\Desktop\ESCOM\SEXTO SEMESTRE\Arquitectura de Computadoras\Projects\shiftRL00\topshiftRL00.vhdl (2019-02-22 11:02:27, N/A)
3        C:\Users\GALILEA\Desktop\ESCOM\SEXTO SEMESTRE\Arquitectura de Computadoras\Projects\topdiv00VHDL\div00.vhdl (2019-02-19 20:01:41, N/A)
4        C:\Users\GALILEA\Desktop\ESCOM\SEXTO SEMESTRE\Arquitectura de Computadoras\Projects\topdiv00VHDL\osc00.vhdl (2019-02-19 19:04:47, N/A)
5        C:\Users\GALILEA\Desktop\ESCOM\SEXTO SEMESTRE\Arquitectura de Computadoras\Projects\topdiv00VHDL\packagediv00.vhdl (2019-02-19 20:07:19, N/A)
6        C:\Users\GALILEA\Desktop\ESCOM\SEXTO SEMESTRE\Arquitectura de Computadoras\Projects\topdiv00VHDL\topdiv00.vhdl (2019-02-20 11:06:03, N/A)
7        C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd (2017-04-27 17:11:44, N/A)
8        C:\lscc\diamond\3.10_x64\synpbase\lib\cpld\lattice.vhd (2017-08-05 02:23:36, N/A)
9        C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\arith.vhd (2017-08-05 01:03:44, N/A)
10       C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\hyperents.vhd (2017-08-05 01:03:44, N/A)
11       C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\location.map (2017-08-05 07:43:28, N/A)
12       C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\numeric.vhd (2017-08-05 01:03:44, N/A)
13       C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\snps_haps_pkg.vhd (2017-08-05 01:03:44, N/A)
14       C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\std.vhd (2017-08-05 01:03:44, N/A)
15       C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\std1164.vhd (2017-08-05 01:03:44, N/A)
16       C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\umr_capim.vhd (2017-08-05 01:03:44, N/A)
17       C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\unsigned.vhd (2017-08-05 01:03:44, N/A)
18       C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\shiftRL00\packageshiftRL00.vhdl (N/A, 2020-02-20 20:25:14)
19       C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\shiftRL00\shiftRL00.vhdl (N/A, 2019-02-20 11:45:06)
20       C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\shiftRL00\topshiftRL00.vhdl (N/A, 2020-02-20 22:05:40)
21       C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\topdiv00VHDL\div00.vhdl (N/A, 2019-02-19 20:01:42)
22       C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\topdiv00VHDL\osc00.vhdl (N/A, 2019-02-19 19:04:48)
23       C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\topdiv00VHDL\packagediv00.vhdl (N/A, 2019-02-19 20:07:20)
24       C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\topdiv00VHDL\topdiv00.vhdl (N/A, 2019-03-11 22:51:13)
25       C:\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\machxo2.vhd (N/A, 2018-11-15 01:32:12)
26       C:\lscc\diamond\3.11_x64\synpbase\lib\cpld\lattice.vhd (N/A, 2019-04-01 09:08:08)
27       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\arith.vhd (N/A, 2019-04-01 09:07:44)
28       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\hyperents.vhd (N/A, 2019-04-01 09:07:44)
29       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\location.map (N/A, 2019-04-01 16:01:20)
30       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\numeric.vhd (N/A, 2019-04-01 09:07:44)
31       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\snps_haps_pkg.vhd (N/A, 2019-04-01 09:07:44)
32       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\std.vhd (N/A, 2019-04-01 09:07:44)
33       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\std1164.vhd (N/A, 2019-04-01 09:07:44)
34       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\umr_capim.vhd (N/A, 2019-04-01 09:07:44)
35       C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\unsigned.vhd (N/A, 2019-04-01 09:07:44)

*******************************************************************
Modules that may have changed as a result of file changes: 5
MID:  lib.cell.view
0        work.div00.div0 may have changed because the following files changed:
                        C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\shiftRL00\topshiftRL00.vhdl (N/A, 2020-02-20 22:05:40) <-- (may instantiate this module)
                        C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\topdiv00VHDL\div00.vhdl (N/A, 2019-02-19 20:01:42) <-- (architecture and entity definition)
                        C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\topdiv00VHDL\topdiv00.vhdl (N/A, 2019-03-11 22:51:13) <-- (may instantiate this module)
2        work.osc00.osc0 may have changed because the following files changed:
                        C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\shiftRL00\topshiftRL00.vhdl (N/A, 2020-02-20 22:05:40) <-- (may instantiate this module)
                        C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\topdiv00VHDL\osc00.vhdl (N/A, 2019-02-19 19:04:48) <-- (architecture and entity definition)
                        C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\topdiv00VHDL\topdiv00.vhdl (N/A, 2019-03-11 22:51:13) <-- (may instantiate this module)
4        work.shiftrl00.shiftrl0 may have changed because the following files changed:
                        C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\shiftRL00\shiftRL00.vhdl (N/A, 2019-02-20 11:45:06) <-- (architecture and entity definition)
                        C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\shiftRL00\topshiftRL00.vhdl (N/A, 2020-02-20 22:05:40) <-- (may instantiate this module)
6        work.topdiv00.topdiv0 may have changed because the following files changed:
                        C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\shiftRL00\topshiftRL00.vhdl (N/A, 2020-02-20 22:05:40) <-- (may instantiate this module)
                        C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\topdiv00VHDL\topdiv00.vhdl (N/A, 2019-03-11 22:51:13) <-- (architecture and entity definition)
8        work.topshiftrl00.topshiftrl0 may have changed because the following files changed:
                        C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\shiftRL00\topshiftRL00.vhdl (N/A, 2020-02-20 22:05:40) <-- (architecture and entity definition)

*******************************************************************
Unmodified files: 0
FID:  path (timestamp)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
