$version Generated by VerilatedVcd $end
$date Fri Mar 15 12:18:41 2024 $end
$timescale 1ms $end

 $scope module TOP $end
  $scope module svsimTestbench $end
   $var wire  1 # clock [0:0] $end
   $var wire  3 r io [2:0] $end
   $var wire  1 ' io_a [0:0] $end
   $var wire  1 & io_b [0:0] $end
   $var wire  1 % io_out [0:0] $end
   $var wire  1 $ reset [0:0] $end
   $scope module dut $end
    $var wire  1 # clock $end
    $var wire  1 ' io_a $end
    $var wire  1 & io_b $end
    $var wire  1 % io_out $end
    $var wire  1 $ reset $end
    $var wire  1 % wire_0 $end
   $upscope $end
   $scope module dut1 $end
    $var wire  1 # clock $end
    $var reg  1 ' io_ $end
    $var wire  1 & io_b $end
    $var wire  1 % io_out $end
    $var wire  1 $ reset $end
    $var wire  1 % wire_0 $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
b010 r
0$
0%
1&
1'
#1
1#
#2
0#
0&
#3
1&
1#
#6
0#
#7
1#
