# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
muxrunlab.do
# couldn't execute ".\muxrunlab.do": no such file or directory
do muxrunlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:47:14 on Dec 07,2024
# vlog -reportprogress 300 ./bird.sv 
# -- Compiling module bird
# 
# Top level modules:
# 	bird
# End time: 07:47:14 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:47:14 on Dec 07,2024
# vlog -reportprogress 300 ./bird_tb.sv 
# -- Compiling module bird_tb
# 
# Top level modules:
# 	bird_tb
# End time: 07:47:14 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:47:14 on Dec 07,2024
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 07:47:14 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:47:14 on Dec 07,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 07:47:14 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:47:14 on Dec 07,2024
# vlog -reportprogress 300 ./gravity.sv 
# -- Compiling module gravity
# 
# Top level modules:
# 	gravity
# End time: 07:47:14 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:47:14 on Dec 07,2024
# vlog -reportprogress 300 ./gravity_tb.sv 
# -- Compiling module gravity_tb
# 
# Top level modules:
# 	gravity_tb
# End time: 07:47:15 on Dec 07,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:47:15 on Dec 07,2024
# vlog -reportprogress 300 ./LED_test.sv 
# -- Compiling module LED_test
# -- Compiling module LED_test_testbench
# 
# Top level modules:
# 	LED_test_testbench
# End time: 07:47:15 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:47:15 on Dec 07,2024
# vlog -reportprogress 300 ./LEDDriver.sv 
# -- Compiling module LEDDriver
# -- Compiling module LEDDriver_Test
# -- Compiling module LEDDriver_TestPhysical
# 
# Top level modules:
# 	LEDDriver_Test
# 	LEDDriver_TestPhysical
# End time: 07:47:15 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:47:15 on Dec 07,2024
# vlog -reportprogress 300 ./pipeGen.sv 
# -- Compiling module pipeGen
# 
# Top level modules:
# 	pipeGen
# End time: 07:47:15 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:47:15 on Dec 07,2024
# vlog -reportprogress 300 ./shifter.sv 
# -- Compiling module shifter
# 
# Top level modules:
# 	shifter
# End time: 07:47:15 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:47:15 on Dec 07,2024
# vlog -reportprogress 300 ./pipeClk.sv 
# -- Compiling module pipeClk
# 
# Top level modules:
# 	pipeClk
# End time: 07:47:15 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:47:15 on Dec 07,2024
# vlog -reportprogress 300 ./shifterRight.sv 
# -- Compiling module shifterRight
# 
# Top level modules:
# 	shifterRight
# End time: 07:47:15 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:47:15 on Dec 07,2024
# vlog -reportprogress 300 ./allpipes.sv 
# -- Compiling module allPipes
# 
# Top level modules:
# 	allPipes
# End time: 07:47:15 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:47:15 on Dec 07,2024
# vlog -reportprogress 300 ./randLFSR.sv 
# -- Compiling module randLFSR
# 
# Top level modules:
# 	randLFSR
# End time: 07:47:15 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:47:15 on Dec 07,2024
# vlog -reportprogress 300 ./collision.sv 
# -- Compiling module collision
# 
# Top level modules:
# 	collision
# End time: 07:47:15 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:47:15 on Dec 07,2024
# vlog -reportprogress 300 ./synch.sv 
# -- Compiling module synch
# 
# Top level modules:
# 	synch
# End time: 07:47:16 on Dec 07,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:47:16 on Dec 07,2024
# vlog -reportprogress 300 ./pulse.sv 
# -- Compiling module pulse
# 
# Top level modules:
# 	pulse
# End time: 07:47:16 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:47:16 on Dec 07,2024
# vlog -reportprogress 300 ./input.sv 
# -- Compiling module keyIn
# 
# Top level modules:
# 	keyIn
# End time: 07:47:16 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:47:16 on Dec 07,2024
# vlog -reportprogress 300 ./scoreLights.sv 
# -- Compiling module scoreLights
# 
# Top level modules:
# 	scoreLights
# End time: 07:47:16 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:47:16 on Dec 07,2024
# vlog -reportprogress 300 ./FlappyBird.sv 
# -- Compiling module FlappyBird
# 
# Top level modules:
# 	FlappyBird
# End time: 07:47:16 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:47:16 on Dec 07,2024
# vlog -reportprogress 300 ./pipeClk_tb.sv 
# -- Compiling module pipeClk_tb
# 
# Top level modules:
# 	pipeClk_tb
# End time: 07:47:16 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:47:16 on Dec 07,2024
# vlog -reportprogress 300 ./keyIn_tb.sv 
# -- Compiling module keyIn_tb
# 
# Top level modules:
# 	keyIn_tb
# End time: 07:47:16 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:47:16 on Dec 07,2024
# vlog -reportprogress 300 ./randLFSR_tb.sv 
# -- Compiling module randLFSR_tb
# 
# Top level modules:
# 	randLFSR_tb
# End time: 07:47:16 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:47:16 on Dec 07,2024
# vlog -reportprogress 300 ./pipeGen_tb.sv 
# -- Compiling module pipeGen_tb
# 
# Top level modules:
# 	pipeGen_tb
# End time: 07:47:16 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:47:16 on Dec 07,2024
# vlog -reportprogress 300 ./allPipes_tb.sv 
# -- Compiling module allPipes_tb
# 
# Top level modules:
# 	allPipes_tb
# End time: 07:47:16 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:47:16 on Dec 07,2024
# vlog -reportprogress 300 ./shifter_tb.sv 
# -- Compiling module shifter_tb
# 
# Top level modules:
# 	shifter_tb
# End time: 07:47:16 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:47:17 on Dec 07,2024
# vlog -reportprogress 300 ./shifterRight_tb.sv 
# -- Compiling module shifterRight_tb
# 
# Top level modules:
# 	shifterRight_tb
# End time: 07:47:17 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:47:17 on Dec 07,2024
# vlog -reportprogress 300 ./collision_tb.sv 
# -- Compiling module collision_tb
# ** Warning: ./collision_tb.sv(24): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	collision_tb
# End time: 07:47:17 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:47:17 on Dec 07,2024
# vlog -reportprogress 300 ./scoreLights_tb.sv 
# -- Compiling module scoreLights_tb
# 
# Top level modules:
# 	scoreLights_tb
# End time: 07:47:17 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:47:17 on Dec 07,2024
# vlog -reportprogress 300 ./FlappyBird_tb.sv 
# -- Compiling module FlappyBird_tb
# 
# Top level modules:
# 	FlappyBird_tb
# End time: 07:47:17 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:47:17 on Dec 07,2024
# vlog -reportprogress 300 ./pipeGclk.sv 
# -- Compiling module pipeGclk
# 
# Top level modules:
# 	pipeGclk
# End time: 07:47:17 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:47:17 on Dec 07,2024
# vlog -reportprogress 300 ./pipeGclk_tb.sv 
# -- Compiling module pipeGclk_tb
# 
# Top level modules:
# 	pipeGclk_tb
# End time: 07:47:17 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:47:17 on Dec 07,2024
# vlog -reportprogress 300 ./frownyFace.sv 
# -- Compiling module frownyFace
# 
# Top level modules:
# 	frownyFace
# End time: 07:47:17 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:47:17 on Dec 07,2024
# vlog -reportprogress 300 ./outputMux.sv 
# -- Compiling module outputMux
# 
# Top level modules:
# 	outputMux
# End time: 07:47:17 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:47:17 on Dec 07,2024
# vlog -reportprogress 300 ./frownyFace_tb.sv 
# -- Compiling module frownyFace_tb
# 
# Top level modules:
# 	frownyFace_tb
# End time: 07:47:17 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:47:17 on Dec 07,2024
# vlog -reportprogress 300 ./outputMux_tb.sv 
# -- Compiling module outputMux_tb
# 
# Top level modules:
# 	outputMux_tb
# End time: 07:47:18 on Dec 07,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work outputMux_tb 
# Start time: 07:47:18 on Dec 07,2024
# Loading sv_std.std
# Loading work.outputMux_tb
# Loading work.outputMux
# WARNING: No extended dataflow license exists
# ** Error: Cannot open macro file: outputMux_wave.do
# Error in macro ./muxrunlab.do line 52
# Cannot open macro file: outputMux_wave.do
#     while executing
# "do outputMux_wave.do"
add wave -position end  sim:/outputMux_tb/playing
add wave -position end  sim:/outputMux_tb/lost
add wave -position end  sim:/outputMux_tb/gameover
add wave -position end  sim:/outputMux_tb/GrnPixels
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Aadit  Hostname: AADITHYASURFACE  ProcessID: 10088
#           Attempting to use alternate WLF file "./wlft6gvrew".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6gvrew
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Aadit/GitHub/Projects/FPGA/Flappy Bird/outputMux_wave.do}
do muxRunlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:25 on Dec 07,2024
# vlog -reportprogress 300 ./bird.sv 
# -- Compiling module bird
# 
# Top level modules:
# 	bird
# End time: 07:48:25 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:25 on Dec 07,2024
# vlog -reportprogress 300 ./bird_tb.sv 
# -- Compiling module bird_tb
# 
# Top level modules:
# 	bird_tb
# End time: 07:48:25 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:25 on Dec 07,2024
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 07:48:25 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:25 on Dec 07,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 07:48:25 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:26 on Dec 07,2024
# vlog -reportprogress 300 ./gravity.sv 
# -- Compiling module gravity
# 
# Top level modules:
# 	gravity
# End time: 07:48:26 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:26 on Dec 07,2024
# vlog -reportprogress 300 ./gravity_tb.sv 
# -- Compiling module gravity_tb
# 
# Top level modules:
# 	gravity_tb
# End time: 07:48:26 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:26 on Dec 07,2024
# vlog -reportprogress 300 ./LED_test.sv 
# -- Compiling module LED_test
# -- Compiling module LED_test_testbench
# 
# Top level modules:
# 	LED_test_testbench
# End time: 07:48:26 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:26 on Dec 07,2024
# vlog -reportprogress 300 ./LEDDriver.sv 
# -- Compiling module LEDDriver
# -- Compiling module LEDDriver_Test
# -- Compiling module LEDDriver_TestPhysical
# 
# Top level modules:
# 	LEDDriver_Test
# 	LEDDriver_TestPhysical
# End time: 07:48:26 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:26 on Dec 07,2024
# vlog -reportprogress 300 ./pipeGen.sv 
# -- Compiling module pipeGen
# 
# Top level modules:
# 	pipeGen
# End time: 07:48:26 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:26 on Dec 07,2024
# vlog -reportprogress 300 ./shifter.sv 
# -- Compiling module shifter
# 
# Top level modules:
# 	shifter
# End time: 07:48:27 on Dec 07,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:27 on Dec 07,2024
# vlog -reportprogress 300 ./pipeClk.sv 
# -- Compiling module pipeClk
# 
# Top level modules:
# 	pipeClk
# End time: 07:48:27 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:27 on Dec 07,2024
# vlog -reportprogress 300 ./shifterRight.sv 
# -- Compiling module shifterRight
# 
# Top level modules:
# 	shifterRight
# End time: 07:48:27 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:27 on Dec 07,2024
# vlog -reportprogress 300 ./allpipes.sv 
# -- Compiling module allPipes
# 
# Top level modules:
# 	allPipes
# End time: 07:48:27 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:27 on Dec 07,2024
# vlog -reportprogress 300 ./randLFSR.sv 
# -- Compiling module randLFSR
# 
# Top level modules:
# 	randLFSR
# End time: 07:48:27 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:27 on Dec 07,2024
# vlog -reportprogress 300 ./collision.sv 
# -- Compiling module collision
# 
# Top level modules:
# 	collision
# End time: 07:48:27 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:27 on Dec 07,2024
# vlog -reportprogress 300 ./synch.sv 
# -- Compiling module synch
# 
# Top level modules:
# 	synch
# End time: 07:48:27 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:27 on Dec 07,2024
# vlog -reportprogress 300 ./pulse.sv 
# -- Compiling module pulse
# 
# Top level modules:
# 	pulse
# End time: 07:48:27 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:27 on Dec 07,2024
# vlog -reportprogress 300 ./input.sv 
# -- Compiling module keyIn
# 
# Top level modules:
# 	keyIn
# End time: 07:48:27 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:27 on Dec 07,2024
# vlog -reportprogress 300 ./scoreLights.sv 
# -- Compiling module scoreLights
# 
# Top level modules:
# 	scoreLights
# End time: 07:48:28 on Dec 07,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:28 on Dec 07,2024
# vlog -reportprogress 300 ./FlappyBird.sv 
# -- Compiling module FlappyBird
# 
# Top level modules:
# 	FlappyBird
# End time: 07:48:28 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:28 on Dec 07,2024
# vlog -reportprogress 300 ./pipeClk_tb.sv 
# -- Compiling module pipeClk_tb
# 
# Top level modules:
# 	pipeClk_tb
# End time: 07:48:28 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:28 on Dec 07,2024
# vlog -reportprogress 300 ./keyIn_tb.sv 
# -- Compiling module keyIn_tb
# 
# Top level modules:
# 	keyIn_tb
# End time: 07:48:28 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:28 on Dec 07,2024
# vlog -reportprogress 300 ./randLFSR_tb.sv 
# -- Compiling module randLFSR_tb
# 
# Top level modules:
# 	randLFSR_tb
# End time: 07:48:28 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:28 on Dec 07,2024
# vlog -reportprogress 300 ./pipeGen_tb.sv 
# -- Compiling module pipeGen_tb
# 
# Top level modules:
# 	pipeGen_tb
# End time: 07:48:28 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:28 on Dec 07,2024
# vlog -reportprogress 300 ./allPipes_tb.sv 
# -- Compiling module allPipes_tb
# 
# Top level modules:
# 	allPipes_tb
# End time: 07:48:28 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:28 on Dec 07,2024
# vlog -reportprogress 300 ./shifter_tb.sv 
# -- Compiling module shifter_tb
# 
# Top level modules:
# 	shifter_tb
# End time: 07:48:28 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:29 on Dec 07,2024
# vlog -reportprogress 300 ./shifterRight_tb.sv 
# -- Compiling module shifterRight_tb
# 
# Top level modules:
# 	shifterRight_tb
# End time: 07:48:29 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:29 on Dec 07,2024
# vlog -reportprogress 300 ./collision_tb.sv 
# -- Compiling module collision_tb
# ** Warning: ./collision_tb.sv(24): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	collision_tb
# End time: 07:48:29 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:29 on Dec 07,2024
# vlog -reportprogress 300 ./scoreLights_tb.sv 
# -- Compiling module scoreLights_tb
# 
# Top level modules:
# 	scoreLights_tb
# End time: 07:48:29 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:29 on Dec 07,2024
# vlog -reportprogress 300 ./FlappyBird_tb.sv 
# -- Compiling module FlappyBird_tb
# 
# Top level modules:
# 	FlappyBird_tb
# End time: 07:48:29 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:29 on Dec 07,2024
# vlog -reportprogress 300 ./pipeGclk.sv 
# -- Compiling module pipeGclk
# 
# Top level modules:
# 	pipeGclk
# End time: 07:48:29 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:29 on Dec 07,2024
# vlog -reportprogress 300 ./pipeGclk_tb.sv 
# -- Compiling module pipeGclk_tb
# 
# Top level modules:
# 	pipeGclk_tb
# End time: 07:48:29 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:29 on Dec 07,2024
# vlog -reportprogress 300 ./frownyFace.sv 
# -- Compiling module frownyFace
# 
# Top level modules:
# 	frownyFace
# End time: 07:48:29 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:29 on Dec 07,2024
# vlog -reportprogress 300 ./outputMux.sv 
# -- Compiling module outputMux
# 
# Top level modules:
# 	outputMux
# End time: 07:48:29 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:29 on Dec 07,2024
# vlog -reportprogress 300 ./frownyFace_tb.sv 
# -- Compiling module frownyFace_tb
# 
# Top level modules:
# 	frownyFace_tb
# End time: 07:48:30 on Dec 07,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:30 on Dec 07,2024
# vlog -reportprogress 300 ./outputMux_tb.sv 
# -- Compiling module outputMux_tb
# 
# Top level modules:
# 	outputMux_tb
# End time: 07:48:30 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 07:48:32 on Dec 07,2024, Elapsed time: 0:01:14
# Errors: 3, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work outputMux_tb 
# Start time: 07:48:32 on Dec 07,2024
# Loading sv_std.std
# Loading work.outputMux_tb
# Loading work.outputMux
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Aadit  Hostname: AADITHYASURFACE  ProcessID: 10088
#           Attempting to use alternate WLF file "./wlftj0ab2x".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftj0ab2x
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./outputMux_tb.sv(19)
#    Time: 4 ps  Iteration: 0  Instance: /outputMux_tb
# Break in Module outputMux_tb at ./outputMux_tb.sv line 19
do flaprunlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:38 on Dec 07,2024
# vlog -reportprogress 300 ./bird.sv 
# -- Compiling module bird
# 
# Top level modules:
# 	bird
# End time: 08:04:38 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:38 on Dec 07,2024
# vlog -reportprogress 300 ./bird_tb.sv 
# -- Compiling module bird_tb
# 
# Top level modules:
# 	bird_tb
# End time: 08:04:38 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:38 on Dec 07,2024
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 08:04:38 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:38 on Dec 07,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 08:04:38 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:38 on Dec 07,2024
# vlog -reportprogress 300 ./gravity.sv 
# -- Compiling module gravity
# 
# Top level modules:
# 	gravity
# End time: 08:04:38 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:38 on Dec 07,2024
# vlog -reportprogress 300 ./gravity_tb.sv 
# -- Compiling module gravity_tb
# 
# Top level modules:
# 	gravity_tb
# End time: 08:04:38 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:38 on Dec 07,2024
# vlog -reportprogress 300 ./LED_test.sv 
# -- Compiling module LED_test
# -- Compiling module LED_test_testbench
# 
# Top level modules:
# 	LED_test_testbench
# End time: 08:04:38 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:38 on Dec 07,2024
# vlog -reportprogress 300 ./LEDDriver.sv 
# -- Compiling module LEDDriver
# -- Compiling module LEDDriver_Test
# -- Compiling module LEDDriver_TestPhysical
# 
# Top level modules:
# 	LEDDriver_Test
# 	LEDDriver_TestPhysical
# End time: 08:04:38 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:38 on Dec 07,2024
# vlog -reportprogress 300 ./pipeGen.sv 
# -- Compiling module pipeGen
# 
# Top level modules:
# 	pipeGen
# End time: 08:04:39 on Dec 07,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:39 on Dec 07,2024
# vlog -reportprogress 300 ./shifter.sv 
# -- Compiling module shifter
# 
# Top level modules:
# 	shifter
# End time: 08:04:39 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:39 on Dec 07,2024
# vlog -reportprogress 300 ./pipeClk.sv 
# -- Compiling module pipeClk
# 
# Top level modules:
# 	pipeClk
# End time: 08:04:39 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:39 on Dec 07,2024
# vlog -reportprogress 300 ./shifterRight.sv 
# -- Compiling module shifterRight
# 
# Top level modules:
# 	shifterRight
# End time: 08:04:39 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:39 on Dec 07,2024
# vlog -reportprogress 300 ./allpipes.sv 
# -- Compiling module allPipes
# 
# Top level modules:
# 	allPipes
# End time: 08:04:39 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:39 on Dec 07,2024
# vlog -reportprogress 300 ./randLFSR.sv 
# -- Compiling module randLFSR
# 
# Top level modules:
# 	randLFSR
# End time: 08:04:39 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:39 on Dec 07,2024
# vlog -reportprogress 300 ./collision.sv 
# -- Compiling module collision
# 
# Top level modules:
# 	collision
# End time: 08:04:39 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:39 on Dec 07,2024
# vlog -reportprogress 300 ./synch.sv 
# -- Compiling module synch
# 
# Top level modules:
# 	synch
# End time: 08:04:39 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:39 on Dec 07,2024
# vlog -reportprogress 300 ./pulse.sv 
# -- Compiling module pulse
# 
# Top level modules:
# 	pulse
# End time: 08:04:39 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:39 on Dec 07,2024
# vlog -reportprogress 300 ./input.sv 
# -- Compiling module keyIn
# 
# Top level modules:
# 	keyIn
# End time: 08:04:39 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:39 on Dec 07,2024
# vlog -reportprogress 300 ./scoreLights.sv 
# -- Compiling module scoreLights
# 
# Top level modules:
# 	scoreLights
# End time: 08:04:39 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:39 on Dec 07,2024
# vlog -reportprogress 300 ./FlappyBird.sv 
# -- Compiling module FlappyBird
# 
# Top level modules:
# 	FlappyBird
# End time: 08:04:40 on Dec 07,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:40 on Dec 07,2024
# vlog -reportprogress 300 ./pipeClk_tb.sv 
# -- Compiling module pipeClk_tb
# 
# Top level modules:
# 	pipeClk_tb
# End time: 08:04:40 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:40 on Dec 07,2024
# vlog -reportprogress 300 ./keyIn_tb.sv 
# -- Compiling module keyIn_tb
# 
# Top level modules:
# 	keyIn_tb
# End time: 08:04:40 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:40 on Dec 07,2024
# vlog -reportprogress 300 ./randLFSR_tb.sv 
# -- Compiling module randLFSR_tb
# 
# Top level modules:
# 	randLFSR_tb
# End time: 08:04:40 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:40 on Dec 07,2024
# vlog -reportprogress 300 ./pipeGen_tb.sv 
# -- Compiling module pipeGen_tb
# 
# Top level modules:
# 	pipeGen_tb
# End time: 08:04:40 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:40 on Dec 07,2024
# vlog -reportprogress 300 ./allPipes_tb.sv 
# -- Compiling module allPipes_tb
# 
# Top level modules:
# 	allPipes_tb
# End time: 08:04:40 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:40 on Dec 07,2024
# vlog -reportprogress 300 ./shifter_tb.sv 
# -- Compiling module shifter_tb
# 
# Top level modules:
# 	shifter_tb
# End time: 08:04:40 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:40 on Dec 07,2024
# vlog -reportprogress 300 ./shifterRight_tb.sv 
# -- Compiling module shifterRight_tb
# 
# Top level modules:
# 	shifterRight_tb
# End time: 08:04:40 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:40 on Dec 07,2024
# vlog -reportprogress 300 ./collision_tb.sv 
# -- Compiling module collision_tb
# ** Warning: ./collision_tb.sv(24): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	collision_tb
# End time: 08:04:40 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:40 on Dec 07,2024
# vlog -reportprogress 300 ./scoreLights_tb.sv 
# -- Compiling module scoreLights_tb
# 
# Top level modules:
# 	scoreLights_tb
# End time: 08:04:40 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:40 on Dec 07,2024
# vlog -reportprogress 300 ./FlappyBird_tb.sv 
# -- Compiling module FlappyBird_tb
# 
# Top level modules:
# 	FlappyBird_tb
# End time: 08:04:41 on Dec 07,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:41 on Dec 07,2024
# vlog -reportprogress 300 ./pipeGclk.sv 
# -- Compiling module pipeGclk
# 
# Top level modules:
# 	pipeGclk
# End time: 08:04:41 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:41 on Dec 07,2024
# vlog -reportprogress 300 ./pipeGclk_tb.sv 
# -- Compiling module pipeGclk_tb
# 
# Top level modules:
# 	pipeGclk_tb
# End time: 08:04:41 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:41 on Dec 07,2024
# vlog -reportprogress 300 ./frownyFace.sv 
# -- Compiling module frownyFace
# 
# Top level modules:
# 	frownyFace
# End time: 08:04:41 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:41 on Dec 07,2024
# vlog -reportprogress 300 ./outputMux.sv 
# -- Compiling module outputMux
# 
# Top level modules:
# 	outputMux
# End time: 08:04:41 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:41 on Dec 07,2024
# vlog -reportprogress 300 ./frownyFace_tb.sv 
# -- Compiling module frownyFace_tb
# 
# Top level modules:
# 	frownyFace_tb
# End time: 08:04:41 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:41 on Dec 07,2024
# vlog -reportprogress 300 ./outputMux_tb.sv 
# -- Compiling module outputMux_tb
# 
# Top level modules:
# 	outputMux_tb
# End time: 08:04:41 on Dec 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 08:04:45 on Dec 07,2024, Elapsed time: 0:16:13
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work FlappyBird_tb 
# Start time: 08:04:45 on Dec 07,2024
# Loading sv_std.std
# Loading work.FlappyBird_tb
# Loading work.FlappyBird
# Loading work.gravity
# Loading work.pipeClk
# Loading work.pipeGclk
# Loading work.keyIn
# Loading work.synch
# Loading work.pulse
# Loading work.bird
# Loading work.randLFSR
# Loading work.pipeGen
# Loading work.allPipes
# Loading work.shifterRight
# Loading work.shifter
# Loading work.frownyFace
# Loading work.outputMux
# Loading work.collision
# Loading work.scoreLights
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Aadit  Hostname: AADITHYASURFACE  ProcessID: 10088
#           Attempting to use alternate WLF file "./wlftxv47zc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxv47zc
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./FlappyBird_tb.sv(52)
#    Time: 1850 ps  Iteration: 1  Instance: /FlappyBird_tb
# Break in Module FlappyBird_tb at ./FlappyBird_tb.sv line 52
add wave -position 5  sim:/FlappyBird_tb/RedPixels[13]
# End time: 16:59:36 on Dec 07,2024, Elapsed time: 8:54:51
# Errors: 0, Warnings: 2
