# Tiny Tapeout project information
project:
  title:        "Sequential Adder"  # Project title
  author:       "Your Name"         # Your name
  discord:      "ggg"               # Your Discord username
  description:  "Adds two 8-bit inputs sequentially"  # Short project description
  language:     "Verilog"           # Language (Verilog)
  clock_hz:     50_000_000          # Clock frequency in Hz (50 MHz)

  # Tile size estimation (Update based on OpenLane area results)
  tiles: "1x1"  # Valid values: 1x1, 1x2, 2x2, 3x2, etc.

  # Top module (Must start with "tt_um_")
  top_module:  "tt_um_Nithin574"

  # List of Verilog source files (located in ./src/)
  source_files:
    - "project.v"

# Pin assignments for documentation (must match Verilog signals)
pinout:
  # Inputs (ui_in[7:0])
  ui[0]: "A0"
  ui[1]: "A1"
  ui[2]: "A2"
  ui[3]: "A3"
  ui[4]: "A4"
  ui[5]: "A5"
  ui[6]: "A6"
  ui[7]: "A7"

  # Outputs (uo_out[7:0])
  uo[0]: "SUM0"
  uo[1]: "SUM1"
  uo[2]: "SUM2"
  uo[3]: "SUM3"
  uo[4]: "SUM4"
  uo[5]: "SUM5"
  uo[6]: "SUM6"
  uo[7]: "SUM7"

  # Bidirectional pins (uio_in[7:0])
  uio[0]: "B0"
  uio[1]: "B1"
  uio[2]: "B2"
  uio[3]: "B3"
  uio[4]: "B4"
  uio[5]: "B5"
  uio[6]: "B6"
  uio[7]: "B7"

# Do not change!
yaml_version: 6
