#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_010CB960 .scope module, "MipsCPU_tb" "MipsCPU_tb" 2 3;
 .timescale 0 0;
v01128E30_0 .net "ALUOut", 31 0, v01127FE0_0; 1 drivers
v01128E88_0 .net "Add_ALUOut", 31 0, v011277D0_0; 1 drivers
v01128AC0_0 .net "AndGateOut", 0 0, L_01129A30; 1 drivers
v01128B70_0 .net "Data1", 31 0, L_01129B48; 1 drivers
v01128BC8_0 .net "Data2", 31 0, L_01129D40; 1 drivers
v01129040_0 .net "ReadData", 31 0, v01127358_0; 1 drivers
v01129098_0 .net "Zero", 0 0, L_0112A748; 1 drivers
v01129408_0 .net "alu_b", 31 0, v01127F30_0; 1 drivers
v011290F0_0 .net "aluctrl", 3 0, v01128140_0; 1 drivers
v011289B8_0 .net "aluop", 1 0, v01127C70_0; 1 drivers
v01128CD0_0 .net "alusrc", 0 0, v01128668_0; 1 drivers
v01129358_0 .net "branch", 0 0, v01128928_0; 1 drivers
v01128C20_0 .var "clk", 0 0;
v01128D80_0 .net "extend32", 31 0, v01127A60_0; 1 drivers
v01128DD8_0 .net "inst", 31 0, v01128878_0; 1 drivers
v01129148_0 .net "mem_read", 0 0, v011284B0_0; 1 drivers
v011291A0_0 .net "mem_to_reg", 0 0, v01128508_0; 1 drivers
v0112A278_0 .net "mem_write", 0 0, v011286C0_0; 1 drivers
v0112AAB8_0 .net "pc_in", 31 0, v01127300_0; 1 drivers
v0112A220_0 .net "pc_out", 31 0, v01128770_0; 1 drivers
v0112A430_0 .net "reg_dst", 0 0, v011285B8_0; 1 drivers
v0112A5E8_0 .net "reg_write", 0 0, v011288D0_0; 1 drivers
v0112AC18_0 .var "rst", 0 0;
v0112A7F8_0 .net "shiftout", 31 0, L_01129C98; 1 drivers
v0112A488_0 .net "write_data_reg", 31 0, L_0112AC70; 1 drivers
v0112A590_0 .net "write_reg", 4 0, v01128090_0; 1 drivers
S_010CBFC0 .scope module, "uut" "MipsCPU" 2 27, 3 14, S_010CB960;
 .timescale 0 0;
L_01129C98 .functor BUFZ 32, v01127A60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v01129618_0 .alias "ALUOut", 31 0, v01128E30_0;
v011295C0_0 .alias "Add_ALUOut", 31 0, v01128E88_0;
v01129828_0 .alias "AndGateOut", 0 0, v01128AC0_0;
v01129880_0 .alias "Data1", 31 0, v01128B70_0;
v011298D8_0 .alias "Data2", 31 0, v01128BC8_0;
v01129568_0 .alias "ReadData", 31 0, v01129040_0;
v011296C8_0 .alias "Zero", 0 0, v01129098_0;
v01129778_0 .alias "alu_b", 31 0, v01129408_0;
v011294B8_0 .alias "aluctrl", 3 0, v011290F0_0;
v01129510_0 .alias "aluop", 1 0, v011289B8_0;
v01129670_0 .alias "alusrc", 0 0, v01128CD0_0;
v01129720_0 .alias "branch", 0 0, v01129358_0;
v01128B18_0 .net "clk", 0 0, v01128C20_0; 1 drivers
v01128EE0_0 .net "dummy", 0 0, L_0112A3D8; 1 drivers
v01128F38_0 .alias "extend32", 31 0, v01128D80_0;
v011293B0_0 .alias "inst", 31 0, v01128DD8_0;
v01128F90_0 .alias "mem_read", 0 0, v01129148_0;
v01128D28_0 .alias "mem_to_reg", 0 0, v011291A0_0;
v01129250_0 .alias "mem_write", 0 0, v0112A278_0;
v01128A68_0 .alias "pc_in", 31 0, v0112AAB8_0;
v01128A10_0 .alias "pc_out", 31 0, v0112A220_0;
v011291F8_0 .alias "reg_dst", 0 0, v0112A430_0;
v011292A8_0 .alias "reg_write", 0 0, v0112A5E8_0;
v01128C78_0 .net "rst", 0 0, v0112AC18_0; 1 drivers
v01129300_0 .alias "shiftout", 31 0, v0112A7F8_0;
v01128FE8_0 .alias "write_data_reg", 31 0, v0112A488_0;
v01129460_0 .alias "write_reg", 4 0, v0112A590_0;
L_0112A538 .part v01128878_0, 26, 6;
L_0112A2D0 .part v01128878_0, 16, 5;
L_0112A640 .part v01128878_0, 11, 5;
L_0112A380 .part v01128878_0, 21, 5;
L_0112A850 .part v01128878_0, 16, 5;
L_0112A698 .part v01128878_0, 0, 16;
L_0112A6F0 .part v01128878_0, 0, 6;
L_0112A328 .part v01127FE0_0, 0, 7;
S_010CCC80 .scope module, "pc_0" "PC" 3 49, 4 1, S_010CBFC0;
 .timescale 0 0;
v01128560_0 .alias "PCin", 31 0, v0112AAB8_0;
v01128770_0 .var "PCout", 31 0;
v01129930_0 .alias "clock", 0 0, v01128B18_0;
v011297D0_0 .alias "reset", 0 0, v01128C78_0;
S_010CC8C8 .scope module, "instmem_0" "InstMem" 3 60, 5 1, S_010CBFC0;
 .timescale 0 0;
v01128820 .array "Mem", 127 0, 31 0;
v011287C8_0 .alias "address", 31 0, v0112AAB8_0;
v01128718_0 .alias "clock", 0 0, v01128B18_0;
v01128878_0 .var "inst", 31 0;
E_010F13F8 .event posedge, v011272A8_0;
S_010CC7B8 .scope module, "main_control_0" "MainControl" 3 70, 6 3, S_010CBFC0;
 .timescale 0 0;
v01127C70_0 .var "alu_op", 1 0;
v01128668_0 .var "alu_src", 0 0;
v01128928_0 .var "branch", 0 0;
v011284B0_0 .var "mem_read", 0 0;
v01128508_0 .var "mem_to_reg", 0 0;
v011286C0_0 .var "mem_write", 0 0;
v01128610_0 .net "opcode", 5 0, L_0112A538; 1 drivers
v011285B8_0 .var "reg_dst", 0 0;
v011288D0_0 .var "reg_write", 0 0;
E_010F1238 .event edge, v01128610_0;
S_010CC2F0 .scope module, "mux1_0" "Mux1" 3 88, 7 1, S_010CBFC0;
 .timescale 0 0;
v01128458_0 .alias "RegDst", 0 0, v0112A430_0;
v01128090_0 .var "WriteReg", 4 0;
v01128198_0 .net "inst15_11", 15 11, L_0112A640; 1 drivers
v01127A08_0 .net "inst20_16", 20 16, L_0112A2D0; 1 drivers
E_010F0F78 .event edge, v01128198_0, v01127A08_0, v01128458_0;
S_010CC268 .scope module, "regfile_0" "RegFile" 3 99, 8 1, S_010CBFC0;
 .timescale 0 0;
L_01129B48 .functor BUFZ 32, L_0112A900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_01129D40 .functor BUFZ 32, L_0112AB68, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v01127B10_0 .alias "ReadData1", 31 0, v01128B70_0;
v01127BC0_0 .alias "ReadData2", 31 0, v01128BC8_0;
v01128248_0 .net "ReadReg1", 4 0, L_0112A380; 1 drivers
v011282F8_0 .net "ReadReg2", 4 0, L_0112A850; 1 drivers
v01127C18_0 .alias "RegWrite", 0 0, v0112A5E8_0;
v01128038_0 .alias "WriteData", 31 0, v0112A488_0;
v01127D78_0 .alias "WriteReg", 4 0, v0112A590_0;
v01128350_0 .net *"_s0", 31 0, L_0112A900; 1 drivers
v011281F0_0 .net *"_s4", 31 0, L_0112AB68; 1 drivers
v01128400_0 .alias "clock", 0 0, v01128B18_0;
v011282A0 .array "reg_mem", 31 0, 31 0;
L_0112A900 .array/port v011282A0, L_0112A380;
L_0112AB68 .array/port v011282A0, L_0112A850;
S_010CCBF8 .scope module, "sign_extend_0" "SignExtend" 3 115, 9 1, S_010CBFC0;
 .timescale 0 0;
v01127A60_0 .var "Extend32", 31 0;
v01127F88_0 .net "inst15_0", 15 0, L_0112A698; 1 drivers
E_010F10F8 .event edge, v01127F88_0;
S_010CC488 .scope module, "mux2_0" "Mux2" 3 124, 7 17, S_010CBFC0;
 .timescale 0 0;
v01127D20_0 .alias "ALUSrc", 0 0, v01128CD0_0;
v01127F30_0 .var "ALU_B", 31 0;
v01127AB8_0 .alias "Extend32", 31 0, v01128D80_0;
v01127DD0_0 .alias "ReadData2", 31 0, v01128BC8_0;
E_010F0EB8 .event edge, v01127AB8_0, v01127250_0, v01127D20_0;
S_010CC6A8 .scope module, "alu_control_0" "ALUControl" 3 140, 10 1, S_010CBFC0;
 .timescale 0 0;
v01128140_0 .var "ALUCtl", 3 0;
v011283A8_0 .alias "ALUOp", 1 0, v011289B8_0;
v01127ED8_0 .net "FuncCode", 5 0, L_0112A6F0; 1 drivers
E_010F0F18 .event edge, v01127ED8_0, v011283A8_0;
S_010CCF28 .scope module, "alu_0" "ALU" 3 150, 11 1, S_010CBFC0;
 .timescale 0 0;
v01127CC8_0 .alias "A", 31 0, v01128B70_0;
v01127E28_0 .alias "ALUCtl", 3 0, v011290F0_0;
v01127FE0_0 .var "ALUOut", 31 0;
v011280E8_0 .alias "B", 31 0, v01129408_0;
v01127B68_0 .alias "Zero", 0 0, v01129098_0;
v011279B0_0 .net *"_s0", 31 0, C4<00000000000000000000000000000000>; 1 drivers
E_010F0FB8 .event edge, v011280E8_0, v01127CC8_0, v01127E28_0;
L_0112A748 .cmp/eq 32, v01127FE0_0, C4<00000000000000000000000000000000>;
S_010CB410 .scope module, "alu_1" "ALU" 3 175, 11 1, S_010CBFC0;
 .timescale 0 0;
v01127510_0 .alias "A", 31 0, v0112A220_0;
v011276C8_0 .net "ALUCtl", 3 0, C4<0010>; 1 drivers
v011277D0_0 .var "ALUOut", 31 0;
v011271A0_0 .alias "B", 31 0, v0112A7F8_0;
v01127618_0 .alias "Zero", 0 0, v01128EE0_0;
v01127E80_0 .net *"_s0", 31 0, C4<00000000000000000000000000000000>; 1 drivers
E_010F10D8 .event edge, v011271A0_0, v011274B8_0, v011276C8_0;
L_0112A3D8 .cmp/eq 32, v011277D0_0, C4<00000000000000000000000000000000>;
S_010CBC90 .scope module, "and_gate_0" "and_gate" 3 188, 12 1, S_010CBFC0;
 .timescale 0 0;
L_01129A30 .functor AND 1, v01128928_0, L_0112A748, C4<1>, C4<1>;
v01127828_0 .alias "AndGateOut", 0 0, v01128AC0_0;
v011275C0_0 .alias "Branch", 0 0, v01129358_0;
v01127880_0 .alias "Zero", 0 0, v01129098_0;
S_010CBB80 .scope module, "mux4_0" "Mux4" 3 198, 7 34, S_010CBFC0;
 .timescale 0 0;
v01127460_0 .alias "Add_ALUOut", 31 0, v01128E88_0;
v011278D8_0 .alias "AndGateOut", 0 0, v01128AC0_0;
v01127300_0 .var "PCin", 31 0;
v011274B8_0 .alias "PCout", 31 0, v0112A220_0;
E_010F0E18 .event edge, v011278D8_0, v011274B8_0, v01127460_0;
S_010CB850 .scope module, "data_memory_0" "DataMemory" 3 209, 13 1, S_010CBFC0;
 .timescale 0 0;
v011273B0 .array "Mem", 127 0, 31 0;
v01127408_0 .alias "MemRead", 0 0, v01129148_0;
v01127778_0 .alias "MemWrite", 0 0, v0112A278_0;
v01127358_0 .var "ReadData", 31 0;
v01127250_0 .alias "WriteData", 31 0, v01128BC8_0;
v01127568_0 .net "address", 6 0, L_0112A328; 1 drivers
v011272A8_0 .alias "clock", 0 0, v01128B18_0;
v011273B0_0 .array/port v011273B0, 0;
v011273B0_1 .array/port v011273B0, 1;
E_010F0B78/0 .event edge, v01127408_0, v01127568_0, v011273B0_0, v011273B0_1;
v011273B0_2 .array/port v011273B0, 2;
v011273B0_3 .array/port v011273B0, 3;
v011273B0_4 .array/port v011273B0, 4;
v011273B0_5 .array/port v011273B0, 5;
E_010F0B78/1 .event edge, v011273B0_2, v011273B0_3, v011273B0_4, v011273B0_5;
v011273B0_6 .array/port v011273B0, 6;
v011273B0_7 .array/port v011273B0, 7;
v011273B0_8 .array/port v011273B0, 8;
v011273B0_9 .array/port v011273B0, 9;
E_010F0B78/2 .event edge, v011273B0_6, v011273B0_7, v011273B0_8, v011273B0_9;
v011273B0_10 .array/port v011273B0, 10;
v011273B0_11 .array/port v011273B0, 11;
v011273B0_12 .array/port v011273B0, 12;
v011273B0_13 .array/port v011273B0, 13;
E_010F0B78/3 .event edge, v011273B0_10, v011273B0_11, v011273B0_12, v011273B0_13;
v011273B0_14 .array/port v011273B0, 14;
v011273B0_15 .array/port v011273B0, 15;
v011273B0_16 .array/port v011273B0, 16;
v011273B0_17 .array/port v011273B0, 17;
E_010F0B78/4 .event edge, v011273B0_14, v011273B0_15, v011273B0_16, v011273B0_17;
v011273B0_18 .array/port v011273B0, 18;
v011273B0_19 .array/port v011273B0, 19;
v011273B0_20 .array/port v011273B0, 20;
v011273B0_21 .array/port v011273B0, 21;
E_010F0B78/5 .event edge, v011273B0_18, v011273B0_19, v011273B0_20, v011273B0_21;
v011273B0_22 .array/port v011273B0, 22;
v011273B0_23 .array/port v011273B0, 23;
v011273B0_24 .array/port v011273B0, 24;
v011273B0_25 .array/port v011273B0, 25;
E_010F0B78/6 .event edge, v011273B0_22, v011273B0_23, v011273B0_24, v011273B0_25;
v011273B0_26 .array/port v011273B0, 26;
v011273B0_27 .array/port v011273B0, 27;
v011273B0_28 .array/port v011273B0, 28;
v011273B0_29 .array/port v011273B0, 29;
E_010F0B78/7 .event edge, v011273B0_26, v011273B0_27, v011273B0_28, v011273B0_29;
v011273B0_30 .array/port v011273B0, 30;
v011273B0_31 .array/port v011273B0, 31;
v011273B0_32 .array/port v011273B0, 32;
v011273B0_33 .array/port v011273B0, 33;
E_010F0B78/8 .event edge, v011273B0_30, v011273B0_31, v011273B0_32, v011273B0_33;
v011273B0_34 .array/port v011273B0, 34;
v011273B0_35 .array/port v011273B0, 35;
v011273B0_36 .array/port v011273B0, 36;
v011273B0_37 .array/port v011273B0, 37;
E_010F0B78/9 .event edge, v011273B0_34, v011273B0_35, v011273B0_36, v011273B0_37;
v011273B0_38 .array/port v011273B0, 38;
v011273B0_39 .array/port v011273B0, 39;
v011273B0_40 .array/port v011273B0, 40;
v011273B0_41 .array/port v011273B0, 41;
E_010F0B78/10 .event edge, v011273B0_38, v011273B0_39, v011273B0_40, v011273B0_41;
v011273B0_42 .array/port v011273B0, 42;
v011273B0_43 .array/port v011273B0, 43;
v011273B0_44 .array/port v011273B0, 44;
v011273B0_45 .array/port v011273B0, 45;
E_010F0B78/11 .event edge, v011273B0_42, v011273B0_43, v011273B0_44, v011273B0_45;
v011273B0_46 .array/port v011273B0, 46;
v011273B0_47 .array/port v011273B0, 47;
v011273B0_48 .array/port v011273B0, 48;
v011273B0_49 .array/port v011273B0, 49;
E_010F0B78/12 .event edge, v011273B0_46, v011273B0_47, v011273B0_48, v011273B0_49;
v011273B0_50 .array/port v011273B0, 50;
v011273B0_51 .array/port v011273B0, 51;
v011273B0_52 .array/port v011273B0, 52;
v011273B0_53 .array/port v011273B0, 53;
E_010F0B78/13 .event edge, v011273B0_50, v011273B0_51, v011273B0_52, v011273B0_53;
v011273B0_54 .array/port v011273B0, 54;
v011273B0_55 .array/port v011273B0, 55;
v011273B0_56 .array/port v011273B0, 56;
v011273B0_57 .array/port v011273B0, 57;
E_010F0B78/14 .event edge, v011273B0_54, v011273B0_55, v011273B0_56, v011273B0_57;
v011273B0_58 .array/port v011273B0, 58;
v011273B0_59 .array/port v011273B0, 59;
v011273B0_60 .array/port v011273B0, 60;
v011273B0_61 .array/port v011273B0, 61;
E_010F0B78/15 .event edge, v011273B0_58, v011273B0_59, v011273B0_60, v011273B0_61;
v011273B0_62 .array/port v011273B0, 62;
v011273B0_63 .array/port v011273B0, 63;
v011273B0_64 .array/port v011273B0, 64;
v011273B0_65 .array/port v011273B0, 65;
E_010F0B78/16 .event edge, v011273B0_62, v011273B0_63, v011273B0_64, v011273B0_65;
v011273B0_66 .array/port v011273B0, 66;
v011273B0_67 .array/port v011273B0, 67;
v011273B0_68 .array/port v011273B0, 68;
v011273B0_69 .array/port v011273B0, 69;
E_010F0B78/17 .event edge, v011273B0_66, v011273B0_67, v011273B0_68, v011273B0_69;
v011273B0_70 .array/port v011273B0, 70;
v011273B0_71 .array/port v011273B0, 71;
v011273B0_72 .array/port v011273B0, 72;
v011273B0_73 .array/port v011273B0, 73;
E_010F0B78/18 .event edge, v011273B0_70, v011273B0_71, v011273B0_72, v011273B0_73;
v011273B0_74 .array/port v011273B0, 74;
v011273B0_75 .array/port v011273B0, 75;
v011273B0_76 .array/port v011273B0, 76;
v011273B0_77 .array/port v011273B0, 77;
E_010F0B78/19 .event edge, v011273B0_74, v011273B0_75, v011273B0_76, v011273B0_77;
v011273B0_78 .array/port v011273B0, 78;
v011273B0_79 .array/port v011273B0, 79;
v011273B0_80 .array/port v011273B0, 80;
v011273B0_81 .array/port v011273B0, 81;
E_010F0B78/20 .event edge, v011273B0_78, v011273B0_79, v011273B0_80, v011273B0_81;
v011273B0_82 .array/port v011273B0, 82;
v011273B0_83 .array/port v011273B0, 83;
v011273B0_84 .array/port v011273B0, 84;
v011273B0_85 .array/port v011273B0, 85;
E_010F0B78/21 .event edge, v011273B0_82, v011273B0_83, v011273B0_84, v011273B0_85;
v011273B0_86 .array/port v011273B0, 86;
v011273B0_87 .array/port v011273B0, 87;
v011273B0_88 .array/port v011273B0, 88;
v011273B0_89 .array/port v011273B0, 89;
E_010F0B78/22 .event edge, v011273B0_86, v011273B0_87, v011273B0_88, v011273B0_89;
v011273B0_90 .array/port v011273B0, 90;
v011273B0_91 .array/port v011273B0, 91;
v011273B0_92 .array/port v011273B0, 92;
v011273B0_93 .array/port v011273B0, 93;
E_010F0B78/23 .event edge, v011273B0_90, v011273B0_91, v011273B0_92, v011273B0_93;
v011273B0_94 .array/port v011273B0, 94;
v011273B0_95 .array/port v011273B0, 95;
v011273B0_96 .array/port v011273B0, 96;
v011273B0_97 .array/port v011273B0, 97;
E_010F0B78/24 .event edge, v011273B0_94, v011273B0_95, v011273B0_96, v011273B0_97;
v011273B0_98 .array/port v011273B0, 98;
v011273B0_99 .array/port v011273B0, 99;
v011273B0_100 .array/port v011273B0, 100;
v011273B0_101 .array/port v011273B0, 101;
E_010F0B78/25 .event edge, v011273B0_98, v011273B0_99, v011273B0_100, v011273B0_101;
v011273B0_102 .array/port v011273B0, 102;
v011273B0_103 .array/port v011273B0, 103;
v011273B0_104 .array/port v011273B0, 104;
v011273B0_105 .array/port v011273B0, 105;
E_010F0B78/26 .event edge, v011273B0_102, v011273B0_103, v011273B0_104, v011273B0_105;
v011273B0_106 .array/port v011273B0, 106;
v011273B0_107 .array/port v011273B0, 107;
v011273B0_108 .array/port v011273B0, 108;
v011273B0_109 .array/port v011273B0, 109;
E_010F0B78/27 .event edge, v011273B0_106, v011273B0_107, v011273B0_108, v011273B0_109;
v011273B0_110 .array/port v011273B0, 110;
v011273B0_111 .array/port v011273B0, 111;
v011273B0_112 .array/port v011273B0, 112;
v011273B0_113 .array/port v011273B0, 113;
E_010F0B78/28 .event edge, v011273B0_110, v011273B0_111, v011273B0_112, v011273B0_113;
v011273B0_114 .array/port v011273B0, 114;
v011273B0_115 .array/port v011273B0, 115;
v011273B0_116 .array/port v011273B0, 116;
v011273B0_117 .array/port v011273B0, 117;
E_010F0B78/29 .event edge, v011273B0_114, v011273B0_115, v011273B0_116, v011273B0_117;
v011273B0_118 .array/port v011273B0, 118;
v011273B0_119 .array/port v011273B0, 119;
v011273B0_120 .array/port v011273B0, 120;
v011273B0_121 .array/port v011273B0, 121;
E_010F0B78/30 .event edge, v011273B0_118, v011273B0_119, v011273B0_120, v011273B0_121;
v011273B0_122 .array/port v011273B0, 122;
v011273B0_123 .array/port v011273B0, 123;
v011273B0_124 .array/port v011273B0, 124;
v011273B0_125 .array/port v011273B0, 125;
E_010F0B78/31 .event edge, v011273B0_122, v011273B0_123, v011273B0_124, v011273B0_125;
v011273B0_126 .array/port v011273B0, 126;
v011273B0_127 .array/port v011273B0, 127;
E_010F0B78/32 .event edge, v011273B0_126, v011273B0_127;
E_010F0B78 .event/or E_010F0B78/0, E_010F0B78/1, E_010F0B78/2, E_010F0B78/3, E_010F0B78/4, E_010F0B78/5, E_010F0B78/6, E_010F0B78/7, E_010F0B78/8, E_010F0B78/9, E_010F0B78/10, E_010F0B78/11, E_010F0B78/12, E_010F0B78/13, E_010F0B78/14, E_010F0B78/15, E_010F0B78/16, E_010F0B78/17, E_010F0B78/18, E_010F0B78/19, E_010F0B78/20, E_010F0B78/21, E_010F0B78/22, E_010F0B78/23, E_010F0B78/24, E_010F0B78/25, E_010F0B78/26, E_010F0B78/27, E_010F0B78/28, E_010F0B78/29, E_010F0B78/30, E_010F0B78/31, E_010F0B78/32;
E_010F0BD8 .event negedge, v011272A8_0;
S_010CBE28 .scope module, "mu3_0" "Mux3" 3 221, 7 53, S_010CBFC0;
 .timescale 0 0;
v0109AB18_0 .alias "ALUOut", 31 0, v01128E30_0;
v010E4110_0 .alias "MemtoReg", 0 0, v011291A0_0;
v01099D90_0 .alias "ReadData", 31 0, v01129040_0;
v010D1918_0 .alias "WriteData_Reg", 31 0, v0112A488_0;
v010D1A08_0 .net *"_s0", 1 0, L_0112A9B0; 1 drivers
v01127720_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v011271F8_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v01127670_0 .net *"_s6", 0 0, L_0112A7A0; 1 drivers
L_0112A9B0 .concat [ 1 1 0 0], v01128508_0, C4<0>;
L_0112A7A0 .cmp/eq 2, L_0112A9B0, C4<00>;
L_0112AC70 .functor MUXZ 32, v01127358_0, v01127FE0_0, L_0112A7A0, C4<>;
S_010CB300 .scope module, "ShiftLeft2" "ShiftLeft2" 14 1;
 .timescale 0 0;
v0112A4E0_0 .net "ShiftIn", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0112AB10_0 .var "ShiftOut", 31 0;
E_010F1438 .event edge, v0112A4E0_0;
    .scope S_010CCC80;
T_0 ;
    %wait E_010F13F8;
    %load/v 8, v011297D0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_0.0, 4;
    %ix/load 0, 32, 0;
    %assign/v0 v01128770_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v01128560_0, 32;
    %mov 40, 0, 1;
    %addi 8, 1, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v01128770_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_010CC8C8;
T_1 ;
    %movi 8, 2435104, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v01128820, 8, 32;
    %movi 8, 8398880, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v01128820, 8, 32;
    %movi 8, 2359689216, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v01128820, 8, 32;
    %movi 8, 2359754753, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v01128820, 8, 32;
    %movi 8, 13058090, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 4, 0;
   %set/av v01128820, 8, 32;
    %movi 8, 352321538, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 5, 0;
   %set/av v01128820, 8, 32;
    %movi 8, 2896625664, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 6, 0;
   %set/av v01128820, 8, 32;
    %movi 8, 2896560129, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 7, 0;
   %set/av v01128820, 8, 32;
    %movi 8, 545521665, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 8, 0;
   %set/av v01128820, 8, 32;
    %movi 8, 6440994, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 9, 0;
   %set/av v01128820, 8, 32;
    %movi 8, 344588277, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 10, 0;
   %set/av v01128820, 8, 32;
    %movi 8, 541196289, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 11, 0;
   %set/av v01128820, 8, 32;
    %movi 8, 2349072384, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 12, 0;
   %set/av v01128820, 8, 32;
    %movi 8, 340000754, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 13, 0;
   %set/av v01128820, 8, 32;
    %end;
    .thread T_1;
    .scope S_010CC8C8;
T_2 ;
    %wait E_010F13F8;
    %load/v 40, v011287C8_0, 7; Only need 7 of 32 bits
; Save base=40 wid=7 in lookaside.
    %ix/get 3, 40, 7;
    %load/av 8, v01128820, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01128878_0, 0, 8;
    %jmp T_2;
    .thread T_2;
    .scope S_010CC7B8;
T_3 ;
    %wait E_010F1238;
    %load/v 8, v01128610_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_3.0, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_3.1, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_3.2, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_3.3, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_3.4, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011285B8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01128668_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01128508_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011288D0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011284B0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011286C0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01128928_0, 0, 0;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v01127C70_0, 0, 8;
    %jmp T_3.6;
T_3.1 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011285B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01128668_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01128508_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011288D0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011284B0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011286C0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01128928_0, 0, 1;
    %load/v 8, v01128610_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 4, 7;
    %mov 8, 4, 1;
    %jmp/0  T_3.7, 8;
    %movi 9, 1, 2;
    %jmp/1  T_3.9, 8;
T_3.7 ; End of true expr.
    %jmp/0  T_3.8, 8;
 ; End of false expr.
    %blend  9, 1, 2; Condition unknown.
    %jmp  T_3.9;
T_3.8 ;
    %mov 9, 1, 2; Return false value
T_3.9 ;
    %ix/load 0, 2, 0;
    %assign/v0 v01127C70_0, 0, 9;
    %jmp T_3.6;
T_3.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011285B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01128668_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01128508_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011288D0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011284B0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011286C0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01128928_0, 0, 1;
    %load/v 8, v01128610_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 4, 7;
    %mov 8, 4, 1;
    %jmp/0  T_3.10, 8;
    %movi 9, 1, 2;
    %jmp/1  T_3.12, 8;
T_3.10 ; End of true expr.
    %jmp/0  T_3.11, 8;
 ; End of false expr.
    %blend  9, 1, 2; Condition unknown.
    %jmp  T_3.12;
T_3.11 ;
    %mov 9, 1, 2; Return false value
T_3.12 ;
    %ix/load 0, 2, 0;
    %assign/v0 v01127C70_0, 0, 9;
    %jmp T_3.6;
T_3.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011285B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01128668_0, 0, 1;
    %load/v 8, v01128610_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 35, 8;
    %mov 8, 4, 1;
    %jmp/0  T_3.13, 8;
    %mov 9, 1, 1;
    %jmp/1  T_3.15, 8;
T_3.13 ; End of true expr.
    %jmp/0  T_3.14, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_3.15;
T_3.14 ;
    %mov 9, 0, 1; Return false value
T_3.15 ;
    %ix/load 0, 1, 0;
    %assign/v0 v01128508_0, 0, 9;
    %ix/load 0, 1, 0;
    %assign/v0 v011288D0_0, 0, 1;
    %load/v 8, v01128610_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 35, 8;
    %mov 8, 4, 1;
    %jmp/0  T_3.16, 8;
    %mov 9, 1, 1;
    %jmp/1  T_3.18, 8;
T_3.16 ; End of true expr.
    %jmp/0  T_3.17, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_3.18;
T_3.17 ;
    %mov 9, 0, 1; Return false value
T_3.18 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011284B0_0, 0, 9;
    %ix/load 0, 1, 0;
    %assign/v0 v011286C0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01128928_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v01127C70_0, 0, 0;
    %jmp T_3.6;
T_3.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011285B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01128668_0, 0, 1;
    %load/v 8, v01128610_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 35, 8;
    %mov 8, 4, 1;
    %jmp/0  T_3.19, 8;
    %mov 9, 1, 1;
    %jmp/1  T_3.21, 8;
T_3.19 ; End of true expr.
    %jmp/0  T_3.20, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_3.21;
T_3.20 ;
    %mov 9, 0, 1; Return false value
T_3.21 ;
    %ix/load 0, 1, 0;
    %assign/v0 v01128508_0, 0, 9;
    %ix/load 0, 1, 0;
    %assign/v0 v011288D0_0, 0, 1;
    %load/v 8, v01128610_0, 6;
    %mov 14, 0, 2;
    %cmpi/u 8, 35, 8;
    %mov 8, 4, 1;
    %jmp/0  T_3.22, 8;
    %mov 9, 1, 1;
    %jmp/1  T_3.24, 8;
T_3.22 ; End of true expr.
    %jmp/0  T_3.23, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_3.24;
T_3.23 ;
    %mov 9, 0, 1; Return false value
T_3.24 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011284B0_0, 0, 9;
    %ix/load 0, 1, 0;
    %assign/v0 v011286C0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01128928_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v01127C70_0, 0, 0;
    %jmp T_3.6;
T_3.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011285B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01128668_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01128508_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011288D0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011284B0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011286C0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01128928_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v01127C70_0, 0, 0;
    %jmp T_3.6;
T_3.6 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_010CC2F0;
T_4 ;
    %wait E_010F0F78;
    %load/v 8, v01128458_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/1 T_4.0, 6;
    %cmpi/u 8, 1, 1;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/v 8, v01127A08_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v01128090_0, 0, 8;
    %jmp T_4.2;
T_4.1 ;
    %load/v 8, v01128198_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v01128090_0, 0, 8;
    %jmp T_4.2;
T_4.2 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_010CC268;
T_5 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011282A0, 0, 0;
t_0 ;
    %movi 8, 11, 32;
    %ix/load 3, 1, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011282A0, 0, 8;
t_1 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011282A0, 0, 0;
t_2 ;
    %movi 8, 9, 32;
    %ix/load 3, 3, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011282A0, 0, 8;
t_3 ;
    %ix/load 3, 4, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011282A0, 0, 0;
t_4 ;
    %ix/load 3, 5, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011282A0, 0, 0;
t_5 ;
    %movi 8, 20, 32;
    %ix/load 3, 6, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011282A0, 0, 8;
t_6 ;
    %movi 8, 20, 32;
    %ix/load 3, 7, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011282A0, 0, 8;
t_7 ;
    %movi 8, 20, 32;
    %ix/load 3, 8, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011282A0, 0, 8;
t_8 ;
    %movi 8, 20, 32;
    %ix/load 3, 9, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011282A0, 0, 8;
t_9 ;
    %end;
    .thread T_5;
    .scope S_010CC268;
T_6 ;
    %wait E_010F0BD8;
    %load/v 8, v01127C18_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_6.0, 4;
    %load/v 8, v01128038_0, 32;
    %ix/getv 3, v01127D78_0;
   %jmp/1 t_10, 4;
   %ix/load 1, 0, 0;
   %set/av v011282A0, 8, 32;
t_10 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_010CCBF8;
T_7 ;
    %wait E_010F10F8;
    %load/v 8, v01127F88_0, 16;
    %mov 24, 0, 16;
    %ix/load 0, 32, 0;
    %assign/v0 v01127A60_0, 0, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_010CC488;
T_8 ;
    %wait E_010F0EB8;
    %load/v 8, v01127D20_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/1 T_8.0, 6;
    %cmpi/u 8, 1, 1;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %load/v 8, v01127DD0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01127F30_0, 0, 8;
    %jmp T_8.2;
T_8.1 ;
    %load/v 8, v01127AB8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01127F30_0, 0, 8;
    %jmp T_8.2;
T_8.2 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_010CC6A8;
T_9 ;
    %wait E_010F0F18;
    %load/v 8, v011283A8_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 0, 3;
    %jmp/0xz  T_9.0, 4;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v01128140_0, 0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v011283A8_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_9.2, 4;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v01128140_0, 0, 8;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v011283A8_0, 2;
    %mov 10, 0, 2;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_9.4, 4;
    %movi 8, 13, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v01128140_0, 0, 8;
    %jmp T_9.5;
T_9.4 ;
    %load/v 8, v01127ED8_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_9.6, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_9.7, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_9.8, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_9.9, 6;
    %cmpi/u 8, 39, 6;
    %jmp/1 T_9.10, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_9.11, 6;
    %ix/load 0, 4, 0;
    %assign/v0 v01128140_0, 0, 1;
    %jmp T_9.13;
T_9.6 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v01128140_0, 0, 8;
    %jmp T_9.13;
T_9.7 ;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v01128140_0, 0, 8;
    %jmp T_9.13;
T_9.8 ;
    %ix/load 0, 4, 0;
    %assign/v0 v01128140_0, 0, 0;
    %jmp T_9.13;
T_9.9 ;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v01128140_0, 0, 8;
    %jmp T_9.13;
T_9.10 ;
    %movi 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v01128140_0, 0, 8;
    %jmp T_9.13;
T_9.11 ;
    %movi 8, 7, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v01128140_0, 0, 8;
    %jmp T_9.13;
T_9.13 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_010CCF28;
T_10 ;
    %wait E_010F0FB8;
    %load/v 8, v01127E28_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_10.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_10.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_10.2, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_10.3, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_10.4, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_10.5, 6;
    %cmpi/u 8, 13, 4;
    %jmp/1 T_10.6, 6;
    %ix/load 0, 32, 0;
    %assign/v0 v01127FE0_0, 0, 0;
    %jmp T_10.8;
T_10.0 ;
    %load/v 8, v01127CC8_0, 32;
    %load/v 40, v011280E8_0, 32;
    %and 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01127FE0_0, 0, 8;
    %jmp T_10.8;
T_10.1 ;
    %load/v 8, v01127CC8_0, 32;
    %load/v 40, v011280E8_0, 32;
    %or 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01127FE0_0, 0, 8;
    %jmp T_10.8;
T_10.2 ;
    %load/v 8, v01127CC8_0, 32;
    %load/v 40, v011280E8_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01127FE0_0, 0, 8;
    %jmp T_10.8;
T_10.3 ;
    %load/v 8, v01127CC8_0, 32;
    %load/v 40, v011280E8_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01127FE0_0, 0, 8;
    %jmp T_10.8;
T_10.4 ;
    %load/v 8, v01127CC8_0, 32;
    %load/v 40, v011280E8_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_10.9, 8;
    %movi 9, 1, 32;
    %jmp/1  T_10.11, 8;
T_10.9 ; End of true expr.
    %jmp/0  T_10.10, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_10.11;
T_10.10 ;
    %mov 9, 0, 32; Return false value
T_10.11 ;
    %ix/load 0, 32, 0;
    %assign/v0 v01127FE0_0, 0, 9;
    %jmp T_10.8;
T_10.5 ;
    %load/v 8, v01127CC8_0, 32;
    %load/v 40, v011280E8_0, 32;
    %or 8, 40, 32;
    %inv 8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01127FE0_0, 0, 8;
    %jmp T_10.8;
T_10.6 ;
    %load/v 8, v01127CC8_0, 32;
    %load/v 40, v011280E8_0, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %jmp/0  T_10.12, 8;
    %mov 9, 0, 32;
    %jmp/1  T_10.14, 8;
T_10.12 ; End of true expr.
    %movi 41, 1, 32;
    %jmp/0  T_10.13, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_10.14;
T_10.13 ;
    %mov 9, 41, 32; Return false value
T_10.14 ;
    %ix/load 0, 32, 0;
    %assign/v0 v01127FE0_0, 0, 9;
    %jmp T_10.8;
T_10.8 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_010CB410;
T_11 ;
    %wait E_010F10D8;
    %load/v 8, v011276C8_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_11.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_11.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_11.2, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_11.3, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_11.4, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_11.5, 6;
    %cmpi/u 8, 13, 4;
    %jmp/1 T_11.6, 6;
    %ix/load 0, 32, 0;
    %assign/v0 v011277D0_0, 0, 0;
    %jmp T_11.8;
T_11.0 ;
    %load/v 8, v01127510_0, 32;
    %load/v 40, v011271A0_0, 32;
    %and 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011277D0_0, 0, 8;
    %jmp T_11.8;
T_11.1 ;
    %load/v 8, v01127510_0, 32;
    %load/v 40, v011271A0_0, 32;
    %or 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011277D0_0, 0, 8;
    %jmp T_11.8;
T_11.2 ;
    %load/v 8, v01127510_0, 32;
    %load/v 40, v011271A0_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011277D0_0, 0, 8;
    %jmp T_11.8;
T_11.3 ;
    %load/v 8, v01127510_0, 32;
    %load/v 40, v011271A0_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011277D0_0, 0, 8;
    %jmp T_11.8;
T_11.4 ;
    %load/v 8, v01127510_0, 32;
    %load/v 40, v011271A0_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_11.9, 8;
    %movi 9, 1, 32;
    %jmp/1  T_11.11, 8;
T_11.9 ; End of true expr.
    %jmp/0  T_11.10, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_11.11;
T_11.10 ;
    %mov 9, 0, 32; Return false value
T_11.11 ;
    %ix/load 0, 32, 0;
    %assign/v0 v011277D0_0, 0, 9;
    %jmp T_11.8;
T_11.5 ;
    %load/v 8, v01127510_0, 32;
    %load/v 40, v011271A0_0, 32;
    %or 8, 40, 32;
    %inv 8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011277D0_0, 0, 8;
    %jmp T_11.8;
T_11.6 ;
    %load/v 8, v01127510_0, 32;
    %load/v 40, v011271A0_0, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %jmp/0  T_11.12, 8;
    %mov 9, 0, 32;
    %jmp/1  T_11.14, 8;
T_11.12 ; End of true expr.
    %movi 41, 1, 32;
    %jmp/0  T_11.13, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_11.14;
T_11.13 ;
    %mov 9, 41, 32; Return false value
T_11.14 ;
    %ix/load 0, 32, 0;
    %assign/v0 v011277D0_0, 0, 9;
    %jmp T_11.8;
T_11.8 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_010CBB80;
T_12 ;
    %ix/load 0, 32, 0;
    %assign/v0 v01127300_0, 0, 0;
    %end;
    .thread T_12;
    .scope S_010CBB80;
T_13 ;
    %wait E_010F0E18;
    %load/v 8, v011278D8_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/1 T_13.0, 6;
    %cmpi/u 8, 1, 1;
    %jmp/1 T_13.1, 6;
    %jmp T_13.2;
T_13.0 ;
    %load/v 8, v011274B8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01127300_0, 0, 8;
    %jmp T_13.2;
T_13.1 ;
    %load/v 8, v01127460_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01127300_0, 0, 8;
    %jmp T_13.2;
T_13.2 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_010CB850;
T_14 ;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v011273B0, 0, 32;
    %movi 8, 80, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 11, 0;
   %set/av v011273B0, 8, 32;
    %movi 8, 10, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 12, 0;
   %set/av v011273B0, 8, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 13, 0;
   %set/av v011273B0, 0, 32;
    %movi 8, 3, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 14, 0;
   %set/av v011273B0, 8, 32;
    %movi 8, 7, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 15, 0;
   %set/av v011273B0, 8, 32;
    %movi 8, 9, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 16, 0;
   %set/av v011273B0, 8, 32;
    %movi 8, 2, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 17, 0;
   %set/av v011273B0, 8, 32;
    %movi 8, 70, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 18, 0;
   %set/av v011273B0, 8, 32;
    %movi 8, 160, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 19, 0;
   %set/av v011273B0, 8, 32;
   %ix/load 1, 0, 0;
   %ix/load 3, 20, 0;
   %set/av v011273B0, 0, 32;
    %delay 45000, 0;
    %vpi_call 13 27 "$display", "%d\012", &A<v011273B0, 11>;
    %vpi_call 13 28 "$display", "%d\012", &A<v011273B0, 12>;
    %vpi_call 13 29 "$display", "%d\012", &A<v011273B0, 13>;
    %vpi_call 13 30 "$display", "%d\012", &A<v011273B0, 14>;
    %vpi_call 13 31 "$display", "%d\012", &A<v011273B0, 15>;
    %vpi_call 13 32 "$display", "%d\012", &A<v011273B0, 16>;
    %vpi_call 13 33 "$display", "%d\012", &A<v011273B0, 17>;
    %vpi_call 13 34 "$display", "%d\012", &A<v011273B0, 18>;
    %vpi_call 13 35 "$display", "%d\012", &A<v011273B0, 19>;
    %vpi_call 13 36 "$display", "%d\012", &A<v011273B0, 20>;
    %end;
    .thread T_14;
    .scope S_010CB850;
T_15 ;
    %wait E_010F0BD8;
    %load/v 8, v01127778_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_15.0, 4;
    %load/v 8, v01127250_0, 32;
    %ix/getv 3, v01127568_0;
    %jmp/1 t_11, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011273B0, 0, 8;
t_11 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_010CB850;
T_16 ;
    %wait E_010F0B78;
    %load/v 8, v01127408_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_16.0, 4;
    %ix/getv 3, v01127568_0;
    %load/av 8, v011273B0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01127358_0, 0, 8;
T_16.0 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_010CB960;
T_17 ;
    %vpi_call 2 62 "$dumpfile", "MipsCPU_tb.vcd";
    %vpi_call 2 63 "$dumpvars", 1'sb0, S_010CB960;
    %set/v v01128C20_0, 0, 1;
    %set/v v0112AC18_0, 0, 1;
    %delay 50000, 0;
    %vpi_call 2 69 "$finish";
    %end;
    .thread T_17;
    .scope S_010CB960;
T_18 ;
    %delay 5, 0;
    %load/v 8, v01128C20_0, 1;
    %inv 8, 1;
    %set/v v01128C20_0, 8, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_010CB300;
T_19 ;
    %wait E_010F1438;
    %load/v 8, v0112A4E0_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v0112AB10_0, 8, 32;
    %jmp T_19;
    .thread T_19, $push;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./CSE_Bubble.v";
    "./Programcounter.v";
    "./Instruction.v";
    "./MC.v";
    "./Muxes.v";
    "./RegFile.v";
    "./SignExtend.v";
    "./ALUControl.v";
    "./ALU.v";
    "./AndGate.v";
    "./Memory.v";
    "./ShiftLeft2.v";
