

================================================================
== Vitis HLS Report for 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6'
================================================================
* Date:           Thu Mar 27 00:01:16 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.802 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    12308|    12308|  98.464 us|  98.464 us|  12308|  12308|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+
        |                            |                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |          Instance          |      Module     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Configurable_PE_fu_310  |Configurable_PE  |       17|       17|  0.136 us|  0.136 us|    1|    1|      yes|
        +----------------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP  |    12306|    12306|        22|          3|          1|  4096|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    116|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     84|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    276|    -|
|Register         |        -|    -|     892|    320|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     892|    796|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+---+----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+----------------+---------+----+---+----+-----+
    |mux_8_3_32_1_1_U493  |mux_8_3_32_1_1  |        0|   0|  0|  42|    0|
    |mux_8_3_32_1_1_U494  |mux_8_3_32_1_1  |        0|   0|  0|  42|    0|
    +---------------------+----------------+---------+----+---+----+-----+
    |Total                |                |        0|   0|  0|  84|    0|
    +---------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln172_1_fu_364_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln172_fu_352_p2       |         +|   0|  0|  14|          13|           1|
    |add_ln181_fu_510_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln189_2_fu_408_p2     |         +|   0|  0|  13|          10|          10|
    |add_ln189_fu_396_p2       |         +|   0|  0|  13|          10|          10|
    |icmp_ln172_fu_346_p2      |      icmp|   0|  0|  17|          13|          14|
    |icmp_ln181_fu_370_p2      |      icmp|   0|  0|  15|           7|           8|
    |select_ln172_1_fu_376_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln172_fu_384_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 116|          70|          55|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |DataRAM_1_address0                      |  14|          3|   13|         39|
    |DataRAM_2_address0                      |  14|          3|   13|         39|
    |DataRAM_3_address0                      |  14|          3|   13|         39|
    |DataRAM_4_address0                      |  14|          3|   13|         39|
    |DataRAM_5_address0                      |  14|          3|   13|         39|
    |DataRAM_6_address0                      |  14|          3|   13|         39|
    |DataRAM_7_address0                      |  14|          3|   13|         39|
    |DataRAM_address0                        |  14|          3|   13|         39|
    |ap_NS_fsm                               |  20|          4|    1|          4|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten90_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_j_load                 |   9|          2|    7|         14|
    |ap_sig_allocacmp_k_load                 |   9|          2|    7|         14|
    |indvar_flatten90_fu_94                  |   9|          2|   13|         26|
    |j_fu_90                                 |   9|          2|    7|         14|
    |k_fu_86                                 |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 276|         60|  169|        444|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |AddInput1_Reg_reg_684             |  32|   0|   32|          0|
    |AddInput2_Reg_reg_689             |  32|   0|   32|          0|
    |DataRAM_1_addr_reg_601            |  13|   0|   13|          0|
    |DataRAM_2_addr_reg_612            |  13|   0|   13|          0|
    |DataRAM_3_addr_reg_623            |  13|   0|   13|          0|
    |DataRAM_4_addr_reg_634            |  13|   0|   13|          0|
    |DataRAM_5_addr_reg_645            |  13|   0|   13|          0|
    |DataRAM_6_addr_reg_656            |  13|   0|   13|          0|
    |DataRAM_7_addr_reg_667            |  13|   0|   13|          0|
    |DataRAM_addr_reg_590              |  13|   0|   13|          0|
    |add_ln172_reg_563                 |  13|   0|   13|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |icmp_ln172_reg_559                |   1|   0|    1|          0|
    |icmp_ln181_reg_573                |   1|   0|    1|          0|
    |indvar_flatten90_fu_94            |  13|   0|   13|          0|
    |j_fu_90                           |   7|   0|    7|          0|
    |k_fu_86                           |   7|   0|    7|          0|
    |k_load_reg_568                    |   7|   0|    7|          0|
    |select_ln172_1_reg_578            |   7|   0|    7|          0|
    |select_ln172_reg_585              |   7|   0|    7|          0|
    |trunc_ln181_2_reg_678             |   3|   0|    3|          0|
    |DataRAM_1_addr_reg_601            |  64|  32|   13|          0|
    |DataRAM_2_addr_reg_612            |  64|  32|   13|          0|
    |DataRAM_3_addr_reg_623            |  64|  32|   13|          0|
    |DataRAM_4_addr_reg_634            |  64|  32|   13|          0|
    |DataRAM_5_addr_reg_645            |  64|  32|   13|          0|
    |DataRAM_6_addr_reg_656            |  64|  32|   13|          0|
    |DataRAM_7_addr_reg_667            |  64|  32|   13|          0|
    |DataRAM_addr_reg_590              |  64|  32|   13|          0|
    |icmp_ln172_reg_559                |  64|  32|    1|          0|
    |trunc_ln181_2_reg_678             |  64|  32|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 892| 320|  360|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+-------------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|  Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|  Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|  Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|  Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|  Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|  Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6|  return value|
|grp_Configurable_PE_fu_4773_p_din1   |  out|   32|  ap_ctrl_hs|  Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6|  return value|
|grp_Configurable_PE_fu_4773_p_din2   |  out|   32|  ap_ctrl_hs|  Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6|  return value|
|grp_Configurable_PE_fu_4773_p_din3   |  out|    2|  ap_ctrl_hs|  Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6|  return value|
|grp_Configurable_PE_fu_4773_p_din4   |  out|    2|  ap_ctrl_hs|  Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6|  return value|
|grp_Configurable_PE_fu_4773_p_dout0  |   in|   32|  ap_ctrl_hs|  Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6|  return value|
|add_ln188_1                          |   in|   42|     ap_none|                                            add_ln188_1|        scalar|
|add_ln189_1                          |   in|   42|     ap_none|                                            add_ln189_1|        scalar|
|DataRAM_address0                     |  out|   13|   ap_memory|                                                DataRAM|         array|
|DataRAM_ce0                          |  out|    1|   ap_memory|                                                DataRAM|         array|
|DataRAM_we0                          |  out|    1|   ap_memory|                                                DataRAM|         array|
|DataRAM_d0                           |  out|   32|   ap_memory|                                                DataRAM|         array|
|DataRAM_q0                           |   in|   32|   ap_memory|                                                DataRAM|         array|
|DataRAM_address1                     |  out|   13|   ap_memory|                                                DataRAM|         array|
|DataRAM_ce1                          |  out|    1|   ap_memory|                                                DataRAM|         array|
|DataRAM_q1                           |   in|   32|   ap_memory|                                                DataRAM|         array|
|DataRAM_1_address0                   |  out|   13|   ap_memory|                                              DataRAM_1|         array|
|DataRAM_1_ce0                        |  out|    1|   ap_memory|                                              DataRAM_1|         array|
|DataRAM_1_we0                        |  out|    1|   ap_memory|                                              DataRAM_1|         array|
|DataRAM_1_d0                         |  out|   32|   ap_memory|                                              DataRAM_1|         array|
|DataRAM_1_q0                         |   in|   32|   ap_memory|                                              DataRAM_1|         array|
|DataRAM_1_address1                   |  out|   13|   ap_memory|                                              DataRAM_1|         array|
|DataRAM_1_ce1                        |  out|    1|   ap_memory|                                              DataRAM_1|         array|
|DataRAM_1_q1                         |   in|   32|   ap_memory|                                              DataRAM_1|         array|
|DataRAM_2_address0                   |  out|   13|   ap_memory|                                              DataRAM_2|         array|
|DataRAM_2_ce0                        |  out|    1|   ap_memory|                                              DataRAM_2|         array|
|DataRAM_2_we0                        |  out|    1|   ap_memory|                                              DataRAM_2|         array|
|DataRAM_2_d0                         |  out|   32|   ap_memory|                                              DataRAM_2|         array|
|DataRAM_2_q0                         |   in|   32|   ap_memory|                                              DataRAM_2|         array|
|DataRAM_2_address1                   |  out|   13|   ap_memory|                                              DataRAM_2|         array|
|DataRAM_2_ce1                        |  out|    1|   ap_memory|                                              DataRAM_2|         array|
|DataRAM_2_q1                         |   in|   32|   ap_memory|                                              DataRAM_2|         array|
|DataRAM_3_address0                   |  out|   13|   ap_memory|                                              DataRAM_3|         array|
|DataRAM_3_ce0                        |  out|    1|   ap_memory|                                              DataRAM_3|         array|
|DataRAM_3_we0                        |  out|    1|   ap_memory|                                              DataRAM_3|         array|
|DataRAM_3_d0                         |  out|   32|   ap_memory|                                              DataRAM_3|         array|
|DataRAM_3_q0                         |   in|   32|   ap_memory|                                              DataRAM_3|         array|
|DataRAM_3_address1                   |  out|   13|   ap_memory|                                              DataRAM_3|         array|
|DataRAM_3_ce1                        |  out|    1|   ap_memory|                                              DataRAM_3|         array|
|DataRAM_3_q1                         |   in|   32|   ap_memory|                                              DataRAM_3|         array|
|DataRAM_4_address0                   |  out|   13|   ap_memory|                                              DataRAM_4|         array|
|DataRAM_4_ce0                        |  out|    1|   ap_memory|                                              DataRAM_4|         array|
|DataRAM_4_we0                        |  out|    1|   ap_memory|                                              DataRAM_4|         array|
|DataRAM_4_d0                         |  out|   32|   ap_memory|                                              DataRAM_4|         array|
|DataRAM_4_q0                         |   in|   32|   ap_memory|                                              DataRAM_4|         array|
|DataRAM_4_address1                   |  out|   13|   ap_memory|                                              DataRAM_4|         array|
|DataRAM_4_ce1                        |  out|    1|   ap_memory|                                              DataRAM_4|         array|
|DataRAM_4_q1                         |   in|   32|   ap_memory|                                              DataRAM_4|         array|
|DataRAM_5_address0                   |  out|   13|   ap_memory|                                              DataRAM_5|         array|
|DataRAM_5_ce0                        |  out|    1|   ap_memory|                                              DataRAM_5|         array|
|DataRAM_5_we0                        |  out|    1|   ap_memory|                                              DataRAM_5|         array|
|DataRAM_5_d0                         |  out|   32|   ap_memory|                                              DataRAM_5|         array|
|DataRAM_5_q0                         |   in|   32|   ap_memory|                                              DataRAM_5|         array|
|DataRAM_5_address1                   |  out|   13|   ap_memory|                                              DataRAM_5|         array|
|DataRAM_5_ce1                        |  out|    1|   ap_memory|                                              DataRAM_5|         array|
|DataRAM_5_q1                         |   in|   32|   ap_memory|                                              DataRAM_5|         array|
|DataRAM_6_address0                   |  out|   13|   ap_memory|                                              DataRAM_6|         array|
|DataRAM_6_ce0                        |  out|    1|   ap_memory|                                              DataRAM_6|         array|
|DataRAM_6_we0                        |  out|    1|   ap_memory|                                              DataRAM_6|         array|
|DataRAM_6_d0                         |  out|   32|   ap_memory|                                              DataRAM_6|         array|
|DataRAM_6_q0                         |   in|   32|   ap_memory|                                              DataRAM_6|         array|
|DataRAM_6_address1                   |  out|   13|   ap_memory|                                              DataRAM_6|         array|
|DataRAM_6_ce1                        |  out|    1|   ap_memory|                                              DataRAM_6|         array|
|DataRAM_6_q1                         |   in|   32|   ap_memory|                                              DataRAM_6|         array|
|DataRAM_7_address0                   |  out|   13|   ap_memory|                                              DataRAM_7|         array|
|DataRAM_7_ce0                        |  out|    1|   ap_memory|                                              DataRAM_7|         array|
|DataRAM_7_we0                        |  out|    1|   ap_memory|                                              DataRAM_7|         array|
|DataRAM_7_d0                         |  out|   32|   ap_memory|                                              DataRAM_7|         array|
|DataRAM_7_q0                         |   in|   32|   ap_memory|                                              DataRAM_7|         array|
|DataRAM_7_address1                   |  out|   13|   ap_memory|                                              DataRAM_7|         array|
|DataRAM_7_ce1                        |  out|    1|   ap_memory|                                              DataRAM_7|         array|
|DataRAM_7_q1                         |   in|   32|   ap_memory|                                              DataRAM_7|         array|
+-------------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 3, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.86>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 25 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 26 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten90 = alloca i32 1"   --->   Operation 27 'alloca' 'indvar_flatten90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%add_ln189_1_read = read i42 @_ssdm_op_Read.ap_auto.i42, i42 %add_ln189_1"   --->   Operation 28 'read' 'add_ln189_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%add_ln188_1_read = read i42 @_ssdm_op_Read.ap_auto.i42, i42 %add_ln188_1"   --->   Operation 29 'read' 'add_ln188_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten90"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %k"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %POLY_ADD_PE_LOOP_READ.2"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten90_load = load i13 %indvar_flatten90" [Crypto1.cpp:172]   --->   Operation 34 'load' 'indvar_flatten90_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.67ns)   --->   "%icmp_ln172 = icmp_eq  i13 %indvar_flatten90_load, i13 4096" [Crypto1.cpp:172]   --->   Operation 36 'icmp' 'icmp_ln172' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.67ns)   --->   "%add_ln172 = add i13 %indvar_flatten90_load, i13 1" [Crypto1.cpp:172]   --->   Operation 37 'add' 'add_ln172' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln172 = br i1 %icmp_ln172, void %for.inc295.2, void %sw.epilog.loopexit28.exitStub" [Crypto1.cpp:172]   --->   Operation 38 'br' 'br_ln172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%k_load = load i7 %k" [Crypto1.cpp:181]   --->   Operation 39 'load' 'k_load' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [Crypto1.cpp:172]   --->   Operation 40 'load' 'j_load' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.87ns)   --->   "%add_ln172_1 = add i7 %j_load, i7 1" [Crypto1.cpp:172]   --->   Operation 41 'add' 'add_ln172_1' <Predicate = (!icmp_ln172)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.87ns)   --->   "%icmp_ln181 = icmp_eq  i7 %k_load, i7 64" [Crypto1.cpp:181]   --->   Operation 42 'icmp' 'icmp_ln181' <Predicate = (!icmp_ln172)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.99ns)   --->   "%select_ln172_1 = select i1 %icmp_ln181, i7 %add_ln172_1, i7 %j_load" [Crypto1.cpp:172]   --->   Operation 43 'select' 'select_ln172_1' <Predicate = (!icmp_ln172)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.98>
ST_2 : Operation 44 [1/1] (0.99ns)   --->   "%select_ln172 = select i1 %icmp_ln181, i7 0, i7 %k_load" [Crypto1.cpp:172]   --->   Operation 44 'select' 'select_ln172' <Predicate = (!icmp_ln172)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i42 %add_ln188_1_read" [Crypto1.cpp:188]   --->   Operation 45 'trunc' 'trunc_ln188' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln188 = zext i7 %select_ln172_1" [Crypto1.cpp:188]   --->   Operation 46 'zext' 'zext_ln188' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.73ns)   --->   "%add_ln189 = add i10 %trunc_ln188, i10 %zext_ln188" [Crypto1.cpp:189]   --->   Operation 47 'add' 'add_ln189' <Predicate = (!icmp_ln172)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i42 %add_ln189_1_read" [Crypto1.cpp:189]   --->   Operation 48 'trunc' 'trunc_ln189' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i7 %select_ln172_1" [Crypto1.cpp:189]   --->   Operation 49 'zext' 'zext_ln189' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.73ns)   --->   "%add_ln189_2 = add i10 %trunc_ln189, i10 %zext_ln189" [Crypto1.cpp:189]   --->   Operation 50 'add' 'add_ln189_2' <Predicate = (!icmp_ln172)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%empty = trunc i7 %select_ln172" [Crypto1.cpp:172]   --->   Operation 51 'trunc' 'empty' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln189, i3 %empty" [Crypto1.cpp:188]   --->   Operation 52 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln188_1 = zext i13 %tmp_s" [Crypto1.cpp:188]   --->   Operation 53 'zext' 'zext_ln188_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%DataRAM_addr = getelementptr i32 %DataRAM, i64 0, i64 %zext_ln188_1" [Crypto1.cpp:188]   --->   Operation 54 'getelementptr' 'DataRAM_addr' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_62 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln189_2, i3 %empty" [Crypto1.cpp:189]   --->   Operation 55 'bitconcatenate' 'tmp_62' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln189_1 = zext i13 %tmp_62" [Crypto1.cpp:189]   --->   Operation 56 'zext' 'zext_ln189_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%DataRAM_addr_11 = getelementptr i32 %DataRAM, i64 0, i64 %zext_ln189_1" [Crypto1.cpp:189]   --->   Operation 57 'getelementptr' 'DataRAM_addr_11' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%DataRAM_1_addr = getelementptr i32 %DataRAM_1, i64 0, i64 %zext_ln188_1" [Crypto1.cpp:188]   --->   Operation 58 'getelementptr' 'DataRAM_1_addr' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%DataRAM_1_addr_11 = getelementptr i32 %DataRAM_1, i64 0, i64 %zext_ln189_1" [Crypto1.cpp:189]   --->   Operation 59 'getelementptr' 'DataRAM_1_addr_11' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%DataRAM_2_addr = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln188_1" [Crypto1.cpp:188]   --->   Operation 60 'getelementptr' 'DataRAM_2_addr' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%DataRAM_2_addr_11 = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln189_1" [Crypto1.cpp:189]   --->   Operation 61 'getelementptr' 'DataRAM_2_addr_11' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%DataRAM_3_addr = getelementptr i32 %DataRAM_3, i64 0, i64 %zext_ln188_1" [Crypto1.cpp:188]   --->   Operation 62 'getelementptr' 'DataRAM_3_addr' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%DataRAM_3_addr_11 = getelementptr i32 %DataRAM_3, i64 0, i64 %zext_ln189_1" [Crypto1.cpp:189]   --->   Operation 63 'getelementptr' 'DataRAM_3_addr_11' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%DataRAM_4_addr = getelementptr i32 %DataRAM_4, i64 0, i64 %zext_ln188_1" [Crypto1.cpp:188]   --->   Operation 64 'getelementptr' 'DataRAM_4_addr' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%DataRAM_4_addr_11 = getelementptr i32 %DataRAM_4, i64 0, i64 %zext_ln189_1" [Crypto1.cpp:189]   --->   Operation 65 'getelementptr' 'DataRAM_4_addr_11' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%DataRAM_5_addr = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln188_1" [Crypto1.cpp:188]   --->   Operation 66 'getelementptr' 'DataRAM_5_addr' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%DataRAM_5_addr_11 = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln189_1" [Crypto1.cpp:189]   --->   Operation 67 'getelementptr' 'DataRAM_5_addr_11' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%DataRAM_6_addr = getelementptr i32 %DataRAM_6, i64 0, i64 %zext_ln188_1" [Crypto1.cpp:188]   --->   Operation 68 'getelementptr' 'DataRAM_6_addr' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%DataRAM_6_addr_11 = getelementptr i32 %DataRAM_6, i64 0, i64 %zext_ln189_1" [Crypto1.cpp:189]   --->   Operation 69 'getelementptr' 'DataRAM_6_addr_11' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%DataRAM_7_addr = getelementptr i32 %DataRAM_7, i64 0, i64 %zext_ln188_1" [Crypto1.cpp:188]   --->   Operation 70 'getelementptr' 'DataRAM_7_addr' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%DataRAM_7_addr_11 = getelementptr i32 %DataRAM_7, i64 0, i64 %zext_ln189_1" [Crypto1.cpp:189]   --->   Operation 71 'getelementptr' 'DataRAM_7_addr_11' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln181_2 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %select_ln172, i32 3, i32 5" [Crypto1.cpp:181]   --->   Operation 72 'partselect' 'trunc_ln181_2' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 73 [2/2] (3.25ns)   --->   "%DataRAM_load = load i13 %DataRAM_addr" [Crypto1.cpp:188]   --->   Operation 73 'load' 'DataRAM_load' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 74 [2/2] (3.25ns)   --->   "%DataRAM_1_load = load i13 %DataRAM_1_addr" [Crypto1.cpp:188]   --->   Operation 74 'load' 'DataRAM_1_load' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 75 [2/2] (3.25ns)   --->   "%DataRAM_2_load = load i13 %DataRAM_2_addr" [Crypto1.cpp:188]   --->   Operation 75 'load' 'DataRAM_2_load' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 76 [2/2] (3.25ns)   --->   "%DataRAM_3_load = load i13 %DataRAM_3_addr" [Crypto1.cpp:188]   --->   Operation 76 'load' 'DataRAM_3_load' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 77 [2/2] (3.25ns)   --->   "%DataRAM_4_load = load i13 %DataRAM_4_addr" [Crypto1.cpp:188]   --->   Operation 77 'load' 'DataRAM_4_load' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 78 [2/2] (3.25ns)   --->   "%DataRAM_5_load = load i13 %DataRAM_5_addr" [Crypto1.cpp:188]   --->   Operation 78 'load' 'DataRAM_5_load' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 79 [2/2] (3.25ns)   --->   "%DataRAM_6_load = load i13 %DataRAM_6_addr" [Crypto1.cpp:188]   --->   Operation 79 'load' 'DataRAM_6_load' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 80 [2/2] (3.25ns)   --->   "%DataRAM_7_load = load i13 %DataRAM_7_addr" [Crypto1.cpp:188]   --->   Operation 80 'load' 'DataRAM_7_load' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 81 [2/2] (3.25ns)   --->   "%DataRAM_load_6 = load i13 %DataRAM_addr_11" [Crypto1.cpp:189]   --->   Operation 81 'load' 'DataRAM_load_6' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 82 [2/2] (3.25ns)   --->   "%DataRAM_1_load_6 = load i13 %DataRAM_1_addr_11" [Crypto1.cpp:189]   --->   Operation 82 'load' 'DataRAM_1_load_6' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 83 [2/2] (3.25ns)   --->   "%DataRAM_2_load_6 = load i13 %DataRAM_2_addr_11" [Crypto1.cpp:189]   --->   Operation 83 'load' 'DataRAM_2_load_6' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 84 [2/2] (3.25ns)   --->   "%DataRAM_3_load_6 = load i13 %DataRAM_3_addr_11" [Crypto1.cpp:189]   --->   Operation 84 'load' 'DataRAM_3_load_6' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 85 [2/2] (3.25ns)   --->   "%DataRAM_4_load_6 = load i13 %DataRAM_4_addr_11" [Crypto1.cpp:189]   --->   Operation 85 'load' 'DataRAM_4_load_6' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 86 [2/2] (3.25ns)   --->   "%DataRAM_5_load_6 = load i13 %DataRAM_5_addr_11" [Crypto1.cpp:189]   --->   Operation 86 'load' 'DataRAM_5_load_6' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 87 [2/2] (3.25ns)   --->   "%DataRAM_6_load_6 = load i13 %DataRAM_6_addr_11" [Crypto1.cpp:189]   --->   Operation 87 'load' 'DataRAM_6_load_6' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 88 [2/2] (3.25ns)   --->   "%DataRAM_7_load_6 = load i13 %DataRAM_7_addr_11" [Crypto1.cpp:189]   --->   Operation 88 'load' 'DataRAM_7_load_6' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 89 [1/1] (1.87ns)   --->   "%switch_ln203 = switch i3 %trunc_ln181_2, void %arrayidx24256.2.case.7, i3 0, void %arrayidx24256.2.case.0, i3 1, void %arrayidx24256.2.case.1, i3 2, void %arrayidx24256.2.case.2, i3 3, void %arrayidx24256.2.case.3, i3 4, void %arrayidx24256.2.case.4, i3 5, void %arrayidx24256.2.case.5, i3 6, void %arrayidx24256.2.case.6" [Crypto1.cpp:203]   --->   Operation 89 'switch' 'switch_ln203' <Predicate = (!icmp_ln172)> <Delay = 1.87>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln203 = br void %arrayidx24256.2.exit" [Crypto1.cpp:203]   --->   Operation 90 'br' 'br_ln203' <Predicate = (!icmp_ln172 & trunc_ln181_2 == 6)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln203 = br void %arrayidx24256.2.exit" [Crypto1.cpp:203]   --->   Operation 91 'br' 'br_ln203' <Predicate = (!icmp_ln172 & trunc_ln181_2 == 5)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln203 = br void %arrayidx24256.2.exit" [Crypto1.cpp:203]   --->   Operation 92 'br' 'br_ln203' <Predicate = (!icmp_ln172 & trunc_ln181_2 == 4)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln203 = br void %arrayidx24256.2.exit" [Crypto1.cpp:203]   --->   Operation 93 'br' 'br_ln203' <Predicate = (!icmp_ln172 & trunc_ln181_2 == 3)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln203 = br void %arrayidx24256.2.exit" [Crypto1.cpp:203]   --->   Operation 94 'br' 'br_ln203' <Predicate = (!icmp_ln172 & trunc_ln181_2 == 2)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln203 = br void %arrayidx24256.2.exit" [Crypto1.cpp:203]   --->   Operation 95 'br' 'br_ln203' <Predicate = (!icmp_ln172 & trunc_ln181_2 == 1)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln203 = br void %arrayidx24256.2.exit" [Crypto1.cpp:203]   --->   Operation 96 'br' 'br_ln203' <Predicate = (!icmp_ln172 & trunc_ln181_2 == 0)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln203 = br void %arrayidx24256.2.exit" [Crypto1.cpp:203]   --->   Operation 97 'br' 'br_ln203' <Predicate = (!icmp_ln172 & trunc_ln181_2 == 7)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.55>
ST_3 : Operation 98 [1/2] (3.25ns)   --->   "%DataRAM_load = load i13 %DataRAM_addr" [Crypto1.cpp:188]   --->   Operation 98 'load' 'DataRAM_load' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 99 [1/2] (3.25ns)   --->   "%DataRAM_1_load = load i13 %DataRAM_1_addr" [Crypto1.cpp:188]   --->   Operation 99 'load' 'DataRAM_1_load' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 100 [1/2] (3.25ns)   --->   "%DataRAM_2_load = load i13 %DataRAM_2_addr" [Crypto1.cpp:188]   --->   Operation 100 'load' 'DataRAM_2_load' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 101 [1/2] (3.25ns)   --->   "%DataRAM_3_load = load i13 %DataRAM_3_addr" [Crypto1.cpp:188]   --->   Operation 101 'load' 'DataRAM_3_load' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 102 [1/2] (3.25ns)   --->   "%DataRAM_4_load = load i13 %DataRAM_4_addr" [Crypto1.cpp:188]   --->   Operation 102 'load' 'DataRAM_4_load' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 103 [1/2] (3.25ns)   --->   "%DataRAM_5_load = load i13 %DataRAM_5_addr" [Crypto1.cpp:188]   --->   Operation 103 'load' 'DataRAM_5_load' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 104 [1/2] (3.25ns)   --->   "%DataRAM_6_load = load i13 %DataRAM_6_addr" [Crypto1.cpp:188]   --->   Operation 104 'load' 'DataRAM_6_load' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 105 [1/2] (3.25ns)   --->   "%DataRAM_7_load = load i13 %DataRAM_7_addr" [Crypto1.cpp:188]   --->   Operation 105 'load' 'DataRAM_7_load' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 106 [1/1] (2.30ns)   --->   "%AddInput1_Reg = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %DataRAM_load, i32 %DataRAM_1_load, i32 %DataRAM_2_load, i32 %DataRAM_3_load, i32 %DataRAM_4_load, i32 %DataRAM_5_load, i32 %DataRAM_6_load, i32 %DataRAM_7_load, i3 %trunc_ln181_2" [Crypto1.cpp:188]   --->   Operation 106 'mux' 'AddInput1_Reg' <Predicate = (!icmp_ln172)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/2] (3.25ns)   --->   "%DataRAM_load_6 = load i13 %DataRAM_addr_11" [Crypto1.cpp:189]   --->   Operation 107 'load' 'DataRAM_load_6' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 108 [1/2] (3.25ns)   --->   "%DataRAM_1_load_6 = load i13 %DataRAM_1_addr_11" [Crypto1.cpp:189]   --->   Operation 108 'load' 'DataRAM_1_load_6' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 109 [1/2] (3.25ns)   --->   "%DataRAM_2_load_6 = load i13 %DataRAM_2_addr_11" [Crypto1.cpp:189]   --->   Operation 109 'load' 'DataRAM_2_load_6' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 110 [1/2] (3.25ns)   --->   "%DataRAM_3_load_6 = load i13 %DataRAM_3_addr_11" [Crypto1.cpp:189]   --->   Operation 110 'load' 'DataRAM_3_load_6' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 111 [1/2] (3.25ns)   --->   "%DataRAM_4_load_6 = load i13 %DataRAM_4_addr_11" [Crypto1.cpp:189]   --->   Operation 111 'load' 'DataRAM_4_load_6' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 112 [1/2] (3.25ns)   --->   "%DataRAM_5_load_6 = load i13 %DataRAM_5_addr_11" [Crypto1.cpp:189]   --->   Operation 112 'load' 'DataRAM_5_load_6' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 113 [1/2] (3.25ns)   --->   "%DataRAM_6_load_6 = load i13 %DataRAM_6_addr_11" [Crypto1.cpp:189]   --->   Operation 113 'load' 'DataRAM_6_load_6' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 114 [1/2] (3.25ns)   --->   "%DataRAM_7_load_6 = load i13 %DataRAM_7_addr_11" [Crypto1.cpp:189]   --->   Operation 114 'load' 'DataRAM_7_load_6' <Predicate = (!icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 115 [1/1] (2.30ns)   --->   "%AddInput2_Reg = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %DataRAM_load_6, i32 %DataRAM_1_load_6, i32 %DataRAM_2_load_6, i32 %DataRAM_3_load_6, i32 %DataRAM_4_load_6, i32 %DataRAM_5_load_6, i32 %DataRAM_6_load_6, i32 %DataRAM_7_load_6, i3 %trunc_ln181_2" [Crypto1.cpp:189]   --->   Operation 115 'mux' 'AddInput2_Reg' <Predicate = (!icmp_ln172)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (1.87ns)   --->   "%add_ln181 = add i7 %select_ln172, i7 1" [Crypto1.cpp:181]   --->   Operation 116 'add' 'add_ln181' <Predicate = (!icmp_ln172)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (1.58ns)   --->   "%store_ln181 = store i13 %add_ln172, i13 %indvar_flatten90" [Crypto1.cpp:181]   --->   Operation 117 'store' 'store_ln181' <Predicate = (!icmp_ln172)> <Delay = 1.58>
ST_3 : Operation 118 [1/1] (1.58ns)   --->   "%store_ln181 = store i7 %select_ln172_1, i7 %j" [Crypto1.cpp:181]   --->   Operation 118 'store' 'store_ln181' <Predicate = (!icmp_ln172)> <Delay = 1.58>
ST_3 : Operation 119 [1/1] (1.58ns)   --->   "%store_ln181 = store i7 %add_ln181, i7 %k" [Crypto1.cpp:181]   --->   Operation 119 'store' 'store_ln181' <Predicate = (!icmp_ln172)> <Delay = 1.58>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln181 = br void %POLY_ADD_PE_LOOP_READ.2" [Crypto1.cpp:181]   --->   Operation 120 'br' 'br_ln181' <Predicate = (!icmp_ln172)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.98>
ST_4 : Operation 121 [19/19] (4.98ns)   --->   "%AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 2, i2 0" [Crypto1.cpp:196]   --->   Operation 121 'call' 'AddRes_Final' <Predicate = (!icmp_ln172)> <Delay = 4.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 5.80>
ST_5 : Operation 122 [18/19] (5.80ns)   --->   "%AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 2, i2 0" [Crypto1.cpp:196]   --->   Operation 122 'call' 'AddRes_Final' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 5.80>
ST_6 : Operation 123 [17/19] (5.80ns)   --->   "%AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 2, i2 0" [Crypto1.cpp:196]   --->   Operation 123 'call' 'AddRes_Final' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 5.80>
ST_7 : Operation 124 [16/19] (5.80ns)   --->   "%AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 2, i2 0" [Crypto1.cpp:196]   --->   Operation 124 'call' 'AddRes_Final' <Predicate = (!icmp_ln172)> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 5.80>
ST_8 : Operation 125 [15/19] (5.80ns)   --->   "%AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 2, i2 0" [Crypto1.cpp:196]   --->   Operation 125 'call' 'AddRes_Final' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 5.80>
ST_9 : Operation 126 [14/19] (5.80ns)   --->   "%AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 2, i2 0" [Crypto1.cpp:196]   --->   Operation 126 'call' 'AddRes_Final' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 5.80>
ST_10 : Operation 127 [13/19] (5.80ns)   --->   "%AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 2, i2 0" [Crypto1.cpp:196]   --->   Operation 127 'call' 'AddRes_Final' <Predicate = (!icmp_ln172)> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 5.80>
ST_11 : Operation 128 [12/19] (5.80ns)   --->   "%AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 2, i2 0" [Crypto1.cpp:196]   --->   Operation 128 'call' 'AddRes_Final' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 5.80>
ST_12 : Operation 129 [11/19] (5.80ns)   --->   "%AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 2, i2 0" [Crypto1.cpp:196]   --->   Operation 129 'call' 'AddRes_Final' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 5.80>
ST_13 : Operation 130 [10/19] (5.80ns)   --->   "%AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 2, i2 0" [Crypto1.cpp:196]   --->   Operation 130 'call' 'AddRes_Final' <Predicate = (!icmp_ln172)> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 5.80>
ST_14 : Operation 131 [9/19] (5.80ns)   --->   "%AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 2, i2 0" [Crypto1.cpp:196]   --->   Operation 131 'call' 'AddRes_Final' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 5.80>
ST_15 : Operation 132 [8/19] (5.80ns)   --->   "%AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 2, i2 0" [Crypto1.cpp:196]   --->   Operation 132 'call' 'AddRes_Final' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 5.80>
ST_16 : Operation 133 [7/19] (5.80ns)   --->   "%AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 2, i2 0" [Crypto1.cpp:196]   --->   Operation 133 'call' 'AddRes_Final' <Predicate = (!icmp_ln172)> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 5.80>
ST_17 : Operation 134 [6/19] (5.80ns)   --->   "%AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 2, i2 0" [Crypto1.cpp:196]   --->   Operation 134 'call' 'AddRes_Final' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 5.80>
ST_18 : Operation 135 [5/19] (5.80ns)   --->   "%AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 2, i2 0" [Crypto1.cpp:196]   --->   Operation 135 'call' 'AddRes_Final' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 5.80>
ST_19 : Operation 136 [4/19] (5.80ns)   --->   "%AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 2, i2 0" [Crypto1.cpp:196]   --->   Operation 136 'call' 'AddRes_Final' <Predicate = (!icmp_ln172)> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 152 'ret' 'ret_ln0' <Predicate = (icmp_ln172)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 5.80>
ST_20 : Operation 137 [3/19] (5.80ns)   --->   "%AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 2, i2 0" [Crypto1.cpp:196]   --->   Operation 137 'call' 'AddRes_Final' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 5.80>
ST_21 : Operation 138 [2/19] (5.80ns)   --->   "%AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 2, i2 0" [Crypto1.cpp:196]   --->   Operation 138 'call' 'AddRes_Final' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 5.08>
ST_22 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_str"   --->   Operation 139 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 140 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 140 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 141 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln181 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [Crypto1.cpp:181]   --->   Operation 142 'specloopname' 'specloopname_ln181' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 143 [1/19] (1.82ns)   --->   "%AddRes_Final = call i32 @Configurable_PE, i32 %AddInput1_Reg, i32 %AddInput2_Reg, i2 2, i2 0" [Crypto1.cpp:196]   --->   Operation 143 'call' 'AddRes_Final' <Predicate = (!icmp_ln172)> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 144 [1/1] (3.25ns)   --->   "%store_ln203 = store i32 %AddRes_Final, i13 %DataRAM_6_addr" [Crypto1.cpp:203]   --->   Operation 144 'store' 'store_ln203' <Predicate = (trunc_ln181_2 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_22 : Operation 145 [1/1] (3.25ns)   --->   "%store_ln203 = store i32 %AddRes_Final, i13 %DataRAM_5_addr" [Crypto1.cpp:203]   --->   Operation 145 'store' 'store_ln203' <Predicate = (trunc_ln181_2 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_22 : Operation 146 [1/1] (3.25ns)   --->   "%store_ln203 = store i32 %AddRes_Final, i13 %DataRAM_4_addr" [Crypto1.cpp:203]   --->   Operation 146 'store' 'store_ln203' <Predicate = (trunc_ln181_2 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_22 : Operation 147 [1/1] (3.25ns)   --->   "%store_ln203 = store i32 %AddRes_Final, i13 %DataRAM_3_addr" [Crypto1.cpp:203]   --->   Operation 147 'store' 'store_ln203' <Predicate = (trunc_ln181_2 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_22 : Operation 148 [1/1] (3.25ns)   --->   "%store_ln203 = store i32 %AddRes_Final, i13 %DataRAM_2_addr" [Crypto1.cpp:203]   --->   Operation 148 'store' 'store_ln203' <Predicate = (trunc_ln181_2 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_22 : Operation 149 [1/1] (3.25ns)   --->   "%store_ln203 = store i32 %AddRes_Final, i13 %DataRAM_1_addr" [Crypto1.cpp:203]   --->   Operation 149 'store' 'store_ln203' <Predicate = (trunc_ln181_2 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_22 : Operation 150 [1/1] (3.25ns)   --->   "%store_ln203 = store i32 %AddRes_Final, i13 %DataRAM_addr" [Crypto1.cpp:203]   --->   Operation 150 'store' 'store_ln203' <Predicate = (trunc_ln181_2 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_22 : Operation 151 [1/1] (3.25ns)   --->   "%store_ln203 = store i32 %AddRes_Final, i13 %DataRAM_7_addr" [Crypto1.cpp:203]   --->   Operation 151 'store' 'store_ln203' <Predicate = (trunc_ln181_2 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ add_ln188_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln189_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ DataRAM]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ DataRAM_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ DataRAM_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ DataRAM_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ DataRAM_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ DataRAM_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ DataRAM_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ DataRAM_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                     (alloca           ) [ 01110000000000000000000]
j                     (alloca           ) [ 01110000000000000000000]
indvar_flatten90      (alloca           ) [ 01110000000000000000000]
add_ln189_1_read      (read             ) [ 00100000000000000000000]
add_ln188_1_read      (read             ) [ 00100000000000000000000]
store_ln0             (store            ) [ 00000000000000000000000]
store_ln0             (store            ) [ 00000000000000000000000]
store_ln0             (store            ) [ 00000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000]
indvar_flatten90_load (load             ) [ 00000000000000000000000]
specpipeline_ln0      (specpipeline     ) [ 00000000000000000000000]
icmp_ln172            (icmp             ) [ 01111111111111111111111]
add_ln172             (add              ) [ 00110000000000000000000]
br_ln172              (br               ) [ 00000000000000000000000]
k_load                (load             ) [ 00100000000000000000000]
j_load                (load             ) [ 00000000000000000000000]
add_ln172_1           (add              ) [ 00000000000000000000000]
icmp_ln181            (icmp             ) [ 00100000000000000000000]
select_ln172_1        (select           ) [ 00110000000000000000000]
select_ln172          (select           ) [ 00010000000000000000000]
trunc_ln188           (trunc            ) [ 00000000000000000000000]
zext_ln188            (zext             ) [ 00000000000000000000000]
add_ln189             (add              ) [ 00000000000000000000000]
trunc_ln189           (trunc            ) [ 00000000000000000000000]
zext_ln189            (zext             ) [ 00000000000000000000000]
add_ln189_2           (add              ) [ 00000000000000000000000]
empty                 (trunc            ) [ 00000000000000000000000]
tmp_s                 (bitconcatenate   ) [ 00000000000000000000000]
zext_ln188_1          (zext             ) [ 00000000000000000000000]
DataRAM_addr          (getelementptr    ) [ 01111111111111111111111]
tmp_62                (bitconcatenate   ) [ 00000000000000000000000]
zext_ln189_1          (zext             ) [ 00000000000000000000000]
DataRAM_addr_11       (getelementptr    ) [ 00010000000000000000000]
DataRAM_1_addr        (getelementptr    ) [ 01111111111111111111111]
DataRAM_1_addr_11     (getelementptr    ) [ 00010000000000000000000]
DataRAM_2_addr        (getelementptr    ) [ 01111111111111111111111]
DataRAM_2_addr_11     (getelementptr    ) [ 00010000000000000000000]
DataRAM_3_addr        (getelementptr    ) [ 01111111111111111111111]
DataRAM_3_addr_11     (getelementptr    ) [ 00010000000000000000000]
DataRAM_4_addr        (getelementptr    ) [ 01111111111111111111111]
DataRAM_4_addr_11     (getelementptr    ) [ 00010000000000000000000]
DataRAM_5_addr        (getelementptr    ) [ 01111111111111111111111]
DataRAM_5_addr_11     (getelementptr    ) [ 00010000000000000000000]
DataRAM_6_addr        (getelementptr    ) [ 01111111111111111111111]
DataRAM_6_addr_11     (getelementptr    ) [ 00010000000000000000000]
DataRAM_7_addr        (getelementptr    ) [ 01111111111111111111111]
DataRAM_7_addr_11     (getelementptr    ) [ 00010000000000000000000]
trunc_ln181_2         (partselect       ) [ 01111111111111111111111]
switch_ln203          (switch           ) [ 00000000000000000000000]
br_ln203              (br               ) [ 00000000000000000000000]
br_ln203              (br               ) [ 00000000000000000000000]
br_ln203              (br               ) [ 00000000000000000000000]
br_ln203              (br               ) [ 00000000000000000000000]
br_ln203              (br               ) [ 00000000000000000000000]
br_ln203              (br               ) [ 00000000000000000000000]
br_ln203              (br               ) [ 00000000000000000000000]
br_ln203              (br               ) [ 00000000000000000000000]
DataRAM_load          (load             ) [ 00000000000000000000000]
DataRAM_1_load        (load             ) [ 00000000000000000000000]
DataRAM_2_load        (load             ) [ 00000000000000000000000]
DataRAM_3_load        (load             ) [ 00000000000000000000000]
DataRAM_4_load        (load             ) [ 00000000000000000000000]
DataRAM_5_load        (load             ) [ 00000000000000000000000]
DataRAM_6_load        (load             ) [ 00000000000000000000000]
DataRAM_7_load        (load             ) [ 00000000000000000000000]
AddInput1_Reg         (mux              ) [ 01111111111111111111111]
DataRAM_load_6        (load             ) [ 00000000000000000000000]
DataRAM_1_load_6      (load             ) [ 00000000000000000000000]
DataRAM_2_load_6      (load             ) [ 00000000000000000000000]
DataRAM_3_load_6      (load             ) [ 00000000000000000000000]
DataRAM_4_load_6      (load             ) [ 00000000000000000000000]
DataRAM_5_load_6      (load             ) [ 00000000000000000000000]
DataRAM_6_load_6      (load             ) [ 00000000000000000000000]
DataRAM_7_load_6      (load             ) [ 00000000000000000000000]
AddInput2_Reg         (mux              ) [ 01111111111111111111111]
add_ln181             (add              ) [ 00000000000000000000000]
store_ln181           (store            ) [ 00000000000000000000000]
store_ln181           (store            ) [ 00000000000000000000000]
store_ln181           (store            ) [ 00000000000000000000000]
br_ln181              (br               ) [ 00000000000000000000000]
specloopname_ln0      (specloopname     ) [ 00000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000]
specpipeline_ln0      (specpipeline     ) [ 00000000000000000000000]
specloopname_ln181    (specloopname     ) [ 00000000000000000000000]
AddRes_Final          (call             ) [ 00000000000000000000000]
store_ln203           (store            ) [ 00000000000000000000000]
store_ln203           (store            ) [ 00000000000000000000000]
store_ln203           (store            ) [ 00000000000000000000000]
store_ln203           (store            ) [ 00000000000000000000000]
store_ln203           (store            ) [ 00000000000000000000000]
store_ln203           (store            ) [ 00000000000000000000000]
store_ln203           (store            ) [ 00000000000000000000000]
store_ln203           (store            ) [ 00000000000000000000000]
ret_ln0               (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="add_ln188_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln188_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_ln189_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln189_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="DataRAM">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="DataRAM_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="DataRAM_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="DataRAM_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="DataRAM_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_4"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="DataRAM_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_5"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="DataRAM_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_6"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="DataRAM_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_7"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i42"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i32.i3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Configurable_PE"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="k_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="j_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="indvar_flatten90_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten90/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="add_ln189_1_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="42" slack="0"/>
<pin id="100" dir="0" index="1" bw="42" slack="0"/>
<pin id="101" dir="1" index="2" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln189_1_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="add_ln188_1_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="42" slack="0"/>
<pin id="106" dir="0" index="1" bw="42" slack="0"/>
<pin id="107" dir="1" index="2" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln188_1_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="DataRAM_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="13" slack="0"/>
<pin id="114" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_addr/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="DataRAM_addr_11_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="13" slack="0"/>
<pin id="121" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_addr_11/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="DataRAM_1_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="13" slack="0"/>
<pin id="128" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_1_addr/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="DataRAM_1_addr_11_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="13" slack="0"/>
<pin id="135" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_1_addr_11/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="DataRAM_2_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="13" slack="0"/>
<pin id="142" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_2_addr/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="DataRAM_2_addr_11_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="13" slack="0"/>
<pin id="149" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_2_addr_11/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="DataRAM_3_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="13" slack="0"/>
<pin id="156" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_3_addr/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="DataRAM_3_addr_11_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="13" slack="0"/>
<pin id="163" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_3_addr_11/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="DataRAM_4_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="13" slack="0"/>
<pin id="170" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_4_addr/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="DataRAM_4_addr_11_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="13" slack="0"/>
<pin id="177" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_4_addr_11/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="DataRAM_5_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="13" slack="0"/>
<pin id="184" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_5_addr/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="DataRAM_5_addr_11_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="13" slack="0"/>
<pin id="191" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_5_addr_11/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="DataRAM_6_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="13" slack="0"/>
<pin id="198" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_6_addr/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="DataRAM_6_addr_11_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="13" slack="0"/>
<pin id="205" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_6_addr_11/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="DataRAM_7_addr_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="13" slack="0"/>
<pin id="212" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_7_addr/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="DataRAM_7_addr_11_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="13" slack="0"/>
<pin id="219" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_7_addr_11/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="13" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="0" slack="0"/>
<pin id="227" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="228" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="229" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="32" slack="0"/>
<pin id="230" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DataRAM_load/2 DataRAM_load_6/2 store_ln203/22 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="13" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="0" slack="0"/>
<pin id="237" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="238" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="32" slack="0"/>
<pin id="240" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DataRAM_1_load/2 DataRAM_1_load_6/2 store_ln203/22 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="13" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="0" index="2" bw="0" slack="0"/>
<pin id="247" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="248" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="249" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="32" slack="0"/>
<pin id="250" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DataRAM_2_load/2 DataRAM_2_load_6/2 store_ln203/22 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="13" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="0" slack="0"/>
<pin id="257" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="258" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="259" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="32" slack="0"/>
<pin id="260" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DataRAM_3_load/2 DataRAM_3_load_6/2 store_ln203/22 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="13" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="0" index="2" bw="0" slack="0"/>
<pin id="267" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="268" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="32" slack="0"/>
<pin id="270" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DataRAM_4_load/2 DataRAM_4_load_6/2 store_ln203/22 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="13" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="0" index="2" bw="0" slack="0"/>
<pin id="277" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="278" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="32" slack="0"/>
<pin id="280" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DataRAM_5_load/2 DataRAM_5_load_6/2 store_ln203/22 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="13" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="0" index="2" bw="0" slack="0"/>
<pin id="287" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="288" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="289" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="3" bw="32" slack="0"/>
<pin id="290" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DataRAM_6_load/2 DataRAM_6_load_6/2 store_ln203/22 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_access_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="13" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="0" index="2" bw="0" slack="0"/>
<pin id="297" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="298" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="299" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="3" bw="32" slack="0"/>
<pin id="300" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="DataRAM_7_load/2 DataRAM_7_load_6/2 store_ln203/22 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_Configurable_PE_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="1"/>
<pin id="313" dir="0" index="2" bw="32" slack="1"/>
<pin id="314" dir="0" index="3" bw="2" slack="0"/>
<pin id="315" dir="0" index="4" bw="1" slack="0"/>
<pin id="316" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="AddRes_Final/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln0_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="13" slack="0"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln0_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="7" slack="0"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln0_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="7" slack="0"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="indvar_flatten90_load_load_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="13" slack="0"/>
<pin id="345" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten90_load/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="icmp_ln172_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="13" slack="0"/>
<pin id="348" dir="0" index="1" bw="13" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="add_ln172_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="13" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln172/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="k_load_load_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="7" slack="0"/>
<pin id="360" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="j_load_load_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="7" slack="0"/>
<pin id="363" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln172_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="7" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln172_1/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="icmp_ln181_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="7" slack="0"/>
<pin id="372" dir="0" index="1" bw="7" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln181/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="select_ln172_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="7" slack="0"/>
<pin id="379" dir="0" index="2" bw="7" slack="0"/>
<pin id="380" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln172_1/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="select_ln172_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="1"/>
<pin id="386" dir="0" index="1" bw="7" slack="0"/>
<pin id="387" dir="0" index="2" bw="7" slack="1"/>
<pin id="388" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln172/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="trunc_ln188_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="42" slack="1"/>
<pin id="392" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln188/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln188_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="7" slack="1"/>
<pin id="395" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln188/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln189_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="10" slack="0"/>
<pin id="398" dir="0" index="1" bw="7" slack="0"/>
<pin id="399" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln189/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="trunc_ln189_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="42" slack="1"/>
<pin id="404" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln189/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln189_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="7" slack="1"/>
<pin id="407" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln189_2_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="10" slack="0"/>
<pin id="410" dir="0" index="1" bw="7" slack="0"/>
<pin id="411" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln189_2/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="empty_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="7" slack="0"/>
<pin id="416" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_s_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="13" slack="0"/>
<pin id="420" dir="0" index="1" bw="10" slack="0"/>
<pin id="421" dir="0" index="2" bw="3" slack="0"/>
<pin id="422" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln188_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="13" slack="0"/>
<pin id="428" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln188_1/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_62_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="13" slack="0"/>
<pin id="440" dir="0" index="1" bw="10" slack="0"/>
<pin id="441" dir="0" index="2" bw="3" slack="0"/>
<pin id="442" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_62/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln189_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="13" slack="0"/>
<pin id="448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189_1/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="trunc_ln181_2_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="3" slack="0"/>
<pin id="460" dir="0" index="1" bw="7" slack="0"/>
<pin id="461" dir="0" index="2" bw="3" slack="0"/>
<pin id="462" dir="0" index="3" bw="4" slack="0"/>
<pin id="463" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln181_2/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="AddInput1_Reg_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="0"/>
<pin id="471" dir="0" index="2" bw="32" slack="0"/>
<pin id="472" dir="0" index="3" bw="32" slack="0"/>
<pin id="473" dir="0" index="4" bw="32" slack="0"/>
<pin id="474" dir="0" index="5" bw="32" slack="0"/>
<pin id="475" dir="0" index="6" bw="32" slack="0"/>
<pin id="476" dir="0" index="7" bw="32" slack="0"/>
<pin id="477" dir="0" index="8" bw="32" slack="0"/>
<pin id="478" dir="0" index="9" bw="3" slack="1"/>
<pin id="479" dir="1" index="10" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="AddInput1_Reg/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="AddInput2_Reg_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="0"/>
<pin id="492" dir="0" index="2" bw="32" slack="0"/>
<pin id="493" dir="0" index="3" bw="32" slack="0"/>
<pin id="494" dir="0" index="4" bw="32" slack="0"/>
<pin id="495" dir="0" index="5" bw="32" slack="0"/>
<pin id="496" dir="0" index="6" bw="32" slack="0"/>
<pin id="497" dir="0" index="7" bw="32" slack="0"/>
<pin id="498" dir="0" index="8" bw="32" slack="0"/>
<pin id="499" dir="0" index="9" bw="3" slack="1"/>
<pin id="500" dir="1" index="10" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="AddInput2_Reg/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="add_ln181_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="7" slack="1"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln181/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="store_ln181_store_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="13" slack="2"/>
<pin id="517" dir="0" index="1" bw="13" slack="2"/>
<pin id="518" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln181/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="store_ln181_store_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="7" slack="2"/>
<pin id="521" dir="0" index="1" bw="7" slack="2"/>
<pin id="522" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln181/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="store_ln181_store_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="7" slack="0"/>
<pin id="525" dir="0" index="1" bw="7" slack="2"/>
<pin id="526" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln181/3 "/>
</bind>
</comp>

<comp id="528" class="1005" name="k_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="7" slack="0"/>
<pin id="530" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="535" class="1005" name="j_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="7" slack="0"/>
<pin id="537" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="542" class="1005" name="indvar_flatten90_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="13" slack="0"/>
<pin id="544" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten90 "/>
</bind>
</comp>

<comp id="549" class="1005" name="add_ln189_1_read_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="42" slack="1"/>
<pin id="551" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="add_ln189_1_read "/>
</bind>
</comp>

<comp id="554" class="1005" name="add_ln188_1_read_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="42" slack="1"/>
<pin id="556" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="add_ln188_1_read "/>
</bind>
</comp>

<comp id="559" class="1005" name="icmp_ln172_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="1"/>
<pin id="561" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln172 "/>
</bind>
</comp>

<comp id="563" class="1005" name="add_ln172_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="13" slack="2"/>
<pin id="565" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="add_ln172 "/>
</bind>
</comp>

<comp id="568" class="1005" name="k_load_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="7" slack="1"/>
<pin id="570" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k_load "/>
</bind>
</comp>

<comp id="573" class="1005" name="icmp_ln181_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="1"/>
<pin id="575" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln181 "/>
</bind>
</comp>

<comp id="578" class="1005" name="select_ln172_1_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="7" slack="1"/>
<pin id="580" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln172_1 "/>
</bind>
</comp>

<comp id="585" class="1005" name="select_ln172_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="7" slack="1"/>
<pin id="587" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln172 "/>
</bind>
</comp>

<comp id="590" class="1005" name="DataRAM_addr_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="13" slack="1"/>
<pin id="592" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_addr "/>
</bind>
</comp>

<comp id="596" class="1005" name="DataRAM_addr_11_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="13" slack="1"/>
<pin id="598" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_addr_11 "/>
</bind>
</comp>

<comp id="601" class="1005" name="DataRAM_1_addr_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="13" slack="1"/>
<pin id="603" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_1_addr "/>
</bind>
</comp>

<comp id="607" class="1005" name="DataRAM_1_addr_11_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="13" slack="1"/>
<pin id="609" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_1_addr_11 "/>
</bind>
</comp>

<comp id="612" class="1005" name="DataRAM_2_addr_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="13" slack="1"/>
<pin id="614" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_2_addr "/>
</bind>
</comp>

<comp id="618" class="1005" name="DataRAM_2_addr_11_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="13" slack="1"/>
<pin id="620" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_2_addr_11 "/>
</bind>
</comp>

<comp id="623" class="1005" name="DataRAM_3_addr_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="13" slack="1"/>
<pin id="625" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_3_addr "/>
</bind>
</comp>

<comp id="629" class="1005" name="DataRAM_3_addr_11_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="13" slack="1"/>
<pin id="631" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_3_addr_11 "/>
</bind>
</comp>

<comp id="634" class="1005" name="DataRAM_4_addr_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="13" slack="1"/>
<pin id="636" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_4_addr "/>
</bind>
</comp>

<comp id="640" class="1005" name="DataRAM_4_addr_11_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="13" slack="1"/>
<pin id="642" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_4_addr_11 "/>
</bind>
</comp>

<comp id="645" class="1005" name="DataRAM_5_addr_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="13" slack="1"/>
<pin id="647" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_5_addr "/>
</bind>
</comp>

<comp id="651" class="1005" name="DataRAM_5_addr_11_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="13" slack="1"/>
<pin id="653" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_5_addr_11 "/>
</bind>
</comp>

<comp id="656" class="1005" name="DataRAM_6_addr_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="13" slack="1"/>
<pin id="658" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_6_addr "/>
</bind>
</comp>

<comp id="662" class="1005" name="DataRAM_6_addr_11_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="13" slack="1"/>
<pin id="664" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_6_addr_11 "/>
</bind>
</comp>

<comp id="667" class="1005" name="DataRAM_7_addr_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="13" slack="1"/>
<pin id="669" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_7_addr "/>
</bind>
</comp>

<comp id="673" class="1005" name="DataRAM_7_addr_11_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="13" slack="1"/>
<pin id="675" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="DataRAM_7_addr_11 "/>
</bind>
</comp>

<comp id="678" class="1005" name="trunc_ln181_2_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="3" slack="1"/>
<pin id="680" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln181_2 "/>
</bind>
</comp>

<comp id="684" class="1005" name="AddInput1_Reg_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="1"/>
<pin id="686" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="AddInput1_Reg "/>
</bind>
</comp>

<comp id="689" class="1005" name="AddInput2_Reg_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="1"/>
<pin id="691" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="AddInput2_Reg "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="22" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="22" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="46" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="46" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="46" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="46" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="46" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="8" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="46" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="46" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="10" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="46" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="46" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="12" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="46" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="46" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="14" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="46" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="46" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="16" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="46" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="18" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="46" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="18" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="46" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="231"><net_src comp="110" pin="3"/><net_sink comp="222" pin=2"/></net>

<net id="241"><net_src comp="124" pin="3"/><net_sink comp="232" pin=2"/></net>

<net id="251"><net_src comp="138" pin="3"/><net_sink comp="242" pin=2"/></net>

<net id="261"><net_src comp="152" pin="3"/><net_sink comp="252" pin=2"/></net>

<net id="271"><net_src comp="166" pin="3"/><net_sink comp="262" pin=2"/></net>

<net id="281"><net_src comp="180" pin="3"/><net_sink comp="272" pin=2"/></net>

<net id="291"><net_src comp="194" pin="3"/><net_sink comp="282" pin=2"/></net>

<net id="301"><net_src comp="208" pin="3"/><net_sink comp="292" pin=2"/></net>

<net id="302"><net_src comp="117" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="303"><net_src comp="131" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="304"><net_src comp="145" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="305"><net_src comp="159" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="306"><net_src comp="173" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="307"><net_src comp="187" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="308"><net_src comp="201" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="309"><net_src comp="215" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="317"><net_src comp="310" pin="5"/><net_sink comp="282" pin=1"/></net>

<net id="318"><net_src comp="310" pin="5"/><net_sink comp="272" pin=1"/></net>

<net id="319"><net_src comp="310" pin="5"/><net_sink comp="262" pin=1"/></net>

<net id="320"><net_src comp="310" pin="5"/><net_sink comp="252" pin=1"/></net>

<net id="321"><net_src comp="310" pin="5"/><net_sink comp="242" pin=1"/></net>

<net id="322"><net_src comp="310" pin="5"/><net_sink comp="232" pin=1"/></net>

<net id="323"><net_src comp="310" pin="5"/><net_sink comp="222" pin=1"/></net>

<net id="324"><net_src comp="310" pin="5"/><net_sink comp="292" pin=1"/></net>

<net id="325"><net_src comp="70" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="326"><net_src comp="72" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="327"><net_src comp="74" pin="0"/><net_sink comp="310" pin=4"/></net>

<net id="332"><net_src comp="24" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="26" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="26" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="350"><net_src comp="343" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="36" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="343" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="38" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="368"><net_src comp="361" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="40" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="358" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="42" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="381"><net_src comp="370" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="364" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="361" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="389"><net_src comp="26" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="400"><net_src comp="390" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="393" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="412"><net_src comp="402" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="405" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="384" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="423"><net_src comp="44" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="396" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="414" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="429"><net_src comp="418" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="432"><net_src comp="426" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="433"><net_src comp="426" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="434"><net_src comp="426" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="435"><net_src comp="426" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="436"><net_src comp="426" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="437"><net_src comp="426" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="443"><net_src comp="44" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="408" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="414" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="449"><net_src comp="438" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="452"><net_src comp="446" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="453"><net_src comp="446" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="454"><net_src comp="446" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="455"><net_src comp="446" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="456"><net_src comp="446" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="457"><net_src comp="446" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="464"><net_src comp="48" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="384" pin="3"/><net_sink comp="458" pin=1"/></net>

<net id="466"><net_src comp="50" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="467"><net_src comp="52" pin="0"/><net_sink comp="458" pin=3"/></net>

<net id="480"><net_src comp="68" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="481"><net_src comp="222" pin="7"/><net_sink comp="468" pin=1"/></net>

<net id="482"><net_src comp="232" pin="7"/><net_sink comp="468" pin=2"/></net>

<net id="483"><net_src comp="242" pin="7"/><net_sink comp="468" pin=3"/></net>

<net id="484"><net_src comp="252" pin="7"/><net_sink comp="468" pin=4"/></net>

<net id="485"><net_src comp="262" pin="7"/><net_sink comp="468" pin=5"/></net>

<net id="486"><net_src comp="272" pin="7"/><net_sink comp="468" pin=6"/></net>

<net id="487"><net_src comp="282" pin="7"/><net_sink comp="468" pin=7"/></net>

<net id="488"><net_src comp="292" pin="7"/><net_sink comp="468" pin=8"/></net>

<net id="501"><net_src comp="68" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="502"><net_src comp="222" pin="3"/><net_sink comp="489" pin=1"/></net>

<net id="503"><net_src comp="232" pin="3"/><net_sink comp="489" pin=2"/></net>

<net id="504"><net_src comp="242" pin="3"/><net_sink comp="489" pin=3"/></net>

<net id="505"><net_src comp="252" pin="3"/><net_sink comp="489" pin=4"/></net>

<net id="506"><net_src comp="262" pin="3"/><net_sink comp="489" pin=5"/></net>

<net id="507"><net_src comp="272" pin="3"/><net_sink comp="489" pin=6"/></net>

<net id="508"><net_src comp="282" pin="3"/><net_sink comp="489" pin=7"/></net>

<net id="509"><net_src comp="292" pin="3"/><net_sink comp="489" pin=8"/></net>

<net id="514"><net_src comp="40" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="527"><net_src comp="510" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="86" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="534"><net_src comp="528" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="538"><net_src comp="90" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="541"><net_src comp="535" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="545"><net_src comp="94" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="548"><net_src comp="542" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="552"><net_src comp="98" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="557"><net_src comp="104" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="562"><net_src comp="346" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="352" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="571"><net_src comp="358" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="576"><net_src comp="370" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="581"><net_src comp="376" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="583"><net_src comp="578" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="584"><net_src comp="578" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="588"><net_src comp="384" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="593"><net_src comp="110" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="595"><net_src comp="590" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="599"><net_src comp="117" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="604"><net_src comp="124" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="610"><net_src comp="131" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="615"><net_src comp="138" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="617"><net_src comp="612" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="621"><net_src comp="145" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="626"><net_src comp="152" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="628"><net_src comp="623" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="632"><net_src comp="159" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="637"><net_src comp="166" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="643"><net_src comp="173" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="648"><net_src comp="180" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="654"><net_src comp="187" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="659"><net_src comp="194" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="661"><net_src comp="656" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="665"><net_src comp="201" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="670"><net_src comp="208" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="672"><net_src comp="667" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="676"><net_src comp="215" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="681"><net_src comp="458" pin="4"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="468" pin=9"/></net>

<net id="683"><net_src comp="678" pin="1"/><net_sink comp="489" pin=9"/></net>

<net id="687"><net_src comp="468" pin="10"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="692"><net_src comp="489" pin="10"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="310" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: DataRAM | {22 }
	Port: DataRAM_1 | {22 }
	Port: DataRAM_2 | {22 }
	Port: DataRAM_3 | {22 }
	Port: DataRAM_4 | {22 }
	Port: DataRAM_5 | {22 }
	Port: DataRAM_6 | {22 }
	Port: DataRAM_7 | {22 }
 - Input state : 
	Port: Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 : add_ln188_1 | {1 }
	Port: Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 : add_ln189_1 | {1 }
	Port: Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 : DataRAM | {2 3 }
	Port: Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 : DataRAM_1 | {2 3 }
	Port: Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 : DataRAM_2 | {2 3 }
	Port: Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 : DataRAM_3 | {2 3 }
	Port: Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 : DataRAM_4 | {2 3 }
	Port: Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 : DataRAM_5 | {2 3 }
	Port: Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 : DataRAM_6 | {2 3 }
	Port: Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6 : DataRAM_7 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten90_load : 1
		icmp_ln172 : 2
		add_ln172 : 2
		br_ln172 : 3
		k_load : 1
		j_load : 1
		add_ln172_1 : 2
		icmp_ln181 : 2
		select_ln172_1 : 3
	State 2
		add_ln189 : 1
		add_ln189_2 : 1
		empty : 1
		tmp_s : 2
		zext_ln188_1 : 3
		DataRAM_addr : 4
		tmp_62 : 2
		zext_ln189_1 : 3
		DataRAM_addr_11 : 4
		DataRAM_1_addr : 4
		DataRAM_1_addr_11 : 4
		DataRAM_2_addr : 4
		DataRAM_2_addr_11 : 4
		DataRAM_3_addr : 4
		DataRAM_3_addr_11 : 4
		DataRAM_4_addr : 4
		DataRAM_4_addr_11 : 4
		DataRAM_5_addr : 4
		DataRAM_5_addr_11 : 4
		DataRAM_6_addr : 4
		DataRAM_6_addr_11 : 4
		DataRAM_7_addr : 4
		DataRAM_7_addr_11 : 4
		trunc_ln181_2 : 1
		DataRAM_load : 5
		DataRAM_1_load : 5
		DataRAM_2_load : 5
		DataRAM_3_load : 5
		DataRAM_4_load : 5
		DataRAM_5_load : 5
		DataRAM_6_load : 5
		DataRAM_7_load : 5
		DataRAM_load_6 : 5
		DataRAM_1_load_6 : 5
		DataRAM_2_load_6 : 5
		DataRAM_3_load_6 : 5
		DataRAM_4_load_6 : 5
		DataRAM_5_load_6 : 5
		DataRAM_6_load_6 : 5
		DataRAM_7_load_6 : 5
		switch_ln203 : 2
	State 3
		AddInput1_Reg : 1
		AddInput2_Reg : 1
		store_ln181 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		store_ln203 : 1
		store_ln203 : 1
		store_ln203 : 1
		store_ln203 : 1
		store_ln203 : 1
		store_ln203 : 1
		store_ln203 : 1
		store_ln203 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|---------|
|   call   |  grp_Configurable_PE_fu_310  |    9    |  9.8859 |   1100  |   1105  |
|----------|------------------------------|---------|---------|---------|---------|
|    mux   |     AddInput1_Reg_fu_468     |    0    |    0    |    0    |    42   |
|          |     AddInput2_Reg_fu_489     |    0    |    0    |    0    |    42   |
|----------|------------------------------|---------|---------|---------|---------|
|          |       add_ln172_fu_352       |    0    |    0    |    0    |    14   |
|          |      add_ln172_1_fu_364      |    0    |    0    |    0    |    14   |
|    add   |       add_ln189_fu_396       |    0    |    0    |    0    |    13   |
|          |      add_ln189_2_fu_408      |    0    |    0    |    0    |    13   |
|          |       add_ln181_fu_510       |    0    |    0    |    0    |    14   |
|----------|------------------------------|---------|---------|---------|---------|
|   icmp   |       icmp_ln172_fu_346      |    0    |    0    |    0    |    14   |
|          |       icmp_ln181_fu_370      |    0    |    0    |    0    |    14   |
|----------|------------------------------|---------|---------|---------|---------|
|  select  |     select_ln172_1_fu_376    |    0    |    0    |    0    |    7    |
|          |      select_ln172_fu_384     |    0    |    0    |    0    |    7    |
|----------|------------------------------|---------|---------|---------|---------|
|   read   |  add_ln189_1_read_read_fu_98 |    0    |    0    |    0    |    0    |
|          | add_ln188_1_read_read_fu_104 |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |      trunc_ln188_fu_390      |    0    |    0    |    0    |    0    |
|   trunc  |      trunc_ln189_fu_402      |    0    |    0    |    0    |    0    |
|          |         empty_fu_414         |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |       zext_ln188_fu_393      |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln189_fu_405      |    0    |    0    |    0    |    0    |
|          |      zext_ln188_1_fu_426     |    0    |    0    |    0    |    0    |
|          |      zext_ln189_1_fu_446     |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|bitconcatenate|         tmp_s_fu_418         |    0    |    0    |    0    |    0    |
|          |         tmp_62_fu_438        |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|partselect|     trunc_ln181_2_fu_458     |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|   Total  |                              |    9    |  9.8859 |   1100  |   1299  |
|----------|------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  AddInput1_Reg_reg_684  |   32   |
|  AddInput2_Reg_reg_689  |   32   |
|DataRAM_1_addr_11_reg_607|   13   |
|  DataRAM_1_addr_reg_601 |   13   |
|DataRAM_2_addr_11_reg_618|   13   |
|  DataRAM_2_addr_reg_612 |   13   |
|DataRAM_3_addr_11_reg_629|   13   |
|  DataRAM_3_addr_reg_623 |   13   |
|DataRAM_4_addr_11_reg_640|   13   |
|  DataRAM_4_addr_reg_634 |   13   |
|DataRAM_5_addr_11_reg_651|   13   |
|  DataRAM_5_addr_reg_645 |   13   |
|DataRAM_6_addr_11_reg_662|   13   |
|  DataRAM_6_addr_reg_656 |   13   |
|DataRAM_7_addr_11_reg_673|   13   |
|  DataRAM_7_addr_reg_667 |   13   |
| DataRAM_addr_11_reg_596 |   13   |
|   DataRAM_addr_reg_590  |   13   |
|    add_ln172_reg_563    |   13   |
| add_ln188_1_read_reg_554|   42   |
| add_ln189_1_read_reg_549|   42   |
|    icmp_ln172_reg_559   |    1   |
|    icmp_ln181_reg_573   |    1   |
| indvar_flatten90_reg_542|   13   |
|        j_reg_535        |    7   |
|      k_load_reg_568     |    7   |
|        k_reg_528        |    7   |
|  select_ln172_1_reg_578 |    7   |
|   select_ln172_reg_585  |    7   |
|  trunc_ln181_2_reg_678  |    3   |
+-------------------------+--------+
|          Total          |   422  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_222 |  p0  |   3  |  13  |   39   ||    14   |
| grp_access_fu_222 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_232 |  p0  |   3  |  13  |   39   ||    14   |
| grp_access_fu_232 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_242 |  p0  |   3  |  13  |   39   ||    14   |
| grp_access_fu_242 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_252 |  p0  |   3  |  13  |   39   ||    14   |
| grp_access_fu_252 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_262 |  p0  |   3  |  13  |   39   ||    14   |
| grp_access_fu_262 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_272 |  p0  |   3  |  13  |   39   ||    14   |
| grp_access_fu_272 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_282 |  p0  |   3  |  13  |   39   ||    14   |
| grp_access_fu_282 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_292 |  p0  |   3  |  13  |   39   ||    14   |
| grp_access_fu_292 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   312  || 26.3624 ||   184   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    9   |  1100  |  1299  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   26   |    -   |   184  |
|  Register |    -   |    -   |   422  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |   36   |  1522  |  1483  |
+-----------+--------+--------+--------+--------+
