.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* I2C_I2C_FF */
.set I2C_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_I2C_FF__D, CYREG_I2C_D
.set I2C_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_I2C_FF__XCFG, CYREG_I2C_XCFG

/* I2C_I2C_IRQ */
.set I2C_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_I2C_IRQ__INTC_NUMBER, 15
.set I2C_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* EN_A */
.set EN_A__0__MASK, 0x20
.set EN_A__0__PC, CYREG_PRT12_PC5
.set EN_A__0__PORT, 12
.set EN_A__0__SHIFT, 5
.set EN_A__AG, CYREG_PRT12_AG
.set EN_A__BIE, CYREG_PRT12_BIE
.set EN_A__BIT_MASK, CYREG_PRT12_BIT_MASK
.set EN_A__BYP, CYREG_PRT12_BYP
.set EN_A__DM0, CYREG_PRT12_DM0
.set EN_A__DM1, CYREG_PRT12_DM1
.set EN_A__DM2, CYREG_PRT12_DM2
.set EN_A__DR, CYREG_PRT12_DR
.set EN_A__INP_DIS, CYREG_PRT12_INP_DIS
.set EN_A__MASK, 0x20
.set EN_A__PORT, 12
.set EN_A__PRT, CYREG_PRT12_PRT
.set EN_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set EN_A__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set EN_A__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set EN_A__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set EN_A__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set EN_A__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set EN_A__PS, CYREG_PRT12_PS
.set EN_A__SHIFT, 5
.set EN_A__SIO_CFG, CYREG_PRT12_SIO_CFG
.set EN_A__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set EN_A__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set EN_A__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set EN_A__SLW, CYREG_PRT12_SLW

/* EN_A_PWM_PWMUDB */
.set EN_A_PWM_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set EN_A_PWM_PWMUDB_genblk8_stsreg__0__POS, 0
.set EN_A_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set EN_A_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set EN_A_PWM_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set EN_A_PWM_PWMUDB_genblk8_stsreg__2__POS, 2
.set EN_A_PWM_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set EN_A_PWM_PWMUDB_genblk8_stsreg__3__POS, 3
.set EN_A_PWM_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set EN_A_PWM_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB09_MSK
.set EN_A_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set EN_A_PWM_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB09_ST
.set EN_A_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set EN_A_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set EN_A_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set EN_A_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set EN_A_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set EN_A_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set EN_A_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set EN_A_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set EN_A_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB09_A0
.set EN_A_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB09_A1
.set EN_A_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set EN_A_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB09_D0
.set EN_A_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB09_D1
.set EN_A_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set EN_A_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set EN_A_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB09_F0
.set EN_A_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB09_F1
.set EN_A_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set EN_A_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set EN_A_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set EN_A_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set EN_A_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set EN_A_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set EN_A_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set EN_A_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set EN_A_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB10_A0
.set EN_A_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB10_A1
.set EN_A_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set EN_A_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB10_D0
.set EN_A_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB10_D1
.set EN_A_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set EN_A_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set EN_A_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB10_F0
.set EN_A_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB10_F1

/* EN_B */
.set EN_B__0__MASK, 0x10
.set EN_B__0__PC, CYREG_PRT6_PC4
.set EN_B__0__PORT, 6
.set EN_B__0__SHIFT, 4
.set EN_B__AG, CYREG_PRT6_AG
.set EN_B__AMUX, CYREG_PRT6_AMUX
.set EN_B__BIE, CYREG_PRT6_BIE
.set EN_B__BIT_MASK, CYREG_PRT6_BIT_MASK
.set EN_B__BYP, CYREG_PRT6_BYP
.set EN_B__CTL, CYREG_PRT6_CTL
.set EN_B__DM0, CYREG_PRT6_DM0
.set EN_B__DM1, CYREG_PRT6_DM1
.set EN_B__DM2, CYREG_PRT6_DM2
.set EN_B__DR, CYREG_PRT6_DR
.set EN_B__INP_DIS, CYREG_PRT6_INP_DIS
.set EN_B__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set EN_B__LCD_EN, CYREG_PRT6_LCD_EN
.set EN_B__MASK, 0x10
.set EN_B__PORT, 6
.set EN_B__PRT, CYREG_PRT6_PRT
.set EN_B__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set EN_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set EN_B__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set EN_B__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set EN_B__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set EN_B__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set EN_B__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set EN_B__PS, CYREG_PRT6_PS
.set EN_B__SHIFT, 4
.set EN_B__SLW, CYREG_PRT6_SLW

/* EN_B_PWM_PWMUDB */
.set EN_B_PWM_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set EN_B_PWM_PWMUDB_genblk8_stsreg__0__POS, 0
.set EN_B_PWM_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set EN_B_PWM_PWMUDB_genblk8_stsreg__2__POS, 2
.set EN_B_PWM_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set EN_B_PWM_PWMUDB_genblk8_stsreg__3__POS, 3
.set EN_B_PWM_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set EN_B_PWM_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB15_MSK
.set EN_B_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set EN_B_PWM_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB15_ST
.set EN_B_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set EN_B_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set EN_B_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set EN_B_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set EN_B_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set EN_B_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set EN_B_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set EN_B_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set EN_B_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB14_A0
.set EN_B_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB14_A1
.set EN_B_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set EN_B_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB14_D0
.set EN_B_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB14_D1
.set EN_B_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set EN_B_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set EN_B_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB14_F0
.set EN_B_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB14_F1
.set EN_B_PWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set EN_B_PWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set EN_B_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set EN_B_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB15_A0
.set EN_B_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB15_A1
.set EN_B_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set EN_B_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB15_D0
.set EN_B_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB15_D1
.set EN_B_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set EN_B_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set EN_B_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB15_F0
.set EN_B_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB15_F1

/* IN_1 */
.set IN_1__0__MASK, 0x10
.set IN_1__0__PC, CYREG_PRT12_PC4
.set IN_1__0__PORT, 12
.set IN_1__0__SHIFT, 4
.set IN_1__AG, CYREG_PRT12_AG
.set IN_1__BIE, CYREG_PRT12_BIE
.set IN_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set IN_1__BYP, CYREG_PRT12_BYP
.set IN_1__DM0, CYREG_PRT12_DM0
.set IN_1__DM1, CYREG_PRT12_DM1
.set IN_1__DM2, CYREG_PRT12_DM2
.set IN_1__DR, CYREG_PRT12_DR
.set IN_1__INP_DIS, CYREG_PRT12_INP_DIS
.set IN_1__MASK, 0x10
.set IN_1__PORT, 12
.set IN_1__PRT, CYREG_PRT12_PRT
.set IN_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set IN_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set IN_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set IN_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set IN_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set IN_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set IN_1__PS, CYREG_PRT12_PS
.set IN_1__SHIFT, 4
.set IN_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set IN_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set IN_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set IN_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set IN_1__SLW, CYREG_PRT12_SLW

/* IN_2 */
.set IN_2__0__MASK, 0x20
.set IN_2__0__PC, CYREG_PRT6_PC5
.set IN_2__0__PORT, 6
.set IN_2__0__SHIFT, 5
.set IN_2__AG, CYREG_PRT6_AG
.set IN_2__AMUX, CYREG_PRT6_AMUX
.set IN_2__BIE, CYREG_PRT6_BIE
.set IN_2__BIT_MASK, CYREG_PRT6_BIT_MASK
.set IN_2__BYP, CYREG_PRT6_BYP
.set IN_2__CTL, CYREG_PRT6_CTL
.set IN_2__DM0, CYREG_PRT6_DM0
.set IN_2__DM1, CYREG_PRT6_DM1
.set IN_2__DM2, CYREG_PRT6_DM2
.set IN_2__DR, CYREG_PRT6_DR
.set IN_2__INP_DIS, CYREG_PRT6_INP_DIS
.set IN_2__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set IN_2__LCD_EN, CYREG_PRT6_LCD_EN
.set IN_2__MASK, 0x20
.set IN_2__PORT, 6
.set IN_2__PRT, CYREG_PRT6_PRT
.set IN_2__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set IN_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set IN_2__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set IN_2__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set IN_2__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set IN_2__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set IN_2__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set IN_2__PS, CYREG_PRT6_PS
.set IN_2__SHIFT, 5
.set IN_2__SLW, CYREG_PRT6_SLW

/* IN_3 */
.set IN_3__0__MASK, 0x40
.set IN_3__0__PC, CYREG_PRT6_PC6
.set IN_3__0__PORT, 6
.set IN_3__0__SHIFT, 6
.set IN_3__AG, CYREG_PRT6_AG
.set IN_3__AMUX, CYREG_PRT6_AMUX
.set IN_3__BIE, CYREG_PRT6_BIE
.set IN_3__BIT_MASK, CYREG_PRT6_BIT_MASK
.set IN_3__BYP, CYREG_PRT6_BYP
.set IN_3__CTL, CYREG_PRT6_CTL
.set IN_3__DM0, CYREG_PRT6_DM0
.set IN_3__DM1, CYREG_PRT6_DM1
.set IN_3__DM2, CYREG_PRT6_DM2
.set IN_3__DR, CYREG_PRT6_DR
.set IN_3__INP_DIS, CYREG_PRT6_INP_DIS
.set IN_3__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set IN_3__LCD_EN, CYREG_PRT6_LCD_EN
.set IN_3__MASK, 0x40
.set IN_3__PORT, 6
.set IN_3__PRT, CYREG_PRT6_PRT
.set IN_3__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set IN_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set IN_3__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set IN_3__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set IN_3__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set IN_3__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set IN_3__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set IN_3__PS, CYREG_PRT6_PS
.set IN_3__SHIFT, 6
.set IN_3__SLW, CYREG_PRT6_SLW

/* IN_4 */
.set IN_4__0__MASK, 0x80
.set IN_4__0__PC, CYREG_PRT6_PC7
.set IN_4__0__PORT, 6
.set IN_4__0__SHIFT, 7
.set IN_4__AG, CYREG_PRT6_AG
.set IN_4__AMUX, CYREG_PRT6_AMUX
.set IN_4__BIE, CYREG_PRT6_BIE
.set IN_4__BIT_MASK, CYREG_PRT6_BIT_MASK
.set IN_4__BYP, CYREG_PRT6_BYP
.set IN_4__CTL, CYREG_PRT6_CTL
.set IN_4__DM0, CYREG_PRT6_DM0
.set IN_4__DM1, CYREG_PRT6_DM1
.set IN_4__DM2, CYREG_PRT6_DM2
.set IN_4__DR, CYREG_PRT6_DR
.set IN_4__INP_DIS, CYREG_PRT6_INP_DIS
.set IN_4__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set IN_4__LCD_EN, CYREG_PRT6_LCD_EN
.set IN_4__MASK, 0x80
.set IN_4__PORT, 6
.set IN_4__PRT, CYREG_PRT6_PRT
.set IN_4__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set IN_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set IN_4__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set IN_4__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set IN_4__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set IN_4__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set IN_4__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set IN_4__PS, CYREG_PRT6_PS
.set IN_4__SHIFT, 7
.set IN_4__SLW, CYREG_PRT6_SLW

/* Rx_1 */
.set Rx_1__0__MASK, 0x01
.set Rx_1__0__PC, CYREG_PRT2_PC0
.set Rx_1__0__PORT, 2
.set Rx_1__0__SHIFT, 0
.set Rx_1__AG, CYREG_PRT2_AG
.set Rx_1__AMUX, CYREG_PRT2_AMUX
.set Rx_1__BIE, CYREG_PRT2_BIE
.set Rx_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Rx_1__BYP, CYREG_PRT2_BYP
.set Rx_1__CTL, CYREG_PRT2_CTL
.set Rx_1__DM0, CYREG_PRT2_DM0
.set Rx_1__DM1, CYREG_PRT2_DM1
.set Rx_1__DM2, CYREG_PRT2_DM2
.set Rx_1__DR, CYREG_PRT2_DR
.set Rx_1__INP_DIS, CYREG_PRT2_INP_DIS
.set Rx_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Rx_1__LCD_EN, CYREG_PRT2_LCD_EN
.set Rx_1__MASK, 0x01
.set Rx_1__PORT, 2
.set Rx_1__PRT, CYREG_PRT2_PRT
.set Rx_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Rx_1__PS, CYREG_PRT2_PS
.set Rx_1__SHIFT, 0
.set Rx_1__SLW, CYREG_PRT2_SLW

/* Tx_1 */
.set Tx_1__0__MASK, 0x02
.set Tx_1__0__PC, CYREG_PRT2_PC1
.set Tx_1__0__PORT, 2
.set Tx_1__0__SHIFT, 1
.set Tx_1__AG, CYREG_PRT2_AG
.set Tx_1__AMUX, CYREG_PRT2_AMUX
.set Tx_1__BIE, CYREG_PRT2_BIE
.set Tx_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Tx_1__BYP, CYREG_PRT2_BYP
.set Tx_1__CTL, CYREG_PRT2_CTL
.set Tx_1__DM0, CYREG_PRT2_DM0
.set Tx_1__DM1, CYREG_PRT2_DM1
.set Tx_1__DM2, CYREG_PRT2_DM2
.set Tx_1__DR, CYREG_PRT2_DR
.set Tx_1__INP_DIS, CYREG_PRT2_INP_DIS
.set Tx_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Tx_1__LCD_EN, CYREG_PRT2_LCD_EN
.set Tx_1__MASK, 0x02
.set Tx_1__PORT, 2
.set Tx_1__PRT, CYREG_PRT2_PRT
.set Tx_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Tx_1__PS, CYREG_PRT2_PS
.set Tx_1__SHIFT, 1
.set Tx_1__SLW, CYREG_PRT2_SLW

/* UART_BUART */
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB11_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB11_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB11_MSK
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB11_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB11_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB11_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB11_ST
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB11_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB11_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB11_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB11_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB11_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB11_F1
.set UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB12_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB12_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB08_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB08_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB08_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB08_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB08_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB08_F1
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB08_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB08_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB08_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB08_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB08_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB08_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB08_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB08_ST

/* UART_IntClock */
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x02
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x04
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x04

/* SCL_1 */
.set SCL_1__0__MASK, 0x02
.set SCL_1__0__PC, CYREG_PRT6_PC1
.set SCL_1__0__PORT, 6
.set SCL_1__0__SHIFT, 1
.set SCL_1__AG, CYREG_PRT6_AG
.set SCL_1__AMUX, CYREG_PRT6_AMUX
.set SCL_1__BIE, CYREG_PRT6_BIE
.set SCL_1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set SCL_1__BYP, CYREG_PRT6_BYP
.set SCL_1__CTL, CYREG_PRT6_CTL
.set SCL_1__DM0, CYREG_PRT6_DM0
.set SCL_1__DM1, CYREG_PRT6_DM1
.set SCL_1__DM2, CYREG_PRT6_DM2
.set SCL_1__DR, CYREG_PRT6_DR
.set SCL_1__INP_DIS, CYREG_PRT6_INP_DIS
.set SCL_1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set SCL_1__LCD_EN, CYREG_PRT6_LCD_EN
.set SCL_1__MASK, 0x02
.set SCL_1__PORT, 6
.set SCL_1__PRT, CYREG_PRT6_PRT
.set SCL_1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set SCL_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set SCL_1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set SCL_1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set SCL_1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set SCL_1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set SCL_1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set SCL_1__PS, CYREG_PRT6_PS
.set SCL_1__SHIFT, 1
.set SCL_1__SLW, CYREG_PRT6_SLW

/* SDA_1 */
.set SDA_1__0__MASK, 0x01
.set SDA_1__0__PC, CYREG_PRT6_PC0
.set SDA_1__0__PORT, 6
.set SDA_1__0__SHIFT, 0
.set SDA_1__AG, CYREG_PRT6_AG
.set SDA_1__AMUX, CYREG_PRT6_AMUX
.set SDA_1__BIE, CYREG_PRT6_BIE
.set SDA_1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set SDA_1__BYP, CYREG_PRT6_BYP
.set SDA_1__CTL, CYREG_PRT6_CTL
.set SDA_1__DM0, CYREG_PRT6_DM0
.set SDA_1__DM1, CYREG_PRT6_DM1
.set SDA_1__DM2, CYREG_PRT6_DM2
.set SDA_1__DR, CYREG_PRT6_DR
.set SDA_1__INP_DIS, CYREG_PRT6_INP_DIS
.set SDA_1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set SDA_1__LCD_EN, CYREG_PRT6_LCD_EN
.set SDA_1__MASK, 0x01
.set SDA_1__PORT, 6
.set SDA_1__PRT, CYREG_PRT6_PRT
.set SDA_1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set SDA_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set SDA_1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set SDA_1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set SDA_1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set SDA_1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set SDA_1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set SDA_1__PS, CYREG_PRT6_PS
.set SDA_1__SHIFT, 0
.set SDA_1__SLW, CYREG_PRT6_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x01
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x02
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x02

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x00
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x01
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x01

/* Motor_A */
.set Motor_A_Sync_ctrl_reg__0__MASK, 0x01
.set Motor_A_Sync_ctrl_reg__0__POS, 0
.set Motor_A_Sync_ctrl_reg__1__MASK, 0x02
.set Motor_A_Sync_ctrl_reg__1__POS, 1
.set Motor_A_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set Motor_A_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set Motor_A_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set Motor_A_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set Motor_A_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set Motor_A_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set Motor_A_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set Motor_A_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set Motor_A_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set Motor_A_Sync_ctrl_reg__2__MASK, 0x04
.set Motor_A_Sync_ctrl_reg__2__POS, 2
.set Motor_A_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set Motor_A_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB13_CTL
.set Motor_A_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set Motor_A_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB13_CTL
.set Motor_A_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set Motor_A_Sync_ctrl_reg__MASK, 0x07
.set Motor_A_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Motor_A_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set Motor_A_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB13_MSK

/* Motor_B */
.set Motor_B_Sync_ctrl_reg__0__MASK, 0x01
.set Motor_B_Sync_ctrl_reg__0__POS, 0
.set Motor_B_Sync_ctrl_reg__1__MASK, 0x02
.set Motor_B_Sync_ctrl_reg__1__POS, 1
.set Motor_B_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set Motor_B_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set Motor_B_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set Motor_B_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set Motor_B_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set Motor_B_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set Motor_B_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set Motor_B_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set Motor_B_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set Motor_B_Sync_ctrl_reg__2__MASK, 0x04
.set Motor_B_Sync_ctrl_reg__2__POS, 2
.set Motor_B_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set Motor_B_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB14_CTL
.set Motor_B_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set Motor_B_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB14_CTL
.set Motor_B_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set Motor_B_Sync_ctrl_reg__MASK, 0x07
.set Motor_B_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set Motor_B_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set Motor_B_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB14_MSK

/* Servo_A_PWMUDB */
.set Servo_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Servo_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set Servo_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set Servo_A_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set Servo_A_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set Servo_A_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set Servo_A_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set Servo_A_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set Servo_A_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set Servo_A_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set Servo_A_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set Servo_A_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Servo_A_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set Servo_A_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set Servo_A_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB03_CTL
.set Servo_A_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set Servo_A_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set Servo_A_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Servo_A_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Servo_A_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set Servo_A_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set Servo_A_PWMUDB_genblk8_stsreg__0__POS, 0
.set Servo_A_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set Servo_A_PWMUDB_genblk8_stsreg__1__POS, 1
.set Servo_A_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Servo_A_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set Servo_A_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set Servo_A_PWMUDB_genblk8_stsreg__2__POS, 2
.set Servo_A_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set Servo_A_PWMUDB_genblk8_stsreg__3__POS, 3
.set Servo_A_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set Servo_A_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB03_MSK
.set Servo_A_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Servo_A_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Servo_A_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Servo_A_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set Servo_A_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set Servo_A_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB03_ST
.set Servo_A_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set Servo_A_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set Servo_A_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set Servo_A_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set Servo_A_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Servo_A_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set Servo_A_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set Servo_A_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set Servo_A_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set Servo_A_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set Servo_A_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set Servo_A_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set Servo_A_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set Servo_A_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Servo_A_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set Servo_A_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set Servo_A_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set Servo_A_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set Servo_A_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set Servo_A_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set Servo_A_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set Servo_A_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Servo_A_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set Servo_A_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set Servo_A_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set Servo_A_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB03_A0
.set Servo_A_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB03_A1
.set Servo_A_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set Servo_A_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB03_D0
.set Servo_A_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB03_D1
.set Servo_A_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Servo_A_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set Servo_A_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB03_F0
.set Servo_A_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB03_F1
.set Servo_A_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Servo_A_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL

/* Servo_B_PWMUDB */
.set Servo_B_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Servo_B_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set Servo_B_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set Servo_B_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set Servo_B_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set Servo_B_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set Servo_B_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set Servo_B_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set Servo_B_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set Servo_B_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set Servo_B_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set Servo_B_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Servo_B_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set Servo_B_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set Servo_B_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB05_CTL
.set Servo_B_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set Servo_B_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set Servo_B_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Servo_B_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Servo_B_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB05_MSK
.set Servo_B_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set Servo_B_PWMUDB_genblk8_stsreg__0__POS, 0
.set Servo_B_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set Servo_B_PWMUDB_genblk8_stsreg__1__POS, 1
.set Servo_B_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Servo_B_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set Servo_B_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set Servo_B_PWMUDB_genblk8_stsreg__2__POS, 2
.set Servo_B_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set Servo_B_PWMUDB_genblk8_stsreg__3__POS, 3
.set Servo_B_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set Servo_B_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB05_MSK
.set Servo_B_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Servo_B_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Servo_B_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Servo_B_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set Servo_B_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set Servo_B_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB05_ST
.set Servo_B_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set Servo_B_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set Servo_B_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set Servo_B_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set Servo_B_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Servo_B_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set Servo_B_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set Servo_B_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set Servo_B_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set Servo_B_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set Servo_B_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set Servo_B_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set Servo_B_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set Servo_B_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Servo_B_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set Servo_B_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set Servo_B_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB04_F1
.set Servo_B_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set Servo_B_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set Servo_B_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set Servo_B_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set Servo_B_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Servo_B_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set Servo_B_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set Servo_B_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set Servo_B_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB05_A0
.set Servo_B_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB05_A1
.set Servo_B_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set Servo_B_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB05_D0
.set Servo_B_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB05_D1
.set Servo_B_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Servo_B_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set Servo_B_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB05_F0
.set Servo_B_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB05_F1
.set Servo_B_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Servo_B_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL

/* Servo_1A */
.set Servo_1A__0__MASK, 0x04
.set Servo_1A__0__PC, CYREG_PRT0_PC2
.set Servo_1A__0__PORT, 0
.set Servo_1A__0__SHIFT, 2
.set Servo_1A__AG, CYREG_PRT0_AG
.set Servo_1A__AMUX, CYREG_PRT0_AMUX
.set Servo_1A__BIE, CYREG_PRT0_BIE
.set Servo_1A__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Servo_1A__BYP, CYREG_PRT0_BYP
.set Servo_1A__CTL, CYREG_PRT0_CTL
.set Servo_1A__DM0, CYREG_PRT0_DM0
.set Servo_1A__DM1, CYREG_PRT0_DM1
.set Servo_1A__DM2, CYREG_PRT0_DM2
.set Servo_1A__DR, CYREG_PRT0_DR
.set Servo_1A__INP_DIS, CYREG_PRT0_INP_DIS
.set Servo_1A__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Servo_1A__LCD_EN, CYREG_PRT0_LCD_EN
.set Servo_1A__MASK, 0x04
.set Servo_1A__PORT, 0
.set Servo_1A__PRT, CYREG_PRT0_PRT
.set Servo_1A__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Servo_1A__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Servo_1A__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Servo_1A__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Servo_1A__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Servo_1A__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Servo_1A__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Servo_1A__PS, CYREG_PRT0_PS
.set Servo_1A__SHIFT, 2
.set Servo_1A__SLW, CYREG_PRT0_SLW

/* Servo_1B */
.set Servo_1B__0__MASK, 0x04
.set Servo_1B__0__PC, CYREG_PRT12_PC2
.set Servo_1B__0__PORT, 12
.set Servo_1B__0__SHIFT, 2
.set Servo_1B__AG, CYREG_PRT12_AG
.set Servo_1B__BIE, CYREG_PRT12_BIE
.set Servo_1B__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Servo_1B__BYP, CYREG_PRT12_BYP
.set Servo_1B__DM0, CYREG_PRT12_DM0
.set Servo_1B__DM1, CYREG_PRT12_DM1
.set Servo_1B__DM2, CYREG_PRT12_DM2
.set Servo_1B__DR, CYREG_PRT12_DR
.set Servo_1B__INP_DIS, CYREG_PRT12_INP_DIS
.set Servo_1B__MASK, 0x04
.set Servo_1B__PORT, 12
.set Servo_1B__PRT, CYREG_PRT12_PRT
.set Servo_1B__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Servo_1B__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Servo_1B__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Servo_1B__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Servo_1B__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Servo_1B__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Servo_1B__PS, CYREG_PRT12_PS
.set Servo_1B__SHIFT, 2
.set Servo_1B__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Servo_1B__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Servo_1B__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Servo_1B__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Servo_1B__SLW, CYREG_PRT12_SLW

/* Servo_2A */
.set Servo_2A__0__MASK, 0x02
.set Servo_2A__0__PC, CYREG_PRT0_PC1
.set Servo_2A__0__PORT, 0
.set Servo_2A__0__SHIFT, 1
.set Servo_2A__AG, CYREG_PRT0_AG
.set Servo_2A__AMUX, CYREG_PRT0_AMUX
.set Servo_2A__BIE, CYREG_PRT0_BIE
.set Servo_2A__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Servo_2A__BYP, CYREG_PRT0_BYP
.set Servo_2A__CTL, CYREG_PRT0_CTL
.set Servo_2A__DM0, CYREG_PRT0_DM0
.set Servo_2A__DM1, CYREG_PRT0_DM1
.set Servo_2A__DM2, CYREG_PRT0_DM2
.set Servo_2A__DR, CYREG_PRT0_DR
.set Servo_2A__INP_DIS, CYREG_PRT0_INP_DIS
.set Servo_2A__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Servo_2A__LCD_EN, CYREG_PRT0_LCD_EN
.set Servo_2A__MASK, 0x02
.set Servo_2A__PORT, 0
.set Servo_2A__PRT, CYREG_PRT0_PRT
.set Servo_2A__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Servo_2A__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Servo_2A__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Servo_2A__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Servo_2A__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Servo_2A__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Servo_2A__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Servo_2A__PS, CYREG_PRT0_PS
.set Servo_2A__SHIFT, 1
.set Servo_2A__SLW, CYREG_PRT0_SLW

/* Servo_2B */
.set Servo_2B__0__MASK, 0x01
.set Servo_2B__0__PC, CYREG_IO_PC_PRT15_PC0
.set Servo_2B__0__PORT, 15
.set Servo_2B__0__SHIFT, 0
.set Servo_2B__AG, CYREG_PRT15_AG
.set Servo_2B__AMUX, CYREG_PRT15_AMUX
.set Servo_2B__BIE, CYREG_PRT15_BIE
.set Servo_2B__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Servo_2B__BYP, CYREG_PRT15_BYP
.set Servo_2B__CTL, CYREG_PRT15_CTL
.set Servo_2B__DM0, CYREG_PRT15_DM0
.set Servo_2B__DM1, CYREG_PRT15_DM1
.set Servo_2B__DM2, CYREG_PRT15_DM2
.set Servo_2B__DR, CYREG_PRT15_DR
.set Servo_2B__INP_DIS, CYREG_PRT15_INP_DIS
.set Servo_2B__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Servo_2B__LCD_EN, CYREG_PRT15_LCD_EN
.set Servo_2B__MASK, 0x01
.set Servo_2B__PORT, 15
.set Servo_2B__PRT, CYREG_PRT15_PRT
.set Servo_2B__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Servo_2B__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Servo_2B__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Servo_2B__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Servo_2B__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Servo_2B__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Servo_2B__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Servo_2B__PS, CYREG_PRT15_PS
.set Servo_2B__SHIFT, 0
.set Servo_2B__SLW, CYREG_PRT15_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_GEN4, 2
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 12
.set CYDEV_CHIP_DIE_PSOC4A, 5
.set CYDEV_CHIP_DIE_PSOC5LP, 11
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E160069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 5
.set CYDEV_CHIP_MEMBER_4C, 9
.set CYDEV_CHIP_MEMBER_4D, 3
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 6
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4L, 8
.set CYDEV_CHIP_MEMBER_4M, 7
.set CYDEV_CHIP_MEMBER_5A, 11
.set CYDEV_CHIP_MEMBER_5B, 10
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_GEN4_ES, 17
.set CYDEV_CHIP_REV_GEN4_ES2, 33
.set CYDEV_CHIP_REV_GEN4_PRODUCTION, 17
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00008000
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
