{
    "id": "1515827409",
    "title": "An Optimized S-Box Circuit Architecture for Low Power AES Design",
    "venue": "cryptographic hardware and embedded systems",
    "year": 2002,
    "authors": [
        {
            "name": "Sumio Morioka",
            "id": "2104439210",
            "org": "Tokyo Research Laboratory, IBM Japan Ltd."
        },
        {
            "name": "Akashi Satoh",
            "id": "2110212166",
            "org": "Tokyo Research Laboratory, IBM Japan Ltd."
        }
    ],
    "fields_of_study": [
        "CMOS",
        "Composite number",
        "Electrical load",
        "Parallel computing",
        "Advanced Encryption Standard",
        "Computer science",
        "XOR gate",
        "Constant power circuit",
        "Electronic circuit",
        "Architecture"
    ],
    "references": [
        "1487268209",
        "1512259823",
        "2007751412",
        "2080267935",
        "2112244944",
        "2115840814",
        "2127752881",
        "2135226138",
        "2135430020",
        "2145881907",
        "2885816077"
    ]
}