
*** Running vivado
    with args -log effects_loop_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source effects_loop_wrapper.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source effects_loop_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/zynq_book/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 257.293 ; gain = 51.199
Command: synth_design -top effects_loop_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10620 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 339.578 ; gain = 133.484
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'effects_loop_wrapper' [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop_wrapper.vhd:52]
INFO: [Synth 8-3491] module 'effects_loop' declared at 'C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop.vhd:2820' bound to instance 'effects_loop_i' of component 'effects_loop' [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop_wrapper.vhd:109]
INFO: [Synth 8-638] synthesizing module 'effects_loop' [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop.vhd:2866]
INFO: [Synth 8-3491] module 'effects_loop_Distortion_0_0' declared at 'c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_Distortion_0_0/synth/effects_loop_Distortion_0_0.vhd:56' bound to instance 'Distortion_0' of component 'effects_loop_Distortion_0_0' [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop.vhd:3345]
INFO: [Synth 8-638] synthesizing module 'effects_loop_Distortion_0_0' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_Distortion_0_0/synth/effects_loop_Distortion_0_0.vhd:66]
INFO: [Synth 8-3491] module 'Distortion' declared at 'c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/distortion_v1_0/sources_1/new/Distortion.vhd:13' bound to instance 'U0' of component 'Distortion' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_Distortion_0_0/synth/effects_loop_Distortion_0_0.vhd:83]
INFO: [Synth 8-638] synthesizing module 'Distortion' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/distortion_v1_0/sources_1/new/Distortion.vhd:22]
WARNING: [Synth 8-614] signal 'en' is read in the process but is not in the sensitivity list [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/distortion_v1_0/sources_1/new/Distortion.vhd:28]
WARNING: [Synth 8-614] signal 'x' is read in the process but is not in the sensitivity list [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/distortion_v1_0/sources_1/new/Distortion.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Distortion' (1#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/distortion_v1_0/sources_1/new/Distortion.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'effects_loop_Distortion_0_0' (2#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_Distortion_0_0/synth/effects_loop_Distortion_0_0.vhd:66]
INFO: [Synth 8-3491] module 'effects_loop_MCLK_gen_0_0' declared at 'c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_MCLK_gen_0_0/synth/effects_loop_MCLK_gen_0_0.vhd:56' bound to instance 'MCLK_gen_0' of component 'effects_loop_MCLK_gen_0_0' [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop.vhd:3353]
INFO: [Synth 8-638] synthesizing module 'effects_loop_MCLK_gen_0_0' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_MCLK_gen_0_0/synth/effects_loop_MCLK_gen_0_0.vhd:63]
INFO: [Synth 8-3491] module 'MCLK_gen' declared at 'c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/mclk_gen_v1_0/MCLK_gen.vhd:13' bound to instance 'U0' of component 'MCLK_gen' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_MCLK_gen_0_0/synth/effects_loop_MCLK_gen_0_0.vhd:77]
INFO: [Synth 8-638] synthesizing module 'MCLK_gen' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/mclk_gen_v1_0/MCLK_gen.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'MCLK_gen' (3#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/mclk_gen_v1_0/MCLK_gen.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'effects_loop_MCLK_gen_0_0' (4#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_MCLK_gen_0_0/synth/effects_loop_MCLK_gen_0_0.vhd:63]
INFO: [Synth 8-3491] module 'effects_loop_PL_to_PS_0_0' declared at 'c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_PL_to_PS_0_0/synth/effects_loop_PL_to_PS_0_0.vhd:56' bound to instance 'PL_to_PS_0' of component 'effects_loop_PL_to_PS_0_0' [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop.vhd:3358]
INFO: [Synth 8-638] synthesizing module 'effects_loop_PL_to_PS_0_0' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_PL_to_PS_0_0/synth/effects_loop_PL_to_PS_0_0.vhd:83]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'PL_to_PS_v1_0' declared at 'c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/pl_to_ps_v1_0/hdl/PL_to_PS_v1_0.vhd:5' bound to instance 'U0' of component 'PL_to_PS_v1_0' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_PL_to_PS_0_0/synth/effects_loop_PL_to_PS_0_0.vhd:143]
INFO: [Synth 8-638] synthesizing module 'PL_to_PS_v1_0' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/pl_to_ps_v1_0/hdl/PL_to_PS_v1_0.vhd:50]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'PL_to_PS_v1_0_S00_AXI' declared at 'c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/pl_to_ps_v1_0/hdl/PL_to_PS_v1_0_S00_AXI.vhd:5' bound to instance 'PL_to_PS_v1_0_S00_AXI_inst' of component 'PL_to_PS_v1_0_S00_AXI' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/pl_to_ps_v1_0/hdl/PL_to_PS_v1_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'PL_to_PS_v1_0_S00_AXI' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/pl_to_ps_v1_0/hdl/PL_to_PS_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/pl_to_ps_v1_0/hdl/PL_to_PS_v1_0_S00_AXI.vhd:225]
INFO: [Synth 8-226] default block is never used [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/pl_to_ps_v1_0/hdl/PL_to_PS_v1_0_S00_AXI.vhd:355]
INFO: [Synth 8-256] done synthesizing module 'PL_to_PS_v1_0_S00_AXI' (5#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/pl_to_ps_v1_0/hdl/PL_to_PS_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'PL_to_PS_v1_0' (6#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/pl_to_ps_v1_0/hdl/PL_to_PS_v1_0.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'effects_loop_PL_to_PS_0_0' (7#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_PL_to_PS_0_0/synth/effects_loop_PL_to_PS_0_0.vhd:83]
INFO: [Synth 8-3491] module 'effects_loop_PS_to_PL_0_0' declared at 'c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_PS_to_PL_0_0/synth/effects_loop_PS_to_PL_0_0.vhd:56' bound to instance 'PS_to_PL_0' of component 'effects_loop_PS_to_PL_0_0' [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop.vhd:3383]
INFO: [Synth 8-638] synthesizing module 'effects_loop_PS_to_PL_0_0' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_PS_to_PL_0_0/synth/effects_loop_PS_to_PL_0_0.vhd:83]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'PS_to_PL_v1_0' declared at 'c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/ps_to_pl_v1_0/hdl/PS_to_PL_v1_0.vhd:5' bound to instance 'U0' of component 'PS_to_PL_v1_0' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_PS_to_PL_0_0/synth/effects_loop_PS_to_PL_0_0.vhd:143]
INFO: [Synth 8-638] synthesizing module 'PS_to_PL_v1_0' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/ps_to_pl_v1_0/hdl/PS_to_PL_v1_0.vhd:50]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'PS_to_PL_v1_0_S00_AXI' declared at 'c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/ps_to_pl_v1_0/hdl/PS_to_PL_v1_0_S00_AXI.vhd:5' bound to instance 'PS_to_PL_v1_0_S00_AXI_inst' of component 'PS_to_PL_v1_0_S00_AXI' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/ps_to_pl_v1_0/hdl/PS_to_PL_v1_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'PS_to_PL_v1_0_S00_AXI' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/ps_to_pl_v1_0/hdl/PS_to_PL_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/ps_to_pl_v1_0/hdl/PS_to_PL_v1_0_S00_AXI.vhd:218]
INFO: [Synth 8-226] default block is never used [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/ps_to_pl_v1_0/hdl/PS_to_PL_v1_0_S00_AXI.vhd:348]
INFO: [Synth 8-256] done synthesizing module 'PS_to_PL_v1_0_S00_AXI' (8#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/ps_to_pl_v1_0/hdl/PS_to_PL_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'PS_to_PL_v1_0' (9#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/ps_to_pl_v1_0/hdl/PS_to_PL_v1_0.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'effects_loop_PS_to_PL_0_0' (10#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_PS_to_PL_0_0/synth/effects_loop_PS_to_PL_0_0.vhd:83]
INFO: [Synth 8-3491] module 'effects_loop_clk_slow_0_0' declared at 'c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_clk_slow_0_0/synth/effects_loop_clk_slow_0_0.vhd:56' bound to instance 'clk_slow_0' of component 'effects_loop_clk_slow_0_0' [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop.vhd:3408]
INFO: [Synth 8-638] synthesizing module 'effects_loop_clk_slow_0_0' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_clk_slow_0_0/synth/effects_loop_clk_slow_0_0.vhd:68]
INFO: [Synth 8-3491] module 'clk_slow' declared at 'c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/clk_slow_v1_0/sources_1/new/clk_slow.vhd:13' bound to instance 'U0' of component 'clk_slow' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_clk_slow_0_0/synth/effects_loop_clk_slow_0_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'clk_slow' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/clk_slow_v1_0/sources_1/new/clk_slow.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'clk_slow' (11#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/clk_slow_v1_0/sources_1/new/clk_slow.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'effects_loop_clk_slow_0_0' (12#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_clk_slow_0_0/synth/effects_loop_clk_slow_0_0.vhd:68]
INFO: [Synth 8-3491] module 'effects_loop_control_0_0' declared at 'c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_control_0_0/synth/effects_loop_control_0_0.vhd:56' bound to instance 'control_0' of component 'effects_loop_control_0_0' [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop.vhd:3418]
INFO: [Synth 8-638] synthesizing module 'effects_loop_control_0_0' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_control_0_0/synth/effects_loop_control_0_0.vhd:71]
INFO: [Synth 8-3491] module 'control' declared at 'c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/control_v1_0/control.vhd:13' bound to instance 'U0' of component 'control' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_control_0_0/synth/effects_loop_control_0_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'control' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/control_v1_0/control.vhd:27]
WARNING: [Synth 8-614] signal 'ok' is read in the process but is not in the sensitivity list [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/control_v1_0/control.vhd:63]
WARNING: [Synth 8-614] signal 'ok' is read in the process but is not in the sensitivity list [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/control_v1_0/control.vhd:73]
WARNING: [Synth 8-614] signal 'Switches' is read in the process but is not in the sensitivity list [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/control_v1_0/control.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'control' (13#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/control_v1_0/control.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'effects_loop_control_0_0' (14#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_control_0_0/synth/effects_loop_control_0_0.vhd:71]
INFO: [Synth 8-3491] module 'effects_loop_delay_0_0' declared at 'c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_delay_0_0/synth/effects_loop_delay_0_0.vhd:56' bound to instance 'delay_0' of component 'effects_loop_delay_0_0' [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop.vhd:3431]
INFO: [Synth 8-638] synthesizing module 'effects_loop_delay_0_0' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_delay_0_0/synth/effects_loop_delay_0_0.vhd:66]
	Parameter T bound to: 20000 - type: integer 
	Parameter B bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'delay' declared at 'c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/delay_v1_0/sources_1/new/delay.vhd:13' bound to instance 'U0' of component 'delay' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_delay_0_0/synth/effects_loop_delay_0_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_delay' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/delay_v1_0/sources_1/new/delay.vhd:26]
	Parameter T bound to: 20000 - type: integer 
	Parameter B bound to: 15 - type: integer 
	Parameter T bound to: 20000 - type: integer 
	Parameter B bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'bram' declared at 'c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/delay_v1_0/sources_1/new/bram.vhd:5' bound to instance 'bram_inst' of component 'bram' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/delay_v1_0/sources_1/new/delay.vhd:86]
INFO: [Synth 8-638] synthesizing module 'bram' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/delay_v1_0/sources_1/new/bram.vhd:21]
	Parameter T bound to: 20000 - type: integer 
	Parameter B bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bram' (15#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/delay_v1_0/sources_1/new/bram.vhd:21]
WARNING: [Synth 8-614] signal 'en' is read in the process but is not in the sensitivity list [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/delay_v1_0/sources_1/new/delay.vhd:152]
WARNING: [Synth 8-614] signal 'x' is read in the process but is not in the sensitivity list [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/delay_v1_0/sources_1/new/delay.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_delay' (16#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/delay_v1_0/sources_1/new/delay.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'effects_loop_delay_0_0' (17#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_delay_0_0/synth/effects_loop_delay_0_0.vhd:66]
INFO: [Synth 8-3491] module 'effects_loop_octaver_0_0' declared at 'c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_octaver_0_0/synth/effects_loop_octaver_0_0.vhd:56' bound to instance 'octaver_0' of component 'effects_loop_octaver_0_0' [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop.vhd:3439]
INFO: [Synth 8-638] synthesizing module 'effects_loop_octaver_0_0' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_octaver_0_0/synth/effects_loop_octaver_0_0.vhd:66]
	Parameter T bound to: 20000 - type: integer 
	Parameter B bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'octaver' declared at 'c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/octaver_v1_0/sources_1/new/octaver.vhd:14' bound to instance 'U0' of component 'octaver' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_octaver_0_0/synth/effects_loop_octaver_0_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'octaver' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/octaver_v1_0/sources_1/new/octaver.vhd:27]
	Parameter T bound to: 20000 - type: integer 
	Parameter B bound to: 15 - type: integer 
	Parameter T bound to: 20000 - type: integer 
	Parameter B bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'bram_oct' declared at 'c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/octaver_v1_0/sources_1/new/bram_oct.vhd:5' bound to instance 'bram_oct_inst' of component 'bram_oct' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/octaver_v1_0/sources_1/new/octaver.vhd:65]
INFO: [Synth 8-638] synthesizing module 'bram_oct' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/octaver_v1_0/sources_1/new/bram_oct.vhd:21]
	Parameter T bound to: 20000 - type: integer 
	Parameter B bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bram_oct' (18#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/octaver_v1_0/sources_1/new/bram_oct.vhd:21]
WARNING: [Synth 8-614] signal 'en' is read in the process but is not in the sensitivity list [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/octaver_v1_0/sources_1/new/octaver.vhd:131]
WARNING: [Synth 8-614] signal 'x' is read in the process but is not in the sensitivity list [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/octaver_v1_0/sources_1/new/octaver.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'octaver' (19#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/octaver_v1_0/sources_1/new/octaver.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'effects_loop_octaver_0_0' (20#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_octaver_0_0/synth/effects_loop_octaver_0_0.vhd:66]
INFO: [Synth 8-3491] module 'effects_loop_processing_system7_0_0' declared at 'c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_processing_system7_0_0/synth/effects_loop_processing_system7_0_0.v:59' bound to instance 'processing_system7_0' of component 'effects_loop_processing_system7_0_0' [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop.vhd:3447]
INFO: [Synth 8-638] synthesizing module 'effects_loop_processing_system7_0_0' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_processing_system7_0_0/synth/effects_loop_processing_system7_0_0.v:59]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1338]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1339]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (21#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (22#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'PS7' (23#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (24#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_processing_system7_0_0/synth/effects_loop_processing_system7_0_0.v:339]
INFO: [Synth 8-256] done synthesizing module 'effects_loop_processing_system7_0_0' (25#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_processing_system7_0_0/synth/effects_loop_processing_system7_0_0.v:59]
INFO: [Synth 8-638] synthesizing module 'effects_loop_processing_system7_0_axi_periph_0' [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop.vhd:1421]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_MWI28P' [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_MWI28P' (26#1) [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_JBLLI1' [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_JBLLI1' (27#1) [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop.vhd:162]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_YN6GYH' [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop.vhd:273]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_YN6GYH' (28#1) [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop.vhd:273]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_TYAXLL' [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_TYAXLL' (29#1) [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop.vhd:384]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_3XI0NT' [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop.vhd:495]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_3XI0NT' (30#1) [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop.vhd:495]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_6XTWRD' [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop.vhd:606]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_6XTWRD' (31#1) [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop.vhd:606]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_90ES0P' [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop.vhd:717]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_90ES0P' (32#1) [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop.vhd:717]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_FCL3MH' [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop.vhd:828]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_FCL3MH' (33#1) [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop.vhd:828]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_M583RE' [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop.vhd:958]
INFO: [Synth 8-3491] module 'effects_loop_auto_pc_0' declared at 'c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_auto_pc_0/synth/effects_loop_auto_pc_0.v:58' bound to instance 'auto_pc' of component 'effects_loop_auto_pc_0' [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop.vhd:1141]
INFO: [Synth 8-638] synthesizing module 'effects_loop_auto_pc_0' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_auto_pc_0/synth/effects_loop_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_aw_channel' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_cmd_translator' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_incr_cmd' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_incr_cmd' (34#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wrap_cmd' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wrap_cmd' (35#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_cmd_translator' (36#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm' (37#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_aw_channel' (38#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_b_channel' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo' (39#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0' (39#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_b_channel' (40#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_ar_channel' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm' (41#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_ar_channel' (42#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_r_channel' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1' (42#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2' (42#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_r_channel' (43#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (44#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice' (45#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized0' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized0' (45#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized1' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized1' (45#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized2' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized2' (45#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (46#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice' (47#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized0' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (47#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized3' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized3' (47#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized4' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized4' (47#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized5' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized5' (47#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized6' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized6' (47#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized7' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized7' (47#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (47#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized0' (47#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s' (48#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter' (49#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'effects_loop_auto_pc_0' (50#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_auto_pc_0/synth/effects_loop_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_M583RE' (51#1) [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop.vhd:958]
INFO: [Synth 8-3491] module 'effects_loop_xbar_0' declared at 'c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_xbar_0/synth/effects_loop_xbar_0.v:59' bound to instance 'xbar' of component 'effects_loop_xbar_0' [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop.vhd:2474]
INFO: [Synth 8-638] synthesizing module 'effects_loop_xbar_0' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_xbar_0/synth/effects_loop_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_axi_crossbar' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 8 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 512'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000011110000100000000000000000000000000000000000000000000000000100001111000001000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000011110000110000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000001110 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 8'b11111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 8'b11111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_crossbar_sasd' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 8 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 512'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000011110000100000000000000000000000000000000000000000000000000100001111000001000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000011110000110000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000011110000101111111111111111000000000000000000000000000000000100001111000001111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000011110000110011111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 8'b11111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 8'b11111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 9 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 4 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 8'b00000000 
	Parameter P_M_AXILITE_MASK bound to: 8'b00000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_addr_decoder' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 8 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 512'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000011110000100000000000000000000000000000000000000000000000000100001111000001000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000011110000110000000000000000 
	Parameter C_HIGH_ADDR bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000011110000101111111111111111000000000000000000000000000000000100001111000001111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000011110000110011111111111111 
	Parameter C_TARGET_QUAL bound to: 9'b011111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100001100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (52#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (53#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (53#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (53#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_addr_decoder' (54#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_decerr_slave' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_decerr_slave' (55#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_addr_arbiter_sasd' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_addr_arbiter_sasd' (56#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_splitter' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_splitter' (57#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_splitter__parameterized0' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_splitter__parameterized0' (57#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 9 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (58#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (58#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (58#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 9 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (58#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized8' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized8' (58#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 9 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (58#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_crossbar_sasd' (59#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_axi_crossbar' (60#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'effects_loop_xbar_0' (61#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_xbar_0/synth/effects_loop_xbar_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'effects_loop_processing_system7_0_axi_periph_0' (62#1) [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop.vhd:1421]
INFO: [Synth 8-3491] module 'effects_loop_rst_processing_system7_0_100M_0' declared at 'c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_rst_processing_system7_0_100M_0/synth/effects_loop_rst_processing_system7_0_100M_0.vhd:56' bound to instance 'rst_processing_system7_0_100M' of component 'effects_loop_rst_processing_system7_0_100M_0' [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop.vhd:3736]
INFO: [Synth 8-638] synthesizing module 'effects_loop_rst_processing_system7_0_100M_0' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_rst_processing_system7_0_100M_0/synth/effects_loop_rst_processing_system7_0_100M_0.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_rst_processing_system7_0_100M_0/synth/effects_loop_rst_processing_system7_0_100M_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (63#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (64#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (65#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (66#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (67#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (68#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'effects_loop_rst_processing_system7_0_100M_0' (69#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_rst_processing_system7_0_100M_0/synth/effects_loop_rst_processing_system7_0_100M_0.vhd:71]
INFO: [Synth 8-3491] module 'effects_loop_trem_0_0' declared at 'c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_trem_0_0/synth/effects_loop_trem_0_0.vhd:56' bound to instance 'trem_0' of component 'effects_loop_trem_0_0' [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop.vhd:3749]
INFO: [Synth 8-638] synthesizing module 'effects_loop_trem_0_0' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_trem_0_0/synth/effects_loop_trem_0_0.vhd:70]
INFO: [Synth 8-3491] module 'trem' declared at 'c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/trem_v1_0/sources_1/new/trem.vhd:13' bound to instance 'U0' of component 'trem' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_trem_0_0/synth/effects_loop_trem_0_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'trem' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/trem_v1_0/sources_1/new/trem.vhd:26]
WARNING: [Synth 8-614] signal 'en' is read in the process but is not in the sensitivity list [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/trem_v1_0/sources_1/new/trem.vhd:131]
WARNING: [Synth 8-614] signal 'x' is read in the process but is not in the sensitivity list [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/trem_v1_0/sources_1/new/trem.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'trem' (70#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/trem_v1_0/sources_1/new/trem.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'effects_loop_trem_0_0' (71#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_trem_0_0/synth/effects_loop_trem_0_0.vhd:70]
INFO: [Synth 8-3491] module 'effects_loop_xlconstant_0_0' declared at 'c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_xlconstant_0_0/sim/effects_loop_xlconstant_0_0.vhd:29' bound to instance 'xlconstant_0' of component 'effects_loop_xlconstant_0_0' [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop.vhd:3761]
INFO: [Synth 8-638] synthesizing module 'effects_loop_xlconstant_0_0' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_xlconstant_0_0/sim/effects_loop_xlconstant_0_0.vhd:35]
	Parameter CONST_VAL bound to: 1'b0 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'xlconstant' declared at 'c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.vhd:27' bound to instance 'U0' of component 'xlconstant' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_xlconstant_0_0/sim/effects_loop_xlconstant_0_0.vhd:49]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.vhd:36]
	Parameter CONST_VAL bound to: 1'b0 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (72#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'effects_loop_xlconstant_0_0' (73#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_xlconstant_0_0/sim/effects_loop_xlconstant_0_0.vhd:35]
INFO: [Synth 8-3491] module 'effects_loop_zed_audio_ctrl_0_0' declared at 'c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_zed_audio_ctrl_0_0/synth/effects_loop_zed_audio_ctrl_0_0.vhd:59' bound to instance 'zed_audio_ctrl_0' of component 'effects_loop_zed_audio_ctrl_0_0' [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop.vhd:3765]
INFO: [Synth 8-638] synthesizing module 'effects_loop_zed_audio_ctrl_0_0' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_zed_audio_ctrl_0_0/synth/effects_loop_zed_audio_ctrl_0_0.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_REG bound to: 1 - type: integer 
	Parameter C_NUM_MEM bound to: 1 - type: integer 
	Parameter C_SLV_AWIDTH bound to: 32 - type: integer 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'i2s_ctrl' declared at 'c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/zed_audio_ctrl_v1_0/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/i2s_ctrl.vhd:105' bound to instance 'U0' of component 'i2s_ctrl' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_zed_audio_ctrl_0_0/synth/effects_loop_zed_audio_ctrl_0_0.vhd:158]
INFO: [Synth 8-638] synthesizing module 'i2s_ctrl' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/zed_audio_ctrl_v1_0/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/i2s_ctrl.vhd:173]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_BASEADDR bound to: -1 - type: integer 
	Parameter C_HIGHADDR bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_REG bound to: 1 - type: integer 
	Parameter C_NUM_MEM bound to: 1 - type: integer 
	Parameter C_SLV_AWIDTH bound to: 32 - type: integer 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/zed_audio_ctrl_v1_0/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/i2s_ctrl.vhd:139]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/zed_audio_ctrl_v1_0/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/i2s_ctrl.vhd:140]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/zed_audio_ctrl_v1_0/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/axi_lite_ipif.vhd:240]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000101 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/zed_audio_ctrl_v1_0/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/slave_attachment.vhd:226]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000101 
	Parameter C_IPIF_ABUS_WIDTH bound to: 32 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/zed_audio_ctrl_v1_0/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/address_decoder.vhd:176]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000101 
	Parameter C_FAMILY bound to: nofamily - type: string 
WARNING: [Synth 8-5827] expecting unsigned expression [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/zed_audio_ctrl_v1_0/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/address_decoder.vhd:419]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/zed_audio_ctrl_v1_0/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/pselect_f.vhd:165]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (74#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/zed_audio_ctrl_v1_0/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/pselect_f.vhd:165]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/zed_audio_ctrl_v1_0/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/address_decoder.vhd:419]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/zed_audio_ctrl_v1_0/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/pselect_f.vhd:165]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (74#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/zed_audio_ctrl_v1_0/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/pselect_f.vhd:165]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/zed_audio_ctrl_v1_0/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/address_decoder.vhd:419]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/zed_audio_ctrl_v1_0/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/pselect_f.vhd:165]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (74#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/zed_audio_ctrl_v1_0/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/pselect_f.vhd:165]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/zed_audio_ctrl_v1_0/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/address_decoder.vhd:419]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/zed_audio_ctrl_v1_0/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/pselect_f.vhd:165]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (74#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/zed_audio_ctrl_v1_0/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/pselect_f.vhd:165]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/zed_audio_ctrl_v1_0/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/address_decoder.vhd:419]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/zed_audio_ctrl_v1_0/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/pselect_f.vhd:165]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (74#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/zed_audio_ctrl_v1_0/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/pselect_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (75#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/zed_audio_ctrl_v1_0/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/address_decoder.vhd:176]
INFO: [Synth 8-226] default block is never used [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/zed_audio_ctrl_v1_0/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/slave_attachment.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (76#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/zed_audio_ctrl_v1_0/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/slave_attachment.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (77#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/zed_audio_ctrl_v1_0/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/axi_lite_ipif.vhd:240]
INFO: [Synth 8-638] synthesizing module 'user_logic' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/zed_audio_ctrl_v1_0/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/user_logic.vhd:130]
	Parameter C_NUM_REG bound to: 5 - type: integer 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'iis_deser' declared at 'c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/zed_audio_ctrl_v1_0/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/iis_deser.vhd:24' bound to instance 'Inst_iis_deser' of component 'iis_deser' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/zed_audio_ctrl_v1_0/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/user_logic.vhd:205]
INFO: [Synth 8-638] synthesizing module 'iis_deser' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/zed_audio_ctrl_v1_0/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/iis_deser.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'iis_deser' (78#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/zed_audio_ctrl_v1_0/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/iis_deser.vhd:35]
INFO: [Synth 8-3491] module 'iis_ser' declared at 'c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/zed_audio_ctrl_v1_0/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/iis_ser.vhd:24' bound to instance 'Inst_iis_ser' of component 'iis_ser' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/zed_audio_ctrl_v1_0/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/user_logic.vhd:226]
INFO: [Synth 8-638] synthesizing module 'iis_ser' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/zed_audio_ctrl_v1_0/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/iis_ser.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'iis_ser' (79#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/zed_audio_ctrl_v1_0/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/iis_ser.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'user_logic' (80#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/zed_audio_ctrl_v1_0/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/user_logic.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'i2s_ctrl' (81#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/zed_audio_ctrl_v1_0/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/i2s_ctrl.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'effects_loop_zed_audio_ctrl_0_0' (82#1) [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_zed_audio_ctrl_0_0/synth/effects_loop_zed_audio_ctrl_0_0.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'effects_loop' (83#1) [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop.vhd:2866]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:17333' bound to instance 'iic_0_scl_iobuf' of component 'IOBUF' [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop_wrapper.vhd:149]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:17333]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (84#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:17333' bound to instance 'iic_0_sda_iobuf' of component 'IOBUF' [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop_wrapper.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'effects_loop_wrapper' (85#1) [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/hdl/effects_loop_wrapper.vhd:52]
WARNING: [Synth 8-3331] design address_decoder has unconnected port Address_In_Erly[0]
WARNING: [Synth 8-3331] design address_decoder has unconnected port Address_In_Erly[1]
WARNING: [Synth 8-3331] design address_decoder has unconnected port Address_In_Erly[2]
WARNING: [Synth 8-3331] design address_decoder has unconnected port Address_In_Erly[3]
WARNING: [Synth 8-3331] design address_decoder has unconnected port Address_In_Erly[7]
WARNING: [Synth 8-3331] design address_decoder has unconnected port Address_In_Erly[8]
WARNING: [Synth 8-3331] design address_decoder has unconnected port Bus_RNW
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[31]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[30]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[29]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[28]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[27]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[26]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[25]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[24]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[23]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[22]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[21]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[20]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[19]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[18]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[17]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[16]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[15]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[14]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[13]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[12]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[11]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[10]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_AWADDR[9]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[31]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[30]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[29]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[28]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[27]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[26]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[25]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[24]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[23]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[22]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[21]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[20]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[19]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[18]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[17]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[16]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[15]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[14]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[13]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[12]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[11]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[10]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_ARADDR[9]
WARNING: [Synth 8-3331] design trem has unconnected port en[0]
WARNING: [Synth 8-3331] design trem has unconnected port en[1]
WARNING: [Synth 8-3331] design trem has unconnected port en[3]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design generic_baseblocks_v2_1_0_mux_enc__parameterized1 has unconnected port S[0]
WARNING: [Synth 8-3331] design generic_baseblocks_v2_1_0_mux_enc__parameterized0 has unconnected port S[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_decerr_slave has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_decerr_slave has unconnected port S_AXI_WLAST
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_decerr_slave has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_decerr_slave has unconnected port S_AXI_ARLEN[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_decerr_slave has unconnected port S_AXI_ARLEN[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_decerr_slave has unconnected port S_AXI_ARLEN[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_decerr_slave has unconnected port S_AXI_ARLEN[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_decerr_slave has unconnected port S_AXI_ARLEN[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_decerr_slave has unconnected port S_AXI_ARLEN[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_decerr_slave has unconnected port S_AXI_ARLEN[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_decerr_slave has unconnected port S_AXI_ARLEN[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_addr_decoder has unconnected port ADDR[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_addr_decoder has unconnected port ADDR[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_crossbar_sasd has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_crossbar_sasd has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_crossbar_sasd has unconnected port M_AXI_BID[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_crossbar_sasd has unconnected port M_AXI_BID[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_crossbar_sasd has unconnected port M_AXI_BID[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_crossbar_sasd has unconnected port M_AXI_BID[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_crossbar_sasd has unconnected port M_AXI_BID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_crossbar_sasd has unconnected port M_AXI_BID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_crossbar_sasd has unconnected port M_AXI_BID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_crossbar_sasd has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_crossbar_sasd has unconnected port M_AXI_RID[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_crossbar_sasd has unconnected port M_AXI_RID[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_crossbar_sasd has unconnected port M_AXI_RID[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_crossbar_sasd has unconnected port M_AXI_RID[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_crossbar_sasd has unconnected port M_AXI_RID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_crossbar_sasd has unconnected port M_AXI_RID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_crossbar_sasd has unconnected port M_AXI_RID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_crossbar_sasd has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_axi_crossbar has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_10_axi_crossbar has unconnected port s_axi_awlen[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 529.066 ; gain = 322.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:00 ; elapsed = 00:01:06 . Memory (MB): peak = 529.066 ; gain = 322.973
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_processing_system7_0_0/effects_loop_processing_system7_0_0.xdc] for cell 'effects_loop_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_processing_system7_0_0/effects_loop_processing_system7_0_0.xdc] for cell 'effects_loop_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_processing_system7_0_0/effects_loop_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/effects_loop_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/effects_loop_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_rst_processing_system7_0_100M_0/effects_loop_rst_processing_system7_0_100M_0_board.xdc] for cell 'effects_loop_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_rst_processing_system7_0_100M_0/effects_loop_rst_processing_system7_0_100M_0_board.xdc] for cell 'effects_loop_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_rst_processing_system7_0_100M_0/effects_loop_rst_processing_system7_0_100M_0.xdc] for cell 'effects_loop_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_rst_processing_system7_0_100M_0/effects_loop_rst_processing_system7_0_100M_0.xdc] for cell 'effects_loop_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/constrs_1/new/cost.xdc]
WARNING: [Vivado 12-507] No nets matched 'Switches_IBUF[0]'. [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/constrs_1/new/cost.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/constrs_1/new/cost.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Switches_IBUF[1]'. [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/constrs_1/new/cost.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/constrs_1/new/cost.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Switches_IBUF[2]'. [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/constrs_1/new/cost.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/constrs_1/new/cost.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Switches_IBUF[3]'. [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/constrs_1/new/cost.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/constrs_1/new/cost.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Switches_IBUF[4]'. [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/constrs_1/new/cost.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/constrs_1/new/cost.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Switches_IBUF[5]'. [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/constrs_1/new/cost.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/constrs_1/new/cost.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Switches_IBUF[6]'. [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/constrs_1/new/cost.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/constrs_1/new/cost.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Switches_IBUF[7]'. [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/constrs_1/new/cost.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/constrs_1/new/cost.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's_data_o_monitor'. [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/constrs_1/new/cost.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/constrs_1/new/cost.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 's_data_o_monitor'. [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/constrs_1/new/cost.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/constrs_1/new/cost.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/constrs_1/new/cost.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/constrs_1/new/cost.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/effects_loop_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/effects_loop_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/effects_loop_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/effects_loop_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  FDR => FDRE: 12 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 737.176 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:17 ; elapsed = 00:01:23 . Memory (MB): peak = 737.176 ; gain = 531.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:17 ; elapsed = 00:01:23 . Memory (MB): peak = 737.176 ; gain = 531.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for effects_loop_i/processing_system7_0/inst. (constraint file  C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.runs/synth_1/dont_touch.xdc, line 58).
Applied set_property DONT_TOUCH = true for effects_loop_i/rst_processing_system7_0_100M/U0. (constraint file  C:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.runs/synth_1/dont_touch.xdc, line 61).
Applied set_property DONT_TOUCH = true for effects_loop_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for effects_loop_i/Distortion_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for effects_loop_i/MCLK_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for effects_loop_i/PL_to_PS_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for effects_loop_i/PS_to_PL_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for effects_loop_i/clk_slow_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for effects_loop_i/control_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for effects_loop_i/delay_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for effects_loop_i/octaver_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for effects_loop_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for effects_loop_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for effects_loop_i/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for effects_loop_i/rst_processing_system7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for effects_loop_i/trem_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for effects_loop_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for effects_loop_i/zed_audio_ctrl_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:24 . Memory (MB): peak = 737.176 ; gain = 531.082
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Leds" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "options1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "options2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "options3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ok" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "Leds" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "options1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "options2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "options3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ok" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/delay_v1_0/sources_1/new/delay.vhd:112]
INFO: [Synth 8-5545] ROM "direction" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "direction" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/octaver_v1_0/sources_1/new/octaver.vhd:112]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/octaver_v1_0/sources_1/new/octaver.vhd:121]
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:222]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/trem_v1_0/sources_1/new/trem.vhd:61]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/trem_v1_0/sources_1/new/trem.vhd:82]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/trem_v1_0/sources_1/new/trem.vhd:141]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/trem_v1_0/sources_1/new/trem.vhd:103]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/trem_v1_0/sources_1/new/trem.vhd:146]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/trem_v1_0/sources_1/new/trem.vhd:124]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/trem_v1_0/sources_1/new/trem.vhd:151]
WARNING: [Synth 8-3936] Found unconnected internal register 'temp_vec_64_reg' and it is trimmed from '64' to '24' bits. [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/trem_v1_0/sources_1/new/trem.vhd:137]
INFO: [Synth 8-5545] ROM "direction" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "direction" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "direction_s2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "direction_s2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "direction_s4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "direction_s4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "direction_s6" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "direction_s6" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'iis_state_reg' in module 'iis_deser'
INFO: [Synth 8-5544] ROM "ldata_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iis_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iis_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iis_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iis_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iis_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iis_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'iis_state_reg' in module 'iis_ser'
INFO: [Synth 8-5544] ROM "ldata_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iis_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iis_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iis_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iis_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'Leds_reg' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/control_v1_0/control.vhd:66]
WARNING: [Synth 8-327] inferring latch for variable 'en_reg' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/control_v1_0/control.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'options0_reg' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/control_v1_0/control.vhd:76]
WARNING: [Synth 8-327] inferring latch for variable 'options1_reg' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/control_v1_0/control.vhd:77]
WARNING: [Synth 8-327] inferring latch for variable 'options2_reg' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/control_v1_0/control.vhd:78]
WARNING: [Synth 8-327] inferring latch for variable 'options3_reg' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/control_v1_0/control.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'direction_reg' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/delay_v1_0/sources_1/new/delay.vhd:100]
WARNING: [Synth 8-327] inferring latch for variable 'direction_reg' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/trem_v1_0/sources_1/new/trem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'direction_s6_reg' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/trem_v1_0/sources_1/new/trem.vhd:112]
WARNING: [Synth 8-327] inferring latch for variable 'direction_s4_reg' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/trem_v1_0/sources_1/new/trem.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'direction_s2_reg' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/trem_v1_0/sources_1/new/trem.vhd:70]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                              000 |                              000
               wait_left |                              001 |                              001
               skip_left |                              010 |                              010
               read_left |                              011 |                              011
              wait_right |                              100 |                              100
              skip_right |                              101 |                              101
              read_right |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'iis_state_reg' using encoding 'sequential' in module 'iis_deser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                            00001 |                              000
               wait_left |                            00010 |                              001
              write_left |                            00100 |                              010
              wait_right |                            01000 |                              011
             write_right |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'iis_state_reg' using encoding 'one-hot' in module 'iis_ser'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:22 ; elapsed = 00:01:30 . Memory (MB): peak = 737.176 ; gain = 531.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               47 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               32 Bit    Registers := 28    
	               24 Bit    Registers := 6     
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 83    
+---RAMs : 
	             625K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 119   
	   4 Input     32 Bit        Muxes := 9     
	   8 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 19    
	   2 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 10    
	   5 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 147   
	   4 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Distortion 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 97    
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module MCLK_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module PL_to_PS_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module PS_to_PL_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module control 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module bram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             625K Bit         RAMs := 1     
Module xil_defaultlib_delay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module bram_oct 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             625K Bit         RAMs := 1     
Module octaver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  11 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_9_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_9_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_9_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_9_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_9_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_9_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_9_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_9_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_9_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_9_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_9_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_9_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_10_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module axi_crossbar_v2_1_10_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_10_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_10_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_10_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module axi_register_slice_v2_1_9_axic_register_slice__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module axi_crossbar_v2_1_10_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module trem 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module iis_deser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 1     
Module iis_ser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module user_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:23 ; elapsed = 00:01:30 . Memory (MB): peak = 737.176 ; gain = 531.082
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg2_reg[31:0]' into 'U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[31:0]' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/pl_to_ps_v1_0/hdl/PL_to_PS_v1_0_S00_AXI.vhd:220]
INFO: [Synth 8-4471] merging register 'U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg1_reg[31:0]' into 'U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[31:0]' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/pl_to_ps_v1_0/hdl/PL_to_PS_v1_0_S00_AXI.vhd:219]
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/Leds" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/options1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/options2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/options3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "U0/max_delay00" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "U0/direction" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/direction" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:318]
INFO: [Synth 8-5545] ROM "U0/direction" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/direction" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/direction_s6" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/direction_s6" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/direction_s4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/direction_s4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/direction_s2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/direction_s2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP U0/temp_vec_64_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register U0/temp_vec_64_reg is absorbed into DSP U0/temp_vec_64_reg.
DSP Report: operator p_1_out is absorbed into DSP U0/temp_vec_64_reg.
DSP Report: operator p_0_out is absorbed into DSP U0/temp_vec_64_reg.
INFO: [Synth 8-4471] merging register 'U0/USER_LOGIC_I/Inst_iis_ser/lrclk_d1_reg' into 'U0/USER_LOGIC_I/Inst_iis_deser/lrclk_d1_reg' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/zed_audio_ctrl_v1_0/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/iis_ser.vhd:63]
INFO: [Synth 8-4471] merging register 'U0/USER_LOGIC_I/Inst_iis_ser/sclk_d1_reg' into 'U0/USER_LOGIC_I/Inst_iis_deser/sclk_d1_reg' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/xilinx.com/zed_audio_ctrl_v1_0/zed_audio_ctrl.srcs/sources_1/imports/i2s_audio/iis_ser.vhd:62]
INFO: [Synth 8-5544] ROM "U0/USER_LOGIC_I/DataTx_L" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "U0/USER_LOGIC_I/DataTx_R" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:33 . Memory (MB): peak = 737.176 ; gain = 531.082
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:26 ; elapsed = 00:01:33 . Memory (MB): peak = 737.176 ; gain = 531.082

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
WARNING: [Synth 8-3936] Found unconnected internal register 'U0/bram_inst/do2_reg' and it is trimmed from '32' to '24' bits. [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/delay_v1_0/sources_1/new/bram.vhd:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'U0/bram_oct_inst/do2_reg' and it is trimmed from '32' to '24' bits. [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/octaver_v1_0/sources_1/new/bram_oct.vhd:41]
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|bram        | RAM_reg    | 32 K x 32(READ_FIRST)  | W | R | 32 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 
|bram_oct    | RAM_reg    | 32 K x 32(READ_FIRST)  | W | R | 32 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|trem        | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|trem        | (PCIN>>17)+A*B | 24     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/PL_to_PS_0/\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/PL_to_PS_0/\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/PL_to_PS_0/\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/PL_to_PS_0/\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/PL_to_PS_0/\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/PL_to_PS_0/\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/PL_to_PS_0/\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/PL_to_PS_0/\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/PL_to_PS_0/\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/PL_to_PS_0/\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/PL_to_PS_0/\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/PL_to_PS_0/\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/PL_to_PS_0/\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/PL_to_PS_0/\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/PL_to_PS_0/\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/PL_to_PS_0/\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/PL_to_PS_0/\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/PL_to_PS_0/\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/PL_to_PS_0/\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/PL_to_PS_0/\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/PL_to_PS_0/\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/PL_to_PS_0/\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/PL_to_PS_0/\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/PL_to_PS_0/\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/PL_to_PS_0/\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/PL_to_PS_0/\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/PL_to_PS_0/\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/PL_to_PS_0/\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/PL_to_PS_0/\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/PL_to_PS_0/\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/PL_to_PS_0/\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/PL_to_PS_0/\U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[31] )
INFO: [Synth 8-3886] merging instance 'effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/PL_to_PS_0/\U0/PL_to_PS_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/PL_to_PS_0/\U0/PL_to_PS_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/axi_awaddr_reg[3]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net axi_awaddr_reg[3] with 1st driver pin 'effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/Q' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/pl_to_ps_v1_0/hdl/PL_to_PS_v1_0_S00_AXI.vhd:164]
CRITICAL WARNING: [Synth 8-3352] multi-driven net axi_awaddr_reg[3] with 2nd driver pin 'GND' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/pl_to_ps_v1_0/hdl/PL_to_PS_v1_0_S00_AXI.vhd:164]
CRITICAL WARNING: [Synth 8-5559] multi-driven net axi_awaddr_reg[3] is connected to constant driver, other driver is ignored [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/pl_to_ps_v1_0/hdl/PL_to_PS_v1_0_S00_AXI.vhd:164]
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/axi_awaddr_reg[2]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net axi_awaddr_reg[2] with 1st driver pin 'effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/Q' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/pl_to_ps_v1_0/hdl/PL_to_PS_v1_0_S00_AXI.vhd:164]
CRITICAL WARNING: [Synth 8-3352] multi-driven net axi_awaddr_reg[2] with 2nd driver pin 'GND' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/pl_to_ps_v1_0/hdl/PL_to_PS_v1_0_S00_AXI.vhd:164]
CRITICAL WARNING: [Synth 8-5559] multi-driven net axi_awaddr_reg[2] is connected to constant driver, other driver is ignored [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/pl_to_ps_v1_0/hdl/PL_to_PS_v1_0_S00_AXI.vhd:164]
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net axi_awaddr_reg[1] with 1st driver pin 'effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/axi_awaddr_reg[1]/Q' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/pl_to_ps_v1_0/hdl/PL_to_PS_v1_0_S00_AXI.vhd:164]
CRITICAL WARNING: [Synth 8-3352] multi-driven net axi_awaddr_reg[1] with 2nd driver pin 'GND' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/pl_to_ps_v1_0/hdl/PL_to_PS_v1_0_S00_AXI.vhd:164]
CRITICAL WARNING: [Synth 8-5559] multi-driven net axi_awaddr_reg[1] is connected to constant driver, other driver is ignored [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/pl_to_ps_v1_0/hdl/PL_to_PS_v1_0_S00_AXI.vhd:164]
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net axi_awaddr_reg[0] with 1st driver pin 'effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/axi_awaddr_reg[0]/Q' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/pl_to_ps_v1_0/hdl/PL_to_PS_v1_0_S00_AXI.vhd:164]
CRITICAL WARNING: [Synth 8-3352] multi-driven net axi_awaddr_reg[0] with 2nd driver pin 'GND' [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/pl_to_ps_v1_0/hdl/PL_to_PS_v1_0_S00_AXI.vhd:164]
CRITICAL WARNING: [Synth 8-5559] multi-driven net axi_awaddr_reg[0] is connected to constant driver, other driver is ignored [c:/zynq_book/Meffects_constants_testing_3/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ipshared/vl/pl_to_ps_v1_0/hdl/PL_to_PS_v1_0_S00_AXI.vhd:164]
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/axi_bresp_reg[0]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[31]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[30]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[29]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[28]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[27]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[26]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[25]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[24]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[23]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[22]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[21]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[20]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[19]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[18]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[17]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[16]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[15]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[14]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[13]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[12]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[11]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[10]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[9]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[8]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[7]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[6]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[5]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[4]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[3]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[2]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[1]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg3_reg[0]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PL_to_PS_v1_0_S00_AXI_inst/axi_rresp_reg[0]) is unused and will be removed from module effects_loop_PL_to_PS_0_0.
INFO: [Synth 8-3886] merging instance 'effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/PS_to_PL_0/\U0/PS_to_PL_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/PS_to_PL_0/\U0/PS_to_PL_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/PS_to_PL_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module effects_loop_PS_to_PL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PS_to_PL_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module effects_loop_PS_to_PL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PS_to_PL_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module effects_loop_PS_to_PL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PS_to_PL_v1_0_S00_AXI_inst/axi_bresp_reg[0]) is unused and will be removed from module effects_loop_PS_to_PL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PS_to_PL_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module effects_loop_PS_to_PL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PS_to_PL_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module effects_loop_PS_to_PL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PS_to_PL_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module effects_loop_PS_to_PL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/PS_to_PL_v1_0_S00_AXI_inst/axi_rresp_reg[0]) is unused and will be removed from module effects_loop_PS_to_PL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/clk_cntr_reg[25]) is unused and will be removed from module effects_loop_clk_slow_0_0.
INFO: [Synth 8-3886] merging instance 'effects_loop_i/control_0/U0/sele_reg[31]' (FDRE) to 'effects_loop_i/control_0/U0/sele_reg[30]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/control_0/U0/sele_reg[30]' (FDRE) to 'effects_loop_i/control_0/U0/sele_reg[29]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/control_0/U0/sele_reg[29]' (FDRE) to 'effects_loop_i/control_0/U0/sele_reg[28]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/control_0/U0/sele_reg[28]' (FDRE) to 'effects_loop_i/control_0/U0/sele_reg[27]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/control_0/U0/sele_reg[27]' (FDRE) to 'effects_loop_i/control_0/U0/sele_reg[26]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/control_0/U0/sele_reg[26]' (FDRE) to 'effects_loop_i/control_0/U0/sele_reg[25]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/control_0/U0/sele_reg[25]' (FDRE) to 'effects_loop_i/control_0/U0/sele_reg[24]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/control_0/U0/sele_reg[24]' (FDRE) to 'effects_loop_i/control_0/U0/sele_reg[23]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/control_0/U0/sele_reg[23]' (FDRE) to 'effects_loop_i/control_0/U0/sele_reg[22]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/control_0/U0/sele_reg[22]' (FDRE) to 'effects_loop_i/control_0/U0/sele_reg[21]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/control_0/U0/sele_reg[21]' (FDRE) to 'effects_loop_i/control_0/U0/sele_reg[20]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/control_0/U0/sele_reg[20]' (FDRE) to 'effects_loop_i/control_0/U0/sele_reg[19]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/control_0/U0/sele_reg[19]' (FDRE) to 'effects_loop_i/control_0/U0/sele_reg[18]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/control_0/U0/sele_reg[18]' (FDRE) to 'effects_loop_i/control_0/U0/sele_reg[17]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/control_0/U0/sele_reg[17]' (FDRE) to 'effects_loop_i/control_0/U0/sele_reg[16]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/control_0/U0/sele_reg[16]' (FDRE) to 'effects_loop_i/control_0/U0/sele_reg[15]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/control_0/U0/sele_reg[15]' (FDRE) to 'effects_loop_i/control_0/U0/sele_reg[14]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/control_0/U0/sele_reg[14]' (FDRE) to 'effects_loop_i/control_0/U0/sele_reg[13]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/control_0/U0/sele_reg[13]' (FDRE) to 'effects_loop_i/control_0/U0/sele_reg[12]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/control_0/U0/sele_reg[12]' (FDRE) to 'effects_loop_i/control_0/U0/sele_reg[11]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/control_0/U0/sele_reg[11]' (FDRE) to 'effects_loop_i/control_0/U0/sele_reg[10]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/control_0/U0/sele_reg[10]' (FDRE) to 'effects_loop_i/control_0/U0/sele_reg[9]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/control_0/U0/sele_reg[9]' (FDRE) to 'effects_loop_i/control_0/U0/sele_reg[8]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/control_0/U0/sele_reg[8]' (FDRE) to 'effects_loop_i/control_0/U0/sele_reg[7]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/control_0/U0/sele_reg[7]' (FDRE) to 'effects_loop_i/control_0/U0/sele_reg[6]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/control_0/U0/sele_reg[6]' (FDRE) to 'effects_loop_i/control_0/U0/sele_reg[5]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/control_0/U0/sele_reg[5]' (FDRE) to 'effects_loop_i/control_0/U0/sele_reg[4]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/control_0/U0/sele_reg[4]' (FDRE) to 'effects_loop_i/control_0/U0/sele_reg[3]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/control_0/U0/sele_reg[3]' (FDRE) to 'effects_loop_i/control_0/U0/sele_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/control_0/\U0/sele_reg[2] )
INFO: [Synth 8-3886] merging instance 'effects_loop_i/control_0/U0/Leds_reg[7]' (LD) to 'effects_loop_i/control_0/U0/Leds_reg[4]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/control_0/U0/Leds_reg[6]' (LD) to 'effects_loop_i/control_0/U0/Leds_reg[4]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/control_0/U0/Leds_reg[5]' (LD) to 'effects_loop_i/control_0/U0/Leds_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/control_0/\U0/Leds_reg[4] )
INFO: [Synth 8-3332] Sequential element (U0/Leds_reg[4]) is unused and will be removed from module effects_loop_control_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Leds_reg[5]) is unused and will be removed from module effects_loop_control_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Leds_reg[6]) is unused and will be removed from module effects_loop_control_0_0.
INFO: [Synth 8-3332] Sequential element (U0/Leds_reg[7]) is unused and will be removed from module effects_loop_control_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sele_reg[31]) is unused and will be removed from module effects_loop_control_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sele_reg[30]) is unused and will be removed from module effects_loop_control_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sele_reg[29]) is unused and will be removed from module effects_loop_control_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sele_reg[28]) is unused and will be removed from module effects_loop_control_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sele_reg[27]) is unused and will be removed from module effects_loop_control_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sele_reg[26]) is unused and will be removed from module effects_loop_control_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sele_reg[25]) is unused and will be removed from module effects_loop_control_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sele_reg[24]) is unused and will be removed from module effects_loop_control_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sele_reg[23]) is unused and will be removed from module effects_loop_control_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sele_reg[22]) is unused and will be removed from module effects_loop_control_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sele_reg[21]) is unused and will be removed from module effects_loop_control_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sele_reg[20]) is unused and will be removed from module effects_loop_control_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sele_reg[19]) is unused and will be removed from module effects_loop_control_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sele_reg[18]) is unused and will be removed from module effects_loop_control_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sele_reg[17]) is unused and will be removed from module effects_loop_control_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sele_reg[16]) is unused and will be removed from module effects_loop_control_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sele_reg[15]) is unused and will be removed from module effects_loop_control_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sele_reg[14]) is unused and will be removed from module effects_loop_control_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sele_reg[13]) is unused and will be removed from module effects_loop_control_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sele_reg[12]) is unused and will be removed from module effects_loop_control_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sele_reg[11]) is unused and will be removed from module effects_loop_control_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sele_reg[10]) is unused and will be removed from module effects_loop_control_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sele_reg[9]) is unused and will be removed from module effects_loop_control_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sele_reg[8]) is unused and will be removed from module effects_loop_control_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sele_reg[7]) is unused and will be removed from module effects_loop_control_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sele_reg[6]) is unused and will be removed from module effects_loop_control_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sele_reg[5]) is unused and will be removed from module effects_loop_control_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sele_reg[4]) is unused and will be removed from module effects_loop_control_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sele_reg[3]) is unused and will be removed from module effects_loop_control_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sele_reg[2]) is unused and will be removed from module effects_loop_control_0_0.
INFO: [Synth 8-3332] Sequential element (U0/data_in_reg[31]) is unused and will be removed from module effects_loop_delay_0_0.
INFO: [Synth 8-3332] Sequential element (U0/data_in_reg[30]) is unused and will be removed from module effects_loop_delay_0_0.
INFO: [Synth 8-3332] Sequential element (U0/data_in_reg[29]) is unused and will be removed from module effects_loop_delay_0_0.
INFO: [Synth 8-3332] Sequential element (U0/data_in_reg[28]) is unused and will be removed from module effects_loop_delay_0_0.
INFO: [Synth 8-3332] Sequential element (U0/data_in_reg[27]) is unused and will be removed from module effects_loop_delay_0_0.
INFO: [Synth 8-3332] Sequential element (U0/data_in_reg[26]) is unused and will be removed from module effects_loop_delay_0_0.
INFO: [Synth 8-3332] Sequential element (U0/data_in_reg[25]) is unused and will be removed from module effects_loop_delay_0_0.
INFO: [Synth 8-3332] Sequential element (U0/data_in_reg[24]) is unused and will be removed from module effects_loop_delay_0_0.
INFO: [Synth 8-3332] Sequential element (U0/data_in_reg[0]) is unused and will be removed from module effects_loop_delay_0_0.
INFO: [Synth 8-3886] merging instance 'effects_loop_i/octaver_0/U0/max_delay_reg[0]' (FDRE) to 'effects_loop_i/octaver_0/U0/max_delay_reg[1]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/octaver_0/U0/max_delay_reg[1]' (FDRE) to 'effects_loop_i/octaver_0/U0/max_delay_reg[14]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/octaver_0/U0/max_delay_reg[15]' (FDRE) to 'effects_loop_i/octaver_0/U0/max_delay_reg[16]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/octaver_0/U0/max_delay_reg[16]' (FDRE) to 'effects_loop_i/octaver_0/U0/max_delay_reg[17]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/octaver_0/U0/max_delay_reg[17]' (FDRE) to 'effects_loop_i/octaver_0/U0/max_delay_reg[18]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/octaver_0/U0/max_delay_reg[18]' (FDRE) to 'effects_loop_i/octaver_0/U0/max_delay_reg[19]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/octaver_0/U0/max_delay_reg[19]' (FDRE) to 'effects_loop_i/octaver_0/U0/max_delay_reg[20]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/octaver_0/U0/max_delay_reg[20]' (FDRE) to 'effects_loop_i/octaver_0/U0/max_delay_reg[21]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/octaver_0/U0/max_delay_reg[21]' (FDRE) to 'effects_loop_i/octaver_0/U0/max_delay_reg[22]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/octaver_0/U0/max_delay_reg[22]' (FDRE) to 'effects_loop_i/octaver_0/U0/max_delay_reg[23]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/octaver_0/U0/max_delay_reg[23]' (FDRE) to 'effects_loop_i/octaver_0/U0/max_delay_reg[24]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/octaver_0/U0/max_delay_reg[24]' (FDRE) to 'effects_loop_i/octaver_0/U0/max_delay_reg[25]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/octaver_0/U0/max_delay_reg[25]' (FDRE) to 'effects_loop_i/octaver_0/U0/max_delay_reg[26]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/octaver_0/U0/max_delay_reg[26]' (FDRE) to 'effects_loop_i/octaver_0/U0/max_delay_reg[27]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/octaver_0/U0/max_delay_reg[27]' (FDRE) to 'effects_loop_i/octaver_0/U0/max_delay_reg[28]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/octaver_0/U0/max_delay_reg[28]' (FDRE) to 'effects_loop_i/octaver_0/U0/max_delay_reg[29]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/octaver_0/U0/max_delay_reg[29]' (FDRE) to 'effects_loop_i/octaver_0/U0/max_delay_reg[30]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/octaver_0/U0/max_delay_reg[30]' (FDRE) to 'effects_loop_i/octaver_0/U0/max_delay_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/octaver_0/\U0/max_delay_reg[31] )
INFO: [Synth 8-3332] Sequential element (U0/max_delay_reg[31]) is unused and will be removed from module effects_loop_octaver_0_0.
INFO: [Synth 8-3332] Sequential element (U0/max_delay_reg[30]) is unused and will be removed from module effects_loop_octaver_0_0.
INFO: [Synth 8-3332] Sequential element (U0/max_delay_reg[29]) is unused and will be removed from module effects_loop_octaver_0_0.
INFO: [Synth 8-3332] Sequential element (U0/max_delay_reg[28]) is unused and will be removed from module effects_loop_octaver_0_0.
INFO: [Synth 8-3332] Sequential element (U0/max_delay_reg[27]) is unused and will be removed from module effects_loop_octaver_0_0.
INFO: [Synth 8-3332] Sequential element (U0/max_delay_reg[26]) is unused and will be removed from module effects_loop_octaver_0_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[0]' (FDR) to 'effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]' (FDR) to 'effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[1]' (FDR) to 'effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[1]' (FDR) to 'effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[0]' (FDR) to 'effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]' (FDR) to 'effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]' (FDR) to 'effects_loop_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[4]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[4]' (FDR) to 'effects_loop_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[5]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[5]' (FDR) to 'effects_loop_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[6]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[6]' (FDR) to 'effects_loop_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/processing_system7_0_axi_periph/xbar/\inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/processing_system7_0_axi_periph/xbar/\inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2] )
INFO: [Synth 8-3886] merging instance 'effects_loop_i/rst_processing_system7_0_100M/U0/SEQ/pr_dec_reg[1]' (FD) to 'effects_loop_i/rst_processing_system7_0_100M/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'effects_loop_i/rst_processing_system7_0_100M/U0/SEQ/bsr_dec_reg[1]' (FD) to 'effects_loop_i/rst_processing_system7_0_100M/U0/SEQ/core_dec_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/zed_audio_ctrl_0/\U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/zed_audio_ctrl_0/\U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/trem_0/\U0/y_reg[24]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/trem_0/\U0/y_reg[25]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/trem_0/\U0/y_reg[26]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/trem_0/\U0/y_reg[27]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/trem_0/\U0/y_reg[28]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/trem_0/\U0/y_reg[29]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/trem_0/\U0/y_reg[30]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (effects_loop_i/trem_0/\U0/y_reg[31]_C )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:50 ; elapsed = 00:01:59 . Memory (MB): peak = 737.176 ; gain = 531.082
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:50 ; elapsed = 00:01:59 . Memory (MB): peak = 737.176 ; gain = 531.082

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:14 ; elapsed = 00:02:24 . Memory (MB): peak = 936.109 ; gain = 730.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:17 ; elapsed = 00:02:27 . Memory (MB): peak = 967.820 ; gain = 761.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/bram_inst/RAM_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_inst/RAM_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_inst/RAM_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_inst/RAM_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_inst/RAM_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_inst/RAM_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_inst/RAM_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_inst/RAM_reg_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_inst/RAM_reg_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_inst/RAM_reg_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_inst/RAM_reg_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_inst/RAM_reg_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_inst/RAM_reg_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_inst/RAM_reg_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_inst/RAM_reg_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_inst/RAM_reg_0_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_inst/RAM_reg_0_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_inst/RAM_reg_0_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_inst/RAM_reg_0_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_inst/RAM_reg_0_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_inst/RAM_reg_0_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_inst/RAM_reg_0_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_inst/RAM_reg_0_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_oct_inst/RAM_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_oct_inst/RAM_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_oct_inst/RAM_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_oct_inst/RAM_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_oct_inst/RAM_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_oct_inst/RAM_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_oct_inst/RAM_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_oct_inst/RAM_reg_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_oct_inst/RAM_reg_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_oct_inst/RAM_reg_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_oct_inst/RAM_reg_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_oct_inst/RAM_reg_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_oct_inst/RAM_reg_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_oct_inst/RAM_reg_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_oct_inst/RAM_reg_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_oct_inst/RAM_reg_0_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_oct_inst/RAM_reg_0_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_oct_inst/RAM_reg_0_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_oct_inst/RAM_reg_0_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_oct_inst/RAM_reg_0_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_oct_inst/RAM_reg_0_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_oct_inst/RAM_reg_0_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/bram_oct_inst/RAM_reg_0_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:23 ; elapsed = 00:02:33 . Memory (MB): peak = 987.609 ; gain = 781.516
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:02:23 ; elapsed = 00:02:33 . Memory (MB): peak = 987.609 ; gain = 781.516

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:02:23 ; elapsed = 00:02:33 . Memory (MB): peak = 987.609 ; gain = 781.516
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:27 ; elapsed = 00:02:37 . Memory (MB): peak = 987.609 ; gain = 781.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:27 ; elapsed = 00:02:37 . Memory (MB): peak = 987.609 ; gain = 781.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:29 ; elapsed = 00:02:39 . Memory (MB): peak = 987.609 ; gain = 781.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:29 ; elapsed = 00:02:39 . Memory (MB): peak = 987.609 ; gain = 781.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:29 ; elapsed = 00:02:40 . Memory (MB): peak = 987.609 ; gain = 781.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:30 ; elapsed = 00:02:40 . Memory (MB): peak = 987.609 ; gain = 781.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 32     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BIBUF     |   130|
|2     |BUFG      |     7|
|3     |CARRY4    |   658|
|4     |DSP48E1   |     1|
|5     |DSP48E1_1 |     1|
|6     |LUT1      |   535|
|7     |LUT2      |  3709|
|8     |LUT3      |   511|
|9     |LUT4      |   255|
|10    |LUT5      |   321|
|11    |LUT6      |   966|
|12    |MUXF7     |     5|
|13    |PS7       |     1|
|14    |RAMB36E1  |    46|
|15    |SRL16     |     1|
|16    |SRL16E    |    22|
|17    |SRLC32E   |    47|
|18    |FDCE      |   120|
|19    |FDPE      |   128|
|20    |FDR       |     8|
|21    |FDRE      |  1669|
|22    |FDSE      |    71|
|23    |LD        |    20|
|24    |LDC       |   137|
|25    |IBUF      |    12|
|26    |IOBUF     |     2|
|27    |OBUF      |    14|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------------------------+--------------------------------------------------------------+------+
|      |Instance                                           |Module                                                        |Cells |
+------+---------------------------------------------------+--------------------------------------------------------------+------+
|1     |top                                                |                                                              |  9397|
|2     |  effects_loop_i                                   |effects_loop                                                  |  9365|
|3     |    Distortion_0                                   |effects_loop_Distortion_0_0                                   |  4679|
|4     |      U0                                           |Distortion                                                    |  4567|
|5     |    MCLK_gen_0                                     |effects_loop_MCLK_gen_0_0                                     |     2|
|6     |      U0                                           |MCLK_gen                                                      |     2|
|7     |    PL_to_PS_0                                     |effects_loop_PL_to_PS_0_0                                     |   112|
|8     |      U0                                           |PL_to_PS_v1_0                                                 |   112|
|9     |        PL_to_PS_v1_0_S00_AXI_inst                 |PL_to_PS_v1_0_S00_AXI                                         |   112|
|10    |    PS_to_PL_0                                     |effects_loop_PS_to_PL_0_0                                     |   229|
|11    |      U0                                           |PS_to_PL_v1_0                                                 |   229|
|12    |        PS_to_PL_v1_0_S00_AXI_inst                 |PS_to_PL_v1_0_S00_AXI                                         |   229|
|13    |    clk_slow_0                                     |effects_loop_clk_slow_0_0                                     |    57|
|14    |      U0                                           |clk_slow                                                      |    57|
|15    |    control_0                                      |effects_loop_control_0_0                                      |    43|
|16    |      U0                                           |control                                                       |    43|
|17    |    delay_0                                        |effects_loop_delay_0_0                                        |   738|
|18    |      U0                                           |xil_defaultlib_delay                                          |   724|
|19    |        bram_inst                                  |bram                                                          |    49|
|20    |    octaver_0                                      |effects_loop_octaver_0_0                                      |   550|
|21    |      U0                                           |octaver                                                       |   550|
|22    |        bram_oct_inst                              |bram_oct                                                      |    51|
|23    |    processing_system7_0                           |effects_loop_processing_system7_0_0                           |   245|
|24    |      inst                                         |processing_system7_v5_5_processing_system7                    |   245|
|25    |    processing_system7_0_axi_periph                |effects_loop_processing_system7_0_axi_periph_0                |  1554|
|26    |      xbar                                         |effects_loop_xbar_0                                           |   363|
|27    |        inst                                       |axi_crossbar_v2_1_10_axi_crossbar                             |   363|
|28    |          \gen_sasd.crossbar_sasd_0                |axi_crossbar_v2_1_10_crossbar_sasd                            |   363|
|29    |            addr_arbiter_inst                      |axi_crossbar_v2_1_10_addr_arbiter_sasd                        |   138|
|30    |            \gen_decerr.decerr_slave_inst          |axi_crossbar_v2_1_10_decerr_slave                             |    13|
|31    |            reg_slice_r                            |axi_register_slice_v2_1_9_axic_register_slice__parameterized8 |   184|
|32    |            splitter_ar                            |axi_crossbar_v2_1_10_splitter__parameterized0                 |     5|
|33    |            splitter_aw                            |axi_crossbar_v2_1_10_splitter                                 |     9|
|34    |      s00_couplers                                 |s00_couplers_imp_M583RE                                       |  1191|
|35    |        auto_pc                                    |effects_loop_auto_pc_0                                        |  1191|
|36    |          inst                                     |axi_protocol_converter_v2_1_9_axi_protocol_converter          |  1191|
|37    |            \gen_axilite.gen_b2s_conv.axilite_b2s  |axi_protocol_converter_v2_1_9_b2s                             |  1191|
|38    |              \RD.ar_channel_0                     |axi_protocol_converter_v2_1_9_b2s_ar_channel                  |   181|
|39    |                ar_cmd_fsm_0                       |axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm                  |    27|
|40    |                cmd_translator_0                   |axi_protocol_converter_v2_1_9_b2s_cmd_translator_2            |   142|
|41    |                  incr_cmd_0                       |axi_protocol_converter_v2_1_9_b2s_incr_cmd_3                  |    48|
|42    |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_9_b2s_wrap_cmd_4                  |    89|
|43    |              \RD.r_channel_0                      |axi_protocol_converter_v2_1_9_b2s_r_channel                   |   124|
|44    |                rd_data_fifo_0                     |axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1 |    72|
|45    |                transaction_fifo_0                 |axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2 |    38|
|46    |              SI_REG                               |axi_register_slice_v2_1_9_axi_register_slice                  |   627|
|47    |                ar_pipe                            |axi_register_slice_v2_1_9_axic_register_slice                 |   217|
|48    |                aw_pipe                            |axi_register_slice_v2_1_9_axic_register_slice_1               |   216|
|49    |                b_pipe                             |axi_register_slice_v2_1_9_axic_register_slice__parameterized1 |    48|
|50    |                r_pipe                             |axi_register_slice_v2_1_9_axic_register_slice__parameterized2 |   146|
|51    |              \WR.aw_channel_0                     |axi_protocol_converter_v2_1_9_b2s_aw_channel                  |   187|
|52    |                aw_cmd_fsm_0                       |axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm                  |    33|
|53    |                cmd_translator_0                   |axi_protocol_converter_v2_1_9_b2s_cmd_translator              |   138|
|54    |                  incr_cmd_0                       |axi_protocol_converter_v2_1_9_b2s_incr_cmd                    |    46|
|55    |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_9_b2s_wrap_cmd                    |    88|
|56    |              \WR.b_channel_0                      |axi_protocol_converter_v2_1_9_b2s_b_channel                   |    70|
|57    |                bid_fifo_0                         |axi_protocol_converter_v2_1_9_b2s_simple_fifo                 |    38|
|58    |                bresp_fifo_0                       |axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0 |     8|
|59    |    rst_processing_system7_0_100M                  |effects_loop_rst_processing_system7_0_100M_0                  |    66|
|60    |      U0                                           |proc_sys_reset                                                |    66|
|61    |        EXT_LPF                                    |lpf                                                           |    23|
|62    |          \ACTIVE_LOW_AUX.ACT_LO_AUX               |cdc_sync                                                      |     6|
|63    |          \ACTIVE_LOW_EXT.ACT_LO_EXT               |cdc_sync_0                                                    |     6|
|64    |        SEQ                                        |sequence_psr                                                  |    38|
|65    |          SEQ_COUNTER                              |upcnt_n                                                       |    13|
|66    |    trem_0                                         |effects_loop_trem_0_0                                         |   607|
|67    |      U0                                           |trem                                                          |   606|
|68    |    xlconstant_0                                   |effects_loop_xlconstant_0_0                                   |     0|
|69    |    zed_audio_ctrl_0                               |effects_loop_zed_audio_ctrl_0_0                               |   483|
|70    |      U0                                           |i2s_ctrl                                                      |   482|
|71    |        AXI_LITE_IPIF_I                            |axi_lite_ipif                                                 |   141|
|72    |          I_SLAVE_ATTACHMENT                       |slave_attachment                                              |   141|
|73    |            I_DECODER                              |address_decoder                                               |    91|
|74    |        USER_LOGIC_I                               |user_logic                                                    |   341|
|75    |          Inst_iis_deser                           |iis_deser                                                     |    80|
|76    |          Inst_iis_ser                             |iis_ser                                                       |   123|
+------+---------------------------------------------------+--------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:30 ; elapsed = 00:02:40 . Memory (MB): peak = 987.609 ; gain = 781.516
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 12 critical warnings and 266 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:18 ; elapsed = 00:02:15 . Memory (MB): peak = 987.609 ; gain = 522.207
Synthesis Optimization Complete : Time (s): cpu = 00:02:30 ; elapsed = 00:02:40 . Memory (MB): peak = 987.609 ; gain = 781.516
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 886 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 168 instances were transformed.
  FDR => FDRE: 8 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LD => LDCE: 16 instances
  LD => LDCE (inverted pins: G): 4 instances
  LDC => LDCE: 137 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
681 Infos, 141 Warnings, 22 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:29 ; elapsed = 00:02:34 . Memory (MB): peak = 987.609 ; gain = 730.316
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 987.609 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jun 19 16:31:18 2017...
