Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  4 22:49:56 2025
| Host         : HYPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (4)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_outputBuffer/u_fifo_CU/empty_reg_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_uart/U_Tx/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_uart/U_Tx/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_uart/U_Tx/tx_busy_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.005     -127.648                    101                 3631        0.037        0.000                      0                 3631        3.750        0.000                       0                  1493  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -6.005     -127.648                    101                 3631        0.037        0.000                      0                 3631        3.750        0.000                       0                  1493  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          101  Failing Endpoints,  Worst Slack       -6.005ns,  Total Violation     -127.648ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.005ns  (required time - arrival time)
  Source:                 u_GP_calculator/U_APB_Intf/slv_reg2_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_calculator/U_APB_Intf/PRDATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.974ns  (logic 8.719ns (54.584%)  route 7.255ns (45.416%))
  Logic Levels:           29  (CARRY4=18 LUT3=5 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        1.620     5.141    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X2Y26          FDCE                                         r  u_GP_calculator/U_APB_Intf/slv_reg2_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.518     5.659 f  u_GP_calculator/U_APB_Intf/slv_reg2_reg[0]_replica/Q
                         net (fo=35, routed)          0.758     6.417    u_GP_calculator/U_APB_Intf/slv_reg2_reg_n_0_[0]_repN
    SLICE_X3Y25          LUT4 (Prop_lut4_I0_O)        0.124     6.541 r  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_comp/O
                         net (fo=1, routed)           0.426     6.968    u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_n_0_repN
    SLICE_X5Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.092 r  u_GP_calculator/U_APB_Intf/RESULT0_carry__0_i_4_comp/O
                         net (fo=2, routed)           0.520     7.612    u_GP_calculator/U_calculator/PRDATA_reg[5]_i_7_0[0]
    SLICE_X3Y27          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.138 r  u_GP_calculator/U_calculator/RESULT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.138    u_GP_calculator/U_calculator/RESULT0_carry__0_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.409 r  u_GP_calculator/U_calculator/RESULT0_carry__1/CO[0]
                         net (fo=11, routed)          0.768     9.177    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_53[0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.373     9.550 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_69/O
                         net (fo=1, routed)           0.000     9.550    u_GP_calculator/U_calculator/PRDATA[7]_i_59[0]
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.100 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.100    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_53_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.214 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.214    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_50_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.371 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_49/CO[1]
                         net (fo=11, routed)          0.649    11.020    u_GP_calculator/U_APB_Intf/DI[1]
    SLICE_X5Y27          LUT3 (Prop_lut3_I0_O)        0.329    11.349 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_60/O
                         net (fo=1, routed)           0.000    11.349    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_60_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.899 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.899    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_41_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.013 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.013    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_38_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.170 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_37/CO[1]
                         net (fo=11, routed)          0.791    12.961    u_GP_calculator/U_APB_Intf/CO[0]
    SLICE_X5Y30          LUT3 (Prop_lut3_I0_O)        0.329    13.290 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_48/O
                         net (fo=1, routed)           0.000    13.290    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_48_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.840 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.840    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_29_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.954 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.954    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_26_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.111 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_25/CO[1]
                         net (fo=11, routed)          0.582    14.693    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_1[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I0_O)        0.329    15.022 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_35/O
                         net (fo=1, routed)           0.000    15.022    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.420 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.420    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_20_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.534 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.534    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.691 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_16/CO[1]
                         net (fo=11, routed)          0.644    16.335    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_3[0]
    SLICE_X6Y32          LUT3 (Prop_lut3_I0_O)        0.329    16.664 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_20/O
                         net (fo=1, routed)           0.000    16.664    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_20_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.197 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.197    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_9_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.314 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.314    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_12_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.471 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_11/CO[1]
                         net (fo=11, routed)          0.535    18.006    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_5[0]
    SLICE_X5Y34          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.850    18.856 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_8/O[3]
                         net (fo=3, routed)           0.597    19.453    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_8_n_4
    SLICE_X7Y34          LUT6 (Prop_lut6_I5_O)        0.306    19.759 r  u_GP_calculator/U_APB_Intf/PRDATA[3]_i_9/O
                         net (fo=2, routed)           0.414    20.173    u_GP_calculator/U_APB_Intf/PRDATA[3]_i_9_n_0
    SLICE_X7Y35          LUT5 (Prop_lut5_I0_O)        0.124    20.297 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_14/O
                         net (fo=2, routed)           0.276    20.573    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_14_n_0
    SLICE_X7Y35          LUT6 (Prop_lut6_I4_O)        0.124    20.697 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_6/O
                         net (fo=1, routed)           0.294    20.991    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_6_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I5_O)        0.124    21.115 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_1__3/O
                         net (fo=1, routed)           0.000    21.115    u_GP_calculator/U_APB_Intf/p_0_in[6]
    SLICE_X4Y35          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        1.512    14.853    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y35          FDRE (Setup_fdre_C_D)        0.032    15.110    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -21.115    
  -------------------------------------------------------------------
                         slack                                 -6.005    

Slack (VIOLATED) :        -5.873ns  (required time - arrival time)
  Source:                 u_GP_calculator/U_APB_Intf/slv_reg2_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_calculator/U_APB_Intf/PRDATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.857ns  (logic 8.591ns (54.179%)  route 7.266ns (45.821%))
  Logic Levels:           29  (CARRY4=18 LUT2=1 LUT3=5 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        1.620     5.141    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X2Y26          FDCE                                         r  u_GP_calculator/U_APB_Intf/slv_reg2_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.518     5.659 f  u_GP_calculator/U_APB_Intf/slv_reg2_reg[0]_replica/Q
                         net (fo=35, routed)          0.758     6.417    u_GP_calculator/U_APB_Intf/slv_reg2_reg_n_0_[0]_repN
    SLICE_X3Y25          LUT4 (Prop_lut4_I0_O)        0.124     6.541 r  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_comp/O
                         net (fo=1, routed)           0.426     6.968    u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_n_0_repN
    SLICE_X5Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.092 r  u_GP_calculator/U_APB_Intf/RESULT0_carry__0_i_4_comp/O
                         net (fo=2, routed)           0.520     7.612    u_GP_calculator/U_calculator/PRDATA_reg[5]_i_7_0[0]
    SLICE_X3Y27          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.138 r  u_GP_calculator/U_calculator/RESULT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.138    u_GP_calculator/U_calculator/RESULT0_carry__0_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.409 r  u_GP_calculator/U_calculator/RESULT0_carry__1/CO[0]
                         net (fo=11, routed)          0.768     9.177    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_53[0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.373     9.550 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_69/O
                         net (fo=1, routed)           0.000     9.550    u_GP_calculator/U_calculator/PRDATA[7]_i_59[0]
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.100 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.100    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_53_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.214 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.214    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_50_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.371 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_49/CO[1]
                         net (fo=11, routed)          0.649    11.020    u_GP_calculator/U_APB_Intf/DI[1]
    SLICE_X5Y27          LUT3 (Prop_lut3_I0_O)        0.329    11.349 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_60/O
                         net (fo=1, routed)           0.000    11.349    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_60_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.899 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.899    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_41_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.013 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.013    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_38_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.170 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_37/CO[1]
                         net (fo=11, routed)          0.791    12.961    u_GP_calculator/U_APB_Intf/CO[0]
    SLICE_X5Y30          LUT3 (Prop_lut3_I0_O)        0.329    13.290 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_48/O
                         net (fo=1, routed)           0.000    13.290    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_48_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.840 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.840    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_29_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.954 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.954    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_26_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.111 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_25/CO[1]
                         net (fo=11, routed)          0.582    14.693    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_1[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I0_O)        0.329    15.022 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_35/O
                         net (fo=1, routed)           0.000    15.022    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.420 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.420    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_20_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.534 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.534    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.691 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_16/CO[1]
                         net (fo=11, routed)          0.644    16.335    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_3[0]
    SLICE_X6Y32          LUT3 (Prop_lut3_I0_O)        0.329    16.664 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_20/O
                         net (fo=1, routed)           0.000    16.664    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_20_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.197 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.197    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_9_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.314 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.314    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_12_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.471 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_11/CO[1]
                         net (fo=11, routed)          0.860    18.331    u_GP_calculator_n_14
    SLICE_X5Y36          LUT2 (Prop_lut2_I0_O)        0.332    18.663 r  PRDATA[7]_i_13/O
                         net (fo=1, routed)           0.000    18.663    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_0[0]
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.154 f  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_5/CO[1]
                         net (fo=3, routed)           0.320    19.474    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_5_n_2
    SLICE_X7Y36          LUT6 (Prop_lut6_I5_O)        0.329    19.803 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_3__0/O
                         net (fo=8, routed)           0.788    20.591    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_3__0_n_0
    SLICE_X0Y35          LUT5 (Prop_lut5_I4_O)        0.124    20.715 r  u_GP_calculator/U_APB_Intf/PRDATA[2]_i_4/O
                         net (fo=1, routed)           0.159    20.874    u_GP_calculator/U_APB_Intf/PRDATA[2]_i_4_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I5_O)        0.124    20.998 r  u_GP_calculator/U_APB_Intf/PRDATA[2]_i_1__3/O
                         net (fo=1, routed)           0.000    20.998    u_GP_calculator/U_APB_Intf/p_0_in[2]
    SLICE_X0Y35          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        1.514    14.855    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[2]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)        0.031    15.125    u_GP_calculator/U_APB_Intf/PRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -20.998    
  -------------------------------------------------------------------
                         slack                                 -5.873    

Slack (VIOLATED) :        -5.840ns  (required time - arrival time)
  Source:                 u_GP_calculator/U_APB_Intf/slv_reg2_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_calculator/U_APB_Intf/PRDATA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.824ns  (logic 8.591ns (54.291%)  route 7.233ns (45.709%))
  Logic Levels:           29  (CARRY4=18 LUT2=1 LUT3=5 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        1.620     5.141    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X2Y26          FDCE                                         r  u_GP_calculator/U_APB_Intf/slv_reg2_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.518     5.659 f  u_GP_calculator/U_APB_Intf/slv_reg2_reg[0]_replica/Q
                         net (fo=35, routed)          0.758     6.417    u_GP_calculator/U_APB_Intf/slv_reg2_reg_n_0_[0]_repN
    SLICE_X3Y25          LUT4 (Prop_lut4_I0_O)        0.124     6.541 r  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_comp/O
                         net (fo=1, routed)           0.426     6.968    u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_n_0_repN
    SLICE_X5Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.092 r  u_GP_calculator/U_APB_Intf/RESULT0_carry__0_i_4_comp/O
                         net (fo=2, routed)           0.520     7.612    u_GP_calculator/U_calculator/PRDATA_reg[5]_i_7_0[0]
    SLICE_X3Y27          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.138 r  u_GP_calculator/U_calculator/RESULT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.138    u_GP_calculator/U_calculator/RESULT0_carry__0_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.409 r  u_GP_calculator/U_calculator/RESULT0_carry__1/CO[0]
                         net (fo=11, routed)          0.768     9.177    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_53[0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.373     9.550 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_69/O
                         net (fo=1, routed)           0.000     9.550    u_GP_calculator/U_calculator/PRDATA[7]_i_59[0]
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.100 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.100    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_53_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.214 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.214    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_50_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.371 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_49/CO[1]
                         net (fo=11, routed)          0.649    11.020    u_GP_calculator/U_APB_Intf/DI[1]
    SLICE_X5Y27          LUT3 (Prop_lut3_I0_O)        0.329    11.349 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_60/O
                         net (fo=1, routed)           0.000    11.349    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_60_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.899 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.899    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_41_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.013 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.013    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_38_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.170 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_37/CO[1]
                         net (fo=11, routed)          0.791    12.961    u_GP_calculator/U_APB_Intf/CO[0]
    SLICE_X5Y30          LUT3 (Prop_lut3_I0_O)        0.329    13.290 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_48/O
                         net (fo=1, routed)           0.000    13.290    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_48_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.840 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.840    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_29_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.954 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.954    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_26_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.111 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_25/CO[1]
                         net (fo=11, routed)          0.582    14.693    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_1[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I0_O)        0.329    15.022 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_35/O
                         net (fo=1, routed)           0.000    15.022    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.420 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.420    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_20_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.534 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.534    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.691 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_16/CO[1]
                         net (fo=11, routed)          0.644    16.335    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_3[0]
    SLICE_X6Y32          LUT3 (Prop_lut3_I0_O)        0.329    16.664 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_20/O
                         net (fo=1, routed)           0.000    16.664    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_20_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.197 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.197    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_9_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.314 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.314    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_12_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.471 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_11/CO[1]
                         net (fo=11, routed)          0.860    18.331    u_GP_calculator_n_14
    SLICE_X5Y36          LUT2 (Prop_lut2_I0_O)        0.332    18.663 r  PRDATA[7]_i_13/O
                         net (fo=1, routed)           0.000    18.663    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_0[0]
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.154 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_5/CO[1]
                         net (fo=3, routed)           0.336    19.490    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_5_n_2
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.329    19.819 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_5/O
                         net (fo=7, routed)           0.634    20.453    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_5_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I0_O)        0.124    20.577 r  u_GP_calculator/U_APB_Intf/PRDATA[1]_i_4/O
                         net (fo=1, routed)           0.264    20.841    u_GP_calculator/U_APB_Intf/PRDATA[1]_i_4_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124    20.965 r  u_GP_calculator/U_APB_Intf/PRDATA[1]_i_1__3/O
                         net (fo=1, routed)           0.000    20.965    u_GP_calculator/U_APB_Intf/p_0_in[1]
    SLICE_X3Y35          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        1.514    14.855    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[1]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y35          FDRE (Setup_fdre_C_D)        0.031    15.125    u_GP_calculator/U_APB_Intf/PRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -20.965    
  -------------------------------------------------------------------
                         slack                                 -5.840    

Slack (VIOLATED) :        -5.808ns  (required time - arrival time)
  Source:                 u_GP_calculator/U_APB_Intf/slv_reg2_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_calculator/U_APB_Intf/PRDATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.825ns  (logic 8.591ns (54.286%)  route 7.234ns (45.714%))
  Logic Levels:           29  (CARRY4=18 LUT2=1 LUT3=5 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        1.620     5.141    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X2Y26          FDCE                                         r  u_GP_calculator/U_APB_Intf/slv_reg2_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.518     5.659 f  u_GP_calculator/U_APB_Intf/slv_reg2_reg[0]_replica/Q
                         net (fo=35, routed)          0.758     6.417    u_GP_calculator/U_APB_Intf/slv_reg2_reg_n_0_[0]_repN
    SLICE_X3Y25          LUT4 (Prop_lut4_I0_O)        0.124     6.541 r  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_comp/O
                         net (fo=1, routed)           0.426     6.968    u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_n_0_repN
    SLICE_X5Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.092 r  u_GP_calculator/U_APB_Intf/RESULT0_carry__0_i_4_comp/O
                         net (fo=2, routed)           0.520     7.612    u_GP_calculator/U_calculator/PRDATA_reg[5]_i_7_0[0]
    SLICE_X3Y27          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.138 r  u_GP_calculator/U_calculator/RESULT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.138    u_GP_calculator/U_calculator/RESULT0_carry__0_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.409 r  u_GP_calculator/U_calculator/RESULT0_carry__1/CO[0]
                         net (fo=11, routed)          0.768     9.177    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_53[0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.373     9.550 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_69/O
                         net (fo=1, routed)           0.000     9.550    u_GP_calculator/U_calculator/PRDATA[7]_i_59[0]
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.100 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.100    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_53_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.214 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.214    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_50_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.371 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_49/CO[1]
                         net (fo=11, routed)          0.649    11.020    u_GP_calculator/U_APB_Intf/DI[1]
    SLICE_X5Y27          LUT3 (Prop_lut3_I0_O)        0.329    11.349 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_60/O
                         net (fo=1, routed)           0.000    11.349    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_60_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.899 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.899    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_41_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.013 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.013    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_38_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.170 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_37/CO[1]
                         net (fo=11, routed)          0.791    12.961    u_GP_calculator/U_APB_Intf/CO[0]
    SLICE_X5Y30          LUT3 (Prop_lut3_I0_O)        0.329    13.290 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_48/O
                         net (fo=1, routed)           0.000    13.290    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_48_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.840 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.840    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_29_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.954 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.954    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_26_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.111 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_25/CO[1]
                         net (fo=11, routed)          0.582    14.693    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_1[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I0_O)        0.329    15.022 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_35/O
                         net (fo=1, routed)           0.000    15.022    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.420 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.420    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_20_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.534 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.534    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.691 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_16/CO[1]
                         net (fo=11, routed)          0.644    16.335    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_3[0]
    SLICE_X6Y32          LUT3 (Prop_lut3_I0_O)        0.329    16.664 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_20/O
                         net (fo=1, routed)           0.000    16.664    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_20_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.197 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.197    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_9_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.314 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.314    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_12_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.471 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_11/CO[1]
                         net (fo=11, routed)          0.860    18.331    u_GP_calculator_n_14
    SLICE_X5Y36          LUT2 (Prop_lut2_I0_O)        0.332    18.663 r  PRDATA[7]_i_13/O
                         net (fo=1, routed)           0.000    18.663    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_0[0]
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.154 f  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_5/CO[1]
                         net (fo=3, routed)           0.320    19.474    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_5_n_2
    SLICE_X7Y36          LUT6 (Prop_lut6_I5_O)        0.329    19.803 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_3__0/O
                         net (fo=8, routed)           0.754    20.557    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_3__0_n_0
    SLICE_X6Y36          LUT5 (Prop_lut5_I4_O)        0.124    20.681 r  u_GP_calculator/U_APB_Intf/PRDATA[3]_i_5/O
                         net (fo=1, routed)           0.162    20.843    u_GP_calculator/U_APB_Intf/PRDATA[3]_i_5_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I5_O)        0.124    20.967 r  u_GP_calculator/U_APB_Intf/PRDATA[3]_i_1__3/O
                         net (fo=1, routed)           0.000    20.967    u_GP_calculator/U_APB_Intf/p_0_in[3]
    SLICE_X6Y36          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        1.512    14.853    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[3]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X6Y36          FDRE (Setup_fdre_C_D)        0.081    15.159    u_GP_calculator/U_APB_Intf/PRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -20.967    
  -------------------------------------------------------------------
                         slack                                 -5.808    

Slack (VIOLATED) :        -5.768ns  (required time - arrival time)
  Source:                 u_GP_calculator/U_APB_Intf/slv_reg2_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_calculator/U_APB_Intf/PRDATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.736ns  (logic 8.548ns (54.321%)  route 7.188ns (45.679%))
  Logic Levels:           28  (CARRY4=18 LUT3=6 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        1.620     5.141    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X2Y26          FDCE                                         r  u_GP_calculator/U_APB_Intf/slv_reg2_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.518     5.659 f  u_GP_calculator/U_APB_Intf/slv_reg2_reg[0]_replica/Q
                         net (fo=35, routed)          0.758     6.417    u_GP_calculator/U_APB_Intf/slv_reg2_reg_n_0_[0]_repN
    SLICE_X3Y25          LUT4 (Prop_lut4_I0_O)        0.124     6.541 r  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_comp/O
                         net (fo=1, routed)           0.426     6.968    u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_n_0_repN
    SLICE_X5Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.092 r  u_GP_calculator/U_APB_Intf/RESULT0_carry__0_i_4_comp/O
                         net (fo=2, routed)           0.520     7.612    u_GP_calculator/U_calculator/PRDATA_reg[5]_i_7_0[0]
    SLICE_X3Y27          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.138 r  u_GP_calculator/U_calculator/RESULT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.138    u_GP_calculator/U_calculator/RESULT0_carry__0_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.409 r  u_GP_calculator/U_calculator/RESULT0_carry__1/CO[0]
                         net (fo=11, routed)          0.768     9.177    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_53[0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.373     9.550 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_69/O
                         net (fo=1, routed)           0.000     9.550    u_GP_calculator/U_calculator/PRDATA[7]_i_59[0]
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.100 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.100    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_53_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.214 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.214    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_50_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.371 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_49/CO[1]
                         net (fo=11, routed)          0.649    11.020    u_GP_calculator/U_APB_Intf/DI[1]
    SLICE_X5Y27          LUT3 (Prop_lut3_I0_O)        0.329    11.349 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_60/O
                         net (fo=1, routed)           0.000    11.349    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_60_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.899 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.899    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_41_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.013 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.013    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_38_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.170 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_37/CO[1]
                         net (fo=11, routed)          0.791    12.961    u_GP_calculator/U_APB_Intf/CO[0]
    SLICE_X5Y30          LUT3 (Prop_lut3_I0_O)        0.329    13.290 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_48/O
                         net (fo=1, routed)           0.000    13.290    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_48_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.840 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.840    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_29_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.954 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.954    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_26_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.111 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_25/CO[1]
                         net (fo=11, routed)          0.582    14.693    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_1[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I0_O)        0.329    15.022 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_35/O
                         net (fo=1, routed)           0.000    15.022    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.420 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.420    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_20_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.534 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.534    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.691 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_16/CO[1]
                         net (fo=11, routed)          0.644    16.335    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_3[0]
    SLICE_X6Y32          LUT3 (Prop_lut3_I0_O)        0.329    16.664 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_20/O
                         net (fo=1, routed)           0.000    16.664    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_20_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.197 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.197    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_9_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.314 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.314    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_12_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.471 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_11/CO[1]
                         net (fo=11, routed)          0.535    18.006    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_5[0]
    SLICE_X5Y34          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.806    18.812 f  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_8/O[1]
                         net (fo=5, routed)           0.637    19.449    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_8_n_6
    SLICE_X4Y35          LUT6 (Prop_lut6_I0_O)        0.303    19.752 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_15/O
                         net (fo=2, routed)           0.313    20.066    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_15_n_0
    SLICE_X6Y35          LUT3 (Prop_lut3_I0_O)        0.124    20.190 r  u_GP_calculator/U_APB_Intf/PRDATA[4]_i_9/O
                         net (fo=1, routed)           0.564    20.753    u_GP_calculator/U_APB_Intf/PRDATA[4]_i_9_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I5_O)        0.124    20.877 r  u_GP_calculator/U_APB_Intf/PRDATA[4]_i_1__3_comp/O
                         net (fo=1, routed)           0.000    20.877    u_GP_calculator/U_APB_Intf/p_0_in[4]
    SLICE_X4Y35          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        1.512    14.853    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[4]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y35          FDRE (Setup_fdre_C_D)        0.031    15.109    u_GP_calculator/U_APB_Intf/PRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -20.877    
  -------------------------------------------------------------------
                         slack                                 -5.768    

Slack (VIOLATED) :        -5.729ns  (required time - arrival time)
  Source:                 u_GP_calculator/U_APB_Intf/slv_reg2_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_calculator/U_APB_Intf/PRDATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.695ns  (logic 8.595ns (54.762%)  route 7.100ns (45.238%))
  Logic Levels:           28  (CARRY4=18 LUT3=5 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        1.620     5.141    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X2Y26          FDCE                                         r  u_GP_calculator/U_APB_Intf/slv_reg2_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.518     5.659 f  u_GP_calculator/U_APB_Intf/slv_reg2_reg[0]_replica/Q
                         net (fo=35, routed)          0.758     6.417    u_GP_calculator/U_APB_Intf/slv_reg2_reg_n_0_[0]_repN
    SLICE_X3Y25          LUT4 (Prop_lut4_I0_O)        0.124     6.541 r  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_comp/O
                         net (fo=1, routed)           0.426     6.968    u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_n_0_repN
    SLICE_X5Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.092 r  u_GP_calculator/U_APB_Intf/RESULT0_carry__0_i_4_comp/O
                         net (fo=2, routed)           0.520     7.612    u_GP_calculator/U_calculator/PRDATA_reg[5]_i_7_0[0]
    SLICE_X3Y27          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.138 r  u_GP_calculator/U_calculator/RESULT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.138    u_GP_calculator/U_calculator/RESULT0_carry__0_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.409 r  u_GP_calculator/U_calculator/RESULT0_carry__1/CO[0]
                         net (fo=11, routed)          0.768     9.177    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_53[0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.373     9.550 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_69/O
                         net (fo=1, routed)           0.000     9.550    u_GP_calculator/U_calculator/PRDATA[7]_i_59[0]
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.100 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.100    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_53_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.214 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.214    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_50_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.371 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_49/CO[1]
                         net (fo=11, routed)          0.649    11.020    u_GP_calculator/U_APB_Intf/DI[1]
    SLICE_X5Y27          LUT3 (Prop_lut3_I0_O)        0.329    11.349 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_60/O
                         net (fo=1, routed)           0.000    11.349    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_60_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.899 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.899    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_41_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.013 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.013    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_38_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.170 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_37/CO[1]
                         net (fo=11, routed)          0.791    12.961    u_GP_calculator/U_APB_Intf/CO[0]
    SLICE_X5Y30          LUT3 (Prop_lut3_I0_O)        0.329    13.290 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_48/O
                         net (fo=1, routed)           0.000    13.290    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_48_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.840 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.840    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_29_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.954 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.954    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_26_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.111 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_25/CO[1]
                         net (fo=11, routed)          0.582    14.693    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_1[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I0_O)        0.329    15.022 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_35/O
                         net (fo=1, routed)           0.000    15.022    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.420 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.420    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_20_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.534 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.534    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.691 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_16/CO[1]
                         net (fo=11, routed)          0.644    16.335    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_3[0]
    SLICE_X6Y32          LUT3 (Prop_lut3_I0_O)        0.329    16.664 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_20/O
                         net (fo=1, routed)           0.000    16.664    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_20_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.197 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.197    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_9_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.314 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.314    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_12_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.471 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_11/CO[1]
                         net (fo=11, routed)          0.535    18.006    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_5[0]
    SLICE_X5Y34          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.850    18.856 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_8/O[3]
                         net (fo=3, routed)           0.597    19.453    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_8_n_4
    SLICE_X7Y34          LUT6 (Prop_lut6_I5_O)        0.306    19.759 r  u_GP_calculator/U_APB_Intf/PRDATA[3]_i_9/O
                         net (fo=2, routed)           0.414    20.173    u_GP_calculator/U_APB_Intf/PRDATA[3]_i_9_n_0
    SLICE_X7Y35          LUT5 (Prop_lut5_I0_O)        0.124    20.297 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_14/O
                         net (fo=2, routed)           0.416    20.713    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_14_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I4_O)        0.124    20.837 r  u_GP_calculator/U_APB_Intf/PRDATA[5]_i_1__3_comp/O
                         net (fo=1, routed)           0.000    20.837    u_GP_calculator/U_APB_Intf/p_0_in[5]
    SLICE_X7Y34          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        1.511    14.852    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X7Y34          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[5]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X7Y34          FDRE (Setup_fdre_C_D)        0.031    15.108    u_GP_calculator/U_APB_Intf/PRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -20.837    
  -------------------------------------------------------------------
                         slack                                 -5.729    

Slack (VIOLATED) :        -5.639ns  (required time - arrival time)
  Source:                 u_GP_calculator/U_APB_Intf/slv_reg2_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_calculator/U_APB_Intf/PRDATA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.653ns  (logic 8.467ns (54.092%)  route 7.186ns (45.908%))
  Logic Levels:           28  (CARRY4=18 LUT2=1 LUT3=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        1.620     5.141    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X2Y26          FDCE                                         r  u_GP_calculator/U_APB_Intf/slv_reg2_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.518     5.659 f  u_GP_calculator/U_APB_Intf/slv_reg2_reg[0]_replica/Q
                         net (fo=35, routed)          0.758     6.417    u_GP_calculator/U_APB_Intf/slv_reg2_reg_n_0_[0]_repN
    SLICE_X3Y25          LUT4 (Prop_lut4_I0_O)        0.124     6.541 r  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_comp/O
                         net (fo=1, routed)           0.426     6.968    u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_n_0_repN
    SLICE_X5Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.092 r  u_GP_calculator/U_APB_Intf/RESULT0_carry__0_i_4_comp/O
                         net (fo=2, routed)           0.520     7.612    u_GP_calculator/U_calculator/PRDATA_reg[5]_i_7_0[0]
    SLICE_X3Y27          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.138 r  u_GP_calculator/U_calculator/RESULT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.138    u_GP_calculator/U_calculator/RESULT0_carry__0_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.409 r  u_GP_calculator/U_calculator/RESULT0_carry__1/CO[0]
                         net (fo=11, routed)          0.768     9.177    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_53[0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.373     9.550 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_69/O
                         net (fo=1, routed)           0.000     9.550    u_GP_calculator/U_calculator/PRDATA[7]_i_59[0]
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.100 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.100    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_53_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.214 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.214    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_50_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.371 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_49/CO[1]
                         net (fo=11, routed)          0.649    11.020    u_GP_calculator/U_APB_Intf/DI[1]
    SLICE_X5Y27          LUT3 (Prop_lut3_I0_O)        0.329    11.349 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_60/O
                         net (fo=1, routed)           0.000    11.349    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_60_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.899 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.899    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_41_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.013 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.013    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_38_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.170 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_37/CO[1]
                         net (fo=11, routed)          0.791    12.961    u_GP_calculator/U_APB_Intf/CO[0]
    SLICE_X5Y30          LUT3 (Prop_lut3_I0_O)        0.329    13.290 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_48/O
                         net (fo=1, routed)           0.000    13.290    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_48_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.840 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.840    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_29_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.954 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.954    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_26_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.111 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_25/CO[1]
                         net (fo=11, routed)          0.582    14.693    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_1[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I0_O)        0.329    15.022 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_35/O
                         net (fo=1, routed)           0.000    15.022    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.420 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.420    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_20_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.534 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.534    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.691 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_16/CO[1]
                         net (fo=11, routed)          0.644    16.335    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_3[0]
    SLICE_X6Y32          LUT3 (Prop_lut3_I0_O)        0.329    16.664 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_20/O
                         net (fo=1, routed)           0.000    16.664    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_20_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.197 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.197    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_9_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.314 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.314    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_12_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.471 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_11/CO[1]
                         net (fo=11, routed)          0.860    18.331    u_GP_calculator_n_14
    SLICE_X5Y36          LUT2 (Prop_lut2_I0_O)        0.332    18.663 r  PRDATA[7]_i_13/O
                         net (fo=1, routed)           0.000    18.663    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_0[0]
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.154 f  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_5/CO[1]
                         net (fo=3, routed)           0.320    19.474    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_5_n_2
    SLICE_X7Y36          LUT6 (Prop_lut6_I5_O)        0.329    19.803 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_3__0/O
                         net (fo=8, routed)           0.867    20.670    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_3__0_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I1_O)        0.124    20.794 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_1__3_comp/O
                         net (fo=1, routed)           0.000    20.794    u_GP_calculator/U_APB_Intf/p_0_in[7]
    SLICE_X6Y35          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        1.512    14.853    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X6Y35          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X6Y35          FDRE (Setup_fdre_C_D)        0.077    15.155    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -20.794    
  -------------------------------------------------------------------
                         slack                                 -5.639    

Slack (VIOLATED) :        -5.632ns  (required time - arrival time)
  Source:                 u_GP_calculator/U_APB_Intf/slv_reg2_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_calculator/U_APB_Intf/PRDATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.660ns  (logic 8.587ns (54.835%)  route 7.073ns (45.165%))
  Logic Levels:           29  (CARRY4=18 LUT2=1 LUT3=5 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        1.620     5.141    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X2Y26          FDCE                                         r  u_GP_calculator/U_APB_Intf/slv_reg2_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.518     5.659 f  u_GP_calculator/U_APB_Intf/slv_reg2_reg[0]_replica/Q
                         net (fo=35, routed)          0.758     6.417    u_GP_calculator/U_APB_Intf/slv_reg2_reg_n_0_[0]_repN
    SLICE_X3Y25          LUT4 (Prop_lut4_I0_O)        0.124     6.541 r  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_comp/O
                         net (fo=1, routed)           0.426     6.968    u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_n_0_repN
    SLICE_X5Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.092 r  u_GP_calculator/U_APB_Intf/RESULT0_carry__0_i_4_comp/O
                         net (fo=2, routed)           0.520     7.612    u_GP_calculator/U_calculator/PRDATA_reg[5]_i_7_0[0]
    SLICE_X3Y27          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.138 r  u_GP_calculator/U_calculator/RESULT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.138    u_GP_calculator/U_calculator/RESULT0_carry__0_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.409 r  u_GP_calculator/U_calculator/RESULT0_carry__1/CO[0]
                         net (fo=11, routed)          0.768     9.177    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_53[0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.373     9.550 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_69/O
                         net (fo=1, routed)           0.000     9.550    u_GP_calculator/U_calculator/PRDATA[7]_i_59[0]
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.100 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.100    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_53_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.214 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    10.214    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_50_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.371 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_49/CO[1]
                         net (fo=11, routed)          0.649    11.020    u_GP_calculator/U_APB_Intf/DI[1]
    SLICE_X5Y27          LUT3 (Prop_lut3_I0_O)        0.329    11.349 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_60/O
                         net (fo=1, routed)           0.000    11.349    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_60_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.899 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    11.899    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_41_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.013 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.013    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_38_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.170 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_37/CO[1]
                         net (fo=11, routed)          0.791    12.961    u_GP_calculator/U_APB_Intf/CO[0]
    SLICE_X5Y30          LUT3 (Prop_lut3_I0_O)        0.329    13.290 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_48/O
                         net (fo=1, routed)           0.000    13.290    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_48_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.840 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    13.840    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_29_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.954 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.954    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_26_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.111 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_25/CO[1]
                         net (fo=11, routed)          0.582    14.693    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_1[0]
    SLICE_X4Y32          LUT3 (Prop_lut3_I0_O)        0.329    15.022 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_35/O
                         net (fo=1, routed)           0.000    15.022    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_35_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.420 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.420    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_20_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.534 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.534    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.691 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_16/CO[1]
                         net (fo=11, routed)          0.644    16.335    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_3[0]
    SLICE_X6Y32          LUT3 (Prop_lut3_I0_O)        0.329    16.664 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_20/O
                         net (fo=1, routed)           0.000    16.664    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_20_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.197 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.197    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_9_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.314 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.314    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_12_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.471 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_11/CO[1]
                         net (fo=11, routed)          0.860    18.331    u_GP_calculator_n_14
    SLICE_X5Y36          LUT2 (Prop_lut2_I0_O)        0.332    18.663 r  PRDATA[7]_i_13/O
                         net (fo=1, routed)           0.000    18.663    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_0[0]
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    19.154 f  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_5/CO[1]
                         net (fo=3, routed)           0.320    19.474    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_5_n_2
    SLICE_X7Y36          LUT6 (Prop_lut6_I5_O)        0.329    19.803 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_3__0/O
                         net (fo=8, routed)           0.491    20.294    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_3__0_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I0_O)        0.124    20.418 r  u_GP_calculator/U_APB_Intf/PRDATA[0]_i_4/O
                         net (fo=1, routed)           0.263    20.681    u_GP_calculator/U_APB_Intf/PRDATA[0]_i_4_n_0
    SLICE_X3Y35          LUT4 (Prop_lut4_I3_O)        0.120    20.801 r  u_GP_calculator/U_APB_Intf/PRDATA[0]_i_1__3/O
                         net (fo=1, routed)           0.000    20.801    u_GP_calculator/U_APB_Intf/p_0_in[0]
    SLICE_X3Y35          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        1.514    14.855    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[0]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y35          FDRE (Setup_fdre_C_D)        0.075    15.169    u_GP_calculator/U_APB_Intf/PRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                         -20.801    
  -------------------------------------------------------------------
                         slack                                 -5.632    

Slack (VIOLATED) :        -1.731ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.695ns  (logic 5.532ns (47.302%)  route 6.163ns (52.698%))
  Logic Levels:           15  (CARRY4=7 LUT3=4 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        1.551     5.072    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.419     5.491 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[9]/Q
                         net (fo=14, routed)          1.151     6.643    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[9]
    SLICE_X8Y26          LUT3 (Prop_lut3_I0_O)        0.321     6.964 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_i_3/O
                         net (fo=2, routed)           0.857     7.820    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_i_3_n_0
    SLICE_X8Y26          LUT4 (Prop_lut4_I0_O)        0.328     8.148 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.148    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_i_7_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.681 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.681    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.004 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__3/O[1]
                         net (fo=2, routed)           0.504     9.508    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__3_n_6
    SLICE_X9Y27          LUT3 (Prop_lut3_I0_O)        0.335     9.843 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_i_1/O
                         net (fo=2, routed)           0.561    10.404    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_i_1_n_0
    SLICE_X9Y27          LUT4 (Prop_lut4_I3_O)        0.327    10.731 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.731    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_i_5_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.132 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.132    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.354 f  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3/O[0]
                         net (fo=12, routed)          0.868    12.223    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3_n_7
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.299    12.522 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_2/O
                         net (fo=1, routed)           0.568    13.090    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_2_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.488 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.488    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.801 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1/O[3]
                         net (fo=3, routed)           0.730    14.531    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1_n_4
    SLICE_X11Y28         LUT4 (Prop_lut4_I2_O)        0.306    14.837 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_i_5/O
                         net (fo=1, routed)           0.000    14.837    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_i_5_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.407 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=8, routed)           0.483    15.890    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X9Y30          LUT3 (Prop_lut3_I0_O)        0.313    16.203 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[9]_i_2/O
                         net (fo=4, routed)           0.440    16.643    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[9]_i_2_n_0
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.124    16.767 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[8]_i_1/O
                         net (fo=1, routed)           0.000    16.767    u_GP_HCSR04/u_HCSR04_buffer/D[8]
    SLICE_X9Y30          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        1.439    14.780    u_GP_HCSR04/u_HCSR04_buffer/clk_IBUF_BUFG
    SLICE_X9Y30          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[8]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X9Y30          FDCE (Setup_fdce_C_D)        0.031    15.036    u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[8]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -16.767    
  -------------------------------------------------------------------
                         slack                                 -1.731    

Slack (VIOLATED) :        -1.729ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.691ns  (logic 5.532ns (47.319%)  route 6.159ns (52.681%))
  Logic Levels:           15  (CARRY4=7 LUT3=4 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        1.551     5.072    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.419     5.491 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[9]/Q
                         net (fo=14, routed)          1.151     6.643    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[9]
    SLICE_X8Y26          LUT3 (Prop_lut3_I0_O)        0.321     6.964 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_i_3/O
                         net (fo=2, routed)           0.857     7.820    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_i_3_n_0
    SLICE_X8Y26          LUT4 (Prop_lut4_I0_O)        0.328     8.148 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.148    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_i_7_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.681 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.681    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.004 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__3/O[1]
                         net (fo=2, routed)           0.504     9.508    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__3_n_6
    SLICE_X9Y27          LUT3 (Prop_lut3_I0_O)        0.335     9.843 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_i_1/O
                         net (fo=2, routed)           0.561    10.404    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_i_1_n_0
    SLICE_X9Y27          LUT4 (Prop_lut4_I3_O)        0.327    10.731 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_i_5/O
                         net (fo=1, routed)           0.000    10.731    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_i_5_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.132 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.132    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.354 f  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3/O[0]
                         net (fo=12, routed)          0.868    12.223    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3_n_7
    SLICE_X10Y30         LUT3 (Prop_lut3_I0_O)        0.299    12.522 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_2/O
                         net (fo=1, routed)           0.568    13.090    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_2_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.488 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.488    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.801 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1/O[3]
                         net (fo=3, routed)           0.730    14.531    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1_n_4
    SLICE_X11Y28         LUT4 (Prop_lut4_I2_O)        0.306    14.837 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_i_5/O
                         net (fo=1, routed)           0.000    14.837    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_i_5_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.407 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=8, routed)           0.483    15.890    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X9Y30          LUT3 (Prop_lut3_I0_O)        0.313    16.203 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[9]_i_2/O
                         net (fo=4, routed)           0.436    16.639    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[9]_i_2_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124    16.763 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[9]_i_1/O
                         net (fo=1, routed)           0.000    16.763    u_GP_HCSR04/u_HCSR04_buffer/D[9]
    SLICE_X9Y30          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        1.439    14.780    u_GP_HCSR04/u_HCSR04_buffer/clk_IBUF_BUFG
    SLICE_X9Y30          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[9]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X9Y30          FDCE (Setup_fdce_C_D)        0.029    15.034    u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[9]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -16.763    
  -------------------------------------------------------------------
                         slack                                 -1.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_switchPeriph/U_APB_Intf_GPIO/PRDATA_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.273ns (61.638%)  route 0.170ns (38.362%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        0.565     1.448    u_switchPeriph/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X10Y50         FDRE                                         r  u_switchPeriph/U_APB_Intf_GPIO/PRDATA_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  u_switchPeriph/U_APB_Intf_GPIO/PRDATA_reg[21]/Q
                         net (fo=1, routed)           0.170     1.782    U_APB_Master/q_reg[31]_2[21]
    SLICE_X12Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.827 r  U_APB_Master/q[21]_i_3__0/O
                         net (fo=1, routed)           0.000     1.827    U_APB_Master/q[21]_i_3__0_n_0
    SLICE_X12Y49         MUXF7 (Prop_muxf7_I1_O)      0.064     1.891 r  U_APB_Master/q_reg[21]_i_1__0/O
                         net (fo=1, routed)           0.000     1.891    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[31]_0[21]
    SLICE_X12Y49         FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        0.837     1.964    U_Core/U_DataPath/U_MemAccReg_dataRData/clk_IBUF_BUFG
    SLICE_X12Y49         FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[21]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X12Y49         FDCE (Hold_fdce_C_D)         0.134     1.854    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_GP_calculator/U_APB_Intf/slv_reg2_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_calculator/U_APB_Intf/PRDATA_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.209ns (47.554%)  route 0.230ns (52.446%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        0.564     1.447    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X10Y53         FDCE                                         r  u_GP_calculator/U_APB_Intf/slv_reg2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  u_GP_calculator/U_APB_Intf/slv_reg2_reg[13]/Q
                         net (fo=1, routed)           0.230     1.842    u_GP_calculator/U_APB_Intf/slv_reg2_reg_n_0_[13]
    SLICE_X10Y48         LUT5 (Prop_lut5_I1_O)        0.045     1.887 r  u_GP_calculator/U_APB_Intf/PRDATA[13]_i_1__2/O
                         net (fo=1, routed)           0.000     1.887    u_GP_calculator/U_APB_Intf/p_0_in[13]
    SLICE_X10Y48         FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        0.837     1.964    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X10Y48         FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[13]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X10Y48         FDRE (Hold_fdre_C_D)         0.120     1.840    u_GP_calculator/U_APB_Intf/PRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_switchPeriph/U_APB_Intf_GPIO/PRDATA_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.273ns (57.656%)  route 0.200ns (42.344%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        0.565     1.448    u_switchPeriph/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X10Y52         FDRE                                         r  u_switchPeriph/U_APB_Intf_GPIO/PRDATA_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  u_switchPeriph/U_APB_Intf_GPIO/PRDATA_reg[17]/Q
                         net (fo=1, routed)           0.200     1.813    U_APB_Master/q_reg[31]_2[17]
    SLICE_X10Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.858 r  U_APB_Master/q[17]_i_3__0/O
                         net (fo=1, routed)           0.000     1.858    U_APB_Master/q[17]_i_3__0_n_0
    SLICE_X10Y47         MUXF7 (Prop_muxf7_I1_O)      0.064     1.922 r  U_APB_Master/q_reg[17]_i_1__0/O
                         net (fo=1, routed)           0.000     1.922    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[31]_0[17]
    SLICE_X10Y47         FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        0.837     1.964    U_Core/U_DataPath/U_MemAccReg_dataRData/clk_IBUF_BUFG
    SLICE_X10Y47         FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[17]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X10Y47         FDCE (Hold_fdce_C_D)         0.134     1.854    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_GP_calculator/U_APB_Intf/PRDATA_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.261ns (53.518%)  route 0.227ns (46.482%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        0.565     1.448    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X11Y51         FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[26]/Q
                         net (fo=1, routed)           0.227     1.816    U_APB_Master/q_reg[31]_1[26]
    SLICE_X12Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.861 r  U_APB_Master/q[26]_i_3__0/O
                         net (fo=1, routed)           0.000     1.861    U_APB_Master/q[26]_i_3__0_n_0
    SLICE_X12Y49         MUXF7 (Prop_muxf7_I1_O)      0.075     1.936 r  U_APB_Master/q_reg[26]_i_1__0/O
                         net (fo=1, routed)           0.000     1.936    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[31]_0[26]
    SLICE_X12Y49         FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        0.837     1.964    U_Core/U_DataPath/U_MemAccReg_dataRData/clk_IBUF_BUFG
    SLICE_X12Y49         FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[26]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X12Y49         FDCE (Hold_fdce_C_D)         0.134     1.854    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.278%)  route 0.270ns (65.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        0.583     1.466    u_GP_UART/u_inputBuffer/u_fifo_CU/clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=73, routed)          0.270     1.877    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/ADDRD1
    SLICE_X2Y25          RAMD64E                                      r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        0.850     1.977    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/WCLK
    SLICE_X2Y25          RAMD64E                                      r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.499     1.478    
    SLICE_X2Y25          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.787    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.278%)  route 0.270ns (65.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        0.583     1.466    u_GP_UART/u_inputBuffer/u_fifo_CU/clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=73, routed)          0.270     1.877    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/ADDRD1
    SLICE_X2Y25          RAMD64E                                      r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        0.850     1.977    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/WCLK
    SLICE_X2Y25          RAMD64E                                      r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/RAMB/CLK
                         clock pessimism             -0.499     1.478    
    SLICE_X2Y25          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.787    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.278%)  route 0.270ns (65.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        0.583     1.466    u_GP_UART/u_inputBuffer/u_fifo_CU/clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=73, routed)          0.270     1.877    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/ADDRD1
    SLICE_X2Y25          RAMD64E                                      r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        0.850     1.977    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/WCLK
    SLICE_X2Y25          RAMD64E                                      r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/RAMC/CLK
                         clock pessimism             -0.499     1.478    
    SLICE_X2Y25          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.787    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.278%)  route 0.270ns (65.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        0.583     1.466    u_GP_UART/u_inputBuffer/u_fifo_CU/clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=73, routed)          0.270     1.877    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/ADDRD1
    SLICE_X2Y25          RAMD64E                                      r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        0.850     1.977    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/WCLK
    SLICE_X2Y25          RAMD64E                                      r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/RAMD/CLK
                         clock pessimism             -0.499     1.478    
    SLICE_X2Y25          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.787    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_63_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_switchPeriph/U_APB_Intf_GPIO/PRDATA_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.284ns (56.829%)  route 0.216ns (43.171%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        0.565     1.448    u_switchPeriph/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X10Y52         FDRE                                         r  u_switchPeriph/U_APB_Intf_GPIO/PRDATA_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  u_switchPeriph/U_APB_Intf_GPIO/PRDATA_reg[31]/Q
                         net (fo=1, routed)           0.216     1.828    U_APB_Master/q_reg[31]_2[31]
    SLICE_X8Y47          LUT6 (Prop_lut6_I0_O)        0.045     1.873 r  U_APB_Master/q[31]_i_3__2/O
                         net (fo=1, routed)           0.000     1.873    U_APB_Master/q[31]_i_3__2_n_0
    SLICE_X8Y47          MUXF7 (Prop_muxf7_I1_O)      0.075     1.948 r  U_APB_Master/q_reg[31]_i_1/O
                         net (fo=1, routed)           0.000     1.948    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[31]_0[31]
    SLICE_X8Y47          FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        0.837     1.964    U_Core/U_DataPath/U_MemAccReg_dataRData/clk_IBUF_BUFG
    SLICE_X8Y47          FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[31]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X8Y47          FDCE (Hold_fdce_C_D)         0.134     1.854    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_GP_calculator/U_APB_Intf/PRDATA_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.251ns (53.148%)  route 0.221ns (46.852%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        0.593     1.476    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X3Y53          FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[23]/Q
                         net (fo=1, routed)           0.221     1.838    U_APB_Master/q_reg[31]_1[23]
    SLICE_X4Y49          LUT6 (Prop_lut6_I2_O)        0.045     1.883 r  U_APB_Master/q[23]_i_3__0/O
                         net (fo=1, routed)           0.000     1.883    U_APB_Master/q[23]_i_3__0_n_0
    SLICE_X4Y49          MUXF7 (Prop_muxf7_I1_O)      0.065     1.948 r  U_APB_Master/q_reg[23]_i_1__0/O
                         net (fo=1, routed)           0.000     1.948    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[31]_0[23]
    SLICE_X4Y49          FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1492, routed)        0.865     1.992    U_Core/U_DataPath/U_MemAccReg_dataRData/clk_IBUF_BUFG
    SLICE_X4Y49          FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[23]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X4Y49          FDCE (Hold_fdce_C_D)         0.105     1.853    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X11Y36   U_APB_Master/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y36   U_APB_Master/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y36   U_APB_Master/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X15Y37   U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X15Y38   U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X15Y38   U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[9]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X15Y35   U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y38    U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[10]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y36   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y36   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y36   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y36   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y36   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y36   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y36   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y36   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y38   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y38   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y24    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_64_127_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y24    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_64_127_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y24    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_64_127_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y24    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_64_127_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y23    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_64_127_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y23    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_64_127_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y23    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_64_127_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y23    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_64_127_7_7/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y41   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y41   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA_D1/CLK



