{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1425359199698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425359199698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 02 23:06:39 2015 " "Processing started: Mon Mar 02 23:06:39 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425359199698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1425359199698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_Digital_IO_Wing -c DE0_Digital_IO_Wing " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_Digital_IO_Wing -c DE0_Digital_IO_Wing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1425359199698 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1425359199981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_digital_io_wing_test.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_digital_io_wing_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Digital_IO_Wing_Test " "Found entity 1: DE0_Digital_IO_Wing_Test" {  } { { "DE0_Digital_IO_Wing_Test.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_Digial_IO_Wing/Software/DE0_Digital_IO_Wing_Test.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425359200036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425359200036 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE0_Digital_IO_Wing.v(59) " "Verilog HDL warning at DE0_Digital_IO_Wing.v(59): extended using \"x\" or \"z\"" {  } { { "DE0_Digital_IO_Wing.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_Digial_IO_Wing/Software/DE0_Digital_IO_Wing.v" 59 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1425359200038 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE0_Digital_IO_Wing.v(62) " "Verilog HDL warning at DE0_Digital_IO_Wing.v(62): extended using \"x\" or \"z\"" {  } { { "DE0_Digital_IO_Wing.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_Digial_IO_Wing/Software/DE0_Digital_IO_Wing.v" 62 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1425359200038 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE0_Digital_IO_Wing.v(65) " "Verilog HDL warning at DE0_Digital_IO_Wing.v(65): extended using \"x\" or \"z\"" {  } { { "DE0_Digital_IO_Wing.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_Digial_IO_Wing/Software/DE0_Digital_IO_Wing.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1425359200038 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE0_Digital_IO_Wing.v(68) " "Verilog HDL warning at DE0_Digital_IO_Wing.v(68): extended using \"x\" or \"z\"" {  } { { "DE0_Digital_IO_Wing.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_Digial_IO_Wing/Software/DE0_Digital_IO_Wing.v" 68 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1425359200038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_digital_io_wing.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_digital_io_wing.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Digital_IO_Wing " "Found entity 1: DE0_Digital_IO_Wing" {  } { { "DE0_Digital_IO_Wing.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_Digial_IO_Wing/Software/DE0_Digital_IO_Wing.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425359200039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425359200039 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "DIRA DE0_Digital_IO_Wing_Test.v(16) " "Verilog HDL Module Declaration error at DE0_Digital_IO_Wing_Test.v(16): top module port \"DIRA\" is not found in the port list" {  } { { "DE0_Digital_IO_Wing_Test.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_Digial_IO_Wing/Software/DE0_Digital_IO_Wing_Test.v" 16 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1425359200039 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "DIRB DE0_Digital_IO_Wing_Test.v(17) " "Verilog HDL Module Declaration error at DE0_Digital_IO_Wing_Test.v(17): top module port \"DIRB\" is not found in the port list" {  } { { "DE0_Digital_IO_Wing_Test.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_Digial_IO_Wing/Software/DE0_Digital_IO_Wing_Test.v" 17 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1425359200039 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "DIRC DE0_Digital_IO_Wing_Test.v(18) " "Verilog HDL Module Declaration error at DE0_Digital_IO_Wing_Test.v(18): top module port \"DIRC\" is not found in the port list" {  } { { "DE0_Digital_IO_Wing_Test.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_Digial_IO_Wing/Software/DE0_Digital_IO_Wing_Test.v" 18 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1425359200039 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "DIRD DE0_Digital_IO_Wing_Test.v(19) " "Verilog HDL Module Declaration error at DE0_Digital_IO_Wing_Test.v(19): top module port \"DIRD\" is not found in the port list" {  } { { "DE0_Digital_IO_Wing_Test.v" "" { Text "C:/Users/Parker/Documents/GitHub/DE0_Digial_IO_Wing/Software/DE0_Digital_IO_Wing_Test.v" 19 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1425359200039 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Parker/Documents/GitHub/DE0_Digial_IO_Wing/Software/output_files/DE0_Digital_IO_Wing.map.smsg " "Generated suppressed messages file C:/Users/Parker/Documents/GitHub/DE0_Digial_IO_Wing/Software/output_files/DE0_Digital_IO_Wing.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1425359200060 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "331 " "Peak virtual memory: 331 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425359200100 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 02 23:06:40 2015 " "Processing ended: Mon Mar 02 23:06:40 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425359200100 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425359200100 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425359200100 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425359200100 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus II Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425359200684 ""}
