#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002357170 .scope module, "tb" "tb" 2 30;
 .timescale 0 0;
v00000000023c7590_0 .var "A", 3 0;
v00000000023c7770_0 .var "B", 3 0;
v00000000023c71d0_0 .var "C_IN", 0 0;
v00000000023c6370_0 .net "C_OUT", 0 0, L_00000000023c8e50;  1 drivers
v00000000023c7270_0 .net "SUM", 3 0, L_00000000023c65f0;  1 drivers
S_00000000023572f0 .scope module, "fad" "fulladd4" 2 37, 2 16 0, S_0000000002357170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v00000000023c7130_0 .net "a", 3 0, v00000000023c7590_0;  1 drivers
v00000000023c6e10_0 .net "b", 3 0, v00000000023c7770_0;  1 drivers
v00000000023c7630_0 .net "c1", 0 0, L_00000000023698f0;  1 drivers
v00000000023c6870_0 .net "c2", 0 0, L_0000000002369a40;  1 drivers
v00000000023c62d0_0 .net "c3", 0 0, L_00000000023c9710;  1 drivers
v00000000023c6730_0 .net "c_in", 0 0, v00000000023c71d0_0;  1 drivers
v00000000023c73b0_0 .net "c_out", 0 0, L_00000000023c8e50;  alias, 1 drivers
v00000000023c7090_0 .net "sum", 3 0, L_00000000023c65f0;  alias, 1 drivers
L_00000000023c7310 .part v00000000023c7590_0, 0, 1;
L_00000000023c6050 .part v00000000023c7770_0, 0, 1;
L_00000000023c64b0 .part v00000000023c7590_0, 1, 1;
L_00000000023c5dd0 .part v00000000023c7770_0, 1, 1;
L_00000000023c5e70 .part v00000000023c7590_0, 2, 1;
L_00000000023c6910 .part v00000000023c7770_0, 2, 1;
L_00000000023c65f0 .concat8 [ 1 1 1 1], L_0000000002369ce0, L_00000000023699d0, L_0000000002369b20, L_00000000023c8d70;
L_00000000023c60f0 .part v00000000023c7590_0, 3, 1;
L_00000000023c6690 .part v00000000023c7770_0, 3, 1;
S_00000000023534d0 .scope module, "fa0" "fulladd" 2 23, 2 1 0, S_00000000023572f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0000000002369b90/d .functor XOR 1, L_00000000023c7310, L_00000000023c6050, C4<0>, C4<0>;
L_0000000002369b90 .delay 1 (2,2,2) L_0000000002369b90/d;
L_0000000002369960/d .functor AND 1, L_00000000023c7310, L_00000000023c6050, C4<1>, C4<1>;
L_0000000002369960 .delay 1 (2,2,2) L_0000000002369960/d;
L_0000000002369ce0/d .functor XOR 1, L_0000000002369b90, v00000000023c71d0_0, C4<0>, C4<0>;
L_0000000002369ce0 .delay 1 (2,2,2) L_0000000002369ce0/d;
L_0000000002369dc0/d .functor AND 1, L_0000000002369b90, v00000000023c71d0_0, C4<1>, C4<1>;
L_0000000002369dc0 .delay 1 (2,2,2) L_0000000002369dc0/d;
L_00000000023698f0/d .functor XOR 1, L_0000000002369dc0, L_0000000002369960, C4<0>, C4<0>;
L_00000000023698f0 .delay 1 (2,2,2) L_00000000023698f0/d;
v0000000002367ce0_0 .net "a", 0 0, L_00000000023c7310;  1 drivers
v0000000002368000_0 .net "b", 0 0, L_00000000023c6050;  1 drivers
v00000000023679c0_0 .net "c1", 0 0, L_0000000002369960;  1 drivers
v00000000023681e0_0 .net "c2", 0 0, L_0000000002369dc0;  1 drivers
v0000000002367ba0_0 .net "c_in", 0 0, v00000000023c71d0_0;  alias, 1 drivers
v0000000002367380_0 .net "c_out", 0 0, L_00000000023698f0;  alias, 1 drivers
v0000000002367c40_0 .net "s1", 0 0, L_0000000002369b90;  1 drivers
v0000000002367420_0 .net "sum", 0 0, L_0000000002369ce0;  1 drivers
S_0000000002353650 .scope module, "fa1" "fulladd" 2 24, 2 1 0, S_00000000023572f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0000000002369e30/d .functor XOR 1, L_00000000023c64b0, L_00000000023c5dd0, C4<0>, C4<0>;
L_0000000002369e30 .delay 1 (2,2,2) L_0000000002369e30/d;
L_00000000023697a0/d .functor AND 1, L_00000000023c64b0, L_00000000023c5dd0, C4<1>, C4<1>;
L_00000000023697a0 .delay 1 (2,2,2) L_00000000023697a0/d;
L_00000000023699d0/d .functor XOR 1, L_0000000002369e30, L_00000000023698f0, C4<0>, C4<0>;
L_00000000023699d0 .delay 1 (2,2,2) L_00000000023699d0/d;
L_0000000002369730/d .functor AND 1, L_0000000002369e30, L_00000000023698f0, C4<1>, C4<1>;
L_0000000002369730 .delay 1 (2,2,2) L_0000000002369730/d;
L_0000000002369a40/d .functor XOR 1, L_0000000002369730, L_00000000023697a0, C4<0>, C4<0>;
L_0000000002369a40 .delay 1 (2,2,2) L_0000000002369a40/d;
v0000000002367560_0 .net "a", 0 0, L_00000000023c64b0;  1 drivers
v0000000002367600_0 .net "b", 0 0, L_00000000023c5dd0;  1 drivers
v0000000002367740_0 .net "c1", 0 0, L_00000000023697a0;  1 drivers
v00000000023677e0_0 .net "c2", 0 0, L_0000000002369730;  1 drivers
v00000000023c6190_0 .net "c_in", 0 0, L_00000000023698f0;  alias, 1 drivers
v00000000023c5ab0_0 .net "c_out", 0 0, L_0000000002369a40;  alias, 1 drivers
v00000000023c6410_0 .net "s1", 0 0, L_0000000002369e30;  1 drivers
v00000000023c69b0_0 .net "sum", 0 0, L_00000000023699d0;  1 drivers
S_00000000023c7930 .scope module, "fa2" "fulladd" 2 25, 2 1 0, S_00000000023572f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0000000002369880/d .functor XOR 1, L_00000000023c5e70, L_00000000023c6910, C4<0>, C4<0>;
L_0000000002369880 .delay 1 (2,2,2) L_0000000002369880/d;
L_0000000002369ab0/d .functor AND 1, L_00000000023c5e70, L_00000000023c6910, C4<1>, C4<1>;
L_0000000002369ab0 .delay 1 (2,2,2) L_0000000002369ab0/d;
L_0000000002369b20/d .functor XOR 1, L_0000000002369880, L_0000000002369a40, C4<0>, C4<0>;
L_0000000002369b20 .delay 1 (2,2,2) L_0000000002369b20/d;
L_00000000023c90f0/d .functor AND 1, L_0000000002369880, L_0000000002369a40, C4<1>, C4<1>;
L_00000000023c90f0 .delay 1 (2,2,2) L_00000000023c90f0/d;
L_00000000023c9710/d .functor XOR 1, L_00000000023c90f0, L_0000000002369ab0, C4<0>, C4<0>;
L_00000000023c9710 .delay 1 (2,2,2) L_00000000023c9710/d;
v00000000023c5f10_0 .net "a", 0 0, L_00000000023c5e70;  1 drivers
v00000000023c6ff0_0 .net "b", 0 0, L_00000000023c6910;  1 drivers
v00000000023c5bf0_0 .net "c1", 0 0, L_0000000002369ab0;  1 drivers
v00000000023c5fb0_0 .net "c2", 0 0, L_00000000023c90f0;  1 drivers
v00000000023c6550_0 .net "c_in", 0 0, L_0000000002369a40;  alias, 1 drivers
v00000000023c6c30_0 .net "c_out", 0 0, L_00000000023c9710;  alias, 1 drivers
v00000000023c6230_0 .net "s1", 0 0, L_0000000002369880;  1 drivers
v00000000023c5d30_0 .net "sum", 0 0, L_0000000002369b20;  1 drivers
S_00000000023c7ab0 .scope module, "fa3" "fulladd" 2 26, 2 1 0, S_00000000023572f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_00000000023c9780/d .functor XOR 1, L_00000000023c60f0, L_00000000023c6690, C4<0>, C4<0>;
L_00000000023c9780 .delay 1 (2,2,2) L_00000000023c9780/d;
L_00000000023c9160/d .functor AND 1, L_00000000023c60f0, L_00000000023c6690, C4<1>, C4<1>;
L_00000000023c9160 .delay 1 (2,2,2) L_00000000023c9160/d;
L_00000000023c8d70/d .functor XOR 1, L_00000000023c9780, L_00000000023c9710, C4<0>, C4<0>;
L_00000000023c8d70 .delay 1 (2,2,2) L_00000000023c8d70/d;
L_00000000023c9010/d .functor AND 1, L_00000000023c9780, L_00000000023c9710, C4<1>, C4<1>;
L_00000000023c9010 .delay 1 (2,2,2) L_00000000023c9010/d;
L_00000000023c8e50/d .functor XOR 1, L_00000000023c9010, L_00000000023c9160, C4<0>, C4<0>;
L_00000000023c8e50 .delay 1 (2,2,2) L_00000000023c8e50/d;
v00000000023c5c90_0 .net "a", 0 0, L_00000000023c60f0;  1 drivers
v00000000023c6d70_0 .net "b", 0 0, L_00000000023c6690;  1 drivers
v00000000023c6a50_0 .net "c1", 0 0, L_00000000023c9160;  1 drivers
v00000000023c5b50_0 .net "c2", 0 0, L_00000000023c9010;  1 drivers
v00000000023c6f50_0 .net "c_in", 0 0, L_00000000023c9710;  alias, 1 drivers
v00000000023c74f0_0 .net "c_out", 0 0, L_00000000023c8e50;  alias, 1 drivers
v00000000023c76d0_0 .net "s1", 0 0, L_00000000023c9780;  1 drivers
v00000000023c67d0_0 .net "sum", 0 0, L_00000000023c8d70;  1 drivers
    .scope S_0000000002357170;
T_0 ;
    %vpi_call 2 41 "$monitor", " ", $time, "A=%b,B=%b,C_IN=%b,C_OUT=%b,SUM=%b", v00000000023c7590_0, v00000000023c7770_0, v00000000023c71d0_0, v00000000023c6370_0, v00000000023c7270_0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000000002357170;
T_1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000023c7590_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000023c7770_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000023c71d0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000000023c7590_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000000023c7770_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000000023c7590_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000000023c7770_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000000023c7590_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000000023c7770_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000000023c7590_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000000023c7770_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000000023c7590_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000000023c7770_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000023c71d0_0, 0, 1;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "RCA_4bit.v";
