{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733858248442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733858248442 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 16:17:28 2024 " "Processing started: Tue Dec 10 16:17:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733858248442 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733858248442 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elevador -c elevador " "Command: quartus_map --read_settings_files=on --write_settings_files=off elevador -c elevador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733858248442 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733858248692 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733858248692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3to7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_3to7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3to7seg " "Found entity 1: decoder_3to7seg" {  } { { "decoder_3to7seg.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/decoder_3to7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733858255215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733858255215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2to7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2to7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2to7seg " "Found entity 1: decoder_2to7seg" {  } { { "decoder_2to7seg.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/decoder_2to7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733858255217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733858255217 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Display.v(22) " "Verilog HDL Module Instantiation warning at Display.v(22): ignored dangling comma in List of Port Connections" {  } { { "Display.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/Display.v" 22 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1733858255218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733858255219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733858255219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_lvl_ppl.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1_lvl_ppl.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_lvl_ppl " "Found entity 1: mux_2x1_lvl_ppl" {  } { { "mux_2x1_lvl_ppl.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/mux_2x1_lvl_ppl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733858255221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733858255221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdivider1.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdivider1.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdivider1 " "Found entity 1: clkdivider1" {  } { { "clkdivider1.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/clkdivider1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733858255222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733858255222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdivider96.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdivider96.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdivider96 " "Found entity 1: clkdivider96" {  } { { "clkdivider96.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/clkdivider96.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733858255224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733858255224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3callsto2.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_3callsto2.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3callsto2 " "Found entity 1: decoder_3callsto2" {  } { { "decoder_3callsto2.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/decoder_3callsto2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733858255226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733858255226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_people.v 1 1 " "Found 1 design units, including 1 entities, in source file mef_people.v" { { "Info" "ISGN_ENTITY_NAME" "1 mef_people " "Found entity 1: mef_people" {  } { { "mef_people.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/mef_people.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733858255227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733858255227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_elevator.v 1 1 " "Found 1 design units, including 1 entities, in source file mef_elevator.v" { { "Info" "ISGN_ENTITY_NAME" "1 mef_elevator " "Found entity 1: mef_elevator" {  } { { "mef_elevator.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/mef_elevator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733858255230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733858255230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef_door.v 1 1 " "Found 1 design units, including 1 entities, in source file mef_door.v" { { "Info" "ISGN_ENTITY_NAME" "1 mef_door " "Found entity 1: mef_door" {  } { { "mef_door.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/mef_door.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733858255232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733858255232 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "var system.v(55) " "Verilog HDL Declaration warning at system.v(55): \"var\" is SystemVerilog-2005 keyword" {  } { { "system.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/system.v" 55 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1733858255234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.v 1 1 " "Found 1 design units, including 1 entities, in source file system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/system.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733858255235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733858255235 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "var door_var.v(4) " "Verilog HDL Declaration warning at door_var.v(4): \"var\" is SystemVerilog-2005 keyword" {  } { { "door_var.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/door_var.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1733858255237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "door_var.v 1 1 " "Found 1 design units, including 1 entities, in source file door_var.v" { { "Info" "ISGN_ENTITY_NAME" "1 door_var " "Found entity 1: door_var" {  } { { "door_var.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/door_var.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733858255237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733858255237 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system " "Elaborating entity \"system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733858255262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdivider1 clkdivider1:clk_inst1 " "Elaborating entity \"clkdivider1\" for hierarchy \"clkdivider1:clk_inst1\"" {  } { { "system.v" "clk_inst1" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/system.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733858255283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdivider96 clkdivider96:clk_inst2 " "Elaborating entity \"clkdivider96\" for hierarchy \"clkdivider96:clk_inst2\"" {  } { { "system.v" "clk_inst2" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/system.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733858255284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mef_people mef_people:mef_p_inst " "Elaborating entity \"mef_people\" for hierarchy \"mef_people:mef_p_inst\"" {  } { { "system.v" "mef_p_inst" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/system.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733858255285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "door_var door_var:door_calls_inst " "Elaborating entity \"door_var\" for hierarchy \"door_var:door_calls_inst\"" {  } { { "system.v" "door_calls_inst" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/system.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733858255286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mef_door mef_door:mef_d_inst " "Elaborating entity \"mef_door\" for hierarchy \"mef_door:mef_d_inst\"" {  } { { "system.v" "mef_d_inst" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/system.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733858255287 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate mef_door.v(25) " "Verilog HDL Always Construct warning at mef_door.v(25): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "mef_door.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/mef_door.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733858255287 "|system|mef_door:mef_d_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate mef_door.v(25) " "Inferred latch for \"nextstate\" at mef_door.v(25)" {  } { { "mef_door.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/mef_door.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733858255287 "|system|mef_door:mef_d_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3callsto2 decoder_3callsto2:decoder_calls_inst " "Elaborating entity \"decoder_3callsto2\" for hierarchy \"decoder_3callsto2:decoder_calls_inst\"" {  } { { "system.v" "decoder_calls_inst" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/system.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733858255287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mef_elevator mef_elevator:mef_e_inst " "Elaborating entity \"mef_elevator\" for hierarchy \"mef_elevator:mef_e_inst\"" {  } { { "system.v" "mef_e_inst" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/system.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733858255288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:display_inst " "Elaborating entity \"Display\" for hierarchy \"Display:display_inst\"" {  } { { "system.v" "display_inst" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/system.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733858255289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_lvl_ppl Display:display_inst\|mux_2x1_lvl_ppl:inst_mux " "Elaborating entity \"mux_2x1_lvl_ppl\" for hierarchy \"Display:display_inst\|mux_2x1_lvl_ppl:inst_mux\"" {  } { { "Display.v" "inst_mux" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/Display.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733858255290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3to7seg Display:display_inst\|mux_2x1_lvl_ppl:inst_mux\|decoder_3to7seg:decoder_inst " "Elaborating entity \"decoder_3to7seg\" for hierarchy \"Display:display_inst\|mux_2x1_lvl_ppl:inst_mux\|decoder_3to7seg:decoder_inst\"" {  } { { "mux_2x1_lvl_ppl.v" "decoder_inst" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/mux_2x1_lvl_ppl.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733858255291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2to7seg Display:display_inst\|mux_2x1_lvl_ppl:inst_mux\|decoder_2to7seg:decoder2_inst " "Elaborating entity \"decoder_2to7seg\" for hierarchy \"Display:display_inst\|mux_2x1_lvl_ppl:inst_mux\|decoder_2to7seg:decoder2_inst\"" {  } { { "mux_2x1_lvl_ppl.v" "decoder2_inst" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/mux_2x1_lvl_ppl.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733858255292 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1733858255454 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "P VCC " "Pin \"P\" is stuck at VCC" {  } { { "system.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/system.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733858255485 "|system|P"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG2 VCC " "Pin \"DIG2\" is stuck at VCC" {  } { { "system.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/system.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733858255485 "|system|DIG2"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG3 VCC " "Pin \"DIG3\" is stuck at VCC" {  } { { "system.v" "" { Text "C:/Users/Fredi/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/PBL_3/PBL_Elevador/Testes/Projeto_esboco/system.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733858255485 "|system|DIG3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733858255485 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "196 " "Implemented 196 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733858255543 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733858255543 ""} { "Info" "ICUT_CUT_TM_LCELLS" "177 " "Implemented 177 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733858255543 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733858255543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733858255599 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 16:17:35 2024 " "Processing ended: Tue Dec 10 16:17:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733858255599 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733858255599 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733858255599 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733858255599 ""}
