// Seed: 2206719436
module module_0 (
    input tri id_0,
    input wor id_1
);
  assign id_3 = 1'b0;
endmodule
module module_1 (
    output supply1 id_0,
    output uwire id_1,
    output wor id_2,
    output wor id_3,
    input tri0 id_4,
    input tri id_5,
    input supply1 id_6,
    input wor id_7,
    input tri1 id_8,
    input wand id_9,
    input uwire id_10,
    output tri1 id_11,
    input supply1 id_12,
    input wand id_13,
    input wor id_14
);
  always #(1);
  wire id_16;
  xnor (id_2, id_14, id_13, id_6, id_8, id_16, id_7, id_4);
  module_0(
      id_6, id_10
  );
endmodule
