<html><body><h1>Hardware Dashboard</h1>
<h2>hardware_reference.md</h2>
<pre>
# Hardware Reference - open_mmwave Rev G

Sources: `docs/power_tree_revG.md`, `docs/interface_map_revG.md`, `data/netlist_revG.json`, `docs/boot_modes.md`.

## Power Tree Summary
| Rail | Source | Evidence |
|---|---|---|
| 5V_IN | USB J1 via D1 or U19 (TPS2115A) output via D2 | `docs/power_tree_revG.md` |
| PMIC_3V3 | U1 SW0 -> L2 | `docs/power_tree_revG.md` |
| PMIC_1V8 | U1 SW3 -> L5 | `docs/power_tree_revG.md` |
| PMIC_1V2 | U1 SW1 -> L3 | `docs/power_tree_revG.md` |
| PMIC_1V0 | U1 SW2 -> L4 | `docs/power_tree_revG.md` |

## Connector Quick Reference
### J1 (USB, Main)
| Pin | Net |
|---|---|
| 1 | USB_5V |
| 2 | USB_DM |
| 3 | USB_DP |
| 5 | GND |

### J5 (USB, Breakaway Power-Only)
| Pin | Net |
|---|---|
| 1 | USB_5V_B |
| 2 | NC |
| 3 | NC |
| 4 | NC |
| 5 | GND |

### J2 (HD Connector)
Key pins only. Full map: `docs/interface_map_revG.md`.

| Pin | Net |
|---|---|
| 2 | 5V_HD_IN |
| 8 | HD_AR_DMM_SYNC |
| 10 | HD_AR_DMM_CLK |
| 16 | HD_AR_HOSTINTR1 |
| 43 | HD_AR_BSS_LOGGER |
| 45 | HD_AR_OSC_CLKOUT |
| 47 | HD_AR_MCUCLKOUT |
| 49 | HD_AR_PMIC_CLKOUT_SOP2 |

### J11 (Breakaway)
Key pins only. Full map: `docs/interface_map_revG.md`.

| Pin | Net |
|---|---|
| 1-3 | 5V_HD_IN (via FL4) |
| 15 | AR_DMM_CLK |
| 17 | AR_DMM_SYNC |
| 19-33 | AR_DP0–AR_DP7 |
| 26/28 | AR_LVDS_FRCLK_P/N |
| 44/46 | AR_LVDS_CLK_P/N |
| 50/52 | AR_LVDS_1_P/N |
| 56/58 | AR_LVDS_0_P/N |
| 51/53 | AR_SDA / AR_SCL |
| 55/57 | CONN_AR_RS232RX/TX |
| 59 | AR_NRST_1 |

## Test Points (IPC Netlist)
| TP | Net |
|---|---|
| TP4 | 5V_IN_B |
| TP5 | PMIC_3V3 |
| TP13 | VCC_BA_3V3 |
| TP14 | AR_NRST |
| TP17 | AR_OSC_CLKOUT |
| TP18 | BREAK_RS232TX |
| TP19 | BREAK_RS232RX |
| TP26 | NetTP26_1 |

## Boot Modes
See `docs/boot_modes.md` for SOP strap network and switch positions.

## Key Components
| Refdes | Function | Evidence |
|---|---|---|
| U1 | LP87524 PMIC | `docs/power_tree_revG.md` |
| U2 | radar SoC | `docs/power_tree_revG.md` |
| U3 | CP2105 USB-UART | `docs/uart_setup.md` |
| U16 | SN74LVC1G11 reset gate | `docs/power_tree_revG.md` |
| U19 | TPS2115A power mux | `docs/power_tree_revG.md` |

</pre>
<h2>thermal_report.md</h2>
<pre>
# Thermal Report - open_mmwave Rev G

Sources: `data/thermal_analysis.json`, `data/thermal_inputs.json`.

## Summary
- LP87524 theta_ja sourced from datasheet (RθJA 34.6 °C/W, RNF VQFN 26 pins).
- radar SoC uses θJA 20.3 °C/W and 2.5 W typical power; 5.5 W worst-case noted.
- CP2105 uses θJA 34 °C/W and 56 mW typical power.
- TPS2115A uses θJA 45.2 °C/W and 25 mW typical power.

## Component Estimates
See `data/thermal_analysis.json` for per-component junction temperature estimates using typical power.

</pre>
<h2>signal_integrity.md</h2>
<pre>
# Signal Integrity Checklist - open_mmwave Rev G

Sources: `data/signal_integrity_checklist.json`, `data/impedance_targets.json`, IPC netlist.

## USB 2.0
- Nets: USB_DP, USB_DM
- Target: 90 ohm differential

## LVDS
- Nets: AR_LVDS_*_P/N
- Target: 100 ohm differential

## SPI
- Nets: SPI_* / HD_SPI_*
- Target: 50 ohm single-ended

## JTAG
- Nets: HD_AR_T* / AR_T*
- Target: 50 ohm single-ended

## UART
- Nets: UART_* / RS232* / AR_MSS_LOGGER
- Target: 50 ohm single-ended

## Routing Notes
- Refer to `data/impedance_targets.json` for layer-specific width recommendations and assumptions (Dk=4.3).

</pre>
<h2>production_test_spec.md</h2>
<pre>
# Production Test Specification - open_mmwave Rev G

Sources: `docs/power_validation_checklist.md`, `docs/signal_integrity.md`, IPC netlist.

## Bare Board Test
1. Continuity tests: critical nets (5V_IN, PMIC rails, GND).
2. Isolation: verify no short between 5V and GND.
3. Impedance verification: USB_DP/DM (90Ω diff), LVDS (100Ω diff).

## Assembled Board Test
1. Power-on sequence and PMIC_PGOOD.
2. Current consumption limits per stage (see bring-up checklist).
3. Verify test points: TP4/TP5/TP13/TP14/TP18/TP19/TP26.
4. UART programming/console validation.

## Final Test
1. RF calibration procedure outline (refer to calibration documentation).
2. Performance criteria: pass/fail thresholds defined by application.
3. Record test logs and serial numbers.

</pre>
</body></html>