#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ad0a9f6240 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -11;
v000001ad0ab6db60_0 .var "clk", 0 0;
v000001ad0a9d3100_0 .net "q", 0 0, v000001ad0ab6a910_0;  1 drivers
v000001ad0a9f6560_0 .var "rst", 0 0;
v000001ad0a9f6600_0 .var "t", 0 0;
S_000001ad0a9f63d0 .scope module, "DUT" "t_flipflop" 2 7, 3 1 0, S_000001ad0a9f6240;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "t";
    .port_info 3 /OUTPUT 1 "q";
v000001ad0a9d3540_0 .net "clk", 0 0, v000001ad0ab6db60_0;  1 drivers
v000001ad0ab6a910_0 .var "q", 0 0;
v000001ad0a9d33a0_0 .net "rst", 0 0, v000001ad0a9f6560_0;  1 drivers
v000001ad0a9d36c0_0 .net "t", 0 0, v000001ad0a9f6600_0;  1 drivers
E_000001ad0ab6ca00 .event posedge, v000001ad0a9d33a0_0, v000001ad0a9d3540_0;
    .scope S_000001ad0a9f63d0;
T_0 ;
    %wait E_000001ad0ab6ca00;
    %load/vec4 v000001ad0a9d33a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ad0ab6a910_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ad0a9d36c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v000001ad0ab6a910_0;
    %inv;
    %assign/vec4 v000001ad0ab6a910_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001ad0ab6a910_0;
    %assign/vec4 v000001ad0ab6a910_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ad0a9f6240;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ad0ab6db60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ad0a9f6560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ad0a9f6600_0, 0, 1;
    %delay 16000, 0;
    %vpi_call 2 16 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001ad0a9f6240;
T_2 ;
    %delay 1000, 0;
    %load/vec4 v000001ad0ab6db60_0;
    %inv;
    %store/vec4 v000001ad0ab6db60_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ad0a9f6240;
T_3 ;
    %delay 2000, 0;
    %load/vec4 v000001ad0a9f6600_0;
    %inv;
    %store/vec4 v000001ad0a9f6600_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ad0a9f6240;
T_4 ;
    %delay 4000, 0;
    %load/vec4 v000001ad0a9f6560_0;
    %inv;
    %store/vec4 v000001ad0a9f6560_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ad0a9f6240;
T_5 ;
    %vpi_call 2 24 "$monitor", "%g Output=%b clk=%b y=%b rst=%b t=%b ", $time, v000001ad0a9d3100_0, v000001ad0ab6db60_0, v000001ad0a9f6560_0, v000001ad0a9f6600_0 {0 0 0};
    %vpi_call 2 26 "$dumpfile", "q_4a.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "t_flipflop.v";
