# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../project_7.3.3.2.srcs/sources_1/new/UART_RX_CTRL.sv" \
"../../../../project_7.3.3.2.srcs/sim_1/new/UART_RX_CTRL_testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
