0.6
2018.2
Jun 14 2018
20:41:02
E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/Comb_ckt_all/Comb_ckt_all.srcs/sim_1/new/TB_LUT.vhd,1689049077,vhdl,,,,tb_lut,,,,,,,,
E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/Comb_ckt_all/Comb_ckt_all.srcs/sim_1/new/TB_adder.vhd,1685095779,vhdl,,,,tb_adder,,,,,,,,
E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/Comb_ckt_all/Comb_ckt_all.srcs/sim_1/new/TB_comparator.vhd,1685096210,vhdl,,,,tb_comparator,,,,,,,,
E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/Comb_ckt_all/Comb_ckt_all.srcs/sim_1/new/TBdecode.vhd,1685413721,vhdl,,,,tbdecode,,,,,,,,
E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/Comb_ckt_all/Comb_ckt_all.srcs/sim_1/new/TBmultiplier.vhd,1685414302,vhdl,,,,tbmultiplier,,,,,,,,
E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/Comb_ckt_all/Comb_ckt_all.srcs/sim_1/new/TBmux.vhd,1683871518,vhdl,,,,tbmux,,,,,,,,
E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/Comb_ckt_all/Comb_ckt_all.srcs/sources_1/new/ALU.vhd,1683806037,vhdl,,,,aluckt,,,,,,,,
E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/Comb_ckt_all/Comb_ckt_all.srcs/sources_1/new/Mux.vhd,1683789380,vhdl,,,,mux;mux_2,,,,,,,,
E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/Comb_ckt_all/Comb_ckt_all.srcs/sources_1/new/adder.vhd,1683785194,vhdl,,,,adder,,,,,,,,
E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/Comb_ckt_all/Comb_ckt_all.srcs/sources_1/new/comprator.vhd,1683799322,vhdl,,,,comp,,,,,,,,
E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/Comb_ckt_all/Comb_ckt_all.srcs/sources_1/new/decode.vhd,1683806050,vhdl,,,,decode,,,,,,,,
E:/RESEARCH/NidhiProject_Work/FPGAcode/vhdlByExample/Comb_ckt_all/Comb_ckt_all.srcs/sources_1/new/multiplier.vhd,1683825803,vhdl,,,,multiplier,,,,,,,,
