#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Feb 24 12:58:49 2023
# Process ID: 3064
# Current directory: Z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution4/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado.exe -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: Z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution4/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: Z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution4/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1\vivado.jou
# Running On: winvdi1009, OS: Windows, CPU Frequency: 2394 MHz, CPU Physical cores: 4, Host memory: 8588 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution4/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Apps/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution4/impl/verilog/project.cache/ip 
Command: synth_design -top bd_0_hls_inst_0 -part xc7k160tfbg676-2 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10464
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Apps/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1400.730 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'inner_product' [z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3b70/hdl/verilog/inner_product.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'inner_product_mux_21_16_1_1' [z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3b70/hdl/verilog/inner_product_mux_21_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'inner_product_mux_21_16_1_1' (0#1) [z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3b70/hdl/verilog/inner_product_mux_21_16_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'inner_product_mul_mul_16s_16s_16_4_1' [z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3b70/hdl/verilog/inner_product_mul_mul_16s_16s_16_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'inner_product_mul_mul_16s_16s_16_4_1_DSP48_0' [z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3b70/hdl/verilog/inner_product_mul_mul_16s_16s_16_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'inner_product_mul_mul_16s_16s_16_4_1_DSP48_0' (0#1) [z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3b70/hdl/verilog/inner_product_mul_mul_16s_16s_16_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'inner_product_mul_mul_16s_16s_16_4_1' (0#1) [z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3b70/hdl/verilog/inner_product_mul_mul_16s_16s_16_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'inner_product_mac_muladd_16s_16s_16ns_16_4_1' [z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3b70/hdl/verilog/inner_product_mac_muladd_16s_16s_16ns_16_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1' [z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3b70/hdl/verilog/inner_product_mac_muladd_16s_16s_16ns_16_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1' (0#1) [z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3b70/hdl/verilog/inner_product_mac_muladd_16s_16s_16ns_16_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'inner_product_mac_muladd_16s_16s_16ns_16_4_1' (0#1) [z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3b70/hdl/verilog/inner_product_mac_muladd_16s_16s_16ns_16_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'inner_product_flow_control_loop_pipe' [z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3b70/hdl/verilog/inner_product_flow_control_loop_pipe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'inner_product_flow_control_loop_pipe' (0#1) [z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3b70/hdl/verilog/inner_product_flow_control_loop_pipe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'inner_product' (0#1) [z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3b70/hdl/verilog/inner_product.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-7129] Port ap_done_int in module inner_product_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module inner_product_mul_mul_16s_16s_16_4_1_DSP48_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1400.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1400.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1400.730 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1400.730 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/inner_product_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/inner_product_ooc.xdc] for cell 'inst'
Parsing XDC File [Z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution4/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [Z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution4/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1429.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1439.621 ; gain = 10.383
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1439.621 ; gain = 38.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1439.621 ; gain = 38.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  Z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution4/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1439.621 ; gain = 38.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1439.621 ; gain = 38.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 11    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U6/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3b70/hdl/verilog/inner_product_mac_muladd_16s_16s_16ns_16_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U6/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3b70/hdl/verilog/inner_product_mac_muladd_16s_16s_16ns_16_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U6/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3b70/hdl/verilog/inner_product_mac_muladd_16s_16s_16ns_16_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U6/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution4/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/3b70/hdl/verilog/inner_product_mac_muladd_16s_16s_16ns_16_4_1.v:31]
DSP Report: Generating DSP mul_mul_16s_16s_16_4_1_U5/inner_product_mul_mul_16s_16s_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_2_reg_390_reg is absorbed into DSP mul_mul_16s_16s_16_4_1_U5/inner_product_mul_mul_16s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_16_4_1_U5/inner_product_mul_mul_16s_16s_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_16_4_1_U5/inner_product_mul_mul_16s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register tmp_3_reg_395_reg is absorbed into DSP mul_mul_16s_16s_16_4_1_U5/inner_product_mul_mul_16s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_16_4_1_U5/inner_product_mul_mul_16s_16s_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_16_4_1_U5/inner_product_mul_mul_16s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_16_4_1_U5/inner_product_mul_mul_16s_16s_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_16_4_1_U5/inner_product_mul_mul_16s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_16_4_1_U5/inner_product_mul_mul_16s_16s_16_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_16_4_1_U5/inner_product_mul_mul_16s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_16_4_1_U5/inner_product_mul_mul_16s_16s_16_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_16_4_1_U5/inner_product_mul_mul_16s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U6/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register tmp_reg_380_pp0_iter3_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U6/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U6/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U6/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register tmp_1_reg_385_pp0_iter3_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U6/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U6/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U6/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln859_1_reg_400_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U6/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U6/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U6/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U6/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U6/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U6/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U6/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U6/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U6/inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1439.621 ; gain = 38.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|inner_product | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|inner_product | (C'+(A''*B'')')' | 16     | 16     | 16     | -      | 16     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
+--------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1439.621 ; gain = 38.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1442.613 ; gain = 41.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1462.223 ; gain = 61.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 1462.223 ; gain = 61.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 1462.223 ; gain = 61.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 1462.223 ; gain = 61.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 1462.223 ; gain = 61.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 1462.223 ; gain = 61.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 1462.223 ; gain = 61.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+--------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+--------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|inner_product | tmp_5_reg_376_pp0_iter7_reg_reg[0]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|inner_product | ap_loop_init_pp0_iter8_reg_reg       | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|inner_product | ap_loop_exit_ready_pp0_iter8_reg_reg | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+--------------+--------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|inner_product | (C'+(A''*B'')')' | 30     | 18     | 16     | -      | 16     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|inner_product | ((A''*B'')')'    | 30     | 18     | -      | -      | 16     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+--------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |     8|
|2     |DSP48E1 |     2|
|3     |LUT2    |     2|
|4     |LUT3    |    97|
|5     |LUT4    |     2|
|6     |LUT5    |     3|
|7     |LUT6    |     3|
|8     |SRL16E  |     3|
|9     |FDRE    |   114|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 1462.223 ; gain = 61.492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 1462.223 ; gain = 22.602
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 1462.223 ; gain = 61.492
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1470.070 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1475.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: fd856c3c
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:01:02 . Memory (MB): peak = 1475.871 ; gain = 75.141
INFO: [Common 17-1381] The checkpoint 'Z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution4/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = e1b1b61438de9fe5
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
INFO: [Common 17-1381] The checkpoint 'Z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution4/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 24 13:00:11 2023...
