$date
	Sun Oct 23 05:27:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#271971
b11101 !
1"
#271974
b11101 &
b11101 %
1$
#271975
0"
#271978
b1011000 &
b1011000 %
#271982
b101100 &
b101100 %
#271986
b10110 &
b10110 %
#271990
b1011 &
b1011 %
#271994
b100010 &
b100010 %
#271998
b10001 &
b10001 %
#272002
b110100 &
b110100 %
#272006
b11010 &
b11010 %
#272010
b1101 &
b1101 %
#272014
b101000 &
b101000 %
#272018
b10100 &
b10100 %
#272022
b1010 &
b1010 %
#272026
b101 &
b101 %
#272030
b10000 &
b10000 %
#272034
b1000 &
b1000 %
#272038
b100 &
b100 %
#272042
b10 &
b10 %
#272046
b1 &
1#
b1 %
#272050
b0 &
b0 %
0#
0$
#1264736
b10110 !
1"
#1264738
b10110 &
b10110 %
1$
#1264739
0"
#1264742
b1011 &
b1011 %
#1264746
b100010 &
b100010 %
#1264750
b10001 &
b10001 %
#1264754
b110100 &
b110100 %
#1264758
b11010 &
b11010 %
#1264762
b1101 &
b1101 %
#1264766
b101000 &
b101000 %
#1264770
b10100 &
b10100 %
#1264774
b1010 &
b1010 %
#1264778
b101 &
b101 %
#1264782
b10000 &
b10000 %
#1264786
b1000 &
b1000 %
#1264790
b100 &
b100 %
#1264794
b10 &
b10 %
#1264798
b1 &
1#
b1 %
#1264802
b0 &
b0 %
0#
0$
#2270583
b10 !
1"
#2270586
b10 &
b10 %
1$
#2270587
0"
#2270590
b1 &
1#
b1 %
#2270594
b0 &
b0 %
0#
0$
#4500012
