#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Tue Apr  8 19:07:02 2014
# Process ID: 28702
# Log file: /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/vivado.log
# Journal file: /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/vivado.jou
#-----------------------------------------------------------
start_gui
create_project ipi_prj . -part xc7z020clg484-1
set_property board xilinx.com:zynq:zc702:1.0 [current_project]
create_bd_design "zynq_system"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.3 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" }  [get_bd_cells processing_system7_0]
set_property ip_repo_paths  /home/ee/s/sf306/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj [current_fileset]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv imperial:F3:vivado_activity_thread:1.0 vivado_activity_thread_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" }  [get_bd_intf_pins vivado_activity_thread_0/S_AXI_CORE_IO]
regenerate_bd_layout
save_bd_design
