

================================================================
== Vitis HLS Report for 'layernorm_accumulate'
================================================================
* Date:           Wed Jul 31 17:03:02 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       34|       35|  0.340 us|  0.350 us|   24|   24|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- _ln70_for_block_dim  |       34|       34|        12|          1|          1|    24|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     877|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    32|       0|     320|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     173|    -|
|Register         |        -|     -|    1788|     352|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    32|    1788|    1722|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     2|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |mul_32s_16ns_48_1_1_U378  |mul_32s_16ns_48_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16ns_48_1_1_U380  |mul_32s_16ns_48_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16ns_48_1_1_U382  |mul_32s_16ns_48_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16ns_48_1_1_U384  |mul_32s_16ns_48_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16ns_48_1_1_U385  |mul_32s_16ns_48_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16ns_48_1_1_U386  |mul_32s_16ns_48_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16ns_48_1_1_U390  |mul_32s_16ns_48_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_16ns_48_1_1_U391  |mul_32s_16ns_48_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_26s_54_1_1_U379   |mul_32s_26s_54_1_1   |        0|   2|  0|  20|    0|
    |mul_32s_26s_54_1_1_U381   |mul_32s_26s_54_1_1   |        0|   2|  0|  20|    0|
    |mul_32s_26s_54_1_1_U383   |mul_32s_26s_54_1_1   |        0|   2|  0|  20|    0|
    |mul_32s_26s_54_1_1_U387   |mul_32s_26s_54_1_1   |        0|   2|  0|  20|    0|
    |mul_32s_26s_54_1_1_U388   |mul_32s_26s_54_1_1   |        0|   2|  0|  20|    0|
    |mul_32s_26s_54_1_1_U389   |mul_32s_26s_54_1_1   |        0|   2|  0|  20|    0|
    |mul_32s_26s_54_1_1_U392   |mul_32s_26s_54_1_1   |        0|   2|  0|  20|    0|
    |mul_32s_26s_54_1_1_U393   |mul_32s_26s_54_1_1   |        0|   2|  0|  20|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|  32|  0| 320|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln138_fu_379_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln813_38_fu_687_p2     |         +|   0|  0|  34|          27|          27|
    |add_ln813_39_fu_697_p2     |         +|   0|  0|  35|          28|          28|
    |add_ln813_40_fu_911_p2     |         +|   0|  0|  34|          27|          27|
    |add_ln813_41_fu_921_p2     |         +|   0|  0|  34|          27|          27|
    |add_ln813_42_fu_931_p2     |         +|   0|  0|  35|          28|          28|
    |add_ln813_43_fu_941_p2     |         +|   0|  0|  36|          29|          29|
    |add_ln813_44_fu_1033_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln813_45_fu_1039_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln813_fu_677_p2        |         +|   0|  0|  34|          27|          27|
    |dim_block_fu_395_p2        |         +|   0|  0|  12|           5|           1|
    |ret_V_240_fu_733_p2        |         +|   0|  0|  61|          54|          54|
    |ret_V_241_fu_768_p2        |         +|   0|  0|  61|          54|          54|
    |ret_V_242_fu_807_p2        |         +|   0|  0|  61|          54|          54|
    |ret_V_243_fu_846_p2        |         +|   0|  0|  61|          54|          54|
    |ret_V_244_fu_978_p2        |         +|   0|  0|  61|          54|          54|
    |ret_V_245_fu_1014_p2       |         +|   0|  0|  61|          54|          54|
    |ret_V_fu_710_p2            |         +|   0|  0|  61|          54|          54|
    |sub_ln138_fu_369_p2        |         -|   0|  0|  26|          19|          19|
    |ap_block_state3_io         |       and|   0|  0|   2|           1|           1|
    |ap_condition_195           |       and|   0|  0|   2|           1|           1|
    |ap_condition_371           |       and|   0|  0|   2|           1|           1|
    |icmp_ln70_fu_401_p2        |      icmp|   0|  0|   9|           5|           5|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 877|         734|         731|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                         |  14|          3|    1|          3|
    |ap_done                                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter11                          |   9|          2|    1|          2|
    |ap_phi_mux_dim_block48_phi_fu_280_p6              |  14|          3|    5|         15|
    |ap_phi_mux_do_init_phi_fu_264_p6                  |  14|          3|    1|          3|
    |ap_phi_mux_inout2_addr_rewind_idx_phi_fu_295_p6   |  14|          3|   64|        192|
    |ap_phi_reg_pp0_iter2_inout2_addr_phi_idx_reg_305  |   9|          2|   64|        128|
    |ap_return_0                                       |   9|          2|   32|         64|
    |ap_return_1                                       |   9|          2|   32|         64|
    |dim_block48_reg_276                               |   9|          2|    5|         10|
    |inout2_addr_phi_idx_reg_305                       |   9|          2|   64|        128|
    |inout2_addr_rewind_idx_reg_291                    |   9|          2|   64|        128|
    |inout2_blk_n_AR                                   |   9|          2|    1|          2|
    |inout2_blk_n_R                                    |   9|          2|    1|          2|
    |mean_V_write_assign51_reg_317                     |   9|          2|   32|         64|
    |mean_sq_V_write_assign49_reg_331                  |   9|          2|   32|         64|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             | 173|         38|  401|        873|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |add_ln813_39_reg_1173                             |  28|   0|   28|          0|
    |add_ln813_43_reg_1193                             |  29|   0|   29|          0|
    |ap_CS_fsm                                         |   2|   0|    2|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                           |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_inout2_addr_phi_idx_reg_305  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_inout2_addr_phi_idx_reg_305  |  64|   0|   64|          0|
    |ap_return_0_preg                                  |  32|   0|   32|          0|
    |ap_return_1_preg                                  |  32|   0|   32|          0|
    |dim_block48_reg_276                               |   5|   0|    5|          0|
    |dim_block_reg_1066                                |   5|   0|    5|          0|
    |do_init_reg_260                                   |   1|   0|    1|          0|
    |icmp_ln70_reg_1071                                |   1|   0|    1|          0|
    |inout2_addr_phi_idx_reg_305                       |  64|   0|   64|          0|
    |inout2_addr_rewind_idx_reg_291                    |  64|   0|   64|          0|
    |mean_V_write_assign51_reg_317                     |  32|   0|   32|          0|
    |mean_sq_V_write_assign49_reg_331                  |  32|   0|   32|          0|
    |r_V_524_reg_1146                                  |  54|   0|   54|          0|
    |r_V_527_reg_1151                                  |  54|   0|   54|          0|
    |tmp_478_reg_1178                                  |  32|   0|   32|          0|
    |tmp_reg_1141                                      |  32|   0|   32|          0|
    |trunc_ln_reg_1061                                 |  59|   0|   59|          0|
    |x_dim_V_56_reg_1106                               |  32|   0|   32|          0|
    |x_dim_V_57_reg_1113                               |  32|   0|   32|          0|
    |x_dim_V_58_reg_1120                               |  32|   0|   32|          0|
    |x_dim_V_59_reg_1127                               |  32|   0|   32|          0|
    |x_dim_V_60_reg_1134                               |  32|   0|   32|          0|
    |x_dim_V_61_reg_1092                               |  32|   0|   32|          0|
    |x_dim_V_62_reg_1099                               |  32|   0|   32|          0|
    |x_dim_V_reg_1085                                  |  32|   0|   32|          0|
    |x_dim_mean_term_3_reg_1156                        |  26|   0|   26|          0|
    |x_dim_mean_term_4_reg_1161                        |  26|   0|   26|          0|
    |x_dim_mean_term_5_reg_1167                        |  26|   0|   26|          0|
    |x_dim_mean_term_6_reg_1183                        |  26|   0|   26|          0|
    |x_dim_mean_term_7_reg_1188                        |  26|   0|   26|          0|
    |dim_block48_reg_276                               |  64|  32|    5|          0|
    |do_init_reg_260                                   |  64|  32|    1|          0|
    |icmp_ln70_reg_1071                                |  64|  32|    1|          0|
    |x_dim_V_56_reg_1106                               |  64|  32|   32|          0|
    |x_dim_V_57_reg_1113                               |  64|  32|   32|          0|
    |x_dim_V_58_reg_1120                               |  64|  32|   32|          0|
    |x_dim_V_59_reg_1127                               |  64|  32|   32|          0|
    |x_dim_V_60_reg_1134                               |  64|  32|   32|          0|
    |x_dim_V_61_reg_1092                               |  64|  32|   32|          0|
    |x_dim_V_62_reg_1099                               |  64|  32|   32|          0|
    |x_dim_V_reg_1085                                  |  64|  32|   32|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |1788| 352| 1347|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+---------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+------------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|       layernorm_accumulate|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|       layernorm_accumulate|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|       layernorm_accumulate|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|       layernorm_accumulate|  return value|
|ap_continue                         |   in|    1|  ap_ctrl_hs|       layernorm_accumulate|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|       layernorm_accumulate|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|       layernorm_accumulate|  return value|
|ap_return_0                         |  out|   32|  ap_ctrl_hs|       layernorm_accumulate|  return value|
|ap_return_1                         |  out|   32|  ap_ctrl_hs|       layernorm_accumulate|  return value|
|m_axi_inout2_AWVALID                |  out|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_AWREADY                |   in|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_AWADDR                 |  out|   64|       m_axi|                     inout2|       pointer|
|m_axi_inout2_AWID                   |  out|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_AWLEN                  |  out|   32|       m_axi|                     inout2|       pointer|
|m_axi_inout2_AWSIZE                 |  out|    3|       m_axi|                     inout2|       pointer|
|m_axi_inout2_AWBURST                |  out|    2|       m_axi|                     inout2|       pointer|
|m_axi_inout2_AWLOCK                 |  out|    2|       m_axi|                     inout2|       pointer|
|m_axi_inout2_AWCACHE                |  out|    4|       m_axi|                     inout2|       pointer|
|m_axi_inout2_AWPROT                 |  out|    3|       m_axi|                     inout2|       pointer|
|m_axi_inout2_AWQOS                  |  out|    4|       m_axi|                     inout2|       pointer|
|m_axi_inout2_AWREGION               |  out|    4|       m_axi|                     inout2|       pointer|
|m_axi_inout2_AWUSER                 |  out|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_WVALID                 |  out|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_WREADY                 |   in|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_WDATA                  |  out|  256|       m_axi|                     inout2|       pointer|
|m_axi_inout2_WSTRB                  |  out|   32|       m_axi|                     inout2|       pointer|
|m_axi_inout2_WLAST                  |  out|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_WID                    |  out|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_WUSER                  |  out|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_ARVALID                |  out|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_ARREADY                |   in|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_ARADDR                 |  out|   64|       m_axi|                     inout2|       pointer|
|m_axi_inout2_ARID                   |  out|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_ARLEN                  |  out|   32|       m_axi|                     inout2|       pointer|
|m_axi_inout2_ARSIZE                 |  out|    3|       m_axi|                     inout2|       pointer|
|m_axi_inout2_ARBURST                |  out|    2|       m_axi|                     inout2|       pointer|
|m_axi_inout2_ARLOCK                 |  out|    2|       m_axi|                     inout2|       pointer|
|m_axi_inout2_ARCACHE                |  out|    4|       m_axi|                     inout2|       pointer|
|m_axi_inout2_ARPROT                 |  out|    3|       m_axi|                     inout2|       pointer|
|m_axi_inout2_ARQOS                  |  out|    4|       m_axi|                     inout2|       pointer|
|m_axi_inout2_ARREGION               |  out|    4|       m_axi|                     inout2|       pointer|
|m_axi_inout2_ARUSER                 |  out|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_RVALID                 |   in|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_RREADY                 |  out|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_RDATA                  |   in|  256|       m_axi|                     inout2|       pointer|
|m_axi_inout2_RLAST                  |   in|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_RID                    |   in|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_RFIFONUM               |   in|    9|       m_axi|                     inout2|       pointer|
|m_axi_inout2_RUSER                  |   in|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_RRESP                  |   in|    2|       m_axi|                     inout2|       pointer|
|m_axi_inout2_BVALID                 |   in|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_BREADY                 |  out|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_BRESP                  |   in|    2|       m_axi|                     inout2|       pointer|
|m_axi_inout2_BID                    |   in|    1|       m_axi|                     inout2|       pointer|
|m_axi_inout2_BUSER                  |   in|    1|       m_axi|                     inout2|       pointer|
|patch                               |   in|    8|     ap_none|                      patch|        scalar|
|x                                   |   in|   64|     ap_none|                          x|        scalar|
|x_patch_data_M_elems_V1_address0    |  out|    5|   ap_memory|    x_patch_data_M_elems_V1|         array|
|x_patch_data_M_elems_V1_ce0         |  out|    1|   ap_memory|    x_patch_data_M_elems_V1|         array|
|x_patch_data_M_elems_V1_we0         |  out|    1|   ap_memory|    x_patch_data_M_elems_V1|         array|
|x_patch_data_M_elems_V1_d0          |  out|   32|   ap_memory|    x_patch_data_M_elems_V1|         array|
|x_patch_data_M_elems_V_12_address0  |  out|    5|   ap_memory|  x_patch_data_M_elems_V_12|         array|
|x_patch_data_M_elems_V_12_ce0       |  out|    1|   ap_memory|  x_patch_data_M_elems_V_12|         array|
|x_patch_data_M_elems_V_12_we0       |  out|    1|   ap_memory|  x_patch_data_M_elems_V_12|         array|
|x_patch_data_M_elems_V_12_d0        |  out|   32|   ap_memory|  x_patch_data_M_elems_V_12|         array|
|x_patch_data_M_elems_V_23_address0  |  out|    5|   ap_memory|  x_patch_data_M_elems_V_23|         array|
|x_patch_data_M_elems_V_23_ce0       |  out|    1|   ap_memory|  x_patch_data_M_elems_V_23|         array|
|x_patch_data_M_elems_V_23_we0       |  out|    1|   ap_memory|  x_patch_data_M_elems_V_23|         array|
|x_patch_data_M_elems_V_23_d0        |  out|   32|   ap_memory|  x_patch_data_M_elems_V_23|         array|
|x_patch_data_M_elems_V_34_address0  |  out|    5|   ap_memory|  x_patch_data_M_elems_V_34|         array|
|x_patch_data_M_elems_V_34_ce0       |  out|    1|   ap_memory|  x_patch_data_M_elems_V_34|         array|
|x_patch_data_M_elems_V_34_we0       |  out|    1|   ap_memory|  x_patch_data_M_elems_V_34|         array|
|x_patch_data_M_elems_V_34_d0        |  out|   32|   ap_memory|  x_patch_data_M_elems_V_34|         array|
|x_patch_data_M_elems_V_45_address0  |  out|    5|   ap_memory|  x_patch_data_M_elems_V_45|         array|
|x_patch_data_M_elems_V_45_ce0       |  out|    1|   ap_memory|  x_patch_data_M_elems_V_45|         array|
|x_patch_data_M_elems_V_45_we0       |  out|    1|   ap_memory|  x_patch_data_M_elems_V_45|         array|
|x_patch_data_M_elems_V_45_d0        |  out|   32|   ap_memory|  x_patch_data_M_elems_V_45|         array|
|x_patch_data_M_elems_V_56_address0  |  out|    5|   ap_memory|  x_patch_data_M_elems_V_56|         array|
|x_patch_data_M_elems_V_56_ce0       |  out|    1|   ap_memory|  x_patch_data_M_elems_V_56|         array|
|x_patch_data_M_elems_V_56_we0       |  out|    1|   ap_memory|  x_patch_data_M_elems_V_56|         array|
|x_patch_data_M_elems_V_56_d0        |  out|   32|   ap_memory|  x_patch_data_M_elems_V_56|         array|
|x_patch_data_M_elems_V_67_address0  |  out|    5|   ap_memory|  x_patch_data_M_elems_V_67|         array|
|x_patch_data_M_elems_V_67_ce0       |  out|    1|   ap_memory|  x_patch_data_M_elems_V_67|         array|
|x_patch_data_M_elems_V_67_we0       |  out|    1|   ap_memory|  x_patch_data_M_elems_V_67|         array|
|x_patch_data_M_elems_V_67_d0        |  out|   32|   ap_memory|  x_patch_data_M_elems_V_67|         array|
|x_patch_data_M_elems_V_78_address0  |  out|    5|   ap_memory|  x_patch_data_M_elems_V_78|         array|
|x_patch_data_M_elems_V_78_ce0       |  out|    1|   ap_memory|  x_patch_data_M_elems_V_78|         array|
|x_patch_data_M_elems_V_78_we0       |  out|    1|   ap_memory|  x_patch_data_M_elems_V_78|         array|
|x_patch_data_M_elems_V_78_d0        |  out|   32|   ap_memory|  x_patch_data_M_elems_V_78|         array|
+------------------------------------+-----+-----+------------+---------------------------+--------------+

