LIBRARY IEEE;
use STD_LOGIC_1164.ALL;

entity Full_Adder_Five is port (
    selector : in std_logic;
    A,B : in std_logic_vector(4 downto 0);
    S : out std_logic_vector(4 downto 0);
);
end Full_Adder_Five;

architecture Adder_F OF Full_Adder_Five is 

    signal C : std_logic_vector (3 downto 0);
    signal B_Prime : std_logic_vector (4 downto 0);

    component Fadder is PORT( 
        A, B, Cin: in std_logic;
        S, Cout: out std_logic);
    end component;

    begin

        B_Prime <= B XOR selector;

        Sum1: Fadder Port Map(A(0), B_Prime(0), selector, S(0), C(0));
        Sum2: Fadder Port Map(A(1), B_Prime(1), C(0), S(1), C(1));
        Sum3: Fadder Port Map(A(2), B_Prime(2), C(1), S(2), C(2));
        Sum4: Fadder Port Map(A(3), B_Prime(3), C(2), S(3), C(3));
        Sum3: Fadder Port Map(A(4), B_Prime(4), C(3), S(4), Cout);

end Adder_F;
