m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/kyriakos/vlsi
Econtroller
Z0 w1430902507
Z1 DPx4 ieee 16 std_logic_textio 0 22 V5TSK`;aJKC<l]CEg1>mz1
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z4 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z5 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z6 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z7 d/home/kyriakos/git/vlsi/Lab2_Processor/modelsim
Z8 8/home/kyriakos/git/vlsi/Lab2_Processor/modelsim/controller.vhd
Z9 F/home/kyriakos/git/vlsi/Lab2_Processor/modelsim/controller.vhd
l0
L8
VY=:Zi6Siz6adgf3V3cifZ3
!s100 <Hc^aXE;TZAi`EZ4I2]EH1
Z10 OV;C;10.3c;59
32
Z11 !s110 1430904889
!i10b 1
Z12 !s108 1430904889.234050
Z13 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/kyriakos/git/vlsi/Lab2_Processor/modelsim/controller.vhd|
Z14 !s107 /home/kyriakos/git/vlsi/Lab2_Processor/modelsim/controller.vhd|
!i113 1
Z15 o-work work -2002 -explicit
Z16 tExplicit 1
Aconarch
R1
R2
R3
R4
R5
R6
DEx4 work 10 controller 0 22 Y=:Zi6Siz6adgf3V3cifZ3
l20
L18
Vo1hDj>?z=e15[_9RXceU]3
!s100 `DCe2XXl^76=;=dRc1V;m2
R10
32
R11
!i10b 1
R12
R13
R14
!i113 1
R15
R16
Ecpu
R0
R1
R2
R3
R4
R5
R6
R7
Z17 8/home/kyriakos/git/vlsi/Lab2_Processor/modelsim/cpu.vhd
Z18 F/home/kyriakos/git/vlsi/Lab2_Processor/modelsim/cpu.vhd
l0
L8
V77O0Zae]ZhKo=J46glj<O2
!s100 S?BmdWN<kf[B6Q^BU;R5H3
R10
32
R11
!i10b 1
Z19 !s108 1430904889.306873
Z20 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/kyriakos/git/vlsi/Lab2_Processor/modelsim/cpu.vhd|
Z21 !s107 /home/kyriakos/git/vlsi/Lab2_Processor/modelsim/cpu.vhd|
!i113 1
R15
R16
Acpuarch
R1
R2
R3
R4
R5
R6
DEx4 work 3 cpu 0 22 77O0Zae]ZhKo=J46glj<O2
l31
L23
V@`0ilLF8X?;RCUMHBS5641
!s100 =hUf4@IheFEJ2SPJBIQzn0
R10
32
R11
!i10b 1
R19
R20
R21
!i113 1
R15
R16
Elab2
R0
R1
R2
R3
R4
R5
R6
R7
Z22 8/home/kyriakos/git/vlsi/Lab2_Processor/modelsim/lab2.vhd
Z23 F/home/kyriakos/git/vlsi/Lab2_Processor/modelsim/lab2.vhd
l0
L9
V3hN;aL6i<=QI6n[cTX9V93
!s100 jO^H5R1]z^@`of3VcFRY71
R10
32
R11
!i10b 1
Z24 !s108 1430904889.383498
Z25 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/kyriakos/git/vlsi/Lab2_Processor/modelsim/lab2.vhd|
Z26 !s107 /home/kyriakos/git/vlsi/Lab2_Processor/modelsim/lab2.vhd|
!i113 1
R15
R16
Abhv
R1
R2
R3
R4
R5
R6
DEx4 work 4 lab2 0 22 3hN;aL6i<=QI6n[cTX9V93
l87
L14
VjkhLZmdm=T>MI:_Y]iRPN1
!s100 fb^3mJg^g3SU>WjNNVg112
R10
32
R11
!i10b 1
R24
R25
R26
!i113 1
R15
R16
Eprogram_counter
Z27 w1430854552
R1
R2
R3
R4
R5
R6
Z28 d/home/rebelor/git/vlsi/Lab2_Processor/modelsim
Z29 8/home/rebelor/git/vlsi/Lab2_Processor/modelsim/program_counter.vhd
Z30 F/home/rebelor/git/vlsi/Lab2_Processor/modelsim/program_counter.vhd
l0
L8
V<FFPM0[V=N3z]eiz3f`6e0
!s100 B<[V9YoT[<=`C5OS<D_@=3
R10
32
Z31 !s110 1430899887
!i10b 1
Z32 !s108 1430899887.891347
Z33 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/rebelor/git/vlsi/Lab2_Processor/modelsim/program_counter.vhd|
Z34 !s107 /home/rebelor/git/vlsi/Lab2_Processor/modelsim/program_counter.vhd|
!i113 1
R15
R16
Apcarch
R1
R2
R3
R4
R5
R6
DEx4 work 15 program_counter 0 22 <FFPM0[V=N3z]eiz3f`6e0
l18
L16
VE]X@`aBnQn3gF^DDXGUB01
!s100 MTzk;J:IQB_:3JO?MM[S42
R10
32
R31
!i10b 1
R32
R33
R34
!i113 1
R15
R16
Eram_infer
Z35 w1430858777
R1
R2
R3
R4
R5
R6
R7
Z36 8/home/kyriakos/git/vlsi/Lab2_Processor/modelsim/ram_infer.vhd
Z37 F/home/kyriakos/git/vlsi/Lab2_Processor/modelsim/ram_infer.vhd
l0
L9
VKQG@lK5JOL:DNS<CSKMo40
!s100 >:3KG71RkcCFA@fSfc:5:0
R10
32
R11
!i10b 1
Z38 !s108 1430904889.456111
Z39 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/kyriakos/git/vlsi/Lab2_Processor/modelsim/ram_infer.vhd|
Z40 !s107 /home/kyriakos/git/vlsi/Lab2_Processor/modelsim/ram_infer.vhd|
!i113 1
R15
R16
Artl
R1
R2
R3
R4
R5
R6
DEx4 work 9 ram_infer 0 22 KQG@lK5JOL:DNS<CSKMo40
l56
L18
V2;M7jo1lFXc3ZoS7jiMKZ0
!s100 XBznQ?@mH4:TdA5n0PlVJ1
R10
32
R11
!i10b 1
R38
R39
R40
!i113 1
R15
R16
Eram_infer_instr
R35
R1
R2
R3
R4
R5
R6
R7
Z41 8/home/kyriakos/git/vlsi/Lab2_Processor/modelsim/ram_infer_instr.vhd
Z42 F/home/kyriakos/git/vlsi/Lab2_Processor/modelsim/ram_infer_instr.vhd
l0
L9
V;O2m48IfY[XId5ZccWTT`3
!s100 ToSXhcRjQ:EgNYiIz?0[I0
R10
32
R11
!i10b 1
Z43 !s108 1430904889.529645
Z44 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/kyriakos/git/vlsi/Lab2_Processor/modelsim/ram_infer_instr.vhd|
Z45 !s107 /home/kyriakos/git/vlsi/Lab2_Processor/modelsim/ram_infer_instr.vhd|
!i113 1
R15
R16
Artl
R1
R2
R3
R4
R5
R6
DEx4 work 15 ram_infer_instr 0 22 ;O2m48IfY[XId5ZccWTT`3
l59
L20
VLz5fE8K5=0HR_5>g2LX^40
!s100 >I9B[@UWzWNz9JRA8amd63
R10
32
R11
!i10b 1
R43
R44
R45
!i113 1
R15
R16
Etb
R35
R5
R6
R7
Z46 8/home/kyriakos/git/vlsi/Lab2_Processor/modelsim/tb.vhd
Z47 F/home/kyriakos/git/vlsi/Lab2_Processor/modelsim/tb.vhd
l0
L6
V>>Gd<iB6G9bUg1U2>e@C]1
!s100 KIoY0f><hG;7NzKzY]3BH1
R10
32
R11
!i10b 1
Z48 !s108 1430904889.603114
Z49 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/kyriakos/git/vlsi/Lab2_Processor/modelsim/tb.vhd|
Z50 !s107 /home/kyriakos/git/vlsi/Lab2_Processor/modelsim/tb.vhd|
!i113 1
R15
R16
Atest
R5
R6
Z51 DEx4 work 2 tb 0 22 >>Gd<iB6G9bUg1U2>e@C]1
l26
L9
Z52 VHa<=9257[_83ilWJdF1e;1
Z53 !s100 BPOPL@ml^;81[G2hD1feB1
R10
32
R11
!i10b 1
R48
R49
R50
!i113 1
R15
R16
