#!/usr/bin/env bash
# ****************************************************************************
# Vivado (TM) v2024.2 (64-bit)
#
# Filename    : compile.sh
# Simulator   : AMD Vivado Simulator
# Description : Script for compiling the simulation design source files
#
# Generated by Vivado on Mon Aug 04 21:45:03 EDT 2025
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
#
# Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
# Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
#
# usage: compile.sh
#
# ****************************************************************************
set -Eeuo pipefail

# resolve compiled library path in xsim.ini
export RDI_DATADIR="/tools/Xilinx/Vivado/2024.2/data"


xv_cxl_lib_path="/tools/Xilinx/Vivado/2024.2/data/xsim"
xv_cpt_lib_path="/tools/Xilinx/Vivado/2024.2/data/simmodels/xsim/2024.2/lnx64/9.3.0/systemc/protected"
xv_ext_lib_path="/tools/Xilinx/Vivado/2024.2/data/simmodels/xsim/2024.2/lnx64/9.3.0/ext"
xv_boost_lib_path="/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0"

# compile systemC design sources
echo "xsc -c --mt 8 --gcc_compile_options "-DBOOST_SYSTEM_NO_DEPRECATED" --gcc_compile_options "-I/tools/Xilinx/Vitis/2024.2/include" --cppversion 14 --gcc_compile_options "-I../../../../prj.gen/sim_1/bd/xlnoc/ip/xlnoc_snoc_sysc_inst_0/sysc -I../../../../prj.gen/sim_1/bd/xlnoc/ip/xlnoc_snoc_sysc_inst_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_CIPS_0_0/sim_tlm -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_CIPS_0_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_0/sysc -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_1/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_2/sysc -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_2/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_3/sysc -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_3/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_4/sysc -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_4/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_5/sysc -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_5/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_6/sysc -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_6/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_7/sysc -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_7/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_8/sysc -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_8/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_0_0/bd_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_0_0/bd_0/ip/ip_0/sysc -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_0_0/bd_0/ip/ip_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_0_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_1/bd_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_1/bd_0/ip/ip_0/sysc -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_1/bd_0/ip/ip_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_1/bd_0/ip/ip_1/sysc -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_1/bd_0/ip/ip_1/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_1/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_ai_engine_0_0/sim_tlm -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_ai_engine_0_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_aggr_noc_0/bd_0/ip/ip_0/sysc -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_aggr_noc_0/bd_0/ip/ip_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_aggr_noc_0/bd_0/ip/ip_1/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_aggr_noc_0/bd_0/ip/ip_2/sysc -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_aggr_noc_0/bd_0/ip/ip_2/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_aggr_noc_0/bd_0/ip/ip_3/sysc -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_aggr_noc_0/bd_0/ip/ip_3/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_aggr_noc_0/bd_0/ip/ip_4/sysc -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_aggr_noc_0/bd_0/ip/ip_4/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_aggr_noc_0/bd_0/ip/ip_5/sysc -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_aggr_noc_0/bd_0/ip/ip_5/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_aggr_noc_0/bd_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_aggr_noc_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_ConfigNoc_0/bd_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_ConfigNoc_0/bd_0/ip/ip_0/sysc -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_ConfigNoc_0/bd_0/ip/ip_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_ConfigNoc_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/xtlm -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_icn_ctrl_2_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dummy_slave_0_0/sysc -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dummy_slave_0_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_axi_intc_parent_intr_1_interrupt_concat_0/sysc -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_axi_intc_parent_intr_1_interrupt_concat_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_irq_const_tieoff_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/sim -I$xv_boost_lib_path -I$xv_cxl_lib_path/ip/noc_sc_v1_0_0/include -I$xv_ext_lib_path/protobuf/include -I$xv_cxl_lib_path/ip/sim_qdma_cpp_v1_0/include -I$xv_cxl_lib_path/ip/axi_tlm_ext_v1_0/include -I$xv_cxl_lib_path/ip/remote_port_c_v4/include -I$xv_cxl_lib_path/ip/xtlm_ipc_v1_0/include -I$xv_cxl_lib_path/ip/sim_qdma_sc_v1_0/include -I$xv_cxl_lib_path/ip/xtlm_ap_ctrl_v1_0/include -I$xv_cxl_lib_path/ip/xtlm_simple_interconnect_v1_0/include -I$xv_cxl_lib_path/ip/common_cpp_v1_0/include -I$xv_cxl_lib_path/ip/debug_tcp_server_v1/include -I$xv_cxl_lib_path/ip/common_rpc_v1/include -I$xv_cpt_lib_path/noc_v1_0_0/include -I$xv_cxl_lib_path/ip/xtlm/include -I$xv_cxl_lib_path/ip/aie_ps_v1_0/include -I$xv_cxl_lib_path/ip/remote_port_sc_v4/include -I$xv_cxl_lib_path/ip/pl_fileio_v1_0_0/include -I$xv_cxl_lib_path/ip/aie_xtlm_v1_0_0/include -I$xv_cxl_lib_path/ip/rwd_tlmmodel_v1/include -I$xv_cxl_lib_path/ip/emu_perf_common_v1_0/include" -work xil_defaultlib -f vitis_design_wrapper_sim_wrapper_xsc.prj"
xsc -c --mt 8 --gcc_compile_options "-DBOOST_SYSTEM_NO_DEPRECATED" --gcc_compile_options "-I/tools/Xilinx/Vitis/2024.2/include" --cppversion 14 --gcc_compile_options "-I../../../../prj.gen/sim_1/bd/xlnoc/ip/xlnoc_snoc_sysc_inst_0/sysc -I../../../../prj.gen/sim_1/bd/xlnoc/ip/xlnoc_snoc_sysc_inst_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_CIPS_0_0/sim_tlm -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_CIPS_0_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_0/sysc -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_1/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_2/sysc -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_2/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_3/sysc -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_3/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_4/sysc -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_4/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_5/sysc -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_5/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_6/sysc -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_6/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_7/sysc -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_7/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_8/sysc -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_8/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_0_0/bd_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_0_0/bd_0/ip/ip_0/sysc -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_0_0/bd_0/ip/ip_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_0_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_1/bd_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_1/bd_0/ip/ip_0/sysc -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_1/bd_0/ip/ip_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_1/bd_0/ip/ip_1/sysc -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_1/bd_0/ip/ip_1/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_1/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_ai_engine_0_0/sim_tlm -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_ai_engine_0_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_aggr_noc_0/bd_0/ip/ip_0/sysc -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_aggr_noc_0/bd_0/ip/ip_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_aggr_noc_0/bd_0/ip/ip_1/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_aggr_noc_0/bd_0/ip/ip_2/sysc -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_aggr_noc_0/bd_0/ip/ip_2/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_aggr_noc_0/bd_0/ip/ip_3/sysc -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_aggr_noc_0/bd_0/ip/ip_3/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_aggr_noc_0/bd_0/ip/ip_4/sysc -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_aggr_noc_0/bd_0/ip/ip_4/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_aggr_noc_0/bd_0/ip/ip_5/sysc -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_aggr_noc_0/bd_0/ip/ip_5/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_aggr_noc_0/bd_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_aggr_noc_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_ConfigNoc_0/bd_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_ConfigNoc_0/bd_0/ip/ip_0/sysc -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_ConfigNoc_0/bd_0/ip/ip_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_ConfigNoc_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/xtlm -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_icn_ctrl_2_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dummy_slave_0_0/sysc -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dummy_slave_0_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_axi_intc_parent_intr_1_interrupt_concat_0/sysc -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_axi_intc_parent_intr_1_interrupt_concat_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_irq_const_tieoff_0/sim -I../../../../prj.ip_user_files/bd/vitis_design/sim -I$xv_boost_lib_path -I$xv_cxl_lib_path/ip/noc_sc_v1_0_0/include -I$xv_ext_lib_path/protobuf/include -I$xv_cxl_lib_path/ip/sim_qdma_cpp_v1_0/include -I$xv_cxl_lib_path/ip/axi_tlm_ext_v1_0/include -I$xv_cxl_lib_path/ip/remote_port_c_v4/include -I$xv_cxl_lib_path/ip/xtlm_ipc_v1_0/include -I$xv_cxl_lib_path/ip/sim_qdma_sc_v1_0/include -I$xv_cxl_lib_path/ip/xtlm_ap_ctrl_v1_0/include -I$xv_cxl_lib_path/ip/xtlm_simple_interconnect_v1_0/include -I$xv_cxl_lib_path/ip/common_cpp_v1_0/include -I$xv_cxl_lib_path/ip/debug_tcp_server_v1/include -I$xv_cxl_lib_path/ip/common_rpc_v1/include -I$xv_cpt_lib_path/noc_v1_0_0/include -I$xv_cxl_lib_path/ip/xtlm/include -I$xv_cxl_lib_path/ip/aie_ps_v1_0/include -I$xv_cxl_lib_path/ip/remote_port_sc_v4/include -I$xv_cxl_lib_path/ip/pl_fileio_v1_0_0/include -I$xv_cxl_lib_path/ip/aie_xtlm_v1_0_0/include -I$xv_cxl_lib_path/ip/rwd_tlmmodel_v1/include -I$xv_cxl_lib_path/ip/emu_perf_common_v1_0/include" -work xil_defaultlib -f vitis_design_wrapper_sim_wrapper_xsc.prj 2>&1 | tee -a compile.log &
XSC_SYSC_PID=$!

# compile Verilog/System Verilog design sources
echo "xvlog --incr --relax -L uvm -L cpm5_v1_0_17 -L cpm4_v1_0_17 -L axi_vip_v1_1_19 -L smartconnect_v1_0 -L ai_pl -L noc_hbm_nmu_sim_v1_0_0 -L noc_nmu_sim_v1_0_0 -L noc_nsu_sim_v1_0_0 -L versal_cips_ps_vip_v1_0_11 -L xilinx_vip -prj vitis_design_wrapper_sim_wrapper_vlog.prj"
xvlog --incr --relax -L uvm -L cpm5_v1_0_17 -L cpm4_v1_0_17 -L axi_vip_v1_1_19 -L smartconnect_v1_0 -L ai_pl -L noc_hbm_nmu_sim_v1_0_0 -L noc_nmu_sim_v1_0_0 -L noc_nsu_sim_v1_0_0 -L versal_cips_ps_vip_v1_0_11 -L xilinx_vip -prj vitis_design_wrapper_sim_wrapper_vlog.prj 2>&1 | tee compile.log

# compile VHDL design sources
echo "xvhdl --incr --relax -prj vitis_design_wrapper_sim_wrapper_vhdl.prj"
xvhdl --incr --relax -prj vitis_design_wrapper_sim_wrapper_vhdl.prj 2>&1 | tee -a compile.log

echo "Waiting for jobs to finish..."
wait $XSC_SYSC_PID
echo "No pending jobs, compilation finished."
