Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Fri Aug 14 18:20:00 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 163 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 91 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.480        0.000                      0                  923        0.046        0.000                      0                  923        3.225        0.000                       0                   375  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.480        0.000                      0                  923        0.046        0.000                      0                  923        3.225        0.000                       0                   375  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.480ns  (required time - arrival time)
  Source:                 fsm2/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/A[4]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.563ns (17.666%)  route 2.624ns (82.334%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=406, unset)          0.036     0.036    fsm2/clk
    SLICE_X21Y120        FDRE                                         r  fsm2/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y120        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm2/out_reg[2]/Q
                         net (fo=43, routed)          0.296     0.431    fsm2/fsm2_out[2]
    SLICE_X21Y120        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.164     0.595 f  fsm2/out[1]_i_3__1/O
                         net (fo=11, routed)          0.393     0.988    cond_computed1/out_reg[0]_3
    SLICE_X20Y121        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     1.167 r  cond_computed1/s_int0_addr0[3]_INST_0_i_6/O
                         net (fo=17, routed)          0.186     1.353    fsm1/out_reg[3]_4
    SLICE_X20Y124        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.039     1.392 f  fsm1/out_tmp_reg_i_1/O
                         net (fo=118, routed)         0.972     2.364    r_int_read0_0/RSTP
    SLICE_X19Y141        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.082     2.446 r  r_int_read0_0/out_tmp_reg_i_29/O
                         net (fo=2, routed)           0.777     3.223    mult_pipe0/out_tmp_reg/A[4]
    DSP48E2_X1Y54        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=406, unset)          0.044     7.044    mult_pipe0/out_tmp_reg/CLK
    DSP48E2_X1Y54        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X1Y54        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[4])
                                                     -0.306     6.703    mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.703    
                         arrival time                          -3.223    
  -------------------------------------------------------------------
                         slack                                  3.480    

Slack (MET) :             3.600ns  (required time - arrival time)
  Source:                 fsm2/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/A[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 0.638ns (20.728%)  route 2.440ns (79.272%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=406, unset)          0.036     0.036    fsm2/clk
    SLICE_X21Y120        FDRE                                         r  fsm2/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y120        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm2/out_reg[2]/Q
                         net (fo=43, routed)          0.296     0.431    fsm2/fsm2_out[2]
    SLICE_X21Y120        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.164     0.595 f  fsm2/out[1]_i_3__1/O
                         net (fo=11, routed)          0.393     0.988    cond_computed1/out_reg[0]_3
    SLICE_X20Y121        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     1.167 r  cond_computed1/s_int0_addr0[3]_INST_0_i_6/O
                         net (fo=17, routed)          0.183     1.350    fsm1/out_reg[3]_4
    SLICE_X20Y124        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     1.466 f  fsm1/out_tmp_reg_i_1__0/O
                         net (fo=118, routed)         0.830     2.296    A_i_j_0/DSP_A_B_DATA_INST
    SLICE_X18Y134        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.080     2.376 r  A_i_j_0/out_tmp_reg_i_21__0/O
                         net (fo=2, routed)           0.738     3.114    mult_pipe1/out_tmp_reg/A[12]
    DSP48E2_X1Y51        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=406, unset)          0.044     7.044    mult_pipe1/out_tmp_reg/CLK
    DSP48E2_X1Y51        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X1Y51        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[12])
                                                     -0.295     6.714    mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.714    
                         arrival time                          -3.114    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.652ns  (required time - arrival time)
  Source:                 fsm2/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/A[0]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 0.729ns (24.455%)  route 2.252ns (75.545%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=406, unset)          0.036     0.036    fsm2/clk
    SLICE_X21Y120        FDRE                                         r  fsm2/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y120        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm2/out_reg[2]/Q
                         net (fo=43, routed)          0.296     0.431    fsm2/fsm2_out[2]
    SLICE_X21Y120        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.164     0.595 f  fsm2/out[1]_i_3__1/O
                         net (fo=11, routed)          0.393     0.988    cond_computed1/out_reg[0]_3
    SLICE_X20Y121        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     1.167 r  cond_computed1/s_int0_addr0[3]_INST_0_i_6/O
                         net (fo=17, routed)          0.183     1.350    fsm1/out_reg[3]_4
    SLICE_X20Y124        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     1.466 f  fsm1/out_tmp_reg_i_1__0/O
                         net (fo=118, routed)         0.862     2.328    A_i_j_0/DSP_A_B_DATA_INST
    SLICE_X19Y131        LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.171     2.499 r  A_i_j_0/out_tmp_reg_i_33__0/O
                         net (fo=2, routed)           0.518     3.017    mult_pipe1/out_tmp_reg/A[0]
    DSP48E2_X1Y51        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=406, unset)          0.044     7.044    mult_pipe1/out_tmp_reg/CLK
    DSP48E2_X1Y51        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X1Y51        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[0])
                                                     -0.340     6.669    mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.669    
                         arrival time                          -3.017    
  -------------------------------------------------------------------
                         slack                                  3.652    

Slack (MET) :             3.747ns  (required time - arrival time)
  Source:                 fsm2/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/A[4]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.678ns (23.219%)  route 2.242ns (76.781%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=406, unset)          0.036     0.036    fsm2/clk
    SLICE_X21Y120        FDRE                                         r  fsm2/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y120        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm2/out_reg[2]/Q
                         net (fo=43, routed)          0.296     0.431    fsm2/fsm2_out[2]
    SLICE_X21Y120        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.164     0.595 f  fsm2/out[1]_i_3__1/O
                         net (fo=11, routed)          0.393     0.988    cond_computed1/out_reg[0]_3
    SLICE_X20Y121        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     1.167 r  cond_computed1/s_int0_addr0[3]_INST_0_i_6/O
                         net (fo=17, routed)          0.183     1.350    fsm1/out_reg[3]_4
    SLICE_X20Y124        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     1.466 f  fsm1/out_tmp_reg_i_1__0/O
                         net (fo=118, routed)         0.848     2.314    A_i_j_0/DSP_A_B_DATA_INST
    SLICE_X19Y131        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.120     2.434 r  A_i_j_0/out_tmp_reg_i_29__0/O
                         net (fo=2, routed)           0.522     2.956    mult_pipe1/out_tmp_reg/A[4]
    DSP48E2_X1Y51        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=406, unset)          0.044     7.044    mult_pipe1/out_tmp_reg/CLK
    DSP48E2_X1Y51        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X1Y51        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[4])
                                                     -0.306     6.703    mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.703    
                         arrival time                          -2.956    
  -------------------------------------------------------------------
                         slack                                  3.747    

Slack (MET) :             3.759ns  (required time - arrival time)
  Source:                 fsm2/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/A[9]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.727ns (25.060%)  route 2.174ns (74.940%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=406, unset)          0.036     0.036    fsm2/clk
    SLICE_X21Y120        FDRE                                         r  fsm2/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y120        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm2/out_reg[2]/Q
                         net (fo=43, routed)          0.296     0.431    fsm2/fsm2_out[2]
    SLICE_X21Y120        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.164     0.595 f  fsm2/out[1]_i_3__1/O
                         net (fo=11, routed)          0.393     0.988    cond_computed1/out_reg[0]_3
    SLICE_X20Y121        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     1.167 r  cond_computed1/s_int0_addr0[3]_INST_0_i_6/O
                         net (fo=17, routed)          0.183     1.350    fsm1/out_reg[3]_4
    SLICE_X20Y124        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     1.466 f  fsm1/out_tmp_reg_i_1__0/O
                         net (fo=118, routed)         0.815     2.281    A_i_j_0/DSP_A_B_DATA_INST
    SLICE_X19Y132        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.169     2.450 r  A_i_j_0/out_tmp_reg_i_24__0/O
                         net (fo=2, routed)           0.487     2.937    mult_pipe1/out_tmp_reg/A[9]
    DSP48E2_X1Y51        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=406, unset)          0.044     7.044    mult_pipe1/out_tmp_reg/CLK
    DSP48E2_X1Y51        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X1Y51        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[9])
                                                     -0.313     6.696    mult_pipe1/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.696    
                         arrival time                          -2.937    
  -------------------------------------------------------------------
                         slack                                  3.759    

Slack (MET) :             3.786ns  (required time - arrival time)
  Source:                 fsm2/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg__0/DSP_A_B_DATA_INST/B[1]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 0.581ns (20.153%)  route 2.302ns (79.847%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=406, unset)          0.036     0.036    fsm2/clk
    SLICE_X21Y120        FDRE                                         r  fsm2/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y120        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm2/out_reg[2]/Q
                         net (fo=43, routed)          0.296     0.431    fsm2/fsm2_out[2]
    SLICE_X21Y120        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.164     0.595 f  fsm2/out[1]_i_3__1/O
                         net (fo=11, routed)          0.393     0.988    cond_computed1/out_reg[0]_3
    SLICE_X20Y121        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     1.167 r  cond_computed1/s_int0_addr0[3]_INST_0_i_6/O
                         net (fo=17, routed)          0.186     1.353    fsm1/out_reg[3]_4
    SLICE_X20Y124        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.039     1.392 f  fsm1/out_tmp_reg_i_1/O
                         net (fo=118, routed)         1.028     2.420    r_int_read0_0/RSTP
    SLICE_X19Y141        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.520 r  r_int_read0_0/out_tmp_reg__0_i_14/O
                         net (fo=1, routed)           0.399     2.919    mult_pipe0/out_tmp_reg__0/B[1]
    DSP48E2_X1Y56        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg__0/DSP_A_B_DATA_INST/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=406, unset)          0.044     7.044    mult_pipe0/out_tmp_reg__0/CLK
    DSP48E2_X1Y56        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X1Y56        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[1])
                                                     -0.304     6.705    mult_pipe0/out_tmp_reg__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.705    
                         arrival time                          -2.919    
  -------------------------------------------------------------------
                         slack                                  3.786    

Slack (MET) :             3.800ns  (required time - arrival time)
  Source:                 fsm2/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/B[0]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.686ns (23.986%)  route 2.174ns (76.014%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=406, unset)          0.036     0.036    fsm2/clk
    SLICE_X21Y120        FDRE                                         r  fsm2/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y120        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm2/out_reg[2]/Q
                         net (fo=43, routed)          0.296     0.431    fsm2/fsm2_out[2]
    SLICE_X21Y120        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.164     0.595 f  fsm2/out[1]_i_3__1/O
                         net (fo=11, routed)          0.393     0.988    cond_computed1/out_reg[0]_3
    SLICE_X20Y121        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     1.167 r  cond_computed1/s_int0_addr0[3]_INST_0_i_6/O
                         net (fo=17, routed)          0.186     1.353    fsm1/out_reg[3]_4
    SLICE_X20Y124        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.039     1.392 f  fsm1/out_tmp_reg_i_1/O
                         net (fo=118, routed)         0.773     2.165    r_int_read0_0/RSTP
    SLICE_X20Y137        LUT2 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.205     2.370 r  r_int_read0_0/out_tmp_reg_i_33/O
                         net (fo=2, routed)           0.526     2.896    mult_pipe0/out_tmp0/B[0]
    DSP48E2_X1Y55        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=406, unset)          0.044     7.044    mult_pipe0/out_tmp0/CLK
    DSP48E2_X1Y55        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X1Y55        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[0])
                                                     -0.313     6.696    mult_pipe0/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.696    
                         arrival time                          -2.896    
  -------------------------------------------------------------------
                         slack                                  3.800    

Slack (MET) :             3.814ns  (required time - arrival time)
  Source:                 fsm2/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/A[16]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 0.616ns (21.486%)  route 2.251ns (78.514%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=406, unset)          0.036     0.036    fsm2/clk
    SLICE_X21Y120        FDRE                                         r  fsm2/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y120        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm2/out_reg[2]/Q
                         net (fo=43, routed)          0.296     0.431    fsm2/fsm2_out[2]
    SLICE_X21Y120        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.164     0.595 f  fsm2/out[1]_i_3__1/O
                         net (fo=11, routed)          0.393     0.988    cond_computed1/out_reg[0]_3
    SLICE_X20Y121        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     1.167 r  cond_computed1/s_int0_addr0[3]_INST_0_i_6/O
                         net (fo=17, routed)          0.186     1.353    fsm1/out_reg[3]_4
    SLICE_X20Y124        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.039     1.392 f  fsm1/out_tmp_reg_i_1/O
                         net (fo=118, routed)         0.975     2.367    r_int_read0_0/RSTP
    SLICE_X19Y141        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.135     2.502 r  r_int_read0_0/out_tmp_reg_i_17/O
                         net (fo=2, routed)           0.401     2.903    mult_pipe0/out_tmp_reg/A[16]
    DSP48E2_X1Y54        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=406, unset)          0.044     7.044    mult_pipe0/out_tmp_reg/CLK
    DSP48E2_X1Y54        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X1Y54        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[16])
                                                     -0.292     6.717    mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.717    
                         arrival time                          -2.903    
  -------------------------------------------------------------------
                         slack                                  3.814    

Slack (MET) :             3.835ns  (required time - arrival time)
  Source:                 fsm2/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg__0/DSP_A_B_DATA_INST/B[2]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.598ns (21.079%)  route 2.239ns (78.921%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=406, unset)          0.036     0.036    fsm2/clk
    SLICE_X21Y120        FDRE                                         r  fsm2/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y120        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm2/out_reg[2]/Q
                         net (fo=43, routed)          0.296     0.431    fsm2/fsm2_out[2]
    SLICE_X21Y120        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.164     0.595 f  fsm2/out[1]_i_3__1/O
                         net (fo=11, routed)          0.393     0.988    cond_computed1/out_reg[0]_3
    SLICE_X20Y121        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     1.167 r  cond_computed1/s_int0_addr0[3]_INST_0_i_6/O
                         net (fo=17, routed)          0.186     1.353    fsm1/out_reg[3]_4
    SLICE_X20Y124        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.039     1.392 f  fsm1/out_tmp_reg_i_1/O
                         net (fo=118, routed)         0.975     2.367    r_int_read0_0/RSTP
    SLICE_X19Y141        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.117     2.484 r  r_int_read0_0/out_tmp_reg__0_i_13/O
                         net (fo=1, routed)           0.389     2.873    mult_pipe0/out_tmp_reg__0/B[2]
    DSP48E2_X1Y56        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg__0/DSP_A_B_DATA_INST/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=406, unset)          0.044     7.044    mult_pipe0/out_tmp_reg__0/CLK
    DSP48E2_X1Y56        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X1Y56        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[2])
                                                     -0.301     6.708    mult_pipe0/out_tmp_reg__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.708    
                         arrival time                          -2.873    
  -------------------------------------------------------------------
                         slack                                  3.835    

Slack (MET) :             3.843ns  (required time - arrival time)
  Source:                 fsm2/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp0/DSP_A_B_DATA_INST/B[0]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.729ns (25.879%)  route 2.088ns (74.121%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=406, unset)          0.036     0.036    fsm2/clk
    SLICE_X21Y120        FDRE                                         r  fsm2/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y120        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm2/out_reg[2]/Q
                         net (fo=43, routed)          0.296     0.431    fsm2/fsm2_out[2]
    SLICE_X21Y120        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.164     0.595 f  fsm2/out[1]_i_3__1/O
                         net (fo=11, routed)          0.393     0.988    cond_computed1/out_reg[0]_3
    SLICE_X20Y121        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     1.167 r  cond_computed1/s_int0_addr0[3]_INST_0_i_6/O
                         net (fo=17, routed)          0.183     1.350    fsm1/out_reg[3]_4
    SLICE_X20Y124        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     1.466 f  fsm1/out_tmp_reg_i_1__0/O
                         net (fo=118, routed)         0.862     2.328    A_i_j_0/DSP_A_B_DATA_INST
    SLICE_X19Y131        LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.171     2.499 r  A_i_j_0/out_tmp_reg_i_33__0/O
                         net (fo=2, routed)           0.354     2.853    mult_pipe1/out_tmp0/B[0]
    DSP48E2_X1Y52        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp0/DSP_A_B_DATA_INST/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=406, unset)          0.044     7.044    mult_pipe1/out_tmp0/CLK
    DSP48E2_X1Y52        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X1Y52        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[0])
                                                     -0.313     6.696    mult_pipe1/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.696    
                         arrival time                          -2.853    
  -------------------------------------------------------------------
                         slack                                  3.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=406, unset)          0.012     0.012    done_reg1/clk
    SLICE_X22Y120        FDRE                                         r  done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y120        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 f  done_reg1/out_reg[0]/Q
                         net (fo=11, routed)          0.029     0.080    fsm3/done_reg1_out
    SLICE_X22Y120        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.094 r  fsm3/out[0]_i_1__14/O
                         net (fo=1, routed)           0.016     0.110    done_reg1/out_reg[0]_0
    SLICE_X22Y120        FDRE                                         r  done_reg1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=406, unset)          0.018     0.018    done_reg1/clk
    SLICE_X22Y120        FDRE                                         r  done_reg1/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y120        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    done_reg1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.037ns (37.000%)  route 0.063ns (63.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=406, unset)          0.013     0.013    mult_pipe0/clk
    SLICE_X19Y139        FDRE                                         r  mult_pipe0/out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y139        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe0/out_reg[21]/Q
                         net (fo=1, routed)           0.063     0.113    bin_read0_0/Q[21]
    SLICE_X19Y138        FDRE                                         r  bin_read0_0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=406, unset)          0.019     0.019    bin_read0_0/clk
    SLICE_X19Y138        FDRE                                         r  bin_read0_0/out_reg[21]/C
                         clock pessimism              0.000     0.019    
    SLICE_X19Y138        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.037ns (36.634%)  route 0.064ns (63.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=406, unset)          0.013     0.013    mult_pipe0/clk
    SLICE_X20Y135        FDRE                                         r  mult_pipe0/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y135        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe0/out_reg[5]/Q
                         net (fo=1, routed)           0.064     0.114    bin_read0_0/Q[5]
    SLICE_X22Y135        FDRE                                         r  bin_read0_0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=406, unset)          0.019     0.019    bin_read0_0/clk
    SLICE_X22Y135        FDRE                                         r  bin_read0_0/out_reg[5]/C
                         clock pessimism              0.000     0.019    
    SLICE_X22Y135        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.000%)  route 0.047ns (47.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=406, unset)          0.012     0.012    cond_computed0/clk
    SLICE_X18Y118        FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y118        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed0/out_reg[0]/Q
                         net (fo=5, routed)           0.031     0.082    fsm0/cond_computed0_out
    SLICE_X18Y118        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.096 r  fsm0/out[0]_i_1__6/O
                         net (fo=1, routed)           0.016     0.112    cond_computed0/out_reg[0]_0
    SLICE_X18Y118        FDRE                                         r  cond_computed0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=406, unset)          0.018     0.018    cond_computed0/clk
    SLICE_X18Y118        FDRE                                         r  cond_computed0/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X18Y118        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe1/done_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=406, unset)          0.013     0.013    mult_pipe1/clk
    SLICE_X20Y124        FDRE                                         r  mult_pipe1/done_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y124        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe1/done_buf_reg[1]/Q
                         net (fo=1, routed)           0.063     0.114    mult_pipe1/done_buf_reg[1]__0
    SLICE_X20Y124        FDRE                                         r  mult_pipe1/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=406, unset)          0.019     0.019    mult_pipe1/clk
    SLICE_X20Y124        FDRE                                         r  mult_pipe1/done_reg/C
                         clock pessimism              0.000     0.019    
    SLICE_X20Y124        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    mult_pipe1/done_reg
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mult_pipe0/done_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.038ns (36.893%)  route 0.065ns (63.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=406, unset)          0.013     0.013    mult_pipe0/clk
    SLICE_X20Y123        FDRE                                         r  mult_pipe0/done_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y123        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe0/done_buf_reg[1]/Q
                         net (fo=1, routed)           0.065     0.116    mult_pipe0/done_buf_reg[1]__0
    SLICE_X20Y123        FDRE                                         r  mult_pipe0/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=406, unset)          0.019     0.019    mult_pipe0/clk
    SLICE_X20Y123        FDRE                                         r  mult_pipe0/done_reg/C
                         clock pessimism              0.000     0.019    
    SLICE_X20Y123        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    mult_pipe0/done_reg
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=406, unset)          0.012     0.012    mult_pipe0/clk
    SLICE_X21Y136        FDRE                                         r  mult_pipe0/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y136        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe0/out_reg[13]/Q
                         net (fo=1, routed)           0.065     0.116    bin_read0_0/Q[13]
    SLICE_X21Y136        FDRE                                         r  bin_read0_0/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=406, unset)          0.019     0.019    bin_read0_0/clk
    SLICE_X21Y136        FDRE                                         r  bin_read0_0/out_reg[13]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y136        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.065    bin_read0_0/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.040ns (38.095%)  route 0.065ns (61.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=406, unset)          0.013     0.013    mult_pipe0/clk
    SLICE_X20Y136        FDRE                                         r  mult_pipe0/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y136        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.053 r  mult_pipe0/out_reg[8]/Q
                         net (fo=1, routed)           0.065     0.118    bin_read0_0/Q[8]
    SLICE_X21Y136        FDRE                                         r  bin_read0_0/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=406, unset)          0.019     0.019    bin_read0_0/clk
    SLICE_X21Y136        FDRE                                         r  bin_read0_0/out_reg[8]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y136        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.065    bin_read0_0/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.053ns (50.476%)  route 0.052ns (49.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=406, unset)          0.012     0.012    cond_computed1/clk
    SLICE_X22Y121        FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y121        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed1/out_reg[0]/Q
                         net (fo=9, routed)           0.036     0.087    cond_computed1/cond_computed1_out
    SLICE_X22Y121        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.101 r  cond_computed1/out[0]_i_1__8/O
                         net (fo=1, routed)           0.016     0.117    cond_computed1/out[0]_i_1__8_n_0
    SLICE_X22Y121        FDRE                                         r  cond_computed1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=406, unset)          0.018     0.018    cond_computed1/clk
    SLICE_X22Y121        FDRE                                         r  cond_computed1/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y121        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.072ns (67.290%)  route 0.035ns (32.710%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=406, unset)          0.012     0.012    cond_computed0/clk
    SLICE_X18Y118        FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y118        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed0/out_reg[0]/Q
                         net (fo=5, routed)           0.029     0.080    cond_stored0/cond_computed0_out
    SLICE_X18Y118        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.033     0.113 r  cond_stored0/out[0]_i_1__5/O
                         net (fo=1, routed)           0.006     0.119    done_reg0/out_reg[0]_1
    SLICE_X18Y118        FDRE                                         r  done_reg0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=406, unset)          0.018     0.018    done_reg0/clk
    SLICE_X18Y118        FDRE                                         r  done_reg0/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X18Y118        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    done_reg0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y54  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y56  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y51  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y53  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X21Y121  A_i_j_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X19Y131  A_i_j_0/out_reg[0]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X19Y132  A_i_j_0/out_reg[10]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X18Y133  A_i_j_0/out_reg[11]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X18Y134  A_i_j_0/out_reg[12]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X19Y132  A_i_j_0/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y121  A_i_j_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y121  A_i_j_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y131  A_i_j_0/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y132  A_i_j_0/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y133  A_i_j_0/out_reg[11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y133  A_i_j_0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y134  A_i_j_0/out_reg[12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y134  A_i_j_0/out_reg[12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y132  A_i_j_0/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y132  A_i_j_0/out_reg[14]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y121  A_i_j_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y121  A_i_j_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y131  A_i_j_0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y131  A_i_j_0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y132  A_i_j_0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y132  A_i_j_0/out_reg[10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y133  A_i_j_0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y133  A_i_j_0/out_reg[11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y134  A_i_j_0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y134  A_i_j_0/out_reg[12]/C



