#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5b7c6f4b5ea0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5b7c6f45a160 .scope package, "arm7tdmi_pkg" "arm7tdmi_pkg" 3 1;
 .timescale 0 0;
P_0x5b7c6f4bd300 .param/l "CPSR_C_BIT" 0 3 108, +C4<00000000000000000000000000011101>;
P_0x5b7c6f4bd340 .param/l "CPSR_F_BIT" 0 3 111, +C4<00000000000000000000000000000110>;
P_0x5b7c6f4bd380 .param/l "CPSR_I_BIT" 0 3 110, +C4<00000000000000000000000000000111>;
P_0x5b7c6f4bd3c0 .param/l "CPSR_N_BIT" 0 3 106, +C4<00000000000000000000000000011111>;
P_0x5b7c6f4bd400 .param/l "CPSR_T_BIT" 0 3 112, +C4<00000000000000000000000000000101>;
P_0x5b7c6f4bd440 .param/l "CPSR_V_BIT" 0 3 109, +C4<00000000000000000000000000011100>;
P_0x5b7c6f4bd480 .param/l "CPSR_Z_BIT" 0 3 107, +C4<00000000000000000000000000011110>;
P_0x5b7c6f4bd4c0 .param/l "R0" 0 3 88, C4<0000>;
P_0x5b7c6f4bd500 .param/l "R1" 0 3 89, C4<0001>;
P_0x5b7c6f4bd540 .param/l "R10" 0 3 98, C4<1010>;
P_0x5b7c6f4bd580 .param/l "R11" 0 3 99, C4<1011>;
P_0x5b7c6f4bd5c0 .param/l "R12" 0 3 100, C4<1100>;
P_0x5b7c6f4bd600 .param/l "R13" 0 3 101, C4<1101>;
P_0x5b7c6f4bd640 .param/l "R14" 0 3 102, C4<1110>;
P_0x5b7c6f4bd680 .param/l "R15" 0 3 103, C4<1111>;
P_0x5b7c6f4bd6c0 .param/l "R2" 0 3 90, C4<0010>;
P_0x5b7c6f4bd700 .param/l "R3" 0 3 91, C4<0011>;
P_0x5b7c6f4bd740 .param/l "R4" 0 3 92, C4<0100>;
P_0x5b7c6f4bd780 .param/l "R5" 0 3 93, C4<0101>;
P_0x5b7c6f4bd7c0 .param/l "R6" 0 3 94, C4<0110>;
P_0x5b7c6f4bd800 .param/l "R7" 0 3 95, C4<0111>;
P_0x5b7c6f4bd840 .param/l "R8" 0 3 96, C4<1000>;
P_0x5b7c6f4bd880 .param/l "R9" 0 3 97, C4<1001>;
enum0x5b7c6f3234e0 .enum4 (3)
   "FETCH" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY" 3'b011,
   "WRITEBACK" 3'b100
 ;
enum0x5b7c6f3584d0 .enum4 (5)
   "MODE_USER" 5'b10000,
   "MODE_FIQ" 5'b10001,
   "MODE_IRQ" 5'b10010,
   "MODE_SUPERVISOR" 5'b10011,
   "MODE_ABORT" 5'b10111,
   "MODE_UNDEFINED" 5'b11011,
   "MODE_SYSTEM" 5'b11111
 ;
enum0x5b7c6f3591c0 .enum4 (4)
   "INSTR_DATA_PROC" 4'b0000,
   "INSTR_MUL" 4'b0001,
   "INSTR_MUL_LONG" 4'b0010,
   "INSTR_SINGLE_SWAP" 4'b0011,
   "INSTR_BRANCH_EX" 4'b0100,
   "INSTR_HALFWORD_DT" 4'b0101,
   "INSTR_SINGLE_DT" 4'b0110,
   "INSTR_UNDEFINED" 4'b0111,
   "INSTR_BLOCK_DT" 4'b1000,
   "INSTR_BRANCH" 4'b1001,
   "INSTR_COPROCESSOR" 4'b1010,
   "INSTR_SWI" 4'b1011
 ;
enum0x5b7c6f41d250 .enum4 (4)
   "ALU_AND" 4'b0000,
   "ALU_EOR" 4'b0001,
   "ALU_SUB" 4'b0010,
   "ALU_RSB" 4'b0011,
   "ALU_ADD" 4'b0100,
   "ALU_ADC" 4'b0101,
   "ALU_SBC" 4'b0110,
   "ALU_RSC" 4'b0111,
   "ALU_TST" 4'b1000,
   "ALU_TEQ" 4'b1001,
   "ALU_CMP" 4'b1010,
   "ALU_CMN" 4'b1011,
   "ALU_ORR" 4'b1100,
   "ALU_MOV" 4'b1101,
   "ALU_BIC" 4'b1110,
   "ALU_MVN" 4'b1111
 ;
enum0x5b7c6f41ee00 .enum4 (4)
   "COND_EQ" 4'b0000,
   "COND_NE" 4'b0001,
   "COND_CS" 4'b0010,
   "COND_CC" 4'b0011,
   "COND_MI" 4'b0100,
   "COND_PL" 4'b0101,
   "COND_VS" 4'b0110,
   "COND_VC" 4'b0111,
   "COND_HI" 4'b1000,
   "COND_LS" 4'b1001,
   "COND_GE" 4'b1010,
   "COND_LT" 4'b1011,
   "COND_GT" 4'b1100,
   "COND_LE" 4'b1101,
   "COND_AL" 4'b1110,
   "COND_NV" 4'b1111
 ;
enum0x5b7c6f4209b0 .enum4 (2)
   "SHIFT_LSL" 2'b00,
   "SHIFT_LSR" 2'b01,
   "SHIFT_ASR" 2'b10,
   "SHIFT_ROR" 2'b11
 ;
S_0x5b7c6f478280 .scope module, "complex_arm_tb" "complex_arm_tb" 4 3;
 .timescale 0 0;
L_0x5b7c6f4bc4e0 .functor BUFZ 32, L_0x5b7c6f4dec40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5b7c6f4ddbd0_0 .net *"_ivl_2", 31 0, L_0x5b7c6f4dec40;  1 drivers
v0x5b7c6f4ddcd0_0 .net *"_ivl_5", 10 0, L_0x5b7c6f4ded40;  1 drivers
v0x5b7c6f4dddb0_0 .net *"_ivl_6", 12 0, L_0x5b7c6f4dee60;  1 drivers
L_0x7efba683c060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b7c6f4dde70_0 .net *"_ivl_9", 1 0, L_0x7efba683c060;  1 drivers
v0x5b7c6f4ddf50_0 .var "clk", 0 0;
v0x5b7c6f4de040_0 .var "debug_en", 0 0;
v0x5b7c6f4de0e0_0 .net "debug_instr", 31 0, L_0x5b7c6f4f1fa0;  1 drivers
v0x5b7c6f4de1b0_0 .net "debug_pc", 31 0, L_0x5b7c6f4f1120;  1 drivers
v0x5b7c6f4de280_0 .var "fiq", 0 0;
v0x5b7c6f4de350_0 .var "halt", 0 0;
v0x5b7c6f4de420_0 .var "irq", 0 0;
v0x5b7c6f4de4f0_0 .net "mem_addr", 31 0, L_0x5b7c6f4f2500;  1 drivers
v0x5b7c6f4de5c0_0 .net "mem_be", 3 0, L_0x5b7c6f4f1d20;  1 drivers
v0x5b7c6f4de690_0 .net "mem_rdata", 31 0, L_0x5b7c6f4bc4e0;  1 drivers
v0x5b7c6f4de730_0 .net "mem_re", 0 0, L_0x5b7c6f4f2870;  1 drivers
L_0x7efba683c018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5b7c6f4de7d0_0 .net "mem_ready", 0 0, L_0x7efba683c018;  1 drivers
v0x5b7c6f4de8c0_0 .net "mem_wdata", 31 0, L_0x5b7c6f4f1910;  1 drivers
v0x5b7c6f4de960_0 .net "mem_we", 0 0, L_0x5b7c6f4f1730;  1 drivers
v0x5b7c6f4dea30 .array "memory", 2047 0, 31 0;
v0x5b7c6f4dead0_0 .var "rst_n", 0 0;
v0x5b7c6f4deb70_0 .net "running", 0 0, v0x5b7c6f4dc900_0;  1 drivers
L_0x5b7c6f4dec40 .array/port v0x5b7c6f4dea30, L_0x5b7c6f4dee60;
L_0x5b7c6f4ded40 .part L_0x5b7c6f4f2500, 2, 11;
L_0x5b7c6f4dee60 .concat [ 11 2 0 0], L_0x5b7c6f4ded40, L_0x7efba683c060;
S_0x5b7c6f477e50 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 4 52, 4 52 0, S_0x5b7c6f478280;
 .timescale 0 0;
v0x5b7c6f47b530_0 .var/2s "i", 31 0;
S_0x5b7c6f45c930 .scope module, "dut" "arm7tdmi_top" 4 131, 5 3 0, S_0x5b7c6f478280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "mem_addr";
    .port_info 3 /OUTPUT 32 "mem_wdata";
    .port_info 4 /INPUT 32 "mem_rdata";
    .port_info 5 /OUTPUT 1 "mem_we";
    .port_info 6 /OUTPUT 1 "mem_re";
    .port_info 7 /OUTPUT 4 "mem_be";
    .port_info 8 /INPUT 1 "mem_ready";
    .port_info 9 /INPUT 1 "debug_en";
    .port_info 10 /OUTPUT 32 "debug_pc";
    .port_info 11 /OUTPUT 32 "debug_instr";
    .port_info 12 /INPUT 1 "irq";
    .port_info 13 /INPUT 1 "fiq";
    .port_info 14 /INPUT 1 "halt";
    .port_info 15 /OUTPUT 1 "running";
L_0x5b7c6f47b330 .functor AND 1, L_0x5b7c6f4df6f0, L_0x5b7c6f4f4a50, C4<1>, C4<1>;
L_0x5b7c6f4607c0 .functor AND 1, L_0x5b7c6f47b330, v0x5b7c6f4cd8a0_0, C4<1>, C4<1>;
L_0x5b7c6f4611d0 .functor AND 1, L_0x5b7c6f4607c0, L_0x5b7c6f4df510, C4<1>, C4<1>;
L_0x5b7c6f464130 .functor BUFZ 32, L_0x5b7c6f4bc4e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b7c6f4effb0 .functor OR 1, L_0x5b7c6f4f0020, L_0x5b7c6f4f0160, C4<0>, C4<0>;
L_0x5b7c6f3acde0 .functor AND 1, L_0x5b7c6f4efe70, L_0x5b7c6f4effb0, C4<1>, C4<1>;
L_0x5b7c6f4f0450 .functor AND 1, L_0x5b7c6f3acde0, v0x5b7c6f4cd8a0_0, C4<1>, C4<1>;
L_0x5b7c6f4f0510 .functor AND 1, L_0x5b7c6f4f0450, L_0x5b7c6f4df510, C4<1>, C4<1>;
L_0x5b7c6f4f08d0 .functor AND 1, v0x5b7c6f4dc9a0_0, v0x5b7c6f4d7b60_0, C4<1>, C4<1>;
L_0x5b7c6f4f0a30 .functor BUFZ 32, L_0x5b7c6f4efcf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b7c6f4f0fa0 .functor AND 1, L_0x5b7c6f4611d0, L_0x5b7c6f4f0e60, C4<1>, C4<1>;
L_0x5b7c6f4f10b0 .functor AND 1, L_0x5b7c6f4611d0, L_0x5b7c6f4f4bd0, C4<1>, C4<1>;
L_0x5b7c6f4f1190 .functor BUFZ 32, v0x5b7c6f4d37b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b7c6f4f1910 .functor BUFZ 32, L_0x5b7c6f4f1190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5b7c6f4d3360_15 .array/port v0x5b7c6f4d3360, 15;
L_0x5b7c6f4f1120 .functor BUFZ 32, v0x5b7c6f4d3360_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b7c6f4f1fa0 .functor BUFZ 32, v0x5b7c6f4ce8c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7efba683c498 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5b7c6f4d5180_0 .net/2u *"_ivl_102", 2 0, L_0x7efba683c498;  1 drivers
v0x5b7c6f4d5280_0 .net *"_ivl_104", 0 0, L_0x5b7c6f4f1bb0;  1 drivers
L_0x7efba683c4e0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5b7c6f4d5340_0 .net/2u *"_ivl_106", 3 0, L_0x7efba683c4e0;  1 drivers
v0x5b7c6f4d5430_0 .net *"_ivl_11", 0 0, L_0x5b7c6f4df430;  1 drivers
L_0x7efba683c570 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5b7c6f4d5510_0 .net/2u *"_ivl_114", 2 0, L_0x7efba683c570;  1 drivers
v0x5b7c6f4d5640_0 .net *"_ivl_116", 0 0, L_0x5b7c6f4f2330;  1 drivers
L_0x7efba683c5b8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5b7c6f4d5700_0 .net/2u *"_ivl_120", 2 0, L_0x7efba683c5b8;  1 drivers
v0x5b7c6f4d57e0_0 .net *"_ivl_122", 0 0, L_0x5b7c6f4f2690;  1 drivers
L_0x7efba683c0a8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5b7c6f4d58a0_0 .net/2u *"_ivl_14", 2 0, L_0x7efba683c0a8;  1 drivers
v0x5b7c6f4d5a10_0 .net *"_ivl_16", 0 0, L_0x5b7c6f4df6f0;  1 drivers
v0x5b7c6f4d5ad0_0 .net *"_ivl_19", 0 0, L_0x5b7c6f47b330;  1 drivers
v0x5b7c6f4d5b90_0 .net *"_ivl_21", 0 0, L_0x5b7c6f4607c0;  1 drivers
L_0x7efba683c0f0 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b7c6f4d5c50_0 .net/2u *"_ivl_24", 19 0, L_0x7efba683c0f0;  1 drivers
v0x5b7c6f4d5d30_0 .net *"_ivl_26", 31 0, L_0x5b7c6f4efa20;  1 drivers
v0x5b7c6f4d5e10_0 .net *"_ivl_28", 31 0, L_0x5b7c6f4efb60;  1 drivers
L_0x7efba683c138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5b7c6f4d5ef0_0 .net/2u *"_ivl_34", 2 0, L_0x7efba683c138;  1 drivers
v0x5b7c6f4d5fd0_0 .net *"_ivl_36", 0 0, L_0x5b7c6f4efe70;  1 drivers
L_0x7efba683c180 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5b7c6f4d6090_0 .net/2u *"_ivl_38", 3 0, L_0x7efba683c180;  1 drivers
v0x5b7c6f4d6170_0 .net *"_ivl_40", 0 0, L_0x5b7c6f4f0020;  1 drivers
L_0x7efba683c1c8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x5b7c6f4d6230_0 .net/2u *"_ivl_42", 3 0, L_0x7efba683c1c8;  1 drivers
v0x5b7c6f4d6310_0 .net *"_ivl_44", 0 0, L_0x5b7c6f4f0160;  1 drivers
v0x5b7c6f4d63d0_0 .net *"_ivl_47", 0 0, L_0x5b7c6f4effb0;  1 drivers
v0x5b7c6f4d6490_0 .net *"_ivl_49", 0 0, L_0x5b7c6f3acde0;  1 drivers
v0x5b7c6f4d6550_0 .net *"_ivl_5", 0 0, L_0x5b7c6f4df220;  1 drivers
v0x5b7c6f4d6630_0 .net *"_ivl_51", 0 0, L_0x5b7c6f4f0450;  1 drivers
L_0x7efba683c210 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x5b7c6f4d66f0_0 .net/2u *"_ivl_54", 3 0, L_0x7efba683c210;  1 drivers
L_0x7efba683c2e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5b7c6f4d67d0_0 .net/2u *"_ivl_64", 31 0, L_0x7efba683c2e8;  1 drivers
L_0x7efba683c330 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0x5b7c6f4d68b0_0 .net/2u *"_ivl_68", 3 0, L_0x7efba683c330;  1 drivers
v0x5b7c6f4d6990_0 .net *"_ivl_7", 0 0, L_0x5b7c6f4df2c0;  1 drivers
v0x5b7c6f4d6a70_0 .net *"_ivl_75", 0 0, L_0x5b7c6f4f0e60;  1 drivers
L_0x7efba683c378 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5b7c6f4d6b30_0 .net/2u *"_ivl_82", 3 0, L_0x7efba683c378;  1 drivers
v0x5b7c6f4d6c10_0 .net *"_ivl_85", 1 0, L_0x5b7c6f4f1200;  1 drivers
v0x5b7c6f4d6cf0_0 .net *"_ivl_86", 3 0, L_0x5b7c6f4f12a0;  1 drivers
L_0x7efba683c3c0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5b7c6f4d6fe0_0 .net/2u *"_ivl_88", 3 0, L_0x7efba683c3c0;  1 drivers
v0x5b7c6f4d70c0_0 .net *"_ivl_9", 0 0, L_0x5b7c6f4df390;  1 drivers
L_0x7efba683c408 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5b7c6f4d71a0_0 .net/2u *"_ivl_92", 2 0, L_0x7efba683c408;  1 drivers
v0x5b7c6f4d7280_0 .net *"_ivl_94", 0 0, L_0x5b7c6f4f1580;  1 drivers
L_0x7efba683c450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b7c6f4d7340_0 .net/2u *"_ivl_96", 0 0, L_0x7efba683c450;  1 drivers
v0x5b7c6f4d7420_0 .net "actual_rd_addr", 3 0, L_0x5b7c6f4f0bd0;  1 drivers
v0x5b7c6f4d74e0_0 .var "alu_carry_in", 0 0;
v0x5b7c6f4d75b0_0 .net "alu_carry_out", 0 0, L_0x5b7c6f4f5880;  1 drivers
v0x5b7c6f4d7680_0 .net "alu_negative", 0 0, L_0x5b7c6f4f5590;  1 drivers
v0x5b7c6f4d7750_0 .var "alu_operand_a", 31 0;
v0x5b7c6f4d7820_0 .var "alu_operand_b", 31 0;
v0x5b7c6f4d78f0_0 .net "alu_overflow", 0 0, L_0x5b7c6f4f5940;  1 drivers
v0x5b7c6f4d79c0_0 .net "alu_result", 31 0, L_0x5b7c6f4f57c0;  1 drivers
v0x5b7c6f4d7a90_0 .net "alu_zero", 0 0, L_0x5b7c6f4f5630;  1 drivers
v0x5b7c6f4d7b60_0 .var "branch_taken", 0 0;
v0x5b7c6f4d7c30_0 .var "branch_target", 31 0;
v0x5b7c6f4d7d00_0 .net "clk", 0 0, v0x5b7c6f4ddf50_0;  1 drivers
v0x5b7c6f4d7da0_0 .net "condition_passed", 0 0, L_0x5b7c6f4df510;  1 drivers
v0x5b7c6f4d7e40_0 .net "current_mode", 4 0, L_0x5b7c6f4df040;  1 drivers
v0x5b7c6f4d7f10_0 .var "current_state", 2 0;
v0x5b7c6f4d7fb0_0 .net "data_mem_addr", 31 0, L_0x5b7c6f4f0a30;  1 drivers
v0x5b7c6f4d8050_0 .net "data_mem_be", 3 0, L_0x5b7c6f4f0f00;  1 drivers
v0x5b7c6f4d80f0_0 .net "data_mem_re", 0 0, L_0x5b7c6f4f10b0;  1 drivers
v0x5b7c6f4d81b0_0 .net "data_mem_wdata", 31 0, L_0x5b7c6f4f1190;  1 drivers
v0x5b7c6f4d8290_0 .net "data_mem_we", 0 0, L_0x5b7c6f4f0fa0;  1 drivers
v0x5b7c6f4d8350_0 .net "debug_en", 0 0, v0x5b7c6f4de040_0;  1 drivers
v0x5b7c6f4d8410_0 .net "debug_instr", 31 0, L_0x5b7c6f4f1fa0;  alias, 1 drivers
v0x5b7c6f4d84f0_0 .net "debug_pc", 31 0, L_0x5b7c6f4f1120;  alias, 1 drivers
v0x5b7c6f4d85d0_0 .net "decode_alu_op", 3 0, L_0x5b7c6f4f39b0;  1 drivers
v0x5b7c6f4d8690_0 .net "decode_branch_link", 0 0, L_0x5b7c6f4f46e0;  1 drivers
v0x5b7c6f4d8730_0 .net "decode_branch_offset", 23 0, L_0x5b7c6f4f4570;  1 drivers
v0x5b7c6f4d8800_0 .net "decode_condition", 3 0, L_0x5b7c6f4f33d0;  1 drivers
v0x5b7c6f4d8ce0_0 .net "decode_imm_en", 0 0, L_0x5b7c6f4f3ef0;  1 drivers
v0x5b7c6f4d8db0_0 .net "decode_immediate", 11 0, L_0x5b7c6f4f3c90;  1 drivers
v0x5b7c6f4d8e80_0 .net "decode_instr_type", 3 0, v0x5b7c6f4cbd80_0;  1 drivers
v0x5b7c6f4d8f50_0 .net "decode_is_branch", 0 0, L_0x5b7c6f4f4370;  1 drivers
v0x5b7c6f4d9020_0 .net "decode_is_memory", 0 0, L_0x5b7c6f4f4a50;  1 drivers
v0x5b7c6f4d90f0_0 .net "decode_mem_byte", 0 0, L_0x5b7c6f4f4c40;  1 drivers
v0x5b7c6f4d91c0_0 .net "decode_mem_load", 0 0, L_0x5b7c6f4f4bd0;  1 drivers
v0x5b7c6f4d9290_0 .net "decode_mem_pre", 0 0, L_0x5b7c6f4f4b60;  1 drivers
v0x5b7c6f4d9360_0 .net "decode_mem_up", 0 0, L_0x5b7c6f4f4e20;  1 drivers
v0x5b7c6f4d9430_0 .net "decode_mem_writeback", 0 0, L_0x5b7c6f4f4fc0;  1 drivers
v0x5b7c6f4d9500_0 .net "decode_pc", 31 0, v0x5b7c6f4ccb00_0;  1 drivers
v0x5b7c6f4d95d0_0 .net "decode_rd", 3 0, L_0x5b7c6f4f3a50;  1 drivers
v0x5b7c6f4d96a0_0 .net "decode_rm", 3 0, L_0x5b7c6f4f3bd0;  1 drivers
v0x5b7c6f4d9790_0 .net "decode_rn", 3 0, L_0x5b7c6f4f3b10;  1 drivers
v0x5b7c6f4d9880_0 .net "decode_set_flags", 0 0, L_0x5b7c6f4f4090;  1 drivers
v0x5b7c6f4d9970_0 .net "decode_shift_amount", 4 0, L_0x5b7c6f4f42b0;  1 drivers
v0x5b7c6f4d9a60_0 .net "decode_shift_type", 1 0, L_0x5b7c6f4f41a0;  1 drivers
v0x5b7c6f4d9b50_0 .net "decode_valid", 0 0, v0x5b7c6f4cd8a0_0;  1 drivers
v0x5b7c6f4d9bf0_0 .var "fetch_en", 0 0;
v0x5b7c6f4d9c90_0 .net "fetch_instr_valid", 0 0, L_0x5b7c6f4f2270;  1 drivers
v0x5b7c6f4d9d80_0 .net "fetch_instruction", 31 0, v0x5b7c6f4ce8c0_0;  1 drivers
v0x5b7c6f4d9e70_0 .net "fetch_mem_addr", 31 0, v0x5b7c6f4cebb0_0;  1 drivers
v0x5b7c6f4d9f10_0 .net "fetch_mem_re", 0 0, v0x5b7c6f4ced50_0;  1 drivers
v0x5b7c6f4d9fb0_0 .net "fetch_pc", 31 0, L_0x5b7c6f4f2160;  1 drivers
v0x5b7c6f4da0a0_0 .net "fiq", 0 0, v0x5b7c6f4de280_0;  1 drivers
v0x5b7c6f4da140_0 .var "flush", 0 0;
v0x5b7c6f4da230_0 .net "halt", 0 0, v0x5b7c6f4de350_0;  1 drivers
v0x5b7c6f4da2d0_0 .var "imm_value", 7 0;
v0x5b7c6f4da370_0 .net "irq", 0 0, v0x5b7c6f4de420_0;  1 drivers
v0x5b7c6f4da410_0 .net "load_data", 31 0, L_0x5b7c6f464130;  1 drivers
v0x5b7c6f4da4d0_0 .net "lr_data", 31 0, L_0x5b7c6f4f0990;  1 drivers
v0x5b7c6f4da5b0_0 .net "mem_addr", 31 0, L_0x5b7c6f4f2500;  alias, 1 drivers
v0x5b7c6f4da690_0 .net "mem_address", 31 0, L_0x5b7c6f4efcf0;  1 drivers
v0x5b7c6f4da770_0 .net "mem_be", 3 0, L_0x5b7c6f4f1d20;  alias, 1 drivers
v0x5b7c6f4da850_0 .net "mem_operation_active", 0 0, L_0x5b7c6f4611d0;  1 drivers
v0x5b7c6f4da910_0 .net "mem_rdata", 31 0, L_0x5b7c6f4bc4e0;  alias, 1 drivers
v0x5b7c6f4da9d0_0 .net "mem_re", 0 0, L_0x5b7c6f4f2870;  alias, 1 drivers
v0x5b7c6f4daa70_0 .net "mem_ready", 0 0, L_0x7efba683c018;  alias, 1 drivers
v0x5b7c6f4dab10_0 .net "mem_wdata", 31 0, L_0x5b7c6f4f1910;  alias, 1 drivers
v0x5b7c6f4dabd0_0 .net "mem_we", 0 0, L_0x5b7c6f4f1730;  alias, 1 drivers
v0x5b7c6f4dac90_0 .var "mode_change", 0 0;
L_0x7efba683c2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b7c6f4dad30_0 .net "mul_accumulate", 0 0, L_0x7efba683c2a0;  1 drivers
v0x5b7c6f4dadd0_0 .net "mul_en", 0 0, L_0x5b7c6f4f0510;  1 drivers
v0x5b7c6f4dae70_0 .net "mul_long", 0 0, L_0x5b7c6f4f0670;  1 drivers
v0x5b7c6f4daf40_0 .net "mul_negative", 0 0, L_0x5b7c6f4f5f70;  1 drivers
v0x5b7c6f4db010_0 .net "mul_result_hi", 31 0, L_0x5b7c6f4f5aa0;  1 drivers
v0x5b7c6f4db0e0_0 .net "mul_result_lo", 31 0, L_0x5b7c6f4f5c30;  1 drivers
v0x5b7c6f4db1b0_0 .net "mul_result_ready", 0 0, L_0x5b7c6f4f5d70;  1 drivers
L_0x7efba683c258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b7c6f4db280_0 .net "mul_signed", 0 0, L_0x7efba683c258;  1 drivers
v0x5b7c6f4db350_0 .net "mul_zero", 0 0, L_0x5b7c6f4f6410;  1 drivers
v0x5b7c6f4db420_0 .var "next_state", 2 0;
v0x5b7c6f4db4c0_0 .var "reg_cpsr_in", 31 0;
v0x5b7c6f4db590_0 .net "reg_cpsr_out", 31 0, v0x5b7c6f4d2100_0;  1 drivers
v0x5b7c6f4db660_0 .var "reg_cpsr_we", 0 0;
v0x5b7c6f4db730_0 .var "reg_pc_in", 31 0;
v0x5b7c6f4db800_0 .net "reg_pc_out", 31 0, v0x5b7c6f4d3360_15;  1 drivers
v0x5b7c6f4db8d0_0 .var "reg_pc_we", 0 0;
v0x5b7c6f4db9a0_0 .var "reg_rd_data", 31 0;
v0x5b7c6f4dba70_0 .var "reg_rd_we", 0 0;
v0x5b7c6f4dbb40_0 .net "reg_rm_data", 31 0, v0x5b7c6f4d37b0_0;  1 drivers
v0x5b7c6f4dbbe0_0 .net "reg_rn_data", 31 0, v0x5b7c6f4d3a30_0;  1 drivers
v0x5b7c6f4dbcd0_0 .var "reg_spsr_in", 31 0;
v0x5b7c6f4dbd70_0 .net "reg_spsr_out", 31 0, L_0x5b7c6f4f5520;  1 drivers
v0x5b7c6f4dbe40_0 .var "reg_spsr_we", 0 0;
v0x5b7c6f4dc720_0 .var "rot_amount", 4 0;
v0x5b7c6f4dc7c0_0 .var "rotate_imm", 3 0;
v0x5b7c6f4dc860_0 .net "rst_n", 0 0, v0x5b7c6f4dead0_0;  1 drivers
v0x5b7c6f4dc900_0 .var "running", 0 0;
v0x5b7c6f4dc9a0_0 .var "save_lr", 0 0;
v0x5b7c6f4dca40_0 .net "shifted_operand", 31 0, v0x5b7c6f4d4e10_0;  1 drivers
v0x5b7c6f4dcb10_0 .net "shifter_carry_out", 0 0, v0x5b7c6f4d4c80_0;  1 drivers
v0x5b7c6f4dcbe0_0 .var "stall", 0 0;
v0x5b7c6f4dccd0_0 .var "target_mode", 4 0;
v0x5b7c6f4dcd70_0 .net "thumb_mode", 0 0, L_0x5b7c6f4df180;  1 drivers
v0x5b7c6f4dce60_0 .net "write_lr", 0 0, L_0x5b7c6f4f08d0;  1 drivers
E_0x5b7c6f4bacf0/0 .event edge, v0x5b7c6f4ce3c0_0, v0x5b7c6f4ce460_0, v0x5b7c6f4cc940_0, v0x5b7c6f4d22d0_0;
E_0x5b7c6f4bacf0/1 .event edge, v0x5b7c6f4ca440_0, v0x5b7c6f4d7f10_0, v0x5b7c6f4cb8c0_0, v0x5b7c6f4d7da0_0;
E_0x5b7c6f4bacf0/2 .event edge, v0x5b7c6f4c9f60_0, v0x5b7c6f4ca500_0, v0x5b7c6f4c9d00_0, v0x5b7c6f4ca1e0_0;
E_0x5b7c6f4bacf0/3 .event edge, v0x5b7c6f4d2470_0;
E_0x5b7c6f4bacf0 .event/or E_0x5b7c6f4bacf0/0, E_0x5b7c6f4bacf0/1, E_0x5b7c6f4bacf0/2, E_0x5b7c6f4bacf0/3;
E_0x5b7c6f4bacb0/0 .event edge, v0x5b7c6f4dce60_0, v0x5b7c6f4da4d0_0, v0x5b7c6f4cbd80_0, v0x5b7c6f4cc3c0_0;
E_0x5b7c6f4bacb0/1 .event edge, v0x5b7c6f4da410_0, v0x5b7c6f4d0cd0_0, v0x5b7c6f4ca2a0_0, v0x5b7c6f4d7f10_0;
E_0x5b7c6f4bacb0/2 .event edge, v0x5b7c6f4cb8c0_0, v0x5b7c6f4d7da0_0, v0x5b7c6f4ccbe0_0;
E_0x5b7c6f4bacb0 .event/or E_0x5b7c6f4bacb0/0, E_0x5b7c6f4bacb0/1, E_0x5b7c6f4bacb0/2;
E_0x5b7c6f4bad30/0 .event edge, v0x5b7c6f4d0a30_0, v0x5b7c6f4cbb00_0, v0x5b7c6f4cbca0_0, v0x5b7c6f4cbca0_0;
E_0x5b7c6f4bad30/1 .event edge, v0x5b7c6f4d4e10_0, v0x5b7c6f4cd300_0, v0x5b7c6f4d22d0_0, v0x5b7c6f4d4c80_0;
E_0x5b7c6f4bad30 .event/or E_0x5b7c6f4bad30/0, E_0x5b7c6f4bad30/1;
E_0x5b7c6f4bb6b0/0 .event edge, v0x5b7c6f4d7f10_0, v0x5b7c6f4cc000_0, v0x5b7c6f4d7da0_0, v0x5b7c6f4cca20_0;
E_0x5b7c6f4bb6b0/1 .event edge, v0x5b7c6f4cb4c0_0, v0x5b7c6f4cb4c0_0, v0x5b7c6f4cb400_0;
E_0x5b7c6f4bb6b0 .event/or E_0x5b7c6f4bb6b0/0, E_0x5b7c6f4bb6b0/1;
E_0x5b7c6f4bbcc0 .event edge, v0x5b7c6f4d7f10_0, v0x5b7c6f4cbe60_0, v0x5b7c6f4cb8c0_0;
L_0x5b7c6f4df040 .part v0x5b7c6f4d2100_0, 0, 5;
L_0x5b7c6f4df180 .part v0x5b7c6f4d2100_0, 5, 1;
L_0x5b7c6f4df220 .part v0x5b7c6f4d2100_0, 31, 1;
L_0x5b7c6f4df2c0 .part v0x5b7c6f4d2100_0, 30, 1;
L_0x5b7c6f4df390 .part v0x5b7c6f4d2100_0, 29, 1;
L_0x5b7c6f4df430 .part v0x5b7c6f4d2100_0, 28, 1;
L_0x5b7c6f4df510 .ufunc/vec4 TD_complex_arm_tb.dut.evaluate_condition, 1, L_0x5b7c6f4f33d0, L_0x5b7c6f4df220, L_0x5b7c6f4df2c0, L_0x5b7c6f4df390, L_0x5b7c6f4df430 (v0x5b7c6f460a60_0, v0x5b7c6f4613c0_0, v0x5b7c6f464330_0, v0x5b7c6f460960_0, v0x5b7c6f464290_0) S_0x5b7c6f45e1a0;
L_0x5b7c6f4df6f0 .cmp/eq 3, v0x5b7c6f4d7f10_0, L_0x7efba683c0a8;
L_0x5b7c6f4efa20 .concat [ 12 20 0 0], L_0x5b7c6f4f3c90, L_0x7efba683c0f0;
L_0x5b7c6f4efb60 .functor MUXZ 32, v0x5b7c6f4d37b0_0, L_0x5b7c6f4efa20, L_0x5b7c6f4f3ef0, C4<>;
L_0x5b7c6f4efcf0 .arith/sum 32, v0x5b7c6f4d3a30_0, L_0x5b7c6f4efb60;
L_0x5b7c6f4efe70 .cmp/eq 3, v0x5b7c6f4d7f10_0, L_0x7efba683c138;
L_0x5b7c6f4f0020 .cmp/eq 4, v0x5b7c6f4cbd80_0, L_0x7efba683c180;
L_0x5b7c6f4f0160 .cmp/eq 4, v0x5b7c6f4cbd80_0, L_0x7efba683c1c8;
L_0x5b7c6f4f0670 .cmp/eq 4, v0x5b7c6f4cbd80_0, L_0x7efba683c210;
L_0x5b7c6f4f0990 .arith/sum 32, v0x5b7c6f4ccb00_0, L_0x7efba683c2e8;
L_0x5b7c6f4f0bd0 .functor MUXZ 4, L_0x5b7c6f4f3a50, L_0x7efba683c330, L_0x5b7c6f4f08d0, C4<>;
L_0x5b7c6f4f0e60 .reduce/nor L_0x5b7c6f4f4bd0;
L_0x5b7c6f4f1200 .part L_0x5b7c6f4efcf0, 0, 2;
L_0x5b7c6f4f12a0 .shift/l 4, L_0x7efba683c378, L_0x5b7c6f4f1200;
L_0x5b7c6f4f0f00 .functor MUXZ 4, L_0x7efba683c3c0, L_0x5b7c6f4f12a0, L_0x5b7c6f4f4c40, C4<>;
L_0x5b7c6f4f1580 .cmp/eq 3, v0x5b7c6f4d7f10_0, L_0x7efba683c408;
L_0x5b7c6f4f1730 .functor MUXZ 1, L_0x5b7c6f4f0fa0, L_0x7efba683c450, L_0x5b7c6f4f1580, C4<>;
L_0x5b7c6f4f1bb0 .cmp/eq 3, v0x5b7c6f4d7f10_0, L_0x7efba683c498;
L_0x5b7c6f4f1d20 .functor MUXZ 4, L_0x5b7c6f4f0f00, L_0x7efba683c4e0, L_0x5b7c6f4f1bb0, C4<>;
L_0x5b7c6f4f2330 .cmp/eq 3, v0x5b7c6f4d7f10_0, L_0x7efba683c570;
L_0x5b7c6f4f2500 .functor MUXZ 32, L_0x5b7c6f4f0a30, v0x5b7c6f4cebb0_0, L_0x5b7c6f4f2330, C4<>;
L_0x5b7c6f4f2690 .cmp/eq 3, v0x5b7c6f4d7f10_0, L_0x7efba683c5b8;
L_0x5b7c6f4f2870 .functor MUXZ 1, L_0x5b7c6f4f10b0, v0x5b7c6f4ced50_0, L_0x5b7c6f4f2690, C4<>;
L_0x5b7c6f4f65b0 .part v0x5b7c6f4d2100_0, 29, 1;
S_0x5b7c6f45e1a0 .scope function.vec4.s1, "evaluate_condition" "evaluate_condition" 5 128, 5 128 0, S_0x5b7c6f45c930;
 .timescale 0 0;
v0x5b7c6f460960_0 .var "c", 0 0;
v0x5b7c6f460a60_0 .var "cond", 3 0;
; Variable evaluate_condition is vec4 return value of scope S_0x5b7c6f45e1a0
v0x5b7c6f4613c0_0 .var "n", 0 0;
v0x5b7c6f464290_0 .var "v", 0 0;
v0x5b7c6f464330_0 .var "z", 0 0;
TD_complex_arm_tb.dut.evaluate_condition ;
    %load/vec4 v0x5b7c6f460a60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to evaluate_condition (store_vec4_to_lval)
    %disable S_0x5b7c6f45e1a0;
    %jmp T_0.17;
T_0.0 ;
    %load/vec4 v0x5b7c6f464330_0;
    %ret/vec4 0, 0, 1;  Assign to evaluate_condition (store_vec4_to_lval)
    %disable S_0x5b7c6f45e1a0;
    %jmp T_0.17;
T_0.1 ;
    %load/vec4 v0x5b7c6f464330_0;
    %inv;
    %ret/vec4 0, 0, 1;  Assign to evaluate_condition (store_vec4_to_lval)
    %disable S_0x5b7c6f45e1a0;
    %jmp T_0.17;
T_0.2 ;
    %load/vec4 v0x5b7c6f460960_0;
    %ret/vec4 0, 0, 1;  Assign to evaluate_condition (store_vec4_to_lval)
    %disable S_0x5b7c6f45e1a0;
    %jmp T_0.17;
T_0.3 ;
    %load/vec4 v0x5b7c6f460960_0;
    %inv;
    %ret/vec4 0, 0, 1;  Assign to evaluate_condition (store_vec4_to_lval)
    %disable S_0x5b7c6f45e1a0;
    %jmp T_0.17;
T_0.4 ;
    %load/vec4 v0x5b7c6f4613c0_0;
    %ret/vec4 0, 0, 1;  Assign to evaluate_condition (store_vec4_to_lval)
    %disable S_0x5b7c6f45e1a0;
    %jmp T_0.17;
T_0.5 ;
    %load/vec4 v0x5b7c6f4613c0_0;
    %inv;
    %ret/vec4 0, 0, 1;  Assign to evaluate_condition (store_vec4_to_lval)
    %disable S_0x5b7c6f45e1a0;
    %jmp T_0.17;
T_0.6 ;
    %load/vec4 v0x5b7c6f464290_0;
    %ret/vec4 0, 0, 1;  Assign to evaluate_condition (store_vec4_to_lval)
    %disable S_0x5b7c6f45e1a0;
    %jmp T_0.17;
T_0.7 ;
    %load/vec4 v0x5b7c6f464290_0;
    %inv;
    %ret/vec4 0, 0, 1;  Assign to evaluate_condition (store_vec4_to_lval)
    %disable S_0x5b7c6f45e1a0;
    %jmp T_0.17;
T_0.8 ;
    %load/vec4 v0x5b7c6f460960_0;
    %load/vec4 v0x5b7c6f464330_0;
    %inv;
    %and;
    %ret/vec4 0, 0, 1;  Assign to evaluate_condition (store_vec4_to_lval)
    %disable S_0x5b7c6f45e1a0;
    %jmp T_0.17;
T_0.9 ;
    %load/vec4 v0x5b7c6f460960_0;
    %inv;
    %load/vec4 v0x5b7c6f464330_0;
    %or;
    %ret/vec4 0, 0, 1;  Assign to evaluate_condition (store_vec4_to_lval)
    %disable S_0x5b7c6f45e1a0;
    %jmp T_0.17;
T_0.10 ;
    %load/vec4 v0x5b7c6f4613c0_0;
    %load/vec4 v0x5b7c6f464290_0;
    %cmp/e;
    %flag_get/vec4 4;
    %ret/vec4 0, 0, 1;  Assign to evaluate_condition (store_vec4_to_lval)
    %disable S_0x5b7c6f45e1a0;
    %jmp T_0.17;
T_0.11 ;
    %load/vec4 v0x5b7c6f4613c0_0;
    %load/vec4 v0x5b7c6f464290_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %ret/vec4 0, 0, 1;  Assign to evaluate_condition (store_vec4_to_lval)
    %disable S_0x5b7c6f45e1a0;
    %jmp T_0.17;
T_0.12 ;
    %load/vec4 v0x5b7c6f464330_0;
    %inv;
    %load/vec4 v0x5b7c6f4613c0_0;
    %load/vec4 v0x5b7c6f464290_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %ret/vec4 0, 0, 1;  Assign to evaluate_condition (store_vec4_to_lval)
    %disable S_0x5b7c6f45e1a0;
    %jmp T_0.17;
T_0.13 ;
    %load/vec4 v0x5b7c6f464330_0;
    %load/vec4 v0x5b7c6f4613c0_0;
    %load/vec4 v0x5b7c6f464290_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
    %ret/vec4 0, 0, 1;  Assign to evaluate_condition (store_vec4_to_lval)
    %disable S_0x5b7c6f45e1a0;
    %jmp T_0.17;
T_0.14 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to evaluate_condition (store_vec4_to_lval)
    %disable S_0x5b7c6f45e1a0;
    %jmp T_0.17;
T_0.15 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to evaluate_condition (store_vec4_to_lval)
    %disable S_0x5b7c6f45e1a0;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %end;
S_0x5b7c6f453f60 .scope module, "u_alu" "arm7tdmi_alu" 5 400, 6 3 0, S_0x5b7c6f45c930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "alu_op";
    .port_info 3 /INPUT 1 "set_flags";
    .port_info 4 /INPUT 32 "operand_a";
    .port_info 5 /INPUT 32 "operand_b";
    .port_info 6 /INPUT 1 "carry_in";
    .port_info 7 /OUTPUT 32 "result";
    .port_info 8 /OUTPUT 1 "carry_out";
    .port_info 9 /OUTPUT 1 "overflow";
    .port_info 10 /OUTPUT 1 "negative";
    .port_info 11 /OUTPUT 1 "zero";
L_0x5b7c6f4f57c0 .functor BUFZ 32, v0x5b7c6f4c9b10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b7c6f4f5880 .functor BUFZ 1, v0x5b7c6f4c98d0_0, C4<0>, C4<0>, C4<0>;
L_0x5b7c6f4f5940 .functor BUFZ 1, v0x5b7c6f4c9a50_0, C4<0>, C4<0>, C4<0>;
L_0x7efba683c768 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b7c6f4c97d0_0 .net/2u *"_ivl_2", 31 0, L_0x7efba683c768;  1 drivers
v0x5b7c6f4c98d0_0 .var "alu_carry", 0 0;
v0x5b7c6f4c9990_0 .net "alu_op", 3 0, L_0x5b7c6f4f39b0;  alias, 1 drivers
v0x5b7c6f4c9a50_0 .var "alu_overflow", 0 0;
v0x5b7c6f4c9b10_0 .var "alu_result", 31 0;
v0x5b7c6f4c9c40_0 .net "carry_in", 0 0, v0x5b7c6f4d74e0_0;  1 drivers
v0x5b7c6f4c9d00_0 .net "carry_out", 0 0, L_0x5b7c6f4f5880;  alias, 1 drivers
v0x5b7c6f4c9dc0_0 .net "clk", 0 0, v0x5b7c6f4ddf50_0;  alias, 1 drivers
v0x5b7c6f4c9e80_0 .var "extended_result", 32 0;
v0x5b7c6f4c9f60_0 .net "negative", 0 0, L_0x5b7c6f4f5590;  alias, 1 drivers
v0x5b7c6f4ca020_0 .net "operand_a", 31 0, v0x5b7c6f4d7750_0;  1 drivers
v0x5b7c6f4ca100_0 .net "operand_b", 31 0, v0x5b7c6f4d7820_0;  1 drivers
v0x5b7c6f4ca1e0_0 .net "overflow", 0 0, L_0x5b7c6f4f5940;  alias, 1 drivers
v0x5b7c6f4ca2a0_0 .net "result", 31 0, L_0x5b7c6f4f57c0;  alias, 1 drivers
v0x5b7c6f4ca380_0 .net "rst_n", 0 0, v0x5b7c6f4dead0_0;  alias, 1 drivers
v0x5b7c6f4ca440_0 .net "set_flags", 0 0, L_0x5b7c6f4f4090;  alias, 1 drivers
v0x5b7c6f4ca500_0 .net "zero", 0 0, L_0x5b7c6f4f5630;  alias, 1 drivers
E_0x5b7c6f4bc3b0/0 .event edge, v0x5b7c6f4c9990_0, v0x5b7c6f4ca020_0, v0x5b7c6f4ca100_0, v0x5b7c6f4c9c40_0;
E_0x5b7c6f4bc3b0/1 .event edge, v0x5b7c6f4c9e80_0, v0x5b7c6f4c9e80_0, v0x5b7c6f4ca020_0, v0x5b7c6f4ca100_0;
E_0x5b7c6f4bc3b0/2 .event edge, v0x5b7c6f4c9b10_0;
E_0x5b7c6f4bc3b0 .event/or E_0x5b7c6f4bc3b0/0, E_0x5b7c6f4bc3b0/1, E_0x5b7c6f4bc3b0/2;
L_0x5b7c6f4f5590 .part v0x5b7c6f4c9b10_0, 31, 1;
L_0x5b7c6f4f5630 .cmp/eq 32, v0x5b7c6f4c9b10_0, L_0x7efba683c768;
S_0x5b7c6f4591d0 .scope module, "u_decode" "arm7tdmi_decode" 5 341, 7 3 0, S_0x5b7c6f45c930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /INPUT 1 "instr_valid";
    .port_info 5 /INPUT 1 "thumb_mode";
    .port_info 6 /OUTPUT 4 "condition";
    .port_info 7 /OUTPUT 4 "instr_type";
    .port_info 8 /OUTPUT 4 "alu_op";
    .port_info 9 /OUTPUT 4 "rd";
    .port_info 10 /OUTPUT 4 "rn";
    .port_info 11 /OUTPUT 4 "rm";
    .port_info 12 /OUTPUT 12 "immediate";
    .port_info 13 /OUTPUT 1 "imm_en";
    .port_info 14 /OUTPUT 1 "set_flags";
    .port_info 15 /OUTPUT 2 "shift_type";
    .port_info 16 /OUTPUT 5 "shift_amount";
    .port_info 17 /OUTPUT 1 "is_branch";
    .port_info 18 /OUTPUT 24 "branch_offset";
    .port_info 19 /OUTPUT 1 "branch_link";
    .port_info 20 /OUTPUT 1 "is_memory";
    .port_info 21 /OUTPUT 1 "mem_load";
    .port_info 22 /OUTPUT 1 "mem_byte";
    .port_info 23 /OUTPUT 1 "mem_pre";
    .port_info 24 /OUTPUT 1 "mem_up";
    .port_info 25 /OUTPUT 1 "mem_writeback";
    .port_info 26 /OUTPUT 32 "pc_out";
    .port_info 27 /OUTPUT 1 "decode_valid";
    .port_info 28 /INPUT 1 "stall";
    .port_info 29 /INPUT 1 "flush";
L_0x5b7c6f4f33d0 .functor BUFZ 4, L_0x5b7c6f4f2a50, C4<0000>, C4<0000>, C4<0000>;
L_0x5b7c6f4f3a50 .functor BUFZ 4, L_0x5b7c6f4f2f60, C4<0000>, C4<0000>, C4<0000>;
L_0x5b7c6f4f3b10 .functor BUFZ 4, L_0x5b7c6f4f2e80, C4<0000>, C4<0000>, C4<0000>;
L_0x5b7c6f4f3bd0 .functor BUFZ 4, L_0x5b7c6f4f3000, C4<0000>, C4<0000>, C4<0000>;
L_0x5b7c6f4f3c90 .functor BUFZ 12, L_0x5b7c6f4f30f0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0x5b7c6f4f3ef0 .functor AND 1, L_0x5b7c6f4f2b90, L_0x5b7c6f4f3d50, C4<1>, C4<1>;
L_0x5b7c6f4f4090 .functor AND 1, L_0x5b7c6f4f2de0, L_0x5b7c6f4f3910, C4<1>, C4<1>;
L_0x5b7c6f4f41a0 .functor BUFZ 2, L_0x5b7c6f4f3190, C4<00>, C4<00>, C4<00>;
L_0x5b7c6f4f42b0 .functor BUFZ 5, L_0x5b7c6f4f3290, C4<00000>, C4<00000>, C4<00000>;
L_0x5b7c6f4f4570 .functor BUFZ 24, L_0x5b7c6f4f3440, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
L_0x5b7c6f4f46e0 .functor AND 1, L_0x5b7c6f4f3330, L_0x5b7c6f4f4370, C4<1>, C4<1>;
L_0x5b7c6f4f4a50 .functor OR 1, L_0x5b7c6f4f47a0, L_0x5b7c6f4f4890, C4<0>, C4<0>;
L_0x5b7c6f4f4bd0 .functor BUFZ 1, L_0x5b7c6f4f3870, C4<0>, C4<0>, C4<0>;
L_0x5b7c6f4f4c40 .functor BUFZ 1, L_0x5b7c6f4f36a0, C4<0>, C4<0>, C4<0>;
L_0x5b7c6f4f4b60 .functor BUFZ 1, L_0x5b7c6f4f34e0, C4<0>, C4<0>, C4<0>;
L_0x5b7c6f4f4e20 .functor BUFZ 1, L_0x5b7c6f4f3600, C4<0>, C4<0>, C4<0>;
L_0x5b7c6f4f4fc0 .functor BUFZ 1, L_0x5b7c6f4f37d0, C4<0>, C4<0>, C4<0>;
L_0x7efba683c600 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5b7c6f4caaf0_0 .net/2u *"_ivl_48", 3 0, L_0x7efba683c600;  1 drivers
v0x5b7c6f4cabf0_0 .net *"_ivl_50", 0 0, L_0x5b7c6f4f3d50;  1 drivers
L_0x7efba683c648 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5b7c6f4cacb0_0 .net/2u *"_ivl_54", 3 0, L_0x7efba683c648;  1 drivers
v0x5b7c6f4cad70_0 .net *"_ivl_56", 0 0, L_0x5b7c6f4f3910;  1 drivers
L_0x7efba683c690 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x5b7c6f4cae30_0 .net/2u *"_ivl_64", 3 0, L_0x7efba683c690;  1 drivers
L_0x7efba683c6d8 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x5b7c6f4caf60_0 .net/2u *"_ivl_72", 3 0, L_0x7efba683c6d8;  1 drivers
v0x5b7c6f4cb040_0 .net *"_ivl_74", 0 0, L_0x5b7c6f4f47a0;  1 drivers
L_0x7efba683c720 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x5b7c6f4cb100_0 .net/2u *"_ivl_76", 3 0, L_0x7efba683c720;  1 drivers
v0x5b7c6f4cb1e0_0 .net *"_ivl_78", 0 0, L_0x5b7c6f4f4890;  1 drivers
v0x5b7c6f4cb2a0_0 .net "alu_op", 3 0, L_0x5b7c6f4f39b0;  alias, 1 drivers
v0x5b7c6f4cb360_0 .net "b_bit", 0 0, L_0x5b7c6f4f36a0;  1 drivers
v0x5b7c6f4cb400_0 .net "branch_link", 0 0, L_0x5b7c6f4f46e0;  alias, 1 drivers
v0x5b7c6f4cb4c0_0 .net "branch_offset", 23 0, L_0x5b7c6f4f4570;  alias, 1 drivers
v0x5b7c6f4cb5a0_0 .net "branch_offset_field", 23 0, L_0x5b7c6f4f3440;  1 drivers
v0x5b7c6f4cb680_0 .net "clk", 0 0, v0x5b7c6f4ddf50_0;  alias, 1 drivers
v0x5b7c6f4cb720_0 .net "cond_field", 3 0, L_0x5b7c6f4f2a50;  1 drivers
v0x5b7c6f4cb7e0_0 .net "condition", 3 0, L_0x5b7c6f4f33d0;  alias, 1 drivers
v0x5b7c6f4cb8c0_0 .net "decode_valid", 0 0, v0x5b7c6f4cd8a0_0;  alias, 1 drivers
v0x5b7c6f4cb980_0 .net "flush", 0 0, v0x5b7c6f4da140_0;  1 drivers
v0x5b7c6f4cba40_0 .net "i_bit", 0 0, L_0x5b7c6f4f2b90;  1 drivers
v0x5b7c6f4cbb00_0 .net "imm_en", 0 0, L_0x5b7c6f4f3ef0;  alias, 1 drivers
v0x5b7c6f4cbbc0_0 .net "imm_field", 11 0, L_0x5b7c6f4f30f0;  1 drivers
v0x5b7c6f4cbca0_0 .net "immediate", 11 0, L_0x5b7c6f4f3c90;  alias, 1 drivers
v0x5b7c6f4cbd80_0 .var "instr_type", 3 0;
v0x5b7c6f4cbe60_0 .net "instr_valid", 0 0, L_0x5b7c6f4f2270;  alias, 1 drivers
v0x5b7c6f4cbf20_0 .net "instruction", 31 0, v0x5b7c6f4ce8c0_0;  alias, 1 drivers
v0x5b7c6f4cc000_0 .net "is_branch", 0 0, L_0x5b7c6f4f4370;  alias, 1 drivers
v0x5b7c6f4cc0c0_0 .net "is_memory", 0 0, L_0x5b7c6f4f4a50;  alias, 1 drivers
v0x5b7c6f4cc180_0 .net "l_bit", 0 0, L_0x5b7c6f4f3330;  1 drivers
v0x5b7c6f4cc240_0 .net "l_bit_mem", 0 0, L_0x5b7c6f4f3870;  1 drivers
v0x5b7c6f4cc300_0 .net "mem_byte", 0 0, L_0x5b7c6f4f4c40;  alias, 1 drivers
v0x5b7c6f4cc3c0_0 .net "mem_load", 0 0, L_0x5b7c6f4f4bd0;  alias, 1 drivers
v0x5b7c6f4cc480_0 .net "mem_pre", 0 0, L_0x5b7c6f4f4b60;  alias, 1 drivers
v0x5b7c6f4cc540_0 .net "mem_up", 0 0, L_0x5b7c6f4f4e20;  alias, 1 drivers
v0x5b7c6f4cc600_0 .net "mem_writeback", 0 0, L_0x5b7c6f4f4fc0;  alias, 1 drivers
v0x5b7c6f4cc6c0_0 .net "op_class", 1 0, L_0x5b7c6f4f2af0;  1 drivers
v0x5b7c6f4cc7a0_0 .net "op_code", 5 0, L_0x5b7c6f4f2c30;  1 drivers
v0x5b7c6f4cc880_0 .net "p_bit", 0 0, L_0x5b7c6f4f34e0;  1 drivers
v0x5b7c6f4cc940_0 .net "pc_in", 31 0, L_0x5b7c6f4f2160;  alias, 1 drivers
v0x5b7c6f4cca20_0 .net "pc_out", 31 0, v0x5b7c6f4ccb00_0;  alias, 1 drivers
v0x5b7c6f4ccb00_0 .var "pc_reg", 31 0;
v0x5b7c6f4ccbe0_0 .net "rd", 3 0, L_0x5b7c6f4f3a50;  alias, 1 drivers
v0x5b7c6f4cccc0_0 .net "rd_field", 3 0, L_0x5b7c6f4f2f60;  1 drivers
v0x5b7c6f4ccda0_0 .net "rm", 3 0, L_0x5b7c6f4f3bd0;  alias, 1 drivers
v0x5b7c6f4cce80_0 .net "rm_field", 3 0, L_0x5b7c6f4f3000;  1 drivers
v0x5b7c6f4ccf60_0 .net "rn", 3 0, L_0x5b7c6f4f3b10;  alias, 1 drivers
v0x5b7c6f4cd040_0 .net "rn_field", 3 0, L_0x5b7c6f4f2e80;  1 drivers
v0x5b7c6f4cd120_0 .net "rst_n", 0 0, v0x5b7c6f4dead0_0;  alias, 1 drivers
v0x5b7c6f4cd1c0_0 .net "s_bit", 0 0, L_0x5b7c6f4f2de0;  1 drivers
v0x5b7c6f4cd260_0 .net "set_flags", 0 0, L_0x5b7c6f4f4090;  alias, 1 drivers
v0x5b7c6f4cd300_0 .net "shift_amount", 4 0, L_0x5b7c6f4f42b0;  alias, 1 drivers
v0x5b7c6f4cd3c0_0 .net "shift_amt_field", 4 0, L_0x5b7c6f4f3290;  1 drivers
v0x5b7c6f4cd4a0_0 .net "shift_type", 1 0, L_0x5b7c6f4f41a0;  alias, 1 drivers
v0x5b7c6f4cd580_0 .net "shift_type_field", 1 0, L_0x5b7c6f4f3190;  1 drivers
v0x5b7c6f4cd660_0 .net "stall", 0 0, v0x5b7c6f4dcbe0_0;  1 drivers
v0x5b7c6f4cd720_0 .net "thumb_mode", 0 0, L_0x5b7c6f4df180;  alias, 1 drivers
v0x5b7c6f4cd7e0_0 .net "u_bit", 0 0, L_0x5b7c6f4f3600;  1 drivers
v0x5b7c6f4cd8a0_0 .var "valid_reg", 0 0;
v0x5b7c6f4cd960_0 .net "w_bit", 0 0, L_0x5b7c6f4f37d0;  1 drivers
E_0x5b7c6f4caa20/0 .event edge, v0x5b7c6f4cd720_0, v0x5b7c6f4cbf20_0, v0x5b7c6f4cbf20_0, v0x5b7c6f4cbf20_0;
E_0x5b7c6f4caa20/1 .event edge, v0x5b7c6f4cbf20_0;
E_0x5b7c6f4caa20 .event/or E_0x5b7c6f4caa20/0, E_0x5b7c6f4caa20/1;
E_0x5b7c6f4caa90/0 .event negedge, v0x5b7c6f4ca380_0;
E_0x5b7c6f4caa90/1 .event posedge, v0x5b7c6f4c9dc0_0;
E_0x5b7c6f4caa90 .event/or E_0x5b7c6f4caa90/0, E_0x5b7c6f4caa90/1;
L_0x5b7c6f4f2a50 .part v0x5b7c6f4ce8c0_0, 28, 4;
L_0x5b7c6f4f2af0 .part v0x5b7c6f4ce8c0_0, 26, 2;
L_0x5b7c6f4f2b90 .part v0x5b7c6f4ce8c0_0, 25, 1;
L_0x5b7c6f4f2c30 .part v0x5b7c6f4ce8c0_0, 19, 6;
L_0x5b7c6f4f2de0 .part v0x5b7c6f4ce8c0_0, 20, 1;
L_0x5b7c6f4f2e80 .part v0x5b7c6f4ce8c0_0, 16, 4;
L_0x5b7c6f4f2f60 .part v0x5b7c6f4ce8c0_0, 12, 4;
L_0x5b7c6f4f3000 .part v0x5b7c6f4ce8c0_0, 0, 4;
L_0x5b7c6f4f30f0 .part v0x5b7c6f4ce8c0_0, 0, 12;
L_0x5b7c6f4f3190 .part v0x5b7c6f4ce8c0_0, 5, 2;
L_0x5b7c6f4f3290 .part v0x5b7c6f4ce8c0_0, 7, 5;
L_0x5b7c6f4f3330 .part v0x5b7c6f4ce8c0_0, 24, 1;
L_0x5b7c6f4f3440 .part v0x5b7c6f4ce8c0_0, 0, 24;
L_0x5b7c6f4f34e0 .part v0x5b7c6f4ce8c0_0, 24, 1;
L_0x5b7c6f4f3600 .part v0x5b7c6f4ce8c0_0, 23, 1;
L_0x5b7c6f4f36a0 .part v0x5b7c6f4ce8c0_0, 22, 1;
L_0x5b7c6f4f37d0 .part v0x5b7c6f4ce8c0_0, 21, 1;
L_0x5b7c6f4f3870 .part v0x5b7c6f4ce8c0_0, 20, 1;
L_0x5b7c6f4f39b0 .part v0x5b7c6f4ce8c0_0, 21, 4;
L_0x5b7c6f4f3d50 .cmp/eq 4, v0x5b7c6f4cbd80_0, L_0x7efba683c600;
L_0x5b7c6f4f3910 .cmp/eq 4, v0x5b7c6f4cbd80_0, L_0x7efba683c648;
L_0x5b7c6f4f4370 .cmp/eq 4, v0x5b7c6f4cbd80_0, L_0x7efba683c690;
L_0x5b7c6f4f47a0 .cmp/eq 4, v0x5b7c6f4cbd80_0, L_0x7efba683c6d8;
L_0x5b7c6f4f4890 .cmp/eq 4, v0x5b7c6f4cbd80_0, L_0x7efba683c720;
S_0x5b7c6f4cdde0 .scope module, "u_fetch" "arm7tdmi_fetch" 5 318, 8 3 0, S_0x5b7c6f45c930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "fetch_en";
    .port_info 3 /INPUT 1 "branch_taken";
    .port_info 4 /INPUT 32 "branch_target";
    .port_info 5 /INPUT 1 "thumb_mode";
    .port_info 6 /OUTPUT 32 "mem_addr";
    .port_info 7 /OUTPUT 1 "mem_re";
    .port_info 8 /INPUT 32 "mem_rdata";
    .port_info 9 /INPUT 1 "mem_ready";
    .port_info 10 /OUTPUT 32 "instruction";
    .port_info 11 /OUTPUT 32 "pc_out";
    .port_info 12 /OUTPUT 1 "instr_valid";
    .port_info 13 /INPUT 1 "stall";
    .port_info 14 /INPUT 1 "flush";
enum0x5b7c6f422530 .enum4 (2)
   "IDLE" 2'b00,
   "FETCHING" 2'b01,
   "READY" 2'b10
 ;
L_0x5b7c6f4f2160 .functor BUFZ 32, v0x5b7c6f4cefb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b7c6f4f2270 .functor AND 1, v0x5b7c6f4ce980_0, L_0x5b7c6f4f21d0, C4<1>, C4<1>;
L_0x7efba683c528 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5b7c6f4ce200_0 .net/2u *"_ivl_4", 1 0, L_0x7efba683c528;  1 drivers
v0x5b7c6f4ce300_0 .net *"_ivl_6", 0 0, L_0x5b7c6f4f21d0;  1 drivers
v0x5b7c6f4ce3c0_0 .net "branch_taken", 0 0, v0x5b7c6f4d7b60_0;  1 drivers
v0x5b7c6f4ce460_0 .net "branch_target", 31 0, v0x5b7c6f4d7c30_0;  1 drivers
v0x5b7c6f4ce540_0 .net "clk", 0 0, v0x5b7c6f4ddf50_0;  alias, 1 drivers
v0x5b7c6f4ce680_0 .var "current_state", 1 0;
v0x5b7c6f4ce760_0 .net "fetch_en", 0 0, v0x5b7c6f4d9bf0_0;  1 drivers
v0x5b7c6f4ce820_0 .net "flush", 0 0, v0x5b7c6f4da140_0;  alias, 1 drivers
v0x5b7c6f4ce8c0_0 .var "instr_buffer", 31 0;
v0x5b7c6f4ce980_0 .var "instr_ready", 0 0;
v0x5b7c6f4cea40_0 .net "instr_valid", 0 0, L_0x5b7c6f4f2270;  alias, 1 drivers
v0x5b7c6f4ceae0_0 .net "instruction", 31 0, v0x5b7c6f4ce8c0_0;  alias, 1 drivers
v0x5b7c6f4cebb0_0 .var "mem_addr", 31 0;
v0x5b7c6f4cec70_0 .net "mem_rdata", 31 0, L_0x5b7c6f4bc4e0;  alias, 1 drivers
v0x5b7c6f4ced50_0 .var "mem_re", 0 0;
v0x5b7c6f4cee10_0 .net "mem_ready", 0 0, L_0x7efba683c018;  alias, 1 drivers
v0x5b7c6f4ceed0_0 .var "next_state", 1 0;
v0x5b7c6f4cefb0_0 .var "pc", 31 0;
v0x5b7c6f4cf090_0 .net "pc_out", 31 0, L_0x5b7c6f4f2160;  alias, 1 drivers
v0x5b7c6f4cf180_0 .net "rst_n", 0 0, v0x5b7c6f4dead0_0;  alias, 1 drivers
v0x5b7c6f4cf220_0 .net "stall", 0 0, v0x5b7c6f4dcbe0_0;  alias, 1 drivers
v0x5b7c6f4cf2c0_0 .net "thumb_mode", 0 0, L_0x5b7c6f4df180;  alias, 1 drivers
E_0x5b7c6f4ce0e0 .event edge, v0x5b7c6f4cefb0_0, v0x5b7c6f4ce680_0, v0x5b7c6f4ce760_0, v0x5b7c6f4cd660_0;
E_0x5b7c6f4ce170 .event edge, v0x5b7c6f4ce680_0, v0x5b7c6f4ce760_0, v0x5b7c6f4cd660_0, v0x5b7c6f4cee10_0;
L_0x5b7c6f4f21d0 .cmp/eq 2, v0x5b7c6f4ce680_0, L_0x7efba683c528;
S_0x5b7c6f4cf510 .scope module, "u_multiply" "arm7tdmi_multiply" 5 416, 9 3 0, S_0x5b7c6f45c930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "mul_en";
    .port_info 3 /INPUT 1 "mul_long";
    .port_info 4 /INPUT 1 "mul_signed";
    .port_info 5 /INPUT 1 "mul_accumulate";
    .port_info 6 /INPUT 32 "operand_a";
    .port_info 7 /INPUT 32 "operand_b";
    .port_info 8 /INPUT 32 "acc_hi";
    .port_info 9 /INPUT 32 "acc_lo";
    .port_info 10 /OUTPUT 32 "result_hi";
    .port_info 11 /OUTPUT 32 "result_lo";
    .port_info 12 /OUTPUT 1 "result_ready";
    .port_info 13 /OUTPUT 1 "negative";
    .port_info 14 /OUTPUT 1 "zero";
L_0x5b7c6f4f5d70 .functor BUFZ 1, L_0x5b7c6f4f0510, C4<0>, C4<0>, C4<0>;
v0x5b7c6f4cf950_0 .net *"_ivl_1", 31 0, L_0x5b7c6f4f5a00;  1 drivers
v0x5b7c6f4cfa50_0 .net *"_ivl_11", 0 0, L_0x5b7c6f4f5e30;  1 drivers
v0x5b7c6f4cfb30_0 .net *"_ivl_13", 0 0, L_0x5b7c6f4f5ed0;  1 drivers
L_0x7efba683c7f8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b7c6f4cfbf0_0 .net/2u *"_ivl_16", 63 0, L_0x7efba683c7f8;  1 drivers
v0x5b7c6f4cfcd0_0 .net *"_ivl_18", 0 0, L_0x5b7c6f4f60f0;  1 drivers
L_0x7efba683c7b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b7c6f4cfde0_0 .net/2u *"_ivl_2", 31 0, L_0x7efba683c7b0;  1 drivers
v0x5b7c6f4cfec0_0 .net *"_ivl_21", 31 0, L_0x5b7c6f4f61e0;  1 drivers
L_0x7efba683c840 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b7c6f4cffa0_0 .net/2u *"_ivl_22", 31 0, L_0x7efba683c840;  1 drivers
v0x5b7c6f4d0080_0 .net *"_ivl_24", 0 0, L_0x5b7c6f4f62d0;  1 drivers
L_0x7efba683c888 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b7c6f4d0140_0 .net "acc_hi", 31 0, L_0x7efba683c888;  1 drivers
L_0x7efba683c8d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b7c6f4d0220_0 .net "acc_lo", 31 0, L_0x7efba683c8d0;  1 drivers
v0x5b7c6f4d0300_0 .net "clk", 0 0, v0x5b7c6f4ddf50_0;  alias, 1 drivers
v0x5b7c6f4d03a0_0 .var "final_result", 63 0;
v0x5b7c6f4d0480_0 .net "mul_accumulate", 0 0, L_0x7efba683c2a0;  alias, 1 drivers
v0x5b7c6f4d0540_0 .net "mul_en", 0 0, L_0x5b7c6f4f0510;  alias, 1 drivers
v0x5b7c6f4d0600_0 .net "mul_long", 0 0, L_0x5b7c6f4f0670;  alias, 1 drivers
v0x5b7c6f4d06c0_0 .var "mul_result", 63 0;
v0x5b7c6f4d08b0_0 .net "mul_signed", 0 0, L_0x7efba683c258;  alias, 1 drivers
v0x5b7c6f4d0970_0 .net "negative", 0 0, L_0x5b7c6f4f5f70;  alias, 1 drivers
v0x5b7c6f4d0a30_0 .net "operand_a", 31 0, v0x5b7c6f4d3a30_0;  alias, 1 drivers
v0x5b7c6f4d0b10_0 .net "operand_b", 31 0, v0x5b7c6f4d37b0_0;  alias, 1 drivers
v0x5b7c6f4d0bf0_0 .net "result_hi", 31 0, L_0x5b7c6f4f5aa0;  alias, 1 drivers
v0x5b7c6f4d0cd0_0 .net "result_lo", 31 0, L_0x5b7c6f4f5c30;  alias, 1 drivers
v0x5b7c6f4d0db0_0 .net "result_ready", 0 0, L_0x5b7c6f4f5d70;  alias, 1 drivers
v0x5b7c6f4d0e70_0 .net "rst_n", 0 0, v0x5b7c6f4dead0_0;  alias, 1 drivers
v0x5b7c6f4d0f10_0 .net "zero", 0 0, L_0x5b7c6f4f6410;  alias, 1 drivers
E_0x5b7c6f4cf8b0/0 .event edge, v0x5b7c6f4d08b0_0, v0x5b7c6f4d0a30_0, v0x5b7c6f4d0b10_0, v0x5b7c6f4d0480_0;
E_0x5b7c6f4cf8b0/1 .event edge, v0x5b7c6f4d0140_0, v0x5b7c6f4d0220_0;
E_0x5b7c6f4cf8b0 .event/or E_0x5b7c6f4cf8b0/0, E_0x5b7c6f4cf8b0/1;
L_0x5b7c6f4f5a00 .part v0x5b7c6f4d03a0_0, 32, 32;
L_0x5b7c6f4f5aa0 .functor MUXZ 32, L_0x7efba683c7b0, L_0x5b7c6f4f5a00, L_0x5b7c6f4f0670, C4<>;
L_0x5b7c6f4f5c30 .part v0x5b7c6f4d03a0_0, 0, 32;
L_0x5b7c6f4f5e30 .part v0x5b7c6f4d03a0_0, 63, 1;
L_0x5b7c6f4f5ed0 .part v0x5b7c6f4d03a0_0, 31, 1;
L_0x5b7c6f4f5f70 .functor MUXZ 1, L_0x5b7c6f4f5ed0, L_0x5b7c6f4f5e30, L_0x5b7c6f4f0670, C4<>;
L_0x5b7c6f4f60f0 .cmp/eq 64, v0x5b7c6f4d03a0_0, L_0x7efba683c7f8;
L_0x5b7c6f4f61e0 .part v0x5b7c6f4d03a0_0, 0, 32;
L_0x5b7c6f4f62d0 .cmp/eq 32, L_0x5b7c6f4f61e0, L_0x7efba683c840;
L_0x5b7c6f4f6410 .functor MUXZ 1, L_0x5b7c6f4f62d0, L_0x5b7c6f4f60f0, L_0x5b7c6f4f0670, C4<>;
S_0x5b7c6f4d11b0 .scope module, "u_regfile" "arm7tdmi_regfile" 5 375, 10 3 0, S_0x5b7c6f45c930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "rn_addr";
    .port_info 3 /INPUT 4 "rm_addr";
    .port_info 4 /OUTPUT 32 "rn_data";
    .port_info 5 /OUTPUT 32 "rm_data";
    .port_info 6 /INPUT 4 "rd_addr";
    .port_info 7 /INPUT 32 "rd_data";
    .port_info 8 /INPUT 1 "rd_we";
    .port_info 9 /OUTPUT 32 "pc_out";
    .port_info 10 /INPUT 32 "pc_in";
    .port_info 11 /INPUT 1 "pc_we";
    .port_info 12 /INPUT 5 "current_mode";
    .port_info 13 /INPUT 5 "target_mode";
    .port_info 14 /INPUT 1 "mode_change";
    .port_info 15 /OUTPUT 32 "cpsr_out";
    .port_info 16 /INPUT 32 "cpsr_in";
    .port_info 17 /INPUT 1 "cpsr_we";
    .port_info 18 /OUTPUT 32 "spsr_out";
    .port_info 19 /INPUT 32 "spsr_in";
    .port_info 20 /INPUT 1 "spsr_we";
L_0x5b7c6f4f5520 .functor BUFZ 32, v0x5b7c6f4d2550_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5b7c6f4d2040_0 .net "clk", 0 0, v0x5b7c6f4ddf50_0;  alias, 1 drivers
v0x5b7c6f4d2100_0 .var "cpsr", 31 0;
v0x5b7c6f4d21e0_0 .net "cpsr_in", 31 0, v0x5b7c6f4db4c0_0;  1 drivers
v0x5b7c6f4d22d0_0 .net "cpsr_out", 31 0, v0x5b7c6f4d2100_0;  alias, 1 drivers
v0x5b7c6f4d23b0_0 .net "cpsr_we", 0 0, v0x5b7c6f4db660_0;  1 drivers
v0x5b7c6f4d2470_0 .net "current_mode", 4 0, L_0x5b7c6f4df040;  alias, 1 drivers
v0x5b7c6f4d2550_0 .var "current_spsr", 31 0;
v0x5b7c6f4d2630_0 .net "mode_change", 0 0, v0x5b7c6f4dac90_0;  1 drivers
v0x5b7c6f4d26f0_0 .net "pc_in", 31 0, v0x5b7c6f4db730_0;  1 drivers
v0x5b7c6f4d27d0_0 .net "pc_out", 31 0, v0x5b7c6f4d3360_15;  alias, 1 drivers
v0x5b7c6f4d28b0_0 .net "pc_we", 0 0, v0x5b7c6f4db8d0_0;  1 drivers
v0x5b7c6f4d2970_0 .net "rd_addr", 3 0, L_0x5b7c6f4f0bd0;  alias, 1 drivers
v0x5b7c6f4d2a50_0 .net "rd_data", 31 0, v0x5b7c6f4db9a0_0;  1 drivers
v0x5b7c6f4d2b30_0 .net "rd_we", 0 0, v0x5b7c6f4dba70_0;  1 drivers
v0x5b7c6f4d2bf0 .array "regs_abt", 14 13, 31 0;
v0x5b7c6f4d2d10 .array "regs_fiq", 14 8, 31 0;
v0x5b7c6f4d2ef0 .array "regs_irq", 14 13, 31 0;
v0x5b7c6f4d3120 .array "regs_svc", 14 13, 31 0;
v0x5b7c6f4d3240 .array "regs_und", 14 13, 31 0;
v0x5b7c6f4d3360 .array "regs_user", 15 0, 31 0;
v0x5b7c6f4d3620_0 .net "rm_addr", 3 0, L_0x5b7c6f4f3bd0;  alias, 1 drivers
v0x5b7c6f4d36e0_0 .net "rm_data", 31 0, v0x5b7c6f4d37b0_0;  alias, 1 drivers
v0x5b7c6f4d37b0_0 .var "rm_data_internal", 31 0;
v0x5b7c6f4d3870_0 .net "rn_addr", 3 0, L_0x5b7c6f4f3b10;  alias, 1 drivers
v0x5b7c6f4d3960_0 .net "rn_data", 31 0, v0x5b7c6f4d3a30_0;  alias, 1 drivers
v0x5b7c6f4d3a30_0 .var "rn_data_internal", 31 0;
v0x5b7c6f4d3af0_0 .net "rst_n", 0 0, v0x5b7c6f4dead0_0;  alias, 1 drivers
v0x5b7c6f4d3c20_0 .var "spsr_abt", 31 0;
v0x5b7c6f4d3d00_0 .var "spsr_fiq", 31 0;
v0x5b7c6f4d3de0_0 .net "spsr_in", 31 0, v0x5b7c6f4dbcd0_0;  1 drivers
v0x5b7c6f4d3ec0_0 .var "spsr_irq", 31 0;
v0x5b7c6f4d3fa0_0 .net "spsr_out", 31 0, L_0x5b7c6f4f5520;  alias, 1 drivers
v0x5b7c6f4d4080_0 .var "spsr_svc", 31 0;
v0x5b7c6f4d4370_0 .var "spsr_und", 31 0;
v0x5b7c6f4d4450_0 .net "spsr_we", 0 0, v0x5b7c6f4dbe40_0;  1 drivers
v0x5b7c6f4d4510_0 .net "target_mode", 4 0, v0x5b7c6f4dccd0_0;  1 drivers
E_0x5b7c6f4d1540/0 .event edge, v0x5b7c6f4d2470_0, v0x5b7c6f4d3d00_0, v0x5b7c6f4d3ec0_0, v0x5b7c6f4d4080_0;
E_0x5b7c6f4d1540/1 .event edge, v0x5b7c6f4d3c20_0, v0x5b7c6f4d4370_0;
E_0x5b7c6f4d1540 .event/or E_0x5b7c6f4d1540/0, E_0x5b7c6f4d1540/1;
E_0x5b7c6f4d15e0 .event posedge, v0x5b7c6f4c9dc0_0;
v0x5b7c6f4d3360_0 .array/port v0x5b7c6f4d3360, 0;
v0x5b7c6f4d3360_1 .array/port v0x5b7c6f4d3360, 1;
v0x5b7c6f4d3360_2 .array/port v0x5b7c6f4d3360, 2;
E_0x5b7c6f4d1640/0 .event edge, v0x5b7c6f4ccf60_0, v0x5b7c6f4d3360_0, v0x5b7c6f4d3360_1, v0x5b7c6f4d3360_2;
v0x5b7c6f4d3360_3 .array/port v0x5b7c6f4d3360, 3;
v0x5b7c6f4d3360_4 .array/port v0x5b7c6f4d3360, 4;
v0x5b7c6f4d3360_5 .array/port v0x5b7c6f4d3360, 5;
v0x5b7c6f4d3360_6 .array/port v0x5b7c6f4d3360, 6;
E_0x5b7c6f4d1640/1 .event edge, v0x5b7c6f4d3360_3, v0x5b7c6f4d3360_4, v0x5b7c6f4d3360_5, v0x5b7c6f4d3360_6;
v0x5b7c6f4d3360_7 .array/port v0x5b7c6f4d3360, 7;
v0x5b7c6f4d3360_8 .array/port v0x5b7c6f4d3360, 8;
v0x5b7c6f4d3360_9 .array/port v0x5b7c6f4d3360, 9;
v0x5b7c6f4d3360_10 .array/port v0x5b7c6f4d3360, 10;
E_0x5b7c6f4d1640/2 .event edge, v0x5b7c6f4d3360_7, v0x5b7c6f4d3360_8, v0x5b7c6f4d3360_9, v0x5b7c6f4d3360_10;
v0x5b7c6f4d3360_11 .array/port v0x5b7c6f4d3360, 11;
v0x5b7c6f4d3360_12 .array/port v0x5b7c6f4d3360, 12;
v0x5b7c6f4d3360_13 .array/port v0x5b7c6f4d3360, 13;
v0x5b7c6f4d3360_14 .array/port v0x5b7c6f4d3360, 14;
E_0x5b7c6f4d1640/3 .event edge, v0x5b7c6f4d3360_11, v0x5b7c6f4d3360_12, v0x5b7c6f4d3360_13, v0x5b7c6f4d3360_14;
v0x5b7c6f4d2d10_0 .array/port v0x5b7c6f4d2d10, 0;
E_0x5b7c6f4d1640/4 .event edge, v0x5b7c6f4d3360_15, v0x5b7c6f4ccda0_0, v0x5b7c6f4d2470_0, v0x5b7c6f4d2d10_0;
v0x5b7c6f4d2d10_1 .array/port v0x5b7c6f4d2d10, 1;
v0x5b7c6f4d2d10_2 .array/port v0x5b7c6f4d2d10, 2;
v0x5b7c6f4d2d10_3 .array/port v0x5b7c6f4d2d10, 3;
v0x5b7c6f4d2d10_4 .array/port v0x5b7c6f4d2d10, 4;
E_0x5b7c6f4d1640/5 .event edge, v0x5b7c6f4d2d10_1, v0x5b7c6f4d2d10_2, v0x5b7c6f4d2d10_3, v0x5b7c6f4d2d10_4;
v0x5b7c6f4d2d10_5 .array/port v0x5b7c6f4d2d10, 5;
v0x5b7c6f4d2d10_6 .array/port v0x5b7c6f4d2d10, 6;
v0x5b7c6f4d2ef0_0 .array/port v0x5b7c6f4d2ef0, 0;
v0x5b7c6f4d2ef0_1 .array/port v0x5b7c6f4d2ef0, 1;
E_0x5b7c6f4d1640/6 .event edge, v0x5b7c6f4d2d10_5, v0x5b7c6f4d2d10_6, v0x5b7c6f4d2ef0_0, v0x5b7c6f4d2ef0_1;
v0x5b7c6f4d3120_0 .array/port v0x5b7c6f4d3120, 0;
v0x5b7c6f4d3120_1 .array/port v0x5b7c6f4d3120, 1;
v0x5b7c6f4d2bf0_0 .array/port v0x5b7c6f4d2bf0, 0;
v0x5b7c6f4d2bf0_1 .array/port v0x5b7c6f4d2bf0, 1;
E_0x5b7c6f4d1640/7 .event edge, v0x5b7c6f4d3120_0, v0x5b7c6f4d3120_1, v0x5b7c6f4d2bf0_0, v0x5b7c6f4d2bf0_1;
v0x5b7c6f4d3240_0 .array/port v0x5b7c6f4d3240, 0;
v0x5b7c6f4d3240_1 .array/port v0x5b7c6f4d3240, 1;
E_0x5b7c6f4d1640/8 .event edge, v0x5b7c6f4d3240_0, v0x5b7c6f4d3240_1;
E_0x5b7c6f4d1640 .event/or E_0x5b7c6f4d1640/0, E_0x5b7c6f4d1640/1, E_0x5b7c6f4d1640/2, E_0x5b7c6f4d1640/3, E_0x5b7c6f4d1640/4, E_0x5b7c6f4d1640/5, E_0x5b7c6f4d1640/6, E_0x5b7c6f4d1640/7, E_0x5b7c6f4d1640/8;
S_0x5b7c6f4d17a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 10 61, 10 61 0, S_0x5b7c6f4d11b0;
 .timescale 0 0;
v0x5b7c6f4d19a0_0 .var/2s "i", 31 0;
S_0x5b7c6f4d1aa0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 10 66, 10 66 0, S_0x5b7c6f4d11b0;
 .timescale 0 0;
v0x5b7c6f4d1ca0_0 .var/2s "i", 31 0;
S_0x5b7c6f4d1d80 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 10 69, 10 69 0, S_0x5b7c6f4d11b0;
 .timescale 0 0;
v0x5b7c6f4d1f60_0 .var/2s "i", 31 0;
S_0x5b7c6f4d4890 .scope module, "u_shifter" "arm7tdmi_shifter" 5 435, 11 3 0, S_0x5b7c6f45c930;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_in";
    .port_info 1 /INPUT 2 "shift_type";
    .port_info 2 /INPUT 5 "shift_amount";
    .port_info 3 /INPUT 1 "carry_in";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 1 "carry_out";
v0x5b7c6f4d4ba0_0 .net "carry_in", 0 0, L_0x5b7c6f4f65b0;  1 drivers
v0x5b7c6f4d4c80_0 .var "carry_out", 0 0;
v0x5b7c6f4d4d40_0 .net "data_in", 31 0, v0x5b7c6f4d37b0_0;  alias, 1 drivers
v0x5b7c6f4d4e10_0 .var "data_out", 31 0;
v0x5b7c6f4d4ef0_0 .net "shift_amount", 4 0, L_0x5b7c6f4f42b0;  alias, 1 drivers
v0x5b7c6f4d5000_0 .net "shift_type", 1 0, L_0x5b7c6f4f41a0;  alias, 1 drivers
E_0x5b7c6f4d4b00/0 .event edge, v0x5b7c6f4d0b10_0, v0x5b7c6f4d4ba0_0, v0x5b7c6f4cd300_0, v0x5b7c6f4cd4a0_0;
E_0x5b7c6f4d4b00/1 .event edge, v0x5b7c6f4d0b10_0, v0x5b7c6f4d0b10_0, v0x5b7c6f4d0b10_0;
E_0x5b7c6f4d4b00 .event/or E_0x5b7c6f4d4b00/0, E_0x5b7c6f4d4b00/1;
S_0x5b7c6f4dd0c0 .scope function.str, "get_alu_name" "get_alu_name" 4 223, 4 223 0, S_0x5b7c6f478280;
 .timescale 0 0;
; Variable get_alu_name is string return value of scope S_0x5b7c6f4dd0c0
v0x5b7c6f4dd360_0 .var "op", 3 0;
TD_complex_arm_tb.get_alu_name ;
    %load/vec4 v0x5b7c6f4dd360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.27, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.28, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.29, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.30, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_1.31, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_1.32, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_1.33, 6;
    %pushi/str "???";
    %ret/str 0; Assign to get_alu_name
    %disable S_0x5b7c6f4dd0c0;
    %jmp T_1.35;
T_1.18 ;
    %pushi/str "AND";
    %ret/str 0; Assign to get_alu_name
    %disable S_0x5b7c6f4dd0c0;
    %jmp T_1.35;
T_1.19 ;
    %pushi/str "EOR";
    %ret/str 0; Assign to get_alu_name
    %disable S_0x5b7c6f4dd0c0;
    %jmp T_1.35;
T_1.20 ;
    %pushi/str "SUB";
    %ret/str 0; Assign to get_alu_name
    %disable S_0x5b7c6f4dd0c0;
    %jmp T_1.35;
T_1.21 ;
    %pushi/str "RSB";
    %ret/str 0; Assign to get_alu_name
    %disable S_0x5b7c6f4dd0c0;
    %jmp T_1.35;
T_1.22 ;
    %pushi/str "ADD";
    %ret/str 0; Assign to get_alu_name
    %disable S_0x5b7c6f4dd0c0;
    %jmp T_1.35;
T_1.23 ;
    %pushi/str "ADC";
    %ret/str 0; Assign to get_alu_name
    %disable S_0x5b7c6f4dd0c0;
    %jmp T_1.35;
T_1.24 ;
    %pushi/str "SBC";
    %ret/str 0; Assign to get_alu_name
    %disable S_0x5b7c6f4dd0c0;
    %jmp T_1.35;
T_1.25 ;
    %pushi/str "RSC";
    %ret/str 0; Assign to get_alu_name
    %disable S_0x5b7c6f4dd0c0;
    %jmp T_1.35;
T_1.26 ;
    %pushi/str "TST";
    %ret/str 0; Assign to get_alu_name
    %disable S_0x5b7c6f4dd0c0;
    %jmp T_1.35;
T_1.27 ;
    %pushi/str "TEQ";
    %ret/str 0; Assign to get_alu_name
    %disable S_0x5b7c6f4dd0c0;
    %jmp T_1.35;
T_1.28 ;
    %pushi/str "CMP";
    %ret/str 0; Assign to get_alu_name
    %disable S_0x5b7c6f4dd0c0;
    %jmp T_1.35;
T_1.29 ;
    %pushi/str "CMN";
    %ret/str 0; Assign to get_alu_name
    %disable S_0x5b7c6f4dd0c0;
    %jmp T_1.35;
T_1.30 ;
    %pushi/str "ORR";
    %ret/str 0; Assign to get_alu_name
    %disable S_0x5b7c6f4dd0c0;
    %jmp T_1.35;
T_1.31 ;
    %pushi/str "MOV";
    %ret/str 0; Assign to get_alu_name
    %disable S_0x5b7c6f4dd0c0;
    %jmp T_1.35;
T_1.32 ;
    %pushi/str "BIC";
    %ret/str 0; Assign to get_alu_name
    %disable S_0x5b7c6f4dd0c0;
    %jmp T_1.35;
T_1.33 ;
    %pushi/str "MVN";
    %ret/str 0; Assign to get_alu_name
    %disable S_0x5b7c6f4dd0c0;
    %jmp T_1.35;
T_1.35 ;
    %pop/vec4 1;
    %end;
S_0x5b7c6f4dd440 .scope function.str, "get_instr_type_name" "get_instr_type_name" 4 210, 4 210 0, S_0x5b7c6f478280;
 .timescale 0 0;
; Variable get_instr_type_name is string return value of scope S_0x5b7c6f4dd440
v0x5b7c6f4dd700_0 .var "itype", 3 0;
TD_complex_arm_tb.get_instr_type_name ;
    %load/vec4 v0x5b7c6f4dd700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %pushi/str "UND";
    %ret/str 0; Assign to get_instr_type_name
    %disable S_0x5b7c6f4dd440;
    %jmp T_2.44;
T_2.36 ;
    %pushi/str "DATA";
    %ret/str 0; Assign to get_instr_type_name
    %disable S_0x5b7c6f4dd440;
    %jmp T_2.44;
T_2.37 ;
    %pushi/str "MUL";
    %ret/str 0; Assign to get_instr_type_name
    %disable S_0x5b7c6f4dd440;
    %jmp T_2.44;
T_2.38 ;
    %pushi/str "MULL";
    %ret/str 0; Assign to get_instr_type_name
    %disable S_0x5b7c6f4dd440;
    %jmp T_2.44;
T_2.39 ;
    %pushi/str "LDR/STR";
    %ret/str 0; Assign to get_instr_type_name
    %disable S_0x5b7c6f4dd440;
    %jmp T_2.44;
T_2.40 ;
    %pushi/str "LDM/STM";
    %ret/str 0; Assign to get_instr_type_name
    %disable S_0x5b7c6f4dd440;
    %jmp T_2.44;
T_2.41 ;
    %pushi/str "BRANCH";
    %ret/str 0; Assign to get_instr_type_name
    %disable S_0x5b7c6f4dd440;
    %jmp T_2.44;
T_2.42 ;
    %pushi/str "SWI";
    %ret/str 0; Assign to get_instr_type_name
    %disable S_0x5b7c6f4dd440;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %end;
S_0x5b7c6f4dd7e0 .scope function.str, "get_shift_name" "get_shift_name" 4 233, 4 233 0, S_0x5b7c6f478280;
 .timescale 0 0;
; Variable get_shift_name is string return value of scope S_0x5b7c6f4dd7e0
v0x5b7c6f4ddaf0_0 .var "stype", 1 0;
TD_complex_arm_tb.get_shift_name ;
    %load/vec4 v0x5b7c6f4ddaf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.46, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.47, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.48, 6;
    %jmp T_3.49;
T_3.45 ;
    %pushi/str "LSL";
    %ret/str 0; Assign to get_shift_name
    %disable S_0x5b7c6f4dd7e0;
    %jmp T_3.49;
T_3.46 ;
    %pushi/str "LSR";
    %ret/str 0; Assign to get_shift_name
    %disable S_0x5b7c6f4dd7e0;
    %jmp T_3.49;
T_3.47 ;
    %pushi/str "ASR";
    %ret/str 0; Assign to get_shift_name
    %disable S_0x5b7c6f4dd7e0;
    %jmp T_3.49;
T_3.48 ;
    %pushi/str "ROR";
    %ret/str 0; Assign to get_shift_name
    %disable S_0x5b7c6f4dd7e0;
    %jmp T_3.49;
T_3.49 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5b7c6f4cdde0;
T_4 ;
    %wait E_0x5b7c6f4caa90;
    %load/vec4 v0x5b7c6f4cf180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b7c6f4cefb0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5b7c6f4ce820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b7c6f4cefb0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x5b7c6f4ce3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x5b7c6f4ce460_0;
    %assign/vec4 v0x5b7c6f4cefb0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x5b7c6f4ce760_0;
    %load/vec4 v0x5b7c6f4cf220_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x5b7c6f4cf2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0x5b7c6f4cefb0_0;
    %addi 2, 0, 32;
    %assign/vec4 v0x5b7c6f4cefb0_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x5b7c6f4cefb0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5b7c6f4cefb0_0, 0;
T_4.9 ;
T_4.6 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5b7c6f4cdde0;
T_5 ;
    %wait E_0x5b7c6f4caa90;
    %load/vec4 v0x5b7c6f4cf180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5b7c6f4ce680_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5b7c6f4ce820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5b7c6f4ce680_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x5b7c6f4ceed0_0;
    %assign/vec4 v0x5b7c6f4ce680_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5b7c6f4cdde0;
T_6 ;
Ewait_0 .event/or E_0x5b7c6f4ce170, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x5b7c6f4ce680_0;
    %store/vec4 v0x5b7c6f4ceed0_0, 0, 2;
    %load/vec4 v0x5b7c6f4ce680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v0x5b7c6f4ce760_0;
    %load/vec4 v0x5b7c6f4cf220_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b7c6f4ceed0_0, 0, 2;
T_6.4 ;
    %jmp T_6.3;
T_6.1 ;
    %load/vec4 v0x5b7c6f4cee10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b7c6f4ceed0_0, 0, 2;
T_6.6 ;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5b7c6f4cf220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v0x5b7c6f4ce760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b7c6f4ceed0_0, 0, 2;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b7c6f4ceed0_0, 0, 2;
T_6.11 ;
T_6.8 ;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5b7c6f4cdde0;
T_7 ;
Ewait_1 .event/or E_0x5b7c6f4ce0e0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x5b7c6f4cefb0_0;
    %store/vec4 v0x5b7c6f4cebb0_0, 0, 32;
    %load/vec4 v0x5b7c6f4ce680_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5b7c6f4ce680_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5b7c6f4ce760_0;
    %and;
    %load/vec4 v0x5b7c6f4cf220_0;
    %nor/r;
    %and;
    %or;
    %store/vec4 v0x5b7c6f4ced50_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5b7c6f4cdde0;
T_8 ;
    %wait E_0x5b7c6f4caa90;
    %load/vec4 v0x5b7c6f4cf180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b7c6f4ce8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b7c6f4ce980_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5b7c6f4ce820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b7c6f4ce8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b7c6f4ce980_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5b7c6f4ce680_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5b7c6f4cee10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x5b7c6f4cec70_0;
    %assign/vec4 v0x5b7c6f4ce8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b7c6f4ce980_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x5b7c6f4ce680_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5b7c6f4cf220_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b7c6f4ce980_0, 0;
T_8.6 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5b7c6f4591d0;
T_9 ;
    %wait E_0x5b7c6f4caa90;
    %load/vec4 v0x5b7c6f4cd120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b7c6f4ccb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b7c6f4cd8a0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5b7c6f4cb980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b7c6f4ccb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b7c6f4cd8a0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x5b7c6f4cd660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x5b7c6f4cc940_0;
    %assign/vec4 v0x5b7c6f4ccb00_0, 0;
    %load/vec4 v0x5b7c6f4cbe60_0;
    %assign/vec4 v0x5b7c6f4cd8a0_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5b7c6f4591d0;
T_10 ;
Ewait_2 .event/or E_0x5b7c6f4caa20, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5b7c6f4cbd80_0, 0, 4;
    %load/vec4 v0x5b7c6f4cd720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5b7c6f4cbf20_0;
    %parti/s 3, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/z;
    %jmp/1 T_10.2, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/z;
    %jmp/1 T_10.3, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/z;
    %jmp/1 T_10.4, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/z;
    %jmp/1 T_10.5, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/z;
    %jmp/1 T_10.6, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/z;
    %jmp/1 T_10.7, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/z;
    %jmp/1 T_10.8, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/z;
    %jmp/1 T_10.9, 4;
    %jmp T_10.10;
T_10.2 ;
    %load/vec4 v0x5b7c6f4cbf20_0;
    %parti/s 4, 4, 4;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_10.11, 4;
    %load/vec4 v0x5b7c6f4cbf20_0;
    %parti/s 4, 21, 6;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_10.13, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5b7c6f4cbd80_0, 0, 4;
    %jmp T_10.14;
T_10.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5b7c6f4cbd80_0, 0, 4;
T_10.14 ;
    %jmp T_10.12;
T_10.11 ;
    %load/vec4 v0x5b7c6f4cbf20_0;
    %parti/s 4, 21, 6;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5b7c6f4cbf20_0;
    %parti/s 4, 4, 4;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.15, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5b7c6f4cbd80_0, 0, 4;
    %jmp T_10.16;
T_10.15 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b7c6f4cbd80_0, 0, 4;
T_10.16 ;
T_10.12 ;
    %jmp T_10.10;
T_10.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b7c6f4cbd80_0, 0, 4;
    %jmp T_10.10;
T_10.4 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5b7c6f4cbd80_0, 0, 4;
    %jmp T_10.10;
T_10.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5b7c6f4cbd80_0, 0, 4;
    %jmp T_10.10;
T_10.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5b7c6f4cbd80_0, 0, 4;
    %jmp T_10.10;
T_10.7 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5b7c6f4cbd80_0, 0, 4;
    %jmp T_10.10;
T_10.8 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5b7c6f4cbd80_0, 0, 4;
    %jmp T_10.10;
T_10.9 ;
    %load/vec4 v0x5b7c6f4cbf20_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.17, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5b7c6f4cbd80_0, 0, 4;
    %jmp T_10.18;
T_10.17 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5b7c6f4cbd80_0, 0, 4;
T_10.18 ;
    %jmp T_10.10;
T_10.10 ;
    %pop/vec4 1;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5b7c6f4cbd80_0, 0, 4;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5b7c6f4d11b0;
T_11 ;
    %wait E_0x5b7c6f4caa90;
    %load/vec4 v0x5b7c6f4d3af0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %fork t_1, S_0x5b7c6f4d17a0;
    %jmp t_0;
    .scope S_0x5b7c6f4d17a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b7c6f4d19a0_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x5b7c6f4d19a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5b7c6f4d19a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b7c6f4d3360, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5b7c6f4d19a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5b7c6f4d19a0_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %end;
    .scope S_0x5b7c6f4d11b0;
t_0 %join;
    %fork t_3, S_0x5b7c6f4d1aa0;
    %jmp t_2;
    .scope S_0x5b7c6f4d1aa0;
t_3 ;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5b7c6f4d1ca0_0, 0, 32;
T_11.4 ;
    %load/vec4 v0x5b7c6f4d1ca0_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_11.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5b7c6f4d1ca0_0;
    %subi 8, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b7c6f4d2d10, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5b7c6f4d1ca0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5b7c6f4d1ca0_0, 0, 32;
    %jmp T_11.4;
T_11.5 ;
    %end;
    .scope S_0x5b7c6f4d11b0;
t_2 %join;
    %fork t_5, S_0x5b7c6f4d1d80;
    %jmp t_4;
    .scope S_0x5b7c6f4d1d80;
t_5 ;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v0x5b7c6f4d1f60_0, 0, 32;
T_11.6 ;
    %load/vec4 v0x5b7c6f4d1f60_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_11.7, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5b7c6f4d1f60_0;
    %subi 13, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b7c6f4d2ef0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5b7c6f4d1f60_0;
    %subi 13, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b7c6f4d3120, 0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5b7c6f4d1f60_0;
    %subi 13, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b7c6f4d2bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5b7c6f4d1f60_0;
    %subi 13, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b7c6f4d3240, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5b7c6f4d1f60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5b7c6f4d1f60_0, 0, 32;
    %jmp T_11.6;
T_11.7 ;
    %end;
    .scope S_0x5b7c6f4d11b0;
t_4 %join;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x5b7c6f4d2100_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b7c6f4d3d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b7c6f4d3ec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b7c6f4d4080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b7c6f4d3c20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b7c6f4d4370_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5b7c6f4d11b0;
T_12 ;
Ewait_3 .event/or E_0x5b7c6f4d1640, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x5b7c6f4d3870_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5b7c6f4d3360, 4;
    %store/vec4 v0x5b7c6f4d3a30_0, 0, 32;
    %load/vec4 v0x5b7c6f4d3620_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5b7c6f4d3360, 4;
    %store/vec4 v0x5b7c6f4d37b0_0, 0, 32;
    %load/vec4 v0x5b7c6f4d2470_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %jmp T_12.6;
T_12.0 ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x5b7c6f4d3870_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5b7c6f4d3870_0;
    %pad/u 32;
    %cmpi/u 14, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.7, 8;
    %load/vec4 v0x5b7c6f4d3870_0;
    %pad/u 5;
    %subi 8, 0, 5;
    %ix/vec4 4;
    %load/vec4a v0x5b7c6f4d2d10, 4;
    %store/vec4 v0x5b7c6f4d3a30_0, 0, 32;
T_12.7 ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x5b7c6f4d3620_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5b7c6f4d3620_0;
    %pad/u 32;
    %cmpi/u 14, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.9, 8;
    %load/vec4 v0x5b7c6f4d3620_0;
    %pad/u 5;
    %subi 8, 0, 5;
    %ix/vec4 4;
    %load/vec4a v0x5b7c6f4d2d10, 4;
    %store/vec4 v0x5b7c6f4d37b0_0, 0, 32;
T_12.9 ;
    %jmp T_12.6;
T_12.1 ;
    %load/vec4 v0x5b7c6f4d3870_0;
    %pad/u 32;
    %cmpi/e 13, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5b7c6f4d3870_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_12.11, 4;
    %load/vec4 v0x5b7c6f4d3870_0;
    %pad/u 5;
    %subi 13, 0, 5;
    %ix/vec4 4;
    %load/vec4a v0x5b7c6f4d2ef0, 4;
    %store/vec4 v0x5b7c6f4d3a30_0, 0, 32;
T_12.11 ;
    %load/vec4 v0x5b7c6f4d3620_0;
    %pad/u 32;
    %cmpi/e 13, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5b7c6f4d3620_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_12.13, 4;
    %load/vec4 v0x5b7c6f4d3620_0;
    %pad/u 5;
    %subi 13, 0, 5;
    %ix/vec4 4;
    %load/vec4a v0x5b7c6f4d2ef0, 4;
    %store/vec4 v0x5b7c6f4d37b0_0, 0, 32;
T_12.13 ;
    %jmp T_12.6;
T_12.2 ;
    %load/vec4 v0x5b7c6f4d3870_0;
    %pad/u 32;
    %cmpi/e 13, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5b7c6f4d3870_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_12.15, 4;
    %load/vec4 v0x5b7c6f4d3870_0;
    %pad/u 5;
    %subi 13, 0, 5;
    %ix/vec4 4;
    %load/vec4a v0x5b7c6f4d3120, 4;
    %store/vec4 v0x5b7c6f4d3a30_0, 0, 32;
T_12.15 ;
    %load/vec4 v0x5b7c6f4d3620_0;
    %pad/u 32;
    %cmpi/e 13, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5b7c6f4d3620_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_12.17, 4;
    %load/vec4 v0x5b7c6f4d3620_0;
    %pad/u 5;
    %subi 13, 0, 5;
    %ix/vec4 4;
    %load/vec4a v0x5b7c6f4d3120, 4;
    %store/vec4 v0x5b7c6f4d37b0_0, 0, 32;
T_12.17 ;
    %jmp T_12.6;
T_12.3 ;
    %load/vec4 v0x5b7c6f4d3870_0;
    %pad/u 32;
    %cmpi/e 13, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5b7c6f4d3870_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_12.19, 4;
    %load/vec4 v0x5b7c6f4d3870_0;
    %pad/u 5;
    %subi 13, 0, 5;
    %ix/vec4 4;
    %load/vec4a v0x5b7c6f4d2bf0, 4;
    %store/vec4 v0x5b7c6f4d3a30_0, 0, 32;
T_12.19 ;
    %load/vec4 v0x5b7c6f4d3620_0;
    %pad/u 32;
    %cmpi/e 13, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5b7c6f4d3620_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_12.21, 4;
    %load/vec4 v0x5b7c6f4d3620_0;
    %pad/u 5;
    %subi 13, 0, 5;
    %ix/vec4 4;
    %load/vec4a v0x5b7c6f4d2bf0, 4;
    %store/vec4 v0x5b7c6f4d37b0_0, 0, 32;
T_12.21 ;
    %jmp T_12.6;
T_12.4 ;
    %load/vec4 v0x5b7c6f4d3870_0;
    %pad/u 32;
    %cmpi/e 13, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5b7c6f4d3870_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_12.23, 4;
    %load/vec4 v0x5b7c6f4d3870_0;
    %pad/u 5;
    %subi 13, 0, 5;
    %ix/vec4 4;
    %load/vec4a v0x5b7c6f4d3240, 4;
    %store/vec4 v0x5b7c6f4d3a30_0, 0, 32;
T_12.23 ;
    %load/vec4 v0x5b7c6f4d3620_0;
    %pad/u 32;
    %cmpi/e 13, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5b7c6f4d3620_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_12.25, 4;
    %load/vec4 v0x5b7c6f4d3620_0;
    %pad/u 5;
    %subi 13, 0, 5;
    %ix/vec4 4;
    %load/vec4a v0x5b7c6f4d3240, 4;
    %store/vec4 v0x5b7c6f4d37b0_0, 0, 32;
T_12.25 ;
    %jmp T_12.6;
T_12.6 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5b7c6f4d11b0;
T_13 ;
    %wait E_0x5b7c6f4d15e0;
    %load/vec4 v0x5b7c6f4d2b30_0;
    %load/vec4 v0x5b7c6f4d2970_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x5b7c6f4d2470_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %load/vec4 v0x5b7c6f4d2a50_0;
    %load/vec4 v0x5b7c6f4d2970_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b7c6f4d3360, 0, 4;
    %jmp T_13.8;
T_13.2 ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x5b7c6f4d2970_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x5b7c6f4d2970_0;
    %pad/u 32;
    %cmpi/u 14, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.9, 8;
    %load/vec4 v0x5b7c6f4d2a50_0;
    %load/vec4 v0x5b7c6f4d2970_0;
    %pad/u 5;
    %subi 8, 0, 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b7c6f4d2d10, 0, 4;
    %jmp T_13.10;
T_13.9 ;
    %load/vec4 v0x5b7c6f4d2a50_0;
    %load/vec4 v0x5b7c6f4d2970_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b7c6f4d3360, 0, 4;
T_13.10 ;
    %jmp T_13.8;
T_13.3 ;
    %load/vec4 v0x5b7c6f4d2970_0;
    %pad/u 32;
    %cmpi/e 13, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5b7c6f4d2970_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_13.11, 4;
    %load/vec4 v0x5b7c6f4d2a50_0;
    %load/vec4 v0x5b7c6f4d2970_0;
    %pad/u 5;
    %subi 13, 0, 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b7c6f4d2ef0, 0, 4;
    %jmp T_13.12;
T_13.11 ;
    %load/vec4 v0x5b7c6f4d2a50_0;
    %load/vec4 v0x5b7c6f4d2970_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b7c6f4d3360, 0, 4;
T_13.12 ;
    %jmp T_13.8;
T_13.4 ;
    %load/vec4 v0x5b7c6f4d2970_0;
    %pad/u 32;
    %cmpi/e 13, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5b7c6f4d2970_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_13.13, 4;
    %load/vec4 v0x5b7c6f4d2a50_0;
    %load/vec4 v0x5b7c6f4d2970_0;
    %pad/u 5;
    %subi 13, 0, 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b7c6f4d3120, 0, 4;
    %jmp T_13.14;
T_13.13 ;
    %load/vec4 v0x5b7c6f4d2a50_0;
    %load/vec4 v0x5b7c6f4d2970_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b7c6f4d3360, 0, 4;
T_13.14 ;
    %jmp T_13.8;
T_13.5 ;
    %load/vec4 v0x5b7c6f4d2970_0;
    %pad/u 32;
    %cmpi/e 13, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5b7c6f4d2970_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_13.15, 4;
    %load/vec4 v0x5b7c6f4d2a50_0;
    %load/vec4 v0x5b7c6f4d2970_0;
    %pad/u 5;
    %subi 13, 0, 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b7c6f4d2bf0, 0, 4;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v0x5b7c6f4d2a50_0;
    %load/vec4 v0x5b7c6f4d2970_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b7c6f4d3360, 0, 4;
T_13.16 ;
    %jmp T_13.8;
T_13.6 ;
    %load/vec4 v0x5b7c6f4d2970_0;
    %pad/u 32;
    %cmpi/e 13, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5b7c6f4d2970_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_13.17, 4;
    %load/vec4 v0x5b7c6f4d2a50_0;
    %load/vec4 v0x5b7c6f4d2970_0;
    %pad/u 5;
    %subi 13, 0, 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b7c6f4d3240, 0, 4;
    %jmp T_13.18;
T_13.17 ;
    %load/vec4 v0x5b7c6f4d2a50_0;
    %load/vec4 v0x5b7c6f4d2970_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b7c6f4d3360, 0, 4;
T_13.18 ;
    %jmp T_13.8;
T_13.8 ;
    %pop/vec4 1;
T_13.0 ;
    %load/vec4 v0x5b7c6f4d28b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.19, 8;
    %load/vec4 v0x5b7c6f4d26f0_0;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b7c6f4d3360, 0, 4;
T_13.19 ;
    %load/vec4 v0x5b7c6f4d23b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.21, 8;
    %load/vec4 v0x5b7c6f4d21e0_0;
    %assign/vec4 v0x5b7c6f4d2100_0, 0;
T_13.21 ;
    %load/vec4 v0x5b7c6f4d4450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.23, 8;
    %load/vec4 v0x5b7c6f4d2470_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_13.25, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_13.26, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_13.27, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_13.28, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_13.29, 6;
    %jmp T_13.31;
T_13.25 ;
    %load/vec4 v0x5b7c6f4d3de0_0;
    %assign/vec4 v0x5b7c6f4d3d00_0, 0;
    %jmp T_13.31;
T_13.26 ;
    %load/vec4 v0x5b7c6f4d3de0_0;
    %assign/vec4 v0x5b7c6f4d3ec0_0, 0;
    %jmp T_13.31;
T_13.27 ;
    %load/vec4 v0x5b7c6f4d3de0_0;
    %assign/vec4 v0x5b7c6f4d4080_0, 0;
    %jmp T_13.31;
T_13.28 ;
    %load/vec4 v0x5b7c6f4d3de0_0;
    %assign/vec4 v0x5b7c6f4d3c20_0, 0;
    %jmp T_13.31;
T_13.29 ;
    %load/vec4 v0x5b7c6f4d3de0_0;
    %assign/vec4 v0x5b7c6f4d4370_0, 0;
    %jmp T_13.31;
T_13.31 ;
    %pop/vec4 1;
T_13.23 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5b7c6f4d11b0;
T_14 ;
Ewait_4 .event/or E_0x5b7c6f4d1540, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x5b7c6f4d2470_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b7c6f4d2550_0, 0, 32;
    %jmp T_14.6;
T_14.0 ;
    %load/vec4 v0x5b7c6f4d3d00_0;
    %store/vec4 v0x5b7c6f4d2550_0, 0, 32;
    %jmp T_14.6;
T_14.1 ;
    %load/vec4 v0x5b7c6f4d3ec0_0;
    %store/vec4 v0x5b7c6f4d2550_0, 0, 32;
    %jmp T_14.6;
T_14.2 ;
    %load/vec4 v0x5b7c6f4d4080_0;
    %store/vec4 v0x5b7c6f4d2550_0, 0, 32;
    %jmp T_14.6;
T_14.3 ;
    %load/vec4 v0x5b7c6f4d3c20_0;
    %store/vec4 v0x5b7c6f4d2550_0, 0, 32;
    %jmp T_14.6;
T_14.4 ;
    %load/vec4 v0x5b7c6f4d4370_0;
    %store/vec4 v0x5b7c6f4d2550_0, 0, 32;
    %jmp T_14.6;
T_14.6 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5b7c6f453f60;
T_15 ;
Ewait_5 .event/or E_0x5b7c6f4bc3b0, E_0x0;
    %wait Ewait_5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b7c6f4c9b10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b7c6f4c98d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b7c6f4c9a50_0, 0, 1;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x5b7c6f4c9e80_0, 0, 33;
    %load/vec4 v0x5b7c6f4c9990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b7c6f4c9b10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b7c6f4c98d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b7c6f4c9a50_0, 0, 1;
    %jmp T_15.17;
T_15.0 ;
    %load/vec4 v0x5b7c6f4ca020_0;
    %load/vec4 v0x5b7c6f4ca100_0;
    %and;
    %store/vec4 v0x5b7c6f4c9b10_0, 0, 32;
    %load/vec4 v0x5b7c6f4c9c40_0;
    %store/vec4 v0x5b7c6f4c98d0_0, 0, 1;
    %jmp T_15.17;
T_15.1 ;
    %load/vec4 v0x5b7c6f4ca020_0;
    %load/vec4 v0x5b7c6f4ca100_0;
    %xor;
    %store/vec4 v0x5b7c6f4c9b10_0, 0, 32;
    %load/vec4 v0x5b7c6f4c9c40_0;
    %store/vec4 v0x5b7c6f4c98d0_0, 0, 1;
    %jmp T_15.17;
T_15.2 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5b7c6f4ca020_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5b7c6f4ca100_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v0x5b7c6f4c9e80_0, 0, 33;
    %load/vec4 v0x5b7c6f4c9e80_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5b7c6f4c9b10_0, 0, 32;
    %load/vec4 v0x5b7c6f4c9e80_0;
    %parti/s 1, 32, 7;
    %inv;
    %store/vec4 v0x5b7c6f4c98d0_0, 0, 1;
    %load/vec4 v0x5b7c6f4ca020_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5b7c6f4ca100_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5b7c6f4ca020_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5b7c6f4c9b10_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x5b7c6f4c9a50_0, 0, 1;
    %jmp T_15.17;
T_15.3 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5b7c6f4ca100_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5b7c6f4ca020_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v0x5b7c6f4c9e80_0, 0, 33;
    %load/vec4 v0x5b7c6f4c9e80_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5b7c6f4c9b10_0, 0, 32;
    %load/vec4 v0x5b7c6f4c9e80_0;
    %parti/s 1, 32, 7;
    %inv;
    %store/vec4 v0x5b7c6f4c98d0_0, 0, 1;
    %load/vec4 v0x5b7c6f4ca100_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5b7c6f4ca020_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5b7c6f4ca100_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5b7c6f4c9b10_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x5b7c6f4c9a50_0, 0, 1;
    %jmp T_15.17;
T_15.4 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5b7c6f4ca020_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5b7c6f4ca100_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5b7c6f4c9e80_0, 0, 33;
    %load/vec4 v0x5b7c6f4c9e80_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5b7c6f4c9b10_0, 0, 32;
    %load/vec4 v0x5b7c6f4c9e80_0;
    %parti/s 1, 32, 7;
    %store/vec4 v0x5b7c6f4c98d0_0, 0, 1;
    %load/vec4 v0x5b7c6f4ca020_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5b7c6f4ca100_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5b7c6f4ca020_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5b7c6f4c9b10_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x5b7c6f4c9a50_0, 0, 1;
    %jmp T_15.17;
T_15.5 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5b7c6f4ca020_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5b7c6f4ca100_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5b7c6f4c9c40_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5b7c6f4c9e80_0, 0, 33;
    %load/vec4 v0x5b7c6f4c9e80_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5b7c6f4c9b10_0, 0, 32;
    %load/vec4 v0x5b7c6f4c9e80_0;
    %parti/s 1, 32, 7;
    %store/vec4 v0x5b7c6f4c98d0_0, 0, 1;
    %load/vec4 v0x5b7c6f4ca020_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5b7c6f4ca100_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5b7c6f4ca020_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5b7c6f4c9b10_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x5b7c6f4c9a50_0, 0, 1;
    %jmp T_15.17;
T_15.6 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5b7c6f4ca020_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5b7c6f4ca100_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5b7c6f4c9c40_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v0x5b7c6f4c9e80_0, 0, 33;
    %load/vec4 v0x5b7c6f4c9e80_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5b7c6f4c9b10_0, 0, 32;
    %load/vec4 v0x5b7c6f4c9e80_0;
    %parti/s 1, 32, 7;
    %inv;
    %store/vec4 v0x5b7c6f4c98d0_0, 0, 1;
    %load/vec4 v0x5b7c6f4ca020_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5b7c6f4ca100_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5b7c6f4ca020_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5b7c6f4c9b10_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x5b7c6f4c9a50_0, 0, 1;
    %jmp T_15.17;
T_15.7 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5b7c6f4ca100_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5b7c6f4ca020_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5b7c6f4c9c40_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v0x5b7c6f4c9e80_0, 0, 33;
    %load/vec4 v0x5b7c6f4c9e80_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5b7c6f4c9b10_0, 0, 32;
    %load/vec4 v0x5b7c6f4c9e80_0;
    %parti/s 1, 32, 7;
    %inv;
    %store/vec4 v0x5b7c6f4c98d0_0, 0, 1;
    %load/vec4 v0x5b7c6f4ca100_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5b7c6f4ca020_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5b7c6f4ca100_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5b7c6f4c9b10_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x5b7c6f4c9a50_0, 0, 1;
    %jmp T_15.17;
T_15.8 ;
    %load/vec4 v0x5b7c6f4ca020_0;
    %load/vec4 v0x5b7c6f4ca100_0;
    %and;
    %store/vec4 v0x5b7c6f4c9b10_0, 0, 32;
    %load/vec4 v0x5b7c6f4c9c40_0;
    %store/vec4 v0x5b7c6f4c98d0_0, 0, 1;
    %jmp T_15.17;
T_15.9 ;
    %load/vec4 v0x5b7c6f4ca020_0;
    %load/vec4 v0x5b7c6f4ca100_0;
    %xor;
    %store/vec4 v0x5b7c6f4c9b10_0, 0, 32;
    %load/vec4 v0x5b7c6f4c9c40_0;
    %store/vec4 v0x5b7c6f4c98d0_0, 0, 1;
    %jmp T_15.17;
T_15.10 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5b7c6f4ca020_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5b7c6f4ca100_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v0x5b7c6f4c9e80_0, 0, 33;
    %load/vec4 v0x5b7c6f4c9e80_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5b7c6f4c9b10_0, 0, 32;
    %load/vec4 v0x5b7c6f4c9e80_0;
    %parti/s 1, 32, 7;
    %inv;
    %store/vec4 v0x5b7c6f4c98d0_0, 0, 1;
    %load/vec4 v0x5b7c6f4ca020_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5b7c6f4ca100_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5b7c6f4ca020_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5b7c6f4c9b10_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x5b7c6f4c9a50_0, 0, 1;
    %jmp T_15.17;
T_15.11 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5b7c6f4ca020_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5b7c6f4ca100_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5b7c6f4c9e80_0, 0, 33;
    %load/vec4 v0x5b7c6f4c9e80_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5b7c6f4c9b10_0, 0, 32;
    %load/vec4 v0x5b7c6f4c9e80_0;
    %parti/s 1, 32, 7;
    %store/vec4 v0x5b7c6f4c98d0_0, 0, 1;
    %load/vec4 v0x5b7c6f4ca020_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5b7c6f4ca100_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5b7c6f4ca020_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5b7c6f4c9b10_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x5b7c6f4c9a50_0, 0, 1;
    %jmp T_15.17;
T_15.12 ;
    %load/vec4 v0x5b7c6f4ca020_0;
    %load/vec4 v0x5b7c6f4ca100_0;
    %or;
    %store/vec4 v0x5b7c6f4c9b10_0, 0, 32;
    %load/vec4 v0x5b7c6f4c9c40_0;
    %store/vec4 v0x5b7c6f4c98d0_0, 0, 1;
    %jmp T_15.17;
T_15.13 ;
    %load/vec4 v0x5b7c6f4ca100_0;
    %store/vec4 v0x5b7c6f4c9b10_0, 0, 32;
    %load/vec4 v0x5b7c6f4c9c40_0;
    %store/vec4 v0x5b7c6f4c98d0_0, 0, 1;
    %jmp T_15.17;
T_15.14 ;
    %load/vec4 v0x5b7c6f4ca020_0;
    %load/vec4 v0x5b7c6f4ca100_0;
    %inv;
    %and;
    %store/vec4 v0x5b7c6f4c9b10_0, 0, 32;
    %load/vec4 v0x5b7c6f4c9c40_0;
    %store/vec4 v0x5b7c6f4c98d0_0, 0, 1;
    %jmp T_15.17;
T_15.15 ;
    %load/vec4 v0x5b7c6f4ca100_0;
    %inv;
    %store/vec4 v0x5b7c6f4c9b10_0, 0, 32;
    %load/vec4 v0x5b7c6f4c9c40_0;
    %store/vec4 v0x5b7c6f4c98d0_0, 0, 1;
    %jmp T_15.17;
T_15.17 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5b7c6f4cf510;
T_16 ;
Ewait_6 .event/or E_0x5b7c6f4cf8b0, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x5b7c6f4d08b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x5b7c6f4d0a30_0;
    %pad/s 64;
    %load/vec4 v0x5b7c6f4d0b10_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x5b7c6f4d06c0_0, 0, 64;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5b7c6f4d0a30_0;
    %pad/u 64;
    %load/vec4 v0x5b7c6f4d0b10_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x5b7c6f4d06c0_0, 0, 64;
T_16.1 ;
    %load/vec4 v0x5b7c6f4d0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x5b7c6f4d06c0_0;
    %load/vec4 v0x5b7c6f4d0140_0;
    %load/vec4 v0x5b7c6f4d0220_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5b7c6f4d03a0_0, 0, 64;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x5b7c6f4d06c0_0;
    %store/vec4 v0x5b7c6f4d03a0_0, 0, 64;
T_16.3 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5b7c6f4d4890;
T_17 ;
Ewait_7 .event/or E_0x5b7c6f4d4b00, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x5b7c6f4d4d40_0;
    %store/vec4 v0x5b7c6f4d4e10_0, 0, 32;
    %load/vec4 v0x5b7c6f4d4ba0_0;
    %store/vec4 v0x5b7c6f4d4c80_0, 0, 1;
    %load/vec4 v0x5b7c6f4d4ef0_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x5b7c6f4d5000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %jmp T_17.6;
T_17.2 ;
    %load/vec4 v0x5b7c6f4d4ef0_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_17.7, 5;
    %load/vec4 v0x5b7c6f4d4d40_0;
    %ix/getv 4, v0x5b7c6f4d4ef0_0;
    %shiftl 4;
    %store/vec4 v0x5b7c6f4d4e10_0, 0, 32;
    %load/vec4 v0x5b7c6f4d4ef0_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_17.9, 8;
    %load/vec4 v0x5b7c6f4d4d40_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x5b7c6f4d4ef0_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %jmp/1 T_17.10, 8;
T_17.9 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_17.10, 8;
 ; End of false expr.
    %blend;
T_17.10;
    %store/vec4 v0x5b7c6f4d4c80_0, 0, 1;
    %jmp T_17.8;
T_17.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b7c6f4d4e10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b7c6f4d4c80_0, 0, 1;
T_17.8 ;
    %jmp T_17.6;
T_17.3 ;
    %load/vec4 v0x5b7c6f4d4ef0_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %jmp/0xz  T_17.11, 5;
    %load/vec4 v0x5b7c6f4d4d40_0;
    %ix/getv 4, v0x5b7c6f4d4ef0_0;
    %shiftr 4;
    %store/vec4 v0x5b7c6f4d4e10_0, 0, 32;
    %load/vec4 v0x5b7c6f4d4d40_0;
    %load/vec4 v0x5b7c6f4d4ef0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %store/vec4 v0x5b7c6f4d4c80_0, 0, 1;
    %jmp T_17.12;
T_17.11 ;
    %load/vec4 v0x5b7c6f4d4ef0_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_17.13, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b7c6f4d4e10_0, 0, 32;
    %load/vec4 v0x5b7c6f4d4d40_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x5b7c6f4d4c80_0, 0, 1;
    %jmp T_17.14;
T_17.13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b7c6f4d4e10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b7c6f4d4c80_0, 0, 1;
T_17.14 ;
T_17.12 ;
    %jmp T_17.6;
T_17.4 ;
    %load/vec4 v0x5b7c6f4d4ef0_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %jmp/0xz  T_17.15, 5;
    %load/vec4 v0x5b7c6f4d4d40_0;
    %ix/getv 4, v0x5b7c6f4d4ef0_0;
    %shiftr/s 4;
    %store/vec4 v0x5b7c6f4d4e10_0, 0, 32;
    %load/vec4 v0x5b7c6f4d4d40_0;
    %load/vec4 v0x5b7c6f4d4ef0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %store/vec4 v0x5b7c6f4d4c80_0, 0, 1;
    %jmp T_17.16;
T_17.15 ;
    %load/vec4 v0x5b7c6f4d4d40_0;
    %parti/s 1, 31, 6;
    %replicate 32;
    %store/vec4 v0x5b7c6f4d4e10_0, 0, 32;
    %load/vec4 v0x5b7c6f4d4d40_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x5b7c6f4d4c80_0, 0, 1;
T_17.16 ;
    %jmp T_17.6;
T_17.5 ;
    %load/vec4 v0x5b7c6f4d4ef0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.17, 4;
    %load/vec4 v0x5b7c6f4d4ba0_0;
    %load/vec4 v0x5b7c6f4d4d40_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5b7c6f4d4e10_0, 0, 32;
    %load/vec4 v0x5b7c6f4d4d40_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5b7c6f4d4c80_0, 0, 1;
    %jmp T_17.18;
T_17.17 ;
    %load/vec4 v0x5b7c6f4d4d40_0;
    %ix/getv 4, v0x5b7c6f4d4ef0_0;
    %shiftr 4;
    %load/vec4 v0x5b7c6f4d4d40_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x5b7c6f4d4ef0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x5b7c6f4d4e10_0, 0, 32;
    %load/vec4 v0x5b7c6f4d4d40_0;
    %load/vec4 v0x5b7c6f4d4ef0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %store/vec4 v0x5b7c6f4d4c80_0, 0, 1;
T_17.18 ;
    %jmp T_17.6;
T_17.6 ;
    %pop/vec4 1;
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5b7c6f45c930;
T_18 ;
    %wait E_0x5b7c6f4caa90;
    %load/vec4 v0x5b7c6f4dc860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5b7c6f4d7f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b7c6f4dc900_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5b7c6f4da230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b7c6f4dc900_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x5b7c6f4db420_0;
    %assign/vec4 v0x5b7c6f4d7f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b7c6f4dc900_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5b7c6f45c930;
T_19 ;
Ewait_8 .event/or E_0x5b7c6f4bbcc0, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0x5b7c6f4d7f10_0;
    %store/vec4 v0x5b7c6f4db420_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b7c6f4dcbe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b7c6f4da140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b7c6f4d9bf0_0, 0, 1;
    %load/vec4 v0x5b7c6f4d7f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %jmp T_19.5;
T_19.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b7c6f4d9bf0_0, 0, 1;
    %load/vec4 v0x5b7c6f4d9c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5b7c6f4db420_0, 0, 3;
T_19.6 ;
    %jmp T_19.5;
T_19.1 ;
    %load/vec4 v0x5b7c6f4d9b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.8, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5b7c6f4db420_0, 0, 3;
T_19.8 ;
    %jmp T_19.5;
T_19.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5b7c6f4db420_0, 0, 3;
    %jmp T_19.5;
T_19.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5b7c6f4db420_0, 0, 3;
    %jmp T_19.5;
T_19.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b7c6f4db420_0, 0, 3;
    %jmp T_19.5;
T_19.5 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x5b7c6f45c930;
T_20 ;
Ewait_9 .event/or E_0x5b7c6f4bb6b0, E_0x0;
    %wait Ewait_9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b7c6f4d7b60_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b7c6f4d7c30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b7c6f4dc9a0_0, 0, 1;
    %load/vec4 v0x5b7c6f4d7f10_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5b7c6f4d8f50_0;
    %and;
    %load/vec4 v0x5b7c6f4d7da0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b7c6f4d7b60_0, 0, 1;
    %load/vec4 v0x5b7c6f4d9500_0;
    %load/vec4 v0x5b7c6f4d8730_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v0x5b7c6f4d8730_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %store/vec4 v0x5b7c6f4d7c30_0, 0, 32;
    %load/vec4 v0x5b7c6f4d8690_0;
    %store/vec4 v0x5b7c6f4dc9a0_0, 0, 1;
T_20.0 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x5b7c6f45c930;
T_21 ;
Ewait_10 .event/or E_0x5b7c6f4bad30, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0x5b7c6f4dbbe0_0;
    %store/vec4 v0x5b7c6f4d7750_0, 0, 32;
    %load/vec4 v0x5b7c6f4d8ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x5b7c6f4d8db0_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0x5b7c6f4dc7c0_0, 0, 4;
    %load/vec4 v0x5b7c6f4d8db0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5b7c6f4da2d0_0, 0, 8;
    %load/vec4 v0x5b7c6f4dc7c0_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_21.2, 4;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5b7c6f4da2d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5b7c6f4d7820_0, 0, 32;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x5b7c6f4dc7c0_0;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5b7c6f4dc720_0, 0, 5;
    %load/vec4 v0x5b7c6f4da2d0_0;
    %pad/u 32;
    %ix/getv 4, v0x5b7c6f4dc720_0;
    %shiftr 4;
    %load/vec4 v0x5b7c6f4da2d0_0;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x5b7c6f4dc720_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x5b7c6f4d7820_0, 0, 32;
T_21.3 ;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5b7c6f4dca40_0;
    %store/vec4 v0x5b7c6f4d7820_0, 0, 32;
T_21.1 ;
    %load/vec4 v0x5b7c6f4d8ce0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5b7c6f4d9970_0;
    %cmpi/e 0, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_21.4, 8;
    %load/vec4 v0x5b7c6f4db590_0;
    %parti/s 1, 29, 6;
    %jmp/1 T_21.5, 8;
T_21.4 ; End of true expr.
    %load/vec4 v0x5b7c6f4dcb10_0;
    %jmp/0 T_21.5, 8;
 ; End of false expr.
    %blend;
T_21.5;
    %store/vec4 v0x5b7c6f4d74e0_0, 0, 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x5b7c6f45c930;
T_22 ;
Ewait_11 .event/or E_0x5b7c6f4bacb0, E_0x0;
    %wait Ewait_11;
    %load/vec4 v0x5b7c6f4dce60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x5b7c6f4da4d0_0;
    %store/vec4 v0x5b7c6f4db9a0_0, 0, 32;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5b7c6f4d8e80_0;
    %pushi/vec4 6, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5b7c6f4d91c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x5b7c6f4da410_0;
    %store/vec4 v0x5b7c6f4db9a0_0, 0, 32;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x5b7c6f4d8e80_0;
    %cmpi/e 1, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5b7c6f4d8e80_0;
    %cmpi/e 2, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_22.4, 4;
    %load/vec4 v0x5b7c6f4db0e0_0;
    %store/vec4 v0x5b7c6f4db9a0_0, 0, 32;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0x5b7c6f4d79c0_0;
    %store/vec4 v0x5b7c6f4db9a0_0, 0, 32;
T_22.5 ;
T_22.3 ;
T_22.1 ;
    %load/vec4 v0x5b7c6f4dce60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b7c6f4dba70_0, 0, 1;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x5b7c6f4d7f10_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5b7c6f4d8e80_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5b7c6f4d8e80_0;
    %pushi/vec4 6, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5b7c6f4d91c0_0;
    %and;
    %or;
    %load/vec4 v0x5b7c6f4d8e80_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5b7c6f4d8e80_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x5b7c6f4d9b50_0;
    %and;
    %load/vec4 v0x5b7c6f4d7da0_0;
    %and;
    %load/vec4 v0x5b7c6f4d95d0_0;
    %pushi/vec4 15, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x5b7c6f4dba70_0, 0, 1;
T_22.7 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x5b7c6f45c930;
T_23 ;
Ewait_12 .event/or E_0x5b7c6f4bacf0, E_0x0;
    %wait Ewait_12;
    %load/vec4 v0x5b7c6f4d7b60_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.0, 8;
    %load/vec4 v0x5b7c6f4d7c30_0;
    %jmp/1 T_23.1, 8;
T_23.0 ; End of true expr.
    %load/vec4 v0x5b7c6f4d9fb0_0;
    %jmp/0 T_23.1, 8;
 ; End of false expr.
    %blend;
T_23.1;
    %store/vec4 v0x5b7c6f4db730_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b7c6f4db8d0_0, 0, 1;
    %load/vec4 v0x5b7c6f4db590_0;
    %store/vec4 v0x5b7c6f4db4c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b7c6f4db660_0, 0, 1;
    %load/vec4 v0x5b7c6f4d9880_0;
    %load/vec4 v0x5b7c6f4d7f10_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5b7c6f4d9b50_0;
    %and;
    %load/vec4 v0x5b7c6f4d7da0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x5b7c6f4d7680_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5b7c6f4db4c0_0, 4, 1;
    %load/vec4 v0x5b7c6f4d7a90_0;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5b7c6f4db4c0_0, 4, 1;
    %load/vec4 v0x5b7c6f4d75b0_0;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5b7c6f4db4c0_0, 4, 1;
    %load/vec4 v0x5b7c6f4d78f0_0;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5b7c6f4db4c0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b7c6f4db660_0, 0, 1;
T_23.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b7c6f4dbcd0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b7c6f4dbe40_0, 0, 1;
    %load/vec4 v0x5b7c6f4d7e40_0;
    %store/vec4 v0x5b7c6f4dccd0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b7c6f4dac90_0, 0, 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x5b7c6f478280;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b7c6f4ddf50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b7c6f4de040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b7c6f4de420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b7c6f4de280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b7c6f4de350_0, 0, 1;
    %end;
    .thread T_24, $init;
    .scope S_0x5b7c6f478280;
T_25 ;
    %delay 5, 0;
    %load/vec4 v0x5b7c6f4ddf50_0;
    %inv;
    %store/vec4 v0x5b7c6f4ddf50_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5b7c6f478280;
T_26 ;
    %wait E_0x5b7c6f4d15e0;
    %load/vec4 v0x5b7c6f4de960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x5b7c6f4de5c0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x5b7c6f4de8c0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5b7c6f4de4f0_0;
    %parti/s 11, 2, 3;
    %pad/u 13;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5b7c6f4dea30, 4, 5;
T_26.2 ;
    %load/vec4 v0x5b7c6f4de5c0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x5b7c6f4de8c0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5b7c6f4de4f0_0;
    %parti/s 11, 2, 3;
    %pad/u 13;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5b7c6f4dea30, 4, 5;
T_26.4 ;
    %load/vec4 v0x5b7c6f4de5c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.6, 8;
    %load/vec4 v0x5b7c6f4de8c0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5b7c6f4de4f0_0;
    %parti/s 11, 2, 3;
    %pad/u 13;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5b7c6f4dea30, 4, 5;
T_26.6 ;
    %load/vec4 v0x5b7c6f4de5c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.8, 8;
    %load/vec4 v0x5b7c6f4de8c0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5b7c6f4de4f0_0;
    %parti/s 11, 2, 3;
    %pad/u 13;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5b7c6f4dea30, 4, 5;
T_26.8 ;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5b7c6f478280;
T_27 ;
    %fork t_7, S_0x5b7c6f477e50;
    %jmp t_6;
    .scope S_0x5b7c6f477e50;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b7c6f47b530_0, 0, 32;
T_27.0 ;
    %load/vec4 v0x5b7c6f47b530_0;
    %cmpi/s 2048, 0, 32;
    %jmp/0xz T_27.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5b7c6f47b530_0;
    %store/vec4a v0x5b7c6f4dea30, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5b7c6f47b530_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5b7c6f47b530_0, 0, 32;
    %jmp T_27.0;
T_27.1 ;
    %end;
    .scope S_0x5b7c6f478280;
t_6 %join;
    %pushi/vec4 305419896, 0, 32;
    %ix/load 4, 1024, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7c6f4dea30, 4, 0;
    %pushi/vec4 2882400000, 0, 32;
    %ix/load 4, 1025, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7c6f4dea30, 4, 0;
    %pushi/vec4 2271560481, 0, 32;
    %ix/load 4, 1026, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7c6f4dea30, 4, 0;
    %pushi/vec4 286331153, 0, 32;
    %ix/load 4, 1027, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7c6f4dea30, 4, 0;
    %pushi/vec4 3818917893, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7c6f4dea30, 4, 0;
    %pushi/vec4 3818921987, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7c6f4dea30, 4, 0;
    %pushi/vec4 3766562818, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7c6f4dea30, 4, 0;
    %pushi/vec4 3785375873, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7c6f4dea30, 4, 0;
    %pushi/vec4 3785380002, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7c6f4dea30, 4, 0;
    %pushi/vec4 3785387969, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7c6f4dea30, 4, 0;
    %pushi/vec4 3785388129, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7c6f4dea30, 4, 0;
    %pushi/vec4 3767042306, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7c6f4dea30, 4, 0;
    %pushi/vec4 3762917666, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7c6f4dea30, 4, 0;
    %pushi/vec4 3852443680, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7c6f4dea30, 4, 0;
    %pushi/vec4 3852447780, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7c6f4dea30, 4, 0;
    %pushi/vec4 3851030532, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7c6f4dea30, 4, 0;
    %pushi/vec4 3853238280, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7c6f4dea30, 4, 0;
    %pushi/vec4 3758228369, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7c6f4dea30, 4, 0;
    %pushi/vec4 3758949009, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7c6f4dea30, 4, 0;
    %pushi/vec4 3813867528, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7c6f4dea30, 4, 0;
    %pushi/vec4 60874753, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7c6f4dea30, 4, 0;
    %pushi/vec4 329310210, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7c6f4dea30, 4, 0;
    %pushi/vec4 3813801989, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7c6f4dea30, 4, 0;
    %pushi/vec4 3282104323, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7c6f4dea30, 4, 0;
    %pushi/vec4 3550539780, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7c6f4dea30, 4, 0;
    %pushi/vec4 3792347391, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7c6f4dea30, 4, 0;
    %pushi/vec4 3817582593, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7c6f4dea30, 4, 0;
    %pushi/vec4 3794583554, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7c6f4dea30, 4, 0;
    %pushi/vec4 3821916164, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7c6f4dea30, 4, 0;
    %pushi/vec4 3942645763, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7c6f4dea30, 4, 0;
    %pushi/vec4 3818917988, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7c6f4dea30, 4, 0;
    %pushi/vec4 3785420814, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7c6f4dea30, 4, 0;
    %pushi/vec4 3942645758, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7c6f4dea30, 4, 0;
    %pushi/vec4 3818922034, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7c6f4dea30, 4, 0;
    %pushi/vec4 3766550530, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7c6f4dea30, 4, 0;
    %pushi/vec4 3785420814, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7c6f4dea30, 4, 0;
    %pushi/vec4 4096, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7c6f4dea30, 4, 0;
    %pushi/vec4 4100, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b7c6f4dea30, 4, 0;
    %vpi_call/w 4 118 "$display", "=== Complex ARM Instruction Test Program ===" {0 0 0};
    %vpi_call/w 4 119 "$display", "Program includes:" {0 0 0};
    %vpi_call/w 4 120 "$display", "- Basic arithmetic and logic operations" {0 0 0};
    %vpi_call/w 4 121 "$display", "- Shift operations (LSL, LSR, ASR, ROR)" {0 0 0};
    %vpi_call/w 4 122 "$display", "- Shifted register operands" {0 0 0};
    %vpi_call/w 4 123 "$display", "- Load/Store operations" {0 0 0};
    %vpi_call/w 4 124 "$display", "- Multiply instructions" {0 0 0};
    %vpi_call/w 4 125 "$display", "- Conditional execution" {0 0 0};
    %vpi_call/w 4 126 "$display", "- Branch and Link operations" {0 0 0};
    %vpi_call/w 4 127 "$display", "- Data at 0x1000: %h", &A<v0x5b7c6f4dea30, 1024> {0 0 0};
    %end;
    .thread T_27;
    .scope S_0x5b7c6f478280;
T_28 ;
    %vpi_call/w 4 135 "$dumpfile", "complex_arm_tb.vcd" {0 0 0};
    %vpi_call/w 4 136 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5b7c6f478280 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b7c6f4dead0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_28.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.1, 5;
    %jmp/1 T_28.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5b7c6f4d15e0;
    %jmp T_28.0;
T_28.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b7c6f4dead0_0, 0, 1;
    %vpi_call/w 4 142 "$display", "\012=== Complex ARM7TDMI Test Started ===" {0 0 0};
    %vpi_call/w 4 143 "$display", "Reset released at time %0t", $time {0 0 0};
    %pushi/vec4 500, 0, 32;
T_28.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.3, 5;
    %jmp/1 T_28.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5b7c6f4d15e0;
    %jmp T_28.2;
T_28.3 ;
    %pop/vec4 1;
    %vpi_call/w 4 148 "$display", "\012=== Test completed at time %0t ===", $time {0 0 0};
    %vpi_call/w 4 149 "$display", "Memory dump:" {0 0 0};
    %vpi_call/w 4 150 "$display", "Data[1024] = 0x%08h", &A<v0x5b7c6f4dea30, 1024> {0 0 0};
    %vpi_call/w 4 151 "$display", "Data[1025] = 0x%08h", &A<v0x5b7c6f4dea30, 1025> {0 0 0};
    %vpi_call/w 4 152 "$display", "Data[1026] = 0x%08h", &A<v0x5b7c6f4dea30, 1026> {0 0 0};
    %vpi_call/w 4 153 "$display", "Data[1027] = 0x%08h", &A<v0x5b7c6f4dea30, 1027> {0 0 0};
    %vpi_call/w 4 155 "$finish" {0 0 0};
    %end;
    .thread T_28;
    .scope S_0x5b7c6f478280;
T_29 ;
    %wait E_0x5b7c6f4d15e0;
    %load/vec4 v0x5b7c6f4dead0_0;
    %load/vec4 v0x5b7c6f4deb70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x5b7c6f4d8e80_0;
    %store/vec4 v0x5b7c6f4dd700_0, 0, 4;
    %callf/str TD_complex_arm_tb.get_instr_type_name, S_0x5b7c6f4dd440;
    %vpi_call/w 4 161 "$display", "T:%0t PC:0x%08h I:0x%08h S:%d Type:%s", $time, v0x5b7c6f4de1b0_0, v0x5b7c6f4de0e0_0, v0x5b7c6f4d7f10_0, S<0,str> {0 0 1};
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x5b7c6f478280;
T_30 ;
    %wait E_0x5b7c6f4d15e0;
    %load/vec4 v0x5b7c6f4dead0_0;
    %load/vec4 v0x5b7c6f4dba70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %vpi_call/w 4 170 "$display", "*** REG WRITE: R%0d <= 0x%08h", v0x5b7c6f4d95d0_0, v0x5b7c6f4db9a0_0 {0 0 0};
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x5b7c6f478280;
T_31 ;
    %wait E_0x5b7c6f4d15e0;
    %load/vec4 v0x5b7c6f4dead0_0;
    %load/vec4 v0x5b7c6f4de960_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %vpi_call/w 4 177 "$display", "*** MEM WRITE: [0x%08h] <= 0x%08h", v0x5b7c6f4de4f0_0, v0x5b7c6f4de8c0_0 {0 0 0};
T_31.0 ;
    %load/vec4 v0x5b7c6f4dead0_0;
    %load/vec4 v0x5b7c6f4d80f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %vpi_call/w 4 180 "$display", "*** MEM READ:  [0x%08h] => 0x%08h", v0x5b7c6f4de4f0_0, v0x5b7c6f4de690_0 {0 0 0};
T_31.2 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x5b7c6f478280;
T_32 ;
    %wait E_0x5b7c6f4d15e0;
    %load/vec4 v0x5b7c6f4dead0_0;
    %load/vec4 v0x5b7c6f4d7f10_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5b7c6f4d8e80_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x5b7c6f4d9970_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_32.2, 4;
    %load/vec4 v0x5b7c6f4d9a60_0;
    %store/vec4 v0x5b7c6f4ddaf0_0, 0, 2;
    %callf/str TD_complex_arm_tb.get_shift_name, S_0x5b7c6f4dd7e0;
    %vpi_call/w 4 189 "$display", "    SHIFT: R%0d %s #%0d => 0x%08h", v0x5b7c6f4d96a0_0, S<0,str>, v0x5b7c6f4d9970_0, v0x5b7c6f4dca40_0 {0 0 1};
T_32.2 ;
    %load/vec4 v0x5b7c6f4d85d0_0;
    %store/vec4 v0x5b7c6f4dd360_0, 0, 4;
    %callf/str TD_complex_arm_tb.get_alu_name, S_0x5b7c6f4dd0c0;
    %vpi_call/w 4 193 "$display", "    ALU: 0x%08h %s 0x%08h = 0x%08h (NZCV:%b%b%b%b)", v0x5b7c6f4d7750_0, S<0,str>, v0x5b7c6f4d7820_0, v0x5b7c6f4d79c0_0, v0x5b7c6f4d7680_0, v0x5b7c6f4d7a90_0, v0x5b7c6f4d75b0_0, v0x5b7c6f4d78f0_0 {0 0 1};
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x5b7c6f478280;
T_33 ;
    %wait E_0x5b7c6f4d15e0;
    %load/vec4 v0x5b7c6f4dead0_0;
    %load/vec4 v0x5b7c6f4dadd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %vpi_call/w 4 203 "$display", "    MUL: 0x%08h * 0x%08h = 0x%08h%08h", v0x5b7c6f4dbbe0_0, v0x5b7c6f4dbb40_0, v0x5b7c6f4db010_0, v0x5b7c6f4db0e0_0 {0 0 0};
T_33.0 ;
    %jmp T_33;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "../rtl/arm7tdmi_defines.sv";
    "complex_arm_tb.sv";
    "../rtl/arm7tdmi_top.sv";
    "../rtl/arm7tdmi_alu.sv";
    "../rtl/arm7tdmi_decode.sv";
    "../rtl/arm7tdmi_fetch.sv";
    "../rtl/arm7tdmi_multiply.sv";
    "../rtl/arm7tdmi_regfile.sv";
    "../rtl/arm7tdmi_shifter.sv";
