$date
	Tue Mar 20 17:31:51 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0046 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0046 $end
$var wire 1 " sinal $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x"
0!
$end
#12
1"
1!
#15
0"
#24
0!
#36
1"
1!
#39
0"
#48
0!
#60
1"
1!
#63
0"
#72
0!
#84
1"
1!
#87
0"
#96
0!
#108
1"
1!
#111
0"
#120
0!
#132
1"
1!
#135
0"
#144
0!
#156
1"
1!
#159
0"
#168
0!
#180
1"
1!
#183
0"
#192
0!
#204
1"
1!
#207
0"
#216
0!
#228
1"
1!
#231
0"
#240
0!
#252
1"
1!
#255
0"
#264
0!
#276
1"
1!
#279
0"
#288
0!
#300
1"
1!
#303
0"
#312
0!
#324
1"
1!
#327
0"
#336
0!
#348
1"
1!
#351
0"
#360
0!
#372
1"
1!
#375
0"
#384
0!
#396
1"
1!
#399
0"
#408
0!
#420
1"
1!
#423
0"
#430
