[View]
Entity=testbench_for_top
Architecture=
TopLevelType=2
[file:.\src\spi_interface.vhd]
Enabled=1
[file:.\src\clk_prescaler.vhd]
Enabled=1
[file:.\src\DESIGN_STATUS\2017_01_19_12_37\synthesis_synthesis.dfml]
Enabled=1
[file:.\src\memory.vhd]
Enabled=1
[file:.\src\top.bde]
Enabled=1
[file:.\src\Fub1.vhd]
Enabled=1
[file:.\compile\top.vhd]
Generated=TRUE
Enabled=1
[file:.\src\decoder.vhd]
Enabled=1
[file:.\src\bin2bcd.vhd]
Enabled=1
[file:.\src\hex2led.vhd]
Enabled=1
[file:.\src\DESIGN_STATUS\2017_01_26_12_58\synthesis_synthesis.dfml]
Enabled=1
[file:.\src\TestBench\spi_master_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\spi_master_TB_runtest.do]
Enabled=1
[file:.\src\TestBench\top_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\top_TB_runtest.do]
Enabled=1
[file:.\Waveform Editor 6.awf]
Enabled=1
