INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xadc_wiz_0
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/DigitToSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitToSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/new/chorus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chorus
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/counter3bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/decoder3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/new/distortion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distortion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/new/echo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module echo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/new/lpf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lpf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/mux4_4bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_4bus
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/pwm_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/segClkDevider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segClkDevider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevensegdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XADCdemo
