// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "Conv1DMac_new.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic Conv1DMac_new::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic Conv1DMac_new::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> Conv1DMac_new::ap_ST_fsm_state1 = "1";
const sc_lv<3> Conv1DMac_new::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> Conv1DMac_new::ap_ST_fsm_state7 = "100";
const bool Conv1DMac_new::ap_const_boolean_1 = true;
const sc_lv<32> Conv1DMac_new::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool Conv1DMac_new::ap_const_boolean_0 = false;
const sc_lv<1> Conv1DMac_new::ap_const_lv1_0 = "0";
const sc_lv<1> Conv1DMac_new::ap_const_lv1_1 = "1";
const sc_lv<32> Conv1DMac_new::ap_const_lv32_1 = "1";
const sc_lv<24> Conv1DMac_new::ap_const_lv24_0 = "000000000000000000000000";
const sc_lv<14> Conv1DMac_new::ap_const_lv14_0 = "00000000000000";
const sc_lv<6> Conv1DMac_new::ap_const_lv6_0 = "000000";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_0 = "00000000";
const sc_lv<7> Conv1DMac_new::ap_const_lv7_0 = "0000000";
const sc_lv<24> Conv1DMac_new::ap_const_lv24_800000 = "100000000000000000000000";
const sc_lv<24> Conv1DMac_new::ap_const_lv24_1 = "1";
const sc_lv<14> Conv1DMac_new::ap_const_lv14_1000 = "1000000000000";
const sc_lv<12> Conv1DMac_new::ap_const_lv12_0 = "000000000000";
const sc_lv<5> Conv1DMac_new::ap_const_lv5_0 = "00000";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_80 = "10000000";
const sc_lv<6> Conv1DMac_new::ap_const_lv6_1 = "1";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_7F = "1111111";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_1 = "1";
const sc_lv<14> Conv1DMac_new::ap_const_lv14_1 = "1";
const sc_lv<32> Conv1DMac_new::ap_const_lv32_E = "1110";
const sc_lv<32> Conv1DMac_new::ap_const_lv32_7 = "111";
const sc_lv<32> Conv1DMac_new::ap_const_lv32_6 = "110";
const sc_lv<32> Conv1DMac_new::ap_const_lv32_5 = "101";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_29 = "101001";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_E9 = "11101001";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_23 = "100011";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_A = "1010";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_FB = "11111011";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_1B = "11011";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_D9 = "11011001";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_24 = "100100";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_FF = "11111111";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_EB = "11101011";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_FC = "11111100";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_FE = "11111110";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_EE = "11101110";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_14 = "10100";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_F3 = "11110011";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_D0 = "11010000";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_5 = "101";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_19 = "11001";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_F8 = "11111000";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_12 = "10010";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_34 = "110100";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_7 = "111";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_38 = "111000";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_21 = "100001";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_25 = "100101";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_F7 = "11110111";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_22 = "100010";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_26 = "100110";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_F1 = "11110001";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_1E = "11110";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_8 = "1000";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_F5 = "11110101";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_3 = "11";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_F4 = "11110100";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_E4 = "11100100";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_17 = "10111";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_11 = "10001";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_FD = "11111101";
const sc_lv<8> Conv1DMac_new::ap_const_lv8_1A = "11010";
const sc_lv<32> Conv1DMac_new::ap_const_lv32_2 = "10";

Conv1DMac_new::Conv1DMac_new(sc_module_name name) : sc_module(name), mVcdFile(0) {
    weights8_m_weights_V_U = new Conv1DMac_new_weiFfa("weights8_m_weights_V_U");
    weights8_m_weights_V_U->clk(ap_clk);
    weights8_m_weights_V_U->reset(ap_rst);
    weights8_m_weights_V_U->address0(weights8_m_weights_V_address0);
    weights8_m_weights_V_U->ce0(weights8_m_weights_V_ce0);
    weights8_m_weights_V_U->q0(weights8_m_weights_V_q0);
    weights8_m_weights_V_1_U = new Conv1DMac_new_weiGfk("weights8_m_weights_V_1_U");
    weights8_m_weights_V_1_U->clk(ap_clk);
    weights8_m_weights_V_1_U->reset(ap_rst);
    weights8_m_weights_V_1_U->address0(weights8_m_weights_V_1_address0);
    weights8_m_weights_V_1_U->ce0(weights8_m_weights_V_1_ce0);
    weights8_m_weights_V_1_U->q0(weights8_m_weights_V_1_q0);
    weights8_m_weights_V_2_U = new Conv1DMac_new_weiHfu("weights8_m_weights_V_2_U");
    weights8_m_weights_V_2_U->clk(ap_clk);
    weights8_m_weights_V_2_U->reset(ap_rst);
    weights8_m_weights_V_2_U->address0(weights8_m_weights_V_2_address0);
    weights8_m_weights_V_2_U->ce0(weights8_m_weights_V_2_ce0);
    weights8_m_weights_V_2_U->q0(weights8_m_weights_V_2_q0);
    weights8_m_weights_V_3_U = new Conv1DMac_new_weiIfE("weights8_m_weights_V_3_U");
    weights8_m_weights_V_3_U->clk(ap_clk);
    weights8_m_weights_V_3_U->reset(ap_rst);
    weights8_m_weights_V_3_U->address0(weights8_m_weights_V_3_address0);
    weights8_m_weights_V_3_U->ce0(weights8_m_weights_V_3_ce0);
    weights8_m_weights_V_3_U->q0(weights8_m_weights_V_3_q0);
    computeS2_mux_325yd2_x_x_U69 = new computeS2_mux_325yd2_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,5,8>("computeS2_mux_325yd2_x_x_U69");
    computeS2_mux_325yd2_x_x_U69->din0(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_U69->din1(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U69->din2(ap_var_for_const2);
    computeS2_mux_325yd2_x_x_U69->din3(ap_var_for_const3);
    computeS2_mux_325yd2_x_x_U69->din4(ap_var_for_const4);
    computeS2_mux_325yd2_x_x_U69->din5(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U69->din6(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U69->din7(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U69->din8(ap_var_for_const2);
    computeS2_mux_325yd2_x_x_U69->din9(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U69->din10(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U69->din11(ap_var_for_const5);
    computeS2_mux_325yd2_x_x_U69->din12(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U69->din13(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U69->din14(ap_var_for_const6);
    computeS2_mux_325yd2_x_x_U69->din15(ap_var_for_const7);
    computeS2_mux_325yd2_x_x_U69->din16(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U69->din17(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U69->din18(ap_var_for_const8);
    computeS2_mux_325yd2_x_x_U69->din19(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U69->din20(ap_var_for_const9);
    computeS2_mux_325yd2_x_x_U69->din21(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U69->din22(ap_var_for_const10);
    computeS2_mux_325yd2_x_x_U69->din23(ap_var_for_const11);
    computeS2_mux_325yd2_x_x_U69->din24(ap_var_for_const9);
    computeS2_mux_325yd2_x_x_U69->din25(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U69->din26(ap_var_for_const11);
    computeS2_mux_325yd2_x_x_U69->din27(ap_var_for_const12);
    computeS2_mux_325yd2_x_x_U69->din28(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U69->din29(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U69->din30(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U69->din31(ap_var_for_const13);
    computeS2_mux_325yd2_x_x_U69->din32(nm_t_mid2_reg_1256_pp0_iter2_reg);
    computeS2_mux_325yd2_x_x_U69->dout(tmp_130_fu_910_p34);
    computeS2_mux_325yd2_x_x_U70 = new computeS2_mux_325yd2_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,5,8>("computeS2_mux_325yd2_x_x_U70");
    computeS2_mux_325yd2_x_x_U70->din0(ap_var_for_const5);
    computeS2_mux_325yd2_x_x_U70->din1(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U70->din2(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U70->din3(ap_var_for_const14);
    computeS2_mux_325yd2_x_x_U70->din4(ap_var_for_const15);
    computeS2_mux_325yd2_x_x_U70->din5(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U70->din6(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U70->din7(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U70->din8(ap_var_for_const16);
    computeS2_mux_325yd2_x_x_U70->din9(ap_var_for_const17);
    computeS2_mux_325yd2_x_x_U70->din10(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U70->din11(ap_var_for_const18);
    computeS2_mux_325yd2_x_x_U70->din12(ap_var_for_const19);
    computeS2_mux_325yd2_x_x_U70->din13(ap_var_for_const20);
    computeS2_mux_325yd2_x_x_U70->din14(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U70->din15(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U70->din16(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U70->din17(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U70->din18(ap_var_for_const21);
    computeS2_mux_325yd2_x_x_U70->din19(ap_var_for_const22);
    computeS2_mux_325yd2_x_x_U70->din20(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U70->din21(ap_var_for_const23);
    computeS2_mux_325yd2_x_x_U70->din22(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U70->din23(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U70->din24(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U70->din25(ap_var_for_const24);
    computeS2_mux_325yd2_x_x_U70->din26(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U70->din27(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U70->din28(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U70->din29(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U70->din30(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U70->din31(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U70->din32(nm_t_mid2_reg_1256_pp0_iter2_reg);
    computeS2_mux_325yd2_x_x_U70->dout(tmp_131_fu_985_p34);
    computeS2_mux_325yd2_x_x_U71 = new computeS2_mux_325yd2_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,5,8>("computeS2_mux_325yd2_x_x_U71");
    computeS2_mux_325yd2_x_x_U71->din0(ap_var_for_const25);
    computeS2_mux_325yd2_x_x_U71->din1(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U71->din2(ap_var_for_const26);
    computeS2_mux_325yd2_x_x_U71->din3(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U71->din4(ap_var_for_const11);
    computeS2_mux_325yd2_x_x_U71->din5(ap_var_for_const23);
    computeS2_mux_325yd2_x_x_U71->din6(ap_var_for_const5);
    computeS2_mux_325yd2_x_x_U71->din7(ap_var_for_const27);
    computeS2_mux_325yd2_x_x_U71->din8(ap_var_for_const20);
    computeS2_mux_325yd2_x_x_U71->din9(ap_var_for_const28);
    computeS2_mux_325yd2_x_x_U71->din10(ap_var_for_const29);
    computeS2_mux_325yd2_x_x_U71->din11(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U71->din12(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U71->din13(ap_var_for_const9);
    computeS2_mux_325yd2_x_x_U71->din14(ap_var_for_const30);
    computeS2_mux_325yd2_x_x_U71->din15(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U71->din16(ap_var_for_const31);
    computeS2_mux_325yd2_x_x_U71->din17(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U71->din18(ap_var_for_const32);
    computeS2_mux_325yd2_x_x_U71->din19(ap_var_for_const33);
    computeS2_mux_325yd2_x_x_U71->din20(ap_var_for_const18);
    computeS2_mux_325yd2_x_x_U71->din21(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U71->din22(ap_var_for_const19);
    computeS2_mux_325yd2_x_x_U71->din23(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U71->din24(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U71->din25(ap_var_for_const11);
    computeS2_mux_325yd2_x_x_U71->din26(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U71->din27(ap_var_for_const34);
    computeS2_mux_325yd2_x_x_U71->din28(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U71->din29(ap_var_for_const35);
    computeS2_mux_325yd2_x_x_U71->din30(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U71->din31(ap_var_for_const36);
    computeS2_mux_325yd2_x_x_U71->din32(nm_t_mid2_reg_1256_pp0_iter2_reg);
    computeS2_mux_325yd2_x_x_U71->dout(tmp_132_fu_1060_p34);
    computeS2_mux_325yd2_x_x_U72 = new computeS2_mux_325yd2_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,5,8>("computeS2_mux_325yd2_x_x_U72");
    computeS2_mux_325yd2_x_x_U72->din0(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U72->din1(ap_var_for_const37);
    computeS2_mux_325yd2_x_x_U72->din2(ap_var_for_const38);
    computeS2_mux_325yd2_x_x_U72->din3(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U72->din4(ap_var_for_const32);
    computeS2_mux_325yd2_x_x_U72->din5(ap_var_for_const17);
    computeS2_mux_325yd2_x_x_U72->din6(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U72->din7(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U72->din8(ap_var_for_const19);
    computeS2_mux_325yd2_x_x_U72->din9(ap_var_for_const9);
    computeS2_mux_325yd2_x_x_U72->din10(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U72->din11(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U72->din12(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U72->din13(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U72->din14(ap_var_for_const33);
    computeS2_mux_325yd2_x_x_U72->din15(ap_var_for_const9);
    computeS2_mux_325yd2_x_x_U72->din16(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U72->din17(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U72->din18(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U72->din19(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U72->din20(ap_var_for_const39);
    computeS2_mux_325yd2_x_x_U72->din21(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U72->din22(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U72->din23(ap_var_for_const10);
    computeS2_mux_325yd2_x_x_U72->din24(ap_var_for_const30);
    computeS2_mux_325yd2_x_x_U72->din25(ap_var_for_const4);
    computeS2_mux_325yd2_x_x_U72->din26(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U72->din27(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U72->din28(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U72->din29(ap_var_for_const40);
    computeS2_mux_325yd2_x_x_U72->din30(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U72->din31(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_U72->din32(nm_t_mid2_reg_1256_pp0_iter2_reg);
    computeS2_mux_325yd2_x_x_U72->dout(tmp_133_fu_1135_p34);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state7);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_01001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten7_reg_1247_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_88_reg_1274_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten7_reg_1247_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_88_reg_1274_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten7_reg_1247_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_88_reg_1274_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter2);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( exitcond_flatten7_reg_1247_pp0_iter1_reg );

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter3);

    SC_METHOD(thread_ap_block_state6_pp0_stage0_iter4);
    sensitive << ( out_V_V_full_n );
    sensitive << ( tmp_88_reg_1274_pp0_iter3_reg );

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( exitcond_flatten7_fu_359_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( real_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_exitcond_flatten7_fu_359_p2);
    sensitive << ( indvar_flatten7_reg_283 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_exitcond_flatten_fu_371_p2);
    sensitive << ( indvar_flatten_reg_294 );
    sensitive << ( exitcond_flatten7_fu_359_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_V_V_blk_n);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( exitcond_flatten7_reg_1247_pp0_iter1_reg );

    SC_METHOD(thread_in_V_V_read);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten7_reg_1247_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_indvar_flatten_next7_fu_365_p2);
    sensitive << ( indvar_flatten7_reg_283 );

    SC_METHOD(thread_indvar_flatten_next_fu_503_p3);
    sensitive << ( exitcond_flatten_fu_371_p2 );
    sensitive << ( indvar_flatten_op_fu_497_p2 );

    SC_METHOD(thread_indvar_flatten_op_fu_497_p2);
    sensitive << ( indvar_flatten_reg_294 );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_macRegisters_0_V_fu_828_p2);
    sensitive << ( tmp_s_reg_1308 );
    sensitive << ( tmp1_fu_822_p2 );

    SC_METHOD(thread_macRegisters_1_V_fu_847_p2);
    sensitive << ( tmp_127_reg_1323 );
    sensitive << ( tmp2_fu_841_p2 );

    SC_METHOD(thread_macRegisters_2_V_fu_866_p2);
    sensitive << ( tmp_128_reg_1338 );
    sensitive << ( tmp3_fu_860_p2 );

    SC_METHOD(thread_macRegisters_3_V_fu_885_p2);
    sensitive << ( tmp_129_reg_1353 );
    sensitive << ( tmp4_fu_879_p2 );

    SC_METHOD(thread_nm_1_fu_419_p2);
    sensitive << ( nm_mid_fu_377_p3 );

    SC_METHOD(thread_nm_mid2_fu_467_p3);
    sensitive << ( nm_mid_fu_377_p3 );
    sensitive << ( tmp_85_mid_fu_413_p2 );
    sensitive << ( nm_1_fu_419_p2 );

    SC_METHOD(thread_nm_mid_fu_377_p3);
    sensitive << ( nm_reg_305 );
    sensitive << ( exitcond_flatten_fu_371_p2 );

    SC_METHOD(thread_nm_t_mid2_fu_459_p3);
    sensitive << ( tmp_85_mid_fu_413_p2 );
    sensitive << ( tmp_365_fu_439_p1 );
    sensitive << ( nm_t_mid_fu_393_p3 );

    SC_METHOD(thread_nm_t_mid_fu_393_p3);
    sensitive << ( tmp_fu_347_p1 );
    sensitive << ( exitcond_flatten_fu_371_p2 );

    SC_METHOD(thread_not_exitcond_flatten_fu_401_p2);
    sensitive << ( exitcond_flatten_fu_371_p2 );

    SC_METHOD(thread_out_V_V_blk_n);
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_88_reg_1274_pp0_iter3_reg );

    SC_METHOD(thread_out_V_V_din);
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_88_reg_1274_pp0_iter3_reg );
    sensitive << ( p_Val2_9_reg_1368 );
    sensitive << ( p_Val2_20_1_reg_1373 );
    sensitive << ( p_Val2_20_2_reg_1378 );
    sensitive << ( p_Val2_20_3_reg_1383 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_out_V_V_write);
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_88_reg_1274_pp0_iter3_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_p_08_cast_fu_518_p1);
    sensitive << ( in_V_V_dout );

    SC_METHOD(thread_p_Val2_1_fu_596_p0);
    sensitive << ( weights8_m_weights_V_1_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_1_fu_596_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast_fu_518_p1 );

    SC_METHOD(thread_p_Val2_1_fu_596_p2);
    sensitive << ( p_Val2_1_fu_596_p0 );
    sensitive << ( p_Val2_1_fu_596_p1 );

    SC_METHOD(thread_p_Val2_20_1_fu_1054_p2);
    sensitive << ( macRegisters_1_V_fu_847_p2 );
    sensitive << ( tmp_131_fu_985_p34 );

    SC_METHOD(thread_p_Val2_20_2_fu_1129_p2);
    sensitive << ( macRegisters_2_V_fu_866_p2 );
    sensitive << ( tmp_132_fu_1060_p34 );

    SC_METHOD(thread_p_Val2_20_3_fu_1204_p2);
    sensitive << ( macRegisters_3_V_fu_885_p2 );
    sensitive << ( tmp_133_fu_1135_p34 );

    SC_METHOD(thread_p_Val2_2_fu_666_p0);
    sensitive << ( weights8_m_weights_V_2_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_2_fu_666_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast_fu_518_p1 );

    SC_METHOD(thread_p_Val2_2_fu_666_p2);
    sensitive << ( p_Val2_2_fu_666_p0 );
    sensitive << ( p_Val2_2_fu_666_p1 );

    SC_METHOD(thread_p_Val2_3_fu_736_p0);
    sensitive << ( weights8_m_weights_V_3_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_3_fu_736_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast_fu_518_p1 );

    SC_METHOD(thread_p_Val2_3_fu_736_p2);
    sensitive << ( p_Val2_3_fu_736_p0 );
    sensitive << ( p_Val2_3_fu_736_p1 );

    SC_METHOD(thread_p_Val2_9_fu_979_p2);
    sensitive << ( macRegisters_0_V_fu_828_p2 );
    sensitive << ( tmp_130_fu_910_p34 );

    SC_METHOD(thread_p_Val2_s_fu_526_p0);
    sensitive << ( weights8_m_weights_V_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_s_fu_526_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast_fu_518_p1 );

    SC_METHOD(thread_p_Val2_s_fu_526_p2);
    sensitive << ( p_Val2_s_fu_526_p0 );
    sensitive << ( p_Val2_s_fu_526_p1 );

    SC_METHOD(thread_qb_assign_1_1_fu_833_p2);
    sensitive << ( tmp_370_reg_1328 );
    sensitive << ( tmp_203_1_reg_1333 );

    SC_METHOD(thread_qb_assign_1_2_fu_852_p2);
    sensitive << ( tmp_373_reg_1343 );
    sensitive << ( tmp_203_2_reg_1348 );

    SC_METHOD(thread_qb_assign_1_3_fu_871_p2);
    sensitive << ( tmp_376_reg_1358 );
    sensitive << ( tmp_203_3_reg_1363 );

    SC_METHOD(thread_qb_assign_1_fu_814_p2);
    sensitive << ( tmp_367_reg_1313 );
    sensitive << ( tmp_95_reg_1318 );

    SC_METHOD(thread_real_start);
    sensitive << ( ap_start );
    sensitive << ( start_full_n );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_sf_1_fu_491_p2);
    sensitive << ( sf_mid2_fu_431_p3 );

    SC_METHOD(thread_sf_cast1_fu_475_p1);
    sensitive << ( sf_mid2_fu_431_p3 );

    SC_METHOD(thread_sf_mid2_fu_431_p3);
    sensitive << ( sf_reg_316 );
    sensitive << ( tmp_278_fu_425_p2 );

    SC_METHOD(thread_start_out);
    sensitive << ( real_start );

    SC_METHOD(thread_start_write);
    sensitive << ( real_start );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_tmp1_fu_822_p2);
    sensitive << ( macRegisters_0_V_5_fu_202 );
    sensitive << ( tmp_96_fu_818_p1 );

    SC_METHOD(thread_tmp2_fu_841_p2);
    sensitive << ( macRegisters_1_V_5_fu_206 );
    sensitive << ( tmp_204_1_fu_837_p1 );

    SC_METHOD(thread_tmp3_fu_860_p2);
    sensitive << ( macRegisters_2_V_5_fu_210 );
    sensitive << ( tmp_204_2_fu_856_p1 );

    SC_METHOD(thread_tmp4_fu_879_p2);
    sensitive << ( macRegisters_3_V_5_fu_214 );
    sensitive << ( tmp_204_3_fu_875_p1 );

    SC_METHOD(thread_tmp_100_fu_648_p3);
    sensitive << ( tmp_99_fu_638_p4 );
    sensitive << ( tmp_98_fu_632_p2 );

    SC_METHOD(thread_tmp_102_fu_702_p2);
    sensitive << ( tmp_374_fu_698_p1 );
    sensitive << ( tmp_372_fu_672_p3 );

    SC_METHOD(thread_tmp_103_fu_708_p4);
    sensitive << ( p_Val2_2_fu_666_p2 );

    SC_METHOD(thread_tmp_104_fu_718_p3);
    sensitive << ( tmp_103_fu_708_p4 );
    sensitive << ( tmp_102_fu_702_p2 );

    SC_METHOD(thread_tmp_106_fu_772_p2);
    sensitive << ( tmp_377_fu_768_p1 );
    sensitive << ( tmp_375_fu_742_p3 );

    SC_METHOD(thread_tmp_107_fu_778_p4);
    sensitive << ( p_Val2_3_fu_736_p2 );

    SC_METHOD(thread_tmp_108_fu_788_p3);
    sensitive << ( tmp_107_fu_778_p4 );
    sensitive << ( tmp_106_fu_772_p2 );

    SC_METHOD(thread_tmp_203_1_fu_656_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten7_reg_1247_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_100_fu_648_p3 );

    SC_METHOD(thread_tmp_203_2_fu_726_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten7_reg_1247_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_104_fu_718_p3 );

    SC_METHOD(thread_tmp_203_3_fu_796_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten7_reg_1247_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_108_fu_788_p3 );

    SC_METHOD(thread_tmp_204_1_fu_837_p1);
    sensitive << ( qb_assign_1_1_fu_833_p2 );

    SC_METHOD(thread_tmp_204_2_fu_856_p1);
    sensitive << ( qb_assign_1_2_fu_852_p2 );

    SC_METHOD(thread_tmp_204_3_fu_875_p1);
    sensitive << ( qb_assign_1_3_fu_871_p2 );

    SC_METHOD(thread_tmp_278_fu_425_p2);
    sensitive << ( exitcond_flatten_fu_371_p2 );
    sensitive << ( tmp_85_mid_fu_413_p2 );

    SC_METHOD(thread_tmp_292_fu_407_p2);
    sensitive << ( sf_reg_316 );
    sensitive << ( exitcond_flatten7_fu_359_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_tmp_365_fu_439_p1);
    sensitive << ( nm_1_fu_419_p2 );

    SC_METHOD(thread_tmp_366_fu_532_p3);
    sensitive << ( p_Val2_s_fu_526_p2 );

    SC_METHOD(thread_tmp_368_fu_558_p1);
    sensitive << ( p_Val2_s_fu_526_p2 );

    SC_METHOD(thread_tmp_369_fu_602_p3);
    sensitive << ( p_Val2_1_fu_596_p2 );

    SC_METHOD(thread_tmp_371_fu_628_p1);
    sensitive << ( p_Val2_1_fu_596_p2 );

    SC_METHOD(thread_tmp_372_fu_672_p3);
    sensitive << ( p_Val2_2_fu_666_p2 );

    SC_METHOD(thread_tmp_374_fu_698_p1);
    sensitive << ( p_Val2_2_fu_666_p2 );

    SC_METHOD(thread_tmp_375_fu_742_p3);
    sensitive << ( p_Val2_3_fu_736_p2 );

    SC_METHOD(thread_tmp_377_fu_768_p1);
    sensitive << ( p_Val2_3_fu_736_p2 );

    SC_METHOD(thread_tmp_84_fu_351_p3);
    sensitive << ( tmp_fu_347_p1 );

    SC_METHOD(thread_tmp_84_mid1_fu_443_p3);
    sensitive << ( tmp_365_fu_439_p1 );

    SC_METHOD(thread_tmp_84_mid2_fu_451_p3);
    sensitive << ( tmp_85_mid_fu_413_p2 );
    sensitive << ( tmp_84_mid1_fu_443_p3 );
    sensitive << ( tmp_84_mid_fu_385_p3 );

    SC_METHOD(thread_tmp_84_mid_fu_385_p3);
    sensitive << ( exitcond_flatten_fu_371_p2 );
    sensitive << ( tmp_84_fu_351_p3 );

    SC_METHOD(thread_tmp_85_mid_fu_413_p2);
    sensitive << ( tmp_292_fu_407_p2 );
    sensitive << ( not_exitcond_flatten_fu_401_p2 );

    SC_METHOD(thread_tmp_86_fu_479_p2);
    sensitive << ( sf_cast1_fu_475_p1 );
    sensitive << ( tmp_84_mid2_fu_451_p3 );

    SC_METHOD(thread_tmp_87_fu_511_p1);
    sensitive << ( tmp_86_reg_1269 );

    SC_METHOD(thread_tmp_88_fu_485_p2);
    sensitive << ( exitcond_flatten7_fu_359_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( sf_mid2_fu_431_p3 );

    SC_METHOD(thread_tmp_92_fu_562_p2);
    sensitive << ( tmp_368_fu_558_p1 );
    sensitive << ( tmp_366_fu_532_p3 );

    SC_METHOD(thread_tmp_93_fu_568_p4);
    sensitive << ( p_Val2_s_fu_526_p2 );

    SC_METHOD(thread_tmp_94_fu_578_p3);
    sensitive << ( tmp_93_fu_568_p4 );
    sensitive << ( tmp_92_fu_562_p2 );

    SC_METHOD(thread_tmp_95_fu_586_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten7_reg_1247_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_94_fu_578_p3 );

    SC_METHOD(thread_tmp_96_fu_818_p1);
    sensitive << ( qb_assign_1_fu_814_p2 );

    SC_METHOD(thread_tmp_98_fu_632_p2);
    sensitive << ( tmp_371_fu_628_p1 );
    sensitive << ( tmp_369_fu_602_p3 );

    SC_METHOD(thread_tmp_99_fu_638_p4);
    sensitive << ( p_Val2_1_fu_596_p2 );

    SC_METHOD(thread_tmp_fu_347_p1);
    sensitive << ( nm_reg_305 );

    SC_METHOD(thread_weights8_m_weights_V_1_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_87_fu_511_p1 );

    SC_METHOD(thread_weights8_m_weights_V_1_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights8_m_weights_V_2_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_87_fu_511_p1 );

    SC_METHOD(thread_weights8_m_weights_V_2_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights8_m_weights_V_3_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_87_fu_511_p1 );

    SC_METHOD(thread_weights8_m_weights_V_3_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights8_m_weights_V_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_87_fu_511_p1 );

    SC_METHOD(thread_weights8_m_weights_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( exitcond_flatten7_fu_359_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_THREAD(thread_ap_var_for_const1);

    SC_THREAD(thread_ap_var_for_const22);

    SC_THREAD(thread_ap_var_for_const0);

    SC_THREAD(thread_ap_var_for_const2);

    SC_THREAD(thread_ap_var_for_const3);

    SC_THREAD(thread_ap_var_for_const4);

    SC_THREAD(thread_ap_var_for_const5);

    SC_THREAD(thread_ap_var_for_const6);

    SC_THREAD(thread_ap_var_for_const7);

    SC_THREAD(thread_ap_var_for_const8);

    SC_THREAD(thread_ap_var_for_const9);

    SC_THREAD(thread_ap_var_for_const10);

    SC_THREAD(thread_ap_var_for_const11);

    SC_THREAD(thread_ap_var_for_const12);

    SC_THREAD(thread_ap_var_for_const13);

    SC_THREAD(thread_ap_var_for_const14);

    SC_THREAD(thread_ap_var_for_const15);

    SC_THREAD(thread_ap_var_for_const16);

    SC_THREAD(thread_ap_var_for_const17);

    SC_THREAD(thread_ap_var_for_const18);

    SC_THREAD(thread_ap_var_for_const19);

    SC_THREAD(thread_ap_var_for_const20);

    SC_THREAD(thread_ap_var_for_const21);

    SC_THREAD(thread_ap_var_for_const23);

    SC_THREAD(thread_ap_var_for_const24);

    SC_THREAD(thread_ap_var_for_const25);

    SC_THREAD(thread_ap_var_for_const26);

    SC_THREAD(thread_ap_var_for_const27);

    SC_THREAD(thread_ap_var_for_const28);

    SC_THREAD(thread_ap_var_for_const29);

    SC_THREAD(thread_ap_var_for_const30);

    SC_THREAD(thread_ap_var_for_const31);

    SC_THREAD(thread_ap_var_for_const32);

    SC_THREAD(thread_ap_var_for_const33);

    SC_THREAD(thread_ap_var_for_const34);

    SC_THREAD(thread_ap_var_for_const35);

    SC_THREAD(thread_ap_var_for_const36);

    SC_THREAD(thread_ap_var_for_const37);

    SC_THREAD(thread_ap_var_for_const38);

    SC_THREAD(thread_ap_var_for_const39);

    SC_THREAD(thread_ap_var_for_const40);

    start_once_reg = SC_LOGIC_0;
    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "Conv1DMac_new_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, start_full_n, "(port)start_full_n");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, start_out, "(port)start_out");
    sc_trace(mVcdFile, start_write, "(port)start_write");
    sc_trace(mVcdFile, in_V_V_dout, "(port)in_V_V_dout");
    sc_trace(mVcdFile, in_V_V_empty_n, "(port)in_V_V_empty_n");
    sc_trace(mVcdFile, in_V_V_read, "(port)in_V_V_read");
    sc_trace(mVcdFile, out_V_V_din, "(port)out_V_V_din");
    sc_trace(mVcdFile, out_V_V_full_n, "(port)out_V_V_full_n");
    sc_trace(mVcdFile, out_V_V_write, "(port)out_V_V_write");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, real_start, "real_start");
    sc_trace(mVcdFile, start_once_reg, "start_once_reg");
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, weights8_m_weights_V_address0, "weights8_m_weights_V_address0");
    sc_trace(mVcdFile, weights8_m_weights_V_ce0, "weights8_m_weights_V_ce0");
    sc_trace(mVcdFile, weights8_m_weights_V_q0, "weights8_m_weights_V_q0");
    sc_trace(mVcdFile, weights8_m_weights_V_1_address0, "weights8_m_weights_V_1_address0");
    sc_trace(mVcdFile, weights8_m_weights_V_1_ce0, "weights8_m_weights_V_1_ce0");
    sc_trace(mVcdFile, weights8_m_weights_V_1_q0, "weights8_m_weights_V_1_q0");
    sc_trace(mVcdFile, weights8_m_weights_V_2_address0, "weights8_m_weights_V_2_address0");
    sc_trace(mVcdFile, weights8_m_weights_V_2_ce0, "weights8_m_weights_V_2_ce0");
    sc_trace(mVcdFile, weights8_m_weights_V_2_q0, "weights8_m_weights_V_2_q0");
    sc_trace(mVcdFile, weights8_m_weights_V_3_address0, "weights8_m_weights_V_3_address0");
    sc_trace(mVcdFile, weights8_m_weights_V_3_ce0, "weights8_m_weights_V_3_ce0");
    sc_trace(mVcdFile, weights8_m_weights_V_3_q0, "weights8_m_weights_V_3_q0");
    sc_trace(mVcdFile, in_V_V_blk_n, "in_V_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, exitcond_flatten7_reg_1247, "exitcond_flatten7_reg_1247");
    sc_trace(mVcdFile, exitcond_flatten7_reg_1247_pp0_iter1_reg, "exitcond_flatten7_reg_1247_pp0_iter1_reg");
    sc_trace(mVcdFile, out_V_V_blk_n, "out_V_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter4, "ap_enable_reg_pp0_iter4");
    sc_trace(mVcdFile, tmp_88_reg_1274, "tmp_88_reg_1274");
    sc_trace(mVcdFile, tmp_88_reg_1274_pp0_iter3_reg, "tmp_88_reg_1274_pp0_iter3_reg");
    sc_trace(mVcdFile, indvar_flatten7_reg_283, "indvar_flatten7_reg_283");
    sc_trace(mVcdFile, indvar_flatten_reg_294, "indvar_flatten_reg_294");
    sc_trace(mVcdFile, nm_reg_305, "nm_reg_305");
    sc_trace(mVcdFile, sf_reg_316, "sf_reg_316");
    sc_trace(mVcdFile, exitcond_flatten7_fu_359_p2, "exitcond_flatten7_fu_359_p2");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter2, "ap_block_state4_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter3, "ap_block_state5_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage0_iter4, "ap_block_state6_pp0_stage0_iter4");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, indvar_flatten_next7_fu_365_p2, "indvar_flatten_next7_fu_365_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, nm_t_mid2_fu_459_p3, "nm_t_mid2_fu_459_p3");
    sc_trace(mVcdFile, nm_t_mid2_reg_1256, "nm_t_mid2_reg_1256");
    sc_trace(mVcdFile, nm_t_mid2_reg_1256_pp0_iter1_reg, "nm_t_mid2_reg_1256_pp0_iter1_reg");
    sc_trace(mVcdFile, nm_t_mid2_reg_1256_pp0_iter2_reg, "nm_t_mid2_reg_1256_pp0_iter2_reg");
    sc_trace(mVcdFile, nm_mid2_fu_467_p3, "nm_mid2_fu_467_p3");
    sc_trace(mVcdFile, tmp_86_fu_479_p2, "tmp_86_fu_479_p2");
    sc_trace(mVcdFile, tmp_86_reg_1269, "tmp_86_reg_1269");
    sc_trace(mVcdFile, tmp_88_fu_485_p2, "tmp_88_fu_485_p2");
    sc_trace(mVcdFile, tmp_88_reg_1274_pp0_iter1_reg, "tmp_88_reg_1274_pp0_iter1_reg");
    sc_trace(mVcdFile, tmp_88_reg_1274_pp0_iter2_reg, "tmp_88_reg_1274_pp0_iter2_reg");
    sc_trace(mVcdFile, sf_1_fu_491_p2, "sf_1_fu_491_p2");
    sc_trace(mVcdFile, indvar_flatten_next_fu_503_p3, "indvar_flatten_next_fu_503_p3");
    sc_trace(mVcdFile, tmp_s_reg_1308, "tmp_s_reg_1308");
    sc_trace(mVcdFile, tmp_367_reg_1313, "tmp_367_reg_1313");
    sc_trace(mVcdFile, tmp_95_fu_586_p2, "tmp_95_fu_586_p2");
    sc_trace(mVcdFile, tmp_95_reg_1318, "tmp_95_reg_1318");
    sc_trace(mVcdFile, tmp_127_reg_1323, "tmp_127_reg_1323");
    sc_trace(mVcdFile, tmp_370_reg_1328, "tmp_370_reg_1328");
    sc_trace(mVcdFile, tmp_203_1_fu_656_p2, "tmp_203_1_fu_656_p2");
    sc_trace(mVcdFile, tmp_203_1_reg_1333, "tmp_203_1_reg_1333");
    sc_trace(mVcdFile, tmp_128_reg_1338, "tmp_128_reg_1338");
    sc_trace(mVcdFile, tmp_373_reg_1343, "tmp_373_reg_1343");
    sc_trace(mVcdFile, tmp_203_2_fu_726_p2, "tmp_203_2_fu_726_p2");
    sc_trace(mVcdFile, tmp_203_2_reg_1348, "tmp_203_2_reg_1348");
    sc_trace(mVcdFile, tmp_129_reg_1353, "tmp_129_reg_1353");
    sc_trace(mVcdFile, tmp_376_reg_1358, "tmp_376_reg_1358");
    sc_trace(mVcdFile, tmp_203_3_fu_796_p2, "tmp_203_3_fu_796_p2");
    sc_trace(mVcdFile, tmp_203_3_reg_1363, "tmp_203_3_reg_1363");
    sc_trace(mVcdFile, p_Val2_9_fu_979_p2, "p_Val2_9_fu_979_p2");
    sc_trace(mVcdFile, p_Val2_9_reg_1368, "p_Val2_9_reg_1368");
    sc_trace(mVcdFile, p_Val2_20_1_fu_1054_p2, "p_Val2_20_1_fu_1054_p2");
    sc_trace(mVcdFile, p_Val2_20_1_reg_1373, "p_Val2_20_1_reg_1373");
    sc_trace(mVcdFile, p_Val2_20_2_fu_1129_p2, "p_Val2_20_2_fu_1129_p2");
    sc_trace(mVcdFile, p_Val2_20_2_reg_1378, "p_Val2_20_2_reg_1378");
    sc_trace(mVcdFile, p_Val2_20_3_fu_1204_p2, "p_Val2_20_3_fu_1204_p2");
    sc_trace(mVcdFile, p_Val2_20_3_reg_1383, "p_Val2_20_3_reg_1383");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, tmp_87_fu_511_p1, "tmp_87_fu_511_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_01001, "ap_block_pp0_stage0_01001");
    sc_trace(mVcdFile, macRegisters_0_V_5_fu_202, "macRegisters_0_V_5_fu_202");
    sc_trace(mVcdFile, macRegisters_0_V_fu_828_p2, "macRegisters_0_V_fu_828_p2");
    sc_trace(mVcdFile, macRegisters_1_V_5_fu_206, "macRegisters_1_V_5_fu_206");
    sc_trace(mVcdFile, macRegisters_1_V_fu_847_p2, "macRegisters_1_V_fu_847_p2");
    sc_trace(mVcdFile, macRegisters_2_V_5_fu_210, "macRegisters_2_V_5_fu_210");
    sc_trace(mVcdFile, macRegisters_2_V_fu_866_p2, "macRegisters_2_V_fu_866_p2");
    sc_trace(mVcdFile, macRegisters_3_V_5_fu_214, "macRegisters_3_V_5_fu_214");
    sc_trace(mVcdFile, macRegisters_3_V_fu_885_p2, "macRegisters_3_V_fu_885_p2");
    sc_trace(mVcdFile, tmp_fu_347_p1, "tmp_fu_347_p1");
    sc_trace(mVcdFile, exitcond_flatten_fu_371_p2, "exitcond_flatten_fu_371_p2");
    sc_trace(mVcdFile, tmp_84_fu_351_p3, "tmp_84_fu_351_p3");
    sc_trace(mVcdFile, tmp_292_fu_407_p2, "tmp_292_fu_407_p2");
    sc_trace(mVcdFile, not_exitcond_flatten_fu_401_p2, "not_exitcond_flatten_fu_401_p2");
    sc_trace(mVcdFile, nm_mid_fu_377_p3, "nm_mid_fu_377_p3");
    sc_trace(mVcdFile, tmp_85_mid_fu_413_p2, "tmp_85_mid_fu_413_p2");
    sc_trace(mVcdFile, tmp_278_fu_425_p2, "tmp_278_fu_425_p2");
    sc_trace(mVcdFile, nm_1_fu_419_p2, "nm_1_fu_419_p2");
    sc_trace(mVcdFile, tmp_365_fu_439_p1, "tmp_365_fu_439_p1");
    sc_trace(mVcdFile, tmp_84_mid1_fu_443_p3, "tmp_84_mid1_fu_443_p3");
    sc_trace(mVcdFile, tmp_84_mid_fu_385_p3, "tmp_84_mid_fu_385_p3");
    sc_trace(mVcdFile, nm_t_mid_fu_393_p3, "nm_t_mid_fu_393_p3");
    sc_trace(mVcdFile, sf_mid2_fu_431_p3, "sf_mid2_fu_431_p3");
    sc_trace(mVcdFile, sf_cast1_fu_475_p1, "sf_cast1_fu_475_p1");
    sc_trace(mVcdFile, tmp_84_mid2_fu_451_p3, "tmp_84_mid2_fu_451_p3");
    sc_trace(mVcdFile, indvar_flatten_op_fu_497_p2, "indvar_flatten_op_fu_497_p2");
    sc_trace(mVcdFile, p_Val2_s_fu_526_p0, "p_Val2_s_fu_526_p0");
    sc_trace(mVcdFile, p_Val2_s_fu_526_p1, "p_Val2_s_fu_526_p1");
    sc_trace(mVcdFile, p_08_cast_fu_518_p1, "p_08_cast_fu_518_p1");
    sc_trace(mVcdFile, p_Val2_s_fu_526_p2, "p_Val2_s_fu_526_p2");
    sc_trace(mVcdFile, tmp_368_fu_558_p1, "tmp_368_fu_558_p1");
    sc_trace(mVcdFile, tmp_366_fu_532_p3, "tmp_366_fu_532_p3");
    sc_trace(mVcdFile, tmp_93_fu_568_p4, "tmp_93_fu_568_p4");
    sc_trace(mVcdFile, tmp_92_fu_562_p2, "tmp_92_fu_562_p2");
    sc_trace(mVcdFile, tmp_94_fu_578_p3, "tmp_94_fu_578_p3");
    sc_trace(mVcdFile, p_Val2_1_fu_596_p0, "p_Val2_1_fu_596_p0");
    sc_trace(mVcdFile, p_Val2_1_fu_596_p1, "p_Val2_1_fu_596_p1");
    sc_trace(mVcdFile, p_Val2_1_fu_596_p2, "p_Val2_1_fu_596_p2");
    sc_trace(mVcdFile, tmp_371_fu_628_p1, "tmp_371_fu_628_p1");
    sc_trace(mVcdFile, tmp_369_fu_602_p3, "tmp_369_fu_602_p3");
    sc_trace(mVcdFile, tmp_99_fu_638_p4, "tmp_99_fu_638_p4");
    sc_trace(mVcdFile, tmp_98_fu_632_p2, "tmp_98_fu_632_p2");
    sc_trace(mVcdFile, tmp_100_fu_648_p3, "tmp_100_fu_648_p3");
    sc_trace(mVcdFile, p_Val2_2_fu_666_p0, "p_Val2_2_fu_666_p0");
    sc_trace(mVcdFile, p_Val2_2_fu_666_p1, "p_Val2_2_fu_666_p1");
    sc_trace(mVcdFile, p_Val2_2_fu_666_p2, "p_Val2_2_fu_666_p2");
    sc_trace(mVcdFile, tmp_374_fu_698_p1, "tmp_374_fu_698_p1");
    sc_trace(mVcdFile, tmp_372_fu_672_p3, "tmp_372_fu_672_p3");
    sc_trace(mVcdFile, tmp_103_fu_708_p4, "tmp_103_fu_708_p4");
    sc_trace(mVcdFile, tmp_102_fu_702_p2, "tmp_102_fu_702_p2");
    sc_trace(mVcdFile, tmp_104_fu_718_p3, "tmp_104_fu_718_p3");
    sc_trace(mVcdFile, p_Val2_3_fu_736_p0, "p_Val2_3_fu_736_p0");
    sc_trace(mVcdFile, p_Val2_3_fu_736_p1, "p_Val2_3_fu_736_p1");
    sc_trace(mVcdFile, p_Val2_3_fu_736_p2, "p_Val2_3_fu_736_p2");
    sc_trace(mVcdFile, tmp_377_fu_768_p1, "tmp_377_fu_768_p1");
    sc_trace(mVcdFile, tmp_375_fu_742_p3, "tmp_375_fu_742_p3");
    sc_trace(mVcdFile, tmp_107_fu_778_p4, "tmp_107_fu_778_p4");
    sc_trace(mVcdFile, tmp_106_fu_772_p2, "tmp_106_fu_772_p2");
    sc_trace(mVcdFile, tmp_108_fu_788_p3, "tmp_108_fu_788_p3");
    sc_trace(mVcdFile, qb_assign_1_fu_814_p2, "qb_assign_1_fu_814_p2");
    sc_trace(mVcdFile, tmp_96_fu_818_p1, "tmp_96_fu_818_p1");
    sc_trace(mVcdFile, tmp1_fu_822_p2, "tmp1_fu_822_p2");
    sc_trace(mVcdFile, qb_assign_1_1_fu_833_p2, "qb_assign_1_1_fu_833_p2");
    sc_trace(mVcdFile, tmp_204_1_fu_837_p1, "tmp_204_1_fu_837_p1");
    sc_trace(mVcdFile, tmp2_fu_841_p2, "tmp2_fu_841_p2");
    sc_trace(mVcdFile, qb_assign_1_2_fu_852_p2, "qb_assign_1_2_fu_852_p2");
    sc_trace(mVcdFile, tmp_204_2_fu_856_p1, "tmp_204_2_fu_856_p1");
    sc_trace(mVcdFile, tmp3_fu_860_p2, "tmp3_fu_860_p2");
    sc_trace(mVcdFile, qb_assign_1_3_fu_871_p2, "qb_assign_1_3_fu_871_p2");
    sc_trace(mVcdFile, tmp_204_3_fu_875_p1, "tmp_204_3_fu_875_p1");
    sc_trace(mVcdFile, tmp4_fu_879_p2, "tmp4_fu_879_p2");
    sc_trace(mVcdFile, tmp_130_fu_910_p34, "tmp_130_fu_910_p34");
    sc_trace(mVcdFile, tmp_131_fu_985_p34, "tmp_131_fu_985_p34");
    sc_trace(mVcdFile, tmp_132_fu_1060_p34, "tmp_132_fu_1060_p34");
    sc_trace(mVcdFile, tmp_133_fu_1135_p34, "tmp_133_fu_1135_p34");
    sc_trace(mVcdFile, ap_CS_fsm_state7, "ap_CS_fsm_state7");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

Conv1DMac_new::~Conv1DMac_new() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete weights8_m_weights_V_U;
    delete weights8_m_weights_V_1_U;
    delete weights8_m_weights_V_2_U;
    delete weights8_m_weights_V_3_U;
    delete computeS2_mux_325yd2_x_x_U69;
    delete computeS2_mux_325yd2_x_x_U70;
    delete computeS2_mux_325yd2_x_x_U71;
    delete computeS2_mux_325yd2_x_x_U72;
}

void Conv1DMac_new::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_lv8_0;
}

void Conv1DMac_new::thread_ap_var_for_const22() {
    ap_var_for_const22 = ap_const_lv8_1;
}

void Conv1DMac_new::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_lv8_29;
}

void Conv1DMac_new::thread_ap_var_for_const2() {
    ap_var_for_const2 = ap_const_lv8_E9;
}

void Conv1DMac_new::thread_ap_var_for_const3() {
    ap_var_for_const3 = ap_const_lv8_23;
}

void Conv1DMac_new::thread_ap_var_for_const4() {
    ap_var_for_const4 = ap_const_lv8_A;
}

void Conv1DMac_new::thread_ap_var_for_const5() {
    ap_var_for_const5 = ap_const_lv8_FB;
}

void Conv1DMac_new::thread_ap_var_for_const6() {
    ap_var_for_const6 = ap_const_lv8_1B;
}

void Conv1DMac_new::thread_ap_var_for_const7() {
    ap_var_for_const7 = ap_const_lv8_D9;
}

void Conv1DMac_new::thread_ap_var_for_const8() {
    ap_var_for_const8 = ap_const_lv8_24;
}

void Conv1DMac_new::thread_ap_var_for_const9() {
    ap_var_for_const9 = ap_const_lv8_FF;
}

void Conv1DMac_new::thread_ap_var_for_const10() {
    ap_var_for_const10 = ap_const_lv8_EB;
}

void Conv1DMac_new::thread_ap_var_for_const11() {
    ap_var_for_const11 = ap_const_lv8_FC;
}

void Conv1DMac_new::thread_ap_var_for_const12() {
    ap_var_for_const12 = ap_const_lv8_FE;
}

void Conv1DMac_new::thread_ap_var_for_const13() {
    ap_var_for_const13 = ap_const_lv8_EE;
}

void Conv1DMac_new::thread_ap_var_for_const14() {
    ap_var_for_const14 = ap_const_lv8_14;
}

void Conv1DMac_new::thread_ap_var_for_const15() {
    ap_var_for_const15 = ap_const_lv8_F3;
}

void Conv1DMac_new::thread_ap_var_for_const16() {
    ap_var_for_const16 = ap_const_lv8_D0;
}

void Conv1DMac_new::thread_ap_var_for_const17() {
    ap_var_for_const17 = ap_const_lv8_5;
}

void Conv1DMac_new::thread_ap_var_for_const18() {
    ap_var_for_const18 = ap_const_lv8_19;
}

void Conv1DMac_new::thread_ap_var_for_const19() {
    ap_var_for_const19 = ap_const_lv8_F8;
}

void Conv1DMac_new::thread_ap_var_for_const20() {
    ap_var_for_const20 = ap_const_lv8_12;
}

void Conv1DMac_new::thread_ap_var_for_const21() {
    ap_var_for_const21 = ap_const_lv8_34;
}

void Conv1DMac_new::thread_ap_var_for_const23() {
    ap_var_for_const23 = ap_const_lv8_7;
}

void Conv1DMac_new::thread_ap_var_for_const24() {
    ap_var_for_const24 = ap_const_lv8_38;
}

void Conv1DMac_new::thread_ap_var_for_const25() {
    ap_var_for_const25 = ap_const_lv8_21;
}

void Conv1DMac_new::thread_ap_var_for_const26() {
    ap_var_for_const26 = ap_const_lv8_25;
}

void Conv1DMac_new::thread_ap_var_for_const27() {
    ap_var_for_const27 = ap_const_lv8_F7;
}

void Conv1DMac_new::thread_ap_var_for_const28() {
    ap_var_for_const28 = ap_const_lv8_22;
}

void Conv1DMac_new::thread_ap_var_for_const29() {
    ap_var_for_const29 = ap_const_lv8_26;
}

void Conv1DMac_new::thread_ap_var_for_const30() {
    ap_var_for_const30 = ap_const_lv8_F1;
}

void Conv1DMac_new::thread_ap_var_for_const31() {
    ap_var_for_const31 = ap_const_lv8_1E;
}

void Conv1DMac_new::thread_ap_var_for_const32() {
    ap_var_for_const32 = ap_const_lv8_8;
}

void Conv1DMac_new::thread_ap_var_for_const33() {
    ap_var_for_const33 = ap_const_lv8_F5;
}

void Conv1DMac_new::thread_ap_var_for_const34() {
    ap_var_for_const34 = ap_const_lv8_3;
}

void Conv1DMac_new::thread_ap_var_for_const35() {
    ap_var_for_const35 = ap_const_lv8_F4;
}

void Conv1DMac_new::thread_ap_var_for_const36() {
    ap_var_for_const36 = ap_const_lv8_E4;
}

void Conv1DMac_new::thread_ap_var_for_const37() {
    ap_var_for_const37 = ap_const_lv8_17;
}

void Conv1DMac_new::thread_ap_var_for_const38() {
    ap_var_for_const38 = ap_const_lv8_11;
}

void Conv1DMac_new::thread_ap_var_for_const39() {
    ap_var_for_const39 = ap_const_lv8_FD;
}

void Conv1DMac_new::thread_ap_var_for_const40() {
    ap_var_for_const40 = ap_const_lv8_1A;
}

void Conv1DMac_new::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter4 = ap_enable_reg_pp0_iter3.read();
        } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_enable_reg_pp0_iter4 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten7_fu_359_p2.read()))) {
        indvar_flatten7_reg_283 = indvar_flatten_next7_fu_365_p2.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        indvar_flatten7_reg_283 = ap_const_lv24_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten7_fu_359_p2.read()))) {
        indvar_flatten_reg_294 = indvar_flatten_next_fu_503_p3.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        indvar_flatten_reg_294 = ap_const_lv14_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_88_reg_1274_pp0_iter2_reg.read()))) {
        macRegisters_0_V_5_fu_202 = macRegisters_0_V_fu_828_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_88_reg_1274_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_0_V_5_fu_202 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_88_reg_1274_pp0_iter2_reg.read()))) {
        macRegisters_1_V_5_fu_206 = macRegisters_1_V_fu_847_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_88_reg_1274_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_1_V_5_fu_206 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_88_reg_1274_pp0_iter2_reg.read()))) {
        macRegisters_2_V_5_fu_210 = macRegisters_2_V_fu_866_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_88_reg_1274_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_2_V_5_fu_210 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_88_reg_1274_pp0_iter2_reg.read()))) {
        macRegisters_3_V_5_fu_214 = macRegisters_3_V_fu_885_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_88_reg_1274_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_3_V_5_fu_214 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten7_fu_359_p2.read()))) {
        nm_reg_305 = nm_mid2_fu_467_p3.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        nm_reg_305 = ap_const_lv6_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten7_fu_359_p2.read()))) {
        sf_reg_316 = sf_1_fu_491_p2.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        sf_reg_316 = ap_const_lv8_0;
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        start_once_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_0, internal_ap_ready.read()))) {
            start_once_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, internal_ap_ready.read())) {
            start_once_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        exitcond_flatten7_reg_1247 = exitcond_flatten7_fu_359_p2.read();
        exitcond_flatten7_reg_1247_pp0_iter1_reg = exitcond_flatten7_reg_1247.read();
        nm_t_mid2_reg_1256_pp0_iter1_reg = nm_t_mid2_reg_1256.read();
        tmp_88_reg_1274_pp0_iter1_reg = tmp_88_reg_1274.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten7_fu_359_p2.read()))) {
        nm_t_mid2_reg_1256 = nm_t_mid2_fu_459_p3.read();
        tmp_86_reg_1269 = tmp_86_fu_479_p2.read();
        tmp_88_reg_1274 = tmp_88_fu_485_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) {
        nm_t_mid2_reg_1256_pp0_iter2_reg = nm_t_mid2_reg_1256_pp0_iter1_reg.read();
        tmp_88_reg_1274_pp0_iter2_reg = tmp_88_reg_1274_pp0_iter1_reg.read();
        tmp_88_reg_1274_pp0_iter3_reg = tmp_88_reg_1274_pp0_iter2_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, tmp_88_reg_1274_pp0_iter2_reg.read()))) {
        p_Val2_20_1_reg_1373 = p_Val2_20_1_fu_1054_p2.read();
        p_Val2_20_2_reg_1378 = p_Val2_20_2_fu_1129_p2.read();
        p_Val2_20_3_reg_1383 = p_Val2_20_3_fu_1204_p2.read();
        p_Val2_9_reg_1368 = p_Val2_9_fu_979_p2.read();
    }
    if ((esl_seteq<1,1,1>(exitcond_flatten7_reg_1247_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        tmp_127_reg_1323 = p_Val2_1_fu_596_p2.read().range(14, 7);
        tmp_128_reg_1338 = p_Val2_2_fu_666_p2.read().range(14, 7);
        tmp_129_reg_1353 = p_Val2_3_fu_736_p2.read().range(14, 7);
        tmp_203_1_reg_1333 = tmp_203_1_fu_656_p2.read();
        tmp_203_2_reg_1348 = tmp_203_2_fu_726_p2.read();
        tmp_203_3_reg_1363 = tmp_203_3_fu_796_p2.read();
        tmp_367_reg_1313 = p_Val2_s_fu_526_p2.read().range(6, 6);
        tmp_370_reg_1328 = p_Val2_1_fu_596_p2.read().range(6, 6);
        tmp_373_reg_1343 = p_Val2_2_fu_666_p2.read().range(6, 6);
        tmp_376_reg_1358 = p_Val2_3_fu_736_p2.read().range(6, 6);
        tmp_95_reg_1318 = tmp_95_fu_586_p2.read();
        tmp_s_reg_1308 = p_Val2_s_fu_526_p2.read().range(14, 7);
    }
}

void Conv1DMac_new::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void Conv1DMac_new::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void Conv1DMac_new::thread_ap_CS_fsm_state7() {
    ap_CS_fsm_state7 = ap_CS_fsm.read()[2];
}

void Conv1DMac_new::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new::thread_ap_block_pp0_stage0_01001() {
    ap_block_pp0_stage0_01001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten7_reg_1247_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_88_reg_1274_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten7_reg_1247_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_88_reg_1274_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten7_reg_1247_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_88_reg_1274_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void Conv1DMac_new::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new::thread_ap_block_state4_pp0_stage0_iter2() {
    ap_block_state4_pp0_stage0_iter2 = (esl_seteq<1,1,1>(exitcond_flatten7_reg_1247_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()));
}

void Conv1DMac_new::thread_ap_block_state5_pp0_stage0_iter3() {
    ap_block_state5_pp0_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new::thread_ap_block_state6_pp0_stage0_iter4() {
    ap_block_state6_pp0_stage0_iter4 = (esl_seteq<1,1,1>(tmp_88_reg_1274_pp0_iter3_reg.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()));
}

void Conv1DMac_new::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(exitcond_flatten7_fu_359_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void Conv1DMac_new::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void Conv1DMac_new::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void Conv1DMac_new::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void Conv1DMac_new::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter4.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void Conv1DMac_new::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void Conv1DMac_new::thread_exitcond_flatten7_fu_359_p2() {
    exitcond_flatten7_fu_359_p2 = (!indvar_flatten7_reg_283.read().is_01() || !ap_const_lv24_800000.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten7_reg_283.read() == ap_const_lv24_800000);
}

void Conv1DMac_new::thread_exitcond_flatten_fu_371_p2() {
    exitcond_flatten_fu_371_p2 = (!indvar_flatten_reg_294.read().is_01() || !ap_const_lv14_1000.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_294.read() == ap_const_lv14_1000);
}

void Conv1DMac_new::thread_in_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(exitcond_flatten7_reg_1247_pp0_iter1_reg.read(), ap_const_lv1_0))) {
        in_V_V_blk_n = in_V_V_empty_n.read();
    } else {
        in_V_V_blk_n = ap_const_logic_1;
    }
}

void Conv1DMac_new::thread_in_V_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(exitcond_flatten7_reg_1247_pp0_iter1_reg.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        in_V_V_read = ap_const_logic_1;
    } else {
        in_V_V_read = ap_const_logic_0;
    }
}

void Conv1DMac_new::thread_indvar_flatten_next7_fu_365_p2() {
    indvar_flatten_next7_fu_365_p2 = (!ap_const_lv24_1.is_01() || !indvar_flatten7_reg_283.read().is_01())? sc_lv<24>(): (sc_biguint<24>(ap_const_lv24_1) + sc_biguint<24>(indvar_flatten7_reg_283.read()));
}

void Conv1DMac_new::thread_indvar_flatten_next_fu_503_p3() {
    indvar_flatten_next_fu_503_p3 = (!exitcond_flatten_fu_371_p2.read()[0].is_01())? sc_lv<14>(): ((exitcond_flatten_fu_371_p2.read()[0].to_bool())? ap_const_lv14_1: indvar_flatten_op_fu_497_p2.read());
}

void Conv1DMac_new::thread_indvar_flatten_op_fu_497_p2() {
    indvar_flatten_op_fu_497_p2 = (!indvar_flatten_reg_294.read().is_01() || !ap_const_lv14_1.is_01())? sc_lv<14>(): (sc_biguint<14>(indvar_flatten_reg_294.read()) + sc_biguint<14>(ap_const_lv14_1));
}

void Conv1DMac_new::thread_internal_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void Conv1DMac_new::thread_macRegisters_0_V_fu_828_p2() {
    macRegisters_0_V_fu_828_p2 = (!tmp_s_reg_1308.read().is_01() || !tmp1_fu_822_p2.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_s_reg_1308.read()) + sc_biguint<8>(tmp1_fu_822_p2.read()));
}

void Conv1DMac_new::thread_macRegisters_1_V_fu_847_p2() {
    macRegisters_1_V_fu_847_p2 = (!tmp_127_reg_1323.read().is_01() || !tmp2_fu_841_p2.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_127_reg_1323.read()) + sc_biguint<8>(tmp2_fu_841_p2.read()));
}

void Conv1DMac_new::thread_macRegisters_2_V_fu_866_p2() {
    macRegisters_2_V_fu_866_p2 = (!tmp_128_reg_1338.read().is_01() || !tmp3_fu_860_p2.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_128_reg_1338.read()) + sc_biguint<8>(tmp3_fu_860_p2.read()));
}

void Conv1DMac_new::thread_macRegisters_3_V_fu_885_p2() {
    macRegisters_3_V_fu_885_p2 = (!tmp_129_reg_1353.read().is_01() || !tmp4_fu_879_p2.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_129_reg_1353.read()) + sc_biguint<8>(tmp4_fu_879_p2.read()));
}

void Conv1DMac_new::thread_nm_1_fu_419_p2() {
    nm_1_fu_419_p2 = (!ap_const_lv6_1.is_01() || !nm_mid_fu_377_p3.read().is_01())? sc_lv<6>(): (sc_biguint<6>(ap_const_lv6_1) + sc_biguint<6>(nm_mid_fu_377_p3.read()));
}

void Conv1DMac_new::thread_nm_mid2_fu_467_p3() {
    nm_mid2_fu_467_p3 = (!tmp_85_mid_fu_413_p2.read()[0].is_01())? sc_lv<6>(): ((tmp_85_mid_fu_413_p2.read()[0].to_bool())? nm_1_fu_419_p2.read(): nm_mid_fu_377_p3.read());
}

void Conv1DMac_new::thread_nm_mid_fu_377_p3() {
    nm_mid_fu_377_p3 = (!exitcond_flatten_fu_371_p2.read()[0].is_01())? sc_lv<6>(): ((exitcond_flatten_fu_371_p2.read()[0].to_bool())? ap_const_lv6_0: nm_reg_305.read());
}

void Conv1DMac_new::thread_nm_t_mid2_fu_459_p3() {
    nm_t_mid2_fu_459_p3 = (!tmp_85_mid_fu_413_p2.read()[0].is_01())? sc_lv<5>(): ((tmp_85_mid_fu_413_p2.read()[0].to_bool())? tmp_365_fu_439_p1.read(): nm_t_mid_fu_393_p3.read());
}

void Conv1DMac_new::thread_nm_t_mid_fu_393_p3() {
    nm_t_mid_fu_393_p3 = (!exitcond_flatten_fu_371_p2.read()[0].is_01())? sc_lv<5>(): ((exitcond_flatten_fu_371_p2.read()[0].to_bool())? ap_const_lv5_0: tmp_fu_347_p1.read());
}

void Conv1DMac_new::thread_not_exitcond_flatten_fu_401_p2() {
    not_exitcond_flatten_fu_401_p2 = (exitcond_flatten_fu_371_p2.read() ^ ap_const_lv1_1);
}

void Conv1DMac_new::thread_out_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(tmp_88_reg_1274_pp0_iter3_reg.read(), ap_const_lv1_1))) {
        out_V_V_blk_n = out_V_V_full_n.read();
    } else {
        out_V_V_blk_n = ap_const_logic_1;
    }
}

void Conv1DMac_new::thread_out_V_V_din() {
    out_V_V_din = esl_concat<24,8>(esl_concat<16,8>(esl_concat<8,8>(p_Val2_20_3_reg_1383.read(), p_Val2_20_2_reg_1378.read()), p_Val2_20_1_reg_1373.read()), p_Val2_9_reg_1368.read());
}

void Conv1DMac_new::thread_out_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(tmp_88_reg_1274_pp0_iter3_reg.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        out_V_V_write = ap_const_logic_1;
    } else {
        out_V_V_write = ap_const_logic_0;
    }
}

void Conv1DMac_new::thread_p_08_cast_fu_518_p1() {
    p_08_cast_fu_518_p1 = esl_sext<15,8>(in_V_V_dout.read());
}

void Conv1DMac_new::thread_p_Val2_1_fu_596_p0() {
    p_Val2_1_fu_596_p0 = weights8_m_weights_V_1_q0.read();
}

void Conv1DMac_new::thread_p_Val2_1_fu_596_p1() {
    p_Val2_1_fu_596_p1 =  (sc_lv<8>) (p_08_cast_fu_518_p1.read());
}

void Conv1DMac_new::thread_p_Val2_1_fu_596_p2() {
    p_Val2_1_fu_596_p2 = (!p_Val2_1_fu_596_p0.read().is_01() || !p_Val2_1_fu_596_p1.read().is_01())? sc_lv<15>(): sc_bigint<7>(p_Val2_1_fu_596_p0.read()) * sc_bigint<8>(p_Val2_1_fu_596_p1.read());
}

void Conv1DMac_new::thread_p_Val2_20_1_fu_1054_p2() {
    p_Val2_20_1_fu_1054_p2 = (!macRegisters_1_V_fu_847_p2.read().is_01() || !tmp_131_fu_985_p34.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_1_V_fu_847_p2.read()) + sc_biguint<8>(tmp_131_fu_985_p34.read()));
}

void Conv1DMac_new::thread_p_Val2_20_2_fu_1129_p2() {
    p_Val2_20_2_fu_1129_p2 = (!macRegisters_2_V_fu_866_p2.read().is_01() || !tmp_132_fu_1060_p34.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_2_V_fu_866_p2.read()) + sc_biguint<8>(tmp_132_fu_1060_p34.read()));
}

void Conv1DMac_new::thread_p_Val2_20_3_fu_1204_p2() {
    p_Val2_20_3_fu_1204_p2 = (!macRegisters_3_V_fu_885_p2.read().is_01() || !tmp_133_fu_1135_p34.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_3_V_fu_885_p2.read()) + sc_biguint<8>(tmp_133_fu_1135_p34.read()));
}

void Conv1DMac_new::thread_p_Val2_2_fu_666_p0() {
    p_Val2_2_fu_666_p0 = weights8_m_weights_V_2_q0.read();
}

void Conv1DMac_new::thread_p_Val2_2_fu_666_p1() {
    p_Val2_2_fu_666_p1 =  (sc_lv<8>) (p_08_cast_fu_518_p1.read());
}

void Conv1DMac_new::thread_p_Val2_2_fu_666_p2() {
    p_Val2_2_fu_666_p2 = (!p_Val2_2_fu_666_p0.read().is_01() || !p_Val2_2_fu_666_p1.read().is_01())? sc_lv<15>(): sc_bigint<7>(p_Val2_2_fu_666_p0.read()) * sc_bigint<8>(p_Val2_2_fu_666_p1.read());
}

void Conv1DMac_new::thread_p_Val2_3_fu_736_p0() {
    p_Val2_3_fu_736_p0 = weights8_m_weights_V_3_q0.read();
}

void Conv1DMac_new::thread_p_Val2_3_fu_736_p1() {
    p_Val2_3_fu_736_p1 =  (sc_lv<8>) (p_08_cast_fu_518_p1.read());
}

void Conv1DMac_new::thread_p_Val2_3_fu_736_p2() {
    p_Val2_3_fu_736_p2 = (!p_Val2_3_fu_736_p0.read().is_01() || !p_Val2_3_fu_736_p1.read().is_01())? sc_lv<15>(): sc_bigint<7>(p_Val2_3_fu_736_p0.read()) * sc_bigint<8>(p_Val2_3_fu_736_p1.read());
}

void Conv1DMac_new::thread_p_Val2_9_fu_979_p2() {
    p_Val2_9_fu_979_p2 = (!macRegisters_0_V_fu_828_p2.read().is_01() || !tmp_130_fu_910_p34.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_0_V_fu_828_p2.read()) + sc_biguint<8>(tmp_130_fu_910_p34.read()));
}

void Conv1DMac_new::thread_p_Val2_s_fu_526_p0() {
    p_Val2_s_fu_526_p0 = weights8_m_weights_V_q0.read();
}

void Conv1DMac_new::thread_p_Val2_s_fu_526_p1() {
    p_Val2_s_fu_526_p1 =  (sc_lv<8>) (p_08_cast_fu_518_p1.read());
}

void Conv1DMac_new::thread_p_Val2_s_fu_526_p2() {
    p_Val2_s_fu_526_p2 = (!p_Val2_s_fu_526_p0.read().is_01() || !p_Val2_s_fu_526_p1.read().is_01())? sc_lv<15>(): sc_bigint<7>(p_Val2_s_fu_526_p0.read()) * sc_bigint<8>(p_Val2_s_fu_526_p1.read());
}

void Conv1DMac_new::thread_qb_assign_1_1_fu_833_p2() {
    qb_assign_1_1_fu_833_p2 = (tmp_203_1_reg_1333.read() & tmp_370_reg_1328.read());
}

void Conv1DMac_new::thread_qb_assign_1_2_fu_852_p2() {
    qb_assign_1_2_fu_852_p2 = (tmp_203_2_reg_1348.read() & tmp_373_reg_1343.read());
}

void Conv1DMac_new::thread_qb_assign_1_3_fu_871_p2() {
    qb_assign_1_3_fu_871_p2 = (tmp_203_3_reg_1363.read() & tmp_376_reg_1358.read());
}

void Conv1DMac_new::thread_qb_assign_1_fu_814_p2() {
    qb_assign_1_fu_814_p2 = (tmp_95_reg_1318.read() & tmp_367_reg_1313.read());
}

void Conv1DMac_new::thread_real_start() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_full_n.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()))) {
        real_start = ap_const_logic_0;
    } else {
        real_start = ap_start.read();
    }
}

void Conv1DMac_new::thread_sf_1_fu_491_p2() {
    sf_1_fu_491_p2 = (!sf_mid2_fu_431_p3.read().is_01() || !ap_const_lv8_1.is_01())? sc_lv<8>(): (sc_biguint<8>(sf_mid2_fu_431_p3.read()) + sc_biguint<8>(ap_const_lv8_1));
}

void Conv1DMac_new::thread_sf_cast1_fu_475_p1() {
    sf_cast1_fu_475_p1 = esl_zext<12,8>(sf_mid2_fu_431_p3.read());
}

void Conv1DMac_new::thread_sf_mid2_fu_431_p3() {
    sf_mid2_fu_431_p3 = (!tmp_278_fu_425_p2.read()[0].is_01())? sc_lv<8>(): ((tmp_278_fu_425_p2.read()[0].to_bool())? ap_const_lv8_0: sf_reg_316.read());
}

void Conv1DMac_new::thread_start_out() {
    start_out = real_start.read();
}

void Conv1DMac_new::thread_start_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()))) {
        start_write = ap_const_logic_1;
    } else {
        start_write = ap_const_logic_0;
    }
}

void Conv1DMac_new::thread_tmp1_fu_822_p2() {
    tmp1_fu_822_p2 = (!tmp_96_fu_818_p1.read().is_01() || !macRegisters_0_V_5_fu_202.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_96_fu_818_p1.read()) + sc_biguint<8>(macRegisters_0_V_5_fu_202.read()));
}

void Conv1DMac_new::thread_tmp2_fu_841_p2() {
    tmp2_fu_841_p2 = (!tmp_204_1_fu_837_p1.read().is_01() || !macRegisters_1_V_5_fu_206.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_204_1_fu_837_p1.read()) + sc_biguint<8>(macRegisters_1_V_5_fu_206.read()));
}

void Conv1DMac_new::thread_tmp3_fu_860_p2() {
    tmp3_fu_860_p2 = (!tmp_204_2_fu_856_p1.read().is_01() || !macRegisters_2_V_5_fu_210.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_204_2_fu_856_p1.read()) + sc_biguint<8>(macRegisters_2_V_5_fu_210.read()));
}

void Conv1DMac_new::thread_tmp4_fu_879_p2() {
    tmp4_fu_879_p2 = (!tmp_204_3_fu_875_p1.read().is_01() || !macRegisters_3_V_5_fu_214.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_204_3_fu_875_p1.read()) + sc_biguint<8>(macRegisters_3_V_5_fu_214.read()));
}

void Conv1DMac_new::thread_tmp_100_fu_648_p3() {
    tmp_100_fu_648_p3 = esl_concat<5,1>(tmp_99_fu_638_p4.read(), tmp_98_fu_632_p2.read());
}

void Conv1DMac_new::thread_tmp_102_fu_702_p2() {
    tmp_102_fu_702_p2 = (tmp_374_fu_698_p1.read() | tmp_372_fu_672_p3.read());
}

void Conv1DMac_new::thread_tmp_103_fu_708_p4() {
    tmp_103_fu_708_p4 = p_Val2_2_fu_666_p2.read().range(5, 1);
}

void Conv1DMac_new::thread_tmp_104_fu_718_p3() {
    tmp_104_fu_718_p3 = esl_concat<5,1>(tmp_103_fu_708_p4.read(), tmp_102_fu_702_p2.read());
}

void Conv1DMac_new::thread_tmp_106_fu_772_p2() {
    tmp_106_fu_772_p2 = (tmp_377_fu_768_p1.read() | tmp_375_fu_742_p3.read());
}

void Conv1DMac_new::thread_tmp_107_fu_778_p4() {
    tmp_107_fu_778_p4 = p_Val2_3_fu_736_p2.read().range(5, 1);
}

void Conv1DMac_new::thread_tmp_108_fu_788_p3() {
    tmp_108_fu_788_p3 = esl_concat<5,1>(tmp_107_fu_778_p4.read(), tmp_106_fu_772_p2.read());
}

void Conv1DMac_new::thread_tmp_203_1_fu_656_p2() {
    tmp_203_1_fu_656_p2 = (!tmp_100_fu_648_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_100_fu_648_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new::thread_tmp_203_2_fu_726_p2() {
    tmp_203_2_fu_726_p2 = (!tmp_104_fu_718_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_104_fu_718_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new::thread_tmp_203_3_fu_796_p2() {
    tmp_203_3_fu_796_p2 = (!tmp_108_fu_788_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_108_fu_788_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new::thread_tmp_204_1_fu_837_p1() {
    tmp_204_1_fu_837_p1 = esl_zext<8,1>(qb_assign_1_1_fu_833_p2.read());
}

void Conv1DMac_new::thread_tmp_204_2_fu_856_p1() {
    tmp_204_2_fu_856_p1 = esl_zext<8,1>(qb_assign_1_2_fu_852_p2.read());
}

void Conv1DMac_new::thread_tmp_204_3_fu_875_p1() {
    tmp_204_3_fu_875_p1 = esl_zext<8,1>(qb_assign_1_3_fu_871_p2.read());
}

void Conv1DMac_new::thread_tmp_278_fu_425_p2() {
    tmp_278_fu_425_p2 = (tmp_85_mid_fu_413_p2.read() | exitcond_flatten_fu_371_p2.read());
}

void Conv1DMac_new::thread_tmp_292_fu_407_p2() {
    tmp_292_fu_407_p2 = (!sf_reg_316.read().is_01() || !ap_const_lv8_80.is_01())? sc_lv<1>(): sc_lv<1>(sf_reg_316.read() == ap_const_lv8_80);
}

void Conv1DMac_new::thread_tmp_365_fu_439_p1() {
    tmp_365_fu_439_p1 = nm_1_fu_419_p2.read().range(5-1, 0);
}

void Conv1DMac_new::thread_tmp_366_fu_532_p3() {
    tmp_366_fu_532_p3 = p_Val2_s_fu_526_p2.read().range(14, 14);
}

void Conv1DMac_new::thread_tmp_368_fu_558_p1() {
    tmp_368_fu_558_p1 = p_Val2_s_fu_526_p2.read().range(1-1, 0);
}

void Conv1DMac_new::thread_tmp_369_fu_602_p3() {
    tmp_369_fu_602_p3 = p_Val2_1_fu_596_p2.read().range(14, 14);
}

void Conv1DMac_new::thread_tmp_371_fu_628_p1() {
    tmp_371_fu_628_p1 = p_Val2_1_fu_596_p2.read().range(1-1, 0);
}

void Conv1DMac_new::thread_tmp_372_fu_672_p3() {
    tmp_372_fu_672_p3 = p_Val2_2_fu_666_p2.read().range(14, 14);
}

void Conv1DMac_new::thread_tmp_374_fu_698_p1() {
    tmp_374_fu_698_p1 = p_Val2_2_fu_666_p2.read().range(1-1, 0);
}

void Conv1DMac_new::thread_tmp_375_fu_742_p3() {
    tmp_375_fu_742_p3 = p_Val2_3_fu_736_p2.read().range(14, 14);
}

void Conv1DMac_new::thread_tmp_377_fu_768_p1() {
    tmp_377_fu_768_p1 = p_Val2_3_fu_736_p2.read().range(1-1, 0);
}

void Conv1DMac_new::thread_tmp_84_fu_351_p3() {
    tmp_84_fu_351_p3 = esl_concat<5,7>(tmp_fu_347_p1.read(), ap_const_lv7_0);
}

void Conv1DMac_new::thread_tmp_84_mid1_fu_443_p3() {
    tmp_84_mid1_fu_443_p3 = esl_concat<5,7>(tmp_365_fu_439_p1.read(), ap_const_lv7_0);
}

void Conv1DMac_new::thread_tmp_84_mid2_fu_451_p3() {
    tmp_84_mid2_fu_451_p3 = (!tmp_85_mid_fu_413_p2.read()[0].is_01())? sc_lv<12>(): ((tmp_85_mid_fu_413_p2.read()[0].to_bool())? tmp_84_mid1_fu_443_p3.read(): tmp_84_mid_fu_385_p3.read());
}

void Conv1DMac_new::thread_tmp_84_mid_fu_385_p3() {
    tmp_84_mid_fu_385_p3 = (!exitcond_flatten_fu_371_p2.read()[0].is_01())? sc_lv<12>(): ((exitcond_flatten_fu_371_p2.read()[0].to_bool())? ap_const_lv12_0: tmp_84_fu_351_p3.read());
}

void Conv1DMac_new::thread_tmp_85_mid_fu_413_p2() {
    tmp_85_mid_fu_413_p2 = (tmp_292_fu_407_p2.read() & not_exitcond_flatten_fu_401_p2.read());
}

void Conv1DMac_new::thread_tmp_86_fu_479_p2() {
    tmp_86_fu_479_p2 = (!sf_cast1_fu_475_p1.read().is_01() || !tmp_84_mid2_fu_451_p3.read().is_01())? sc_lv<12>(): (sc_biguint<12>(sf_cast1_fu_475_p1.read()) + sc_biguint<12>(tmp_84_mid2_fu_451_p3.read()));
}

void Conv1DMac_new::thread_tmp_87_fu_511_p1() {
    tmp_87_fu_511_p1 = esl_zext<64,12>(tmp_86_reg_1269.read());
}

void Conv1DMac_new::thread_tmp_88_fu_485_p2() {
    tmp_88_fu_485_p2 = (!sf_mid2_fu_431_p3.read().is_01() || !ap_const_lv8_7F.is_01())? sc_lv<1>(): sc_lv<1>(sf_mid2_fu_431_p3.read() == ap_const_lv8_7F);
}

void Conv1DMac_new::thread_tmp_92_fu_562_p2() {
    tmp_92_fu_562_p2 = (tmp_368_fu_558_p1.read() | tmp_366_fu_532_p3.read());
}

void Conv1DMac_new::thread_tmp_93_fu_568_p4() {
    tmp_93_fu_568_p4 = p_Val2_s_fu_526_p2.read().range(5, 1);
}

void Conv1DMac_new::thread_tmp_94_fu_578_p3() {
    tmp_94_fu_578_p3 = esl_concat<5,1>(tmp_93_fu_568_p4.read(), tmp_92_fu_562_p2.read());
}

void Conv1DMac_new::thread_tmp_95_fu_586_p2() {
    tmp_95_fu_586_p2 = (!tmp_94_fu_578_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_94_fu_578_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new::thread_tmp_96_fu_818_p1() {
    tmp_96_fu_818_p1 = esl_zext<8,1>(qb_assign_1_fu_814_p2.read());
}

void Conv1DMac_new::thread_tmp_98_fu_632_p2() {
    tmp_98_fu_632_p2 = (tmp_371_fu_628_p1.read() | tmp_369_fu_602_p3.read());
}

void Conv1DMac_new::thread_tmp_99_fu_638_p4() {
    tmp_99_fu_638_p4 = p_Val2_1_fu_596_p2.read().range(5, 1);
}

void Conv1DMac_new::thread_tmp_fu_347_p1() {
    tmp_fu_347_p1 = nm_reg_305.read().range(5-1, 0);
}

void Conv1DMac_new::thread_weights8_m_weights_V_1_address0() {
    weights8_m_weights_V_1_address0 =  (sc_lv<12>) (tmp_87_fu_511_p1.read());
}

void Conv1DMac_new::thread_weights8_m_weights_V_1_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights8_m_weights_V_1_ce0 = ap_const_logic_1;
    } else {
        weights8_m_weights_V_1_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new::thread_weights8_m_weights_V_2_address0() {
    weights8_m_weights_V_2_address0 =  (sc_lv<12>) (tmp_87_fu_511_p1.read());
}

void Conv1DMac_new::thread_weights8_m_weights_V_2_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights8_m_weights_V_2_ce0 = ap_const_logic_1;
    } else {
        weights8_m_weights_V_2_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new::thread_weights8_m_weights_V_3_address0() {
    weights8_m_weights_V_3_address0 =  (sc_lv<12>) (tmp_87_fu_511_p1.read());
}

void Conv1DMac_new::thread_weights8_m_weights_V_3_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights8_m_weights_V_3_ce0 = ap_const_logic_1;
    } else {
        weights8_m_weights_V_3_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new::thread_weights8_m_weights_V_address0() {
    weights8_m_weights_V_address0 =  (sc_lv<12>) (tmp_87_fu_511_p1.read());
}

void Conv1DMac_new::thread_weights8_m_weights_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights8_m_weights_V_ce0 = ap_const_logic_1;
    } else {
        weights8_m_weights_V_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((!(esl_seteq<1,1,1>(exitcond_flatten7_fu_359_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1)) && !(esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1)) || (esl_seteq<1,1,1>(exitcond_flatten7_fu_359_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_state7;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

