Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/LDLabFinalProject/datapathTest_isim_beh.exe -prj D:/LDLabFinalProject/datapathTest_beh.prj work.datapathTest work.glbl 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/LDLabFinalProject/sign_extender.v" into library work
Analyzing Verilog file "D:/LDLabFinalProject/register.v" into library work
Analyzing Verilog file "D:/LDLabFinalProject/PC.v" into library work
Analyzing Verilog file "D:/LDLabFinalProject/out.v" into library work
Analyzing Verilog file "D:/LDLabFinalProject/data_memory.v" into library work
Analyzing Verilog file "D:/LDLabFinalProject/control.v" into library work
Analyzing Verilog file "D:/LDLabFinalProject/clock_divider.v" into library work
Analyzing Verilog file "D:/LDLabFinalProject/ALU.v" into library work
Analyzing Verilog file "D:/LDLabFinalProject/datapath.v" into library work
WARNING:HDLCompiler:751 - "D:/LDLabFinalProject/datapath.v" Line 38: Redeclaration of ansi port datatowrite is not allowed
Analyzing Verilog file "D:/LDLabFinalProject/datapathTest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module PC
Compiling module clock_divider
Compiling module ALU
Compiling module control
Compiling module register
Compiling module data_memory
Compiling module sign_extender
Compiling module decoder7seg
Compiling module out
Compiling module datapath
Compiling module datapathTest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 12 Verilog Units
Built simulation executable D:/LDLabFinalProject/datapathTest_isim_beh.exe
Fuse Memory Usage: 27012 KB
Fuse CPU Usage: 452 ms
