Warnings, critical warnings and errors from synthesis and implementation

Created: 2025-08-16 12:26:04

----SYNTHESIS----
WARNING: [Synth 8-7071] port 'locked' of module 'clk_wiz_0' is unconnected for instance 'u_clk_manager' [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/rtl/top_basys3.sv:59]
WARNING: [Synth 8-7023] instance 'u_clk_manager' of module 'clk_wiz_0' has 6 connections declared, but only 5 given [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/rtl/top_basys3.sv:59]
WARNING: [Synth 8-689] width (8) of port connection 'xpos' does not match port width (12) of module 'MouseCtl' [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/rtl/top_basys3.sv:78]
WARNING: [Synth 8-689] width (8) of port connection 'ypos' does not match port width (12) of module 'MouseCtl' [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/rtl/top_basys3.sv:79]
WARNING: [Synth 8-7071] port 'zpos' of module 'MouseCtl' is unconnected for instance 'u_MouseCtl' [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/rtl/top_basys3.sv:71]
WARNING: [Synth 8-7071] port 'middle' of module 'MouseCtl' is unconnected for instance 'u_MouseCtl' [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/rtl/top_basys3.sv:71]
WARNING: [Synth 8-7071] port 'new_event' of module 'MouseCtl' is unconnected for instance 'u_MouseCtl' [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/rtl/top_basys3.sv:71]
WARNING: [Synth 8-7023] instance 'u_MouseCtl' of module 'MouseCtl' has 16 connections declared, but only 13 given [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/rtl/top_basys3.sv:71]
WARNING: [Synth 8-7071] port 'speed2_pulse' of module 'timer_cluster' is unconnected for instance 'u_timer_cluster' [C:/Users/Hp/Desktop/oscilo_game_uec/rtl/control_units/game_logic_top.sv:44]
WARNING: [Synth 8-7071] port 'speed3_pulse' of module 'timer_cluster' is unconnected for instance 'u_timer_cluster' [C:/Users/Hp/Desktop/oscilo_game_uec/rtl/control_units/game_logic_top.sv:44]
WARNING: [Synth 8-7071] port 'speed4_pulse' of module 'timer_cluster' is unconnected for instance 'u_timer_cluster' [C:/Users/Hp/Desktop/oscilo_game_uec/rtl/control_units/game_logic_top.sv:44]
WARNING: [Synth 8-7071] port 'speed5_pulse' of module 'timer_cluster' is unconnected for instance 'u_timer_cluster' [C:/Users/Hp/Desktop/oscilo_game_uec/rtl/control_units/game_logic_top.sv:44]
WARNING: [Synth 8-7071] port 'speed6_pulse' of module 'timer_cluster' is unconnected for instance 'u_timer_cluster' [C:/Users/Hp/Desktop/oscilo_game_uec/rtl/control_units/game_logic_top.sv:44]
WARNING: [Synth 8-7023] instance 'u_timer_cluster' of module 'timer_cluster' has 10 connections declared, but only 5 given [C:/Users/Hp/Desktop/oscilo_game_uec/rtl/control_units/game_logic_top.sv:44]
WARNING: [Synth 8-7071] port 'state_debug' of module 'memory_manage' is unconnected for instance 'u_memory_manage' [C:/Users/Hp/Desktop/oscilo_game_uec/rtl/top_rtl.sv:101]
WARNING: [Synth 8-7023] instance 'u_memory_manage' of module 'memory_manage' has 14 connections declared, but only 13 given [C:/Users/Hp/Desktop/oscilo_game_uec/rtl/top_rtl.sv:101]
WARNING: [Synth 8-689] width (7) of port connection 'sseg' does not match port width (8) of module 'disp_hex_mux' [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/rtl/top_basys3.sv:136]
WARNING: [Synth 8-7071] port 'dp_in' of module 'disp_hex_mux' is unconnected for instance 'u_bcd_display' [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/rtl/top_basys3.sv:133]
WARNING: [Synth 8-7023] instance 'u_bcd_display' of module 'disp_hex_mux' has 9 connections declared, but only 8 given [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/rtl/top_basys3.sv:133]
WARNING: [Synth 8-3848] Net X_debug in module/entity top_basys3 does not have driver. [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/rtl/top_basys3.sv:52]
WARNING: [Synth 8-7129] Port clk40MHz in module game_logic_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port inx[8] in module valid_buf is either unconnected or has no load
WARNING: [Synth 8-7129] Port iny[8] in module valid_buf is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module top_basys3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module top_basys3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module top_basys3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module top_basys3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module top_basys3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module top_basys3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module top_basys3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module top_basys3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module top_basys3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top_basys3 is either unconnected or has no load
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/constraints/top_basys3.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/constraints/top_basys3.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/constraints/top_basys3.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/constraints/top_basys3.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'JA1'. [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/constraints/top_basys3.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/constraints/top_basys3.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'JA1'. [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/constraints/top_basys3.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/constraints/top_basys3.xdc:128]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_rw_reg' and it is trimmed from '16' to '10' bits. [C:/Users/Hp/Desktop/oscilo_game_uec/rtl/template_ram.sv:48]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_r_reg' and it is trimmed from '16' to '10' bits. [C:/Users/Hp/Desktop/oscilo_game_uec/rtl/template_ram.sv:49]
WARNING: [Synth 8-6430] The Block RAM "template_ram:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port clk40MHz in module game_logic_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module top_basys3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module top_basys3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module top_basys3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module top_basys3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module top_basys3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module top_basys3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module top_basys3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module top_basys3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module top_basys3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top_basys3 is either unconnected or has no load
WARNING: [Synth 8-6430] The Block RAM "u_top_rtl/u_RAM_module/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-3332] Sequential element (u_vector_display/u_bresenham/FSM_onehot_state_reg[0]) is unused and will be removed from module top_rtl.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING

----IMPLEMENTATION----
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/constraints/top_basys3.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/constraints/top_basys3.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/constraints/top_basys3.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/constraints/top_basys3.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'JA1'. [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/constraints/top_basys3.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/constraints/top_basys3.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'JA1'. [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/constraints/top_basys3.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/constraints/top_basys3.xdc:128]
WARNING: [Route 35-328] Router estimated timing not met.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
