Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Nov 12 02:37:31 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab6_2_timing_summary_routed.rpt -pb lab6_2_timing_summary_routed.pb -rpx lab6_2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab6_2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 60 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kd/key_down_reg[18]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 471 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.251    -2240.472                    693                 1645        0.049        0.000                      0                 1645        4.500        0.000                       0                   628  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.251    -2240.472                    693                 1155        0.049        0.000                      0                 1155        4.500        0.000                       0                   628  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.529        0.000                      0                  490        0.404        0.000                      0                  490  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          693  Failing Endpoints,  Worst Slack       -4.251ns,  Total Violation    -2240.472ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.251ns  (required time - arrival time)
  Source:                 kd/key_down_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[11][8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.999ns  (logic 3.399ns (24.280%)  route 10.600ns (75.720%))
  Logic Levels:           17  (LUT3=2 LUT5=1 LUT6=8 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.631     5.152    kd/clk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  kd/key_down_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  kd/key_down_reg[21]/Q
                         net (fo=7, routed)           1.492     7.100    kd/key_down[21]
    SLICE_X7Y33          LUT6 (Prop_lut6_I3_O)        0.124     7.224 f  kd/key_1[4]_i_161/O
                         net (fo=1, routed)           0.000     7.224    kd/key_1[4]_i_161_n_0
    SLICE_X7Y33          MUXF7 (Prop_muxf7_I1_O)      0.245     7.469 f  kd/key_1_reg[4]_i_132/O
                         net (fo=1, routed)           0.000     7.469    kd/key_1_reg[4]_i_132_n_0
    SLICE_X7Y33          MUXF8 (Prop_muxf8_I0_O)      0.104     7.573 f  kd/key_1_reg[4]_i_69/O
                         net (fo=1, routed)           0.666     8.239    kd/key_1_reg[4]_i_69_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I3_O)        0.316     8.555 f  kd/key_1[4]_i_34/O
                         net (fo=1, routed)           0.312     8.867    kd/key_1[4]_i_34_n_0
    SLICE_X8Y34          LUT3 (Prop_lut3_I2_O)        0.124     8.991 f  kd/key_1[4]_i_18/O
                         net (fo=75, routed)          0.886     9.878    kd/key_1[4]_i_18_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I1_O)        0.124    10.002 r  kd/key_1_code[1]_i_3/O
                         net (fo=18, routed)          1.256    11.258    kd/key_1_code[1]_i_3_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I4_O)        0.124    11.382 f  kd/key_1[4]_i_36/O
                         net (fo=1, routed)           0.000    11.382    kd/key_1[4]_i_36_n_0
    SLICE_X10Y33         MUXF7 (Prop_muxf7_I1_O)      0.247    11.629 f  kd/key_1_reg[4]_i_19/O
                         net (fo=1, routed)           0.000    11.629    kd/key_1_reg[4]_i_19_n_0
    SLICE_X10Y33         MUXF8 (Prop_muxf8_I0_O)      0.098    11.727 f  kd/key_1_reg[4]_i_7/O
                         net (fo=1, routed)           0.671    12.398    kd/key_1_reg[4]_i_7_n_0
    SLICE_X10Y34         LUT5 (Prop_lut5_I0_O)        0.319    12.717 r  kd/key_1[4]_i_3/O
                         net (fo=15, routed)          0.534    13.251    kd/key_1[4]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I3_O)        0.124    13.375 r  kd/key_1_code[1]_i_2/O
                         net (fo=33, routed)          1.125    14.500    kd/key_1_code_reg[8][1]
    SLICE_X7Y37          LUT6 (Prop_lut6_I2_O)        0.124    14.624 f  kd/task_finish[0]_i_73/O
                         net (fo=1, routed)           0.000    14.624    kd/task_finish[0]_i_73_n_0
    SLICE_X7Y37          MUXF7 (Prop_muxf7_I0_O)      0.212    14.836 f  kd/task_finish_reg[0]_i_22/O
                         net (fo=2, routed)           0.000    14.836    kd/task_finish_reg[0]_i_22_n_0
    SLICE_X7Y37          MUXF8 (Prop_muxf8_I1_O)      0.094    14.930 f  kd/x_reg[1][9]_i_20/O
                         net (fo=1, routed)           0.645    15.575    kd/x_reg[1][9]_i_20_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I1_O)        0.316    15.891 f  kd/x[1][9]_i_9/O
                         net (fo=18, routed)          1.238    17.129    kd/x[1][9]_i_9_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I5_O)        0.124    17.253 r  kd/x[1][9]_i_3/O
                         net (fo=42, routed)          1.034    18.287    kd/x[1][9]_i_3_n_0
    SLICE_X5Y24          LUT3 (Prop_lut3_I0_O)        0.124    18.411 r  kd/x[11][9]_i_1/O
                         net (fo=20, routed)          0.740    19.151    kd_n_13
    SLICE_X6Y22          FDCE                                         r  y_reg[11][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.503    14.844    clk_IBUF_BUFG
    SLICE_X6Y22          FDCE                                         r  y_reg[11][8]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X6Y22          FDCE (Setup_fdce_C_CE)      -0.169    14.900    y_reg[11][8]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                         -19.151    
  -------------------------------------------------------------------
                         slack                                 -4.251    

Slack (VIOLATED) :        -4.187ns  (required time - arrival time)
  Source:                 kd/key_down_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[6][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.839ns  (logic 3.399ns (24.562%)  route 10.440ns (75.438%))
  Logic Levels:           17  (LUT3=2 LUT5=1 LUT6=8 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.631     5.152    kd/clk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  kd/key_down_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  kd/key_down_reg[21]/Q
                         net (fo=7, routed)           1.492     7.100    kd/key_down[21]
    SLICE_X7Y33          LUT6 (Prop_lut6_I3_O)        0.124     7.224 f  kd/key_1[4]_i_161/O
                         net (fo=1, routed)           0.000     7.224    kd/key_1[4]_i_161_n_0
    SLICE_X7Y33          MUXF7 (Prop_muxf7_I1_O)      0.245     7.469 f  kd/key_1_reg[4]_i_132/O
                         net (fo=1, routed)           0.000     7.469    kd/key_1_reg[4]_i_132_n_0
    SLICE_X7Y33          MUXF8 (Prop_muxf8_I0_O)      0.104     7.573 f  kd/key_1_reg[4]_i_69/O
                         net (fo=1, routed)           0.666     8.239    kd/key_1_reg[4]_i_69_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I3_O)        0.316     8.555 f  kd/key_1[4]_i_34/O
                         net (fo=1, routed)           0.312     8.867    kd/key_1[4]_i_34_n_0
    SLICE_X8Y34          LUT3 (Prop_lut3_I2_O)        0.124     8.991 f  kd/key_1[4]_i_18/O
                         net (fo=75, routed)          0.886     9.878    kd/key_1[4]_i_18_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I1_O)        0.124    10.002 r  kd/key_1_code[1]_i_3/O
                         net (fo=18, routed)          1.256    11.258    kd/key_1_code[1]_i_3_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I4_O)        0.124    11.382 f  kd/key_1[4]_i_36/O
                         net (fo=1, routed)           0.000    11.382    kd/key_1[4]_i_36_n_0
    SLICE_X10Y33         MUXF7 (Prop_muxf7_I1_O)      0.247    11.629 f  kd/key_1_reg[4]_i_19/O
                         net (fo=1, routed)           0.000    11.629    kd/key_1_reg[4]_i_19_n_0
    SLICE_X10Y33         MUXF8 (Prop_muxf8_I0_O)      0.098    11.727 f  kd/key_1_reg[4]_i_7/O
                         net (fo=1, routed)           0.671    12.398    kd/key_1_reg[4]_i_7_n_0
    SLICE_X10Y34         LUT5 (Prop_lut5_I0_O)        0.319    12.717 r  kd/key_1[4]_i_3/O
                         net (fo=15, routed)          0.534    13.251    kd/key_1[4]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I3_O)        0.124    13.375 r  kd/key_1_code[1]_i_2/O
                         net (fo=33, routed)          1.125    14.500    kd/key_1_code_reg[8][1]
    SLICE_X7Y37          LUT6 (Prop_lut6_I2_O)        0.124    14.624 f  kd/task_finish[0]_i_73/O
                         net (fo=1, routed)           0.000    14.624    kd/task_finish[0]_i_73_n_0
    SLICE_X7Y37          MUXF7 (Prop_muxf7_I0_O)      0.212    14.836 f  kd/task_finish_reg[0]_i_22/O
                         net (fo=2, routed)           0.000    14.836    kd/task_finish_reg[0]_i_22_n_0
    SLICE_X7Y37          MUXF8 (Prop_muxf8_I1_O)      0.094    14.930 f  kd/x_reg[1][9]_i_20/O
                         net (fo=1, routed)           0.645    15.575    kd/x_reg[1][9]_i_20_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I1_O)        0.316    15.891 f  kd/x[1][9]_i_9/O
                         net (fo=18, routed)          1.238    17.129    kd/x[1][9]_i_9_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I5_O)        0.124    17.253 r  kd/x[1][9]_i_3/O
                         net (fo=42, routed)          0.891    18.144    kd/x[1][9]_i_3_n_0
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.124    18.268 r  kd/x[6][9]_i_1/O
                         net (fo=20, routed)          0.723    18.991    kd_n_18
    SLICE_X9Y16          FDRE                                         r  x_reg[6][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X9Y16          FDRE                                         r  x_reg[6][7]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X9Y16          FDRE (Setup_fdre_C_CE)      -0.205    14.804    x_reg[6][7]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -18.991    
  -------------------------------------------------------------------
                         slack                                 -4.187    

Slack (VIOLATED) :        -4.187ns  (required time - arrival time)
  Source:                 kd/key_down_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[6][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.839ns  (logic 3.399ns (24.562%)  route 10.440ns (75.438%))
  Logic Levels:           17  (LUT3=2 LUT5=1 LUT6=8 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.631     5.152    kd/clk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  kd/key_down_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  kd/key_down_reg[21]/Q
                         net (fo=7, routed)           1.492     7.100    kd/key_down[21]
    SLICE_X7Y33          LUT6 (Prop_lut6_I3_O)        0.124     7.224 f  kd/key_1[4]_i_161/O
                         net (fo=1, routed)           0.000     7.224    kd/key_1[4]_i_161_n_0
    SLICE_X7Y33          MUXF7 (Prop_muxf7_I1_O)      0.245     7.469 f  kd/key_1_reg[4]_i_132/O
                         net (fo=1, routed)           0.000     7.469    kd/key_1_reg[4]_i_132_n_0
    SLICE_X7Y33          MUXF8 (Prop_muxf8_I0_O)      0.104     7.573 f  kd/key_1_reg[4]_i_69/O
                         net (fo=1, routed)           0.666     8.239    kd/key_1_reg[4]_i_69_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I3_O)        0.316     8.555 f  kd/key_1[4]_i_34/O
                         net (fo=1, routed)           0.312     8.867    kd/key_1[4]_i_34_n_0
    SLICE_X8Y34          LUT3 (Prop_lut3_I2_O)        0.124     8.991 f  kd/key_1[4]_i_18/O
                         net (fo=75, routed)          0.886     9.878    kd/key_1[4]_i_18_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I1_O)        0.124    10.002 r  kd/key_1_code[1]_i_3/O
                         net (fo=18, routed)          1.256    11.258    kd/key_1_code[1]_i_3_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I4_O)        0.124    11.382 f  kd/key_1[4]_i_36/O
                         net (fo=1, routed)           0.000    11.382    kd/key_1[4]_i_36_n_0
    SLICE_X10Y33         MUXF7 (Prop_muxf7_I1_O)      0.247    11.629 f  kd/key_1_reg[4]_i_19/O
                         net (fo=1, routed)           0.000    11.629    kd/key_1_reg[4]_i_19_n_0
    SLICE_X10Y33         MUXF8 (Prop_muxf8_I0_O)      0.098    11.727 f  kd/key_1_reg[4]_i_7/O
                         net (fo=1, routed)           0.671    12.398    kd/key_1_reg[4]_i_7_n_0
    SLICE_X10Y34         LUT5 (Prop_lut5_I0_O)        0.319    12.717 r  kd/key_1[4]_i_3/O
                         net (fo=15, routed)          0.534    13.251    kd/key_1[4]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I3_O)        0.124    13.375 r  kd/key_1_code[1]_i_2/O
                         net (fo=33, routed)          1.125    14.500    kd/key_1_code_reg[8][1]
    SLICE_X7Y37          LUT6 (Prop_lut6_I2_O)        0.124    14.624 f  kd/task_finish[0]_i_73/O
                         net (fo=1, routed)           0.000    14.624    kd/task_finish[0]_i_73_n_0
    SLICE_X7Y37          MUXF7 (Prop_muxf7_I0_O)      0.212    14.836 f  kd/task_finish_reg[0]_i_22/O
                         net (fo=2, routed)           0.000    14.836    kd/task_finish_reg[0]_i_22_n_0
    SLICE_X7Y37          MUXF8 (Prop_muxf8_I1_O)      0.094    14.930 f  kd/x_reg[1][9]_i_20/O
                         net (fo=1, routed)           0.645    15.575    kd/x_reg[1][9]_i_20_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I1_O)        0.316    15.891 f  kd/x[1][9]_i_9/O
                         net (fo=18, routed)          1.238    17.129    kd/x[1][9]_i_9_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I5_O)        0.124    17.253 r  kd/x[1][9]_i_3/O
                         net (fo=42, routed)          0.891    18.144    kd/x[1][9]_i_3_n_0
    SLICE_X8Y14          LUT3 (Prop_lut3_I0_O)        0.124    18.268 r  kd/x[6][9]_i_1/O
                         net (fo=20, routed)          0.723    18.991    kd_n_18
    SLICE_X9Y16          FDRE                                         r  y_reg[6][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X9Y16          FDRE                                         r  y_reg[6][3]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X9Y16          FDRE (Setup_fdre_C_CE)      -0.205    14.804    y_reg[6][3]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -18.991    
  -------------------------------------------------------------------
                         slack                                 -4.187    

Slack (VIOLATED) :        -4.157ns  (required time - arrival time)
  Source:                 kd/key_down_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[2][4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.868ns  (logic 3.399ns (24.510%)  route 10.469ns (75.490%))
  Logic Levels:           17  (LUT3=2 LUT5=1 LUT6=8 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.631     5.152    kd/clk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  kd/key_down_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  kd/key_down_reg[21]/Q
                         net (fo=7, routed)           1.492     7.100    kd/key_down[21]
    SLICE_X7Y33          LUT6 (Prop_lut6_I3_O)        0.124     7.224 f  kd/key_1[4]_i_161/O
                         net (fo=1, routed)           0.000     7.224    kd/key_1[4]_i_161_n_0
    SLICE_X7Y33          MUXF7 (Prop_muxf7_I1_O)      0.245     7.469 f  kd/key_1_reg[4]_i_132/O
                         net (fo=1, routed)           0.000     7.469    kd/key_1_reg[4]_i_132_n_0
    SLICE_X7Y33          MUXF8 (Prop_muxf8_I0_O)      0.104     7.573 f  kd/key_1_reg[4]_i_69/O
                         net (fo=1, routed)           0.666     8.239    kd/key_1_reg[4]_i_69_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I3_O)        0.316     8.555 f  kd/key_1[4]_i_34/O
                         net (fo=1, routed)           0.312     8.867    kd/key_1[4]_i_34_n_0
    SLICE_X8Y34          LUT3 (Prop_lut3_I2_O)        0.124     8.991 f  kd/key_1[4]_i_18/O
                         net (fo=75, routed)          0.886     9.878    kd/key_1[4]_i_18_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I1_O)        0.124    10.002 r  kd/key_1_code[1]_i_3/O
                         net (fo=18, routed)          1.256    11.258    kd/key_1_code[1]_i_3_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I4_O)        0.124    11.382 f  kd/key_1[4]_i_36/O
                         net (fo=1, routed)           0.000    11.382    kd/key_1[4]_i_36_n_0
    SLICE_X10Y33         MUXF7 (Prop_muxf7_I1_O)      0.247    11.629 f  kd/key_1_reg[4]_i_19/O
                         net (fo=1, routed)           0.000    11.629    kd/key_1_reg[4]_i_19_n_0
    SLICE_X10Y33         MUXF8 (Prop_muxf8_I0_O)      0.098    11.727 f  kd/key_1_reg[4]_i_7/O
                         net (fo=1, routed)           0.671    12.398    kd/key_1_reg[4]_i_7_n_0
    SLICE_X10Y34         LUT5 (Prop_lut5_I0_O)        0.319    12.717 r  kd/key_1[4]_i_3/O
                         net (fo=15, routed)          0.534    13.251    kd/key_1[4]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I3_O)        0.124    13.375 r  kd/key_1_code[1]_i_2/O
                         net (fo=33, routed)          1.125    14.500    kd/key_1_code_reg[8][1]
    SLICE_X7Y37          LUT6 (Prop_lut6_I2_O)        0.124    14.624 f  kd/task_finish[0]_i_73/O
                         net (fo=1, routed)           0.000    14.624    kd/task_finish[0]_i_73_n_0
    SLICE_X7Y37          MUXF7 (Prop_muxf7_I0_O)      0.212    14.836 f  kd/task_finish_reg[0]_i_22/O
                         net (fo=2, routed)           0.000    14.836    kd/task_finish_reg[0]_i_22_n_0
    SLICE_X7Y37          MUXF8 (Prop_muxf8_I1_O)      0.094    14.930 f  kd/x_reg[1][9]_i_20/O
                         net (fo=1, routed)           0.645    15.575    kd/x_reg[1][9]_i_20_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I1_O)        0.316    15.891 f  kd/x[1][9]_i_9/O
                         net (fo=18, routed)          1.238    17.129    kd/x[1][9]_i_9_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I5_O)        0.124    17.253 r  kd/x[1][9]_i_3/O
                         net (fo=42, routed)          1.072    18.325    kd/x[1][9]_i_3_n_0
    SLICE_X2Y23          LUT3 (Prop_lut3_I0_O)        0.124    18.449 r  kd/x[2][9]_i_1/O
                         net (fo=20, routed)          0.571    19.020    kd_n_22
    SLICE_X3Y24          FDCE                                         r  x_reg[2][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X3Y24          FDCE                                         r  x_reg[2][4]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y24          FDCE (Setup_fdce_C_CE)      -0.205    14.863    x_reg[2][4]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -19.020    
  -------------------------------------------------------------------
                         slack                                 -4.157    

Slack (VIOLATED) :        -4.157ns  (required time - arrival time)
  Source:                 kd/key_down_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[2][9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.868ns  (logic 3.399ns (24.510%)  route 10.469ns (75.490%))
  Logic Levels:           17  (LUT3=2 LUT5=1 LUT6=8 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.631     5.152    kd/clk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  kd/key_down_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  kd/key_down_reg[21]/Q
                         net (fo=7, routed)           1.492     7.100    kd/key_down[21]
    SLICE_X7Y33          LUT6 (Prop_lut6_I3_O)        0.124     7.224 f  kd/key_1[4]_i_161/O
                         net (fo=1, routed)           0.000     7.224    kd/key_1[4]_i_161_n_0
    SLICE_X7Y33          MUXF7 (Prop_muxf7_I1_O)      0.245     7.469 f  kd/key_1_reg[4]_i_132/O
                         net (fo=1, routed)           0.000     7.469    kd/key_1_reg[4]_i_132_n_0
    SLICE_X7Y33          MUXF8 (Prop_muxf8_I0_O)      0.104     7.573 f  kd/key_1_reg[4]_i_69/O
                         net (fo=1, routed)           0.666     8.239    kd/key_1_reg[4]_i_69_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I3_O)        0.316     8.555 f  kd/key_1[4]_i_34/O
                         net (fo=1, routed)           0.312     8.867    kd/key_1[4]_i_34_n_0
    SLICE_X8Y34          LUT3 (Prop_lut3_I2_O)        0.124     8.991 f  kd/key_1[4]_i_18/O
                         net (fo=75, routed)          0.886     9.878    kd/key_1[4]_i_18_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I1_O)        0.124    10.002 r  kd/key_1_code[1]_i_3/O
                         net (fo=18, routed)          1.256    11.258    kd/key_1_code[1]_i_3_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I4_O)        0.124    11.382 f  kd/key_1[4]_i_36/O
                         net (fo=1, routed)           0.000    11.382    kd/key_1[4]_i_36_n_0
    SLICE_X10Y33         MUXF7 (Prop_muxf7_I1_O)      0.247    11.629 f  kd/key_1_reg[4]_i_19/O
                         net (fo=1, routed)           0.000    11.629    kd/key_1_reg[4]_i_19_n_0
    SLICE_X10Y33         MUXF8 (Prop_muxf8_I0_O)      0.098    11.727 f  kd/key_1_reg[4]_i_7/O
                         net (fo=1, routed)           0.671    12.398    kd/key_1_reg[4]_i_7_n_0
    SLICE_X10Y34         LUT5 (Prop_lut5_I0_O)        0.319    12.717 r  kd/key_1[4]_i_3/O
                         net (fo=15, routed)          0.534    13.251    kd/key_1[4]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I3_O)        0.124    13.375 r  kd/key_1_code[1]_i_2/O
                         net (fo=33, routed)          1.125    14.500    kd/key_1_code_reg[8][1]
    SLICE_X7Y37          LUT6 (Prop_lut6_I2_O)        0.124    14.624 f  kd/task_finish[0]_i_73/O
                         net (fo=1, routed)           0.000    14.624    kd/task_finish[0]_i_73_n_0
    SLICE_X7Y37          MUXF7 (Prop_muxf7_I0_O)      0.212    14.836 f  kd/task_finish_reg[0]_i_22/O
                         net (fo=2, routed)           0.000    14.836    kd/task_finish_reg[0]_i_22_n_0
    SLICE_X7Y37          MUXF8 (Prop_muxf8_I1_O)      0.094    14.930 f  kd/x_reg[1][9]_i_20/O
                         net (fo=1, routed)           0.645    15.575    kd/x_reg[1][9]_i_20_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I1_O)        0.316    15.891 f  kd/x[1][9]_i_9/O
                         net (fo=18, routed)          1.238    17.129    kd/x[1][9]_i_9_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I5_O)        0.124    17.253 r  kd/x[1][9]_i_3/O
                         net (fo=42, routed)          1.072    18.325    kd/x[1][9]_i_3_n_0
    SLICE_X2Y23          LUT3 (Prop_lut3_I0_O)        0.124    18.449 r  kd/x[2][9]_i_1/O
                         net (fo=20, routed)          0.571    19.020    kd_n_22
    SLICE_X3Y24          FDCE                                         r  y_reg[2][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X3Y24          FDCE                                         r  y_reg[2][9]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y24          FDCE (Setup_fdce_C_CE)      -0.205    14.863    y_reg[2][9]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -19.020    
  -------------------------------------------------------------------
                         slack                                 -4.157    

Slack (VIOLATED) :        -4.156ns  (required time - arrival time)
  Source:                 kd/key_down_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[11][1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.865ns  (logic 3.399ns (24.516%)  route 10.466ns (75.484%))
  Logic Levels:           17  (LUT3=2 LUT5=1 LUT6=8 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.631     5.152    kd/clk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  kd/key_down_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  kd/key_down_reg[21]/Q
                         net (fo=7, routed)           1.492     7.100    kd/key_down[21]
    SLICE_X7Y33          LUT6 (Prop_lut6_I3_O)        0.124     7.224 f  kd/key_1[4]_i_161/O
                         net (fo=1, routed)           0.000     7.224    kd/key_1[4]_i_161_n_0
    SLICE_X7Y33          MUXF7 (Prop_muxf7_I1_O)      0.245     7.469 f  kd/key_1_reg[4]_i_132/O
                         net (fo=1, routed)           0.000     7.469    kd/key_1_reg[4]_i_132_n_0
    SLICE_X7Y33          MUXF8 (Prop_muxf8_I0_O)      0.104     7.573 f  kd/key_1_reg[4]_i_69/O
                         net (fo=1, routed)           0.666     8.239    kd/key_1_reg[4]_i_69_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I3_O)        0.316     8.555 f  kd/key_1[4]_i_34/O
                         net (fo=1, routed)           0.312     8.867    kd/key_1[4]_i_34_n_0
    SLICE_X8Y34          LUT3 (Prop_lut3_I2_O)        0.124     8.991 f  kd/key_1[4]_i_18/O
                         net (fo=75, routed)          0.886     9.878    kd/key_1[4]_i_18_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I1_O)        0.124    10.002 r  kd/key_1_code[1]_i_3/O
                         net (fo=18, routed)          1.256    11.258    kd/key_1_code[1]_i_3_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I4_O)        0.124    11.382 f  kd/key_1[4]_i_36/O
                         net (fo=1, routed)           0.000    11.382    kd/key_1[4]_i_36_n_0
    SLICE_X10Y33         MUXF7 (Prop_muxf7_I1_O)      0.247    11.629 f  kd/key_1_reg[4]_i_19/O
                         net (fo=1, routed)           0.000    11.629    kd/key_1_reg[4]_i_19_n_0
    SLICE_X10Y33         MUXF8 (Prop_muxf8_I0_O)      0.098    11.727 f  kd/key_1_reg[4]_i_7/O
                         net (fo=1, routed)           0.671    12.398    kd/key_1_reg[4]_i_7_n_0
    SLICE_X10Y34         LUT5 (Prop_lut5_I0_O)        0.319    12.717 r  kd/key_1[4]_i_3/O
                         net (fo=15, routed)          0.534    13.251    kd/key_1[4]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I3_O)        0.124    13.375 r  kd/key_1_code[1]_i_2/O
                         net (fo=33, routed)          1.125    14.500    kd/key_1_code_reg[8][1]
    SLICE_X7Y37          LUT6 (Prop_lut6_I2_O)        0.124    14.624 f  kd/task_finish[0]_i_73/O
                         net (fo=1, routed)           0.000    14.624    kd/task_finish[0]_i_73_n_0
    SLICE_X7Y37          MUXF7 (Prop_muxf7_I0_O)      0.212    14.836 f  kd/task_finish_reg[0]_i_22/O
                         net (fo=2, routed)           0.000    14.836    kd/task_finish_reg[0]_i_22_n_0
    SLICE_X7Y37          MUXF8 (Prop_muxf8_I1_O)      0.094    14.930 f  kd/x_reg[1][9]_i_20/O
                         net (fo=1, routed)           0.645    15.575    kd/x_reg[1][9]_i_20_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I1_O)        0.316    15.891 f  kd/x[1][9]_i_9/O
                         net (fo=18, routed)          1.238    17.129    kd/x[1][9]_i_9_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I5_O)        0.124    17.253 r  kd/x[1][9]_i_3/O
                         net (fo=42, routed)          1.034    18.287    kd/x[1][9]_i_3_n_0
    SLICE_X5Y24          LUT3 (Prop_lut3_I0_O)        0.124    18.411 r  kd/x[11][9]_i_1/O
                         net (fo=20, routed)          0.606    19.017    kd_n_13
    SLICE_X5Y24          FDCE                                         r  x_reg[11][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.500    14.841    clk_IBUF_BUFG
    SLICE_X5Y24          FDCE                                         r  x_reg[11][1]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X5Y24          FDCE (Setup_fdce_C_CE)      -0.205    14.861    x_reg[11][1]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -19.017    
  -------------------------------------------------------------------
                         slack                                 -4.156    

Slack (VIOLATED) :        -4.156ns  (required time - arrival time)
  Source:                 kd/key_down_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[11][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.865ns  (logic 3.399ns (24.516%)  route 10.466ns (75.484%))
  Logic Levels:           17  (LUT3=2 LUT5=1 LUT6=8 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.631     5.152    kd/clk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  kd/key_down_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  kd/key_down_reg[21]/Q
                         net (fo=7, routed)           1.492     7.100    kd/key_down[21]
    SLICE_X7Y33          LUT6 (Prop_lut6_I3_O)        0.124     7.224 f  kd/key_1[4]_i_161/O
                         net (fo=1, routed)           0.000     7.224    kd/key_1[4]_i_161_n_0
    SLICE_X7Y33          MUXF7 (Prop_muxf7_I1_O)      0.245     7.469 f  kd/key_1_reg[4]_i_132/O
                         net (fo=1, routed)           0.000     7.469    kd/key_1_reg[4]_i_132_n_0
    SLICE_X7Y33          MUXF8 (Prop_muxf8_I0_O)      0.104     7.573 f  kd/key_1_reg[4]_i_69/O
                         net (fo=1, routed)           0.666     8.239    kd/key_1_reg[4]_i_69_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I3_O)        0.316     8.555 f  kd/key_1[4]_i_34/O
                         net (fo=1, routed)           0.312     8.867    kd/key_1[4]_i_34_n_0
    SLICE_X8Y34          LUT3 (Prop_lut3_I2_O)        0.124     8.991 f  kd/key_1[4]_i_18/O
                         net (fo=75, routed)          0.886     9.878    kd/key_1[4]_i_18_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I1_O)        0.124    10.002 r  kd/key_1_code[1]_i_3/O
                         net (fo=18, routed)          1.256    11.258    kd/key_1_code[1]_i_3_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I4_O)        0.124    11.382 f  kd/key_1[4]_i_36/O
                         net (fo=1, routed)           0.000    11.382    kd/key_1[4]_i_36_n_0
    SLICE_X10Y33         MUXF7 (Prop_muxf7_I1_O)      0.247    11.629 f  kd/key_1_reg[4]_i_19/O
                         net (fo=1, routed)           0.000    11.629    kd/key_1_reg[4]_i_19_n_0
    SLICE_X10Y33         MUXF8 (Prop_muxf8_I0_O)      0.098    11.727 f  kd/key_1_reg[4]_i_7/O
                         net (fo=1, routed)           0.671    12.398    kd/key_1_reg[4]_i_7_n_0
    SLICE_X10Y34         LUT5 (Prop_lut5_I0_O)        0.319    12.717 r  kd/key_1[4]_i_3/O
                         net (fo=15, routed)          0.534    13.251    kd/key_1[4]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I3_O)        0.124    13.375 r  kd/key_1_code[1]_i_2/O
                         net (fo=33, routed)          1.125    14.500    kd/key_1_code_reg[8][1]
    SLICE_X7Y37          LUT6 (Prop_lut6_I2_O)        0.124    14.624 f  kd/task_finish[0]_i_73/O
                         net (fo=1, routed)           0.000    14.624    kd/task_finish[0]_i_73_n_0
    SLICE_X7Y37          MUXF7 (Prop_muxf7_I0_O)      0.212    14.836 f  kd/task_finish_reg[0]_i_22/O
                         net (fo=2, routed)           0.000    14.836    kd/task_finish_reg[0]_i_22_n_0
    SLICE_X7Y37          MUXF8 (Prop_muxf8_I1_O)      0.094    14.930 f  kd/x_reg[1][9]_i_20/O
                         net (fo=1, routed)           0.645    15.575    kd/x_reg[1][9]_i_20_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I1_O)        0.316    15.891 f  kd/x[1][9]_i_9/O
                         net (fo=18, routed)          1.238    17.129    kd/x[1][9]_i_9_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I5_O)        0.124    17.253 r  kd/x[1][9]_i_3/O
                         net (fo=42, routed)          1.034    18.287    kd/x[1][9]_i_3_n_0
    SLICE_X5Y24          LUT3 (Prop_lut3_I0_O)        0.124    18.411 r  kd/x[11][9]_i_1/O
                         net (fo=20, routed)          0.606    19.017    kd_n_13
    SLICE_X5Y24          FDCE                                         r  y_reg[11][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.500    14.841    clk_IBUF_BUFG
    SLICE_X5Y24          FDCE                                         r  y_reg[11][0]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X5Y24          FDCE (Setup_fdce_C_CE)      -0.205    14.861    y_reg[11][0]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -19.017    
  -------------------------------------------------------------------
                         slack                                 -4.156    

Slack (VIOLATED) :        -4.154ns  (required time - arrival time)
  Source:                 kd/key_down_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[2][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.867ns  (logic 3.399ns (24.511%)  route 10.468ns (75.489%))
  Logic Levels:           17  (LUT3=2 LUT5=1 LUT6=8 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.631     5.152    kd/clk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  kd/key_down_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  kd/key_down_reg[21]/Q
                         net (fo=7, routed)           1.492     7.100    kd/key_down[21]
    SLICE_X7Y33          LUT6 (Prop_lut6_I3_O)        0.124     7.224 f  kd/key_1[4]_i_161/O
                         net (fo=1, routed)           0.000     7.224    kd/key_1[4]_i_161_n_0
    SLICE_X7Y33          MUXF7 (Prop_muxf7_I1_O)      0.245     7.469 f  kd/key_1_reg[4]_i_132/O
                         net (fo=1, routed)           0.000     7.469    kd/key_1_reg[4]_i_132_n_0
    SLICE_X7Y33          MUXF8 (Prop_muxf8_I0_O)      0.104     7.573 f  kd/key_1_reg[4]_i_69/O
                         net (fo=1, routed)           0.666     8.239    kd/key_1_reg[4]_i_69_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I3_O)        0.316     8.555 f  kd/key_1[4]_i_34/O
                         net (fo=1, routed)           0.312     8.867    kd/key_1[4]_i_34_n_0
    SLICE_X8Y34          LUT3 (Prop_lut3_I2_O)        0.124     8.991 f  kd/key_1[4]_i_18/O
                         net (fo=75, routed)          0.886     9.878    kd/key_1[4]_i_18_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I1_O)        0.124    10.002 r  kd/key_1_code[1]_i_3/O
                         net (fo=18, routed)          1.256    11.258    kd/key_1_code[1]_i_3_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I4_O)        0.124    11.382 f  kd/key_1[4]_i_36/O
                         net (fo=1, routed)           0.000    11.382    kd/key_1[4]_i_36_n_0
    SLICE_X10Y33         MUXF7 (Prop_muxf7_I1_O)      0.247    11.629 f  kd/key_1_reg[4]_i_19/O
                         net (fo=1, routed)           0.000    11.629    kd/key_1_reg[4]_i_19_n_0
    SLICE_X10Y33         MUXF8 (Prop_muxf8_I0_O)      0.098    11.727 f  kd/key_1_reg[4]_i_7/O
                         net (fo=1, routed)           0.671    12.398    kd/key_1_reg[4]_i_7_n_0
    SLICE_X10Y34         LUT5 (Prop_lut5_I0_O)        0.319    12.717 r  kd/key_1[4]_i_3/O
                         net (fo=15, routed)          0.534    13.251    kd/key_1[4]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I3_O)        0.124    13.375 r  kd/key_1_code[1]_i_2/O
                         net (fo=33, routed)          1.125    14.500    kd/key_1_code_reg[8][1]
    SLICE_X7Y37          LUT6 (Prop_lut6_I2_O)        0.124    14.624 f  kd/task_finish[0]_i_73/O
                         net (fo=1, routed)           0.000    14.624    kd/task_finish[0]_i_73_n_0
    SLICE_X7Y37          MUXF7 (Prop_muxf7_I0_O)      0.212    14.836 f  kd/task_finish_reg[0]_i_22/O
                         net (fo=2, routed)           0.000    14.836    kd/task_finish_reg[0]_i_22_n_0
    SLICE_X7Y37          MUXF8 (Prop_muxf8_I1_O)      0.094    14.930 f  kd/x_reg[1][9]_i_20/O
                         net (fo=1, routed)           0.645    15.575    kd/x_reg[1][9]_i_20_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I1_O)        0.316    15.891 f  kd/x[1][9]_i_9/O
                         net (fo=18, routed)          1.238    17.129    kd/x[1][9]_i_9_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I5_O)        0.124    17.253 r  kd/x[1][9]_i_3/O
                         net (fo=42, routed)          1.072    18.325    kd/x[1][9]_i_3_n_0
    SLICE_X2Y23          LUT3 (Prop_lut3_I0_O)        0.124    18.449 r  kd/x[2][9]_i_1/O
                         net (fo=20, routed)          0.570    19.019    kd_n_22
    SLICE_X3Y23          FDRE                                         r  y_reg[2][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  y_reg[2][5]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y23          FDRE (Setup_fdre_C_CE)      -0.205    14.865    y_reg[2][5]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -19.019    
  -------------------------------------------------------------------
                         slack                                 -4.154    

Slack (VIOLATED) :        -4.154ns  (required time - arrival time)
  Source:                 kd/key_down_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[2][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.867ns  (logic 3.399ns (24.511%)  route 10.468ns (75.489%))
  Logic Levels:           17  (LUT3=2 LUT5=1 LUT6=8 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.631     5.152    kd/clk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  kd/key_down_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  kd/key_down_reg[21]/Q
                         net (fo=7, routed)           1.492     7.100    kd/key_down[21]
    SLICE_X7Y33          LUT6 (Prop_lut6_I3_O)        0.124     7.224 f  kd/key_1[4]_i_161/O
                         net (fo=1, routed)           0.000     7.224    kd/key_1[4]_i_161_n_0
    SLICE_X7Y33          MUXF7 (Prop_muxf7_I1_O)      0.245     7.469 f  kd/key_1_reg[4]_i_132/O
                         net (fo=1, routed)           0.000     7.469    kd/key_1_reg[4]_i_132_n_0
    SLICE_X7Y33          MUXF8 (Prop_muxf8_I0_O)      0.104     7.573 f  kd/key_1_reg[4]_i_69/O
                         net (fo=1, routed)           0.666     8.239    kd/key_1_reg[4]_i_69_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I3_O)        0.316     8.555 f  kd/key_1[4]_i_34/O
                         net (fo=1, routed)           0.312     8.867    kd/key_1[4]_i_34_n_0
    SLICE_X8Y34          LUT3 (Prop_lut3_I2_O)        0.124     8.991 f  kd/key_1[4]_i_18/O
                         net (fo=75, routed)          0.886     9.878    kd/key_1[4]_i_18_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I1_O)        0.124    10.002 r  kd/key_1_code[1]_i_3/O
                         net (fo=18, routed)          1.256    11.258    kd/key_1_code[1]_i_3_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I4_O)        0.124    11.382 f  kd/key_1[4]_i_36/O
                         net (fo=1, routed)           0.000    11.382    kd/key_1[4]_i_36_n_0
    SLICE_X10Y33         MUXF7 (Prop_muxf7_I1_O)      0.247    11.629 f  kd/key_1_reg[4]_i_19/O
                         net (fo=1, routed)           0.000    11.629    kd/key_1_reg[4]_i_19_n_0
    SLICE_X10Y33         MUXF8 (Prop_muxf8_I0_O)      0.098    11.727 f  kd/key_1_reg[4]_i_7/O
                         net (fo=1, routed)           0.671    12.398    kd/key_1_reg[4]_i_7_n_0
    SLICE_X10Y34         LUT5 (Prop_lut5_I0_O)        0.319    12.717 r  kd/key_1[4]_i_3/O
                         net (fo=15, routed)          0.534    13.251    kd/key_1[4]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I3_O)        0.124    13.375 r  kd/key_1_code[1]_i_2/O
                         net (fo=33, routed)          1.125    14.500    kd/key_1_code_reg[8][1]
    SLICE_X7Y37          LUT6 (Prop_lut6_I2_O)        0.124    14.624 f  kd/task_finish[0]_i_73/O
                         net (fo=1, routed)           0.000    14.624    kd/task_finish[0]_i_73_n_0
    SLICE_X7Y37          MUXF7 (Prop_muxf7_I0_O)      0.212    14.836 f  kd/task_finish_reg[0]_i_22/O
                         net (fo=2, routed)           0.000    14.836    kd/task_finish_reg[0]_i_22_n_0
    SLICE_X7Y37          MUXF8 (Prop_muxf8_I1_O)      0.094    14.930 f  kd/x_reg[1][9]_i_20/O
                         net (fo=1, routed)           0.645    15.575    kd/x_reg[1][9]_i_20_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I1_O)        0.316    15.891 f  kd/x[1][9]_i_9/O
                         net (fo=18, routed)          1.238    17.129    kd/x[1][9]_i_9_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I5_O)        0.124    17.253 r  kd/x[1][9]_i_3/O
                         net (fo=42, routed)          1.072    18.325    kd/x[1][9]_i_3_n_0
    SLICE_X2Y23          LUT3 (Prop_lut3_I0_O)        0.124    18.449 r  kd/x[2][9]_i_1/O
                         net (fo=20, routed)          0.570    19.019    kd_n_22
    SLICE_X3Y23          FDRE                                         r  y_reg[2][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  y_reg[2][6]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y23          FDRE (Setup_fdre_C_CE)      -0.205    14.865    y_reg[2][6]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -19.019    
  -------------------------------------------------------------------
                         slack                                 -4.154    

Slack (VIOLATED) :        -4.153ns  (required time - arrival time)
  Source:                 kd/key_down_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[2][1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.899ns  (logic 3.399ns (24.454%)  route 10.500ns (75.546%))
  Logic Levels:           17  (LUT3=2 LUT5=1 LUT6=8 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.631     5.152    kd/clk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  kd/key_down_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  kd/key_down_reg[21]/Q
                         net (fo=7, routed)           1.492     7.100    kd/key_down[21]
    SLICE_X7Y33          LUT6 (Prop_lut6_I3_O)        0.124     7.224 f  kd/key_1[4]_i_161/O
                         net (fo=1, routed)           0.000     7.224    kd/key_1[4]_i_161_n_0
    SLICE_X7Y33          MUXF7 (Prop_muxf7_I1_O)      0.245     7.469 f  kd/key_1_reg[4]_i_132/O
                         net (fo=1, routed)           0.000     7.469    kd/key_1_reg[4]_i_132_n_0
    SLICE_X7Y33          MUXF8 (Prop_muxf8_I0_O)      0.104     7.573 f  kd/key_1_reg[4]_i_69/O
                         net (fo=1, routed)           0.666     8.239    kd/key_1_reg[4]_i_69_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I3_O)        0.316     8.555 f  kd/key_1[4]_i_34/O
                         net (fo=1, routed)           0.312     8.867    kd/key_1[4]_i_34_n_0
    SLICE_X8Y34          LUT3 (Prop_lut3_I2_O)        0.124     8.991 f  kd/key_1[4]_i_18/O
                         net (fo=75, routed)          0.886     9.878    kd/key_1[4]_i_18_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I1_O)        0.124    10.002 r  kd/key_1_code[1]_i_3/O
                         net (fo=18, routed)          1.256    11.258    kd/key_1_code[1]_i_3_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I4_O)        0.124    11.382 f  kd/key_1[4]_i_36/O
                         net (fo=1, routed)           0.000    11.382    kd/key_1[4]_i_36_n_0
    SLICE_X10Y33         MUXF7 (Prop_muxf7_I1_O)      0.247    11.629 f  kd/key_1_reg[4]_i_19/O
                         net (fo=1, routed)           0.000    11.629    kd/key_1_reg[4]_i_19_n_0
    SLICE_X10Y33         MUXF8 (Prop_muxf8_I0_O)      0.098    11.727 f  kd/key_1_reg[4]_i_7/O
                         net (fo=1, routed)           0.671    12.398    kd/key_1_reg[4]_i_7_n_0
    SLICE_X10Y34         LUT5 (Prop_lut5_I0_O)        0.319    12.717 r  kd/key_1[4]_i_3/O
                         net (fo=15, routed)          0.534    13.251    kd/key_1[4]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I3_O)        0.124    13.375 r  kd/key_1_code[1]_i_2/O
                         net (fo=33, routed)          1.125    14.500    kd/key_1_code_reg[8][1]
    SLICE_X7Y37          LUT6 (Prop_lut6_I2_O)        0.124    14.624 f  kd/task_finish[0]_i_73/O
                         net (fo=1, routed)           0.000    14.624    kd/task_finish[0]_i_73_n_0
    SLICE_X7Y37          MUXF7 (Prop_muxf7_I0_O)      0.212    14.836 f  kd/task_finish_reg[0]_i_22/O
                         net (fo=2, routed)           0.000    14.836    kd/task_finish_reg[0]_i_22_n_0
    SLICE_X7Y37          MUXF8 (Prop_muxf8_I1_O)      0.094    14.930 f  kd/x_reg[1][9]_i_20/O
                         net (fo=1, routed)           0.645    15.575    kd/x_reg[1][9]_i_20_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I1_O)        0.316    15.891 f  kd/x[1][9]_i_9/O
                         net (fo=18, routed)          1.238    17.129    kd/x[1][9]_i_9_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I5_O)        0.124    17.253 r  kd/x[1][9]_i_3/O
                         net (fo=42, routed)          1.072    18.325    kd/x[1][9]_i_3_n_0
    SLICE_X2Y23          LUT3 (Prop_lut3_I0_O)        0.124    18.449 r  kd/x[2][9]_i_1/O
                         net (fo=20, routed)          0.603    19.052    kd_n_22
    SLICE_X2Y24          FDCE                                         r  y_reg[2][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  y_reg[2][1]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X2Y24          FDCE (Setup_fdce_C_CE)      -0.169    14.899    y_reg[2][1]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -19.052    
  -------------------------------------------------------------------
                         slack                                 -4.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 kd/inst/inst/tx_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.484%)  route 0.223ns (54.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.596     1.479    kd/inst/inst/clk
    SLICE_X3Y47          FDCE                                         r  kd/inst/inst/tx_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  kd/inst/inst/tx_valid_reg/Q
                         net (fo=15, routed)          0.223     1.843    kd/inst/inst/Ps2Interface_i/frame_reg[9]_0
    SLICE_X3Y50          LUT4 (Prop_lut4_I0_O)        0.045     1.888 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.888    kd/inst/inst/Ps2Interface_i/FSM_onehot_state[3]_i_1_n_0
    SLICE_X3Y50          FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.864     1.992    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y50          FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X3Y50          FDCE (Hold_fdce_C_D)         0.091     1.839    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.249ns (49.598%)  route 0.253ns (50.402%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.596     1.479    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y49          FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.148     1.627 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/Q
                         net (fo=18, routed)          0.253     1.880    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[12]
    SLICE_X2Y50          LUT4 (Prop_lut4_I1_O)        0.101     1.981 r  kd/inst/inst/Ps2Interface_i/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     1.981    kd/inst/inst/Ps2Interface_i/counter[13]_i_1_n_0
    SLICE_X2Y50          FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.864     1.992    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y50          FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[13]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X2Y50          FDCE (Hold_fdce_C_D)         0.131     1.879    kd/inst/inst/Ps2Interface_i/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.246ns (49.295%)  route 0.253ns (50.705%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.596     1.479    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y49          FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.148     1.627 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/Q
                         net (fo=18, routed)          0.253     1.880    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[12]
    SLICE_X2Y50          LUT4 (Prop_lut4_I1_O)        0.098     1.978 r  kd/inst/inst/Ps2Interface_i/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     1.978    kd/inst/inst/Ps2Interface_i/counter[12]_i_1_n_0
    SLICE_X2Y50          FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.864     1.992    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y50          FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[12]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X2Y50          FDCE (Hold_fdce_C_D)         0.120     1.868    kd/inst/inst/Ps2Interface_i/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.327%)  route 0.299ns (61.673%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.594     1.477    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X4Y48          FDPE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDPE (Prop_fdpe_C_Q)         0.141     1.618 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/Q
                         net (fo=23, routed)          0.299     1.917    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[1]
    SLICE_X5Y50          LUT4 (Prop_lut4_I1_O)        0.045     1.962 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.962    kd/inst/inst/Ps2Interface_i/FSM_onehot_state[2]_i_1_n_0
    SLICE_X5Y50          FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.863     1.990    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X5Y50          FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X5Y50          FDCE (Hold_fdce_C_D)         0.092     1.838    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.246ns (45.226%)  route 0.298ns (54.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.594     1.477    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y51          FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.148     1.625 f  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[4]/Q
                         net (fo=5, routed)           0.298     1.923    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[4]
    SLICE_X2Y49          LUT6 (Prop_lut6_I5_O)        0.098     2.021 r  kd/inst/inst/Ps2Interface_i/ps2_data_en_inv_i_1/O
                         net (fo=1, routed)           0.000     2.021    kd/inst/inst/Ps2Interface_i/ps2_data_en_next
    SLICE_X2Y49          FDPE                                         r  kd/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.867     1.994    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y49          FDPE                                         r  kd/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/C
                         clock pessimism             -0.244     1.750    
    SLICE_X2Y49          FDPE (Hold_fdpe_C_D)         0.121     1.871    kd/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.208ns (37.174%)  route 0.352ns (62.826%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.594     1.477    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y51          FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/Q
                         net (fo=3, routed)           0.352     1.993    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[14]
    SLICE_X2Y49          LUT4 (Prop_lut4_I0_O)        0.044     2.037 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state[12]_i_1/O
                         net (fo=1, routed)           0.000     2.037    kd/inst/inst/Ps2Interface_i/FSM_onehot_state[12]_i_1_n_0
    SLICE_X2Y49          FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.867     1.994    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y49          FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X2Y49          FDCE (Hold_fdce_C_D)         0.131     1.881    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.245ns (44.742%)  route 0.303ns (55.258%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.596     1.479    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y49          FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.148     1.627 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/Q
                         net (fo=18, routed)          0.303     1.930    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[12]
    SLICE_X0Y50          LUT4 (Prop_lut4_I1_O)        0.097     2.027 r  kd/inst/inst/Ps2Interface_i/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     2.027    kd/inst/inst/Ps2Interface_i/counter[8]_i_1_n_0
    SLICE_X0Y50          FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.864     1.992    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y50          FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[8]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X0Y50          FDCE (Hold_fdce_C_D)         0.107     1.855    kd/inst/inst/Ps2Interface_i/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/data_inter_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/data_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.592     1.475    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X7Y52          FDPE                                         r  kd/inst/inst/Ps2Interface_i/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDPE (Prop_fdpe_C_Q)         0.141     1.616 r  kd/inst/inst/Ps2Interface_i/data_inter_reg/Q
                         net (fo=5, routed)           0.122     1.739    kd/inst/inst/Ps2Interface_i/data_inter
    SLICE_X6Y52          LUT6 (Prop_lut6_I5_O)        0.045     1.784 r  kd/inst/inst/Ps2Interface_i/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.784    kd/inst/inst/Ps2Interface_i/data_count[0]_i_1_n_0
    SLICE_X6Y52          FDCE                                         r  kd/inst/inst/Ps2Interface_i/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.863     1.990    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X6Y52          FDCE                                         r  kd/inst/inst/Ps2Interface_i/data_count_reg[0]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X6Y52          FDCE (Hold_fdce_C_D)         0.120     1.608    kd/inst/inst/Ps2Interface_i/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/data_inter_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/data_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.592     1.475    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X7Y52          FDPE                                         r  kd/inst/inst/Ps2Interface_i/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDPE (Prop_fdpe_C_Q)         0.141     1.616 r  kd/inst/inst/Ps2Interface_i/data_inter_reg/Q
                         net (fo=5, routed)           0.126     1.743    kd/inst/inst/Ps2Interface_i/data_inter
    SLICE_X6Y52          LUT6 (Prop_lut6_I5_O)        0.045     1.788 r  kd/inst/inst/Ps2Interface_i/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.788    kd/inst/inst/Ps2Interface_i/data_count[1]_i_1_n_0
    SLICE_X6Y52          FDCE                                         r  kd/inst/inst/Ps2Interface_i/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.863     1.990    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X6Y52          FDCE                                         r  kd/inst/inst/Ps2Interface_i/data_count_reg[1]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X6Y52          FDCE (Hold_fdce_C_D)         0.121     1.609    kd/inst/inst/Ps2Interface_i/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.246ns (44.327%)  route 0.309ns (55.673%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.596     1.479    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y49          FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.148     1.627 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/Q
                         net (fo=18, routed)          0.309     1.936    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[12]
    SLICE_X0Y50          LUT4 (Prop_lut4_I1_O)        0.098     2.034 r  kd/inst/inst/Ps2Interface_i/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     2.034    kd/inst/inst/Ps2Interface_i/counter[9]_i_1_n_0
    SLICE_X0Y50          FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.864     1.992    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y50          FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[9]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X0Y50          FDCE (Hold_fdce_C_D)         0.107     1.855    kd/inst/inst/Ps2Interface_i/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y17    a1/shift_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y17    a1/shift_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    a1/shift_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    a1/shift_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    a2/pb_in_delay_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y20    a2/pb_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y30    kd/key_down_reg[115]_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y29    kd/key_down_reg[118]_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y30    kd/key_down_reg[114]_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    key_1_code_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    key_1_code_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    key_1_code_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_wiz_0_inst/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y14   x_reg[15][6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y14    x_reg[1][1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y14    x_reg[1][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_wiz_0_inst/num_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   x_reg[5][1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y13    x_reg[6][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    a1/shift_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    a1/shift_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    a1/shift_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    a1/shift_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    a2/pb_in_delay_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y35    key_1_code_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y35    key_1_code_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y29    key_1_code_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y31   key_1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y25    x_reg[0][0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.404ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.529ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/clk_count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.917ns  (logic 0.456ns (6.592%)  route 6.461ns (93.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.622     5.143    a2/clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  a2/pb_out_reg/Q
                         net (fo=514, routed)         6.461    12.060    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y55          FDCE                                         f  kd/inst/inst/Ps2Interface_i/clk_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.509    14.850    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y55          FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X0Y55          FDCE (Recov_fdce_C_CLR)     -0.405    14.589    kd/inst/inst/Ps2Interface_i/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                         -12.060    
  -------------------------------------------------------------------
                         slack                                  2.529    

Slack (MET) :             2.529ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/clk_count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.917ns  (logic 0.456ns (6.592%)  route 6.461ns (93.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.622     5.143    a2/clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  a2/pb_out_reg/Q
                         net (fo=514, routed)         6.461    12.060    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y55          FDCE                                         f  kd/inst/inst/Ps2Interface_i/clk_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.509    14.850    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y55          FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X0Y55          FDCE (Recov_fdce_C_CLR)     -0.405    14.589    kd/inst/inst/Ps2Interface_i/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                         -12.060    
  -------------------------------------------------------------------
                         slack                                  2.529    

Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/clk_count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.626ns  (logic 0.456ns (6.881%)  route 6.170ns (93.119%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.622     5.143    a2/clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  a2/pb_out_reg/Q
                         net (fo=514, routed)         6.170    11.770    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y54          FDCE                                         f  kd/inst/inst/Ps2Interface_i/clk_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.509    14.850    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y54          FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X0Y54          FDCE (Recov_fdce_C_CLR)     -0.405    14.589    kd/inst/inst/Ps2Interface_i/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                  2.819    

Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/clk_count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.626ns  (logic 0.456ns (6.881%)  route 6.170ns (93.119%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.622     5.143    a2/clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  a2/pb_out_reg/Q
                         net (fo=514, routed)         6.170    11.770    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y54          FDCE                                         f  kd/inst/inst/Ps2Interface_i/clk_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.509    14.850    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y54          FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[1]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X0Y54          FDCE (Recov_fdce_C_CLR)     -0.405    14.589    kd/inst/inst/Ps2Interface_i/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                  2.819    

Slack (MET) :             2.865ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/clk_inter_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.626ns  (logic 0.456ns (6.881%)  route 6.170ns (93.119%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.622     5.143    a2/clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  a2/pb_out_reg/Q
                         net (fo=514, routed)         6.170    11.770    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y54          FDPE                                         f  kd/inst/inst/Ps2Interface_i/clk_inter_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.509    14.850    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y54          FDPE                                         r  kd/inst/inst/Ps2Interface_i/clk_inter_reg/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X0Y54          FDPE (Recov_fdpe_C_PRE)     -0.359    14.635    kd/inst/inst/Ps2Interface_i/clk_inter_reg
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.865ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/ps2_clk_s_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.626ns  (logic 0.456ns (6.881%)  route 6.170ns (93.119%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.622     5.143    a2/clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  a2/pb_out_reg/Q
                         net (fo=514, routed)         6.170    11.770    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y54          FDPE                                         f  kd/inst/inst/Ps2Interface_i/ps2_clk_s_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.509    14.850    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y54          FDPE                                         r  kd/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X0Y54          FDPE (Recov_fdpe_C_PRE)     -0.359    14.635    kd/inst/inst/Ps2Interface_i/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.964ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.482ns  (logic 0.456ns (7.034%)  route 6.026ns (92.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.622     5.143    a2/clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  a2/pb_out_reg/Q
                         net (fo=514, routed)         6.026    11.626    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y50          FDCE                                         f  kd/inst/inst/Ps2Interface_i/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.510    14.851    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y50          FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[10]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X0Y50          FDCE (Recov_fdce_C_CLR)     -0.405    14.590    kd/inst/inst/Ps2Interface_i/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -11.626    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             2.964ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.482ns  (logic 0.456ns (7.034%)  route 6.026ns (92.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.622     5.143    a2/clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  a2/pb_out_reg/Q
                         net (fo=514, routed)         6.026    11.626    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y50          FDCE                                         f  kd/inst/inst/Ps2Interface_i/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.510    14.851    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y50          FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[11]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X0Y50          FDCE (Recov_fdce_C_CLR)     -0.405    14.590    kd/inst/inst/Ps2Interface_i/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -11.626    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             2.964ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.482ns  (logic 0.456ns (7.034%)  route 6.026ns (92.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.622     5.143    a2/clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  a2/pb_out_reg/Q
                         net (fo=514, routed)         6.026    11.626    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y50          FDCE                                         f  kd/inst/inst/Ps2Interface_i/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.510    14.851    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y50          FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[5]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X0Y50          FDCE (Recov_fdce_C_CLR)     -0.405    14.590    kd/inst/inst/Ps2Interface_i/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -11.626    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             2.964ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.482ns  (logic 0.456ns (7.034%)  route 6.026ns (92.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.622     5.143    a2/clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 f  a2/pb_out_reg/Q
                         net (fo=514, routed)         6.026    11.626    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X0Y50          FDCE                                         f  kd/inst/inst/Ps2Interface_i/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         1.510    14.851    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X0Y50          FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[6]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X0Y50          FDCE (Recov_fdce_C_CLR)     -0.405    14.590    kd/inst/inst/Ps2Interface_i/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -11.626    
  -------------------------------------------------------------------
                         slack                                  2.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[9][0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.125%)  route 0.210ns (59.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.584     1.467    a2/clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 f  a2/pb_out_reg/Q
                         net (fo=514, routed)         0.210     1.819    rst2
    SLICE_X6Y20          FDCE                                         f  x_reg[9][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.853     1.980    clk_IBUF_BUFG
    SLICE_X6Y20          FDCE                                         r  x_reg[9][0]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X6Y20          FDCE (Remov_fdce_C_CLR)     -0.067     1.414    x_reg[9][0]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[1][4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.125%)  route 0.210ns (59.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.584     1.467    a2/clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 f  a2/pb_out_reg/Q
                         net (fo=514, routed)         0.210     1.819    rst2
    SLICE_X7Y20          FDCE                                         f  x_reg[1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.853     1.980    clk_IBUF_BUFG
    SLICE_X7Y20          FDCE                                         r  x_reg[1][4]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X7Y20          FDCE (Remov_fdce_C_CLR)     -0.092     1.389    x_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[10][8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.323%)  route 0.258ns (64.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.584     1.467    a2/clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 f  a2/pb_out_reg/Q
                         net (fo=514, routed)         0.258     1.866    rst2
    SLICE_X6Y18          FDCE                                         f  y_reg[10][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.855     1.982    clk_IBUF_BUFG
    SLICE_X6Y18          FDCE                                         r  y_reg[10][8]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X6Y18          FDCE (Remov_fdce_C_CLR)     -0.067     1.416    y_reg[10][8]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[9][3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.323%)  route 0.258ns (64.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.584     1.467    a2/clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 f  a2/pb_out_reg/Q
                         net (fo=514, routed)         0.258     1.866    rst2
    SLICE_X7Y18          FDCE                                         f  x_reg[9][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.855     1.982    clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  x_reg[9][3]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X7Y18          FDCE (Remov_fdce_C_CLR)     -0.092     1.391    x_reg[9][3]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[15][3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.170%)  route 0.272ns (65.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.584     1.467    a2/clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 f  a2/pb_out_reg/Q
                         net (fo=514, routed)         0.272     1.880    rst2
    SLICE_X5Y17          FDCE                                         f  x_reg[15][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X5Y17          FDCE                                         r  x_reg[15][3]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X5Y17          FDCE (Remov_fdce_C_CLR)     -0.092     1.392    x_reg[15][3]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[9][5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.053%)  route 0.344ns (70.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.584     1.467    a2/clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 f  a2/pb_out_reg/Q
                         net (fo=514, routed)         0.344     1.952    rst2
    SLICE_X9Y19          FDCE                                         f  x_reg[9][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X9Y19          FDCE                                         r  x_reg[9][5]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X9Y19          FDCE (Remov_fdce_C_CLR)     -0.092     1.383    x_reg[9][5]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[9][9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.053%)  route 0.344ns (70.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.584     1.467    a2/clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 f  a2/pb_out_reg/Q
                         net (fo=514, routed)         0.344     1.952    rst2
    SLICE_X9Y19          FDCE                                         f  x_reg[9][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X9Y19          FDCE                                         r  x_reg[9][9]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X9Y19          FDCE (Remov_fdce_C_CLR)     -0.092     1.383    x_reg[9][9]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[9][2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.053%)  route 0.344ns (70.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.584     1.467    a2/clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 f  a2/pb_out_reg/Q
                         net (fo=514, routed)         0.344     1.952    rst2
    SLICE_X9Y19          FDCE                                         f  y_reg[9][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X9Y19          FDCE                                         r  y_reg[9][2]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X9Y19          FDCE (Remov_fdce_C_CLR)     -0.092     1.383    y_reg[9][2]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[9][5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.053%)  route 0.344ns (70.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.584     1.467    a2/clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 f  a2/pb_out_reg/Q
                         net (fo=514, routed)         0.344     1.952    rst2
    SLICE_X9Y19          FDCE                                         f  y_reg[9][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X9Y19          FDCE                                         r  y_reg[9][5]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X9Y19          FDCE (Remov_fdce_C_CLR)     -0.092     1.383    y_reg[9][5]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[9][6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.053%)  route 0.344ns (70.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.584     1.467    a2/clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 f  a2/pb_out_reg/Q
                         net (fo=514, routed)         0.344     1.952    rst2
    SLICE_X9Y19          FDCE                                         f  y_reg[9][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=627, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X9Y19          FDCE                                         r  y_reg[9][6]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X9Y19          FDCE (Remov_fdce_C_CLR)     -0.092     1.383    y_reg[9][6]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.569    





