// Seed: 94475497
module module_0;
  reg   id_1;
  logic id_2;
  assign module_2.id_1 = 0;
  parameter id_3 = ~1 ^ -1'b0 ^ -1 ^ -1'b0 < -1;
  initial begin : LABEL_0
    id_1 = -1 / id_2;
    id_2 <= id_1;
  end
endmodule
module module_1 (
    output tri1 id_0,
    output supply0 id_1
);
  wire id_3;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0,
    input uwire id_1,
    input supply0 id_2,
    input tri0 id_3,
    output logic id_4
);
  always @(id_2 or posedge 1) begin : LABEL_0
    id_4 <= 1;
  end
  module_0 modCall_1 ();
endmodule
