 
****************************************
Report : qor
Design : aes_top
Version: M-2016.12-SP2
Date   : Wed Jul  4 09:42:15 2018
****************************************


  Timing Path Group 'CLK'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          1.49
  Critical Path Slack:           0.51
  Critical Path Clk Period:      4.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:             124404
  Buf/Inv Cell Count:           14109
  Buf Cell Count:                   3
  Inv Cell Count:               14106
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:    114701
  Sequential Cell Count:         9703
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   229215.244445
  Noncombinational Area: 73354.679445
  Buf/Inv Area:          15241.320606
  Total Buffer Area:             6.48
  Total Inverter Area:       15234.84
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:            302569.923890
  Design Area:          302569.923890


  Design Rules
  -----------------------------------
  Total Number of Nets:        124444
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: aduae260-lap

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.07
  Logic Optimization:                 10.52
  Mapping Optimization:              137.07
  -----------------------------------------
  Overall Compile Time:              355.07
  Overall Compile Wall Clock Time:   138.23

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
