Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\etc\mpu.filters
Done writing Tab View settings to:
	D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\etc\mpu.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff) template_data_in_out	axi4lite_0
  (0xa0001000-0xa0001fff)
template_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0006000-0xa0006fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0007000-0xa0007fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 620
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff) template_data_in_out	axi4lite_0
  (0xa0001000-0xa0001fff)
template_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0006000-0xa0006fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0007000-0xa0007fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 620
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff) template_data_in_out	axi4lite_0
  (0xa0001000-0xa0001fff)
template_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0006000-0xa0006fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0007000-0xa0007fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 620
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff) template_data_in_out	axi4lite_0
  (0xa0001000-0xa0001fff)
template_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0006000-0xa0006fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0007000-0xa0007fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 620
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff) template_data_in_out	axi4lite_0
  (0xa0001000-0xa0001fff)
template_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0006000-0xa0006fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0007000-0xa0007fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 620
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff) template_data_in_out	axi4lite_0
  (0xa0001000-0xa0001fff)
template_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0006000-0xa0006fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0007000-0xa0007fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 620
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff) template_data_in_out	axi4lite_0
  (0xa0001000-0xa0001fff)
template_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0006000-0xa0006fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0007000-0xa0007fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 620
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Sun Jan 29 20:35:18 2017
 make -f mpu.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle ise -lp D:/Egitim/ELEYLT-TezCalismasi/Work/v0_8/SupportFiles/  -toplevel no -ti mpu_i -msg __xps/ise/xmsgprops.lst mpu.mhs

Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle ise -lp
D:/Egitim/ELEYLT-TezCalismasi/Work/v0_8/SupportFiles/ -toplevel no -ti mpu_i
-msg __xps/ise/xmsgprops.lst mpu.mhs 

Parse D:/Egitim/ELEYLT-TezCalismasi/Work/v0_9/ISE/mpu/mpu.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.


**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff) template_data_in_out	axi4lite_0
  (0xa0001000-0xa0001fff)
template_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0006000-0xa0006fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0007000-0xa0007fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 620
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 7
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 16 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR:
   axi_interconnect_1_S_AWREGION - floating connection -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR:
   axi_interconnect_1_S_ARREGION - floating connection -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 223 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0xc0000000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0xc0000000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: iomodule, INSTANCE:iomodule_0 - tcl is overriding
   PARAMETER C_MASK value to 0xf0000000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\iomodule_v1_03_a\dat
   a\iomodule_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: iomodule, INSTANCE:iomodule_0 - tcl is overriding
   PARAMETER C_IO_MASK value to 0xf0000000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\iomodule_v1_03_a\dat
   a\iomodule_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: iomodule, INSTANCE:iomodule_0 - tcl is overriding
   PARAMETER C_INTC_POSITIVE value to 0b0000000000000001 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\iomodule_v1_03_a\dat
   a\iomodule_v2_1_0.mpd line 161 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi_interconnect_1: All SI 
WARNING:EDK -  and MI slots use AXI4-Lite protocol, and the interconnect is 
WARNING:EDK -  configured as a high-performance crossbar 
WARNING:EDK -  (C_INTERCONNECT_CONNECTIVITY_MODE = 1). AXI4-Lite traffic 
WARNING:EDK -  generally cannot take advantage of full crossbar functionality. 
WARNING:EDK -  To reduce resources, set C_INTERCONNECT_CONNECTIVITY_MODE = 0 
WARNING:EDK -  ("Shared-access").

INFO:EDK - 
   INFO:For axi_quad_spi, in the present instance, the C_SCK_RATIO is set to :
   16. 
INFO:EDK - 
   INFO: The EXT_SPI_CLK period is : 10000 ps.

INFO:EDK - 
   INFO: User can connect the same AXI clock connected to the core to
   EXT_SPI_CLK port with proper C_SCK_RATIO value.

INFO:EDK - 
   INFO: For the Winbond memories, the EXT_SPI_CLK is connected to 100000000 Hz
   clock source and C_SCK_RATIO is 16.

INFO:EDK - 
   INFO:Though other C_SCK_RATIO's are allowed in legacy mode, it is good to use
   C_SCK_RATIO = 2 to get the highest SPI clock at SPI interface.

Port present in Ethernet_Lite

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO:EDK - 
   INFO:The EXT_SPI_CLK  = clk_100_0000MHzPLL0 and  S_AXI_ACLK =
   clk_100_0000MHzPLL0 are connected to the same source of clock. 
INFO:EDK - 
   INFO:The EXT_SPI_CLK  = clk_100_0000MHzPLL0 and  S_AXI_ACLK =
   clk_100_0000MHzPLL0 are connected to the same source of clock. 
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The Ethernet_Lite core has constraints automatically generated by XPS in
implementation/ethernet_lite_wrapper/ethernet_lite_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_Lite core has constraints automatically generated by XPS in
implementation/ethernet_lite_wrapper/ethernet_lite_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:axi_quad_spi INSTANCE:qspi_flash -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 552 - Copying
(BBD-specified) netlist files.

Managing cache ...
IPNAME:axi_gpio INSTANCE:x_data_in_out -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 91 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:x_address_we -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 106 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:u_data_in_out -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 121 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:u_address_we -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 136 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:template_data_in_out -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 151 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:template_address_we -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 165 - Copying cache
implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 180 - Copying cache
implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 194 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 205 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 212 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 221 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 228 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 237 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 244 - Copying cache
implementation netlist
IPNAME:iomodule INSTANCE:iomodule_0 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 276 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:ideal_data_in_out -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 300 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_x21_x22 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 315 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_x12_x20 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 329 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_x10_x11 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 343 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_x01_x02 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 357 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_u22_x00 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 371 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_u20_u21 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 385 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_u11_u12 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 399 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_u02_u10 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 413 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_u00_u01 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 427 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_i_base -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 441 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 452 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 487 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:ideal_address_we -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 510 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 518 - Copying cache
implementation netlist
IPNAME:axi2axi_connector INSTANCE:axi2axi_connector_1 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 525 - Copying cache
implementation netlist
IPNAME:axi_quad_spi INSTANCE:qspi_flash -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 552 - Copying cache
implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 572 - Copying cache
implementation netlist
IPNAME:axi_ethernetlite INSTANCE:ethernet_lite -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 620 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 237 - elaborating
IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 465 - elaborating
IP
ERROR:EDK:3900 - issued from TCL procedure "syslevel_update" line 48
   clock_generator_0 (clock_generator) - Clock generator failed to generate a
   clock circuit for the design clock_generator_0. For error analysis and hints
   to successfully generate the clock circuit, please refer to the file
   clock_generator_0.log in the project directory,
   D:/Egitim/ELEYLT-TezCalismasi/Work/v0_9/ISE/mpu/clock_generator_0.log

ERROR:EDK:440 - platgen failed with errors!
Done!

********************************************************************************
At Local date and time: Sun Jan 29 20:39:28 2017
 make -f mpu.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle ise -lp D:/Egitim/ELEYLT-TezCalismasi/Work/v0_8/SupportFiles/  -toplevel no -ti mpu_i -msg __xps/ise/xmsgprops.lst mpu.mhs

Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle ise -lp
D:/Egitim/ELEYLT-TezCalismasi/Work/v0_8/SupportFiles/ -toplevel no -ti mpu_i
-msg __xps/ise/xmsgprops.lst mpu.mhs 

Parse D:/Egitim/ELEYLT-TezCalismasi/Work/v0_9/ISE/mpu/mpu.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.


**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff) template_data_in_out	axi4lite_0
  (0xa0001000-0xa0001fff)
template_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0006000-0xa0006fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0007000-0xa0007fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 620
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 7
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 16 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR:
   axi_interconnect_1_S_AWREGION - floating connection -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR:
   axi_interconnect_1_S_ARREGION - floating connection -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 223 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0xc0000000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0xc0000000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: iomodule, INSTANCE:iomodule_0 - tcl is overriding
   PARAMETER C_MASK value to 0xf0000000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\iomodule_v1_03_a\dat
   a\iomodule_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: iomodule, INSTANCE:iomodule_0 - tcl is overriding
   PARAMETER C_IO_MASK value to 0xf0000000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\iomodule_v1_03_a\dat
   a\iomodule_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: iomodule, INSTANCE:iomodule_0 - tcl is overriding
   PARAMETER C_INTC_POSITIVE value to 0b0000000000000001 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\iomodule_v1_03_a\dat
   a\iomodule_v2_1_0.mpd line 161 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi_interconnect_1: All SI 
WARNING:EDK -  and MI slots use AXI4-Lite protocol, and the interconnect is 
WARNING:EDK -  configured as a high-performance crossbar 
WARNING:EDK -  (C_INTERCONNECT_CONNECTIVITY_MODE = 1). AXI4-Lite traffic 
WARNING:EDK -  generally cannot take advantage of full crossbar functionality. 
WARNING:EDK -  To reduce resources, set C_INTERCONNECT_CONNECTIVITY_MODE = 0 
WARNING:EDK -  ("Shared-access").

INFO:EDK - 
   INFO:For axi_quad_spi, in the present instance, the C_SCK_RATIO is set to :
   16. 
INFO:EDK - 
   INFO: The EXT_SPI_CLK period is : 10000 ps.

INFO:EDK - 
   INFO: User can connect the same AXI clock connected to the core to
   EXT_SPI_CLK port with proper C_SCK_RATIO value.

INFO:EDK - 
   INFO: For the Winbond memories, the EXT_SPI_CLK is connected to 100000000 Hz
   clock source and C_SCK_RATIO is 16.

INFO:EDK - 
   INFO:Though other C_SCK_RATIO's are allowed in legacy mode, it is good to use
   C_SCK_RATIO = 2 to get the highest SPI clock at SPI interface.

Port present in Ethernet_Lite

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO:EDK - 
   INFO:The EXT_SPI_CLK  = clk_100_0000MHzPLL0 and  S_AXI_ACLK =
   clk_100_0000MHzPLL0 are connected to the same source of clock. 
INFO:EDK - 
   INFO:The EXT_SPI_CLK  = clk_100_0000MHzPLL0 and  S_AXI_ACLK =
   clk_100_0000MHzPLL0 are connected to the same source of clock. 
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The Ethernet_Lite core has constraints automatically generated by XPS in
implementation/ethernet_lite_wrapper/ethernet_lite_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_Lite core has constraints automatically generated by XPS in
implementation/ethernet_lite_wrapper/ethernet_lite_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:axi_quad_spi INSTANCE:qspi_flash -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 552 - Copying
(BBD-specified) netlist files.

Managing cache ...
IPNAME:axi_gpio INSTANCE:x_data_in_out -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 91 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:x_address_we -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 106 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:u_data_in_out -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 121 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:u_address_we -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 136 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:template_data_in_out -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 151 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:template_address_we -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 165 - Copying cache
implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 180 - Copying cache
implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 194 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 205 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 212 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 221 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 228 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 237 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 244 - Copying cache
implementation netlist
IPNAME:iomodule INSTANCE:iomodule_0 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 276 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:ideal_data_in_out -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 300 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_x21_x22 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 315 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_x12_x20 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 329 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_x10_x11 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 343 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_x01_x02 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 357 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_u22_x00 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 371 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_u20_u21 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 385 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_u11_u12 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 399 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_u02_u10 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 413 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_u00_u01 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 427 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_i_base -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 441 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 452 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 487 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:ideal_address_we -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 510 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 518 - Copying cache
implementation netlist
IPNAME:axi2axi_connector INSTANCE:axi2axi_connector_1 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 525 - Copying cache
implementation netlist
IPNAME:axi_quad_spi INSTANCE:qspi_flash -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 552 - Copying cache
implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 572 - Copying cache
implementation netlist
IPNAME:axi_ethernetlite INSTANCE:ethernet_lite -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 620 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 237 - elaborating
IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 465 - elaborating
IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 465 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.5/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.5/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:mpu_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 465 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.5/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.5/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. mpu_clock_generator_0_wrapper.ngc
../mpu_clock_generator_0_wrapper

Reading NGO file
"D:/Egitim/ELEYLT-TezCalismasi/Work/v0_9/ISE/mpu/implementation/clock_generator_
0_wrapper/mpu_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mpu_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../mpu_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/mpu.ucf file.

Rebuilding cache ...

Total run time: 152.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "mpu_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.5/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.5/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\etc\mpu.filters
Done writing Tab View settings to:
	D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\etc\mpu.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff) template_data_in_out	axi4lite_0
  (0xa0001000-0xa0001fff)
template_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0006000-0xa0006fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0007000-0xa0007fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 620
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff) template_data_in_out	axi4lite_0
  (0xa0001000-0xa0001fff)
template_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0006000-0xa0006fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0007000-0xa0007fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 620
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff) template_data_in_out	axi4lite_0
  (0xa0001000-0xa0001fff)
template_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0006000-0xa0006fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0007000-0xa0007fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 620
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff) template_data_in_out	axi4lite_0
  (0xa0001000-0xa0001fff)
template_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0006000-0xa0006fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0007000-0xa0007fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 620
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff) template_data_in_out	axi4lite_0
  (0xa0001000-0xa0001fff)
template_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0006000-0xa0006fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0007000-0xa0007fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 620
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff) template_data_in_out	axi4lite_0
  (0xa0001000-0xa0001fff)
template_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0006000-0xa0006fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0007000-0xa0007fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 620
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff) template_data_in_out	axi4lite_0
  (0xa0001000-0xa0001fff)
template_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0006000-0xa0006fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0007000-0xa0007fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 620
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff) template_data_in_out	axi4lite_0
  (0xa0001000-0xa0001fff)
template_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0006000-0xa0006fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0007000-0xa0007fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 620
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff) template_data_in_out	axi4lite_0
  (0xa0001000-0xa0001fff)
template_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0006000-0xa0006fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0007000-0xa0007fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 620
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff) template_data_in_out	axi4lite_0
  (0xa0001000-0xa0001fff)
template_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0006000-0xa0006fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0007000-0xa0007fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 620
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff) template_data_in_out	axi4lite_0
  (0xa0001000-0xa0001fff)
template_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0006000-0xa0006fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0007000-0xa0007fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 620
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff) template_data_in_out	axi4lite_0
  (0xa0001000-0xa0001fff)
template_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0006000-0xa0006fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0007000-0xa0007fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 620
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff) template_data_in_out	axi4lite_0
  (0xa0001000-0xa0001fff)
template_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0006000-0xa0006fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0007000-0xa0007fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 620
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff) template_data_in_out	axi4lite_0
  (0xa0001000-0xa0001fff)
template_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0006000-0xa0006fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0007000-0xa0007fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 620
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff) template_data_in_out	axi4lite_0
  (0xa0001000-0xa0001fff)
template_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0006000-0xa0006fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0007000-0xa0007fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 620
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff) template_data_in_out	axi4lite_0
  (0xa0001000-0xa0001fff)
template_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0006000-0xa0006fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0007000-0xa0007fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 620
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff) template_data_in_out	axi4lite_0
  (0xa0001000-0xa0001fff)
template_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0006000-0xa0006fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0007000-0xa0007fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 620
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff) template_data_in_out	axi4lite_0
  (0xa0001000-0xa0001fff)
template_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0006000-0xa0006fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0007000-0xa0007fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 620
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff) template_data_in_out	axi4lite_0
  (0xa0001000-0xa0001fff)
template_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0006000-0xa0006fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0007000-0xa0007fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 620
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff) template_data_in_out	axi4lite_0
  (0xa0001000-0xa0001fff)
template_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0006000-0xa0006fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0007000-0xa0007fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 620
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff) template_data_in_out	axi4lite_0
  (0xa0001000-0xa0001fff)
template_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0006000-0xa0006fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0007000-0xa0007fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 620
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff) template_data_in_out	axi4lite_0
  (0xa0001000-0xa0001fff)
template_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0006000-0xa0006fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0007000-0xa0007fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 620
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff) template_data_in_out	axi4lite_0
  (0xa0001000-0xa0001fff)
template_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0006000-0xa0006fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0007000-0xa0007fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 620
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff) template_data_in_out	axi4lite_0
  (0xa0001000-0xa0001fff)
template_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0006000-0xa0006fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0007000-0xa0007fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 620
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

template_data_in_out has been deleted from the project
template_address_we has been deleted from the project
Assigned Driver generic 1.00.a for instance axi2axi_connector_0
axi2axi_connector_0 has been added to the project
ERROR:EDK:3851 - IPNAME: axi2axi_connector, INSTANCE: axi2axi_connector_0 - The S_AXI interface does not have a valid connection 
ERROR:EDK:3851 - IPNAME: axi2axi_connector, INSTANCE: axi2axi_connector_0 - The S_AXI interface does not have a valid connection 
Assigned Driver generic 1.00.a for instance axi_interconnect_0
axi_interconnect_0 has been added to the project
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
ERROR:EDK:3851 - IPNAME: axi2axi_connector, INSTANCE: axi2axi_connector_0 - The S_AXI interface does not have a valid connection 
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
ERROR:EDK:3851 - IPNAME: axi2axi_connector, INSTANCE: axi2axi_connector_0 - The S_AXI interface does not have a valid connection 
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
ERROR:EDK:3851 - IPNAME: axi2axi_connector, INSTANCE: axi2axi_connector_0 - The S_AXI interface does not have a valid connection 
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
axi_interconnect_0 has been deleted from the project
ERROR:EDK:3851 - IPNAME: axi2axi_connector, INSTANCE: axi2axi_connector_0 - The S_AXI interface does not have a valid connection 
axi2axi_connector_0 has been deleted from the project
Assigned Driver gpio 3.00.a for instance axi_gpio_0
axi_gpio_0 has been added to the project
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver generic 1.00.a for instance axi2axi_connector_2
Assigned Driver generic 1.00.a for instance axi_interconnect_2
ERROR:EDK:3759 - AddresGen MHS Error Address Generator can not generate address map for your design. Please check if there is address conflict, clear the conflict and re-generate the address map.Please consult the online help for how to let Address Generator to overwrite the address. If Address Generator still can not generate the address map, please provide the address map manually.
WARNING:EDK:3967 - axi_gpio (axi_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 598 
WARNING:EDK:3967 - axi_gpio (axi_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 598 
INFO:EDK - Use error_i_base as reference
INFO:EDK - Create new axi2axi_connector IP instance axi2axi_connector_2
INFO:EDK - Create new axi_interconnect IP instance axi_interconnect_2
INFO:EDK - Connect port INTERCONNECT_ARESETN in axi_interconnect_2 to port INTERCONNECT_ARESETN in proc_sys_reset_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHzPLL0
INFO:EDK - External IO port grouping doneWARNING:EDK - Generate address failed during auto bus connection
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_gpio_0, however there is problem when generating address, please generate address manually
Assigned Driver gpio 3.00.a for instance axi_gpio_1
axi_gpio_1 has been added to the project
WARNING:EDK:3967 - axi_gpio (axi_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 598 
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_1, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_1, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_gpio_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:3759 - AddresGen MHS Error Invalid value for C_BASEADDR of axi_gpio_0Base address is larger than high address.
WARNING:EDK:3967 - axi_gpio (axi_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 598 
WARNING:EDK:3967 - axi_gpio (axi_gpio_1) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 629 
WARNING:EDK:3967 - axi_gpio (axi_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 598 
WARNING:EDK:3967 - axi_gpio (axi_gpio_1) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 629 
WARNING:EDK - Generate address failed during auto bus connection
WARNING:EDK:3967 - axi_gpio (axi_gpio_1) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 629 
WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A00_A02) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 480 
WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 480 
Assigned Driver gpio 3.00.a for instance axi_gpio_0
axi_gpio_0 has been added to the project
WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 480 
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:3759 - AddresGen MHS Error Invalid value for C_BASEADDR of template_A00_A01Base address is larger than high address.
WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 480 
WARNING:EDK:3967 - axi_gpio (axi_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 670 
WARNING:EDK:3845 - External port axi_gpio_0_GPIO_IO_pin already exists.
.WARNING:EDK:3845 - External port axi_gpio_0_GPIO2_IO_pin already exists.
.WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 480 
WARNING:EDK:3967 - axi_gpio (axi_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 670 
WARNING:EDK - Generate address failed during auto bus connection
WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 480 
WARNING:EDK:3967 - axi_gpio (template_A12_A20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A12_A20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
Assigned Driver gpio 3.00.a for instance axi_gpio_0
axi_gpio_0 has been added to the project
WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:3759 - AddresGen MHS Error Invalid value for C_BASEADDR of template_A00_A01Base address is larger than high address.
WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (axi_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 683 
WARNING:EDK:3845 - External port axi_gpio_0_GPIO_IO_pin already exists.
.WARNING:EDK:3845 - External port axi_gpio_0_GPIO2_IO_pin already exists.
.WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (axi_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 683 
WARNING:EDK - Generate address failed during auto bus connection
WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
Assigned Driver gpio 3.00.a for instance axi_gpio_0
axi_gpio_0 has been added to the project
WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:3759 - AddresGen MHS Error Invalid value for C_BASEADDR of template_A00_A01Base address is larger than high address.
WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (axi_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 696 
WARNING:EDK:3845 - External port axi_gpio_0_GPIO_IO_pin already exists.
.WARNING:EDK:3845 - External port axi_gpio_0_GPIO2_IO_pin already exists.
.WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (axi_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 696 
WARNING:EDK - Generate address failed during auto bus connection
WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
Assigned Driver gpio 3.00.a for instance axi_gpio_0
axi_gpio_0 has been added to the project
WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:3759 - AddresGen MHS Error Invalid value for C_BASEADDR of template_A00_A01Base address is larger than high address.
WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (axi_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 709 
WARNING:EDK:3845 - External port axi_gpio_0_GPIO_IO_pin already exists.
.WARNING:EDK:3845 - External port axi_gpio_0_GPIO2_IO_pin already exists.
.WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (axi_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 709 
WARNING:EDK - Generate address failed during auto bus connection
WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 548 
Assigned Driver gpio 3.00.a for instance axi_gpio_0
axi_gpio_0 has been added to the project
WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 548 
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:3759 - AddresGen MHS Error Invalid value for C_BASEADDR of template_A00_A01Base address is larger than high address.
WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 548 
WARNING:EDK:3967 - axi_gpio (axi_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 722 
WARNING:EDK:3845 - External port axi_gpio_0_GPIO_IO_pin already exists.
.WARNING:EDK:3845 - External port axi_gpio_0_GPIO2_IO_pin already exists.
.WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 548 
WARNING:EDK:3967 - axi_gpio (axi_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 722 
WARNING:EDK - Generate address failed during auto bus connection
WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 548 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 561 
Assigned Driver gpio 3.00.a for instance axi_gpio_0
axi_gpio_0 has been added to the project
WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 548 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 561 
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:3759 - AddresGen MHS Error Invalid value for C_BASEADDR of template_A00_A01Base address is larger than high address.
WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 548 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 561 
WARNING:EDK:3967 - axi_gpio (axi_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 735 
WARNING:EDK:3845 - External port axi_gpio_0_GPIO_IO_pin already exists.
.WARNING:EDK:3845 - External port axi_gpio_0_GPIO2_IO_pin already exists.
.WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 548 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 561 
WARNING:EDK:3967 - axi_gpio (axi_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 735 
WARNING:EDK - Generate address failed during auto bus connection
WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 548 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 561 
WARNING:EDK:3967 - axi_gpio (template_B21_B22) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 561 
WARNING:EDK:3967 - axi_gpio (template_B21_B22) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (template_B01_B02) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 155 
WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B21_B22) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (template_B01_B02) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 155 
WARNING:EDK:3967 - axi_gpio (template_B10_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B02) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 155 
WARNING:EDK:3967 - axi_gpio (template_B10_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
Assigned Driver gpio 3.00.a for instance axi_gpio_0
axi_gpio_0 has been added to the project
WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B02) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 155 
WARNING:EDK:3967 - axi_gpio (template_B10_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:3759 - AddresGen MHS Error Invalid value for C_BASEADDR of template_A00_A01Base address is larger than high address.
WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B02) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 155 
WARNING:EDK:3967 - axi_gpio (template_B10_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (axi_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 748 
WARNING:EDK:3845 - External port axi_gpio_0_GPIO_IO_pin already exists.
.WARNING:EDK:3845 - External port axi_gpio_0_GPIO2_IO_pin already exists.
.WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B02) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 155 
WARNING:EDK:3967 - axi_gpio (template_B10_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (axi_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 748 
WARNING:EDK - Generate address failed during auto bus connection
WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B02) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 155 
WARNING:EDK:3967 - axi_gpio (template_B10_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (template_B21_B22) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 587 
Assigned Driver gpio 3.00.a for instance axi_gpio_0
axi_gpio_0 has been added to the project
WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B02) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 155 
WARNING:EDK:3967 - axi_gpio (template_B10_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (template_B21_B22) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 587 
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:3759 - AddresGen MHS Error Invalid value for C_BASEADDR of template_A00_A01Base address is larger than high address.
WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B02) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 155 
WARNING:EDK:3967 - axi_gpio (template_B10_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (template_B21_B22) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 587 
WARNING:EDK:3967 - axi_gpio (axi_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 761 
WARNING:EDK:3845 - External port axi_gpio_0_GPIO_IO_pin already exists.
.WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B02) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 155 
WARNING:EDK:3967 - axi_gpio (template_B10_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (template_B21_B22) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 587 
WARNING:EDK:3967 - axi_gpio (axi_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 761 
WARNING:EDK - Generate address failed during auto bus connection
WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B02) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 155 
WARNING:EDK:3967 - axi_gpio (template_B10_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (template_B21_B22) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 587 
WARNING:EDK:3967 - axi_gpio (template_I_base) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 600 
Assigned Driver gpio 3.00.a for instance axi_gpio_0
axi_gpio_0 has been added to the project
WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B02) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 155 
WARNING:EDK:3967 - axi_gpio (template_B10_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (template_B21_B22) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 587 
WARNING:EDK:3967 - axi_gpio (template_I_base) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 600 
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver generic 1.00.a for instance axi2axi_connector_3
Assigned Driver generic 1.00.a for instance axi_interconnect_3
ERROR:EDK:3759 - AddresGen MHS Error Invalid value for C_BASEADDR of template_A00_A01Base address is larger than high address.
WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B02) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 155 
WARNING:EDK:3967 - axi_gpio (template_B10_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (template_B21_B22) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 587 
WARNING:EDK:3967 - axi_gpio (template_I_base) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 600 
WARNING:EDK:3967 - axi_gpio (axi_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 772 
WARNING:EDK:3845 - External port axi_gpio_0_GPIO_IO_pin already exists.
.WARNING:EDK:3845 - External port axi_gpio_0_GPIO2_IO_pin already exists.
.WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B02) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 155 
WARNING:EDK:3967 - axi_gpio (template_B10_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (template_B21_B22) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 587 
WARNING:EDK:3967 - axi_gpio (template_I_base) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 600 
WARNING:EDK:3967 - axi_gpio (axi_gpio_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 772 
WARNING:EDK - Generate address failed during auto bus connection
WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B02) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 155 
WARNING:EDK:3967 - axi_gpio (template_B10_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (template_B21_B22) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 587 
WARNING:EDK:3967 - axi_gpio (template_I_base) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 600 
WARNING:EDK:3967 - axi_gpio (template_ubnd_xbnd) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 619 
WARNING:EDK:3967 - axi_gpio (template_A00_A01) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 495 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B02) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 155 
WARNING:EDK:3967 - axi_gpio (template_B10_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (template_B21_B22) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 587 
WARNING:EDK:3967 - axi_gpio (template_I_base) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 600 
WARNING:EDK:3967 - axi_gpio (template_xbnd_ubnd) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 619 
ERROR:EDK - short length caused truncation
ERROR:EDK - short length caused truncation
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B02) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 155 
WARNING:EDK:3967 - axi_gpio (template_B10_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (template_B21_B22) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 587 
WARNING:EDK:3967 - axi_gpio (template_I_base) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 600 
WARNING:EDK:3967 - axi_gpio (template_xbnd_ubnd) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 619 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B02) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 155 
WARNING:EDK:3967 - axi_gpio (template_B10_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (template_B21_B22) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 587 
WARNING:EDK:3967 - axi_gpio (template_I_base) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 600 
WARNING:EDK:3967 - axi_gpio (template_xbnd_ubnd) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 619 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B02) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 155 
WARNING:EDK:3967 - axi_gpio (template_B10_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (template_B21_B22) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 587 
WARNING:EDK:3967 - axi_gpio (template_I_base) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 600 
WARNING:EDK:3967 - axi_gpio (template_xbnd_ubnd) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 619 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B02) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 155 
WARNING:EDK:3967 - axi_gpio (template_B10_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (template_B21_B22) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 587 
WARNING:EDK:3967 - axi_gpio (template_I_base) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 600 
WARNING:EDK:3967 - axi_gpio (template_xbnd_ubnd) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 619 
WARNING:EDK:3967 - axi_gpio (template_A02_A10) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B02) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 155 
WARNING:EDK:3967 - axi_gpio (template_B10_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (template_B21_B22) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 587 
WARNING:EDK:3967 - axi_gpio (template_I_base) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 600 
WARNING:EDK:3967 - axi_gpio (template_xbnd_ubnd) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 619 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B02) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 155 
WARNING:EDK:3967 - axi_gpio (template_B10_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (template_B21_B22) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 587 
WARNING:EDK:3967 - axi_gpio (template_I_base) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 600 
WARNING:EDK:3967 - axi_gpio (template_xbnd_ubnd) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 619 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B02) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 155 
WARNING:EDK:3967 - axi_gpio (template_B10_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (template_B21_B22) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 587 
WARNING:EDK:3967 - axi_gpio (template_I_base) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 600 
WARNING:EDK:3967 - axi_gpio (template_xbnd_ubnd) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 619 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B02) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 155 
WARNING:EDK:3967 - axi_gpio (template_B10_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (template_B21_B22) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 587 
WARNING:EDK:3967 - axi_gpio (template_I_base) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 600 
WARNING:EDK:4058 - INSTANCE: axi2axi_connector_3, BUS_INTERFACE: M_AXI -  is not connected to any slave. 
WARNING:EDK:2137 - Peripheral template_xbnd_ubnd is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
axi_interconnect_3 has been deleted from the project
axi2axi_connector_3 has been deleted from the project
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B02) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 155 
WARNING:EDK:3967 - axi_gpio (template_B10_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (template_B21_B22) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 587 
WARNING:EDK:3967 - axi_gpio (template_I_base) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 600 
WARNING:EDK:2137 - Peripheral template_xbnd_ubnd is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B02) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 155 
WARNING:EDK:3967 - axi_gpio (template_B10_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (template_B21_B22) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 587 
WARNING:EDK:3967 - axi_gpio (template_I_base) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 600 
WARNING:EDK:2137 - Peripheral template_xbnd_ubnd is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B02) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 155 
WARNING:EDK:3967 - axi_gpio (template_B10_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (template_B21_B22) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 587 
WARNING:EDK:3967 - axi_gpio (template_I_base) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 600 
WARNING:EDK:2137 - Peripheral template_xbnd_ubnd is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B02) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 155 
WARNING:EDK:3967 - axi_gpio (template_B10_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (template_B21_B22) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 587 
WARNING:EDK:3967 - axi_gpio (template_I_base) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 600 
WARNING:EDK:2137 - Peripheral template_xbnd_ubnd is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B02) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 155 
WARNING:EDK:3967 - axi_gpio (template_B10_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (template_B21_B22) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 587 
WARNING:EDK:3967 - axi_gpio (template_I_base) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 600 
WARNING:EDK:2137 - Peripheral template_xbnd_ubnd is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B02) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 155 
WARNING:EDK:3967 - axi_gpio (template_B10_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (template_B21_B22) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 587 
WARNING:EDK:3967 - axi_gpio (template_I_base) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 600 
WARNING:EDK:2137 - Peripheral template_xbnd_ubnd is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B02) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 155 
WARNING:EDK:3967 - axi_gpio (template_B10_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (template_B21_B22) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 587 
WARNING:EDK:3967 - axi_gpio (template_I_base) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 600 
WARNING:EDK:2137 - Peripheral template_xbnd_ubnd is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B02) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 155 
WARNING:EDK:3967 - axi_gpio (template_B10_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (template_B21_B22) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 587 
WARNING:EDK:3967 - axi_gpio (template_I_base) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 600 
WARNING:EDK:2137 - Peripheral template_xbnd_ubnd is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B02) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 155 
WARNING:EDK:3967 - axi_gpio (template_B10_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (template_B21_B22) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 587 
WARNING:EDK:3967 - axi_gpio (template_I_base) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 600 
WARNING:EDK:2137 - Peripheral template_xbnd_ubnd is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - axi_gpio (template_A11_A12) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 509 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B02) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 155 
WARNING:EDK:3967 - axi_gpio (template_B10_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (template_B21_B22) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 587 
WARNING:EDK:3967 - axi_gpio (template_I_base) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 600 
WARNING:EDK:3967 - axi_gpio (template_xbnd_ubnd) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 619 
WARNING:EDK:3967 - axi_gpio (template_A20_A21) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 522 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B02) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 155 
WARNING:EDK:3967 - axi_gpio (template_B10_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (template_B21_B22) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 587 
WARNING:EDK:3967 - axi_gpio (template_I_base) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 600 
WARNING:EDK:3967 - axi_gpio (template_xbnd_ubnd) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 619 
WARNING:EDK:3967 - axi_gpio (template_A22_B00) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 535 
WARNING:EDK:3967 - axi_gpio (template_B01_B02) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 155 
WARNING:EDK:3967 - axi_gpio (template_B10_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (template_B21_B22) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 587 
WARNING:EDK:3967 - axi_gpio (template_I_base) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 600 
WARNING:EDK:3967 - axi_gpio (template_xbnd_ubnd) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 619 
WARNING:EDK:3967 - axi_gpio (template_B01_B02) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 155 
WARNING:EDK:3967 - axi_gpio (template_B10_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (template_B21_B22) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 587 
WARNING:EDK:3967 - axi_gpio (template_I_base) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 600 
WARNING:EDK:3967 - axi_gpio (template_xbnd_ubnd) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 619 
ERROR:EDK:4056 - INST:template_A22_B00 BASEADDR-HIGHADDR:0xb0003000-0xb0003fff and INST:template_A20_A21 BASEADDR-HIGHADDR:0xb0003000-0xb0003fff - address space overlap!
WARNING:EDK:3967 - axi_gpio (template_B10_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (template_B21_B22) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 587 
WARNING:EDK:3967 - axi_gpio (template_I_base) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 600 
WARNING:EDK:3967 - axi_gpio (template_xbnd_ubnd) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 619 
ERROR:EDK:4056 - INST:template_B01_B02 BASEADDR-HIGHADDR:0xb0002000-0xb0002fff and INST:template_A11_A12 BASEADDR-HIGHADDR:0xb0002000-0xb0002fff - address space overlap!
ERROR:EDK:4056 - INST:template_A22_B00 BASEADDR-HIGHADDR:0xb0003000-0xb0003fff and INST:template_A20_A21 BASEADDR-HIGHADDR:0xb0003000-0xb0003fff - address space overlap!
WARNING:EDK:3967 - axi_gpio (template_B10_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (template_B21_B22) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 587 
WARNING:EDK:3967 - axi_gpio (template_I_base) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 600 
WARNING:EDK:3967 - axi_gpio (template_xbnd_ubnd) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 619 
ERROR:EDK:4056 - INST:template_B01_B02 BASEADDR-HIGHADDR:0xb0002000-0xb0002fff and INST:template_A11_A12 BASEADDR-HIGHADDR:0xb0002000-0xb0002fff - address space overlap!
WARNING:EDK:3967 - axi_gpio (template_B10_B11) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 142 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (template_B21_B22) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 587 
WARNING:EDK:3967 - axi_gpio (template_I_base) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 600 
WARNING:EDK:3967 - axi_gpio (template_xbnd_ubnd) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 619 
WARNING:EDK:3967 - axi_gpio (template_B12_B20) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 574 
WARNING:EDK:3967 - axi_gpio (template_B21_B22) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 587 
WARNING:EDK:3967 - axi_gpio (template_I_base) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 600 
WARNING:EDK:3967 - axi_gpio (template_xbnd_ubnd) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 619 
WARNING:EDK:3967 - axi_gpio (template_B21_B22) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 587 
WARNING:EDK:3967 - axi_gpio (template_I_base) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 600 
WARNING:EDK:3967 - axi_gpio (template_xbnd_ubnd) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 619 
WARNING:EDK:3967 - axi_gpio (template_I_base) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 600 
WARNING:EDK:3967 - axi_gpio (template_xbnd_ubnd) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 619 
WARNING:EDK:3967 - axi_gpio (template_xbnd_ubnd) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 619 
WARNING:EDK:3967 - axi_gpio (template_xbnd_ubnd) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 619 

********************************************************************************
At Local date and time: Mon Jan 30 18:49:33 2017
 make -f mpu.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle ise -lp D:/Egitim/ELEYLT-TezCalismasi/Work/v0_8/SupportFiles/  -toplevel no -ti mpu_i -msg __xps/ise/xmsgprops.lst mpu.mhs

Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle ise -lp
D:/Egitim/ELEYLT-TezCalismasi/Work/v0_8/SupportFiles/ -toplevel no -ti mpu_i
-msg __xps/ise/xmsgprops.lst mpu.mhs 

Parse D:/Egitim/ELEYLT-TezCalismasi/Work/v0_9/ISE/mpu/mpu.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.


**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 11
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 6
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 16 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR:
   axi_interconnect_2_S_AWREGION - floating connection -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR:
   axi_interconnect_2_S_ARREGION - floating connection -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR:
   axi_interconnect_1_S_AWREGION - floating connection -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR:
   axi_interconnect_1_S_ARREGION - floating connection -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 223 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0xc0000000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0xc0000000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: iomodule, INSTANCE:iomodule_0 - tcl is overriding
   PARAMETER C_MASK value to 0xf0000000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\iomodule_v1_03_a\dat
   a\iomodule_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: iomodule, INSTANCE:iomodule_0 - tcl is overriding
   PARAMETER C_IO_MASK value to 0xf0000000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\iomodule_v1_03_a\dat
   a\iomodule_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: iomodule, INSTANCE:iomodule_0 - tcl is overriding
   PARAMETER C_INTC_POSITIVE value to 0b0000000000000001 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\iomodule_v1_03_a\dat
   a\iomodule_v2_1_0.mpd line 161 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_2.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi_interconnect_1: All SI 
WARNING:EDK -  and MI slots use AXI4-Lite protocol, and the interconnect is 
WARNING:EDK -  configured as a high-performance crossbar 
WARNING:EDK -  (C_INTERCONNECT_CONNECTIVITY_MODE = 1). AXI4-Lite traffic 
WARNING:EDK -  generally cannot take advantage of full crossbar functionality. 
WARNING:EDK -  To reduce resources, set C_INTERCONNECT_CONNECTIVITY_MODE = 0 
WARNING:EDK -  ("Shared-access").

INFO:EDK - 
   INFO:For axi_quad_spi, in the present instance, the C_SCK_RATIO is set to :
   16. 
INFO:EDK - 
   INFO: The EXT_SPI_CLK period is : 10000 ps.

INFO:EDK - 
   INFO: User can connect the same AXI clock connected to the core to
   EXT_SPI_CLK port with proper C_SCK_RATIO value.

INFO:EDK - 
   INFO: For the Winbond memories, the EXT_SPI_CLK is connected to 100000000 Hz
   clock source and C_SCK_RATIO is 16.

INFO:EDK - 
   INFO:Though other C_SCK_RATIO's are allowed in legacy mode, it is good to use
   C_SCK_RATIO = 2 to get the highest SPI clock at SPI interface.

Port present in Ethernet_Lite

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO:EDK - 
   INFO:The EXT_SPI_CLK  = clk_100_0000MHzPLL0 and  S_AXI_ACLK =
   clk_100_0000MHzPLL0 are connected to the same source of clock. 
INFO:EDK - 
   INFO:The EXT_SPI_CLK  = clk_100_0000MHzPLL0 and  S_AXI_ACLK =
   clk_100_0000MHzPLL0 are connected to the same source of clock. 
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The Ethernet_Lite core has constraints automatically generated by XPS in
implementation/ethernet_lite_wrapper/ethernet_lite_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_Lite core has constraints automatically generated by XPS in
implementation/ethernet_lite_wrapper/ethernet_lite_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:axi_quad_spi INSTANCE:qspi_flash -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 728 - Copying
(BBD-specified) netlist files.

Managing cache ...
IPNAME:axi_gpio INSTANCE:x_data_in_out -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 108 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:x_address_we -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:u_data_in_out -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 138 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:u_address_we -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 153 - Copying cache
implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 305 - Copying cache
implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 319 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 330 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 337 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 346 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 353 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 362 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 369 - Copying cache
implementation netlist
IPNAME:iomodule INSTANCE:iomodule_0 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 401 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:ideal_data_in_out -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 425 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:ideal_address_we -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 440 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_x21_x22 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 455 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_x12_x20 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 469 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_x10_x11 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 483 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_x01_x02 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 497 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_u22_x00 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 511 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_u20_u21 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 525 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_u11_u12 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 539 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_u02_u10 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 553 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_u00_u01 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 567 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_i_base -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 581 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 592 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 665 - Copying cache
implementation netlist
IPNAME:axi2axi_connector INSTANCE:axi2axi_connector_1 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 703 - Copying cache
implementation netlist
IPNAME:axi_quad_spi INSTANCE:qspi_flash -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 728 - Copying cache
implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 748 - Copying cache
implementation netlist
IPNAME:axi_ethernetlite INSTANCE:ethernet_lite -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 362 - elaborating
IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 605 - elaborating
IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:template_i_base -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 168 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.5/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.5/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:template_b21_b22 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 179 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.5/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.5/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:template_b12_b20 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 193 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.5/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.5/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:template_b10_b11 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 207 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.5/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.5/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:template_b01_b02 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 221 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.5/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.5/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:template_a22_b00 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 235 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.5/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.5/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:template_a20_a21 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 249 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.5/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.5/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:template_a11_a12 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 263 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.5/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.5/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:template_a02_a10 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 277 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.5/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.5/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:template_a00_a01 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 291 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.5/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.5/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 605 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.5/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.5/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_interconnect_2 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 627 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.5/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.5/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_interconnect_1 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 635 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.5/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.5/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:template_xbnd_ubnd -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 643 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.5/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.5/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs
line 657 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.5/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.5/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi2axi_connector_2 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 672 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.5/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.5/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:mpu_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 605 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.5/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.5/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. mpu_clock_generator_0_wrapper.ngc
../mpu_clock_generator_0_wrapper

Reading NGO file
"D:/Egitim/ELEYLT-TezCalismasi/Work/v0_9/ISE/mpu/implementation/clock_generator_
0_wrapper/mpu_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mpu_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../mpu_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:mpu_axi_interconnect_2_wrapper INSTANCE:axi_interconnect_2 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 627 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.5/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.5/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. mpu_axi_interconnect_2_wrapper.ngc
../mpu_axi_interconnect_2_wrapper

Reading NGO file
"D:/Egitim/ELEYLT-TezCalismasi/Work/v0_9/ISE/mpu/implementation/axi_interconnect
_2_wrapper/mpu_axi_interconnect_2_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mpu_axi_interconnect_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../mpu_axi_interconnect_2_wrapper.blc"...

NGCBUILD done.
IPNAME:mpu_axi_interconnect_1_wrapper INSTANCE:axi_interconnect_1 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 635 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.5/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.5/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. mpu_axi_interconnect_1_wrapper.ngc
../mpu_axi_interconnect_1_wrapper

Reading NGO file
"D:/Egitim/ELEYLT-TezCalismasi/Work/v0_9/ISE/mpu/implementation/axi_interconnect
_1_wrapper/mpu_axi_interconnect_1_wrapper.ngc" ...
Loading design module
"../mpu_axi_interconnect_1_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mpu_axi_interconnect_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../mpu_axi_interconnect_1_wrapper.blc"...

NGCBUILD done.
IPNAME:mpu_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 657 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.5/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.5/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. mpu_axi4lite_0_wrapper.ngc
../mpu_axi4lite_0_wrapper

Reading NGO file
"D:/Egitim/ELEYLT-TezCalismasi/Work/v0_9/ISE/mpu/implementation/axi4lite_0_wrapp
er/mpu_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mpu_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../mpu_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/mpu.ucf file.

Rebuilding cache ...

Total run time: 432.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "mpu_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.5/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.5/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:32 - "D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\hdl\mpu.vhd" Line 4657: <template_i_base> is already declared in this region.
ERROR:HDLCompiler:854 - "D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\hdl\mpu.vhd" Line 107: Unit <structure> ignored due to previous errors.
Done!
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.5/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Mon Jan 30 19:22:18 2017
 make -f mpu.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx45csg324-3 -lang vhdl -intstyle ise -lp D:/Egitim/ELEYLT-TezCalismasi/Work/v0_8/SupportFiles/  -toplevel no -ti mpu_i -msg __xps/ise/xmsgprops.lst mpu.mhs

Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle ise -lp
D:/Egitim/ELEYLT-TezCalismasi/Work/v0_8/SupportFiles/ -toplevel no -ti mpu_i
-msg __xps/ise/xmsgprops.lst mpu.mhs 

Parse D:/Egitim/ELEYLT-TezCalismasi/Work/v0_9/ISE/mpu/mpu.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.


**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 11
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 6
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 16 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR:
   axi_interconnect_2_S_AWREGION - floating connection -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR:
   axi_interconnect_2_S_ARREGION - floating connection -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR:
   axi_interconnect_1_S_AWREGION - floating connection -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR:
   axi_interconnect_1_S_ARREGION - floating connection -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 223 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0xc0000000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0xc0000000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: iomodule, INSTANCE:iomodule_0 - tcl is overriding
   PARAMETER C_MASK value to 0xf0000000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\iomodule_v1_03_a\dat
   a\iomodule_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: iomodule, INSTANCE:iomodule_0 - tcl is overriding
   PARAMETER C_IO_MASK value to 0xf0000000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\iomodule_v1_03_a\dat
   a\iomodule_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: iomodule, INSTANCE:iomodule_0 - tcl is overriding
   PARAMETER C_INTC_POSITIVE value to 0b0000000000000001 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\iomodule_v1_03_a\dat
   a\iomodule_v2_1_0.mpd line 161 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_2.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi_interconnect_1: All SI 
WARNING:EDK -  and MI slots use AXI4-Lite protocol, and the interconnect is 
WARNING:EDK -  configured as a high-performance crossbar 
WARNING:EDK -  (C_INTERCONNECT_CONNECTIVITY_MODE = 1). AXI4-Lite traffic 
WARNING:EDK -  generally cannot take advantage of full crossbar functionality. 
WARNING:EDK -  To reduce resources, set C_INTERCONNECT_CONNECTIVITY_MODE = 0 
WARNING:EDK -  ("Shared-access").

INFO:EDK - 
   INFO:For axi_quad_spi, in the present instance, the C_SCK_RATIO is set to :
   16. 
INFO:EDK - 
   INFO: The EXT_SPI_CLK period is : 10000 ps.

INFO:EDK - 
   INFO: User can connect the same AXI clock connected to the core to
   EXT_SPI_CLK port with proper C_SCK_RATIO value.

INFO:EDK - 
   INFO: For the Winbond memories, the EXT_SPI_CLK is connected to 100000000 Hz
   clock source and C_SCK_RATIO is 16.

INFO:EDK - 
   INFO:Though other C_SCK_RATIO's are allowed in legacy mode, it is good to use
   C_SCK_RATIO = 2 to get the highest SPI clock at SPI interface.

Port present in Ethernet_Lite

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO:EDK - 
   INFO:The EXT_SPI_CLK  = clk_100_0000MHzPLL0 and  S_AXI_ACLK =
   clk_100_0000MHzPLL0 are connected to the same source of clock. 
INFO:EDK - 
   INFO:The EXT_SPI_CLK  = clk_100_0000MHzPLL0 and  S_AXI_ACLK =
   clk_100_0000MHzPLL0 are connected to the same source of clock. 
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The Ethernet_Lite core has constraints automatically generated by XPS in
implementation/ethernet_lite_wrapper/ethernet_lite_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_Lite core has constraints automatically generated by XPS in
implementation/ethernet_lite_wrapper/ethernet_lite_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:axi_quad_spi INSTANCE:qspi_flash -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 728 - Copying
(BBD-specified) netlist files.

Managing cache ...
IPNAME:axi_gpio INSTANCE:x_data_in_out -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 108 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:x_address_we -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 123 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:u_data_in_out -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 138 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:u_address_we -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 153 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:template_i_base -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 168 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:template_b21_b22 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 179 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:template_b12_b20 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 193 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:template_b10_b11 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 207 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:template_b01_b02 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 221 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:template_a22_b00 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 235 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:template_a20_a21 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 249 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:template_a11_a12 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 263 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:template_a02_a10 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 277 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:template_a00_a01 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 291 - Copying cache
implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 305 - Copying cache
implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 319 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 330 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 337 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 346 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 353 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 362 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 369 - Copying cache
implementation netlist
IPNAME:iomodule INSTANCE:iomodule_0 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 401 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:ideal_data_in_out -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 425 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:ideal_address_we -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 440 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_x21_x22 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 455 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_x12_x20 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 469 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_x10_x11 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 483 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_x01_x02 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 497 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_u22_x00 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 511 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_u20_u21 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 525 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_u11_u12 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 539 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_u02_u10 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 553 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_u00_u01 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 567 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:error_i_base -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 581 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 592 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_2 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 627 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 635 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:template_xbnd_ubnd -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 643 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 657 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_0 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 665 - Copying cache
implementation netlist
IPNAME:axi2axi_connector INSTANCE:axi2axi_connector_2 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 672 - Copying cache
implementation netlist
IPNAME:axi2axi_connector INSTANCE:axi2axi_connector_1 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 703 - Copying cache
implementation netlist
IPNAME:axi_quad_spi INSTANCE:qspi_flash -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 728 - Copying cache
implementation netlist
IPNAME:axi_s6_ddrx INSTANCE:mcb_ddr2 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 748 - Copying cache
implementation netlist
IPNAME:axi_ethernetlite INSTANCE:ethernet_lite -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 362 - elaborating
IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 605 - elaborating
IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 605 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.5/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.5/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:mpu_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 605 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.5/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.5/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx45csg324-3 -intstyle silent -i -sd .. mpu_clock_generator_0_wrapper.ngc
../mpu_clock_generator_0_wrapper

Reading NGO file
"D:/Egitim/ELEYLT-TezCalismasi/Work/v0_9/ISE/mpu/implementation/clock_generator_
0_wrapper/mpu_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mpu_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../mpu_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/mpu.ucf file.

Rebuilding cache ...

Total run time: 194.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "mpu_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.5/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.5/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\etc\mpu.filters
Done writing Tab View settings to:
	D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\etc\mpu.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\etc\mpu.filters
Done writing Tab View settings to:
	D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\etc\mpu.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f


Overriding IP level properties ...
INFO:EDK - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding PARAMETER
   C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 796
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
