

================================================================
== Vitis HLS Report for 'covariance'
================================================================
* Date:           Thu Apr 27 10:54:03 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        covariance
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.309 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max  |   Type  |
    +---------+---------+-----------+-----------+------+-------+---------+
    |     2520|    18392|  12.600 us|  91.960 us|  2521|  18393|       no|
    +---------+---------+-----------+-----------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_4  |     1472|    17344|  46 ~ 542|          -|          -|    32|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.02>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 22 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln0 = call void @covariance_Pipeline_VITIS_LOOP_11_1, i32 %data"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 24 [1/1] (1.02ns)   --->   "%store_ln22 = store i6 0, i6 %j" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:22]   --->   Operation 24 'store' 'store_ln22' <Predicate = true> <Delay = 1.02>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%spectopmodule_ln9 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:9]   --->   Operation 26 'spectopmodule' 'spectopmodule_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cov, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cov"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln0 = call void @covariance_Pipeline_VITIS_LOOP_11_1, i32 %data"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.body30.lr.ph" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:22]   --->   Operation 32 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.28>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%i = load i6 %j" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:22]   --->   Operation 33 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i6 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:22]   --->   Operation 34 'trunc' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.15ns)   --->   "%icmp_ln22 = icmp_eq  i6 %i, i6 32" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:22]   --->   Operation 35 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.15> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.35ns)   --->   "%add_ln22 = add i6 %i, i6 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:22]   --->   Operation 37 'add' 'add_ln22' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %for.body30.lr.ph.split, void %for.end58" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:22]   --->   Operation 38 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i6 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:22]   --->   Operation 39 'zext' 'zext_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln22" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 40 'getelementptr' 'data_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.61ns)   --->   "%xor_ln26 = xor i6 %i, i6 32" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 41 'xor' 'xor_ln26' <Predicate = (!icmp_ln22)> <Delay = 0.61> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln26_33 = zext i6 %xor_ln26" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 42 'zext' 'zext_ln26_33' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%data_addr_32 = getelementptr i32 %data, i64 0, i64 %zext_ln26_33" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 43 'getelementptr' 'data_addr_32' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (2.66ns)   --->   "%data_load = load i10 %data_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 44 'load' 'data_load' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 45 [2/2] (2.66ns)   --->   "%data_load_32 = load i10 %data_addr_32" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 45 'load' 'data_load_32' <Predicate = (!icmp_ln22)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 46 [1/1] (1.02ns)   --->   "%store_ln22 = store i6 %add_ln22, i6 %j" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:22]   --->   Operation 46 'store' 'store_ln22' <Predicate = (!icmp_ln22)> <Delay = 1.02>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln32 = ret i32 32" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:32]   --->   Operation 47 'ret' 'ret_ln32' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln26_31 = zext i6 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 48 'zext' 'zext_ln26_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_15_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 49 'bitconcatenate' 'tmp_15_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln26_34 = zext i7 %tmp_15_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 50 'zext' 'zext_ln26_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%data_addr_33 = getelementptr i32 %data, i64 0, i64 %zext_ln26_34" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 51 'getelementptr' 'data_addr_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i6 %xor_ln26" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 52 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln26_35 = zext i7 %sext_ln26" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 53 'zext' 'zext_ln26_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%data_addr_34 = getelementptr i32 %data, i64 0, i64 %zext_ln26_35" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 54 'getelementptr' 'data_addr_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.39ns)   --->   "%add_ln26_32 = add i8 %zext_ln26_31, i8 160" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 55 'add' 'add_ln26_32' <Predicate = true> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/2] (2.66ns)   --->   "%data_load = load i10 %data_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 56 'load' 'data_load' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i32 %data_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 57 'trunc' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/2] (2.66ns)   --->   "%data_load_32 = load i10 %data_addr_32" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 58 'load' 'data_load_32' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln26_33 = trunc i32 %data_load_32" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 59 'trunc' 'trunc_ln26_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (2.66ns)   --->   "%data_load_33 = load i10 %data_addr_33" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 60 'load' 'data_load_33' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 61 [2/2] (2.66ns)   --->   "%data_load_34 = load i10 %data_addr_34" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 61 'load' 'data_load_34' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 2.66>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_16_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 2, i6 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 62 'bitconcatenate' 'tmp_16_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln26_36 = zext i8 %tmp_16_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 63 'zext' 'zext_ln26_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%data_addr_35 = getelementptr i32 %data, i64 0, i64 %zext_ln26_36" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 64 'getelementptr' 'data_addr_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln26_37 = zext i8 %add_ln26_32" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 65 'zext' 'zext_ln26_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%data_addr_36 = getelementptr i32 %data, i64 0, i64 %zext_ln26_37" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 66 'getelementptr' 'data_addr_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/2] (2.66ns)   --->   "%data_load_33 = load i10 %data_addr_33" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 67 'load' 'data_load_33' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln26_34 = trunc i32 %data_load_33" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 68 'trunc' 'trunc_ln26_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/2] (2.66ns)   --->   "%data_load_34 = load i10 %data_addr_34" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 69 'load' 'data_load_34' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln26_35 = trunc i32 %data_load_34" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 70 'trunc' 'trunc_ln26_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [2/2] (2.66ns)   --->   "%data_load_35 = load i10 %data_addr_35" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 71 'load' 'data_load_35' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 72 [2/2] (2.66ns)   --->   "%data_load_36 = load i10 %data_addr_36" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 72 'load' 'data_load_36' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 2.66>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln26_32 = zext i6 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 73 'zext' 'zext_ln26_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i7 %tmp_15_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 74 'sext' 'sext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln26_38 = zext i8 %sext_ln26_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 75 'zext' 'zext_ln26_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%data_addr_37 = getelementptr i32 %data, i64 0, i64 %zext_ln26_38" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 76 'getelementptr' 'data_addr_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i6 %xor_ln26" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 77 'sext' 'sext_ln26_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln26_39 = zext i8 %sext_ln26_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 78 'zext' 'zext_ln26_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%data_addr_38 = getelementptr i32 %data, i64 0, i64 %zext_ln26_39" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 79 'getelementptr' 'data_addr_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (1.40ns)   --->   "%add_ln26_34 = add i9 %zext_ln26_32, i9 288" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 80 'add' 'add_ln26_34' <Predicate = true> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/2] (2.66ns)   --->   "%data_load_35 = load i10 %data_addr_35" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 81 'load' 'data_load_35' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln26_36 = trunc i32 %data_load_35" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 82 'trunc' 'trunc_ln26_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/2] (2.66ns)   --->   "%data_load_36 = load i10 %data_addr_36" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 83 'load' 'data_load_36' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln26_37 = trunc i32 %data_load_36" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 84 'trunc' 'trunc_ln26_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [2/2] (2.66ns)   --->   "%data_load_37 = load i10 %data_addr_37" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 85 'load' 'data_load_37' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 86 [2/2] (2.66ns)   --->   "%data_load_38 = load i10 %data_addr_38" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 86 'load' 'data_load_38' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 2.66>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_18_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 4, i6 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 87 'bitconcatenate' 'tmp_18_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln26_40 = zext i9 %tmp_18_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 88 'zext' 'zext_ln26_40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%data_addr_39 = getelementptr i32 %data, i64 0, i64 %zext_ln26_40" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 89 'getelementptr' 'data_addr_39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln26_41 = zext i9 %add_ln26_34" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 90 'zext' 'zext_ln26_41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%data_addr_40 = getelementptr i32 %data, i64 0, i64 %zext_ln26_41" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 91 'getelementptr' 'data_addr_40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (1.40ns)   --->   "%add_ln26_35 = add i9 %zext_ln26_32, i9 352" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 92 'add' 'add_ln26_35' <Predicate = true> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/2] (2.66ns)   --->   "%data_load_37 = load i10 %data_addr_37" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 93 'load' 'data_load_37' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln26_38 = trunc i32 %data_load_37" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 94 'trunc' 'trunc_ln26_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/2] (2.66ns)   --->   "%data_load_38 = load i10 %data_addr_38" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 95 'load' 'data_load_38' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln26_39 = trunc i32 %data_load_38" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 96 'trunc' 'trunc_ln26_39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [2/2] (2.66ns)   --->   "%data_load_39 = load i10 %data_addr_39" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 97 'load' 'data_load_39' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 98 [2/2] (2.66ns)   --->   "%data_load_40 = load i10 %data_addr_40" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 98 'load' 'data_load_40' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 8 <SV = 7> <Delay = 2.66>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_19_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 5, i6 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 99 'bitconcatenate' 'tmp_19_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln26_42 = zext i9 %tmp_19_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 100 'zext' 'zext_ln26_42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%data_addr_41 = getelementptr i32 %data, i64 0, i64 %zext_ln26_42" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 101 'getelementptr' 'data_addr_41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln26_43 = zext i9 %add_ln26_35" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 102 'zext' 'zext_ln26_43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%data_addr_42 = getelementptr i32 %data, i64 0, i64 %zext_ln26_43" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 103 'getelementptr' 'data_addr_42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/2] (2.66ns)   --->   "%data_load_39 = load i10 %data_addr_39" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 104 'load' 'data_load_39' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln26_40 = trunc i32 %data_load_39" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 105 'trunc' 'trunc_ln26_40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/2] (2.66ns)   --->   "%data_load_40 = load i10 %data_addr_40" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 106 'load' 'data_load_40' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln26_41 = trunc i32 %data_load_40" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 107 'trunc' 'trunc_ln26_41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [2/2] (2.66ns)   --->   "%data_load_41 = load i10 %data_addr_41" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 108 'load' 'data_load_41' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 109 [2/2] (2.66ns)   --->   "%data_load_42 = load i10 %data_addr_42" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 109 'load' 'data_load_42' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 9 <SV = 8> <Delay = 2.66>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln26_3 = sext i8 %tmp_16_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 110 'sext' 'sext_ln26_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln26_44 = zext i9 %sext_ln26_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 111 'zext' 'zext_ln26_44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%data_addr_43 = getelementptr i32 %data, i64 0, i64 %zext_ln26_44" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 112 'getelementptr' 'data_addr_43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln26_4 = sext i8 %add_ln26_32" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 113 'sext' 'sext_ln26_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln26_45 = zext i9 %sext_ln26_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 114 'zext' 'zext_ln26_45' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%data_addr_44 = getelementptr i32 %data, i64 0, i64 %zext_ln26_45" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 115 'getelementptr' 'data_addr_44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/2] (2.66ns)   --->   "%data_load_41 = load i10 %data_addr_41" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 116 'load' 'data_load_41' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln26_42 = trunc i32 %data_load_41" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 117 'trunc' 'trunc_ln26_42' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/2] (2.66ns)   --->   "%data_load_42 = load i10 %data_addr_42" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 118 'load' 'data_load_42' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln26_43 = trunc i32 %data_load_42" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 119 'trunc' 'trunc_ln26_43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [2/2] (2.66ns)   --->   "%data_load_43 = load i10 %data_addr_43" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 120 'load' 'data_load_43' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 121 [2/2] (2.66ns)   --->   "%data_load_44 = load i10 %data_addr_44" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 121 'load' 'data_load_44' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 10 <SV = 9> <Delay = 2.66>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i6 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 122 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln26_5 = sext i7 %tmp_15_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 123 'sext' 'sext_ln26_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln26_46 = zext i9 %sext_ln26_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 124 'zext' 'zext_ln26_46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%data_addr_45 = getelementptr i32 %data, i64 0, i64 %zext_ln26_46" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 125 'getelementptr' 'data_addr_45' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln26_6 = sext i6 %xor_ln26" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 126 'sext' 'sext_ln26_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln26_47 = zext i9 %sext_ln26_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 127 'zext' 'zext_ln26_47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%data_addr_46 = getelementptr i32 %data, i64 0, i64 %zext_ln26_47" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 128 'getelementptr' 'data_addr_46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (1.41ns)   --->   "%add_ln26_38 = add i10 %zext_ln26, i10 544" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 129 'add' 'add_ln26_38' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/2] (2.66ns)   --->   "%data_load_43 = load i10 %data_addr_43" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 130 'load' 'data_load_43' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln26_44 = trunc i32 %data_load_43" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 131 'trunc' 'trunc_ln26_44' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/2] (2.66ns)   --->   "%data_load_44 = load i10 %data_addr_44" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 132 'load' 'data_load_44' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln26_45 = trunc i32 %data_load_44" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 133 'trunc' 'trunc_ln26_45' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [2/2] (2.66ns)   --->   "%data_load_45 = load i10 %data_addr_45" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 134 'load' 'data_load_45' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 135 [2/2] (2.66ns)   --->   "%data_load_46 = load i10 %data_addr_46" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 135 'load' 'data_load_46' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 11 <SV = 10> <Delay = 2.66>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_22_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 8, i6 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 136 'bitconcatenate' 'tmp_22_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln26_48 = zext i10 %tmp_22_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 137 'zext' 'zext_ln26_48' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%data_addr_47 = getelementptr i32 %data, i64 0, i64 %zext_ln26_48" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 138 'getelementptr' 'data_addr_47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln26_49 = zext i10 %add_ln26_38" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 139 'zext' 'zext_ln26_49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%data_addr_48 = getelementptr i32 %data, i64 0, i64 %zext_ln26_49" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 140 'getelementptr' 'data_addr_48' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (1.41ns)   --->   "%add_ln26_39 = add i10 %zext_ln26, i10 608" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 141 'add' 'add_ln26_39' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [1/2] (2.66ns)   --->   "%data_load_45 = load i10 %data_addr_45" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 142 'load' 'data_load_45' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln26_46 = trunc i32 %data_load_45" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 143 'trunc' 'trunc_ln26_46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/2] (2.66ns)   --->   "%data_load_46 = load i10 %data_addr_46" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 144 'load' 'data_load_46' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln26_47 = trunc i32 %data_load_46" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 145 'trunc' 'trunc_ln26_47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 146 [2/2] (2.66ns)   --->   "%data_load_47 = load i10 %data_addr_47" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 146 'load' 'data_load_47' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 147 [2/2] (2.66ns)   --->   "%data_load_48 = load i10 %data_addr_48" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 147 'load' 'data_load_48' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 12 <SV = 11> <Delay = 2.66>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_23_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 9, i6 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 148 'bitconcatenate' 'tmp_23_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln26_50 = zext i10 %tmp_23_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 149 'zext' 'zext_ln26_50' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%data_addr_49 = getelementptr i32 %data, i64 0, i64 %zext_ln26_50" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 150 'getelementptr' 'data_addr_49' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln26_51 = zext i10 %add_ln26_39" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 151 'zext' 'zext_ln26_51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%data_addr_50 = getelementptr i32 %data, i64 0, i64 %zext_ln26_51" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 152 'getelementptr' 'data_addr_50' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (1.41ns)   --->   "%add_ln26_40 = add i10 %zext_ln26, i10 672" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 153 'add' 'add_ln26_40' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 154 [1/2] (2.66ns)   --->   "%data_load_47 = load i10 %data_addr_47" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 154 'load' 'data_load_47' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln26_48 = trunc i32 %data_load_47" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 155 'trunc' 'trunc_ln26_48' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 156 [1/2] (2.66ns)   --->   "%data_load_48 = load i10 %data_addr_48" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 156 'load' 'data_load_48' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln26_49 = trunc i32 %data_load_48" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 157 'trunc' 'trunc_ln26_49' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [2/2] (2.66ns)   --->   "%data_load_49 = load i10 %data_addr_49" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 158 'load' 'data_load_49' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 159 [2/2] (2.66ns)   --->   "%data_load_50 = load i10 %data_addr_50" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 159 'load' 'data_load_50' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 13 <SV = 12> <Delay = 2.66>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_24_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 10, i6 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 160 'bitconcatenate' 'tmp_24_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln26_52 = zext i10 %tmp_24_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 161 'zext' 'zext_ln26_52' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%data_addr_51 = getelementptr i32 %data, i64 0, i64 %zext_ln26_52" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 162 'getelementptr' 'data_addr_51' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln26_53 = zext i10 %add_ln26_40" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 163 'zext' 'zext_ln26_53' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%data_addr_52 = getelementptr i32 %data, i64 0, i64 %zext_ln26_53" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 164 'getelementptr' 'data_addr_52' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (1.41ns)   --->   "%add_ln26_41 = add i10 %zext_ln26, i10 736" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 165 'add' 'add_ln26_41' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 166 [1/2] (2.66ns)   --->   "%data_load_49 = load i10 %data_addr_49" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 166 'load' 'data_load_49' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln26_50 = trunc i32 %data_load_49" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 167 'trunc' 'trunc_ln26_50' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 168 [1/2] (2.66ns)   --->   "%data_load_50 = load i10 %data_addr_50" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 168 'load' 'data_load_50' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln26_51 = trunc i32 %data_load_50" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 169 'trunc' 'trunc_ln26_51' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 170 [2/2] (2.66ns)   --->   "%data_load_51 = load i10 %data_addr_51" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 170 'load' 'data_load_51' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 171 [2/2] (2.66ns)   --->   "%data_load_52 = load i10 %data_addr_52" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 171 'load' 'data_load_52' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 14 <SV = 13> <Delay = 2.66>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_25_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 11, i6 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 172 'bitconcatenate' 'tmp_25_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln26_54 = zext i10 %tmp_25_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 173 'zext' 'zext_ln26_54' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "%data_addr_53 = getelementptr i32 %data, i64 0, i64 %zext_ln26_54" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 174 'getelementptr' 'data_addr_53' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln26_55 = zext i10 %add_ln26_41" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 175 'zext' 'zext_ln26_55' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 176 [1/1] (0.00ns)   --->   "%data_addr_54 = getelementptr i32 %data, i64 0, i64 %zext_ln26_55" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 176 'getelementptr' 'data_addr_54' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 177 [1/2] (2.66ns)   --->   "%data_load_51 = load i10 %data_addr_51" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 177 'load' 'data_load_51' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln26_52 = trunc i32 %data_load_51" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 178 'trunc' 'trunc_ln26_52' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 179 [1/2] (2.66ns)   --->   "%data_load_52 = load i10 %data_addr_52" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 179 'load' 'data_load_52' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln26_53 = trunc i32 %data_load_52" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 180 'trunc' 'trunc_ln26_53' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 181 [2/2] (2.66ns)   --->   "%data_load_53 = load i10 %data_addr_53" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 181 'load' 'data_load_53' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 182 [2/2] (2.66ns)   --->   "%data_load_54 = load i10 %data_addr_54" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 182 'load' 'data_load_54' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 15 <SV = 14> <Delay = 2.66>
ST_15 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln26_7 = sext i9 %tmp_18_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 183 'sext' 'sext_ln26_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln26_56 = zext i10 %sext_ln26_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 184 'zext' 'zext_ln26_56' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 185 [1/1] (0.00ns)   --->   "%data_addr_55 = getelementptr i32 %data, i64 0, i64 %zext_ln26_56" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 185 'getelementptr' 'data_addr_55' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln26_8 = sext i9 %add_ln26_34" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 186 'sext' 'sext_ln26_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln26_57 = zext i10 %sext_ln26_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 187 'zext' 'zext_ln26_57' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "%data_addr_56 = getelementptr i32 %data, i64 0, i64 %zext_ln26_57" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 188 'getelementptr' 'data_addr_56' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 189 [1/2] (2.66ns)   --->   "%data_load_53 = load i10 %data_addr_53" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 189 'load' 'data_load_53' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln26_54 = trunc i32 %data_load_53" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 190 'trunc' 'trunc_ln26_54' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 191 [1/2] (2.66ns)   --->   "%data_load_54 = load i10 %data_addr_54" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 191 'load' 'data_load_54' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln26_55 = trunc i32 %data_load_54" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 192 'trunc' 'trunc_ln26_55' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 193 [2/2] (2.66ns)   --->   "%data_load_55 = load i10 %data_addr_55" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 193 'load' 'data_load_55' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 194 [2/2] (2.66ns)   --->   "%data_load_56 = load i10 %data_addr_56" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 194 'load' 'data_load_56' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 16 <SV = 15> <Delay = 2.66>
ST_16 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln26_9 = sext i9 %tmp_19_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 195 'sext' 'sext_ln26_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln26_58 = zext i10 %sext_ln26_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 196 'zext' 'zext_ln26_58' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%data_addr_57 = getelementptr i32 %data, i64 0, i64 %zext_ln26_58" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 197 'getelementptr' 'data_addr_57' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln26_10 = sext i9 %add_ln26_35" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 198 'sext' 'sext_ln26_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln26_59 = zext i10 %sext_ln26_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 199 'zext' 'zext_ln26_59' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "%data_addr_58 = getelementptr i32 %data, i64 0, i64 %zext_ln26_59" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 200 'getelementptr' 'data_addr_58' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 201 [1/2] (2.66ns)   --->   "%data_load_55 = load i10 %data_addr_55" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 201 'load' 'data_load_55' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln26_56 = trunc i32 %data_load_55" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 202 'trunc' 'trunc_ln26_56' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 203 [1/2] (2.66ns)   --->   "%data_load_56 = load i10 %data_addr_56" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 203 'load' 'data_load_56' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln26_57 = trunc i32 %data_load_56" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 204 'trunc' 'trunc_ln26_57' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 205 [2/2] (2.66ns)   --->   "%data_load_57 = load i10 %data_addr_57" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 205 'load' 'data_load_57' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 206 [2/2] (2.66ns)   --->   "%data_load_58 = load i10 %data_addr_58" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 206 'load' 'data_load_58' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 17 <SV = 16> <Delay = 2.66>
ST_17 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln26_11 = sext i8 %tmp_16_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 207 'sext' 'sext_ln26_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln26_60 = zext i10 %sext_ln26_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 208 'zext' 'zext_ln26_60' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 209 [1/1] (0.00ns)   --->   "%data_addr_59 = getelementptr i32 %data, i64 0, i64 %zext_ln26_60" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 209 'getelementptr' 'data_addr_59' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln26_12 = sext i8 %add_ln26_32" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 210 'sext' 'sext_ln26_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln26_61 = zext i10 %sext_ln26_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 211 'zext' 'zext_ln26_61' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 212 [1/1] (0.00ns)   --->   "%data_addr_60 = getelementptr i32 %data, i64 0, i64 %zext_ln26_61" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 212 'getelementptr' 'data_addr_60' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 213 [1/2] (2.66ns)   --->   "%data_load_57 = load i10 %data_addr_57" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 213 'load' 'data_load_57' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln26_58 = trunc i32 %data_load_57" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 214 'trunc' 'trunc_ln26_58' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 215 [1/2] (2.66ns)   --->   "%data_load_58 = load i10 %data_addr_58" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 215 'load' 'data_load_58' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln26_59 = trunc i32 %data_load_58" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 216 'trunc' 'trunc_ln26_59' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 217 [2/2] (2.66ns)   --->   "%data_load_59 = load i10 %data_addr_59" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 217 'load' 'data_load_59' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 218 [2/2] (2.66ns)   --->   "%data_load_60 = load i10 %data_addr_60" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 218 'load' 'data_load_60' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 18 <SV = 17> <Delay = 2.66>
ST_18 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln26_13 = sext i7 %tmp_15_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 219 'sext' 'sext_ln26_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln26_62 = zext i10 %sext_ln26_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 220 'zext' 'zext_ln26_62' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 221 [1/1] (0.00ns)   --->   "%data_addr_61 = getelementptr i32 %data, i64 0, i64 %zext_ln26_62" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 221 'getelementptr' 'data_addr_61' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln26_14 = sext i6 %xor_ln26" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 222 'sext' 'sext_ln26_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln26_63 = zext i10 %sext_ln26_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 223 'zext' 'zext_ln26_63' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 224 [1/1] (0.00ns)   --->   "%data_addr_62 = getelementptr i32 %data, i64 0, i64 %zext_ln26_63" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 224 'getelementptr' 'data_addr_62' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 225 [1/2] (2.66ns)   --->   "%data_load_59 = load i10 %data_addr_59" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 225 'load' 'data_load_59' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln26_60 = trunc i32 %data_load_59" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 226 'trunc' 'trunc_ln26_60' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 227 [1/2] (2.66ns)   --->   "%data_load_60 = load i10 %data_addr_60" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 227 'load' 'data_load_60' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln26_61 = trunc i32 %data_load_60" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 228 'trunc' 'trunc_ln26_61' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 229 [2/2] (2.66ns)   --->   "%data_load_61 = load i10 %data_addr_61" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 229 'load' 'data_load_61' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 230 [2/2] (2.66ns)   --->   "%data_load_62 = load i10 %data_addr_62" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 230 'load' 'data_load_62' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 19 <SV = 18> <Delay = 2.66>
ST_19 : Operation 231 [1/2] (2.66ns)   --->   "%data_load_61 = load i10 %data_addr_61" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 231 'load' 'data_load_61' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln26_62 = trunc i32 %data_load_61" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 232 'trunc' 'trunc_ln26_62' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 233 [1/2] (2.66ns)   --->   "%data_load_62 = load i10 %data_addr_62" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26]   --->   Operation 233 'load' 'data_load_62' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %data_load_62" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:23]   --->   Operation 234 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 4.30>
ST_20 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln22, i5 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:28]   --->   Operation 235 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 236 [2/2] (4.30ns)   --->   "%call_ln22 = call void @covariance_Pipeline_VITIS_LOOP_23_5, i5 %trunc_ln22, i32 %data, i10 %tmp_s, i32 %cov, i31 %trunc_ln26, i31 %trunc_ln26_33, i31 %trunc_ln26_34, i31 %trunc_ln26_35, i31 %trunc_ln26_36, i31 %trunc_ln26_37, i31 %trunc_ln26_38, i31 %trunc_ln26_39, i31 %trunc_ln26_40, i31 %trunc_ln26_41, i31 %trunc_ln26_42, i31 %trunc_ln26_43, i31 %trunc_ln26_44, i31 %trunc_ln26_45, i31 %trunc_ln26_46, i31 %trunc_ln26_47, i31 %trunc_ln26_48, i31 %trunc_ln26_49, i31 %trunc_ln26_50, i31 %trunc_ln26_51, i31 %trunc_ln26_52, i31 %trunc_ln26_53, i31 %trunc_ln26_54, i31 %trunc_ln26_55, i31 %trunc_ln26_56, i31 %trunc_ln26_57, i31 %trunc_ln26_58, i31 %trunc_ln26_59, i31 %trunc_ln26_60, i31 %trunc_ln26_61, i31 %trunc_ln26_62, i31 %trunc_ln23" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:22]   --->   Operation 236 'call' 'call_ln22' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 237 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:21]   --->   Operation 237 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 238 [1/2] (0.00ns)   --->   "%call_ln22 = call void @covariance_Pipeline_VITIS_LOOP_23_5, i5 %trunc_ln22, i32 %data, i10 %tmp_s, i32 %cov, i31 %trunc_ln26, i31 %trunc_ln26_33, i31 %trunc_ln26_34, i31 %trunc_ln26_35, i31 %trunc_ln26_36, i31 %trunc_ln26_37, i31 %trunc_ln26_38, i31 %trunc_ln26_39, i31 %trunc_ln26_40, i31 %trunc_ln26_41, i31 %trunc_ln26_42, i31 %trunc_ln26_43, i31 %trunc_ln26_44, i31 %trunc_ln26_45, i31 %trunc_ln26_46, i31 %trunc_ln26_47, i31 %trunc_ln26_48, i31 %trunc_ln26_49, i31 %trunc_ln26_50, i31 %trunc_ln26_51, i31 %trunc_ln26_52, i31 %trunc_ln26_53, i31 %trunc_ln26_54, i31 %trunc_ln26_55, i31 %trunc_ln26_56, i31 %trunc_ln26_57, i31 %trunc_ln26_58, i31 %trunc_ln26_59, i31 %trunc_ln26_60, i31 %trunc_ln26_61, i31 %trunc_ln26_62, i31 %trunc_ln23" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:22]   --->   Operation 238 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.body30.lr.ph" [../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:22]   --->   Operation 239 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.03ns
The critical path consists of the following:
	'alloca' operation ('j') [3]  (0 ns)
	'store' operation ('store_ln22', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:22) of constant 0 on local variable 'j' [11]  (1.03 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 3.28ns
The critical path consists of the following:
	'load' operation ('i', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:22) on local variable 'j' [14]  (0 ns)
	'xor' operation ('xor_ln26', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26) [26]  (0.616 ns)
	'getelementptr' operation ('data_addr_32', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26) [28]  (0 ns)
	'load' operation ('data_load_32', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26) on array 'data' [123]  (2.66 ns)

 <State 4>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26) on array 'data' [121]  (2.66 ns)

 <State 5>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_33', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26) on array 'data' [125]  (2.66 ns)

 <State 6>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_35', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26) on array 'data' [129]  (2.66 ns)

 <State 7>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_37', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26) on array 'data' [133]  (2.66 ns)

 <State 8>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_39', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26) on array 'data' [137]  (2.66 ns)

 <State 9>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_41', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26) on array 'data' [141]  (2.66 ns)

 <State 10>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_43', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26) on array 'data' [145]  (2.66 ns)

 <State 11>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_45', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26) on array 'data' [149]  (2.66 ns)

 <State 12>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_47', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26) on array 'data' [153]  (2.66 ns)

 <State 13>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_49', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26) on array 'data' [157]  (2.66 ns)

 <State 14>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_51', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26) on array 'data' [161]  (2.66 ns)

 <State 15>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_53', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26) on array 'data' [165]  (2.66 ns)

 <State 16>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_55', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26) on array 'data' [169]  (2.66 ns)

 <State 17>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_57', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26) on array 'data' [173]  (2.66 ns)

 <State 18>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_59', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26) on array 'data' [177]  (2.66 ns)

 <State 19>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_load_61', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:26) on array 'data' [181]  (2.66 ns)

 <State 20>: 4.31ns
The critical path consists of the following:
	'call' operation ('call_ln22', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/src/covariance.cpp:22) to 'covariance_Pipeline_VITIS_LOOP_23_5' [185]  (4.31 ns)

 <State 21>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
