<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.h</title>
  <link rel="stylesheet" type="text/css" href="../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/amdgpu</a> - amdgpu_gfx.h<span style="font-size: 80%;"> (source / <a href="amdgpu_gfx.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">1</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-08-30 20:32:10</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2014 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="5"><span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="6"><span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="7"><span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="8"><span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="17"><span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            :  *</a>
<a name="22"><span class="lineNum">      22 </span>            :  */</a>
<a name="23"><span class="lineNum">      23 </span>            : </a>
<a name="24"><span class="lineNum">      24 </span>            : #ifndef __AMDGPU_GFX_H__</a>
<a name="25"><span class="lineNum">      25 </span>            : #define __AMDGPU_GFX_H__</a>
<a name="26"><span class="lineNum">      26 </span>            : </a>
<a name="27"><span class="lineNum">      27 </span>            : /*</a>
<a name="28"><span class="lineNum">      28 </span>            :  * GFX stuff</a>
<a name="29"><span class="lineNum">      29 </span>            :  */</a>
<a name="30"><span class="lineNum">      30 </span>            : #include &quot;clearstate_defs.h&quot;</a>
<a name="31"><span class="lineNum">      31 </span>            : #include &quot;amdgpu_ring.h&quot;</a>
<a name="32"><span class="lineNum">      32 </span>            : #include &quot;amdgpu_rlc.h&quot;</a>
<a name="33"><span class="lineNum">      33 </span>            : #include &quot;amdgpu_imu.h&quot;</a>
<a name="34"><span class="lineNum">      34 </span>            : #include &quot;soc15.h&quot;</a>
<a name="35"><span class="lineNum">      35 </span>            : #include &quot;amdgpu_ras.h&quot;</a>
<a name="36"><span class="lineNum">      36 </span>            : </a>
<a name="37"><span class="lineNum">      37 </span>            : /* GFX current status */</a>
<a name="38"><span class="lineNum">      38 </span>            : #define AMDGPU_GFX_NORMAL_MODE                  0x00000000L</a>
<a name="39"><span class="lineNum">      39 </span>            : #define AMDGPU_GFX_SAFE_MODE                    0x00000001L</a>
<a name="40"><span class="lineNum">      40 </span>            : #define AMDGPU_GFX_PG_DISABLED_MODE             0x00000002L</a>
<a name="41"><span class="lineNum">      41 </span>            : #define AMDGPU_GFX_CG_DISABLED_MODE             0x00000004L</a>
<a name="42"><span class="lineNum">      42 </span>            : #define AMDGPU_GFX_LBPW_DISABLED_MODE           0x00000008L</a>
<a name="43"><span class="lineNum">      43 </span>            : </a>
<a name="44"><span class="lineNum">      44 </span>            : #define AMDGPU_MAX_GFX_QUEUES KGD_MAX_QUEUES</a>
<a name="45"><span class="lineNum">      45 </span>            : #define AMDGPU_MAX_COMPUTE_QUEUES KGD_MAX_QUEUES</a>
<a name="46"><span class="lineNum">      46 </span>            : </a>
<a name="47"><span class="lineNum">      47 </span>            : enum amdgpu_gfx_pipe_priority {</a>
<a name="48"><span class="lineNum">      48 </span>            :         AMDGPU_GFX_PIPE_PRIO_NORMAL = AMDGPU_RING_PRIO_1,</a>
<a name="49"><span class="lineNum">      49 </span>            :         AMDGPU_GFX_PIPE_PRIO_HIGH = AMDGPU_RING_PRIO_2</a>
<a name="50"><span class="lineNum">      50 </span>            : };</a>
<a name="51"><span class="lineNum">      51 </span>            : </a>
<a name="52"><span class="lineNum">      52 </span>            : #define AMDGPU_GFX_QUEUE_PRIORITY_MINIMUM  0</a>
<a name="53"><span class="lineNum">      53 </span>            : #define AMDGPU_GFX_QUEUE_PRIORITY_MAXIMUM  15</a>
<a name="54"><span class="lineNum">      54 </span>            : </a>
<a name="55"><span class="lineNum">      55 </span>            : struct amdgpu_mec {</a>
<a name="56"><span class="lineNum">      56 </span>            :         struct amdgpu_bo        *hpd_eop_obj;</a>
<a name="57"><span class="lineNum">      57 </span>            :         u64                     hpd_eop_gpu_addr;</a>
<a name="58"><span class="lineNum">      58 </span>            :         struct amdgpu_bo        *mec_fw_obj;</a>
<a name="59"><span class="lineNum">      59 </span>            :         u64                     mec_fw_gpu_addr;</a>
<a name="60"><span class="lineNum">      60 </span>            :         struct amdgpu_bo        *mec_fw_data_obj;</a>
<a name="61"><span class="lineNum">      61 </span>            :         u64                     mec_fw_data_gpu_addr;</a>
<a name="62"><span class="lineNum">      62 </span>            : </a>
<a name="63"><span class="lineNum">      63 </span>            :         u32 num_mec;</a>
<a name="64"><span class="lineNum">      64 </span>            :         u32 num_pipe_per_mec;</a>
<a name="65"><span class="lineNum">      65 </span>            :         u32 num_queue_per_pipe;</a>
<a name="66"><span class="lineNum">      66 </span>            :         void                    *mqd_backup[AMDGPU_MAX_COMPUTE_RINGS + 1];</a>
<a name="67"><span class="lineNum">      67 </span>            : </a>
<a name="68"><span class="lineNum">      68 </span>            :         /* These are the resources for which amdgpu takes ownership */</a>
<a name="69"><span class="lineNum">      69 </span>            :         DECLARE_BITMAP(queue_bitmap, AMDGPU_MAX_COMPUTE_QUEUES);</a>
<a name="70"><span class="lineNum">      70 </span>            : };</a>
<a name="71"><span class="lineNum">      71 </span>            : </a>
<a name="72"><span class="lineNum">      72 </span>            : enum amdgpu_unmap_queues_action {</a>
<a name="73"><span class="lineNum">      73 </span>            :         PREEMPT_QUEUES = 0,</a>
<a name="74"><span class="lineNum">      74 </span>            :         RESET_QUEUES,</a>
<a name="75"><span class="lineNum">      75 </span>            :         DISABLE_PROCESS_QUEUES,</a>
<a name="76"><span class="lineNum">      76 </span>            :         PREEMPT_QUEUES_NO_UNMAP,</a>
<a name="77"><span class="lineNum">      77 </span>            : };</a>
<a name="78"><span class="lineNum">      78 </span>            : </a>
<a name="79"><span class="lineNum">      79 </span>            : struct kiq_pm4_funcs {</a>
<a name="80"><span class="lineNum">      80 </span>            :         /* Support ASIC-specific kiq pm4 packets*/</a>
<a name="81"><span class="lineNum">      81 </span>            :         void (*kiq_set_resources)(struct amdgpu_ring *kiq_ring,</a>
<a name="82"><span class="lineNum">      82 </span>            :                                         uint64_t queue_mask);</a>
<a name="83"><span class="lineNum">      83 </span>            :         void (*kiq_map_queues)(struct amdgpu_ring *kiq_ring,</a>
<a name="84"><span class="lineNum">      84 </span>            :                                         struct amdgpu_ring *ring);</a>
<a name="85"><span class="lineNum">      85 </span>            :         void (*kiq_unmap_queues)(struct amdgpu_ring *kiq_ring,</a>
<a name="86"><span class="lineNum">      86 </span>            :                                  struct amdgpu_ring *ring,</a>
<a name="87"><span class="lineNum">      87 </span>            :                                  enum amdgpu_unmap_queues_action action,</a>
<a name="88"><span class="lineNum">      88 </span>            :                                  u64 gpu_addr, u64 seq);</a>
<a name="89"><span class="lineNum">      89 </span>            :         void (*kiq_query_status)(struct amdgpu_ring *kiq_ring,</a>
<a name="90"><span class="lineNum">      90 </span>            :                                         struct amdgpu_ring *ring,</a>
<a name="91"><span class="lineNum">      91 </span>            :                                         u64 addr,</a>
<a name="92"><span class="lineNum">      92 </span>            :                                         u64 seq);</a>
<a name="93"><span class="lineNum">      93 </span>            :         void (*kiq_invalidate_tlbs)(struct amdgpu_ring *kiq_ring,</a>
<a name="94"><span class="lineNum">      94 </span>            :                                 uint16_t pasid, uint32_t flush_type,</a>
<a name="95"><span class="lineNum">      95 </span>            :                                 bool all_hub);</a>
<a name="96"><span class="lineNum">      96 </span>            :         /* Packet sizes */</a>
<a name="97"><span class="lineNum">      97 </span>            :         int set_resources_size;</a>
<a name="98"><span class="lineNum">      98 </span>            :         int map_queues_size;</a>
<a name="99"><span class="lineNum">      99 </span>            :         int unmap_queues_size;</a>
<a name="100"><span class="lineNum">     100 </span>            :         int query_status_size;</a>
<a name="101"><span class="lineNum">     101 </span>            :         int invalidate_tlbs_size;</a>
<a name="102"><span class="lineNum">     102 </span>            : };</a>
<a name="103"><span class="lineNum">     103 </span>            : </a>
<a name="104"><span class="lineNum">     104 </span>            : struct amdgpu_kiq {</a>
<a name="105"><span class="lineNum">     105 </span>            :         u64                     eop_gpu_addr;</a>
<a name="106"><span class="lineNum">     106 </span>            :         struct amdgpu_bo        *eop_obj;</a>
<a name="107"><span class="lineNum">     107 </span>            :         spinlock_t              ring_lock;</a>
<a name="108"><span class="lineNum">     108 </span>            :         struct amdgpu_ring      ring;</a>
<a name="109"><span class="lineNum">     109 </span>            :         struct amdgpu_irq_src   irq;</a>
<a name="110"><span class="lineNum">     110 </span>            :         const struct kiq_pm4_funcs *pmf;</a>
<a name="111"><span class="lineNum">     111 </span>            : };</a>
<a name="112"><span class="lineNum">     112 </span>            : </a>
<a name="113"><span class="lineNum">     113 </span>            : /*</a>
<a name="114"><span class="lineNum">     114 </span>            :  * GFX configurations</a>
<a name="115"><span class="lineNum">     115 </span>            :  */</a>
<a name="116"><span class="lineNum">     116 </span>            : #define AMDGPU_GFX_MAX_SE 4</a>
<a name="117"><span class="lineNum">     117 </span>            : #define AMDGPU_GFX_MAX_SH_PER_SE 2</a>
<a name="118"><span class="lineNum">     118 </span>            : </a>
<a name="119"><span class="lineNum">     119 </span>            : struct amdgpu_rb_config {</a>
<a name="120"><span class="lineNum">     120 </span>            :         uint32_t rb_backend_disable;</a>
<a name="121"><span class="lineNum">     121 </span>            :         uint32_t user_rb_backend_disable;</a>
<a name="122"><span class="lineNum">     122 </span>            :         uint32_t raster_config;</a>
<a name="123"><span class="lineNum">     123 </span>            :         uint32_t raster_config_1;</a>
<a name="124"><span class="lineNum">     124 </span>            : };</a>
<a name="125"><span class="lineNum">     125 </span>            : </a>
<a name="126"><span class="lineNum">     126 </span>            : struct gb_addr_config {</a>
<a name="127"><span class="lineNum">     127 </span>            :         uint16_t pipe_interleave_size;</a>
<a name="128"><span class="lineNum">     128 </span>            :         uint8_t num_pipes;</a>
<a name="129"><span class="lineNum">     129 </span>            :         uint8_t max_compress_frags;</a>
<a name="130"><span class="lineNum">     130 </span>            :         uint8_t num_banks;</a>
<a name="131"><span class="lineNum">     131 </span>            :         uint8_t num_se;</a>
<a name="132"><span class="lineNum">     132 </span>            :         uint8_t num_rb_per_se;</a>
<a name="133"><span class="lineNum">     133 </span>            :         uint8_t num_pkrs;</a>
<a name="134"><span class="lineNum">     134 </span>            : };</a>
<a name="135"><span class="lineNum">     135 </span>            : </a>
<a name="136"><span class="lineNum">     136 </span>            : struct amdgpu_gfx_config {</a>
<a name="137"><span class="lineNum">     137 </span>            :         unsigned max_shader_engines;</a>
<a name="138"><span class="lineNum">     138 </span>            :         unsigned max_tile_pipes;</a>
<a name="139"><span class="lineNum">     139 </span>            :         unsigned max_cu_per_sh;</a>
<a name="140"><span class="lineNum">     140 </span>            :         unsigned max_sh_per_se;</a>
<a name="141"><span class="lineNum">     141 </span>            :         unsigned max_backends_per_se;</a>
<a name="142"><span class="lineNum">     142 </span>            :         unsigned max_texture_channel_caches;</a>
<a name="143"><span class="lineNum">     143 </span>            :         unsigned max_gprs;</a>
<a name="144"><span class="lineNum">     144 </span>            :         unsigned max_gs_threads;</a>
<a name="145"><span class="lineNum">     145 </span>            :         unsigned max_hw_contexts;</a>
<a name="146"><span class="lineNum">     146 </span>            :         unsigned sc_prim_fifo_size_frontend;</a>
<a name="147"><span class="lineNum">     147 </span>            :         unsigned sc_prim_fifo_size_backend;</a>
<a name="148"><span class="lineNum">     148 </span>            :         unsigned sc_hiz_tile_fifo_size;</a>
<a name="149"><span class="lineNum">     149 </span>            :         unsigned sc_earlyz_tile_fifo_size;</a>
<a name="150"><span class="lineNum">     150 </span>            : </a>
<a name="151"><span class="lineNum">     151 </span>            :         unsigned num_tile_pipes;</a>
<a name="152"><span class="lineNum">     152 </span>            :         unsigned backend_enable_mask;</a>
<a name="153"><span class="lineNum">     153 </span>            :         unsigned mem_max_burst_length_bytes;</a>
<a name="154"><span class="lineNum">     154 </span>            :         unsigned mem_row_size_in_kb;</a>
<a name="155"><span class="lineNum">     155 </span>            :         unsigned shader_engine_tile_size;</a>
<a name="156"><span class="lineNum">     156 </span>            :         unsigned num_gpus;</a>
<a name="157"><span class="lineNum">     157 </span>            :         unsigned multi_gpu_tile_size;</a>
<a name="158"><span class="lineNum">     158 </span>            :         unsigned mc_arb_ramcfg;</a>
<a name="159"><span class="lineNum">     159 </span>            :         unsigned num_banks;</a>
<a name="160"><span class="lineNum">     160 </span>            :         unsigned num_ranks;</a>
<a name="161"><span class="lineNum">     161 </span>            :         unsigned gb_addr_config;</a>
<a name="162"><span class="lineNum">     162 </span>            :         unsigned num_rbs;</a>
<a name="163"><span class="lineNum">     163 </span>            :         unsigned gs_vgt_table_depth;</a>
<a name="164"><span class="lineNum">     164 </span>            :         unsigned gs_prim_buffer_depth;</a>
<a name="165"><span class="lineNum">     165 </span>            : </a>
<a name="166"><span class="lineNum">     166 </span>            :         uint32_t tile_mode_array[32];</a>
<a name="167"><span class="lineNum">     167 </span>            :         uint32_t macrotile_mode_array[16];</a>
<a name="168"><span class="lineNum">     168 </span>            : </a>
<a name="169"><span class="lineNum">     169 </span>            :         struct gb_addr_config gb_addr_config_fields;</a>
<a name="170"><span class="lineNum">     170 </span>            :         struct amdgpu_rb_config rb_config[AMDGPU_GFX_MAX_SE][AMDGPU_GFX_MAX_SH_PER_SE];</a>
<a name="171"><span class="lineNum">     171 </span>            : </a>
<a name="172"><span class="lineNum">     172 </span>            :         /* gfx configure feature */</a>
<a name="173"><span class="lineNum">     173 </span>            :         uint32_t double_offchip_lds_buf;</a>
<a name="174"><span class="lineNum">     174 </span>            :         /* cached value of DB_DEBUG2 */</a>
<a name="175"><span class="lineNum">     175 </span>            :         uint32_t db_debug2;</a>
<a name="176"><span class="lineNum">     176 </span>            :         /* gfx10 specific config */</a>
<a name="177"><span class="lineNum">     177 </span>            :         uint32_t num_sc_per_sh;</a>
<a name="178"><span class="lineNum">     178 </span>            :         uint32_t num_packer_per_sc;</a>
<a name="179"><span class="lineNum">     179 </span>            :         uint32_t pa_sc_tile_steering_override;</a>
<a name="180"><span class="lineNum">     180 </span>            :         uint64_t tcc_disabled_mask;</a>
<a name="181"><span class="lineNum">     181 </span>            :         uint32_t gc_num_tcp_per_sa;</a>
<a name="182"><span class="lineNum">     182 </span>            :         uint32_t gc_num_sdp_interface;</a>
<a name="183"><span class="lineNum">     183 </span>            :         uint32_t gc_num_tcps;</a>
<a name="184"><span class="lineNum">     184 </span>            :         uint32_t gc_num_tcp_per_wpg;</a>
<a name="185"><span class="lineNum">     185 </span>            :         uint32_t gc_tcp_l1_size;</a>
<a name="186"><span class="lineNum">     186 </span>            :         uint32_t gc_num_sqc_per_wgp;</a>
<a name="187"><span class="lineNum">     187 </span>            :         uint32_t gc_l1_instruction_cache_size_per_sqc;</a>
<a name="188"><span class="lineNum">     188 </span>            :         uint32_t gc_l1_data_cache_size_per_sqc;</a>
<a name="189"><span class="lineNum">     189 </span>            :         uint32_t gc_gl1c_per_sa;</a>
<a name="190"><span class="lineNum">     190 </span>            :         uint32_t gc_gl1c_size_per_instance;</a>
<a name="191"><span class="lineNum">     191 </span>            :         uint32_t gc_gl2c_per_gpu;</a>
<a name="192"><span class="lineNum">     192 </span>            : };</a>
<a name="193"><span class="lineNum">     193 </span>            : </a>
<a name="194"><span class="lineNum">     194 </span>            : struct amdgpu_cu_info {</a>
<a name="195"><span class="lineNum">     195 </span>            :         uint32_t simd_per_cu;</a>
<a name="196"><span class="lineNum">     196 </span>            :         uint32_t max_waves_per_simd;</a>
<a name="197"><span class="lineNum">     197 </span>            :         uint32_t wave_front_size;</a>
<a name="198"><span class="lineNum">     198 </span>            :         uint32_t max_scratch_slots_per_cu;</a>
<a name="199"><span class="lineNum">     199 </span>            :         uint32_t lds_size;</a>
<a name="200"><span class="lineNum">     200 </span>            : </a>
<a name="201"><span class="lineNum">     201 </span>            :         /* total active CU number */</a>
<a name="202"><span class="lineNum">     202 </span>            :         uint32_t number;</a>
<a name="203"><span class="lineNum">     203 </span>            :         uint32_t ao_cu_mask;</a>
<a name="204"><span class="lineNum">     204 </span>            :         uint32_t ao_cu_bitmap[4][4];</a>
<a name="205"><span class="lineNum">     205 </span>            :         uint32_t bitmap[4][4];</a>
<a name="206"><span class="lineNum">     206 </span>            : };</a>
<a name="207"><span class="lineNum">     207 </span>            : </a>
<a name="208"><span class="lineNum">     208 </span>            : struct amdgpu_gfx_ras {</a>
<a name="209"><span class="lineNum">     209 </span>            :         struct amdgpu_ras_block_object  ras_block;</a>
<a name="210"><span class="lineNum">     210 </span>            :         void (*enable_watchdog_timer)(struct amdgpu_device *adev);</a>
<a name="211"><span class="lineNum">     211 </span>            :         bool (*query_utcl2_poison_status)(struct amdgpu_device *adev);</a>
<a name="212"><span class="lineNum">     212 </span>            : };</a>
<a name="213"><span class="lineNum">     213 </span>            : </a>
<a name="214"><span class="lineNum">     214 </span>            : struct amdgpu_gfx_funcs {</a>
<a name="215"><span class="lineNum">     215 </span>            :         /* get the gpu clock counter */</a>
<a name="216"><span class="lineNum">     216 </span>            :         uint64_t (*get_gpu_clock_counter)(struct amdgpu_device *adev);</a>
<a name="217"><span class="lineNum">     217 </span>            :         void (*select_se_sh)(struct amdgpu_device *adev, u32 se_num,</a>
<a name="218"><span class="lineNum">     218 </span>            :                              u32 sh_num, u32 instance);</a>
<a name="219"><span class="lineNum">     219 </span>            :         void (*read_wave_data)(struct amdgpu_device *adev, uint32_t simd,</a>
<a name="220"><span class="lineNum">     220 </span>            :                                uint32_t wave, uint32_t *dst, int *no_fields);</a>
<a name="221"><span class="lineNum">     221 </span>            :         void (*read_wave_vgprs)(struct amdgpu_device *adev, uint32_t simd,</a>
<a name="222"><span class="lineNum">     222 </span>            :                                 uint32_t wave, uint32_t thread, uint32_t start,</a>
<a name="223"><span class="lineNum">     223 </span>            :                                 uint32_t size, uint32_t *dst);</a>
<a name="224"><span class="lineNum">     224 </span>            :         void (*read_wave_sgprs)(struct amdgpu_device *adev, uint32_t simd,</a>
<a name="225"><span class="lineNum">     225 </span>            :                                 uint32_t wave, uint32_t start, uint32_t size,</a>
<a name="226"><span class="lineNum">     226 </span>            :                                 uint32_t *dst);</a>
<a name="227"><span class="lineNum">     227 </span>            :         void (*select_me_pipe_q)(struct amdgpu_device *adev, u32 me, u32 pipe,</a>
<a name="228"><span class="lineNum">     228 </span>            :                                  u32 queue, u32 vmid);</a>
<a name="229"><span class="lineNum">     229 </span>            :         void (*init_spm_golden)(struct amdgpu_device *adev);</a>
<a name="230"><span class="lineNum">     230 </span>            :         void (*update_perfmon_mgcg)(struct amdgpu_device *adev, bool enable);</a>
<a name="231"><span class="lineNum">     231 </span>            : };</a>
<a name="232"><span class="lineNum">     232 </span>            : </a>
<a name="233"><span class="lineNum">     233 </span>            : struct sq_work {</a>
<a name="234"><span class="lineNum">     234 </span>            :         struct work_struct      work;</a>
<a name="235"><span class="lineNum">     235 </span>            :         unsigned ih_data;</a>
<a name="236"><span class="lineNum">     236 </span>            : };</a>
<a name="237"><span class="lineNum">     237 </span>            : </a>
<a name="238"><span class="lineNum">     238 </span>            : struct amdgpu_pfp {</a>
<a name="239"><span class="lineNum">     239 </span>            :         struct amdgpu_bo                *pfp_fw_obj;</a>
<a name="240"><span class="lineNum">     240 </span>            :         uint64_t                        pfp_fw_gpu_addr;</a>
<a name="241"><span class="lineNum">     241 </span>            :         uint32_t                        *pfp_fw_ptr;</a>
<a name="242"><span class="lineNum">     242 </span>            : </a>
<a name="243"><span class="lineNum">     243 </span>            :         struct amdgpu_bo                *pfp_fw_data_obj;</a>
<a name="244"><span class="lineNum">     244 </span>            :         uint64_t                        pfp_fw_data_gpu_addr;</a>
<a name="245"><span class="lineNum">     245 </span>            :         uint32_t                        *pfp_fw_data_ptr;</a>
<a name="246"><span class="lineNum">     246 </span>            : };</a>
<a name="247"><span class="lineNum">     247 </span>            : </a>
<a name="248"><span class="lineNum">     248 </span>            : struct amdgpu_ce {</a>
<a name="249"><span class="lineNum">     249 </span>            :         struct amdgpu_bo                *ce_fw_obj;</a>
<a name="250"><span class="lineNum">     250 </span>            :         uint64_t                        ce_fw_gpu_addr;</a>
<a name="251"><span class="lineNum">     251 </span>            :         uint32_t                        *ce_fw_ptr;</a>
<a name="252"><span class="lineNum">     252 </span>            : };</a>
<a name="253"><span class="lineNum">     253 </span>            : </a>
<a name="254"><span class="lineNum">     254 </span>            : struct amdgpu_me {</a>
<a name="255"><span class="lineNum">     255 </span>            :         struct amdgpu_bo                *me_fw_obj;</a>
<a name="256"><span class="lineNum">     256 </span>            :         uint64_t                        me_fw_gpu_addr;</a>
<a name="257"><span class="lineNum">     257 </span>            :         uint32_t                        *me_fw_ptr;</a>
<a name="258"><span class="lineNum">     258 </span>            : </a>
<a name="259"><span class="lineNum">     259 </span>            :         struct amdgpu_bo                *me_fw_data_obj;</a>
<a name="260"><span class="lineNum">     260 </span>            :         uint64_t                        me_fw_data_gpu_addr;</a>
<a name="261"><span class="lineNum">     261 </span>            :         uint32_t                        *me_fw_data_ptr;</a>
<a name="262"><span class="lineNum">     262 </span>            : </a>
<a name="263"><span class="lineNum">     263 </span>            :         uint32_t                        num_me;</a>
<a name="264"><span class="lineNum">     264 </span>            :         uint32_t                        num_pipe_per_me;</a>
<a name="265"><span class="lineNum">     265 </span>            :         uint32_t                        num_queue_per_pipe;</a>
<a name="266"><span class="lineNum">     266 </span>            :         void                            *mqd_backup[AMDGPU_MAX_GFX_RINGS];</a>
<a name="267"><span class="lineNum">     267 </span>            : </a>
<a name="268"><span class="lineNum">     268 </span>            :         /* These are the resources for which amdgpu takes ownership */</a>
<a name="269"><span class="lineNum">     269 </span>            :         DECLARE_BITMAP(queue_bitmap, AMDGPU_MAX_GFX_QUEUES);</a>
<a name="270"><span class="lineNum">     270 </span>            : };</a>
<a name="271"><span class="lineNum">     271 </span>            : </a>
<a name="272"><span class="lineNum">     272 </span>            : struct amdgpu_gfx {</a>
<a name="273"><span class="lineNum">     273 </span>            :         struct mutex                    gpu_clock_mutex;</a>
<a name="274"><span class="lineNum">     274 </span>            :         struct amdgpu_gfx_config        config;</a>
<a name="275"><span class="lineNum">     275 </span>            :         struct amdgpu_rlc               rlc;</a>
<a name="276"><span class="lineNum">     276 </span>            :         struct amdgpu_pfp               pfp;</a>
<a name="277"><span class="lineNum">     277 </span>            :         struct amdgpu_ce                ce;</a>
<a name="278"><span class="lineNum">     278 </span>            :         struct amdgpu_me                me;</a>
<a name="279"><span class="lineNum">     279 </span>            :         struct amdgpu_mec               mec;</a>
<a name="280"><span class="lineNum">     280 </span>            :         struct amdgpu_kiq               kiq;</a>
<a name="281"><span class="lineNum">     281 </span>            :         struct amdgpu_imu               imu;</a>
<a name="282"><span class="lineNum">     282 </span>            :         bool                            rs64_enable; /* firmware format */</a>
<a name="283"><span class="lineNum">     283 </span>            :         const struct firmware           *me_fw; /* ME firmware */</a>
<a name="284"><span class="lineNum">     284 </span>            :         uint32_t                        me_fw_version;</a>
<a name="285"><span class="lineNum">     285 </span>            :         const struct firmware           *pfp_fw; /* PFP firmware */</a>
<a name="286"><span class="lineNum">     286 </span>            :         uint32_t                        pfp_fw_version;</a>
<a name="287"><span class="lineNum">     287 </span>            :         const struct firmware           *ce_fw; /* CE firmware */</a>
<a name="288"><span class="lineNum">     288 </span>            :         uint32_t                        ce_fw_version;</a>
<a name="289"><span class="lineNum">     289 </span>            :         const struct firmware           *rlc_fw; /* RLC firmware */</a>
<a name="290"><span class="lineNum">     290 </span>            :         uint32_t                        rlc_fw_version;</a>
<a name="291"><span class="lineNum">     291 </span>            :         const struct firmware           *mec_fw; /* MEC firmware */</a>
<a name="292"><span class="lineNum">     292 </span>            :         uint32_t                        mec_fw_version;</a>
<a name="293"><span class="lineNum">     293 </span>            :         const struct firmware           *mec2_fw; /* MEC2 firmware */</a>
<a name="294"><span class="lineNum">     294 </span>            :         uint32_t                        mec2_fw_version;</a>
<a name="295"><span class="lineNum">     295 </span>            :         const struct firmware           *imu_fw; /* IMU firmware */</a>
<a name="296"><span class="lineNum">     296 </span>            :         uint32_t                        imu_fw_version;</a>
<a name="297"><span class="lineNum">     297 </span>            :         uint32_t                        me_feature_version;</a>
<a name="298"><span class="lineNum">     298 </span>            :         uint32_t                        ce_feature_version;</a>
<a name="299"><span class="lineNum">     299 </span>            :         uint32_t                        pfp_feature_version;</a>
<a name="300"><span class="lineNum">     300 </span>            :         uint32_t                        rlc_feature_version;</a>
<a name="301"><span class="lineNum">     301 </span>            :         uint32_t                        rlc_srlc_fw_version;</a>
<a name="302"><span class="lineNum">     302 </span>            :         uint32_t                        rlc_srlc_feature_version;</a>
<a name="303"><span class="lineNum">     303 </span>            :         uint32_t                        rlc_srlg_fw_version;</a>
<a name="304"><span class="lineNum">     304 </span>            :         uint32_t                        rlc_srlg_feature_version;</a>
<a name="305"><span class="lineNum">     305 </span>            :         uint32_t                        rlc_srls_fw_version;</a>
<a name="306"><span class="lineNum">     306 </span>            :         uint32_t                        rlc_srls_feature_version;</a>
<a name="307"><span class="lineNum">     307 </span>            :         uint32_t                        mec_feature_version;</a>
<a name="308"><span class="lineNum">     308 </span>            :         uint32_t                        mec2_feature_version;</a>
<a name="309"><span class="lineNum">     309 </span>            :         bool                            mec_fw_write_wait;</a>
<a name="310"><span class="lineNum">     310 </span>            :         bool                            me_fw_write_wait;</a>
<a name="311"><span class="lineNum">     311 </span>            :         bool                            cp_fw_write_wait;</a>
<a name="312"><span class="lineNum">     312 </span>            :         struct amdgpu_ring              gfx_ring[AMDGPU_MAX_GFX_RINGS];</a>
<a name="313"><span class="lineNum">     313 </span>            :         unsigned                        num_gfx_rings;</a>
<a name="314"><span class="lineNum">     314 </span>            :         struct amdgpu_ring              compute_ring[AMDGPU_MAX_COMPUTE_RINGS];</a>
<a name="315"><span class="lineNum">     315 </span>            :         unsigned                        num_compute_rings;</a>
<a name="316"><span class="lineNum">     316 </span>            :         struct amdgpu_irq_src           eop_irq;</a>
<a name="317"><span class="lineNum">     317 </span>            :         struct amdgpu_irq_src           priv_reg_irq;</a>
<a name="318"><span class="lineNum">     318 </span>            :         struct amdgpu_irq_src           priv_inst_irq;</a>
<a name="319"><span class="lineNum">     319 </span>            :         struct amdgpu_irq_src           cp_ecc_error_irq;</a>
<a name="320"><span class="lineNum">     320 </span>            :         struct amdgpu_irq_src           sq_irq;</a>
<a name="321"><span class="lineNum">     321 </span>            :         struct sq_work                  sq_work;</a>
<a name="322"><span class="lineNum">     322 </span>            : </a>
<a name="323"><span class="lineNum">     323 </span>            :         /* gfx status */</a>
<a name="324"><span class="lineNum">     324 </span>            :         uint32_t                        gfx_current_status;</a>
<a name="325"><span class="lineNum">     325 </span>            :         /* ce ram size*/</a>
<a name="326"><span class="lineNum">     326 </span>            :         unsigned                        ce_ram_size;</a>
<a name="327"><span class="lineNum">     327 </span>            :         struct amdgpu_cu_info           cu_info;</a>
<a name="328"><span class="lineNum">     328 </span>            :         const struct amdgpu_gfx_funcs   *funcs;</a>
<a name="329"><span class="lineNum">     329 </span>            : </a>
<a name="330"><span class="lineNum">     330 </span>            :         /* reset mask */</a>
<a name="331"><span class="lineNum">     331 </span>            :         uint32_t                        grbm_soft_reset;</a>
<a name="332"><span class="lineNum">     332 </span>            :         uint32_t                        srbm_soft_reset;</a>
<a name="333"><span class="lineNum">     333 </span>            : </a>
<a name="334"><span class="lineNum">     334 </span>            :         /* gfx off */</a>
<a name="335"><span class="lineNum">     335 </span>            :         bool                            gfx_off_state;      /* true: enabled, false: disabled */</a>
<a name="336"><span class="lineNum">     336 </span>            :         struct mutex                    gfx_off_mutex;      /* mutex to change gfxoff state */</a>
<a name="337"><span class="lineNum">     337 </span>            :         uint32_t                        gfx_off_req_count;  /* default 1, enable gfx off: dec 1, disable gfx off: add 1 */</a>
<a name="338"><span class="lineNum">     338 </span>            :         struct delayed_work             gfx_off_delay_work; /* async work to set gfx block off */</a>
<a name="339"><span class="lineNum">     339 </span>            :         uint32_t                        gfx_off_residency;  /* last logged residency */</a>
<a name="340"><span class="lineNum">     340 </span>            :         uint64_t                        gfx_off_entrycount; /* count of times GPU has get into GFXOFF state */</a>
<a name="341"><span class="lineNum">     341 </span>            : </a>
<a name="342"><span class="lineNum">     342 </span>            :         /* pipe reservation */</a>
<a name="343"><span class="lineNum">     343 </span>            :         struct mutex                    pipe_reserve_mutex;</a>
<a name="344"><span class="lineNum">     344 </span>            :         DECLARE_BITMAP                  (pipe_reserve_bitmap, AMDGPU_MAX_COMPUTE_QUEUES);</a>
<a name="345"><span class="lineNum">     345 </span>            : </a>
<a name="346"><span class="lineNum">     346 </span>            :         /*ras */</a>
<a name="347"><span class="lineNum">     347 </span>            :         struct ras_common_if            *ras_if;</a>
<a name="348"><span class="lineNum">     348 </span>            :         struct amdgpu_gfx_ras           *ras;</a>
<a name="349"><span class="lineNum">     349 </span>            : </a>
<a name="350"><span class="lineNum">     350 </span>            :         bool                            is_poweron;</a>
<a name="351"><span class="lineNum">     351 </span>            : };</a>
<a name="352"><span class="lineNum">     352 </span>            : </a>
<a name="353"><span class="lineNum">     353 </span>            : #define amdgpu_gfx_get_gpu_clock_counter(adev) (adev)-&gt;gfx.funcs-&gt;get_gpu_clock_counter((adev))</a>
<a name="354"><span class="lineNum">     354 </span>            : #define amdgpu_gfx_select_se_sh(adev, se, sh, instance) (adev)-&gt;gfx.funcs-&gt;select_se_sh((adev), (se), (sh), (instance))</a>
<a name="355"><span class="lineNum">     355 </span>            : #define amdgpu_gfx_select_me_pipe_q(adev, me, pipe, q, vmid) (adev)-&gt;gfx.funcs-&gt;select_me_pipe_q((adev), (me), (pipe), (q), (vmid))</a>
<a name="356"><span class="lineNum">     356 </span>            : #define amdgpu_gfx_init_spm_golden(adev) (adev)-&gt;gfx.funcs-&gt;init_spm_golden((adev))</a>
<a name="357"><span class="lineNum">     357 </span>            : </a>
<a name="358"><span class="lineNum">     358 </span>            : /**</a>
<a name="359"><span class="lineNum">     359 </span>            :  * amdgpu_gfx_create_bitmask - create a bitmask</a>
<a name="360"><span class="lineNum">     360 </span>            :  *</a>
<a name="361"><span class="lineNum">     361 </span>            :  * @bit_width: length of the mask</a>
<a name="362"><span class="lineNum">     362 </span>            :  *</a>
<a name="363"><span class="lineNum">     363 </span>            :  * create a variable length bit mask.</a>
<a name="364"><span class="lineNum">     364 </span>            :  * Returns the bitmask.</a>
<a name="365"><span class="lineNum">     365 </span>            :  */</a>
<a name="366"><span class="lineNum">     366 </span>            : static inline u32 amdgpu_gfx_create_bitmask(u32 bit_width)</a>
<a name="367"><span class="lineNum">     367 </span>            : {</a>
<a name="368"><span class="lineNum">     368 </span><span class="lineNoCov">          0 :         return (u32)((1ULL &lt;&lt; bit_width) - 1);</span></a>
<a name="369"><span class="lineNum">     369 </span>            : }</a>
<a name="370"><span class="lineNum">     370 </span>            : </a>
<a name="371"><span class="lineNum">     371 </span>            : void amdgpu_gfx_parse_disable_cu(unsigned *mask, unsigned max_se,</a>
<a name="372"><span class="lineNum">     372 </span>            :                                  unsigned max_sh);</a>
<a name="373"><span class="lineNum">     373 </span>            : </a>
<a name="374"><span class="lineNum">     374 </span>            : int amdgpu_gfx_kiq_init_ring(struct amdgpu_device *adev,</a>
<a name="375"><span class="lineNum">     375 </span>            :                              struct amdgpu_ring *ring,</a>
<a name="376"><span class="lineNum">     376 </span>            :                              struct amdgpu_irq_src *irq);</a>
<a name="377"><span class="lineNum">     377 </span>            : </a>
<a name="378"><span class="lineNum">     378 </span>            : void amdgpu_gfx_kiq_free_ring(struct amdgpu_ring *ring);</a>
<a name="379"><span class="lineNum">     379 </span>            : </a>
<a name="380"><span class="lineNum">     380 </span>            : void amdgpu_gfx_kiq_fini(struct amdgpu_device *adev);</a>
<a name="381"><span class="lineNum">     381 </span>            : int amdgpu_gfx_kiq_init(struct amdgpu_device *adev,</a>
<a name="382"><span class="lineNum">     382 </span>            :                         unsigned hpd_size);</a>
<a name="383"><span class="lineNum">     383 </span>            : </a>
<a name="384"><span class="lineNum">     384 </span>            : int amdgpu_gfx_mqd_sw_init(struct amdgpu_device *adev,</a>
<a name="385"><span class="lineNum">     385 </span>            :                            unsigned mqd_size);</a>
<a name="386"><span class="lineNum">     386 </span>            : void amdgpu_gfx_mqd_sw_fini(struct amdgpu_device *adev);</a>
<a name="387"><span class="lineNum">     387 </span>            : int amdgpu_gfx_disable_kcq(struct amdgpu_device *adev);</a>
<a name="388"><span class="lineNum">     388 </span>            : int amdgpu_gfx_enable_kcq(struct amdgpu_device *adev);</a>
<a name="389"><span class="lineNum">     389 </span>            : </a>
<a name="390"><span class="lineNum">     390 </span>            : void amdgpu_gfx_compute_queue_acquire(struct amdgpu_device *adev);</a>
<a name="391"><span class="lineNum">     391 </span>            : void amdgpu_gfx_graphics_queue_acquire(struct amdgpu_device *adev);</a>
<a name="392"><span class="lineNum">     392 </span>            : </a>
<a name="393"><span class="lineNum">     393 </span>            : int amdgpu_gfx_mec_queue_to_bit(struct amdgpu_device *adev, int mec,</a>
<a name="394"><span class="lineNum">     394 </span>            :                                 int pipe, int queue);</a>
<a name="395"><span class="lineNum">     395 </span>            : void amdgpu_queue_mask_bit_to_mec_queue(struct amdgpu_device *adev, int bit,</a>
<a name="396"><span class="lineNum">     396 </span>            :                                  int *mec, int *pipe, int *queue);</a>
<a name="397"><span class="lineNum">     397 </span>            : bool amdgpu_gfx_is_mec_queue_enabled(struct amdgpu_device *adev, int mec,</a>
<a name="398"><span class="lineNum">     398 </span>            :                                      int pipe, int queue);</a>
<a name="399"><span class="lineNum">     399 </span>            : bool amdgpu_gfx_is_high_priority_compute_queue(struct amdgpu_device *adev,</a>
<a name="400"><span class="lineNum">     400 </span>            :                                                struct amdgpu_ring *ring);</a>
<a name="401"><span class="lineNum">     401 </span>            : bool amdgpu_gfx_is_high_priority_graphics_queue(struct amdgpu_device *adev,</a>
<a name="402"><span class="lineNum">     402 </span>            :                                                 struct amdgpu_ring *ring);</a>
<a name="403"><span class="lineNum">     403 </span>            : int amdgpu_gfx_me_queue_to_bit(struct amdgpu_device *adev, int me,</a>
<a name="404"><span class="lineNum">     404 </span>            :                                int pipe, int queue);</a>
<a name="405"><span class="lineNum">     405 </span>            : void amdgpu_gfx_bit_to_me_queue(struct amdgpu_device *adev, int bit,</a>
<a name="406"><span class="lineNum">     406 </span>            :                                 int *me, int *pipe, int *queue);</a>
<a name="407"><span class="lineNum">     407 </span>            : bool amdgpu_gfx_is_me_queue_enabled(struct amdgpu_device *adev, int me,</a>
<a name="408"><span class="lineNum">     408 </span>            :                                     int pipe, int queue);</a>
<a name="409"><span class="lineNum">     409 </span>            : void amdgpu_gfx_off_ctrl(struct amdgpu_device *adev, bool enable);</a>
<a name="410"><span class="lineNum">     410 </span>            : int amdgpu_get_gfx_off_status(struct amdgpu_device *adev, uint32_t *value);</a>
<a name="411"><span class="lineNum">     411 </span>            : int amdgpu_gfx_ras_late_init(struct amdgpu_device *adev, struct ras_common_if *ras_block);</a>
<a name="412"><span class="lineNum">     412 </span>            : void amdgpu_gfx_ras_fini(struct amdgpu_device *adev);</a>
<a name="413"><span class="lineNum">     413 </span>            : int amdgpu_get_gfx_off_entrycount(struct amdgpu_device *adev, u64 *value);</a>
<a name="414"><span class="lineNum">     414 </span>            : int amdgpu_get_gfx_off_residency(struct amdgpu_device *adev, u32 *residency);</a>
<a name="415"><span class="lineNum">     415 </span>            : int amdgpu_set_gfx_off_residency(struct amdgpu_device *adev, bool value);</a>
<a name="416"><span class="lineNum">     416 </span>            : int amdgpu_gfx_process_ras_data_cb(struct amdgpu_device *adev,</a>
<a name="417"><span class="lineNum">     417 </span>            :                 void *err_data,</a>
<a name="418"><span class="lineNum">     418 </span>            :                 struct amdgpu_iv_entry *entry);</a>
<a name="419"><span class="lineNum">     419 </span>            : int amdgpu_gfx_cp_ecc_error_irq(struct amdgpu_device *adev,</a>
<a name="420"><span class="lineNum">     420 </span>            :                                   struct amdgpu_irq_src *source,</a>
<a name="421"><span class="lineNum">     421 </span>            :                                   struct amdgpu_iv_entry *entry);</a>
<a name="422"><span class="lineNum">     422 </span>            : uint32_t amdgpu_kiq_rreg(struct amdgpu_device *adev, uint32_t reg);</a>
<a name="423"><span class="lineNum">     423 </span>            : void amdgpu_kiq_wreg(struct amdgpu_device *adev, uint32_t reg, uint32_t v);</a>
<a name="424"><span class="lineNum">     424 </span>            : int amdgpu_gfx_get_num_kcq(struct amdgpu_device *adev);</a>
<a name="425"><span class="lineNum">     425 </span>            : #endif</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
