Analysis & Synthesis report for tetris
Sun Jul 28 18:12:30 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sun Jul 28 18:12:30 2019           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; tetris                                      ;
; Top-level Entity Name              ; DE2_115_TOP                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; DE2_115_TOP        ; tetris             ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Jul 28 18:12:16 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tetris -c tetris
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file video_pll.vhd
    Info (12022): Found design unit 1: video_pll-SYN File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/video_PLL.vhd Line: 51
    Info (12023): Found entity 1: video_PLL File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/video_PLL.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file vga_sync.vhd
    Info (12022): Found design unit 1: VGA_SYNC_module-a File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/VGA_SYNC.VHD Line: 15
    Info (12023): Found entity 1: VGA_SYNC_module File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/VGA_SYNC.VHD Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file de2_115_top.vhd
    Info (12022): Found design unit 1: DE2_115_TOP-structural File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd Line: 102
    Info (12023): Found entity 1: DE2_115_TOP File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd Line: 15
Info (12127): Elaborating entity "DE2_115_TOP" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at DE2_115_TOP.vhd(24): used implicit default value for signal "SMA_CLKOUT" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd Line: 24
Warning (10541): VHDL Signal Declaration warning at DE2_115_TOP.vhd(41): used implicit default value for signal "LEDG" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd Line: 41
Warning (10541): VHDL Signal Declaration warning at DE2_115_TOP.vhd(42): used implicit default value for signal "LEDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd Line: 42
Warning (10541): VHDL Signal Declaration warning at DE2_115_TOP.vhd(46): used implicit default value for signal "UART_CTS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd Line: 46
Warning (10541): VHDL Signal Declaration warning at DE2_115_TOP.vhd(49): used implicit default value for signal "UART_TXD" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd Line: 49
Warning (10541): VHDL Signal Declaration warning at DE2_115_TOP.vhd(53): used implicit default value for signal "LCD_BLON" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd Line: 53
Warning (10541): VHDL Signal Declaration warning at DE2_115_TOP.vhd(54): used implicit default value for signal "LCD_EN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd Line: 54
Warning (10541): VHDL Signal Declaration warning at DE2_115_TOP.vhd(55): used implicit default value for signal "LCD_ON" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd Line: 55
Warning (10541): VHDL Signal Declaration warning at DE2_115_TOP.vhd(56): used implicit default value for signal "LCD_RS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd Line: 56
Warning (10541): VHDL Signal Declaration warning at DE2_115_TOP.vhd(57): used implicit default value for signal "LCD_RW" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd Line: 57
Warning (10541): VHDL Signal Declaration warning at DE2_115_TOP.vhd(73): used implicit default value for signal "VGA_SYNC_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd Line: 73
Warning (10541): VHDL Signal Declaration warning at DE2_115_TOP.vhd(81): used implicit default value for signal "SRAM_ADDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd Line: 81
Warning (10541): VHDL Signal Declaration warning at DE2_115_TOP.vhd(83): used implicit default value for signal "SRAM_CE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd Line: 83
Warning (10541): VHDL Signal Declaration warning at DE2_115_TOP.vhd(84): used implicit default value for signal "SRAM_LB_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd Line: 84
Warning (10541): VHDL Signal Declaration warning at DE2_115_TOP.vhd(85): used implicit default value for signal "SRAM_OE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd Line: 85
Warning (10541): VHDL Signal Declaration warning at DE2_115_TOP.vhd(86): used implicit default value for signal "SRAM_UB_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd Line: 86
Warning (10541): VHDL Signal Declaration warning at DE2_115_TOP.vhd(87): used implicit default value for signal "SRAM_WE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd Line: 87
Warning (10541): VHDL Signal Declaration warning at DE2_115_TOP.vhd(94): used implicit default value for signal "AUD_DACDAT" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd Line: 94
Warning (10541): VHDL Signal Declaration warning at DE2_115_TOP.vhd(96): used implicit default value for signal "AUD_XCK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd Line: 96
Warning (10492): VHDL Process Statement warning at DE2_115_TOP.vhd(164): signal "gameboard" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd Line: 164
Warning (10492): VHDL Process Statement warning at DE2_115_TOP.vhd(164): signal "pixel_row_intd16" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd Line: 164
Warning (10492): VHDL Process Statement warning at DE2_115_TOP.vhd(164): signal "pixel_column_intd16" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd Line: 164
Info (12128): Elaborating entity "VGA_SYNC_module" for hierarchy "VGA_SYNC_module:U1" File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd Line: 174
Info (12128): Elaborating entity "video_PLL" for hierarchy "VGA_SYNC_module:U1|video_PLL:video_PLL_inst" File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/VGA_SYNC.VHD Line: 48
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_SYNC_module:U1|video_PLL:video_PLL_inst|altpll:altpll_component" File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/video_PLL.vhd Line: 132
Info (12130): Elaborated megafunction instantiation "VGA_SYNC_module:U1|video_PLL:video_PLL_inst|altpll:altpll_component" File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/video_PLL.vhd Line: 132
Info (12133): Instantiated megafunction "VGA_SYNC_module:U1|video_PLL:video_PLL_inst|altpll:altpll_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/video_PLL.vhd Line: 132
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_dp72.tdf
    Info (12023): Found entity 1: altpll_dp72 File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/db/altpll_dp72.tdf Line: 25
Info (12128): Elaborating entity "altpll_dp72" for hierarchy "VGA_SYNC_module:U1|video_PLL:video_PLL_inst|altpll:altpll_component|altpll_dp72:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Warning (12125): Using design file game_logic.vhd, which is not specified as a design file for the current project, but contains definitions for 3 design units and 1 entities in project
    Info (12022): Found design unit 1: board_pkg File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 4
    Info (12022): Found design unit 2: game_logic-behavioral File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 22
    Info (12023): Found entity 1: game_logic File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 15
Info (12128): Elaborating entity "game_logic" for hierarchy "game_logic:U2" File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd Line: 191
Warning (10541): VHDL Signal Declaration warning at game_logic.vhd(19): used implicit default value for signal "score" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 19
Warning (10540): VHDL Signal Declaration warning at game_logic.vhd(39): used explicit default value for signal "w_poly" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 39
Warning (10492): VHDL Process Statement warning at game_logic.vhd(83): signal "lfsr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 83
Warning (10492): VHDL Process Statement warning at game_logic.vhd(85): signal "lfsr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 85
Warning (10492): VHDL Process Statement warning at game_logic.vhd(87): signal "lfsr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 87
Warning (10492): VHDL Process Statement warning at game_logic.vhd(89): signal "lfsr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 89
Warning (10492): VHDL Process Statement warning at game_logic.vhd(91): signal "lfsr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 91
Warning (10492): VHDL Process Statement warning at game_logic.vhd(93): signal "lfsr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 93
Warning (10492): VHDL Process Statement warning at game_logic.vhd(95): signal "lfsr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 95
Warning (10492): VHDL Process Statement warning at game_logic.vhd(277): signal "gameboard" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 277
Warning (10492): VHDL Process Statement warning at game_logic.vhd(278): signal "gameboard" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 278
Warning (10492): VHDL Process Statement warning at game_logic.vhd(279): signal "gameboard" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 279
Warning (10492): VHDL Process Statement warning at game_logic.vhd(280): signal "gameboard" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 280
Warning (10492): VHDL Process Statement warning at game_logic.vhd(281): signal "gameboard" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 281
Warning (10492): VHDL Process Statement warning at game_logic.vhd(282): signal "gameboard" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 282
Warning (10492): VHDL Process Statement warning at game_logic.vhd(283): signal "gameboard" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 283
Warning (10492): VHDL Process Statement warning at game_logic.vhd(284): signal "gameboard" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 284
Warning (10492): VHDL Process Statement warning at game_logic.vhd(285): signal "gameboard" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 285
Warning (10492): VHDL Process Statement warning at game_logic.vhd(286): signal "gameboard" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 286
Warning (10492): VHDL Process Statement warning at game_logic.vhd(288): signal "gameboard" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 288
Warning (10492): VHDL Process Statement warning at game_logic.vhd(289): signal "gameboard" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 289
Warning (10492): VHDL Process Statement warning at game_logic.vhd(290): signal "gameboard" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 290
Warning (10492): VHDL Process Statement warning at game_logic.vhd(291): signal "gameboard" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 291
Warning (10492): VHDL Process Statement warning at game_logic.vhd(292): signal "gameboard" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 292
Warning (10492): VHDL Process Statement warning at game_logic.vhd(293): signal "gameboard" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 293
Warning (10492): VHDL Process Statement warning at game_logic.vhd(294): signal "gameboard" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 294
Warning (10492): VHDL Process Statement warning at game_logic.vhd(295): signal "gameboard" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 295
Warning (10492): VHDL Process Statement warning at game_logic.vhd(296): signal "gameboard" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 296
Warning (10492): VHDL Process Statement warning at game_logic.vhd(297): signal "gameboard" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 297
Warning (10631): VHDL Process Statement warning at game_logic.vhd(245): inferring latch(es) for signal or variable "tempboard", which holds its previous value in one or more paths through the process File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 245
Warning (10492): VHDL Process Statement warning at game_logic.vhd(410): signal "gameboard" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 410
Warning (10492): VHDL Process Statement warning at game_logic.vhd(414): signal "new_block" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 414
Warning (10492): VHDL Process Statement warning at game_logic.vhd(421): signal "new_block" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 421
Warning (10492): VHDL Process Statement warning at game_logic.vhd(428): signal "new_block" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 428
Warning (10492): VHDL Process Statement warning at game_logic.vhd(435): signal "new_block" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 435
Warning (10492): VHDL Process Statement warning at game_logic.vhd(442): signal "new_block" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 442
Warning (10492): VHDL Process Statement warning at game_logic.vhd(449): signal "new_block" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 449
Warning (10873): Using initial value X (don't care) for net "tempboard[30][10]" at game_logic.vhd(248) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 248
Warning (10873): Using initial value X (don't care) for net "tempboard[29][10]" at game_logic.vhd(248) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 248
Warning (10873): Using initial value X (don't care) for net "tempboard[28][10]" at game_logic.vhd(248) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 248
Warning (10873): Using initial value X (don't care) for net "tempboard[27][10]" at game_logic.vhd(248) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 248
Warning (10873): Using initial value X (don't care) for net "tempboard[26][10]" at game_logic.vhd(248) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 248
Warning (10873): Using initial value X (don't care) for net "tempboard[25][10]" at game_logic.vhd(248) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 248
Warning (10873): Using initial value X (don't care) for net "tempboard[24][10]" at game_logic.vhd(248) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 248
Warning (10873): Using initial value X (don't care) for net "tempboard[23][10]" at game_logic.vhd(248) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 248
Warning (10873): Using initial value X (don't care) for net "tempboard[22][10]" at game_logic.vhd(248) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 248
Warning (10873): Using initial value X (don't care) for net "tempboard[21][10]" at game_logic.vhd(248) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 248
Warning (10873): Using initial value X (don't care) for net "tempboard[20][10]" at game_logic.vhd(248) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 248
Warning (10873): Using initial value X (don't care) for net "tempboard[19][10]" at game_logic.vhd(248) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 248
Warning (10873): Using initial value X (don't care) for net "tempboard[18][10]" at game_logic.vhd(248) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 248
Warning (10873): Using initial value X (don't care) for net "tempboard[17][10]" at game_logic.vhd(248) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 248
Warning (10873): Using initial value X (don't care) for net "tempboard[16][10]" at game_logic.vhd(248) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 248
Warning (10873): Using initial value X (don't care) for net "tempboard[15][10]" at game_logic.vhd(248) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 248
Warning (10873): Using initial value X (don't care) for net "tempboard[14][10]" at game_logic.vhd(248) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 248
Warning (10873): Using initial value X (don't care) for net "tempboard[13][10]" at game_logic.vhd(248) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 248
Warning (10873): Using initial value X (don't care) for net "tempboard[12][10]" at game_logic.vhd(248) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 248
Warning (10873): Using initial value X (don't care) for net "tempboard[11][10]" at game_logic.vhd(248) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 248
Warning (10873): Using initial value X (don't care) for net "tempboard[10][10]" at game_logic.vhd(248) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 248
Warning (10873): Using initial value X (don't care) for net "tempboard[9][10]" at game_logic.vhd(248) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 248
Warning (10873): Using initial value X (don't care) for net "tempboard[8][10]" at game_logic.vhd(248) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 248
Warning (10873): Using initial value X (don't care) for net "tempboard[7][10]" at game_logic.vhd(248) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 248
Warning (10873): Using initial value X (don't care) for net "tempboard[6][10]" at game_logic.vhd(248) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 248
Warning (10873): Using initial value X (don't care) for net "tempboard[5][10]" at game_logic.vhd(248) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 248
Warning (10873): Using initial value X (don't care) for net "tempboard[4][10]" at game_logic.vhd(248) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 248
Warning (10873): Using initial value X (don't care) for net "tempboard[3][10]" at game_logic.vhd(248) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 248
Warning (10873): Using initial value X (don't care) for net "tempboard[2][10]" at game_logic.vhd(248) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 248
Warning (10873): Using initial value X (don't care) for net "tempboard[1][10]" at game_logic.vhd(248) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 248
Warning (10873): Using initial value X (don't care) for net "tempboard[0][10]" at game_logic.vhd(248) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 248
Info (10041): Inferred latch for "tempboard[0][0]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[0][1]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[0][2]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[0][3]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[0][4]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[0][5]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[0][6]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[0][7]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[0][8]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[0][9]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[1][0]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[1][1]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[1][2]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[1][3]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[1][4]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[1][5]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[1][6]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[1][7]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[1][8]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[1][9]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[2][0]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[2][1]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[2][2]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[2][3]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[2][4]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[2][5]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[2][6]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[2][7]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[2][8]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[2][9]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[3][0]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[3][1]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[3][2]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[3][3]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[3][4]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[3][5]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[3][6]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[3][7]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[3][8]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[3][9]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[4][0]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[4][1]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[4][2]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[4][3]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[4][4]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[4][5]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[4][6]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[4][7]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[4][8]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[4][9]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[5][0]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[5][1]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[5][2]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[5][3]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[5][4]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[5][5]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[5][6]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[5][7]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[5][8]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[5][9]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[6][0]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[6][1]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[6][2]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[6][3]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[6][4]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[6][5]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[6][6]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[6][7]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[6][8]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[6][9]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[7][0]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[7][1]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[7][2]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[7][3]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[7][4]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[7][5]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[7][6]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[7][7]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[7][8]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[7][9]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[8][0]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[8][1]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[8][2]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[8][3]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[8][4]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[8][5]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[8][6]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[8][7]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[8][8]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[8][9]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[9][0]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[9][1]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[9][2]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[9][3]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[9][4]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[9][5]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[9][6]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[9][7]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[9][8]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[9][9]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[10][0]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[10][1]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[10][2]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[10][3]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[10][4]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[10][5]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[10][6]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[10][7]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[10][8]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[10][9]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[11][0]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[11][1]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[11][2]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[11][3]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[11][4]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[11][5]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[11][6]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[11][7]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[11][8]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[11][9]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[12][0]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[12][1]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[12][2]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[12][3]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[12][4]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[12][5]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[12][6]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[12][7]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[12][8]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[12][9]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[13][0]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[13][1]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[13][2]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[13][3]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[13][4]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[13][5]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[13][6]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[13][7]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[13][8]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[13][9]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[14][0]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[14][1]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[14][2]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[14][3]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[14][4]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[14][5]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[14][6]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[14][7]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[14][8]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[14][9]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[15][0]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[15][1]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[15][2]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[15][3]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[15][4]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[15][5]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[15][6]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[15][7]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[15][8]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[15][9]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[16][0]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[16][1]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[16][2]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[16][3]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[16][4]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[16][5]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[16][6]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[16][7]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[16][8]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[16][9]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[17][0]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[17][1]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[17][2]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[17][3]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[17][4]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[17][5]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[17][6]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[17][7]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[17][8]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[17][9]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[18][0]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[18][1]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[18][2]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[18][3]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[18][4]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[18][5]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[18][6]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[18][7]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[18][8]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[18][9]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[19][0]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[19][1]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[19][2]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[19][3]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[19][4]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[19][5]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[19][6]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[19][7]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[19][8]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[19][9]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[20][0]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[20][1]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[20][2]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[20][3]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[20][4]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[20][5]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[20][6]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[20][7]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[20][8]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[20][9]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[21][0]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[21][1]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[21][2]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[21][3]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[21][4]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[21][5]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[21][6]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[21][7]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[21][8]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[21][9]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[22][0]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[22][1]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[22][2]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[22][3]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[22][4]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[22][5]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[22][6]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[22][7]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[22][8]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[22][9]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[23][0]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[23][1]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[23][2]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[23][3]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[23][4]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[23][5]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[23][6]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[23][7]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[23][8]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[23][9]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[24][0]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[24][1]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[24][2]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[24][3]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[24][4]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[24][5]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[24][6]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[24][7]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[24][8]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[24][9]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[25][0]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[25][1]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[25][2]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[25][3]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[25][4]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[25][5]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[25][6]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[25][7]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[25][8]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[25][9]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[26][0]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[26][1]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[26][2]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[26][3]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[26][4]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[26][5]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[26][6]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[26][7]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[26][8]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[26][9]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[27][0]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[27][1]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[27][2]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[27][3]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[27][4]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[27][5]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[27][6]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[27][7]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[27][8]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[27][9]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[28][0]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[28][1]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[28][2]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[28][3]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[28][4]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[28][5]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[28][6]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[28][7]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[28][8]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[28][9]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[29][0]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[29][1]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[29][2]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[29][3]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[29][4]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[29][5]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[29][6]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[29][7]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[29][8]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[29][9]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[30][0]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[30][1]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[30][2]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[30][3]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[30][4]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[30][5]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[30][6]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[30][7]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[30][8]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10041): Inferred latch for "tempboard[30][9]" at game_logic.vhd(250) File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/game_logic.vhd Line: 250
Info (10018): Can't recognize finite state machine "state" because it has a complex reset state
Error (12006): Node instance "U3" instantiates undefined entity "bcd_seven". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd Line: 201
Error (12006): Node instance "U4" instantiates undefined entity "bcd_seven". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd Line: 206
Error (12006): Node instance "U5" instantiates undefined entity "bcd_seven". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd Line: 211
Error (12006): Node instance "U6" instantiates undefined entity "bcd_seven". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/HPz420/Documents/GitHub/FPGA_Games/FPGATetris-master/DE2_115_TOP.vhd Line: 216
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 92 warnings
    Error: Peak virtual memory: 4864 megabytes
    Error: Processing ended: Sun Jul 28 18:12:30 2019
    Error: Elapsed time: 00:00:14
    Error: Total CPU time (on all processors): 00:00:28


