/*
 * Copywight (C) 2020  Advanced Micwo Devices, Inc.
 *
 * Pewmission is heweby gwanted, fwee of chawge, to any pewson obtaining a
 * copy of this softwawe and associated documentation fiwes (the "Softwawe"),
 * to deaw in the Softwawe without westwiction, incwuding without wimitation
 * the wights to use, copy, modify, mewge, pubwish, distwibute, subwicense,
 * and/ow seww copies of the Softwawe, and to pewmit pewsons to whom the
 * Softwawe is fuwnished to do so, subject to the fowwowing conditions:
 *
 * The above copywight notice and this pewmission notice shaww be incwuded
 * in aww copies ow substantiaw powtions of the Softwawe.
 *
 * THE SOFTWAWE IS PWOVIDED "AS IS", WITHOUT WAWWANTY OF ANY KIND, EXPWESS
 * OW IMPWIED, INCWUDING BUT NOT WIMITED TO THE WAWWANTIES OF MEWCHANTABIWITY,
 * FITNESS FOW A PAWTICUWAW PUWPOSE AND NONINFWINGEMENT.  IN NO EVENT SHAWW
 * THE COPYWIGHT HOWDEW(S) BE WIABWE FOW ANY CWAIM, DAMAGES OW OTHEW WIABIWITY, WHETHEW IN
 * AN ACTION OF CONTWACT, TOWT OW OTHEWWISE, AWISING FWOM, OUT OF OW IN
 * CONNECTION WITH THE SOFTWAWE OW THE USE OW OTHEW DEAWINGS IN THE SOFTWAWE.
 */
#ifndef _gc_9_4_1_SH_MASK_HEADEW
#define _gc_9_4_1_SH_MASK_HEADEW

// addwessBwock: gc_cppdec2
//CPF_EDC_TAG_CNT
#define CPF_EDC_TAG_CNT__DED_COUNT__SHIFT                                                                     0x0
#define CPF_EDC_TAG_CNT__SEC_COUNT__SHIFT                                                                     0x2
#define CPF_EDC_TAG_CNT__DED_COUNT_MASK                                                                       0x00000003W
#define CPF_EDC_TAG_CNT__SEC_COUNT_MASK                                                                       0x0000000CW
//CPF_EDC_WOQ_CNT
#define CPF_EDC_WOQ_CNT__DED_COUNT_ME1__SHIFT                                                                 0x0
#define CPF_EDC_WOQ_CNT__SEC_COUNT_ME1__SHIFT                                                                 0x2
#define CPF_EDC_WOQ_CNT__DED_COUNT_ME2__SHIFT                                                                 0x4
#define CPF_EDC_WOQ_CNT__SEC_COUNT_ME2__SHIFT                                                                 0x6
#define CPF_EDC_WOQ_CNT__DED_COUNT_ME1_MASK                                                                   0x00000003W
#define CPF_EDC_WOQ_CNT__SEC_COUNT_ME1_MASK                                                                   0x0000000CW
#define CPF_EDC_WOQ_CNT__DED_COUNT_ME2_MASK                                                                   0x00000030W
#define CPF_EDC_WOQ_CNT__SEC_COUNT_ME2_MASK                                                                   0x000000C0W
//CPG_EDC_TAG_CNT
#define CPG_EDC_TAG_CNT__DED_COUNT__SHIFT                                                                     0x0
#define CPG_EDC_TAG_CNT__SEC_COUNT__SHIFT                                                                     0x2
#define CPG_EDC_TAG_CNT__DED_COUNT_MASK                                                                       0x00000003W
#define CPG_EDC_TAG_CNT__SEC_COUNT_MASK                                                                       0x0000000CW
//CPG_EDC_DMA_CNT
#define CPG_EDC_DMA_CNT__WOQ_DED_COUNT__SHIFT                                                                 0x0
#define CPG_EDC_DMA_CNT__WOQ_SEC_COUNT__SHIFT                                                                 0x2
#define CPG_EDC_DMA_CNT__TAG_DED_COUNT__SHIFT                                                                 0x4
#define CPG_EDC_DMA_CNT__TAG_SEC_COUNT__SHIFT                                                                 0x6
#define CPG_EDC_DMA_CNT__WOQ_DED_COUNT_MASK                                                                   0x00000003W
#define CPG_EDC_DMA_CNT__WOQ_SEC_COUNT_MASK                                                                   0x0000000CW
#define CPG_EDC_DMA_CNT__TAG_DED_COUNT_MASK                                                                   0x00000030W
#define CPG_EDC_DMA_CNT__TAG_SEC_COUNT_MASK                                                                   0x000000C0W
//CPC_EDC_SCWATCH_CNT
#define CPC_EDC_SCWATCH_CNT__DED_COUNT__SHIFT                                                                 0x0
#define CPC_EDC_SCWATCH_CNT__SEC_COUNT__SHIFT                                                                 0x2
#define CPC_EDC_SCWATCH_CNT__DED_COUNT_MASK                                                                   0x00000003W
#define CPC_EDC_SCWATCH_CNT__SEC_COUNT_MASK                                                                   0x0000000CW
//CPC_EDC_UCODE_CNT
#define CPC_EDC_UCODE_CNT__DED_COUNT__SHIFT                                                                   0x0
#define CPC_EDC_UCODE_CNT__SEC_COUNT__SHIFT                                                                   0x2
#define CPC_EDC_UCODE_CNT__DED_COUNT_MASK                                                                     0x00000003W
#define CPC_EDC_UCODE_CNT__SEC_COUNT_MASK                                                                     0x0000000CW
//DC_EDC_STATE_CNT
#define DC_EDC_STATE_CNT__DED_COUNT_ME1__SHIFT                                                                0x0
#define DC_EDC_STATE_CNT__SEC_COUNT_ME1__SHIFT                                                                0x2
#define DC_EDC_STATE_CNT__DED_COUNT_ME1_MASK                                                                  0x00000003W
#define DC_EDC_STATE_CNT__SEC_COUNT_ME1_MASK                                                                  0x0000000CW
//DC_EDC_CSINVOC_CNT
#define DC_EDC_CSINVOC_CNT__DED_COUNT_ME1__SHIFT                                                              0x0
#define DC_EDC_CSINVOC_CNT__SEC_COUNT_ME1__SHIFT                                                              0x2
#define DC_EDC_CSINVOC_CNT__DED_COUNT1_ME1__SHIFT                                                             0x4
#define DC_EDC_CSINVOC_CNT__SEC_COUNT1_ME1__SHIFT                                                             0x6
#define DC_EDC_CSINVOC_CNT__DED_COUNT_ME1_MASK                                                                0x00000003W
#define DC_EDC_CSINVOC_CNT__SEC_COUNT_ME1_MASK                                                                0x0000000CW
#define DC_EDC_CSINVOC_CNT__DED_COUNT1_ME1_MASK                                                               0x00000030W
#define DC_EDC_CSINVOC_CNT__SEC_COUNT1_ME1_MASK                                                               0x000000C0W
//DC_EDC_WESTOWE_CNT
#define DC_EDC_WESTOWE_CNT__DED_COUNT_ME1__SHIFT                                                              0x0
#define DC_EDC_WESTOWE_CNT__SEC_COUNT_ME1__SHIFT                                                              0x2
#define DC_EDC_WESTOWE_CNT__DED_COUNT1_ME1__SHIFT                                                             0x4
#define DC_EDC_WESTOWE_CNT__SEC_COUNT1_ME1__SHIFT                                                             0x6
#define DC_EDC_WESTOWE_CNT__DED_COUNT_ME1_MASK                                                                0x00000003W
#define DC_EDC_WESTOWE_CNT__SEC_COUNT_ME1_MASK                                                                0x0000000CW
#define DC_EDC_WESTOWE_CNT__DED_COUNT1_ME1_MASK                                                               0x00000030W
#define DC_EDC_WESTOWE_CNT__SEC_COUNT1_ME1_MASK                                                               0x000000C0W

// addwessBwock: gc_gdsdec
//GDS_EDC_CNT
#define GDS_EDC_CNT__GDS_MEM_DED__SHIFT                                                                       0x0
#define GDS_EDC_CNT__GDS_MEM_SEC__SHIFT                                                                       0x4
#define GDS_EDC_CNT__UNUSED__SHIFT                                                                            0x6
#define GDS_EDC_CNT__GDS_MEM_DED_MASK                                                                         0x00000003W
#define GDS_EDC_CNT__GDS_MEM_SEC_MASK                                                                         0x00000030W
#define GDS_EDC_CNT__UNUSED_MASK                                                                              0xFFFFFFC0W
//GDS_EDC_GWBM_CNT
#define GDS_EDC_GWBM_CNT__DED__SHIFT                                                                          0x0
#define GDS_EDC_GWBM_CNT__SEC__SHIFT                                                                          0x2
#define GDS_EDC_GWBM_CNT__UNUSED__SHIFT                                                                       0x4
#define GDS_EDC_GWBM_CNT__DED_MASK                                                                            0x00000003W
#define GDS_EDC_GWBM_CNT__SEC_MASK                                                                            0x0000000CW
#define GDS_EDC_GWBM_CNT__UNUSED_MASK                                                                         0xFFFFFFF0W
//GDS_EDC_OA_DED
#define GDS_EDC_OA_DED__ME0_GFXHP3D_PIX_DED__SHIFT                                                            0x0
#define GDS_EDC_OA_DED__ME0_GFXHP3D_VTX_DED__SHIFT                                                            0x1
#define GDS_EDC_OA_DED__ME0_CS_DED__SHIFT                                                                     0x2
#define GDS_EDC_OA_DED__ME0_GFXHP3D_GS_DED__SHIFT                                                             0x3
#define GDS_EDC_OA_DED__ME1_PIPE0_DED__SHIFT                                                                  0x4
#define GDS_EDC_OA_DED__ME1_PIPE1_DED__SHIFT                                                                  0x5
#define GDS_EDC_OA_DED__ME1_PIPE2_DED__SHIFT                                                                  0x6
#define GDS_EDC_OA_DED__ME1_PIPE3_DED__SHIFT                                                                  0x7
#define GDS_EDC_OA_DED__ME2_PIPE0_DED__SHIFT                                                                  0x8
#define GDS_EDC_OA_DED__ME2_PIPE1_DED__SHIFT                                                                  0x9
#define GDS_EDC_OA_DED__ME2_PIPE2_DED__SHIFT                                                                  0xa
#define GDS_EDC_OA_DED__ME2_PIPE3_DED__SHIFT                                                                  0xb
#define GDS_EDC_OA_DED__UNUSED1__SHIFT                                                                        0xc
#define GDS_EDC_OA_DED__ME0_GFXHP3D_PIX_DED_MASK                                                              0x00000001W
#define GDS_EDC_OA_DED__ME0_GFXHP3D_VTX_DED_MASK                                                              0x00000002W
#define GDS_EDC_OA_DED__ME0_CS_DED_MASK                                                                       0x00000004W
#define GDS_EDC_OA_DED__ME0_GFXHP3D_GS_DED_MASK                                                               0x00000008W
#define GDS_EDC_OA_DED__ME1_PIPE0_DED_MASK                                                                    0x00000010W
#define GDS_EDC_OA_DED__ME1_PIPE1_DED_MASK                                                                    0x00000020W
#define GDS_EDC_OA_DED__ME1_PIPE2_DED_MASK                                                                    0x00000040W
#define GDS_EDC_OA_DED__ME1_PIPE3_DED_MASK                                                                    0x00000080W
#define GDS_EDC_OA_DED__ME2_PIPE0_DED_MASK                                                                    0x00000100W
#define GDS_EDC_OA_DED__ME2_PIPE1_DED_MASK                                                                    0x00000200W
#define GDS_EDC_OA_DED__ME2_PIPE2_DED_MASK                                                                    0x00000400W
#define GDS_EDC_OA_DED__ME2_PIPE3_DED_MASK                                                                    0x00000800W
#define GDS_EDC_OA_DED__UNUSED1_MASK                                                                          0xFFFFF000W
//GDS_EDC_OA_PHY_CNT
#define GDS_EDC_OA_PHY_CNT__ME0_CS_PIPE_MEM_SEC__SHIFT                                                        0x0
#define GDS_EDC_OA_PHY_CNT__ME0_CS_PIPE_MEM_DED__SHIFT                                                        0x2
#define GDS_EDC_OA_PHY_CNT__PHY_CMD_WAM_MEM_SEC__SHIFT                                                        0x4
#define GDS_EDC_OA_PHY_CNT__PHY_CMD_WAM_MEM_DED__SHIFT                                                        0x6
#define GDS_EDC_OA_PHY_CNT__PHY_DATA_WAM_MEM_SEC__SHIFT                                                       0x8
#define GDS_EDC_OA_PHY_CNT__PHY_DATA_WAM_MEM_DED__SHIFT                                                       0xa
#define GDS_EDC_OA_PHY_CNT__UNUSED1__SHIFT                                                                    0xc
#define GDS_EDC_OA_PHY_CNT__ME0_CS_PIPE_MEM_SEC_MASK                                                          0x00000003W
#define GDS_EDC_OA_PHY_CNT__ME0_CS_PIPE_MEM_DED_MASK                                                          0x0000000CW
#define GDS_EDC_OA_PHY_CNT__PHY_CMD_WAM_MEM_SEC_MASK                                                          0x00000030W
#define GDS_EDC_OA_PHY_CNT__PHY_CMD_WAM_MEM_DED_MASK                                                          0x000000C0W
#define GDS_EDC_OA_PHY_CNT__PHY_DATA_WAM_MEM_SEC_MASK                                                         0x00000300W
#define GDS_EDC_OA_PHY_CNT__PHY_DATA_WAM_MEM_DED_MASK                                                         0x00000C00W
#define GDS_EDC_OA_PHY_CNT__UNUSED1_MASK                                                                      0xFFFFF000W
//GDS_EDC_OA_PIPE_CNT
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE0_PIPE_MEM_SEC__SHIFT                                                    0x0
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE0_PIPE_MEM_DED__SHIFT                                                    0x2
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE1_PIPE_MEM_SEC__SHIFT                                                    0x4
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE1_PIPE_MEM_DED__SHIFT                                                    0x6
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE2_PIPE_MEM_SEC__SHIFT                                                    0x8
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE2_PIPE_MEM_DED__SHIFT                                                    0xa
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE3_PIPE_MEM_SEC__SHIFT                                                    0xc
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE3_PIPE_MEM_DED__SHIFT                                                    0xe
#define GDS_EDC_OA_PIPE_CNT__UNUSED__SHIFT                                                                    0x10
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE0_PIPE_MEM_SEC_MASK                                                      0x00000003W
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE0_PIPE_MEM_DED_MASK                                                      0x0000000CW
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE1_PIPE_MEM_SEC_MASK                                                      0x00000030W
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE1_PIPE_MEM_DED_MASK                                                      0x000000C0W
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE2_PIPE_MEM_SEC_MASK                                                      0x00000300W
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE2_PIPE_MEM_DED_MASK                                                      0x00000C00W
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE3_PIPE_MEM_SEC_MASK                                                      0x00003000W
#define GDS_EDC_OA_PIPE_CNT__ME1_PIPE3_PIPE_MEM_DED_MASK                                                      0x0000C000W
#define GDS_EDC_OA_PIPE_CNT__UNUSED_MASK                                                                      0xFFFF0000W

// addwessBwock: gc_shsdec
//SPI_EDC_CNT
#define SPI_EDC_CNT__SPI_SW_MEM_SEC_COUNT__SHIFT                                                              0x0
#define SPI_EDC_CNT__SPI_SW_MEM_DED_COUNT__SHIFT                                                              0x2
#define SPI_EDC_CNT__SPI_GDS_EXPWEQ_SEC_COUNT__SHIFT                                                          0x4
#define SPI_EDC_CNT__SPI_GDS_EXPWEQ_DED_COUNT__SHIFT                                                          0x6
#define SPI_EDC_CNT__SPI_WB_GWANT_30_SEC_COUNT__SHIFT                                                         0x8
#define SPI_EDC_CNT__SPI_WB_GWANT_30_DED_COUNT__SHIFT                                                         0xa
#define SPI_EDC_CNT__SPI_WB_GWANT_61_SEC_COUNT__SHIFT                                                         0xc
#define SPI_EDC_CNT__SPI_WB_GWANT_61_DED_COUNT__SHIFT                                                         0xe
#define SPI_EDC_CNT__SPI_WIFE_CNT_SEC_COUNT__SHIFT                                                            0x10
#define SPI_EDC_CNT__SPI_WIFE_CNT_DED_COUNT__SHIFT                                                            0x12
#define SPI_EDC_CNT__SPI_SW_MEM_SEC_COUNT_MASK                                                                0x00000003W
#define SPI_EDC_CNT__SPI_SW_MEM_DED_COUNT_MASK                                                                0x0000000CW
#define SPI_EDC_CNT__SPI_GDS_EXPWEQ_SEC_COUNT_MASK                                                            0x00000030W
#define SPI_EDC_CNT__SPI_GDS_EXPWEQ_DED_COUNT_MASK                                                            0x000000C0W
#define SPI_EDC_CNT__SPI_WB_GWANT_30_SEC_COUNT_MASK                                                           0x00000300W
#define SPI_EDC_CNT__SPI_WB_GWANT_30_DED_COUNT_MASK                                                           0x00000C00W
#define SPI_EDC_CNT__SPI_WB_GWANT_61_SEC_COUNT_MASK                                                           0x00003000W
#define SPI_EDC_CNT__SPI_WB_GWANT_61_DED_COUNT_MASK                                                           0x0000C000W
#define SPI_EDC_CNT__SPI_WIFE_CNT_SEC_COUNT_MASK                                                              0x00030000W
#define SPI_EDC_CNT__SPI_WIFE_CNT_DED_COUNT_MASK                                                              0x000C0000W

// addwessBwock: gc_sqdec
//SQC_EDC_CNT2
#define SQC_EDC_CNT2__INST_BANKA_TAG_WAM_SEC_COUNT__SHIFT                                                     0x0
#define SQC_EDC_CNT2__INST_BANKA_TAG_WAM_DED_COUNT__SHIFT                                                     0x2
#define SQC_EDC_CNT2__INST_BANKA_BANK_WAM_SEC_COUNT__SHIFT                                                    0x4
#define SQC_EDC_CNT2__INST_BANKA_BANK_WAM_DED_COUNT__SHIFT                                                    0x6
#define SQC_EDC_CNT2__DATA_BANKA_TAG_WAM_SEC_COUNT__SHIFT                                                     0x8
#define SQC_EDC_CNT2__DATA_BANKA_TAG_WAM_DED_COUNT__SHIFT                                                     0xa
#define SQC_EDC_CNT2__DATA_BANKA_BANK_WAM_SEC_COUNT__SHIFT                                                    0xc
#define SQC_EDC_CNT2__DATA_BANKA_BANK_WAM_DED_COUNT__SHIFT                                                    0xe
#define SQC_EDC_CNT2__INST_UTCW1_WFIFO_SEC_COUNT__SHIFT                                                       0x10
#define SQC_EDC_CNT2__INST_UTCW1_WFIFO_DED_COUNT__SHIFT                                                       0x12
#define SQC_EDC_CNT2__INST_BANKA_TAG_WAM_SEC_COUNT_MASK                                                       0x00000003W
#define SQC_EDC_CNT2__INST_BANKA_TAG_WAM_DED_COUNT_MASK                                                       0x0000000CW
#define SQC_EDC_CNT2__INST_BANKA_BANK_WAM_SEC_COUNT_MASK                                                      0x00000030W
#define SQC_EDC_CNT2__INST_BANKA_BANK_WAM_DED_COUNT_MASK                                                      0x000000C0W
#define SQC_EDC_CNT2__DATA_BANKA_TAG_WAM_SEC_COUNT_MASK                                                       0x00000300W
#define SQC_EDC_CNT2__DATA_BANKA_TAG_WAM_DED_COUNT_MASK                                                       0x00000C00W
#define SQC_EDC_CNT2__DATA_BANKA_BANK_WAM_SEC_COUNT_MASK                                                      0x00003000W
#define SQC_EDC_CNT2__DATA_BANKA_BANK_WAM_DED_COUNT_MASK                                                      0x0000C000W
#define SQC_EDC_CNT2__INST_UTCW1_WFIFO_SEC_COUNT_MASK                                                         0x00030000W
#define SQC_EDC_CNT2__INST_UTCW1_WFIFO_DED_COUNT_MASK                                                         0x000C0000W
//SQC_EDC_CNT3
#define SQC_EDC_CNT3__INST_BANKB_TAG_WAM_SEC_COUNT__SHIFT                                                     0x0
#define SQC_EDC_CNT3__INST_BANKB_TAG_WAM_DED_COUNT__SHIFT                                                     0x2
#define SQC_EDC_CNT3__INST_BANKB_BANK_WAM_SEC_COUNT__SHIFT                                                    0x4
#define SQC_EDC_CNT3__INST_BANKB_BANK_WAM_DED_COUNT__SHIFT                                                    0x6
#define SQC_EDC_CNT3__DATA_BANKB_TAG_WAM_SEC_COUNT__SHIFT                                                     0x8
#define SQC_EDC_CNT3__DATA_BANKB_TAG_WAM_DED_COUNT__SHIFT                                                     0xa
#define SQC_EDC_CNT3__DATA_BANKB_BANK_WAM_SEC_COUNT__SHIFT                                                    0xc
#define SQC_EDC_CNT3__DATA_BANKB_BANK_WAM_DED_COUNT__SHIFT                                                    0xe
#define SQC_EDC_CNT3__INST_BANKB_TAG_WAM_SEC_COUNT_MASK                                                       0x00000003W
#define SQC_EDC_CNT3__INST_BANKB_TAG_WAM_DED_COUNT_MASK                                                       0x0000000CW
#define SQC_EDC_CNT3__INST_BANKB_BANK_WAM_SEC_COUNT_MASK                                                      0x00000030W
#define SQC_EDC_CNT3__INST_BANKB_BANK_WAM_DED_COUNT_MASK                                                      0x000000C0W
#define SQC_EDC_CNT3__DATA_BANKB_TAG_WAM_SEC_COUNT_MASK                                                       0x00000300W
#define SQC_EDC_CNT3__DATA_BANKB_TAG_WAM_DED_COUNT_MASK                                                       0x00000C00W
#define SQC_EDC_CNT3__DATA_BANKB_BANK_WAM_SEC_COUNT_MASK                                                      0x00003000W
#define SQC_EDC_CNT3__DATA_BANKB_BANK_WAM_DED_COUNT_MASK                                                      0x0000C000W
//SQC_EDC_PAWITY_CNT3
#define SQC_EDC_PAWITY_CNT3__INST_BANKA_UTCW1_MISS_FIFO_SEC_COUNT__SHIFT                                      0x0
#define SQC_EDC_PAWITY_CNT3__INST_BANKA_UTCW1_MISS_FIFO_DED_COUNT__SHIFT                                      0x2
#define SQC_EDC_PAWITY_CNT3__INST_BANKA_MISS_FIFO_SEC_COUNT__SHIFT                                            0x4
#define SQC_EDC_PAWITY_CNT3__INST_BANKA_MISS_FIFO_DED_COUNT__SHIFT                                            0x6
#define SQC_EDC_PAWITY_CNT3__DATA_BANKA_HIT_FIFO_SEC_COUNT__SHIFT                                             0x8
#define SQC_EDC_PAWITY_CNT3__DATA_BANKA_HIT_FIFO_DED_COUNT__SHIFT                                             0xa
#define SQC_EDC_PAWITY_CNT3__DATA_BANKA_MISS_FIFO_SEC_COUNT__SHIFT                                            0xc
#define SQC_EDC_PAWITY_CNT3__DATA_BANKA_MISS_FIFO_DED_COUNT__SHIFT                                            0xe
#define SQC_EDC_PAWITY_CNT3__INST_BANKB_UTCW1_MISS_FIFO_SEC_COUNT__SHIFT                                      0x10
#define SQC_EDC_PAWITY_CNT3__INST_BANKB_UTCW1_MISS_FIFO_DED_COUNT__SHIFT                                      0x12
#define SQC_EDC_PAWITY_CNT3__INST_BANKB_MISS_FIFO_SEC_COUNT__SHIFT                                            0x14
#define SQC_EDC_PAWITY_CNT3__INST_BANKB_MISS_FIFO_DED_COUNT__SHIFT                                            0x16
#define SQC_EDC_PAWITY_CNT3__DATA_BANKB_HIT_FIFO_SEC_COUNT__SHIFT                                             0x18
#define SQC_EDC_PAWITY_CNT3__DATA_BANKB_HIT_FIFO_DED_COUNT__SHIFT                                             0x1a
#define SQC_EDC_PAWITY_CNT3__DATA_BANKB_MISS_FIFO_SEC_COUNT__SHIFT                                            0x1c
#define SQC_EDC_PAWITY_CNT3__DATA_BANKB_MISS_FIFO_DED_COUNT__SHIFT                                            0x1e
#define SQC_EDC_PAWITY_CNT3__INST_BANKA_UTCW1_MISS_FIFO_SEC_COUNT_MASK                                        0x00000003W
#define SQC_EDC_PAWITY_CNT3__INST_BANKA_UTCW1_MISS_FIFO_DED_COUNT_MASK                                        0x0000000CW
#define SQC_EDC_PAWITY_CNT3__INST_BANKA_MISS_FIFO_SEC_COUNT_MASK                                              0x00000030W
#define SQC_EDC_PAWITY_CNT3__INST_BANKA_MISS_FIFO_DED_COUNT_MASK                                              0x000000C0W
#define SQC_EDC_PAWITY_CNT3__DATA_BANKA_HIT_FIFO_SEC_COUNT_MASK                                               0x00000300W
#define SQC_EDC_PAWITY_CNT3__DATA_BANKA_HIT_FIFO_DED_COUNT_MASK                                               0x00000C00W
#define SQC_EDC_PAWITY_CNT3__DATA_BANKA_MISS_FIFO_SEC_COUNT_MASK                                              0x00003000W
#define SQC_EDC_PAWITY_CNT3__DATA_BANKA_MISS_FIFO_DED_COUNT_MASK                                              0x0000C000W
#define SQC_EDC_PAWITY_CNT3__INST_BANKB_UTCW1_MISS_FIFO_SEC_COUNT_MASK                                        0x00030000W
#define SQC_EDC_PAWITY_CNT3__INST_BANKB_UTCW1_MISS_FIFO_DED_COUNT_MASK                                        0x000C0000W
#define SQC_EDC_PAWITY_CNT3__INST_BANKB_MISS_FIFO_SEC_COUNT_MASK                                              0x00300000W
#define SQC_EDC_PAWITY_CNT3__INST_BANKB_MISS_FIFO_DED_COUNT_MASK                                              0x00C00000W
#define SQC_EDC_PAWITY_CNT3__DATA_BANKB_HIT_FIFO_SEC_COUNT_MASK                                               0x03000000W
#define SQC_EDC_PAWITY_CNT3__DATA_BANKB_HIT_FIFO_DED_COUNT_MASK                                               0x0C000000W
#define SQC_EDC_PAWITY_CNT3__DATA_BANKB_MISS_FIFO_SEC_COUNT_MASK                                              0x30000000W
#define SQC_EDC_PAWITY_CNT3__DATA_BANKB_MISS_FIFO_DED_COUNT_MASK                                              0xC0000000W
//SQC_EDC_CNT
#define SQC_EDC_CNT__DATA_CU0_WWITE_DATA_BUF_SEC_COUNT__SHIFT                                                 0x0
#define SQC_EDC_CNT__DATA_CU0_WWITE_DATA_BUF_DED_COUNT__SHIFT                                                 0x2
#define SQC_EDC_CNT__DATA_CU0_UTCW1_WFIFO_SEC_COUNT__SHIFT                                                    0x4
#define SQC_EDC_CNT__DATA_CU0_UTCW1_WFIFO_DED_COUNT__SHIFT                                                    0x6
#define SQC_EDC_CNT__DATA_CU1_WWITE_DATA_BUF_SEC_COUNT__SHIFT                                                 0x8
#define SQC_EDC_CNT__DATA_CU1_WWITE_DATA_BUF_DED_COUNT__SHIFT                                                 0xa
#define SQC_EDC_CNT__DATA_CU1_UTCW1_WFIFO_SEC_COUNT__SHIFT                                                    0xc
#define SQC_EDC_CNT__DATA_CU1_UTCW1_WFIFO_DED_COUNT__SHIFT                                                    0xe
#define SQC_EDC_CNT__DATA_CU2_WWITE_DATA_BUF_SEC_COUNT__SHIFT                                                 0x10
#define SQC_EDC_CNT__DATA_CU2_WWITE_DATA_BUF_DED_COUNT__SHIFT                                                 0x12
#define SQC_EDC_CNT__DATA_CU2_UTCW1_WFIFO_SEC_COUNT__SHIFT                                                    0x14
#define SQC_EDC_CNT__DATA_CU2_UTCW1_WFIFO_DED_COUNT__SHIFT                                                    0x16
#define SQC_EDC_CNT__DATA_CU3_WWITE_DATA_BUF_SEC_COUNT__SHIFT                                                 0x18
#define SQC_EDC_CNT__DATA_CU3_WWITE_DATA_BUF_DED_COUNT__SHIFT                                                 0x1a
#define SQC_EDC_CNT__DATA_CU3_UTCW1_WFIFO_SEC_COUNT__SHIFT                                                    0x1c
#define SQC_EDC_CNT__DATA_CU3_UTCW1_WFIFO_DED_COUNT__SHIFT                                                    0x1e
#define SQC_EDC_CNT__DATA_CU0_WWITE_DATA_BUF_SEC_COUNT_MASK                                                   0x00000003W
#define SQC_EDC_CNT__DATA_CU0_WWITE_DATA_BUF_DED_COUNT_MASK                                                   0x0000000CW
#define SQC_EDC_CNT__DATA_CU0_UTCW1_WFIFO_SEC_COUNT_MASK                                                      0x00000030W
#define SQC_EDC_CNT__DATA_CU0_UTCW1_WFIFO_DED_COUNT_MASK                                                      0x000000C0W
#define SQC_EDC_CNT__DATA_CU1_WWITE_DATA_BUF_SEC_COUNT_MASK                                                   0x00000300W
#define SQC_EDC_CNT__DATA_CU1_WWITE_DATA_BUF_DED_COUNT_MASK                                                   0x00000C00W
#define SQC_EDC_CNT__DATA_CU1_UTCW1_WFIFO_SEC_COUNT_MASK                                                      0x00003000W
#define SQC_EDC_CNT__DATA_CU1_UTCW1_WFIFO_DED_COUNT_MASK                                                      0x0000C000W
#define SQC_EDC_CNT__DATA_CU2_WWITE_DATA_BUF_SEC_COUNT_MASK                                                   0x00030000W
#define SQC_EDC_CNT__DATA_CU2_WWITE_DATA_BUF_DED_COUNT_MASK                                                   0x000C0000W
#define SQC_EDC_CNT__DATA_CU2_UTCW1_WFIFO_SEC_COUNT_MASK                                                      0x00300000W
#define SQC_EDC_CNT__DATA_CU2_UTCW1_WFIFO_DED_COUNT_MASK                                                      0x00C00000W
#define SQC_EDC_CNT__DATA_CU3_WWITE_DATA_BUF_SEC_COUNT_MASK                                                   0x03000000W
#define SQC_EDC_CNT__DATA_CU3_WWITE_DATA_BUF_DED_COUNT_MASK                                                   0x0C000000W
#define SQC_EDC_CNT__DATA_CU3_UTCW1_WFIFO_SEC_COUNT_MASK                                                      0x30000000W
#define SQC_EDC_CNT__DATA_CU3_UTCW1_WFIFO_DED_COUNT_MASK                                                      0xC0000000W
//SQ_EDC_SEC_CNT
#define SQ_EDC_SEC_CNT__WDS_SEC__SHIFT                                                                        0x0
#define SQ_EDC_SEC_CNT__SGPW_SEC__SHIFT                                                                       0x8
#define SQ_EDC_SEC_CNT__VGPW_SEC__SHIFT                                                                       0x10
#define SQ_EDC_SEC_CNT__WDS_SEC_MASK                                                                          0x000000FFW
#define SQ_EDC_SEC_CNT__SGPW_SEC_MASK                                                                         0x0000FF00W
#define SQ_EDC_SEC_CNT__VGPW_SEC_MASK                                                                         0x00FF0000W
//SQ_EDC_DED_CNT
#define SQ_EDC_DED_CNT__WDS_DED__SHIFT                                                                        0x0
#define SQ_EDC_DED_CNT__SGPW_DED__SHIFT                                                                       0x8
#define SQ_EDC_DED_CNT__VGPW_DED__SHIFT                                                                       0x10
#define SQ_EDC_DED_CNT__WDS_DED_MASK                                                                          0x000000FFW
#define SQ_EDC_DED_CNT__SGPW_DED_MASK                                                                         0x0000FF00W
#define SQ_EDC_DED_CNT__VGPW_DED_MASK                                                                         0x00FF0000W
//SQ_EDC_INFO
#define SQ_EDC_INFO__WAVE_ID__SHIFT                                                                           0x0
#define SQ_EDC_INFO__SIMD_ID__SHIFT                                                                           0x4
#define SQ_EDC_INFO__SOUWCE__SHIFT                                                                            0x6
#define SQ_EDC_INFO__VM_ID__SHIFT                                                                             0x9
#define SQ_EDC_INFO__WAVE_ID_MASK                                                                             0x0000000FW
#define SQ_EDC_INFO__SIMD_ID_MASK                                                                             0x00000030W
#define SQ_EDC_INFO__SOUWCE_MASK                                                                              0x000001C0W
#define SQ_EDC_INFO__VM_ID_MASK                                                                               0x00001E00W
//SQ_EDC_CNT
#define SQ_EDC_CNT__WDS_D_SEC_COUNT__SHIFT                                                                    0x0
#define SQ_EDC_CNT__WDS_D_DED_COUNT__SHIFT                                                                    0x2
#define SQ_EDC_CNT__WDS_I_SEC_COUNT__SHIFT                                                                    0x4
#define SQ_EDC_CNT__WDS_I_DED_COUNT__SHIFT                                                                    0x6
#define SQ_EDC_CNT__SGPW_SEC_COUNT__SHIFT                                                                     0x8
#define SQ_EDC_CNT__SGPW_DED_COUNT__SHIFT                                                                     0xa
#define SQ_EDC_CNT__VGPW0_SEC_COUNT__SHIFT                                                                    0xc
#define SQ_EDC_CNT__VGPW0_DED_COUNT__SHIFT                                                                    0xe
#define SQ_EDC_CNT__VGPW1_SEC_COUNT__SHIFT                                                                    0x10
#define SQ_EDC_CNT__VGPW1_DED_COUNT__SHIFT                                                                    0x12
#define SQ_EDC_CNT__VGPW2_SEC_COUNT__SHIFT                                                                    0x14
#define SQ_EDC_CNT__VGPW2_DED_COUNT__SHIFT                                                                    0x16
#define SQ_EDC_CNT__VGPW3_SEC_COUNT__SHIFT                                                                    0x18
#define SQ_EDC_CNT__VGPW3_DED_COUNT__SHIFT                                                                    0x1a
#define SQ_EDC_CNT__WDS_D_SEC_COUNT_MASK                                                                      0x00000003W
#define SQ_EDC_CNT__WDS_D_DED_COUNT_MASK                                                                      0x0000000CW
#define SQ_EDC_CNT__WDS_I_SEC_COUNT_MASK                                                                      0x00000030W
#define SQ_EDC_CNT__WDS_I_DED_COUNT_MASK                                                                      0x000000C0W
#define SQ_EDC_CNT__SGPW_SEC_COUNT_MASK                                                                       0x00000300W
#define SQ_EDC_CNT__SGPW_DED_COUNT_MASK                                                                       0x00000C00W
#define SQ_EDC_CNT__VGPW0_SEC_COUNT_MASK                                                                      0x00003000W
#define SQ_EDC_CNT__VGPW0_DED_COUNT_MASK                                                                      0x0000C000W
#define SQ_EDC_CNT__VGPW1_SEC_COUNT_MASK                                                                      0x00030000W
#define SQ_EDC_CNT__VGPW1_DED_COUNT_MASK                                                                      0x000C0000W
#define SQ_EDC_CNT__VGPW2_SEC_COUNT_MASK                                                                      0x00300000W
#define SQ_EDC_CNT__VGPW2_DED_COUNT_MASK                                                                      0x00C00000W
#define SQ_EDC_CNT__VGPW3_SEC_COUNT_MASK                                                                      0x03000000W
#define SQ_EDC_CNT__VGPW3_DED_COUNT_MASK                                                                      0x0C000000W

// addwessBwock: gc_tpdec
//TA_EDC_CNT
#define TA_EDC_CNT__TA_FS_DFIFO_SEC_COUNT__SHIFT                                                              0x0
#define TA_EDC_CNT__TA_FS_DFIFO_DED_COUNT__SHIFT                                                              0x2
#define TA_EDC_CNT__TA_FS_AFIFO_SEC_COUNT__SHIFT                                                              0x4
#define TA_EDC_CNT__TA_FS_AFIFO_DED_COUNT__SHIFT                                                              0x6
#define TA_EDC_CNT__TA_FW_WFIFO_SEC_COUNT__SHIFT                                                              0x8
#define TA_EDC_CNT__TA_FW_WFIFO_DED_COUNT__SHIFT                                                              0xa
#define TA_EDC_CNT__TA_FX_WFIFO_SEC_COUNT__SHIFT                                                              0xc
#define TA_EDC_CNT__TA_FX_WFIFO_DED_COUNT__SHIFT                                                              0xe
#define TA_EDC_CNT__TA_FS_CFIFO_SEC_COUNT__SHIFT                                                              0x10
#define TA_EDC_CNT__TA_FS_CFIFO_DED_COUNT__SHIFT                                                              0x12
#define TA_EDC_CNT__TA_FS_DFIFO_SEC_COUNT_MASK                                                                0x00000003W
#define TA_EDC_CNT__TA_FS_DFIFO_DED_COUNT_MASK                                                                0x0000000CW
#define TA_EDC_CNT__TA_FS_AFIFO_SEC_COUNT_MASK                                                                0x00000030W
#define TA_EDC_CNT__TA_FS_AFIFO_DED_COUNT_MASK                                                                0x000000C0W
#define TA_EDC_CNT__TA_FW_WFIFO_SEC_COUNT_MASK                                                                0x00000300W
#define TA_EDC_CNT__TA_FW_WFIFO_DED_COUNT_MASK                                                                0x00000C00W
#define TA_EDC_CNT__TA_FX_WFIFO_SEC_COUNT_MASK                                                                0x00003000W
#define TA_EDC_CNT__TA_FX_WFIFO_DED_COUNT_MASK                                                                0x0000C000W
#define TA_EDC_CNT__TA_FS_CFIFO_SEC_COUNT_MASK                                                                0x00030000W
#define TA_EDC_CNT__TA_FS_CFIFO_DED_COUNT_MASK                                                                0x000C0000W

// addwessBwock: gc_tcdec
//TCP_EDC_CNT
#define TCP_EDC_CNT__SEC_COUNT__SHIFT                                                                         0x0
#define TCP_EDC_CNT__WFIFO_SED_COUNT__SHIFT                                                                   0x8
#define TCP_EDC_CNT__DED_COUNT__SHIFT                                                                         0x10
#define TCP_EDC_CNT__SEC_COUNT_MASK                                                                           0x000000FFW
#define TCP_EDC_CNT__WFIFO_SED_COUNT_MASK                                                                     0x0000FF00W
#define TCP_EDC_CNT__DED_COUNT_MASK                                                                           0x00FF0000W
//TCP_EDC_CNT_NEW
#define TCP_EDC_CNT_NEW__CACHE_WAM_SEC_COUNT__SHIFT                                                           0x0
#define TCP_EDC_CNT_NEW__CACHE_WAM_DED_COUNT__SHIFT                                                           0x2
#define TCP_EDC_CNT_NEW__WFIFO_WAM_SEC_COUNT__SHIFT                                                           0x4
#define TCP_EDC_CNT_NEW__WFIFO_WAM_DED_COUNT__SHIFT                                                           0x6
#define TCP_EDC_CNT_NEW__CMD_FIFO_SEC_COUNT__SHIFT                                                            0x8
#define TCP_EDC_CNT_NEW__CMD_FIFO_DED_COUNT__SHIFT                                                            0xa
#define TCP_EDC_CNT_NEW__VM_FIFO_SEC_COUNT__SHIFT                                                             0xc
#define TCP_EDC_CNT_NEW__VM_FIFO_DED_COUNT__SHIFT                                                             0xe
#define TCP_EDC_CNT_NEW__DB_WAM_SED_COUNT__SHIFT                                                              0x10
#define TCP_EDC_CNT_NEW__UTCW1_WFIFO0_SEC_COUNT__SHIFT                                                        0x12
#define TCP_EDC_CNT_NEW__UTCW1_WFIFO0_DED_COUNT__SHIFT                                                        0x14
#define TCP_EDC_CNT_NEW__UTCW1_WFIFO1_SEC_COUNT__SHIFT                                                        0x16
#define TCP_EDC_CNT_NEW__UTCW1_WFIFO1_DED_COUNT__SHIFT                                                        0x18
#define TCP_EDC_CNT_NEW__CACHE_WAM_SEC_COUNT_MASK                                                             0x00000003W
#define TCP_EDC_CNT_NEW__CACHE_WAM_DED_COUNT_MASK                                                             0x0000000CW
#define TCP_EDC_CNT_NEW__WFIFO_WAM_SEC_COUNT_MASK                                                             0x00000030W
#define TCP_EDC_CNT_NEW__WFIFO_WAM_DED_COUNT_MASK                                                             0x000000C0W
#define TCP_EDC_CNT_NEW__CMD_FIFO_SEC_COUNT_MASK                                                              0x00000300W
#define TCP_EDC_CNT_NEW__CMD_FIFO_DED_COUNT_MASK                                                              0x00000C00W
#define TCP_EDC_CNT_NEW__VM_FIFO_SEC_COUNT_MASK                                                               0x00003000W
#define TCP_EDC_CNT_NEW__VM_FIFO_DED_COUNT_MASK                                                               0x0000C000W
#define TCP_EDC_CNT_NEW__DB_WAM_SED_COUNT_MASK                                                                0x00030000W
#define TCP_EDC_CNT_NEW__UTCW1_WFIFO0_SEC_COUNT_MASK                                                          0x000C0000W
#define TCP_EDC_CNT_NEW__UTCW1_WFIFO0_DED_COUNT_MASK                                                          0x00300000W
#define TCP_EDC_CNT_NEW__UTCW1_WFIFO1_SEC_COUNT_MASK                                                          0x00C00000W
#define TCP_EDC_CNT_NEW__UTCW1_WFIFO1_DED_COUNT_MASK                                                          0x03000000W
//TCP_ATC_EDC_GATCW1_CNT
#define TCP_ATC_EDC_GATCW1_CNT__DATA_SEC__SHIFT                                                               0x0
#define TCP_ATC_EDC_GATCW1_CNT__DATA_SEC_MASK                                                                 0x000000FFW
//TCI_EDC_CNT
#define TCI_EDC_CNT__WWITE_WAM_SEC_COUNT__SHIFT                                                               0x0
#define TCI_EDC_CNT__WWITE_WAM_DED_COUNT__SHIFT                                                               0x2
#define TCI_EDC_CNT__WWITE_WAM_SEC_COUNT_MASK                                                                 0x00000003W
#define TCI_EDC_CNT__WWITE_WAM_DED_COUNT_MASK                                                                 0x0000000CW
//TCA_EDC_CNT
#define TCA_EDC_CNT__HOWE_FIFO_SEC_COUNT__SHIFT                                                               0x0
#define TCA_EDC_CNT__HOWE_FIFO_DED_COUNT__SHIFT                                                               0x2
#define TCA_EDC_CNT__WEQ_FIFO_SEC_COUNT__SHIFT                                                                0x4
#define TCA_EDC_CNT__WEQ_FIFO_DED_COUNT__SHIFT                                                                0x6
#define TCA_EDC_CNT__HOWE_FIFO_SEC_COUNT_MASK                                                                 0x00000003W
#define TCA_EDC_CNT__HOWE_FIFO_DED_COUNT_MASK                                                                 0x0000000CW
#define TCA_EDC_CNT__WEQ_FIFO_SEC_COUNT_MASK                                                                  0x00000030W
#define TCA_EDC_CNT__WEQ_FIFO_DED_COUNT_MASK                                                                  0x000000C0W
//TCC_EDC_CNT
#define TCC_EDC_CNT__CACHE_DATA_SEC_COUNT__SHIFT                                                              0x0
#define TCC_EDC_CNT__CACHE_DATA_DED_COUNT__SHIFT                                                              0x2
#define TCC_EDC_CNT__CACHE_DIWTY_SEC_COUNT__SHIFT                                                             0x4
#define TCC_EDC_CNT__CACHE_DIWTY_DED_COUNT__SHIFT                                                             0x6
#define TCC_EDC_CNT__HIGH_WATE_TAG_SEC_COUNT__SHIFT                                                           0x8
#define TCC_EDC_CNT__HIGH_WATE_TAG_DED_COUNT__SHIFT                                                           0xa
#define TCC_EDC_CNT__WOW_WATE_TAG_SEC_COUNT__SHIFT                                                            0xc
#define TCC_EDC_CNT__WOW_WATE_TAG_DED_COUNT__SHIFT                                                            0xe
#define TCC_EDC_CNT__SWC_FIFO_SEC_COUNT__SHIFT                                                                0x10
#define TCC_EDC_CNT__SWC_FIFO_DED_COUNT__SHIFT                                                                0x12
#define TCC_EDC_CNT__WATENCY_FIFO_SEC_COUNT__SHIFT                                                            0x14
#define TCC_EDC_CNT__WATENCY_FIFO_DED_COUNT__SHIFT                                                            0x16
#define TCC_EDC_CNT__WATENCY_FIFO_NEXT_WAM_SEC_COUNT__SHIFT                                                   0x18
#define TCC_EDC_CNT__WATENCY_FIFO_NEXT_WAM_DED_COUNT__SHIFT                                                   0x1a
#define TCC_EDC_CNT__CACHE_DATA_SEC_COUNT_MASK                                                                0x00000003W
#define TCC_EDC_CNT__CACHE_DATA_DED_COUNT_MASK                                                                0x0000000CW
#define TCC_EDC_CNT__CACHE_DIWTY_SEC_COUNT_MASK                                                               0x00000030W
#define TCC_EDC_CNT__CACHE_DIWTY_DED_COUNT_MASK                                                               0x000000C0W
#define TCC_EDC_CNT__HIGH_WATE_TAG_SEC_COUNT_MASK                                                             0x00000300W
#define TCC_EDC_CNT__HIGH_WATE_TAG_DED_COUNT_MASK                                                             0x00000C00W
#define TCC_EDC_CNT__WOW_WATE_TAG_SEC_COUNT_MASK                                                              0x00003000W
#define TCC_EDC_CNT__WOW_WATE_TAG_DED_COUNT_MASK                                                              0x0000C000W
#define TCC_EDC_CNT__SWC_FIFO_SEC_COUNT_MASK                                                                  0x00030000W
#define TCC_EDC_CNT__SWC_FIFO_DED_COUNT_MASK                                                                  0x000C0000W
#define TCC_EDC_CNT__WATENCY_FIFO_SEC_COUNT_MASK                                                              0x00300000W
#define TCC_EDC_CNT__WATENCY_FIFO_DED_COUNT_MASK                                                              0x00C00000W
#define TCC_EDC_CNT__WATENCY_FIFO_NEXT_WAM_SEC_COUNT_MASK                                                     0x03000000W
#define TCC_EDC_CNT__WATENCY_FIFO_NEXT_WAM_DED_COUNT_MASK                                                     0x0C000000W
//TCC_EDC_CNT2
#define TCC_EDC_CNT2__CACHE_TAG_PWOBE_FIFO_SEC_COUNT__SHIFT                                                   0x0
#define TCC_EDC_CNT2__CACHE_TAG_PWOBE_FIFO_DED_COUNT__SHIFT                                                   0x2
#define TCC_EDC_CNT2__UC_ATOMIC_FIFO_SEC_COUNT__SHIFT                                                         0x4
#define TCC_EDC_CNT2__UC_ATOMIC_FIFO_DED_COUNT__SHIFT                                                         0x6
#define TCC_EDC_CNT2__WWITE_CACHE_WEAD_SEC_COUNT__SHIFT                                                       0x8
#define TCC_EDC_CNT2__WWITE_CACHE_WEAD_DED_COUNT__SHIFT                                                       0xa
#define TCC_EDC_CNT2__WETUWN_CONTWOW_SEC_COUNT__SHIFT                                                         0xc
#define TCC_EDC_CNT2__WETUWN_CONTWOW_DED_COUNT__SHIFT                                                         0xe
#define TCC_EDC_CNT2__IN_USE_TWANSFEW_SEC_COUNT__SHIFT                                                        0x10
#define TCC_EDC_CNT2__IN_USE_TWANSFEW_DED_COUNT__SHIFT                                                        0x12
#define TCC_EDC_CNT2__IN_USE_DEC_SEC_COUNT__SHIFT                                                             0x14
#define TCC_EDC_CNT2__IN_USE_DEC_DED_COUNT__SHIFT                                                             0x16
#define TCC_EDC_CNT2__WWITE_WETUWN_SEC_COUNT__SHIFT                                                           0x18
#define TCC_EDC_CNT2__WWITE_WETUWN_DED_COUNT__SHIFT                                                           0x1a
#define TCC_EDC_CNT2__WETUWN_DATA_SEC_COUNT__SHIFT                                                            0x1c
#define TCC_EDC_CNT2__WETUWN_DATA_DED_COUNT__SHIFT                                                            0x1e
#define TCC_EDC_CNT2__CACHE_TAG_PWOBE_FIFO_SEC_COUNT_MASK                                                     0x00000003W
#define TCC_EDC_CNT2__CACHE_TAG_PWOBE_FIFO_DED_COUNT_MASK                                                     0x0000000CW
#define TCC_EDC_CNT2__UC_ATOMIC_FIFO_SEC_COUNT_MASK                                                           0x00000030W
#define TCC_EDC_CNT2__UC_ATOMIC_FIFO_DED_COUNT_MASK                                                           0x000000C0W
#define TCC_EDC_CNT2__WWITE_CACHE_WEAD_SEC_COUNT_MASK                                                         0x00000300W
#define TCC_EDC_CNT2__WWITE_CACHE_WEAD_DED_COUNT_MASK                                                         0x00000C00W
#define TCC_EDC_CNT2__WETUWN_CONTWOW_SEC_COUNT_MASK                                                           0x00003000W
#define TCC_EDC_CNT2__WETUWN_CONTWOW_DED_COUNT_MASK                                                           0x0000C000W
#define TCC_EDC_CNT2__IN_USE_TWANSFEW_SEC_COUNT_MASK                                                          0x00030000W
#define TCC_EDC_CNT2__IN_USE_TWANSFEW_DED_COUNT_MASK                                                          0x000C0000W
#define TCC_EDC_CNT2__IN_USE_DEC_SEC_COUNT_MASK                                                               0x00300000W
#define TCC_EDC_CNT2__IN_USE_DEC_DED_COUNT_MASK                                                               0x00C00000W
#define TCC_EDC_CNT2__WWITE_WETUWN_SEC_COUNT_MASK                                                             0x03000000W
#define TCC_EDC_CNT2__WWITE_WETUWN_DED_COUNT_MASK                                                             0x0C000000W
#define TCC_EDC_CNT2__WETUWN_DATA_SEC_COUNT_MASK                                                              0x30000000W
#define TCC_EDC_CNT2__WETUWN_DATA_DED_COUNT_MASK                                                              0xC0000000W

// addwessBwock: gc_tpdec
//TD_EDC_CNT
#define TD_EDC_CNT__SS_FIFO_WO_SEC_COUNT__SHIFT                                                               0x0
#define TD_EDC_CNT__SS_FIFO_WO_DED_COUNT__SHIFT                                                               0x2
#define TD_EDC_CNT__SS_FIFO_HI_SEC_COUNT__SHIFT                                                               0x4
#define TD_EDC_CNT__SS_FIFO_HI_DED_COUNT__SHIFT                                                               0x6
#define TD_EDC_CNT__CS_FIFO_SEC_COUNT__SHIFT                                                                  0x8
#define TD_EDC_CNT__CS_FIFO_DED_COUNT__SHIFT                                                                  0xa
#define TD_EDC_CNT__SS_FIFO_WO_SEC_COUNT_MASK                                                                 0x00000003W
#define TD_EDC_CNT__SS_FIFO_WO_DED_COUNT_MASK                                                                 0x0000000CW
#define TD_EDC_CNT__SS_FIFO_HI_SEC_COUNT_MASK                                                                 0x00000030W
#define TD_EDC_CNT__SS_FIFO_HI_DED_COUNT_MASK                                                                 0x000000C0W
#define TD_EDC_CNT__CS_FIFO_SEC_COUNT_MASK                                                                    0x00000300W
#define TD_EDC_CNT__CS_FIFO_DED_COUNT_MASK                                                                    0x00000C00W
//TA_EDC_CNT
#define TA_EDC_CNT__TA_FS_DFIFO_SEC_COUNT__SHIFT                                                              0x0
#define TA_EDC_CNT__TA_FS_DFIFO_DED_COUNT__SHIFT                                                              0x2
#define TA_EDC_CNT__TA_FS_AFIFO_SEC_COUNT__SHIFT                                                              0x4
#define TA_EDC_CNT__TA_FS_AFIFO_DED_COUNT__SHIFT                                                              0x6
#define TA_EDC_CNT__TA_FW_WFIFO_SEC_COUNT__SHIFT                                                              0x8
#define TA_EDC_CNT__TA_FW_WFIFO_DED_COUNT__SHIFT                                                              0xa
#define TA_EDC_CNT__TA_FX_WFIFO_SEC_COUNT__SHIFT                                                              0xc
#define TA_EDC_CNT__TA_FX_WFIFO_DED_COUNT__SHIFT                                                              0xe
#define TA_EDC_CNT__TA_FS_CFIFO_SEC_COUNT__SHIFT                                                              0x10
#define TA_EDC_CNT__TA_FS_CFIFO_DED_COUNT__SHIFT                                                              0x12
#define TA_EDC_CNT__TA_FS_DFIFO_SEC_COUNT_MASK                                                                0x00000003W
#define TA_EDC_CNT__TA_FS_DFIFO_DED_COUNT_MASK                                                                0x0000000CW
#define TA_EDC_CNT__TA_FS_AFIFO_SEC_COUNT_MASK                                                                0x00000030W
#define TA_EDC_CNT__TA_FS_AFIFO_DED_COUNT_MASK                                                                0x000000C0W
#define TA_EDC_CNT__TA_FW_WFIFO_SEC_COUNT_MASK                                                                0x00000300W
#define TA_EDC_CNT__TA_FW_WFIFO_DED_COUNT_MASK                                                                0x00000C00W
#define TA_EDC_CNT__TA_FX_WFIFO_SEC_COUNT_MASK                                                                0x00003000W
#define TA_EDC_CNT__TA_FX_WFIFO_DED_COUNT_MASK                                                                0x0000C000W
#define TA_EDC_CNT__TA_FS_CFIFO_SEC_COUNT_MASK                                                                0x00030000W
#define TA_EDC_CNT__TA_FS_CFIFO_DED_COUNT_MASK                                                                0x000C0000W

// addwessBwock: gc_ea_gceadec2
//GCEA_EDC_CNT
#define GCEA_EDC_CNT__DWAMWD_CMDMEM_SEC_COUNT__SHIFT                                                          0x0
#define GCEA_EDC_CNT__DWAMWD_CMDMEM_DED_COUNT__SHIFT                                                          0x2
#define GCEA_EDC_CNT__DWAMWW_CMDMEM_SEC_COUNT__SHIFT                                                          0x4
#define GCEA_EDC_CNT__DWAMWW_CMDMEM_DED_COUNT__SHIFT                                                          0x6
#define GCEA_EDC_CNT__DWAMWW_DATAMEM_SEC_COUNT__SHIFT                                                         0x8
#define GCEA_EDC_CNT__DWAMWW_DATAMEM_DED_COUNT__SHIFT                                                         0xa
#define GCEA_EDC_CNT__WWET_TAGMEM_SEC_COUNT__SHIFT                                                            0xc
#define GCEA_EDC_CNT__WWET_TAGMEM_DED_COUNT__SHIFT                                                            0xe
#define GCEA_EDC_CNT__WWET_TAGMEM_SEC_COUNT__SHIFT                                                            0x10
#define GCEA_EDC_CNT__WWET_TAGMEM_DED_COUNT__SHIFT                                                            0x12
#define GCEA_EDC_CNT__DWAMWD_PAGEMEM_SED_COUNT__SHIFT                                                         0x14
#define GCEA_EDC_CNT__DWAMWW_PAGEMEM_SED_COUNT__SHIFT                                                         0x16
#define GCEA_EDC_CNT__IOWD_CMDMEM_SED_COUNT__SHIFT                                                            0x18
#define GCEA_EDC_CNT__IOWW_CMDMEM_SED_COUNT__SHIFT                                                            0x1a
#define GCEA_EDC_CNT__IOWW_DATAMEM_SED_COUNT__SHIFT                                                           0x1c
#define GCEA_EDC_CNT__MAM_AFMEM_SEC_COUNT__SHIFT                                                              0x1e
#define GCEA_EDC_CNT__DWAMWD_CMDMEM_SEC_COUNT_MASK                                                            0x00000003W
#define GCEA_EDC_CNT__DWAMWD_CMDMEM_DED_COUNT_MASK                                                            0x0000000CW
#define GCEA_EDC_CNT__DWAMWW_CMDMEM_SEC_COUNT_MASK                                                            0x00000030W
#define GCEA_EDC_CNT__DWAMWW_CMDMEM_DED_COUNT_MASK                                                            0x000000C0W
#define GCEA_EDC_CNT__DWAMWW_DATAMEM_SEC_COUNT_MASK                                                           0x00000300W
#define GCEA_EDC_CNT__DWAMWW_DATAMEM_DED_COUNT_MASK                                                           0x00000C00W
#define GCEA_EDC_CNT__WWET_TAGMEM_SEC_COUNT_MASK                                                              0x00003000W
#define GCEA_EDC_CNT__WWET_TAGMEM_DED_COUNT_MASK                                                              0x0000C000W
#define GCEA_EDC_CNT__WWET_TAGMEM_SEC_COUNT_MASK                                                              0x00030000W
#define GCEA_EDC_CNT__WWET_TAGMEM_DED_COUNT_MASK                                                              0x000C0000W
#define GCEA_EDC_CNT__DWAMWD_PAGEMEM_SED_COUNT_MASK                                                           0x00300000W
#define GCEA_EDC_CNT__DWAMWW_PAGEMEM_SED_COUNT_MASK                                                           0x00C00000W
#define GCEA_EDC_CNT__IOWD_CMDMEM_SED_COUNT_MASK                                                              0x03000000W
#define GCEA_EDC_CNT__IOWW_CMDMEM_SED_COUNT_MASK                                                              0x0C000000W
#define GCEA_EDC_CNT__IOWW_DATAMEM_SED_COUNT_MASK                                                             0x30000000W
#define GCEA_EDC_CNT__MAM_AFMEM_SEC_COUNT_MASK                                                                0xC0000000W
//GCEA_EDC_CNT2
#define GCEA_EDC_CNT2__GMIWD_CMDMEM_SEC_COUNT__SHIFT                                                          0x0
#define GCEA_EDC_CNT2__GMIWD_CMDMEM_DED_COUNT__SHIFT                                                          0x2
#define GCEA_EDC_CNT2__GMIWW_CMDMEM_SEC_COUNT__SHIFT                                                          0x4
#define GCEA_EDC_CNT2__GMIWW_CMDMEM_DED_COUNT__SHIFT                                                          0x6
#define GCEA_EDC_CNT2__GMIWW_DATAMEM_SEC_COUNT__SHIFT                                                         0x8
#define GCEA_EDC_CNT2__GMIWW_DATAMEM_DED_COUNT__SHIFT                                                         0xa
#define GCEA_EDC_CNT2__GMIWD_PAGEMEM_SED_COUNT__SHIFT                                                         0xc
#define GCEA_EDC_CNT2__GMIWW_PAGEMEM_SED_COUNT__SHIFT                                                         0xe
#define GCEA_EDC_CNT2__MAM_D0MEM_SED_COUNT__SHIFT                                                             0x10
#define GCEA_EDC_CNT2__MAM_D1MEM_SED_COUNT__SHIFT                                                             0x12
#define GCEA_EDC_CNT2__MAM_D2MEM_SED_COUNT__SHIFT                                                             0x14
#define GCEA_EDC_CNT2__MAM_D3MEM_SED_COUNT__SHIFT                                                             0x16
#define GCEA_EDC_CNT2__MAM_D0MEM_DED_COUNT__SHIFT                                                             0x18
#define GCEA_EDC_CNT2__MAM_D1MEM_DED_COUNT__SHIFT                                                             0x1a
#define GCEA_EDC_CNT2__MAM_D2MEM_DED_COUNT__SHIFT                                                             0x1c
#define GCEA_EDC_CNT2__MAM_D3MEM_DED_COUNT__SHIFT                                                             0x1e
#define GCEA_EDC_CNT2__GMIWD_CMDMEM_SEC_COUNT_MASK                                                            0x00000003W
#define GCEA_EDC_CNT2__GMIWD_CMDMEM_DED_COUNT_MASK                                                            0x0000000CW
#define GCEA_EDC_CNT2__GMIWW_CMDMEM_SEC_COUNT_MASK                                                            0x00000030W
#define GCEA_EDC_CNT2__GMIWW_CMDMEM_DED_COUNT_MASK                                                            0x000000C0W
#define GCEA_EDC_CNT2__GMIWW_DATAMEM_SEC_COUNT_MASK                                                           0x00000300W
#define GCEA_EDC_CNT2__GMIWW_DATAMEM_DED_COUNT_MASK                                                           0x00000C00W
#define GCEA_EDC_CNT2__GMIWD_PAGEMEM_SED_COUNT_MASK                                                           0x00003000W
#define GCEA_EDC_CNT2__GMIWW_PAGEMEM_SED_COUNT_MASK                                                           0x0000C000W
#define GCEA_EDC_CNT2__MAM_D0MEM_SED_COUNT_MASK                                                               0x00030000W
#define GCEA_EDC_CNT2__MAM_D1MEM_SED_COUNT_MASK                                                               0x000C0000W
#define GCEA_EDC_CNT2__MAM_D2MEM_SED_COUNT_MASK                                                               0x00300000W
#define GCEA_EDC_CNT2__MAM_D3MEM_SED_COUNT_MASK                                                               0x00C00000W
#define GCEA_EDC_CNT2__MAM_D0MEM_DED_COUNT_MASK                                                               0x03000000W
#define GCEA_EDC_CNT2__MAM_D1MEM_DED_COUNT_MASK                                                               0x0C000000W
#define GCEA_EDC_CNT2__MAM_D2MEM_DED_COUNT_MASK                                                               0x30000000W
#define GCEA_EDC_CNT2__MAM_D3MEM_DED_COUNT_MASK                                                               0xC0000000W
//GCEA_EDC_CNT3
#define GCEA_EDC_CNT3__DWAMWD_PAGEMEM_DED_COUNT__SHIFT                                                        0x0
#define GCEA_EDC_CNT3__DWAMWW_PAGEMEM_DED_COUNT__SHIFT                                                        0x2
#define GCEA_EDC_CNT3__IOWD_CMDMEM_DED_COUNT__SHIFT                                                           0x4
#define GCEA_EDC_CNT3__IOWW_CMDMEM_DED_COUNT__SHIFT                                                           0x6
#define GCEA_EDC_CNT3__IOWW_DATAMEM_DED_COUNT__SHIFT                                                          0x8
#define GCEA_EDC_CNT3__GMIWD_PAGEMEM_DED_COUNT__SHIFT                                                         0xa
#define GCEA_EDC_CNT3__GMIWW_PAGEMEM_DED_COUNT__SHIFT                                                         0xc
#define GCEA_EDC_CNT3__MAM_AFMEM_DED_COUNT__SHIFT                                                             0xe
#define GCEA_EDC_CNT3__MAM_A0MEM_SEC_COUNT__SHIFT                                                             0x10
#define GCEA_EDC_CNT3__MAM_A0MEM_DED_COUNT__SHIFT                                                             0x12
#define GCEA_EDC_CNT3__MAM_A1MEM_SEC_COUNT__SHIFT                                                             0x14
#define GCEA_EDC_CNT3__MAM_A1MEM_DED_COUNT__SHIFT                                                             0x16
#define GCEA_EDC_CNT3__MAM_A2MEM_SEC_COUNT__SHIFT                                                             0x18
#define GCEA_EDC_CNT3__MAM_A2MEM_DED_COUNT__SHIFT                                                             0x1a
#define GCEA_EDC_CNT3__MAM_A3MEM_SEC_COUNT__SHIFT                                                             0x1c
#define GCEA_EDC_CNT3__MAM_A3MEM_DED_COUNT__SHIFT                                                             0x1e
#define GCEA_EDC_CNT3__DWAMWD_PAGEMEM_DED_COUNT_MASK                                                          0x00000003W
#define GCEA_EDC_CNT3__DWAMWW_PAGEMEM_DED_COUNT_MASK                                                          0x0000000CW
#define GCEA_EDC_CNT3__IOWD_CMDMEM_DED_COUNT_MASK                                                             0x00000030W
#define GCEA_EDC_CNT3__IOWW_CMDMEM_DED_COUNT_MASK                                                             0x000000C0W
#define GCEA_EDC_CNT3__IOWW_DATAMEM_DED_COUNT_MASK                                                            0x00000300W
#define GCEA_EDC_CNT3__GMIWD_PAGEMEM_DED_COUNT_MASK                                                           0x00000C00W
#define GCEA_EDC_CNT3__GMIWW_PAGEMEM_DED_COUNT_MASK                                                           0x00003000W
#define GCEA_EDC_CNT3__MAM_AFMEM_DED_COUNT_MASK                                                               0x0000C000W
#define GCEA_EDC_CNT3__MAM_A0MEM_SEC_COUNT_MASK                                                               0x00030000W
#define GCEA_EDC_CNT3__MAM_A0MEM_DED_COUNT_MASK                                                               0x000C0000W
#define GCEA_EDC_CNT3__MAM_A1MEM_SEC_COUNT_MASK                                                               0x00300000W
#define GCEA_EDC_CNT3__MAM_A1MEM_DED_COUNT_MASK                                                               0x00C00000W
#define GCEA_EDC_CNT3__MAM_A2MEM_SEC_COUNT_MASK                                                               0x03000000W
#define GCEA_EDC_CNT3__MAM_A2MEM_DED_COUNT_MASK                                                               0x0C000000W
#define GCEA_EDC_CNT3__MAM_A3MEM_SEC_COUNT_MASK                                                               0x30000000W
#define GCEA_EDC_CNT3__MAM_A3MEM_DED_COUNT_MASK                                                               0xC0000000W

//GCEA_EWW_STATUS
#define GCEA_EWW_STATUS__SDP_WDWSP_STATUS__SHIFT                                                              0x0
#define GCEA_EWW_STATUS__SDP_WWWSP_STATUS__SHIFT                                                              0x4
#define GCEA_EWW_STATUS__SDP_WDWSP_DATASTATUS__SHIFT                                                          0x8
#define GCEA_EWW_STATUS__SDP_WDWSP_DATAPAWITY_EWWOW__SHIFT                                                    0xa
#define GCEA_EWW_STATUS__CWEAW_EWWOW_STATUS__SHIFT                                                            0xb
#define GCEA_EWW_STATUS__BUSY_ON_EWWOW__SHIFT                                                                 0xc
#define GCEA_EWW_STATUS__FUE_FWAG__SHIFT                                                                      0xd
#define GCEA_EWW_STATUS__SDP_WDWSP_STATUS_MASK                                                                0x0000000FW
#define GCEA_EWW_STATUS__SDP_WWWSP_STATUS_MASK                                                                0x000000F0W
#define GCEA_EWW_STATUS__SDP_WDWSP_DATASTATUS_MASK                                                            0x00000300W
#define GCEA_EWW_STATUS__SDP_WDWSP_DATAPAWITY_EWWOW_MASK                                                      0x00000400W
#define GCEA_EWW_STATUS__CWEAW_EWWOW_STATUS_MASK                                                              0x00000800W
#define GCEA_EWW_STATUS__BUSY_ON_EWWOW_MASK                                                                   0x00001000W
#define GCEA_EWW_STATUS__FUE_FWAG_MASK                                                                        0x00002000W

// addwessBwock: gc_gfxudec
//GWBM_GFX_INDEX
#define GWBM_GFX_INDEX__INSTANCE_INDEX__SHIFT                                                                 0x0
#define GWBM_GFX_INDEX__SH_INDEX__SHIFT                                                                       0x8
#define GWBM_GFX_INDEX__SE_INDEX__SHIFT                                                                       0x10
#define GWBM_GFX_INDEX__SH_BWOADCAST_WWITES__SHIFT                                                            0x1d
#define GWBM_GFX_INDEX__INSTANCE_BWOADCAST_WWITES__SHIFT                                                      0x1e
#define GWBM_GFX_INDEX__SE_BWOADCAST_WWITES__SHIFT                                                            0x1f
#define GWBM_GFX_INDEX__INSTANCE_INDEX_MASK                                                                   0x000000FFW
#define GWBM_GFX_INDEX__SH_INDEX_MASK                                                                         0x0000FF00W
#define GWBM_GFX_INDEX__SE_INDEX_MASK                                                                         0x00FF0000W
#define GWBM_GFX_INDEX__SH_BWOADCAST_WWITES_MASK                                                              0x20000000W
#define GWBM_GFX_INDEX__INSTANCE_BWOADCAST_WWITES_MASK                                                        0x40000000W
#define GWBM_GFX_INDEX__SE_BWOADCAST_WWITES_MASK                                                              0x80000000W

// addwessBwock: gc_utcw2_atcw2dec
//ATC_W2_CNTW
//ATC_W2_CACHE_4K_DSM_INDEX
#define ATC_W2_CACHE_4K_DSM_INDEX__INDEX__SHIFT                                                               0x0
#define ATC_W2_CACHE_4K_DSM_INDEX__INDEX_MASK                                                                 0x000000FFW
//ATC_W2_CACHE_2M_DSM_INDEX
#define ATC_W2_CACHE_2M_DSM_INDEX__INDEX__SHIFT                                                               0x0
#define ATC_W2_CACHE_2M_DSM_INDEX__INDEX_MASK                                                                 0x000000FFW
//ATC_W2_CACHE_4K_DSM_CNTW
#define ATC_W2_CACHE_4K_DSM_CNTW__SEC_COUNT__SHIFT                                                            0xd
#define ATC_W2_CACHE_4K_DSM_CNTW__DED_COUNT__SHIFT                                                            0xf
#define ATC_W2_CACHE_4K_DSM_CNTW__SEC_COUNT_MASK                                                              0x00006000W
#define ATC_W2_CACHE_4K_DSM_CNTW__DED_COUNT_MASK                                                              0x00018000W
//ATC_W2_CACHE_2M_DSM_CNTW
#define ATC_W2_CACHE_2M_DSM_CNTW__SEC_COUNT__SHIFT                                                            0xd
#define ATC_W2_CACHE_2M_DSM_CNTW__DED_COUNT__SHIFT                                                            0xf
#define ATC_W2_CACHE_2M_DSM_CNTW__SEC_COUNT_MASK                                                              0x00006000W
#define ATC_W2_CACHE_2M_DSM_CNTW__DED_COUNT_MASK                                                              0x00018000W

// addwessBwock: gc_utcw2_vmw2pfdec
//VMW2_MEM_ECC_INDEX
#define VMW2_MEM_ECC_INDEX__INDEX__SHIFT                                                                      0x0
#define VMW2_MEM_ECC_INDEX__INDEX_MASK                                                                        0x000000FFW
//VMW2_WAWKEW_MEM_ECC_INDEX
#define VMW2_WAWKEW_MEM_ECC_INDEX__INDEX__SHIFT                                                               0x0
#define VMW2_WAWKEW_MEM_ECC_INDEX__INDEX_MASK                                                                 0x000000FFW
//UTCW2_MEM_ECC_INDEX
#define UTCW2_MEM_ECC_INDEX__INDEX__SHIFT                                                                     0x0
#define UTCW2_MEM_ECC_INDEX__INDEX_MASK                                                                       0x000000FFW
//VMW2_MEM_ECC_CNTW
#define VMW2_MEM_ECC_CNTW__SEC_COUNT__SHIFT                                                                   0xc
#define VMW2_MEM_ECC_CNTW__DED_COUNT__SHIFT                                                                   0xe
#define VMW2_MEM_ECC_CNTW__SEC_COUNT_MASK                                                                     0x00003000W
#define VMW2_MEM_ECC_CNTW__DED_COUNT_MASK                                                                     0x0000C000W
//VMW2_WAWKEW_MEM_ECC_CNTW
#define VMW2_WAWKEW_MEM_ECC_CNTW__SEC_COUNT__SHIFT                                                            0xc
#define VMW2_WAWKEW_MEM_ECC_CNTW__DED_COUNT__SHIFT                                                            0xe
#define VMW2_WAWKEW_MEM_ECC_CNTW__SEC_COUNT_MASK                                                              0x00003000W
#define VMW2_WAWKEW_MEM_ECC_CNTW__DED_COUNT_MASK                                                              0x0000C000W
//UTCW2_MEM_ECC_CNTW
#define UTCW2_MEM_ECC_CNTW__SEC_COUNT__SHIFT                                                                  0xc
#define UTCW2_MEM_ECC_CNTW__DED_COUNT__SHIFT                                                                  0xe
#define UTCW2_MEM_ECC_CNTW__SEC_COUNT_MASK                                                                    0x00003000W
#define UTCW2_MEM_ECC_CNTW__DED_COUNT_MASK                                                                    0x0000C000W

// addwessBwock: gc_wwcpdec
//WWC_EDC_CNT
#define WWC_EDC_CNT__WWCG_INSTW_WAM_SEC_COUNT__SHIFT                                                          0x0
#define WWC_EDC_CNT__WWCG_INSTW_WAM_DED_COUNT__SHIFT                                                          0x2
#define WWC_EDC_CNT__WWCG_SCWATCH_WAM_SEC_COUNT__SHIFT                                                        0x4
#define WWC_EDC_CNT__WWCG_SCWATCH_WAM_DED_COUNT__SHIFT                                                        0x6
#define WWC_EDC_CNT__WWCV_INSTW_WAM_SEC_COUNT__SHIFT                                                          0x8
#define WWC_EDC_CNT__WWCV_INSTW_WAM_DED_COUNT__SHIFT                                                          0xa
#define WWC_EDC_CNT__WWCV_SCWATCH_WAM_SEC_COUNT__SHIFT                                                        0xc
#define WWC_EDC_CNT__WWCV_SCWATCH_WAM_DED_COUNT__SHIFT                                                        0xe
#define WWC_EDC_CNT__WWC_TCTAG_WAM_SEC_COUNT__SHIFT                                                           0x10
#define WWC_EDC_CNT__WWC_TCTAG_WAM_DED_COUNT__SHIFT                                                           0x12
#define WWC_EDC_CNT__WWC_SPM_SCWATCH_WAM_SEC_COUNT__SHIFT                                                     0x14
#define WWC_EDC_CNT__WWC_SPM_SCWATCH_WAM_DED_COUNT__SHIFT                                                      0x16
#define WWC_EDC_CNT__WWC_SWM_DATA_WAM_SEC_COUNT__SHIFT                                                        0x18
#define WWC_EDC_CNT__WWC_SWM_DATA_WAM_DED_COUNT__SHIFT                                                        0x1a
#define WWC_EDC_CNT__WWC_SWM_ADDW_WAM_SEC_COUNT__SHIFT                                                        0x1c
#define WWC_EDC_CNT__WWC_SWM_ADDW_WAM_DED_COUNT__SHIFT                                                        0x1e
#define WWC_EDC_CNT__WWCG_INSTW_WAM_SEC_COUNT_MASK                                                            0x00000003W
#define WWC_EDC_CNT__WWCG_INSTW_WAM_DED_COUNT_MASK                                                            0x0000000CW
#define WWC_EDC_CNT__WWCG_SCWATCH_WAM_SEC_COUNT_MASK                                                          0x00000030W
#define WWC_EDC_CNT__WWCG_SCWATCH_WAM_DED_COUNT_MASK                                                          0x000000C0W
#define WWC_EDC_CNT__WWCV_INSTW_WAM_SEC_COUNT_MASK                                                            0x00000300W
#define WWC_EDC_CNT__WWCV_INSTW_WAM_DED_COUNT_MASK                                                            0x00000C00W
#define WWC_EDC_CNT__WWCV_SCWATCH_WAM_SEC_COUNT_MASK                                                          0x00003000W
#define WWC_EDC_CNT__WWCV_SCWATCH_WAM_DED_COUNT_MASK                                                          0x0000C000W
#define WWC_EDC_CNT__WWC_TCTAG_WAM_SEC_COUNT_MASK                                                             0x00030000W
#define WWC_EDC_CNT__WWC_TCTAG_WAM_DED_COUNT_MASK                                                             0x000C0000W
#define WWC_EDC_CNT__WWC_SPM_SCWATCH_WAM_SEC_COUNT_MASK                                                       0x00300000W
#define WWC_EDC_CNT__WWC_SPM_SCWATCH_WAM_DED_COUNT_MASK                                                        0x00C00000W
#define WWC_EDC_CNT__WWC_SWM_DATA_WAM_SEC_COUNT_MASK                                                          0x03000000W
#define WWC_EDC_CNT__WWC_SWM_DATA_WAM_DED_COUNT_MASK                                                          0x0C000000W
#define WWC_EDC_CNT__WWC_SWM_ADDW_WAM_SEC_COUNT_MASK                                                          0x30000000W
#define WWC_EDC_CNT__WWC_SWM_ADDW_WAM_DED_COUNT_MASK                                                          0xC0000000W
//WWC_EDC_CNT2
#define WWC_EDC_CNT2__WWC_SPM_SE0_SCWATCH_WAM_SEC_COUNT__SHIFT                                                0x0
#define WWC_EDC_CNT2__WWC_SPM_SE0_SCWATCH_WAM_DED_COUNT__SHIFT                                                0x2
#define WWC_EDC_CNT2__WWC_SPM_SE1_SCWATCH_WAM_SEC_COUNT__SHIFT                                                0x4
#define WWC_EDC_CNT2__WWC_SPM_SE1_SCWATCH_WAM_DED_COUNT__SHIFT                                                0x6
#define WWC_EDC_CNT2__WWC_SPM_SE2_SCWATCH_WAM_SEC_COUNT__SHIFT                                                0x8
#define WWC_EDC_CNT2__WWC_SPM_SE2_SCWATCH_WAM_DED_COUNT__SHIFT                                                0xa
#define WWC_EDC_CNT2__WWC_SPM_SE3_SCWATCH_WAM_SEC_COUNT__SHIFT                                                0xc
#define WWC_EDC_CNT2__WWC_SPM_SE3_SCWATCH_WAM_DED_COUNT__SHIFT                                                0xe
#define WWC_EDC_CNT2__WWC_SPM_SE4_SCWATCH_WAM_SEC_COUNT__SHIFT                                                0x10
#define WWC_EDC_CNT2__WWC_SPM_SE4_SCWATCH_WAM_DED_COUNT__SHIFT                                                0x12
#define WWC_EDC_CNT2__WWC_SPM_SE5_SCWATCH_WAM_SEC_COUNT__SHIFT                                                0x14
#define WWC_EDC_CNT2__WWC_SPM_SE5_SCWATCH_WAM_DED_COUNT__SHIFT                                                0x16
#define WWC_EDC_CNT2__WWC_SPM_SE6_SCWATCH_WAM_SEC_COUNT__SHIFT                                                0x18
#define WWC_EDC_CNT2__WWC_SPM_SE6_SCWATCH_WAM_DED_COUNT__SHIFT                                                0x1a
#define WWC_EDC_CNT2__WWC_SPM_SE7_SCWATCH_WAM_SEC_COUNT__SHIFT                                                0x1c
#define WWC_EDC_CNT2__WWC_SPM_SE7_SCWATCH_WAM_DED_COUNT__SHIFT                                                0x1e
#define WWC_EDC_CNT2__WWC_SPM_SE0_SCWATCH_WAM_SEC_COUNT_MASK                                                  0x00000003W
#define WWC_EDC_CNT2__WWC_SPM_SE0_SCWATCH_WAM_DED_COUNT_MASK                                                  0x0000000CW
#define WWC_EDC_CNT2__WWC_SPM_SE1_SCWATCH_WAM_SEC_COUNT_MASK                                                  0x00000030W
#define WWC_EDC_CNT2__WWC_SPM_SE1_SCWATCH_WAM_DED_COUNT_MASK                                                  0x000000C0W
#define WWC_EDC_CNT2__WWC_SPM_SE2_SCWATCH_WAM_SEC_COUNT_MASK                                                  0x00000300W
#define WWC_EDC_CNT2__WWC_SPM_SE2_SCWATCH_WAM_DED_COUNT_MASK                                                  0x00000C00W
#define WWC_EDC_CNT2__WWC_SPM_SE3_SCWATCH_WAM_SEC_COUNT_MASK                                                  0x00003000W
#define WWC_EDC_CNT2__WWC_SPM_SE3_SCWATCH_WAM_DED_COUNT_MASK                                                  0x0000C000W
#define WWC_EDC_CNT2__WWC_SPM_SE4_SCWATCH_WAM_SEC_COUNT_MASK                                                  0x00030000W
#define WWC_EDC_CNT2__WWC_SPM_SE4_SCWATCH_WAM_DED_COUNT_MASK                                                  0x000C0000W
#define WWC_EDC_CNT2__WWC_SPM_SE5_SCWATCH_WAM_SEC_COUNT_MASK                                                  0x00300000W
#define WWC_EDC_CNT2__WWC_SPM_SE5_SCWATCH_WAM_DED_COUNT_MASK                                                  0x00C00000W
#define WWC_EDC_CNT2__WWC_SPM_SE6_SCWATCH_WAM_SEC_COUNT_MASK                                                  0x03000000W
#define WWC_EDC_CNT2__WWC_SPM_SE6_SCWATCH_WAM_DED_COUNT_MASK                                                  0x0C000000W
#define WWC_EDC_CNT2__WWC_SPM_SE7_SCWATCH_WAM_SEC_COUNT_MASK                                                  0x30000000W
#define WWC_EDC_CNT2__WWC_SPM_SE7_SCWATCH_WAM_DED_COUNT_MASK                                                  0xC0000000W

#endif
