

================================================================
== Vivado HLS Report for 'convolution_3'
================================================================
* Date:           Thu Oct 25 23:32:38 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        lenet
* Solution:       lenet
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.549|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1228801|  1228801|  1228801|  1228801|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  1228800|  1228800|       768|          -|          -|  1600|    no    |
        | + Loop 1.1  |      757|      757|        13|          5|          5|   150|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    524|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    277|
|Register         |        0|      -|     474|     32|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     822|   1544|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |conv1_fadd_32ns_3bkb_U40  |conv1_fadd_32ns_3bkb  |        0|      2|  205|  390|
    |conv1_fmul_32ns_3cud_U41  |conv1_fmul_32ns_3cud  |        0|      3|  143|  321|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      5|  348|  711|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ci_2_fu_740_p2                    |     +    |      0|  0|  12|           1|           3|
    |co_3_fu_306_p2                    |     +    |      0|  0|  15|           5|           1|
    |h_3_fu_380_p2                     |     +    |      0|  0|  13|           4|           1|
    |indvar_flatten28_op_fu_758_p2     |     +    |      0|  0|  15|           8|           1|
    |indvar_flatten_next3_fu_286_p2    |     +    |      0|  0|  13|          11|           1|
    |indvar_flatten_next4_fu_456_p2    |     +    |      0|  0|  15|           8|           1|
    |indvar_flatten_op_fu_569_p2       |     +    |      0|  0|  15|           1|           6|
    |m_1_fu_462_p2                     |     +    |      0|  0|  12|           1|           3|
    |n_2_fu_508_p2                     |     +    |      0|  0|  12|           1|           3|
    |tmp_151_fu_357_p2                 |     +    |      0|  0|  17|           9|           9|
    |tmp_153_fu_409_p2                 |     +    |      0|  0|  17|           9|           9|
    |tmp_154_fu_435_p2                 |     +    |      0|  0|  12|          12|          12|
    |tmp_155_fu_748_p2                 |     +    |      0|  0|  12|          12|          12|
    |tmp_161_fu_636_p2                 |     +    |      0|  0|  15|           9|           9|
    |tmp_165_fu_672_p2                 |     +    |      0|  0|  17|          12|          12|
    |tmp_166_fu_564_p2                 |     +    |      0|  0|  14|          10|          10|
    |tmp_168_fu_692_p2                 |     +    |      0|  0|  17|          64|          64|
    |tmp_169_fu_698_p2                 |     +    |      0|  0|  17|          64|          64|
    |tmp_16_mid2_v_fu_589_p2           |     +    |      0|  0|  13|           4|           4|
    |tmp_172_fu_720_p2                 |     +    |      0|  0|  17|          13|          13|
    |tmp_173_fu_726_p2                 |     +    |      0|  0|  17|          13|          13|
    |tmp_18_fu_445_p2                  |     +    |      0|  0|  13|           4|           4|
    |tmp_18_mid1_fu_540_p2             |     +    |      0|  0|  13|           4|           4|
    |w_4_fu_753_p2                     |     +    |      0|  0|  13|           4|           1|
    |tmp_150_fu_347_p2                 |     -    |      0|  0|  15|           9|           9|
    |tmp_160_fu_626_p2                 |     -    |      0|  0|  15|           8|           8|
    |tmp_164_fu_666_p2                 |     -    |      0|  0|  17|          12|          12|
    |exitcond3_mid_fu_374_p2           |    and   |      0|  0|   2|           1|           1|
    |exitcond_mid_fu_502_p2            |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_496_p2               |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_flatten1_fu_468_p2       |   icmp   |      0|  0|  11|           6|           5|
    |exitcond_flatten3_fu_280_p2       |   icmp   |      0|  0|  13|          11|          10|
    |exitcond_flatten4_fu_450_p2       |   icmp   |      0|  0|  11|           8|           8|
    |exitcond_flatten_fu_292_p2        |   icmp   |      0|  0|  11|           8|           7|
    |exitcond_fu_368_p2                |   icmp   |      0|  0|   9|           4|           4|
    |tmp_152_fu_385_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_156_fu_514_p2                 |    or    |      0|  0|   2|           1|           1|
    |ci_mid2_fu_520_p3                 |  select  |      0|  0|   3|           1|           1|
    |h_mid_fu_298_p3                   |  select  |      0|  0|   4|           1|           1|
    |indvar_flatten_next2_fu_764_p3    |  select  |      0|  0|   8|           1|           1|
    |indvar_flatten_next_fu_575_p3     |  select  |      0|  0|   6|           1|           1|
    |n_mid_fu_474_p3                   |  select  |      0|  0|   3|           1|           1|
    |tmp_149_fu_545_p3                 |  select  |      0|  0|   4|           1|           4|
    |tmp_14_mid2_v_fu_482_p3           |  select  |      0|  0|   3|           1|           3|
    |tmp_157_fu_552_p3                 |  select  |      0|  0|   4|           1|           4|
    |tmp_17_mid2_fu_532_p3             |  select  |      0|  0|   3|           1|           3|
    |tmp_mid2_41_fu_398_p3             |  select  |      0|  0|   4|           1|           4|
    |tmp_mid2_v_fu_312_p3              |  select  |      0|  0|   5|           1|           5|
    |w_mid2_fu_390_p3                  |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |not_exitcond_flatten_2_fu_363_p2  |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_fu_490_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 524|         373|         366|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  85|         17|    1|         17|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                   |   9|          2|    1|          2|
    |ap_phi_mux_ci_phi_fu_264_p4               |   9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten4_phi_fu_208_p4  |   9|          2|    8|         16|
    |ap_phi_mux_indvar_flatten_phi_fu_230_p4   |   9|          2|    6|         12|
    |ap_phi_mux_m_phi_fu_219_p4                |   9|          2|    3|          6|
    |ap_phi_mux_n_phi_fu_241_p4                |   9|          2|    3|          6|
    |ci_reg_260                                |   9|          2|    3|          6|
    |co_reg_157                                |   9|          2|    5|         10|
    |grp_fu_271_p0                             |  15|          3|   32|         96|
    |grp_fu_271_p1                             |  15|          3|   32|         96|
    |h_reg_181                                 |   9|          2|    4|          8|
    |indvar_flatten2_reg_146                   |   9|          2|   11|         22|
    |indvar_flatten3_reg_169                   |   9|          2|    8|         16|
    |indvar_flatten4_reg_204                   |   9|          2|    8|         16|
    |indvar_flatten_reg_226                    |   9|          2|    6|         12|
    |m_reg_215                                 |   9|          2|    3|          6|
    |n_reg_237                                 |   9|          2|    3|          6|
    |sum_2_reg_248                             |   9|          2|   32|         64|
    |w_reg_192                                 |   9|          2|    4|          8|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 277|         59|  177|        433|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  16|   0|   16|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |bias_load_reg_942             |  32|   0|   32|          0|
    |ci_2_reg_907                  |   3|   0|    3|          0|
    |ci_mid2_reg_848               |   3|   0|    3|          0|
    |ci_reg_260                    |   3|   0|    3|          0|
    |co_reg_157                    |   5|   0|    5|          0|
    |exitcond_flatten4_reg_832     |   1|   0|    1|          0|
    |exitcond_flatten_reg_783      |   1|   0|    1|          0|
    |h_mid_reg_791                 |   4|   0|    4|          0|
    |h_reg_181                     |   4|   0|    4|          0|
    |indvar_flatten2_reg_146       |  11|   0|   11|          0|
    |indvar_flatten3_reg_169       |   8|   0|    8|          0|
    |indvar_flatten4_reg_204       |   8|   0|    8|          0|
    |indvar_flatten_next2_reg_937  |   8|   0|    8|          0|
    |indvar_flatten_next3_reg_778  |  11|   0|   11|          0|
    |indvar_flatten_next4_reg_836  |   8|   0|    8|          0|
    |indvar_flatten_next_reg_872   |   6|   0|    6|          0|
    |indvar_flatten_reg_226        |   6|   0|    6|          0|
    |input_load_reg_902            |  32|   0|   32|          0|
    |m_reg_215                     |   3|   0|    3|          0|
    |n_reg_237                     |   3|   0|    3|          0|
    |sum_2_reg_248                 |  32|   0|   32|          0|
    |tmp_12_reg_947                |  32|   0|   32|          0|
    |tmp_14_mid2_v_reg_841         |   3|   0|    3|          0|
    |tmp_154_reg_827               |  11|   0|   12|          1|
    |tmp_155_reg_927               |  12|   0|   12|          0|
    |tmp_157_reg_861               |   4|   0|    4|          0|
    |tmp_165_reg_877               |  12|   0|   12|          0|
    |tmp_166_reg_866               |  10|   0|   10|          0|
    |tmp_173_reg_882               |  13|   0|   13|          0|
    |tmp_17_mid2_reg_855           |   3|   0|    3|          0|
    |tmp_180_cast_reg_807          |   9|   0|   10|          1|
    |tmp_21_reg_912                |  32|   0|   32|          0|
    |tmp_mid2_41_reg_821           |   4|   0|    4|          0|
    |tmp_mid2_reg_802              |   5|   0|   64|         59|
    |tmp_mid2_v_reg_797            |   5|   0|    5|          0|
    |w_4_reg_932                   |   4|   0|    4|          0|
    |w_mid2_reg_812                |   4|   0|    4|          0|
    |w_reg_192                     |   4|   0|    4|          0|
    |weights_load_reg_897          |  32|   0|   32|          0|
    |exitcond_flatten4_reg_832     |  64|  32|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 474|  32|  472|         61|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | convolution_3 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | convolution_3 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | convolution_3 | return value |
|ap_done            | out |    1| ap_ctrl_hs | convolution_3 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | convolution_3 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | convolution_3 | return value |
|input_r_address0   | out |   11|  ap_memory |    input_r    |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r    |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r    |     array    |
|weights_address0   | out |   12|  ap_memory |    weights    |     array    |
|weights_ce0        | out |    1|  ap_memory |    weights    |     array    |
|weights_q0         |  in |   32|  ap_memory |    weights    |     array    |
|bias_address0      | out |    4|  ap_memory |      bias     |     array    |
|bias_ce0           | out |    1|  ap_memory |      bias     |     array    |
|bias_q0            |  in |   32|  ap_memory |      bias     |     array    |
|output_r_address0  | out |   11|  ap_memory |    output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |    output_r   |     array    |
+-------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 5, D = 13, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_flatten3)
3 --> 
	4  / true
4 --> 
	17  / (exitcond_flatten4)
	5  / (!exitcond_flatten4)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	4  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "br label %.preheader8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:149]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.57>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten2 = phi i11 [ 0, %0 ], [ %indvar_flatten_next3, %1 ]"   --->   Operation 26 'phi' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%co = phi i5 [ 0, %0 ], [ %tmp_mid2_v, %1 ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 27 'phi' 'co' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten3 = phi i8 [ 0, %0 ], [ %indvar_flatten_next2, %1 ]"   --->   Operation 28 'phi' 'indvar_flatten3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%h = phi i4 [ 0, %0 ], [ %tmp_mid2_41, %1 ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 29 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%w = phi i4 [ 0, %0 ], [ %w_4, %1 ]"   --->   Operation 30 'phi' 'w' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.88ns)   --->   "%exitcond_flatten3 = icmp eq i11 %indvar_flatten2, -448"   --->   Operation 31 'icmp' 'exitcond_flatten3' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1600, i64 1600, i64 1600)"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.63ns)   --->   "%indvar_flatten_next3 = add i11 %indvar_flatten2, 1"   --->   Operation 33 'add' 'indvar_flatten_next3' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten3, label %2, label %.preheader9.preheader"   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.55ns)   --->   "%exitcond_flatten = icmp eq i8 %indvar_flatten3, 100"   --->   Operation 35 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten3)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.02ns)   --->   "%h_mid = select i1 %exitcond_flatten, i4 0, i4 %h" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 36 'select' 'h_mid' <Predicate = (!exitcond_flatten3)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "ret void" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:165]   --->   Operation 37 'ret' <Predicate = (exitcond_flatten3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.54>
ST_3 : Operation 38 [1/1] (1.78ns)   --->   "%co_3 = add i5 %co, 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:149]   --->   Operation 38 'add' 'co_3' <Predicate = (exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (1.21ns)   --->   "%tmp_mid2_v = select i1 %exitcond_flatten, i5 %co_3, i5 %co" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 39 'select' 'tmp_mid2_v' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_mid2 = zext i5 %tmp_mid2_v to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 40 'zext' 'tmp_mid2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_mid2_v, i3 0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 41 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i8 %tmp to i9" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 42 'zext' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_mid2_v, i1 false)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 43 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i6 %tmp_s to i9" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 44 'zext' 'p_shl5_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.91ns)   --->   "%tmp_150 = sub i9 %p_shl4_cast, %p_shl5_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 45 'sub' 'tmp_150' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_180_cast = sext i9 %tmp_150 to i10" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 46 'sext' 'tmp_180_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_151 = add i9 %p_shl4_cast, %p_shl5_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 47 'add' 'tmp_151' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node exitcond3_mid)   --->   "%not_exitcond_flatten_2 = xor i1 %exitcond_flatten, true" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:151]   --->   Operation 48 'xor' 'not_exitcond_flatten_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %w, -6" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:151]   --->   Operation 49 'icmp' 'exitcond' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond3_mid = and i1 %exitcond, %not_exitcond_flatten_2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:151]   --->   Operation 50 'and' 'exitcond3_mid' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (1.73ns)   --->   "%h_3 = add i4 %h_mid, 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:150]   --->   Operation 51 'add' 'h_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node w_mid2)   --->   "%tmp_152 = or i1 %exitcond3_mid, %exitcond_flatten" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:151]   --->   Operation 52 'or' 'tmp_152' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.02ns) (out node of the LUT)   --->   "%w_mid2 = select i1 %tmp_152, i4 0, i4 %w" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:151]   --->   Operation 53 'select' 'w_mid2' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.02ns)   --->   "%tmp_mid2_41 = select i1 %exitcond3_mid, i4 %h_3, i4 %h_mid" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 54 'select' 'tmp_mid2_41' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_mid2_cast = zext i4 %tmp_mid2_41 to i9" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 55 'zext' 'tmp_mid2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%tmp_153 = add i9 %tmp_mid2_cast, %tmp_151" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 56 'add' 'tmp_153' <Predicate = true> <Delay = 3.69> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_153, i3 0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 57 'bitconcatenate' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_148 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_153, i1 false)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 58 'bitconcatenate' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i10 %tmp_148 to i12" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 59 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.54ns)   --->   "%tmp_154 = add i12 %p_shl_cast, %p_shl1_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 60 'add' 'tmp_154' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.76ns)   --->   "br label %.preheader" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:154]   --->   Operation 61 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 6.81>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%indvar_flatten4 = phi i8 [ 0, %.preheader9.preheader ], [ %indvar_flatten_next4, %.preheader7 ]"   --->   Operation 62 'phi' 'indvar_flatten4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%m = phi i3 [ 0, %.preheader9.preheader ], [ %tmp_14_mid2_v, %.preheader7 ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 63 'phi' 'm' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 [ 0, %.preheader9.preheader ], [ %indvar_flatten_next, %.preheader7 ]"   --->   Operation 64 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%n = phi i3 [ 0, %.preheader9.preheader ], [ %tmp_17_mid2, %.preheader7 ]" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 65 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%sum_2 = phi float [ 0.000000e+00, %.preheader9.preheader ], [ %sum, %.preheader7 ]"   --->   Operation 66 'phi' 'sum_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%ci = phi i3 [ 0, %.preheader9.preheader ], [ %ci_2, %.preheader7 ]"   --->   Operation 67 'phi' 'ci' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%n_cast = zext i3 %n to i4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:156]   --->   Operation 68 'zext' 'n_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.73ns)   --->   "%tmp_18 = add i4 %w_mid2, %n_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 69 'add' 'tmp_18' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.55ns)   --->   "%exitcond_flatten4 = icmp eq i8 %indvar_flatten4, -106"   --->   Operation 70 'icmp' 'exitcond_flatten4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 150, i64 150, i64 150)"   --->   Operation 71 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.91ns)   --->   "%indvar_flatten_next4 = add i8 %indvar_flatten4, 1"   --->   Operation 72 'add' 'indvar_flatten_next4' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten4, label %1, label %.preheader7"   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.65ns)   --->   "%m_1 = add i3 1, %m" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:154]   --->   Operation 74 'add' 'm_1' <Predicate = (!exitcond_flatten4)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (1.42ns)   --->   "%exitcond_flatten1 = icmp eq i6 %indvar_flatten, 30"   --->   Operation 75 'icmp' 'exitcond_flatten1' <Predicate = (!exitcond_flatten4)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.98ns)   --->   "%n_mid = select i1 %exitcond_flatten1, i3 0, i3 %n" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 76 'select' 'n_mid' <Predicate = (!exitcond_flatten4)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.98ns)   --->   "%tmp_14_mid2_v = select i1 %exitcond_flatten1, i3 %m_1, i3 %m" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 77 'select' 'tmp_14_mid2_v' <Predicate = (!exitcond_flatten4)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node exitcond_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten1, true" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:158]   --->   Operation 78 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %ci, -2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:158]   --->   Operation 79 'icmp' 'exitcond1' <Predicate = (!exitcond_flatten4)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond_mid = and i1 %exitcond1, %not_exitcond_flatten" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:158]   --->   Operation 80 'and' 'exitcond_mid' <Predicate = (!exitcond_flatten4)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (1.65ns)   --->   "%n_2 = add i3 1, %n_mid" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:156]   --->   Operation 81 'add' 'n_2' <Predicate = (!exitcond_flatten4)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node ci_mid2)   --->   "%tmp_156 = or i1 %exitcond_mid, %exitcond_flatten1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:158]   --->   Operation 82 'or' 'tmp_156' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.98ns) (out node of the LUT)   --->   "%ci_mid2 = select i1 %tmp_156, i3 0, i3 %ci" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:158]   --->   Operation 83 'select' 'ci_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%n_cast_mid1 = zext i3 %n_2 to i4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:156]   --->   Operation 84 'zext' 'n_cast_mid1' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.98ns)   --->   "%tmp_17_mid2 = select i1 %exitcond_mid, i3 %n_2, i3 %n_mid" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 85 'select' 'tmp_17_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (1.73ns)   --->   "%tmp_18_mid1 = add i4 %n_cast_mid1, %w_mid2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 86 'add' 'tmp_18_mid1' <Predicate = (!exitcond_flatten4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node tmp_157)   --->   "%tmp_149 = select i1 %exitcond_flatten1, i4 %w_mid2, i4 %tmp_18" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 87 'select' 'tmp_149' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (1.02ns) (out node of the LUT)   --->   "%tmp_157 = select i1 %exitcond_mid, i4 %tmp_18_mid1, i4 %tmp_149" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 88 'select' 'tmp_157' <Predicate = (!exitcond_flatten4)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_20_cast = zext i3 %ci_mid2 to i10" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:158]   --->   Operation 89 'zext' 'tmp_20_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (1.82ns)   --->   "%tmp_166 = add i10 %tmp_180_cast, %tmp_20_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 90 'add' 'tmp_166' <Predicate = (!exitcond_flatten4)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (1.82ns)   --->   "%indvar_flatten_op = add i6 1, %indvar_flatten"   --->   Operation 91 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten4)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (1.18ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten1, i6 1, i6 %indvar_flatten_op"   --->   Operation 92 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten4)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.63>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_14_mid2 = zext i3 %tmp_14_mid2_v to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 93 'zext' 'tmp_14_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_16_mid2_v_v = zext i3 %tmp_14_mid2_v to i4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 94 'zext' 'tmp_16_mid2_v_v' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (1.73ns)   --->   "%tmp_16_mid2_v = add i4 %tmp_16_mid2_v_v, %tmp_mid2_41" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 95 'add' 'tmp_16_mid2_v' <Predicate = (!exitcond_flatten4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_16_mid2_cast = zext i4 %tmp_16_mid2_v to i9" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 96 'zext' 'tmp_16_mid2_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_17_mid2_cast = zext i3 %tmp_17_mid2 to i13" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 97 'zext' 'tmp_17_mid2_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_19_mid2_cast = zext i4 %tmp_157 to i12" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 98 'zext' 'tmp_19_mid2_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_158 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %ci_mid2, i4 0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:158]   --->   Operation 99 'bitconcatenate' 'tmp_158' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%p_shl10_cast = zext i7 %tmp_158 to i8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:158]   --->   Operation 100 'zext' 'p_shl10_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_159 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %ci_mid2, i1 false)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:158]   --->   Operation 101 'bitconcatenate' 'tmp_159' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%p_shl11_cast = zext i4 %tmp_159 to i8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 102 'zext' 'p_shl11_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (1.87ns)   --->   "%tmp_160 = sub i8 %p_shl10_cast, %p_shl11_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 103 'sub' 'tmp_160' <Predicate = (!exitcond_flatten4)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_193_cast = sext i8 %tmp_160 to i9" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 104 'sext' 'tmp_193_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (1.91ns)   --->   "%tmp_161 = add i9 %tmp_193_cast, %tmp_16_mid2_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 105 'add' 'tmp_161' <Predicate = (!exitcond_flatten4)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_162 = trunc i9 %tmp_161 to i8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 106 'trunc' 'tmp_162' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%p_shl8_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_162, i4 0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 107 'bitconcatenate' 'p_shl8_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_163 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_161, i1 false)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 108 'bitconcatenate' 'tmp_163' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%p_shl9_cast = sext i10 %tmp_163 to i12" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 109 'sext' 'p_shl9_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_164 = sub i12 %p_shl8_cast, %p_shl9_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 110 'sub' 'tmp_164' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 111 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%tmp_165 = add i12 %tmp_164, %tmp_19_mid2_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 111 'add' 'tmp_165' <Predicate = (!exitcond_flatten4)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_199_cast = sext i10 %tmp_166 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 112 'sext' 'tmp_199_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_167 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_166, i2 0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 113 'bitconcatenate' 'tmp_167' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%p_shl7 = sext i12 %tmp_167 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 114 'sext' 'p_shl7' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_168 = add i64 %tmp_199_cast, %p_shl7" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 115 'add' 'tmp_168' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 116 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%tmp_169 = add i64 %tmp_168, %tmp_14_mid2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 116 'add' 'tmp_169' <Predicate = (!exitcond_flatten4)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_170 = trunc i64 %tmp_169 to i13" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 117 'trunc' 'tmp_170' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_171 = trunc i64 %tmp_169 to i11" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 118 'trunc' 'tmp_171' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %tmp_171, i2 0)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 119 'bitconcatenate' 'p_shl6_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_172 = add i13 %tmp_170, %p_shl6_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 120 'add' 'tmp_172' <Predicate = (!exitcond_flatten4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 121 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%tmp_173 = add i13 %tmp_172, %tmp_17_mid2_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 121 'add' 'tmp_173' <Predicate = (!exitcond_flatten4)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_198_cast = zext i12 %tmp_165 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 122 'zext' 'tmp_198_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_198_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 123 'getelementptr' 'input_addr' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_205_cast = zext i13 %tmp_173 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 124 'zext' 'tmp_205_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_205_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 125 'getelementptr' 'weights_addr' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_6 : Operation 126 [2/2] (3.25ns)   --->   "%weights_load = load float* %weights_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 126 'load' 'weights_load' <Predicate = (!exitcond_flatten4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 127 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 127 'load' 'input_load' <Predicate = (!exitcond_flatten4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 128 [1/2] (3.25ns)   --->   "%weights_load = load float* %weights_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 128 'load' 'weights_load' <Predicate = (!exitcond_flatten4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 129 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 129 'load' 'input_load' <Predicate = (!exitcond_flatten4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 130 [4/4] (5.70ns)   --->   "%tmp_21 = fmul float %weights_load, %input_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 130 'fmul' 'tmp_21' <Predicate = (!exitcond_flatten4)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (1.65ns)   --->   "%ci_2 = add i3 1, %ci_mid2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:158]   --->   Operation 131 'add' 'ci_2' <Predicate = (!exitcond_flatten4)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 132 [3/4] (5.70ns)   --->   "%tmp_21 = fmul float %weights_load, %input_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 132 'fmul' 'tmp_21' <Predicate = (!exitcond_flatten4)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 133 [2/4] (5.70ns)   --->   "%tmp_21 = fmul float %weights_load, %input_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 133 'fmul' 'tmp_21' <Predicate = (!exitcond_flatten4)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 134 [1/4] (5.70ns)   --->   "%tmp_21 = fmul float %weights_load, %input_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 134 'fmul' 'tmp_21' <Predicate = (!exitcond_flatten4)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 135 [5/5] (7.25ns)   --->   "%sum = fadd float %sum_2, %tmp_21" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 135 'fadd' 'sum' <Predicate = (!exitcond_flatten4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 136 [4/5] (7.25ns)   --->   "%sum = fadd float %sum_2, %tmp_21" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 136 'fadd' 'sum' <Predicate = (!exitcond_flatten4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 137 [3/5] (7.25ns)   --->   "%sum = fadd float %sum_2, %tmp_21" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 137 'fadd' 'sum' <Predicate = (!exitcond_flatten4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 138 [2/5] (7.25ns)   --->   "%sum = fadd float %sum_2, %tmp_21" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 138 'fadd' 'sum' <Predicate = (!exitcond_flatten4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str413)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 139 'specregionbegin' 'tmp_2' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 5, i32 1, i32 1, i32 0, [1 x i8]* @p_str211) nounwind" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:159]   --->   Operation 140 'specpipeline' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_16 : Operation 141 [1/5] (7.25ns)   --->   "%sum = fadd float %sum_2, %tmp_21" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 141 'fadd' 'sum' <Predicate = (!exitcond_flatten4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str413, i32 %tmp_2)" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:160]   --->   Operation 142 'specregionend' 'empty_40' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "br label %.preheader" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:158]   --->   Operation 143 'br' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>

State 17 <SV = 4> <Delay = 3.16>
ST_17 : Operation 144 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr [16 x float]* %bias, i64 0, i64 %tmp_mid2" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 144 'getelementptr' 'bias_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 145 [2/2] (2.32ns)   --->   "%bias_load = load float* %bias_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 145 'load' 'bias_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_17 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_13_cast = zext i4 %w_mid2 to i12" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 146 'zext' 'tmp_13_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 147 [1/1] (1.54ns)   --->   "%tmp_155 = add i12 %tmp_154, %tmp_13_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 147 'add' 'tmp_155' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 148 [1/1] (1.73ns)   --->   "%w_4 = add i4 %w_mid2, 1" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:151]   --->   Operation 148 'add' 'w_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 149 [1/1] (1.91ns)   --->   "%indvar_flatten28_op = add i8 %indvar_flatten3, 1"   --->   Operation 149 'add' 'indvar_flatten28_op' <Predicate = (!exitcond_flatten)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 150 [1/1] (1.24ns)   --->   "%indvar_flatten_next2 = select i1 %exitcond_flatten, i8 1, i8 %indvar_flatten28_op"   --->   Operation 150 'select' 'indvar_flatten_next2' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 5> <Delay = 2.32>
ST_18 : Operation 151 [1/2] (2.32ns)   --->   "%bias_load = load float* %bias_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 151 'load' 'bias_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 19 <SV = 6> <Delay = 7.25>
ST_19 : Operation 152 [5/5] (7.25ns)   --->   "%tmp_12 = fadd float %sum_2, %bias_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 152 'fadd' 'tmp_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 7> <Delay = 7.25>
ST_20 : Operation 153 [4/5] (7.25ns)   --->   "%tmp_12 = fadd float %sum_2, %bias_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 153 'fadd' 'tmp_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 8> <Delay = 7.25>
ST_21 : Operation 154 [3/5] (7.25ns)   --->   "%tmp_12 = fadd float %sum_2, %bias_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 154 'fadd' 'tmp_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 9> <Delay = 7.25>
ST_22 : Operation 155 [2/5] (7.25ns)   --->   "%tmp_12 = fadd float %sum_2, %bias_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 155 'fadd' 'tmp_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 10> <Delay = 7.25>
ST_23 : Operation 156 [1/5] (7.25ns)   --->   "%tmp_12 = fadd float %sum_2, %bias_load" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 156 'fadd' 'tmp_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 11> <Delay = 3.25>
ST_24 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_189_cast = zext i12 %tmp_155 to i64" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 157 'zext' 'tmp_189_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 158 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [1600 x float]* %output_r, i64 0, i64 %tmp_189_cast" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 158 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 159 [1/1] (3.25ns)   --->   "store float %tmp_12, float* %output_addr, align 4" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:163]   --->   Operation 159 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_24 : Operation 160 [1/1] (0.00ns)   --->   "br label %.preheader8" [ECE527_MP4_Tutorial_Files/Tutorial_Files/accelerator_hls/lenet_acc.cpp:151]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_25            (br               ) [ 0111111111111111111111111]
indvar_flatten2        (phi              ) [ 0010000000000000000000000]
co                     (phi              ) [ 0011000000000000000000000]
indvar_flatten3        (phi              ) [ 0011111111111111110000000]
h                      (phi              ) [ 0010000000000000000000000]
w                      (phi              ) [ 0011000000000000000000000]
exitcond_flatten3      (icmp             ) [ 0011111111111111111111111]
empty                  (speclooptripcount) [ 0000000000000000000000000]
indvar_flatten_next3   (add              ) [ 0111111111111111111111111]
StgValue_34            (br               ) [ 0000000000000000000000000]
exitcond_flatten       (icmp             ) [ 0001111111111111110000000]
h_mid                  (select           ) [ 0001000000000000000000000]
StgValue_37            (ret              ) [ 0000000000000000000000000]
co_3                   (add              ) [ 0000000000000000000000000]
tmp_mid2_v             (select           ) [ 0110111111111111111111111]
tmp_mid2               (zext             ) [ 0000111111111111110000000]
tmp                    (bitconcatenate   ) [ 0000000000000000000000000]
p_shl4_cast            (zext             ) [ 0000000000000000000000000]
tmp_s                  (bitconcatenate   ) [ 0000000000000000000000000]
p_shl5_cast            (zext             ) [ 0000000000000000000000000]
tmp_150                (sub              ) [ 0000000000000000000000000]
tmp_180_cast           (sext             ) [ 0000111111111111100000000]
tmp_151                (add              ) [ 0000000000000000000000000]
not_exitcond_flatten_2 (xor              ) [ 0000000000000000000000000]
exitcond               (icmp             ) [ 0000000000000000000000000]
exitcond3_mid          (and              ) [ 0000000000000000000000000]
h_3                    (add              ) [ 0000000000000000000000000]
tmp_152                (or               ) [ 0000000000000000000000000]
w_mid2                 (select           ) [ 0000111111111111110000000]
tmp_mid2_41            (select           ) [ 0110111111111111111111111]
tmp_mid2_cast          (zext             ) [ 0000000000000000000000000]
tmp_153                (add              ) [ 0000000000000000000000000]
p_shl_cast             (bitconcatenate   ) [ 0000000000000000000000000]
tmp_148                (bitconcatenate   ) [ 0000000000000000000000000]
p_shl1_cast            (zext             ) [ 0000000000000000000000000]
tmp_154                (add              ) [ 0000111111111111110000000]
StgValue_61            (br               ) [ 0011111111111111111111111]
indvar_flatten4        (phi              ) [ 0000100000000000000000000]
m                      (phi              ) [ 0000100000000000000000000]
indvar_flatten         (phi              ) [ 0000100000000000000000000]
n                      (phi              ) [ 0000100000000000000000000]
sum_2                  (phi              ) [ 0000111111111111111111110]
ci                     (phi              ) [ 0000100000000000000000000]
n_cast                 (zext             ) [ 0000000000000000000000000]
tmp_18                 (add              ) [ 0000000000000000000000000]
exitcond_flatten4      (icmp             ) [ 0011111111111111111111111]
empty_39               (speclooptripcount) [ 0000000000000000000000000]
indvar_flatten_next4   (add              ) [ 0011111111111111111111111]
StgValue_73            (br               ) [ 0000000000000000000000000]
m_1                    (add              ) [ 0000000000000000000000000]
exitcond_flatten1      (icmp             ) [ 0000000000000000000000000]
n_mid                  (select           ) [ 0000000000000000000000000]
tmp_14_mid2_v          (select           ) [ 0011111111111111111111111]
not_exitcond_flatten   (xor              ) [ 0000000000000000000000000]
exitcond1              (icmp             ) [ 0000000000000000000000000]
exitcond_mid           (and              ) [ 0000000000000000000000000]
n_2                    (add              ) [ 0000000000000000000000000]
tmp_156                (or               ) [ 0000000000000000000000000]
ci_mid2                (select           ) [ 0000011110000000000000000]
n_cast_mid1            (zext             ) [ 0000000000000000000000000]
tmp_17_mid2            (select           ) [ 0011111111111111111111111]
tmp_18_mid1            (add              ) [ 0000000000000000000000000]
tmp_149                (select           ) [ 0000000000000000000000000]
tmp_157                (select           ) [ 0000010000000000000000000]
tmp_20_cast            (zext             ) [ 0000000000000000000000000]
tmp_166                (add              ) [ 0000010000000000000000000]
indvar_flatten_op      (add              ) [ 0000000000000000000000000]
indvar_flatten_next    (select           ) [ 0011111111111111111111111]
tmp_14_mid2            (zext             ) [ 0000000000000000000000000]
tmp_16_mid2_v_v        (zext             ) [ 0000000000000000000000000]
tmp_16_mid2_v          (add              ) [ 0000000000000000000000000]
tmp_16_mid2_cast       (zext             ) [ 0000000000000000000000000]
tmp_17_mid2_cast       (zext             ) [ 0000000000000000000000000]
tmp_19_mid2_cast       (zext             ) [ 0000000000000000000000000]
tmp_158                (bitconcatenate   ) [ 0000000000000000000000000]
p_shl10_cast           (zext             ) [ 0000000000000000000000000]
tmp_159                (bitconcatenate   ) [ 0000000000000000000000000]
p_shl11_cast           (zext             ) [ 0000000000000000000000000]
tmp_160                (sub              ) [ 0000000000000000000000000]
tmp_193_cast           (sext             ) [ 0000000000000000000000000]
tmp_161                (add              ) [ 0000000000000000000000000]
tmp_162                (trunc            ) [ 0000000000000000000000000]
p_shl8_cast            (bitconcatenate   ) [ 0000000000000000000000000]
tmp_163                (bitconcatenate   ) [ 0000000000000000000000000]
p_shl9_cast            (sext             ) [ 0000000000000000000000000]
tmp_164                (sub              ) [ 0000000000000000000000000]
tmp_165                (add              ) [ 0000001000000000000000000]
tmp_199_cast           (sext             ) [ 0000000000000000000000000]
tmp_167                (bitconcatenate   ) [ 0000000000000000000000000]
p_shl7                 (sext             ) [ 0000000000000000000000000]
tmp_168                (add              ) [ 0000000000000000000000000]
tmp_169                (add              ) [ 0000000000000000000000000]
tmp_170                (trunc            ) [ 0000000000000000000000000]
tmp_171                (trunc            ) [ 0000000000000000000000000]
p_shl6_cast            (bitconcatenate   ) [ 0000000000000000000000000]
tmp_172                (add              ) [ 0000000000000000000000000]
tmp_173                (add              ) [ 0000001000000000000000000]
tmp_198_cast           (zext             ) [ 0000000000000000000000000]
input_addr             (getelementptr    ) [ 0000000100000000000000000]
tmp_205_cast           (zext             ) [ 0000000000000000000000000]
weights_addr           (getelementptr    ) [ 0000000100000000000000000]
weights_load           (load             ) [ 0000111011110000000000000]
input_load             (load             ) [ 0000111011110000000000000]
ci_2                   (add              ) [ 0011111111111111111111111]
tmp_21                 (fmul             ) [ 0000111110001111100000000]
tmp_2                  (specregionbegin  ) [ 0000000000000000000000000]
StgValue_140           (specpipeline     ) [ 0000000000000000000000000]
sum                    (fadd             ) [ 0011111111111111111111111]
empty_40               (specregionend    ) [ 0000000000000000000000000]
StgValue_143           (br               ) [ 0011111111111111111111111]
bias_addr              (getelementptr    ) [ 0000000000000000001000000]
tmp_13_cast            (zext             ) [ 0000000000000000000000000]
tmp_155                (add              ) [ 0000000000000000001111111]
w_4                    (add              ) [ 0110000000000000001111111]
indvar_flatten28_op    (add              ) [ 0000000000000000000000000]
indvar_flatten_next2   (select           ) [ 0110000000000000001111111]
bias_load              (load             ) [ 0000000000000000000111110]
tmp_12                 (fadd             ) [ 0000000000000000000000001]
tmp_189_cast           (zext             ) [ 0000000000000000000000000]
output_addr            (getelementptr    ) [ 0000000000000000000000000]
StgValue_159           (store            ) [ 0000000000000000000000000]
StgValue_160           (br               ) [ 0111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str413"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str211"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="input_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="12" slack="0"/>
<pin id="98" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="101" class="1004" name="weights_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="13" slack="0"/>
<pin id="105" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr/6 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="12" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_load/6 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="11" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 "/>
</bind>
</comp>

<comp id="120" class="1004" name="bias_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="5" slack="2"/>
<pin id="124" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/17 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/17 "/>
</bind>
</comp>

<comp id="133" class="1004" name="output_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="12" slack="0"/>
<pin id="137" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/24 "/>
</bind>
</comp>

<comp id="140" class="1004" name="StgValue_159_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="11" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="1"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_159/24 "/>
</bind>
</comp>

<comp id="146" class="1005" name="indvar_flatten2_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="11" slack="1"/>
<pin id="148" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten2 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="indvar_flatten2_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="11" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten2/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="co_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="5" slack="1"/>
<pin id="159" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="co_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="5" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="169" class="1005" name="indvar_flatten3_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="1"/>
<pin id="171" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten3 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="indvar_flatten3_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="8" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten3/2 "/>
</bind>
</comp>

<comp id="181" class="1005" name="h_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="1"/>
<pin id="183" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="h_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="4" slack="1"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/2 "/>
</bind>
</comp>

<comp id="192" class="1005" name="w_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="1"/>
<pin id="194" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="w_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="4" slack="1"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/2 "/>
</bind>
</comp>

<comp id="204" class="1005" name="indvar_flatten4_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="1"/>
<pin id="206" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten4 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="indvar_flatten4_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="8" slack="0"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten4/4 "/>
</bind>
</comp>

<comp id="215" class="1005" name="m_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="3" slack="1"/>
<pin id="217" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="m_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="3" slack="0"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/4 "/>
</bind>
</comp>

<comp id="226" class="1005" name="indvar_flatten_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="6" slack="1"/>
<pin id="228" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="indvar_flatten_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="6" slack="0"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="237" class="1005" name="n_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="1"/>
<pin id="239" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="n_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="3" slack="0"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/4 "/>
</bind>
</comp>

<comp id="248" class="1005" name="sum_2_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="sum_2_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="32" slack="1"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_2/4 "/>
</bind>
</comp>

<comp id="260" class="1005" name="ci_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="1"/>
<pin id="262" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ci (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="ci_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="3" slack="1"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ci/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="3"/>
<pin id="273" dir="0" index="1" bw="32" slack="1"/>
<pin id="274" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/12 tmp_12/19 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="1"/>
<pin id="278" dir="0" index="1" bw="32" slack="1"/>
<pin id="279" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_21/8 "/>
</bind>
</comp>

<comp id="280" class="1004" name="exitcond_flatten3_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="11" slack="0"/>
<pin id="282" dir="0" index="1" bw="11" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten3/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="indvar_flatten_next3_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="11" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next3/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="exitcond_flatten_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="8" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="h_mid_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="4" slack="0"/>
<pin id="301" dir="0" index="2" bw="4" slack="0"/>
<pin id="302" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="h_mid/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="co_3_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="1"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_3/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_mid2_v_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="0" index="1" bw="5" slack="0"/>
<pin id="315" dir="0" index="2" bw="5" slack="1"/>
<pin id="316" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2_v/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_mid2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="0"/>
<pin id="321" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_mid2/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="5" slack="0"/>
<pin id="326" dir="0" index="2" bw="1" slack="0"/>
<pin id="327" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="p_shl4_cast_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_s_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="6" slack="0"/>
<pin id="337" dir="0" index="1" bw="5" slack="0"/>
<pin id="338" dir="0" index="2" bw="1" slack="0"/>
<pin id="339" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="p_shl5_cast_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="6" slack="0"/>
<pin id="345" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_150_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="0" index="1" bw="6" slack="0"/>
<pin id="350" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_150/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_180_cast_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="9" slack="0"/>
<pin id="355" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_180_cast/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_151_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="0"/>
<pin id="359" dir="0" index="1" bw="6" slack="0"/>
<pin id="360" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_151/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="not_exitcond_flatten_2_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="1"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten_2/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="exitcond_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="1"/>
<pin id="370" dir="0" index="1" bw="4" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="exitcond3_mid_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond3_mid/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="h_3_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="1"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_3/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_152_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="1"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_152/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="w_mid2_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="4" slack="0"/>
<pin id="393" dir="0" index="2" bw="4" slack="1"/>
<pin id="394" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_mid2/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_mid2_41_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="4" slack="0"/>
<pin id="401" dir="0" index="2" bw="4" slack="1"/>
<pin id="402" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2_41/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_mid2_cast_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="0"/>
<pin id="407" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_mid2_cast/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_153_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="4" slack="0"/>
<pin id="411" dir="0" index="1" bw="9" slack="0"/>
<pin id="412" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_153/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="p_shl_cast_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="12" slack="0"/>
<pin id="417" dir="0" index="1" bw="9" slack="0"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_148_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="10" slack="0"/>
<pin id="425" dir="0" index="1" bw="9" slack="0"/>
<pin id="426" dir="0" index="2" bw="1" slack="0"/>
<pin id="427" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_148/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="p_shl1_cast_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="10" slack="0"/>
<pin id="433" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_154_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="12" slack="0"/>
<pin id="437" dir="0" index="1" bw="10" slack="0"/>
<pin id="438" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_154/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="n_cast_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="3" slack="0"/>
<pin id="443" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_18_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="4" slack="1"/>
<pin id="447" dir="0" index="1" bw="3" slack="0"/>
<pin id="448" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="exitcond_flatten4_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="0"/>
<pin id="452" dir="0" index="1" bw="8" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten4/4 "/>
</bind>
</comp>

<comp id="456" class="1004" name="indvar_flatten_next4_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next4/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="m_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="3" slack="0"/>
<pin id="465" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="exitcond_flatten1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="6" slack="0"/>
<pin id="470" dir="0" index="1" bw="6" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="n_mid_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="3" slack="0"/>
<pin id="477" dir="0" index="2" bw="3" slack="0"/>
<pin id="478" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_mid/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_14_mid2_v_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="3" slack="0"/>
<pin id="485" dir="0" index="2" bw="3" slack="0"/>
<pin id="486" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_14_mid2_v/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="not_exitcond_flatten_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="exitcond1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="3" slack="0"/>
<pin id="498" dir="0" index="1" bw="3" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="exitcond_mid_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond_mid/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="n_2_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="3" slack="0"/>
<pin id="511" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_2/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_156_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_156/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="ci_mid2_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="3" slack="0"/>
<pin id="523" dir="0" index="2" bw="3" slack="0"/>
<pin id="524" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ci_mid2/4 "/>
</bind>
</comp>

<comp id="528" class="1004" name="n_cast_mid1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="3" slack="0"/>
<pin id="530" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast_mid1/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_17_mid2_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="3" slack="0"/>
<pin id="535" dir="0" index="2" bw="3" slack="0"/>
<pin id="536" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_17_mid2/4 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_18_mid1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="3" slack="0"/>
<pin id="542" dir="0" index="1" bw="4" slack="1"/>
<pin id="543" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18_mid1/4 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_149_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="4" slack="1"/>
<pin id="548" dir="0" index="2" bw="4" slack="0"/>
<pin id="549" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_149/4 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_157_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="4" slack="0"/>
<pin id="555" dir="0" index="2" bw="4" slack="0"/>
<pin id="556" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_157/4 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_20_cast_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="3" slack="0"/>
<pin id="562" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_cast/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_166_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="9" slack="1"/>
<pin id="566" dir="0" index="1" bw="3" slack="0"/>
<pin id="567" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_166/4 "/>
</bind>
</comp>

<comp id="569" class="1004" name="indvar_flatten_op_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="6" slack="0"/>
<pin id="572" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/4 "/>
</bind>
</comp>

<comp id="575" class="1004" name="indvar_flatten_next_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="6" slack="0"/>
<pin id="578" dir="0" index="2" bw="6" slack="0"/>
<pin id="579" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/4 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_14_mid2_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="3" slack="1"/>
<pin id="585" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_mid2/5 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_16_mid2_v_v_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="3" slack="1"/>
<pin id="588" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_mid2_v_v/5 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_16_mid2_v_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="3" slack="0"/>
<pin id="591" dir="0" index="1" bw="4" slack="2"/>
<pin id="592" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16_mid2_v/5 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_16_mid2_cast_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="4" slack="0"/>
<pin id="596" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_mid2_cast/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_17_mid2_cast_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="3" slack="1"/>
<pin id="600" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_mid2_cast/5 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_19_mid2_cast_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="4" slack="1"/>
<pin id="603" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_mid2_cast/5 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_158_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="7" slack="0"/>
<pin id="606" dir="0" index="1" bw="3" slack="1"/>
<pin id="607" dir="0" index="2" bw="1" slack="0"/>
<pin id="608" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_158/5 "/>
</bind>
</comp>

<comp id="611" class="1004" name="p_shl10_cast_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="7" slack="0"/>
<pin id="613" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl10_cast/5 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_159_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="4" slack="0"/>
<pin id="617" dir="0" index="1" bw="3" slack="1"/>
<pin id="618" dir="0" index="2" bw="1" slack="0"/>
<pin id="619" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_159/5 "/>
</bind>
</comp>

<comp id="622" class="1004" name="p_shl11_cast_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="4" slack="0"/>
<pin id="624" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl11_cast/5 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_160_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="7" slack="0"/>
<pin id="628" dir="0" index="1" bw="4" slack="0"/>
<pin id="629" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_160/5 "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp_193_cast_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="0"/>
<pin id="634" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_193_cast/5 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_161_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="0"/>
<pin id="638" dir="0" index="1" bw="4" slack="0"/>
<pin id="639" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_161/5 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_162_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="9" slack="0"/>
<pin id="644" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_162/5 "/>
</bind>
</comp>

<comp id="646" class="1004" name="p_shl8_cast_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="12" slack="0"/>
<pin id="648" dir="0" index="1" bw="8" slack="0"/>
<pin id="649" dir="0" index="2" bw="1" slack="0"/>
<pin id="650" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8_cast/5 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_163_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="10" slack="0"/>
<pin id="656" dir="0" index="1" bw="9" slack="0"/>
<pin id="657" dir="0" index="2" bw="1" slack="0"/>
<pin id="658" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_163/5 "/>
</bind>
</comp>

<comp id="662" class="1004" name="p_shl9_cast_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="10" slack="0"/>
<pin id="664" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl9_cast/5 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_164_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="12" slack="0"/>
<pin id="668" dir="0" index="1" bw="10" slack="0"/>
<pin id="669" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_164/5 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_165_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="12" slack="0"/>
<pin id="674" dir="0" index="1" bw="4" slack="0"/>
<pin id="675" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_165/5 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_199_cast_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="10" slack="1"/>
<pin id="680" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_199_cast/5 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_167_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="12" slack="0"/>
<pin id="683" dir="0" index="1" bw="10" slack="1"/>
<pin id="684" dir="0" index="2" bw="1" slack="0"/>
<pin id="685" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_167/5 "/>
</bind>
</comp>

<comp id="688" class="1004" name="p_shl7_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="12" slack="0"/>
<pin id="690" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl7/5 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_168_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="10" slack="0"/>
<pin id="694" dir="0" index="1" bw="12" slack="0"/>
<pin id="695" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_168/5 "/>
</bind>
</comp>

<comp id="698" class="1004" name="tmp_169_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="13" slack="0"/>
<pin id="700" dir="0" index="1" bw="3" slack="0"/>
<pin id="701" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_169/5 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_170_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="15" slack="0"/>
<pin id="706" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_170/5 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_171_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="15" slack="0"/>
<pin id="710" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_171/5 "/>
</bind>
</comp>

<comp id="712" class="1004" name="p_shl6_cast_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="13" slack="0"/>
<pin id="714" dir="0" index="1" bw="11" slack="0"/>
<pin id="715" dir="0" index="2" bw="1" slack="0"/>
<pin id="716" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/5 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_172_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="13" slack="0"/>
<pin id="722" dir="0" index="1" bw="13" slack="0"/>
<pin id="723" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_172/5 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_173_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="13" slack="0"/>
<pin id="728" dir="0" index="1" bw="3" slack="0"/>
<pin id="729" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_173/5 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_198_cast_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="12" slack="1"/>
<pin id="734" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_198_cast/6 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tmp_205_cast_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="13" slack="1"/>
<pin id="738" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_205_cast/6 "/>
</bind>
</comp>

<comp id="740" class="1004" name="ci_2_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="3" slack="4"/>
<pin id="743" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ci_2/8 "/>
</bind>
</comp>

<comp id="745" class="1004" name="tmp_13_cast_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="4" slack="2"/>
<pin id="747" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_cast/17 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_155_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="12" slack="2"/>
<pin id="750" dir="0" index="1" bw="4" slack="0"/>
<pin id="751" dir="1" index="2" bw="12" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_155/17 "/>
</bind>
</comp>

<comp id="753" class="1004" name="w_4_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="4" slack="2"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_4/17 "/>
</bind>
</comp>

<comp id="758" class="1004" name="indvar_flatten28_op_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="3"/>
<pin id="760" dir="0" index="1" bw="1" slack="0"/>
<pin id="761" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten28_op/17 "/>
</bind>
</comp>

<comp id="764" class="1004" name="indvar_flatten_next2_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="3"/>
<pin id="766" dir="0" index="1" bw="8" slack="0"/>
<pin id="767" dir="0" index="2" bw="8" slack="0"/>
<pin id="768" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next2/17 "/>
</bind>
</comp>

<comp id="771" class="1004" name="tmp_189_cast_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="12" slack="7"/>
<pin id="773" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_189_cast/24 "/>
</bind>
</comp>

<comp id="778" class="1005" name="indvar_flatten_next3_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="11" slack="0"/>
<pin id="780" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next3 "/>
</bind>
</comp>

<comp id="783" class="1005" name="exitcond_flatten_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="1"/>
<pin id="785" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="791" class="1005" name="h_mid_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="4" slack="1"/>
<pin id="793" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h_mid "/>
</bind>
</comp>

<comp id="797" class="1005" name="tmp_mid2_v_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="5" slack="1"/>
<pin id="799" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_mid2_v "/>
</bind>
</comp>

<comp id="802" class="1005" name="tmp_mid2_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="64" slack="2"/>
<pin id="804" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_mid2 "/>
</bind>
</comp>

<comp id="807" class="1005" name="tmp_180_cast_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="10" slack="1"/>
<pin id="809" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_180_cast "/>
</bind>
</comp>

<comp id="812" class="1005" name="w_mid2_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="4" slack="1"/>
<pin id="814" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w_mid2 "/>
</bind>
</comp>

<comp id="821" class="1005" name="tmp_mid2_41_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="4" slack="1"/>
<pin id="823" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_mid2_41 "/>
</bind>
</comp>

<comp id="827" class="1005" name="tmp_154_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="12" slack="2"/>
<pin id="829" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="tmp_154 "/>
</bind>
</comp>

<comp id="832" class="1005" name="exitcond_flatten4_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="1"/>
<pin id="834" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten4 "/>
</bind>
</comp>

<comp id="836" class="1005" name="indvar_flatten_next4_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="8" slack="0"/>
<pin id="838" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next4 "/>
</bind>
</comp>

<comp id="841" class="1005" name="tmp_14_mid2_v_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="3" slack="0"/>
<pin id="843" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="tmp_14_mid2_v "/>
</bind>
</comp>

<comp id="848" class="1005" name="ci_mid2_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="3" slack="1"/>
<pin id="850" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ci_mid2 "/>
</bind>
</comp>

<comp id="855" class="1005" name="tmp_17_mid2_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="3" slack="0"/>
<pin id="857" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="tmp_17_mid2 "/>
</bind>
</comp>

<comp id="861" class="1005" name="tmp_157_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="4" slack="1"/>
<pin id="863" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_157 "/>
</bind>
</comp>

<comp id="866" class="1005" name="tmp_166_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="10" slack="1"/>
<pin id="868" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_166 "/>
</bind>
</comp>

<comp id="872" class="1005" name="indvar_flatten_next_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="6" slack="0"/>
<pin id="874" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="877" class="1005" name="tmp_165_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="12" slack="1"/>
<pin id="879" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_165 "/>
</bind>
</comp>

<comp id="882" class="1005" name="tmp_173_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="13" slack="1"/>
<pin id="884" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_173 "/>
</bind>
</comp>

<comp id="887" class="1005" name="input_addr_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="11" slack="1"/>
<pin id="889" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="892" class="1005" name="weights_addr_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="12" slack="1"/>
<pin id="894" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr "/>
</bind>
</comp>

<comp id="897" class="1005" name="weights_load_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="1"/>
<pin id="899" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_load "/>
</bind>
</comp>

<comp id="902" class="1005" name="input_load_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="1"/>
<pin id="904" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="907" class="1005" name="ci_2_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="3" slack="1"/>
<pin id="909" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ci_2 "/>
</bind>
</comp>

<comp id="912" class="1005" name="tmp_21_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="1"/>
<pin id="914" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="917" class="1005" name="sum_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="1"/>
<pin id="919" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="922" class="1005" name="bias_addr_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="4" slack="1"/>
<pin id="924" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="927" class="1005" name="tmp_155_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="12" slack="7"/>
<pin id="929" dir="1" index="1" bw="12" slack="7"/>
</pin_list>
<bind>
<opset="tmp_155 "/>
</bind>
</comp>

<comp id="932" class="1005" name="w_4_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="4" slack="1"/>
<pin id="934" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w_4 "/>
</bind>
</comp>

<comp id="937" class="1005" name="indvar_flatten_next2_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="8" slack="1"/>
<pin id="939" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten_next2 "/>
</bind>
</comp>

<comp id="942" class="1005" name="bias_load_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="1"/>
<pin id="944" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_load "/>
</bind>
</comp>

<comp id="947" class="1005" name="tmp_12_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="32" slack="1"/>
<pin id="949" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="76" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="76" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="94" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="76" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="76" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="133" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="161" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="173" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="184"><net_src comp="14" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="14" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="196" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="207"><net_src comp="12" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="30" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="46" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="30" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="48" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="252" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="263"><net_src comp="30" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="275"><net_src comp="248" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="284"><net_src comp="150" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="16" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="150" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="22" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="173" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="24" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="14" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="185" pin="4"/><net_sink comp="298" pin=2"/></net>

<net id="310"><net_src comp="157" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="26" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="306" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="318"><net_src comp="157" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="322"><net_src comp="312" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="28" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="312" pin="3"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="30" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="334"><net_src comp="323" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="32" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="312" pin="3"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="34" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="346"><net_src comp="335" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="331" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="343" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="347" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="331" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="343" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="36" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="372"><net_src comp="192" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="38" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="368" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="363" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="40" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="374" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="385" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="14" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="192" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="403"><net_src comp="374" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="380" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="398" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="405" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="357" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="420"><net_src comp="42" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="409" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="30" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="428"><net_src comp="44" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="409" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="34" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="434"><net_src comp="423" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="415" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="431" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="241" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="441" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="208" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="50" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="208" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="54" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="56" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="219" pin="4"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="230" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="58" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="479"><net_src comp="468" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="30" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="241" pin="4"/><net_sink comp="474" pin=2"/></net>

<net id="487"><net_src comp="468" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="462" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="219" pin="4"/><net_sink comp="482" pin=2"/></net>

<net id="494"><net_src comp="468" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="36" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="264" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="60" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="496" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="490" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="56" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="474" pin="3"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="502" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="468" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="525"><net_src comp="514" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="30" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="264" pin="4"/><net_sink comp="520" pin=2"/></net>

<net id="531"><net_src comp="508" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="537"><net_src comp="502" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="508" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="474" pin="3"/><net_sink comp="532" pin=2"/></net>

<net id="544"><net_src comp="528" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="550"><net_src comp="468" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="445" pin="2"/><net_sink comp="545" pin=2"/></net>

<net id="557"><net_src comp="502" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="540" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="545" pin="3"/><net_sink comp="552" pin=2"/></net>

<net id="563"><net_src comp="520" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="560" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="573"><net_src comp="62" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="230" pin="4"/><net_sink comp="569" pin=1"/></net>

<net id="580"><net_src comp="468" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="62" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="569" pin="2"/><net_sink comp="575" pin=2"/></net>

<net id="593"><net_src comp="586" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="589" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="609"><net_src comp="64" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="14" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="614"><net_src comp="604" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="620"><net_src comp="66" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="34" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="625"><net_src comp="615" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="630"><net_src comp="611" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="622" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="635"><net_src comp="626" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="640"><net_src comp="632" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="594" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="645"><net_src comp="636" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="651"><net_src comp="68" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="642" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="14" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="659"><net_src comp="44" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="636" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="661"><net_src comp="34" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="665"><net_src comp="654" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="670"><net_src comp="646" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="662" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="666" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="601" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="686"><net_src comp="70" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="72" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="691"><net_src comp="681" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="696"><net_src comp="678" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="688" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="692" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="583" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="707"><net_src comp="698" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="711"><net_src comp="698" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="717"><net_src comp="74" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="718"><net_src comp="708" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="719"><net_src comp="72" pin="0"/><net_sink comp="712" pin=2"/></net>

<net id="724"><net_src comp="704" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="712" pin="3"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="720" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="598" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="735"><net_src comp="732" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="739"><net_src comp="736" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="744"><net_src comp="56" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="752"><net_src comp="745" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="757"><net_src comp="40" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="762"><net_src comp="169" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="54" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="769"><net_src comp="54" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="770"><net_src comp="758" pin="2"/><net_sink comp="764" pin=2"/></net>

<net id="774"><net_src comp="771" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="781"><net_src comp="286" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="786"><net_src comp="292" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="788"><net_src comp="783" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="789"><net_src comp="783" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="790"><net_src comp="783" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="794"><net_src comp="298" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="796"><net_src comp="791" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="800"><net_src comp="312" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="805"><net_src comp="319" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="810"><net_src comp="353" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="815"><net_src comp="390" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="818"><net_src comp="812" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="819"><net_src comp="812" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="820"><net_src comp="812" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="824"><net_src comp="398" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="830"><net_src comp="435" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="835"><net_src comp="450" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="839"><net_src comp="456" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="844"><net_src comp="482" pin="3"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="846"><net_src comp="841" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="847"><net_src comp="841" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="851"><net_src comp="520" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="853"><net_src comp="848" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="854"><net_src comp="848" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="858"><net_src comp="532" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="860"><net_src comp="855" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="864"><net_src comp="552" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="869"><net_src comp="564" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="871"><net_src comp="866" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="875"><net_src comp="575" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="880"><net_src comp="672" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="885"><net_src comp="726" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="890"><net_src comp="94" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="895"><net_src comp="101" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="900"><net_src comp="108" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="905"><net_src comp="114" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="910"><net_src comp="740" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="915"><net_src comp="276" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="920"><net_src comp="271" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="925"><net_src comp="120" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="930"><net_src comp="748" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="935"><net_src comp="753" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="940"><net_src comp="764" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="945"><net_src comp="127" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="950"><net_src comp="271" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="140" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {24 }
 - Input state : 
	Port: convolution_3 : input_r | {6 7 }
	Port: convolution_3 : weights | {6 7 }
	Port: convolution_3 : bias | {17 18 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten3 : 1
		indvar_flatten_next3 : 1
		StgValue_34 : 2
		exitcond_flatten : 1
		h_mid : 2
	State 3
		tmp_mid2_v : 1
		tmp_mid2 : 2
		tmp : 2
		p_shl4_cast : 3
		tmp_s : 2
		p_shl5_cast : 3
		tmp_150 : 4
		tmp_180_cast : 5
		tmp_151 : 4
		exitcond3_mid : 1
		tmp_152 : 1
		w_mid2 : 1
		tmp_mid2_41 : 1
		tmp_mid2_cast : 2
		tmp_153 : 5
		p_shl_cast : 6
		tmp_148 : 6
		p_shl1_cast : 7
		tmp_154 : 8
	State 4
		n_cast : 1
		tmp_18 : 2
		exitcond_flatten4 : 1
		indvar_flatten_next4 : 1
		StgValue_73 : 2
		m_1 : 1
		exitcond_flatten1 : 1
		n_mid : 2
		tmp_14_mid2_v : 2
		not_exitcond_flatten : 2
		exitcond1 : 1
		exitcond_mid : 2
		n_2 : 3
		tmp_156 : 2
		ci_mid2 : 2
		n_cast_mid1 : 4
		tmp_17_mid2 : 2
		tmp_18_mid1 : 5
		tmp_149 : 3
		tmp_157 : 6
		tmp_20_cast : 3
		tmp_166 : 4
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 5
		tmp_16_mid2_v : 1
		tmp_16_mid2_cast : 2
		p_shl10_cast : 1
		p_shl11_cast : 1
		tmp_160 : 2
		tmp_193_cast : 3
		tmp_161 : 4
		tmp_162 : 5
		p_shl8_cast : 6
		tmp_163 : 5
		p_shl9_cast : 6
		tmp_164 : 7
		tmp_165 : 8
		p_shl7 : 1
		tmp_168 : 2
		tmp_169 : 3
		tmp_170 : 4
		tmp_171 : 4
		p_shl6_cast : 5
		tmp_172 : 6
		tmp_173 : 7
	State 6
		input_addr : 1
		weights_addr : 1
		weights_load : 2
		input_load : 2
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		empty_40 : 1
	State 17
		bias_load : 1
		tmp_155 : 1
		indvar_flatten_next2 : 1
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		output_addr : 1
		StgValue_159 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_271          |    2    |   205   |   390   |
|----------|-------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_276          |    3    |   143   |   321   |
|----------|-------------------------------|---------|---------|---------|
|          |  indvar_flatten_next3_fu_286  |    0    |    0    |    13   |
|          |          co_3_fu_306          |    0    |    0    |    15   |
|          |         tmp_151_fu_357        |    0    |    0    |    17   |
|          |           h_3_fu_380          |    0    |    0    |    13   |
|          |         tmp_153_fu_409        |    0    |    0    |    17   |
|          |         tmp_154_fu_435        |    0    |    0    |    12   |
|          |         tmp_18_fu_445         |    0    |    0    |    13   |
|          |  indvar_flatten_next4_fu_456  |    0    |    0    |    15   |
|          |           m_1_fu_462          |    0    |    0    |    12   |
|          |           n_2_fu_508          |    0    |    0    |    12   |
|          |       tmp_18_mid1_fu_540      |    0    |    0    |    13   |
|    add   |         tmp_166_fu_564        |    0    |    0    |    15   |
|          |    indvar_flatten_op_fu_569   |    0    |    0    |    15   |
|          |      tmp_16_mid2_v_fu_589     |    0    |    0    |    13   |
|          |         tmp_161_fu_636        |    0    |    0    |    15   |
|          |         tmp_165_fu_672        |    0    |    0    |    17   |
|          |         tmp_168_fu_692        |    0    |    0    |    17   |
|          |         tmp_169_fu_698        |    0    |    0    |    17   |
|          |         tmp_172_fu_720        |    0    |    0    |    17   |
|          |         tmp_173_fu_726        |    0    |    0    |    17   |
|          |          ci_2_fu_740          |    0    |    0    |    12   |
|          |         tmp_155_fu_748        |    0    |    0    |    12   |
|          |           w_4_fu_753          |    0    |    0    |    13   |
|          |   indvar_flatten28_op_fu_758  |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|          |    exitcond_flatten3_fu_280   |    0    |    0    |    13   |
|          |    exitcond_flatten_fu_292    |    0    |    0    |    11   |
|   icmp   |        exitcond_fu_368        |    0    |    0    |    9    |
|          |    exitcond_flatten4_fu_450   |    0    |    0    |    11   |
|          |    exitcond_flatten1_fu_468   |    0    |    0    |    11   |
|          |        exitcond1_fu_496       |    0    |    0    |    9    |
|----------|-------------------------------|---------|---------|---------|
|          |          h_mid_fu_298         |    0    |    0    |    4    |
|          |       tmp_mid2_v_fu_312       |    0    |    0    |    5    |
|          |         w_mid2_fu_390         |    0    |    0    |    4    |
|          |       tmp_mid2_41_fu_398      |    0    |    0    |    4    |
|          |          n_mid_fu_474         |    0    |    0    |    3    |
|  select  |      tmp_14_mid2_v_fu_482     |    0    |    0    |    3    |
|          |         ci_mid2_fu_520        |    0    |    0    |    3    |
|          |       tmp_17_mid2_fu_532      |    0    |    0    |    3    |
|          |         tmp_149_fu_545        |    0    |    0    |    4    |
|          |         tmp_157_fu_552        |    0    |    0    |    4    |
|          |   indvar_flatten_next_fu_575  |    0    |    0    |    6    |
|          |  indvar_flatten_next2_fu_764  |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_150_fu_347        |    0    |    0    |    15   |
|    sub   |         tmp_160_fu_626        |    0    |    0    |    15   |
|          |         tmp_164_fu_666        |    0    |    0    |    17   |
|----------|-------------------------------|---------|---------|---------|
|    xor   | not_exitcond_flatten_2_fu_363 |    0    |    0    |    2    |
|          |  not_exitcond_flatten_fu_490  |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    and   |      exitcond3_mid_fu_374     |    0    |    0    |    2    |
|          |      exitcond_mid_fu_502      |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    or    |         tmp_152_fu_385        |    0    |    0    |    2    |
|          |         tmp_156_fu_514        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |        tmp_mid2_fu_319        |    0    |    0    |    0    |
|          |       p_shl4_cast_fu_331      |    0    |    0    |    0    |
|          |       p_shl5_cast_fu_343      |    0    |    0    |    0    |
|          |      tmp_mid2_cast_fu_405     |    0    |    0    |    0    |
|          |       p_shl1_cast_fu_431      |    0    |    0    |    0    |
|          |         n_cast_fu_441         |    0    |    0    |    0    |
|          |       n_cast_mid1_fu_528      |    0    |    0    |    0    |
|          |       tmp_20_cast_fu_560      |    0    |    0    |    0    |
|          |       tmp_14_mid2_fu_583      |    0    |    0    |    0    |
|   zext   |     tmp_16_mid2_v_v_fu_586    |    0    |    0    |    0    |
|          |    tmp_16_mid2_cast_fu_594    |    0    |    0    |    0    |
|          |    tmp_17_mid2_cast_fu_598    |    0    |    0    |    0    |
|          |    tmp_19_mid2_cast_fu_601    |    0    |    0    |    0    |
|          |      p_shl10_cast_fu_611      |    0    |    0    |    0    |
|          |      p_shl11_cast_fu_622      |    0    |    0    |    0    |
|          |      tmp_198_cast_fu_732      |    0    |    0    |    0    |
|          |      tmp_205_cast_fu_736      |    0    |    0    |    0    |
|          |       tmp_13_cast_fu_745      |    0    |    0    |    0    |
|          |      tmp_189_cast_fu_771      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           tmp_fu_323          |    0    |    0    |    0    |
|          |          tmp_s_fu_335         |    0    |    0    |    0    |
|          |       p_shl_cast_fu_415       |    0    |    0    |    0    |
|          |         tmp_148_fu_423        |    0    |    0    |    0    |
|bitconcatenate|         tmp_158_fu_604        |    0    |    0    |    0    |
|          |         tmp_159_fu_615        |    0    |    0    |    0    |
|          |       p_shl8_cast_fu_646      |    0    |    0    |    0    |
|          |         tmp_163_fu_654        |    0    |    0    |    0    |
|          |         tmp_167_fu_681        |    0    |    0    |    0    |
|          |       p_shl6_cast_fu_712      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |      tmp_180_cast_fu_353      |    0    |    0    |    0    |
|          |      tmp_193_cast_fu_632      |    0    |    0    |    0    |
|   sext   |       p_shl9_cast_fu_662      |    0    |    0    |    0    |
|          |      tmp_199_cast_fu_678      |    0    |    0    |    0    |
|          |         p_shl7_fu_688         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_162_fu_642        |    0    |    0    |    0    |
|   trunc  |         tmp_170_fu_704        |    0    |    0    |    0    |
|          |         tmp_171_fu_708        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    5    |   348   |   1232  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      bias_addr_reg_922     |    4   |
|      bias_load_reg_942     |   32   |
|        ci_2_reg_907        |    3   |
|       ci_mid2_reg_848      |    3   |
|         ci_reg_260         |    3   |
|         co_reg_157         |    5   |
|  exitcond_flatten4_reg_832 |    1   |
|  exitcond_flatten_reg_783  |    1   |
|        h_mid_reg_791       |    4   |
|          h_reg_181         |    4   |
|   indvar_flatten2_reg_146  |   11   |
|   indvar_flatten3_reg_169  |    8   |
|   indvar_flatten4_reg_204  |    8   |
|indvar_flatten_next2_reg_937|    8   |
|indvar_flatten_next3_reg_778|   11   |
|indvar_flatten_next4_reg_836|    8   |
| indvar_flatten_next_reg_872|    6   |
|   indvar_flatten_reg_226   |    6   |
|     input_addr_reg_887     |   11   |
|     input_load_reg_902     |   32   |
|          m_reg_215         |    3   |
|          n_reg_237         |    3   |
|        sum_2_reg_248       |   32   |
|         sum_reg_917        |   32   |
|       tmp_12_reg_947       |   32   |
|    tmp_14_mid2_v_reg_841   |    3   |
|       tmp_154_reg_827      |   12   |
|       tmp_155_reg_927      |   12   |
|       tmp_157_reg_861      |    4   |
|       tmp_165_reg_877      |   12   |
|       tmp_166_reg_866      |   10   |
|       tmp_173_reg_882      |   13   |
|     tmp_17_mid2_reg_855    |    3   |
|    tmp_180_cast_reg_807    |   10   |
|       tmp_21_reg_912       |   32   |
|     tmp_mid2_41_reg_821    |    4   |
|      tmp_mid2_reg_802      |   64   |
|     tmp_mid2_v_reg_797     |    5   |
|         w_4_reg_932        |    4   |
|       w_mid2_reg_812       |    4   |
|          w_reg_192         |    4   |
|    weights_addr_reg_892    |   12   |
|    weights_load_reg_897    |   32   |
+----------------------------+--------+
|            Total           |   511  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_108    |  p0  |   2  |  12  |   24   ||    9    |
|    grp_access_fu_114    |  p0  |   2  |  11  |   22   ||    9    |
|    grp_access_fu_127    |  p0  |   2  |   4  |    8   ||    9    |
|        co_reg_157       |  p0  |   2  |   5  |   10   ||    9    |
| indvar_flatten3_reg_169 |  p0  |   2  |   8  |   16   ||    9    |
|        w_reg_192        |  p0  |   2  |   4  |    8   ||    9    |
|      sum_2_reg_248      |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_271       |  p1  |   2  |  32  |   64   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   216  ||  14.152 ||    72   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |  1232  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   72   |
|  Register |    -   |    -   |   511  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   14   |   859  |  1304  |
+-----------+--------+--------+--------+--------+
