# do program_counter_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/edocit/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:15:43 on Jul 15,2021
# vcom -reportprogress 300 -93 -work work /home/edocit/Documenti/AUGC/CPU_RISC_32/02-program_counter/program_counter_32_bit.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity PROGRAM_COUNTER_32_BIT
# -- Compiling architecture BHV of PROGRAM_COUNTER_32_BIT
# End time: 22:15:43 on Jul 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim pc_sim.program_counter_32_tb
# vsim pc_sim.program_counter_32_tb 
# Start time: 22:32:05 on Jul 15,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading pc_sim.program_counter_32_tb(bhv)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading pc_sim.program_counter_32_bit(bhv)
add wave -position end sim:/*
run
run
run
add wave -position 3 sim:/*
add wave -position end sim:/program_counter_32_tb/d_PROCESS/*
restart -f
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 22:37:44 on Jul 15,2021, Elapsed time: 0:05:39
# Errors: 0, Warnings: 0
