$date
	Sun Oct 23 09:34:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#538026
b10110 &
b10110 %
1$
b10110 !
1"
#538027
0"
#538030
b1011 &
b1011 %
#538034
b100010 &
b100010 %
#538038
b10001 &
b10001 %
#538042
b110100 &
b110100 %
#538046
b11010 &
b11010 %
#538050
b1101 &
b1101 %
#538054
b101000 &
b101000 %
#538058
b10100 &
b10100 %
#538062
b1010 &
b1010 %
#538066
b101 &
b101 %
#538070
b10000 &
b10000 %
#538074
b1000 &
b1000 %
#538078
b100 &
b100 %
#538082
b10 &
b10 %
#538086
b1 &
1#
b1 %
#538090
b0 &
b0 %
0#
0$
#1597791
b1011 !
1"
#1597794
b1011 &
b1011 %
1$
#1597795
0"
#1597798
b100010 &
b100010 %
#1597802
b10001 &
b10001 %
#1597806
b110100 &
b110100 %
#1597810
b11010 &
b11010 %
#1597814
b1101 &
b1101 %
#1597818
b101000 &
b101000 %
#1597822
b10100 &
b10100 %
#1597826
b1010 &
b1010 %
#1597830
b101 &
b101 %
#1597834
b10000 &
b10000 %
#1597838
b1000 &
b1000 %
#1597842
b100 &
b100 %
#1597846
b10 &
b10 %
#1597850
b1 &
b1 %
1#
#1597854
b0 &
0#
b0 %
0$
#2541434
b10000 &
b10000 %
1$
b10000 !
1"
#2541435
0"
#2541438
b1000 &
b1000 %
#2541442
b100 &
b100 %
#2541446
b10 &
b10 %
#2541450
b1 &
b1 %
1#
#2541454
b0 &
0#
b0 %
0$
#4500012
