Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Mar 18 11:18:47 2025
| Host         : Freddie running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  54          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (20)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.007        0.000                      0                  146        0.183        0.000                      0                  146        4.500        0.000                       0                    87  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.007        0.000                      0                  146        0.183        0.000                      0                  146        4.500        0.000                       0                    87  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.007ns  (required time - arrival time)
  Source:                 alu_manual/FSM_sequential_D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_b_q_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.807ns (23.028%)  route 2.697ns (76.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.607     5.191    alu_manual/CLK
    SLICE_X60Y76         FDRE                                         r  alu_manual/FSM_sequential_D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.478     5.669 r  alu_manual/FSM_sequential_D_states_q_reg[2]/Q
                         net (fo=8, routed)           1.089     6.758    alu_manual/D_states_q[2]
    SLICE_X60Y71         LUT3 (Prop_lut3_I1_O)        0.329     7.087 r  alu_manual/D_b_q[31]_i_1/O
                         net (fo=16, routed)          1.609     8.695    alu_manual/D_b_d[16]
    SLICE_X61Y61         FDRE                                         r  alu_manual/D_b_q_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.505    14.909    alu_manual/CLK
    SLICE_X61Y61         FDRE                                         r  alu_manual/D_b_q_reg[25]/C
                         clock pessimism              0.258    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X61Y61         FDRE (Setup_fdre_C_CE)      -0.429    14.703    alu_manual/D_b_q_reg[25]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  6.007    

Slack (MET) :             6.007ns  (required time - arrival time)
  Source:                 alu_manual/FSM_sequential_D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_b_q_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.807ns (23.028%)  route 2.697ns (76.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.607     5.191    alu_manual/CLK
    SLICE_X60Y76         FDRE                                         r  alu_manual/FSM_sequential_D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.478     5.669 r  alu_manual/FSM_sequential_D_states_q_reg[2]/Q
                         net (fo=8, routed)           1.089     6.758    alu_manual/D_states_q[2]
    SLICE_X60Y71         LUT3 (Prop_lut3_I1_O)        0.329     7.087 r  alu_manual/D_b_q[31]_i_1/O
                         net (fo=16, routed)          1.609     8.695    alu_manual/D_b_d[16]
    SLICE_X61Y61         FDRE                                         r  alu_manual/D_b_q_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.505    14.909    alu_manual/CLK
    SLICE_X61Y61         FDRE                                         r  alu_manual/D_b_q_reg[29]/C
                         clock pessimism              0.258    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X61Y61         FDRE (Setup_fdre_C_CE)      -0.429    14.703    alu_manual/D_b_q_reg[29]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  6.007    

Slack (MET) :             6.033ns  (required time - arrival time)
  Source:                 alu_manual/FSM_sequential_D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_b_q_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.807ns (23.185%)  route 2.674ns (76.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.607     5.191    alu_manual/CLK
    SLICE_X60Y76         FDRE                                         r  alu_manual/FSM_sequential_D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.478     5.669 r  alu_manual/FSM_sequential_D_states_q_reg[2]/Q
                         net (fo=8, routed)           1.089     6.758    alu_manual/D_states_q[2]
    SLICE_X60Y71         LUT3 (Prop_lut3_I1_O)        0.329     7.087 r  alu_manual/D_b_q[31]_i_1/O
                         net (fo=16, routed)          1.585     8.672    alu_manual/D_b_d[16]
    SLICE_X62Y60         FDRE                                         r  alu_manual/D_b_q_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.507    14.911    alu_manual/CLK
    SLICE_X62Y60         FDRE                                         r  alu_manual/D_b_q_reg[27]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X62Y60         FDRE (Setup_fdre_C_CE)      -0.429    14.705    alu_manual/D_b_q_reg[27]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  6.033    

Slack (MET) :             6.033ns  (required time - arrival time)
  Source:                 alu_manual/FSM_sequential_D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_b_q_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.807ns (23.185%)  route 2.674ns (76.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.607     5.191    alu_manual/CLK
    SLICE_X60Y76         FDRE                                         r  alu_manual/FSM_sequential_D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.478     5.669 r  alu_manual/FSM_sequential_D_states_q_reg[2]/Q
                         net (fo=8, routed)           1.089     6.758    alu_manual/D_states_q[2]
    SLICE_X60Y71         LUT3 (Prop_lut3_I1_O)        0.329     7.087 r  alu_manual/D_b_q[31]_i_1/O
                         net (fo=16, routed)          1.585     8.672    alu_manual/D_b_d[16]
    SLICE_X62Y60         FDRE                                         r  alu_manual/D_b_q_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.507    14.911    alu_manual/CLK
    SLICE_X62Y60         FDRE                                         r  alu_manual/D_b_q_reg[28]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X62Y60         FDRE (Setup_fdre_C_CE)      -0.429    14.705    alu_manual/D_b_q_reg[28]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  6.033    

Slack (MET) :             6.043ns  (required time - arrival time)
  Source:                 alu_manual/FSM_sequential_D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_b_q_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.807ns (23.028%)  route 2.697ns (76.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.607     5.191    alu_manual/CLK
    SLICE_X60Y76         FDRE                                         r  alu_manual/FSM_sequential_D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.478     5.669 r  alu_manual/FSM_sequential_D_states_q_reg[2]/Q
                         net (fo=8, routed)           1.089     6.758    alu_manual/D_states_q[2]
    SLICE_X60Y71         LUT3 (Prop_lut3_I1_O)        0.329     7.087 r  alu_manual/D_b_q[31]_i_1/O
                         net (fo=16, routed)          1.609     8.695    alu_manual/D_b_d[16]
    SLICE_X60Y61         FDRE                                         r  alu_manual/D_b_q_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.505    14.909    alu_manual/CLK
    SLICE_X60Y61         FDRE                                         r  alu_manual/D_b_q_reg[30]/C
                         clock pessimism              0.258    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X60Y61         FDRE (Setup_fdre_C_CE)      -0.393    14.739    alu_manual/D_b_q_reg[30]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  6.043    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 alu_manual/FSM_sequential_D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_b_q_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 0.807ns (23.078%)  route 2.690ns (76.922%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.607     5.191    alu_manual/CLK
    SLICE_X60Y76         FDRE                                         r  alu_manual/FSM_sequential_D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.478     5.669 r  alu_manual/FSM_sequential_D_states_q_reg[2]/Q
                         net (fo=8, routed)           1.089     6.758    alu_manual/D_states_q[2]
    SLICE_X60Y71         LUT3 (Prop_lut3_I1_O)        0.329     7.087 r  alu_manual/D_b_q[31]_i_1/O
                         net (fo=16, routed)          1.601     8.688    alu_manual/D_b_d[16]
    SLICE_X60Y60         FDRE                                         r  alu_manual/D_b_q_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.506    14.910    alu_manual/CLK
    SLICE_X60Y60         FDRE                                         r  alu_manual/D_b_q_reg[31]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X60Y60         FDRE (Setup_fdre_C_CE)      -0.393    14.740    alu_manual/D_b_q_reg[31]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  6.052    

Slack (MET) :             6.173ns  (required time - arrival time)
  Source:                 alu_manual/FSM_sequential_D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_b_q_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.807ns (24.162%)  route 2.533ns (75.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.607     5.191    alu_manual/CLK
    SLICE_X60Y76         FDRE                                         r  alu_manual/FSM_sequential_D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.478     5.669 r  alu_manual/FSM_sequential_D_states_q_reg[2]/Q
                         net (fo=8, routed)           1.089     6.758    alu_manual/D_states_q[2]
    SLICE_X60Y71         LUT3 (Prop_lut3_I1_O)        0.329     7.087 r  alu_manual/D_b_q[31]_i_1/O
                         net (fo=16, routed)          1.444     8.531    alu_manual/D_b_d[16]
    SLICE_X63Y61         FDRE                                         r  alu_manual/D_b_q_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.506    14.910    alu_manual/CLK
    SLICE_X63Y61         FDRE                                         r  alu_manual/D_b_q_reg[26]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X63Y61         FDRE (Setup_fdre_C_CE)      -0.429    14.704    alu_manual/D_b_q_reg[26]
  -------------------------------------------------------------------
                         required time                         14.704    
                         arrival time                          -8.531    
  -------------------------------------------------------------------
                         slack                                  6.173    

Slack (MET) :             6.256ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/FSM_sequential_D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.744ns  (logic 0.580ns (15.491%)  route 3.164ns (84.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.613     5.197    reset_cond/CLK
    SLICE_X59Y69         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDSE (Prop_fdse_C_Q)         0.456     5.653 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=67, routed)          3.164     8.817    alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/Q[0]
    SLICE_X60Y76         LUT6 (Prop_lut6_I5_O)        0.124     8.941 r  alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/FSM_sequential_D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000     8.941    alu_manual/forLoop_idx_0_1133851979[0].io_button_cond_n_1
    SLICE_X60Y76         FDRE                                         r  alu_manual/FSM_sequential_D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.493    14.897    alu_manual/CLK
    SLICE_X60Y76         FDRE                                         r  alu_manual/FSM_sequential_D_states_q_reg[1]/C
                         clock pessimism              0.258    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X60Y76         FDRE (Setup_fdre_C_D)        0.077    15.197    alu_manual/FSM_sequential_D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -8.941    
  -------------------------------------------------------------------
                         slack                                  6.256    

Slack (MET) :             6.259ns  (required time - arrival time)
  Source:                 alu_manual/FSM_sequential_D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_b_q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.805ns (25.137%)  route 2.397ns (74.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.607     5.191    alu_manual/CLK
    SLICE_X60Y76         FDRE                                         r  alu_manual/FSM_sequential_D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.478     5.669 f  alu_manual/FSM_sequential_D_states_q_reg[2]/Q
                         net (fo=8, routed)           1.099     6.768    alu_manual/D_states_q[2]
    SLICE_X60Y71         LUT3 (Prop_lut3_I2_O)        0.327     7.095 r  alu_manual/D_b_q[15]_i_1/O
                         net (fo=16, routed)          1.299     8.393    alu_manual/D_b_d[0]
    SLICE_X57Y67         FDRE                                         r  alu_manual/D_b_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.435    14.839    alu_manual/CLK
    SLICE_X57Y67         FDRE                                         r  alu_manual/D_b_q_reg[11]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X57Y67         FDRE (Setup_fdre_C_CE)      -0.409    14.653    alu_manual/D_b_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -8.393    
  -------------------------------------------------------------------
                         slack                                  6.259    

Slack (MET) :             6.259ns  (required time - arrival time)
  Source:                 alu_manual/FSM_sequential_D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/D_b_q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.805ns (25.137%)  route 2.397ns (74.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.607     5.191    alu_manual/CLK
    SLICE_X60Y76         FDRE                                         r  alu_manual/FSM_sequential_D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.478     5.669 f  alu_manual/FSM_sequential_D_states_q_reg[2]/Q
                         net (fo=8, routed)           1.099     6.768    alu_manual/D_states_q[2]
    SLICE_X60Y71         LUT3 (Prop_lut3_I2_O)        0.327     7.095 r  alu_manual/D_b_q[15]_i_1/O
                         net (fo=16, routed)          1.299     8.393    alu_manual/D_b_d[0]
    SLICE_X57Y67         FDRE                                         r  alu_manual/D_b_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.435    14.839    alu_manual/CLK
    SLICE_X57Y67         FDRE                                         r  alu_manual/D_b_q_reg[14]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X57Y67         FDRE (Setup_fdre_C_CE)      -0.409    14.653    alu_manual/D_b_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -8.393    
  -------------------------------------------------------------------
                         slack                                  6.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 alu_manual/forLoop_idx_0_1133851979[2].io_button_cond/sync/D_pipe_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/forLoop_idx_0_1133851979[2].io_button_cond/D_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.188ns (57.474%)  route 0.139ns (42.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.582     1.526    alu_manual/forLoop_idx_0_1133851979[2].io_button_cond/sync/CLK
    SLICE_X61Y77         FDRE                                         r  alu_manual/forLoop_idx_0_1133851979[2].io_button_cond/sync/D_pipe_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  alu_manual/forLoop_idx_0_1133851979[2].io_button_cond/sync/D_pipe_q_reg[1]/Q
                         net (fo=2, routed)           0.139     1.806    alu_manual/forLoop_idx_0_1133851979[2].io_button_cond/sync_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.047     1.853 r  alu_manual/forLoop_idx_0_1133851979[2].io_button_cond/D_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.853    alu_manual/forLoop_idx_0_1133851979[2].io_button_cond/D_ctr_q[0]_i_1_n_0
    SLICE_X60Y77         FDRE                                         r  alu_manual/forLoop_idx_0_1133851979[2].io_button_cond/D_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.849     2.038    alu_manual/forLoop_idx_0_1133851979[2].io_button_cond/CLK
    SLICE_X60Y77         FDRE                                         r  alu_manual/forLoop_idx_0_1133851979[2].io_button_cond/D_ctr_q_reg[0]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X60Y77         FDRE (Hold_fdre_C_D)         0.131     1.670    alu_manual/forLoop_idx_0_1133851979[2].io_button_cond/D_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/sync/D_pipe_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/D_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.582     1.526    alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/sync/CLK
    SLICE_X61Y78         FDRE                                         r  alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/sync/D_pipe_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/sync/D_pipe_q_reg[1]/Q
                         net (fo=2, routed)           0.140     1.807    alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/sync_n_0
    SLICE_X60Y78         LUT3 (Prop_lut3_I2_O)        0.046     1.853 r  alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/D_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.853    alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/D_ctr_q[0]_i_1_n_0
    SLICE_X60Y78         FDRE                                         r  alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/D_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.850     2.039    alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/CLK
    SLICE_X60Y78         FDRE                                         r  alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/D_ctr_q_reg[0]/C
                         clock pessimism             -0.501     1.539    
    SLICE_X60Y78         FDRE (Hold_fdre_C_D)         0.131     1.670    alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/D_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 alu_manual/forLoop_idx_0_1133851979[2].io_button_cond/sync/D_pipe_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/forLoop_idx_0_1133851979[2].io_button_cond/D_ctr_q_reg[-1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.582     1.526    alu_manual/forLoop_idx_0_1133851979[2].io_button_cond/sync/CLK
    SLICE_X61Y77         FDRE                                         r  alu_manual/forLoop_idx_0_1133851979[2].io_button_cond/sync/D_pipe_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  alu_manual/forLoop_idx_0_1133851979[2].io_button_cond/sync/D_pipe_q_reg[1]/Q
                         net (fo=2, routed)           0.139     1.806    alu_manual/forLoop_idx_0_1133851979[2].io_button_cond/sync_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.045     1.851 r  alu_manual/forLoop_idx_0_1133851979[2].io_button_cond/D_ctr_q[-1]_i_1/O
                         net (fo=1, routed)           0.000     1.851    alu_manual/forLoop_idx_0_1133851979[2].io_button_cond/D_ctr_q[-1]_i_1_n_0
    SLICE_X60Y77         FDRE                                         r  alu_manual/forLoop_idx_0_1133851979[2].io_button_cond/D_ctr_q_reg[-1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.849     2.038    alu_manual/forLoop_idx_0_1133851979[2].io_button_cond/CLK
    SLICE_X60Y77         FDRE                                         r  alu_manual/forLoop_idx_0_1133851979[2].io_button_cond/D_ctr_q_reg[-1]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X60Y77         FDRE (Hold_fdre_C_D)         0.121     1.660    alu_manual/forLoop_idx_0_1133851979[2].io_button_cond/D_ctr_q_reg[-1]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/sync/D_pipe_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/D_ctr_q_reg[-1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.582     1.526    alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/sync/CLK
    SLICE_X61Y78         FDRE                                         r  alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/sync/D_pipe_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/sync/D_pipe_q_reg[1]/Q
                         net (fo=2, routed)           0.140     1.807    alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/sync_n_0
    SLICE_X60Y78         LUT3 (Prop_lut3_I2_O)        0.045     1.852 r  alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/D_ctr_q[-1]_i_1/O
                         net (fo=1, routed)           0.000     1.852    alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/D_ctr_q[-1]_i_1_n_0
    SLICE_X60Y78         FDRE                                         r  alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/D_ctr_q_reg[-1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.850     2.039    alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/CLK
    SLICE_X60Y78         FDRE                                         r  alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/D_ctr_q_reg[-1]/C
                         clock pessimism             -0.501     1.539    
    SLICE_X60Y78         FDRE (Hold_fdre_C_D)         0.120     1.659    alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/D_ctr_q_reg[-1]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/D_ctr_q_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/forLoop_idx_0_147350729[0].io_button_edge/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.212ns (56.968%)  route 0.160ns (43.032%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.582     1.526    alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/CLK
    SLICE_X60Y78         FDRE                                         r  alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/D_ctr_q_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/D_ctr_q_reg[-1]/Q
                         net (fo=5, routed)           0.160     1.850    alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/D_ctr_q[-1]
    SLICE_X60Y77         LUT2 (Prop_lut2_I1_O)        0.048     1.898 r  alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/D_last_q_i_1/O
                         net (fo=1, routed)           0.000     1.898    alu_manual/forLoop_idx_0_147350729[0].io_button_edge/M_io_button_cond_out[0]
    SLICE_X60Y77         FDRE                                         r  alu_manual/forLoop_idx_0_147350729[0].io_button_edge/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.849     2.038    alu_manual/forLoop_idx_0_147350729[0].io_button_edge/CLK
    SLICE_X60Y77         FDRE                                         r  alu_manual/forLoop_idx_0_147350729[0].io_button_edge/D_last_q_reg/C
                         clock pessimism             -0.500     1.539    
    SLICE_X60Y77         FDRE (Hold_fdre_C_D)         0.133     1.672    alu_manual/forLoop_idx_0_147350729[0].io_button_edge/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 alu_manual/FSM_sequential_D_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/FSM_sequential_D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.682%)  route 0.153ns (42.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.580     1.524    alu_manual/CLK
    SLICE_X60Y76         FDRE                                         r  alu_manual/FSM_sequential_D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  alu_manual/FSM_sequential_D_states_q_reg[0]/Q
                         net (fo=8, routed)           0.153     1.841    alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/D_states_q[0]
    SLICE_X60Y76         LUT6 (Prop_lut6_I3_O)        0.045     1.886 r  alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/FSM_sequential_D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.886    alu_manual/forLoop_idx_0_1133851979[0].io_button_cond_n_1
    SLICE_X60Y76         FDRE                                         r  alu_manual/FSM_sequential_D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.846     2.036    alu_manual/CLK
    SLICE_X60Y76         FDRE                                         r  alu_manual/FSM_sequential_D_states_q_reg[1]/C
                         clock pessimism             -0.513     1.524    
    SLICE_X60Y76         FDRE (Hold_fdre_C_D)         0.120     1.644    alu_manual/FSM_sequential_D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.582     1.526    alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/sync/CLK
    SLICE_X61Y78         FDRE                                         r  alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.837    alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/sync/D_pipe_d[1]
    SLICE_X61Y78         FDRE                                         r  alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.850     2.039    alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/sync/CLK
    SLICE_X61Y78         FDRE                                         r  alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.526    
    SLICE_X61Y78         FDRE (Hold_fdre_C_D)         0.066     1.592    alu_manual/forLoop_idx_0_1133851979[0].io_button_cond/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.582     1.526    reset_cond/CLK
    SLICE_X61Y71         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDSE (Prop_fdse_C_Q)         0.141     1.667 r  reset_cond/D_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.837    reset_cond/D_stage_d[1]
    SLICE_X61Y71         FDSE                                         r  reset_cond/D_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.850     2.039    reset_cond/CLK
    SLICE_X61Y71         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.514     1.526    
    SLICE_X61Y71         FDSE (Hold_fdse_C_D)         0.066     1.592    reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 alu_manual/forLoop_idx_0_1133851979[2].io_button_cond/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/forLoop_idx_0_147350729[2].io_button_edge/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.582     1.526    alu_manual/forLoop_idx_0_1133851979[2].io_button_cond/CLK
    SLICE_X60Y77         FDRE                                         r  alu_manual/forLoop_idx_0_1133851979[2].io_button_cond/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDRE (Prop_fdre_C_Q)         0.148     1.674 r  alu_manual/forLoop_idx_0_1133851979[2].io_button_cond/D_ctr_q_reg[0]/Q
                         net (fo=4, routed)           0.122     1.796    alu_manual/forLoop_idx_0_1133851979[2].io_button_cond/D_ctr_q_reg[0]_0
    SLICE_X60Y77         LUT2 (Prop_lut2_I0_O)        0.099     1.895 r  alu_manual/forLoop_idx_0_1133851979[2].io_button_cond/D_last_q_i_1__1/O
                         net (fo=1, routed)           0.000     1.895    alu_manual/forLoop_idx_0_147350729[2].io_button_edge/M_io_button_cond_out[0]
    SLICE_X60Y77         FDRE                                         r  alu_manual/forLoop_idx_0_147350729[2].io_button_edge/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.849     2.038    alu_manual/forLoop_idx_0_147350729[2].io_button_edge/CLK
    SLICE_X60Y77         FDRE                                         r  alu_manual/forLoop_idx_0_147350729[2].io_button_edge/D_last_q_reg/C
                         clock pessimism             -0.513     1.526    
    SLICE_X60Y77         FDRE (Hold_fdre_C_D)         0.121     1.647    alu_manual/forLoop_idx_0_147350729[2].io_button_edge/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 alu_manual/forLoop_idx_0_1133851979[1].io_button_cond/sync/D_pipe_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_manual/forLoop_idx_0_1133851979[1].io_button_cond/D_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.354%)  route 0.224ns (54.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.582     1.526    alu_manual/forLoop_idx_0_1133851979[1].io_button_cond/sync/CLK
    SLICE_X61Y78         FDRE                                         r  alu_manual/forLoop_idx_0_1133851979[1].io_button_cond/sync/D_pipe_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  alu_manual/forLoop_idx_0_1133851979[1].io_button_cond/sync/D_pipe_q_reg[1]/Q
                         net (fo=2, routed)           0.224     1.891    alu_manual/forLoop_idx_0_1133851979[1].io_button_cond/sync_n_0
    SLICE_X60Y78         LUT3 (Prop_lut3_I2_O)        0.045     1.936 r  alu_manual/forLoop_idx_0_1133851979[1].io_button_cond/D_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.936    alu_manual/forLoop_idx_0_1133851979[1].io_button_cond/D_ctr_q[0]_i_1_n_0
    SLICE_X60Y78         FDRE                                         r  alu_manual/forLoop_idx_0_1133851979[1].io_button_cond/D_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.850     2.039    alu_manual/forLoop_idx_0_1133851979[1].io_button_cond/CLK
    SLICE_X60Y78         FDRE                                         r  alu_manual/forLoop_idx_0_1133851979[1].io_button_cond/D_ctr_q_reg[0]/C
                         clock pessimism             -0.501     1.539    
    SLICE_X60Y78         FDRE (Hold_fdre_C_D)         0.131     1.670    alu_manual/forLoop_idx_0_1133851979[1].io_button_cond/D_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y67   alu_manual/D_a_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y73   alu_manual/D_a_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y72   alu_manual/D_a_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y72   alu_manual/D_a_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y73   alu_manual/D_a_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y67   alu_manual/D_a_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y67   alu_manual/D_a_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y67   alu_manual/D_a_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y67   alu_manual/D_a_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67   alu_manual/D_a_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67   alu_manual/D_a_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   alu_manual/D_a_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   alu_manual/D_a_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y72   alu_manual/D_a_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y72   alu_manual/D_a_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y72   alu_manual/D_a_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y72   alu_manual/D_a_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   alu_manual/D_a_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   alu_manual/D_a_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67   alu_manual/D_a_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67   alu_manual/D_a_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   alu_manual/D_a_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   alu_manual/D_a_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y72   alu_manual/D_a_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y72   alu_manual/D_a_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y72   alu_manual/D_a_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y72   alu_manual/D_a_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   alu_manual/D_a_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   alu_manual/D_a_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.508ns  (logic 7.355ns (30.011%)  route 17.153ns (69.989%))
  Logic Levels:           21  (IBUF=1 LUT4=3 LUT5=2 LUT6=14 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  led_OBUF[5]_inst_i_5/O
                         net (fo=149, routed)         3.140     4.626    alu_manual/led[5]
    SLICE_X52Y63         LUT5 (Prop_lut5_I1_O)        0.124     4.750 r  alu_manual/led_OBUF[3]_inst_i_13/O
                         net (fo=3, routed)           0.184     4.934    alu_manual/led_OBUF[3]_inst_i_13_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I0_O)        0.124     5.058 r  alu_manual/led_OBUF[6]_inst_i_21/O
                         net (fo=3, routed)           0.314     5.372    alu_manual/led_OBUF[6]_inst_i_21_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  alu_manual/led_OBUF[6]_inst_i_10/O
                         net (fo=2, routed)           0.483     5.979    alu_manual/led_OBUF[6]_inst_i_10_n_0
    SLICE_X52Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.103 r  alu_manual/led_OBUF[7]_inst_i_12/O
                         net (fo=3, routed)           0.821     6.924    alu_manual/led_OBUF[7]_inst_i_12_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I3_O)        0.124     7.048 r  alu_manual/io_led[0][4]_INST_0_i_17/O
                         net (fo=3, routed)           0.768     7.816    alu_manual/io_led[0][4]_INST_0_i_17_n_0
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.940 r  alu_manual/io_led[0][4]_INST_0_i_8/O
                         net (fo=3, routed)           0.737     8.678    alu_manual/io_led[0][4]_INST_0_i_8_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.802 r  alu_manual/io_led[0][6]_INST_0_i_7/O
                         net (fo=3, routed)           0.704     9.506    alu_manual/io_led[0][6]_INST_0_i_7_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.630 r  alu_manual/io_led[1][0]_INST_0_i_9/O
                         net (fo=3, routed)           0.477    10.107    alu_manual/io_led[1][0]_INST_0_i_9_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.231 r  alu_manual/io_led[1][2]_INST_0_i_10/O
                         net (fo=3, routed)           0.512    10.742    alu_manual/io_led[1][2]_INST_0_i_10_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.866 r  alu_manual/io_led[1][3]_INST_0_i_7/O
                         net (fo=3, routed)           0.589    11.456    alu_manual/io_led[1][3]_INST_0_i_7_n_0
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.124    11.580 r  alu_manual/io_led[1][6]_INST_0_i_8/O
                         net (fo=3, routed)           0.941    12.520    alu_manual/io_led[1][6]_INST_0_i_8_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I0_O)        0.124    12.644 r  alu_manual/io_led[2][0]_INST_0_i_7/O
                         net (fo=3, routed)           0.600    13.245    alu_manual/io_led[2][0]_INST_0_i_7_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I0_O)        0.124    13.369 r  alu_manual/io_led[2][2]_INST_0_i_8/O
                         net (fo=3, routed)           0.660    14.029    alu_manual/io_led[2][2]_INST_0_i_8_n_0
    SLICE_X60Y61         LUT6 (Prop_lut6_I0_O)        0.124    14.153 r  alu_manual/io_led[2][4]_INST_0_i_7/O
                         net (fo=3, routed)           0.321    14.474    alu_manual/io_led[2][4]_INST_0_i_7_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.124    14.598 r  alu_manual/io_led[2][6]_INST_0_i_8/O
                         net (fo=3, routed)           0.596    15.194    alu_manual/io_led[2][6]_INST_0_i_8_n_0
    SLICE_X61Y58         LUT4 (Prop_lut4_I0_O)        0.124    15.318 f  alu_manual/io_led[2][5]_INST_0_i_4/O
                         net (fo=2, routed)           1.109    16.427    alu_manual/io_led[2][5]_INST_0_i_4_n_0
    SLICE_X62Y60         LUT5 (Prop_lut5_I4_O)        0.124    16.551 r  alu_manual/led_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.303    16.854    alu_manual/led_OBUF[0]_inst_i_5_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.124    16.978 r  alu_manual/led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.642    17.620    alu_manual/led_OBUF[0]_inst_i_2_n_0
    SLICE_X59Y59         LUT4 (Prop_lut4_I2_O)        0.124    17.744 r  alu_manual/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.251    20.995    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         3.513    24.508 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    24.508    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.080ns  (logic 7.480ns (32.407%)  route 15.600ns (67.593%))
  Logic Levels:           20  (IBUF=1 LUT4=2 LUT5=1 LUT6=15 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  led_OBUF[5]_inst_i_5/O
                         net (fo=149, routed)         3.140     4.626    alu_manual/led[5]
    SLICE_X52Y63         LUT5 (Prop_lut5_I1_O)        0.124     4.750 r  alu_manual/led_OBUF[3]_inst_i_13/O
                         net (fo=3, routed)           0.184     4.934    alu_manual/led_OBUF[3]_inst_i_13_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I0_O)        0.124     5.058 r  alu_manual/led_OBUF[6]_inst_i_21/O
                         net (fo=3, routed)           0.314     5.372    alu_manual/led_OBUF[6]_inst_i_21_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  alu_manual/led_OBUF[6]_inst_i_10/O
                         net (fo=2, routed)           0.483     5.979    alu_manual/led_OBUF[6]_inst_i_10_n_0
    SLICE_X52Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.103 r  alu_manual/led_OBUF[7]_inst_i_12/O
                         net (fo=3, routed)           0.821     6.924    alu_manual/led_OBUF[7]_inst_i_12_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I3_O)        0.124     7.048 r  alu_manual/io_led[0][4]_INST_0_i_17/O
                         net (fo=3, routed)           0.768     7.816    alu_manual/io_led[0][4]_INST_0_i_17_n_0
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.940 r  alu_manual/io_led[0][4]_INST_0_i_8/O
                         net (fo=3, routed)           0.737     8.678    alu_manual/io_led[0][4]_INST_0_i_8_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.802 r  alu_manual/io_led[0][6]_INST_0_i_7/O
                         net (fo=3, routed)           0.704     9.506    alu_manual/io_led[0][6]_INST_0_i_7_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.630 r  alu_manual/io_led[1][0]_INST_0_i_9/O
                         net (fo=3, routed)           0.477    10.107    alu_manual/io_led[1][0]_INST_0_i_9_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.231 r  alu_manual/io_led[1][2]_INST_0_i_10/O
                         net (fo=3, routed)           0.512    10.742    alu_manual/io_led[1][2]_INST_0_i_10_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.866 r  alu_manual/io_led[1][3]_INST_0_i_7/O
                         net (fo=3, routed)           0.589    11.456    alu_manual/io_led[1][3]_INST_0_i_7_n_0
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.124    11.580 r  alu_manual/io_led[1][6]_INST_0_i_8/O
                         net (fo=3, routed)           0.941    12.520    alu_manual/io_led[1][6]_INST_0_i_8_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I0_O)        0.124    12.644 r  alu_manual/io_led[2][0]_INST_0_i_7/O
                         net (fo=3, routed)           0.600    13.245    alu_manual/io_led[2][0]_INST_0_i_7_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I0_O)        0.124    13.369 r  alu_manual/io_led[2][2]_INST_0_i_8/O
                         net (fo=3, routed)           0.660    14.029    alu_manual/io_led[2][2]_INST_0_i_8_n_0
    SLICE_X60Y61         LUT6 (Prop_lut6_I0_O)        0.124    14.153 r  alu_manual/io_led[2][4]_INST_0_i_7/O
                         net (fo=3, routed)           0.321    14.474    alu_manual/io_led[2][4]_INST_0_i_7_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.124    14.598 r  alu_manual/io_led[2][6]_INST_0_i_8/O
                         net (fo=3, routed)           1.002    15.599    alu_manual/io_led[2][6]_INST_0_i_8_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I0_O)        0.124    15.723 r  alu_manual/led_OBUF[0]_inst_i_4/O
                         net (fo=2, routed)           0.806    16.529    alu_manual/led_OBUF[0]_inst_i_4_n_0
    SLICE_X61Y60         LUT4 (Prop_lut4_I2_O)        0.152    16.681 r  alu_manual/io_led[2][7]_INST_0_i_4/O
                         net (fo=1, routed)           0.652    17.333    alu_manual/io_led[2][7]_INST_0_i_4_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I4_O)        0.326    17.659 r  alu_manual/io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           1.890    19.549    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         3.531    23.080 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000    23.080    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.415ns  (logic 7.004ns (32.706%)  route 14.411ns (67.294%))
  Logic Levels:           18  (IBUF=1 LUT4=1 LUT5=1 LUT6=14 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  led_OBUF[5]_inst_i_5/O
                         net (fo=149, routed)         3.140     4.626    alu_manual/led[5]
    SLICE_X52Y63         LUT5 (Prop_lut5_I1_O)        0.124     4.750 r  alu_manual/led_OBUF[3]_inst_i_13/O
                         net (fo=3, routed)           0.184     4.934    alu_manual/led_OBUF[3]_inst_i_13_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I0_O)        0.124     5.058 r  alu_manual/led_OBUF[6]_inst_i_21/O
                         net (fo=3, routed)           0.314     5.372    alu_manual/led_OBUF[6]_inst_i_21_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  alu_manual/led_OBUF[6]_inst_i_10/O
                         net (fo=2, routed)           0.483     5.979    alu_manual/led_OBUF[6]_inst_i_10_n_0
    SLICE_X52Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.103 r  alu_manual/led_OBUF[7]_inst_i_12/O
                         net (fo=3, routed)           0.821     6.924    alu_manual/led_OBUF[7]_inst_i_12_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I3_O)        0.124     7.048 r  alu_manual/io_led[0][4]_INST_0_i_17/O
                         net (fo=3, routed)           0.768     7.816    alu_manual/io_led[0][4]_INST_0_i_17_n_0
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.940 r  alu_manual/io_led[0][4]_INST_0_i_8/O
                         net (fo=3, routed)           0.737     8.678    alu_manual/io_led[0][4]_INST_0_i_8_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.802 r  alu_manual/io_led[0][6]_INST_0_i_7/O
                         net (fo=3, routed)           0.704     9.506    alu_manual/io_led[0][6]_INST_0_i_7_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.630 r  alu_manual/io_led[1][0]_INST_0_i_9/O
                         net (fo=3, routed)           0.477    10.107    alu_manual/io_led[1][0]_INST_0_i_9_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.231 r  alu_manual/io_led[1][2]_INST_0_i_10/O
                         net (fo=3, routed)           0.512    10.742    alu_manual/io_led[1][2]_INST_0_i_10_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.866 r  alu_manual/io_led[1][3]_INST_0_i_7/O
                         net (fo=3, routed)           0.589    11.456    alu_manual/io_led[1][3]_INST_0_i_7_n_0
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.124    11.580 r  alu_manual/io_led[1][6]_INST_0_i_8/O
                         net (fo=3, routed)           0.941    12.520    alu_manual/io_led[1][6]_INST_0_i_8_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I0_O)        0.124    12.644 r  alu_manual/io_led[2][0]_INST_0_i_7/O
                         net (fo=3, routed)           0.600    13.245    alu_manual/io_led[2][0]_INST_0_i_7_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I0_O)        0.124    13.369 r  alu_manual/io_led[2][2]_INST_0_i_8/O
                         net (fo=3, routed)           0.660    14.029    alu_manual/io_led[2][2]_INST_0_i_8_n_0
    SLICE_X60Y61         LUT6 (Prop_lut6_I0_O)        0.124    14.153 r  alu_manual/io_led[2][4]_INST_0_i_7/O
                         net (fo=3, routed)           0.800    14.953    alu_manual/io_led[2][4]_INST_0_i_7_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I2_O)        0.124    15.077 r  alu_manual/io_led[2][4]_INST_0_i_3/O
                         net (fo=2, routed)           0.982    16.059    alu_manual/io_led[2][4]_INST_0_i_3_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I4_O)        0.124    16.183 r  alu_manual/io_led[2][4]_INST_0_i_1/O
                         net (fo=1, routed)           1.698    17.881    io_led[2]_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         3.534    21.415 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000    21.415    io_led[2][4]
    K1                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.354ns  (logic 7.123ns (33.358%)  route 14.231ns (66.642%))
  Logic Levels:           19  (IBUF=1 LUT4=1 LUT5=1 LUT6=15 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  led_OBUF[5]_inst_i_5/O
                         net (fo=149, routed)         3.140     4.626    alu_manual/led[5]
    SLICE_X52Y63         LUT5 (Prop_lut5_I1_O)        0.124     4.750 r  alu_manual/led_OBUF[3]_inst_i_13/O
                         net (fo=3, routed)           0.184     4.934    alu_manual/led_OBUF[3]_inst_i_13_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I0_O)        0.124     5.058 r  alu_manual/led_OBUF[6]_inst_i_21/O
                         net (fo=3, routed)           0.314     5.372    alu_manual/led_OBUF[6]_inst_i_21_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  alu_manual/led_OBUF[6]_inst_i_10/O
                         net (fo=2, routed)           0.483     5.979    alu_manual/led_OBUF[6]_inst_i_10_n_0
    SLICE_X52Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.103 r  alu_manual/led_OBUF[7]_inst_i_12/O
                         net (fo=3, routed)           0.821     6.924    alu_manual/led_OBUF[7]_inst_i_12_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I3_O)        0.124     7.048 r  alu_manual/io_led[0][4]_INST_0_i_17/O
                         net (fo=3, routed)           0.768     7.816    alu_manual/io_led[0][4]_INST_0_i_17_n_0
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.940 r  alu_manual/io_led[0][4]_INST_0_i_8/O
                         net (fo=3, routed)           0.737     8.678    alu_manual/io_led[0][4]_INST_0_i_8_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.802 r  alu_manual/io_led[0][6]_INST_0_i_7/O
                         net (fo=3, routed)           0.704     9.506    alu_manual/io_led[0][6]_INST_0_i_7_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.630 r  alu_manual/io_led[1][0]_INST_0_i_9/O
                         net (fo=3, routed)           0.477    10.107    alu_manual/io_led[1][0]_INST_0_i_9_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.231 r  alu_manual/io_led[1][2]_INST_0_i_10/O
                         net (fo=3, routed)           0.512    10.742    alu_manual/io_led[1][2]_INST_0_i_10_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.866 r  alu_manual/io_led[1][3]_INST_0_i_7/O
                         net (fo=3, routed)           0.589    11.456    alu_manual/io_led[1][3]_INST_0_i_7_n_0
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.124    11.580 r  alu_manual/io_led[1][6]_INST_0_i_8/O
                         net (fo=3, routed)           0.941    12.520    alu_manual/io_led[1][6]_INST_0_i_8_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I0_O)        0.124    12.644 r  alu_manual/io_led[2][0]_INST_0_i_7/O
                         net (fo=3, routed)           0.600    13.245    alu_manual/io_led[2][0]_INST_0_i_7_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I0_O)        0.124    13.369 r  alu_manual/io_led[2][2]_INST_0_i_8/O
                         net (fo=3, routed)           0.660    14.029    alu_manual/io_led[2][2]_INST_0_i_8_n_0
    SLICE_X60Y61         LUT6 (Prop_lut6_I0_O)        0.124    14.153 r  alu_manual/io_led[2][4]_INST_0_i_7/O
                         net (fo=3, routed)           0.321    14.474    alu_manual/io_led[2][4]_INST_0_i_7_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.124    14.598 r  alu_manual/io_led[2][6]_INST_0_i_8/O
                         net (fo=3, routed)           0.821    15.419    alu_manual/io_led[2][6]_INST_0_i_8_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I2_O)        0.124    15.543 r  alu_manual/io_led[2][6]_INST_0_i_4/O
                         net (fo=2, routed)           0.449    15.992    alu_manual/io_led[2][6]_INST_0_i_4_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I4_O)        0.124    16.116 r  alu_manual/io_led[2][6]_INST_0_i_1/O
                         net (fo=1, routed)           1.709    17.825    io_led[2]_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         3.529    21.354 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000    21.354    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.342ns  (logic 7.123ns (33.375%)  route 14.219ns (66.624%))
  Logic Levels:           19  (IBUF=1 LUT4=2 LUT5=1 LUT6=14 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  led_OBUF[5]_inst_i_5/O
                         net (fo=149, routed)         3.140     4.626    alu_manual/led[5]
    SLICE_X52Y63         LUT5 (Prop_lut5_I1_O)        0.124     4.750 r  alu_manual/led_OBUF[3]_inst_i_13/O
                         net (fo=3, routed)           0.184     4.934    alu_manual/led_OBUF[3]_inst_i_13_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I0_O)        0.124     5.058 r  alu_manual/led_OBUF[6]_inst_i_21/O
                         net (fo=3, routed)           0.314     5.372    alu_manual/led_OBUF[6]_inst_i_21_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  alu_manual/led_OBUF[6]_inst_i_10/O
                         net (fo=2, routed)           0.483     5.979    alu_manual/led_OBUF[6]_inst_i_10_n_0
    SLICE_X52Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.103 r  alu_manual/led_OBUF[7]_inst_i_12/O
                         net (fo=3, routed)           0.821     6.924    alu_manual/led_OBUF[7]_inst_i_12_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I3_O)        0.124     7.048 r  alu_manual/io_led[0][4]_INST_0_i_17/O
                         net (fo=3, routed)           0.768     7.816    alu_manual/io_led[0][4]_INST_0_i_17_n_0
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.940 r  alu_manual/io_led[0][4]_INST_0_i_8/O
                         net (fo=3, routed)           0.737     8.678    alu_manual/io_led[0][4]_INST_0_i_8_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.802 r  alu_manual/io_led[0][6]_INST_0_i_7/O
                         net (fo=3, routed)           0.704     9.506    alu_manual/io_led[0][6]_INST_0_i_7_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.630 r  alu_manual/io_led[1][0]_INST_0_i_9/O
                         net (fo=3, routed)           0.477    10.107    alu_manual/io_led[1][0]_INST_0_i_9_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.231 r  alu_manual/io_led[1][2]_INST_0_i_10/O
                         net (fo=3, routed)           0.512    10.742    alu_manual/io_led[1][2]_INST_0_i_10_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.866 r  alu_manual/io_led[1][3]_INST_0_i_7/O
                         net (fo=3, routed)           0.589    11.456    alu_manual/io_led[1][3]_INST_0_i_7_n_0
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.124    11.580 r  alu_manual/io_led[1][6]_INST_0_i_8/O
                         net (fo=3, routed)           0.941    12.520    alu_manual/io_led[1][6]_INST_0_i_8_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I0_O)        0.124    12.644 r  alu_manual/io_led[2][0]_INST_0_i_7/O
                         net (fo=3, routed)           0.600    13.245    alu_manual/io_led[2][0]_INST_0_i_7_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I0_O)        0.124    13.369 r  alu_manual/io_led[2][2]_INST_0_i_8/O
                         net (fo=3, routed)           0.660    14.029    alu_manual/io_led[2][2]_INST_0_i_8_n_0
    SLICE_X60Y61         LUT6 (Prop_lut6_I0_O)        0.124    14.153 r  alu_manual/io_led[2][4]_INST_0_i_7/O
                         net (fo=3, routed)           0.321    14.474    alu_manual/io_led[2][4]_INST_0_i_7_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.124    14.598 r  alu_manual/io_led[2][6]_INST_0_i_8/O
                         net (fo=3, routed)           0.596    15.194    alu_manual/io_led[2][6]_INST_0_i_8_n_0
    SLICE_X61Y58         LUT4 (Prop_lut4_I0_O)        0.124    15.318 r  alu_manual/io_led[2][5]_INST_0_i_4/O
                         net (fo=2, routed)           0.654    15.972    alu_manual/io_led[2][5]_INST_0_i_4_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I4_O)        0.124    16.096 r  alu_manual/io_led[2][5]_INST_0_i_1/O
                         net (fo=1, routed)           1.717    17.813    io_led[2]_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         3.529    21.342 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000    21.342    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.230ns  (logic 6.993ns (32.936%)  route 14.238ns (67.064%))
  Logic Levels:           18  (IBUF=1 LUT4=2 LUT5=1 LUT6=13 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  led_OBUF[5]_inst_i_5/O
                         net (fo=149, routed)         3.140     4.626    alu_manual/led[5]
    SLICE_X52Y63         LUT5 (Prop_lut5_I1_O)        0.124     4.750 r  alu_manual/led_OBUF[3]_inst_i_13/O
                         net (fo=3, routed)           0.184     4.934    alu_manual/led_OBUF[3]_inst_i_13_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I0_O)        0.124     5.058 r  alu_manual/led_OBUF[6]_inst_i_21/O
                         net (fo=3, routed)           0.314     5.372    alu_manual/led_OBUF[6]_inst_i_21_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  alu_manual/led_OBUF[6]_inst_i_10/O
                         net (fo=2, routed)           0.483     5.979    alu_manual/led_OBUF[6]_inst_i_10_n_0
    SLICE_X52Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.103 r  alu_manual/led_OBUF[7]_inst_i_12/O
                         net (fo=3, routed)           0.821     6.924    alu_manual/led_OBUF[7]_inst_i_12_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I3_O)        0.124     7.048 r  alu_manual/io_led[0][4]_INST_0_i_17/O
                         net (fo=3, routed)           0.768     7.816    alu_manual/io_led[0][4]_INST_0_i_17_n_0
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.940 r  alu_manual/io_led[0][4]_INST_0_i_8/O
                         net (fo=3, routed)           0.737     8.678    alu_manual/io_led[0][4]_INST_0_i_8_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.802 r  alu_manual/io_led[0][6]_INST_0_i_7/O
                         net (fo=3, routed)           0.704     9.506    alu_manual/io_led[0][6]_INST_0_i_7_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.630 r  alu_manual/io_led[1][0]_INST_0_i_9/O
                         net (fo=3, routed)           0.477    10.107    alu_manual/io_led[1][0]_INST_0_i_9_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.231 r  alu_manual/io_led[1][2]_INST_0_i_10/O
                         net (fo=3, routed)           0.512    10.742    alu_manual/io_led[1][2]_INST_0_i_10_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.866 r  alu_manual/io_led[1][3]_INST_0_i_7/O
                         net (fo=3, routed)           0.589    11.456    alu_manual/io_led[1][3]_INST_0_i_7_n_0
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.124    11.580 r  alu_manual/io_led[1][6]_INST_0_i_8/O
                         net (fo=3, routed)           0.941    12.520    alu_manual/io_led[1][6]_INST_0_i_8_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I0_O)        0.124    12.644 r  alu_manual/io_led[2][0]_INST_0_i_7/O
                         net (fo=3, routed)           0.600    13.245    alu_manual/io_led[2][0]_INST_0_i_7_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I0_O)        0.124    13.369 r  alu_manual/io_led[2][2]_INST_0_i_8/O
                         net (fo=3, routed)           0.660    14.029    alu_manual/io_led[2][2]_INST_0_i_8_n_0
    SLICE_X60Y61         LUT6 (Prop_lut6_I0_O)        0.124    14.153 r  alu_manual/io_led[2][4]_INST_0_i_7/O
                         net (fo=3, routed)           0.828    14.981    alu_manual/io_led[2][4]_INST_0_i_7_n_0
    SLICE_X60Y60         LUT4 (Prop_lut4_I0_O)        0.124    15.105 r  alu_manual/io_led[2][3]_INST_0_i_4/O
                         net (fo=2, routed)           0.794    15.899    alu_manual/io_led[2][3]_INST_0_i_4_n_0
    SLICE_X61Y59         LUT6 (Prop_lut6_I4_O)        0.124    16.023 r  alu_manual/io_led[2][3]_INST_0_i_1/O
                         net (fo=1, routed)           1.685    17.708    io_led[2]_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         3.522    21.230 r  io_led[2][3]_INST_0/O
                         net (fo=0)                   0.000    21.230    io_led[2][3]
    H1                                                                r  io_led[2][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.477ns  (logic 6.868ns (33.539%)  route 13.609ns (66.461%))
  Logic Levels:           17  (IBUF=1 LUT4=1 LUT5=1 LUT6=13 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  led_OBUF[5]_inst_i_5/O
                         net (fo=149, routed)         3.140     4.626    alu_manual/led[5]
    SLICE_X52Y63         LUT5 (Prop_lut5_I1_O)        0.124     4.750 r  alu_manual/led_OBUF[3]_inst_i_13/O
                         net (fo=3, routed)           0.184     4.934    alu_manual/led_OBUF[3]_inst_i_13_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I0_O)        0.124     5.058 r  alu_manual/led_OBUF[6]_inst_i_21/O
                         net (fo=3, routed)           0.314     5.372    alu_manual/led_OBUF[6]_inst_i_21_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  alu_manual/led_OBUF[6]_inst_i_10/O
                         net (fo=2, routed)           0.483     5.979    alu_manual/led_OBUF[6]_inst_i_10_n_0
    SLICE_X52Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.103 r  alu_manual/led_OBUF[7]_inst_i_12/O
                         net (fo=3, routed)           0.821     6.924    alu_manual/led_OBUF[7]_inst_i_12_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I3_O)        0.124     7.048 r  alu_manual/io_led[0][4]_INST_0_i_17/O
                         net (fo=3, routed)           0.768     7.816    alu_manual/io_led[0][4]_INST_0_i_17_n_0
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.940 r  alu_manual/io_led[0][4]_INST_0_i_8/O
                         net (fo=3, routed)           0.737     8.678    alu_manual/io_led[0][4]_INST_0_i_8_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.802 r  alu_manual/io_led[0][6]_INST_0_i_7/O
                         net (fo=3, routed)           0.704     9.506    alu_manual/io_led[0][6]_INST_0_i_7_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.630 r  alu_manual/io_led[1][0]_INST_0_i_9/O
                         net (fo=3, routed)           0.477    10.107    alu_manual/io_led[1][0]_INST_0_i_9_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.231 r  alu_manual/io_led[1][2]_INST_0_i_10/O
                         net (fo=3, routed)           0.512    10.742    alu_manual/io_led[1][2]_INST_0_i_10_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.866 r  alu_manual/io_led[1][3]_INST_0_i_7/O
                         net (fo=3, routed)           0.589    11.456    alu_manual/io_led[1][3]_INST_0_i_7_n_0
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.124    11.580 r  alu_manual/io_led[1][6]_INST_0_i_8/O
                         net (fo=3, routed)           0.941    12.520    alu_manual/io_led[1][6]_INST_0_i_8_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I0_O)        0.124    12.644 r  alu_manual/io_led[2][0]_INST_0_i_7/O
                         net (fo=3, routed)           0.600    13.245    alu_manual/io_led[2][0]_INST_0_i_7_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I0_O)        0.124    13.369 r  alu_manual/io_led[2][2]_INST_0_i_8/O
                         net (fo=3, routed)           1.048    14.417    alu_manual/io_led[2][2]_INST_0_i_8_n_0
    SLICE_X60Y61         LUT6 (Prop_lut6_I2_O)        0.124    14.541 r  alu_manual/io_led[2][2]_INST_0_i_4/O
                         net (fo=2, routed)           0.605    15.146    alu_manual/io_led[2][2]_INST_0_i_4_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.124    15.270 r  alu_manual/io_led[2][2]_INST_0_i_1/O
                         net (fo=1, routed)           1.685    16.955    io_led[2]_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         3.521    20.477 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000    20.477    io_led[2][2]
    H2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.349ns  (logic 6.951ns (34.158%)  route 13.398ns (65.842%))
  Logic Levels:           16  (IBUF=1 LUT4=2 LUT5=1 LUT6=11 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  led_OBUF[5]_inst_i_5/O
                         net (fo=149, routed)         3.140     4.626    alu_manual/led[5]
    SLICE_X52Y63         LUT5 (Prop_lut5_I1_O)        0.124     4.750 r  alu_manual/led_OBUF[3]_inst_i_13/O
                         net (fo=3, routed)           0.184     4.934    alu_manual/led_OBUF[3]_inst_i_13_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I0_O)        0.124     5.058 r  alu_manual/led_OBUF[6]_inst_i_21/O
                         net (fo=3, routed)           0.314     5.372    alu_manual/led_OBUF[6]_inst_i_21_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  alu_manual/led_OBUF[6]_inst_i_10/O
                         net (fo=2, routed)           0.483     5.979    alu_manual/led_OBUF[6]_inst_i_10_n_0
    SLICE_X52Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.103 r  alu_manual/led_OBUF[7]_inst_i_12/O
                         net (fo=3, routed)           0.821     6.924    alu_manual/led_OBUF[7]_inst_i_12_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I3_O)        0.124     7.048 r  alu_manual/io_led[0][4]_INST_0_i_17/O
                         net (fo=3, routed)           0.768     7.816    alu_manual/io_led[0][4]_INST_0_i_17_n_0
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.940 r  alu_manual/io_led[0][4]_INST_0_i_8/O
                         net (fo=3, routed)           0.737     8.678    alu_manual/io_led[0][4]_INST_0_i_8_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.802 r  alu_manual/io_led[0][6]_INST_0_i_7/O
                         net (fo=3, routed)           0.704     9.506    alu_manual/io_led[0][6]_INST_0_i_7_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.630 r  alu_manual/io_led[1][0]_INST_0_i_9/O
                         net (fo=3, routed)           0.477    10.107    alu_manual/io_led[1][0]_INST_0_i_9_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.231 r  alu_manual/io_led[1][2]_INST_0_i_10/O
                         net (fo=3, routed)           0.512    10.742    alu_manual/io_led[1][2]_INST_0_i_10_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.866 r  alu_manual/io_led[1][3]_INST_0_i_7/O
                         net (fo=3, routed)           0.589    11.456    alu_manual/io_led[1][3]_INST_0_i_7_n_0
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.124    11.580 r  alu_manual/io_led[1][6]_INST_0_i_8/O
                         net (fo=3, routed)           0.941    12.520    alu_manual/io_led[1][6]_INST_0_i_8_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I0_O)        0.124    12.644 r  alu_manual/io_led[2][0]_INST_0_i_7/O
                         net (fo=3, routed)           0.818    13.463    alu_manual/io_led[2][0]_INST_0_i_7_n_0
    SLICE_X60Y63         LUT4 (Prop_lut4_I0_O)        0.148    13.611 r  alu_manual/io_led[1][7]_INST_0_i_4/O
                         net (fo=2, routed)           0.812    14.423    alu_manual/io_led[1][7]_INST_0_i_4_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I4_O)        0.328    14.751 r  alu_manual/io_led[1][7]_INST_0_i_1/O
                         net (fo=1, routed)           2.098    16.848    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         3.501    20.349 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000    20.349    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.865ns  (logic 6.872ns (34.593%)  route 12.993ns (65.407%))
  Logic Levels:           17  (IBUF=1 LUT4=2 LUT5=1 LUT6=12 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  led_OBUF[5]_inst_i_5/O
                         net (fo=149, routed)         3.140     4.626    alu_manual/led[5]
    SLICE_X52Y63         LUT5 (Prop_lut5_I1_O)        0.124     4.750 r  alu_manual/led_OBUF[3]_inst_i_13/O
                         net (fo=3, routed)           0.184     4.934    alu_manual/led_OBUF[3]_inst_i_13_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I0_O)        0.124     5.058 r  alu_manual/led_OBUF[6]_inst_i_21/O
                         net (fo=3, routed)           0.314     5.372    alu_manual/led_OBUF[6]_inst_i_21_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  alu_manual/led_OBUF[6]_inst_i_10/O
                         net (fo=2, routed)           0.483     5.979    alu_manual/led_OBUF[6]_inst_i_10_n_0
    SLICE_X52Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.103 r  alu_manual/led_OBUF[7]_inst_i_12/O
                         net (fo=3, routed)           0.821     6.924    alu_manual/led_OBUF[7]_inst_i_12_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I3_O)        0.124     7.048 r  alu_manual/io_led[0][4]_INST_0_i_17/O
                         net (fo=3, routed)           0.768     7.816    alu_manual/io_led[0][4]_INST_0_i_17_n_0
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.940 r  alu_manual/io_led[0][4]_INST_0_i_8/O
                         net (fo=3, routed)           0.737     8.678    alu_manual/io_led[0][4]_INST_0_i_8_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.802 r  alu_manual/io_led[0][6]_INST_0_i_7/O
                         net (fo=3, routed)           0.704     9.506    alu_manual/io_led[0][6]_INST_0_i_7_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.630 r  alu_manual/io_led[1][0]_INST_0_i_9/O
                         net (fo=3, routed)           0.477    10.107    alu_manual/io_led[1][0]_INST_0_i_9_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.231 r  alu_manual/io_led[1][2]_INST_0_i_10/O
                         net (fo=3, routed)           0.512    10.742    alu_manual/io_led[1][2]_INST_0_i_10_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.866 r  alu_manual/io_led[1][3]_INST_0_i_7/O
                         net (fo=3, routed)           0.589    11.456    alu_manual/io_led[1][3]_INST_0_i_7_n_0
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.124    11.580 r  alu_manual/io_led[1][6]_INST_0_i_8/O
                         net (fo=3, routed)           0.941    12.520    alu_manual/io_led[1][6]_INST_0_i_8_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I0_O)        0.124    12.644 r  alu_manual/io_led[2][0]_INST_0_i_7/O
                         net (fo=3, routed)           0.600    13.245    alu_manual/io_led[2][0]_INST_0_i_7_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I0_O)        0.124    13.369 r  alu_manual/io_led[2][2]_INST_0_i_8/O
                         net (fo=3, routed)           0.171    13.539    alu_manual/io_led[2][2]_INST_0_i_8_n_0
    SLICE_X60Y62         LUT4 (Prop_lut4_I0_O)        0.124    13.663 r  alu_manual/io_led[2][1]_INST_0_i_4/O
                         net (fo=2, routed)           0.691    14.355    alu_manual/io_led[2][1]_INST_0_i_4_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I4_O)        0.124    14.479 r  alu_manual/io_led[2][1]_INST_0_i_1/O
                         net (fo=1, routed)           1.861    16.339    io_led[2]_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         3.526    19.865 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000    19.865    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.729ns  (logic 6.601ns (33.460%)  route 13.127ns (66.540%))
  Logic Levels:           15  (IBUF=1 LUT4=1 LUT5=1 LUT6=11 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  led_OBUF[5]_inst_i_5/O
                         net (fo=149, routed)         3.140     4.626    alu_manual/led[5]
    SLICE_X52Y63         LUT5 (Prop_lut5_I1_O)        0.124     4.750 r  alu_manual/led_OBUF[3]_inst_i_13/O
                         net (fo=3, routed)           0.184     4.934    alu_manual/led_OBUF[3]_inst_i_13_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I0_O)        0.124     5.058 r  alu_manual/led_OBUF[6]_inst_i_21/O
                         net (fo=3, routed)           0.314     5.372    alu_manual/led_OBUF[6]_inst_i_21_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  alu_manual/led_OBUF[6]_inst_i_10/O
                         net (fo=2, routed)           0.483     5.979    alu_manual/led_OBUF[6]_inst_i_10_n_0
    SLICE_X52Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.103 r  alu_manual/led_OBUF[7]_inst_i_12/O
                         net (fo=3, routed)           0.821     6.924    alu_manual/led_OBUF[7]_inst_i_12_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I3_O)        0.124     7.048 r  alu_manual/io_led[0][4]_INST_0_i_17/O
                         net (fo=3, routed)           0.768     7.816    alu_manual/io_led[0][4]_INST_0_i_17_n_0
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.124     7.940 r  alu_manual/io_led[0][4]_INST_0_i_8/O
                         net (fo=3, routed)           0.737     8.678    alu_manual/io_led[0][4]_INST_0_i_8_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.802 r  alu_manual/io_led[0][6]_INST_0_i_7/O
                         net (fo=3, routed)           0.704     9.506    alu_manual/io_led[0][6]_INST_0_i_7_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.630 r  alu_manual/io_led[1][0]_INST_0_i_9/O
                         net (fo=3, routed)           0.477    10.107    alu_manual/io_led[1][0]_INST_0_i_9_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.231 r  alu_manual/io_led[1][2]_INST_0_i_10/O
                         net (fo=3, routed)           0.512    10.742    alu_manual/io_led[1][2]_INST_0_i_10_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I0_O)        0.124    10.866 r  alu_manual/io_led[1][3]_INST_0_i_7/O
                         net (fo=3, routed)           0.589    11.456    alu_manual/io_led[1][3]_INST_0_i_7_n_0
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.124    11.580 r  alu_manual/io_led[1][6]_INST_0_i_8/O
                         net (fo=3, routed)           0.943    12.522    alu_manual/io_led[1][6]_INST_0_i_8_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I2_O)        0.124    12.646 r  alu_manual/io_led[1][6]_INST_0_i_4/O
                         net (fo=2, routed)           0.571    13.217    alu_manual/io_led[1][6]_INST_0_i_4_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I4_O)        0.124    13.341 r  alu_manual/io_led[1][6]_INST_0_i_1/O
                         net (fo=1, routed)           2.885    16.226    io_led[1]_OBUF[6]
    E6                   OBUF (Prop_obuf_I_O)         3.503    19.729 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000    19.729    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][4]
                            (input port)
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.417ns  (logic 1.522ns (62.983%)  route 0.895ns (37.017%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 f  io_dip[2][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][4]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 f  led_OBUF[5]_inst_i_2/O
                         net (fo=49, routed)          0.544     0.787    alu_manual/io_led[2][4]_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I0_O)        0.045     0.832 r  alu_manual/io_led[2][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.350     1.183    io_led[2]_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     2.417 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000     2.417    io_led[2][4]
    K1                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][4]
                            (input port)
  Destination:            io_led[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.457ns  (logic 1.556ns (63.334%)  route 0.901ns (36.666%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[2][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][4]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  led_OBUF[5]_inst_i_2/O
                         net (fo=49, routed)          0.487     0.729    alu_manual/io_led[2][4]_0
    SLICE_X61Y59         LUT6 (Prop_lut6_I1_O)        0.045     0.774 r  alu_manual/io_led[2][3]_INST_0_i_5/O
                         net (fo=1, routed)           0.082     0.856    alu_manual/io_led[2][3]_INST_0_i_5_n_0
    SLICE_X61Y59         LUT6 (Prop_lut6_I5_O)        0.045     0.901 r  alu_manual/io_led[2][3]_INST_0_i_1/O
                         net (fo=1, routed)           0.332     1.234    io_led[2]_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     2.457 r  io_led[2][3]_INST_0/O
                         net (fo=0)                   0.000     2.457    io_led[2][3]
    H1                                                                r  io_led[2][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][5]
                            (input port)
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.514ns  (logic 1.556ns (61.911%)  route 0.958ns (38.089%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  io_dip[2][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][5]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  led_OBUF[5]_inst_i_3/O
                         net (fo=49, routed)          0.458     0.698    alu_manual/io_led[2][4]
    SLICE_X59Y62         LUT6 (Prop_lut6_I2_O)        0.045     0.743 r  alu_manual/io_led[2][1]_INST_0_i_5/O
                         net (fo=1, routed)           0.101     0.845    alu_manual/io_led[2][1]_INST_0_i_5_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I5_O)        0.045     0.890 r  alu_manual/io_led[2][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.398     1.287    io_led[2]_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     2.514 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000     2.514    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][5]
                            (input port)
  Destination:            io_led[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.566ns  (logic 1.511ns (58.874%)  route 1.055ns (41.126%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 f  io_dip[2][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][5]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 f  led_OBUF[5]_inst_i_3/O
                         net (fo=49, routed)          0.663     0.903    alu_manual/io_led[2][4]
    SLICE_X60Y64         LUT6 (Prop_lut6_I1_O)        0.045     0.948 r  alu_manual/io_led[2][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.392     1.340    io_led[2]_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     2.566 r  io_led[2][0]_INST_0/O
                         net (fo=0)                   0.000     2.566    io_led[2][0]
    G2                                                                r  io_led[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][4]
                            (input port)
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.580ns  (logic 1.555ns (60.277%)  route 1.025ns (39.723%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[2][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][4]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  led_OBUF[5]_inst_i_2/O
                         net (fo=49, routed)          0.590     0.833    alu_manual/io_led[2][4]_0
    SLICE_X58Y59         LUT6 (Prop_lut6_I1_O)        0.045     0.878 r  alu_manual/io_led[2][2]_INST_0_i_5/O
                         net (fo=1, routed)           0.099     0.977    alu_manual/io_led[2][2]_INST_0_i_5_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I5_O)        0.045     1.022 r  alu_manual/io_led[2][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.335     1.358    io_led[2]_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     2.580 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000     2.580    io_led[2][2]
    H2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][4]
                            (input port)
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.587ns  (logic 1.565ns (60.491%)  route 1.022ns (39.509%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[2][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][4]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  led_OBUF[5]_inst_i_2/O
                         net (fo=49, routed)          0.552     0.795    alu_manual/io_led[2][4]_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I1_O)        0.045     0.840 r  alu_manual/io_led[2][7]_INST_0_i_5/O
                         net (fo=1, routed)           0.050     0.891    alu_manual/io_led[2][7]_INST_0_i_5_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.045     0.936 r  alu_manual/io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.420     1.355    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         1.232     2.587 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000     2.587    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][1]
                            (input port)
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.728ns  (logic 1.519ns (55.672%)  route 1.209ns (44.328%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 r  io_dip[2][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][1]
    H4                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  led_OBUF[7]_inst_i_5/O
                         net (fo=95, routed)          0.863     1.108    alu_manual/io_led[2][7]
    SLICE_X62Y58         LUT6 (Prop_lut6_I3_O)        0.045     1.153 r  alu_manual/io_led[2][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.346     1.498    io_led[2]_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     2.728 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000     2.728    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][1]
                            (input port)
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.732ns  (logic 1.519ns (55.596%)  route 1.213ns (44.404%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 r  io_dip[2][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][1]
    H4                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  led_OBUF[7]_inst_i_5/O
                         net (fo=95, routed)          0.864     1.108    alu_manual/io_led[2][7]
    SLICE_X62Y58         LUT6 (Prop_lut6_I3_O)        0.045     1.153 r  alu_manual/io_led[2][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.349     1.502    io_led[2]_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     2.732 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000     2.732    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][5]
                            (input port)
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.752ns  (logic 1.532ns (55.650%)  route 1.221ns (44.350%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  io_dip[2][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][5]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  led_OBUF[5]_inst_i_3/O
                         net (fo=49, routed)          0.501     0.741    alu_manual/io_led[2][4]
    SLICE_X58Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.786 r  alu_manual/io_led[1][7]_INST_0_i_5/O
                         net (fo=1, routed)           0.208     0.994    alu_manual/io_led[1][7]_INST_0_i_5_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I5_O)        0.045     1.039 r  alu_manual/io_led[1][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.512     1.551    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         1.202     2.752 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000     2.752    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.517ns  (logic 10.093ns (19.980%)  route 40.424ns (80.020%))
  Logic Levels:           37  (LUT4=8 LUT5=2 LUT6=26 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.617     5.201    alu_manual/CLK
    SLICE_X59Y66         FDRE                                         r  alu_manual/D_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  alu_manual/D_b_q_reg[1]/Q
                         net (fo=96, routed)          4.991    10.648    alu_manual/alu/multiplier/io_led[2][7]_INST_0_i_1[1]
    SLICE_X51Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.772 r  alu_manual/alu/multiplier/i_/led_OBUF[3]_inst_i_11/O
                         net (fo=5, routed)           0.837    11.609    alu_manual/alu/multiplier/p_2260_in
    SLICE_X49Y63         LUT6 (Prop_lut6_I4_O)        0.124    11.733 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_22/O
                         net (fo=3, routed)           0.679    12.411    alu_manual/alu/multiplier/p_2054_in
    SLICE_X50Y63         LUT4 (Prop_lut4_I0_O)        0.148    12.559 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_14/O
                         net (fo=6, routed)           1.009    13.569    alu_manual/alu/multiplier/p_2110_in
    SLICE_X49Y64         LUT6 (Prop_lut6_I5_O)        0.328    13.897 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_16/O
                         net (fo=4, routed)           0.550    14.447    alu_manual/alu/multiplier/p_2106_in
    SLICE_X47Y65         LUT6 (Prop_lut6_I4_O)        0.124    14.571 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_15/O
                         net (fo=4, routed)           1.238    15.809    alu_manual/alu/multiplier/p_1907_in
    SLICE_X48Y65         LUT6 (Prop_lut6_I0_O)        0.124    15.933 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_10/O
                         net (fo=9, routed)           0.839    16.772    alu_manual/alu/multiplier/p_1773_in
    SLICE_X48Y66         LUT6 (Prop_lut6_I3_O)        0.124    16.896 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_35/O
                         net (fo=4, routed)           1.068    17.964    alu_manual/alu/multiplier/p_1823_in
    SLICE_X46Y67         LUT6 (Prop_lut6_I4_O)        0.124    18.088 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_20/O
                         net (fo=4, routed)           0.825    18.913    alu_manual/alu/multiplier/p_1638_in
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.037 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_12/O
                         net (fo=8, routed)           1.422    20.459    alu_manual/alu/multiplier/p_1514_in
    SLICE_X46Y68         LUT6 (Prop_lut6_I3_O)        0.124    20.583 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_15/O
                         net (fo=4, routed)           1.197    21.780    alu_manual/alu/multiplier/p_1441_in
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.124    21.904 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_11/O
                         net (fo=3, routed)           0.829    22.733    alu_manual/alu/multiplier/p_1323_in
    SLICE_X48Y71         LUT6 (Prop_lut6_I2_O)        0.124    22.857 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_16/O
                         net (fo=3, routed)           1.054    23.911    alu_manual/alu/multiplier/p_1210_in
    SLICE_X47Y72         LUT6 (Prop_lut6_I5_O)        0.124    24.035 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_39/O
                         net (fo=4, routed)           0.828    24.863    alu_manual/alu/multiplier/p_1208_in
    SLICE_X47Y73         LUT4 (Prop_lut4_I1_O)        0.124    24.987 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_24/O
                         net (fo=5, routed)           1.381    26.368    alu_manual/alu/multiplier/p_1060_in
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    26.492 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_15/O
                         net (fo=8, routed)           0.974    27.466    alu_manual/alu/multiplier/p_959_in
    SLICE_X52Y73         LUT6 (Prop_lut6_I2_O)        0.124    27.590 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_13/O
                         net (fo=3, routed)           1.155    28.745    alu_manual/alu/multiplier/p_863_in
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.124    28.869 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_6/O
                         net (fo=3, routed)           1.100    29.969    alu_manual/alu/multiplier/p_611_in
    SLICE_X58Y69         LUT4 (Prop_lut4_I0_O)        0.152    30.121 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_6/O
                         net (fo=6, routed)           1.169    31.290    alu_manual/alu/multiplier/p_641_in
    SLICE_X60Y68         LUT4 (Prop_lut4_I3_O)        0.332    31.622 r  alu_manual/alu/multiplier/i_/io_led[1][3]_INST_0_i_12/O
                         net (fo=6, routed)           0.949    32.571    alu_manual/alu/multiplier/p_639_in
    SLICE_X58Y71         LUT6 (Prop_lut6_I4_O)        0.124    32.695 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_19/O
                         net (fo=6, routed)           0.838    33.533    alu_manual/alu/multiplier/p_531_in
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.124    33.657 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_13/O
                         net (fo=4, routed)           1.049    34.706    alu_manual/alu/multiplier/p_488_in
    SLICE_X62Y69         LUT6 (Prop_lut6_I1_O)        0.124    34.830 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_6/O
                         net (fo=2, routed)           1.145    35.976    alu_manual/alu/multiplier/p_337_in
    SLICE_X60Y66         LUT4 (Prop_lut4_I1_O)        0.150    36.126 r  alu_manual/alu/multiplier/i_/io_led[1][6]_INST_0_i_7/O
                         net (fo=3, routed)           0.839    36.965    alu_manual/alu/multiplier/p_303_in
    SLICE_X60Y65         LUT4 (Prop_lut4_I3_O)        0.356    37.321 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_6/O
                         net (fo=6, routed)           0.841    38.162    alu_manual/alu/multiplier/p_301_in
    SLICE_X61Y64         LUT4 (Prop_lut4_I3_O)        0.348    38.510 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_10/O
                         net (fo=5, routed)           0.995    39.505    alu_manual/alu/multiplier/p_299_in
    SLICE_X64Y64         LUT5 (Prop_lut5_I1_O)        0.150    39.655 r  alu_manual/alu/multiplier/i_/io_led[2][1]_INST_0_i_12/O
                         net (fo=3, routed)           0.818    40.473    alu_manual/alu/multiplier/i_/io_led[2][1]_INST_0_i_12_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I1_O)        0.328    40.801 r  alu_manual/alu/multiplier/i_/io_led[2][2]_INST_0_i_14/O
                         net (fo=2, routed)           1.036    41.837    alu_manual/alu/multiplier/p_157_in
    SLICE_X63Y63         LUT6 (Prop_lut6_I4_O)        0.124    41.961 r  alu_manual/alu/multiplier/i_/io_led[2][2]_INST_0_i_6/O
                         net (fo=3, routed)           1.090    43.051    alu_manual/alu/multiplier/p_107_in
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.152    43.203 r  alu_manual/alu/multiplier/i_/io_led[2][3]_INST_0_i_6/O
                         net (fo=6, routed)           0.882    44.085    alu_manual/alu/multiplier/p_119_in
    SLICE_X62Y59         LUT6 (Prop_lut6_I2_O)        0.326    44.411 r  alu_manual/alu/multiplier/i_/io_led[2][4]_INST_0_i_12/O
                         net (fo=4, routed)           1.004    45.415    alu_manual/alu/multiplier/p_86_in
    SLICE_X64Y59         LUT6 (Prop_lut6_I5_O)        0.124    45.539 r  alu_manual/alu/multiplier/i_/io_led[2][5]_INST_0_i_10/O
                         net (fo=4, routed)           0.994    46.533    alu_manual/alu/multiplier/p_84_in
    SLICE_X64Y58         LUT6 (Prop_lut6_I1_O)        0.124    46.657 r  alu_manual/alu/multiplier/i_/io_led[2][6]_INST_0_i_11/O
                         net (fo=3, routed)           0.818    47.475    alu_manual/alu/multiplier/p_56_in
    SLICE_X64Y58         LUT6 (Prop_lut6_I1_O)        0.124    47.599 r  alu_manual/alu/multiplier/i_/io_led[2][6]_INST_0_i_6/O
                         net (fo=2, routed)           0.788    48.387    alu_manual/alu/multiplier/i_/io_led[2][6]_INST_0_i_6_n_0
    SLICE_X63Y58         LUT5 (Prop_lut5_I4_O)        0.152    48.539 r  alu_manual/alu/multiplier/i_/io_led[2][7]_INST_0_i_6/O
                         net (fo=1, routed)           0.580    49.119    alu_manual/alu/multiplier/i_/io_led[2][7]_INST_0_i_6_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.332    49.451 r  alu_manual/alu/multiplier/i_/io_led[2][7]_INST_0_i_3/O
                         net (fo=1, routed)           0.722    50.174    alu_manual/multiplier/M_fa_s_494
    SLICE_X61Y60         LUT6 (Prop_lut6_I2_O)        0.124    50.298 r  alu_manual/io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           1.890    52.187    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         3.531    55.718 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000    55.718    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.543ns  (logic 9.731ns (19.642%)  route 39.812ns (80.358%))
  Logic Levels:           36  (LUT4=9 LUT5=1 LUT6=25 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.617     5.201    alu_manual/CLK
    SLICE_X59Y66         FDRE                                         r  alu_manual/D_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  alu_manual/D_b_q_reg[1]/Q
                         net (fo=96, routed)          4.991    10.648    alu_manual/alu/multiplier/io_led[2][7]_INST_0_i_1[1]
    SLICE_X51Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.772 r  alu_manual/alu/multiplier/i_/led_OBUF[3]_inst_i_11/O
                         net (fo=5, routed)           0.837    11.609    alu_manual/alu/multiplier/p_2260_in
    SLICE_X49Y63         LUT6 (Prop_lut6_I4_O)        0.124    11.733 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_22/O
                         net (fo=3, routed)           0.679    12.411    alu_manual/alu/multiplier/p_2054_in
    SLICE_X50Y63         LUT4 (Prop_lut4_I0_O)        0.148    12.559 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_14/O
                         net (fo=6, routed)           1.009    13.569    alu_manual/alu/multiplier/p_2110_in
    SLICE_X49Y64         LUT6 (Prop_lut6_I5_O)        0.328    13.897 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_16/O
                         net (fo=4, routed)           0.550    14.447    alu_manual/alu/multiplier/p_2106_in
    SLICE_X47Y65         LUT6 (Prop_lut6_I4_O)        0.124    14.571 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_15/O
                         net (fo=4, routed)           1.238    15.809    alu_manual/alu/multiplier/p_1907_in
    SLICE_X48Y65         LUT6 (Prop_lut6_I0_O)        0.124    15.933 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_10/O
                         net (fo=9, routed)           0.839    16.772    alu_manual/alu/multiplier/p_1773_in
    SLICE_X48Y66         LUT6 (Prop_lut6_I3_O)        0.124    16.896 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_35/O
                         net (fo=4, routed)           1.068    17.964    alu_manual/alu/multiplier/p_1823_in
    SLICE_X46Y67         LUT6 (Prop_lut6_I4_O)        0.124    18.088 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_20/O
                         net (fo=4, routed)           0.825    18.913    alu_manual/alu/multiplier/p_1638_in
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.037 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_12/O
                         net (fo=8, routed)           1.422    20.459    alu_manual/alu/multiplier/p_1514_in
    SLICE_X46Y68         LUT6 (Prop_lut6_I3_O)        0.124    20.583 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_15/O
                         net (fo=4, routed)           1.197    21.780    alu_manual/alu/multiplier/p_1441_in
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.124    21.904 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_11/O
                         net (fo=3, routed)           0.829    22.733    alu_manual/alu/multiplier/p_1323_in
    SLICE_X48Y71         LUT6 (Prop_lut6_I2_O)        0.124    22.857 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_16/O
                         net (fo=3, routed)           1.054    23.911    alu_manual/alu/multiplier/p_1210_in
    SLICE_X47Y72         LUT6 (Prop_lut6_I5_O)        0.124    24.035 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_39/O
                         net (fo=4, routed)           0.828    24.863    alu_manual/alu/multiplier/p_1208_in
    SLICE_X47Y73         LUT4 (Prop_lut4_I1_O)        0.124    24.987 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_24/O
                         net (fo=5, routed)           1.381    26.368    alu_manual/alu/multiplier/p_1060_in
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    26.492 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_15/O
                         net (fo=8, routed)           0.974    27.466    alu_manual/alu/multiplier/p_959_in
    SLICE_X52Y73         LUT6 (Prop_lut6_I2_O)        0.124    27.590 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_13/O
                         net (fo=3, routed)           1.155    28.745    alu_manual/alu/multiplier/p_863_in
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.124    28.869 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_6/O
                         net (fo=3, routed)           1.100    29.969    alu_manual/alu/multiplier/p_611_in
    SLICE_X58Y69         LUT4 (Prop_lut4_I0_O)        0.152    30.121 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_6/O
                         net (fo=6, routed)           1.169    31.290    alu_manual/alu/multiplier/p_641_in
    SLICE_X60Y68         LUT4 (Prop_lut4_I3_O)        0.332    31.622 r  alu_manual/alu/multiplier/i_/io_led[1][3]_INST_0_i_12/O
                         net (fo=6, routed)           0.949    32.571    alu_manual/alu/multiplier/p_639_in
    SLICE_X58Y71         LUT6 (Prop_lut6_I4_O)        0.124    32.695 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_19/O
                         net (fo=6, routed)           0.838    33.533    alu_manual/alu/multiplier/p_531_in
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.124    33.657 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_13/O
                         net (fo=4, routed)           1.049    34.706    alu_manual/alu/multiplier/p_488_in
    SLICE_X62Y69         LUT6 (Prop_lut6_I1_O)        0.124    34.830 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_6/O
                         net (fo=2, routed)           1.145    35.976    alu_manual/alu/multiplier/p_337_in
    SLICE_X60Y66         LUT4 (Prop_lut4_I1_O)        0.150    36.126 r  alu_manual/alu/multiplier/i_/io_led[1][6]_INST_0_i_7/O
                         net (fo=3, routed)           0.839    36.965    alu_manual/alu/multiplier/p_303_in
    SLICE_X60Y65         LUT4 (Prop_lut4_I3_O)        0.356    37.321 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_6/O
                         net (fo=6, routed)           0.841    38.162    alu_manual/alu/multiplier/p_301_in
    SLICE_X61Y64         LUT4 (Prop_lut4_I3_O)        0.348    38.510 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_10/O
                         net (fo=5, routed)           0.995    39.505    alu_manual/alu/multiplier/p_299_in
    SLICE_X64Y64         LUT5 (Prop_lut5_I1_O)        0.150    39.655 r  alu_manual/alu/multiplier/i_/io_led[2][1]_INST_0_i_12/O
                         net (fo=3, routed)           0.818    40.473    alu_manual/alu/multiplier/i_/io_led[2][1]_INST_0_i_12_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I1_O)        0.328    40.801 r  alu_manual/alu/multiplier/i_/io_led[2][2]_INST_0_i_14/O
                         net (fo=2, routed)           1.036    41.837    alu_manual/alu/multiplier/p_157_in
    SLICE_X63Y63         LUT6 (Prop_lut6_I4_O)        0.124    41.961 r  alu_manual/alu/multiplier/i_/io_led[2][2]_INST_0_i_6/O
                         net (fo=3, routed)           1.090    43.051    alu_manual/alu/multiplier/p_107_in
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.152    43.203 r  alu_manual/alu/multiplier/i_/io_led[2][3]_INST_0_i_6/O
                         net (fo=6, routed)           0.882    44.085    alu_manual/alu/multiplier/p_119_in
    SLICE_X62Y59         LUT6 (Prop_lut6_I2_O)        0.326    44.411 r  alu_manual/alu/multiplier/i_/io_led[2][4]_INST_0_i_12/O
                         net (fo=4, routed)           1.004    45.415    alu_manual/alu/multiplier/p_86_in
    SLICE_X64Y59         LUT6 (Prop_lut6_I5_O)        0.124    45.539 r  alu_manual/alu/multiplier/i_/io_led[2][5]_INST_0_i_10/O
                         net (fo=4, routed)           0.994    46.533    alu_manual/alu/multiplier/p_84_in
    SLICE_X64Y58         LUT6 (Prop_lut6_I1_O)        0.124    46.657 r  alu_manual/alu/multiplier/i_/io_led[2][6]_INST_0_i_11/O
                         net (fo=3, routed)           0.818    47.475    alu_manual/alu/multiplier/p_56_in
    SLICE_X64Y58         LUT6 (Prop_lut6_I1_O)        0.124    47.599 r  alu_manual/alu/multiplier/i_/io_led[2][6]_INST_0_i_6/O
                         net (fo=2, routed)           0.788    48.387    alu_manual/alu/multiplier/i_/io_led[2][6]_INST_0_i_6_n_0
    SLICE_X63Y58         LUT4 (Prop_lut4_I0_O)        0.124    48.511 r  alu_manual/alu/multiplier/i_/io_led[2][6]_INST_0_i_3/O
                         net (fo=2, routed)           0.871    49.382    alu_manual/alu_n_1
    SLICE_X62Y58         LUT6 (Prop_lut6_I2_O)        0.124    49.506 r  alu_manual/io_led[2][6]_INST_0_i_1/O
                         net (fo=1, routed)           1.709    51.215    io_led[2]_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         3.529    54.744 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000    54.744    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.774ns  (logic 9.607ns (20.108%)  route 38.168ns (79.892%))
  Logic Levels:           35  (LUT2=1 LUT4=8 LUT5=1 LUT6=24 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.617     5.201    alu_manual/CLK
    SLICE_X59Y66         FDRE                                         r  alu_manual/D_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  alu_manual/D_b_q_reg[1]/Q
                         net (fo=96, routed)          4.991    10.648    alu_manual/alu/multiplier/io_led[2][7]_INST_0_i_1[1]
    SLICE_X51Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.772 r  alu_manual/alu/multiplier/i_/led_OBUF[3]_inst_i_11/O
                         net (fo=5, routed)           0.837    11.609    alu_manual/alu/multiplier/p_2260_in
    SLICE_X49Y63         LUT6 (Prop_lut6_I4_O)        0.124    11.733 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_22/O
                         net (fo=3, routed)           0.679    12.411    alu_manual/alu/multiplier/p_2054_in
    SLICE_X50Y63         LUT4 (Prop_lut4_I0_O)        0.148    12.559 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_14/O
                         net (fo=6, routed)           1.009    13.569    alu_manual/alu/multiplier/p_2110_in
    SLICE_X49Y64         LUT6 (Prop_lut6_I5_O)        0.328    13.897 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_16/O
                         net (fo=4, routed)           0.550    14.447    alu_manual/alu/multiplier/p_2106_in
    SLICE_X47Y65         LUT6 (Prop_lut6_I4_O)        0.124    14.571 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_15/O
                         net (fo=4, routed)           1.238    15.809    alu_manual/alu/multiplier/p_1907_in
    SLICE_X48Y65         LUT6 (Prop_lut6_I0_O)        0.124    15.933 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_10/O
                         net (fo=9, routed)           0.839    16.772    alu_manual/alu/multiplier/p_1773_in
    SLICE_X48Y66         LUT6 (Prop_lut6_I3_O)        0.124    16.896 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_35/O
                         net (fo=4, routed)           1.068    17.964    alu_manual/alu/multiplier/p_1823_in
    SLICE_X46Y67         LUT6 (Prop_lut6_I4_O)        0.124    18.088 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_20/O
                         net (fo=4, routed)           0.825    18.913    alu_manual/alu/multiplier/p_1638_in
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.037 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_12/O
                         net (fo=8, routed)           1.422    20.459    alu_manual/alu/multiplier/p_1514_in
    SLICE_X46Y68         LUT6 (Prop_lut6_I3_O)        0.124    20.583 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_15/O
                         net (fo=4, routed)           1.197    21.780    alu_manual/alu/multiplier/p_1441_in
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.124    21.904 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_11/O
                         net (fo=3, routed)           0.829    22.733    alu_manual/alu/multiplier/p_1323_in
    SLICE_X48Y71         LUT6 (Prop_lut6_I2_O)        0.124    22.857 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_16/O
                         net (fo=3, routed)           1.054    23.911    alu_manual/alu/multiplier/p_1210_in
    SLICE_X47Y72         LUT6 (Prop_lut6_I5_O)        0.124    24.035 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_39/O
                         net (fo=4, routed)           0.828    24.863    alu_manual/alu/multiplier/p_1208_in
    SLICE_X47Y73         LUT4 (Prop_lut4_I1_O)        0.124    24.987 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_24/O
                         net (fo=5, routed)           1.381    26.368    alu_manual/alu/multiplier/p_1060_in
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    26.492 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_15/O
                         net (fo=8, routed)           0.974    27.466    alu_manual/alu/multiplier/p_959_in
    SLICE_X52Y73         LUT6 (Prop_lut6_I2_O)        0.124    27.590 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_13/O
                         net (fo=3, routed)           1.155    28.745    alu_manual/alu/multiplier/p_863_in
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.124    28.869 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_6/O
                         net (fo=3, routed)           1.100    29.969    alu_manual/alu/multiplier/p_611_in
    SLICE_X58Y69         LUT4 (Prop_lut4_I0_O)        0.152    30.121 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_6/O
                         net (fo=6, routed)           1.169    31.290    alu_manual/alu/multiplier/p_641_in
    SLICE_X60Y68         LUT4 (Prop_lut4_I3_O)        0.332    31.622 r  alu_manual/alu/multiplier/i_/io_led[1][3]_INST_0_i_12/O
                         net (fo=6, routed)           0.949    32.571    alu_manual/alu/multiplier/p_639_in
    SLICE_X58Y71         LUT6 (Prop_lut6_I4_O)        0.124    32.695 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_19/O
                         net (fo=6, routed)           0.838    33.533    alu_manual/alu/multiplier/p_531_in
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.124    33.657 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_13/O
                         net (fo=4, routed)           1.049    34.706    alu_manual/alu/multiplier/p_488_in
    SLICE_X62Y69         LUT6 (Prop_lut6_I1_O)        0.124    34.830 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_6/O
                         net (fo=2, routed)           1.145    35.976    alu_manual/alu/multiplier/p_337_in
    SLICE_X60Y66         LUT4 (Prop_lut4_I1_O)        0.150    36.126 r  alu_manual/alu/multiplier/i_/io_led[1][6]_INST_0_i_7/O
                         net (fo=3, routed)           0.839    36.965    alu_manual/alu/multiplier/p_303_in
    SLICE_X60Y65         LUT4 (Prop_lut4_I3_O)        0.356    37.321 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_6/O
                         net (fo=6, routed)           0.841    38.162    alu_manual/alu/multiplier/p_301_in
    SLICE_X61Y64         LUT4 (Prop_lut4_I3_O)        0.348    38.510 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_10/O
                         net (fo=5, routed)           0.995    39.505    alu_manual/alu/multiplier/p_299_in
    SLICE_X64Y64         LUT5 (Prop_lut5_I1_O)        0.150    39.655 r  alu_manual/alu/multiplier/i_/io_led[2][1]_INST_0_i_12/O
                         net (fo=3, routed)           0.818    40.473    alu_manual/alu/multiplier/i_/io_led[2][1]_INST_0_i_12_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I1_O)        0.328    40.801 r  alu_manual/alu/multiplier/i_/io_led[2][2]_INST_0_i_14/O
                         net (fo=2, routed)           1.036    41.837    alu_manual/alu/multiplier/p_157_in
    SLICE_X63Y63         LUT6 (Prop_lut6_I4_O)        0.124    41.961 r  alu_manual/alu/multiplier/i_/io_led[2][2]_INST_0_i_6/O
                         net (fo=3, routed)           1.090    43.051    alu_manual/alu/multiplier/p_107_in
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.152    43.203 r  alu_manual/alu/multiplier/i_/io_led[2][3]_INST_0_i_6/O
                         net (fo=6, routed)           0.882    44.085    alu_manual/alu/multiplier/p_119_in
    SLICE_X62Y59         LUT6 (Prop_lut6_I2_O)        0.326    44.411 r  alu_manual/alu/multiplier/i_/io_led[2][4]_INST_0_i_12/O
                         net (fo=4, routed)           1.004    45.415    alu_manual/alu/multiplier/p_86_in
    SLICE_X64Y59         LUT6 (Prop_lut6_I5_O)        0.124    45.539 r  alu_manual/alu/multiplier/i_/io_led[2][5]_INST_0_i_10/O
                         net (fo=4, routed)           0.679    46.218    alu_manual/alu/multiplier/p_84_in
    SLICE_X65Y59         LUT6 (Prop_lut6_I1_O)        0.124    46.342 r  alu_manual/alu/multiplier/i_/io_led[2][5]_INST_0_i_6/O
                         net (fo=2, routed)           0.566    46.908    alu_manual/alu/multiplier/i_/io_led[2][5]_INST_0_i_6_n_0
    SLICE_X63Y59         LUT2 (Prop_lut2_I0_O)        0.124    47.032 r  alu_manual/alu/multiplier/i_/io_led[2][5]_INST_0_i_3/O
                         net (fo=1, routed)           0.574    47.606    alu_manual/alu_n_2
    SLICE_X62Y58         LUT6 (Prop_lut6_I2_O)        0.124    47.730 r  alu_manual/io_led[2][5]_INST_0_i_1/O
                         net (fo=1, routed)           1.717    49.447    io_led[2]_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         3.529    52.975 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000    52.975    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.390ns  (logic 9.488ns (20.452%)  route 36.902ns (79.548%))
  Logic Levels:           34  (LUT4=9 LUT5=1 LUT6=23 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.617     5.201    alu_manual/CLK
    SLICE_X59Y66         FDRE                                         r  alu_manual/D_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  alu_manual/D_b_q_reg[1]/Q
                         net (fo=96, routed)          4.991    10.648    alu_manual/alu/multiplier/io_led[2][7]_INST_0_i_1[1]
    SLICE_X51Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.772 r  alu_manual/alu/multiplier/i_/led_OBUF[3]_inst_i_11/O
                         net (fo=5, routed)           0.837    11.609    alu_manual/alu/multiplier/p_2260_in
    SLICE_X49Y63         LUT6 (Prop_lut6_I4_O)        0.124    11.733 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_22/O
                         net (fo=3, routed)           0.679    12.411    alu_manual/alu/multiplier/p_2054_in
    SLICE_X50Y63         LUT4 (Prop_lut4_I0_O)        0.148    12.559 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_14/O
                         net (fo=6, routed)           1.009    13.569    alu_manual/alu/multiplier/p_2110_in
    SLICE_X49Y64         LUT6 (Prop_lut6_I5_O)        0.328    13.897 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_16/O
                         net (fo=4, routed)           0.550    14.447    alu_manual/alu/multiplier/p_2106_in
    SLICE_X47Y65         LUT6 (Prop_lut6_I4_O)        0.124    14.571 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_15/O
                         net (fo=4, routed)           1.238    15.809    alu_manual/alu/multiplier/p_1907_in
    SLICE_X48Y65         LUT6 (Prop_lut6_I0_O)        0.124    15.933 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_10/O
                         net (fo=9, routed)           0.839    16.772    alu_manual/alu/multiplier/p_1773_in
    SLICE_X48Y66         LUT6 (Prop_lut6_I3_O)        0.124    16.896 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_35/O
                         net (fo=4, routed)           1.068    17.964    alu_manual/alu/multiplier/p_1823_in
    SLICE_X46Y67         LUT6 (Prop_lut6_I4_O)        0.124    18.088 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_20/O
                         net (fo=4, routed)           0.825    18.913    alu_manual/alu/multiplier/p_1638_in
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.037 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_12/O
                         net (fo=8, routed)           1.422    20.459    alu_manual/alu/multiplier/p_1514_in
    SLICE_X46Y68         LUT6 (Prop_lut6_I3_O)        0.124    20.583 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_15/O
                         net (fo=4, routed)           1.197    21.780    alu_manual/alu/multiplier/p_1441_in
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.124    21.904 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_11/O
                         net (fo=3, routed)           0.829    22.733    alu_manual/alu/multiplier/p_1323_in
    SLICE_X48Y71         LUT6 (Prop_lut6_I2_O)        0.124    22.857 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_16/O
                         net (fo=3, routed)           1.054    23.911    alu_manual/alu/multiplier/p_1210_in
    SLICE_X47Y72         LUT6 (Prop_lut6_I5_O)        0.124    24.035 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_39/O
                         net (fo=4, routed)           0.828    24.863    alu_manual/alu/multiplier/p_1208_in
    SLICE_X47Y73         LUT4 (Prop_lut4_I1_O)        0.124    24.987 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_24/O
                         net (fo=5, routed)           1.381    26.368    alu_manual/alu/multiplier/p_1060_in
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    26.492 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_15/O
                         net (fo=8, routed)           0.974    27.466    alu_manual/alu/multiplier/p_959_in
    SLICE_X52Y73         LUT6 (Prop_lut6_I2_O)        0.124    27.590 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_13/O
                         net (fo=3, routed)           1.155    28.745    alu_manual/alu/multiplier/p_863_in
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.124    28.869 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_6/O
                         net (fo=3, routed)           1.100    29.969    alu_manual/alu/multiplier/p_611_in
    SLICE_X58Y69         LUT4 (Prop_lut4_I0_O)        0.152    30.121 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_6/O
                         net (fo=6, routed)           1.169    31.290    alu_manual/alu/multiplier/p_641_in
    SLICE_X60Y68         LUT4 (Prop_lut4_I3_O)        0.332    31.622 r  alu_manual/alu/multiplier/i_/io_led[1][3]_INST_0_i_12/O
                         net (fo=6, routed)           0.949    32.571    alu_manual/alu/multiplier/p_639_in
    SLICE_X58Y71         LUT6 (Prop_lut6_I4_O)        0.124    32.695 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_19/O
                         net (fo=6, routed)           0.838    33.533    alu_manual/alu/multiplier/p_531_in
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.124    33.657 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_13/O
                         net (fo=4, routed)           1.049    34.706    alu_manual/alu/multiplier/p_488_in
    SLICE_X62Y69         LUT6 (Prop_lut6_I1_O)        0.124    34.830 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_6/O
                         net (fo=2, routed)           1.145    35.976    alu_manual/alu/multiplier/p_337_in
    SLICE_X60Y66         LUT4 (Prop_lut4_I1_O)        0.150    36.126 r  alu_manual/alu/multiplier/i_/io_led[1][6]_INST_0_i_7/O
                         net (fo=3, routed)           0.839    36.965    alu_manual/alu/multiplier/p_303_in
    SLICE_X60Y65         LUT4 (Prop_lut4_I3_O)        0.356    37.321 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_6/O
                         net (fo=6, routed)           0.841    38.162    alu_manual/alu/multiplier/p_301_in
    SLICE_X61Y64         LUT4 (Prop_lut4_I3_O)        0.348    38.510 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_10/O
                         net (fo=5, routed)           0.995    39.505    alu_manual/alu/multiplier/p_299_in
    SLICE_X64Y64         LUT5 (Prop_lut5_I1_O)        0.150    39.655 r  alu_manual/alu/multiplier/i_/io_led[2][1]_INST_0_i_12/O
                         net (fo=3, routed)           0.818    40.473    alu_manual/alu/multiplier/i_/io_led[2][1]_INST_0_i_12_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I1_O)        0.328    40.801 r  alu_manual/alu/multiplier/i_/io_led[2][2]_INST_0_i_14/O
                         net (fo=2, routed)           1.036    41.837    alu_manual/alu/multiplier/p_157_in
    SLICE_X63Y63         LUT6 (Prop_lut6_I4_O)        0.124    41.961 r  alu_manual/alu/multiplier/i_/io_led[2][2]_INST_0_i_6/O
                         net (fo=3, routed)           1.090    43.051    alu_manual/alu/multiplier/p_107_in
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.152    43.203 r  alu_manual/alu/multiplier/i_/io_led[2][3]_INST_0_i_6/O
                         net (fo=6, routed)           0.860    44.063    alu_manual/alu/multiplier/p_119_in
    SLICE_X62Y59         LUT4 (Prop_lut4_I3_O)        0.326    44.389 r  alu_manual/alu/multiplier/i_/io_led[2][4]_INST_0_i_10/O
                         net (fo=5, routed)           0.856    45.245    alu_manual/alu/multiplier/p_117_in
    SLICE_X63Y59         LUT6 (Prop_lut6_I2_O)        0.124    45.369 r  alu_manual/alu/multiplier/i_/io_led[2][4]_INST_0_i_6/O
                         net (fo=2, routed)           0.163    45.531    alu_manual/alu/multiplier/p_50_in
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.124    45.655 r  alu_manual/alu/multiplier/i_/io_led[2][4]_INST_0_i_2/O
                         net (fo=1, routed)           0.580    46.235    alu_manual/M_multiplier_mul[28]
    SLICE_X63Y58         LUT6 (Prop_lut6_I2_O)        0.124    46.359 r  alu_manual/io_led[2][4]_INST_0_i_1/O
                         net (fo=1, routed)           1.698    48.057    io_led[2]_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         3.534    51.591 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000    51.591    io_led[2][4]
    K1                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.708ns  (logic 8.998ns (20.127%)  route 35.710ns (79.873%))
  Logic Levels:           32  (LUT4=7 LUT5=1 LUT6=23 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.617     5.201    alu_manual/CLK
    SLICE_X59Y66         FDRE                                         r  alu_manual/D_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  alu_manual/D_b_q_reg[1]/Q
                         net (fo=96, routed)          4.991    10.648    alu_manual/alu/multiplier/io_led[2][7]_INST_0_i_1[1]
    SLICE_X51Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.772 r  alu_manual/alu/multiplier/i_/led_OBUF[3]_inst_i_11/O
                         net (fo=5, routed)           0.837    11.609    alu_manual/alu/multiplier/p_2260_in
    SLICE_X49Y63         LUT6 (Prop_lut6_I4_O)        0.124    11.733 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_22/O
                         net (fo=3, routed)           0.679    12.411    alu_manual/alu/multiplier/p_2054_in
    SLICE_X50Y63         LUT4 (Prop_lut4_I0_O)        0.148    12.559 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_14/O
                         net (fo=6, routed)           1.009    13.569    alu_manual/alu/multiplier/p_2110_in
    SLICE_X49Y64         LUT6 (Prop_lut6_I5_O)        0.328    13.897 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_16/O
                         net (fo=4, routed)           0.550    14.447    alu_manual/alu/multiplier/p_2106_in
    SLICE_X47Y65         LUT6 (Prop_lut6_I4_O)        0.124    14.571 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_15/O
                         net (fo=4, routed)           1.238    15.809    alu_manual/alu/multiplier/p_1907_in
    SLICE_X48Y65         LUT6 (Prop_lut6_I0_O)        0.124    15.933 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_10/O
                         net (fo=9, routed)           0.839    16.772    alu_manual/alu/multiplier/p_1773_in
    SLICE_X48Y66         LUT6 (Prop_lut6_I3_O)        0.124    16.896 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_35/O
                         net (fo=4, routed)           1.068    17.964    alu_manual/alu/multiplier/p_1823_in
    SLICE_X46Y67         LUT6 (Prop_lut6_I4_O)        0.124    18.088 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_20/O
                         net (fo=4, routed)           0.825    18.913    alu_manual/alu/multiplier/p_1638_in
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.037 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_12/O
                         net (fo=8, routed)           1.422    20.459    alu_manual/alu/multiplier/p_1514_in
    SLICE_X46Y68         LUT6 (Prop_lut6_I3_O)        0.124    20.583 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_15/O
                         net (fo=4, routed)           1.197    21.780    alu_manual/alu/multiplier/p_1441_in
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.124    21.904 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_11/O
                         net (fo=3, routed)           0.829    22.733    alu_manual/alu/multiplier/p_1323_in
    SLICE_X48Y71         LUT6 (Prop_lut6_I2_O)        0.124    22.857 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_16/O
                         net (fo=3, routed)           1.054    23.911    alu_manual/alu/multiplier/p_1210_in
    SLICE_X47Y72         LUT6 (Prop_lut6_I5_O)        0.124    24.035 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_39/O
                         net (fo=4, routed)           0.828    24.863    alu_manual/alu/multiplier/p_1208_in
    SLICE_X47Y73         LUT4 (Prop_lut4_I1_O)        0.124    24.987 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_24/O
                         net (fo=5, routed)           1.381    26.368    alu_manual/alu/multiplier/p_1060_in
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    26.492 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_15/O
                         net (fo=8, routed)           0.974    27.466    alu_manual/alu/multiplier/p_959_in
    SLICE_X52Y73         LUT6 (Prop_lut6_I2_O)        0.124    27.590 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_13/O
                         net (fo=3, routed)           1.155    28.745    alu_manual/alu/multiplier/p_863_in
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.124    28.869 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_6/O
                         net (fo=3, routed)           1.100    29.969    alu_manual/alu/multiplier/p_611_in
    SLICE_X58Y69         LUT4 (Prop_lut4_I0_O)        0.152    30.121 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_6/O
                         net (fo=6, routed)           1.169    31.290    alu_manual/alu/multiplier/p_641_in
    SLICE_X60Y68         LUT4 (Prop_lut4_I3_O)        0.332    31.622 r  alu_manual/alu/multiplier/i_/io_led[1][3]_INST_0_i_12/O
                         net (fo=6, routed)           0.949    32.571    alu_manual/alu/multiplier/p_639_in
    SLICE_X58Y71         LUT6 (Prop_lut6_I4_O)        0.124    32.695 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_19/O
                         net (fo=6, routed)           0.838    33.533    alu_manual/alu/multiplier/p_531_in
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.124    33.657 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_13/O
                         net (fo=4, routed)           1.049    34.706    alu_manual/alu/multiplier/p_488_in
    SLICE_X62Y69         LUT6 (Prop_lut6_I1_O)        0.124    34.830 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_6/O
                         net (fo=2, routed)           1.145    35.976    alu_manual/alu/multiplier/p_337_in
    SLICE_X60Y66         LUT4 (Prop_lut4_I1_O)        0.150    36.126 r  alu_manual/alu/multiplier/i_/io_led[1][6]_INST_0_i_7/O
                         net (fo=3, routed)           0.839    36.965    alu_manual/alu/multiplier/p_303_in
    SLICE_X60Y65         LUT4 (Prop_lut4_I3_O)        0.356    37.321 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_6/O
                         net (fo=6, routed)           0.841    38.162    alu_manual/alu/multiplier/p_301_in
    SLICE_X61Y64         LUT4 (Prop_lut4_I3_O)        0.348    38.510 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_10/O
                         net (fo=5, routed)           0.995    39.505    alu_manual/alu/multiplier/p_299_in
    SLICE_X64Y64         LUT5 (Prop_lut5_I1_O)        0.150    39.655 r  alu_manual/alu/multiplier/i_/io_led[2][1]_INST_0_i_12/O
                         net (fo=3, routed)           0.818    40.473    alu_manual/alu/multiplier/i_/io_led[2][1]_INST_0_i_12_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I1_O)        0.328    40.801 r  alu_manual/alu/multiplier/i_/io_led[2][2]_INST_0_i_14/O
                         net (fo=2, routed)           1.036    41.837    alu_manual/alu/multiplier/p_157_in
    SLICE_X63Y63         LUT6 (Prop_lut6_I4_O)        0.124    41.961 r  alu_manual/alu/multiplier/i_/io_led[2][2]_INST_0_i_6/O
                         net (fo=3, routed)           1.093    43.054    alu_manual/alu/multiplier/p_107_in
    SLICE_X62Y60         LUT6 (Prop_lut6_I3_O)        0.124    43.178 r  alu_manual/alu/multiplier/i_/io_led[2][3]_INST_0_i_8/O
                         net (fo=4, routed)           1.127    44.305    alu_manual/alu/multiplier/p_88_in
    SLICE_X61Y59         LUT6 (Prop_lut6_I4_O)        0.124    44.429 r  alu_manual/alu/multiplier/i_/io_led[2][3]_INST_0_i_3/O
                         net (fo=1, routed)           0.149    44.577    alu_manual/multiplier/p_52_in
    SLICE_X61Y59         LUT6 (Prop_lut6_I2_O)        0.124    44.701 r  alu_manual/io_led[2][3]_INST_0_i_1/O
                         net (fo=1, routed)           1.685    46.387    io_led[2]_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         3.522    49.909 r  io_led[2][3]_INST_0/O
                         net (fo=0)                   0.000    49.909    io_led[2][3]
    H1                                                                r  io_led[2][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.120ns  (logic 8.873ns (20.112%)  route 35.247ns (79.888%))
  Logic Levels:           31  (LUT4=8 LUT5=1 LUT6=21 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.617     5.201    alu_manual/CLK
    SLICE_X59Y66         FDRE                                         r  alu_manual/D_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  alu_manual/D_b_q_reg[1]/Q
                         net (fo=96, routed)          4.991    10.648    alu_manual/alu/multiplier/io_led[2][7]_INST_0_i_1[1]
    SLICE_X51Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.772 r  alu_manual/alu/multiplier/i_/led_OBUF[3]_inst_i_11/O
                         net (fo=5, routed)           0.837    11.609    alu_manual/alu/multiplier/p_2260_in
    SLICE_X49Y63         LUT6 (Prop_lut6_I4_O)        0.124    11.733 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_22/O
                         net (fo=3, routed)           0.679    12.411    alu_manual/alu/multiplier/p_2054_in
    SLICE_X50Y63         LUT4 (Prop_lut4_I0_O)        0.148    12.559 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_14/O
                         net (fo=6, routed)           1.009    13.569    alu_manual/alu/multiplier/p_2110_in
    SLICE_X49Y64         LUT6 (Prop_lut6_I5_O)        0.328    13.897 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_16/O
                         net (fo=4, routed)           0.550    14.447    alu_manual/alu/multiplier/p_2106_in
    SLICE_X47Y65         LUT6 (Prop_lut6_I4_O)        0.124    14.571 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_15/O
                         net (fo=4, routed)           1.238    15.809    alu_manual/alu/multiplier/p_1907_in
    SLICE_X48Y65         LUT6 (Prop_lut6_I0_O)        0.124    15.933 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_10/O
                         net (fo=9, routed)           0.839    16.772    alu_manual/alu/multiplier/p_1773_in
    SLICE_X48Y66         LUT6 (Prop_lut6_I3_O)        0.124    16.896 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_35/O
                         net (fo=4, routed)           1.068    17.964    alu_manual/alu/multiplier/p_1823_in
    SLICE_X46Y67         LUT6 (Prop_lut6_I4_O)        0.124    18.088 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_20/O
                         net (fo=4, routed)           0.825    18.913    alu_manual/alu/multiplier/p_1638_in
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.037 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_12/O
                         net (fo=8, routed)           1.422    20.459    alu_manual/alu/multiplier/p_1514_in
    SLICE_X46Y68         LUT6 (Prop_lut6_I3_O)        0.124    20.583 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_15/O
                         net (fo=4, routed)           1.197    21.780    alu_manual/alu/multiplier/p_1441_in
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.124    21.904 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_11/O
                         net (fo=3, routed)           0.829    22.733    alu_manual/alu/multiplier/p_1323_in
    SLICE_X48Y71         LUT6 (Prop_lut6_I2_O)        0.124    22.857 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_16/O
                         net (fo=3, routed)           1.054    23.911    alu_manual/alu/multiplier/p_1210_in
    SLICE_X47Y72         LUT6 (Prop_lut6_I5_O)        0.124    24.035 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_39/O
                         net (fo=4, routed)           0.828    24.863    alu_manual/alu/multiplier/p_1208_in
    SLICE_X47Y73         LUT4 (Prop_lut4_I1_O)        0.124    24.987 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_24/O
                         net (fo=5, routed)           1.381    26.368    alu_manual/alu/multiplier/p_1060_in
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    26.492 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_15/O
                         net (fo=8, routed)           0.974    27.466    alu_manual/alu/multiplier/p_959_in
    SLICE_X52Y73         LUT6 (Prop_lut6_I2_O)        0.124    27.590 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_13/O
                         net (fo=3, routed)           1.155    28.745    alu_manual/alu/multiplier/p_863_in
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.124    28.869 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_6/O
                         net (fo=3, routed)           1.100    29.969    alu_manual/alu/multiplier/p_611_in
    SLICE_X58Y69         LUT4 (Prop_lut4_I0_O)        0.152    30.121 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_6/O
                         net (fo=6, routed)           1.169    31.290    alu_manual/alu/multiplier/p_641_in
    SLICE_X60Y68         LUT4 (Prop_lut4_I3_O)        0.332    31.622 r  alu_manual/alu/multiplier/i_/io_led[1][3]_INST_0_i_12/O
                         net (fo=6, routed)           0.949    32.571    alu_manual/alu/multiplier/p_639_in
    SLICE_X58Y71         LUT6 (Prop_lut6_I4_O)        0.124    32.695 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_19/O
                         net (fo=6, routed)           0.838    33.533    alu_manual/alu/multiplier/p_531_in
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.124    33.657 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_13/O
                         net (fo=4, routed)           1.049    34.706    alu_manual/alu/multiplier/p_488_in
    SLICE_X62Y69         LUT6 (Prop_lut6_I1_O)        0.124    34.830 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_6/O
                         net (fo=2, routed)           1.145    35.976    alu_manual/alu/multiplier/p_337_in
    SLICE_X60Y66         LUT4 (Prop_lut4_I1_O)        0.150    36.126 r  alu_manual/alu/multiplier/i_/io_led[1][6]_INST_0_i_7/O
                         net (fo=3, routed)           0.839    36.965    alu_manual/alu/multiplier/p_303_in
    SLICE_X60Y65         LUT4 (Prop_lut4_I3_O)        0.356    37.321 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_6/O
                         net (fo=6, routed)           0.841    38.162    alu_manual/alu/multiplier/p_301_in
    SLICE_X61Y64         LUT4 (Prop_lut4_I3_O)        0.348    38.510 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_10/O
                         net (fo=5, routed)           0.995    39.505    alu_manual/alu/multiplier/p_299_in
    SLICE_X64Y64         LUT5 (Prop_lut5_I1_O)        0.150    39.655 r  alu_manual/alu/multiplier/i_/io_led[2][1]_INST_0_i_12/O
                         net (fo=3, routed)           0.818    40.473    alu_manual/alu/multiplier/i_/io_led[2][1]_INST_0_i_12_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I1_O)        0.328    40.801 r  alu_manual/alu/multiplier/i_/io_led[2][2]_INST_0_i_14/O
                         net (fo=2, routed)           1.036    41.837    alu_manual/alu/multiplier/p_157_in
    SLICE_X63Y63         LUT6 (Prop_lut6_I4_O)        0.124    41.961 r  alu_manual/alu/multiplier/i_/io_led[2][2]_INST_0_i_6/O
                         net (fo=3, routed)           1.090    43.051    alu_manual/alu/multiplier/p_107_in
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.124    43.175 r  alu_manual/alu/multiplier/i_/io_led[2][2]_INST_0_i_3/O
                         net (fo=1, routed)           0.815    43.990    alu_manual/multiplier/p_78_in
    SLICE_X60Y59         LUT6 (Prop_lut6_I2_O)        0.124    44.114 r  alu_manual/io_led[2][2]_INST_0_i_1/O
                         net (fo=1, routed)           1.685    45.800    io_led[2]_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         3.521    49.321 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000    49.321    io_led[2][2]
    H2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.854ns  (logic 8.754ns (20.426%)  route 34.101ns (79.573%))
  Logic Levels:           30  (LUT2=1 LUT4=7 LUT5=1 LUT6=20 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.617     5.201    alu_manual/CLK
    SLICE_X59Y66         FDRE                                         r  alu_manual/D_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  alu_manual/D_b_q_reg[1]/Q
                         net (fo=96, routed)          4.991    10.648    alu_manual/alu/multiplier/io_led[2][7]_INST_0_i_1[1]
    SLICE_X51Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.772 r  alu_manual/alu/multiplier/i_/led_OBUF[3]_inst_i_11/O
                         net (fo=5, routed)           0.837    11.609    alu_manual/alu/multiplier/p_2260_in
    SLICE_X49Y63         LUT6 (Prop_lut6_I4_O)        0.124    11.733 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_22/O
                         net (fo=3, routed)           0.679    12.411    alu_manual/alu/multiplier/p_2054_in
    SLICE_X50Y63         LUT4 (Prop_lut4_I0_O)        0.148    12.559 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_14/O
                         net (fo=6, routed)           1.009    13.569    alu_manual/alu/multiplier/p_2110_in
    SLICE_X49Y64         LUT6 (Prop_lut6_I5_O)        0.328    13.897 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_16/O
                         net (fo=4, routed)           0.550    14.447    alu_manual/alu/multiplier/p_2106_in
    SLICE_X47Y65         LUT6 (Prop_lut6_I4_O)        0.124    14.571 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_15/O
                         net (fo=4, routed)           1.238    15.809    alu_manual/alu/multiplier/p_1907_in
    SLICE_X48Y65         LUT6 (Prop_lut6_I0_O)        0.124    15.933 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_10/O
                         net (fo=9, routed)           0.839    16.772    alu_manual/alu/multiplier/p_1773_in
    SLICE_X48Y66         LUT6 (Prop_lut6_I3_O)        0.124    16.896 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_35/O
                         net (fo=4, routed)           1.068    17.964    alu_manual/alu/multiplier/p_1823_in
    SLICE_X46Y67         LUT6 (Prop_lut6_I4_O)        0.124    18.088 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_20/O
                         net (fo=4, routed)           0.825    18.913    alu_manual/alu/multiplier/p_1638_in
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.037 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_12/O
                         net (fo=8, routed)           1.422    20.459    alu_manual/alu/multiplier/p_1514_in
    SLICE_X46Y68         LUT6 (Prop_lut6_I3_O)        0.124    20.583 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_15/O
                         net (fo=4, routed)           1.197    21.780    alu_manual/alu/multiplier/p_1441_in
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.124    21.904 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_11/O
                         net (fo=3, routed)           0.829    22.733    alu_manual/alu/multiplier/p_1323_in
    SLICE_X48Y71         LUT6 (Prop_lut6_I2_O)        0.124    22.857 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_16/O
                         net (fo=3, routed)           1.054    23.911    alu_manual/alu/multiplier/p_1210_in
    SLICE_X47Y72         LUT6 (Prop_lut6_I5_O)        0.124    24.035 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_39/O
                         net (fo=4, routed)           0.828    24.863    alu_manual/alu/multiplier/p_1208_in
    SLICE_X47Y73         LUT4 (Prop_lut4_I1_O)        0.124    24.987 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_24/O
                         net (fo=5, routed)           1.381    26.368    alu_manual/alu/multiplier/p_1060_in
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    26.492 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_15/O
                         net (fo=8, routed)           0.974    27.466    alu_manual/alu/multiplier/p_959_in
    SLICE_X52Y73         LUT6 (Prop_lut6_I2_O)        0.124    27.590 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_13/O
                         net (fo=3, routed)           1.155    28.745    alu_manual/alu/multiplier/p_863_in
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.124    28.869 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_6/O
                         net (fo=3, routed)           1.100    29.969    alu_manual/alu/multiplier/p_611_in
    SLICE_X58Y69         LUT4 (Prop_lut4_I0_O)        0.152    30.121 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_6/O
                         net (fo=6, routed)           1.169    31.290    alu_manual/alu/multiplier/p_641_in
    SLICE_X60Y68         LUT4 (Prop_lut4_I3_O)        0.332    31.622 r  alu_manual/alu/multiplier/i_/io_led[1][3]_INST_0_i_12/O
                         net (fo=6, routed)           0.949    32.571    alu_manual/alu/multiplier/p_639_in
    SLICE_X58Y71         LUT6 (Prop_lut6_I4_O)        0.124    32.695 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_19/O
                         net (fo=6, routed)           0.838    33.533    alu_manual/alu/multiplier/p_531_in
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.124    33.657 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_13/O
                         net (fo=4, routed)           1.049    34.706    alu_manual/alu/multiplier/p_488_in
    SLICE_X62Y69         LUT6 (Prop_lut6_I1_O)        0.124    34.830 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_6/O
                         net (fo=2, routed)           1.145    35.976    alu_manual/alu/multiplier/p_337_in
    SLICE_X60Y66         LUT4 (Prop_lut4_I1_O)        0.150    36.126 r  alu_manual/alu/multiplier/i_/io_led[1][6]_INST_0_i_7/O
                         net (fo=3, routed)           0.839    36.965    alu_manual/alu/multiplier/p_303_in
    SLICE_X60Y65         LUT4 (Prop_lut4_I3_O)        0.356    37.321 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_6/O
                         net (fo=6, routed)           0.841    38.162    alu_manual/alu/multiplier/p_301_in
    SLICE_X61Y64         LUT4 (Prop_lut4_I3_O)        0.348    38.510 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_10/O
                         net (fo=5, routed)           0.995    39.505    alu_manual/alu/multiplier/p_299_in
    SLICE_X64Y64         LUT5 (Prop_lut5_I1_O)        0.150    39.655 r  alu_manual/alu/multiplier/i_/io_led[2][1]_INST_0_i_12/O
                         net (fo=3, routed)           0.829    40.484    alu_manual/alu/multiplier/i_/io_led[2][1]_INST_0_i_12_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I3_O)        0.328    40.812 r  alu_manual/alu/multiplier/i_/io_led[2][1]_INST_0_i_6/O
                         net (fo=2, routed)           0.800    41.611    alu_manual/alu/multiplier/p_143_in
    SLICE_X62Y62         LUT2 (Prop_lut2_I0_O)        0.124    41.735 r  alu_manual/alu/multiplier/i_/io_led[2][1]_INST_0_i_3/O
                         net (fo=1, routed)           0.810    42.545    alu_manual/multiplier/p_109_in
    SLICE_X60Y62         LUT6 (Prop_lut6_I2_O)        0.124    42.669 r  alu_manual/io_led[2][1]_INST_0_i_1/O
                         net (fo=1, routed)           1.861    44.530    io_led[2]_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         3.526    48.055 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000    48.055    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.613ns  (logic 8.147ns (20.059%)  route 32.467ns (79.941%))
  Logic Levels:           29  (LUT4=5 LUT6=23 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.617     5.201    alu_manual/CLK
    SLICE_X59Y66         FDRE                                         r  alu_manual/D_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  alu_manual/D_b_q_reg[1]/Q
                         net (fo=96, routed)          4.991    10.648    alu_manual/alu/multiplier/io_led[2][7]_INST_0_i_1[1]
    SLICE_X51Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.772 r  alu_manual/alu/multiplier/i_/led_OBUF[3]_inst_i_11/O
                         net (fo=5, routed)           0.837    11.609    alu_manual/alu/multiplier/p_2260_in
    SLICE_X49Y63         LUT6 (Prop_lut6_I4_O)        0.124    11.733 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_22/O
                         net (fo=3, routed)           0.679    12.411    alu_manual/alu/multiplier/p_2054_in
    SLICE_X50Y63         LUT4 (Prop_lut4_I0_O)        0.148    12.559 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_14/O
                         net (fo=6, routed)           1.009    13.569    alu_manual/alu/multiplier/p_2110_in
    SLICE_X49Y64         LUT6 (Prop_lut6_I5_O)        0.328    13.897 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_16/O
                         net (fo=4, routed)           0.550    14.447    alu_manual/alu/multiplier/p_2106_in
    SLICE_X47Y65         LUT6 (Prop_lut6_I4_O)        0.124    14.571 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_15/O
                         net (fo=4, routed)           1.238    15.809    alu_manual/alu/multiplier/p_1907_in
    SLICE_X48Y65         LUT6 (Prop_lut6_I0_O)        0.124    15.933 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_10/O
                         net (fo=9, routed)           0.839    16.772    alu_manual/alu/multiplier/p_1773_in
    SLICE_X48Y66         LUT6 (Prop_lut6_I3_O)        0.124    16.896 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_35/O
                         net (fo=4, routed)           1.068    17.964    alu_manual/alu/multiplier/p_1823_in
    SLICE_X46Y67         LUT6 (Prop_lut6_I4_O)        0.124    18.088 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_20/O
                         net (fo=4, routed)           0.825    18.913    alu_manual/alu/multiplier/p_1638_in
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.037 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_12/O
                         net (fo=8, routed)           1.422    20.459    alu_manual/alu/multiplier/p_1514_in
    SLICE_X46Y68         LUT6 (Prop_lut6_I3_O)        0.124    20.583 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_15/O
                         net (fo=4, routed)           1.197    21.780    alu_manual/alu/multiplier/p_1441_in
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.124    21.904 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_11/O
                         net (fo=3, routed)           0.829    22.733    alu_manual/alu/multiplier/p_1323_in
    SLICE_X48Y71         LUT6 (Prop_lut6_I2_O)        0.124    22.857 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_16/O
                         net (fo=3, routed)           1.054    23.911    alu_manual/alu/multiplier/p_1210_in
    SLICE_X47Y72         LUT6 (Prop_lut6_I5_O)        0.124    24.035 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_39/O
                         net (fo=4, routed)           0.828    24.863    alu_manual/alu/multiplier/p_1208_in
    SLICE_X47Y73         LUT4 (Prop_lut4_I1_O)        0.124    24.987 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_24/O
                         net (fo=5, routed)           1.381    26.368    alu_manual/alu/multiplier/p_1060_in
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    26.492 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_15/O
                         net (fo=8, routed)           0.974    27.466    alu_manual/alu/multiplier/p_959_in
    SLICE_X52Y73         LUT6 (Prop_lut6_I2_O)        0.124    27.590 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_13/O
                         net (fo=3, routed)           1.155    28.745    alu_manual/alu/multiplier/p_863_in
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.124    28.869 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_6/O
                         net (fo=3, routed)           1.100    29.969    alu_manual/alu/multiplier/p_611_in
    SLICE_X58Y69         LUT4 (Prop_lut4_I0_O)        0.152    30.121 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_6/O
                         net (fo=6, routed)           1.169    31.290    alu_manual/alu/multiplier/p_641_in
    SLICE_X60Y68         LUT4 (Prop_lut4_I3_O)        0.332    31.622 r  alu_manual/alu/multiplier/i_/io_led[1][3]_INST_0_i_12/O
                         net (fo=6, routed)           0.949    32.571    alu_manual/alu/multiplier/p_639_in
    SLICE_X58Y71         LUT6 (Prop_lut6_I4_O)        0.124    32.695 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_19/O
                         net (fo=6, routed)           0.838    33.533    alu_manual/alu/multiplier/p_531_in
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.124    33.657 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_13/O
                         net (fo=4, routed)           1.049    34.706    alu_manual/alu/multiplier/p_488_in
    SLICE_X62Y69         LUT6 (Prop_lut6_I1_O)        0.124    34.830 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_6/O
                         net (fo=2, routed)           1.145    35.976    alu_manual/alu/multiplier/p_337_in
    SLICE_X60Y66         LUT4 (Prop_lut4_I1_O)        0.150    36.126 r  alu_manual/alu/multiplier/i_/io_led[1][6]_INST_0_i_7/O
                         net (fo=3, routed)           0.815    36.941    alu_manual/alu/multiplier/p_303_in
    SLICE_X60Y65         LUT6 (Prop_lut6_I2_O)        0.328    37.269 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_8/O
                         net (fo=4, routed)           0.891    38.160    alu_manual/alu/multiplier/p_250_in
    SLICE_X61Y65         LUT6 (Prop_lut6_I5_O)        0.124    38.284 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_12/O
                         net (fo=4, routed)           0.839    39.123    alu_manual/alu/multiplier/p_248_in
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.124    39.247 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_6/O
                         net (fo=2, routed)           0.445    39.691    alu_manual/alu/multiplier/p_184_in
    SLICE_X63Y64         LUT6 (Prop_lut6_I5_O)        0.124    39.815 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_2/O
                         net (fo=1, routed)           0.522    40.338    alu_manual/M_multiplier_mul[24]
    SLICE_X60Y64         LUT6 (Prop_lut6_I2_O)        0.124    40.462 r  alu_manual/io_led[2][0]_INST_0_i_1/O
                         net (fo=1, routed)           1.828    42.290    io_led[2]_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         3.525    45.814 r  io_led[2][0]_INST_0/O
                         net (fo=0)                   0.000    45.814    io_led[2][0]
    G2                                                                r  io_led[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.106ns  (logic 7.875ns (20.136%)  route 31.232ns (79.864%))
  Logic Levels:           27  (LUT4=5 LUT6=21 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.617     5.201    alu_manual/CLK
    SLICE_X59Y66         FDRE                                         r  alu_manual/D_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  alu_manual/D_b_q_reg[1]/Q
                         net (fo=96, routed)          4.991    10.648    alu_manual/alu/multiplier/io_led[2][7]_INST_0_i_1[1]
    SLICE_X51Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.772 r  alu_manual/alu/multiplier/i_/led_OBUF[3]_inst_i_11/O
                         net (fo=5, routed)           0.837    11.609    alu_manual/alu/multiplier/p_2260_in
    SLICE_X49Y63         LUT6 (Prop_lut6_I4_O)        0.124    11.733 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_22/O
                         net (fo=3, routed)           0.679    12.411    alu_manual/alu/multiplier/p_2054_in
    SLICE_X50Y63         LUT4 (Prop_lut4_I0_O)        0.148    12.559 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_14/O
                         net (fo=6, routed)           1.009    13.569    alu_manual/alu/multiplier/p_2110_in
    SLICE_X49Y64         LUT6 (Prop_lut6_I5_O)        0.328    13.897 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_16/O
                         net (fo=4, routed)           0.550    14.447    alu_manual/alu/multiplier/p_2106_in
    SLICE_X47Y65         LUT6 (Prop_lut6_I4_O)        0.124    14.571 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_15/O
                         net (fo=4, routed)           1.238    15.809    alu_manual/alu/multiplier/p_1907_in
    SLICE_X48Y65         LUT6 (Prop_lut6_I0_O)        0.124    15.933 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_10/O
                         net (fo=9, routed)           0.839    16.772    alu_manual/alu/multiplier/p_1773_in
    SLICE_X48Y66         LUT6 (Prop_lut6_I3_O)        0.124    16.896 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_35/O
                         net (fo=4, routed)           1.068    17.964    alu_manual/alu/multiplier/p_1823_in
    SLICE_X46Y67         LUT6 (Prop_lut6_I4_O)        0.124    18.088 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_20/O
                         net (fo=4, routed)           0.825    18.913    alu_manual/alu/multiplier/p_1638_in
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.037 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_12/O
                         net (fo=8, routed)           1.422    20.459    alu_manual/alu/multiplier/p_1514_in
    SLICE_X46Y68         LUT6 (Prop_lut6_I3_O)        0.124    20.583 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_15/O
                         net (fo=4, routed)           1.197    21.780    alu_manual/alu/multiplier/p_1441_in
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.124    21.904 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_11/O
                         net (fo=3, routed)           0.829    22.733    alu_manual/alu/multiplier/p_1323_in
    SLICE_X48Y71         LUT6 (Prop_lut6_I2_O)        0.124    22.857 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_16/O
                         net (fo=3, routed)           1.054    23.911    alu_manual/alu/multiplier/p_1210_in
    SLICE_X47Y72         LUT6 (Prop_lut6_I5_O)        0.124    24.035 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_39/O
                         net (fo=4, routed)           0.828    24.863    alu_manual/alu/multiplier/p_1208_in
    SLICE_X47Y73         LUT4 (Prop_lut4_I1_O)        0.124    24.987 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_24/O
                         net (fo=5, routed)           1.381    26.368    alu_manual/alu/multiplier/p_1060_in
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    26.492 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_15/O
                         net (fo=8, routed)           0.974    27.466    alu_manual/alu/multiplier/p_959_in
    SLICE_X52Y73         LUT6 (Prop_lut6_I2_O)        0.124    27.590 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_13/O
                         net (fo=3, routed)           1.155    28.745    alu_manual/alu/multiplier/p_863_in
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.124    28.869 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_6/O
                         net (fo=3, routed)           1.100    29.969    alu_manual/alu/multiplier/p_611_in
    SLICE_X58Y69         LUT4 (Prop_lut4_I0_O)        0.152    30.121 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_6/O
                         net (fo=6, routed)           1.169    31.290    alu_manual/alu/multiplier/p_641_in
    SLICE_X60Y68         LUT4 (Prop_lut4_I3_O)        0.332    31.622 r  alu_manual/alu/multiplier/i_/io_led[1][3]_INST_0_i_12/O
                         net (fo=6, routed)           0.949    32.571    alu_manual/alu/multiplier/p_639_in
    SLICE_X58Y71         LUT6 (Prop_lut6_I4_O)        0.124    32.695 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_19/O
                         net (fo=6, routed)           0.838    33.533    alu_manual/alu/multiplier/p_531_in
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.124    33.657 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_13/O
                         net (fo=4, routed)           1.049    34.706    alu_manual/alu/multiplier/p_488_in
    SLICE_X62Y69         LUT6 (Prop_lut6_I1_O)        0.124    34.830 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_6/O
                         net (fo=2, routed)           1.145    35.976    alu_manual/alu/multiplier/p_337_in
    SLICE_X60Y66         LUT4 (Prop_lut4_I1_O)        0.150    36.126 r  alu_manual/alu/multiplier/i_/io_led[1][6]_INST_0_i_7/O
                         net (fo=3, routed)           0.815    36.941    alu_manual/alu/multiplier/p_303_in
    SLICE_X60Y65         LUT6 (Prop_lut6_I2_O)        0.328    37.269 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_8/O
                         net (fo=4, routed)           0.889    38.158    alu_manual/alu/multiplier/p_250_in
    SLICE_X61Y65         LUT6 (Prop_lut6_I4_O)        0.124    38.282 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_3/O
                         net (fo=1, routed)           0.303    38.585    alu_manual/multiplier/p_186_in
    SLICE_X60Y64         LUT6 (Prop_lut6_I2_O)        0.124    38.709 r  alu_manual/io_led[1][7]_INST_0_i_1/O
                         net (fo=1, routed)           2.098    40.807    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         3.501    44.307 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000    44.307    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.775ns  (logic 7.753ns (19.995%)  route 31.022ns (80.005%))
  Logic Levels:           26  (LUT4=6 LUT6=19 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.617     5.201    alu_manual/CLK
    SLICE_X59Y66         FDRE                                         r  alu_manual/D_b_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  alu_manual/D_b_q_reg[1]/Q
                         net (fo=96, routed)          4.991    10.648    alu_manual/alu/multiplier/io_led[2][7]_INST_0_i_1[1]
    SLICE_X51Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.772 r  alu_manual/alu/multiplier/i_/led_OBUF[3]_inst_i_11/O
                         net (fo=5, routed)           0.837    11.609    alu_manual/alu/multiplier/p_2260_in
    SLICE_X49Y63         LUT6 (Prop_lut6_I4_O)        0.124    11.733 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_22/O
                         net (fo=3, routed)           0.679    12.411    alu_manual/alu/multiplier/p_2054_in
    SLICE_X50Y63         LUT4 (Prop_lut4_I0_O)        0.148    12.559 r  alu_manual/alu/multiplier/i_/led_OBUF[6]_inst_i_14/O
                         net (fo=6, routed)           1.009    13.569    alu_manual/alu/multiplier/p_2110_in
    SLICE_X49Y64         LUT6 (Prop_lut6_I5_O)        0.328    13.897 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_16/O
                         net (fo=4, routed)           0.550    14.447    alu_manual/alu/multiplier/p_2106_in
    SLICE_X47Y65         LUT6 (Prop_lut6_I4_O)        0.124    14.571 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_15/O
                         net (fo=4, routed)           1.238    15.809    alu_manual/alu/multiplier/p_1907_in
    SLICE_X48Y65         LUT6 (Prop_lut6_I0_O)        0.124    15.933 r  alu_manual/alu/multiplier/i_/io_led[0][0]_INST_0_i_10/O
                         net (fo=9, routed)           0.839    16.772    alu_manual/alu/multiplier/p_1773_in
    SLICE_X48Y66         LUT6 (Prop_lut6_I3_O)        0.124    16.896 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_35/O
                         net (fo=4, routed)           1.068    17.964    alu_manual/alu/multiplier/p_1823_in
    SLICE_X46Y67         LUT6 (Prop_lut6_I4_O)        0.124    18.088 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_20/O
                         net (fo=4, routed)           0.825    18.913    alu_manual/alu/multiplier/p_1638_in
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.124    19.037 r  alu_manual/alu/multiplier/i_/io_led[0][3]_INST_0_i_12/O
                         net (fo=8, routed)           1.422    20.459    alu_manual/alu/multiplier/p_1514_in
    SLICE_X46Y68         LUT6 (Prop_lut6_I3_O)        0.124    20.583 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_15/O
                         net (fo=4, routed)           1.197    21.780    alu_manual/alu/multiplier/p_1441_in
    SLICE_X48Y70         LUT6 (Prop_lut6_I2_O)        0.124    21.904 r  alu_manual/alu/multiplier/i_/io_led[0][5]_INST_0_i_11/O
                         net (fo=3, routed)           0.829    22.733    alu_manual/alu/multiplier/p_1323_in
    SLICE_X48Y71         LUT6 (Prop_lut6_I2_O)        0.124    22.857 r  alu_manual/alu/multiplier/i_/io_led[0][6]_INST_0_i_16/O
                         net (fo=3, routed)           1.054    23.911    alu_manual/alu/multiplier/p_1210_in
    SLICE_X47Y72         LUT6 (Prop_lut6_I5_O)        0.124    24.035 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_39/O
                         net (fo=4, routed)           0.828    24.863    alu_manual/alu/multiplier/p_1208_in
    SLICE_X47Y73         LUT4 (Prop_lut4_I1_O)        0.124    24.987 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_24/O
                         net (fo=5, routed)           1.381    26.368    alu_manual/alu/multiplier/p_1060_in
    SLICE_X52Y72         LUT6 (Prop_lut6_I1_O)        0.124    26.492 r  alu_manual/alu/multiplier/i_/io_led[1][0]_INST_0_i_15/O
                         net (fo=8, routed)           0.974    27.466    alu_manual/alu/multiplier/p_959_in
    SLICE_X52Y73         LUT6 (Prop_lut6_I2_O)        0.124    27.590 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_13/O
                         net (fo=3, routed)           1.155    28.745    alu_manual/alu/multiplier/p_863_in
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.124    28.869 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_6/O
                         net (fo=3, routed)           1.100    29.969    alu_manual/alu/multiplier/p_611_in
    SLICE_X58Y69         LUT4 (Prop_lut4_I0_O)        0.152    30.121 r  alu_manual/alu/multiplier/i_/io_led[1][2]_INST_0_i_6/O
                         net (fo=6, routed)           1.169    31.290    alu_manual/alu/multiplier/p_641_in
    SLICE_X60Y68         LUT4 (Prop_lut4_I3_O)        0.332    31.622 r  alu_manual/alu/multiplier/i_/io_led[1][3]_INST_0_i_12/O
                         net (fo=6, routed)           0.949    32.571    alu_manual/alu/multiplier/p_639_in
    SLICE_X58Y71         LUT6 (Prop_lut6_I4_O)        0.124    32.695 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_19/O
                         net (fo=6, routed)           0.838    33.533    alu_manual/alu/multiplier/p_531_in
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.124    33.657 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_13/O
                         net (fo=4, routed)           1.049    34.706    alu_manual/alu/multiplier/p_488_in
    SLICE_X62Y69         LUT6 (Prop_lut6_I1_O)        0.124    34.830 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_6/O
                         net (fo=2, routed)           1.145    35.976    alu_manual/alu/multiplier/p_337_in
    SLICE_X60Y66         LUT4 (Prop_lut4_I1_O)        0.150    36.126 r  alu_manual/alu/multiplier/i_/io_led[1][6]_INST_0_i_7/O
                         net (fo=3, routed)           0.839    36.965    alu_manual/alu/multiplier/p_303_in
    SLICE_X60Y65         LUT4 (Prop_lut4_I1_O)        0.328    37.293 r  alu_manual/alu/multiplier/i_/io_led[1][6]_INST_0_i_3/O
                         net (fo=1, routed)           0.171    37.464    alu_manual/multiplier/p_232_in
    SLICE_X60Y65         LUT6 (Prop_lut6_I2_O)        0.124    37.588 r  alu_manual/io_led[1][6]_INST_0_i_1/O
                         net (fo=1, routed)           2.885    40.473    io_led[1]_OBUF[6]
    E6                   OBUF (Prop_obuf_I_O)         3.503    43.976 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000    43.976    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.125ns  (logic 1.453ns (68.395%)  route 0.672ns (31.605%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.590     1.534    alu_manual/CLK
    SLICE_X58Y61         FDRE                                         r  alu_manual/D_a_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  alu_manual/D_a_q_reg[26]/Q
                         net (fo=21, routed)          0.125     1.800    alu_manual/D_a_q[26]
    SLICE_X60Y61         LUT6 (Prop_lut6_I5_O)        0.045     1.845 r  alu_manual/io_led[2][2]_INST_0_i_4/O
                         net (fo=2, routed)           0.211     2.056    alu_manual/io_led[2][2]_INST_0_i_4_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I4_O)        0.045     2.101 r  alu_manual/io_led[2][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.335     2.436    io_led[2]_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.659 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000     3.659    io_led[2][2]
    H2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.146ns  (logic 1.458ns (67.929%)  route 0.688ns (32.071%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.590     1.534    alu_manual/CLK
    SLICE_X61Y61         FDRE                                         r  alu_manual/D_b_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.141     1.675 f  alu_manual/D_b_q_reg[25]/Q
                         net (fo=24, routed)          0.147     1.822    alu_manual/alu/multiplier/io_led[2][7]_INST_0_i_1[25]
    SLICE_X60Y61         LUT2 (Prop_lut2_I0_O)        0.045     1.867 r  alu_manual/alu/multiplier/i_/io_led[2][1]_INST_0_i_2/O
                         net (fo=1, routed)           0.143     2.010    alu_manual/alu_n_46
    SLICE_X60Y62         LUT6 (Prop_lut6_I1_O)        0.045     2.055 r  alu_manual/io_led[2][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.398     2.453    io_led[2]_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.680 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000     3.680    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.185ns  (logic 1.461ns (66.868%)  route 0.724ns (33.132%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.590     1.534    alu_manual/CLK
    SLICE_X61Y61         FDRE                                         r  alu_manual/D_b_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  alu_manual/D_b_q_reg[29]/Q
                         net (fo=8, routed)           0.208     1.882    alu_manual/D_b_q[29]
    SLICE_X61Y58         LUT6 (Prop_lut6_I0_O)        0.045     1.927 r  alu_manual/io_led[2][6]_INST_0_i_4/O
                         net (fo=2, routed)           0.167     2.095    alu_manual/io_led[2][6]_INST_0_i_4_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I4_O)        0.045     2.140 r  alu_manual/io_led[2][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.349     2.489    io_led[2]_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.719 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000     3.719    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.193ns  (logic 1.466ns (66.830%)  route 0.727ns (33.170%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.591     1.535    alu_manual/CLK
    SLICE_X62Y60         FDRE                                         r  alu_manual/D_b_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  alu_manual/D_b_q_reg[27]/Q
                         net (fo=11, routed)          0.184     1.860    alu_manual/alu/multiplier/io_led[2][7]_INST_0_i_1[27]
    SLICE_X63Y59         LUT6 (Prop_lut6_I3_O)        0.045     1.905 r  alu_manual/alu/multiplier/i_/io_led[2][4]_INST_0_i_2/O
                         net (fo=1, routed)           0.193     2.098    alu_manual/M_multiplier_mul[28]
    SLICE_X63Y58         LUT6 (Prop_lut6_I2_O)        0.045     2.143 r  alu_manual/io_led[2][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.350     2.493    io_led[2]_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.728 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000     3.728    io_led[2][4]
    K1                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.217ns  (logic 1.457ns (65.695%)  route 0.761ns (34.305%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.589     1.533    alu_manual/CLK
    SLICE_X63Y64         FDRE                                         r  alu_manual/D_b_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  alu_manual/D_b_q_reg[23]/Q
                         net (fo=21, routed)          0.180     1.854    alu_manual/alu/multiplier/io_led[2][7]_INST_0_i_1[23]
    SLICE_X63Y64         LUT6 (Prop_lut6_I3_O)        0.045     1.899 r  alu_manual/alu/multiplier/i_/io_led[2][0]_INST_0_i_2/O
                         net (fo=1, routed)           0.188     2.087    alu_manual/M_multiplier_mul[24]
    SLICE_X60Y64         LUT6 (Prop_lut6_I2_O)        0.045     2.132 r  alu_manual/io_led[2][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.392     2.524    io_led[2]_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.750 r  io_led[2][0]_INST_0/O
                         net (fo=0)                   0.000     3.750    io_led[2][0]
    G2                                                                r  io_led[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.233ns  (logic 1.481ns (66.323%)  route 0.752ns (33.677%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.586     1.530    alu_manual/CLK
    SLICE_X62Y68         FDRE                                         r  alu_manual/D_a_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  alu_manual/D_a_q_reg[1]/Q
                         net (fo=74, routed)          0.316     1.987    alu_manual/alu/multiplier/Q[1]
    SLICE_X58Y69         LUT4 (Prop_lut4_I3_O)        0.045     2.032 r  alu_manual/alu/multiplier/i_/io_led[1][1]_INST_0_i_3/O
                         net (fo=1, routed)           0.059     2.091    alu_manual/multiplier/p_537_in
    SLICE_X58Y69         LUT6 (Prop_lut6_I2_O)        0.045     2.136 r  alu_manual/io_led[1][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.377     2.513    io_led[1]_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         1.250     3.763 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000     3.763    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.238ns  (logic 1.460ns (65.254%)  route 0.778ns (34.746%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.590     1.534    alu_manual/CLK
    SLICE_X61Y61         FDRE                                         r  alu_manual/D_b_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  alu_manual/D_b_q_reg[29]/Q
                         net (fo=8, routed)           0.207     1.881    alu_manual/D_b_q[29]
    SLICE_X61Y58         LUT4 (Prop_lut4_I2_O)        0.045     1.926 r  alu_manual/io_led[2][5]_INST_0_i_4/O
                         net (fo=2, routed)           0.225     2.152    alu_manual/io_led[2][5]_INST_0_i_4_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I4_O)        0.045     2.197 r  alu_manual/io_led[2][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.346     2.542    io_led[2]_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.772 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000     3.772    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.281ns  (logic 1.486ns (65.148%)  route 0.795ns (34.852%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.590     1.534    alu_manual/CLK
    SLICE_X60Y60         FDRE                                         r  alu_manual/D_b_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.164     1.698 f  alu_manual/D_b_q_reg[31]/Q
                         net (fo=4, routed)           0.293     1.991    alu_manual/alu/multiplier/io_led[2][7]_INST_0_i_1[31]
    SLICE_X61Y60         LUT2 (Prop_lut2_I0_O)        0.045     2.036 r  alu_manual/alu/multiplier/i_/io_led[2][7]_INST_0_i_2/O
                         net (fo=1, routed)           0.082     2.118    alu_manual/alu_n_50
    SLICE_X61Y60         LUT6 (Prop_lut6_I1_O)        0.045     2.163 r  alu_manual/io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.420     2.583    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.815 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000     3.815    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.294ns  (logic 1.433ns (62.459%)  route 0.861ns (37.541%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.589     1.533    alu_manual/CLK
    SLICE_X63Y64         FDRE                                         r  alu_manual/D_b_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 f  alu_manual/D_b_q_reg[23]/Q
                         net (fo=21, routed)          0.246     1.919    alu_manual/alu/multiplier/io_led[2][7]_INST_0_i_1[23]
    SLICE_X60Y64         LUT2 (Prop_lut2_I0_O)        0.045     1.964 r  alu_manual/alu/multiplier/i_/io_led[1][7]_INST_0_i_2/O
                         net (fo=2, routed)           0.104     2.068    alu_manual/alu_n_14
    SLICE_X60Y64         LUT6 (Prop_lut6_I1_O)        0.045     2.113 r  alu_manual/io_led[1][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.512     2.625    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.827 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000     3.827    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.508ns (64.591%)  route 0.827ns (35.409%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.586     1.530    alu_manual/CLK
    SLICE_X60Y67         FDRE                                         r  alu_manual/D_a_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.164     1.694 f  alu_manual/D_a_q_reg[0]/Q
                         net (fo=78, routed)          0.205     1.899    alu_manual/alu/multiplier/Q[0]
    SLICE_X60Y66         LUT2 (Prop_lut2_I1_O)        0.045     1.944 r  alu_manual/alu/multiplier/i_/io_led[1][5]_INST_0_i_2/O
                         net (fo=1, routed)           0.091     2.035    alu_manual/alu_n_44
    SLICE_X60Y66         LUT6 (Prop_lut6_I1_O)        0.045     2.080 r  alu_manual/io_led[1][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.530     2.610    io_led[1]_OBUF[5]
    D1                   OBUF (Prop_obuf_I_O)         1.254     3.864 r  io_led[1][5]_INST_0/O
                         net (fo=0)                   0.000     3.864    io_led[1][5]
    D1                                                                r  io_led[1][5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            71 Endpoints
Min Delay            71 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.327ns  (logic 1.634ns (22.298%)  route 5.693ns (77.702%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.000     6.510    reset_cond/rst_n_IBUF
    SLICE_X59Y71         LUT1 (Prop_lut1_I0_O)        0.124     6.634 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.693     7.327    reset_cond/M_reset_cond_in
    SLICE_X59Y69         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.497     4.901    reset_cond/CLK
    SLICE_X59Y69         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.132ns  (logic 1.634ns (22.908%)  route 5.498ns (77.092%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.000     6.510    reset_cond/rst_n_IBUF
    SLICE_X59Y71         LUT1 (Prop_lut1_I0_O)        0.124     6.634 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.498     7.132    reset_cond/M_reset_cond_in
    SLICE_X61Y71         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.496     4.900    reset_cond/CLK
    SLICE_X61Y71         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.132ns  (logic 1.634ns (22.908%)  route 5.498ns (77.092%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.000     6.510    reset_cond/rst_n_IBUF
    SLICE_X59Y71         LUT1 (Prop_lut1_I0_O)        0.124     6.634 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.498     7.132    reset_cond/M_reset_cond_in
    SLICE_X61Y71         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.496     4.900    reset_cond/CLK
    SLICE_X61Y71         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.132ns  (logic 1.634ns (22.908%)  route 5.498ns (77.092%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.000     6.510    reset_cond/rst_n_IBUF
    SLICE_X59Y71         LUT1 (Prop_lut1_I0_O)        0.124     6.634 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.498     7.132    reset_cond/M_reset_cond_in
    SLICE_X61Y71         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.496     4.900    reset_cond/CLK
    SLICE_X61Y71         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 io_dip[1][6]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.601ns  (logic 1.536ns (23.268%)  route 5.065ns (76.732%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[1][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][6]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  D_a_q_reg[30]_i_1/O
                         net (fo=4, routed)           5.065     6.601    alu_manual/D[14]
    SLICE_X58Y67         FDRE                                         r  alu_manual/D_a_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.500     4.904    alu_manual/CLK
    SLICE_X58Y67         FDRE                                         r  alu_manual/D_a_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[1][7]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.317ns  (logic 1.534ns (24.289%)  route 4.783ns (75.711%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[1][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][7]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  D_a_q_reg[31]_i_2/O
                         net (fo=4, routed)           4.783     6.317    alu_manual/D[15]
    SLICE_X58Y67         FDRE                                         r  alu_manual/D_a_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.500     4.904    alu_manual/CLK
    SLICE_X58Y67         FDRE                                         r  alu_manual/D_a_q_reg[15]/C

Slack:                    inf
  Source:                 io_dip[1][6]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.316ns  (logic 1.536ns (24.321%)  route 4.780ns (75.679%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[1][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][6]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  D_a_q_reg[30]_i_1/O
                         net (fo=4, routed)           4.780     6.316    alu_manual/D[14]
    SLICE_X57Y67         FDRE                                         r  alu_manual/D_b_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.435     4.839    alu_manual/CLK
    SLICE_X57Y67         FDRE                                         r  alu_manual/D_b_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[1][7]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.896ns  (logic 1.534ns (26.021%)  route 4.362ns (73.979%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[1][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][7]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  D_a_q_reg[31]_i_2/O
                         net (fo=4, routed)           4.362     5.896    alu_manual/D[15]
    SLICE_X58Y64         FDRE                                         r  alu_manual/D_a_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.503     4.907    alu_manual/CLK
    SLICE_X58Y64         FDRE                                         r  alu_manual/D_a_q_reg[31]/C

Slack:                    inf
  Source:                 io_dip[1][6]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.842ns  (logic 1.536ns (26.293%)  route 4.306ns (73.707%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[1][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][6]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  D_a_q_reg[30]_i_1/O
                         net (fo=4, routed)           4.306     5.842    alu_manual/D[14]
    SLICE_X60Y61         FDRE                                         r  alu_manual/D_b_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.505     4.909    alu_manual/CLK
    SLICE_X60Y61         FDRE                                         r  alu_manual/D_b_q_reg[30]/C

Slack:                    inf
  Source:                 io_dip[1][7]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.726ns  (logic 1.534ns (26.796%)  route 4.192ns (73.204%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[1][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][7]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  D_a_q_reg[31]_i_2/O
                         net (fo=4, routed)           4.192     5.726    alu_manual/D[15]
    SLICE_X57Y67         FDRE                                         r  alu_manual/D_b_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.435     4.839    alu_manual/CLK
    SLICE_X57Y67         FDRE                                         r  alu_manual/D_b_q_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[0][5]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.579ns  (logic 0.230ns (39.691%)  route 0.349ns (60.309%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[0][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  D_a_q_reg[21]_i_1/O
                         net (fo=4, routed)           0.349     0.579    alu_manual/D[5]
    SLICE_X63Y66         FDRE                                         r  alu_manual/D_b_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.856     2.046    alu_manual/CLK
    SLICE_X63Y66         FDRE                                         r  alu_manual/D_b_q_reg[21]/C

Slack:                    inf
  Source:                 io_dip[0][4]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.588ns  (logic 0.236ns (40.141%)  route 0.352ns (59.859%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[0][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  D_a_q_reg[20]_i_1/O
                         net (fo=4, routed)           0.352     0.588    alu_manual/D[4]
    SLICE_X63Y67         FDRE                                         r  alu_manual/D_b_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.855     2.045    alu_manual/CLK
    SLICE_X63Y67         FDRE                                         r  alu_manual/D_b_q_reg[20]/C

Slack:                    inf
  Source:                 io_dip[0][4]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.236ns (39.291%)  route 0.365ns (60.709%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[0][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  D_a_q_reg[20]_i_1/O
                         net (fo=4, routed)           0.365     0.600    alu_manual/D[4]
    SLICE_X58Y67         FDRE                                         r  alu_manual/D_a_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.854     2.043    alu_manual/CLK
    SLICE_X58Y67         FDRE                                         r  alu_manual/D_a_q_reg[4]/C

Slack:                    inf
  Source:                 io_dip[0][3]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.254ns (40.320%)  route 0.376ns (59.680%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[0][3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  D_a_q_reg[19]_i_1/O
                         net (fo=4, routed)           0.376     0.630    alu_manual/D[3]
    SLICE_X62Y70         FDRE                                         r  alu_manual/D_a_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.852     2.042    alu_manual/CLK
    SLICE_X62Y70         FDRE                                         r  alu_manual/D_a_q_reg[3]/C

Slack:                    inf
  Source:                 io_dip[0][5]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.660ns  (logic 0.230ns (34.812%)  route 0.431ns (65.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[0][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  D_a_q_reg[21]_i_1/O
                         net (fo=4, routed)           0.431     0.660    alu_manual/D[5]
    SLICE_X58Y66         FDRE                                         r  alu_manual/D_a_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.855     2.044    alu_manual/CLK
    SLICE_X58Y66         FDRE                                         r  alu_manual/D_a_q_reg[21]/C

Slack:                    inf
  Source:                 io_dip[0][4]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.236ns (35.199%)  route 0.434ns (64.801%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[0][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  D_a_q_reg[20]_i_1/O
                         net (fo=4, routed)           0.434     0.670    alu_manual/D[4]
    SLICE_X58Y66         FDRE                                         r  alu_manual/D_a_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.855     2.044    alu_manual/CLK
    SLICE_X58Y66         FDRE                                         r  alu_manual/D_a_q_reg[20]/C

Slack:                    inf
  Source:                 io_dip[0][2]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.253ns (37.783%)  route 0.417ns (62.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[0][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  D_a_q_reg[18]_i_1/O
                         net (fo=4, routed)           0.417     0.670    alu_manual/D[2]
    SLICE_X62Y72         FDRE                                         r  alu_manual/D_a_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.850     2.040    alu_manual/CLK
    SLICE_X62Y72         FDRE                                         r  alu_manual/D_a_q_reg[2]/C

Slack:                    inf
  Source:                 io_dip[1][1]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.701ns  (logic 0.264ns (37.601%)  route 0.437ns (62.399%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  io_dip[1][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][1]
    D3                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  D_a_q_reg[25]_i_1/O
                         net (fo=4, routed)           0.437     0.701    alu_manual/D[9]
    SLICE_X62Y72         FDRE                                         r  alu_manual/D_a_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.850     2.040    alu_manual/CLK
    SLICE_X62Y72         FDRE                                         r  alu_manual/D_a_q_reg[9]/C

Slack:                    inf
  Source:                 io_dip[0][4]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.236ns (32.557%)  route 0.489ns (67.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[0][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  D_a_q_reg[20]_i_1/O
                         net (fo=4, routed)           0.489     0.725    alu_manual/D[4]
    SLICE_X59Y66         FDRE                                         r  alu_manual/D_b_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.855     2.044    alu_manual/CLK
    SLICE_X59Y66         FDRE                                         r  alu_manual/D_b_q_reg[4]/C

Slack:                    inf
  Source:                 io_dip[0][3]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.747ns  (logic 0.254ns (34.001%)  route 0.493ns (65.999%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[0][3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  D_a_q_reg[19]_i_1/O
                         net (fo=4, routed)           0.493     0.747    alu_manual/D[3]
    SLICE_X61Y68         FDRE                                         r  alu_manual/D_b_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.853     2.042    alu_manual/CLK
    SLICE_X61Y68         FDRE                                         r  alu_manual/D_b_q_reg[19]/C





