[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of NA555DR production of TEXAS INSTRUMENTS from the text:1\nSRR1\nTRIGTHRESVCC\nCONTRESET\nOUT\nDISCH\nGND\nÎÎÎ ÎÎÎ\nÎÎÎÎÎÎ\nÎÎÎÎ4 8\n5\n6\n2\n173\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nNA555 ,NE555 ,SA555 ,SE555\nSLFS022I –SEPTEMBER 1973 –REVISED SEPTEMBER 2014\nxx555 Precision Timers\n1Features 3Description\nThese devices areprecision timing circuits capable of\n1•Timing From Microseconds toHours\nproducing accurate time delays oroscillation. Inthe•Astable orMonostable Operationtime-delay ormono-stable mode ofoperation, the\n•Adjustable Duty Cycle timed interval iscontrolled byasingle external\nresistor and capacitor network. Inthea-stable mode •TTL-Compatible Output Can Sink orSource\nofoperation, thefrequency and duty cycle can be Upto200mA\ncontrolled independently with two external resistors•OnProducts Compliant toMIL-PRF-38535,andasingle external capacitor.AllParameters AreTested Unless Otherwise\nThe threshold and trigger levels normally aretwo- Noted. OnAllOther Products, Production\nthirds and one-third, respectively, ofVCC.These Processing Does NotNecessarily Include\nlevels can bealtered byuse ofthecontrol-voltageTesting ofAllParameters.terminal. When thetrigger input falls below thetrigger\nlevel, theflip-flop isset,and theoutput goes high. If2Applicationsthetrigger input isabove thetrigger level and the\n•Fingerprint Biometrics threshold input isabove thethreshold level, theflip-\nflopisreset andtheoutput islow. The reset (RESET)•IrisBiometricsinput canoverride allother inputs andcanbeused to•RFID Readerinitiate anew timing cycle. When RESET goes low,\ntheflip-flop isreset, and theoutput goes low. When\ntheoutput islow, alow-impedance path isprovided\nbetween discharge (DISCH) andground.\nThe output circuit iscapable ofsinking orsourcing\ncurrent upto200 mA. Operation isspecified for\nsupplies of5Vto15V.With a5-V supply, output\nlevels arecompatible with TTL inputs.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nPDIP (8) 9.81 mm×6.35 mm\nSOP (8) 6.20 mm×5.30 mm\nxx555\nTSSOP (8) 3.00 mm×4.40 mm\nSOIC (8) 4.90 mm×3.91 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedatasheet.\n4Simplified Schematic\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nNA555 ,NE555 ,SA555 ,SE555\nSLFS022I –SEPTEMBER 1973 –REVISED SEPTEMBER 2014 www.ti.com\nTable ofContents\n8.1 Overview ................................................................... 9 1Features .................................................................. 1\n8.2 Functional Block Diagram ......................................... 9 2Applications ........................................................... 1\n8.3 Feature Description ................................................... 93Description ............................................................. 1\n8.4 Device Functional Modes ........................................ 124Simplified Schematic ............................................. 1\n9Applications andImplementation ...................... 135Revision History ..................................................... 2\n9.1 Application Information ............................................ 136PinConfiguration andFunctions ......................... 39.2 Typical Applications ................................................ 137Specifications ......................................................... 410Power Supply Recommendations ..................... 187.1 Absolute Maximum Ratings ..................................... 4\n11Device andDocumentation Support ................. 197.2 Handling Ratings ....................................................... 4\n11.1 Related Links ........................................................ 197.3 Recommended Operating Conditions ....................... 4\n11.2 Trademarks ........................................................... 197.4 Electrical Characteristics ........................................... 5\n11.3 Electrostatic Discharge Caution ............................ 197.5 Operating Characteristics .......................................... 6\n11.4 Glossary ................................................................ 197.6 Typical Characteristics .............................................. 7\n12Mechanical, Packaging, andOrderable8Detailed Description .............................................. 9Information ........................................................... 19\n5Revision History\nChanges from Revision H(June 2010) toRevision I Page\n•Updated document tonew TIenhanced data sheet format. .................................................................................................. 1\n•Deleted Ordering Information table. ...................................................................................................................................... 1\n•Added Military Disclaimer toFeatures list.............................................................................................................................. 1\n•Added Applications. ................................................................................................................................................................ 1\n•Added Device Information table. ............................................................................................................................................ 1\n•Moved TstgtoHandling Ratings table. .................................................................................................................................... 4\n•Added DISCH switch on-state voltage parameter. ................................................................................................................. 5\n•Added Device andDocumentation Support section. ............................................................................................................ 19\n•Added ESD warning. ............................................................................................................................................................ 19\n•Added Mechanical, Packaging, andOrderable Information section. .................................................................................... 19\n2 Submit Documentation Feedback Copyright ©1973 –2014, Texas Instruments Incorporated\nProduct Folder Links: NA555 NE555 SA555 SE555\n1\n2\n3\n48\n7\n6\n5GND\nTRIG\nOUT\nRESETVCC\nDISCH\nTHRES\nCONT3 2 1 20 19\n9 10 11 12 134\n5\n6\n7\n818\n17\n16\n15\n14NC\nDISCH\nNC\nTHRES\nNCNC\nTRIG\nNC\nOUT\nNCNC\nGND\nNC\nCONTNCVCCNC\nNC\nRESETNCNC – No internal connectionNA555...D OR P PACKAGE\nNE555...D,P,PS,OR PW PACKAGE\nSA555...D OR P PACKAGE\nSE555...D,JG,OR P PACKAGE\n(TOPVIEW)SE555...FK PACKAGE\n(TOPVIEW)\nNA555 ,NE555 ,SA555 ,SE555\nwww.ti.com SLFS022I –SEPTEMBER 1973 –REVISED SEPTEMBER 2014\n6PinConfiguration andFunctions\nPinFunctions\nPIN\nD,P,PS,FK I/O DESCRIPTIONPW, JG NAME\nNO.\nControls comparator thresholds, Outputs 2/3VCC, allows bypass capacitorCONT 5 12 I/Oconnection\nDISCH 7 17 O Open collector output todischarge timing capacitor\nGND 1 2 – Ground\n1,3,4,6,8,\n9,11,13,NC – Nointernal connection14,16,18,\n19\nOUT 3 7 O High current timer output signal\nRESET 4 10 I Active lowreset input forces output anddischarge low.\nTHRES 6 15 I End oftiming input. THRES >CONT sets output lowanddischarge low\nTRIG 2 5 I Start oftiming input. TRIG <½CONT sets output high anddischarge open\nVCC 8 20 – Input supply voltage, 4.5Vto16V.(SE555 maximum is18V)\nCopyright ©1973 –2014, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: NA555 NE555 SA555 SE555\nNA555 ,NE555 ,SA555 ,SE555\nSLFS022I –SEPTEMBER 1973 –REVISED SEPTEMBER 2014 www.ti.com\n7Specifications\n7.1 Absolute Maximum Ratings(1)\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nVCC Supply voltage(2)18 V\nVI Input voltage CONT, RESET, THRES, TRIG VCC V\nIO Output current ±225 mA\nDpackage 97\nPpackage 85\nθJA Package thermal impedance(3)(4)°C/W\nPSpackage 95\nPWpackage 149\nFKpackage 5.61\nθJC Package thermal impedance(5)(6)°C/W\nJGpackage 14.5\nTJ Operating virtual junction temperature 150 °C\nCase temperature for60s FKpackage 260 °C\nLead temperature 1,6mm(1/16 in)from case for60s JGpackage 300 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Allvoltage values arewith respect toGND.\n(3) Maximum power dissipation isafunction ofTJ(max),θJA,andTA.Themaximum allowable power dissipation atanyallowable ambient\ntemperature isPD=(TJ(max) -TA)/θJA.Operating attheabsolute maximum TJof150°Ccanaffect reliability.\n(4) Thepackage thermal impedance iscalculated inaccordance with JESD 51-7.\n(5) Maximum power dissipation isafunction ofTJ(max),θJC,andTC.Themaximum allowable power dissipation atanyallowable case\ntemperature isPD=(TJ(max) -TC)/θJC.Operating attheabsolute maximum TJof150°Ccanaffect reliability.\n(6) Thepackage thermal impedance iscalculated inaccordance with MIL-STD-883.\n7.2 Handling Ratings\nPARAMETER DEFINITION MIN MAX UNIT\nTstg Storage temperature range –65 150 °C\n7.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nNA555, NE555, SA555 4.5 16\nVCC Supply voltage V\nSE555 4.5 18\nVI Input voltage CONT, RESET, THRES, andTRIG VCC V\nIO Output current ±200 mA\nNA555 –40 105\nNE555 0 70\nTA Operating free-air temperature °C\nSA555 –40 85\nSE555 –55 125\n4 Submit Documentation Feedback Copyright ©1973 –2014, Texas Instruments Incorporated\nProduct Folder Links: NA555 NE555 SA555 SE555\nNA555 ,NE555 ,SA555 ,SE555\nwww.ti.com SLFS022I –SEPTEMBER 1973 –REVISED SEPTEMBER 2014\n7.4 Electrical Characteristics\nVCC=5Vto15V,TA=25°C(unless otherwise noted)\nNA555\nSE555 NE555\nPARAMETER TEST CONDITIONS UNIT SA555\nMIN TYP MAX MIN TYP MAX\nVCC=15V 9.4 10 10.6 8.8 10 11.2\nTHRES voltage level V\nVCC=5V 2.7 3.3 4 2.4 3.3 4.2\nTHRES current(1)30 250 30 250 nA\n4.8 5 5.2 4.5 5 5.6\nVCC=15V\nTA=–55°Cto125°C 3 6\nTRIG voltage level V\n1.45 1.67 1.9 1.1 1.67 2.2\nVCC=5V\nTA=–55°Cto125°C 1.9\nTRIG current TRIG at0V 0.5 0.9 0.5 2μA\n0.3 0.7 1 0.3 0.7 1\nRESET voltage level V\nTA=–55°Cto125°C 1.1\nRESET atVCC 0.1 0.4 0.1 0.4\nRESET current mA\nRESET at0V –0.4 –1 –0.4 –1.5\nDISCH switch off-state20 100 20 100 nAcurrent\nDISCH switch on-stateVCC=5V,IO=8mA 0.15 0.4 Vvoltage\n9.6 10 10.4 9 10 11\nVCC=15V\nTA=–55°Cto125°C 9.6 10.4 CONT voltageV(open circuit) 2.9 3.3 3.8 2.6 3.3 4\nVCC=5V\nTA=–55°Cto125°C 2.9 3.8\n0.1 0.15 0.1 0.25\nVCC=15V,IOL=10mA\nTA=–55°Cto125°C 0.2\n0.4 0.5 0.4 0.75\nVCC=15V,IOL=50mA\nTA=–55°Cto125°C 1\n2 2.2 2 2.5\nVCC=15V,IOL=100mA\nLow-level output voltage TA=–55°Cto125°C 2.7 V\nVCC=15V,IOL=200mA 2.5 2.5\nVCC=5V,IOL=3.5mA TA=–55°Cto125°C 0.35\n0.1 0.2 0.1 0.35\nVCC=5V,IOL=5mA\nTA=–55°Cto125°C 0.8\nVCC=5V,IOL=8mA 0.15 0.25 0.15 0.4\n13 13.3 12.75 13.3\nVCC=15V,IOH=–100mA\nTA=–55°Cto125°C 12\nHigh-level output voltage VCC=15V,IOH=–200mA 12.5 12.5 V\n3 3.3 2.75 3.3\nVCC=5V,IOH=–100mA\nTA=–55°Cto125°C 2\nVCC=15V 10 12 10 15\nOutput low, Noload\nVCC=5V 3 5 3 6\nSupply current mA\nVCC=15V 9 10 9 13\nOutput high, Noload\nVCC=5V 2 4 2 5\n(1) This parameter influences themaximum value ofthetiming resistors RAandRBinthecircuit ofFigure 12.Forexample,\nwhen VCC=5V,themaximum value isR=RA+RB≉3.4MΩ,andforVCC=15V,themaximum value is10MΩ.\nCopyright ©1973 –2014, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: NA555 NE555 SA555 SE555\nNA555 ,NE555 ,SA555 ,SE555\nSLFS022I –SEPTEMBER 1973 –REVISED SEPTEMBER 2014 www.ti.com\n7.5 Operating Characteristics\nVCC=5Vto15V,TA=25°C(unless otherwise noted)\nNA555\nSE555 NE555 TESTPARAMETER UNIT SA555 CONDITIONS(1)\nMIN TYP MAX MIN TYP MAX\nEach timer, monostable(3)TA=25°C 0.5 1.5(4)1 3 Initial error oftiming%interval(2)Each timer, astable(5)1.5 2.25\nEach timer, monostable(3)TA=MIN toMAX 30 100(4)50 Temperature coefficient of ppm/\ntiming interval °C Each timer, astable(5)90 150\nEach timer, monostable(3)TA=25°C 0.05 0.2(4)0.1 0.5 Supply-voltage sensitivity of%/Vtiming interval Each timer, astable(5)0.15 0.3\nCL=15pF,Output-pulse risetime 100 200(4)100 300 nsTA=25°C\nCL=15pF,Output-pulse falltime 100 200(4)100 300 nsTA=25°C\n(1) Forconditions shown asMIN orMAX, usetheappropriate value specified under recommended operating conditions.\n(2) Timing interval error isdefined asthedifference between themeasured value andtheaverage value ofarandom sample from each\nprocess run.\n(3) Values specified areforadevice inamonostable circuit similar toFigure 9,with thefollowing component values: RA=2kΩto100kΩ,\nC=0.1μF.\n(4) Onproducts compliant toMIL-PRF-38535, thisparameter isnotproduction tested.\n(5) Values specified areforadevice inanastable circuit similar toFigure 12,with thefollowing component values: RA=1kΩto100kΩ,\nC=0.1μF.\n6 Submit Documentation Feedback Copyright ©1973 –2014, Texas Instruments Incorporated\nProduct Folder Links: NA555 NE555 SA555 SE555\n5\n4\n2\n1\n09\n3\n5 6 7 8 9 10 11− Supply Current − mA7\n6810\n12 13 14 15TA= 25°C\nTA= 125 °CTA= −55 °COutput Low,\nNo Load\nCCI\nVCC− Supply Voltage − V\n1\n0.995\n0.990\n0.985\n0 5 101.0051.0101.015\n15 20CCV\nPulse Duration Relative to Value at          = 10 V\nVCC− Supply Voltage − V8\nTA= 125 °CTA= 25°CTA= −55 °CVCC= 15 V\n− Low-Level Output Voltage − V\nVOL\nIOL− Low-Level Output Current − mA0.1\n0.04\n0.01\n1 2 4 7 10 20 40 70 1000.071\n0.40.710\n47\n0.020.22\n1\n0.6\n0.2\n01.41.82.0\n0.41.6\n0.81.2\n−\nIOH− High-Level Output Current − mATA= 125 °CTA= 25°C\n10070 40 20 107 4 2 1VCC= 5 V to 15 VTA= −55 °C\nVCCVOH− Voltage Drop − V\n)\n(\nTA= 125 °CTA= 25°C\nIOL− Low-Level Output Current − mAVCC= 5 V\nTA= −55 °C\n0.1\n0.04\n0.01\n1 2 4 7 10 20 40 70 1000.071\n0.40.710\n47\n0.020.22\n− Low-Level Output Voltage − V\nVOL\nVCC= 10 V\n− Low-Level Output Voltage − V\nVOL\nIOL− Low-Level Output Current − mA0.1\n0.04\n0.01\n1 2 4 7 10 20 40 70 1000.071\n0.40.710\n47\n0.020.22\nTA= 125 °CTA= 25°C\nTA= −55 °C\nNA555 ,NE555 ,SA555 ,SE555\nwww.ti.com SLFS022I –SEPTEMBER 1973 –REVISED SEPTEMBER 2014\n7.6 Typical Characteristics\nData fortemperatures below –40°Candabove 105°Careapplicable forSE555 circuits only.\nFigure 1.Low-Level Output Voltage Figure 2.Low-Level Output Voltage\nvsLow-Level Output Current vsLow-Level Output Current\nFigure 3.Low-Level Output Voltage Figure 4.Drop Between Supply Voltage andOutput\nvsLow-Level Output Current vsHigh-Level Output Current\nFigure 5.Supply Current Figure 6.Normalized Output Pulse Duration\nvsSupply Voltage (Monostable Operation)\nvsSupply Voltage\nCopyright ©1973 –2014, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: NA555 NE555 SA555 SE555\n01002003004005006007008009001000\n0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4\nLowest Level of Trigger Pulse – ×V CCtPD– Propagation Delay Time – nsTA= 125 C °\nTA= 70 C °\nTA= 25 C °\nTA= 0 C °\nTA= –55 C °\n8\n1\n0.995\n0.990\n0.985\n−75 −25 251.0051.0101.015\n75 125\nTA− Free-Air Temperature − °C−50 0 50 100VCC= 10 V\nPulse Duration Relative to Value at TA= 25C\n8\nNA555 ,NE555 ,SA555 ,SE555\nSLFS022I –SEPTEMBER 1973 –REVISED SEPTEMBER 2014 www.ti.com\nTypical Characteristics (continued)\nData fortemperatures below –40°Candabove 105°Careapplicable forSE555 circuits only.\nFigure 7.Normalized Output Pulse Duration\nFigure 8.Propagation Delay Time (Monostable Operation)\nvs vs\nLowest Voltage Level ofTrigger Pulse Free-Air Temperature\n8 Submit Documentation Feedback Copyright ©1973 –2014, Texas Instruments Incorporated\nProduct Folder Links: NA555 NE555 SA555 SE555\n1\nSRR1\nTRIGTHRESVCC\nCONTRESET\nOUT\nDISCH\nGND\nÎÎÎ ÎÎÎ\nÎÎÎÎÎÎ\nÎÎÎÎ4 8\n5\n6\n2\n173\nNA555 ,NE555 ,SA555 ,SE555\nwww.ti.com SLFS022I –SEPTEMBER 1973 –REVISED SEPTEMBER 2014\n8Detailed Description\n8.1 Overview\nThexx555 timer isapopular andeasy touseforgeneral purpose timing applications from 10µstohours orfrom\n<1mHz to100 kHz. Inthetime-delay ormono-stable mode ofoperation, thetimed interval iscontrolled bya\nsingle external resistor and capacitor network. Inthea-stable mode ofoperation, thefrequency and duty cycle\ncanbecontrolled independently with twoexternal resistors andasingle external capacitor. Maximum output sink\nanddischarge sink current isgreater forhigher VCC andless forlower VCC.\n8.2 Functional Block Diagram\nA. Pinnumbers shown arefortheD,JG,P,PS,andPWpackages.\nB. RESET canoverride TRIG, which canoverride THRES.\n8.3 Feature Description\n8.3.1 Mono-stable Operation\nFormono-stable operation, any ofthese timers can beconnected asshown inFigure 9.Iftheoutput islow,\napplication ofanegative-going pulse tothetrigger (TRIG) sets theflip-flop (Qgoes low), drives theoutput high,\nand turns offQ1. Capacitor Cthen ischarged through RAuntil thevoltage across thecapacitor reaches the\nthreshold voltage ofthethreshold (THRES) input. IfTRIG hasreturned toahigh level, theoutput ofthethreshold\ncomparator resets theflip-flop (Qgoes high), drives theoutput low, anddischarges Cthrough Q1.\nCopyright ©1973 –2014, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: NA555 NE555 SA555 SE555\nVoltage − 2 V/div\nTime − 0.1 ms/div\nÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏCapacitor V oltageOutput VoltageInput Voltage\nÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏRA = 9.1 kΩ\nCL = 0.01 µF\nRL = 1 kΩ\nSee Figure 9\n− Output Pulse Duration − s\nC − Capacitance − µF10\n1\n10−1\n10−2\n10−3\n10−4\n100 10 1 0.1 0.0110−5\n0.001twRA = 10 MΩ\nRA = 10 kΩ\nRA = 1 kΩRA = 100 kΩRA = 1 MΩ\nVCC\n(5 V to 15 V)\nRA\nRL\nOutput\nGNDOUTVCC CONT\nRESET\nDISCH\nTHRES\nTRIG Input\nÎÎÎ5 8\n4\n7\n6\n23\n1\nPin numbers shown are for the D, JG, P , PS, and PW packages.\nNA555 ,NE555 ,SA555 ,SE555\nSLFS022I –SEPTEMBER 1973 –REVISED SEPTEMBER 2014 www.ti.com\nFeature Description (continued)\nFigure 9.Circuit forMonostable Operation\nMonostable operation isinitiated when TRIG voltage falls below thetrigger threshold. Once initiated, the\nsequence ends only ifTRIG ishigh foratleast 10µsbefore theend ofthetiming interval. When thetrigger is\ngrounded, thecomparator storage time can beaslong as10µs,which limits theminimum monostable pulse\nwidth to10µs.Because ofthethreshold level and saturation voltage ofQ1, theoutput pulse duration is\napproximately tw=1.1R AC.Figure 11isaplotofthetime constant forvarious values ofRAandC.The threshold\nlevels andcharge rates both aredirectly proportional tothesupply voltage, VCC.The timing interval is,therefore,\nindependent ofthesupply voltage, solong asthesupply voltage isconstant during thetime interval.\nApplying anegative-going trigger pulse simultaneously toRESET andTRIG during thetiming interval discharges\nCandreinitiates thecycle, commencing onthepositive edge ofthereset pulse. The output isheld lowaslong\nasthereset pulse islow. Toprevent false triggering, when RESET isnotused, itshould beconnected toVCC.\nFigure 10.Typical Monostable Waveforms Figure 11.Output Pulse Duration vsCapacitance\n10 Submit Documentation Feedback Copyright ©1973 –2014, Texas Instruments Incorporated\nProduct Folder Links: NA555 NE555 SA555 SE555\nL B\nH A Bt RLow-to-high ratiot R R/c61 /c61/c43\nH B\nH L A Bt ROutput waveform duty cycle 1t t R 2R/c61 /c61 /c45/c43 /c43\nL B\nH L A Bt ROutput driver duty cyclet t R 2R/c61/c32/c32/c32/c32/c32/c32/c32/c32/c32/c32/c32/c32/c32/c61/c43 /c43\n/c40 /c41A B1.44frequencyR 2R C/c187/c43\n/c40 /c41H L A B period t t 0.693 R 2R C /c61 /c43 /c61 /c43\n/c40 /c41L Bt 0.693 R C/c61\n/c40 /c41H A Bt 0.693 R R C/c61 /c43\nGNDOUTVCC CONT\nRESET\nDISCH\nTHRES\nTRIG\nCRBRA\nOutputRL0.01 µFVCC\n(5 V to 15 V)\n(see Note A)\nÎÎÎ\nNOTE A: Decoupling  CONT voltage to ground with a capacitor can\nimprove operation. This should be evaluated for  individual\napplications.Open\n5 8\n4\n7\n6\n23\n1\nPin numbers shown are for the D, JG, P , PS, and PW packages.\nVoltage − 1 V/div\nTime − 0.5 ms/divtH\nCapacitor V oltageOutput Voltage tL\nÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎRA = 5 k/C0087 RL = 1 k/C0087\nRB = 3 k/C0087 See Figure 12\nC = 0.15 µF\nNA555 ,NE555 ,SA555 ,SE555\nwww.ti.com SLFS022I –SEPTEMBER 1973 –REVISED SEPTEMBER 2014\nFeature Description (continued)\n8.3.2 A-stable Operation\nAsshown inFigure 12,adding asecond resistor, RB,tothecircuit ofFigure 9andconnecting thetrigger input to\nthethreshold input causes thetimer toself-trigger andrunasamulti-vibrator. The capacitor Ccharges through\nRAandRBandthen discharges through RBonly. Therefore, theduty cycle iscontrolled bythevalues ofRAand\nRB.\nThis astable connection results incapacitor Ccharging and discharging between thethreshold-voltage level (≈\n0.67 ×VCC)and thetrigger-voltage level (≈0.33 ×VCC).Asinthemono-stable circuit, charge and discharge\ntimes (and, therefore, thefrequency andduty cycle) areindependent ofthesupply voltage.\nFigure 12.Circuit forAstable Operation Figure 13.Typical Astable Waveforms\nFigure 12shows typical waveforms generated during astable operation. The output high-level duration tHand\nlow-level duration tLcanbecalculated asfollows:\n(1)\n(2)\nOther useful relationships areshown below:\n(3)\n(4)\n(5)\n(6)\n(7)\nCopyright ©1973 –2014, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: NA555 NE555 SA555 SE555\nVoltage − 2 V/div\nTime − 0.1 ms/divCapacitor V oltageOutput VoltageInput Voltage\nÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏVCC = 5 V\nRA = 1250 Ω\nC = 0.02 µF\nSee Figure 9\nf − Free-Running Frequency − Hz\nC − Capacitance − µF100 k\n10 k\n1 k\n100\n10\n1\n10010 1 0.1 0.010.1\n0.001RA + 2 RB = 10 MΩRA + 2 RB = 1 MΩRA + 2 RB = 100 kΩRA + 2 RB = 10 kΩRA + 2 RB = 1 kΩ\nNA555 ,NE555 ,SA555 ,SE555\nSLFS022I –SEPTEMBER 1973 –REVISED SEPTEMBER 2014 www.ti.com\nFeature Description (continued)\nFigure 14.Free-Running Frequency\n8.3.3 Frequency Divider\nByadjusting thelength ofthetiming cycle, thebasic circuit ofFigure 9canbemade tooperate asafrequency\ndivider. Figure 15shows adivide-by-three circuit thatmakes useofthefactthatre-triggering cannot occur during\nthetiming cycle.\nFigure 15.Divide-by-Three Circuit Waveforms\n8.4 Device Functional Modes\nTable 1.Function Table\nRESET TRIGGER VOLTAGE(1)THRESHOLD VOLTAGE(1)OUTPUT DISCHARGE SWITCH\nLow Irrelevant Irrelevant Low On\nHigh <1/3VCC Irrelevant High Off\nHigh >1/3VCC >2/3VCC Low On\nHigh >1/3VCC <2/3VCC Aspreviously established\n(1) Voltage levels shown arenominal.\n12 Submit Documentation Feedback Copyright ©1973 –2014, Texas Instruments Incorporated\nProduct Folder Links: NA555 NE555 SA555 SE555\nVCC (5 V to 15 V)\nDISCHOUTVCC RESETRL RA\nA5T3644CTHRES\nGNDCONTTRIGInput\n0.01 µF\nÎÎÎÎÎÎÎÎÎÎÎÎOutput4 8\n3\n7\n62\n5\n1\nPin numbers shown are shown for the D, JG, P , PS, and PW packages.\nNA555 ,NE555 ,SA555 ,SE555\nwww.ti.com SLFS022I –SEPTEMBER 1973 –REVISED SEPTEMBER 2014\n9Applications andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe xx555 timer devices use resistor and capacitor charging delay toprovide aprogrammable time delay or\noperating frequency. This section presents asimplified discussion ofthedesign process.\n9.2 Typical Applications\n9.2.1 Missing-Pulse Detector\nThe circuit shown inFigure 16can beused todetect amissing pulse orabnormally long spacing between\nconsecutive pulses inatrain ofpulses. The timing interval ofthemonostable circuit isre-triggered continuously\nbytheinput pulse train aslong asthepulse spacing isless than thetiming interval. Alonger pulse spacing,\nmissing pulse, orterminated pulse train permits thetiming interval tobecompleted, thereby generating anoutput\npulse asshown inFigure 17.\nFigure 16.Circuit forMissing-Pulse Detector\n9.2.1.1 Design Requirements\nInput fault (missing pulses) must beinput high. Input stuck lowwillnotbedetected because timing capacitor "C"\nwillremain discharged.\n9.2.1.2 Detailed Design Procedure\nChoose RAandCsothatRA×C>[maximum normal input high time]. RLimproves VOH,butitisnotrequired for\nTTL compatibility.\nCopyright ©1973 –2014, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: NA555 NE555 SA555 SE555\nTHRES\nGND\nCRARLVCC (5 V to 15 V)\nOutput\nDISCHOUTVCC RESET\nTRIG\nCONTModulation\n Input\n(see Note A)Clock\nInput\nNOTE A: The modulating signal can be direct or capacitively coupled\nto CONT. For direct coupling, the ef fects of modulation source\nvoltage and impedance on the bias of the timer should be\nconsidered.4 8\n3\n7\n62\n5\nPin numbers shown are for the D, JG, P , PS, and PW packages.1\nTime − 0.1 ms/divVoltage − 2 V/div\nÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎVCC = 5 V\nRA = 1 kΩ\nC = 0.1 µF\nSee Figure 15\nCapacitor V oltage\nÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎOutput VoltageInput Voltage\nNA555 ,NE555 ,SA555 ,SE555\nSLFS022I –SEPTEMBER 1973 –REVISED SEPTEMBER 2014 www.ti.com\nTypical Applications (continued)\n9.2.1.3 Application Curves\nFigure 17.Completed Timing Waveforms forMissing-Pulse Detector\n9.2.2 Pulse-Width Modulation\nThe operation ofthetimer canbemodified bymodulating theinternal threshold and trigger voltages, which is\naccomplished byapplying anexternal voltage (orcurrent) toCONT. Figure 18shows acircuit forpulse-width\nmodulation. Acontinuous input pulse train triggers themonostable circuit, and acontrol signal modulates the\nthreshold voltage. Figure 19shows theresulting output pulse-width modulation. While asine-wave modulation\nsignal isshown, anywave shape could beused.\nFigure 18.Circuit forPulse-Width Modulation\n14 Submit Documentation Feedback Copyright ©1973 –2014, Texas Instruments Incorporated\nProduct Folder Links: NA555 NE555 SA555 SE555\nVoltage − 2 V/div\nTime − 0.5 ms/div\nÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏCapacitor V oltage\nÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏOutput Voltage\nÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏClock Input V oltage\nÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏRA = 3 kΩ\nC = 0.02 µF\nRL = 1 kΩ\nSee Figure 18\nÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏModulation Input V oltage\nNA555 ,NE555 ,SA555 ,SE555\nwww.ti.com SLFS022I –SEPTEMBER 1973 –REVISED SEPTEMBER 2014\nTypical Applications (continued)\n9.2.2.1 Design Requirements\nClock input must have VOLand VOHlevels that areless than and greater than 1/3VCC. Modulation input can\nvary from ground toVCC. The application must betolerant ofanonlinear transfer function; therelationship\nbetween modulation input andpulse width isnotlinear because thecapacitor charge isbased RConannegative\nexponential curve.\n9.2.2.2 Detailed Design Procedure\nChoose RAand Csothat RA×C=1/4[clock input period]. RLimproves VOH,butitisnotrequired forTTL\ncompatibility.\n9.2.2.3 Application Curves\nFigure 19.Pulse-Width-Modulation Waveforms\n9.2.3 Pulse-Position Modulation\nAsshown inFigure 20,any ofthese timers can beused asapulse-position modulator. This application\nmodulates thethreshold voltage and, thereby, thetime delay, ofafree-running oscillator. Figure 21shows a\ntriangular-wave modulation signal forsuch acircuit; however, anywave shape could beused.\nCopyright ©1973 –2014, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: NA555 NE555 SA555 SE555\nRBModulation\nInput\n(see Note A)CONTTRIGRESET V CC\nOUT\nDISCHVCC (5 V to 15 V)\nRL RA\nCGNDTHRES\nNOTE A: The modulating signal can be direct or capacitively coupled\nto CONT. For direct coupling, the ef fects of modulation\nsource voltage and impedance on the bias of the timer\nshould be considered.Pin numbers shown are for the D, JG, P , PS, and PW packages.4 8\n3\n7\n62\n5Output\nNA555 ,NE555 ,SA555 ,SE555\nSLFS022I –SEPTEMBER 1973 –REVISED SEPTEMBER 2014 www.ti.com\nTypical Applications (continued)\nFigure 20.Circuit forPulse-Position Modulation\n9.2.3.1 Design Requirements\nBoth DCand ACcoupled modulation input willchange theupper and lower voltage thresholds forthetiming\ncapacitor. Both frequency andduty cycle willvary with themodulation voltage.\n9.2.3.2 Detailed Design Procedure\nThenominal output frequency andduty cycle canbedetermined using formulas inA-stable Operation section. RL\nimproves VOH,butitisnotrequired forTTL compatibility.\n16 Submit Documentation Feedback Copyright ©1973 –2014, Texas Instruments Incorporated\nProduct Folder Links: NA555 NE555 SA555 SE555\nSVCC\nRESET V CC\nOUT\nDISCH\nGNDCONTTRIG4 8\n3\n7\n6\n152\nTHRESRC\nCC0.01\nCC = 14.7 µF\nRC = 100 kΩOutput CRESET V CC\nOUT\nDISCH\nGNDCONTTRIG4 8\n3\n7\n6\n152\nTHRESRB33 kΩ\n0.001\n0.01\nµF\nCB = 4.7 µF\nRB = 100 kΩOutput B Output A RA = 100 kΩCA = 10  µFµF0.01µF0.00133 kΩ RA\nTHRES2\n5\n16738 4\nTRIG\nCONT\nGNDDISCHOUTVCC RESET\nµFµF\nCB CA\nPin numbers shown are for the D, JG, P , PS, and PW packages.\nNOTE A: S closes momentarily at t = 0.\nVoltage − 2 V/div\nÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎRA = 3 kΩ\nRB = 500 Ω\nRL = 1 kΩ\nSee Figure 20ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎCapacitor V oltage\nÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎOutput Voltage\nÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎModulation Input V oltage\nTime − 0.1 ms/div\nNA555 ,NE555 ,SA555 ,SE555\nwww.ti.com SLFS022I –SEPTEMBER 1973 –REVISED SEPTEMBER 2014\nTypical Applications (continued)\n9.2.3.3 Application Curves\nFigure 21.Pulse-Position-Modulation Waveforms\n9.2.4 Sequential Timer\nMany applications, such ascomputers, require signals forinitializing conditions during start-up. Other\napplications, such astestequipment, require activation oftestsignals insequence. These timing circuits canbe\nconnected toprovide such sequential control. The timers can beused invarious combinations ofastable or\nmonostable circuit connections, with orwithout modulation, forextremely flexible waveform control. Figure 22\nshows asequencer circuit with possible applications inmany systems, and Figure 23shows theoutput\nwaveforms.\nFigure 22.Sequential Timer Circuit\nCopyright ©1973 –2014, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: NA555 NE555 SA555 SE555\nVoltage − 5 V/div\nt − Time − 1 s/div\nÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏSee Figure 22ÏÏÏÏÏÏÏÏÏÏÏÏOutput AÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏOutput BÏÏÏÏÏÏÏÏÏÏÏÏOutput CÏÏÏÏÏÏÏÏÏÏÏÏt = 0\nÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏtwC = 1.1 R CCC\nÏÏÏÏÏÏtwC\nÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏtwB = 1.1 R BCB\nÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏtwA = 1.1 R ACA\nÏÏÏÏÏÏÏÏÏÏÏÏtwA\nÏÏÏÏÏÏÏÏÏÏÏÏtwB\nNA555 ,NE555 ,SA555 ,SE555\nSLFS022I –SEPTEMBER 1973 –REVISED SEPTEMBER 2014 www.ti.com\nTypical Applications (continued)\n9.2.4.1 Design Requirements\nThesequential timer application chains together multiple mono-stable timers. Thejoining components arethe33-\nkΩresistors and 0.001- µFcapacitors. The output high tolowedge passes a10-µsstart pulse tothenext\nmonostable.\n9.2.4.2 Detailed Design Procedure\nThetiming resistors andcapacitors canbechosen using thisformula. tw=1.1×R×C.\n9.2.4.3 Application Curves\nFigure 23.Sequential Timer Waveforms\n10Power Supply Recommendations\nThe devices aredesigned tooperate from aninput voltage supply range between 4.5Vand 16V.(18Vfor\nSE555). Abypass capacitor ishighly recommended from VCC toground pin; ceramic 0.1µFcapacitor is\nsufficient.\n18 Submit Documentation Feedback Copyright ©1973 –2014, Texas Instruments Incorporated\nProduct Folder Links: NA555 NE555 SA555 SE555\nNA555 ,NE555 ,SA555 ,SE555\nwww.ti.com SLFS022I –SEPTEMBER 1973 –REVISED SEPTEMBER 2014\n11Device andDocumentation Support\n11.1 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 2.Related Links\nTECHNICAL TOOLS & SUPPORT &PARTS PRODUCT FOLDER SAMPLE &BUYDOCUMENTS SOFTWARE COMMUNITY\nNA555 Click here Click here Click here Click here Click here\nNE555 Click here Click here Click here Click here Click here\nSA555 Click here Click here Click here Click here Click here\nSE555 Click here Click here Click here Click here Click here\n11.2 Trademarks\nAlltrademarks aretheproperty oftheir respective owners.\n11.3 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n11.4 Glossary\nSLYZ022 —TIGlossary.\nThis glossary listsandexplains terms, acronyms anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical packaging and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser based versions ofthisdata sheet, refer tothelefthand navigation.\nCopyright ©1973 –2014, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: NA555 NE555 SA555 SE555\nPACKAGE OPTION ADDENDUM\nwww.ti.com 16-Jan-2023\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nJM38510/10901BPA ACTIVE CDIP JG 81Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 JM38510\n/10901BPASamples\nM38510/10901BPA ACTIVE CDIP JG 81Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 JM38510\n/10901BPASamples\nNA555D ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 NA555Samples\nNA555DG4 ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 NA555Samples\nNA555DR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 105 NA555Samples\nNA555P ACTIVE PDIP P850RoHS & Green NIPDAU | SN N / A for Pkg Type -40 to 105 NA555PSamples\nNA555PE4 ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type -40 to 105 NA555PSamples\nNE555D ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 NE555Samples\nNE555DG4 ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 NE555Samples\nNE555DR ACTIVE SOIC D82500RoHS & Green NIPDAU | SN Level-1-260C-UNLIM 0 to 70 NE555Samples\nNE555DRE4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 NE555Samples\nNE555DRG4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 NE555Samples\nNE555P ACTIVE PDIP P850RoHS & Green NIPDAU | SN N / A for Pkg Type 0 to 70 NE555PSamples\nNE555PE4 ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 NE555PSamples\nNE555PS ACTIVE SO PS 880RoHS & Green NIPDAU Level-1-260C-UNLIM N555Samples\nNE555PSR ACTIVE SO PS 82000RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 N555Samples\nNE555PSRE4 ACTIVE SO PS 82000RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 N555Samples\nNE555PSRG4 ACTIVE SO PS 82000RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 N555Samples\nNE555PW ACTIVE TSSOP PW 8150RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 N555Samples\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 16-Jan-2023\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nNE555PWG4 ACTIVE TSSOP PW 8150RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 N555Samples\nNE555PWR ACTIVE TSSOP PW 82000RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 N555Samples\nNE555PWRE4 ACTIVE TSSOP PW 82000RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 N555Samples\nNE555PWRG4 ACTIVE TSSOP PW 82000RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 N555Samples\nSA555D ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 SA555Samples\nSA555DE4 ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 SA555Samples\nSA555DG4 ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 SA555Samples\nSA555DR ACTIVE SOIC D82500RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 85 SA555Samples\nSA555DRE4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 SA555Samples\nSA555DRG4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 SA555Samples\nSA555P ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type -40 to 85 SA555PSamples\nSA555PE4 ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type -40 to 85 SA555PSamples\nSE555D ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 SE555Samples\nSE555DG4 ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 SE555Samples\nSE555DR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 SE555Samples\nSE555DRG4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 SE555Samples\nSE555FKB ACTIVE LCCC FK201Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 SE555FKBSamples\nSE555JG ACTIVE CDIP JG 81Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 SE555JGSamples\nSE555JGB ACTIVE CDIP JG 81Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 SE555JGBSamples\nSE555P ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type -55 to 125 SE555PSamples\n \nAddendum-Page 2\nPACKAGE OPTION ADDENDUM\nwww.ti.com 16-Jan-2023\n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF SE555, SE555M :\n•Catalog : SE555\n•Military : SE555M\n•Space : SE555-SP , SE555-SP\nAddendum-Page 3\nPACKAGE OPTION ADDENDUM\nwww.ti.com 16-Jan-2023\n NOTE: Qualified Version Definitions:\n•Catalog - TI\'s standard catalog product\n•Military - QML certified for Military and Defense Applications\n•Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application\nAddendum-Page 4\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 5-Apr-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nNA555DR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nNE555DR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nNE555DR SOIC D82500 330.0 12.8 6.45.22.18.012.0 Q1\nNE555DRG4 SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nNE555DRG4 SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nNE555PSR SO PS82000 330.0 16.48.356.62.412.016.0 Q1\nNE555PWR TSSOP PW 82000 330.0 12.4 7.03.61.68.012.0 Q1\nSA555DR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nSA555DRG4 SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nSE555DR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nSE555DRG4 SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 5-Apr-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nNA555DR SOIC D 82500 340.5 336.1 25.0\nNE555DR SOIC D 82500 340.5 336.1 25.0\nNE555DR SOIC D 82500 364.0 364.0 27.0\nNE555DRG4 SOIC D 82500 340.5 336.1 25.0\nNE555DRG4 SOIC D 82500 356.0 356.0 35.0\nNE555PSR SO PS 82000 356.0 356.0 35.0\nNE555PWR TSSOP PW 82000 356.0 356.0 35.0\nSA555DR SOIC D 82500 340.5 336.1 25.0\nSA555DRG4 SOIC D 82500 340.5 336.1 25.0\nSE555DR SOIC D 82500 350.0 350.0 43.0\nSE555DRG4 SOIC D 82500 350.0 350.0 43.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 5-Apr-2023\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nNA555D D SOIC 8 75 506.6 8 3940 4.32\nNA555D D SOIC 8 75 507 8 3940 4.32\nNA555DG4 D SOIC 8 75 506.6 8 3940 4.32\nNA555DG4 D SOIC 8 75 507 8 3940 4.32\nNA555P P PDIP 8 50 506 13.97 11230 4.32\nNA555P P PDIP 8 50 506.1 9 600 5.4\nNA555PE4 P PDIP 8 50 506 13.97 11230 4.32\nNE555D D SOIC 8 75 507 8 3940 4.32\nNE555D D SOIC 8 75 506.6 8 3940 4.32\nNE555DG4 D SOIC 8 75 507 8 3940 4.32\nNE555DG4 D SOIC 8 75 506.6 8 3940 4.32\nNE555P P PDIP 8 50 506 13.97 11230 4.32\nNE555P P PDIP 8 50 506.1 9 600 5.4\nNE555PE4 P PDIP 8 50 506 13.97 11230 4.32\nNE555PS PS SOP 8 80 530 10.5 4000 4.1\nNE555PW PW TSSOP 8 150 530 10.2 3600 3.5\nNE555PWG4 PW TSSOP 8 150 530 10.2 3600 3.5\nSA555D D SOIC 8 75 507 8 3940 4.32\nSA555DE4 D SOIC 8 75 507 8 3940 4.32\nSA555DG4 D SOIC 8 75 507 8 3940 4.32\nSA555P P PDIP 8 50 506 13.97 11230 4.32\nSA555PE4 P PDIP 8 50 506 13.97 11230 4.32\nSE555D D SOIC 8 75 505.46 6.76 3810 4\nSE555DG4 D SOIC 8 75 505.46 6.76 3810 4\nSE555FKB FK LCCC 20 1506.98 12.06 2030 NA\nSE555P P PDIP 8 50 506 13.97 11230 4.32\nPack Materials-Page 3\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.LCCC - 2.03 mm max height FK 20\nLEADLESS CERAMIC CHIP CARRIER 8.89 x 8.89, 1.27 mm pitch\n4229370\\/A\\\nwww.ti.comPACKAGE OUTLINE\nC\n.228-.244  TYP\n[5.80-6.19]\n.069 MAX\n[1.75]     6X .050\n[1.27]\n8X .012-.020     [0.31-0.51]2X\n.150[3.81]\n.005-.010  TYP[0.13-0.25]\n0- 8.004-.010[0.11-0.25].010[0.25]\n.016-.050[0.41-1.27]4X (0 -15)A\n.189-.197\n[4.81-5.00]\nNOTE 3\nB .150-.157\n[3.81-3.98]\nNOTE 4\n4X (0 -15)\n(.041)\n[1.04]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES:  1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.    Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed .006 [0.15] per side. 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA. 18\n.010 [0.25] C A B54PIN 1 ID AREASEATING PLANE\n.004 [0.1] C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.800\nwww.ti.comEXAMPLE BOARD LAYOUT\n.0028 MAX\n[0.07]ALL AROUND.0028 MIN[0.07]ALL AROUND (.213)\n[5.4]6X (.050 )\n[1.27]8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n(R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED\nMETALOPENINGSOLDER MASKMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:8XSYMM\n1\n458SEEDETAILS\nSYMM\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n6X (.050 )\n[1.27]\n(.213)\n[5.4](R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON .005 INCH [0.125 MM] THICK STENCIL\nSCALE:8XSYMM\nSYMM1\n458\n\n\nMECHANICAL DATA\nMCER001A – JANUARY 1995 – REVISED JANUARY 1997\nPOST OFFICE BOX 655303 • DALLAS, TEXAS 75265JG (R-GDIP-T8) CERAMIC DUAL-IN-LINE\n0.310 (7,87)\n0.290 (7,37)\n0.014 (0,36)0.008 (0,20)Seating Plane\n4040107/C 08/965\n4\n0.065 (1,65)0.045 (1,14)8\n1\n0.020 (0,51) MIN0.400 (10,16)\n0.355 (9,00)\n0.015 (0,38)0.023 (0,58)0.063 (1,60)\n0.015 (0,38)\n0.200 (5,08) MAX\n0.130 (3,30) MIN0.245 (6,22)0.280 (7,11)\n0.100 (2,54)0°–15°\nNOTES: A. All linear dimensions are in inches (millimeters).\nB. This drawing is subject to change without notice.\nC. This package can be hermetically sealed with a ceramic lid using glass frit.\nD. Index point is provided on cap for terminal identification.\nE. Falls within MIL STD 1835 GDIP1-T8\n\nwww.ti.comPACKAGE OUTLINE\nC\n TYP6.6\n6.2\n1.2 MAX6X 0.65\n8X 0.300.192X\n1.95\n0.150.05(0.15) TYP\n0- 80.25\nGAGE PLANE\n0.750.50A\nNOTE 33.1\n2.9\nB\nNOTE 44.5\n4.3\n4221848/A   02/2015TSSOP - 1.2 mm max height PW0008A\nSMALL OUTLINE PACKAGE\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-153, variation AA.\n 18\n0.1 CA B54PIN 1 ID\nAREASEATING PLANE\n0.1C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.800\nwww.ti.comEXAMPLE BOARD LAYOUT\n(5.8)\n0.05 MAX\nALL AROUND0.05 MINALL AROUND8X (1.5)\n8X (0.45)\n6X (0.65)(R )\nTYP0.05\n4221848/A   02/2015TSSOP - 1.2 mm max height PW0008A\nSMALL OUTLINE PACKAGE\nSYMM\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:10X1\n458\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILS\nNOT TO SCALESOLDER MASKOPENING METAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n(5.8)6X (0.65)8X (0.45)8X (1.5)\n(R ) TYP0.05\n4221848/A   02/2015TSSOP - 1.2 mm max height PW0008A\nSMALL OUTLINE PACKAGE\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SYMM\nSYMM1\n458\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:10X\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: NA555DR (Texas Instruments)

#### Key Specifications:
- **Voltage Ratings:**
  - Supply Voltage (VCC): 4.5V to 16V (18V for SE555)
- **Current Ratings:**
  - Output Current: ±200 mA
- **Power Consumption:**
  - Supply Current: 2 to 15 mA (depending on VCC)
- **Operating Temperature Range:**
  - NA555: -40°C to 105°C
  - NE555: 0°C to 70°C
  - SA555: -40°C to 85°C
  - SE555: -55°C to 125°C
- **Package Type:**
  - SOIC (8-pin)
- **Special Features:**
  - Precision timing circuits capable of producing accurate time delays or oscillation.
  - Astable or monostable operation modes.
  - TTL-compatible output can sink or source up to 200 mA.
  - Control voltage terminal for adjusting timing intervals.
- **Moisture Sensitive Level (MSL):**
  - Level 1 (JEDEC J-STD-020E)

#### Description:
The NA555DR is a precision timer integrated circuit (IC) that can be configured for various timing applications. It is part of the 555 timer family, which is widely used for generating precise time delays or oscillations. The device can operate in two modes: monostable (one-shot) and astable (oscillator), allowing it to be used in a variety of applications.

#### Typical Applications:
- **Timing Applications:** The NA555 can be used to create time delays ranging from microseconds to hours, making it suitable for applications such as timers and pulse generators.
- **Signal Processing:** It can be used in pulse-width modulation (PWM) circuits, frequency dividers, and missing-pulse detectors.
- **Biometric Systems:** Applications include fingerprint and iris recognition systems.
- **RFID Readers:** The timer can be utilized in RFID systems for timing and control functions.
- **Sequential Timers:** It can be configured to control sequences of operations in various electronic systems.

The NA555DR is a versatile and reliable component that is essential in many electronic designs, providing flexibility in timing and control applications.