verilog xil_defaultlib --include "../../../../SystemILATest.srcs/sources_1/bd/SystemILATest/ipshared/ec67/hdl" --include "../../../../SystemILATest.srcs/sources_1/bd/SystemILATest/ipshared/5bb9/hdl/verilog" --include "../../../../SystemILATest.srcs/sources_1/bd/SystemILATest/ipshared/70fd/hdl" --include "../../../../SystemILATest.srcs/sources_1/bd/SystemILATest/ipshared/b65a" --include "../../../../SystemILATest.srcs/sources_1/bd/SystemILATest/ipshared/6180/hdl/verilog" --include "../../../../SystemILATest.srcs/sources_1/bd/SystemILATest/ipshared/a08d/hdl/verilog" --include "../../../../SystemILATest.srcs/sources_1/bd/SystemILATest/ipshared/0a8d/hdl/verilog" --include "../../../../SystemILATest.srcs/sources_1/bd/SystemILATest/ipshared/0000/hdl/verilog" \
"../../../../SystemILATest.srcs/sources_1/bd/SystemILATest/ip/SystemILATest_processing_system7_0_0/sim/SystemILATest_processing_system7_0_0.v" \
"../../../../SystemILATest.srcs/sources_1/bd/SystemILATest/sim/SystemILATest.v" \
"../../../../SystemILATest.srcs/sources_1/bd/SystemILATest/ip/SystemILATest_clk_wiz_0_0/SystemILATest_clk_wiz_0_0_clk_wiz.v" \
"../../../../SystemILATest.srcs/sources_1/bd/SystemILATest/ip/SystemILATest_clk_wiz_0_0/SystemILATest_clk_wiz_0_0.v" \
"../../../../SystemILATest.srcs/sources_1/bd/SystemILATest/ip/SystemILATest_util_reduced_logic_0_0/sim/SystemILATest_util_reduced_logic_0_0.v" \
"../../../../SystemILATest.srcs/sources_1/bd/SystemILATest/ip/SystemILATest_util_reduced_logic_1_0/sim/SystemILATest_util_reduced_logic_1_0.v" \
"../../../../SystemILATest.srcs/sources_1/bd/SystemILATest/ip/SystemILATest_system_ila_0_0/bd_0/sim/bd_fa42.v" \
"../../../../SystemILATest.srcs/sources_1/bd/SystemILATest/ip/SystemILATest_system_ila_0_0/bd_0/ip/ip_0/sim/bd_fa42_ila_lib_0.v" \
"../../../../SystemILATest.srcs/sources_1/bd/SystemILATest/ip/SystemILATest_system_ila_0_0/bd_0/ip/ip_1/bd_fa42_g_inst_0_gigantic_mux.v" \
"../../../../SystemILATest.srcs/sources_1/bd/SystemILATest/ip/SystemILATest_system_ila_0_0/bd_0/ip/ip_1/sim/bd_fa42_g_inst_0.v" \
"../../../../SystemILATest.srcs/sources_1/bd/SystemILATest/ip/SystemILATest_system_ila_0_0/bd_0/ip/ip_2/sim/bd_fa42_slot_0_aw_0.v" \
"../../../../SystemILATest.srcs/sources_1/bd/SystemILATest/ip/SystemILATest_system_ila_0_0/bd_0/ip/ip_3/sim/bd_fa42_slot_0_w_0.v" \
"../../../../SystemILATest.srcs/sources_1/bd/SystemILATest/ip/SystemILATest_system_ila_0_0/bd_0/ip/ip_4/sim/bd_fa42_slot_0_b_0.v" \
"../../../../SystemILATest.srcs/sources_1/bd/SystemILATest/ip/SystemILATest_system_ila_0_0/bd_0/ip/ip_5/sim/bd_fa42_slot_0_ar_0.v" \
"../../../../SystemILATest.srcs/sources_1/bd/SystemILATest/ip/SystemILATest_system_ila_0_0/bd_0/ip/ip_6/sim/bd_fa42_slot_0_r_0.v" \
"../../../../SystemILATest.srcs/sources_1/bd/SystemILATest/ip/SystemILATest_system_ila_0_0/sim/SystemILATest_system_ila_0_0.v" \
"../../../../SystemILATest.srcs/sources_1/bd/SystemILATest/ip/SystemILATest_auto_pc_0/sim/SystemILATest_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
