// Seed: 3390046888
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_1;
  wire id_4;
  parameter id_5 = -1;
  logic id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  module_0 modCall_1 (
      id_20,
      id_7,
      id_20
  );
  output wire id_13;
  input wire id_12;
  output wire id_11;
  output logic [7:0] id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [-1 : -1] id_21 = 1, id_22, id_23, id_24;
  always @(posedge -1) id_24 = 1'b0;
  assign id_10[-1] = id_23;
endmodule
