
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v
# synth_design -part xc7z020clg484-3 -top winograd_transform_0 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top winograd_transform_0 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 90544 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.535 ; gain = 27.895 ; free physical = 219539 ; free virtual = 285991
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'winograd_transform_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:3]
INFO: [Synth 8-6157] synthesizing module 'winograd_dsp_16' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:1939]
INFO: [Synth 8-6155] done synthesizing module 'winograd_dsp_16' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:1939]
INFO: [Synth 8-6157] synthesizing module 'winograd_adder_16_20_4' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:1879]
INFO: [Synth 8-6155] done synthesizing module 'winograd_adder_16_20_4' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:1879]
WARNING: [Synth 8-6014] Unused sequential element valid_10_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:294]
WARNING: [Synth 8-6014] Unused sequential element valid_11_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:295]
WARNING: [Synth 8-6014] Unused sequential element valid_12_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:296]
INFO: [Synth 8-4471] merging register 'feature_reg_1_0_0_reg[15:0]' into 'input_buffer_0_0_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:353]
INFO: [Synth 8-4471] merging register 'feature_reg_1_1_0_reg[15:0]' into 'input_buffer_0_1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:354]
INFO: [Synth 8-4471] merging register 'feature_reg_1_2_0_reg[15:0]' into 'input_buffer_0_2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:355]
INFO: [Synth 8-4471] merging register 'feature_reg_1_3_0_reg[15:0]' into 'input_buffer_0_3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:356]
INFO: [Synth 8-4471] merging register 'feature_reg_1_4_0_reg[15:0]' into 'input_buffer_0_4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:357]
INFO: [Synth 8-4471] merging register 'feature_reg_1_5_0_reg[15:0]' into 'input_buffer_0_5_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:358]
INFO: [Synth 8-4471] merging register 'feature_reg_2_0_0_reg[15:0]' into 'input_buffer_1_0_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:359]
INFO: [Synth 8-4471] merging register 'feature_reg_2_1_0_reg[15:0]' into 'input_buffer_1_1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:360]
INFO: [Synth 8-4471] merging register 'feature_reg_2_2_0_reg[15:0]' into 'input_buffer_1_2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:361]
INFO: [Synth 8-4471] merging register 'feature_reg_2_3_0_reg[15:0]' into 'input_buffer_1_3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:362]
INFO: [Synth 8-4471] merging register 'feature_reg_2_4_0_reg[15:0]' into 'input_buffer_1_4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:363]
INFO: [Synth 8-4471] merging register 'feature_reg_2_5_0_reg[15:0]' into 'input_buffer_1_5_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:364]
INFO: [Synth 8-4471] merging register 'feature_reg_3_0_0_reg[15:0]' into 'input_buffer_2_0_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:365]
INFO: [Synth 8-4471] merging register 'feature_reg_3_1_0_reg[15:0]' into 'input_buffer_2_1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:366]
INFO: [Synth 8-4471] merging register 'feature_reg_3_2_0_reg[15:0]' into 'input_buffer_2_2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:367]
INFO: [Synth 8-4471] merging register 'feature_reg_3_3_0_reg[15:0]' into 'input_buffer_2_3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:368]
INFO: [Synth 8-4471] merging register 'feature_reg_3_4_0_reg[15:0]' into 'input_buffer_2_4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:369]
INFO: [Synth 8-4471] merging register 'feature_reg_3_5_0_reg[15:0]' into 'input_buffer_2_5_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:370]
INFO: [Synth 8-4471] merging register 'feature_reg_4_0_0_reg[15:0]' into 'input_buffer_3_0_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:371]
INFO: [Synth 8-4471] merging register 'feature_reg_4_1_0_reg[15:0]' into 'input_buffer_3_1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:372]
INFO: [Synth 8-4471] merging register 'feature_reg_4_2_0_reg[15:0]' into 'input_buffer_3_2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:373]
INFO: [Synth 8-4471] merging register 'feature_reg_4_3_0_reg[15:0]' into 'input_buffer_3_3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:374]
INFO: [Synth 8-4471] merging register 'feature_reg_4_4_0_reg[15:0]' into 'input_buffer_3_4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:375]
INFO: [Synth 8-4471] merging register 'feature_reg_4_5_0_reg[15:0]' into 'input_buffer_3_5_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:376]
INFO: [Synth 8-4471] merging register 'feature_reg_5_0_0_reg[15:0]' into 'input_buffer_4_0_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:377]
INFO: [Synth 8-4471] merging register 'feature_reg_5_1_0_reg[15:0]' into 'input_buffer_4_1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:378]
INFO: [Synth 8-4471] merging register 'feature_reg_5_2_0_reg[15:0]' into 'input_buffer_4_2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:379]
INFO: [Synth 8-4471] merging register 'feature_reg_5_3_0_reg[15:0]' into 'input_buffer_4_3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:380]
INFO: [Synth 8-4471] merging register 'feature_reg_5_4_0_reg[15:0]' into 'input_buffer_4_4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:381]
INFO: [Synth 8-4471] merging register 'feature_reg_5_5_0_reg[15:0]' into 'input_buffer_4_5_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:382]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_1_0_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:353]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_1_1_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:354]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_1_2_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:355]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_1_3_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:356]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_1_4_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:357]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_1_5_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:358]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_2_0_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:359]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_2_1_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:360]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_2_2_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:361]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_2_3_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:362]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_2_4_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:363]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_2_5_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:364]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_3_0_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:365]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_3_1_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:366]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_3_2_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:367]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_3_3_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:368]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_3_4_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:369]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_3_5_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:370]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_4_0_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:371]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_4_1_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:372]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_4_2_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:373]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_4_3_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:374]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_4_4_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:375]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_4_5_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:376]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_5_0_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:377]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_5_1_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:378]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_5_2_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:379]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_5_3_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:380]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_5_4_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:381]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_5_5_0_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:382]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_5_0_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:426]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_5_1_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:432]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_5_2_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:438]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_5_3_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:444]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_5_4_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:450]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_4_0_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:425]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_4_1_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:431]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_4_2_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:437]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_4_3_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:443]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_4_4_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:449]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_3_0_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:424]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_3_1_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:430]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_3_2_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:436]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_3_3_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:442]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_3_4_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:448]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_2_0_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:423]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_2_1_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:429]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_2_2_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:435]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_2_3_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:441]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_2_4_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:447]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_1_0_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:422]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_1_1_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:428]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_1_2_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:434]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_1_3_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:440]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_1_4_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:446]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_0_0_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:421]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_0_1_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:427]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_0_2_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:433]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_0_3_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:439]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_0_4_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:445]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_5_0_1_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:413]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_4_0_1_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:407]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_3_0_1_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:401]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_2_0_1_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:395]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_1_0_1_reg' and it is trimmed from '16' to '13' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:389]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_0_1_reg' and it is trimmed from '16' to '12' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:383]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_0_0_reg' and it is trimmed from '16' to '12' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:347]
WARNING: [Synth 8-3936] Found unconnected internal register 'input_buffer_0_0_reg' and it is trimmed from '16' to '13' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:316]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_5_1_1_reg' and it is trimmed from '16' to '15' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:414]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_4_1_1_reg' and it is trimmed from '16' to '15' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:408]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_3_1_1_reg' and it is trimmed from '16' to '15' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:402]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_2_1_1_reg' and it is trimmed from '16' to '15' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:396]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_1_1_1_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:390]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_1_1_reg' and it is trimmed from '16' to '13' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:384]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_1_0_reg' and it is trimmed from '16' to '13' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:348]
WARNING: [Synth 8-3936] Found unconnected internal register 'input_buffer_0_1_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:317]
WARNING: [Synth 8-3936] Found unconnected internal register 'input_buffer_1_1_reg' and it is trimmed from '16' to '15' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:317]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_1_2_1_reg' and it is trimmed from '16' to '15' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:391]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_2_1_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:385]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_2_0_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:349]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_1_3_1_reg' and it is trimmed from '16' to '15' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:392]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_3_1_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:386]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_3_0_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:350]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_1_4_1_reg' and it is trimmed from '16' to '15' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:393]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_4_1_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:387]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_4_0_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:351]
WARNING: [Synth 8-3936] Found unconnected internal register 'input_buffer_0_4_reg' and it is trimmed from '16' to '15' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:320]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_1_5_1_reg' and it is trimmed from '16' to '15' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:394]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_5_1_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:388]
WARNING: [Synth 8-3936] Found unconnected internal register 'feature_reg_0_5_0_reg' and it is trimmed from '16' to '14' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:352]
WARNING: [Synth 8-3936] Found unconnected internal register 'input_buffer_0_5_reg' and it is trimmed from '16' to '15' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:321]
INFO: [Synth 8-4471] merging register 'feature_reg_2_2_1_reg[15:0]' into 'input_buffer_0_2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:397]
INFO: [Synth 8-4471] merging register 'feature_reg_2_3_1_reg[15:0]' into 'input_buffer_0_3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:398]
INFO: [Synth 8-4471] merging register 'feature_reg_3_2_1_reg[15:0]' into 'input_buffer_1_2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:403]
INFO: [Synth 8-4471] merging register 'feature_reg_3_3_1_reg[15:0]' into 'input_buffer_1_3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:404]
INFO: [Synth 8-4471] merging register 'feature_reg_3_4_1_reg[15:0]' into 'input_buffer_1_4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:405]
INFO: [Synth 8-4471] merging register 'feature_reg_3_5_1_reg[15:0]' into 'input_buffer_1_5_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:406]
INFO: [Synth 8-4471] merging register 'feature_reg_4_2_1_reg[15:0]' into 'input_buffer_2_2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:409]
INFO: [Synth 8-4471] merging register 'feature_reg_4_3_1_reg[15:0]' into 'input_buffer_2_3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:410]
INFO: [Synth 8-4471] merging register 'feature_reg_4_4_1_reg[15:0]' into 'input_buffer_2_4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:411]
INFO: [Synth 8-4471] merging register 'feature_reg_4_5_1_reg[15:0]' into 'input_buffer_2_5_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:412]
INFO: [Synth 8-4471] merging register 'feature_reg_5_2_1_reg[15:0]' into 'input_buffer_3_2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:415]
INFO: [Synth 8-4471] merging register 'feature_reg_5_3_1_reg[15:0]' into 'input_buffer_3_3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:416]
INFO: [Synth 8-4471] merging register 'feature_reg_5_4_1_reg[15:0]' into 'input_buffer_3_4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:417]
INFO: [Synth 8-4471] merging register 'feature_reg_5_5_1_reg[15:0]' into 'input_buffer_3_5_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:418]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_2_2_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:397]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_2_3_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:398]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_3_2_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:403]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_3_3_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:404]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_3_4_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:405]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_3_5_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:406]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_4_2_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:409]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_4_3_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:410]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_4_4_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:411]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_4_5_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:412]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_5_2_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:415]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_5_3_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:416]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_5_4_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:417]
WARNING: [Synth 8-6014] Unused sequential element feature_reg_5_5_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:418]
INFO: [Synth 8-6155] done synthesizing module 'winograd_transform_0' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:3]
WARNING: [Synth 8-3331] design winograd_adder_16_20_4 has unconnected port clken
WARNING: [Synth 8-3331] design winograd_dsp_16 has unconnected port ena
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_0_1[15]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_0_1[14]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_0_1[13]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_0_1[12]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_0_1[11]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_0_1[10]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_0_1[9]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_0_1[8]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_0_1[7]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_0_1[6]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_0_1[5]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_0_1[4]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_0_1[3]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_0_1[2]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_0_1[1]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_0_1[0]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_1_1[15]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_1_1[14]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_1_1[13]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_1_1[12]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_1_1[11]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_1_1[10]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_1_1[9]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_1_1[8]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_1_1[7]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_1_1[6]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_1_1[5]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_1_1[4]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_1_1[3]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_1_1[2]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_1_1[1]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_1_1[0]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_2_1[15]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_2_1[14]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_2_1[13]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_2_1[12]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_2_1[11]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_2_1[10]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_2_1[9]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_2_1[8]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_2_1[7]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_2_1[6]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_2_1[5]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_2_1[4]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_2_1[3]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_2_1[2]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_2_1[1]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_2_1[0]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_3_1[15]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_3_1[14]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_3_1[13]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_3_1[12]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_3_1[11]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_3_1[10]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_3_1[9]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_3_1[8]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_3_1[7]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_3_1[6]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_3_1[5]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_3_1[4]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_3_1[3]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_3_1[2]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_3_1[1]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_3_1[0]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_4_1[15]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_4_1[14]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_4_1[13]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_4_1[12]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_4_1[11]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_4_1[10]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_4_1[9]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_4_1[8]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_4_1[7]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_4_1[6]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_4_1[5]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_4_1[4]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_4_1[3]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_4_1[2]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_4_1[1]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_4_1[0]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_5_1[15]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_5_1[14]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_5_1[13]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_5_1[12]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_5_1[11]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_5_1[10]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_5_1[9]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_5_1[8]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_5_1[7]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_5_1[6]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_5_1[5]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_5_1[4]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_5_1[3]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_5_1[2]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_5_1[1]
WARNING: [Synth 8-3331] design winograd_transform_0 has unconnected port i_result_5_1[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.301 ; gain = 73.660 ; free physical = 219511 ; free virtual = 285963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.301 ; gain = 73.660 ; free physical = 219512 ; free virtual = 285964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1555.301 ; gain = 81.660 ; free physical = 219512 ; free virtual = 285964
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5544] ROM "coefa" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coefb" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'input_buffer_1_1_reg[14:0]' into 'feature_reg_3_1_1_reg[14:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:317]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_0_5_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:451]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_1_5_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:452]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_2_5_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:453]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_3_5_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:454]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_4_5_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:455]
WARNING: [Synth 8-3936] Found unconnected internal register 'output_buffer_5_5_reg' and it is trimmed from '20' to '16' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:456]
INFO: [Synth 8-5544] ROM "calculate" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1568.438 ; gain = 94.797 ; free physical = 219445 ; free virtual = 285897
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 36    
	   2 Input     19 Bit       Adders := 72    
	   2 Input     18 Bit       Adders := 144   
	   2 Input     17 Bit       Adders := 288   
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 36    
	               19 Bit    Registers := 72    
	               18 Bit    Registers := 144   
	               17 Bit    Registers := 288   
	               16 Bit    Registers := 181   
	               15 Bit    Registers := 10    
	               14 Bit    Registers := 14    
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   3 Input     16 Bit        Muxes := 56    
	   9 Input     16 Bit        Muxes := 56    
	   2 Input     16 Bit        Muxes := 30    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module winograd_transform_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 69    
	               15 Bit    Registers := 10    
	               14 Bit    Registers := 14    
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 30    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module winograd_dsp_16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 2     
	   9 Input     16 Bit        Muxes := 2     
Module winograd_adder_16_20_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 8     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 4     
	               17 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP resa_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register ay_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: register resa_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: operator resa_reg0 is absorbed into DSP resa_reg_reg.
DSP Report: Generating DSP resb_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register by_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: register resb_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: operator resb_reg0 is absorbed into DSP resb_reg_reg.
DSP Report: Generating DSP resa_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register ay_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: register resa_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: operator resa_reg0 is absorbed into DSP resa_reg_reg.
DSP Report: Generating DSP resb_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register by_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: register resb_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: operator resb_reg0 is absorbed into DSP resb_reg_reg.
DSP Report: Generating DSP resa_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register ay_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: register resa_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: operator resa_reg0 is absorbed into DSP resa_reg_reg.
DSP Report: Generating DSP resb_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register by_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: register resb_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: operator resb_reg0 is absorbed into DSP resb_reg_reg.
DSP Report: Generating DSP resa_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register ay_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: register resa_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: operator resa_reg0 is absorbed into DSP resa_reg_reg.
DSP Report: Generating DSP resb_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register by_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: register resb_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: operator resb_reg0 is absorbed into DSP resb_reg_reg.
DSP Report: Generating DSP resa_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register ay_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: register resa_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: operator resa_reg0 is absorbed into DSP resa_reg_reg.
DSP Report: Generating DSP resb_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register by_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: register resb_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: operator resb_reg0 is absorbed into DSP resb_reg_reg.
DSP Report: Generating DSP resa_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register ay_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: register resa_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: operator resa_reg0 is absorbed into DSP resa_reg_reg.
DSP Report: Generating DSP resb_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register by_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: register resb_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: operator resb_reg0 is absorbed into DSP resb_reg_reg.
DSP Report: Generating DSP resa_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register ay_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: register resa_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: operator resa_reg0 is absorbed into DSP resa_reg_reg.
DSP Report: Generating DSP resb_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register by_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: register resb_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: operator resb_reg0 is absorbed into DSP resb_reg_reg.
DSP Report: Generating DSP resa_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register ay_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: register resa_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: operator resa_reg0 is absorbed into DSP resa_reg_reg.
DSP Report: Generating DSP resb_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register by_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: register resb_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: operator resb_reg0 is absorbed into DSP resb_reg_reg.
DSP Report: Generating DSP resa_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register ay_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: register resa_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: operator resa_reg0 is absorbed into DSP resa_reg_reg.
DSP Report: Generating DSP resb_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register by_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: register resb_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: operator resb_reg0 is absorbed into DSP resb_reg_reg.
DSP Report: Generating DSP resa_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register ay_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: register resa_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: operator resa_reg0 is absorbed into DSP resa_reg_reg.
DSP Report: Generating DSP resb_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register by_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: register resb_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: operator resb_reg0 is absorbed into DSP resb_reg_reg.
DSP Report: Generating DSP resa_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register ay_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: register resa_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: operator resa_reg0 is absorbed into DSP resa_reg_reg.
DSP Report: Generating DSP resb_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register by_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: register resb_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: operator resb_reg0 is absorbed into DSP resb_reg_reg.
DSP Report: Generating DSP resa_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register ay_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: register resa_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: operator resa_reg0 is absorbed into DSP resa_reg_reg.
DSP Report: Generating DSP resb_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register by_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: register resb_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: operator resb_reg0 is absorbed into DSP resb_reg_reg.
DSP Report: Generating DSP resa_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register ay_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: register resa_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: operator resa_reg0 is absorbed into DSP resa_reg_reg.
DSP Report: Generating DSP resb_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register by_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: register resb_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: operator resb_reg0 is absorbed into DSP resb_reg_reg.
DSP Report: Generating DSP resa_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register ay_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: register resa_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: operator resa_reg0 is absorbed into DSP resa_reg_reg.
DSP Report: Generating DSP resb_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register by_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: register resb_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: operator resb_reg0 is absorbed into DSP resb_reg_reg.
DSP Report: Generating DSP resa_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register ay_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: register resa_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: operator resa_reg0 is absorbed into DSP resa_reg_reg.
DSP Report: Generating DSP resb_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register by_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: register resb_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: operator resb_reg0 is absorbed into DSP resb_reg_reg.
DSP Report: Generating DSP resa_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register ay_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: register resa_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: operator resa_reg0 is absorbed into DSP resa_reg_reg.
DSP Report: Generating DSP resb_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register by_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: register resb_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: operator resb_reg0 is absorbed into DSP resb_reg_reg.
DSP Report: Generating DSP resa_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register ay_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: register resa_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: operator resa_reg0 is absorbed into DSP resa_reg_reg.
DSP Report: Generating DSP resb_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register by_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: register resb_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: operator resb_reg0 is absorbed into DSP resb_reg_reg.
DSP Report: Generating DSP resa_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register ay_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: register resa_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: operator resa_reg0 is absorbed into DSP resa_reg_reg.
DSP Report: Generating DSP resb_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register by_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: register resb_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: operator resb_reg0 is absorbed into DSP resb_reg_reg.
DSP Report: Generating DSP resa_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register ay_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: register resa_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: operator resa_reg0 is absorbed into DSP resa_reg_reg.
DSP Report: Generating DSP resb_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register by_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: register resb_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: operator resb_reg0 is absorbed into DSP resb_reg_reg.
DSP Report: Generating DSP resa_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register ay_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: register resa_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: operator resa_reg0 is absorbed into DSP resa_reg_reg.
DSP Report: Generating DSP resb_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register by_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: register resb_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: operator resb_reg0 is absorbed into DSP resb_reg_reg.
DSP Report: Generating DSP resa_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register ay_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: register resa_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: operator resa_reg0 is absorbed into DSP resa_reg_reg.
DSP Report: Generating DSP resb_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register by_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: register resb_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: operator resb_reg0 is absorbed into DSP resb_reg_reg.
DSP Report: Generating DSP resa_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register ay_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: register resa_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: operator resa_reg0 is absorbed into DSP resa_reg_reg.
DSP Report: Generating DSP resb_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register by_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: register resb_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: operator resb_reg0 is absorbed into DSP resb_reg_reg.
DSP Report: Generating DSP resa_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register ay_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: register resa_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: operator resa_reg0 is absorbed into DSP resa_reg_reg.
DSP Report: Generating DSP resb_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register by_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: register resb_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: operator resb_reg0 is absorbed into DSP resb_reg_reg.
DSP Report: Generating DSP resa_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register ay_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: register resa_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: operator resa_reg0 is absorbed into DSP resa_reg_reg.
DSP Report: Generating DSP resb_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register by_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: register resb_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: operator resb_reg0 is absorbed into DSP resb_reg_reg.
DSP Report: Generating DSP resa_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register ay_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: register resa_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: operator resa_reg0 is absorbed into DSP resa_reg_reg.
DSP Report: Generating DSP resb_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register by_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: register resb_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: operator resb_reg0 is absorbed into DSP resb_reg_reg.
DSP Report: Generating DSP resa_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register ay_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: register resa_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: operator resa_reg0 is absorbed into DSP resa_reg_reg.
DSP Report: Generating DSP resb_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register by_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: register resb_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: operator resb_reg0 is absorbed into DSP resb_reg_reg.
DSP Report: Generating DSP resa_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register ay_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: register resa_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: operator resa_reg0 is absorbed into DSP resa_reg_reg.
DSP Report: Generating DSP resb_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register by_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: register resb_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: operator resb_reg0 is absorbed into DSP resb_reg_reg.
DSP Report: Generating DSP resa_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register ay_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: register resa_reg_reg is absorbed into DSP resa_reg_reg.
DSP Report: operator resa_reg0 is absorbed into DSP resa_reg_reg.
DSP Report: Generating DSP resb_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register by_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: register resb_reg_reg is absorbed into DSP resb_reg_reg.
DSP Report: operator resb_reg0 is absorbed into DSP resb_reg_reg.
INFO: [Synth 8-5544] ROM "calculate" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3331] design winograd_adder_16_20_4 has unconnected port clken
WARNING: [Synth 8-3331] design winograd_dsp_16 has unconnected port ena
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'feature_reg_5_1_1_reg[14]' (FD) to 'input_buffer_3_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'feature_reg_5_1_1_reg[0]' (FD) to 'input_buffer_3_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'feature_reg_5_1_1_reg[1]' (FD) to 'input_buffer_3_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'feature_reg_5_1_1_reg[2]' (FD) to 'input_buffer_3_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'feature_reg_5_1_1_reg[3]' (FD) to 'input_buffer_3_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'feature_reg_5_1_1_reg[4]' (FD) to 'input_buffer_3_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'feature_reg_5_1_1_reg[5]' (FD) to 'input_buffer_3_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'feature_reg_5_1_1_reg[6]' (FD) to 'input_buffer_3_1_reg[6]'
INFO: [Synth 8-3886] merging instance 'feature_reg_5_1_1_reg[7]' (FD) to 'input_buffer_3_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'feature_reg_5_1_1_reg[8]' (FD) to 'input_buffer_3_1_reg[8]'
INFO: [Synth 8-3886] merging instance 'feature_reg_5_1_1_reg[9]' (FD) to 'input_buffer_3_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'feature_reg_5_1_1_reg[10]' (FD) to 'input_buffer_3_1_reg[10]'
INFO: [Synth 8-3886] merging instance 'feature_reg_5_1_1_reg[11]' (FD) to 'input_buffer_3_1_reg[11]'
INFO: [Synth 8-3886] merging instance 'feature_reg_5_1_1_reg[12]' (FD) to 'input_buffer_3_1_reg[12]'
INFO: [Synth 8-3886] merging instance 'feature_reg_5_1_1_reg[13]' (FD) to 'input_buffer_3_1_reg[13]'
INFO: [Synth 8-3886] merging instance 'feature_reg_5_0_1_reg[0]' (FD) to 'input_buffer_3_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'feature_reg_5_0_1_reg[1]' (FD) to 'input_buffer_3_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'feature_reg_5_0_1_reg[2]' (FD) to 'input_buffer_3_0_reg[2]'
INFO: [Synth 8-3886] merging instance 'feature_reg_5_0_1_reg[3]' (FD) to 'input_buffer_3_0_reg[3]'
INFO: [Synth 8-3886] merging instance 'feature_reg_5_0_1_reg[4]' (FD) to 'input_buffer_3_0_reg[4]'
INFO: [Synth 8-3886] merging instance 'feature_reg_5_0_1_reg[5]' (FD) to 'input_buffer_3_0_reg[5]'
INFO: [Synth 8-3886] merging instance 'feature_reg_5_0_1_reg[6]' (FD) to 'input_buffer_3_0_reg[6]'
INFO: [Synth 8-3886] merging instance 'feature_reg_5_0_1_reg[7]' (FD) to 'input_buffer_3_0_reg[7]'
INFO: [Synth 8-3886] merging instance 'feature_reg_5_0_1_reg[8]' (FD) to 'input_buffer_3_0_reg[8]'
INFO: [Synth 8-3886] merging instance 'feature_reg_5_0_1_reg[9]' (FD) to 'input_buffer_3_0_reg[9]'
INFO: [Synth 8-3886] merging instance 'feature_reg_5_0_1_reg[10]' (FD) to 'input_buffer_3_0_reg[10]'
INFO: [Synth 8-3886] merging instance 'feature_reg_5_0_1_reg[11]' (FD) to 'input_buffer_3_0_reg[11]'
INFO: [Synth 8-3886] merging instance 'feature_reg_5_0_1_reg[12]' (FD) to 'input_buffer_3_0_reg[12]'
INFO: [Synth 8-3886] merging instance 'feature_reg_5_0_1_reg[13]' (FD) to 'input_buffer_3_0_reg[13]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_5_reg[14]' (FD) to 'feature_reg_2_5_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_1_reg[13]' (FD) to 'feature_reg_2_1_1_reg[13]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_4_reg[14]' (FD) to 'feature_reg_2_4_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_0_reg[12]' (FD) to 'feature_reg_2_0_1_reg[12]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_5_reg[0]' (FD) to 'feature_reg_2_5_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_5_reg[1]' (FD) to 'feature_reg_2_5_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_5_reg[2]' (FD) to 'feature_reg_2_5_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_5_reg[3]' (FD) to 'feature_reg_2_5_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_5_reg[4]' (FD) to 'feature_reg_2_5_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_5_reg[5]' (FD) to 'feature_reg_2_5_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_5_reg[6]' (FD) to 'feature_reg_2_5_1_reg[6]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_5_reg[7]' (FD) to 'feature_reg_2_5_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_5_reg[8]' (FD) to 'feature_reg_2_5_1_reg[8]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_5_reg[9]' (FD) to 'feature_reg_2_5_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_5_reg[10]' (FD) to 'feature_reg_2_5_1_reg[10]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_5_reg[11]' (FD) to 'feature_reg_2_5_1_reg[11]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_5_reg[12]' (FD) to 'feature_reg_2_5_1_reg[12]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_5_reg[13]' (FD) to 'feature_reg_2_5_1_reg[13]'
INFO: [Synth 8-3886] merging instance 'feature_reg_1_5_1_reg[0]' (FD) to 'feature_reg_0_5_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_1_reg[12]' (FD) to 'feature_reg_2_1_1_reg[12]'
INFO: [Synth 8-3886] merging instance 'feature_reg_0_2_0_reg[0]' (FD) to 'feature_reg_1_2_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_1_reg[0]' (FD) to 'feature_reg_2_1_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_1_reg[1]' (FD) to 'feature_reg_2_1_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_1_reg[2]' (FD) to 'feature_reg_2_1_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_1_reg[3]' (FD) to 'feature_reg_2_1_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_1_reg[4]' (FD) to 'feature_reg_2_1_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_1_reg[5]' (FD) to 'feature_reg_2_1_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_1_reg[6]' (FD) to 'feature_reg_2_1_1_reg[6]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_1_reg[7]' (FD) to 'feature_reg_2_1_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_1_reg[8]' (FD) to 'feature_reg_2_1_1_reg[8]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_1_reg[9]' (FD) to 'feature_reg_2_1_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_1_reg[10]' (FD) to 'feature_reg_2_1_1_reg[10]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_1_reg[11]' (FD) to 'feature_reg_2_1_1_reg[11]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_4_reg[0]' (FD) to 'feature_reg_2_4_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_0_reg[0]' (FD) to 'feature_reg_2_0_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_4_reg[1]' (FD) to 'feature_reg_2_4_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_4_reg[2]' (FD) to 'feature_reg_2_4_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_4_reg[3]' (FD) to 'feature_reg_2_4_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_4_reg[4]' (FD) to 'feature_reg_2_4_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_4_reg[5]' (FD) to 'feature_reg_2_4_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_4_reg[6]' (FD) to 'feature_reg_2_4_1_reg[6]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_4_reg[7]' (FD) to 'feature_reg_2_4_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_4_reg[8]' (FD) to 'feature_reg_2_4_1_reg[8]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_4_reg[9]' (FD) to 'feature_reg_2_4_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_4_reg[10]' (FD) to 'feature_reg_2_4_1_reg[10]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_4_reg[11]' (FD) to 'feature_reg_2_4_1_reg[11]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_4_reg[12]' (FD) to 'feature_reg_2_4_1_reg[12]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_4_reg[13]' (FD) to 'feature_reg_2_4_1_reg[13]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_0_reg[1]' (FD) to 'feature_reg_2_0_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_0_reg[2]' (FD) to 'feature_reg_2_0_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_0_reg[3]' (FD) to 'feature_reg_2_0_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_0_reg[4]' (FD) to 'feature_reg_2_0_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_0_reg[5]' (FD) to 'feature_reg_2_0_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_0_reg[6]' (FD) to 'feature_reg_2_0_1_reg[6]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_0_reg[7]' (FD) to 'feature_reg_2_0_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_0_reg[8]' (FD) to 'feature_reg_2_0_1_reg[8]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_0_reg[9]' (FD) to 'feature_reg_2_0_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_0_reg[10]' (FD) to 'feature_reg_2_0_1_reg[10]'
INFO: [Synth 8-3886] merging instance 'input_buffer_0_0_reg[11]' (FD) to 'feature_reg_2_0_1_reg[11]'
INFO: [Synth 8-3886] merging instance 'feature_reg_1_4_1_reg[0]' (FD) to 'feature_reg_0_4_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'feature_reg_1_0_1_reg[0]' (FD) to 'feature_reg_0_0_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'feature_reg_0_5_0_reg[1]' (FD) to 'feature_reg_1_5_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'feature_reg_0_5_0_reg[2]' (FD) to 'feature_reg_1_5_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'feature_reg_0_5_0_reg[3]' (FD) to 'feature_reg_1_5_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'feature_reg_0_5_0_reg[4]' (FD) to 'feature_reg_1_5_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'feature_reg_0_5_0_reg[5]' (FD) to 'feature_reg_1_5_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'feature_reg_0_5_0_reg[6]' (FD) to 'feature_reg_1_5_1_reg[6]'
INFO: [Synth 8-3886] merging instance 'feature_reg_0_5_0_reg[7]' (FD) to 'feature_reg_1_5_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'feature_reg_0_5_0_reg[8]' (FD) to 'feature_reg_1_5_1_reg[8]'
INFO: [Synth 8-3886] merging instance 'feature_reg_0_5_0_reg[9]' (FD) to 'feature_reg_1_5_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'feature_reg_0_5_0_reg[10]' (FD) to 'feature_reg_1_5_1_reg[10]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (winograd_dsp_16_WD45/\coefb_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD45/\coefb_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD55/\coefb_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (winograd_dsp_16_WD55/\coefb_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD24/\coefa_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD24/\coefb_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (winograd_dsp_16_WD24/\coefb_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD24/\coefb_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD34/\coefb_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (winograd_dsp_16_WD34/\coefb_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD23/\coefa_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD23/\coefb_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (winograd_dsp_16_WD23/\coefb_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD23/\coefb_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD33/\coefb_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (winograd_dsp_16_WD33/\coefb_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (winograd_dsp_16_WD22/\coefb_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD22/\coefb_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD32/\coefa_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD32/\coefa_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD32/\coefb_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (winograd_dsp_16_WD32/\coefb_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (winograd_dsp_16_WD21/\coefb_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD21/\coefb_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD31/\coefb_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (winograd_dsp_16_WD31/\coefb_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (winograd_dsp_16_WD40/\coefb_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD40/\coefb_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD50/\coefb_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (winograd_dsp_16_WD50/\coefb_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_adder_16_20_4_WA55/\pipeline_0_7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_adder_16_20_4_WA54/\pipeline_0_7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_adder_16_20_4_WA53/\pipeline_0_7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_adder_16_20_4_WA52/\pipeline_0_7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_adder_16_20_4_WA51/\pipeline_0_7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_adder_16_20_4_WA50/\pipeline_0_7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_adder_16_20_4_WA45/\pipeline_0_7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_adder_16_20_4_WA42/\pipeline_0_6_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_adder_16_20_4_WA41/\pipeline_0_6_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_adder_16_20_4_WA40/\pipeline_0_7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD35/\coefb_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (winograd_dsp_16_WD35/\coefb_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_adder_16_20_4_WA35/\pipeline_0_7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_adder_16_20_4_WA32/\pipeline_0_6_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_adder_16_20_4_WA31/\pipeline_0_6_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD30/\coefb_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (winograd_dsp_16_WD30/\coefb_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_adder_16_20_4_WA30/\pipeline_0_7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD05/\coefb_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (winograd_dsp_16_WD05/\coefb_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD15/\coefb_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (winograd_dsp_16_WD15/\coefb_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD25/\coefa_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (winograd_dsp_16_WD25/\coefa_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_adder_16_20_4_WA25/\pipeline_0_7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD04/\coefa_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD04/\coefb_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (winograd_dsp_16_WD04/\coefb_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD04/\coefb_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD14/\coefb_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (winograd_dsp_16_WD14/\coefb_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_adder_16_20_4_WA24/\pipeline_0_3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD03/\coefa_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD03/\coefb_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (winograd_dsp_16_WD03/\coefb_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD03/\coefb_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD13/\coefb_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (winograd_dsp_16_WD13/\coefb_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_adder_16_20_4_WA23/\pipeline_0_3_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (winograd_dsp_16_WD02/\coefb_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD02/\coefb_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD12/\coefa_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD12/\coefa_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD12/\coefb_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (winograd_dsp_16_WD12/\coefb_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_adder_16_20_4_WA22/\pipeline_0_6_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (winograd_dsp_16_WD01/\coefb_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD01/\coefb_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD11/\coefb_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (winograd_dsp_16_WD11/\coefb_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_adder_16_20_4_WA21/\pipeline_0_6_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD00/\coefb_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (winograd_dsp_16_WD00/\coefb_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD10/\coefb_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (winograd_dsp_16_WD10/\coefb_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_dsp_16_WD20/\coefa_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (winograd_dsp_16_WD20/\coefa_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_adder_16_20_4_WA20/\pipeline_0_7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_adder_16_20_4_WA15/\pipeline_0_7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_adder_16_20_4_WA14/\pipeline_0_3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_adder_16_20_4_WA13/\pipeline_0_3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_adder_16_20_4_WA12/\pipeline_0_6_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_adder_16_20_4_WA11/\pipeline_0_6_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_adder_16_20_4_WA10/\pipeline_0_7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_adder_16_20_4_WA05/\pipeline_0_7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_adder_16_20_4_WA04/\pipeline_0_7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_adder_16_20_4_WA03/\pipeline_0_7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_adder_16_20_4_WA02/\pipeline_0_7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_adder_16_20_4_WA01/\pipeline_0_7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (winograd_adder_16_20_4_WA00/\pipeline_0_7_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1727.609 ; gain = 253.969 ; free physical = 218911 ; free virtual = 285366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|winograd_dsp_16 | (A2*B)'     | 16     | 16     | -      | -      | 16     | 1    | 0    | -    | -    | -     | 1    | 0    | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1727.613 ; gain = 253.973 ; free physical = 218882 ; free virtual = 285339
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1744.250 ; gain = 270.609 ; free physical = 218833 ; free virtual = 285288
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1744.254 ; gain = 270.613 ; free physical = 218827 ; free virtual = 285283
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1744.254 ; gain = 270.613 ; free physical = 218826 ; free virtual = 285282
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1744.254 ; gain = 270.613 ; free physical = 218819 ; free virtual = 285275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1744.254 ; gain = 270.613 ; free physical = 218821 ; free virtual = 285276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1744.254 ; gain = 270.613 ; free physical = 218817 ; free virtual = 285273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1744.254 ; gain = 270.613 ; free physical = 218816 ; free virtual = 285271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------+-----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name          | RTL Name        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------+-----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|winograd_transform_0 | calculate_3_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|winograd_transform_0 | valid_9_reg     | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
+---------------------+-----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |  2037|
|2     |DSP48E1 |    56|
|3     |LUT1    |   962|
|4     |LUT2    |  6709|
|5     |LUT3    |   483|
|6     |SRL16E  |     2|
|7     |FDRE    |  8197|
+------+--------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------+------+
|      |Instance                      |Module                    |Cells |
+------+------------------------------+--------------------------+------+
|1     |top                           |                          | 18446|
|2     |  winograd_adder_16_20_4_WA00 |winograd_adder_16_20_4    |   434|
|3     |  winograd_adder_16_20_4_WA01 |winograd_adder_16_20_4_0  |   422|
|4     |  winograd_adder_16_20_4_WA02 |winograd_adder_16_20_4_1  |   430|
|5     |  winograd_adder_16_20_4_WA03 |winograd_adder_16_20_4_2  |   448|
|6     |  winograd_adder_16_20_4_WA04 |winograd_adder_16_20_4_3  |   440|
|7     |  winograd_adder_16_20_4_WA05 |winograd_adder_16_20_4_4  |   364|
|8     |  winograd_adder_16_20_4_WA10 |winograd_adder_16_20_4_5  |   407|
|9     |  winograd_adder_16_20_4_WA11 |winograd_adder_16_20_4_6  |   492|
|10    |  winograd_adder_16_20_4_WA12 |winograd_adder_16_20_4_7  |   528|
|11    |  winograd_adder_16_20_4_WA13 |winograd_adder_16_20_4_8  |   579|
|12    |  winograd_adder_16_20_4_WA14 |winograd_adder_16_20_4_9  |   543|
|13    |  winograd_adder_16_20_4_WA15 |winograd_adder_16_20_4_10 |   396|
|14    |  winograd_adder_16_20_4_WA20 |winograd_adder_16_20_4_11 |   411|
|15    |  winograd_adder_16_20_4_WA21 |winograd_adder_16_20_4_12 |   516|
|16    |  winograd_adder_16_20_4_WA22 |winograd_adder_16_20_4_13 |   498|
|17    |  winograd_adder_16_20_4_WA23 |winograd_adder_16_20_4_14 |   521|
|18    |  winograd_adder_16_20_4_WA24 |winograd_adder_16_20_4_15 |   532|
|19    |  winograd_adder_16_20_4_WA25 |winograd_adder_16_20_4_16 |   411|
|20    |  winograd_adder_16_20_4_WA30 |winograd_adder_16_20_4_17 |   397|
|21    |  winograd_adder_16_20_4_WA31 |winograd_adder_16_20_4_18 |   501|
|22    |  winograd_adder_16_20_4_WA32 |winograd_adder_16_20_4_19 |   529|
|23    |  winograd_adder_16_20_4_WA33 |winograd_adder_16_20_4_20 |   505|
|24    |  winograd_adder_16_20_4_WA34 |winograd_adder_16_20_4_21 |   572|
|25    |  winograd_adder_16_20_4_WA35 |winograd_adder_16_20_4_22 |   378|
|26    |  winograd_adder_16_20_4_WA40 |winograd_adder_16_20_4_23 |   429|
|27    |  winograd_adder_16_20_4_WA41 |winograd_adder_16_20_4_24 |   559|
|28    |  winograd_adder_16_20_4_WA42 |winograd_adder_16_20_4_25 |   562|
|29    |  winograd_adder_16_20_4_WA43 |winograd_adder_16_20_4_26 |   561|
|30    |  winograd_adder_16_20_4_WA44 |winograd_adder_16_20_4_27 |   585|
|31    |  winograd_adder_16_20_4_WA45 |winograd_adder_16_20_4_28 |   431|
|32    |  winograd_adder_16_20_4_WA50 |winograd_adder_16_20_4_29 |   276|
|33    |  winograd_adder_16_20_4_WA51 |winograd_adder_16_20_4_30 |   397|
|34    |  winograd_adder_16_20_4_WA52 |winograd_adder_16_20_4_31 |   418|
|35    |  winograd_adder_16_20_4_WA53 |winograd_adder_16_20_4_32 |   408|
|36    |  winograd_adder_16_20_4_WA54 |winograd_adder_16_20_4_33 |   424|
|37    |  winograd_adder_16_20_4_WA55 |winograd_adder_16_20_4_34 |   276|
|38    |  winograd_dsp_16_WD00        |winograd_dsp_16           |     2|
|39    |  winograd_dsp_16_WD01        |winograd_dsp_16_35        |     2|
|40    |  winograd_dsp_16_WD02        |winograd_dsp_16_36        |     2|
|41    |  winograd_dsp_16_WD03        |winograd_dsp_16_37        |     2|
|42    |  winograd_dsp_16_WD04        |winograd_dsp_16_38        |     2|
|43    |  winograd_dsp_16_WD05        |winograd_dsp_16_39        |     2|
|44    |  winograd_dsp_16_WD10        |winograd_dsp_16_40        |     2|
|45    |  winograd_dsp_16_WD11        |winograd_dsp_16_41        |     2|
|46    |  winograd_dsp_16_WD12        |winograd_dsp_16_42        |     2|
|47    |  winograd_dsp_16_WD13        |winograd_dsp_16_43        |     2|
|48    |  winograd_dsp_16_WD14        |winograd_dsp_16_44        |     2|
|49    |  winograd_dsp_16_WD15        |winograd_dsp_16_45        |     2|
|50    |  winograd_dsp_16_WD20        |winograd_dsp_16_46        |   103|
|51    |  winograd_dsp_16_WD21        |winograd_dsp_16_47        |     2|
|52    |  winograd_dsp_16_WD22        |winograd_dsp_16_48        |     2|
|53    |  winograd_dsp_16_WD23        |winograd_dsp_16_49        |     2|
|54    |  winograd_dsp_16_WD24        |winograd_dsp_16_50        |     2|
|55    |  winograd_dsp_16_WD25        |winograd_dsp_16_51        |   106|
|56    |  winograd_dsp_16_WD30        |winograd_dsp_16_52        |   123|
|57    |  winograd_dsp_16_WD31        |winograd_dsp_16_53        |     2|
|58    |  winograd_dsp_16_WD32        |winograd_dsp_16_54        |     2|
|59    |  winograd_dsp_16_WD33        |winograd_dsp_16_55        |     2|
|60    |  winograd_dsp_16_WD34        |winograd_dsp_16_56        |     2|
|61    |  winograd_dsp_16_WD35        |winograd_dsp_16_57        |   123|
|62    |  winograd_dsp_16_WD40        |winograd_dsp_16_58        |     2|
|63    |  winograd_dsp_16_WD45        |winograd_dsp_16_59        |     2|
|64    |  winograd_dsp_16_WD50        |winograd_dsp_16_60        |     2|
|65    |  winograd_dsp_16_WD55        |winograd_dsp_16_61        |     3|
+------+------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1744.254 ; gain = 270.613 ; free physical = 218816 ; free virtual = 285271
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 310 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1744.254 ; gain = 270.613 ; free physical = 218817 ; free virtual = 285273
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1744.258 ; gain = 270.613 ; free physical = 218817 ; free virtual = 285273
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2093 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1890.430 ; gain = 0.000 ; free physical = 218544 ; free virtual = 285000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
267 Infos, 214 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1890.430 ; gain = 416.887 ; free physical = 218604 ; free virtual = 285059
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2463.086 ; gain = 572.656 ; free physical = 218096 ; free virtual = 284552
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2463.086 ; gain = 0.000 ; free physical = 218096 ; free virtual = 284551
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2487.098 ; gain = 0.000 ; free physical = 218074 ; free virtual = 284539
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2487.105 ; gain = 24.020 ; free physical = 218020 ; free virtual = 284480
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2610.359 ; gain = 0.004 ; free physical = 217854 ; free virtual = 284314

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: df4adda4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2610.359 ; gain = 0.000 ; free physical = 217853 ; free virtual = 284313

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: df4adda4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2610.359 ; gain = 0.000 ; free physical = 217805 ; free virtual = 284265
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: df4adda4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2610.359 ; gain = 0.000 ; free physical = 217823 ; free virtual = 284282
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 48f30ce7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2610.359 ; gain = 0.000 ; free physical = 218978 ; free virtual = 285437
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 48f30ce7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2610.359 ; gain = 0.000 ; free physical = 218973 ; free virtual = 285432
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 16025dcd6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2610.359 ; gain = 0.000 ; free physical = 218917 ; free virtual = 285375
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16025dcd6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2610.359 ; gain = 0.000 ; free physical = 218912 ; free virtual = 285370
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2610.359 ; gain = 0.000 ; free physical = 218910 ; free virtual = 285369
Ending Logic Optimization Task | Checksum: 16025dcd6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2610.359 ; gain = 0.000 ; free physical = 218909 ; free virtual = 285367

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 16025dcd6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2610.359 ; gain = 0.000 ; free physical = 218897 ; free virtual = 285356

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16025dcd6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2610.359 ; gain = 0.000 ; free physical = 218893 ; free virtual = 285351

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2610.359 ; gain = 0.000 ; free physical = 218893 ; free virtual = 285351
Ending Netlist Obfuscation Task | Checksum: 16025dcd6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2610.359 ; gain = 0.000 ; free physical = 218889 ; free virtual = 285347
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2610.359 ; gain = 0.004 ; free physical = 218903 ; free virtual = 285361
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 16025dcd6
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module winograd_transform_0 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2675.359 ; gain = 33.004 ; free physical = 218726 ; free virtual = 285185
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.837 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2699.367 ; gain = 57.012 ; free physical = 218683 ; free virtual = 285141
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
IDT: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2902.551 ; gain = 227.191 ; free physical = 218662 ; free virtual = 285120
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 218602 ; free virtual = 285060
Power optimization passes: Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2902.551 ; gain = 260.195 ; free physical = 218601 ; free virtual = 285060

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 218641 ; free virtual = 285100


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design winograd_transform_0 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 6 accepted clusters 6

Number of Slice Registers augmented: 0 newly gated: 3517 Total: 8197
Number of SRLs augmented: 0  newly gated: 0 Total: 2
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/3517 RAMS dropped: 0/0 Clusters dropped: 0/6 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 1c1bf3d21

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 218478 ; free virtual = 284936
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 1c1bf3d21
Power optimization: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2902.551 ; gain = 292.191 ; free physical = 218557 ; free virtual = 285016
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 22770208 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18d451b38

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 218576 ; free virtual = 285035
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 18d451b38

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 218569 ; free virtual = 285028
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 18d451b38

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 218551 ; free virtual = 285010
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 18d451b38

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 218545 ; free virtual = 285004
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 18d451b38

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 218542 ; free virtual = 285001

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 218541 ; free virtual = 284999
Ending Netlist Obfuscation Task | Checksum: 18d451b38

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 218540 ; free virtual = 284998
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2902.551 ; gain = 292.191 ; free physical = 218540 ; free virtual = 284998
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 218218 ; free virtual = 284676
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d7053420

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 218216 ; free virtual = 284675
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 218182 ; free virtual = 284641

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 702c4a1d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 218050 ; free virtual = 284508

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14ae6f3f0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 217856 ; free virtual = 284314

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14ae6f3f0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 217852 ; free virtual = 284311
Phase 1 Placer Initialization | Checksum: 14ae6f3f0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 217846 ; free virtual = 284305

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 185401502

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 217921 ; free virtual = 284381

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 217471 ; free virtual = 284161

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 221fac222

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 217461 ; free virtual = 284160
Phase 2 Global Placement | Checksum: 199b229f2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 217441 ; free virtual = 284161

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 199b229f2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 217438 ; free virtual = 284161

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 177046625

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 217681 ; free virtual = 284149

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e65799ea

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 217677 ; free virtual = 284161

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1abaf1527

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 217670 ; free virtual = 284162

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 199053f17

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 217567 ; free virtual = 284161

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1cf1b730c

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 217503 ; free virtual = 284163

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 20c73f0c7

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 217489 ; free virtual = 284163
Phase 3 Detail Placement | Checksum: 20c73f0c7

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 217460 ; free virtual = 284152

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 258983e5c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net calculate, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 258983e5c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:22 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 218092 ; free virtual = 284555
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.735. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1dc031fbd

Time (s): cpu = 00:00:47 ; elapsed = 00:00:22 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 218081 ; free virtual = 284545
Phase 4.1 Post Commit Optimization | Checksum: 1dc031fbd

Time (s): cpu = 00:00:47 ; elapsed = 00:00:23 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 218066 ; free virtual = 284530

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1dc031fbd

Time (s): cpu = 00:00:48 ; elapsed = 00:00:23 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 218065 ; free virtual = 284529

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1dc031fbd

Time (s): cpu = 00:00:48 ; elapsed = 00:00:23 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 218020 ; free virtual = 284483

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 218011 ; free virtual = 284475
Phase 4.4 Final Placement Cleanup | Checksum: 1212d3aff

Time (s): cpu = 00:00:48 ; elapsed = 00:00:23 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 217972 ; free virtual = 284436
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1212d3aff

Time (s): cpu = 00:00:48 ; elapsed = 00:00:23 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 217978 ; free virtual = 284442
Ending Placer Task | Checksum: f7242414

Time (s): cpu = 00:00:48 ; elapsed = 00:00:23 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 218010 ; free virtual = 284474
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 218027 ; free virtual = 284491
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 217930 ; free virtual = 284393
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 217928 ; free virtual = 284396
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 217879 ; free virtual = 284362
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0/post_place.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 217755 ; free virtual = 284223
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c6efea13 ConstDB: 0 ShapeSum: 30343a01 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "i_result_2_0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_2_0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_2_0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_2_0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_2_0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_2_0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_2_0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_2_0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_2_0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_2_0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_2_0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_2_0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_2_0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_2_0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_2_0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_2_0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_2_0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_2_0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_2_0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_2_0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_2_0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_2_0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_2_0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_2_0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_2_0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_2_0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_2_0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_2_0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_2_0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_2_0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_2_0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_2_0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_3_0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_3_0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_3_0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_3_0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_3_0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_3_0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_3_0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_3_0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_3_0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_3_0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_3_0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_3_0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_3_0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_3_0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_3_0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_3_0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_3_0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_3_0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_3_0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_3_0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_3_0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_3_0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_3_0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_3_0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_3_0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_3_0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_3_0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_3_0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_3_0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_3_0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_3_0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_3_0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0_0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0_0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0_0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0_0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0_0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0_0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0_0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0_0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0_0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0_0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_4_0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_4_0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1_0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1_0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1_0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1_0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1_0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1_0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1_0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1_0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1_0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1_0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1_0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1_0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1_0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1_0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0_0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0_0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0_0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0_0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1_0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1_0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1_0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1_0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_4_0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_4_0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1_0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1_0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1_0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1_0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1_0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1_0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1_0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1_0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1_0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1_0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1_0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1_0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_4_0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_4_0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_4_0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_4_0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_4_0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_4_0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_4_0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_4_0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_4_0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_4_0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_4_0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_4_0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_4_0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_4_0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_4_0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_4_0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_4_0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_4_0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_4_0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_4_0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_4_0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_4_0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_4_0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_4_0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_4_0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_4_0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_4_0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_4_0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_5_0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_5_0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0_0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0_0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_5_0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_5_0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_5_0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_5_0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_5_0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_5_0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_5_0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_5_0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_5_0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_5_0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_5_0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_5_0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_5_0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_5_0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_5_0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_5_0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_5_0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_5_0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_5_0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_5_0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0_0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0_0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0_0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0_0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_5_0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_5_0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_5_0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_5_0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_5_0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_5_0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_5_0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_5_0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_5_0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_5_0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0_0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0_0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0_0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0_0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0_0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0_0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1_0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1_0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0_0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0_0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0_0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0_0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0_0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0_0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 19dada2b4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 216710 ; free virtual = 283258
Post Restoration Checksum: NetGraph: ce41cd19 NumContArr: cf6bd59b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 19dada2b4

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 216700 ; free virtual = 283249

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 19dada2b4

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 216680 ; free virtual = 283228

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 19dada2b4

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 216678 ; free virtual = 283227
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 7c75402e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 216660 ; free virtual = 283211
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.821  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 2c1fca2b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 216661 ; free virtual = 283212

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14e4835b9

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 216641 ; free virtual = 283194

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.133  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17c0597a7

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 216631 ; free virtual = 283186
Phase 4 Rip-up And Reroute | Checksum: 17c0597a7

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 216629 ; free virtual = 283184

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 17c0597a7

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 216625 ; free virtual = 283180

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17c0597a7

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 216618 ; free virtual = 283173
Phase 5 Delay and Skew Optimization | Checksum: 17c0597a7

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 216622 ; free virtual = 283177

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f9623aa1

Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 216624 ; free virtual = 283179
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.133  | TNS=0.000  | WHS=0.096  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f9623aa1

Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 216631 ; free virtual = 283187
Phase 6 Post Hold Fix | Checksum: 1f9623aa1

Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 216628 ; free virtual = 283184

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.64311 %
  Global Horizontal Routing Utilization  = 4.18044 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 20afa30ea

Time (s): cpu = 00:00:39 ; elapsed = 00:00:23 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 216631 ; free virtual = 283187

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20afa30ea

Time (s): cpu = 00:00:39 ; elapsed = 00:00:23 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 216628 ; free virtual = 283184

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2427a65e8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 216628 ; free virtual = 283185

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.133  | TNS=0.000  | WHS=0.096  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2427a65e8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 216627 ; free virtual = 283184
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 216665 ; free virtual = 283222

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 216659 ; free virtual = 283216
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 216664 ; free virtual = 283221
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 216653 ; free virtual = 283217
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 216618 ; free virtual = 283198
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0/post_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 216595 ; free virtual = 283165
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2902.551 ; gain = 0.000 ; free physical = 216519 ; free virtual = 283095
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 02:01:44 2022...
