{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1612434848796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612434848796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 04 16:04:08 2021 " "Processing started: Thu Feb 04 16:04:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612434848796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612434848796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Four_Bit_Adder -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off Four_Bit_Adder -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612434848796 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1612434849071 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1612434849071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 0/Four Bit Adder/DUT.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612434858260 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 0/Four Bit Adder/DUT.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612434858260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612434858260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Four_Bit_Adder-Struct " "Found design unit 1: Four_Bit_Adder-Struct" {  } { { "Four_Bit_Adder.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 0/Four Bit Adder/Four_Bit_Adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612434858261 ""} { "Info" "ISGN_ENTITY_NAME" "1 Four_Bit_Adder " "Found entity 1: Four_Bit_Adder" {  } { { "Four_Bit_Adder.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 0/Four Bit Adder/Four_Bit_Adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612434858261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612434858261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhd 19 9 " "Found 19 design units, including 9 entities, in source file gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 0/Four Bit Adder/Gates.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612434858263 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Invert_1-Equations " "Found design unit 2: Invert_1-Equations" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 0/Four Bit Adder/Gates.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612434858263 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 And_2-Equations " "Found design unit 3: And_2-Equations" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 0/Four Bit Adder/Gates.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612434858263 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Nand_2-Equations " "Found design unit 4: Nand_2-Equations" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 0/Four Bit Adder/Gates.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612434858263 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 Or_2-Equations " "Found design unit 5: Or_2-Equations" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 0/Four Bit Adder/Gates.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612434858263 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 Nor_2-Equations " "Found design unit 6: Nor_2-Equations" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 0/Four Bit Adder/Gates.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612434858263 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 Xor_2-Equations " "Found design unit 7: Xor_2-Equations" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 0/Four Bit Adder/Gates.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612434858263 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 Xnor_2-Equations " "Found design unit 8: Xnor_2-Equations" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 0/Four Bit Adder/Gates.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612434858263 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 Half_Adder-Equations " "Found design unit 9: Half_Adder-Equations" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 0/Four Bit Adder/Gates.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612434858263 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 Full_Adder-Equations " "Found design unit 10: Full_Adder-Equations" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 0/Four Bit Adder/Gates.vhd" 139 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612434858263 ""} { "Info" "ISGN_ENTITY_NAME" "1 Invert_1 " "Found entity 1: Invert_1" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 0/Four Bit Adder/Gates.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612434858263 ""} { "Info" "ISGN_ENTITY_NAME" "2 And_2 " "Found entity 2: And_2" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 0/Four Bit Adder/Gates.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612434858263 ""} { "Info" "ISGN_ENTITY_NAME" "3 Nand_2 " "Found entity 3: Nand_2" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 0/Four Bit Adder/Gates.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612434858263 ""} { "Info" "ISGN_ENTITY_NAME" "4 Or_2 " "Found entity 4: Or_2" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 0/Four Bit Adder/Gates.vhd" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612434858263 ""} { "Info" "ISGN_ENTITY_NAME" "5 Nor_2 " "Found entity 5: Nor_2" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 0/Four Bit Adder/Gates.vhd" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612434858263 ""} { "Info" "ISGN_ENTITY_NAME" "6 Xor_2 " "Found entity 6: Xor_2" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 0/Four Bit Adder/Gates.vhd" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612434858263 ""} { "Info" "ISGN_ENTITY_NAME" "7 Xnor_2 " "Found entity 7: Xnor_2" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 0/Four Bit Adder/Gates.vhd" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612434858263 ""} { "Info" "ISGN_ENTITY_NAME" "8 Half_Adder " "Found entity 8: Half_Adder" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 0/Four Bit Adder/Gates.vhd" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612434858263 ""} { "Info" "ISGN_ENTITY_NAME" "9 Full_Adder " "Found entity 9: Full_Adder" {  } { { "Gates.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 0/Four Bit Adder/Gates.vhd" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612434858263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612434858263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 0/Four Bit Adder/Testbench.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612434858265 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhd" "" { Text "E:/4. SPRING 2021/EE214/EXP 0/Four Bit Adder/Testbench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612434858265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612434858265 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1612434858298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_Bit_Adder Four_Bit_Adder:add_instance " "Elaborating entity \"Four_Bit_Adder\" for hierarchy \"Four_Bit_Adder:add_instance\"" {  } { { "DUT.vhd" "add_instance" { Text "E:/4. SPRING 2021/EE214/EXP 0/Four Bit Adder/DUT.vhd" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612434858299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Half_Adder Four_Bit_Adder:add_instance\|Half_Adder:HA1 " "Elaborating entity \"Half_Adder\" for hierarchy \"Four_Bit_Adder:add_instance\|Half_Adder:HA1\"" {  } { { "Four_Bit_Adder.vhd" "HA1" { Text "E:/4. SPRING 2021/EE214/EXP 0/Four Bit Adder/Four_Bit_Adder.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612434858299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder Four_Bit_Adder:add_instance\|Full_Adder:FA1 " "Elaborating entity \"Full_Adder\" for hierarchy \"Four_Bit_Adder:add_instance\|Full_Adder:FA1\"" {  } { { "Four_Bit_Adder.vhd" "FA1" { Text "E:/4. SPRING 2021/EE214/EXP 0/Four Bit Adder/Four_Bit_Adder.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612434858301 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1612434858581 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1612434858581 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1612434858581 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1612434858581 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612434858677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 04 16:04:18 2021 " "Processing ended: Thu Feb 04 16:04:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612434858677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612434858677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612434858677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1612434858677 ""}
