-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ViT_act_finalize_attn is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    qxk_stream_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    qxk_stream_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    qxk_stream_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    qxk_stream_empty_n : IN STD_LOGIC;
    qxk_stream_read : OUT STD_LOGIC;
    attn_stream_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    attn_stream_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    attn_stream_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    attn_stream_full_n : IN STD_LOGIC;
    attn_stream_write : OUT STD_LOGIC;
    attn_softmax_info_stream_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    attn_softmax_info_stream_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    attn_softmax_info_stream_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    attn_softmax_info_stream_full_n : IN STD_LOGIC;
    attn_softmax_info_stream_write : OUT STD_LOGIC );
end;


architecture behav of ViT_act_finalize_attn is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv15_4284 : STD_LOGIC_VECTOR (14 downto 0) := "100001010000100";
    constant ap_const_lv15_1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_const_lv11_204 : STD_LOGIC_VECTOR (10 downto 0) := "01000000100";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_17F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111111";
    constant ap_const_lv32_180 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000000";
    constant ap_const_lv32_1FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111111";
    constant ap_const_lv8_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv8_FC : STD_LOGIC_VECTOR (7 downto 0) := "11111100";
    constant ap_const_lv9_81 : STD_LOGIC_VECTOR (8 downto 0) := "010000001";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_400000 : STD_LOGIC_VECTOR (31 downto 0) := "00000000010000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter28 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter29 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter30 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter31 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter32 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter33 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter34 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter35 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter36 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter37 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter38 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter39 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter40 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter41 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter42 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter43 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter44 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter45 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter46 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter47 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter48 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter49 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter50 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter51 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter52 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter53 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter54 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter55 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter56 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter57 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter58 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln175_reg_1848 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter28 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter29 : BOOLEAN;
    signal ap_block_state31_pp0_stage0_iter30 : BOOLEAN;
    signal ap_block_state32_pp0_stage0_iter31 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter32 : BOOLEAN;
    signal ap_block_state34_pp0_stage0_iter33 : BOOLEAN;
    signal ap_block_state35_pp0_stage0_iter34 : BOOLEAN;
    signal ap_block_state36_pp0_stage0_iter35 : BOOLEAN;
    signal ap_block_state37_pp0_stage0_iter36 : BOOLEAN;
    signal ap_block_state38_pp0_stage0_iter37 : BOOLEAN;
    signal ap_block_state39_pp0_stage0_iter38 : BOOLEAN;
    signal ap_block_state40_pp0_stage0_iter39 : BOOLEAN;
    signal ap_block_state41_pp0_stage0_iter40 : BOOLEAN;
    signal ap_block_state42_pp0_stage0_iter41 : BOOLEAN;
    signal ap_block_state43_pp0_stage0_iter42 : BOOLEAN;
    signal ap_block_state44_pp0_stage0_iter43 : BOOLEAN;
    signal ap_block_state45_pp0_stage0_iter44 : BOOLEAN;
    signal ap_block_state46_pp0_stage0_iter45 : BOOLEAN;
    signal ap_block_state47_pp0_stage0_iter46 : BOOLEAN;
    signal ap_block_state48_pp0_stage0_iter47 : BOOLEAN;
    signal ap_block_state49_pp0_stage0_iter48 : BOOLEAN;
    signal ap_block_state50_pp0_stage0_iter49 : BOOLEAN;
    signal ap_block_state51_pp0_stage0_iter50 : BOOLEAN;
    signal ap_block_state52_pp0_stage0_iter51 : BOOLEAN;
    signal ap_block_state53_pp0_stage0_iter52 : BOOLEAN;
    signal ap_block_state54_pp0_stage0_iter53 : BOOLEAN;
    signal ap_block_state55_pp0_stage0_iter54 : BOOLEAN;
    signal ap_block_state56_pp0_stage0_iter55 : BOOLEAN;
    signal ap_block_state57_pp0_stage0_iter56 : BOOLEAN;
    signal ap_block_state58_pp0_stage0_iter57 : BOOLEAN;
    signal and_ln221_reg_1909 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter57_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter57_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op510_write_state59 : BOOLEAN;
    signal ap_block_state59_pp0_stage0_iter58 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln163_fu_427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal qxk_stream_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal attn_stream_blk_n : STD_LOGIC;
    signal attn_softmax_info_stream_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln165_fu_442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln165_reg_1827 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln165_reg_1827_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln163_fu_460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln163_reg_1836 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln163_reg_1836_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln165_fu_472_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln165_reg_1842 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln165_reg_1842_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln175_fu_480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln175_reg_1848_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp50_fu_685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp50_reg_1853 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp50_reg_1853_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp50_reg_1853_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp50_reg_1853_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp50_reg_1853_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp50_reg_1853_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln189_fu_691_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln189_reg_1860 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln189_reg_1860_pp0_iter3_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln189_reg_1860_pp0_iter4_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln189_reg_1860_pp0_iter5_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln189_reg_1860_pp0_iter6_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln189_reg_1860_pp0_iter7_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_s_fu_772_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_1867 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_1867_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_1867_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_1867_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_1867_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_1867_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal curr_softmax_bias_V_13_fu_799_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872 : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter19_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter22_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter25_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter26_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter27_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter28_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter29_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter30_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter31_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter32_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter33_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter34_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter35_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter36_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter37_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter38_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter39_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter40_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter41_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter42_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter43_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter44_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter45_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter46_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter47_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter48_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter49_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter50_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter51_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter52_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter53_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter54_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter55_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter56_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_13_reg_1872_pp0_iter57_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_80_fu_909_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_80_reg_1881 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_80_reg_1881_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_80_reg_1881_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_80_reg_1881_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_80_reg_1881_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_80_reg_1881_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal curr_softmax_bias_V_15_fu_936_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886 : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter19_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter22_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter25_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter26_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter27_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter28_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter29_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter30_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter31_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter32_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter33_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter34_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter35_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter36_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter37_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter38_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter39_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter40_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter41_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter42_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter43_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter44_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter45_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter46_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter47_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter48_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter49_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter50_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter51_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter52_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter53_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter54_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter55_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter56_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_15_reg_1886_pp0_iter57_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_81_fu_1046_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_81_reg_1895 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_81_reg_1895_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_81_reg_1895_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_81_reg_1895_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_81_reg_1895_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_81_reg_1895_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal curr_softmax_bias_V_17_fu_1073_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900 : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter19_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter22_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter25_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter26_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter27_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter28_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter29_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter30_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter31_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter32_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter33_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter34_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter35_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter36_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter37_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter38_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter39_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter40_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter41_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter42_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter43_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter44_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter45_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter46_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter47_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter48_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter49_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter50_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter51_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter52_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter53_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter54_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter55_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter56_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_17_reg_1900_pp0_iter57_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln221_fu_1123_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter38_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter39_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter40_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter41_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter42_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter43_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter44_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter45_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter46_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter47_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter48_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter49_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter50_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter51_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter52_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter53_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter54_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter55_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln221_reg_1909_pp0_iter56_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_fu_1150_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter38_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter39_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter40_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter41_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter42_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter43_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter44_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter45_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter46_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter47_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter48_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter49_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter50_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter51_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter52_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter53_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter54_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter55_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_reg_1913_pp0_iter56_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal curr_softmax_sum_V_fu_1309_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_sum_V_reg_1917 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_exp_32_10_s_fu_320_ap_return : STD_LOGIC_VECTOR (30 downto 0);
    signal exp_V_reg_1922 : STD_LOGIC_VECTOR (30 downto 0);
    signal curr_softmax_sum_V_5_fu_1334_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_sum_V_5_reg_1928 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_exp_32_10_s_fu_337_ap_return : STD_LOGIC_VECTOR (30 downto 0);
    signal exp_V_1_reg_1933 : STD_LOGIC_VECTOR (30 downto 0);
    signal curr_softmax_sum_V_10_fu_1359_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_sum_V_10_reg_1939 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_exp_32_10_s_fu_354_ap_return : STD_LOGIC_VECTOR (30 downto 0);
    signal exp_V_2_reg_1944 : STD_LOGIC_VECTOR (30 downto 0);
    signal curr_softmax_sum_V_16_fu_1416_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_sum_V_18_fu_1488_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_sum_V_20_fu_1560_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_exp_32_10_s_fu_320_ap_start : STD_LOGIC;
    signal grp_exp_32_10_s_fu_320_ap_done : STD_LOGIC;
    signal grp_exp_32_10_s_fu_320_ap_idle : STD_LOGIC;
    signal grp_exp_32_10_s_fu_320_ap_ready : STD_LOGIC;
    signal grp_exp_32_10_s_fu_320_ap_ce : STD_LOGIC;
    signal grp_exp_32_10_s_fu_320_x : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call30 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call30 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call30 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call30 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call30 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call30 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call30 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call30 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call30 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call30 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call30 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call30 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call30 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call30 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call30 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call30 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call30 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call30 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call30 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call30 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call30 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call30 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call30 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call30 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call30 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call30 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call30 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call30 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter28_ignore_call30 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter29_ignore_call30 : BOOLEAN;
    signal ap_block_state31_pp0_stage0_iter30_ignore_call30 : BOOLEAN;
    signal ap_block_state32_pp0_stage0_iter31_ignore_call30 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter32_ignore_call30 : BOOLEAN;
    signal ap_block_state34_pp0_stage0_iter33_ignore_call30 : BOOLEAN;
    signal ap_block_state35_pp0_stage0_iter34_ignore_call30 : BOOLEAN;
    signal ap_block_state36_pp0_stage0_iter35_ignore_call30 : BOOLEAN;
    signal ap_block_state37_pp0_stage0_iter36_ignore_call30 : BOOLEAN;
    signal ap_block_state38_pp0_stage0_iter37_ignore_call30 : BOOLEAN;
    signal ap_block_state39_pp0_stage0_iter38_ignore_call30 : BOOLEAN;
    signal ap_block_state40_pp0_stage0_iter39_ignore_call30 : BOOLEAN;
    signal ap_block_state41_pp0_stage0_iter40_ignore_call30 : BOOLEAN;
    signal ap_block_state42_pp0_stage0_iter41_ignore_call30 : BOOLEAN;
    signal ap_block_state43_pp0_stage0_iter42_ignore_call30 : BOOLEAN;
    signal ap_block_state44_pp0_stage0_iter43_ignore_call30 : BOOLEAN;
    signal ap_block_state45_pp0_stage0_iter44_ignore_call30 : BOOLEAN;
    signal ap_block_state46_pp0_stage0_iter45_ignore_call30 : BOOLEAN;
    signal ap_block_state47_pp0_stage0_iter46_ignore_call30 : BOOLEAN;
    signal ap_block_state48_pp0_stage0_iter47_ignore_call30 : BOOLEAN;
    signal ap_block_state49_pp0_stage0_iter48_ignore_call30 : BOOLEAN;
    signal ap_block_state50_pp0_stage0_iter49_ignore_call30 : BOOLEAN;
    signal ap_block_state51_pp0_stage0_iter50_ignore_call30 : BOOLEAN;
    signal ap_block_state52_pp0_stage0_iter51_ignore_call30 : BOOLEAN;
    signal ap_block_state53_pp0_stage0_iter52_ignore_call30 : BOOLEAN;
    signal ap_block_state54_pp0_stage0_iter53_ignore_call30 : BOOLEAN;
    signal ap_block_state55_pp0_stage0_iter54_ignore_call30 : BOOLEAN;
    signal ap_block_state56_pp0_stage0_iter55_ignore_call30 : BOOLEAN;
    signal ap_block_state57_pp0_stage0_iter56_ignore_call30 : BOOLEAN;
    signal ap_block_state58_pp0_stage0_iter57_ignore_call30 : BOOLEAN;
    signal ap_block_state59_pp0_stage0_iter58_ignore_call30 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp188 : BOOLEAN;
    signal grp_exp_32_10_s_fu_337_ap_start : STD_LOGIC;
    signal grp_exp_32_10_s_fu_337_ap_done : STD_LOGIC;
    signal grp_exp_32_10_s_fu_337_ap_idle : STD_LOGIC;
    signal grp_exp_32_10_s_fu_337_ap_ready : STD_LOGIC;
    signal grp_exp_32_10_s_fu_337_ap_ce : STD_LOGIC;
    signal grp_exp_32_10_s_fu_337_x : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call24 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call24 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call24 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call24 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call24 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call24 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call24 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call24 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call24 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call24 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call24 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call24 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call24 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call24 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call24 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call24 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call24 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call24 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call24 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call24 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call24 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call24 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call24 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call24 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call24 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call24 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call24 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call24 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter28_ignore_call24 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter29_ignore_call24 : BOOLEAN;
    signal ap_block_state31_pp0_stage0_iter30_ignore_call24 : BOOLEAN;
    signal ap_block_state32_pp0_stage0_iter31_ignore_call24 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter32_ignore_call24 : BOOLEAN;
    signal ap_block_state34_pp0_stage0_iter33_ignore_call24 : BOOLEAN;
    signal ap_block_state35_pp0_stage0_iter34_ignore_call24 : BOOLEAN;
    signal ap_block_state36_pp0_stage0_iter35_ignore_call24 : BOOLEAN;
    signal ap_block_state37_pp0_stage0_iter36_ignore_call24 : BOOLEAN;
    signal ap_block_state38_pp0_stage0_iter37_ignore_call24 : BOOLEAN;
    signal ap_block_state39_pp0_stage0_iter38_ignore_call24 : BOOLEAN;
    signal ap_block_state40_pp0_stage0_iter39_ignore_call24 : BOOLEAN;
    signal ap_block_state41_pp0_stage0_iter40_ignore_call24 : BOOLEAN;
    signal ap_block_state42_pp0_stage0_iter41_ignore_call24 : BOOLEAN;
    signal ap_block_state43_pp0_stage0_iter42_ignore_call24 : BOOLEAN;
    signal ap_block_state44_pp0_stage0_iter43_ignore_call24 : BOOLEAN;
    signal ap_block_state45_pp0_stage0_iter44_ignore_call24 : BOOLEAN;
    signal ap_block_state46_pp0_stage0_iter45_ignore_call24 : BOOLEAN;
    signal ap_block_state47_pp0_stage0_iter46_ignore_call24 : BOOLEAN;
    signal ap_block_state48_pp0_stage0_iter47_ignore_call24 : BOOLEAN;
    signal ap_block_state49_pp0_stage0_iter48_ignore_call24 : BOOLEAN;
    signal ap_block_state50_pp0_stage0_iter49_ignore_call24 : BOOLEAN;
    signal ap_block_state51_pp0_stage0_iter50_ignore_call24 : BOOLEAN;
    signal ap_block_state52_pp0_stage0_iter51_ignore_call24 : BOOLEAN;
    signal ap_block_state53_pp0_stage0_iter52_ignore_call24 : BOOLEAN;
    signal ap_block_state54_pp0_stage0_iter53_ignore_call24 : BOOLEAN;
    signal ap_block_state55_pp0_stage0_iter54_ignore_call24 : BOOLEAN;
    signal ap_block_state56_pp0_stage0_iter55_ignore_call24 : BOOLEAN;
    signal ap_block_state57_pp0_stage0_iter56_ignore_call24 : BOOLEAN;
    signal ap_block_state58_pp0_stage0_iter57_ignore_call24 : BOOLEAN;
    signal ap_block_state59_pp0_stage0_iter58_ignore_call24 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp209 : BOOLEAN;
    signal grp_exp_32_10_s_fu_354_ap_start : STD_LOGIC;
    signal grp_exp_32_10_s_fu_354_ap_done : STD_LOGIC;
    signal grp_exp_32_10_s_fu_354_ap_idle : STD_LOGIC;
    signal grp_exp_32_10_s_fu_354_ap_ready : STD_LOGIC;
    signal grp_exp_32_10_s_fu_354_ap_ce : STD_LOGIC;
    signal grp_exp_32_10_s_fu_354_x : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_11001_ignoreCallOp230 : BOOLEAN;
    signal grp_recip_fixed_32_10_s_fu_371_x : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_recip_fixed_32_10_s_fu_371_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_recip_fixed_32_10_s_fu_371_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call40 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call40 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call40 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call40 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call40 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call40 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call40 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call40 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call40 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call40 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call40 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call40 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call40 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call40 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call40 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call40 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call40 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call40 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call40 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call40 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call40 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call40 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call40 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call40 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call40 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call40 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call40 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call40 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter28_ignore_call40 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter29_ignore_call40 : BOOLEAN;
    signal ap_block_state31_pp0_stage0_iter30_ignore_call40 : BOOLEAN;
    signal ap_block_state32_pp0_stage0_iter31_ignore_call40 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter32_ignore_call40 : BOOLEAN;
    signal ap_block_state34_pp0_stage0_iter33_ignore_call40 : BOOLEAN;
    signal ap_block_state35_pp0_stage0_iter34_ignore_call40 : BOOLEAN;
    signal ap_block_state36_pp0_stage0_iter35_ignore_call40 : BOOLEAN;
    signal ap_block_state37_pp0_stage0_iter36_ignore_call40 : BOOLEAN;
    signal ap_block_state38_pp0_stage0_iter37_ignore_call40 : BOOLEAN;
    signal ap_block_state39_pp0_stage0_iter38_ignore_call40 : BOOLEAN;
    signal ap_block_state40_pp0_stage0_iter39_ignore_call40 : BOOLEAN;
    signal ap_block_state41_pp0_stage0_iter40_ignore_call40 : BOOLEAN;
    signal ap_block_state42_pp0_stage0_iter41_ignore_call40 : BOOLEAN;
    signal ap_block_state43_pp0_stage0_iter42_ignore_call40 : BOOLEAN;
    signal ap_block_state44_pp0_stage0_iter43_ignore_call40 : BOOLEAN;
    signal ap_block_state45_pp0_stage0_iter44_ignore_call40 : BOOLEAN;
    signal ap_block_state46_pp0_stage0_iter45_ignore_call40 : BOOLEAN;
    signal ap_block_state47_pp0_stage0_iter46_ignore_call40 : BOOLEAN;
    signal ap_block_state48_pp0_stage0_iter47_ignore_call40 : BOOLEAN;
    signal ap_block_state49_pp0_stage0_iter48_ignore_call40 : BOOLEAN;
    signal ap_block_state50_pp0_stage0_iter49_ignore_call40 : BOOLEAN;
    signal ap_block_state51_pp0_stage0_iter50_ignore_call40 : BOOLEAN;
    signal ap_block_state52_pp0_stage0_iter51_ignore_call40 : BOOLEAN;
    signal ap_block_state53_pp0_stage0_iter52_ignore_call40 : BOOLEAN;
    signal ap_block_state54_pp0_stage0_iter53_ignore_call40 : BOOLEAN;
    signal ap_block_state55_pp0_stage0_iter54_ignore_call40 : BOOLEAN;
    signal ap_block_state56_pp0_stage0_iter55_ignore_call40 : BOOLEAN;
    signal ap_block_state57_pp0_stage0_iter56_ignore_call40 : BOOLEAN;
    signal ap_block_state58_pp0_stage0_iter57_ignore_call40 : BOOLEAN;
    signal ap_block_state59_pp0_stage0_iter58_ignore_call40 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp312 : BOOLEAN;
    signal grp_recip_fixed_32_10_s_fu_376_x : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_recip_fixed_32_10_s_fu_376_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_recip_fixed_32_10_s_fu_376_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call34 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call34 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call34 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call34 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call34 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call34 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call34 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call34 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call34 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call34 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call34 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call34 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call34 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call34 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14_ignore_call34 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15_ignore_call34 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16_ignore_call34 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17_ignore_call34 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18_ignore_call34 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19_ignore_call34 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20_ignore_call34 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call34 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22_ignore_call34 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23_ignore_call34 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call34 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25_ignore_call34 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26_ignore_call34 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27_ignore_call34 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter28_ignore_call34 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter29_ignore_call34 : BOOLEAN;
    signal ap_block_state31_pp0_stage0_iter30_ignore_call34 : BOOLEAN;
    signal ap_block_state32_pp0_stage0_iter31_ignore_call34 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter32_ignore_call34 : BOOLEAN;
    signal ap_block_state34_pp0_stage0_iter33_ignore_call34 : BOOLEAN;
    signal ap_block_state35_pp0_stage0_iter34_ignore_call34 : BOOLEAN;
    signal ap_block_state36_pp0_stage0_iter35_ignore_call34 : BOOLEAN;
    signal ap_block_state37_pp0_stage0_iter36_ignore_call34 : BOOLEAN;
    signal ap_block_state38_pp0_stage0_iter37_ignore_call34 : BOOLEAN;
    signal ap_block_state39_pp0_stage0_iter38_ignore_call34 : BOOLEAN;
    signal ap_block_state40_pp0_stage0_iter39_ignore_call34 : BOOLEAN;
    signal ap_block_state41_pp0_stage0_iter40_ignore_call34 : BOOLEAN;
    signal ap_block_state42_pp0_stage0_iter41_ignore_call34 : BOOLEAN;
    signal ap_block_state43_pp0_stage0_iter42_ignore_call34 : BOOLEAN;
    signal ap_block_state44_pp0_stage0_iter43_ignore_call34 : BOOLEAN;
    signal ap_block_state45_pp0_stage0_iter44_ignore_call34 : BOOLEAN;
    signal ap_block_state46_pp0_stage0_iter45_ignore_call34 : BOOLEAN;
    signal ap_block_state47_pp0_stage0_iter46_ignore_call34 : BOOLEAN;
    signal ap_block_state48_pp0_stage0_iter47_ignore_call34 : BOOLEAN;
    signal ap_block_state49_pp0_stage0_iter48_ignore_call34 : BOOLEAN;
    signal ap_block_state50_pp0_stage0_iter49_ignore_call34 : BOOLEAN;
    signal ap_block_state51_pp0_stage0_iter50_ignore_call34 : BOOLEAN;
    signal ap_block_state52_pp0_stage0_iter51_ignore_call34 : BOOLEAN;
    signal ap_block_state53_pp0_stage0_iter52_ignore_call34 : BOOLEAN;
    signal ap_block_state54_pp0_stage0_iter53_ignore_call34 : BOOLEAN;
    signal ap_block_state55_pp0_stage0_iter54_ignore_call34 : BOOLEAN;
    signal ap_block_state56_pp0_stage0_iter55_ignore_call34 : BOOLEAN;
    signal ap_block_state57_pp0_stage0_iter56_ignore_call34 : BOOLEAN;
    signal ap_block_state58_pp0_stage0_iter57_ignore_call34 : BOOLEAN;
    signal ap_block_state59_pp0_stage0_iter58_ignore_call34 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp330 : BOOLEAN;
    signal grp_recip_fixed_32_10_s_fu_381_x : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_recip_fixed_32_10_s_fu_381_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_recip_fixed_32_10_s_fu_381_ap_ce : STD_LOGIC;
    signal ap_block_pp0_stage0_11001_ignoreCallOp348 : BOOLEAN;
    signal grp_exp_32_10_s_fu_320_ap_start_reg : STD_LOGIC := '0';
    signal grp_exp_32_10_s_fu_337_ap_start_reg : STD_LOGIC := '0';
    signal grp_exp_32_10_s_fu_354_ap_start_reg : STD_LOGIC := '0';
    signal q_patch_unadjusted_fu_160 : STD_LOGIC_VECTOR (7 downto 0);
    signal q_patch_unadjusted_2_fu_1223_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_loop_init_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_init_pp0_iter2_reg : STD_LOGIC;
    signal ap_sig_allocacmp_q_patch_unadjusted_load : STD_LOGIC_VECTOR (7 downto 0);
    signal q_patch_unadjusted_offset_fu_164 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln167_fu_486_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_q_patch_unadjusted_offset_load : STD_LOGIC_VECTOR (2 downto 0);
    signal k_patch_fu_168 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln165_2_fu_659_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_k_patch_load : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten_fu_172 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln165_3_fu_498_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (10 downto 0);
    signal q_patch_unadjusted_block_fu_176 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln163_4_fu_639_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_sig_allocacmp_q_patch_unadjusted_block_load : STD_LOGIC_VECTOR (5 downto 0);
    signal q_patch_unadjusted_1_fu_180 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln163_3_fu_632_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_q_patch_unadjusted_1_load : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten20_fu_184 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln163_fu_433_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_sig_allocacmp_indvar_flatten20_load : STD_LOGIC_VECTOR (14 downto 0);
    signal attn_blocks_0_2_fu_188 : STD_LOGIC_VECTOR (127 downto 0);
    signal trunc_ln182_fu_521_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal attn_blocks_1_2_fu_192 : STD_LOGIC_VECTOR (127 downto 0);
    signal attn_blocks_2_2_fu_196 : STD_LOGIC_VECTOR (127 downto 0);
    signal attn_blocks_3_2_fu_200 : STD_LOGIC_VECTOR (127 downto 0);
    signal softmax_sums_V_fu_204 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_softmax_sums_V_load : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sums_V_1_fu_208 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_softmax_sums_V_1_load : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sums_V_2_fu_212 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_softmax_sums_V_2_load : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sums_V_3_fu_216 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_softmax_sums_V_3_load : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sums_V_4_fu_220 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_softmax_sums_V_4_load : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sums_V_5_fu_224 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_softmax_sums_V_5_load : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sums_V_6_fu_228 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_softmax_sums_V_6_load : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sums_V_7_fu_232 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_softmax_sums_V_7_load : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sums_V_8_fu_236 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_softmax_sums_V_8_load : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sums_V_9_fu_240 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_softmax_sums_V_9_load : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sums_V_10_fu_244 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_softmax_sums_V_10_load : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sums_V_11_fu_248 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_softmax_sums_V_11_load : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_biases_V_fu_252 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_softmax_biases_V_load : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_biases_V_1_fu_256 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_softmax_biases_V_1_load : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_biases_V_2_fu_260 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_softmax_biases_V_2_load : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_biases_V_3_fu_264 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_softmax_biases_V_3_load : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_biases_V_4_fu_268 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_softmax_biases_V_4_load : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_biases_V_5_fu_272 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_softmax_biases_V_5_load : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_biases_V_6_fu_276 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_softmax_biases_V_6_load : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_biases_V_7_fu_280 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_softmax_biases_V_7_load : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_biases_V_8_fu_284 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_softmax_biases_V_8_load : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_biases_V_9_fu_288 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_softmax_biases_V_9_load : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_biases_V_10_fu_292 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_softmax_biases_V_10_load : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_biases_V_11_fu_296 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_softmax_biases_V_11_load : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal icmp_ln167_fu_454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln163_fu_448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln165_fu_466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln165_1_fu_492_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal q_patch_unadjusted_base_fu_587_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal q_patch_unadjusted_block_2_fu_593_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal cmp90_mid1_fu_613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp9023_fu_619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln163_fu_599_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln163_1_fu_606_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln165_fu_646_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln165_1_fu_652_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln167_1_fu_670_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal attn_head_V_fu_710_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_head_V_fu_710_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_head_V_fu_710_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_head_V_fu_710_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_fu_736_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_12_fu_750_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_head_V_fu_710_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln813_fu_758_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln813_39_fu_762_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_V_fu_766_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal exp_arg_V_fu_780_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_arg_V_1_fu_784_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_head_V_1_fu_847_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_head_V_1_fu_847_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_head_V_1_fu_847_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_head_V_1_fu_847_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_4_fu_873_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_14_fu_887_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_head_V_1_fu_847_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln813_40_fu_895_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln813_41_fu_899_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_V_251_fu_903_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal exp_arg_V_3_fu_917_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_arg_V_4_fu_921_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_head_V_2_fu_984_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_head_V_2_fu_984_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_head_V_2_fu_984_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_head_V_2_fu_984_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_8_fu_1010_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_bias_V_16_fu_1024_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_head_V_2_fu_984_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln813_42_fu_1032_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln813_43_fu_1036_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_V_252_fu_1040_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal exp_arg_V_6_fu_1054_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_arg_V_7_fu_1058_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln220_fu_1081_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln220_fu_1093_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln220_fu_1087_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln167_fu_666_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln220_fu_1099_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln163_2_fu_625_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal q_patch_fu_1103_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_ln221_fu_1111_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln221_fu_1117_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln222_fu_1129_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln222_fu_1133_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sext_ln222_fu_1139_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln222_fu_1143_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_1196_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_1196_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_1196_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_1196_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_1196_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_sum_V_15_fu_1372_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_544_fu_1388_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_544_fu_1388_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal trunc_ln_fu_1394_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1190_fu_1378_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_sum_V_2_fu_1404_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_sum_V_3_fu_1410_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_sum_V_17_fu_1444_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_546_fu_1460_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_546_fu_1460_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal trunc_ln818_s_fu_1466_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1190_1_fu_1450_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_sum_V_7_fu_1476_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_sum_V_8_fu_1482_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_sum_V_19_fu_1516_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_548_fu_1532_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_548_fu_1532_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal trunc_ln818_1_fu_1538_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1190_2_fu_1522_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_sum_V_12_fu_1548_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal curr_softmax_sum_V_13_fu_1554_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_186_fu_1588_p7 : STD_LOGIC_VECTOR (191 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter21_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter22_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter23_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter24_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter25_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter26_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter27_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter28_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter29_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter30_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter31_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter32_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter33_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter34_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter35_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter36_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter37_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter38_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter39_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter40_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter41_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter42_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter43_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter44_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter45_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter46_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter47_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter48_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter49_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter50_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter51_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter52_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter53_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter54_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter55_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter56_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter57_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal r_V_544_fu_1388_p00 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_546_fu_1460_p00 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_548_fu_1532_p00 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_condition_1542 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component ViT_act_exp_32_10_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component ViT_act_recip_fixed_32_10_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component ViT_act_mux_42_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component ViT_act_mul_31ns_32s_54_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (30 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (53 downto 0) );
    end component;


    component ViT_act_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    grp_exp_32_10_s_fu_320 : component ViT_act_exp_32_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_exp_32_10_s_fu_320_ap_start,
        ap_done => grp_exp_32_10_s_fu_320_ap_done,
        ap_idle => grp_exp_32_10_s_fu_320_ap_idle,
        ap_ready => grp_exp_32_10_s_fu_320_ap_ready,
        ap_ce => grp_exp_32_10_s_fu_320_ap_ce,
        x => grp_exp_32_10_s_fu_320_x,
        ap_return => grp_exp_32_10_s_fu_320_ap_return);

    grp_exp_32_10_s_fu_337 : component ViT_act_exp_32_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_exp_32_10_s_fu_337_ap_start,
        ap_done => grp_exp_32_10_s_fu_337_ap_done,
        ap_idle => grp_exp_32_10_s_fu_337_ap_idle,
        ap_ready => grp_exp_32_10_s_fu_337_ap_ready,
        ap_ce => grp_exp_32_10_s_fu_337_ap_ce,
        x => grp_exp_32_10_s_fu_337_x,
        ap_return => grp_exp_32_10_s_fu_337_ap_return);

    grp_exp_32_10_s_fu_354 : component ViT_act_exp_32_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_exp_32_10_s_fu_354_ap_start,
        ap_done => grp_exp_32_10_s_fu_354_ap_done,
        ap_idle => grp_exp_32_10_s_fu_354_ap_idle,
        ap_ready => grp_exp_32_10_s_fu_354_ap_ready,
        ap_ce => grp_exp_32_10_s_fu_354_ap_ce,
        x => grp_exp_32_10_s_fu_354_x,
        ap_return => grp_exp_32_10_s_fu_354_ap_return);

    grp_recip_fixed_32_10_s_fu_371 : component ViT_act_recip_fixed_32_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        x => grp_recip_fixed_32_10_s_fu_371_x,
        ap_return => grp_recip_fixed_32_10_s_fu_371_ap_return,
        ap_ce => grp_recip_fixed_32_10_s_fu_371_ap_ce);

    grp_recip_fixed_32_10_s_fu_376 : component ViT_act_recip_fixed_32_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        x => grp_recip_fixed_32_10_s_fu_376_x,
        ap_return => grp_recip_fixed_32_10_s_fu_376_ap_return,
        ap_ce => grp_recip_fixed_32_10_s_fu_376_ap_ce);

    grp_recip_fixed_32_10_s_fu_381 : component ViT_act_recip_fixed_32_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        x => grp_recip_fixed_32_10_s_fu_381_x,
        ap_return => grp_recip_fixed_32_10_s_fu_381_ap_return,
        ap_ce => grp_recip_fixed_32_10_s_fu_381_ap_ce);

    mux_42_32_1_1_U915 : component ViT_act_mux_42_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => attn_head_V_fu_710_p1,
        din1 => attn_head_V_fu_710_p2,
        din2 => attn_head_V_fu_710_p3,
        din3 => attn_head_V_fu_710_p4,
        din4 => trunc_ln189_fu_691_p1,
        dout => attn_head_V_fu_710_p6);

    mux_42_32_1_1_U916 : component ViT_act_mux_42_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => ap_sig_allocacmp_softmax_biases_V_load,
        din1 => ap_sig_allocacmp_softmax_biases_V_3_load,
        din2 => ap_sig_allocacmp_softmax_biases_V_6_load,
        din3 => ap_sig_allocacmp_softmax_biases_V_9_load,
        din4 => trunc_ln189_fu_691_p1,
        dout => curr_softmax_bias_V_fu_736_p6);

    mux_42_32_1_1_U917 : component ViT_act_mux_42_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => attn_head_V_1_fu_847_p1,
        din1 => attn_head_V_1_fu_847_p2,
        din2 => attn_head_V_1_fu_847_p3,
        din3 => attn_head_V_1_fu_847_p4,
        din4 => trunc_ln189_fu_691_p1,
        dout => attn_head_V_1_fu_847_p6);

    mux_42_32_1_1_U918 : component ViT_act_mux_42_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => ap_sig_allocacmp_softmax_biases_V_1_load,
        din1 => ap_sig_allocacmp_softmax_biases_V_4_load,
        din2 => ap_sig_allocacmp_softmax_biases_V_7_load,
        din3 => ap_sig_allocacmp_softmax_biases_V_10_load,
        din4 => trunc_ln189_fu_691_p1,
        dout => curr_softmax_bias_V_4_fu_873_p6);

    mux_42_32_1_1_U919 : component ViT_act_mux_42_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => attn_head_V_2_fu_984_p1,
        din1 => attn_head_V_2_fu_984_p2,
        din2 => attn_head_V_2_fu_984_p3,
        din3 => attn_head_V_2_fu_984_p4,
        din4 => trunc_ln189_fu_691_p1,
        dout => attn_head_V_2_fu_984_p6);

    mux_42_32_1_1_U920 : component ViT_act_mux_42_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => ap_sig_allocacmp_softmax_biases_V_2_load,
        din1 => ap_sig_allocacmp_softmax_biases_V_5_load,
        din2 => ap_sig_allocacmp_softmax_biases_V_8_load,
        din3 => ap_sig_allocacmp_softmax_biases_V_11_load,
        din4 => trunc_ln189_fu_691_p1,
        dout => curr_softmax_bias_V_8_fu_1010_p6);

    mux_42_32_1_1_U921 : component ViT_act_mux_42_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_s_fu_1196_p1,
        din1 => tmp_s_fu_1196_p2,
        din2 => tmp_s_fu_1196_p3,
        din3 => tmp_s_fu_1196_p4,
        din4 => trunc_ln189_fu_691_p1,
        dout => tmp_s_fu_1196_p6);

    mux_42_32_1_1_U922 : component ViT_act_mux_42_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => ap_sig_allocacmp_softmax_sums_V_load,
        din1 => ap_sig_allocacmp_softmax_sums_V_3_load,
        din2 => ap_sig_allocacmp_softmax_sums_V_6_load,
        din3 => ap_sig_allocacmp_softmax_sums_V_9_load,
        din4 => trunc_ln189_reg_1860_pp0_iter6_reg,
        dout => curr_softmax_sum_V_fu_1309_p6);

    mux_42_32_1_1_U923 : component ViT_act_mux_42_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => ap_sig_allocacmp_softmax_sums_V_1_load,
        din1 => ap_sig_allocacmp_softmax_sums_V_4_load,
        din2 => ap_sig_allocacmp_softmax_sums_V_7_load,
        din3 => ap_sig_allocacmp_softmax_sums_V_10_load,
        din4 => trunc_ln189_reg_1860_pp0_iter6_reg,
        dout => curr_softmax_sum_V_5_fu_1334_p6);

    mux_42_32_1_1_U924 : component ViT_act_mux_42_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => ap_sig_allocacmp_softmax_sums_V_2_load,
        din1 => ap_sig_allocacmp_softmax_sums_V_5_load,
        din2 => ap_sig_allocacmp_softmax_sums_V_8_load,
        din3 => ap_sig_allocacmp_softmax_sums_V_11_load,
        din4 => trunc_ln189_reg_1860_pp0_iter6_reg,
        dout => curr_softmax_sum_V_10_fu_1359_p6);

    mul_31ns_32s_54_1_1_U925 : component ViT_act_mul_31ns_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 31,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_544_fu_1388_p0,
        din1 => curr_softmax_sum_V_15_fu_1372_p3,
        dout => r_V_544_fu_1388_p2);

    mul_31ns_32s_54_1_1_U926 : component ViT_act_mul_31ns_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 31,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_546_fu_1460_p0,
        din1 => curr_softmax_sum_V_17_fu_1444_p3,
        dout => r_V_546_fu_1460_p2);

    mul_31ns_32s_54_1_1_U927 : component ViT_act_mul_31ns_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 31,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_548_fu_1532_p0,
        din1 => curr_softmax_sum_V_19_fu_1516_p3,
        dout => r_V_548_fu_1532_p2);

    flow_control_loop_pipe_U : component ViT_act_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter57_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter28 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter29 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter30 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter31 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter32 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter33 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter34 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter35 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter36 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter37 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter38_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter38 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter39_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter39 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter40_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter40 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter41_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter41 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter42_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter42 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter43_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter43 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter44_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter44 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter45_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter45 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter46_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter46 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter47_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter47 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter48_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter48 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter49_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter49 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter50_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter50 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter51_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter51 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter52_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter52 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter53_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter53 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter54_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter54 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter54 <= ap_enable_reg_pp0_iter53;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter55_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter55 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter55 <= ap_enable_reg_pp0_iter54;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter56_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter56 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter56 <= ap_enable_reg_pp0_iter55;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter57_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter57 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter57 <= ap_enable_reg_pp0_iter56;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter58_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter58 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter58 <= ap_enable_reg_pp0_iter57;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    grp_exp_32_10_s_fu_320_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_exp_32_10_s_fu_320_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_exp_32_10_s_fu_320_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_exp_32_10_s_fu_320_ap_ready = ap_const_logic_1)) then 
                    grp_exp_32_10_s_fu_320_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_exp_32_10_s_fu_337_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_exp_32_10_s_fu_337_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_exp_32_10_s_fu_337_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_exp_32_10_s_fu_337_ap_ready = ap_const_logic_1)) then 
                    grp_exp_32_10_s_fu_337_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_exp_32_10_s_fu_354_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_exp_32_10_s_fu_354_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_exp_32_10_s_fu_354_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_exp_32_10_s_fu_354_ap_ready = ap_const_logic_1)) then 
                    grp_exp_32_10_s_fu_354_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten20_fu_184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1542)) then
                if ((icmp_ln163_fu_427_p2 = ap_const_lv1_0)) then 
                    indvar_flatten20_fu_184 <= add_ln163_fu_433_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten20_fu_184 <= ap_const_lv15_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_172_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1542)) then
                if ((icmp_ln163_fu_427_p2 = ap_const_lv1_0)) then 
                    indvar_flatten_fu_172 <= select_ln165_3_fu_498_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_172 <= ap_const_lv11_0;
                end if;
            end if; 
        end if;
    end process;

    k_patch_fu_168_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                k_patch_fu_168 <= select_ln165_2_fu_659_p3;
            end if;
        end if;
    end process;

    q_patch_unadjusted_1_fu_180_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                q_patch_unadjusted_1_fu_180 <= select_ln163_3_fu_632_p3;
            end if;
        end if;
    end process;

    q_patch_unadjusted_block_fu_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                q_patch_unadjusted_block_fu_176 <= select_ln163_4_fu_639_p3;
            end if;
        end if;
    end process;

    q_patch_unadjusted_fu_160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                q_patch_unadjusted_fu_160 <= q_patch_unadjusted_2_fu_1223_p2;
            end if;
        end if;
    end process;

    q_patch_unadjusted_offset_fu_164_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1542)) then
                if ((icmp_ln163_fu_427_p2 = ap_const_lv1_0)) then 
                    q_patch_unadjusted_offset_fu_164 <= add_ln167_fu_486_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    q_patch_unadjusted_offset_fu_164 <= ap_const_lv3_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln163_fu_427_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln163_reg_1836 <= and_ln163_fu_460_p2;
                icmp_ln165_reg_1827 <= icmp_ln165_fu_442_p2;
                icmp_ln175_reg_1848 <= icmp_ln175_fu_480_p2;
                select_ln165_reg_1842 <= select_ln165_fu_472_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln163_reg_1836_pp0_iter1_reg <= and_ln163_reg_1836;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                ap_loop_init_pp0_iter1_reg <= ap_loop_init;
                ap_loop_init_pp0_iter2_reg <= ap_loop_init_pp0_iter1_reg;
                icmp_ln165_reg_1827_pp0_iter1_reg <= icmp_ln165_reg_1827;
                icmp_ln175_reg_1848_pp0_iter1_reg <= icmp_ln175_reg_1848;
                select_ln165_reg_1842_pp0_iter1_reg <= select_ln165_reg_1842;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                and_ln221_reg_1909 <= and_ln221_fu_1123_p2;
                and_ln221_reg_1909_pp0_iter10_reg <= and_ln221_reg_1909_pp0_iter9_reg;
                and_ln221_reg_1909_pp0_iter11_reg <= and_ln221_reg_1909_pp0_iter10_reg;
                and_ln221_reg_1909_pp0_iter12_reg <= and_ln221_reg_1909_pp0_iter11_reg;
                and_ln221_reg_1909_pp0_iter13_reg <= and_ln221_reg_1909_pp0_iter12_reg;
                and_ln221_reg_1909_pp0_iter14_reg <= and_ln221_reg_1909_pp0_iter13_reg;
                and_ln221_reg_1909_pp0_iter15_reg <= and_ln221_reg_1909_pp0_iter14_reg;
                and_ln221_reg_1909_pp0_iter16_reg <= and_ln221_reg_1909_pp0_iter15_reg;
                and_ln221_reg_1909_pp0_iter17_reg <= and_ln221_reg_1909_pp0_iter16_reg;
                and_ln221_reg_1909_pp0_iter18_reg <= and_ln221_reg_1909_pp0_iter17_reg;
                and_ln221_reg_1909_pp0_iter19_reg <= and_ln221_reg_1909_pp0_iter18_reg;
                and_ln221_reg_1909_pp0_iter20_reg <= and_ln221_reg_1909_pp0_iter19_reg;
                and_ln221_reg_1909_pp0_iter21_reg <= and_ln221_reg_1909_pp0_iter20_reg;
                and_ln221_reg_1909_pp0_iter22_reg <= and_ln221_reg_1909_pp0_iter21_reg;
                and_ln221_reg_1909_pp0_iter23_reg <= and_ln221_reg_1909_pp0_iter22_reg;
                and_ln221_reg_1909_pp0_iter24_reg <= and_ln221_reg_1909_pp0_iter23_reg;
                and_ln221_reg_1909_pp0_iter25_reg <= and_ln221_reg_1909_pp0_iter24_reg;
                and_ln221_reg_1909_pp0_iter26_reg <= and_ln221_reg_1909_pp0_iter25_reg;
                and_ln221_reg_1909_pp0_iter27_reg <= and_ln221_reg_1909_pp0_iter26_reg;
                and_ln221_reg_1909_pp0_iter28_reg <= and_ln221_reg_1909_pp0_iter27_reg;
                and_ln221_reg_1909_pp0_iter29_reg <= and_ln221_reg_1909_pp0_iter28_reg;
                and_ln221_reg_1909_pp0_iter30_reg <= and_ln221_reg_1909_pp0_iter29_reg;
                and_ln221_reg_1909_pp0_iter31_reg <= and_ln221_reg_1909_pp0_iter30_reg;
                and_ln221_reg_1909_pp0_iter32_reg <= and_ln221_reg_1909_pp0_iter31_reg;
                and_ln221_reg_1909_pp0_iter33_reg <= and_ln221_reg_1909_pp0_iter32_reg;
                and_ln221_reg_1909_pp0_iter34_reg <= and_ln221_reg_1909_pp0_iter33_reg;
                and_ln221_reg_1909_pp0_iter35_reg <= and_ln221_reg_1909_pp0_iter34_reg;
                and_ln221_reg_1909_pp0_iter36_reg <= and_ln221_reg_1909_pp0_iter35_reg;
                and_ln221_reg_1909_pp0_iter37_reg <= and_ln221_reg_1909_pp0_iter36_reg;
                and_ln221_reg_1909_pp0_iter38_reg <= and_ln221_reg_1909_pp0_iter37_reg;
                and_ln221_reg_1909_pp0_iter39_reg <= and_ln221_reg_1909_pp0_iter38_reg;
                and_ln221_reg_1909_pp0_iter3_reg <= and_ln221_reg_1909;
                and_ln221_reg_1909_pp0_iter40_reg <= and_ln221_reg_1909_pp0_iter39_reg;
                and_ln221_reg_1909_pp0_iter41_reg <= and_ln221_reg_1909_pp0_iter40_reg;
                and_ln221_reg_1909_pp0_iter42_reg <= and_ln221_reg_1909_pp0_iter41_reg;
                and_ln221_reg_1909_pp0_iter43_reg <= and_ln221_reg_1909_pp0_iter42_reg;
                and_ln221_reg_1909_pp0_iter44_reg <= and_ln221_reg_1909_pp0_iter43_reg;
                and_ln221_reg_1909_pp0_iter45_reg <= and_ln221_reg_1909_pp0_iter44_reg;
                and_ln221_reg_1909_pp0_iter46_reg <= and_ln221_reg_1909_pp0_iter45_reg;
                and_ln221_reg_1909_pp0_iter47_reg <= and_ln221_reg_1909_pp0_iter46_reg;
                and_ln221_reg_1909_pp0_iter48_reg <= and_ln221_reg_1909_pp0_iter47_reg;
                and_ln221_reg_1909_pp0_iter49_reg <= and_ln221_reg_1909_pp0_iter48_reg;
                and_ln221_reg_1909_pp0_iter4_reg <= and_ln221_reg_1909_pp0_iter3_reg;
                and_ln221_reg_1909_pp0_iter50_reg <= and_ln221_reg_1909_pp0_iter49_reg;
                and_ln221_reg_1909_pp0_iter51_reg <= and_ln221_reg_1909_pp0_iter50_reg;
                and_ln221_reg_1909_pp0_iter52_reg <= and_ln221_reg_1909_pp0_iter51_reg;
                and_ln221_reg_1909_pp0_iter53_reg <= and_ln221_reg_1909_pp0_iter52_reg;
                and_ln221_reg_1909_pp0_iter54_reg <= and_ln221_reg_1909_pp0_iter53_reg;
                and_ln221_reg_1909_pp0_iter55_reg <= and_ln221_reg_1909_pp0_iter54_reg;
                and_ln221_reg_1909_pp0_iter56_reg <= and_ln221_reg_1909_pp0_iter55_reg;
                and_ln221_reg_1909_pp0_iter57_reg <= and_ln221_reg_1909_pp0_iter56_reg;
                and_ln221_reg_1909_pp0_iter5_reg <= and_ln221_reg_1909_pp0_iter4_reg;
                and_ln221_reg_1909_pp0_iter6_reg <= and_ln221_reg_1909_pp0_iter5_reg;
                and_ln221_reg_1909_pp0_iter7_reg <= and_ln221_reg_1909_pp0_iter6_reg;
                and_ln221_reg_1909_pp0_iter8_reg <= and_ln221_reg_1909_pp0_iter7_reg;
                and_ln221_reg_1909_pp0_iter9_reg <= and_ln221_reg_1909_pp0_iter8_reg;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
                ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
                ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
                ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
                ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
                ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
                ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
                ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
                ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
                ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
                ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
                ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
                ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
                ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
                ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
                ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
                ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
                ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
                ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
                ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
                ap_loop_exit_ready_pp0_iter42_reg <= ap_loop_exit_ready_pp0_iter41_reg;
                ap_loop_exit_ready_pp0_iter43_reg <= ap_loop_exit_ready_pp0_iter42_reg;
                ap_loop_exit_ready_pp0_iter44_reg <= ap_loop_exit_ready_pp0_iter43_reg;
                ap_loop_exit_ready_pp0_iter45_reg <= ap_loop_exit_ready_pp0_iter44_reg;
                ap_loop_exit_ready_pp0_iter46_reg <= ap_loop_exit_ready_pp0_iter45_reg;
                ap_loop_exit_ready_pp0_iter47_reg <= ap_loop_exit_ready_pp0_iter46_reg;
                ap_loop_exit_ready_pp0_iter48_reg <= ap_loop_exit_ready_pp0_iter47_reg;
                ap_loop_exit_ready_pp0_iter49_reg <= ap_loop_exit_ready_pp0_iter48_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter50_reg <= ap_loop_exit_ready_pp0_iter49_reg;
                ap_loop_exit_ready_pp0_iter51_reg <= ap_loop_exit_ready_pp0_iter50_reg;
                ap_loop_exit_ready_pp0_iter52_reg <= ap_loop_exit_ready_pp0_iter51_reg;
                ap_loop_exit_ready_pp0_iter53_reg <= ap_loop_exit_ready_pp0_iter52_reg;
                ap_loop_exit_ready_pp0_iter54_reg <= ap_loop_exit_ready_pp0_iter53_reg;
                ap_loop_exit_ready_pp0_iter55_reg <= ap_loop_exit_ready_pp0_iter54_reg;
                ap_loop_exit_ready_pp0_iter56_reg <= ap_loop_exit_ready_pp0_iter55_reg;
                ap_loop_exit_ready_pp0_iter57_reg <= ap_loop_exit_ready_pp0_iter56_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                cmp50_reg_1853 <= cmp50_fu_685_p2;
                cmp50_reg_1853_pp0_iter3_reg <= cmp50_reg_1853;
                cmp50_reg_1853_pp0_iter4_reg <= cmp50_reg_1853_pp0_iter3_reg;
                cmp50_reg_1853_pp0_iter5_reg <= cmp50_reg_1853_pp0_iter4_reg;
                cmp50_reg_1853_pp0_iter6_reg <= cmp50_reg_1853_pp0_iter5_reg;
                cmp50_reg_1853_pp0_iter7_reg <= cmp50_reg_1853_pp0_iter6_reg;
                curr_softmax_bias_V_13_reg_1872 <= curr_softmax_bias_V_13_fu_799_p3;
                curr_softmax_bias_V_13_reg_1872_pp0_iter10_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter9_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter11_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter10_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter12_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter11_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter13_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter12_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter14_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter13_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter15_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter14_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter16_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter15_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter17_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter16_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter18_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter17_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter19_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter18_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter20_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter19_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter21_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter20_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter22_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter21_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter23_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter22_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter24_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter23_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter25_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter24_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter26_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter25_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter27_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter26_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter28_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter27_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter29_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter28_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter30_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter29_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter31_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter30_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter32_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter31_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter33_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter32_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter34_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter33_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter35_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter34_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter36_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter35_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter37_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter36_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter38_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter37_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter39_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter38_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter3_reg <= curr_softmax_bias_V_13_reg_1872;
                curr_softmax_bias_V_13_reg_1872_pp0_iter40_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter39_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter41_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter40_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter42_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter41_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter43_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter42_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter44_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter43_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter45_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter44_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter46_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter45_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter47_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter46_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter48_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter47_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter49_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter48_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter4_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter3_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter50_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter49_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter51_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter50_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter52_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter51_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter53_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter52_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter54_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter53_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter55_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter54_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter56_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter55_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter57_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter56_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter5_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter4_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter6_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter5_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter7_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter6_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter8_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter7_reg;
                curr_softmax_bias_V_13_reg_1872_pp0_iter9_reg <= curr_softmax_bias_V_13_reg_1872_pp0_iter8_reg;
                curr_softmax_bias_V_15_reg_1886 <= curr_softmax_bias_V_15_fu_936_p3;
                curr_softmax_bias_V_15_reg_1886_pp0_iter10_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter9_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter11_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter10_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter12_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter11_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter13_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter12_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter14_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter13_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter15_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter14_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter16_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter15_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter17_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter16_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter18_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter17_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter19_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter18_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter20_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter19_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter21_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter20_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter22_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter21_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter23_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter22_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter24_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter23_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter25_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter24_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter26_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter25_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter27_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter26_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter28_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter27_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter29_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter28_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter30_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter29_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter31_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter30_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter32_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter31_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter33_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter32_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter34_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter33_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter35_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter34_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter36_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter35_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter37_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter36_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter38_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter37_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter39_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter38_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter3_reg <= curr_softmax_bias_V_15_reg_1886;
                curr_softmax_bias_V_15_reg_1886_pp0_iter40_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter39_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter41_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter40_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter42_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter41_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter43_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter42_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter44_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter43_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter45_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter44_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter46_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter45_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter47_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter46_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter48_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter47_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter49_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter48_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter4_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter3_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter50_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter49_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter51_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter50_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter52_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter51_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter53_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter52_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter54_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter53_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter55_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter54_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter56_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter55_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter57_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter56_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter5_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter4_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter6_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter5_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter7_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter6_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter8_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter7_reg;
                curr_softmax_bias_V_15_reg_1886_pp0_iter9_reg <= curr_softmax_bias_V_15_reg_1886_pp0_iter8_reg;
                curr_softmax_bias_V_17_reg_1900 <= curr_softmax_bias_V_17_fu_1073_p3;
                curr_softmax_bias_V_17_reg_1900_pp0_iter10_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter9_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter11_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter10_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter12_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter11_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter13_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter12_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter14_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter13_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter15_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter14_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter16_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter15_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter17_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter16_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter18_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter17_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter19_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter18_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter20_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter19_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter21_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter20_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter22_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter21_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter23_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter22_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter24_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter23_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter25_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter24_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter26_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter25_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter27_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter26_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter28_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter27_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter29_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter28_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter30_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter29_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter31_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter30_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter32_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter31_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter33_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter32_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter34_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter33_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter35_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter34_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter36_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter35_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter37_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter36_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter38_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter37_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter39_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter38_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter3_reg <= curr_softmax_bias_V_17_reg_1900;
                curr_softmax_bias_V_17_reg_1900_pp0_iter40_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter39_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter41_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter40_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter42_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter41_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter43_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter42_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter44_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter43_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter45_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter44_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter46_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter45_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter47_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter46_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter48_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter47_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter49_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter48_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter4_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter3_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter50_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter49_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter51_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter50_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter52_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter51_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter53_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter52_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter54_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter53_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter55_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter54_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter56_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter55_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter57_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter56_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter5_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter4_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter6_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter5_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter7_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter6_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter8_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter7_reg;
                curr_softmax_bias_V_17_reg_1900_pp0_iter9_reg <= curr_softmax_bias_V_17_reg_1900_pp0_iter8_reg;
                exp_V_1_reg_1933 <= grp_exp_32_10_s_fu_337_ap_return;
                exp_V_2_reg_1944 <= grp_exp_32_10_s_fu_354_ap_return;
                exp_V_reg_1922 <= grp_exp_32_10_s_fu_320_ap_return;
                icmp_ln222_reg_1913_pp0_iter10_reg <= icmp_ln222_reg_1913_pp0_iter9_reg;
                icmp_ln222_reg_1913_pp0_iter11_reg <= icmp_ln222_reg_1913_pp0_iter10_reg;
                icmp_ln222_reg_1913_pp0_iter12_reg <= icmp_ln222_reg_1913_pp0_iter11_reg;
                icmp_ln222_reg_1913_pp0_iter13_reg <= icmp_ln222_reg_1913_pp0_iter12_reg;
                icmp_ln222_reg_1913_pp0_iter14_reg <= icmp_ln222_reg_1913_pp0_iter13_reg;
                icmp_ln222_reg_1913_pp0_iter15_reg <= icmp_ln222_reg_1913_pp0_iter14_reg;
                icmp_ln222_reg_1913_pp0_iter16_reg <= icmp_ln222_reg_1913_pp0_iter15_reg;
                icmp_ln222_reg_1913_pp0_iter17_reg <= icmp_ln222_reg_1913_pp0_iter16_reg;
                icmp_ln222_reg_1913_pp0_iter18_reg <= icmp_ln222_reg_1913_pp0_iter17_reg;
                icmp_ln222_reg_1913_pp0_iter19_reg <= icmp_ln222_reg_1913_pp0_iter18_reg;
                icmp_ln222_reg_1913_pp0_iter20_reg <= icmp_ln222_reg_1913_pp0_iter19_reg;
                icmp_ln222_reg_1913_pp0_iter21_reg <= icmp_ln222_reg_1913_pp0_iter20_reg;
                icmp_ln222_reg_1913_pp0_iter22_reg <= icmp_ln222_reg_1913_pp0_iter21_reg;
                icmp_ln222_reg_1913_pp0_iter23_reg <= icmp_ln222_reg_1913_pp0_iter22_reg;
                icmp_ln222_reg_1913_pp0_iter24_reg <= icmp_ln222_reg_1913_pp0_iter23_reg;
                icmp_ln222_reg_1913_pp0_iter25_reg <= icmp_ln222_reg_1913_pp0_iter24_reg;
                icmp_ln222_reg_1913_pp0_iter26_reg <= icmp_ln222_reg_1913_pp0_iter25_reg;
                icmp_ln222_reg_1913_pp0_iter27_reg <= icmp_ln222_reg_1913_pp0_iter26_reg;
                icmp_ln222_reg_1913_pp0_iter28_reg <= icmp_ln222_reg_1913_pp0_iter27_reg;
                icmp_ln222_reg_1913_pp0_iter29_reg <= icmp_ln222_reg_1913_pp0_iter28_reg;
                icmp_ln222_reg_1913_pp0_iter30_reg <= icmp_ln222_reg_1913_pp0_iter29_reg;
                icmp_ln222_reg_1913_pp0_iter31_reg <= icmp_ln222_reg_1913_pp0_iter30_reg;
                icmp_ln222_reg_1913_pp0_iter32_reg <= icmp_ln222_reg_1913_pp0_iter31_reg;
                icmp_ln222_reg_1913_pp0_iter33_reg <= icmp_ln222_reg_1913_pp0_iter32_reg;
                icmp_ln222_reg_1913_pp0_iter34_reg <= icmp_ln222_reg_1913_pp0_iter33_reg;
                icmp_ln222_reg_1913_pp0_iter35_reg <= icmp_ln222_reg_1913_pp0_iter34_reg;
                icmp_ln222_reg_1913_pp0_iter36_reg <= icmp_ln222_reg_1913_pp0_iter35_reg;
                icmp_ln222_reg_1913_pp0_iter37_reg <= icmp_ln222_reg_1913_pp0_iter36_reg;
                icmp_ln222_reg_1913_pp0_iter38_reg <= icmp_ln222_reg_1913_pp0_iter37_reg;
                icmp_ln222_reg_1913_pp0_iter39_reg <= icmp_ln222_reg_1913_pp0_iter38_reg;
                icmp_ln222_reg_1913_pp0_iter3_reg <= icmp_ln222_reg_1913;
                icmp_ln222_reg_1913_pp0_iter40_reg <= icmp_ln222_reg_1913_pp0_iter39_reg;
                icmp_ln222_reg_1913_pp0_iter41_reg <= icmp_ln222_reg_1913_pp0_iter40_reg;
                icmp_ln222_reg_1913_pp0_iter42_reg <= icmp_ln222_reg_1913_pp0_iter41_reg;
                icmp_ln222_reg_1913_pp0_iter43_reg <= icmp_ln222_reg_1913_pp0_iter42_reg;
                icmp_ln222_reg_1913_pp0_iter44_reg <= icmp_ln222_reg_1913_pp0_iter43_reg;
                icmp_ln222_reg_1913_pp0_iter45_reg <= icmp_ln222_reg_1913_pp0_iter44_reg;
                icmp_ln222_reg_1913_pp0_iter46_reg <= icmp_ln222_reg_1913_pp0_iter45_reg;
                icmp_ln222_reg_1913_pp0_iter47_reg <= icmp_ln222_reg_1913_pp0_iter46_reg;
                icmp_ln222_reg_1913_pp0_iter48_reg <= icmp_ln222_reg_1913_pp0_iter47_reg;
                icmp_ln222_reg_1913_pp0_iter49_reg <= icmp_ln222_reg_1913_pp0_iter48_reg;
                icmp_ln222_reg_1913_pp0_iter4_reg <= icmp_ln222_reg_1913_pp0_iter3_reg;
                icmp_ln222_reg_1913_pp0_iter50_reg <= icmp_ln222_reg_1913_pp0_iter49_reg;
                icmp_ln222_reg_1913_pp0_iter51_reg <= icmp_ln222_reg_1913_pp0_iter50_reg;
                icmp_ln222_reg_1913_pp0_iter52_reg <= icmp_ln222_reg_1913_pp0_iter51_reg;
                icmp_ln222_reg_1913_pp0_iter53_reg <= icmp_ln222_reg_1913_pp0_iter52_reg;
                icmp_ln222_reg_1913_pp0_iter54_reg <= icmp_ln222_reg_1913_pp0_iter53_reg;
                icmp_ln222_reg_1913_pp0_iter55_reg <= icmp_ln222_reg_1913_pp0_iter54_reg;
                icmp_ln222_reg_1913_pp0_iter56_reg <= icmp_ln222_reg_1913_pp0_iter55_reg;
                icmp_ln222_reg_1913_pp0_iter57_reg <= icmp_ln222_reg_1913_pp0_iter56_reg;
                icmp_ln222_reg_1913_pp0_iter5_reg <= icmp_ln222_reg_1913_pp0_iter4_reg;
                icmp_ln222_reg_1913_pp0_iter6_reg <= icmp_ln222_reg_1913_pp0_iter5_reg;
                icmp_ln222_reg_1913_pp0_iter7_reg <= icmp_ln222_reg_1913_pp0_iter6_reg;
                icmp_ln222_reg_1913_pp0_iter8_reg <= icmp_ln222_reg_1913_pp0_iter7_reg;
                icmp_ln222_reg_1913_pp0_iter9_reg <= icmp_ln222_reg_1913_pp0_iter8_reg;
                p_Result_80_reg_1881 <= ret_V_251_fu_903_p2(32 downto 32);
                p_Result_80_reg_1881_pp0_iter3_reg <= p_Result_80_reg_1881;
                p_Result_80_reg_1881_pp0_iter4_reg <= p_Result_80_reg_1881_pp0_iter3_reg;
                p_Result_80_reg_1881_pp0_iter5_reg <= p_Result_80_reg_1881_pp0_iter4_reg;
                p_Result_80_reg_1881_pp0_iter6_reg <= p_Result_80_reg_1881_pp0_iter5_reg;
                p_Result_80_reg_1881_pp0_iter7_reg <= p_Result_80_reg_1881_pp0_iter6_reg;
                p_Result_81_reg_1895 <= ret_V_252_fu_1040_p2(32 downto 32);
                p_Result_81_reg_1895_pp0_iter3_reg <= p_Result_81_reg_1895;
                p_Result_81_reg_1895_pp0_iter4_reg <= p_Result_81_reg_1895_pp0_iter3_reg;
                p_Result_81_reg_1895_pp0_iter5_reg <= p_Result_81_reg_1895_pp0_iter4_reg;
                p_Result_81_reg_1895_pp0_iter6_reg <= p_Result_81_reg_1895_pp0_iter5_reg;
                p_Result_81_reg_1895_pp0_iter7_reg <= p_Result_81_reg_1895_pp0_iter6_reg;
                p_Result_s_reg_1867 <= ret_V_fu_766_p2(32 downto 32);
                p_Result_s_reg_1867_pp0_iter3_reg <= p_Result_s_reg_1867;
                p_Result_s_reg_1867_pp0_iter4_reg <= p_Result_s_reg_1867_pp0_iter3_reg;
                p_Result_s_reg_1867_pp0_iter5_reg <= p_Result_s_reg_1867_pp0_iter4_reg;
                p_Result_s_reg_1867_pp0_iter6_reg <= p_Result_s_reg_1867_pp0_iter5_reg;
                p_Result_s_reg_1867_pp0_iter7_reg <= p_Result_s_reg_1867_pp0_iter6_reg;
                trunc_ln189_reg_1860 <= trunc_ln189_fu_691_p1;
                trunc_ln189_reg_1860_pp0_iter3_reg <= trunc_ln189_reg_1860;
                trunc_ln189_reg_1860_pp0_iter4_reg <= trunc_ln189_reg_1860_pp0_iter3_reg;
                trunc_ln189_reg_1860_pp0_iter5_reg <= trunc_ln189_reg_1860_pp0_iter4_reg;
                trunc_ln189_reg_1860_pp0_iter6_reg <= trunc_ln189_reg_1860_pp0_iter5_reg;
                trunc_ln189_reg_1860_pp0_iter7_reg <= trunc_ln189_reg_1860_pp0_iter6_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln175_reg_1848 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                attn_blocks_0_2_fu_188 <= trunc_ln182_fu_521_p1;
                attn_blocks_1_2_fu_192 <= qxk_stream_dout(255 downto 128);
                attn_blocks_2_2_fu_196 <= qxk_stream_dout(383 downto 256);
                attn_blocks_3_2_fu_200 <= qxk_stream_dout(511 downto 384);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((cmp50_reg_1853_pp0_iter6_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                curr_softmax_sum_V_10_reg_1939 <= curr_softmax_sum_V_10_fu_1359_p6;
                curr_softmax_sum_V_5_reg_1928 <= curr_softmax_sum_V_5_fu_1334_p6;
                curr_softmax_sum_V_reg_1917 <= curr_softmax_sum_V_fu_1309_p6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln221_fu_1123_p2))) then
                icmp_ln222_reg_1913 <= icmp_ln222_fu_1150_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln189_reg_1860_pp0_iter4_reg = ap_const_lv2_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                softmax_biases_V_10_fu_292 <= curr_softmax_bias_V_15_reg_1886_pp0_iter4_reg;
                softmax_biases_V_11_fu_296 <= curr_softmax_bias_V_17_reg_1900_pp0_iter4_reg;
                softmax_biases_V_9_fu_288 <= curr_softmax_bias_V_13_reg_1872_pp0_iter4_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln189_reg_1860_pp0_iter4_reg = ap_const_lv2_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                softmax_biases_V_1_fu_256 <= curr_softmax_bias_V_15_reg_1886_pp0_iter4_reg;
                softmax_biases_V_2_fu_260 <= curr_softmax_bias_V_17_reg_1900_pp0_iter4_reg;
                softmax_biases_V_fu_252 <= curr_softmax_bias_V_13_reg_1872_pp0_iter4_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln189_reg_1860_pp0_iter4_reg = ap_const_lv2_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                softmax_biases_V_3_fu_264 <= curr_softmax_bias_V_13_reg_1872_pp0_iter4_reg;
                softmax_biases_V_4_fu_268 <= curr_softmax_bias_V_15_reg_1886_pp0_iter4_reg;
                softmax_biases_V_5_fu_272 <= curr_softmax_bias_V_17_reg_1900_pp0_iter4_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln189_reg_1860_pp0_iter4_reg = ap_const_lv2_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                softmax_biases_V_6_fu_276 <= curr_softmax_bias_V_13_reg_1872_pp0_iter4_reg;
                softmax_biases_V_7_fu_280 <= curr_softmax_bias_V_15_reg_1886_pp0_iter4_reg;
                softmax_biases_V_8_fu_284 <= curr_softmax_bias_V_17_reg_1900_pp0_iter4_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln189_reg_1860_pp0_iter7_reg = ap_const_lv2_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                softmax_sums_V_10_fu_244 <= curr_softmax_sum_V_18_fu_1488_p3;
                softmax_sums_V_11_fu_248 <= curr_softmax_sum_V_20_fu_1560_p3;
                softmax_sums_V_9_fu_240 <= curr_softmax_sum_V_16_fu_1416_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln189_reg_1860_pp0_iter7_reg = ap_const_lv2_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                softmax_sums_V_1_fu_208 <= curr_softmax_sum_V_18_fu_1488_p3;
                softmax_sums_V_2_fu_212 <= curr_softmax_sum_V_20_fu_1560_p3;
                softmax_sums_V_fu_204 <= curr_softmax_sum_V_16_fu_1416_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln189_reg_1860_pp0_iter7_reg = ap_const_lv2_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                softmax_sums_V_3_fu_216 <= curr_softmax_sum_V_16_fu_1416_p3;
                softmax_sums_V_4_fu_220 <= curr_softmax_sum_V_18_fu_1488_p3;
                softmax_sums_V_5_fu_224 <= curr_softmax_sum_V_20_fu_1560_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln189_reg_1860_pp0_iter7_reg = ap_const_lv2_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                softmax_sums_V_6_fu_228 <= curr_softmax_sum_V_16_fu_1416_p3;
                softmax_sums_V_7_fu_232 <= curr_softmax_sum_V_18_fu_1488_p3;
                softmax_sums_V_8_fu_236 <= curr_softmax_sum_V_20_fu_1560_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln163_fu_433_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten20_load) + unsigned(ap_const_lv15_1));
    add_ln165_1_fu_492_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv11_1));
    add_ln165_fu_646_p2 <= std_logic_vector(unsigned(select_ln163_fu_599_p3) + unsigned(ap_const_lv8_1));
    add_ln167_fu_486_p2 <= std_logic_vector(unsigned(select_ln165_fu_472_p3) + unsigned(ap_const_lv3_1));
    add_ln220_fu_1093_p2 <= std_logic_vector(unsigned(select_ln165_1_fu_652_p3) + unsigned(ap_const_lv8_FC));
    add_ln222_fu_1133_p2 <= std_logic_vector(unsigned(zext_ln222_fu_1129_p1) + unsigned(ap_const_lv3_7));
    and_ln163_fu_460_p2 <= (xor_ln163_fu_448_p2 and icmp_ln167_fu_454_p2);
    and_ln221_fu_1123_p2 <= (or_ln221_fu_1111_p2 and icmp_ln221_fu_1117_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter58, ap_done_reg, qxk_stream_empty_n, icmp_ln175_reg_1848, attn_stream_full_n, attn_softmax_info_stream_full_n, ap_predicate_op510_write_state59, ap_start_int)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op510_write_state59 = ap_const_boolean_1) and (attn_softmax_info_stream_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter58 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (attn_stream_full_n = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln175_reg_1848 = ap_const_lv1_1) and (qxk_stream_empty_n = ap_const_logic_0)) or ((ap_start_int = ap_const_logic_1) and (ap_done_reg = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter58, ap_done_reg, qxk_stream_empty_n, icmp_ln175_reg_1848, attn_stream_full_n, attn_softmax_info_stream_full_n, ap_predicate_op510_write_state59, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op510_write_state59 = ap_const_boolean_1) and (attn_softmax_info_stream_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter58 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (attn_stream_full_n = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln175_reg_1848 = ap_const_lv1_1) and (qxk_stream_empty_n = ap_const_logic_0)) or ((ap_start_int = ap_const_logic_1) and (ap_done_reg = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp188_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter58, ap_done_reg, qxk_stream_empty_n, icmp_ln175_reg_1848, attn_stream_full_n, attn_softmax_info_stream_full_n, ap_predicate_op510_write_state59, ap_start_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp188 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op510_write_state59 = ap_const_boolean_1) and (attn_softmax_info_stream_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter58 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (attn_stream_full_n = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln175_reg_1848 = ap_const_lv1_1) and (qxk_stream_empty_n = ap_const_logic_0)) or ((ap_start_int = ap_const_logic_1) and (ap_done_reg = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp209_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter58, ap_done_reg, qxk_stream_empty_n, icmp_ln175_reg_1848, attn_stream_full_n, attn_softmax_info_stream_full_n, ap_predicate_op510_write_state59, ap_start_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp209 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op510_write_state59 = ap_const_boolean_1) and (attn_softmax_info_stream_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter58 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (attn_stream_full_n = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln175_reg_1848 = ap_const_lv1_1) and (qxk_stream_empty_n = ap_const_logic_0)) or ((ap_start_int = ap_const_logic_1) and (ap_done_reg = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp230_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter58, ap_done_reg, qxk_stream_empty_n, icmp_ln175_reg_1848, attn_stream_full_n, attn_softmax_info_stream_full_n, ap_predicate_op510_write_state59, ap_start_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp230 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op510_write_state59 = ap_const_boolean_1) and (attn_softmax_info_stream_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter58 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (attn_stream_full_n = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln175_reg_1848 = ap_const_lv1_1) and (qxk_stream_empty_n = ap_const_logic_0)) or ((ap_start_int = ap_const_logic_1) and (ap_done_reg = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp312_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter58, ap_done_reg, qxk_stream_empty_n, icmp_ln175_reg_1848, attn_stream_full_n, attn_softmax_info_stream_full_n, ap_predicate_op510_write_state59, ap_start_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp312 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op510_write_state59 = ap_const_boolean_1) and (attn_softmax_info_stream_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter58 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (attn_stream_full_n = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln175_reg_1848 = ap_const_lv1_1) and (qxk_stream_empty_n = ap_const_logic_0)) or ((ap_start_int = ap_const_logic_1) and (ap_done_reg = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp330_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter58, ap_done_reg, qxk_stream_empty_n, icmp_ln175_reg_1848, attn_stream_full_n, attn_softmax_info_stream_full_n, ap_predicate_op510_write_state59, ap_start_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp330 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op510_write_state59 = ap_const_boolean_1) and (attn_softmax_info_stream_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter58 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (attn_stream_full_n = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln175_reg_1848 = ap_const_lv1_1) and (qxk_stream_empty_n = ap_const_logic_0)) or ((ap_start_int = ap_const_logic_1) and (ap_done_reg = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp348_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter58, ap_done_reg, qxk_stream_empty_n, icmp_ln175_reg_1848, attn_stream_full_n, attn_softmax_info_stream_full_n, ap_predicate_op510_write_state59, ap_start_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp348 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op510_write_state59 = ap_const_boolean_1) and (attn_softmax_info_stream_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter58 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (attn_stream_full_n = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln175_reg_1848 = ap_const_lv1_1) and (qxk_stream_empty_n = ap_const_logic_0)) or ((ap_start_int = ap_const_logic_1) and (ap_done_reg = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter58, ap_done_reg, qxk_stream_empty_n, icmp_ln175_reg_1848, attn_stream_full_n, attn_softmax_info_stream_full_n, ap_predicate_op510_write_state59, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op510_write_state59 = ap_const_boolean_1) and (attn_softmax_info_stream_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter58 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (attn_stream_full_n = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln175_reg_1848 = ap_const_lv1_1) and (qxk_stream_empty_n = ap_const_logic_0)) or ((ap_start_int = ap_const_logic_1) and (ap_done_reg = ap_const_logic_1)));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call24_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call24 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call30_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call30 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call34_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call34 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call40_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call40 <= (ap_done_reg = ap_const_logic_1);
    end process;

        ap_block_state20_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter27_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter27_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter27_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter27_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter28_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter28_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter28_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter28_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage0_iter1_assign_proc : process(qxk_stream_empty_n, icmp_ln175_reg_1848)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((icmp_ln175_reg_1848 = ap_const_lv1_1) and (qxk_stream_empty_n = ap_const_logic_0));
    end process;


    ap_block_state2_pp0_stage0_iter1_ignore_call24_assign_proc : process(qxk_stream_empty_n, icmp_ln175_reg_1848)
    begin
                ap_block_state2_pp0_stage0_iter1_ignore_call24 <= ((icmp_ln175_reg_1848 = ap_const_lv1_1) and (qxk_stream_empty_n = ap_const_logic_0));
    end process;


    ap_block_state2_pp0_stage0_iter1_ignore_call30_assign_proc : process(qxk_stream_empty_n, icmp_ln175_reg_1848)
    begin
                ap_block_state2_pp0_stage0_iter1_ignore_call30 <= ((icmp_ln175_reg_1848 = ap_const_lv1_1) and (qxk_stream_empty_n = ap_const_logic_0));
    end process;


    ap_block_state2_pp0_stage0_iter1_ignore_call34_assign_proc : process(qxk_stream_empty_n, icmp_ln175_reg_1848)
    begin
                ap_block_state2_pp0_stage0_iter1_ignore_call34 <= ((icmp_ln175_reg_1848 = ap_const_lv1_1) and (qxk_stream_empty_n = ap_const_logic_0));
    end process;


    ap_block_state2_pp0_stage0_iter1_ignore_call40_assign_proc : process(qxk_stream_empty_n, icmp_ln175_reg_1848)
    begin
                ap_block_state2_pp0_stage0_iter1_ignore_call40 <= ((icmp_ln175_reg_1848 = ap_const_lv1_1) and (qxk_stream_empty_n = ap_const_logic_0));
    end process;

        ap_block_state30_pp0_stage0_iter29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage0_iter29_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage0_iter29_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage0_iter29_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage0_iter29_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage0_iter30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage0_iter30_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage0_iter30_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage0_iter30_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage0_iter30_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage0_iter31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage0_iter31_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage0_iter31_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage0_iter31_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage0_iter31_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage0_iter32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage0_iter32_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage0_iter32_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage0_iter32_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage0_iter32_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage0_iter33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage0_iter33_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage0_iter33_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage0_iter33_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage0_iter33_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage0_iter34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage0_iter34_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage0_iter34_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage0_iter34_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage0_iter34_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage0_iter35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage0_iter35_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage0_iter35_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage0_iter35_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage0_iter35_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage0_iter36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage0_iter36_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage0_iter36_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage0_iter36_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage0_iter36_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage0_iter37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage0_iter37_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage0_iter37_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage0_iter37_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage0_iter37_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage0_iter38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage0_iter38_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage0_iter38_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage0_iter38_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage0_iter38_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter2_assign_proc : process(attn_stream_full_n)
    begin
                ap_block_state3_pp0_stage0_iter2 <= (attn_stream_full_n = ap_const_logic_0);
    end process;


    ap_block_state3_pp0_stage0_iter2_ignore_call24_assign_proc : process(attn_stream_full_n)
    begin
                ap_block_state3_pp0_stage0_iter2_ignore_call24 <= (attn_stream_full_n = ap_const_logic_0);
    end process;


    ap_block_state3_pp0_stage0_iter2_ignore_call30_assign_proc : process(attn_stream_full_n)
    begin
                ap_block_state3_pp0_stage0_iter2_ignore_call30 <= (attn_stream_full_n = ap_const_logic_0);
    end process;


    ap_block_state3_pp0_stage0_iter2_ignore_call34_assign_proc : process(attn_stream_full_n)
    begin
                ap_block_state3_pp0_stage0_iter2_ignore_call34 <= (attn_stream_full_n = ap_const_logic_0);
    end process;


    ap_block_state3_pp0_stage0_iter2_ignore_call40_assign_proc : process(attn_stream_full_n)
    begin
                ap_block_state3_pp0_stage0_iter2_ignore_call40 <= (attn_stream_full_n = ap_const_logic_0);
    end process;

        ap_block_state40_pp0_stage0_iter39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage0_iter39_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage0_iter39_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage0_iter39_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage0_iter39_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp0_stage0_iter40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp0_stage0_iter40_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp0_stage0_iter40_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp0_stage0_iter40_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp0_stage0_iter40_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp0_stage0_iter41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp0_stage0_iter41_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp0_stage0_iter41_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp0_stage0_iter41_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp0_stage0_iter41_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp0_stage0_iter42 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp0_stage0_iter42_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp0_stage0_iter42_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp0_stage0_iter42_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp0_stage0_iter42_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp0_stage0_iter43 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp0_stage0_iter43_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp0_stage0_iter43_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp0_stage0_iter43_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp0_stage0_iter43_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp0_stage0_iter44 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp0_stage0_iter44_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp0_stage0_iter44_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp0_stage0_iter44_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp0_stage0_iter44_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp0_stage0_iter45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp0_stage0_iter45_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp0_stage0_iter45_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp0_stage0_iter45_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp0_stage0_iter45_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp0_stage0_iter46 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp0_stage0_iter46_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp0_stage0_iter46_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp0_stage0_iter46_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp0_stage0_iter46_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp0_stage0_iter47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp0_stage0_iter47_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp0_stage0_iter47_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp0_stage0_iter47_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp0_stage0_iter47_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state49_pp0_stage0_iter48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state49_pp0_stage0_iter48_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state49_pp0_stage0_iter48_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state49_pp0_stage0_iter48_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state49_pp0_stage0_iter48_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state50_pp0_stage0_iter49 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state50_pp0_stage0_iter49_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state50_pp0_stage0_iter49_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state50_pp0_stage0_iter49_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state50_pp0_stage0_iter49_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state51_pp0_stage0_iter50 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state51_pp0_stage0_iter50_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state51_pp0_stage0_iter50_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state51_pp0_stage0_iter50_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state51_pp0_stage0_iter50_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state52_pp0_stage0_iter51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state52_pp0_stage0_iter51_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state52_pp0_stage0_iter51_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state52_pp0_stage0_iter51_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state52_pp0_stage0_iter51_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state53_pp0_stage0_iter52 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state53_pp0_stage0_iter52_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state53_pp0_stage0_iter52_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state53_pp0_stage0_iter52_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state53_pp0_stage0_iter52_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state54_pp0_stage0_iter53 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state54_pp0_stage0_iter53_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state54_pp0_stage0_iter53_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state54_pp0_stage0_iter53_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state54_pp0_stage0_iter53_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state55_pp0_stage0_iter54 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state55_pp0_stage0_iter54_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state55_pp0_stage0_iter54_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state55_pp0_stage0_iter54_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state55_pp0_stage0_iter54_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state56_pp0_stage0_iter55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state56_pp0_stage0_iter55_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state56_pp0_stage0_iter55_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state56_pp0_stage0_iter55_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state56_pp0_stage0_iter55_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state57_pp0_stage0_iter56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state57_pp0_stage0_iter56_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state57_pp0_stage0_iter56_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state57_pp0_stage0_iter56_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state57_pp0_stage0_iter56_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state58_pp0_stage0_iter57 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state58_pp0_stage0_iter57_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state58_pp0_stage0_iter57_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state58_pp0_stage0_iter57_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state58_pp0_stage0_iter57_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state59_pp0_stage0_iter58_assign_proc : process(attn_softmax_info_stream_full_n, ap_predicate_op510_write_state59)
    begin
                ap_block_state59_pp0_stage0_iter58 <= ((ap_predicate_op510_write_state59 = ap_const_boolean_1) and (attn_softmax_info_stream_full_n = ap_const_logic_0));
    end process;


    ap_block_state59_pp0_stage0_iter58_ignore_call24_assign_proc : process(attn_softmax_info_stream_full_n, ap_predicate_op510_write_state59)
    begin
                ap_block_state59_pp0_stage0_iter58_ignore_call24 <= ((ap_predicate_op510_write_state59 = ap_const_boolean_1) and (attn_softmax_info_stream_full_n = ap_const_logic_0));
    end process;


    ap_block_state59_pp0_stage0_iter58_ignore_call30_assign_proc : process(attn_softmax_info_stream_full_n, ap_predicate_op510_write_state59)
    begin
                ap_block_state59_pp0_stage0_iter58_ignore_call30 <= ((ap_predicate_op510_write_state59 = ap_const_boolean_1) and (attn_softmax_info_stream_full_n = ap_const_logic_0));
    end process;


    ap_block_state59_pp0_stage0_iter58_ignore_call34_assign_proc : process(attn_softmax_info_stream_full_n, ap_predicate_op510_write_state59)
    begin
                ap_block_state59_pp0_stage0_iter58_ignore_call34 <= ((ap_predicate_op510_write_state59 = ap_const_boolean_1) and (attn_softmax_info_stream_full_n = ap_const_logic_0));
    end process;


    ap_block_state59_pp0_stage0_iter58_ignore_call40_assign_proc : process(attn_softmax_info_stream_full_n, ap_predicate_op510_write_state59)
    begin
                ap_block_state59_pp0_stage0_iter58_ignore_call40 <= ((ap_predicate_op510_write_state59 = ap_const_boolean_1) and (attn_softmax_info_stream_full_n = ap_const_logic_0));
    end process;

        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1542_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_1542 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln163_fu_427_p2, ap_start_int)
    begin
        if (((icmp_ln163_fu_427_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter57_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter57_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_idle_pp0 = ap_const_logic_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_enable_reg_pp0_iter30, ap_enable_reg_pp0_iter31, ap_enable_reg_pp0_iter32, ap_enable_reg_pp0_iter33, ap_enable_reg_pp0_iter34, ap_enable_reg_pp0_iter35, ap_enable_reg_pp0_iter36, ap_enable_reg_pp0_iter37, ap_enable_reg_pp0_iter38, ap_enable_reg_pp0_iter39, ap_enable_reg_pp0_iter40, ap_enable_reg_pp0_iter41, ap_enable_reg_pp0_iter42, ap_enable_reg_pp0_iter43, ap_enable_reg_pp0_iter44, ap_enable_reg_pp0_iter45, ap_enable_reg_pp0_iter46, ap_enable_reg_pp0_iter47, ap_enable_reg_pp0_iter48, ap_enable_reg_pp0_iter49, ap_enable_reg_pp0_iter50, ap_enable_reg_pp0_iter51, ap_enable_reg_pp0_iter52, ap_enable_reg_pp0_iter53, ap_enable_reg_pp0_iter54, ap_enable_reg_pp0_iter55, ap_enable_reg_pp0_iter56, ap_enable_reg_pp0_iter57, ap_enable_reg_pp0_iter58)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter58 = ap_const_logic_0) and (ap_enable_reg_pp0_iter57 = ap_const_logic_0) and (ap_enable_reg_pp0_iter56 = ap_const_logic_0) and (ap_enable_reg_pp0_iter55 = ap_const_logic_0) and (ap_enable_reg_pp0_iter54 = ap_const_logic_0) and (ap_enable_reg_pp0_iter53 = ap_const_logic_0) and (ap_enable_reg_pp0_iter52 = ap_const_logic_0) and (ap_enable_reg_pp0_iter51 = ap_const_logic_0) and (ap_enable_reg_pp0_iter50 = ap_const_logic_0) and (ap_enable_reg_pp0_iter49 = ap_const_logic_0) and (ap_enable_reg_pp0_iter48 = ap_const_logic_0) and (ap_enable_reg_pp0_iter47 = ap_const_logic_0) and (ap_enable_reg_pp0_iter46 = ap_const_logic_0) and (ap_enable_reg_pp0_iter45 = ap_const_logic_0) and (ap_enable_reg_pp0_iter44 = ap_const_logic_0) and (ap_enable_reg_pp0_iter43 = ap_const_logic_0) and (ap_enable_reg_pp0_iter42 = ap_const_logic_0) and (ap_enable_reg_pp0_iter41 = ap_const_logic_0) and (ap_enable_reg_pp0_iter40 = ap_const_logic_0) and (ap_enable_reg_pp0_iter39 = ap_const_logic_0) and (ap_enable_reg_pp0_iter38 = ap_const_logic_0) and (ap_enable_reg_pp0_iter37 = ap_const_logic_0) and (ap_enable_reg_pp0_iter36 = ap_const_logic_0) and (ap_enable_reg_pp0_iter35 = ap_const_logic_0) and (ap_enable_reg_pp0_iter34 = ap_const_logic_0) and (ap_enable_reg_pp0_iter33 = ap_const_logic_0) and (ap_enable_reg_pp0_iter32 = ap_const_logic_0) and (ap_enable_reg_pp0_iter31 = ap_const_logic_0) and (ap_enable_reg_pp0_iter30 = ap_const_logic_0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_predicate_op510_write_state59_assign_proc : process(and_ln221_reg_1909_pp0_iter57_reg, icmp_ln222_reg_1913_pp0_iter57_reg)
    begin
                ap_predicate_op510_write_state59 <= ((icmp_ln222_reg_1913_pp0_iter57_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln221_reg_1909_pp0_iter57_reg));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten20_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten20_fu_184, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_indvar_flatten20_load <= ap_const_lv15_0;
        else 
            ap_sig_allocacmp_indvar_flatten20_load <= indvar_flatten20_fu_184;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_172, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_172;
        end if; 
    end process;


    ap_sig_allocacmp_k_patch_load_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_loop_init_pp0_iter2_reg, k_patch_fu_168)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_loop_init_pp0_iter2_reg = ap_const_logic_1))) then 
            ap_sig_allocacmp_k_patch_load <= ap_const_lv8_0;
        else 
            ap_sig_allocacmp_k_patch_load <= k_patch_fu_168;
        end if; 
    end process;


    ap_sig_allocacmp_q_patch_unadjusted_1_load_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_loop_init_pp0_iter2_reg, q_patch_unadjusted_1_fu_180)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_loop_init_pp0_iter2_reg = ap_const_logic_1))) then 
            ap_sig_allocacmp_q_patch_unadjusted_1_load <= ap_const_lv8_0;
        else 
            ap_sig_allocacmp_q_patch_unadjusted_1_load <= q_patch_unadjusted_1_fu_180;
        end if; 
    end process;


    ap_sig_allocacmp_q_patch_unadjusted_block_load_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_loop_init_pp0_iter2_reg, q_patch_unadjusted_block_fu_176)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_loop_init_pp0_iter2_reg = ap_const_logic_1))) then 
            ap_sig_allocacmp_q_patch_unadjusted_block_load <= ap_const_lv6_0;
        else 
            ap_sig_allocacmp_q_patch_unadjusted_block_load <= q_patch_unadjusted_block_fu_176;
        end if; 
    end process;


    ap_sig_allocacmp_q_patch_unadjusted_load_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, q_patch_unadjusted_fu_160, ap_loop_init_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_loop_init_pp0_iter2_reg = ap_const_logic_1))) then 
            ap_sig_allocacmp_q_patch_unadjusted_load <= ap_const_lv8_0;
        else 
            ap_sig_allocacmp_q_patch_unadjusted_load <= q_patch_unadjusted_fu_160;
        end if; 
    end process;


    ap_sig_allocacmp_q_patch_unadjusted_offset_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, q_patch_unadjusted_offset_fu_164, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_q_patch_unadjusted_offset_load <= ap_const_lv3_0;
        else 
            ap_sig_allocacmp_q_patch_unadjusted_offset_load <= q_patch_unadjusted_offset_fu_164;
        end if; 
    end process;


    ap_sig_allocacmp_softmax_biases_V_10_load_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, trunc_ln189_reg_1860_pp0_iter4_reg, curr_softmax_bias_V_15_reg_1886_pp0_iter4_reg, softmax_biases_V_10_fu_292)
    begin
        if (((trunc_ln189_reg_1860_pp0_iter4_reg = ap_const_lv2_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_softmax_biases_V_10_load <= curr_softmax_bias_V_15_reg_1886_pp0_iter4_reg;
        else 
            ap_sig_allocacmp_softmax_biases_V_10_load <= softmax_biases_V_10_fu_292;
        end if; 
    end process;


    ap_sig_allocacmp_softmax_biases_V_11_load_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, trunc_ln189_reg_1860_pp0_iter4_reg, curr_softmax_bias_V_17_reg_1900_pp0_iter4_reg, softmax_biases_V_11_fu_296)
    begin
        if (((trunc_ln189_reg_1860_pp0_iter4_reg = ap_const_lv2_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_softmax_biases_V_11_load <= curr_softmax_bias_V_17_reg_1900_pp0_iter4_reg;
        else 
            ap_sig_allocacmp_softmax_biases_V_11_load <= softmax_biases_V_11_fu_296;
        end if; 
    end process;


    ap_sig_allocacmp_softmax_biases_V_1_load_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, trunc_ln189_reg_1860_pp0_iter4_reg, curr_softmax_bias_V_15_reg_1886_pp0_iter4_reg, softmax_biases_V_1_fu_256)
    begin
        if (((trunc_ln189_reg_1860_pp0_iter4_reg = ap_const_lv2_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_softmax_biases_V_1_load <= curr_softmax_bias_V_15_reg_1886_pp0_iter4_reg;
        else 
            ap_sig_allocacmp_softmax_biases_V_1_load <= softmax_biases_V_1_fu_256;
        end if; 
    end process;


    ap_sig_allocacmp_softmax_biases_V_2_load_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, trunc_ln189_reg_1860_pp0_iter4_reg, curr_softmax_bias_V_17_reg_1900_pp0_iter4_reg, softmax_biases_V_2_fu_260)
    begin
        if (((trunc_ln189_reg_1860_pp0_iter4_reg = ap_const_lv2_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_softmax_biases_V_2_load <= curr_softmax_bias_V_17_reg_1900_pp0_iter4_reg;
        else 
            ap_sig_allocacmp_softmax_biases_V_2_load <= softmax_biases_V_2_fu_260;
        end if; 
    end process;


    ap_sig_allocacmp_softmax_biases_V_3_load_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, trunc_ln189_reg_1860_pp0_iter4_reg, curr_softmax_bias_V_13_reg_1872_pp0_iter4_reg, softmax_biases_V_3_fu_264)
    begin
        if (((trunc_ln189_reg_1860_pp0_iter4_reg = ap_const_lv2_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_softmax_biases_V_3_load <= curr_softmax_bias_V_13_reg_1872_pp0_iter4_reg;
        else 
            ap_sig_allocacmp_softmax_biases_V_3_load <= softmax_biases_V_3_fu_264;
        end if; 
    end process;


    ap_sig_allocacmp_softmax_biases_V_4_load_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, trunc_ln189_reg_1860_pp0_iter4_reg, curr_softmax_bias_V_15_reg_1886_pp0_iter4_reg, softmax_biases_V_4_fu_268)
    begin
        if (((trunc_ln189_reg_1860_pp0_iter4_reg = ap_const_lv2_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_softmax_biases_V_4_load <= curr_softmax_bias_V_15_reg_1886_pp0_iter4_reg;
        else 
            ap_sig_allocacmp_softmax_biases_V_4_load <= softmax_biases_V_4_fu_268;
        end if; 
    end process;


    ap_sig_allocacmp_softmax_biases_V_5_load_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, trunc_ln189_reg_1860_pp0_iter4_reg, curr_softmax_bias_V_17_reg_1900_pp0_iter4_reg, softmax_biases_V_5_fu_272)
    begin
        if (((trunc_ln189_reg_1860_pp0_iter4_reg = ap_const_lv2_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_softmax_biases_V_5_load <= curr_softmax_bias_V_17_reg_1900_pp0_iter4_reg;
        else 
            ap_sig_allocacmp_softmax_biases_V_5_load <= softmax_biases_V_5_fu_272;
        end if; 
    end process;


    ap_sig_allocacmp_softmax_biases_V_6_load_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, trunc_ln189_reg_1860_pp0_iter4_reg, curr_softmax_bias_V_13_reg_1872_pp0_iter4_reg, softmax_biases_V_6_fu_276)
    begin
        if (((trunc_ln189_reg_1860_pp0_iter4_reg = ap_const_lv2_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_softmax_biases_V_6_load <= curr_softmax_bias_V_13_reg_1872_pp0_iter4_reg;
        else 
            ap_sig_allocacmp_softmax_biases_V_6_load <= softmax_biases_V_6_fu_276;
        end if; 
    end process;


    ap_sig_allocacmp_softmax_biases_V_7_load_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, trunc_ln189_reg_1860_pp0_iter4_reg, curr_softmax_bias_V_15_reg_1886_pp0_iter4_reg, softmax_biases_V_7_fu_280)
    begin
        if (((trunc_ln189_reg_1860_pp0_iter4_reg = ap_const_lv2_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_softmax_biases_V_7_load <= curr_softmax_bias_V_15_reg_1886_pp0_iter4_reg;
        else 
            ap_sig_allocacmp_softmax_biases_V_7_load <= softmax_biases_V_7_fu_280;
        end if; 
    end process;


    ap_sig_allocacmp_softmax_biases_V_8_load_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, trunc_ln189_reg_1860_pp0_iter4_reg, curr_softmax_bias_V_17_reg_1900_pp0_iter4_reg, softmax_biases_V_8_fu_284)
    begin
        if (((trunc_ln189_reg_1860_pp0_iter4_reg = ap_const_lv2_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_softmax_biases_V_8_load <= curr_softmax_bias_V_17_reg_1900_pp0_iter4_reg;
        else 
            ap_sig_allocacmp_softmax_biases_V_8_load <= softmax_biases_V_8_fu_284;
        end if; 
    end process;


    ap_sig_allocacmp_softmax_biases_V_9_load_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, trunc_ln189_reg_1860_pp0_iter4_reg, curr_softmax_bias_V_13_reg_1872_pp0_iter4_reg, softmax_biases_V_9_fu_288)
    begin
        if (((trunc_ln189_reg_1860_pp0_iter4_reg = ap_const_lv2_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_softmax_biases_V_9_load <= curr_softmax_bias_V_13_reg_1872_pp0_iter4_reg;
        else 
            ap_sig_allocacmp_softmax_biases_V_9_load <= softmax_biases_V_9_fu_288;
        end if; 
    end process;


    ap_sig_allocacmp_softmax_biases_V_load_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0, trunc_ln189_reg_1860_pp0_iter4_reg, curr_softmax_bias_V_13_reg_1872_pp0_iter4_reg, softmax_biases_V_fu_252)
    begin
        if (((trunc_ln189_reg_1860_pp0_iter4_reg = ap_const_lv2_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_softmax_biases_V_load <= curr_softmax_bias_V_13_reg_1872_pp0_iter4_reg;
        else 
            ap_sig_allocacmp_softmax_biases_V_load <= softmax_biases_V_fu_252;
        end if; 
    end process;


    ap_sig_allocacmp_softmax_sums_V_10_load_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0, trunc_ln189_reg_1860_pp0_iter7_reg, curr_softmax_sum_V_18_fu_1488_p3, softmax_sums_V_10_fu_244)
    begin
        if (((trunc_ln189_reg_1860_pp0_iter7_reg = ap_const_lv2_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_softmax_sums_V_10_load <= curr_softmax_sum_V_18_fu_1488_p3;
        else 
            ap_sig_allocacmp_softmax_sums_V_10_load <= softmax_sums_V_10_fu_244;
        end if; 
    end process;


    ap_sig_allocacmp_softmax_sums_V_11_load_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0, trunc_ln189_reg_1860_pp0_iter7_reg, curr_softmax_sum_V_20_fu_1560_p3, softmax_sums_V_11_fu_248)
    begin
        if (((trunc_ln189_reg_1860_pp0_iter7_reg = ap_const_lv2_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_softmax_sums_V_11_load <= curr_softmax_sum_V_20_fu_1560_p3;
        else 
            ap_sig_allocacmp_softmax_sums_V_11_load <= softmax_sums_V_11_fu_248;
        end if; 
    end process;


    ap_sig_allocacmp_softmax_sums_V_1_load_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0, trunc_ln189_reg_1860_pp0_iter7_reg, curr_softmax_sum_V_18_fu_1488_p3, softmax_sums_V_1_fu_208)
    begin
        if (((trunc_ln189_reg_1860_pp0_iter7_reg = ap_const_lv2_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_softmax_sums_V_1_load <= curr_softmax_sum_V_18_fu_1488_p3;
        else 
            ap_sig_allocacmp_softmax_sums_V_1_load <= softmax_sums_V_1_fu_208;
        end if; 
    end process;


    ap_sig_allocacmp_softmax_sums_V_2_load_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0, trunc_ln189_reg_1860_pp0_iter7_reg, curr_softmax_sum_V_20_fu_1560_p3, softmax_sums_V_2_fu_212)
    begin
        if (((trunc_ln189_reg_1860_pp0_iter7_reg = ap_const_lv2_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_softmax_sums_V_2_load <= curr_softmax_sum_V_20_fu_1560_p3;
        else 
            ap_sig_allocacmp_softmax_sums_V_2_load <= softmax_sums_V_2_fu_212;
        end if; 
    end process;


    ap_sig_allocacmp_softmax_sums_V_3_load_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0, trunc_ln189_reg_1860_pp0_iter7_reg, curr_softmax_sum_V_16_fu_1416_p3, softmax_sums_V_3_fu_216)
    begin
        if (((trunc_ln189_reg_1860_pp0_iter7_reg = ap_const_lv2_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_softmax_sums_V_3_load <= curr_softmax_sum_V_16_fu_1416_p3;
        else 
            ap_sig_allocacmp_softmax_sums_V_3_load <= softmax_sums_V_3_fu_216;
        end if; 
    end process;


    ap_sig_allocacmp_softmax_sums_V_4_load_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0, trunc_ln189_reg_1860_pp0_iter7_reg, curr_softmax_sum_V_18_fu_1488_p3, softmax_sums_V_4_fu_220)
    begin
        if (((trunc_ln189_reg_1860_pp0_iter7_reg = ap_const_lv2_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_softmax_sums_V_4_load <= curr_softmax_sum_V_18_fu_1488_p3;
        else 
            ap_sig_allocacmp_softmax_sums_V_4_load <= softmax_sums_V_4_fu_220;
        end if; 
    end process;


    ap_sig_allocacmp_softmax_sums_V_5_load_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0, trunc_ln189_reg_1860_pp0_iter7_reg, curr_softmax_sum_V_20_fu_1560_p3, softmax_sums_V_5_fu_224)
    begin
        if (((trunc_ln189_reg_1860_pp0_iter7_reg = ap_const_lv2_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_softmax_sums_V_5_load <= curr_softmax_sum_V_20_fu_1560_p3;
        else 
            ap_sig_allocacmp_softmax_sums_V_5_load <= softmax_sums_V_5_fu_224;
        end if; 
    end process;


    ap_sig_allocacmp_softmax_sums_V_6_load_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0, trunc_ln189_reg_1860_pp0_iter7_reg, curr_softmax_sum_V_16_fu_1416_p3, softmax_sums_V_6_fu_228)
    begin
        if (((trunc_ln189_reg_1860_pp0_iter7_reg = ap_const_lv2_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_softmax_sums_V_6_load <= curr_softmax_sum_V_16_fu_1416_p3;
        else 
            ap_sig_allocacmp_softmax_sums_V_6_load <= softmax_sums_V_6_fu_228;
        end if; 
    end process;


    ap_sig_allocacmp_softmax_sums_V_7_load_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0, trunc_ln189_reg_1860_pp0_iter7_reg, curr_softmax_sum_V_18_fu_1488_p3, softmax_sums_V_7_fu_232)
    begin
        if (((trunc_ln189_reg_1860_pp0_iter7_reg = ap_const_lv2_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_softmax_sums_V_7_load <= curr_softmax_sum_V_18_fu_1488_p3;
        else 
            ap_sig_allocacmp_softmax_sums_V_7_load <= softmax_sums_V_7_fu_232;
        end if; 
    end process;


    ap_sig_allocacmp_softmax_sums_V_8_load_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0, trunc_ln189_reg_1860_pp0_iter7_reg, curr_softmax_sum_V_20_fu_1560_p3, softmax_sums_V_8_fu_236)
    begin
        if (((trunc_ln189_reg_1860_pp0_iter7_reg = ap_const_lv2_2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_softmax_sums_V_8_load <= curr_softmax_sum_V_20_fu_1560_p3;
        else 
            ap_sig_allocacmp_softmax_sums_V_8_load <= softmax_sums_V_8_fu_236;
        end if; 
    end process;


    ap_sig_allocacmp_softmax_sums_V_9_load_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0, trunc_ln189_reg_1860_pp0_iter7_reg, curr_softmax_sum_V_16_fu_1416_p3, softmax_sums_V_9_fu_240)
    begin
        if (((trunc_ln189_reg_1860_pp0_iter7_reg = ap_const_lv2_3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_softmax_sums_V_9_load <= curr_softmax_sum_V_16_fu_1416_p3;
        else 
            ap_sig_allocacmp_softmax_sums_V_9_load <= softmax_sums_V_9_fu_240;
        end if; 
    end process;


    ap_sig_allocacmp_softmax_sums_V_load_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0, trunc_ln189_reg_1860_pp0_iter7_reg, curr_softmax_sum_V_16_fu_1416_p3, softmax_sums_V_fu_204)
    begin
        if (((trunc_ln189_reg_1860_pp0_iter7_reg = ap_const_lv2_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_softmax_sums_V_load <= curr_softmax_sum_V_16_fu_1416_p3;
        else 
            ap_sig_allocacmp_softmax_sums_V_load <= softmax_sums_V_fu_204;
        end if; 
    end process;

    attn_head_V_1_fu_847_p1 <= attn_blocks_0_2_fu_188(63 downto 32);
    attn_head_V_1_fu_847_p2 <= attn_blocks_1_2_fu_192(63 downto 32);
    attn_head_V_1_fu_847_p3 <= attn_blocks_2_2_fu_196(63 downto 32);
    attn_head_V_1_fu_847_p4 <= attn_blocks_3_2_fu_200(63 downto 32);
    attn_head_V_2_fu_984_p1 <= attn_blocks_0_2_fu_188(95 downto 64);
    attn_head_V_2_fu_984_p2 <= attn_blocks_1_2_fu_192(95 downto 64);
    attn_head_V_2_fu_984_p3 <= attn_blocks_2_2_fu_196(95 downto 64);
    attn_head_V_2_fu_984_p4 <= attn_blocks_3_2_fu_200(95 downto 64);
    attn_head_V_fu_710_p1 <= attn_blocks_0_2_fu_188(32 - 1 downto 0);
    attn_head_V_fu_710_p2 <= attn_blocks_1_2_fu_192(32 - 1 downto 0);
    attn_head_V_fu_710_p3 <= attn_blocks_2_2_fu_196(32 - 1 downto 0);
    attn_head_V_fu_710_p4 <= attn_blocks_3_2_fu_200(32 - 1 downto 0);

    attn_softmax_info_stream_blk_n_assign_proc : process(ap_enable_reg_pp0_iter58, attn_softmax_info_stream_full_n, ap_predicate_op510_write_state59, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op510_write_state59 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter58 = ap_const_logic_1))) then 
            attn_softmax_info_stream_blk_n <= attn_softmax_info_stream_full_n;
        else 
            attn_softmax_info_stream_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    attn_softmax_info_stream_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_186_fu_1588_p7),256));

    attn_softmax_info_stream_write_assign_proc : process(ap_enable_reg_pp0_iter58, ap_predicate_op510_write_state59, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op510_write_state59 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter58 = ap_const_logic_1))) then 
            attn_softmax_info_stream_write <= ap_const_logic_1;
        else 
            attn_softmax_info_stream_write <= ap_const_logic_0;
        end if; 
    end process;


    attn_stream_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, attn_stream_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            attn_stream_blk_n <= attn_stream_full_n;
        else 
            attn_stream_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    attn_stream_din <= (((tmp_s_fu_1196_p6 & attn_head_V_2_fu_984_p6) & attn_head_V_1_fu_847_p6) & attn_head_V_fu_710_p6);

    attn_stream_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            attn_stream_write <= ap_const_logic_1;
        else 
            attn_stream_write <= ap_const_logic_0;
        end if; 
    end process;

    cmp50_fu_685_p2 <= "0" when (select_ln165_2_fu_659_p3 = zext_ln167_1_fu_670_p1) else "1";
    cmp9023_fu_619_p2 <= "0" when (ap_sig_allocacmp_q_patch_unadjusted_block_load = ap_const_lv6_0) else "1";
    cmp90_mid1_fu_613_p2 <= "0" when (q_patch_unadjusted_block_2_fu_593_p2 = ap_const_lv6_0) else "1";
    curr_softmax_bias_V_12_fu_750_p3 <= 
        curr_softmax_bias_V_fu_736_p6 when (cmp50_fu_685_p2(0) = '1') else 
        ap_const_lv32_80000000;
    curr_softmax_bias_V_13_fu_799_p3 <= 
        attn_head_V_fu_710_p6 when (p_Result_s_fu_772_p3(0) = '1') else 
        curr_softmax_bias_V_12_fu_750_p3;
    curr_softmax_bias_V_14_fu_887_p3 <= 
        curr_softmax_bias_V_4_fu_873_p6 when (cmp50_fu_685_p2(0) = '1') else 
        ap_const_lv32_80000000;
    curr_softmax_bias_V_15_fu_936_p3 <= 
        attn_head_V_1_fu_847_p6 when (p_Result_80_fu_909_p3(0) = '1') else 
        curr_softmax_bias_V_14_fu_887_p3;
    curr_softmax_bias_V_16_fu_1024_p3 <= 
        curr_softmax_bias_V_8_fu_1010_p6 when (cmp50_fu_685_p2(0) = '1') else 
        ap_const_lv32_80000000;
    curr_softmax_bias_V_17_fu_1073_p3 <= 
        attn_head_V_2_fu_984_p6 when (p_Result_81_fu_1046_p3(0) = '1') else 
        curr_softmax_bias_V_16_fu_1024_p3;
    curr_softmax_sum_V_12_fu_1548_p2 <= std_logic_vector(unsigned(trunc_ln818_1_fu_1538_p4) + unsigned(ap_const_lv32_400000));
    curr_softmax_sum_V_13_fu_1554_p2 <= std_logic_vector(unsigned(zext_ln1190_2_fu_1522_p1) + unsigned(curr_softmax_sum_V_19_fu_1516_p3));
    curr_softmax_sum_V_15_fu_1372_p3 <= 
        curr_softmax_sum_V_reg_1917 when (cmp50_reg_1853_pp0_iter7_reg(0) = '1') else 
        ap_const_lv32_0;
    curr_softmax_sum_V_16_fu_1416_p3 <= 
        curr_softmax_sum_V_2_fu_1404_p2 when (p_Result_s_reg_1867_pp0_iter7_reg(0) = '1') else 
        curr_softmax_sum_V_3_fu_1410_p2;
    curr_softmax_sum_V_17_fu_1444_p3 <= 
        curr_softmax_sum_V_5_reg_1928 when (cmp50_reg_1853_pp0_iter7_reg(0) = '1') else 
        ap_const_lv32_0;
    curr_softmax_sum_V_18_fu_1488_p3 <= 
        curr_softmax_sum_V_7_fu_1476_p2 when (p_Result_80_reg_1881_pp0_iter7_reg(0) = '1') else 
        curr_softmax_sum_V_8_fu_1482_p2;
    curr_softmax_sum_V_19_fu_1516_p3 <= 
        curr_softmax_sum_V_10_reg_1939 when (cmp50_reg_1853_pp0_iter7_reg(0) = '1') else 
        ap_const_lv32_0;
    curr_softmax_sum_V_20_fu_1560_p3 <= 
        curr_softmax_sum_V_12_fu_1548_p2 when (p_Result_81_reg_1895_pp0_iter7_reg(0) = '1') else 
        curr_softmax_sum_V_13_fu_1554_p2;
    curr_softmax_sum_V_2_fu_1404_p2 <= std_logic_vector(unsigned(trunc_ln_fu_1394_p4) + unsigned(ap_const_lv32_400000));
    curr_softmax_sum_V_3_fu_1410_p2 <= std_logic_vector(unsigned(zext_ln1190_fu_1378_p1) + unsigned(curr_softmax_sum_V_15_fu_1372_p3));
    curr_softmax_sum_V_7_fu_1476_p2 <= std_logic_vector(unsigned(trunc_ln818_s_fu_1466_p4) + unsigned(ap_const_lv32_400000));
    curr_softmax_sum_V_8_fu_1482_p2 <= std_logic_vector(unsigned(zext_ln1190_1_fu_1450_p1) + unsigned(curr_softmax_sum_V_17_fu_1444_p3));
    exp_arg_V_1_fu_784_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(exp_arg_V_fu_780_p1));
    exp_arg_V_3_fu_917_p1 <= ret_V_251_fu_903_p2(32 - 1 downto 0);
    exp_arg_V_4_fu_921_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(exp_arg_V_3_fu_917_p1));
    exp_arg_V_6_fu_1054_p1 <= ret_V_252_fu_1040_p2(32 - 1 downto 0);
    exp_arg_V_7_fu_1058_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(exp_arg_V_6_fu_1054_p1));
    exp_arg_V_fu_780_p1 <= ret_V_fu_766_p2(32 - 1 downto 0);

    grp_exp_32_10_s_fu_320_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp188)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp188) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_exp_32_10_s_fu_320_ap_ce <= ap_const_logic_1;
        else 
            grp_exp_32_10_s_fu_320_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_exp_32_10_s_fu_320_ap_start <= grp_exp_32_10_s_fu_320_ap_start_reg;
    grp_exp_32_10_s_fu_320_x <= 
        exp_arg_V_fu_780_p1 when (p_Result_s_fu_772_p3(0) = '1') else 
        exp_arg_V_1_fu_784_p2;

    grp_exp_32_10_s_fu_337_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp209)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp209) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_exp_32_10_s_fu_337_ap_ce <= ap_const_logic_1;
        else 
            grp_exp_32_10_s_fu_337_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_exp_32_10_s_fu_337_ap_start <= grp_exp_32_10_s_fu_337_ap_start_reg;
    grp_exp_32_10_s_fu_337_x <= 
        exp_arg_V_3_fu_917_p1 when (p_Result_80_fu_909_p3(0) = '1') else 
        exp_arg_V_4_fu_921_p2;

    grp_exp_32_10_s_fu_354_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp230)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp230) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_exp_32_10_s_fu_354_ap_ce <= ap_const_logic_1;
        else 
            grp_exp_32_10_s_fu_354_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_exp_32_10_s_fu_354_ap_start <= grp_exp_32_10_s_fu_354_ap_start_reg;
    grp_exp_32_10_s_fu_354_x <= 
        exp_arg_V_6_fu_1054_p1 when (p_Result_81_fu_1046_p3(0) = '1') else 
        exp_arg_V_7_fu_1058_p2;

    grp_recip_fixed_32_10_s_fu_371_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp312)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp312) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_recip_fixed_32_10_s_fu_371_ap_ce <= ap_const_logic_1;
        else 
            grp_recip_fixed_32_10_s_fu_371_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_recip_fixed_32_10_s_fu_371_x <= 
        curr_softmax_sum_V_2_fu_1404_p2 when (p_Result_s_reg_1867_pp0_iter7_reg(0) = '1') else 
        curr_softmax_sum_V_3_fu_1410_p2;

    grp_recip_fixed_32_10_s_fu_376_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp330)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp330) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_recip_fixed_32_10_s_fu_376_ap_ce <= ap_const_logic_1;
        else 
            grp_recip_fixed_32_10_s_fu_376_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_recip_fixed_32_10_s_fu_376_x <= 
        curr_softmax_sum_V_7_fu_1476_p2 when (p_Result_80_reg_1881_pp0_iter7_reg(0) = '1') else 
        curr_softmax_sum_V_8_fu_1482_p2;

    grp_recip_fixed_32_10_s_fu_381_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp348)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp348) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_recip_fixed_32_10_s_fu_381_ap_ce <= ap_const_logic_1;
        else 
            grp_recip_fixed_32_10_s_fu_381_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_recip_fixed_32_10_s_fu_381_x <= 
        curr_softmax_sum_V_12_fu_1548_p2 when (p_Result_81_reg_1895_pp0_iter7_reg(0) = '1') else 
        curr_softmax_sum_V_13_fu_1554_p2;
    icmp_ln163_fu_427_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten20_load = ap_const_lv15_4284) else "0";
    icmp_ln165_fu_442_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv11_204) else "0";
    icmp_ln167_fu_454_p2 <= "1" when (ap_sig_allocacmp_q_patch_unadjusted_offset_load = ap_const_lv3_4) else "0";
    icmp_ln175_fu_480_p2 <= "1" when (select_ln165_fu_472_p3 = ap_const_lv3_0) else "0";
    icmp_ln220_fu_1081_p2 <= "1" when (unsigned(select_ln165_2_fu_659_p3) < unsigned(zext_ln167_1_fu_670_p1)) else "0";
    icmp_ln221_fu_1117_p2 <= "1" when (unsigned(q_patch_fu_1103_p3) < unsigned(ap_const_lv9_81)) else "0";
    icmp_ln222_fu_1150_p2 <= "1" when (select_ln165_2_fu_659_p3 = select_ln222_fu_1143_p3) else "0";
    or_ln165_fu_466_p2 <= (icmp_ln165_fu_442_p2 or and_ln163_fu_460_p2);
    or_ln221_fu_1111_p2 <= (xor_ln220_fu_1087_p2 or select_ln163_2_fu_625_p3);
    p_Result_80_fu_909_p3 <= ret_V_251_fu_903_p2(32 downto 32);
    p_Result_81_fu_1046_p3 <= ret_V_252_fu_1040_p2(32 downto 32);
    p_Result_s_fu_772_p3 <= ret_V_fu_766_p2(32 downto 32);
    q_patch_fu_1103_p3 <= 
        zext_ln167_fu_666_p1 when (xor_ln220_fu_1087_p2(0) = '1') else 
        sext_ln220_fu_1099_p1;
    q_patch_unadjusted_2_fu_1223_p2 <= std_logic_vector(unsigned(select_ln165_1_fu_652_p3) + unsigned(ap_const_lv8_1));
    q_patch_unadjusted_base_fu_587_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_q_patch_unadjusted_1_load) + unsigned(ap_const_lv8_4));
    q_patch_unadjusted_block_2_fu_593_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_q_patch_unadjusted_block_load) + unsigned(ap_const_lv6_1));

    qxk_stream_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, qxk_stream_empty_n, icmp_ln175_reg_1848, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln175_reg_1848 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            qxk_stream_blk_n <= qxk_stream_empty_n;
        else 
            qxk_stream_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    qxk_stream_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln175_reg_1848, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln175_reg_1848 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            qxk_stream_read <= ap_const_logic_1;
        else 
            qxk_stream_read <= ap_const_logic_0;
        end if; 
    end process;

    r_V_544_fu_1388_p0 <= r_V_544_fu_1388_p00(31 - 1 downto 0);
    r_V_544_fu_1388_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_V_reg_1922),54));
    r_V_546_fu_1460_p0 <= r_V_546_fu_1460_p00(31 - 1 downto 0);
    r_V_546_fu_1460_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_V_1_reg_1933),54));
    r_V_548_fu_1532_p0 <= r_V_548_fu_1532_p00(31 - 1 downto 0);
    r_V_548_fu_1532_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_V_2_reg_1944),54));
    ret_V_251_fu_903_p2 <= std_logic_vector(signed(sext_ln813_40_fu_895_p1) - signed(sext_ln813_41_fu_899_p1));
    ret_V_252_fu_1040_p2 <= std_logic_vector(signed(sext_ln813_42_fu_1032_p1) - signed(sext_ln813_43_fu_1036_p1));
    ret_V_fu_766_p2 <= std_logic_vector(signed(sext_ln813_fu_758_p1) - signed(sext_ln813_39_fu_762_p1));
    select_ln163_1_fu_606_p3 <= 
        q_patch_unadjusted_base_fu_587_p2 when (icmp_ln165_reg_1827_pp0_iter1_reg(0) = '1') else 
        ap_sig_allocacmp_q_patch_unadjusted_load;
    select_ln163_2_fu_625_p3 <= 
        cmp90_mid1_fu_613_p2 when (icmp_ln165_reg_1827_pp0_iter1_reg(0) = '1') else 
        cmp9023_fu_619_p2;
    select_ln163_3_fu_632_p3 <= 
        q_patch_unadjusted_base_fu_587_p2 when (icmp_ln165_reg_1827_pp0_iter1_reg(0) = '1') else 
        ap_sig_allocacmp_q_patch_unadjusted_1_load;
    select_ln163_4_fu_639_p3 <= 
        q_patch_unadjusted_block_2_fu_593_p2 when (icmp_ln165_reg_1827_pp0_iter1_reg(0) = '1') else 
        ap_sig_allocacmp_q_patch_unadjusted_block_load;
    select_ln163_fu_599_p3 <= 
        ap_const_lv8_0 when (icmp_ln165_reg_1827_pp0_iter1_reg(0) = '1') else 
        ap_sig_allocacmp_k_patch_load;
    select_ln165_1_fu_652_p3 <= 
        select_ln163_3_fu_632_p3 when (and_ln163_reg_1836_pp0_iter1_reg(0) = '1') else 
        select_ln163_1_fu_606_p3;
    select_ln165_2_fu_659_p3 <= 
        add_ln165_fu_646_p2 when (and_ln163_reg_1836_pp0_iter1_reg(0) = '1') else 
        select_ln163_fu_599_p3;
    select_ln165_3_fu_498_p3 <= 
        ap_const_lv11_1 when (icmp_ln165_fu_442_p2(0) = '1') else 
        add_ln165_1_fu_492_p2;
    select_ln165_fu_472_p3 <= 
        ap_const_lv3_0 when (or_ln165_fu_466_p2(0) = '1') else 
        ap_sig_allocacmp_q_patch_unadjusted_offset_load;
    select_ln222_fu_1143_p3 <= 
        ap_const_lv8_80 when (icmp_ln175_reg_1848_pp0_iter1_reg(0) = '1') else 
        sext_ln222_fu_1139_p1;
        sext_ln220_fu_1099_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln220_fu_1093_p2),9));

        sext_ln222_fu_1139_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln222_fu_1133_p2),8));

        sext_ln813_39_fu_762_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(attn_head_V_fu_710_p6),33));

        sext_ln813_40_fu_895_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(curr_softmax_bias_V_14_fu_887_p3),33));

        sext_ln813_41_fu_899_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(attn_head_V_1_fu_847_p6),33));

        sext_ln813_42_fu_1032_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(curr_softmax_bias_V_16_fu_1024_p3),33));

        sext_ln813_43_fu_1036_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(attn_head_V_2_fu_984_p6),33));

        sext_ln813_fu_758_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(curr_softmax_bias_V_12_fu_750_p3),33));

    tmp_186_fu_1588_p7 <= (((((curr_softmax_bias_V_17_reg_1900_pp0_iter57_reg & grp_recip_fixed_32_10_s_fu_381_ap_return) & curr_softmax_bias_V_15_reg_1886_pp0_iter57_reg) & grp_recip_fixed_32_10_s_fu_376_ap_return) & curr_softmax_bias_V_13_reg_1872_pp0_iter57_reg) & grp_recip_fixed_32_10_s_fu_371_ap_return);
    tmp_s_fu_1196_p1 <= attn_blocks_0_2_fu_188(127 downto 96);
    tmp_s_fu_1196_p2 <= attn_blocks_1_2_fu_192(127 downto 96);
    tmp_s_fu_1196_p3 <= attn_blocks_2_2_fu_196(127 downto 96);
    tmp_s_fu_1196_p4 <= attn_blocks_3_2_fu_200(127 downto 96);
    trunc_ln182_fu_521_p1 <= qxk_stream_dout(128 - 1 downto 0);
    trunc_ln189_fu_691_p1 <= select_ln165_reg_1842_pp0_iter1_reg(2 - 1 downto 0);
    trunc_ln818_1_fu_1538_p4 <= r_V_548_fu_1532_p2(53 downto 22);
    trunc_ln818_s_fu_1466_p4 <= r_V_546_fu_1460_p2(53 downto 22);
    trunc_ln_fu_1394_p4 <= r_V_544_fu_1388_p2(53 downto 22);
    xor_ln163_fu_448_p2 <= (icmp_ln165_fu_442_p2 xor ap_const_lv1_1);
    xor_ln220_fu_1087_p2 <= (icmp_ln220_fu_1081_p2 xor ap_const_lv1_1);
    zext_ln1190_1_fu_1450_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_V_1_reg_1933),32));
    zext_ln1190_2_fu_1522_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_V_2_reg_1944),32));
    zext_ln1190_fu_1378_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_V_reg_1922),32));
    zext_ln167_1_fu_670_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln165_reg_1842_pp0_iter1_reg),8));
    zext_ln167_fu_666_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln165_1_fu_652_p3),9));
    zext_ln222_fu_1129_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln189_fu_691_p1),3));
end behav;
