$date
	Fri Jun 16 11:51:25 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module divisor_tb $end
$var wire 4 ! test_S [3:0] $end
$var wire 4 " test_R [3:0] $end
$var reg 1 # clk $end
$var reg 4 $ test_A [3:0] $end
$var reg 4 % test_B [3:0] $end
$var reg 1 & test_rst $end
$scope module UUT $end
$var wire 4 ' A [3:0] $end
$var wire 4 ( B [3:0] $end
$var wire 1 # clk $end
$var wire 1 & rst $end
$var reg 4 ) A_reg [3:0] $end
$var reg 4 * R [3:0] $end
$var reg 4 + S [3:0] $end
$var reg 4 , iteracion [3:0] $end
$var reg 4 - next_A [3:0] $end
$var reg 2 . next_state [1:0] $end
$var reg 2 / state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
b11 (
b1110 '
x&
b11 %
b1110 $
0#
bx "
bx !
$end
#50000
1#
#100000
0#
1&
#150000
b0 ,
b1110 -
b10 .
b0 /
1#
#200000
0#
0&
#250000
b1011 -
b1 ,
b10 /
b1110 )
1#
#300000
0#
#350000
b1000 -
b10 ,
b1011 )
1#
#400000
0#
#450000
b101 -
b11 ,
b1000 )
1#
#500000
0#
#550000
b10 -
b100 ,
b101 )
1#
#600000
0#
#650000
b11 .
b10 )
1#
#700000
0#
#750000
b10 "
b10 *
b100 !
b100 +
b10 -
b11 /
1#
#800000
0#
#850000
1#
#900000
0#
#950000
1#
#1000000
0#
#1050000
1#
#1100000
0#
#1150000
1#
#1200000
0#
