Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 01a939e306c449b299b17b810db235a0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot carry_save_adder_tb_behav xil_defaultlib.carry_save_adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/Xilinx/Projects/ass5_carry_save_adder/ass5_carry_save_adder.srcs/sources_1/new/carry_save_adder.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.csa_default
Compiling module xil_defaultlib.carry_look_ahead_4bit
Compiling module xil_defaultlib.carry_look_ahead_20_bit
Compiling module xil_defaultlib.carry_save_adder
Compiling module xil_defaultlib.carry_save_adder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot carry_save_adder_tb_behav
