"use strict";(self.webpackChunktouchgfx_documentation=self.webpackChunktouchgfx_documentation||[]).push([[71147],{49613:(t,e,n)=>{n.d(e,{Zo:()=>u,kt:()=>g});var a=n(59496);function r(t,e,n){return e in t?Object.defineProperty(t,e,{value:n,enumerable:!0,configurable:!0,writable:!0}):t[e]=n,t}function l(t,e){var n=Object.keys(t);if(Object.getOwnPropertySymbols){var a=Object.getOwnPropertySymbols(t);e&&(a=a.filter((function(e){return Object.getOwnPropertyDescriptor(t,e).enumerable}))),n.push.apply(n,a)}return n}function p(t){for(var e=1;e<arguments.length;e++){var n=null!=arguments[e]?arguments[e]:{};e%2?l(Object(n),!0).forEach((function(e){r(t,e,n[e])})):Object.getOwnPropertyDescriptors?Object.defineProperties(t,Object.getOwnPropertyDescriptors(n)):l(Object(n)).forEach((function(e){Object.defineProperty(t,e,Object.getOwnPropertyDescriptor(n,e))}))}return t}function m(t,e){if(null==t)return{};var n,a,r=function(t,e){if(null==t)return{};var n,a,r={},l=Object.keys(t);for(a=0;a<l.length;a++)n=l[a],e.indexOf(n)>=0||(r[n]=t[n]);return r}(t,e);if(Object.getOwnPropertySymbols){var l=Object.getOwnPropertySymbols(t);for(a=0;a<l.length;a++)n=l[a],e.indexOf(n)>=0||Object.prototype.propertyIsEnumerable.call(t,n)&&(r[n]=t[n])}return r}var i=a.createContext({}),o=function(t){var e=a.useContext(i),n=e;return t&&(n="function"==typeof t?t(e):p(p({},e),t)),n},u=function(t){var e=o(t.components);return a.createElement(i.Provider,{value:e},t.children)},d="mdxType",k={inlineCode:"code",wrapper:function(t){var e=t.children;return a.createElement(a.Fragment,{},e)}},N=a.forwardRef((function(t,e){var n=t.components,r=t.mdxType,l=t.originalType,i=t.parentName,u=m(t,["components","mdxType","originalType","parentName"]),d=o(n),N=r,g=d["".concat(i,".").concat(N)]||d[N]||k[N]||l;return n?a.createElement(g,p(p({ref:e},u),{},{components:n})):a.createElement(g,p({ref:e},u))}));function g(t,e){var n=arguments,r=e&&e.mdxType;if("string"==typeof t||r){var l=n.length,p=new Array(l);p[0]=N;var m={};for(var i in e)hasOwnProperty.call(e,i)&&(m[i]=e[i]);m.originalType=t,m[d]="string"==typeof t?t:r,p[1]=m;for(var o=2;o<l;o++)p[o]=n[o];return a.createElement.apply(null,p)}return a.createElement.apply(null,n)}N.displayName="MDXCreateElement"},89639:(t,e,n)=>{n.d(e,{Z:()=>l});var a=n(59496),r=n(97395);const l=function(t){const e=t.noShadow||!1,n=t.width,l=t.height,p=(0,r.Z)(t.imageSource);return e?a.createElement("div",{className:"figure noshadow"},a.createElement("a",{href:p,target:"_blank"},a.createElement("img",{width:n,height:l,src:p})),a.createElement("p",null,t.children)):a.createElement("div",{className:"figure"},a.createElement("a",{href:p,target:"_blank"},a.createElement("img",{width:n,height:l,src:p})),a.createElement("p",null,t.children))}},48753:(t,e,n)=>{n.d(e,{Z:()=>m});var a=n(59496),r=n(96151);const l=a.createElement("svg",{xmlns:"http://www.w3.org/2000/svg",width:"14",height:"16",viewBox:"0 0 14 16"},a.createElement("path",{fillRule:"evenodd",d:"M7 2.3c3.14 0 5.7 2.56 5.7 5.7s-2.56 5.7-5.7 5.7A5.71 5.71 0 0 1 1.3 8c0-3.14 2.56-5.7 5.7-5.7zM7 1C3.14 1 0 4.14 0 8s3.14 7 7 7 7-3.14 7-7-3.14-7-7-7zm1 3H6v5h2V4zm0 6H6v2h2v-2z"}));class p extends a.Component{render(){return a.createElement(r.Z,{color:"var(--highlight-color-further-reading)",header:"Further reading",type:"further-reading",icon:l},this.props.children)}}const m=p},96151:(t,e,n)=>{n.d(e,{Z:()=>l});var a=n(59496);class r extends a.Component{render(){const t=`highlight highlight-${this.props.type}`;return a.createElement("div",{className:t},a.createElement("div",{className:"highlight-heading"},a.createElement("h5",null,a.createElement("div",{className:"highlight-icon"},this.props.icon),this.props.header)),a.createElement("div",{className:"highlight-content"},this.props.children))}}const l=r},67651:(t,e,n)=>{n.r(e),n.d(e,{assets:()=>d,contentTitle:()=>o,default:()=>c,frontMatter:()=>i,metadata:()=>u,toc:()=>k});n(59496);var a=n(49613),r=n(89639),l=n(48753);function p(){return p=Object.assign||function(t){for(var e=1;e<arguments.length;e++){var n=arguments[e];for(var a in n)Object.prototype.hasOwnProperty.call(n,a)&&(t[a]=n[a])}return t},p.apply(this,arguments)}function m(t,e){if(null==t)return{};var n,a,r=function(t,e){if(null==t)return{};var n,a,r={},l=Object.keys(t);for(a=0;a<l.length;a++)n=l[a],e.indexOf(n)>=0||(r[n]=t[n]);return r}(t,e);if(Object.getOwnPropertySymbols){var l=Object.getOwnPropertySymbols(t);for(a=0;a<l.length;a++)n=l[a],e.indexOf(n)>=0||Object.prototype.propertyIsEnumerable.call(t,n)&&(r[n]=t[n])}return r}const i={id:"running-graphics-on-stm32h7r",title:"STM32H7R7 \ubc0f S7\uc5d0\uc11c \uadf8\ub798\ud53d \uc2e4\ud589\ud558\uae30"},o=void 0,u={unversionedId:"development/scenarios/running-graphics-on-stm32h7r",id:"development/scenarios/running-graphics-on-stm32h7r",title:"STM32H7R7 \ubc0f S7\uc5d0\uc11c \uadf8\ub798\ud53d \uc2e4\ud589\ud558\uae30",description:"\uc774 \ubb38\uc11c\ub294 STM32H7R/S \uc2dc\ub9ac\uc988 MCU\uc758 \ud2b9\uc815 \uc544\ud0a4\ud14d\ucc98\uc5d0 \ub300\ud574 \ub2e4\ub8e8\uace0 \uadf8\ub798\ud53d\uc5d0 \uc774\ub97c \uc0ac\uc6a9\ud560 \uacbd\uc6b0 \uace0\ub824\ud574\uc57c \ud558\ub294 \uc0ac\ud56d\uc744 \uc124\uba85\ud569\ub2c8\ub2e4. \ud558\uc9c0\ub9cc \uc774\ub7ec\ud55c \uace0\ub824 \uc0ac\ud56d\uc758 \ub300\ubd80\ubd84\uc740 \uc678\ubd80 RAM \ubc0f \ud50c\ub798\uc2dc\ub97c \uc774\uc6a9\ud574 \uadf8\ub798\ud53d\uc744 \uc2e4\ud589\ud558\ub294 \ubaa8\ub4e0 STM32 MCU\uc5d0 \uc801\uc6a9\ud560 \uc218 \uc788\uc2b5\ub2c8\ub2e4.",source:"@site/i18n/ko/docusaurus-plugin-content-docs/current/development/scenarios/running-graphics-on-stm32h7r.mdx",sourceDirName:"development/scenarios",slug:"/development/scenarios/running-graphics-on-stm32h7r",permalink:"/4.25/ko/docs/development/scenarios/running-graphics-on-stm32h7r",draft:!1,tags:[],version:"current",frontMatter:{id:"running-graphics-on-stm32h7r",title:"STM32H7R7 \ubc0f S7\uc5d0\uc11c \uadf8\ub798\ud53d \uc2e4\ud589\ud558\uae30"},sidebar:"docs",previous:{title:"TouchGFX on NeoChrom/NeoChromVG",permalink:"/4.25/ko/docs/development/scenarios/touchgfx-on-gpu2d"},next:{title:"\uc678\ubd80 RAM\uc5d0\uc11c \uadf8\ub798\ud53d \uc2e4\ud589\ud558\uae30",permalink:"/4.25/ko/docs/development/scenarios/running-graphics-from-external-ram"}},d={},k=[{value:"\uba54\ubaa8\ub9ac \uc124\uc815",id:"\uba54\ubaa8\ub9ac-\uc124\uc815",level:2},{value:"External Memory Manager",id:"external-memory-manager",level:3},{value:"\uc678\ubd80 RAM\uc758 \ud504\ub808\uc784 \ubc84\ud37c",id:"\uc678\ubd80-ram\uc758-\ud504\ub808\uc784-\ubc84\ud37c",level:3},{value:"TCM(Tightly coupled memory)",id:"tcmtightly-coupled-memory",level:3},{value:"\uc560\ud50c\ub9ac\ucf00\uc774\uc158 \uc720\ud615",id:"\uc560\ud50c\ub9ac\ucf00\uc774\uc158-\uc720\ud615",level:2},{value:"XiP(Execute in Place)",id:"xipexecute-in-place",level:3},{value:"LRUN(Load and Run)",id:"lrunload-and-run",level:3},{value:"\uc131\ub2a5 \ube44\uad50",id:"\uc131\ub2a5-\ube44\uad50",level:3},{value:"MPU \uad6c\uc131",id:"mpu-\uad6c\uc131",level:2},{value:"\ub514\ubc84\uae45",id:"\ub514\ubc84\uae45",level:2},{value:"\uadf8\ub798\ud53d \uc560\ud50c\ub9ac\ucf00\uc774\uc158\uc5d0 \ub300\ud55c \uacb0\ub860 \ubc0f \uc77c\ubc18\uc801\uc778 \uad8c\uc7a5 \uc0ac\ud56d",id:"\uadf8\ub798\ud53d-\uc560\ud50c\ub9ac\ucf00\uc774\uc158\uc5d0-\ub300\ud55c-\uacb0\ub860-\ubc0f-\uc77c\ubc18\uc801\uc778-\uad8c\uc7a5-\uc0ac\ud56d",level:2}],N={toc:k},g="wrapper";function c(t){var{components:e}=t,n=m(t,["components"]);return(0,a.kt)(g,p({},N,n,{components:e,mdxType:"MDXLayout"}),(0,a.kt)("p",null,"\uc774 \ubb38\uc11c\ub294 STM32H7R/S \uc2dc\ub9ac\uc988 MCU\uc758 \ud2b9\uc815 \uc544\ud0a4\ud14d\ucc98\uc5d0 \ub300\ud574 \ub2e4\ub8e8\uace0 \uadf8\ub798\ud53d\uc5d0 \uc774\ub97c \uc0ac\uc6a9\ud560 \uacbd\uc6b0 \uace0\ub824\ud574\uc57c \ud558\ub294 \uc0ac\ud56d\uc744 \uc124\uba85\ud569\ub2c8\ub2e4. \ud558\uc9c0\ub9cc \uc774\ub7ec\ud55c \uace0\ub824 \uc0ac\ud56d\uc758 \ub300\ubd80\ubd84\uc740 \uc678\ubd80 RAM \ubc0f \ud50c\ub798\uc2dc\ub97c \uc774\uc6a9\ud574 \uadf8\ub798\ud53d\uc744 \uc2e4\ud589\ud558\ub294 \ubaa8\ub4e0 STM32 MCU\uc5d0 \uc801\uc6a9\ud560 \uc218 \uc788\uc2b5\ub2c8\ub2e4."),(0,a.kt)("p",null,"STM32H7R/S\ub294 \uace0\uc131\ub2a5 \uc7a5\uce58\uc774\uc790 \uace0\uae09 MCU\uc774\ubbc0\ub85c \uc774 \ubb38\uc11c\ub294 TouchGFX Board Setups(TBS)\uc5d0 \ub300\ud55c \ucd08\uae09\uc790\uc6a9 \uac00\uc774\ub4dc\uac00 \uc544\ub2d9\ub2c8\ub2e4. \ub530\ub77c\uc11c \uc774 \ubb38\uc11c\uc5d0\uc11c\ub294 STM32H7R/S\uc5d0\ub9cc \ud574\ub2f9\ud558\ub294 \uc911\uc694\ud55c \uc601\uc5ed\uc744 \uc2ec\ub3c4 \uc788\uac8c \ub2e4\ub8f0 \uac83\uc785\ub2c8\ub2e4. TouchGFX TBS\ub97c \uc0dd\uc131\ud558\ub294 \ubc29\ubc95\uc5d0 \ub300\ud55c \uc804\ubc18\uc801\uc778 \uc124\uba85\uc740 ",(0,a.kt)("a",p({parentName:"p"},{href:"../board-bring-up/board-introduction"}),"\ubcf4\ub4dc \ube0c\ub9c1\uc5c5 \uac00\uc774\ub4dc"),"\ub97c \ucc38\uc870\ud558\uc138\uc694.",(0,a.kt)("br",{parentName:"p"}),"\n","STM32H7R7/S7\uc5d0 \ub300\ud55c \uc790\uc138\ud55c \ub0b4\uc6a9\uc740 ",(0,a.kt)("a",p({parentName:"p"},{href:"https://www.st.com/en/microcontrollers-microprocessors/stm32h7r7-7s7.html"}),"\uc81c\ud488 \ud398\uc774\uc9c0")," \ub610\ub294 ",(0,a.kt)("a",p({parentName:"p"},{href:"https://www.youtube.com/playlist?list=PLnMKNibPkDnF2fL7nhQ08V0bPi2poXVpH"}),"STM32H7RS \ub370\ubaa8 \uc6cc\ud06c\uc20d \uc804\uccb4\uac00 \ud3ec\ud568\ub41c YouTube \uc7ac\uc0dd\ubaa9\ub85d"),"\uc744 \ucc38\uc870\ud558\uc138\uc694."),(0,a.kt)("p",null,"TouchGFX Designer\uc5d0\ub294 STM32H7R/S\uc5d0\uc11c TouchGFX\ub97c \uc2e4\ud589\ud558\ub294 \uac83\uc5d0 \ub300\ud55c \uc644\uc804\ud55c \uc608\uc81c \ud504\ub85c\uc81d\ud2b8\uc778 STM32H7S78 DK\uc6a9 TBS\uac00 \ud3ec\ud568\ub418\uc5b4 \uc788\uc2b5\ub2c8\ub2e4. TBS\ub294 STM32H7R/S\uc6a9 TouchGFX \uc560\ud50c\ub9ac\ucf00\uc774\uc158\uc744 \uac1c\ubc1c\ud560 \ub54c \ucc38\uc870\ub85c \uc0ac\uc6a9\ud560 \uc218 \uc788\uc2b5\ub2c8\ub2e4. \uc774 \ud504\ub85c\uc81d\ud2b8\ub294 STM32CubeMX\ub97c \uae30\ubc18\uc73c\ub85c \ud569\ub2c8\ub2e4. \uc989, STM32H7S78-DK.ioc \ud30c\uc77c\uc744 \uc5f4\uc5b4 \uce90\uc2dc, MPU, \uc678\ubd80 \uba54\ubaa8\ub9ac \ub4f1\uc5d0 \ub300\ud55c \uad8c\uc7a5 \uad6c\uc131\uc744 \ud655\uc778\ud560 \uc218 \uc788\ub2e4\ub294 \ub73b\uc785\ub2c8\ub2e4."),(0,a.kt)(r.Z,{imageSource:"/img/development/scenarios/running-graphics-on-stm32h7r/stm32h7s-tbs.png",mdxType:"Figure"},"TouchGFX Designer\uc5d0\uc11c \uc0ac\uc6a9 \uac00\ub2a5\ud55c TouchGFX \ubcf4\ub4dc \uc124\uc815"),(0,a.kt)("h2",p({},{id:"\uba54\ubaa8\ub9ac-\uc124\uc815"}),"\uba54\ubaa8\ub9ac \uc124\uc815"),(0,a.kt)("p",null,"STM32H7R/S\ub294 \ubd80\ud2b8\ud50c\ub798\uc2dc MCU\uc785\ub2c8\ub2e4. \ubd80\ud2b8\ud50c\ub798\uc2dc MCU\ub294 \ubd80\ud2b8\ub85c\ub354\ub97c \ud3ec\ud568\ud558\ub294 \uc791\uc740 \ud50c\ub798\uc2dc\uac00 \ub0b4\uc7a5\ub41c MCU\uc774\uba70 \uba54\uc778 \uc560\ud50c\ub9ac\ucf00\uc774\uc158\uc740 \uc560\uc14b\uacfc \ud568\uaed8 \uc678\ubd80 \uba54\ubaa8\ub9ac\uc5d0 \ubc30\uce58\ub418\uc5b4 \uc788\uc2b5\ub2c8\ub2e4. \ub610\ud55c STM32H7R/S\uc5d0\ub294 620kB\uc758 SRAM\ub3c4 \ub0b4\uc7a5\ub418\uc5b4 \uc788\uc2b5\ub2c8\ub2e4. \uadf8 \uacb0\uacfc, STM32H7R/S\ub294 \uadf8\ub798\ud53d \uc560\ud50c\ub9ac\ucf00\uc774\uc158\uc5d0 \uc0ac\uc6a9\ub420 \ub54c \uc678\ubd80 RAM\uacfc \ud50c\ub798\uc2dc \ubaa8\ub450\ub97c \uc0ac\uc6a9\ud569\ub2c8\ub2e4. \uadf8\ub798\ud53d\uc5d0 \uc678\ubd80 \uba54\ubaa8\ub9ac\ub97c \uc0ac\uc6a9\ud560 \uacbd\uc6b0 CPU \uc8fc\ud30c\uc218\uc758 \uc808\ubc18\uc774\ub098 1/3\ub85c \uc2e4\ud589\ub418\ubbc0\ub85c \uc678\ubd80 \uba54\ubaa8\ub9ac\uc5d0 \ub300\ud55c \uba54\ubaa8\ub9ac \ub300\uc5ed\ud3ed\uc5d0 \ubcd1\ubaa9 \ud604\uc0c1\uc774 \ubc1c\uc0dd\ud558\ub294 \uacbd\uc6b0\uac00 \ub9ce\uc2b5\ub2c8\ub2e4. STM32H7R7/S7\uc758 \uacbd\uc6b0, 2\uac1c\uc758 XSPI(16\ube44\ud2b8 \ubc0f 8\ube44\ud2b8) \uc778\ud130\ud398\uc774\uc2a4\uac00 \ub450 \ubc30\uc758 \uc804\uc1a1 \uc18d\ub3c4\ub85c \ucd5c\ub300 200MHz\uc5d0\uc11c \uc2e4\ud589\ub420 \uc218 \uc788\uc73c\uba70 FMC(16\ube44\ud2b8 \ub610\ub294 32\ube44\ud2b8)\ub294 \ucd5c\ub300 100MHz\uc5d0\uc11c \uc2e4\ud589\ub420 \uc218 \uc788\uc2b5\ub2c8\ub2e4."),(0,a.kt)("h3",p({},{id:"external-memory-manager"}),"External Memory Manager"),(0,a.kt)("p",null,"External Memory Manager \ubc0f External Memory Loader\ub77c\uace0 \ubd88\ub9ac\ub294 2\uac1c\uc758 \ub3c4\uad6c\ub294 STM32CubeMX\uc758 \uce74\ud14c\uace0\ub9ac \u2192 Middleware and Software Packs \uc544\ub798\uc5d0\uc11c \ucc3e\uc744 \uc218 \uc788\uc2b5\ub2c8\ub2e4. \uc774\ub7ec\ud55c \ub3c4\uad6c\ub294 \uc0ac\uc6a9\uc790\uac00 \ubd80\ud2b8\ud50c\ub798\uc2dc \ub610\ub294 \ud50c\ub798\uc2dc \uc5c6\ub294 \uc560\ud50c\ub9ac\ucf00\uc774\uc158\uc5d0\uc11c \uc678\ubd80 \uba54\ubaa8\ub9ac\ub97c \uc124\uc815\ud558\ub294 \ub370 \ub3c4\uc6c0\uc774 \ub418\ub3c4\ub85d \uace0\uc548\ub418\uc5c8\uc2b5\ub2c8\ub2e4. \uc774 \ub3c4\uad6c\ub97c \uc774\uc6a9\ud558\uba74 \uc678\ubd80 \ub85c\ub354\ub97c \ub9cc\ub4e4\uace0 \uc560\ud50c\ub9ac\ucf00\uc774\uc158 \uc720\ud615\uc744 \uc120\ud0dd\ud558\ub294 \uc791\uc5c5 \ub4f1\uc744 \ubcf4\ub2e4 \uc27d\uac8c \uc218\ud589\ud560 \uc218 \uc788\uc2b5\ub2c8\ub2e4. \ub3c4\uad6c\uc5d0 \ub300\ud55c \uc18c\uac1c\ub294 ",(0,a.kt)("a",p({parentName:"p"},{href:"https://wiki.st.com/stm32mcu/wiki/Getting_started_with_External_memory_Manager_and_External_memory_loader"}),"\uc5ec\uae30"),'\uc5d0\uc11c \ud655\uc778\ud560 \uc218 \uc788\uc2b5\ub2c8\ub2e4. "STM32\uac00 \ud3ec\ud568\ub41c \uc678\ubd80 \uc9c1\ub82c \uba54\ubaa8\ub9ac \uc18c\uac1c"\ub77c \ubd88\ub9ac\ub294 \uc0c8\ub85c\uc6b4 \ubb38\uc11c\uac00 \uace7 \ubc1c\ud589\ub429\ub2c8\ub2e4.'),(0,a.kt)(l.Z,{mdxType:"FurtherReading"},(0,a.kt)("p",null,(0,a.kt)("a",p({parentName:"p"},{href:"https://wiki.st.com/stm32mcu/wiki/Getting_started_with_External_memory_Manager_and_External_memory_loader"}),"External Memory Manager \ubc0f External Memory Loader \uc2dc\uc791\ud558\uae30"))),(0,a.kt)("h3",p({},{id:"\uc678\ubd80-ram\uc758-\ud504\ub808\uc784-\ubc84\ud37c"}),"\uc678\ubd80 RAM\uc758 \ud504\ub808\uc784 \ubc84\ud37c"),(0,a.kt)("p",null,"\uc678\ubd80 RAM\uc5d0 \ud504\ub808\uc784 \ubc84\ud37c\uac00 \uc788\uc744 \ub54c \uac00\uc7a5 \uc6b0\uc120\uc801\uc73c\ub85c \uace0\ub824\ud574\uc57c \ud560 \uc911\uc694\ud55c \uc0ac\ud56d\uc740 \uba54\ubaa8\ub9ac \ub300\uc5ed\ud3ed \uc694\uad6c \uc0ac\ud56d\uacfc \uc81c\uc57d \uc870\uac74\uc785\ub2c8\ub2e4. GRAM\uc774 \ud0d1\uc7ac\ub418\uc9c0 \uc54a\uc740 \ub514\uc2a4\ud50c\ub808\uc774\uc758 \uacbd\uc6b0 \ub514\uc2a4\ud50c\ub808\uc774\uc5d0 \uc758\ud574 \uc9c0\uc815\ub41c \uc18d\ub3c4\ub85c \ud504\ub808\uc784 \ubc84\ud37c\ub97c \uc9c0\uc18d\uc801\uc73c\ub85c \uc804\uc1a1\ud574\uc57c \ud569\ub2c8\ub2e4. \ub514\uc2a4\ucee4\ubc84\ub9ac \ud0a4\ud2b8\uc5d0\uc11c \uc0ac\uc6a9\ub418\ub294 \ub514\uc2a4\ud50c\ub808\uc774\uc758 \uacbd\uc6b0 60Hz\uc785\ub2c8\ub2e4. \uc678\ubd80 RAM \uc778\ud130\ud398\uc774\uc2a4\uc758 \ub300\uc5ed\ud3ed\uc5d0\uc11c \uc0c1\ub2f9 \ubd80\ubd84\uc774 LTDC \uc5c5\ub370\uc774\ud2b8\uc5d0\ub9cc \uc0ac\uc6a9\ub41c\ub2e4\ub294 \ub73b\uc785\ub2c8\ub2e4. LTDC\uc5d0 \ud544\uc694\ud55c \ub300\uc5ed\ud3ed\uc740 \ub2e4\uc74c\uacfc \uac19\uc774 \uacc4\uc0b0\ud560 \uc218 \uc788\uc2b5\ub2c8\ub2e4:"),(0,a.kt)("p",null,"\ud53d\uc140 \ud074\ub85d = LCD_CLK= \uc804\uccb4 \uc2a4\ud06c\ub9b0 \ud06c\uae30 ","*"," \uc8fc\uc0ac\uc728",(0,a.kt)("br",{parentName:"p"}),"\n","\ud544\uc694\ud55c \ub300\uc5ed\ud3ed(LTDC \uacc4\uce35 1\uac1c\uc5d0 \ub300\ud574) = LCD_CLK ","*"," Bpp"),(0,a.kt)("p",null,"\ub610\ud55c DMA2D \ubc0f GPU2D\ub3c4 \ud504\ub808\uc784 \ubc84\ud37c\uc5d0\uc11c \uc791\uc5c5\uc744 \uc218\ud589\ud560 \ub54c\ub294 \uc678\ubd80 RAM\uc758 \ub300\uc5ed\ud3ed\uc774 \ud544\uc694\ud569\ub2c8\ub2e4. \uba54\ubaa8\ub9ac\uac00 \uc560\ud50c\ub9ac\ucf00\uc774\uc158 \ucf54\ub4dc \ub4f1\uc758 \ub2e4\ub978 \ub370\uc5d0\ub3c4 \uc0ac\uc6a9\ub418\ub294 \uacbd\uc6b0\uc5d0\ub294 \ub300\uc5ed\ud3ed\uc774 \ub354\uc6b1 \uc904\uc5b4\ub4ed\ub2c8\ub2e4.",(0,a.kt)("br",{parentName:"p"}),"\n","\uc774\ub7ec\ud55c \uc694\uc778\uc774 \uacb0\ud569\ub418\uc5b4 \uc678\ubd80 RAM \ubc84\uc2a4\uac00 \ud63c\uc7a1\ud574\uc9c8 \uc218 \uc788\uc2b5\ub2c8\ub2e4."),(0,a.kt)("p",null,"\uc678\ubd80 RAM\uc758 \ud504\ub808\uc784 \ubc84\ud37c\ub97c \uc774\uc6a9\ud574 \uadf8\ub798\ud53d\uc744 \uc2e4\ud589\ud560 \ub54c \uace0\ub824\ud574\uc57c \ud560 \uc0ac\ud56d\uc744 \uc124\uba85\ud558\ub294 \ubb38\uc11c\ub294 ",(0,a.kt)("a",p({parentName:"p"},{href:"running-graphics-from-external-ram"}),"\uc5ec\uae30"),"\uc5d0\uc11c \ud655\uc778\ud560 \uc218 \uc788\uc2b5\ub2c8\ub2e4."),(0,a.kt)("p",null,"\uc678\ubd80 RAM\uc5d0 LTDC \ub514\uc2a4\ud50c\ub808\uc774 \uc778\ud130\ud398\uc774\uc2a4\uc640 \ud504\ub808\uc784 \ubc84\ud37c\uac00 \uc788\ub294 \uacbd\uc6b0\uc5d0 \uace0\ub824\ud574\uc57c \ud560 \uc0ac\ud56d\uacfc \uc81c\uc57d \uc870\uac74\uc5d0 \ub300\ud55c \uc790\uc138\ud55c \ub0b4\uc6a9\uc740 ",(0,a.kt)("a",p({parentName:"p"},{href:"https://www.st.com/resource/en/application_note/an4861-introduction-to-lcdtft-display-controller-ltdc-on-stm32-mcus-stmicroelectronics.pdf"}),"LTDC \uc560\ud50c\ub9ac\ucf00\uc774\uc158 \ub178\ud2b8"),'\ub97c \ucc38\uc870\ud558\uc138\uc694. \ucc55\ud130 5: "LTDC\ub85c \uadf8\ub798\ud53d \uc560\ud50c\ub9ac\ucf00\uc774\uc158 \ub9cc\ub4e4\uae30"\uc640 \ucc55\ud130 7: "LTDC \uc560\ud50c\ub9ac\ucf00\uc774\uc158 \uc608\uc81c"\ub97c \ud2b9\ud788 \uc8fc\uc758\ud558\uc5ec \uc0b4\ud3b4\ubcf4\uc2dc\uae30 \ubc14\ub78d\ub2c8\ub2e4.',(0,a.kt)("br",{parentName:"p"}),"\n",'\uc678\ubd80 RAM\uc758 \ub300\uc5ed\ud3ed\uc774 \ud55c\uacc4\uc5d0 \ub3c4\ub2ec\ud588\ub2e4\uba74 \ucc55\ud130 5.5.2: "\uc678\ubd80 \uba54\ubaa8\ub9ac\uc5d0\uc11c LTDC \ud504\ub808\uc784 \ubc84\ud37c \uac00\uc838\uc624\uae30 \ucd5c\uc801\ud654" \ubc0f \ucc55\ud130 5.5.3: "SDRAM\uc5d0\uc11c LTDC \ud504\ub808\uc784 \ubc84\ud37c \uac00\uc838\uc624\uae30 \ucd5c\uc801\ud654"\ub97c \uace0\ub824\ud574 \ubcf4\uc138\uc694.'),(0,a.kt)(l.Z,{mdxType:"FurtherReading"},(0,a.kt)("ul",null,(0,a.kt)("li",{parentName:"ul"},(0,a.kt)("a",p({parentName:"li"},{href:"running-graphics-from-external-ram"}),"\uc678\ubd80 RAM\uc5d0\uc11c \uadf8\ub798\ud53d \uc2e4\ud589\ud558\uae30")),(0,a.kt)("li",{parentName:"ul"},(0,a.kt)("a",p({parentName:"li"},{href:"https://www.st.com/resource/en/application_note/an4861-introduction-to-lcdtft-display-controller-ltdc-on-stm32-mcus-stmicroelectronics.pdf"}),"AN4861: Introduction to LCD-TFT display controller (LTDC) on STM32 MCUs")))),(0,a.kt)("h3",p({},{id:"tcmtightly-coupled-memory"}),"TCM(Tightly coupled memory)"),(0,a.kt)("p",null,"STM32H7R/S Cortex-M7\uc740 \ub300\uae30 \uc0c1\ud0dc \uc5c6\uc774 TCM(Tightly coupled memories)\uc5d0 64-bit \ud3ed\uc758 \uc9c1\uc811 \uc561\uc138\uc2a4\ub97c \uc81c\uacf5\ud569\ub2c8\ub2e4. \ucd5c\ub300 192 kB\uc758 \ub370\uc774\ud130 TCM(DTCM)\uacfc \uba85\ub839\uc5b4 TCM(ITCM)\uc744 \ud0d1\uc7ac\ud560 \uc218 \uc788\uc2b5\ub2c8\ub2e4. \ub530\ub77c\uc11c DTCM\uacfc ITCM\uc740 \uac01\uac01 \ub370\uc774\ud130 \uc77d\uae30/\uc4f0\uae30\uc640 \uba85\ub839 \uac00\uc838\uc624\uae30\uc5d0 \ucd5c\uc801\uc758 \uc704\uce58\uc785\ub2c8\ub2e4. \uadf8\ub7ec\ubbc0\ub85c ITCM\uc740 \uce90\uc2dc \ubbf8\uc2a4\uc5d0 \ubbfc\uac10\ud55c \uc778\ud130\ub7fd\ud2b8 \ud578\ub4e4\ub7ec\ub098, \uc2e4\uc2dc\uac04\uc131\uc774 \uc911\uc694\ud55c \uc81c\uc5b4 \ub8e8\ud504\uc640 \uac19\uc740 \uacb0\uc815\uc801 \uc2e4\ud589\uc774 \ud544\uc694\ud55c \ud575\uc2ec \ucf54\ub4dc\uc5d0 \uc0ac\uc6a9\ud558\ub294 \uac83\uc774 \ubc14\ub78c\uc9c1\ud569\ub2c8\ub2e4. RTOS\ub97c \uc0ac\uc6a9\ud558\ub294 \uc2e4\uc2dc\uac04 \uc560\ud50c\ub9ac\ucf00\uc774\uc158\uc5d0\uc11c\ub294 \uc77c\ubc18\uc801\uc73c\ub85c heap\uc774 \ub9ce\uc774 \uc0ac\uc6a9\ub429\ub2c8\ub2e4. \ub530\ub77c\uc11c DTCM\uc5d0 RTOS stack\uacfc heap\uc744 \ubc30\uce58\ud558\ub294 \uac83\uc774 \uc88b\uc2b5\ub2c8\ub2e4. \ub0a8\uc740 \uacf5\uac04\uc774 \uc788\ub2e4\uba74 \uc5ec\uae30\uc5d0 \uc804\uc5ed \ubcc0\uc218\ub3c4 \ubc30\uce58\ud560 \uc218 \uc788\uc2b5\ub2c8\ub2e4."),(0,a.kt)("p",null,"ITCM\uc640 DTCM\uc774 SRAM1 \ubc0f SRAM3 \uba54\ubaa8\ub9ac\uc758 \uc77c\ubd80\ub97c \uc0ac\uc6a9\ud55c\ub2e4\ub294 \uac83\uc744 \uc778\uc9c0\ud558\ub294 \uac83\uc774 \uc911\uc694\ud569\ub2c8\ub2e4. \uc774\ub294 ITCM\uacfc DTCM\uc744 \uc0ac\uc6a9\ud560 \ub54c\ub294 \ub0b4\ubd80 SRAM\uc758 \ud06c\uae30\uac00 \uc904\uc5b4\ub4e0\ub2e4\ub294 \uac83\uc744 \uc2dc\uc0ac\ud569\ub2c8\ub2e4."),(0,a.kt)(r.Z,{imageSource:"/img/development/scenarios/running-graphics-on-stm32h7r/tcm-illustration.png",mdxType:"Figure"},"STM32H7R/S\uc5d0 \uc7a5\ucc29\ub41c TCM(Tightly coupled memory)\uc758 \uc774\ubbf8\uc9c0"),(0,a.kt)("p",null,"\ub2e4\ub978 H7 MCU\uc640 \ub9c8\ucc2c\uac00\uc9c0\ub85c, STM32H7R/S\uc5d0\ub294 Level 1(L1) \uce90\uc2dc\uac00 \uc788\uc2b5\ub2c8\ub2e4. L1 \uce90\uc2dc\uc5d0 \ub300\ud55c \uc790\uc138\ud55c \ub0b4\uc6a9\uc740 ",(0,a.kt)("a",p({parentName:"p"},{href:"https://www.st.com/resource/en/application_note/an4839-level-1-cache-on-stm32f7-series-and-stm32h7-series-stmicroelectronics.pdf"}),"H7 \uce90\uc2dc \uc560\ud50c\ub9ac\ucf00\uc774\uc158 \ub178\ud2b8"),'\ub97c \ucc38\uc870\ud558\uc138\uc694. \ud2b9\ud788 \ucc55\ud130 4: "\ud53c\ud574\uc57c \ud560 \uc2e4\uc218 \ubc0f \ud301"\uc744 \uc8fc\uc758 \uae4a\uac8c \uc0b4\ud3b4\ubcf4\uc138\uc694.'),(0,a.kt)("p",null,"\uc678\ubd80 SPI \uba54\ubaa8\ub9ac\ub97c \uc124\uc815\ud558\ub294 \ubc29\ubc95\uc5d0 \ub300\ud55c \uc0c1\uc138\ud55c \uc124\uba85\uc740 ",(0,a.kt)("a",p({parentName:"p"},{href:"https://www.st.com/resource/en/application_note/an5050-getting-started-with-octospi-hexadecaspi-and-xspi-interface-on-stm32-mcus-stmicroelectronics.pdf"}),"OSPI, HSPI \ubc0f XSPI \uc560\ud50c\ub9ac\ucf00\uc774\uc158 \ub178\ud2b8"),"\ub97c \ucc38\uc870\ud558\uc138\uc694."),(0,a.kt)(l.Z,{mdxType:"FurtherReading"},(0,a.kt)("ul",null,(0,a.kt)("li",{parentName:"ul"},(0,a.kt)("a",p({parentName:"li"},{href:"https://www.st.com/resource/en/application_note/an6062-introduction-to-stm32h7rx7sx-system-architecture-and-performance-stmicroelectronics.pdf"}),"AN6062: Introduction to STM32H7Rx/7Sx system architecture and performance")),(0,a.kt)("li",{parentName:"ul"},(0,a.kt)("a",p({parentName:"li"},{href:"https://www.st.com/resource/en/application_note/an4839-level-1-cache-on-stm32f7-series-and-stm32h7-series-stmicroelectronics.pdf"}),"AN4839: Level 1 cache on STM32F7 Series and STM32H7 Series")),(0,a.kt)("li",{parentName:"ul"},(0,a.kt)("a",p({parentName:"li"},{href:"https://www.st.com/resource/en/application_note/an5050-getting-started-with-octospi-hexadecaspi-and-xspi-interface-on-stm32-mcus-stmicroelectronics.pdf"}),"AN5050: Getting started with Octo-SPI, Hexadeca-SPI, and XSPI interfaces\non STM32 MCUs"),"."))),(0,a.kt)("h2",p({},{id:"\uc560\ud50c\ub9ac\ucf00\uc774\uc158-\uc720\ud615"}),"\uc560\ud50c\ub9ac\ucf00\uc774\uc158 \uc720\ud615"),(0,a.kt)("p",null,"\uc2dc\uc791\ud558\ub294 \ub3d9\uc548 \ubd80\ud2b8\ub85c\ub354\ub294 \uc120\ud0dd\ud55c \uc560\ud50c\ub9ac\ucf00\uc774\uc158 \uc720\ud615\uc5d0 \ub530\ub77c \ub2e4\uc591\ud55c \uc791\uc5c5\uc744 \uc218\ud589\ud560 \uc218 \uc788\uc2b5\ub2c8\ub2e4. \uc774\ubbf8 \uc678\ubd80 \ud50c\ub798\uc2dc\uc5d0 \uc788\ub294 \uc560\ud50c\ub9ac\ucf00\uc774\uc158\uc744 \uac00\ub9ac\ud0ac \uc218\ub3c4 \uc788\uace0 \uc544\ub2c8\uba74 \ub2e4\ub978 \uba54\ubaa8\ub9ac(\uc77c\ubc18\uc801\uc73c\ub85c \uc678\ubd80 RAM)\uc5d0 \uc560\ud50c\ub9ac\ucf00\uc774\uc158\uc744 \ub85c\ub4dc\ud560 \uc218\ub3c4 \uc788\uc2b5\ub2c8\ub2e4.",(0,a.kt)("br",{parentName:"p"}),"\n","\uc774\ubbf8 \uc678\ubd80 \ud50c\ub798\uc2dc\uc5d0 \uc788\ub294 \uc560\ud50c\ub9ac\ucf00\uc774\uc158\uc744 \uc2e4\ud589\ud558\ub294 \uac83\uc744 XiP(execute-in-place)\ub77c\uace0 \ubd80\ub985\ub2c8\ub2e4. \ubd80\ud305 \uc911\uc5d0 \ud50c\ub798\uc2dc\uc5d0\uc11c RAM\uc73c\ub85c \uc560\ud50c\ub9ac\ucf00\uc774\uc158\uc744 \ubcf5\uc0ac\ud55c \ub2e4\uc74c RAM\uc5d0\uc11c \uc2e4\ud589\ud558\ub294 \uac83\uc740 LRUN(load-and-run)\uc774\ub77c \ubd80\ub985\ub2c8\ub2e4."),(0,a.kt)("p",null,"\uc560\ud50c\ub9ac\ucf00\uc774\uc158\uc774 \uc554\ud638\ud654\ub41c \uacbd\uc6b0\uc5d0\ub294 LRUN\ub9cc \uc0ac\uc6a9\ud560 \uc218 \uc788\uc2b5\ub2c8\ub2e4. STM32\uc5d0\uc11c\uc758 \uc554\ud638\ud654\uc5d0 \ub300\ud55c \uc790\uc138\ud55c \ub0b4\uc6a9\uc740 ",(0,a.kt)("a",p({parentName:"p"},{href:"https://www.st.com/resource/en/application_note/an6088-how-to-use-mce-for-encryptiondecryption-on-stm32-mcus-stmicroelectronics.pdf"}),"\uc554\ud638\ud654\uc5d0 \ub300\ud55c \uc560\ud50c\ub9ac\ucf00\uc774\uc158 \ub178\ud2b8"),"\ub97c \ucc38\uc870\ud558\uc138\uc694."),(0,a.kt)(l.Z,{mdxType:"FurtherReading"},(0,a.kt)("p",null,(0,a.kt)("a",p({parentName:"p"},{href:"https://www.st.com/resource/en/application_note/an6088-how-to-use-mce-for-encryptiondecryption-on-stm32-mcus-stmicroelectronics.pdf"}),"AN6088: How to use MCE for encryption/decryption on STM32 MCUs"))),(0,a.kt)("h3",p({},{id:"xipexecute-in-place"}),"XiP(Execute in Place)"),(0,a.kt)("p",null,"\uadf8\ub798\ud53d \uc560\ud50c\ub9ac\ucf00\uc774\uc158\uc5d0\uc11c XiP\uc758 \uba54\ubaa8\ub9ac \ub808\uc774\uc544\uc6c3 \uc608\uc2dc\ub294 \uc544\ub798\uc5d0 \uc18c\uac1c\ub418\uc5b4 \uc788\uc2b5\ub2c8\ub2e4. XiP\ub294 \uae30\ubcf8 \uc560\ud50c\ub9ac\ucf00\uc774\uc158 \uc720\ud615\uc785\ub2c8\ub2e4."),(0,a.kt)(r.Z,{imageSource:"/img/development/scenarios/running-graphics-on-stm32h7r/xip-illustration.png",mdxType:"Figure"},"\uadf8\ub798\ud53d\uc6a9 XiP \uc560\ud50c\ub9ac\ucf00\uc774\uc158\uc758 \uc774\ubbf8\uc9c0"),(0,a.kt)("p",null,"XiP \uc774\ubbf8\uc9c0\uc5d0\uc11c \ubcfc \uc218 \uc788\ub4ef\uc774 \uc678\ubd80 \ud50c\ub798\uc2dc\uc5d0 \ub300\ud55c OctoSPI \uc778\ud130\ud398\uc774\uc2a4\ub294 \uc560\ud50c\ub9ac\ucf00\uc774\uc158 \ucf54\ub4dc\uc640 \uadf8\ub798\ud53d \uc560\uc14b\uc5d0 \uc561\uc138\uc2a4\ud558\ub294 \ub370 \uc0ac\uc6a9\ub429\ub2c8\ub2e4. CPU\uac00 \uc560\ud50c\ub9ac\ucf00\uc774\uc158\uc5d0 \uc9c0\uc18d\uc801\uc73c\ub85c \uc561\uc138\uc2a4\ud558\ubbc0\ub85c \uc774\ub85c \uc778\ud574 \uc560\uc14b\uc5d0 \uc561\uc138\uc2a4\ud560 \ub54c NeoChrom GPU \ub610\ub294 Chrom-ART\uc758 \uc561\uc138\uc2a4 \uc18d\ub3c4\uac00 \ub290\ub824\uc9c8 \uc218 \uc788\uc2b5\ub2c8\ub2e4. \uc774\ub294 \uadf8\ub798\ud53d \uc131\ub2a5\uc5d0 \ubd80\uc815\uc801\uc778 \uc601\ud5a5\uc744 \ubbf8\uce69\ub2c8\ub2e4. \uc774 \ubb38\uc81c\ub97c \uc644\ud654\ud558\ub824\uba74 XiP\ub97c \uc2e4\ud589\ud560 \ub54c \uc678\ubd80 \ud50c\ub798\uc2dc\uc5d0 \ub300\ud55c \uba85\ub839 \uce90\uc2dc\ub97c \ud65c\uc131\ud654\ud558\ub294 \uac83\uc774 \uc88b\uc2b5\ub2c8\ub2e4. \uc774\ub807\uac8c \ud558\uba74 \ubc18\ubcf5\ub41c \uba85\ub839\uc744 \uc678\ubd80 \ud50c\ub798\uc2dc \ub300\uc2e0 \uce90\uc2dc\uc5d0\uc11c \uc77d\uc5b4\uc62c \uc218 \uc788\uc5b4 \ub300\uc5ed\ud3ed\uc5d0 \ub300\ud55c \ubd80\ud558\ub97c \uc904\uc774\uace0 \uc678\ubd80 \ud50c\ub798\uc2dc \uc778\ud130\ud398\uc774\uc2a4\uc758 \ud6a8\uc728\uc131\uc744 \ub192\uc77c \uc218 \uc788\uc2b5\ub2c8\ub2e4."),(0,a.kt)("h3",p({},{id:"lrunload-and-run"}),"LRUN(Load and Run)"),(0,a.kt)("p",null,"LRUN\uc5d0 \ud574\ub2f9\ud558\ub294 \uc608\uc81c\ub294 \uc544\ub798\uc5d0 \ub098\uc640 \uc788\uc2b5\ub2c8\ub2e4."),(0,a.kt)(r.Z,{imageSource:"/img/development/scenarios/running-graphics-on-stm32h7r/lrun-illustration.png",mdxType:"Figure"},"\uadf8\ub798\ud53d\uc6a9 LRUN \uc560\ud50c\ub9ac\ucf00\uc774\uc158\uc758 \uc774\ubbf8\uc9c0"),(0,a.kt)("p",null,"LRUN \uc774\ubbf8\uc9c0\uc5d0\uc11c \ubcfc \uc218 \uc788\ub4ef\uc774 \uc774\uc81c \uc560\ud50c\ub9ac\ucf00\uc774\uc158 \ucf54\ub4dc\uac00 \uadf8\ub798\ud53d \uc560\uc14b\uc73c\ub85c\ubd80\ud130 \ubd84\ub9ac\ub418\uc5b4 \uc560\uc14b\uc5d0 \ub300\ud55c \uc561\uc138\uc2a4\uac00 \ud5a5\uc0c1\ub418\uc5c8\uc2b5\ub2c8\ub2e4. \ud558\uc9c0\ub9cc \ud504\ub808\uc784 \ubc84\ud37c\uc640 \uc560\ud50c\ub9ac\ucf00\uc774\uc158 \ucf54\ub4dc \ubaa8\ub450\uc5d0 \uc561\uc138\uc2a4\ud558\ub294 \ub370 \ud544\uc694\ud558\ubbc0\ub85c \uc678\ubd80 RAM\uc5d0 \ub300\ud55c \uc778\ud130\ud398\uc774\uc2a4\uac00 \ub85c\ub4dc\ub420 \uac83\uc784\uc744 \uc758\ubbf8\ud558\uae30\ub3c4 \ud569\ub2c8\ub2e4. \uc774 \uacbd\uc6b0 \uc678\ubd80 RAM \uc778\ud130\ud398\uc774\uc2a4\uc5d0\uc11c \uba85\ub839 \uce90\uc2dc\ub97c \ud65c\uc131\ud654\ud558\ub294 \uac83\uc744 \uc801\uadf9 \uad8c\uc7a5\ud569\ub2c8\ub2e4."),(0,a.kt)("p",null,"\uadf8\ub798\ud53d \uc560\ud50c\ub9ac\ucf00\uc774\uc158\uacfc \ud568\uaed8 STM32H7R/S\uc5d0\uc11c LRUN\uc744 \uc0ac\uc6a9\ud560 \uacbd\uc6b0 \uac00\ub2a5\ud55c \ud55c \ucd5c\uc0c1\uc758 \uc131\ub2a5\uc744 \ub2ec\uc131\ud558\uae30 \uc704\ud574 \uace0\ub824\ud574\uc57c \ud560 \uba87 \uac00\uc9c0 \ucd94\uac00 \uc0ac\ud56d\uc774 \uc788\uc2b5\ub2c8\ub2e4.",(0,a.kt)("br",{parentName:"p"}),"\n","\uccab\uc9f8, \uc560\uc14b(\ube44\ud2b8\ub9f5, \uae00\uaf34 \ub4f1)\uc744 \uc678\ubd80 \ud50c\ub798\uc2dc\uc5d0 \ubcf4\uad00\ud560 \uc218 \uc788\uc744\uc9c0 \uace0\ub824\ud569\ub2c8\ub2e4. \uc560\uc14b\uc5d0 \uc790\uc8fc \uc561\uc138\uc2a4\ud558\ubbc0\ub85c \uc774\ub97c \uc678\ubd80 RAM\uc5d0 \ubcf4\uad00\ud558\uba74 \uc678\ubd80 RAM\uc758 \ub300\uc5ed\ud3ed\uc5d0 \uc0c1\ub2f9\ud55c \ubd80\ud558\ub97c \uac00\ud558\uac8c \ub429\ub2c8\ub2e4. \uac8c\ub2e4\uac00 \uc77c\ubc18\uc801\uc73c\ub85c \uc560\uc14b\uc744 \uc554\ud638\ud654\ud560 \ud544\uc694\uac00 \uc5c6\uc2b5\ub2c8\ub2e4.",(0,a.kt)("br",{parentName:"p"}),"\n","\ub458\uc9f8, \uc544\ub798\uc5d0\uc11c \ubcf4\uc774\ub294 \ubc14\uc640 \uac19\uc774 \uc560\ud50c\ub9ac\ucf00\uc774\uc158 \ucf54\ub4dc\uac00 \ub0b4\ubd80 SRAM\uc5d0 \uc801\ud569\ud55c\uc9c0 \uac80\ud1a0\ud574 \ubcfc \uac00\uce58\uac00 \uc788\uc2b5\ub2c8\ub2e4. \ub0b4\ubd80 \ubc84\uc2a4\uac00 \ub354 \ube60\ub974\uae30 \ub54c\ubb38\uc5d0 \uc560\ud50c\ub9ac\ucf00\uc774\uc158 \ucf54\ub4dc\ub294 \uc678\ubd80 \ud50c\ub798\uc2dc\ub098 \uc678\ubd80 RAM\uc5d0 \ub450\ub294 \uac83\ubcf4\ub2e4 \ub0b4\ubd80 SRAM\uc5d0 \uc788\uc5b4\uc57c \ub354 \ube60\ub974\uac8c \uc561\uc138\uc2a4 \ubc0f \uc2e4\ud589\ud560 \uc218 \uc788\uc2b5\ub2c8\ub2e4. \ub0b4\ubd80 SRAM\uc774 \uc5f0\uacb0\ub41c STM32H7R/S\uc758 AXI \ubc84\uc2a4\ub294 \ucd5c\ub300 300MHz\uc758 \uc18d\ub3c4\ub85c \uc2e4\ud589\ub420 \uc218 \uc788\uc2b5\ub2c8\ub2e4. \ub610\ud55c \uc774 \uad6c\uc131\uc744 \uc774\uc6a9\ud558\uba74 \uc560\uc14b, \ud504\ub808\uc784 \ubc84\ud37c, \uc560\ud50c\ub9ac\ucf00\uc774\uc158\uc744 \uc11c\ub85c \ub2e4\ub978 3\uac1c\uc758 \uc704\uce58\uc5d0 \ubc30\uce58\ud560 \uc218 \uc788\uc73c\ubbc0\ub85c 3\uac1c\uc758 \uac1c\ubcc4 \ubc84\uc2a4\uc5d0 \ub300\uc5ed\ud3ed \ubd80\ud558\ub97c \ubd84\uc0b0\ud560 \uc218 \uc788\uc2b5\ub2c8\ub2e4."),(0,a.kt)(r.Z,{imageSource:"/img/development/scenarios/running-graphics-on-stm32h7r/lrun-intram-illustration.png",mdxType:"Figure"},"\ub0b4\ubd80 RAM\uc5d0 \uc560\ud50c\ub9ac\ucf00\uc774\uc158 \ucf54\ub4dc\uac00 \uc788\ub294 \uadf8\ub798\ud53d\uc6a9 LRUN \uc560\ud50c\ub9ac\ucf00\uc774\uc158\uc758 \uc774\ubbf8\uc9c0"),(0,a.kt)("h3",p({},{id:"\uc131\ub2a5-\ube44\uad50"}),"\uc131\ub2a5 \ube44\uad50"),(0,a.kt)("p",null,"\ub2e4\uc74c\uc740 \uac01\uac01 XiP\uc640 LRUN\uc744 \uc0ac\uc6a9\ud558\ub294 \ubcf5\uc7a1\ud55c GUI\uc758 \uc608\uc81c\uc785\ub2c8\ub2e4. LRUN \uc560\ud50c\ub9ac\ucf00\uc774\uc158\uc740 \ub0b4\ubd80 SRAM\uc5d0 \uc560\ud50c\ub9ac\ucf00\uc774\uc158 \ucf54\ub4dc\uac00 \uc788\uc2b5\ub2c8\ub2e4. \ube44\uad50\ub294 \ub2e4\uc591\ud55c \uad6c\uc131\uc774 MCU \ubd80\ud558\uc5d0 \uc5b4\ub5a4 \uc601\ud5a5\uc744 \ubbf8\uce58\ub294\uc9c0 \ubcf4\uc5ec\uc90d\ub2c8\ub2e4. \ub0b4\ubd80 SRAM\uc5d0 TouchGFX \ud504\ub808\uc784\uc6cc\ud06c\uc640 \uc560\ud50c\ub9ac\ucf00\uc774\uc158\uc744 \ubc30\uce58\ud558\uba74 \uc678\ubd80 RAM\uacfc \ud50c\ub798\uc2dc\ub97c \uac00\uc838\uc624\ub294 \uc8fc\uae30 \ud69f\uc218\uac00 \uac10\uc18c\ud558\uba70 \uc774\uc5d0 \ub530\ub77c MCU \ubd80\ud558\uac00 \ud6a8\uacfc\uc801\uc73c\ub85c \uc904\uc5b4\ub4ed\ub2c8\ub2e4.",(0,a.kt)("br",{parentName:"p"}),"\n","\ub370\ubaa8 \ucc38\uc870\ub294 STM32H7S78-DK\uc5d0\uc11c \uc2e4\ud589\ub418\ub294 \uae30\ubcf8 \ub370\ubaa8\uc785\ub2c8\ub2e4."),(0,a.kt)(r.Z,{imageSource:"/img/development/scenarios/running-graphics-on-stm32h7r/lrun-xip-comparison.png",mdxType:"Figure"},"LRUN \ubc0f XiP \uc560\ud50c\ub9ac\ucf00\uc774\uc158\uc758 MCU \ubd80\ud558 \ube44\uad50"),(0,a.kt)("p",null,"\uc774 \ube44\uad50\ub294 \uc560\ud50c\ub9ac\ucf00\uc774\uc158 \ucf54\ub4dc\uac00 \ub0b4\ubd80 SRAM\uc5d0 \ubc30\uce58\ub420 \uacbd\uc6b0 MCU \ubd80\ud558\uac00 \uc904\uc5b4\ub4e0\ub2e4\ub294 \uac83\uc744 \ubcf4\uc5ec\uc90d\ub2c8\ub2e4. XiP\uc5d0 \ube44\ud574 LRUN\uc744 \uc0ac\uc6a9\ud560 \ub54c MCU \ubd80\ud558\uac00 \uc57d 50% \uc904\uc5b4\ub4e4\uc5c8\uc2b5\ub2c8\ub2e4."),(0,a.kt)("p",null,"\uc774 \ube44\uad50\ub294 \uc560\ud50c\ub9ac\ucf00\uc774\uc158 \ucf54\ub4dc\uac00 \ub0b4\ubd80 SRAM\uc5d0 \ubc30\uce58\ub420 \ub54c MCU \ubd80\ud558\uac00 \ub300\ud3ed \uc904\uc5b4\ub4e0\ub2e4\ub294 \uac83\uc744 \ubcf4\uc5ec\uc90d\ub2c8\ub2e4. \uc774\ub294 \uc678\ubd80 RAM \ubc0f \ud50c\ub798\uc2dc\uc5d0 \ube44\ud574 \ub0b4\ubd80 SRAM\uc758 \uc561\uc138\uc2a4 \uc2dc\uac04\uc774 \ud6e8\uc52c \uc9e7\uae30 \ub54c\ubb38\uc785\ub2c8\ub2e4. \uc560\ud50c\ub9ac\ucf00\uc774\uc158 \ucf54\ub4dc\uac00 XiP\uc5d0 \uc788\uc744 \ub54c\uc5d0 \ube44\ud574 \ub0b4\ubd80 SRAM\uc5d0 \uc788\ub294 \uc0c1\ud0dc\uc5d0\uc11c LRUN\uc744 \uc0ac\uc6a9\ud560 \uacbd\uc6b0 MCU \ubd80\ud558\uac00 50% \uac10\uc18c\ud588\uc2b5\ub2c8\ub2e4. \uc560\ud50c\ub9ac\ucf00\uc774\uc158 \ucf54\ub4dc\uac00 \ub0b4\ubd80 SRAM\uc5d0 \uc800\uc7a5\ub41c \uc0c1\ud0dc\uc5d0\uc11c LRUN\uc744 \uc0ac\uc6a9\ud558\uba74 \ucd5c\uc0c1\uc758 \uc131\ub2a5\uc744 \uc5bb\uc744 \uc218 \uc788\uc2b5\ub2c8\ub2e4. \ud558\uc9c0\ub9cc \uc774 \uad6c\uc131\uc740 \uc560\ud50c\ub9ac\ucf00\uc774\uc158 \ucf54\ub4dc\uac00 \uc0ac\uc6a9 \uac00\ub2a5\ud55c \ub0b4\ubd80 SRAM\uc5d0 \uc801\ud569\ud55c \uacbd\uc6b0\uc5d0\ub9cc \uc2e4\ud604 \uac00\ub2a5\ud569\ub2c8\ub2e4."),(0,a.kt)("h2",p({},{id:"mpu-\uad6c\uc131"}),"MPU \uad6c\uc131"),(0,a.kt)("p",null,"\uba54\ubaa8\ub9ac \ubcf4\ud638 \uc7a5\uce58(MPU)\ub294 \uc758\ub3c4\uce58 \uc54a\uc740 \uba54\ubaa8\ub9ac \uc561\uc138\uc2a4 \ubc0f \uc2e4\ud589\uc73c\ub85c\ubd80\ud130 \uba54\ubaa8\ub9ac \uc601\uc5ed\uc744 \ubcf4\ud638\ud558\ub294 \ub370 \uc0ac\uc6a9\ub429\ub2c8\ub2e4.",(0,a.kt)("br",{parentName:"p"}),"\n","Arm\xae Cortex\xae-M7 \ud504\ub85c\uc138\uc11c\uc5d0\uc11c\ub294 \uc678\ubd80 \uba54\ubaa8\ub9ac\uc5d0\uc11c \uc218\ud589\ub420 \ub54c \uae34 \uc9c0\uc5f0 \uc2dc\uac04\uc774\ub098 \uc2dc\uc2a4\ud15c \uc624\ub958\uac00 \ubc1c\uc0dd\ud560 \uc218 \uc788\uc73c\ubbc0\ub85c \ucd94\uce21\uc131 \uc561\uc138\uc2a4\ub97c \ubc29\uc9c0\ud558\ub294 \uac83\uc774 \uc911\uc694\ud569\ub2c8\ub2e4. STM32H7R/S\uc758 \uacbd\uc6b0, \uc774\uac83\uc774 \uba54\ubaa8\ub9ac\uc5d0 \uc561\uc138\uc2a4\ud558\ub294 AXI \ub9c8\uc2a4\ud130\uc5d0 \uc601\ud5a5\uc744 \ubbf8\uce58\uba70 \uadf8\ub798\ud53d \uc131\ub2a5\ub3c4 \ud604\uc800\ud788 \uc800\ud558\uc2dc\ud0b5\ub2c8\ub2e4.",(0,a.kt)("br",{parentName:"p"}),"\n",'MPU\ub294 \uc561\uc138\uc2a4 \uac00\ub2a5\ud55c \uc8fc\uc18c \ubc94\uc704\ub97c \uc81c\uc5b4\ud568\uc73c\ub85c\uc368 \ucd94\uce21\uc131 \uc77d\uae30 \uc561\uc138\uc2a4\ub97c \ubc29\uc9c0\ud558\ub294 \ub370 \uc0ac\uc6a9\ub420 \uc218 \uc788\uc2b5\ub2c8\ub2e4. \uc774\ub97c \uc218\ud589\ud558\ub294 \uac00\uc7a5 \uc26c\uc6b4 \ubc29\ubc95\uc740 \uc804\uccb4 \uba54\ubaa8\ub9ac \uc601\uc5ed\uacfc \ud568\uaed8 \ubc31\uadf8\ub77c\uc6b4\ub4dc \uc601\uc5ed\uc744 \uc0ac\uc6a9\ud558\ub294 \uac83\uc785\ub2c8\ub2e4. \uc774\ub97c "strongly ordered, execute never"\ub85c \uc124\uc815\ud574 \uc561\uc138\uc2a4\ub97c \uc81c\ud55c\ud560 \uc218 \uc788\uc2b5\ub2c8\ub2e4.'),(0,a.kt)("p",null,"\ub2e4\ub978 \ubaa8\ub4e0 \uc601\uc5ed\uc774 \uc774 \uc601\uc5ed\ubcf4\ub2e4 \uc6b0\uc120\uc21c\uc704\uac00 \ub192\uc544\uc9c0\ubbc0\ub85c \ubc31\uadf8\ub77c\uc6b4\ub4dc \uc601\uc5ed\uc740 ID-1\uc778 \uae30\ubcf8 \uc601\uc5ed\uc5d0\uc11c \uc815\uc758\ub418\uc5b4\uc57c \ud569\ub2c8\ub2e4. \uadf8\ub7f0 \ub2e4\uc74c, \uac01\uac01\uc758 \uc124\uc815\uc744 \uac00\uc9c4 \ub2e4\ub978 MPU \uc601\uc5ed\uc774 \uc561\uc138\uc2a4\uac00 \ud544\uc694\ud55c \uba54\ubaa8\ub9ac \uc601\uc5ed\uc5d0 \ub300\ud574 \uc815\uc758\ub418\uc5b4\uc57c \ud569\ub2c8\ub2e4. STM32H7R/S\uc5d0\uc11c\ub294 \ucd5c\ub300 16\uac1c\uc758 \uc601\uc5ed\uc744 \uc815\uc758\ud560 \uc218 \uc788\uc2b5\ub2c8\ub2e4."),(0,a.kt)("p",null,"STM32H7S78 DK TBS\uc758 MPU \uad6c\uc131\uc774 \uc544\ub798\uc5d0 \uc0bd\uc785\ub418\uc5c8\uc2b5\ub2c8\ub2e4. \uc774 \uad6c\uc131\uc740 \ucc38\uc870\ub85c \uc0ac\uc6a9\ud560 \uc218 \uc788\uc2b5\ub2c8\ub2e4."),(0,a.kt)("table",null,(0,a.kt)("thead",{parentName:"table"},(0,a.kt)("tr",{parentName:"thead"},(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"\uc601\uc5ed 0")),(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"\ubaa8\ub450")),(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"\ucc38\uace0")))),(0,a.kt)("tbody",{parentName:"table"},(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),(0,a.kt)("em",{parentName:"td"},"\uc18d\uc131")),(0,a.kt)("td",p({parentName:"tr"},{align:null}),(0,a.kt)("em",{parentName:"td"},"\uac12")),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uc601\uc5ed \uae30\ubc18 \uc8fc\uc18c"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"0x0"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uc601\uc5ed \ud06c\uae30"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"4GB"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MCU\uc758 \uc804\uccb4 \uba54\ubaa8\ub9ac \uc601\uc5ed\uc744 \ud3ec\ud568")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \ud558\uc704 \uc601\uc5ed \ube44\ud65c\uc131\ud654"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"0x0"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU TEX \ud544\ub4dc \uc218\uc900"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"Level 0"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uc561\uc138\uc2a4 \uad8c\ud55c"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\uc77c\ubd80 \uc561\uc138\uc2a4\ub294 \ud5c8\uc6a9\ub418\uc9c0 \uc54a\uc74c"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\ubaa8\ub4e0 \uc561\uc138\uc2a4 \uc81c\ud55c")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uba85\ub839 \uc561\uc138\uc2a4"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\ube44\ud65c\uc131\ud654"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uacf5\uc720 \uac00\ub2a5\uc131 \uad8c\ud55c"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\ud65c\uc131\ud654"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uce90\uc2f1 \uac00\ub2a5\ud55c \uad8c\ud55c"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\ube44\ud65c\uc131\ud654"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \ubc84\ud37c\ub9c1 \uac00\ub2a5 \uad8c\ud55c"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\ube44\ud65c\uc131\ud654"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))))),(0,a.kt)("table",null,(0,a.kt)("thead",{parentName:"table"},(0,a.kt)("tr",{parentName:"thead"},(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"\uc601\uc5ed 1")),(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"\uc678\ubd80 \ud50c\ub798\uc2dc")),(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"\ucc38\uace0")))),(0,a.kt)("tbody",{parentName:"table"},(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),(0,a.kt)("em",{parentName:"td"},"\uc18d\uc131")),(0,a.kt)("td",p({parentName:"tr"},{align:null}),(0,a.kt)("em",{parentName:"td"},"\uac12")),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uc601\uc5ed \uae30\ubc18 \uc8fc\uc18c"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"0x70000000"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"XSPI2(\uc678\ubd80 \ud50c\ub798\uc2dc)\uc758 \uae30\ubcf8 \uc8fc\uc18c")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uc601\uc5ed \ud06c\uae30"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"128MB"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\ubcf4\ub4dc\uc758 128MBytes \uc678\ubd80 \ud50c\ub798\uc2dc")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \ud558\uc704 \uc601\uc5ed \ube44\ud65c\uc131\ud654"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"0x0"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU TEX \ud544\ub4dc \uc218\uc900"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"Level 1"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uc561\uc138\uc2a4 \uad8c\ud55c"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\ubaa8\ub4e0 \uc561\uc138\uc2a4 \ud5c8\uc6a9"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uba85\ub839 \uc561\uc138\uc2a4"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\ube44\ud65c\uc131\ud654"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uacf5\uc720 \uac00\ub2a5\uc131 \uad8c\ud55c"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\ube44\ud65c\uc131\ud654"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uce90\uc2f1 \uac00\ub2a5\ud55c \uad8c\ud55c"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\ud65c\uc131\ud654"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \ubc84\ud37c\ub9c1 \uac00\ub2a5 \uad8c\ud55c"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\ud65c\uc131\ud654"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))))),(0,a.kt)("table",null,(0,a.kt)("thead",{parentName:"table"},(0,a.kt)("tr",{parentName:"thead"},(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"\uc601\uc5ed 2")),(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"\uc678\ubd80 \ud50c\ub798\uc2dc")),(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"\ucc38\uace0")))),(0,a.kt)("tbody",{parentName:"table"},(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),(0,a.kt)("em",{parentName:"td"},"\uc18d\uc131")),(0,a.kt)("td",p({parentName:"tr"},{align:null}),(0,a.kt)("em",{parentName:"td"},"\uac12")),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uc601\uc5ed"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\ud65c\uc131\ud654\ub428"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uc601\uc5ed \uae30\ubc18 \uc8fc\uc18c"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"0x70000000"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"XSPI2(\uc678\ubd80 \ud50c\ub798\uc2dc)\uc758 \uae30\ubcf8 \uc8fc\uc18c")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uc601\uc5ed \ud06c\uae30"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"2MB"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\uc560\ud50c\ub9ac\ucf00\uc774\uc158 \ucf54\ub4dc\uac00 \ubc30\uce58\ub41c \uc678\ubd80 \ud50c\ub798\uc2dc\uc758 \uccab 2MB\uc5d0 \ub300\ud55c \uc18d\uc131\uc774 \ub36e\uc5b4\uc4f0\uae30\ub428")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \ud558\uc704 \uc601\uc5ed \ube44\ud65c\uc131\ud654"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"0x0"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU TEX \ud544\ub4dc \uc218\uc900"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"Level 1"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uc561\uc138\uc2a4 \uad8c\ud55c"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\ubaa8\ub4e0 \uc561\uc138\uc2a4 \ud5c8\uc6a9"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uba85\ub839 \uc561\uc138\uc2a4"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\ud65c\uc131\ud654"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uacf5\uc720 \uac00\ub2a5\uc131 \uad8c\ud55c"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\ube44\ud65c\uc131\ud654"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uce90\uc2f1 \uac00\ub2a5\ud55c \uad8c\ud55c"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\ud65c\uc131\ud654"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \ubc84\ud37c\ub9c1 \uac00\ub2a5 \uad8c\ud55c"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\ud65c\uc131\ud654"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))))),(0,a.kt)("table",null,(0,a.kt)("thead",{parentName:"table"},(0,a.kt)("tr",{parentName:"thead"},(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"\uc601\uc5ed 3")),(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"\uc678\ubd80 PSRAM")),(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"\ucc38\uace0")))),(0,a.kt)("tbody",{parentName:"table"},(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),(0,a.kt)("em",{parentName:"td"},"\uc18d\uc131")),(0,a.kt)("td",p({parentName:"tr"},{align:null}),(0,a.kt)("em",{parentName:"td"},"\uac12")),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uc601\uc5ed \uae30\ubc18 \uc8fc\uc18c"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"0x90000000"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"XSPI1(\uc678\ubd80 PSRAM)\uc758 \uae30\ubcf8 \uc8fc\uc18c")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uc601\uc5ed \ud06c\uae30"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"32MB"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\ubcf4\ub4dc\uc758 32MBytes \uc678\ubd80 PSRAM")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \ud558\uc704 \uc601\uc5ed \ube44\ud65c\uc131\ud654"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"0x0"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU TEX \ud544\ub4dc \uc218\uc900"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"Level 1"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uc561\uc138\uc2a4 \uad8c\ud55c"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\ubaa8\ub4e0 \uc561\uc138\uc2a4 \ud5c8\uc6a9"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uba85\ub839 \uc561\uc138\uc2a4"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\ube44\ud65c\uc131\ud654"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uacf5\uc720 \uac00\ub2a5\uc131 \uad8c\ud55c"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\ube44\ud65c\uc131\ud654"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uce90\uc2f1 \uac00\ub2a5\ud55c \uad8c\ud55c"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\ube44\ud65c\uc131\ud654"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \ubc84\ud37c\ub9c1 \uac00\ub2a5 \uad8c\ud55c"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\ube44\ud65c\uc131\ud654"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))))),(0,a.kt)("table",null,(0,a.kt)("thead",{parentName:"table"},(0,a.kt)("tr",{parentName:"thead"},(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"\uc601\uc5ed 4")),(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"DTCM")),(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"\ucc38\uace0")))),(0,a.kt)("tbody",{parentName:"table"},(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),(0,a.kt)("em",{parentName:"td"},"\uc18d\uc131")),(0,a.kt)("td",p({parentName:"tr"},{align:null}),(0,a.kt)("em",{parentName:"td"},"\uac12")),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uc601\uc5ed \uae30\ubc18 \uc8fc\uc18c"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"0x20000000"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"DTCM\uc758 \uae30\ubcf8 \uc8fc\uc18c")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uc601\uc5ed \ud06c\uae30"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"64kB"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\uae30\ubcf8 64kB\uc758 DTCM")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \ud558\uc704 \uc601\uc5ed \ube44\ud65c\uc131\ud654"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"0x0"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU TEX \ud544\ub4dc \uc218\uc900"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"Level 1"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uc561\uc138\uc2a4 \uad8c\ud55c"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\ubaa8\ub4e0 \uc561\uc138\uc2a4 \ud5c8\uc6a9"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uba85\ub839 \uc561\uc138\uc2a4"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\ube44\ud65c\uc131\ud654"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uacf5\uc720 \uac00\ub2a5\uc131 \uad8c\ud55c"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\ube44\ud65c\uc131\ud654"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uce90\uc2f1 \uac00\ub2a5\ud55c \uad8c\ud55c"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\ube44\ud65c\uc131\ud654"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\uc131\ub2a5 \ud5a5\uc0c1\uc744 \uc81c\uacf5\ud558\uc9c0 \uc54a\uc73c\ubbc0\ub85c DTCM\uc5d0\uc11c\uc758 \uce90\uc2f1 \ube44\ud65c\uc131\ud654")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \ubc84\ud37c\ub9c1 \uac00\ub2a5 \uad8c\ud55c"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\ube44\ud65c\uc131\ud654"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))))),(0,a.kt)("table",null,(0,a.kt)("thead",{parentName:"table"},(0,a.kt)("tr",{parentName:"thead"},(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"\uc601\uc5ed 5")),(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"SRAM")),(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"\ucc38\uace0")))),(0,a.kt)("tbody",{parentName:"table"},(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),(0,a.kt)("em",{parentName:"td"},"\uc18d\uc131")),(0,a.kt)("td",p({parentName:"tr"},{align:null}),(0,a.kt)("em",{parentName:"td"},"\uac12")),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uc601\uc5ed \uae30\ubc18 \uc8fc\uc18c"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"0x24000000"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"SRAM1\uc758 \uae30\ubcf8 \uc8fc\uc18c")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uc601\uc5ed \ud06c\uae30"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"512kB"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"SRAM1, SRAM2, SRAM3, SRAM4 \ud3ec\ud568")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \ud558\uc704 \uc601\uc5ed \ube44\ud65c\uc131\ud654"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"0x0"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU TEX \ud544\ub4dc \uc218\uc900"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"Level 1"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uc561\uc138\uc2a4 \uad8c\ud55c"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\ubaa8\ub4e0 \uc561\uc138\uc2a4 \ud5c8\uc6a9"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uba85\ub839 \uc561\uc138\uc2a4"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\ube44\ud65c\uc131\ud654"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uacf5\uc720 \uac00\ub2a5\uc131 \uad8c\ud55c"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\ud65c\uc131\ud654"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uce90\uc2f1 \uac00\ub2a5\ud55c \uad8c\ud55c"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\ud65c\uc131\ud654"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \ubc84\ud37c\ub9c1 \uac00\ub2a5 \uad8c\ud55c"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\ud65c\uc131\ud654"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))))),(0,a.kt)("table",null,(0,a.kt)("thead",{parentName:"table"},(0,a.kt)("tr",{parentName:"thead"},(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"\uc601\uc5ed 6")),(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"GPU2D \uba85\ub839 \ubaa9\ub85d")),(0,a.kt)("th",p({parentName:"tr"},{align:null}),(0,a.kt)("strong",{parentName:"th"},"\ucc38\uace0")))),(0,a.kt)("tbody",{parentName:"table"},(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),(0,a.kt)("em",{parentName:"td"},"\uc18d\uc131")),(0,a.kt)("td",p({parentName:"tr"},{align:null}),(0,a.kt)("em",{parentName:"td"},"\uac12")),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uc601\uc5ed \uae30\ubc18 \uc8fc\uc18c"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"0x2406e000"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\uc5ec\uae30\uc5d0 NeoChrom GPU \uba85\ub839 \ubaa9\ub85d\uc774 \ubc30\uce58\ub418\uc5b4 \uc788\uc74c")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uc601\uc5ed \ud06c\uae30"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"16kB"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"TouchGFX\ub97c \uc0ac\uc6a9\ud560 \ub54c NeoChrom GPU \uba85\ub839 \ubaa9\ub85d\uc758 \uae30\ubcf8 \ud06c\uae30(nema_hal.c\uc5d0 \uc815\uc758\ub428)")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \ud558\uc704 \uc601\uc5ed \ube44\ud65c\uc131\ud654"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"0x0"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU TEX \ud544\ub4dc \uc218\uc900"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"Level 0"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uc561\uc138\uc2a4 \uad8c\ud55c"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\ubaa8\ub4e0 \uc561\uc138\uc2a4 \ud5c8\uc6a9"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uba85\ub839 \uc561\uc138\uc2a4"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\ube44\ud65c\uc131\ud654"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uacf5\uc720 \uac00\ub2a5\uc131 \uad8c\ud55c"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\ud65c\uc131\ud654"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \uce90\uc2f1 \uac00\ub2a5\ud55c \uad8c\ud55c"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\ube44\ud65c\uc131\ud654"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\uba85\ub839 \ubaa9\ub85d\uc5d0\uc11c \uce90\uc2f1 \ube44\ud65c\uc131\ud654")),(0,a.kt)("tr",{parentName:"tbody"},(0,a.kt)("td",p({parentName:"tr"},{align:null}),"MPU \ubc84\ud37c\ub9c1 \uac00\ub2a5 \uad8c\ud55c"),(0,a.kt)("td",p({parentName:"tr"},{align:null}),"\ud65c\uc131\ud654"),(0,a.kt)("td",p({parentName:"tr"},{align:null}))))),(0,a.kt)("p",null,"\uc77c\ubc18\uc801\uc778 \uadf8\ub798\ud53d\ubcc4 MPU \uad6c\uc131 \ud301\uc5d0 \ub300\ud574\uc11c\ub294 ",(0,a.kt)("a",p({parentName:"p"},{href:"https://www.st.com/resource/en/application_note/an4861-introduction-to-lcdtft-display-controller-ltdc-on-stm32-mcus-stmicroelectronics.pdf"}),"LTDC \uc560\ud50c\ub9ac\ucf00\uc774\uc158 \ub178\ud2b8"),'\uc758 \ucc55\ud130 5.6.2: "\uba54\ubaa8\ub9ac \ubcf4\ud638 \uc7a5\uce58(MPU) \uad6c\uc131"\uc744 \ucc38\uc870\ud558\uc138\uc694.'),(0,a.kt)("p",null,"\uc790\uc138\ud55c \ub0b4\uc6a9\uc740 ",(0,a.kt)("a",p({parentName:"p"},{href:"https://www.st.com/resource/en/application_note/an4838-introduction-to-memory-protection-unit-management-on-stm32-mcus-stmicroelectronics.pdf"}),"MPU \uc560\ud50c\ub9ac\ucf00\uc774\uc158 \ub178\ud2b8"),'\ub97c \ucc38\uc870\ud558\uc138\uc694. \ud2b9\ud788 \ucc55\ud130 3: "Cortex-M0+/M3/M4/M7 \uba54\ubaa8\ub9ac \uc720\ud615, \ub4f1\ub85d \ubc0f \uc18d\uc131" \ubc0f \ucc55\ud130 6: "Armv6 \ubc0f Armv7 \uc544\ud0a4\ud14d\ucc98\uc5d0\uc11c STM32Cube HAL\uc744 \uc774\uc6a9\ud55c MPU \uc124\uc815 \uc608\uc2dc"\ub97c \uc8fc\uc758 \uae4a\uac8c \uc0b4\ud3b4\ubcf4\uc138\uc694.'),(0,a.kt)(l.Z,{mdxType:"FurtherReading"},(0,a.kt)("ul",null,(0,a.kt)("li",{parentName:"ul"},(0,a.kt)("a",p({parentName:"li"},{href:"https://www.st.com/resource/en/application_note/an4861-introduction-to-lcdtft-display-controller-ltdc-on-stm32-mcus-stmicroelectronics.pdf"}),"AN4861: Introduction to LCD-TFT display controller (LTDC) on STM32 MCUs")),(0,a.kt)("li",{parentName:"ul"},(0,a.kt)("a",p({parentName:"li"},{href:"https://www.st.com/resource/en/application_note/an4838-introduction-to-memory-protection-unit-management-on-stm32-mcus-stmicroelectronics.pdf"}),"AN4838: STM32 MCU\uc5d0\uc11c\uc758 \uba54\ubaa8\ub9ac \ubcf4\ud638 \uc7a5\uce58 \uad00\ub9ac \uc18c\uac1c")))),(0,a.kt)("h2",p({},{id:"\ub514\ubc84\uae45"}),"\ub514\ubc84\uae45"),(0,a.kt)("p",null,"STM32CubeIDE\uc5d0\uc11c STM32H7R/S\ub97c \ub514\ubc84\uae45\ud558\ub294 \uac83\uc5d0 \ub300\ud55c \ub2e4\uc74c \uac00\uc774\ub4dc\ub294 TouchGFX Designer\uc5d0\uc11c \uc81c\uacf5\ub418\ub294 TBS\uc758 readme\uc5d0\uc11c \ud655\uc778\ud560 \uc218 \uc788\uc2b5\ub2c8\ub2e4."),(0,a.kt)("p",null,"STM32H7S78-DK\uc5d0 \ub300\ud55c TBS\uc758 \ubd80\ud2b8\ub85c\ub354\uc640 \uc560\ud50c\ub9ac\ucf00\uc774\uc158 \uad6c\uc870\ub85c \uc778\ud574 IDE\uc758 \ucf54\ub4dc\ub97c \ub514\ubc84\uae45\ud558\ub294 \uac83\uc740 \ubcf5\uc7a1\ud55c \uc77c\uc77c \uc218 \uc788\uc2b5\ub2c8\ub2e4. STM32CubeIDE\uc758 TouchGFX \uc560\ud50c\ub9ac\ucf00\uc774\uc158 \ucf54\ub4dc\uc758 \ub2e8\uacc4\ub97c \uc0b4\ud3b4\ubcf4\ub824\uba74 \ub2e4\uc74c \ub2e8\uacc4\ub97c \ub530\ub974\uc138\uc694:"),(0,a.kt)("ol",null,(0,a.kt)("li",{parentName:"ol"},"TouchGFX Designer\uc5d0\uc11c \ucf54\ub4dc \uc0dd\uc131"),(0,a.kt)("li",{parentName:"ol"},"STM32CubeIDE\uc5d0\uc11c \ud504\ub85c\uc81d\ud2b8\ub97c \uc5fd\ub2c8\ub2e4."),(0,a.kt)("li",{parentName:"ol"},"\ubd80\ud2b8 \ud504\ub85c\uc81d\ud2b8\uc5d0 \ub300\ud55c \ub514\ubc84\uadf8 \uc138\uc158\uc744 \uc2dc\uc791\ud569\ub2c8\ub2e4."),(0,a.kt)("li",{parentName:"ol"},"\ucef4\ud30c\uc77c \ubc0f \ud50c\ub798\uc2f1\uc774 \uc644\ub8cc\ub420 \ub54c\uae4c\uc9c0 \uae30\ub2e4\ub9bd\ub2c8\ub2e4."),(0,a.kt)("li",{parentName:"ol"},"\ub514\ubc84\uadf8 \uc138\uc158\uc744 \uc885\ub8cc\ud569\ub2c8\ub2e4(Ctrl + F2)."),(0,a.kt)("li",{parentName:"ol"},"Appli \ud504\ub85c\uc81d\ud2b8\uc5d0 \ub300\ud55c \ub514\ubc84\uadf8 \uc138\uc158\uc744 \uc2dc\uc791\ud569\ub2c8\ub2e4."),(0,a.kt)("li",{parentName:"ol"},"\ucef4\ud30c\uc77c \ubc0f \ud50c\ub798\uc2f1\uc774 \uc644\ub8cc\ub420 \ub54c\uae4c\uc9c0 \uae30\ub2e4\ub9bd\ub2c8\ub2e4."),(0,a.kt)("li",{parentName:"ol"},"Resume(F8)\uc744 \ud074\ub9ad\ud569\ub2c8\ub2e4."),(0,a.kt)("li",{parentName:"ol"},"STM32H7S78-DK \ubcf4\ub4dc\uc5d0\uc11c \uac80\uc740\uc0c9 NRST \ubc84\ud2bc\uc744 \ub204\ub985\ub2c8\ub2e4."),(0,a.kt)("li",{parentName:"ol"},"\uc560\ud50c\ub9ac\ucf00\uc774\uc158\uc740 \uc774\uc81c Appli \ud504\ub85c\uc81d\ud2b8\uc758 \uccab \ubc88\uc9f8 main() \uc904\uc758 \uc911\ub2e8\uc810\uc5d0 \uc788\uc2b5\ub2c8\ub2e4. \uadf8\ub807\uc9c0 \uc54a\ub2e4\uba74 Resume(F8)\uc744 \ud55c \ubc88 \ub354 \ub204\ub974\uc138\uc694."),(0,a.kt)("li",{parentName:"ol"},"Resume(F8) \ub610\ub294 Step Over(F6)\ub97c \ud074\ub9ad\ud574 \uacc4\uc18d\ud569\ub2c8\ub2e4.")),(0,a.kt)("p",null,"\ub514\ubc84\uae45\uc5d0 \ub300\ud55c \uc790\uc138\ud55c \ub0b4\uc6a9\uc740 ",(0,a.kt)("a",p({parentName:"p"},{href:"https://wiki.stmicroelectronics.cn/stm32mcu/wiki/Security:How_to_start_with_DA_access_on_STM32H7RS"}),"STM32H7RS\uc5d0\uc11c DA \uc561\uc138\uc2a4\ub97c \uc2dc\uc791\ud558\ub294 \ubc29\ubc95"),"\uc5d0 \ub300\ud55c wiki \ud398\uc774\uc9c0\ub97c \ucc38\uc870\ud558\uc138\uc694."),(0,a.kt)(l.Z,{mdxType:"FurtherReading"},(0,a.kt)("p",null,(0,a.kt)("a",p({parentName:"p"},{href:"https://wiki.stmicroelectronics.cn/stm32mcu/wiki/Security:How_to_start_with_DA_access_on_STM32H7RS"}),"STM32H7RS\uc5d0\uc11c DA \uc561\uc138\uc2a4\ub97c \uc2dc\uc791\ud558\ub294 \ubc29\ubc95"))),(0,a.kt)("h2",p({},{id:"\uadf8\ub798\ud53d-\uc560\ud50c\ub9ac\ucf00\uc774\uc158\uc5d0-\ub300\ud55c-\uacb0\ub860-\ubc0f-\uc77c\ubc18\uc801\uc778-\uad8c\uc7a5-\uc0ac\ud56d"}),"\uadf8\ub798\ud53d \uc560\ud50c\ub9ac\ucf00\uc774\uc158\uc5d0 \ub300\ud55c \uacb0\ub860 \ubc0f \uc77c\ubc18\uc801\uc778 \uad8c\uc7a5 \uc0ac\ud56d"),(0,a.kt)("p",null,"\uc704\uc5d0 \uc124\uba85\ub41c \ubc14\uc640 \uac19\uc774 STM32H7R/S\uc6a9 \uadf8\ub798\ud53d \uc560\ud50c\ub9ac\ucf00\uc774\uc158\uc744 \uac1c\ubc1c\ud560 \ub54c \uace0\ub824\ud574\uc57c \ud560 \uba87 \uac00\uc9c0 \uc0ac\ud56d\uc774 \uc788\uc2b5\ub2c8\ub2e4. \ud558\uc9c0\ub9cc \uc774\ub7ec\ud55c \uace0\ub824 \uc0ac\ud56d\uc744 \uc5fc\ub450\uc5d0 \ub450\uace0 \uc791\uc5c5\ud55c\ub2e4\uba74 \ube60\ub978 CPU\uc640 \uac15\ub825\ud55c GPU2D\ub97c \ud1b5\ud574 \uc6b0\uc218\ud55c \uadf8\ub798\ud53d \uc131\ub2a5\uc744 \ub2ec\uc131\ud560 \uc218 \uc788\uc2b5\ub2c8\ub2e4."),(0,a.kt)("p",null,"\uc6b0\uc120, \uc678\ubd80 \uba54\ubaa8\ub9ac \ubc84\uc2a4\uc758 \ub300\uc5ed\ud3ed\uc744 \uc778\uc9c0\ud558\ub294 \uac83\uc774 \ub9e4\uc6b0 \uc911\uc694\ud569\ub2c8\ub2e4. \uc774\ub294 \uc678\ubd80 RAM \ubc0f \ud50c\ub798\uc2dc\uc640 \ud568\uaed8 \uc0ac\uc6a9\ub418\ub294 \ubaa8\ub4e0 MCU\uc5d0 \uc801\uc6a9\ub418\uc9c0\ub9cc, STM32H7R/S\uc758 \ubd80\ud2b8\ud50c\ub798\uc2dc \uad6c\uc870\ub85c \uc778\ud574 \ud2b9\ud788 \uc911\uc694\ud55c \uace0\ub824 \uc0ac\ud56d\uc785\ub2c8\ub2e4."),(0,a.kt)("p",null,"\uc911\uc694\ud55c \uba85\ub839\uacfc \ub370\uc774\ud130\ub97c ITCM \ubc0f DTCM \uba54\ubaa8\ub9ac\uc5d0 \ubc30\uce58\ud558\uba74 \uc131\ub2a5\uc744 \uc0c1\ub2f9\ud788 \ud5a5\uc0c1\ud560 \uc218 \uc788\uc2b5\ub2c8\ub2e4."),(0,a.kt)("p",null,"Arm\xae Cortex\xae-M7 \ud504\ub85c\uc138\uc11c\uc5d0 L1 \uba85\ub839\uacfc \ub370\uc774\ud130 \uce90\uc2dc\ub97c \ud1b5\ud569\ud558\ub294 \uac83\uc744 \ud1b5\ud574\uc11c\ub3c4 \uc131\ub2a5\uc744 \ud5a5\uc0c1\ud560 \uc218 \uc788\uc2b5\ub2c8\ub2e4."),(0,a.kt)("p",null,"\uc560\ud50c\ub9ac\ucf00\uc774\uc158 \uc694\uad6c \uc0ac\ud56d\uc5d0 \ub530\ub77c XiP \ub610\ub294 LRUN \uc911\uc5d0\uc11c \uc120\ud0dd\ud574\uc11c \uc2e4\ud589\ud558\ub418 \uba54\ubaa8\ub9ac \ub300\uc5ed\ud3ed\uc5d0 \uc720\uc758\ud574\uc57c \ud55c\ub2e4\ub294 \uc810\uc744 \uae30\uc5b5\ud558\uc138\uc694. \uc560\ud50c\ub9ac\ucf00\uc774\uc158 \ucf54\ub4dc\uac00 \ub0b4\ubd80 SRAM\uc5d0 \uc801\ud569\ud558\ub2e4\uba74, LRUN\uc774 \ucd5c\uc0c1\uc758 \uc131\ub2a5\uc744 \uc81c\uacf5\ud560 \uac83\uc785\ub2c8\ub2e4."),(0,a.kt)("p",null,"\ucd94\uce21\uc131 \uc77d\uae30 \uc561\uc138\uc2a4\ub294 \uc7a0\uc7ac\uc801\uc73c\ub85c \uc131\ub2a5\uc744 \ub300\ud3ed \uc800\ud558\uc2dc\ud0ac \uc218 \uc788\uc73c\ubbc0\ub85c \ud53c\ud574\uc57c \ud569\ub2c8\ub2e4. \uc774\ub294 \ubaa8\ub4e0 \uba54\ubaa8\ub9ac \uc601\uc5ed\uc5d0 \uc801\ud569\ud55c MPU \uad6c\uc131\uc744 \uc801\uc6a9\ud558\ub294 \uac83\uc744 \ud1b5\ud574 \uc218\ud589\ud560 \uc218 \uc788\uc2b5\ub2c8\ub2e4."))}c.isMDXComponent=!0}}]);