# Digital Systems Lab Report

This repository contains a PDF report for laboratory work in Digital Systems.  
The report includes exercises on **logic gates, combinational circuits, flip-flops, counters, and registers** with schematics, truth tables, and simulations.

## Table of Contents

### Lab 1: Basic Logic Gates
- 1.1 Schematics  
- 1.2 Combined Truth Table  
- 1.3 Simulation  

### Lab 2: Combinational Circuits and Flip-Flops
- 2.1 Adder  
  - 2.1.1 Half Adder  
  - 2.1.2 Full Adder  
- 2.2 Subtractor  
  - 2.2.1 Half Subtractor  
  - 2.2.2 Full Subtractor  
- 2.3 Comparator  
  - 2.3.1 Schematics  
  - 2.3.2 Truth Table  
  - 2.3.3 Simulation  
- 2.4 Multiplexer 4:1  
  - 2.4.1 Schematics  
  - 2.4.2 Truth Table (case study)  
  - 2.4.3 Simulation  
- 2.5 Demultiplexer 1:4  
  - 2.5.1 Schematics  
  - 2.5.2 Truth Table  
  - 2.5.3 Simulation  
- 2.6 Decoder 2:4  
  - 2.6.1 Schematics  
  - 2.6.2 State Table  
  - 2.6.3 Simulation  
- 2.7 RS Flip-Flop  
  - 2.7.1 Schematics  
  - 2.7.2 Truth Table  
  - 2.7.3 Simulation  
- 2.8 JK Flip-Flop  
  - 2.8.1 Schematics  
  - 2.8.2 Truth Table  
  - 2.8.3 Simulation  

### Lab 3: Counters and Registers
- 3.1 Asynchronous Counter modulo-16 (based on JK Flip-Flops)  
  - 3.1.1 Schematics  
  - 3.1.2 State Table  
  - 3.1.3 Simulation  
- 3.2 Synchronous Counter modulo-4 (based on D Flip-Flops)  
  - 3.2.1 Schematics  
  - 3.2.2 State Table  
  - 3.2.3 Simulation  
- 3.3 Shift Register  
  - 3.3.1 Schematics  
  - 3.3.2 State Table  
  - 3.3.3 Simulation  

---

ðŸ“„ For detailed explanations and diagrams, please check the included **PDF report**.














ðŸ“„ Full explanations, state tables, and simulations are included

