$comment
	File created using the following command:
		vcd file UART_RX.msim.vcd -direction
$end
$date
	Fri Mar 16 11:03:31 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module UART_RX_vlg_vec_tst $end
$var reg 1 ! CLOCK_50 $end
$var reg 1 " GPIO_1 [1:1] $end
$var reg 1 # KEY [0:0] $end
$var wire 1 $ HEX0 [6] $end
$var wire 1 % HEX0 [5] $end
$var wire 1 & HEX0 [4] $end
$var wire 1 ' HEX0 [3] $end
$var wire 1 ( HEX0 [2] $end
$var wire 1 ) HEX0 [1] $end
$var wire 1 * HEX0 [0] $end
$var wire 1 + HEX1 [6] $end
$var wire 1 , HEX1 [5] $end
$var wire 1 - HEX1 [4] $end
$var wire 1 . HEX1 [3] $end
$var wire 1 / HEX1 [2] $end
$var wire 1 0 HEX1 [1] $end
$var wire 1 1 HEX1 [0] $end
$var wire 1 2 LEDR [0] $end
$var wire 1 3 sampler $end
$scope module i1 $end
$var wire 1 4 gnd $end
$var wire 1 5 vcc $end
$var wire 1 6 unknown $end
$var tri1 1 7 devclrn $end
$var tri1 1 8 devpor $end
$var tri1 1 9 devoe $end
$var wire 1 : inst2|clks_por_bit[2]~15_combout $end
$var wire 1 ; inst2|clks_por_bit[4]~19_combout $end
$var wire 1 < inst9|count[3]~0_combout $end
$var wire 1 = inst9|Add0~0_combout $end
$var wire 1 > CLOCK_50~combout $end
$var wire 1 ? inst2|tick~clkctrl_outclk $end
$var wire 1 @ CLOCK_50~clkctrl_outclk $end
$var wire 1 A inst|shiftreg[2]~0_combout $end
$var wire 1 B inst9|Selector1~0_combout $end
$var wire 1 C inst9|Selector1~1_combout $end
$var wire 1 D inst9|state.start_bit~regout $end
$var wire 1 E inst9|Selector0~0_combout $end
$var wire 1 F inst9|Selector0~1_combout $end
$var wire 1 G inst9|Selector0~2_combout $end
$var wire 1 H inst9|state.idle~regout $end
$var wire 1 I inst9|isrunning_o~0_combout $end
$var wire 1 J inst2|clks_por_bit[0]~11_combout $end
$var wire 1 K inst2|clks_por_bit[1]~14 $end
$var wire 1 L inst2|clks_por_bit[2]~16 $end
$var wire 1 M inst2|clks_por_bit[3]~17_combout $end
$var wire 1 N inst2|clks_por_bit[3]~18 $end
$var wire 1 O inst2|clks_por_bit[4]~20 $end
$var wire 1 P inst2|clks_por_bit[5]~22 $end
$var wire 1 Q inst2|clks_por_bit[6]~23_combout $end
$var wire 1 R inst2|clks_por_bit[6]~24 $end
$var wire 1 S inst2|clks_por_bit[7]~25_combout $end
$var wire 1 T inst2|clks_por_bit[7]~26 $end
$var wire 1 U inst2|clks_por_bit[8]~27_combout $end
$var wire 1 V inst2|clks_por_bit[8]~28 $end
$var wire 1 W inst2|clks_por_bit[9]~30 $end
$var wire 1 X inst2|clks_por_bit[10]~31_combout $end
$var wire 1 Y inst2|clks_por_bit[9]~29_combout $end
$var wire 1 Z inst2|next_tick~4_combout $end
$var wire 1 [ inst2|clks_por_bit[5]~21_combout $end
$var wire 1 \ inst2|next_tick~1_combout $end
$var wire 1 ] inst2|next_tick~3_combout $end
$var wire 1 ^ inst2|next_tick~6_combout $end
$var wire 1 _ inst2|clks_por_bit[0]~12 $end
$var wire 1 ` inst2|clks_por_bit[1]~13_combout $end
$var wire 1 a inst2|LessThan1~0_combout $end
$var wire 1 b inst2|next_tick~0_combout $end
$var wire 1 c inst2|next_tick~2_combout $end
$var wire 1 d inst2|next_tick~5_combout $end
$var wire 1 e inst2|tick~regout $end
$var wire 1 f inst9|Selector3~1_combout $end
$var wire 1 g inst9|Selector2~0_combout $end
$var wire 1 h inst9|count[3]~2_combout $end
$var wire 1 i inst9|count[3]~1_combout $end
$var wire 1 j inst9|count[3]~3_combout $end
$var wire 1 k inst9|count[0]~6_combout $end
$var wire 1 l inst9|count[1]~5_combout $end
$var wire 1 m inst9|Add0~1_combout $end
$var wire 1 n inst9|count[2]~4_combout $end
$var wire 1 o inst9|Equal0~0_combout $end
$var wire 1 p inst9|Selector2~1_combout $end
$var wire 1 q inst9|state.data_bits~regout $end
$var wire 1 r inst9|Selector3~0_combout $end
$var wire 1 s inst9|Selector3~2_combout $end
$var wire 1 t inst9|state.stop_bit~regout $end
$var wire 1 u inst9|Selector4~0_combout $end
$var wire 1 v inst9|state.check_save~regout $end
$var wire 1 w inst3|reg[9]~feeder_combout $end
$var wire 1 x inst3|reg[8]~feeder_combout $end
$var wire 1 y inst3|next_reg[7]~feeder_combout $end
$var wire 1 z inst3|reg[7]~feeder_combout $end
$var wire 1 { inst3|next_reg[6]~feeder_combout $end
$var wire 1 | inst3|reg[6]~feeder_combout $end
$var wire 1 } inst3|reg[5]~feeder_combout $end
$var wire 1 ~ inst3|next_reg[4]~feeder_combout $end
$var wire 1 !! inst3|reg[4]~feeder_combout $end
$var wire 1 "! inst3|reg[3]~feeder_combout $end
$var wire 1 #! inst3|next_reg[2]~feeder_combout $end
$var wire 1 $! inst3|reg[2]~feeder_combout $end
$var wire 1 %! inst3|buf[1]~1_combout $end
$var wire 1 &! inst3|buf[3]~3_combout $end
$var wire 1 '! inst3|buf[2]~2_combout $end
$var wire 1 (! inst3|buf[0]~0_combout $end
$var wire 1 )! inst6|Mux0~0_combout $end
$var wire 1 *! inst6|Mux1~0_combout $end
$var wire 1 +! inst6|Mux2~0_combout $end
$var wire 1 ,! inst6|Mux3~0_combout $end
$var wire 1 -! inst6|Mux4~0_combout $end
$var wire 1 .! inst6|Mux5~0_combout $end
$var wire 1 /! inst6|Mux6~0_combout $end
$var wire 1 0! inst3|buf[4]~4_combout $end
$var wire 1 1! inst3|buf[7]~7_combout $end
$var wire 1 2! inst3|buf[6]~6_combout $end
$var wire 1 3! inst3|buf[5]~5_combout $end
$var wire 1 4! inst4|Mux0~0_combout $end
$var wire 1 5! inst4|Mux1~0_combout $end
$var wire 1 6! inst4|Mux2~0_combout $end
$var wire 1 7! inst4|Mux3~0_combout $end
$var wire 1 8! inst4|Mux4~0_combout $end
$var wire 1 9! inst4|Mux5~0_combout $end
$var wire 1 :! inst4|Mux6~0_combout $end
$var wire 1 ;! GPIO_1~combout [1] $end
$var wire 1 <! inst9|count [3] $end
$var wire 1 =! inst9|count [2] $end
$var wire 1 >! inst9|count [1] $end
$var wire 1 ?! inst9|count [0] $end
$var wire 1 @! inst3|next_reg [9] $end
$var wire 1 A! inst3|next_reg [8] $end
$var wire 1 B! inst3|next_reg [7] $end
$var wire 1 C! inst3|next_reg [6] $end
$var wire 1 D! inst3|next_reg [5] $end
$var wire 1 E! inst3|next_reg [4] $end
$var wire 1 F! inst3|next_reg [3] $end
$var wire 1 G! inst3|next_reg [2] $end
$var wire 1 H! inst3|next_reg [1] $end
$var wire 1 I! inst3|next_reg [0] $end
$var wire 1 J! KEY~combout [0] $end
$var wire 1 K! inst|shiftreg [2] $end
$var wire 1 L! inst|shiftreg [1] $end
$var wire 1 M! inst|shiftreg [0] $end
$var wire 1 N! inst3|buf [7] $end
$var wire 1 O! inst3|buf [6] $end
$var wire 1 P! inst3|buf [5] $end
$var wire 1 Q! inst3|buf [4] $end
$var wire 1 R! inst3|buf [3] $end
$var wire 1 S! inst3|buf [2] $end
$var wire 1 T! inst3|buf [1] $end
$var wire 1 U! inst3|buf [0] $end
$var wire 1 V! inst3|reg [9] $end
$var wire 1 W! inst3|reg [8] $end
$var wire 1 X! inst3|reg [7] $end
$var wire 1 Y! inst3|reg [6] $end
$var wire 1 Z! inst3|reg [5] $end
$var wire 1 [! inst3|reg [4] $end
$var wire 1 \! inst3|reg [3] $end
$var wire 1 ]! inst3|reg [2] $end
$var wire 1 ^! inst3|reg [1] $end
$var wire 1 _! inst3|reg [0] $end
$var wire 1 `! inst2|clks_por_bit [10] $end
$var wire 1 a! inst2|clks_por_bit [9] $end
$var wire 1 b! inst2|clks_por_bit [8] $end
$var wire 1 c! inst2|clks_por_bit [7] $end
$var wire 1 d! inst2|clks_por_bit [6] $end
$var wire 1 e! inst2|clks_por_bit [5] $end
$var wire 1 f! inst2|clks_por_bit [4] $end
$var wire 1 g! inst2|clks_por_bit [3] $end
$var wire 1 h! inst2|clks_por_bit [2] $end
$var wire 1 i! inst2|clks_por_bit [1] $end
$var wire 1 j! inst2|clks_por_bit [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
b0 #
0*
0)
0(
0'
0&
0%
1$
11
10
1/
1.
1-
1,
1+
02
x3
04
15
x6
17
18
19
0:
0;
1<
0=
0>
0?
0@
1A
0B
0C
0D
0E
1F
0G
0H
0I
1J
1K
0L
0M
1N
0O
1P
0Q
0R
0S
1T
0U
0V
1W
0X
0Y
1Z
0[
1\
1]
0^
0_
0`
1a
1b
1c
0d
0e
1f
0g
1h
0i
1j
0k
0l
0m
0n
1o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
1%!
1&!
1'!
1(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
10!
11!
12!
13!
04!
05!
06!
07!
08!
09!
0:!
0;!
0?!
0>!
0=!
0<!
zI!
0H!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0J!
0M!
0L!
0K!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
z_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0c!
0b!
0a!
0`!
$end
#5000
1!
1>
1@
03
#10000
0!
0>
0@
13
#15000
1!
1>
1@
03
#20000
0!
0>
0@
13
#25000
1!
1>
1@
03
#30000
0!
0>
0@
13
#35000
1!
1>
1@
03
#40000
0!
0>
0@
13
#45000
1!
1>
1@
03
#50000
0!
0>
0@
13
#55000
1!
1>
1@
03
#60000
0!
0>
0@
13
#65000
1!
1>
1@
03
#70000
0!
0>
0@
13
#75000
1!
1>
1@
03
#80000
0!
0>
0@
13
#85000
1!
1>
1@
03
#90000
0!
0>
0@
13
#95000
1!
1>
1@
03
#100000
0!
0>
0@
13
#105000
1!
1>
1@
03
#110000
0!
0>
0@
13
#115000
1!
1>
1@
03
#120000
0!
0>
0@
13
#125000
1!
1>
1@
03
#130000
0!
0>
0@
13
#135000
1!
1>
1@
03
#140000
0!
0>
0@
13
#145000
1!
1>
1@
03
#150000
0!
0>
0@
13
#155000
1!
1>
1@
03
#160000
0!
0>
0@
13
#165000
1!
1>
1@
03
#170000
0!
0>
0@
13
#175000
1!
1>
1@
03
#180000
0!
0>
0@
13
#185000
1!
1>
1@
03
#190000
0!
0>
0@
13
#195000
1!
1>
1@
03
#200000
0!
0>
0@
13
#205000
1!
1>
1@
03
#210000
0!
0>
0@
13
#215000
1!
1>
1@
03
#220000
0!
0>
0@
13
#225000
1!
1>
1@
03
#230000
0!
0>
0@
13
#235000
1!
1>
1@
03
#240000
0!
0>
0@
13
#245000
1!
1>
1@
03
#250000
0!
0>
0@
13
#255000
1!
1>
1@
03
#260000
0!
0>
0@
13
#265000
1!
1>
1@
03
#270000
0!
0>
0@
13
#275000
1!
1>
1@
03
#280000
0!
0>
0@
13
#285000
1!
1>
1@
03
#290000
0!
0>
0@
13
#295000
1!
1>
1@
03
#300000
0!
0>
0@
13
#305000
1!
1>
1@
03
#310000
0!
0>
0@
13
#315000
1!
1>
1@
03
#320000
0!
0>
0@
13
#325000
1!
1>
1@
03
#330000
0!
0>
0@
13
#335000
1!
1>
1@
03
#340000
0!
0>
0@
13
#345000
1!
1>
1@
03
#350000
0!
0>
0@
13
#355000
1!
1>
1@
03
#360000
0!
0>
0@
13
#365000
1!
1>
1@
03
#370000
0!
0>
0@
13
#375000
1!
1>
1@
03
#380000
0!
0>
0@
13
#385000
1!
1>
1@
03
#390000
0!
0>
0@
13
#395000
1!
1>
1@
03
#400000
0!
0>
0@
13
#405000
1!
1>
1@
03
#410000
0!
0>
0@
13
#415000
1!
1>
1@
03
#420000
0!
0>
0@
13
#425000
1!
1>
1@
03
#430000
0!
0>
0@
13
#435000
1!
1>
1@
03
#440000
0!
0>
0@
13
#445000
1!
1>
1@
03
#450000
0!
0>
0@
13
#455000
1!
1>
1@
03
#460000
0!
0>
0@
13
#465000
1!
1>
1@
03
#470000
0!
0>
0@
13
#475000
1!
1>
1@
03
#480000
0!
0>
0@
13
#485000
1!
1>
1@
03
#490000
0!
0>
0@
13
#495000
1!
1>
1@
03
#500000
0!
0>
0@
13
#505000
1!
1>
1@
03
#510000
0!
0>
0@
13
#515000
1!
1>
1@
03
#520000
0!
0>
0@
13
#525000
1!
1>
1@
03
#530000
0!
0>
0@
13
#535000
1!
1>
1@
03
#540000
0!
0>
0@
13
#545000
1!
1>
1@
03
#550000
0!
0>
0@
13
#555000
1!
1>
1@
03
#560000
0!
0>
0@
13
#565000
1!
1>
1@
03
#570000
0!
0>
0@
13
#575000
1!
1>
1@
03
#580000
0!
0>
0@
13
#585000
1!
1>
1@
03
#590000
0!
0>
0@
13
#595000
1!
1>
1@
03
#600000
0!
0>
0@
13
#605000
1!
1>
1@
03
#610000
0!
0>
0@
13
#615000
1!
1>
1@
03
#620000
0!
0>
0@
13
#625000
1!
1>
1@
03
#630000
0!
0>
0@
13
#635000
1!
1>
1@
03
#640000
0!
0>
0@
13
#645000
1!
1>
1@
03
#650000
0!
0>
0@
13
#655000
1!
1>
1@
03
#660000
0!
0>
0@
13
#665000
1!
1>
1@
03
#670000
0!
0>
0@
13
#675000
1!
1>
1@
03
#680000
0!
0>
0@
13
#685000
1!
1>
1@
03
#690000
0!
0>
0@
13
#695000
1!
1>
1@
03
#700000
0!
0>
0@
13
#705000
1!
1>
1@
03
#710000
0!
0>
0@
13
#715000
1!
1>
1@
03
#720000
0!
0>
0@
13
#725000
1!
1>
1@
03
#730000
0!
0>
0@
13
#735000
1!
1>
1@
03
#740000
0!
0>
0@
13
#745000
1!
1>
1@
03
#750000
0!
0>
0@
13
#755000
1!
1>
1@
03
#760000
0!
0>
0@
13
#765000
1!
1>
1@
03
#770000
0!
0>
0@
13
#775000
1!
1>
1@
03
#780000
0!
0>
0@
13
#785000
1!
1>
1@
03
#790000
0!
0>
0@
13
#795000
1!
1>
1@
03
#800000
0!
0>
0@
13
#805000
1!
1>
1@
03
#810000
0!
0>
0@
13
#815000
1!
1>
1@
03
#820000
0!
0>
0@
13
#825000
1!
1>
1@
03
#830000
0!
0>
0@
13
#835000
1!
1>
1@
03
#840000
0!
0>
0@
13
#845000
1!
1>
1@
03
#850000
0!
0>
0@
13
#855000
1!
1>
1@
03
#860000
0!
0>
0@
13
#865000
1!
1>
1@
03
#870000
0!
0>
0@
13
#875000
1!
1>
1@
03
#880000
0!
0>
0@
13
#885000
1!
1>
1@
03
#890000
0!
0>
0@
13
#895000
1!
1>
1@
03
#900000
0!
0>
0@
13
#905000
1!
1>
1@
03
#910000
0!
0>
0@
13
#915000
1!
1>
1@
03
#920000
0!
0>
0@
13
#925000
1!
1>
1@
03
#930000
0!
0>
0@
13
#935000
1!
1>
1@
03
#940000
0!
0>
0@
13
#945000
1!
1>
1@
03
#950000
0!
0>
0@
13
#955000
1!
1>
1@
03
#960000
0!
0>
0@
13
#965000
1!
1>
1@
03
#970000
0!
0>
0@
13
#975000
1!
1>
1@
03
#980000
0!
0>
0@
13
#985000
1!
1>
1@
03
#990000
0!
0>
0@
13
#995000
1!
1>
1@
03
#1000000
