{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525291117878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525291117884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 22:58:37 2018 " "Processing started: Wed May 02 22:58:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525291117884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525291117884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0nano_embedding -c de0nano_embedding " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0nano_embedding -c de0nano_embedding" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525291117884 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1525291118245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_singlecyclearm.v 1 1 " "Found 1 design units, including 1 entities, in source file test_singlecyclearm.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_singlecyclearm " "Found entity 1: test_singlecyclearm" {  } { { "test_singlecyclearm.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/test_singlecyclearm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525291130959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525291130959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_mux_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file test_mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_mux_4to1 " "Found entity 1: test_mux_4to1" {  } { { "test_mux_4to1.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/test_mux_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525291130961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525291130961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file test_mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_mux_2to1 " "Found entity 1: test_mux_2to1" {  } { { "test_mux_2to1.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/test_mux_2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525291130962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525291130962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_decoder_2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file test_decoder_2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_decoder_2to4 " "Found entity 1: test_decoder_2to4" {  } { { "test_decoder_2to4.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/test_decoder_2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525291130964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525291130964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file test_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_alu " "Found entity 1: test_alu" {  } { { "test_alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/test_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525291130966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525291130966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecyclearm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file singlecyclearm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 singlecyclearm " "Found entity 1: singlecyclearm" {  } { { "singlecyclearm.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/singlecyclearm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525291130967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525291130967 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "singlearm_decoder_controller.v(27) " "Verilog HDL warning at singlearm_decoder_controller.v(27): extended using \"x\" or \"z\"" {  } { { "singlearm_decoder_controller.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/singlearm_decoder_controller.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1525291130969 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "singlearm_decoder_controller.v(65) " "Verilog HDL warning at singlearm_decoder_controller.v(65): extended using \"x\" or \"z\"" {  } { { "singlearm_decoder_controller.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/singlearm_decoder_controller.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1525291130969 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "singlearm_decoder_controller.v(69) " "Verilog HDL warning at singlearm_decoder_controller.v(69): extended using \"x\" or \"z\"" {  } { { "singlearm_decoder_controller.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/singlearm_decoder_controller.v" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1525291130969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlearm_decoder_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file singlearm_decoder_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlearm_decoder_controller " "Found entity 1: singlearm_decoder_controller" {  } { { "singlearm_decoder_controller.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/singlearm_decoder_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525291130969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525291130969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlearm_conditional_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file singlearm_conditional_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlearm_conditional_controller " "Found entity 1: singlearm_conditional_controller" {  } { { "singlearm_conditional_controller.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/singlearm_conditional_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525291130971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525291130971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_reg_we.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_reg_we.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_reg_we " "Found entity 1: simple_reg_we" {  } { { "simple_reg_we.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/simple_reg_we.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525291130973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525291130973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_reg " "Found entity 1: simple_reg" {  } { { "simple_reg.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/simple_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525291130974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525291130974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_arm.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter_arm.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_arm " "Found entity 1: shifter_arm" {  } { { "shifter_arm.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/shifter_arm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525291130976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525291130976 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shift_reg.v(10) " "Verilog HDL information at shift_reg.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "shift_reg.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/shift_reg.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1525291130977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525291130978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525291130978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/registerfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525291130980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525291130980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525291130981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525291130981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcreg.v 1 1 " "Found 1 design units, including 1 entities, in source file pcreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcreg " "Found entity 1: pcreg" {  } { { "pcreg.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/pcreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525291130983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525291130983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "mux_4to1.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/mux_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525291130985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525291130985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/mux_2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525291130986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525291130986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instmem " "Found entity 1: instmem" {  } { { "instmem.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/instmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525291130988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525291130988 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.v(12) " "Verilog HDL warning at extend.v(12): extended using \"x\" or \"z\"" {  } { { "extend.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/extend.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1525291130989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.v 1 1 " "Found 1 design units, including 1 entities, in source file extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525291130990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525291130990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deneme.bdf 1 1 " "Found 1 design units, including 1 entities, in source file deneme.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 deneme " "Found entity 1: deneme" {  } { { "deneme.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/deneme.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525291130991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525291130991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demultiplexer1_4.v 1 1 " "Found 1 design units, including 1 entities, in source file demultiplexer1_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexer1_4 " "Found entity 1: demultiplexer1_4" {  } { { "demultiplexer1_4.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/demultiplexer1_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525291130993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525291130993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demultiplexer1_2.v 1 1 " "Found 1 design units, including 1 entities, in source file demultiplexer1_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexer1_2 " "Found entity 1: demultiplexer1_2" {  } { { "demultiplexer1_2.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/demultiplexer1_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525291130994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525291130994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2to4 " "Found entity 1: decoder_2to4" {  } { { "decoder_2to4.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/decoder_2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525291130996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525291130996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525291130997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525291130997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/datamem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525291130999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525291130999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y control_unit.v(9) " "Verilog HDL Declaration information at control_unit.v(9): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "control_unit.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/control_unit.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1525291131000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525291131001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525291131001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_value_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file constant_value_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 constant_value_generator " "Found entity 1: constant_value_generator" {  } { { "constant_value_generator.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/constant_value_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525291131003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525291131003 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit alu.v(13) " "Verilog HDL Declaration warning at alu.v(13): \"bit\" is SystemVerilog-2005 keyword" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/alu.v" 13 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1525291131004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525291131005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525291131005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525291131006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525291131006 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "library.v " "Can't analyze file -- file library.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1525291131009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0nano_embedding.v 1 1 " "Found 1 design units, including 1 entities, in source file de0nano_embedding.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0nano_embedding " "Found entity 1: de0nano_embedding" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/de0nano_embedding.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525291131011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525291131011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycle.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multicycle.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multicycle " "Found entity 1: multicycle" {  } { { "multicycle.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/multicycle.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525291131013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525291131013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datareg.v 1 1 " "Found 1 design units, including 1 entities, in source file datareg.v" { { "Info" "ISGN_ENTITY_NAME" "1 datareg " "Found entity 1: datareg" {  } { { "datareg.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/datareg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525291131014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525291131014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcountreg.v 1 1 " "Found 1 design units, including 1 entities, in source file pcountreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcountreg " "Found entity 1: pcountreg" {  } { { "pcountreg.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/pcountreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525291131016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525291131016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemsematest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datamemsematest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datamemsematest " "Found entity 1: datamemsematest" {  } { { "datamemsematest.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/datamemsematest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525291131017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525291131017 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "de0nano_embedding.v(103) " "Verilog HDL Instantiation warning at de0nano_embedding.v(103): instance has no name" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/de0nano_embedding.v" 103 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1525291131024 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multicycle " "Elaborating entity \"multicycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1525291131057 ""}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "regadres1\[2..0\] " "Pin \"regadres1\[2..0\]\" overlaps another pin, block, or symbol" {  } { { "multicycle.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/multicycle.bdf" { { 88 968 1144 104 "regadres1\[2..0\]" "" } } } }  } 0 275012 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Quartus II" 0 -1 1525291131066 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "constant_value_generator inst13 " "Block or symbol \"constant_value_generator\" of instance \"inst13\" overlaps another block or symbol" {  } { { "multicycle.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/multicycle.bdf" { { 136 1296 1488 216 "inst13" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1525291131066 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "registerfile inst11 " "Block or symbol \"registerfile\" of instance \"inst11\" overlaps another block or symbol" {  } { { "multicycle.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/multicycle.bdf" { { 144 1072 1240 320 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1525291131066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst21 " "Elaborating entity \"alu\" for hierarchy \"alu:inst21\"" {  } { { "multicycle.bdf" "inst21" { Schematic "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/multicycle.bdf" { { 152 2200 2392 296 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525291131092 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "negative_output alu.v(10) " "Verilog HDL or VHDL warning at alu.v(10): object \"negative_output\" assigned a value but never read" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/alu.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1525291131093 "|multicycle|alu:inst21"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bit alu.v(13) " "Verilog HDL or VHDL warning at alu.v(13): object \"bit\" assigned a value but never read" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/alu.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1525291131093 "|multicycle|alu:inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(25) " "Verilog HDL assignment warning at alu.v(25): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/alu.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525291131093 "|multicycle|alu:inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 alu.v(40) " "Verilog HDL assignment warning at alu.v(40): truncated value with size 32 to match size of target (9)" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/alu.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525291131093 "|multicycle|alu:inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(41) " "Verilog HDL assignment warning at alu.v(41): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/alu.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525291131093 "|multicycle|alu:inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(59) " "Verilog HDL assignment warning at alu.v(59): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/alu.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525291131093 "|multicycle|alu:inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(72) " "Verilog HDL assignment warning at alu.v(72): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/alu.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525291131094 "|multicycle|alu:inst21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 mux_2to1:inst17 " "Elaborating entity \"mux_2to1\" for hierarchy \"mux_2to1:inst17\"" {  } { { "multicycle.bdf" "inst17" { Schematic "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/multicycle.bdf" { { 104 1824 2008 216 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525291131095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datareg datareg:inst14 " "Elaborating entity \"datareg\" for hierarchy \"datareg:inst14\"" {  } { { "multicycle.bdf" "inst14" { Schematic "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/multicycle.bdf" { { 104 1552 1704 216 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525291131096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_value_generator constant_value_generator:inst13 " "Elaborating entity \"constant_value_generator\" for hierarchy \"constant_value_generator:inst13\"" {  } { { "multicycle.bdf" "inst13" { Schematic "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/multicycle.bdf" { { 136 1296 1488 216 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525291131097 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 constant_value_generator.v(3) " "Verilog HDL assignment warning at constant_value_generator.v(3): truncated value with size 32 to match size of target (1)" {  } { { "constant_value_generator.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/constant_value_generator.v" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525291131098 "|multicycle|constant_value_generator:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile registerfile:inst11 " "Elaborating entity \"registerfile\" for hierarchy \"registerfile:inst11\"" {  } { { "multicycle.bdf" "inst11" { Schematic "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/multicycle.bdf" { { 144 1072 1240 320 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525291131099 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "regs registerfile.v(9) " "Verilog HDL warning at registerfile.v(9): initial value for variable regs should be constant" {  } { { "registerfile.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/registerfile.v" 9 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1525291131100 "|multicycle|registerfile:inst11"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "registerfile.v(17) " "Verilog HDL or VHDL warning at the registerfile.v(17): index expression is not wide enough to address all of the elements in the array" {  } { { "registerfile.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/registerfile.v" 17 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1525291131100 "|multicycle|registerfile:inst11"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "registerfile.v(18) " "Verilog HDL or VHDL warning at the registerfile.v(18): index expression is not wide enough to address all of the elements in the array" {  } { { "registerfile.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/registerfile.v" 18 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1525291131100 "|multicycle|registerfile:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 mux_4to1:inst22 " "Elaborating entity \"mux_4to1\" for hierarchy \"mux_4to1:inst22\"" {  } { { "multicycle.bdf" "inst22" { Schematic "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/multicycle.bdf" { { 152 3024 3208 296 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525291131101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamem datamem:inst4 " "Elaborating entity \"datamem\" for hierarchy \"datamem:inst4\"" {  } { { "multicycle.bdf" "inst4" { Schematic "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/multicycle.bdf" { { 136 360 520 248 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525291131103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcountreg pcountreg:inst " "Elaborating entity \"pcountreg\" for hierarchy \"pcountreg:inst\"" {  } { { "multicycle.bdf" "inst" { Schematic "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/multicycle.bdf" { { 136 -48 104 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525291131106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcreg pcreg:inst7 " "Elaborating entity \"pcreg\" for hierarchy \"pcreg:inst7\"" {  } { { "multicycle.bdf" "inst7" { Schematic "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/multicycle.bdf" { { 120 656 816 232 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525291131108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_arm shifter_arm:inst23 " "Elaborating entity \"shifter_arm\" for hierarchy \"shifter_arm:inst23\"" {  } { { "multicycle.bdf" "inst23" { Schematic "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/multicycle.bdf" { { -16 1272 1448 64 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525291131109 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out shifter_arm.v(9) " "Verilog HDL Always Construct warning at shifter_arm.v(9): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "shifter_arm.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/shifter_arm.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525291131110 "|shifter_arm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] shifter_arm.v(12) " "Inferred latch for \"out\[0\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525291131110 "|shifter_arm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] shifter_arm.v(12) " "Inferred latch for \"out\[1\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525291131110 "|shifter_arm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] shifter_arm.v(12) " "Inferred latch for \"out\[2\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525291131110 "|shifter_arm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] shifter_arm.v(12) " "Inferred latch for \"out\[3\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525291131110 "|shifter_arm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] shifter_arm.v(12) " "Inferred latch for \"out\[4\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525291131110 "|shifter_arm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] shifter_arm.v(12) " "Inferred latch for \"out\[5\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525291131110 "|shifter_arm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] shifter_arm.v(12) " "Inferred latch for \"out\[6\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525291131110 "|shifter_arm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] shifter_arm.v(12) " "Inferred latch for \"out\[7\]\" at shifter_arm.v(12)" {  } { { "shifter_arm.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/shifter_arm.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525291131110 "|shifter_arm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_value_generator constant_value_generator:inst20 " "Elaborating entity \"constant_value_generator\" for hierarchy \"constant_value_generator:inst20\"" {  } { { "multicycle.bdf" "inst20" { Schematic "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/multicycle.bdf" { { 376 1560 1752 456 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525291131111 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 constant_value_generator.v(3) " "Verilog HDL assignment warning at constant_value_generator.v(3): truncated value with size 32 to match size of target (8)" {  } { { "constant_value_generator.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/constant_value_generator.v" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525291131111 "|multicycle|constant_value_generator:inst20"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datamem:inst4\|data " "RAM logic \"datamem:inst4\|data\" is uninferred due to asynchronous read logic" {  } { { "datamem.v" "data" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/datamem.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1525291131421 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1525291131421 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/db/de0nano_embedding.ram0_datamem_869d812d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/db/de0nano_embedding.ram0_datamem_869d812d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1525291131501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst23\|out\[7\] " "Latch shifter_arm:inst23\|out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shifter\[2\] " "Ports D and ENA on the latch are fed by the same signal shifter\[2\]" {  } { { "multicycle.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/multicycle.bdf" { { -48 1032 1200 -32 "shifter\[2..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525291131988 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525291131988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst23\|out\[6\] " "Latch shifter_arm:inst23\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shifter\[2\] " "Ports D and ENA on the latch are fed by the same signal shifter\[2\]" {  } { { "multicycle.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/multicycle.bdf" { { -48 1032 1200 -32 "shifter\[2..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525291131988 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525291131988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst23\|out\[5\] " "Latch shifter_arm:inst23\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shifter\[2\] " "Ports D and ENA on the latch are fed by the same signal shifter\[2\]" {  } { { "multicycle.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/multicycle.bdf" { { -48 1032 1200 -32 "shifter\[2..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525291131988 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525291131988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst23\|out\[4\] " "Latch shifter_arm:inst23\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shifter\[2\] " "Ports D and ENA on the latch are fed by the same signal shifter\[2\]" {  } { { "multicycle.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/multicycle.bdf" { { -48 1032 1200 -32 "shifter\[2..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525291131989 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525291131989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst23\|out\[3\] " "Latch shifter_arm:inst23\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shifter\[2\] " "Ports D and ENA on the latch are fed by the same signal shifter\[2\]" {  } { { "multicycle.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/multicycle.bdf" { { -48 1032 1200 -32 "shifter\[2..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525291131989 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525291131989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst23\|out\[2\] " "Latch shifter_arm:inst23\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shifter\[2\] " "Ports D and ENA on the latch are fed by the same signal shifter\[2\]" {  } { { "multicycle.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/multicycle.bdf" { { -48 1032 1200 -32 "shifter\[2..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525291131989 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525291131989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst23\|out\[1\] " "Latch shifter_arm:inst23\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shifter\[2\] " "Ports D and ENA on the latch are fed by the same signal shifter\[2\]" {  } { { "multicycle.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/multicycle.bdf" { { -48 1032 1200 -32 "shifter\[2..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525291131989 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525291131989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shifter_arm:inst23\|out\[0\] " "Latch shifter_arm:inst23\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA shifter\[2\] " "Ports D and ENA on the latch are fed by the same signal shifter\[2\]" {  } { { "multicycle.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/multicycle.bdf" { { -48 1032 1200 -32 "shifter\[2..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525291131989 ""}  } { { "shifter_arm.v" "" { Text "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/shifter_arm.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525291131989 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dallanma\[13\] GND " "Pin \"dallanma\[13\]\" is stuck at GND" {  } { { "multicycle.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/multicycle.bdf" { { 80 856 1032 96 "dallanma\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525291132525 "|multicycle|dallanma[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dallanma\[12\] GND " "Pin \"dallanma\[12\]\" is stuck at GND" {  } { { "multicycle.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/multicycle.bdf" { { 80 856 1032 96 "dallanma\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525291132525 "|multicycle|dallanma[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dallanma\[10\] GND " "Pin \"dallanma\[10\]\" is stuck at GND" {  } { { "multicycle.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/multicycle.bdf" { { 80 856 1032 96 "dallanma\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525291132525 "|multicycle|dallanma[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dallanma\[8\] GND " "Pin \"dallanma\[8\]\" is stuck at GND" {  } { { "multicycle.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/multicycle.bdf" { { 80 856 1032 96 "dallanma\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525291132525 "|multicycle|dallanma[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fetchedinst\[13\] GND " "Pin \"fetchedinst\[13\]\" is stuck at GND" {  } { { "multicycle.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/multicycle.bdf" { { 272 392 576 288 "fetchedinst\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525291132525 "|multicycle|fetchedinst[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fetchedinst\[12\] GND " "Pin \"fetchedinst\[12\]\" is stuck at GND" {  } { { "multicycle.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/multicycle.bdf" { { 272 392 576 288 "fetchedinst\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525291132525 "|multicycle|fetchedinst[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fetchedinst\[10\] GND " "Pin \"fetchedinst\[10\]\" is stuck at GND" {  } { { "multicycle.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/multicycle.bdf" { { 272 392 576 288 "fetchedinst\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525291132525 "|multicycle|fetchedinst[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fetchedinst\[8\] GND " "Pin \"fetchedinst\[8\]\" is stuck at GND" {  } { { "multicycle.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/multicycle.bdf" { { 272 392 576 288 "fetchedinst\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525291132525 "|multicycle|fetchedinst[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wa\[2\] GND " "Pin \"wa\[2\]\" is stuck at GND" {  } { { "multicycle.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/multicycle.bdf" { { 280 928 1104 296 "wa\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525291132525 "|multicycle|wa[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wa\[0\] GND " "Pin \"wa\[0\]\" is stuck at GND" {  } { { "multicycle.bdf" "" { Schematic "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/multicycle.bdf" { { 280 928 1104 296 "wa\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525291132525 "|multicycle|wa[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1525291132525 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1525291132651 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/de0nano_embedding.map.smsg " "Generated suppressed messages file C:/Users/KaanFurkan/Desktop/lab4/laboratory_practice/de0nano_embedding.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1525291133696 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1525291133921 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525291133921 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1236 " "Implemented 1236 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1525291134057 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1525291134057 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1139 " "Implemented 1139 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1525291134057 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1525291134057 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "742 " "Peak virtual memory: 742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525291134115 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 22:58:54 2018 " "Processing ended: Wed May 02 22:58:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525291134115 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525291134115 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525291134115 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525291134115 ""}
