
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//systemd-notify_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401130 <.init>:
  401130:	stp	x29, x30, [sp, #-16]!
  401134:	mov	x29, sp
  401138:	bl	401400 <setregid@plt+0x60>
  40113c:	ldp	x29, x30, [sp], #16
  401140:	ret

Disassembly of section .plt:

0000000000401150 <getppid@plt-0x20>:
  401150:	stp	x16, x30, [sp, #-16]!
  401154:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401158:	ldr	x17, [x16, #3784]
  40115c:	add	x16, x16, #0xec8
  401160:	br	x17
  401164:	nop
  401168:	nop
  40116c:	nop

0000000000401170 <getppid@plt>:
  401170:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401174:	ldr	x17, [x16, #3792]
  401178:	add	x16, x16, #0xed0
  40117c:	br	x17

0000000000401180 <__libc_start_main@plt>:
  401180:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401184:	ldr	x17, [x16, #3800]
  401188:	add	x16, x16, #0xed8
  40118c:	br	x17

0000000000401190 <__gmon_start__@plt>:
  401190:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401194:	ldr	x17, [x16, #3808]
  401198:	add	x16, x16, #0xee0
  40119c:	br	x17

00000000004011a0 <polkit_agent_close@plt>:
  4011a0:	adrp	x16, 412000 <setregid@plt+0x10c60>
  4011a4:	ldr	x17, [x16, #3816]
  4011a8:	add	x16, x16, #0xee8
  4011ac:	br	x17

00000000004011b0 <log_parse_environment_realm@plt>:
  4011b0:	adrp	x16, 412000 <setregid@plt+0x10c60>
  4011b4:	ldr	x17, [x16, #3824]
  4011b8:	add	x16, x16, #0xef0
  4011bc:	br	x17

00000000004011c0 <setreuid@plt>:
  4011c0:	adrp	x16, 412000 <setregid@plt+0x10c60>
  4011c4:	ldr	x17, [x16, #3832]
  4011c8:	add	x16, x16, #0xef8
  4011cc:	br	x17

00000000004011d0 <strjoin_real@plt>:
  4011d0:	adrp	x16, 412000 <setregid@plt+0x10c60>
  4011d4:	ldr	x17, [x16, #3840]
  4011d8:	add	x16, x16, #0xf00
  4011dc:	br	x17

00000000004011e0 <log_assert_failed_realm@plt>:
  4011e0:	adrp	x16, 412000 <setregid@plt+0x10c60>
  4011e4:	ldr	x17, [x16, #3848]
  4011e8:	add	x16, x16, #0xf08
  4011ec:	br	x17

00000000004011f0 <getopt_long@plt>:
  4011f0:	adrp	x16, 412000 <setregid@plt+0x10c60>
  4011f4:	ldr	x17, [x16, #3856]
  4011f8:	add	x16, x16, #0xf10
  4011fc:	br	x17

0000000000401200 <log_assert_failed_unreachable_realm@plt>:
  401200:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401204:	ldr	x17, [x16, #3864]
  401208:	add	x16, x16, #0xf18
  40120c:	br	x17

0000000000401210 <sd_pid_notify@plt>:
  401210:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401214:	ldr	x17, [x16, #3872]
  401218:	add	x16, x16, #0xf20
  40121c:	br	x17

0000000000401220 <strv_env_merge@plt>:
  401220:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401224:	ldr	x17, [x16, #3880]
  401228:	add	x16, x16, #0xf28
  40122c:	br	x17

0000000000401230 <abort@plt>:
  401230:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401234:	ldr	x17, [x16, #3888]
  401238:	add	x16, x16, #0xf30
  40123c:	br	x17

0000000000401240 <sd_booted@plt>:
  401240:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401244:	ldr	x17, [x16, #3896]
  401248:	add	x16, x16, #0xf38
  40124c:	br	x17

0000000000401250 <parse_pid@plt>:
  401250:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401254:	ldr	x17, [x16, #3904]
  401258:	add	x16, x16, #0xf40
  40125c:	br	x17

0000000000401260 <__errno_location@plt>:
  401260:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401264:	ldr	x17, [x16, #3912]
  401268:	add	x16, x16, #0xf48
  40126c:	br	x17

0000000000401270 <strv_free@plt>:
  401270:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401274:	ldr	x17, [x16, #3920]
  401278:	add	x16, x16, #0xf50
  40127c:	br	x17

0000000000401280 <terminal_urlify_man@plt>:
  401280:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401284:	ldr	x17, [x16, #3928]
  401288:	add	x16, x16, #0xf58
  40128c:	br	x17

0000000000401290 <__stack_chk_fail@plt>:
  401290:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401294:	ldr	x17, [x16, #3936]
  401298:	add	x16, x16, #0xf60
  40129c:	br	x17

00000000004012a0 <ask_password_agent_close@plt>:
  4012a0:	adrp	x16, 412000 <setregid@plt+0x10c60>
  4012a4:	ldr	x17, [x16, #3944]
  4012a8:	add	x16, x16, #0xf68
  4012ac:	br	x17

00000000004012b0 <version@plt>:
  4012b0:	adrp	x16, 412000 <setregid@plt+0x10c60>
  4012b4:	ldr	x17, [x16, #3952]
  4012b8:	add	x16, x16, #0xf70
  4012bc:	br	x17

00000000004012c0 <pager_close@plt>:
  4012c0:	adrp	x16, 412000 <setregid@plt+0x10c60>
  4012c4:	ldr	x17, [x16, #3960]
  4012c8:	add	x16, x16, #0xf78
  4012cc:	br	x17

00000000004012d0 <log_internal_realm@plt>:
  4012d0:	adrp	x16, 412000 <setregid@plt+0x10c60>
  4012d4:	ldr	x17, [x16, #3968]
  4012d8:	add	x16, x16, #0xf80
  4012dc:	br	x17

00000000004012e0 <get_user_creds@plt>:
  4012e0:	adrp	x16, 412000 <setregid@plt+0x10c60>
  4012e4:	ldr	x17, [x16, #3976]
  4012e8:	add	x16, x16, #0xf88
  4012ec:	br	x17

00000000004012f0 <strv_join_prefix@plt>:
  4012f0:	adrp	x16, 412000 <setregid@plt+0x10c60>
  4012f4:	ldr	x17, [x16, #3984]
  4012f8:	add	x16, x16, #0xf90
  4012fc:	br	x17

0000000000401300 <parse_uid@plt>:
  401300:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401304:	ldr	x17, [x16, #3992]
  401308:	add	x16, x16, #0xf98
  40130c:	br	x17

0000000000401310 <log_show_color@plt>:
  401310:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401314:	ldr	x17, [x16, #4000]
  401318:	add	x16, x16, #0xfa0
  40131c:	br	x17

0000000000401320 <asprintf@plt>:
  401320:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401324:	ldr	x17, [x16, #4008]
  401328:	add	x16, x16, #0xfa8
  40132c:	br	x17

0000000000401330 <colors_enabled@plt>:
  401330:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401334:	ldr	x17, [x16, #4016]
  401338:	add	x16, x16, #0xfb0
  40133c:	br	x17

0000000000401340 <free@plt>:
  401340:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401344:	ldr	x17, [x16, #4024]
  401348:	add	x16, x16, #0xfb8
  40134c:	br	x17

0000000000401350 <mac_selinux_finish@plt>:
  401350:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401354:	ldr	x17, [x16, #4032]
  401358:	add	x16, x16, #0xfc0
  40135c:	br	x17

0000000000401360 <printf@plt>:
  401360:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401364:	ldr	x17, [x16, #4040]
  401368:	add	x16, x16, #0xfc8
  40136c:	br	x17

0000000000401370 <log_open@plt>:
  401370:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401374:	ldr	x17, [x16, #4048]
  401378:	add	x16, x16, #0xfd0
  40137c:	br	x17

0000000000401380 <log_oom_internal@plt>:
  401380:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401384:	ldr	x17, [x16, #4056]
  401388:	add	x16, x16, #0xfd8
  40138c:	br	x17

0000000000401390 <log_get_max_level_realm@plt>:
  401390:	adrp	x16, 412000 <setregid@plt+0x10c60>
  401394:	ldr	x17, [x16, #4064]
  401398:	add	x16, x16, #0xfe0
  40139c:	br	x17

00000000004013a0 <setregid@plt>:
  4013a0:	adrp	x16, 412000 <setregid@plt+0x10c60>
  4013a4:	ldr	x17, [x16, #4072]
  4013a8:	add	x16, x16, #0xfe8
  4013ac:	br	x17

Disassembly of section .text:

00000000004013b0 <.text>:
  4013b0:	mov	x29, #0x0                   	// #0
  4013b4:	mov	x30, #0x0                   	// #0
  4013b8:	mov	x5, x0
  4013bc:	ldr	x1, [sp]
  4013c0:	add	x2, sp, #0x8
  4013c4:	mov	x6, sp
  4013c8:	movz	x0, #0x0, lsl #48
  4013cc:	movk	x0, #0x0, lsl #32
  4013d0:	movk	x0, #0x40, lsl #16
  4013d4:	movk	x0, #0x233c
  4013d8:	movz	x3, #0x0, lsl #48
  4013dc:	movk	x3, #0x0, lsl #32
  4013e0:	movk	x3, #0x40, lsl #16
  4013e4:	movk	x3, #0x2390
  4013e8:	movz	x4, #0x0, lsl #48
  4013ec:	movk	x4, #0x0, lsl #32
  4013f0:	movk	x4, #0x40, lsl #16
  4013f4:	movk	x4, #0x2410
  4013f8:	bl	401180 <__libc_start_main@plt>
  4013fc:	bl	401230 <abort@plt>
  401400:	adrp	x0, 412000 <setregid@plt+0x10c60>
  401404:	ldr	x0, [x0, #4088]
  401408:	cbz	x0, 401410 <setregid@plt+0x70>
  40140c:	b	401190 <__gmon_start__@plt>
  401410:	ret
  401414:	stp	x29, x30, [sp, #-32]!
  401418:	mov	x29, sp
  40141c:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401420:	add	x0, x0, #0x8
  401424:	str	x0, [sp, #24]
  401428:	ldr	x0, [sp, #24]
  40142c:	str	x0, [sp, #24]
  401430:	ldr	x1, [sp, #24]
  401434:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401438:	add	x0, x0, #0x8
  40143c:	cmp	x1, x0
  401440:	b.eq	40147c <setregid@plt+0xdc>  // b.none
  401444:	adrp	x0, 402000 <setregid@plt+0xc60>
  401448:	add	x0, x0, #0x428
  40144c:	ldr	x0, [x0]
  401450:	str	x0, [sp, #16]
  401454:	ldr	x0, [sp, #16]
  401458:	str	x0, [sp, #16]
  40145c:	ldr	x0, [sp, #16]
  401460:	cmp	x0, #0x0
  401464:	b.eq	401480 <setregid@plt+0xe0>  // b.none
  401468:	ldr	x1, [sp, #16]
  40146c:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401470:	add	x0, x0, #0x8
  401474:	blr	x1
  401478:	b	401480 <setregid@plt+0xe0>
  40147c:	nop
  401480:	ldp	x29, x30, [sp], #32
  401484:	ret
  401488:	stp	x29, x30, [sp, #-48]!
  40148c:	mov	x29, sp
  401490:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401494:	add	x0, x0, #0x8
  401498:	str	x0, [sp, #40]
  40149c:	ldr	x0, [sp, #40]
  4014a0:	str	x0, [sp, #40]
  4014a4:	ldr	x1, [sp, #40]
  4014a8:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  4014ac:	add	x0, x0, #0x8
  4014b0:	sub	x0, x1, x0
  4014b4:	asr	x0, x0, #3
  4014b8:	lsr	x1, x0, #63
  4014bc:	add	x0, x1, x0
  4014c0:	asr	x0, x0, #1
  4014c4:	str	x0, [sp, #32]
  4014c8:	ldr	x0, [sp, #32]
  4014cc:	cmp	x0, #0x0
  4014d0:	b.eq	401510 <setregid@plt+0x170>  // b.none
  4014d4:	adrp	x0, 402000 <setregid@plt+0xc60>
  4014d8:	add	x0, x0, #0x430
  4014dc:	ldr	x0, [x0]
  4014e0:	str	x0, [sp, #24]
  4014e4:	ldr	x0, [sp, #24]
  4014e8:	str	x0, [sp, #24]
  4014ec:	ldr	x0, [sp, #24]
  4014f0:	cmp	x0, #0x0
  4014f4:	b.eq	401514 <setregid@plt+0x174>  // b.none
  4014f8:	ldr	x2, [sp, #24]
  4014fc:	ldr	x1, [sp, #32]
  401500:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401504:	add	x0, x0, #0x8
  401508:	blr	x2
  40150c:	b	401514 <setregid@plt+0x174>
  401510:	nop
  401514:	ldp	x29, x30, [sp], #48
  401518:	ret
  40151c:	stp	x29, x30, [sp, #-16]!
  401520:	mov	x29, sp
  401524:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401528:	add	x0, x0, #0x28
  40152c:	ldrb	w0, [x0]
  401530:	and	x0, x0, #0xff
  401534:	cmp	x0, #0x0
  401538:	b.ne	401554 <setregid@plt+0x1b4>  // b.any
  40153c:	bl	401414 <setregid@plt+0x74>
  401540:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401544:	add	x0, x0, #0x28
  401548:	mov	w1, #0x1                   	// #1
  40154c:	strb	w1, [x0]
  401550:	b	401558 <setregid@plt+0x1b8>
  401554:	nop
  401558:	ldp	x29, x30, [sp], #16
  40155c:	ret
  401560:	stp	x29, x30, [sp, #-16]!
  401564:	mov	x29, sp
  401568:	bl	401488 <setregid@plt+0xe8>
  40156c:	nop
  401570:	ldp	x29, x30, [sp], #16
  401574:	ret
  401578:	sub	sp, sp, #0x10
  40157c:	str	x0, [sp, #8]
  401580:	str	x1, [sp]
  401584:	ldr	x1, [sp, #8]
  401588:	ldr	x0, [sp]
  40158c:	add	x0, x1, x0
  401590:	sub	x1, x0, #0x1
  401594:	ldr	x0, [sp]
  401598:	neg	x0, x0
  40159c:	and	x0, x1, x0
  4015a0:	add	sp, sp, #0x10
  4015a4:	ret
  4015a8:	stp	x29, x30, [sp, #-32]!
  4015ac:	mov	x29, sp
  4015b0:	str	x0, [sp, #24]
  4015b4:	ldr	x0, [sp, #24]
  4015b8:	ldr	x0, [x0]
  4015bc:	bl	401340 <free@plt>
  4015c0:	nop
  4015c4:	ldp	x29, x30, [sp], #32
  4015c8:	ret
  4015cc:	sub	sp, sp, #0x10
  4015d0:	str	w0, [sp, #12]
  4015d4:	str	x1, [sp]
  4015d8:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  4015dc:	add	x0, x0, #0x1c
  4015e0:	ldr	w1, [sp, #12]
  4015e4:	str	w1, [x0]
  4015e8:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  4015ec:	add	x0, x0, #0x8
  4015f0:	ldr	x1, [sp]
  4015f4:	str	x1, [x0]
  4015f8:	nop
  4015fc:	add	sp, sp, #0x10
  401600:	ret
  401604:	stp	x29, x30, [sp, #-32]!
  401608:	mov	x29, sp
  40160c:	adrp	x0, 402000 <setregid@plt+0xc60>
  401610:	add	x0, x0, #0x7e8
  401614:	ldr	x0, [x0]
  401618:	cmp	x0, #0x0
  40161c:	b.eq	401680 <setregid@plt+0x2e0>  // b.none
  401620:	adrp	x0, 402000 <setregid@plt+0xc60>
  401624:	add	x0, x0, #0x7e8
  401628:	ldr	x0, [x0]
  40162c:	mov	x1, #0x8                   	// #8
  401630:	bl	401578 <setregid@plt+0x1d8>
  401634:	str	x0, [sp, #24]
  401638:	b	401664 <setregid@plt+0x2c4>
  40163c:	ldr	x0, [sp, #24]
  401640:	ldr	x1, [x0, #8]
  401644:	ldr	x0, [sp, #24]
  401648:	ldr	x0, [x0]
  40164c:	blr	x1
  401650:	ldr	x0, [sp, #24]
  401654:	add	x0, x0, #0x10
  401658:	mov	x1, #0x8                   	// #8
  40165c:	bl	401578 <setregid@plt+0x1d8>
  401660:	str	x0, [sp, #24]
  401664:	ldr	x1, [sp, #24]
  401668:	adrp	x0, 402000 <setregid@plt+0xc60>
  40166c:	add	x0, x0, #0x7f0
  401670:	ldr	x0, [x0]
  401674:	cmp	x1, x0
  401678:	b.cc	40163c <setregid@plt+0x29c>  // b.lo, b.ul, b.last
  40167c:	b	401684 <setregid@plt+0x2e4>
  401680:	nop
  401684:	ldp	x29, x30, [sp], #32
  401688:	ret
  40168c:	stp	x29, x30, [sp, #-32]!
  401690:	mov	x29, sp
  401694:	str	x0, [sp, #24]
  401698:	ldr	x0, [sp, #24]
  40169c:	ldr	x0, [x0]
  4016a0:	cmp	x0, #0x0
  4016a4:	b.eq	4016b4 <setregid@plt+0x314>  // b.none
  4016a8:	ldr	x0, [sp, #24]
  4016ac:	ldr	x0, [x0]
  4016b0:	bl	401270 <strv_free@plt>
  4016b4:	nop
  4016b8:	ldp	x29, x30, [sp], #32
  4016bc:	ret
  4016c0:	sub	sp, sp, #0x10
  4016c4:	str	x0, [sp, #8]
  4016c8:	ldr	x0, [sp, #8]
  4016cc:	cmp	x0, #0x0
  4016d0:	b.eq	4016e4 <setregid@plt+0x344>  // b.none
  4016d4:	ldr	x0, [sp, #8]
  4016d8:	ldr	x0, [x0]
  4016dc:	cmp	x0, #0x0
  4016e0:	b.ne	4016ec <setregid@plt+0x34c>  // b.any
  4016e4:	mov	w0, #0x1                   	// #1
  4016e8:	b	4016f0 <setregid@plt+0x350>
  4016ec:	mov	w0, #0x0                   	// #0
  4016f0:	and	w0, w0, #0x1
  4016f4:	and	w0, w0, #0xff
  4016f8:	add	sp, sp, #0x10
  4016fc:	ret
  401700:	stp	x29, x30, [sp, #-32]!
  401704:	mov	x29, sp
  401708:	str	x0, [sp, #24]
  40170c:	str	x1, [sp, #16]
  401710:	mov	x2, #0x0                   	// #0
  401714:	ldr	x1, [sp, #16]
  401718:	ldr	x0, [sp, #24]
  40171c:	bl	4012f0 <strv_join_prefix@plt>
  401720:	ldp	x29, x30, [sp], #32
  401724:	ret
  401728:	stp	x29, x30, [sp, #-16]!
  40172c:	mov	x29, sp
  401730:	bl	401330 <colors_enabled@plt>
  401734:	and	w0, w0, #0xff
  401738:	cmp	w0, #0x0
  40173c:	b.eq	40174c <setregid@plt+0x3ac>  // b.none
  401740:	adrp	x0, 402000 <setregid@plt+0xc60>
  401744:	add	x0, x0, #0x438
  401748:	b	401754 <setregid@plt+0x3b4>
  40174c:	adrp	x0, 402000 <setregid@plt+0xc60>
  401750:	add	x0, x0, #0x440
  401754:	ldp	x29, x30, [sp], #16
  401758:	ret
  40175c:	stp	x29, x30, [sp, #-16]!
  401760:	mov	x29, sp
  401764:	bl	401330 <colors_enabled@plt>
  401768:	and	w0, w0, #0xff
  40176c:	cmp	w0, #0x0
  401770:	b.eq	401780 <setregid@plt+0x3e0>  // b.none
  401774:	adrp	x0, 402000 <setregid@plt+0xc60>
  401778:	add	x0, x0, #0x448
  40177c:	b	401788 <setregid@plt+0x3e8>
  401780:	adrp	x0, 402000 <setregid@plt+0xc60>
  401784:	add	x0, x0, #0x440
  401788:	ldp	x29, x30, [sp], #16
  40178c:	ret
  401790:	stp	x29, x30, [sp, #-64]!
  401794:	mov	x29, sp
  401798:	stp	x19, x20, [sp, #16]
  40179c:	adrp	x0, 412000 <setregid@plt+0x10c60>
  4017a0:	add	x0, x0, #0xc80
  4017a4:	ldr	x1, [x0]
  4017a8:	str	x1, [sp, #56]
  4017ac:	mov	x1, #0x0                   	// #0
  4017b0:	str	xzr, [sp, #48]
  4017b4:	add	x0, sp, #0x30
  4017b8:	mov	x2, x0
  4017bc:	adrp	x0, 402000 <setregid@plt+0xc60>
  4017c0:	add	x1, x0, #0x458
  4017c4:	adrp	x0, 402000 <setregid@plt+0xc60>
  4017c8:	add	x0, x0, #0x460
  4017cc:	bl	401280 <terminal_urlify_man@plt>
  4017d0:	str	w0, [sp, #44]
  4017d4:	ldr	w0, [sp, #44]
  4017d8:	cmp	w0, #0x0
  4017dc:	b.ge	401804 <setregid@plt+0x464>  // b.tcont
  4017e0:	adrp	x0, 402000 <setregid@plt+0xc60>
  4017e4:	add	x1, x0, #0x473
  4017e8:	adrp	x0, 402000 <setregid@plt+0xc60>
  4017ec:	add	x3, x0, #0x7f8
  4017f0:	mov	w2, #0x25                  	// #37
  4017f4:	mov	w0, #0x0                   	// #0
  4017f8:	bl	401380 <log_oom_internal@plt>
  4017fc:	mov	w19, w0
  401800:	b	401844 <setregid@plt+0x4a4>
  401804:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401808:	add	x0, x0, #0x10
  40180c:	ldr	x19, [x0]
  401810:	bl	40175c <setregid@plt+0x3bc>
  401814:	mov	x20, x0
  401818:	bl	401728 <setregid@plt+0x388>
  40181c:	mov	x1, x0
  401820:	ldr	x0, [sp, #48]
  401824:	mov	x4, x0
  401828:	mov	x3, x1
  40182c:	mov	x2, x20
  401830:	mov	x1, x19
  401834:	adrp	x0, 402000 <setregid@plt+0xc60>
  401838:	add	x0, x0, #0x488
  40183c:	bl	401360 <printf@plt>
  401840:	mov	w19, #0x0                   	// #0
  401844:	add	x0, sp, #0x30
  401848:	bl	4015a8 <setregid@plt+0x208>
  40184c:	mov	w1, w19
  401850:	adrp	x0, 412000 <setregid@plt+0x10c60>
  401854:	add	x0, x0, #0xc80
  401858:	ldr	x2, [sp, #56]
  40185c:	ldr	x0, [x0]
  401860:	eor	x0, x2, x0
  401864:	cmp	x0, #0x0
  401868:	b.eq	401870 <setregid@plt+0x4d0>  // b.none
  40186c:	bl	401290 <__stack_chk_fail@plt>
  401870:	mov	w0, w1
  401874:	ldp	x19, x20, [sp, #16]
  401878:	ldp	x29, x30, [sp], #64
  40187c:	ret
  401880:	stp	x29, x30, [sp, #-80]!
  401884:	mov	x29, sp
  401888:	str	w0, [sp, #28]
  40188c:	str	x1, [sp, #16]
  401890:	adrp	x0, 412000 <setregid@plt+0x10c60>
  401894:	add	x0, x0, #0xc80
  401898:	ldr	x1, [x0]
  40189c:	str	x1, [sp, #72]
  4018a0:	mov	x1, #0x0                   	// #0
  4018a4:	ldr	w0, [sp, #28]
  4018a8:	lsr	w0, w0, #31
  4018ac:	and	w0, w0, #0xff
  4018b0:	and	x0, x0, #0xff
  4018b4:	cmp	x0, #0x0
  4018b8:	b.eq	4018e4 <setregid@plt+0x544>  // b.none
  4018bc:	adrp	x0, 402000 <setregid@plt+0xc60>
  4018c0:	add	x1, x0, #0x473
  4018c4:	adrp	x0, 402000 <setregid@plt+0xc60>
  4018c8:	add	x4, x0, #0x800
  4018cc:	mov	w3, #0x51                  	// #81
  4018d0:	mov	x2, x1
  4018d4:	adrp	x0, 402000 <setregid@plt+0xc60>
  4018d8:	add	x1, x0, #0x670
  4018dc:	mov	w0, #0x0                   	// #0
  4018e0:	bl	4011e0 <log_assert_failed_realm@plt>
  4018e4:	ldr	x0, [sp, #16]
  4018e8:	cmp	x0, #0x0
  4018ec:	cset	w0, eq  // eq = none
  4018f0:	and	w0, w0, #0xff
  4018f4:	and	x0, x0, #0xff
  4018f8:	cmp	x0, #0x0
  4018fc:	b.eq	401c44 <setregid@plt+0x8a4>  // b.none
  401900:	adrp	x0, 402000 <setregid@plt+0xc60>
  401904:	add	x1, x0, #0x473
  401908:	adrp	x0, 402000 <setregid@plt+0xc60>
  40190c:	add	x4, x0, #0x800
  401910:	mov	w3, #0x52                  	// #82
  401914:	mov	x2, x1
  401918:	adrp	x0, 402000 <setregid@plt+0xc60>
  40191c:	add	x1, x0, #0x680
  401920:	mov	w0, #0x0                   	// #0
  401924:	bl	4011e0 <log_assert_failed_realm@plt>
  401928:	ldr	w0, [sp, #36]
  40192c:	cmp	w0, #0x105
  401930:	b.eq	401b10 <setregid@plt+0x770>  // b.none
  401934:	ldr	w0, [sp, #36]
  401938:	cmp	w0, #0x105
  40193c:	b.gt	401c1c <setregid@plt+0x87c>
  401940:	ldr	w0, [sp, #36]
  401944:	cmp	w0, #0x104
  401948:	b.eq	401afc <setregid@plt+0x75c>  // b.none
  40194c:	ldr	w0, [sp, #36]
  401950:	cmp	w0, #0x104
  401954:	b.gt	401c1c <setregid@plt+0x87c>
  401958:	ldr	w0, [sp, #36]
  40195c:	cmp	w0, #0x103
  401960:	b.eq	401ae0 <setregid@plt+0x740>  // b.none
  401964:	ldr	w0, [sp, #36]
  401968:	cmp	w0, #0x103
  40196c:	b.gt	401c1c <setregid@plt+0x87c>
  401970:	ldr	w0, [sp, #36]
  401974:	cmp	w0, #0x102
  401978:	b.eq	4019f4 <setregid@plt+0x654>  // b.none
  40197c:	ldr	w0, [sp, #36]
  401980:	cmp	w0, #0x102
  401984:	b.gt	401c1c <setregid@plt+0x87c>
  401988:	ldr	w0, [sp, #36]
  40198c:	cmp	w0, #0x101
  401990:	b.eq	4019d8 <setregid@plt+0x638>  // b.none
  401994:	ldr	w0, [sp, #36]
  401998:	cmp	w0, #0x101
  40199c:	b.gt	401c1c <setregid@plt+0x87c>
  4019a0:	ldr	w0, [sp, #36]
  4019a4:	cmp	w0, #0x100
  4019a8:	b.eq	4019e0 <setregid@plt+0x640>  // b.none
  4019ac:	ldr	w0, [sp, #36]
  4019b0:	cmp	w0, #0x100
  4019b4:	b.gt	401c1c <setregid@plt+0x87c>
  4019b8:	ldr	w0, [sp, #36]
  4019bc:	cmp	w0, #0x3f
  4019c0:	b.eq	401c14 <setregid@plt+0x874>  // b.none
  4019c4:	ldr	w0, [sp, #36]
  4019c8:	cmp	w0, #0x68
  4019cc:	b.ne	401c1c <setregid@plt+0x87c>  // b.any
  4019d0:	bl	401790 <setregid@plt+0x3f0>
  4019d4:	b	401cfc <setregid@plt+0x95c>
  4019d8:	bl	4012b0 <version@plt>
  4019dc:	b	401cfc <setregid@plt+0x95c>
  4019e0:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  4019e4:	add	x0, x0, #0x29
  4019e8:	mov	w1, #0x1                   	// #1
  4019ec:	strb	w1, [x0]
  4019f0:	b	401c44 <setregid@plt+0x8a4>
  4019f4:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  4019f8:	add	x0, x0, #0x20
  4019fc:	ldr	x0, [x0]
  401a00:	cmp	x0, #0x0
  401a04:	b.eq	401ac8 <setregid@plt+0x728>  // b.none
  401a08:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401a0c:	add	x0, x0, #0x20
  401a10:	ldr	x2, [x0]
  401a14:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401a18:	add	x1, x0, #0x2c
  401a1c:	mov	x0, x2
  401a20:	bl	401250 <parse_pid@plt>
  401a24:	cmp	w0, #0x0
  401a28:	b.ge	401c44 <setregid@plt+0x8a4>  // b.tcont
  401a2c:	mov	w0, #0x3                   	// #3
  401a30:	str	w0, [sp, #52]
  401a34:	mov	w0, #0x16                  	// #22
  401a38:	movk	w0, #0x4000, lsl #16
  401a3c:	str	w0, [sp, #56]
  401a40:	str	wzr, [sp, #60]
  401a44:	ldr	w0, [sp, #60]
  401a48:	bl	401390 <log_get_max_level_realm@plt>
  401a4c:	mov	w1, w0
  401a50:	ldr	w0, [sp, #52]
  401a54:	and	w0, w0, #0x7
  401a58:	cmp	w1, w0
  401a5c:	b.lt	401ab0 <setregid@plt+0x710>  // b.tstop
  401a60:	ldr	w0, [sp, #60]
  401a64:	lsl	w1, w0, #10
  401a68:	ldr	w0, [sp, #52]
  401a6c:	orr	w7, w1, w0
  401a70:	adrp	x0, 402000 <setregid@plt+0xc60>
  401a74:	add	x1, x0, #0x473
  401a78:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401a7c:	add	x0, x0, #0x20
  401a80:	ldr	x0, [x0]
  401a84:	mov	x6, x0
  401a88:	adrp	x0, 402000 <setregid@plt+0xc60>
  401a8c:	add	x5, x0, #0x688
  401a90:	adrp	x0, 402000 <setregid@plt+0xc60>
  401a94:	add	x4, x0, #0x810
  401a98:	mov	w3, #0x66                  	// #102
  401a9c:	mov	x2, x1
  401aa0:	ldr	w1, [sp, #56]
  401aa4:	mov	w0, w7
  401aa8:	bl	4012d0 <log_internal_realm@plt>
  401aac:	b	401cfc <setregid@plt+0x95c>
  401ab0:	ldr	w0, [sp, #56]
  401ab4:	cmp	w0, #0x0
  401ab8:	cneg	w0, w0, lt  // lt = tstop
  401abc:	and	w0, w0, #0xff
  401ac0:	neg	w0, w0
  401ac4:	b	401cfc <setregid@plt+0x95c>
  401ac8:	bl	401170 <getppid@plt>
  401acc:	mov	w1, w0
  401ad0:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401ad4:	add	x0, x0, #0x2c
  401ad8:	str	w1, [x0]
  401adc:	b	401c44 <setregid@plt+0x8a4>
  401ae0:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401ae4:	add	x0, x0, #0x20
  401ae8:	ldr	x1, [x0]
  401aec:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401af0:	add	x0, x0, #0x30
  401af4:	str	x1, [x0]
  401af8:	b	401c44 <setregid@plt+0x8a4>
  401afc:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401b00:	add	x0, x0, #0x38
  401b04:	mov	w1, #0x1                   	// #1
  401b08:	strb	w1, [x0]
  401b0c:	b	401c44 <setregid@plt+0x8a4>
  401b10:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401b14:	add	x0, x0, #0x20
  401b18:	ldr	x0, [x0]
  401b1c:	str	x0, [sp, #64]
  401b20:	add	x6, sp, #0x40
  401b24:	mov	w5, #0x0                   	// #0
  401b28:	mov	x4, #0x0                   	// #0
  401b2c:	mov	x3, #0x0                   	// #0
  401b30:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401b34:	add	x2, x0, #0x4
  401b38:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401b3c:	add	x1, x0, #0x0
  401b40:	mov	x0, x6
  401b44:	bl	4012e0 <get_user_creds@plt>
  401b48:	str	w0, [sp, #32]
  401b4c:	ldr	w0, [sp, #32]
  401b50:	cmn	w0, #0x3
  401b54:	b.ne	401b70 <setregid@plt+0x7d0>  // b.any
  401b58:	ldr	x2, [sp, #64]
  401b5c:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401b60:	add	x1, x0, #0x0
  401b64:	mov	x0, x2
  401b68:	bl	401300 <parse_uid@plt>
  401b6c:	str	w0, [sp, #32]
  401b70:	ldr	w0, [sp, #32]
  401b74:	cmp	w0, #0x0
  401b78:	b.ge	401c44 <setregid@plt+0x8a4>  // b.tcont
  401b7c:	mov	w0, #0x3                   	// #3
  401b80:	str	w0, [sp, #40]
  401b84:	ldr	w0, [sp, #32]
  401b88:	str	w0, [sp, #44]
  401b8c:	str	wzr, [sp, #48]
  401b90:	ldr	w0, [sp, #48]
  401b94:	bl	401390 <log_get_max_level_realm@plt>
  401b98:	mov	w1, w0
  401b9c:	ldr	w0, [sp, #40]
  401ba0:	and	w0, w0, #0x7
  401ba4:	cmp	w1, w0
  401ba8:	b.lt	401bfc <setregid@plt+0x85c>  // b.tstop
  401bac:	ldr	w0, [sp, #48]
  401bb0:	lsl	w1, w0, #10
  401bb4:	ldr	w0, [sp, #40]
  401bb8:	orr	w7, w1, w0
  401bbc:	adrp	x0, 402000 <setregid@plt+0xc60>
  401bc0:	add	x1, x0, #0x473
  401bc4:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401bc8:	add	x0, x0, #0x20
  401bcc:	ldr	x0, [x0]
  401bd0:	mov	x6, x0
  401bd4:	adrp	x0, 402000 <setregid@plt+0xc60>
  401bd8:	add	x5, x0, #0x6a0
  401bdc:	adrp	x0, 402000 <setregid@plt+0xc60>
  401be0:	add	x4, x0, #0x810
  401be4:	mov	w3, #0x7c                  	// #124
  401be8:	mov	x2, x1
  401bec:	ldr	w1, [sp, #44]
  401bf0:	mov	w0, w7
  401bf4:	bl	4012d0 <log_internal_realm@plt>
  401bf8:	b	401cfc <setregid@plt+0x95c>
  401bfc:	ldr	w0, [sp, #44]
  401c00:	cmp	w0, #0x0
  401c04:	cneg	w0, w0, lt  // lt = tstop
  401c08:	and	w0, w0, #0xff
  401c0c:	neg	w0, w0
  401c10:	b	401cfc <setregid@plt+0x95c>
  401c14:	mov	w0, #0xffffffea            	// #-22
  401c18:	b	401cfc <setregid@plt+0x95c>
  401c1c:	adrp	x0, 402000 <setregid@plt+0xc60>
  401c20:	add	x1, x0, #0x473
  401c24:	adrp	x0, 402000 <setregid@plt+0xc60>
  401c28:	add	x4, x0, #0x800
  401c2c:	mov	w3, #0x85                  	// #133
  401c30:	mov	x2, x1
  401c34:	adrp	x0, 402000 <setregid@plt+0xc60>
  401c38:	add	x1, x0, #0x6c0
  401c3c:	mov	w0, #0x0                   	// #0
  401c40:	bl	401200 <log_assert_failed_unreachable_realm@plt>
  401c44:	mov	x4, #0x0                   	// #0
  401c48:	adrp	x0, 402000 <setregid@plt+0xc60>
  401c4c:	add	x3, x0, #0x820
  401c50:	adrp	x0, 402000 <setregid@plt+0xc60>
  401c54:	add	x2, x0, #0x6d8
  401c58:	ldr	x1, [sp, #16]
  401c5c:	ldr	w0, [sp, #28]
  401c60:	bl	4011f0 <getopt_long@plt>
  401c64:	str	w0, [sp, #36]
  401c68:	ldr	w0, [sp, #36]
  401c6c:	cmp	w0, #0x0
  401c70:	b.ge	401928 <setregid@plt+0x588>  // b.tcont
  401c74:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401c78:	add	x0, x0, #0x18
  401c7c:	ldr	w0, [x0]
  401c80:	ldr	w1, [sp, #28]
  401c84:	cmp	w1, w0
  401c88:	b.gt	401cf8 <setregid@plt+0x958>
  401c8c:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401c90:	add	x0, x0, #0x29
  401c94:	ldrb	w0, [x0]
  401c98:	eor	w0, w0, #0x1
  401c9c:	and	w0, w0, #0xff
  401ca0:	cmp	w0, #0x0
  401ca4:	b.eq	401cf8 <setregid@plt+0x958>  // b.none
  401ca8:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401cac:	add	x0, x0, #0x30
  401cb0:	ldr	x0, [x0]
  401cb4:	cmp	x0, #0x0
  401cb8:	b.ne	401cf8 <setregid@plt+0x958>  // b.any
  401cbc:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401cc0:	add	x0, x0, #0x2c
  401cc4:	ldr	w0, [x0]
  401cc8:	cmp	w0, #0x0
  401ccc:	b.ne	401cf8 <setregid@plt+0x958>  // b.any
  401cd0:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401cd4:	add	x0, x0, #0x38
  401cd8:	ldrb	w0, [x0]
  401cdc:	eor	w0, w0, #0x1
  401ce0:	and	w0, w0, #0xff
  401ce4:	cmp	w0, #0x0
  401ce8:	b.eq	401cf8 <setregid@plt+0x958>  // b.none
  401cec:	bl	401790 <setregid@plt+0x3f0>
  401cf0:	mov	w0, #0xffffffea            	// #-22
  401cf4:	b	401cfc <setregid@plt+0x95c>
  401cf8:	mov	w0, #0x1                   	// #1
  401cfc:	mov	w1, w0
  401d00:	adrp	x0, 412000 <setregid@plt+0x10c60>
  401d04:	add	x0, x0, #0xc80
  401d08:	ldr	x2, [sp, #72]
  401d0c:	ldr	x0, [x0]
  401d10:	eor	x0, x2, x0
  401d14:	cmp	x0, #0x0
  401d18:	b.eq	401d20 <setregid@plt+0x980>  // b.none
  401d1c:	bl	401290 <__stack_chk_fail@plt>
  401d20:	mov	w0, w1
  401d24:	ldp	x29, x30, [sp], #80
  401d28:	ret
  401d2c:	stp	x29, x30, [sp, #-176]!
  401d30:	mov	x29, sp
  401d34:	str	x19, [sp, #16]
  401d38:	str	w0, [sp, #44]
  401d3c:	str	x1, [sp, #32]
  401d40:	adrp	x0, 412000 <setregid@plt+0x10c60>
  401d44:	add	x0, x0, #0xc80
  401d48:	ldr	x1, [x0]
  401d4c:	str	x1, [sp, #168]
  401d50:	mov	x1, #0x0                   	// #0
  401d54:	str	xzr, [sp, #104]
  401d58:	str	xzr, [sp, #112]
  401d5c:	str	xzr, [sp, #120]
  401d60:	str	xzr, [sp, #128]
  401d64:	str	wzr, [sp, #48]
  401d68:	mov	w0, #0x1                   	// #1
  401d6c:	bl	401310 <log_show_color@plt>
  401d70:	mov	w0, #0x0                   	// #0
  401d74:	bl	4011b0 <log_parse_environment_realm@plt>
  401d78:	bl	401370 <log_open@plt>
  401d7c:	ldr	x1, [sp, #32]
  401d80:	ldr	w0, [sp, #44]
  401d84:	bl	401880 <setregid@plt+0x4e0>
  401d88:	str	w0, [sp, #52]
  401d8c:	ldr	w0, [sp, #52]
  401d90:	cmp	w0, #0x0
  401d94:	b.gt	401da0 <setregid@plt+0xa00>
  401d98:	ldr	w19, [sp, #52]
  401d9c:	b	4022e8 <setregid@plt+0xf48>
  401da0:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401da4:	add	x0, x0, #0x38
  401da8:	ldrb	w0, [x0]
  401dac:	cmp	w0, #0x0
  401db0:	b.eq	401dcc <setregid@plt+0xa2c>  // b.none
  401db4:	bl	401240 <sd_booted@plt>
  401db8:	cmp	w0, #0x0
  401dbc:	cset	w0, le
  401dc0:	and	w0, w0, #0xff
  401dc4:	mov	w19, w0
  401dc8:	b	4022e8 <setregid@plt+0xf48>
  401dcc:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401dd0:	add	x0, x0, #0x29
  401dd4:	ldrb	w0, [x0]
  401dd8:	cmp	w0, #0x0
  401ddc:	b.eq	401e04 <setregid@plt+0xa64>  // b.none
  401de0:	ldr	w0, [sp, #48]
  401de4:	add	w1, w0, #0x1
  401de8:	str	w1, [sp, #48]
  401dec:	add	x1, sp, #0xb8
  401df0:	sub	x1, x1, #0x30
  401df4:	mov	w0, w0
  401df8:	adrp	x2, 402000 <setregid@plt+0xc60>
  401dfc:	add	x2, x2, #0x6e0
  401e00:	str	x2, [x1, x0, lsl #3]
  401e04:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401e08:	add	x0, x0, #0x30
  401e0c:	ldr	x0, [x0]
  401e10:	cmp	x0, #0x0
  401e14:	b.eq	401e8c <setregid@plt+0xaec>  // b.none
  401e18:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401e1c:	add	x0, x0, #0x30
  401e20:	ldr	x0, [x0]
  401e24:	mov	x2, #0x0                   	// #0
  401e28:	mov	x1, x0
  401e2c:	adrp	x0, 402000 <setregid@plt+0xc60>
  401e30:	add	x0, x0, #0x6e8
  401e34:	bl	4011d0 <strjoin_real@plt>
  401e38:	str	x0, [sp, #104]
  401e3c:	ldr	x0, [sp, #104]
  401e40:	cmp	x0, #0x0
  401e44:	b.ne	401e6c <setregid@plt+0xacc>  // b.any
  401e48:	adrp	x0, 402000 <setregid@plt+0xc60>
  401e4c:	add	x1, x0, #0x473
  401e50:	adrp	x0, 402000 <setregid@plt+0xc60>
  401e54:	add	x3, x0, #0x920
  401e58:	mov	w2, #0xad                  	// #173
  401e5c:	mov	w0, #0x0                   	// #0
  401e60:	bl	401380 <log_oom_internal@plt>
  401e64:	mov	w19, w0
  401e68:	b	4022e8 <setregid@plt+0xf48>
  401e6c:	ldr	w0, [sp, #48]
  401e70:	add	w1, w0, #0x1
  401e74:	str	w1, [sp, #48]
  401e78:	ldr	x2, [sp, #104]
  401e7c:	add	x1, sp, #0xb8
  401e80:	sub	x1, x1, #0x30
  401e84:	mov	w0, w0
  401e88:	str	x2, [x1, x0, lsl #3]
  401e8c:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401e90:	add	x0, x0, #0x2c
  401e94:	ldr	w0, [x0]
  401e98:	cmp	w0, #0x0
  401e9c:	b.le	401f10 <setregid@plt+0xb70>
  401ea0:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401ea4:	add	x0, x0, #0x2c
  401ea8:	ldr	w0, [x0]
  401eac:	add	x3, sp, #0x70
  401eb0:	mov	w2, w0
  401eb4:	adrp	x0, 402000 <setregid@plt+0xc60>
  401eb8:	add	x1, x0, #0x6f0
  401ebc:	mov	x0, x3
  401ec0:	bl	401320 <asprintf@plt>
  401ec4:	cmp	w0, #0x0
  401ec8:	b.ge	401ef0 <setregid@plt+0xb50>  // b.tcont
  401ecc:	adrp	x0, 402000 <setregid@plt+0xc60>
  401ed0:	add	x1, x0, #0x473
  401ed4:	adrp	x0, 402000 <setregid@plt+0xc60>
  401ed8:	add	x3, x0, #0x920
  401edc:	mov	w2, #0xb4                  	// #180
  401ee0:	mov	w0, #0x0                   	// #0
  401ee4:	bl	401380 <log_oom_internal@plt>
  401ee8:	mov	w19, w0
  401eec:	b	4022e8 <setregid@plt+0xf48>
  401ef0:	ldr	w0, [sp, #48]
  401ef4:	add	w1, w0, #0x1
  401ef8:	str	w1, [sp, #48]
  401efc:	ldr	x2, [sp, #112]
  401f00:	add	x1, sp, #0xb8
  401f04:	sub	x1, x1, #0x30
  401f08:	mov	w0, w0
  401f0c:	str	x2, [x1, x0, lsl #3]
  401f10:	ldr	w0, [sp, #48]
  401f14:	add	w1, w0, #0x1
  401f18:	str	w1, [sp, #48]
  401f1c:	add	x1, sp, #0xb8
  401f20:	sub	x1, x1, #0x30
  401f24:	mov	w0, w0
  401f28:	str	xzr, [x1, x0, lsl #3]
  401f2c:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401f30:	add	x0, x0, #0x18
  401f34:	ldr	w0, [x0]
  401f38:	sxtw	x0, w0
  401f3c:	lsl	x0, x0, #3
  401f40:	ldr	x1, [sp, #32]
  401f44:	add	x1, x1, x0
  401f48:	add	x0, sp, #0x88
  401f4c:	mov	x2, x1
  401f50:	mov	x1, x0
  401f54:	mov	x0, #0x2                   	// #2
  401f58:	bl	401220 <strv_env_merge@plt>
  401f5c:	str	x0, [sp, #128]
  401f60:	ldr	x0, [sp, #128]
  401f64:	cmp	x0, #0x0
  401f68:	b.ne	401f90 <setregid@plt+0xbf0>  // b.any
  401f6c:	adrp	x0, 402000 <setregid@plt+0xc60>
  401f70:	add	x1, x0, #0x473
  401f74:	adrp	x0, 402000 <setregid@plt+0xc60>
  401f78:	add	x3, x0, #0x920
  401f7c:	mov	w2, #0xbd                  	// #189
  401f80:	mov	w0, #0x0                   	// #0
  401f84:	bl	401380 <log_oom_internal@plt>
  401f88:	mov	w19, w0
  401f8c:	b	4022e8 <setregid@plt+0xf48>
  401f90:	ldr	x0, [sp, #128]
  401f94:	bl	4016c0 <setregid@plt+0x320>
  401f98:	and	w0, w0, #0xff
  401f9c:	cmp	w0, #0x0
  401fa0:	b.eq	401fac <setregid@plt+0xc0c>  // b.none
  401fa4:	mov	w19, #0x0                   	// #0
  401fa8:	b	4022e8 <setregid@plt+0xf48>
  401fac:	ldr	x2, [sp, #128]
  401fb0:	adrp	x0, 402000 <setregid@plt+0xc60>
  401fb4:	add	x1, x0, #0x700
  401fb8:	mov	x0, x2
  401fbc:	bl	401700 <setregid@plt+0x360>
  401fc0:	str	x0, [sp, #120]
  401fc4:	ldr	x0, [sp, #120]
  401fc8:	cmp	x0, #0x0
  401fcc:	b.ne	401ff4 <setregid@plt+0xc54>  // b.any
  401fd0:	adrp	x0, 402000 <setregid@plt+0xc60>
  401fd4:	add	x1, x0, #0x473
  401fd8:	adrp	x0, 402000 <setregid@plt+0xc60>
  401fdc:	add	x3, x0, #0x920
  401fe0:	mov	w2, #0xc4                  	// #196
  401fe4:	mov	w0, #0x0                   	// #0
  401fe8:	bl	401380 <log_oom_internal@plt>
  401fec:	mov	w19, w0
  401ff0:	b	4022e8 <setregid@plt+0xf48>
  401ff4:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  401ff8:	add	x0, x0, #0x4
  401ffc:	ldr	w0, [x0]
  402000:	cmn	w0, #0x1
  402004:	b.eq	4020b4 <setregid@plt+0xd14>  // b.none
  402008:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  40200c:	add	x0, x0, #0x4
  402010:	ldr	w0, [x0]
  402014:	mov	w1, #0xffffffff            	// #-1
  402018:	bl	4013a0 <setregid@plt>
  40201c:	cmp	w0, #0x0
  402020:	b.ge	4020b4 <setregid@plt+0xd14>  // b.tcont
  402024:	mov	w0, #0x3                   	// #3
  402028:	str	w0, [sp, #56]
  40202c:	bl	401260 <__errno_location@plt>
  402030:	ldr	w0, [x0]
  402034:	str	w0, [sp, #60]
  402038:	str	wzr, [sp, #64]
  40203c:	ldr	w0, [sp, #64]
  402040:	bl	401390 <log_get_max_level_realm@plt>
  402044:	mov	w1, w0
  402048:	ldr	w0, [sp, #56]
  40204c:	and	w0, w0, #0x7
  402050:	cmp	w1, w0
  402054:	b.lt	40209c <setregid@plt+0xcfc>  // b.tstop
  402058:	ldr	w0, [sp, #64]
  40205c:	lsl	w1, w0, #10
  402060:	ldr	w0, [sp, #56]
  402064:	orr	w6, w1, w0
  402068:	adrp	x0, 402000 <setregid@plt+0xc60>
  40206c:	add	x1, x0, #0x473
  402070:	adrp	x0, 402000 <setregid@plt+0xc60>
  402074:	add	x5, x0, #0x708
  402078:	adrp	x0, 402000 <setregid@plt+0xc60>
  40207c:	add	x4, x0, #0x920
  402080:	mov	w3, #0xcc                  	// #204
  402084:	mov	x2, x1
  402088:	ldr	w1, [sp, #60]
  40208c:	mov	w0, w6
  402090:	bl	4012d0 <log_internal_realm@plt>
  402094:	mov	w19, w0
  402098:	b	4022e8 <setregid@plt+0xf48>
  40209c:	ldr	w0, [sp, #60]
  4020a0:	cmp	w0, #0x0
  4020a4:	cneg	w0, w0, lt  // lt = tstop
  4020a8:	and	w0, w0, #0xff
  4020ac:	neg	w19, w0
  4020b0:	b	4022e8 <setregid@plt+0xf48>
  4020b4:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  4020b8:	add	x0, x0, #0x0
  4020bc:	ldr	w0, [x0]
  4020c0:	cmn	w0, #0x1
  4020c4:	b.eq	402174 <setregid@plt+0xdd4>  // b.none
  4020c8:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  4020cc:	add	x0, x0, #0x0
  4020d0:	ldr	w0, [x0]
  4020d4:	mov	w1, #0xffffffff            	// #-1
  4020d8:	bl	4011c0 <setreuid@plt>
  4020dc:	cmp	w0, #0x0
  4020e0:	b.ge	402174 <setregid@plt+0xdd4>  // b.tcont
  4020e4:	mov	w0, #0x3                   	// #3
  4020e8:	str	w0, [sp, #68]
  4020ec:	bl	401260 <__errno_location@plt>
  4020f0:	ldr	w0, [x0]
  4020f4:	str	w0, [sp, #72]
  4020f8:	str	wzr, [sp, #76]
  4020fc:	ldr	w0, [sp, #76]
  402100:	bl	401390 <log_get_max_level_realm@plt>
  402104:	mov	w1, w0
  402108:	ldr	w0, [sp, #68]
  40210c:	and	w0, w0, #0x7
  402110:	cmp	w1, w0
  402114:	b.lt	40215c <setregid@plt+0xdbc>  // b.tstop
  402118:	ldr	w0, [sp, #76]
  40211c:	lsl	w1, w0, #10
  402120:	ldr	w0, [sp, #68]
  402124:	orr	w6, w1, w0
  402128:	adrp	x0, 402000 <setregid@plt+0xc60>
  40212c:	add	x1, x0, #0x473
  402130:	adrp	x0, 402000 <setregid@plt+0xc60>
  402134:	add	x5, x0, #0x728
  402138:	adrp	x0, 402000 <setregid@plt+0xc60>
  40213c:	add	x4, x0, #0x920
  402140:	mov	w3, #0xd0                  	// #208
  402144:	mov	x2, x1
  402148:	ldr	w1, [sp, #72]
  40214c:	mov	w0, w6
  402150:	bl	4012d0 <log_internal_realm@plt>
  402154:	mov	w19, w0
  402158:	b	4022e8 <setregid@plt+0xf48>
  40215c:	ldr	w0, [sp, #72]
  402160:	cmp	w0, #0x0
  402164:	cneg	w0, w0, lt  // lt = tstop
  402168:	and	w0, w0, #0xff
  40216c:	neg	w19, w0
  402170:	b	4022e8 <setregid@plt+0xf48>
  402174:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  402178:	add	x0, x0, #0x2c
  40217c:	ldr	w0, [x0]
  402180:	cmp	w0, #0x0
  402184:	b.ne	402190 <setregid@plt+0xdf0>  // b.any
  402188:	bl	401170 <getppid@plt>
  40218c:	b	40219c <setregid@plt+0xdfc>
  402190:	adrp	x0, 413000 <__stack_chk_guard@@GLIBC_2.17+0x380>
  402194:	add	x0, x0, #0x2c
  402198:	ldr	w0, [x0]
  40219c:	ldr	x1, [sp, #120]
  4021a0:	mov	x2, x1
  4021a4:	mov	w1, #0x0                   	// #0
  4021a8:	bl	401210 <sd_pid_notify@plt>
  4021ac:	str	w0, [sp, #52]
  4021b0:	ldr	w0, [sp, #52]
  4021b4:	cmp	w0, #0x0
  4021b8:	b.ge	402248 <setregid@plt+0xea8>  // b.tcont
  4021bc:	mov	w0, #0x3                   	// #3
  4021c0:	str	w0, [sp, #92]
  4021c4:	ldr	w0, [sp, #52]
  4021c8:	str	w0, [sp, #96]
  4021cc:	str	wzr, [sp, #100]
  4021d0:	ldr	w0, [sp, #100]
  4021d4:	bl	401390 <log_get_max_level_realm@plt>
  4021d8:	mov	w1, w0
  4021dc:	ldr	w0, [sp, #92]
  4021e0:	and	w0, w0, #0x7
  4021e4:	cmp	w1, w0
  4021e8:	b.lt	402230 <setregid@plt+0xe90>  // b.tstop
  4021ec:	ldr	w0, [sp, #100]
  4021f0:	lsl	w1, w0, #10
  4021f4:	ldr	w0, [sp, #92]
  4021f8:	orr	w6, w1, w0
  4021fc:	adrp	x0, 402000 <setregid@plt+0xc60>
  402200:	add	x1, x0, #0x473
  402204:	adrp	x0, 402000 <setregid@plt+0xc60>
  402208:	add	x5, x0, #0x748
  40220c:	adrp	x0, 402000 <setregid@plt+0xc60>
  402210:	add	x4, x0, #0x920
  402214:	mov	w3, #0xd4                  	// #212
  402218:	mov	x2, x1
  40221c:	ldr	w1, [sp, #96]
  402220:	mov	w0, w6
  402224:	bl	4012d0 <log_internal_realm@plt>
  402228:	mov	w19, w0
  40222c:	b	4022e8 <setregid@plt+0xf48>
  402230:	ldr	w0, [sp, #96]
  402234:	cmp	w0, #0x0
  402238:	cneg	w0, w0, lt  // lt = tstop
  40223c:	and	w0, w0, #0xff
  402240:	neg	w19, w0
  402244:	b	4022e8 <setregid@plt+0xf48>
  402248:	ldr	w0, [sp, #52]
  40224c:	cmp	w0, #0x0
  402250:	b.ne	4022e4 <setregid@plt+0xf44>  // b.any
  402254:	mov	w0, #0x3                   	// #3
  402258:	str	w0, [sp, #80]
  40225c:	mov	w0, #0x5f                  	// #95
  402260:	movk	w0, #0x4000, lsl #16
  402264:	str	w0, [sp, #84]
  402268:	str	wzr, [sp, #88]
  40226c:	ldr	w0, [sp, #88]
  402270:	bl	401390 <log_get_max_level_realm@plt>
  402274:	mov	w1, w0
  402278:	ldr	w0, [sp, #80]
  40227c:	and	w0, w0, #0x7
  402280:	cmp	w1, w0
  402284:	b.lt	4022cc <setregid@plt+0xf2c>  // b.tstop
  402288:	ldr	w0, [sp, #88]
  40228c:	lsl	w1, w0, #10
  402290:	ldr	w0, [sp, #80]
  402294:	orr	w6, w1, w0
  402298:	adrp	x0, 402000 <setregid@plt+0xc60>
  40229c:	add	x1, x0, #0x473
  4022a0:	adrp	x0, 402000 <setregid@plt+0xc60>
  4022a4:	add	x5, x0, #0x770
  4022a8:	adrp	x0, 402000 <setregid@plt+0xc60>
  4022ac:	add	x4, x0, #0x920
  4022b0:	mov	w3, #0xd6                  	// #214
  4022b4:	mov	x2, x1
  4022b8:	ldr	w1, [sp, #84]
  4022bc:	mov	w0, w6
  4022c0:	bl	4012d0 <log_internal_realm@plt>
  4022c4:	mov	w19, w0
  4022c8:	b	4022e8 <setregid@plt+0xf48>
  4022cc:	ldr	w0, [sp, #84]
  4022d0:	cmp	w0, #0x0
  4022d4:	cneg	w0, w0, lt  // lt = tstop
  4022d8:	and	w0, w0, #0xff
  4022dc:	neg	w19, w0
  4022e0:	b	4022e8 <setregid@plt+0xf48>
  4022e4:	mov	w19, #0x0                   	// #0
  4022e8:	add	x0, sp, #0x80
  4022ec:	bl	40168c <setregid@plt+0x2ec>
  4022f0:	add	x0, sp, #0x78
  4022f4:	bl	4015a8 <setregid@plt+0x208>
  4022f8:	add	x0, sp, #0x70
  4022fc:	bl	4015a8 <setregid@plt+0x208>
  402300:	add	x0, sp, #0x68
  402304:	bl	4015a8 <setregid@plt+0x208>
  402308:	mov	w1, w19
  40230c:	adrp	x0, 412000 <setregid@plt+0x10c60>
  402310:	add	x0, x0, #0xc80
  402314:	ldr	x2, [sp, #168]
  402318:	ldr	x0, [x0]
  40231c:	eor	x0, x2, x0
  402320:	cmp	x0, #0x0
  402324:	b.eq	40232c <setregid@plt+0xf8c>  // b.none
  402328:	bl	401290 <__stack_chk_fail@plt>
  40232c:	mov	w0, w1
  402330:	ldr	x19, [sp, #16]
  402334:	ldp	x29, x30, [sp], #176
  402338:	ret
  40233c:	stp	x29, x30, [sp, #-48]!
  402340:	mov	x29, sp
  402344:	str	w0, [sp, #28]
  402348:	str	x1, [sp, #16]
  40234c:	ldr	x1, [sp, #16]
  402350:	ldr	w0, [sp, #28]
  402354:	bl	4015cc <setregid@plt+0x22c>
  402358:	ldr	x1, [sp, #16]
  40235c:	ldr	w0, [sp, #28]
  402360:	bl	401d2c <setregid@plt+0x98c>
  402364:	str	w0, [sp, #44]
  402368:	bl	4012a0 <ask_password_agent_close@plt>
  40236c:	bl	4011a0 <polkit_agent_close@plt>
  402370:	bl	4012c0 <pager_close@plt>
  402374:	bl	401350 <mac_selinux_finish@plt>
  402378:	bl	401604 <setregid@plt+0x264>
  40237c:	ldr	w0, [sp, #44]
  402380:	lsr	w0, w0, #31
  402384:	ldp	x29, x30, [sp], #48
  402388:	ret
  40238c:	nop
  402390:	stp	x29, x30, [sp, #-64]!
  402394:	mov	x29, sp
  402398:	stp	x19, x20, [sp, #16]
  40239c:	adrp	x20, 412000 <setregid@plt+0x10c60>
  4023a0:	add	x20, x20, #0xc78
  4023a4:	stp	x21, x22, [sp, #32]
  4023a8:	adrp	x21, 412000 <setregid@plt+0x10c60>
  4023ac:	add	x21, x21, #0xc70
  4023b0:	sub	x20, x20, x21
  4023b4:	mov	w22, w0
  4023b8:	stp	x23, x24, [sp, #48]
  4023bc:	mov	x23, x1
  4023c0:	mov	x24, x2
  4023c4:	bl	401130 <getppid@plt-0x40>
  4023c8:	cmp	xzr, x20, asr #3
  4023cc:	b.eq	4023f8 <setregid@plt+0x1058>  // b.none
  4023d0:	asr	x20, x20, #3
  4023d4:	mov	x19, #0x0                   	// #0
  4023d8:	ldr	x3, [x21, x19, lsl #3]
  4023dc:	mov	x2, x24
  4023e0:	add	x19, x19, #0x1
  4023e4:	mov	x1, x23
  4023e8:	mov	w0, w22
  4023ec:	blr	x3
  4023f0:	cmp	x20, x19
  4023f4:	b.ne	4023d8 <setregid@plt+0x1038>  // b.any
  4023f8:	ldp	x19, x20, [sp, #16]
  4023fc:	ldp	x21, x22, [sp, #32]
  402400:	ldp	x23, x24, [sp, #48]
  402404:	ldp	x29, x30, [sp], #64
  402408:	ret
  40240c:	nop
  402410:	ret

Disassembly of section .fini:

0000000000402414 <.fini>:
  402414:	stp	x29, x30, [sp, #-16]!
  402418:	mov	x29, sp
  40241c:	ldp	x29, x30, [sp], #16
  402420:	ret
