{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1466592232590 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "portable EP3C5E144C8 " "Selected device EP3C5E144C8 for design \"portable\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1466592232605 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1466592232699 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1466592232699 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|pll7 Cyclone III PLL " "Implemented PLL \"pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|pll7\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|wire_pll7_clk\[0\] 1 10000 0 0 " "Implementing clock multiplication of 1, clock division of 10000, and phase shift of 0 degrees (0 ps) for pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 150 -1 0 } } { "" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 421 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1466592232840 ""}  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 150 -1 0 } } { "" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 421 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1466592232840 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|pll7 Cyclone III PLL " "Implemented PLL \"pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|pll7\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[0\] 1 5000 0 0 " "Implementing clock multiplication of 1, clock division of 5000, and phase shift of 0 degrees (0 ps) for pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 443 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1466592232840 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[1\] 2 25 0 0 " "Implementing clock multiplication of 2, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[1\] port" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 444 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1466592232840 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[3\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[3\] port" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 446 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1466592232840 ""}  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 443 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1466592232840 ""}
{ "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_MAIN" "pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|pll7 " "The input clock frequency specification of PLL \"pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|pll7\" is different from the output clock frequency specification of the source PLLs that are driving it" { { "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_DETAIL" "pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|pll7 0 pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|pll7 0 100.0 MHz 0.0 MHz " "Input port inclk\[0\] of PLL \"pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|pll7\" and its source clk\[0\] (the output port of PLL \"pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|pll7\") have different specified frequencies, 100.0 MHz and 0.0 MHz respectively" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 150 -1 0 } } { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 264 0 0 } } { "db/ip/pll/pll.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/pll.v" 48 0 0 } } { "portable_shell.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable_shell.v" 88 0 0 } } { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_0.v" 150 -1 0 } } { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_0.v" 282 0 0 } } { "db/ip/pll/pll.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/pll.v" 34 0 0 } }  } 1 15043 "Input port inclk\[%2!d!\] of PLL \"%1!s!\" and its source clk\[%4!d!\] (the output port of PLL \"%3!s!\") have different specified frequencies, %5!s! and %6!s! respectively" 0 0 "Quartus II" 0 -1 1466592232855 ""}  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 150 -1 0 } } { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 264 0 0 } } { "db/ip/pll/pll.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/pll.v" 48 0 0 } } { "portable_shell.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable_shell.v" 88 0 0 } }  } 1 15042 "The input clock frequency specification of PLL \"%1!s!\" is different from the output clock frequency specification of the source PLLs that are driving it" 0 0 "Fitter" 0 -1 1466592232855 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1466592232871 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1466592232871 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10E144C8 " "Device EP3C10E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1466592233058 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C8 " "Device EP3C16E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1466592233058 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C8 " "Device EP3C25E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1466592233058 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1466592233058 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 1398 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1466592233058 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 1400 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1466592233058 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 1402 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1466592233058 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 1404 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1466592233058 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 1406 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1466592233058 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1466592233058 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1466592233058 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|pll7 Cyclone III PLL " "Implemented PLL \"pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|pll7\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[0\] 1 5000 0 0 " "Implementing clock multiplication of 1, clock division of 5000, and phase shift of 0 degrees (0 ps) for pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 443 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1466592233527 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[1\] 2 25 0 0 " "Implementing clock multiplication of 2, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[1\] port" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 444 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1466592233527 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[3\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[3\] port" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 446 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1466592233527 ""}  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 443 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1466592233527 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|pll7 Cyclone III PLL " "Implemented PLL \"pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|pll7\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|wire_pll7_clk\[0\] 1 10000 0 0 " "Implementing clock multiplication of 1, clock division of 10000, and phase shift of 0 degrees (0 ps) for pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 150 -1 0 } } { "" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 421 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1466592233527 ""}  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 150 -1 0 } } { "" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 421 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1466592233527 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/bzhou/owncloud/workspace/fpga/fpga_portable 2.5 uart/db/ip/pll/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/bzhou/owncloud/workspace/fpga/fpga_portable 2.5 uart/db/ip/pll/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1466592233777 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1466592233777 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1466592233777 ""}
{ "Warning" "WSTA_GENERATED_CLOCK_OVERFLOW" "u0\|altpll_1\|sd1\|pll7\|clk\[0\] -2147483.647 2147483.647 " "The period, rise edge, or fall edge of clock: u0\|altpll_1\|sd1\|pll7\|clk\[0\] was found to be outside of the range of acceptable time values.  The minimum acceptable time value is -2147483.647 and the maximum acceptable time value is 2147483.647. This clock will be ignored." {  } {  } 0 332007 "The period, rise edge, or fall edge of clock: %1!s! was found to be outside of the range of acceptable time values.  The minimum acceptable time value is %2!s! and the maximum acceptable time value is %3!s!. This clock will be ignored." 0 0 "Fitter" 0 -1 1466592233777 ""}
{ "Warning" "WSTA_INVALID_RISE_FALL_TIMES_FOR_CLOCK" "u0\|altpll_1\|sd1\|pll7\|clk\[0\] -2147483.647 -2147483.647 " "The calculated rise and fall waveform edges for clock: u0\|altpll_1\|sd1\|pll7\|clk\[0\] were found to be identical (rise: -2147483.647, fall: -2147483.647). This clock will be ignored." {  } {  } 0 332005 "The calculated rise and fall waveform edges for clock: %1!s! were found to be identical (rise: %2!s!, fall: %3!s!). This clock will be ignored." 0 0 "Fitter" 0 -1 1466592233777 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1466592233793 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1466592233793 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_1\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: u0\|altpll_1\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1466592233793 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1466592233793 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1466592233793 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_in~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node clock_in~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466592233871 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset " "Destination node reset" {  } { { "portable_shell.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable_shell.v" 74 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 474 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466592233871 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1466592233871 ""}  } { { "portable_shell.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable_shell.v" 51 0 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_in~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 1385 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466592233871 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466592233871 ""}  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_0.v" 192 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:u0|pll_altpll_0:altpll_0|pll_altpll_0_altpll_1vn2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 443 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466592233871 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466592233871 ""}  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_0.v" 192 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:u0|pll_altpll_0:altpll_0|pll_altpll_0_altpll_1vn2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 443 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466592233871 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[3\] (placed in counter C3 of PLL_1) " "Automatically promoted node pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[3\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466592233871 ""}  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_0.v" 192 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:u0|pll_altpll_0:altpll_0|pll_altpll_0_altpll_1vn2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 443 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466592233871 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_2) " "Automatically promoted node pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466592233871 ""}  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 192 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:u0|pll_altpll_1:altpll_1|pll_altpll_1_altpll_b942:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 421 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466592233871 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "portable:p0\|ADCCTL:adcctl1\|spi:spi1\|sclk_intern  " "Automatically promoted node portable:p0\|ADCCTL:adcctl1\|spi:spi1\|sclk_intern " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466592233871 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "portable:p0\|ADCCTL:adcctl1\|spi:spi1\|state.TRANS " "Destination node portable:p0\|ADCCTL:adcctl1\|spi:spi1\|state.TRANS" {  } { { "spi.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/spi.v" 47 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portable:p0|ADCCTL:adcctl1|spi:spi1|state.TRANS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 209 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466592233871 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "portable:p0\|ADCCTL:adcctl1\|spi:spi1\|sclk " "Destination node portable:p0\|ADCCTL:adcctl1\|spi:spi1\|sclk" {  } { { "spi.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/spi.v" 34 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portable:p0|ADCCTL:adcctl1|spi:spi1|sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 202 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466592233871 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "portable:p0\|ADCCTL:adcctl1\|spi:spi1\|sclk_intern~0 " "Destination node portable:p0\|ADCCTL:adcctl1\|spi:spi1\|sclk_intern~0" {  } { { "spi.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/spi.v" 56 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portable:p0|ADCCTL:adcctl1|spi:spi1|sclk_intern~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 1300 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466592233871 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1466592233871 ""}  } { { "spi.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/spi.v" 56 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portable:p0|ADCCTL:adcctl1|spi:spi1|sclk_intern } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 203 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466592233871 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "portable:p0\|ADCCTL:adcctl2\|spi:spi1\|sclk_intern  " "Automatically promoted node portable:p0\|ADCCTL:adcctl2\|spi:spi1\|sclk_intern " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466592233871 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "portable:p0\|ADCCTL:adcctl2\|spi:spi1\|sclk~1 " "Destination node portable:p0\|ADCCTL:adcctl2\|spi:spi1\|sclk~1" {  } { { "spi.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/spi.v" 34 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portable:p0|ADCCTL:adcctl2|spi:spi1|sclk~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 714 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466592233871 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "portable:p0\|ADCCTL:adcctl2\|spi:spi1\|sclk_intern~0 " "Destination node portable:p0\|ADCCTL:adcctl2\|spi:spi1\|sclk_intern~0" {  } { { "spi.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/spi.v" 56 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portable:p0|ADCCTL:adcctl2|spi:spi1|sclk_intern~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 1299 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466592233871 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1466592233871 ""}  } { { "spi.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/spi.v" 56 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portable:p0|ADCCTL:adcctl2|spi:spi1|sclk_intern } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 477 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466592233871 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "portable:p0\|ADCCTL:adcctl1\|spi:spi1\|sclk  " "Automatically promoted node portable:p0\|ADCCTL:adcctl1\|spi:spi1\|sclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466592233871 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc1_sclk~output " "Destination node adc1_sclk~output" {  } { { "portable_shell.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable_shell.v" 59 0 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc1_sclk~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 1342 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466592233871 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1466592233871 ""}  } { { "spi.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/spi.v" 34 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portable:p0|ADCCTL:adcctl1|spi:spi1|sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 202 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466592233871 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "portable:p0\|SCANCTL:scan1\|FSO~0  " "Automatically promoted node portable:p0\|SCANCTL:scan1\|FSO~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466592233871 ""}  } { { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portable:p0|SCANCTL:scan1|FSO~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 612 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466592233871 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1466592234166 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1466592234166 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1466592234166 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1466592234182 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1466592234182 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1466592234182 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1466592234182 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1466592234182 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1466592234461 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1466592234461 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1466592234461 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|pll7 0 " "PLL \"pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|pll7\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|pll7 driven by pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|pll7\" is driven by pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[0\]~clkctrl" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 150 -1 0 } } { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 264 0 0 } } { "db/ip/pll/pll.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/pll.v" 48 0 0 } } { "portable_shell.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable_shell.v" 88 0 0 } } { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_0.v" 150 -1 0 } } { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_0.v" 282 0 0 } } { "db/ip/pll/pll.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/pll.v" 34 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Quartus II" 0 -1 1466592234492 ""}  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 150 -1 0 } } { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 264 0 0 } } { "db/ip/pll/pll.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/pll.v" 48 0 0 } } { "portable_shell.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable_shell.v" 88 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1466592234492 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|pll7 compensate_clock 0 " "PLL \"pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|pll7\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 150 -1 0 } } { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 264 0 0 } } { "db/ip/pll/pll.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/pll.v" 48 0 0 } } { "portable_shell.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable_shell.v" 88 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1466592234492 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|pll7 clk\[0\] out_1~output " "PLL \"pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|pll7\" output port clk\[0\] feeds output pin \"out_1~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 150 -1 0 } } { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 264 0 0 } } { "db/ip/pll/pll.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/pll.v" 48 0 0 } } { "portable_shell.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable_shell.v" 88 0 0 } } { "portable_shell.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable_shell.v" 56 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1466592234492 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466592234508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1466592235283 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466592235502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1466592235510 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1466592236634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466592236634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1466592236963 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1466592237901 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1466592237901 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466592239280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1466592239296 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1466592239296 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.95 " "Total time spent on timing analysis during the Fitter is 0.95 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1466592239311 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1466592239351 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1466592239719 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1466592239784 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1466592240062 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466592240879 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/output_files/portable.fit.smsg " "Generated suppressed messages file C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/output_files/portable.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1466592241348 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "843 " "Peak virtual memory: 843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466592241848 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 22 12:44:01 2016 " "Processing ended: Wed Jun 22 12:44:01 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466592241848 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466592241848 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466592241848 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1466592241848 ""}
