TOOL:	xrun(64)	22.03-s001: Started on Apr 10, 2024 at 11:18:09 -03
xrun(64): 22.03-s001: (c) Copyright 1995-2022 Cadence Design Systems, Inc.
Recompiling... reason: file './counter.sv' is newer than expected.
	expected: Wed Apr 10 11:17:51 2024
	actual:   Wed Apr 10 11:18:08 2024
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		counterclass
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                   1       1
		Registers:                 7       8
		Initial blocks:            2       2
		SV Class declarations:     1       1
		SV Class specializations:  1       1
	Writing initial simulation snapshot: worklib.counterclass:sv
Loading snapshot worklib.counterclass:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /home/cadence/cadence/installsXCELIUM2203/tools/xcelium/files/xmsimrc
xcelium> run
counter unloaded value:  0
loading value 10 to counter
counter value: 10
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL:	xrun(64)	22.03-s001: Exiting on Apr 10, 2024 at 11:18:09 -03  (total: 00:00:00)
