
ELEC3040_Lab4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000518  0800018c  0800018c  0000118c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080006a4  080006a4  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080006a4  080006a4  00002004  2**0
                  CONTENTS
  4 .ARM          00000000  080006a4  080006a4  00002004  2**0
                  CONTENTS
  5 .preinit_array 00000000  080006a4  080006a4  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080006a4  080006a4  000016a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080006a8  080006a8  000016a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  080006ac  00002000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000030  20000004  080006b0  00002004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000034  080006b0  00002034  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001b95  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000005a4  00000000  00000000  00003bc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000218  00000000  00000000  00004170  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000017c  00000000  00000000  00004388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d8bc  00000000  00000000  00004504  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000022fa  00000000  00000000  00021dc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b4e2e  00000000  00000000  000240ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d8ee8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000006a4  00000000  00000000  000d8f2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000d95d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	@ (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	20000004 	.word	0x20000004
 80001a8:	00000000 	.word	0x00000000
 80001ac:	0800068c 	.word	0x0800068c

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	@ (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	@ (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	@ (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000008 	.word	0x20000008
 80001c8:	0800068c 	.word	0x0800068c

080001cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001cc:	b480      	push	{r7}
 80001ce:	b083      	sub	sp, #12
 80001d0:	af00      	add	r7, sp, #0
 80001d2:	4603      	mov	r3, r0
 80001d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001da:	2b00      	cmp	r3, #0
 80001dc:	db0b      	blt.n	80001f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001de:	79fb      	ldrb	r3, [r7, #7]
 80001e0:	f003 021f 	and.w	r2, r3, #31
 80001e4:	4907      	ldr	r1, [pc, #28]	@ (8000204 <__NVIC_EnableIRQ+0x38>)
 80001e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001ea:	095b      	lsrs	r3, r3, #5
 80001ec:	2001      	movs	r0, #1
 80001ee:	fa00 f202 	lsl.w	r2, r0, r2
 80001f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80001f6:	bf00      	nop
 80001f8:	370c      	adds	r7, #12
 80001fa:	46bd      	mov	sp, r7
 80001fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000200:	4770      	bx	lr
 8000202:	bf00      	nop
 8000204:	e000e100 	.word	0xe000e100

08000208 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000208:	b480      	push	{r7}
 800020a:	b083      	sub	sp, #12
 800020c:	af00      	add	r7, sp, #0
 800020e:	4603      	mov	r3, r0
 8000210:	6039      	str	r1, [r7, #0]
 8000212:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000214:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000218:	2b00      	cmp	r3, #0
 800021a:	db0a      	blt.n	8000232 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800021c:	683b      	ldr	r3, [r7, #0]
 800021e:	b2da      	uxtb	r2, r3
 8000220:	490c      	ldr	r1, [pc, #48]	@ (8000254 <__NVIC_SetPriority+0x4c>)
 8000222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000226:	0112      	lsls	r2, r2, #4
 8000228:	b2d2      	uxtb	r2, r2
 800022a:	440b      	add	r3, r1
 800022c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000230:	e00a      	b.n	8000248 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000232:	683b      	ldr	r3, [r7, #0]
 8000234:	b2da      	uxtb	r2, r3
 8000236:	4908      	ldr	r1, [pc, #32]	@ (8000258 <__NVIC_SetPriority+0x50>)
 8000238:	79fb      	ldrb	r3, [r7, #7]
 800023a:	f003 030f 	and.w	r3, r3, #15
 800023e:	3b04      	subs	r3, #4
 8000240:	0112      	lsls	r2, r2, #4
 8000242:	b2d2      	uxtb	r2, r2
 8000244:	440b      	add	r3, r1
 8000246:	761a      	strb	r2, [r3, #24]
}
 8000248:	bf00      	nop
 800024a:	370c      	adds	r7, #12
 800024c:	46bd      	mov	sp, r7
 800024e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000252:	4770      	bx	lr
 8000254:	e000e100 	.word	0xe000e100
 8000258:	e000ed00 	.word	0xe000ed00

0800025c <main>:
void delay(void);
void count(void);
void EXTI1_IRQHandler(void);
void EXTI2_IRQHandler(void);

int main(void) {
 800025c:	b580      	push	{r7, lr}
 800025e:	af00      	add	r7, sp, #0
    PinSetup();      // Configure GPIO Pins
 8000260:	f000 f80e 	bl	8000280 <PinSetup>
    InterruptSetup(); // Configure Interrupts
 8000264:	f000 f862 	bl	800032c <InterruptSetup>

    while (1) {
        delay();
 8000268:	f000 f89a 	bl	80003a0 <delay>
        if (run) {  // Counting only happens when run == 1
 800026c:	4b03      	ldr	r3, [pc, #12]	@ (800027c <main+0x20>)
 800026e:	681b      	ldr	r3, [r3, #0]
 8000270:	2b00      	cmp	r3, #0
 8000272:	d0f9      	beq.n	8000268 <main+0xc>
            count();
 8000274:	f000 f8b4 	bl	80003e0 <count>
        delay();
 8000278:	e7f6      	b.n	8000268 <main+0xc>
 800027a:	bf00      	nop
 800027c:	20000028 	.word	0x20000028

08000280 <PinSetup>:
        }
    }
}

/* GPIO Pin Configuration */
void PinSetup() {
 8000280:	b480      	push	{r7}
 8000282:	af00      	add	r7, sp, #0
    // Enable GPIOA and GPIOB clocks
    RCC->AHB2ENR |= (1 << 0) | (1 << 1);  // Bit 0 (GPIOAEN), Bit 1 (GPIOBEN)
 8000284:	4b27      	ldr	r3, [pc, #156]	@ (8000324 <PinSetup+0xa4>)
 8000286:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000288:	4a26      	ldr	r2, [pc, #152]	@ (8000324 <PinSetup+0xa4>)
 800028a:	f043 0303 	orr.w	r3, r3, #3
 800028e:	64d3      	str	r3, [r2, #76]	@ 0x4c

    // Configure PA1 and PA2 as input (buttons)
    GPIOA->MODER &= ~((3 << (1 * 2)) | (3 << (2 * 2))); // PA1, PA2 as input
 8000290:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000294:	681b      	ldr	r3, [r3, #0]
 8000296:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800029a:	f023 033c 	bic.w	r3, r3, #60	@ 0x3c
 800029e:	6013      	str	r3, [r2, #0]

    // Enable pull-up resistors for PA1 and PA2
    GPIOA->PUPDR &= ~((3 << (1 * 2)) | (3 << (2 * 2)));  // Clear PA1, PA2 PUPDR bits
 80002a0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80002a4:	68db      	ldr	r3, [r3, #12]
 80002a6:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80002aa:	f023 033c 	bic.w	r3, r3, #60	@ 0x3c
 80002ae:	60d3      	str	r3, [r2, #12]
    GPIOA->PUPDR |= ((1 << (1 * 2)) | (1 << (2 * 2))); // 01 = Pull-Up
 80002b0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80002b4:	68db      	ldr	r3, [r3, #12]
 80002b6:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80002ba:	f043 0314 	orr.w	r3, r3, #20
 80002be:	60d3      	str	r3, [r2, #12]

    // Configure PA[8:5] as output for counter A
    GPIOA->MODER &= ~(0x0003FC00); // Clear PA[8:5] mode bits
 80002c0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80002c4:	681b      	ldr	r3, [r3, #0]
 80002c6:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80002ca:	f423 337f 	bic.w	r3, r3, #261120	@ 0x3fc00
 80002ce:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |= (0x00015400); // Set PA[8:5] as General-Purpose Output
 80002d0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80002d4:	681b      	ldr	r3, [r3, #0]
 80002d6:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80002da:	f443 33aa 	orr.w	r3, r3, #87040	@ 0x15400
 80002de:	6013      	str	r3, [r2, #0]

    // Configure PA[12:9] as output for counter B
    GPIOA->MODER &= ~(0x03FC0000); // Clear mode
 80002e0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80002e4:	681b      	ldr	r3, [r3, #0]
 80002e6:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80002ea:	f023 737f 	bic.w	r3, r3, #66846720	@ 0x3fc0000
 80002ee:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |= (0x00154000);  // Set as output
 80002f0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80002f4:	681b      	ldr	r3, [r3, #0]
 80002f6:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80002fa:	f443 13aa 	orr.w	r3, r3, #1392640	@ 0x154000
 80002fe:	6013      	str	r3, [r2, #0]

    // Configure PB3 and PB4 as output for LED indicators
    GPIOB->MODER &= ~((3 << (3 * 2)) | (3 << (4 * 2))); // Clear PB3, PB4 mode
 8000300:	4b09      	ldr	r3, [pc, #36]	@ (8000328 <PinSetup+0xa8>)
 8000302:	681b      	ldr	r3, [r3, #0]
 8000304:	4a08      	ldr	r2, [pc, #32]	@ (8000328 <PinSetup+0xa8>)
 8000306:	f423 7370 	bic.w	r3, r3, #960	@ 0x3c0
 800030a:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |= ((1 << (3 * 2)) | (1 << (4 * 2))); // Set PB3, PB4 as output
 800030c:	4b06      	ldr	r3, [pc, #24]	@ (8000328 <PinSetup+0xa8>)
 800030e:	681b      	ldr	r3, [r3, #0]
 8000310:	4a05      	ldr	r2, [pc, #20]	@ (8000328 <PinSetup+0xa8>)
 8000312:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8000316:	6013      	str	r3, [r2, #0]
}
 8000318:	bf00      	nop
 800031a:	46bd      	mov	sp, r7
 800031c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000320:	4770      	bx	lr
 8000322:	bf00      	nop
 8000324:	40021000 	.word	0x40021000
 8000328:	48000400 	.word	0x48000400

0800032c <InterruptSetup>:

/* Interrupt Configuration */
void InterruptSetup() {
 800032c:	b580      	push	{r7, lr}
 800032e:	af00      	add	r7, sp, #0
    // Enable SYSCFG Clock (needed for external interrupts)
    RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8000330:	4b18      	ldr	r3, [pc, #96]	@ (8000394 <InterruptSetup+0x68>)
 8000332:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000334:	4a17      	ldr	r2, [pc, #92]	@ (8000394 <InterruptSetup+0x68>)
 8000336:	f043 0301 	orr.w	r3, r3, #1
 800033a:	6613      	str	r3, [r2, #96]	@ 0x60

    // Configure PA1 as EXTI1 and PA2 as EXTI2
    SYSCFG->EXTICR[0] &= ~(SYSCFG_EXTICR1_EXTI1 | SYSCFG_EXTICR1_EXTI2);
 800033c:	4b16      	ldr	r3, [pc, #88]	@ (8000398 <InterruptSetup+0x6c>)
 800033e:	689b      	ldr	r3, [r3, #8]
 8000340:	4a15      	ldr	r2, [pc, #84]	@ (8000398 <InterruptSetup+0x6c>)
 8000342:	f423 63ee 	bic.w	r3, r3, #1904	@ 0x770
 8000346:	6093      	str	r3, [r2, #8]
    SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PA | SYSCFG_EXTICR1_EXTI2_PA);
 8000348:	4b13      	ldr	r3, [pc, #76]	@ (8000398 <InterruptSetup+0x6c>)
 800034a:	4a13      	ldr	r2, [pc, #76]	@ (8000398 <InterruptSetup+0x6c>)
 800034c:	689b      	ldr	r3, [r3, #8]
 800034e:	6093      	str	r3, [r2, #8]

    // Configure EXTI for PA1 (BTN1) and PA2 (BTN2)
    EXTI->IMR1 |= (EXTI_IMR1_IM1 | EXTI_IMR1_IM2);  // Unmask EXTI1 and EXTI2
 8000350:	4b12      	ldr	r3, [pc, #72]	@ (800039c <InterruptSetup+0x70>)
 8000352:	681b      	ldr	r3, [r3, #0]
 8000354:	4a11      	ldr	r2, [pc, #68]	@ (800039c <InterruptSetup+0x70>)
 8000356:	f043 0306 	orr.w	r3, r3, #6
 800035a:	6013      	str	r3, [r2, #0]
    EXTI->FTSR1 |= (EXTI_FTSR1_FT1 | EXTI_FTSR1_FT2); // Falling edge trigger
 800035c:	4b0f      	ldr	r3, [pc, #60]	@ (800039c <InterruptSetup+0x70>)
 800035e:	68db      	ldr	r3, [r3, #12]
 8000360:	4a0e      	ldr	r2, [pc, #56]	@ (800039c <InterruptSetup+0x70>)
 8000362:	f043 0306 	orr.w	r3, r3, #6
 8000366:	60d3      	str	r3, [r2, #12]

    // Clear any pending EXTI interrupts
    EXTI->PR1 |= (EXTI_PR1_PIF1 | EXTI_PR1_PIF2);
 8000368:	4b0c      	ldr	r3, [pc, #48]	@ (800039c <InterruptSetup+0x70>)
 800036a:	695b      	ldr	r3, [r3, #20]
 800036c:	4a0b      	ldr	r2, [pc, #44]	@ (800039c <InterruptSetup+0x70>)
 800036e:	f043 0306 	orr.w	r3, r3, #6
 8000372:	6153      	str	r3, [r2, #20]

    // Enable EXTI1 and EXTI2 in NVIC
    NVIC_SetPriority(EXTI1_IRQn, 1);
 8000374:	2101      	movs	r1, #1
 8000376:	2007      	movs	r0, #7
 8000378:	f7ff ff46 	bl	8000208 <__NVIC_SetPriority>
    NVIC_SetPriority(EXTI2_IRQn, 1);
 800037c:	2101      	movs	r1, #1
 800037e:	2008      	movs	r0, #8
 8000380:	f7ff ff42 	bl	8000208 <__NVIC_SetPriority>
    NVIC_EnableIRQ(EXTI1_IRQn);
 8000384:	2007      	movs	r0, #7
 8000386:	f7ff ff21 	bl	80001cc <__NVIC_EnableIRQ>
    NVIC_EnableIRQ(EXTI2_IRQn);
 800038a:	2008      	movs	r0, #8
 800038c:	f7ff ff1e 	bl	80001cc <__NVIC_EnableIRQ>
}
 8000390:	bf00      	nop
 8000392:	bd80      	pop	{r7, pc}
 8000394:	40021000 	.word	0x40021000
 8000398:	40010000 	.word	0x40010000
 800039c:	40010400 	.word	0x40010400

080003a0 <delay>:

/* Simple delay function (0.5s per count) */
void delay() {
 80003a0:	b480      	push	{r7}
 80003a2:	b085      	sub	sp, #20
 80003a4:	af00      	add	r7, sp, #0
    volatile int i, j, n;
    for (i = 0; i < 10; i++) {  // Adjusted loop for 0.5s delay
 80003a6:	2300      	movs	r3, #0
 80003a8:	60fb      	str	r3, [r7, #12]
 80003aa:	e00f      	b.n	80003cc <delay+0x2c>
        for (j = 0; j < 10000; j++) {
 80003ac:	2300      	movs	r3, #0
 80003ae:	60bb      	str	r3, [r7, #8]
 80003b0:	e004      	b.n	80003bc <delay+0x1c>
            n = j; // Waste time
 80003b2:	68bb      	ldr	r3, [r7, #8]
 80003b4:	607b      	str	r3, [r7, #4]
        for (j = 0; j < 10000; j++) {
 80003b6:	68bb      	ldr	r3, [r7, #8]
 80003b8:	3301      	adds	r3, #1
 80003ba:	60bb      	str	r3, [r7, #8]
 80003bc:	68bb      	ldr	r3, [r7, #8]
 80003be:	f242 720f 	movw	r2, #9999	@ 0x270f
 80003c2:	4293      	cmp	r3, r2
 80003c4:	ddf5      	ble.n	80003b2 <delay+0x12>
    for (i = 0; i < 10; i++) {  // Adjusted loop for 0.5s delay
 80003c6:	68fb      	ldr	r3, [r7, #12]
 80003c8:	3301      	adds	r3, #1
 80003ca:	60fb      	str	r3, [r7, #12]
 80003cc:	68fb      	ldr	r3, [r7, #12]
 80003ce:	2b09      	cmp	r3, #9
 80003d0:	ddec      	ble.n	80003ac <delay+0xc>
        }
    }
}
 80003d2:	bf00      	nop
 80003d4:	bf00      	nop
 80003d6:	3714      	adds	r7, #20
 80003d8:	46bd      	mov	sp, r7
 80003da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003de:	4770      	bx	lr

080003e0 <count>:

/* Counter function */
void count(void) {
 80003e0:	b480      	push	{r7}
 80003e2:	af00      	add	r7, sp, #0
    if (run) {
 80003e4:	4b2c      	ldr	r3, [pc, #176]	@ (8000498 <count+0xb8>)
 80003e6:	681b      	ldr	r3, [r3, #0]
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d04f      	beq.n	800048c <count+0xac>
        if (up) {
 80003ec:	4b2b      	ldr	r3, [pc, #172]	@ (800049c <count+0xbc>)
 80003ee:	681b      	ldr	r3, [r3, #0]
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d010      	beq.n	8000416 <count+0x36>
            counterA = (counterA + 1) % 10;  // Increment A (0 to 9 loop)
 80003f4:	4b2a      	ldr	r3, [pc, #168]	@ (80004a0 <count+0xc0>)
 80003f6:	681b      	ldr	r3, [r3, #0]
 80003f8:	1c59      	adds	r1, r3, #1
 80003fa:	4b2a      	ldr	r3, [pc, #168]	@ (80004a4 <count+0xc4>)
 80003fc:	fb83 2301 	smull	r2, r3, r3, r1
 8000400:	109a      	asrs	r2, r3, #2
 8000402:	17cb      	asrs	r3, r1, #31
 8000404:	1ad2      	subs	r2, r2, r3
 8000406:	4613      	mov	r3, r2
 8000408:	009b      	lsls	r3, r3, #2
 800040a:	4413      	add	r3, r2
 800040c:	005b      	lsls	r3, r3, #1
 800040e:	1aca      	subs	r2, r1, r3
 8000410:	4b23      	ldr	r3, [pc, #140]	@ (80004a0 <count+0xc0>)
 8000412:	601a      	str	r2, [r3, #0]
 8000414:	e00a      	b.n	800042c <count+0x4c>
        } else {
            counterA = (counterA == 0) ? 9 : counterA - 1;
 8000416:	4b22      	ldr	r3, [pc, #136]	@ (80004a0 <count+0xc0>)
 8000418:	681b      	ldr	r3, [r3, #0]
 800041a:	2b00      	cmp	r3, #0
 800041c:	d003      	beq.n	8000426 <count+0x46>
 800041e:	4b20      	ldr	r3, [pc, #128]	@ (80004a0 <count+0xc0>)
 8000420:	681b      	ldr	r3, [r3, #0]
 8000422:	3b01      	subs	r3, #1
 8000424:	e000      	b.n	8000428 <count+0x48>
 8000426:	2309      	movs	r3, #9
 8000428:	4a1d      	ldr	r2, [pc, #116]	@ (80004a0 <count+0xc0>)
 800042a:	6013      	str	r3, [r2, #0]
        }
        counterB = (counterB + 1) % 10;  // Always increments
 800042c:	4b1e      	ldr	r3, [pc, #120]	@ (80004a8 <count+0xc8>)
 800042e:	681b      	ldr	r3, [r3, #0]
 8000430:	1c59      	adds	r1, r3, #1
 8000432:	4b1c      	ldr	r3, [pc, #112]	@ (80004a4 <count+0xc4>)
 8000434:	fb83 2301 	smull	r2, r3, r3, r1
 8000438:	109a      	asrs	r2, r3, #2
 800043a:	17cb      	asrs	r3, r1, #31
 800043c:	1ad2      	subs	r2, r2, r3
 800043e:	4613      	mov	r3, r2
 8000440:	009b      	lsls	r3, r3, #2
 8000442:	4413      	add	r3, r2
 8000444:	005b      	lsls	r3, r3, #1
 8000446:	1aca      	subs	r2, r1, r3
 8000448:	4b17      	ldr	r3, [pc, #92]	@ (80004a8 <count+0xc8>)
 800044a:	601a      	str	r2, [r3, #0]

        // Update GPIOA output values for counterA and counterB
        GPIOA->ODR &= ~(0x1E0 | 0x1E00);  // Clear PA[8:5] and PA[12:9]
 800044c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000450:	695b      	ldr	r3, [r3, #20]
 8000452:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000456:	f423 53ff 	bic.w	r3, r3, #8160	@ 0x1fe0
 800045a:	6153      	str	r3, [r2, #20]
        GPIOA->ODR |= ((counterA << 5) & 0x1E0); // Set PA[8:5] (Counter A)
 800045c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000460:	695a      	ldr	r2, [r3, #20]
 8000462:	4b0f      	ldr	r3, [pc, #60]	@ (80004a0 <count+0xc0>)
 8000464:	681b      	ldr	r3, [r3, #0]
 8000466:	015b      	lsls	r3, r3, #5
 8000468:	f403 73f0 	and.w	r3, r3, #480	@ 0x1e0
 800046c:	f04f 4190 	mov.w	r1, #1207959552	@ 0x48000000
 8000470:	4313      	orrs	r3, r2
 8000472:	614b      	str	r3, [r1, #20]
        GPIOA->ODR |= ((counterB << 9) & 0x1E00); // Set PA[12:9] (Counter B)
 8000474:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000478:	695a      	ldr	r2, [r3, #20]
 800047a:	4b0b      	ldr	r3, [pc, #44]	@ (80004a8 <count+0xc8>)
 800047c:	681b      	ldr	r3, [r3, #0]
 800047e:	025b      	lsls	r3, r3, #9
 8000480:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
 8000484:	f04f 4190 	mov.w	r1, #1207959552	@ 0x48000000
 8000488:	4313      	orrs	r3, r2
 800048a:	614b      	str	r3, [r1, #20]
    }
}
 800048c:	bf00      	nop
 800048e:	46bd      	mov	sp, r7
 8000490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000494:	4770      	bx	lr
 8000496:	bf00      	nop
 8000498:	20000028 	.word	0x20000028
 800049c:	2000002c 	.word	0x2000002c
 80004a0:	20000020 	.word	0x20000020
 80004a4:	66666667 	.word	0x66666667
 80004a8:	20000024 	.word	0x20000024

080004ac <EXTI1_IRQHandler>:

/* EXTI1 Interrupt Handler (PA1 - BTN1) */
void EXTI1_IRQHandler(void) {
 80004ac:	b480      	push	{r7}
 80004ae:	af00      	add	r7, sp, #0
    if (EXTI->PR1 & EXTI_PR1_PIF1) {  // Check pending flag
 80004b0:	4b0e      	ldr	r3, [pc, #56]	@ (80004ec <EXTI1_IRQHandler+0x40>)
 80004b2:	695b      	ldr	r3, [r3, #20]
 80004b4:	f003 0302 	and.w	r3, r3, #2
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	d011      	beq.n	80004e0 <EXTI1_IRQHandler+0x34>
        EXTI->PR1 |= EXTI_PR1_PIF1;  // Clear pending flag
 80004bc:	4b0b      	ldr	r3, [pc, #44]	@ (80004ec <EXTI1_IRQHandler+0x40>)
 80004be:	695b      	ldr	r3, [r3, #20]
 80004c0:	4a0a      	ldr	r2, [pc, #40]	@ (80004ec <EXTI1_IRQHandler+0x40>)
 80004c2:	f043 0302 	orr.w	r3, r3, #2
 80004c6:	6153      	str	r3, [r2, #20]
        run ^= 1;  // Toggle run state
 80004c8:	4b09      	ldr	r3, [pc, #36]	@ (80004f0 <EXTI1_IRQHandler+0x44>)
 80004ca:	681b      	ldr	r3, [r3, #0]
 80004cc:	f083 0301 	eor.w	r3, r3, #1
 80004d0:	4a07      	ldr	r2, [pc, #28]	@ (80004f0 <EXTI1_IRQHandler+0x44>)
 80004d2:	6013      	str	r3, [r2, #0]
        GPIOB->ODR ^= (1 << 3);  // Toggle LED1 (PB3)
 80004d4:	4b07      	ldr	r3, [pc, #28]	@ (80004f4 <EXTI1_IRQHandler+0x48>)
 80004d6:	695b      	ldr	r3, [r3, #20]
 80004d8:	4a06      	ldr	r2, [pc, #24]	@ (80004f4 <EXTI1_IRQHandler+0x48>)
 80004da:	f083 0308 	eor.w	r3, r3, #8
 80004de:	6153      	str	r3, [r2, #20]
    }
}
 80004e0:	bf00      	nop
 80004e2:	46bd      	mov	sp, r7
 80004e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e8:	4770      	bx	lr
 80004ea:	bf00      	nop
 80004ec:	40010400 	.word	0x40010400
 80004f0:	20000028 	.word	0x20000028
 80004f4:	48000400 	.word	0x48000400

080004f8 <EXTI2_IRQHandler>:

/* EXTI2 Interrupt Handler (PA2 - BTN2) */
void EXTI2_IRQHandler(void) {
 80004f8:	b480      	push	{r7}
 80004fa:	af00      	add	r7, sp, #0
    if (EXTI->PR1 & EXTI_PR1_PIF2) {  // Check pending flag
 80004fc:	4b0e      	ldr	r3, [pc, #56]	@ (8000538 <EXTI2_IRQHandler+0x40>)
 80004fe:	695b      	ldr	r3, [r3, #20]
 8000500:	f003 0304 	and.w	r3, r3, #4
 8000504:	2b00      	cmp	r3, #0
 8000506:	d011      	beq.n	800052c <EXTI2_IRQHandler+0x34>
        EXTI->PR1 |= EXTI_PR1_PIF2;  // Clear pending flag
 8000508:	4b0b      	ldr	r3, [pc, #44]	@ (8000538 <EXTI2_IRQHandler+0x40>)
 800050a:	695b      	ldr	r3, [r3, #20]
 800050c:	4a0a      	ldr	r2, [pc, #40]	@ (8000538 <EXTI2_IRQHandler+0x40>)
 800050e:	f043 0304 	orr.w	r3, r3, #4
 8000512:	6153      	str	r3, [r2, #20]
        up ^= 1;  // Toggle up/down mode
 8000514:	4b09      	ldr	r3, [pc, #36]	@ (800053c <EXTI2_IRQHandler+0x44>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	f083 0301 	eor.w	r3, r3, #1
 800051c:	4a07      	ldr	r2, [pc, #28]	@ (800053c <EXTI2_IRQHandler+0x44>)
 800051e:	6013      	str	r3, [r2, #0]
        GPIOB->ODR ^= (1 << 4);  // Toggle LED2 (PB4)
 8000520:	4b07      	ldr	r3, [pc, #28]	@ (8000540 <EXTI2_IRQHandler+0x48>)
 8000522:	695b      	ldr	r3, [r3, #20]
 8000524:	4a06      	ldr	r2, [pc, #24]	@ (8000540 <EXTI2_IRQHandler+0x48>)
 8000526:	f083 0310 	eor.w	r3, r3, #16
 800052a:	6153      	str	r3, [r2, #20]
    }
}
 800052c:	bf00      	nop
 800052e:	46bd      	mov	sp, r7
 8000530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000534:	4770      	bx	lr
 8000536:	bf00      	nop
 8000538:	40010400 	.word	0x40010400
 800053c:	2000002c 	.word	0x2000002c
 8000540:	48000400 	.word	0x48000400

08000544 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000544:	b480      	push	{r7}
 8000546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000548:	bf00      	nop
 800054a:	e7fd      	b.n	8000548 <NMI_Handler+0x4>

0800054c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800054c:	b480      	push	{r7}
 800054e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000550:	bf00      	nop
 8000552:	e7fd      	b.n	8000550 <HardFault_Handler+0x4>

08000554 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000554:	b480      	push	{r7}
 8000556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000558:	bf00      	nop
 800055a:	e7fd      	b.n	8000558 <MemManage_Handler+0x4>

0800055c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800055c:	b480      	push	{r7}
 800055e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000560:	bf00      	nop
 8000562:	e7fd      	b.n	8000560 <BusFault_Handler+0x4>

08000564 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000564:	b480      	push	{r7}
 8000566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000568:	bf00      	nop
 800056a:	e7fd      	b.n	8000568 <UsageFault_Handler+0x4>

0800056c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800056c:	b480      	push	{r7}
 800056e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000570:	bf00      	nop
 8000572:	46bd      	mov	sp, r7
 8000574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000578:	4770      	bx	lr

0800057a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800057a:	b480      	push	{r7}
 800057c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800057e:	bf00      	nop
 8000580:	46bd      	mov	sp, r7
 8000582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000586:	4770      	bx	lr

08000588 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000588:	b480      	push	{r7}
 800058a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800058c:	bf00      	nop
 800058e:	46bd      	mov	sp, r7
 8000590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000594:	4770      	bx	lr

08000596 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000596:	b580      	push	{r7, lr}
 8000598:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800059a:	f000 f83f 	bl	800061c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800059e:	bf00      	nop
 80005a0:	bd80      	pop	{r7, pc}
	...

080005a4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80005a8:	4b06      	ldr	r3, [pc, #24]	@ (80005c4 <SystemInit+0x20>)
 80005aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80005ae:	4a05      	ldr	r2, [pc, #20]	@ (80005c4 <SystemInit+0x20>)
 80005b0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80005b4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80005b8:	bf00      	nop
 80005ba:	46bd      	mov	sp, r7
 80005bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop
 80005c4:	e000ed00 	.word	0xe000ed00

080005c8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80005c8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000600 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80005cc:	f7ff ffea 	bl	80005a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005d0:	480c      	ldr	r0, [pc, #48]	@ (8000604 <LoopForever+0x6>)
  ldr r1, =_edata
 80005d2:	490d      	ldr	r1, [pc, #52]	@ (8000608 <LoopForever+0xa>)
  ldr r2, =_sidata
 80005d4:	4a0d      	ldr	r2, [pc, #52]	@ (800060c <LoopForever+0xe>)
  movs r3, #0
 80005d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005d8:	e002      	b.n	80005e0 <LoopCopyDataInit>

080005da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005de:	3304      	adds	r3, #4

080005e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005e4:	d3f9      	bcc.n	80005da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005e6:	4a0a      	ldr	r2, [pc, #40]	@ (8000610 <LoopForever+0x12>)
  ldr r4, =_ebss
 80005e8:	4c0a      	ldr	r4, [pc, #40]	@ (8000614 <LoopForever+0x16>)
  movs r3, #0
 80005ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005ec:	e001      	b.n	80005f2 <LoopFillZerobss>

080005ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005f0:	3204      	adds	r2, #4

080005f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005f4:	d3fb      	bcc.n	80005ee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80005f6:	f000 f825 	bl	8000644 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80005fa:	f7ff fe2f 	bl	800025c <main>

080005fe <LoopForever>:

LoopForever:
    b LoopForever
 80005fe:	e7fe      	b.n	80005fe <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000600:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000604:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000608:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 800060c:	080006ac 	.word	0x080006ac
  ldr r2, =_sbss
 8000610:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000614:	20000034 	.word	0x20000034

08000618 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000618:	e7fe      	b.n	8000618 <ADC1_IRQHandler>
	...

0800061c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800061c:	b480      	push	{r7}
 800061e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000620:	4b06      	ldr	r3, [pc, #24]	@ (800063c <HAL_IncTick+0x20>)
 8000622:	781b      	ldrb	r3, [r3, #0]
 8000624:	461a      	mov	r2, r3
 8000626:	4b06      	ldr	r3, [pc, #24]	@ (8000640 <HAL_IncTick+0x24>)
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	4413      	add	r3, r2
 800062c:	4a04      	ldr	r2, [pc, #16]	@ (8000640 <HAL_IncTick+0x24>)
 800062e:	6013      	str	r3, [r2, #0]
}
 8000630:	bf00      	nop
 8000632:	46bd      	mov	sp, r7
 8000634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop
 800063c:	20000000 	.word	0x20000000
 8000640:	20000030 	.word	0x20000030

08000644 <__libc_init_array>:
 8000644:	b570      	push	{r4, r5, r6, lr}
 8000646:	4d0d      	ldr	r5, [pc, #52]	@ (800067c <__libc_init_array+0x38>)
 8000648:	4c0d      	ldr	r4, [pc, #52]	@ (8000680 <__libc_init_array+0x3c>)
 800064a:	1b64      	subs	r4, r4, r5
 800064c:	10a4      	asrs	r4, r4, #2
 800064e:	2600      	movs	r6, #0
 8000650:	42a6      	cmp	r6, r4
 8000652:	d109      	bne.n	8000668 <__libc_init_array+0x24>
 8000654:	4d0b      	ldr	r5, [pc, #44]	@ (8000684 <__libc_init_array+0x40>)
 8000656:	4c0c      	ldr	r4, [pc, #48]	@ (8000688 <__libc_init_array+0x44>)
 8000658:	f000 f818 	bl	800068c <_init>
 800065c:	1b64      	subs	r4, r4, r5
 800065e:	10a4      	asrs	r4, r4, #2
 8000660:	2600      	movs	r6, #0
 8000662:	42a6      	cmp	r6, r4
 8000664:	d105      	bne.n	8000672 <__libc_init_array+0x2e>
 8000666:	bd70      	pop	{r4, r5, r6, pc}
 8000668:	f855 3b04 	ldr.w	r3, [r5], #4
 800066c:	4798      	blx	r3
 800066e:	3601      	adds	r6, #1
 8000670:	e7ee      	b.n	8000650 <__libc_init_array+0xc>
 8000672:	f855 3b04 	ldr.w	r3, [r5], #4
 8000676:	4798      	blx	r3
 8000678:	3601      	adds	r6, #1
 800067a:	e7f2      	b.n	8000662 <__libc_init_array+0x1e>
 800067c:	080006a4 	.word	0x080006a4
 8000680:	080006a4 	.word	0x080006a4
 8000684:	080006a4 	.word	0x080006a4
 8000688:	080006a8 	.word	0x080006a8

0800068c <_init>:
 800068c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800068e:	bf00      	nop
 8000690:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000692:	bc08      	pop	{r3}
 8000694:	469e      	mov	lr, r3
 8000696:	4770      	bx	lr

08000698 <_fini>:
 8000698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800069a:	bf00      	nop
 800069c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800069e:	bc08      	pop	{r3}
 80006a0:	469e      	mov	lr, r3
 80006a2:	4770      	bx	lr
