// Seed: 4155959525
module module_0 (
    id_1,
    id_2,
    id_3
);
  output uwire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_14 = 32'd63,
    parameter id_15 = 32'd15,
    parameter id_19 = 32'd19
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11[-1'b0 : id_19],
    id_12,
    id_13,
    _id_14,
    _id_15,
    id_16[id_14 :-1'b0<<id_15],
    id_17,
    id_18#(
        ._id_19(-1),
        .id_20 (-1'b0 - 1),
        .id_21 (-1),
        .id_22 (1 - 1),
        .id_23 ((-1'h0))
    ),
    id_24
);
  output wire _id_19;
  input wire id_18;
  inout wire id_17;
  inout logic [7:0] id_16;
  output wire _id_15;
  inout wire _id_14;
  output wire id_13;
  input wire id_12;
  output logic [7:0] id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_24,
      id_18,
      id_7
  );
  final id_23 = id_8;
endmodule
