// Generated by CIRCT firtool-1.30.0
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module Router_92(
  input         clock,
                reset,
  input  [4:0]  auto_source_nodes_out_2_credit_return,
                auto_source_nodes_out_2_vc_free,
                auto_source_nodes_out_1_credit_return,
                auto_source_nodes_out_1_vc_free,
                auto_source_nodes_out_0_credit_return,
                auto_source_nodes_out_0_vc_free,
  input         auto_dest_nodes_in_2_flit_0_valid,
                auto_dest_nodes_in_2_flit_0_bits_head,
                auto_dest_nodes_in_2_flit_0_bits_tail,
  input  [72:0] auto_dest_nodes_in_2_flit_0_bits_payload,
  input  [2:0]  auto_dest_nodes_in_2_flit_0_bits_flow_vnet_id,
  input  [7:0]  auto_dest_nodes_in_2_flit_0_bits_flow_ingress_node,
  input  [1:0]  auto_dest_nodes_in_2_flit_0_bits_flow_ingress_node_id,
  input  [7:0]  auto_dest_nodes_in_2_flit_0_bits_flow_egress_node,
  input  [1:0]  auto_dest_nodes_in_2_flit_0_bits_flow_egress_node_id,
  input  [2:0]  auto_dest_nodes_in_2_flit_0_bits_virt_channel_id,
  input         auto_dest_nodes_in_1_flit_0_valid,
                auto_dest_nodes_in_1_flit_0_bits_head,
                auto_dest_nodes_in_1_flit_0_bits_tail,
  input  [72:0] auto_dest_nodes_in_1_flit_0_bits_payload,
  input  [2:0]  auto_dest_nodes_in_1_flit_0_bits_flow_vnet_id,
  input  [7:0]  auto_dest_nodes_in_1_flit_0_bits_flow_ingress_node,
  input  [1:0]  auto_dest_nodes_in_1_flit_0_bits_flow_ingress_node_id,
  input  [7:0]  auto_dest_nodes_in_1_flit_0_bits_flow_egress_node,
  input  [1:0]  auto_dest_nodes_in_1_flit_0_bits_flow_egress_node_id,
  input  [2:0]  auto_dest_nodes_in_1_flit_0_bits_virt_channel_id,
  input         auto_dest_nodes_in_0_flit_0_valid,
                auto_dest_nodes_in_0_flit_0_bits_head,
                auto_dest_nodes_in_0_flit_0_bits_tail,
  input  [72:0] auto_dest_nodes_in_0_flit_0_bits_payload,
  input  [2:0]  auto_dest_nodes_in_0_flit_0_bits_flow_vnet_id,
  input  [7:0]  auto_dest_nodes_in_0_flit_0_bits_flow_ingress_node,
  input  [1:0]  auto_dest_nodes_in_0_flit_0_bits_flow_ingress_node_id,
  input  [7:0]  auto_dest_nodes_in_0_flit_0_bits_flow_egress_node,
  input  [1:0]  auto_dest_nodes_in_0_flit_0_bits_flow_egress_node_id,
  input  [2:0]  auto_dest_nodes_in_0_flit_0_bits_virt_channel_id,
  output [2:0]  auto_debug_out_va_stall_0,
                auto_debug_out_va_stall_1,
                auto_debug_out_va_stall_2,
                auto_debug_out_sa_stall_0,
                auto_debug_out_sa_stall_1,
                auto_debug_out_sa_stall_2,
  output        auto_source_nodes_out_2_flit_0_valid,
                auto_source_nodes_out_2_flit_0_bits_head,
                auto_source_nodes_out_2_flit_0_bits_tail,
  output [72:0] auto_source_nodes_out_2_flit_0_bits_payload,
  output [2:0]  auto_source_nodes_out_2_flit_0_bits_flow_vnet_id,
  output [7:0]  auto_source_nodes_out_2_flit_0_bits_flow_ingress_node,
  output [1:0]  auto_source_nodes_out_2_flit_0_bits_flow_ingress_node_id,
  output [7:0]  auto_source_nodes_out_2_flit_0_bits_flow_egress_node,
  output [1:0]  auto_source_nodes_out_2_flit_0_bits_flow_egress_node_id,
  output [2:0]  auto_source_nodes_out_2_flit_0_bits_virt_channel_id,
  output        auto_source_nodes_out_1_flit_0_valid,
                auto_source_nodes_out_1_flit_0_bits_head,
                auto_source_nodes_out_1_flit_0_bits_tail,
  output [72:0] auto_source_nodes_out_1_flit_0_bits_payload,
  output [2:0]  auto_source_nodes_out_1_flit_0_bits_flow_vnet_id,
  output [7:0]  auto_source_nodes_out_1_flit_0_bits_flow_ingress_node,
  output [1:0]  auto_source_nodes_out_1_flit_0_bits_flow_ingress_node_id,
  output [7:0]  auto_source_nodes_out_1_flit_0_bits_flow_egress_node,
  output [1:0]  auto_source_nodes_out_1_flit_0_bits_flow_egress_node_id,
  output [2:0]  auto_source_nodes_out_1_flit_0_bits_virt_channel_id,
  output        auto_source_nodes_out_0_flit_0_valid,
                auto_source_nodes_out_0_flit_0_bits_head,
                auto_source_nodes_out_0_flit_0_bits_tail,
  output [72:0] auto_source_nodes_out_0_flit_0_bits_payload,
  output [2:0]  auto_source_nodes_out_0_flit_0_bits_flow_vnet_id,
  output [7:0]  auto_source_nodes_out_0_flit_0_bits_flow_ingress_node,
  output [1:0]  auto_source_nodes_out_0_flit_0_bits_flow_ingress_node_id,
  output [7:0]  auto_source_nodes_out_0_flit_0_bits_flow_egress_node,
  output [1:0]  auto_source_nodes_out_0_flit_0_bits_flow_egress_node_id,
  output [2:0]  auto_source_nodes_out_0_flit_0_bits_virt_channel_id,
  output [4:0]  auto_dest_nodes_in_2_credit_return,
                auto_dest_nodes_in_2_vc_free,
                auto_dest_nodes_in_1_credit_return,
                auto_dest_nodes_in_1_vc_free,
                auto_dest_nodes_in_0_credit_return,
                auto_dest_nodes_in_0_vc_free
);

  wire [19:0] _plusarg_reader_out;	// PlusArg.scala:80:11
  wire        _route_computer_io_resp_2_vc_sel_1_1;	// Router.scala:134:32
  wire        _route_computer_io_resp_2_vc_sel_1_2;	// Router.scala:134:32
  wire        _route_computer_io_resp_2_vc_sel_1_3;	// Router.scala:134:32
  wire        _route_computer_io_resp_2_vc_sel_1_4;	// Router.scala:134:32
  wire        _route_computer_io_resp_2_vc_sel_0_1;	// Router.scala:134:32
  wire        _route_computer_io_resp_2_vc_sel_0_2;	// Router.scala:134:32
  wire        _route_computer_io_resp_2_vc_sel_0_3;	// Router.scala:134:32
  wire        _route_computer_io_resp_2_vc_sel_0_4;	// Router.scala:134:32
  wire        _route_computer_io_resp_1_vc_sel_2_0;	// Router.scala:134:32
  wire        _route_computer_io_resp_1_vc_sel_2_1;	// Router.scala:134:32
  wire        _route_computer_io_resp_1_vc_sel_2_2;	// Router.scala:134:32
  wire        _route_computer_io_resp_1_vc_sel_2_3;	// Router.scala:134:32
  wire        _route_computer_io_resp_1_vc_sel_2_4;	// Router.scala:134:32
  wire        _route_computer_io_resp_0_vc_sel_2_0;	// Router.scala:134:32
  wire        _route_computer_io_resp_0_vc_sel_2_1;	// Router.scala:134:32
  wire        _route_computer_io_resp_0_vc_sel_2_2;	// Router.scala:134:32
  wire        _route_computer_io_resp_0_vc_sel_2_3;	// Router.scala:134:32
  wire        _route_computer_io_resp_0_vc_sel_2_4;	// Router.scala:134:32
  wire        _vc_allocator_io_req_2_ready;	// Router.scala:131:30
  wire        _vc_allocator_io_req_1_ready;	// Router.scala:131:30
  wire        _vc_allocator_io_req_0_ready;	// Router.scala:131:30
  wire        _vc_allocator_io_resp_2_vc_sel_1_1;	// Router.scala:131:30
  wire        _vc_allocator_io_resp_2_vc_sel_1_2;	// Router.scala:131:30
  wire        _vc_allocator_io_resp_2_vc_sel_1_3;	// Router.scala:131:30
  wire        _vc_allocator_io_resp_2_vc_sel_1_4;	// Router.scala:131:30
  wire        _vc_allocator_io_resp_2_vc_sel_0_0;	// Router.scala:131:30
  wire        _vc_allocator_io_resp_2_vc_sel_0_1;	// Router.scala:131:30
  wire        _vc_allocator_io_resp_2_vc_sel_0_2;	// Router.scala:131:30
  wire        _vc_allocator_io_resp_2_vc_sel_0_3;	// Router.scala:131:30
  wire        _vc_allocator_io_resp_2_vc_sel_0_4;	// Router.scala:131:30
  wire        _vc_allocator_io_resp_1_vc_sel_2_0;	// Router.scala:131:30
  wire        _vc_allocator_io_resp_1_vc_sel_2_1;	// Router.scala:131:30
  wire        _vc_allocator_io_resp_1_vc_sel_2_2;	// Router.scala:131:30
  wire        _vc_allocator_io_resp_1_vc_sel_2_3;	// Router.scala:131:30
  wire        _vc_allocator_io_resp_1_vc_sel_2_4;	// Router.scala:131:30
  wire        _vc_allocator_io_resp_1_vc_sel_0_0;	// Router.scala:131:30
  wire        _vc_allocator_io_resp_1_vc_sel_0_1;	// Router.scala:131:30
  wire        _vc_allocator_io_resp_1_vc_sel_0_2;	// Router.scala:131:30
  wire        _vc_allocator_io_resp_1_vc_sel_0_3;	// Router.scala:131:30
  wire        _vc_allocator_io_resp_1_vc_sel_0_4;	// Router.scala:131:30
  wire        _vc_allocator_io_resp_0_vc_sel_2_0;	// Router.scala:131:30
  wire        _vc_allocator_io_resp_0_vc_sel_2_1;	// Router.scala:131:30
  wire        _vc_allocator_io_resp_0_vc_sel_2_2;	// Router.scala:131:30
  wire        _vc_allocator_io_resp_0_vc_sel_2_3;	// Router.scala:131:30
  wire        _vc_allocator_io_resp_0_vc_sel_2_4;	// Router.scala:131:30
  wire        _vc_allocator_io_resp_0_vc_sel_1_1;	// Router.scala:131:30
  wire        _vc_allocator_io_resp_0_vc_sel_1_2;	// Router.scala:131:30
  wire        _vc_allocator_io_resp_0_vc_sel_1_3;	// Router.scala:131:30
  wire        _vc_allocator_io_resp_0_vc_sel_1_4;	// Router.scala:131:30
  wire        _vc_allocator_io_out_allocs_2_0_alloc;	// Router.scala:131:30
  wire        _vc_allocator_io_out_allocs_2_1_alloc;	// Router.scala:131:30
  wire        _vc_allocator_io_out_allocs_2_2_alloc;	// Router.scala:131:30
  wire        _vc_allocator_io_out_allocs_2_3_alloc;	// Router.scala:131:30
  wire        _vc_allocator_io_out_allocs_2_4_alloc;	// Router.scala:131:30
  wire        _vc_allocator_io_out_allocs_1_1_alloc;	// Router.scala:131:30
  wire        _vc_allocator_io_out_allocs_1_2_alloc;	// Router.scala:131:30
  wire        _vc_allocator_io_out_allocs_1_3_alloc;	// Router.scala:131:30
  wire        _vc_allocator_io_out_allocs_1_4_alloc;	// Router.scala:131:30
  wire        _vc_allocator_io_out_allocs_0_0_alloc;	// Router.scala:131:30
  wire        _vc_allocator_io_out_allocs_0_1_alloc;	// Router.scala:131:30
  wire        _vc_allocator_io_out_allocs_0_2_alloc;	// Router.scala:131:30
  wire        _vc_allocator_io_out_allocs_0_3_alloc;	// Router.scala:131:30
  wire        _vc_allocator_io_out_allocs_0_4_alloc;	// Router.scala:131:30
  wire        _switch_allocator_io_req_2_0_ready;	// Router.scala:130:34
  wire        _switch_allocator_io_req_1_0_ready;	// Router.scala:130:34
  wire        _switch_allocator_io_req_0_0_ready;	// Router.scala:130:34
  wire        _switch_allocator_io_credit_alloc_2_0_alloc;	// Router.scala:130:34
  wire        _switch_allocator_io_credit_alloc_2_1_alloc;	// Router.scala:130:34
  wire        _switch_allocator_io_credit_alloc_2_2_alloc;	// Router.scala:130:34
  wire        _switch_allocator_io_credit_alloc_2_3_alloc;	// Router.scala:130:34
  wire        _switch_allocator_io_credit_alloc_2_4_alloc;	// Router.scala:130:34
  wire        _switch_allocator_io_credit_alloc_1_1_alloc;	// Router.scala:130:34
  wire        _switch_allocator_io_credit_alloc_1_2_alloc;	// Router.scala:130:34
  wire        _switch_allocator_io_credit_alloc_1_3_alloc;	// Router.scala:130:34
  wire        _switch_allocator_io_credit_alloc_1_4_alloc;	// Router.scala:130:34
  wire        _switch_allocator_io_credit_alloc_0_0_alloc;	// Router.scala:130:34
  wire        _switch_allocator_io_credit_alloc_0_1_alloc;	// Router.scala:130:34
  wire        _switch_allocator_io_credit_alloc_0_2_alloc;	// Router.scala:130:34
  wire        _switch_allocator_io_credit_alloc_0_3_alloc;	// Router.scala:130:34
  wire        _switch_allocator_io_credit_alloc_0_4_alloc;	// Router.scala:130:34
  wire        _switch_allocator_io_switch_sel_2_0_2_0;	// Router.scala:130:34
  wire        _switch_allocator_io_switch_sel_2_0_1_0;	// Router.scala:130:34
  wire        _switch_allocator_io_switch_sel_2_0_0_0;	// Router.scala:130:34
  wire        _switch_allocator_io_switch_sel_1_0_2_0;	// Router.scala:130:34
  wire        _switch_allocator_io_switch_sel_1_0_1_0;	// Router.scala:130:34
  wire        _switch_allocator_io_switch_sel_1_0_0_0;	// Router.scala:130:34
  wire        _switch_allocator_io_switch_sel_0_0_2_0;	// Router.scala:130:34
  wire        _switch_allocator_io_switch_sel_0_0_1_0;	// Router.scala:130:34
  wire        _switch_allocator_io_switch_sel_0_0_0_0;	// Router.scala:130:34
  wire        _switch_io_out_2_0_valid;	// Router.scala:129:24
  wire        _switch_io_out_2_0_bits_head;	// Router.scala:129:24
  wire        _switch_io_out_2_0_bits_tail;	// Router.scala:129:24
  wire [72:0] _switch_io_out_2_0_bits_payload;	// Router.scala:129:24
  wire [2:0]  _switch_io_out_2_0_bits_flow_vnet_id;	// Router.scala:129:24
  wire [7:0]  _switch_io_out_2_0_bits_flow_ingress_node;	// Router.scala:129:24
  wire [1:0]  _switch_io_out_2_0_bits_flow_ingress_node_id;	// Router.scala:129:24
  wire [7:0]  _switch_io_out_2_0_bits_flow_egress_node;	// Router.scala:129:24
  wire [1:0]  _switch_io_out_2_0_bits_flow_egress_node_id;	// Router.scala:129:24
  wire [2:0]  _switch_io_out_2_0_bits_virt_channel_id;	// Router.scala:129:24
  wire        _switch_io_out_1_0_valid;	// Router.scala:129:24
  wire        _switch_io_out_1_0_bits_head;	// Router.scala:129:24
  wire        _switch_io_out_1_0_bits_tail;	// Router.scala:129:24
  wire [72:0] _switch_io_out_1_0_bits_payload;	// Router.scala:129:24
  wire [2:0]  _switch_io_out_1_0_bits_flow_vnet_id;	// Router.scala:129:24
  wire [7:0]  _switch_io_out_1_0_bits_flow_ingress_node;	// Router.scala:129:24
  wire [1:0]  _switch_io_out_1_0_bits_flow_ingress_node_id;	// Router.scala:129:24
  wire [7:0]  _switch_io_out_1_0_bits_flow_egress_node;	// Router.scala:129:24
  wire [1:0]  _switch_io_out_1_0_bits_flow_egress_node_id;	// Router.scala:129:24
  wire [2:0]  _switch_io_out_1_0_bits_virt_channel_id;	// Router.scala:129:24
  wire        _switch_io_out_0_0_valid;	// Router.scala:129:24
  wire        _switch_io_out_0_0_bits_head;	// Router.scala:129:24
  wire        _switch_io_out_0_0_bits_tail;	// Router.scala:129:24
  wire [72:0] _switch_io_out_0_0_bits_payload;	// Router.scala:129:24
  wire [2:0]  _switch_io_out_0_0_bits_flow_vnet_id;	// Router.scala:129:24
  wire [7:0]  _switch_io_out_0_0_bits_flow_ingress_node;	// Router.scala:129:24
  wire [1:0]  _switch_io_out_0_0_bits_flow_ingress_node_id;	// Router.scala:129:24
  wire [7:0]  _switch_io_out_0_0_bits_flow_egress_node;	// Router.scala:129:24
  wire [1:0]  _switch_io_out_0_0_bits_flow_egress_node_id;	// Router.scala:129:24
  wire [2:0]  _switch_io_out_0_0_bits_virt_channel_id;	// Router.scala:129:24
  wire        _output_unit_2_to_93_io_credit_available_0;	// Router.scala:122:13
  wire        _output_unit_2_to_93_io_credit_available_1;	// Router.scala:122:13
  wire        _output_unit_2_to_93_io_credit_available_2;	// Router.scala:122:13
  wire        _output_unit_2_to_93_io_credit_available_3;	// Router.scala:122:13
  wire        _output_unit_2_to_93_io_credit_available_4;	// Router.scala:122:13
  wire        _output_unit_2_to_93_io_channel_status_0_occupied;	// Router.scala:122:13
  wire        _output_unit_2_to_93_io_channel_status_1_occupied;	// Router.scala:122:13
  wire        _output_unit_2_to_93_io_channel_status_2_occupied;	// Router.scala:122:13
  wire        _output_unit_2_to_93_io_channel_status_3_occupied;	// Router.scala:122:13
  wire        _output_unit_2_to_93_io_channel_status_4_occupied;	// Router.scala:122:13
  wire        _output_unit_1_to_83_io_credit_available_1;	// Router.scala:122:13
  wire        _output_unit_1_to_83_io_credit_available_2;	// Router.scala:122:13
  wire        _output_unit_1_to_83_io_credit_available_3;	// Router.scala:122:13
  wire        _output_unit_1_to_83_io_credit_available_4;	// Router.scala:122:13
  wire        _output_unit_1_to_83_io_channel_status_1_occupied;	// Router.scala:122:13
  wire        _output_unit_1_to_83_io_channel_status_2_occupied;	// Router.scala:122:13
  wire        _output_unit_1_to_83_io_channel_status_3_occupied;	// Router.scala:122:13
  wire        _output_unit_1_to_83_io_channel_status_4_occupied;	// Router.scala:122:13
  wire        _output_unit_0_to_11_io_credit_available_1;	// Router.scala:122:13
  wire        _output_unit_0_to_11_io_credit_available_2;	// Router.scala:122:13
  wire        _output_unit_0_to_11_io_credit_available_3;	// Router.scala:122:13
  wire        _output_unit_0_to_11_io_credit_available_4;	// Router.scala:122:13
  wire        _output_unit_0_to_11_io_channel_status_1_occupied;	// Router.scala:122:13
  wire        _output_unit_0_to_11_io_channel_status_2_occupied;	// Router.scala:122:13
  wire        _output_unit_0_to_11_io_channel_status_3_occupied;	// Router.scala:122:13
  wire        _output_unit_0_to_11_io_channel_status_4_occupied;	// Router.scala:122:13
  wire [2:0]  _input_unit_2_from_101_io_router_req_bits_src_virt_id;	// Router.scala:112:13
  wire [2:0]  _input_unit_2_from_101_io_router_req_bits_flow_vnet_id;	// Router.scala:112:13
  wire [7:0]  _input_unit_2_from_101_io_router_req_bits_flow_ingress_node;	// Router.scala:112:13
  wire [1:0]  _input_unit_2_from_101_io_router_req_bits_flow_ingress_node_id;	// Router.scala:112:13
  wire [7:0]  _input_unit_2_from_101_io_router_req_bits_flow_egress_node;	// Router.scala:112:13
  wire [1:0]  _input_unit_2_from_101_io_router_req_bits_flow_egress_node_id;	// Router.scala:112:13
  wire        _input_unit_2_from_101_io_vcalloc_req_valid;	// Router.scala:112:13
  wire        _input_unit_2_from_101_io_vcalloc_req_bits_vc_sel_1_1;	// Router.scala:112:13
  wire        _input_unit_2_from_101_io_vcalloc_req_bits_vc_sel_1_2;	// Router.scala:112:13
  wire        _input_unit_2_from_101_io_vcalloc_req_bits_vc_sel_1_3;	// Router.scala:112:13
  wire        _input_unit_2_from_101_io_vcalloc_req_bits_vc_sel_1_4;	// Router.scala:112:13
  wire        _input_unit_2_from_101_io_vcalloc_req_bits_vc_sel_0_1;	// Router.scala:112:13
  wire        _input_unit_2_from_101_io_vcalloc_req_bits_vc_sel_0_2;	// Router.scala:112:13
  wire        _input_unit_2_from_101_io_vcalloc_req_bits_vc_sel_0_3;	// Router.scala:112:13
  wire        _input_unit_2_from_101_io_vcalloc_req_bits_vc_sel_0_4;	// Router.scala:112:13
  wire        _input_unit_2_from_101_io_salloc_req_0_valid;	// Router.scala:112:13
  wire        _input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_2_0;	// Router.scala:112:13
  wire        _input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_2_1;	// Router.scala:112:13
  wire        _input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_2_2;	// Router.scala:112:13
  wire        _input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_2_3;	// Router.scala:112:13
  wire        _input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_2_4;	// Router.scala:112:13
  wire        _input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_1_0;	// Router.scala:112:13
  wire        _input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_1_1;	// Router.scala:112:13
  wire        _input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_1_2;	// Router.scala:112:13
  wire        _input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_1_3;	// Router.scala:112:13
  wire        _input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_1_4;	// Router.scala:112:13
  wire        _input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_0_0;	// Router.scala:112:13
  wire        _input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_0_1;	// Router.scala:112:13
  wire        _input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_0_2;	// Router.scala:112:13
  wire        _input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_0_3;	// Router.scala:112:13
  wire        _input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_0_4;	// Router.scala:112:13
  wire        _input_unit_2_from_101_io_salloc_req_0_bits_tail;	// Router.scala:112:13
  wire        _input_unit_2_from_101_io_out_0_valid;	// Router.scala:112:13
  wire        _input_unit_2_from_101_io_out_0_bits_flit_head;	// Router.scala:112:13
  wire        _input_unit_2_from_101_io_out_0_bits_flit_tail;	// Router.scala:112:13
  wire [72:0] _input_unit_2_from_101_io_out_0_bits_flit_payload;	// Router.scala:112:13
  wire [2:0]  _input_unit_2_from_101_io_out_0_bits_flit_flow_vnet_id;	// Router.scala:112:13
  wire [7:0]  _input_unit_2_from_101_io_out_0_bits_flit_flow_ingress_node;	// Router.scala:112:13
  wire [1:0]  _input_unit_2_from_101_io_out_0_bits_flit_flow_ingress_node_id;	// Router.scala:112:13
  wire [7:0]  _input_unit_2_from_101_io_out_0_bits_flit_flow_egress_node;	// Router.scala:112:13
  wire [1:0]  _input_unit_2_from_101_io_out_0_bits_flit_flow_egress_node_id;	// Router.scala:112:13
  wire [2:0]  _input_unit_2_from_101_io_out_0_bits_out_virt_channel;	// Router.scala:112:13
  wire [2:0]  _input_unit_1_from_91_io_router_req_bits_src_virt_id;	// Router.scala:112:13
  wire [2:0]  _input_unit_1_from_91_io_router_req_bits_flow_vnet_id;	// Router.scala:112:13
  wire [7:0]  _input_unit_1_from_91_io_router_req_bits_flow_ingress_node;	// Router.scala:112:13
  wire [1:0]  _input_unit_1_from_91_io_router_req_bits_flow_ingress_node_id;	// Router.scala:112:13
  wire [7:0]  _input_unit_1_from_91_io_router_req_bits_flow_egress_node;	// Router.scala:112:13
  wire [1:0]  _input_unit_1_from_91_io_router_req_bits_flow_egress_node_id;	// Router.scala:112:13
  wire        _input_unit_1_from_91_io_vcalloc_req_valid;	// Router.scala:112:13
  wire        _input_unit_1_from_91_io_vcalloc_req_bits_vc_sel_2_0;	// Router.scala:112:13
  wire        _input_unit_1_from_91_io_vcalloc_req_bits_vc_sel_2_1;	// Router.scala:112:13
  wire        _input_unit_1_from_91_io_vcalloc_req_bits_vc_sel_2_2;	// Router.scala:112:13
  wire        _input_unit_1_from_91_io_vcalloc_req_bits_vc_sel_2_3;	// Router.scala:112:13
  wire        _input_unit_1_from_91_io_vcalloc_req_bits_vc_sel_2_4;	// Router.scala:112:13
  wire        _input_unit_1_from_91_io_salloc_req_0_valid;	// Router.scala:112:13
  wire        _input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_2_0;	// Router.scala:112:13
  wire        _input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_2_1;	// Router.scala:112:13
  wire        _input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_2_2;	// Router.scala:112:13
  wire        _input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_2_3;	// Router.scala:112:13
  wire        _input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_2_4;	// Router.scala:112:13
  wire        _input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_1_0;	// Router.scala:112:13
  wire        _input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_1_1;	// Router.scala:112:13
  wire        _input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_1_2;	// Router.scala:112:13
  wire        _input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_1_3;	// Router.scala:112:13
  wire        _input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_1_4;	// Router.scala:112:13
  wire        _input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_0_0;	// Router.scala:112:13
  wire        _input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_0_1;	// Router.scala:112:13
  wire        _input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_0_2;	// Router.scala:112:13
  wire        _input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_0_3;	// Router.scala:112:13
  wire        _input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_0_4;	// Router.scala:112:13
  wire        _input_unit_1_from_91_io_salloc_req_0_bits_tail;	// Router.scala:112:13
  wire        _input_unit_1_from_91_io_out_0_valid;	// Router.scala:112:13
  wire        _input_unit_1_from_91_io_out_0_bits_flit_head;	// Router.scala:112:13
  wire        _input_unit_1_from_91_io_out_0_bits_flit_tail;	// Router.scala:112:13
  wire [72:0] _input_unit_1_from_91_io_out_0_bits_flit_payload;	// Router.scala:112:13
  wire [2:0]  _input_unit_1_from_91_io_out_0_bits_flit_flow_vnet_id;	// Router.scala:112:13
  wire [7:0]  _input_unit_1_from_91_io_out_0_bits_flit_flow_ingress_node;	// Router.scala:112:13
  wire [1:0]  _input_unit_1_from_91_io_out_0_bits_flit_flow_ingress_node_id;	// Router.scala:112:13
  wire [7:0]  _input_unit_1_from_91_io_out_0_bits_flit_flow_egress_node;	// Router.scala:112:13
  wire [1:0]  _input_unit_1_from_91_io_out_0_bits_flit_flow_egress_node_id;	// Router.scala:112:13
  wire [2:0]  _input_unit_1_from_91_io_out_0_bits_out_virt_channel;	// Router.scala:112:13
  wire [2:0]  _input_unit_0_from_11_io_router_req_bits_src_virt_id;	// Router.scala:112:13
  wire [2:0]  _input_unit_0_from_11_io_router_req_bits_flow_vnet_id;	// Router.scala:112:13
  wire [7:0]  _input_unit_0_from_11_io_router_req_bits_flow_ingress_node;	// Router.scala:112:13
  wire [1:0]  _input_unit_0_from_11_io_router_req_bits_flow_ingress_node_id;	// Router.scala:112:13
  wire [7:0]  _input_unit_0_from_11_io_router_req_bits_flow_egress_node;	// Router.scala:112:13
  wire [1:0]  _input_unit_0_from_11_io_router_req_bits_flow_egress_node_id;	// Router.scala:112:13
  wire        _input_unit_0_from_11_io_vcalloc_req_valid;	// Router.scala:112:13
  wire        _input_unit_0_from_11_io_vcalloc_req_bits_vc_sel_2_0;	// Router.scala:112:13
  wire        _input_unit_0_from_11_io_vcalloc_req_bits_vc_sel_2_1;	// Router.scala:112:13
  wire        _input_unit_0_from_11_io_vcalloc_req_bits_vc_sel_2_2;	// Router.scala:112:13
  wire        _input_unit_0_from_11_io_vcalloc_req_bits_vc_sel_2_3;	// Router.scala:112:13
  wire        _input_unit_0_from_11_io_vcalloc_req_bits_vc_sel_2_4;	// Router.scala:112:13
  wire        _input_unit_0_from_11_io_salloc_req_0_valid;	// Router.scala:112:13
  wire        _input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_2_0;	// Router.scala:112:13
  wire        _input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_2_1;	// Router.scala:112:13
  wire        _input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_2_2;	// Router.scala:112:13
  wire        _input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_2_3;	// Router.scala:112:13
  wire        _input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_2_4;	// Router.scala:112:13
  wire        _input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_1_0;	// Router.scala:112:13
  wire        _input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_1_1;	// Router.scala:112:13
  wire        _input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_1_2;	// Router.scala:112:13
  wire        _input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_1_3;	// Router.scala:112:13
  wire        _input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_1_4;	// Router.scala:112:13
  wire        _input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_0_0;	// Router.scala:112:13
  wire        _input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_0_1;	// Router.scala:112:13
  wire        _input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_0_2;	// Router.scala:112:13
  wire        _input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_0_3;	// Router.scala:112:13
  wire        _input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_0_4;	// Router.scala:112:13
  wire        _input_unit_0_from_11_io_salloc_req_0_bits_tail;	// Router.scala:112:13
  wire        _input_unit_0_from_11_io_out_0_valid;	// Router.scala:112:13
  wire        _input_unit_0_from_11_io_out_0_bits_flit_head;	// Router.scala:112:13
  wire        _input_unit_0_from_11_io_out_0_bits_flit_tail;	// Router.scala:112:13
  wire [72:0] _input_unit_0_from_11_io_out_0_bits_flit_payload;	// Router.scala:112:13
  wire [2:0]  _input_unit_0_from_11_io_out_0_bits_flit_flow_vnet_id;	// Router.scala:112:13
  wire [7:0]  _input_unit_0_from_11_io_out_0_bits_flit_flow_ingress_node;	// Router.scala:112:13
  wire [1:0]  _input_unit_0_from_11_io_out_0_bits_flit_flow_ingress_node_id;	// Router.scala:112:13
  wire [7:0]  _input_unit_0_from_11_io_out_0_bits_flit_flow_egress_node;	// Router.scala:112:13
  wire [1:0]  _input_unit_0_from_11_io_out_0_bits_flit_flow_egress_node_id;	// Router.scala:112:13
  wire [2:0]  _input_unit_0_from_11_io_out_0_bits_out_virt_channel;	// Router.scala:112:13
  wire [1:0]  fires_count =
    {1'h0, _vc_allocator_io_req_0_ready & _input_unit_0_from_11_io_vcalloc_req_valid}
    + {1'h0, _vc_allocator_io_req_1_ready & _input_unit_1_from_91_io_vcalloc_req_valid}
    + {1'h0, _vc_allocator_io_req_2_ready & _input_unit_2_from_101_io_vcalloc_req_valid};	// Bitwise.scala:51:90, Decoupled.scala:51:35, Router.scala:112:13, :131:30, :137:31
  reg         switch_io_sel_REG_2_0_2_0;	// Router.scala:176:14
  reg         switch_io_sel_REG_2_0_1_0;	// Router.scala:176:14
  reg         switch_io_sel_REG_2_0_0_0;	// Router.scala:176:14
  reg         switch_io_sel_REG_1_0_2_0;	// Router.scala:176:14
  reg         switch_io_sel_REG_1_0_1_0;	// Router.scala:176:14
  reg         switch_io_sel_REG_1_0_0_0;	// Router.scala:176:14
  reg         switch_io_sel_REG_0_0_2_0;	// Router.scala:176:14
  reg         switch_io_sel_REG_0_0_1_0;	// Router.scala:176:14
  reg         switch_io_sel_REG_0_0_0_0;	// Router.scala:176:14
  reg  [63:0] debug_tsc;	// Router.scala:193:28
  reg  [63:0] debug_sample;	// Router.scala:195:31
  wire [63:0] _GEN = {44'h0, _plusarg_reader_out - 20'h1};	// PlusArg.scala:80:11, Router.scala:198:{24,40}
  reg  [63:0] util_ctr;	// Router.scala:201:29
  reg         fired;	// Router.scala:202:26
  wire        _T_8 = (|_plusarg_reader_out) & debug_sample == _GEN & fired;	// PlusArg.scala:80:11, Router.scala:195:31, :198:24, :202:26, :205:{25,49,71}
  reg  [63:0] util_ctr_1;	// Router.scala:201:29
  reg         fired_1;	// Router.scala:202:26
  wire        _T_16 = (|_plusarg_reader_out) & debug_sample == _GEN & fired_1;	// PlusArg.scala:80:11, Router.scala:195:31, :198:24, :202:26, :205:{25,49,71}
  reg  [63:0] util_ctr_2;	// Router.scala:201:29
  reg         fired_2;	// Router.scala:202:26
  wire        _T_24 = (|_plusarg_reader_out) & debug_sample == _GEN & fired_2;	// PlusArg.scala:80:11, Router.scala:195:31, :198:24, :202:26, :205:{25,49,71}
  always @(posedge clock) begin
    switch_io_sel_REG_2_0_2_0 <= _switch_allocator_io_switch_sel_2_0_2_0;	// Router.scala:130:34, :176:14
    switch_io_sel_REG_2_0_1_0 <= _switch_allocator_io_switch_sel_2_0_1_0;	// Router.scala:130:34, :176:14
    switch_io_sel_REG_2_0_0_0 <= _switch_allocator_io_switch_sel_2_0_0_0;	// Router.scala:130:34, :176:14
    switch_io_sel_REG_1_0_2_0 <= _switch_allocator_io_switch_sel_1_0_2_0;	// Router.scala:130:34, :176:14
    switch_io_sel_REG_1_0_1_0 <= _switch_allocator_io_switch_sel_1_0_1_0;	// Router.scala:130:34, :176:14
    switch_io_sel_REG_1_0_0_0 <= _switch_allocator_io_switch_sel_1_0_0_0;	// Router.scala:130:34, :176:14
    switch_io_sel_REG_0_0_2_0 <= _switch_allocator_io_switch_sel_0_0_2_0;	// Router.scala:130:34, :176:14
    switch_io_sel_REG_0_0_1_0 <= _switch_allocator_io_switch_sel_0_0_1_0;	// Router.scala:130:34, :176:14
    switch_io_sel_REG_0_0_0_0 <= _switch_allocator_io_switch_sel_0_0_0_0;	// Router.scala:130:34, :176:14
    if (reset) begin
      debug_tsc <= 64'h0;	// Router.scala:193:28
      debug_sample <= 64'h0;	// Router.scala:193:28, :195:31
      util_ctr <= 64'h0;	// Router.scala:193:28, :201:29
      fired <= 1'h0;	// Router.scala:131:30, :202:26
      util_ctr_1 <= 64'h0;	// Router.scala:193:28, :201:29
      fired_1 <= 1'h0;	// Router.scala:131:30, :202:26
      util_ctr_2 <= 64'h0;	// Router.scala:193:28, :201:29
      fired_2 <= 1'h0;	// Router.scala:131:30, :202:26
    end
    else begin
      debug_tsc <= debug_tsc + 64'h1;	// Router.scala:193:28, :194:28
      if (debug_sample == _GEN)	// Router.scala:195:31, :198:24
        debug_sample <= 64'h0;	// Router.scala:193:28, :195:31
      else	// Router.scala:198:24
        debug_sample <= debug_sample + 64'h1;	// Router.scala:194:28, :195:31, :196:34
      util_ctr <= util_ctr + {63'h0, auto_dest_nodes_in_0_flit_0_valid};	// Router.scala:201:29, :203:28
      fired <= ~_T_8 & fired | auto_dest_nodes_in_0_flit_0_valid;	// Router.scala:202:26, :204:13, :205:{71,81}, :208:15
      util_ctr_1 <= util_ctr_1 + {63'h0, auto_dest_nodes_in_1_flit_0_valid};	// Router.scala:201:29, :203:28
      fired_1 <= ~_T_16 & fired_1 | auto_dest_nodes_in_1_flit_0_valid;	// Router.scala:202:26, :204:13, :205:{71,81}, :208:15
      util_ctr_2 <= util_ctr_2 + {63'h0, auto_dest_nodes_in_2_flit_0_valid};	// Router.scala:201:29, :203:28
      fired_2 <= ~_T_24 & fired_2 | auto_dest_nodes_in_2_flit_0_valid;	// Router.scala:202:26, :204:13, :205:{71,81}, :208:15
    end
  end // always @(posedge)
  `ifndef SYNTHESIS
    always @(posedge clock) begin	// Router.scala:207:15
      if ((`PRINTF_COND_) & _T_8 & ~reset)	// Router.scala:205:71, :207:15
        $fwrite(32'h80000002, "nocsample %d 11 92 %d\n", debug_tsc, util_ctr);	// Router.scala:193:28, :201:29, :207:15
      if ((`PRINTF_COND_) & _T_16 & ~reset)	// Router.scala:205:71, :207:15
        $fwrite(32'h80000002, "nocsample %d 91 92 %d\n", debug_tsc, util_ctr_1);	// Router.scala:193:28, :201:29, :207:15
      if ((`PRINTF_COND_) & _T_24 & ~reset)	// Router.scala:205:71, :207:15
        $fwrite(32'h80000002, "nocsample %d 101 92 %d\n", debug_tsc, util_ctr_2);	// Router.scala:193:28, :201:29, :207:15
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        switch_io_sel_REG_2_0_2_0 = _RANDOM_0[0];	// Router.scala:176:14
        switch_io_sel_REG_2_0_1_0 = _RANDOM_0[1];	// Router.scala:176:14
        switch_io_sel_REG_2_0_0_0 = _RANDOM_0[2];	// Router.scala:176:14
        switch_io_sel_REG_1_0_2_0 = _RANDOM_0[3];	// Router.scala:176:14
        switch_io_sel_REG_1_0_1_0 = _RANDOM_0[4];	// Router.scala:176:14
        switch_io_sel_REG_1_0_0_0 = _RANDOM_0[5];	// Router.scala:176:14
        switch_io_sel_REG_0_0_2_0 = _RANDOM_0[6];	// Router.scala:176:14
        switch_io_sel_REG_0_0_1_0 = _RANDOM_0[7];	// Router.scala:176:14
        switch_io_sel_REG_0_0_0_0 = _RANDOM_0[8];	// Router.scala:176:14
        debug_tsc = {_RANDOM_0[31:9], _RANDOM_1, _RANDOM_2[8:0]};	// Router.scala:176:14, :193:28
        debug_sample = {_RANDOM_2[31:9], _RANDOM_3, _RANDOM_4[8:0]};	// Router.scala:193:28, :195:31
        util_ctr = {_RANDOM_4[31:9], _RANDOM_5, _RANDOM_6[8:0]};	// Router.scala:195:31, :201:29
        fired = _RANDOM_6[9];	// Router.scala:201:29, :202:26
        util_ctr_1 = {_RANDOM_6[31:10], _RANDOM_7, _RANDOM_8[9:0]};	// Router.scala:201:29
        fired_1 = _RANDOM_8[10];	// Router.scala:201:29, :202:26
        util_ctr_2 = {_RANDOM_8[31:11], _RANDOM_9, _RANDOM_10[10:0]};	// Router.scala:201:29
        fired_2 = _RANDOM_10[11];	// Router.scala:201:29, :202:26
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  InputUnit_114 input_unit_0_from_11 (	// Router.scala:112:13
    .clock                                   (clock),
    .reset                                   (reset),
    .io_router_resp_vc_sel_2_0               (_route_computer_io_resp_0_vc_sel_2_0),	// Router.scala:134:32
    .io_router_resp_vc_sel_2_1               (_route_computer_io_resp_0_vc_sel_2_1),	// Router.scala:134:32
    .io_router_resp_vc_sel_2_2               (_route_computer_io_resp_0_vc_sel_2_2),	// Router.scala:134:32
    .io_router_resp_vc_sel_2_3               (_route_computer_io_resp_0_vc_sel_2_3),	// Router.scala:134:32
    .io_router_resp_vc_sel_2_4               (_route_computer_io_resp_0_vc_sel_2_4),	// Router.scala:134:32
    .io_vcalloc_req_ready                    (_vc_allocator_io_req_0_ready),	// Router.scala:131:30
    .io_vcalloc_resp_vc_sel_2_0              (_vc_allocator_io_resp_0_vc_sel_2_0),	// Router.scala:131:30
    .io_vcalloc_resp_vc_sel_2_1              (_vc_allocator_io_resp_0_vc_sel_2_1),	// Router.scala:131:30
    .io_vcalloc_resp_vc_sel_2_2              (_vc_allocator_io_resp_0_vc_sel_2_2),	// Router.scala:131:30
    .io_vcalloc_resp_vc_sel_2_3              (_vc_allocator_io_resp_0_vc_sel_2_3),	// Router.scala:131:30
    .io_vcalloc_resp_vc_sel_2_4              (_vc_allocator_io_resp_0_vc_sel_2_4),	// Router.scala:131:30
    .io_out_credit_available_2_0             (_output_unit_2_to_93_io_credit_available_0),	// Router.scala:122:13
    .io_out_credit_available_2_1             (_output_unit_2_to_93_io_credit_available_1),	// Router.scala:122:13
    .io_out_credit_available_2_2             (_output_unit_2_to_93_io_credit_available_2),	// Router.scala:122:13
    .io_out_credit_available_2_3             (_output_unit_2_to_93_io_credit_available_3),	// Router.scala:122:13
    .io_out_credit_available_2_4             (_output_unit_2_to_93_io_credit_available_4),	// Router.scala:122:13
    .io_out_credit_available_1_1             (_output_unit_1_to_83_io_credit_available_1),	// Router.scala:122:13
    .io_out_credit_available_1_2             (_output_unit_1_to_83_io_credit_available_2),	// Router.scala:122:13
    .io_out_credit_available_1_3             (_output_unit_1_to_83_io_credit_available_3),	// Router.scala:122:13
    .io_out_credit_available_1_4             (_output_unit_1_to_83_io_credit_available_4),	// Router.scala:122:13
    .io_out_credit_available_0_1             (_output_unit_0_to_11_io_credit_available_1),	// Router.scala:122:13
    .io_out_credit_available_0_2             (_output_unit_0_to_11_io_credit_available_2),	// Router.scala:122:13
    .io_out_credit_available_0_3             (_output_unit_0_to_11_io_credit_available_3),	// Router.scala:122:13
    .io_out_credit_available_0_4             (_output_unit_0_to_11_io_credit_available_4),	// Router.scala:122:13
    .io_salloc_req_0_ready                   (_switch_allocator_io_req_0_0_ready),	// Router.scala:130:34
    .io_in_flit_0_valid                      (auto_dest_nodes_in_0_flit_0_valid),
    .io_in_flit_0_bits_head                  (auto_dest_nodes_in_0_flit_0_bits_head),
    .io_in_flit_0_bits_tail                  (auto_dest_nodes_in_0_flit_0_bits_tail),
    .io_in_flit_0_bits_payload               (auto_dest_nodes_in_0_flit_0_bits_payload),
    .io_in_flit_0_bits_flow_vnet_id
      (auto_dest_nodes_in_0_flit_0_bits_flow_vnet_id),
    .io_in_flit_0_bits_flow_ingress_node
      (auto_dest_nodes_in_0_flit_0_bits_flow_ingress_node),
    .io_in_flit_0_bits_flow_ingress_node_id
      (auto_dest_nodes_in_0_flit_0_bits_flow_ingress_node_id),
    .io_in_flit_0_bits_flow_egress_node
      (auto_dest_nodes_in_0_flit_0_bits_flow_egress_node),
    .io_in_flit_0_bits_flow_egress_node_id
      (auto_dest_nodes_in_0_flit_0_bits_flow_egress_node_id),
    .io_in_flit_0_bits_virt_channel_id
      (auto_dest_nodes_in_0_flit_0_bits_virt_channel_id),
    .io_router_req_bits_src_virt_id
      (_input_unit_0_from_11_io_router_req_bits_src_virt_id),
    .io_router_req_bits_flow_vnet_id
      (_input_unit_0_from_11_io_router_req_bits_flow_vnet_id),
    .io_router_req_bits_flow_ingress_node
      (_input_unit_0_from_11_io_router_req_bits_flow_ingress_node),
    .io_router_req_bits_flow_ingress_node_id
      (_input_unit_0_from_11_io_router_req_bits_flow_ingress_node_id),
    .io_router_req_bits_flow_egress_node
      (_input_unit_0_from_11_io_router_req_bits_flow_egress_node),
    .io_router_req_bits_flow_egress_node_id
      (_input_unit_0_from_11_io_router_req_bits_flow_egress_node_id),
    .io_vcalloc_req_valid                    (_input_unit_0_from_11_io_vcalloc_req_valid),
    .io_vcalloc_req_bits_vc_sel_2_0
      (_input_unit_0_from_11_io_vcalloc_req_bits_vc_sel_2_0),
    .io_vcalloc_req_bits_vc_sel_2_1
      (_input_unit_0_from_11_io_vcalloc_req_bits_vc_sel_2_1),
    .io_vcalloc_req_bits_vc_sel_2_2
      (_input_unit_0_from_11_io_vcalloc_req_bits_vc_sel_2_2),
    .io_vcalloc_req_bits_vc_sel_2_3
      (_input_unit_0_from_11_io_vcalloc_req_bits_vc_sel_2_3),
    .io_vcalloc_req_bits_vc_sel_2_4
      (_input_unit_0_from_11_io_vcalloc_req_bits_vc_sel_2_4),
    .io_salloc_req_0_valid
      (_input_unit_0_from_11_io_salloc_req_0_valid),
    .io_salloc_req_0_bits_vc_sel_2_0
      (_input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_2_0),
    .io_salloc_req_0_bits_vc_sel_2_1
      (_input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_2_1),
    .io_salloc_req_0_bits_vc_sel_2_2
      (_input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_2_2),
    .io_salloc_req_0_bits_vc_sel_2_3
      (_input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_2_3),
    .io_salloc_req_0_bits_vc_sel_2_4
      (_input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_2_4),
    .io_salloc_req_0_bits_vc_sel_1_0
      (_input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_1_0),
    .io_salloc_req_0_bits_vc_sel_1_1
      (_input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_1_1),
    .io_salloc_req_0_bits_vc_sel_1_2
      (_input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_1_2),
    .io_salloc_req_0_bits_vc_sel_1_3
      (_input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_1_3),
    .io_salloc_req_0_bits_vc_sel_1_4
      (_input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_1_4),
    .io_salloc_req_0_bits_vc_sel_0_0
      (_input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_0_0),
    .io_salloc_req_0_bits_vc_sel_0_1
      (_input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_0_1),
    .io_salloc_req_0_bits_vc_sel_0_2
      (_input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_0_2),
    .io_salloc_req_0_bits_vc_sel_0_3
      (_input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_0_3),
    .io_salloc_req_0_bits_vc_sel_0_4
      (_input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_0_4),
    .io_salloc_req_0_bits_tail
      (_input_unit_0_from_11_io_salloc_req_0_bits_tail),
    .io_out_0_valid                          (_input_unit_0_from_11_io_out_0_valid),
    .io_out_0_bits_flit_head
      (_input_unit_0_from_11_io_out_0_bits_flit_head),
    .io_out_0_bits_flit_tail
      (_input_unit_0_from_11_io_out_0_bits_flit_tail),
    .io_out_0_bits_flit_payload
      (_input_unit_0_from_11_io_out_0_bits_flit_payload),
    .io_out_0_bits_flit_flow_vnet_id
      (_input_unit_0_from_11_io_out_0_bits_flit_flow_vnet_id),
    .io_out_0_bits_flit_flow_ingress_node
      (_input_unit_0_from_11_io_out_0_bits_flit_flow_ingress_node),
    .io_out_0_bits_flit_flow_ingress_node_id
      (_input_unit_0_from_11_io_out_0_bits_flit_flow_ingress_node_id),
    .io_out_0_bits_flit_flow_egress_node
      (_input_unit_0_from_11_io_out_0_bits_flit_flow_egress_node),
    .io_out_0_bits_flit_flow_egress_node_id
      (_input_unit_0_from_11_io_out_0_bits_flit_flow_egress_node_id),
    .io_out_0_bits_out_virt_channel
      (_input_unit_0_from_11_io_out_0_bits_out_virt_channel),
    .io_debug_va_stall                       (auto_debug_out_va_stall_0),
    .io_debug_sa_stall                       (auto_debug_out_sa_stall_0),
    .io_in_credit_return                     (auto_dest_nodes_in_0_credit_return),
    .io_in_vc_free                           (auto_dest_nodes_in_0_vc_free)
  );
  InputUnit_114 input_unit_1_from_91 (	// Router.scala:112:13
    .clock                                   (clock),
    .reset                                   (reset),
    .io_router_resp_vc_sel_2_0               (_route_computer_io_resp_1_vc_sel_2_0),	// Router.scala:134:32
    .io_router_resp_vc_sel_2_1               (_route_computer_io_resp_1_vc_sel_2_1),	// Router.scala:134:32
    .io_router_resp_vc_sel_2_2               (_route_computer_io_resp_1_vc_sel_2_2),	// Router.scala:134:32
    .io_router_resp_vc_sel_2_3               (_route_computer_io_resp_1_vc_sel_2_3),	// Router.scala:134:32
    .io_router_resp_vc_sel_2_4               (_route_computer_io_resp_1_vc_sel_2_4),	// Router.scala:134:32
    .io_vcalloc_req_ready                    (_vc_allocator_io_req_1_ready),	// Router.scala:131:30
    .io_vcalloc_resp_vc_sel_2_0              (_vc_allocator_io_resp_1_vc_sel_2_0),	// Router.scala:131:30
    .io_vcalloc_resp_vc_sel_2_1              (_vc_allocator_io_resp_1_vc_sel_2_1),	// Router.scala:131:30
    .io_vcalloc_resp_vc_sel_2_2              (_vc_allocator_io_resp_1_vc_sel_2_2),	// Router.scala:131:30
    .io_vcalloc_resp_vc_sel_2_3              (_vc_allocator_io_resp_1_vc_sel_2_3),	// Router.scala:131:30
    .io_vcalloc_resp_vc_sel_2_4              (_vc_allocator_io_resp_1_vc_sel_2_4),	// Router.scala:131:30
    .io_out_credit_available_2_0             (_output_unit_2_to_93_io_credit_available_0),	// Router.scala:122:13
    .io_out_credit_available_2_1             (_output_unit_2_to_93_io_credit_available_1),	// Router.scala:122:13
    .io_out_credit_available_2_2             (_output_unit_2_to_93_io_credit_available_2),	// Router.scala:122:13
    .io_out_credit_available_2_3             (_output_unit_2_to_93_io_credit_available_3),	// Router.scala:122:13
    .io_out_credit_available_2_4             (_output_unit_2_to_93_io_credit_available_4),	// Router.scala:122:13
    .io_out_credit_available_1_1             (_output_unit_1_to_83_io_credit_available_1),	// Router.scala:122:13
    .io_out_credit_available_1_2             (_output_unit_1_to_83_io_credit_available_2),	// Router.scala:122:13
    .io_out_credit_available_1_3             (_output_unit_1_to_83_io_credit_available_3),	// Router.scala:122:13
    .io_out_credit_available_1_4             (_output_unit_1_to_83_io_credit_available_4),	// Router.scala:122:13
    .io_out_credit_available_0_1             (_output_unit_0_to_11_io_credit_available_1),	// Router.scala:122:13
    .io_out_credit_available_0_2             (_output_unit_0_to_11_io_credit_available_2),	// Router.scala:122:13
    .io_out_credit_available_0_3             (_output_unit_0_to_11_io_credit_available_3),	// Router.scala:122:13
    .io_out_credit_available_0_4             (_output_unit_0_to_11_io_credit_available_4),	// Router.scala:122:13
    .io_salloc_req_0_ready                   (_switch_allocator_io_req_1_0_ready),	// Router.scala:130:34
    .io_in_flit_0_valid                      (auto_dest_nodes_in_1_flit_0_valid),
    .io_in_flit_0_bits_head                  (auto_dest_nodes_in_1_flit_0_bits_head),
    .io_in_flit_0_bits_tail                  (auto_dest_nodes_in_1_flit_0_bits_tail),
    .io_in_flit_0_bits_payload               (auto_dest_nodes_in_1_flit_0_bits_payload),
    .io_in_flit_0_bits_flow_vnet_id
      (auto_dest_nodes_in_1_flit_0_bits_flow_vnet_id),
    .io_in_flit_0_bits_flow_ingress_node
      (auto_dest_nodes_in_1_flit_0_bits_flow_ingress_node),
    .io_in_flit_0_bits_flow_ingress_node_id
      (auto_dest_nodes_in_1_flit_0_bits_flow_ingress_node_id),
    .io_in_flit_0_bits_flow_egress_node
      (auto_dest_nodes_in_1_flit_0_bits_flow_egress_node),
    .io_in_flit_0_bits_flow_egress_node_id
      (auto_dest_nodes_in_1_flit_0_bits_flow_egress_node_id),
    .io_in_flit_0_bits_virt_channel_id
      (auto_dest_nodes_in_1_flit_0_bits_virt_channel_id),
    .io_router_req_bits_src_virt_id
      (_input_unit_1_from_91_io_router_req_bits_src_virt_id),
    .io_router_req_bits_flow_vnet_id
      (_input_unit_1_from_91_io_router_req_bits_flow_vnet_id),
    .io_router_req_bits_flow_ingress_node
      (_input_unit_1_from_91_io_router_req_bits_flow_ingress_node),
    .io_router_req_bits_flow_ingress_node_id
      (_input_unit_1_from_91_io_router_req_bits_flow_ingress_node_id),
    .io_router_req_bits_flow_egress_node
      (_input_unit_1_from_91_io_router_req_bits_flow_egress_node),
    .io_router_req_bits_flow_egress_node_id
      (_input_unit_1_from_91_io_router_req_bits_flow_egress_node_id),
    .io_vcalloc_req_valid                    (_input_unit_1_from_91_io_vcalloc_req_valid),
    .io_vcalloc_req_bits_vc_sel_2_0
      (_input_unit_1_from_91_io_vcalloc_req_bits_vc_sel_2_0),
    .io_vcalloc_req_bits_vc_sel_2_1
      (_input_unit_1_from_91_io_vcalloc_req_bits_vc_sel_2_1),
    .io_vcalloc_req_bits_vc_sel_2_2
      (_input_unit_1_from_91_io_vcalloc_req_bits_vc_sel_2_2),
    .io_vcalloc_req_bits_vc_sel_2_3
      (_input_unit_1_from_91_io_vcalloc_req_bits_vc_sel_2_3),
    .io_vcalloc_req_bits_vc_sel_2_4
      (_input_unit_1_from_91_io_vcalloc_req_bits_vc_sel_2_4),
    .io_salloc_req_0_valid
      (_input_unit_1_from_91_io_salloc_req_0_valid),
    .io_salloc_req_0_bits_vc_sel_2_0
      (_input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_2_0),
    .io_salloc_req_0_bits_vc_sel_2_1
      (_input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_2_1),
    .io_salloc_req_0_bits_vc_sel_2_2
      (_input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_2_2),
    .io_salloc_req_0_bits_vc_sel_2_3
      (_input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_2_3),
    .io_salloc_req_0_bits_vc_sel_2_4
      (_input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_2_4),
    .io_salloc_req_0_bits_vc_sel_1_0
      (_input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_1_0),
    .io_salloc_req_0_bits_vc_sel_1_1
      (_input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_1_1),
    .io_salloc_req_0_bits_vc_sel_1_2
      (_input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_1_2),
    .io_salloc_req_0_bits_vc_sel_1_3
      (_input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_1_3),
    .io_salloc_req_0_bits_vc_sel_1_4
      (_input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_1_4),
    .io_salloc_req_0_bits_vc_sel_0_0
      (_input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_0_0),
    .io_salloc_req_0_bits_vc_sel_0_1
      (_input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_0_1),
    .io_salloc_req_0_bits_vc_sel_0_2
      (_input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_0_2),
    .io_salloc_req_0_bits_vc_sel_0_3
      (_input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_0_3),
    .io_salloc_req_0_bits_vc_sel_0_4
      (_input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_0_4),
    .io_salloc_req_0_bits_tail
      (_input_unit_1_from_91_io_salloc_req_0_bits_tail),
    .io_out_0_valid                          (_input_unit_1_from_91_io_out_0_valid),
    .io_out_0_bits_flit_head
      (_input_unit_1_from_91_io_out_0_bits_flit_head),
    .io_out_0_bits_flit_tail
      (_input_unit_1_from_91_io_out_0_bits_flit_tail),
    .io_out_0_bits_flit_payload
      (_input_unit_1_from_91_io_out_0_bits_flit_payload),
    .io_out_0_bits_flit_flow_vnet_id
      (_input_unit_1_from_91_io_out_0_bits_flit_flow_vnet_id),
    .io_out_0_bits_flit_flow_ingress_node
      (_input_unit_1_from_91_io_out_0_bits_flit_flow_ingress_node),
    .io_out_0_bits_flit_flow_ingress_node_id
      (_input_unit_1_from_91_io_out_0_bits_flit_flow_ingress_node_id),
    .io_out_0_bits_flit_flow_egress_node
      (_input_unit_1_from_91_io_out_0_bits_flit_flow_egress_node),
    .io_out_0_bits_flit_flow_egress_node_id
      (_input_unit_1_from_91_io_out_0_bits_flit_flow_egress_node_id),
    .io_out_0_bits_out_virt_channel
      (_input_unit_1_from_91_io_out_0_bits_out_virt_channel),
    .io_debug_va_stall                       (auto_debug_out_va_stall_1),
    .io_debug_sa_stall                       (auto_debug_out_sa_stall_1),
    .io_in_credit_return                     (auto_dest_nodes_in_1_credit_return),
    .io_in_vc_free                           (auto_dest_nodes_in_1_vc_free)
  );
  InputUnit_116 input_unit_2_from_101 (	// Router.scala:112:13
    .clock                                   (clock),
    .reset                                   (reset),
    .io_router_resp_vc_sel_1_1               (_route_computer_io_resp_2_vc_sel_1_1),	// Router.scala:134:32
    .io_router_resp_vc_sel_1_2               (_route_computer_io_resp_2_vc_sel_1_2),	// Router.scala:134:32
    .io_router_resp_vc_sel_1_3               (_route_computer_io_resp_2_vc_sel_1_3),	// Router.scala:134:32
    .io_router_resp_vc_sel_1_4               (_route_computer_io_resp_2_vc_sel_1_4),	// Router.scala:134:32
    .io_router_resp_vc_sel_0_1               (_route_computer_io_resp_2_vc_sel_0_1),	// Router.scala:134:32
    .io_router_resp_vc_sel_0_2               (_route_computer_io_resp_2_vc_sel_0_2),	// Router.scala:134:32
    .io_router_resp_vc_sel_0_3               (_route_computer_io_resp_2_vc_sel_0_3),	// Router.scala:134:32
    .io_router_resp_vc_sel_0_4               (_route_computer_io_resp_2_vc_sel_0_4),	// Router.scala:134:32
    .io_vcalloc_req_ready                    (_vc_allocator_io_req_2_ready),	// Router.scala:131:30
    .io_vcalloc_resp_vc_sel_1_1              (_vc_allocator_io_resp_2_vc_sel_1_1),	// Router.scala:131:30
    .io_vcalloc_resp_vc_sel_1_2              (_vc_allocator_io_resp_2_vc_sel_1_2),	// Router.scala:131:30
    .io_vcalloc_resp_vc_sel_1_3              (_vc_allocator_io_resp_2_vc_sel_1_3),	// Router.scala:131:30
    .io_vcalloc_resp_vc_sel_1_4              (_vc_allocator_io_resp_2_vc_sel_1_4),	// Router.scala:131:30
    .io_vcalloc_resp_vc_sel_0_1              (_vc_allocator_io_resp_2_vc_sel_0_1),	// Router.scala:131:30
    .io_vcalloc_resp_vc_sel_0_2              (_vc_allocator_io_resp_2_vc_sel_0_2),	// Router.scala:131:30
    .io_vcalloc_resp_vc_sel_0_3              (_vc_allocator_io_resp_2_vc_sel_0_3),	// Router.scala:131:30
    .io_vcalloc_resp_vc_sel_0_4              (_vc_allocator_io_resp_2_vc_sel_0_4),	// Router.scala:131:30
    .io_out_credit_available_2_0             (_output_unit_2_to_93_io_credit_available_0),	// Router.scala:122:13
    .io_out_credit_available_2_1             (_output_unit_2_to_93_io_credit_available_1),	// Router.scala:122:13
    .io_out_credit_available_2_2             (_output_unit_2_to_93_io_credit_available_2),	// Router.scala:122:13
    .io_out_credit_available_2_3             (_output_unit_2_to_93_io_credit_available_3),	// Router.scala:122:13
    .io_out_credit_available_2_4             (_output_unit_2_to_93_io_credit_available_4),	// Router.scala:122:13
    .io_out_credit_available_1_1             (_output_unit_1_to_83_io_credit_available_1),	// Router.scala:122:13
    .io_out_credit_available_1_2             (_output_unit_1_to_83_io_credit_available_2),	// Router.scala:122:13
    .io_out_credit_available_1_3             (_output_unit_1_to_83_io_credit_available_3),	// Router.scala:122:13
    .io_out_credit_available_1_4             (_output_unit_1_to_83_io_credit_available_4),	// Router.scala:122:13
    .io_out_credit_available_0_1             (_output_unit_0_to_11_io_credit_available_1),	// Router.scala:122:13
    .io_out_credit_available_0_2             (_output_unit_0_to_11_io_credit_available_2),	// Router.scala:122:13
    .io_out_credit_available_0_3             (_output_unit_0_to_11_io_credit_available_3),	// Router.scala:122:13
    .io_out_credit_available_0_4             (_output_unit_0_to_11_io_credit_available_4),	// Router.scala:122:13
    .io_salloc_req_0_ready                   (_switch_allocator_io_req_2_0_ready),	// Router.scala:130:34
    .io_in_flit_0_valid                      (auto_dest_nodes_in_2_flit_0_valid),
    .io_in_flit_0_bits_head                  (auto_dest_nodes_in_2_flit_0_bits_head),
    .io_in_flit_0_bits_tail                  (auto_dest_nodes_in_2_flit_0_bits_tail),
    .io_in_flit_0_bits_payload               (auto_dest_nodes_in_2_flit_0_bits_payload),
    .io_in_flit_0_bits_flow_vnet_id
      (auto_dest_nodes_in_2_flit_0_bits_flow_vnet_id),
    .io_in_flit_0_bits_flow_ingress_node
      (auto_dest_nodes_in_2_flit_0_bits_flow_ingress_node),
    .io_in_flit_0_bits_flow_ingress_node_id
      (auto_dest_nodes_in_2_flit_0_bits_flow_ingress_node_id),
    .io_in_flit_0_bits_flow_egress_node
      (auto_dest_nodes_in_2_flit_0_bits_flow_egress_node),
    .io_in_flit_0_bits_flow_egress_node_id
      (auto_dest_nodes_in_2_flit_0_bits_flow_egress_node_id),
    .io_in_flit_0_bits_virt_channel_id
      (auto_dest_nodes_in_2_flit_0_bits_virt_channel_id),
    .io_router_req_bits_src_virt_id
      (_input_unit_2_from_101_io_router_req_bits_src_virt_id),
    .io_router_req_bits_flow_vnet_id
      (_input_unit_2_from_101_io_router_req_bits_flow_vnet_id),
    .io_router_req_bits_flow_ingress_node
      (_input_unit_2_from_101_io_router_req_bits_flow_ingress_node),
    .io_router_req_bits_flow_ingress_node_id
      (_input_unit_2_from_101_io_router_req_bits_flow_ingress_node_id),
    .io_router_req_bits_flow_egress_node
      (_input_unit_2_from_101_io_router_req_bits_flow_egress_node),
    .io_router_req_bits_flow_egress_node_id
      (_input_unit_2_from_101_io_router_req_bits_flow_egress_node_id),
    .io_vcalloc_req_valid
      (_input_unit_2_from_101_io_vcalloc_req_valid),
    .io_vcalloc_req_bits_vc_sel_1_1
      (_input_unit_2_from_101_io_vcalloc_req_bits_vc_sel_1_1),
    .io_vcalloc_req_bits_vc_sel_1_2
      (_input_unit_2_from_101_io_vcalloc_req_bits_vc_sel_1_2),
    .io_vcalloc_req_bits_vc_sel_1_3
      (_input_unit_2_from_101_io_vcalloc_req_bits_vc_sel_1_3),
    .io_vcalloc_req_bits_vc_sel_1_4
      (_input_unit_2_from_101_io_vcalloc_req_bits_vc_sel_1_4),
    .io_vcalloc_req_bits_vc_sel_0_1
      (_input_unit_2_from_101_io_vcalloc_req_bits_vc_sel_0_1),
    .io_vcalloc_req_bits_vc_sel_0_2
      (_input_unit_2_from_101_io_vcalloc_req_bits_vc_sel_0_2),
    .io_vcalloc_req_bits_vc_sel_0_3
      (_input_unit_2_from_101_io_vcalloc_req_bits_vc_sel_0_3),
    .io_vcalloc_req_bits_vc_sel_0_4
      (_input_unit_2_from_101_io_vcalloc_req_bits_vc_sel_0_4),
    .io_salloc_req_0_valid
      (_input_unit_2_from_101_io_salloc_req_0_valid),
    .io_salloc_req_0_bits_vc_sel_2_0
      (_input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_2_0),
    .io_salloc_req_0_bits_vc_sel_2_1
      (_input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_2_1),
    .io_salloc_req_0_bits_vc_sel_2_2
      (_input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_2_2),
    .io_salloc_req_0_bits_vc_sel_2_3
      (_input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_2_3),
    .io_salloc_req_0_bits_vc_sel_2_4
      (_input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_2_4),
    .io_salloc_req_0_bits_vc_sel_1_0
      (_input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_1_0),
    .io_salloc_req_0_bits_vc_sel_1_1
      (_input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_1_1),
    .io_salloc_req_0_bits_vc_sel_1_2
      (_input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_1_2),
    .io_salloc_req_0_bits_vc_sel_1_3
      (_input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_1_3),
    .io_salloc_req_0_bits_vc_sel_1_4
      (_input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_1_4),
    .io_salloc_req_0_bits_vc_sel_0_0
      (_input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_0_0),
    .io_salloc_req_0_bits_vc_sel_0_1
      (_input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_0_1),
    .io_salloc_req_0_bits_vc_sel_0_2
      (_input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_0_2),
    .io_salloc_req_0_bits_vc_sel_0_3
      (_input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_0_3),
    .io_salloc_req_0_bits_vc_sel_0_4
      (_input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_0_4),
    .io_salloc_req_0_bits_tail
      (_input_unit_2_from_101_io_salloc_req_0_bits_tail),
    .io_out_0_valid                          (_input_unit_2_from_101_io_out_0_valid),
    .io_out_0_bits_flit_head
      (_input_unit_2_from_101_io_out_0_bits_flit_head),
    .io_out_0_bits_flit_tail
      (_input_unit_2_from_101_io_out_0_bits_flit_tail),
    .io_out_0_bits_flit_payload
      (_input_unit_2_from_101_io_out_0_bits_flit_payload),
    .io_out_0_bits_flit_flow_vnet_id
      (_input_unit_2_from_101_io_out_0_bits_flit_flow_vnet_id),
    .io_out_0_bits_flit_flow_ingress_node
      (_input_unit_2_from_101_io_out_0_bits_flit_flow_ingress_node),
    .io_out_0_bits_flit_flow_ingress_node_id
      (_input_unit_2_from_101_io_out_0_bits_flit_flow_ingress_node_id),
    .io_out_0_bits_flit_flow_egress_node
      (_input_unit_2_from_101_io_out_0_bits_flit_flow_egress_node),
    .io_out_0_bits_flit_flow_egress_node_id
      (_input_unit_2_from_101_io_out_0_bits_flit_flow_egress_node_id),
    .io_out_0_bits_out_virt_channel
      (_input_unit_2_from_101_io_out_0_bits_out_virt_channel),
    .io_debug_va_stall                       (auto_debug_out_va_stall_2),
    .io_debug_sa_stall                       (auto_debug_out_sa_stall_2),
    .io_in_credit_return                     (auto_dest_nodes_in_2_credit_return),
    .io_in_vc_free                           (auto_dest_nodes_in_2_vc_free)
  );
  OutputUnit_78 output_unit_0_to_11 (	// Router.scala:122:13
    .clock                                   (clock),
    .reset                                   (reset),
    .io_in_0_valid                           (_switch_io_out_0_0_valid),	// Router.scala:129:24
    .io_in_0_bits_head                       (_switch_io_out_0_0_bits_head),	// Router.scala:129:24
    .io_in_0_bits_tail                       (_switch_io_out_0_0_bits_tail),	// Router.scala:129:24
    .io_in_0_bits_payload                    (_switch_io_out_0_0_bits_payload),	// Router.scala:129:24
    .io_in_0_bits_flow_vnet_id               (_switch_io_out_0_0_bits_flow_vnet_id),	// Router.scala:129:24
    .io_in_0_bits_flow_ingress_node          (_switch_io_out_0_0_bits_flow_ingress_node),	// Router.scala:129:24
    .io_in_0_bits_flow_ingress_node_id
      (_switch_io_out_0_0_bits_flow_ingress_node_id),	// Router.scala:129:24
    .io_in_0_bits_flow_egress_node           (_switch_io_out_0_0_bits_flow_egress_node),	// Router.scala:129:24
    .io_in_0_bits_flow_egress_node_id
      (_switch_io_out_0_0_bits_flow_egress_node_id),	// Router.scala:129:24
    .io_in_0_bits_virt_channel_id            (_switch_io_out_0_0_bits_virt_channel_id),	// Router.scala:129:24
    .io_allocs_1_alloc                       (_vc_allocator_io_out_allocs_0_1_alloc),	// Router.scala:131:30
    .io_allocs_2_alloc                       (_vc_allocator_io_out_allocs_0_2_alloc),	// Router.scala:131:30
    .io_allocs_3_alloc                       (_vc_allocator_io_out_allocs_0_3_alloc),	// Router.scala:131:30
    .io_allocs_4_alloc                       (_vc_allocator_io_out_allocs_0_4_alloc),	// Router.scala:131:30
    .io_credit_alloc_1_alloc
      (_switch_allocator_io_credit_alloc_0_1_alloc),	// Router.scala:130:34
    .io_credit_alloc_2_alloc
      (_switch_allocator_io_credit_alloc_0_2_alloc),	// Router.scala:130:34
    .io_credit_alloc_3_alloc
      (_switch_allocator_io_credit_alloc_0_3_alloc),	// Router.scala:130:34
    .io_credit_alloc_4_alloc
      (_switch_allocator_io_credit_alloc_0_4_alloc),	// Router.scala:130:34
    .io_out_credit_return                    (auto_source_nodes_out_0_credit_return),
    .io_out_vc_free                          (auto_source_nodes_out_0_vc_free),
    .io_credit_available_1                   (_output_unit_0_to_11_io_credit_available_1),
    .io_credit_available_2                   (_output_unit_0_to_11_io_credit_available_2),
    .io_credit_available_3                   (_output_unit_0_to_11_io_credit_available_3),
    .io_credit_available_4                   (_output_unit_0_to_11_io_credit_available_4),
    .io_channel_status_1_occupied
      (_output_unit_0_to_11_io_channel_status_1_occupied),
    .io_channel_status_2_occupied
      (_output_unit_0_to_11_io_channel_status_2_occupied),
    .io_channel_status_3_occupied
      (_output_unit_0_to_11_io_channel_status_3_occupied),
    .io_channel_status_4_occupied
      (_output_unit_0_to_11_io_channel_status_4_occupied),
    .io_out_flit_0_valid                     (auto_source_nodes_out_0_flit_0_valid),
    .io_out_flit_0_bits_head                 (auto_source_nodes_out_0_flit_0_bits_head),
    .io_out_flit_0_bits_tail                 (auto_source_nodes_out_0_flit_0_bits_tail),
    .io_out_flit_0_bits_payload
      (auto_source_nodes_out_0_flit_0_bits_payload),
    .io_out_flit_0_bits_flow_vnet_id
      (auto_source_nodes_out_0_flit_0_bits_flow_vnet_id),
    .io_out_flit_0_bits_flow_ingress_node
      (auto_source_nodes_out_0_flit_0_bits_flow_ingress_node),
    .io_out_flit_0_bits_flow_ingress_node_id
      (auto_source_nodes_out_0_flit_0_bits_flow_ingress_node_id),
    .io_out_flit_0_bits_flow_egress_node
      (auto_source_nodes_out_0_flit_0_bits_flow_egress_node),
    .io_out_flit_0_bits_flow_egress_node_id
      (auto_source_nodes_out_0_flit_0_bits_flow_egress_node_id),
    .io_out_flit_0_bits_virt_channel_id
      (auto_source_nodes_out_0_flit_0_bits_virt_channel_id)
  );
  OutputUnit_78 output_unit_1_to_83 (	// Router.scala:122:13
    .clock                                   (clock),
    .reset                                   (reset),
    .io_in_0_valid                           (_switch_io_out_1_0_valid),	// Router.scala:129:24
    .io_in_0_bits_head                       (_switch_io_out_1_0_bits_head),	// Router.scala:129:24
    .io_in_0_bits_tail                       (_switch_io_out_1_0_bits_tail),	// Router.scala:129:24
    .io_in_0_bits_payload                    (_switch_io_out_1_0_bits_payload),	// Router.scala:129:24
    .io_in_0_bits_flow_vnet_id               (_switch_io_out_1_0_bits_flow_vnet_id),	// Router.scala:129:24
    .io_in_0_bits_flow_ingress_node          (_switch_io_out_1_0_bits_flow_ingress_node),	// Router.scala:129:24
    .io_in_0_bits_flow_ingress_node_id
      (_switch_io_out_1_0_bits_flow_ingress_node_id),	// Router.scala:129:24
    .io_in_0_bits_flow_egress_node           (_switch_io_out_1_0_bits_flow_egress_node),	// Router.scala:129:24
    .io_in_0_bits_flow_egress_node_id
      (_switch_io_out_1_0_bits_flow_egress_node_id),	// Router.scala:129:24
    .io_in_0_bits_virt_channel_id            (_switch_io_out_1_0_bits_virt_channel_id),	// Router.scala:129:24
    .io_allocs_1_alloc                       (_vc_allocator_io_out_allocs_1_1_alloc),	// Router.scala:131:30
    .io_allocs_2_alloc                       (_vc_allocator_io_out_allocs_1_2_alloc),	// Router.scala:131:30
    .io_allocs_3_alloc                       (_vc_allocator_io_out_allocs_1_3_alloc),	// Router.scala:131:30
    .io_allocs_4_alloc                       (_vc_allocator_io_out_allocs_1_4_alloc),	// Router.scala:131:30
    .io_credit_alloc_1_alloc
      (_switch_allocator_io_credit_alloc_1_1_alloc),	// Router.scala:130:34
    .io_credit_alloc_2_alloc
      (_switch_allocator_io_credit_alloc_1_2_alloc),	// Router.scala:130:34
    .io_credit_alloc_3_alloc
      (_switch_allocator_io_credit_alloc_1_3_alloc),	// Router.scala:130:34
    .io_credit_alloc_4_alloc
      (_switch_allocator_io_credit_alloc_1_4_alloc),	// Router.scala:130:34
    .io_out_credit_return                    (auto_source_nodes_out_1_credit_return),
    .io_out_vc_free                          (auto_source_nodes_out_1_vc_free),
    .io_credit_available_1                   (_output_unit_1_to_83_io_credit_available_1),
    .io_credit_available_2                   (_output_unit_1_to_83_io_credit_available_2),
    .io_credit_available_3                   (_output_unit_1_to_83_io_credit_available_3),
    .io_credit_available_4                   (_output_unit_1_to_83_io_credit_available_4),
    .io_channel_status_1_occupied
      (_output_unit_1_to_83_io_channel_status_1_occupied),
    .io_channel_status_2_occupied
      (_output_unit_1_to_83_io_channel_status_2_occupied),
    .io_channel_status_3_occupied
      (_output_unit_1_to_83_io_channel_status_3_occupied),
    .io_channel_status_4_occupied
      (_output_unit_1_to_83_io_channel_status_4_occupied),
    .io_out_flit_0_valid                     (auto_source_nodes_out_1_flit_0_valid),
    .io_out_flit_0_bits_head                 (auto_source_nodes_out_1_flit_0_bits_head),
    .io_out_flit_0_bits_tail                 (auto_source_nodes_out_1_flit_0_bits_tail),
    .io_out_flit_0_bits_payload
      (auto_source_nodes_out_1_flit_0_bits_payload),
    .io_out_flit_0_bits_flow_vnet_id
      (auto_source_nodes_out_1_flit_0_bits_flow_vnet_id),
    .io_out_flit_0_bits_flow_ingress_node
      (auto_source_nodes_out_1_flit_0_bits_flow_ingress_node),
    .io_out_flit_0_bits_flow_ingress_node_id
      (auto_source_nodes_out_1_flit_0_bits_flow_ingress_node_id),
    .io_out_flit_0_bits_flow_egress_node
      (auto_source_nodes_out_1_flit_0_bits_flow_egress_node),
    .io_out_flit_0_bits_flow_egress_node_id
      (auto_source_nodes_out_1_flit_0_bits_flow_egress_node_id),
    .io_out_flit_0_bits_virt_channel_id
      (auto_source_nodes_out_1_flit_0_bits_virt_channel_id)
  );
  OutputUnit output_unit_2_to_93 (	// Router.scala:122:13
    .clock                                   (clock),
    .reset                                   (reset),
    .io_in_0_valid                           (_switch_io_out_2_0_valid),	// Router.scala:129:24
    .io_in_0_bits_head                       (_switch_io_out_2_0_bits_head),	// Router.scala:129:24
    .io_in_0_bits_tail                       (_switch_io_out_2_0_bits_tail),	// Router.scala:129:24
    .io_in_0_bits_payload                    (_switch_io_out_2_0_bits_payload),	// Router.scala:129:24
    .io_in_0_bits_flow_vnet_id               (_switch_io_out_2_0_bits_flow_vnet_id),	// Router.scala:129:24
    .io_in_0_bits_flow_ingress_node          (_switch_io_out_2_0_bits_flow_ingress_node),	// Router.scala:129:24
    .io_in_0_bits_flow_ingress_node_id
      (_switch_io_out_2_0_bits_flow_ingress_node_id),	// Router.scala:129:24
    .io_in_0_bits_flow_egress_node           (_switch_io_out_2_0_bits_flow_egress_node),	// Router.scala:129:24
    .io_in_0_bits_flow_egress_node_id
      (_switch_io_out_2_0_bits_flow_egress_node_id),	// Router.scala:129:24
    .io_in_0_bits_virt_channel_id            (_switch_io_out_2_0_bits_virt_channel_id),	// Router.scala:129:24
    .io_allocs_0_alloc                       (_vc_allocator_io_out_allocs_2_0_alloc),	// Router.scala:131:30
    .io_allocs_1_alloc                       (_vc_allocator_io_out_allocs_2_1_alloc),	// Router.scala:131:30
    .io_allocs_2_alloc                       (_vc_allocator_io_out_allocs_2_2_alloc),	// Router.scala:131:30
    .io_allocs_3_alloc                       (_vc_allocator_io_out_allocs_2_3_alloc),	// Router.scala:131:30
    .io_allocs_4_alloc                       (_vc_allocator_io_out_allocs_2_4_alloc),	// Router.scala:131:30
    .io_credit_alloc_0_alloc
      (_switch_allocator_io_credit_alloc_2_0_alloc),	// Router.scala:130:34
    .io_credit_alloc_1_alloc
      (_switch_allocator_io_credit_alloc_2_1_alloc),	// Router.scala:130:34
    .io_credit_alloc_2_alloc
      (_switch_allocator_io_credit_alloc_2_2_alloc),	// Router.scala:130:34
    .io_credit_alloc_3_alloc
      (_switch_allocator_io_credit_alloc_2_3_alloc),	// Router.scala:130:34
    .io_credit_alloc_4_alloc
      (_switch_allocator_io_credit_alloc_2_4_alloc),	// Router.scala:130:34
    .io_out_credit_return                    (auto_source_nodes_out_2_credit_return),
    .io_out_vc_free                          (auto_source_nodes_out_2_vc_free),
    .io_credit_available_0                   (_output_unit_2_to_93_io_credit_available_0),
    .io_credit_available_1                   (_output_unit_2_to_93_io_credit_available_1),
    .io_credit_available_2                   (_output_unit_2_to_93_io_credit_available_2),
    .io_credit_available_3                   (_output_unit_2_to_93_io_credit_available_3),
    .io_credit_available_4                   (_output_unit_2_to_93_io_credit_available_4),
    .io_channel_status_0_occupied
      (_output_unit_2_to_93_io_channel_status_0_occupied),
    .io_channel_status_1_occupied
      (_output_unit_2_to_93_io_channel_status_1_occupied),
    .io_channel_status_2_occupied
      (_output_unit_2_to_93_io_channel_status_2_occupied),
    .io_channel_status_3_occupied
      (_output_unit_2_to_93_io_channel_status_3_occupied),
    .io_channel_status_4_occupied
      (_output_unit_2_to_93_io_channel_status_4_occupied),
    .io_out_flit_0_valid                     (auto_source_nodes_out_2_flit_0_valid),
    .io_out_flit_0_bits_head                 (auto_source_nodes_out_2_flit_0_bits_head),
    .io_out_flit_0_bits_tail                 (auto_source_nodes_out_2_flit_0_bits_tail),
    .io_out_flit_0_bits_payload
      (auto_source_nodes_out_2_flit_0_bits_payload),
    .io_out_flit_0_bits_flow_vnet_id
      (auto_source_nodes_out_2_flit_0_bits_flow_vnet_id),
    .io_out_flit_0_bits_flow_ingress_node
      (auto_source_nodes_out_2_flit_0_bits_flow_ingress_node),
    .io_out_flit_0_bits_flow_ingress_node_id
      (auto_source_nodes_out_2_flit_0_bits_flow_ingress_node_id),
    .io_out_flit_0_bits_flow_egress_node
      (auto_source_nodes_out_2_flit_0_bits_flow_egress_node),
    .io_out_flit_0_bits_flow_egress_node_id
      (auto_source_nodes_out_2_flit_0_bits_flow_egress_node_id),
    .io_out_flit_0_bits_virt_channel_id
      (auto_source_nodes_out_2_flit_0_bits_virt_channel_id)
  );
  Switch_89 switch (	// Router.scala:129:24
    .clock                                    (clock),
    .reset                                    (reset),
    .io_in_2_0_valid                          (_input_unit_2_from_101_io_out_0_valid),	// Router.scala:112:13
    .io_in_2_0_bits_flit_head
      (_input_unit_2_from_101_io_out_0_bits_flit_head),	// Router.scala:112:13
    .io_in_2_0_bits_flit_tail
      (_input_unit_2_from_101_io_out_0_bits_flit_tail),	// Router.scala:112:13
    .io_in_2_0_bits_flit_payload
      (_input_unit_2_from_101_io_out_0_bits_flit_payload),	// Router.scala:112:13
    .io_in_2_0_bits_flit_flow_vnet_id
      (_input_unit_2_from_101_io_out_0_bits_flit_flow_vnet_id),	// Router.scala:112:13
    .io_in_2_0_bits_flit_flow_ingress_node
      (_input_unit_2_from_101_io_out_0_bits_flit_flow_ingress_node),	// Router.scala:112:13
    .io_in_2_0_bits_flit_flow_ingress_node_id
      (_input_unit_2_from_101_io_out_0_bits_flit_flow_ingress_node_id),	// Router.scala:112:13
    .io_in_2_0_bits_flit_flow_egress_node
      (_input_unit_2_from_101_io_out_0_bits_flit_flow_egress_node),	// Router.scala:112:13
    .io_in_2_0_bits_flit_flow_egress_node_id
      (_input_unit_2_from_101_io_out_0_bits_flit_flow_egress_node_id),	// Router.scala:112:13
    .io_in_2_0_bits_out_virt_channel
      (_input_unit_2_from_101_io_out_0_bits_out_virt_channel),	// Router.scala:112:13
    .io_in_1_0_valid                          (_input_unit_1_from_91_io_out_0_valid),	// Router.scala:112:13
    .io_in_1_0_bits_flit_head
      (_input_unit_1_from_91_io_out_0_bits_flit_head),	// Router.scala:112:13
    .io_in_1_0_bits_flit_tail
      (_input_unit_1_from_91_io_out_0_bits_flit_tail),	// Router.scala:112:13
    .io_in_1_0_bits_flit_payload
      (_input_unit_1_from_91_io_out_0_bits_flit_payload),	// Router.scala:112:13
    .io_in_1_0_bits_flit_flow_vnet_id
      (_input_unit_1_from_91_io_out_0_bits_flit_flow_vnet_id),	// Router.scala:112:13
    .io_in_1_0_bits_flit_flow_ingress_node
      (_input_unit_1_from_91_io_out_0_bits_flit_flow_ingress_node),	// Router.scala:112:13
    .io_in_1_0_bits_flit_flow_ingress_node_id
      (_input_unit_1_from_91_io_out_0_bits_flit_flow_ingress_node_id),	// Router.scala:112:13
    .io_in_1_0_bits_flit_flow_egress_node
      (_input_unit_1_from_91_io_out_0_bits_flit_flow_egress_node),	// Router.scala:112:13
    .io_in_1_0_bits_flit_flow_egress_node_id
      (_input_unit_1_from_91_io_out_0_bits_flit_flow_egress_node_id),	// Router.scala:112:13
    .io_in_1_0_bits_out_virt_channel
      (_input_unit_1_from_91_io_out_0_bits_out_virt_channel),	// Router.scala:112:13
    .io_in_0_0_valid                          (_input_unit_0_from_11_io_out_0_valid),	// Router.scala:112:13
    .io_in_0_0_bits_flit_head
      (_input_unit_0_from_11_io_out_0_bits_flit_head),	// Router.scala:112:13
    .io_in_0_0_bits_flit_tail
      (_input_unit_0_from_11_io_out_0_bits_flit_tail),	// Router.scala:112:13
    .io_in_0_0_bits_flit_payload
      (_input_unit_0_from_11_io_out_0_bits_flit_payload),	// Router.scala:112:13
    .io_in_0_0_bits_flit_flow_vnet_id
      (_input_unit_0_from_11_io_out_0_bits_flit_flow_vnet_id),	// Router.scala:112:13
    .io_in_0_0_bits_flit_flow_ingress_node
      (_input_unit_0_from_11_io_out_0_bits_flit_flow_ingress_node),	// Router.scala:112:13
    .io_in_0_0_bits_flit_flow_ingress_node_id
      (_input_unit_0_from_11_io_out_0_bits_flit_flow_ingress_node_id),	// Router.scala:112:13
    .io_in_0_0_bits_flit_flow_egress_node
      (_input_unit_0_from_11_io_out_0_bits_flit_flow_egress_node),	// Router.scala:112:13
    .io_in_0_0_bits_flit_flow_egress_node_id
      (_input_unit_0_from_11_io_out_0_bits_flit_flow_egress_node_id),	// Router.scala:112:13
    .io_in_0_0_bits_out_virt_channel
      (_input_unit_0_from_11_io_out_0_bits_out_virt_channel),	// Router.scala:112:13
    .io_sel_2_0_2_0                           (switch_io_sel_REG_2_0_2_0),	// Router.scala:176:14
    .io_sel_2_0_1_0                           (switch_io_sel_REG_2_0_1_0),	// Router.scala:176:14
    .io_sel_2_0_0_0                           (switch_io_sel_REG_2_0_0_0),	// Router.scala:176:14
    .io_sel_1_0_2_0                           (switch_io_sel_REG_1_0_2_0),	// Router.scala:176:14
    .io_sel_1_0_1_0                           (switch_io_sel_REG_1_0_1_0),	// Router.scala:176:14
    .io_sel_1_0_0_0                           (switch_io_sel_REG_1_0_0_0),	// Router.scala:176:14
    .io_sel_0_0_2_0                           (switch_io_sel_REG_0_0_2_0),	// Router.scala:176:14
    .io_sel_0_0_1_0                           (switch_io_sel_REG_0_0_1_0),	// Router.scala:176:14
    .io_sel_0_0_0_0                           (switch_io_sel_REG_0_0_0_0),	// Router.scala:176:14
    .io_out_2_0_valid                         (_switch_io_out_2_0_valid),
    .io_out_2_0_bits_head                     (_switch_io_out_2_0_bits_head),
    .io_out_2_0_bits_tail                     (_switch_io_out_2_0_bits_tail),
    .io_out_2_0_bits_payload                  (_switch_io_out_2_0_bits_payload),
    .io_out_2_0_bits_flow_vnet_id             (_switch_io_out_2_0_bits_flow_vnet_id),
    .io_out_2_0_bits_flow_ingress_node        (_switch_io_out_2_0_bits_flow_ingress_node),
    .io_out_2_0_bits_flow_ingress_node_id
      (_switch_io_out_2_0_bits_flow_ingress_node_id),
    .io_out_2_0_bits_flow_egress_node         (_switch_io_out_2_0_bits_flow_egress_node),
    .io_out_2_0_bits_flow_egress_node_id
      (_switch_io_out_2_0_bits_flow_egress_node_id),
    .io_out_2_0_bits_virt_channel_id          (_switch_io_out_2_0_bits_virt_channel_id),
    .io_out_1_0_valid                         (_switch_io_out_1_0_valid),
    .io_out_1_0_bits_head                     (_switch_io_out_1_0_bits_head),
    .io_out_1_0_bits_tail                     (_switch_io_out_1_0_bits_tail),
    .io_out_1_0_bits_payload                  (_switch_io_out_1_0_bits_payload),
    .io_out_1_0_bits_flow_vnet_id             (_switch_io_out_1_0_bits_flow_vnet_id),
    .io_out_1_0_bits_flow_ingress_node        (_switch_io_out_1_0_bits_flow_ingress_node),
    .io_out_1_0_bits_flow_ingress_node_id
      (_switch_io_out_1_0_bits_flow_ingress_node_id),
    .io_out_1_0_bits_flow_egress_node         (_switch_io_out_1_0_bits_flow_egress_node),
    .io_out_1_0_bits_flow_egress_node_id
      (_switch_io_out_1_0_bits_flow_egress_node_id),
    .io_out_1_0_bits_virt_channel_id          (_switch_io_out_1_0_bits_virt_channel_id),
    .io_out_0_0_valid                         (_switch_io_out_0_0_valid),
    .io_out_0_0_bits_head                     (_switch_io_out_0_0_bits_head),
    .io_out_0_0_bits_tail                     (_switch_io_out_0_0_bits_tail),
    .io_out_0_0_bits_payload                  (_switch_io_out_0_0_bits_payload),
    .io_out_0_0_bits_flow_vnet_id             (_switch_io_out_0_0_bits_flow_vnet_id),
    .io_out_0_0_bits_flow_ingress_node        (_switch_io_out_0_0_bits_flow_ingress_node),
    .io_out_0_0_bits_flow_ingress_node_id
      (_switch_io_out_0_0_bits_flow_ingress_node_id),
    .io_out_0_0_bits_flow_egress_node         (_switch_io_out_0_0_bits_flow_egress_node),
    .io_out_0_0_bits_flow_egress_node_id
      (_switch_io_out_0_0_bits_flow_egress_node_id),
    .io_out_0_0_bits_virt_channel_id          (_switch_io_out_0_0_bits_virt_channel_id)
  );
  SwitchAllocator_89 switch_allocator (	// Router.scala:130:34
    .clock                      (clock),
    .reset                      (reset),
    .io_req_2_0_valid           (_input_unit_2_from_101_io_salloc_req_0_valid),	// Router.scala:112:13
    .io_req_2_0_bits_vc_sel_2_0 (_input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_2_0),	// Router.scala:112:13
    .io_req_2_0_bits_vc_sel_2_1 (_input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_2_1),	// Router.scala:112:13
    .io_req_2_0_bits_vc_sel_2_2 (_input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_2_2),	// Router.scala:112:13
    .io_req_2_0_bits_vc_sel_2_3 (_input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_2_3),	// Router.scala:112:13
    .io_req_2_0_bits_vc_sel_2_4 (_input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_2_4),	// Router.scala:112:13
    .io_req_2_0_bits_vc_sel_1_0 (_input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_1_0),	// Router.scala:112:13
    .io_req_2_0_bits_vc_sel_1_1 (_input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_1_1),	// Router.scala:112:13
    .io_req_2_0_bits_vc_sel_1_2 (_input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_1_2),	// Router.scala:112:13
    .io_req_2_0_bits_vc_sel_1_3 (_input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_1_3),	// Router.scala:112:13
    .io_req_2_0_bits_vc_sel_1_4 (_input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_1_4),	// Router.scala:112:13
    .io_req_2_0_bits_vc_sel_0_0 (_input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_0_0),	// Router.scala:112:13
    .io_req_2_0_bits_vc_sel_0_1 (_input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_0_1),	// Router.scala:112:13
    .io_req_2_0_bits_vc_sel_0_2 (_input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_0_2),	// Router.scala:112:13
    .io_req_2_0_bits_vc_sel_0_3 (_input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_0_3),	// Router.scala:112:13
    .io_req_2_0_bits_vc_sel_0_4 (_input_unit_2_from_101_io_salloc_req_0_bits_vc_sel_0_4),	// Router.scala:112:13
    .io_req_2_0_bits_tail       (_input_unit_2_from_101_io_salloc_req_0_bits_tail),	// Router.scala:112:13
    .io_req_1_0_valid           (_input_unit_1_from_91_io_salloc_req_0_valid),	// Router.scala:112:13
    .io_req_1_0_bits_vc_sel_2_0 (_input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_2_0),	// Router.scala:112:13
    .io_req_1_0_bits_vc_sel_2_1 (_input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_2_1),	// Router.scala:112:13
    .io_req_1_0_bits_vc_sel_2_2 (_input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_2_2),	// Router.scala:112:13
    .io_req_1_0_bits_vc_sel_2_3 (_input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_2_3),	// Router.scala:112:13
    .io_req_1_0_bits_vc_sel_2_4 (_input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_2_4),	// Router.scala:112:13
    .io_req_1_0_bits_vc_sel_1_0 (_input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_1_0),	// Router.scala:112:13
    .io_req_1_0_bits_vc_sel_1_1 (_input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_1_1),	// Router.scala:112:13
    .io_req_1_0_bits_vc_sel_1_2 (_input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_1_2),	// Router.scala:112:13
    .io_req_1_0_bits_vc_sel_1_3 (_input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_1_3),	// Router.scala:112:13
    .io_req_1_0_bits_vc_sel_1_4 (_input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_1_4),	// Router.scala:112:13
    .io_req_1_0_bits_vc_sel_0_0 (_input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_0_0),	// Router.scala:112:13
    .io_req_1_0_bits_vc_sel_0_1 (_input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_0_1),	// Router.scala:112:13
    .io_req_1_0_bits_vc_sel_0_2 (_input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_0_2),	// Router.scala:112:13
    .io_req_1_0_bits_vc_sel_0_3 (_input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_0_3),	// Router.scala:112:13
    .io_req_1_0_bits_vc_sel_0_4 (_input_unit_1_from_91_io_salloc_req_0_bits_vc_sel_0_4),	// Router.scala:112:13
    .io_req_1_0_bits_tail       (_input_unit_1_from_91_io_salloc_req_0_bits_tail),	// Router.scala:112:13
    .io_req_0_0_valid           (_input_unit_0_from_11_io_salloc_req_0_valid),	// Router.scala:112:13
    .io_req_0_0_bits_vc_sel_2_0 (_input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_2_0),	// Router.scala:112:13
    .io_req_0_0_bits_vc_sel_2_1 (_input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_2_1),	// Router.scala:112:13
    .io_req_0_0_bits_vc_sel_2_2 (_input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_2_2),	// Router.scala:112:13
    .io_req_0_0_bits_vc_sel_2_3 (_input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_2_3),	// Router.scala:112:13
    .io_req_0_0_bits_vc_sel_2_4 (_input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_2_4),	// Router.scala:112:13
    .io_req_0_0_bits_vc_sel_1_0 (_input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_1_0),	// Router.scala:112:13
    .io_req_0_0_bits_vc_sel_1_1 (_input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_1_1),	// Router.scala:112:13
    .io_req_0_0_bits_vc_sel_1_2 (_input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_1_2),	// Router.scala:112:13
    .io_req_0_0_bits_vc_sel_1_3 (_input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_1_3),	// Router.scala:112:13
    .io_req_0_0_bits_vc_sel_1_4 (_input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_1_4),	// Router.scala:112:13
    .io_req_0_0_bits_vc_sel_0_0 (_input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_0_0),	// Router.scala:112:13
    .io_req_0_0_bits_vc_sel_0_1 (_input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_0_1),	// Router.scala:112:13
    .io_req_0_0_bits_vc_sel_0_2 (_input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_0_2),	// Router.scala:112:13
    .io_req_0_0_bits_vc_sel_0_3 (_input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_0_3),	// Router.scala:112:13
    .io_req_0_0_bits_vc_sel_0_4 (_input_unit_0_from_11_io_salloc_req_0_bits_vc_sel_0_4),	// Router.scala:112:13
    .io_req_0_0_bits_tail       (_input_unit_0_from_11_io_salloc_req_0_bits_tail),	// Router.scala:112:13
    .io_req_2_0_ready           (_switch_allocator_io_req_2_0_ready),
    .io_req_1_0_ready           (_switch_allocator_io_req_1_0_ready),
    .io_req_0_0_ready           (_switch_allocator_io_req_0_0_ready),
    .io_credit_alloc_2_0_alloc  (_switch_allocator_io_credit_alloc_2_0_alloc),
    .io_credit_alloc_2_1_alloc  (_switch_allocator_io_credit_alloc_2_1_alloc),
    .io_credit_alloc_2_2_alloc  (_switch_allocator_io_credit_alloc_2_2_alloc),
    .io_credit_alloc_2_3_alloc  (_switch_allocator_io_credit_alloc_2_3_alloc),
    .io_credit_alloc_2_4_alloc  (_switch_allocator_io_credit_alloc_2_4_alloc),
    .io_credit_alloc_1_1_alloc  (_switch_allocator_io_credit_alloc_1_1_alloc),
    .io_credit_alloc_1_2_alloc  (_switch_allocator_io_credit_alloc_1_2_alloc),
    .io_credit_alloc_1_3_alloc  (_switch_allocator_io_credit_alloc_1_3_alloc),
    .io_credit_alloc_1_4_alloc  (_switch_allocator_io_credit_alloc_1_4_alloc),
    .io_credit_alloc_0_0_alloc  (_switch_allocator_io_credit_alloc_0_0_alloc),
    .io_credit_alloc_0_1_alloc  (_switch_allocator_io_credit_alloc_0_1_alloc),
    .io_credit_alloc_0_2_alloc  (_switch_allocator_io_credit_alloc_0_2_alloc),
    .io_credit_alloc_0_3_alloc  (_switch_allocator_io_credit_alloc_0_3_alloc),
    .io_credit_alloc_0_4_alloc  (_switch_allocator_io_credit_alloc_0_4_alloc),
    .io_switch_sel_2_0_2_0      (_switch_allocator_io_switch_sel_2_0_2_0),
    .io_switch_sel_2_0_1_0      (_switch_allocator_io_switch_sel_2_0_1_0),
    .io_switch_sel_2_0_0_0      (_switch_allocator_io_switch_sel_2_0_0_0),
    .io_switch_sel_1_0_2_0      (_switch_allocator_io_switch_sel_1_0_2_0),
    .io_switch_sel_1_0_1_0      (_switch_allocator_io_switch_sel_1_0_1_0),
    .io_switch_sel_1_0_0_0      (_switch_allocator_io_switch_sel_1_0_0_0),
    .io_switch_sel_0_0_2_0      (_switch_allocator_io_switch_sel_0_0_2_0),
    .io_switch_sel_0_0_1_0      (_switch_allocator_io_switch_sel_0_0_1_0),
    .io_switch_sel_0_0_0_0      (_switch_allocator_io_switch_sel_0_0_0_0)
  );
  RotatingSingleVCAllocator_89 vc_allocator (	// Router.scala:131:30
    .clock                          (clock),
    .reset                          (reset),
    .io_req_2_valid                 (_input_unit_2_from_101_io_vcalloc_req_valid),	// Router.scala:112:13
    .io_req_2_bits_vc_sel_1_1
      (_input_unit_2_from_101_io_vcalloc_req_bits_vc_sel_1_1),	// Router.scala:112:13
    .io_req_2_bits_vc_sel_1_2
      (_input_unit_2_from_101_io_vcalloc_req_bits_vc_sel_1_2),	// Router.scala:112:13
    .io_req_2_bits_vc_sel_1_3
      (_input_unit_2_from_101_io_vcalloc_req_bits_vc_sel_1_3),	// Router.scala:112:13
    .io_req_2_bits_vc_sel_1_4
      (_input_unit_2_from_101_io_vcalloc_req_bits_vc_sel_1_4),	// Router.scala:112:13
    .io_req_2_bits_vc_sel_0_0       (1'h0),	// Router.scala:131:30
    .io_req_2_bits_vc_sel_0_1
      (_input_unit_2_from_101_io_vcalloc_req_bits_vc_sel_0_1),	// Router.scala:112:13
    .io_req_2_bits_vc_sel_0_2
      (_input_unit_2_from_101_io_vcalloc_req_bits_vc_sel_0_2),	// Router.scala:112:13
    .io_req_2_bits_vc_sel_0_3
      (_input_unit_2_from_101_io_vcalloc_req_bits_vc_sel_0_3),	// Router.scala:112:13
    .io_req_2_bits_vc_sel_0_4
      (_input_unit_2_from_101_io_vcalloc_req_bits_vc_sel_0_4),	// Router.scala:112:13
    .io_req_1_valid                 (_input_unit_1_from_91_io_vcalloc_req_valid),	// Router.scala:112:13
    .io_req_1_bits_vc_sel_2_0
      (_input_unit_1_from_91_io_vcalloc_req_bits_vc_sel_2_0),	// Router.scala:112:13
    .io_req_1_bits_vc_sel_2_1
      (_input_unit_1_from_91_io_vcalloc_req_bits_vc_sel_2_1),	// Router.scala:112:13
    .io_req_1_bits_vc_sel_2_2
      (_input_unit_1_from_91_io_vcalloc_req_bits_vc_sel_2_2),	// Router.scala:112:13
    .io_req_1_bits_vc_sel_2_3
      (_input_unit_1_from_91_io_vcalloc_req_bits_vc_sel_2_3),	// Router.scala:112:13
    .io_req_1_bits_vc_sel_2_4
      (_input_unit_1_from_91_io_vcalloc_req_bits_vc_sel_2_4),	// Router.scala:112:13
    .io_req_1_bits_vc_sel_0_0       (1'h0),	// Router.scala:131:30
    .io_req_1_bits_vc_sel_0_1       (1'h0),	// Router.scala:131:30
    .io_req_1_bits_vc_sel_0_2       (1'h0),	// Router.scala:131:30
    .io_req_1_bits_vc_sel_0_3       (1'h0),	// Router.scala:131:30
    .io_req_1_bits_vc_sel_0_4       (1'h0),	// Router.scala:131:30
    .io_req_0_valid                 (_input_unit_0_from_11_io_vcalloc_req_valid),	// Router.scala:112:13
    .io_req_0_bits_vc_sel_2_0
      (_input_unit_0_from_11_io_vcalloc_req_bits_vc_sel_2_0),	// Router.scala:112:13
    .io_req_0_bits_vc_sel_2_1
      (_input_unit_0_from_11_io_vcalloc_req_bits_vc_sel_2_1),	// Router.scala:112:13
    .io_req_0_bits_vc_sel_2_2
      (_input_unit_0_from_11_io_vcalloc_req_bits_vc_sel_2_2),	// Router.scala:112:13
    .io_req_0_bits_vc_sel_2_3
      (_input_unit_0_from_11_io_vcalloc_req_bits_vc_sel_2_3),	// Router.scala:112:13
    .io_req_0_bits_vc_sel_2_4
      (_input_unit_0_from_11_io_vcalloc_req_bits_vc_sel_2_4),	// Router.scala:112:13
    .io_req_0_bits_vc_sel_1_1       (1'h0),	// Router.scala:131:30
    .io_req_0_bits_vc_sel_1_2       (1'h0),	// Router.scala:131:30
    .io_req_0_bits_vc_sel_1_3       (1'h0),	// Router.scala:131:30
    .io_req_0_bits_vc_sel_1_4       (1'h0),	// Router.scala:131:30
    .io_channel_status_2_0_occupied (_output_unit_2_to_93_io_channel_status_0_occupied),	// Router.scala:122:13
    .io_channel_status_2_1_occupied (_output_unit_2_to_93_io_channel_status_1_occupied),	// Router.scala:122:13
    .io_channel_status_2_2_occupied (_output_unit_2_to_93_io_channel_status_2_occupied),	// Router.scala:122:13
    .io_channel_status_2_3_occupied (_output_unit_2_to_93_io_channel_status_3_occupied),	// Router.scala:122:13
    .io_channel_status_2_4_occupied (_output_unit_2_to_93_io_channel_status_4_occupied),	// Router.scala:122:13
    .io_channel_status_1_1_occupied (_output_unit_1_to_83_io_channel_status_1_occupied),	// Router.scala:122:13
    .io_channel_status_1_2_occupied (_output_unit_1_to_83_io_channel_status_2_occupied),	// Router.scala:122:13
    .io_channel_status_1_3_occupied (_output_unit_1_to_83_io_channel_status_3_occupied),	// Router.scala:122:13
    .io_channel_status_1_4_occupied (_output_unit_1_to_83_io_channel_status_4_occupied),	// Router.scala:122:13
    .io_channel_status_0_0_occupied (1'h0),	// Router.scala:131:30
    .io_channel_status_0_1_occupied (_output_unit_0_to_11_io_channel_status_1_occupied),	// Router.scala:122:13
    .io_channel_status_0_2_occupied (_output_unit_0_to_11_io_channel_status_2_occupied),	// Router.scala:122:13
    .io_channel_status_0_3_occupied (_output_unit_0_to_11_io_channel_status_3_occupied),	// Router.scala:122:13
    .io_channel_status_0_4_occupied (_output_unit_0_to_11_io_channel_status_4_occupied),	// Router.scala:122:13
    .io_req_2_ready                 (_vc_allocator_io_req_2_ready),
    .io_req_1_ready                 (_vc_allocator_io_req_1_ready),
    .io_req_0_ready                 (_vc_allocator_io_req_0_ready),
    .io_resp_2_vc_sel_1_1           (_vc_allocator_io_resp_2_vc_sel_1_1),
    .io_resp_2_vc_sel_1_2           (_vc_allocator_io_resp_2_vc_sel_1_2),
    .io_resp_2_vc_sel_1_3           (_vc_allocator_io_resp_2_vc_sel_1_3),
    .io_resp_2_vc_sel_1_4           (_vc_allocator_io_resp_2_vc_sel_1_4),
    .io_resp_2_vc_sel_0_0           (_vc_allocator_io_resp_2_vc_sel_0_0),
    .io_resp_2_vc_sel_0_1           (_vc_allocator_io_resp_2_vc_sel_0_1),
    .io_resp_2_vc_sel_0_2           (_vc_allocator_io_resp_2_vc_sel_0_2),
    .io_resp_2_vc_sel_0_3           (_vc_allocator_io_resp_2_vc_sel_0_3),
    .io_resp_2_vc_sel_0_4           (_vc_allocator_io_resp_2_vc_sel_0_4),
    .io_resp_1_vc_sel_2_0           (_vc_allocator_io_resp_1_vc_sel_2_0),
    .io_resp_1_vc_sel_2_1           (_vc_allocator_io_resp_1_vc_sel_2_1),
    .io_resp_1_vc_sel_2_2           (_vc_allocator_io_resp_1_vc_sel_2_2),
    .io_resp_1_vc_sel_2_3           (_vc_allocator_io_resp_1_vc_sel_2_3),
    .io_resp_1_vc_sel_2_4           (_vc_allocator_io_resp_1_vc_sel_2_4),
    .io_resp_1_vc_sel_0_0           (_vc_allocator_io_resp_1_vc_sel_0_0),
    .io_resp_1_vc_sel_0_1           (_vc_allocator_io_resp_1_vc_sel_0_1),
    .io_resp_1_vc_sel_0_2           (_vc_allocator_io_resp_1_vc_sel_0_2),
    .io_resp_1_vc_sel_0_3           (_vc_allocator_io_resp_1_vc_sel_0_3),
    .io_resp_1_vc_sel_0_4           (_vc_allocator_io_resp_1_vc_sel_0_4),
    .io_resp_0_vc_sel_2_0           (_vc_allocator_io_resp_0_vc_sel_2_0),
    .io_resp_0_vc_sel_2_1           (_vc_allocator_io_resp_0_vc_sel_2_1),
    .io_resp_0_vc_sel_2_2           (_vc_allocator_io_resp_0_vc_sel_2_2),
    .io_resp_0_vc_sel_2_3           (_vc_allocator_io_resp_0_vc_sel_2_3),
    .io_resp_0_vc_sel_2_4           (_vc_allocator_io_resp_0_vc_sel_2_4),
    .io_resp_0_vc_sel_1_1           (_vc_allocator_io_resp_0_vc_sel_1_1),
    .io_resp_0_vc_sel_1_2           (_vc_allocator_io_resp_0_vc_sel_1_2),
    .io_resp_0_vc_sel_1_3           (_vc_allocator_io_resp_0_vc_sel_1_3),
    .io_resp_0_vc_sel_1_4           (_vc_allocator_io_resp_0_vc_sel_1_4),
    .io_out_allocs_2_0_alloc        (_vc_allocator_io_out_allocs_2_0_alloc),
    .io_out_allocs_2_1_alloc        (_vc_allocator_io_out_allocs_2_1_alloc),
    .io_out_allocs_2_2_alloc        (_vc_allocator_io_out_allocs_2_2_alloc),
    .io_out_allocs_2_3_alloc        (_vc_allocator_io_out_allocs_2_3_alloc),
    .io_out_allocs_2_4_alloc        (_vc_allocator_io_out_allocs_2_4_alloc),
    .io_out_allocs_1_1_alloc        (_vc_allocator_io_out_allocs_1_1_alloc),
    .io_out_allocs_1_2_alloc        (_vc_allocator_io_out_allocs_1_2_alloc),
    .io_out_allocs_1_3_alloc        (_vc_allocator_io_out_allocs_1_3_alloc),
    .io_out_allocs_1_4_alloc        (_vc_allocator_io_out_allocs_1_4_alloc),
    .io_out_allocs_0_0_alloc        (_vc_allocator_io_out_allocs_0_0_alloc),
    .io_out_allocs_0_1_alloc        (_vc_allocator_io_out_allocs_0_1_alloc),
    .io_out_allocs_0_2_alloc        (_vc_allocator_io_out_allocs_0_2_alloc),
    .io_out_allocs_0_3_alloc        (_vc_allocator_io_out_allocs_0_3_alloc),
    .io_out_allocs_0_4_alloc        (_vc_allocator_io_out_allocs_0_4_alloc)
  );
  RouteComputer_92 route_computer (	// Router.scala:134:32
    .io_req_2_bits_src_virt_id
      (_input_unit_2_from_101_io_router_req_bits_src_virt_id),	// Router.scala:112:13
    .io_req_2_bits_flow_vnet_id
      (_input_unit_2_from_101_io_router_req_bits_flow_vnet_id),	// Router.scala:112:13
    .io_req_2_bits_flow_ingress_node
      (_input_unit_2_from_101_io_router_req_bits_flow_ingress_node),	// Router.scala:112:13
    .io_req_2_bits_flow_ingress_node_id
      (_input_unit_2_from_101_io_router_req_bits_flow_ingress_node_id),	// Router.scala:112:13
    .io_req_2_bits_flow_egress_node
      (_input_unit_2_from_101_io_router_req_bits_flow_egress_node),	// Router.scala:112:13
    .io_req_2_bits_flow_egress_node_id
      (_input_unit_2_from_101_io_router_req_bits_flow_egress_node_id),	// Router.scala:112:13
    .io_req_1_bits_src_virt_id
      (_input_unit_1_from_91_io_router_req_bits_src_virt_id),	// Router.scala:112:13
    .io_req_1_bits_flow_vnet_id
      (_input_unit_1_from_91_io_router_req_bits_flow_vnet_id),	// Router.scala:112:13
    .io_req_1_bits_flow_ingress_node
      (_input_unit_1_from_91_io_router_req_bits_flow_ingress_node),	// Router.scala:112:13
    .io_req_1_bits_flow_ingress_node_id
      (_input_unit_1_from_91_io_router_req_bits_flow_ingress_node_id),	// Router.scala:112:13
    .io_req_1_bits_flow_egress_node
      (_input_unit_1_from_91_io_router_req_bits_flow_egress_node),	// Router.scala:112:13
    .io_req_1_bits_flow_egress_node_id
      (_input_unit_1_from_91_io_router_req_bits_flow_egress_node_id),	// Router.scala:112:13
    .io_req_0_bits_src_virt_id
      (_input_unit_0_from_11_io_router_req_bits_src_virt_id),	// Router.scala:112:13
    .io_req_0_bits_flow_vnet_id
      (_input_unit_0_from_11_io_router_req_bits_flow_vnet_id),	// Router.scala:112:13
    .io_req_0_bits_flow_ingress_node
      (_input_unit_0_from_11_io_router_req_bits_flow_ingress_node),	// Router.scala:112:13
    .io_req_0_bits_flow_ingress_node_id
      (_input_unit_0_from_11_io_router_req_bits_flow_ingress_node_id),	// Router.scala:112:13
    .io_req_0_bits_flow_egress_node
      (_input_unit_0_from_11_io_router_req_bits_flow_egress_node),	// Router.scala:112:13
    .io_req_0_bits_flow_egress_node_id
      (_input_unit_0_from_11_io_router_req_bits_flow_egress_node_id),	// Router.scala:112:13
    .io_resp_2_vc_sel_1_1               (_route_computer_io_resp_2_vc_sel_1_1),
    .io_resp_2_vc_sel_1_2               (_route_computer_io_resp_2_vc_sel_1_2),
    .io_resp_2_vc_sel_1_3               (_route_computer_io_resp_2_vc_sel_1_3),
    .io_resp_2_vc_sel_1_4               (_route_computer_io_resp_2_vc_sel_1_4),
    .io_resp_2_vc_sel_0_1               (_route_computer_io_resp_2_vc_sel_0_1),
    .io_resp_2_vc_sel_0_2               (_route_computer_io_resp_2_vc_sel_0_2),
    .io_resp_2_vc_sel_0_3               (_route_computer_io_resp_2_vc_sel_0_3),
    .io_resp_2_vc_sel_0_4               (_route_computer_io_resp_2_vc_sel_0_4),
    .io_resp_1_vc_sel_2_0               (_route_computer_io_resp_1_vc_sel_2_0),
    .io_resp_1_vc_sel_2_1               (_route_computer_io_resp_1_vc_sel_2_1),
    .io_resp_1_vc_sel_2_2               (_route_computer_io_resp_1_vc_sel_2_2),
    .io_resp_1_vc_sel_2_3               (_route_computer_io_resp_1_vc_sel_2_3),
    .io_resp_1_vc_sel_2_4               (_route_computer_io_resp_1_vc_sel_2_4),
    .io_resp_0_vc_sel_2_0               (_route_computer_io_resp_0_vc_sel_2_0),
    .io_resp_0_vc_sel_2_1               (_route_computer_io_resp_0_vc_sel_2_1),
    .io_resp_0_vc_sel_2_2               (_route_computer_io_resp_0_vc_sel_2_2),
    .io_resp_0_vc_sel_2_3               (_route_computer_io_resp_0_vc_sel_2_3),
    .io_resp_0_vc_sel_2_4               (_route_computer_io_resp_0_vc_sel_2_4)
  );
  plusarg_reader #(
    .FORMAT("noc_util_sample_rate=%d"),
    .DEFAULT(0),
    .WIDTH(20)
  ) plusarg_reader (	// PlusArg.scala:80:11
    .out (_plusarg_reader_out)
  );
endmodule

