============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 11 2025  02:11:25 pm
  Module:                 cla_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) A[22]
       Endpoint: (R) Cout

                   Capture    Launch  
      Path Delay:+    1730         -  
      Drv Adjust:+       0         0  
         Arrival:=    1730            
                                      
   Required Time:=    1730            
       Data Path:-    1730            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             1730            constraints.sdc_line_1 

#-------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  A[22]                                        -       -     F     (arrival)                      1  3.3  1000     0       0    (-,-) 
  g63/X                                        -       A->X  F     sky130_fd_sc_hd__clkbuf_1      3  9.1    78   345     345    (-,-) 
  GENERATE_PROPAGATE[22].PROPAGATE/g19/Y       -       A->Y  R     sky130_fd_sc_hd__clkinv_1      1  3.7    36    58     403    (-,-) 
  GENERATE_PROPAGATE[22].PROPAGATE/g16__2346/Y -       B->Y  F     sky130_fd_sc_hd__nand2_1       1  3.5    52    49     452    (-,-) 
  GENERATE_PROPAGATE[22].PROPAGATE/g15__2883/Y -       B->Y  R     sky130_fd_sc_hd__nand2_1       3  9.4   102   105     557    (-,-) 
  CLA6/g138__2346/X                            -       C->X  R     sky130_fd_sc_hd__and3_4        3  8.0    55   197     754    (-,-) 
  CLA6/g137__2883/X                            -       A->X  R     sky130_fd_sc_hd__and2_4        5 19.1    74   164     918    (-,-) 
  CLA13/g14/Y                                  -       A->Y  F     sky130_fd_sc_hd__nand3_2       1  4.2    51    62     980    (-,-) 
  CLA13/g17/Y                                  -       A->Y  R     sky130_fd_sc_hd__clkinv_1      1  3.7    30    48    1029    (-,-) 
  CLA13/g16/Y                                  -       A->Y  F     sky130_fd_sc_hd__nand2_1       1  6.1    55    56    1085    (-,-) 
  CLA13/fopt444/Y                              -       A->Y  R     sky130_fd_sc_hd__clkinv_2      4 10.1    44    60    1146    (-,-) 
  CLA17/g2__4733/X                             -       A->X  R     sky130_fd_sc_hd__and4_1        2  8.0   102   200    1346    (-,-) 
  B10/PROPAGATE/g11__6260/X                    -       A->X  R     sky130_fd_sc_hd__and2_1        1  3.7    61   136    1482    (-,-) 
  C31/g2__5107/Y                               -       A->Y  F     sky130_fd_sc_hd__nand2_1       1  9.6    93    85    1567    (-,-) 
  C31/g19__2398/Y                              -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 51.3   165   163    1730    (-,-) 
  Cout                                         -       -     R     (port)                         -    -     -     0    1730    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------

