<?xml-stylesheet type="text/xsl" encoding="UTF-8" href="iform.xsl" version="1.0"?>
<!DOCTYPE instructionsection PUBLIC "-//ARM//DTD instructionsection //EN" "iform-p.dtd">
<!-- Copyright (c) 2010-2025 Arm Limited or its affiliates. All rights reserved. -->
<!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. -->
<instructionsection id="CBHcc_regs" title="CBH&lt;cc&gt; -- A64" type="instruction">
  <docvars>
    <docvar key="datatype" value="16"/>
    <docvar key="instr-class" value="general"/>
    <docvar key="isa" value="A64"/>
  </docvars>
  <heading>CBH&lt;cc&gt;</heading>
  <desc>
    <brief>
      <para>Compare halfwords and branch</para>
    </brief>
    <authored>
      <para>This instruction compares the halfword values in two registers, and conditionally
branches to a label at a PC-relative offset if the condition is true.
It provides a hint that this is not a subroutine call or return.
This instruction does not affect the condition flags.</para>
    </authored>
  </desc>
  <alias_list howmany="4">
    <alias_list_intro>This instruction is used by the aliases </alias_list_intro>
    <aliasref aliaspageid="CBHLE_regs" aliasfile="cbhle_regs.xml" hover="Compare signed less than or equal halfwords and branch" punct=", ">
      <text>CBHLE</text>
      <aliaspref>Never</aliaspref>
    </aliasref>
    <aliasref aliaspageid="CBHLO_regs" aliasfile="cbhlo_regs.xml" hover="Compare unsigned lower than halfwords and branch" punct=", ">
      <text>CBHLO</text>
      <aliaspref>Never</aliaspref>
    </aliasref>
    <aliasref aliaspageid="CBHLS_regs" aliasfile="cbhls_regs.xml" hover="Compare unsigned lower than or equal halfwords and branch" punct=" and ">
      <text>CBHLS</text>
      <aliaspref>Never</aliaspref>
    </aliasref>
    <aliasref aliaspageid="CBHLT_regs" aliasfile="cbhlt_regs.xml" hover="Compare signed less than halfwords and branch" punct=".">
      <text>CBHLT</text>
      <aliaspref>Never</aliaspref>
    </aliasref>
    <alias_list_outro>
      <text>  See </text>
      <aliastablelink/>
      <text> below for details of when each alias is preferred.</text>
    </alias_list_outro>
  </alias_list>
  <classes>
    <iclass name="Branch" oneof="1" id="iclass_branch" no_encodings="6" isa="A64">
      <docvars>
        <docvar key="datatype" value="16"/>
        <docvar key="instr-class" value="general"/>
        <docvar key="isa" value="A64"/>
      </docvars>
      <iclassintro count="6"/>
      <arch_variants>
        <arch_variant feature="FEAT_CMPBR" name="ARMv9.6"/>
      </arch_variants>
      <regdiagram form="32" psname="A64.control.compbranch_regs2.CBHGT_16_regs" tworows="1">
        <box hibit="31" width="8" settings="8">
          <c>0</c>
          <c>1</c>
          <c>1</c>
          <c>1</c>
          <c>0</c>
          <c>1</c>
          <c>0</c>
          <c>0</c>
        </box>
        <box hibit="23" width="3" name="cc" usename="1">
          <c colspan="3"/>
        </box>
        <box hibit="20" width="5" name="Rm" usename="1">
          <c colspan="5"/>
        </box>
        <box hibit="15" width="1" settings="1">
          <c>1</c>
        </box>
        <box hibit="14" name="H" usename="1" settings="1" psbits="x">
          <c>1</c>
        </box>
        <box hibit="13" width="9" name="imm9" usename="1">
          <c colspan="9"/>
        </box>
        <box hibit="4" width="5" name="Rt" usename="1">
          <c colspan="5"/>
        </box>
      </regdiagram>
      <encoding name="CBHGT_16_regs" oneofinclass="6" oneof="6" label="Greater than" bitdiffs="cc == 000">
        <docvars>
          <docvar key="isa" value="A64"/>
          <docvar key="datatype" value="16"/>
          <docvar key="mnemonic" value="CBHGT"/>
          <docvar key="instr-class" value="general"/>
          <docvar key="sve-compare-type" value="gt"/>
        </docvars>
        <box hibit="23" width="3" name="cc">
          <c>0</c>
          <c>0</c>
          <c>0</c>
        </box>
        <asmtemplate><text>CBHGT  </text><a hover="Is the 32-bit name of the general-purpose register to be tested, encoded in the &quot;Rt&quot; field." link="WtOrWZR">&lt;Wt&gt;</a><text>, </text><a hover="Is the 32-bit name of the second general-purpose source register, encoded in the &quot;Rm&quot; field." link="WmOrWZR__2">&lt;Wm&gt;</a><text>, </text><a hover="Is the program label to be conditionally branched to. Its offset from the address of this instruction, in the range -1024 to 1020, is encoded as &quot;imm9&quot; times 4." link="imm9_offset">&lt;label&gt;</a></asmtemplate>
      </encoding>
      <encoding name="CBHGE_16_regs" oneofinclass="6" oneof="6" label="Greater than or equal" bitdiffs="cc == 001">
        <docvars>
          <docvar key="isa" value="A64"/>
          <docvar key="datatype" value="16"/>
          <docvar key="mnemonic" value="CBHGE"/>
          <docvar key="instr-class" value="general"/>
          <docvar key="sve-compare-type" value="ge"/>
        </docvars>
        <box hibit="23" width="3" name="cc">
          <c>0</c>
          <c>0</c>
          <c>1</c>
        </box>
        <asmtemplate><text>CBHGE  </text><a hover="Is the 32-bit name of the general-purpose register to be tested, encoded in the &quot;Rt&quot; field." link="WtOrWZR">&lt;Wt&gt;</a><text>, </text><a hover="Is the 32-bit name of the second general-purpose source register, encoded in the &quot;Rm&quot; field." link="WmOrWZR__2">&lt;Wm&gt;</a><text>, </text><a hover="Is the program label to be conditionally branched to. Its offset from the address of this instruction, in the range -1024 to 1020, is encoded as &quot;imm9&quot; times 4." link="imm9_offset">&lt;label&gt;</a></asmtemplate>
      </encoding>
      <encoding name="CBHHI_16_regs" oneofinclass="6" oneof="6" label="Higher" bitdiffs="cc == 010">
        <docvars>
          <docvar key="isa" value="A64"/>
          <docvar key="datatype" value="16"/>
          <docvar key="mnemonic" value="CBHHI"/>
          <docvar key="instr-class" value="general"/>
          <docvar key="sve-compare-type" value="hi"/>
        </docvars>
        <box hibit="23" width="3" name="cc">
          <c>0</c>
          <c>1</c>
          <c>0</c>
        </box>
        <asmtemplate><text>CBHHI  </text><a hover="Is the 32-bit name of the general-purpose register to be tested, encoded in the &quot;Rt&quot; field." link="WtOrWZR">&lt;Wt&gt;</a><text>, </text><a hover="Is the 32-bit name of the second general-purpose source register, encoded in the &quot;Rm&quot; field." link="WmOrWZR__2">&lt;Wm&gt;</a><text>, </text><a hover="Is the program label to be conditionally branched to. Its offset from the address of this instruction, in the range -1024 to 1020, is encoded as &quot;imm9&quot; times 4." link="imm9_offset">&lt;label&gt;</a></asmtemplate>
      </encoding>
      <encoding name="CBHHS_16_regs" oneofinclass="6" oneof="6" label="Higher or same" bitdiffs="cc == 011">
        <docvars>
          <docvar key="isa" value="A64"/>
          <docvar key="datatype" value="16"/>
          <docvar key="mnemonic" value="CBHHS"/>
          <docvar key="instr-class" value="general"/>
          <docvar key="sve-compare-type" value="hs"/>
        </docvars>
        <box hibit="23" width="3" name="cc">
          <c>0</c>
          <c>1</c>
          <c>1</c>
        </box>
        <asmtemplate><text>CBHHS  </text><a hover="Is the 32-bit name of the general-purpose register to be tested, encoded in the &quot;Rt&quot; field." link="WtOrWZR">&lt;Wt&gt;</a><text>, </text><a hover="Is the 32-bit name of the second general-purpose source register, encoded in the &quot;Rm&quot; field." link="WmOrWZR__2">&lt;Wm&gt;</a><text>, </text><a hover="Is the program label to be conditionally branched to. Its offset from the address of this instruction, in the range -1024 to 1020, is encoded as &quot;imm9&quot; times 4." link="imm9_offset">&lt;label&gt;</a></asmtemplate>
      </encoding>
      <encoding name="CBHEQ_16_regs" oneofinclass="6" oneof="6" label="Equal" bitdiffs="cc == 110">
        <docvars>
          <docvar key="isa" value="A64"/>
          <docvar key="datatype" value="16"/>
          <docvar key="mnemonic" value="CBHEQ"/>
          <docvar key="instr-class" value="general"/>
          <docvar key="sve-compare-type" value="eq"/>
        </docvars>
        <box hibit="23" width="3" name="cc">
          <c>1</c>
          <c>1</c>
          <c>0</c>
        </box>
        <asmtemplate><text>CBHEQ  </text><a hover="Is the 32-bit name of the general-purpose register to be tested, encoded in the &quot;Rt&quot; field." link="WtOrWZR">&lt;Wt&gt;</a><text>, </text><a hover="Is the 32-bit name of the second general-purpose source register, encoded in the &quot;Rm&quot; field." link="WmOrWZR__2">&lt;Wm&gt;</a><text>, </text><a hover="Is the program label to be conditionally branched to. Its offset from the address of this instruction, in the range -1024 to 1020, is encoded as &quot;imm9&quot; times 4." link="imm9_offset">&lt;label&gt;</a></asmtemplate>
      </encoding>
      <encoding name="CBHNE_16_regs" oneofinclass="6" oneof="6" label="Not equal" bitdiffs="cc == 111">
        <docvars>
          <docvar key="isa" value="A64"/>
          <docvar key="datatype" value="16"/>
          <docvar key="mnemonic" value="CBHNE"/>
          <docvar key="instr-class" value="general"/>
          <docvar key="sve-compare-type" value="ne"/>
        </docvars>
        <box hibit="23" width="3" name="cc">
          <c>1</c>
          <c>1</c>
          <c>1</c>
        </box>
        <asmtemplate><text>CBHNE  </text><a hover="Is the 32-bit name of the general-purpose register to be tested, encoded in the &quot;Rt&quot; field." link="WtOrWZR">&lt;Wt&gt;</a><text>, </text><a hover="Is the 32-bit name of the second general-purpose source register, encoded in the &quot;Rm&quot; field." link="WmOrWZR__2">&lt;Wm&gt;</a><text>, </text><a hover="Is the program label to be conditionally branched to. Its offset from the address of this instruction, in the range -1024 to 1020, is encoded as &quot;imm9&quot; times 4." link="imm9_offset">&lt;label&gt;</a></asmtemplate>
      </encoding>
      <ps_section howmany="1">
        <ps name="A64.control.compbranch_regs2.CBHGT_16_regs" sections="1" secttype="noheading">
          <pstext mayhavelinks="1" section="Decode" rep_section="decode">if !IsFeatureImplemented(FEAT_CMPBR) then <a link="impl-shared.EndOfDecode.1" file="shared_pseudocode.xml" hover="function: EndOfDecode(DecodeType reason)">EndOfDecode</a>(<a link="Decode_UNDEF" file="shared_pseudocode.xml" hover="enumeration DecodeType { Decode_UNDEF, Decode_NOP, Decode_OK }">Decode_UNDEF</a>);
constant integer datasize = 8 &lt;&lt; <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(H);
constant integer t = <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(Rt);
constant integer m = <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(Rm);
constant bits(64) offset = <a link="impl-shared.SignExtend.2" file="shared_pseudocode.xml" hover="function: bits(N) SignExtend(bits(M) x, integer N)">SignExtend</a>(imm9:'00', 64);
<a link="CmpOp" file="shared_pseudocode.xml" hover="enumeration CmpOp { Cmp_EQ, Cmp_NE, Cmp_GE, Cmp_GT, Cmp_LT, Cmp_LE, Cmp_UN }">CmpOp</a> op;
boolean unsigned;

case cc of
    when '000' op = <a link="Cmp_GT" file="shared_pseudocode.xml" hover="enumeration CmpOp { Cmp_EQ, Cmp_NE, Cmp_GE, Cmp_GT, Cmp_LT, Cmp_LE, Cmp_UN }">Cmp_GT</a>; unsigned = FALSE;
    when '001' op = <a link="Cmp_GE" file="shared_pseudocode.xml" hover="enumeration CmpOp { Cmp_EQ, Cmp_NE, Cmp_GE, Cmp_GT, Cmp_LT, Cmp_LE, Cmp_UN }">Cmp_GE</a>; unsigned = FALSE;
    when '010' op = <a link="Cmp_GT" file="shared_pseudocode.xml" hover="enumeration CmpOp { Cmp_EQ, Cmp_NE, Cmp_GE, Cmp_GT, Cmp_LT, Cmp_LE, Cmp_UN }">Cmp_GT</a>; unsigned = TRUE;
    when '011' op = <a link="Cmp_GE" file="shared_pseudocode.xml" hover="enumeration CmpOp { Cmp_EQ, Cmp_NE, Cmp_GE, Cmp_GT, Cmp_LT, Cmp_LE, Cmp_UN }">Cmp_GE</a>; unsigned = TRUE;
    when '110' op = <a link="Cmp_EQ" file="shared_pseudocode.xml" hover="enumeration CmpOp { Cmp_EQ, Cmp_NE, Cmp_GE, Cmp_GT, Cmp_LT, Cmp_LE, Cmp_UN }">Cmp_EQ</a>; unsigned = TRUE;
    when '111' op = <a link="Cmp_NE" file="shared_pseudocode.xml" hover="enumeration CmpOp { Cmp_EQ, Cmp_NE, Cmp_GE, Cmp_GT, Cmp_LT, Cmp_LE, Cmp_UN }">Cmp_NE</a>; unsigned = TRUE;
    otherwise <a link="impl-shared.EndOfDecode.1" file="shared_pseudocode.xml" hover="function: EndOfDecode(DecodeType reason)">EndOfDecode</a>(<a link="Decode_UNDEF" file="shared_pseudocode.xml" hover="enumeration DecodeType { Decode_UNDEF, Decode_NOP, Decode_OK }">Decode_UNDEF</a>);</pstext></ps>
      </ps_section>
    </iclass>
  </classes>
  <explanations scope="all">
    <explanation enclist="CBHGT_16_regs, CBHGE_16_regs, CBHHI_16_regs, CBHHS_16_regs, CBHEQ_16_regs, CBHNE_16_regs" symboldefcount="1">
      <symbol link="WtOrWZR">&lt;Wt&gt;</symbol>
      <account encodedin="Rt">
        <intro>
          <para>Is the 32-bit name of the general-purpose register to be tested, encoded in the "Rt" field.</para>
        </intro>
      </account>
    </explanation>
    <explanation enclist="CBHGT_16_regs, CBHGE_16_regs, CBHHI_16_regs, CBHHS_16_regs, CBHEQ_16_regs, CBHNE_16_regs" symboldefcount="1">
      <symbol link="WmOrWZR__2">&lt;Wm&gt;</symbol>
      <account encodedin="Rm">
        <intro>
          <para>Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.</para>
        </intro>
      </account>
    </explanation>
    <explanation enclist="CBHGT_16_regs, CBHGE_16_regs, CBHHI_16_regs, CBHHS_16_regs, CBHEQ_16_regs, CBHNE_16_regs" symboldefcount="1">
      <symbol link="imm9_offset">&lt;label&gt;</symbol>
      <account encodedin="imm9">
        <intro>
          <para>Is the program label to be conditionally branched to. Its offset from the address of this instruction, in the range -1024 to 1020, is encoded as "imm9" times 4.</para>
        </intro>
      </account>
    </explanation>
  </explanations>
  <aliastablehook anchor="aliasconditions">Alias Conditions</aliastablehook>
  <ps_section howmany="1">
    <ps name="A64.control.compbranch_regs2.CBHGT_16_regs" sections="1" secttype="Operation">
      <pstext mayhavelinks="1" section="Execute" rep_section="execute">constant bits(datasize) operand1 = <a link="impl-aarch64.X.read.2" file="shared_pseudocode.xml" hover="accessor: bits(width) X[integer n, integer width]">X</a>[t, datasize];
constant bits(datasize) operand2 = <a link="impl-aarch64.X.read.2" file="shared_pseudocode.xml" hover="accessor: bits(width) X[integer n, integer width]">X</a>[m, datasize];
constant boolean branch_conditional = TRUE;

boolean cond;
constant integer value1 = <a link="impl-shared.Int.2" file="shared_pseudocode.xml" hover="function: integer Int(bits(N) x, boolean unsigned)">Int</a>(operand1, unsigned);
constant integer value2 = <a link="impl-shared.Int.2" file="shared_pseudocode.xml" hover="function: integer Int(bits(N) x, boolean unsigned)">Int</a>(operand2, unsigned);
case op of
    when <a link="Cmp_EQ" file="shared_pseudocode.xml" hover="enumeration CmpOp { Cmp_EQ, Cmp_NE, Cmp_GE, Cmp_GT, Cmp_LT, Cmp_LE, Cmp_UN }">Cmp_EQ</a> cond = value1 == value2;
    when <a link="Cmp_NE" file="shared_pseudocode.xml" hover="enumeration CmpOp { Cmp_EQ, Cmp_NE, Cmp_GE, Cmp_GT, Cmp_LT, Cmp_LE, Cmp_UN }">Cmp_NE</a> cond = value1 != value2;
    when <a link="Cmp_GE" file="shared_pseudocode.xml" hover="enumeration CmpOp { Cmp_EQ, Cmp_NE, Cmp_GE, Cmp_GT, Cmp_LT, Cmp_LE, Cmp_UN }">Cmp_GE</a> cond = value1 &gt;= value2;
    when <a link="Cmp_LT" file="shared_pseudocode.xml" hover="enumeration CmpOp { Cmp_EQ, Cmp_NE, Cmp_GE, Cmp_GT, Cmp_LT, Cmp_LE, Cmp_UN }">Cmp_LT</a> cond = value1 &lt;  value2;
    when <a link="Cmp_GT" file="shared_pseudocode.xml" hover="enumeration CmpOp { Cmp_EQ, Cmp_NE, Cmp_GE, Cmp_GT, Cmp_LT, Cmp_LE, Cmp_UN }">Cmp_GT</a> cond = value1 &gt;  value2;
    when <a link="Cmp_LE" file="shared_pseudocode.xml" hover="enumeration CmpOp { Cmp_EQ, Cmp_NE, Cmp_GE, Cmp_GT, Cmp_LT, Cmp_LE, Cmp_UN }">Cmp_LE</a> cond = value1 &lt;= value2;

if cond then
    <a link="impl-shared.BranchTo.3" file="shared_pseudocode.xml" hover="function: BranchTo(bits(N) target, BranchType branch_type, boolean branch_conditional)">BranchTo</a>(<a link="impl-aarch64.PC64.read.none" file="shared_pseudocode.xml" hover="accessor: bits(64) PC64">PC64</a> + offset, <a link="BranchType_DIR" file="shared_pseudocode.xml" hover="enumeration BranchType { BranchType_DIRCALL, BranchType_INDCALL, BranchType_ERET, BranchType_DBGEXIT, BranchType_RET, BranchType_DIR, BranchType_INDIR, BranchType_EXCEPTION, BranchType_TMFAIL, BranchType_RESET, BranchType_UNKNOWN}">BranchType_DIR</a>, branch_conditional);
else
    <a link="impl-shared.BranchNotTaken.2" file="shared_pseudocode.xml" hover="function: BranchNotTaken(BranchType branchtype, boolean branch_conditional)">BranchNotTaken</a>(<a link="BranchType_DIR" file="shared_pseudocode.xml" hover="enumeration BranchType { BranchType_DIRCALL, BranchType_INDCALL, BranchType_ERET, BranchType_DBGEXIT, BranchType_RET, BranchType_DIR, BranchType_INDIR, BranchType_EXCEPTION, BranchType_TMFAIL, BranchType_RESET, BranchType_UNKNOWN}">BranchType_DIR</a>, branch_conditional);</pstext></ps>
  </ps_section>
</instructionsection>
