Analysis & Synthesis Status : Successful - Tue Dec 19 20:54:31 2017
Quartus Prime Version : 16.1.0 Build 196 10/24/2016 SJ Lite Edition
Revision Name : de1_soc_timing_lab
Top-level Entity Name : de1_soc_top
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 2735
Total pins : 16
Total virtual pins : 0
Total block memory bits : 278,528
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 2
Total DLLs : 0
