NDSummary.OnToolTipsLoaded("SystemVerilogClass:uvm_mem_access_seq",{556:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype556\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_mem_access_seq</div></div></div><div class=\"TTSummary\">Verify the accessibility of all memories in a block by executing the uvm_mem_single_access_seq sequence on every memory within it.</div></div>",558:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div class=\"TTSummary\">The block to be tested. Declared in the base class.</div></div>",559:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype559\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">protected</span> uvm_mem_single_access_seq mem_seq</div></div><div class=\"TTSummary\">The sequence used to test one memory</div></div>"});