// Seed: 4178469780
module module_0 (
    input uwire id_0,
    output tri1 id_1,
    output wor id_2,
    output supply1 id_3,
    input uwire id_4,
    input supply0 id_5,
    input tri id_6,
    output wor id_7,
    input supply0 id_8
    , id_10
);
  wire id_11;
  assign id_2 = 1 & id_10 & 1 & 1 ? id_8 : 1;
endmodule
module module_1 (
    output wor id_0,
    output supply0 id_1,
    output supply0 id_2,
    input supply1 id_3,
    output tri id_4,
    output wire id_5,
    output tri id_6,
    input tri id_7,
    output uwire id_8
);
  assign id_6 = 1;
  module_0(
      id_3, id_1, id_1, id_8, id_3, id_3, id_7, id_1, id_3
  );
endmodule
