#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Mar 12 21:50:04 2025
# Process ID: 11716
# Current directory: D:/VivadoProjects/custom_pwm_ip/custom_pwm_ip.runs/impl_1
# Command line: vivado.exe -log pwm_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source pwm_design_wrapper.tcl -notrace
# Log file: D:/VivadoProjects/custom_pwm_ip/custom_pwm_ip.runs/impl_1/pwm_design_wrapper.vdi
# Journal file: D:/VivadoProjects/custom_pwm_ip/custom_pwm_ip.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source pwm_design_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/VivadoProjects/custom_pwm_ip/custom_pwm_ip.srcs/sources_1/bd/pwm_design/ip/pwm_design_processing_system7_0_1/pwm_design_processing_system7_0_1.dcp' for cell 'pwm_design_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/VivadoProjects/custom_pwm_ip/custom_pwm_ip.srcs/sources_1/bd/pwm_design/ip/pwm_design_pwm_core_0_1/pwm_design_pwm_core_0_1.dcp' for cell 'pwm_design_i/pwm_core_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/VivadoProjects/custom_pwm_ip/custom_pwm_ip.srcs/sources_1/bd/pwm_design/ip/pwm_design_rst_ps7_0_50M_0/pwm_design_rst_ps7_0_50M_0.dcp' for cell 'pwm_design_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'd:/VivadoProjects/custom_pwm_ip/custom_pwm_ip.srcs/sources_1/bd/pwm_design/ip/pwm_design_auto_pc_0/pwm_design_auto_pc_0.dcp' for cell 'pwm_design_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/VivadoProjects/custom_pwm_ip/custom_pwm_ip.srcs/sources_1/bd/pwm_design/ip/pwm_design_processing_system7_0_1/pwm_design_processing_system7_0_1.xdc] for cell 'pwm_design_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/VivadoProjects/custom_pwm_ip/custom_pwm_ip.srcs/sources_1/bd/pwm_design/ip/pwm_design_processing_system7_0_1/pwm_design_processing_system7_0_1.xdc] for cell 'pwm_design_i/processing_system7_0/inst'
Parsing XDC File [d:/VivadoProjects/custom_pwm_ip/custom_pwm_ip.srcs/sources_1/bd/pwm_design/ip/pwm_design_rst_ps7_0_50M_0/pwm_design_rst_ps7_0_50M_0_board.xdc] for cell 'pwm_design_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/VivadoProjects/custom_pwm_ip/custom_pwm_ip.srcs/sources_1/bd/pwm_design/ip/pwm_design_rst_ps7_0_50M_0/pwm_design_rst_ps7_0_50M_0_board.xdc] for cell 'pwm_design_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/VivadoProjects/custom_pwm_ip/custom_pwm_ip.srcs/sources_1/bd/pwm_design/ip/pwm_design_rst_ps7_0_50M_0/pwm_design_rst_ps7_0_50M_0.xdc] for cell 'pwm_design_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/VivadoProjects/custom_pwm_ip/custom_pwm_ip.srcs/sources_1/bd/pwm_design/ip/pwm_design_rst_ps7_0_50M_0/pwm_design_rst_ps7_0_50M_0.xdc] for cell 'pwm_design_i/rst_ps7_0_50M/U0'
Parsing XDC File [D:/VivadoProjects/custom_pwm_ip/custom_pwm_ip.srcs/constrs_1/new/pwm_layout.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [D:/VivadoProjects/custom_pwm_ip/custom_pwm_ip.srcs/constrs_1/new/pwm_layout.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VivadoProjects/custom_pwm_ip/custom_pwm_ip.srcs/constrs_1/new/pwm_layout.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [D:/VivadoProjects/custom_pwm_ip/custom_pwm_ip.srcs/constrs_1/new/pwm_layout.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VivadoProjects/custom_pwm_ip/custom_pwm_ip.srcs/constrs_1/new/pwm_layout.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [D:/VivadoProjects/custom_pwm_ip/custom_pwm_ip.srcs/constrs_1/new/pwm_layout.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VivadoProjects/custom_pwm_ip/custom_pwm_ip.srcs/constrs_1/new/pwm_layout.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/VivadoProjects/custom_pwm_ip/custom_pwm_ip.srcs/constrs_1/new/pwm_layout.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/VivadoProjects/custom_pwm_ip/custom_pwm_ip.srcs/sources_1/bd/pwm_design/ip/pwm_design_processing_system7_0_1/pwm_design_processing_system7_0_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/VivadoProjects/custom_pwm_ip/custom_pwm_ip.srcs/sources_1/bd/pwm_design/ip/pwm_design_rst_ps7_0_50M_0/pwm_design_rst_ps7_0_50M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/VivadoProjects/custom_pwm_ip/custom_pwm_ip.srcs/sources_1/bd/pwm_design/ip/pwm_design_auto_pc_0/pwm_design_auto_pc_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.797 . Memory (MB): peak = 515.117 ; gain = 12.398
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 19298b372

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17f53b17c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 998.324 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 13 cells.
Phase 2 Constant propagation | Checksum: c7bb92b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.204 . Memory (MB): peak = 998.324 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 341 unconnected nets.
INFO: [Opt 31-11] Eliminated 393 unconnected cells.
Phase 3 Sweep | Checksum: caaba236

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.456 . Memory (MB): peak = 998.324 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 114b24851

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.613 . Memory (MB): peak = 998.324 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 998.324 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 114b24851

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.613 . Memory (MB): peak = 998.324 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 114b24851

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 998.324 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 998.324 ; gain = 495.605
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 998.324 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/VivadoProjects/custom_pwm_ip/custom_pwm_ip.runs/impl_1/pwm_design_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/VivadoProjects/custom_pwm_ip/custom_pwm_ip.runs/impl_1/pwm_design_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 998.324 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 998.324 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f7185ca9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1017.719 ; gain = 19.395

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 13e05b8ef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1017.719 ; gain = 19.395

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 13e05b8ef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1017.719 ; gain = 19.395
Phase 1 Placer Initialization | Checksum: 13e05b8ef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1017.719 ; gain = 19.395

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1f864baa5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1017.719 ; gain = 19.395

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f864baa5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1017.719 ; gain = 19.395

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 23371b405

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1017.719 ; gain = 19.395

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 196b1d370

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1017.719 ; gain = 19.395

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 196b1d370

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1017.719 ; gain = 19.395

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1d1914857

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1017.719 ; gain = 19.395

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: f5bb2e3f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1017.719 ; gain = 19.395

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 16cf29a50

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1017.719 ; gain = 19.395

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 16cf29a50

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1017.719 ; gain = 19.395
Phase 3 Detail Placement | Checksum: 16cf29a50

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1017.719 ; gain = 19.395

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.308. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1bd596287

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1017.719 ; gain = 19.395
Phase 4.1 Post Commit Optimization | Checksum: 1bd596287

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1017.719 ; gain = 19.395

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1bd596287

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1017.719 ; gain = 19.395

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1bd596287

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1017.719 ; gain = 19.395

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 130786e3c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1017.719 ; gain = 19.395
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 130786e3c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1017.719 ; gain = 19.395
Ending Placer Task | Checksum: c0c81ccf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1017.719 ; gain = 19.395
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 1017.719 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/VivadoProjects/custom_pwm_ip/custom_pwm_ip.runs/impl_1/pwm_design_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1017.719 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1017.719 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1017.719 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 86ec1692 ConstDB: 0 ShapeSum: 39dc063d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10483b471

Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1162.734 ; gain = 145.016

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10483b471

Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1162.734 ; gain = 145.016

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10483b471

Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1162.734 ; gain = 145.016

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10483b471

Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1162.734 ; gain = 145.016
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 212d8cd8f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1173.191 ; gain = 155.473
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.224  | TNS=0.000  | WHS=-0.187 | THS=-14.685|

Phase 2 Router Initialization | Checksum: 1552cf594

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1173.191 ; gain = 155.473

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19f43bcaa

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1173.191 ; gain = 155.473

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 148408a64

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1173.191 ; gain = 155.473
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.822  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f445848d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1173.191 ; gain = 155.473

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1d89d85db

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1173.191 ; gain = 155.473
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.822  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b7795b06

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1173.191 ; gain = 155.473
Phase 4 Rip-up And Reroute | Checksum: 1b7795b06

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1173.191 ; gain = 155.473

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1b7795b06

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1173.191 ; gain = 155.473

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b7795b06

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1173.191 ; gain = 155.473
Phase 5 Delay and Skew Optimization | Checksum: 1b7795b06

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1173.191 ; gain = 155.473

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 145abc7b8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1173.191 ; gain = 155.473
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.989  | TNS=0.000  | WHS=0.057  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 149f8c1bc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1173.191 ; gain = 155.473
Phase 6 Post Hold Fix | Checksum: 149f8c1bc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1173.191 ; gain = 155.473

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.12623 %
  Global Horizontal Routing Utilization  = 0.198107 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13b129a10

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1173.191 ; gain = 155.473

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13b129a10

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1173.191 ; gain = 155.473

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 74e9c1e9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1173.191 ; gain = 155.473

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.989  | TNS=0.000  | WHS=0.057  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 74e9c1e9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1173.191 ; gain = 155.473
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1173.191 ; gain = 155.473

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1173.191 ; gain = 155.473
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.157 . Memory (MB): peak = 1173.191 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/VivadoProjects/custom_pwm_ip/custom_pwm_ip.runs/impl_1/pwm_design_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/VivadoProjects/custom_pwm_ip/custom_pwm_ip.runs/impl_1/pwm_design_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/VivadoProjects/custom_pwm_ip/custom_pwm_ip.runs/impl_1/pwm_design_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file pwm_design_wrapper_power_routed.rpt -pb pwm_design_wrapper_power_summary_routed.pb -rpx pwm_design_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
69 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed Mar 12 21:50:49 2025...
