
../repos/coreutils/src/sync:     file format elf32-littlearm


Disassembly of section .init:

00010d08 <.init>:
   10d08:	push	{r3, lr}
   10d0c:	bl	10fa4 <close@plt+0x48>
   10d10:	pop	{r3, pc}

Disassembly of section .plt:

00010d14 <calloc@plt-0x14>:
   10d14:	push	{lr}		; (str lr, [sp, #-4]!)
   10d18:	ldr	lr, [pc, #4]	; 10d24 <calloc@plt-0x4>
   10d1c:	add	lr, pc, lr
   10d20:	ldr	pc, [lr, #8]!
   10d24:	ldrdeq	r5, [r1], -ip

00010d28 <calloc@plt>:
   10d28:	add	ip, pc, #0, 12
   10d2c:	add	ip, ip, #86016	; 0x15000
   10d30:	ldr	pc, [ip, #732]!	; 0x2dc

00010d34 <fputs_unlocked@plt>:
   10d34:	add	ip, pc, #0, 12
   10d38:	add	ip, ip, #86016	; 0x15000
   10d3c:	ldr	pc, [ip, #724]!	; 0x2d4

00010d40 <fsync@plt>:
   10d40:	add	ip, pc, #0, 12
   10d44:	add	ip, ip, #86016	; 0x15000
   10d48:	ldr	pc, [ip, #716]!	; 0x2cc

00010d4c <strcmp@plt>:
   10d4c:	add	ip, pc, #0, 12
   10d50:	add	ip, ip, #86016	; 0x15000
   10d54:	ldr	pc, [ip, #708]!	; 0x2c4

00010d58 <fflush@plt>:
   10d58:	add	ip, pc, #0, 12
   10d5c:	add	ip, ip, #86016	; 0x15000
   10d60:	ldr	pc, [ip, #700]!	; 0x2bc

00010d64 <free@plt>:
   10d64:	add	ip, pc, #0, 12
   10d68:	add	ip, ip, #86016	; 0x15000
   10d6c:	ldr	pc, [ip, #692]!	; 0x2b4

00010d70 <_exit@plt>:
   10d70:	add	ip, pc, #0, 12
   10d74:	add	ip, ip, #86016	; 0x15000
   10d78:	ldr	pc, [ip, #684]!	; 0x2ac

00010d7c <memcpy@plt>:
   10d7c:	add	ip, pc, #0, 12
   10d80:	add	ip, ip, #86016	; 0x15000
   10d84:	ldr	pc, [ip, #676]!	; 0x2a4

00010d88 <mbsinit@plt>:
   10d88:	add	ip, pc, #0, 12
   10d8c:	add	ip, ip, #86016	; 0x15000
   10d90:	ldr	pc, [ip, #668]!	; 0x29c

00010d94 <dcgettext@plt>:
   10d94:	add	ip, pc, #0, 12
   10d98:	add	ip, ip, #86016	; 0x15000
   10d9c:	ldr	pc, [ip, #660]!	; 0x294

00010da0 <syncfs@plt>:
   10da0:	add	ip, pc, #0, 12
   10da4:	add	ip, ip, #86016	; 0x15000
   10da8:	ldr	pc, [ip, #652]!	; 0x28c

00010dac <realloc@plt>:
   10dac:	add	ip, pc, #0, 12
   10db0:	add	ip, ip, #86016	; 0x15000
   10db4:	ldr	pc, [ip, #644]!	; 0x284

00010db8 <textdomain@plt>:
   10db8:	add	ip, pc, #0, 12
   10dbc:	add	ip, ip, #86016	; 0x15000
   10dc0:	ldr	pc, [ip, #636]!	; 0x27c

00010dc4 <iswprint@plt>:
   10dc4:	add	ip, pc, #0, 12
   10dc8:	add	ip, ip, #86016	; 0x15000
   10dcc:	ldr	pc, [ip, #628]!	; 0x274

00010dd0 <fwrite@plt>:
   10dd0:	add	ip, pc, #0, 12
   10dd4:	add	ip, ip, #86016	; 0x15000
   10dd8:	ldr	pc, [ip, #620]!	; 0x26c

00010ddc <lseek64@plt>:
   10ddc:	add	ip, pc, #0, 12
   10de0:	add	ip, ip, #86016	; 0x15000
   10de4:	ldr	pc, [ip, #612]!	; 0x264

00010de8 <__ctype_get_mb_cur_max@plt>:
   10de8:	add	ip, pc, #0, 12
   10dec:	add	ip, ip, #86016	; 0x15000
   10df0:	ldr	pc, [ip, #604]!	; 0x25c

00010df4 <__fpending@plt>:
   10df4:	add	ip, pc, #0, 12
   10df8:	add	ip, ip, #86016	; 0x15000
   10dfc:	ldr	pc, [ip, #596]!	; 0x254

00010e00 <mbrtowc@plt>:
   10e00:	add	ip, pc, #0, 12
   10e04:	add	ip, ip, #86016	; 0x15000
   10e08:	ldr	pc, [ip, #588]!	; 0x24c

00010e0c <error@plt>:
   10e0c:	add	ip, pc, #0, 12
   10e10:	add	ip, ip, #86016	; 0x15000
   10e14:	ldr	pc, [ip, #580]!	; 0x244

00010e18 <open64@plt>:
   10e18:	add	ip, pc, #0, 12
   10e1c:	add	ip, ip, #86016	; 0x15000
   10e20:	ldr	pc, [ip, #572]!	; 0x23c

00010e24 <malloc@plt>:
   10e24:	add	ip, pc, #0, 12
   10e28:	add	ip, ip, #86016	; 0x15000
   10e2c:	ldr	pc, [ip, #564]!	; 0x234

00010e30 <__libc_start_main@plt>:
   10e30:	add	ip, pc, #0, 12
   10e34:	add	ip, ip, #86016	; 0x15000
   10e38:	ldr	pc, [ip, #556]!	; 0x22c

00010e3c <__freading@plt>:
   10e3c:	add	ip, pc, #0, 12
   10e40:	add	ip, ip, #86016	; 0x15000
   10e44:	ldr	pc, [ip, #548]!	; 0x224

00010e48 <__gmon_start__@plt>:
   10e48:	add	ip, pc, #0, 12
   10e4c:	add	ip, ip, #86016	; 0x15000
   10e50:	ldr	pc, [ip, #540]!	; 0x21c

00010e54 <getopt_long@plt>:
   10e54:	add	ip, pc, #0, 12
   10e58:	add	ip, ip, #86016	; 0x15000
   10e5c:	ldr	pc, [ip, #532]!	; 0x214

00010e60 <__ctype_b_loc@plt>:
   10e60:	add	ip, pc, #0, 12
   10e64:	add	ip, ip, #86016	; 0x15000
   10e68:	ldr	pc, [ip, #524]!	; 0x20c

00010e6c <exit@plt>:
   10e6c:	add	ip, pc, #0, 12
   10e70:	add	ip, ip, #86016	; 0x15000
   10e74:	ldr	pc, [ip, #516]!	; 0x204

00010e78 <bcmp@plt>:
   10e78:	add	ip, pc, #0, 12
   10e7c:	add	ip, ip, #86016	; 0x15000
   10e80:	ldr	pc, [ip, #508]!	; 0x1fc

00010e84 <strlen@plt>:
   10e84:	add	ip, pc, #0, 12
   10e88:	add	ip, ip, #86016	; 0x15000
   10e8c:	ldr	pc, [ip, #500]!	; 0x1f4

00010e90 <__errno_location@plt>:
   10e90:	add	ip, pc, #0, 12
   10e94:	add	ip, ip, #86016	; 0x15000
   10e98:	ldr	pc, [ip, #492]!	; 0x1ec

00010e9c <__cxa_atexit@plt>:
   10e9c:	add	ip, pc, #0, 12
   10ea0:	add	ip, ip, #86016	; 0x15000
   10ea4:	ldr	pc, [ip, #484]!	; 0x1e4

00010ea8 <memset@plt>:
   10ea8:	add	ip, pc, #0, 12
   10eac:	add	ip, ip, #86016	; 0x15000
   10eb0:	ldr	pc, [ip, #476]!	; 0x1dc

00010eb4 <__printf_chk@plt>:
   10eb4:	add	ip, pc, #0, 12
   10eb8:	add	ip, ip, #86016	; 0x15000
   10ebc:	ldr	pc, [ip, #468]!	; 0x1d4

00010ec0 <fileno@plt>:
   10ec0:	add	ip, pc, #0, 12
   10ec4:	add	ip, ip, #86016	; 0x15000
   10ec8:	ldr	pc, [ip, #460]!	; 0x1cc

00010ecc <__fprintf_chk@plt>:
   10ecc:	add	ip, pc, #0, 12
   10ed0:	add	ip, ip, #86016	; 0x15000
   10ed4:	ldr	pc, [ip, #452]!	; 0x1c4

00010ed8 <fclose@plt>:
   10ed8:	add	ip, pc, #0, 12
   10edc:	add	ip, ip, #86016	; 0x15000
   10ee0:	ldr	pc, [ip, #444]!	; 0x1bc

00010ee4 <fseeko64@plt>:
   10ee4:	add	ip, pc, #0, 12
   10ee8:	add	ip, ip, #86016	; 0x15000
   10eec:	ldr	pc, [ip, #436]!	; 0x1b4

00010ef0 <fcntl64@plt>:
   10ef0:	add	ip, pc, #0, 12
   10ef4:	add	ip, ip, #86016	; 0x15000
   10ef8:	ldr	pc, [ip, #428]!	; 0x1ac

00010efc <setlocale@plt>:
   10efc:	add	ip, pc, #0, 12
   10f00:	add	ip, ip, #86016	; 0x15000
   10f04:	ldr	pc, [ip, #420]!	; 0x1a4

00010f08 <strrchr@plt>:
   10f08:	add	ip, pc, #0, 12
   10f0c:	add	ip, ip, #86016	; 0x15000
   10f10:	ldr	pc, [ip, #412]!	; 0x19c

00010f14 <nl_langinfo@plt>:
   10f14:	add	ip, pc, #0, 12
   10f18:	add	ip, ip, #86016	; 0x15000
   10f1c:	ldr	pc, [ip, #404]!	; 0x194

00010f20 <bindtextdomain@plt>:
   10f20:	add	ip, pc, #0, 12
   10f24:	add	ip, ip, #86016	; 0x15000
   10f28:	ldr	pc, [ip, #396]!	; 0x18c

00010f2c <sync@plt>:
   10f2c:	add	ip, pc, #0, 12
   10f30:	add	ip, ip, #86016	; 0x15000
   10f34:	ldr	pc, [ip, #388]!	; 0x184

00010f38 <strncmp@plt>:
   10f38:	add	ip, pc, #0, 12
   10f3c:	add	ip, ip, #86016	; 0x15000
   10f40:	ldr	pc, [ip, #380]!	; 0x17c

00010f44 <fdatasync@plt>:
   10f44:	add	ip, pc, #0, 12
   10f48:	add	ip, ip, #86016	; 0x15000
   10f4c:	ldr	pc, [ip, #372]!	; 0x174

00010f50 <abort@plt>:
   10f50:	add	ip, pc, #0, 12
   10f54:	add	ip, ip, #86016	; 0x15000
   10f58:	ldr	pc, [ip, #364]!	; 0x16c

00010f5c <close@plt>:
   10f5c:	add	ip, pc, #0, 12
   10f60:	add	ip, ip, #86016	; 0x15000
   10f64:	ldr	pc, [ip, #356]!	; 0x164

Disassembly of section .text:

00010f68 <.text>:
   10f68:	mov	fp, #0
   10f6c:	mov	lr, #0
   10f70:	pop	{r1}		; (ldr r1, [sp], #4)
   10f74:	mov	r2, sp
   10f78:	push	{r2}		; (str r2, [sp, #-4]!)
   10f7c:	push	{r0}		; (str r0, [sp, #-4]!)
   10f80:	ldr	ip, [pc, #16]	; 10f98 <close@plt+0x3c>
   10f84:	push	{ip}		; (str ip, [sp, #-4]!)
   10f88:	ldr	r0, [pc, #12]	; 10f9c <close@plt+0x40>
   10f8c:	ldr	r3, [pc, #12]	; 10fa0 <close@plt+0x44>
   10f90:	bl	10e30 <__libc_start_main@plt>
   10f94:	bl	10f50 <abort@plt>
   10f98:	andeq	r4, r1, r8, ror #16
   10f9c:	ldrdeq	r1, [r1], -r4
   10fa0:	andeq	r4, r1, r8, lsl #16
   10fa4:	ldr	r3, [pc, #20]	; 10fc0 <close@plt+0x64>
   10fa8:	ldr	r2, [pc, #20]	; 10fc4 <close@plt+0x68>
   10fac:	add	r3, pc, r3
   10fb0:	ldr	r2, [r3, r2]
   10fb4:	cmp	r2, #0
   10fb8:	bxeq	lr
   10fbc:	b	10e48 <__gmon_start__@plt>
   10fc0:	andeq	r5, r1, ip, asr #32
   10fc4:	andeq	r0, r0, ip, asr #1
   10fc8:	ldr	r0, [pc, #24]	; 10fe8 <close@plt+0x8c>
   10fcc:	ldr	r3, [pc, #24]	; 10fec <close@plt+0x90>
   10fd0:	cmp	r3, r0
   10fd4:	bxeq	lr
   10fd8:	ldr	r3, [pc, #16]	; 10ff0 <close@plt+0x94>
   10fdc:	cmp	r3, #0
   10fe0:	bxeq	lr
   10fe4:	bx	r3
   10fe8:	andeq	r6, r2, r0, lsr #2
   10fec:	andeq	r6, r2, r0, lsr #2
   10ff0:	andeq	r0, r0, r0
   10ff4:	ldr	r0, [pc, #36]	; 11020 <close@plt+0xc4>
   10ff8:	ldr	r1, [pc, #36]	; 11024 <close@plt+0xc8>
   10ffc:	sub	r1, r1, r0
   11000:	asr	r1, r1, #2
   11004:	add	r1, r1, r1, lsr #31
   11008:	asrs	r1, r1, #1
   1100c:	bxeq	lr
   11010:	ldr	r3, [pc, #16]	; 11028 <close@plt+0xcc>
   11014:	cmp	r3, #0
   11018:	bxeq	lr
   1101c:	bx	r3
   11020:	andeq	r6, r2, r0, lsr #2
   11024:	andeq	r6, r2, r0, lsr #2
   11028:	andeq	r0, r0, r0
   1102c:	push	{r4, lr}
   11030:	ldr	r4, [pc, #24]	; 11050 <close@plt+0xf4>
   11034:	ldrb	r3, [r4]
   11038:	cmp	r3, #0
   1103c:	popne	{r4, pc}
   11040:	bl	10fc8 <close@plt+0x6c>
   11044:	mov	r3, #1
   11048:	strb	r3, [r4]
   1104c:	pop	{r4, pc}
   11050:	andeq	r6, r2, r8, lsr r1
   11054:	b	10ff4 <close@plt+0x98>
   11058:	push	{fp, lr}
   1105c:	mov	fp, sp
   11060:	sub	sp, sp, #56	; 0x38
   11064:	mov	r4, r0
   11068:	cmp	r0, #0
   1106c:	bne	11290 <close@plt+0x334>
   11070:	movw	r1, #18619	; 0x48bb
   11074:	mov	r0, #0
   11078:	mov	r2, #5
   1107c:	movt	r1, #1
   11080:	bl	10d94 <dcgettext@plt>
   11084:	mov	r1, r0
   11088:	movw	r0, #24904	; 0x6148
   1108c:	movt	r0, #2
   11090:	ldr	r2, [r0]
   11094:	mov	r0, #1
   11098:	bl	10eb4 <__printf_chk@plt>
   1109c:	movw	r1, #18649	; 0x48d9
   110a0:	mov	r0, #0
   110a4:	mov	r2, #5
   110a8:	movt	r1, #1
   110ac:	bl	10d94 <dcgettext@plt>
   110b0:	movw	r7, #24884	; 0x6134
   110b4:	movt	r7, #2
   110b8:	ldr	r1, [r7]
   110bc:	bl	10d34 <fputs_unlocked@plt>
   110c0:	movw	r1, #18786	; 0x4962
   110c4:	mov	r0, #0
   110c8:	mov	r2, #5
   110cc:	movt	r1, #1
   110d0:	bl	10d94 <dcgettext@plt>
   110d4:	ldr	r1, [r7]
   110d8:	bl	10d34 <fputs_unlocked@plt>
   110dc:	movw	r1, #18854	; 0x49a6
   110e0:	mov	r0, #0
   110e4:	mov	r2, #5
   110e8:	movt	r1, #1
   110ec:	bl	10d94 <dcgettext@plt>
   110f0:	ldr	r1, [r7]
   110f4:	bl	10d34 <fputs_unlocked@plt>
   110f8:	movw	r1, #18925	; 0x49ed
   110fc:	mov	r0, #0
   11100:	mov	r2, #5
   11104:	movt	r1, #1
   11108:	bl	10d94 <dcgettext@plt>
   1110c:	ldr	r1, [r7]
   11110:	bl	10d34 <fputs_unlocked@plt>
   11114:	movw	r1, #18970	; 0x4a1a
   11118:	mov	r0, #0
   1111c:	mov	r2, #5
   11120:	movt	r1, #1
   11124:	bl	10d94 <dcgettext@plt>
   11128:	ldr	r1, [r7]
   1112c:	bl	10d34 <fputs_unlocked@plt>
   11130:	movw	r0, #19680	; 0x4ce0
   11134:	mov	r2, #48	; 0x30
   11138:	mov	r6, sp
   1113c:	movw	r5, #19024	; 0x4a50
   11140:	movt	r0, #1
   11144:	movt	r5, #1
   11148:	add	r1, r0, #32
   1114c:	add	r3, r0, #16
   11150:	vld1.64	{d18-d19}, [r0], r2
   11154:	vld1.64	{d16-d17}, [r1]
   11158:	vld1.64	{d20-d21}, [r3]
   1115c:	vldr	d22, [r0]
   11160:	add	r1, r6, #32
   11164:	add	r0, r6, #16
   11168:	vst1.64	{d16-d17}, [r1]
   1116c:	movw	r1, #19181	; 0x4aed
   11170:	vst1.64	{d20-d21}, [r0]
   11174:	mov	r0, r6
   11178:	movt	r1, #1
   1117c:	vst1.64	{d18-d19}, [r0], r2
   11180:	vstr	d22, [r0]
   11184:	mov	r0, r5
   11188:	bl	10d4c <strcmp@plt>
   1118c:	cmp	r0, #0
   11190:	ldrne	r1, [r6, #8]!
   11194:	cmpne	r1, #0
   11198:	bne	11184 <close@plt+0x228>
   1119c:	movw	r1, #19276	; 0x4b4c
   111a0:	ldr	r6, [r6, #4]
   111a4:	mov	r0, #0
   111a8:	mov	r2, #5
   111ac:	movt	r1, #1
   111b0:	bl	10d94 <dcgettext@plt>
   111b4:	movw	r2, #19056	; 0x4a70
   111b8:	movw	r3, #19299	; 0x4b63
   111bc:	mov	r1, r0
   111c0:	mov	r0, #1
   111c4:	movt	r2, #1
   111c8:	movt	r3, #1
   111cc:	bl	10eb4 <__printf_chk@plt>
   111d0:	cmp	r6, #0
   111d4:	mov	r0, #5
   111d8:	mov	r1, #0
   111dc:	moveq	r6, r5
   111e0:	bl	10efc <setlocale@plt>
   111e4:	cmp	r0, #0
   111e8:	beq	11220 <close@plt+0x2c4>
   111ec:	movw	r1, #19339	; 0x4b8b
   111f0:	mov	r2, #3
   111f4:	movt	r1, #1
   111f8:	bl	10f38 <strncmp@plt>
   111fc:	cmp	r0, #0
   11200:	beq	11220 <close@plt+0x2c4>
   11204:	movw	r1, #19343	; 0x4b8f
   11208:	mov	r0, #0
   1120c:	mov	r2, #5
   11210:	movt	r1, #1
   11214:	bl	10d94 <dcgettext@plt>
   11218:	ldr	r1, [r7]
   1121c:	bl	10d34 <fputs_unlocked@plt>
   11220:	movw	r1, #19414	; 0x4bd6
   11224:	mov	r0, #0
   11228:	mov	r2, #5
   1122c:	movt	r1, #1
   11230:	bl	10d94 <dcgettext@plt>
   11234:	movw	r2, #19299	; 0x4b63
   11238:	mov	r1, r0
   1123c:	mov	r0, #1
   11240:	mov	r3, r5
   11244:	movt	r2, #1
   11248:	bl	10eb4 <__printf_chk@plt>
   1124c:	movw	r1, #19441	; 0x4bf1
   11250:	mov	r0, #0
   11254:	mov	r2, #5
   11258:	movt	r1, #1
   1125c:	bl	10d94 <dcgettext@plt>
   11260:	mov	r1, r0
   11264:	movw	r0, #19209	; 0x4b09
   11268:	movw	r3, #18785	; 0x4961
   1126c:	cmp	r6, r5
   11270:	mov	r2, r6
   11274:	movt	r0, #1
   11278:	movt	r3, #1
   1127c:	moveq	r3, r0
   11280:	mov	r0, #1
   11284:	bl	10eb4 <__printf_chk@plt>
   11288:	mov	r0, r4
   1128c:	bl	10e6c <exit@plt>
   11290:	movw	r0, #24880	; 0x6130
   11294:	movw	r1, #18580	; 0x4894
   11298:	mov	r2, #5
   1129c:	movt	r0, #2
   112a0:	movt	r1, #1
   112a4:	ldr	r5, [r0]
   112a8:	mov	r0, #0
   112ac:	bl	10d94 <dcgettext@plt>
   112b0:	mov	r2, r0
   112b4:	movw	r0, #24904	; 0x6148
   112b8:	mov	r1, #1
   112bc:	movt	r0, #2
   112c0:	ldr	r3, [r0]
   112c4:	mov	r0, r5
   112c8:	bl	10ecc <__fprintf_chk@plt>
   112cc:	mov	r0, r4
   112d0:	bl	10e6c <exit@plt>
   112d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   112d8:	add	fp, sp, #28
   112dc:	sub	sp, sp, #20
   112e0:	mov	r9, r0
   112e4:	ldr	r0, [r1]
   112e8:	str	r1, [sp, #16]
   112ec:	bl	11928 <close@plt+0x9cc>
   112f0:	movw	r1, #18785	; 0x4961
   112f4:	mov	r0, #6
   112f8:	movt	r1, #1
   112fc:	bl	10efc <setlocale@plt>
   11300:	movw	r4, #19060	; 0x4a74
   11304:	movw	r1, #19029	; 0x4a55
   11308:	movt	r4, #1
   1130c:	movt	r1, #1
   11310:	mov	r0, r4
   11314:	bl	10f20 <bindtextdomain@plt>
   11318:	mov	r0, r4
   1131c:	bl	10db8 <textdomain@plt>
   11320:	movw	r0, #5728	; 0x1660
   11324:	movt	r0, #1
   11328:	bl	1486c <close@plt+0x3910>
   1132c:	movw	r6, #19053	; 0x4a6d
   11330:	movw	r7, #19600	; 0x4c90
   11334:	mov	r8, #0
   11338:	mov	r4, #0
   1133c:	mov	r5, #0
   11340:	movt	r6, #1
   11344:	movt	r7, #1
   11348:	ldr	r1, [sp, #16]
   1134c:	mov	r0, r9
   11350:	mov	r2, r6
   11354:	mov	r3, r7
   11358:	str	r8, [sp]
   1135c:	bl	10e54 <getopt_long@plt>
   11360:	cmp	r0, #99	; 0x63
   11364:	ble	11388 <close@plt+0x42c>
   11368:	cmp	r0, #100	; 0x64
   1136c:	bne	11378 <close@plt+0x41c>
   11370:	mov	r4, #1
   11374:	b	11348 <close@plt+0x3ec>
   11378:	mov	r5, #1
   1137c:	cmp	r0, #102	; 0x66
   11380:	beq	11348 <close@plt+0x3ec>
   11384:	b	11638 <close@plt+0x6dc>
   11388:	cmn	r0, #1
   1138c:	bne	1159c <close@plt+0x640>
   11390:	movw	r0, #24872	; 0x6128
   11394:	eor	r1, r4, #1
   11398:	movt	r0, #2
   1139c:	tst	r1, #1
   113a0:	eoreq	r2, r5, #1
   113a4:	ldr	r0, [r0]
   113a8:	tsteq	r2, #1
   113ac:	beq	11608 <close@plt+0x6ac>
   113b0:	cmp	r0, r9
   113b4:	mov	r2, #0
   113b8:	movwlt	r2, #1
   113bc:	orr	r1, r2, r1
   113c0:	tst	r1, #1
   113c4:	beq	11614 <close@plt+0x6b8>
   113c8:	tst	r5, #1
   113cc:	and	r1, r4, #1
   113d0:	movwne	r1, #2
   113d4:	cmp	r0, r9
   113d8:	bge	11580 <close@plt+0x624>
   113dc:	mov	r8, #1
   113e0:	str	r1, [sp, #12]
   113e4:	b	11440 <close@plt+0x4e4>
   113e8:	mov	r0, #0
   113ec:	mov	r2, #5
   113f0:	mov	sl, #0
   113f4:	bl	10d94 <dcgettext@plt>
   113f8:	mov	r5, r0
   113fc:	mov	r0, #4
   11400:	mov	r1, r6
   11404:	bl	13054 <close@plt+0x20f8>
   11408:	mov	r3, r0
   1140c:	mov	r0, #0
   11410:	mov	r1, r4
   11414:	mov	r2, r5
   11418:	bl	10e0c <error@plt>
   1141c:	movw	r0, #24872	; 0x6128
   11420:	and	r8, r8, sl
   11424:	movt	r0, #2
   11428:	mov	r1, r0
   1142c:	ldr	r0, [r0]
   11430:	add	r0, r0, #1
   11434:	cmp	r0, r9
   11438:	str	r0, [r1]
   1143c:	bge	11590 <close@plt+0x634>
   11440:	ldr	r1, [sp, #16]
   11444:	ldr	r6, [r1, r0, lsl #2]
   11448:	mov	r1, #2048	; 0x800
   1144c:	mov	r0, r6
   11450:	bl	10e18 <open64@plt>
   11454:	mov	r7, r0
   11458:	cmn	r0, #1
   1145c:	bgt	11488 <close@plt+0x52c>
   11460:	bl	10e90 <__errno_location@plt>
   11464:	ldr	r4, [r0]
   11468:	mov	r0, r6
   1146c:	movw	r1, #2049	; 0x801
   11470:	bl	10e18 <open64@plt>
   11474:	movw	r1, #19510	; 0x4c36
   11478:	mov	r7, r0
   1147c:	cmp	r0, #0
   11480:	movt	r1, #1
   11484:	bmi	113e8 <close@plt+0x48c>
   11488:	mov	r0, r7
   1148c:	mov	r1, #3
   11490:	bl	11748 <close@plt+0x7ec>
   11494:	movw	r4, #19527	; 0x4c47
   11498:	cmn	r0, #1
   1149c:	movt	r4, #1
   114a0:	beq	1151c <close@plt+0x5c0>
   114a4:	bic	r2, r0, #2048	; 0x800
   114a8:	mov	r0, r7
   114ac:	mov	r1, #4
   114b0:	bl	11748 <close@plt+0x7ec>
   114b4:	movw	r4, #19527	; 0x4c47
   114b8:	cmp	r0, #0
   114bc:	movt	r4, #1
   114c0:	bmi	1151c <close@plt+0x5c0>
   114c4:	ldr	r0, [sp, #12]
   114c8:	cmp	r0, #0
   114cc:	beq	11500 <close@plt+0x5a4>
   114d0:	cmp	r0, #2
   114d4:	beq	114f4 <close@plt+0x598>
   114d8:	movw	r4, #19563	; 0x4c6b
   114dc:	cmp	r0, #1
   114e0:	movt	r4, #1
   114e4:	bne	1151c <close@plt+0x5c0>
   114e8:	mov	r0, r7
   114ec:	bl	10f44 <fdatasync@plt>
   114f0:	b	11508 <close@plt+0x5ac>
   114f4:	mov	r0, r7
   114f8:	bl	10da0 <syncfs@plt>
   114fc:	b	11508 <close@plt+0x5ac>
   11500:	mov	r0, r7
   11504:	bl	10d40 <fsync@plt>
   11508:	movw	r4, #19563	; 0x4c6b
   1150c:	mov	sl, #1
   11510:	cmn	r0, #1
   11514:	movt	r4, #1
   11518:	bgt	1155c <close@plt+0x600>
   1151c:	bl	10e90 <__errno_location@plt>
   11520:	ldr	r5, [r0]
   11524:	mov	r0, #0
   11528:	mov	r1, r4
   1152c:	mov	r2, #5
   11530:	mov	sl, #0
   11534:	bl	10d94 <dcgettext@plt>
   11538:	mov	r4, r0
   1153c:	mov	r0, #4
   11540:	mov	r1, r6
   11544:	bl	13054 <close@plt+0x20f8>
   11548:	mov	r3, r0
   1154c:	mov	r0, #0
   11550:	mov	r1, r5
   11554:	mov	r2, r4
   11558:	bl	10e0c <error@plt>
   1155c:	mov	r0, r7
   11560:	bl	10f5c <close@plt>
   11564:	cmn	r0, #1
   11568:	bgt	1141c <close@plt+0x4c0>
   1156c:	bl	10e90 <__errno_location@plt>
   11570:	ldr	r4, [r0]
   11574:	movw	r1, #19580	; 0x4c7c
   11578:	movt	r1, #1
   1157c:	b	113e8 <close@plt+0x48c>
   11580:	bl	10f2c <sync@plt>
   11584:	mov	r0, #0
   11588:	sub	sp, fp, #28
   1158c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11590:	eor	r0, r8, #1
   11594:	sub	sp, fp, #28
   11598:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1159c:	cmn	r0, #3
   115a0:	bne	115f8 <close@plt+0x69c>
   115a4:	movw	r0, #24792	; 0x60d8
   115a8:	movw	r2, #19083	; 0x4a8b
   115ac:	mov	r1, #0
   115b0:	movw	r7, #19070	; 0x4a7e
   115b4:	movt	r0, #2
   115b8:	movt	r2, #1
   115bc:	str	r1, [sp, #8]
   115c0:	movw	r1, #19024	; 0x4a50
   115c4:	movt	r7, #1
   115c8:	movt	r1, #1
   115cc:	ldr	r3, [r0]
   115d0:	movw	r0, #24884	; 0x6134
   115d4:	str	r2, [sp, #4]
   115d8:	movw	r2, #19056	; 0x4a70
   115dc:	str	r7, [sp]
   115e0:	movt	r0, #2
   115e4:	movt	r2, #1
   115e8:	ldr	r0, [r0]
   115ec:	bl	13b4c <close@plt+0x2bf0>
   115f0:	mov	r0, #0
   115f4:	bl	10e6c <exit@plt>
   115f8:	cmn	r0, #2
   115fc:	bne	11638 <close@plt+0x6dc>
   11600:	mov	r0, #0
   11604:	bl	11058 <close@plt+0xfc>
   11608:	movw	r1, #19101	; 0x4a9d
   1160c:	movt	r1, #1
   11610:	b	1161c <close@plt+0x6c0>
   11614:	movw	r1, #19146	; 0x4aca
   11618:	movt	r1, #1
   1161c:	mov	r0, #0
   11620:	mov	r2, #5
   11624:	bl	10d94 <dcgettext@plt>
   11628:	mov	r2, r0
   1162c:	mov	r0, #1
   11630:	mov	r1, #0
   11634:	bl	10e0c <error@plt>
   11638:	mov	r0, #1
   1163c:	bl	11058 <close@plt+0xfc>
   11640:	movw	r1, #24892	; 0x613c
   11644:	movt	r1, #2
   11648:	str	r0, [r1]
   1164c:	bx	lr
   11650:	movw	r1, #24896	; 0x6140
   11654:	movt	r1, #2
   11658:	strb	r0, [r1]
   1165c:	bx	lr
   11660:	push	{r4, r5, r6, sl, fp, lr}
   11664:	add	fp, sp, #16
   11668:	sub	sp, sp, #8
   1166c:	movw	r0, #24884	; 0x6134
   11670:	movt	r0, #2
   11674:	ldr	r0, [r0]
   11678:	bl	143d8 <close@plt+0x347c>
   1167c:	cmp	r0, #0
   11680:	beq	116a8 <close@plt+0x74c>
   11684:	movw	r0, #24896	; 0x6140
   11688:	movt	r0, #2
   1168c:	ldrb	r0, [r0]
   11690:	cmp	r0, #0
   11694:	beq	116c8 <close@plt+0x76c>
   11698:	bl	10e90 <__errno_location@plt>
   1169c:	ldr	r0, [r0]
   116a0:	cmp	r0, #32
   116a4:	bne	116c8 <close@plt+0x76c>
   116a8:	movw	r0, #24880	; 0x6130
   116ac:	movt	r0, #2
   116b0:	ldr	r0, [r0]
   116b4:	bl	143d8 <close@plt+0x347c>
   116b8:	cmp	r0, #0
   116bc:	subeq	sp, fp, #16
   116c0:	popeq	{r4, r5, r6, sl, fp, pc}
   116c4:	b	11738 <close@plt+0x7dc>
   116c8:	movw	r1, #19751	; 0x4d27
   116cc:	mov	r0, #0
   116d0:	mov	r2, #5
   116d4:	movt	r1, #1
   116d8:	bl	10d94 <dcgettext@plt>
   116dc:	mov	r4, r0
   116e0:	movw	r0, #24892	; 0x613c
   116e4:	movt	r0, #2
   116e8:	ldr	r6, [r0]
   116ec:	bl	10e90 <__errno_location@plt>
   116f0:	ldr	r5, [r0]
   116f4:	cmp	r6, #0
   116f8:	bne	11714 <close@plt+0x7b8>
   116fc:	movw	r2, #19767	; 0x4d37
   11700:	mov	r0, #0
   11704:	mov	r1, r5
   11708:	mov	r3, r4
   1170c:	movt	r2, #1
   11710:	b	11734 <close@plt+0x7d8>
   11714:	mov	r0, r6
   11718:	bl	131f4 <close@plt+0x2298>
   1171c:	movw	r2, #19763	; 0x4d33
   11720:	mov	r3, r0
   11724:	str	r4, [sp]
   11728:	mov	r0, #0
   1172c:	mov	r1, r5
   11730:	movt	r2, #1
   11734:	bl	10e0c <error@plt>
   11738:	movw	r0, #24796	; 0x60dc
   1173c:	movt	r0, #2
   11740:	ldr	r0, [r0]
   11744:	bl	10d70 <_exit@plt>
   11748:	sub	sp, sp, #8
   1174c:	push	{r4, r5, r6, r7, fp, lr}
   11750:	add	fp, sp, #16
   11754:	sub	sp, sp, #8
   11758:	mov	r5, r0
   1175c:	add	r0, fp, #8
   11760:	cmp	r1, #11
   11764:	str	r2, [fp, #8]
   11768:	str	r3, [fp, #12]
   1176c:	str	r0, [sp, #4]
   11770:	bhi	117ac <close@plt+0x850>
   11774:	mov	r0, #1
   11778:	movw	r2, #1300	; 0x514
   1177c:	tst	r2, r0, lsl r1
   11780:	bne	1186c <close@plt+0x910>
   11784:	movw	r2, #2570	; 0xa0a
   11788:	tst	r2, r0, lsl r1
   1178c:	bne	117d4 <close@plt+0x878>
   11790:	cmp	r1, #0
   11794:	bne	117ac <close@plt+0x850>
   11798:	ldr	r0, [sp, #4]
   1179c:	add	r1, r0, #4
   117a0:	str	r1, [sp, #4]
   117a4:	mov	r1, #0
   117a8:	b	11878 <close@plt+0x91c>
   117ac:	sub	r0, r1, #1024	; 0x400
   117b0:	cmp	r0, #10
   117b4:	bhi	1186c <close@plt+0x910>
   117b8:	mov	r2, #1
   117bc:	movw	r3, #645	; 0x285
   117c0:	tst	r3, r2, lsl r0
   117c4:	bne	1186c <close@plt+0x910>
   117c8:	movw	r3, #1282	; 0x502
   117cc:	tst	r3, r2, lsl r0
   117d0:	beq	117e0 <close@plt+0x884>
   117d4:	mov	r0, r5
   117d8:	bl	10ef0 <fcntl64@plt>
   117dc:	b	11884 <close@plt+0x928>
   117e0:	cmp	r0, #6
   117e4:	bne	1186c <close@plt+0x910>
   117e8:	ldr	r0, [sp, #4]
   117ec:	movw	r7, #24900	; 0x6144
   117f0:	movt	r7, #2
   117f4:	add	r1, r0, #4
   117f8:	str	r1, [sp, #4]
   117fc:	ldr	r6, [r0]
   11800:	ldr	r0, [r7]
   11804:	cmp	r0, #0
   11808:	bmi	118a8 <close@plt+0x94c>
   1180c:	mov	r0, r5
   11810:	movw	r1, #1030	; 0x406
   11814:	mov	r2, r6
   11818:	bl	10ef0 <fcntl64@plt>
   1181c:	mov	r4, r0
   11820:	cmn	r0, #1
   11824:	bgt	1189c <close@plt+0x940>
   11828:	bl	10e90 <__errno_location@plt>
   1182c:	ldr	r0, [r0]
   11830:	cmp	r0, #22
   11834:	bne	1189c <close@plt+0x940>
   11838:	mov	r0, r5
   1183c:	mov	r1, #0
   11840:	mov	r2, r6
   11844:	bl	10ef0 <fcntl64@plt>
   11848:	mov	r4, r0
   1184c:	cmp	r0, #0
   11850:	bmi	11888 <close@plt+0x92c>
   11854:	mvn	r0, #0
   11858:	str	r0, [r7]
   1185c:	mov	r0, #1
   11860:	cmp	r0, #0
   11864:	bne	118d4 <close@plt+0x978>
   11868:	b	11888 <close@plt+0x92c>
   1186c:	ldr	r0, [sp, #4]
   11870:	add	r2, r0, #4
   11874:	str	r2, [sp, #4]
   11878:	ldr	r2, [r0]
   1187c:	mov	r0, r5
   11880:	bl	10ef0 <fcntl64@plt>
   11884:	mov	r4, r0
   11888:	mov	r0, r4
   1188c:	sub	sp, fp, #16
   11890:	pop	{r4, r5, r6, r7, fp, lr}
   11894:	add	sp, sp, #8
   11898:	bx	lr
   1189c:	mov	r0, #1
   118a0:	str	r0, [r7]
   118a4:	b	11888 <close@plt+0x92c>
   118a8:	mov	r0, r5
   118ac:	mov	r1, #0
   118b0:	mov	r2, r6
   118b4:	bl	10ef0 <fcntl64@plt>
   118b8:	mov	r4, r0
   118bc:	ldr	r0, [r7]
   118c0:	add	r0, r0, #1
   118c4:	clz	r0, r0
   118c8:	lsr	r0, r0, #5
   118cc:	cmp	r0, #0
   118d0:	beq	11888 <close@plt+0x92c>
   118d4:	cmp	r4, #0
   118d8:	bmi	11888 <close@plt+0x92c>
   118dc:	mov	r0, r4
   118e0:	mov	r1, #1
   118e4:	bl	10ef0 <fcntl64@plt>
   118e8:	cmp	r0, #0
   118ec:	bmi	11908 <close@plt+0x9ac>
   118f0:	orr	r2, r0, #1
   118f4:	mov	r0, r4
   118f8:	mov	r1, #2
   118fc:	bl	10ef0 <fcntl64@plt>
   11900:	cmn	r0, #1
   11904:	bne	11888 <close@plt+0x92c>
   11908:	bl	10e90 <__errno_location@plt>
   1190c:	ldr	r6, [r0]
   11910:	mov	r5, r0
   11914:	mov	r0, r4
   11918:	bl	10f5c <close@plt>
   1191c:	str	r6, [r5]
   11920:	mvn	r4, #0
   11924:	b	11888 <close@plt+0x92c>
   11928:	push	{r4, r5, fp, lr}
   1192c:	add	fp, sp, #8
   11930:	cmp	r0, #0
   11934:	beq	119c8 <close@plt+0xa6c>
   11938:	mov	r1, #47	; 0x2f
   1193c:	mov	r4, r0
   11940:	bl	10f08 <strrchr@plt>
   11944:	cmp	r0, #0
   11948:	mov	r5, r4
   1194c:	addne	r5, r0, #1
   11950:	sub	r0, r5, r4
   11954:	cmp	r0, #7
   11958:	blt	119ac <close@plt+0xa50>
   1195c:	movw	r1, #19826	; 0x4d72
   11960:	sub	r0, r5, #7
   11964:	mov	r2, #7
   11968:	movt	r1, #1
   1196c:	bl	10f38 <strncmp@plt>
   11970:	cmp	r0, #0
   11974:	bne	119ac <close@plt+0xa50>
   11978:	movw	r1, #19834	; 0x4d7a
   1197c:	mov	r0, r5
   11980:	mov	r2, #3
   11984:	movt	r1, #1
   11988:	bl	10f38 <strncmp@plt>
   1198c:	cmp	r0, #0
   11990:	beq	1199c <close@plt+0xa40>
   11994:	mov	r4, r5
   11998:	b	119ac <close@plt+0xa50>
   1199c:	movw	r0, #24864	; 0x6120
   119a0:	add	r4, r5, #3
   119a4:	movt	r0, #2
   119a8:	str	r4, [r0]
   119ac:	movw	r0, #24868	; 0x6124
   119b0:	movt	r0, #2
   119b4:	str	r4, [r0]
   119b8:	movw	r0, #24904	; 0x6148
   119bc:	movt	r0, #2
   119c0:	str	r4, [r0]
   119c4:	pop	{r4, r5, fp, pc}
   119c8:	movw	r0, #24880	; 0x6130
   119cc:	mov	r1, #55	; 0x37
   119d0:	mov	r2, #1
   119d4:	movt	r0, #2
   119d8:	ldr	r3, [r0]
   119dc:	movw	r0, #19770	; 0x4d3a
   119e0:	movt	r0, #1
   119e4:	bl	10dd0 <fwrite@plt>
   119e8:	bl	10f50 <abort@plt>
   119ec:	push	{r4, r5, r6, sl, fp, lr}
   119f0:	add	fp, sp, #16
   119f4:	mov	r4, r0
   119f8:	movw	r0, #24912	; 0x6150
   119fc:	movt	r0, #2
   11a00:	cmp	r4, #0
   11a04:	moveq	r4, r0
   11a08:	bl	10e90 <__errno_location@plt>
   11a0c:	ldr	r6, [r0]
   11a10:	mov	r5, r0
   11a14:	mov	r0, r4
   11a18:	mov	r1, #48	; 0x30
   11a1c:	bl	141e0 <close@plt+0x3284>
   11a20:	str	r6, [r5]
   11a24:	pop	{r4, r5, r6, sl, fp, pc}
   11a28:	movw	r1, #24912	; 0x6150
   11a2c:	cmp	r0, #0
   11a30:	movt	r1, #2
   11a34:	movne	r1, r0
   11a38:	ldr	r0, [r1]
   11a3c:	bx	lr
   11a40:	movw	r2, #24912	; 0x6150
   11a44:	cmp	r0, #0
   11a48:	movt	r2, #2
   11a4c:	movne	r2, r0
   11a50:	str	r1, [r2]
   11a54:	bx	lr
   11a58:	movw	r3, #24912	; 0x6150
   11a5c:	cmp	r0, #0
   11a60:	and	r2, r2, #1
   11a64:	movt	r3, #2
   11a68:	movne	r3, r0
   11a6c:	ubfx	r0, r1, #5, #3
   11a70:	and	r1, r1, #31
   11a74:	add	ip, r3, r0, lsl #2
   11a78:	mov	r0, #1
   11a7c:	ldr	r3, [ip, #8]
   11a80:	and	r0, r0, r3, lsr r1
   11a84:	eor	r2, r0, r2
   11a88:	eor	r1, r3, r2, lsl r1
   11a8c:	str	r1, [ip, #8]
   11a90:	bx	lr
   11a94:	movw	r2, #24912	; 0x6150
   11a98:	cmp	r0, #0
   11a9c:	movt	r2, #2
   11aa0:	movne	r2, r0
   11aa4:	ldr	r0, [r2, #4]
   11aa8:	str	r1, [r2, #4]
   11aac:	bx	lr
   11ab0:	push	{fp, lr}
   11ab4:	mov	fp, sp
   11ab8:	movw	r3, #24912	; 0x6150
   11abc:	cmp	r0, #0
   11ac0:	movt	r3, #2
   11ac4:	movne	r3, r0
   11ac8:	cmp	r1, #0
   11acc:	mov	r0, #10
   11ad0:	cmpne	r2, #0
   11ad4:	str	r0, [r3]
   11ad8:	bne	11ae0 <close@plt+0xb84>
   11adc:	bl	10f50 <abort@plt>
   11ae0:	str	r1, [r3, #40]	; 0x28
   11ae4:	str	r2, [r3, #44]	; 0x2c
   11ae8:	pop	{fp, pc}
   11aec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11af0:	add	fp, sp, #28
   11af4:	sub	sp, sp, #20
   11af8:	mov	r7, r0
   11afc:	ldr	r0, [fp, #8]
   11b00:	movw	r5, #24912	; 0x6150
   11b04:	mov	r8, r3
   11b08:	mov	r9, r2
   11b0c:	mov	sl, r1
   11b10:	movt	r5, #2
   11b14:	cmp	r0, #0
   11b18:	movne	r5, r0
   11b1c:	bl	10e90 <__errno_location@plt>
   11b20:	ldr	r2, [r5, #40]	; 0x28
   11b24:	ldr	r3, [r5, #44]	; 0x2c
   11b28:	mov	r4, r0
   11b2c:	ldm	r5, {r0, r1}
   11b30:	add	r5, r5, #8
   11b34:	ldr	r6, [r4]
   11b38:	stm	sp, {r0, r1, r5}
   11b3c:	mov	r0, r7
   11b40:	mov	r1, sl
   11b44:	str	r2, [sp, #12]
   11b48:	str	r3, [sp, #16]
   11b4c:	mov	r2, r9
   11b50:	mov	r3, r8
   11b54:	bl	11b64 <close@plt+0xc08>
   11b58:	str	r6, [r4]
   11b5c:	sub	sp, fp, #28
   11b60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11b64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11b68:	add	fp, sp, #28
   11b6c:	sub	sp, sp, #156	; 0x9c
   11b70:	mov	r5, r0
   11b74:	add	r0, r2, #1
   11b78:	mov	r6, r1
   11b7c:	mov	sl, r3
   11b80:	str	r2, [fp, #-80]	; 0xffffffb0
   11b84:	str	r0, [sp, #72]	; 0x48
   11b88:	ldr	r0, [fp, #12]
   11b8c:	and	r1, r0, #1
   11b90:	str	r1, [sp, #36]	; 0x24
   11b94:	and	r1, r0, #4
   11b98:	str	r1, [sp, #32]
   11b9c:	ubfx	r9, r0, #1, #1
   11ba0:	bl	10de8 <__ctype_get_mb_cur_max@plt>
   11ba4:	str	r0, [sp, #40]	; 0x28
   11ba8:	ldr	r0, [fp, #24]
   11bac:	ldr	r7, [fp, #8]
   11bb0:	mov	r1, #0
   11bb4:	str	r5, [fp, #-84]	; 0xffffffac
   11bb8:	str	r1, [fp, #-56]	; 0xffffffc8
   11bbc:	mov	r1, #0
   11bc0:	str	r1, [sp, #60]	; 0x3c
   11bc4:	mov	r1, #1
   11bc8:	str	r1, [fp, #-48]	; 0xffffffd0
   11bcc:	str	r0, [sp, #80]	; 0x50
   11bd0:	ldr	r0, [fp, #20]
   11bd4:	str	r0, [sp, #76]	; 0x4c
   11bd8:	mov	r0, #0
   11bdc:	str	r0, [sp, #56]	; 0x38
   11be0:	mov	r0, #0
   11be4:	str	r0, [fp, #-88]	; 0xffffffa8
   11be8:	mov	r0, #0
   11bec:	str	r0, [fp, #-72]	; 0xffffffb8
   11bf0:	mov	r0, #0
   11bf4:	cmp	r7, #10
   11bf8:	bhi	12b8c <close@plt+0x1c30>
   11bfc:	add	r1, pc, #24
   11c00:	ldr	ip, [fp, #-80]	; 0xffffffb0
   11c04:	mov	r4, r6
   11c08:	mov	r8, #0
   11c0c:	mov	r2, #1
   11c10:	mov	r3, #0
   11c14:	mov	lr, sl
   11c18:	ldr	pc, [r1, r7, lsl #2]
   11c1c:	andeq	r1, r1, r0, ror #25
   11c20:	andeq	r1, r1, r4, lsr sp
   11c24:	strdeq	r1, [r1], -r4
   11c28:	ldrdeq	r1, [r1], -r8
   11c2c:	andeq	r1, r1, r8, lsr #26
   11c30:	andeq	r1, r1, ip, asr sp
   11c34:	andeq	r1, r1, r4, lsl #26
   11c38:	andeq	r1, r1, r0, ror #27
   11c3c:	andeq	r1, r1, r8, asr #24
   11c40:	andeq	r1, r1, r8, asr #24
   11c44:	andeq	r1, r1, r0, ror ip
   11c48:	movw	r0, #19916	; 0x4dcc
   11c4c:	mov	r1, r7
   11c50:	movt	r0, #1
   11c54:	bl	13594 <close@plt+0x2638>
   11c58:	str	r0, [sp, #76]	; 0x4c
   11c5c:	movw	r0, #19918	; 0x4dce
   11c60:	mov	r1, r7
   11c64:	movt	r0, #1
   11c68:	bl	13594 <close@plt+0x2638>
   11c6c:	str	r0, [sp, #80]	; 0x50
   11c70:	mov	r8, #0
   11c74:	tst	r9, #1
   11c78:	bne	11cb0 <close@plt+0xd54>
   11c7c:	ldr	r0, [sp, #76]	; 0x4c
   11c80:	ldrb	r0, [r0]
   11c84:	cmp	r0, #0
   11c88:	beq	11cb0 <close@plt+0xd54>
   11c8c:	ldr	r1, [sp, #76]	; 0x4c
   11c90:	mov	r8, #0
   11c94:	add	r1, r1, #1
   11c98:	cmp	r8, r4
   11c9c:	strbcc	r0, [r5, r8]
   11ca0:	ldrb	r0, [r1, r8]
   11ca4:	add	r8, r8, #1
   11ca8:	cmp	r0, #0
   11cac:	bne	11c98 <close@plt+0xd3c>
   11cb0:	ldr	r6, [sp, #80]	; 0x50
   11cb4:	mov	r0, r6
   11cb8:	bl	10e84 <strlen@plt>
   11cbc:	ldr	ip, [fp, #-80]	; 0xffffffb0
   11cc0:	str	r0, [fp, #-72]	; 0xffffffb8
   11cc4:	str	r6, [fp, #-88]	; 0xffffffa8
   11cc8:	mov	r2, #1
   11ccc:	mov	r3, r9
   11cd0:	mov	lr, sl
   11cd4:	b	11de0 <close@plt+0xe84>
   11cd8:	mov	r0, #1
   11cdc:	b	11d34 <close@plt+0xdd8>
   11ce0:	mov	r7, #0
   11ce4:	mov	r8, #0
   11ce8:	mov	r2, r0
   11cec:	mov	r3, #0
   11cf0:	b	11de0 <close@plt+0xe84>
   11cf4:	tst	r9, #1
   11cf8:	bne	11d34 <close@plt+0xdd8>
   11cfc:	mov	r2, r0
   11d00:	b	11d8c <close@plt+0xe30>
   11d04:	mov	r0, #1
   11d08:	mov	r8, #0
   11d0c:	mov	r7, #5
   11d10:	mov	r2, #1
   11d14:	str	r0, [fp, #-72]	; 0xffffffb8
   11d18:	movw	r0, #19914	; 0x4dca
   11d1c:	movt	r0, #1
   11d20:	str	r0, [fp, #-88]	; 0xffffffa8
   11d24:	b	11d54 <close@plt+0xdf8>
   11d28:	mov	r2, #1
   11d2c:	tst	r9, #1
   11d30:	beq	11d8c <close@plt+0xe30>
   11d34:	mov	r1, #1
   11d38:	mov	r8, #0
   11d3c:	mov	r7, #2
   11d40:	mov	r2, r0
   11d44:	str	r1, [fp, #-72]	; 0xffffffb8
   11d48:	movw	r1, #19918	; 0x4dce
   11d4c:	movt	r1, #1
   11d50:	str	r1, [fp, #-88]	; 0xffffffa8
   11d54:	mov	r3, #1
   11d58:	b	11de0 <close@plt+0xe84>
   11d5c:	tst	r9, #1
   11d60:	beq	11db0 <close@plt+0xe54>
   11d64:	mov	r0, #1
   11d68:	mov	r8, #0
   11d6c:	mov	r2, #1
   11d70:	mov	r3, #1
   11d74:	mov	r7, #5
   11d78:	str	r0, [fp, #-72]	; 0xffffffb8
   11d7c:	movw	r0, #19914	; 0x4dca
   11d80:	movt	r0, #1
   11d84:	str	r0, [fp, #-88]	; 0xffffffa8
   11d88:	b	11de0 <close@plt+0xe84>
   11d8c:	cmp	r4, #0
   11d90:	mov	r8, #1
   11d94:	mov	r3, #0
   11d98:	mov	r7, #2
   11d9c:	movne	r0, #39	; 0x27
   11da0:	strbne	r0, [r5]
   11da4:	movw	r0, #19918	; 0x4dce
   11da8:	movt	r0, #1
   11dac:	b	11dd4 <close@plt+0xe78>
   11db0:	cmp	r4, #0
   11db4:	mov	r8, #1
   11db8:	mov	r2, #1
   11dbc:	mov	r7, #5
   11dc0:	mov	r3, #0
   11dc4:	movne	r0, #34	; 0x22
   11dc8:	strbne	r0, [r5]
   11dcc:	movw	r0, #19914	; 0x4dca
   11dd0:	movt	r0, #1
   11dd4:	str	r0, [fp, #-88]	; 0xffffffa8
   11dd8:	mov	r0, #1
   11ddc:	str	r0, [fp, #-72]	; 0xffffffb8
   11de0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   11de4:	eor	r6, r3, #1
   11de8:	str	r7, [fp, #-68]	; 0xffffffbc
   11dec:	str	r3, [fp, #-76]	; 0xffffffb4
   11df0:	str	r2, [sp, #84]	; 0x54
   11df4:	str	r6, [sp, #92]	; 0x5c
   11df8:	cmp	r0, #0
   11dfc:	movwne	r0, #1
   11e00:	and	r1, r0, r3
   11e04:	and	r1, r2, r1
   11e08:	str	r1, [sp, #48]	; 0x30
   11e0c:	sub	r1, r7, #2
   11e10:	clz	r1, r1
   11e14:	lsr	r1, r1, #5
   11e18:	and	r1, r1, r3
   11e1c:	str	r1, [sp, #64]	; 0x40
   11e20:	subs	r1, r7, #2
   11e24:	mov	r7, #0
   11e28:	movwne	r1, #1
   11e2c:	orr	r6, r1, r6
   11e30:	and	r1, r1, r2
   11e34:	and	r0, r0, r1
   11e38:	str	r6, [sp, #68]	; 0x44
   11e3c:	str	r0, [fp, #-60]	; 0xffffffc4
   11e40:	orr	r0, r1, r3
   11e44:	ldr	r1, [fp, #16]
   11e48:	eor	r0, r0, #1
   11e4c:	clz	r1, r1
   11e50:	lsr	r1, r1, #5
   11e54:	orr	r0, r1, r0
   11e58:	str	r0, [fp, #-64]	; 0xffffffc0
   11e5c:	eor	r0, r2, #1
   11e60:	str	r0, [sp, #52]	; 0x34
   11e64:	cmn	lr, #1
   11e68:	beq	11e78 <close@plt+0xf1c>
   11e6c:	cmp	r7, lr
   11e70:	bne	11e84 <close@plt+0xf28>
   11e74:	b	129cc <close@plt+0x1a70>
   11e78:	ldrb	r0, [ip, r7]
   11e7c:	cmp	r0, #0
   11e80:	beq	129d4 <close@plt+0x1a78>
   11e84:	ldr	r0, [fp, #-60]	; 0xffffffc4
   11e88:	mov	sl, #0
   11e8c:	cmp	r0, #0
   11e90:	beq	11ec8 <close@plt+0xf6c>
   11e94:	ldr	r0, [fp, #-72]	; 0xffffffb8
   11e98:	add	r5, r7, r0
   11e9c:	cmp	r0, #2
   11ea0:	bcc	11ebc <close@plt+0xf60>
   11ea4:	cmn	lr, #1
   11ea8:	bne	11ebc <close@plt+0xf60>
   11eac:	mov	r0, ip
   11eb0:	bl	10e84 <strlen@plt>
   11eb4:	ldr	ip, [fp, #-80]	; 0xffffffb0
   11eb8:	mov	lr, r0
   11ebc:	cmp	r5, lr
   11ec0:	bls	11ed0 <close@plt+0xf74>
   11ec4:	ldr	r5, [fp, #-84]	; 0xffffffac
   11ec8:	mov	r0, #0
   11ecc:	b	11f1c <close@plt+0xfc0>
   11ed0:	ldr	r1, [fp, #-88]	; 0xffffffa8
   11ed4:	ldr	r2, [fp, #-72]	; 0xffffffb8
   11ed8:	add	r0, ip, r7
   11edc:	mov	r6, r4
   11ee0:	mov	r4, lr
   11ee4:	bl	10e78 <bcmp@plt>
   11ee8:	ldr	r2, [sp, #92]	; 0x5c
   11eec:	cmp	r0, #0
   11ef0:	ldr	r5, [fp, #-84]	; 0xffffffac
   11ef4:	mov	r1, r0
   11ef8:	movwne	r1, #1
   11efc:	orr	r1, r1, r2
   11f00:	tst	r1, #1
   11f04:	beq	12a5c <close@plt+0x1b00>
   11f08:	ldr	ip, [fp, #-80]	; 0xffffffb0
   11f0c:	clz	r0, r0
   11f10:	mov	lr, r4
   11f14:	mov	r4, r6
   11f18:	lsr	r0, r0, #5
   11f1c:	str	r0, [fp, #-52]	; 0xffffffcc
   11f20:	ldrb	r6, [ip, r7]
   11f24:	cmp	r6, #126	; 0x7e
   11f28:	bhi	12458 <close@plt+0x14fc>
   11f2c:	add	r3, pc, #16
   11f30:	mov	r9, #1
   11f34:	mov	r2, #110	; 0x6e
   11f38:	mov	r0, #97	; 0x61
   11f3c:	mov	r1, #0
   11f40:	ldr	pc, [r3, r6, lsl #2]
   11f44:			; <UNDEFINED> instruction: 0x000122b8
   11f48:	andeq	r2, r1, r8, asr r4
   11f4c:	andeq	r2, r1, r8, asr r4
   11f50:	andeq	r2, r1, r8, asr r4
   11f54:	andeq	r2, r1, r8, asr r4
   11f58:	andeq	r2, r1, r8, asr r4
   11f5c:	andeq	r2, r1, r8, asr r4
   11f60:	andeq	r2, r1, r4, lsr r5
   11f64:	muleq	r1, r8, r2
   11f68:	muleq	r1, r0, r2
   11f6c:	andeq	r2, r1, r4, lsr #5
   11f70:	andeq	r2, r1, r0, asr #7
   11f74:	andeq	r2, r1, r8, lsl #5
   11f78:	andeq	r2, r1, r0, lsr #5
   11f7c:	andeq	r2, r1, r8, asr r4
   11f80:	andeq	r2, r1, r8, asr r4
   11f84:	andeq	r2, r1, r8, asr r4
   11f88:	andeq	r2, r1, r8, asr r4
   11f8c:	andeq	r2, r1, r8, asr r4
   11f90:	andeq	r2, r1, r8, asr r4
   11f94:	andeq	r2, r1, r8, asr r4
   11f98:	andeq	r2, r1, r8, asr r4
   11f9c:	andeq	r2, r1, r8, asr r4
   11fa0:	andeq	r2, r1, r8, asr r4
   11fa4:	andeq	r2, r1, r8, asr r4
   11fa8:	andeq	r2, r1, r8, asr r4
   11fac:	andeq	r2, r1, r8, asr r4
   11fb0:	andeq	r2, r1, r8, asr r4
   11fb4:	andeq	r2, r1, r8, asr r4
   11fb8:	andeq	r2, r1, r8, asr r4
   11fbc:	andeq	r2, r1, r8, asr r4
   11fc0:	andeq	r2, r1, r8, asr r4
   11fc4:	andeq	r2, r1, ip, lsr r2
   11fc8:	andeq	r2, r1, r0, asr #4
   11fcc:	andeq	r2, r1, r0, asr #4
   11fd0:	andeq	r2, r1, r8, lsr #4
   11fd4:	andeq	r2, r1, r0, asr #4
   11fd8:	andeq	r2, r1, r0, asr #2
   11fdc:	andeq	r2, r1, r0, asr #4
   11fe0:	andeq	r2, r1, r8, asr #7
   11fe4:	andeq	r2, r1, r0, asr #4
   11fe8:	andeq	r2, r1, r0, asr #4
   11fec:	andeq	r2, r1, r0, asr #4
   11ff0:	andeq	r2, r1, r0, asr #2
   11ff4:	andeq	r2, r1, r0, asr #2
   11ff8:	andeq	r2, r1, r0, asr #2
   11ffc:	andeq	r2, r1, r0, asr #2
   12000:	andeq	r2, r1, r0, asr #2
   12004:	andeq	r2, r1, r0, asr #2
   12008:	andeq	r2, r1, r0, asr #2
   1200c:	andeq	r2, r1, r0, asr #2
   12010:	andeq	r2, r1, r0, asr #2
   12014:	andeq	r2, r1, r0, asr #2
   12018:	andeq	r2, r1, r0, asr #2
   1201c:	andeq	r2, r1, r0, asr #2
   12020:	andeq	r2, r1, r0, asr #2
   12024:	andeq	r2, r1, r0, asr #2
   12028:	andeq	r2, r1, r0, asr #2
   1202c:	andeq	r2, r1, r0, asr #2
   12030:	andeq	r2, r1, r0, asr #4
   12034:	andeq	r2, r1, r0, asr #4
   12038:	andeq	r2, r1, r0, asr #4
   1203c:	andeq	r2, r1, r0, asr #4
   12040:	muleq	r1, r0, r3
   12044:	andeq	r2, r1, r8, asr r4
   12048:	andeq	r2, r1, r0, asr #2
   1204c:	andeq	r2, r1, r0, asr #2
   12050:	andeq	r2, r1, r0, asr #2
   12054:	andeq	r2, r1, r0, asr #2
   12058:	andeq	r2, r1, r0, asr #2
   1205c:	andeq	r2, r1, r0, asr #2
   12060:	andeq	r2, r1, r0, asr #2
   12064:	andeq	r2, r1, r0, asr #2
   12068:	andeq	r2, r1, r0, asr #2
   1206c:	andeq	r2, r1, r0, asr #2
   12070:	andeq	r2, r1, r0, asr #2
   12074:	andeq	r2, r1, r0, asr #2
   12078:	andeq	r2, r1, r0, asr #2
   1207c:	andeq	r2, r1, r0, asr #2
   12080:	andeq	r2, r1, r0, asr #2
   12084:	andeq	r2, r1, r0, asr #2
   12088:	andeq	r2, r1, r0, asr #2
   1208c:	andeq	r2, r1, r0, asr #2
   12090:	andeq	r2, r1, r0, asr #2
   12094:	andeq	r2, r1, r0, asr #2
   12098:	andeq	r2, r1, r0, asr #2
   1209c:	andeq	r2, r1, r0, asr #2
   120a0:	andeq	r2, r1, r0, asr #2
   120a4:	andeq	r2, r1, r0, asr #2
   120a8:	andeq	r2, r1, r0, asr #2
   120ac:	andeq	r2, r1, r0, asr #2
   120b0:	andeq	r2, r1, r0, asr #4
   120b4:	andeq	r2, r1, r8, ror #4
   120b8:	andeq	r2, r1, r0, asr #2
   120bc:	andeq	r2, r1, r0, asr #4
   120c0:	andeq	r2, r1, r0, asr #2
   120c4:	andeq	r2, r1, r0, asr #4
   120c8:	andeq	r2, r1, r0, asr #2
   120cc:	andeq	r2, r1, r0, asr #2
   120d0:	andeq	r2, r1, r0, asr #2
   120d4:	andeq	r2, r1, r0, asr #2
   120d8:	andeq	r2, r1, r0, asr #2
   120dc:	andeq	r2, r1, r0, asr #2
   120e0:	andeq	r2, r1, r0, asr #2
   120e4:	andeq	r2, r1, r0, asr #2
   120e8:	andeq	r2, r1, r0, asr #2
   120ec:	andeq	r2, r1, r0, asr #2
   120f0:	andeq	r2, r1, r0, asr #2
   120f4:	andeq	r2, r1, r0, asr #2
   120f8:	andeq	r2, r1, r0, asr #2
   120fc:	andeq	r2, r1, r0, asr #2
   12100:	andeq	r2, r1, r0, asr #2
   12104:	andeq	r2, r1, r0, asr #2
   12108:	andeq	r2, r1, r0, asr #2
   1210c:	andeq	r2, r1, r0, asr #2
   12110:	andeq	r2, r1, r0, asr #2
   12114:	andeq	r2, r1, r0, asr #2
   12118:	andeq	r2, r1, r0, asr #2
   1211c:	andeq	r2, r1, r0, asr #2
   12120:	andeq	r2, r1, r0, asr #2
   12124:	andeq	r2, r1, r0, asr #2
   12128:	andeq	r2, r1, r0, asr #2
   1212c:	andeq	r2, r1, r0, asr #2
   12130:	strdeq	r2, [r1], -ip
   12134:	andeq	r2, r1, r0, asr #4
   12138:	strdeq	r2, [r1], -ip
   1213c:	andeq	r2, r1, r8, lsr #4
   12140:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12144:	tst	r0, #1
   12148:	bne	12174 <close@plt+0x1218>
   1214c:	ldr	r1, [fp, #16]
   12150:	ubfx	r0, r6, #5, #3
   12154:	mov	r2, #1
   12158:	ldr	r0, [r1, r0, lsl #2]
   1215c:	and	r1, r6, #31
   12160:	tst	r0, r2, lsl r1
   12164:	beq	12174 <close@plt+0x1218>
   12168:	mov	r0, r6
   1216c:	mov	r1, r9
   12170:	b	12188 <close@plt+0x122c>
   12174:	ldr	r0, [fp, #-52]	; 0xffffffcc
   12178:	mov	r1, r9
   1217c:	cmp	r0, #0
   12180:	mov	r0, r6
   12184:	beq	124c8 <close@plt+0x156c>
   12188:	ldr	r2, [fp, #-76]	; 0xffffffb4
   1218c:	tst	r2, #1
   12190:	bne	12a98 <close@plt+0x1b3c>
   12194:	ldr	r2, [fp, #-68]	; 0xffffffbc
   12198:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1219c:	subs	r2, r2, #2
   121a0:	movwne	r2, #1
   121a4:	orr	r2, r2, r3
   121a8:	tst	r2, #1
   121ac:	bne	121e8 <close@plt+0x128c>
   121b0:	cmp	r8, r4
   121b4:	movcc	r2, #39	; 0x27
   121b8:	strbcc	r2, [r5, r8]
   121bc:	add	r2, r8, #1
   121c0:	cmp	r2, r4
   121c4:	movcc	r3, #36	; 0x24
   121c8:	strbcc	r3, [r5, r2]
   121cc:	add	r2, r8, #2
   121d0:	add	r8, r8, #3
   121d4:	cmp	r2, r4
   121d8:	movcc	r3, #39	; 0x27
   121dc:	strbcc	r3, [r5, r2]
   121e0:	mov	r2, #1
   121e4:	str	r2, [fp, #-56]	; 0xffffffc8
   121e8:	cmp	r8, r4
   121ec:	movcc	r2, #92	; 0x5c
   121f0:	strbcc	r2, [r5, r8]
   121f4:	add	r8, r8, #1
   121f8:	b	1250c <close@plt+0x15b0>
   121fc:	cmp	lr, #1
   12200:	beq	12228 <close@plt+0x12cc>
   12204:	mov	r9, #0
   12208:	cmn	lr, #1
   1220c:	bne	12234 <close@plt+0x12d8>
   12210:	ldrb	r0, [ip, #1]
   12214:	cmp	r0, #0
   12218:	beq	12228 <close@plt+0x12cc>
   1221c:	mvn	lr, #0
   12220:	mov	sl, #0
   12224:	b	12140 <close@plt+0x11e4>
   12228:	mov	r9, #0
   1222c:	cmp	r7, #0
   12230:	beq	1223c <close@plt+0x12e0>
   12234:	mov	sl, #0
   12238:	b	12140 <close@plt+0x11e4>
   1223c:	mov	r1, #1
   12240:	ldr	r0, [fp, #-68]	; 0xffffffbc
   12244:	cmp	r0, #2
   12248:	bne	12260 <close@plt+0x1304>
   1224c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   12250:	mov	r9, r1
   12254:	tst	r0, #1
   12258:	beq	12140 <close@plt+0x11e4>
   1225c:	b	12a98 <close@plt+0x1b3c>
   12260:	mov	r9, r1
   12264:	b	12140 <close@plt+0x11e4>
   12268:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1226c:	cmp	r0, #2
   12270:	bne	124ac <close@plt+0x1550>
   12274:	ldr	r0, [fp, #-76]	; 0xffffffb4
   12278:	tst	r0, #1
   1227c:	bne	12a98 <close@plt+0x1b3c>
   12280:	mov	sl, #0
   12284:	b	124c0 <close@plt+0x1564>
   12288:	mov	r0, #102	; 0x66
   1228c:	b	12534 <close@plt+0x15d8>
   12290:	mov	r2, #116	; 0x74
   12294:	b	122a4 <close@plt+0x1348>
   12298:	mov	r0, #98	; 0x62
   1229c:	b	12534 <close@plt+0x15d8>
   122a0:	mov	r2, #114	; 0x72
   122a4:	ldr	r0, [sp, #68]	; 0x44
   122a8:	tst	r0, #1
   122ac:	mov	r0, r2
   122b0:	bne	12534 <close@plt+0x15d8>
   122b4:	b	12a98 <close@plt+0x1b3c>
   122b8:	ldr	r0, [sp, #84]	; 0x54
   122bc:	tst	r0, #1
   122c0:	beq	12550 <close@plt+0x15f4>
   122c4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   122c8:	tst	r0, #1
   122cc:	bne	12b84 <close@plt+0x1c28>
   122d0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   122d4:	ldr	r1, [fp, #-56]	; 0xffffffc8
   122d8:	subs	r0, r0, #2
   122dc:	movwne	r0, #1
   122e0:	orr	r0, r0, r1
   122e4:	tst	r0, #1
   122e8:	bne	12324 <close@plt+0x13c8>
   122ec:	cmp	r8, r4
   122f0:	movcc	r0, #39	; 0x27
   122f4:	strbcc	r0, [r5, r8]
   122f8:	add	r0, r8, #1
   122fc:	cmp	r0, r4
   12300:	movcc	r1, #36	; 0x24
   12304:	strbcc	r1, [r5, r0]
   12308:	add	r0, r8, #2
   1230c:	add	r8, r8, #3
   12310:	cmp	r0, r4
   12314:	movcc	r1, #39	; 0x27
   12318:	strbcc	r1, [r5, r0]
   1231c:	mov	r0, #1
   12320:	str	r0, [fp, #-56]	; 0xffffffc8
   12324:	ldr	r1, [fp, #-68]	; 0xffffffbc
   12328:	cmp	r8, r4
   1232c:	mov	r9, #0
   12330:	mov	sl, #1
   12334:	mov	r6, #48	; 0x30
   12338:	movcc	r0, #92	; 0x5c
   1233c:	strbcc	r0, [r5, r8]
   12340:	add	r0, r8, #1
   12344:	cmp	r1, #2
   12348:	beq	12718 <close@plt+0x17bc>
   1234c:	add	r1, r7, #1
   12350:	cmp	r1, lr
   12354:	bcs	12718 <close@plt+0x17bc>
   12358:	ldrb	r1, [ip, r1]
   1235c:	sub	r1, r1, #48	; 0x30
   12360:	uxtb	r1, r1
   12364:	cmp	r1, #9
   12368:	bhi	12718 <close@plt+0x17bc>
   1236c:	cmp	r0, r4
   12370:	movcc	r1, #48	; 0x30
   12374:	strbcc	r1, [r5, r0]
   12378:	add	r0, r8, #2
   1237c:	add	r8, r8, #3
   12380:	cmp	r0, r4
   12384:	movcc	r1, #48	; 0x30
   12388:	strbcc	r1, [r5, r0]
   1238c:	b	12140 <close@plt+0x11e4>
   12390:	ldr	r0, [fp, #-68]	; 0xffffffbc
   12394:	mov	sl, #0
   12398:	mov	r6, #63	; 0x3f
   1239c:	cmp	r0, #5
   123a0:	beq	12720 <close@plt+0x17c4>
   123a4:	cmp	r0, #2
   123a8:	bne	127c8 <close@plt+0x186c>
   123ac:	ldr	r0, [fp, #-76]	; 0xffffffb4
   123b0:	mov	r9, #0
   123b4:	tst	r0, #1
   123b8:	beq	12140 <close@plt+0x11e4>
   123bc:	b	12a98 <close@plt+0x1b3c>
   123c0:	mov	r0, #118	; 0x76
   123c4:	b	12534 <close@plt+0x15d8>
   123c8:	mov	r0, #1
   123cc:	mov	r6, #39	; 0x27
   123d0:	str	r0, [sp, #60]	; 0x3c
   123d4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   123d8:	cmp	r0, #2
   123dc:	bne	1256c <close@plt+0x1610>
   123e0:	ldr	r0, [fp, #-76]	; 0xffffffb4
   123e4:	tst	r0, #1
   123e8:	bne	12a98 <close@plt+0x1b3c>
   123ec:	ldr	r2, [sp, #56]	; 0x38
   123f0:	clz	r1, r4
   123f4:	mov	sl, #0
   123f8:	mov	r9, #1
   123fc:	lsr	r1, r1, #5
   12400:	cmp	r2, #0
   12404:	mov	r0, r2
   12408:	movwne	r0, #1
   1240c:	orrs	r0, r0, r1
   12410:	moveq	r2, r4
   12414:	moveq	r4, r0
   12418:	cmp	r8, r4
   1241c:	str	r2, [sp, #56]	; 0x38
   12420:	movcc	r0, #39	; 0x27
   12424:	strbcc	r0, [r5, r8]
   12428:	add	r0, r8, #1
   1242c:	cmp	r0, r4
   12430:	movcc	r1, #92	; 0x5c
   12434:	strbcc	r1, [r5, r0]
   12438:	add	r0, r8, #2
   1243c:	add	r8, r8, #3
   12440:	cmp	r0, r4
   12444:	movcc	r1, #39	; 0x27
   12448:	strbcc	r1, [r5, r0]
   1244c:	mov	r0, #0
   12450:	str	r0, [fp, #-56]	; 0xffffffc8
   12454:	b	12140 <close@plt+0x11e4>
   12458:	ldr	r0, [sp, #40]	; 0x28
   1245c:	str	r4, [sp, #88]	; 0x58
   12460:	cmp	r0, #1
   12464:	bne	12574 <close@plt+0x1618>
   12468:	str	lr, [sp, #28]
   1246c:	bl	10e60 <__ctype_b_loc@plt>
   12470:	ldr	r0, [r0]
   12474:	ldr	ip, [fp, #-80]	; 0xffffffb0
   12478:	mov	r2, #1
   1247c:	add	r0, r0, r6, lsl #1
   12480:	ldrb	r0, [r0, #1]
   12484:	ubfx	r9, r0, #6, #1
   12488:	ldr	r0, [sp, #52]	; 0x34
   1248c:	cmp	r2, #1
   12490:	orr	r0, r9, r0
   12494:	bhi	127d0 <close@plt+0x1874>
   12498:	tst	r0, #1
   1249c:	beq	127d0 <close@plt+0x1874>
   124a0:	ldr	lr, [sp, #28]
   124a4:	ldr	r4, [sp, #88]	; 0x58
   124a8:	b	12140 <close@plt+0x11e4>
   124ac:	ldr	r1, [sp, #48]	; 0x30
   124b0:	mov	sl, #0
   124b4:	mov	r0, #92	; 0x5c
   124b8:	cmp	r1, #0
   124bc:	beq	12534 <close@plt+0x15d8>
   124c0:	mov	r6, #92	; 0x5c
   124c4:	mov	r9, #0
   124c8:	cmp	sl, #0
   124cc:	bne	12504 <close@plt+0x15a8>
   124d0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   124d4:	tst	r0, #1
   124d8:	beq	12504 <close@plt+0x15a8>
   124dc:	cmp	r8, r4
   124e0:	movcc	r0, #39	; 0x27
   124e4:	strbcc	r0, [r5, r8]
   124e8:	add	r0, r8, #1
   124ec:	add	r8, r8, #2
   124f0:	cmp	r0, r4
   124f4:	movcc	r1, #39	; 0x27
   124f8:	strbcc	r1, [r5, r0]
   124fc:	mov	r0, #0
   12500:	str	r0, [fp, #-56]	; 0xffffffc8
   12504:	mov	r1, r9
   12508:	mov	r0, r6
   1250c:	cmp	r8, r4
   12510:	strbcc	r0, [r5, r8]
   12514:	ldr	r0, [fp, #-48]	; 0xffffffd0
   12518:	add	r8, r8, #1
   1251c:	and	r0, r0, r1
   12520:	str	r0, [fp, #-48]	; 0xffffffd0
   12524:	add	r7, r7, #1
   12528:	cmn	lr, #1
   1252c:	bne	11e6c <close@plt+0xf10>
   12530:	b	11e78 <close@plt+0xf1c>
   12534:	ldr	r1, [sp, #84]	; 0x54
   12538:	mov	sl, #0
   1253c:	mov	r9, #0
   12540:	tst	r1, #1
   12544:	mov	r1, #0
   12548:	beq	12140 <close@plt+0x11e4>
   1254c:	b	12188 <close@plt+0x122c>
   12550:	ldr	r0, [sp, #36]	; 0x24
   12554:	mov	r6, #0
   12558:	mov	sl, #0
   1255c:	mov	r9, #0
   12560:	cmp	r0, #0
   12564:	beq	12140 <close@plt+0x11e4>
   12568:	b	12524 <close@plt+0x15c8>
   1256c:	mov	r9, #1
   12570:	b	12140 <close@plt+0x11e4>
   12574:	mov	r0, #0
   12578:	cmn	lr, #1
   1257c:	sub	r4, fp, #40	; 0x28
   12580:	str	r0, [fp, #-36]	; 0xffffffdc
   12584:	str	r0, [fp, #-40]	; 0xffffffd8
   12588:	bne	1259c <close@plt+0x1640>
   1258c:	mov	r0, ip
   12590:	bl	10e84 <strlen@plt>
   12594:	ldr	ip, [fp, #-80]	; 0xffffffb0
   12598:	mov	lr, r0
   1259c:	ldr	r0, [sp, #72]	; 0x48
   125a0:	mov	r9, #1
   125a4:	mov	r2, #0
   125a8:	str	lr, [sp, #28]
   125ac:	add	r0, r0, r7
   125b0:	str	r0, [sp, #20]
   125b4:	b	125f8 <close@plt+0x169c>
   125b8:	ldr	r5, [sp, #44]	; 0x2c
   125bc:	add	r5, r0, r5
   125c0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   125c4:	bl	10dc4 <iswprint@plt>
   125c8:	cmp	r0, #0
   125cc:	sub	r4, fp, #40	; 0x28
   125d0:	movwne	r0, #1
   125d4:	and	r9, r9, r0
   125d8:	mov	r0, r4
   125dc:	bl	10d88 <mbsinit@plt>
   125e0:	mov	r2, r5
   125e4:	ldr	lr, [sp, #28]
   125e8:	ldr	r5, [fp, #-84]	; 0xffffffac
   125ec:	ldr	ip, [fp, #-80]	; 0xffffffb0
   125f0:	cmp	r0, #0
   125f4:	bne	12488 <close@plt+0x152c>
   125f8:	add	r0, r2, r7
   125fc:	str	r2, [sp, #44]	; 0x2c
   12600:	mov	r3, r4
   12604:	add	r1, ip, r0
   12608:	str	r0, [sp, #24]
   1260c:	sub	r2, lr, r0
   12610:	sub	r0, fp, #44	; 0x2c
   12614:	bl	1465c <close@plt+0x3700>
   12618:	cmp	r0, #0
   1261c:	beq	129c0 <close@plt+0x1a64>
   12620:	cmn	r0, #1
   12624:	beq	1297c <close@plt+0x1a20>
   12628:	ldr	lr, [sp, #28]
   1262c:	cmn	r0, #2
   12630:	beq	12984 <close@plt+0x1a28>
   12634:	ldr	r2, [sp, #64]	; 0x40
   12638:	ldr	r4, [sp, #88]	; 0x58
   1263c:	ldr	ip, [sp, #84]	; 0x54
   12640:	cmp	r0, #2
   12644:	mov	r1, #0
   12648:	movwcc	r1, #1
   1264c:	eor	r2, r2, #1
   12650:	orrs	r1, r2, r1
   12654:	bne	125b8 <close@plt+0x165c>
   12658:	ldr	r1, [sp, #44]	; 0x2c
   1265c:	ldr	r2, [sp, #20]
   12660:	add	r1, r2, r1
   12664:	sub	r2, r0, #1
   12668:	b	12678 <close@plt+0x171c>
   1266c:	add	r1, r1, #1
   12670:	subs	r2, r2, #1
   12674:	beq	125b8 <close@plt+0x165c>
   12678:	ldrb	r3, [r1]
   1267c:	sub	r3, r3, #91	; 0x5b
   12680:	cmp	r3, #33	; 0x21
   12684:	bhi	1266c <close@plt+0x1710>
   12688:	add	r5, pc, #0
   1268c:	ldr	pc, [r5, r3, lsl #2]
   12690:	andeq	r2, r1, r4, ror sl
   12694:	andeq	r2, r1, r4, ror sl
   12698:	andeq	r2, r1, ip, ror #12
   1269c:	andeq	r2, r1, r4, ror sl
   126a0:	andeq	r2, r1, ip, ror #12
   126a4:	andeq	r2, r1, r4, ror sl
   126a8:	andeq	r2, r1, ip, ror #12
   126ac:	andeq	r2, r1, ip, ror #12
   126b0:	andeq	r2, r1, ip, ror #12
   126b4:	andeq	r2, r1, ip, ror #12
   126b8:	andeq	r2, r1, ip, ror #12
   126bc:	andeq	r2, r1, ip, ror #12
   126c0:	andeq	r2, r1, ip, ror #12
   126c4:	andeq	r2, r1, ip, ror #12
   126c8:	andeq	r2, r1, ip, ror #12
   126cc:	andeq	r2, r1, ip, ror #12
   126d0:	andeq	r2, r1, ip, ror #12
   126d4:	andeq	r2, r1, ip, ror #12
   126d8:	andeq	r2, r1, ip, ror #12
   126dc:	andeq	r2, r1, ip, ror #12
   126e0:	andeq	r2, r1, ip, ror #12
   126e4:	andeq	r2, r1, ip, ror #12
   126e8:	andeq	r2, r1, ip, ror #12
   126ec:	andeq	r2, r1, ip, ror #12
   126f0:	andeq	r2, r1, ip, ror #12
   126f4:	andeq	r2, r1, ip, ror #12
   126f8:	andeq	r2, r1, ip, ror #12
   126fc:	andeq	r2, r1, ip, ror #12
   12700:	andeq	r2, r1, ip, ror #12
   12704:	andeq	r2, r1, ip, ror #12
   12708:	andeq	r2, r1, ip, ror #12
   1270c:	andeq	r2, r1, ip, ror #12
   12710:	andeq	r2, r1, ip, ror #12
   12714:	andeq	r2, r1, r4, ror sl
   12718:	mov	r8, r0
   1271c:	b	12140 <close@plt+0x11e4>
   12720:	ldr	r0, [sp, #32]
   12724:	cmp	r0, #0
   12728:	beq	127c8 <close@plt+0x186c>
   1272c:	add	r0, r7, #2
   12730:	cmp	r0, lr
   12734:	bcs	127c8 <close@plt+0x186c>
   12738:	add	r1, r7, ip
   1273c:	ldrb	r1, [r1, #1]
   12740:	cmp	r1, #63	; 0x3f
   12744:	bne	127c8 <close@plt+0x186c>
   12748:	ldrb	r9, [ip, r0]
   1274c:	sub	r2, r9, #33	; 0x21
   12750:	cmp	r2, #29
   12754:	bhi	127c8 <close@plt+0x186c>
   12758:	movw	r1, #20929	; 0x51c1
   1275c:	mov	r3, #1
   12760:	movt	r1, #14336	; 0x3800
   12764:	tst	r1, r3, lsl r2
   12768:	beq	127c8 <close@plt+0x186c>
   1276c:	ldr	r1, [fp, #-76]	; 0xffffffb4
   12770:	tst	r1, #1
   12774:	bne	12a98 <close@plt+0x1b3c>
   12778:	cmp	r8, r4
   1277c:	add	r2, r8, #1
   12780:	mov	r6, r9
   12784:	mov	r7, r0
   12788:	mov	r9, #0
   1278c:	movcc	r1, #63	; 0x3f
   12790:	strbcc	r1, [r5, r8]
   12794:	cmp	r2, r4
   12798:	movcc	r1, #34	; 0x22
   1279c:	strbcc	r1, [r5, r2]
   127a0:	add	r2, r8, #2
   127a4:	cmp	r2, r4
   127a8:	movcc	r1, #34	; 0x22
   127ac:	strbcc	r1, [r5, r2]
   127b0:	add	r2, r8, #3
   127b4:	add	r8, r8, #4
   127b8:	cmp	r2, r4
   127bc:	movcc	r1, #63	; 0x3f
   127c0:	strbcc	r1, [r5, r2]
   127c4:	b	12140 <close@plt+0x11e4>
   127c8:	mov	r9, #0
   127cc:	b	12140 <close@plt+0x11e4>
   127d0:	ldr	lr, [sp, #28]
   127d4:	ldr	r4, [fp, #-56]	; 0xffffffc8
   127d8:	add	r1, r2, r7
   127dc:	mov	r2, #0
   127e0:	str	r1, [sp, #44]	; 0x2c
   127e4:	tst	r0, #1
   127e8:	bne	12904 <close@plt+0x19a8>
   127ec:	ldr	r1, [fp, #-76]	; 0xffffffb4
   127f0:	tst	r1, #1
   127f4:	bne	12a94 <close@plt+0x1b38>
   127f8:	ldr	r1, [fp, #-68]	; 0xffffffbc
   127fc:	subs	r2, r1, #2
   12800:	movwne	r2, #1
   12804:	orr	r2, r2, r4
   12808:	tst	r2, #1
   1280c:	bne	12850 <close@plt+0x18f4>
   12810:	ldr	r1, [sp, #88]	; 0x58
   12814:	add	r2, r8, #1
   12818:	mov	r4, #1
   1281c:	cmp	r8, r1
   12820:	movcc	r1, #39	; 0x27
   12824:	strbcc	r1, [r5, r8]
   12828:	ldr	r1, [sp, #88]	; 0x58
   1282c:	cmp	r2, r1
   12830:	movcc	r1, #36	; 0x24
   12834:	strbcc	r1, [r5, r2]
   12838:	ldr	r1, [sp, #88]	; 0x58
   1283c:	add	r2, r8, #2
   12840:	add	r8, r8, #3
   12844:	cmp	r2, r1
   12848:	movcc	r1, #39	; 0x27
   1284c:	strbcc	r1, [r5, r2]
   12850:	ldr	r1, [sp, #88]	; 0x58
   12854:	add	r2, r8, #1
   12858:	cmp	r8, r1
   1285c:	movcc	r1, #92	; 0x5c
   12860:	strbcc	r1, [r5, r8]
   12864:	ldr	r1, [sp, #88]	; 0x58
   12868:	cmp	r2, r1
   1286c:	bcs	12880 <close@plt+0x1924>
   12870:	uxtb	r3, r6
   12874:	mov	r1, #48	; 0x30
   12878:	orr	r3, r1, r3, lsr #6
   1287c:	strb	r3, [r5, r2]
   12880:	ldr	r1, [sp, #88]	; 0x58
   12884:	add	r2, r8, #2
   12888:	add	r8, r8, #3
   1288c:	cmp	r2, r1
   12890:	lsrcc	r3, r6, #3
   12894:	movcc	r1, #6
   12898:	bficc	r3, r1, #3, #29
   1289c:	mov	r1, #6
   128a0:	bfi	r6, r1, #3, #29
   128a4:	strbcc	r3, [r5, r2]
   128a8:	mov	r2, #1
   128ac:	b	1292c <close@plt+0x19d0>
   128b0:	ldr	r1, [sp, #88]	; 0x58
   128b4:	ldr	r5, [fp, #-84]	; 0xffffffac
   128b8:	ldr	r4, [sp, #88]	; 0x58
   128bc:	cmp	r8, r1
   128c0:	movcc	r1, #39	; 0x27
   128c4:	strbcc	r1, [r5, r8]
   128c8:	add	r1, r8, #1
   128cc:	add	r8, r8, #2
   128d0:	cmp	r1, r4
   128d4:	movcc	r4, #39	; 0x27
   128d8:	strbcc	r4, [r5, r1]
   128dc:	mov	r4, #0
   128e0:	ldr	r1, [sp, #88]	; 0x58
   128e4:	cmp	r8, r1
   128e8:	ldr	r1, [sp, #72]	; 0x48
   128ec:	strbcc	r6, [r5, r8]
   128f0:	add	r8, r8, #1
   128f4:	ldrb	r6, [r1, r7]
   128f8:	mov	r7, r3
   128fc:	tst	r0, #1
   12900:	beq	127ec <close@plt+0x1890>
   12904:	ldr	r1, [fp, #-52]	; 0xffffffcc
   12908:	tst	r1, #1
   1290c:	beq	12924 <close@plt+0x19c8>
   12910:	ldr	r1, [sp, #88]	; 0x58
   12914:	cmp	r8, r1
   12918:	movcc	r1, #92	; 0x5c
   1291c:	strbcc	r1, [r5, r8]
   12920:	add	r8, r8, #1
   12924:	mov	r1, #0
   12928:	str	r1, [fp, #-52]	; 0xffffffcc
   1292c:	ldr	r1, [sp, #44]	; 0x2c
   12930:	add	r3, r7, #1
   12934:	and	sl, r2, #1
   12938:	cmp	r1, r3
   1293c:	bls	12960 <close@plt+0x1a04>
   12940:	cmp	sl, #0
   12944:	mvn	r5, r4
   12948:	movwne	sl, #1
   1294c:	orr	r5, r5, sl
   12950:	tst	r5, #1
   12954:	beq	128b0 <close@plt+0x1954>
   12958:	ldr	r5, [fp, #-84]	; 0xffffffac
   1295c:	b	128e0 <close@plt+0x1984>
   12960:	str	r4, [fp, #-56]	; 0xffffffc8
   12964:	ldr	r4, [sp, #88]	; 0x58
   12968:	cmp	sl, #0
   1296c:	movwne	sl, #1
   12970:	cmp	sl, #0
   12974:	beq	124d0 <close@plt+0x1574>
   12978:	b	12504 <close@plt+0x15a8>
   1297c:	mov	r9, #0
   12980:	b	129c0 <close@plt+0x1a64>
   12984:	ldr	r0, [sp, #24]
   12988:	mov	r9, #0
   1298c:	cmp	lr, r0
   12990:	bls	129c0 <close@plt+0x1a64>
   12994:	ldr	ip, [fp, #-80]	; 0xffffffb0
   12998:	ldr	r2, [sp, #44]	; 0x2c
   1299c:	add	r0, ip, r7
   129a0:	ldrb	r1, [r0, r2]
   129a4:	cmp	r1, #0
   129a8:	beq	12488 <close@plt+0x152c>
   129ac:	add	r2, r2, #1
   129b0:	add	r1, r7, r2
   129b4:	cmp	r1, lr
   129b8:	bcc	129a0 <close@plt+0x1a44>
   129bc:	b	12488 <close@plt+0x152c>
   129c0:	ldr	ip, [fp, #-80]	; 0xffffffb0
   129c4:	ldr	r2, [sp, #44]	; 0x2c
   129c8:	b	12488 <close@plt+0x152c>
   129cc:	mov	lr, r7
   129d0:	b	129d8 <close@plt+0x1a7c>
   129d4:	mvn	lr, #0
   129d8:	ldr	r1, [fp, #-68]	; 0xffffffbc
   129dc:	ldr	r2, [fp, #-76]	; 0xffffffb4
   129e0:	eor	r0, r1, #2
   129e4:	orr	r0, r0, r8
   129e8:	clz	r0, r0
   129ec:	lsr	r0, r0, #5
   129f0:	tst	r2, r0
   129f4:	bne	12a98 <close@plt+0x1b3c>
   129f8:	subs	r0, r1, #2
   129fc:	movwne	r0, #1
   12a00:	orr	r0, r2, r0
   12a04:	tst	r0, #1
   12a08:	ldreq	r0, [sp, #60]	; 0x3c
   12a0c:	eoreq	r0, r0, #1
   12a10:	tsteq	r0, #1
   12a14:	bne	12b2c <close@plt+0x1bd0>
   12a18:	ldr	r0, [fp, #-48]	; 0xffffffd0
   12a1c:	mov	sl, lr
   12a20:	tst	r0, #1
   12a24:	bne	12af8 <close@plt+0x1b9c>
   12a28:	ldr	r6, [sp, #56]	; 0x38
   12a2c:	mov	r9, #0
   12a30:	cmp	r6, #0
   12a34:	beq	12b24 <close@plt+0x1bc8>
   12a38:	ldr	r0, [sp, #84]	; 0x54
   12a3c:	mov	r1, #0
   12a40:	mov	r7, #2
   12a44:	cmp	r4, #0
   12a48:	str	r1, [fp, #-48]	; 0xffffffd0
   12a4c:	mov	r1, #0
   12a50:	str	r1, [fp, #-76]	; 0xffffffb4
   12a54:	beq	11bf4 <close@plt+0xc98>
   12a58:	b	12b2c <close@plt+0x1bd0>
   12a5c:	ldr	ip, [fp, #-80]	; 0xffffffb0
   12a60:	ldr	r1, [fp, #12]
   12a64:	ldr	r2, [fp, #-68]	; 0xffffffbc
   12a68:	mov	lr, r4
   12a6c:	mov	r4, r6
   12a70:	b	12ab8 <close@plt+0x1b5c>
   12a74:	tst	ip, #1
   12a78:	ldr	r5, [fp, #-84]	; 0xffffffac
   12a7c:	ldr	ip, [fp, #-80]	; 0xffffffb0
   12a80:	ldr	r1, [fp, #12]
   12a84:	mov	r0, #2
   12a88:	movwne	r0, #4
   12a8c:	mov	r2, r0
   12a90:	b	12ab8 <close@plt+0x1b5c>
   12a94:	ldr	r4, [sp, #88]	; 0x58
   12a98:	ldr	r1, [sp, #84]	; 0x54
   12a9c:	mov	r0, #2
   12aa0:	tst	r1, #1
   12aa4:	movwne	r0, #4
   12aa8:	ldr	r2, [fp, #-68]	; 0xffffffbc
   12aac:	ldr	r1, [fp, #12]
   12ab0:	cmp	r2, #2
   12ab4:	moveq	r2, r0
   12ab8:	mov	r0, #0
   12abc:	bic	r1, r1, #2
   12ac0:	str	r2, [sp]
   12ac4:	mov	r2, ip
   12ac8:	mov	r3, lr
   12acc:	str	r0, [sp, #8]
   12ad0:	ldr	r0, [sp, #76]	; 0x4c
   12ad4:	str	r1, [sp, #4]
   12ad8:	mov	r1, r4
   12adc:	str	r0, [sp, #12]
   12ae0:	ldr	r0, [sp, #80]	; 0x50
   12ae4:	str	r0, [sp, #16]
   12ae8:	mov	r0, r5
   12aec:	bl	11b64 <close@plt+0xc08>
   12af0:	mov	r8, r0
   12af4:	b	12b78 <close@plt+0x1c1c>
   12af8:	mov	r0, #5
   12afc:	ldr	r1, [sp, #56]	; 0x38
   12b00:	ldr	r2, [fp, #-80]	; 0xffffffb0
   12b04:	mov	r3, sl
   12b08:	str	r0, [sp]
   12b0c:	ldr	r0, [fp, #12]
   12b10:	str	r0, [sp, #4]
   12b14:	ldr	r0, [fp, #16]
   12b18:	str	r0, [sp, #8]
   12b1c:	ldr	r0, [sp, #76]	; 0x4c
   12b20:	b	12adc <close@plt+0x1b80>
   12b24:	mov	r0, #0
   12b28:	str	r0, [fp, #-76]	; 0xffffffb4
   12b2c:	ldr	r1, [fp, #-88]	; 0xffffffa8
   12b30:	cmp	r1, #0
   12b34:	beq	12b6c <close@plt+0x1c10>
   12b38:	ldr	r0, [fp, #-76]	; 0xffffffb4
   12b3c:	tst	r0, #1
   12b40:	bne	12b6c <close@plt+0x1c10>
   12b44:	ldrb	r0, [r1]
   12b48:	cmp	r0, #0
   12b4c:	beq	12b6c <close@plt+0x1c10>
   12b50:	add	r1, r1, #1
   12b54:	cmp	r8, r4
   12b58:	strbcc	r0, [r5, r8]
   12b5c:	add	r8, r8, #1
   12b60:	ldrb	r0, [r1], #1
   12b64:	cmp	r0, #0
   12b68:	bne	12b54 <close@plt+0x1bf8>
   12b6c:	cmp	r8, r4
   12b70:	movcc	r0, #0
   12b74:	strbcc	r0, [r5, r8]
   12b78:	mov	r0, r8
   12b7c:	sub	sp, fp, #28
   12b80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12b84:	mov	r0, #4
   12b88:	b	12aa8 <close@plt+0x1b4c>
   12b8c:	bl	10f50 <abort@plt>
   12b90:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12b94:	add	fp, sp, #28
   12b98:	sub	sp, sp, #28
   12b9c:	movw	r5, #24912	; 0x6150
   12ba0:	cmp	r2, #0
   12ba4:	mov	r4, r1
   12ba8:	mov	r7, r0
   12bac:	str	r0, [sp, #20]
   12bb0:	movt	r5, #2
   12bb4:	movne	r5, r2
   12bb8:	bl	10e90 <__errno_location@plt>
   12bbc:	mov	sl, r0
   12bc0:	ldr	r2, [r5, #40]	; 0x28
   12bc4:	ldr	r3, [r5, #44]	; 0x2c
   12bc8:	ldm	r5, {r0, r1}
   12bcc:	orr	r8, r1, #1
   12bd0:	add	r9, r5, #8
   12bd4:	mov	r1, #0
   12bd8:	ldr	r6, [sl]
   12bdc:	stm	sp, {r0, r8, r9}
   12be0:	mov	r0, #0
   12be4:	str	r2, [sp, #12]
   12be8:	str	r3, [sp, #16]
   12bec:	mov	r2, r7
   12bf0:	mov	r3, r4
   12bf4:	str	r6, [sp, #24]
   12bf8:	mov	r6, r4
   12bfc:	bl	11b64 <close@plt+0xc08>
   12c00:	add	r7, r0, #1
   12c04:	mov	r0, r7
   12c08:	bl	13db0 <close@plt+0x2e54>
   12c0c:	mov	r4, r0
   12c10:	ldr	r0, [r5]
   12c14:	ldr	r2, [r5, #44]	; 0x2c
   12c18:	ldr	r1, [r5, #40]	; 0x28
   12c1c:	mov	r3, r6
   12c20:	stm	sp, {r0, r8, r9}
   12c24:	str	r2, [sp, #16]
   12c28:	ldr	r2, [sp, #20]
   12c2c:	str	r1, [sp, #12]
   12c30:	mov	r0, r4
   12c34:	mov	r1, r7
   12c38:	bl	11b64 <close@plt+0xc08>
   12c3c:	ldr	r0, [sp, #24]
   12c40:	str	r0, [sl]
   12c44:	mov	r0, r4
   12c48:	sub	sp, fp, #28
   12c4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12c50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12c54:	add	fp, sp, #28
   12c58:	sub	sp, sp, #36	; 0x24
   12c5c:	movw	r8, #24912	; 0x6150
   12c60:	cmp	r3, #0
   12c64:	mov	r4, r2
   12c68:	str	r2, [sp, #24]
   12c6c:	mov	r5, r1
   12c70:	mov	r6, r0
   12c74:	str	r0, [sp, #20]
   12c78:	movt	r8, #2
   12c7c:	movne	r8, r3
   12c80:	bl	10e90 <__errno_location@plt>
   12c84:	str	r0, [sp, #28]
   12c88:	ldr	r1, [r8, #40]	; 0x28
   12c8c:	ldr	r2, [r8, #44]	; 0x2c
   12c90:	ldr	r7, [r0]
   12c94:	cmp	r4, #0
   12c98:	add	sl, r8, #8
   12c9c:	mov	r0, #0
   12ca0:	ldm	r8, {r3, r9}
   12ca4:	orreq	r9, r9, #1
   12ca8:	stm	sp, {r3, r9, sl}
   12cac:	str	r1, [sp, #12]
   12cb0:	str	r2, [sp, #16]
   12cb4:	mov	r1, #0
   12cb8:	mov	r2, r6
   12cbc:	mov	r3, r5
   12cc0:	str	r7, [sp, #32]
   12cc4:	mov	r7, r5
   12cc8:	bl	11b64 <close@plt+0xc08>
   12ccc:	add	r4, r0, #1
   12cd0:	mov	r5, r0
   12cd4:	mov	r0, r4
   12cd8:	bl	13db0 <close@plt+0x2e54>
   12cdc:	mov	r6, r0
   12ce0:	ldr	r0, [r8]
   12ce4:	ldr	r2, [r8, #44]	; 0x2c
   12ce8:	ldr	r1, [r8, #40]	; 0x28
   12cec:	mov	r3, r7
   12cf0:	stm	sp, {r0, r9, sl}
   12cf4:	str	r2, [sp, #16]
   12cf8:	ldr	r2, [sp, #20]
   12cfc:	str	r1, [sp, #12]
   12d00:	mov	r0, r6
   12d04:	mov	r1, r4
   12d08:	bl	11b64 <close@plt+0xc08>
   12d0c:	ldr	r0, [sp, #24]
   12d10:	ldr	r1, [sp, #32]
   12d14:	ldr	r2, [sp, #28]
   12d18:	cmp	r0, #0
   12d1c:	str	r1, [r2]
   12d20:	strne	r5, [r0]
   12d24:	mov	r0, r6
   12d28:	sub	sp, fp, #28
   12d2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12d30:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   12d34:	add	fp, sp, #24
   12d38:	movw	r5, #24804	; 0x60e4
   12d3c:	movw	r8, #24800	; 0x60e0
   12d40:	movt	r5, #2
   12d44:	movt	r8, #2
   12d48:	ldr	r0, [r5]
   12d4c:	ldr	r4, [r8]
   12d50:	cmp	r0, #2
   12d54:	blt	12d80 <close@plt+0x1e24>
   12d58:	add	r7, r4, #12
   12d5c:	mov	r6, #0
   12d60:	ldr	r0, [r7, r6, lsl #3]
   12d64:	bl	14554 <close@plt+0x35f8>
   12d68:	ldr	r1, [r5]
   12d6c:	add	r2, r6, #2
   12d70:	add	r0, r6, #1
   12d74:	mov	r6, r0
   12d78:	cmp	r2, r1
   12d7c:	blt	12d60 <close@plt+0x1e04>
   12d80:	ldr	r0, [r4, #4]
   12d84:	movw	r9, #24960	; 0x6180
   12d88:	movw	r7, #24808	; 0x60e8
   12d8c:	movt	r9, #2
   12d90:	movt	r7, #2
   12d94:	cmp	r0, r9
   12d98:	beq	12da8 <close@plt+0x1e4c>
   12d9c:	bl	14554 <close@plt+0x35f8>
   12da0:	mov	r0, #256	; 0x100
   12da4:	stm	r7, {r0, r9}
   12da8:	cmp	r4, r7
   12dac:	beq	12dbc <close@plt+0x1e60>
   12db0:	mov	r0, r4
   12db4:	bl	14554 <close@plt+0x35f8>
   12db8:	str	r7, [r8]
   12dbc:	mov	r0, #1
   12dc0:	str	r0, [r5]
   12dc4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   12dc8:	movw	r3, #24912	; 0x6150
   12dcc:	mvn	r2, #0
   12dd0:	movt	r3, #2
   12dd4:	b	12dd8 <close@plt+0x1e7c>
   12dd8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12ddc:	add	fp, sp, #28
   12de0:	sub	sp, sp, #44	; 0x2c
   12de4:	mov	r7, r3
   12de8:	str	r2, [sp, #36]	; 0x24
   12dec:	str	r1, [sp, #32]
   12df0:	mov	r5, r0
   12df4:	bl	10e90 <__errno_location@plt>
   12df8:	cmp	r5, #0
   12dfc:	bmi	12f6c <close@plt+0x2010>
   12e00:	cmn	r5, #-2147483647	; 0x80000001
   12e04:	beq	12f6c <close@plt+0x2010>
   12e08:	movw	r8, #24804	; 0x60e4
   12e0c:	movw	r4, #24800	; 0x60e0
   12e10:	str	r0, [sp, #28]
   12e14:	ldr	r0, [r0]
   12e18:	movt	r8, #2
   12e1c:	movt	r4, #2
   12e20:	ldr	r1, [r8]
   12e24:	ldr	r6, [r4]
   12e28:	str	r0, [sp, #24]
   12e2c:	cmp	r1, r5
   12e30:	ble	12e3c <close@plt+0x1ee0>
   12e34:	mov	sl, r6
   12e38:	b	12ea8 <close@plt+0x1f4c>
   12e3c:	movw	r9, #24808	; 0x60e8
   12e40:	mov	r0, #8
   12e44:	str	r1, [fp, #-32]	; 0xffffffe0
   12e48:	sub	r1, r5, r1
   12e4c:	mvn	r3, #-2147483648	; 0x80000000
   12e50:	movt	r9, #2
   12e54:	str	r0, [sp]
   12e58:	add	r2, r1, #1
   12e5c:	sub	r1, fp, #32
   12e60:	subs	r0, r6, r9
   12e64:	movne	r0, r6
   12e68:	bl	13fb0 <close@plt+0x3054>
   12e6c:	mov	sl, r0
   12e70:	cmp	r6, r9
   12e74:	str	r0, [r4]
   12e78:	bne	12e84 <close@plt+0x1f28>
   12e7c:	ldrd	r0, [r9]
   12e80:	stm	sl, {r0, r1}
   12e84:	ldr	r1, [r8]
   12e88:	ldr	r2, [fp, #-32]	; 0xffffffe0
   12e8c:	add	r0, sl, r1, lsl #3
   12e90:	sub	r1, r2, r1
   12e94:	lsl	r2, r1, #3
   12e98:	mov	r1, #0
   12e9c:	bl	10ea8 <memset@plt>
   12ea0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12ea4:	str	r0, [r8]
   12ea8:	mov	r9, sl
   12eac:	ldm	r7, {r0, r1}
   12eb0:	orr	r8, r1, #1
   12eb4:	add	r1, r7, #8
   12eb8:	ldr	r2, [r7, #40]	; 0x28
   12ebc:	ldr	r3, [r7, #44]	; 0x2c
   12ec0:	ldr	r6, [r9, r5, lsl #3]!
   12ec4:	str	r1, [sp, #20]
   12ec8:	ldr	r4, [r9, #4]!
   12ecc:	stm	sp, {r0, r8}
   12ed0:	add	r0, sp, #8
   12ed4:	stm	r0, {r1, r2, r3}
   12ed8:	ldr	r2, [sp, #32]
   12edc:	ldr	r3, [sp, #36]	; 0x24
   12ee0:	mov	r1, r6
   12ee4:	mov	r0, r4
   12ee8:	bl	11b64 <close@plt+0xc08>
   12eec:	cmp	r6, r0
   12ef0:	bhi	12f54 <close@plt+0x1ff8>
   12ef4:	add	r6, r0, #1
   12ef8:	movw	r0, #24960	; 0x6180
   12efc:	movt	r0, #2
   12f00:	str	r6, [sl, r5, lsl #3]
   12f04:	cmp	r4, r0
   12f08:	beq	12f14 <close@plt+0x1fb8>
   12f0c:	mov	r0, r4
   12f10:	bl	14554 <close@plt+0x35f8>
   12f14:	mov	r0, r6
   12f18:	bl	13db0 <close@plt+0x2e54>
   12f1c:	str	r0, [r9]
   12f20:	mov	r4, r0
   12f24:	add	r3, sp, #8
   12f28:	ldr	r0, [r7]
   12f2c:	ldr	r1, [r7, #40]	; 0x28
   12f30:	ldr	r2, [r7, #44]	; 0x2c
   12f34:	stm	sp, {r0, r8}
   12f38:	ldr	r0, [sp, #20]
   12f3c:	stm	r3, {r0, r1, r2}
   12f40:	ldr	r2, [sp, #32]
   12f44:	ldr	r3, [sp, #36]	; 0x24
   12f48:	mov	r0, r4
   12f4c:	mov	r1, r6
   12f50:	bl	11b64 <close@plt+0xc08>
   12f54:	ldr	r0, [sp, #28]
   12f58:	ldr	r1, [sp, #24]
   12f5c:	str	r1, [r0]
   12f60:	mov	r0, r4
   12f64:	sub	sp, fp, #28
   12f68:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12f6c:	bl	10f50 <abort@plt>
   12f70:	movw	r3, #24912	; 0x6150
   12f74:	movt	r3, #2
   12f78:	b	12dd8 <close@plt+0x1e7c>
   12f7c:	movw	r3, #24912	; 0x6150
   12f80:	mov	r1, r0
   12f84:	mov	r0, #0
   12f88:	mvn	r2, #0
   12f8c:	movt	r3, #2
   12f90:	b	12dd8 <close@plt+0x1e7c>
   12f94:	movw	r3, #24912	; 0x6150
   12f98:	mov	r2, r1
   12f9c:	mov	r1, r0
   12fa0:	mov	r0, #0
   12fa4:	movt	r3, #2
   12fa8:	b	12dd8 <close@plt+0x1e7c>
   12fac:	push	{fp, lr}
   12fb0:	mov	fp, sp
   12fb4:	sub	sp, sp, #48	; 0x30
   12fb8:	vmov.i32	q8, #0	; 0x00000000
   12fbc:	mov	ip, #32
   12fc0:	mov	r3, sp
   12fc4:	mov	lr, r2
   12fc8:	cmp	r1, #10
   12fcc:	add	r2, r3, #16
   12fd0:	vst1.64	{d16-d17}, [r3], ip
   12fd4:	vst1.64	{d16-d17}, [r2]
   12fd8:	vst1.64	{d16-d17}, [r3]
   12fdc:	beq	12ffc <close@plt+0x20a0>
   12fe0:	str	r1, [sp]
   12fe4:	mov	r3, sp
   12fe8:	mov	r1, lr
   12fec:	mvn	r2, #0
   12ff0:	bl	12dd8 <close@plt+0x1e7c>
   12ff4:	mov	sp, fp
   12ff8:	pop	{fp, pc}
   12ffc:	bl	10f50 <abort@plt>
   13000:	push	{r4, sl, fp, lr}
   13004:	add	fp, sp, #8
   13008:	sub	sp, sp, #48	; 0x30
   1300c:	vmov.i32	q8, #0	; 0x00000000
   13010:	mov	ip, r3
   13014:	mov	r3, sp
   13018:	mov	lr, #32
   1301c:	cmp	r1, #10
   13020:	add	r4, r3, #16
   13024:	vst1.64	{d16-d17}, [r3], lr
   13028:	vst1.64	{d16-d17}, [r4]
   1302c:	vst1.64	{d16-d17}, [r3]
   13030:	beq	13050 <close@plt+0x20f4>
   13034:	str	r1, [sp]
   13038:	mov	r1, r2
   1303c:	mov	r3, sp
   13040:	mov	r2, ip
   13044:	bl	12dd8 <close@plt+0x1e7c>
   13048:	sub	sp, fp, #8
   1304c:	pop	{r4, sl, fp, pc}
   13050:	bl	10f50 <abort@plt>
   13054:	push	{fp, lr}
   13058:	mov	fp, sp
   1305c:	sub	sp, sp, #48	; 0x30
   13060:	vmov.i32	q8, #0	; 0x00000000
   13064:	mov	r3, sp
   13068:	mov	ip, #32
   1306c:	cmp	r0, #10
   13070:	add	r2, r3, #16
   13074:	vst1.64	{d16-d17}, [r3], ip
   13078:	vst1.64	{d16-d17}, [r2]
   1307c:	vst1.64	{d16-d17}, [r3]
   13080:	beq	130a0 <close@plt+0x2144>
   13084:	str	r0, [sp]
   13088:	mov	r3, sp
   1308c:	mov	r0, #0
   13090:	mvn	r2, #0
   13094:	bl	12dd8 <close@plt+0x1e7c>
   13098:	mov	sp, fp
   1309c:	pop	{fp, pc}
   130a0:	bl	10f50 <abort@plt>
   130a4:	push	{fp, lr}
   130a8:	mov	fp, sp
   130ac:	sub	sp, sp, #48	; 0x30
   130b0:	vmov.i32	q8, #0	; 0x00000000
   130b4:	mov	r3, sp
   130b8:	mov	ip, #32
   130bc:	cmp	r0, #10
   130c0:	add	lr, r3, #16
   130c4:	vst1.64	{d16-d17}, [r3], ip
   130c8:	vst1.64	{d16-d17}, [lr]
   130cc:	vst1.64	{d16-d17}, [r3]
   130d0:	beq	130ec <close@plt+0x2190>
   130d4:	str	r0, [sp]
   130d8:	mov	r3, sp
   130dc:	mov	r0, #0
   130e0:	bl	12dd8 <close@plt+0x1e7c>
   130e4:	mov	sp, fp
   130e8:	pop	{fp, pc}
   130ec:	bl	10f50 <abort@plt>
   130f0:	push	{r4, sl, fp, lr}
   130f4:	add	fp, sp, #8
   130f8:	sub	sp, sp, #48	; 0x30
   130fc:	mov	lr, r0
   13100:	movw	r0, #24912	; 0x6150
   13104:	mov	ip, r1
   13108:	mov	r1, #32
   1310c:	mov	r4, #1
   13110:	movt	r0, #2
   13114:	add	r3, r0, #16
   13118:	vld1.64	{d16-d17}, [r0], r1
   1311c:	vld1.64	{d20-d21}, [r0]
   13120:	vld1.64	{d18-d19}, [r3]
   13124:	mov	r3, sp
   13128:	add	r0, r3, #32
   1312c:	add	r1, r3, #16
   13130:	vst1.64	{d20-d21}, [r0]
   13134:	mov	r0, #28
   13138:	vst1.64	{d18-d19}, [r1]
   1313c:	mov	r1, r3
   13140:	and	r0, r0, r2, lsr #3
   13144:	and	r2, r2, #31
   13148:	vst1.64	{d16-d17}, [r1], r0
   1314c:	ldr	r0, [r1, #8]
   13150:	bic	r4, r4, r0, lsr r2
   13154:	eor	r0, r0, r4, lsl r2
   13158:	mov	r2, ip
   1315c:	str	r0, [r1, #8]
   13160:	mov	r0, #0
   13164:	mov	r1, lr
   13168:	bl	12dd8 <close@plt+0x1e7c>
   1316c:	sub	sp, fp, #8
   13170:	pop	{r4, sl, fp, pc}
   13174:	push	{fp, lr}
   13178:	mov	fp, sp
   1317c:	sub	sp, sp, #48	; 0x30
   13180:	mov	ip, r0
   13184:	movw	r0, #24912	; 0x6150
   13188:	mov	r2, #32
   1318c:	movt	r0, #2
   13190:	add	r3, r0, #16
   13194:	vld1.64	{d16-d17}, [r0], r2
   13198:	vld1.64	{d20-d21}, [r0]
   1319c:	vld1.64	{d18-d19}, [r3]
   131a0:	mov	r3, sp
   131a4:	add	r0, r3, #32
   131a8:	add	r2, r3, #16
   131ac:	vst1.64	{d20-d21}, [r0]
   131b0:	mov	r0, #28
   131b4:	vst1.64	{d18-d19}, [r2]
   131b8:	mov	r2, r3
   131bc:	and	r0, r0, r1, lsr #3
   131c0:	and	r1, r1, #31
   131c4:	vst1.64	{d16-d17}, [r2], r0
   131c8:	mov	r0, #1
   131cc:	ldr	lr, [r2, #8]
   131d0:	bic	r0, r0, lr, lsr r1
   131d4:	eor	r0, lr, r0, lsl r1
   131d8:	mov	r1, ip
   131dc:	str	r0, [r2, #8]
   131e0:	mov	r0, #0
   131e4:	mvn	r2, #0
   131e8:	bl	12dd8 <close@plt+0x1e7c>
   131ec:	mov	sp, fp
   131f0:	pop	{fp, pc}
   131f4:	push	{fp, lr}
   131f8:	mov	fp, sp
   131fc:	sub	sp, sp, #48	; 0x30
   13200:	mov	r1, r0
   13204:	movw	r0, #24912	; 0x6150
   13208:	mov	r3, #32
   1320c:	movt	r0, #2
   13210:	add	r2, r0, #16
   13214:	vld1.64	{d16-d17}, [r0], r3
   13218:	mov	r3, sp
   1321c:	vld1.64	{d18-d19}, [r2]
   13220:	vld1.64	{d20-d21}, [r0]
   13224:	add	r2, r3, #16
   13228:	add	r0, r3, #32
   1322c:	vst1.64	{d18-d19}, [r2]
   13230:	vst1.64	{d20-d21}, [r0]
   13234:	mov	r0, #12
   13238:	mov	r2, r3
   1323c:	vst1.64	{d16-d17}, [r2], r0
   13240:	ldr	r0, [r2]
   13244:	orr	r0, r0, #67108864	; 0x4000000
   13248:	str	r0, [r2]
   1324c:	mov	r0, #0
   13250:	mvn	r2, #0
   13254:	bl	12dd8 <close@plt+0x1e7c>
   13258:	mov	sp, fp
   1325c:	pop	{fp, pc}
   13260:	push	{fp, lr}
   13264:	mov	fp, sp
   13268:	sub	sp, sp, #48	; 0x30
   1326c:	mov	ip, r1
   13270:	mov	r1, r0
   13274:	movw	r0, #24912	; 0x6150
   13278:	mov	r2, #32
   1327c:	movt	r0, #2
   13280:	add	r3, r0, #16
   13284:	vld1.64	{d16-d17}, [r0], r2
   13288:	vld1.64	{d18-d19}, [r3]
   1328c:	vld1.64	{d20-d21}, [r0]
   13290:	mov	r3, sp
   13294:	add	r2, r3, #16
   13298:	add	r0, r3, #32
   1329c:	vst1.64	{d18-d19}, [r2]
   132a0:	vst1.64	{d20-d21}, [r0]
   132a4:	mov	r0, #12
   132a8:	mov	r2, r3
   132ac:	vst1.64	{d16-d17}, [r2], r0
   132b0:	ldr	r0, [r2]
   132b4:	orr	r0, r0, #67108864	; 0x4000000
   132b8:	str	r0, [r2]
   132bc:	mov	r0, #0
   132c0:	mov	r2, ip
   132c4:	bl	12dd8 <close@plt+0x1e7c>
   132c8:	mov	sp, fp
   132cc:	pop	{fp, pc}
   132d0:	push	{r4, sl, fp, lr}
   132d4:	add	fp, sp, #8
   132d8:	sub	sp, sp, #96	; 0x60
   132dc:	vmov.i32	q8, #0	; 0x00000000
   132e0:	mov	ip, r2
   132e4:	mov	r2, sp
   132e8:	mov	r4, #28
   132ec:	cmp	r1, #10
   132f0:	mov	r3, r2
   132f4:	add	lr, r2, #16
   132f8:	vst1.64	{d16-d17}, [r3], r4
   132fc:	vst1.64	{d16-d17}, [lr]
   13300:	vst1.32	{d16-d17}, [r3]
   13304:	beq	13354 <close@plt+0x23f8>
   13308:	vld1.64	{d16-d17}, [r2], r4
   1330c:	vld1.64	{d18-d19}, [lr]
   13310:	add	r3, sp, #48	; 0x30
   13314:	vld1.32	{d20-d21}, [r2]
   13318:	add	r2, r3, #20
   1331c:	add	r4, r3, #4
   13320:	vst1.32	{d18-d19}, [r2]
   13324:	add	r2, r3, #32
   13328:	vst1.32	{d16-d17}, [r4]
   1332c:	vst1.32	{d20-d21}, [r2]
   13330:	str	r1, [sp, #48]	; 0x30
   13334:	mvn	r2, #0
   13338:	ldr	r1, [sp, #60]	; 0x3c
   1333c:	orr	r1, r1, #67108864	; 0x4000000
   13340:	str	r1, [sp, #60]	; 0x3c
   13344:	mov	r1, ip
   13348:	bl	12dd8 <close@plt+0x1e7c>
   1334c:	sub	sp, fp, #8
   13350:	pop	{r4, sl, fp, pc}
   13354:	bl	10f50 <abort@plt>
   13358:	push	{r4, r5, r6, sl, fp, lr}
   1335c:	add	fp, sp, #16
   13360:	sub	sp, sp, #48	; 0x30
   13364:	mov	ip, r3
   13368:	movw	r3, #24912	; 0x6150
   1336c:	mov	r6, #32
   13370:	cmp	r1, #0
   13374:	mov	r4, sp
   13378:	movt	r3, #2
   1337c:	cmpne	r2, #0
   13380:	add	r5, r4, #16
   13384:	add	lr, r3, #16
   13388:	vld1.64	{d16-d17}, [r3], r6
   1338c:	vld1.64	{d18-d19}, [lr]
   13390:	vld1.64	{d20-d21}, [r3]
   13394:	mov	r3, #10
   13398:	vst1.64	{d16-d17}, [r4], r6
   1339c:	vst1.64	{d18-d19}, [r5]
   133a0:	vst1.64	{d20-d21}, [r4]
   133a4:	str	r3, [sp]
   133a8:	bne	133b0 <close@plt+0x2454>
   133ac:	bl	10f50 <abort@plt>
   133b0:	str	r2, [sp, #44]	; 0x2c
   133b4:	str	r1, [sp, #40]	; 0x28
   133b8:	mov	r3, sp
   133bc:	mov	r1, ip
   133c0:	mvn	r2, #0
   133c4:	bl	12dd8 <close@plt+0x1e7c>
   133c8:	sub	sp, fp, #16
   133cc:	pop	{r4, r5, r6, sl, fp, pc}
   133d0:	push	{r4, r5, r6, sl, fp, lr}
   133d4:	add	fp, sp, #16
   133d8:	sub	sp, sp, #48	; 0x30
   133dc:	mov	lr, r3
   133e0:	movw	r3, #24912	; 0x6150
   133e4:	mov	r6, #32
   133e8:	cmp	r1, #0
   133ec:	mov	r4, sp
   133f0:	movt	r3, #2
   133f4:	cmpne	r2, #0
   133f8:	add	r5, r4, #16
   133fc:	add	ip, r3, #16
   13400:	vld1.64	{d16-d17}, [r3], r6
   13404:	vld1.64	{d18-d19}, [ip]
   13408:	vld1.64	{d20-d21}, [r3]
   1340c:	mov	r3, #10
   13410:	vst1.64	{d16-d17}, [r4], r6
   13414:	vst1.64	{d18-d19}, [r5]
   13418:	vst1.64	{d20-d21}, [r4]
   1341c:	str	r3, [sp]
   13420:	bne	13428 <close@plt+0x24cc>
   13424:	bl	10f50 <abort@plt>
   13428:	ldr	ip, [fp, #8]
   1342c:	str	r2, [sp, #44]	; 0x2c
   13430:	str	r1, [sp, #40]	; 0x28
   13434:	mov	r3, sp
   13438:	mov	r1, lr
   1343c:	mov	r2, ip
   13440:	bl	12dd8 <close@plt+0x1e7c>
   13444:	sub	sp, fp, #16
   13448:	pop	{r4, r5, r6, sl, fp, pc}
   1344c:	push	{r4, sl, fp, lr}
   13450:	add	fp, sp, #8
   13454:	sub	sp, sp, #48	; 0x30
   13458:	movw	r3, #24912	; 0x6150
   1345c:	mov	lr, #32
   13460:	mov	ip, r2
   13464:	cmp	r0, #0
   13468:	movt	r3, #2
   1346c:	cmpne	r1, #0
   13470:	add	r2, r3, #16
   13474:	vld1.64	{d16-d17}, [r3], lr
   13478:	vld1.64	{d20-d21}, [r3]
   1347c:	vld1.64	{d18-d19}, [r2]
   13480:	mov	r2, sp
   13484:	add	r4, r2, #16
   13488:	vst1.64	{d16-d17}, [r2], lr
   1348c:	vst1.64	{d20-d21}, [r2]
   13490:	mov	r2, #10
   13494:	vst1.64	{d18-d19}, [r4]
   13498:	str	r2, [sp]
   1349c:	bne	134a4 <close@plt+0x2548>
   134a0:	bl	10f50 <abort@plt>
   134a4:	str	r1, [sp, #44]	; 0x2c
   134a8:	str	r0, [sp, #40]	; 0x28
   134ac:	mov	r3, sp
   134b0:	mov	r0, #0
   134b4:	mov	r1, ip
   134b8:	mvn	r2, #0
   134bc:	bl	12dd8 <close@plt+0x1e7c>
   134c0:	sub	sp, fp, #8
   134c4:	pop	{r4, sl, fp, pc}
   134c8:	push	{r4, r5, fp, lr}
   134cc:	add	fp, sp, #8
   134d0:	sub	sp, sp, #48	; 0x30
   134d4:	mov	ip, r3
   134d8:	movw	r3, #24912	; 0x6150
   134dc:	mov	r4, #32
   134e0:	mov	lr, r2
   134e4:	cmp	r0, #0
   134e8:	movt	r3, #2
   134ec:	cmpne	r1, #0
   134f0:	add	r2, r3, #16
   134f4:	vld1.64	{d16-d17}, [r3], r4
   134f8:	vld1.64	{d20-d21}, [r3]
   134fc:	vld1.64	{d18-d19}, [r2]
   13500:	mov	r2, sp
   13504:	add	r5, r2, #16
   13508:	vst1.64	{d16-d17}, [r2], r4
   1350c:	vst1.64	{d20-d21}, [r2]
   13510:	mov	r2, #10
   13514:	vst1.64	{d18-d19}, [r5]
   13518:	str	r2, [sp]
   1351c:	bne	13524 <close@plt+0x25c8>
   13520:	bl	10f50 <abort@plt>
   13524:	str	r1, [sp, #44]	; 0x2c
   13528:	str	r0, [sp, #40]	; 0x28
   1352c:	mov	r3, sp
   13530:	mov	r0, #0
   13534:	mov	r1, lr
   13538:	mov	r2, ip
   1353c:	bl	12dd8 <close@plt+0x1e7c>
   13540:	sub	sp, fp, #8
   13544:	pop	{r4, r5, fp, pc}
   13548:	movw	r3, #24816	; 0x60f0
   1354c:	movt	r3, #2
   13550:	b	12dd8 <close@plt+0x1e7c>
   13554:	movw	r3, #24816	; 0x60f0
   13558:	mov	r2, r1
   1355c:	mov	r1, r0
   13560:	mov	r0, #0
   13564:	movt	r3, #2
   13568:	b	12dd8 <close@plt+0x1e7c>
   1356c:	movw	r3, #24816	; 0x60f0
   13570:	mvn	r2, #0
   13574:	movt	r3, #2
   13578:	b	12dd8 <close@plt+0x1e7c>
   1357c:	movw	r3, #24816	; 0x60f0
   13580:	mov	r1, r0
   13584:	mov	r0, #0
   13588:	mvn	r2, #0
   1358c:	movt	r3, #2
   13590:	b	12dd8 <close@plt+0x1e7c>
   13594:	push	{r4, r5, fp, lr}
   13598:	add	fp, sp, #8
   1359c:	mov	r5, r0
   135a0:	mov	r4, r1
   135a4:	mov	r0, #0
   135a8:	mov	r2, #5
   135ac:	mov	r1, r5
   135b0:	bl	10d94 <dcgettext@plt>
   135b4:	cmp	r0, r5
   135b8:	popne	{r4, r5, fp, pc}
   135bc:	bl	14624 <close@plt+0x36c8>
   135c0:	ldrb	r1, [r0]
   135c4:	and	r1, r1, #223	; 0xdf
   135c8:	cmp	r1, #71	; 0x47
   135cc:	beq	13634 <close@plt+0x26d8>
   135d0:	cmp	r1, #85	; 0x55
   135d4:	bne	1368c <close@plt+0x2730>
   135d8:	ldrb	r1, [r0, #1]
   135dc:	and	r1, r1, #223	; 0xdf
   135e0:	cmp	r1, #84	; 0x54
   135e4:	bne	1368c <close@plt+0x2730>
   135e8:	ldrb	r1, [r0, #2]
   135ec:	and	r1, r1, #223	; 0xdf
   135f0:	cmp	r1, #70	; 0x46
   135f4:	bne	1368c <close@plt+0x2730>
   135f8:	ldrb	r1, [r0, #3]
   135fc:	cmp	r1, #45	; 0x2d
   13600:	bne	1368c <close@plt+0x2730>
   13604:	ldrb	r1, [r0, #4]
   13608:	cmp	r1, #56	; 0x38
   1360c:	bne	1368c <close@plt+0x2730>
   13610:	ldrb	r0, [r0, #5]
   13614:	cmp	r0, #0
   13618:	bne	1368c <close@plt+0x2730>
   1361c:	ldrb	r1, [r5]
   13620:	movw	r2, #19920	; 0x4dd0
   13624:	movw	r0, #19924	; 0x4dd4
   13628:	movt	r2, #1
   1362c:	movt	r0, #1
   13630:	b	136bc <close@plt+0x2760>
   13634:	ldrb	r1, [r0, #1]
   13638:	and	r1, r1, #223	; 0xdf
   1363c:	cmp	r1, #66	; 0x42
   13640:	bne	1368c <close@plt+0x2730>
   13644:	ldrb	r1, [r0, #2]
   13648:	cmp	r1, #49	; 0x31
   1364c:	bne	1368c <close@plt+0x2730>
   13650:	ldrb	r1, [r0, #3]
   13654:	cmp	r1, #56	; 0x38
   13658:	bne	1368c <close@plt+0x2730>
   1365c:	ldrb	r1, [r0, #4]
   13660:	cmp	r1, #48	; 0x30
   13664:	bne	1368c <close@plt+0x2730>
   13668:	ldrb	r1, [r0, #5]
   1366c:	cmp	r1, #51	; 0x33
   13670:	bne	1368c <close@plt+0x2730>
   13674:	ldrb	r1, [r0, #6]
   13678:	cmp	r1, #48	; 0x30
   1367c:	bne	1368c <close@plt+0x2730>
   13680:	ldrb	r0, [r0, #7]
   13684:	cmp	r0, #0
   13688:	beq	136a8 <close@plt+0x274c>
   1368c:	movw	r1, #19914	; 0x4dca
   13690:	movw	r0, #19918	; 0x4dce
   13694:	cmp	r4, #9
   13698:	movt	r1, #1
   1369c:	movt	r0, #1
   136a0:	moveq	r0, r1
   136a4:	pop	{r4, r5, fp, pc}
   136a8:	ldrb	r1, [r5]
   136ac:	movw	r2, #19928	; 0x4dd8
   136b0:	movw	r0, #19932	; 0x4ddc
   136b4:	movt	r2, #1
   136b8:	movt	r0, #1
   136bc:	cmp	r1, #96	; 0x60
   136c0:	moveq	r0, r2
   136c4:	pop	{r4, r5, fp, pc}
   136c8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   136cc:	add	fp, sp, #24
   136d0:	sub	sp, sp, #32
   136d4:	ldr	r6, [fp, #12]
   136d8:	ldr	r7, [fp, #8]
   136dc:	mov	r4, r2
   136e0:	mov	r8, r0
   136e4:	cmp	r1, #0
   136e8:	beq	13710 <close@plt+0x27b4>
   136ec:	movw	r2, #20020	; 0x4e34
   136f0:	mov	r5, r1
   136f4:	str	r3, [sp, #4]
   136f8:	str	r4, [sp]
   136fc:	mov	r0, r8
   13700:	mov	r1, #1
   13704:	movt	r2, #1
   13708:	mov	r3, r5
   1370c:	b	13728 <close@plt+0x27cc>
   13710:	movw	r2, #20032	; 0x4e40
   13714:	str	r3, [sp]
   13718:	mov	r0, r8
   1371c:	mov	r1, #1
   13720:	mov	r3, r4
   13724:	movt	r2, #1
   13728:	bl	10ecc <__fprintf_chk@plt>
   1372c:	movw	r1, #20039	; 0x4e47
   13730:	mov	r0, #0
   13734:	mov	r2, #5
   13738:	movt	r1, #1
   1373c:	bl	10d94 <dcgettext@plt>
   13740:	movw	r2, #20757	; 0x5115
   13744:	mov	r3, r0
   13748:	movw	r0, #2022	; 0x7e6
   1374c:	mov	r1, #1
   13750:	movt	r2, #1
   13754:	str	r0, [sp]
   13758:	mov	r0, r8
   1375c:	bl	10ecc <__fprintf_chk@plt>
   13760:	movw	r4, #18784	; 0x4960
   13764:	mov	r1, r8
   13768:	movt	r4, #1
   1376c:	mov	r0, r4
   13770:	bl	10d34 <fputs_unlocked@plt>
   13774:	movw	r1, #20043	; 0x4e4b
   13778:	mov	r0, #0
   1377c:	mov	r2, #5
   13780:	movt	r1, #1
   13784:	bl	10d94 <dcgettext@plt>
   13788:	movw	r3, #20214	; 0x4ef6
   1378c:	mov	r2, r0
   13790:	mov	r0, r8
   13794:	mov	r1, #1
   13798:	movt	r3, #1
   1379c:	bl	10ecc <__fprintf_chk@plt>
   137a0:	mov	r0, r4
   137a4:	mov	r1, r8
   137a8:	bl	10d34 <fputs_unlocked@plt>
   137ac:	cmp	r6, #9
   137b0:	bhi	137ec <close@plt+0x2890>
   137b4:	add	r0, pc, #0
   137b8:	ldr	pc, [r0, r6, lsl #2]
   137bc:	andeq	r3, r1, r4, ror #15
   137c0:	strdeq	r3, [r1], -r8
   137c4:	andeq	r3, r1, r8, lsr #16
   137c8:	andeq	r3, r1, r0, asr r8
   137cc:	andeq	r3, r1, r8, ror r8
   137d0:	andeq	r3, r1, r0, lsr #17
   137d4:	andeq	r3, r1, r8, asr #17
   137d8:	andeq	r3, r1, r0, lsl #18
   137dc:	andeq	r3, r1, r0, lsr #19
   137e0:	andeq	r3, r1, r8, asr #18
   137e4:	sub	sp, fp, #24
   137e8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   137ec:	movw	r1, #20567	; 0x5057
   137f0:	movt	r1, #1
   137f4:	b	13950 <close@plt+0x29f4>
   137f8:	movw	r1, #20248	; 0x4f18
   137fc:	mov	r0, #0
   13800:	mov	r2, #5
   13804:	movt	r1, #1
   13808:	bl	10d94 <dcgettext@plt>
   1380c:	ldr	r3, [r7]
   13810:	mov	r2, r0
   13814:	mov	r0, r8
   13818:	mov	r1, #1
   1381c:	sub	sp, fp, #24
   13820:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   13824:	b	10ecc <__fprintf_chk@plt>
   13828:	movw	r1, #20264	; 0x4f28
   1382c:	mov	r0, #0
   13830:	mov	r2, #5
   13834:	movt	r1, #1
   13838:	bl	10d94 <dcgettext@plt>
   1383c:	mov	r2, r0
   13840:	ldr	r3, [r7]
   13844:	ldr	r0, [r7, #4]
   13848:	str	r0, [sp]
   1384c:	b	1393c <close@plt+0x29e0>
   13850:	movw	r1, #20287	; 0x4f3f
   13854:	mov	r0, #0
   13858:	mov	r2, #5
   1385c:	movt	r1, #1
   13860:	bl	10d94 <dcgettext@plt>
   13864:	mov	r2, r0
   13868:	ldr	r3, [r7]
   1386c:	ldmib	r7, {r0, r1}
   13870:	stm	sp, {r0, r1}
   13874:	b	1393c <close@plt+0x29e0>
   13878:	movw	r1, #20315	; 0x4f5b
   1387c:	mov	r0, #0
   13880:	mov	r2, #5
   13884:	movt	r1, #1
   13888:	bl	10d94 <dcgettext@plt>
   1388c:	ldr	r3, [r7]
   13890:	mov	r2, r0
   13894:	ldmib	r7, {r0, r1, r7}
   13898:	stm	sp, {r0, r1, r7}
   1389c:	b	1393c <close@plt+0x29e0>
   138a0:	movw	r1, #20347	; 0x4f7b
   138a4:	mov	r0, #0
   138a8:	mov	r2, #5
   138ac:	movt	r1, #1
   138b0:	bl	10d94 <dcgettext@plt>
   138b4:	ldr	r3, [r7]
   138b8:	mov	r2, r0
   138bc:	ldmib	r7, {r0, r1, r6, r7}
   138c0:	stm	sp, {r0, r1, r6, r7}
   138c4:	b	1393c <close@plt+0x29e0>
   138c8:	movw	r1, #20383	; 0x4f9f
   138cc:	mov	r0, #0
   138d0:	mov	r2, #5
   138d4:	movt	r1, #1
   138d8:	bl	10d94 <dcgettext@plt>
   138dc:	mov	r2, r0
   138e0:	ldr	r3, [r7]
   138e4:	ldmib	r7, {r0, r1, r6}
   138e8:	ldr	r5, [r7, #16]
   138ec:	ldr	r7, [r7, #20]
   138f0:	stm	sp, {r0, r1, r6}
   138f4:	str	r5, [sp, #12]
   138f8:	str	r7, [sp, #16]
   138fc:	b	1393c <close@plt+0x29e0>
   13900:	movw	r1, #20423	; 0x4fc7
   13904:	mov	r0, #0
   13908:	mov	r2, #5
   1390c:	movt	r1, #1
   13910:	bl	10d94 <dcgettext@plt>
   13914:	mov	r2, r0
   13918:	ldr	r3, [r7]
   1391c:	ldmib	r7, {r0, r1, r6}
   13920:	ldr	r5, [r7, #16]
   13924:	ldr	r4, [r7, #20]
   13928:	ldr	r7, [r7, #24]
   1392c:	stm	sp, {r0, r1, r6}
   13930:	str	r5, [sp, #12]
   13934:	str	r4, [sp, #16]
   13938:	str	r7, [sp, #20]
   1393c:	mov	r0, r8
   13940:	mov	r1, #1
   13944:	b	139f0 <close@plt+0x2a94>
   13948:	movw	r1, #20515	; 0x5023
   1394c:	movt	r1, #1
   13950:	mov	r0, #0
   13954:	mov	r2, #5
   13958:	bl	10d94 <dcgettext@plt>
   1395c:	mov	ip, r0
   13960:	ldr	r3, [r7]
   13964:	ldr	r0, [r7, #4]
   13968:	ldr	r1, [r7, #8]
   1396c:	ldr	r6, [r7, #12]
   13970:	ldr	r5, [r7, #16]
   13974:	ldr	r4, [r7, #20]
   13978:	ldr	r2, [r7, #24]
   1397c:	ldr	lr, [r7, #28]
   13980:	ldr	r7, [r7, #32]
   13984:	stm	sp, {r0, r1, r6}
   13988:	str	r5, [sp, #12]
   1398c:	str	r4, [sp, #16]
   13990:	str	r2, [sp, #20]
   13994:	str	lr, [sp, #24]
   13998:	str	r7, [sp, #28]
   1399c:	b	139e4 <close@plt+0x2a88>
   139a0:	movw	r1, #20467	; 0x4ff3
   139a4:	mov	r0, #0
   139a8:	mov	r2, #5
   139ac:	movt	r1, #1
   139b0:	bl	10d94 <dcgettext@plt>
   139b4:	mov	ip, r0
   139b8:	ldr	r3, [r7]
   139bc:	ldmib	r7, {r0, r1, r6}
   139c0:	ldr	r5, [r7, #16]
   139c4:	ldr	r4, [r7, #20]
   139c8:	ldr	r2, [r7, #24]
   139cc:	ldr	r7, [r7, #28]
   139d0:	stm	sp, {r0, r1, r6}
   139d4:	str	r5, [sp, #12]
   139d8:	str	r4, [sp, #16]
   139dc:	str	r2, [sp, #20]
   139e0:	str	r7, [sp, #24]
   139e4:	mov	r0, r8
   139e8:	mov	r1, #1
   139ec:	mov	r2, ip
   139f0:	bl	10ecc <__fprintf_chk@plt>
   139f4:	sub	sp, fp, #24
   139f8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   139fc:	push	{r4, sl, fp, lr}
   13a00:	add	fp, sp, #8
   13a04:	sub	sp, sp, #8
   13a08:	ldr	ip, [fp, #8]
   13a0c:	mov	lr, #0
   13a10:	ldr	r4, [ip, lr, lsl #2]
   13a14:	add	lr, lr, #1
   13a18:	cmp	r4, #0
   13a1c:	bne	13a10 <close@plt+0x2ab4>
   13a20:	sub	r4, lr, #1
   13a24:	str	ip, [sp]
   13a28:	str	r4, [sp, #4]
   13a2c:	bl	136c8 <close@plt+0x276c>
   13a30:	sub	sp, fp, #8
   13a34:	pop	{r4, sl, fp, pc}
   13a38:	push	{fp, lr}
   13a3c:	mov	fp, sp
   13a40:	sub	sp, sp, #48	; 0x30
   13a44:	ldr	ip, [fp, #8]
   13a48:	ldr	lr, [ip]
   13a4c:	cmp	lr, #0
   13a50:	str	lr, [sp, #8]
   13a54:	beq	13af0 <close@plt+0x2b94>
   13a58:	ldr	lr, [ip, #4]
   13a5c:	cmp	lr, #0
   13a60:	str	lr, [sp, #12]
   13a64:	beq	13af8 <close@plt+0x2b9c>
   13a68:	ldr	lr, [ip, #8]
   13a6c:	cmp	lr, #0
   13a70:	str	lr, [sp, #16]
   13a74:	beq	13b00 <close@plt+0x2ba4>
   13a78:	ldr	lr, [ip, #12]
   13a7c:	cmp	lr, #0
   13a80:	str	lr, [sp, #20]
   13a84:	beq	13b08 <close@plt+0x2bac>
   13a88:	ldr	lr, [ip, #16]
   13a8c:	cmp	lr, #0
   13a90:	str	lr, [sp, #24]
   13a94:	beq	13b10 <close@plt+0x2bb4>
   13a98:	ldr	lr, [ip, #20]
   13a9c:	cmp	lr, #0
   13aa0:	str	lr, [sp, #28]
   13aa4:	beq	13b18 <close@plt+0x2bbc>
   13aa8:	ldr	lr, [ip, #24]
   13aac:	cmp	lr, #0
   13ab0:	str	lr, [sp, #32]
   13ab4:	beq	13b20 <close@plt+0x2bc4>
   13ab8:	ldr	lr, [ip, #28]
   13abc:	cmp	lr, #0
   13ac0:	str	lr, [sp, #36]	; 0x24
   13ac4:	beq	13b28 <close@plt+0x2bcc>
   13ac8:	ldr	lr, [ip, #32]
   13acc:	cmp	lr, #0
   13ad0:	str	lr, [sp, #40]	; 0x28
   13ad4:	beq	13b30 <close@plt+0x2bd4>
   13ad8:	ldr	lr, [ip, #36]	; 0x24
   13adc:	mov	ip, #10
   13ae0:	cmp	lr, #0
   13ae4:	str	lr, [sp, #44]	; 0x2c
   13ae8:	movweq	ip, #9
   13aec:	b	13b34 <close@plt+0x2bd8>
   13af0:	mov	ip, #0
   13af4:	b	13b34 <close@plt+0x2bd8>
   13af8:	mov	ip, #1
   13afc:	b	13b34 <close@plt+0x2bd8>
   13b00:	mov	ip, #2
   13b04:	b	13b34 <close@plt+0x2bd8>
   13b08:	mov	ip, #3
   13b0c:	b	13b34 <close@plt+0x2bd8>
   13b10:	mov	ip, #4
   13b14:	b	13b34 <close@plt+0x2bd8>
   13b18:	mov	ip, #5
   13b1c:	b	13b34 <close@plt+0x2bd8>
   13b20:	mov	ip, #6
   13b24:	b	13b34 <close@plt+0x2bd8>
   13b28:	mov	ip, #7
   13b2c:	b	13b34 <close@plt+0x2bd8>
   13b30:	mov	ip, #8
   13b34:	add	lr, sp, #8
   13b38:	str	ip, [sp, #4]
   13b3c:	str	lr, [sp]
   13b40:	bl	136c8 <close@plt+0x276c>
   13b44:	mov	sp, fp
   13b48:	pop	{fp, pc}
   13b4c:	push	{fp, lr}
   13b50:	mov	fp, sp
   13b54:	sub	sp, sp, #56	; 0x38
   13b58:	add	ip, fp, #8
   13b5c:	str	ip, [sp, #12]
   13b60:	ldr	lr, [fp, #8]
   13b64:	cmp	lr, #0
   13b68:	str	lr, [sp, #16]
   13b6c:	beq	13c08 <close@plt+0x2cac>
   13b70:	ldr	lr, [ip, #4]
   13b74:	cmp	lr, #0
   13b78:	str	lr, [sp, #20]
   13b7c:	beq	13c10 <close@plt+0x2cb4>
   13b80:	ldr	lr, [ip, #8]
   13b84:	cmp	lr, #0
   13b88:	str	lr, [sp, #24]
   13b8c:	beq	13c18 <close@plt+0x2cbc>
   13b90:	ldr	lr, [ip, #12]
   13b94:	cmp	lr, #0
   13b98:	str	lr, [sp, #28]
   13b9c:	beq	13c20 <close@plt+0x2cc4>
   13ba0:	ldr	lr, [ip, #16]
   13ba4:	cmp	lr, #0
   13ba8:	str	lr, [sp, #32]
   13bac:	beq	13c28 <close@plt+0x2ccc>
   13bb0:	ldr	lr, [ip, #20]
   13bb4:	cmp	lr, #0
   13bb8:	str	lr, [sp, #36]	; 0x24
   13bbc:	beq	13c30 <close@plt+0x2cd4>
   13bc0:	ldr	lr, [ip, #24]
   13bc4:	cmp	lr, #0
   13bc8:	str	lr, [sp, #40]	; 0x28
   13bcc:	beq	13c38 <close@plt+0x2cdc>
   13bd0:	ldr	lr, [ip, #28]
   13bd4:	cmp	lr, #0
   13bd8:	str	lr, [sp, #44]	; 0x2c
   13bdc:	beq	13c40 <close@plt+0x2ce4>
   13be0:	ldr	lr, [ip, #32]
   13be4:	cmp	lr, #0
   13be8:	str	lr, [sp, #48]	; 0x30
   13bec:	beq	13c48 <close@plt+0x2cec>
   13bf0:	ldr	lr, [ip, #36]	; 0x24
   13bf4:	mov	ip, #10
   13bf8:	cmp	lr, #0
   13bfc:	str	lr, [sp, #52]	; 0x34
   13c00:	movweq	ip, #9
   13c04:	b	13c4c <close@plt+0x2cf0>
   13c08:	mov	ip, #0
   13c0c:	b	13c4c <close@plt+0x2cf0>
   13c10:	mov	ip, #1
   13c14:	b	13c4c <close@plt+0x2cf0>
   13c18:	mov	ip, #2
   13c1c:	b	13c4c <close@plt+0x2cf0>
   13c20:	mov	ip, #3
   13c24:	b	13c4c <close@plt+0x2cf0>
   13c28:	mov	ip, #4
   13c2c:	b	13c4c <close@plt+0x2cf0>
   13c30:	mov	ip, #5
   13c34:	b	13c4c <close@plt+0x2cf0>
   13c38:	mov	ip, #6
   13c3c:	b	13c4c <close@plt+0x2cf0>
   13c40:	mov	ip, #7
   13c44:	b	13c4c <close@plt+0x2cf0>
   13c48:	mov	ip, #8
   13c4c:	add	lr, sp, #16
   13c50:	str	ip, [sp, #4]
   13c54:	str	lr, [sp]
   13c58:	bl	136c8 <close@plt+0x276c>
   13c5c:	mov	sp, fp
   13c60:	pop	{fp, pc}
   13c64:	push	{fp, lr}
   13c68:	mov	fp, sp
   13c6c:	movw	r0, #24884	; 0x6134
   13c70:	movt	r0, #2
   13c74:	ldr	r1, [r0]
   13c78:	movw	r0, #18784	; 0x4960
   13c7c:	movt	r0, #1
   13c80:	bl	10d34 <fputs_unlocked@plt>
   13c84:	movw	r1, #20627	; 0x5093
   13c88:	mov	r0, #0
   13c8c:	mov	r2, #5
   13c90:	movt	r1, #1
   13c94:	bl	10d94 <dcgettext@plt>
   13c98:	movw	r2, #20647	; 0x50a7
   13c9c:	mov	r1, r0
   13ca0:	mov	r0, #1
   13ca4:	movt	r2, #1
   13ca8:	bl	10eb4 <__printf_chk@plt>
   13cac:	movw	r1, #20669	; 0x50bd
   13cb0:	mov	r0, #0
   13cb4:	mov	r2, #5
   13cb8:	movt	r1, #1
   13cbc:	bl	10d94 <dcgettext@plt>
   13cc0:	movw	r2, #19056	; 0x4a70
   13cc4:	movw	r3, #19299	; 0x4b63
   13cc8:	mov	r1, r0
   13ccc:	mov	r0, #1
   13cd0:	movt	r2, #1
   13cd4:	movt	r3, #1
   13cd8:	bl	10eb4 <__printf_chk@plt>
   13cdc:	movw	r1, #20689	; 0x50d1
   13ce0:	mov	r0, #0
   13ce4:	mov	r2, #5
   13ce8:	movt	r1, #1
   13cec:	bl	10d94 <dcgettext@plt>
   13cf0:	movw	r2, #20728	; 0x50f8
   13cf4:	mov	r1, r0
   13cf8:	mov	r0, #1
   13cfc:	movt	r2, #1
   13d00:	pop	{fp, lr}
   13d04:	b	10eb4 <__printf_chk@plt>
   13d08:	push	{r4, r5, r6, sl, fp, lr}
   13d0c:	add	fp, sp, #16
   13d10:	mov	r4, r2
   13d14:	mov	r5, r1
   13d18:	mov	r6, r0
   13d1c:	bl	146c0 <close@plt+0x3764>
   13d20:	cmp	r0, #0
   13d24:	popne	{r4, r5, r6, sl, fp, pc}
   13d28:	cmp	r6, #0
   13d2c:	beq	13d40 <close@plt+0x2de4>
   13d30:	cmp	r5, #0
   13d34:	cmpne	r4, #0
   13d38:	bne	13d40 <close@plt+0x2de4>
   13d3c:	pop	{r4, r5, r6, sl, fp, pc}
   13d40:	bl	142bc <close@plt+0x3360>
   13d44:	push	{r4, r5, r6, sl, fp, lr}
   13d48:	add	fp, sp, #16
   13d4c:	mov	r4, r2
   13d50:	mov	r5, r1
   13d54:	mov	r6, r0
   13d58:	bl	146c0 <close@plt+0x3764>
   13d5c:	cmp	r0, #0
   13d60:	popne	{r4, r5, r6, sl, fp, pc}
   13d64:	cmp	r6, #0
   13d68:	beq	13d7c <close@plt+0x2e20>
   13d6c:	cmp	r5, #0
   13d70:	cmpne	r4, #0
   13d74:	bne	13d7c <close@plt+0x2e20>
   13d78:	pop	{r4, r5, r6, sl, fp, pc}
   13d7c:	bl	142bc <close@plt+0x3360>
   13d80:	push	{fp, lr}
   13d84:	mov	fp, sp
   13d88:	bl	14354 <close@plt+0x33f8>
   13d8c:	cmp	r0, #0
   13d90:	popne	{fp, pc}
   13d94:	bl	142bc <close@plt+0x3360>
   13d98:	push	{fp, lr}
   13d9c:	mov	fp, sp
   13da0:	bl	14354 <close@plt+0x33f8>
   13da4:	cmp	r0, #0
   13da8:	popne	{fp, pc}
   13dac:	bl	142bc <close@plt+0x3360>
   13db0:	push	{fp, lr}
   13db4:	mov	fp, sp
   13db8:	bl	14354 <close@plt+0x33f8>
   13dbc:	cmp	r0, #0
   13dc0:	popne	{fp, pc}
   13dc4:	bl	142bc <close@plt+0x3360>
   13dc8:	push	{r4, r5, fp, lr}
   13dcc:	add	fp, sp, #8
   13dd0:	mov	r4, r1
   13dd4:	mov	r5, r0
   13dd8:	bl	14384 <close@plt+0x3428>
   13ddc:	cmp	r0, #0
   13de0:	popne	{r4, r5, fp, pc}
   13de4:	cmp	r5, #0
   13de8:	beq	13df8 <close@plt+0x2e9c>
   13dec:	cmp	r4, #0
   13df0:	bne	13df8 <close@plt+0x2e9c>
   13df4:	pop	{r4, r5, fp, pc}
   13df8:	bl	142bc <close@plt+0x3360>
   13dfc:	push	{fp, lr}
   13e00:	mov	fp, sp
   13e04:	cmp	r1, #0
   13e08:	orreq	r1, r1, #1
   13e0c:	bl	14384 <close@plt+0x3428>
   13e10:	cmp	r0, #0
   13e14:	popne	{fp, pc}
   13e18:	bl	142bc <close@plt+0x3360>
   13e1c:	push	{fp, lr}
   13e20:	mov	fp, sp
   13e24:	clz	r3, r2
   13e28:	lsr	ip, r3, #5
   13e2c:	clz	r3, r1
   13e30:	lsr	r3, r3, #5
   13e34:	orrs	r3, r3, ip
   13e38:	movwne	r1, #1
   13e3c:	movwne	r2, #1
   13e40:	bl	146c0 <close@plt+0x3764>
   13e44:	cmp	r0, #0
   13e48:	popne	{fp, pc}
   13e4c:	bl	142bc <close@plt+0x3360>
   13e50:	push	{fp, lr}
   13e54:	mov	fp, sp
   13e58:	mov	r2, r1
   13e5c:	mov	r1, r0
   13e60:	mov	r0, #0
   13e64:	bl	146c0 <close@plt+0x3764>
   13e68:	cmp	r0, #0
   13e6c:	popne	{fp, pc}
   13e70:	bl	142bc <close@plt+0x3360>
   13e74:	push	{fp, lr}
   13e78:	mov	fp, sp
   13e7c:	mov	r2, r1
   13e80:	mov	r1, r0
   13e84:	clz	r0, r2
   13e88:	clz	r3, r1
   13e8c:	lsr	r0, r0, #5
   13e90:	lsr	r3, r3, #5
   13e94:	orrs	r0, r3, r0
   13e98:	mov	r0, #0
   13e9c:	movwne	r1, #1
   13ea0:	movwne	r2, #1
   13ea4:	bl	146c0 <close@plt+0x3764>
   13ea8:	cmp	r0, #0
   13eac:	popne	{fp, pc}
   13eb0:	bl	142bc <close@plt+0x3360>
   13eb4:	push	{r4, r5, r6, sl, fp, lr}
   13eb8:	add	fp, sp, #16
   13ebc:	ldr	r5, [r1]
   13ec0:	mov	r4, r1
   13ec4:	mov	r6, r0
   13ec8:	cmp	r0, #0
   13ecc:	beq	13ee4 <close@plt+0x2f88>
   13ed0:	mov	r0, #1
   13ed4:	add	r0, r0, r5, lsr #1
   13ed8:	adds	r5, r5, r0
   13edc:	bcc	13eec <close@plt+0x2f90>
   13ee0:	b	13f28 <close@plt+0x2fcc>
   13ee4:	cmp	r5, #0
   13ee8:	movweq	r5, #64	; 0x40
   13eec:	mov	r0, r6
   13ef0:	mov	r1, r5
   13ef4:	mov	r2, #1
   13ef8:	bl	146c0 <close@plt+0x3764>
   13efc:	cmp	r5, #0
   13f00:	mov	r1, r5
   13f04:	movwne	r1, #1
   13f08:	cmp	r0, #0
   13f0c:	bne	13f20 <close@plt+0x2fc4>
   13f10:	clz	r2, r6
   13f14:	lsr	r2, r2, #5
   13f18:	orrs	r1, r2, r1
   13f1c:	bne	13f28 <close@plt+0x2fcc>
   13f20:	str	r5, [r4]
   13f24:	pop	{r4, r5, r6, sl, fp, pc}
   13f28:	bl	142bc <close@plt+0x3360>
   13f2c:	push	{r4, r5, r6, r7, fp, lr}
   13f30:	add	fp, sp, #16
   13f34:	ldr	r5, [r1]
   13f38:	mov	r6, r2
   13f3c:	mov	r4, r1
   13f40:	mov	r7, r0
   13f44:	cmp	r0, #0
   13f48:	beq	13f60 <close@plt+0x3004>
   13f4c:	mov	r0, #1
   13f50:	add	r0, r0, r5, lsr #1
   13f54:	adds	r5, r5, r0
   13f58:	bcc	13f78 <close@plt+0x301c>
   13f5c:	b	13fac <close@plt+0x3050>
   13f60:	cmp	r5, #0
   13f64:	bne	13f78 <close@plt+0x301c>
   13f68:	mov	r0, #64	; 0x40
   13f6c:	cmp	r6, #64	; 0x40
   13f70:	udiv	r5, r0, r6
   13f74:	addhi	r5, r5, #1
   13f78:	mov	r0, r7
   13f7c:	mov	r1, r5
   13f80:	mov	r2, r6
   13f84:	bl	146c0 <close@plt+0x3764>
   13f88:	cmp	r0, #0
   13f8c:	bne	13fa4 <close@plt+0x3048>
   13f90:	cmp	r7, #0
   13f94:	beq	13fac <close@plt+0x3050>
   13f98:	cmp	r6, #0
   13f9c:	cmpne	r5, #0
   13fa0:	bne	13fac <close@plt+0x3050>
   13fa4:	str	r5, [r4]
   13fa8:	pop	{r4, r5, r6, r7, fp, pc}
   13fac:	bl	142bc <close@plt+0x3360>
   13fb0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13fb4:	add	fp, sp, #24
   13fb8:	mov	r8, r1
   13fbc:	ldr	r1, [r1]
   13fc0:	mov	r5, r0
   13fc4:	add	r0, r1, r1, asr #1
   13fc8:	cmp	r0, r1
   13fcc:	mvnvs	r0, #-2147483648	; 0x80000000
   13fd0:	cmp	r0, r3
   13fd4:	mov	r7, r0
   13fd8:	movgt	r7, r3
   13fdc:	cmn	r3, #1
   13fe0:	movle	r7, r0
   13fe4:	ldr	r0, [fp, #8]
   13fe8:	cmn	r0, #1
   13fec:	ble	14014 <close@plt+0x30b8>
   13ff0:	cmp	r0, #0
   13ff4:	beq	14068 <close@plt+0x310c>
   13ff8:	cmn	r7, #1
   13ffc:	ble	1403c <close@plt+0x30e0>
   14000:	mvn	r4, #-2147483648	; 0x80000000
   14004:	udiv	r6, r4, r0
   14008:	cmp	r6, r7
   1400c:	bge	14068 <close@plt+0x310c>
   14010:	b	14078 <close@plt+0x311c>
   14014:	cmn	r7, #1
   14018:	ble	14058 <close@plt+0x30fc>
   1401c:	cmn	r0, #1
   14020:	beq	14068 <close@plt+0x310c>
   14024:	mov	r6, #-2147483648	; 0x80000000
   14028:	mvn	r4, #-2147483648	; 0x80000000
   1402c:	sdiv	r6, r6, r0
   14030:	cmp	r6, r7
   14034:	bge	14068 <close@plt+0x310c>
   14038:	b	14078 <close@plt+0x311c>
   1403c:	beq	14068 <close@plt+0x310c>
   14040:	mov	r6, #-2147483648	; 0x80000000
   14044:	mvn	r4, #-2147483648	; 0x80000000
   14048:	sdiv	r6, r6, r7
   1404c:	cmp	r6, r0
   14050:	bge	14068 <close@plt+0x310c>
   14054:	b	14078 <close@plt+0x311c>
   14058:	mvn	r4, #-2147483648	; 0x80000000
   1405c:	sdiv	r6, r4, r0
   14060:	cmp	r7, r6
   14064:	blt	14078 <close@plt+0x311c>
   14068:	mul	r6, r7, r0
   1406c:	mov	r4, #64	; 0x40
   14070:	cmp	r6, #63	; 0x3f
   14074:	bgt	14080 <close@plt+0x3124>
   14078:	sdiv	r7, r4, r0
   1407c:	mul	r6, r7, r0
   14080:	cmp	r5, #0
   14084:	moveq	r4, #0
   14088:	streq	r4, [r8]
   1408c:	sub	r4, r7, r1
   14090:	cmp	r4, r2
   14094:	bge	14140 <close@plt+0x31e4>
   14098:	add	r7, r1, r2
   1409c:	mov	r6, #0
   140a0:	mov	r2, #0
   140a4:	cmp	r7, r3
   140a8:	movwgt	r6, #1
   140ac:	cmn	r3, #1
   140b0:	movwgt	r2, #1
   140b4:	cmp	r7, r1
   140b8:	bvs	14174 <close@plt+0x3218>
   140bc:	ands	r1, r2, r6
   140c0:	bne	14174 <close@plt+0x3218>
   140c4:	cmn	r0, #1
   140c8:	ble	140f0 <close@plt+0x3194>
   140cc:	cmp	r0, #0
   140d0:	beq	1413c <close@plt+0x31e0>
   140d4:	cmn	r7, #1
   140d8:	ble	14114 <close@plt+0x31b8>
   140dc:	mvn	r1, #-2147483648	; 0x80000000
   140e0:	udiv	r1, r1, r0
   140e4:	cmp	r1, r7
   140e8:	bge	1413c <close@plt+0x31e0>
   140ec:	b	14174 <close@plt+0x3218>
   140f0:	cmn	r7, #1
   140f4:	ble	1412c <close@plt+0x31d0>
   140f8:	cmn	r0, #1
   140fc:	beq	1413c <close@plt+0x31e0>
   14100:	mov	r1, #-2147483648	; 0x80000000
   14104:	sdiv	r1, r1, r0
   14108:	cmp	r1, r7
   1410c:	bge	1413c <close@plt+0x31e0>
   14110:	b	14174 <close@plt+0x3218>
   14114:	beq	1413c <close@plt+0x31e0>
   14118:	mov	r1, #-2147483648	; 0x80000000
   1411c:	sdiv	r1, r1, r7
   14120:	cmp	r1, r0
   14124:	bge	1413c <close@plt+0x31e0>
   14128:	b	14174 <close@plt+0x3218>
   1412c:	mvn	r1, #-2147483648	; 0x80000000
   14130:	sdiv	r1, r1, r0
   14134:	cmp	r7, r1
   14138:	blt	14174 <close@plt+0x3218>
   1413c:	mul	r6, r7, r0
   14140:	mov	r0, r5
   14144:	mov	r1, r6
   14148:	bl	14384 <close@plt+0x3428>
   1414c:	cmp	r6, #0
   14150:	movwne	r6, #1
   14154:	cmp	r0, #0
   14158:	bne	1416c <close@plt+0x3210>
   1415c:	clz	r1, r5
   14160:	lsr	r1, r1, #5
   14164:	orrs	r1, r1, r6
   14168:	bne	14174 <close@plt+0x3218>
   1416c:	str	r7, [r8]
   14170:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14174:	bl	142bc <close@plt+0x3360>
   14178:	push	{fp, lr}
   1417c:	mov	fp, sp
   14180:	mov	r1, #1
   14184:	bl	14300 <close@plt+0x33a4>
   14188:	cmp	r0, #0
   1418c:	popne	{fp, pc}
   14190:	bl	142bc <close@plt+0x3360>
   14194:	push	{fp, lr}
   14198:	mov	fp, sp
   1419c:	bl	14300 <close@plt+0x33a4>
   141a0:	cmp	r0, #0
   141a4:	popne	{fp, pc}
   141a8:	bl	142bc <close@plt+0x3360>
   141ac:	push	{fp, lr}
   141b0:	mov	fp, sp
   141b4:	mov	r1, #1
   141b8:	bl	14300 <close@plt+0x33a4>
   141bc:	cmp	r0, #0
   141c0:	popne	{fp, pc}
   141c4:	bl	142bc <close@plt+0x3360>
   141c8:	push	{fp, lr}
   141cc:	mov	fp, sp
   141d0:	bl	14300 <close@plt+0x33a4>
   141d4:	cmp	r0, #0
   141d8:	popne	{fp, pc}
   141dc:	bl	142bc <close@plt+0x3360>
   141e0:	push	{r4, r5, fp, lr}
   141e4:	add	fp, sp, #8
   141e8:	mov	r5, r0
   141ec:	mov	r0, r1
   141f0:	mov	r4, r1
   141f4:	bl	14354 <close@plt+0x33f8>
   141f8:	cmp	r0, #0
   141fc:	beq	14210 <close@plt+0x32b4>
   14200:	mov	r1, r5
   14204:	mov	r2, r4
   14208:	pop	{r4, r5, fp, lr}
   1420c:	b	10d7c <memcpy@plt>
   14210:	bl	142bc <close@plt+0x3360>
   14214:	push	{r4, r5, fp, lr}
   14218:	add	fp, sp, #8
   1421c:	mov	r5, r0
   14220:	mov	r0, r1
   14224:	mov	r4, r1
   14228:	bl	14354 <close@plt+0x33f8>
   1422c:	cmp	r0, #0
   14230:	beq	14244 <close@plt+0x32e8>
   14234:	mov	r1, r5
   14238:	mov	r2, r4
   1423c:	pop	{r4, r5, fp, lr}
   14240:	b	10d7c <memcpy@plt>
   14244:	bl	142bc <close@plt+0x3360>
   14248:	push	{r4, r5, fp, lr}
   1424c:	add	fp, sp, #8
   14250:	mov	r5, r0
   14254:	add	r0, r1, #1
   14258:	mov	r4, r1
   1425c:	bl	14354 <close@plt+0x33f8>
   14260:	cmp	r0, #0
   14264:	beq	14280 <close@plt+0x3324>
   14268:	mov	r1, #0
   1426c:	mov	r2, r4
   14270:	strb	r1, [r0, r4]
   14274:	mov	r1, r5
   14278:	pop	{r4, r5, fp, lr}
   1427c:	b	10d7c <memcpy@plt>
   14280:	bl	142bc <close@plt+0x3360>
   14284:	push	{r4, r5, fp, lr}
   14288:	add	fp, sp, #8
   1428c:	mov	r4, r0
   14290:	bl	10e84 <strlen@plt>
   14294:	add	r5, r0, #1
   14298:	mov	r0, r5
   1429c:	bl	14354 <close@plt+0x33f8>
   142a0:	cmp	r0, #0
   142a4:	beq	142b8 <close@plt+0x335c>
   142a8:	mov	r1, r4
   142ac:	mov	r2, r5
   142b0:	pop	{r4, r5, fp, lr}
   142b4:	b	10d7c <memcpy@plt>
   142b8:	bl	142bc <close@plt+0x3360>
   142bc:	push	{fp, lr}
   142c0:	mov	fp, sp
   142c4:	movw	r0, #24796	; 0x60dc
   142c8:	movw	r1, #20804	; 0x5144
   142cc:	mov	r2, #5
   142d0:	movt	r0, #2
   142d4:	movt	r1, #1
   142d8:	ldr	r4, [r0]
   142dc:	mov	r0, #0
   142e0:	bl	10d94 <dcgettext@plt>
   142e4:	movw	r2, #19767	; 0x4d37
   142e8:	mov	r3, r0
   142ec:	mov	r0, r4
   142f0:	mov	r1, #0
   142f4:	movt	r2, #1
   142f8:	bl	10e0c <error@plt>
   142fc:	bl	10f50 <abort@plt>
   14300:	clz	r2, r1
   14304:	clz	r3, r0
   14308:	lsr	r2, r2, #5
   1430c:	lsr	r3, r3, #5
   14310:	orrs	r2, r3, r2
   14314:	movwne	r1, #1
   14318:	movwne	r0, #1
   1431c:	cmp	r1, #0
   14320:	beq	14350 <close@plt+0x33f4>
   14324:	mvn	r2, #-2147483648	; 0x80000000
   14328:	udiv	r2, r2, r1
   1432c:	cmp	r2, r0
   14330:	bcs	14350 <close@plt+0x33f4>
   14334:	push	{fp, lr}
   14338:	mov	fp, sp
   1433c:	bl	10e90 <__errno_location@plt>
   14340:	mov	r1, #12
   14344:	str	r1, [r0]
   14348:	mov	r0, #0
   1434c:	pop	{fp, pc}
   14350:	b	10d28 <calloc@plt>
   14354:	cmp	r0, #0
   14358:	movweq	r0, #1
   1435c:	cmn	r0, #1
   14360:	ble	14368 <close@plt+0x340c>
   14364:	b	10e24 <malloc@plt>
   14368:	push	{fp, lr}
   1436c:	mov	fp, sp
   14370:	bl	10e90 <__errno_location@plt>
   14374:	mov	r1, #12
   14378:	str	r1, [r0]
   1437c:	mov	r0, #0
   14380:	pop	{fp, pc}
   14384:	push	{fp, lr}
   14388:	mov	fp, sp
   1438c:	cmp	r0, #0
   14390:	beq	143ac <close@plt+0x3450>
   14394:	cmp	r1, #0
   14398:	beq	143b8 <close@plt+0x345c>
   1439c:	cmn	r1, #1
   143a0:	ble	143c4 <close@plt+0x3468>
   143a4:	pop	{fp, lr}
   143a8:	b	10dac <realloc@plt>
   143ac:	mov	r0, r1
   143b0:	pop	{fp, lr}
   143b4:	b	14354 <close@plt+0x33f8>
   143b8:	bl	14554 <close@plt+0x35f8>
   143bc:	mov	r0, #0
   143c0:	pop	{fp, pc}
   143c4:	bl	10e90 <__errno_location@plt>
   143c8:	mov	r1, #12
   143cc:	str	r1, [r0]
   143d0:	mov	r0, #0
   143d4:	pop	{fp, pc}
   143d8:	push	{r4, r5, r6, sl, fp, lr}
   143dc:	add	fp, sp, #16
   143e0:	mov	r4, r0
   143e4:	bl	10df4 <__fpending@plt>
   143e8:	ldr	r6, [r4]
   143ec:	mov	r5, r0
   143f0:	mov	r0, r4
   143f4:	bl	1445c <close@plt+0x3500>
   143f8:	tst	r6, #32
   143fc:	bne	14434 <close@plt+0x34d8>
   14400:	cmp	r0, #0
   14404:	mov	r4, r0
   14408:	mvnne	r4, #0
   1440c:	cmp	r5, #0
   14410:	bne	14440 <close@plt+0x34e4>
   14414:	cmp	r0, #0
   14418:	beq	14440 <close@plt+0x34e4>
   1441c:	bl	10e90 <__errno_location@plt>
   14420:	ldr	r0, [r0]
   14424:	subs	r4, r0, #9
   14428:	mvnne	r4, #0
   1442c:	mov	r0, r4
   14430:	pop	{r4, r5, r6, sl, fp, pc}
   14434:	mvn	r4, #0
   14438:	cmp	r0, #0
   1443c:	beq	14448 <close@plt+0x34ec>
   14440:	mov	r0, r4
   14444:	pop	{r4, r5, r6, sl, fp, pc}
   14448:	bl	10e90 <__errno_location@plt>
   1444c:	mov	r1, #0
   14450:	str	r1, [r0]
   14454:	mov	r0, r4
   14458:	pop	{r4, r5, r6, sl, fp, pc}
   1445c:	push	{r4, r5, r6, sl, fp, lr}
   14460:	add	fp, sp, #16
   14464:	sub	sp, sp, #8
   14468:	mov	r4, r0
   1446c:	bl	10ec0 <fileno@plt>
   14470:	cmn	r0, #1
   14474:	ble	144e8 <close@plt+0x358c>
   14478:	mov	r0, r4
   1447c:	bl	10e3c <__freading@plt>
   14480:	cmp	r0, #0
   14484:	beq	144b0 <close@plt+0x3554>
   14488:	mov	r0, r4
   1448c:	bl	10ec0 <fileno@plt>
   14490:	mov	r1, #1
   14494:	mov	r2, #0
   14498:	mov	r3, #0
   1449c:	str	r1, [sp]
   144a0:	bl	10ddc <lseek64@plt>
   144a4:	and	r0, r0, r1
   144a8:	cmn	r0, #1
   144ac:	beq	144e8 <close@plt+0x358c>
   144b0:	mov	r0, r4
   144b4:	bl	144f8 <close@plt+0x359c>
   144b8:	cmp	r0, #0
   144bc:	beq	144e8 <close@plt+0x358c>
   144c0:	bl	10e90 <__errno_location@plt>
   144c4:	ldr	r6, [r0]
   144c8:	mov	r5, r0
   144cc:	mov	r0, r4
   144d0:	bl	10ed8 <fclose@plt>
   144d4:	cmp	r6, #0
   144d8:	strne	r6, [r5]
   144dc:	mvnne	r0, #0
   144e0:	sub	sp, fp, #16
   144e4:	pop	{r4, r5, r6, sl, fp, pc}
   144e8:	mov	r0, r4
   144ec:	sub	sp, fp, #16
   144f0:	pop	{r4, r5, r6, sl, fp, lr}
   144f4:	b	10ed8 <fclose@plt>
   144f8:	push	{r4, sl, fp, lr}
   144fc:	add	fp, sp, #8
   14500:	sub	sp, sp, #8
   14504:	mov	r4, r0
   14508:	cmp	r0, #0
   1450c:	beq	14544 <close@plt+0x35e8>
   14510:	mov	r0, r4
   14514:	bl	10e3c <__freading@plt>
   14518:	cmp	r0, #0
   1451c:	beq	14544 <close@plt+0x35e8>
   14520:	ldrb	r0, [r4, #1]
   14524:	tst	r0, #1
   14528:	beq	14544 <close@plt+0x35e8>
   1452c:	mov	r0, #1
   14530:	mov	r2, #0
   14534:	mov	r3, #0
   14538:	str	r0, [sp]
   1453c:	mov	r0, r4
   14540:	bl	1457c <close@plt+0x3620>
   14544:	mov	r0, r4
   14548:	sub	sp, fp, #8
   1454c:	pop	{r4, sl, fp, lr}
   14550:	b	10d58 <fflush@plt>
   14554:	push	{r4, r5, r6, sl, fp, lr}
   14558:	add	fp, sp, #16
   1455c:	mov	r4, r0
   14560:	bl	10e90 <__errno_location@plt>
   14564:	ldr	r6, [r0]
   14568:	mov	r5, r0
   1456c:	mov	r0, r4
   14570:	bl	10d64 <free@plt>
   14574:	str	r6, [r5]
   14578:	pop	{r4, r5, r6, sl, fp, pc}
   1457c:	push	{r4, r5, r6, r7, fp, lr}
   14580:	add	fp, sp, #16
   14584:	sub	sp, sp, #8
   14588:	mov	r4, r0
   1458c:	ldr	r0, [r0, #4]
   14590:	mov	r5, r3
   14594:	mov	r6, r2
   14598:	ldr	r1, [r4, #8]
   1459c:	cmp	r1, r0
   145a0:	bne	145bc <close@plt+0x3660>
   145a4:	ldrd	r0, [r4, #16]
   145a8:	cmp	r1, r0
   145ac:	bne	145bc <close@plt+0x3660>
   145b0:	ldr	r0, [r4, #36]	; 0x24
   145b4:	cmp	r0, #0
   145b8:	beq	145d4 <close@plt+0x3678>
   145bc:	mov	r0, r4
   145c0:	mov	r2, r6
   145c4:	mov	r3, r5
   145c8:	sub	sp, fp, #16
   145cc:	pop	{r4, r5, r6, r7, fp, lr}
   145d0:	b	10ee4 <fseeko64@plt>
   145d4:	ldr	r7, [fp, #8]
   145d8:	mov	r0, r4
   145dc:	bl	10ec0 <fileno@plt>
   145e0:	mov	r2, r6
   145e4:	mov	r3, r5
   145e8:	str	r7, [sp]
   145ec:	bl	10ddc <lseek64@plt>
   145f0:	and	r2, r0, r1
   145f4:	cmn	r2, #1
   145f8:	beq	14618 <close@plt+0x36bc>
   145fc:	strd	r0, [r4, #80]	; 0x50
   14600:	ldr	r0, [r4]
   14604:	bic	r0, r0, #16
   14608:	str	r0, [r4]
   1460c:	mov	r0, #0
   14610:	sub	sp, fp, #16
   14614:	pop	{r4, r5, r6, r7, fp, pc}
   14618:	mvn	r0, #0
   1461c:	sub	sp, fp, #16
   14620:	pop	{r4, r5, r6, r7, fp, pc}
   14624:	push	{fp, lr}
   14628:	mov	fp, sp
   1462c:	mov	r0, #14
   14630:	bl	10f14 <nl_langinfo@plt>
   14634:	movw	r1, #18785	; 0x4961
   14638:	cmp	r0, #0
   1463c:	movt	r1, #1
   14640:	movne	r1, r0
   14644:	movw	r0, #20821	; 0x5155
   14648:	ldrb	r2, [r1]
   1464c:	movt	r0, #1
   14650:	cmp	r2, #0
   14654:	movne	r0, r1
   14658:	pop	{fp, pc}
   1465c:	push	{r4, r5, r6, r7, fp, lr}
   14660:	add	fp, sp, #16
   14664:	sub	sp, sp, #8
   14668:	cmp	r0, #0
   1466c:	add	r5, sp, #4
   14670:	mov	r7, r2
   14674:	mov	r4, r1
   14678:	movne	r5, r0
   1467c:	mov	r0, r5
   14680:	bl	10e00 <mbrtowc@plt>
   14684:	mov	r6, r0
   14688:	cmp	r7, #0
   1468c:	beq	146b4 <close@plt+0x3758>
   14690:	cmn	r6, #2
   14694:	bcc	146b4 <close@plt+0x3758>
   14698:	mov	r0, #0
   1469c:	bl	146fc <close@plt+0x37a0>
   146a0:	cmp	r0, #0
   146a4:	bne	146b4 <close@plt+0x3758>
   146a8:	ldrb	r0, [r4]
   146ac:	mov	r6, #1
   146b0:	str	r0, [r5]
   146b4:	mov	r0, r6
   146b8:	sub	sp, fp, #16
   146bc:	pop	{r4, r5, r6, r7, fp, pc}
   146c0:	cmp	r2, #0
   146c4:	beq	146f4 <close@plt+0x3798>
   146c8:	mvn	r3, #0
   146cc:	udiv	r3, r3, r2
   146d0:	cmp	r3, r1
   146d4:	bcs	146f4 <close@plt+0x3798>
   146d8:	push	{fp, lr}
   146dc:	mov	fp, sp
   146e0:	bl	10e90 <__errno_location@plt>
   146e4:	mov	r1, #12
   146e8:	str	r1, [r0]
   146ec:	mov	r0, #0
   146f0:	pop	{fp, pc}
   146f4:	mul	r1, r2, r1
   146f8:	b	14384 <close@plt+0x3428>
   146fc:	push	{r4, sl, fp, lr}
   14700:	add	fp, sp, #8
   14704:	sub	sp, sp, #264	; 0x108
   14708:	add	r1, sp, #7
   1470c:	movw	r2, #257	; 0x101
   14710:	bl	14768 <close@plt+0x380c>
   14714:	mov	r4, #0
   14718:	cmp	r0, #0
   1471c:	bne	1475c <close@plt+0x3800>
   14720:	movw	r1, #20827	; 0x515b
   14724:	add	r0, sp, #7
   14728:	mov	r2, #2
   1472c:	movt	r1, #1
   14730:	bl	10e78 <bcmp@plt>
   14734:	cmp	r0, #0
   14738:	beq	1475c <close@plt+0x3800>
   1473c:	movw	r1, #20829	; 0x515d
   14740:	add	r0, sp, #7
   14744:	mov	r2, #6
   14748:	movt	r1, #1
   1474c:	bl	10e78 <bcmp@plt>
   14750:	cmp	r0, #0
   14754:	mov	r4, r0
   14758:	movwne	r4, #1
   1475c:	mov	r0, r4
   14760:	sub	sp, fp, #8
   14764:	pop	{r4, sl, fp, pc}
   14768:	push	{r4, r5, r6, r7, fp, lr}
   1476c:	add	fp, sp, #16
   14770:	mov	r4, r1
   14774:	mov	r1, #0
   14778:	mov	r6, r2
   1477c:	bl	10efc <setlocale@plt>
   14780:	cmp	r0, #0
   14784:	beq	147b4 <close@plt+0x3858>
   14788:	mov	r7, r0
   1478c:	bl	10e84 <strlen@plt>
   14790:	cmp	r0, r6
   14794:	bcs	147d0 <close@plt+0x3874>
   14798:	add	r2, r0, #1
   1479c:	mov	r0, r4
   147a0:	mov	r1, r7
   147a4:	bl	10d7c <memcpy@plt>
   147a8:	mov	r5, #0
   147ac:	mov	r0, r5
   147b0:	pop	{r4, r5, r6, r7, fp, pc}
   147b4:	mov	r5, #22
   147b8:	cmp	r6, #0
   147bc:	beq	147f8 <close@plt+0x389c>
   147c0:	mov	r0, #0
   147c4:	strb	r0, [r4]
   147c8:	mov	r0, r5
   147cc:	pop	{r4, r5, r6, r7, fp, pc}
   147d0:	mov	r5, #34	; 0x22
   147d4:	cmp	r6, #0
   147d8:	beq	147f8 <close@plt+0x389c>
   147dc:	sub	r6, r6, #1
   147e0:	mov	r0, r4
   147e4:	mov	r1, r7
   147e8:	mov	r2, r6
   147ec:	bl	10d7c <memcpy@plt>
   147f0:	mov	r0, #0
   147f4:	strb	r0, [r4, r6]
   147f8:	mov	r0, r5
   147fc:	pop	{r4, r5, r6, r7, fp, pc}
   14800:	mov	r1, #0
   14804:	b	10efc <setlocale@plt>
   14808:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1480c:	mov	r7, r0
   14810:	ldr	r6, [pc, #72]	; 14860 <close@plt+0x3904>
   14814:	ldr	r5, [pc, #72]	; 14864 <close@plt+0x3908>
   14818:	add	r6, pc, r6
   1481c:	add	r5, pc, r5
   14820:	sub	r6, r6, r5
   14824:	mov	r8, r1
   14828:	mov	r9, r2
   1482c:	bl	10d08 <calloc@plt-0x20>
   14830:	asrs	r6, r6, #2
   14834:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   14838:	mov	r4, #0
   1483c:	add	r4, r4, #1
   14840:	ldr	r3, [r5], #4
   14844:	mov	r2, r9
   14848:	mov	r1, r8
   1484c:	mov	r0, r7
   14850:	blx	r3
   14854:	cmp	r6, r4
   14858:	bne	1483c <close@plt+0x38e0>
   1485c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14860:	andeq	r1, r1, ip, ror #13
   14864:	andeq	r1, r1, r4, ror #13
   14868:	bx	lr
   1486c:	ldr	r3, [pc, #12]	; 14880 <close@plt+0x3924>
   14870:	mov	r1, #0
   14874:	add	r3, pc, r3
   14878:	ldr	r2, [r3]
   1487c:	b	10e9c <__cxa_atexit@plt>
   14880:	andeq	r1, r1, r8, asr r8

Disassembly of section .fini:

00014884 <.fini>:
   14884:	push	{r3, lr}
   14888:	pop	{r3, pc}
