{
  "module_name": "memory.json",
  "hash_id": "4be41d3ede0460fb1d3d63edc7c606b32c32e4ed670d3c60c8139e3398851f2c",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/bonnell/memory.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"Nonzero segbase 1 bubble\",\n        \"EventCode\": \"0x5\",\n        \"EventName\": \"MISALIGN_MEM_REF.BUBBLE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x97\"\n    },\n    {\n        \"BriefDescription\": \"Nonzero segbase load 1 bubble\",\n        \"EventCode\": \"0x5\",\n        \"EventName\": \"MISALIGN_MEM_REF.LD_BUBBLE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x91\"\n    },\n    {\n        \"BriefDescription\": \"Load splits\",\n        \"EventCode\": \"0x5\",\n        \"EventName\": \"MISALIGN_MEM_REF.LD_SPLIT\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x9\"\n    },\n    {\n        \"BriefDescription\": \"Load splits (At Retirement)\",\n        \"EventCode\": \"0x5\",\n        \"EventName\": \"MISALIGN_MEM_REF.LD_SPLIT.AR\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x89\"\n    },\n    {\n        \"BriefDescription\": \"Nonzero segbase ld-op-st 1 bubble\",\n        \"EventCode\": \"0x5\",\n        \"EventName\": \"MISALIGN_MEM_REF.RMW_BUBBLE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x94\"\n    },\n    {\n        \"BriefDescription\": \"ld-op-st splits\",\n        \"EventCode\": \"0x5\",\n        \"EventName\": \"MISALIGN_MEM_REF.RMW_SPLIT\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x8c\"\n    },\n    {\n        \"BriefDescription\": \"Memory references that cross an 8-byte boundary.\",\n        \"EventCode\": \"0x5\",\n        \"EventName\": \"MISALIGN_MEM_REF.SPLIT\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0xf\"\n    },\n    {\n        \"BriefDescription\": \"Memory references that cross an 8-byte boundary (At Retirement)\",\n        \"EventCode\": \"0x5\",\n        \"EventName\": \"MISALIGN_MEM_REF.SPLIT.AR\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x8f\"\n    },\n    {\n        \"BriefDescription\": \"Nonzero segbase store 1 bubble\",\n        \"EventCode\": \"0x5\",\n        \"EventName\": \"MISALIGN_MEM_REF.ST_BUBBLE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x92\"\n    },\n    {\n        \"BriefDescription\": \"Store splits\",\n        \"EventCode\": \"0x5\",\n        \"EventName\": \"MISALIGN_MEM_REF.ST_SPLIT\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0xa\"\n    },\n    {\n        \"BriefDescription\": \"Store splits (Ar Retirement)\",\n        \"EventCode\": \"0x5\",\n        \"EventName\": \"MISALIGN_MEM_REF.ST_SPLIT.AR\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x8a\"\n    },\n    {\n        \"BriefDescription\": \"L1 hardware prefetch request\",\n        \"EventCode\": \"0x7\",\n        \"EventName\": \"PREFETCH.HW_PREFETCH\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Streaming SIMD Extensions (SSE) Prefetch NTA instructions executed\",\n        \"EventCode\": \"0x7\",\n        \"EventName\": \"PREFETCH.PREFETCHNTA\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x88\"\n    },\n    {\n        \"BriefDescription\": \"Streaming SIMD Extensions (SSE) PrefetchT0 instructions executed.\",\n        \"EventCode\": \"0x7\",\n        \"EventName\": \"PREFETCH.PREFETCHT0\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x81\"\n    },\n    {\n        \"BriefDescription\": \"Streaming SIMD Extensions (SSE) PrefetchT1 instructions executed.\",\n        \"EventCode\": \"0x7\",\n        \"EventName\": \"PREFETCH.PREFETCHT1\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x82\"\n    },\n    {\n        \"BriefDescription\": \"Streaming SIMD Extensions (SSE) PrefetchT2 instructions executed.\",\n        \"EventCode\": \"0x7\",\n        \"EventName\": \"PREFETCH.PREFETCHT2\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x84\"\n    },\n    {\n        \"BriefDescription\": \"Any Software prefetch\",\n        \"EventCode\": \"0x7\",\n        \"EventName\": \"PREFETCH.SOFTWARE_PREFETCH\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0xf\"\n    },\n    {\n        \"BriefDescription\": \"Any Software prefetch\",\n        \"EventCode\": \"0x7\",\n        \"EventName\": \"PREFETCH.SOFTWARE_PREFETCH.AR\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x8f\"\n    },\n    {\n        \"BriefDescription\": \"Streaming SIMD Extensions (SSE) PrefetchT1 and PrefetchT2 instructions executed\",\n        \"EventCode\": \"0x7\",\n        \"EventName\": \"PREFETCH.SW_L2\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x86\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}