#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: WzyNoEmo
Generated by Fabric Compiler (version 2022.1 build 99559) at Sat Jul  8 13:53:41 2023
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
W: Flow-4065: The port rx_clki has a sdc constraint, but it do not connect to any pin.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock rx_clki is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock HCLK is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'ov5640_ddr/coms1_reg_config/config_step_0/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ov5640_ddr/coms1_reg_config/config_step_1/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ov5640_ddr/coms1_reg_config/config_step_2/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ov5640_ddr/coms1_reg_config/reg_conf_done_reg/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ov5640_ddr/coms1_reg_config/reg_data/iGopDrm/CLKA[0]' (gopDRM.CLKA[0]) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ov5640_ddr/coms1_reg_config/reg_data/iGopDrm/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ov5640_ddr/coms1_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ov5640_ddr/coms1_reg_config/reg_index[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ov5640_ddr/coms1_reg_config/reg_index[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ov5640_ddr/coms1_reg_config/reg_index[6]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ov5640_ddr/coms1_reg_config/reg_index[8]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ov5640_ddr/coms1_reg_config/start/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ov5640_ddr/coms1_reg_config/u1/cyc_count[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ov5640_ddr/coms1_reg_config/u1/cyc_count[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ov5640_ddr/coms1_reg_config/u1/cyc_count[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ov5640_ddr/coms1_reg_config/u1/cyc_count[5]/opit_0_inv_AQ_perm/CLK' (gopAQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ov5640_ddr/coms1_reg_config/u1/reg_sdat/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ov5640_ddr/coms1_reg_config/u1/sclk/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ov5640_ddr/coms1_reg_config/u1/tr_end/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ov5640_ddr/coms2_reg_config/config_step_0/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ov5640_ddr/coms2_reg_config/config_step_1/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ov5640_ddr/coms2_reg_config/config_step_2/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ov5640_ddr/coms2_reg_config/reg_conf_done_reg/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ov5640_ddr/coms2_reg_config/reg_data/iGopDrm/CLKA[0]' (gopDRM.CLKA[0]) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ov5640_ddr/coms2_reg_config/reg_data/iGopDrm/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ov5640_ddr/coms2_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ov5640_ddr/coms2_reg_config/reg_index[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ov5640_ddr/coms2_reg_config/reg_index[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ov5640_ddr/coms2_reg_config/reg_index[6]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ov5640_ddr/coms2_reg_config/reg_index[8]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ov5640_ddr/coms2_reg_config/start/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ov5640_ddr/coms2_reg_config/u1/cyc_count[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ov5640_ddr/coms2_reg_config/u1/cyc_count[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ov5640_ddr/coms2_reg_config/u1/cyc_count[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ov5640_ddr/coms2_reg_config/u1/cyc_count[5]/opit_0_inv_AQ_perm/CLK' (gopAQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ov5640_ddr/coms2_reg_config/u1/reg_sdat/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ov5640_ddr/coms2_reg_config/u1/sclk/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ov5640_ddr/coms2_reg_config/u1/tr_end/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/U_INST/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RX2_CLK_FR_CORE' (gopHSST.RX2_CLK_FR_CORE) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/U_INST/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/RX3_CLK_FR_CORE' (gopHSST.RX3_CLK_FR_CORE) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/U_INST/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TX2_CLK_FR_CORE' (gopHSST.TX2_CLK_FR_CORE) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/U_INST/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst/TX3_CLK_FR_CORE' (gopHSST.TX3_CLK_FR_CORE) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/rd_en/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/rd_en_1d/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/rd_fsync_1d/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/rd_fsync_2d/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/rd_fsync_3d/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/rd_pulse_1d/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/rd_pulse_2d/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/rd_pulse_3d/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK' (gopA2Q1.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/rwptr2[0]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/rwptr2[3]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/rwptr2[6]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/rwptr2[7]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/rwptr2[10]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/rwptr2[11]/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_pix_cnt[0]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_pix_cnt[2]/opit_0_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_pix_cnt[4]/opit_0_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_pix_cnt[6]/opit_0_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_pix_cnt[8]/opit_0_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_pix_cnt[10]/opit_0_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_hsst_ddr/tx_pix_cnt[11]/opit_0_AQ/CLK' (gopAQ.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'cmos1_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos1_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos1_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos1_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos2_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos2_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos2_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos2_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'i2c0_sck' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'i2c0_sck' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'i2c0_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'i2c0_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'iic_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'iic_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'iic_tx_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'iic_tx_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[16]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[16]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[17]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[17]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[18]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[18]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[19]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[19]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[20]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[20]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[21]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[21]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[22]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[22]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[23]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[23]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[24]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[24]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[25]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[25]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[26]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[26]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[27]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[27]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[28]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[28]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[29]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[29]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[30]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[30]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[31]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[31]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs_n[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs_n[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs_n[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs_n[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs_n[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'LED[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'TX' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos1_reset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos2_reset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'de_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hs_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'iic_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'iic_tx_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l0_sgmii_clk_shft' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cas_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ck_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cke' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cs_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dm[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dm[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dm[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dm[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_odt' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ras_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_rst_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_we_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_p_l2txn' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_p_l2txp' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_p_l3txn' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'o_p_l3txp' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_tx_en' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_txd3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pixclk_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rstn_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_cs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi0_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tx_disable[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tx_disable[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vs_out' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'RX' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b_in[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b_in[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b_in[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b_in[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b_in[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b_in[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b_in[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b_in[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_href' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_vsync' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_href' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_vsync' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'de_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'g_in[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'g_in[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'g_in[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'g_in[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'g_in[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'g_in[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'g_in[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'g_in[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_in0' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'gpio_in1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hs_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_p_l2rxn' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_p_l2rxp' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_p_l3rxn' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_p_l3rxp' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_p_refckn_0' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'i_p_refckp_0' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rx_dv' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd0' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'phy_rxd3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pixclk_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'r_in[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'r_in[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'r_in[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'r_in[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'r_in[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'r_in[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'r_in[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'r_in[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi0_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vs_in' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:26s
Action report_timing: CPU time elapsed is 0h:0m:19s
Action report_timing: Process CPU time elapsed is 0h:0m:19s
Current time: Sat Jul  8 13:54:01 2023
Action report_timing: Peak memory pool usage is 840 MB
