#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001efc0d5ca90 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001efc0dee800_0 .net "PC", 31 0, L_000001efc0e7c0a0;  1 drivers
v000001efc0dedb80_0 .net "cycles_consumed", 31 0, v000001efc0def200_0;  1 drivers
v000001efc0dedfe0_0 .var "input_clk", 0 0;
v000001efc0dee080_0 .var "rst", 0 0;
S_000001efc0b89f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001efc0d5ca90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001efc0d31000 .functor NOR 1, v000001efc0dedfe0_0, v000001efc0ddf4f0_0, C4<0>, C4<0>;
L_000001efc0d32260 .functor AND 1, v000001efc0dc24b0_0, v000001efc0dc2410_0, C4<1>, C4<1>;
L_000001efc0d31380 .functor AND 1, L_000001efc0d32260, L_000001efc0dee1c0, C4<1>, C4<1>;
L_000001efc0d309e0 .functor AND 1, v000001efc0db24f0_0, v000001efc0db4390_0, C4<1>, C4<1>;
L_000001efc0d31310 .functor AND 1, L_000001efc0d309e0, L_000001efc0def3e0, C4<1>, C4<1>;
L_000001efc0d32030 .functor AND 1, v000001efc0ddf310_0, v000001efc0ddf270_0, C4<1>, C4<1>;
L_000001efc0d315b0 .functor AND 1, L_000001efc0d32030, L_000001efc0defac0, C4<1>, C4<1>;
L_000001efc0d31690 .functor AND 1, v000001efc0dc24b0_0, v000001efc0dc2410_0, C4<1>, C4<1>;
L_000001efc0d31700 .functor AND 1, L_000001efc0d31690, L_000001efc0deeee0, C4<1>, C4<1>;
L_000001efc0d30c10 .functor AND 1, v000001efc0db24f0_0, v000001efc0db4390_0, C4<1>, C4<1>;
L_000001efc0d307b0 .functor AND 1, L_000001efc0d30c10, L_000001efc0dee620, C4<1>, C4<1>;
L_000001efc0d31bd0 .functor AND 1, v000001efc0ddf310_0, v000001efc0ddf270_0, C4<1>, C4<1>;
L_000001efc0d31850 .functor AND 1, L_000001efc0d31bd0, L_000001efc0dee6c0, C4<1>, C4<1>;
L_000001efc0df6850 .functor NOT 1, L_000001efc0d31000, C4<0>, C4<0>, C4<0>;
L_000001efc0df5510 .functor NOT 1, L_000001efc0d31000, C4<0>, C4<0>, C4<0>;
L_000001efc0e5ecb0 .functor NOT 1, L_000001efc0d31000, C4<0>, C4<0>, C4<0>;
L_000001efc0e601b0 .functor NOT 1, L_000001efc0d31000, C4<0>, C4<0>, C4<0>;
L_000001efc0e60220 .functor NOT 1, L_000001efc0d31000, C4<0>, C4<0>, C4<0>;
L_000001efc0e7c0a0 .functor BUFZ 32, v000001efc0ddc930_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001efc0ddfd10_0 .net "EX1_ALU_OPER1", 31 0, L_000001efc0df6690;  1 drivers
v000001efc0dde730_0 .net "EX1_ALU_OPER2", 31 0, L_000001efc0e5e850;  1 drivers
v000001efc0ddda10_0 .net "EX1_PC", 31 0, v000001efc0dc4e90_0;  1 drivers
v000001efc0dde050_0 .net "EX1_PFC", 31 0, v000001efc0dc5b10_0;  1 drivers
v000001efc0dde2d0_0 .net "EX1_PFC_to_IF", 31 0, L_000001efc0df3c60;  1 drivers
v000001efc0dddc90_0 .net "EX1_forward_to_B", 31 0, v000001efc0dc5610_0;  1 drivers
v000001efc0dddd30_0 .net "EX1_is_beq", 0 0, v000001efc0dc5bb0_0;  1 drivers
v000001efc0ddddd0_0 .net "EX1_is_bne", 0 0, v000001efc0dc4f30_0;  1 drivers
v000001efc0de0a30_0 .net "EX1_is_jal", 0 0, v000001efc0dc4850_0;  1 drivers
v000001efc0de0850_0 .net "EX1_is_jr", 0 0, v000001efc0dc5430_0;  1 drivers
v000001efc0de00d0_0 .net "EX1_is_oper2_immed", 0 0, v000001efc0dc48f0_0;  1 drivers
v000001efc0de0f30_0 .net "EX1_memread", 0 0, v000001efc0dc4a30_0;  1 drivers
v000001efc0de0030_0 .net "EX1_memwrite", 0 0, v000001efc0dc51b0_0;  1 drivers
v000001efc0de08f0_0 .net "EX1_opcode", 11 0, v000001efc0dc57f0_0;  1 drivers
v000001efc0de0210_0 .net "EX1_predicted", 0 0, v000001efc0dc4530_0;  1 drivers
v000001efc0de1e30_0 .net "EX1_rd_ind", 4 0, v000001efc0dc4ad0_0;  1 drivers
v000001efc0de0670_0 .net "EX1_rd_indzero", 0 0, v000001efc0dc5110_0;  1 drivers
v000001efc0de0ad0_0 .net "EX1_regwrite", 0 0, v000001efc0dc5390_0;  1 drivers
v000001efc0de0d50_0 .net "EX1_rs1", 31 0, v000001efc0dc4c10_0;  1 drivers
v000001efc0de12f0_0 .net "EX1_rs1_ind", 4 0, v000001efc0dc4d50_0;  1 drivers
v000001efc0de0b70_0 .net "EX1_rs2", 31 0, v000001efc0dc4fd0_0;  1 drivers
v000001efc0de2470_0 .net "EX1_rs2_ind", 4 0, v000001efc0dc54d0_0;  1 drivers
v000001efc0de1750_0 .net "EX1_rs2_out", 31 0, L_000001efc0e5eaf0;  1 drivers
v000001efc0de07b0_0 .net "EX2_ALU_OPER1", 31 0, v000001efc0dc4030_0;  1 drivers
v000001efc0de0c10_0 .net "EX2_ALU_OPER2", 31 0, v000001efc0dc2b90_0;  1 drivers
v000001efc0de0cb0_0 .net "EX2_ALU_OUT", 31 0, L_000001efc0df4700;  1 drivers
v000001efc0de2510_0 .net "EX2_PC", 31 0, v000001efc0dc2c30_0;  1 drivers
v000001efc0de1ed0_0 .net "EX2_PFC_to_IF", 31 0, v000001efc0dc2cd0_0;  1 drivers
v000001efc0de20b0_0 .net "EX2_forward_to_B", 31 0, v000001efc0dc3bd0_0;  1 drivers
v000001efc0de21f0_0 .net "EX2_is_beq", 0 0, v000001efc0dc40d0_0;  1 drivers
v000001efc0de0df0_0 .net "EX2_is_bne", 0 0, v000001efc0dc1d30_0;  1 drivers
v000001efc0de1890_0 .net "EX2_is_jal", 0 0, v000001efc0dc2370_0;  1 drivers
v000001efc0de0990_0 .net "EX2_is_jr", 0 0, v000001efc0dc2f50_0;  1 drivers
v000001efc0de0530_0 .net "EX2_is_oper2_immed", 0 0, v000001efc0dc2d70_0;  1 drivers
v000001efc0de2330_0 .net "EX2_memread", 0 0, v000001efc0dc4170_0;  1 drivers
v000001efc0de1cf0_0 .net "EX2_memwrite", 0 0, v000001efc0dc2050_0;  1 drivers
v000001efc0de25b0_0 .net "EX2_opcode", 11 0, v000001efc0dc20f0_0;  1 drivers
v000001efc0de05d0_0 .net "EX2_predicted", 0 0, v000001efc0dc2190_0;  1 drivers
v000001efc0de0fd0_0 .net "EX2_rd_ind", 4 0, v000001efc0dc2230_0;  1 drivers
v000001efc0de1070_0 .net "EX2_rd_indzero", 0 0, v000001efc0dc2410_0;  1 drivers
v000001efc0de2290_0 .net "EX2_regwrite", 0 0, v000001efc0dc24b0_0;  1 drivers
v000001efc0de1110_0 .net "EX2_rs1", 31 0, v000001efc0dc36d0_0;  1 drivers
v000001efc0de1b10_0 .net "EX2_rs1_ind", 4 0, v000001efc0dc2ff0_0;  1 drivers
v000001efc0de1390_0 .net "EX2_rs2_ind", 4 0, v000001efc0dc2690_0;  1 drivers
v000001efc0ddff90_0 .net "EX2_rs2_out", 31 0, v000001efc0dc34f0_0;  1 drivers
v000001efc0de2150_0 .net "ID_INST", 31 0, v000001efc0dce220_0;  1 drivers
v000001efc0de1c50_0 .net "ID_PC", 31 0, v000001efc0dce2c0_0;  1 drivers
v000001efc0de1f70_0 .net "ID_PFC_to_EX", 31 0, L_000001efc0df0d80;  1 drivers
v000001efc0de1250_0 .net "ID_PFC_to_IF", 31 0, L_000001efc0defca0;  1 drivers
v000001efc0de2650_0 .net "ID_forward_to_B", 31 0, L_000001efc0df1460;  1 drivers
v000001efc0de11b0_0 .net "ID_is_beq", 0 0, L_000001efc0df13c0;  1 drivers
v000001efc0ddfef0_0 .net "ID_is_bne", 0 0, L_000001efc0df16e0;  1 drivers
v000001efc0de1a70_0 .net "ID_is_j", 0 0, L_000001efc0df3f80;  1 drivers
v000001efc0de0710_0 .net "ID_is_jal", 0 0, L_000001efc0df47a0;  1 drivers
v000001efc0de2010_0 .net "ID_is_jr", 0 0, L_000001efc0df1820;  1 drivers
v000001efc0de0350_0 .net "ID_is_oper2_immed", 0 0, L_000001efc0df6bd0;  1 drivers
v000001efc0de1bb0_0 .net "ID_memread", 0 0, L_000001efc0df3940;  1 drivers
v000001efc0de1430_0 .net "ID_memwrite", 0 0, L_000001efc0df4020;  1 drivers
v000001efc0de14d0_0 .net "ID_opcode", 11 0, v000001efc0de2790_0;  1 drivers
v000001efc0de1570_0 .net "ID_predicted", 0 0, v000001efc0dc8dc0_0;  1 drivers
v000001efc0de0170_0 .net "ID_rd_ind", 4 0, v000001efc0de2d30_0;  1 drivers
v000001efc0de0e90_0 .net "ID_regwrite", 0 0, L_000001efc0df4840;  1 drivers
v000001efc0de1610_0 .net "ID_rs1", 31 0, v000001efc0dcba20_0;  1 drivers
v000001efc0de1d90_0 .net "ID_rs1_ind", 4 0, v000001efc0de2830_0;  1 drivers
v000001efc0de16b0_0 .net "ID_rs2", 31 0, v000001efc0dcb840_0;  1 drivers
v000001efc0de23d0_0 .net "ID_rs2_ind", 4 0, v000001efc0de2a10_0;  1 drivers
v000001efc0de17f0_0 .net "IF_INST", 31 0, L_000001efc0df6d90;  1 drivers
v000001efc0de1930_0 .net "IF_pc", 31 0, v000001efc0ddc930_0;  1 drivers
v000001efc0de03f0_0 .net "MEM_ALU_OUT", 31 0, v000001efc0db3ad0_0;  1 drivers
v000001efc0de02b0_0 .net "MEM_Data_mem_out", 31 0, v000001efc0ddea50_0;  1 drivers
v000001efc0de0490_0 .net "MEM_memread", 0 0, v000001efc0db3b70_0;  1 drivers
v000001efc0de19d0_0 .net "MEM_memwrite", 0 0, v000001efc0db2a90_0;  1 drivers
v000001efc0dedc20_0 .net "MEM_opcode", 11 0, v000001efc0db32b0_0;  1 drivers
v000001efc0def020_0 .net "MEM_rd_ind", 4 0, v000001efc0db2810_0;  1 drivers
v000001efc0dee8a0_0 .net "MEM_rd_indzero", 0 0, v000001efc0db4390_0;  1 drivers
v000001efc0defc00_0 .net "MEM_regwrite", 0 0, v000001efc0db24f0_0;  1 drivers
v000001efc0dedd60_0 .net "MEM_rs2", 31 0, v000001efc0db3c10_0;  1 drivers
v000001efc0dede00_0 .net "PC", 31 0, L_000001efc0e7c0a0;  alias, 1 drivers
v000001efc0def660_0 .net "STALL_ID1_FLUSH", 0 0, v000001efc0dc88c0_0;  1 drivers
v000001efc0dedcc0_0 .net "STALL_ID2_FLUSH", 0 0, v000001efc0dc6d40_0;  1 drivers
v000001efc0dee940_0 .net "STALL_IF_FLUSH", 0 0, v000001efc0dc9ae0_0;  1 drivers
v000001efc0ded900_0 .net "WB_ALU_OUT", 31 0, v000001efc0ddf130_0;  1 drivers
v000001efc0def340_0 .net "WB_Data_mem_out", 31 0, v000001efc0ddd830_0;  1 drivers
v000001efc0defb60_0 .net "WB_memread", 0 0, v000001efc0ddfa90_0;  1 drivers
v000001efc0deef80_0 .net "WB_rd_ind", 4 0, v000001efc0dde4b0_0;  1 drivers
v000001efc0deed00_0 .net "WB_rd_indzero", 0 0, v000001efc0ddf270_0;  1 drivers
v000001efc0deea80_0 .net "WB_regwrite", 0 0, v000001efc0ddf310_0;  1 drivers
v000001efc0def2a0_0 .net "Wrong_prediction", 0 0, L_000001efc0e600d0;  1 drivers
v000001efc0def520_0 .net *"_ivl_1", 0 0, L_000001efc0d32260;  1 drivers
v000001efc0ded4a0_0 .net *"_ivl_13", 0 0, L_000001efc0d32030;  1 drivers
v000001efc0ded540_0 .net *"_ivl_14", 0 0, L_000001efc0defac0;  1 drivers
v000001efc0def0c0_0 .net *"_ivl_19", 0 0, L_000001efc0d31690;  1 drivers
v000001efc0deeda0_0 .net *"_ivl_2", 0 0, L_000001efc0dee1c0;  1 drivers
v000001efc0deeb20_0 .net *"_ivl_20", 0 0, L_000001efc0deeee0;  1 drivers
v000001efc0def5c0_0 .net *"_ivl_25", 0 0, L_000001efc0d30c10;  1 drivers
v000001efc0defa20_0 .net *"_ivl_26", 0 0, L_000001efc0dee620;  1 drivers
v000001efc0dee9e0_0 .net *"_ivl_31", 0 0, L_000001efc0d31bd0;  1 drivers
v000001efc0ded680_0 .net *"_ivl_32", 0 0, L_000001efc0dee6c0;  1 drivers
v000001efc0dee440_0 .net *"_ivl_40", 31 0, L_000001efc0df3760;  1 drivers
L_000001efc0e10c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001efc0dee120_0 .net *"_ivl_43", 26 0, L_000001efc0e10c58;  1 drivers
L_000001efc0e10ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001efc0ded9a0_0 .net/2u *"_ivl_44", 31 0, L_000001efc0e10ca0;  1 drivers
v000001efc0deebc0_0 .net *"_ivl_52", 31 0, L_000001efc0e66050;  1 drivers
L_000001efc0e10d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001efc0deec60_0 .net *"_ivl_55", 26 0, L_000001efc0e10d30;  1 drivers
L_000001efc0e10d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001efc0def700_0 .net/2u *"_ivl_56", 31 0, L_000001efc0e10d78;  1 drivers
v000001efc0ded5e0_0 .net *"_ivl_7", 0 0, L_000001efc0d309e0;  1 drivers
v000001efc0ded720_0 .net *"_ivl_8", 0 0, L_000001efc0def3e0;  1 drivers
v000001efc0ded7c0_0 .net "alu_selA", 1 0, L_000001efc0dee580;  1 drivers
v000001efc0def160_0 .net "alu_selB", 1 0, L_000001efc0df0740;  1 drivers
v000001efc0dedea0_0 .net "clk", 0 0, L_000001efc0d31000;  1 drivers
v000001efc0def200_0 .var "cycles_consumed", 31 0;
v000001efc0def7a0_0 .net "exhaz", 0 0, L_000001efc0d31310;  1 drivers
v000001efc0deee40_0 .net "exhaz2", 0 0, L_000001efc0d307b0;  1 drivers
v000001efc0dee3a0_0 .net "hlt", 0 0, v000001efc0ddf4f0_0;  1 drivers
v000001efc0dee760_0 .net "idhaz", 0 0, L_000001efc0d31380;  1 drivers
v000001efc0ded860_0 .net "idhaz2", 0 0, L_000001efc0d31700;  1 drivers
v000001efc0def840_0 .net "if_id_write", 0 0, v000001efc0dcae40_0;  1 drivers
v000001efc0def8e0_0 .net "input_clk", 0 0, v000001efc0dedfe0_0;  1 drivers
v000001efc0def480_0 .net "is_branch_and_taken", 0 0, L_000001efc0df6230;  1 drivers
v000001efc0deda40_0 .net "memhaz", 0 0, L_000001efc0d315b0;  1 drivers
v000001efc0dee4e0_0 .net "memhaz2", 0 0, L_000001efc0d31850;  1 drivers
v000001efc0dedae0_0 .net "pc_src", 2 0, L_000001efc0df1aa0;  1 drivers
v000001efc0dedf40_0 .net "pc_write", 0 0, v000001efc0dca440_0;  1 drivers
v000001efc0dee260_0 .net "rst", 0 0, v000001efc0dee080_0;  1 drivers
v000001efc0def980_0 .net "store_rs2_forward", 1 0, L_000001efc0df2040;  1 drivers
v000001efc0dee300_0 .net "wdata_to_reg_file", 31 0, L_000001efc0e7c260;  1 drivers
E_000001efc0d3a260/0 .event negedge, v000001efc0dc7c40_0;
E_000001efc0d3a260/1 .event posedge, v000001efc0db2310_0;
E_000001efc0d3a260 .event/or E_000001efc0d3a260/0, E_000001efc0d3a260/1;
L_000001efc0dee1c0 .cmp/eq 5, v000001efc0dc2230_0, v000001efc0dc4d50_0;
L_000001efc0def3e0 .cmp/eq 5, v000001efc0db2810_0, v000001efc0dc4d50_0;
L_000001efc0defac0 .cmp/eq 5, v000001efc0dde4b0_0, v000001efc0dc4d50_0;
L_000001efc0deeee0 .cmp/eq 5, v000001efc0dc2230_0, v000001efc0dc54d0_0;
L_000001efc0dee620 .cmp/eq 5, v000001efc0db2810_0, v000001efc0dc54d0_0;
L_000001efc0dee6c0 .cmp/eq 5, v000001efc0dde4b0_0, v000001efc0dc54d0_0;
L_000001efc0df3760 .concat [ 5 27 0 0], v000001efc0de2d30_0, L_000001efc0e10c58;
L_000001efc0df4200 .cmp/ne 32, L_000001efc0df3760, L_000001efc0e10ca0;
L_000001efc0e66050 .concat [ 5 27 0 0], v000001efc0dc2230_0, L_000001efc0e10d30;
L_000001efc0e64c50 .cmp/ne 32, L_000001efc0e66050, L_000001efc0e10d78;
S_000001efc0b0d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001efc0b89f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001efc0d31620 .functor NOT 1, L_000001efc0d31310, C4<0>, C4<0>, C4<0>;
L_000001efc0d322d0 .functor AND 1, L_000001efc0d315b0, L_000001efc0d31620, C4<1>, C4<1>;
L_000001efc0d31b60 .functor OR 1, L_000001efc0d31380, L_000001efc0d322d0, C4<0>, C4<0>;
L_000001efc0d317e0 .functor OR 1, L_000001efc0d31380, L_000001efc0d31310, C4<0>, C4<0>;
v000001efc0d5bb70_0 .net *"_ivl_12", 0 0, L_000001efc0d317e0;  1 drivers
v000001efc0d5ad10_0 .net *"_ivl_2", 0 0, L_000001efc0d31620;  1 drivers
v000001efc0d5b350_0 .net *"_ivl_5", 0 0, L_000001efc0d322d0;  1 drivers
v000001efc0d5bad0_0 .net *"_ivl_7", 0 0, L_000001efc0d31b60;  1 drivers
v000001efc0d5b490_0 .net "alu_selA", 1 0, L_000001efc0dee580;  alias, 1 drivers
v000001efc0d5ac70_0 .net "exhaz", 0 0, L_000001efc0d31310;  alias, 1 drivers
v000001efc0d5a950_0 .net "idhaz", 0 0, L_000001efc0d31380;  alias, 1 drivers
v000001efc0d5b210_0 .net "memhaz", 0 0, L_000001efc0d315b0;  alias, 1 drivers
L_000001efc0dee580 .concat8 [ 1 1 0 0], L_000001efc0d31b60, L_000001efc0d317e0;
S_000001efc0b0d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001efc0b89f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001efc0d30820 .functor NOT 1, L_000001efc0d307b0, C4<0>, C4<0>, C4<0>;
L_000001efc0d30a50 .functor AND 1, L_000001efc0d31850, L_000001efc0d30820, C4<1>, C4<1>;
L_000001efc0d31c40 .functor OR 1, L_000001efc0d31700, L_000001efc0d30a50, C4<0>, C4<0>;
L_000001efc0d31d20 .functor NOT 1, v000001efc0dc48f0_0, C4<0>, C4<0>, C4<0>;
L_000001efc0d31930 .functor AND 1, L_000001efc0d31c40, L_000001efc0d31d20, C4<1>, C4<1>;
L_000001efc0d30ba0 .functor OR 1, L_000001efc0d31700, L_000001efc0d307b0, C4<0>, C4<0>;
L_000001efc0d30c80 .functor NOT 1, v000001efc0dc48f0_0, C4<0>, C4<0>, C4<0>;
L_000001efc0d323b0 .functor AND 1, L_000001efc0d30ba0, L_000001efc0d30c80, C4<1>, C4<1>;
v000001efc0d5aa90_0 .net "EX1_is_oper2_immed", 0 0, v000001efc0dc48f0_0;  alias, 1 drivers
v000001efc0d5adb0_0 .net *"_ivl_11", 0 0, L_000001efc0d31930;  1 drivers
v000001efc0d5b030_0 .net *"_ivl_16", 0 0, L_000001efc0d30ba0;  1 drivers
v000001efc0d5b0d0_0 .net *"_ivl_17", 0 0, L_000001efc0d30c80;  1 drivers
v000001efc0d5b170_0 .net *"_ivl_2", 0 0, L_000001efc0d30820;  1 drivers
v000001efc0d5bc10_0 .net *"_ivl_20", 0 0, L_000001efc0d323b0;  1 drivers
v000001efc0d5b5d0_0 .net *"_ivl_5", 0 0, L_000001efc0d30a50;  1 drivers
v000001efc0d5be90_0 .net *"_ivl_7", 0 0, L_000001efc0d31c40;  1 drivers
v000001efc0d5b990_0 .net *"_ivl_8", 0 0, L_000001efc0d31d20;  1 drivers
v000001efc0d5b710_0 .net "alu_selB", 1 0, L_000001efc0df0740;  alias, 1 drivers
v000001efc0d5c110_0 .net "exhaz", 0 0, L_000001efc0d307b0;  alias, 1 drivers
v000001efc0d5b8f0_0 .net "idhaz", 0 0, L_000001efc0d31700;  alias, 1 drivers
v000001efc0d5bcb0_0 .net "memhaz", 0 0, L_000001efc0d31850;  alias, 1 drivers
L_000001efc0df0740 .concat8 [ 1 1 0 0], L_000001efc0d31930, L_000001efc0d323b0;
S_000001efc0b56030 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001efc0b89f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001efc0d32490 .functor NOT 1, L_000001efc0d307b0, C4<0>, C4<0>, C4<0>;
L_000001efc0d326c0 .functor AND 1, L_000001efc0d31850, L_000001efc0d32490, C4<1>, C4<1>;
L_000001efc0d32420 .functor OR 1, L_000001efc0d31700, L_000001efc0d326c0, C4<0>, C4<0>;
L_000001efc0d32500 .functor OR 1, L_000001efc0d31700, L_000001efc0d307b0, C4<0>, C4<0>;
v000001efc0d5c1b0_0 .net *"_ivl_12", 0 0, L_000001efc0d32500;  1 drivers
v000001efc0d5bd50_0 .net *"_ivl_2", 0 0, L_000001efc0d32490;  1 drivers
v000001efc0d5c250_0 .net *"_ivl_5", 0 0, L_000001efc0d326c0;  1 drivers
v000001efc0d5c2f0_0 .net *"_ivl_7", 0 0, L_000001efc0d32420;  1 drivers
v000001efc0d5c390_0 .net "exhaz", 0 0, L_000001efc0d307b0;  alias, 1 drivers
v000001efc0d5c430_0 .net "idhaz", 0 0, L_000001efc0d31700;  alias, 1 drivers
v000001efc0cd4130_0 .net "memhaz", 0 0, L_000001efc0d31850;  alias, 1 drivers
v000001efc0cd4bd0_0 .net "store_rs2_forward", 1 0, L_000001efc0df2040;  alias, 1 drivers
L_000001efc0df2040 .concat8 [ 1 1 0 0], L_000001efc0d32420, L_000001efc0d32500;
S_000001efc0b561c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000001efc0b89f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001efc0cd5030_0 .net "EX_ALU_OUT", 31 0, L_000001efc0df4700;  alias, 1 drivers
v000001efc0cd5530_0 .net "EX_memread", 0 0, v000001efc0dc4170_0;  alias, 1 drivers
v000001efc0cc1240_0 .net "EX_memwrite", 0 0, v000001efc0dc2050_0;  alias, 1 drivers
v000001efc0cbfa80_0 .net "EX_opcode", 11 0, v000001efc0dc20f0_0;  alias, 1 drivers
v000001efc0db4610_0 .net "EX_rd_ind", 4 0, v000001efc0dc2230_0;  alias, 1 drivers
v000001efc0db3030_0 .net "EX_rd_indzero", 0 0, L_000001efc0e64c50;  1 drivers
v000001efc0db2f90_0 .net "EX_regwrite", 0 0, v000001efc0dc24b0_0;  alias, 1 drivers
v000001efc0db42f0_0 .net "EX_rs2_out", 31 0, v000001efc0dc34f0_0;  alias, 1 drivers
v000001efc0db3ad0_0 .var "MEM_ALU_OUT", 31 0;
v000001efc0db3b70_0 .var "MEM_memread", 0 0;
v000001efc0db2a90_0 .var "MEM_memwrite", 0 0;
v000001efc0db32b0_0 .var "MEM_opcode", 11 0;
v000001efc0db2810_0 .var "MEM_rd_ind", 4 0;
v000001efc0db4390_0 .var "MEM_rd_indzero", 0 0;
v000001efc0db24f0_0 .var "MEM_regwrite", 0 0;
v000001efc0db3c10_0 .var "MEM_rs2", 31 0;
v000001efc0db3350_0 .net "clk", 0 0, L_000001efc0e601b0;  1 drivers
v000001efc0db2310_0 .net "rst", 0 0, v000001efc0dee080_0;  alias, 1 drivers
E_000001efc0d3a820 .event posedge, v000001efc0db2310_0, v000001efc0db3350_0;
S_000001efc0b069c0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001efc0b89f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001efc0b61490 .param/l "add" 0 9 6, C4<000000100000>;
P_000001efc0b614c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001efc0b61500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001efc0b61538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001efc0b61570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001efc0b615a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001efc0b615e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001efc0b61618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001efc0b61650 .param/l "j" 0 9 19, C4<000010000000>;
P_000001efc0b61688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001efc0b616c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001efc0b616f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001efc0b61730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001efc0b61768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001efc0b617a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001efc0b617d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001efc0b61810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001efc0b61848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001efc0b61880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001efc0b618b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001efc0b618f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001efc0b61928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001efc0b61960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001efc0b61998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001efc0b619d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001efc0e5f960 .functor XOR 1, L_000001efc0e5f880, v000001efc0dc2190_0, C4<0>, C4<0>;
L_000001efc0e5fff0 .functor NOT 1, L_000001efc0e5f960, C4<0>, C4<0>, C4<0>;
L_000001efc0e60140 .functor OR 1, v000001efc0dee080_0, L_000001efc0e5fff0, C4<0>, C4<0>;
L_000001efc0e600d0 .functor NOT 1, L_000001efc0e60140, C4<0>, C4<0>, C4<0>;
v000001efc0db8580_0 .net "ALU_OP", 3 0, v000001efc0db8080_0;  1 drivers
v000001efc0db9ac0_0 .net "BranchDecision", 0 0, L_000001efc0e5f880;  1 drivers
v000001efc0db8940_0 .net "CF", 0 0, v000001efc0db7f40_0;  1 drivers
v000001efc0db9200_0 .net "EX_opcode", 11 0, v000001efc0dc20f0_0;  alias, 1 drivers
v000001efc0db8a80_0 .net "Wrong_prediction", 0 0, L_000001efc0e600d0;  alias, 1 drivers
v000001efc0db8d00_0 .net "ZF", 0 0, L_000001efc0e5f260;  1 drivers
L_000001efc0e10ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001efc0db92a0_0 .net/2u *"_ivl_0", 31 0, L_000001efc0e10ce8;  1 drivers
v000001efc0db89e0_0 .net *"_ivl_11", 0 0, L_000001efc0e60140;  1 drivers
v000001efc0db8760_0 .net *"_ivl_2", 31 0, L_000001efc0df3d00;  1 drivers
v000001efc0db9b60_0 .net *"_ivl_6", 0 0, L_000001efc0e5f960;  1 drivers
v000001efc0db8b20_0 .net *"_ivl_8", 0 0, L_000001efc0e5fff0;  1 drivers
v000001efc0db9980_0 .net "alu_out", 31 0, L_000001efc0df4700;  alias, 1 drivers
v000001efc0db9de0_0 .net "alu_outw", 31 0, v000001efc0db81c0_0;  1 drivers
v000001efc0db9700_0 .net "is_beq", 0 0, v000001efc0dc40d0_0;  alias, 1 drivers
v000001efc0db9480_0 .net "is_bne", 0 0, v000001efc0dc1d30_0;  alias, 1 drivers
v000001efc0db8800_0 .net "is_jal", 0 0, v000001efc0dc2370_0;  alias, 1 drivers
v000001efc0db9520_0 .net "oper1", 31 0, v000001efc0dc4030_0;  alias, 1 drivers
v000001efc0db95c0_0 .net "oper2", 31 0, v000001efc0dc2b90_0;  alias, 1 drivers
v000001efc0db8bc0_0 .net "pc", 31 0, v000001efc0dc2c30_0;  alias, 1 drivers
v000001efc0db97a0_0 .net "predicted", 0 0, v000001efc0dc2190_0;  alias, 1 drivers
v000001efc0db8f80_0 .net "rst", 0 0, v000001efc0dee080_0;  alias, 1 drivers
L_000001efc0df3d00 .arith/sum 32, v000001efc0dc2c30_0, L_000001efc0e10ce8;
L_000001efc0df4700 .functor MUXZ 32, v000001efc0db81c0_0, L_000001efc0df3d00, v000001efc0dc2370_0, C4<>;
S_000001efc0b06b50 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001efc0b069c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001efc0e5f730 .functor AND 1, v000001efc0dc40d0_0, L_000001efc0e5f6c0, C4<1>, C4<1>;
L_000001efc0e5f7a0 .functor NOT 1, L_000001efc0e5f6c0, C4<0>, C4<0>, C4<0>;
L_000001efc0e5f810 .functor AND 1, v000001efc0dc1d30_0, L_000001efc0e5f7a0, C4<1>, C4<1>;
L_000001efc0e5f880 .functor OR 1, L_000001efc0e5f730, L_000001efc0e5f810, C4<0>, C4<0>;
v000001efc0db6460_0 .net "BranchDecision", 0 0, L_000001efc0e5f880;  alias, 1 drivers
v000001efc0db6960_0 .net *"_ivl_2", 0 0, L_000001efc0e5f7a0;  1 drivers
v000001efc0db72c0_0 .net "is_beq", 0 0, v000001efc0dc40d0_0;  alias, 1 drivers
v000001efc0db5f60_0 .net "is_beq_taken", 0 0, L_000001efc0e5f730;  1 drivers
v000001efc0db6140_0 .net "is_bne", 0 0, v000001efc0dc1d30_0;  alias, 1 drivers
v000001efc0db7040_0 .net "is_bne_taken", 0 0, L_000001efc0e5f810;  1 drivers
v000001efc0db84e0_0 .net "is_eq", 0 0, L_000001efc0e5f6c0;  1 drivers
v000001efc0db6780_0 .net "oper1", 31 0, v000001efc0dc4030_0;  alias, 1 drivers
v000001efc0db77c0_0 .net "oper2", 31 0, v000001efc0dc2b90_0;  alias, 1 drivers
S_000001efc0b79aa0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001efc0b06b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001efc0e5fb90 .functor XOR 1, L_000001efc0df4d40, L_000001efc0df4de0, C4<0>, C4<0>;
L_000001efc0e5e460 .functor XOR 1, L_000001efc0df5240, L_000001efc0df4f20, C4<0>, C4<0>;
L_000001efc0e5f030 .functor XOR 1, L_000001efc0df4fc0, L_000001efc0df52e0, C4<0>, C4<0>;
L_000001efc0e5f420 .functor XOR 1, L_000001efc0df5060, L_000001efc0df4ca0, C4<0>, C4<0>;
L_000001efc0e5ebd0 .functor XOR 1, L_000001efc0df5100, L_000001efc0df4e80, C4<0>, C4<0>;
L_000001efc0e5f3b0 .functor XOR 1, L_000001efc0df5380, L_000001efc0df51a0, C4<0>, C4<0>;
L_000001efc0e5fea0 .functor XOR 1, L_000001efc0e64070, L_000001efc0e64110, C4<0>, C4<0>;
L_000001efc0e5e7e0 .functor XOR 1, L_000001efc0e64b10, L_000001efc0e62e50, C4<0>, C4<0>;
L_000001efc0e5f570 .functor XOR 1, L_000001efc0e64930, L_000001efc0e637b0, C4<0>, C4<0>;
L_000001efc0e5ee70 .functor XOR 1, L_000001efc0e62810, L_000001efc0e63850, C4<0>, C4<0>;
L_000001efc0e5f5e0 .functor XOR 1, L_000001efc0e64a70, L_000001efc0e63670, C4<0>, C4<0>;
L_000001efc0e5f650 .functor XOR 1, L_000001efc0e62f90, L_000001efc0e64750, C4<0>, C4<0>;
L_000001efc0e5fce0 .functor XOR 1, L_000001efc0e628b0, L_000001efc0e64610, C4<0>, C4<0>;
L_000001efc0e5f9d0 .functor XOR 1, L_000001efc0e623b0, L_000001efc0e624f0, C4<0>, C4<0>;
L_000001efc0e5fd50 .functor XOR 1, L_000001efc0e646b0, L_000001efc0e63030, C4<0>, C4<0>;
L_000001efc0e5ed20 .functor XOR 1, L_000001efc0e62950, L_000001efc0e62590, C4<0>, C4<0>;
L_000001efc0e5f110 .functor XOR 1, L_000001efc0e62770, L_000001efc0e649d0, C4<0>, C4<0>;
L_000001efc0e5ed90 .functor XOR 1, L_000001efc0e63490, L_000001efc0e641b0, C4<0>, C4<0>;
L_000001efc0e5fe30 .functor XOR 1, L_000001efc0e63e90, L_000001efc0e647f0, C4<0>, C4<0>;
L_000001efc0e5ee00 .functor XOR 1, L_000001efc0e64430, L_000001efc0e630d0, C4<0>, C4<0>;
L_000001efc0e5ff10 .functor XOR 1, L_000001efc0e63210, L_000001efc0e63990, C4<0>, C4<0>;
L_000001efc0e5fc00 .functor XOR 1, L_000001efc0e62630, L_000001efc0e62450, C4<0>, C4<0>;
L_000001efc0e5eee0 .functor XOR 1, L_000001efc0e63f30, L_000001efc0e64250, C4<0>, C4<0>;
L_000001efc0e5e4d0 .functor XOR 1, L_000001efc0e629f0, L_000001efc0e63530, C4<0>, C4<0>;
L_000001efc0e5ef50 .functor XOR 1, L_000001efc0e63710, L_000001efc0e63fd0, C4<0>, C4<0>;
L_000001efc0e5f0a0 .functor XOR 1, L_000001efc0e62db0, L_000001efc0e635d0, C4<0>, C4<0>;
L_000001efc0e5fc70 .functor XOR 1, L_000001efc0e638f0, L_000001efc0e626d0, C4<0>, C4<0>;
L_000001efc0e5fa40 .functor XOR 1, L_000001efc0e63a30, L_000001efc0e64890, C4<0>, C4<0>;
L_000001efc0e5f2d0 .functor XOR 1, L_000001efc0e62a90, L_000001efc0e62b30, C4<0>, C4<0>;
L_000001efc0e5e540 .functor XOR 1, L_000001efc0e642f0, L_000001efc0e63170, C4<0>, C4<0>;
L_000001efc0e5e380 .functor XOR 1, L_000001efc0e63ad0, L_000001efc0e62bd0, C4<0>, C4<0>;
L_000001efc0e5e620 .functor XOR 1, L_000001efc0e63df0, L_000001efc0e63b70, C4<0>, C4<0>;
L_000001efc0e5f6c0/0/0 .functor OR 1, L_000001efc0e632b0, L_000001efc0e63350, L_000001efc0e62d10, L_000001efc0e64390;
L_000001efc0e5f6c0/0/4 .functor OR 1, L_000001efc0e64570, L_000001efc0e62ef0, L_000001efc0e633f0, L_000001efc0e63c10;
L_000001efc0e5f6c0/0/8 .functor OR 1, L_000001efc0e63cb0, L_000001efc0e63d50, L_000001efc0e644d0, L_000001efc0e67270;
L_000001efc0e5f6c0/0/12 .functor OR 1, L_000001efc0e651f0, L_000001efc0e65c90, L_000001efc0e65bf0, L_000001efc0e66f50;
L_000001efc0e5f6c0/0/16 .functor OR 1, L_000001efc0e65d30, L_000001efc0e665f0, L_000001efc0e64f70, L_000001efc0e65fb0;
L_000001efc0e5f6c0/0/20 .functor OR 1, L_000001efc0e65dd0, L_000001efc0e655b0, L_000001efc0e65e70, L_000001efc0e66e10;
L_000001efc0e5f6c0/0/24 .functor OR 1, L_000001efc0e66b90, L_000001efc0e66eb0, L_000001efc0e66ff0, L_000001efc0e64bb0;
L_000001efc0e5f6c0/0/28 .functor OR 1, L_000001efc0e67310, L_000001efc0e66c30, L_000001efc0e65290, L_000001efc0e66230;
L_000001efc0e5f6c0/1/0 .functor OR 1, L_000001efc0e5f6c0/0/0, L_000001efc0e5f6c0/0/4, L_000001efc0e5f6c0/0/8, L_000001efc0e5f6c0/0/12;
L_000001efc0e5f6c0/1/4 .functor OR 1, L_000001efc0e5f6c0/0/16, L_000001efc0e5f6c0/0/20, L_000001efc0e5f6c0/0/24, L_000001efc0e5f6c0/0/28;
L_000001efc0e5f6c0 .functor NOR 1, L_000001efc0e5f6c0/1/0, L_000001efc0e5f6c0/1/4, C4<0>, C4<0>;
v000001efc0db2770_0 .net *"_ivl_0", 0 0, L_000001efc0e5fb90;  1 drivers
v000001efc0db2e50_0 .net *"_ivl_101", 0 0, L_000001efc0e649d0;  1 drivers
v000001efc0db37b0_0 .net *"_ivl_102", 0 0, L_000001efc0e5ed90;  1 drivers
v000001efc0db3a30_0 .net *"_ivl_105", 0 0, L_000001efc0e63490;  1 drivers
v000001efc0db2d10_0 .net *"_ivl_107", 0 0, L_000001efc0e641b0;  1 drivers
v000001efc0db4430_0 .net *"_ivl_108", 0 0, L_000001efc0e5fe30;  1 drivers
v000001efc0db2450_0 .net *"_ivl_11", 0 0, L_000001efc0df4f20;  1 drivers
v000001efc0db41b0_0 .net *"_ivl_111", 0 0, L_000001efc0e63e90;  1 drivers
v000001efc0db3850_0 .net *"_ivl_113", 0 0, L_000001efc0e647f0;  1 drivers
v000001efc0db33f0_0 .net *"_ivl_114", 0 0, L_000001efc0e5ee00;  1 drivers
v000001efc0db2b30_0 .net *"_ivl_117", 0 0, L_000001efc0e64430;  1 drivers
v000001efc0db3490_0 .net *"_ivl_119", 0 0, L_000001efc0e630d0;  1 drivers
v000001efc0db2db0_0 .net *"_ivl_12", 0 0, L_000001efc0e5f030;  1 drivers
v000001efc0db2c70_0 .net *"_ivl_120", 0 0, L_000001efc0e5ff10;  1 drivers
v000001efc0db4250_0 .net *"_ivl_123", 0 0, L_000001efc0e63210;  1 drivers
v000001efc0db2ef0_0 .net *"_ivl_125", 0 0, L_000001efc0e63990;  1 drivers
v000001efc0db4110_0 .net *"_ivl_126", 0 0, L_000001efc0e5fc00;  1 drivers
v000001efc0db23b0_0 .net *"_ivl_129", 0 0, L_000001efc0e62630;  1 drivers
v000001efc0db2270_0 .net *"_ivl_131", 0 0, L_000001efc0e62450;  1 drivers
v000001efc0db3cb0_0 .net *"_ivl_132", 0 0, L_000001efc0e5eee0;  1 drivers
v000001efc0db3d50_0 .net *"_ivl_135", 0 0, L_000001efc0e63f30;  1 drivers
v000001efc0db3670_0 .net *"_ivl_137", 0 0, L_000001efc0e64250;  1 drivers
v000001efc0db30d0_0 .net *"_ivl_138", 0 0, L_000001efc0e5e4d0;  1 drivers
v000001efc0db3170_0 .net *"_ivl_141", 0 0, L_000001efc0e629f0;  1 drivers
v000001efc0db21d0_0 .net *"_ivl_143", 0 0, L_000001efc0e63530;  1 drivers
v000001efc0db44d0_0 .net *"_ivl_144", 0 0, L_000001efc0e5ef50;  1 drivers
v000001efc0db2090_0 .net *"_ivl_147", 0 0, L_000001efc0e63710;  1 drivers
v000001efc0db3530_0 .net *"_ivl_149", 0 0, L_000001efc0e63fd0;  1 drivers
v000001efc0db28b0_0 .net *"_ivl_15", 0 0, L_000001efc0df4fc0;  1 drivers
v000001efc0db3e90_0 .net *"_ivl_150", 0 0, L_000001efc0e5f0a0;  1 drivers
v000001efc0db4570_0 .net *"_ivl_153", 0 0, L_000001efc0e62db0;  1 drivers
v000001efc0db46b0_0 .net *"_ivl_155", 0 0, L_000001efc0e635d0;  1 drivers
v000001efc0db3210_0 .net *"_ivl_156", 0 0, L_000001efc0e5fc70;  1 drivers
v000001efc0db26d0_0 .net *"_ivl_159", 0 0, L_000001efc0e638f0;  1 drivers
v000001efc0db3df0_0 .net *"_ivl_161", 0 0, L_000001efc0e626d0;  1 drivers
v000001efc0db35d0_0 .net *"_ivl_162", 0 0, L_000001efc0e5fa40;  1 drivers
v000001efc0db3710_0 .net *"_ivl_165", 0 0, L_000001efc0e63a30;  1 drivers
v000001efc0db3f30_0 .net *"_ivl_167", 0 0, L_000001efc0e64890;  1 drivers
v000001efc0db38f0_0 .net *"_ivl_168", 0 0, L_000001efc0e5f2d0;  1 drivers
v000001efc0db2590_0 .net *"_ivl_17", 0 0, L_000001efc0df52e0;  1 drivers
v000001efc0db3990_0 .net *"_ivl_171", 0 0, L_000001efc0e62a90;  1 drivers
v000001efc0db3fd0_0 .net *"_ivl_173", 0 0, L_000001efc0e62b30;  1 drivers
v000001efc0db1ff0_0 .net *"_ivl_174", 0 0, L_000001efc0e5e540;  1 drivers
v000001efc0db2630_0 .net *"_ivl_177", 0 0, L_000001efc0e642f0;  1 drivers
v000001efc0db4070_0 .net *"_ivl_179", 0 0, L_000001efc0e63170;  1 drivers
v000001efc0db2950_0 .net *"_ivl_18", 0 0, L_000001efc0e5f420;  1 drivers
v000001efc0db29f0_0 .net *"_ivl_180", 0 0, L_000001efc0e5e380;  1 drivers
v000001efc0db2130_0 .net *"_ivl_183", 0 0, L_000001efc0e63ad0;  1 drivers
v000001efc0db2bd0_0 .net *"_ivl_185", 0 0, L_000001efc0e62bd0;  1 drivers
v000001efc0db58d0_0 .net *"_ivl_186", 0 0, L_000001efc0e5e620;  1 drivers
v000001efc0db5d30_0 .net *"_ivl_190", 0 0, L_000001efc0e63df0;  1 drivers
v000001efc0db5650_0 .net *"_ivl_192", 0 0, L_000001efc0e63b70;  1 drivers
v000001efc0db5c90_0 .net *"_ivl_194", 0 0, L_000001efc0e632b0;  1 drivers
v000001efc0db5330_0 .net *"_ivl_196", 0 0, L_000001efc0e63350;  1 drivers
v000001efc0db53d0_0 .net *"_ivl_198", 0 0, L_000001efc0e62d10;  1 drivers
v000001efc0db4ed0_0 .net *"_ivl_200", 0 0, L_000001efc0e64390;  1 drivers
v000001efc0db5970_0 .net *"_ivl_202", 0 0, L_000001efc0e64570;  1 drivers
v000001efc0db4930_0 .net *"_ivl_204", 0 0, L_000001efc0e62ef0;  1 drivers
v000001efc0db49d0_0 .net *"_ivl_206", 0 0, L_000001efc0e633f0;  1 drivers
v000001efc0db5bf0_0 .net *"_ivl_208", 0 0, L_000001efc0e63c10;  1 drivers
v000001efc0db56f0_0 .net *"_ivl_21", 0 0, L_000001efc0df5060;  1 drivers
v000001efc0db4750_0 .net *"_ivl_210", 0 0, L_000001efc0e63cb0;  1 drivers
v000001efc0db47f0_0 .net *"_ivl_212", 0 0, L_000001efc0e63d50;  1 drivers
v000001efc0db5790_0 .net *"_ivl_214", 0 0, L_000001efc0e644d0;  1 drivers
v000001efc0db5dd0_0 .net *"_ivl_216", 0 0, L_000001efc0e67270;  1 drivers
v000001efc0db4f70_0 .net *"_ivl_218", 0 0, L_000001efc0e651f0;  1 drivers
v000001efc0db5510_0 .net *"_ivl_220", 0 0, L_000001efc0e65c90;  1 drivers
v000001efc0db4d90_0 .net *"_ivl_222", 0 0, L_000001efc0e65bf0;  1 drivers
v000001efc0db4a70_0 .net *"_ivl_224", 0 0, L_000001efc0e66f50;  1 drivers
v000001efc0db4890_0 .net *"_ivl_226", 0 0, L_000001efc0e65d30;  1 drivers
v000001efc0db5830_0 .net *"_ivl_228", 0 0, L_000001efc0e665f0;  1 drivers
v000001efc0db5470_0 .net *"_ivl_23", 0 0, L_000001efc0df4ca0;  1 drivers
v000001efc0db5150_0 .net *"_ivl_230", 0 0, L_000001efc0e64f70;  1 drivers
v000001efc0db4b10_0 .net *"_ivl_232", 0 0, L_000001efc0e65fb0;  1 drivers
v000001efc0db4bb0_0 .net *"_ivl_234", 0 0, L_000001efc0e65dd0;  1 drivers
v000001efc0db4c50_0 .net *"_ivl_236", 0 0, L_000001efc0e655b0;  1 drivers
v000001efc0db4cf0_0 .net *"_ivl_238", 0 0, L_000001efc0e65e70;  1 drivers
v000001efc0db4e30_0 .net *"_ivl_24", 0 0, L_000001efc0e5ebd0;  1 drivers
v000001efc0db5290_0 .net *"_ivl_240", 0 0, L_000001efc0e66e10;  1 drivers
v000001efc0db5010_0 .net *"_ivl_242", 0 0, L_000001efc0e66b90;  1 drivers
v000001efc0db5a10_0 .net *"_ivl_244", 0 0, L_000001efc0e66eb0;  1 drivers
v000001efc0db55b0_0 .net *"_ivl_246", 0 0, L_000001efc0e66ff0;  1 drivers
v000001efc0db5ab0_0 .net *"_ivl_248", 0 0, L_000001efc0e64bb0;  1 drivers
v000001efc0db5b50_0 .net *"_ivl_250", 0 0, L_000001efc0e67310;  1 drivers
v000001efc0db50b0_0 .net *"_ivl_252", 0 0, L_000001efc0e66c30;  1 drivers
v000001efc0db51f0_0 .net *"_ivl_254", 0 0, L_000001efc0e65290;  1 drivers
v000001efc0cd4f90_0 .net *"_ivl_256", 0 0, L_000001efc0e66230;  1 drivers
v000001efc0db6820_0 .net *"_ivl_27", 0 0, L_000001efc0df5100;  1 drivers
v000001efc0db7a40_0 .net *"_ivl_29", 0 0, L_000001efc0df4e80;  1 drivers
v000001efc0db7540_0 .net *"_ivl_3", 0 0, L_000001efc0df4d40;  1 drivers
v000001efc0db6dc0_0 .net *"_ivl_30", 0 0, L_000001efc0e5f3b0;  1 drivers
v000001efc0db7360_0 .net *"_ivl_33", 0 0, L_000001efc0df5380;  1 drivers
v000001efc0db6b40_0 .net *"_ivl_35", 0 0, L_000001efc0df51a0;  1 drivers
v000001efc0db74a0_0 .net *"_ivl_36", 0 0, L_000001efc0e5fea0;  1 drivers
v000001efc0db6e60_0 .net *"_ivl_39", 0 0, L_000001efc0e64070;  1 drivers
v000001efc0db6c80_0 .net *"_ivl_41", 0 0, L_000001efc0e64110;  1 drivers
v000001efc0db8260_0 .net *"_ivl_42", 0 0, L_000001efc0e5e7e0;  1 drivers
v000001efc0db6f00_0 .net *"_ivl_45", 0 0, L_000001efc0e64b10;  1 drivers
v000001efc0db8120_0 .net *"_ivl_47", 0 0, L_000001efc0e62e50;  1 drivers
v000001efc0db7fe0_0 .net *"_ivl_48", 0 0, L_000001efc0e5f570;  1 drivers
v000001efc0db6280_0 .net *"_ivl_5", 0 0, L_000001efc0df4de0;  1 drivers
v000001efc0db65a0_0 .net *"_ivl_51", 0 0, L_000001efc0e64930;  1 drivers
v000001efc0db60a0_0 .net *"_ivl_53", 0 0, L_000001efc0e637b0;  1 drivers
v000001efc0db8620_0 .net *"_ivl_54", 0 0, L_000001efc0e5ee70;  1 drivers
v000001efc0db7e00_0 .net *"_ivl_57", 0 0, L_000001efc0e62810;  1 drivers
v000001efc0db6fa0_0 .net *"_ivl_59", 0 0, L_000001efc0e63850;  1 drivers
v000001efc0db7180_0 .net *"_ivl_6", 0 0, L_000001efc0e5e460;  1 drivers
v000001efc0db61e0_0 .net *"_ivl_60", 0 0, L_000001efc0e5f5e0;  1 drivers
v000001efc0db7ae0_0 .net *"_ivl_63", 0 0, L_000001efc0e64a70;  1 drivers
v000001efc0db8300_0 .net *"_ivl_65", 0 0, L_000001efc0e63670;  1 drivers
v000001efc0db6320_0 .net *"_ivl_66", 0 0, L_000001efc0e5f650;  1 drivers
v000001efc0db6d20_0 .net *"_ivl_69", 0 0, L_000001efc0e62f90;  1 drivers
v000001efc0db6500_0 .net *"_ivl_71", 0 0, L_000001efc0e64750;  1 drivers
v000001efc0db83a0_0 .net *"_ivl_72", 0 0, L_000001efc0e5fce0;  1 drivers
v000001efc0db70e0_0 .net *"_ivl_75", 0 0, L_000001efc0e628b0;  1 drivers
v000001efc0db7d60_0 .net *"_ivl_77", 0 0, L_000001efc0e64610;  1 drivers
v000001efc0db68c0_0 .net *"_ivl_78", 0 0, L_000001efc0e5f9d0;  1 drivers
v000001efc0db7220_0 .net *"_ivl_81", 0 0, L_000001efc0e623b0;  1 drivers
v000001efc0db7400_0 .net *"_ivl_83", 0 0, L_000001efc0e624f0;  1 drivers
v000001efc0db6000_0 .net *"_ivl_84", 0 0, L_000001efc0e5fd50;  1 drivers
v000001efc0db6be0_0 .net *"_ivl_87", 0 0, L_000001efc0e646b0;  1 drivers
v000001efc0db7cc0_0 .net *"_ivl_89", 0 0, L_000001efc0e63030;  1 drivers
v000001efc0db8440_0 .net *"_ivl_9", 0 0, L_000001efc0df5240;  1 drivers
v000001efc0db75e0_0 .net *"_ivl_90", 0 0, L_000001efc0e5ed20;  1 drivers
v000001efc0db6640_0 .net *"_ivl_93", 0 0, L_000001efc0e62950;  1 drivers
v000001efc0db7860_0 .net *"_ivl_95", 0 0, L_000001efc0e62590;  1 drivers
v000001efc0db63c0_0 .net *"_ivl_96", 0 0, L_000001efc0e5f110;  1 drivers
v000001efc0db7680_0 .net *"_ivl_99", 0 0, L_000001efc0e62770;  1 drivers
v000001efc0db7b80_0 .net "a", 31 0, v000001efc0dc4030_0;  alias, 1 drivers
v000001efc0db86c0_0 .net "b", 31 0, v000001efc0dc2b90_0;  alias, 1 drivers
v000001efc0db66e0_0 .net "out", 0 0, L_000001efc0e5f6c0;  alias, 1 drivers
v000001efc0db7720_0 .net "temp", 31 0, L_000001efc0e62c70;  1 drivers
L_000001efc0df4d40 .part v000001efc0dc4030_0, 0, 1;
L_000001efc0df4de0 .part v000001efc0dc2b90_0, 0, 1;
L_000001efc0df5240 .part v000001efc0dc4030_0, 1, 1;
L_000001efc0df4f20 .part v000001efc0dc2b90_0, 1, 1;
L_000001efc0df4fc0 .part v000001efc0dc4030_0, 2, 1;
L_000001efc0df52e0 .part v000001efc0dc2b90_0, 2, 1;
L_000001efc0df5060 .part v000001efc0dc4030_0, 3, 1;
L_000001efc0df4ca0 .part v000001efc0dc2b90_0, 3, 1;
L_000001efc0df5100 .part v000001efc0dc4030_0, 4, 1;
L_000001efc0df4e80 .part v000001efc0dc2b90_0, 4, 1;
L_000001efc0df5380 .part v000001efc0dc4030_0, 5, 1;
L_000001efc0df51a0 .part v000001efc0dc2b90_0, 5, 1;
L_000001efc0e64070 .part v000001efc0dc4030_0, 6, 1;
L_000001efc0e64110 .part v000001efc0dc2b90_0, 6, 1;
L_000001efc0e64b10 .part v000001efc0dc4030_0, 7, 1;
L_000001efc0e62e50 .part v000001efc0dc2b90_0, 7, 1;
L_000001efc0e64930 .part v000001efc0dc4030_0, 8, 1;
L_000001efc0e637b0 .part v000001efc0dc2b90_0, 8, 1;
L_000001efc0e62810 .part v000001efc0dc4030_0, 9, 1;
L_000001efc0e63850 .part v000001efc0dc2b90_0, 9, 1;
L_000001efc0e64a70 .part v000001efc0dc4030_0, 10, 1;
L_000001efc0e63670 .part v000001efc0dc2b90_0, 10, 1;
L_000001efc0e62f90 .part v000001efc0dc4030_0, 11, 1;
L_000001efc0e64750 .part v000001efc0dc2b90_0, 11, 1;
L_000001efc0e628b0 .part v000001efc0dc4030_0, 12, 1;
L_000001efc0e64610 .part v000001efc0dc2b90_0, 12, 1;
L_000001efc0e623b0 .part v000001efc0dc4030_0, 13, 1;
L_000001efc0e624f0 .part v000001efc0dc2b90_0, 13, 1;
L_000001efc0e646b0 .part v000001efc0dc4030_0, 14, 1;
L_000001efc0e63030 .part v000001efc0dc2b90_0, 14, 1;
L_000001efc0e62950 .part v000001efc0dc4030_0, 15, 1;
L_000001efc0e62590 .part v000001efc0dc2b90_0, 15, 1;
L_000001efc0e62770 .part v000001efc0dc4030_0, 16, 1;
L_000001efc0e649d0 .part v000001efc0dc2b90_0, 16, 1;
L_000001efc0e63490 .part v000001efc0dc4030_0, 17, 1;
L_000001efc0e641b0 .part v000001efc0dc2b90_0, 17, 1;
L_000001efc0e63e90 .part v000001efc0dc4030_0, 18, 1;
L_000001efc0e647f0 .part v000001efc0dc2b90_0, 18, 1;
L_000001efc0e64430 .part v000001efc0dc4030_0, 19, 1;
L_000001efc0e630d0 .part v000001efc0dc2b90_0, 19, 1;
L_000001efc0e63210 .part v000001efc0dc4030_0, 20, 1;
L_000001efc0e63990 .part v000001efc0dc2b90_0, 20, 1;
L_000001efc0e62630 .part v000001efc0dc4030_0, 21, 1;
L_000001efc0e62450 .part v000001efc0dc2b90_0, 21, 1;
L_000001efc0e63f30 .part v000001efc0dc4030_0, 22, 1;
L_000001efc0e64250 .part v000001efc0dc2b90_0, 22, 1;
L_000001efc0e629f0 .part v000001efc0dc4030_0, 23, 1;
L_000001efc0e63530 .part v000001efc0dc2b90_0, 23, 1;
L_000001efc0e63710 .part v000001efc0dc4030_0, 24, 1;
L_000001efc0e63fd0 .part v000001efc0dc2b90_0, 24, 1;
L_000001efc0e62db0 .part v000001efc0dc4030_0, 25, 1;
L_000001efc0e635d0 .part v000001efc0dc2b90_0, 25, 1;
L_000001efc0e638f0 .part v000001efc0dc4030_0, 26, 1;
L_000001efc0e626d0 .part v000001efc0dc2b90_0, 26, 1;
L_000001efc0e63a30 .part v000001efc0dc4030_0, 27, 1;
L_000001efc0e64890 .part v000001efc0dc2b90_0, 27, 1;
L_000001efc0e62a90 .part v000001efc0dc4030_0, 28, 1;
L_000001efc0e62b30 .part v000001efc0dc2b90_0, 28, 1;
L_000001efc0e642f0 .part v000001efc0dc4030_0, 29, 1;
L_000001efc0e63170 .part v000001efc0dc2b90_0, 29, 1;
L_000001efc0e63ad0 .part v000001efc0dc4030_0, 30, 1;
L_000001efc0e62bd0 .part v000001efc0dc2b90_0, 30, 1;
LS_000001efc0e62c70_0_0 .concat8 [ 1 1 1 1], L_000001efc0e5fb90, L_000001efc0e5e460, L_000001efc0e5f030, L_000001efc0e5f420;
LS_000001efc0e62c70_0_4 .concat8 [ 1 1 1 1], L_000001efc0e5ebd0, L_000001efc0e5f3b0, L_000001efc0e5fea0, L_000001efc0e5e7e0;
LS_000001efc0e62c70_0_8 .concat8 [ 1 1 1 1], L_000001efc0e5f570, L_000001efc0e5ee70, L_000001efc0e5f5e0, L_000001efc0e5f650;
LS_000001efc0e62c70_0_12 .concat8 [ 1 1 1 1], L_000001efc0e5fce0, L_000001efc0e5f9d0, L_000001efc0e5fd50, L_000001efc0e5ed20;
LS_000001efc0e62c70_0_16 .concat8 [ 1 1 1 1], L_000001efc0e5f110, L_000001efc0e5ed90, L_000001efc0e5fe30, L_000001efc0e5ee00;
LS_000001efc0e62c70_0_20 .concat8 [ 1 1 1 1], L_000001efc0e5ff10, L_000001efc0e5fc00, L_000001efc0e5eee0, L_000001efc0e5e4d0;
LS_000001efc0e62c70_0_24 .concat8 [ 1 1 1 1], L_000001efc0e5ef50, L_000001efc0e5f0a0, L_000001efc0e5fc70, L_000001efc0e5fa40;
LS_000001efc0e62c70_0_28 .concat8 [ 1 1 1 1], L_000001efc0e5f2d0, L_000001efc0e5e540, L_000001efc0e5e380, L_000001efc0e5e620;
LS_000001efc0e62c70_1_0 .concat8 [ 4 4 4 4], LS_000001efc0e62c70_0_0, LS_000001efc0e62c70_0_4, LS_000001efc0e62c70_0_8, LS_000001efc0e62c70_0_12;
LS_000001efc0e62c70_1_4 .concat8 [ 4 4 4 4], LS_000001efc0e62c70_0_16, LS_000001efc0e62c70_0_20, LS_000001efc0e62c70_0_24, LS_000001efc0e62c70_0_28;
L_000001efc0e62c70 .concat8 [ 16 16 0 0], LS_000001efc0e62c70_1_0, LS_000001efc0e62c70_1_4;
L_000001efc0e63df0 .part v000001efc0dc4030_0, 31, 1;
L_000001efc0e63b70 .part v000001efc0dc2b90_0, 31, 1;
L_000001efc0e632b0 .part L_000001efc0e62c70, 0, 1;
L_000001efc0e63350 .part L_000001efc0e62c70, 1, 1;
L_000001efc0e62d10 .part L_000001efc0e62c70, 2, 1;
L_000001efc0e64390 .part L_000001efc0e62c70, 3, 1;
L_000001efc0e64570 .part L_000001efc0e62c70, 4, 1;
L_000001efc0e62ef0 .part L_000001efc0e62c70, 5, 1;
L_000001efc0e633f0 .part L_000001efc0e62c70, 6, 1;
L_000001efc0e63c10 .part L_000001efc0e62c70, 7, 1;
L_000001efc0e63cb0 .part L_000001efc0e62c70, 8, 1;
L_000001efc0e63d50 .part L_000001efc0e62c70, 9, 1;
L_000001efc0e644d0 .part L_000001efc0e62c70, 10, 1;
L_000001efc0e67270 .part L_000001efc0e62c70, 11, 1;
L_000001efc0e651f0 .part L_000001efc0e62c70, 12, 1;
L_000001efc0e65c90 .part L_000001efc0e62c70, 13, 1;
L_000001efc0e65bf0 .part L_000001efc0e62c70, 14, 1;
L_000001efc0e66f50 .part L_000001efc0e62c70, 15, 1;
L_000001efc0e65d30 .part L_000001efc0e62c70, 16, 1;
L_000001efc0e665f0 .part L_000001efc0e62c70, 17, 1;
L_000001efc0e64f70 .part L_000001efc0e62c70, 18, 1;
L_000001efc0e65fb0 .part L_000001efc0e62c70, 19, 1;
L_000001efc0e65dd0 .part L_000001efc0e62c70, 20, 1;
L_000001efc0e655b0 .part L_000001efc0e62c70, 21, 1;
L_000001efc0e65e70 .part L_000001efc0e62c70, 22, 1;
L_000001efc0e66e10 .part L_000001efc0e62c70, 23, 1;
L_000001efc0e66b90 .part L_000001efc0e62c70, 24, 1;
L_000001efc0e66eb0 .part L_000001efc0e62c70, 25, 1;
L_000001efc0e66ff0 .part L_000001efc0e62c70, 26, 1;
L_000001efc0e64bb0 .part L_000001efc0e62c70, 27, 1;
L_000001efc0e67310 .part L_000001efc0e62c70, 28, 1;
L_000001efc0e66c30 .part L_000001efc0e62c70, 29, 1;
L_000001efc0e65290 .part L_000001efc0e62c70, 30, 1;
L_000001efc0e66230 .part L_000001efc0e62c70, 31, 1;
S_000001efc0b79c30 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001efc0b069c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001efc0d3a2e0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001efc0e5f260 .functor NOT 1, L_000001efc0df38a0, C4<0>, C4<0>, C4<0>;
v000001efc0db6a00_0 .net "A", 31 0, v000001efc0dc4030_0;  alias, 1 drivers
v000001efc0db7ea0_0 .net "ALUOP", 3 0, v000001efc0db8080_0;  alias, 1 drivers
v000001efc0db6aa0_0 .net "B", 31 0, v000001efc0dc2b90_0;  alias, 1 drivers
v000001efc0db7f40_0 .var "CF", 0 0;
v000001efc0db7900_0 .net "ZF", 0 0, L_000001efc0e5f260;  alias, 1 drivers
v000001efc0db7c20_0 .net *"_ivl_1", 0 0, L_000001efc0df38a0;  1 drivers
v000001efc0db81c0_0 .var "res", 31 0;
E_000001efc0d3a3a0 .event anyedge, v000001efc0db7ea0_0, v000001efc0db7b80_0, v000001efc0db86c0_0, v000001efc0db7f40_0;
L_000001efc0df38a0 .reduce/or v000001efc0db81c0_0;
S_000001efc0bc0140 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001efc0b069c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001efc0dba720 .param/l "add" 0 9 6, C4<000000100000>;
P_000001efc0dba758 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001efc0dba790 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001efc0dba7c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001efc0dba800 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001efc0dba838 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001efc0dba870 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001efc0dba8a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001efc0dba8e0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001efc0dba918 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001efc0dba950 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001efc0dba988 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001efc0dba9c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001efc0dba9f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001efc0dbaa30 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001efc0dbaa68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001efc0dbaaa0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001efc0dbaad8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001efc0dbab10 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001efc0dbab48 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001efc0dbab80 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001efc0dbabb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001efc0dbabf0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001efc0dbac28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001efc0dbac60 .param/l "xori" 0 9 12, C4<001110000000>;
v000001efc0db8080_0 .var "ALU_OP", 3 0;
v000001efc0db79a0_0 .net "opcode", 11 0, v000001efc0dc20f0_0;  alias, 1 drivers
E_000001efc0d3a320 .event anyedge, v000001efc0cbfa80_0;
S_000001efc0bc02d0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001efc0b89f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001efc0dc5750_0 .net "EX1_forward_to_B", 31 0, v000001efc0dc5610_0;  alias, 1 drivers
v000001efc0dc4df0_0 .net "EX_PFC", 31 0, v000001efc0dc5b10_0;  alias, 1 drivers
v000001efc0dc45d0_0 .net "EX_PFC_to_IF", 31 0, L_000001efc0df3c60;  alias, 1 drivers
v000001efc0dc5930_0 .net "alu_selA", 1 0, L_000001efc0dee580;  alias, 1 drivers
v000001efc0dc47b0_0 .net "alu_selB", 1 0, L_000001efc0df0740;  alias, 1 drivers
v000001efc0dc5a70_0 .net "ex_haz", 31 0, v000001efc0db3ad0_0;  alias, 1 drivers
v000001efc0dc56b0_0 .net "id_haz", 31 0, L_000001efc0df4700;  alias, 1 drivers
v000001efc0dc5570_0 .net "is_jr", 0 0, v000001efc0dc5430_0;  alias, 1 drivers
v000001efc0dc4990_0 .net "mem_haz", 31 0, L_000001efc0e7c260;  alias, 1 drivers
v000001efc0dc4b70_0 .net "oper1", 31 0, L_000001efc0df6690;  alias, 1 drivers
v000001efc0dc4710_0 .net "oper2", 31 0, L_000001efc0e5e850;  alias, 1 drivers
v000001efc0dc5250_0 .net "pc", 31 0, v000001efc0dc4e90_0;  alias, 1 drivers
v000001efc0dc4cb0_0 .net "rs1", 31 0, v000001efc0dc4c10_0;  alias, 1 drivers
v000001efc0dc52f0_0 .net "rs2_in", 31 0, v000001efc0dc4fd0_0;  alias, 1 drivers
v000001efc0dc5070_0 .net "rs2_out", 31 0, L_000001efc0e5eaf0;  alias, 1 drivers
v000001efc0dc4670_0 .net "store_rs2_forward", 1 0, L_000001efc0df2040;  alias, 1 drivers
L_000001efc0df3c60 .functor MUXZ 32, v000001efc0dc5b10_0, L_000001efc0df6690, v000001efc0dc5430_0, C4<>;
S_000001efc0bbd8a0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001efc0bc02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001efc0d39aa0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001efc0df5ba0 .functor NOT 1, L_000001efc0df2900, C4<0>, C4<0>, C4<0>;
L_000001efc0df5e40 .functor NOT 1, L_000001efc0df3260, C4<0>, C4<0>, C4<0>;
L_000001efc0df65b0 .functor NOT 1, L_000001efc0df4b60, C4<0>, C4<0>, C4<0>;
L_000001efc0df5900 .functor NOT 1, L_000001efc0df3800, C4<0>, C4<0>, C4<0>;
L_000001efc0df7030 .functor AND 32, L_000001efc0df6fc0, v000001efc0dc4c10_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001efc0df5c10 .functor AND 32, L_000001efc0df5820, L_000001efc0e7c260, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001efc0df5cf0 .functor OR 32, L_000001efc0df7030, L_000001efc0df5c10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001efc0df6460 .functor AND 32, L_000001efc0df5890, v000001efc0db3ad0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001efc0df64d0 .functor OR 32, L_000001efc0df5cf0, L_000001efc0df6460, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001efc0df6620 .functor AND 32, L_000001efc0df5ac0, L_000001efc0df4700, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001efc0df6690 .functor OR 32, L_000001efc0df64d0, L_000001efc0df6620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001efc0db9020_0 .net *"_ivl_1", 0 0, L_000001efc0df2900;  1 drivers
v000001efc0db9840_0 .net *"_ivl_13", 0 0, L_000001efc0df4b60;  1 drivers
v000001efc0db90c0_0 .net *"_ivl_14", 0 0, L_000001efc0df65b0;  1 drivers
v000001efc0db98e0_0 .net *"_ivl_19", 0 0, L_000001efc0df39e0;  1 drivers
v000001efc0db9160_0 .net *"_ivl_2", 0 0, L_000001efc0df5ba0;  1 drivers
v000001efc0dbf9b0_0 .net *"_ivl_23", 0 0, L_000001efc0df2c20;  1 drivers
v000001efc0dbf410_0 .net *"_ivl_27", 0 0, L_000001efc0df3800;  1 drivers
v000001efc0dbe650_0 .net *"_ivl_28", 0 0, L_000001efc0df5900;  1 drivers
v000001efc0dbf2d0_0 .net *"_ivl_33", 0 0, L_000001efc0df3300;  1 drivers
v000001efc0dbec90_0 .net *"_ivl_37", 0 0, L_000001efc0df27c0;  1 drivers
v000001efc0dbf690_0 .net *"_ivl_40", 31 0, L_000001efc0df7030;  1 drivers
v000001efc0dbe6f0_0 .net *"_ivl_42", 31 0, L_000001efc0df5c10;  1 drivers
v000001efc0dbe790_0 .net *"_ivl_44", 31 0, L_000001efc0df5cf0;  1 drivers
v000001efc0dbfa50_0 .net *"_ivl_46", 31 0, L_000001efc0df6460;  1 drivers
v000001efc0dbf4b0_0 .net *"_ivl_48", 31 0, L_000001efc0df64d0;  1 drivers
v000001efc0dbe510_0 .net *"_ivl_50", 31 0, L_000001efc0df6620;  1 drivers
v000001efc0dbe5b0_0 .net *"_ivl_7", 0 0, L_000001efc0df3260;  1 drivers
v000001efc0dbf870_0 .net *"_ivl_8", 0 0, L_000001efc0df5e40;  1 drivers
v000001efc0dbe830_0 .net "ina", 31 0, v000001efc0dc4c10_0;  alias, 1 drivers
v000001efc0dbed30_0 .net "inb", 31 0, L_000001efc0e7c260;  alias, 1 drivers
v000001efc0dbe8d0_0 .net "inc", 31 0, v000001efc0db3ad0_0;  alias, 1 drivers
v000001efc0dbf550_0 .net "ind", 31 0, L_000001efc0df4700;  alias, 1 drivers
v000001efc0dbebf0_0 .net "out", 31 0, L_000001efc0df6690;  alias, 1 drivers
v000001efc0dbee70_0 .net "s0", 31 0, L_000001efc0df6fc0;  1 drivers
v000001efc0dbeab0_0 .net "s1", 31 0, L_000001efc0df5820;  1 drivers
v000001efc0dbf7d0_0 .net "s2", 31 0, L_000001efc0df5890;  1 drivers
v000001efc0dbea10_0 .net "s3", 31 0, L_000001efc0df5ac0;  1 drivers
v000001efc0dbf190_0 .net "sel", 1 0, L_000001efc0dee580;  alias, 1 drivers
L_000001efc0df2900 .part L_000001efc0dee580, 1, 1;
LS_000001efc0df33a0_0_0 .concat [ 1 1 1 1], L_000001efc0df5ba0, L_000001efc0df5ba0, L_000001efc0df5ba0, L_000001efc0df5ba0;
LS_000001efc0df33a0_0_4 .concat [ 1 1 1 1], L_000001efc0df5ba0, L_000001efc0df5ba0, L_000001efc0df5ba0, L_000001efc0df5ba0;
LS_000001efc0df33a0_0_8 .concat [ 1 1 1 1], L_000001efc0df5ba0, L_000001efc0df5ba0, L_000001efc0df5ba0, L_000001efc0df5ba0;
LS_000001efc0df33a0_0_12 .concat [ 1 1 1 1], L_000001efc0df5ba0, L_000001efc0df5ba0, L_000001efc0df5ba0, L_000001efc0df5ba0;
LS_000001efc0df33a0_0_16 .concat [ 1 1 1 1], L_000001efc0df5ba0, L_000001efc0df5ba0, L_000001efc0df5ba0, L_000001efc0df5ba0;
LS_000001efc0df33a0_0_20 .concat [ 1 1 1 1], L_000001efc0df5ba0, L_000001efc0df5ba0, L_000001efc0df5ba0, L_000001efc0df5ba0;
LS_000001efc0df33a0_0_24 .concat [ 1 1 1 1], L_000001efc0df5ba0, L_000001efc0df5ba0, L_000001efc0df5ba0, L_000001efc0df5ba0;
LS_000001efc0df33a0_0_28 .concat [ 1 1 1 1], L_000001efc0df5ba0, L_000001efc0df5ba0, L_000001efc0df5ba0, L_000001efc0df5ba0;
LS_000001efc0df33a0_1_0 .concat [ 4 4 4 4], LS_000001efc0df33a0_0_0, LS_000001efc0df33a0_0_4, LS_000001efc0df33a0_0_8, LS_000001efc0df33a0_0_12;
LS_000001efc0df33a0_1_4 .concat [ 4 4 4 4], LS_000001efc0df33a0_0_16, LS_000001efc0df33a0_0_20, LS_000001efc0df33a0_0_24, LS_000001efc0df33a0_0_28;
L_000001efc0df33a0 .concat [ 16 16 0 0], LS_000001efc0df33a0_1_0, LS_000001efc0df33a0_1_4;
L_000001efc0df3260 .part L_000001efc0dee580, 0, 1;
LS_000001efc0df48e0_0_0 .concat [ 1 1 1 1], L_000001efc0df5e40, L_000001efc0df5e40, L_000001efc0df5e40, L_000001efc0df5e40;
LS_000001efc0df48e0_0_4 .concat [ 1 1 1 1], L_000001efc0df5e40, L_000001efc0df5e40, L_000001efc0df5e40, L_000001efc0df5e40;
LS_000001efc0df48e0_0_8 .concat [ 1 1 1 1], L_000001efc0df5e40, L_000001efc0df5e40, L_000001efc0df5e40, L_000001efc0df5e40;
LS_000001efc0df48e0_0_12 .concat [ 1 1 1 1], L_000001efc0df5e40, L_000001efc0df5e40, L_000001efc0df5e40, L_000001efc0df5e40;
LS_000001efc0df48e0_0_16 .concat [ 1 1 1 1], L_000001efc0df5e40, L_000001efc0df5e40, L_000001efc0df5e40, L_000001efc0df5e40;
LS_000001efc0df48e0_0_20 .concat [ 1 1 1 1], L_000001efc0df5e40, L_000001efc0df5e40, L_000001efc0df5e40, L_000001efc0df5e40;
LS_000001efc0df48e0_0_24 .concat [ 1 1 1 1], L_000001efc0df5e40, L_000001efc0df5e40, L_000001efc0df5e40, L_000001efc0df5e40;
LS_000001efc0df48e0_0_28 .concat [ 1 1 1 1], L_000001efc0df5e40, L_000001efc0df5e40, L_000001efc0df5e40, L_000001efc0df5e40;
LS_000001efc0df48e0_1_0 .concat [ 4 4 4 4], LS_000001efc0df48e0_0_0, LS_000001efc0df48e0_0_4, LS_000001efc0df48e0_0_8, LS_000001efc0df48e0_0_12;
LS_000001efc0df48e0_1_4 .concat [ 4 4 4 4], LS_000001efc0df48e0_0_16, LS_000001efc0df48e0_0_20, LS_000001efc0df48e0_0_24, LS_000001efc0df48e0_0_28;
L_000001efc0df48e0 .concat [ 16 16 0 0], LS_000001efc0df48e0_1_0, LS_000001efc0df48e0_1_4;
L_000001efc0df4b60 .part L_000001efc0dee580, 1, 1;
LS_000001efc0df2fe0_0_0 .concat [ 1 1 1 1], L_000001efc0df65b0, L_000001efc0df65b0, L_000001efc0df65b0, L_000001efc0df65b0;
LS_000001efc0df2fe0_0_4 .concat [ 1 1 1 1], L_000001efc0df65b0, L_000001efc0df65b0, L_000001efc0df65b0, L_000001efc0df65b0;
LS_000001efc0df2fe0_0_8 .concat [ 1 1 1 1], L_000001efc0df65b0, L_000001efc0df65b0, L_000001efc0df65b0, L_000001efc0df65b0;
LS_000001efc0df2fe0_0_12 .concat [ 1 1 1 1], L_000001efc0df65b0, L_000001efc0df65b0, L_000001efc0df65b0, L_000001efc0df65b0;
LS_000001efc0df2fe0_0_16 .concat [ 1 1 1 1], L_000001efc0df65b0, L_000001efc0df65b0, L_000001efc0df65b0, L_000001efc0df65b0;
LS_000001efc0df2fe0_0_20 .concat [ 1 1 1 1], L_000001efc0df65b0, L_000001efc0df65b0, L_000001efc0df65b0, L_000001efc0df65b0;
LS_000001efc0df2fe0_0_24 .concat [ 1 1 1 1], L_000001efc0df65b0, L_000001efc0df65b0, L_000001efc0df65b0, L_000001efc0df65b0;
LS_000001efc0df2fe0_0_28 .concat [ 1 1 1 1], L_000001efc0df65b0, L_000001efc0df65b0, L_000001efc0df65b0, L_000001efc0df65b0;
LS_000001efc0df2fe0_1_0 .concat [ 4 4 4 4], LS_000001efc0df2fe0_0_0, LS_000001efc0df2fe0_0_4, LS_000001efc0df2fe0_0_8, LS_000001efc0df2fe0_0_12;
LS_000001efc0df2fe0_1_4 .concat [ 4 4 4 4], LS_000001efc0df2fe0_0_16, LS_000001efc0df2fe0_0_20, LS_000001efc0df2fe0_0_24, LS_000001efc0df2fe0_0_28;
L_000001efc0df2fe0 .concat [ 16 16 0 0], LS_000001efc0df2fe0_1_0, LS_000001efc0df2fe0_1_4;
L_000001efc0df39e0 .part L_000001efc0dee580, 0, 1;
LS_000001efc0df29a0_0_0 .concat [ 1 1 1 1], L_000001efc0df39e0, L_000001efc0df39e0, L_000001efc0df39e0, L_000001efc0df39e0;
LS_000001efc0df29a0_0_4 .concat [ 1 1 1 1], L_000001efc0df39e0, L_000001efc0df39e0, L_000001efc0df39e0, L_000001efc0df39e0;
LS_000001efc0df29a0_0_8 .concat [ 1 1 1 1], L_000001efc0df39e0, L_000001efc0df39e0, L_000001efc0df39e0, L_000001efc0df39e0;
LS_000001efc0df29a0_0_12 .concat [ 1 1 1 1], L_000001efc0df39e0, L_000001efc0df39e0, L_000001efc0df39e0, L_000001efc0df39e0;
LS_000001efc0df29a0_0_16 .concat [ 1 1 1 1], L_000001efc0df39e0, L_000001efc0df39e0, L_000001efc0df39e0, L_000001efc0df39e0;
LS_000001efc0df29a0_0_20 .concat [ 1 1 1 1], L_000001efc0df39e0, L_000001efc0df39e0, L_000001efc0df39e0, L_000001efc0df39e0;
LS_000001efc0df29a0_0_24 .concat [ 1 1 1 1], L_000001efc0df39e0, L_000001efc0df39e0, L_000001efc0df39e0, L_000001efc0df39e0;
LS_000001efc0df29a0_0_28 .concat [ 1 1 1 1], L_000001efc0df39e0, L_000001efc0df39e0, L_000001efc0df39e0, L_000001efc0df39e0;
LS_000001efc0df29a0_1_0 .concat [ 4 4 4 4], LS_000001efc0df29a0_0_0, LS_000001efc0df29a0_0_4, LS_000001efc0df29a0_0_8, LS_000001efc0df29a0_0_12;
LS_000001efc0df29a0_1_4 .concat [ 4 4 4 4], LS_000001efc0df29a0_0_16, LS_000001efc0df29a0_0_20, LS_000001efc0df29a0_0_24, LS_000001efc0df29a0_0_28;
L_000001efc0df29a0 .concat [ 16 16 0 0], LS_000001efc0df29a0_1_0, LS_000001efc0df29a0_1_4;
L_000001efc0df2c20 .part L_000001efc0dee580, 1, 1;
LS_000001efc0df3080_0_0 .concat [ 1 1 1 1], L_000001efc0df2c20, L_000001efc0df2c20, L_000001efc0df2c20, L_000001efc0df2c20;
LS_000001efc0df3080_0_4 .concat [ 1 1 1 1], L_000001efc0df2c20, L_000001efc0df2c20, L_000001efc0df2c20, L_000001efc0df2c20;
LS_000001efc0df3080_0_8 .concat [ 1 1 1 1], L_000001efc0df2c20, L_000001efc0df2c20, L_000001efc0df2c20, L_000001efc0df2c20;
LS_000001efc0df3080_0_12 .concat [ 1 1 1 1], L_000001efc0df2c20, L_000001efc0df2c20, L_000001efc0df2c20, L_000001efc0df2c20;
LS_000001efc0df3080_0_16 .concat [ 1 1 1 1], L_000001efc0df2c20, L_000001efc0df2c20, L_000001efc0df2c20, L_000001efc0df2c20;
LS_000001efc0df3080_0_20 .concat [ 1 1 1 1], L_000001efc0df2c20, L_000001efc0df2c20, L_000001efc0df2c20, L_000001efc0df2c20;
LS_000001efc0df3080_0_24 .concat [ 1 1 1 1], L_000001efc0df2c20, L_000001efc0df2c20, L_000001efc0df2c20, L_000001efc0df2c20;
LS_000001efc0df3080_0_28 .concat [ 1 1 1 1], L_000001efc0df2c20, L_000001efc0df2c20, L_000001efc0df2c20, L_000001efc0df2c20;
LS_000001efc0df3080_1_0 .concat [ 4 4 4 4], LS_000001efc0df3080_0_0, LS_000001efc0df3080_0_4, LS_000001efc0df3080_0_8, LS_000001efc0df3080_0_12;
LS_000001efc0df3080_1_4 .concat [ 4 4 4 4], LS_000001efc0df3080_0_16, LS_000001efc0df3080_0_20, LS_000001efc0df3080_0_24, LS_000001efc0df3080_0_28;
L_000001efc0df3080 .concat [ 16 16 0 0], LS_000001efc0df3080_1_0, LS_000001efc0df3080_1_4;
L_000001efc0df3800 .part L_000001efc0dee580, 0, 1;
LS_000001efc0df3a80_0_0 .concat [ 1 1 1 1], L_000001efc0df5900, L_000001efc0df5900, L_000001efc0df5900, L_000001efc0df5900;
LS_000001efc0df3a80_0_4 .concat [ 1 1 1 1], L_000001efc0df5900, L_000001efc0df5900, L_000001efc0df5900, L_000001efc0df5900;
LS_000001efc0df3a80_0_8 .concat [ 1 1 1 1], L_000001efc0df5900, L_000001efc0df5900, L_000001efc0df5900, L_000001efc0df5900;
LS_000001efc0df3a80_0_12 .concat [ 1 1 1 1], L_000001efc0df5900, L_000001efc0df5900, L_000001efc0df5900, L_000001efc0df5900;
LS_000001efc0df3a80_0_16 .concat [ 1 1 1 1], L_000001efc0df5900, L_000001efc0df5900, L_000001efc0df5900, L_000001efc0df5900;
LS_000001efc0df3a80_0_20 .concat [ 1 1 1 1], L_000001efc0df5900, L_000001efc0df5900, L_000001efc0df5900, L_000001efc0df5900;
LS_000001efc0df3a80_0_24 .concat [ 1 1 1 1], L_000001efc0df5900, L_000001efc0df5900, L_000001efc0df5900, L_000001efc0df5900;
LS_000001efc0df3a80_0_28 .concat [ 1 1 1 1], L_000001efc0df5900, L_000001efc0df5900, L_000001efc0df5900, L_000001efc0df5900;
LS_000001efc0df3a80_1_0 .concat [ 4 4 4 4], LS_000001efc0df3a80_0_0, LS_000001efc0df3a80_0_4, LS_000001efc0df3a80_0_8, LS_000001efc0df3a80_0_12;
LS_000001efc0df3a80_1_4 .concat [ 4 4 4 4], LS_000001efc0df3a80_0_16, LS_000001efc0df3a80_0_20, LS_000001efc0df3a80_0_24, LS_000001efc0df3a80_0_28;
L_000001efc0df3a80 .concat [ 16 16 0 0], LS_000001efc0df3a80_1_0, LS_000001efc0df3a80_1_4;
L_000001efc0df3300 .part L_000001efc0dee580, 1, 1;
LS_000001efc0df3ee0_0_0 .concat [ 1 1 1 1], L_000001efc0df3300, L_000001efc0df3300, L_000001efc0df3300, L_000001efc0df3300;
LS_000001efc0df3ee0_0_4 .concat [ 1 1 1 1], L_000001efc0df3300, L_000001efc0df3300, L_000001efc0df3300, L_000001efc0df3300;
LS_000001efc0df3ee0_0_8 .concat [ 1 1 1 1], L_000001efc0df3300, L_000001efc0df3300, L_000001efc0df3300, L_000001efc0df3300;
LS_000001efc0df3ee0_0_12 .concat [ 1 1 1 1], L_000001efc0df3300, L_000001efc0df3300, L_000001efc0df3300, L_000001efc0df3300;
LS_000001efc0df3ee0_0_16 .concat [ 1 1 1 1], L_000001efc0df3300, L_000001efc0df3300, L_000001efc0df3300, L_000001efc0df3300;
LS_000001efc0df3ee0_0_20 .concat [ 1 1 1 1], L_000001efc0df3300, L_000001efc0df3300, L_000001efc0df3300, L_000001efc0df3300;
LS_000001efc0df3ee0_0_24 .concat [ 1 1 1 1], L_000001efc0df3300, L_000001efc0df3300, L_000001efc0df3300, L_000001efc0df3300;
LS_000001efc0df3ee0_0_28 .concat [ 1 1 1 1], L_000001efc0df3300, L_000001efc0df3300, L_000001efc0df3300, L_000001efc0df3300;
LS_000001efc0df3ee0_1_0 .concat [ 4 4 4 4], LS_000001efc0df3ee0_0_0, LS_000001efc0df3ee0_0_4, LS_000001efc0df3ee0_0_8, LS_000001efc0df3ee0_0_12;
LS_000001efc0df3ee0_1_4 .concat [ 4 4 4 4], LS_000001efc0df3ee0_0_16, LS_000001efc0df3ee0_0_20, LS_000001efc0df3ee0_0_24, LS_000001efc0df3ee0_0_28;
L_000001efc0df3ee0 .concat [ 16 16 0 0], LS_000001efc0df3ee0_1_0, LS_000001efc0df3ee0_1_4;
L_000001efc0df27c0 .part L_000001efc0dee580, 0, 1;
LS_000001efc0df4340_0_0 .concat [ 1 1 1 1], L_000001efc0df27c0, L_000001efc0df27c0, L_000001efc0df27c0, L_000001efc0df27c0;
LS_000001efc0df4340_0_4 .concat [ 1 1 1 1], L_000001efc0df27c0, L_000001efc0df27c0, L_000001efc0df27c0, L_000001efc0df27c0;
LS_000001efc0df4340_0_8 .concat [ 1 1 1 1], L_000001efc0df27c0, L_000001efc0df27c0, L_000001efc0df27c0, L_000001efc0df27c0;
LS_000001efc0df4340_0_12 .concat [ 1 1 1 1], L_000001efc0df27c0, L_000001efc0df27c0, L_000001efc0df27c0, L_000001efc0df27c0;
LS_000001efc0df4340_0_16 .concat [ 1 1 1 1], L_000001efc0df27c0, L_000001efc0df27c0, L_000001efc0df27c0, L_000001efc0df27c0;
LS_000001efc0df4340_0_20 .concat [ 1 1 1 1], L_000001efc0df27c0, L_000001efc0df27c0, L_000001efc0df27c0, L_000001efc0df27c0;
LS_000001efc0df4340_0_24 .concat [ 1 1 1 1], L_000001efc0df27c0, L_000001efc0df27c0, L_000001efc0df27c0, L_000001efc0df27c0;
LS_000001efc0df4340_0_28 .concat [ 1 1 1 1], L_000001efc0df27c0, L_000001efc0df27c0, L_000001efc0df27c0, L_000001efc0df27c0;
LS_000001efc0df4340_1_0 .concat [ 4 4 4 4], LS_000001efc0df4340_0_0, LS_000001efc0df4340_0_4, LS_000001efc0df4340_0_8, LS_000001efc0df4340_0_12;
LS_000001efc0df4340_1_4 .concat [ 4 4 4 4], LS_000001efc0df4340_0_16, LS_000001efc0df4340_0_20, LS_000001efc0df4340_0_24, LS_000001efc0df4340_0_28;
L_000001efc0df4340 .concat [ 16 16 0 0], LS_000001efc0df4340_1_0, LS_000001efc0df4340_1_4;
S_000001efc0bbda30 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001efc0bbd8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001efc0df6fc0 .functor AND 32, L_000001efc0df33a0, L_000001efc0df48e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001efc0db9660_0 .net "in1", 31 0, L_000001efc0df33a0;  1 drivers
v000001efc0db9d40_0 .net "in2", 31 0, L_000001efc0df48e0;  1 drivers
v000001efc0db9340_0 .net "out", 31 0, L_000001efc0df6fc0;  alias, 1 drivers
S_000001efc0b78200 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001efc0bbd8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001efc0df5820 .functor AND 32, L_000001efc0df2fe0, L_000001efc0df29a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001efc0db8c60_0 .net "in1", 31 0, L_000001efc0df2fe0;  1 drivers
v000001efc0db9c00_0 .net "in2", 31 0, L_000001efc0df29a0;  1 drivers
v000001efc0db93e0_0 .net "out", 31 0, L_000001efc0df5820;  alias, 1 drivers
S_000001efc0b78390 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001efc0bbd8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001efc0df5890 .functor AND 32, L_000001efc0df3080, L_000001efc0df3a80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001efc0db88a0_0 .net "in1", 31 0, L_000001efc0df3080;  1 drivers
v000001efc0db9a20_0 .net "in2", 31 0, L_000001efc0df3a80;  1 drivers
v000001efc0db8da0_0 .net "out", 31 0, L_000001efc0df5890;  alias, 1 drivers
S_000001efc0dbb970 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001efc0bbd8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001efc0df5ac0 .functor AND 32, L_000001efc0df3ee0, L_000001efc0df4340, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001efc0db9ca0_0 .net "in1", 31 0, L_000001efc0df3ee0;  1 drivers
v000001efc0db8e40_0 .net "in2", 31 0, L_000001efc0df4340;  1 drivers
v000001efc0db8ee0_0 .net "out", 31 0, L_000001efc0df5ac0;  alias, 1 drivers
S_000001efc0dbb330 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001efc0bc02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001efc0d39860 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001efc0df6770 .functor NOT 1, L_000001efc0df2e00, C4<0>, C4<0>, C4<0>;
L_000001efc0df67e0 .functor NOT 1, L_000001efc0df4980, C4<0>, C4<0>, C4<0>;
L_000001efc0df6a80 .functor NOT 1, L_000001efc0df34e0, C4<0>, C4<0>, C4<0>;
L_000001efc0e5f500 .functor NOT 1, L_000001efc0df2ea0, C4<0>, C4<0>, C4<0>;
L_000001efc0e5fdc0 .functor AND 32, L_000001efc0df6700, v000001efc0dc5610_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001efc0e5e3f0 .functor AND 32, L_000001efc0df6a10, L_000001efc0e7c260, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001efc0e5f180 .functor OR 32, L_000001efc0e5fdc0, L_000001efc0e5e3f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001efc0e5ec40 .functor AND 32, L_000001efc0d318c0, v000001efc0db3ad0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001efc0e5e770 .functor OR 32, L_000001efc0e5f180, L_000001efc0e5ec40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001efc0e5efc0 .functor AND 32, L_000001efc0e5fb20, L_000001efc0df4700, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001efc0e5e850 .functor OR 32, L_000001efc0e5e770, L_000001efc0e5efc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001efc0dbf370_0 .net *"_ivl_1", 0 0, L_000001efc0df2e00;  1 drivers
v000001efc0dbf5f0_0 .net *"_ivl_13", 0 0, L_000001efc0df34e0;  1 drivers
v000001efc0dbdc50_0 .net *"_ivl_14", 0 0, L_000001efc0df6a80;  1 drivers
v000001efc0dbc170_0 .net *"_ivl_19", 0 0, L_000001efc0df2a40;  1 drivers
v000001efc0dbdbb0_0 .net *"_ivl_2", 0 0, L_000001efc0df6770;  1 drivers
v000001efc0dbc7b0_0 .net *"_ivl_23", 0 0, L_000001efc0df3b20;  1 drivers
v000001efc0dbd9d0_0 .net *"_ivl_27", 0 0, L_000001efc0df2ea0;  1 drivers
v000001efc0dbdb10_0 .net *"_ivl_28", 0 0, L_000001efc0e5f500;  1 drivers
v000001efc0dbe290_0 .net *"_ivl_33", 0 0, L_000001efc0df24a0;  1 drivers
v000001efc0dbbef0_0 .net *"_ivl_37", 0 0, L_000001efc0df2ae0;  1 drivers
v000001efc0dbd750_0 .net *"_ivl_40", 31 0, L_000001efc0e5fdc0;  1 drivers
v000001efc0dbe010_0 .net *"_ivl_42", 31 0, L_000001efc0e5e3f0;  1 drivers
v000001efc0dbe0b0_0 .net *"_ivl_44", 31 0, L_000001efc0e5f180;  1 drivers
v000001efc0dbd7f0_0 .net *"_ivl_46", 31 0, L_000001efc0e5ec40;  1 drivers
v000001efc0dbc210_0 .net *"_ivl_48", 31 0, L_000001efc0e5e770;  1 drivers
v000001efc0dbbdb0_0 .net *"_ivl_50", 31 0, L_000001efc0e5efc0;  1 drivers
v000001efc0dbd4d0_0 .net *"_ivl_7", 0 0, L_000001efc0df4980;  1 drivers
v000001efc0dbd6b0_0 .net *"_ivl_8", 0 0, L_000001efc0df67e0;  1 drivers
v000001efc0dbe1f0_0 .net "ina", 31 0, v000001efc0dc5610_0;  alias, 1 drivers
v000001efc0dbc990_0 .net "inb", 31 0, L_000001efc0e7c260;  alias, 1 drivers
v000001efc0dbd250_0 .net "inc", 31 0, v000001efc0db3ad0_0;  alias, 1 drivers
v000001efc0dbc5d0_0 .net "ind", 31 0, L_000001efc0df4700;  alias, 1 drivers
v000001efc0dbe470_0 .net "out", 31 0, L_000001efc0e5e850;  alias, 1 drivers
v000001efc0dbe150_0 .net "s0", 31 0, L_000001efc0df6700;  1 drivers
v000001efc0dbdcf0_0 .net "s1", 31 0, L_000001efc0df6a10;  1 drivers
v000001efc0dbce90_0 .net "s2", 31 0, L_000001efc0d318c0;  1 drivers
v000001efc0dbbd10_0 .net "s3", 31 0, L_000001efc0e5fb20;  1 drivers
v000001efc0dbc490_0 .net "sel", 1 0, L_000001efc0df0740;  alias, 1 drivers
L_000001efc0df2e00 .part L_000001efc0df0740, 1, 1;
LS_000001efc0df3440_0_0 .concat [ 1 1 1 1], L_000001efc0df6770, L_000001efc0df6770, L_000001efc0df6770, L_000001efc0df6770;
LS_000001efc0df3440_0_4 .concat [ 1 1 1 1], L_000001efc0df6770, L_000001efc0df6770, L_000001efc0df6770, L_000001efc0df6770;
LS_000001efc0df3440_0_8 .concat [ 1 1 1 1], L_000001efc0df6770, L_000001efc0df6770, L_000001efc0df6770, L_000001efc0df6770;
LS_000001efc0df3440_0_12 .concat [ 1 1 1 1], L_000001efc0df6770, L_000001efc0df6770, L_000001efc0df6770, L_000001efc0df6770;
LS_000001efc0df3440_0_16 .concat [ 1 1 1 1], L_000001efc0df6770, L_000001efc0df6770, L_000001efc0df6770, L_000001efc0df6770;
LS_000001efc0df3440_0_20 .concat [ 1 1 1 1], L_000001efc0df6770, L_000001efc0df6770, L_000001efc0df6770, L_000001efc0df6770;
LS_000001efc0df3440_0_24 .concat [ 1 1 1 1], L_000001efc0df6770, L_000001efc0df6770, L_000001efc0df6770, L_000001efc0df6770;
LS_000001efc0df3440_0_28 .concat [ 1 1 1 1], L_000001efc0df6770, L_000001efc0df6770, L_000001efc0df6770, L_000001efc0df6770;
LS_000001efc0df3440_1_0 .concat [ 4 4 4 4], LS_000001efc0df3440_0_0, LS_000001efc0df3440_0_4, LS_000001efc0df3440_0_8, LS_000001efc0df3440_0_12;
LS_000001efc0df3440_1_4 .concat [ 4 4 4 4], LS_000001efc0df3440_0_16, LS_000001efc0df3440_0_20, LS_000001efc0df3440_0_24, LS_000001efc0df3440_0_28;
L_000001efc0df3440 .concat [ 16 16 0 0], LS_000001efc0df3440_1_0, LS_000001efc0df3440_1_4;
L_000001efc0df4980 .part L_000001efc0df0740, 0, 1;
LS_000001efc0df25e0_0_0 .concat [ 1 1 1 1], L_000001efc0df67e0, L_000001efc0df67e0, L_000001efc0df67e0, L_000001efc0df67e0;
LS_000001efc0df25e0_0_4 .concat [ 1 1 1 1], L_000001efc0df67e0, L_000001efc0df67e0, L_000001efc0df67e0, L_000001efc0df67e0;
LS_000001efc0df25e0_0_8 .concat [ 1 1 1 1], L_000001efc0df67e0, L_000001efc0df67e0, L_000001efc0df67e0, L_000001efc0df67e0;
LS_000001efc0df25e0_0_12 .concat [ 1 1 1 1], L_000001efc0df67e0, L_000001efc0df67e0, L_000001efc0df67e0, L_000001efc0df67e0;
LS_000001efc0df25e0_0_16 .concat [ 1 1 1 1], L_000001efc0df67e0, L_000001efc0df67e0, L_000001efc0df67e0, L_000001efc0df67e0;
LS_000001efc0df25e0_0_20 .concat [ 1 1 1 1], L_000001efc0df67e0, L_000001efc0df67e0, L_000001efc0df67e0, L_000001efc0df67e0;
LS_000001efc0df25e0_0_24 .concat [ 1 1 1 1], L_000001efc0df67e0, L_000001efc0df67e0, L_000001efc0df67e0, L_000001efc0df67e0;
LS_000001efc0df25e0_0_28 .concat [ 1 1 1 1], L_000001efc0df67e0, L_000001efc0df67e0, L_000001efc0df67e0, L_000001efc0df67e0;
LS_000001efc0df25e0_1_0 .concat [ 4 4 4 4], LS_000001efc0df25e0_0_0, LS_000001efc0df25e0_0_4, LS_000001efc0df25e0_0_8, LS_000001efc0df25e0_0_12;
LS_000001efc0df25e0_1_4 .concat [ 4 4 4 4], LS_000001efc0df25e0_0_16, LS_000001efc0df25e0_0_20, LS_000001efc0df25e0_0_24, LS_000001efc0df25e0_0_28;
L_000001efc0df25e0 .concat [ 16 16 0 0], LS_000001efc0df25e0_1_0, LS_000001efc0df25e0_1_4;
L_000001efc0df34e0 .part L_000001efc0df0740, 1, 1;
LS_000001efc0df2720_0_0 .concat [ 1 1 1 1], L_000001efc0df6a80, L_000001efc0df6a80, L_000001efc0df6a80, L_000001efc0df6a80;
LS_000001efc0df2720_0_4 .concat [ 1 1 1 1], L_000001efc0df6a80, L_000001efc0df6a80, L_000001efc0df6a80, L_000001efc0df6a80;
LS_000001efc0df2720_0_8 .concat [ 1 1 1 1], L_000001efc0df6a80, L_000001efc0df6a80, L_000001efc0df6a80, L_000001efc0df6a80;
LS_000001efc0df2720_0_12 .concat [ 1 1 1 1], L_000001efc0df6a80, L_000001efc0df6a80, L_000001efc0df6a80, L_000001efc0df6a80;
LS_000001efc0df2720_0_16 .concat [ 1 1 1 1], L_000001efc0df6a80, L_000001efc0df6a80, L_000001efc0df6a80, L_000001efc0df6a80;
LS_000001efc0df2720_0_20 .concat [ 1 1 1 1], L_000001efc0df6a80, L_000001efc0df6a80, L_000001efc0df6a80, L_000001efc0df6a80;
LS_000001efc0df2720_0_24 .concat [ 1 1 1 1], L_000001efc0df6a80, L_000001efc0df6a80, L_000001efc0df6a80, L_000001efc0df6a80;
LS_000001efc0df2720_0_28 .concat [ 1 1 1 1], L_000001efc0df6a80, L_000001efc0df6a80, L_000001efc0df6a80, L_000001efc0df6a80;
LS_000001efc0df2720_1_0 .concat [ 4 4 4 4], LS_000001efc0df2720_0_0, LS_000001efc0df2720_0_4, LS_000001efc0df2720_0_8, LS_000001efc0df2720_0_12;
LS_000001efc0df2720_1_4 .concat [ 4 4 4 4], LS_000001efc0df2720_0_16, LS_000001efc0df2720_0_20, LS_000001efc0df2720_0_24, LS_000001efc0df2720_0_28;
L_000001efc0df2720 .concat [ 16 16 0 0], LS_000001efc0df2720_1_0, LS_000001efc0df2720_1_4;
L_000001efc0df2a40 .part L_000001efc0df0740, 0, 1;
LS_000001efc0df4c00_0_0 .concat [ 1 1 1 1], L_000001efc0df2a40, L_000001efc0df2a40, L_000001efc0df2a40, L_000001efc0df2a40;
LS_000001efc0df4c00_0_4 .concat [ 1 1 1 1], L_000001efc0df2a40, L_000001efc0df2a40, L_000001efc0df2a40, L_000001efc0df2a40;
LS_000001efc0df4c00_0_8 .concat [ 1 1 1 1], L_000001efc0df2a40, L_000001efc0df2a40, L_000001efc0df2a40, L_000001efc0df2a40;
LS_000001efc0df4c00_0_12 .concat [ 1 1 1 1], L_000001efc0df2a40, L_000001efc0df2a40, L_000001efc0df2a40, L_000001efc0df2a40;
LS_000001efc0df4c00_0_16 .concat [ 1 1 1 1], L_000001efc0df2a40, L_000001efc0df2a40, L_000001efc0df2a40, L_000001efc0df2a40;
LS_000001efc0df4c00_0_20 .concat [ 1 1 1 1], L_000001efc0df2a40, L_000001efc0df2a40, L_000001efc0df2a40, L_000001efc0df2a40;
LS_000001efc0df4c00_0_24 .concat [ 1 1 1 1], L_000001efc0df2a40, L_000001efc0df2a40, L_000001efc0df2a40, L_000001efc0df2a40;
LS_000001efc0df4c00_0_28 .concat [ 1 1 1 1], L_000001efc0df2a40, L_000001efc0df2a40, L_000001efc0df2a40, L_000001efc0df2a40;
LS_000001efc0df4c00_1_0 .concat [ 4 4 4 4], LS_000001efc0df4c00_0_0, LS_000001efc0df4c00_0_4, LS_000001efc0df4c00_0_8, LS_000001efc0df4c00_0_12;
LS_000001efc0df4c00_1_4 .concat [ 4 4 4 4], LS_000001efc0df4c00_0_16, LS_000001efc0df4c00_0_20, LS_000001efc0df4c00_0_24, LS_000001efc0df4c00_0_28;
L_000001efc0df4c00 .concat [ 16 16 0 0], LS_000001efc0df4c00_1_0, LS_000001efc0df4c00_1_4;
L_000001efc0df3b20 .part L_000001efc0df0740, 1, 1;
LS_000001efc0df2540_0_0 .concat [ 1 1 1 1], L_000001efc0df3b20, L_000001efc0df3b20, L_000001efc0df3b20, L_000001efc0df3b20;
LS_000001efc0df2540_0_4 .concat [ 1 1 1 1], L_000001efc0df3b20, L_000001efc0df3b20, L_000001efc0df3b20, L_000001efc0df3b20;
LS_000001efc0df2540_0_8 .concat [ 1 1 1 1], L_000001efc0df3b20, L_000001efc0df3b20, L_000001efc0df3b20, L_000001efc0df3b20;
LS_000001efc0df2540_0_12 .concat [ 1 1 1 1], L_000001efc0df3b20, L_000001efc0df3b20, L_000001efc0df3b20, L_000001efc0df3b20;
LS_000001efc0df2540_0_16 .concat [ 1 1 1 1], L_000001efc0df3b20, L_000001efc0df3b20, L_000001efc0df3b20, L_000001efc0df3b20;
LS_000001efc0df2540_0_20 .concat [ 1 1 1 1], L_000001efc0df3b20, L_000001efc0df3b20, L_000001efc0df3b20, L_000001efc0df3b20;
LS_000001efc0df2540_0_24 .concat [ 1 1 1 1], L_000001efc0df3b20, L_000001efc0df3b20, L_000001efc0df3b20, L_000001efc0df3b20;
LS_000001efc0df2540_0_28 .concat [ 1 1 1 1], L_000001efc0df3b20, L_000001efc0df3b20, L_000001efc0df3b20, L_000001efc0df3b20;
LS_000001efc0df2540_1_0 .concat [ 4 4 4 4], LS_000001efc0df2540_0_0, LS_000001efc0df2540_0_4, LS_000001efc0df2540_0_8, LS_000001efc0df2540_0_12;
LS_000001efc0df2540_1_4 .concat [ 4 4 4 4], LS_000001efc0df2540_0_16, LS_000001efc0df2540_0_20, LS_000001efc0df2540_0_24, LS_000001efc0df2540_0_28;
L_000001efc0df2540 .concat [ 16 16 0 0], LS_000001efc0df2540_1_0, LS_000001efc0df2540_1_4;
L_000001efc0df2ea0 .part L_000001efc0df0740, 0, 1;
LS_000001efc0df3da0_0_0 .concat [ 1 1 1 1], L_000001efc0e5f500, L_000001efc0e5f500, L_000001efc0e5f500, L_000001efc0e5f500;
LS_000001efc0df3da0_0_4 .concat [ 1 1 1 1], L_000001efc0e5f500, L_000001efc0e5f500, L_000001efc0e5f500, L_000001efc0e5f500;
LS_000001efc0df3da0_0_8 .concat [ 1 1 1 1], L_000001efc0e5f500, L_000001efc0e5f500, L_000001efc0e5f500, L_000001efc0e5f500;
LS_000001efc0df3da0_0_12 .concat [ 1 1 1 1], L_000001efc0e5f500, L_000001efc0e5f500, L_000001efc0e5f500, L_000001efc0e5f500;
LS_000001efc0df3da0_0_16 .concat [ 1 1 1 1], L_000001efc0e5f500, L_000001efc0e5f500, L_000001efc0e5f500, L_000001efc0e5f500;
LS_000001efc0df3da0_0_20 .concat [ 1 1 1 1], L_000001efc0e5f500, L_000001efc0e5f500, L_000001efc0e5f500, L_000001efc0e5f500;
LS_000001efc0df3da0_0_24 .concat [ 1 1 1 1], L_000001efc0e5f500, L_000001efc0e5f500, L_000001efc0e5f500, L_000001efc0e5f500;
LS_000001efc0df3da0_0_28 .concat [ 1 1 1 1], L_000001efc0e5f500, L_000001efc0e5f500, L_000001efc0e5f500, L_000001efc0e5f500;
LS_000001efc0df3da0_1_0 .concat [ 4 4 4 4], LS_000001efc0df3da0_0_0, LS_000001efc0df3da0_0_4, LS_000001efc0df3da0_0_8, LS_000001efc0df3da0_0_12;
LS_000001efc0df3da0_1_4 .concat [ 4 4 4 4], LS_000001efc0df3da0_0_16, LS_000001efc0df3da0_0_20, LS_000001efc0df3da0_0_24, LS_000001efc0df3da0_0_28;
L_000001efc0df3da0 .concat [ 16 16 0 0], LS_000001efc0df3da0_1_0, LS_000001efc0df3da0_1_4;
L_000001efc0df24a0 .part L_000001efc0df0740, 1, 1;
LS_000001efc0df2f40_0_0 .concat [ 1 1 1 1], L_000001efc0df24a0, L_000001efc0df24a0, L_000001efc0df24a0, L_000001efc0df24a0;
LS_000001efc0df2f40_0_4 .concat [ 1 1 1 1], L_000001efc0df24a0, L_000001efc0df24a0, L_000001efc0df24a0, L_000001efc0df24a0;
LS_000001efc0df2f40_0_8 .concat [ 1 1 1 1], L_000001efc0df24a0, L_000001efc0df24a0, L_000001efc0df24a0, L_000001efc0df24a0;
LS_000001efc0df2f40_0_12 .concat [ 1 1 1 1], L_000001efc0df24a0, L_000001efc0df24a0, L_000001efc0df24a0, L_000001efc0df24a0;
LS_000001efc0df2f40_0_16 .concat [ 1 1 1 1], L_000001efc0df24a0, L_000001efc0df24a0, L_000001efc0df24a0, L_000001efc0df24a0;
LS_000001efc0df2f40_0_20 .concat [ 1 1 1 1], L_000001efc0df24a0, L_000001efc0df24a0, L_000001efc0df24a0, L_000001efc0df24a0;
LS_000001efc0df2f40_0_24 .concat [ 1 1 1 1], L_000001efc0df24a0, L_000001efc0df24a0, L_000001efc0df24a0, L_000001efc0df24a0;
LS_000001efc0df2f40_0_28 .concat [ 1 1 1 1], L_000001efc0df24a0, L_000001efc0df24a0, L_000001efc0df24a0, L_000001efc0df24a0;
LS_000001efc0df2f40_1_0 .concat [ 4 4 4 4], LS_000001efc0df2f40_0_0, LS_000001efc0df2f40_0_4, LS_000001efc0df2f40_0_8, LS_000001efc0df2f40_0_12;
LS_000001efc0df2f40_1_4 .concat [ 4 4 4 4], LS_000001efc0df2f40_0_16, LS_000001efc0df2f40_0_20, LS_000001efc0df2f40_0_24, LS_000001efc0df2f40_0_28;
L_000001efc0df2f40 .concat [ 16 16 0 0], LS_000001efc0df2f40_1_0, LS_000001efc0df2f40_1_4;
L_000001efc0df2ae0 .part L_000001efc0df0740, 0, 1;
LS_000001efc0df43e0_0_0 .concat [ 1 1 1 1], L_000001efc0df2ae0, L_000001efc0df2ae0, L_000001efc0df2ae0, L_000001efc0df2ae0;
LS_000001efc0df43e0_0_4 .concat [ 1 1 1 1], L_000001efc0df2ae0, L_000001efc0df2ae0, L_000001efc0df2ae0, L_000001efc0df2ae0;
LS_000001efc0df43e0_0_8 .concat [ 1 1 1 1], L_000001efc0df2ae0, L_000001efc0df2ae0, L_000001efc0df2ae0, L_000001efc0df2ae0;
LS_000001efc0df43e0_0_12 .concat [ 1 1 1 1], L_000001efc0df2ae0, L_000001efc0df2ae0, L_000001efc0df2ae0, L_000001efc0df2ae0;
LS_000001efc0df43e0_0_16 .concat [ 1 1 1 1], L_000001efc0df2ae0, L_000001efc0df2ae0, L_000001efc0df2ae0, L_000001efc0df2ae0;
LS_000001efc0df43e0_0_20 .concat [ 1 1 1 1], L_000001efc0df2ae0, L_000001efc0df2ae0, L_000001efc0df2ae0, L_000001efc0df2ae0;
LS_000001efc0df43e0_0_24 .concat [ 1 1 1 1], L_000001efc0df2ae0, L_000001efc0df2ae0, L_000001efc0df2ae0, L_000001efc0df2ae0;
LS_000001efc0df43e0_0_28 .concat [ 1 1 1 1], L_000001efc0df2ae0, L_000001efc0df2ae0, L_000001efc0df2ae0, L_000001efc0df2ae0;
LS_000001efc0df43e0_1_0 .concat [ 4 4 4 4], LS_000001efc0df43e0_0_0, LS_000001efc0df43e0_0_4, LS_000001efc0df43e0_0_8, LS_000001efc0df43e0_0_12;
LS_000001efc0df43e0_1_4 .concat [ 4 4 4 4], LS_000001efc0df43e0_0_16, LS_000001efc0df43e0_0_20, LS_000001efc0df43e0_0_24, LS_000001efc0df43e0_0_28;
L_000001efc0df43e0 .concat [ 16 16 0 0], LS_000001efc0df43e0_1_0, LS_000001efc0df43e0_1_4;
S_000001efc0dbb010 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001efc0dbb330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001efc0df6700 .functor AND 32, L_000001efc0df3440, L_000001efc0df25e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001efc0dbf730_0 .net "in1", 31 0, L_000001efc0df3440;  1 drivers
v000001efc0dbefb0_0 .net "in2", 31 0, L_000001efc0df25e0;  1 drivers
v000001efc0dbfaf0_0 .net "out", 31 0, L_000001efc0df6700;  alias, 1 drivers
S_000001efc0dbb7e0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001efc0dbb330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001efc0df6a10 .functor AND 32, L_000001efc0df2720, L_000001efc0df4c00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001efc0dbf910_0 .net "in1", 31 0, L_000001efc0df2720;  1 drivers
v000001efc0dbf050_0 .net "in2", 31 0, L_000001efc0df4c00;  1 drivers
v000001efc0dbedd0_0 .net "out", 31 0, L_000001efc0df6a10;  alias, 1 drivers
S_000001efc0dbbb00 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001efc0dbb330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001efc0d318c0 .functor AND 32, L_000001efc0df2540, L_000001efc0df3da0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001efc0dbf0f0_0 .net "in1", 31 0, L_000001efc0df2540;  1 drivers
v000001efc0dbe970_0 .net "in2", 31 0, L_000001efc0df3da0;  1 drivers
v000001efc0dbef10_0 .net "out", 31 0, L_000001efc0d318c0;  alias, 1 drivers
S_000001efc0dbacf0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001efc0dbb330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001efc0e5fb20 .functor AND 32, L_000001efc0df2f40, L_000001efc0df43e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001efc0dbfb90_0 .net "in1", 31 0, L_000001efc0df2f40;  1 drivers
v000001efc0dbeb50_0 .net "in2", 31 0, L_000001efc0df43e0;  1 drivers
v000001efc0dbf230_0 .net "out", 31 0, L_000001efc0e5fb20;  alias, 1 drivers
S_000001efc0dbae80 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001efc0bc02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001efc0d3b4a0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001efc0e5fab0 .functor NOT 1, L_000001efc0df2860, C4<0>, C4<0>, C4<0>;
L_000001efc0e5f1f0 .functor NOT 1, L_000001efc0df4520, C4<0>, C4<0>, C4<0>;
L_000001efc0e5f8f0 .functor NOT 1, L_000001efc0df2cc0, C4<0>, C4<0>, C4<0>;
L_000001efc0e5e8c0 .functor NOT 1, L_000001efc0df3e40, C4<0>, C4<0>, C4<0>;
L_000001efc0e5e5b0 .functor AND 32, L_000001efc0e5f490, v000001efc0dc4fd0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001efc0e5e930 .functor AND 32, L_000001efc0e5e9a0, L_000001efc0e7c260, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001efc0e5eb60 .functor OR 32, L_000001efc0e5e5b0, L_000001efc0e5e930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001efc0e5f340 .functor AND 32, L_000001efc0e5e690, v000001efc0db3ad0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001efc0e5ea10 .functor OR 32, L_000001efc0e5eb60, L_000001efc0e5f340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001efc0e5ea80 .functor AND 32, L_000001efc0e5e700, L_000001efc0df4700, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001efc0e5eaf0 .functor OR 32, L_000001efc0e5ea10, L_000001efc0e5ea80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001efc0dbd890_0 .net *"_ivl_1", 0 0, L_000001efc0df2860;  1 drivers
v000001efc0dbd930_0 .net *"_ivl_13", 0 0, L_000001efc0df2cc0;  1 drivers
v000001efc0dbd070_0 .net *"_ivl_14", 0 0, L_000001efc0e5f8f0;  1 drivers
v000001efc0dbded0_0 .net *"_ivl_19", 0 0, L_000001efc0df4ac0;  1 drivers
v000001efc0dbe330_0 .net *"_ivl_2", 0 0, L_000001efc0e5fab0;  1 drivers
v000001efc0dbe3d0_0 .net *"_ivl_23", 0 0, L_000001efc0df3bc0;  1 drivers
v000001efc0dbcf30_0 .net *"_ivl_27", 0 0, L_000001efc0df3e40;  1 drivers
v000001efc0dbbe50_0 .net *"_ivl_28", 0 0, L_000001efc0e5e8c0;  1 drivers
v000001efc0dbc710_0 .net *"_ivl_33", 0 0, L_000001efc0df3580;  1 drivers
v000001efc0dbcdf0_0 .net *"_ivl_37", 0 0, L_000001efc0df3620;  1 drivers
v000001efc0dbcfd0_0 .net *"_ivl_40", 31 0, L_000001efc0e5e5b0;  1 drivers
v000001efc0dbbf90_0 .net *"_ivl_42", 31 0, L_000001efc0e5e930;  1 drivers
v000001efc0dbcd50_0 .net *"_ivl_44", 31 0, L_000001efc0e5eb60;  1 drivers
v000001efc0dbc2b0_0 .net *"_ivl_46", 31 0, L_000001efc0e5f340;  1 drivers
v000001efc0dbc0d0_0 .net *"_ivl_48", 31 0, L_000001efc0e5ea10;  1 drivers
v000001efc0dbc850_0 .net *"_ivl_50", 31 0, L_000001efc0e5ea80;  1 drivers
v000001efc0dbcad0_0 .net *"_ivl_7", 0 0, L_000001efc0df4520;  1 drivers
v000001efc0dbd110_0 .net *"_ivl_8", 0 0, L_000001efc0e5f1f0;  1 drivers
v000001efc0dbc350_0 .net "ina", 31 0, v000001efc0dc4fd0_0;  alias, 1 drivers
v000001efc0dbd1b0_0 .net "inb", 31 0, L_000001efc0e7c260;  alias, 1 drivers
v000001efc0dbd390_0 .net "inc", 31 0, v000001efc0db3ad0_0;  alias, 1 drivers
v000001efc0dbc3f0_0 .net "ind", 31 0, L_000001efc0df4700;  alias, 1 drivers
v000001efc0dbc8f0_0 .net "out", 31 0, L_000001efc0e5eaf0;  alias, 1 drivers
v000001efc0dbd2f0_0 .net "s0", 31 0, L_000001efc0e5f490;  1 drivers
v000001efc0dbd430_0 .net "s1", 31 0, L_000001efc0e5e9a0;  1 drivers
v000001efc0dbd610_0 .net "s2", 31 0, L_000001efc0e5e690;  1 drivers
v000001efc0dc5890_0 .net "s3", 31 0, L_000001efc0e5e700;  1 drivers
v000001efc0dc59d0_0 .net "sel", 1 0, L_000001efc0df2040;  alias, 1 drivers
L_000001efc0df2860 .part L_000001efc0df2040, 1, 1;
LS_000001efc0df2680_0_0 .concat [ 1 1 1 1], L_000001efc0e5fab0, L_000001efc0e5fab0, L_000001efc0e5fab0, L_000001efc0e5fab0;
LS_000001efc0df2680_0_4 .concat [ 1 1 1 1], L_000001efc0e5fab0, L_000001efc0e5fab0, L_000001efc0e5fab0, L_000001efc0e5fab0;
LS_000001efc0df2680_0_8 .concat [ 1 1 1 1], L_000001efc0e5fab0, L_000001efc0e5fab0, L_000001efc0e5fab0, L_000001efc0e5fab0;
LS_000001efc0df2680_0_12 .concat [ 1 1 1 1], L_000001efc0e5fab0, L_000001efc0e5fab0, L_000001efc0e5fab0, L_000001efc0e5fab0;
LS_000001efc0df2680_0_16 .concat [ 1 1 1 1], L_000001efc0e5fab0, L_000001efc0e5fab0, L_000001efc0e5fab0, L_000001efc0e5fab0;
LS_000001efc0df2680_0_20 .concat [ 1 1 1 1], L_000001efc0e5fab0, L_000001efc0e5fab0, L_000001efc0e5fab0, L_000001efc0e5fab0;
LS_000001efc0df2680_0_24 .concat [ 1 1 1 1], L_000001efc0e5fab0, L_000001efc0e5fab0, L_000001efc0e5fab0, L_000001efc0e5fab0;
LS_000001efc0df2680_0_28 .concat [ 1 1 1 1], L_000001efc0e5fab0, L_000001efc0e5fab0, L_000001efc0e5fab0, L_000001efc0e5fab0;
LS_000001efc0df2680_1_0 .concat [ 4 4 4 4], LS_000001efc0df2680_0_0, LS_000001efc0df2680_0_4, LS_000001efc0df2680_0_8, LS_000001efc0df2680_0_12;
LS_000001efc0df2680_1_4 .concat [ 4 4 4 4], LS_000001efc0df2680_0_16, LS_000001efc0df2680_0_20, LS_000001efc0df2680_0_24, LS_000001efc0df2680_0_28;
L_000001efc0df2680 .concat [ 16 16 0 0], LS_000001efc0df2680_1_0, LS_000001efc0df2680_1_4;
L_000001efc0df4520 .part L_000001efc0df2040, 0, 1;
LS_000001efc0df2b80_0_0 .concat [ 1 1 1 1], L_000001efc0e5f1f0, L_000001efc0e5f1f0, L_000001efc0e5f1f0, L_000001efc0e5f1f0;
LS_000001efc0df2b80_0_4 .concat [ 1 1 1 1], L_000001efc0e5f1f0, L_000001efc0e5f1f0, L_000001efc0e5f1f0, L_000001efc0e5f1f0;
LS_000001efc0df2b80_0_8 .concat [ 1 1 1 1], L_000001efc0e5f1f0, L_000001efc0e5f1f0, L_000001efc0e5f1f0, L_000001efc0e5f1f0;
LS_000001efc0df2b80_0_12 .concat [ 1 1 1 1], L_000001efc0e5f1f0, L_000001efc0e5f1f0, L_000001efc0e5f1f0, L_000001efc0e5f1f0;
LS_000001efc0df2b80_0_16 .concat [ 1 1 1 1], L_000001efc0e5f1f0, L_000001efc0e5f1f0, L_000001efc0e5f1f0, L_000001efc0e5f1f0;
LS_000001efc0df2b80_0_20 .concat [ 1 1 1 1], L_000001efc0e5f1f0, L_000001efc0e5f1f0, L_000001efc0e5f1f0, L_000001efc0e5f1f0;
LS_000001efc0df2b80_0_24 .concat [ 1 1 1 1], L_000001efc0e5f1f0, L_000001efc0e5f1f0, L_000001efc0e5f1f0, L_000001efc0e5f1f0;
LS_000001efc0df2b80_0_28 .concat [ 1 1 1 1], L_000001efc0e5f1f0, L_000001efc0e5f1f0, L_000001efc0e5f1f0, L_000001efc0e5f1f0;
LS_000001efc0df2b80_1_0 .concat [ 4 4 4 4], LS_000001efc0df2b80_0_0, LS_000001efc0df2b80_0_4, LS_000001efc0df2b80_0_8, LS_000001efc0df2b80_0_12;
LS_000001efc0df2b80_1_4 .concat [ 4 4 4 4], LS_000001efc0df2b80_0_16, LS_000001efc0df2b80_0_20, LS_000001efc0df2b80_0_24, LS_000001efc0df2b80_0_28;
L_000001efc0df2b80 .concat [ 16 16 0 0], LS_000001efc0df2b80_1_0, LS_000001efc0df2b80_1_4;
L_000001efc0df2cc0 .part L_000001efc0df2040, 1, 1;
LS_000001efc0df4160_0_0 .concat [ 1 1 1 1], L_000001efc0e5f8f0, L_000001efc0e5f8f0, L_000001efc0e5f8f0, L_000001efc0e5f8f0;
LS_000001efc0df4160_0_4 .concat [ 1 1 1 1], L_000001efc0e5f8f0, L_000001efc0e5f8f0, L_000001efc0e5f8f0, L_000001efc0e5f8f0;
LS_000001efc0df4160_0_8 .concat [ 1 1 1 1], L_000001efc0e5f8f0, L_000001efc0e5f8f0, L_000001efc0e5f8f0, L_000001efc0e5f8f0;
LS_000001efc0df4160_0_12 .concat [ 1 1 1 1], L_000001efc0e5f8f0, L_000001efc0e5f8f0, L_000001efc0e5f8f0, L_000001efc0e5f8f0;
LS_000001efc0df4160_0_16 .concat [ 1 1 1 1], L_000001efc0e5f8f0, L_000001efc0e5f8f0, L_000001efc0e5f8f0, L_000001efc0e5f8f0;
LS_000001efc0df4160_0_20 .concat [ 1 1 1 1], L_000001efc0e5f8f0, L_000001efc0e5f8f0, L_000001efc0e5f8f0, L_000001efc0e5f8f0;
LS_000001efc0df4160_0_24 .concat [ 1 1 1 1], L_000001efc0e5f8f0, L_000001efc0e5f8f0, L_000001efc0e5f8f0, L_000001efc0e5f8f0;
LS_000001efc0df4160_0_28 .concat [ 1 1 1 1], L_000001efc0e5f8f0, L_000001efc0e5f8f0, L_000001efc0e5f8f0, L_000001efc0e5f8f0;
LS_000001efc0df4160_1_0 .concat [ 4 4 4 4], LS_000001efc0df4160_0_0, LS_000001efc0df4160_0_4, LS_000001efc0df4160_0_8, LS_000001efc0df4160_0_12;
LS_000001efc0df4160_1_4 .concat [ 4 4 4 4], LS_000001efc0df4160_0_16, LS_000001efc0df4160_0_20, LS_000001efc0df4160_0_24, LS_000001efc0df4160_0_28;
L_000001efc0df4160 .concat [ 16 16 0 0], LS_000001efc0df4160_1_0, LS_000001efc0df4160_1_4;
L_000001efc0df4ac0 .part L_000001efc0df2040, 0, 1;
LS_000001efc0df3120_0_0 .concat [ 1 1 1 1], L_000001efc0df4ac0, L_000001efc0df4ac0, L_000001efc0df4ac0, L_000001efc0df4ac0;
LS_000001efc0df3120_0_4 .concat [ 1 1 1 1], L_000001efc0df4ac0, L_000001efc0df4ac0, L_000001efc0df4ac0, L_000001efc0df4ac0;
LS_000001efc0df3120_0_8 .concat [ 1 1 1 1], L_000001efc0df4ac0, L_000001efc0df4ac0, L_000001efc0df4ac0, L_000001efc0df4ac0;
LS_000001efc0df3120_0_12 .concat [ 1 1 1 1], L_000001efc0df4ac0, L_000001efc0df4ac0, L_000001efc0df4ac0, L_000001efc0df4ac0;
LS_000001efc0df3120_0_16 .concat [ 1 1 1 1], L_000001efc0df4ac0, L_000001efc0df4ac0, L_000001efc0df4ac0, L_000001efc0df4ac0;
LS_000001efc0df3120_0_20 .concat [ 1 1 1 1], L_000001efc0df4ac0, L_000001efc0df4ac0, L_000001efc0df4ac0, L_000001efc0df4ac0;
LS_000001efc0df3120_0_24 .concat [ 1 1 1 1], L_000001efc0df4ac0, L_000001efc0df4ac0, L_000001efc0df4ac0, L_000001efc0df4ac0;
LS_000001efc0df3120_0_28 .concat [ 1 1 1 1], L_000001efc0df4ac0, L_000001efc0df4ac0, L_000001efc0df4ac0, L_000001efc0df4ac0;
LS_000001efc0df3120_1_0 .concat [ 4 4 4 4], LS_000001efc0df3120_0_0, LS_000001efc0df3120_0_4, LS_000001efc0df3120_0_8, LS_000001efc0df3120_0_12;
LS_000001efc0df3120_1_4 .concat [ 4 4 4 4], LS_000001efc0df3120_0_16, LS_000001efc0df3120_0_20, LS_000001efc0df3120_0_24, LS_000001efc0df3120_0_28;
L_000001efc0df3120 .concat [ 16 16 0 0], LS_000001efc0df3120_1_0, LS_000001efc0df3120_1_4;
L_000001efc0df3bc0 .part L_000001efc0df2040, 1, 1;
LS_000001efc0df45c0_0_0 .concat [ 1 1 1 1], L_000001efc0df3bc0, L_000001efc0df3bc0, L_000001efc0df3bc0, L_000001efc0df3bc0;
LS_000001efc0df45c0_0_4 .concat [ 1 1 1 1], L_000001efc0df3bc0, L_000001efc0df3bc0, L_000001efc0df3bc0, L_000001efc0df3bc0;
LS_000001efc0df45c0_0_8 .concat [ 1 1 1 1], L_000001efc0df3bc0, L_000001efc0df3bc0, L_000001efc0df3bc0, L_000001efc0df3bc0;
LS_000001efc0df45c0_0_12 .concat [ 1 1 1 1], L_000001efc0df3bc0, L_000001efc0df3bc0, L_000001efc0df3bc0, L_000001efc0df3bc0;
LS_000001efc0df45c0_0_16 .concat [ 1 1 1 1], L_000001efc0df3bc0, L_000001efc0df3bc0, L_000001efc0df3bc0, L_000001efc0df3bc0;
LS_000001efc0df45c0_0_20 .concat [ 1 1 1 1], L_000001efc0df3bc0, L_000001efc0df3bc0, L_000001efc0df3bc0, L_000001efc0df3bc0;
LS_000001efc0df45c0_0_24 .concat [ 1 1 1 1], L_000001efc0df3bc0, L_000001efc0df3bc0, L_000001efc0df3bc0, L_000001efc0df3bc0;
LS_000001efc0df45c0_0_28 .concat [ 1 1 1 1], L_000001efc0df3bc0, L_000001efc0df3bc0, L_000001efc0df3bc0, L_000001efc0df3bc0;
LS_000001efc0df45c0_1_0 .concat [ 4 4 4 4], LS_000001efc0df45c0_0_0, LS_000001efc0df45c0_0_4, LS_000001efc0df45c0_0_8, LS_000001efc0df45c0_0_12;
LS_000001efc0df45c0_1_4 .concat [ 4 4 4 4], LS_000001efc0df45c0_0_16, LS_000001efc0df45c0_0_20, LS_000001efc0df45c0_0_24, LS_000001efc0df45c0_0_28;
L_000001efc0df45c0 .concat [ 16 16 0 0], LS_000001efc0df45c0_1_0, LS_000001efc0df45c0_1_4;
L_000001efc0df3e40 .part L_000001efc0df2040, 0, 1;
LS_000001efc0df31c0_0_0 .concat [ 1 1 1 1], L_000001efc0e5e8c0, L_000001efc0e5e8c0, L_000001efc0e5e8c0, L_000001efc0e5e8c0;
LS_000001efc0df31c0_0_4 .concat [ 1 1 1 1], L_000001efc0e5e8c0, L_000001efc0e5e8c0, L_000001efc0e5e8c0, L_000001efc0e5e8c0;
LS_000001efc0df31c0_0_8 .concat [ 1 1 1 1], L_000001efc0e5e8c0, L_000001efc0e5e8c0, L_000001efc0e5e8c0, L_000001efc0e5e8c0;
LS_000001efc0df31c0_0_12 .concat [ 1 1 1 1], L_000001efc0e5e8c0, L_000001efc0e5e8c0, L_000001efc0e5e8c0, L_000001efc0e5e8c0;
LS_000001efc0df31c0_0_16 .concat [ 1 1 1 1], L_000001efc0e5e8c0, L_000001efc0e5e8c0, L_000001efc0e5e8c0, L_000001efc0e5e8c0;
LS_000001efc0df31c0_0_20 .concat [ 1 1 1 1], L_000001efc0e5e8c0, L_000001efc0e5e8c0, L_000001efc0e5e8c0, L_000001efc0e5e8c0;
LS_000001efc0df31c0_0_24 .concat [ 1 1 1 1], L_000001efc0e5e8c0, L_000001efc0e5e8c0, L_000001efc0e5e8c0, L_000001efc0e5e8c0;
LS_000001efc0df31c0_0_28 .concat [ 1 1 1 1], L_000001efc0e5e8c0, L_000001efc0e5e8c0, L_000001efc0e5e8c0, L_000001efc0e5e8c0;
LS_000001efc0df31c0_1_0 .concat [ 4 4 4 4], LS_000001efc0df31c0_0_0, LS_000001efc0df31c0_0_4, LS_000001efc0df31c0_0_8, LS_000001efc0df31c0_0_12;
LS_000001efc0df31c0_1_4 .concat [ 4 4 4 4], LS_000001efc0df31c0_0_16, LS_000001efc0df31c0_0_20, LS_000001efc0df31c0_0_24, LS_000001efc0df31c0_0_28;
L_000001efc0df31c0 .concat [ 16 16 0 0], LS_000001efc0df31c0_1_0, LS_000001efc0df31c0_1_4;
L_000001efc0df3580 .part L_000001efc0df2040, 1, 1;
LS_000001efc0df4480_0_0 .concat [ 1 1 1 1], L_000001efc0df3580, L_000001efc0df3580, L_000001efc0df3580, L_000001efc0df3580;
LS_000001efc0df4480_0_4 .concat [ 1 1 1 1], L_000001efc0df3580, L_000001efc0df3580, L_000001efc0df3580, L_000001efc0df3580;
LS_000001efc0df4480_0_8 .concat [ 1 1 1 1], L_000001efc0df3580, L_000001efc0df3580, L_000001efc0df3580, L_000001efc0df3580;
LS_000001efc0df4480_0_12 .concat [ 1 1 1 1], L_000001efc0df3580, L_000001efc0df3580, L_000001efc0df3580, L_000001efc0df3580;
LS_000001efc0df4480_0_16 .concat [ 1 1 1 1], L_000001efc0df3580, L_000001efc0df3580, L_000001efc0df3580, L_000001efc0df3580;
LS_000001efc0df4480_0_20 .concat [ 1 1 1 1], L_000001efc0df3580, L_000001efc0df3580, L_000001efc0df3580, L_000001efc0df3580;
LS_000001efc0df4480_0_24 .concat [ 1 1 1 1], L_000001efc0df3580, L_000001efc0df3580, L_000001efc0df3580, L_000001efc0df3580;
LS_000001efc0df4480_0_28 .concat [ 1 1 1 1], L_000001efc0df3580, L_000001efc0df3580, L_000001efc0df3580, L_000001efc0df3580;
LS_000001efc0df4480_1_0 .concat [ 4 4 4 4], LS_000001efc0df4480_0_0, LS_000001efc0df4480_0_4, LS_000001efc0df4480_0_8, LS_000001efc0df4480_0_12;
LS_000001efc0df4480_1_4 .concat [ 4 4 4 4], LS_000001efc0df4480_0_16, LS_000001efc0df4480_0_20, LS_000001efc0df4480_0_24, LS_000001efc0df4480_0_28;
L_000001efc0df4480 .concat [ 16 16 0 0], LS_000001efc0df4480_1_0, LS_000001efc0df4480_1_4;
L_000001efc0df3620 .part L_000001efc0df2040, 0, 1;
LS_000001efc0df36c0_0_0 .concat [ 1 1 1 1], L_000001efc0df3620, L_000001efc0df3620, L_000001efc0df3620, L_000001efc0df3620;
LS_000001efc0df36c0_0_4 .concat [ 1 1 1 1], L_000001efc0df3620, L_000001efc0df3620, L_000001efc0df3620, L_000001efc0df3620;
LS_000001efc0df36c0_0_8 .concat [ 1 1 1 1], L_000001efc0df3620, L_000001efc0df3620, L_000001efc0df3620, L_000001efc0df3620;
LS_000001efc0df36c0_0_12 .concat [ 1 1 1 1], L_000001efc0df3620, L_000001efc0df3620, L_000001efc0df3620, L_000001efc0df3620;
LS_000001efc0df36c0_0_16 .concat [ 1 1 1 1], L_000001efc0df3620, L_000001efc0df3620, L_000001efc0df3620, L_000001efc0df3620;
LS_000001efc0df36c0_0_20 .concat [ 1 1 1 1], L_000001efc0df3620, L_000001efc0df3620, L_000001efc0df3620, L_000001efc0df3620;
LS_000001efc0df36c0_0_24 .concat [ 1 1 1 1], L_000001efc0df3620, L_000001efc0df3620, L_000001efc0df3620, L_000001efc0df3620;
LS_000001efc0df36c0_0_28 .concat [ 1 1 1 1], L_000001efc0df3620, L_000001efc0df3620, L_000001efc0df3620, L_000001efc0df3620;
LS_000001efc0df36c0_1_0 .concat [ 4 4 4 4], LS_000001efc0df36c0_0_0, LS_000001efc0df36c0_0_4, LS_000001efc0df36c0_0_8, LS_000001efc0df36c0_0_12;
LS_000001efc0df36c0_1_4 .concat [ 4 4 4 4], LS_000001efc0df36c0_0_16, LS_000001efc0df36c0_0_20, LS_000001efc0df36c0_0_24, LS_000001efc0df36c0_0_28;
L_000001efc0df36c0 .concat [ 16 16 0 0], LS_000001efc0df36c0_1_0, LS_000001efc0df36c0_1_4;
S_000001efc0dbb1a0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001efc0dbae80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001efc0e5f490 .functor AND 32, L_000001efc0df2680, L_000001efc0df2b80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001efc0dbc530_0 .net "in1", 31 0, L_000001efc0df2680;  1 drivers
v000001efc0dbcc10_0 .net "in2", 31 0, L_000001efc0df2b80;  1 drivers
v000001efc0dbd570_0 .net "out", 31 0, L_000001efc0e5f490;  alias, 1 drivers
S_000001efc0dbb4c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001efc0dbae80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001efc0e5e9a0 .functor AND 32, L_000001efc0df4160, L_000001efc0df3120, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001efc0dbdd90_0 .net "in1", 31 0, L_000001efc0df4160;  1 drivers
v000001efc0dbdf70_0 .net "in2", 31 0, L_000001efc0df3120;  1 drivers
v000001efc0dbcb70_0 .net "out", 31 0, L_000001efc0e5e9a0;  alias, 1 drivers
S_000001efc0dbb650 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001efc0dbae80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001efc0e5e690 .functor AND 32, L_000001efc0df45c0, L_000001efc0df31c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001efc0dbc670_0 .net "in1", 31 0, L_000001efc0df45c0;  1 drivers
v000001efc0dbca30_0 .net "in2", 31 0, L_000001efc0df31c0;  1 drivers
v000001efc0dbccb0_0 .net "out", 31 0, L_000001efc0e5e690;  alias, 1 drivers
S_000001efc0dc1ac0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001efc0dbae80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001efc0e5e700 .functor AND 32, L_000001efc0df4480, L_000001efc0df36c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001efc0dbda70_0 .net "in1", 31 0, L_000001efc0df4480;  1 drivers
v000001efc0dbc030_0 .net "in2", 31 0, L_000001efc0df36c0;  1 drivers
v000001efc0dbde30_0 .net "out", 31 0, L_000001efc0e5e700;  alias, 1 drivers
S_000001efc0dc0b20 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001efc0b89f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001efc0dc5ce0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001efc0dc5d18 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001efc0dc5d50 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001efc0dc5d88 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001efc0dc5dc0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001efc0dc5df8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001efc0dc5e30 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001efc0dc5e68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001efc0dc5ea0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001efc0dc5ed8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001efc0dc5f10 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001efc0dc5f48 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001efc0dc5f80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001efc0dc5fb8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001efc0dc5ff0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001efc0dc6028 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001efc0dc6060 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001efc0dc6098 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001efc0dc60d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001efc0dc6108 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001efc0dc6140 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001efc0dc6178 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001efc0dc61b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001efc0dc61e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001efc0dc6220 .param/l "xori" 0 9 12, C4<001110000000>;
v000001efc0dc4e90_0 .var "EX1_PC", 31 0;
v000001efc0dc5b10_0 .var "EX1_PFC", 31 0;
v000001efc0dc5610_0 .var "EX1_forward_to_B", 31 0;
v000001efc0dc5bb0_0 .var "EX1_is_beq", 0 0;
v000001efc0dc4f30_0 .var "EX1_is_bne", 0 0;
v000001efc0dc4850_0 .var "EX1_is_jal", 0 0;
v000001efc0dc5430_0 .var "EX1_is_jr", 0 0;
v000001efc0dc48f0_0 .var "EX1_is_oper2_immed", 0 0;
v000001efc0dc4a30_0 .var "EX1_memread", 0 0;
v000001efc0dc51b0_0 .var "EX1_memwrite", 0 0;
v000001efc0dc57f0_0 .var "EX1_opcode", 11 0;
v000001efc0dc4530_0 .var "EX1_predicted", 0 0;
v000001efc0dc4ad0_0 .var "EX1_rd_ind", 4 0;
v000001efc0dc5110_0 .var "EX1_rd_indzero", 0 0;
v000001efc0dc5390_0 .var "EX1_regwrite", 0 0;
v000001efc0dc4c10_0 .var "EX1_rs1", 31 0;
v000001efc0dc4d50_0 .var "EX1_rs1_ind", 4 0;
v000001efc0dc4fd0_0 .var "EX1_rs2", 31 0;
v000001efc0dc54d0_0 .var "EX1_rs2_ind", 4 0;
v000001efc0dc3d10_0 .net "FLUSH", 0 0, v000001efc0dc88c0_0;  alias, 1 drivers
v000001efc0dc3770_0 .net "ID_PC", 31 0, v000001efc0dce2c0_0;  alias, 1 drivers
v000001efc0dc1f10_0 .net "ID_PFC_to_EX", 31 0, L_000001efc0df0d80;  alias, 1 drivers
v000001efc0dc3590_0 .net "ID_forward_to_B", 31 0, L_000001efc0df1460;  alias, 1 drivers
v000001efc0dc3090_0 .net "ID_is_beq", 0 0, L_000001efc0df13c0;  alias, 1 drivers
v000001efc0dc1fb0_0 .net "ID_is_bne", 0 0, L_000001efc0df16e0;  alias, 1 drivers
v000001efc0dc3810_0 .net "ID_is_jal", 0 0, L_000001efc0df47a0;  alias, 1 drivers
v000001efc0dc3c70_0 .net "ID_is_jr", 0 0, L_000001efc0df1820;  alias, 1 drivers
v000001efc0dc22d0_0 .net "ID_is_oper2_immed", 0 0, L_000001efc0df6bd0;  alias, 1 drivers
v000001efc0dc3130_0 .net "ID_memread", 0 0, L_000001efc0df3940;  alias, 1 drivers
v000001efc0dc4490_0 .net "ID_memwrite", 0 0, L_000001efc0df4020;  alias, 1 drivers
v000001efc0dc2eb0_0 .net "ID_opcode", 11 0, v000001efc0de2790_0;  alias, 1 drivers
v000001efc0dc3b30_0 .net "ID_predicted", 0 0, v000001efc0dc8dc0_0;  alias, 1 drivers
v000001efc0dc2550_0 .net "ID_rd_ind", 4 0, v000001efc0de2d30_0;  alias, 1 drivers
v000001efc0dc42b0_0 .net "ID_rd_indzero", 0 0, L_000001efc0df4200;  1 drivers
v000001efc0dc2e10_0 .net "ID_regwrite", 0 0, L_000001efc0df4840;  alias, 1 drivers
v000001efc0dc31d0_0 .net "ID_rs1", 31 0, v000001efc0dcba20_0;  alias, 1 drivers
v000001efc0dc1dd0_0 .net "ID_rs1_ind", 4 0, v000001efc0de2830_0;  alias, 1 drivers
v000001efc0dc29b0_0 .net "ID_rs2", 31 0, v000001efc0dcb840_0;  alias, 1 drivers
v000001efc0dc3a90_0 .net "ID_rs2_ind", 4 0, v000001efc0de2a10_0;  alias, 1 drivers
v000001efc0dc4210_0 .net "clk", 0 0, L_000001efc0df5510;  1 drivers
v000001efc0dc3950_0 .net "rst", 0 0, v000001efc0dee080_0;  alias, 1 drivers
E_000001efc0d3af20 .event posedge, v000001efc0db2310_0, v000001efc0dc4210_0;
S_000001efc0dc0350 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001efc0b89f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001efc0dc6260 .param/l "add" 0 9 6, C4<000000100000>;
P_000001efc0dc6298 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001efc0dc62d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001efc0dc6308 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001efc0dc6340 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001efc0dc6378 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001efc0dc63b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001efc0dc63e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001efc0dc6420 .param/l "j" 0 9 19, C4<000010000000>;
P_000001efc0dc6458 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001efc0dc6490 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001efc0dc64c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001efc0dc6500 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001efc0dc6538 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001efc0dc6570 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001efc0dc65a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001efc0dc65e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001efc0dc6618 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001efc0dc6650 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001efc0dc6688 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001efc0dc66c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001efc0dc66f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001efc0dc6730 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001efc0dc6768 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001efc0dc67a0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001efc0dc3db0_0 .net "EX1_ALU_OPER1", 31 0, L_000001efc0df6690;  alias, 1 drivers
v000001efc0dc27d0_0 .net "EX1_ALU_OPER2", 31 0, L_000001efc0e5e850;  alias, 1 drivers
v000001efc0dc33b0_0 .net "EX1_PC", 31 0, v000001efc0dc4e90_0;  alias, 1 drivers
v000001efc0dc2870_0 .net "EX1_PFC_to_IF", 31 0, L_000001efc0df3c60;  alias, 1 drivers
v000001efc0dc3270_0 .net "EX1_forward_to_B", 31 0, v000001efc0dc5610_0;  alias, 1 drivers
v000001efc0dc38b0_0 .net "EX1_is_beq", 0 0, v000001efc0dc5bb0_0;  alias, 1 drivers
v000001efc0dc1e70_0 .net "EX1_is_bne", 0 0, v000001efc0dc4f30_0;  alias, 1 drivers
v000001efc0dc2730_0 .net "EX1_is_jal", 0 0, v000001efc0dc4850_0;  alias, 1 drivers
v000001efc0dc3e50_0 .net "EX1_is_jr", 0 0, v000001efc0dc5430_0;  alias, 1 drivers
v000001efc0dc3ef0_0 .net "EX1_is_oper2_immed", 0 0, v000001efc0dc48f0_0;  alias, 1 drivers
v000001efc0dc39f0_0 .net "EX1_memread", 0 0, v000001efc0dc4a30_0;  alias, 1 drivers
v000001efc0dc3f90_0 .net "EX1_memwrite", 0 0, v000001efc0dc51b0_0;  alias, 1 drivers
v000001efc0dc2910_0 .net "EX1_opcode", 11 0, v000001efc0dc57f0_0;  alias, 1 drivers
v000001efc0dc2a50_0 .net "EX1_predicted", 0 0, v000001efc0dc4530_0;  alias, 1 drivers
v000001efc0dc3310_0 .net "EX1_rd_ind", 4 0, v000001efc0dc4ad0_0;  alias, 1 drivers
v000001efc0dc2af0_0 .net "EX1_rd_indzero", 0 0, v000001efc0dc5110_0;  alias, 1 drivers
v000001efc0dc4350_0 .net "EX1_regwrite", 0 0, v000001efc0dc5390_0;  alias, 1 drivers
v000001efc0dc3630_0 .net "EX1_rs1", 31 0, v000001efc0dc4c10_0;  alias, 1 drivers
v000001efc0dc25f0_0 .net "EX1_rs1_ind", 4 0, v000001efc0dc4d50_0;  alias, 1 drivers
v000001efc0dc3450_0 .net "EX1_rs2_ind", 4 0, v000001efc0dc54d0_0;  alias, 1 drivers
v000001efc0dc43f0_0 .net "EX1_rs2_out", 31 0, L_000001efc0e5eaf0;  alias, 1 drivers
v000001efc0dc4030_0 .var "EX2_ALU_OPER1", 31 0;
v000001efc0dc2b90_0 .var "EX2_ALU_OPER2", 31 0;
v000001efc0dc2c30_0 .var "EX2_PC", 31 0;
v000001efc0dc2cd0_0 .var "EX2_PFC_to_IF", 31 0;
v000001efc0dc3bd0_0 .var "EX2_forward_to_B", 31 0;
v000001efc0dc40d0_0 .var "EX2_is_beq", 0 0;
v000001efc0dc1d30_0 .var "EX2_is_bne", 0 0;
v000001efc0dc2370_0 .var "EX2_is_jal", 0 0;
v000001efc0dc2f50_0 .var "EX2_is_jr", 0 0;
v000001efc0dc2d70_0 .var "EX2_is_oper2_immed", 0 0;
v000001efc0dc4170_0 .var "EX2_memread", 0 0;
v000001efc0dc2050_0 .var "EX2_memwrite", 0 0;
v000001efc0dc20f0_0 .var "EX2_opcode", 11 0;
v000001efc0dc2190_0 .var "EX2_predicted", 0 0;
v000001efc0dc2230_0 .var "EX2_rd_ind", 4 0;
v000001efc0dc2410_0 .var "EX2_rd_indzero", 0 0;
v000001efc0dc24b0_0 .var "EX2_regwrite", 0 0;
v000001efc0dc36d0_0 .var "EX2_rs1", 31 0;
v000001efc0dc2ff0_0 .var "EX2_rs1_ind", 4 0;
v000001efc0dc2690_0 .var "EX2_rs2_ind", 4 0;
v000001efc0dc34f0_0 .var "EX2_rs2_out", 31 0;
v000001efc0dc8fa0_0 .net "FLUSH", 0 0, v000001efc0dc6d40_0;  alias, 1 drivers
v000001efc0dc71a0_0 .net "clk", 0 0, L_000001efc0e5ecb0;  1 drivers
v000001efc0dc7880_0 .net "rst", 0 0, v000001efc0dee080_0;  alias, 1 drivers
E_000001efc0d3b3e0 .event posedge, v000001efc0db2310_0, v000001efc0dc71a0_0;
S_000001efc0dc0fd0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001efc0b89f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001efc0dce7f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001efc0dce828 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001efc0dce860 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001efc0dce898 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001efc0dce8d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001efc0dce908 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001efc0dce940 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001efc0dce978 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001efc0dce9b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001efc0dce9e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001efc0dcea20 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001efc0dcea58 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001efc0dcea90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001efc0dceac8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001efc0dceb00 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001efc0dceb38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001efc0dceb70 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001efc0dceba8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001efc0dcebe0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001efc0dcec18 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001efc0dcec50 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001efc0dcec88 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001efc0dcecc0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001efc0dcecf8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001efc0dced30 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001efc0df6000 .functor OR 1, L_000001efc0df13c0, L_000001efc0df16e0, C4<0>, C4<0>;
L_000001efc0df6230 .functor AND 1, L_000001efc0df6000, L_000001efc0df6f50, C4<1>, C4<1>;
L_000001efc0df6070 .functor OR 1, L_000001efc0df13c0, L_000001efc0df16e0, C4<0>, C4<0>;
L_000001efc0df5970 .functor AND 1, L_000001efc0df6070, L_000001efc0df6f50, C4<1>, C4<1>;
L_000001efc0df6930 .functor OR 1, L_000001efc0df13c0, L_000001efc0df16e0, C4<0>, C4<0>;
L_000001efc0df59e0 .functor AND 1, L_000001efc0df6930, v000001efc0dc8dc0_0, C4<1>, C4<1>;
v000001efc0dcc880_0 .net "EX1_memread", 0 0, v000001efc0dc4a30_0;  alias, 1 drivers
v000001efc0dcb980_0 .net "EX1_opcode", 11 0, v000001efc0dc57f0_0;  alias, 1 drivers
v000001efc0dcde60_0 .net "EX1_rd_ind", 4 0, v000001efc0dc4ad0_0;  alias, 1 drivers
v000001efc0dcc100_0 .net "EX1_rd_indzero", 0 0, v000001efc0dc5110_0;  alias, 1 drivers
v000001efc0dcd780_0 .net "EX2_memread", 0 0, v000001efc0dc4170_0;  alias, 1 drivers
v000001efc0dcd320_0 .net "EX2_opcode", 11 0, v000001efc0dc20f0_0;  alias, 1 drivers
v000001efc0dcdb40_0 .net "EX2_rd_ind", 4 0, v000001efc0dc2230_0;  alias, 1 drivers
v000001efc0dcc380_0 .net "EX2_rd_indzero", 0 0, v000001efc0dc2410_0;  alias, 1 drivers
v000001efc0dcc6a0_0 .net "ID_EX1_flush", 0 0, v000001efc0dc88c0_0;  alias, 1 drivers
v000001efc0dccc40_0 .net "ID_EX2_flush", 0 0, v000001efc0dc6d40_0;  alias, 1 drivers
v000001efc0dccb00_0 .net "ID_is_beq", 0 0, L_000001efc0df13c0;  alias, 1 drivers
v000001efc0dcdfa0_0 .net "ID_is_bne", 0 0, L_000001efc0df16e0;  alias, 1 drivers
v000001efc0dccd80_0 .net "ID_is_j", 0 0, L_000001efc0df3f80;  alias, 1 drivers
v000001efc0dcd0a0_0 .net "ID_is_jal", 0 0, L_000001efc0df47a0;  alias, 1 drivers
v000001efc0dcc1a0_0 .net "ID_is_jr", 0 0, L_000001efc0df1820;  alias, 1 drivers
v000001efc0dcc560_0 .net "ID_opcode", 11 0, v000001efc0de2790_0;  alias, 1 drivers
v000001efc0dcc740_0 .net "ID_rs1_ind", 4 0, v000001efc0de2830_0;  alias, 1 drivers
v000001efc0dcc2e0_0 .net "ID_rs2_ind", 4 0, v000001efc0de2a10_0;  alias, 1 drivers
v000001efc0dcd140_0 .net "IF_ID_flush", 0 0, v000001efc0dc9ae0_0;  alias, 1 drivers
v000001efc0dcc7e0_0 .net "IF_ID_write", 0 0, v000001efc0dcae40_0;  alias, 1 drivers
v000001efc0dccce0_0 .net "PC_src", 2 0, L_000001efc0df1aa0;  alias, 1 drivers
v000001efc0dcbde0_0 .net "PFC_to_EX", 31 0, L_000001efc0df0d80;  alias, 1 drivers
v000001efc0dcc420_0 .net "PFC_to_IF", 31 0, L_000001efc0defca0;  alias, 1 drivers
v000001efc0dcd8c0_0 .net "WB_rd_ind", 4 0, v000001efc0dde4b0_0;  alias, 1 drivers
v000001efc0dcc240_0 .net "Wrong_prediction", 0 0, L_000001efc0e600d0;  alias, 1 drivers
v000001efc0dcc4c0_0 .net *"_ivl_11", 0 0, L_000001efc0df5970;  1 drivers
v000001efc0dcd820_0 .net *"_ivl_13", 9 0, L_000001efc0df15a0;  1 drivers
v000001efc0dcce20_0 .net *"_ivl_15", 9 0, L_000001efc0defd40;  1 drivers
v000001efc0dccec0_0 .net *"_ivl_16", 9 0, L_000001efc0df09c0;  1 drivers
v000001efc0dcd640_0 .net *"_ivl_19", 9 0, L_000001efc0df2180;  1 drivers
v000001efc0dcdc80_0 .net *"_ivl_20", 9 0, L_000001efc0df0a60;  1 drivers
v000001efc0dcd3c0_0 .net *"_ivl_25", 0 0, L_000001efc0df6930;  1 drivers
v000001efc0dcd6e0_0 .net *"_ivl_27", 0 0, L_000001efc0df59e0;  1 drivers
v000001efc0dcd960_0 .net *"_ivl_29", 9 0, L_000001efc0df1f00;  1 drivers
v000001efc0dccf60_0 .net *"_ivl_3", 0 0, L_000001efc0df6000;  1 drivers
L_000001efc0e101f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001efc0dcbac0_0 .net/2u *"_ivl_30", 9 0, L_000001efc0e101f0;  1 drivers
v000001efc0dcd460_0 .net *"_ivl_32", 9 0, L_000001efc0df0ba0;  1 drivers
v000001efc0dcdbe0_0 .net *"_ivl_35", 9 0, L_000001efc0df2400;  1 drivers
v000001efc0dcb8e0_0 .net *"_ivl_37", 9 0, L_000001efc0df01a0;  1 drivers
v000001efc0dcd500_0 .net *"_ivl_38", 9 0, L_000001efc0df1b40;  1 drivers
v000001efc0dcbd40_0 .net *"_ivl_40", 9 0, L_000001efc0df0600;  1 drivers
L_000001efc0e10238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001efc0dcbb60_0 .net/2s *"_ivl_45", 21 0, L_000001efc0e10238;  1 drivers
L_000001efc0e10280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001efc0dcd000_0 .net/2s *"_ivl_50", 21 0, L_000001efc0e10280;  1 drivers
v000001efc0dcbc00_0 .net *"_ivl_9", 0 0, L_000001efc0df6070;  1 drivers
v000001efc0dcd5a0_0 .net "clk", 0 0, L_000001efc0d31000;  alias, 1 drivers
v000001efc0dcbe80_0 .net "forward_to_B", 31 0, L_000001efc0df1460;  alias, 1 drivers
v000001efc0dcbca0_0 .net "imm", 31 0, v000001efc0dca9e0_0;  1 drivers
v000001efc0dcbf20_0 .net "inst", 31 0, v000001efc0dce220_0;  alias, 1 drivers
v000001efc0dcc920_0 .net "is_branch_and_taken", 0 0, L_000001efc0df6230;  alias, 1 drivers
v000001efc0dcc060_0 .net "is_oper2_immed", 0 0, L_000001efc0df6bd0;  alias, 1 drivers
v000001efc0dcc9c0_0 .net "mem_read", 0 0, L_000001efc0df3940;  alias, 1 drivers
v000001efc0dcca60_0 .net "mem_write", 0 0, L_000001efc0df4020;  alias, 1 drivers
v000001efc0dce180_0 .net "pc", 31 0, v000001efc0dce2c0_0;  alias, 1 drivers
v000001efc0dce040_0 .net "pc_write", 0 0, v000001efc0dca440_0;  alias, 1 drivers
v000001efc0dce360_0 .net "predicted", 0 0, L_000001efc0df6f50;  1 drivers
v000001efc0dce0e0_0 .net "predicted_to_EX", 0 0, v000001efc0dc8dc0_0;  alias, 1 drivers
v000001efc0dce400_0 .net "reg_write", 0 0, L_000001efc0df4840;  alias, 1 drivers
v000001efc0dce4a0_0 .net "reg_write_from_wb", 0 0, v000001efc0ddf310_0;  alias, 1 drivers
v000001efc0dce540_0 .net "rs1", 31 0, v000001efc0dcba20_0;  alias, 1 drivers
v000001efc0dce5e0_0 .net "rs2", 31 0, v000001efc0dcb840_0;  alias, 1 drivers
v000001efc0dce680_0 .net "rst", 0 0, v000001efc0dee080_0;  alias, 1 drivers
v000001efc0dce720_0 .net "wr_reg_data", 31 0, L_000001efc0e7c260;  alias, 1 drivers
L_000001efc0df1460 .functor MUXZ 32, v000001efc0dcb840_0, v000001efc0dca9e0_0, L_000001efc0df6bd0, C4<>;
L_000001efc0df15a0 .part v000001efc0dce2c0_0, 0, 10;
L_000001efc0defd40 .part v000001efc0dce220_0, 0, 10;
L_000001efc0df09c0 .arith/sum 10, L_000001efc0df15a0, L_000001efc0defd40;
L_000001efc0df2180 .part v000001efc0dce220_0, 0, 10;
L_000001efc0df0a60 .functor MUXZ 10, L_000001efc0df2180, L_000001efc0df09c0, L_000001efc0df5970, C4<>;
L_000001efc0df1f00 .part v000001efc0dce2c0_0, 0, 10;
L_000001efc0df0ba0 .arith/sum 10, L_000001efc0df1f00, L_000001efc0e101f0;
L_000001efc0df2400 .part v000001efc0dce2c0_0, 0, 10;
L_000001efc0df01a0 .part v000001efc0dce220_0, 0, 10;
L_000001efc0df1b40 .arith/sum 10, L_000001efc0df2400, L_000001efc0df01a0;
L_000001efc0df0600 .functor MUXZ 10, L_000001efc0df1b40, L_000001efc0df0ba0, L_000001efc0df59e0, C4<>;
L_000001efc0defca0 .concat8 [ 10 22 0 0], L_000001efc0df0a60, L_000001efc0e10238;
L_000001efc0df0d80 .concat8 [ 10 22 0 0], L_000001efc0df0600, L_000001efc0e10280;
S_000001efc0dc0800 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001efc0dc0fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001efc0dced70 .param/l "add" 0 9 6, C4<000000100000>;
P_000001efc0dceda8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001efc0dcede0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001efc0dcee18 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001efc0dcee50 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001efc0dcee88 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001efc0dceec0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001efc0dceef8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001efc0dcef30 .param/l "j" 0 9 19, C4<000010000000>;
P_000001efc0dcef68 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001efc0dcefa0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001efc0dcefd8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001efc0dcf010 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001efc0dcf048 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001efc0dcf080 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001efc0dcf0b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001efc0dcf0f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001efc0dcf128 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001efc0dcf160 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001efc0dcf198 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001efc0dcf1d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001efc0dcf208 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001efc0dcf240 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001efc0dcf278 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001efc0dcf2b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001efc0df5740 .functor OR 1, L_000001efc0df6f50, L_000001efc0df02e0, C4<0>, C4<0>;
L_000001efc0df61c0 .functor OR 1, L_000001efc0df5740, L_000001efc0df0380, C4<0>, C4<0>;
v000001efc0dc8a00_0 .net "EX1_opcode", 11 0, v000001efc0dc57f0_0;  alias, 1 drivers
v000001efc0dc74c0_0 .net "EX2_opcode", 11 0, v000001efc0dc20f0_0;  alias, 1 drivers
v000001efc0dc7740_0 .net "ID_opcode", 11 0, v000001efc0de2790_0;  alias, 1 drivers
v000001efc0dc8c80_0 .net "PC_src", 2 0, L_000001efc0df1aa0;  alias, 1 drivers
v000001efc0dc6b60_0 .net "Wrong_prediction", 0 0, L_000001efc0e600d0;  alias, 1 drivers
L_000001efc0e103e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001efc0dc6e80_0 .net/2u *"_ivl_0", 2 0, L_000001efc0e103e8;  1 drivers
v000001efc0dc8be0_0 .net *"_ivl_10", 0 0, L_000001efc0df0560;  1 drivers
L_000001efc0e10508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001efc0dc79c0_0 .net/2u *"_ivl_12", 2 0, L_000001efc0e10508;  1 drivers
L_000001efc0e10550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001efc0dc6ac0_0 .net/2u *"_ivl_14", 11 0, L_000001efc0e10550;  1 drivers
v000001efc0dc68e0_0 .net *"_ivl_16", 0 0, L_000001efc0df02e0;  1 drivers
v000001efc0dc80a0_0 .net *"_ivl_19", 0 0, L_000001efc0df5740;  1 drivers
L_000001efc0e10430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001efc0dc7ba0_0 .net/2u *"_ivl_2", 11 0, L_000001efc0e10430;  1 drivers
L_000001efc0e10598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001efc0dc77e0_0 .net/2u *"_ivl_20", 11 0, L_000001efc0e10598;  1 drivers
v000001efc0dc8780_0 .net *"_ivl_22", 0 0, L_000001efc0df0380;  1 drivers
v000001efc0dc6de0_0 .net *"_ivl_25", 0 0, L_000001efc0df61c0;  1 drivers
L_000001efc0e105e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001efc0dc7ce0_0 .net/2u *"_ivl_26", 2 0, L_000001efc0e105e0;  1 drivers
L_000001efc0e10628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001efc0dc6980_0 .net/2u *"_ivl_28", 2 0, L_000001efc0e10628;  1 drivers
v000001efc0dc8640_0 .net *"_ivl_30", 2 0, L_000001efc0df1be0;  1 drivers
v000001efc0dc7a60_0 .net *"_ivl_32", 2 0, L_000001efc0df1640;  1 drivers
v000001efc0dc7b00_0 .net *"_ivl_34", 2 0, L_000001efc0df0b00;  1 drivers
v000001efc0dc7d80_0 .net *"_ivl_4", 0 0, L_000001efc0defe80;  1 drivers
L_000001efc0e10478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001efc0dc7e20_0 .net/2u *"_ivl_6", 2 0, L_000001efc0e10478;  1 drivers
L_000001efc0e104c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001efc0dc8d20_0 .net/2u *"_ivl_8", 11 0, L_000001efc0e104c0;  1 drivers
v000001efc0dc6c00_0 .net "clk", 0 0, L_000001efc0d31000;  alias, 1 drivers
v000001efc0dc6f20_0 .net "predicted", 0 0, L_000001efc0df6f50;  alias, 1 drivers
v000001efc0dc8e60_0 .net "predicted_to_EX", 0 0, v000001efc0dc8dc0_0;  alias, 1 drivers
v000001efc0dc8460_0 .net "rst", 0 0, v000001efc0dee080_0;  alias, 1 drivers
v000001efc0dc7f60_0 .net "state", 1 0, v000001efc0dc76a0_0;  1 drivers
L_000001efc0defe80 .cmp/eq 12, v000001efc0de2790_0, L_000001efc0e10430;
L_000001efc0df0560 .cmp/eq 12, v000001efc0dc57f0_0, L_000001efc0e104c0;
L_000001efc0df02e0 .cmp/eq 12, v000001efc0de2790_0, L_000001efc0e10550;
L_000001efc0df0380 .cmp/eq 12, v000001efc0de2790_0, L_000001efc0e10598;
L_000001efc0df1be0 .functor MUXZ 3, L_000001efc0e10628, L_000001efc0e105e0, L_000001efc0df61c0, C4<>;
L_000001efc0df1640 .functor MUXZ 3, L_000001efc0df1be0, L_000001efc0e10508, L_000001efc0df0560, C4<>;
L_000001efc0df0b00 .functor MUXZ 3, L_000001efc0df1640, L_000001efc0e10478, L_000001efc0defe80, C4<>;
L_000001efc0df1aa0 .functor MUXZ 3, L_000001efc0df0b00, L_000001efc0e103e8, L_000001efc0e600d0, C4<>;
S_000001efc0dc0cb0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001efc0dc0800;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001efc0dcf2f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001efc0dcf328 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001efc0dcf360 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001efc0dcf398 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001efc0dcf3d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001efc0dcf408 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001efc0dcf440 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001efc0dcf478 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001efc0dcf4b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001efc0dcf4e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001efc0dcf520 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001efc0dcf558 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001efc0dcf590 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001efc0dcf5c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001efc0dcf600 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001efc0dcf638 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001efc0dcf670 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001efc0dcf6a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001efc0dcf6e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001efc0dcf718 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001efc0dcf750 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001efc0dcf788 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001efc0dcf7c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001efc0dcf7f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001efc0dcf830 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001efc0df54a0 .functor OR 1, L_000001efc0df0060, L_000001efc0df0240, C4<0>, C4<0>;
L_000001efc0df60e0 .functor OR 1, L_000001efc0df1960, L_000001efc0defde0, C4<0>, C4<0>;
L_000001efc0df6e00 .functor AND 1, L_000001efc0df54a0, L_000001efc0df60e0, C4<1>, C4<1>;
L_000001efc0df6150 .functor NOT 1, L_000001efc0df6e00, C4<0>, C4<0>, C4<0>;
L_000001efc0df5660 .functor OR 1, v000001efc0dee080_0, L_000001efc0df6150, C4<0>, C4<0>;
L_000001efc0df6f50 .functor NOT 1, L_000001efc0df5660, C4<0>, C4<0>, C4<0>;
v000001efc0dc7560_0 .net "EX_opcode", 11 0, v000001efc0dc20f0_0;  alias, 1 drivers
v000001efc0dc8500_0 .net "ID_opcode", 11 0, v000001efc0de2790_0;  alias, 1 drivers
v000001efc0dc81e0_0 .net "Wrong_prediction", 0 0, L_000001efc0e600d0;  alias, 1 drivers
L_000001efc0e102c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001efc0dc72e0_0 .net/2u *"_ivl_0", 11 0, L_000001efc0e102c8;  1 drivers
L_000001efc0e10358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001efc0dc8000_0 .net/2u *"_ivl_10", 1 0, L_000001efc0e10358;  1 drivers
v000001efc0dc7ec0_0 .net *"_ivl_12", 0 0, L_000001efc0df1960;  1 drivers
L_000001efc0e103a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001efc0dc6840_0 .net/2u *"_ivl_14", 1 0, L_000001efc0e103a0;  1 drivers
v000001efc0dc6a20_0 .net *"_ivl_16", 0 0, L_000001efc0defde0;  1 drivers
v000001efc0dc7920_0 .net *"_ivl_19", 0 0, L_000001efc0df60e0;  1 drivers
v000001efc0dc7240_0 .net *"_ivl_2", 0 0, L_000001efc0df0060;  1 drivers
v000001efc0dc8820_0 .net *"_ivl_21", 0 0, L_000001efc0df6e00;  1 drivers
v000001efc0dc7380_0 .net *"_ivl_22", 0 0, L_000001efc0df6150;  1 drivers
v000001efc0dc8320_0 .net *"_ivl_25", 0 0, L_000001efc0df5660;  1 drivers
L_000001efc0e10310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001efc0dc8aa0_0 .net/2u *"_ivl_4", 11 0, L_000001efc0e10310;  1 drivers
v000001efc0dc8140_0 .net *"_ivl_6", 0 0, L_000001efc0df0240;  1 drivers
v000001efc0dc7600_0 .net *"_ivl_9", 0 0, L_000001efc0df54a0;  1 drivers
v000001efc0dc7c40_0 .net "clk", 0 0, L_000001efc0d31000;  alias, 1 drivers
v000001efc0dc7420_0 .net "predicted", 0 0, L_000001efc0df6f50;  alias, 1 drivers
v000001efc0dc8dc0_0 .var "predicted_to_EX", 0 0;
v000001efc0dc86e0_0 .net "rst", 0 0, v000001efc0dee080_0;  alias, 1 drivers
v000001efc0dc76a0_0 .var "state", 1 0;
E_000001efc0d3b2e0 .event posedge, v000001efc0dc7c40_0, v000001efc0db2310_0;
L_000001efc0df0060 .cmp/eq 12, v000001efc0de2790_0, L_000001efc0e102c8;
L_000001efc0df0240 .cmp/eq 12, v000001efc0de2790_0, L_000001efc0e10310;
L_000001efc0df1960 .cmp/eq 2, v000001efc0dc76a0_0, L_000001efc0e10358;
L_000001efc0defde0 .cmp/eq 2, v000001efc0dc76a0_0, L_000001efc0e103a0;
S_000001efc0dc0030 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001efc0dc0fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001efc0dd9890 .param/l "add" 0 9 6, C4<000000100000>;
P_000001efc0dd98c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001efc0dd9900 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001efc0dd9938 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001efc0dd9970 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001efc0dd99a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001efc0dd99e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001efc0dd9a18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001efc0dd9a50 .param/l "j" 0 9 19, C4<000010000000>;
P_000001efc0dd9a88 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001efc0dd9ac0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001efc0dd9af8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001efc0dd9b30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001efc0dd9b68 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001efc0dd9ba0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001efc0dd9bd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001efc0dd9c10 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001efc0dd9c48 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001efc0dd9c80 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001efc0dd9cb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001efc0dd9cf0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001efc0dd9d28 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001efc0dd9d60 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001efc0dd9d98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001efc0dd9dd0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001efc0dc8280_0 .net "EX1_memread", 0 0, v000001efc0dc4a30_0;  alias, 1 drivers
v000001efc0dc83c0_0 .net "EX1_rd_ind", 4 0, v000001efc0dc4ad0_0;  alias, 1 drivers
v000001efc0dc8f00_0 .net "EX1_rd_indzero", 0 0, v000001efc0dc5110_0;  alias, 1 drivers
v000001efc0dc6ca0_0 .net "EX2_memread", 0 0, v000001efc0dc4170_0;  alias, 1 drivers
v000001efc0dc6fc0_0 .net "EX2_rd_ind", 4 0, v000001efc0dc2230_0;  alias, 1 drivers
v000001efc0dc85a0_0 .net "EX2_rd_indzero", 0 0, v000001efc0dc2410_0;  alias, 1 drivers
v000001efc0dc88c0_0 .var "ID_EX1_flush", 0 0;
v000001efc0dc6d40_0 .var "ID_EX2_flush", 0 0;
v000001efc0dc8960_0 .net "ID_opcode", 11 0, v000001efc0de2790_0;  alias, 1 drivers
v000001efc0dc8b40_0 .net "ID_rs1_ind", 4 0, v000001efc0de2830_0;  alias, 1 drivers
v000001efc0dc7060_0 .net "ID_rs2_ind", 4 0, v000001efc0de2a10_0;  alias, 1 drivers
v000001efc0dcae40_0 .var "IF_ID_Write", 0 0;
v000001efc0dc9ae0_0 .var "IF_ID_flush", 0 0;
v000001efc0dca440_0 .var "PC_Write", 0 0;
v000001efc0dcb7a0_0 .net "Wrong_prediction", 0 0, L_000001efc0e600d0;  alias, 1 drivers
E_000001efc0d3b460/0 .event anyedge, v000001efc0db8a80_0, v000001efc0dc4a30_0, v000001efc0dc5110_0, v000001efc0dc1dd0_0;
E_000001efc0d3b460/1 .event anyedge, v000001efc0dc4ad0_0, v000001efc0dc3a90_0, v000001efc0cd5530_0, v000001efc0dc2410_0;
E_000001efc0d3b460/2 .event anyedge, v000001efc0db4610_0, v000001efc0dc2eb0_0;
E_000001efc0d3b460 .event/or E_000001efc0d3b460/0, E_000001efc0d3b460/1, E_000001efc0d3b460/2;
S_000001efc0dc04e0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001efc0dc0fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001efc0dd9e10 .param/l "add" 0 9 6, C4<000000100000>;
P_000001efc0dd9e48 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001efc0dd9e80 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001efc0dd9eb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001efc0dd9ef0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001efc0dd9f28 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001efc0dd9f60 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001efc0dd9f98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001efc0dd9fd0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001efc0dda008 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001efc0dda040 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001efc0dda078 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001efc0dda0b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001efc0dda0e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001efc0dda120 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001efc0dda158 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001efc0dda190 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001efc0dda1c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001efc0dda200 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001efc0dda238 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001efc0dda270 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001efc0dda2a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001efc0dda2e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001efc0dda318 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001efc0dda350 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001efc0df5dd0 .functor OR 1, L_000001efc0df0420, L_000001efc0df1320, C4<0>, C4<0>;
L_000001efc0df62a0 .functor OR 1, L_000001efc0df5dd0, L_000001efc0df04c0, C4<0>, C4<0>;
L_000001efc0df56d0 .functor OR 1, L_000001efc0df62a0, L_000001efc0df06a0, C4<0>, C4<0>;
L_000001efc0df69a0 .functor OR 1, L_000001efc0df56d0, L_000001efc0df0e20, C4<0>, C4<0>;
L_000001efc0df6310 .functor OR 1, L_000001efc0df69a0, L_000001efc0df0ec0, C4<0>, C4<0>;
L_000001efc0df6540 .functor OR 1, L_000001efc0df6310, L_000001efc0df0f60, C4<0>, C4<0>;
L_000001efc0df6cb0 .functor OR 1, L_000001efc0df6540, L_000001efc0df10a0, C4<0>, C4<0>;
L_000001efc0df6bd0 .functor OR 1, L_000001efc0df6cb0, L_000001efc0df1140, C4<0>, C4<0>;
L_000001efc0df6c40 .functor OR 1, L_000001efc0df40c0, L_000001efc0df4660, C4<0>, C4<0>;
L_000001efc0df5a50 .functor OR 1, L_000001efc0df6c40, L_000001efc0df2d60, C4<0>, C4<0>;
L_000001efc0df5b30 .functor OR 1, L_000001efc0df5a50, L_000001efc0df42a0, C4<0>, C4<0>;
L_000001efc0df57b0 .functor OR 1, L_000001efc0df5b30, L_000001efc0df4a20, C4<0>, C4<0>;
v000001efc0dcaee0_0 .net "ID_opcode", 11 0, v000001efc0de2790_0;  alias, 1 drivers
L_000001efc0e10670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001efc0dc97c0_0 .net/2u *"_ivl_0", 11 0, L_000001efc0e10670;  1 drivers
L_000001efc0e10700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001efc0dc9a40_0 .net/2u *"_ivl_10", 11 0, L_000001efc0e10700;  1 drivers
L_000001efc0e10bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001efc0dcb5c0_0 .net/2u *"_ivl_102", 11 0, L_000001efc0e10bc8;  1 drivers
L_000001efc0e10c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001efc0dcaa80_0 .net/2u *"_ivl_106", 11 0, L_000001efc0e10c10;  1 drivers
v000001efc0dc9040_0 .net *"_ivl_12", 0 0, L_000001efc0df04c0;  1 drivers
v000001efc0dc99a0_0 .net *"_ivl_15", 0 0, L_000001efc0df62a0;  1 drivers
L_000001efc0e10748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001efc0dca080_0 .net/2u *"_ivl_16", 11 0, L_000001efc0e10748;  1 drivers
v000001efc0dcada0_0 .net *"_ivl_18", 0 0, L_000001efc0df06a0;  1 drivers
v000001efc0dcb020_0 .net *"_ivl_2", 0 0, L_000001efc0df0420;  1 drivers
v000001efc0dc9900_0 .net *"_ivl_21", 0 0, L_000001efc0df56d0;  1 drivers
L_000001efc0e10790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001efc0dc9540_0 .net/2u *"_ivl_22", 11 0, L_000001efc0e10790;  1 drivers
v000001efc0dcb2a0_0 .net *"_ivl_24", 0 0, L_000001efc0df0e20;  1 drivers
v000001efc0dc9b80_0 .net *"_ivl_27", 0 0, L_000001efc0df69a0;  1 drivers
L_000001efc0e107d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001efc0dc9ea0_0 .net/2u *"_ivl_28", 11 0, L_000001efc0e107d8;  1 drivers
v000001efc0dca4e0_0 .net *"_ivl_30", 0 0, L_000001efc0df0ec0;  1 drivers
v000001efc0dca300_0 .net *"_ivl_33", 0 0, L_000001efc0df6310;  1 drivers
L_000001efc0e10820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001efc0dcb660_0 .net/2u *"_ivl_34", 11 0, L_000001efc0e10820;  1 drivers
v000001efc0dca8a0_0 .net *"_ivl_36", 0 0, L_000001efc0df0f60;  1 drivers
v000001efc0dc9c20_0 .net *"_ivl_39", 0 0, L_000001efc0df6540;  1 drivers
L_000001efc0e106b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001efc0dc9d60_0 .net/2u *"_ivl_4", 11 0, L_000001efc0e106b8;  1 drivers
L_000001efc0e10868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001efc0dcb340_0 .net/2u *"_ivl_40", 11 0, L_000001efc0e10868;  1 drivers
v000001efc0dc9fe0_0 .net *"_ivl_42", 0 0, L_000001efc0df10a0;  1 drivers
v000001efc0dc92c0_0 .net *"_ivl_45", 0 0, L_000001efc0df6cb0;  1 drivers
L_000001efc0e108b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001efc0dc9e00_0 .net/2u *"_ivl_46", 11 0, L_000001efc0e108b0;  1 drivers
v000001efc0dc9cc0_0 .net *"_ivl_48", 0 0, L_000001efc0df1140;  1 drivers
L_000001efc0e108f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001efc0dcb700_0 .net/2u *"_ivl_52", 11 0, L_000001efc0e108f8;  1 drivers
L_000001efc0e10940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001efc0dc9680_0 .net/2u *"_ivl_56", 11 0, L_000001efc0e10940;  1 drivers
v000001efc0dc9180_0 .net *"_ivl_6", 0 0, L_000001efc0df1320;  1 drivers
L_000001efc0e10988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001efc0dc9360_0 .net/2u *"_ivl_60", 11 0, L_000001efc0e10988;  1 drivers
L_000001efc0e109d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001efc0dc9720_0 .net/2u *"_ivl_64", 11 0, L_000001efc0e109d0;  1 drivers
L_000001efc0e10a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001efc0dcb3e0_0 .net/2u *"_ivl_68", 11 0, L_000001efc0e10a18;  1 drivers
L_000001efc0e10a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001efc0dcb480_0 .net/2u *"_ivl_72", 11 0, L_000001efc0e10a60;  1 drivers
v000001efc0dc9400_0 .net *"_ivl_74", 0 0, L_000001efc0df40c0;  1 drivers
L_000001efc0e10aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001efc0dc9f40_0 .net/2u *"_ivl_76", 11 0, L_000001efc0e10aa8;  1 drivers
v000001efc0dca120_0 .net *"_ivl_78", 0 0, L_000001efc0df4660;  1 drivers
v000001efc0dc90e0_0 .net *"_ivl_81", 0 0, L_000001efc0df6c40;  1 drivers
L_000001efc0e10af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001efc0dcb200_0 .net/2u *"_ivl_82", 11 0, L_000001efc0e10af0;  1 drivers
v000001efc0dcb520_0 .net *"_ivl_84", 0 0, L_000001efc0df2d60;  1 drivers
v000001efc0dcaf80_0 .net *"_ivl_87", 0 0, L_000001efc0df5a50;  1 drivers
L_000001efc0e10b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001efc0dc9220_0 .net/2u *"_ivl_88", 11 0, L_000001efc0e10b38;  1 drivers
v000001efc0dcb0c0_0 .net *"_ivl_9", 0 0, L_000001efc0df5dd0;  1 drivers
v000001efc0dc94a0_0 .net *"_ivl_90", 0 0, L_000001efc0df42a0;  1 drivers
v000001efc0dca1c0_0 .net *"_ivl_93", 0 0, L_000001efc0df5b30;  1 drivers
L_000001efc0e10b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001efc0dca260_0 .net/2u *"_ivl_94", 11 0, L_000001efc0e10b80;  1 drivers
v000001efc0dcab20_0 .net *"_ivl_96", 0 0, L_000001efc0df4a20;  1 drivers
v000001efc0dc95e0_0 .net *"_ivl_99", 0 0, L_000001efc0df57b0;  1 drivers
v000001efc0dca580_0 .net "is_beq", 0 0, L_000001efc0df13c0;  alias, 1 drivers
v000001efc0dc9860_0 .net "is_bne", 0 0, L_000001efc0df16e0;  alias, 1 drivers
v000001efc0dca3a0_0 .net "is_j", 0 0, L_000001efc0df3f80;  alias, 1 drivers
v000001efc0dca620_0 .net "is_jal", 0 0, L_000001efc0df47a0;  alias, 1 drivers
v000001efc0dca6c0_0 .net "is_jr", 0 0, L_000001efc0df1820;  alias, 1 drivers
v000001efc0dcb160_0 .net "is_oper2_immed", 0 0, L_000001efc0df6bd0;  alias, 1 drivers
v000001efc0dca760_0 .net "memread", 0 0, L_000001efc0df3940;  alias, 1 drivers
v000001efc0dca800_0 .net "memwrite", 0 0, L_000001efc0df4020;  alias, 1 drivers
v000001efc0dca940_0 .net "regwrite", 0 0, L_000001efc0df4840;  alias, 1 drivers
L_000001efc0df0420 .cmp/eq 12, v000001efc0de2790_0, L_000001efc0e10670;
L_000001efc0df1320 .cmp/eq 12, v000001efc0de2790_0, L_000001efc0e106b8;
L_000001efc0df04c0 .cmp/eq 12, v000001efc0de2790_0, L_000001efc0e10700;
L_000001efc0df06a0 .cmp/eq 12, v000001efc0de2790_0, L_000001efc0e10748;
L_000001efc0df0e20 .cmp/eq 12, v000001efc0de2790_0, L_000001efc0e10790;
L_000001efc0df0ec0 .cmp/eq 12, v000001efc0de2790_0, L_000001efc0e107d8;
L_000001efc0df0f60 .cmp/eq 12, v000001efc0de2790_0, L_000001efc0e10820;
L_000001efc0df10a0 .cmp/eq 12, v000001efc0de2790_0, L_000001efc0e10868;
L_000001efc0df1140 .cmp/eq 12, v000001efc0de2790_0, L_000001efc0e108b0;
L_000001efc0df13c0 .cmp/eq 12, v000001efc0de2790_0, L_000001efc0e108f8;
L_000001efc0df16e0 .cmp/eq 12, v000001efc0de2790_0, L_000001efc0e10940;
L_000001efc0df1820 .cmp/eq 12, v000001efc0de2790_0, L_000001efc0e10988;
L_000001efc0df47a0 .cmp/eq 12, v000001efc0de2790_0, L_000001efc0e109d0;
L_000001efc0df3f80 .cmp/eq 12, v000001efc0de2790_0, L_000001efc0e10a18;
L_000001efc0df40c0 .cmp/eq 12, v000001efc0de2790_0, L_000001efc0e10a60;
L_000001efc0df4660 .cmp/eq 12, v000001efc0de2790_0, L_000001efc0e10aa8;
L_000001efc0df2d60 .cmp/eq 12, v000001efc0de2790_0, L_000001efc0e10af0;
L_000001efc0df42a0 .cmp/eq 12, v000001efc0de2790_0, L_000001efc0e10b38;
L_000001efc0df4a20 .cmp/eq 12, v000001efc0de2790_0, L_000001efc0e10b80;
L_000001efc0df4840 .reduce/nor L_000001efc0df57b0;
L_000001efc0df3940 .cmp/eq 12, v000001efc0de2790_0, L_000001efc0e10bc8;
L_000001efc0df4020 .cmp/eq 12, v000001efc0de2790_0, L_000001efc0e10c10;
S_000001efc0dc0e40 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001efc0dc0fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001efc0dda390 .param/l "add" 0 9 6, C4<000000100000>;
P_000001efc0dda3c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001efc0dda400 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001efc0dda438 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001efc0dda470 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001efc0dda4a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001efc0dda4e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001efc0dda518 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001efc0dda550 .param/l "j" 0 9 19, C4<000010000000>;
P_000001efc0dda588 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001efc0dda5c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001efc0dda5f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001efc0dda630 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001efc0dda668 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001efc0dda6a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001efc0dda6d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001efc0dda710 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001efc0dda748 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001efc0dda780 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001efc0dda7b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001efc0dda7f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001efc0dda828 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001efc0dda860 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001efc0dda898 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001efc0dda8d0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001efc0dca9e0_0 .var "Immed", 31 0;
v000001efc0dcabc0_0 .net "Inst", 31 0, v000001efc0dce220_0;  alias, 1 drivers
v000001efc0dcac60_0 .net "opcode", 11 0, v000001efc0de2790_0;  alias, 1 drivers
E_000001efc0d3b160 .event anyedge, v000001efc0dc2eb0_0, v000001efc0dcabc0_0;
S_000001efc0dc1610 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001efc0dc0fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001efc0dcba20_0 .var "Read_data1", 31 0;
v000001efc0dcb840_0 .var "Read_data2", 31 0;
v000001efc0dcdd20_0 .net "Read_reg1", 4 0, v000001efc0de2830_0;  alias, 1 drivers
v000001efc0dcc600_0 .net "Read_reg2", 4 0, v000001efc0de2a10_0;  alias, 1 drivers
v000001efc0dcd280_0 .net "Write_data", 31 0, L_000001efc0e7c260;  alias, 1 drivers
v000001efc0dccba0_0 .net "Write_en", 0 0, v000001efc0ddf310_0;  alias, 1 drivers
v000001efc0dcda00_0 .net "Write_reg", 4 0, v000001efc0dde4b0_0;  alias, 1 drivers
v000001efc0dcbfc0_0 .net "clk", 0 0, L_000001efc0d31000;  alias, 1 drivers
v000001efc0dcd1e0_0 .var/i "i", 31 0;
v000001efc0dcdf00 .array "reg_file", 0 31, 31 0;
v000001efc0dcddc0_0 .net "rst", 0 0, v000001efc0dee080_0;  alias, 1 drivers
E_000001efc0d3ac20 .event posedge, v000001efc0dc7c40_0;
S_000001efc0dbfea0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001efc0dc1610;
 .timescale 0 0;
v000001efc0dcdaa0_0 .var/i "i", 31 0;
S_000001efc0dc1160 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001efc0b89f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001efc0dda910 .param/l "add" 0 9 6, C4<000000100000>;
P_000001efc0dda948 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001efc0dda980 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001efc0dda9b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001efc0dda9f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001efc0ddaa28 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001efc0ddaa60 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001efc0ddaa98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001efc0ddaad0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001efc0ddab08 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001efc0ddab40 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001efc0ddab78 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001efc0ddabb0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001efc0ddabe8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001efc0ddac20 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001efc0ddac58 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001efc0ddac90 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001efc0ddacc8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001efc0ddad00 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001efc0ddad38 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001efc0ddad70 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001efc0ddada8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001efc0ddade0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001efc0ddae18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001efc0ddae50 .param/l "xori" 0 9 12, C4<001110000000>;
v000001efc0dce220_0 .var "ID_INST", 31 0;
v000001efc0dce2c0_0 .var "ID_PC", 31 0;
v000001efc0de2790_0 .var "ID_opcode", 11 0;
v000001efc0de2d30_0 .var "ID_rd_ind", 4 0;
v000001efc0de2830_0 .var "ID_rs1_ind", 4 0;
v000001efc0de2a10_0 .var "ID_rs2_ind", 4 0;
v000001efc0de26f0_0 .net "IF_FLUSH", 0 0, v000001efc0dc9ae0_0;  alias, 1 drivers
v000001efc0de2dd0_0 .net "IF_INST", 31 0, L_000001efc0df6d90;  alias, 1 drivers
v000001efc0de2bf0_0 .net "IF_PC", 31 0, v000001efc0ddc930_0;  alias, 1 drivers
v000001efc0de2ab0_0 .net "clk", 0 0, L_000001efc0df6850;  1 drivers
v000001efc0de28d0_0 .net "if_id_Write", 0 0, v000001efc0dcae40_0;  alias, 1 drivers
v000001efc0de2b50_0 .net "rst", 0 0, v000001efc0dee080_0;  alias, 1 drivers
E_000001efc0d3aba0 .event posedge, v000001efc0db2310_0, v000001efc0de2ab0_0;
S_000001efc0dc0670 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001efc0b89f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001efc0ddf1d0_0 .net "EX1_PFC", 31 0, L_000001efc0df3c60;  alias, 1 drivers
v000001efc0ddecd0_0 .net "EX2_PFC", 31 0, v000001efc0dc2cd0_0;  alias, 1 drivers
v000001efc0dde410_0 .net "ID_PFC", 31 0, L_000001efc0defca0;  alias, 1 drivers
v000001efc0dde9b0_0 .net "PC_src", 2 0, L_000001efc0df1aa0;  alias, 1 drivers
v000001efc0ddfdb0_0 .net "PC_write", 0 0, v000001efc0dca440_0;  alias, 1 drivers
L_000001efc0e10088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001efc0ddec30_0 .net/2u *"_ivl_0", 31 0, L_000001efc0e10088;  1 drivers
v000001efc0dde550_0 .net "clk", 0 0, L_000001efc0d31000;  alias, 1 drivers
v000001efc0dddfb0_0 .net "inst", 31 0, L_000001efc0df6d90;  alias, 1 drivers
v000001efc0ddee10_0 .net "inst_mem_in", 31 0, v000001efc0ddc930_0;  alias, 1 drivers
v000001efc0dde190_0 .net "pc_reg_in", 31 0, L_000001efc0df5f90;  1 drivers
v000001efc0ddd970_0 .net "rst", 0 0, v000001efc0dee080_0;  alias, 1 drivers
L_000001efc0df0ce0 .arith/sum 32, v000001efc0ddc930_0, L_000001efc0e10088;
S_000001efc0dc1480 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001efc0dc0670;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001efc0df6d90 .functor BUFZ 32, L_000001efc0df0920, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001efc0de2c90_0 .net "Data_Out", 31 0, L_000001efc0df6d90;  alias, 1 drivers
v000001efc0ddd470 .array "InstMem", 0 1023, 31 0;
v000001efc0ddce30_0 .net *"_ivl_0", 31 0, L_000001efc0df0920;  1 drivers
v000001efc0ddc6b0_0 .net *"_ivl_3", 9 0, L_000001efc0df20e0;  1 drivers
v000001efc0ddc890_0 .net *"_ivl_4", 11 0, L_000001efc0df2360;  1 drivers
L_000001efc0e101a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001efc0ddb530_0 .net *"_ivl_7", 1 0, L_000001efc0e101a8;  1 drivers
v000001efc0ddb030_0 .net "addr", 31 0, v000001efc0ddc930_0;  alias, 1 drivers
v000001efc0ddd5b0_0 .net "clk", 0 0, L_000001efc0d31000;  alias, 1 drivers
v000001efc0ddb5d0_0 .var/i "i", 31 0;
L_000001efc0df0920 .array/port v000001efc0ddd470, L_000001efc0df2360;
L_000001efc0df20e0 .part v000001efc0ddc930_0, 0, 10;
L_000001efc0df2360 .concat [ 10 2 0 0], L_000001efc0df20e0, L_000001efc0e101a8;
S_000001efc0dc0990 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001efc0dc0670;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001efc0d3b3a0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001efc0ddc250_0 .net "DataIn", 31 0, L_000001efc0df5f90;  alias, 1 drivers
v000001efc0ddc930_0 .var "DataOut", 31 0;
v000001efc0ddb490_0 .net "PC_Write", 0 0, v000001efc0dca440_0;  alias, 1 drivers
v000001efc0ddd1f0_0 .net "clk", 0 0, L_000001efc0d31000;  alias, 1 drivers
v000001efc0ddd650_0 .net "rst", 0 0, v000001efc0dee080_0;  alias, 1 drivers
S_000001efc0dc12f0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001efc0dc0670;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001efc0d3af60 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001efc0d32570 .functor NOT 1, L_000001efc0deff20, C4<0>, C4<0>, C4<0>;
L_000001efc0d325e0 .functor NOT 1, L_000001efc0df1c80, C4<0>, C4<0>, C4<0>;
L_000001efc0d32650 .functor AND 1, L_000001efc0d32570, L_000001efc0d325e0, C4<1>, C4<1>;
L_000001efc0cce9c0 .functor NOT 1, L_000001efc0df0100, C4<0>, C4<0>, C4<0>;
L_000001efc0cce1e0 .functor AND 1, L_000001efc0d32650, L_000001efc0cce9c0, C4<1>, C4<1>;
L_000001efc0cce480 .functor AND 32, L_000001efc0df1a00, L_000001efc0df0ce0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001efc0cce720 .functor NOT 1, L_000001efc0df1d20, C4<0>, C4<0>, C4<0>;
L_000001efc0df70a0 .functor NOT 1, L_000001efc0df07e0, C4<0>, C4<0>, C4<0>;
L_000001efc0df7340 .functor AND 1, L_000001efc0cce720, L_000001efc0df70a0, C4<1>, C4<1>;
L_000001efc0df7110 .functor AND 1, L_000001efc0df7340, L_000001efc0df22c0, C4<1>, C4<1>;
L_000001efc0df73b0 .functor AND 32, L_000001efc0df1500, L_000001efc0defca0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001efc0df7180 .functor OR 32, L_000001efc0cce480, L_000001efc0df73b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001efc0df7260 .functor NOT 1, L_000001efc0df1fa0, C4<0>, C4<0>, C4<0>;
L_000001efc0df71f0 .functor AND 1, L_000001efc0df7260, L_000001efc0df1dc0, C4<1>, C4<1>;
L_000001efc0df72d0 .functor NOT 1, L_000001efc0df18c0, C4<0>, C4<0>, C4<0>;
L_000001efc0df6380 .functor AND 1, L_000001efc0df71f0, L_000001efc0df72d0, C4<1>, C4<1>;
L_000001efc0df55f0 .functor AND 32, L_000001efc0deffc0, v000001efc0ddc930_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001efc0df5c80 .functor OR 32, L_000001efc0df7180, L_000001efc0df55f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001efc0df6d20 .functor NOT 1, L_000001efc0df2220, C4<0>, C4<0>, C4<0>;
L_000001efc0df68c0 .functor AND 1, L_000001efc0df6d20, L_000001efc0df1000, C4<1>, C4<1>;
L_000001efc0df6ee0 .functor AND 1, L_000001efc0df68c0, L_000001efc0df1e60, C4<1>, C4<1>;
L_000001efc0df5580 .functor AND 32, L_000001efc0df0880, L_000001efc0df3c60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001efc0df6af0 .functor OR 32, L_000001efc0df5c80, L_000001efc0df5580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001efc0df5eb0 .functor NOT 1, L_000001efc0df1280, C4<0>, C4<0>, C4<0>;
L_000001efc0df6b60 .functor AND 1, L_000001efc0df1780, L_000001efc0df5eb0, C4<1>, C4<1>;
L_000001efc0df5f20 .functor NOT 1, L_000001efc0df11e0, C4<0>, C4<0>, C4<0>;
L_000001efc0df63f0 .functor AND 1, L_000001efc0df6b60, L_000001efc0df5f20, C4<1>, C4<1>;
L_000001efc0df6e70 .functor AND 32, L_000001efc0df0c40, v000001efc0dc2cd0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001efc0df5f90 .functor OR 32, L_000001efc0df6af0, L_000001efc0df6e70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001efc0ddaf90_0 .net *"_ivl_1", 0 0, L_000001efc0deff20;  1 drivers
v000001efc0ddbc10_0 .net *"_ivl_11", 0 0, L_000001efc0df0100;  1 drivers
v000001efc0ddb850_0 .net *"_ivl_12", 0 0, L_000001efc0cce9c0;  1 drivers
v000001efc0ddbfd0_0 .net *"_ivl_14", 0 0, L_000001efc0cce1e0;  1 drivers
v000001efc0ddb210_0 .net *"_ivl_16", 31 0, L_000001efc0df1a00;  1 drivers
v000001efc0ddb2b0_0 .net *"_ivl_18", 31 0, L_000001efc0cce480;  1 drivers
v000001efc0ddc1b0_0 .net *"_ivl_2", 0 0, L_000001efc0d32570;  1 drivers
v000001efc0ddb670_0 .net *"_ivl_21", 0 0, L_000001efc0df1d20;  1 drivers
v000001efc0ddb990_0 .net *"_ivl_22", 0 0, L_000001efc0cce720;  1 drivers
v000001efc0ddaef0_0 .net *"_ivl_25", 0 0, L_000001efc0df07e0;  1 drivers
v000001efc0ddb0d0_0 .net *"_ivl_26", 0 0, L_000001efc0df70a0;  1 drivers
v000001efc0ddced0_0 .net *"_ivl_28", 0 0, L_000001efc0df7340;  1 drivers
v000001efc0ddc2f0_0 .net *"_ivl_31", 0 0, L_000001efc0df22c0;  1 drivers
v000001efc0ddc570_0 .net *"_ivl_32", 0 0, L_000001efc0df7110;  1 drivers
v000001efc0ddccf0_0 .net *"_ivl_34", 31 0, L_000001efc0df1500;  1 drivers
v000001efc0ddd330_0 .net *"_ivl_36", 31 0, L_000001efc0df73b0;  1 drivers
v000001efc0ddc9d0_0 .net *"_ivl_38", 31 0, L_000001efc0df7180;  1 drivers
v000001efc0ddd510_0 .net *"_ivl_41", 0 0, L_000001efc0df1fa0;  1 drivers
v000001efc0ddc390_0 .net *"_ivl_42", 0 0, L_000001efc0df7260;  1 drivers
v000001efc0ddbe90_0 .net *"_ivl_45", 0 0, L_000001efc0df1dc0;  1 drivers
v000001efc0ddbb70_0 .net *"_ivl_46", 0 0, L_000001efc0df71f0;  1 drivers
v000001efc0ddb350_0 .net *"_ivl_49", 0 0, L_000001efc0df18c0;  1 drivers
v000001efc0ddc430_0 .net *"_ivl_5", 0 0, L_000001efc0df1c80;  1 drivers
v000001efc0ddc610_0 .net *"_ivl_50", 0 0, L_000001efc0df72d0;  1 drivers
v000001efc0ddcf70_0 .net *"_ivl_52", 0 0, L_000001efc0df6380;  1 drivers
v000001efc0ddb170_0 .net *"_ivl_54", 31 0, L_000001efc0deffc0;  1 drivers
v000001efc0ddc4d0_0 .net *"_ivl_56", 31 0, L_000001efc0df55f0;  1 drivers
v000001efc0ddcb10_0 .net *"_ivl_58", 31 0, L_000001efc0df5c80;  1 drivers
v000001efc0ddcc50_0 .net *"_ivl_6", 0 0, L_000001efc0d325e0;  1 drivers
v000001efc0ddd0b0_0 .net *"_ivl_61", 0 0, L_000001efc0df2220;  1 drivers
v000001efc0ddd3d0_0 .net *"_ivl_62", 0 0, L_000001efc0df6d20;  1 drivers
v000001efc0ddc750_0 .net *"_ivl_65", 0 0, L_000001efc0df1000;  1 drivers
v000001efc0ddb3f0_0 .net *"_ivl_66", 0 0, L_000001efc0df68c0;  1 drivers
v000001efc0ddb8f0_0 .net *"_ivl_69", 0 0, L_000001efc0df1e60;  1 drivers
v000001efc0ddb710_0 .net *"_ivl_70", 0 0, L_000001efc0df6ee0;  1 drivers
v000001efc0ddca70_0 .net *"_ivl_72", 31 0, L_000001efc0df0880;  1 drivers
v000001efc0ddb7b0_0 .net *"_ivl_74", 31 0, L_000001efc0df5580;  1 drivers
v000001efc0ddbcb0_0 .net *"_ivl_76", 31 0, L_000001efc0df6af0;  1 drivers
v000001efc0ddbd50_0 .net *"_ivl_79", 0 0, L_000001efc0df1780;  1 drivers
v000001efc0ddcbb0_0 .net *"_ivl_8", 0 0, L_000001efc0d32650;  1 drivers
v000001efc0ddbdf0_0 .net *"_ivl_81", 0 0, L_000001efc0df1280;  1 drivers
v000001efc0ddd150_0 .net *"_ivl_82", 0 0, L_000001efc0df5eb0;  1 drivers
v000001efc0ddba30_0 .net *"_ivl_84", 0 0, L_000001efc0df6b60;  1 drivers
v000001efc0ddbad0_0 .net *"_ivl_87", 0 0, L_000001efc0df11e0;  1 drivers
v000001efc0ddbf30_0 .net *"_ivl_88", 0 0, L_000001efc0df5f20;  1 drivers
v000001efc0ddc7f0_0 .net *"_ivl_90", 0 0, L_000001efc0df63f0;  1 drivers
v000001efc0ddc070_0 .net *"_ivl_92", 31 0, L_000001efc0df0c40;  1 drivers
v000001efc0ddc110_0 .net *"_ivl_94", 31 0, L_000001efc0df6e70;  1 drivers
v000001efc0ddd290_0 .net "ina", 31 0, L_000001efc0df0ce0;  1 drivers
v000001efc0ddcd90_0 .net "inb", 31 0, L_000001efc0defca0;  alias, 1 drivers
v000001efc0ddd010_0 .net "inc", 31 0, v000001efc0ddc930_0;  alias, 1 drivers
v000001efc0ddf3b0_0 .net "ind", 31 0, L_000001efc0df3c60;  alias, 1 drivers
v000001efc0ddf630_0 .net "ine", 31 0, v000001efc0dc2cd0_0;  alias, 1 drivers
L_000001efc0e100d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001efc0dde0f0_0 .net "inf", 31 0, L_000001efc0e100d0;  1 drivers
L_000001efc0e10118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001efc0dde230_0 .net "ing", 31 0, L_000001efc0e10118;  1 drivers
L_000001efc0e10160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001efc0dddab0_0 .net "inh", 31 0, L_000001efc0e10160;  1 drivers
v000001efc0dded70_0 .net "out", 31 0, L_000001efc0df5f90;  alias, 1 drivers
v000001efc0ddfc70_0 .net "sel", 2 0, L_000001efc0df1aa0;  alias, 1 drivers
L_000001efc0deff20 .part L_000001efc0df1aa0, 2, 1;
L_000001efc0df1c80 .part L_000001efc0df1aa0, 1, 1;
L_000001efc0df0100 .part L_000001efc0df1aa0, 0, 1;
LS_000001efc0df1a00_0_0 .concat [ 1 1 1 1], L_000001efc0cce1e0, L_000001efc0cce1e0, L_000001efc0cce1e0, L_000001efc0cce1e0;
LS_000001efc0df1a00_0_4 .concat [ 1 1 1 1], L_000001efc0cce1e0, L_000001efc0cce1e0, L_000001efc0cce1e0, L_000001efc0cce1e0;
LS_000001efc0df1a00_0_8 .concat [ 1 1 1 1], L_000001efc0cce1e0, L_000001efc0cce1e0, L_000001efc0cce1e0, L_000001efc0cce1e0;
LS_000001efc0df1a00_0_12 .concat [ 1 1 1 1], L_000001efc0cce1e0, L_000001efc0cce1e0, L_000001efc0cce1e0, L_000001efc0cce1e0;
LS_000001efc0df1a00_0_16 .concat [ 1 1 1 1], L_000001efc0cce1e0, L_000001efc0cce1e0, L_000001efc0cce1e0, L_000001efc0cce1e0;
LS_000001efc0df1a00_0_20 .concat [ 1 1 1 1], L_000001efc0cce1e0, L_000001efc0cce1e0, L_000001efc0cce1e0, L_000001efc0cce1e0;
LS_000001efc0df1a00_0_24 .concat [ 1 1 1 1], L_000001efc0cce1e0, L_000001efc0cce1e0, L_000001efc0cce1e0, L_000001efc0cce1e0;
LS_000001efc0df1a00_0_28 .concat [ 1 1 1 1], L_000001efc0cce1e0, L_000001efc0cce1e0, L_000001efc0cce1e0, L_000001efc0cce1e0;
LS_000001efc0df1a00_1_0 .concat [ 4 4 4 4], LS_000001efc0df1a00_0_0, LS_000001efc0df1a00_0_4, LS_000001efc0df1a00_0_8, LS_000001efc0df1a00_0_12;
LS_000001efc0df1a00_1_4 .concat [ 4 4 4 4], LS_000001efc0df1a00_0_16, LS_000001efc0df1a00_0_20, LS_000001efc0df1a00_0_24, LS_000001efc0df1a00_0_28;
L_000001efc0df1a00 .concat [ 16 16 0 0], LS_000001efc0df1a00_1_0, LS_000001efc0df1a00_1_4;
L_000001efc0df1d20 .part L_000001efc0df1aa0, 2, 1;
L_000001efc0df07e0 .part L_000001efc0df1aa0, 1, 1;
L_000001efc0df22c0 .part L_000001efc0df1aa0, 0, 1;
LS_000001efc0df1500_0_0 .concat [ 1 1 1 1], L_000001efc0df7110, L_000001efc0df7110, L_000001efc0df7110, L_000001efc0df7110;
LS_000001efc0df1500_0_4 .concat [ 1 1 1 1], L_000001efc0df7110, L_000001efc0df7110, L_000001efc0df7110, L_000001efc0df7110;
LS_000001efc0df1500_0_8 .concat [ 1 1 1 1], L_000001efc0df7110, L_000001efc0df7110, L_000001efc0df7110, L_000001efc0df7110;
LS_000001efc0df1500_0_12 .concat [ 1 1 1 1], L_000001efc0df7110, L_000001efc0df7110, L_000001efc0df7110, L_000001efc0df7110;
LS_000001efc0df1500_0_16 .concat [ 1 1 1 1], L_000001efc0df7110, L_000001efc0df7110, L_000001efc0df7110, L_000001efc0df7110;
LS_000001efc0df1500_0_20 .concat [ 1 1 1 1], L_000001efc0df7110, L_000001efc0df7110, L_000001efc0df7110, L_000001efc0df7110;
LS_000001efc0df1500_0_24 .concat [ 1 1 1 1], L_000001efc0df7110, L_000001efc0df7110, L_000001efc0df7110, L_000001efc0df7110;
LS_000001efc0df1500_0_28 .concat [ 1 1 1 1], L_000001efc0df7110, L_000001efc0df7110, L_000001efc0df7110, L_000001efc0df7110;
LS_000001efc0df1500_1_0 .concat [ 4 4 4 4], LS_000001efc0df1500_0_0, LS_000001efc0df1500_0_4, LS_000001efc0df1500_0_8, LS_000001efc0df1500_0_12;
LS_000001efc0df1500_1_4 .concat [ 4 4 4 4], LS_000001efc0df1500_0_16, LS_000001efc0df1500_0_20, LS_000001efc0df1500_0_24, LS_000001efc0df1500_0_28;
L_000001efc0df1500 .concat [ 16 16 0 0], LS_000001efc0df1500_1_0, LS_000001efc0df1500_1_4;
L_000001efc0df1fa0 .part L_000001efc0df1aa0, 2, 1;
L_000001efc0df1dc0 .part L_000001efc0df1aa0, 1, 1;
L_000001efc0df18c0 .part L_000001efc0df1aa0, 0, 1;
LS_000001efc0deffc0_0_0 .concat [ 1 1 1 1], L_000001efc0df6380, L_000001efc0df6380, L_000001efc0df6380, L_000001efc0df6380;
LS_000001efc0deffc0_0_4 .concat [ 1 1 1 1], L_000001efc0df6380, L_000001efc0df6380, L_000001efc0df6380, L_000001efc0df6380;
LS_000001efc0deffc0_0_8 .concat [ 1 1 1 1], L_000001efc0df6380, L_000001efc0df6380, L_000001efc0df6380, L_000001efc0df6380;
LS_000001efc0deffc0_0_12 .concat [ 1 1 1 1], L_000001efc0df6380, L_000001efc0df6380, L_000001efc0df6380, L_000001efc0df6380;
LS_000001efc0deffc0_0_16 .concat [ 1 1 1 1], L_000001efc0df6380, L_000001efc0df6380, L_000001efc0df6380, L_000001efc0df6380;
LS_000001efc0deffc0_0_20 .concat [ 1 1 1 1], L_000001efc0df6380, L_000001efc0df6380, L_000001efc0df6380, L_000001efc0df6380;
LS_000001efc0deffc0_0_24 .concat [ 1 1 1 1], L_000001efc0df6380, L_000001efc0df6380, L_000001efc0df6380, L_000001efc0df6380;
LS_000001efc0deffc0_0_28 .concat [ 1 1 1 1], L_000001efc0df6380, L_000001efc0df6380, L_000001efc0df6380, L_000001efc0df6380;
LS_000001efc0deffc0_1_0 .concat [ 4 4 4 4], LS_000001efc0deffc0_0_0, LS_000001efc0deffc0_0_4, LS_000001efc0deffc0_0_8, LS_000001efc0deffc0_0_12;
LS_000001efc0deffc0_1_4 .concat [ 4 4 4 4], LS_000001efc0deffc0_0_16, LS_000001efc0deffc0_0_20, LS_000001efc0deffc0_0_24, LS_000001efc0deffc0_0_28;
L_000001efc0deffc0 .concat [ 16 16 0 0], LS_000001efc0deffc0_1_0, LS_000001efc0deffc0_1_4;
L_000001efc0df2220 .part L_000001efc0df1aa0, 2, 1;
L_000001efc0df1000 .part L_000001efc0df1aa0, 1, 1;
L_000001efc0df1e60 .part L_000001efc0df1aa0, 0, 1;
LS_000001efc0df0880_0_0 .concat [ 1 1 1 1], L_000001efc0df6ee0, L_000001efc0df6ee0, L_000001efc0df6ee0, L_000001efc0df6ee0;
LS_000001efc0df0880_0_4 .concat [ 1 1 1 1], L_000001efc0df6ee0, L_000001efc0df6ee0, L_000001efc0df6ee0, L_000001efc0df6ee0;
LS_000001efc0df0880_0_8 .concat [ 1 1 1 1], L_000001efc0df6ee0, L_000001efc0df6ee0, L_000001efc0df6ee0, L_000001efc0df6ee0;
LS_000001efc0df0880_0_12 .concat [ 1 1 1 1], L_000001efc0df6ee0, L_000001efc0df6ee0, L_000001efc0df6ee0, L_000001efc0df6ee0;
LS_000001efc0df0880_0_16 .concat [ 1 1 1 1], L_000001efc0df6ee0, L_000001efc0df6ee0, L_000001efc0df6ee0, L_000001efc0df6ee0;
LS_000001efc0df0880_0_20 .concat [ 1 1 1 1], L_000001efc0df6ee0, L_000001efc0df6ee0, L_000001efc0df6ee0, L_000001efc0df6ee0;
LS_000001efc0df0880_0_24 .concat [ 1 1 1 1], L_000001efc0df6ee0, L_000001efc0df6ee0, L_000001efc0df6ee0, L_000001efc0df6ee0;
LS_000001efc0df0880_0_28 .concat [ 1 1 1 1], L_000001efc0df6ee0, L_000001efc0df6ee0, L_000001efc0df6ee0, L_000001efc0df6ee0;
LS_000001efc0df0880_1_0 .concat [ 4 4 4 4], LS_000001efc0df0880_0_0, LS_000001efc0df0880_0_4, LS_000001efc0df0880_0_8, LS_000001efc0df0880_0_12;
LS_000001efc0df0880_1_4 .concat [ 4 4 4 4], LS_000001efc0df0880_0_16, LS_000001efc0df0880_0_20, LS_000001efc0df0880_0_24, LS_000001efc0df0880_0_28;
L_000001efc0df0880 .concat [ 16 16 0 0], LS_000001efc0df0880_1_0, LS_000001efc0df0880_1_4;
L_000001efc0df1780 .part L_000001efc0df1aa0, 2, 1;
L_000001efc0df1280 .part L_000001efc0df1aa0, 1, 1;
L_000001efc0df11e0 .part L_000001efc0df1aa0, 0, 1;
LS_000001efc0df0c40_0_0 .concat [ 1 1 1 1], L_000001efc0df63f0, L_000001efc0df63f0, L_000001efc0df63f0, L_000001efc0df63f0;
LS_000001efc0df0c40_0_4 .concat [ 1 1 1 1], L_000001efc0df63f0, L_000001efc0df63f0, L_000001efc0df63f0, L_000001efc0df63f0;
LS_000001efc0df0c40_0_8 .concat [ 1 1 1 1], L_000001efc0df63f0, L_000001efc0df63f0, L_000001efc0df63f0, L_000001efc0df63f0;
LS_000001efc0df0c40_0_12 .concat [ 1 1 1 1], L_000001efc0df63f0, L_000001efc0df63f0, L_000001efc0df63f0, L_000001efc0df63f0;
LS_000001efc0df0c40_0_16 .concat [ 1 1 1 1], L_000001efc0df63f0, L_000001efc0df63f0, L_000001efc0df63f0, L_000001efc0df63f0;
LS_000001efc0df0c40_0_20 .concat [ 1 1 1 1], L_000001efc0df63f0, L_000001efc0df63f0, L_000001efc0df63f0, L_000001efc0df63f0;
LS_000001efc0df0c40_0_24 .concat [ 1 1 1 1], L_000001efc0df63f0, L_000001efc0df63f0, L_000001efc0df63f0, L_000001efc0df63f0;
LS_000001efc0df0c40_0_28 .concat [ 1 1 1 1], L_000001efc0df63f0, L_000001efc0df63f0, L_000001efc0df63f0, L_000001efc0df63f0;
LS_000001efc0df0c40_1_0 .concat [ 4 4 4 4], LS_000001efc0df0c40_0_0, LS_000001efc0df0c40_0_4, LS_000001efc0df0c40_0_8, LS_000001efc0df0c40_0_12;
LS_000001efc0df0c40_1_4 .concat [ 4 4 4 4], LS_000001efc0df0c40_0_16, LS_000001efc0df0c40_0_20, LS_000001efc0df0c40_0_24, LS_000001efc0df0c40_0_28;
L_000001efc0df0c40 .concat [ 16 16 0 0], LS_000001efc0df0c40_1_0, LS_000001efc0df0c40_1_4;
S_000001efc0dc17a0 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000001efc0b89f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001efc0ddfe50_0 .net "Write_Data", 31 0, v000001efc0db3c10_0;  alias, 1 drivers
v000001efc0ddef50_0 .net "addr", 31 0, v000001efc0db3ad0_0;  alias, 1 drivers
v000001efc0dddf10_0 .net "clk", 0 0, L_000001efc0d31000;  alias, 1 drivers
v000001efc0ddeaf0_0 .net "mem_out", 31 0, v000001efc0ddea50_0;  alias, 1 drivers
v000001efc0ddeb90_0 .net "mem_read", 0 0, v000001efc0db3b70_0;  alias, 1 drivers
v000001efc0ddd790_0 .net "mem_write", 0 0, v000001efc0db2a90_0;  alias, 1 drivers
S_000001efc0dc01c0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001efc0dc17a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001efc0dde7d0 .array "DataMem", 1023 0, 31 0;
v000001efc0dde870_0 .net "Data_In", 31 0, v000001efc0db3c10_0;  alias, 1 drivers
v000001efc0ddea50_0 .var "Data_Out", 31 0;
v000001efc0dde910_0 .net "Write_en", 0 0, v000001efc0db2a90_0;  alias, 1 drivers
v000001efc0ddeeb0_0 .net "addr", 31 0, v000001efc0db3ad0_0;  alias, 1 drivers
v000001efc0ddf810_0 .net "clk", 0 0, L_000001efc0d31000;  alias, 1 drivers
v000001efc0ddf950_0 .var/i "i", 31 0;
S_000001efc0dc1930 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000001efc0b89f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001efc0decec0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001efc0decef8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001efc0decf30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001efc0decf68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001efc0decfa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001efc0decfd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001efc0ded010 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001efc0ded048 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001efc0ded080 .param/l "j" 0 9 19, C4<000010000000>;
P_000001efc0ded0b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001efc0ded0f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001efc0ded128 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001efc0ded160 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001efc0ded198 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001efc0ded1d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001efc0ded208 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001efc0ded240 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001efc0ded278 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001efc0ded2b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001efc0ded2e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001efc0ded320 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001efc0ded358 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001efc0ded390 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001efc0ded3c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001efc0ded400 .param/l "xori" 0 9 12, C4<001110000000>;
v000001efc0ddf450_0 .net "MEM_ALU_OUT", 31 0, v000001efc0db3ad0_0;  alias, 1 drivers
v000001efc0ddf8b0_0 .net "MEM_Data_mem_out", 31 0, v000001efc0ddea50_0;  alias, 1 drivers
v000001efc0dde5f0_0 .net "MEM_memread", 0 0, v000001efc0db3b70_0;  alias, 1 drivers
v000001efc0ddd6f0_0 .net "MEM_opcode", 11 0, v000001efc0db32b0_0;  alias, 1 drivers
v000001efc0ddf9f0_0 .net "MEM_rd_ind", 4 0, v000001efc0db2810_0;  alias, 1 drivers
v000001efc0ddeff0_0 .net "MEM_rd_indzero", 0 0, v000001efc0db4390_0;  alias, 1 drivers
v000001efc0ddf090_0 .net "MEM_regwrite", 0 0, v000001efc0db24f0_0;  alias, 1 drivers
v000001efc0ddf130_0 .var "WB_ALU_OUT", 31 0;
v000001efc0ddd830_0 .var "WB_Data_mem_out", 31 0;
v000001efc0ddfa90_0 .var "WB_memread", 0 0;
v000001efc0dde4b0_0 .var "WB_rd_ind", 4 0;
v000001efc0ddf270_0 .var "WB_rd_indzero", 0 0;
v000001efc0ddf310_0 .var "WB_regwrite", 0 0;
v000001efc0dde690_0 .net "clk", 0 0, L_000001efc0e60220;  1 drivers
v000001efc0ddf4f0_0 .var "hlt", 0 0;
v000001efc0dde370_0 .net "rst", 0 0, v000001efc0dee080_0;  alias, 1 drivers
E_000001efc0d3b4e0 .event posedge, v000001efc0db2310_0, v000001efc0dde690_0;
S_000001efc0dbfd10 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000001efc0b89f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001efc0e60060 .functor AND 32, v000001efc0ddd830_0, L_000001efc0e66cd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001efc0e60290 .functor NOT 1, v000001efc0ddfa90_0, C4<0>, C4<0>, C4<0>;
L_000001efc0e5ff80 .functor AND 32, v000001efc0ddf130_0, L_000001efc0e65010, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001efc0e7c260 .functor OR 32, L_000001efc0e60060, L_000001efc0e5ff80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001efc0dddbf0_0 .net "Write_Data_RegFile", 31 0, L_000001efc0e7c260;  alias, 1 drivers
v000001efc0ddf590_0 .net *"_ivl_0", 31 0, L_000001efc0e66cd0;  1 drivers
v000001efc0ddf6d0_0 .net *"_ivl_2", 31 0, L_000001efc0e60060;  1 drivers
v000001efc0ddf770_0 .net *"_ivl_4", 0 0, L_000001efc0e60290;  1 drivers
v000001efc0dddb50_0 .net *"_ivl_6", 31 0, L_000001efc0e65010;  1 drivers
v000001efc0ddfb30_0 .net *"_ivl_8", 31 0, L_000001efc0e5ff80;  1 drivers
v000001efc0ddfbd0_0 .net "alu_out", 31 0, v000001efc0ddf130_0;  alias, 1 drivers
v000001efc0ddd8d0_0 .net "mem_out", 31 0, v000001efc0ddd830_0;  alias, 1 drivers
v000001efc0ddde70_0 .net "mem_read", 0 0, v000001efc0ddfa90_0;  alias, 1 drivers
LS_000001efc0e66cd0_0_0 .concat [ 1 1 1 1], v000001efc0ddfa90_0, v000001efc0ddfa90_0, v000001efc0ddfa90_0, v000001efc0ddfa90_0;
LS_000001efc0e66cd0_0_4 .concat [ 1 1 1 1], v000001efc0ddfa90_0, v000001efc0ddfa90_0, v000001efc0ddfa90_0, v000001efc0ddfa90_0;
LS_000001efc0e66cd0_0_8 .concat [ 1 1 1 1], v000001efc0ddfa90_0, v000001efc0ddfa90_0, v000001efc0ddfa90_0, v000001efc0ddfa90_0;
LS_000001efc0e66cd0_0_12 .concat [ 1 1 1 1], v000001efc0ddfa90_0, v000001efc0ddfa90_0, v000001efc0ddfa90_0, v000001efc0ddfa90_0;
LS_000001efc0e66cd0_0_16 .concat [ 1 1 1 1], v000001efc0ddfa90_0, v000001efc0ddfa90_0, v000001efc0ddfa90_0, v000001efc0ddfa90_0;
LS_000001efc0e66cd0_0_20 .concat [ 1 1 1 1], v000001efc0ddfa90_0, v000001efc0ddfa90_0, v000001efc0ddfa90_0, v000001efc0ddfa90_0;
LS_000001efc0e66cd0_0_24 .concat [ 1 1 1 1], v000001efc0ddfa90_0, v000001efc0ddfa90_0, v000001efc0ddfa90_0, v000001efc0ddfa90_0;
LS_000001efc0e66cd0_0_28 .concat [ 1 1 1 1], v000001efc0ddfa90_0, v000001efc0ddfa90_0, v000001efc0ddfa90_0, v000001efc0ddfa90_0;
LS_000001efc0e66cd0_1_0 .concat [ 4 4 4 4], LS_000001efc0e66cd0_0_0, LS_000001efc0e66cd0_0_4, LS_000001efc0e66cd0_0_8, LS_000001efc0e66cd0_0_12;
LS_000001efc0e66cd0_1_4 .concat [ 4 4 4 4], LS_000001efc0e66cd0_0_16, LS_000001efc0e66cd0_0_20, LS_000001efc0e66cd0_0_24, LS_000001efc0e66cd0_0_28;
L_000001efc0e66cd0 .concat [ 16 16 0 0], LS_000001efc0e66cd0_1_0, LS_000001efc0e66cd0_1_4;
LS_000001efc0e65010_0_0 .concat [ 1 1 1 1], L_000001efc0e60290, L_000001efc0e60290, L_000001efc0e60290, L_000001efc0e60290;
LS_000001efc0e65010_0_4 .concat [ 1 1 1 1], L_000001efc0e60290, L_000001efc0e60290, L_000001efc0e60290, L_000001efc0e60290;
LS_000001efc0e65010_0_8 .concat [ 1 1 1 1], L_000001efc0e60290, L_000001efc0e60290, L_000001efc0e60290, L_000001efc0e60290;
LS_000001efc0e65010_0_12 .concat [ 1 1 1 1], L_000001efc0e60290, L_000001efc0e60290, L_000001efc0e60290, L_000001efc0e60290;
LS_000001efc0e65010_0_16 .concat [ 1 1 1 1], L_000001efc0e60290, L_000001efc0e60290, L_000001efc0e60290, L_000001efc0e60290;
LS_000001efc0e65010_0_20 .concat [ 1 1 1 1], L_000001efc0e60290, L_000001efc0e60290, L_000001efc0e60290, L_000001efc0e60290;
LS_000001efc0e65010_0_24 .concat [ 1 1 1 1], L_000001efc0e60290, L_000001efc0e60290, L_000001efc0e60290, L_000001efc0e60290;
LS_000001efc0e65010_0_28 .concat [ 1 1 1 1], L_000001efc0e60290, L_000001efc0e60290, L_000001efc0e60290, L_000001efc0e60290;
LS_000001efc0e65010_1_0 .concat [ 4 4 4 4], LS_000001efc0e65010_0_0, LS_000001efc0e65010_0_4, LS_000001efc0e65010_0_8, LS_000001efc0e65010_0_12;
LS_000001efc0e65010_1_4 .concat [ 4 4 4 4], LS_000001efc0e65010_0_16, LS_000001efc0e65010_0_20, LS_000001efc0e65010_0_24, LS_000001efc0e65010_0_28;
L_000001efc0e65010 .concat [ 16 16 0 0], LS_000001efc0e65010_1_0, LS_000001efc0e65010_1_4;
    .scope S_000001efc0dc0990;
T_0 ;
    %wait E_000001efc0d3b2e0;
    %load/vec4 v000001efc0ddd650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001efc0ddc930_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001efc0ddb490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001efc0ddc250_0;
    %assign/vec4 v000001efc0ddc930_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001efc0dc1480;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001efc0ddb5d0_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001efc0ddb5d0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001efc0ddb5d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0ddd470, 0, 4;
    %load/vec4 v000001efc0ddb5d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001efc0ddb5d0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0ddd470, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0ddd470, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0ddd470, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0ddd470, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0ddd470, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0ddd470, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0ddd470, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0ddd470, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0ddd470, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0ddd470, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0ddd470, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0ddd470, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0ddd470, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0ddd470, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0ddd470, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0ddd470, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0ddd470, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0ddd470, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0ddd470, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0ddd470, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0ddd470, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0ddd470, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0ddd470, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0ddd470, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0ddd470, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001efc0dc1160;
T_2 ;
    %wait E_000001efc0d3aba0;
    %load/vec4 v000001efc0de2b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001efc0dce2c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001efc0dce220_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001efc0de2d30_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001efc0de2a10_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001efc0de2830_0, 0;
    %assign/vec4 v000001efc0de2790_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001efc0de28d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001efc0de26f0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001efc0dce2c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001efc0dce220_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001efc0de2d30_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001efc0de2a10_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001efc0de2830_0, 0;
    %assign/vec4 v000001efc0de2790_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001efc0de28d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001efc0de2dd0_0;
    %assign/vec4 v000001efc0dce220_0, 0;
    %load/vec4 v000001efc0de2bf0_0;
    %assign/vec4 v000001efc0dce2c0_0, 0;
    %load/vec4 v000001efc0de2dd0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001efc0de2a10_0, 0;
    %load/vec4 v000001efc0de2dd0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001efc0de2790_0, 4, 5;
    %load/vec4 v000001efc0de2dd0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001efc0de2dd0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001efc0de2790_0, 4, 5;
    %load/vec4 v000001efc0de2dd0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001efc0de2dd0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001efc0de2dd0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001efc0de2dd0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001efc0de2dd0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001efc0de2dd0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001efc0de2830_0, 0;
    %load/vec4 v000001efc0de2dd0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001efc0de2dd0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001efc0de2d30_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001efc0de2dd0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001efc0de2d30_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001efc0de2dd0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001efc0de2d30_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001efc0dc1610;
T_3 ;
    %wait E_000001efc0d3b2e0;
    %load/vec4 v000001efc0dcddc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001efc0dcd1e0_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001efc0dcd1e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001efc0dcd1e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0dcdf00, 0, 4;
    %load/vec4 v000001efc0dcd1e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001efc0dcd1e0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001efc0dcda00_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001efc0dccba0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001efc0dcd280_0;
    %load/vec4 v000001efc0dcda00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0dcdf00, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0dcdf00, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001efc0dc1610;
T_4 ;
    %wait E_000001efc0d3ac20;
    %load/vec4 v000001efc0dcda00_0;
    %load/vec4 v000001efc0dcdd20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001efc0dcda00_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001efc0dccba0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001efc0dcd280_0;
    %assign/vec4 v000001efc0dcba20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001efc0dcdd20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001efc0dcdf00, 4;
    %assign/vec4 v000001efc0dcba20_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001efc0dc1610;
T_5 ;
    %wait E_000001efc0d3ac20;
    %load/vec4 v000001efc0dcda00_0;
    %load/vec4 v000001efc0dcc600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001efc0dcda00_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001efc0dccba0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001efc0dcd280_0;
    %assign/vec4 v000001efc0dcb840_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001efc0dcc600_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001efc0dcdf00, 4;
    %assign/vec4 v000001efc0dcb840_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001efc0dc1610;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001efc0dbfea0;
    %jmp t_0;
    .scope S_000001efc0dbfea0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001efc0dcdaa0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001efc0dcdaa0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001efc0dcdaa0_0;
    %ix/getv/s 4, v000001efc0dcdaa0_0;
    %load/vec4a v000001efc0dcdf00, 4;
    %ix/getv/s 4, v000001efc0dcdaa0_0;
    %load/vec4a v000001efc0dcdf00, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001efc0dcdaa0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001efc0dcdaa0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001efc0dc1610;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001efc0dc0e40;
T_7 ;
    %wait E_000001efc0d3b160;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001efc0dca9e0_0, 0, 32;
    %load/vec4 v000001efc0dcac60_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001efc0dcac60_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001efc0dcabc0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001efc0dca9e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001efc0dcac60_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001efc0dcac60_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001efc0dcac60_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001efc0dcabc0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001efc0dca9e0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001efc0dcabc0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001efc0dcabc0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001efc0dca9e0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001efc0dc0cb0;
T_8 ;
    %wait E_000001efc0d3b2e0;
    %load/vec4 v000001efc0dc86e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001efc0dc76a0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001efc0dc7560_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001efc0dc7560_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001efc0dc76a0_0;
    %load/vec4 v000001efc0dc81e0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001efc0dc76a0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001efc0dc76a0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001efc0dc76a0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001efc0dc76a0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001efc0dc76a0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001efc0dc76a0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001efc0dc0cb0;
T_9 ;
    %wait E_000001efc0d3b2e0;
    %load/vec4 v000001efc0dc86e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001efc0dc8dc0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001efc0dc7420_0;
    %assign/vec4 v000001efc0dc8dc0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001efc0dc0030;
T_10 ;
    %wait E_000001efc0d3b460;
    %load/vec4 v000001efc0dcb7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001efc0dca440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001efc0dcae40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001efc0dc9ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001efc0dc88c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001efc0dc6d40_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001efc0dc8280_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001efc0dc8f00_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001efc0dc8b40_0;
    %load/vec4 v000001efc0dc83c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001efc0dc7060_0;
    %load/vec4 v000001efc0dc83c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001efc0dc6ca0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001efc0dc85a0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001efc0dc8b40_0;
    %load/vec4 v000001efc0dc6fc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001efc0dc7060_0;
    %load/vec4 v000001efc0dc6fc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001efc0dca440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001efc0dcae40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001efc0dc9ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001efc0dc88c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001efc0dc6d40_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001efc0dc8960_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001efc0dca440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001efc0dcae40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001efc0dc9ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001efc0dc88c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001efc0dc6d40_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001efc0dca440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001efc0dcae40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001efc0dc9ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001efc0dc88c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001efc0dc6d40_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001efc0dc0b20;
T_11 ;
    %wait E_000001efc0d3af20;
    %load/vec4 v000001efc0dc3950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc5110_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001efc0dc5610_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc4850_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc5430_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc4f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc5bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc48f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc4530_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001efc0dc5b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc51b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc4a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc5390_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001efc0dc4fd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001efc0dc4c10_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001efc0dc4e90_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001efc0dc4ad0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001efc0dc54d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001efc0dc4d50_0, 0;
    %assign/vec4 v000001efc0dc57f0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001efc0dc3d10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001efc0dc2eb0_0;
    %assign/vec4 v000001efc0dc57f0_0, 0;
    %load/vec4 v000001efc0dc1dd0_0;
    %assign/vec4 v000001efc0dc4d50_0, 0;
    %load/vec4 v000001efc0dc3a90_0;
    %assign/vec4 v000001efc0dc54d0_0, 0;
    %load/vec4 v000001efc0dc2550_0;
    %assign/vec4 v000001efc0dc4ad0_0, 0;
    %load/vec4 v000001efc0dc3770_0;
    %assign/vec4 v000001efc0dc4e90_0, 0;
    %load/vec4 v000001efc0dc31d0_0;
    %assign/vec4 v000001efc0dc4c10_0, 0;
    %load/vec4 v000001efc0dc29b0_0;
    %assign/vec4 v000001efc0dc4fd0_0, 0;
    %load/vec4 v000001efc0dc2e10_0;
    %assign/vec4 v000001efc0dc5390_0, 0;
    %load/vec4 v000001efc0dc3130_0;
    %assign/vec4 v000001efc0dc4a30_0, 0;
    %load/vec4 v000001efc0dc4490_0;
    %assign/vec4 v000001efc0dc51b0_0, 0;
    %load/vec4 v000001efc0dc1f10_0;
    %assign/vec4 v000001efc0dc5b10_0, 0;
    %load/vec4 v000001efc0dc3b30_0;
    %assign/vec4 v000001efc0dc4530_0, 0;
    %load/vec4 v000001efc0dc22d0_0;
    %assign/vec4 v000001efc0dc48f0_0, 0;
    %load/vec4 v000001efc0dc3090_0;
    %assign/vec4 v000001efc0dc5bb0_0, 0;
    %load/vec4 v000001efc0dc1fb0_0;
    %assign/vec4 v000001efc0dc4f30_0, 0;
    %load/vec4 v000001efc0dc3c70_0;
    %assign/vec4 v000001efc0dc5430_0, 0;
    %load/vec4 v000001efc0dc3810_0;
    %assign/vec4 v000001efc0dc4850_0, 0;
    %load/vec4 v000001efc0dc3590_0;
    %assign/vec4 v000001efc0dc5610_0, 0;
    %load/vec4 v000001efc0dc42b0_0;
    %assign/vec4 v000001efc0dc5110_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc5110_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001efc0dc5610_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc4850_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc5430_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc4f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc5bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc48f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc4530_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001efc0dc5b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc51b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc4a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc5390_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001efc0dc4fd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001efc0dc4c10_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001efc0dc4e90_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001efc0dc4ad0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001efc0dc54d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001efc0dc4d50_0, 0;
    %assign/vec4 v000001efc0dc57f0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001efc0dc0350;
T_12 ;
    %wait E_000001efc0d3b3e0;
    %load/vec4 v000001efc0dc7880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc2410_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001efc0dc2cd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001efc0dc3bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc2370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc2f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc1d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc40d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc2d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc2190_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc2050_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc4170_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc24b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001efc0dc34f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001efc0dc36d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001efc0dc2c30_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001efc0dc2230_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001efc0dc2690_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001efc0dc2ff0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001efc0dc20f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001efc0dc2b90_0, 0;
    %assign/vec4 v000001efc0dc4030_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001efc0dc8fa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001efc0dc3db0_0;
    %assign/vec4 v000001efc0dc4030_0, 0;
    %load/vec4 v000001efc0dc27d0_0;
    %assign/vec4 v000001efc0dc2b90_0, 0;
    %load/vec4 v000001efc0dc2910_0;
    %assign/vec4 v000001efc0dc20f0_0, 0;
    %load/vec4 v000001efc0dc25f0_0;
    %assign/vec4 v000001efc0dc2ff0_0, 0;
    %load/vec4 v000001efc0dc3450_0;
    %assign/vec4 v000001efc0dc2690_0, 0;
    %load/vec4 v000001efc0dc3310_0;
    %assign/vec4 v000001efc0dc2230_0, 0;
    %load/vec4 v000001efc0dc33b0_0;
    %assign/vec4 v000001efc0dc2c30_0, 0;
    %load/vec4 v000001efc0dc3630_0;
    %assign/vec4 v000001efc0dc36d0_0, 0;
    %load/vec4 v000001efc0dc43f0_0;
    %assign/vec4 v000001efc0dc34f0_0, 0;
    %load/vec4 v000001efc0dc4350_0;
    %assign/vec4 v000001efc0dc24b0_0, 0;
    %load/vec4 v000001efc0dc39f0_0;
    %assign/vec4 v000001efc0dc4170_0, 0;
    %load/vec4 v000001efc0dc3f90_0;
    %assign/vec4 v000001efc0dc2050_0, 0;
    %load/vec4 v000001efc0dc2a50_0;
    %assign/vec4 v000001efc0dc2190_0, 0;
    %load/vec4 v000001efc0dc3ef0_0;
    %assign/vec4 v000001efc0dc2d70_0, 0;
    %load/vec4 v000001efc0dc38b0_0;
    %assign/vec4 v000001efc0dc40d0_0, 0;
    %load/vec4 v000001efc0dc1e70_0;
    %assign/vec4 v000001efc0dc1d30_0, 0;
    %load/vec4 v000001efc0dc3e50_0;
    %assign/vec4 v000001efc0dc2f50_0, 0;
    %load/vec4 v000001efc0dc2730_0;
    %assign/vec4 v000001efc0dc2370_0, 0;
    %load/vec4 v000001efc0dc3270_0;
    %assign/vec4 v000001efc0dc3bd0_0, 0;
    %load/vec4 v000001efc0dc2870_0;
    %assign/vec4 v000001efc0dc2cd0_0, 0;
    %load/vec4 v000001efc0dc2af0_0;
    %assign/vec4 v000001efc0dc2410_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc2410_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001efc0dc2cd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001efc0dc3bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc2370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc2f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc1d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc40d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc2d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc2190_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc2050_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc4170_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0dc24b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001efc0dc34f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001efc0dc36d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001efc0dc2c30_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001efc0dc2230_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001efc0dc2690_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001efc0dc2ff0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001efc0dc20f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001efc0dc2b90_0, 0;
    %assign/vec4 v000001efc0dc4030_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001efc0bc0140;
T_13 ;
    %wait E_000001efc0d3a320;
    %load/vec4 v000001efc0db79a0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001efc0db8080_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001efc0db8080_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001efc0db8080_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001efc0db8080_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001efc0db8080_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001efc0db8080_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001efc0db8080_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001efc0db8080_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001efc0db8080_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001efc0db8080_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001efc0db8080_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001efc0db8080_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001efc0db8080_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001efc0db8080_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001efc0db8080_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001efc0db8080_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001efc0db8080_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001efc0db8080_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001efc0db8080_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001efc0db8080_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001efc0db8080_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001efc0db8080_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001efc0b79c30;
T_14 ;
    %wait E_000001efc0d3a3a0;
    %load/vec4 v000001efc0db7ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001efc0db6a00_0;
    %pad/u 33;
    %load/vec4 v000001efc0db6aa0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001efc0db81c0_0, 0;
    %assign/vec4 v000001efc0db7f40_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001efc0db6a00_0;
    %pad/u 33;
    %load/vec4 v000001efc0db6aa0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001efc0db81c0_0, 0;
    %assign/vec4 v000001efc0db7f40_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001efc0db6a00_0;
    %pad/u 33;
    %load/vec4 v000001efc0db6aa0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001efc0db81c0_0, 0;
    %assign/vec4 v000001efc0db7f40_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001efc0db6a00_0;
    %pad/u 33;
    %load/vec4 v000001efc0db6aa0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001efc0db81c0_0, 0;
    %assign/vec4 v000001efc0db7f40_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001efc0db6a00_0;
    %pad/u 33;
    %load/vec4 v000001efc0db6aa0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001efc0db81c0_0, 0;
    %assign/vec4 v000001efc0db7f40_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001efc0db6a00_0;
    %pad/u 33;
    %load/vec4 v000001efc0db6aa0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001efc0db81c0_0, 0;
    %assign/vec4 v000001efc0db7f40_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001efc0db6aa0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001efc0db7f40_0;
    %load/vec4 v000001efc0db6aa0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001efc0db6a00_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001efc0db6aa0_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001efc0db6aa0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001efc0db7f40_0, 0;
    %load/vec4 v000001efc0db6a00_0;
    %ix/getv 4, v000001efc0db6aa0_0;
    %shiftl 4;
    %assign/vec4 v000001efc0db81c0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001efc0db6aa0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001efc0db7f40_0;
    %load/vec4 v000001efc0db6aa0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001efc0db6a00_0;
    %load/vec4 v000001efc0db6aa0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001efc0db6aa0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001efc0db7f40_0, 0;
    %load/vec4 v000001efc0db6a00_0;
    %ix/getv 4, v000001efc0db6aa0_0;
    %shiftr 4;
    %assign/vec4 v000001efc0db81c0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001efc0db7f40_0, 0;
    %load/vec4 v000001efc0db6a00_0;
    %load/vec4 v000001efc0db6aa0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001efc0db81c0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001efc0db7f40_0, 0;
    %load/vec4 v000001efc0db6aa0_0;
    %load/vec4 v000001efc0db6a00_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001efc0db81c0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001efc0b561c0;
T_15 ;
    %wait E_000001efc0d3a820;
    %load/vec4 v000001efc0db2310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001efc0db4390_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0db24f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0db2a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0db3b70_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001efc0db32b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001efc0db2810_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001efc0db3c10_0, 0;
    %assign/vec4 v000001efc0db3ad0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001efc0cd5030_0;
    %assign/vec4 v000001efc0db3ad0_0, 0;
    %load/vec4 v000001efc0db42f0_0;
    %assign/vec4 v000001efc0db3c10_0, 0;
    %load/vec4 v000001efc0db4610_0;
    %assign/vec4 v000001efc0db2810_0, 0;
    %load/vec4 v000001efc0cbfa80_0;
    %assign/vec4 v000001efc0db32b0_0, 0;
    %load/vec4 v000001efc0cd5530_0;
    %assign/vec4 v000001efc0db3b70_0, 0;
    %load/vec4 v000001efc0cc1240_0;
    %assign/vec4 v000001efc0db2a90_0, 0;
    %load/vec4 v000001efc0db2f90_0;
    %assign/vec4 v000001efc0db24f0_0, 0;
    %load/vec4 v000001efc0db3030_0;
    %assign/vec4 v000001efc0db4390_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001efc0dc01c0;
T_16 ;
    %wait E_000001efc0d3ac20;
    %load/vec4 v000001efc0dde910_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001efc0dde870_0;
    %load/vec4 v000001efc0ddeeb0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0dde7d0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001efc0dc01c0;
T_17 ;
    %wait E_000001efc0d3ac20;
    %load/vec4 v000001efc0ddeeb0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001efc0dde7d0, 4;
    %assign/vec4 v000001efc0ddea50_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001efc0dc01c0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001efc0ddf950_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001efc0ddf950_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001efc0ddf950_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0dde7d0, 0, 4;
    %load/vec4 v000001efc0ddf950_0;
    %addi 1, 0, 32;
    %store/vec4 v000001efc0ddf950_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0dde7d0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0dde7d0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0dde7d0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0dde7d0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0dde7d0, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0dde7d0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0dde7d0, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0dde7d0, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0dde7d0, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0dde7d0, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0dde7d0, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001efc0dde7d0, 0, 4;
    %end;
    .thread T_18;
    .scope S_000001efc0dc01c0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001efc0ddf950_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001efc0ddf950_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001efc0ddf950_0;
    %load/vec4a v000001efc0dde7d0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001efc0ddf950_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001efc0ddf950_0;
    %addi 1, 0, 32;
    %store/vec4 v000001efc0ddf950_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001efc0dc1930;
T_20 ;
    %wait E_000001efc0d3b4e0;
    %load/vec4 v000001efc0dde370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001efc0ddf270_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0ddf4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0ddf310_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001efc0ddfa90_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001efc0dde4b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001efc0ddd830_0, 0;
    %assign/vec4 v000001efc0ddf130_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001efc0ddf450_0;
    %assign/vec4 v000001efc0ddf130_0, 0;
    %load/vec4 v000001efc0ddf8b0_0;
    %assign/vec4 v000001efc0ddd830_0, 0;
    %load/vec4 v000001efc0dde5f0_0;
    %assign/vec4 v000001efc0ddfa90_0, 0;
    %load/vec4 v000001efc0ddf9f0_0;
    %assign/vec4 v000001efc0dde4b0_0, 0;
    %load/vec4 v000001efc0ddf090_0;
    %assign/vec4 v000001efc0ddf310_0, 0;
    %load/vec4 v000001efc0ddeff0_0;
    %assign/vec4 v000001efc0ddf270_0, 0;
    %load/vec4 v000001efc0ddd6f0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001efc0ddf4f0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001efc0b89f50;
T_21 ;
    %wait E_000001efc0d3a260;
    %load/vec4 v000001efc0dee260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001efc0def200_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001efc0def200_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001efc0def200_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001efc0d5ca90;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001efc0dedfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001efc0dee080_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001efc0d5ca90;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001efc0dedfe0_0;
    %inv;
    %assign/vec4 v000001efc0dedfe0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001efc0d5ca90;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./BinarySearch/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001efc0dee080_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001efc0dee080_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001efc0dedb80_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
