
ATMEL-ES49503.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007258  00004000  00004000  00004000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .physicalsection 0000000b  00003000  00003000  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .ARM.attributes 00000028  00000000  00000000  0001000c  2**0
                  CONTENTS, READONLY
  3 .comment      00000059  00000000  00000000  00010034  2**0
                  CONTENTS, READONLY
  4 .relocate     0000000c  20000000  0000b258  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          0000117c  2000000c  0000b264  0001000c  2**2
                  ALLOC
  6 .stack        00002000  20001188  0000c3e0  0001000c  2**0
                  ALLOC
  7 .debug_info   0004210a  00000000  00000000  0001008d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000063d5  00000000  00000000  00052197  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000bdfd  00000000  00000000  0005856c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000a90  00000000  00000000  00064369  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000ea8  00000000  00000000  00064df9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00027c7b  00000000  00000000  00065ca1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001dfa0  00000000  00000000  0008d91c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000a613d  00000000  00000000  000ab8bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001a28  00000000  00000000  001519fc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00004000 <_sfixed>:
    4000:	20003188 	.word	0x20003188
    4004:	0000a5ed 	.word	0x0000a5ed
    4008:	0000a5e9 	.word	0x0000a5e9
    400c:	0000a5e9 	.word	0x0000a5e9
	...
    402c:	0000a5e9 	.word	0x0000a5e9
	...
    4038:	0000a5e9 	.word	0x0000a5e9
    403c:	0000a5e9 	.word	0x0000a5e9
    4040:	0000a5e9 	.word	0x0000a5e9
    4044:	000044ed 	.word	0x000044ed
    4048:	0000a5e9 	.word	0x0000a5e9
    404c:	000090a5 	.word	0x000090a5
    4050:	0000a5e9 	.word	0x0000a5e9
    4054:	0000a5e9 	.word	0x0000a5e9
    4058:	0000a5e9 	.word	0x0000a5e9
    405c:	0000a5e9 	.word	0x0000a5e9
    4060:	0000a5e9 	.word	0x0000a5e9
    4064:	000097d9 	.word	0x000097d9
    4068:	000097e9 	.word	0x000097e9
    406c:	000097f9 	.word	0x000097f9
    4070:	00009809 	.word	0x00009809
    4074:	00009819 	.word	0x00009819
    4078:	00009829 	.word	0x00009829
    407c:	000051cd 	.word	0x000051cd
    4080:	0000a5e9 	.word	0x0000a5e9
    4084:	0000a5e9 	.word	0x0000a5e9
    4088:	0000a5e9 	.word	0x0000a5e9
    408c:	0000a5e9 	.word	0x0000a5e9
    4090:	000041a9 	.word	0x000041a9
    4094:	000041b9 	.word	0x000041b9
    4098:	000041c9 	.word	0x000041c9
    409c:	000041d9 	.word	0x000041d9
    40a0:	000041e9 	.word	0x000041e9
    40a4:	0000a5e9 	.word	0x0000a5e9
    40a8:	0000a5e9 	.word	0x0000a5e9
    40ac:	0000a5e9 	.word	0x0000a5e9
    40b0:	0000a5e9 	.word	0x0000a5e9
    40b4:	0000a5e9 	.word	0x0000a5e9
    40b8:	0000a5e9 	.word	0x0000a5e9

000040bc <__do_global_dtors_aux>:
    40bc:	b510      	push	{r4, lr}
    40be:	4c06      	ldr	r4, [pc, #24]	; (40d8 <__do_global_dtors_aux+0x1c>)
    40c0:	7823      	ldrb	r3, [r4, #0]
    40c2:	2b00      	cmp	r3, #0
    40c4:	d107      	bne.n	40d6 <__do_global_dtors_aux+0x1a>
    40c6:	4b05      	ldr	r3, [pc, #20]	; (40dc <__do_global_dtors_aux+0x20>)
    40c8:	2b00      	cmp	r3, #0
    40ca:	d002      	beq.n	40d2 <__do_global_dtors_aux+0x16>
    40cc:	4804      	ldr	r0, [pc, #16]	; (40e0 <__do_global_dtors_aux+0x24>)
    40ce:	e000      	b.n	40d2 <__do_global_dtors_aux+0x16>
    40d0:	bf00      	nop
    40d2:	2301      	movs	r3, #1
    40d4:	7023      	strb	r3, [r4, #0]
    40d6:	bd10      	pop	{r4, pc}
    40d8:	2000000c 	.word	0x2000000c
    40dc:	00000000 	.word	0x00000000
    40e0:	0000b258 	.word	0x0000b258

000040e4 <frame_dummy>:
    40e4:	4b08      	ldr	r3, [pc, #32]	; (4108 <frame_dummy+0x24>)
    40e6:	b510      	push	{r4, lr}
    40e8:	2b00      	cmp	r3, #0
    40ea:	d003      	beq.n	40f4 <frame_dummy+0x10>
    40ec:	4907      	ldr	r1, [pc, #28]	; (410c <frame_dummy+0x28>)
    40ee:	4808      	ldr	r0, [pc, #32]	; (4110 <frame_dummy+0x2c>)
    40f0:	e000      	b.n	40f4 <frame_dummy+0x10>
    40f2:	bf00      	nop
    40f4:	4807      	ldr	r0, [pc, #28]	; (4114 <frame_dummy+0x30>)
    40f6:	6803      	ldr	r3, [r0, #0]
    40f8:	2b00      	cmp	r3, #0
    40fa:	d100      	bne.n	40fe <frame_dummy+0x1a>
    40fc:	bd10      	pop	{r4, pc}
    40fe:	4b06      	ldr	r3, [pc, #24]	; (4118 <frame_dummy+0x34>)
    4100:	2b00      	cmp	r3, #0
    4102:	d0fb      	beq.n	40fc <frame_dummy+0x18>
    4104:	4798      	blx	r3
    4106:	e7f9      	b.n	40fc <frame_dummy+0x18>
    4108:	00000000 	.word	0x00000000
    410c:	20000010 	.word	0x20000010
    4110:	0000b258 	.word	0x0000b258
    4114:	0000b258 	.word	0x0000b258
    4118:	00000000 	.word	0x00000000

0000411c <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    411c:	1c93      	adds	r3, r2, #2
    411e:	009b      	lsls	r3, r3, #2
    4120:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    4122:	2a02      	cmp	r2, #2
    4124:	d104      	bne.n	4130 <tc_register_callback+0x14>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    4126:	7e02      	ldrb	r2, [r0, #24]
    4128:	2310      	movs	r3, #16
    412a:	4313      	orrs	r3, r2
    412c:	7603      	strb	r3, [r0, #24]
    412e:	e00b      	b.n	4148 <tc_register_callback+0x2c>
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    4130:	2a03      	cmp	r2, #3
    4132:	d104      	bne.n	413e <tc_register_callback+0x22>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    4134:	7e02      	ldrb	r2, [r0, #24]
    4136:	2320      	movs	r3, #32
    4138:	4313      	orrs	r3, r2
    413a:	7603      	strb	r3, [r0, #24]
    413c:	e004      	b.n	4148 <tc_register_callback+0x2c>
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    413e:	2301      	movs	r3, #1
    4140:	4093      	lsls	r3, r2
    4142:	7e02      	ldrb	r2, [r0, #24]
    4144:	4313      	orrs	r3, r2
    4146:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
    4148:	2000      	movs	r0, #0
    414a:	4770      	bx	lr

0000414c <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    414c:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    414e:	0080      	lsls	r0, r0, #2
    4150:	4b14      	ldr	r3, [pc, #80]	; (41a4 <_tc_interrupt_handler+0x58>)
    4152:	58c5      	ldr	r5, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    4154:	682b      	ldr	r3, [r5, #0]
    4156:	7a9c      	ldrb	r4, [r3, #10]
    4158:	7e2b      	ldrb	r3, [r5, #24]
    415a:	401c      	ands	r4, r3
    415c:	7e6b      	ldrb	r3, [r5, #25]
    415e:	401c      	ands	r4, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    4160:	07e3      	lsls	r3, r4, #31
    4162:	d505      	bpl.n	4170 <_tc_interrupt_handler+0x24>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    4164:	0028      	movs	r0, r5
    4166:	68ab      	ldr	r3, [r5, #8]
    4168:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    416a:	2301      	movs	r3, #1
    416c:	682a      	ldr	r2, [r5, #0]
    416e:	7293      	strb	r3, [r2, #10]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    4170:	07a3      	lsls	r3, r4, #30
    4172:	d505      	bpl.n	4180 <_tc_interrupt_handler+0x34>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    4174:	0028      	movs	r0, r5
    4176:	68eb      	ldr	r3, [r5, #12]
    4178:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    417a:	2302      	movs	r3, #2
    417c:	682a      	ldr	r2, [r5, #0]
    417e:	7293      	strb	r3, [r2, #10]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    4180:	06e3      	lsls	r3, r4, #27
    4182:	d505      	bpl.n	4190 <_tc_interrupt_handler+0x44>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    4184:	0028      	movs	r0, r5
    4186:	692b      	ldr	r3, [r5, #16]
    4188:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    418a:	2310      	movs	r3, #16
    418c:	682a      	ldr	r2, [r5, #0]
    418e:	7293      	strb	r3, [r2, #10]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    4190:	06a3      	lsls	r3, r4, #26
    4192:	d505      	bpl.n	41a0 <_tc_interrupt_handler+0x54>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    4194:	0028      	movs	r0, r5
    4196:	696b      	ldr	r3, [r5, #20]
    4198:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    419a:	682b      	ldr	r3, [r5, #0]
    419c:	2220      	movs	r2, #32
    419e:	729a      	strb	r2, [r3, #10]
	}
}
    41a0:	bd70      	pop	{r4, r5, r6, pc}
    41a2:	46c0      	nop			; (mov r8, r8)
    41a4:	20000d28 	.word	0x20000d28

000041a8 <TC0_Handler>:
#if (SAML21E) || (SAML21G) || (SAMR30E) || (SAMR30G)
	_TC_INTERRUPT_HANDLER(0,0)
	_TC_INTERRUPT_HANDLER(1,1)
	_TC_INTERRUPT_HANDLER(4,2)
#else
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    41a8:	b510      	push	{r4, lr}
    41aa:	2000      	movs	r0, #0
    41ac:	4b01      	ldr	r3, [pc, #4]	; (41b4 <TC0_Handler+0xc>)
    41ae:	4798      	blx	r3
    41b0:	bd10      	pop	{r4, pc}
    41b2:	46c0      	nop			; (mov r8, r8)
    41b4:	0000414d 	.word	0x0000414d

000041b8 <TC1_Handler>:
    41b8:	b510      	push	{r4, lr}
    41ba:	2001      	movs	r0, #1
    41bc:	4b01      	ldr	r3, [pc, #4]	; (41c4 <TC1_Handler+0xc>)
    41be:	4798      	blx	r3
    41c0:	bd10      	pop	{r4, pc}
    41c2:	46c0      	nop			; (mov r8, r8)
    41c4:	0000414d 	.word	0x0000414d

000041c8 <TC2_Handler>:
    41c8:	b510      	push	{r4, lr}
    41ca:	2002      	movs	r0, #2
    41cc:	4b01      	ldr	r3, [pc, #4]	; (41d4 <TC2_Handler+0xc>)
    41ce:	4798      	blx	r3
    41d0:	bd10      	pop	{r4, pc}
    41d2:	46c0      	nop			; (mov r8, r8)
    41d4:	0000414d 	.word	0x0000414d

000041d8 <TC3_Handler>:
    41d8:	b510      	push	{r4, lr}
    41da:	2003      	movs	r0, #3
    41dc:	4b01      	ldr	r3, [pc, #4]	; (41e4 <TC3_Handler+0xc>)
    41de:	4798      	blx	r3
    41e0:	bd10      	pop	{r4, pc}
    41e2:	46c0      	nop			; (mov r8, r8)
    41e4:	0000414d 	.word	0x0000414d

000041e8 <TC4_Handler>:
    41e8:	b510      	push	{r4, lr}
    41ea:	2004      	movs	r0, #4
    41ec:	4b01      	ldr	r3, [pc, #4]	; (41f4 <TC4_Handler+0xc>)
    41ee:	4798      	blx	r3
    41f0:	bd10      	pop	{r4, pc}
    41f2:	46c0      	nop			; (mov r8, r8)
    41f4:	0000414d 	.word	0x0000414d

000041f8 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    41f8:	b530      	push	{r4, r5, lr}
    41fa:	b087      	sub	sp, #28
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    41fc:	a901      	add	r1, sp, #4
    41fe:	4b0c      	ldr	r3, [pc, #48]	; (4230 <_tc_get_inst_index+0x38>)
    4200:	000a      	movs	r2, r1
    4202:	cb32      	ldmia	r3!, {r1, r4, r5}
    4204:	c232      	stmia	r2!, {r1, r4, r5}
    4206:	cb12      	ldmia	r3!, {r1, r4}
    4208:	c212      	stmia	r2!, {r1, r4}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    420a:	9b01      	ldr	r3, [sp, #4]
    420c:	4298      	cmp	r0, r3
    420e:	d006      	beq.n	421e <_tc_get_inst_index+0x26>
    4210:	2301      	movs	r3, #1
    4212:	009a      	lsls	r2, r3, #2
    4214:	a901      	add	r1, sp, #4
    4216:	5852      	ldr	r2, [r2, r1]
    4218:	4282      	cmp	r2, r0
    421a:	d103      	bne.n	4224 <_tc_get_inst_index+0x2c>
    421c:	e000      	b.n	4220 <_tc_get_inst_index+0x28>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    421e:	2300      	movs	r3, #0
		if (hw == tc_modules[i]) {
			return i;
    4220:	b2d8      	uxtb	r0, r3
    4222:	e003      	b.n	422c <_tc_get_inst_index+0x34>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    4224:	3301      	adds	r3, #1
    4226:	2b05      	cmp	r3, #5
    4228:	d1f3      	bne.n	4212 <_tc_get_inst_index+0x1a>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    422a:	2000      	movs	r0, #0
}
    422c:	b007      	add	sp, #28
    422e:	bd30      	pop	{r4, r5, pc}
    4230:	0000ab9c 	.word	0x0000ab9c

00004234 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    4234:	b5f0      	push	{r4, r5, r6, r7, lr}
    4236:	4647      	mov	r7, r8
    4238:	b480      	push	{r7}
    423a:	b08e      	sub	sp, #56	; 0x38
    423c:	0005      	movs	r5, r0
    423e:	000e      	movs	r6, r1
    4240:	0017      	movs	r7, r2
	uint32_t ctrla_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    4242:	0008      	movs	r0, r1
    4244:	4ba1      	ldr	r3, [pc, #644]	; (44cc <tc_init+0x298>)
    4246:	4798      	blx	r3
    4248:	4680      	mov	r8, r0

#if (SAMC20) || (SAMC21)
	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = {TC0_GCLK_ID, TC1_GCLK_ID, TC2_GCLK_ID, TC3_GCLK_ID, TC4_GCLK_ID};
    424a:	4ca1      	ldr	r4, [pc, #644]	; (44d0 <tc_init+0x29c>)
    424c:	0021      	movs	r1, r4
    424e:	3114      	adds	r1, #20
    4250:	2205      	movs	r2, #5
    4252:	a80c      	add	r0, sp, #48	; 0x30
    4254:	4b9f      	ldr	r3, [pc, #636]	; (44d4 <tc_init+0x2a0>)
    4256:	4798      	blx	r3
	/* Array of MCLK APB mask bit position for different TC instances */
	uint32_t inst_mclk_apbmask[] = {SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_TC0,
    4258:	a902      	add	r1, sp, #8
    425a:	0023      	movs	r3, r4
    425c:	331c      	adds	r3, #28
    425e:	000a      	movs	r2, r1
    4260:	cb13      	ldmia	r3!, {r0, r1, r4}
    4262:	c213      	stmia	r2!, {r0, r1, r4}
    4264:	cb13      	ldmia	r3!, {r0, r1, r4}
    4266:	c213      	stmia	r2!, {r0, r1, r4}
    4268:	cb13      	ldmia	r3!, {r0, r1, r4}
    426a:	c213      	stmia	r2!, {r0, r1, r4}
    426c:	681b      	ldr	r3, [r3, #0]
    426e:	6013      	str	r3, [r2, #0]
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    4270:	2300      	movs	r3, #0
    4272:	60ab      	str	r3, [r5, #8]
    4274:	60eb      	str	r3, [r5, #12]
    4276:	612b      	str	r3, [r5, #16]
    4278:	616b      	str	r3, [r5, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    427a:	762b      	strb	r3, [r5, #24]
	module_inst->enable_callback_mask       = 0x00;
    427c:	766b      	strb	r3, [r5, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    427e:	4643      	mov	r3, r8
    4280:	009a      	lsls	r2, r3, #2
    4282:	4b95      	ldr	r3, [pc, #596]	; (44d8 <tc_init+0x2a4>)
    4284:	50d5      	str	r5, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    4286:	602e      	str	r6, [r5, #0]

	module_inst->double_buffering_enabled = config->double_buffering_enabled;
    4288:	2334      	movs	r3, #52	; 0x34
    428a:	5cfb      	ldrb	r3, [r7, r3]
    428c:	76ab      	strb	r3, [r5, #26]

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    428e:	78fb      	ldrb	r3, [r7, #3]
    4290:	2b08      	cmp	r3, #8
    4292:	d104      	bne.n	429e <tc_init+0x6a>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    4294:	2017      	movs	r0, #23

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    4296:	4642      	mov	r2, r8
    4298:	07d2      	lsls	r2, r2, #31
    429a:	d500      	bpl.n	429e <tc_init+0x6a>
    429c:	e111      	b.n	44c2 <tc_init+0x28e>
	}

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    429e:	712b      	strb	r3, [r5, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    42a0:	6833      	ldr	r3, [r6, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    42a2:	2005      	movs	r0, #5
	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    42a4:	07db      	lsls	r3, r3, #31
    42a6:	d500      	bpl.n	42aa <tc_init+0x76>
    42a8:	e10b      	b.n	44c2 <tc_init+0x28e>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    42aa:	7af3      	ldrb	r3, [r6, #11]
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
    42ac:	3017      	adds	r0, #23
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    42ae:	079b      	lsls	r3, r3, #30
    42b0:	d500      	bpl.n	42b4 <tc_init+0x80>
    42b2:	e106      	b.n	44c2 <tc_init+0x28e>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    42b4:	6833      	ldr	r3, [r6, #0]
    42b6:	079b      	lsls	r3, r3, #30
    42b8:	d500      	bpl.n	42bc <tc_init+0x88>
    42ba:	e102      	b.n	44c2 <tc_init+0x28e>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
    42bc:	7c3b      	ldrb	r3, [r7, #16]
    42be:	2b00      	cmp	r3, #0
    42c0:	d00a      	beq.n	42d8 <tc_init+0xa4>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    42c2:	a901      	add	r1, sp, #4
    42c4:	2301      	movs	r3, #1
    42c6:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    42c8:	2200      	movs	r2, #0
    42ca:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    42cc:	7e3a      	ldrb	r2, [r7, #24]
    42ce:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    42d0:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    42d2:	7d38      	ldrb	r0, [r7, #20]
    42d4:	4b81      	ldr	r3, [pc, #516]	; (44dc <tc_init+0x2a8>)
    42d6:	4798      	blx	r3
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
    42d8:	7f3b      	ldrb	r3, [r7, #28]
    42da:	2b00      	cmp	r3, #0
    42dc:	d00b      	beq.n	42f6 <tc_init+0xc2>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    42de:	a901      	add	r1, sp, #4
    42e0:	2301      	movs	r3, #1
    42e2:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    42e4:	2200      	movs	r2, #0
    42e6:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    42e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    42ea:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    42ec:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    42ee:	6a3b      	ldr	r3, [r7, #32]
    42f0:	b2d8      	uxtb	r0, r3
    42f2:	4b7a      	ldr	r3, [pc, #488]	; (44dc <tc_init+0x2a8>)
    42f4:	4798      	blx	r3
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the MCLK */
	system_apb_clock_set_mask((enum system_clock_apb_bus)inst_mclk_apbmask[instance*2],
    42f6:	4643      	mov	r3, r8
    42f8:	0059      	lsls	r1, r3, #1
    42fa:	aa02      	add	r2, sp, #8
    42fc:	1c4b      	adds	r3, r1, #1
    42fe:	009b      	lsls	r3, r3, #2
    4300:	5898      	ldr	r0, [r3, r2]
    4302:	4643      	mov	r3, r8
    4304:	00db      	lsls	r3, r3, #3
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
    4306:	589a      	ldr	r2, [r3, r2]
    4308:	b2d3      	uxtb	r3, r2
    430a:	2b01      	cmp	r3, #1
    430c:	d009      	beq.n	4322 <tc_init+0xee>
    430e:	2b00      	cmp	r3, #0
    4310:	d002      	beq.n	4318 <tc_init+0xe4>
    4312:	2b02      	cmp	r3, #2
    4314:	d00a      	beq.n	432c <tc_init+0xf8>
    4316:	e00d      	b.n	4334 <tc_init+0x100>
		case SYSTEM_CLOCK_APB_APBA:
			MCLK->APBAMASK.reg |= mask;
    4318:	4a71      	ldr	r2, [pc, #452]	; (44e0 <tc_init+0x2ac>)
    431a:	6953      	ldr	r3, [r2, #20]
    431c:	4318      	orrs	r0, r3
    431e:	6150      	str	r0, [r2, #20]
    4320:	e008      	b.n	4334 <tc_init+0x100>
			break;

		case SYSTEM_CLOCK_APB_APBB:
			MCLK->APBBMASK.reg |= mask;
    4322:	4a6f      	ldr	r2, [pc, #444]	; (44e0 <tc_init+0x2ac>)
    4324:	6993      	ldr	r3, [r2, #24]
    4326:	4318      	orrs	r0, r3
    4328:	6190      	str	r0, [r2, #24]
    432a:	e003      	b.n	4334 <tc_init+0x100>
			break;

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
    432c:	4a6c      	ldr	r2, [pc, #432]	; (44e0 <tc_init+0x2ac>)
    432e:	69d3      	ldr	r3, [r2, #28]
    4330:	4318      	orrs	r0, r3
    4332:	61d0      	str	r0, [r2, #28]
			inst_mclk_apbmask[2*instance+1]);

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) && (instance+1 < TC_INST_NUM))
    4334:	78fb      	ldrb	r3, [r7, #3]
    4336:	2b08      	cmp	r3, #8
    4338:	d120      	bne.n	437c <tc_init+0x148>
    433a:	4643      	mov	r3, r8
    433c:	3301      	adds	r3, #1
    433e:	2b04      	cmp	r3, #4
    4340:	dc1c      	bgt.n	437c <tc_init+0x148>
	{
		/* Enable the user interface clock in the MCLK */
		system_apb_clock_set_mask((enum system_clock_apb_bus)inst_mclk_apbmask[(instance+1)*2],
    4342:	aa02      	add	r2, sp, #8
    4344:	1ccb      	adds	r3, r1, #3
    4346:	009b      	lsls	r3, r3, #2
    4348:	5898      	ldr	r0, [r3, r2]
    434a:	1c8b      	adds	r3, r1, #2
    434c:	009b      	lsls	r3, r3, #2
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
    434e:	589b      	ldr	r3, [r3, r2]
    4350:	b2da      	uxtb	r2, r3
    4352:	2a01      	cmp	r2, #1
    4354:	d009      	beq.n	436a <tc_init+0x136>
    4356:	2a00      	cmp	r2, #0
    4358:	d002      	beq.n	4360 <tc_init+0x12c>
    435a:	2a02      	cmp	r2, #2
    435c:	d00a      	beq.n	4374 <tc_init+0x140>
    435e:	e00d      	b.n	437c <tc_init+0x148>
		case SYSTEM_CLOCK_APB_APBA:
			MCLK->APBAMASK.reg |= mask;
    4360:	4a5f      	ldr	r2, [pc, #380]	; (44e0 <tc_init+0x2ac>)
    4362:	6953      	ldr	r3, [r2, #20]
    4364:	4303      	orrs	r3, r0
    4366:	6153      	str	r3, [r2, #20]
    4368:	e008      	b.n	437c <tc_init+0x148>
			break;

		case SYSTEM_CLOCK_APB_APBB:
			MCLK->APBBMASK.reg |= mask;
    436a:	4a5d      	ldr	r2, [pc, #372]	; (44e0 <tc_init+0x2ac>)
    436c:	6993      	ldr	r3, [r2, #24]
    436e:	4303      	orrs	r3, r0
    4370:	6193      	str	r3, [r2, #24]
    4372:	e003      	b.n	437c <tc_init+0x148>
			break;

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
    4374:	4a5a      	ldr	r2, [pc, #360]	; (44e0 <tc_init+0x2ac>)
    4376:	69d3      	ldr	r3, [r2, #28]
    4378:	4303      	orrs	r3, r0
    437a:	61d3      	str	r3, [r2, #28]
	}


	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->clock_source;
    437c:	783b      	ldrb	r3, [r7, #0]
    437e:	466a      	mov	r2, sp
    4380:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    4382:	ab0c      	add	r3, sp, #48	; 0x30
    4384:	4642      	mov	r2, r8
    4386:	5c9c      	ldrb	r4, [r3, r2]
    4388:	4669      	mov	r1, sp
    438a:	0020      	movs	r0, r4
    438c:	4b55      	ldr	r3, [pc, #340]	; (44e4 <tc_init+0x2b0>)
    438e:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    4390:	0020      	movs	r0, r4
    4392:	4b55      	ldr	r3, [pc, #340]	; (44e8 <tc_init+0x2b4>)
    4394:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
    4396:	78fa      	ldrb	r2, [r7, #3]
    4398:	79fb      	ldrb	r3, [r7, #7]
    439a:	4313      	orrs	r3, r2
    439c:	88ba      	ldrh	r2, [r7, #4]
    439e:	4313      	orrs	r3, r2
			(uint32_t)config->counter_size |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    43a0:	7a7a      	ldrb	r2, [r7, #9]
    43a2:	2a00      	cmp	r2, #0
    43a4:	d002      	beq.n	43ac <tc_init+0x178>
			ctrla_tmp |= (TC_CTRLA_CAPTEN(1) << i);
    43a6:	2280      	movs	r2, #128	; 0x80
    43a8:	0252      	lsls	r2, r2, #9
    43aa:	4313      	orrs	r3, r2
			(uint32_t)config->counter_size |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    43ac:	7aba      	ldrb	r2, [r7, #10]
    43ae:	2a00      	cmp	r2, #0
    43b0:	d002      	beq.n	43b8 <tc_init+0x184>
			ctrla_tmp |= (TC_CTRLA_CAPTEN(1) << i);
    43b2:	2280      	movs	r2, #128	; 0x80
    43b4:	0292      	lsls	r2, r2, #10
    43b6:	4313      	orrs	r3, r2
		}
	}

	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_IO[i] == true) {
    43b8:	7afa      	ldrb	r2, [r7, #11]
    43ba:	2a00      	cmp	r2, #0
    43bc:	d002      	beq.n	43c4 <tc_init+0x190>
			ctrla_tmp |= (TC_CTRLA_COPEN(1) << i);
    43be:	2280      	movs	r2, #128	; 0x80
    43c0:	0352      	lsls	r2, r2, #13
    43c2:	4313      	orrs	r3, r2
			ctrla_tmp |= (TC_CTRLA_CAPTEN(1) << i);
		}
	}

	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_IO[i] == true) {
    43c4:	7b3a      	ldrb	r2, [r7, #12]
    43c6:	2a00      	cmp	r2, #0
    43c8:	d002      	beq.n	43d0 <tc_init+0x19c>
			ctrla_tmp |= (TC_CTRLA_COPEN(1) << i);
    43ca:	2280      	movs	r2, #128	; 0x80
    43cc:	0392      	lsls	r2, r2, #14
    43ce:	4313      	orrs	r3, r2
		}
	}

	ctrla_tmp |= (config->run_in_standby << TC_CTRLA_RUNSTDBY_Pos)
    43d0:	7879      	ldrb	r1, [r7, #1]
    43d2:	0189      	lsls	r1, r1, #6
    43d4:	78ba      	ldrb	r2, [r7, #2]
    43d6:	01d2      	lsls	r2, r2, #7
    43d8:	4311      	orrs	r1, r2
    43da:	4319      	orrs	r1, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    43dc:	682a      	ldr	r2, [r5, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    43de:	6913      	ldr	r3, [r2, #16]
				|(config->on_demand << TC_CTRLA_ONDEMAND_Pos);

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    43e0:	2b00      	cmp	r3, #0
    43e2:	d1fc      	bne.n	43de <tc_init+0x1aa>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    43e4:	6031      	str	r1, [r6, #0]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    43e6:	682a      	ldr	r2, [r5, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    43e8:	6913      	ldr	r3, [r2, #16]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    43ea:	2b00      	cmp	r3, #0
    43ec:	d1fc      	bne.n	43e8 <tc_init+0x1b4>
		/* Wait for sync */
	}
	hw->COUNT8.WAVE.reg = config->wave_generation;
    43ee:	79bb      	ldrb	r3, [r7, #6]
    43f0:	7333      	strb	r3, [r6, #12]

	/* Set ctrlb register */
	if (config->oneshot) {
    43f2:	7b79      	ldrb	r1, [r7, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    43f4:	1e4b      	subs	r3, r1, #1
    43f6:	4199      	sbcs	r1, r3
    43f8:	0089      	lsls	r1, r1, #2
	}

	if (config->count_direction) {
    43fa:	7bbb      	ldrb	r3, [r7, #14]
    43fc:	2b00      	cmp	r3, #0
    43fe:	d001      	beq.n	4404 <tc_init+0x1d0>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    4400:	2301      	movs	r3, #1
    4402:	4319      	orrs	r1, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4404:	682a      	ldr	r2, [r5, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    4406:	6913      	ldr	r3, [r2, #16]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
    4408:	2b00      	cmp	r3, #0
    440a:	d1fc      	bne.n	4406 <tc_init+0x1d2>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    440c:	33ff      	adds	r3, #255	; 0xff
    440e:	7133      	strb	r3, [r6, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
    4410:	2900      	cmp	r1, #0
    4412:	d004      	beq.n	441e <tc_init+0x1ea>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4414:	682a      	ldr	r2, [r5, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    4416:	6913      	ldr	r3, [r2, #16]
		while (tc_is_syncing(module_inst)) {
    4418:	2b00      	cmp	r3, #0
    441a:	d1fc      	bne.n	4416 <tc_init+0x1e2>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    441c:	7171      	strb	r1, [r6, #5]
	}

	/* Set drvvtrl register*/
	hw->COUNT8.DRVCTRL.reg = config->waveform_invert_output;
    441e:	7a3b      	ldrb	r3, [r7, #8]
    4420:	7373      	strb	r3, [r6, #13]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4422:	682a      	ldr	r2, [r5, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    4424:	6913      	ldr	r3, [r2, #16]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    4426:	2b00      	cmp	r3, #0
    4428:	d1fc      	bne.n	4424 <tc_init+0x1f0>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    442a:	792b      	ldrb	r3, [r5, #4]
    442c:	2b04      	cmp	r3, #4
    442e:	d005      	beq.n	443c <tc_init+0x208>
    4430:	2b08      	cmp	r3, #8
    4432:	d033      	beq.n	449c <tc_init+0x268>

			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
    4434:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    4436:	2b00      	cmp	r3, #0
    4438:	d143      	bne.n	44c2 <tc_init+0x28e>
    443a:	e01c      	b.n	4476 <tc_init+0x242>
    443c:	6913      	ldr	r3, [r2, #16]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
    443e:	2b00      	cmp	r3, #0
    4440:	d1fc      	bne.n	443c <tc_init+0x208>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
    4442:	3328      	adds	r3, #40	; 0x28
    4444:	5cfb      	ldrb	r3, [r7, r3]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
    4446:	7533      	strb	r3, [r6, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4448:	682a      	ldr	r2, [r5, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    444a:	6913      	ldr	r3, [r2, #16]
					config->counter_8_bit.value;


			while (tc_is_syncing(module_inst)) {
    444c:	2b00      	cmp	r3, #0
    444e:	d1fc      	bne.n	444a <tc_init+0x216>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
    4450:	3329      	adds	r3, #41	; 0x29
    4452:	5cfb      	ldrb	r3, [r7, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
    4454:	76f3      	strb	r3, [r6, #27]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4456:	682a      	ldr	r2, [r5, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    4458:	6913      	ldr	r3, [r2, #16]
					config->counter_8_bit.period;

			while (tc_is_syncing(module_inst)) {
    445a:	2b00      	cmp	r3, #0
    445c:	d1fc      	bne.n	4458 <tc_init+0x224>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
    445e:	332a      	adds	r3, #42	; 0x2a
    4460:	5cfb      	ldrb	r3, [r7, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
    4462:	7733      	strb	r3, [r6, #28]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4464:	682a      	ldr	r2, [r5, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    4466:	6913      	ldr	r3, [r2, #16]
					config->counter_8_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    4468:	2b00      	cmp	r3, #0
    446a:	d1fc      	bne.n	4466 <tc_init+0x232>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
    446c:	332b      	adds	r3, #43	; 0x2b
    446e:	5cfb      	ldrb	r3, [r7, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
    4470:	7773      	strb	r3, [r6, #29]
					config->counter_8_bit.compare_capture_channel[1];

			return STATUS_OK;
    4472:	2000      	movs	r0, #0
    4474:	e025      	b.n	44c2 <tc_init+0x28e>
    4476:	6913      	ldr	r3, [r2, #16]

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
    4478:	2b00      	cmp	r3, #0
    447a:	d1fc      	bne.n	4476 <tc_init+0x242>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
    447c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
    447e:	82b3      	strh	r3, [r6, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4480:	682a      	ldr	r2, [r5, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    4482:	6913      	ldr	r3, [r2, #16]

			while (tc_is_syncing(module_inst)) {
    4484:	2b00      	cmp	r3, #0
    4486:	d1fc      	bne.n	4482 <tc_init+0x24e>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
    4488:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
    448a:	83b3      	strh	r3, [r6, #28]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    448c:	682a      	ldr	r2, [r5, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    448e:	6913      	ldr	r3, [r2, #16]
					config->counter_16_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    4490:	2b00      	cmp	r3, #0
    4492:	d1fc      	bne.n	448e <tc_init+0x25a>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
    4494:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
    4496:	83f3      	strh	r3, [r6, #30]
					config->counter_16_bit.compare_capture_channel[1];

			return STATUS_OK;
    4498:	2000      	movs	r0, #0
    449a:	e012      	b.n	44c2 <tc_init+0x28e>
    449c:	6913      	ldr	r3, [r2, #16]

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
    449e:	2b00      	cmp	r3, #0
    44a0:	d1fc      	bne.n	449c <tc_init+0x268>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
    44a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
    44a4:	6173      	str	r3, [r6, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    44a6:	682a      	ldr	r2, [r5, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    44a8:	6913      	ldr	r3, [r2, #16]

			while (tc_is_syncing(module_inst)) {
    44aa:	2b00      	cmp	r3, #0
    44ac:	d1fc      	bne.n	44a8 <tc_init+0x274>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
    44ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    44b0:	61f3      	str	r3, [r6, #28]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    44b2:	682a      	ldr	r2, [r5, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    44b4:	6913      	ldr	r3, [r2, #16]
					config->counter_32_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    44b6:	2b00      	cmp	r3, #0
    44b8:	d1fc      	bne.n	44b4 <tc_init+0x280>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
    44ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
    44bc:	6233      	str	r3, [r6, #32]
					config->counter_32_bit.compare_capture_channel[1];

			return STATUS_OK;
    44be:	2000      	movs	r0, #0
    44c0:	e7ff      	b.n	44c2 <tc_init+0x28e>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    44c2:	b00e      	add	sp, #56	; 0x38
    44c4:	bc04      	pop	{r2}
    44c6:	4690      	mov	r8, r2
    44c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    44ca:	46c0      	nop			; (mov r8, r8)
    44cc:	000041f9 	.word	0x000041f9
    44d0:	0000ab9c 	.word	0x0000ab9c
    44d4:	0000ab79 	.word	0x0000ab79
    44d8:	20000d28 	.word	0x20000d28
    44dc:	0000a58d 	.word	0x0000a58d
    44e0:	40000800 	.word	0x40000800
    44e4:	0000a491 	.word	0x0000a491
    44e8:	0000a421 	.word	0x0000a421

000044ec <WDT_Handler>:
	}
}

/** Handler for the WDT hardware module interrupt. */
void WDT_Handler(void)
{
    44ec:	b510      	push	{r4, lr}
 */
static inline void wdt_clear_early_warning(void)
{
	Wdt *const WDT_module = WDT;

	WDT_module->INTFLAG.reg = WDT_INTFLAG_EW;
    44ee:	2201      	movs	r2, #1
    44f0:	4b03      	ldr	r3, [pc, #12]	; (4500 <WDT_Handler+0x14>)
    44f2:	719a      	strb	r2, [r3, #6]
	wdt_clear_early_warning();

	if (wdt_early_warning_callback) {
    44f4:	4b03      	ldr	r3, [pc, #12]	; (4504 <WDT_Handler+0x18>)
    44f6:	681b      	ldr	r3, [r3, #0]
    44f8:	2b00      	cmp	r3, #0
    44fa:	d000      	beq.n	44fe <WDT_Handler+0x12>
		wdt_early_warning_callback();
    44fc:	4798      	blx	r3
	}
}
    44fe:	bd10      	pop	{r4, pc}
    4500:	40002000 	.word	0x40002000
    4504:	20000d3c 	.word	0x20000d3c

00004508 <Configure_Adc>:
#include "adc.h"

struct adc_module adc_instance;

void Configure_Adc(void)
{
    4508:	b510      	push	{r4, lr}
    450a:	b08c      	sub	sp, #48	; 0x30
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    450c:	a90b      	add	r1, sp, #44	; 0x2c
    450e:	2301      	movs	r3, #1
    4510:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
    4512:	2400      	movs	r4, #0
    4514:	708c      	strb	r4, [r1, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    4516:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(PIN_PB06, &pin_conf);
    4518:	2026      	movs	r0, #38	; 0x26
    451a:	4b13      	ldr	r3, [pc, #76]	; (4568 <Configure_Adc+0x60>)
    451c:	4798      	blx	r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    451e:	2240      	movs	r2, #64	; 0x40
    4520:	4b12      	ldr	r3, [pc, #72]	; (456c <Configure_Adc+0x64>)
    4522:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(PIN_PB06, false);
	
	struct adc_config config_adc;
	adc_get_config_defaults(&config_adc);
    4524:	4668      	mov	r0, sp
    4526:	4b12      	ldr	r3, [pc, #72]	; (4570 <Configure_Adc+0x68>)
    4528:	4798      	blx	r3
	config_adc.reference = ADC_REFERENCE_AREFA;
    452a:	2303      	movs	r3, #3
    452c:	466a      	mov	r2, sp
    452e:	7053      	strb	r3, [r2, #1]
	config_adc.positive_input = ADC_POSITIVE_INPUT_PIN0;
    4530:	7114      	strb	r4, [r2, #4]
	config_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV256;
    4532:	2307      	movs	r3, #7
    4534:	7093      	strb	r3, [r2, #2]
	adc_init(&adc_instance, ADC0, &config_adc);
    4536:	4c0f      	ldr	r4, [pc, #60]	; (4574 <Configure_Adc+0x6c>)
    4538:	490f      	ldr	r1, [pc, #60]	; (4578 <Configure_Adc+0x70>)
    453a:	0020      	movs	r0, r4
    453c:	4b0f      	ldr	r3, [pc, #60]	; (457c <Configure_Adc+0x74>)
    453e:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    4540:	6822      	ldr	r2, [r4, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->SYNCBUSY.reg) {
    4542:	8c13      	ldrh	r3, [r2, #32]
    4544:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    4546:	2b00      	cmp	r3, #0
    4548:	d1fb      	bne.n	4542 <Configure_Adc+0x3a>
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	/* Disbale interrupt */
	adc_module->INTENCLR.reg = ADC_INTENCLR_MASK;
    454a:	3307      	adds	r3, #7
    454c:	7113      	strb	r3, [r2, #4]
	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = ADC_INTFLAG_MASK;
    454e:	7193      	strb	r3, [r2, #6]

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    4550:	7811      	ldrb	r1, [r2, #0]
    4552:	3b05      	subs	r3, #5
    4554:	430b      	orrs	r3, r1
    4556:	7013      	strb	r3, [r2, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    4558:	4b06      	ldr	r3, [pc, #24]	; (4574 <Configure_Adc+0x6c>)
    455a:	681a      	ldr	r2, [r3, #0]

	if (adc_module->SYNCBUSY.reg) {
    455c:	8c13      	ldrh	r3, [r2, #32]
    455e:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    4560:	2b00      	cmp	r3, #0
    4562:	d1fb      	bne.n	455c <Configure_Adc+0x54>
	adc_enable(&adc_instance);
}
    4564:	b00c      	add	sp, #48	; 0x30
    4566:	bd10      	pop	{r4, pc}
    4568:	00009579 	.word	0x00009579
    456c:	41000080 	.word	0x41000080
    4570:	000086fd 	.word	0x000086fd
    4574:	20000d40 	.word	0x20000d40
    4578:	42004400 	.word	0x42004400
    457c:	00008741 	.word	0x00008741

00004580 <vAPI_IndexNtcTemp>:
    uint8_t low = 0;
    uint16_t table_val;
    table_val = temp_ad_val;
    while (low < 141) 
	{
        if ((table_val > TEMP_AD_TABLE[low]) || (table_val == TEMP_AD_TABLE[low])) 
    4580:	4b09      	ldr	r3, [pc, #36]	; (45a8 <vAPI_IndexNtcTemp+0x28>)
    4582:	4298      	cmp	r0, r3
    4584:	d80b      	bhi.n	459e <vAPI_IndexNtcTemp+0x1e>
    4586:	4a09      	ldr	r2, [pc, #36]	; (45ac <vAPI_IndexNtcTemp+0x2c>)
    4588:	3202      	adds	r2, #2
		{
            break;
        } 
		else 
		{
            low++;
    458a:	2301      	movs	r3, #1
    uint8_t low = 0;
    uint16_t table_val;
    table_val = temp_ad_val;
    while (low < 141) 
	{
        if ((table_val > TEMP_AD_TABLE[low]) || (table_val == TEMP_AD_TABLE[low])) 
    458c:	8811      	ldrh	r1, [r2, #0]
    458e:	4281      	cmp	r1, r0
    4590:	d906      	bls.n	45a0 <vAPI_IndexNtcTemp+0x20>
		{
            break;
        } 
		else 
		{
            low++;
    4592:	3301      	adds	r3, #1
    4594:	b2db      	uxtb	r3, r3
    4596:	3202      	adds	r2, #2
int8_t vAPI_IndexNtcTemp(uint16_t temp_ad_val) 
{
    uint8_t low = 0;
    uint16_t table_val;
    table_val = temp_ad_val;
    while (low < 141) 
    4598:	2b8d      	cmp	r3, #141	; 0x8d
    459a:	d1f7      	bne.n	458c <vAPI_IndexNtcTemp+0xc>
    459c:	e000      	b.n	45a0 <vAPI_IndexNtcTemp+0x20>
UPDATE			:
DATE			: 14/10/21
 *****************************************************************************/
int8_t vAPI_IndexNtcTemp(uint16_t temp_ad_val) 
{
    uint8_t low = 0;
    459e:	2300      	movs	r3, #0
		else 
		{
            low++;
        }
    }
    return TEMP_TABLE[low];
    45a0:	4a03      	ldr	r2, [pc, #12]	; (45b0 <vAPI_IndexNtcTemp+0x30>)
    45a2:	56d0      	ldrsb	r0, [r2, r3]
}
    45a4:	4770      	bx	lr
    45a6:	46c0      	nop			; (mov r8, r8)
    45a8:	00003b98 	.word	0x00003b98
    45ac:	0000abe0 	.word	0x0000abe0
    45b0:	0000acfc 	.word	0x0000acfc

000045b4 <vAPI_ADC_Read_Data_bal_1>:
UPDATE			: -
DATE			: 2014/09/11
#endif
 ******************************************************************************/
void vAPI_ADC_Read_Data_bal_1(void) 
{
    45b4:	b570      	push	{r4, r5, r6, lr}
//        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
//                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
//        nADC_Cell_Value[uci] = unvol;
//    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
    45b6:	4c25      	ldr	r4, [pc, #148]	; (464c <vAPI_ADC_Read_Data_bal_1+0x98>)
    45b8:	2388      	movs	r3, #136	; 0x88
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
    45ba:	5ce0      	ldrb	r0, [r4, r3]
    45bc:	0200      	lsls	r0, r0, #8
//                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
//        nADC_Cell_Value[uci] = unvol;
//    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    45be:	3301      	adds	r3, #1
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
    45c0:	5ce3      	ldrb	r3, [r4, r3]
    45c2:	1818      	adds	r0, r3, r0
    45c4:	b280      	uxth	r0, r0
    45c6:	4d22      	ldr	r5, [pc, #136]	; (4650 <vAPI_ADC_Read_Data_bal_1+0x9c>)
    45c8:	47a8      	blx	r5
    45ca:	4b22      	ldr	r3, [pc, #136]	; (4654 <vAPI_ADC_Read_Data_bal_1+0xa0>)
    45cc:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
    45ce:	238a      	movs	r3, #138	; 0x8a
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
    45d0:	5ce0      	ldrb	r0, [r4, r3]
    45d2:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    45d4:	3301      	adds	r3, #1
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
    45d6:	5ce3      	ldrb	r3, [r4, r3]
    45d8:	1818      	adds	r0, r3, r0
    45da:	b280      	uxth	r0, r0
    45dc:	47a8      	blx	r5
    45de:	4b1e      	ldr	r3, [pc, #120]	; (4658 <vAPI_ADC_Read_Data_bal_1+0xa4>)
    45e0:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
    45e2:	238c      	movs	r3, #140	; 0x8c
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
    45e4:	5ce0      	ldrb	r0, [r4, r3]
    45e6:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    45e8:	3301      	adds	r3, #1
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
    45ea:	5ce3      	ldrb	r3, [r4, r3]
    45ec:	1818      	adds	r0, r3, r0
    45ee:	b280      	uxth	r0, r0
    45f0:	47a8      	blx	r5
    45f2:	4b1a      	ldr	r3, [pc, #104]	; (465c <vAPI_ADC_Read_Data_bal_1+0xa8>)
    45f4:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
    45f6:	238e      	movs	r3, #142	; 0x8e
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
    45f8:	5ce0      	ldrb	r0, [r4, r3]
    45fa:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    45fc:	3301      	adds	r3, #1
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
    45fe:	5ce3      	ldrb	r3, [r4, r3]
    4600:	1818      	adds	r0, r3, r0
    4602:	b280      	uxth	r0, r0
    4604:	47a8      	blx	r5
    4606:	4b16      	ldr	r3, [pc, #88]	; (4660 <vAPI_ADC_Read_Data_bal_1+0xac>)
    4608:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
    460a:	2390      	movs	r3, #144	; 0x90
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
    460c:	5ce0      	ldrb	r0, [r4, r3]
    460e:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
    4610:	3301      	adds	r3, #1
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
    4612:	5ce3      	ldrb	r3, [r4, r3]
    4614:	1818      	adds	r0, r3, r0
    4616:	b280      	uxth	r0, r0
    4618:	47a8      	blx	r5
    461a:	4b12      	ldr	r3, [pc, #72]	; (4664 <vAPI_ADC_Read_Data_bal_1+0xb0>)
    461c:	7018      	strb	r0, [r3, #0]
    //	/* VDD50 */
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
    461e:	239a      	movs	r3, #154	; 0x9a
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
    4620:	5ce3      	ldrb	r3, [r4, r3]
    4622:	021b      	lsls	r3, r3, #8
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    4624:	229b      	movs	r2, #155	; 0x9b
    nADC_CURRENT = unvol;
    4626:	5ca2      	ldrb	r2, [r4, r2]
    4628:	18d3      	adds	r3, r2, r3
    462a:	4a0f      	ldr	r2, [pc, #60]	; (4668 <vAPI_ADC_Read_Data_bal_1+0xb4>)
    462c:	8013      	strh	r3, [r2, #0]
    //	/* VPAC */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
    462e:	2386      	movs	r3, #134	; 0x86
    4630:	5ce3      	ldrb	r3, [r4, r3]
    4632:	021b      	lsls	r3, r3, #8
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
    4634:	2287      	movs	r2, #135	; 0x87
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
    //	/* VPAC */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
    4636:	5ca2      	ldrb	r2, [r4, r2]
    4638:	18d3      	adds	r3, r2, r3
    463a:	b29b      	uxth	r3, r3
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
    nADC_VPACK = unvol; //nADC_VBAT
    463c:	4a0b      	ldr	r2, [pc, #44]	; (466c <vAPI_ADC_Read_Data_bal_1+0xb8>)
    463e:	8013      	strh	r3, [r2, #0]

    /* GPIO2 */
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2 + 1]);
    //    nADC_VBAT = unvol;
    nADC_VBAT = nADC_VPACK;
    4640:	4a0b      	ldr	r2, [pc, #44]	; (4670 <vAPI_ADC_Read_Data_bal_1+0xbc>)
    4642:	8013      	strh	r3, [r2, #0]
    nADC_VCHG = nADC_VPACK; //zzy20161022
    4644:	4a0b      	ldr	r2, [pc, #44]	; (4674 <vAPI_ADC_Read_Data_bal_1+0xc0>)
    4646:	8013      	strh	r3, [r2, #0]
//    vAPI_CalcCell();      //
//    vAPI_CalcTempture();
//    vAPI_Uart_Load();
//    His_Data_Save();
    //	vAPI_CalcFetTh();
}
    4648:	bd70      	pop	{r4, r5, r6, pc}
    464a:	46c0      	nop			; (mov r8, r8)
    464c:	20000ea8 	.word	0x20000ea8
    4650:	00004581 	.word	0x00004581
    4654:	20000ea5 	.word	0x20000ea5
    4658:	20000f65 	.word	0x20000f65
    465c:	20000f96 	.word	0x20000f96
    4660:	20000f5e 	.word	0x20000f5e
    4664:	20000f5c 	.word	0x20000f5c
    4668:	20000fca 	.word	0x20000fca
    466c:	20000f94 	.word	0x20000f94
    4670:	2000002e 	.word	0x2000002e
    4674:	2000002a 	.word	0x2000002a

00004678 <vAPI_CalcCell>:
UPDATE			:
DATE			: 14/09/11
 *****************************************************************************/

void vAPI_CalcCell(void) 
{
    4678:	b5f0      	push	{r4, r5, r6, r7, lr}
    467a:	b089      	sub	sp, #36	; 0x24
    uint8_t i, j;
    uint16_t temp;
    uint16_t Cell_Volt_temp[16];
    uint32_t total_volt;
    static bool cell_first_read = 0;
    if (cell_first_read == 0) 
    467c:	4b4d      	ldr	r3, [pc, #308]	; (47b4 <vAPI_CalcCell+0x13c>)
    467e:	781b      	ldrb	r3, [r3, #0]
    4680:	2b00      	cmp	r3, #0
    4682:	d116      	bne.n	46b2 <vAPI_CalcCell+0x3a>
	{
        cell_first_read = 1;
    4684:	2201      	movs	r2, #1
    4686:	4b4b      	ldr	r3, [pc, #300]	; (47b4 <vAPI_CalcCell+0x13c>)
    4688:	701a      	strb	r2, [r3, #0]
    468a:	4a4b      	ldr	r2, [pc, #300]	; (47b8 <vAPI_CalcCell+0x140>)
    468c:	494b      	ldr	r1, [pc, #300]	; (47bc <vAPI_CalcCell+0x144>)
    468e:	0008      	movs	r0, r1
    4690:	3040      	adds	r0, #64	; 0x40
    4692:	0015      	movs	r5, r2
    4694:	3520      	adds	r5, #32
		{
            for (j = 0; j < 4; j++) 
			{
                Cell_Value[j][i] = nADC_Cell_Value[i] >> 2;
            }
            nADC_Cell_Value[i] = 0;
    4696:	2400      	movs	r4, #0
        cell_first_read = 1;
        for (i = 0; i < 16; i++) 
		{
            for (j = 0; j < 4; j++) 
			{
                Cell_Value[j][i] = nADC_Cell_Value[i] >> 2;
    4698:	8813      	ldrh	r3, [r2, #0]
    469a:	089b      	lsrs	r3, r3, #2
    469c:	800b      	strh	r3, [r1, #0]
    469e:	840b      	strh	r3, [r1, #32]
    46a0:	8003      	strh	r3, [r0, #0]
    46a2:	8403      	strh	r3, [r0, #32]
            }
            nADC_Cell_Value[i] = 0;
    46a4:	8014      	strh	r4, [r2, #0]
    46a6:	3202      	adds	r2, #2
    46a8:	3102      	adds	r1, #2
    46aa:	3002      	adds	r0, #2
    uint32_t total_volt;
    static bool cell_first_read = 0;
    if (cell_first_read == 0) 
	{
        cell_first_read = 1;
        for (i = 0; i < 16; i++) 
    46ac:	42aa      	cmp	r2, r5
    46ae:	d1f3      	bne.n	4698 <vAPI_CalcCell+0x20>
    46b0:	e00f      	b.n	46d2 <vAPI_CalcCell+0x5a>
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
    46b2:	4b43      	ldr	r3, [pc, #268]	; (47c0 <vAPI_CalcCell+0x148>)
    46b4:	7818      	ldrb	r0, [r3, #0]
    46b6:	0140      	lsls	r0, r0, #5
    46b8:	4b40      	ldr	r3, [pc, #256]	; (47bc <vAPI_CalcCell+0x144>)
    46ba:	18c0      	adds	r0, r0, r3
    46bc:	2300      	movs	r3, #0
    46be:	4d3e      	ldr	r5, [pc, #248]	; (47b8 <vAPI_CalcCell+0x140>)
            nADC_Cell_Value[i] = 0;
    46c0:	2400      	movs	r4, #0
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
    46c2:	1959      	adds	r1, r3, r5
    46c4:	880a      	ldrh	r2, [r1, #0]
    46c6:	0892      	lsrs	r2, r2, #2
    46c8:	52c2      	strh	r2, [r0, r3]
            nADC_Cell_Value[i] = 0;
    46ca:	800c      	strh	r4, [r1, #0]
    46cc:	3302      	adds	r3, #2
            nADC_Cell_Value[i] = 0;
        }
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
    46ce:	2b20      	cmp	r3, #32
    46d0:	d1f7      	bne.n	46c2 <vAPI_CalcCell+0x4a>
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
            nADC_Cell_Value[i] = 0;
        }
    }
    cell_index++;
    46d2:	4b3b      	ldr	r3, [pc, #236]	; (47c0 <vAPI_CalcCell+0x148>)
    46d4:	781b      	ldrb	r3, [r3, #0]
    46d6:	3301      	adds	r3, #1
    46d8:	b2db      	uxtb	r3, r3
    if (cell_index > 3) 
    46da:	2b03      	cmp	r3, #3
    46dc:	d802      	bhi.n	46e4 <vAPI_CalcCell+0x6c>
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
            nADC_Cell_Value[i] = 0;
        }
    }
    cell_index++;
    46de:	4a38      	ldr	r2, [pc, #224]	; (47c0 <vAPI_CalcCell+0x148>)
    46e0:	7013      	strb	r3, [r2, #0]
    46e2:	e002      	b.n	46ea <vAPI_CalcCell+0x72>
    if (cell_index > 3) 
	{
        cell_index = 0;
    46e4:	2200      	movs	r2, #0
    46e6:	4b36      	ldr	r3, [pc, #216]	; (47c0 <vAPI_CalcCell+0x148>)
    46e8:	701a      	strb	r2, [r3, #0]
    46ea:	4834      	ldr	r0, [pc, #208]	; (47bc <vAPI_CalcCell+0x144>)
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
    46ec:	2100      	movs	r1, #0
    46ee:	0007      	movs	r7, r0
    46f0:	4e31      	ldr	r6, [pc, #196]	; (47b8 <vAPI_CalcCell+0x140>)
    46f2:	19ca      	adds	r2, r1, r7

    for (i = 0; i < 16; i++) 
	{
        for (j = 0; j < 4; j++) 
		{
            nADC_Cell_Value[i] += Cell_Value[j][i];
    46f4:	8c04      	ldrh	r4, [r0, #32]
    46f6:	8803      	ldrh	r3, [r0, #0]
    46f8:	18e3      	adds	r3, r4, r3
    46fa:	198d      	adds	r5, r1, r6
    46fc:	882c      	ldrh	r4, [r5, #0]
    46fe:	191b      	adds	r3, r3, r4
    4700:	0014      	movs	r4, r2
    4702:	3440      	adds	r4, #64	; 0x40
    4704:	8824      	ldrh	r4, [r4, #0]
    4706:	191b      	adds	r3, r3, r4
    4708:	3260      	adds	r2, #96	; 0x60
    470a:	8812      	ldrh	r2, [r2, #0]
    470c:	189b      	adds	r3, r3, r2
    470e:	b29b      	uxth	r3, r3
    4710:	802b      	strh	r3, [r5, #0]
        }
        Cell_Volt_temp[i] = nADC_Cell_Value[i];
    4712:	466a      	mov	r2, sp
    4714:	528b      	strh	r3, [r1, r2]
    4716:	3102      	adds	r1, #2
    4718:	3002      	adds	r0, #2
    if (cell_index > 3) 
	{
        cell_index = 0;
    }

    for (i = 0; i < 16; i++) 
    471a:	2920      	cmp	r1, #32
    471c:	d1e9      	bne.n	46f2 <vAPI_CalcCell+0x7a>
    471e:	270f      	movs	r7, #15
    4720:	e014      	b.n	474c <vAPI_CalcCell+0xd4>
    //
    for (i = 0; i < 15; i++) //
    {
        for (j = 0; j < 15 - i; j++) 
		{
            if (Cell_Volt_temp[j] > Cell_Volt_temp[j + 1]) 
    4722:	0051      	lsls	r1, r2, #1
    4724:	4668      	mov	r0, sp
    4726:	5a08      	ldrh	r0, [r1, r0]
    4728:	1c51      	adds	r1, r2, #1
    472a:	004d      	lsls	r5, r1, #1
    472c:	466c      	mov	r4, sp
    472e:	5b2d      	ldrh	r5, [r5, r4]
    4730:	42a8      	cmp	r0, r5
    4732:	d903      	bls.n	473c <vAPI_CalcCell+0xc4>
			{
                temp = Cell_Volt_temp[j];
                Cell_Volt_temp[j] = Cell_Volt_temp[j + 1];
    4734:	0052      	lsls	r2, r2, #1
    4736:	5315      	strh	r5, [r2, r4]
                Cell_Volt_temp[j + 1] = temp;
    4738:	0049      	lsls	r1, r1, #1
    473a:	5308      	strh	r0, [r1, r4]
    }

    //
    for (i = 0; i < 15; i++) //
    {
        for (j = 0; j < 15 - i; j++) 
    473c:	3301      	adds	r3, #1
    473e:	b2db      	uxtb	r3, r3
    4740:	1e1a      	subs	r2, r3, #0
    4742:	42b2      	cmp	r2, r6
    4744:	dbed      	blt.n	4722 <vAPI_CalcCell+0xaa>
    4746:	3f01      	subs	r7, #1
        }
        Cell_Volt_temp[i] = nADC_Cell_Value[i];
    }

    //
    for (i = 0; i < 15; i++) //
    4748:	2f00      	cmp	r7, #0
    474a:	d005      	beq.n	4758 <vAPI_CalcCell+0xe0>
    {
        for (j = 0; j < 15 - i; j++) 
    474c:	003e      	movs	r6, r7
    474e:	2200      	movs	r2, #0
    4750:	2300      	movs	r3, #0
    4752:	2f00      	cmp	r7, #0
    4754:	dce5      	bgt.n	4722 <vAPI_CalcCell+0xaa>
    4756:	e7f6      	b.n	4746 <vAPI_CalcCell+0xce>
    4758:	466b      	mov	r3, sp
    475a:	3306      	adds	r3, #6
    475c:	a908      	add	r1, sp, #32
        }
        Cell_Volt_temp[i] = nADC_Cell_Value[i];
    }

    //
    for (i = 0; i < 15; i++) //
    475e:	2000      	movs	r0, #0
        }
    }
    total_volt = 0;
    for (i = 3; i < 16; i++)//zzy20161022  29
    {
        total_volt += Cell_Volt_temp[i];
    4760:	881a      	ldrh	r2, [r3, #0]
    4762:	1880      	adds	r0, r0, r2
    4764:	3302      	adds	r3, #2
                Cell_Volt_temp[j + 1] = temp;
            }
        }
    }
    total_volt = 0;
    for (i = 3; i < 16; i++)//zzy20161022  29
    4766:	4299      	cmp	r1, r3
    4768:	d1fa      	bne.n	4760 <vAPI_CalcCell+0xe8>
    {
        total_volt += Cell_Volt_temp[i];
    }
    Total_VBAT = total_volt / 13; //zzy20161020 
    476a:	210d      	movs	r1, #13
    476c:	4b15      	ldr	r3, [pc, #84]	; (47c4 <vAPI_CalcCell+0x14c>)
    476e:	4798      	blx	r3
    4770:	4b15      	ldr	r3, [pc, #84]	; (47c8 <vAPI_CalcCell+0x150>)
    4772:	8018      	strh	r0, [r3, #0]
    nADC_CELL_MAX = Cell_Volt_temp[15]; // max cell voltage
    4774:	466b      	mov	r3, sp
    4776:	8bda      	ldrh	r2, [r3, #30]
    4778:	4b14      	ldr	r3, [pc, #80]	; (47cc <vAPI_CalcCell+0x154>)
    477a:	801a      	strh	r2, [r3, #0]
    nADC_CELL_MIN = Cell_Volt_temp[3]; // min cell voltage 9
    477c:	466b      	mov	r3, sp
    477e:	88da      	ldrh	r2, [r3, #6]
    4780:	4b13      	ldr	r3, [pc, #76]	; (47d0 <vAPI_CalcCell+0x158>)
    4782:	801a      	strh	r2, [r3, #0]
	
    // 
    if (nADC_CURRENT < 0) 
    4784:	4b13      	ldr	r3, [pc, #76]	; (47d4 <vAPI_CalcCell+0x15c>)
    4786:	2200      	movs	r2, #0
    4788:	5e9b      	ldrsh	r3, [r3, r2]
    478a:	2b00      	cmp	r3, #0
    478c:	da10      	bge.n	47b0 <vAPI_CalcCell+0x138>
	{
        ave_cnt++;
    478e:	4a12      	ldr	r2, [pc, #72]	; (47d8 <vAPI_CalcCell+0x160>)
    4790:	7812      	ldrb	r2, [r2, #0]
    4792:	3201      	adds	r2, #1
    4794:	b2d2      	uxtb	r2, r2
        if (ave_cnt > 3) 
    4796:	2a03      	cmp	r2, #3
    4798:	d802      	bhi.n	47a0 <vAPI_CalcCell+0x128>
    nADC_CELL_MIN = Cell_Volt_temp[3]; // min cell voltage 9
	
    // 
    if (nADC_CURRENT < 0) 
	{
        ave_cnt++;
    479a:	490f      	ldr	r1, [pc, #60]	; (47d8 <vAPI_CalcCell+0x160>)
    479c:	700a      	strb	r2, [r1, #0]
    479e:	e002      	b.n	47a6 <vAPI_CalcCell+0x12e>
        if (ave_cnt > 3) 
		{
            ave_cnt = 0;
    47a0:	2100      	movs	r1, #0
    47a2:	4a0d      	ldr	r2, [pc, #52]	; (47d8 <vAPI_CalcCell+0x160>)
    47a4:	7011      	strb	r1, [r2, #0]
        }
        AVE_CURRENT[ave_cnt] = nADC_CURRENT;
    47a6:	4a0c      	ldr	r2, [pc, #48]	; (47d8 <vAPI_CalcCell+0x160>)
    47a8:	7812      	ldrb	r2, [r2, #0]
    47aa:	0052      	lsls	r2, r2, #1
    47ac:	490b      	ldr	r1, [pc, #44]	; (47dc <vAPI_CalcCell+0x164>)
    47ae:	5253      	strh	r3, [r2, r1]
    }
}
    47b0:	b009      	add	sp, #36	; 0x24
    47b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    47b4:	20000028 	.word	0x20000028
    47b8:	20001168 	.word	0x20001168
    47bc:	20000d48 	.word	0x20000d48
    47c0:	2000002d 	.word	0x2000002d
    47c4:	0000a841 	.word	0x0000a841
    47c8:	20000f60 	.word	0x20000f60
    47cc:	20000f9c 	.word	0x20000f9c
    47d0:	20000f62 	.word	0x20000f62
    47d4:	20000fca 	.word	0x20000fca
    47d8:	2000002c 	.word	0x2000002c
    47dc:	20001018 	.word	0x20001018

000047e0 <vAPI_CalcTempture>:
DATE			: 14/10/21
#endif
 *****************************************************************************/
void vAPI_CalcTempture(void) 
{
    if (TEMP_1_PCB > TEMP_2_PCB) 
    47e0:	4b20      	ldr	r3, [pc, #128]	; (4864 <vAPI_CalcTempture+0x84>)
    47e2:	2200      	movs	r2, #0
    47e4:	569a      	ldrsb	r2, [r3, r2]
    47e6:	4b20      	ldr	r3, [pc, #128]	; (4868 <vAPI_CalcTempture+0x88>)
    47e8:	781b      	ldrb	r3, [r3, #0]
    47ea:	b25b      	sxtb	r3, r3
    47ec:	429a      	cmp	r2, r3
    47ee:	dd02      	ble.n	47f6 <vAPI_CalcTempture+0x16>
	{
        nADC_TMONI_PCB_MAX = TEMP_1_PCB;
    47f0:	4b1e      	ldr	r3, [pc, #120]	; (486c <vAPI_CalcTempture+0x8c>)
    47f2:	701a      	strb	r2, [r3, #0]
    47f4:	e001      	b.n	47fa <vAPI_CalcTempture+0x1a>
        //nADC_TMONI_PCB_MIN = TEMP_2_PCB;
    } else 
	{
        nADC_TMONI_PCB_MAX = TEMP_2_PCB;
    47f6:	4a1d      	ldr	r2, [pc, #116]	; (486c <vAPI_CalcTempture+0x8c>)
    47f8:	7013      	strb	r3, [r2, #0]
        //nADC_TMONI_PCB_MIN = TEMP_1_PCB;
    }
    if (TEMP_3_BAT > TEMP_4_BAT) 
    47fa:	4b1d      	ldr	r3, [pc, #116]	; (4870 <vAPI_CalcTempture+0x90>)
    47fc:	781b      	ldrb	r3, [r3, #0]
    47fe:	b25b      	sxtb	r3, r3
    4800:	4a1c      	ldr	r2, [pc, #112]	; (4874 <vAPI_CalcTempture+0x94>)
    4802:	7812      	ldrb	r2, [r2, #0]
    4804:	b252      	sxtb	r2, r2
    4806:	4293      	cmp	r3, r2
    4808:	dd0a      	ble.n	4820 <vAPI_CalcTempture+0x40>
	{
        if (TEMP_3_BAT > TEMP_5_BAT) 
    480a:	491b      	ldr	r1, [pc, #108]	; (4878 <vAPI_CalcTempture+0x98>)
    480c:	7809      	ldrb	r1, [r1, #0]
    480e:	b249      	sxtb	r1, r1
    4810:	428b      	cmp	r3, r1
    4812:	dd02      	ble.n	481a <vAPI_CalcTempture+0x3a>
		{
            nADC_TMONI_BAT_MAX = TEMP_3_BAT;
    4814:	4919      	ldr	r1, [pc, #100]	; (487c <vAPI_CalcTempture+0x9c>)
    4816:	700b      	strb	r3, [r1, #0]
    4818:	e00c      	b.n	4834 <vAPI_CalcTempture+0x54>
        } 
		else 
		{
            nADC_TMONI_BAT_MAX = TEMP_5_BAT;
    481a:	4818      	ldr	r0, [pc, #96]	; (487c <vAPI_CalcTempture+0x9c>)
    481c:	7001      	strb	r1, [r0, #0]
    481e:	e009      	b.n	4834 <vAPI_CalcTempture+0x54>
        }
    } 
	else 
	{
        if (TEMP_4_BAT > TEMP_5_BAT) 
    4820:	4915      	ldr	r1, [pc, #84]	; (4878 <vAPI_CalcTempture+0x98>)
    4822:	7809      	ldrb	r1, [r1, #0]
    4824:	b249      	sxtb	r1, r1
    4826:	428a      	cmp	r2, r1
    4828:	dd02      	ble.n	4830 <vAPI_CalcTempture+0x50>
		{
            nADC_TMONI_BAT_MAX = TEMP_4_BAT;
    482a:	4914      	ldr	r1, [pc, #80]	; (487c <vAPI_CalcTempture+0x9c>)
    482c:	700a      	strb	r2, [r1, #0]
    482e:	e001      	b.n	4834 <vAPI_CalcTempture+0x54>
        } 
		else 
		{
            nADC_TMONI_BAT_MAX = TEMP_5_BAT;
    4830:	4812      	ldr	r0, [pc, #72]	; (487c <vAPI_CalcTempture+0x9c>)
    4832:	7001      	strb	r1, [r0, #0]
    //}
    //if (TEMP_5_BAT <-28) 
	//{
        //TEMP_5_BAT = TEMP_4_BAT;
    //}
    if (TEMP_3_BAT < TEMP_4_BAT) 
    4834:	4293      	cmp	r3, r2
    4836:	da0a      	bge.n	484e <vAPI_CalcTempture+0x6e>
	{
        if (TEMP_3_BAT < TEMP_5_BAT) 
    4838:	4a0f      	ldr	r2, [pc, #60]	; (4878 <vAPI_CalcTempture+0x98>)
    483a:	7812      	ldrb	r2, [r2, #0]
    483c:	b252      	sxtb	r2, r2
    483e:	4293      	cmp	r3, r2
    4840:	da02      	bge.n	4848 <vAPI_CalcTempture+0x68>
		{
            nADC_TMONI_BAT_MIN = TEMP_3_BAT;
    4842:	4a0f      	ldr	r2, [pc, #60]	; (4880 <vAPI_CalcTempture+0xa0>)
    4844:	7013      	strb	r3, [r2, #0]
    4846:	e00c      	b.n	4862 <vAPI_CalcTempture+0x82>
        } 
		else 
		{
            nADC_TMONI_BAT_MIN = TEMP_5_BAT;
    4848:	4b0d      	ldr	r3, [pc, #52]	; (4880 <vAPI_CalcTempture+0xa0>)
    484a:	701a      	strb	r2, [r3, #0]
    484c:	e009      	b.n	4862 <vAPI_CalcTempture+0x82>
        }
    } 
	else 
	{
        if (TEMP_4_BAT < TEMP_5_BAT) 
    484e:	4b0a      	ldr	r3, [pc, #40]	; (4878 <vAPI_CalcTempture+0x98>)
    4850:	781b      	ldrb	r3, [r3, #0]
    4852:	b25b      	sxtb	r3, r3
    4854:	429a      	cmp	r2, r3
    4856:	da02      	bge.n	485e <vAPI_CalcTempture+0x7e>
		{
            nADC_TMONI_BAT_MIN = TEMP_4_BAT;
    4858:	4b09      	ldr	r3, [pc, #36]	; (4880 <vAPI_CalcTempture+0xa0>)
    485a:	701a      	strb	r2, [r3, #0]
    485c:	e001      	b.n	4862 <vAPI_CalcTempture+0x82>
        } 
		else 
		{
            nADC_TMONI_BAT_MIN = TEMP_5_BAT;
    485e:	4a08      	ldr	r2, [pc, #32]	; (4880 <vAPI_CalcTempture+0xa0>)
    4860:	7013      	strb	r3, [r2, #0]
        }
    }
}
    4862:	4770      	bx	lr
    4864:	20000ea5 	.word	0x20000ea5
    4868:	20000f65 	.word	0x20000f65
    486c:	20001140 	.word	0x20001140
    4870:	20000f96 	.word	0x20000f96
    4874:	20000f5e 	.word	0x20000f5e
    4878:	20000f5c 	.word	0x20000f5c
    487c:	20001134 	.word	0x20001134
    4880:	20000ea4 	.word	0x20000ea4

00004884 <vAPI_ADC_Read_Data_bal_2>:
OUTPUT			: AD conversion result
UPDATE			: -
DATE			: 2014/09/11
 ******************************************************************************/
void vAPI_ADC_Read_Data_bal_2(void) 
{
    4884:	b510      	push	{r4, lr}
    4886:	4a0a      	ldr	r2, [pc, #40]	; (48b0 <vAPI_ADC_Read_Data_bal_2+0x2c>)
    4888:	490a      	ldr	r1, [pc, #40]	; (48b4 <vAPI_ADC_Read_Data_bal_2+0x30>)
    488a:	0014      	movs	r4, r2
    488c:	3420      	adds	r4, #32
    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) 
	{
        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
    488e:	7813      	ldrb	r3, [r2, #0]
    4890:	021b      	lsls	r3, r3, #8
    4892:	7850      	ldrb	r0, [r2, #1]
    4894:	18c3      	adds	r3, r0, r3
    4896:	800b      	strh	r3, [r1, #0]
    4898:	3202      	adds	r2, #2
    489a:	3102      	adds	r1, #2
{
    uint8_t uci;
    uint16_t unvol;

    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) 
    489c:	42a2      	cmp	r2, r4
    489e:	d1f6      	bne.n	488e <vAPI_ADC_Read_Data_bal_2+0xa>
        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
    }
    
    vAPI_CalcCell();
    48a0:	4b05      	ldr	r3, [pc, #20]	; (48b8 <vAPI_ADC_Read_Data_bal_2+0x34>)
    48a2:	4798      	blx	r3
    vAPI_CalcTempture();
    48a4:	4b05      	ldr	r3, [pc, #20]	; (48bc <vAPI_ADC_Read_Data_bal_2+0x38>)
    48a6:	4798      	blx	r3
    //vAPI_Uart_Load();
    His_Data_Save();
    48a8:	4b05      	ldr	r3, [pc, #20]	; (48c0 <vAPI_ADC_Read_Data_bal_2+0x3c>)
    48aa:	4798      	blx	r3
}
    48ac:	bd10      	pop	{r4, pc}
    48ae:	46c0      	nop			; (mov r8, r8)
    48b0:	20000f0e 	.word	0x20000f0e
    48b4:	20001168 	.word	0x20001168
    48b8:	00004679 	.word	0x00004679
    48bc:	000047e1 	.word	0x000047e1
    48c0:	00005f2d 	.word	0x00005f2d

000048c4 <vAPI_ADC_Read_Data>:
OUTPUT			: AD conversion result
UPDATE			: -
DATE			: 2014/09/11
#endif
 ******************************************************************************/
void vAPI_ADC_Read_Data(void) {
    48c4:	b570      	push	{r4, r5, r6, lr}
    48c6:	4a2e      	ldr	r2, [pc, #184]	; (4980 <vAPI_ADC_Read_Data+0xbc>)
    48c8:	492e      	ldr	r1, [pc, #184]	; (4984 <vAPI_ADC_Read_Data+0xc0>)
    48ca:	0014      	movs	r4, r2
    48cc:	3420      	adds	r4, #32

    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) {
        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
    48ce:	7813      	ldrb	r3, [r2, #0]
    48d0:	021b      	lsls	r3, r3, #8
    48d2:	7850      	ldrb	r0, [r2, #1]
    48d4:	18c3      	adds	r3, r0, r3
    48d6:	800b      	strh	r3, [r1, #0]
    48d8:	3202      	adds	r2, #2
    48da:	3102      	adds	r1, #2
void vAPI_ADC_Read_Data(void) {
    uint8_t uci;
    uint16_t unvol;

    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) {
    48dc:	42a2      	cmp	r2, r4
    48de:	d1f6      	bne.n	48ce <vAPI_ADC_Read_Data+0xa>
	//#ifdef OS_DEBUG
		//printf("nADC_Cell_Value[%d] is %d. \r\n",uci,nADC_Cell_Value[uci]*305/1000);	
	//#endif
    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
    48e0:	4c29      	ldr	r4, [pc, #164]	; (4988 <vAPI_ADC_Read_Data+0xc4>)
    48e2:	2388      	movs	r3, #136	; 0x88
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
    48e4:	5ce0      	ldrb	r0, [r4, r3]
    48e6:	0200      	lsls	r0, r0, #8
		//printf("nADC_Cell_Value[%d] is %d. \r\n",uci,nADC_Cell_Value[uci]*305/1000);	
	//#endif
    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    48e8:	3301      	adds	r3, #1
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
    48ea:	5ce3      	ldrb	r3, [r4, r3]
    48ec:	1818      	adds	r0, r3, r0
    48ee:	b280      	uxth	r0, r0
    48f0:	4d26      	ldr	r5, [pc, #152]	; (498c <vAPI_ADC_Read_Data+0xc8>)
    48f2:	47a8      	blx	r5
    48f4:	4b26      	ldr	r3, [pc, #152]	; (4990 <vAPI_ADC_Read_Data+0xcc>)
    48f6:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
    48f8:	238a      	movs	r3, #138	; 0x8a
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
    48fa:	5ce0      	ldrb	r0, [r4, r3]
    48fc:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    48fe:	3301      	adds	r3, #1
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
    4900:	5ce3      	ldrb	r3, [r4, r3]
    4902:	1818      	adds	r0, r3, r0
    4904:	b280      	uxth	r0, r0
    4906:	47a8      	blx	r5
    4908:	4b22      	ldr	r3, [pc, #136]	; (4994 <vAPI_ADC_Read_Data+0xd0>)
    490a:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
    490c:	238c      	movs	r3, #140	; 0x8c
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
    490e:	5ce0      	ldrb	r0, [r4, r3]
    4910:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    4912:	3301      	adds	r3, #1
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
    4914:	5ce3      	ldrb	r3, [r4, r3]
    4916:	1818      	adds	r0, r3, r0
    4918:	b280      	uxth	r0, r0
    491a:	47a8      	blx	r5
    491c:	4b1e      	ldr	r3, [pc, #120]	; (4998 <vAPI_ADC_Read_Data+0xd4>)
    491e:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
    4920:	238e      	movs	r3, #142	; 0x8e
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
    4922:	5ce0      	ldrb	r0, [r4, r3]
    4924:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    4926:	3301      	adds	r3, #1
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
    4928:	5ce3      	ldrb	r3, [r4, r3]
    492a:	1818      	adds	r0, r3, r0
    492c:	b280      	uxth	r0, r0
    492e:	47a8      	blx	r5
    4930:	4b1a      	ldr	r3, [pc, #104]	; (499c <vAPI_ADC_Read_Data+0xd8>)
    4932:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
    4934:	2390      	movs	r3, #144	; 0x90
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
    4936:	5ce0      	ldrb	r0, [r4, r3]
    4938:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
    493a:	3301      	adds	r3, #1
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
    493c:	5ce3      	ldrb	r3, [r4, r3]
    493e:	1818      	adds	r0, r3, r0
    4940:	b280      	uxth	r0, r0
    4942:	47a8      	blx	r5
    4944:	4b16      	ldr	r3, [pc, #88]	; (49a0 <vAPI_ADC_Read_Data+0xdc>)
    4946:	7018      	strb	r0, [r3, #0]
    //	/* VDD50 */
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
    4948:	239a      	movs	r3, #154	; 0x9a
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
    494a:	5ce3      	ldrb	r3, [r4, r3]
    494c:	021b      	lsls	r3, r3, #8
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    494e:	229b      	movs	r2, #155	; 0x9b
    nADC_CURRENT = unvol;
    4950:	5ca2      	ldrb	r2, [r4, r2]
    4952:	18d3      	adds	r3, r2, r3
    4954:	4a13      	ldr	r2, [pc, #76]	; (49a4 <vAPI_ADC_Read_Data+0xe0>)
    4956:	8013      	strh	r3, [r2, #0]
    //	/* VPAC */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
    4958:	2386      	movs	r3, #134	; 0x86
    495a:	5ce3      	ldrb	r3, [r4, r3]
    495c:	021b      	lsls	r3, r3, #8
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
    495e:	2287      	movs	r2, #135	; 0x87
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
    //	/* VPAC */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
    4960:	5ca2      	ldrb	r2, [r4, r2]
    4962:	18d3      	adds	r3, r2, r3
    4964:	b29b      	uxth	r3, r3
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
    nADC_VPACK = unvol; //nADC_VBAT
    4966:	4a10      	ldr	r2, [pc, #64]	; (49a8 <vAPI_ADC_Read_Data+0xe4>)
    4968:	8013      	strh	r3, [r2, #0]

    /* GPIO2 */
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2 + 1]);
    //    nADC_VBAT = unvol;
    nADC_VBAT = nADC_VPACK;
    496a:	4a10      	ldr	r2, [pc, #64]	; (49ac <vAPI_ADC_Read_Data+0xe8>)
    496c:	8013      	strh	r3, [r2, #0]
    nADC_VCHG = nADC_VPACK; //zzy20161022
    496e:	4a10      	ldr	r2, [pc, #64]	; (49b0 <vAPI_ADC_Read_Data+0xec>)
    4970:	8013      	strh	r3, [r2, #0]
    vAPI_CalcCell();
    4972:	4b10      	ldr	r3, [pc, #64]	; (49b4 <vAPI_ADC_Read_Data+0xf0>)
    4974:	4798      	blx	r3
    vAPI_CalcTempture();
    4976:	4b10      	ldr	r3, [pc, #64]	; (49b8 <vAPI_ADC_Read_Data+0xf4>)
    4978:	4798      	blx	r3
    //vAPI_Uart_Load();
    His_Data_Save();
    497a:	4b10      	ldr	r3, [pc, #64]	; (49bc <vAPI_ADC_Read_Data+0xf8>)
    497c:	4798      	blx	r3
    //	vAPI_CalcFetTh();
}
    497e:	bd70      	pop	{r4, r5, r6, pc}
    4980:	20000f0e 	.word	0x20000f0e
    4984:	20001168 	.word	0x20001168
    4988:	20000ea8 	.word	0x20000ea8
    498c:	00004581 	.word	0x00004581
    4990:	20000ea5 	.word	0x20000ea5
    4994:	20000f65 	.word	0x20000f65
    4998:	20000f96 	.word	0x20000f96
    499c:	20000f5e 	.word	0x20000f5e
    49a0:	20000f5c 	.word	0x20000f5c
    49a4:	20000fca 	.word	0x20000fca
    49a8:	20000f94 	.word	0x20000f94
    49ac:	2000002e 	.word	0x2000002e
    49b0:	2000002a 	.word	0x2000002a
    49b4:	00004679 	.word	0x00004679
    49b8:	000047e1 	.word	0x000047e1
    49bc:	00005f2d 	.word	0x00005f2d

000049c0 <AFE_HardwareProtection_Write>:
OUTPUT			: ,0
NOTICE			: ,
DATE			: 2016/06/24
*****************************************************************************/
uint8_t AFE_HardwareProtection_Write(void)
{
    49c0:	b570      	push	{r4, r5, r6, lr}
	ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
    49c2:	4a42      	ldr	r2, [pc, #264]	; (4acc <AFE_HardwareProtection_Write+0x10c>)
    49c4:	210b      	movs	r1, #11
    49c6:	20e0      	movs	r0, #224	; 0xe0
    49c8:	4c41      	ldr	r4, [pc, #260]	; (4ad0 <AFE_HardwareProtection_Write+0x110>)
    49ca:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,ALARM_CTRL1_ADDR,AFE_HARDWARE_ALARM_EN);   // en SCD OCD OCC CP  BIT15 = 1,
    49cc:	220f      	movs	r2, #15
    49ce:	2111      	movs	r1, #17
    49d0:	20e0      	movs	r0, #224	; 0xe0
    49d2:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,GPIOSEL_ADDR,AFE_ADIQ2_AMARM2_EN);   //enable GPIO5 ADIR&GPIO6 ALARM2
    49d4:	4a3f      	ldr	r2, [pc, #252]	; (4ad4 <AFE_HardwareProtection_Write+0x114>)
    49d6:	2117      	movs	r1, #23
    49d8:	20e0      	movs	r0, #224	; 0xe0
    49da:	47a0      	blx	r4
	
	ucSPI_Write(MAC_SPI_DEV,ALARM_CTRL2_ADDR,AFE_200A_75A_40A);   //zzy20161026 50mV/DIV 50A SCD/  25mV/DIV 25A OCD/ 10A OCC/  10mV/DIV   
    49dc:	4a3e      	ldr	r2, [pc, #248]	; (4ad8 <AFE_HardwareProtection_Write+0x118>)
    49de:	2112      	movs	r1, #18
    49e0:	20e0      	movs	r0, #224	; 0xe0
    49e2:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,ALARM_CTRL3_ADDR,AFE_50us_1ms_1ms);   //  544  00000 50us SCD   0000 1ms OCD  0000 1ms  OCC                 
    49e4:	22f0      	movs	r2, #240	; 0xf0
    49e6:	32ff      	adds	r2, #255	; 0xff
    49e8:	2113      	movs	r1, #19
    49ea:	20e0      	movs	r0, #224	; 0xe0
    49ec:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,OUVCTL1_ADDR,AFE_H420V_L275V);   //  10110 50mV/DIV 4.2V  10110 2.7V
    49ee:	4a3b      	ldr	r2, [pc, #236]	; (4adc <AFE_HardwareProtection_Write+0x11c>)
    49f0:	2106      	movs	r1, #6
    49f2:	20e0      	movs	r0, #224	; 0xe0
    49f4:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,OUVCTL2_ADDR,AFE_UV_350mV_1S);   //    100mV 1S
    49f6:	22c0      	movs	r2, #192	; 0xc0
    49f8:	0092      	lsls	r2, r2, #2
    49fa:	2107      	movs	r1, #7
    49fc:	20e0      	movs	r0, #224	; 0xe0
    49fe:	47a0      	blx	r4
	//15S --
	ucSPI_Write(MAC_SPI_DEV,CVSEL_ADDR,AFE_CELL13S);   //  15S       zzy20161020
    4a00:	4a37      	ldr	r2, [pc, #220]	; (4ae0 <AFE_HardwareProtection_Write+0x120>)
    4a02:	2104      	movs	r1, #4
    4a04:	20e0      	movs	r0, #224	; 0xe0
    4a06:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,UVMSK_ADDR,AFE_CELL13S_P);   //  15S     zzy20161020
    4a08:	25e0      	movs	r5, #224	; 0xe0
    4a0a:	006d      	lsls	r5, r5, #1
    4a0c:	002a      	movs	r2, r5
    4a0e:	2108      	movs	r1, #8
    4a10:	20e0      	movs	r0, #224	; 0xe0
    4a12:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,OVMSK_ADDR,AFE_CELL13S_P);   //  15S     zzy20161020
    4a14:	002a      	movs	r2, r5
    4a16:	2109      	movs	r1, #9
    4a18:	20e0      	movs	r0, #224	; 0xe0
    4a1a:	47a0      	blx	r4
	//15S END
	//FET CONTROL
	ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //  
    4a1c:	2280      	movs	r2, #128	; 0x80
    4a1e:	0212      	lsls	r2, r2, #8
    4a20:	2103      	movs	r1, #3
    4a22:	20e0      	movs	r0, #224	; 0xe0
    4a24:	47a0      	blx	r4
	
	ucSPI_Read(MAC_SPI_DEV,PWR_CTRL_ADDR,spi_read_value);
    4a26:	4d2f      	ldr	r5, [pc, #188]	; (4ae4 <AFE_HardwareProtection_Write+0x124>)
    4a28:	002a      	movs	r2, r5
    4a2a:	2101      	movs	r1, #1
    4a2c:	20e0      	movs	r0, #224	; 0xe0
    4a2e:	4e2e      	ldr	r6, [pc, #184]	; (4ae8 <AFE_HardwareProtection_Write+0x128>)
    4a30:	47b0      	blx	r6
	PWR_VALUE = spi_read_value[0]|AFE_ADC_EN_CONT;
    4a32:	882b      	ldrh	r3, [r5, #0]
    4a34:	22d2      	movs	r2, #210	; 0xd2
    4a36:	0092      	lsls	r2, r2, #2
    4a38:	431a      	orrs	r2, r3
    4a3a:	4b2c      	ldr	r3, [pc, #176]	; (4aec <AFE_HardwareProtection_Write+0x12c>)
    4a3c:	801a      	strh	r2, [r3, #0]
	ucSPI_Write(MAC_SPI_DEV,PWR_CTRL_ADDR,PWR_VALUE);   //enable AD conti
    4a3e:	2101      	movs	r1, #1
    4a40:	20e0      	movs	r0, #224	; 0xe0
    4a42:	47a0      	blx	r4
	
	
	ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
    4a44:	2200      	movs	r2, #0
    4a46:	210b      	movs	r1, #11
    4a48:	20e0      	movs	r0, #224	; 0xe0
    4a4a:	47a0      	blx	r4
	
	delay_us(100);
    4a4c:	2064      	movs	r0, #100	; 0x64
    4a4e:	4b28      	ldr	r3, [pc, #160]	; (4af0 <AFE_HardwareProtection_Write+0x130>)
    4a50:	4798      	blx	r3
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
    4a52:	002a      	movs	r2, r5
    4a54:	2103      	movs	r1, #3
    4a56:	20e0      	movs	r0, #224	; 0xe0
    4a58:	47b0      	blx	r6
    4a5a:	2800      	cmp	r0, #0
    4a5c:	d105      	bne.n	4a6a <AFE_HardwareProtection_Write+0xaa>
	{
		if((spi_read_value[0]&AFE_FET_AUTO_CONTROL) ==0)
    4a5e:	4b21      	ldr	r3, [pc, #132]	; (4ae4 <AFE_HardwareProtection_Write+0x124>)
    4a60:	2200      	movs	r2, #0
    4a62:	5e9b      	ldrsh	r3, [r3, r2]
		{
			return 1;
    4a64:	3001      	adds	r0, #1
	ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
	
	delay_us(100);
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_FET_AUTO_CONTROL) ==0)
    4a66:	2b00      	cmp	r3, #0
    4a68:	da2e      	bge.n	4ac8 <AFE_HardwareProtection_Write+0x108>
		{
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,ALARM_CTRL1_ADDR,spi_read_value) ==0)
    4a6a:	4a1e      	ldr	r2, [pc, #120]	; (4ae4 <AFE_HardwareProtection_Write+0x124>)
    4a6c:	2111      	movs	r1, #17
    4a6e:	20e0      	movs	r0, #224	; 0xe0
    4a70:	4b1d      	ldr	r3, [pc, #116]	; (4ae8 <AFE_HardwareProtection_Write+0x128>)
    4a72:	4798      	blx	r3
    4a74:	2800      	cmp	r0, #0
    4a76:	d104      	bne.n	4a82 <AFE_HardwareProtection_Write+0xc2>
	{
		if((spi_read_value[0]&AFE_HARDWARE_ALARM_EN) ==0)
    4a78:	4b1a      	ldr	r3, [pc, #104]	; (4ae4 <AFE_HardwareProtection_Write+0x124>)
    4a7a:	881b      	ldrh	r3, [r3, #0]
		{
			return 1;
    4a7c:	3001      	adds	r0, #1
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,ALARM_CTRL1_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_HARDWARE_ALARM_EN) ==0)
    4a7e:	071b      	lsls	r3, r3, #28
    4a80:	d022      	beq.n	4ac8 <AFE_HardwareProtection_Write+0x108>
		{
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,PWR_CTRL_ADDR,spi_read_value) ==0)
    4a82:	4a18      	ldr	r2, [pc, #96]	; (4ae4 <AFE_HardwareProtection_Write+0x124>)
    4a84:	2101      	movs	r1, #1
    4a86:	20e0      	movs	r0, #224	; 0xe0
    4a88:	4b17      	ldr	r3, [pc, #92]	; (4ae8 <AFE_HardwareProtection_Write+0x128>)
    4a8a:	4798      	blx	r3
    4a8c:	2800      	cmp	r0, #0
    4a8e:	d106      	bne.n	4a9e <AFE_HardwareProtection_Write+0xde>
	{
		if((spi_read_value[0]&AFE_ADC_EN_CONT) ==0)
    4a90:	4b14      	ldr	r3, [pc, #80]	; (4ae4 <AFE_HardwareProtection_Write+0x124>)
    4a92:	881a      	ldrh	r2, [r3, #0]
		{
			return 1;
    4a94:	3001      	adds	r0, #1
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,PWR_CTRL_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_ADC_EN_CONT) ==0)
    4a96:	23d2      	movs	r3, #210	; 0xd2
    4a98:	009b      	lsls	r3, r3, #2
    4a9a:	421a      	tst	r2, r3
    4a9c:	d014      	beq.n	4ac8 <AFE_HardwareProtection_Write+0x108>
		{
			return 1;
		}
	}
	PWR_VALUE = AFE_ADC_EN_CONT; //PWRMOSFET,
    4a9e:	22d2      	movs	r2, #210	; 0xd2
    4aa0:	0092      	lsls	r2, r2, #2
    4aa2:	4b12      	ldr	r3, [pc, #72]	; (4aec <AFE_HardwareProtection_Write+0x12c>)
    4aa4:	801a      	strh	r2, [r3, #0]
	if(ucSPI_Read(MAC_SPI_DEV,OUVCTL1_ADDR,spi_read_value) ==0)
    4aa6:	4a0f      	ldr	r2, [pc, #60]	; (4ae4 <AFE_HardwareProtection_Write+0x124>)
    4aa8:	2106      	movs	r1, #6
    4aaa:	20e0      	movs	r0, #224	; 0xe0
    4aac:	4b0e      	ldr	r3, [pc, #56]	; (4ae8 <AFE_HardwareProtection_Write+0x128>)
    4aae:	4798      	blx	r3
    4ab0:	0003      	movs	r3, r0
		else
		{
			return 1;
		}
	}
	return 1;
    4ab2:	2001      	movs	r0, #1
		{
			return 1;
		}
	}
	PWR_VALUE = AFE_ADC_EN_CONT; //PWRMOSFET,
	if(ucSPI_Read(MAC_SPI_DEV,OUVCTL1_ADDR,spi_read_value) ==0)
    4ab4:	2b00      	cmp	r3, #0
    4ab6:	d107      	bne.n	4ac8 <AFE_HardwareProtection_Write+0x108>
	{
		if(spi_read_value[0] == AFE_H420V_L275V)
    4ab8:	4b0a      	ldr	r3, [pc, #40]	; (4ae4 <AFE_HardwareProtection_Write+0x124>)
	delay_us(100);
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_FET_AUTO_CONTROL) ==0)
		{
			return 1;
    4aba:	8818      	ldrh	r0, [r3, #0]
    4abc:	4b0d      	ldr	r3, [pc, #52]	; (4af4 <AFE_HardwareProtection_Write+0x134>)
    4abe:	469c      	mov	ip, r3
    4ac0:	4460      	add	r0, ip
    4ac2:	1e43      	subs	r3, r0, #1
    4ac4:	4198      	sbcs	r0, r3
    4ac6:	b2c0      	uxtb	r0, r0
		{
			return 1;
		}
	}
	return 1;
}
    4ac8:	bd70      	pop	{r4, r5, r6, pc}
    4aca:	46c0      	nop			; (mov r8, r8)
    4acc:	0000e3b5 	.word	0x0000e3b5
    4ad0:	0000833d 	.word	0x0000833d
    4ad4:	00002442 	.word	0x00002442
    4ad8:	00000c43 	.word	0x00000c43
    4adc:	00002e2d 	.word	0x00002e2d
    4ae0:	0000fe3f 	.word	0x0000fe3f
    4ae4:	20000fbc 	.word	0x20000fbc
    4ae8:	00008419 	.word	0x00008419
    4aec:	2000113e 	.word	0x2000113e
    4af0:	00008679 	.word	0x00008679
    4af4:	ffffd1d3 	.word	0xffffd1d3

00004af8 <AFE_Init>:
  * @param  None
  * @retval None
  */

void AFE_Init(void)
{
    4af8:	b510      	push	{r4, lr}
    AFE_disconnect = ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
    4afa:	4a1c      	ldr	r2, [pc, #112]	; (4b6c <AFE_Init+0x74>)
    4afc:	210b      	movs	r1, #11
    4afe:	20e0      	movs	r0, #224	; 0xe0
    4b00:	4b1b      	ldr	r3, [pc, #108]	; (4b70 <AFE_Init+0x78>)
    4b02:	4798      	blx	r3
    4b04:	4b1b      	ldr	r3, [pc, #108]	; (4b74 <AFE_Init+0x7c>)
    4b06:	7018      	strb	r0, [r3, #0]
    //AD
    //    ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,AFE_VAD_DONE);   //clear VAD_DONE
    //    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_AVD_LATCH);   //END AD
    if (!AFE_disconnect)
    4b08:	2800      	cmp	r0, #0
    4b0a:	d122      	bne.n	4b52 <AFE_Init+0x5a>
    AFE_disconnect = ucSPI_Write(MAC_SPI_DEV,GPIO_CTRL4_ADDR,AFE_TM_PULLUP);   //set tm1~5 pullup
    4b0c:	22f8      	movs	r2, #248	; 0xf8
    4b0e:	0152      	lsls	r2, r2, #5
    4b10:	210f      	movs	r1, #15
    4b12:	30e0      	adds	r0, #224	; 0xe0
    4b14:	4b16      	ldr	r3, [pc, #88]	; (4b70 <AFE_Init+0x78>)
    4b16:	4798      	blx	r3
    4b18:	4b16      	ldr	r3, [pc, #88]	; (4b74 <AFE_Init+0x7c>)
    4b1a:	7018      	strb	r0, [r3, #0]
	if (!AFE_disconnect)
    4b1c:	2800      	cmp	r0, #0
    4b1e:	d123      	bne.n	4b68 <AFE_Init+0x70>
    AFE_disconnect = ucSPI_Write(MAC_SPI_DEV,GVSEL_ADDR,AFE_OTHER_AD_ALL_ON);   //enable other AD
    4b20:	4a15      	ldr	r2, [pc, #84]	; (4b78 <AFE_Init+0x80>)
    4b22:	2105      	movs	r1, #5
    4b24:	30e0      	adds	r0, #224	; 0xe0
    4b26:	4b12      	ldr	r3, [pc, #72]	; (4b70 <AFE_Init+0x78>)
    4b28:	4798      	blx	r3
    4b2a:	4b12      	ldr	r3, [pc, #72]	; (4b74 <AFE_Init+0x7c>)
    4b2c:	7018      	strb	r0, [r3, #0]
	if (!AFE_disconnect)
    4b2e:	2800      	cmp	r0, #0
    4b30:	d11a      	bne.n	4b68 <AFE_Init+0x70>
    AFE_disconnect = ucSPI_Write(MAC_SPI_DEV,GPIO_CTRL1_ADDR,AFE_GPIO456_GPIO1_EN);   //enable GPIO1 INPUT GPIO5 OUTPUT
    4b32:	4a12      	ldr	r2, [pc, #72]	; (4b7c <AFE_Init+0x84>)
    4b34:	210c      	movs	r1, #12
    4b36:	30e0      	adds	r0, #224	; 0xe0
    4b38:	4b0d      	ldr	r3, [pc, #52]	; (4b70 <AFE_Init+0x78>)
    4b3a:	4798      	blx	r3
    4b3c:	4b0d      	ldr	r3, [pc, #52]	; (4b74 <AFE_Init+0x7c>)
    4b3e:	7018      	strb	r0, [r3, #0]
    //    ucSPI_Write(MAC_SPI_DEV,GPIOSEL_ADDR,AFE_ADIQ2_EN);   //enable GPIO5 ADIR
    //       ucSPI_Write(MAC_SPI_DEV,OUVCTL1_ADDR,AFE_OV45_UV30);   //set OV UV value
    //       ucSPI_Write(MAC_SPI_DEV,OUVCTL2_ADDR,AFE_ALARM_3V5);   //set Alarm Volt value
    
    //    ucSPI_Write(MAC_SPI_DEV,ADCTRL2_ADDR,AFE_ADIH_EN);   //enable High Speed Cur AD
	if (!AFE_disconnect)
    4b40:	2800      	cmp	r0, #0
    4b42:	d111      	bne.n	4b68 <AFE_Init+0x70>
    AFE_disconnect = ucSPI_Write(MAC_SPI_DEV,ADCTRL2_ADDR,AFE_ADIL_EN);   //enable low Speed Cur AD
    4b44:	4a0e      	ldr	r2, [pc, #56]	; (4b80 <AFE_Init+0x88>)
    4b46:	211a      	movs	r1, #26
    4b48:	30e0      	adds	r0, #224	; 0xe0
    4b4a:	4b09      	ldr	r3, [pc, #36]	; (4b70 <AFE_Init+0x78>)
    4b4c:	4798      	blx	r3
    4b4e:	4b09      	ldr	r3, [pc, #36]	; (4b74 <AFE_Init+0x7c>)
    4b50:	7018      	strb	r0, [r3, #0]
	if (!AFE_disconnect)
    4b52:	4b08      	ldr	r3, [pc, #32]	; (4b74 <AFE_Init+0x7c>)
    4b54:	781b      	ldrb	r3, [r3, #0]
    4b56:	2b00      	cmp	r3, #0
    4b58:	d106      	bne.n	4b68 <AFE_Init+0x70>
    AFE_disconnect = ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
    4b5a:	2200      	movs	r2, #0
    4b5c:	210b      	movs	r1, #11
    4b5e:	20e0      	movs	r0, #224	; 0xe0
    4b60:	4b03      	ldr	r3, [pc, #12]	; (4b70 <AFE_Init+0x78>)
    4b62:	4798      	blx	r3
    4b64:	4b03      	ldr	r3, [pc, #12]	; (4b74 <AFE_Init+0x7c>)
    4b66:	7018      	strb	r0, [r3, #0]
    //    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_ADC_EN_TRG);   //enable AD one short
    //ucSPI_Read(MAC_SPI_DEV,ADCTRL2_ADDR,spi_read_value);        //zzy?
}
    4b68:	bd10      	pop	{r4, pc}
    4b6a:	46c0      	nop			; (mov r8, r8)
    4b6c:	0000e3b5 	.word	0x0000e3b5
    4b70:	0000833d 	.word	0x0000833d
    4b74:	20001014 	.word	0x20001014
    4b78:	00000fff 	.word	0x00000fff
    4b7c:	00000703 	.word	0x00000703
    4b80:	00001032 	.word	0x00001032

00004b84 <Cells_Bal_Close>:
NOTICE			: OVUV5VLDO
                    
DATE			: 2017/01/24
*****************************************************************************/
void Cells_Bal_Close(void)
{
    4b84:	b570      	push	{r4, r5, r6, lr}
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
    4b86:	4a12      	ldr	r2, [pc, #72]	; (4bd0 <Cells_Bal_Close+0x4c>)
    4b88:	210b      	movs	r1, #11
    4b8a:	20e0      	movs	r0, #224	; 0xe0
    4b8c:	4c11      	ldr	r4, [pc, #68]	; (4bd4 <Cells_Bal_Close+0x50>)
    4b8e:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_AVD_LATCH );   //             
    4b90:	4a11      	ldr	r2, [pc, #68]	; (4bd8 <Cells_Bal_Close+0x54>)
    4b92:	210a      	movs	r1, #10
    4b94:	20e0      	movs	r0, #224	; 0xe0
    4b96:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,CBSEL_ADDR,0x0000 );            //  
    4b98:	2200      	movs	r2, #0
    4b9a:	2115      	movs	r1, #21
    4b9c:	20e0      	movs	r0, #224	; 0xe0
    4b9e:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,CB_CTL_ADDR,AFE_Balance_Dis );  //       
    4ba0:	2201      	movs	r2, #1
    4ba2:	2114      	movs	r1, #20
    4ba4:	20e0      	movs	r0, #224	; 0xe0
    4ba6:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,UVMSK_ADDR,AFE_CELL13S_P);   //  15S     UVOV
    4ba8:	25e0      	movs	r5, #224	; 0xe0
    4baa:	006d      	lsls	r5, r5, #1
    4bac:	002a      	movs	r2, r5
    4bae:	2108      	movs	r1, #8
    4bb0:	20e0      	movs	r0, #224	; 0xe0
    4bb2:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,OVMSK_ADDR,AFE_CELL13S_P);   //  15S     UVOV        
    4bb4:	002a      	movs	r2, r5
    4bb6:	2109      	movs	r1, #9
    4bb8:	20e0      	movs	r0, #224	; 0xe0
    4bba:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_LP50);   //NM50_EN   AFE_SPI_NM50
    4bbc:	4a07      	ldr	r2, [pc, #28]	; (4bdc <Cells_Bal_Close+0x58>)
    4bbe:	2118      	movs	r1, #24
    4bc0:	20e0      	movs	r0, #224	; 0xe0
    4bc2:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
    4bc4:	2200      	movs	r2, #0
    4bc6:	210b      	movs	r1, #11
    4bc8:	20e0      	movs	r0, #224	; 0xe0
    4bca:	47a0      	blx	r4
}
    4bcc:	bd70      	pop	{r4, r5, r6, pc}
    4bce:	46c0      	nop			; (mov r8, r8)
    4bd0:	0000e3b5 	.word	0x0000e3b5
    4bd4:	0000833d 	.word	0x0000833d
    4bd8:	00004007 	.word	0x00004007
    4bdc:	00000711 	.word	0x00000711

00004be0 <AFE_ONE_VPC_ADC>:
OUTPUT			: None
NOTICE			: AD150msAD
DATE			: 2016/06/24
*****************************************************************************/
uint16_t AFE_ONE_VPC_ADC(void)
{
    4be0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4be2:	24c8      	movs	r4, #200	; 0xc8
	uint8_t i;
	uint16_t vpc = 0;
	for(i=0;i<200;i++)
	{
		ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
    4be4:	4d12      	ldr	r5, [pc, #72]	; (4c30 <AFE_ONE_VPC_ADC+0x50>)
    4be6:	4e13      	ldr	r6, [pc, #76]	; (4c34 <AFE_ONE_VPC_ADC+0x54>)
			delay_ms(10);
			ucSPI_Read(MAC_SPI_DEV,GPIO1_AD_ADDR,spi_read_value);//GPIO1_AD_ADDR VPAC_AD_ADDR
			vpc = spi_read_value[0];
			break;
		}
		delay_ms(1);
    4be8:	4f13      	ldr	r7, [pc, #76]	; (4c38 <AFE_ONE_VPC_ADC+0x58>)
{
	uint8_t i;
	uint16_t vpc = 0;
	for(i=0;i<200;i++)
	{
		ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
    4bea:	002a      	movs	r2, r5
    4bec:	2130      	movs	r1, #48	; 0x30
    4bee:	20e0      	movs	r0, #224	; 0xe0
    4bf0:	47b0      	blx	r6
		if(spi_read_value[0]&0x0001)
    4bf2:	882b      	ldrh	r3, [r5, #0]
    4bf4:	07db      	lsls	r3, r3, #31
    4bf6:	d513      	bpl.n	4c20 <AFE_ONE_VPC_ADC+0x40>
		{
			ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,0x0001);   //clear VAD_DONE
    4bf8:	2201      	movs	r2, #1
    4bfa:	2130      	movs	r1, #48	; 0x30
    4bfc:	20e0      	movs	r0, #224	; 0xe0
    4bfe:	4c0f      	ldr	r4, [pc, #60]	; (4c3c <AFE_ONE_VPC_ADC+0x5c>)
    4c00:	47a0      	blx	r4
			ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,0x4001);   //END AD
    4c02:	4a0f      	ldr	r2, [pc, #60]	; (4c40 <AFE_ONE_VPC_ADC+0x60>)
    4c04:	210a      	movs	r1, #10
    4c06:	20e0      	movs	r0, #224	; 0xe0
    4c08:	47a0      	blx	r4
			delay_ms(10);
    4c0a:	200a      	movs	r0, #10
    4c0c:	4b0a      	ldr	r3, [pc, #40]	; (4c38 <AFE_ONE_VPC_ADC+0x58>)
    4c0e:	4798      	blx	r3
			ucSPI_Read(MAC_SPI_DEV,GPIO1_AD_ADDR,spi_read_value);//GPIO1_AD_ADDR VPAC_AD_ADDR
    4c10:	4c07      	ldr	r4, [pc, #28]	; (4c30 <AFE_ONE_VPC_ADC+0x50>)
    4c12:	0022      	movs	r2, r4
    4c14:	214a      	movs	r1, #74	; 0x4a
    4c16:	20e0      	movs	r0, #224	; 0xe0
    4c18:	4b06      	ldr	r3, [pc, #24]	; (4c34 <AFE_ONE_VPC_ADC+0x54>)
    4c1a:	4798      	blx	r3
			vpc = spi_read_value[0];
    4c1c:	8820      	ldrh	r0, [r4, #0]
			break;
    4c1e:	e006      	b.n	4c2e <AFE_ONE_VPC_ADC+0x4e>
		}
		delay_ms(1);
    4c20:	2001      	movs	r0, #1
    4c22:	47b8      	blx	r7
    4c24:	3c01      	subs	r4, #1
    4c26:	b2e4      	uxtb	r4, r4
*****************************************************************************/
uint16_t AFE_ONE_VPC_ADC(void)
{
	uint8_t i;
	uint16_t vpc = 0;
	for(i=0;i<200;i++)
    4c28:	2c00      	cmp	r4, #0
    4c2a:	d1de      	bne.n	4bea <AFE_ONE_VPC_ADC+0xa>
DATE			: 2016/06/24
*****************************************************************************/
uint16_t AFE_ONE_VPC_ADC(void)
{
	uint8_t i;
	uint16_t vpc = 0;
    4c2c:	2000      	movs	r0, #0
			break;
		}
		delay_ms(1);
	}
	return vpc;
}
    4c2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4c30:	20000fbc 	.word	0x20000fbc
    4c34:	00008419 	.word	0x00008419
    4c38:	000086a5 	.word	0x000086a5
    4c3c:	0000833d 	.word	0x0000833d
    4c40:	00004001 	.word	0x00004001

00004c44 <SPI_AllReg_WR>:
NOTICE			: --STB----AD,--AD
DATE			: 2016/06/24
*****************************************************************************/

void SPI_AllReg_WR(void)
{
    4c44:	b570      	push	{r4, r5, r6, lr}
	static uint32_t com_err_cnt = 0;
    if(sys_flags.val.afe_adirq2_flag == 1)
    4c46:	4b52      	ldr	r3, [pc, #328]	; (4d90 <SPI_AllReg_WR+0x14c>)
    4c48:	785b      	ldrb	r3, [r3, #1]
    4c4a:	07db      	lsls	r3, r3, #31
    4c4c:	d400      	bmi.n	4c50 <SPI_AllReg_WR+0xc>
    4c4e:	e090      	b.n	4d72 <SPI_AllReg_WR+0x12e>
		else printf("SOV . \r\n");
		uint16_t adc_value = 0;
		Adc_Read_AdcValue(&adc_value);
		printf("ADC = %d. \r\n",adc_value);
		#endif
		Time_update();
    4c50:	4b50      	ldr	r3, [pc, #320]	; (4d94 <SPI_AllReg_WR+0x150>)
    4c52:	4798      	blx	r3
	    sys_flags.val.afe_adirq2_flag =0;
    4c54:	4b4e      	ldr	r3, [pc, #312]	; (4d90 <SPI_AllReg_WR+0x14c>)
    4c56:	785a      	ldrb	r2, [r3, #1]
    4c58:	2101      	movs	r1, #1
    4c5a:	438a      	bics	r2, r1
    4c5c:	705a      	strb	r2, [r3, #1]
	    sys_flags.val.afe_connect_flag =0;
    4c5e:	781a      	ldrb	r2, [r3, #0]
    4c60:	438a      	bics	r2, r1
    4c62:	701a      	strb	r2, [r3, #0]
		com_err_cnt = 0;
    4c64:	2200      	movs	r2, #0
    4c66:	4b4c      	ldr	r3, [pc, #304]	; (4d98 <SPI_AllReg_WR+0x154>)
    4c68:	601a      	str	r2, [r3, #0]
    4c6a:	2280      	movs	r2, #128	; 0x80
    4c6c:	00d2      	lsls	r2, r2, #3
    4c6e:	2382      	movs	r3, #130	; 0x82
    4c70:	05db      	lsls	r3, r3, #23
    4c72:	615a      	str	r2, [r3, #20]
	    //Wdt_Clear(); //AFEAFEAFE
		STB_Low();
		SPI_Slave_High();		//2ms
    4c74:	4b49      	ldr	r3, [pc, #292]	; (4d9c <SPI_AllReg_WR+0x158>)
    4c76:	4798      	blx	r3
	    delay_ms(3);
    4c78:	2003      	movs	r0, #3
    4c7a:	4b49      	ldr	r3, [pc, #292]	; (4da0 <SPI_AllReg_WR+0x15c>)
    4c7c:	4798      	blx	r3

	    sleep_delay_cycle++; //,,
    4c7e:	4a49      	ldr	r2, [pc, #292]	; (4da4 <SPI_AllReg_WR+0x160>)
    4c80:	7813      	ldrb	r3, [r2, #0]
    4c82:	3301      	adds	r3, #1
    4c84:	b2db      	uxtb	r3, r3
    4c86:	7013      	strb	r3, [r2, #0]
	    if(afe_flags.val.afe_CellBalance == 1)
    4c88:	4b47      	ldr	r3, [pc, #284]	; (4da8 <SPI_AllReg_WR+0x164>)
    4c8a:	785b      	ldrb	r3, [r3, #1]
    4c8c:	065b      	lsls	r3, r3, #25
    4c8e:	d533      	bpl.n	4cf8 <SPI_AllReg_WR+0xb4>
	    {
		    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,(AFE_AVD_LATCH | 0x0100));   //
    4c90:	4a46      	ldr	r2, [pc, #280]	; (4dac <SPI_AllReg_WR+0x168>)
    4c92:	210a      	movs	r1, #10
    4c94:	20e0      	movs	r0, #224	; 0xe0
    4c96:	4d46      	ldr	r5, [pc, #280]	; (4db0 <SPI_AllReg_WR+0x16c>)
    4c98:	47a8      	blx	r5
		    Cells_Bal_Close();
    4c9a:	4b46      	ldr	r3, [pc, #280]	; (4db4 <SPI_AllReg_WR+0x170>)
    4c9c:	4798      	blx	r3
		    ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
    4c9e:	4c46      	ldr	r4, [pc, #280]	; (4db8 <SPI_AllReg_WR+0x174>)
    4ca0:	0022      	movs	r2, r4
    4ca2:	2130      	movs	r1, #48	; 0x30
    4ca4:	20e0      	movs	r0, #224	; 0xe0
    4ca6:	4b45      	ldr	r3, [pc, #276]	; (4dbc <SPI_AllReg_WR+0x178>)
    4ca8:	4798      	blx	r3
		    ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,AFE_VAD_DONE);   //clear VAD_DONE
    4caa:	2207      	movs	r2, #7
    4cac:	2130      	movs	r1, #48	; 0x30
    4cae:	20e0      	movs	r0, #224	; 0xe0
    4cb0:	47a8      	blx	r5
		    delay_us(100);
    4cb2:	2064      	movs	r0, #100	; 0x64
    4cb4:	4b42      	ldr	r3, [pc, #264]	; (4dc0 <SPI_AllReg_WR+0x17c>)
    4cb6:	4798      	blx	r3
		    //AD,
		    if((spi_read_value[0]&0x0005) == 0x0005)
    4cb8:	8823      	ldrh	r3, [r4, #0]
    4cba:	2205      	movs	r2, #5
    4cbc:	4013      	ands	r3, r2
    4cbe:	2b05      	cmp	r3, #5
    4cc0:	d106      	bne.n	4cd0 <SPI_AllReg_WR+0x8c>
		    {
			    ucSPI_Continue_Read(MAC_SPI_DEV,MAC_AN49503_READ_ADR,MAC_AN49503_READ_CNT);
    4cc2:	3251      	adds	r2, #81	; 0x51
    4cc4:	2101      	movs	r1, #1
    4cc6:	20e0      	movs	r0, #224	; 0xe0
    4cc8:	4b3e      	ldr	r3, [pc, #248]	; (4dc4 <SPI_AllReg_WR+0x180>)
    4cca:	4798      	blx	r3
			    vAPI_ADC_Read_Data_bal_1();
    4ccc:	4b3e      	ldr	r3, [pc, #248]	; (4dc8 <SPI_AllReg_WR+0x184>)
    4cce:	4798      	blx	r3
		    }
		    delay_us(200);
    4cd0:	20c8      	movs	r0, #200	; 0xc8
    4cd2:	4b3b      	ldr	r3, [pc, #236]	; (4dc0 <SPI_AllReg_WR+0x17c>)
    4cd4:	4798      	blx	r3
		    delay_ms(1);
    4cd6:	2001      	movs	r0, #1
    4cd8:	4b31      	ldr	r3, [pc, #196]	; (4da0 <SPI_AllReg_WR+0x15c>)
    4cda:	4798      	blx	r3
		    AFE_ONE_VPC_ADC();
    4cdc:	4b3b      	ldr	r3, [pc, #236]	; (4dcc <SPI_AllReg_WR+0x188>)
    4cde:	4798      	blx	r3
		    if((spi_read_value[0]&0x0001) == 0x0001)
    4ce0:	4b35      	ldr	r3, [pc, #212]	; (4db8 <SPI_AllReg_WR+0x174>)
    4ce2:	881b      	ldrh	r3, [r3, #0]
    4ce4:	07db      	lsls	r3, r3, #31
    4ce6:	d525      	bpl.n	4d34 <SPI_AllReg_WR+0xf0>
		    {
			    ucSPI_Continue_Read(MAC_SPI_DEV,MAC_AN49503_READ_ADR,MAC_AN49503_READ_CNT);
    4ce8:	2256      	movs	r2, #86	; 0x56
    4cea:	2101      	movs	r1, #1
    4cec:	20e0      	movs	r0, #224	; 0xe0
    4cee:	4b35      	ldr	r3, [pc, #212]	; (4dc4 <SPI_AllReg_WR+0x180>)
    4cf0:	4798      	blx	r3
			    vAPI_ADC_Read_Data_bal_2();
    4cf2:	4b37      	ldr	r3, [pc, #220]	; (4dd0 <SPI_AllReg_WR+0x18c>)
    4cf4:	4798      	blx	r3
    4cf6:	e01d      	b.n	4d34 <SPI_AllReg_WR+0xf0>
		    }
	    }
	    else
	    {	
		    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_AVD_LATCH);   //END AD
    4cf8:	4a36      	ldr	r2, [pc, #216]	; (4dd4 <SPI_AllReg_WR+0x190>)
    4cfa:	210a      	movs	r1, #10
    4cfc:	20e0      	movs	r0, #224	; 0xe0
    4cfe:	4d2c      	ldr	r5, [pc, #176]	; (4db0 <SPI_AllReg_WR+0x16c>)
    4d00:	47a8      	blx	r5
		    
		    ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
    4d02:	4c2d      	ldr	r4, [pc, #180]	; (4db8 <SPI_AllReg_WR+0x174>)
    4d04:	0022      	movs	r2, r4
    4d06:	2130      	movs	r1, #48	; 0x30
    4d08:	20e0      	movs	r0, #224	; 0xe0
    4d0a:	4b2c      	ldr	r3, [pc, #176]	; (4dbc <SPI_AllReg_WR+0x178>)
    4d0c:	4798      	blx	r3

		    ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,AFE_VAD_DONE);   //clear VAD_DONE
    4d0e:	2207      	movs	r2, #7
    4d10:	2130      	movs	r1, #48	; 0x30
    4d12:	20e0      	movs	r0, #224	; 0xe0
    4d14:	47a8      	blx	r5
		    delay_us(100);
    4d16:	2064      	movs	r0, #100	; 0x64
    4d18:	4b29      	ldr	r3, [pc, #164]	; (4dc0 <SPI_AllReg_WR+0x17c>)
    4d1a:	4798      	blx	r3
		    //AD,

		    if((spi_read_value[0]&0x0005) == 0x0005)
    4d1c:	8823      	ldrh	r3, [r4, #0]
    4d1e:	2205      	movs	r2, #5
    4d20:	4013      	ands	r3, r2
    4d22:	2b05      	cmp	r3, #5
    4d24:	d106      	bne.n	4d34 <SPI_AllReg_WR+0xf0>
		    {
			    ucSPI_Continue_Read(MAC_SPI_DEV,MAC_AN49503_READ_ADR,MAC_AN49503_READ_CNT);
    4d26:	3251      	adds	r2, #81	; 0x51
    4d28:	2101      	movs	r1, #1
    4d2a:	20e0      	movs	r0, #224	; 0xe0
    4d2c:	4b25      	ldr	r3, [pc, #148]	; (4dc4 <SPI_AllReg_WR+0x180>)
    4d2e:	4798      	blx	r3
			    vAPI_ADC_Read_Data();
    4d30:	4b29      	ldr	r3, [pc, #164]	; (4dd8 <SPI_AllReg_WR+0x194>)
    4d32:	4798      	blx	r3
		    }
	    }
	    AFE_Init();
    4d34:	4b29      	ldr	r3, [pc, #164]	; (4ddc <SPI_AllReg_WR+0x198>)
    4d36:	4798      	blx	r3
	    AFE_Control();
    4d38:	4b29      	ldr	r3, [pc, #164]	; (4de0 <SPI_AllReg_WR+0x19c>)
    4d3a:	4798      	blx	r3

	    if(afe_flags.val.afe_CellBalance == 1)
    4d3c:	4b1a      	ldr	r3, [pc, #104]	; (4da8 <SPI_AllReg_WR+0x164>)
    4d3e:	785b      	ldrb	r3, [r3, #1]
    4d40:	065b      	lsls	r3, r3, #25
    4d42:	d505      	bpl.n	4d50 <SPI_AllReg_WR+0x10c>
	    {
		    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_NM50);   //LP50_EN   AFE_SPI_LP50  cellzzy
    4d44:	4a27      	ldr	r2, [pc, #156]	; (4de4 <SPI_AllReg_WR+0x1a0>)
    4d46:	2118      	movs	r1, #24
    4d48:	20e0      	movs	r0, #224	; 0xe0
    4d4a:	4b19      	ldr	r3, [pc, #100]	; (4db0 <SPI_AllReg_WR+0x16c>)
    4d4c:	4798      	blx	r3
    4d4e:	e004      	b.n	4d5a <SPI_AllReg_WR+0x116>
	    }
	    else
	    {
		    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_LP50);   //LP50_EN   AFE_SPI_LP50  cellzzy
    4d50:	4a25      	ldr	r2, [pc, #148]	; (4de8 <SPI_AllReg_WR+0x1a4>)
    4d52:	2118      	movs	r1, #24
    4d54:	20e0      	movs	r0, #224	; 0xe0
    4d56:	4b16      	ldr	r3, [pc, #88]	; (4db0 <SPI_AllReg_WR+0x16c>)
    4d58:	4798      	blx	r3
	    }
	    SPI_Slave_Low();
    4d5a:	4b24      	ldr	r3, [pc, #144]	; (4dec <SPI_AllReg_WR+0x1a8>)
    4d5c:	4798      	blx	r3
	    delay_ms(3);
    4d5e:	2003      	movs	r0, #3
    4d60:	4b0f      	ldr	r3, [pc, #60]	; (4da0 <SPI_AllReg_WR+0x15c>)
    4d62:	4798      	blx	r3
    
	    NormalCapacityProc();//
    4d64:	4b22      	ldr	r3, [pc, #136]	; (4df0 <SPI_AllReg_WR+0x1ac>)
    4d66:	4798      	blx	r3
	    Sys_250ms_tick();    //250ms
    4d68:	4b22      	ldr	r3, [pc, #136]	; (4df4 <SPI_AllReg_WR+0x1b0>)
    4d6a:	4798      	blx	r3
		Flag_Process();     // 
    4d6c:	4b22      	ldr	r3, [pc, #136]	; (4df8 <SPI_AllReg_WR+0x1b4>)
    4d6e:	4798      	blx	r3
    4d70:	e00d      	b.n	4d8e <SPI_AllReg_WR+0x14a>
	    //                low_power_cnt++;
	    //            }
    }
	else
	{
		delay_ms(1);
    4d72:	2001      	movs	r0, #1
    4d74:	4b0a      	ldr	r3, [pc, #40]	; (4da0 <SPI_AllReg_WR+0x15c>)
    4d76:	4798      	blx	r3
		com_err_cnt++;
    4d78:	4a07      	ldr	r2, [pc, #28]	; (4d98 <SPI_AllReg_WR+0x154>)
    4d7a:	6813      	ldr	r3, [r2, #0]
    4d7c:	3301      	adds	r3, #1
    4d7e:	6013      	str	r3, [r2, #0]
		if(com_err_cnt > 2000)
    4d80:	22fa      	movs	r2, #250	; 0xfa
    4d82:	00d2      	lsls	r2, r2, #3
    4d84:	4293      	cmp	r3, r2
    4d86:	d902      	bls.n	4d8e <SPI_AllReg_WR+0x14a>
		{
			AFE_disconnect = 1;
    4d88:	2201      	movs	r2, #1
    4d8a:	4b1c      	ldr	r3, [pc, #112]	; (4dfc <SPI_AllReg_WR+0x1b8>)
    4d8c:	701a      	strb	r2, [r3, #0]
		}
	}
}
    4d8e:	bd70      	pop	{r4, r5, r6, pc}
    4d90:	20000fcc 	.word	0x20000fcc
    4d94:	0000641d 	.word	0x0000641d
    4d98:	20000034 	.word	0x20000034
    4d9c:	000082c9 	.word	0x000082c9
    4da0:	000086a5 	.word	0x000086a5
    4da4:	20000fc8 	.word	0x20000fc8
    4da8:	2000113c 	.word	0x2000113c
    4dac:	00004107 	.word	0x00004107
    4db0:	0000833d 	.word	0x0000833d
    4db4:	00004b85 	.word	0x00004b85
    4db8:	20000fbc 	.word	0x20000fbc
    4dbc:	00008419 	.word	0x00008419
    4dc0:	00008679 	.word	0x00008679
    4dc4:	00008511 	.word	0x00008511
    4dc8:	000045b5 	.word	0x000045b5
    4dcc:	00004be1 	.word	0x00004be1
    4dd0:	00004885 	.word	0x00004885
    4dd4:	00004007 	.word	0x00004007
    4dd8:	000048c5 	.word	0x000048c5
    4ddc:	00004af9 	.word	0x00004af9
    4de0:	00007565 	.word	0x00007565
    4de4:	00000701 	.word	0x00000701
    4de8:	00000711 	.word	0x00000711
    4dec:	0000814d 	.word	0x0000814d
    4df0:	00007fad 	.word	0x00007fad
    4df4:	00006a61 	.word	0x00006a61
    4df8:	00006bad 	.word	0x00006bad
    4dfc:	20001014 	.word	0x20001014

00004e00 <AFE_Reg_Read>:
 *                     SPI
 *                                
 *                           
******************************************************************************/
void AFE_Reg_Read(void)
{
    4e00:	b510      	push	{r4, lr}
	SPI_AllReg_WR();        //zzy20161101 
    4e02:	4b01      	ldr	r3, [pc, #4]	; (4e08 <AFE_Reg_Read+0x8>)
    4e04:	4798      	blx	r3
}
    4e06:	bd10      	pop	{r4, pc}
    4e08:	00004c45 	.word	0x00004c45

00004e0c <AFE_HardwareProtection_Read>:
NOTICE			: STAT,OV,UV,
*                 SCD,OCD,OCC,,,,,
DATE			: 2016/06/24
*****************************************************************************/
void AFE_HardwareProtection_Read(void)
{
    4e0c:	b570      	push	{r4, r5, r6, lr}
	uint16_t flag;
	//   ucSPI_Read(MAC_SPI_DEV,MODE_STAT_ADDR,spi_read_value);  // SCD OCD DCD FLAG---
	
	afe_flags.val.afe_read_reg_err_flag =0;
    4e0e:	4a7c      	ldr	r2, [pc, #496]	; (5000 <AFE_HardwareProtection_Read+0x1f4>)
    4e10:	7853      	ldrb	r3, [r2, #1]
    4e12:	2104      	movs	r1, #4
    4e14:	438b      	bics	r3, r1
    4e16:	7053      	strb	r3, [r2, #1]
	if(ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value)==0)  // UV HV SCD OCD DCD FLAG ---
    4e18:	4a7a      	ldr	r2, [pc, #488]	; (5004 <AFE_HardwareProtection_Read+0x1f8>)
    4e1a:	312c      	adds	r1, #44	; 0x2c
    4e1c:	20e0      	movs	r0, #224	; 0xe0
    4e1e:	4b7a      	ldr	r3, [pc, #488]	; (5008 <AFE_HardwareProtection_Read+0x1fc>)
    4e20:	4798      	blx	r3
    4e22:	2800      	cmp	r0, #0
    4e24:	d123      	bne.n	4e6e <AFE_HardwareProtection_Read+0x62>
	{
		flag = spi_read_value[0]&ST_PROTECT;
		flag &= 0x0370;
		afe_flags.VAL &= 0xFC8F;
		afe_flags.VAL |= flag;
    4e26:	4c76      	ldr	r4, [pc, #472]	; (5000 <AFE_HardwareProtection_Read+0x1f4>)
	//   ucSPI_Read(MAC_SPI_DEV,MODE_STAT_ADDR,spi_read_value);  // SCD OCD DCD FLAG---
	
	afe_flags.val.afe_read_reg_err_flag =0;
	if(ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value)==0)  // UV HV SCD OCD DCD FLAG ---
	{
		flag = spi_read_value[0]&ST_PROTECT;
    4e28:	4b76      	ldr	r3, [pc, #472]	; (5004 <AFE_HardwareProtection_Read+0x1f8>)
		flag &= 0x0370;
		afe_flags.VAL &= 0xFC8F;
		afe_flags.VAL |= flag;
    4e2a:	8819      	ldrh	r1, [r3, #0]
    4e2c:	23dc      	movs	r3, #220	; 0xdc
    4e2e:	009b      	lsls	r3, r3, #2
    4e30:	4019      	ands	r1, r3
    4e32:	8823      	ldrh	r3, [r4, #0]
    4e34:	4a75      	ldr	r2, [pc, #468]	; (500c <AFE_HardwareProtection_Read+0x200>)
    4e36:	4013      	ands	r3, r2
    4e38:	430b      	orrs	r3, r1
    4e3a:	8023      	strh	r3, [r4, #0]
		//
		ucSPI_Write(MAC_SPI_DEV,OVL_STAT_ADDR,0x0000);   //clear OV
    4e3c:	2200      	movs	r2, #0
    4e3e:	2152      	movs	r1, #82	; 0x52
    4e40:	30e0      	adds	r0, #224	; 0xe0
    4e42:	4d73      	ldr	r5, [pc, #460]	; (5010 <AFE_HardwareProtection_Read+0x204>)
    4e44:	47a8      	blx	r5
		ucSPI_Write(MAC_SPI_DEV,UVL_STAT_ADDR,0x0000);   //clear UV
    4e46:	2200      	movs	r2, #0
    4e48:	2153      	movs	r1, #83	; 0x53
    4e4a:	20e0      	movs	r0, #224	; 0xe0
    4e4c:	47a8      	blx	r5
		if((afe_flags.val.afe_ov_flag == 1)||(afe_flags.val.afe_uv_flag == 1))
    4e4e:	7863      	ldrb	r3, [r4, #1]
    4e50:	079b      	lsls	r3, r3, #30
    4e52:	d100      	bne.n	4e56 <AFE_HardwareProtection_Read+0x4a>
    4e54:	e0cc      	b.n	4ff0 <AFE_HardwareProtection_Read+0x1e4>
		{
			sys_flags.val.afe_volt_protect_flag = 1;
    4e56:	4a6f      	ldr	r2, [pc, #444]	; (5014 <AFE_HardwareProtection_Read+0x208>)
    4e58:	7851      	ldrb	r1, [r2, #1]
    4e5a:	2308      	movs	r3, #8
    4e5c:	430b      	orrs	r3, r1
    4e5e:	7053      	strb	r3, [r2, #1]
    4e60:	e00a      	b.n	4e78 <AFE_HardwareProtection_Read+0x6c>
		//20160912  afe_volt_protect_flag
		if((afe_flags.val.afe_ov_flag ==0)&&(afe_flags.val.afe_uv_flag ==0))
		{
			if(sys_flags.val.afe_volt_protect_flag == 1)
			{
				sys_flags.val.afe_volt_protect_flag =0;
    4e62:	4a6c      	ldr	r2, [pc, #432]	; (5014 <AFE_HardwareProtection_Read+0x208>)
    4e64:	7853      	ldrb	r3, [r2, #1]
    4e66:	2108      	movs	r1, #8
    4e68:	438b      	bics	r3, r1
    4e6a:	7053      	strb	r3, [r2, #1]
    4e6c:	e004      	b.n	4e78 <AFE_HardwareProtection_Read+0x6c>
			}
		}
	}
	else
	{
		afe_flags.val.afe_read_reg_err_flag =1;
    4e6e:	4a64      	ldr	r2, [pc, #400]	; (5000 <AFE_HardwareProtection_Read+0x1f4>)
    4e70:	7851      	ldrb	r1, [r2, #1]
    4e72:	2304      	movs	r3, #4
    4e74:	430b      	orrs	r3, r1
    4e76:	7053      	strb	r3, [r2, #1]
	//                }
	//            }
	//        }
	//    }
	
	if(afe_flags.VAL&AFE_SCD_OCD_OCC)
    4e78:	4b61      	ldr	r3, [pc, #388]	; (5000 <AFE_HardwareProtection_Read+0x1f4>)
    4e7a:	881b      	ldrh	r3, [r3, #0]
    4e7c:	2270      	movs	r2, #112	; 0x70
    4e7e:	421a      	tst	r2, r3
    4e80:	d100      	bne.n	4e84 <AFE_HardwareProtection_Read+0x78>
    4e82:	e080      	b.n	4f86 <AFE_HardwareProtection_Read+0x17a>
	{
		//
		if(AFE_OC_DELAY_CNT >40) //250ms * 4 = 1S
    4e84:	4b64      	ldr	r3, [pc, #400]	; (5018 <AFE_HardwareProtection_Read+0x20c>)
    4e86:	781b      	ldrb	r3, [r3, #0]
    4e88:	b2db      	uxtb	r3, r3
    4e8a:	2b28      	cmp	r3, #40	; 0x28
    4e8c:	d925      	bls.n	4eda <AFE_HardwareProtection_Read+0xce>
		{
			if(AFE_OC_DELAY_CNT_LIMIT <6)
    4e8e:	4b63      	ldr	r3, [pc, #396]	; (501c <AFE_HardwareProtection_Read+0x210>)
    4e90:	781b      	ldrb	r3, [r3, #0]
    4e92:	b2db      	uxtb	r3, r3
    4e94:	2b05      	cmp	r3, #5
    4e96:	d81d      	bhi.n	4ed4 <AFE_HardwareProtection_Read+0xc8>
			{
				AFE_OC_DELAY_CNT_LIMIT++;
    4e98:	4a60      	ldr	r2, [pc, #384]	; (501c <AFE_HardwareProtection_Read+0x210>)
    4e9a:	7813      	ldrb	r3, [r2, #0]
    4e9c:	3301      	adds	r3, #1
    4e9e:	b2db      	uxtb	r3, r3
    4ea0:	7013      	strb	r3, [r2, #0]
				AFE_OC_DELAY_CNT =0;
    4ea2:	2200      	movs	r2, #0
    4ea4:	4b5c      	ldr	r3, [pc, #368]	; (5018 <AFE_HardwareProtection_Read+0x20c>)
    4ea6:	701a      	strb	r2, [r3, #0]
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_CLR);   //clear FDR
    4ea8:	22a0      	movs	r2, #160	; 0xa0
    4eaa:	0212      	lsls	r2, r2, #8
    4eac:	2103      	movs	r1, #3
    4eae:	20e0      	movs	r0, #224	; 0xe0
    4eb0:	4c57      	ldr	r4, [pc, #348]	; (5010 <AFE_HardwareProtection_Read+0x204>)
    4eb2:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,ST_PROTECT);   //clear SCD OCD OCC
    4eb4:	22dc      	movs	r2, #220	; 0xdc
    4eb6:	0092      	lsls	r2, r2, #2
    4eb8:	2130      	movs	r1, #48	; 0x30
    4eba:	20e0      	movs	r0, #224	; 0xe0
    4ebc:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4ebe:	2580      	movs	r5, #128	; 0x80
    4ec0:	022d      	lsls	r5, r5, #8
    4ec2:	002a      	movs	r2, r5
    4ec4:	2103      	movs	r1, #3
    4ec6:	20e0      	movs	r0, #224	; 0xe0
    4ec8:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4eca:	002a      	movs	r2, r5
    4ecc:	2103      	movs	r1, #3
    4ece:	20e0      	movs	r0, #224	; 0xe0
    4ed0:	47a0      	blx	r4
    4ed2:	e002      	b.n	4eda <AFE_HardwareProtection_Read+0xce>
			}
			else
			{
				AFE_OC_DELAY_CNT = 41;
    4ed4:	2229      	movs	r2, #41	; 0x29
    4ed6:	4b50      	ldr	r3, [pc, #320]	; (5018 <AFE_HardwareProtection_Read+0x20c>)
    4ed8:	701a      	strb	r2, [r3, #0]
			}

		}
		if(AFE_SCD_DELAY_CNT >80)
    4eda:	4b51      	ldr	r3, [pc, #324]	; (5020 <AFE_HardwareProtection_Read+0x214>)
    4edc:	781b      	ldrb	r3, [r3, #0]
    4ede:	b2db      	uxtb	r3, r3
    4ee0:	2b50      	cmp	r3, #80	; 0x50
    4ee2:	d925      	bls.n	4f30 <AFE_HardwareProtection_Read+0x124>
		{
			if(AFE_SCD_DELAY_CNT_LIMIT <6)
    4ee4:	4b4f      	ldr	r3, [pc, #316]	; (5024 <AFE_HardwareProtection_Read+0x218>)
    4ee6:	781b      	ldrb	r3, [r3, #0]
    4ee8:	b2db      	uxtb	r3, r3
    4eea:	2b05      	cmp	r3, #5
    4eec:	d81d      	bhi.n	4f2a <AFE_HardwareProtection_Read+0x11e>
			{
				AFE_SCD_DELAY_CNT_LIMIT++;
    4eee:	4a4d      	ldr	r2, [pc, #308]	; (5024 <AFE_HardwareProtection_Read+0x218>)
    4ef0:	7813      	ldrb	r3, [r2, #0]
    4ef2:	3301      	adds	r3, #1
    4ef4:	b2db      	uxtb	r3, r3
    4ef6:	7013      	strb	r3, [r2, #0]
				AFE_SCD_DELAY_CNT =0;
    4ef8:	2200      	movs	r2, #0
    4efa:	4b49      	ldr	r3, [pc, #292]	; (5020 <AFE_HardwareProtection_Read+0x214>)
    4efc:	701a      	strb	r2, [r3, #0]
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_CLR);   //clear FDR
    4efe:	22a0      	movs	r2, #160	; 0xa0
    4f00:	0212      	lsls	r2, r2, #8
    4f02:	2103      	movs	r1, #3
    4f04:	20e0      	movs	r0, #224	; 0xe0
    4f06:	4c42      	ldr	r4, [pc, #264]	; (5010 <AFE_HardwareProtection_Read+0x204>)
    4f08:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,ST_PROTECT);   //clear SCD OCD OCC
    4f0a:	22dc      	movs	r2, #220	; 0xdc
    4f0c:	0092      	lsls	r2, r2, #2
    4f0e:	2130      	movs	r1, #48	; 0x30
    4f10:	20e0      	movs	r0, #224	; 0xe0
    4f12:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4f14:	2580      	movs	r5, #128	; 0x80
    4f16:	022d      	lsls	r5, r5, #8
    4f18:	002a      	movs	r2, r5
    4f1a:	2103      	movs	r1, #3
    4f1c:	20e0      	movs	r0, #224	; 0xe0
    4f1e:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4f20:	002a      	movs	r2, r5
    4f22:	2103      	movs	r1, #3
    4f24:	20e0      	movs	r0, #224	; 0xe0
    4f26:	47a0      	blx	r4
    4f28:	e002      	b.n	4f30 <AFE_HardwareProtection_Read+0x124>
			}
			else
			{
				AFE_SCD_DELAY_CNT = 41;
    4f2a:	2229      	movs	r2, #41	; 0x29
    4f2c:	4b3c      	ldr	r3, [pc, #240]	; (5020 <AFE_HardwareProtection_Read+0x214>)
    4f2e:	701a      	strb	r2, [r3, #0]
			}
		}
		if(AFE_OCC_DELAY_CNT >40)
    4f30:	4b3d      	ldr	r3, [pc, #244]	; (5028 <AFE_HardwareProtection_Read+0x21c>)
    4f32:	781b      	ldrb	r3, [r3, #0]
    4f34:	b2db      	uxtb	r3, r3
    4f36:	2b28      	cmp	r3, #40	; 0x28
    4f38:	d925      	bls.n	4f86 <AFE_HardwareProtection_Read+0x17a>
		{
			if(AFE_OCC_DELAY_CNT_LIMIT <6)
    4f3a:	4b3c      	ldr	r3, [pc, #240]	; (502c <AFE_HardwareProtection_Read+0x220>)
    4f3c:	781b      	ldrb	r3, [r3, #0]
    4f3e:	b2db      	uxtb	r3, r3
    4f40:	2b05      	cmp	r3, #5
    4f42:	d81d      	bhi.n	4f80 <AFE_HardwareProtection_Read+0x174>
			{
				AFE_OCC_DELAY_CNT_LIMIT++;
    4f44:	4a39      	ldr	r2, [pc, #228]	; (502c <AFE_HardwareProtection_Read+0x220>)
    4f46:	7813      	ldrb	r3, [r2, #0]
    4f48:	3301      	adds	r3, #1
    4f4a:	b2db      	uxtb	r3, r3
    4f4c:	7013      	strb	r3, [r2, #0]
				AFE_OCC_DELAY_CNT =0;
    4f4e:	2200      	movs	r2, #0
    4f50:	4b35      	ldr	r3, [pc, #212]	; (5028 <AFE_HardwareProtection_Read+0x21c>)
    4f52:	701a      	strb	r2, [r3, #0]
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_CLR);   //clear FDR
    4f54:	22a0      	movs	r2, #160	; 0xa0
    4f56:	0212      	lsls	r2, r2, #8
    4f58:	2103      	movs	r1, #3
    4f5a:	20e0      	movs	r0, #224	; 0xe0
    4f5c:	4c2c      	ldr	r4, [pc, #176]	; (5010 <AFE_HardwareProtection_Read+0x204>)
    4f5e:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,ST_PROTECT);   //clear SCD OCD OCC
    4f60:	22dc      	movs	r2, #220	; 0xdc
    4f62:	0092      	lsls	r2, r2, #2
    4f64:	2130      	movs	r1, #48	; 0x30
    4f66:	20e0      	movs	r0, #224	; 0xe0
    4f68:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4f6a:	2580      	movs	r5, #128	; 0x80
    4f6c:	022d      	lsls	r5, r5, #8
    4f6e:	002a      	movs	r2, r5
    4f70:	2103      	movs	r1, #3
    4f72:	20e0      	movs	r0, #224	; 0xe0
    4f74:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR     _LIMIT
    4f76:	002a      	movs	r2, r5
    4f78:	2103      	movs	r1, #3
    4f7a:	20e0      	movs	r0, #224	; 0xe0
    4f7c:	47a0      	blx	r4
    4f7e:	e002      	b.n	4f86 <AFE_HardwareProtection_Read+0x17a>
			}
			else
			{
				AFE_OCC_DELAY_CNT = 41;
    4f80:	2229      	movs	r2, #41	; 0x29
    4f82:	4b29      	ldr	r3, [pc, #164]	; (5028 <AFE_HardwareProtection_Read+0x21c>)
    4f84:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
    4f86:	4a1f      	ldr	r2, [pc, #124]	; (5004 <AFE_HardwareProtection_Read+0x1f8>)
    4f88:	2103      	movs	r1, #3
    4f8a:	20e0      	movs	r0, #224	; 0xe0
    4f8c:	4b1e      	ldr	r3, [pc, #120]	; (5008 <AFE_HardwareProtection_Read+0x1fc>)
    4f8e:	4798      	blx	r3
    4f90:	2800      	cmp	r0, #0
    4f92:	d115      	bne.n	4fc0 <AFE_HardwareProtection_Read+0x1b4>
	{
		if((spi_read_value[0]&AFE_FET_CLR_BIT) ==0)//xxy zzy
    4f94:	4b1b      	ldr	r3, [pc, #108]	; (5004 <AFE_HardwareProtection_Read+0x1f8>)
    4f96:	881b      	ldrh	r3, [r3, #0]
    4f98:	049b      	lsls	r3, r3, #18
    4f9a:	d405      	bmi.n	4fa8 <AFE_HardwareProtection_Read+0x19c>
		{
			
			afe_flags.val.afe_FET_CLR_BIT=0;
    4f9c:	4a18      	ldr	r2, [pc, #96]	; (5000 <AFE_HardwareProtection_Read+0x1f4>)
    4f9e:	7853      	ldrb	r3, [r2, #1]
    4fa0:	217f      	movs	r1, #127	; 0x7f
    4fa2:	400b      	ands	r3, r1
    4fa4:	7053      	strb	r3, [r2, #1]
    4fa6:	e00b      	b.n	4fc0 <AFE_HardwareProtection_Read+0x1b4>
		}
		else
		{
			afe_flags.val.afe_FET_CLR_BIT=1;
    4fa8:	4a15      	ldr	r2, [pc, #84]	; (5000 <AFE_HardwareProtection_Read+0x1f4>)
    4faa:	7853      	ldrb	r3, [r2, #1]
    4fac:	2180      	movs	r1, #128	; 0x80
    4fae:	4249      	negs	r1, r1
    4fb0:	430b      	orrs	r3, r1
    4fb2:	7053      	strb	r3, [r2, #1]
			ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4fb4:	2280      	movs	r2, #128	; 0x80
    4fb6:	0212      	lsls	r2, r2, #8
    4fb8:	3183      	adds	r1, #131	; 0x83
    4fba:	20e0      	movs	r0, #224	; 0xe0
    4fbc:	4b14      	ldr	r3, [pc, #80]	; (5010 <AFE_HardwareProtection_Read+0x204>)
    4fbe:	4798      	blx	r3
		}
	}
	
	//FET DRIVE READ FET
	if(ucSPI_Read(MAC_SPI_DEV,FDRVSTAT_ADDR,spi_read_value) == 0)  // FDR PROTECT
    4fc0:	4a10      	ldr	r2, [pc, #64]	; (5004 <AFE_HardwareProtection_Read+0x1f8>)
    4fc2:	2155      	movs	r1, #85	; 0x55
    4fc4:	20e0      	movs	r0, #224	; 0xe0
    4fc6:	4b10      	ldr	r3, [pc, #64]	; (5008 <AFE_HardwareProtection_Read+0x1fc>)
    4fc8:	4798      	blx	r3
    4fca:	2800      	cmp	r0, #0
    4fcc:	d10a      	bne.n	4fe4 <AFE_HardwareProtection_Read+0x1d8>
	{
		flag = spi_read_value[0]&0x000C;
		flag >>=2;
		afe_flags.VAL &= 0xFFFC;
		afe_flags.VAL |= flag;
    4fce:	490c      	ldr	r1, [pc, #48]	; (5000 <AFE_HardwareProtection_Read+0x1f4>)
	}
	
	//FET DRIVE READ FET
	if(ucSPI_Read(MAC_SPI_DEV,FDRVSTAT_ADDR,spi_read_value) == 0)  // FDR PROTECT
	{
		flag = spi_read_value[0]&0x000C;
    4fd0:	4b0c      	ldr	r3, [pc, #48]	; (5004 <AFE_HardwareProtection_Read+0x1f8>)
		flag >>=2;
		afe_flags.VAL &= 0xFFFC;
		afe_flags.VAL |= flag;
    4fd2:	881b      	ldrh	r3, [r3, #0]
    4fd4:	071b      	lsls	r3, r3, #28
    4fd6:	0f9b      	lsrs	r3, r3, #30
    4fd8:	880a      	ldrh	r2, [r1, #0]
    4fda:	3003      	adds	r0, #3
    4fdc:	4382      	bics	r2, r0
    4fde:	4313      	orrs	r3, r2
    4fe0:	800b      	strh	r3, [r1, #0]
    4fe2:	e00b      	b.n	4ffc <AFE_HardwareProtection_Read+0x1f0>
	}
	else
	{
		afe_flags.val.afe_read_reg_err_flag =1;
    4fe4:	4a06      	ldr	r2, [pc, #24]	; (5000 <AFE_HardwareProtection_Read+0x1f4>)
    4fe6:	7851      	ldrb	r1, [r2, #1]
    4fe8:	2304      	movs	r3, #4
    4fea:	430b      	orrs	r3, r1
    4fec:	7053      	strb	r3, [r2, #1]
	}
}
    4fee:	e005      	b.n	4ffc <AFE_HardwareProtection_Read+0x1f0>
			sys_flags.val.afe_volt_protect_flag = 1;
		}
		//20160912  afe_volt_protect_flag
		if((afe_flags.val.afe_ov_flag ==0)&&(afe_flags.val.afe_uv_flag ==0))
		{
			if(sys_flags.val.afe_volt_protect_flag == 1)
    4ff0:	4b08      	ldr	r3, [pc, #32]	; (5014 <AFE_HardwareProtection_Read+0x208>)
    4ff2:	785b      	ldrb	r3, [r3, #1]
    4ff4:	071b      	lsls	r3, r3, #28
    4ff6:	d500      	bpl.n	4ffa <AFE_HardwareProtection_Read+0x1ee>
    4ff8:	e733      	b.n	4e62 <AFE_HardwareProtection_Read+0x56>
    4ffa:	e73d      	b.n	4e78 <AFE_HardwareProtection_Read+0x6c>
	}
	else
	{
		afe_flags.val.afe_read_reg_err_flag =1;
	}
}
    4ffc:	bd70      	pop	{r4, r5, r6, pc}
    4ffe:	46c0      	nop			; (mov r8, r8)
    5000:	2000113c 	.word	0x2000113c
    5004:	20000fbc 	.word	0x20000fbc
    5008:	00008419 	.word	0x00008419
    500c:	fffffc8f 	.word	0xfffffc8f
    5010:	0000833d 	.word	0x0000833d
    5014:	20000fcc 	.word	0x20000fcc
    5018:	20001166 	.word	0x20001166
    501c:	20000038 	.word	0x20000038
    5020:	20001162 	.word	0x20001162
    5024:	20000031 	.word	0x20000031
    5028:	2000113a 	.word	0x2000113a
    502c:	20000030 	.word	0x20000030

00005030 <configure_can>:
uint8_t profile_data[128] = {0};
	
uint8_t address_conflict = 0;

void configure_can(void)
{
    5030:	b5f0      	push	{r4, r5, r6, r7, lr}
    5032:	4647      	mov	r7, r8
    5034:	b480      	push	{r7}
    5036:	b08a      	sub	sp, #40	; 0x28
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    5038:	ae09      	add	r6, sp, #36	; 0x24
    503a:	2400      	movs	r4, #0
    503c:	7074      	strb	r4, [r6, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    503e:	2501      	movs	r5, #1
    5040:	70b5      	strb	r5, [r6, #2]
	config->powersave    = false;
    5042:	70f4      	strb	r4, [r6, #3]
	/* Set up the CAN TX/RX pins */
	struct system_pinmux_config pin_config;
	system_pinmux_get_config_defaults(&pin_config);
	pin_config.mux_position = CAN_TX_MUX_SETTING;
    5044:	2306      	movs	r3, #6
    5046:	4698      	mov	r8, r3
    5048:	7033      	strb	r3, [r6, #0]
	system_pinmux_pin_set_config(CAN_TX_PIN, &pin_config);
    504a:	0031      	movs	r1, r6
    504c:	2018      	movs	r0, #24
    504e:	4f20      	ldr	r7, [pc, #128]	; (50d0 <configure_can+0xa0>)
    5050:	47b8      	blx	r7
	pin_config.mux_position = CAN_RX_MUX_SETTING;
    5052:	4643      	mov	r3, r8
    5054:	7033      	strb	r3, [r6, #0]
	system_pinmux_pin_set_config(CAN_RX_PIN, &pin_config);
    5056:	0031      	movs	r1, r6
    5058:	2019      	movs	r0, #25
    505a:	47b8      	blx	r7
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->clock_source = GCLK_GENERATOR_8;
    505c:	2308      	movs	r3, #8
    505e:	466a      	mov	r2, sp
    5060:	7013      	strb	r3, [r2, #0]
	config->run_in_standby = false;
    5062:	7054      	strb	r4, [r2, #1]
	config->watchdog_configuration = 0x00;
    5064:	7094      	strb	r4, [r2, #2]
	config->transmit_pause = true;
    5066:	70d5      	strb	r5, [r2, #3]
	config->edge_filtering = true;
    5068:	7115      	strb	r5, [r2, #4]
	config->protocol_exception_handling = true;
    506a:	7155      	strb	r5, [r2, #5]
	config->automatic_retransmission = true;
    506c:	7195      	strb	r5, [r2, #6]
	config->clock_stop_request = false;
    506e:	71d4      	strb	r4, [r2, #7]
	config->clock_stop_acknowledge = false;
    5070:	7214      	strb	r4, [r2, #8]
	config->timestamp_prescaler = 0;
    5072:	7254      	strb	r4, [r2, #9]
	config->timeout_period = 0xFFFF;
    5074:	2301      	movs	r3, #1
    5076:	425b      	negs	r3, r3
    5078:	8153      	strh	r3, [r2, #10]
	config->timeout_mode = CAN_TIMEOUT_CONTINUES;
    507a:	7314      	strb	r4, [r2, #12]
	config->timeout_enable = false;
    507c:	7354      	strb	r4, [r2, #13]
	config->tdc_enable = false;
    507e:	7394      	strb	r4, [r2, #14]
	config->delay_compensation_offset = 0;
    5080:	73d4      	strb	r4, [r2, #15]
	config->delay_compensation_filter_window_length = 0;
    5082:	7414      	strb	r4, [r2, #16]
	config->nonmatching_frames_action_standard = CAN_NONMATCHING_FRAMES_REJECT;
    5084:	2302      	movs	r3, #2
    5086:	7453      	strb	r3, [r2, #17]
	config->nonmatching_frames_action_extended = CAN_NONMATCHING_FRAMES_REJECT;
    5088:	7493      	strb	r3, [r2, #18]
	config->remote_frames_standard_reject = true;
    508a:	74d5      	strb	r5, [r2, #19]
	config->remote_frames_extended_reject = true;
    508c:	7515      	strb	r5, [r2, #20]
	config->extended_id_mask = 0x1FFFFFFF;
    508e:	4b11      	ldr	r3, [pc, #68]	; (50d4 <configure_can+0xa4>)
    5090:	9306      	str	r3, [sp, #24]
	config->rx_fifo_0_overwrite = true;
    5092:	7715      	strb	r5, [r2, #28]
	config->rx_fifo_0_watermark = 0;
    5094:	7754      	strb	r4, [r2, #29]
	config->rx_fifo_1_overwrite = true;
    5096:	7795      	strb	r5, [r2, #30]
	config->rx_fifo_1_watermark = 0;
    5098:	77d4      	strb	r4, [r2, #31]
	config->tx_queue_mode = false;
    509a:	2320      	movs	r3, #32
    509c:	54d4      	strb	r4, [r2, r3]
	config->tx_event_fifo_watermark = 0;
    509e:	3301      	adds	r3, #1
    50a0:	54d4      	strb	r4, [r2, r3]

	/* Initialize the module. */
	struct can_config config_can;
	can_get_config_defaults(&config_can);
	can_init(&can_instance, CAN_MODULE, &config_can);
    50a2:	4c0d      	ldr	r4, [pc, #52]	; (50d8 <configure_can+0xa8>)
    50a4:	490d      	ldr	r1, [pc, #52]	; (50dc <configure_can+0xac>)
    50a6:	0020      	movs	r0, r4
    50a8:	4b0d      	ldr	r3, [pc, #52]	; (50e0 <configure_can+0xb0>)
    50aa:	4798      	blx	r3

	can_start(&can_instance);
    50ac:	0020      	movs	r0, r4
    50ae:	4b0d      	ldr	r3, [pc, #52]	; (50e4 <configure_can+0xb4>)
    50b0:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    50b2:	2280      	movs	r2, #128	; 0x80
    50b4:	0212      	lsls	r2, r2, #8
    50b6:	4b0c      	ldr	r3, [pc, #48]	; (50e8 <configure_can+0xb8>)
    50b8:	601a      	str	r2, [r3, #0]
 * \param[in] source  Interrupt source type
 */
static inline void can_enable_interrupt(struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IE.reg |= source;
    50ba:	6822      	ldr	r2, [r4, #0]
    50bc:	6d53      	ldr	r3, [r2, #84]	; 0x54
    50be:	21c0      	movs	r1, #192	; 0xc0
    50c0:	0549      	lsls	r1, r1, #21
    50c2:	430b      	orrs	r3, r1
    50c4:	6553      	str	r3, [r2, #84]	; 0x54

	/* Enable interrupts for this CAN module */
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_CAN0);
	can_enable_interrupt(&can_instance, CAN_PROTOCOL_ERROR_ARBITRATION
	| CAN_PROTOCOL_ERROR_DATA);
}
    50c6:	b00a      	add	sp, #40	; 0x28
    50c8:	bc04      	pop	{r2}
    50ca:	4690      	mov	r8, r2
    50cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    50ce:	46c0      	nop			; (mov r8, r8)
    50d0:	0000a58d 	.word	0x0000a58d
    50d4:	1fffffff 	.word	0x1fffffff
    50d8:	20000110 	.word	0x20000110
    50dc:	42001c00 	.word	0x42001c00
    50e0:	00008c45 	.word	0x00008c45
    50e4:	00008f45 	.word	0x00008f45
    50e8:	e000e100 	.word	0xe000e100

000050ec <can_set_standard_filter_1>:

void can_set_standard_filter_1(void)
{
    50ec:	b510      	push	{r4, lr}
    50ee:	b082      	sub	sp, #8
 * \param[out] sd_filter  Pointer to standard filter element struct to initialize to default values
 */
static inline void can_get_standard_message_filter_element_default(
		struct can_standard_message_filter_element *sd_filter)
{
	sd_filter->S0.reg = CAN_STANDARD_MESSAGE_FILTER_ELEMENT_S0_SFID2_Msk |
    50f0:	4b0a      	ldr	r3, [pc, #40]	; (511c <can_set_standard_filter_1+0x30>)
    50f2:	9301      	str	r3, [sp, #4]
	struct can_standard_message_filter_element sd_filter;

	can_get_standard_message_filter_element_default(&sd_filter);
	sd_filter.S0.bit.SFID1 = CAN_RX_STANDARD_FILTER_ID_1;
    50f4:	9a01      	ldr	r2, [sp, #4]
    50f6:	4b0a      	ldr	r3, [pc, #40]	; (5120 <can_set_standard_filter_1+0x34>)
    50f8:	4013      	ands	r3, r2
    50fa:	2280      	movs	r2, #128	; 0x80
    50fc:	0252      	lsls	r2, r2, #9
    50fe:	4313      	orrs	r3, r2
    5100:	9301      	str	r3, [sp, #4]

	can_set_rx_standard_filter(&can_instance, &sd_filter,
    5102:	4c08      	ldr	r4, [pc, #32]	; (5124 <can_set_standard_filter_1+0x38>)
    5104:	2201      	movs	r2, #1
    5106:	a901      	add	r1, sp, #4
    5108:	0020      	movs	r0, r4
    510a:	4b07      	ldr	r3, [pc, #28]	; (5128 <can_set_standard_filter_1+0x3c>)
    510c:	4798      	blx	r3
 * \param[in] source  Interrupt source type
 */
static inline void can_enable_interrupt(struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IE.reg |= source;
    510e:	6822      	ldr	r2, [r4, #0]
    5110:	6d51      	ldr	r1, [r2, #84]	; 0x54
    5112:	2301      	movs	r3, #1
    5114:	430b      	orrs	r3, r1
    5116:	6553      	str	r3, [r2, #84]	; 0x54
	CAN_RX_STANDARD_FILTER_INDEX_1);
	can_enable_interrupt(&can_instance, CAN_RX_FIFO_0_NEW_MESSAGE);
}
    5118:	b002      	add	sp, #8
    511a:	bd10      	pop	{r4, pc}
    511c:	880007ff 	.word	0x880007ff
    5120:	f800ffff 	.word	0xf800ffff
    5124:	20000110 	.word	0x20000110
    5128:	00008f5d 	.word	0x00008f5d

0000512c <can_send_standard_message>:

void can_send_standard_message(uint32_t id_value, uint8_t *data,uint32_t data_length)
{
    512c:	b510      	push	{r4, lr}
    512e:	b084      	sub	sp, #16
 * \param[out] tx_element  Pointer to transfer element struct to initialize to default values
 */
static inline void can_get_tx_buffer_element_defaults(
		struct can_tx_element *tx_element)
{
	tx_element->T0.reg = 0;
    5130:	2300      	movs	r3, #0
    5132:	9300      	str	r3, [sp, #0]
	tx_element->T1.reg = CAN_TX_ELEMENT_T1_EFC |
    5134:	2388      	movs	r3, #136	; 0x88
    5136:	041b      	lsls	r3, r3, #16
    5138:	9301      	str	r3, [sp, #4]
	uint32_t i;
	struct can_tx_element tx_element;

	can_get_tx_buffer_element_defaults(&tx_element);
	tx_element.T0.reg |= CAN_TX_ELEMENT_T0_STANDARD_ID(id_value);
    513a:	9b00      	ldr	r3, [sp, #0]
    513c:	0480      	lsls	r0, r0, #18
    513e:	4c12      	ldr	r4, [pc, #72]	; (5188 <can_send_standard_message+0x5c>)
    5140:	4020      	ands	r0, r4
    5142:	4318      	orrs	r0, r3
    5144:	9000      	str	r0, [sp, #0]
	tx_element.T1.bit.DLC = data_length;
    5146:	9c01      	ldr	r4, [sp, #4]
    5148:	200f      	movs	r0, #15
    514a:	4010      	ands	r0, r2
    514c:	0400      	lsls	r0, r0, #16
    514e:	4b0f      	ldr	r3, [pc, #60]	; (518c <can_send_standard_message+0x60>)
    5150:	4023      	ands	r3, r4
    5152:	4303      	orrs	r3, r0
    5154:	9301      	str	r3, [sp, #4]
	for (i = 0; i < data_length; i++) {
    5156:	2a00      	cmp	r2, #0
    5158:	d007      	beq.n	516a <can_send_standard_message+0x3e>
    515a:	ab02      	add	r3, sp, #8
    515c:	188a      	adds	r2, r1, r2
		tx_element.data[i] = *data;
    515e:	7808      	ldrb	r0, [r1, #0]
    5160:	7018      	strb	r0, [r3, #0]
		data++;
    5162:	3101      	adds	r1, #1
    5164:	3301      	adds	r3, #1
	struct can_tx_element tx_element;

	can_get_tx_buffer_element_defaults(&tx_element);
	tx_element.T0.reg |= CAN_TX_ELEMENT_T0_STANDARD_ID(id_value);
	tx_element.T1.bit.DLC = data_length;
	for (i = 0; i < data_length; i++) {
    5166:	4291      	cmp	r1, r2
    5168:	d1f9      	bne.n	515e <can_send_standard_message+0x32>
		tx_element.data[i] = *data;
		data++;
	}

	can_set_tx_buffer_element(&can_instance, &tx_element,
    516a:	4c09      	ldr	r4, [pc, #36]	; (5190 <can_send_standard_message+0x64>)
    516c:	2200      	movs	r2, #0
    516e:	4669      	mov	r1, sp
    5170:	0020      	movs	r0, r4
    5172:	4b08      	ldr	r3, [pc, #32]	; (5194 <can_send_standard_message+0x68>)
    5174:	4798      	blx	r3
 *  \retval STATUS_BUSY The module is in configuration.
 */
static inline enum status_code can_tx_transfer_request(
		struct can_module *const module_inst, uint32_t trig_mask)
{
	if (module_inst->hw->CCCR.reg & CAN_CCCR_CCE) {
    5176:	6823      	ldr	r3, [r4, #0]
    5178:	699a      	ldr	r2, [r3, #24]
    517a:	0792      	lsls	r2, r2, #30
    517c:	d402      	bmi.n	5184 <can_send_standard_message+0x58>
		return STATUS_BUSY;
	}
	module_inst->hw->TXBAR.reg = trig_mask;
    517e:	2101      	movs	r1, #1
    5180:	22d0      	movs	r2, #208	; 0xd0
    5182:	5099      	str	r1, [r3, r2]
	CAN_TX_BUFFER_INDEX);
	can_tx_transfer_request(&can_instance, 1 << CAN_TX_BUFFER_INDEX);
}
    5184:	b004      	add	sp, #16
    5186:	bd10      	pop	{r4, pc}
    5188:	1ffc0000 	.word	0x1ffc0000
    518c:	fff0ffff 	.word	0xfff0ffff
    5190:	20000110 	.word	0x20000110
    5194:	00008fe5 	.word	0x00008fe5

00005198 <buff_init>:
	}
}

void buff_init(void)
{
	readOffset = 0;
    5198:	2300      	movs	r3, #0
    519a:	4a02      	ldr	r2, [pc, #8]	; (51a4 <buff_init+0xc>)
    519c:	6013      	str	r3, [r2, #0]
	writeOffset = 0;
    519e:	4a02      	ldr	r2, [pc, #8]	; (51a8 <buff_init+0x10>)
    51a0:	6013      	str	r3, [r2, #0]
}
    51a2:	4770      	bx	lr
    51a4:	2000004c 	.word	0x2000004c
    51a8:	20000114 	.word	0x20000114

000051ac <write_byte>:

void write_byte(uint8_t byte)
{
	callback_buffer[writeOffset++] = byte;
    51ac:	4b05      	ldr	r3, [pc, #20]	; (51c4 <write_byte+0x18>)
    51ae:	681a      	ldr	r2, [r3, #0]
    51b0:	1c51      	adds	r1, r2, #1
    51b2:	6019      	str	r1, [r3, #0]
    51b4:	4904      	ldr	r1, [pc, #16]	; (51c8 <write_byte+0x1c>)
    51b6:	5488      	strb	r0, [r1, r2]
	writeOffset &= XMODEM_BUFLEN - 1;
    51b8:	681a      	ldr	r2, [r3, #0]
    51ba:	21ff      	movs	r1, #255	; 0xff
    51bc:	400a      	ands	r2, r1
    51be:	601a      	str	r2, [r3, #0]
}
    51c0:	4770      	bx	lr
    51c2:	46c0      	nop			; (mov r8, r8)
    51c4:	20000114 	.word	0x20000114
    51c8:	2000011c 	.word	0x2000011c

000051cc <CAN0_Handler>:
	CAN_TX_BUFFER_INDEX);
	can_tx_transfer_request(&can_instance, 1 << CAN_TX_BUFFER_INDEX);
}

void CAN0_Handler(void)
{
    51cc:	b530      	push	{r4, r5, lr}
    51ce:	b083      	sub	sp, #12
 * \param[in] module_inst  Pointer to the CAN software instance struct
 */
static inline uint32_t can_read_interrupt_status(
		struct can_module *const module_inst)
{
	return module_inst->hw->IR.reg;
    51d0:	4b24      	ldr	r3, [pc, #144]	; (5264 <CAN0_Handler+0x98>)
    51d2:	681b      	ldr	r3, [r3, #0]
    51d4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
	volatile uint32_t status, i;
	status = can_read_interrupt_status(&can_instance);
    51d6:	9201      	str	r2, [sp, #4]
	//printf("\r\n\r\n");
	//}
	//}
	//}

	if (status & CAN_RX_FIFO_0_NEW_MESSAGE) {
    51d8:	9a01      	ldr	r2, [sp, #4]
    51da:	07d2      	lsls	r2, r2, #31
    51dc:	d52f      	bpl.n	523e <CAN0_Handler+0x72>
 */
static inline void can_clear_interrupt_status(
		struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IR.reg = source;
    51de:	2201      	movs	r2, #1
    51e0:	651a      	str	r2, [r3, #80]	; 0x50
		can_clear_interrupt_status(&can_instance, CAN_RX_FIFO_0_NEW_MESSAGE);
		can_get_rx_fifo_0_element(&can_instance, &rx_element_fifo_0,
    51e2:	4c21      	ldr	r4, [pc, #132]	; (5268 <CAN0_Handler+0x9c>)
    51e4:	6822      	ldr	r2, [r4, #0]
    51e6:	4d1f      	ldr	r5, [pc, #124]	; (5264 <CAN0_Handler+0x98>)
    51e8:	4920      	ldr	r1, [pc, #128]	; (526c <CAN0_Handler+0xa0>)
    51ea:	0028      	movs	r0, r5
    51ec:	4b20      	ldr	r3, [pc, #128]	; (5270 <CAN0_Handler+0xa4>)
    51ee:	4798      	blx	r3
		standard_receive_index);
		can_rx_fifo_acknowledge(&can_instance, 0,
    51f0:	6823      	ldr	r3, [r4, #0]
 */
static inline void can_rx_fifo_acknowledge(
		struct can_module *const module_inst, bool fifo_number, uint32_t index)
{
	if (!fifo_number) {
		module_inst->hw->RXF0A.reg = CAN_RXF0A_F0AI(index);
    51f2:	6829      	ldr	r1, [r5, #0]
    51f4:	223f      	movs	r2, #63	; 0x3f
    51f6:	4013      	ands	r3, r2
    51f8:	3269      	adds	r2, #105	; 0x69
    51fa:	508b      	str	r3, [r1, r2]
		standard_receive_index);
		standard_receive_index++;
    51fc:	6823      	ldr	r3, [r4, #0]
    51fe:	3301      	adds	r3, #1
    5200:	6023      	str	r3, [r4, #0]
		if (standard_receive_index == CONF_CAN0_RX_FIFO_0_NUM) {
    5202:	6823      	ldr	r3, [r4, #0]
    5204:	2b20      	cmp	r3, #32
    5206:	d102      	bne.n	520e <CAN0_Handler+0x42>
			standard_receive_index = 0;
    5208:	2200      	movs	r2, #0
    520a:	4b17      	ldr	r3, [pc, #92]	; (5268 <CAN0_Handler+0x9c>)
    520c:	601a      	str	r2, [r3, #0]
		//write_buffer[2] = rx_element_fifo_0.data[2];
		//write_buffer[3] = rx_element_fifo_0.data[3];
		
		
		//printf("\n\r Standard message received in FIFO 0. The received data is: \r\n");
		for (i = 0; i < rx_element_fifo_0.R1.bit.DLC; i++) {
    520e:	2300      	movs	r3, #0
    5210:	9300      	str	r3, [sp, #0]
    5212:	4b16      	ldr	r3, [pc, #88]	; (526c <CAN0_Handler+0xa0>)
    5214:	685b      	ldr	r3, [r3, #4]
    5216:	031b      	lsls	r3, r3, #12
    5218:	0f1b      	lsrs	r3, r3, #28
    521a:	9a00      	ldr	r2, [sp, #0]
    521c:	4293      	cmp	r3, r2
    521e:	d90e      	bls.n	523e <CAN0_Handler+0x72>
			write_byte(rx_element_fifo_0.data[i]);
    5220:	4c12      	ldr	r4, [pc, #72]	; (526c <CAN0_Handler+0xa0>)
    5222:	4d14      	ldr	r5, [pc, #80]	; (5274 <CAN0_Handler+0xa8>)
    5224:	9b00      	ldr	r3, [sp, #0]
    5226:	18e3      	adds	r3, r4, r3
    5228:	7a18      	ldrb	r0, [r3, #8]
    522a:	47a8      	blx	r5
		//write_buffer[2] = rx_element_fifo_0.data[2];
		//write_buffer[3] = rx_element_fifo_0.data[3];
		
		
		//printf("\n\r Standard message received in FIFO 0. The received data is: \r\n");
		for (i = 0; i < rx_element_fifo_0.R1.bit.DLC; i++) {
    522c:	9b00      	ldr	r3, [sp, #0]
    522e:	3301      	adds	r3, #1
    5230:	9300      	str	r3, [sp, #0]
    5232:	6863      	ldr	r3, [r4, #4]
    5234:	031b      	lsls	r3, r3, #12
    5236:	0f1b      	lsrs	r3, r3, #28
    5238:	9a00      	ldr	r2, [sp, #0]
    523a:	4293      	cmp	r3, r2
    523c:	d8f2      	bhi.n	5224 <CAN0_Handler+0x58>
	////printf("  %d",rx_element_fifo_1.data[i]);
	////}
	////printf("\r\n\r\n");
	//}

	if ((status & CAN_PROTOCOL_ERROR_ARBITRATION)
    523e:	9b01      	ldr	r3, [sp, #4]
    5240:	011b      	lsls	r3, r3, #4
    5242:	d402      	bmi.n	524a <CAN0_Handler+0x7e>
	|| (status & CAN_PROTOCOL_ERROR_DATA)) {
    5244:	9b01      	ldr	r3, [sp, #4]
    5246:	00db      	lsls	r3, r3, #3
    5248:	d509      	bpl.n	525e <CAN0_Handler+0x92>
 */
static inline void can_clear_interrupt_status(
		struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IR.reg = source;
    524a:	4b06      	ldr	r3, [pc, #24]	; (5264 <CAN0_Handler+0x98>)
    524c:	681b      	ldr	r3, [r3, #0]
    524e:	22c0      	movs	r2, #192	; 0xc0
    5250:	0552      	lsls	r2, r2, #21
    5252:	651a      	str	r2, [r3, #80]	; 0x50
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    5254:	2280      	movs	r2, #128	; 0x80
    5256:	0512      	lsls	r2, r2, #20
    5258:	2382      	movs	r3, #130	; 0x82
    525a:	05db      	lsls	r3, r3, #23
    525c:	61da      	str	r2, [r3, #28]
		can_clear_interrupt_status(&can_instance, CAN_PROTOCOL_ERROR_ARBITRATION
		| CAN_PROTOCOL_ERROR_DATA);
		port_pin_toggle_output_level(PIN_PA27);
		//printf("Protocol error, please double check the clock in two boards. \r\n\r\n");
	}
}
    525e:	b003      	add	sp, #12
    5260:	bd30      	pop	{r4, r5, pc}
    5262:	46c0      	nop			; (mov r8, r8)
    5264:	20000110 	.word	0x20000110
    5268:	2000021c 	.word	0x2000021c
    526c:	2000003c 	.word	0x2000003c
    5270:	00008f99 	.word	0x00008f99
    5274:	000051ad 	.word	0x000051ad

00005278 <read_bytes>:
	callback_buffer[writeOffset++] = byte;
	writeOffset &= XMODEM_BUFLEN - 1;
}

void read_bytes(uint8_t * buffer, uint32_t byteCount)
{
    5278:	b5f0      	push	{r4, r5, r6, r7, lr}
    527a:	4657      	mov	r7, sl
    527c:	4646      	mov	r6, r8
    527e:	b4c0      	push	{r6, r7}
    5280:	b083      	sub	sp, #12
    5282:	9001      	str	r0, [sp, #4]
    5284:	468a      	mov	sl, r1
	uint32_t currentBytesRead = 0;
	uint32_t i = 0;

	while(currentBytesRead != byteCount)
    5286:	2300      	movs	r3, #0
    5288:	4698      	mov	r8, r3
		if (i > 1000)
		{
			break;
		}
		
		if (readOffset != writeOffset)
    528a:	4f16      	ldr	r7, [pc, #88]	; (52e4 <read_bytes+0x6c>)
    528c:	4d16      	ldr	r5, [pc, #88]	; (52e8 <read_bytes+0x70>)
void read_bytes(uint8_t * buffer, uint32_t byteCount)
{
	uint32_t currentBytesRead = 0;
	uint32_t i = 0;

	while(currentBytesRead != byteCount)
    528e:	e013      	b.n	52b8 <read_bytes+0x40>
		if (i > 1000)
		{
			break;
		}
		
		if (readOffset != writeOffset)
    5290:	683a      	ldr	r2, [r7, #0]
    5292:	682b      	ldr	r3, [r5, #0]
    5294:	429a      	cmp	r2, r3
    5296:	d012      	beq.n	52be <read_bytes+0x46>
		{
			i = 0;
			buffer[currentBytesRead++] = callback_buffer[readOffset++];
    5298:	4b12      	ldr	r3, [pc, #72]	; (52e4 <read_bytes+0x6c>)
    529a:	681a      	ldr	r2, [r3, #0]
    529c:	1c51      	adds	r1, r2, #1
    529e:	6019      	str	r1, [r3, #0]
    52a0:	4912      	ldr	r1, [pc, #72]	; (52ec <read_bytes+0x74>)
    52a2:	5c8a      	ldrb	r2, [r1, r2]
    52a4:	9901      	ldr	r1, [sp, #4]
    52a6:	4640      	mov	r0, r8
    52a8:	540a      	strb	r2, [r1, r0]
			readOffset &= XMODEM_BUFLEN - 1;
    52aa:	681a      	ldr	r2, [r3, #0]
    52ac:	21ff      	movs	r1, #255	; 0xff
    52ae:	400a      	ands	r2, r1
    52b0:	601a      	str	r2, [r3, #0]
    52b2:	2301      	movs	r3, #1
    52b4:	469c      	mov	ip, r3
    52b6:	44e0      	add	r8, ip
void read_bytes(uint8_t * buffer, uint32_t byteCount)
{
	uint32_t currentBytesRead = 0;
	uint32_t i = 0;

	while(currentBytesRead != byteCount)
    52b8:	45c2      	cmp	sl, r8
    52ba:	d106      	bne.n	52ca <read_bytes+0x52>
    52bc:	e00c      	b.n	52d8 <read_bytes+0x60>
	{
		//wdt_reset_count();
		delay_us(1);
    52be:	2001      	movs	r0, #1
    52c0:	47b0      	blx	r6
    52c2:	3c01      	subs	r4, #1
		i++;
		if (i > 1000)
    52c4:	2c00      	cmp	r4, #0
    52c6:	d1e3      	bne.n	5290 <read_bytes+0x18>
    52c8:	e006      	b.n	52d8 <read_bytes+0x60>
	uint32_t i = 0;

	while(currentBytesRead != byteCount)
	{
		//wdt_reset_count();
		delay_us(1);
    52ca:	2001      	movs	r0, #1
    52cc:	4b08      	ldr	r3, [pc, #32]	; (52f0 <read_bytes+0x78>)
    52ce:	4798      	blx	r3
    52d0:	24fa      	movs	r4, #250	; 0xfa
    52d2:	00a4      	lsls	r4, r4, #2
    52d4:	4e06      	ldr	r6, [pc, #24]	; (52f0 <read_bytes+0x78>)
    52d6:	e7db      	b.n	5290 <read_bytes+0x18>
			i = 0;
			buffer[currentBytesRead++] = callback_buffer[readOffset++];
			readOffset &= XMODEM_BUFLEN - 1;
		}
	}
}
    52d8:	b003      	add	sp, #12
    52da:	bc0c      	pop	{r2, r3}
    52dc:	4690      	mov	r8, r2
    52de:	469a      	mov	sl, r3
    52e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    52e2:	46c0      	nop			; (mov r8, r8)
    52e4:	2000004c 	.word	0x2000004c
    52e8:	20000114 	.word	0x20000114
    52ec:	2000011c 	.word	0x2000011c
    52f0:	00008679 	.word	0x00008679

000052f4 <check_sum>:
		//}
	//}
//}

uint8_t check_sum(uint8_t *buffer, uint8_t idx)
{
    52f4:	b510      	push	{r4, lr}
	uint8_t i = 0;
	uint8_t checksum = 0;
	for (i = 0; i < idx-1;i++)
    52f6:	3901      	subs	r1, #1
    52f8:	2900      	cmp	r1, #0
    52fa:	dd09      	ble.n	5310 <check_sum+0x1c>
    52fc:	2200      	movs	r2, #0
    52fe:	2300      	movs	r3, #0
	{
		checksum += buffer[i];
    5300:	5cc4      	ldrb	r4, [r0, r3]
    5302:	1912      	adds	r2, r2, r4
    5304:	b2d2      	uxtb	r2, r2

uint8_t check_sum(uint8_t *buffer, uint8_t idx)
{
	uint8_t i = 0;
	uint8_t checksum = 0;
	for (i = 0; i < idx-1;i++)
    5306:	3301      	adds	r3, #1
    5308:	b2db      	uxtb	r3, r3
    530a:	428b      	cmp	r3, r1
    530c:	dbf8      	blt.n	5300 <check_sum+0xc>
    530e:	e000      	b.n	5312 <check_sum+0x1e>
//}

uint8_t check_sum(uint8_t *buffer, uint8_t idx)
{
	uint8_t i = 0;
	uint8_t checksum = 0;
    5310:	2200      	movs	r2, #0
	for (i = 0; i < idx-1;i++)
	{
		checksum += buffer[i];
	}
	return 0x100-checksum;
    5312:	4250      	negs	r0, r2
    5314:	b2c0      	uxtb	r0, r0
}
    5316:	bd10      	pop	{r4, pc}

00005318 <send_message>:

void send_message(uint8_t * buffer, uint8_t idx)
{
    5318:	b5f0      	push	{r4, r5, r6, r7, lr}
    531a:	4657      	mov	r7, sl
    531c:	464e      	mov	r6, r9
    531e:	4645      	mov	r5, r8
    5320:	b4e0      	push	{r5, r6, r7}
    5322:	0007      	movs	r7, r0
    5324:	000d      	movs	r5, r1
	uint8_t i;
	uint8_t length = idx;
	for (i=0;i<((idx-1)>>3)+1;i++)
    5326:	1e4e      	subs	r6, r1, #1
    5328:	10f6      	asrs	r6, r6, #3
    532a:	3601      	adds	r6, #1
    532c:	2e00      	cmp	r6, #0
    532e:	dd1d      	ble.n	536c <send_message+0x54>
    5330:	2100      	movs	r1, #0
    5332:	2400      	movs	r4, #0
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),8);
			length = length - 8;
		}
		else
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),length);
    5334:	4b10      	ldr	r3, [pc, #64]	; (5378 <send_message+0x60>)
    5336:	469a      	mov	sl, r3
	uint8_t length = idx;
	for (i=0;i<((idx-1)>>3)+1;i++)
	{
		if (length > 8)
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),8);
    5338:	4699      	mov	r9, r3
		else
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),length);
		}
		//delay_us(250);
		delay_us(500);
    533a:	4b10      	ldr	r3, [pc, #64]	; (537c <send_message+0x64>)
    533c:	4698      	mov	r8, r3
{
	uint8_t i;
	uint8_t length = idx;
	for (i=0;i<((idx-1)>>3)+1;i++)
	{
		if (length > 8)
    533e:	2d08      	cmp	r5, #8
    5340:	d907      	bls.n	5352 <send_message+0x3a>
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),8);
    5342:	00c9      	lsls	r1, r1, #3
    5344:	1879      	adds	r1, r7, r1
    5346:	2208      	movs	r2, #8
    5348:	2001      	movs	r0, #1
    534a:	47c8      	blx	r9
			length = length - 8;
    534c:	3d08      	subs	r5, #8
    534e:	b2ed      	uxtb	r5, r5
    5350:	e004      	b.n	535c <send_message+0x44>
		}
		else
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),length);
    5352:	00c9      	lsls	r1, r1, #3
    5354:	1879      	adds	r1, r7, r1
    5356:	002a      	movs	r2, r5
    5358:	2001      	movs	r0, #1
    535a:	47d0      	blx	sl
		}
		//delay_us(250);
		delay_us(500);
    535c:	20fa      	movs	r0, #250	; 0xfa
    535e:	0040      	lsls	r0, r0, #1
    5360:	47c0      	blx	r8

void send_message(uint8_t * buffer, uint8_t idx)
{
	uint8_t i;
	uint8_t length = idx;
	for (i=0;i<((idx-1)>>3)+1;i++)
    5362:	3401      	adds	r4, #1
    5364:	b2e4      	uxtb	r4, r4
    5366:	1e21      	subs	r1, r4, #0
    5368:	42b1      	cmp	r1, r6
    536a:	dbe8      	blt.n	533e <send_message+0x26>
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),length);
		}
		//delay_us(250);
		delay_us(500);
	}
}
    536c:	bc1c      	pop	{r2, r3, r4}
    536e:	4690      	mov	r8, r2
    5370:	4699      	mov	r9, r3
    5372:	46a2      	mov	sl, r4
    5374:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5376:	46c0      	nop			; (mov r8, r8)
    5378:	0000512d 	.word	0x0000512d
    537c:	00008679 	.word	0x00008679

00005380 <address_answer>:
		}
	}
}

void address_answer(void)
{
    5380:	b510      	push	{r4, lr}
    5382:	b084      	sub	sp, #16
	uint8_t Send_buffer[10];
	Send_buffer[0] = 0x55;
    5384:	ac01      	add	r4, sp, #4
    5386:	2355      	movs	r3, #85	; 0x55
    5388:	7023      	strb	r3, [r4, #0]
	Send_buffer[1] = ID_address;
    538a:	4b0b      	ldr	r3, [pc, #44]	; (53b8 <address_answer+0x38>)
    538c:	781b      	ldrb	r3, [r3, #0]
    538e:	7063      	strb	r3, [r4, #1]
	Send_buffer[2] = Sequence_ID;
    5390:	4a0a      	ldr	r2, [pc, #40]	; (53bc <address_answer+0x3c>)
    5392:	7812      	ldrb	r2, [r2, #0]
    5394:	70a2      	strb	r2, [r4, #2]
	Send_buffer[3] = 0x01;
    5396:	2201      	movs	r2, #1
    5398:	70e2      	strb	r2, [r4, #3]
	Send_buffer[4] = 0x58;
    539a:	3257      	adds	r2, #87	; 0x57
    539c:	7122      	strb	r2, [r4, #4]
	Send_buffer[5] = ID_address;    // 
    539e:	7163      	strb	r3, [r4, #5]
	Send_buffer[6] = check_sum(Send_buffer+3,4);
    53a0:	2104      	movs	r1, #4
    53a2:	466b      	mov	r3, sp
    53a4:	1dd8      	adds	r0, r3, #7
    53a6:	4b06      	ldr	r3, [pc, #24]	; (53c0 <address_answer+0x40>)
    53a8:	4798      	blx	r3
    53aa:	71a0      	strb	r0, [r4, #6]
	send_message(Send_buffer,7);
    53ac:	2107      	movs	r1, #7
    53ae:	0020      	movs	r0, r4
    53b0:	4b04      	ldr	r3, [pc, #16]	; (53c4 <address_answer+0x44>)
    53b2:	4798      	blx	r3
}
    53b4:	b004      	add	sp, #16
    53b6:	bd10      	pop	{r4, pc}
    53b8:	20000f5d 	.word	0x20000f5d
    53bc:	20000fc0 	.word	0x20000fc0
    53c0:	000052f5 	.word	0x000052f5
    53c4:	00005319 	.word	0x00005319

000053c8 <profile_answer>:

void profile_answer(void)
{
    53c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    53ca:	465f      	mov	r7, fp
    53cc:	4656      	mov	r6, sl
    53ce:	464d      	mov	r5, r9
    53d0:	4644      	mov	r4, r8
    53d2:	b4f0      	push	{r4, r5, r6, r7}
	profile_data[0] = 0x55;
    53d4:	4c7d      	ldr	r4, [pc, #500]	; (55cc <profile_answer+0x204>)
    53d6:	2355      	movs	r3, #85	; 0x55
    53d8:	7023      	strb	r3, [r4, #0]
	profile_data[1] = ID_address;
    53da:	4b7d      	ldr	r3, [pc, #500]	; (55d0 <profile_answer+0x208>)
    53dc:	781b      	ldrb	r3, [r3, #0]
    53de:	7063      	strb	r3, [r4, #1]
	profile_data[2] = Sequence_ID;
    53e0:	4b7c      	ldr	r3, [pc, #496]	; (55d4 <profile_answer+0x20c>)
    53e2:	781b      	ldrb	r3, [r3, #0]
    53e4:	70a3      	strb	r3, [r4, #2]
	profile_data[3] = 90;
    53e6:	235a      	movs	r3, #90	; 0x5a
    53e8:	70e3      	strb	r3, [r4, #3]
	profile_data[4] = 0xd6;
    53ea:	23d6      	movs	r3, #214	; 0xd6
    53ec:	7123      	strb	r3, [r4, #4]
	profile_data[5] = 13;    //
    53ee:	3bc9      	subs	r3, #201	; 0xc9
    53f0:	7163      	strb	r3, [r4, #5]
	profile_data[6] = 1;
    53f2:	3b0c      	subs	r3, #12
    53f4:	71a3      	strb	r3, [r4, #6]
	profile_data[7] = 6300&0Xff;    //
    53f6:	279c      	movs	r7, #156	; 0x9c
    53f8:	71e7      	strb	r7, [r4, #7]
	profile_data[8] = 6300>>8;
    53fa:	2218      	movs	r2, #24
    53fc:	7222      	strb	r2, [r4, #8]
	profile_data[9] = 4810&0xff;    // 
    53fe:	32b2      	adds	r2, #178	; 0xb2
    5400:	7262      	strb	r2, [r4, #9]
	profile_data[10] = 4810>>8;
    5402:	3ab8      	subs	r2, #184	; 0xb8
    5404:	72a2      	strb	r2, [r4, #10]
	profile_data[11] = 45;    //
    5406:	321b      	adds	r2, #27
    5408:	4692      	mov	sl, r2
    540a:	72e2      	strb	r2, [r4, #11]
	profile_data[12] = -10;    //
    540c:	22f6      	movs	r2, #246	; 0xf6
    540e:	7322      	strb	r2, [r4, #12]
	
	profile_data[13] = 'S';    //
    5410:	3aa3      	subs	r2, #163	; 0xa3
    5412:	7362      	strb	r2, [r4, #13]
	profile_data[14] = 'C';
    5414:	2243      	movs	r2, #67	; 0x43
    5416:	73a2      	strb	r2, [r4, #14]
	profile_data[15] = 'U';
    5418:	2255      	movs	r2, #85	; 0x55
    541a:	73e2      	strb	r2, [r4, #15]
	profile_data[16] = 'D';
    541c:	2244      	movs	r2, #68	; 0x44
    541e:	7422      	strb	r2, [r4, #16]
	profile_data[17] = 'D';
    5420:	2244      	movs	r2, #68	; 0x44
    5422:	7462      	strb	r2, [r4, #17]
	profile_data[18] = 'L';
    5424:	224c      	movs	r2, #76	; 0x4c
    5426:	74a2      	strb	r2, [r4, #18]
	profile_data[19] = 'K';
    5428:	224b      	movs	r2, #75	; 0x4b
    542a:	74e2      	strb	r2, [r4, #19]
	profile_data[20] = 'J';
    542c:	224a      	movs	r2, #74	; 0x4a
    542e:	7522      	strb	r2, [r4, #20]
	
	profile_data[21] = 'E';    //
    5430:	2245      	movs	r2, #69	; 0x45
    5432:	7562      	strb	r2, [r4, #21]
	profile_data[22] = 'S';
    5434:	2253      	movs	r2, #83	; 0x53
    5436:	75a2      	strb	r2, [r4, #22]
	profile_data[23] = '4';
    5438:	2234      	movs	r2, #52	; 0x34
    543a:	4690      	mov	r8, r2
    543c:	75e2      	strb	r2, [r4, #23]
	profile_data[24] = '8';
    543e:	2638      	movs	r6, #56	; 0x38
    5440:	7626      	strb	r6, [r4, #24]
	profile_data[25] = '6';
    5442:	2236      	movs	r2, #54	; 0x36
    5444:	4694      	mov	ip, r2
    5446:	7662      	strb	r2, [r4, #25]
	profile_data[26] = '3';
    5448:	2233      	movs	r2, #51	; 0x33
    544a:	4691      	mov	r9, r2
    544c:	76a2      	strb	r2, [r4, #26]
	profile_data[27] = ' ';
    544e:	2020      	movs	r0, #32
    5450:	76e0      	strb	r0, [r4, #27]
	profile_data[28] = ' ';	
    5452:	7720      	strb	r0, [r4, #28]
	
	profile_data[29] = 8807&0xff;    // 2017.3.7
    5454:	2267      	movs	r2, #103	; 0x67
    5456:	7762      	strb	r2, [r4, #29]
	profile_data[30] = 8807>>8;
    5458:	3a45      	subs	r2, #69	; 0x45
    545a:	77a2      	strb	r2, [r4, #30]
	
	profile_data[31] = 0x48;    //S/N
    545c:	2148      	movs	r1, #72	; 0x48
    545e:	77e1      	strb	r1, [r4, #31]
	profile_data[32] = 0x63;
    5460:	2163      	movs	r1, #99	; 0x63
    5462:	5421      	strb	r1, [r4, r0]
	
	profile_data[33] = 1;    //
    5464:	3942      	subs	r1, #66	; 0x42
    5466:	5463      	strb	r3, [r4, r1]
	profile_data[34] = 1;    //F/W version
    5468:	54a3      	strb	r3, [r4, r2]
	profile_data[35] = 1;    // version
    546a:	3201      	adds	r2, #1
    546c:	54a3      	strb	r3, [r4, r2]
	profile_data[36] = 1;    //version
    546e:	3201      	adds	r2, #1
    5470:	54a3      	strb	r3, [r4, r2]
	
	profile_data[37] = CHG_Release_Soc&0xff;    //SOC
    5472:	3201      	adds	r2, #1
    5474:	391f      	subs	r1, #31
    5476:	54a1      	strb	r1, [r4, r2]
	profile_data[38] = CHG_Release_Soc>>8;	
    5478:	2126      	movs	r1, #38	; 0x26
    547a:	2200      	movs	r2, #0
    547c:	5462      	strb	r2, [r4, r1]
	
	profile_data[39] = 5;    //SOC
    547e:	3921      	subs	r1, #33	; 0x21
    5480:	468b      	mov	fp, r1
    5482:	3122      	adds	r1, #34	; 0x22
    5484:	465a      	mov	r2, fp
    5486:	5462      	strb	r2, [r4, r1]
	profile_data[40] = 0;
    5488:	3101      	adds	r1, #1
    548a:	2200      	movs	r2, #0
    548c:	5462      	strb	r2, [r4, r1]
		
	profile_data[41] = 412&0xff;    //CV1
    548e:	3101      	adds	r1, #1
    5490:	5467      	strb	r7, [r4, r1]
	profile_data[42] = 412>>8;
    5492:	3101      	adds	r1, #1
    5494:	5463      	strb	r3, [r4, r1]
		
	profile_data[43] = 410&0xff;    //CV2
    5496:	229a      	movs	r2, #154	; 0x9a
    5498:	3101      	adds	r1, #1
    549a:	5462      	strb	r2, [r4, r1]
	profile_data[44] = 410>>8;		
    549c:	3101      	adds	r1, #1
    549e:	5463      	strb	r3, [r4, r1]

	profile_data[45] = 408&0xff;    //CV3
    54a0:	2298      	movs	r2, #152	; 0x98
    54a2:	4693      	mov	fp, r2
    54a4:	4652      	mov	r2, sl
    54a6:	465d      	mov	r5, fp
    54a8:	54a5      	strb	r5, [r4, r2]
	profile_data[46] = 408>>8;
    54aa:	3201      	adds	r2, #1
    54ac:	54a3      	strb	r3, [r4, r2]

	profile_data[47] = 412&0xff;    //CV4
    54ae:	3201      	adds	r2, #1
    54b0:	54a7      	strb	r7, [r4, r2]
	profile_data[48] = 412>>8;
    54b2:	3f6c      	subs	r7, #108	; 0x6c
    54b4:	55e3      	strb	r3, [r4, r7]

	profile_data[49] = 300&0xff;    //
    54b6:	3701      	adds	r7, #1
    54b8:	55e1      	strb	r1, [r4, r7]
	profile_data[50] = 300>>8;
    54ba:	3701      	adds	r7, #1
    54bc:	55e3      	strb	r3, [r4, r7]
	
	profile_data[51] = 5408&0xff;    //1
    54be:	464a      	mov	r2, r9
    54c0:	54a0      	strb	r0, [r4, r2]
	profile_data[52] = 5408>>8;
    54c2:	3a1e      	subs	r2, #30
    54c4:	4691      	mov	r9, r2
    54c6:	4642      	mov	r2, r8
    54c8:	4648      	mov	r0, r9
    54ca:	54a0      	strb	r0, [r4, r2]
	
	profile_data[53] = 3900&0xff;    //1
    54cc:	3208      	adds	r2, #8
    54ce:	4692      	mov	sl, r2
    54d0:	2035      	movs	r0, #53	; 0x35
    54d2:	5422      	strb	r2, [r4, r0]
	profile_data[54] = 3900>>8;
    54d4:	220f      	movs	r2, #15
    54d6:	4690      	mov	r8, r2
    54d8:	4662      	mov	r2, ip
    54da:	4640      	mov	r0, r8
    54dc:	54a0      	strb	r0, [r4, r2]

	profile_data[55] = 5460&0xff;    //2
    54de:	321e      	adds	r2, #30
    54e0:	4693      	mov	fp, r2
    54e2:	3a1d      	subs	r2, #29
    54e4:	4658      	mov	r0, fp
    54e6:	54a0      	strb	r0, [r4, r2]
	profile_data[56] = 5460>>8;
    54e8:	464a      	mov	r2, r9
    54ea:	55a2      	strb	r2, [r4, r6]
	
	profile_data[57] = 3640&0xff;    //2
    54ec:	2239      	movs	r2, #57	; 0x39
    54ee:	54a6      	strb	r6, [r4, r2]
	profile_data[58] = 3640>>8;	
    54f0:	3a2b      	subs	r2, #43	; 0x2b
    54f2:	3602      	adds	r6, #2
    54f4:	55a2      	strb	r2, [r4, r6]
	
	profile_data[59] = 300&0xff;    //
    54f6:	3601      	adds	r6, #1
    54f8:	55a1      	strb	r1, [r4, r6]
	profile_data[60] = 300>>8;	
    54fa:	4652      	mov	r2, sl
    54fc:	54a3      	strb	r3, [r4, r2]
	
	profile_data[61] = 300&0xff;    //
    54fe:	3602      	adds	r6, #2
    5500:	55a1      	strb	r1, [r4, r6]
	profile_data[62] = 300>>8;	
    5502:	3601      	adds	r6, #1
    5504:	55a3      	strb	r3, [r4, r6]
	
	profile_data[63] = 450&0xff;    //
    5506:	3684      	adds	r6, #132	; 0x84
    5508:	3203      	adds	r2, #3
    550a:	54a6      	strb	r6, [r4, r2]
	profile_data[64] = 450>>8;
    550c:	3201      	adds	r2, #1
    550e:	54a3      	strb	r3, [r4, r2]
	
	profile_data[65] = 450&0xff;    //
    5510:	3201      	adds	r2, #1
    5512:	54a6      	strb	r6, [r4, r2]
	profile_data[66] = 450>>8;
    5514:	3e80      	subs	r6, #128	; 0x80
    5516:	55a3      	strb	r3, [r4, r6]
	
	profile_data[67] = 50;    //
    5518:	3202      	adds	r2, #2
    551a:	54a7      	strb	r7, [r4, r2]
	profile_data[68] = 35;	 //
    551c:	3a20      	subs	r2, #32
    551e:	2044      	movs	r0, #68	; 0x44
    5520:	5422      	strb	r2, [r4, r0]
	profile_data[69] = 15;    //
    5522:	2245      	movs	r2, #69	; 0x45
    5524:	4645      	mov	r5, r8
    5526:	54a5      	strb	r5, [r4, r2]
	profile_data[70] = 0;    //SOC
    5528:	2546      	movs	r5, #70	; 0x46
    552a:	2200      	movs	r2, #0
    552c:	5562      	strb	r2, [r4, r5]
	
	profile_data[71] = 630&0xff;    //1C 
    552e:	3744      	adds	r7, #68	; 0x44
    5530:	3605      	adds	r6, #5
    5532:	55a7      	strb	r7, [r4, r6]
	profile_data[72] = 630>>8;
    5534:	2248      	movs	r2, #72	; 0x48
    5536:	3e45      	subs	r6, #69	; 0x45
    5538:	54a6      	strb	r6, [r4, r2]
	
	profile_data[73] = 300&0xff;    //1
    553a:	2649      	movs	r6, #73	; 0x49
    553c:	55a1      	strb	r1, [r4, r6]
	profile_data[74] = 300>>8;
    553e:	3202      	adds	r2, #2
    5540:	54a3      	strb	r3, [r4, r2]

	profile_data[75] = 200&0xff;    //2
    5542:	3752      	adds	r7, #82	; 0x52
    5544:	3201      	adds	r2, #1
    5546:	54a7      	strb	r7, [r4, r2]
	profile_data[76] = 200>>8;
    5548:	3201      	adds	r2, #1
    554a:	2000      	movs	r0, #0
    554c:	54a0      	strb	r0, [r4, r2]
	
	profile_data[77] = 150&0xff;    //3
    554e:	364d      	adds	r6, #77	; 0x4d
    5550:	3201      	adds	r2, #1
    5552:	54a6      	strb	r6, [r4, r2]
	profile_data[78] = 150>>8;
    5554:	3201      	adds	r2, #1
    5556:	2000      	movs	r0, #0
    5558:	54a0      	strb	r0, [r4, r2]
	
	profile_data[79] = 150&0xff;    //4
    555a:	3201      	adds	r2, #1
    555c:	54a6      	strb	r6, [r4, r2]
	profile_data[80] = 150>>8;
    555e:	3201      	adds	r2, #1
    5560:	4694      	mov	ip, r2
    5562:	2000      	movs	r0, #0
    5564:	54a0      	strb	r0, [r4, r2]
	
	profile_data[81] = 300&0xff;    //1
    5566:	3201      	adds	r2, #1
    5568:	54a1      	strb	r1, [r4, r2]
	profile_data[82] = 300>>8;
    556a:	3201      	adds	r2, #1
    556c:	54a3      	strb	r3, [r4, r2]

	profile_data[83] = 200&0xff;    //2
    556e:	3201      	adds	r2, #1
    5570:	54a7      	strb	r7, [r4, r2]
	profile_data[84] = 200>>8;
    5572:	2200      	movs	r2, #0
    5574:	4658      	mov	r0, fp
    5576:	5422      	strb	r2, [r4, r0]
	
	profile_data[85] = 150&0xff;    //3
    5578:	2255      	movs	r2, #85	; 0x55
    557a:	54a6      	strb	r6, [r4, r2]
	profile_data[86] = 150>>8;
    557c:	3002      	adds	r0, #2
    557e:	2200      	movs	r2, #0
    5580:	5422      	strb	r2, [r4, r0]
	
	profile_data[87] = 300&0xff;    //4
    5582:	3001      	adds	r0, #1
    5584:	5421      	strb	r1, [r4, r0]
	profile_data[88] = 300>>8;
    5586:	312c      	adds	r1, #44	; 0x2c
    5588:	5463      	strb	r3, [r4, r1]
	
	profile_data[89] = 90;    //DOD1
    558a:	3358      	adds	r3, #88	; 0x58
    558c:	225a      	movs	r2, #90	; 0x5a
    558e:	54e2      	strb	r2, [r4, r3]
	profile_data[90] = 80;    //DOD2
    5590:	3301      	adds	r3, #1
    5592:	4662      	mov	r2, ip
    5594:	54e2      	strb	r2, [r4, r3]
	profile_data[91] = 70;    //DOD3
    5596:	3301      	adds	r3, #1
    5598:	54e5      	strb	r5, [r4, r3]
	profile_data[92] = 70;    //DOD4
    559a:	3301      	adds	r3, #1
    559c:	54e5      	strb	r5, [r4, r3]
	
	profile_data[93] = 0;    //lot rank
    559e:	3301      	adds	r3, #1
    55a0:	2200      	movs	r2, #0
    55a2:	54e2      	strb	r2, [r4, r3]
	profile_data[94] = 0;
    55a4:	3301      	adds	r3, #1
    55a6:	2200      	movs	r2, #0
    55a8:	54e2      	strb	r2, [r4, r3]
	
	profile_data[95] = check_sum(profile_data+3,93);
    55aa:	1ce0      	adds	r0, r4, #3
    55ac:	3105      	adds	r1, #5
    55ae:	4b0a      	ldr	r3, [pc, #40]	; (55d8 <profile_answer+0x210>)
    55b0:	4798      	blx	r3
    55b2:	235f      	movs	r3, #95	; 0x5f
    55b4:	54e0      	strb	r0, [r4, r3]
	
	send_message(profile_data,96);
    55b6:	2160      	movs	r1, #96	; 0x60
    55b8:	0020      	movs	r0, r4
    55ba:	4b08      	ldr	r3, [pc, #32]	; (55dc <profile_answer+0x214>)
    55bc:	4798      	blx	r3
}
    55be:	bc3c      	pop	{r2, r3, r4, r5}
    55c0:	4690      	mov	r8, r2
    55c2:	4699      	mov	r9, r3
    55c4:	46a2      	mov	sl, r4
    55c6:	46ab      	mov	fp, r5
    55c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    55ca:	46c0      	nop			; (mov r8, r8)
    55cc:	20000050 	.word	0x20000050
    55d0:	20000f5d 	.word	0x20000f5d
    55d4:	20000fc0 	.word	0x20000fc0
    55d8:	000052f5 	.word	0x000052f5
    55dc:	00005319 	.word	0x00005319

000055e0 <battery_answer>:

void battery_answer(void)
{
    55e0:	b510      	push	{r4, lr}
	send_message(battery_data,55);
    55e2:	2137      	movs	r1, #55	; 0x37
    55e4:	4801      	ldr	r0, [pc, #4]	; (55ec <battery_answer+0xc>)
    55e6:	4b02      	ldr	r3, [pc, #8]	; (55f0 <battery_answer+0x10>)
    55e8:	4798      	blx	r3
}
    55ea:	bd10      	pop	{r4, pc}
    55ec:	200000d0 	.word	0x200000d0
    55f0:	00005319 	.word	0x00005319

000055f4 <latch_answer>:

void latch_answer(void)
{
    55f4:	b510      	push	{r4, lr}
    55f6:	b084      	sub	sp, #16
	uint8_t Send_buffer[10];
	Send_buffer[0] = 0x55;
    55f8:	ac01      	add	r4, sp, #4
    55fa:	2355      	movs	r3, #85	; 0x55
    55fc:	7023      	strb	r3, [r4, #0]
	Send_buffer[1] = ID_address;
    55fe:	4b0c      	ldr	r3, [pc, #48]	; (5630 <latch_answer+0x3c>)
    5600:	781b      	ldrb	r3, [r3, #0]
    5602:	7063      	strb	r3, [r4, #1]
	Send_buffer[2] = Sequence_ID;
    5604:	4b0b      	ldr	r3, [pc, #44]	; (5634 <latch_answer+0x40>)
    5606:	781b      	ldrb	r3, [r3, #0]
    5608:	70a3      	strb	r3, [r4, #2]
	Send_buffer[3] = 0x01;
    560a:	2301      	movs	r3, #1
    560c:	70e3      	strb	r3, [r4, #3]
	Send_buffer[4] = 0x58;
    560e:	3357      	adds	r3, #87	; 0x57
    5610:	7123      	strb	r3, [r4, #4]
	Send_buffer[5] = Latch_id;    // 
    5612:	4b09      	ldr	r3, [pc, #36]	; (5638 <latch_answer+0x44>)
    5614:	781b      	ldrb	r3, [r3, #0]
    5616:	7163      	strb	r3, [r4, #5]
	Send_buffer[6] = check_sum(Send_buffer+3,4);
    5618:	2104      	movs	r1, #4
    561a:	466b      	mov	r3, sp
    561c:	1dd8      	adds	r0, r3, #7
    561e:	4b07      	ldr	r3, [pc, #28]	; (563c <latch_answer+0x48>)
    5620:	4798      	blx	r3
    5622:	71a0      	strb	r0, [r4, #6]
	send_message(Send_buffer,7);
    5624:	2107      	movs	r1, #7
    5626:	0020      	movs	r0, r4
    5628:	4b05      	ldr	r3, [pc, #20]	; (5640 <latch_answer+0x4c>)
    562a:	4798      	blx	r3
}
    562c:	b004      	add	sp, #16
    562e:	bd10      	pop	{r4, pc}
    5630:	20000f5d 	.word	0x20000f5d
    5634:	20000fc0 	.word	0x20000fc0
    5638:	20000f64 	.word	0x20000f64
    563c:	000052f5 	.word	0x000052f5
    5640:	00005319 	.word	0x00005319

00005644 <battery_load>:
{
	
}

void battery_load(void)
{
    5644:	b5f0      	push	{r4, r5, r6, r7, lr}
    5646:	4647      	mov	r7, r8
    5648:	b480      	push	{r7}
	int16_t current_temp = 0;
	uint16_t V_temp = 0;
	uint32_t DCH_CHG_temp = 0;
	
	battery_data[0] = 0x55;
    564a:	4c60      	ldr	r4, [pc, #384]	; (57cc <battery_load+0x188>)
    564c:	2355      	movs	r3, #85	; 0x55
    564e:	7023      	strb	r3, [r4, #0]
	battery_data[1] = ID_address;
    5650:	4b5f      	ldr	r3, [pc, #380]	; (57d0 <battery_load+0x18c>)
    5652:	781b      	ldrb	r3, [r3, #0]
    5654:	7063      	strb	r3, [r4, #1]
	//battery_data[2] = Sequence_ID;
	battery_data[3] = 49;
    5656:	2631      	movs	r6, #49	; 0x31
    5658:	70e6      	strb	r6, [r4, #3]
	battery_data[4] = 0xD5;
    565a:	23d5      	movs	r3, #213	; 0xd5
    565c:	7123      	strb	r3, [r4, #4]
	battery_data[5] = Latch_id; //  latch id
    565e:	4b5d      	ldr	r3, [pc, #372]	; (57d4 <battery_load+0x190>)
    5660:	781b      	ldrb	r3, [r3, #0]
    5662:	7163      	strb	r3, [r4, #5]
	battery_data[6] = g_sys_cap.val.full_cap;//
    5664:	4b5c      	ldr	r3, [pc, #368]	; (57d8 <battery_load+0x194>)
    5666:	881a      	ldrh	r2, [r3, #0]
    5668:	71a2      	strb	r2, [r4, #6]
	battery_data[7] = g_sys_cap.val.full_cap >> 8;	
    566a:	881a      	ldrh	r2, [r3, #0]
    566c:	0a12      	lsrs	r2, r2, #8
    566e:	71e2      	strb	r2, [r4, #7]
	battery_data[8] = g_sys_cap.val.cap_val;//
    5670:	685a      	ldr	r2, [r3, #4]
    5672:	7222      	strb	r2, [r4, #8]
	battery_data[9] = g_sys_cap.val.cap_val>>8;
    5674:	685a      	ldr	r2, [r3, #4]
    5676:	1212      	asrs	r2, r2, #8
    5678:	7262      	strb	r2, [r4, #9]
	battery_data[10] = g_sys_cap.val.bat_cycle_cnt;//
    567a:	8c9a      	ldrh	r2, [r3, #36]	; 0x24
    567c:	72a2      	strb	r2, [r4, #10]
	battery_data[11] = g_sys_cap.val.bat_cycle_cnt>>8;
    567e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    5680:	0a1b      	lsrs	r3, r3, #8
    5682:	72e3      	strb	r3, [r4, #11]
	current_temp = nADC_CURRENT *1800/32768;//
    5684:	4b55      	ldr	r3, [pc, #340]	; (57dc <battery_load+0x198>)
    5686:	2200      	movs	r2, #0
    5688:	5e9a      	ldrsh	r2, [r3, r2]
    568a:	23e1      	movs	r3, #225	; 0xe1
    568c:	00db      	lsls	r3, r3, #3
    568e:	435a      	muls	r2, r3
    5690:	17d3      	asrs	r3, r2, #31
    5692:	045b      	lsls	r3, r3, #17
    5694:	0c5b      	lsrs	r3, r3, #17
    5696:	189b      	adds	r3, r3, r2
    5698:	13db      	asrs	r3, r3, #15
	battery_data[12] =  current_temp;
    569a:	7323      	strb	r3, [r4, #12]
	battery_data[13] =  current_temp>>8;
    569c:	121b      	asrs	r3, r3, #8
    569e:	7363      	strb	r3, [r4, #13]
	battery_data[14] =  ( TEMP_3_BAT + TEMP_4_BAT + TEMP_5_BAT )/3;//
    56a0:	4b4f      	ldr	r3, [pc, #316]	; (57e0 <battery_load+0x19c>)
    56a2:	2000      	movs	r0, #0
    56a4:	5618      	ldrsb	r0, [r3, r0]
    56a6:	4b4f      	ldr	r3, [pc, #316]	; (57e4 <battery_load+0x1a0>)
    56a8:	781b      	ldrb	r3, [r3, #0]
    56aa:	b25b      	sxtb	r3, r3
    56ac:	18c0      	adds	r0, r0, r3
    56ae:	4b4e      	ldr	r3, [pc, #312]	; (57e8 <battery_load+0x1a4>)
    56b0:	781b      	ldrb	r3, [r3, #0]
    56b2:	b25b      	sxtb	r3, r3
    56b4:	18c0      	adds	r0, r0, r3
    56b6:	4f4d      	ldr	r7, [pc, #308]	; (57ec <battery_load+0x1a8>)
    56b8:	2103      	movs	r1, #3
    56ba:	47b8      	blx	r7
    56bc:	73a0      	strb	r0, [r4, #14]
	battery_data[15] = nADC_TMONI_BAT_MIN;//
    56be:	4b4c      	ldr	r3, [pc, #304]	; (57f0 <battery_load+0x1ac>)
    56c0:	781b      	ldrb	r3, [r3, #0]
    56c2:	73e3      	strb	r3, [r4, #15]
	battery_data[16] = nADC_TMONI_BAT_MAX;//
    56c4:	4b4b      	ldr	r3, [pc, #300]	; (57f4 <battery_load+0x1b0>)
    56c6:	781b      	ldrb	r3, [r3, #0]
    56c8:	7423      	strb	r3, [r4, #16]
	battery_data[17] = 0; //
    56ca:	2500      	movs	r5, #0
    56cc:	7465      	strb	r5, [r4, #17]
	battery_data[18] = 0; //
    56ce:	74a5      	strb	r5, [r4, #18]
	V_temp = nADC_VPACK *6104 / 10000;
    56d0:	4b49      	ldr	r3, [pc, #292]	; (57f8 <battery_load+0x1b4>)
    56d2:	8818      	ldrh	r0, [r3, #0]
    56d4:	4b49      	ldr	r3, [pc, #292]	; (57fc <battery_load+0x1b8>)
    56d6:	4358      	muls	r0, r3
    56d8:	4949      	ldr	r1, [pc, #292]	; (5800 <battery_load+0x1bc>)
    56da:	47b8      	blx	r7
	battery_data[19] = V_temp; // 
    56dc:	74e0      	strb	r0, [r4, #19]
	battery_data[20] = V_temp >> 8;
    56de:	0a00      	lsrs	r0, r0, #8
    56e0:	7520      	strb	r0, [r4, #20]
	V_temp = Total_VBAT *305 / 10000;
    56e2:	4b48      	ldr	r3, [pc, #288]	; (5804 <battery_load+0x1c0>)
    56e4:	8818      	ldrh	r0, [r3, #0]
    56e6:	2332      	movs	r3, #50	; 0x32
    56e8:	33ff      	adds	r3, #255	; 0xff
    56ea:	4698      	mov	r8, r3
    56ec:	4358      	muls	r0, r3
    56ee:	4944      	ldr	r1, [pc, #272]	; (5800 <battery_load+0x1bc>)
    56f0:	47b8      	blx	r7
	battery_data[21] = V_temp; // 
    56f2:	7560      	strb	r0, [r4, #21]
	battery_data[22] = V_temp >> 8;
    56f4:	0a00      	lsrs	r0, r0, #8
    56f6:	75a0      	strb	r0, [r4, #22]
	V_temp = nADC_CELL_MIN *305 / 10000;
    56f8:	4b43      	ldr	r3, [pc, #268]	; (5808 <battery_load+0x1c4>)
    56fa:	8818      	ldrh	r0, [r3, #0]
    56fc:	4643      	mov	r3, r8
    56fe:	4358      	muls	r0, r3
    5700:	493f      	ldr	r1, [pc, #252]	; (5800 <battery_load+0x1bc>)
    5702:	47b8      	blx	r7
	battery_data[23] = V_temp; // 
    5704:	75e0      	strb	r0, [r4, #23]
	battery_data[24] = V_temp >> 8;	
    5706:	0a00      	lsrs	r0, r0, #8
    5708:	7620      	strb	r0, [r4, #24]
	V_temp = nADC_CELL_MAX *305 / 10000;
    570a:	4b40      	ldr	r3, [pc, #256]	; (580c <battery_load+0x1c8>)
    570c:	8818      	ldrh	r0, [r3, #0]
    570e:	4643      	mov	r3, r8
    5710:	4358      	muls	r0, r3
    5712:	493b      	ldr	r1, [pc, #236]	; (5800 <battery_load+0x1bc>)
    5714:	47b8      	blx	r7
	battery_data[25] = V_temp; // 
    5716:	7660      	strb	r0, [r4, #25]
	battery_data[26] = V_temp >> 8;
    5718:	0a00      	lsrs	r0, r0, #8
    571a:	76a0      	strb	r0, [r4, #26]
	
	DCH_CHG_temp = DCH_Val/1000;
    571c:	4b3c      	ldr	r3, [pc, #240]	; (5810 <battery_load+0x1cc>)
    571e:	6818      	ldr	r0, [r3, #0]
    5720:	4f3c      	ldr	r7, [pc, #240]	; (5814 <battery_load+0x1d0>)
    5722:	21fa      	movs	r1, #250	; 0xfa
    5724:	0089      	lsls	r1, r1, #2
    5726:	47b8      	blx	r7
	battery_data[27] = DCH_CHG_temp;    //
    5728:	76e0      	strb	r0, [r4, #27]
	battery_data[28] = DCH_CHG_temp>>8;
    572a:	0a03      	lsrs	r3, r0, #8
    572c:	7723      	strb	r3, [r4, #28]
	battery_data[29] = DCH_CHG_temp>>16;
    572e:	0c03      	lsrs	r3, r0, #16
    5730:	7763      	strb	r3, [r4, #29]
	battery_data[30] = DCH_CHG_temp>>24;
    5732:	0e00      	lsrs	r0, r0, #24
    5734:	77a0      	strb	r0, [r4, #30]
	
	DCH_CHG_temp = CHG_Val/1000;
    5736:	4b38      	ldr	r3, [pc, #224]	; (5818 <battery_load+0x1d4>)
    5738:	6818      	ldr	r0, [r3, #0]
    573a:	21fa      	movs	r1, #250	; 0xfa
    573c:	0089      	lsls	r1, r1, #2
    573e:	47b8      	blx	r7
	battery_data[31] = DCH_CHG_temp;    //
    5740:	77e0      	strb	r0, [r4, #31]
	battery_data[32] = DCH_CHG_temp>>8;
    5742:	0a02      	lsrs	r2, r0, #8
    5744:	2320      	movs	r3, #32
    5746:	54e2      	strb	r2, [r4, r3]
	battery_data[33] = DCH_CHG_temp>>16;
    5748:	0c02      	lsrs	r2, r0, #16
    574a:	3301      	adds	r3, #1
    574c:	54e2      	strb	r2, [r4, r3]
	battery_data[34] = DCH_CHG_temp>>24;	
    574e:	0e00      	lsrs	r0, r0, #24
    5750:	3301      	adds	r3, #1
    5752:	54e0      	strb	r0, [r4, r3]
	
	battery_data[35] = Time_Val;    //
    5754:	4b31      	ldr	r3, [pc, #196]	; (581c <battery_load+0x1d8>)
    5756:	681b      	ldr	r3, [r3, #0]
    5758:	2223      	movs	r2, #35	; 0x23
    575a:	54a3      	strb	r3, [r4, r2]
	battery_data[36] = Time_Val>>8;
    575c:	0a19      	lsrs	r1, r3, #8
    575e:	3201      	adds	r2, #1
    5760:	54a1      	strb	r1, [r4, r2]
	battery_data[37] = Time_Val>>16;
    5762:	0c19      	lsrs	r1, r3, #16
    5764:	3201      	adds	r2, #1
    5766:	54a1      	strb	r1, [r4, r2]
	battery_data[38] = Time_Val>>24;	
    5768:	0e1b      	lsrs	r3, r3, #24
    576a:	3201      	adds	r2, #1
    576c:	54a3      	strb	r3, [r4, r2]
	
	battery_data[39] = 0;    //
    576e:	2327      	movs	r3, #39	; 0x27
    5770:	54e5      	strb	r5, [r4, r3]
	battery_data[40] = 0;
    5772:	3301      	adds	r3, #1
    5774:	54e5      	strb	r5, [r4, r3]

	battery_data[41] = 0;    //
    5776:	3301      	adds	r3, #1
    5778:	54e5      	strb	r5, [r4, r3]
	battery_data[42] = 0;
    577a:	3301      	adds	r3, #1
    577c:	54e5      	strb	r5, [r4, r3]
	
	battery_data[43] = 0;    //
    577e:	3301      	adds	r3, #1
    5780:	54e5      	strb	r5, [r4, r3]
	battery_data[44] = 0;
    5782:	3301      	adds	r3, #1
    5784:	54e5      	strb	r5, [r4, r3]
	
	battery_data[45] = 0;    //TD Flag
    5786:	3301      	adds	r3, #1
    5788:	54e5      	strb	r5, [r4, r3]
	
	battery_data[46] = (AbnormalState.VAL);    // Flag
    578a:	4b25      	ldr	r3, [pc, #148]	; (5820 <battery_load+0x1dc>)
    578c:	681b      	ldr	r3, [r3, #0]
    578e:	3208      	adds	r2, #8
    5790:	54a3      	strb	r3, [r4, r2]
	battery_data[47] = (AbnormalState.VAL)>>8;    // Flag
    5792:	0a19      	lsrs	r1, r3, #8
    5794:	3201      	adds	r2, #1
    5796:	54a1      	strb	r1, [r4, r2]
	battery_data[48] = (AbnormalState.VAL)>>16;    // Flag
    5798:	0c1b      	lsrs	r3, r3, #16
    579a:	3201      	adds	r2, #1
    579c:	54a3      	strb	r3, [r4, r2]
	
	battery_data[49] = BatteryState.VAL;    //
    579e:	4b21      	ldr	r3, [pc, #132]	; (5824 <battery_load+0x1e0>)
    57a0:	781b      	ldrb	r3, [r3, #0]
    57a2:	55a3      	strb	r3, [r4, r6]
	
	battery_data[50] = 0;    //3
    57a4:	2332      	movs	r3, #50	; 0x32
    57a6:	54e5      	strb	r5, [r4, r3]
	battery_data[51] = 0;
    57a8:	3301      	adds	r3, #1
    57aa:	54e5      	strb	r5, [r4, r3]
	
	battery_data[52] = 3445&0xff;    //8%
    57ac:	3245      	adds	r2, #69	; 0x45
    57ae:	3301      	adds	r3, #1
    57b0:	54e2      	strb	r2, [r4, r3]
	battery_data[53] = 3445>>8;
    57b2:	3a68      	subs	r2, #104	; 0x68
    57b4:	3301      	adds	r3, #1
    57b6:	54e2      	strb	r2, [r4, r3]
	
	battery_data[54] = check_sum(battery_data+3,52);
    57b8:	1ce0      	adds	r0, r4, #3
    57ba:	2134      	movs	r1, #52	; 0x34
    57bc:	4b1a      	ldr	r3, [pc, #104]	; (5828 <battery_load+0x1e4>)
    57be:	4798      	blx	r3
    57c0:	2336      	movs	r3, #54	; 0x36
    57c2:	54e0      	strb	r0, [r4, r3]
}
    57c4:	bc04      	pop	{r2}
    57c6:	4690      	mov	r8, r2
    57c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    57ca:	46c0      	nop			; (mov r8, r8)
    57cc:	200000d0 	.word	0x200000d0
    57d0:	20000f5d 	.word	0x20000f5d
    57d4:	20000f64 	.word	0x20000f64
    57d8:	20000f68 	.word	0x20000f68
    57dc:	20000fca 	.word	0x20000fca
    57e0:	20000f96 	.word	0x20000f96
    57e4:	20000f5e 	.word	0x20000f5e
    57e8:	20000f5c 	.word	0x20000f5c
    57ec:	0000a955 	.word	0x0000a955
    57f0:	20000ea4 	.word	0x20000ea4
    57f4:	20001134 	.word	0x20001134
    57f8:	20000f94 	.word	0x20000f94
    57fc:	000017d8 	.word	0x000017d8
    5800:	00002710 	.word	0x00002710
    5804:	20000f60 	.word	0x20000f60
    5808:	20000f62 	.word	0x20000f62
    580c:	20000f9c 	.word	0x20000f9c
    5810:	20000fc4 	.word	0x20000fc4
    5814:	0000a841 	.word	0x0000a841
    5818:	20000f98 	.word	0x20000f98
    581c:	20000fb8 	.word	0x20000fb8
    5820:	20000fac 	.word	0x20000fac
    5824:	20001164 	.word	0x20001164
    5828:	000052f5 	.word	0x000052f5

0000582c <can_process>:
	}
}


void can_process(void)
{
    582c:	b570      	push	{r4, r5, r6, lr}
    582e:	b0c2      	sub	sp, #264	; 0x108
	uint8_t buffer[XMODEM_BUFLEN];
	uint8_t ch;
	uint8_t checksum = 0;
	uint8_t broadcast = 0;
	if (readOffset != writeOffset)
    5830:	4b6c      	ldr	r3, [pc, #432]	; (59e4 <can_process+0x1b8>)
    5832:	681a      	ldr	r2, [r3, #0]
    5834:	4b6c      	ldr	r3, [pc, #432]	; (59e8 <can_process+0x1bc>)
    5836:	681b      	ldr	r3, [r3, #0]
    5838:	429a      	cmp	r2, r3
    583a:	d100      	bne.n	583e <can_process+0x12>
    583c:	e0cf      	b.n	59de <can_process+0x1b2>
	{
		broadcast = 0;
		CanTxBuffer[0] = 0x55;
    583e:	2255      	movs	r2, #85	; 0x55
    5840:	4b6a      	ldr	r3, [pc, #424]	; (59ec <can_process+0x1c0>)
    5842:	701a      	strb	r2, [r3, #0]
		read_bytes(&ch,1);
    5844:	2101      	movs	r1, #1
    5846:	466b      	mov	r3, sp
    5848:	1dd8      	adds	r0, r3, #7
    584a:	4b69      	ldr	r3, [pc, #420]	; (59f0 <can_process+0x1c4>)
    584c:	4798      	blx	r3
		if (ch == 0x55)  // 0x55
    584e:	466b      	mov	r3, sp
    5850:	3307      	adds	r3, #7
    5852:	781b      	ldrb	r3, [r3, #0]
    5854:	2b55      	cmp	r3, #85	; 0x55
    5856:	d000      	beq.n	585a <can_process+0x2e>
    5858:	e0c1      	b.n	59de <can_process+0x1b2>
		{
			read_bytes(&ch,1);
    585a:	2101      	movs	r1, #1
    585c:	466b      	mov	r3, sp
    585e:	1dd8      	adds	r0, r3, #7
    5860:	4b63      	ldr	r3, [pc, #396]	; (59f0 <can_process+0x1c4>)
    5862:	4798      	blx	r3
			if (ch == 0x00)  // 0x00
    5864:	466b      	mov	r3, sp
    5866:	79dc      	ldrb	r4, [r3, #7]
    5868:	2c00      	cmp	r4, #0
    586a:	d136      	bne.n	58da <can_process+0xae>
			{
				read_bytes(&ch,1);
    586c:	2101      	movs	r1, #1
    586e:	466b      	mov	r3, sp
    5870:	1dd8      	adds	r0, r3, #7
    5872:	4b5f      	ldr	r3, [pc, #380]	; (59f0 <can_process+0x1c4>)
    5874:	4798      	blx	r3
				if (ch == 0x00)  // 0x00
    5876:	466b      	mov	r3, sp
    5878:	3307      	adds	r3, #7
    587a:	781b      	ldrb	r3, [r3, #0]
    587c:	2b00      	cmp	r3, #0
    587e:	d000      	beq.n	5882 <can_process+0x56>
    5880:	e0ad      	b.n	59de <can_process+0x1b2>
				{
					read_bytes(&ch,1);   // 
    5882:	2101      	movs	r1, #1
    5884:	466b      	mov	r3, sp
    5886:	1dd8      	adds	r0, r3, #7
    5888:	4b59      	ldr	r3, [pc, #356]	; (59f0 <can_process+0x1c4>)
    588a:	4798      	blx	r3
					if(ch == 0x00)
    588c:	466b      	mov	r3, sp
    588e:	3307      	adds	r3, #7
    5890:	781b      	ldrb	r3, [r3, #0]
    5892:	2b00      	cmp	r3, #0
    5894:	d000      	beq.n	5898 <can_process+0x6c>
    5896:	e0a2      	b.n	59de <can_process+0x1b2>
					{
						read_bytes(&ch,1); 
    5898:	2101      	movs	r1, #1
    589a:	466b      	mov	r3, sp
    589c:	1dd8      	adds	r0, r3, #7
    589e:	4b54      	ldr	r3, [pc, #336]	; (59f0 <can_process+0x1c4>)
    58a0:	4798      	blx	r3
						if(ch == 0x01)
    58a2:	466b      	mov	r3, sp
    58a4:	3307      	adds	r3, #7
    58a6:	781b      	ldrb	r3, [r3, #0]
    58a8:	2b01      	cmp	r3, #1
    58aa:	d000      	beq.n	58ae <can_process+0x82>
    58ac:	e097      	b.n	59de <can_process+0x1b2>
						{
							read_bytes(&ch,1); 
    58ae:	2101      	movs	r1, #1
    58b0:	466b      	mov	r3, sp
    58b2:	1dd8      	adds	r0, r3, #7
    58b4:	4b4e      	ldr	r3, [pc, #312]	; (59f0 <can_process+0x1c4>)
    58b6:	4798      	blx	r3
							if(ch == 0xff)
    58b8:	466b      	mov	r3, sp
    58ba:	3307      	adds	r3, #7
    58bc:	781b      	ldrb	r3, [r3, #0]
    58be:	2bff      	cmp	r3, #255	; 0xff
    58c0:	d000      	beq.n	58c4 <can_process+0x98>
    58c2:	e08c      	b.n	59de <can_process+0x1b2>
							{
								nvm_erase_row(BOOTLOADER_FLAG);
    58c4:	484b      	ldr	r0, [pc, #300]	; (59f4 <can_process+0x1c8>)
    58c6:	4b4c      	ldr	r3, [pc, #304]	; (59f8 <can_process+0x1cc>)
    58c8:	4798      	blx	r3
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
    58ca:	f3bf 8f4f 	dsb	sy
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
  __DSB();                                                     /* Ensure all outstanding memory accesses included
                                                                  buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
    58ce:	4a4b      	ldr	r2, [pc, #300]	; (59fc <can_process+0x1d0>)
    58d0:	4b4b      	ldr	r3, [pc, #300]	; (5a00 <can_process+0x1d4>)
    58d2:	60da      	str	r2, [r3, #12]
    58d4:	f3bf 8f4f 	dsb	sy
    58d8:	e7fe      	b.n	58d8 <can_process+0xac>
							}
						}
					}
				}
			}
			else if(ch == ID_address || ch == 0xff )  //
    58da:	4b4a      	ldr	r3, [pc, #296]	; (5a04 <can_process+0x1d8>)
    58dc:	781b      	ldrb	r3, [r3, #0]
    58de:	42a3      	cmp	r3, r4
    58e0:	d001      	beq.n	58e6 <can_process+0xba>
    58e2:	2cff      	cmp	r4, #255	; 0xff
    58e4:	d17b      	bne.n	59de <can_process+0x1b2>
			{
				if (ch == 0xff)
				{
					broadcast = 1;
				}
				read_bytes(&Sequence_ID,1);   //ID
    58e6:	2101      	movs	r1, #1
    58e8:	4847      	ldr	r0, [pc, #284]	; (5a08 <can_process+0x1dc>)
    58ea:	4d41      	ldr	r5, [pc, #260]	; (59f0 <can_process+0x1c4>)
    58ec:	47a8      	blx	r5
				read_bytes(buffer,1);   // 
    58ee:	2101      	movs	r1, #1
    58f0:	a802      	add	r0, sp, #8
    58f2:	47a8      	blx	r5

				if(buffer[0] <= 9)
    58f4:	ab02      	add	r3, sp, #8
    58f6:	7819      	ldrb	r1, [r3, #0]
    58f8:	2909      	cmp	r1, #9
    58fa:	d870      	bhi.n	59de <can_process+0x1b2>
				{
					read_bytes(buffer+1,buffer[0]+2);
    58fc:	3102      	adds	r1, #2
    58fe:	2009      	movs	r0, #9
    5900:	4468      	add	r0, sp
    5902:	4b3b      	ldr	r3, [pc, #236]	; (59f0 <can_process+0x1c4>)
    5904:	4798      	blx	r3
					checksum = check_sum(buffer,buffer[0]+3);
    5906:	ae02      	add	r6, sp, #8
    5908:	7835      	ldrb	r5, [r6, #0]
    590a:	1ce9      	adds	r1, r5, #3
    590c:	b2c9      	uxtb	r1, r1
    590e:	0030      	movs	r0, r6
    5910:	4b3e      	ldr	r3, [pc, #248]	; (5a0c <can_process+0x1e0>)
    5912:	4798      	blx	r3
					if ( checksum == (buffer[buffer[0]+2]) )
    5914:	1975      	adds	r5, r6, r5
    5916:	78ab      	ldrb	r3, [r5, #2]
    5918:	4283      	cmp	r3, r0
    591a:	d160      	bne.n	59de <can_process+0x1b2>
	uint8_t ch;
	uint8_t checksum = 0;
	uint8_t broadcast = 0;
	if (readOffset != writeOffset)
	{
		broadcast = 0;
    591c:	0023      	movs	r3, r4
    591e:	3bff      	subs	r3, #255	; 0xff
    5920:	425a      	negs	r2, r3
    5922:	4153      	adcs	r3, r2
    5924:	b2da      	uxtb	r2, r3
				{
					read_bytes(buffer+1,buffer[0]+2);
					checksum = check_sum(buffer,buffer[0]+3);
					if ( checksum == (buffer[buffer[0]+2]) )
					{
						switch(buffer[1])
    5926:	ab02      	add	r3, sp, #8
    5928:	785b      	ldrb	r3, [r3, #1]
    592a:	2b58      	cmp	r3, #88	; 0x58
    592c:	d046      	beq.n	59bc <can_process+0x190>
    592e:	b2d9      	uxtb	r1, r3
    5930:	2958      	cmp	r1, #88	; 0x58
    5932:	d804      	bhi.n	593e <can_process+0x112>
    5934:	2b38      	cmp	r3, #56	; 0x38
    5936:	d04f      	beq.n	59d8 <can_process+0x1ac>
    5938:	2b48      	cmp	r3, #72	; 0x48
    593a:	d038      	beq.n	59ae <can_process+0x182>
    593c:	e04f      	b.n	59de <can_process+0x1b2>
    593e:	b2d9      	uxtb	r1, r3
    5940:	29c6      	cmp	r1, #198	; 0xc6
    5942:	d02d      	beq.n	59a0 <can_process+0x174>
    5944:	29ce      	cmp	r1, #206	; 0xce
    5946:	d002      	beq.n	594e <can_process+0x122>
    5948:	29c5      	cmp	r1, #197	; 0xc5
    594a:	d148      	bne.n	59de <can_process+0x1b2>
    594c:	e012      	b.n	5974 <can_process+0x148>
						{
							case 0xCE:
								if (address_assign_flag == 0)
    594e:	4b30      	ldr	r3, [pc, #192]	; (5a10 <can_process+0x1e4>)
    5950:	781b      	ldrb	r3, [r3, #0]
    5952:	2b00      	cmp	r3, #0
    5954:	d143      	bne.n	59de <can_process+0x1b2>
								{
									if (buffer[2] != 0x00 && buffer[2] != 0xff )
    5956:	ab02      	add	r3, sp, #8
    5958:	789a      	ldrb	r2, [r3, #2]
    595a:	1e53      	subs	r3, r2, #1
    595c:	b2db      	uxtb	r3, r3
    595e:	2bfd      	cmp	r3, #253	; 0xfd
    5960:	d83d      	bhi.n	59de <can_process+0x1b2>
									{
										Latch_id = buffer[2];
    5962:	4b2c      	ldr	r3, [pc, #176]	; (5a14 <can_process+0x1e8>)
    5964:	701a      	strb	r2, [r3, #0]
										battery_load();
    5966:	4b2c      	ldr	r3, [pc, #176]	; (5a18 <can_process+0x1ec>)
    5968:	4798      	blx	r3
										if ( broadcast == 0)
    596a:	2cff      	cmp	r4, #255	; 0xff
    596c:	d037      	beq.n	59de <can_process+0x1b2>
										{
											latch_answer();
    596e:	4b2b      	ldr	r3, [pc, #172]	; (5a1c <can_process+0x1f0>)
    5970:	4798      	blx	r3
    5972:	e034      	b.n	59de <can_process+0x1b2>
										}
									}
								}
								break;
							case 0xC5:
								if (address_assign_flag == 0 && broadcast == 0)
    5974:	4b26      	ldr	r3, [pc, #152]	; (5a10 <can_process+0x1e4>)
    5976:	781b      	ldrb	r3, [r3, #0]
    5978:	4313      	orrs	r3, r2
    597a:	d130      	bne.n	59de <can_process+0x1b2>
								{
									battery_data[2] = Sequence_ID;
    597c:	4b22      	ldr	r3, [pc, #136]	; (5a08 <can_process+0x1dc>)
    597e:	781a      	ldrb	r2, [r3, #0]
    5980:	4b27      	ldr	r3, [pc, #156]	; (5a20 <can_process+0x1f4>)
    5982:	709a      	strb	r2, [r3, #2]
									if (Latch_id != buffer[2])
    5984:	ab02      	add	r3, sp, #8
    5986:	789a      	ldrb	r2, [r3, #2]
    5988:	4b22      	ldr	r3, [pc, #136]	; (5a14 <can_process+0x1e8>)
    598a:	781b      	ldrb	r3, [r3, #0]
    598c:	429a      	cmp	r2, r3
    598e:	d004      	beq.n	599a <can_process+0x16e>
									{
										Latch_id = 0xff;
    5990:	22ff      	movs	r2, #255	; 0xff
    5992:	4b20      	ldr	r3, [pc, #128]	; (5a14 <can_process+0x1e8>)
    5994:	701a      	strb	r2, [r3, #0]
										battery_load();
    5996:	4b20      	ldr	r3, [pc, #128]	; (5a18 <can_process+0x1ec>)
    5998:	4798      	blx	r3
									}
									battery_answer();
    599a:	4b22      	ldr	r3, [pc, #136]	; (5a24 <can_process+0x1f8>)
    599c:	4798      	blx	r3
    599e:	e01e      	b.n	59de <can_process+0x1b2>
								}
								break;
							case 0xC6:
								if (address_assign_flag == 0 && broadcast == 0)
    59a0:	4b1b      	ldr	r3, [pc, #108]	; (5a10 <can_process+0x1e4>)
    59a2:	781b      	ldrb	r3, [r3, #0]
    59a4:	4313      	orrs	r3, r2
    59a6:	d11a      	bne.n	59de <can_process+0x1b2>
								{
									profile_answer();
    59a8:	4b1f      	ldr	r3, [pc, #124]	; (5a28 <can_process+0x1fc>)
    59aa:	4798      	blx	r3
    59ac:	e017      	b.n	59de <can_process+0x1b2>
								}
								break;
							case 0x48:
								if (address_assign_flag == 0 && broadcast == 0)
    59ae:	4b18      	ldr	r3, [pc, #96]	; (5a10 <can_process+0x1e4>)
    59b0:	781b      	ldrb	r3, [r3, #0]
    59b2:	4313      	orrs	r3, r2
    59b4:	d113      	bne.n	59de <can_process+0x1b2>
								{
									address_answer();
    59b6:	4b1d      	ldr	r3, [pc, #116]	; (5a2c <can_process+0x200>)
    59b8:	4798      	blx	r3
    59ba:	e010      	b.n	59de <can_process+0x1b2>
								}
								break;
							case 0x58:
								if ( buffer[2] == ID_address && address_assign_flag == 1)
    59bc:	ab02      	add	r3, sp, #8
    59be:	789a      	ldrb	r2, [r3, #2]
    59c0:	4b10      	ldr	r3, [pc, #64]	; (5a04 <can_process+0x1d8>)
    59c2:	781b      	ldrb	r3, [r3, #0]
    59c4:	429a      	cmp	r2, r3
    59c6:	d10a      	bne.n	59de <can_process+0x1b2>
    59c8:	4b11      	ldr	r3, [pc, #68]	; (5a10 <can_process+0x1e4>)
    59ca:	781b      	ldrb	r3, [r3, #0]
    59cc:	2b01      	cmp	r3, #1
    59ce:	d106      	bne.n	59de <can_process+0x1b2>
								{
									address_conflict = 1;
    59d0:	2201      	movs	r2, #1
    59d2:	4b17      	ldr	r3, [pc, #92]	; (5a30 <can_process+0x204>)
    59d4:	701a      	strb	r2, [r3, #0]
    59d6:	e002      	b.n	59de <can_process+0x1b2>
								}
								break;
#ifdef SIMULATION_AFE 
							case 0x38:
								Can_var(buffer);
    59d8:	a802      	add	r0, sp, #8
    59da:	4b16      	ldr	r3, [pc, #88]	; (5a34 <can_process+0x208>)
    59dc:	4798      	blx	r3
					}
				}
			}
		}
	}
}
    59de:	b042      	add	sp, #264	; 0x108
    59e0:	bd70      	pop	{r4, r5, r6, pc}
    59e2:	46c0      	nop			; (mov r8, r8)
    59e4:	2000004c 	.word	0x2000004c
    59e8:	20000114 	.word	0x20000114
    59ec:	20001034 	.word	0x20001034
    59f0:	00005279 	.word	0x00005279
    59f4:	0003fd00 	.word	0x0003fd00
    59f8:	000094f5 	.word	0x000094f5
    59fc:	05fa0004 	.word	0x05fa0004
    5a00:	e000ed00 	.word	0xe000ed00
    5a04:	20000f5d 	.word	0x20000f5d
    5a08:	20000fc0 	.word	0x20000fc0
    5a0c:	000052f5 	.word	0x000052f5
    5a10:	20001165 	.word	0x20001165
    5a14:	20000f64 	.word	0x20000f64
    5a18:	00005645 	.word	0x00005645
    5a1c:	000055f5 	.word	0x000055f5
    5a20:	200000d0 	.word	0x200000d0
    5a24:	000055e1 	.word	0x000055e1
    5a28:	000053c9 	.word	0x000053c9
    5a2c:	00005381 	.word	0x00005381
    5a30:	20000220 	.word	0x20000220
    5a34:	00007681 	.word	0x00007681

00005a38 <Address_Send>:
		
	}
}

void Address_Send(void)
{
    5a38:	b510      	push	{r4, lr}
    5a3a:	b084      	sub	sp, #16
	uint8_t Send_buffer[10];
	Send_buffer[0] = 0x55;
    5a3c:	ac01      	add	r4, sp, #4
    5a3e:	2355      	movs	r3, #85	; 0x55
    5a40:	7023      	strb	r3, [r4, #0]
	Send_buffer[1] = ID_address;
    5a42:	4b0a      	ldr	r3, [pc, #40]	; (5a6c <Address_Send+0x34>)
    5a44:	781b      	ldrb	r3, [r3, #0]
    5a46:	7063      	strb	r3, [r4, #1]
	Send_buffer[2] = 0x00;
    5a48:	2300      	movs	r3, #0
    5a4a:	70a3      	strb	r3, [r4, #2]
	Send_buffer[3] = 0x00;
    5a4c:	70e3      	strb	r3, [r4, #3]
	Send_buffer[4] = 0x48;
    5a4e:	3348      	adds	r3, #72	; 0x48
    5a50:	7123      	strb	r3, [r4, #4]
	Send_buffer[5] = check_sum(Send_buffer+3,3);
    5a52:	2103      	movs	r1, #3
    5a54:	466b      	mov	r3, sp
    5a56:	1dd8      	adds	r0, r3, #7
    5a58:	4b05      	ldr	r3, [pc, #20]	; (5a70 <Address_Send+0x38>)
    5a5a:	4798      	blx	r3
    5a5c:	7160      	strb	r0, [r4, #5]
	send_message(Send_buffer,6);
    5a5e:	2106      	movs	r1, #6
    5a60:	0020      	movs	r0, r4
    5a62:	4b04      	ldr	r3, [pc, #16]	; (5a74 <Address_Send+0x3c>)
    5a64:	4798      	blx	r3
}
    5a66:	b004      	add	sp, #16
    5a68:	bd10      	pop	{r4, pc}
    5a6a:	46c0      	nop			; (mov r8, r8)
    5a6c:	20000f5d 	.word	0x20000f5d
    5a70:	000052f5 	.word	0x000052f5
    5a74:	00005319 	.word	0x00005319

00005a78 <Address_Init>:
	
	battery_data[54] = check_sum(battery_data+3,52);
}

void Address_Init(void)
{
    5a78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5a7a:	464f      	mov	r7, r9
    5a7c:	4646      	mov	r6, r8
    5a7e:	b4c0      	push	{r6, r7}
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    5a80:	2382      	movs	r3, #130	; 0x82
    5a82:	05db      	lsls	r3, r3, #23
    5a84:	6a1b      	ldr	r3, [r3, #32]
	static uint32_t time_count = 0;
	if (ID_END_Read() == false)
    5a86:	065b      	lsls	r3, r3, #25
    5a88:	d40d      	bmi.n	5aa6 <Address_Init+0x2e>
	{
		ID_address = 0x01;
    5a8a:	2201      	movs	r2, #1
    5a8c:	4b28      	ldr	r3, [pc, #160]	; (5b30 <Address_Init+0xb8>)
    5a8e:	701a      	strb	r2, [r3, #0]
		address_assign_flag = 0;
    5a90:	2200      	movs	r2, #0
    5a92:	4b28      	ldr	r3, [pc, #160]	; (5b34 <Address_Init+0xbc>)
    5a94:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    5a96:	2382      	movs	r3, #130	; 0x82
    5a98:	05db      	lsls	r3, r3, #23
    5a9a:	3220      	adds	r2, #32
    5a9c:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
    5a9e:	2280      	movs	r2, #128	; 0x80
    5aa0:	0112      	lsls	r2, r2, #4
    5aa2:	615a      	str	r2, [r3, #20]
    5aa4:	e040      	b.n	5b28 <Address_Init+0xb0>
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    5aa6:	2182      	movs	r1, #130	; 0x82
    5aa8:	05c9      	lsls	r1, r1, #23
		ID_OUT_High();
		COM_RES_Low();
	}
	else
	{
		while(ID_IN_Read() == false);//ID_IN 
    5aaa:	2210      	movs	r2, #16
    5aac:	6a0b      	ldr	r3, [r1, #32]
    5aae:	421a      	tst	r2, r3
    5ab0:	d0fc      	beq.n	5aac <Address_Init+0x34>
		delay_ms(10);
    5ab2:	200a      	movs	r0, #10
    5ab4:	4b20      	ldr	r3, [pc, #128]	; (5b38 <Address_Init+0xc0>)
    5ab6:	4798      	blx	r3
    5ab8:	2182      	movs	r1, #130	; 0x82
    5aba:	05c9      	lsls	r1, r1, #23
		while(ID_IN_Read() == false);//ID_IN 
    5abc:	2210      	movs	r2, #16
    5abe:	6a0b      	ldr	r3, [r1, #32]
    5ac0:	421a      	tst	r2, r3
    5ac2:	d0fc      	beq.n	5abe <Address_Init+0x46>
		
		ID_address = 0x01;
    5ac4:	2201      	movs	r2, #1
    5ac6:	4b1a      	ldr	r3, [pc, #104]	; (5b30 <Address_Init+0xb8>)
    5ac8:	701a      	strb	r2, [r3, #0]
		while( address_assign_flag == 1)
    5aca:	4f1a      	ldr	r7, [pc, #104]	; (5b34 <Address_Init+0xbc>)
		{
			Address_Send();
    5acc:	4b1b      	ldr	r3, [pc, #108]	; (5b3c <Address_Init+0xc4>)
    5ace:	4699      	mov	r9, r3
			time_count = 0;
    5ad0:	4b1b      	ldr	r3, [pc, #108]	; (5b40 <Address_Init+0xc8>)
    5ad2:	4698      	mov	r8, r3
		while(ID_IN_Read() == false);//ID_IN 
		delay_ms(10);
		while(ID_IN_Read() == false);//ID_IN 
		
		ID_address = 0x01;
		while( address_assign_flag == 1)
    5ad4:	e025      	b.n	5b22 <Address_Init+0xaa>
		{
			Address_Send();
    5ad6:	47c8      	blx	r9
			time_count = 0;
    5ad8:	2300      	movs	r3, #0
    5ada:	4642      	mov	r2, r8
    5adc:	6013      	str	r3, [r2, #0]
			address_conflict = 0;
    5ade:	4a19      	ldr	r2, [pc, #100]	; (5b44 <Address_Init+0xcc>)
    5ae0:	7013      	strb	r3, [r2, #0]
			while(address_conflict == 0)
			{
				can_process();
    5ae2:	4e19      	ldr	r6, [pc, #100]	; (5b48 <Address_Init+0xd0>)
				time_count++;
    5ae4:	4c16      	ldr	r4, [pc, #88]	; (5b40 <Address_Init+0xc8>)
				delay_ms(1);
    5ae6:	4d14      	ldr	r5, [pc, #80]	; (5b38 <Address_Init+0xc0>)
			Address_Send();
			time_count = 0;
			address_conflict = 0;
			while(address_conflict == 0)
			{
				can_process();
    5ae8:	47b0      	blx	r6
				time_count++;
    5aea:	6823      	ldr	r3, [r4, #0]
    5aec:	3301      	adds	r3, #1
    5aee:	6023      	str	r3, [r4, #0]
				delay_ms(1);
    5af0:	2001      	movs	r0, #1
    5af2:	47a8      	blx	r5
				if (time_count >= 50)
    5af4:	6823      	ldr	r3, [r4, #0]
    5af6:	2b31      	cmp	r3, #49	; 0x31
    5af8:	d907      	bls.n	5b0a <Address_Init+0x92>
				{
					address_assign_flag = 0;
    5afa:	2200      	movs	r2, #0
    5afc:	4b0d      	ldr	r3, [pc, #52]	; (5b34 <Address_Init+0xbc>)
    5afe:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    5b00:	3220      	adds	r2, #32
    5b02:	2382      	movs	r3, #130	; 0x82
    5b04:	05db      	lsls	r3, r3, #23
    5b06:	619a      	str	r2, [r3, #24]
    5b08:	e00b      	b.n	5b22 <Address_Init+0xaa>
		while( address_assign_flag == 1)
		{
			Address_Send();
			time_count = 0;
			address_conflict = 0;
			while(address_conflict == 0)
    5b0a:	4b0e      	ldr	r3, [pc, #56]	; (5b44 <Address_Init+0xcc>)
    5b0c:	781b      	ldrb	r3, [r3, #0]
    5b0e:	2b00      	cmp	r3, #0
    5b10:	d0ea      	beq.n	5ae8 <Address_Init+0x70>
					address_assign_flag = 0;
					ID_OUT_High();
					break;
				}
			}
			if (address_assign_flag == 1)
    5b12:	4b08      	ldr	r3, [pc, #32]	; (5b34 <Address_Init+0xbc>)
    5b14:	781b      	ldrb	r3, [r3, #0]
    5b16:	2b01      	cmp	r3, #1
    5b18:	d103      	bne.n	5b22 <Address_Init+0xaa>
			{
				ID_address++;
    5b1a:	4a05      	ldr	r2, [pc, #20]	; (5b30 <Address_Init+0xb8>)
    5b1c:	7813      	ldrb	r3, [r2, #0]
    5b1e:	3301      	adds	r3, #1
    5b20:	7013      	strb	r3, [r2, #0]
		while(ID_IN_Read() == false);//ID_IN 
		delay_ms(10);
		while(ID_IN_Read() == false);//ID_IN 
		
		ID_address = 0x01;
		while( address_assign_flag == 1)
    5b22:	783b      	ldrb	r3, [r7, #0]
    5b24:	2b01      	cmp	r3, #1
    5b26:	d0d6      	beq.n	5ad6 <Address_Init+0x5e>
				ID_address++;
			}
		}
		
	}
}
    5b28:	bc0c      	pop	{r2, r3}
    5b2a:	4690      	mov	r8, r2
    5b2c:	4699      	mov	r9, r3
    5b2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5b30:	20000f5d 	.word	0x20000f5d
    5b34:	20001165 	.word	0x20001165
    5b38:	000086a5 	.word	0x000086a5
    5b3c:	00005a39 	.word	0x00005a39
    5b40:	20000118 	.word	0x20000118
    5b44:	20000220 	.word	0x20000220
    5b48:	0000582d 	.word	0x0000582d

00005b4c <Configure_Flash>:
  * @param  None
  * @retval None
  */

void Configure_Flash(void)
{
    5b4c:	b500      	push	{lr}
    5b4e:	b083      	sub	sp, #12
{
	/* Sanity check the parameters */
	Assert(config);

	/* Write the default configuration for the NVM configuration */
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
    5b50:	2300      	movs	r3, #0
    5b52:	466a      	mov	r2, sp
    5b54:	7013      	strb	r3, [r2, #0]
	config->manual_page_write = true;
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
    5b56:	4a07      	ldr	r2, [pc, #28]	; (5b74 <Configure_Flash+0x28>)
    5b58:	6852      	ldr	r2, [r2, #4]
    5b5a:	06d2      	lsls	r2, r2, #27
    5b5c:	0f12      	lsrs	r2, r2, #28
    5b5e:	4669      	mov	r1, sp
    5b60:	708a      	strb	r2, [r1, #2]
	config->disable_cache     = false;
    5b62:	70cb      	strb	r3, [r1, #3]
#if (SAMC20) || (SAMC21)
	config->disable_rww_cache = false;
    5b64:	710b      	strb	r3, [r1, #4]
#endif
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
    5b66:	714b      	strb	r3, [r1, #5]
	struct nvm_config config_nvm;
	nvm_get_config_defaults(&config_nvm);
	config_nvm.manual_page_write = false;
    5b68:	704b      	strb	r3, [r1, #1]
	nvm_set_config(&config_nvm);
    5b6a:	4668      	mov	r0, sp
    5b6c:	4b02      	ldr	r3, [pc, #8]	; (5b78 <Configure_Flash+0x2c>)
    5b6e:	4798      	blx	r3
}
    5b70:	b003      	add	sp, #12
    5b72:	bd00      	pop	{pc}
    5b74:	41004000 	.word	0x41004000
    5b78:	0000926d 	.word	0x0000926d

00005b7c <Bsp_Erase_Row>:
  * @param  address
  * @retval None
  */

void Bsp_Erase_Row(uint32_t address)
{
    5b7c:	b570      	push	{r4, r5, r6, lr}
    5b7e:	0005      	movs	r5, r0
	enum status_code error_code;
	do
	{
		error_code = nvm_erase_row(address);
    5b80:	4c02      	ldr	r4, [pc, #8]	; (5b8c <Bsp_Erase_Row+0x10>)
    5b82:	0028      	movs	r0, r5
    5b84:	47a0      	blx	r4
	} while (error_code == STATUS_BUSY);
    5b86:	2805      	cmp	r0, #5
    5b88:	d0fb      	beq.n	5b82 <Bsp_Erase_Row+0x6>
}
    5b8a:	bd70      	pop	{r4, r5, r6, pc}
    5b8c:	000094f5 	.word	0x000094f5

00005b90 <Bsp_Write_Buffer>:
  * @param  address,point of buffer,length
  * @retval None
  */

void Bsp_Write_Buffer(uint32_t address,uint8_t *buff,uint16_t length)
{
    5b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5b92:	0006      	movs	r6, r0
    5b94:	000d      	movs	r5, r1
    5b96:	0014      	movs	r4, r2
	enum status_code error_code;
	do
	{
		error_code = nvm_write_buffer(address,buff, length);
    5b98:	4f03      	ldr	r7, [pc, #12]	; (5ba8 <Bsp_Write_Buffer+0x18>)
    5b9a:	0022      	movs	r2, r4
    5b9c:	0029      	movs	r1, r5
    5b9e:	0030      	movs	r0, r6
    5ba0:	47b8      	blx	r7
	} while (error_code == STATUS_BUSY);
    5ba2:	2805      	cmp	r0, #5
    5ba4:	d0f9      	beq.n	5b9a <Bsp_Write_Buffer+0xa>
}
    5ba6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5ba8:	000093b5 	.word	0x000093b5

00005bac <Bsp_Read_Buffer>:
  * @param  address,point of buffer,length
  * @retval None
  */

void Bsp_Read_Buffer(uint32_t address,uint8_t *buff,uint16_t length)
{
    5bac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5bae:	0006      	movs	r6, r0
    5bb0:	000d      	movs	r5, r1
    5bb2:	0014      	movs	r4, r2
	enum status_code error_code;
	do
	{
		error_code = nvm_read_buffer(address,buff, length);
    5bb4:	4f03      	ldr	r7, [pc, #12]	; (5bc4 <Bsp_Read_Buffer+0x18>)
    5bb6:	0022      	movs	r2, r4
    5bb8:	0029      	movs	r1, r5
    5bba:	0030      	movs	r0, r6
    5bbc:	47b8      	blx	r7
	} while (error_code == STATUS_BUSY);
    5bbe:	2805      	cmp	r0, #5
    5bc0:	d0f9      	beq.n	5bb6 <Bsp_Read_Buffer+0xa>
}
    5bc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5bc4:	0000947d 	.word	0x0000947d

00005bc8 <EEPROM_To_RAM>:
  * @retval None
  */

void EEPROM_To_RAM(void)
{
	g_sys_cap.val.re_cap_rate = flash_ram_buffer[EEPROM_INDEX_CAP_VAL];
    5bc8:	4a34      	ldr	r2, [pc, #208]	; (5c9c <EEPROM_To_RAM+0xd4>)
    5bca:	7851      	ldrb	r1, [r2, #1]
    5bcc:	4b34      	ldr	r3, [pc, #208]	; (5ca0 <EEPROM_To_RAM+0xd8>)
    5bce:	7499      	strb	r1, [r3, #18]
	g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    5bd0:	7c99      	ldrb	r1, [r3, #18]
    5bd2:	b2c9      	uxtb	r1, r1
    5bd4:	7519      	strb	r1, [r3, #20]
	g_sys_cap.val.re_cap_rate_old2 = g_sys_cap.val.re_cap_rate;   //soc20161010zzysoc3
    5bd6:	7c99      	ldrb	r1, [r3, #18]
    5bd8:	b2c9      	uxtb	r1, r1
    5bda:	7559      	strb	r1, [r3, #21]

	//cap_update =  flash_ram_buffer[EEPROM_INDEX_FULL_CAP];
	//cap_update <<=8;
	//cap_update |=  flash_ram_buffer[EEPROM_INDEX_FULL_CAP+1];

	g_sys_cap.val.bat_cycle_cnt =  flash_ram_buffer[EEPROM_INDEX_CYCLE];
    5bdc:	7911      	ldrb	r1, [r2, #4]
    5bde:	8499      	strh	r1, [r3, #36]	; 0x24
	g_sys_cap.val.bat_cycle_cnt <<=8;
    5be0:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    5be2:	0209      	lsls	r1, r1, #8
    5be4:	b289      	uxth	r1, r1
    5be6:	8499      	strh	r1, [r3, #36]	; 0x24
	g_sys_cap.val.bat_cycle_cnt |=  flash_ram_buffer[EEPROM_INDEX_CYCLE+1];
    5be8:	8c98      	ldrh	r0, [r3, #36]	; 0x24
    5bea:	7951      	ldrb	r1, [r2, #5]
    5bec:	4301      	orrs	r1, r0
    5bee:	8499      	strh	r1, [r3, #36]	; 0x24
	    
	g_sys_cap.val.deep_dch_cycle_cnt =  flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE];
    5bf0:	7991      	ldrb	r1, [r2, #6]
    5bf2:	84d9      	strh	r1, [r3, #38]	; 0x26
	g_sys_cap.val.deep_dch_cycle_cnt <<=8;
    5bf4:	8cd9      	ldrh	r1, [r3, #38]	; 0x26
    5bf6:	0209      	lsls	r1, r1, #8
    5bf8:	b289      	uxth	r1, r1
    5bfa:	84d9      	strh	r1, [r3, #38]	; 0x26
	g_sys_cap.val.deep_dch_cycle_cnt |=  flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE+1];
    5bfc:	8cd8      	ldrh	r0, [r3, #38]	; 0x26
    5bfe:	79d1      	ldrb	r1, [r2, #7]
    5c00:	4301      	orrs	r1, r0
    5c02:	84d9      	strh	r1, [r3, #38]	; 0x26
	    
	    
	g_sys_cap.val.deep_chg_cycle_cnt =  flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE];
    5c04:	7a11      	ldrb	r1, [r2, #8]
    5c06:	8519      	strh	r1, [r3, #40]	; 0x28
	g_sys_cap.val.deep_chg_cycle_cnt <<=8;
    5c08:	8d19      	ldrh	r1, [r3, #40]	; 0x28
    5c0a:	0209      	lsls	r1, r1, #8
    5c0c:	b289      	uxth	r1, r1
    5c0e:	8519      	strh	r1, [r3, #40]	; 0x28
	g_sys_cap.val.deep_chg_cycle_cnt |= flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE+1];
    5c10:	8d18      	ldrh	r0, [r3, #40]	; 0x28
    5c12:	7a51      	ldrb	r1, [r2, #9]
    5c14:	4301      	orrs	r1, r0
    5c16:	8519      	strh	r1, [r3, #40]	; 0x28
	    
	//0819
	sys_err_flags.VAL = flash_ram_buffer[EEPROM_INDEX_SYS_ERR];
	sys_err_flags.VAL <<=8;
	sys_err_flags.VAL = flash_ram_buffer[EEPROM_INDEX_SYS_ERR+1];
    5c18:	7ad1      	ldrb	r1, [r2, #11]
    5c1a:	4b22      	ldr	r3, [pc, #136]	; (5ca4 <EEPROM_To_RAM+0xdc>)
    5c1c:	8019      	strh	r1, [r3, #0]

	g_sys_history.val.vcell_min = flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN];
    5c1e:	7b11      	ldrb	r1, [r2, #12]
    5c20:	4b21      	ldr	r3, [pc, #132]	; (5ca8 <EEPROM_To_RAM+0xe0>)
    5c22:	8019      	strh	r1, [r3, #0]
	g_sys_history.val.vcell_min <<=8;
    5c24:	8819      	ldrh	r1, [r3, #0]
    5c26:	0209      	lsls	r1, r1, #8
    5c28:	b289      	uxth	r1, r1
    5c2a:	8019      	strh	r1, [r3, #0]
	g_sys_history.val.vcell_min |=  flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN+1];
    5c2c:	8818      	ldrh	r0, [r3, #0]
    5c2e:	7b51      	ldrb	r1, [r2, #13]
    5c30:	4301      	orrs	r1, r0
    5c32:	8019      	strh	r1, [r3, #0]
	    
	g_sys_history.val.vcell_max = flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX];
    5c34:	7b91      	ldrb	r1, [r2, #14]
    5c36:	8059      	strh	r1, [r3, #2]
	g_sys_history.val.vcell_max <<=8;
    5c38:	8859      	ldrh	r1, [r3, #2]
    5c3a:	0209      	lsls	r1, r1, #8
    5c3c:	b289      	uxth	r1, r1
    5c3e:	8059      	strh	r1, [r3, #2]
	g_sys_history.val.vcell_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX+1];
    5c40:	8858      	ldrh	r0, [r3, #2]
    5c42:	7bd1      	ldrb	r1, [r2, #15]
    5c44:	4301      	orrs	r1, r0
    5c46:	8059      	strh	r1, [r3, #2]

	g_sys_history.val.bat_temp_min = flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMIN];
    5c48:	2110      	movs	r1, #16
    5c4a:	5651      	ldrsb	r1, [r2, r1]
    5c4c:	7119      	strb	r1, [r3, #4]
	g_sys_history.val.bat_temp_max =  flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMAX];
    5c4e:	2111      	movs	r1, #17
    5c50:	5651      	ldrsb	r1, [r2, r1]
    5c52:	7159      	strb	r1, [r3, #5]

	g_sys_history.val.dch_cur_max = flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX];
    5c54:	7c91      	ldrb	r1, [r2, #18]
    5c56:	80d9      	strh	r1, [r3, #6]
	g_sys_history.val.dch_cur_max <<=8;
    5c58:	88d9      	ldrh	r1, [r3, #6]
    5c5a:	b249      	sxtb	r1, r1
    5c5c:	0209      	lsls	r1, r1, #8
    5c5e:	80d9      	strh	r1, [r3, #6]
	g_sys_history.val.dch_cur_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX+1];
    5c60:	88d9      	ldrh	r1, [r3, #6]
    5c62:	b209      	sxth	r1, r1
    5c64:	7cd0      	ldrb	r0, [r2, #19]
    5c66:	4301      	orrs	r1, r0
    5c68:	80d9      	strh	r1, [r3, #6]
	    
	g_sys_history.val.chg_cur_max = flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX];
    5c6a:	7d11      	ldrb	r1, [r2, #20]
    5c6c:	8119      	strh	r1, [r3, #8]
	g_sys_history.val.chg_cur_max <<=8;
    5c6e:	8919      	ldrh	r1, [r3, #8]
    5c70:	b249      	sxtb	r1, r1
    5c72:	0209      	lsls	r1, r1, #8
    5c74:	8119      	strh	r1, [r3, #8]
	g_sys_history.val.chg_cur_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX+1];
    5c76:	8919      	ldrh	r1, [r3, #8]
    5c78:	b209      	sxth	r1, r1
    5c7a:	7d50      	ldrb	r0, [r2, #21]
    5c7c:	4301      	orrs	r1, r0
    5c7e:	8119      	strh	r1, [r3, #8]

	g_sys_history.val.soc_max = flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX];
    5c80:	7d91      	ldrb	r1, [r2, #22]
    5c82:	8159      	strh	r1, [r3, #10]
	g_sys_history.val.soc_max <<=8;
    5c84:	8959      	ldrh	r1, [r3, #10]
    5c86:	0209      	lsls	r1, r1, #8
    5c88:	b289      	uxth	r1, r1
    5c8a:	8159      	strh	r1, [r3, #10]
	g_sys_history.val.soc_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1];
    5c8c:	8958      	ldrh	r0, [r3, #10]
    5c8e:	7dd1      	ldrb	r1, [r2, #23]
    5c90:	4301      	orrs	r1, r0
    5c92:	8159      	strh	r1, [r3, #10]
	    
	g_sys_history.val.pcb_temp_max = flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX];
    5c94:	7e12      	ldrb	r2, [r2, #24]
    5c96:	b252      	sxtb	r2, r2
    5c98:	731a      	strb	r2, [r3, #12]
}
    5c9a:	4770      	bx	lr
    5c9c:	20001144 	.word	0x20001144
    5ca0:	20000f68 	.word	0x20000f68
    5ca4:	20001030 	.word	0x20001030
    5ca8:	20001020 	.word	0x20001020

00005cac <EEPROM_Init>:
  * @param  None
  * @retval None
  */

void EEPROM_Init(void)
{
    5cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
    uint8_t block_crc;
    block_crc =0;
    flash_ram_buffer[EEPROM_INDEX_BEGIN] = 0xB3;
    5cae:	4b2e      	ldr	r3, [pc, #184]	; (5d68 <EEPROM_Init+0xbc>)
    5cb0:	22b3      	movs	r2, #179	; 0xb3
    5cb2:	701a      	strb	r2, [r3, #0]
    flash_ram_buffer[EEPROM_INDEX_FULL_CAP] = (uint8_t)(cap_update>>8);
    5cb4:	492d      	ldr	r1, [pc, #180]	; (5d6c <EEPROM_Init+0xc0>)
    5cb6:	880a      	ldrh	r2, [r1, #0]
    5cb8:	0a12      	lsrs	r2, r2, #8
    5cba:	709a      	strb	r2, [r3, #2]
    flash_ram_buffer[EEPROM_INDEX_FULL_CAP+1] = (uint8_t)(cap_update);
    5cbc:	880a      	ldrh	r2, [r1, #0]
    5cbe:	70da      	strb	r2, [r3, #3]
    
    flash_ram_buffer[EEPROM_INDEX_CYCLE] = (uint8_t)(g_sys_cap.val.bat_cycle_cnt>>8);
    5cc0:	4a2b      	ldr	r2, [pc, #172]	; (5d70 <EEPROM_Init+0xc4>)
    5cc2:	8c91      	ldrh	r1, [r2, #36]	; 0x24
    5cc4:	0a09      	lsrs	r1, r1, #8
    5cc6:	7119      	strb	r1, [r3, #4]
    flash_ram_buffer[EEPROM_INDEX_CYCLE+1] = (uint8_t)(g_sys_cap.val.bat_cycle_cnt);
    5cc8:	8c91      	ldrh	r1, [r2, #36]	; 0x24
    5cca:	7159      	strb	r1, [r3, #5]
    
    flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE] = (uint8_t)(g_sys_cap.val.deep_dch_cycle_cnt>>8);
    5ccc:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
    5cce:	0a09      	lsrs	r1, r1, #8
    5cd0:	7199      	strb	r1, [r3, #6]
    flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE+1] = (uint8_t)(g_sys_cap.val.deep_dch_cycle_cnt);
    5cd2:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
    5cd4:	71d9      	strb	r1, [r3, #7]
    
    flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE] = (uint8_t)(g_sys_cap.val.deep_chg_cycle_cnt>>8);
    5cd6:	8d11      	ldrh	r1, [r2, #40]	; 0x28
    5cd8:	0a09      	lsrs	r1, r1, #8
    5cda:	7219      	strb	r1, [r3, #8]
    flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE+1] = (uint8_t)(g_sys_cap.val.deep_chg_cycle_cnt);
    5cdc:	8d12      	ldrh	r2, [r2, #40]	; 0x28
    5cde:	725a      	strb	r2, [r3, #9]
    
    //0819
    flash_ram_buffer[EEPROM_INDEX_SYS_ERR] = (uint8_t)(sys_err_flags.VAL>>8);
    5ce0:	4a24      	ldr	r2, [pc, #144]	; (5d74 <EEPROM_Init+0xc8>)
    5ce2:	8812      	ldrh	r2, [r2, #0]
    5ce4:	0a11      	lsrs	r1, r2, #8
    5ce6:	7299      	strb	r1, [r3, #10]
    flash_ram_buffer[EEPROM_INDEX_SYS_ERR+1] = (uint8_t)(sys_err_flags.VAL);
    5ce8:	72da      	strb	r2, [r3, #11]
    //20160810
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN] = (uint8_t)(g_sys_history.val.vcell_min>>8);
    5cea:	4a23      	ldr	r2, [pc, #140]	; (5d78 <EEPROM_Init+0xcc>)
    5cec:	8811      	ldrh	r1, [r2, #0]
    5cee:	0a09      	lsrs	r1, r1, #8
    5cf0:	7319      	strb	r1, [r3, #12]
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN+1] = (uint8_t)(g_sys_history.val.vcell_min);
    5cf2:	8811      	ldrh	r1, [r2, #0]
    5cf4:	7359      	strb	r1, [r3, #13]
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX] = (uint8_t)(g_sys_history.val.vcell_max>>8);
    5cf6:	8851      	ldrh	r1, [r2, #2]
    5cf8:	0a09      	lsrs	r1, r1, #8
    5cfa:	7399      	strb	r1, [r3, #14]
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX+1] = (uint8_t)(g_sys_history.val.vcell_max);
    5cfc:	8851      	ldrh	r1, [r2, #2]
    5cfe:	73d9      	strb	r1, [r3, #15]

    flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMIN] = (uint8_t)(g_sys_history.val.bat_temp_min);
    5d00:	7911      	ldrb	r1, [r2, #4]
    5d02:	7419      	strb	r1, [r3, #16]
    flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMAX] = (uint8_t)(g_sys_history.val.bat_temp_max);
    5d04:	7951      	ldrb	r1, [r2, #5]
    5d06:	7459      	strb	r1, [r3, #17]
    
    flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX] = (uint8_t)(g_sys_history.val.dch_cur_max>>8);
    5d08:	88d1      	ldrh	r1, [r2, #6]
    5d0a:	0a09      	lsrs	r1, r1, #8
    5d0c:	7499      	strb	r1, [r3, #18]
    flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX+1] = (uint8_t)(g_sys_history.val.dch_cur_max);
    5d0e:	88d1      	ldrh	r1, [r2, #6]
    5d10:	74d9      	strb	r1, [r3, #19]
    flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX] = (uint8_t)(g_sys_history.val.chg_cur_max>>8);
    5d12:	8911      	ldrh	r1, [r2, #8]
    5d14:	0a09      	lsrs	r1, r1, #8
    5d16:	7519      	strb	r1, [r3, #20]
    flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX+1] = (uint8_t)(g_sys_history.val.chg_cur_max);
    5d18:	8911      	ldrh	r1, [r2, #8]
    5d1a:	7559      	strb	r1, [r3, #21]
    
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX] = (uint8_t)(g_sys_history.val.soc_max>>8);
    5d1c:	8951      	ldrh	r1, [r2, #10]
    5d1e:	0a09      	lsrs	r1, r1, #8
    5d20:	7599      	strb	r1, [r3, #22]
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1] = (uint8_t)(g_sys_history.val.soc_max);
    5d22:	8951      	ldrh	r1, [r2, #10]
    5d24:	75d9      	strb	r1, [r3, #23]
    flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX] = (uint8_t)(g_sys_history.val.pcb_temp_max>>8);
    5d26:	7b12      	ldrb	r2, [r2, #12]
    5d28:	b252      	sxtb	r2, r2
    5d2a:	1212      	asrs	r2, r2, #8
    5d2c:	761a      	strb	r2, [r3, #24]
    5d2e:	001a      	movs	r2, r3
    5d30:	3319      	adds	r3, #25
    5d32:	0019      	movs	r1, r3

void EEPROM_Init(void)
{
    uint8_t i;
    uint8_t block_crc;
    block_crc =0;
    5d34:	2300      	movs	r3, #0
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1] = (uint8_t)(g_sys_history.val.soc_max);
    flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX] = (uint8_t)(g_sys_history.val.pcb_temp_max>>8);
    
    for(i=0;i<EEPROM_INDEX_CRC;i++)
    {
	    block_crc += flash_ram_buffer[i];
    5d36:	7810      	ldrb	r0, [r2, #0]
    5d38:	181b      	adds	r3, r3, r0
    5d3a:	b2db      	uxtb	r3, r3
    5d3c:	3201      	adds	r2, #1
    
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX] = (uint8_t)(g_sys_history.val.soc_max>>8);
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1] = (uint8_t)(g_sys_history.val.soc_max);
    flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX] = (uint8_t)(g_sys_history.val.pcb_temp_max>>8);
    
    for(i=0;i<EEPROM_INDEX_CRC;i++)
    5d3e:	428a      	cmp	r2, r1
    5d40:	d1f9      	bne.n	5d36 <EEPROM_Init+0x8a>
    {
	    block_crc += flash_ram_buffer[i];
    }
    flash_ram_buffer[EEPROM_INDEX_CRC] = block_crc;
    5d42:	4c09      	ldr	r4, [pc, #36]	; (5d68 <EEPROM_Init+0xbc>)
    5d44:	7663      	strb	r3, [r4, #25]
	
	Bsp_Erase_Row(EEPROM_SYS_BEGIN);
    5d46:	4d0d      	ldr	r5, [pc, #52]	; (5d7c <EEPROM_Init+0xd0>)
    5d48:	0028      	movs	r0, r5
    5d4a:	4f0d      	ldr	r7, [pc, #52]	; (5d80 <EEPROM_Init+0xd4>)
    5d4c:	47b8      	blx	r7
	Bsp_Erase_Row(EEPROM_SYS_BK_BEGIN);
    5d4e:	4e0d      	ldr	r6, [pc, #52]	; (5d84 <EEPROM_Init+0xd8>)
    5d50:	0030      	movs	r0, r6
    5d52:	47b8      	blx	r7
	
	Bsp_Write_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    5d54:	221a      	movs	r2, #26
    5d56:	0021      	movs	r1, r4
    5d58:	0028      	movs	r0, r5
    5d5a:	4d0b      	ldr	r5, [pc, #44]	; (5d88 <EEPROM_Init+0xdc>)
    5d5c:	47a8      	blx	r5
	Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    5d5e:	221a      	movs	r2, #26
    5d60:	0021      	movs	r1, r4
    5d62:	0030      	movs	r0, r6
    5d64:	47a8      	blx	r5

    5d66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5d68:	20001144 	.word	0x20001144
    5d6c:	20000fa0 	.word	0x20000fa0
    5d70:	20000f68 	.word	0x20000f68
    5d74:	20001030 	.word	0x20001030
    5d78:	20001020 	.word	0x20001020
    5d7c:	0003fe00 	.word	0x0003fe00
    5d80:	00005b7d 	.word	0x00005b7d
    5d84:	0003ff00 	.word	0x0003ff00
    5d88:	00005b91 	.word	0x00005b91

00005d8c <EEPROM_BACKUP_READ>:
  * @param  None
  * @retval None
  */

void EEPROM_BACKUP_READ(void)
{
    5d8c:	b510      	push	{r4, lr}
   uint8_t i;
   uint8_t block_crc;
   Bsp_Read_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    5d8e:	4c10      	ldr	r4, [pc, #64]	; (5dd0 <EEPROM_BACKUP_READ+0x44>)
    5d90:	221a      	movs	r2, #26
    5d92:	0021      	movs	r1, r4
    5d94:	480f      	ldr	r0, [pc, #60]	; (5dd4 <EEPROM_BACKUP_READ+0x48>)
    5d96:	4b10      	ldr	r3, [pc, #64]	; (5dd8 <EEPROM_BACKUP_READ+0x4c>)
    5d98:	4798      	blx	r3
   if(flash_ram_buffer[0] == 0xB3)
    5d9a:	7823      	ldrb	r3, [r4, #0]
    5d9c:	2bb3      	cmp	r3, #179	; 0xb3
    5d9e:	d113      	bne.n	5dc8 <EEPROM_BACKUP_READ+0x3c>
    5da0:	4a0b      	ldr	r2, [pc, #44]	; (5dd0 <EEPROM_BACKUP_READ+0x44>)
    5da2:	0010      	movs	r0, r2
    5da4:	3019      	adds	r0, #25
    5da6:	2300      	movs	r3, #0
   {
	   block_crc =0;
	   for(i=0;i<EEPROM_INDEX_CRC;i++)
	   {
		   block_crc += flash_ram_buffer[i];
    5da8:	7811      	ldrb	r1, [r2, #0]
    5daa:	185b      	adds	r3, r3, r1
    5dac:	b2db      	uxtb	r3, r3
    5dae:	3201      	adds	r2, #1
   uint8_t block_crc;
   Bsp_Read_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
   if(flash_ram_buffer[0] == 0xB3)
   {
	   block_crc =0;
	   for(i=0;i<EEPROM_INDEX_CRC;i++)
    5db0:	4282      	cmp	r2, r0
    5db2:	d1f9      	bne.n	5da8 <EEPROM_BACKUP_READ+0x1c>
	   {
		   block_crc += flash_ram_buffer[i];
	   }
	   if(block_crc == flash_ram_buffer[EEPROM_INDEX_CRC])
    5db4:	4a06      	ldr	r2, [pc, #24]	; (5dd0 <EEPROM_BACKUP_READ+0x44>)
    5db6:	7e52      	ldrb	r2, [r2, #25]
    5db8:	429a      	cmp	r2, r3
    5dba:	d102      	bne.n	5dc2 <EEPROM_BACKUP_READ+0x36>
	   {
		   EEPROM_To_RAM();
    5dbc:	4b07      	ldr	r3, [pc, #28]	; (5ddc <EEPROM_BACKUP_READ+0x50>)
    5dbe:	4798      	blx	r3
    5dc0:	e004      	b.n	5dcc <EEPROM_BACKUP_READ+0x40>
		   //iap_vision <<=8;
		   //iap_vision |=  DATAEE_BK_ReadByte(EEPROM_INDEX_VISION+1); //DATAEE_ReadByte
	   }
	   else
	   {
		   EEPROM_Init();
    5dc2:	4b07      	ldr	r3, [pc, #28]	; (5de0 <EEPROM_BACKUP_READ+0x54>)
    5dc4:	4798      	blx	r3
    5dc6:	e001      	b.n	5dcc <EEPROM_BACKUP_READ+0x40>
	   }
   }
   else
   {
	   EEPROM_Init();
    5dc8:	4b05      	ldr	r3, [pc, #20]	; (5de0 <EEPROM_BACKUP_READ+0x54>)
    5dca:	4798      	blx	r3
   }
}
    5dcc:	bd10      	pop	{r4, pc}
    5dce:	46c0      	nop			; (mov r8, r8)
    5dd0:	20001144 	.word	0x20001144
    5dd4:	0003ff00 	.word	0x0003ff00
    5dd8:	00005bad 	.word	0x00005bad
    5ddc:	00005bc9 	.word	0x00005bc9
    5de0:	00005cad 	.word	0x00005cad

00005de4 <SYS_EEPROM_Init>:
  * @param  None
  * @retval None
  */

void SYS_EEPROM_Init(void)
{
    5de4:	b510      	push	{r4, lr}
	uint8_t i;
	uint8_t block_crc;
   
	Bsp_Read_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    5de6:	4c10      	ldr	r4, [pc, #64]	; (5e28 <SYS_EEPROM_Init+0x44>)
    5de8:	221a      	movs	r2, #26
    5dea:	0021      	movs	r1, r4
    5dec:	480f      	ldr	r0, [pc, #60]	; (5e2c <SYS_EEPROM_Init+0x48>)
    5dee:	4b10      	ldr	r3, [pc, #64]	; (5e30 <SYS_EEPROM_Init+0x4c>)
    5df0:	4798      	blx	r3
	//FLASH
	if(flash_ram_buffer[0] == 0xB3)
    5df2:	7823      	ldrb	r3, [r4, #0]
    5df4:	2bb3      	cmp	r3, #179	; 0xb3
    5df6:	d113      	bne.n	5e20 <SYS_EEPROM_Init+0x3c>
    5df8:	4a0b      	ldr	r2, [pc, #44]	; (5e28 <SYS_EEPROM_Init+0x44>)
    5dfa:	0010      	movs	r0, r2
    5dfc:	3019      	adds	r0, #25
    5dfe:	2300      	movs	r3, #0
		//1,4
		//BLOCK1HEAD+FULLCAp*2+CYCLES*2+CRC
		block_crc =0;
		for(i=0;i<EEPROM_INDEX_CRC;i++)
		{
			block_crc += flash_ram_buffer[i];
    5e00:	7811      	ldrb	r1, [r2, #0]
    5e02:	185b      	adds	r3, r3, r1
    5e04:	b2db      	uxtb	r3, r3
    5e06:	3201      	adds	r2, #1
	if(flash_ram_buffer[0] == 0xB3)
	{
		//1,4
		//BLOCK1HEAD+FULLCAp*2+CYCLES*2+CRC
		block_crc =0;
		for(i=0;i<EEPROM_INDEX_CRC;i++)
    5e08:	4282      	cmp	r2, r0
    5e0a:	d1f9      	bne.n	5e00 <SYS_EEPROM_Init+0x1c>
		{
			block_crc += flash_ram_buffer[i];
		}
		if(block_crc == flash_ram_buffer[EEPROM_INDEX_CRC])
    5e0c:	4a06      	ldr	r2, [pc, #24]	; (5e28 <SYS_EEPROM_Init+0x44>)
    5e0e:	7e52      	ldrb	r2, [r2, #25]
    5e10:	429a      	cmp	r2, r3
    5e12:	d102      	bne.n	5e1a <SYS_EEPROM_Init+0x36>
		{
			EEPROM_To_RAM();
    5e14:	4b07      	ldr	r3, [pc, #28]	; (5e34 <SYS_EEPROM_Init+0x50>)
    5e16:	4798      	blx	r3
    5e18:	e004      	b.n	5e24 <SYS_EEPROM_Init+0x40>
			//iap_vision <<=8;
			//iap_vision |=  DATAEE_ReadByte(EEPROM_INDEX_VISION+1); //DATAEE_ReadByte
		}
		else
		{
			EEPROM_BACKUP_READ();
    5e1a:	4b07      	ldr	r3, [pc, #28]	; (5e38 <SYS_EEPROM_Init+0x54>)
    5e1c:	4798      	blx	r3
    5e1e:	e001      	b.n	5e24 <SYS_EEPROM_Init+0x40>
		}

	}
	else
	{
		EEPROM_BACKUP_READ();
    5e20:	4b05      	ldr	r3, [pc, #20]	; (5e38 <SYS_EEPROM_Init+0x54>)
    5e22:	4798      	blx	r3
	}
}
    5e24:	bd10      	pop	{r4, pc}
    5e26:	46c0      	nop			; (mov r8, r8)
    5e28:	20001144 	.word	0x20001144
    5e2c:	0003fe00 	.word	0x0003fe00
    5e30:	00005bad 	.word	0x00005bad
    5e34:	00005bc9 	.word	0x00005bc9
    5e38:	00005d8d 	.word	0x00005d8d

00005e3c <Configure_GPIO>:
 */ 

#include "gpio.h"

void Configure_GPIO(void)
{
    5e3c:	b5f0      	push	{r4, r5, r6, r7, lr}
    5e3e:	4647      	mov	r7, r8
    5e40:	b480      	push	{r7}
    5e42:	b082      	sub	sp, #8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    5e44:	ac01      	add	r4, sp, #4
    5e46:	2701      	movs	r7, #1
    5e48:	7067      	strb	r7, [r4, #1]
	config->powersave  = false;
    5e4a:	2600      	movs	r6, #0
    5e4c:	70a6      	strb	r6, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    5e4e:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(MCU_STOP_PIN, &pin_conf);
    5e50:	0021      	movs	r1, r4
    5e52:	2029      	movs	r0, #41	; 0x29
    5e54:	4d13      	ldr	r5, [pc, #76]	; (5ea4 <Configure_GPIO+0x68>)
    5e56:	47a8      	blx	r5

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    5e58:	2382      	movs	r3, #130	; 0x82
    5e5a:	05db      	lsls	r3, r3, #23
    5e5c:	4698      	mov	r8, r3
    5e5e:	3380      	adds	r3, #128	; 0x80
    5e60:	2280      	movs	r2, #128	; 0x80
    5e62:	0092      	lsls	r2, r2, #2
    5e64:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(MCU_STOP_PIN, false);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    5e66:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(ID_OUT_PIN, &pin_conf);
    5e68:	0021      	movs	r1, r4
    5e6a:	2005      	movs	r0, #5
    5e6c:	47a8      	blx	r5
    5e6e:	2320      	movs	r3, #32
    5e70:	4642      	mov	r2, r8
    5e72:	6153      	str	r3, [r2, #20]
	port_pin_set_output_level(ID_OUT_PIN, false);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    5e74:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(COM_RES_PIN, &pin_conf);
    5e76:	0021      	movs	r1, r4
    5e78:	200b      	movs	r0, #11
    5e7a:	47a8      	blx	r5
    5e7c:	2380      	movs	r3, #128	; 0x80
    5e7e:	011b      	lsls	r3, r3, #4
    5e80:	4642      	mov	r2, r8
    5e82:	6153      	str	r3, [r2, #20]
	port_pin_set_output_level(COM_RES_PIN, false);
	
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    5e84:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(ID_IN_PIN, &pin_conf);
    5e86:	0021      	movs	r1, r4
    5e88:	2004      	movs	r0, #4
    5e8a:	47a8      	blx	r5
	
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    5e8c:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(ID_END_PIN, &pin_conf);
    5e8e:	0021      	movs	r1, r4
    5e90:	2006      	movs	r0, #6
    5e92:	47a8      	blx	r5
	
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    5e94:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(SOV_PIN, &pin_conf);
    5e96:	0021      	movs	r1, r4
    5e98:	2024      	movs	r0, #36	; 0x24
    5e9a:	47a8      	blx	r5
	
    5e9c:	b002      	add	sp, #8
    5e9e:	bc04      	pop	{r2}
    5ea0:	4690      	mov	r8, r2
    5ea2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5ea4:	00009579 	.word	0x00009579

00005ea8 <EEPROM_Write_DATA>:
NOTICE			:
DATE			: 2016/08/10
*****************************************************************************/

void EEPROM_Write_DATA(uint16_t index,uint16_t val,uint8_t mode)
{
    5ea8:	b570      	push	{r4, r5, r6, lr}
	uint8_t i,block_crc;
	block_crc = 0;
	if(mode == 1)
    5eaa:	2a01      	cmp	r2, #1
    5eac:	d11b      	bne.n	5ee6 <EEPROM_Write_DATA+0x3e>
	{
		flash_ram_buffer[index] = (uint8_t)(val>>8);
    5eae:	4b1a      	ldr	r3, [pc, #104]	; (5f18 <EEPROM_Write_DATA+0x70>)
    5eb0:	0a0a      	lsrs	r2, r1, #8
    5eb2:	541a      	strb	r2, [r3, r0]
		flash_ram_buffer[index+1] = (uint8_t)(val);
    5eb4:	1818      	adds	r0, r3, r0
    5eb6:	7041      	strb	r1, [r0, #1]
    5eb8:	2319      	movs	r3, #25
    5eba:	3b01      	subs	r3, #1
    5ebc:	b2db      	uxtb	r3, r3
		for(i=0;i<EEPROM_INDEX_CRC;i++)
    5ebe:	2b00      	cmp	r3, #0
    5ec0:	d1fb      	bne.n	5eba <EEPROM_Write_DATA+0x12>
		{
			block_crc += flash_ram_buffer[i];
		}
		Bsp_Erase_Row(EEPROM_SYS_BEGIN);
    5ec2:	4c16      	ldr	r4, [pc, #88]	; (5f1c <EEPROM_Write_DATA+0x74>)
    5ec4:	0020      	movs	r0, r4
    5ec6:	4e16      	ldr	r6, [pc, #88]	; (5f20 <EEPROM_Write_DATA+0x78>)
    5ec8:	47b0      	blx	r6
		Bsp_Erase_Row(EEPROM_SYS_BK_BEGIN);
    5eca:	4d16      	ldr	r5, [pc, #88]	; (5f24 <EEPROM_Write_DATA+0x7c>)
    5ecc:	0028      	movs	r0, r5
    5ece:	47b0      	blx	r6
		Bsp_Write_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    5ed0:	4e11      	ldr	r6, [pc, #68]	; (5f18 <EEPROM_Write_DATA+0x70>)
    5ed2:	221a      	movs	r2, #26
    5ed4:	0031      	movs	r1, r6
    5ed6:	0020      	movs	r0, r4
    5ed8:	4c13      	ldr	r4, [pc, #76]	; (5f28 <EEPROM_Write_DATA+0x80>)
    5eda:	47a0      	blx	r4
		Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    5edc:	221a      	movs	r2, #26
    5ede:	0031      	movs	r1, r6
    5ee0:	0028      	movs	r0, r5
    5ee2:	47a0      	blx	r4
    5ee4:	e017      	b.n	5f16 <EEPROM_Write_DATA+0x6e>
	}
	else
	{
		flash_ram_buffer[index] = (uint8_t)(val);
    5ee6:	4b0c      	ldr	r3, [pc, #48]	; (5f18 <EEPROM_Write_DATA+0x70>)
    5ee8:	5419      	strb	r1, [r3, r0]
    5eea:	2319      	movs	r3, #25
    5eec:	3b01      	subs	r3, #1
    5eee:	b2db      	uxtb	r3, r3
		for(i=0;i<EEPROM_INDEX_CRC;i++)
    5ef0:	2b00      	cmp	r3, #0
    5ef2:	d1fb      	bne.n	5eec <EEPROM_Write_DATA+0x44>
		{
			block_crc += flash_ram_buffer[i];
		}
		Bsp_Erase_Row(EEPROM_SYS_BEGIN);
    5ef4:	4c09      	ldr	r4, [pc, #36]	; (5f1c <EEPROM_Write_DATA+0x74>)
    5ef6:	0020      	movs	r0, r4
    5ef8:	4e09      	ldr	r6, [pc, #36]	; (5f20 <EEPROM_Write_DATA+0x78>)
    5efa:	47b0      	blx	r6
		Bsp_Erase_Row(EEPROM_SYS_BK_BEGIN);
    5efc:	4d09      	ldr	r5, [pc, #36]	; (5f24 <EEPROM_Write_DATA+0x7c>)
    5efe:	0028      	movs	r0, r5
    5f00:	47b0      	blx	r6
		Bsp_Write_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    5f02:	4e05      	ldr	r6, [pc, #20]	; (5f18 <EEPROM_Write_DATA+0x70>)
    5f04:	221a      	movs	r2, #26
    5f06:	0031      	movs	r1, r6
    5f08:	0020      	movs	r0, r4
    5f0a:	4c07      	ldr	r4, [pc, #28]	; (5f28 <EEPROM_Write_DATA+0x80>)
    5f0c:	47a0      	blx	r4
		Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    5f0e:	221a      	movs	r2, #26
    5f10:	0031      	movs	r1, r6
    5f12:	0028      	movs	r0, r5
    5f14:	47a0      	blx	r4
	}
}
    5f16:	bd70      	pop	{r4, r5, r6, pc}
    5f18:	20001144 	.word	0x20001144
    5f1c:	0003fe00 	.word	0x0003fe00
    5f20:	00005b7d 	.word	0x00005b7d
    5f24:	0003ff00 	.word	0x0003ff00
    5f28:	00005b91 	.word	0x00005b91

00005f2c <His_Data_Save>:
OUTPUT			: none
NOTICE			:
DATE			: 2016/08/10
******************************************************************************/
void His_Data_Save(void)
{
    5f2c:	b510      	push	{r4, lr}
	static uint16_t last_SYS_ERR_FLAGS_VAL=0;
	//CELL_MIN
	if(nADC_CELL_MIN<g_sys_history.val.vcell_min)
    5f2e:	4b82      	ldr	r3, [pc, #520]	; (6138 <His_Data_Save+0x20c>)
    5f30:	881b      	ldrh	r3, [r3, #0]
    5f32:	b29b      	uxth	r3, r3
    5f34:	4a81      	ldr	r2, [pc, #516]	; (613c <His_Data_Save+0x210>)
    5f36:	8811      	ldrh	r1, [r2, #0]
    5f38:	428b      	cmp	r3, r1
    5f3a:	d910      	bls.n	5f5e <His_Data_Save+0x32>
	{
		his_vcell_min_delay++;
    5f3c:	4b80      	ldr	r3, [pc, #512]	; (6140 <His_Data_Save+0x214>)
    5f3e:	781b      	ldrb	r3, [r3, #0]
    5f40:	3301      	adds	r3, #1
    5f42:	b2db      	uxtb	r3, r3
		if(his_vcell_min_delay >10)
    5f44:	2b0a      	cmp	r3, #10
    5f46:	d802      	bhi.n	5f4e <His_Data_Save+0x22>
{
	static uint16_t last_SYS_ERR_FLAGS_VAL=0;
	//CELL_MIN
	if(nADC_CELL_MIN<g_sys_history.val.vcell_min)
	{
		his_vcell_min_delay++;
    5f48:	4a7d      	ldr	r2, [pc, #500]	; (6140 <His_Data_Save+0x214>)
    5f4a:	7013      	strb	r3, [r2, #0]
    5f4c:	e00a      	b.n	5f64 <His_Data_Save+0x38>
		if(his_vcell_min_delay >10)
		{
			his_vcell_min_delay =0;
    5f4e:	2200      	movs	r2, #0
    5f50:	4b7b      	ldr	r3, [pc, #492]	; (6140 <His_Data_Save+0x214>)
    5f52:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_VCELLMIN,nADC_CELL_MIN,1);
    5f54:	3201      	adds	r2, #1
    5f56:	200c      	movs	r0, #12
    5f58:	4b7a      	ldr	r3, [pc, #488]	; (6144 <His_Data_Save+0x218>)
    5f5a:	4798      	blx	r3
    5f5c:	e002      	b.n	5f64 <His_Data_Save+0x38>
		}
	}
	else
	{
		his_vcell_min_delay =0;
    5f5e:	2200      	movs	r2, #0
    5f60:	4b77      	ldr	r3, [pc, #476]	; (6140 <His_Data_Save+0x214>)
    5f62:	701a      	strb	r2, [r3, #0]
	}
	//CELL_MAX
	if(nADC_CELL_MAX>g_sys_history.val.vcell_max)
    5f64:	4b74      	ldr	r3, [pc, #464]	; (6138 <His_Data_Save+0x20c>)
    5f66:	885b      	ldrh	r3, [r3, #2]
    5f68:	b29b      	uxth	r3, r3
    5f6a:	4a77      	ldr	r2, [pc, #476]	; (6148 <His_Data_Save+0x21c>)
    5f6c:	8811      	ldrh	r1, [r2, #0]
    5f6e:	428b      	cmp	r3, r1
    5f70:	d210      	bcs.n	5f94 <His_Data_Save+0x68>
	{
		his_vcell_max_delay++;
    5f72:	4b76      	ldr	r3, [pc, #472]	; (614c <His_Data_Save+0x220>)
    5f74:	781b      	ldrb	r3, [r3, #0]
    5f76:	3301      	adds	r3, #1
    5f78:	b2db      	uxtb	r3, r3
		if(his_vcell_max_delay >10)
    5f7a:	2b0a      	cmp	r3, #10
    5f7c:	d802      	bhi.n	5f84 <His_Data_Save+0x58>
		his_vcell_min_delay =0;
	}
	//CELL_MAX
	if(nADC_CELL_MAX>g_sys_history.val.vcell_max)
	{
		his_vcell_max_delay++;
    5f7e:	4a73      	ldr	r2, [pc, #460]	; (614c <His_Data_Save+0x220>)
    5f80:	7013      	strb	r3, [r2, #0]
    5f82:	e00a      	b.n	5f9a <His_Data_Save+0x6e>
		if(his_vcell_max_delay >10)
		{
			his_vcell_max_delay =0;
    5f84:	2200      	movs	r2, #0
    5f86:	4b71      	ldr	r3, [pc, #452]	; (614c <His_Data_Save+0x220>)
    5f88:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_VCELLMAX,nADC_CELL_MAX,1);
    5f8a:	3201      	adds	r2, #1
    5f8c:	200e      	movs	r0, #14
    5f8e:	4b6d      	ldr	r3, [pc, #436]	; (6144 <His_Data_Save+0x218>)
    5f90:	4798      	blx	r3
    5f92:	e002      	b.n	5f9a <His_Data_Save+0x6e>
		}
	}
	else
	{
		his_vcell_max_delay =0;
    5f94:	2200      	movs	r2, #0
    5f96:	4b6d      	ldr	r3, [pc, #436]	; (614c <His_Data_Save+0x220>)
    5f98:	701a      	strb	r2, [r3, #0]
	}
	//BAT_TEMPERTURE_MIN
	if(nADC_TMONI_BAT_MIN<g_sys_history.val.bat_temp_min)
    5f9a:	4b67      	ldr	r3, [pc, #412]	; (6138 <His_Data_Save+0x20c>)
    5f9c:	791b      	ldrb	r3, [r3, #4]
    5f9e:	b25b      	sxtb	r3, r3
    5fa0:	4a6b      	ldr	r2, [pc, #428]	; (6150 <His_Data_Save+0x224>)
    5fa2:	2100      	movs	r1, #0
    5fa4:	5651      	ldrsb	r1, [r2, r1]
    5fa6:	428b      	cmp	r3, r1
    5fa8:	dd10      	ble.n	5fcc <His_Data_Save+0xa0>
	{
		his_bat_temp_min_delay++;
    5faa:	4b6a      	ldr	r3, [pc, #424]	; (6154 <His_Data_Save+0x228>)
    5fac:	781b      	ldrb	r3, [r3, #0]
    5fae:	3301      	adds	r3, #1
    5fb0:	b2db      	uxtb	r3, r3
		if(his_bat_temp_min_delay >10)
    5fb2:	2b0a      	cmp	r3, #10
    5fb4:	d802      	bhi.n	5fbc <His_Data_Save+0x90>
		his_vcell_max_delay =0;
	}
	//BAT_TEMPERTURE_MIN
	if(nADC_TMONI_BAT_MIN<g_sys_history.val.bat_temp_min)
	{
		his_bat_temp_min_delay++;
    5fb6:	4a67      	ldr	r2, [pc, #412]	; (6154 <His_Data_Save+0x228>)
    5fb8:	7013      	strb	r3, [r2, #0]
    5fba:	e00a      	b.n	5fd2 <His_Data_Save+0xa6>
		if(his_bat_temp_min_delay >10)
		{
			his_bat_temp_min_delay =0;
    5fbc:	2200      	movs	r2, #0
    5fbe:	4b65      	ldr	r3, [pc, #404]	; (6154 <His_Data_Save+0x228>)
    5fc0:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_TEMPMIN,nADC_TMONI_BAT_MIN,0);
    5fc2:	b289      	uxth	r1, r1
    5fc4:	2010      	movs	r0, #16
    5fc6:	4b5f      	ldr	r3, [pc, #380]	; (6144 <His_Data_Save+0x218>)
    5fc8:	4798      	blx	r3
    5fca:	e002      	b.n	5fd2 <His_Data_Save+0xa6>
		}
	}
	else
	{
		his_bat_temp_min_delay =0;
    5fcc:	2200      	movs	r2, #0
    5fce:	4b61      	ldr	r3, [pc, #388]	; (6154 <His_Data_Save+0x228>)
    5fd0:	701a      	strb	r2, [r3, #0]
	}
	//BAT_TEMPERTURE_MAX
	if(nADC_TMONI_BAT_MAX>g_sys_history.val.bat_temp_max)
    5fd2:	4b59      	ldr	r3, [pc, #356]	; (6138 <His_Data_Save+0x20c>)
    5fd4:	795b      	ldrb	r3, [r3, #5]
    5fd6:	b25b      	sxtb	r3, r3
    5fd8:	4a5f      	ldr	r2, [pc, #380]	; (6158 <His_Data_Save+0x22c>)
    5fda:	2100      	movs	r1, #0
    5fdc:	5651      	ldrsb	r1, [r2, r1]
    5fde:	428b      	cmp	r3, r1
    5fe0:	da10      	bge.n	6004 <His_Data_Save+0xd8>
	{
		his_bat_temp_max_delay++;
    5fe2:	4b5e      	ldr	r3, [pc, #376]	; (615c <His_Data_Save+0x230>)
    5fe4:	781b      	ldrb	r3, [r3, #0]
    5fe6:	3301      	adds	r3, #1
    5fe8:	b2db      	uxtb	r3, r3
		if(his_bat_temp_max_delay >10)
    5fea:	2b0a      	cmp	r3, #10
    5fec:	d802      	bhi.n	5ff4 <His_Data_Save+0xc8>
		his_bat_temp_min_delay =0;
	}
	//BAT_TEMPERTURE_MAX
	if(nADC_TMONI_BAT_MAX>g_sys_history.val.bat_temp_max)
	{
		his_bat_temp_max_delay++;
    5fee:	4a5b      	ldr	r2, [pc, #364]	; (615c <His_Data_Save+0x230>)
    5ff0:	7013      	strb	r3, [r2, #0]
    5ff2:	e00a      	b.n	600a <His_Data_Save+0xde>
		if(his_bat_temp_max_delay >10)
		{
			his_bat_temp_max_delay =0;
    5ff4:	2200      	movs	r2, #0
    5ff6:	4b59      	ldr	r3, [pc, #356]	; (615c <His_Data_Save+0x230>)
    5ff8:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_TEMPMAX,nADC_TMONI_BAT_MAX,0);
    5ffa:	b289      	uxth	r1, r1
    5ffc:	2011      	movs	r0, #17
    5ffe:	4b51      	ldr	r3, [pc, #324]	; (6144 <His_Data_Save+0x218>)
    6000:	4798      	blx	r3
    6002:	e002      	b.n	600a <His_Data_Save+0xde>
		}
	}
	else
	{
		his_bat_temp_max_delay =0;
    6004:	2200      	movs	r2, #0
    6006:	4b55      	ldr	r3, [pc, #340]	; (615c <His_Data_Save+0x230>)
    6008:	701a      	strb	r2, [r3, #0]
	}
	
	//DCH_CURRENT_MAX
	if((nADC_CURRENT<g_sys_history.val.dch_cur_max)&&(nADC_CURRENT<0))
    600a:	4b4b      	ldr	r3, [pc, #300]	; (6138 <His_Data_Save+0x20c>)
    600c:	88db      	ldrh	r3, [r3, #6]
    600e:	b21b      	sxth	r3, r3
    6010:	4a53      	ldr	r2, [pc, #332]	; (6160 <His_Data_Save+0x234>)
    6012:	2100      	movs	r1, #0
    6014:	5e51      	ldrsh	r1, [r2, r1]
    6016:	428b      	cmp	r3, r1
    6018:	dd13      	ble.n	6042 <His_Data_Save+0x116>
    601a:	2900      	cmp	r1, #0
    601c:	da11      	bge.n	6042 <His_Data_Save+0x116>
	{
		his_dch_cur_max_delay++;
    601e:	4b51      	ldr	r3, [pc, #324]	; (6164 <His_Data_Save+0x238>)
    6020:	781b      	ldrb	r3, [r3, #0]
    6022:	3301      	adds	r3, #1
    6024:	b2db      	uxtb	r3, r3
		if(his_dch_cur_max_delay >10)
    6026:	2b0a      	cmp	r3, #10
    6028:	d802      	bhi.n	6030 <His_Data_Save+0x104>
	}
	
	//DCH_CURRENT_MAX
	if((nADC_CURRENT<g_sys_history.val.dch_cur_max)&&(nADC_CURRENT<0))
	{
		his_dch_cur_max_delay++;
    602a:	4a4e      	ldr	r2, [pc, #312]	; (6164 <His_Data_Save+0x238>)
    602c:	7013      	strb	r3, [r2, #0]
    602e:	e00b      	b.n	6048 <His_Data_Save+0x11c>
		if(his_dch_cur_max_delay >10)
		{
			his_dch_cur_max_delay =0;
    6030:	2200      	movs	r2, #0
    6032:	4b4c      	ldr	r3, [pc, #304]	; (6164 <His_Data_Save+0x238>)
    6034:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_DCHCMAX,nADC_CURRENT,1);
    6036:	b289      	uxth	r1, r1
    6038:	3201      	adds	r2, #1
    603a:	2012      	movs	r0, #18
    603c:	4b41      	ldr	r3, [pc, #260]	; (6144 <His_Data_Save+0x218>)
    603e:	4798      	blx	r3
    6040:	e002      	b.n	6048 <His_Data_Save+0x11c>
		}
	}
	else
	{
		his_dch_cur_max_delay =0;
    6042:	2200      	movs	r2, #0
    6044:	4b47      	ldr	r3, [pc, #284]	; (6164 <His_Data_Save+0x238>)
    6046:	701a      	strb	r2, [r3, #0]
	}
	
	//CHG_CURRENT_MAX
	if((nADC_CURRENT>g_sys_history.val.chg_cur_max)&&(nADC_CURRENT>0))
    6048:	4b3b      	ldr	r3, [pc, #236]	; (6138 <His_Data_Save+0x20c>)
    604a:	891b      	ldrh	r3, [r3, #8]
    604c:	b21b      	sxth	r3, r3
    604e:	4a44      	ldr	r2, [pc, #272]	; (6160 <His_Data_Save+0x234>)
    6050:	2100      	movs	r1, #0
    6052:	5e51      	ldrsh	r1, [r2, r1]
    6054:	428b      	cmp	r3, r1
    6056:	da13      	bge.n	6080 <His_Data_Save+0x154>
    6058:	2900      	cmp	r1, #0
    605a:	dd11      	ble.n	6080 <His_Data_Save+0x154>
	{
		his_chg_cur_max_delay++;
    605c:	4b42      	ldr	r3, [pc, #264]	; (6168 <His_Data_Save+0x23c>)
    605e:	781b      	ldrb	r3, [r3, #0]
    6060:	3301      	adds	r3, #1
    6062:	b2db      	uxtb	r3, r3
		if(his_chg_cur_max_delay >10)
    6064:	2b0a      	cmp	r3, #10
    6066:	d802      	bhi.n	606e <His_Data_Save+0x142>
	}
	
	//CHG_CURRENT_MAX
	if((nADC_CURRENT>g_sys_history.val.chg_cur_max)&&(nADC_CURRENT>0))
	{
		his_chg_cur_max_delay++;
    6068:	4a3f      	ldr	r2, [pc, #252]	; (6168 <His_Data_Save+0x23c>)
    606a:	7013      	strb	r3, [r2, #0]
    606c:	e00b      	b.n	6086 <His_Data_Save+0x15a>
		if(his_chg_cur_max_delay >10)
		{
			his_chg_cur_max_delay =0;
    606e:	2200      	movs	r2, #0
    6070:	4b3d      	ldr	r3, [pc, #244]	; (6168 <His_Data_Save+0x23c>)
    6072:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_CHGCMAX,nADC_CURRENT,1);
    6074:	b289      	uxth	r1, r1
    6076:	3201      	adds	r2, #1
    6078:	2014      	movs	r0, #20
    607a:	4b32      	ldr	r3, [pc, #200]	; (6144 <His_Data_Save+0x218>)
    607c:	4798      	blx	r3
    607e:	e002      	b.n	6086 <His_Data_Save+0x15a>
		}
	}
	else
	{
		his_chg_cur_max_delay =0;
    6080:	2200      	movs	r2, #0
    6082:	4b39      	ldr	r3, [pc, #228]	; (6168 <His_Data_Save+0x23c>)
    6084:	701a      	strb	r2, [r3, #0]
	}
	
	//SOC
	if(g_sys_cap.val.full_cap>g_sys_history.val.soc_max)
    6086:	4b39      	ldr	r3, [pc, #228]	; (616c <His_Data_Save+0x240>)
    6088:	881b      	ldrh	r3, [r3, #0]
    608a:	4a2b      	ldr	r2, [pc, #172]	; (6138 <His_Data_Save+0x20c>)
    608c:	8952      	ldrh	r2, [r2, #10]
    608e:	b29b      	uxth	r3, r3
    6090:	4293      	cmp	r3, r2
    6092:	d913      	bls.n	60bc <His_Data_Save+0x190>
	{
		his_soc_delay++;
    6094:	4b36      	ldr	r3, [pc, #216]	; (6170 <His_Data_Save+0x244>)
    6096:	781b      	ldrb	r3, [r3, #0]
    6098:	3301      	adds	r3, #1
    609a:	b2db      	uxtb	r3, r3
		if(his_soc_delay >10)
    609c:	2b0a      	cmp	r3, #10
    609e:	d802      	bhi.n	60a6 <His_Data_Save+0x17a>
	}
	
	//SOC
	if(g_sys_cap.val.full_cap>g_sys_history.val.soc_max)
	{
		his_soc_delay++;
    60a0:	4a33      	ldr	r2, [pc, #204]	; (6170 <His_Data_Save+0x244>)
    60a2:	7013      	strb	r3, [r2, #0]
    60a4:	e00d      	b.n	60c2 <His_Data_Save+0x196>
		if(his_soc_delay >10)
		{
			his_soc_delay =0;
    60a6:	2200      	movs	r2, #0
    60a8:	4b31      	ldr	r3, [pc, #196]	; (6170 <His_Data_Save+0x244>)
    60aa:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_SOC_MAX,g_sys_cap.val.full_cap,1);
    60ac:	4b2f      	ldr	r3, [pc, #188]	; (616c <His_Data_Save+0x240>)
    60ae:	8819      	ldrh	r1, [r3, #0]
    60b0:	b289      	uxth	r1, r1
    60b2:	3201      	adds	r2, #1
    60b4:	2016      	movs	r0, #22
    60b6:	4b23      	ldr	r3, [pc, #140]	; (6144 <His_Data_Save+0x218>)
    60b8:	4798      	blx	r3
    60ba:	e002      	b.n	60c2 <His_Data_Save+0x196>
		}
	}
	else
	{
		his_soc_delay =0;
    60bc:	2200      	movs	r2, #0
    60be:	4b2c      	ldr	r3, [pc, #176]	; (6170 <His_Data_Save+0x244>)
    60c0:	701a      	strb	r2, [r3, #0]
	}
	
	//PCB_TEMPERTURE_MAX
	if(nADC_TMONI_PCB_MAX>g_sys_history.val.pcb_temp_max)
    60c2:	4b1d      	ldr	r3, [pc, #116]	; (6138 <His_Data_Save+0x20c>)
    60c4:	7b1b      	ldrb	r3, [r3, #12]
    60c6:	b25b      	sxtb	r3, r3
    60c8:	4a2a      	ldr	r2, [pc, #168]	; (6174 <His_Data_Save+0x248>)
    60ca:	2100      	movs	r1, #0
    60cc:	5651      	ldrsb	r1, [r2, r1]
    60ce:	428b      	cmp	r3, r1
    60d0:	da11      	bge.n	60f6 <His_Data_Save+0x1ca>
	{
		his_pcb_temp_max_delay++;
    60d2:	4b29      	ldr	r3, [pc, #164]	; (6178 <His_Data_Save+0x24c>)
    60d4:	781b      	ldrb	r3, [r3, #0]
    60d6:	3301      	adds	r3, #1
    60d8:	b2db      	uxtb	r3, r3
		if(his_pcb_temp_max_delay >10)
    60da:	2b0a      	cmp	r3, #10
    60dc:	d802      	bhi.n	60e4 <His_Data_Save+0x1b8>
	}
	
	//PCB_TEMPERTURE_MAX
	if(nADC_TMONI_PCB_MAX>g_sys_history.val.pcb_temp_max)
	{
		his_pcb_temp_max_delay++;
    60de:	4a26      	ldr	r2, [pc, #152]	; (6178 <His_Data_Save+0x24c>)
    60e0:	7013      	strb	r3, [r2, #0]
    60e2:	e00b      	b.n	60fc <His_Data_Save+0x1d0>
		if(his_pcb_temp_max_delay >10)
		{
			his_pcb_temp_max_delay =0;
    60e4:	2200      	movs	r2, #0
    60e6:	4b24      	ldr	r3, [pc, #144]	; (6178 <His_Data_Save+0x24c>)
    60e8:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_PCBTEMPMAX,nADC_TMONI_PCB_MAX,1);
    60ea:	b289      	uxth	r1, r1
    60ec:	3201      	adds	r2, #1
    60ee:	2018      	movs	r0, #24
    60f0:	4b14      	ldr	r3, [pc, #80]	; (6144 <His_Data_Save+0x218>)
    60f2:	4798      	blx	r3
    60f4:	e002      	b.n	60fc <His_Data_Save+0x1d0>
		}
	}
	else
	{
		his_pcb_temp_max_delay =0;
    60f6:	2200      	movs	r2, #0
    60f8:	4b1f      	ldr	r3, [pc, #124]	; (6178 <His_Data_Save+0x24c>)
    60fa:	701a      	strb	r2, [r3, #0]
	}
	
	//SYS_ERR_FLAGS   xxy0819
	if(last_SYS_ERR_FLAGS_VAL!=sys_err_flags.VAL)
    60fc:	4b1f      	ldr	r3, [pc, #124]	; (617c <His_Data_Save+0x250>)
    60fe:	8819      	ldrh	r1, [r3, #0]
    6100:	4b1f      	ldr	r3, [pc, #124]	; (6180 <His_Data_Save+0x254>)
    6102:	881b      	ldrh	r3, [r3, #0]
    6104:	428b      	cmp	r3, r1
    6106:	d012      	beq.n	612e <His_Data_Save+0x202>
	{
		his_sys_err_flags_delay++;
    6108:	4b1e      	ldr	r3, [pc, #120]	; (6184 <His_Data_Save+0x258>)
    610a:	781b      	ldrb	r3, [r3, #0]
    610c:	3301      	adds	r3, #1
    610e:	b2db      	uxtb	r3, r3
		if(his_sys_err_flags_delay>10)
    6110:	2b0a      	cmp	r3, #10
    6112:	d802      	bhi.n	611a <His_Data_Save+0x1ee>
	}
	
	//SYS_ERR_FLAGS   xxy0819
	if(last_SYS_ERR_FLAGS_VAL!=sys_err_flags.VAL)
	{
		his_sys_err_flags_delay++;
    6114:	4a1b      	ldr	r2, [pc, #108]	; (6184 <His_Data_Save+0x258>)
    6116:	7013      	strb	r3, [r2, #0]
    6118:	e00c      	b.n	6134 <His_Data_Save+0x208>
		if(his_sys_err_flags_delay>10)
		{
			his_sys_err_flags_delay=0;
    611a:	2200      	movs	r2, #0
    611c:	4b19      	ldr	r3, [pc, #100]	; (6184 <His_Data_Save+0x258>)
    611e:	701a      	strb	r2, [r3, #0]
			last_SYS_ERR_FLAGS_VAL=sys_err_flags.VAL;
    6120:	4b17      	ldr	r3, [pc, #92]	; (6180 <His_Data_Save+0x254>)
    6122:	8019      	strh	r1, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_SYS_ERR,sys_err_flags.VAL,1);
    6124:	3201      	adds	r2, #1
    6126:	200a      	movs	r0, #10
    6128:	4b06      	ldr	r3, [pc, #24]	; (6144 <His_Data_Save+0x218>)
    612a:	4798      	blx	r3
    612c:	e002      	b.n	6134 <His_Data_Save+0x208>
			
		}
	}
	else
	{
		his_sys_err_flags_delay=0;
    612e:	2200      	movs	r2, #0
    6130:	4b14      	ldr	r3, [pc, #80]	; (6184 <His_Data_Save+0x258>)
    6132:	701a      	strb	r2, [r3, #0]
	}
}
    6134:	bd10      	pop	{r4, pc}
    6136:	46c0      	nop			; (mov r8, r8)
    6138:	20001020 	.word	0x20001020
    613c:	20000f62 	.word	0x20000f62
    6140:	2000022c 	.word	0x2000022c
    6144:	00005ea9 	.word	0x00005ea9
    6148:	20000f9c 	.word	0x20000f9c
    614c:	20000223 	.word	0x20000223
    6150:	20000ea4 	.word	0x20000ea4
    6154:	20000229 	.word	0x20000229
    6158:	20001134 	.word	0x20001134
    615c:	20000222 	.word	0x20000222
    6160:	20000fca 	.word	0x20000fca
    6164:	20000221 	.word	0x20000221
    6168:	2000022a 	.word	0x2000022a
    616c:	20000f68 	.word	0x20000f68
    6170:	20000224 	.word	0x20000224
    6174:	20001140 	.word	0x20001140
    6178:	20000225 	.word	0x20000225
    617c:	20001030 	.word	0x20001030
    6180:	20000226 	.word	0x20000226
    6184:	20000228 	.word	0x20000228

00006188 <Write_Time_or_mAh>:
		Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
	}
}

void Write_Time_or_mAh(uint32_t value,uint8_t type)
{
    6188:	b5f0      	push	{r4, r5, r6, r7, lr}
    618a:	4657      	mov	r7, sl
    618c:	464e      	mov	r6, r9
    618e:	4645      	mov	r5, r8
    6190:	b4e0      	push	{r5, r6, r7}
    6192:	b082      	sub	sp, #8
    6194:	4682      	mov	sl, r0
	uint32_t address = DCH_FLAG_START;
	uint8_t i = 0;
	uint8_t buff[8];
	switch(type)    //
    6196:	2902      	cmp	r1, #2
    6198:	d002      	beq.n	61a0 <Write_Time_or_mAh+0x18>
    619a:	2903      	cmp	r1, #3
    619c:	d003      	beq.n	61a6 <Write_Time_or_mAh+0x1e>
    619e:	e005      	b.n	61ac <Write_Time_or_mAh+0x24>
	{
		case DCH_FLAG: address = DCH_FLAG_START;break;
		case CHG_FLAG: address = CHG_FLAG_START;break;
    61a0:	4b57      	ldr	r3, [pc, #348]	; (6300 <Write_Time_or_mAh+0x178>)
    61a2:	4698      	mov	r8, r3
    61a4:	e004      	b.n	61b0 <Write_Time_or_mAh+0x28>
		case TIME_FLAG: address = TIME_FLAG_START;break;
    61a6:	4b57      	ldr	r3, [pc, #348]	; (6304 <Write_Time_or_mAh+0x17c>)
    61a8:	4698      	mov	r8, r3
    61aa:	e001      	b.n	61b0 <Write_Time_or_mAh+0x28>
	uint32_t address = DCH_FLAG_START;
	uint8_t i = 0;
	uint8_t buff[8];
	switch(type)    //
	{
		case DCH_FLAG: address = DCH_FLAG_START;break;
    61ac:	4b56      	ldr	r3, [pc, #344]	; (6308 <Write_Time_or_mAh+0x180>)
    61ae:	4698      	mov	r8, r3
		case CHG_FLAG: address = CHG_FLAG_START;break;
		case TIME_FLAG: address = TIME_FLAG_START;break;
		default:address = DCH_FLAG_START;break;
	}
	Bsp_Read_Buffer(address+256,buff,8);
    61b0:	4643      	mov	r3, r8
    61b2:	1c5f      	adds	r7, r3, #1
    61b4:	37ff      	adds	r7, #255	; 0xff
    61b6:	2208      	movs	r2, #8
    61b8:	4669      	mov	r1, sp
    61ba:	0038      	movs	r0, r7
    61bc:	4b53      	ldr	r3, [pc, #332]	; (630c <Write_Time_or_mAh+0x184>)
    61be:	4798      	blx	r3
	if (buff[0] == 0xff) // 
    61c0:	466b      	mov	r3, sp
    61c2:	781b      	ldrb	r3, [r3, #0]
    61c4:	2bff      	cmp	r3, #255	; 0xff
    61c6:	d130      	bne.n	622a <Write_Time_or_mAh+0xa2>
    61c8:	2400      	movs	r4, #0
	{
		for (i=0;i<64;i++)
		{
			Bsp_Read_Buffer(address+(i<<3),buff,8);
    61ca:	4e50      	ldr	r6, [pc, #320]	; (630c <Write_Time_or_mAh+0x184>)
    61cc:	b2e3      	uxtb	r3, r4
    61ce:	4699      	mov	r9, r3
    61d0:	00e5      	lsls	r5, r4, #3
    61d2:	4445      	add	r5, r8
    61d4:	2208      	movs	r2, #8
    61d6:	4669      	mov	r1, sp
    61d8:	0028      	movs	r0, r5
    61da:	47b0      	blx	r6
			if (buff[0] == 0xff)
    61dc:	466b      	mov	r3, sp
    61de:	781b      	ldrb	r3, [r3, #0]
    61e0:	2bff      	cmp	r3, #255	; 0xff
    61e2:	d11e      	bne.n	6222 <Write_Time_or_mAh+0x9a>
			{
				buff[0] = 0x00;
    61e4:	2300      	movs	r3, #0
    61e6:	466a      	mov	r2, sp
    61e8:	7013      	strb	r3, [r2, #0]
				buff[1] = 0x00;
    61ea:	7053      	strb	r3, [r2, #1]
				buff[2] = value>>24;
    61ec:	4652      	mov	r2, sl
    61ee:	0e12      	lsrs	r2, r2, #24
    61f0:	4669      	mov	r1, sp
    61f2:	708a      	strb	r2, [r1, #2]
				buff[3] = value>>16;
    61f4:	4652      	mov	r2, sl
    61f6:	0c12      	lsrs	r2, r2, #16
    61f8:	70ca      	strb	r2, [r1, #3]
				buff[4] = value>>8;
    61fa:	4652      	mov	r2, sl
    61fc:	0a12      	lsrs	r2, r2, #8
    61fe:	710a      	strb	r2, [r1, #4]
				buff[5] = value;
    6200:	466a      	mov	r2, sp
    6202:	4651      	mov	r1, sl
    6204:	7151      	strb	r1, [r2, #5]
				buff[6] = 0x00;
    6206:	7193      	strb	r3, [r2, #6]
				buff[7] = 0x00;
    6208:	71d3      	strb	r3, [r2, #7]
				Bsp_Write_Buffer(address+(i<<3),buff,8);
    620a:	2208      	movs	r2, #8
    620c:	4669      	mov	r1, sp
    620e:	0028      	movs	r0, r5
    6210:	4b3f      	ldr	r3, [pc, #252]	; (6310 <Write_Time_or_mAh+0x188>)
    6212:	4798      	blx	r3
				if (i == 16)
    6214:	464b      	mov	r3, r9
    6216:	2b10      	cmp	r3, #16
    6218:	d16b      	bne.n	62f2 <Write_Time_or_mAh+0x16a>
				{
					Bsp_Erase_Row(address+256);
    621a:	0038      	movs	r0, r7
    621c:	4b3d      	ldr	r3, [pc, #244]	; (6314 <Write_Time_or_mAh+0x18c>)
    621e:	4798      	blx	r3
    6220:	e067      	b.n	62f2 <Write_Time_or_mAh+0x16a>
    6222:	3401      	adds	r4, #1
		default:address = DCH_FLAG_START;break;
	}
	Bsp_Read_Buffer(address+256,buff,8);
	if (buff[0] == 0xff) // 
	{
		for (i=0;i<64;i++)
    6224:	2c40      	cmp	r4, #64	; 0x40
    6226:	d1d1      	bne.n	61cc <Write_Time_or_mAh+0x44>
    6228:	e063      	b.n	62f2 <Write_Time_or_mAh+0x16a>
    622a:	2600      	movs	r6, #0
    622c:	2400      	movs	r4, #0
	}
	else //
	{
		for (i=0;i<32;i++)
		{
			Bsp_Read_Buffer(address+256+(i<<3),buff,8);
    622e:	4b37      	ldr	r3, [pc, #220]	; (630c <Write_Time_or_mAh+0x184>)
    6230:	4699      	mov	r9, r3
    6232:	00f5      	lsls	r5, r6, #3
    6234:	19ed      	adds	r5, r5, r7
    6236:	2208      	movs	r2, #8
    6238:	4669      	mov	r1, sp
    623a:	0028      	movs	r0, r5
    623c:	47c8      	blx	r9
			if (buff[0] == 0xff)
    623e:	466b      	mov	r3, sp
    6240:	781b      	ldrb	r3, [r3, #0]
    6242:	2bff      	cmp	r3, #255	; 0xff
    6244:	d11d      	bne.n	6282 <Write_Time_or_mAh+0xfa>
			{
				buff[0] = 0x00;
    6246:	2300      	movs	r3, #0
    6248:	466a      	mov	r2, sp
    624a:	7013      	strb	r3, [r2, #0]
				buff[1] = 0x00;
    624c:	7053      	strb	r3, [r2, #1]
				buff[2] = value>>24;
    624e:	4652      	mov	r2, sl
    6250:	0e12      	lsrs	r2, r2, #24
    6252:	4669      	mov	r1, sp
    6254:	708a      	strb	r2, [r1, #2]
				buff[3] = value>>16;
    6256:	4652      	mov	r2, sl
    6258:	0c12      	lsrs	r2, r2, #16
    625a:	70ca      	strb	r2, [r1, #3]
				buff[4] = value>>8;
    625c:	4652      	mov	r2, sl
    625e:	0a12      	lsrs	r2, r2, #8
    6260:	710a      	strb	r2, [r1, #4]
				buff[5] = value;
    6262:	466a      	mov	r2, sp
    6264:	4651      	mov	r1, sl
    6266:	7151      	strb	r1, [r2, #5]
				buff[6] = 0x00;
    6268:	7193      	strb	r3, [r2, #6]
				buff[7] = 0x00;
    626a:	71d3      	strb	r3, [r2, #7]
				Bsp_Write_Buffer(address+256+(i<<3),buff,8);
    626c:	2208      	movs	r2, #8
    626e:	4669      	mov	r1, sp
    6270:	0028      	movs	r0, r5
    6272:	4b27      	ldr	r3, [pc, #156]	; (6310 <Write_Time_or_mAh+0x188>)
    6274:	4798      	blx	r3
				if (i == 16)
    6276:	2c10      	cmp	r4, #16
    6278:	d109      	bne.n	628e <Write_Time_or_mAh+0x106>
				{
					Bsp_Erase_Row(address);
    627a:	4640      	mov	r0, r8
    627c:	4b25      	ldr	r3, [pc, #148]	; (6314 <Write_Time_or_mAh+0x18c>)
    627e:	4798      	blx	r3
    6280:	e037      	b.n	62f2 <Write_Time_or_mAh+0x16a>
			}
		}
	}
	else //
	{
		for (i=0;i<32;i++)
    6282:	3401      	adds	r4, #1
    6284:	b2e4      	uxtb	r4, r4
    6286:	3601      	adds	r6, #1
    6288:	2c20      	cmp	r4, #32
    628a:	d1d2      	bne.n	6232 <Write_Time_or_mAh+0xaa>
    628c:	e001      	b.n	6292 <Write_Time_or_mAh+0x10a>
					Bsp_Erase_Row(address);
				}
				break;
			}
		}
		if (i == 32)
    628e:	2c20      	cmp	r4, #32
    6290:	d12f      	bne.n	62f2 <Write_Time_or_mAh+0x16a>
    6292:	2500      	movs	r5, #0
		{
			for (i=0;i<32;i++)
			{
				Bsp_Read_Buffer(address+(i<<3),buff,8);
    6294:	4e1d      	ldr	r6, [pc, #116]	; (630c <Write_Time_or_mAh+0x184>)
    6296:	b2eb      	uxtb	r3, r5
    6298:	4699      	mov	r9, r3
    629a:	00ec      	lsls	r4, r5, #3
    629c:	4444      	add	r4, r8
    629e:	2208      	movs	r2, #8
    62a0:	4669      	mov	r1, sp
    62a2:	0020      	movs	r0, r4
    62a4:	47b0      	blx	r6
				if (buff[0] == 0xff)
    62a6:	466b      	mov	r3, sp
    62a8:	781b      	ldrb	r3, [r3, #0]
    62aa:	2bff      	cmp	r3, #255	; 0xff
    62ac:	d11e      	bne.n	62ec <Write_Time_or_mAh+0x164>
				{
					buff[0] = 0x00;
    62ae:	2300      	movs	r3, #0
    62b0:	466a      	mov	r2, sp
    62b2:	7013      	strb	r3, [r2, #0]
					buff[1] = 0x00;
    62b4:	7053      	strb	r3, [r2, #1]
					buff[2] = value>>24;
    62b6:	4652      	mov	r2, sl
    62b8:	0e12      	lsrs	r2, r2, #24
    62ba:	4669      	mov	r1, sp
    62bc:	708a      	strb	r2, [r1, #2]
					buff[3] = value>>16;
    62be:	4652      	mov	r2, sl
    62c0:	0c12      	lsrs	r2, r2, #16
    62c2:	70ca      	strb	r2, [r1, #3]
					buff[4] = value>>8;
    62c4:	4652      	mov	r2, sl
    62c6:	0a12      	lsrs	r2, r2, #8
    62c8:	710a      	strb	r2, [r1, #4]
					buff[5] = value;
    62ca:	466a      	mov	r2, sp
    62cc:	4651      	mov	r1, sl
    62ce:	7151      	strb	r1, [r2, #5]
					buff[6] = 0x00;
    62d0:	7193      	strb	r3, [r2, #6]
					buff[7] = 0x00;
    62d2:	71d3      	strb	r3, [r2, #7]
					Bsp_Write_Buffer(address+(i<<3),buff,8);
    62d4:	2208      	movs	r2, #8
    62d6:	4669      	mov	r1, sp
    62d8:	0020      	movs	r0, r4
    62da:	4b0d      	ldr	r3, [pc, #52]	; (6310 <Write_Time_or_mAh+0x188>)
    62dc:	4798      	blx	r3
					if (i == 16)
    62de:	464b      	mov	r3, r9
    62e0:	2b10      	cmp	r3, #16
    62e2:	d106      	bne.n	62f2 <Write_Time_or_mAh+0x16a>
					{
						Bsp_Erase_Row(address+256);
    62e4:	0038      	movs	r0, r7
    62e6:	4b0b      	ldr	r3, [pc, #44]	; (6314 <Write_Time_or_mAh+0x18c>)
    62e8:	4798      	blx	r3
    62ea:	e002      	b.n	62f2 <Write_Time_or_mAh+0x16a>
    62ec:	3501      	adds	r5, #1
				break;
			}
		}
		if (i == 32)
		{
			for (i=0;i<32;i++)
    62ee:	2d20      	cmp	r5, #32
    62f0:	d1d1      	bne.n	6296 <Write_Time_or_mAh+0x10e>
					break;
				}
			}
		}
	}
}
    62f2:	b002      	add	sp, #8
    62f4:	bc1c      	pop	{r2, r3, r4}
    62f6:	4690      	mov	r8, r2
    62f8:	4699      	mov	r9, r3
    62fa:	46a2      	mov	sl, r4
    62fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    62fe:	46c0      	nop			; (mov r8, r8)
    6300:	0003f900 	.word	0x0003f900
    6304:	0003fb00 	.word	0x0003fb00
    6308:	0003f700 	.word	0x0003f700
    630c:	00005bad 	.word	0x00005bad
    6310:	00005b91 	.word	0x00005b91
    6314:	00005b7d 	.word	0x00005b7d

00006318 <Read_Time_or_mAh>:

uint32_t Read_Time_or_mAh(uint8_t type) 
{
    6318:	b5f0      	push	{r4, r5, r6, r7, lr}
    631a:	464f      	mov	r7, r9
    631c:	b480      	push	{r7}
    631e:	b084      	sub	sp, #16
    6320:	0004      	movs	r4, r0
	uint32_t address = DCH_FLAG_START;
	uint32_t val_temp = 0;
	uint8_t i = 0;
	uint8_t buff[8] = {0};
    6322:	2208      	movs	r2, #8
    6324:	2100      	movs	r1, #0
    6326:	a802      	add	r0, sp, #8
    6328:	4b37      	ldr	r3, [pc, #220]	; (6408 <Read_Time_or_mAh+0xf0>)
    632a:	4798      	blx	r3
	switch(type)    //
    632c:	2c02      	cmp	r4, #2
    632e:	d002      	beq.n	6336 <Read_Time_or_mAh+0x1e>
    6330:	2c03      	cmp	r4, #3
    6332:	d002      	beq.n	633a <Read_Time_or_mAh+0x22>
    6334:	e003      	b.n	633e <Read_Time_or_mAh+0x26>
	{
		case DCH_FLAG: address = DCH_FLAG_START;break;
		case CHG_FLAG: address = CHG_FLAG_START;break;
    6336:	4e35      	ldr	r6, [pc, #212]	; (640c <Read_Time_or_mAh+0xf4>)
    6338:	e002      	b.n	6340 <Read_Time_or_mAh+0x28>
		case TIME_FLAG: address = TIME_FLAG_START;break;
    633a:	4e35      	ldr	r6, [pc, #212]	; (6410 <Read_Time_or_mAh+0xf8>)
    633c:	e000      	b.n	6340 <Read_Time_or_mAh+0x28>
	uint32_t val_temp = 0;
	uint8_t i = 0;
	uint8_t buff[8] = {0};
	switch(type)    //
	{
		case DCH_FLAG: address = DCH_FLAG_START;break;
    633e:	4e35      	ldr	r6, [pc, #212]	; (6414 <Read_Time_or_mAh+0xfc>)
		case CHG_FLAG: address = CHG_FLAG_START;break;
		case TIME_FLAG: address = TIME_FLAG_START;break;
		default:address = DCH_FLAG_START;break;
	}
	Bsp_Read_Buffer(address,buff,8);// FF     3 4 5 6 32 7 8 
    6340:	2208      	movs	r2, #8
    6342:	a902      	add	r1, sp, #8
    6344:	0030      	movs	r0, r6
    6346:	4b34      	ldr	r3, [pc, #208]	; (6418 <Read_Time_or_mAh+0x100>)
    6348:	4798      	blx	r3
	if (buff[0] == 0xff)
    634a:	ab02      	add	r3, sp, #8
    634c:	781b      	ldrb	r3, [r3, #0]
    634e:	2400      	movs	r4, #0
    6350:	2bff      	cmp	r3, #255	; 0xff
    6352:	d12f      	bne.n	63b4 <Read_Time_or_mAh+0x9c>
	{
		address = address + 256;
    6354:	1c75      	adds	r5, r6, #1
    6356:	35ff      	adds	r5, #255	; 0xff
		Bsp_Read_Buffer(address,buff,8);
    6358:	2208      	movs	r2, #8
    635a:	a902      	add	r1, sp, #8
    635c:	0028      	movs	r0, r5
    635e:	4b2e      	ldr	r3, [pc, #184]	; (6418 <Read_Time_or_mAh+0x100>)
    6360:	4798      	blx	r3
		if (buff[0] == 0xff)
    6362:	ab02      	add	r3, sp, #8
    6364:	781b      	ldrb	r3, [r3, #0]
    6366:	2bff      	cmp	r3, #255	; 0xff
    6368:	d039      	beq.n	63de <Read_Time_or_mAh+0xc6>
    636a:	2700      	movs	r7, #0
		}
		else
		{
			for (i=0;i<32;i++)
			{
				Bsp_Read_Buffer(address+(i<<3),buff,8);
    636c:	4b2a      	ldr	r3, [pc, #168]	; (6418 <Read_Time_or_mAh+0x100>)
    636e:	4699      	mov	r9, r3
    6370:	9701      	str	r7, [sp, #4]
    6372:	00f8      	lsls	r0, r7, #3
    6374:	1940      	adds	r0, r0, r5
    6376:	2208      	movs	r2, #8
    6378:	a902      	add	r1, sp, #8
    637a:	47c8      	blx	r9
				if (buff[0] == 0xff)
    637c:	ab02      	add	r3, sp, #8
    637e:	781b      	ldrb	r3, [r3, #0]
    6380:	2bff      	cmp	r3, #255	; 0xff
    6382:	d10a      	bne.n	639a <Read_Time_or_mAh+0x82>
				{
					Bsp_Read_Buffer(address+((i-1)<<3),buff,8);
    6384:	9801      	ldr	r0, [sp, #4]
    6386:	3801      	subs	r0, #1
    6388:	00c0      	lsls	r0, r0, #3
    638a:	1940      	adds	r0, r0, r5
    638c:	2208      	movs	r2, #8
    638e:	a902      	add	r1, sp, #8
    6390:	4b21      	ldr	r3, [pc, #132]	; (6418 <Read_Time_or_mAh+0x100>)
    6392:	4798      	blx	r3
					break;
				}
			}
			if (i == 32)
    6394:	2c20      	cmp	r4, #32
    6396:	d122      	bne.n	63de <Read_Time_or_mAh+0xc6>
    6398:	e004      	b.n	63a4 <Read_Time_or_mAh+0x8c>
		{
			//flash 
		}
		else
		{
			for (i=0;i<32;i++)
    639a:	3401      	adds	r4, #1
    639c:	b2e4      	uxtb	r4, r4
    639e:	3701      	adds	r7, #1
    63a0:	2c20      	cmp	r4, #32
    63a2:	d1e5      	bne.n	6370 <Read_Time_or_mAh+0x58>
					break;
				}
			}
			if (i == 32)
			{
				Bsp_Read_Buffer(address+((i-1)<<3),buff,8);
    63a4:	0030      	movs	r0, r6
    63a6:	30f9      	adds	r0, #249	; 0xf9
    63a8:	30ff      	adds	r0, #255	; 0xff
    63aa:	2208      	movs	r2, #8
    63ac:	a902      	add	r1, sp, #8
    63ae:	4b1a      	ldr	r3, [pc, #104]	; (6418 <Read_Time_or_mAh+0x100>)
    63b0:	4798      	blx	r3
    63b2:	e014      	b.n	63de <Read_Time_or_mAh+0xc6>
	}
	else
	{
		for (i=0;i<64;i++)
		{
			Bsp_Read_Buffer(address+(i<<3),buff,8);
    63b4:	4f18      	ldr	r7, [pc, #96]	; (6418 <Read_Time_or_mAh+0x100>)
    63b6:	00e0      	lsls	r0, r4, #3
    63b8:	1980      	adds	r0, r0, r6
    63ba:	2208      	movs	r2, #8
    63bc:	a902      	add	r1, sp, #8
    63be:	47b8      	blx	r7
			if (buff[0] == 0xff)
    63c0:	ab02      	add	r3, sp, #8
    63c2:	781b      	ldrb	r3, [r3, #0]
    63c4:	2bff      	cmp	r3, #255	; 0xff
    63c6:	d107      	bne.n	63d8 <Read_Time_or_mAh+0xc0>
			{
				Bsp_Read_Buffer(address+((i-1)<<3),buff,8);
    63c8:	1e60      	subs	r0, r4, #1
    63ca:	00c0      	lsls	r0, r0, #3
    63cc:	1980      	adds	r0, r0, r6
    63ce:	2208      	movs	r2, #8
    63d0:	a902      	add	r1, sp, #8
    63d2:	4b11      	ldr	r3, [pc, #68]	; (6418 <Read_Time_or_mAh+0x100>)
    63d4:	4798      	blx	r3
				break;
    63d6:	e002      	b.n	63de <Read_Time_or_mAh+0xc6>
    63d8:	3401      	adds	r4, #1
			}
		}
	}
	else
	{
		for (i=0;i<64;i++)
    63da:	2c40      	cmp	r4, #64	; 0x40
    63dc:	d1eb      	bne.n	63b6 <Read_Time_or_mAh+0x9e>
				break;
			}
		}
	}
	
	val_temp = buff[2]<<24 | buff[3]<<16 | buff[4]<<8 | buff[5];
    63de:	ab02      	add	r3, sp, #8
    63e0:	7898      	ldrb	r0, [r3, #2]
    63e2:	0600      	lsls	r0, r0, #24
    63e4:	78db      	ldrb	r3, [r3, #3]
    63e6:	041b      	lsls	r3, r3, #16
    63e8:	4318      	orrs	r0, r3
    63ea:	ab02      	add	r3, sp, #8
    63ec:	795b      	ldrb	r3, [r3, #5]
    63ee:	4318      	orrs	r0, r3
    63f0:	ab02      	add	r3, sp, #8
    63f2:	791b      	ldrb	r3, [r3, #4]
    63f4:	021b      	lsls	r3, r3, #8
    63f6:	4318      	orrs	r0, r3
	if(val_temp == 0XFFFFFFFF) val_temp = 0;
    63f8:	1c43      	adds	r3, r0, #1
    63fa:	d100      	bne.n	63fe <Read_Time_or_mAh+0xe6>
    63fc:	2000      	movs	r0, #0
	
	return val_temp;
}
    63fe:	b004      	add	sp, #16
    6400:	bc04      	pop	{r2}
    6402:	4691      	mov	r9, r2
    6404:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6406:	46c0      	nop			; (mov r8, r8)
    6408:	0000ab8b 	.word	0x0000ab8b
    640c:	0003f900 	.word	0x0003f900
    6410:	0003fb00 	.word	0x0003fb00
    6414:	0003f700 	.word	0x0003f700
    6418:	00005bad 	.word	0x00005bad

0000641c <Time_update>:

void Time_update(void)
{
    641c:	b510      	push	{r4, lr}
	static uint8_t cal_ms = 0;
	cal_ms++;
    641e:	4b0e      	ldr	r3, [pc, #56]	; (6458 <Time_update+0x3c>)
    6420:	781b      	ldrb	r3, [r3, #0]
    6422:	3301      	adds	r3, #1
    6424:	b2db      	uxtb	r3, r3
	if (cal_ms >= 4)
    6426:	2b03      	cmp	r3, #3
    6428:	d802      	bhi.n	6430 <Time_update+0x14>
}

void Time_update(void)
{
	static uint8_t cal_ms = 0;
	cal_ms++;
    642a:	4a0b      	ldr	r2, [pc, #44]	; (6458 <Time_update+0x3c>)
    642c:	7013      	strb	r3, [r2, #0]
    642e:	e012      	b.n	6456 <Time_update+0x3a>
	if (cal_ms >= 4)
	{
		cal_ms = 0;
    6430:	2200      	movs	r2, #0
    6432:	4b09      	ldr	r3, [pc, #36]	; (6458 <Time_update+0x3c>)
    6434:	701a      	strb	r2, [r3, #0]
		Time_Val++;
    6436:	4b09      	ldr	r3, [pc, #36]	; (645c <Time_update+0x40>)
    6438:	681a      	ldr	r2, [r3, #0]
    643a:	1c50      	adds	r0, r2, #1
    643c:	6018      	str	r0, [r3, #0]
		if (Time_Val - Time_Val_Bak >= 60)
    643e:	4b08      	ldr	r3, [pc, #32]	; (6460 <Time_update+0x44>)
    6440:	681b      	ldr	r3, [r3, #0]
    6442:	1ac3      	subs	r3, r0, r3
    6444:	2b3b      	cmp	r3, #59	; 0x3b
    6446:	d906      	bls.n	6456 <Time_update+0x3a>
		{
			Write_Time_or_mAh(Time_Val,TIME_FLAG);
    6448:	2103      	movs	r1, #3
    644a:	4b06      	ldr	r3, [pc, #24]	; (6464 <Time_update+0x48>)
    644c:	4798      	blx	r3
			Time_Val_Bak = Time_Val;
    644e:	4b03      	ldr	r3, [pc, #12]	; (645c <Time_update+0x40>)
    6450:	681a      	ldr	r2, [r3, #0]
    6452:	4b03      	ldr	r3, [pc, #12]	; (6460 <Time_update+0x44>)
    6454:	601a      	str	r2, [r3, #0]
		}
	}
}
    6456:	bd10      	pop	{r4, pc}
    6458:	2000022b 	.word	0x2000022b
    645c:	20000fb8 	.word	0x20000fb8
    6460:	20000f58 	.word	0x20000f58
    6464:	00006189 	.word	0x00006189

00006468 <PowerOn_Init>:
  * @param  None
  * @retval None
  */

void PowerOn_Init(void)
{
    6468:	b5f0      	push	{r4, r5, r6, r7, lr}
    646a:	4657      	mov	r7, sl
    646c:	464e      	mov	r6, r9
    646e:	4645      	mov	r5, r8
    6470:	b4e0      	push	{r5, r6, r7}
    6472:	2482      	movs	r4, #130	; 0x82
    6474:	05e4      	lsls	r4, r4, #23
    6476:	2380      	movs	r3, #128	; 0x80
    6478:	6163      	str	r3, [r4, #20]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    647a:	2680      	movs	r6, #128	; 0x80
    647c:	0536      	lsls	r6, r6, #20
    647e:	61a6      	str	r6, [r4, #24]
    6480:	2580      	movs	r5, #128	; 0x80
    6482:	056d      	lsls	r5, r5, #21
    6484:	61a5      	str	r5, [r4, #24]
	SHDN_Low();
	Bsp_LED0_On();
	Bsp_LED1_On();
    delay_ms(500);
    6486:	20fa      	movs	r0, #250	; 0xfa
    6488:	0040      	lsls	r0, r0, #1
    648a:	4b34      	ldr	r3, [pc, #208]	; (655c <PowerOn_Init+0xf4>)
    648c:	4798      	blx	r3
	} else {
		port_base->OUTCLR.reg = pin_mask;
    648e:	6166      	str	r6, [r4, #20]
    6490:	6165      	str	r5, [r4, #20]
	Bsp_LED0_Off();
	Bsp_LED1_Off();
	
    sys_flags.VAL =0;
    6492:	4e33      	ldr	r6, [pc, #204]	; (6560 <PowerOn_Init+0xf8>)
    6494:	2400      	movs	r4, #0
    6496:	2500      	movs	r5, #0
    6498:	8034      	strh	r4, [r6, #0]
    sys_states.VAL =0;
    649a:	4f32      	ldr	r7, [pc, #200]	; (6564 <PowerOn_Init+0xfc>)
    649c:	803c      	strh	r4, [r7, #0]
    afe_flags.VAL =0;
    649e:	4b32      	ldr	r3, [pc, #200]	; (6568 <PowerOn_Init+0x100>)
    64a0:	801c      	strh	r4, [r3, #0]
    flash_flags.VAL =0;
    64a2:	4b32      	ldr	r3, [pc, #200]	; (656c <PowerOn_Init+0x104>)
    64a4:	801c      	strh	r4, [r3, #0]
    sys_err_flags.VAL =0;
    64a6:	4b32      	ldr	r3, [pc, #200]	; (6570 <PowerOn_Init+0x108>)
    64a8:	801c      	strh	r4, [r3, #0]
	cap_update = BAT_NORMAL_CAP;
    64aa:	4a32      	ldr	r2, [pc, #200]	; (6574 <PowerOn_Init+0x10c>)
    64ac:	4b32      	ldr	r3, [pc, #200]	; (6578 <PowerOn_Init+0x110>)
    64ae:	801a      	strh	r2, [r3, #0]
	nADC_CURRENT = 0;
    64b0:	4b32      	ldr	r3, [pc, #200]	; (657c <PowerOn_Init+0x114>)
    64b2:	801c      	strh	r4, [r3, #0]
	g_bal_state.VAL = 0;
    64b4:	4b32      	ldr	r3, [pc, #200]	; (6580 <PowerOn_Init+0x118>)
    64b6:	801c      	strh	r4, [r3, #0]
	g_bal_need.VAL = 0;
    64b8:	4b32      	ldr	r3, [pc, #200]	; (6584 <PowerOn_Init+0x11c>)
    64ba:	801c      	strh	r4, [r3, #0]
	PWR_VALUE = 0;
    64bc:	4b32      	ldr	r3, [pc, #200]	; (6588 <PowerOn_Init+0x120>)
    64be:	801c      	strh	r4, [r3, #0]
	Total_VBAT = 0;
    64c0:	4b32      	ldr	r3, [pc, #200]	; (658c <PowerOn_Init+0x124>)
    64c2:	801c      	strh	r4, [r3, #0]
	AFE_OC_DELAY_CNT = 0;
    64c4:	4b32      	ldr	r3, [pc, #200]	; (6590 <PowerOn_Init+0x128>)
    64c6:	701d      	strb	r5, [r3, #0]
	AFE_SCD_DELAY_CNT = 0;
    64c8:	4b32      	ldr	r3, [pc, #200]	; (6594 <PowerOn_Init+0x12c>)
    64ca:	701d      	strb	r5, [r3, #0]
	AFE_OCC_DELAY_CNT = 0;
    64cc:	4b32      	ldr	r3, [pc, #200]	; (6598 <PowerOn_Init+0x130>)
    64ce:	701d      	strb	r5, [r3, #0]
	Latch_id = 0;
    64d0:	4b32      	ldr	r3, [pc, #200]	; (659c <PowerOn_Init+0x134>)
    64d2:	701d      	strb	r5, [r3, #0]
	ID_address = 0xff;
    64d4:	22ff      	movs	r2, #255	; 0xff
    64d6:	4b32      	ldr	r3, [pc, #200]	; (65a0 <PowerOn_Init+0x138>)
    64d8:	701a      	strb	r2, [r3, #0]
	DCH_Val = Read_Time_or_mAh(DCH_FLAG);
    64da:	2001      	movs	r0, #1
    64dc:	4b31      	ldr	r3, [pc, #196]	; (65a4 <PowerOn_Init+0x13c>)
    64de:	4698      	mov	r8, r3
    64e0:	4798      	blx	r3
    64e2:	4b31      	ldr	r3, [pc, #196]	; (65a8 <PowerOn_Init+0x140>)
    64e4:	469a      	mov	sl, r3
    64e6:	6018      	str	r0, [r3, #0]
	CHG_Val = Read_Time_or_mAh(CHG_FLAG);
    64e8:	2002      	movs	r0, #2
    64ea:	47c0      	blx	r8
    64ec:	4b2f      	ldr	r3, [pc, #188]	; (65ac <PowerOn_Init+0x144>)
    64ee:	4699      	mov	r9, r3
    64f0:	6018      	str	r0, [r3, #0]
	Time_Val = Read_Time_or_mAh(TIME_FLAG);
    64f2:	2003      	movs	r0, #3
    64f4:	47c0      	blx	r8
    64f6:	4b2e      	ldr	r3, [pc, #184]	; (65b0 <PowerOn_Init+0x148>)
    64f8:	6018      	str	r0, [r3, #0]
	DCH_Val_Bak = DCH_Val;
    64fa:	4653      	mov	r3, sl
    64fc:	681a      	ldr	r2, [r3, #0]
    64fe:	4b2d      	ldr	r3, [pc, #180]	; (65b4 <PowerOn_Init+0x14c>)
    6500:	601a      	str	r2, [r3, #0]
	CHG_Val_Bak = CHG_Val;
    6502:	464b      	mov	r3, r9
    6504:	681a      	ldr	r2, [r3, #0]
    6506:	4b2c      	ldr	r3, [pc, #176]	; (65b8 <PowerOn_Init+0x150>)
    6508:	601a      	str	r2, [r3, #0]
	Time_Val_Bak = Time_Val;
    650a:	4b2c      	ldr	r3, [pc, #176]	; (65bc <PowerOn_Init+0x154>)
    650c:	6018      	str	r0, [r3, #0]
	
    sys_states.val.sys_sw_nconnect_flag=1;//zzy20161021 
    650e:	787a      	ldrb	r2, [r7, #1]
    6510:	2340      	movs	r3, #64	; 0x40
    6512:	4313      	orrs	r3, r2
    6514:	707b      	strb	r3, [r7, #1]
    g_sys_cap.val.cycle_record_flag =0;
    6516:	4b2a      	ldr	r3, [pc, #168]	; (65c0 <PowerOn_Init+0x158>)
    6518:	761d      	strb	r5, [r3, #24]
    sys_flags.val.afe_connect_flag =1;
    651a:	7832      	ldrb	r2, [r6, #0]
    651c:	2101      	movs	r1, #1
    651e:	430a      	orrs	r2, r1
    6520:	7032      	strb	r2, [r6, #0]
    sys_states.val.sys_dch_on =0;
    6522:	783a      	ldrb	r2, [r7, #0]
    sys_states.val.sys_chg_on =0;
    6524:	2001      	movs	r0, #1
    6526:	4382      	bics	r2, r0
    6528:	3001      	adds	r0, #1
    652a:	4382      	bics	r2, r0
    652c:	703a      	strb	r2, [r7, #0]
    sys_flags.val.afe_adirq2_flag = 1;
    652e:	7872      	ldrb	r2, [r6, #1]
    6530:	4311      	orrs	r1, r2
    6532:	7071      	strb	r1, [r6, #1]
    g_sys_cap.val.cap_cnt =0;
    6534:	621c      	str	r4, [r3, #32]
    g_sys_cap.val.bat_cycle_cnt =0;
    6536:	849c      	strh	r4, [r3, #36]	; 0x24
    g_sys_cap.val.re_cap_rate_sum =0;
    6538:	75dd      	strb	r5, [r3, #23]
    g_sys_cap.val.deep_rate_sum =0;
    653a:	769d      	strb	r5, [r3, #26]
	
	//,,
	g_sys_history.val.bat_temp_max =0;
    653c:	4b21      	ldr	r3, [pc, #132]	; (65c4 <PowerOn_Init+0x15c>)
    653e:	715d      	strb	r5, [r3, #5]
	g_sys_history.val.bat_temp_min =100;
    6540:	2264      	movs	r2, #100	; 0x64
    6542:	711a      	strb	r2, [r3, #4]
	g_sys_history.val.chg_cur_max =0;
    6544:	811c      	strh	r4, [r3, #8]
	g_sys_history.val.dch_cur_max =0;
    6546:	80dc      	strh	r4, [r3, #6]
	g_sys_history.val.pcb_temp_max =0;
    6548:	731d      	strb	r5, [r3, #12]
	g_sys_history.val.soc_max =0;
    654a:	815c      	strh	r4, [r3, #10]
	g_sys_history.val.vcell_max =0;
    654c:	805c      	strh	r4, [r3, #2]
	g_sys_history.val.vcell_min =0xffff;
    654e:	3a65      	subs	r2, #101	; 0x65
    6550:	801a      	strh	r2, [r3, #0]
}
    6552:	bc1c      	pop	{r2, r3, r4}
    6554:	4690      	mov	r8, r2
    6556:	4699      	mov	r9, r3
    6558:	46a2      	mov	sl, r4
    655a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    655c:	000086a5 	.word	0x000086a5
    6560:	20000fcc 	.word	0x20000fcc
    6564:	20001160 	.word	0x20001160
    6568:	2000113c 	.word	0x2000113c
    656c:	20001138 	.word	0x20001138
    6570:	20001030 	.word	0x20001030
    6574:	fffff618 	.word	0xfffff618
    6578:	20000fa0 	.word	0x20000fa0
    657c:	20000fca 	.word	0x20000fca
    6580:	20000fa8 	.word	0x20000fa8
    6584:	20000fb4 	.word	0x20000fb4
    6588:	2000113e 	.word	0x2000113e
    658c:	20000f60 	.word	0x20000f60
    6590:	20001166 	.word	0x20001166
    6594:	20001162 	.word	0x20001162
    6598:	2000113a 	.word	0x2000113a
    659c:	20000f64 	.word	0x20000f64
    65a0:	20000f5d 	.word	0x20000f5d
    65a4:	00006319 	.word	0x00006319
    65a8:	20000fc4 	.word	0x20000fc4
    65ac:	20000f98 	.word	0x20000f98
    65b0:	20000fb8 	.word	0x20000fb8
    65b4:	20000fb0 	.word	0x20000fb0
    65b8:	20000fa4 	.word	0x20000fa4
    65bc:	20000f58 	.word	0x20000f58
    65c0:	20000f68 	.word	0x20000f68
    65c4:	20001020 	.word	0x20001020

000065c8 <HardwareProtection>:
OUTPUT			: None
UPDATE			:
DATE			: 2016/06/24
*****************************************************************************/
void HardwareProtection(void)
{
    65c8:	b510      	push	{r4, lr}
	//,,
	if(sys_flags.val.afe_set_hard_protect_end == 0)
    65ca:	4b26      	ldr	r3, [pc, #152]	; (6664 <HardwareProtection+0x9c>)
    65cc:	781b      	ldrb	r3, [r3, #0]
    65ce:	075b      	lsls	r3, r3, #29
    65d0:	d414      	bmi.n	65fc <HardwareProtection+0x34>
	{
		if(AFE_HardwareProtection_Write() ==0)
    65d2:	4b25      	ldr	r3, [pc, #148]	; (6668 <HardwareProtection+0xa0>)
    65d4:	4798      	blx	r3
    65d6:	2800      	cmp	r0, #0
    65d8:	d10a      	bne.n	65f0 <HardwareProtection+0x28>
		{
			sys_flags.val.afe_set_hard_protect_end =1;
    65da:	4a22      	ldr	r2, [pc, #136]	; (6664 <HardwareProtection+0x9c>)
    65dc:	7811      	ldrb	r1, [r2, #0]
    65de:	2304      	movs	r3, #4
    65e0:	430b      	orrs	r3, r1
    65e2:	7013      	strb	r3, [r2, #0]
			afe_flags.val.afe_set_volt_protect_err_flag = 0;
    65e4:	4a21      	ldr	r2, [pc, #132]	; (666c <HardwareProtection+0xa4>)
    65e6:	7813      	ldrb	r3, [r2, #0]
    65e8:	217f      	movs	r1, #127	; 0x7f
    65ea:	400b      	ands	r3, r1
    65ec:	7013      	strb	r3, [r2, #0]
    65ee:	e005      	b.n	65fc <HardwareProtection+0x34>
		}
		else
		{
			afe_flags.val.afe_set_volt_protect_err_flag = 1;
    65f0:	4a1e      	ldr	r2, [pc, #120]	; (666c <HardwareProtection+0xa4>)
    65f2:	7813      	ldrb	r3, [r2, #0]
    65f4:	2180      	movs	r1, #128	; 0x80
    65f6:	4249      	negs	r1, r1
    65f8:	430b      	orrs	r3, r1
    65fa:	7013      	strb	r3, [r2, #0]
		}
	}
	AFE_HardwareProtection_Read(); //SPI
    65fc:	4b1c      	ldr	r3, [pc, #112]	; (6670 <HardwareProtection+0xa8>)
    65fe:	4798      	blx	r3
	
	//AFE  OCC OCD SCD
	if((afe_flags.val.afe_occ_flag == 1)||(afe_flags.val.afe_ov_flag==1))
    6600:	4b1a      	ldr	r3, [pc, #104]	; (666c <HardwareProtection+0xa4>)
    6602:	881b      	ldrh	r3, [r3, #0]
    6604:	2284      	movs	r2, #132	; 0x84
    6606:	0092      	lsls	r2, r2, #2
    6608:	4213      	tst	r3, r2
    660a:	d005      	beq.n	6618 <HardwareProtection+0x50>
	{
		sys_states.val.sys_chg_on =0;
    660c:	4919      	ldr	r1, [pc, #100]	; (6674 <HardwareProtection+0xac>)
    660e:	780a      	ldrb	r2, [r1, #0]
    6610:	2002      	movs	r0, #2
    6612:	4382      	bics	r2, r0
    6614:	700a      	strb	r2, [r1, #0]
    6616:	e004      	b.n	6622 <HardwareProtection+0x5a>
	}
	else
	{
		sys_states.val.sys_chg_on =1;
    6618:	4916      	ldr	r1, [pc, #88]	; (6674 <HardwareProtection+0xac>)
    661a:	7808      	ldrb	r0, [r1, #0]
    661c:	2202      	movs	r2, #2
    661e:	4302      	orrs	r2, r0
    6620:	700a      	strb	r2, [r1, #0]
	}
	if((afe_flags.val.afe_ocd_flag == 1)||(afe_flags.val.afe_scd_flag == 1)||(afe_flags.val.afe_uv_flag == 1))
    6622:	22b0      	movs	r2, #176	; 0xb0
    6624:	0052      	lsls	r2, r2, #1
    6626:	4213      	tst	r3, r2
    6628:	d010      	beq.n	664c <HardwareProtection+0x84>
	{
		sys_states.val.sys_dch_on =0;
    662a:	4a12      	ldr	r2, [pc, #72]	; (6674 <HardwareProtection+0xac>)
    662c:	7813      	ldrb	r3, [r2, #0]
    662e:	2101      	movs	r1, #1
    6630:	438b      	bics	r3, r1
    6632:	7013      	strb	r3, [r2, #0]
		afe_flags.val.afe_dfrv_autoprotect_flag = 1;
    6634:	4a0d      	ldr	r2, [pc, #52]	; (666c <HardwareProtection+0xa4>)
    6636:	7851      	ldrb	r1, [r2, #1]
    6638:	2320      	movs	r3, #32
    663a:	430b      	orrs	r3, r1
    663c:	7053      	strb	r3, [r2, #1]
		if(afe_flags.val.afe_uv_flag ==1)               //zzy?
    663e:	07db      	lsls	r3, r3, #31
    6640:	d50e      	bpl.n	6660 <HardwareProtection+0x98>
		{
			afe_flags.val.afe_uv_lock_flag = 1;
    6642:	7851      	ldrb	r1, [r2, #1]
    6644:	2310      	movs	r3, #16
    6646:	430b      	orrs	r3, r1
    6648:	7053      	strb	r3, [r2, #1]
    664a:	e009      	b.n	6660 <HardwareProtection+0x98>
	}
	else
	{
		if((afe_flags.val.afe_ocd_flag == 0)&&(afe_flags.val.afe_scd_flag == 0)&&(afe_flags.val.afe_uv_flag == 0))
		{
			afe_flags.val.afe_dfrv_autoprotect_flag = 0;
    664c:	4a07      	ldr	r2, [pc, #28]	; (666c <HardwareProtection+0xa4>)
    664e:	7853      	ldrb	r3, [r2, #1]
    6650:	2120      	movs	r1, #32
    6652:	438b      	bics	r3, r1
    6654:	7053      	strb	r3, [r2, #1]
		}
		sys_states.val.sys_dch_on =1;
    6656:	4a07      	ldr	r2, [pc, #28]	; (6674 <HardwareProtection+0xac>)
    6658:	7811      	ldrb	r1, [r2, #0]
    665a:	2301      	movs	r3, #1
    665c:	430b      	orrs	r3, r1
    665e:	7013      	strb	r3, [r2, #0]
	}
}
    6660:	bd10      	pop	{r4, pc}
    6662:	46c0      	nop			; (mov r8, r8)
    6664:	20000fcc 	.word	0x20000fcc
    6668:	000049c1 	.word	0x000049c1
    666c:	2000113c 	.word	0x2000113c
    6670:	00004e0d 	.word	0x00004e0d
    6674:	20001160 	.word	0x20001160

00006678 <SoftwareProtection>:
OUTPUT			: None
NOTICE			: ,
DATE			: 2016/06/24
*****************************************************************************/
void SoftwareProtection(void)
{
    6678:	b500      	push	{lr}
	//CHG PROTECT
	if(sys_states.val.soft_chg_protect ==0)
    667a:	4b9b      	ldr	r3, [pc, #620]	; (68e8 <SoftwareProtection+0x270>)
    667c:	785b      	ldrb	r3, [r3, #1]
    667e:	07db      	lsls	r3, r3, #31
    6680:	d461      	bmi.n	6746 <SoftwareProtection+0xce>
	{
		if(sys_states.val.sys_chg_on == 1)
    6682:	4b99      	ldr	r3, [pc, #612]	; (68e8 <SoftwareProtection+0x270>)
    6684:	781b      	ldrb	r3, [r3, #0]
    6686:	079b      	lsls	r3, r3, #30
    6688:	d400      	bmi.n	668c <SoftwareProtection+0x14>
    668a:	e090      	b.n	67ae <SoftwareProtection+0x136>
		{
			if((nADC_TMONI_BAT_MAX > TEMP_CHG_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_CHG_LOW_PROTECT))
    668c:	4b97      	ldr	r3, [pc, #604]	; (68ec <SoftwareProtection+0x274>)
    668e:	781b      	ldrb	r3, [r3, #0]
    6690:	b25b      	sxtb	r3, r3
    6692:	2b2d      	cmp	r3, #45	; 0x2d
    6694:	dc04      	bgt.n	66a0 <SoftwareProtection+0x28>
    6696:	4b96      	ldr	r3, [pc, #600]	; (68f0 <SoftwareProtection+0x278>)
    6698:	781b      	ldrb	r3, [r3, #0]
    669a:	b25b      	sxtb	r3, r3
    669c:	330a      	adds	r3, #10
    669e:	da13      	bge.n	66c8 <SoftwareProtection+0x50>
			{
				soft_cp_cnt++;
    66a0:	4b94      	ldr	r3, [pc, #592]	; (68f4 <SoftwareProtection+0x27c>)
    66a2:	781b      	ldrb	r3, [r3, #0]
    66a4:	3301      	adds	r3, #1
    66a6:	b2db      	uxtb	r3, r3
				if(soft_cp_cnt >PROTECT_DELAY_3S)  //8,250*8 = 2S
    66a8:	2b0c      	cmp	r3, #12
    66aa:	d802      	bhi.n	66b2 <SoftwareProtection+0x3a>
	{
		if(sys_states.val.sys_chg_on == 1)
		{
			if((nADC_TMONI_BAT_MAX > TEMP_CHG_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_CHG_LOW_PROTECT))
			{
				soft_cp_cnt++;
    66ac:	4a91      	ldr	r2, [pc, #580]	; (68f4 <SoftwareProtection+0x27c>)
    66ae:	7013      	strb	r3, [r2, #0]
    66b0:	e07d      	b.n	67ae <SoftwareProtection+0x136>
				if(soft_cp_cnt >PROTECT_DELAY_3S)  //8,250*8 = 2S
				{
					soft_cp_cnt =0;
    66b2:	2200      	movs	r2, #0
    66b4:	4b8f      	ldr	r3, [pc, #572]	; (68f4 <SoftwareProtection+0x27c>)
    66b6:	701a      	strb	r2, [r3, #0]
					sys_states.val.soft_chg_protect =1;
    66b8:	498b      	ldr	r1, [pc, #556]	; (68e8 <SoftwareProtection+0x270>)
    66ba:	784a      	ldrb	r2, [r1, #1]
    66bc:	2301      	movs	r3, #1
    66be:	4313      	orrs	r3, r2
					sys_states.val.chg_temp_protect = 1;
    66c0:	2204      	movs	r2, #4
    66c2:	4313      	orrs	r3, r2
    66c4:	704b      	strb	r3, [r1, #1]
    66c6:	e072      	b.n	67ae <SoftwareProtection+0x136>
					//BatteryState.val.CHG_Inhibit_Temp = 1; //  
				}
			}
			else
			{
				soft_cp_cnt =0;
    66c8:	2200      	movs	r2, #0
    66ca:	4b8a      	ldr	r3, [pc, #552]	; (68f4 <SoftwareProtection+0x27c>)
    66cc:	701a      	strb	r2, [r3, #0]
				if(nADC_CURRENT >0) //
    66ce:	4b8a      	ldr	r3, [pc, #552]	; (68f8 <SoftwareProtection+0x280>)
    66d0:	2200      	movs	r2, #0
    66d2:	5e9b      	ldrsh	r3, [r3, r2]
    66d4:	2b00      	cmp	r3, #0
    66d6:	dd30      	ble.n	673a <SoftwareProtection+0xc2>
				{
					if(nADC_CURRENT >CURRENT_CHG_STATE)
    66d8:	2b14      	cmp	r3, #20
    66da:	dd25      	ble.n	6728 <SoftwareProtection+0xb0>
					{
						if(nADC_CURRENT >CURRENT_CHGOC_PROTECT)
    66dc:	4a87      	ldr	r2, [pc, #540]	; (68fc <SoftwareProtection+0x284>)
    66de:	4293      	cmp	r3, r2
    66e0:	dd17      	ble.n	6712 <SoftwareProtection+0x9a>
						{
							soft_occ_cnt++;
    66e2:	4b87      	ldr	r3, [pc, #540]	; (6900 <SoftwareProtection+0x288>)
    66e4:	781b      	ldrb	r3, [r3, #0]
    66e6:	3301      	adds	r3, #1
    66e8:	b2db      	uxtb	r3, r3
							if(soft_occ_cnt >PROTECT_DELAY_1S) // 4*250ms = 1S//zzyPROTECT_DELAY_1S1
    66ea:	2b04      	cmp	r3, #4
    66ec:	d802      	bhi.n	66f4 <SoftwareProtection+0x7c>
				{
					if(nADC_CURRENT >CURRENT_CHG_STATE)
					{
						if(nADC_CURRENT >CURRENT_CHGOC_PROTECT)
						{
							soft_occ_cnt++;
    66ee:	4a84      	ldr	r2, [pc, #528]	; (6900 <SoftwareProtection+0x288>)
    66f0:	7013      	strb	r3, [r2, #0]
    66f2:	e011      	b.n	6718 <SoftwareProtection+0xa0>
							if(soft_occ_cnt >PROTECT_DELAY_1S) // 4*250ms = 1S//zzyPROTECT_DELAY_1S1
							{
								soft_occ_cnt =0;
    66f4:	2300      	movs	r3, #0
    66f6:	4a82      	ldr	r2, [pc, #520]	; (6900 <SoftwareProtection+0x288>)
    66f8:	7013      	strb	r3, [r2, #0]
								OCC_TIMEOUT =0;
    66fa:	4a82      	ldr	r2, [pc, #520]	; (6904 <SoftwareProtection+0x28c>)
    66fc:	8013      	strh	r3, [r2, #0]
								sys_states.val.sys_software_occ = 1;
    66fe:	4b7a      	ldr	r3, [pc, #488]	; (68e8 <SoftwareProtection+0x270>)
    6700:	7819      	ldrb	r1, [r3, #0]
    6702:	2210      	movs	r2, #16
    6704:	430a      	orrs	r2, r1
    6706:	701a      	strb	r2, [r3, #0]
								sys_states.val.soft_chg_protect =1;
    6708:	7859      	ldrb	r1, [r3, #1]
    670a:	2201      	movs	r2, #1
    670c:	430a      	orrs	r2, r1
    670e:	705a      	strb	r2, [r3, #1]
    6710:	e002      	b.n	6718 <SoftwareProtection+0xa0>
							}
						}
						else
						{
							soft_occ_cnt =0;
    6712:	2200      	movs	r2, #0
    6714:	4b7a      	ldr	r3, [pc, #488]	; (6900 <SoftwareProtection+0x288>)
    6716:	701a      	strb	r2, [r3, #0]
						}
						sys_states.val.sys_chg_state =1;
    6718:	4973      	ldr	r1, [pc, #460]	; (68e8 <SoftwareProtection+0x270>)
    671a:	780a      	ldrb	r2, [r1, #0]
    671c:	2304      	movs	r3, #4
    671e:	4313      	orrs	r3, r2
						sys_states.val.sys_dch_state =0;
    6720:	22f7      	movs	r2, #247	; 0xf7
    6722:	4013      	ands	r3, r2
    6724:	700b      	strb	r3, [r1, #0]
    6726:	e042      	b.n	67ae <SoftwareProtection+0x136>
					}
					else
					{
						soft_occ_cnt =0;
    6728:	2200      	movs	r2, #0
    672a:	4b75      	ldr	r3, [pc, #468]	; (6900 <SoftwareProtection+0x288>)
    672c:	701a      	strb	r2, [r3, #0]
						sys_states.val.sys_chg_state =0;
    672e:	4a6e      	ldr	r2, [pc, #440]	; (68e8 <SoftwareProtection+0x270>)
    6730:	7813      	ldrb	r3, [r2, #0]
    6732:	2104      	movs	r1, #4
    6734:	438b      	bics	r3, r1
    6736:	7013      	strb	r3, [r2, #0]
    6738:	e039      	b.n	67ae <SoftwareProtection+0x136>
					}
				}
				else
				{
					sys_states.val.sys_chg_state =0;
    673a:	4a6b      	ldr	r2, [pc, #428]	; (68e8 <SoftwareProtection+0x270>)
    673c:	7813      	ldrb	r3, [r2, #0]
    673e:	2104      	movs	r1, #4
    6740:	438b      	bics	r3, r1
    6742:	7013      	strb	r3, [r2, #0]
    6744:	e033      	b.n	67ae <SoftwareProtection+0x136>
			}
		}
	}
	else
	{
		if(sys_states.val.sys_software_occ == 1)
    6746:	4b68      	ldr	r3, [pc, #416]	; (68e8 <SoftwareProtection+0x270>)
    6748:	781b      	ldrb	r3, [r3, #0]
    674a:	06db      	lsls	r3, r3, #27
    674c:	d512      	bpl.n	6774 <SoftwareProtection+0xfc>
		{
			soft_cp_dis_cnt = 0;
    674e:	2200      	movs	r2, #0
    6750:	4b6d      	ldr	r3, [pc, #436]	; (6908 <SoftwareProtection+0x290>)
    6752:	701a      	strb	r2, [r3, #0]
			if(OCC_TIMEOUT >PROTECT_DELAY_5S) // 250ms * 4 = 1S 5S = 20
    6754:	4b6b      	ldr	r3, [pc, #428]	; (6904 <SoftwareProtection+0x28c>)
    6756:	881b      	ldrh	r3, [r3, #0]
    6758:	2b14      	cmp	r3, #20
    675a:	d928      	bls.n	67ae <SoftwareProtection+0x136>
			{
				OCC_TIMEOUT =0;
    675c:	4b69      	ldr	r3, [pc, #420]	; (6904 <SoftwareProtection+0x28c>)
    675e:	801a      	strh	r2, [r3, #0]
				sys_states.val.sys_software_occ =0;
    6760:	4b61      	ldr	r3, [pc, #388]	; (68e8 <SoftwareProtection+0x270>)
    6762:	781a      	ldrb	r2, [r3, #0]
    6764:	2110      	movs	r1, #16
    6766:	438a      	bics	r2, r1
    6768:	701a      	strb	r2, [r3, #0]
				sys_states.val.soft_chg_protect =0;
    676a:	785a      	ldrb	r2, [r3, #1]
    676c:	390f      	subs	r1, #15
    676e:	438a      	bics	r2, r1
    6770:	705a      	strb	r2, [r3, #1]
    6772:	e01c      	b.n	67ae <SoftwareProtection+0x136>
			}
		}
		else
		{
			if((nADC_TMONI_BAT_MAX < TEMP_CHG_HIGH_ALARM)&&(nADC_TMONI_BAT_MIN > TEMP_CHG_LOW_ALARM))
    6774:	4b5d      	ldr	r3, [pc, #372]	; (68ec <SoftwareProtection+0x274>)
    6776:	781b      	ldrb	r3, [r3, #0]
    6778:	b25b      	sxtb	r3, r3
    677a:	2b2c      	cmp	r3, #44	; 0x2c
    677c:	dc17      	bgt.n	67ae <SoftwareProtection+0x136>
    677e:	4b5c      	ldr	r3, [pc, #368]	; (68f0 <SoftwareProtection+0x278>)
    6780:	781b      	ldrb	r3, [r3, #0]
    6782:	b25b      	sxtb	r3, r3
    6784:	3309      	adds	r3, #9
    6786:	db12      	blt.n	67ae <SoftwareProtection+0x136>
			{
				sys_states.val.soft_chg_protect =0;
    6788:	4a57      	ldr	r2, [pc, #348]	; (68e8 <SoftwareProtection+0x270>)
    678a:	7853      	ldrb	r3, [r2, #1]
				sys_states.val.chg_temp_protect = 0;
    678c:	2101      	movs	r1, #1
    678e:	438b      	bics	r3, r1
    6790:	3103      	adds	r1, #3
    6792:	438b      	bics	r3, r1
    6794:	7053      	strb	r3, [r2, #1]
				soft_cp_dis_cnt++;
    6796:	4b5c      	ldr	r3, [pc, #368]	; (6908 <SoftwareProtection+0x290>)
    6798:	781b      	ldrb	r3, [r3, #0]
    679a:	3301      	adds	r3, #1
    679c:	b2db      	uxtb	r3, r3
				if (soft_cp_dis_cnt > PROTECT_DELAY_3S)
    679e:	2b0c      	cmp	r3, #12
    67a0:	d802      	bhi.n	67a8 <SoftwareProtection+0x130>
		{
			if((nADC_TMONI_BAT_MAX < TEMP_CHG_HIGH_ALARM)&&(nADC_TMONI_BAT_MIN > TEMP_CHG_LOW_ALARM))
			{
				sys_states.val.soft_chg_protect =0;
				sys_states.val.chg_temp_protect = 0;
				soft_cp_dis_cnt++;
    67a2:	4a59      	ldr	r2, [pc, #356]	; (6908 <SoftwareProtection+0x290>)
    67a4:	7013      	strb	r3, [r2, #0]
    67a6:	e002      	b.n	67ae <SoftwareProtection+0x136>
				if (soft_cp_dis_cnt > PROTECT_DELAY_3S)
				{
					soft_cp_dis_cnt = 0;
    67a8:	2200      	movs	r2, #0
    67aa:	4b57      	ldr	r3, [pc, #348]	; (6908 <SoftwareProtection+0x290>)
    67ac:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	
	//DCH PROTECT
	if(sys_states.val.soft_dch_protect == 0)
    67ae:	4b4e      	ldr	r3, [pc, #312]	; (68e8 <SoftwareProtection+0x270>)
    67b0:	785b      	ldrb	r3, [r3, #1]
    67b2:	079b      	lsls	r3, r3, #30
    67b4:	d462      	bmi.n	687c <SoftwareProtection+0x204>
	{
		if(sys_states.val.sys_dch_on == 1)
    67b6:	4b4c      	ldr	r3, [pc, #304]	; (68e8 <SoftwareProtection+0x270>)
    67b8:	781b      	ldrb	r3, [r3, #0]
    67ba:	07db      	lsls	r3, r3, #31
    67bc:	d400      	bmi.n	67c0 <SoftwareProtection+0x148>
    67be:	e091      	b.n	68e4 <SoftwareProtection+0x26c>
		{
			if((nADC_TMONI_BAT_MAX > TEMP_DCH_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_DCH_LOW_PROTECT))
    67c0:	4b4a      	ldr	r3, [pc, #296]	; (68ec <SoftwareProtection+0x274>)
    67c2:	781b      	ldrb	r3, [r3, #0]
    67c4:	b25b      	sxtb	r3, r3
    67c6:	2b2d      	cmp	r3, #45	; 0x2d
    67c8:	dc04      	bgt.n	67d4 <SoftwareProtection+0x15c>
    67ca:	4b49      	ldr	r3, [pc, #292]	; (68f0 <SoftwareProtection+0x278>)
    67cc:	781b      	ldrb	r3, [r3, #0]
    67ce:	b25b      	sxtb	r3, r3
    67d0:	330a      	adds	r3, #10
    67d2:	da13      	bge.n	67fc <SoftwareProtection+0x184>
			{
				soft_dp_cnt++;
    67d4:	4b4d      	ldr	r3, [pc, #308]	; (690c <SoftwareProtection+0x294>)
    67d6:	781b      	ldrb	r3, [r3, #0]
    67d8:	3301      	adds	r3, #1
    67da:	b2db      	uxtb	r3, r3
				if(soft_dp_cnt >PROTECT_DELAY_3S) //2S
    67dc:	2b0c      	cmp	r3, #12
    67de:	d802      	bhi.n	67e6 <SoftwareProtection+0x16e>
	{
		if(sys_states.val.sys_dch_on == 1)
		{
			if((nADC_TMONI_BAT_MAX > TEMP_DCH_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_DCH_LOW_PROTECT))
			{
				soft_dp_cnt++;
    67e0:	4a4a      	ldr	r2, [pc, #296]	; (690c <SoftwareProtection+0x294>)
    67e2:	7013      	strb	r3, [r2, #0]
    67e4:	e07e      	b.n	68e4 <SoftwareProtection+0x26c>
				if(soft_dp_cnt >PROTECT_DELAY_3S) //2S
				{
					soft_dp_cnt =0;
    67e6:	2200      	movs	r2, #0
    67e8:	4b48      	ldr	r3, [pc, #288]	; (690c <SoftwareProtection+0x294>)
    67ea:	701a      	strb	r2, [r3, #0]
					sys_states.val.soft_dch_protect =1;
    67ec:	493e      	ldr	r1, [pc, #248]	; (68e8 <SoftwareProtection+0x270>)
    67ee:	784a      	ldrb	r2, [r1, #1]
    67f0:	2302      	movs	r3, #2
    67f2:	4313      	orrs	r3, r2
					sys_states.val.dch_temp_protect = 1;
    67f4:	2208      	movs	r2, #8
    67f6:	4313      	orrs	r3, r2
    67f8:	704b      	strb	r3, [r1, #1]
    67fa:	e073      	b.n	68e4 <SoftwareProtection+0x26c>
					//BatteryState.val.DCH_Inhibit_Temp = 1; //  
				}
			}
			else
			{
				soft_dp_cnt =0;
    67fc:	2200      	movs	r2, #0
    67fe:	4b43      	ldr	r3, [pc, #268]	; (690c <SoftwareProtection+0x294>)
    6800:	701a      	strb	r2, [r3, #0]
				if(nADC_CURRENT <0)
    6802:	4b3d      	ldr	r3, [pc, #244]	; (68f8 <SoftwareProtection+0x280>)
    6804:	2200      	movs	r2, #0
    6806:	5e9b      	ldrsh	r3, [r3, r2]
    6808:	2b00      	cmp	r3, #0
    680a:	da31      	bge.n	6870 <SoftwareProtection+0x1f8>
				{
					if(nADC_CURRENT <CURRENT_DCH_STATE)
    680c:	001a      	movs	r2, r3
    680e:	3214      	adds	r2, #20
    6810:	da25      	bge.n	685e <SoftwareProtection+0x1e6>
					{
						sys_states.val.sys_dch_state =1;
    6812:	4835      	ldr	r0, [pc, #212]	; (68e8 <SoftwareProtection+0x270>)
    6814:	7801      	ldrb	r1, [r0, #0]
    6816:	2208      	movs	r2, #8
    6818:	430a      	orrs	r2, r1
						sys_states.val.sys_chg_state =0;
    681a:	21fb      	movs	r1, #251	; 0xfb
    681c:	400a      	ands	r2, r1
    681e:	7002      	strb	r2, [r0, #0]
						if(nADC_CURRENT <CURRENT_DCHOC_PROTECT)
    6820:	4a3b      	ldr	r2, [pc, #236]	; (6910 <SoftwareProtection+0x298>)
    6822:	4293      	cmp	r3, r2
    6824:	da17      	bge.n	6856 <SoftwareProtection+0x1de>
						{
							soft_ocd_cnt++;
    6826:	4b3b      	ldr	r3, [pc, #236]	; (6914 <SoftwareProtection+0x29c>)
    6828:	781b      	ldrb	r3, [r3, #0]
    682a:	3301      	adds	r3, #1
    682c:	b2db      	uxtb	r3, r3
							if(soft_ocd_cnt >PROTECT_DELAY_1S)  //1S  //zzy20161025 PROTECT_DELAY_1S 1 
    682e:	2b04      	cmp	r3, #4
    6830:	d802      	bhi.n	6838 <SoftwareProtection+0x1c0>
					{
						sys_states.val.sys_dch_state =1;
						sys_states.val.sys_chg_state =0;
						if(nADC_CURRENT <CURRENT_DCHOC_PROTECT)
						{
							soft_ocd_cnt++;
    6832:	4a38      	ldr	r2, [pc, #224]	; (6914 <SoftwareProtection+0x29c>)
    6834:	7013      	strb	r3, [r2, #0]
    6836:	e055      	b.n	68e4 <SoftwareProtection+0x26c>
							if(soft_ocd_cnt >PROTECT_DELAY_1S)  //1S  //zzy20161025 PROTECT_DELAY_1S 1 
							{
								soft_ocd_cnt =0;
    6838:	2300      	movs	r3, #0
    683a:	4a36      	ldr	r2, [pc, #216]	; (6914 <SoftwareProtection+0x29c>)
    683c:	7013      	strb	r3, [r2, #0]
								OCD_TIMEOUT =0;
    683e:	4a36      	ldr	r2, [pc, #216]	; (6918 <SoftwareProtection+0x2a0>)
    6840:	8013      	strh	r3, [r2, #0]
								sys_states.val.sys_software_odc = 1;
    6842:	4b29      	ldr	r3, [pc, #164]	; (68e8 <SoftwareProtection+0x270>)
    6844:	7819      	ldrb	r1, [r3, #0]
    6846:	2220      	movs	r2, #32
    6848:	430a      	orrs	r2, r1
    684a:	701a      	strb	r2, [r3, #0]
								sys_states.val.soft_dch_protect =1;
    684c:	7859      	ldrb	r1, [r3, #1]
    684e:	2202      	movs	r2, #2
    6850:	430a      	orrs	r2, r1
    6852:	705a      	strb	r2, [r3, #1]
    6854:	e046      	b.n	68e4 <SoftwareProtection+0x26c>
							}
						}
						else
						{
							soft_ocd_cnt =0;
    6856:	2200      	movs	r2, #0
    6858:	4b2e      	ldr	r3, [pc, #184]	; (6914 <SoftwareProtection+0x29c>)
    685a:	701a      	strb	r2, [r3, #0]
    685c:	e042      	b.n	68e4 <SoftwareProtection+0x26c>
						}
					}
					else
					{
						soft_ocd_cnt =0;
    685e:	2200      	movs	r2, #0
    6860:	4b2c      	ldr	r3, [pc, #176]	; (6914 <SoftwareProtection+0x29c>)
    6862:	701a      	strb	r2, [r3, #0]
						sys_states.val.sys_dch_state =0;
    6864:	4a20      	ldr	r2, [pc, #128]	; (68e8 <SoftwareProtection+0x270>)
    6866:	7813      	ldrb	r3, [r2, #0]
    6868:	2108      	movs	r1, #8
    686a:	438b      	bics	r3, r1
    686c:	7013      	strb	r3, [r2, #0]
    686e:	e039      	b.n	68e4 <SoftwareProtection+0x26c>
					}
				}
				else
				{
					sys_states.val.sys_dch_state =0;
    6870:	4a1d      	ldr	r2, [pc, #116]	; (68e8 <SoftwareProtection+0x270>)
    6872:	7813      	ldrb	r3, [r2, #0]
    6874:	2108      	movs	r1, #8
    6876:	438b      	bics	r3, r1
    6878:	7013      	strb	r3, [r2, #0]
    687a:	e033      	b.n	68e4 <SoftwareProtection+0x26c>
			}
		}
	}
	else
	{
		if(sys_states.val.sys_software_odc == 1)
    687c:	4b1a      	ldr	r3, [pc, #104]	; (68e8 <SoftwareProtection+0x270>)
    687e:	781b      	ldrb	r3, [r3, #0]
    6880:	069b      	lsls	r3, r3, #26
    6882:	d512      	bpl.n	68aa <SoftwareProtection+0x232>
		{
			soft_dp_dis_cnt = 0;
    6884:	2200      	movs	r2, #0
    6886:	4b25      	ldr	r3, [pc, #148]	; (691c <SoftwareProtection+0x2a4>)
    6888:	701a      	strb	r2, [r3, #0]
			if(OCD_TIMEOUT >PROTECT_DELAY_5S)// 250ms * 4 = 1S 5S = 20
    688a:	4b23      	ldr	r3, [pc, #140]	; (6918 <SoftwareProtection+0x2a0>)
    688c:	881b      	ldrh	r3, [r3, #0]
    688e:	2b14      	cmp	r3, #20
    6890:	d928      	bls.n	68e4 <SoftwareProtection+0x26c>
			{
				OCD_TIMEOUT =0;
    6892:	4b21      	ldr	r3, [pc, #132]	; (6918 <SoftwareProtection+0x2a0>)
    6894:	801a      	strh	r2, [r3, #0]
				sys_states.val.soft_dch_protect =0;
    6896:	4b14      	ldr	r3, [pc, #80]	; (68e8 <SoftwareProtection+0x270>)
    6898:	785a      	ldrb	r2, [r3, #1]
    689a:	2102      	movs	r1, #2
    689c:	438a      	bics	r2, r1
    689e:	705a      	strb	r2, [r3, #1]
				sys_states.val.sys_software_odc = 0;
    68a0:	781a      	ldrb	r2, [r3, #0]
    68a2:	311e      	adds	r1, #30
    68a4:	438a      	bics	r2, r1
    68a6:	701a      	strb	r2, [r3, #0]
    68a8:	e01c      	b.n	68e4 <SoftwareProtection+0x26c>
			}
		}
		else
		{
			if((nADC_TMONI_BAT_MAX < TEMP_DCH_HIGH_ALARM)&&(nADC_TMONI_BAT_MIN > TEMP_DCH_LOW_ALARM))
    68aa:	4b10      	ldr	r3, [pc, #64]	; (68ec <SoftwareProtection+0x274>)
    68ac:	781b      	ldrb	r3, [r3, #0]
    68ae:	b25b      	sxtb	r3, r3
    68b0:	2b2c      	cmp	r3, #44	; 0x2c
    68b2:	dc17      	bgt.n	68e4 <SoftwareProtection+0x26c>
    68b4:	4b0e      	ldr	r3, [pc, #56]	; (68f0 <SoftwareProtection+0x278>)
    68b6:	781b      	ldrb	r3, [r3, #0]
    68b8:	b25b      	sxtb	r3, r3
    68ba:	3309      	adds	r3, #9
    68bc:	db12      	blt.n	68e4 <SoftwareProtection+0x26c>
			{
				sys_states.val.soft_dch_protect =0;
    68be:	4a0a      	ldr	r2, [pc, #40]	; (68e8 <SoftwareProtection+0x270>)
    68c0:	7853      	ldrb	r3, [r2, #1]
				sys_states.val.dch_temp_protect = 0;
    68c2:	2102      	movs	r1, #2
    68c4:	438b      	bics	r3, r1
    68c6:	3106      	adds	r1, #6
    68c8:	438b      	bics	r3, r1
    68ca:	7053      	strb	r3, [r2, #1]
				soft_dp_dis_cnt++ ;
    68cc:	4b13      	ldr	r3, [pc, #76]	; (691c <SoftwareProtection+0x2a4>)
    68ce:	781b      	ldrb	r3, [r3, #0]
    68d0:	3301      	adds	r3, #1
    68d2:	b2db      	uxtb	r3, r3
				if (soft_dp_dis_cnt > PROTECT_DELAY_3S)
    68d4:	2b0c      	cmp	r3, #12
    68d6:	d802      	bhi.n	68de <SoftwareProtection+0x266>
		{
			if((nADC_TMONI_BAT_MAX < TEMP_DCH_HIGH_ALARM)&&(nADC_TMONI_BAT_MIN > TEMP_DCH_LOW_ALARM))
			{
				sys_states.val.soft_dch_protect =0;
				sys_states.val.dch_temp_protect = 0;
				soft_dp_dis_cnt++ ;
    68d8:	4a10      	ldr	r2, [pc, #64]	; (691c <SoftwareProtection+0x2a4>)
    68da:	7013      	strb	r3, [r2, #0]
    68dc:	e002      	b.n	68e4 <SoftwareProtection+0x26c>
				if (soft_dp_dis_cnt > PROTECT_DELAY_3S)
				{
					soft_dp_dis_cnt = 0;
    68de:	2200      	movs	r2, #0
    68e0:	4b0e      	ldr	r3, [pc, #56]	; (691c <SoftwareProtection+0x2a4>)
    68e2:	701a      	strb	r2, [r3, #0]
					//BatteryState.val.DCH_Inhibit_Temp = 0; //  
				}
			}
		}
	}
}
    68e4:	bd00      	pop	{pc}
    68e6:	46c0      	nop			; (mov r8, r8)
    68e8:	20001160 	.word	0x20001160
    68ec:	20001134 	.word	0x20001134
    68f0:	20000ea4 	.word	0x20000ea4
    68f4:	2000023f 	.word	0x2000023f
    68f8:	20000fca 	.word	0x20000fca
    68fc:	000013e9 	.word	0x000013e9
    6900:	20000232 	.word	0x20000232
    6904:	20000236 	.word	0x20000236
    6908:	20000235 	.word	0x20000235
    690c:	20000234 	.word	0x20000234
    6910:	ffffe38e 	.word	0xffffe38e
    6914:	20000233 	.word	0x20000233
    6918:	20000244 	.word	0x20000244
    691c:	2000023e 	.word	0x2000023e

00006920 <PCB_Protect>:
NOTICE			: ,,,,
DATE			: 2016/06/24
*****************************************************************************/
void PCB_Protect(void)
{
	if(nADC_TMONI_PCB_MAX > TEMP_PCB_PROTECT)
    6920:	4b13      	ldr	r3, [pc, #76]	; (6970 <PCB_Protect+0x50>)
    6922:	781b      	ldrb	r3, [r3, #0]
    6924:	b25b      	sxtb	r3, r3
    6926:	2b6e      	cmp	r3, #110	; 0x6e
    6928:	dd11      	ble.n	694e <PCB_Protect+0x2e>
	{
		soft_pcb_ot_cnt++;
    692a:	4b12      	ldr	r3, [pc, #72]	; (6974 <PCB_Protect+0x54>)
    692c:	781b      	ldrb	r3, [r3, #0]
    692e:	3301      	adds	r3, #1
    6930:	b2db      	uxtb	r3, r3
		if(soft_pcb_ot_cnt >PROTECT_DELAY_2S) //2S
    6932:	2b08      	cmp	r3, #8
    6934:	d802      	bhi.n	693c <PCB_Protect+0x1c>
*****************************************************************************/
void PCB_Protect(void)
{
	if(nADC_TMONI_PCB_MAX > TEMP_PCB_PROTECT)
	{
		soft_pcb_ot_cnt++;
    6936:	4a0f      	ldr	r2, [pc, #60]	; (6974 <PCB_Protect+0x54>)
    6938:	7013      	strb	r3, [r2, #0]
    693a:	e017      	b.n	696c <PCB_Protect+0x4c>
		if(soft_pcb_ot_cnt >PROTECT_DELAY_2S) //2S
		{
			soft_pcb_ot_cnt =9; //2S,2S--
    693c:	2209      	movs	r2, #9
    693e:	4b0d      	ldr	r3, [pc, #52]	; (6974 <PCB_Protect+0x54>)
    6940:	701a      	strb	r2, [r3, #0]
			sys_states.val.sys_pcb_ot_flag =1;
    6942:	4a0d      	ldr	r2, [pc, #52]	; (6978 <PCB_Protect+0x58>)
    6944:	7851      	ldrb	r1, [r2, #1]
    6946:	2320      	movs	r3, #32
    6948:	430b      	orrs	r3, r1
    694a:	7053      	strb	r3, [r2, #1]
    694c:	e00e      	b.n	696c <PCB_Protect+0x4c>
		}
	}
	else
	{
		if(nADC_TMONI_PCB_MAX <TEMP_PCB_PROTECT_CLEAR)
    694e:	2b54      	cmp	r3, #84	; 0x54
    6950:	dc0c      	bgt.n	696c <PCB_Protect+0x4c>
		{
			if(soft_pcb_ot_cnt >0)
    6952:	4b08      	ldr	r3, [pc, #32]	; (6974 <PCB_Protect+0x54>)
    6954:	781b      	ldrb	r3, [r3, #0]
    6956:	2b00      	cmp	r3, #0
    6958:	d003      	beq.n	6962 <PCB_Protect+0x42>
			{
				soft_pcb_ot_cnt--;
    695a:	3b01      	subs	r3, #1
    695c:	4a05      	ldr	r2, [pc, #20]	; (6974 <PCB_Protect+0x54>)
    695e:	7013      	strb	r3, [r2, #0]
    6960:	e004      	b.n	696c <PCB_Protect+0x4c>
			}
			else
			{
				sys_states.val.sys_pcb_ot_flag =0;
    6962:	4a05      	ldr	r2, [pc, #20]	; (6978 <PCB_Protect+0x58>)
    6964:	7853      	ldrb	r3, [r2, #1]
    6966:	2120      	movs	r1, #32
    6968:	438b      	bics	r3, r1
    696a:	7053      	strb	r3, [r2, #1]
			}
		}
	}
}
    696c:	4770      	bx	lr
    696e:	46c0      	nop			; (mov r8, r8)
    6970:	20001140 	.word	0x20001140
    6974:	2000023b 	.word	0x2000023b
    6978:	20001160 	.word	0x20001160

0000697c <SOC>:
OUTPUT			: None
NOTICE			: TMIER
DATE			: 2016/06/24
*****************************************************************************/
void SOC(void)
{
    697c:	b570      	push	{r4, r5, r6, lr}

	int tmp_cap=0;
	int32_t cur;
	cur = nADC_CURRENT*180000;
    697e:	4b2c      	ldr	r3, [pc, #176]	; (6a30 <SOC+0xb4>)
    6980:	2200      	movs	r2, #0
    6982:	5e9a      	ldrsh	r2, [r3, r2]
    6984:	4b2b      	ldr	r3, [pc, #172]	; (6a34 <SOC+0xb8>)
    6986:	4353      	muls	r3, r2
	cur >>= 15;
	g_sys_cap.val.cap_cnt+=cur;
    6988:	4c2b      	ldr	r4, [pc, #172]	; (6a38 <SOC+0xbc>)
    698a:	6a22      	ldr	r2, [r4, #32]
    698c:	13db      	asrs	r3, r3, #15
    698e:	189b      	adds	r3, r3, r2
    6990:	6223      	str	r3, [r4, #32]
	tmp_cap=(int)(g_sys_cap.val.cap_cnt/CAP_CNT_VAL);
    6992:	6a20      	ldr	r0, [r4, #32]
    6994:	21e1      	movs	r1, #225	; 0xe1
    6996:	0189      	lsls	r1, r1, #6
    6998:	4b28      	ldr	r3, [pc, #160]	; (6a3c <SOC+0xc0>)
    699a:	4798      	blx	r3
    699c:	0005      	movs	r5, r0
	g_sys_cap.val.cap_cnt=g_sys_cap.val.cap_cnt-(long)(tmp_cap)*CAP_CNT_VAL;
    699e:	6a22      	ldr	r2, [r4, #32]
    69a0:	4b27      	ldr	r3, [pc, #156]	; (6a40 <SOC+0xc4>)
    69a2:	4343      	muls	r3, r0
    69a4:	189b      	adds	r3, r3, r2
    69a6:	6223      	str	r3, [r4, #32]
	
    //
	if (tmp_cap >= 0)
    69a8:	2800      	cmp	r0, #0
    69aa:	db11      	blt.n	69d0 <SOC+0x54>
	{
		CHG_Val = CHG_Val + tmp_cap;
    69ac:	4b25      	ldr	r3, [pc, #148]	; (6a44 <SOC+0xc8>)
    69ae:	681a      	ldr	r2, [r3, #0]
    69b0:	1880      	adds	r0, r0, r2
    69b2:	6018      	str	r0, [r3, #0]
		if (CHG_Val - CHG_Val_Bak >= 1000 )
    69b4:	4b24      	ldr	r3, [pc, #144]	; (6a48 <SOC+0xcc>)
    69b6:	681b      	ldr	r3, [r3, #0]
    69b8:	1ac3      	subs	r3, r0, r3
    69ba:	4a24      	ldr	r2, [pc, #144]	; (6a4c <SOC+0xd0>)
    69bc:	4293      	cmp	r3, r2
    69be:	d918      	bls.n	69f2 <SOC+0x76>
		{
			Write_Time_or_mAh(CHG_Val,CHG_FLAG);
    69c0:	2102      	movs	r1, #2
    69c2:	4b23      	ldr	r3, [pc, #140]	; (6a50 <SOC+0xd4>)
    69c4:	4798      	blx	r3
			CHG_Val_Bak = CHG_Val;
    69c6:	4b1f      	ldr	r3, [pc, #124]	; (6a44 <SOC+0xc8>)
    69c8:	681a      	ldr	r2, [r3, #0]
    69ca:	4b1f      	ldr	r3, [pc, #124]	; (6a48 <SOC+0xcc>)
    69cc:	601a      	str	r2, [r3, #0]
    69ce:	e010      	b.n	69f2 <SOC+0x76>
		}
		//BatteryState.val.ActionState = 2; // 
	}
	else
	{
		DCH_Val = DCH_Val - tmp_cap;
    69d0:	4b20      	ldr	r3, [pc, #128]	; (6a54 <SOC+0xd8>)
    69d2:	681a      	ldr	r2, [r3, #0]
    69d4:	1a10      	subs	r0, r2, r0
    69d6:	6018      	str	r0, [r3, #0]
		if (DCH_Val - DCH_Val_Bak >=1000 )
    69d8:	4b1f      	ldr	r3, [pc, #124]	; (6a58 <SOC+0xdc>)
    69da:	681b      	ldr	r3, [r3, #0]
    69dc:	1ac3      	subs	r3, r0, r3
    69de:	4a1b      	ldr	r2, [pc, #108]	; (6a4c <SOC+0xd0>)
    69e0:	4293      	cmp	r3, r2
    69e2:	d906      	bls.n	69f2 <SOC+0x76>
		{
			Write_Time_or_mAh(DCH_Val,DCH_FLAG);
    69e4:	2101      	movs	r1, #1
    69e6:	4b1a      	ldr	r3, [pc, #104]	; (6a50 <SOC+0xd4>)
    69e8:	4798      	blx	r3
			DCH_Val_Bak = DCH_Val;
    69ea:	4b1a      	ldr	r3, [pc, #104]	; (6a54 <SOC+0xd8>)
    69ec:	681a      	ldr	r2, [r3, #0]
    69ee:	4b1a      	ldr	r3, [pc, #104]	; (6a58 <SOC+0xdc>)
    69f0:	601a      	str	r2, [r3, #0]
		}
		//BatteryState.val.ActionState = 3; // 
	}
	
	if(tmp_cap>-30)
    69f2:	002b      	movs	r3, r5
    69f4:	331d      	adds	r3, #29
    69f6:	db03      	blt.n	6a00 <SOC+0x84>
	{
		g_sys_cap.val.cap_val+=tmp_cap;
    69f8:	4a0f      	ldr	r2, [pc, #60]	; (6a38 <SOC+0xbc>)
    69fa:	6853      	ldr	r3, [r2, #4]
    69fc:	18ed      	adds	r5, r5, r3
    69fe:	6055      	str	r5, [r2, #4]
	}
	//    if(g_sys_cap.val.cap_val <0)
	//    {
	//        g_sys_cap.val.cap_val =0;
	//    }
	if(g_sys_cap.val.cap_val >0)//soc20161010zzysoc4  g_sys_cap.val.cap_val3
    6a00:	4b0d      	ldr	r3, [pc, #52]	; (6a38 <SOC+0xbc>)
    6a02:	685b      	ldr	r3, [r3, #4]
    6a04:	2b00      	cmp	r3, #0
    6a06:	dd03      	ble.n	6a10 <SOC+0x94>
	{
		g_sys_cap.val.cap_val3 = 0;
    6a08:	2200      	movs	r2, #0
    6a0a:	4b0b      	ldr	r3, [pc, #44]	; (6a38 <SOC+0xbc>)
    6a0c:	60da      	str	r2, [r3, #12]
    6a0e:	e00d      	b.n	6a2c <SOC+0xb0>
	}
	else
	{
		g_sys_cap.val.cap_val3 +=  g_sys_cap.val.cap_val ;
    6a10:	4b09      	ldr	r3, [pc, #36]	; (6a38 <SOC+0xbc>)
    6a12:	6859      	ldr	r1, [r3, #4]
    6a14:	68da      	ldr	r2, [r3, #12]
    6a16:	188a      	adds	r2, r1, r2
    6a18:	60da      	str	r2, [r3, #12]
		g_sys_cap.val.cap_val =0;
    6a1a:	2200      	movs	r2, #0
    6a1c:	605a      	str	r2, [r3, #4]
		if(g_sys_cap.val.cap_val3  <-1200 )
    6a1e:	68da      	ldr	r2, [r3, #12]
    6a20:	4b0e      	ldr	r3, [pc, #56]	; (6a5c <SOC+0xe0>)
    6a22:	429a      	cmp	r2, r3
    6a24:	da02      	bge.n	6a2c <SOC+0xb0>
		{
			g_sys_cap.val.cap_val3  = -1200;
    6a26:	001a      	movs	r2, r3
    6a28:	4b03      	ldr	r3, [pc, #12]	; (6a38 <SOC+0xbc>)
    6a2a:	60da      	str	r2, [r3, #12]
		}
	}
}
    6a2c:	bd70      	pop	{r4, r5, r6, pc}
    6a2e:	46c0      	nop			; (mov r8, r8)
    6a30:	20000fca 	.word	0x20000fca
    6a34:	0002bf20 	.word	0x0002bf20
    6a38:	20000f68 	.word	0x20000f68
    6a3c:	0000a955 	.word	0x0000a955
    6a40:	ffffc7c0 	.word	0xffffc7c0
    6a44:	20000f98 	.word	0x20000f98
    6a48:	20000fa4 	.word	0x20000fa4
    6a4c:	000003e7 	.word	0x000003e7
    6a50:	00006189 	.word	0x00006189
    6a54:	20000fc4 	.word	0x20000fc4
    6a58:	20000fb0 	.word	0x20000fb0
    6a5c:	fffffb50 	.word	0xfffffb50

00006a60 <Sys_250ms_tick>:
OUTPUT			: None
NOTICE			:
DATE			: 2016/06/24
*****************************************************************************/
void Sys_250ms_tick(void)
{
    6a60:	b510      	push	{r4, lr}
	sys_250ms_cnt++;
    6a62:	4a28      	ldr	r2, [pc, #160]	; (6b04 <Sys_250ms_tick+0xa4>)
    6a64:	8813      	ldrh	r3, [r2, #0]
    6a66:	3301      	adds	r3, #1
    6a68:	b29b      	uxth	r3, r3
    6a6a:	8013      	strh	r3, [r2, #0]
	advance_delay++;
    6a6c:	4a26      	ldr	r2, [pc, #152]	; (6b08 <Sys_250ms_tick+0xa8>)
    6a6e:	7813      	ldrb	r3, [r2, #0]
    6a70:	3301      	adds	r3, #1
    6a72:	7013      	strb	r3, [r2, #0]

	SOC();
    6a74:	4b25      	ldr	r3, [pc, #148]	; (6b0c <Sys_250ms_tick+0xac>)
    6a76:	4798      	blx	r3
	if(afe_flags.val.afe_ocd_flag == 1)
    6a78:	4b25      	ldr	r3, [pc, #148]	; (6b10 <Sys_250ms_tick+0xb0>)
    6a7a:	781b      	ldrb	r3, [r3, #0]
    6a7c:	069a      	lsls	r2, r3, #26
    6a7e:	d505      	bpl.n	6a8c <Sys_250ms_tick+0x2c>
	{
		AFE_OC_DELAY_CNT++;
    6a80:	4924      	ldr	r1, [pc, #144]	; (6b14 <Sys_250ms_tick+0xb4>)
    6a82:	780a      	ldrb	r2, [r1, #0]
    6a84:	3201      	adds	r2, #1
    6a86:	b2d2      	uxtb	r2, r2
    6a88:	700a      	strb	r2, [r1, #0]
    6a8a:	e006      	b.n	6a9a <Sys_250ms_tick+0x3a>
	}
	else
	{
		if(AFE_OC_DELAY_CNT!=45)//zzy20161026 45
    6a8c:	4a21      	ldr	r2, [pc, #132]	; (6b14 <Sys_250ms_tick+0xb4>)
    6a8e:	7812      	ldrb	r2, [r2, #0]
    6a90:	2a2d      	cmp	r2, #45	; 0x2d
    6a92:	d002      	beq.n	6a9a <Sys_250ms_tick+0x3a>
		{
			AFE_OC_DELAY_CNT =0;
    6a94:	2100      	movs	r1, #0
    6a96:	4a1f      	ldr	r2, [pc, #124]	; (6b14 <Sys_250ms_tick+0xb4>)
    6a98:	7011      	strb	r1, [r2, #0]
		}
	}
	if(afe_flags.val.afe_scd_flag == 1)
    6a9a:	065a      	lsls	r2, r3, #25
    6a9c:	d505      	bpl.n	6aaa <Sys_250ms_tick+0x4a>
	{
		AFE_SCD_DELAY_CNT++;
    6a9e:	491e      	ldr	r1, [pc, #120]	; (6b18 <Sys_250ms_tick+0xb8>)
    6aa0:	780a      	ldrb	r2, [r1, #0]
    6aa2:	3201      	adds	r2, #1
    6aa4:	b2d2      	uxtb	r2, r2
    6aa6:	700a      	strb	r2, [r1, #0]
    6aa8:	e006      	b.n	6ab8 <Sys_250ms_tick+0x58>
	}
	else
	{
		if(AFE_SCD_DELAY_CNT!=45)//45
    6aaa:	4a1b      	ldr	r2, [pc, #108]	; (6b18 <Sys_250ms_tick+0xb8>)
    6aac:	7812      	ldrb	r2, [r2, #0]
    6aae:	2a2d      	cmp	r2, #45	; 0x2d
    6ab0:	d002      	beq.n	6ab8 <Sys_250ms_tick+0x58>
		{
			AFE_SCD_DELAY_CNT =0;
    6ab2:	2100      	movs	r1, #0
    6ab4:	4a18      	ldr	r2, [pc, #96]	; (6b18 <Sys_250ms_tick+0xb8>)
    6ab6:	7011      	strb	r1, [r2, #0]
		}
	}
	if(afe_flags.val.afe_occ_flag == 1)
    6ab8:	06db      	lsls	r3, r3, #27
    6aba:	d505      	bpl.n	6ac8 <Sys_250ms_tick+0x68>
	{
		AFE_OCC_DELAY_CNT++;
    6abc:	4a17      	ldr	r2, [pc, #92]	; (6b1c <Sys_250ms_tick+0xbc>)
    6abe:	7813      	ldrb	r3, [r2, #0]
    6ac0:	3301      	adds	r3, #1
    6ac2:	b2db      	uxtb	r3, r3
    6ac4:	7013      	strb	r3, [r2, #0]
    6ac6:	e006      	b.n	6ad6 <Sys_250ms_tick+0x76>
	}
	else
	{
		if(AFE_OCC_DELAY_CNT!=45)//45
    6ac8:	4b14      	ldr	r3, [pc, #80]	; (6b1c <Sys_250ms_tick+0xbc>)
    6aca:	781b      	ldrb	r3, [r3, #0]
    6acc:	2b2d      	cmp	r3, #45	; 0x2d
    6ace:	d002      	beq.n	6ad6 <Sys_250ms_tick+0x76>
		{
			AFE_OCC_DELAY_CNT =0;
    6ad0:	2200      	movs	r2, #0
    6ad2:	4b12      	ldr	r3, [pc, #72]	; (6b1c <Sys_250ms_tick+0xbc>)
    6ad4:	701a      	strb	r2, [r3, #0]
		}
	}
	if(sys_states.val.sys_software_odc == 1)
    6ad6:	4b12      	ldr	r3, [pc, #72]	; (6b20 <Sys_250ms_tick+0xc0>)
    6ad8:	781b      	ldrb	r3, [r3, #0]
    6ada:	069a      	lsls	r2, r3, #26
    6adc:	d504      	bpl.n	6ae8 <Sys_250ms_tick+0x88>
	{
		OCD_TIMEOUT++;
    6ade:	4911      	ldr	r1, [pc, #68]	; (6b24 <Sys_250ms_tick+0xc4>)
    6ae0:	880a      	ldrh	r2, [r1, #0]
    6ae2:	3201      	adds	r2, #1
    6ae4:	800a      	strh	r2, [r1, #0]
    6ae6:	e002      	b.n	6aee <Sys_250ms_tick+0x8e>
	}
	else
	{
		OCD_TIMEOUT =0;
    6ae8:	2100      	movs	r1, #0
    6aea:	4a0e      	ldr	r2, [pc, #56]	; (6b24 <Sys_250ms_tick+0xc4>)
    6aec:	8011      	strh	r1, [r2, #0]
	}
	if(sys_states.val.sys_software_occ == 1)
    6aee:	06db      	lsls	r3, r3, #27
    6af0:	d504      	bpl.n	6afc <Sys_250ms_tick+0x9c>
	{
		OCC_TIMEOUT++;
    6af2:	4a0d      	ldr	r2, [pc, #52]	; (6b28 <Sys_250ms_tick+0xc8>)
    6af4:	8813      	ldrh	r3, [r2, #0]
    6af6:	3301      	adds	r3, #1
    6af8:	8013      	strh	r3, [r2, #0]
    6afa:	e002      	b.n	6b02 <Sys_250ms_tick+0xa2>
	}
	else
	{
		OCC_TIMEOUT =0;
    6afc:	2200      	movs	r2, #0
    6afe:	4b0a      	ldr	r3, [pc, #40]	; (6b28 <Sys_250ms_tick+0xc8>)
    6b00:	801a      	strh	r2, [r3, #0]
	}
	
	//SysLED_Display();
}
    6b02:	bd10      	pop	{r4, pc}
    6b04:	2000022e 	.word	0x2000022e
    6b08:	2000023a 	.word	0x2000023a
    6b0c:	0000697d 	.word	0x0000697d
    6b10:	2000113c 	.word	0x2000113c
    6b14:	20001166 	.word	0x20001166
    6b18:	20001162 	.word	0x20001162
    6b1c:	2000113a 	.word	0x2000113a
    6b20:	20001160 	.word	0x20001160
    6b24:	20000244 	.word	0x20000244
    6b28:	20000236 	.word	0x20000236

00006b2c <SOC_Flag>:
}

void SOC_Flag(void)
{
	//SOC
	if ( g_sys_cap.val.re_cap_rate == 100 )
    6b2c:	4b1d      	ldr	r3, [pc, #116]	; (6ba4 <SOC_Flag+0x78>)
    6b2e:	7c9b      	ldrb	r3, [r3, #18]
    6b30:	2b64      	cmp	r3, #100	; 0x64
    6b32:	d107      	bne.n	6b44 <SOC_Flag+0x18>
	{
		BatteryState.val.SocState = 1 ; //SOC
    6b34:	491c      	ldr	r1, [pc, #112]	; (6ba8 <SOC_Flag+0x7c>)
    6b36:	780b      	ldrb	r3, [r1, #0]
    6b38:	220c      	movs	r2, #12
    6b3a:	4393      	bics	r3, r2
    6b3c:	2204      	movs	r2, #4
    6b3e:	4313      	orrs	r3, r2
    6b40:	700b      	strb	r3, [r1, #0]
    6b42:	e02e      	b.n	6ba2 <SOC_Flag+0x76>
	}
	else if ( g_sys_cap.val.re_cap_rate == 0 )
    6b44:	4b17      	ldr	r3, [pc, #92]	; (6ba4 <SOC_Flag+0x78>)
    6b46:	7c9b      	ldrb	r3, [r3, #18]
    6b48:	2b00      	cmp	r3, #0
    6b4a:	d107      	bne.n	6b5c <SOC_Flag+0x30>
	{
		BatteryState.val.SocState = 2 ; //SOC
    6b4c:	4916      	ldr	r1, [pc, #88]	; (6ba8 <SOC_Flag+0x7c>)
    6b4e:	780b      	ldrb	r3, [r1, #0]
    6b50:	220c      	movs	r2, #12
    6b52:	4393      	bics	r3, r2
    6b54:	2208      	movs	r2, #8
    6b56:	4313      	orrs	r3, r2
    6b58:	700b      	strb	r3, [r1, #0]
    6b5a:	e022      	b.n	6ba2 <SOC_Flag+0x76>
	}
	else 
	{
		if ( BatteryState.val.SocState == 1 )
    6b5c:	4b12      	ldr	r3, [pc, #72]	; (6ba8 <SOC_Flag+0x7c>)
    6b5e:	781b      	ldrb	r3, [r3, #0]
    6b60:	220c      	movs	r2, #12
    6b62:	4013      	ands	r3, r2
    6b64:	2b04      	cmp	r3, #4
    6b66:	d10a      	bne.n	6b7e <SOC_Flag+0x52>
		{
			if (g_sys_cap.val.re_cap_rate < (100-CHG_Release_Soc))
    6b68:	4b0e      	ldr	r3, [pc, #56]	; (6ba4 <SOC_Flag+0x78>)
    6b6a:	7c9b      	ldrb	r3, [r3, #18]
    6b6c:	b2db      	uxtb	r3, r3
    6b6e:	2b61      	cmp	r3, #97	; 0x61
    6b70:	d817      	bhi.n	6ba2 <SOC_Flag+0x76>
			{
				BatteryState.val.SocState = 0 ; //SOC
    6b72:	4a0d      	ldr	r2, [pc, #52]	; (6ba8 <SOC_Flag+0x7c>)
    6b74:	7813      	ldrb	r3, [r2, #0]
    6b76:	210c      	movs	r1, #12
    6b78:	438b      	bics	r3, r1
    6b7a:	7013      	strb	r3, [r2, #0]
    6b7c:	e011      	b.n	6ba2 <SOC_Flag+0x76>
			} 
		}
		else if (BatteryState.val.SocState == 2)
    6b7e:	2b08      	cmp	r3, #8
    6b80:	d10a      	bne.n	6b98 <SOC_Flag+0x6c>
		{
			if (g_sys_cap.val.re_cap_rate > 5)
    6b82:	4b08      	ldr	r3, [pc, #32]	; (6ba4 <SOC_Flag+0x78>)
    6b84:	7c9b      	ldrb	r3, [r3, #18]
    6b86:	b2db      	uxtb	r3, r3
    6b88:	2b05      	cmp	r3, #5
    6b8a:	d90a      	bls.n	6ba2 <SOC_Flag+0x76>
			{
				BatteryState.val.SocState = 0 ; //SOC
    6b8c:	4a06      	ldr	r2, [pc, #24]	; (6ba8 <SOC_Flag+0x7c>)
    6b8e:	7813      	ldrb	r3, [r2, #0]
    6b90:	210c      	movs	r1, #12
    6b92:	438b      	bics	r3, r1
    6b94:	7013      	strb	r3, [r2, #0]
    6b96:	e004      	b.n	6ba2 <SOC_Flag+0x76>
			}
		}
		else
		{
			BatteryState.val.SocState = 0 ; //SOC
    6b98:	4a03      	ldr	r2, [pc, #12]	; (6ba8 <SOC_Flag+0x7c>)
    6b9a:	7813      	ldrb	r3, [r2, #0]
    6b9c:	210c      	movs	r1, #12
    6b9e:	438b      	bics	r3, r1
    6ba0:	7013      	strb	r3, [r2, #0]
		}
	}
}
    6ba2:	4770      	bx	lr
    6ba4:	20000f68 	.word	0x20000f68
    6ba8:	20001164 	.word	0x20001164

00006bac <Flag_Process>:
	}
}


void Flag_Process(void)
{
    6bac:	b510      	push	{r4, lr}
	SOC_Flag();    //SOC
    6bae:	4b01      	ldr	r3, [pc, #4]	; (6bb4 <Flag_Process+0x8>)
    6bb0:	4798      	blx	r3
		
}
    6bb2:	bd10      	pop	{r4, pc}
    6bb4:	00006b2d 	.word	0x00006b2d

00006bb8 <OCHG_Flag>:
	Action_Flag();
}

void OCHG_Flag(void)
{
	if (nADC_CELL_MAX > OCHG_P3_VOL)    //3
    6bb8:	4b3a      	ldr	r3, [pc, #232]	; (6ca4 <OCHG_Flag+0xec>)
    6bba:	881b      	ldrh	r3, [r3, #0]
    6bbc:	4a3a      	ldr	r2, [pc, #232]	; (6ca8 <OCHG_Flag+0xf0>)
    6bbe:	4293      	cmp	r3, r2
    6bc0:	d90f      	bls.n	6be2 <OCHG_Flag+0x2a>
	{
		OCHG_P3_cnt = sys_250ms_cnt - OCHG_P3_on_cnt;
    6bc2:	4a3a      	ldr	r2, [pc, #232]	; (6cac <OCHG_Flag+0xf4>)
    6bc4:	8812      	ldrh	r2, [r2, #0]
    6bc6:	493a      	ldr	r1, [pc, #232]	; (6cb0 <OCHG_Flag+0xf8>)
    6bc8:	8809      	ldrh	r1, [r1, #0]
    6bca:	1a52      	subs	r2, r2, r1
    6bcc:	b292      	uxth	r2, r2
    6bce:	4939      	ldr	r1, [pc, #228]	; (6cb4 <OCHG_Flag+0xfc>)
    6bd0:	800a      	strh	r2, [r1, #0]
		if (OCHG_P3_cnt > PROTECT_DELAY_2S)
    6bd2:	2a08      	cmp	r2, #8
    6bd4:	d909      	bls.n	6bea <OCHG_Flag+0x32>
		{
			AbnormalState.val.OCHG_Protect3 = 1;
    6bd6:	4938      	ldr	r1, [pc, #224]	; (6cb8 <OCHG_Flag+0x100>)
    6bd8:	7808      	ldrb	r0, [r1, #0]
    6bda:	2201      	movs	r2, #1
    6bdc:	4302      	orrs	r2, r0
    6bde:	700a      	strb	r2, [r1, #0]
    6be0:	e003      	b.n	6bea <OCHG_Flag+0x32>
		}
	}
	else
	{
		OCHG_P3_on_cnt = sys_250ms_cnt;
    6be2:	4a32      	ldr	r2, [pc, #200]	; (6cac <OCHG_Flag+0xf4>)
    6be4:	8811      	ldrh	r1, [r2, #0]
    6be6:	4a32      	ldr	r2, [pc, #200]	; (6cb0 <OCHG_Flag+0xf8>)
    6be8:	8011      	strh	r1, [r2, #0]
		
	}
	
	if (nADC_CELL_MAX < OCHG_D3_VOL)    //3
    6bea:	4a34      	ldr	r2, [pc, #208]	; (6cbc <OCHG_Flag+0x104>)
    6bec:	4293      	cmp	r3, r2
    6bee:	d80f      	bhi.n	6c10 <OCHG_Flag+0x58>
	{
		OCHG_P3_cnt = sys_250ms_cnt - OCHG_P3_off_cnt;
    6bf0:	4a2e      	ldr	r2, [pc, #184]	; (6cac <OCHG_Flag+0xf4>)
    6bf2:	8812      	ldrh	r2, [r2, #0]
    6bf4:	4932      	ldr	r1, [pc, #200]	; (6cc0 <OCHG_Flag+0x108>)
    6bf6:	8809      	ldrh	r1, [r1, #0]
    6bf8:	1a52      	subs	r2, r2, r1
    6bfa:	b292      	uxth	r2, r2
    6bfc:	492d      	ldr	r1, [pc, #180]	; (6cb4 <OCHG_Flag+0xfc>)
    6bfe:	800a      	strh	r2, [r1, #0]
		if (OCHG_P3_cnt > PROTECT_DELAY_3S)
    6c00:	2a0c      	cmp	r2, #12
    6c02:	d909      	bls.n	6c18 <OCHG_Flag+0x60>
		{
			AbnormalState.val.OCHG_Protect3 = 0;
    6c04:	492c      	ldr	r1, [pc, #176]	; (6cb8 <OCHG_Flag+0x100>)
    6c06:	780a      	ldrb	r2, [r1, #0]
    6c08:	2001      	movs	r0, #1
    6c0a:	4382      	bics	r2, r0
    6c0c:	700a      	strb	r2, [r1, #0]
    6c0e:	e003      	b.n	6c18 <OCHG_Flag+0x60>
		}
	}
	else
	{
		OCHG_P3_off_cnt = sys_250ms_cnt;
    6c10:	4a26      	ldr	r2, [pc, #152]	; (6cac <OCHG_Flag+0xf4>)
    6c12:	8811      	ldrh	r1, [r2, #0]
    6c14:	4a2a      	ldr	r2, [pc, #168]	; (6cc0 <OCHG_Flag+0x108>)
    6c16:	8011      	strh	r1, [r2, #0]
	}
	
	
	if (nADC_CELL_MAX > OCHG_P4_VOL)    //4
    6c18:	4a2a      	ldr	r2, [pc, #168]	; (6cc4 <OCHG_Flag+0x10c>)
    6c1a:	4293      	cmp	r3, r2
    6c1c:	d90f      	bls.n	6c3e <OCHG_Flag+0x86>
	{
		OCHG_P4_cnt = sys_250ms_cnt - OCHG_P4_on_cnt;
    6c1e:	4a23      	ldr	r2, [pc, #140]	; (6cac <OCHG_Flag+0xf4>)
    6c20:	8812      	ldrh	r2, [r2, #0]
    6c22:	4929      	ldr	r1, [pc, #164]	; (6cc8 <OCHG_Flag+0x110>)
    6c24:	8809      	ldrh	r1, [r1, #0]
    6c26:	1a52      	subs	r2, r2, r1
    6c28:	b292      	uxth	r2, r2
    6c2a:	4928      	ldr	r1, [pc, #160]	; (6ccc <OCHG_Flag+0x114>)
    6c2c:	800a      	strh	r2, [r1, #0]
		if (OCHG_P4_cnt > PROTECT_DELAY_2S)
    6c2e:	2a08      	cmp	r2, #8
    6c30:	d909      	bls.n	6c46 <OCHG_Flag+0x8e>
		{
			AbnormalState.val.OCHG_Protect4 = 1;
    6c32:	4921      	ldr	r1, [pc, #132]	; (6cb8 <OCHG_Flag+0x100>)
    6c34:	7808      	ldrb	r0, [r1, #0]
    6c36:	2202      	movs	r2, #2
    6c38:	4302      	orrs	r2, r0
    6c3a:	700a      	strb	r2, [r1, #0]
    6c3c:	e003      	b.n	6c46 <OCHG_Flag+0x8e>
		}
	}
	else
	{
		OCHG_P4_on_cnt = sys_250ms_cnt;
    6c3e:	4a1b      	ldr	r2, [pc, #108]	; (6cac <OCHG_Flag+0xf4>)
    6c40:	8811      	ldrh	r1, [r2, #0]
    6c42:	4a21      	ldr	r2, [pc, #132]	; (6cc8 <OCHG_Flag+0x110>)
    6c44:	8011      	strh	r1, [r2, #0]

	}
	
	if (nADC_CELL_MAX < OCHG_D4_VOL)    //4
    6c46:	4a22      	ldr	r2, [pc, #136]	; (6cd0 <OCHG_Flag+0x118>)
    6c48:	4293      	cmp	r3, r2
    6c4a:	d80f      	bhi.n	6c6c <OCHG_Flag+0xb4>
	{
		OCHG_P4_cnt = sys_250ms_cnt - OCHG_P4_off_cnt;
    6c4c:	4a17      	ldr	r2, [pc, #92]	; (6cac <OCHG_Flag+0xf4>)
    6c4e:	8812      	ldrh	r2, [r2, #0]
    6c50:	4920      	ldr	r1, [pc, #128]	; (6cd4 <OCHG_Flag+0x11c>)
    6c52:	8809      	ldrh	r1, [r1, #0]
    6c54:	1a52      	subs	r2, r2, r1
    6c56:	b292      	uxth	r2, r2
    6c58:	491c      	ldr	r1, [pc, #112]	; (6ccc <OCHG_Flag+0x114>)
    6c5a:	800a      	strh	r2, [r1, #0]
		if (OCHG_P4_cnt > PROTECT_DELAY_3S)
    6c5c:	2a0c      	cmp	r2, #12
    6c5e:	d909      	bls.n	6c74 <OCHG_Flag+0xbc>
		{
			AbnormalState.val.OCHG_Protect4 = 0;
    6c60:	4915      	ldr	r1, [pc, #84]	; (6cb8 <OCHG_Flag+0x100>)
    6c62:	780a      	ldrb	r2, [r1, #0]
    6c64:	2002      	movs	r0, #2
    6c66:	4382      	bics	r2, r0
    6c68:	700a      	strb	r2, [r1, #0]
    6c6a:	e003      	b.n	6c74 <OCHG_Flag+0xbc>
		}
	}
	else
	{
		OCHG_P4_off_cnt = sys_250ms_cnt;
    6c6c:	4a0f      	ldr	r2, [pc, #60]	; (6cac <OCHG_Flag+0xf4>)
    6c6e:	8811      	ldrh	r1, [r2, #0]
    6c70:	4a18      	ldr	r2, [pc, #96]	; (6cd4 <OCHG_Flag+0x11c>)
    6c72:	8011      	strh	r1, [r2, #0]
	}
	
	if (nADC_CELL_MAX > OCHG_P5_VOL)    //5
    6c74:	4a18      	ldr	r2, [pc, #96]	; (6cd8 <OCHG_Flag+0x120>)
    6c76:	4293      	cmp	r3, r2
    6c78:	d90f      	bls.n	6c9a <OCHG_Flag+0xe2>
	{
		//OCHG_P5_off_cnt = sys_250ms_cnt;
		OCHG_P5_cnt = sys_250ms_cnt - OCHG_P5_on_cnt;
    6c7a:	4b0c      	ldr	r3, [pc, #48]	; (6cac <OCHG_Flag+0xf4>)
    6c7c:	881b      	ldrh	r3, [r3, #0]
    6c7e:	4a17      	ldr	r2, [pc, #92]	; (6cdc <OCHG_Flag+0x124>)
    6c80:	8812      	ldrh	r2, [r2, #0]
    6c82:	1a9b      	subs	r3, r3, r2
    6c84:	b29b      	uxth	r3, r3
    6c86:	4a16      	ldr	r2, [pc, #88]	; (6ce0 <OCHG_Flag+0x128>)
    6c88:	8013      	strh	r3, [r2, #0]
		if (OCHG_P5_cnt > PROTECT_DELAY_2S)
    6c8a:	2b08      	cmp	r3, #8
    6c8c:	d909      	bls.n	6ca2 <OCHG_Flag+0xea>
		{
			AbnormalState.val.OCHG_Protect5 = 1;
    6c8e:	4a0a      	ldr	r2, [pc, #40]	; (6cb8 <OCHG_Flag+0x100>)
    6c90:	7811      	ldrb	r1, [r2, #0]
    6c92:	2304      	movs	r3, #4
    6c94:	430b      	orrs	r3, r1
    6c96:	7013      	strb	r3, [r2, #0]
    6c98:	e003      	b.n	6ca2 <OCHG_Flag+0xea>
		}
	}
	else
	{
		OCHG_P5_on_cnt = sys_250ms_cnt;
    6c9a:	4b04      	ldr	r3, [pc, #16]	; (6cac <OCHG_Flag+0xf4>)
    6c9c:	881a      	ldrh	r2, [r3, #0]
    6c9e:	4b0f      	ldr	r3, [pc, #60]	; (6cdc <OCHG_Flag+0x124>)
    6ca0:	801a      	strh	r2, [r3, #0]
		//if (OCHG_P5_cnt > PROTECT_DELAY_3S)
		//{
			////AbnormalState.val.OCHG_Protect5 = 0;
		//}
	}
}
    6ca2:	4770      	bx	lr
    6ca4:	20000f9c 	.word	0x20000f9c
    6ca8:	0000353f 	.word	0x0000353f
    6cac:	2000022e 	.word	0x2000022e
    6cb0:	20000e0c 	.word	0x20000e0c
    6cb4:	20000dd8 	.word	0x20000dd8
    6cb8:	20000fac 	.word	0x20000fac
    6cbc:	000034bb 	.word	0x000034bb
    6cc0:	20000dec 	.word	0x20000dec
    6cc4:	00003666 	.word	0x00003666
    6cc8:	20000dce 	.word	0x20000dce
    6ccc:	20000e08 	.word	0x20000e08
    6cd0:	000035c2 	.word	0x000035c2
    6cd4:	20000dd4 	.word	0x20000dd4
    6cd8:	0000370a 	.word	0x0000370a
    6cdc:	20000e2c 	.word	0x20000e2c
    6ce0:	20000e0a 	.word	0x20000e0a

00006ce4 <ODCH_Flag>:

void ODCH_Flag(void)
{
	if (nADC_CELL_MIN < ODCH_P3_VOL)    //3
    6ce4:	4b3a      	ldr	r3, [pc, #232]	; (6dd0 <ODCH_Flag+0xec>)
    6ce6:	881b      	ldrh	r3, [r3, #0]
    6ce8:	4a3a      	ldr	r2, [pc, #232]	; (6dd4 <ODCH_Flag+0xf0>)
    6cea:	4293      	cmp	r3, r2
    6cec:	d80f      	bhi.n	6d0e <ODCH_Flag+0x2a>
	{
		ODCH_P3_cnt = sys_250ms_cnt - ODCH_P3_on_cnt;
    6cee:	4a3a      	ldr	r2, [pc, #232]	; (6dd8 <ODCH_Flag+0xf4>)
    6cf0:	8812      	ldrh	r2, [r2, #0]
    6cf2:	493a      	ldr	r1, [pc, #232]	; (6ddc <ODCH_Flag+0xf8>)
    6cf4:	8809      	ldrh	r1, [r1, #0]
    6cf6:	1a52      	subs	r2, r2, r1
    6cf8:	b292      	uxth	r2, r2
    6cfa:	4939      	ldr	r1, [pc, #228]	; (6de0 <ODCH_Flag+0xfc>)
    6cfc:	800a      	strh	r2, [r1, #0]
		if (ODCH_P3_cnt > PROTECT_DELAY_2S)
    6cfe:	2a08      	cmp	r2, #8
    6d00:	d909      	bls.n	6d16 <ODCH_Flag+0x32>
		{
			AbnormalState.val.ODCH_Protect3 = 1;
    6d02:	4938      	ldr	r1, [pc, #224]	; (6de4 <ODCH_Flag+0x100>)
    6d04:	7808      	ldrb	r0, [r1, #0]
    6d06:	2208      	movs	r2, #8
    6d08:	4302      	orrs	r2, r0
    6d0a:	700a      	strb	r2, [r1, #0]
    6d0c:	e003      	b.n	6d16 <ODCH_Flag+0x32>
		}
	}
	else
	{
		ODCH_P3_on_cnt = sys_250ms_cnt;
    6d0e:	4a32      	ldr	r2, [pc, #200]	; (6dd8 <ODCH_Flag+0xf4>)
    6d10:	8811      	ldrh	r1, [r2, #0]
    6d12:	4a32      	ldr	r2, [pc, #200]	; (6ddc <ODCH_Flag+0xf8>)
    6d14:	8011      	strh	r1, [r2, #0]
	}
	
	if (nADC_CELL_MIN > ODCH_D3_VOL)    //3
    6d16:	4a34      	ldr	r2, [pc, #208]	; (6de8 <ODCH_Flag+0x104>)
    6d18:	4293      	cmp	r3, r2
    6d1a:	d90f      	bls.n	6d3c <ODCH_Flag+0x58>
	{
		ODCH_P3_cnt = sys_250ms_cnt - ODCH_P3_off_cnt;
    6d1c:	4a2e      	ldr	r2, [pc, #184]	; (6dd8 <ODCH_Flag+0xf4>)
    6d1e:	8812      	ldrh	r2, [r2, #0]
    6d20:	4932      	ldr	r1, [pc, #200]	; (6dec <ODCH_Flag+0x108>)
    6d22:	8809      	ldrh	r1, [r1, #0]
    6d24:	1a52      	subs	r2, r2, r1
    6d26:	b292      	uxth	r2, r2
    6d28:	492d      	ldr	r1, [pc, #180]	; (6de0 <ODCH_Flag+0xfc>)
    6d2a:	800a      	strh	r2, [r1, #0]
		if (ODCH_P3_cnt > PROTECT_DELAY_3S)
    6d2c:	2a0c      	cmp	r2, #12
    6d2e:	d909      	bls.n	6d44 <ODCH_Flag+0x60>
		{
			AbnormalState.val.ODCH_Protect3 = 0;
    6d30:	492c      	ldr	r1, [pc, #176]	; (6de4 <ODCH_Flag+0x100>)
    6d32:	780a      	ldrb	r2, [r1, #0]
    6d34:	2008      	movs	r0, #8
    6d36:	4382      	bics	r2, r0
    6d38:	700a      	strb	r2, [r1, #0]
    6d3a:	e003      	b.n	6d44 <ODCH_Flag+0x60>
		}
	}
	else
	{
		ODCH_P3_off_cnt = sys_250ms_cnt;
    6d3c:	4a26      	ldr	r2, [pc, #152]	; (6dd8 <ODCH_Flag+0xf4>)
    6d3e:	8811      	ldrh	r1, [r2, #0]
    6d40:	4a2a      	ldr	r2, [pc, #168]	; (6dec <ODCH_Flag+0x108>)
    6d42:	8011      	strh	r1, [r2, #0]
	}
	
	if (nADC_CELL_MIN < ODCH_P4_VOL)    //4
    6d44:	4a2a      	ldr	r2, [pc, #168]	; (6df0 <ODCH_Flag+0x10c>)
    6d46:	4293      	cmp	r3, r2
    6d48:	d80f      	bhi.n	6d6a <ODCH_Flag+0x86>
	{
		ODCH_P4_cnt = sys_250ms_cnt - ODCH_P4_on_cnt;
    6d4a:	4a23      	ldr	r2, [pc, #140]	; (6dd8 <ODCH_Flag+0xf4>)
    6d4c:	8812      	ldrh	r2, [r2, #0]
    6d4e:	4929      	ldr	r1, [pc, #164]	; (6df4 <ODCH_Flag+0x110>)
    6d50:	8809      	ldrh	r1, [r1, #0]
    6d52:	1a52      	subs	r2, r2, r1
    6d54:	b292      	uxth	r2, r2
    6d56:	4928      	ldr	r1, [pc, #160]	; (6df8 <ODCH_Flag+0x114>)
    6d58:	800a      	strh	r2, [r1, #0]
		if (ODCH_P4_cnt > PROTECT_DELAY_2S)
    6d5a:	2a08      	cmp	r2, #8
    6d5c:	d909      	bls.n	6d72 <ODCH_Flag+0x8e>
		{
			AbnormalState.val.ODCH_Protect4 = 1;
    6d5e:	4921      	ldr	r1, [pc, #132]	; (6de4 <ODCH_Flag+0x100>)
    6d60:	7808      	ldrb	r0, [r1, #0]
    6d62:	2210      	movs	r2, #16
    6d64:	4302      	orrs	r2, r0
    6d66:	700a      	strb	r2, [r1, #0]
    6d68:	e003      	b.n	6d72 <ODCH_Flag+0x8e>
		}
	}
	else
	{
		ODCH_P4_on_cnt = sys_250ms_cnt;
    6d6a:	4a1b      	ldr	r2, [pc, #108]	; (6dd8 <ODCH_Flag+0xf4>)
    6d6c:	8811      	ldrh	r1, [r2, #0]
    6d6e:	4a21      	ldr	r2, [pc, #132]	; (6df4 <ODCH_Flag+0x110>)
    6d70:	8011      	strh	r1, [r2, #0]
	}
	
	if (nADC_CELL_MIN > ODCH_D4_VOL)    //4
    6d72:	4a1d      	ldr	r2, [pc, #116]	; (6de8 <ODCH_Flag+0x104>)
    6d74:	4293      	cmp	r3, r2
    6d76:	d90f      	bls.n	6d98 <ODCH_Flag+0xb4>
	{
		ODCH_P4_cnt = sys_250ms_cnt - ODCH_P4_off_cnt;
    6d78:	4a17      	ldr	r2, [pc, #92]	; (6dd8 <ODCH_Flag+0xf4>)
    6d7a:	8812      	ldrh	r2, [r2, #0]
    6d7c:	491f      	ldr	r1, [pc, #124]	; (6dfc <ODCH_Flag+0x118>)
    6d7e:	8809      	ldrh	r1, [r1, #0]
    6d80:	1a52      	subs	r2, r2, r1
    6d82:	b292      	uxth	r2, r2
    6d84:	491c      	ldr	r1, [pc, #112]	; (6df8 <ODCH_Flag+0x114>)
    6d86:	800a      	strh	r2, [r1, #0]
		if (ODCH_P4_cnt > PROTECT_DELAY_3S)
    6d88:	2a0c      	cmp	r2, #12
    6d8a:	d909      	bls.n	6da0 <ODCH_Flag+0xbc>
		{
			AbnormalState.val.ODCH_Protect4 = 0;
    6d8c:	4915      	ldr	r1, [pc, #84]	; (6de4 <ODCH_Flag+0x100>)
    6d8e:	780a      	ldrb	r2, [r1, #0]
    6d90:	2010      	movs	r0, #16
    6d92:	4382      	bics	r2, r0
    6d94:	700a      	strb	r2, [r1, #0]
    6d96:	e003      	b.n	6da0 <ODCH_Flag+0xbc>
		}
	}
	else
	{
		ODCH_P4_off_cnt = sys_250ms_cnt;
    6d98:	4a0f      	ldr	r2, [pc, #60]	; (6dd8 <ODCH_Flag+0xf4>)
    6d9a:	8811      	ldrh	r1, [r2, #0]
    6d9c:	4a17      	ldr	r2, [pc, #92]	; (6dfc <ODCH_Flag+0x118>)
    6d9e:	8011      	strh	r1, [r2, #0]
	}
	
	if (nADC_CELL_MIN < ODCH_P5_VOL)    //5
    6da0:	4a17      	ldr	r2, [pc, #92]	; (6e00 <ODCH_Flag+0x11c>)
    6da2:	4293      	cmp	r3, r2
    6da4:	d80f      	bhi.n	6dc6 <ODCH_Flag+0xe2>
	{
		//ODCH_P5_off_cnt = sys_250ms_cnt;
		ODCH_P5_cnt = sys_250ms_cnt - ODCH_P5_on_cnt;
    6da6:	4b0c      	ldr	r3, [pc, #48]	; (6dd8 <ODCH_Flag+0xf4>)
    6da8:	881b      	ldrh	r3, [r3, #0]
    6daa:	4a16      	ldr	r2, [pc, #88]	; (6e04 <ODCH_Flag+0x120>)
    6dac:	8812      	ldrh	r2, [r2, #0]
    6dae:	1a9b      	subs	r3, r3, r2
    6db0:	b29b      	uxth	r3, r3
    6db2:	4a15      	ldr	r2, [pc, #84]	; (6e08 <ODCH_Flag+0x124>)
    6db4:	8013      	strh	r3, [r2, #0]
		if (ODCH_P5_cnt > PROTECT_DELAY_2S)
    6db6:	2b08      	cmp	r3, #8
    6db8:	d909      	bls.n	6dce <ODCH_Flag+0xea>
		{
			AbnormalState.val.ODCH_Protect5 = 1;
    6dba:	4a0a      	ldr	r2, [pc, #40]	; (6de4 <ODCH_Flag+0x100>)
    6dbc:	7811      	ldrb	r1, [r2, #0]
    6dbe:	2320      	movs	r3, #32
    6dc0:	430b      	orrs	r3, r1
    6dc2:	7013      	strb	r3, [r2, #0]
    6dc4:	e003      	b.n	6dce <ODCH_Flag+0xea>
		}
	}
	else
	{
		ODCH_P5_on_cnt = sys_250ms_cnt;
    6dc6:	4b04      	ldr	r3, [pc, #16]	; (6dd8 <ODCH_Flag+0xf4>)
    6dc8:	881a      	ldrh	r2, [r3, #0]
    6dca:	4b0e      	ldr	r3, [pc, #56]	; (6e04 <ODCH_Flag+0x120>)
    6dcc:	801a      	strh	r2, [r3, #0]
		//if (ODCH_P5_cnt > PROTECT_DELAY_3S)
		//{
			////AbnormalState.val.ODCH_Protect5 = 0;
		//}
	}
}
    6dce:	4770      	bx	lr
    6dd0:	20000f62 	.word	0x20000f62
    6dd4:	00002665 	.word	0x00002665
    6dd8:	2000022e 	.word	0x2000022e
    6ddc:	20000dd0 	.word	0x20000dd0
    6de0:	20000dde 	.word	0x20000dde
    6de4:	20000fac 	.word	0x20000fac
    6de8:	000028f6 	.word	0x000028f6
    6dec:	20000ddc 	.word	0x20000ddc
    6df0:	000023d6 	.word	0x000023d6
    6df4:	20000e0e 	.word	0x20000e0e
    6df8:	20000df6 	.word	0x20000df6
    6dfc:	20000e24 	.word	0x20000e24
    6e00:	00001fff 	.word	0x00001fff
    6e04:	20000e10 	.word	0x20000e10
    6e08:	20000dda 	.word	0x20000dda

00006e0c <OCC_Flag>:

void OCC_Flag(void)
{
    6e0c:	b570      	push	{r4, r5, r6, lr}
	//int8_t temp = ( TEMP_3_BAT + TEMP_4_BAT + TEMP_5_BAT )/3 ;
	int8_t temp = ( nADC_TMONI_BAT_MAX + nADC_TMONI_BAT_MIN )/2;
    6e0e:	4b51      	ldr	r3, [pc, #324]	; (6f54 <OCC_Flag+0x148>)
    6e10:	2200      	movs	r2, #0
    6e12:	569a      	ldrsb	r2, [r3, r2]
    6e14:	4b50      	ldr	r3, [pc, #320]	; (6f58 <OCC_Flag+0x14c>)
    6e16:	781b      	ldrb	r3, [r3, #0]
    6e18:	b25b      	sxtb	r3, r3
    6e1a:	18d3      	adds	r3, r2, r3
    6e1c:	0fda      	lsrs	r2, r3, #31
    6e1e:	18d3      	adds	r3, r2, r3
    6e20:	105b      	asrs	r3, r3, #1
    6e22:	b25b      	sxtb	r3, r3
	int16_t Limit_Current = 0;
	if (temp > 10)
    6e24:	2b0a      	cmp	r3, #10
    6e26:	dc03      	bgt.n	6e30 <OCC_Flag+0x24>
	{
		Limit_Current = CURRENT_CHG1A * 30;
	}
	else if (temp > 0)
    6e28:	2b00      	cmp	r3, #0
    6e2a:	dc03      	bgt.n	6e34 <OCC_Flag+0x28>
	{
		Limit_Current = CURRENT_CHG1A * 15;
	}
	else if (temp > -10)
	{
		Limit_Current = CURRENT_CHG1A * 10;
    6e2c:	484b      	ldr	r0, [pc, #300]	; (6f5c <OCC_Flag+0x150>)
    6e2e:	e002      	b.n	6e36 <OCC_Flag+0x2a>
	//int8_t temp = ( TEMP_3_BAT + TEMP_4_BAT + TEMP_5_BAT )/3 ;
	int8_t temp = ( nADC_TMONI_BAT_MAX + nADC_TMONI_BAT_MIN )/2;
	int16_t Limit_Current = 0;
	if (temp > 10)
	{
		Limit_Current = CURRENT_CHG1A * 30;
    6e30:	484b      	ldr	r0, [pc, #300]	; (6f60 <OCC_Flag+0x154>)
    6e32:	e000      	b.n	6e36 <OCC_Flag+0x2a>
	}
	else if (temp > 0)
	{
		Limit_Current = CURRENT_CHG1A * 15;
    6e34:	484b      	ldr	r0, [pc, #300]	; (6f64 <OCC_Flag+0x158>)
	{
		Limit_Current = CURRENT_CHG1A * 10;
	}
	
	
	if (nADC_CURRENT > ( Limit_Current *12 / 10 ) )    //3
    6e36:	4b4c      	ldr	r3, [pc, #304]	; (6f68 <OCC_Flag+0x15c>)
    6e38:	2500      	movs	r5, #0
    6e3a:	5f5d      	ldrsh	r5, [r3, r5]
    6e3c:	0004      	movs	r4, r0
    6e3e:	0043      	lsls	r3, r0, #1
    6e40:	1818      	adds	r0, r3, r0
    6e42:	0080      	lsls	r0, r0, #2
    6e44:	210a      	movs	r1, #10
    6e46:	4b49      	ldr	r3, [pc, #292]	; (6f6c <OCC_Flag+0x160>)
    6e48:	4798      	blx	r3
    6e4a:	0006      	movs	r6, r0
    6e4c:	4285      	cmp	r5, r0
    6e4e:	dd0f      	ble.n	6e70 <OCC_Flag+0x64>
	{
		OCC_P3_cnt = sys_250ms_cnt - OCC_P3_on_cnt;
    6e50:	4b47      	ldr	r3, [pc, #284]	; (6f70 <OCC_Flag+0x164>)
    6e52:	881b      	ldrh	r3, [r3, #0]
    6e54:	4a47      	ldr	r2, [pc, #284]	; (6f74 <OCC_Flag+0x168>)
    6e56:	8812      	ldrh	r2, [r2, #0]
    6e58:	1a9b      	subs	r3, r3, r2
    6e5a:	b29b      	uxth	r3, r3
    6e5c:	4a46      	ldr	r2, [pc, #280]	; (6f78 <OCC_Flag+0x16c>)
    6e5e:	8013      	strh	r3, [r2, #0]
		if (OCC_P3_cnt > PROTECT_DELAY_2S)
    6e60:	2b08      	cmp	r3, #8
    6e62:	d909      	bls.n	6e78 <OCC_Flag+0x6c>
		{
			AbnormalState.val.OCC_Protect3 = 1;
    6e64:	4a45      	ldr	r2, [pc, #276]	; (6f7c <OCC_Flag+0x170>)
    6e66:	7811      	ldrb	r1, [r2, #0]
    6e68:	2340      	movs	r3, #64	; 0x40
    6e6a:	430b      	orrs	r3, r1
    6e6c:	7013      	strb	r3, [r2, #0]
    6e6e:	e003      	b.n	6e78 <OCC_Flag+0x6c>
		}
	}
	else
	{
		OCC_P3_on_cnt = sys_250ms_cnt;
    6e70:	4b3f      	ldr	r3, [pc, #252]	; (6f70 <OCC_Flag+0x164>)
    6e72:	881a      	ldrh	r2, [r3, #0]
    6e74:	4b3f      	ldr	r3, [pc, #252]	; (6f74 <OCC_Flag+0x168>)
    6e76:	801a      	strh	r2, [r3, #0]

	}
	
	if (nADC_CURRENT <= ( Limit_Current *11 / 10 ) )    //3
    6e78:	00a0      	lsls	r0, r4, #2
    6e7a:	1900      	adds	r0, r0, r4
    6e7c:	0040      	lsls	r0, r0, #1
    6e7e:	1900      	adds	r0, r0, r4
    6e80:	210a      	movs	r1, #10
    6e82:	4b3a      	ldr	r3, [pc, #232]	; (6f6c <OCC_Flag+0x160>)
    6e84:	4798      	blx	r3
    6e86:	4285      	cmp	r5, r0
    6e88:	dc0f      	bgt.n	6eaa <OCC_Flag+0x9e>
	{
		OCC_P3_cnt = sys_250ms_cnt - OCC_P3_off_cnt;
    6e8a:	4b39      	ldr	r3, [pc, #228]	; (6f70 <OCC_Flag+0x164>)
    6e8c:	881b      	ldrh	r3, [r3, #0]
    6e8e:	4a3c      	ldr	r2, [pc, #240]	; (6f80 <OCC_Flag+0x174>)
    6e90:	8812      	ldrh	r2, [r2, #0]
    6e92:	1a9b      	subs	r3, r3, r2
    6e94:	b29b      	uxth	r3, r3
    6e96:	4a38      	ldr	r2, [pc, #224]	; (6f78 <OCC_Flag+0x16c>)
    6e98:	8013      	strh	r3, [r2, #0]
		if (OCC_P3_cnt > PROTECT_DELAY_3S )
    6e9a:	2b0c      	cmp	r3, #12
    6e9c:	d909      	bls.n	6eb2 <OCC_Flag+0xa6>
		{
			AbnormalState.val.OCC_Protect3 = 0;
    6e9e:	4a37      	ldr	r2, [pc, #220]	; (6f7c <OCC_Flag+0x170>)
    6ea0:	7813      	ldrb	r3, [r2, #0]
    6ea2:	2140      	movs	r1, #64	; 0x40
    6ea4:	438b      	bics	r3, r1
    6ea6:	7013      	strb	r3, [r2, #0]
    6ea8:	e003      	b.n	6eb2 <OCC_Flag+0xa6>
		}
	}
	else
	{
		OCC_P3_off_cnt = sys_250ms_cnt;
    6eaa:	4b31      	ldr	r3, [pc, #196]	; (6f70 <OCC_Flag+0x164>)
    6eac:	881a      	ldrh	r2, [r3, #0]
    6eae:	4b34      	ldr	r3, [pc, #208]	; (6f80 <OCC_Flag+0x174>)
    6eb0:	801a      	strh	r2, [r3, #0]
	}
	
	if (nADC_CURRENT > ( Limit_Current *13 / 10 ) )    //4
    6eb2:	0060      	lsls	r0, r4, #1
    6eb4:	1900      	adds	r0, r0, r4
    6eb6:	0080      	lsls	r0, r0, #2
    6eb8:	1900      	adds	r0, r0, r4
    6eba:	210a      	movs	r1, #10
    6ebc:	4b2b      	ldr	r3, [pc, #172]	; (6f6c <OCC_Flag+0x160>)
    6ebe:	4798      	blx	r3
    6ec0:	4285      	cmp	r5, r0
    6ec2:	dd10      	ble.n	6ee6 <OCC_Flag+0xda>
	{
		OCC_P4_cnt = sys_250ms_cnt - OCC_P4_on_cnt;
    6ec4:	4b2a      	ldr	r3, [pc, #168]	; (6f70 <OCC_Flag+0x164>)
    6ec6:	881b      	ldrh	r3, [r3, #0]
    6ec8:	4a2e      	ldr	r2, [pc, #184]	; (6f84 <OCC_Flag+0x178>)
    6eca:	8812      	ldrh	r2, [r2, #0]
    6ecc:	1a9b      	subs	r3, r3, r2
    6ece:	b29b      	uxth	r3, r3
    6ed0:	4a2d      	ldr	r2, [pc, #180]	; (6f88 <OCC_Flag+0x17c>)
    6ed2:	8013      	strh	r3, [r2, #0]
		if (OCC_P4_cnt > PROTECT_DELAY_2S)
    6ed4:	2b08      	cmp	r3, #8
    6ed6:	d90a      	bls.n	6eee <OCC_Flag+0xe2>
		{
			AbnormalState.val.OCC_Protect4 = 1;
    6ed8:	4a28      	ldr	r2, [pc, #160]	; (6f7c <OCC_Flag+0x170>)
    6eda:	7813      	ldrb	r3, [r2, #0]
    6edc:	2180      	movs	r1, #128	; 0x80
    6ede:	4249      	negs	r1, r1
    6ee0:	430b      	orrs	r3, r1
    6ee2:	7013      	strb	r3, [r2, #0]
    6ee4:	e003      	b.n	6eee <OCC_Flag+0xe2>
		}
	}
	else
	{
		OCC_P4_on_cnt = sys_250ms_cnt;
    6ee6:	4b22      	ldr	r3, [pc, #136]	; (6f70 <OCC_Flag+0x164>)
    6ee8:	881a      	ldrh	r2, [r3, #0]
    6eea:	4b26      	ldr	r3, [pc, #152]	; (6f84 <OCC_Flag+0x178>)
    6eec:	801a      	strh	r2, [r3, #0]

	}
	
	if (nADC_CURRENT <= ( Limit_Current *12 / 10 ))    //4
    6eee:	42b5      	cmp	r5, r6
    6ef0:	dc0f      	bgt.n	6f12 <OCC_Flag+0x106>
	{
		OCC_P4_cnt = sys_250ms_cnt - OCC_P4_off_cnt;
    6ef2:	4b1f      	ldr	r3, [pc, #124]	; (6f70 <OCC_Flag+0x164>)
    6ef4:	881b      	ldrh	r3, [r3, #0]
    6ef6:	4a25      	ldr	r2, [pc, #148]	; (6f8c <OCC_Flag+0x180>)
    6ef8:	8812      	ldrh	r2, [r2, #0]
    6efa:	1a9b      	subs	r3, r3, r2
    6efc:	b29b      	uxth	r3, r3
    6efe:	4a22      	ldr	r2, [pc, #136]	; (6f88 <OCC_Flag+0x17c>)
    6f00:	8013      	strh	r3, [r2, #0]
		if ( OCC_P4_cnt > PROTECT_DELAY_3S )
    6f02:	2b0c      	cmp	r3, #12
    6f04:	d909      	bls.n	6f1a <OCC_Flag+0x10e>
		{
			AbnormalState.val.OCC_Protect4 = 0;
    6f06:	4a1d      	ldr	r2, [pc, #116]	; (6f7c <OCC_Flag+0x170>)
    6f08:	7813      	ldrb	r3, [r2, #0]
    6f0a:	217f      	movs	r1, #127	; 0x7f
    6f0c:	400b      	ands	r3, r1
    6f0e:	7013      	strb	r3, [r2, #0]
    6f10:	e003      	b.n	6f1a <OCC_Flag+0x10e>
		}
	}
	else
	{
		OCC_P4_off_cnt = sys_250ms_cnt;
    6f12:	4b17      	ldr	r3, [pc, #92]	; (6f70 <OCC_Flag+0x164>)
    6f14:	881a      	ldrh	r2, [r3, #0]
    6f16:	4b1d      	ldr	r3, [pc, #116]	; (6f8c <OCC_Flag+0x180>)
    6f18:	801a      	strh	r2, [r3, #0]
	}

	if (nADC_CURRENT > ( Limit_Current *15 / 10 ) )    //5
    6f1a:	0120      	lsls	r0, r4, #4
    6f1c:	1b00      	subs	r0, r0, r4
    6f1e:	210a      	movs	r1, #10
    6f20:	4b12      	ldr	r3, [pc, #72]	; (6f6c <OCC_Flag+0x160>)
    6f22:	4798      	blx	r3
    6f24:	4285      	cmp	r5, r0
    6f26:	dd0f      	ble.n	6f48 <OCC_Flag+0x13c>
	{
		OCC_P5_cnt = sys_250ms_cnt - OCC_P5_on_cnt;
    6f28:	4b11      	ldr	r3, [pc, #68]	; (6f70 <OCC_Flag+0x164>)
    6f2a:	881b      	ldrh	r3, [r3, #0]
    6f2c:	4a18      	ldr	r2, [pc, #96]	; (6f90 <OCC_Flag+0x184>)
    6f2e:	8812      	ldrh	r2, [r2, #0]
    6f30:	1a9b      	subs	r3, r3, r2
    6f32:	b29b      	uxth	r3, r3
    6f34:	4a17      	ldr	r2, [pc, #92]	; (6f94 <OCC_Flag+0x188>)
    6f36:	8013      	strh	r3, [r2, #0]
		if (OCC_P5_cnt > PROTECT_DELAY_2S)
    6f38:	2b08      	cmp	r3, #8
    6f3a:	d909      	bls.n	6f50 <OCC_Flag+0x144>
		{
			AbnormalState.val.OCC_Protect5 = 1;
    6f3c:	4a0f      	ldr	r2, [pc, #60]	; (6f7c <OCC_Flag+0x170>)
    6f3e:	7851      	ldrb	r1, [r2, #1]
    6f40:	2301      	movs	r3, #1
    6f42:	430b      	orrs	r3, r1
    6f44:	7053      	strb	r3, [r2, #1]
    6f46:	e003      	b.n	6f50 <OCC_Flag+0x144>
		}
	}
	else
	{
		OCC_P5_on_cnt = sys_250ms_cnt;
    6f48:	4b09      	ldr	r3, [pc, #36]	; (6f70 <OCC_Flag+0x164>)
    6f4a:	881a      	ldrh	r2, [r3, #0]
    6f4c:	4b10      	ldr	r3, [pc, #64]	; (6f90 <OCC_Flag+0x184>)
    6f4e:	801a      	strh	r2, [r3, #0]
	//else
	//{
		//OCC_P5_off_cnt = sys_250ms_cnt;
	//}
	
}
    6f50:	bd70      	pop	{r4, r5, r6, pc}
    6f52:	46c0      	nop			; (mov r8, r8)
    6f54:	20001134 	.word	0x20001134
    6f58:	20000ea4 	.word	0x20000ea4
    6f5c:	0000071c 	.word	0x0000071c
    6f60:	00001554 	.word	0x00001554
    6f64:	00000aaa 	.word	0x00000aaa
    6f68:	20000fca 	.word	0x20000fca
    6f6c:	0000a955 	.word	0x0000a955
    6f70:	2000022e 	.word	0x2000022e
    6f74:	20000dc8 	.word	0x20000dc8
    6f78:	20000df2 	.word	0x20000df2
    6f7c:	20000fac 	.word	0x20000fac
    6f80:	20000e12 	.word	0x20000e12
    6f84:	20000dcc 	.word	0x20000dcc
    6f88:	20000e1a 	.word	0x20000e1a
    6f8c:	20000e04 	.word	0x20000e04
    6f90:	20000de6 	.word	0x20000de6
    6f94:	20000dd6 	.word	0x20000dd6

00006f98 <ODC_Flag>:

void ODC_Flag(void)
{
	if (nADC_CURRENT < ODC_P3_AM )    //3
    6f98:	4b3b      	ldr	r3, [pc, #236]	; (7088 <ODC_Flag+0xf0>)
    6f9a:	2200      	movs	r2, #0
    6f9c:	5e9b      	ldrsh	r3, [r3, r2]
    6f9e:	4a3b      	ldr	r2, [pc, #236]	; (708c <ODC_Flag+0xf4>)
    6fa0:	4293      	cmp	r3, r2
    6fa2:	da0f      	bge.n	6fc4 <ODC_Flag+0x2c>
	{
		ODC_P3_cnt = sys_250ms_cnt - ODC_P3_on_cnt;
    6fa4:	4a3a      	ldr	r2, [pc, #232]	; (7090 <ODC_Flag+0xf8>)
    6fa6:	8812      	ldrh	r2, [r2, #0]
    6fa8:	493a      	ldr	r1, [pc, #232]	; (7094 <ODC_Flag+0xfc>)
    6faa:	8809      	ldrh	r1, [r1, #0]
    6fac:	1a52      	subs	r2, r2, r1
    6fae:	b292      	uxth	r2, r2
    6fb0:	4939      	ldr	r1, [pc, #228]	; (7098 <ODC_Flag+0x100>)
    6fb2:	800a      	strh	r2, [r1, #0]
		if (ODC_P3_cnt > PROTECT_DELAY_3S)
    6fb4:	2a0c      	cmp	r2, #12
    6fb6:	d909      	bls.n	6fcc <ODC_Flag+0x34>
		{
			AbnormalState.val.ODC_Protect3 = 1;
    6fb8:	4938      	ldr	r1, [pc, #224]	; (709c <ODC_Flag+0x104>)
    6fba:	7848      	ldrb	r0, [r1, #1]
    6fbc:	2202      	movs	r2, #2
    6fbe:	4302      	orrs	r2, r0
    6fc0:	704a      	strb	r2, [r1, #1]
    6fc2:	e003      	b.n	6fcc <ODC_Flag+0x34>
		}
	}
	else
	{
		ODC_P3_on_cnt = sys_250ms_cnt;
    6fc4:	4a32      	ldr	r2, [pc, #200]	; (7090 <ODC_Flag+0xf8>)
    6fc6:	8811      	ldrh	r1, [r2, #0]
    6fc8:	4a32      	ldr	r2, [pc, #200]	; (7094 <ODC_Flag+0xfc>)
    6fca:	8011      	strh	r1, [r2, #0]
	}
	
	if (nADC_CURRENT > ODC_D3_AM )    //3
    6fcc:	4a34      	ldr	r2, [pc, #208]	; (70a0 <ODC_Flag+0x108>)
    6fce:	4293      	cmp	r3, r2
    6fd0:	db0f      	blt.n	6ff2 <ODC_Flag+0x5a>
	{
		ODC_P3_cnt = sys_250ms_cnt - ODC_P3_off_cnt;
    6fd2:	4a2f      	ldr	r2, [pc, #188]	; (7090 <ODC_Flag+0xf8>)
    6fd4:	8812      	ldrh	r2, [r2, #0]
    6fd6:	4933      	ldr	r1, [pc, #204]	; (70a4 <ODC_Flag+0x10c>)
    6fd8:	8809      	ldrh	r1, [r1, #0]
    6fda:	1a52      	subs	r2, r2, r1
    6fdc:	b292      	uxth	r2, r2
    6fde:	492e      	ldr	r1, [pc, #184]	; (7098 <ODC_Flag+0x100>)
    6fe0:	800a      	strh	r2, [r1, #0]
		if (ODC_P3_cnt > PROTECT_DELAY_3S)
    6fe2:	2a0c      	cmp	r2, #12
    6fe4:	d909      	bls.n	6ffa <ODC_Flag+0x62>
		{
			AbnormalState.val.ODC_Protect3 = 0;
    6fe6:	492d      	ldr	r1, [pc, #180]	; (709c <ODC_Flag+0x104>)
    6fe8:	784a      	ldrb	r2, [r1, #1]
    6fea:	2002      	movs	r0, #2
    6fec:	4382      	bics	r2, r0
    6fee:	704a      	strb	r2, [r1, #1]
    6ff0:	e003      	b.n	6ffa <ODC_Flag+0x62>
		}
	}
	else
	{
		ODC_P3_off_cnt = sys_250ms_cnt;
    6ff2:	4a27      	ldr	r2, [pc, #156]	; (7090 <ODC_Flag+0xf8>)
    6ff4:	8811      	ldrh	r1, [r2, #0]
    6ff6:	4a2b      	ldr	r2, [pc, #172]	; (70a4 <ODC_Flag+0x10c>)
    6ff8:	8011      	strh	r1, [r2, #0]
	}

	if (nADC_CURRENT < ODC_P4_AM )    //4
    6ffa:	4a2b      	ldr	r2, [pc, #172]	; (70a8 <ODC_Flag+0x110>)
    6ffc:	4293      	cmp	r3, r2
    6ffe:	da0f      	bge.n	7020 <ODC_Flag+0x88>
	{
		ODC_P4_cnt = sys_250ms_cnt - ODC_P4_on_cnt;
    7000:	4a23      	ldr	r2, [pc, #140]	; (7090 <ODC_Flag+0xf8>)
    7002:	8812      	ldrh	r2, [r2, #0]
    7004:	4929      	ldr	r1, [pc, #164]	; (70ac <ODC_Flag+0x114>)
    7006:	8809      	ldrh	r1, [r1, #0]
    7008:	1a52      	subs	r2, r2, r1
    700a:	b292      	uxth	r2, r2
    700c:	4928      	ldr	r1, [pc, #160]	; (70b0 <ODC_Flag+0x118>)
    700e:	800a      	strh	r2, [r1, #0]
		if (ODC_P4_cnt > PROTECT_DELAY_3S)
    7010:	2a0c      	cmp	r2, #12
    7012:	d909      	bls.n	7028 <ODC_Flag+0x90>
		{
			AbnormalState.val.ODC_Protect4 = 1;
    7014:	4921      	ldr	r1, [pc, #132]	; (709c <ODC_Flag+0x104>)
    7016:	7848      	ldrb	r0, [r1, #1]
    7018:	2204      	movs	r2, #4
    701a:	4302      	orrs	r2, r0
    701c:	704a      	strb	r2, [r1, #1]
    701e:	e003      	b.n	7028 <ODC_Flag+0x90>
		}
	}
	else
	{
		ODC_P4_on_cnt = sys_250ms_cnt;
    7020:	4a1b      	ldr	r2, [pc, #108]	; (7090 <ODC_Flag+0xf8>)
    7022:	8811      	ldrh	r1, [r2, #0]
    7024:	4a21      	ldr	r2, [pc, #132]	; (70ac <ODC_Flag+0x114>)
    7026:	8011      	strh	r1, [r2, #0]
	}	
	
	if (nADC_CURRENT > ODC_D4_AM )    //4
    7028:	4a22      	ldr	r2, [pc, #136]	; (70b4 <ODC_Flag+0x11c>)
    702a:	4293      	cmp	r3, r2
    702c:	db0f      	blt.n	704e <ODC_Flag+0xb6>
	{
		ODC_P4_cnt = sys_250ms_cnt - ODC_P4_off_cnt;
    702e:	4a18      	ldr	r2, [pc, #96]	; (7090 <ODC_Flag+0xf8>)
    7030:	8812      	ldrh	r2, [r2, #0]
    7032:	4921      	ldr	r1, [pc, #132]	; (70b8 <ODC_Flag+0x120>)
    7034:	8809      	ldrh	r1, [r1, #0]
    7036:	1a52      	subs	r2, r2, r1
    7038:	b292      	uxth	r2, r2
    703a:	491d      	ldr	r1, [pc, #116]	; (70b0 <ODC_Flag+0x118>)
    703c:	800a      	strh	r2, [r1, #0]
		if (ODC_P4_cnt > PROTECT_DELAY_3S)
    703e:	2a0c      	cmp	r2, #12
    7040:	d909      	bls.n	7056 <ODC_Flag+0xbe>
		{
			AbnormalState.val.ODC_Protect4 = 0;
    7042:	4916      	ldr	r1, [pc, #88]	; (709c <ODC_Flag+0x104>)
    7044:	784a      	ldrb	r2, [r1, #1]
    7046:	2004      	movs	r0, #4
    7048:	4382      	bics	r2, r0
    704a:	704a      	strb	r2, [r1, #1]
    704c:	e003      	b.n	7056 <ODC_Flag+0xbe>
		}
	}
	else
	{
		ODC_P4_off_cnt = sys_250ms_cnt;
    704e:	4a10      	ldr	r2, [pc, #64]	; (7090 <ODC_Flag+0xf8>)
    7050:	8811      	ldrh	r1, [r2, #0]
    7052:	4a19      	ldr	r2, [pc, #100]	; (70b8 <ODC_Flag+0x120>)
    7054:	8011      	strh	r1, [r2, #0]
	}

	if (nADC_CURRENT < ODC_P5_AM )    //5
    7056:	4a19      	ldr	r2, [pc, #100]	; (70bc <ODC_Flag+0x124>)
    7058:	4293      	cmp	r3, r2
    705a:	da0f      	bge.n	707c <ODC_Flag+0xe4>
	{
		ODC_P5_cnt = sys_250ms_cnt - ODC_P5_on_cnt;
    705c:	4b0c      	ldr	r3, [pc, #48]	; (7090 <ODC_Flag+0xf8>)
    705e:	881b      	ldrh	r3, [r3, #0]
    7060:	4a17      	ldr	r2, [pc, #92]	; (70c0 <ODC_Flag+0x128>)
    7062:	8812      	ldrh	r2, [r2, #0]
    7064:	1a9b      	subs	r3, r3, r2
    7066:	b29b      	uxth	r3, r3
    7068:	4a16      	ldr	r2, [pc, #88]	; (70c4 <ODC_Flag+0x12c>)
    706a:	8013      	strh	r3, [r2, #0]
		if (ODC_P5_cnt > PROTECT_DELAY_3S)
    706c:	2b0c      	cmp	r3, #12
    706e:	d909      	bls.n	7084 <ODC_Flag+0xec>
		{
			AbnormalState.val.ODC_Protect5 = 1;
    7070:	4a0a      	ldr	r2, [pc, #40]	; (709c <ODC_Flag+0x104>)
    7072:	7851      	ldrb	r1, [r2, #1]
    7074:	2308      	movs	r3, #8
    7076:	430b      	orrs	r3, r1
    7078:	7053      	strb	r3, [r2, #1]
    707a:	e003      	b.n	7084 <ODC_Flag+0xec>
		}
	}
	else
	{
		ODC_P5_on_cnt = sys_250ms_cnt;
    707c:	4b04      	ldr	r3, [pc, #16]	; (7090 <ODC_Flag+0xf8>)
    707e:	881a      	ldrh	r2, [r3, #0]
    7080:	4b0f      	ldr	r3, [pc, #60]	; (70c0 <ODC_Flag+0x128>)
    7082:	801a      	strh	r2, [r3, #0]
	//else
	//{
		//ODC_P5_off_cnt = sys_250ms_cnt;
	//}
	
}
    7084:	4770      	bx	lr
    7086:	46c0      	nop			; (mov r8, r8)
    7088:	20000fca 	.word	0x20000fca
    708c:	ffffe668 	.word	0xffffe668
    7090:	2000022e 	.word	0x2000022e
    7094:	20000e22 	.word	0x20000e22
    7098:	20000e26 	.word	0x20000e26
    709c:	20000fac 	.word	0x20000fac
    70a0:	ffffe88b 	.word	0xffffe88b
    70a4:	20000de4 	.word	0x20000de4
    70a8:	ffffe446 	.word	0xffffe446
    70ac:	20000dee 	.word	0x20000dee
    70b0:	20000e02 	.word	0x20000e02
    70b4:	ffffe669 	.word	0xffffe669
    70b8:	20000e06 	.word	0x20000e06
    70bc:	ffffe002 	.word	0xffffe002
    70c0:	20000de8 	.word	0x20000de8
    70c4:	20000df0 	.word	0x20000df0

000070c8 <OTEMP_Flag>:

void OTEMP_Flag(void)
{
	if (nADC_TMONI_BAT_MAX > OVER_TEMP_P3 )    //3
    70c8:	4b38      	ldr	r3, [pc, #224]	; (71ac <OTEMP_Flag+0xe4>)
    70ca:	781b      	ldrb	r3, [r3, #0]
    70cc:	b25b      	sxtb	r3, r3
    70ce:	2b2d      	cmp	r3, #45	; 0x2d
    70d0:	dd0f      	ble.n	70f2 <OTEMP_Flag+0x2a>
	{
		OTEMP_P3_cnt = sys_250ms_cnt - OTEMP_P3_on_cnt;
    70d2:	4a37      	ldr	r2, [pc, #220]	; (71b0 <OTEMP_Flag+0xe8>)
    70d4:	8812      	ldrh	r2, [r2, #0]
    70d6:	4937      	ldr	r1, [pc, #220]	; (71b4 <OTEMP_Flag+0xec>)
    70d8:	8809      	ldrh	r1, [r1, #0]
    70da:	1a52      	subs	r2, r2, r1
    70dc:	b292      	uxth	r2, r2
    70de:	4936      	ldr	r1, [pc, #216]	; (71b8 <OTEMP_Flag+0xf0>)
    70e0:	800a      	strh	r2, [r1, #0]
		if (OTEMP_P3_cnt > PROTECT_DELAY_3S)
    70e2:	2a0c      	cmp	r2, #12
    70e4:	d909      	bls.n	70fa <OTEMP_Flag+0x32>
		{
			AbnormalState.val.Over_Temp3 = 1;
    70e6:	4935      	ldr	r1, [pc, #212]	; (71bc <OTEMP_Flag+0xf4>)
    70e8:	7848      	ldrb	r0, [r1, #1]
    70ea:	2210      	movs	r2, #16
    70ec:	4302      	orrs	r2, r0
    70ee:	704a      	strb	r2, [r1, #1]
    70f0:	e003      	b.n	70fa <OTEMP_Flag+0x32>
		}
	}
	else
	{
		OTEMP_P3_on_cnt = sys_250ms_cnt;
    70f2:	4a2f      	ldr	r2, [pc, #188]	; (71b0 <OTEMP_Flag+0xe8>)
    70f4:	8811      	ldrh	r1, [r2, #0]
    70f6:	4a2f      	ldr	r2, [pc, #188]	; (71b4 <OTEMP_Flag+0xec>)
    70f8:	8011      	strh	r1, [r2, #0]
	}

	if (nADC_TMONI_BAT_MAX < OVER_TEMP_D3 )    //3
    70fa:	2b29      	cmp	r3, #41	; 0x29
    70fc:	dc0f      	bgt.n	711e <OTEMP_Flag+0x56>
	{
		OTEMP_P3_cnt = sys_250ms_cnt - OTEMP_P3_off_cnt;
    70fe:	4a2c      	ldr	r2, [pc, #176]	; (71b0 <OTEMP_Flag+0xe8>)
    7100:	8812      	ldrh	r2, [r2, #0]
    7102:	492f      	ldr	r1, [pc, #188]	; (71c0 <OTEMP_Flag+0xf8>)
    7104:	8809      	ldrh	r1, [r1, #0]
    7106:	1a52      	subs	r2, r2, r1
    7108:	b292      	uxth	r2, r2
    710a:	492b      	ldr	r1, [pc, #172]	; (71b8 <OTEMP_Flag+0xf0>)
    710c:	800a      	strh	r2, [r1, #0]
		if (OTEMP_P3_cnt > PROTECT_DELAY_3S)
    710e:	2a0c      	cmp	r2, #12
    7110:	d909      	bls.n	7126 <OTEMP_Flag+0x5e>
		{
			AbnormalState.val.Over_Temp3 = 0;
    7112:	492a      	ldr	r1, [pc, #168]	; (71bc <OTEMP_Flag+0xf4>)
    7114:	784a      	ldrb	r2, [r1, #1]
    7116:	2010      	movs	r0, #16
    7118:	4382      	bics	r2, r0
    711a:	704a      	strb	r2, [r1, #1]
    711c:	e003      	b.n	7126 <OTEMP_Flag+0x5e>
		}
	}
	else
	{
		OTEMP_P3_off_cnt = sys_250ms_cnt;
    711e:	4a24      	ldr	r2, [pc, #144]	; (71b0 <OTEMP_Flag+0xe8>)
    7120:	8811      	ldrh	r1, [r2, #0]
    7122:	4a27      	ldr	r2, [pc, #156]	; (71c0 <OTEMP_Flag+0xf8>)
    7124:	8011      	strh	r1, [r2, #0]
	}
	
	if (nADC_TMONI_BAT_MAX > OVER_TEMP_P4 )    //4
    7126:	2b32      	cmp	r3, #50	; 0x32
    7128:	dd0f      	ble.n	714a <OTEMP_Flag+0x82>
	{
		OTEMP_P4_cnt = sys_250ms_cnt - OTEMP_P4_on_cnt;
    712a:	4a21      	ldr	r2, [pc, #132]	; (71b0 <OTEMP_Flag+0xe8>)
    712c:	8812      	ldrh	r2, [r2, #0]
    712e:	4925      	ldr	r1, [pc, #148]	; (71c4 <OTEMP_Flag+0xfc>)
    7130:	8809      	ldrh	r1, [r1, #0]
    7132:	1a52      	subs	r2, r2, r1
    7134:	b292      	uxth	r2, r2
    7136:	4924      	ldr	r1, [pc, #144]	; (71c8 <OTEMP_Flag+0x100>)
    7138:	800a      	strh	r2, [r1, #0]
		if (OTEMP_P4_cnt > PROTECT_DELAY_3S)
    713a:	2a0c      	cmp	r2, #12
    713c:	d909      	bls.n	7152 <OTEMP_Flag+0x8a>
		{
			AbnormalState.val.Over_Temp4 = 1;
    713e:	491f      	ldr	r1, [pc, #124]	; (71bc <OTEMP_Flag+0xf4>)
    7140:	7848      	ldrb	r0, [r1, #1]
    7142:	2220      	movs	r2, #32
    7144:	4302      	orrs	r2, r0
    7146:	704a      	strb	r2, [r1, #1]
    7148:	e003      	b.n	7152 <OTEMP_Flag+0x8a>
		}
	}
	else
	{
		OTEMP_P4_on_cnt = sys_250ms_cnt;
    714a:	4a19      	ldr	r2, [pc, #100]	; (71b0 <OTEMP_Flag+0xe8>)
    714c:	8811      	ldrh	r1, [r2, #0]
    714e:	4a1d      	ldr	r2, [pc, #116]	; (71c4 <OTEMP_Flag+0xfc>)
    7150:	8011      	strh	r1, [r2, #0]
	}	
	
	if (nADC_TMONI_BAT_MAX < OVER_TEMP_D4 )    //4
    7152:	2b2c      	cmp	r3, #44	; 0x2c
    7154:	dc0f      	bgt.n	7176 <OTEMP_Flag+0xae>
	{
		OTEMP_P4_cnt = sys_250ms_cnt - OTEMP_P4_off_cnt;
    7156:	4a16      	ldr	r2, [pc, #88]	; (71b0 <OTEMP_Flag+0xe8>)
    7158:	8812      	ldrh	r2, [r2, #0]
    715a:	491c      	ldr	r1, [pc, #112]	; (71cc <OTEMP_Flag+0x104>)
    715c:	8809      	ldrh	r1, [r1, #0]
    715e:	1a52      	subs	r2, r2, r1
    7160:	b292      	uxth	r2, r2
    7162:	4919      	ldr	r1, [pc, #100]	; (71c8 <OTEMP_Flag+0x100>)
    7164:	800a      	strh	r2, [r1, #0]
		if (OTEMP_P4_cnt > PROTECT_DELAY_3S)
    7166:	2a0c      	cmp	r2, #12
    7168:	d909      	bls.n	717e <OTEMP_Flag+0xb6>
		{
			AbnormalState.val.Over_Temp4 = 0;
    716a:	4914      	ldr	r1, [pc, #80]	; (71bc <OTEMP_Flag+0xf4>)
    716c:	784a      	ldrb	r2, [r1, #1]
    716e:	2020      	movs	r0, #32
    7170:	4382      	bics	r2, r0
    7172:	704a      	strb	r2, [r1, #1]
    7174:	e003      	b.n	717e <OTEMP_Flag+0xb6>
		}
	}
	else
	{
		OTEMP_P4_off_cnt = sys_250ms_cnt;
    7176:	4a0e      	ldr	r2, [pc, #56]	; (71b0 <OTEMP_Flag+0xe8>)
    7178:	8811      	ldrh	r1, [r2, #0]
    717a:	4a14      	ldr	r2, [pc, #80]	; (71cc <OTEMP_Flag+0x104>)
    717c:	8011      	strh	r1, [r2, #0]
	}

	if (nADC_TMONI_BAT_MAX > OVER_TEMP_P5 )    //5
    717e:	2b37      	cmp	r3, #55	; 0x37
    7180:	dd0f      	ble.n	71a2 <OTEMP_Flag+0xda>
	{
		OTEMP_P5_cnt = sys_250ms_cnt - OTEMP_P5_on_cnt;
    7182:	4b0b      	ldr	r3, [pc, #44]	; (71b0 <OTEMP_Flag+0xe8>)
    7184:	881b      	ldrh	r3, [r3, #0]
    7186:	4a12      	ldr	r2, [pc, #72]	; (71d0 <OTEMP_Flag+0x108>)
    7188:	8812      	ldrh	r2, [r2, #0]
    718a:	1a9b      	subs	r3, r3, r2
    718c:	b29b      	uxth	r3, r3
    718e:	4a11      	ldr	r2, [pc, #68]	; (71d4 <OTEMP_Flag+0x10c>)
    7190:	8013      	strh	r3, [r2, #0]
		if (OTEMP_P5_cnt > PROTECT_DELAY_5S)
    7192:	2b14      	cmp	r3, #20
    7194:	d909      	bls.n	71aa <OTEMP_Flag+0xe2>
		{
			AbnormalState.val.Over_Temp5 = 1;
    7196:	4a09      	ldr	r2, [pc, #36]	; (71bc <OTEMP_Flag+0xf4>)
    7198:	7851      	ldrb	r1, [r2, #1]
    719a:	2340      	movs	r3, #64	; 0x40
    719c:	430b      	orrs	r3, r1
    719e:	7053      	strb	r3, [r2, #1]
    71a0:	e003      	b.n	71aa <OTEMP_Flag+0xe2>
		}
	}
	else
	{
		OTEMP_P5_on_cnt = sys_250ms_cnt;
    71a2:	4b03      	ldr	r3, [pc, #12]	; (71b0 <OTEMP_Flag+0xe8>)
    71a4:	881a      	ldrh	r2, [r3, #0]
    71a6:	4b0a      	ldr	r3, [pc, #40]	; (71d0 <OTEMP_Flag+0x108>)
    71a8:	801a      	strh	r2, [r3, #0]
	//else
	//{
		//OTEMP_P5_off_cnt = sys_250ms_cnt;
	//}

}
    71aa:	4770      	bx	lr
    71ac:	20001134 	.word	0x20001134
    71b0:	2000022e 	.word	0x2000022e
    71b4:	20000dfc 	.word	0x20000dfc
    71b8:	20000e1e 	.word	0x20000e1e
    71bc:	20000fac 	.word	0x20000fac
    71c0:	20000e18 	.word	0x20000e18
    71c4:	20000e16 	.word	0x20000e16
    71c8:	20000dea 	.word	0x20000dea
    71cc:	20000dfe 	.word	0x20000dfe
    71d0:	20000dfa 	.word	0x20000dfa
    71d4:	20000df8 	.word	0x20000df8

000071d8 <Stop_Flag>:
		AbnormalState.val.ODCH_Protect5 ||
		AbnormalState.val.OCC_Protect4  ||
		AbnormalState.val.OCC_Protect5  ||
		AbnormalState.val.ODC_Protect4  ||
		AbnormalState.val.ODC_Protect5  ||
		AbnormalState.val.Over_Temp4    ||
    71d8:	4b2a      	ldr	r3, [pc, #168]	; (7284 <Stop_Flag+0xac>)
    71da:	881b      	ldrh	r3, [r3, #0]

}

void Stop_Flag(void)
{
	if (AbnormalState.val.OCHG_Protect4 ||
    71dc:	4a2a      	ldr	r2, [pc, #168]	; (7288 <Stop_Flag+0xb0>)
    71de:	4213      	tst	r3, r2
    71e0:	d00a      	beq.n	71f8 <Stop_Flag+0x20>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    71e2:	2280      	movs	r2, #128	; 0x80
    71e4:	0092      	lsls	r2, r2, #2
    71e6:	4b29      	ldr	r3, [pc, #164]	; (728c <Stop_Flag+0xb4>)
    71e8:	619a      	str	r2, [r3, #24]
		AbnormalState.val.Over_Temp4    ||
		AbnormalState.val.Over_Temp5    
	)
	{
		MCU_STOP_High();
		AbnormalState.val.Stop_Bit = 1;
    71ea:	4a26      	ldr	r2, [pc, #152]	; (7284 <Stop_Flag+0xac>)
    71ec:	7853      	ldrb	r3, [r2, #1]
    71ee:	2180      	movs	r1, #128	; 0x80
    71f0:	4249      	negs	r1, r1
    71f2:	430b      	orrs	r3, r1
    71f4:	7053      	strb	r3, [r2, #1]
    71f6:	e044      	b.n	7282 <Stop_Flag+0xaa>
	}
	else if ( (nADC_CURRENT > 0)  && 
    71f8:	4a25      	ldr	r2, [pc, #148]	; (7290 <Stop_Flag+0xb8>)
    71fa:	2100      	movs	r1, #0
    71fc:	5e52      	ldrsh	r2, [r2, r1]
    71fe:	2a00      	cmp	r2, #0
    7200:	dd11      	ble.n	7226 <Stop_Flag+0x4e>
    7202:	4924      	ldr	r1, [pc, #144]	; (7294 <Stop_Flag+0xbc>)
    7204:	420b      	tst	r3, r1
    7206:	d103      	bne.n	7210 <Stop_Flag+0x38>
			(	
				AbnormalState.val.OCHG_Protect3 || 
				AbnormalState.val.OCC_Protect3  || 
				AbnormalState.val.Over_Temp3    || 
    7208:	4923      	ldr	r1, [pc, #140]	; (7298 <Stop_Flag+0xc0>)
    720a:	7809      	ldrb	r1, [r1, #0]
    720c:	06c9      	lsls	r1, r1, #27
    720e:	d50a      	bpl.n	7226 <Stop_Flag+0x4e>
    7210:	2280      	movs	r2, #128	; 0x80
    7212:	0092      	lsls	r2, r2, #2
    7214:	4b1d      	ldr	r3, [pc, #116]	; (728c <Stop_Flag+0xb4>)
    7216:	619a      	str	r2, [r3, #24]
				BatteryState.val.CHG_Inhibit_Temp
			)
	)
	{
		MCU_STOP_High();
		AbnormalState.val.Stop_Bit = 1;
    7218:	4a1a      	ldr	r2, [pc, #104]	; (7284 <Stop_Flag+0xac>)
    721a:	7853      	ldrb	r3, [r2, #1]
    721c:	2180      	movs	r1, #128	; 0x80
    721e:	4249      	negs	r1, r1
    7220:	430b      	orrs	r3, r1
    7222:	7053      	strb	r3, [r2, #1]
    7224:	e02d      	b.n	7282 <Stop_Flag+0xaa>
	}
	else if ( nADC_CURRENT < 0  && AbnormalState.val.ODCH_Protect3	)
    7226:	2a00      	cmp	r2, #0
    7228:	da0e      	bge.n	7248 <Stop_Flag+0x70>
    722a:	4916      	ldr	r1, [pc, #88]	; (7284 <Stop_Flag+0xac>)
    722c:	7809      	ldrb	r1, [r1, #0]
    722e:	0709      	lsls	r1, r1, #28
    7230:	d50a      	bpl.n	7248 <Stop_Flag+0x70>
    7232:	2280      	movs	r2, #128	; 0x80
    7234:	0092      	lsls	r2, r2, #2
    7236:	4b15      	ldr	r3, [pc, #84]	; (728c <Stop_Flag+0xb4>)
    7238:	619a      	str	r2, [r3, #24]
	{
		MCU_STOP_High();
		AbnormalState.val.Stop_Bit = 1;
    723a:	4a12      	ldr	r2, [pc, #72]	; (7284 <Stop_Flag+0xac>)
    723c:	7853      	ldrb	r3, [r2, #1]
    723e:	2180      	movs	r1, #128	; 0x80
    7240:	4249      	negs	r1, r1
    7242:	430b      	orrs	r3, r1
    7244:	7053      	strb	r3, [r2, #1]
    7246:	e01c      	b.n	7282 <Stop_Flag+0xaa>
	}
	else if ( (nADC_CURRENT < CURRENT_DCH_05A) && 
    7248:	325b      	adds	r2, #91	; 0x5b
    724a:	da11      	bge.n	7270 <Stop_Flag+0x98>
    724c:	4a13      	ldr	r2, [pc, #76]	; (729c <Stop_Flag+0xc4>)
    724e:	4213      	tst	r3, r2
    7250:	d103      	bne.n	725a <Stop_Flag+0x82>
			(
				AbnormalState.val.ODCH_Protect3  ||
				AbnormalState.val.Over_Temp3     || 
    7252:	4b11      	ldr	r3, [pc, #68]	; (7298 <Stop_Flag+0xc0>)
    7254:	781b      	ldrb	r3, [r3, #0]
    7256:	069b      	lsls	r3, r3, #26
    7258:	d50a      	bpl.n	7270 <Stop_Flag+0x98>
    725a:	2280      	movs	r2, #128	; 0x80
    725c:	0092      	lsls	r2, r2, #2
    725e:	4b0b      	ldr	r3, [pc, #44]	; (728c <Stop_Flag+0xb4>)
    7260:	619a      	str	r2, [r3, #24]
				BatteryState.val.DCH_Inhibit_Temp
			)
	)
	{
		MCU_STOP_High();
		AbnormalState.val.Stop_Bit = 1;
    7262:	4a08      	ldr	r2, [pc, #32]	; (7284 <Stop_Flag+0xac>)
    7264:	7853      	ldrb	r3, [r2, #1]
    7266:	2180      	movs	r1, #128	; 0x80
    7268:	4249      	negs	r1, r1
    726a:	430b      	orrs	r3, r1
    726c:	7053      	strb	r3, [r2, #1]
    726e:	e008      	b.n	7282 <Stop_Flag+0xaa>
	} else {
		port_base->OUTCLR.reg = pin_mask;
    7270:	2280      	movs	r2, #128	; 0x80
    7272:	0092      	lsls	r2, r2, #2
    7274:	4b05      	ldr	r3, [pc, #20]	; (728c <Stop_Flag+0xb4>)
    7276:	615a      	str	r2, [r3, #20]
	}
	else
	{
		MCU_STOP_Low();
		AbnormalState.val.Stop_Bit = 0;
    7278:	4a02      	ldr	r2, [pc, #8]	; (7284 <Stop_Flag+0xac>)
    727a:	7853      	ldrb	r3, [r2, #1]
    727c:	217f      	movs	r1, #127	; 0x7f
    727e:	400b      	ands	r3, r1
    7280:	7053      	strb	r3, [r2, #1]
	}
}
    7282:	4770      	bx	lr
    7284:	20000fac 	.word	0x20000fac
    7288:	00006db6 	.word	0x00006db6
    728c:	41000080 	.word	0x41000080
    7290:	20000fca 	.word	0x20000fca
    7294:	00001041 	.word	0x00001041
    7298:	20001164 	.word	0x20001164
    729c:	00001008 	.word	0x00001008

000072a0 <Inhibit_Flag>:

void Inhibit_Flag(void)
{
	if (nADC_TMONI_BAT_MAX > CHG_Inhibit_Temp_H || nADC_TMONI_BAT_MIN < CHG_Inhibit_Temp_L)    //
    72a0:	4b37      	ldr	r3, [pc, #220]	; (7380 <Inhibit_Flag+0xe0>)
    72a2:	2200      	movs	r2, #0
    72a4:	569a      	ldrsb	r2, [r3, r2]
    72a6:	2a2d      	cmp	r2, #45	; 0x2d
    72a8:	dc04      	bgt.n	72b4 <Inhibit_Flag+0x14>
    72aa:	4b36      	ldr	r3, [pc, #216]	; (7384 <Inhibit_Flag+0xe4>)
    72ac:	781b      	ldrb	r3, [r3, #0]
    72ae:	b25b      	sxtb	r3, r3
    72b0:	330a      	adds	r3, #10
    72b2:	da0f      	bge.n	72d4 <Inhibit_Flag+0x34>
	{
		CHG_Inhibit_Temp_cnt = sys_250ms_cnt - CHG_Inhibit_Temp_on_cnt;
    72b4:	4b34      	ldr	r3, [pc, #208]	; (7388 <Inhibit_Flag+0xe8>)
    72b6:	881b      	ldrh	r3, [r3, #0]
    72b8:	4934      	ldr	r1, [pc, #208]	; (738c <Inhibit_Flag+0xec>)
    72ba:	8809      	ldrh	r1, [r1, #0]
    72bc:	1a5b      	subs	r3, r3, r1
    72be:	b29b      	uxth	r3, r3
    72c0:	4933      	ldr	r1, [pc, #204]	; (7390 <Inhibit_Flag+0xf0>)
    72c2:	800b      	strh	r3, [r1, #0]
		if (CHG_Inhibit_Temp_cnt > PROTECT_DELAY_3S)
    72c4:	2b0c      	cmp	r3, #12
    72c6:	d909      	bls.n	72dc <Inhibit_Flag+0x3c>
		{
			BatteryState.val.CHG_Inhibit_Temp = 1; // 
    72c8:	4932      	ldr	r1, [pc, #200]	; (7394 <Inhibit_Flag+0xf4>)
    72ca:	7808      	ldrb	r0, [r1, #0]
    72cc:	2310      	movs	r3, #16
    72ce:	4303      	orrs	r3, r0
    72d0:	700b      	strb	r3, [r1, #0]
    72d2:	e003      	b.n	72dc <Inhibit_Flag+0x3c>
		}
	}
	else
	{
		CHG_Inhibit_Temp_on_cnt = sys_250ms_cnt;
    72d4:	4b2c      	ldr	r3, [pc, #176]	; (7388 <Inhibit_Flag+0xe8>)
    72d6:	8819      	ldrh	r1, [r3, #0]
    72d8:	4b2c      	ldr	r3, [pc, #176]	; (738c <Inhibit_Flag+0xec>)
    72da:	8019      	strh	r1, [r3, #0]
	}

	if (nADC_TMONI_BAT_MAX < CHG_Inhibit_Temp_HR && nADC_TMONI_BAT_MIN > CHG_Inhibit_Temp_LR )    //
    72dc:	2a27      	cmp	r2, #39	; 0x27
    72de:	dc14      	bgt.n	730a <Inhibit_Flag+0x6a>
    72e0:	4b28      	ldr	r3, [pc, #160]	; (7384 <Inhibit_Flag+0xe4>)
    72e2:	781b      	ldrb	r3, [r3, #0]
    72e4:	b25b      	sxtb	r3, r3
    72e6:	3304      	adds	r3, #4
    72e8:	db0f      	blt.n	730a <Inhibit_Flag+0x6a>
	{
		CHG_Inhibit_Temp_cnt = sys_250ms_cnt - CHG_Inhibit_Temp_off_cnt;
    72ea:	4b27      	ldr	r3, [pc, #156]	; (7388 <Inhibit_Flag+0xe8>)
    72ec:	881b      	ldrh	r3, [r3, #0]
    72ee:	492a      	ldr	r1, [pc, #168]	; (7398 <Inhibit_Flag+0xf8>)
    72f0:	8809      	ldrh	r1, [r1, #0]
    72f2:	1a5b      	subs	r3, r3, r1
    72f4:	b29b      	uxth	r3, r3
    72f6:	4926      	ldr	r1, [pc, #152]	; (7390 <Inhibit_Flag+0xf0>)
    72f8:	800b      	strh	r3, [r1, #0]
		if (CHG_Inhibit_Temp_cnt > PROTECT_DELAY_3S)
    72fa:	2b0c      	cmp	r3, #12
    72fc:	d909      	bls.n	7312 <Inhibit_Flag+0x72>
		{
			BatteryState.val.CHG_Inhibit_Temp = 0; // 
    72fe:	4925      	ldr	r1, [pc, #148]	; (7394 <Inhibit_Flag+0xf4>)
    7300:	780b      	ldrb	r3, [r1, #0]
    7302:	2010      	movs	r0, #16
    7304:	4383      	bics	r3, r0
    7306:	700b      	strb	r3, [r1, #0]
    7308:	e003      	b.n	7312 <Inhibit_Flag+0x72>
		}
	}
	else
	{
		CHG_Inhibit_Temp_off_cnt = sys_250ms_cnt;
    730a:	4b1f      	ldr	r3, [pc, #124]	; (7388 <Inhibit_Flag+0xe8>)
    730c:	8819      	ldrh	r1, [r3, #0]
    730e:	4b22      	ldr	r3, [pc, #136]	; (7398 <Inhibit_Flag+0xf8>)
    7310:	8019      	strh	r1, [r3, #0]
	}
	
	if (nADC_TMONI_BAT_MAX > DCH_Inhibit_Temp_H || nADC_TMONI_BAT_MIN < DCH_Inhibit_Temp_L)    //
    7312:	2a2d      	cmp	r2, #45	; 0x2d
    7314:	dc04      	bgt.n	7320 <Inhibit_Flag+0x80>
    7316:	4b1b      	ldr	r3, [pc, #108]	; (7384 <Inhibit_Flag+0xe4>)
    7318:	781b      	ldrb	r3, [r3, #0]
    731a:	b25b      	sxtb	r3, r3
    731c:	330a      	adds	r3, #10
    731e:	da0f      	bge.n	7340 <Inhibit_Flag+0xa0>
	{
		DCH_Inhibit_Temp_cnt = sys_250ms_cnt - DCH_Inhibit_Temp_on_cnt;
    7320:	4b19      	ldr	r3, [pc, #100]	; (7388 <Inhibit_Flag+0xe8>)
    7322:	881b      	ldrh	r3, [r3, #0]
    7324:	491d      	ldr	r1, [pc, #116]	; (739c <Inhibit_Flag+0xfc>)
    7326:	8809      	ldrh	r1, [r1, #0]
    7328:	1a5b      	subs	r3, r3, r1
    732a:	b29b      	uxth	r3, r3
    732c:	491c      	ldr	r1, [pc, #112]	; (73a0 <Inhibit_Flag+0x100>)
    732e:	800b      	strh	r3, [r1, #0]
		if (DCH_Inhibit_Temp_cnt > PROTECT_DELAY_3S)
    7330:	2b0c      	cmp	r3, #12
    7332:	d909      	bls.n	7348 <Inhibit_Flag+0xa8>
		{
			BatteryState.val.DCH_Inhibit_Temp = 1; // 
    7334:	4917      	ldr	r1, [pc, #92]	; (7394 <Inhibit_Flag+0xf4>)
    7336:	7808      	ldrb	r0, [r1, #0]
    7338:	2320      	movs	r3, #32
    733a:	4303      	orrs	r3, r0
    733c:	700b      	strb	r3, [r1, #0]
    733e:	e003      	b.n	7348 <Inhibit_Flag+0xa8>
		}
	}
	else
	{
		DCH_Inhibit_Temp_on_cnt = sys_250ms_cnt;
    7340:	4b11      	ldr	r3, [pc, #68]	; (7388 <Inhibit_Flag+0xe8>)
    7342:	8819      	ldrh	r1, [r3, #0]
    7344:	4b15      	ldr	r3, [pc, #84]	; (739c <Inhibit_Flag+0xfc>)
    7346:	8019      	strh	r1, [r3, #0]
	}

	if (nADC_TMONI_BAT_MAX < DCH_Inhibit_Temp_HR && nADC_TMONI_BAT_MIN > DCH_Inhibit_Temp_LR )    //
    7348:	2a27      	cmp	r2, #39	; 0x27
    734a:	dc14      	bgt.n	7376 <Inhibit_Flag+0xd6>
    734c:	4b0d      	ldr	r3, [pc, #52]	; (7384 <Inhibit_Flag+0xe4>)
    734e:	781b      	ldrb	r3, [r3, #0]
    7350:	b25b      	sxtb	r3, r3
    7352:	3304      	adds	r3, #4
    7354:	db0f      	blt.n	7376 <Inhibit_Flag+0xd6>
	{
		DCH_Inhibit_Temp_cnt = sys_250ms_cnt - DCH_Inhibit_Temp_off_cnt;
    7356:	4b0c      	ldr	r3, [pc, #48]	; (7388 <Inhibit_Flag+0xe8>)
    7358:	881b      	ldrh	r3, [r3, #0]
    735a:	4a12      	ldr	r2, [pc, #72]	; (73a4 <Inhibit_Flag+0x104>)
    735c:	8812      	ldrh	r2, [r2, #0]
    735e:	1a9b      	subs	r3, r3, r2
    7360:	b29b      	uxth	r3, r3
    7362:	4a0f      	ldr	r2, [pc, #60]	; (73a0 <Inhibit_Flag+0x100>)
    7364:	8013      	strh	r3, [r2, #0]
		if (DCH_Inhibit_Temp_cnt > PROTECT_DELAY_3S)
    7366:	2b0c      	cmp	r3, #12
    7368:	d909      	bls.n	737e <Inhibit_Flag+0xde>
		{
			BatteryState.val.DCH_Inhibit_Temp = 0; // 
    736a:	4a0a      	ldr	r2, [pc, #40]	; (7394 <Inhibit_Flag+0xf4>)
    736c:	7813      	ldrb	r3, [r2, #0]
    736e:	2120      	movs	r1, #32
    7370:	438b      	bics	r3, r1
    7372:	7013      	strb	r3, [r2, #0]
    7374:	e003      	b.n	737e <Inhibit_Flag+0xde>
		}
	}
	else
	{
		CHG_Inhibit_Temp_off_cnt = sys_250ms_cnt;
    7376:	4b04      	ldr	r3, [pc, #16]	; (7388 <Inhibit_Flag+0xe8>)
    7378:	881a      	ldrh	r2, [r3, #0]
    737a:	4b07      	ldr	r3, [pc, #28]	; (7398 <Inhibit_Flag+0xf8>)
    737c:	801a      	strh	r2, [r3, #0]
	}
	
}
    737e:	4770      	bx	lr
    7380:	20001134 	.word	0x20001134
    7384:	20000ea4 	.word	0x20000ea4
    7388:	2000022e 	.word	0x2000022e
    738c:	20000e00 	.word	0x20000e00
    7390:	20000df4 	.word	0x20000df4
    7394:	20001164 	.word	0x20001164
    7398:	20000e1c 	.word	0x20000e1c
    739c:	20000e20 	.word	0x20000e20
    73a0:	20000de0 	.word	0x20000de0
    73a4:	20000de2 	.word	0x20000de2

000073a8 <Action_Flag>:

void Action_Flag(void)
{
	if(nADC_CURRENT > CURRENT_CHG_STATE)
    73a8:	4b0e      	ldr	r3, [pc, #56]	; (73e4 <Action_Flag+0x3c>)
    73aa:	2200      	movs	r2, #0
    73ac:	5e9b      	ldrsh	r3, [r3, r2]
    73ae:	2b14      	cmp	r3, #20
    73b0:	dd07      	ble.n	73c2 <Action_Flag+0x1a>
	{
		BatteryState.val.ActionState = 2; // 
    73b2:	490d      	ldr	r1, [pc, #52]	; (73e8 <Action_Flag+0x40>)
    73b4:	780b      	ldrb	r3, [r1, #0]
    73b6:	2203      	movs	r2, #3
    73b8:	4393      	bics	r3, r2
    73ba:	2202      	movs	r2, #2
    73bc:	4313      	orrs	r3, r2
    73be:	700b      	strb	r3, [r1, #0]
    73c0:	e00e      	b.n	73e0 <Action_Flag+0x38>
	}
	else if (nADC_CURRENT < CURRENT_DCH_STATE)
    73c2:	3314      	adds	r3, #20
    73c4:	da05      	bge.n	73d2 <Action_Flag+0x2a>
	{
		BatteryState.val.ActionState = 3; // 
    73c6:	4a08      	ldr	r2, [pc, #32]	; (73e8 <Action_Flag+0x40>)
    73c8:	7811      	ldrb	r1, [r2, #0]
    73ca:	2303      	movs	r3, #3
    73cc:	430b      	orrs	r3, r1
    73ce:	7013      	strb	r3, [r2, #0]
    73d0:	e006      	b.n	73e0 <Action_Flag+0x38>
	}
	else
	{
		BatteryState.val.ActionState = 1; // 
    73d2:	4905      	ldr	r1, [pc, #20]	; (73e8 <Action_Flag+0x40>)
    73d4:	780b      	ldrb	r3, [r1, #0]
    73d6:	2203      	movs	r2, #3
    73d8:	4393      	bics	r3, r2
    73da:	2201      	movs	r2, #1
    73dc:	4313      	orrs	r3, r2
    73de:	700b      	strb	r3, [r1, #0]
	}
    73e0:	4770      	bx	lr
    73e2:	46c0      	nop			; (mov r8, r8)
    73e4:	20000fca 	.word	0x20000fca
    73e8:	20001164 	.word	0x20001164

000073ec <Abnormal_Flag>:
	}
}


void Abnormal_Flag(void)
{
    73ec:	b510      	push	{r4, lr}
	OCHG_Flag();
    73ee:	4b08      	ldr	r3, [pc, #32]	; (7410 <Abnormal_Flag+0x24>)
    73f0:	4798      	blx	r3
	ODCH_Flag();
    73f2:	4b08      	ldr	r3, [pc, #32]	; (7414 <Abnormal_Flag+0x28>)
    73f4:	4798      	blx	r3
	OCC_Flag();
    73f6:	4b08      	ldr	r3, [pc, #32]	; (7418 <Abnormal_Flag+0x2c>)
    73f8:	4798      	blx	r3
	ODC_Flag();
    73fa:	4b08      	ldr	r3, [pc, #32]	; (741c <Abnormal_Flag+0x30>)
    73fc:	4798      	blx	r3
	OTEMP_Flag();	
    73fe:	4b08      	ldr	r3, [pc, #32]	; (7420 <Abnormal_Flag+0x34>)
    7400:	4798      	blx	r3
	Stop_Flag();
    7402:	4b08      	ldr	r3, [pc, #32]	; (7424 <Abnormal_Flag+0x38>)
    7404:	4798      	blx	r3
	Inhibit_Flag();
    7406:	4b08      	ldr	r3, [pc, #32]	; (7428 <Abnormal_Flag+0x3c>)
    7408:	4798      	blx	r3
	Action_Flag();
    740a:	4b08      	ldr	r3, [pc, #32]	; (742c <Abnormal_Flag+0x40>)
    740c:	4798      	blx	r3
}
    740e:	bd10      	pop	{r4, pc}
    7410:	00006bb9 	.word	0x00006bb9
    7414:	00006ce5 	.word	0x00006ce5
    7418:	00006e0d 	.word	0x00006e0d
    741c:	00006f99 	.word	0x00006f99
    7420:	000070c9 	.word	0x000070c9
    7424:	000071d9 	.word	0x000071d9
    7428:	000072a1 	.word	0x000072a1
    742c:	000073a9 	.word	0x000073a9

00007430 <SoftMeansureControl>:
OUTPUT			: None
NOTICE			:
DATE			: 2016/06/24
*****************************************************************************/
void SoftMeansureControl(void)
{
    7430:	b510      	push	{r4, lr}
	uint16_t cell_err_on_cnt;
	uint16_t cell_err2_on_cnt;
	uint16_t cell_err3_on_cnt;
		
	// 500mV
	if((nADC_CELL_MAX - nADC_CELL_MIN)>VCELL_SUB_0V5)
    7432:	4b3b      	ldr	r3, [pc, #236]	; (7520 <SoftMeansureControl+0xf0>)
    7434:	881a      	ldrh	r2, [r3, #0]
    7436:	4b3b      	ldr	r3, [pc, #236]	; (7524 <SoftMeansureControl+0xf4>)
    7438:	881b      	ldrh	r3, [r3, #0]
    743a:	1ad0      	subs	r0, r2, r3
    743c:	493a      	ldr	r1, [pc, #232]	; (7528 <SoftMeansureControl+0xf8>)
    743e:	4288      	cmp	r0, r1
    7440:	dd02      	ble.n	7448 <SoftMeansureControl+0x18>
	{
		cell_err_on_cnt = sys_250ms_cnt - cell_err_cnt;
    7442:	493a      	ldr	r1, [pc, #232]	; (752c <SoftMeansureControl+0xfc>)
    7444:	8809      	ldrh	r1, [r1, #0]
    7446:	e003      	b.n	7450 <SoftMeansureControl+0x20>
			//            sys_err_flags.val.cell_err_flag = 1; //XXY
		}
	}
	else
	{
		cell_err_cnt =sys_250ms_cnt;
    7448:	4938      	ldr	r1, [pc, #224]	; (752c <SoftMeansureControl+0xfc>)
    744a:	8808      	ldrh	r0, [r1, #0]
    744c:	4938      	ldr	r1, [pc, #224]	; (7530 <SoftMeansureControl+0x100>)
    744e:	8008      	strh	r0, [r1, #0]
	}
	// 1.5V
	if(nADC_CELL_MIN<VCELL_ERR)
    7450:	4938      	ldr	r1, [pc, #224]	; (7534 <SoftMeansureControl+0x104>)
    7452:	428b      	cmp	r3, r1
    7454:	d80d      	bhi.n	7472 <SoftMeansureControl+0x42>
	{
		cell_err2_on_cnt =sys_250ms_cnt - cell_err2_cnt;
    7456:	4935      	ldr	r1, [pc, #212]	; (752c <SoftMeansureControl+0xfc>)
    7458:	8809      	ldrh	r1, [r1, #0]
    745a:	4837      	ldr	r0, [pc, #220]	; (7538 <SoftMeansureControl+0x108>)
		if(cell_err2_on_cnt >PROTECT_DELAY_30S)
    745c:	8800      	ldrh	r0, [r0, #0]
    745e:	1a09      	subs	r1, r1, r0
    7460:	b289      	uxth	r1, r1
    7462:	2978      	cmp	r1, #120	; 0x78
    7464:	d909      	bls.n	747a <SoftMeansureControl+0x4a>
		{
			sys_err_flags.val.cell_err_flag = 1;
    7466:	4835      	ldr	r0, [pc, #212]	; (753c <SoftMeansureControl+0x10c>)
    7468:	7804      	ldrb	r4, [r0, #0]
    746a:	2102      	movs	r1, #2
    746c:	4321      	orrs	r1, r4
    746e:	7001      	strb	r1, [r0, #0]
    7470:	e003      	b.n	747a <SoftMeansureControl+0x4a>
		}
	}
	else
	{
		cell_err2_cnt =sys_250ms_cnt;
    7472:	492e      	ldr	r1, [pc, #184]	; (752c <SoftMeansureControl+0xfc>)
    7474:	8808      	ldrh	r0, [r1, #0]
    7476:	4930      	ldr	r1, [pc, #192]	; (7538 <SoftMeansureControl+0x108>)
    7478:	8008      	strh	r0, [r1, #0]
	}
	// 4.3V
	if(nADC_CELL_MAX>VCELL_HIGH_ERR)    //zzy if(nADC_CELL_MIN>VCELL_HIGH_ERR)
    747a:	4931      	ldr	r1, [pc, #196]	; (7540 <SoftMeansureControl+0x110>)
    747c:	428a      	cmp	r2, r1
    747e:	d90d      	bls.n	749c <SoftMeansureControl+0x6c>
	{
		cell_err3_on_cnt =sys_250ms_cnt - cell_err3_cnt;
    7480:	492a      	ldr	r1, [pc, #168]	; (752c <SoftMeansureControl+0xfc>)
    7482:	8809      	ldrh	r1, [r1, #0]
    7484:	482f      	ldr	r0, [pc, #188]	; (7544 <SoftMeansureControl+0x114>)
		if(cell_err3_on_cnt >PROTECT_DELAY_30S)
    7486:	8800      	ldrh	r0, [r0, #0]
    7488:	1a09      	subs	r1, r1, r0
    748a:	b289      	uxth	r1, r1
    748c:	2978      	cmp	r1, #120	; 0x78
    748e:	d909      	bls.n	74a4 <SoftMeansureControl+0x74>
		{
			sys_err_flags.val.cell_err_flag = 1;  //XXY zzy
    7490:	482a      	ldr	r0, [pc, #168]	; (753c <SoftMeansureControl+0x10c>)
    7492:	7804      	ldrb	r4, [r0, #0]
    7494:	2102      	movs	r1, #2
    7496:	4321      	orrs	r1, r4
    7498:	7001      	strb	r1, [r0, #0]
    749a:	e003      	b.n	74a4 <SoftMeansureControl+0x74>
		}
	}
	else
	{
		cell_err3_cnt =sys_250ms_cnt;
    749c:	4923      	ldr	r1, [pc, #140]	; (752c <SoftMeansureControl+0xfc>)
    749e:	8808      	ldrh	r0, [r1, #0]
    74a0:	4928      	ldr	r1, [pc, #160]	; (7544 <SoftMeansureControl+0x114>)
    74a2:	8008      	strh	r0, [r1, #0]
	}
	// 2.5VSHDN
	if(nADC_CELL_MIN < VCELL_SHDN)
    74a4:	4928      	ldr	r1, [pc, #160]	; (7548 <SoftMeansureControl+0x118>)
    74a6:	428b      	cmp	r3, r1
    74a8:	d802      	bhi.n	74b0 <SoftMeansureControl+0x80>
	{
		shdn_on_cnt = sys_250ms_cnt - cell_shdn_cnt;  // 250ms
    74aa:	4920      	ldr	r1, [pc, #128]	; (752c <SoftMeansureControl+0xfc>)
    74ac:	8809      	ldrh	r1, [r1, #0]
    74ae:	e003      	b.n	74b8 <SoftMeansureControl+0x88>
			//            SHDN_SetHigh();
		}
	}
	else
	{
		cell_shdn_cnt = sys_250ms_cnt;
    74b0:	491e      	ldr	r1, [pc, #120]	; (752c <SoftMeansureControl+0xfc>)
    74b2:	8808      	ldrh	r0, [r1, #0]
    74b4:	4925      	ldr	r1, [pc, #148]	; (754c <SoftMeansureControl+0x11c>)
    74b6:	8008      	strh	r0, [r1, #0]
	}
	
	if(nADC_CELL_MIN < VCELL_LOW_ALARM)
    74b8:	4925      	ldr	r1, [pc, #148]	; (7550 <SoftMeansureControl+0x120>)
    74ba:	428b      	cmp	r3, r1
    74bc:	d80d      	bhi.n	74da <SoftMeansureControl+0xaa>
	{
		cell_alarm_on_cnt = sys_250ms_cnt - cell_alarm_cnt;  // 250ms
    74be:	4b1b      	ldr	r3, [pc, #108]	; (752c <SoftMeansureControl+0xfc>)
    74c0:	881b      	ldrh	r3, [r3, #0]
    74c2:	4924      	ldr	r1, [pc, #144]	; (7554 <SoftMeansureControl+0x124>)
		if(cell_alarm_on_cnt>PROTECT_DELAY_2S)
    74c4:	8809      	ldrh	r1, [r1, #0]
    74c6:	1a5b      	subs	r3, r3, r1
    74c8:	b29b      	uxth	r3, r3
    74ca:	2b08      	cmp	r3, #8
    74cc:	d90e      	bls.n	74ec <SoftMeansureControl+0xbc>
		{
			sys_flags.val.cell_low_alarm_flag = 1;
    74ce:	4922      	ldr	r1, [pc, #136]	; (7558 <SoftMeansureControl+0x128>)
    74d0:	7808      	ldrb	r0, [r1, #0]
    74d2:	2340      	movs	r3, #64	; 0x40
    74d4:	4303      	orrs	r3, r0
    74d6:	700b      	strb	r3, [r1, #0]
    74d8:	e008      	b.n	74ec <SoftMeansureControl+0xbc>
		}
	}
	else
	{
		cell_alarm_cnt = sys_250ms_cnt;
    74da:	4b14      	ldr	r3, [pc, #80]	; (752c <SoftMeansureControl+0xfc>)
    74dc:	8819      	ldrh	r1, [r3, #0]
    74de:	4b1d      	ldr	r3, [pc, #116]	; (7554 <SoftMeansureControl+0x124>)
    74e0:	8019      	strh	r1, [r3, #0]
		sys_flags.val.cell_low_alarm_flag = 0;
    74e2:	491d      	ldr	r1, [pc, #116]	; (7558 <SoftMeansureControl+0x128>)
    74e4:	780b      	ldrb	r3, [r1, #0]
    74e6:	2040      	movs	r0, #64	; 0x40
    74e8:	4383      	bics	r3, r0
    74ea:	700b      	strb	r3, [r1, #0]
	}
	if(nADC_CELL_MAX > VCELL_HIGH_ALARM)
    74ec:	4b1b      	ldr	r3, [pc, #108]	; (755c <SoftMeansureControl+0x12c>)
    74ee:	429a      	cmp	r2, r3
    74f0:	d90e      	bls.n	7510 <SoftMeansureControl+0xe0>
	{
		cell_alarm_on_cnt = sys_250ms_cnt - cell_alarm_cnt;  // 250ms
    74f2:	4b0e      	ldr	r3, [pc, #56]	; (752c <SoftMeansureControl+0xfc>)
    74f4:	881b      	ldrh	r3, [r3, #0]
    74f6:	4a17      	ldr	r2, [pc, #92]	; (7554 <SoftMeansureControl+0x124>)
		if(cell_alarm_on_cnt>PROTECT_DELAY_2S)
    74f8:	8812      	ldrh	r2, [r2, #0]
    74fa:	1a9b      	subs	r3, r3, r2
    74fc:	b29b      	uxth	r3, r3
    74fe:	2b08      	cmp	r3, #8
    7500:	d90b      	bls.n	751a <SoftMeansureControl+0xea>
		{
			sys_flags.val.cell_high_alarm_flag = 1;//zzy sys_flags.val.cell_low_alarm_flag = 1;
    7502:	4a15      	ldr	r2, [pc, #84]	; (7558 <SoftMeansureControl+0x128>)
    7504:	7813      	ldrb	r3, [r2, #0]
    7506:	2180      	movs	r1, #128	; 0x80
    7508:	4249      	negs	r1, r1
    750a:	430b      	orrs	r3, r1
    750c:	7013      	strb	r3, [r2, #0]
    750e:	e004      	b.n	751a <SoftMeansureControl+0xea>
		}
	}
	else
	{
		sys_flags.val.cell_high_alarm_flag = 0;
    7510:	4a11      	ldr	r2, [pc, #68]	; (7558 <SoftMeansureControl+0x128>)
    7512:	7813      	ldrb	r3, [r2, #0]
    7514:	217f      	movs	r1, #127	; 0x7f
    7516:	400b      	ands	r3, r1
    7518:	7013      	strb	r3, [r2, #0]
		
	}

	//flag
	Abnormal_Flag();
    751a:	4b11      	ldr	r3, [pc, #68]	; (7560 <SoftMeansureControl+0x130>)
    751c:	4798      	blx	r3
	
}
    751e:	bd10      	pop	{r4, pc}
    7520:	20000f9c 	.word	0x20000f9c
    7524:	20000f62 	.word	0x20000f62
    7528:	00000666 	.word	0x00000666
    752c:	2000022e 	.word	0x2000022e
    7530:	20000238 	.word	0x20000238
    7534:	00001332 	.word	0x00001332
    7538:	20000240 	.word	0x20000240
    753c:	20001030 	.word	0x20001030
    7540:	0000370a 	.word	0x0000370a
    7544:	20000242 	.word	0x20000242
    7548:	00001d6f 	.word	0x00001d6f
    754c:	20000230 	.word	0x20000230
    7550:	00002665 	.word	0x00002665
    7554:	2000023c 	.word	0x2000023c
    7558:	20000fcc 	.word	0x20000fcc
    755c:	00003624 	.word	0x00003624
    7560:	000073ed 	.word	0x000073ed

00007564 <AFE_Control>:
OUTPUT			: None
UPDATE			:
DATE			: 2016/06/24
*****************************************************************************/
void AFE_Control(void)
{
    7564:	b510      	push	{r4, lr}
	HardwareProtection();//
    7566:	4b04      	ldr	r3, [pc, #16]	; (7578 <AFE_Control+0x14>)
    7568:	4798      	blx	r3
	SoftwareProtection();//
    756a:	4b04      	ldr	r3, [pc, #16]	; (757c <AFE_Control+0x18>)
    756c:	4798      	blx	r3
	SoftMeansureControl(); //
    756e:	4b04      	ldr	r3, [pc, #16]	; (7580 <AFE_Control+0x1c>)
    7570:	4798      	blx	r3

	//Cell_Balance(); //
	//,PCB,,,85
	PCB_Protect();
    7572:	4b04      	ldr	r3, [pc, #16]	; (7584 <AFE_Control+0x20>)
    7574:	4798      	blx	r3
}
    7576:	bd10      	pop	{r4, pc}
    7578:	000065c9 	.word	0x000065c9
    757c:	00006679 	.word	0x00006679
    7580:	00007431 	.word	0x00007431
    7584:	00006921 	.word	0x00006921

00007588 <tc_callback_to_toggle_led>:
	tc_enable_callback(&tc_instance, TC_CALLBACK_OVERFLOW);
}

void tc_callback_to_toggle_led(
struct tc_module *const module_inst)
{
    7588:	b510      	push	{r4, lr}
	Sys_250ms_tick();
    758a:	4b07      	ldr	r3, [pc, #28]	; (75a8 <tc_callback_to_toggle_led+0x20>)
    758c:	4798      	blx	r3
	TC_250ms_flag = 1;
    758e:	2201      	movs	r2, #1
    7590:	4b06      	ldr	r3, [pc, #24]	; (75ac <tc_callback_to_toggle_led+0x24>)
    7592:	701a      	strb	r2, [r3, #0]
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    7594:	2382      	movs	r3, #130	; 0x82
    7596:	05db      	lsls	r3, r3, #23
    7598:	2280      	movs	r2, #128	; 0x80
    759a:	0512      	lsls	r2, r2, #20
    759c:	61da      	str	r2, [r3, #28]
    759e:	2280      	movs	r2, #128	; 0x80
    75a0:	0552      	lsls	r2, r2, #21
    75a2:	61da      	str	r2, [r3, #28]
	Bsp_LED0_Toggle();
	Bsp_LED1_Toggle();
}
    75a4:	bd10      	pop	{r4, pc}
    75a6:	46c0      	nop			; (mov r8, r8)
    75a8:	00006a61 	.word	0x00006a61
    75ac:	20000f9e 	.word	0x20000f9e

000075b0 <Configure_Tc_Callbacks>:

	Configure_Tc_Callbacks();
}

void Configure_Tc_Callbacks(void)
{
    75b0:	b510      	push	{r4, lr}
	tc_register_callback(&tc_instance, tc_callback_to_toggle_led,TC_CALLBACK_OVERFLOW);
    75b2:	4c0c      	ldr	r4, [pc, #48]	; (75e4 <Configure_Tc_Callbacks+0x34>)
    75b4:	2200      	movs	r2, #0
    75b6:	490c      	ldr	r1, [pc, #48]	; (75e8 <Configure_Tc_Callbacks+0x38>)
    75b8:	0020      	movs	r0, r4
    75ba:	4b0c      	ldr	r3, [pc, #48]	; (75ec <Configure_Tc_Callbacks+0x3c>)
    75bc:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    75be:	6820      	ldr	r0, [r4, #0]
    75c0:	4b0b      	ldr	r3, [pc, #44]	; (75f0 <Configure_Tc_Callbacks+0x40>)
    75c2:	4798      	blx	r3
#else
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
#endif
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    75c4:	4b0b      	ldr	r3, [pc, #44]	; (75f4 <Configure_Tc_Callbacks+0x44>)
    75c6:	5c1b      	ldrb	r3, [r3, r0]
    75c8:	221f      	movs	r2, #31
    75ca:	4013      	ands	r3, r2
    75cc:	3a1e      	subs	r2, #30
    75ce:	0011      	movs	r1, r2
    75d0:	4099      	lsls	r1, r3
    75d2:	4b09      	ldr	r3, [pc, #36]	; (75f8 <Configure_Tc_Callbacks+0x48>)
    75d4:	6019      	str	r1, [r3, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    75d6:	7e61      	ldrb	r1, [r4, #25]
    75d8:	2301      	movs	r3, #1
    75da:	430b      	orrs	r3, r1
    75dc:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    75de:	6823      	ldr	r3, [r4, #0]
    75e0:	725a      	strb	r2, [r3, #9]
	tc_enable_callback(&tc_instance, TC_CALLBACK_OVERFLOW);
}
    75e2:	bd10      	pop	{r4, pc}
    75e4:	20000e30 	.word	0x20000e30
    75e8:	00007589 	.word	0x00007589
    75ec:	0000411d 	.word	0x0000411d
    75f0:	000041f9 	.word	0x000041f9
    75f4:	0000ad8c 	.word	0x0000ad8c
    75f8:	e000e100 	.word	0xe000e100

000075fc <Configure_Tc>:
#ifdef SIMULATION_AFE

struct tc_module tc_instance;

void Configure_Tc(void)
{
    75fc:	b500      	push	{lr}
    75fe:	b08f      	sub	sp, #60	; 0x3c

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    7600:	2300      	movs	r3, #0
    7602:	466a      	mov	r2, sp
    7604:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    7606:	71d3      	strb	r3, [r2, #7]
	config->run_in_standby             = false;
    7608:	7053      	strb	r3, [r2, #1]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	config->on_demand                  = false;
    760a:	7093      	strb	r3, [r2, #2]
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    760c:	7213      	strb	r3, [r2, #8]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    760e:	7253      	strb	r3, [r2, #9]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    7610:	7293      	strb	r3, [r2, #10]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    7612:	72d3      	strb	r3, [r2, #11]
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    7614:	7313      	strb	r3, [r2, #12]
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    7616:	7393      	strb	r3, [r2, #14]
	config->oneshot                    = false;
    7618:	7353      	strb	r3, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    761a:	7413      	strb	r3, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    761c:	9305      	str	r3, [sp, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    761e:	9306      	str	r3, [sp, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    7620:	7713      	strb	r3, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    7622:	9308      	str	r3, [sp, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    7624:	9309      	str	r3, [sp, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    7626:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    7628:	8553      	strh	r3, [r2, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    762a:	8593      	strh	r3, [r2, #44]	; 0x2c
#ifdef FEATURE_TC_DOUBLE_BUFFERED
	config->double_buffering_enabled = false;
    762c:	3334      	adds	r3, #52	; 0x34
    762e:	2200      	movs	r2, #0
    7630:	4669      	mov	r1, sp
    7632:	54ca      	strb	r2, [r1, r3]
	struct tc_config config_tc;
	tc_get_config_defaults(&config_tc);
	
	config_tc.counter_size = TC_COUNTER_SIZE_8BIT;
    7634:	3b30      	subs	r3, #48	; 0x30
    7636:	70cb      	strb	r3, [r1, #3]
	config_tc.clock_source = GCLK_GENERATOR_1;
    7638:	3b03      	subs	r3, #3
    763a:	700b      	strb	r3, [r1, #0]
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV256;
    763c:	23c0      	movs	r3, #192	; 0xc0
    763e:	00db      	lsls	r3, r3, #3
    7640:	808b      	strh	r3, [r1, #4]
	config_tc.counter_8_bit.period = 31;
    7642:	221f      	movs	r2, #31
    7644:	2329      	movs	r3, #41	; 0x29
    7646:	54ca      	strb	r2, [r1, r3]
	//config_tc.counter_8_bit.compare_capture_channel[0] = 50;
	//config_tc.counter_8_bit.compare_capture_channel[1] = 54;
	
	tc_init(&tc_instance, TC0, &config_tc);
    7648:	466a      	mov	r2, sp
    764a:	4904      	ldr	r1, [pc, #16]	; (765c <Configure_Tc+0x60>)
    764c:	4804      	ldr	r0, [pc, #16]	; (7660 <Configure_Tc+0x64>)
    764e:	4b05      	ldr	r3, [pc, #20]	; (7664 <Configure_Tc+0x68>)
    7650:	4798      	blx	r3

	Configure_Tc_Callbacks();
    7652:	4b05      	ldr	r3, [pc, #20]	; (7668 <Configure_Tc+0x6c>)
    7654:	4798      	blx	r3
}
    7656:	b00f      	add	sp, #60	; 0x3c
    7658:	bd00      	pop	{pc}
    765a:	46c0      	nop			; (mov r8, r8)
    765c:	42003000 	.word	0x42003000
    7660:	20000e30 	.word	0x20000e30
    7664:	00004235 	.word	0x00004235
    7668:	000075b1 	.word	0x000075b1

0000766c <Sim_process>:
	Bsp_LED0_Toggle();
	Bsp_LED1_Toggle();
}

void Sim_process(void)
{
    766c:	b510      	push	{r4, lr}
	Abnormal_Flag();
    766e:	4b02      	ldr	r3, [pc, #8]	; (7678 <Sim_process+0xc>)
    7670:	4798      	blx	r3
	Flag_Process();
    7672:	4b02      	ldr	r3, [pc, #8]	; (767c <Sim_process+0x10>)
    7674:	4798      	blx	r3
}
    7676:	bd10      	pop	{r4, pc}
    7678:	000073ed 	.word	0x000073ed
    767c:	00006bad 	.word	0x00006bad

00007680 <Can_var>:

void Can_var(uint8_t* buff)
{
    7680:	b570      	push	{r4, r5, r6, lr}
    7682:	0004      	movs	r4, r0
	nADC_CELL_MAX = (uint16_t)( (buff[2]<< 8 | buff[3]) /5 *16384 /1000 ) ;
    7684:	7880      	ldrb	r0, [r0, #2]
    7686:	0200      	lsls	r0, r0, #8
    7688:	78e3      	ldrb	r3, [r4, #3]
    768a:	4318      	orrs	r0, r3
    768c:	4d14      	ldr	r5, [pc, #80]	; (76e0 <Can_var+0x60>)
    768e:	2105      	movs	r1, #5
    7690:	47a8      	blx	r5
    7692:	0380      	lsls	r0, r0, #14
    7694:	21fa      	movs	r1, #250	; 0xfa
    7696:	0089      	lsls	r1, r1, #2
    7698:	47a8      	blx	r5
    769a:	4b12      	ldr	r3, [pc, #72]	; (76e4 <Can_var+0x64>)
    769c:	8018      	strh	r0, [r3, #0]
	nADC_CELL_MIN = (uint16_t)( (buff[4]<< 8 | buff[5]) /5 *16384 /1000 ) ;
    769e:	7920      	ldrb	r0, [r4, #4]
    76a0:	0200      	lsls	r0, r0, #8
    76a2:	7963      	ldrb	r3, [r4, #5]
    76a4:	4318      	orrs	r0, r3
    76a6:	2105      	movs	r1, #5
    76a8:	47a8      	blx	r5
    76aa:	0380      	lsls	r0, r0, #14
    76ac:	21fa      	movs	r1, #250	; 0xfa
    76ae:	0089      	lsls	r1, r1, #2
    76b0:	47a8      	blx	r5
    76b2:	4b0d      	ldr	r3, [pc, #52]	; (76e8 <Can_var+0x68>)
    76b4:	8018      	strh	r0, [r3, #0]
	nADC_CURRENT  = (int16_t) ( ((int16_t)(buff[6]<< 8 | buff[7])) *182 /100);	
    76b6:	79a3      	ldrb	r3, [r4, #6]
    76b8:	021b      	lsls	r3, r3, #8
    76ba:	79e0      	ldrb	r0, [r4, #7]
    76bc:	4303      	orrs	r3, r0
    76be:	b21b      	sxth	r3, r3
    76c0:	20b6      	movs	r0, #182	; 0xb6
    76c2:	4358      	muls	r0, r3
    76c4:	2164      	movs	r1, #100	; 0x64
    76c6:	47a8      	blx	r5
    76c8:	4b08      	ldr	r3, [pc, #32]	; (76ec <Can_var+0x6c>)
    76ca:	8018      	strh	r0, [r3, #0]
	nADC_TMONI_BAT_MAX = (int8_t)buff[8];
    76cc:	7a22      	ldrb	r2, [r4, #8]
    76ce:	4b08      	ldr	r3, [pc, #32]	; (76f0 <Can_var+0x70>)
    76d0:	701a      	strb	r2, [r3, #0]
	nADC_TMONI_BAT_MIN = (int8_t)buff[9];
    76d2:	7a62      	ldrb	r2, [r4, #9]
    76d4:	4b07      	ldr	r3, [pc, #28]	; (76f4 <Can_var+0x74>)
    76d6:	701a      	strb	r2, [r3, #0]
	g_sys_cap.val.re_cap_rate = (uint8_t)buff[10];	
    76d8:	7aa2      	ldrb	r2, [r4, #10]
    76da:	4b07      	ldr	r3, [pc, #28]	; (76f8 <Can_var+0x78>)
    76dc:	749a      	strb	r2, [r3, #18]
}
    76de:	bd70      	pop	{r4, r5, r6, pc}
    76e0:	0000a955 	.word	0x0000a955
    76e4:	20000f9c 	.word	0x20000f9c
    76e8:	20000f62 	.word	0x20000f62
    76ec:	20000fca 	.word	0x20000fca
    76f0:	20001134 	.word	0x20001134
    76f4:	20000ea4 	.word	0x20000ea4
    76f8:	20000f68 	.word	0x20000f68

000076fc <tc_switch>:

void tc_switch(void)
{
	static uint8_t tc_on_flag = 0;

	if ( AFE_disconnect == 1 && tc_on_flag == 0)
    76fc:	4b15      	ldr	r3, [pc, #84]	; (7754 <tc_switch+0x58>)
    76fe:	781b      	ldrb	r3, [r3, #0]
    7700:	2b01      	cmp	r3, #1
    7702:	d110      	bne.n	7726 <tc_switch+0x2a>
    7704:	4b14      	ldr	r3, [pc, #80]	; (7758 <tc_switch+0x5c>)
    7706:	781b      	ldrb	r3, [r3, #0]
    7708:	2b00      	cmp	r3, #0
    770a:	d121      	bne.n	7750 <tc_switch+0x54>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    770c:	4b13      	ldr	r3, [pc, #76]	; (775c <tc_switch+0x60>)
    770e:	681a      	ldr	r2, [r3, #0]

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    7710:	6913      	ldr	r3, [r2, #16]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    7712:	2b00      	cmp	r3, #0
    7714:	d1fc      	bne.n	7710 <tc_switch+0x14>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    7716:	6811      	ldr	r1, [r2, #0]
    7718:	3302      	adds	r3, #2
    771a:	430b      	orrs	r3, r1
    771c:	6013      	str	r3, [r2, #0]
	{
		tc_enable(&tc_instance);
		tc_on_flag = 1;
    771e:	2201      	movs	r2, #1
    7720:	4b0d      	ldr	r3, [pc, #52]	; (7758 <tc_switch+0x5c>)
    7722:	701a      	strb	r2, [r3, #0]
    7724:	e014      	b.n	7750 <tc_switch+0x54>
	}
	else if( AFE_disconnect == 0 && tc_on_flag == 1)
    7726:	2b00      	cmp	r3, #0
    7728:	d112      	bne.n	7750 <tc_switch+0x54>
    772a:	4b0b      	ldr	r3, [pc, #44]	; (7758 <tc_switch+0x5c>)
    772c:	781b      	ldrb	r3, [r3, #0]
    772e:	2b01      	cmp	r3, #1
    7730:	d10e      	bne.n	7750 <tc_switch+0x54>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    7732:	4b0a      	ldr	r3, [pc, #40]	; (775c <tc_switch+0x60>)
    7734:	681a      	ldr	r2, [r3, #0]

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    7736:	6913      	ldr	r3, [r2, #16]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    7738:	2b00      	cmp	r3, #0
    773a:	d1fc      	bne.n	7736 <tc_switch+0x3a>
		/* Wait for sync */
	}

	/* Disbale interrupt */
	tc_module->INTENCLR.reg = TC_INTENCLR_MASK;
    773c:	3333      	adds	r3, #51	; 0x33
    773e:	7213      	strb	r3, [r2, #8]
	/* Clear interrupt flag */
	tc_module->INTFLAG.reg = TC_INTFLAG_MASK;
    7740:	7293      	strb	r3, [r2, #10]

	/* Disable TC module */
	tc_module->CTRLA.reg  &= ~TC_CTRLA_ENABLE;
    7742:	6813      	ldr	r3, [r2, #0]
    7744:	2102      	movs	r1, #2
    7746:	438b      	bics	r3, r1
    7748:	6013      	str	r3, [r2, #0]
	{
		tc_disable(&tc_instance);
		tc_on_flag = 0;
    774a:	2200      	movs	r2, #0
    774c:	4b02      	ldr	r3, [pc, #8]	; (7758 <tc_switch+0x5c>)
    774e:	701a      	strb	r2, [r3, #0]
	}
}
    7750:	4770      	bx	lr
    7752:	46c0      	nop			; (mov r8, r8)
    7754:	20001014 	.word	0x20001014
    7758:	20000246 	.word	0x20000246
    775c:	20000e30 	.word	0x20000e30

00007760 <VbatToSoc>:
OUTPUT			: 
NOTICE			: 
DATE			: 2016/06/27
*****************************************************************************/
uint8_t VbatToSoc(uint16_t vbat_val)
{
    7760:	b5f0      	push	{r4, r5, r6, r7, lr}
    7762:	1e04      	subs	r4, r0, #0
	uint8_t mid;
	while(low < high)
	{
		mid = (low + high)/2;    // low + high > 256 

		if(vbat_val == Cell_volt[mid])
    7764:	4b10      	ldr	r3, [pc, #64]	; (77a8 <VbatToSoc+0x48>)
    7766:	429c      	cmp	r4, r3
    7768:	d01a      	beq.n	77a0 <VbatToSoc+0x40>
    776a:	2032      	movs	r0, #50	; 0x32
    776c:	2165      	movs	r1, #101	; 0x65
    776e:	2200      	movs	r2, #0
    7770:	4e0e      	ldr	r6, [pc, #56]	; (77ac <VbatToSoc+0x4c>)
    7772:	25ff      	movs	r5, #255	; 0xff
    7774:	e00c      	b.n	7790 <VbatToSoc+0x30>
	uint8_t low = 0;
	uint8_t high = 101;    //
	uint8_t mid;
	while(low < high)
	{
		mid = (low + high)/2;    // low + high > 256 
    7776:	1853      	adds	r3, r2, r1
    7778:	0fd8      	lsrs	r0, r3, #31
    777a:	18c3      	adds	r3, r0, r3
    777c:	105b      	asrs	r3, r3, #1
    777e:	b2d8      	uxtb	r0, r3

		if(vbat_val == Cell_volt[mid])
    7780:	402b      	ands	r3, r5
    7782:	005b      	lsls	r3, r3, #1
    7784:	5b9b      	ldrh	r3, [r3, r6]
    7786:	42a3      	cmp	r3, r4
    7788:	d00d      	beq.n	77a6 <VbatToSoc+0x46>
		{break;}    // 
		if(high - low == 1)
    778a:	1a8f      	subs	r7, r1, r2
    778c:	2f01      	cmp	r7, #1
    778e:	d009      	beq.n	77a4 <VbatToSoc+0x44>
		{
			mid = low;                 // 
			break;
		}
		if(vbat_val < Cell_volt[mid])
    7790:	429c      	cmp	r4, r3
    7792:	d301      	bcc.n	7798 <VbatToSoc+0x38>
    7794:	0002      	movs	r2, r0
    7796:	e000      	b.n	779a <VbatToSoc+0x3a>
    7798:	0001      	movs	r1, r0
{

	uint8_t low = 0;
	uint8_t high = 101;    //
	uint8_t mid;
	while(low < high)
    779a:	4291      	cmp	r1, r2
    779c:	d8eb      	bhi.n	7776 <VbatToSoc+0x16>
    779e:	e002      	b.n	77a6 <VbatToSoc+0x46>
	{
		mid = (low + high)/2;    // low + high > 256 
    77a0:	2032      	movs	r0, #50	; 0x32
    77a2:	e000      	b.n	77a6 <VbatToSoc+0x46>
    77a4:	0010      	movs	r0, r2
		else
		{low = mid;}
	}

	return mid;
}
    77a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    77a8:	00000e66 	.word	0x00000e66
    77ac:	0000ad94 	.word	0x0000ad94

000077b0 <Cap_Update_Check>:
OUTPUT			: None
NOTICE			: 
DATE			: 2016/06/24
*****************************************************************************/
void Cap_Update_Check(void)
{
    77b0:	b570      	push	{r4, r5, r6, lr}
	uint16_t vbat_sub =0;
	uint8_t new_cap_rate;
	uint32_t deta_cap_rate,new_cap_rate2;
	uint32_t capacity_volt;
	//    ULONG temp2 = 0;                //soc20161009zzysoc1
	if((nADC_CURRENT <CUR_CHG_01C)&&(nADC_CURRENT >CUR_DCH_01C))
    77b2:	4bbc      	ldr	r3, [pc, #752]	; (7aa4 <Cap_Update_Check+0x2f4>)
    77b4:	881b      	ldrh	r3, [r3, #0]
    77b6:	33b5      	adds	r3, #181	; 0xb5
    77b8:	b29b      	uxth	r3, r3
    77ba:	22b5      	movs	r2, #181	; 0xb5
    77bc:	0052      	lsls	r2, r2, #1
    77be:	4293      	cmp	r3, r2
    77c0:	d85b      	bhi.n	787a <Cap_Update_Check+0xca>
	{
		sys_flags.val.cap_update_end_flag =0;
    77c2:	4ab9      	ldr	r2, [pc, #740]	; (7aa8 <Cap_Update_Check+0x2f8>)
    77c4:	7853      	ldrb	r3, [r2, #1]
    77c6:	2110      	movs	r1, #16
    77c8:	438b      	bics	r3, r1
    77ca:	7053      	strb	r3, [r2, #1]
		cap_update_reload_cnt =0;
    77cc:	2200      	movs	r2, #0
    77ce:	4bb7      	ldr	r3, [pc, #732]	; (7aac <Cap_Update_Check+0x2fc>)
    77d0:	701a      	strb	r2, [r3, #0]
		if(vbat_1min_delay ==0)
    77d2:	4bb7      	ldr	r3, [pc, #732]	; (7ab0 <Cap_Update_Check+0x300>)
    77d4:	881b      	ldrh	r3, [r3, #0]
    77d6:	2b00      	cmp	r3, #0
    77d8:	d12c      	bne.n	7834 <Cap_Update_Check+0x84>
		{
			vbat_1min_last_val = Total_VBAT;
    77da:	4bb6      	ldr	r3, [pc, #728]	; (7ab4 <Cap_Update_Check+0x304>)
    77dc:	8818      	ldrh	r0, [r3, #0]
    77de:	4bb6      	ldr	r3, [pc, #728]	; (7ab8 <Cap_Update_Check+0x308>)
    77e0:	8018      	strh	r0, [r3, #0]
			vbat_1min_delay++;
    77e2:	3201      	adds	r2, #1
    77e4:	4bb2      	ldr	r3, [pc, #712]	; (7ab0 <Cap_Update_Check+0x300>)
    77e6:	801a      	strh	r2, [r3, #0]
			//
			capacity_volt = (uint32_t)Total_VBAT*5000/16384;
			new_cap_rate = VbatToSoc((uint16_t)capacity_volt);
    77e8:	4bb4      	ldr	r3, [pc, #720]	; (7abc <Cap_Update_Check+0x30c>)
    77ea:	4358      	muls	r0, r3
    77ec:	0b80      	lsrs	r0, r0, #14
    77ee:	4bb4      	ldr	r3, [pc, #720]	; (7ac0 <Cap_Update_Check+0x310>)
    77f0:	4798      	blx	r3
			//,,10/
			if(new_cap_rate>g_sys_cap.val.re_cap_rate)
    77f2:	4bb4      	ldr	r3, [pc, #720]	; (7ac4 <Cap_Update_Check+0x314>)
    77f4:	7c9b      	ldrb	r3, [r3, #18]
    77f6:	b2db      	uxtb	r3, r3
    77f8:	4298      	cmp	r0, r3
    77fa:	d905      	bls.n	7808 <Cap_Update_Check+0x58>
			{
				deta_time_val = new_cap_rate - g_sys_cap.val.re_cap_rate;
    77fc:	4bb1      	ldr	r3, [pc, #708]	; (7ac4 <Cap_Update_Check+0x314>)
    77fe:	7c9b      	ldrb	r3, [r3, #18]
    7800:	1ac0      	subs	r0, r0, r3
    7802:	4bb1      	ldr	r3, [pc, #708]	; (7ac8 <Cap_Update_Check+0x318>)
    7804:	8018      	strh	r0, [r3, #0]
    7806:	e004      	b.n	7812 <Cap_Update_Check+0x62>
			}
			else
			{
				deta_time_val = g_sys_cap.val.re_cap_rate - new_cap_rate;
    7808:	4bae      	ldr	r3, [pc, #696]	; (7ac4 <Cap_Update_Check+0x314>)
    780a:	7c9b      	ldrb	r3, [r3, #18]
    780c:	1a18      	subs	r0, r3, r0
    780e:	4bae      	ldr	r3, [pc, #696]	; (7ac8 <Cap_Update_Check+0x318>)
    7810:	8018      	strh	r0, [r3, #0]
			}
			if(deta_time_val != 0)
    7812:	4bad      	ldr	r3, [pc, #692]	; (7ac8 <Cap_Update_Check+0x318>)
    7814:	8819      	ldrh	r1, [r3, #0]
    7816:	2900      	cmp	r1, #0
    7818:	d008      	beq.n	782c <Cap_Update_Check+0x7c>
			{
				deta_time_val *= deta_time_val;
				deta_time_val = 2400/deta_time_val;
    781a:	4349      	muls	r1, r1
    781c:	b289      	uxth	r1, r1
    781e:	2096      	movs	r0, #150	; 0x96
    7820:	0100      	lsls	r0, r0, #4
    7822:	4baa      	ldr	r3, [pc, #680]	; (7acc <Cap_Update_Check+0x31c>)
    7824:	4798      	blx	r3
    7826:	4ba8      	ldr	r3, [pc, #672]	; (7ac8 <Cap_Update_Check+0x318>)
    7828:	8018      	strh	r0, [r3, #0]
    782a:	e039      	b.n	78a0 <Cap_Update_Check+0xf0>
			}
			else
			{
				deta_time_val = 120;
    782c:	2278      	movs	r2, #120	; 0x78
    782e:	4ba6      	ldr	r3, [pc, #664]	; (7ac8 <Cap_Update_Check+0x318>)
    7830:	801a      	strh	r2, [r3, #0]
    7832:	e035      	b.n	78a0 <Cap_Update_Check+0xf0>
			}
		}
		else
		{
			vbat_1min_delay++;
    7834:	3301      	adds	r3, #1
    7836:	b29b      	uxth	r3, r3
    7838:	4a9d      	ldr	r2, [pc, #628]	; (7ab0 <Cap_Update_Check+0x300>)
    783a:	8013      	strh	r3, [r2, #0]
			if(vbat_1min_delay > deta_time_val)
    783c:	4aa2      	ldr	r2, [pc, #648]	; (7ac8 <Cap_Update_Check+0x318>)
    783e:	8812      	ldrh	r2, [r2, #0]
    7840:	429a      	cmp	r2, r3
    7842:	d22d      	bcs.n	78a0 <Cap_Update_Check+0xf0>
			{
				if(Total_VBAT > vbat_1min_last_val)
    7844:	4b9b      	ldr	r3, [pc, #620]	; (7ab4 <Cap_Update_Check+0x304>)
    7846:	881a      	ldrh	r2, [r3, #0]
    7848:	4b9b      	ldr	r3, [pc, #620]	; (7ab8 <Cap_Update_Check+0x308>)
    784a:	881b      	ldrh	r3, [r3, #0]
    784c:	429a      	cmp	r2, r3
    784e:	d902      	bls.n	7856 <Cap_Update_Check+0xa6>
				{
					vbat_sub = Total_VBAT - vbat_1min_last_val;
    7850:	1ad3      	subs	r3, r2, r3
    7852:	b29b      	uxth	r3, r3
    7854:	e001      	b.n	785a <Cap_Update_Check+0xaa>
				}
				else
				{
					vbat_sub = vbat_1min_last_val - Total_VBAT;
    7856:	1a9b      	subs	r3, r3, r2
    7858:	b29b      	uxth	r3, r3
				}
				if(vbat_sub < VBAT_SOC_UPDATE)
    785a:	22f4      	movs	r2, #244	; 0xf4
    785c:	32ff      	adds	r2, #255	; 0xff
    785e:	4293      	cmp	r3, r2
    7860:	d807      	bhi.n	7872 <Cap_Update_Check+0xc2>
				{
					sys_flags.val.re_cap_update_flag = true;
    7862:	4a91      	ldr	r2, [pc, #580]	; (7aa8 <Cap_Update_Check+0x2f8>)
    7864:	7851      	ldrb	r1, [r2, #1]
    7866:	2302      	movs	r3, #2
    7868:	430b      	orrs	r3, r1
    786a:	7053      	strb	r3, [r2, #1]
					stop_cap_update_val =1;
    786c:	2201      	movs	r2, #1
    786e:	4b98      	ldr	r3, [pc, #608]	; (7ad0 <Cap_Update_Check+0x320>)
    7870:	701a      	strb	r2, [r3, #0]
				}
				vbat_1min_delay =0;
    7872:	2200      	movs	r2, #0
    7874:	4b8e      	ldr	r3, [pc, #568]	; (7ab0 <Cap_Update_Check+0x300>)
    7876:	801a      	strh	r2, [r3, #0]
    7878:	e012      	b.n	78a0 <Cap_Update_Check+0xf0>
			}
		}
	}
	else
	{
		cap_update_reload_cnt++; //3
    787a:	4b8c      	ldr	r3, [pc, #560]	; (7aac <Cap_Update_Check+0x2fc>)
    787c:	781b      	ldrb	r3, [r3, #0]
    787e:	3301      	adds	r3, #1
    7880:	b2db      	uxtb	r3, r3
		if(cap_update_reload_cnt >3)
    7882:	2b03      	cmp	r3, #3
    7884:	d802      	bhi.n	788c <Cap_Update_Check+0xdc>
			}
		}
	}
	else
	{
		cap_update_reload_cnt++; //3
    7886:	4a89      	ldr	r2, [pc, #548]	; (7aac <Cap_Update_Check+0x2fc>)
    7888:	7013      	strb	r3, [r2, #0]
    788a:	e009      	b.n	78a0 <Cap_Update_Check+0xf0>
		if(cap_update_reload_cnt >3)
		{
			cap_update_reload_cnt =0;
    788c:	2300      	movs	r3, #0
    788e:	4a87      	ldr	r2, [pc, #540]	; (7aac <Cap_Update_Check+0x2fc>)
    7890:	7013      	strb	r3, [r2, #0]
			vbat_1min_delay =0;
    7892:	4a87      	ldr	r2, [pc, #540]	; (7ab0 <Cap_Update_Check+0x300>)
    7894:	8013      	strh	r3, [r2, #0]
			sys_flags.val.cap_update_end_flag =1;
    7896:	4a84      	ldr	r2, [pc, #528]	; (7aa8 <Cap_Update_Check+0x2f8>)
    7898:	7851      	ldrb	r1, [r2, #1]
    789a:	2310      	movs	r3, #16
    789c:	430b      	orrs	r3, r1
    789e:	7053      	strb	r3, [r2, #1]
	}
	
	
	// 20160722 
	//3.2V,5% 3.8V 10%
	if(nADC_TMONI_BAT_MIN >10)
    78a0:	4b8c      	ldr	r3, [pc, #560]	; (7ad4 <Cap_Update_Check+0x324>)
    78a2:	781b      	ldrb	r3, [r3, #0]
    78a4:	b25b      	sxtb	r3, r3
    78a6:	2b0a      	cmp	r3, #10
    78a8:	dc00      	bgt.n	78ac <Cap_Update_Check+0xfc>
    78aa:	e09d      	b.n	79e8 <Cap_Update_Check+0x238>
	{
		if((nADC_CURRENT <CUR_DCH_01C)&&(nADC_CURRENT>CUR_DCH_02C))
    78ac:	4b7d      	ldr	r3, [pc, #500]	; (7aa4 <Cap_Update_Check+0x2f4>)
    78ae:	881c      	ldrh	r4, [r3, #0]
    78b0:	4b89      	ldr	r3, [pc, #548]	; (7ad8 <Cap_Update_Check+0x328>)
    78b2:	18e3      	adds	r3, r4, r3
    78b4:	b29b      	uxth	r3, r3
    78b6:	229f      	movs	r2, #159	; 0x9f
    78b8:	00d2      	lsls	r2, r2, #3
    78ba:	4293      	cmp	r3, r2
    78bc:	d84f      	bhi.n	795e <Cap_Update_Check+0x1ae>
		{
			if(dch_delay ==0)
    78be:	4b87      	ldr	r3, [pc, #540]	; (7adc <Cap_Update_Check+0x32c>)
    78c0:	781b      	ldrb	r3, [r3, #0]
    78c2:	2b00      	cmp	r3, #0
    78c4:	d107      	bne.n	78d6 <Cap_Update_Check+0x126>
			{
				vbat_10s_last_val = Total_VBAT;
    78c6:	4b7b      	ldr	r3, [pc, #492]	; (7ab4 <Cap_Update_Check+0x304>)
    78c8:	881a      	ldrh	r2, [r3, #0]
    78ca:	4b85      	ldr	r3, [pc, #532]	; (7ae0 <Cap_Update_Check+0x330>)
    78cc:	801a      	strh	r2, [r3, #0]
			}
			dch_delay++;
    78ce:	2201      	movs	r2, #1
    78d0:	4b82      	ldr	r3, [pc, #520]	; (7adc <Cap_Update_Check+0x32c>)
    78d2:	701a      	strb	r2, [r3, #0]
    78d4:	e046      	b.n	7964 <Cap_Update_Check+0x1b4>
    78d6:	3301      	adds	r3, #1
    78d8:	b2db      	uxtb	r3, r3
    78da:	4a80      	ldr	r2, [pc, #512]	; (7adc <Cap_Update_Check+0x32c>)
    78dc:	7013      	strb	r3, [r2, #0]
			if(dch_delay >CAP_10S_DELAY)
    78de:	2b28      	cmp	r3, #40	; 0x28
    78e0:	d940      	bls.n	7964 <Cap_Update_Check+0x1b4>
			{
				if(vbat_10s_last_val > Total_VBAT)
    78e2:	4b7f      	ldr	r3, [pc, #508]	; (7ae0 <Cap_Update_Check+0x330>)
    78e4:	881b      	ldrh	r3, [r3, #0]
    78e6:	4a73      	ldr	r2, [pc, #460]	; (7ab4 <Cap_Update_Check+0x304>)
    78e8:	8812      	ldrh	r2, [r2, #0]
    78ea:	4293      	cmp	r3, r2
    78ec:	d933      	bls.n	7956 <Cap_Update_Check+0x1a6>
				{
					vbat_sub = vbat_10s_last_val - Total_VBAT;
					if(vbat_sub<VBAT_SOC_UPDATE)
    78ee:	1a9b      	subs	r3, r3, r2
    78f0:	b29b      	uxth	r3, r3
    78f2:	21f4      	movs	r1, #244	; 0xf4
    78f4:	31ff      	adds	r1, #255	; 0xff
    78f6:	428b      	cmp	r3, r1
    78f8:	d82d      	bhi.n	7956 <Cap_Update_Check+0x1a6>
					{
						//
						capacity_volt = (uint32_t)Total_VBAT*5000/16384;
    78fa:	4d70      	ldr	r5, [pc, #448]	; (7abc <Cap_Update_Check+0x30c>)
    78fc:	436a      	muls	r2, r5
    78fe:	0b95      	lsrs	r5, r2, #14
						new_cap_rate2 = VbatToSoc((uint16_t)capacity_volt);
    7900:	b2a8      	uxth	r0, r5
    7902:	4b6f      	ldr	r3, [pc, #444]	; (7ac0 <Cap_Update_Check+0x310>)
    7904:	4798      	blx	r3
						if(capacity_volt<3200)
    7906:	4b77      	ldr	r3, [pc, #476]	; (7ae4 <Cap_Update_Check+0x334>)
    7908:	429d      	cmp	r5, r3
    790a:	d812      	bhi.n	7932 <Cap_Update_Check+0x182>
						{
							if((new_cap_rate2 <(g_sys_cap.val.re_cap_rate-5))&&(g_sys_cap.val.re_cap_rate>5))
    790c:	4b6d      	ldr	r3, [pc, #436]	; (7ac4 <Cap_Update_Check+0x314>)
    790e:	7c9b      	ldrb	r3, [r3, #18]
    7910:	3b05      	subs	r3, #5
    7912:	4298      	cmp	r0, r3
    7914:	d21f      	bcs.n	7956 <Cap_Update_Check+0x1a6>
    7916:	4b6b      	ldr	r3, [pc, #428]	; (7ac4 <Cap_Update_Check+0x314>)
    7918:	7c9b      	ldrb	r3, [r3, #18]
    791a:	b2db      	uxtb	r3, r3
    791c:	2b05      	cmp	r3, #5
    791e:	d91a      	bls.n	7956 <Cap_Update_Check+0x1a6>
							{
								sys_flags.val.re_cap_update_flag = true;
    7920:	4a61      	ldr	r2, [pc, #388]	; (7aa8 <Cap_Update_Check+0x2f8>)
    7922:	7851      	ldrb	r1, [r2, #1]
    7924:	2302      	movs	r3, #2
    7926:	430b      	orrs	r3, r1
    7928:	7053      	strb	r3, [r2, #1]
								stop_cap_update_val =5;
    792a:	2205      	movs	r2, #5
    792c:	4b68      	ldr	r3, [pc, #416]	; (7ad0 <Cap_Update_Check+0x320>)
    792e:	701a      	strb	r2, [r3, #0]
    7930:	e011      	b.n	7956 <Cap_Update_Check+0x1a6>
							}
						}
						else
						{
							if((new_cap_rate2 <(g_sys_cap.val.re_cap_rate-15))&&(g_sys_cap.val.re_cap_rate>15))
    7932:	4b64      	ldr	r3, [pc, #400]	; (7ac4 <Cap_Update_Check+0x314>)
    7934:	7c9b      	ldrb	r3, [r3, #18]
    7936:	3b0f      	subs	r3, #15
    7938:	4298      	cmp	r0, r3
    793a:	d20c      	bcs.n	7956 <Cap_Update_Check+0x1a6>
    793c:	4b61      	ldr	r3, [pc, #388]	; (7ac4 <Cap_Update_Check+0x314>)
    793e:	7c9b      	ldrb	r3, [r3, #18]
    7940:	b2db      	uxtb	r3, r3
    7942:	2b0f      	cmp	r3, #15
    7944:	d907      	bls.n	7956 <Cap_Update_Check+0x1a6>
							{
								sys_flags.val.re_cap_update_flag = true;
    7946:	4a58      	ldr	r2, [pc, #352]	; (7aa8 <Cap_Update_Check+0x2f8>)
    7948:	7851      	ldrb	r1, [r2, #1]
    794a:	2302      	movs	r3, #2
    794c:	430b      	orrs	r3, r1
    794e:	7053      	strb	r3, [r2, #1]
								stop_cap_update_val =15;
    7950:	220f      	movs	r2, #15
    7952:	4b5f      	ldr	r3, [pc, #380]	; (7ad0 <Cap_Update_Check+0x320>)
    7954:	701a      	strb	r2, [r3, #0]
							}
						}
					}
				}
				dch_delay =0;
    7956:	2200      	movs	r2, #0
    7958:	4b60      	ldr	r3, [pc, #384]	; (7adc <Cap_Update_Check+0x32c>)
    795a:	701a      	strb	r2, [r3, #0]
    795c:	e002      	b.n	7964 <Cap_Update_Check+0x1b4>
			}
		}
		else
		{
			dch_delay =0;
    795e:	2200      	movs	r2, #0
    7960:	4b5e      	ldr	r3, [pc, #376]	; (7adc <Cap_Update_Check+0x32c>)
    7962:	701a      	strb	r2, [r3, #0]
		}
		
		
		if((nADC_CURRENT >CUR_CHG_01C)&&(nADC_CURRENT<CUR_CHG_02C))
    7964:	3cb7      	subs	r4, #183	; 0xb7
    7966:	b2a4      	uxth	r4, r4
    7968:	239f      	movs	r3, #159	; 0x9f
    796a:	00db      	lsls	r3, r3, #3
    796c:	429c      	cmp	r4, r3
    796e:	d838      	bhi.n	79e2 <Cap_Update_Check+0x232>
		{
			if(chg_delay ==0)
    7970:	4b5d      	ldr	r3, [pc, #372]	; (7ae8 <Cap_Update_Check+0x338>)
    7972:	781b      	ldrb	r3, [r3, #0]
    7974:	2b00      	cmp	r3, #0
    7976:	d107      	bne.n	7988 <Cap_Update_Check+0x1d8>
			{
				vbat_10s_last_val = Total_VBAT;
    7978:	4b4e      	ldr	r3, [pc, #312]	; (7ab4 <Cap_Update_Check+0x304>)
    797a:	881a      	ldrh	r2, [r3, #0]
    797c:	4b58      	ldr	r3, [pc, #352]	; (7ae0 <Cap_Update_Check+0x330>)
    797e:	801a      	strh	r2, [r3, #0]
			}
			chg_delay++;
    7980:	2201      	movs	r2, #1
    7982:	4b59      	ldr	r3, [pc, #356]	; (7ae8 <Cap_Update_Check+0x338>)
    7984:	701a      	strb	r2, [r3, #0]
    7986:	e02f      	b.n	79e8 <Cap_Update_Check+0x238>
    7988:	3301      	adds	r3, #1
    798a:	b2db      	uxtb	r3, r3
    798c:	4a56      	ldr	r2, [pc, #344]	; (7ae8 <Cap_Update_Check+0x338>)
    798e:	7013      	strb	r3, [r2, #0]
			if(chg_delay >CAP_10S_DELAY)
    7990:	2b28      	cmp	r3, #40	; 0x28
    7992:	d929      	bls.n	79e8 <Cap_Update_Check+0x238>
			{
				if(vbat_10s_last_val< Total_VBAT)
    7994:	4b52      	ldr	r3, [pc, #328]	; (7ae0 <Cap_Update_Check+0x330>)
    7996:	881b      	ldrh	r3, [r3, #0]
    7998:	4a46      	ldr	r2, [pc, #280]	; (7ab4 <Cap_Update_Check+0x304>)
    799a:	8812      	ldrh	r2, [r2, #0]
    799c:	4293      	cmp	r3, r2
    799e:	d21c      	bcs.n	79da <Cap_Update_Check+0x22a>
				{
					vbat_sub = Total_VBAT - vbat_10s_last_val;
					if(vbat_sub<VBAT_SOC_UPDATE)
    79a0:	1ad3      	subs	r3, r2, r3
    79a2:	b29b      	uxth	r3, r3
    79a4:	21f4      	movs	r1, #244	; 0xf4
    79a6:	31ff      	adds	r1, #255	; 0xff
    79a8:	428b      	cmp	r3, r1
    79aa:	d816      	bhi.n	79da <Cap_Update_Check+0x22a>
					{
						//
						capacity_volt = (uint32_t)Total_VBAT*5000/16384;
						new_cap_rate2 = VbatToSoc((uint16_t)capacity_volt);
    79ac:	4843      	ldr	r0, [pc, #268]	; (7abc <Cap_Update_Check+0x30c>)
    79ae:	4350      	muls	r0, r2
    79b0:	0b80      	lsrs	r0, r0, #14
    79b2:	4b43      	ldr	r3, [pc, #268]	; (7ac0 <Cap_Update_Check+0x310>)
    79b4:	4798      	blx	r3
						if((new_cap_rate2 <(g_sys_cap.val.re_cap_rate-15))&&(g_sys_cap.val.re_cap_rate>15))
    79b6:	4b43      	ldr	r3, [pc, #268]	; (7ac4 <Cap_Update_Check+0x314>)
    79b8:	7c9b      	ldrb	r3, [r3, #18]
    79ba:	3b0f      	subs	r3, #15
    79bc:	4298      	cmp	r0, r3
    79be:	d20c      	bcs.n	79da <Cap_Update_Check+0x22a>
    79c0:	4b40      	ldr	r3, [pc, #256]	; (7ac4 <Cap_Update_Check+0x314>)
    79c2:	7c9b      	ldrb	r3, [r3, #18]
    79c4:	b2db      	uxtb	r3, r3
    79c6:	2b0f      	cmp	r3, #15
    79c8:	d907      	bls.n	79da <Cap_Update_Check+0x22a>
						{
							sys_flags.val.re_cap_update_flag = true;
    79ca:	4a37      	ldr	r2, [pc, #220]	; (7aa8 <Cap_Update_Check+0x2f8>)
    79cc:	7851      	ldrb	r1, [r2, #1]
    79ce:	2302      	movs	r3, #2
    79d0:	430b      	orrs	r3, r1
    79d2:	7053      	strb	r3, [r2, #1]
							stop_cap_update_val =15;
    79d4:	220f      	movs	r2, #15
    79d6:	4b3e      	ldr	r3, [pc, #248]	; (7ad0 <Cap_Update_Check+0x320>)
    79d8:	701a      	strb	r2, [r3, #0]
						}
					}
				}
				chg_delay =0;
    79da:	2200      	movs	r2, #0
    79dc:	4b42      	ldr	r3, [pc, #264]	; (7ae8 <Cap_Update_Check+0x338>)
    79de:	701a      	strb	r2, [r3, #0]
    79e0:	e002      	b.n	79e8 <Cap_Update_Check+0x238>
			}
		}
		else
		{
			chg_delay =0;
    79e2:	2200      	movs	r2, #0
    79e4:	4b40      	ldr	r3, [pc, #256]	; (7ae8 <Cap_Update_Check+0x338>)
    79e6:	701a      	strb	r2, [r3, #0]
		}
	}
	
	//,
	//1,/41%
	if(sys_flags.val.re_cap_update_flag == true)
    79e8:	4b2f      	ldr	r3, [pc, #188]	; (7aa8 <Cap_Update_Check+0x2f8>)
    79ea:	785b      	ldrb	r3, [r3, #1]
    79ec:	079b      	lsls	r3, r3, #30
    79ee:	d558      	bpl.n	7aa2 <Cap_Update_Check+0x2f2>
	{
		//
		capacity_volt = (uint32_t)Total_VBAT*5000/16384;
    79f0:	4b30      	ldr	r3, [pc, #192]	; (7ab4 <Cap_Update_Check+0x304>)
		new_cap_rate = VbatToSoc((uint16_t)capacity_volt);
    79f2:	8818      	ldrh	r0, [r3, #0]
    79f4:	4b31      	ldr	r3, [pc, #196]	; (7abc <Cap_Update_Check+0x30c>)
    79f6:	4358      	muls	r0, r3
    79f8:	0b80      	lsrs	r0, r0, #14
    79fa:	4b31      	ldr	r3, [pc, #196]	; (7ac0 <Cap_Update_Check+0x310>)
    79fc:	4798      	blx	r3
    79fe:	0002      	movs	r2, r0

		sys_flags.val.cap_update_end_flag = 1; //0,
    7a00:	4929      	ldr	r1, [pc, #164]	; (7aa8 <Cap_Update_Check+0x2f8>)
    7a02:	784c      	ldrb	r4, [r1, #1]
    7a04:	2310      	movs	r3, #16
    7a06:	4323      	orrs	r3, r4
    7a08:	704b      	strb	r3, [r1, #1]

		if((new_cap_rate -g_sys_cap.val.re_cap_rate>stop_cap_update_val)&&(new_cap_rate >g_sys_cap.val.re_cap_rate))
    7a0a:	4b2e      	ldr	r3, [pc, #184]	; (7ac4 <Cap_Update_Check+0x314>)
    7a0c:	7c9b      	ldrb	r3, [r3, #18]
    7a0e:	4930      	ldr	r1, [pc, #192]	; (7ad0 <Cap_Update_Check+0x320>)
    7a10:	7809      	ldrb	r1, [r1, #0]
    7a12:	1ac3      	subs	r3, r0, r3
    7a14:	428b      	cmp	r3, r1
    7a16:	dd1a      	ble.n	7a4e <Cap_Update_Check+0x29e>
    7a18:	4b2a      	ldr	r3, [pc, #168]	; (7ac4 <Cap_Update_Check+0x314>)
    7a1a:	7c9b      	ldrb	r3, [r3, #18]
    7a1c:	b2db      	uxtb	r3, r3
    7a1e:	4298      	cmp	r0, r3
    7a20:	d915      	bls.n	7a4e <Cap_Update_Check+0x29e>
		{
			//4
			deta_cap_rate = new_cap_rate - g_sys_cap.val.re_cap_rate;
    7a22:	4b28      	ldr	r3, [pc, #160]	; (7ac4 <Cap_Update_Check+0x314>)
    7a24:	7c9b      	ldrb	r3, [r3, #18]
    7a26:	1ac3      	subs	r3, r0, r3
			deta_cap_rate>>=2;
    7a28:	089b      	lsrs	r3, r3, #2
			sys_flags.val.cap_update_end_flag = 0;
			if(deta_cap_rate ==0)
    7a2a:	d005      	beq.n	7a38 <Cap_Update_Check+0x288>
		if((new_cap_rate -g_sys_cap.val.re_cap_rate>stop_cap_update_val)&&(new_cap_rate >g_sys_cap.val.re_cap_rate))
		{
			//4
			deta_cap_rate = new_cap_rate - g_sys_cap.val.re_cap_rate;
			deta_cap_rate>>=2;
			sys_flags.val.cap_update_end_flag = 0;
    7a2c:	4d1e      	ldr	r5, [pc, #120]	; (7aa8 <Cap_Update_Check+0x2f8>)
    7a2e:	786c      	ldrb	r4, [r5, #1]
    7a30:	2610      	movs	r6, #16
    7a32:	43b4      	bics	r4, r6
    7a34:	706c      	strb	r4, [r5, #1]
    7a36:	e000      	b.n	7a3a <Cap_Update_Check+0x28a>
			if(deta_cap_rate ==0)
			{
				deta_cap_rate =1;
    7a38:	2301      	movs	r3, #1
				sys_flags.val.cap_update_end_flag = 1;//4%,,,
			}
			g_sys_cap.val.re_cap_rate_sum -= deta_cap_rate;//,,
    7a3a:	4d22      	ldr	r5, [pc, #136]	; (7ac4 <Cap_Update_Check+0x314>)
    7a3c:	7dec      	ldrb	r4, [r5, #23]
    7a3e:	b2db      	uxtb	r3, r3
    7a40:	1ae4      	subs	r4, r4, r3
    7a42:	b264      	sxtb	r4, r4
    7a44:	75ec      	strb	r4, [r5, #23]
			//deta_cap_rate = g_sys_cap.val.full_cap*deta_cap_rate/100;
			//g_sys_cap.val.cap_val = g_sys_cap.val.cap_val+deta_cap_rate;
			g_sys_cap.val.re_cap_rate = g_sys_cap.val.re_cap_rate + deta_cap_rate;//soc20161010zzysoc3
    7a46:	7cac      	ldrb	r4, [r5, #18]
    7a48:	18e3      	adds	r3, r4, r3
    7a4a:	b2db      	uxtb	r3, r3
    7a4c:	74ab      	strb	r3, [r5, #18]
		}
		if((g_sys_cap.val.re_cap_rate -new_cap_rate>stop_cap_update_val)&&(g_sys_cap.val.re_cap_rate >new_cap_rate))
    7a4e:	4b1d      	ldr	r3, [pc, #116]	; (7ac4 <Cap_Update_Check+0x314>)
    7a50:	7c9b      	ldrb	r3, [r3, #18]
    7a52:	1a1b      	subs	r3, r3, r0
    7a54:	4299      	cmp	r1, r3
    7a56:	da1f      	bge.n	7a98 <Cap_Update_Check+0x2e8>
    7a58:	4b1a      	ldr	r3, [pc, #104]	; (7ac4 <Cap_Update_Check+0x314>)
    7a5a:	7c9b      	ldrb	r3, [r3, #18]
    7a5c:	b2db      	uxtb	r3, r3
    7a5e:	429a      	cmp	r2, r3
    7a60:	d21a      	bcs.n	7a98 <Cap_Update_Check+0x2e8>
		{
			deta_cap_rate = g_sys_cap.val.re_cap_rate -new_cap_rate;
    7a62:	4b18      	ldr	r3, [pc, #96]	; (7ac4 <Cap_Update_Check+0x314>)
    7a64:	7c9b      	ldrb	r3, [r3, #18]
    7a66:	1a18      	subs	r0, r3, r0
			deta_cap_rate>>=2;
    7a68:	0880      	lsrs	r0, r0, #2
			sys_flags.val.cap_update_end_flag = 0;
			if(deta_cap_rate ==0)
    7a6a:	d005      	beq.n	7a78 <Cap_Update_Check+0x2c8>
		}
		if((g_sys_cap.val.re_cap_rate -new_cap_rate>stop_cap_update_val)&&(g_sys_cap.val.re_cap_rate >new_cap_rate))
		{
			deta_cap_rate = g_sys_cap.val.re_cap_rate -new_cap_rate;
			deta_cap_rate>>=2;
			sys_flags.val.cap_update_end_flag = 0;
    7a6c:	4a0e      	ldr	r2, [pc, #56]	; (7aa8 <Cap_Update_Check+0x2f8>)
    7a6e:	7853      	ldrb	r3, [r2, #1]
    7a70:	2110      	movs	r1, #16
    7a72:	438b      	bics	r3, r1
    7a74:	7053      	strb	r3, [r2, #1]
    7a76:	e005      	b.n	7a84 <Cap_Update_Check+0x2d4>
			if(deta_cap_rate ==0)
			{
				deta_cap_rate =1;
				sys_flags.val.cap_update_end_flag = 1;
    7a78:	4a0b      	ldr	r2, [pc, #44]	; (7aa8 <Cap_Update_Check+0x2f8>)
    7a7a:	7851      	ldrb	r1, [r2, #1]
    7a7c:	2310      	movs	r3, #16
    7a7e:	430b      	orrs	r3, r1
    7a80:	7053      	strb	r3, [r2, #1]
			deta_cap_rate = g_sys_cap.val.re_cap_rate -new_cap_rate;
			deta_cap_rate>>=2;
			sys_flags.val.cap_update_end_flag = 0;
			if(deta_cap_rate ==0)
			{
				deta_cap_rate =1;
    7a82:	2001      	movs	r0, #1
				sys_flags.val.cap_update_end_flag = 1;
			}
			g_sys_cap.val.re_cap_rate_sum += deta_cap_rate;//,,
    7a84:	4a0f      	ldr	r2, [pc, #60]	; (7ac4 <Cap_Update_Check+0x314>)
    7a86:	7dd3      	ldrb	r3, [r2, #23]
    7a88:	b2c0      	uxtb	r0, r0
    7a8a:	181b      	adds	r3, r3, r0
    7a8c:	b25b      	sxtb	r3, r3
    7a8e:	75d3      	strb	r3, [r2, #23]
			//deta_cap_rate = g_sys_cap.val.full_cap*deta_cap_rate/100;
			//g_sys_cap.val.cap_val = g_sys_cap.val.cap_val-deta_cap_rate;
			g_sys_cap.val.re_cap_rate = g_sys_cap.val.re_cap_rate-deta_cap_rate;//soc20161010zzysoc3
    7a90:	7c93      	ldrb	r3, [r2, #18]
    7a92:	1a18      	subs	r0, r3, r0
    7a94:	b2c0      	uxtb	r0, r0
    7a96:	7490      	strb	r0, [r2, #18]
		}
		sys_flags.val.re_cap_update_flag = false;
    7a98:	4a03      	ldr	r2, [pc, #12]	; (7aa8 <Cap_Update_Check+0x2f8>)
    7a9a:	7853      	ldrb	r3, [r2, #1]
    7a9c:	2102      	movs	r1, #2
    7a9e:	438b      	bics	r3, r1
    7aa0:	7053      	strb	r3, [r2, #1]
	}
}
    7aa2:	bd70      	pop	{r4, r5, r6, pc}
    7aa4:	20000fca 	.word	0x20000fca
    7aa8:	20000fcc 	.word	0x20000fcc
    7aac:	2000025a 	.word	0x2000025a
    7ab0:	2000024c 	.word	0x2000024c
    7ab4:	20000f60 	.word	0x20000f60
    7ab8:	20000250 	.word	0x20000250
    7abc:	00001388 	.word	0x00001388
    7ac0:	00007761 	.word	0x00007761
    7ac4:	20000f68 	.word	0x20000f68
    7ac8:	20000e4c 	.word	0x20000e4c
    7acc:	0000a955 	.word	0x0000a955
    7ad0:	2000024a 	.word	0x2000024a
    7ad4:	20000ea4 	.word	0x20000ea4
    7ad8:	000005af 	.word	0x000005af
    7adc:	2000024e 	.word	0x2000024e
    7ae0:	20000258 	.word	0x20000258
    7ae4:	00000c7f 	.word	0x00000c7f
    7ae8:	20000248 	.word	0x20000248

00007aec <FullCap_Update>:
OUTPUT			: None
NOTICE			: ,cap_update_end_flag
DATE			: 2016/06/24
*****************************************************************************/
void FullCap_Update(void)
{
    7aec:	b510      	push	{r4, lr}
	uint32_t full_cap_temp;
	//,
	if(nADC_CURRENT <CUR_DCH_01C) //182 = 1A
    7aee:	4b58      	ldr	r3, [pc, #352]	; (7c50 <FullCap_Update+0x164>)
    7af0:	2200      	movs	r2, #0
    7af2:	5e9b      	ldrsh	r3, [r3, r2]
    7af4:	001a      	movs	r2, r3
    7af6:	32b6      	adds	r2, #182	; 0xb6
    7af8:	da3c      	bge.n	7b74 <FullCap_Update+0x88>
	{
		if((nADC_TMONI_BAT_MAX <40)&&(nADC_TMONI_BAT_MIN >10))
    7afa:	4b56      	ldr	r3, [pc, #344]	; (7c54 <FullCap_Update+0x168>)
    7afc:	781b      	ldrb	r3, [r3, #0]
    7afe:	b25b      	sxtb	r3, r3
    7b00:	2b27      	cmp	r3, #39	; 0x27
    7b02:	dc28      	bgt.n	7b56 <FullCap_Update+0x6a>
    7b04:	4b54      	ldr	r3, [pc, #336]	; (7c58 <FullCap_Update+0x16c>)
    7b06:	781b      	ldrb	r3, [r3, #0]
    7b08:	b25b      	sxtb	r3, r3
    7b0a:	2b0a      	cmp	r3, #10
    7b0c:	dd23      	ble.n	7b56 <FullCap_Update+0x6a>
		{
			temp_soc_err_cnt =0;
    7b0e:	2200      	movs	r2, #0
    7b10:	4b52      	ldr	r3, [pc, #328]	; (7c5c <FullCap_Update+0x170>)
    7b12:	701a      	strb	r2, [r3, #0]
			if(sys_flags.val.cap_update_end_flag == 1)
    7b14:	4b52      	ldr	r3, [pc, #328]	; (7c60 <FullCap_Update+0x174>)
    7b16:	785b      	ldrb	r3, [r3, #1]
    7b18:	06db      	lsls	r3, r3, #27
    7b1a:	d400      	bmi.n	7b1e <FullCap_Update+0x32>
    7b1c:	e097      	b.n	7c4e <FullCap_Update+0x162>
			{
				
				if(soc_fcc_save ==0)
    7b1e:	4b51      	ldr	r3, [pc, #324]	; (7c64 <FullCap_Update+0x178>)
    7b20:	781b      	ldrb	r3, [r3, #0]
    7b22:	2b00      	cmp	r3, #0
    7b24:	d10e      	bne.n	7b44 <FullCap_Update+0x58>
				{
					soc_fcc_save = 1;
    7b26:	3201      	adds	r2, #1
    7b28:	4b4e      	ldr	r3, [pc, #312]	; (7c64 <FullCap_Update+0x178>)
    7b2a:	701a      	strb	r2, [r3, #0]
					soc_fcc_reload = 0;
    7b2c:	2300      	movs	r3, #0
    7b2e:	4a4e      	ldr	r2, [pc, #312]	; (7c68 <FullCap_Update+0x17c>)
    7b30:	7013      	strb	r3, [r2, #0]
					fullcap_reload_delay =0;
    7b32:	4a4e      	ldr	r2, [pc, #312]	; (7c6c <FullCap_Update+0x180>)
    7b34:	7013      	strb	r3, [r2, #0]
					g_sys_cap.val.cap_val2 = g_sys_cap.val.cap_val;
    7b36:	4b4e      	ldr	r3, [pc, #312]	; (7c70 <FullCap_Update+0x184>)
    7b38:	685a      	ldr	r2, [r3, #4]
    7b3a:	609a      	str	r2, [r3, #8]
					g_sys_cap.val.re_cap_rate2 = g_sys_cap.val.re_cap_rate;
    7b3c:	7c9a      	ldrb	r2, [r3, #18]
    7b3e:	b2d2      	uxtb	r2, r2
    7b40:	74da      	strb	r2, [r3, #19]
    7b42:	e084      	b.n	7c4e <FullCap_Update+0x162>
				}
				else
				{
					if(soc_fcc_reload  == 1)
    7b44:	4b48      	ldr	r3, [pc, #288]	; (7c68 <FullCap_Update+0x17c>)
    7b46:	781b      	ldrb	r3, [r3, #0]
    7b48:	2b01      	cmp	r3, #1
    7b4a:	d000      	beq.n	7b4e <FullCap_Update+0x62>
    7b4c:	e07f      	b.n	7c4e <FullCap_Update+0x162>
					{
						soc_fcc_save = 0;
    7b4e:	2200      	movs	r2, #0
    7b50:	4b44      	ldr	r3, [pc, #272]	; (7c64 <FullCap_Update+0x178>)
    7b52:	701a      	strb	r2, [r3, #0]
    7b54:	e07b      	b.n	7c4e <FullCap_Update+0x162>
				}
			}
		}
		else
		{
			temp_soc_err_cnt++;
    7b56:	4b41      	ldr	r3, [pc, #260]	; (7c5c <FullCap_Update+0x170>)
    7b58:	781b      	ldrb	r3, [r3, #0]
    7b5a:	3301      	adds	r3, #1
    7b5c:	b2db      	uxtb	r3, r3
			if(temp_soc_err_cnt >3)
    7b5e:	2b03      	cmp	r3, #3
    7b60:	d802      	bhi.n	7b68 <FullCap_Update+0x7c>
				}
			}
		}
		else
		{
			temp_soc_err_cnt++;
    7b62:	4a3e      	ldr	r2, [pc, #248]	; (7c5c <FullCap_Update+0x170>)
    7b64:	7013      	strb	r3, [r2, #0]
    7b66:	e072      	b.n	7c4e <FullCap_Update+0x162>
			if(temp_soc_err_cnt >3)
			{
				temp_soc_err_cnt =0;
    7b68:	2300      	movs	r3, #0
    7b6a:	4a3c      	ldr	r2, [pc, #240]	; (7c5c <FullCap_Update+0x170>)
    7b6c:	7013      	strb	r3, [r2, #0]
				soc_fcc_save = 0;
    7b6e:	4a3d      	ldr	r2, [pc, #244]	; (7c64 <FullCap_Update+0x178>)
    7b70:	7013      	strb	r3, [r2, #0]
    7b72:	e06c      	b.n	7c4e <FullCap_Update+0x162>
			}
		}
	}
	else
	{
		if(nADC_CURRENT < CUR_CHG_01C)
    7b74:	2bb5      	cmp	r3, #181	; 0xb5
    7b76:	dc65      	bgt.n	7c44 <FullCap_Update+0x158>
		{
			if(soc_fcc_save == 1)
    7b78:	4b3a      	ldr	r3, [pc, #232]	; (7c64 <FullCap_Update+0x178>)
    7b7a:	781b      	ldrb	r3, [r3, #0]
    7b7c:	2b01      	cmp	r3, #1
    7b7e:	d166      	bne.n	7c4e <FullCap_Update+0x162>
			{
				soc_fcc_reload = 1;
    7b80:	2201      	movs	r2, #1
    7b82:	4b39      	ldr	r3, [pc, #228]	; (7c68 <FullCap_Update+0x17c>)
    7b84:	701a      	strb	r2, [r3, #0]
			}

			if((soc_fcc_save == 1)&&(sys_flags.val.cap_update_end_flag == 1))
    7b86:	4b36      	ldr	r3, [pc, #216]	; (7c60 <FullCap_Update+0x174>)
    7b88:	785b      	ldrb	r3, [r3, #1]
    7b8a:	06db      	lsls	r3, r3, #27
    7b8c:	d55f      	bpl.n	7c4e <FullCap_Update+0x162>
			{
				full_cap_temp = g_sys_cap.val.full_cap >>3;
    7b8e:	4938      	ldr	r1, [pc, #224]	; (7c70 <FullCap_Update+0x184>)
    7b90:	880a      	ldrh	r2, [r1, #0]
				if((g_sys_cap.val.cap_val2 - g_sys_cap.val.cap_val) > full_cap_temp)
    7b92:	688b      	ldr	r3, [r1, #8]
    7b94:	6849      	ldr	r1, [r1, #4]
    7b96:	08d2      	lsrs	r2, r2, #3
    7b98:	1a5b      	subs	r3, r3, r1
    7b9a:	429a      	cmp	r2, r3
    7b9c:	d243      	bcs.n	7c26 <FullCap_Update+0x13a>
				{
					soc_fcc_save = 0;//,
    7b9e:	2200      	movs	r2, #0
    7ba0:	4b30      	ldr	r3, [pc, #192]	; (7c64 <FullCap_Update+0x178>)
    7ba2:	701a      	strb	r2, [r3, #0]
					if(afe_flags.val.afe_uv_flag== 0) ////soc20161009zzysoc2
    7ba4:	4b33      	ldr	r3, [pc, #204]	; (7c74 <FullCap_Update+0x188>)
    7ba6:	785b      	ldrb	r3, [r3, #1]
    7ba8:	07db      	lsls	r3, r3, #31
    7baa:	d406      	bmi.n	7bba <FullCap_Update+0xce>
					{
						uv_cap_val = g_sys_cap.val.cap_val;
    7bac:	4b30      	ldr	r3, [pc, #192]	; (7c70 <FullCap_Update+0x184>)
    7bae:	6859      	ldr	r1, [r3, #4]
    7bb0:	4a31      	ldr	r2, [pc, #196]	; (7c78 <FullCap_Update+0x18c>)
    7bb2:	6011      	str	r1, [r2, #0]
						uv_re_cap_rate = g_sys_cap.val.re_cap_rate;
    7bb4:	7c9a      	ldrb	r2, [r3, #18]
    7bb6:	4b31      	ldr	r3, [pc, #196]	; (7c7c <FullCap_Update+0x190>)
    7bb8:	701a      	strb	r2, [r3, #0]
					}
					full_cap_temp = g_sys_cap.val.cap_val2 - uv_cap_val- g_sys_cap.val.cap_val3;//soc20161010zzysoc4 cap_val3
    7bba:	4c2d      	ldr	r4, [pc, #180]	; (7c70 <FullCap_Update+0x184>)
    7bbc:	68a2      	ldr	r2, [r4, #8]
    7bbe:	68e0      	ldr	r0, [r4, #12]
    7bc0:	4b2d      	ldr	r3, [pc, #180]	; (7c78 <FullCap_Update+0x18c>)
    7bc2:	681b      	ldr	r3, [r3, #0]
    7bc4:	1ad3      	subs	r3, r2, r3
    7bc6:	1a1b      	subs	r3, r3, r0
					full_cap_temp = full_cap_temp*100;
    7bc8:	2064      	movs	r0, #100	; 0x64
    7bca:	4358      	muls	r0, r3
					full_cap_temp = full_cap_temp/(g_sys_cap.val.re_cap_rate2 - uv_re_cap_rate);
    7bcc:	7ce3      	ldrb	r3, [r4, #19]
    7bce:	4a2b      	ldr	r2, [pc, #172]	; (7c7c <FullCap_Update+0x190>)
    7bd0:	7811      	ldrb	r1, [r2, #0]
    7bd2:	1a59      	subs	r1, r3, r1
    7bd4:	4b2a      	ldr	r3, [pc, #168]	; (7c80 <FullCap_Update+0x194>)
    7bd6:	4798      	blx	r3
					//                    soc_fcc_save = 0;//,
					//                    full_cap_temp = g_sys_cap.val.cap_val2 - g_sys_cap.val.cap_val- g_sys_cap.val.cap_val3;//soc20161010zzysoc4 cap_val3
					//                    full_cap_temp = full_cap_temp*100;
					//                    full_cap_temp = full_cap_temp/(g_sys_cap.val.re_cap_rate2 - g_sys_cap.val.re_cap_rate);

					if(full_cap_temp > g_sys_cap.val.full_cap)
    7bd8:	8823      	ldrh	r3, [r4, #0]
    7bda:	b29b      	uxth	r3, r3
    7bdc:	4298      	cmp	r0, r3
    7bde:	d910      	bls.n	7c02 <FullCap_Update+0x116>
					{
						if((full_cap_temp - g_sys_cap.val.full_cap) < BAT_CAP_3PS)
    7be0:	8823      	ldrh	r3, [r4, #0]
    7be2:	1ac3      	subs	r3, r0, r3
    7be4:	4a27      	ldr	r2, [pc, #156]	; (7c84 <FullCap_Update+0x198>)
    7be6:	4293      	cmp	r3, r2
    7be8:	d808      	bhi.n	7bfc <FullCap_Update+0x110>
						{
							g_sys_cap.val.full_cap = full_cap_temp;
    7bea:	b280      	uxth	r0, r0
    7bec:	8020      	strh	r0, [r4, #0]
							
							EEPROM_Write_DATA(EEPROM_INDEX_FULL_CAP,g_sys_cap.val.full_cap,1);
    7bee:	8821      	ldrh	r1, [r4, #0]
    7bf0:	b289      	uxth	r1, r1
    7bf2:	2201      	movs	r2, #1
    7bf4:	2002      	movs	r0, #2
    7bf6:	4b24      	ldr	r3, [pc, #144]	; (7c88 <FullCap_Update+0x19c>)
    7bf8:	4798      	blx	r3
    7bfa:	e014      	b.n	7c26 <FullCap_Update+0x13a>
						}
						else
						{
							if((full_cap_temp - g_sys_cap.val.full_cap) >BAT_CAP_30PS)
    7bfc:	4b1c      	ldr	r3, [pc, #112]	; (7c70 <FullCap_Update+0x184>)
    7bfe:	881b      	ldrh	r3, [r3, #0]
    7c00:	e011      	b.n	7c26 <FullCap_Update+0x13a>
							}
						}
					}
					else
					{
						if((g_sys_cap.val.full_cap - full_cap_temp) < BAT_CAP_3PS)
    7c02:	4b1b      	ldr	r3, [pc, #108]	; (7c70 <FullCap_Update+0x184>)
    7c04:	881b      	ldrh	r3, [r3, #0]
    7c06:	1a1b      	subs	r3, r3, r0
    7c08:	4a1e      	ldr	r2, [pc, #120]	; (7c84 <FullCap_Update+0x198>)
    7c0a:	4293      	cmp	r3, r2
    7c0c:	d809      	bhi.n	7c22 <FullCap_Update+0x136>
						{
							g_sys_cap.val.full_cap = full_cap_temp;
    7c0e:	b280      	uxth	r0, r0
    7c10:	4b17      	ldr	r3, [pc, #92]	; (7c70 <FullCap_Update+0x184>)
    7c12:	8018      	strh	r0, [r3, #0]
							EEPROM_Write_DATA(EEPROM_INDEX_FULL_CAP,g_sys_cap.val.full_cap,1);
    7c14:	8819      	ldrh	r1, [r3, #0]
    7c16:	b289      	uxth	r1, r1
    7c18:	2201      	movs	r2, #1
    7c1a:	2002      	movs	r0, #2
    7c1c:	4b1a      	ldr	r3, [pc, #104]	; (7c88 <FullCap_Update+0x19c>)
    7c1e:	4798      	blx	r3
    7c20:	e001      	b.n	7c26 <FullCap_Update+0x13a>
						}
						else
						{
							if((full_cap_temp - g_sys_cap.val.full_cap) >BAT_CAP_30PS)
    7c22:	4b13      	ldr	r3, [pc, #76]	; (7c70 <FullCap_Update+0x184>)
    7c24:	881b      	ldrh	r3, [r3, #0]
								//                                sys_err_flags.val.fcc_update_err_flag =1;//XXY
							}
						}
					}
				}
				fullcap_reload_delay++;
    7c26:	4b11      	ldr	r3, [pc, #68]	; (7c6c <FullCap_Update+0x180>)
    7c28:	781b      	ldrb	r3, [r3, #0]
    7c2a:	3301      	adds	r3, #1
    7c2c:	b2db      	uxtb	r3, r3
				if(fullcap_reload_delay >20)
    7c2e:	2b14      	cmp	r3, #20
    7c30:	d802      	bhi.n	7c38 <FullCap_Update+0x14c>
								//                                sys_err_flags.val.fcc_update_err_flag =1;//XXY
							}
						}
					}
				}
				fullcap_reload_delay++;
    7c32:	4a0e      	ldr	r2, [pc, #56]	; (7c6c <FullCap_Update+0x180>)
    7c34:	7013      	strb	r3, [r2, #0]
    7c36:	e00a      	b.n	7c4e <FullCap_Update+0x162>
				if(fullcap_reload_delay >20)
				{
					fullcap_reload_delay =0;
    7c38:	2300      	movs	r3, #0
    7c3a:	4a0c      	ldr	r2, [pc, #48]	; (7c6c <FullCap_Update+0x180>)
    7c3c:	7013      	strb	r3, [r2, #0]
					soc_fcc_save = 0;//,
    7c3e:	4a09      	ldr	r2, [pc, #36]	; (7c64 <FullCap_Update+0x178>)
    7c40:	7013      	strb	r3, [r2, #0]
    7c42:	e004      	b.n	7c4e <FullCap_Update+0x162>

			}
		}
		else
		{
			soc_fcc_save = 0;
    7c44:	2300      	movs	r3, #0
    7c46:	4a07      	ldr	r2, [pc, #28]	; (7c64 <FullCap_Update+0x178>)
    7c48:	7013      	strb	r3, [r2, #0]
			soc_fcc_reload =0;
    7c4a:	4a07      	ldr	r2, [pc, #28]	; (7c68 <FullCap_Update+0x17c>)
    7c4c:	7013      	strb	r3, [r2, #0]
		}
	}
}
    7c4e:	bd10      	pop	{r4, pc}
    7c50:	20000fca 	.word	0x20000fca
    7c54:	20001134 	.word	0x20001134
    7c58:	20000ea4 	.word	0x20000ea4
    7c5c:	20000257 	.word	0x20000257
    7c60:	20000fcc 	.word	0x20000fcc
    7c64:	20000247 	.word	0x20000247
    7c68:	2000024b 	.word	0x2000024b
    7c6c:	20000252 	.word	0x20000252
    7c70:	20000f68 	.word	0x20000f68
    7c74:	2000113c 	.word	0x2000113c
    7c78:	2000025c 	.word	0x2000025c
    7c7c:	20000256 	.word	0x20000256
    7c80:	0000a841 	.word	0x0000a841
    7c84:	000004af 	.word	0x000004af
    7c88:	00005ea9 	.word	0x00005ea9

00007c8c <SOC_FLASH_Save>:
OUTPUT			: None
NOTICE			:
DATE			: 2016/06/24
*****************************************************************************/
void SOC_FLASH_Save(void)
{
    7c8c:	b510      	push	{r4, lr}
	if((g_sys_cap.val.re_cap_rate > g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate - g_sys_cap.val.re_cap_rate_old)>0))
    7c8e:	4a21      	ldr	r2, [pc, #132]	; (7d14 <SOC_FLASH_Save+0x88>)
    7c90:	7c93      	ldrb	r3, [r2, #18]
    7c92:	7d12      	ldrb	r2, [r2, #20]
    7c94:	b2db      	uxtb	r3, r3
    7c96:	4293      	cmp	r3, r2
    7c98:	d91a      	bls.n	7cd0 <SOC_FLASH_Save+0x44>
    7c9a:	4a1e      	ldr	r2, [pc, #120]	; (7d14 <SOC_FLASH_Save+0x88>)
    7c9c:	7c93      	ldrb	r3, [r2, #18]
    7c9e:	7d12      	ldrb	r2, [r2, #20]
    7ca0:	1a9b      	subs	r3, r3, r2
    7ca2:	2b00      	cmp	r3, #0
    7ca4:	dd14      	ble.n	7cd0 <SOC_FLASH_Save+0x44>
	{
		cap_save_delay_cnt++;
    7ca6:	4b1c      	ldr	r3, [pc, #112]	; (7d18 <SOC_FLASH_Save+0x8c>)
    7ca8:	781b      	ldrb	r3, [r3, #0]
    7caa:	3301      	adds	r3, #1
    7cac:	b2db      	uxtb	r3, r3
		if(cap_save_delay_cnt >10)
    7cae:	2b0a      	cmp	r3, #10
    7cb0:	d802      	bhi.n	7cb8 <SOC_FLASH_Save+0x2c>
*****************************************************************************/
void SOC_FLASH_Save(void)
{
	if((g_sys_cap.val.re_cap_rate > g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate - g_sys_cap.val.re_cap_rate_old)>0))
	{
		cap_save_delay_cnt++;
    7cb2:	4a19      	ldr	r2, [pc, #100]	; (7d18 <SOC_FLASH_Save+0x8c>)
    7cb4:	7013      	strb	r3, [r2, #0]
    7cb6:	e00b      	b.n	7cd0 <SOC_FLASH_Save+0x44>
		if(cap_save_delay_cnt >10)
		{
			cap_save_delay_cnt =0;
    7cb8:	2200      	movs	r2, #0
    7cba:	4b17      	ldr	r3, [pc, #92]	; (7d18 <SOC_FLASH_Save+0x8c>)
    7cbc:	701a      	strb	r2, [r3, #0]

			g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    7cbe:	4b15      	ldr	r3, [pc, #84]	; (7d14 <SOC_FLASH_Save+0x88>)
    7cc0:	7c9a      	ldrb	r2, [r3, #18]
    7cc2:	b2d2      	uxtb	r2, r2
    7cc4:	751a      	strb	r2, [r3, #20]
			EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL,g_sys_cap.val.re_cap_rate,0);
    7cc6:	7c99      	ldrb	r1, [r3, #18]
    7cc8:	2200      	movs	r2, #0
    7cca:	2001      	movs	r0, #1
    7ccc:	4b13      	ldr	r3, [pc, #76]	; (7d1c <SOC_FLASH_Save+0x90>)
    7cce:	4798      	blx	r3
		}
	}
	if((g_sys_cap.val.re_cap_rate < g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate_old - g_sys_cap.val.re_cap_rate)>0))
    7cd0:	4a10      	ldr	r2, [pc, #64]	; (7d14 <SOC_FLASH_Save+0x88>)
    7cd2:	7c93      	ldrb	r3, [r2, #18]
    7cd4:	7d12      	ldrb	r2, [r2, #20]
    7cd6:	b2db      	uxtb	r3, r3
    7cd8:	4293      	cmp	r3, r2
    7cda:	d21a      	bcs.n	7d12 <SOC_FLASH_Save+0x86>
    7cdc:	4a0d      	ldr	r2, [pc, #52]	; (7d14 <SOC_FLASH_Save+0x88>)
    7cde:	7d13      	ldrb	r3, [r2, #20]
    7ce0:	7c92      	ldrb	r2, [r2, #18]
    7ce2:	1a9b      	subs	r3, r3, r2
    7ce4:	2b00      	cmp	r3, #0
    7ce6:	dd14      	ble.n	7d12 <SOC_FLASH_Save+0x86>
	{
		cap_save_delay_cnt ++;
    7ce8:	4b0b      	ldr	r3, [pc, #44]	; (7d18 <SOC_FLASH_Save+0x8c>)
    7cea:	781b      	ldrb	r3, [r3, #0]
    7cec:	3301      	adds	r3, #1
    7cee:	b2db      	uxtb	r3, r3
		if(cap_save_delay_cnt >10)
    7cf0:	2b0a      	cmp	r3, #10
    7cf2:	d802      	bhi.n	7cfa <SOC_FLASH_Save+0x6e>
			EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL,g_sys_cap.val.re_cap_rate,0);
		}
	}
	if((g_sys_cap.val.re_cap_rate < g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate_old - g_sys_cap.val.re_cap_rate)>0))
	{
		cap_save_delay_cnt ++;
    7cf4:	4a08      	ldr	r2, [pc, #32]	; (7d18 <SOC_FLASH_Save+0x8c>)
    7cf6:	7013      	strb	r3, [r2, #0]
    7cf8:	e00b      	b.n	7d12 <SOC_FLASH_Save+0x86>
		if(cap_save_delay_cnt >10)
		{
			cap_save_delay_cnt =0;
    7cfa:	2200      	movs	r2, #0
    7cfc:	4b06      	ldr	r3, [pc, #24]	; (7d18 <SOC_FLASH_Save+0x8c>)
    7cfe:	701a      	strb	r2, [r3, #0]
			g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    7d00:	4b04      	ldr	r3, [pc, #16]	; (7d14 <SOC_FLASH_Save+0x88>)
    7d02:	7c9a      	ldrb	r2, [r3, #18]
    7d04:	b2d2      	uxtb	r2, r2
    7d06:	751a      	strb	r2, [r3, #20]
			EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL,g_sys_cap.val.re_cap_rate,0);
    7d08:	7c99      	ldrb	r1, [r3, #18]
    7d0a:	2200      	movs	r2, #0
    7d0c:	2001      	movs	r0, #1
    7d0e:	4b03      	ldr	r3, [pc, #12]	; (7d1c <SOC_FLASH_Save+0x90>)
    7d10:	4798      	blx	r3
		}
	}
}
    7d12:	bd10      	pop	{r4, pc}
    7d14:	20000f68 	.word	0x20000f68
    7d18:	2000024f 	.word	0x2000024f
    7d1c:	00005ea9 	.word	0x00005ea9

00007d20 <BatCycleProc>:
NOTICE			: 3,:7%,1.
NOTICE          : :3V|50%,.:4.1V|50%.
DATE			: 2016/06/27
*****************************************************************************/
void BatCycleProc(void)
{
    7d20:	b510      	push	{r4, lr}
	uint8_t soc_rate;
	//
	if((nADC_CURRENT <CURRENT_DCH_05A)&&(g_sys_cap.val.cycle_record_flag ==0))
    7d22:	4b98      	ldr	r3, [pc, #608]	; (7f84 <BatCycleProc+0x264>)
    7d24:	2200      	movs	r2, #0
    7d26:	5e9b      	ldrsh	r3, [r3, r2]
    7d28:	335b      	adds	r3, #91	; 0x5b
    7d2a:	da36      	bge.n	7d9a <BatCycleProc+0x7a>
    7d2c:	4b96      	ldr	r3, [pc, #600]	; (7f88 <BatCycleProc+0x268>)
    7d2e:	7e1b      	ldrb	r3, [r3, #24]
    7d30:	2b00      	cmp	r3, #0
    7d32:	d132      	bne.n	7d9a <BatCycleProc+0x7a>
	{
		if(g_sys_cap.val.re_cap_rate_record <g_sys_cap.val.re_cap_rate)
    7d34:	4a94      	ldr	r2, [pc, #592]	; (7f88 <BatCycleProc+0x268>)
    7d36:	7d93      	ldrb	r3, [r2, #22]
    7d38:	7c92      	ldrb	r2, [r2, #18]
    7d3a:	b2db      	uxtb	r3, r3
    7d3c:	4293      	cmp	r3, r2
    7d3e:	d204      	bcs.n	7d4a <BatCycleProc+0x2a>
		{
			g_sys_cap.val.re_cap_rate_record = g_sys_cap.val.re_cap_rate;
    7d40:	4a91      	ldr	r2, [pc, #580]	; (7f88 <BatCycleProc+0x268>)
    7d42:	7c93      	ldrb	r3, [r2, #18]
    7d44:	b2db      	uxtb	r3, r3
    7d46:	7593      	strb	r3, [r2, #22]
    7d48:	e114      	b.n	7f74 <BatCycleProc+0x254>
		}
		else
		{
			//, -  ,1%
			soc_rate =g_sys_cap.val.re_cap_rate_record - g_sys_cap.val.re_cap_rate;
    7d4a:	498f      	ldr	r1, [pc, #572]	; (7f88 <BatCycleProc+0x268>)
    7d4c:	7d88      	ldrb	r0, [r1, #22]
    7d4e:	7c8b      	ldrb	r3, [r1, #18]
			g_sys_cap.val.re_cap_rate_sum += soc_rate;
    7d50:	7dca      	ldrb	r2, [r1, #23]
    7d52:	b252      	sxtb	r2, r2
    7d54:	1ad3      	subs	r3, r2, r3
    7d56:	18c3      	adds	r3, r0, r3
    7d58:	b25b      	sxtb	r3, r3
    7d5a:	75cb      	strb	r3, [r1, #23]
			g_sys_cap.val.re_cap_rate_record = g_sys_cap.val.re_cap_rate;
    7d5c:	7c8b      	ldrb	r3, [r1, #18]
    7d5e:	b2db      	uxtb	r3, r3
    7d60:	758b      	strb	r3, [r1, #22]
			//,,7%,.14%
			//,--
			if(g_sys_cap.val.re_cap_rate_sum >6)
    7d62:	7dcb      	ldrb	r3, [r1, #23]
    7d64:	b25b      	sxtb	r3, r3
    7d66:	2b06      	cmp	r3, #6
    7d68:	dc00      	bgt.n	7d6c <BatCycleProc+0x4c>
    7d6a:	e103      	b.n	7f74 <BatCycleProc+0x254>
			{
				if(g_sys_cap.val.re_cap_rate_sum >100)//,,
    7d6c:	7dcb      	ldrb	r3, [r1, #23]
    7d6e:	b25b      	sxtb	r3, r3
    7d70:	2b64      	cmp	r3, #100	; 0x64
    7d72:	dd01      	ble.n	7d78 <BatCycleProc+0x58>
				{
					g_sys_cap.val.re_cap_rate_sum =0;
    7d74:	2200      	movs	r2, #0
    7d76:	75ca      	strb	r2, [r1, #23]
				}
				//                soc_rate= g_sys_cap.val.re_cap_rate_sum/7;
				g_sys_cap.val.bat_cycle_cnt+= 1;
    7d78:	4c83      	ldr	r4, [pc, #524]	; (7f88 <BatCycleProc+0x268>)
    7d7a:	8ca3      	ldrh	r3, [r4, #36]	; 0x24
    7d7c:	3301      	adds	r3, #1
    7d7e:	b29b      	uxth	r3, r3
    7d80:	84a3      	strh	r3, [r4, #36]	; 0x24
				g_sys_cap.val.re_cap_rate_sum =0;//0
    7d82:	2300      	movs	r3, #0
    7d84:	75e3      	strb	r3, [r4, #23]
				EEPROM_Write_DATA(EEPROM_INDEX_CYCLE,g_sys_cap.val.bat_cycle_cnt,1);
    7d86:	8ca1      	ldrh	r1, [r4, #36]	; 0x24
    7d88:	b289      	uxth	r1, r1
    7d8a:	2201      	movs	r2, #1
    7d8c:	2004      	movs	r0, #4
    7d8e:	4b7f      	ldr	r3, [pc, #508]	; (7f8c <BatCycleProc+0x26c>)
    7d90:	4798      	blx	r3
				g_sys_cap.val.cycle_record_flag = g_sys_cap.val.re_cap_rate;//,,0
    7d92:	7ca3      	ldrb	r3, [r4, #18]
    7d94:	b2db      	uxtb	r3, r3
    7d96:	7623      	strb	r3, [r4, #24]
    7d98:	e002      	b.n	7da0 <BatCycleProc+0x80>
			}
		}
	}
	else
	{
		g_sys_cap.val.re_cap_rate_record =0;//0,
    7d9a:	2200      	movs	r2, #0
    7d9c:	4b7a      	ldr	r3, [pc, #488]	; (7f88 <BatCycleProc+0x268>)
    7d9e:	759a      	strb	r2, [r3, #22]
	}
	
	
	if(nADC_CURRENT >CUR_CHG_01C)
    7da0:	4b78      	ldr	r3, [pc, #480]	; (7f84 <BatCycleProc+0x264>)
    7da2:	2200      	movs	r2, #0
    7da4:	5e9b      	ldrsh	r3, [r3, r2]
    7da6:	2bb6      	cmp	r3, #182	; 0xb6
    7da8:	dc00      	bgt.n	7dac <BatCycleProc+0x8c>
    7daa:	e0e0      	b.n	7f6e <BatCycleProc+0x24e>
	{
		if(g_sys_cap.val.cycle_record_flag >0)
    7dac:	4a76      	ldr	r2, [pc, #472]	; (7f88 <BatCycleProc+0x268>)
    7dae:	7e12      	ldrb	r2, [r2, #24]
    7db0:	2a00      	cmp	r2, #0
    7db2:	d100      	bne.n	7db6 <BatCycleProc+0x96>
    7db4:	e0d3      	b.n	7f5e <BatCycleProc+0x23e>
		{
			//,10,,2.
			chg_record_cnt++;
    7db6:	4976      	ldr	r1, [pc, #472]	; (7f90 <BatCycleProc+0x270>)
    7db8:	880a      	ldrh	r2, [r1, #0]
    7dba:	3201      	adds	r2, #1
    7dbc:	b292      	uxth	r2, r2
    7dbe:	800a      	strh	r2, [r1, #0]
			if(chg_record_cnt >2400)  //240 = 1min
    7dc0:	2196      	movs	r1, #150	; 0x96
    7dc2:	0109      	lsls	r1, r1, #4
    7dc4:	428a      	cmp	r2, r1
    7dc6:	d800      	bhi.n	7dca <BatCycleProc+0xaa>
    7dc8:	e0c9      	b.n	7f5e <BatCycleProc+0x23e>
			{
				g_sys_cap.val.cycle_record_flag =0;
    7dca:	2200      	movs	r2, #0
    7dcc:	496e      	ldr	r1, [pc, #440]	; (7f88 <BatCycleProc+0x268>)
    7dce:	760a      	strb	r2, [r1, #24]
				chg_record_cnt =0;
    7dd0:	496f      	ldr	r1, [pc, #444]	; (7f90 <BatCycleProc+0x270>)
    7dd2:	800a      	strh	r2, [r1, #0]
    7dd4:	e0c3      	b.n	7f5e <BatCycleProc+0x23e>
	}
	
	//
	if(nADC_CURRENT <CURRENT_DCH_05A)
	{
		if(g_sys_cap.val.deep_cycle_rate_record <g_sys_cap.val.re_cap_rate)
    7dd6:	4a6c      	ldr	r2, [pc, #432]	; (7f88 <BatCycleProc+0x268>)
    7dd8:	7e53      	ldrb	r3, [r2, #25]
    7dda:	7c92      	ldrb	r2, [r2, #18]
    7ddc:	b2db      	uxtb	r3, r3
    7dde:	4293      	cmp	r3, r2
    7de0:	d203      	bcs.n	7dea <BatCycleProc+0xca>
		{
			g_sys_cap.val.deep_cycle_rate_record = g_sys_cap.val.re_cap_rate;
    7de2:	4a69      	ldr	r2, [pc, #420]	; (7f88 <BatCycleProc+0x268>)
    7de4:	7c93      	ldrb	r3, [r2, #18]
    7de6:	b2db      	uxtb	r3, r3
    7de8:	7653      	strb	r3, [r2, #25]
		}
		soc_rate = g_sys_cap.val.deep_cycle_rate_record -g_sys_cap.val.re_cap_rate;
    7dea:	4967      	ldr	r1, [pc, #412]	; (7f88 <BatCycleProc+0x268>)
    7dec:	7e4a      	ldrb	r2, [r1, #25]
    7dee:	7c88      	ldrb	r0, [r1, #18]
		g_sys_cap.val.deep_rate_sum += soc_rate;
    7df0:	7e8b      	ldrb	r3, [r1, #26]
    7df2:	189b      	adds	r3, r3, r2
    7df4:	1a1b      	subs	r3, r3, r0
    7df6:	b2db      	uxtb	r3, r3
    7df8:	768b      	strb	r3, [r1, #26]
		if(g_sys_cap.val.deep_rate_sum >50)
    7dfa:	7e8b      	ldrb	r3, [r1, #26]
    7dfc:	b2db      	uxtb	r3, r3
    7dfe:	2b32      	cmp	r3, #50	; 0x32
    7e00:	d90b      	bls.n	7e1a <BatCycleProc+0xfa>
		{
			g_sys_cap.val.deep_dch_cycle_cnt++;
    7e02:	8ccb      	ldrh	r3, [r1, #38]	; 0x26
    7e04:	3301      	adds	r3, #1
    7e06:	b29b      	uxth	r3, r3
    7e08:	84cb      	strh	r3, [r1, #38]	; 0x26
			g_sys_cap.val.deep_rate_sum =0;//20160815  AID 0
    7e0a:	2300      	movs	r3, #0
    7e0c:	768b      	strb	r3, [r1, #26]
			EEPROM_Write_DATA(EEPROM_INDEX_DEEP_DCH_CYCLE,g_sys_cap.val.deep_dch_cycle_cnt,1);
    7e0e:	8cc9      	ldrh	r1, [r1, #38]	; 0x26
    7e10:	b289      	uxth	r1, r1
    7e12:	2201      	movs	r2, #1
    7e14:	2006      	movs	r0, #6
    7e16:	4b5d      	ldr	r3, [pc, #372]	; (7f8c <BatCycleProc+0x26c>)
    7e18:	4798      	blx	r3
		if(nADC_CURRENT >CUR_CHG_01C)
		{
			g_sys_cap.val.deep_rate_sum =0;
		}
	}
	if(nADC_CELL_MIN <VCELL_DEEP_DCH)
    7e1a:	4b5e      	ldr	r3, [pc, #376]	; (7f94 <BatCycleProc+0x274>)
    7e1c:	881b      	ldrh	r3, [r3, #0]
    7e1e:	4a5e      	ldr	r2, [pc, #376]	; (7f98 <BatCycleProc+0x278>)
    7e20:	4293      	cmp	r3, r2
    7e22:	d821      	bhi.n	7e68 <BatCycleProc+0x148>
	{
		if(g_sys_cap.val.deep_dch_volt_delay <200)
    7e24:	4b58      	ldr	r3, [pc, #352]	; (7f88 <BatCycleProc+0x268>)
    7e26:	7edb      	ldrb	r3, [r3, #27]
    7e28:	b2db      	uxtb	r3, r3
    7e2a:	2bc7      	cmp	r3, #199	; 0xc7
    7e2c:	d804      	bhi.n	7e38 <BatCycleProc+0x118>
		{
			g_sys_cap.val.deep_dch_volt_delay++;
    7e2e:	4a56      	ldr	r2, [pc, #344]	; (7f88 <BatCycleProc+0x268>)
    7e30:	7ed3      	ldrb	r3, [r2, #27]
    7e32:	3301      	adds	r3, #1
    7e34:	b2db      	uxtb	r3, r3
    7e36:	76d3      	strb	r3, [r2, #27]
		}
		if(g_sys_cap.val.deep_dch_volt_delay>50)
    7e38:	4b53      	ldr	r3, [pc, #332]	; (7f88 <BatCycleProc+0x268>)
    7e3a:	7edb      	ldrb	r3, [r3, #27]
    7e3c:	b2db      	uxtb	r3, r3
    7e3e:	2b32      	cmp	r3, #50	; 0x32
    7e40:	d921      	bls.n	7e86 <BatCycleProc+0x166>
		{
			if(g_sys_cap.val.deep_dch_volt_delay <100)
    7e42:	4b51      	ldr	r3, [pc, #324]	; (7f88 <BatCycleProc+0x268>)
    7e44:	7edb      	ldrb	r3, [r3, #27]
    7e46:	b2db      	uxtb	r3, r3
    7e48:	2b63      	cmp	r3, #99	; 0x63
    7e4a:	d81c      	bhi.n	7e86 <BatCycleProc+0x166>
			{
				g_sys_cap.val.deep_dch_volt_delay = 200;
    7e4c:	4a4e      	ldr	r2, [pc, #312]	; (7f88 <BatCycleProc+0x268>)
    7e4e:	23c8      	movs	r3, #200	; 0xc8
    7e50:	76d3      	strb	r3, [r2, #27]
				g_sys_cap.val.deep_dch_cycle_cnt++;
    7e52:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
    7e54:	3301      	adds	r3, #1
    7e56:	b29b      	uxth	r3, r3
    7e58:	84d3      	strh	r3, [r2, #38]	; 0x26
				EEPROM_Write_DATA(EEPROM_INDEX_DEEP_DCH_CYCLE,g_sys_cap.val.deep_dch_cycle_cnt,1);
    7e5a:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
    7e5c:	b289      	uxth	r1, r1
    7e5e:	2201      	movs	r2, #1
    7e60:	2006      	movs	r0, #6
    7e62:	4b4a      	ldr	r3, [pc, #296]	; (7f8c <BatCycleProc+0x26c>)
    7e64:	4798      	blx	r3
    7e66:	e00e      	b.n	7e86 <BatCycleProc+0x166>
			}
		}
	}
	else
	{
		if(nADC_CELL_MIN >VCELL_DEEP_DCH_CLEAR)
    7e68:	4a4c      	ldr	r2, [pc, #304]	; (7f9c <BatCycleProc+0x27c>)
    7e6a:	4293      	cmp	r3, r2
    7e6c:	d903      	bls.n	7e76 <BatCycleProc+0x156>
		{
			g_sys_cap.val.deep_dch_volt_delay =0;
    7e6e:	2200      	movs	r2, #0
    7e70:	4b45      	ldr	r3, [pc, #276]	; (7f88 <BatCycleProc+0x268>)
    7e72:	76da      	strb	r2, [r3, #27]
    7e74:	e007      	b.n	7e86 <BatCycleProc+0x166>
		}
		else
		{
			if(g_sys_cap.val.deep_dch_volt_delay<200)
    7e76:	4b44      	ldr	r3, [pc, #272]	; (7f88 <BatCycleProc+0x268>)
    7e78:	7edb      	ldrb	r3, [r3, #27]
    7e7a:	b2db      	uxtb	r3, r3
    7e7c:	2bc7      	cmp	r3, #199	; 0xc7
    7e7e:	d802      	bhi.n	7e86 <BatCycleProc+0x166>
			{
				g_sys_cap.val.deep_dch_volt_delay =0;
    7e80:	2200      	movs	r2, #0
    7e82:	4b41      	ldr	r3, [pc, #260]	; (7f88 <BatCycleProc+0x268>)
    7e84:	76da      	strb	r2, [r3, #27]
			}
		}
	}
	//
	if(nADC_CURRENT >CUR_CHG_01C)
    7e86:	4b3f      	ldr	r3, [pc, #252]	; (7f84 <BatCycleProc+0x264>)
    7e88:	2200      	movs	r2, #0
    7e8a:	5e9b      	ldrsh	r3, [r3, r2]
    7e8c:	2bb6      	cmp	r3, #182	; 0xb6
    7e8e:	dd22      	ble.n	7ed6 <BatCycleProc+0x1b6>
	{
		if(g_sys_cap.val.deep_cycle_chg_record >g_sys_cap.val.re_cap_rate)
    7e90:	4a3d      	ldr	r2, [pc, #244]	; (7f88 <BatCycleProc+0x268>)
    7e92:	7f13      	ldrb	r3, [r2, #28]
    7e94:	7c92      	ldrb	r2, [r2, #18]
    7e96:	b2db      	uxtb	r3, r3
    7e98:	4293      	cmp	r3, r2
    7e9a:	d903      	bls.n	7ea4 <BatCycleProc+0x184>
		{
			g_sys_cap.val.deep_cycle_chg_record = g_sys_cap.val.re_cap_rate;
    7e9c:	4a3a      	ldr	r2, [pc, #232]	; (7f88 <BatCycleProc+0x268>)
    7e9e:	7c93      	ldrb	r3, [r2, #18]
    7ea0:	b2db      	uxtb	r3, r3
    7ea2:	7713      	strb	r3, [r2, #28]
		}
		soc_rate = g_sys_cap.val.re_cap_rate -g_sys_cap.val.deep_cycle_chg_record;
    7ea4:	4938      	ldr	r1, [pc, #224]	; (7f88 <BatCycleProc+0x268>)
    7ea6:	7c8a      	ldrb	r2, [r1, #18]
    7ea8:	7f08      	ldrb	r0, [r1, #28]
		g_sys_cap.val.deep_rate_chgsum += soc_rate;
    7eaa:	7f4b      	ldrb	r3, [r1, #29]
    7eac:	189b      	adds	r3, r3, r2
    7eae:	1a1b      	subs	r3, r3, r0
    7eb0:	b2db      	uxtb	r3, r3
    7eb2:	774b      	strb	r3, [r1, #29]
		if(g_sys_cap.val.deep_rate_chgsum >50)
    7eb4:	7f4b      	ldrb	r3, [r1, #29]
    7eb6:	b2db      	uxtb	r3, r3
    7eb8:	2b32      	cmp	r3, #50	; 0x32
    7eba:	d914      	bls.n	7ee6 <BatCycleProc+0x1c6>
		{
			g_sys_cap.val.deep_chg_cycle_cnt++;
    7ebc:	8d0b      	ldrh	r3, [r1, #40]	; 0x28
    7ebe:	3301      	adds	r3, #1
    7ec0:	b29b      	uxth	r3, r3
    7ec2:	850b      	strh	r3, [r1, #40]	; 0x28
			g_sys_cap.val.deep_rate_chgsum =0;//20160815  AID 0
    7ec4:	2300      	movs	r3, #0
    7ec6:	774b      	strb	r3, [r1, #29]
			EEPROM_Write_DATA(EEPROM_INDEX_DEEP_CHG_CYCLE,g_sys_cap.val.deep_chg_cycle_cnt,1);
    7ec8:	8d09      	ldrh	r1, [r1, #40]	; 0x28
    7eca:	b289      	uxth	r1, r1
    7ecc:	2201      	movs	r2, #1
    7ece:	2008      	movs	r0, #8
    7ed0:	4b2e      	ldr	r3, [pc, #184]	; (7f8c <BatCycleProc+0x26c>)
    7ed2:	4798      	blx	r3
    7ed4:	e007      	b.n	7ee6 <BatCycleProc+0x1c6>
		}
	}
	else
	{
		g_sys_cap.val.deep_cycle_chg_record =100;
    7ed6:	2164      	movs	r1, #100	; 0x64
    7ed8:	4a2b      	ldr	r2, [pc, #172]	; (7f88 <BatCycleProc+0x268>)
    7eda:	7711      	strb	r1, [r2, #28]
		if(nADC_CURRENT <CURRENT_DCH_05A)
    7edc:	335b      	adds	r3, #91	; 0x5b
    7ede:	da02      	bge.n	7ee6 <BatCycleProc+0x1c6>
		{
			g_sys_cap.val.deep_rate_chgsum =0;
    7ee0:	2200      	movs	r2, #0
    7ee2:	4b29      	ldr	r3, [pc, #164]	; (7f88 <BatCycleProc+0x268>)
    7ee4:	775a      	strb	r2, [r3, #29]
		}
	}
	
	if(nADC_CELL_MAX >VCELL_DEEP_HIGH_CHG)
    7ee6:	4b2e      	ldr	r3, [pc, #184]	; (7fa0 <BatCycleProc+0x280>)
    7ee8:	881b      	ldrh	r3, [r3, #0]
    7eea:	4a2e      	ldr	r2, [pc, #184]	; (7fa4 <BatCycleProc+0x284>)
    7eec:	4293      	cmp	r3, r2
    7eee:	d921      	bls.n	7f34 <BatCycleProc+0x214>
	{
		if(g_sys_cap.val.deep_chg_volt_delay <200)
    7ef0:	4b25      	ldr	r3, [pc, #148]	; (7f88 <BatCycleProc+0x268>)
    7ef2:	7f9b      	ldrb	r3, [r3, #30]
    7ef4:	b2db      	uxtb	r3, r3
    7ef6:	2bc7      	cmp	r3, #199	; 0xc7
    7ef8:	d804      	bhi.n	7f04 <BatCycleProc+0x1e4>
		{
			g_sys_cap.val.deep_chg_volt_delay++;
    7efa:	4a23      	ldr	r2, [pc, #140]	; (7f88 <BatCycleProc+0x268>)
    7efc:	7f93      	ldrb	r3, [r2, #30]
    7efe:	3301      	adds	r3, #1
    7f00:	b2db      	uxtb	r3, r3
    7f02:	7793      	strb	r3, [r2, #30]
		}
		if(g_sys_cap.val.deep_chg_volt_delay>50)
    7f04:	4b20      	ldr	r3, [pc, #128]	; (7f88 <BatCycleProc+0x268>)
    7f06:	7f9b      	ldrb	r3, [r3, #30]
    7f08:	b2db      	uxtb	r3, r3
    7f0a:	2b32      	cmp	r3, #50	; 0x32
    7f0c:	d939      	bls.n	7f82 <BatCycleProc+0x262>
		{
			if(g_sys_cap.val.deep_chg_volt_delay <100)
    7f0e:	4b1e      	ldr	r3, [pc, #120]	; (7f88 <BatCycleProc+0x268>)
    7f10:	7f9b      	ldrb	r3, [r3, #30]
    7f12:	b2db      	uxtb	r3, r3
    7f14:	2b63      	cmp	r3, #99	; 0x63
    7f16:	d834      	bhi.n	7f82 <BatCycleProc+0x262>
			{
				g_sys_cap.val.deep_chg_volt_delay = 200;
    7f18:	4a1b      	ldr	r2, [pc, #108]	; (7f88 <BatCycleProc+0x268>)
    7f1a:	23c8      	movs	r3, #200	; 0xc8
    7f1c:	7793      	strb	r3, [r2, #30]
				g_sys_cap.val.deep_chg_cycle_cnt++;
    7f1e:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    7f20:	3301      	adds	r3, #1
    7f22:	b29b      	uxth	r3, r3
    7f24:	8513      	strh	r3, [r2, #40]	; 0x28
				EEPROM_Write_DATA(EEPROM_INDEX_DEEP_CHG_CYCLE,g_sys_cap.val.deep_chg_cycle_cnt,1);
    7f26:	8d11      	ldrh	r1, [r2, #40]	; 0x28
    7f28:	b289      	uxth	r1, r1
    7f2a:	2201      	movs	r2, #1
    7f2c:	2008      	movs	r0, #8
    7f2e:	4b17      	ldr	r3, [pc, #92]	; (7f8c <BatCycleProc+0x26c>)
    7f30:	4798      	blx	r3
    7f32:	e026      	b.n	7f82 <BatCycleProc+0x262>
			}
		}
	}
	else
	{
		if(nADC_CELL_MAX <VCELL_DEEP_CHG_CLEAR)
    7f34:	4a1c      	ldr	r2, [pc, #112]	; (7fa8 <BatCycleProc+0x288>)
    7f36:	4293      	cmp	r3, r2
    7f38:	d803      	bhi.n	7f42 <BatCycleProc+0x222>
		{
			g_sys_cap.val.deep_chg_volt_delay =0;
    7f3a:	2200      	movs	r2, #0
    7f3c:	4b12      	ldr	r3, [pc, #72]	; (7f88 <BatCycleProc+0x268>)
    7f3e:	779a      	strb	r2, [r3, #30]
    7f40:	e01f      	b.n	7f82 <BatCycleProc+0x262>
		}
		else
		{
			if(g_sys_cap.val.deep_chg_volt_delay<200)
    7f42:	4b11      	ldr	r3, [pc, #68]	; (7f88 <BatCycleProc+0x268>)
    7f44:	7f9b      	ldrb	r3, [r3, #30]
    7f46:	b2db      	uxtb	r3, r3
    7f48:	2bc7      	cmp	r3, #199	; 0xc7
    7f4a:	d81a      	bhi.n	7f82 <BatCycleProc+0x262>
			{
				g_sys_cap.val.deep_chg_volt_delay =0;
    7f4c:	2200      	movs	r2, #0
    7f4e:	4b0e      	ldr	r3, [pc, #56]	; (7f88 <BatCycleProc+0x268>)
    7f50:	779a      	strb	r2, [r3, #30]
			}
		}
	}
    7f52:	e016      	b.n	7f82 <BatCycleProc+0x262>
			EEPROM_Write_DATA(EEPROM_INDEX_DEEP_DCH_CYCLE,g_sys_cap.val.deep_dch_cycle_cnt,1);
		}
	}
	else
	{
		g_sys_cap.val.deep_cycle_rate_record =0;
    7f54:	4b0c      	ldr	r3, [pc, #48]	; (7f88 <BatCycleProc+0x268>)
    7f56:	2200      	movs	r2, #0
    7f58:	765a      	strb	r2, [r3, #25]
		if(nADC_CURRENT >CUR_CHG_01C)
		{
			g_sys_cap.val.deep_rate_sum =0;
    7f5a:	769a      	strb	r2, [r3, #26]
    7f5c:	e75d      	b.n	7e1a <BatCycleProc+0xfa>
			}
		}
	}
	
	//
	if(nADC_CURRENT <CURRENT_DCH_05A)
    7f5e:	335b      	adds	r3, #91	; 0x5b
    7f60:	da00      	bge.n	7f64 <BatCycleProc+0x244>
    7f62:	e738      	b.n	7dd6 <BatCycleProc+0xb6>
    7f64:	e7f6      	b.n	7f54 <BatCycleProc+0x234>
			EEPROM_Write_DATA(EEPROM_INDEX_DEEP_DCH_CYCLE,g_sys_cap.val.deep_dch_cycle_cnt,1);
		}
	}
	else
	{
		g_sys_cap.val.deep_cycle_rate_record =0;
    7f66:	2200      	movs	r2, #0
    7f68:	4b07      	ldr	r3, [pc, #28]	; (7f88 <BatCycleProc+0x268>)
    7f6a:	765a      	strb	r2, [r3, #25]
    7f6c:	e755      	b.n	7e1a <BatCycleProc+0xfa>
			}
		}
	}
	
	//
	if(nADC_CURRENT <CURRENT_DCH_05A)
    7f6e:	335b      	adds	r3, #91	; 0x5b
    7f70:	daf9      	bge.n	7f66 <BatCycleProc+0x246>
    7f72:	e730      	b.n	7dd6 <BatCycleProc+0xb6>
	{
		g_sys_cap.val.re_cap_rate_record =0;//0,
	}
	
	
	if(nADC_CURRENT >CUR_CHG_01C)
    7f74:	4b03      	ldr	r3, [pc, #12]	; (7f84 <BatCycleProc+0x264>)
    7f76:	2200      	movs	r2, #0
    7f78:	5e9b      	ldrsh	r3, [r3, r2]
    7f7a:	2bb6      	cmp	r3, #182	; 0xb6
    7f7c:	dd00      	ble.n	7f80 <BatCycleProc+0x260>
    7f7e:	e715      	b.n	7dac <BatCycleProc+0x8c>
    7f80:	e729      	b.n	7dd6 <BatCycleProc+0xb6>
			{
				g_sys_cap.val.deep_chg_volt_delay =0;
			}
		}
	}
    7f82:	bd10      	pop	{r4, pc}
    7f84:	20000fca 	.word	0x20000fca
    7f88:	20000f68 	.word	0x20000f68
    7f8c:	00005ea9 	.word	0x00005ea9
    7f90:	20000254 	.word	0x20000254
    7f94:	20000f62 	.word	0x20000f62
    7f98:	00002665 	.word	0x00002665
    7f9c:	00002cc9 	.word	0x00002cc9
    7fa0:	20000f9c 	.word	0x20000f9c
    7fa4:	00003479 	.word	0x00003479
    7fa8:	00002f5b 	.word	0x00002f5b

00007fac <NormalCapacityProc>:
OUTPUT			: None
NOTICE			: 
DATE			: 2016/06/24
*****************************************************************************/
void NormalCapacityProc(void)
{
    7fac:	b570      	push	{r4, r5, r6, lr}
	static bool  power_first_flag = false;

	uint32_t capacity_volt;
	uint32_t temp = 0;
	//
	if(Total_VBAT > 6553)
    7fae:	4b47      	ldr	r3, [pc, #284]	; (80cc <NormalCapacityProc+0x120>)
    7fb0:	881b      	ldrh	r3, [r3, #0]
    7fb2:	4a47      	ldr	r2, [pc, #284]	; (80d0 <NormalCapacityProc+0x124>)
    7fb4:	4293      	cmp	r3, r2
    7fb6:	d92a      	bls.n	800e <NormalCapacityProc+0x62>
	{
		if((power_first_flag == false) && (afe_flags.val.afe_uv_flag == 0))
    7fb8:	4a46      	ldr	r2, [pc, #280]	; (80d4 <NormalCapacityProc+0x128>)
    7fba:	7812      	ldrb	r2, [r2, #0]
    7fbc:	2a00      	cmp	r2, #0
    7fbe:	d126      	bne.n	800e <NormalCapacityProc+0x62>
    7fc0:	4a45      	ldr	r2, [pc, #276]	; (80d8 <NormalCapacityProc+0x12c>)
    7fc2:	7852      	ldrb	r2, [r2, #1]
    7fc4:	07d2      	lsls	r2, r2, #31
    7fc6:	d422      	bmi.n	800e <NormalCapacityProc+0x62>
		{
			if(flash_flags.val.re_cap_update_flag == 0)
    7fc8:	4a44      	ldr	r2, [pc, #272]	; (80dc <NormalCapacityProc+0x130>)
    7fca:	7812      	ldrb	r2, [r2, #0]
    7fcc:	07d2      	lsls	r2, r2, #31
    7fce:	d411      	bmi.n	7ff4 <NormalCapacityProc+0x48>
			{
				// 6553 = 2.0V   8519 = 2.6V  13762 = 4.2V  SUB = 73400/100 = 52
				//
				capacity_volt = (uint32_t)Total_VBAT * 5000 / 16384;
				g_sys_cap.val.re_cap_rate = VbatToSoc((uint16_t)capacity_volt);
    7fd0:	4843      	ldr	r0, [pc, #268]	; (80e0 <NormalCapacityProc+0x134>)
    7fd2:	4358      	muls	r0, r3
    7fd4:	0b80      	lsrs	r0, r0, #14
    7fd6:	4b43      	ldr	r3, [pc, #268]	; (80e4 <NormalCapacityProc+0x138>)
    7fd8:	4798      	blx	r3
    7fda:	4c43      	ldr	r4, [pc, #268]	; (80e8 <NormalCapacityProc+0x13c>)
    7fdc:	74a0      	strb	r0, [r4, #18]

				EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL, g_sys_cap.val.re_cap_rate, 0);
    7fde:	7ca1      	ldrb	r1, [r4, #18]
    7fe0:	2200      	movs	r2, #0
    7fe2:	2001      	movs	r0, #1
    7fe4:	4b41      	ldr	r3, [pc, #260]	; (80ec <NormalCapacityProc+0x140>)
    7fe6:	4798      	blx	r3
				g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    7fe8:	7ca3      	ldrb	r3, [r4, #18]
    7fea:	b2db      	uxtb	r3, r3
    7fec:	7523      	strb	r3, [r4, #20]
				g_sys_cap.val.re_cap_rate_old2 = g_sys_cap.val.re_cap_rate;   //soc20161010zzysoc3
    7fee:	7ca3      	ldrb	r3, [r4, #18]
    7ff0:	b2db      	uxtb	r3, r3
    7ff2:	7563      	strb	r3, [r4, #21]
			}
			temp = g_sys_cap.val.re_cap_rate;
    7ff4:	4c3c      	ldr	r4, [pc, #240]	; (80e8 <NormalCapacityProc+0x13c>)
    7ff6:	7ca0      	ldrb	r0, [r4, #18]
			temp = temp * g_sys_cap.val.full_cap / 100;
    7ff8:	8823      	ldrh	r3, [r4, #0]
    7ffa:	4358      	muls	r0, r3
			//	        	temp = ~temp;  // 
			//	        	temp+=1;

			g_sys_cap.val.cap_val = temp;
    7ffc:	2164      	movs	r1, #100	; 0x64
    7ffe:	4b3c      	ldr	r3, [pc, #240]	; (80f0 <NormalCapacityProc+0x144>)
    8000:	4798      	blx	r3
    8002:	6060      	str	r0, [r4, #4]
			g_sys_cap.val.cap_val3 = 0 ;        //soc20161010zzysoc4
    8004:	2300      	movs	r3, #0
    8006:	60e3      	str	r3, [r4, #12]
			power_first_flag = true;
    8008:	2201      	movs	r2, #1
    800a:	4b32      	ldr	r3, [pc, #200]	; (80d4 <NormalCapacityProc+0x128>)
    800c:	701a      	strb	r2, [r3, #0]
		}
	}

	Cap_Update_Check();//
    800e:	4b39      	ldr	r3, [pc, #228]	; (80f4 <NormalCapacityProc+0x148>)
    8010:	4798      	blx	r3

	FullCap_Update();//
    8012:	4b39      	ldr	r3, [pc, #228]	; (80f8 <NormalCapacityProc+0x14c>)
    8014:	4798      	blx	r3

	// 
	if(Total_VBAT > 6553)
    8016:	4b2d      	ldr	r3, [pc, #180]	; (80cc <NormalCapacityProc+0x120>)
    8018:	881a      	ldrh	r2, [r3, #0]
    801a:	4b2d      	ldr	r3, [pc, #180]	; (80d0 <NormalCapacityProc+0x124>)
    801c:	429a      	cmp	r2, r3
    801e:	d93c      	bls.n	809a <NormalCapacityProc+0xee>
	{
		if(g_sys_cap.val.cap_val > g_sys_cap.val.full_cap)
    8020:	4b31      	ldr	r3, [pc, #196]	; (80e8 <NormalCapacityProc+0x13c>)
    8022:	685a      	ldr	r2, [r3, #4]
    8024:	881b      	ldrh	r3, [r3, #0]
    8026:	b29b      	uxth	r3, r3
    8028:	429a      	cmp	r2, r3
    802a:	dd03      	ble.n	8034 <NormalCapacityProc+0x88>
		{
			g_sys_cap.val.cap_val = g_sys_cap.val.full_cap;
    802c:	4a2e      	ldr	r2, [pc, #184]	; (80e8 <NormalCapacityProc+0x13c>)
    802e:	8813      	ldrh	r3, [r2, #0]
    8030:	b29b      	uxth	r3, r3
    8032:	6053      	str	r3, [r2, #4]
		}
		if(afe_flags.val.afe_uv_flag == true)
    8034:	4b28      	ldr	r3, [pc, #160]	; (80d8 <NormalCapacityProc+0x12c>)
    8036:	785b      	ldrb	r3, [r3, #1]
    8038:	07db      	lsls	r3, r3, #31
    803a:	d50b      	bpl.n	8054 <NormalCapacityProc+0xa8>
		{
			//soc20161009zzysoc2
			uv_cap_val = g_sys_cap.val.cap_val ;
    803c:	4b2a      	ldr	r3, [pc, #168]	; (80e8 <NormalCapacityProc+0x13c>)
    803e:	6859      	ldr	r1, [r3, #4]
    8040:	4a2e      	ldr	r2, [pc, #184]	; (80fc <NormalCapacityProc+0x150>)
    8042:	6011      	str	r1, [r2, #0]
			g_sys_cap.val.cap_val = 0;//soc20161009zzysoc2
    8044:	2200      	movs	r2, #0
    8046:	605a      	str	r2, [r3, #4]
			g_sys_cap.val.re_cap_rate_old2 = g_sys_cap.val.re_cap_rate;////soc20161010zzysoc3
    8048:	7c9a      	ldrb	r2, [r3, #18]
    804a:	b2d2      	uxtb	r2, r2
    804c:	755a      	strb	r2, [r3, #21]
			uv_re_cap_rate = g_sys_cap.val.re_cap_rate ;
    804e:	7c9a      	ldrb	r2, [r3, #18]
    8050:	4b2b      	ldr	r3, [pc, #172]	; (8100 <NormalCapacityProc+0x154>)
    8052:	701a      	strb	r2, [r3, #0]
			//   temp =  uv_cap_val  ;
			//   temp *= 100;
			//   temp = (UCHAR)(temp/ g_sys_cap.val.full_cap);
			//    uv_re_cap_rate  = g_sys_cap.val.re_cap_rate + temp - g_sys_cap.val.re_cap_rate_old2;
		}
		temp = g_sys_cap.val.cap_val;
    8054:	4d24      	ldr	r5, [pc, #144]	; (80e8 <NormalCapacityProc+0x13c>)
    8056:	6868      	ldr	r0, [r5, #4]
		temp *= 100;
		temp   = (uint8_t)(temp / g_sys_cap.val.full_cap);
    8058:	8829      	ldrh	r1, [r5, #0]
    805a:	b289      	uxth	r1, r1
		g_sys_cap.val.re_cap_rate  = g_sys_cap.val.re_cap_rate + temp - g_sys_cap.val.re_cap_rate_old2;
    805c:	7cac      	ldrb	r4, [r5, #18]
    805e:	b2e4      	uxtb	r4, r4
    8060:	2364      	movs	r3, #100	; 0x64
    8062:	4358      	muls	r0, r3
    8064:	4b22      	ldr	r3, [pc, #136]	; (80f0 <NormalCapacityProc+0x144>)
    8066:	4798      	blx	r3
    8068:	b2c0      	uxtb	r0, r0
    806a:	7d6b      	ldrb	r3, [r5, #21]
    806c:	1ae4      	subs	r4, r4, r3
    806e:	1904      	adds	r4, r0, r4
    8070:	b2e4      	uxtb	r4, r4
    8072:	74ac      	strb	r4, [r5, #18]
		g_sys_cap.val.re_cap_rate_old2 = temp;                              //soc20161010zzysoc3
    8074:	7568      	strb	r0, [r5, #21]
		if( (g_sys_cap.val.re_cap_rate > 200) || (g_sys_cap.val.cap_val == 0 ) ) //
    8076:	7cab      	ldrb	r3, [r5, #18]
    8078:	b2db      	uxtb	r3, r3
    807a:	2bc8      	cmp	r3, #200	; 0xc8
    807c:	d802      	bhi.n	8084 <NormalCapacityProc+0xd8>
    807e:	686b      	ldr	r3, [r5, #4]
    8080:	2b00      	cmp	r3, #0
    8082:	d102      	bne.n	808a <NormalCapacityProc+0xde>
		{
			g_sys_cap.val.re_cap_rate = 0;
    8084:	2200      	movs	r2, #0
    8086:	4b18      	ldr	r3, [pc, #96]	; (80e8 <NormalCapacityProc+0x13c>)
    8088:	749a      	strb	r2, [r3, #18]
		}
		if( g_sys_cap.val.re_cap_rate > 100 )//100
    808a:	4b17      	ldr	r3, [pc, #92]	; (80e8 <NormalCapacityProc+0x13c>)
    808c:	7c9b      	ldrb	r3, [r3, #18]
    808e:	b2db      	uxtb	r3, r3
    8090:	2b64      	cmp	r3, #100	; 0x64
    8092:	d902      	bls.n	809a <NormalCapacityProc+0xee>
		{
			g_sys_cap.val.re_cap_rate = 100;
    8094:	2264      	movs	r2, #100	; 0x64
    8096:	4b14      	ldr	r3, [pc, #80]	; (80e8 <NormalCapacityProc+0x13c>)
    8098:	749a      	strb	r2, [r3, #18]
		}
	}

	//1
	if(g_sys_cap.val.cycle_record_flag != 0)
    809a:	4b13      	ldr	r3, [pc, #76]	; (80e8 <NormalCapacityProc+0x13c>)
    809c:	7e1b      	ldrb	r3, [r3, #24]
    809e:	2b00      	cmp	r3, #0
    80a0:	d00e      	beq.n	80c0 <NormalCapacityProc+0x114>
	{
		if((g_sys_cap.val.cycle_record_flag < g_sys_cap.val.re_cap_rate) && ((g_sys_cap.val.re_cap_rate -  g_sys_cap.val.cycle_record_flag) > 7))
    80a2:	4a11      	ldr	r2, [pc, #68]	; (80e8 <NormalCapacityProc+0x13c>)
    80a4:	7e13      	ldrb	r3, [r2, #24]
    80a6:	7c92      	ldrb	r2, [r2, #18]
    80a8:	b2db      	uxtb	r3, r3
    80aa:	4293      	cmp	r3, r2
    80ac:	d208      	bcs.n	80c0 <NormalCapacityProc+0x114>
    80ae:	4a0e      	ldr	r2, [pc, #56]	; (80e8 <NormalCapacityProc+0x13c>)
    80b0:	7c93      	ldrb	r3, [r2, #18]
    80b2:	7e12      	ldrb	r2, [r2, #24]
    80b4:	1a9b      	subs	r3, r3, r2
    80b6:	2b07      	cmp	r3, #7
    80b8:	dd02      	ble.n	80c0 <NormalCapacityProc+0x114>
		{
			g_sys_cap.val.cycle_record_flag = 0;
    80ba:	2200      	movs	r2, #0
    80bc:	4b0a      	ldr	r3, [pc, #40]	; (80e8 <NormalCapacityProc+0x13c>)
    80be:	761a      	strb	r2, [r3, #24]
		}
	}

	SOC_FLASH_Save();
    80c0:	4b10      	ldr	r3, [pc, #64]	; (8104 <NormalCapacityProc+0x158>)
    80c2:	4798      	blx	r3
	BatCycleProc();
    80c4:	4b10      	ldr	r3, [pc, #64]	; (8108 <NormalCapacityProc+0x15c>)
    80c6:	4798      	blx	r3
}
    80c8:	bd70      	pop	{r4, r5, r6, pc}
    80ca:	46c0      	nop			; (mov r8, r8)
    80cc:	20000f60 	.word	0x20000f60
    80d0:	00001999 	.word	0x00001999
    80d4:	20000249 	.word	0x20000249
    80d8:	2000113c 	.word	0x2000113c
    80dc:	20001138 	.word	0x20001138
    80e0:	00001388 	.word	0x00001388
    80e4:	00007761 	.word	0x00007761
    80e8:	20000f68 	.word	0x20000f68
    80ec:	00005ea9 	.word	0x00005ea9
    80f0:	0000a841 	.word	0x0000a841
    80f4:	000077b1 	.word	0x000077b1
    80f8:	00007aed 	.word	0x00007aed
    80fc:	2000025c 	.word	0x2000025c
    8100:	20000256 	.word	0x20000256
    8104:	00007c8d 	.word	0x00007c8d
    8108:	00007d21 	.word	0x00007d21

0000810c <ADIRQ2_Extint_Callback>:
static void Configure_Extint_ADIRQ2(void);
static void Configure_Extint_Callbacks_ADIRQ2(void);

void ADIRQ2_Extint_Callback(void)
{
	sys_flags.val.afe_adirq2_flag =1;
    810c:	4a02      	ldr	r2, [pc, #8]	; (8118 <ADIRQ2_Extint_Callback+0xc>)
    810e:	7851      	ldrb	r1, [r2, #1]
    8110:	2301      	movs	r3, #1
    8112:	430b      	orrs	r3, r1
    8114:	7053      	strb	r3, [r2, #1]
}
    8116:	4770      	bx	lr
    8118:	20000fcc 	.word	0x20000fcc

0000811c <SPI_Write_Buff>:
  * @param  uint8_t *buff,uint16_t length
  * @retval None
  */

void SPI_Write_Buff(uint8_t *buff,uint16_t length)
{
    811c:	b510      	push	{r4, lr}
    811e:	000a      	movs	r2, r1
	spi_write_buffer_wait(&spi_master_instance, buff, length);
    8120:	0001      	movs	r1, r0
    8122:	4802      	ldr	r0, [pc, #8]	; (812c <SPI_Write_Buff+0x10>)
    8124:	4b02      	ldr	r3, [pc, #8]	; (8130 <SPI_Write_Buff+0x14>)
    8126:	4798      	blx	r3
}
    8128:	bd10      	pop	{r4, pc}
    812a:	46c0      	nop			; (mov r8, r8)
    812c:	20000e50 	.word	0x20000e50
    8130:	00009d4d 	.word	0x00009d4d

00008134 <SPI_Read_Buff>:
  * @param  uint8_t *buff,uint16_t length
  * @retval None
  */

void SPI_Read_Buff(uint8_t *buff,uint16_t length)
{
    8134:	b510      	push	{r4, lr}
    8136:	000a      	movs	r2, r1
	spi_read_buffer_wait(&spi_master_instance, buff, length,0x00);
    8138:	2300      	movs	r3, #0
    813a:	0001      	movs	r1, r0
    813c:	4801      	ldr	r0, [pc, #4]	; (8144 <SPI_Read_Buff+0x10>)
    813e:	4c02      	ldr	r4, [pc, #8]	; (8148 <SPI_Read_Buff+0x14>)
    8140:	47a0      	blx	r4
}
    8142:	bd10      	pop	{r4, pc}
    8144:	20000e50 	.word	0x20000e50
    8148:	00009b61 	.word	0x00009b61

0000814c <SPI_Slave_Low>:
  * @param  None
  * @retval None
  */

void SPI_Slave_Low(void)
{
    814c:	b510      	push	{r4, lr}
	spi_select_slave(&spi_master_instance, &slave, true);
    814e:	2201      	movs	r2, #1
    8150:	4902      	ldr	r1, [pc, #8]	; (815c <SPI_Slave_Low+0x10>)
    8152:	4803      	ldr	r0, [pc, #12]	; (8160 <SPI_Slave_Low+0x14>)
    8154:	4b03      	ldr	r3, [pc, #12]	; (8164 <SPI_Slave_Low+0x18>)
    8156:	4798      	blx	r3
}
    8158:	bd10      	pop	{r4, pc}
    815a:	46c0      	nop			; (mov r8, r8)
    815c:	20000e5c 	.word	0x20000e5c
    8160:	20000e50 	.word	0x20000e50
    8164:	00009c59 	.word	0x00009c59

00008168 <Configure_Spi_Master>:
  * @param  None
  * @retval None
  */

void Configure_Spi_Master(void)
{
    8168:	b5f0      	push	{r4, r5, r6, r7, lr}
    816a:	4647      	mov	r7, r8
    816c:	b480      	push	{r7}
    816e:	b092      	sub	sp, #72	; 0x48
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    8170:	4c45      	ldr	r4, [pc, #276]	; (8288 <Configure_Spi_Master+0x120>)
    8172:	2311      	movs	r3, #17
    8174:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
    8176:	2300      	movs	r3, #0
    8178:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    817a:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    817c:	2201      	movs	r2, #1
    817e:	4669      	mov	r1, sp
    8180:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    8182:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    8184:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    8186:	2011      	movs	r0, #17
    8188:	4b40      	ldr	r3, [pc, #256]	; (828c <Configure_Spi_Master+0x124>)
    818a:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    818c:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    818e:	09da      	lsrs	r2, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    8190:	2100      	movs	r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8192:	2a00      	cmp	r2, #0
    8194:	d105      	bne.n	81a2 <Configure_Spi_Master+0x3a>
		return &(ports[port_index]->Group[group_index]);
    8196:	0959      	lsrs	r1, r3, #5
    8198:	01c9      	lsls	r1, r1, #7
    819a:	2282      	movs	r2, #130	; 0x82
    819c:	05d2      	lsls	r2, r2, #23
    819e:	4694      	mov	ip, r2
    81a0:	4461      	add	r1, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    81a2:	221f      	movs	r2, #31
    81a4:	4013      	ands	r3, r2
    81a6:	3a1e      	subs	r2, #30
    81a8:	0010      	movs	r0, r2
    81aa:	4098      	lsls	r0, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    81ac:	6188      	str	r0, [r1, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    81ae:	ac04      	add	r4, sp, #16
    81b0:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    81b2:	2300      	movs	r3, #0
    81b4:	9305      	str	r3, [sp, #20]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    81b6:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    81b8:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    81ba:	74a2      	strb	r2, [r4, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    81bc:	74e2      	strb	r2, [r4, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    81be:	7523      	strb	r3, [r4, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    81c0:	3223      	adds	r2, #35	; 0x23
    81c2:	54a3      	strb	r3, [r4, r2]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    81c4:	3a18      	subs	r2, #24
    81c6:	2100      	movs	r1, #0
    81c8:	a80a      	add	r0, sp, #40	; 0x28
    81ca:	4b31      	ldr	r3, [pc, #196]	; (8290 <Configure_Spi_Master+0x128>)
    81cc:	4798      	blx	r3

	/* Master config defaults */
	config->mode_specific.master.baudrate = 100000;
    81ce:	4b31      	ldr	r3, [pc, #196]	; (8294 <Configure_Spi_Master+0x12c>)
    81d0:	61a3      	str	r3, [r4, #24]
	spi_slave_inst_get_config_defaults(&slave_dev_config);
	slave_dev_config.ss_pin = CONF_MASTER_SS_PIN;
	spi_attach_slave(&slave, &slave_dev_config);
	
	spi_get_config_defaults(&config_spi_master);
	config_spi_master.transfer_mode = SPI_TRANSFER_MODE_1;
    81d2:	2380      	movs	r3, #128	; 0x80
    81d4:	055b      	lsls	r3, r3, #21
    81d6:	60a3      	str	r3, [r4, #8]
	config_spi_master.mux_setting = CONF_MASTER_MUX_SETTING;
    81d8:	2380      	movs	r3, #128	; 0x80
    81da:	025b      	lsls	r3, r3, #9
    81dc:	60e3      	str	r3, [r4, #12]
	config_spi_master.pinmux_pad0 = CONF_MASTER_PINMUX_PAD0;
    81de:	4b2e      	ldr	r3, [pc, #184]	; (8298 <Configure_Spi_Master+0x130>)
    81e0:	62a3      	str	r3, [r4, #40]	; 0x28
	config_spi_master.pinmux_pad1 = CONF_MASTER_PINMUX_PAD1;
    81e2:	2301      	movs	r3, #1
    81e4:	425b      	negs	r3, r3
    81e6:	62e3      	str	r3, [r4, #44]	; 0x2c
	config_spi_master.pinmux_pad2 = CONF_MASTER_PINMUX_PAD2;
    81e8:	4b2c      	ldr	r3, [pc, #176]	; (829c <Configure_Spi_Master+0x134>)
    81ea:	6323      	str	r3, [r4, #48]	; 0x30
	config_spi_master.pinmux_pad3 = CONF_MASTER_PINMUX_PAD3;
    81ec:	4b2c      	ldr	r3, [pc, #176]	; (82a0 <Configure_Spi_Master+0x138>)
    81ee:	6363      	str	r3, [r4, #52]	; 0x34
	
	spi_init(&spi_master_instance, CONF_MASTER_SPI_MODULE, &config_spi_master);
    81f0:	4d2c      	ldr	r5, [pc, #176]	; (82a4 <Configure_Spi_Master+0x13c>)
    81f2:	0022      	movs	r2, r4
    81f4:	492c      	ldr	r1, [pc, #176]	; (82a8 <Configure_Spi_Master+0x140>)
    81f6:	0028      	movs	r0, r5
    81f8:	4b2c      	ldr	r3, [pc, #176]	; (82ac <Configure_Spi_Master+0x144>)
    81fa:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    81fc:	682a      	ldr	r2, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    81fe:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
    8200:	2b00      	cmp	r3, #0
    8202:	d1fc      	bne.n	81fe <Configure_Spi_Master+0x96>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    8204:	6811      	ldr	r1, [r2, #0]
    8206:	3302      	adds	r3, #2
    8208:	430b      	orrs	r3, r1
    820a:	6013      	str	r3, [r2, #0]
	spi_enable(&spi_master_instance);
	SPI_Slave_Low();
    820c:	4b28      	ldr	r3, [pc, #160]	; (82b0 <Configure_Spi_Master+0x148>)
    820e:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    8210:	ac03      	add	r4, sp, #12
    8212:	2500      	movs	r5, #0
    8214:	7025      	strb	r5, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
	config->powersave  = false;
    8216:	70a5      	strb	r5, [r4, #2]
	
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	pin_conf.direction = PORT_PIN_DIR_INPUT;
	pin_conf.input_pull = PORT_PIN_PULL_NONE;
    8218:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(SDI_PIN, &pin_conf);
    821a:	0021      	movs	r1, r4
    821c:	2030      	movs	r0, #48	; 0x30
    821e:	4b1b      	ldr	r3, [pc, #108]	; (828c <Configure_Spi_Master+0x124>)
    8220:	4698      	mov	r8, r3
    8222:	4798      	blx	r3
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    8224:	2701      	movs	r7, #1
    8226:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(SHDN, &pin_conf);
    8228:	0021      	movs	r1, r4
    822a:	2007      	movs	r0, #7
    822c:	47c0      	blx	r8
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    822e:	2682      	movs	r6, #130	; 0x82
    8230:	05f6      	lsls	r6, r6, #23
    8232:	2380      	movs	r3, #128	; 0x80
    8234:	61b3      	str	r3, [r6, #24]
	port_pin_set_output_level(SHDN, true);

	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    8236:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(STB, &pin_conf);
    8238:	0021      	movs	r1, r4
    823a:	200a      	movs	r0, #10
    823c:	47c0      	blx	r8
    823e:	2380      	movs	r3, #128	; 0x80
    8240:	00db      	lsls	r3, r3, #3
    8242:	61b3      	str	r3, [r6, #24]
	port_pin_set_output_level(STB, true);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    8244:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(VPC, &pin_conf);
    8246:	0021      	movs	r1, r4
    8248:	2031      	movs	r0, #49	; 0x31
    824a:	47c0      	blx	r8
	} else {
		port_base->OUTCLR.reg = pin_mask;
    824c:	3680      	adds	r6, #128	; 0x80
    824e:	2380      	movs	r3, #128	; 0x80
    8250:	029b      	lsls	r3, r3, #10
    8252:	6173      	str	r3, [r6, #20]
}

void Configure_Extint_ADIRQ2(void)
{
	struct extint_chan_conf config_extint_chan;
	extint_chan_get_config_defaults(&config_extint_chan);
    8254:	4668      	mov	r0, sp
    8256:	4b17      	ldr	r3, [pc, #92]	; (82b4 <Configure_Spi_Master+0x14c>)
    8258:	4798      	blx	r3
	config_extint_chan.gpio_pin           = ADIRQ2_EIC_PIN;
    825a:	230d      	movs	r3, #13
    825c:	9300      	str	r3, [sp, #0]
	config_extint_chan.gpio_pin_mux       = ADIRQ2_EIC_MUX;
    825e:	9501      	str	r5, [sp, #4]
	config_extint_chan.gpio_pin_pull      = ADIRQ2_EIC_PULL_UP;
    8260:	466b      	mov	r3, sp
    8262:	721d      	strb	r5, [r3, #8]
	config_extint_chan.detection_criteria = ADIRQ2_EIC_DETECT;
    8264:	72df      	strb	r7, [r3, #11]
	extint_chan_set_config(ADIRQ2_EIC_LINE, &config_extint_chan);
    8266:	4669      	mov	r1, sp
    8268:	200d      	movs	r0, #13
    826a:	4b13      	ldr	r3, [pc, #76]	; (82b8 <Configure_Spi_Master+0x150>)
    826c:	4798      	blx	r3

}

void Configure_Extint_Callbacks_ADIRQ2(void)
{
	extint_register_callback(ADIRQ2_Extint_Callback,	ADIRQ2_EIC_LINE,	EXTINT_CALLBACK_TYPE_DETECT);
    826e:	2200      	movs	r2, #0
    8270:	210d      	movs	r1, #13
    8272:	4812      	ldr	r0, [pc, #72]	; (82bc <Configure_Spi_Master+0x154>)
    8274:	4b12      	ldr	r3, [pc, #72]	; (82c0 <Configure_Spi_Master+0x158>)
    8276:	4798      	blx	r3
	extint_chan_enable_callback(ADIRQ2_EIC_LINE,	EXTINT_CALLBACK_TYPE_DETECT);
    8278:	2100      	movs	r1, #0
    827a:	200d      	movs	r0, #13
    827c:	4b11      	ldr	r3, [pc, #68]	; (82c4 <Configure_Spi_Master+0x15c>)
    827e:	4798      	blx	r3

	
	Configure_Extint_ADIRQ2();
	Configure_Extint_Callbacks_ADIRQ2();
	
}
    8280:	b012      	add	sp, #72	; 0x48
    8282:	bc04      	pop	{r2}
    8284:	4690      	mov	r8, r2
    8286:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8288:	20000e5c 	.word	0x20000e5c
    828c:	00009579 	.word	0x00009579
    8290:	0000ab8b 	.word	0x0000ab8b
    8294:	000186a0 	.word	0x000186a0
    8298:	00100002 	.word	0x00100002
    829c:	00120002 	.word	0x00120002
    82a0:	00130002 	.word	0x00130002
    82a4:	20000e50 	.word	0x20000e50
    82a8:	42000800 	.word	0x42000800
    82ac:	00009839 	.word	0x00009839
    82b0:	0000814d 	.word	0x0000814d
    82b4:	000091d1 	.word	0x000091d1
    82b8:	000091e5 	.word	0x000091e5
    82bc:	0000810d 	.word	0x0000810d
    82c0:	00009059 	.word	0x00009059
    82c4:	00009085 	.word	0x00009085

000082c8 <SPI_Slave_High>:
  * @param  None
  * @retval None
  */

void SPI_Slave_High(void)
{
    82c8:	b510      	push	{r4, lr}
	spi_select_slave(&spi_master_instance, &slave, false);
    82ca:	2200      	movs	r2, #0
    82cc:	4902      	ldr	r1, [pc, #8]	; (82d8 <SPI_Slave_High+0x10>)
    82ce:	4803      	ldr	r0, [pc, #12]	; (82dc <SPI_Slave_High+0x14>)
    82d0:	4b03      	ldr	r3, [pc, #12]	; (82e0 <SPI_Slave_High+0x18>)
    82d2:	4798      	blx	r3
}
    82d4:	bd10      	pop	{r4, pc}
    82d6:	46c0      	nop			; (mov r8, r8)
    82d8:	20000e5c 	.word	0x20000e5c
    82dc:	20000e50 	.word	0x20000e50
    82e0:	00009c59 	.word	0x00009c59

000082e4 <vSPI_Wait>:
  * @param  None
  * @retval None
  */

void vSPI_Wait(void)
{
    82e4:	b082      	sub	sp, #8
	volatile uint8_t ucdummy;
	for (ucdummy = 0; ucdummy < 8; ucdummy++);
    82e6:	466b      	mov	r3, sp
    82e8:	2200      	movs	r2, #0
    82ea:	71da      	strb	r2, [r3, #7]
    82ec:	3307      	adds	r3, #7
    82ee:	781b      	ldrb	r3, [r3, #0]
    82f0:	b2db      	uxtb	r3, r3
    82f2:	2b07      	cmp	r3, #7
    82f4:	d809      	bhi.n	830a <vSPI_Wait+0x26>
    82f6:	466b      	mov	r3, sp
    82f8:	1dda      	adds	r2, r3, #7
    82fa:	7813      	ldrb	r3, [r2, #0]
    82fc:	3301      	adds	r3, #1
    82fe:	b2db      	uxtb	r3, r3
    8300:	7013      	strb	r3, [r2, #0]
    8302:	7813      	ldrb	r3, [r2, #0]
    8304:	b2db      	uxtb	r3, r3
    8306:	2b07      	cmp	r3, #7
    8308:	d9f7      	bls.n	82fa <vSPI_Wait+0x16>
}
    830a:	b002      	add	sp, #8
    830c:	4770      	bx	lr
    830e:	46c0      	nop			; (mov r8, r8)

00008310 <ucCRC_Calc>:
  * @param  None
  * @retval None
  */

uint8_t ucCRC_Calc( uint8_t ucsize,uint8_t* pucdt )
{
    8310:	b510      	push	{r4, lr}
	uint8_t	uccrc,uci;
	uccrc = 0;

	for( uci=0; uci<ucsize; uci++) 
    8312:	2800      	cmp	r0, #0
    8314:	d00d      	beq.n	8332 <ucCRC_Calc+0x22>
    8316:	000b      	movs	r3, r1
    8318:	3801      	subs	r0, #1
    831a:	b2c0      	uxtb	r0, r0
    831c:	3001      	adds	r0, #1
    831e:	1809      	adds	r1, r1, r0
    8320:	2000      	movs	r0, #0
	{
		uccrc = ucCRC_tCalc[uccrc ^ pucdt[uci]];
    8322:	4c05      	ldr	r4, [pc, #20]	; (8338 <ucCRC_Calc+0x28>)
    8324:	781a      	ldrb	r2, [r3, #0]
    8326:	4050      	eors	r0, r2
    8328:	5c20      	ldrb	r0, [r4, r0]
    832a:	3301      	adds	r3, #1
uint8_t ucCRC_Calc( uint8_t ucsize,uint8_t* pucdt )
{
	uint8_t	uccrc,uci;
	uccrc = 0;

	for( uci=0; uci<ucsize; uci++) 
    832c:	428b      	cmp	r3, r1
    832e:	d1f9      	bne.n	8324 <ucCRC_Calc+0x14>
    8330:	e000      	b.n	8334 <ucCRC_Calc+0x24>
  */

uint8_t ucCRC_Calc( uint8_t ucsize,uint8_t* pucdt )
{
	uint8_t	uccrc,uci;
	uccrc = 0;
    8332:	2000      	movs	r0, #0
	{
		uccrc = ucCRC_tCalc[uccrc ^ pucdt[uci]];
	}

	return uccrc;
}
    8334:	bd10      	pop	{r4, pc}
    8336:	46c0      	nop			; (mov r8, r8)
    8338:	0000ae60 	.word	0x0000ae60

0000833c <ucSPI_Write>:
  * @param  ucdev,ucreg,undata
  * @retval ok/err
  */

uint8_t ucSPI_Write(uint8_t ucdev, uint8_t ucreg, uint16_t undata)
{
    833c:	b5f0      	push	{r4, r5, r6, r7, lr}
    833e:	465f      	mov	r7, fp
    8340:	4656      	mov	r6, sl
    8342:	464d      	mov	r5, r9
    8344:	4644      	mov	r4, r8
    8346:	b4f0      	push	{r4, r5, r6, r7}
    8348:	b083      	sub	sp, #12
    834a:	4691      	mov	r9, r2
	uint8_t	ucerrorcount = 0;
	uint16_t	wk_reg;
	uint16_t	wk_dev;
	uint16_t	wk_dat;

	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
    834c:	0040      	lsls	r0, r0, #1
    834e:	271e      	movs	r7, #30
    8350:	4038      	ands	r0, r7
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
    8352:	004b      	lsls	r3, r1, #1
    8354:	4698      	mov	r8, r3
	{
		SPI_Slave_High();

		ucSPI_SendData[0] = (uint8_t)0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_WRITE;	/* set send data	*/
		ucSPI_SendData[1] = (uint8_t)(wk_reg | MAC_SPI_TRANS_SINGLE);
		ucSPI_SendData[2] = (uint8_t)(wk_dat >> 8);
    8356:	0a13      	lsrs	r3, r2, #8
    8358:	469b      	mov	fp, r3
    835a:	2603      	movs	r6, #3
	wk_dat	= undata;
	uint16_t i;
	uint8_t SDI_VAL;
	while (ucerrorcount <= MAC_SPI_WRITE_RETRY) 
	{
		SPI_Slave_High();
    835c:	4b25      	ldr	r3, [pc, #148]	; (83f4 <ucSPI_Write+0xb8>)
    835e:	469a      	mov	sl, r3

		ucSPI_SendData[0] = (uint8_t)0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_WRITE;	/* set send data	*/
    8360:	4d25      	ldr	r5, [pc, #148]	; (83f8 <ucSPI_Write+0xbc>)
    8362:	3f3e      	subs	r7, #62	; 0x3e
    8364:	4307      	orrs	r7, r0
    8366:	9701      	str	r7, [sp, #4]
	wk_dat	= undata;
	uint16_t i;
	uint8_t SDI_VAL;
	while (ucerrorcount <= MAC_SPI_WRITE_RETRY) 
	{
		SPI_Slave_High();
    8368:	47d0      	blx	sl

		ucSPI_SendData[0] = (uint8_t)0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_WRITE;	/* set send data	*/
    836a:	466b      	mov	r3, sp
    836c:	791b      	ldrb	r3, [r3, #4]
    836e:	702b      	strb	r3, [r5, #0]
		ucSPI_SendData[1] = (uint8_t)(wk_reg | MAC_SPI_TRANS_SINGLE);
    8370:	4643      	mov	r3, r8
    8372:	706b      	strb	r3, [r5, #1]
		ucSPI_SendData[2] = (uint8_t)(wk_dat >> 8);
    8374:	465b      	mov	r3, fp
    8376:	70ab      	strb	r3, [r5, #2]
		ucSPI_SendData[3] = (uint8_t)(wk_dat & 0xFF);
    8378:	464b      	mov	r3, r9
    837a:	70eb      	strb	r3, [r5, #3]
		ucSPI_SendData[4] = ucCRC_Calc(4,&ucSPI_SendData[0]);
    837c:	0029      	movs	r1, r5
    837e:	2004      	movs	r0, #4
    8380:	4b1e      	ldr	r3, [pc, #120]	; (83fc <ucSPI_Write+0xc0>)
    8382:	4798      	blx	r3
    8384:	7128      	strb	r0, [r5, #4]
		
		SPI_Write_Buff(ucSPI_SendData,5);
    8386:	2105      	movs	r1, #5
    8388:	0028      	movs	r0, r5
    838a:	4b1d      	ldr	r3, [pc, #116]	; (8400 <ucSPI_Write+0xc4>)
    838c:	4798      	blx	r3
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    838e:	4b1d      	ldr	r3, [pc, #116]	; (8404 <ucSPI_Write+0xc8>)
    8390:	6a1c      	ldr	r4, [r3, #32]
    8392:	6a1b      	ldr	r3, [r3, #32]
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    8394:	03e4      	lsls	r4, r4, #15
    8396:	0fe4      	lsrs	r4, r4, #31
			if(SDI1_GetValue() ==1)
    8398:	03db      	lsls	r3, r3, #15
    839a:	d40e      	bmi.n	83ba <ucSPI_Write+0x7e>
    839c:	4b1a      	ldr	r3, [pc, #104]	; (8408 <ucSPI_Write+0xcc>)
    839e:	4a19      	ldr	r2, [pc, #100]	; (8404 <ucSPI_Write+0xc8>)
		
		SPI_Write_Buff(ucSPI_SendData,5);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    83a0:	2001      	movs	r0, #1
			if(SDI1_GetValue() ==1)
    83a2:	2180      	movs	r1, #128	; 0x80
    83a4:	0249      	lsls	r1, r1, #9
    83a6:	6a14      	ldr	r4, [r2, #32]
		
		SPI_Write_Buff(ucSPI_SendData,5);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    83a8:	0c24      	lsrs	r4, r4, #16
    83aa:	4004      	ands	r4, r0
    83ac:	6a17      	ldr	r7, [r2, #32]
			if(SDI1_GetValue() ==1)
    83ae:	420f      	tst	r7, r1
    83b0:	d103      	bne.n	83ba <ucSPI_Write+0x7e>
    83b2:	3b01      	subs	r3, #1
    83b4:	b29b      	uxth	r3, r3
		ucSPI_SendData[3] = (uint8_t)(wk_dat & 0xFF);
		ucSPI_SendData[4] = ucCRC_Calc(4,&ucSPI_SendData[0]);
		
		SPI_Write_Buff(ucSPI_SendData,5);
		
		for(i=0;i<10000;i++)
    83b6:	2b00      	cmp	r3, #0
    83b8:	d1f5      	bne.n	83a6 <ucSPI_Write+0x6a>
			if(SDI1_GetValue() ==1)
			{
				break;
			}
		}
		delay_us(100);
    83ba:	2064      	movs	r0, #100	; 0x64
    83bc:	4b13      	ldr	r3, [pc, #76]	; (840c <ucSPI_Write+0xd0>)
    83be:	4798      	blx	r3
		if(SDI_VAL ==1)
    83c0:	2c01      	cmp	r4, #1
    83c2:	d103      	bne.n	83cc <ucSPI_Write+0x90>
		{
			SPI_Slave_Low();
    83c4:	4b12      	ldr	r3, [pc, #72]	; (8410 <ucSPI_Write+0xd4>)
    83c6:	4798      	blx	r3
			return 0;
    83c8:	2000      	movs	r0, #0
    83ca:	e00b      	b.n	83e4 <ucSPI_Write+0xa8>
		}
		delay_us(100);
    83cc:	2064      	movs	r0, #100	; 0x64
    83ce:	4b0f      	ldr	r3, [pc, #60]	; (840c <ucSPI_Write+0xd0>)
    83d0:	4798      	blx	r3
		
		SPI_Slave_Low();
    83d2:	4b0f      	ldr	r3, [pc, #60]	; (8410 <ucSPI_Write+0xd4>)
    83d4:	4798      	blx	r3
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
    83d6:	4b0f      	ldr	r3, [pc, #60]	; (8414 <ucSPI_Write+0xd8>)
    83d8:	4798      	blx	r3
    83da:	3e01      	subs	r6, #1
    83dc:	b2f6      	uxtb	r6, r6
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
	wk_dat	= undata;
	uint16_t i;
	uint8_t SDI_VAL;
	while (ucerrorcount <= MAC_SPI_WRITE_RETRY) 
    83de:	2e00      	cmp	r6, #0
    83e0:	d1c2      	bne.n	8368 <ucSPI_Write+0x2c>
		SPI_Slave_Low();
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
		ucerrorcount++;
	}

	return 1;								/* error */
    83e2:	2001      	movs	r0, #1
}
    83e4:	b003      	add	sp, #12
    83e6:	bc3c      	pop	{r2, r3, r4, r5}
    83e8:	4690      	mov	r8, r2
    83ea:	4699      	mov	r9, r3
    83ec:	46a2      	mov	sl, r4
    83ee:	46ab      	mov	fp, r5
    83f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    83f2:	46c0      	nop			; (mov r8, r8)
    83f4:	000082c9 	.word	0x000082c9
    83f8:	20000260 	.word	0x20000260
    83fc:	00008311 	.word	0x00008311
    8400:	0000811d 	.word	0x0000811d
    8404:	41000080 	.word	0x41000080
    8408:	0000270f 	.word	0x0000270f
    840c:	00008679 	.word	0x00008679
    8410:	0000814d 	.word	0x0000814d
    8414:	000082e5 	.word	0x000082e5

00008418 <ucSPI_Read>:
  * @param  ucdev,ucreg,pundata 
  * @retval ok/err
  */

uint8_t ucSPI_Read(uint8_t ucdev, uint8_t ucreg, uint16_t* pundata)
{
    8418:	b5f0      	push	{r4, r5, r6, r7, lr}
    841a:	4657      	mov	r7, sl
    841c:	464e      	mov	r6, r9
    841e:	4645      	mov	r5, r8
    8420:	b4e0      	push	{r5, r6, r7}
    8422:	b082      	sub	sp, #8
    8424:	9201      	str	r2, [sp, #4]
	uint8_t	crc;
	uint16_t	wk_reg;
	uint16_t	wk_dev;
	uint16_t i;
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
    8426:	0040      	lsls	r0, r0, #1
    8428:	271e      	movs	r7, #30
    842a:	4038      	ands	r0, r7
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
    842c:	004b      	lsls	r3, r1, #1
    842e:	4698      	mov	r8, r3
    8430:	2603      	movs	r6, #3

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    8432:	4b2c      	ldr	r3, [pc, #176]	; (84e4 <ucSPI_Read+0xcc>)
    8434:	469a      	mov	sl, r3

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    8436:	4c2c      	ldr	r4, [pc, #176]	; (84e8 <ucSPI_Read+0xd0>)
    8438:	3f3d      	subs	r7, #61	; 0x3d
    843a:	4307      	orrs	r7, r0
    843c:	46b9      	mov	r9, r7
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    843e:	47d0      	blx	sl

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    8440:	464b      	mov	r3, r9
    8442:	7023      	strb	r3, [r4, #0]
		ucSPI_SendData[1] = (uint8_t)wk_reg | MAC_SPI_TRANS_SINGLE;
    8444:	4643      	mov	r3, r8
    8446:	7063      	strb	r3, [r4, #1]
		ucSPI_SendData[2] = ucCRC_Calc(2,&ucSPI_SendData[0]);
    8448:	0021      	movs	r1, r4
    844a:	2002      	movs	r0, #2
    844c:	4b27      	ldr	r3, [pc, #156]	; (84ec <ucSPI_Read+0xd4>)
    844e:	4798      	blx	r3
    8450:	70a0      	strb	r0, [r4, #2]
	
		SPI_Write_Buff(ucSPI_SendData,3);
    8452:	2103      	movs	r1, #3
    8454:	0020      	movs	r0, r4
    8456:	4b26      	ldr	r3, [pc, #152]	; (84f0 <ucSPI_Read+0xd8>)
    8458:	4798      	blx	r3
    845a:	4b26      	ldr	r3, [pc, #152]	; (84f4 <ucSPI_Read+0xdc>)
    845c:	6a1a      	ldr	r2, [r3, #32]
    845e:	6a1b      	ldr	r3, [r3, #32]

		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    8460:	03d2      	lsls	r2, r2, #15
    8462:	0fd5      	lsrs	r5, r2, #31
			if(SDI1_GetValue() ==1)
    8464:	03db      	lsls	r3, r3, #15
    8466:	d40f      	bmi.n	8488 <ucSPI_Read+0x70>
    8468:	4b23      	ldr	r3, [pc, #140]	; (84f8 <ucSPI_Read+0xe0>)
    846a:	4922      	ldr	r1, [pc, #136]	; (84f4 <ucSPI_Read+0xdc>)
	
		SPI_Write_Buff(ucSPI_SendData,3);

		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    846c:	2701      	movs	r7, #1
			if(SDI1_GetValue() ==1)
    846e:	2080      	movs	r0, #128	; 0x80
    8470:	0240      	lsls	r0, r0, #9
    8472:	6a0a      	ldr	r2, [r1, #32]
	
		SPI_Write_Buff(ucSPI_SendData,3);

		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    8474:	0c12      	lsrs	r2, r2, #16
    8476:	403a      	ands	r2, r7
    8478:	0015      	movs	r5, r2
    847a:	6a0a      	ldr	r2, [r1, #32]
			if(SDI1_GetValue() ==1)
    847c:	4202      	tst	r2, r0
    847e:	d103      	bne.n	8488 <ucSPI_Read+0x70>
    8480:	3b01      	subs	r3, #1
    8482:	b29b      	uxth	r3, r3
		ucSPI_SendData[1] = (uint8_t)wk_reg | MAC_SPI_TRANS_SINGLE;
		ucSPI_SendData[2] = ucCRC_Calc(2,&ucSPI_SendData[0]);
	
		SPI_Write_Buff(ucSPI_SendData,3);

		for(i=0;i<10000;i++)
    8484:	2b00      	cmp	r3, #0
    8486:	d1f4      	bne.n	8472 <ucSPI_Read+0x5a>
			if(SDI1_GetValue() ==1)
			{
				break;
			}
		}
		delay_us(100);
    8488:	2064      	movs	r0, #100	; 0x64
    848a:	4b1c      	ldr	r3, [pc, #112]	; (84fc <ucSPI_Read+0xe4>)
    848c:	4798      	blx	r3
		if(SDI_VAL ==1)
    848e:	2d01      	cmp	r5, #1
    8490:	d118      	bne.n	84c4 <ucSPI_Read+0xac>
		{
			SPI_Read_Buff(ucSPI_RecvData,3);
    8492:	4c1b      	ldr	r4, [pc, #108]	; (8500 <ucSPI_Read+0xe8>)
    8494:	2103      	movs	r1, #3
    8496:	0020      	movs	r0, r4
    8498:	4b1a      	ldr	r3, [pc, #104]	; (8504 <ucSPI_Read+0xec>)
    849a:	4798      	blx	r3

			SPI_Slave_Low();
    849c:	4b1a      	ldr	r3, [pc, #104]	; (8508 <ucSPI_Read+0xf0>)
    849e:	4798      	blx	r3
			crc = ucCRC_Calc(2,&ucSPI_RecvData[0]);
    84a0:	0021      	movs	r1, r4
    84a2:	2002      	movs	r0, #2
    84a4:	4b11      	ldr	r3, [pc, #68]	; (84ec <ucSPI_Read+0xd4>)
    84a6:	4798      	blx	r3
    84a8:	0003      	movs	r3, r0
			if( crc != ucSPI_RecvData[2] ){
    84aa:	78a2      	ldrb	r2, [r4, #2]
				return 2;
    84ac:	2002      	movs	r0, #2
		{
			SPI_Read_Buff(ucSPI_RecvData,3);

			SPI_Slave_Low();
			crc = ucCRC_Calc(2,&ucSPI_RecvData[0]);
			if( crc != ucSPI_RecvData[2] ){
    84ae:	429a      	cmp	r2, r3
    84b0:	d111      	bne.n	84d6 <ucSPI_Read+0xbe>
				return 2;
			}
			pundata[0] = ((uint16_t)ucSPI_RecvData[0] << 8 ) + ucSPI_RecvData[1];	/* Bp15-8 => left 8bit shift + Bp7-0 */
    84b2:	4a13      	ldr	r2, [pc, #76]	; (8500 <ucSPI_Read+0xe8>)
    84b4:	7813      	ldrb	r3, [r2, #0]
    84b6:	021b      	lsls	r3, r3, #8
    84b8:	7852      	ldrb	r2, [r2, #1]
    84ba:	18d3      	adds	r3, r2, r3
    84bc:	9a01      	ldr	r2, [sp, #4]
    84be:	8013      	strh	r3, [r2, #0]
			return 0;						/* Successful complete */
    84c0:	2000      	movs	r0, #0
    84c2:	e008      	b.n	84d6 <ucSPI_Read+0xbe>
		}
		SPI_Slave_Low();
    84c4:	4b10      	ldr	r3, [pc, #64]	; (8508 <ucSPI_Read+0xf0>)
    84c6:	4798      	blx	r3
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
    84c8:	4b10      	ldr	r3, [pc, #64]	; (850c <ucSPI_Read+0xf4>)
    84ca:	4798      	blx	r3
    84cc:	3e01      	subs	r6, #1
    84ce:	b2f6      	uxtb	r6, r6
	uint16_t i;
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
    84d0:	2e00      	cmp	r6, #0
    84d2:	d1b4      	bne.n	843e <ucSPI_Read+0x26>
		}
		SPI_Slave_Low();
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
		ucerrorcount++;
	}
	return 1;								/* error */
    84d4:	2001      	movs	r0, #1
}
    84d6:	b002      	add	sp, #8
    84d8:	bc1c      	pop	{r2, r3, r4}
    84da:	4690      	mov	r8, r2
    84dc:	4699      	mov	r9, r3
    84de:	46a2      	mov	sl, r4
    84e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    84e2:	46c0      	nop			; (mov r8, r8)
    84e4:	000082c9 	.word	0x000082c9
    84e8:	20000260 	.word	0x20000260
    84ec:	00008311 	.word	0x00008311
    84f0:	0000811d 	.word	0x0000811d
    84f4:	41000080 	.word	0x41000080
    84f8:	0000270f 	.word	0x0000270f
    84fc:	00008679 	.word	0x00008679
    8500:	20000268 	.word	0x20000268
    8504:	00008135 	.word	0x00008135
    8508:	0000814d 	.word	0x0000814d
    850c:	000082e5 	.word	0x000082e5

00008510 <ucSPI_Continue_Read>:
  * @param  ucdev,ucreg,uctime 
  * @retval ok/err
  */

uint8_t ucSPI_Continue_Read(uint8_t ucdev, uint8_t ucreg, uint8_t uctime)
{
    8510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8512:	465f      	mov	r7, fp
    8514:	4656      	mov	r6, sl
    8516:	464d      	mov	r5, r9
    8518:	4644      	mov	r4, r8
    851a:	b4f0      	push	{r4, r5, r6, r7}
    851c:	4691      	mov	r9, r2
	uint16_t	wk_reg;
	uint16_t	wk_dev;
	uint8_t	wk_time;
	uint16_t i;
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
    851e:	0040      	lsls	r0, r0, #1
    8520:	261e      	movs	r6, #30
    8522:	4030      	ands	r0, r6
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
    8524:	004b      	lsls	r3, r1, #1
    8526:	469b      	mov	fp, r3
    8528:	2503      	movs	r5, #3
	wk_time	= uctime;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    852a:	4b36      	ldr	r3, [pc, #216]	; (8604 <ucSPI_Continue_Read+0xf4>)
    852c:	4698      	mov	r8, r3

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    852e:	4c36      	ldr	r4, [pc, #216]	; (8608 <ucSPI_Continue_Read+0xf8>)
    8530:	3e3d      	subs	r6, #61	; 0x3d
    8532:	4306      	orrs	r6, r0
    8534:	46b2      	mov	sl, r6
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
	wk_time	= uctime;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    8536:	47c0      	blx	r8

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    8538:	4653      	mov	r3, sl
    853a:	7023      	strb	r3, [r4, #0]
		ucSPI_SendData[1] = (uint8_t)wk_reg | MAC_SPI_TRANS_CONTINUE;
    853c:	2301      	movs	r3, #1
    853e:	465a      	mov	r2, fp
    8540:	4313      	orrs	r3, r2
    8542:	7063      	strb	r3, [r4, #1]
		ucSPI_SendData[2] = wk_time & 0x7F;
    8544:	237f      	movs	r3, #127	; 0x7f
    8546:	464a      	mov	r2, r9
    8548:	4013      	ands	r3, r2
    854a:	70a3      	strb	r3, [r4, #2]
		ucSPI_SendData[3] = ucCRC_Calc(3,&ucSPI_SendData[0]);
    854c:	0021      	movs	r1, r4
    854e:	2003      	movs	r0, #3
    8550:	4b2e      	ldr	r3, [pc, #184]	; (860c <ucSPI_Continue_Read+0xfc>)
    8552:	4798      	blx	r3
    8554:	70e0      	strb	r0, [r4, #3]

		SPI_Write_Buff(ucSPI_SendData,4);
    8556:	2104      	movs	r1, #4
    8558:	0020      	movs	r0, r4
    855a:	4b2d      	ldr	r3, [pc, #180]	; (8610 <ucSPI_Continue_Read+0x100>)
    855c:	4798      	blx	r3
    855e:	4b2d      	ldr	r3, [pc, #180]	; (8614 <ucSPI_Continue_Read+0x104>)
    8560:	6a1a      	ldr	r2, [r3, #32]
    8562:	6a1b      	ldr	r3, [r3, #32]
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    8564:	03d2      	lsls	r2, r2, #15
    8566:	0fd6      	lsrs	r6, r2, #31
			if(SDI1_GetValue() ==1)
    8568:	03db      	lsls	r3, r3, #15
    856a:	d40f      	bmi.n	858c <ucSPI_Continue_Read+0x7c>
    856c:	4b2a      	ldr	r3, [pc, #168]	; (8618 <ucSPI_Continue_Read+0x108>)
    856e:	4929      	ldr	r1, [pc, #164]	; (8614 <ucSPI_Continue_Read+0x104>)

		SPI_Write_Buff(ucSPI_SendData,4);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    8570:	2701      	movs	r7, #1
			if(SDI1_GetValue() ==1)
    8572:	2080      	movs	r0, #128	; 0x80
    8574:	0240      	lsls	r0, r0, #9
    8576:	6a0a      	ldr	r2, [r1, #32]

		SPI_Write_Buff(ucSPI_SendData,4);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    8578:	0c12      	lsrs	r2, r2, #16
    857a:	403a      	ands	r2, r7
    857c:	0016      	movs	r6, r2
    857e:	6a0a      	ldr	r2, [r1, #32]
			if(SDI1_GetValue() ==1)
    8580:	4202      	tst	r2, r0
    8582:	d103      	bne.n	858c <ucSPI_Continue_Read+0x7c>
    8584:	3b01      	subs	r3, #1
    8586:	b29b      	uxth	r3, r3
		ucSPI_SendData[2] = wk_time & 0x7F;
		ucSPI_SendData[3] = ucCRC_Calc(3,&ucSPI_SendData[0]);

		SPI_Write_Buff(ucSPI_SendData,4);
		
		for(i=0;i<10000;i++)
    8588:	2b00      	cmp	r3, #0
    858a:	d1f4      	bne.n	8576 <ucSPI_Continue_Read+0x66>
			if(SDI1_GetValue() ==1)
			{
				break;
			}
		}
		delay_us(100);
    858c:	2064      	movs	r0, #100	; 0x64
    858e:	4b23      	ldr	r3, [pc, #140]	; (861c <ucSPI_Continue_Read+0x10c>)
    8590:	4798      	blx	r3
		if(SDI_VAL ==1)
    8592:	2e01      	cmp	r6, #1
    8594:	d129      	bne.n	85ea <ucSPI_Continue_Read+0xda>
		{
			SPI_Read_Buff( ucSPI_Conti_RecvData+2,( (MAC_AN49503_READ_CNT*2) + 1 ) );
    8596:	4c22      	ldr	r4, [pc, #136]	; (8620 <ucSPI_Continue_Read+0x110>)
    8598:	21ad      	movs	r1, #173	; 0xad
    859a:	0020      	movs	r0, r4
    859c:	4b21      	ldr	r3, [pc, #132]	; (8624 <ucSPI_Continue_Read+0x114>)
    859e:	4798      	blx	r3
			
			SPI_Slave_Low();
    85a0:	4b21      	ldr	r3, [pc, #132]	; (8628 <ucSPI_Continue_Read+0x118>)
    85a2:	4798      	blx	r3
			vSPI_Wait();						/* Wait so as not to High SEM immediately */
    85a4:	4b21      	ldr	r3, [pc, #132]	; (862c <ucSPI_Continue_Read+0x11c>)
    85a6:	4798      	blx	r3
			if(ucSPI_Conti_RecvData[5] == 0x3b)
    85a8:	78e3      	ldrb	r3, [r4, #3]
    85aa:	2b3b      	cmp	r3, #59	; 0x3b
    85ac:	d109      	bne.n	85c2 <ucSPI_Continue_Read+0xb2>
			{
				afe_lost_cnt =0;
    85ae:	2200      	movs	r2, #0
    85b0:	4b1f      	ldr	r3, [pc, #124]	; (8630 <ucSPI_Continue_Read+0x120>)
    85b2:	701a      	strb	r2, [r3, #0]
				sys_flags.val.afe_connect_flag = 1;
    85b4:	4a1f      	ldr	r2, [pc, #124]	; (8634 <ucSPI_Continue_Read+0x124>)
    85b6:	7811      	ldrb	r1, [r2, #0]
    85b8:	2301      	movs	r3, #1
    85ba:	430b      	orrs	r3, r1
    85bc:	7013      	strb	r3, [r2, #0]
				{
					afe_lost_cnt =0;
					sys_flags.val.afe_connect_flag = 0;
				}
			}
			return 0;						/* Successful complete		*/
    85be:	2000      	movs	r0, #0
    85c0:	e01a      	b.n	85f8 <ucSPI_Continue_Read+0xe8>
				afe_lost_cnt =0;
				sys_flags.val.afe_connect_flag = 1;
			}
			else
			{
				afe_lost_cnt++;
    85c2:	4b1b      	ldr	r3, [pc, #108]	; (8630 <ucSPI_Continue_Read+0x120>)
    85c4:	781b      	ldrb	r3, [r3, #0]
    85c6:	3301      	adds	r3, #1
    85c8:	b2db      	uxtb	r3, r3
				if(afe_lost_cnt ==8)
    85ca:	2b08      	cmp	r3, #8
    85cc:	d003      	beq.n	85d6 <ucSPI_Continue_Read+0xc6>
				afe_lost_cnt =0;
				sys_flags.val.afe_connect_flag = 1;
			}
			else
			{
				afe_lost_cnt++;
    85ce:	4a18      	ldr	r2, [pc, #96]	; (8630 <ucSPI_Continue_Read+0x120>)
    85d0:	7013      	strb	r3, [r2, #0]
				{
					afe_lost_cnt =0;
					sys_flags.val.afe_connect_flag = 0;
				}
			}
			return 0;						/* Successful complete		*/
    85d2:	2000      	movs	r0, #0
    85d4:	e010      	b.n	85f8 <ucSPI_Continue_Read+0xe8>
			else
			{
				afe_lost_cnt++;
				if(afe_lost_cnt ==8)
				{
					afe_lost_cnt =0;
    85d6:	2200      	movs	r2, #0
    85d8:	4b15      	ldr	r3, [pc, #84]	; (8630 <ucSPI_Continue_Read+0x120>)
    85da:	701a      	strb	r2, [r3, #0]
					sys_flags.val.afe_connect_flag = 0;
    85dc:	4a15      	ldr	r2, [pc, #84]	; (8634 <ucSPI_Continue_Read+0x124>)
    85de:	7813      	ldrb	r3, [r2, #0]
    85e0:	2101      	movs	r1, #1
    85e2:	438b      	bics	r3, r1
    85e4:	7013      	strb	r3, [r2, #0]
				}
			}
			return 0;						/* Successful complete		*/
    85e6:	2000      	movs	r0, #0
    85e8:	e006      	b.n	85f8 <ucSPI_Continue_Read+0xe8>
		}
		SPI_Slave_Low();
    85ea:	4b0f      	ldr	r3, [pc, #60]	; (8628 <ucSPI_Continue_Read+0x118>)
    85ec:	4798      	blx	r3
    85ee:	3d01      	subs	r5, #1
    85f0:	b2ed      	uxtb	r5, r5
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
	wk_time	= uctime;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
    85f2:	2d00      	cmp	r5, #0
    85f4:	d19f      	bne.n	8536 <ucSPI_Continue_Read+0x26>
		}
		SPI_Slave_Low();
		ucerrorcount++;
	}

	return 1;								/* error */
    85f6:	2001      	movs	r0, #1
    85f8:	bc3c      	pop	{r2, r3, r4, r5}
    85fa:	4690      	mov	r8, r2
    85fc:	4699      	mov	r9, r3
    85fe:	46a2      	mov	sl, r4
    8600:	46ab      	mov	fp, r5
    8602:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8604:	000082c9 	.word	0x000082c9
    8608:	20000260 	.word	0x20000260
    860c:	00008311 	.word	0x00008311
    8610:	0000811d 	.word	0x0000811d
    8614:	41000080 	.word	0x41000080
    8618:	0000270f 	.word	0x0000270f
    861c:	00008679 	.word	0x00008679
    8620:	20000eaa 	.word	0x20000eaa
    8624:	00008135 	.word	0x00008135
    8628:	0000814d 	.word	0x0000814d
    862c:	000082e5 	.word	0x000082e5
    8630:	20000265 	.word	0x20000265
    8634:	20000fcc 	.word	0x20000fcc

00008638 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    8638:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    863a:	2000      	movs	r0, #0
    863c:	4b08      	ldr	r3, [pc, #32]	; (8660 <delay_init+0x28>)
    863e:	4798      	blx	r3
    8640:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
    8642:	4c08      	ldr	r4, [pc, #32]	; (8664 <delay_init+0x2c>)
    8644:	21fa      	movs	r1, #250	; 0xfa
    8646:	0089      	lsls	r1, r1, #2
    8648:	47a0      	blx	r4
    864a:	4b07      	ldr	r3, [pc, #28]	; (8668 <delay_init+0x30>)
    864c:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    864e:	4907      	ldr	r1, [pc, #28]	; (866c <delay_init+0x34>)
    8650:	0028      	movs	r0, r5
    8652:	47a0      	blx	r4
    8654:	4b06      	ldr	r3, [pc, #24]	; (8670 <delay_init+0x38>)
    8656:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    8658:	2205      	movs	r2, #5
    865a:	4b06      	ldr	r3, [pc, #24]	; (8674 <delay_init+0x3c>)
    865c:	601a      	str	r2, [r3, #0]
}
    865e:	bd70      	pop	{r4, r5, r6, pc}
    8660:	0000a3b5 	.word	0x0000a3b5
    8664:	0000a841 	.word	0x0000a841
    8668:	20000004 	.word	0x20000004
    866c:	000f4240 	.word	0x000f4240
    8670:	20000000 	.word	0x20000000
    8674:	e000e010 	.word	0xe000e010

00008678 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
    8678:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
    867a:	4b08      	ldr	r3, [pc, #32]	; (869c <delay_cycles_us+0x24>)
    867c:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    867e:	4a08      	ldr	r2, [pc, #32]	; (86a0 <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
    8680:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    8682:	2180      	movs	r1, #128	; 0x80
    8684:	0249      	lsls	r1, r1, #9
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
	while (n--) {
    8686:	e006      	b.n	8696 <delay_cycles_us+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    8688:	2c00      	cmp	r4, #0
    868a:	d004      	beq.n	8696 <delay_cycles_us+0x1e>
		SysTick->LOAD = n;
    868c:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    868e:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    8690:	6813      	ldr	r3, [r2, #0]
    8692:	420b      	tst	r3, r1
    8694:	d0fc      	beq.n	8690 <delay_cycles_us+0x18>
    8696:	3801      	subs	r0, #1
    8698:	d2f6      	bcs.n	8688 <delay_cycles_us+0x10>
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
	}
}
    869a:	bd30      	pop	{r4, r5, pc}
    869c:	20000000 	.word	0x20000000
    86a0:	e000e010 	.word	0xe000e010

000086a4 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    86a4:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    86a6:	4b08      	ldr	r3, [pc, #32]	; (86c8 <delay_cycles_ms+0x24>)
    86a8:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    86aa:	4a08      	ldr	r2, [pc, #32]	; (86cc <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    86ac:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    86ae:	2180      	movs	r1, #128	; 0x80
    86b0:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
    86b2:	e006      	b.n	86c2 <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    86b4:	2c00      	cmp	r4, #0
    86b6:	d004      	beq.n	86c2 <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
    86b8:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    86ba:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    86bc:	6813      	ldr	r3, [r2, #0]
    86be:	420b      	tst	r3, r1
    86c0:	d0fc      	beq.n	86bc <delay_cycles_ms+0x18>
    86c2:	3801      	subs	r0, #1
    86c4:	d2f6      	bcs.n	86b4 <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
    86c6:	bd30      	pop	{r4, r5, pc}
    86c8:	20000004 	.word	0x20000004
    86cc:	e000e010 	.word	0xe000e010

000086d0 <_adc_get_inst_index>:
 *
 * \return Index of the given ADC module instance.
 */
uint8_t _adc_get_inst_index(
		Adc *const hw)
{
    86d0:	b510      	push	{r4, lr}
    86d2:	b082      	sub	sp, #8
	/* List of available ADC modules. */
	Adc *const adc_modules[ADC_INST_NUM] = ADC_INSTS;
    86d4:	466a      	mov	r2, sp
    86d6:	4b08      	ldr	r3, [pc, #32]	; (86f8 <_adc_get_inst_index+0x28>)
    86d8:	cb12      	ldmia	r3!, {r1, r4}
    86da:	c212      	stmia	r2!, {r1, r4}

	/* Find index for ADC instance. */
	for (uint32_t i = 0; i < ADC_INST_NUM; i++) {
		if (hw == adc_modules[i]) {
    86dc:	9b00      	ldr	r3, [sp, #0]
    86de:	4298      	cmp	r0, r3
    86e0:	d005      	beq.n	86ee <_adc_get_inst_index+0x1e>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    86e2:	2300      	movs	r3, #0
	/* List of available ADC modules. */
	Adc *const adc_modules[ADC_INST_NUM] = ADC_INSTS;

	/* Find index for ADC instance. */
	for (uint32_t i = 0; i < ADC_INST_NUM; i++) {
		if (hw == adc_modules[i]) {
    86e4:	9a01      	ldr	r2, [sp, #4]
    86e6:	4282      	cmp	r2, r0
    86e8:	d103      	bne.n	86f2 <_adc_get_inst_index+0x22>
    86ea:	3301      	adds	r3, #1
    86ec:	e000      	b.n	86f0 <_adc_get_inst_index+0x20>
{
	/* List of available ADC modules. */
	Adc *const adc_modules[ADC_INST_NUM] = ADC_INSTS;

	/* Find index for ADC instance. */
	for (uint32_t i = 0; i < ADC_INST_NUM; i++) {
    86ee:	2300      	movs	r3, #0
		if (hw == adc_modules[i]) {
			return i;
    86f0:	b2db      	uxtb	r3, r3
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    86f2:	0018      	movs	r0, r3
    86f4:	b002      	add	sp, #8
    86f6:	bd10      	pop	{r4, pc}
    86f8:	0000b034 	.word	0x0000b034

000086fc <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
    86fc:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
    86fe:	2300      	movs	r3, #0
    8700:	2200      	movs	r2, #0
    8702:	7003      	strb	r3, [r0, #0]
	config->reference                     = ADC_REFERENCE_INTREF;
    8704:	7043      	strb	r3, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV2;
    8706:	7083      	strb	r3, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
    8708:	70c3      	strb	r3, [r0, #3]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
    870a:	2100      	movs	r1, #0
    870c:	8303      	strh	r3, [r0, #24]
	config->window.window_upper_value     = 0;
    870e:	6203      	str	r3, [r0, #32]
	config->window.window_lower_value     = 0;
    8710:	61c3      	str	r3, [r0, #28]
#if SAMR30
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6;
#else
	config->positive_input                = ADC_POSITIVE_INPUT_PIN1;
    8712:	2401      	movs	r4, #1
    8714:	7104      	strb	r4, [r0, #4]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND;
    8716:	24c0      	movs	r4, #192	; 0xc0
    8718:	0164      	lsls	r4, r4, #5
    871a:	80c4      	strh	r4, [r0, #6]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
    871c:	7201      	strb	r1, [r0, #8]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
    871e:	7242      	strb	r2, [r0, #9]
	config->left_adjust                   = false;
    8720:	7282      	strb	r2, [r0, #10]
	config->differential_mode             = false;
    8722:	72c2      	strb	r2, [r0, #11]
	config->freerunning                   = false;
    8724:	7302      	strb	r2, [r0, #12]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
    8726:	242a      	movs	r4, #42	; 0x2a
    8728:	5502      	strb	r2, [r0, r4]
	config->run_in_standby                = false;
    872a:	7342      	strb	r2, [r0, #13]
	config->on_demand                     = false;
    872c:	7382      	strb	r2, [r0, #14]
	config->sampling_time_compensation_enable  = false;
    872e:	73c2      	strb	r2, [r0, #15]
	config->positive_input_sequence_mask_enable = 0;
    8730:	6103      	str	r3, [r0, #16]
	config->reference_compensation_enable = false;
    8732:	7502      	strb	r2, [r0, #20]
	config->correction.correction_enable  = false;
    8734:	3c06      	subs	r4, #6
    8736:	5502      	strb	r2, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
    8738:	84c3      	strh	r3, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
    873a:	8503      	strh	r3, [r0, #40]	; 0x28
	config->sample_length                 = 0;
    873c:	7541      	strb	r1, [r0, #21]
}
    873e:	bd10      	pop	{r4, pc}

00008740 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
    8740:	b5f0      	push	{r4, r5, r6, r7, lr}
    8742:	465f      	mov	r7, fp
    8744:	4656      	mov	r6, sl
    8746:	464d      	mov	r5, r9
    8748:	4644      	mov	r4, r8
    874a:	b4f0      	push	{r4, r5, r6, r7}
    874c:	b09d      	sub	sp, #116	; 0x74
    874e:	0005      	movs	r5, r0
    8750:	000e      	movs	r6, r1
    8752:	0017      	movs	r7, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Temporary variable to hold ADC instance number */
	uint8_t instance = _adc_get_inst_index(hw);
    8754:	0008      	movs	r0, r1
    8756:	4bc6      	ldr	r3, [pc, #792]	; (8a70 <adc_init+0x330>)
    8758:	4798      	blx	r3
    875a:	0004      	movs	r4, r0
    875c:	9000      	str	r0, [sp, #0]

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    875e:	602e      	str	r6, [r5, #0]
    8760:	4ac4      	ldr	r2, [pc, #784]	; (8a74 <adc_init+0x334>)
    8762:	69d1      	ldr	r1, [r2, #28]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_ADC);
#elif (SAML21) || (SAMR30)
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, MCLK_APBDMASK_ADC);
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, _adc_apbcmasks[instance]);
    8764:	0080      	lsls	r0, r0, #2
    8766:	4bc4      	ldr	r3, [pc, #784]	; (8a78 <adc_init+0x338>)
    8768:	58c3      	ldr	r3, [r0, r3]
    876a:	430b      	orrs	r3, r1
    876c:	61d3      	str	r3, [r2, #28]
#endif

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    876e:	7833      	ldrb	r3, [r6, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    8770:	2005      	movs	r0, #5
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, MCLK_APBDMASK_ADC);
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, _adc_apbcmasks[instance]);
#endif

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    8772:	07db      	lsls	r3, r3, #31
    8774:	d500      	bpl.n	8778 <adc_init+0x38>
    8776:	e235      	b.n	8be4 <adc_init+0x4a4>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    8778:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    877a:	8c13      	ldrh	r3, [r2, #32]
    877c:	b29b      	uxth	r3, r3
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	while (adc_is_syncing(module_inst)) {
    877e:	2b00      	cmp	r3, #0
    8780:	d1fb      	bne.n	877a <adc_init+0x3a>
		/* Wait for synchronization */
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    8782:	7833      	ldrb	r3, [r6, #0]
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
    8784:	201c      	movs	r0, #28

	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    8786:	079b      	lsls	r3, r3, #30
    8788:	d500      	bpl.n	878c <adc_init+0x4c>
    878a:	e22b      	b.n	8be4 <adc_init+0x4a4>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
    878c:	787b      	ldrb	r3, [r7, #1]
    878e:	712b      	strb	r3, [r5, #4]

	/* Make sure the voltage reference is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INTREF) {
    8790:	2b00      	cmp	r3, #0
    8792:	d104      	bne.n	879e <adc_init+0x5e>
	switch (vref) {
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SUPC->VREF.reg |= SUPC_VREF_TSEN;
			break;
		case SYSTEM_VOLTAGE_REFERENCE_OUTPUT:
			SUPC->VREF.reg |= SUPC_VREF_VREFOE;
    8794:	4ab9      	ldr	r2, [pc, #740]	; (8a7c <adc_init+0x33c>)
    8796:	69d1      	ldr	r1, [r2, #28]
    8798:	3304      	adds	r3, #4
    879a:	430b      	orrs	r3, r1
    879c:	61d3      	str	r3, [r2, #28]
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
    879e:	682b      	ldr	r3, [r5, #0]
    87a0:	469a      	mov	sl, r3

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
    87a2:	783b      	ldrb	r3, [r7, #0]
    87a4:	aa02      	add	r2, sp, #8
    87a6:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(_adc_gclk_ids[index], &gclk_chan_conf);
    87a8:	4bb5      	ldr	r3, [pc, #724]	; (8a80 <adc_init+0x340>)
    87aa:	5d1e      	ldrb	r6, [r3, r4]
    87ac:	0011      	movs	r1, r2
    87ae:	0030      	movs	r0, r6
    87b0:	4bb4      	ldr	r3, [pc, #720]	; (8a84 <adc_init+0x344>)
    87b2:	4798      	blx	r3
	system_gclk_chan_enable(_adc_gclk_ids[index]);
    87b4:	0030      	movs	r0, r6
    87b6:	4bb4      	ldr	r3, [pc, #720]	; (8a88 <adc_init+0x348>)
    87b8:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	_adc_configure_ain_pin(index, config->positive_input);
    87ba:	793b      	ldrb	r3, [r7, #4]
    87bc:	4698      	mov	r8, r3
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
	const uint32_t pinmapping0[] = {
    87be:	ae04      	add	r6, sp, #16
    87c0:	4bb2      	ldr	r3, [pc, #712]	; (8a8c <adc_init+0x34c>)
    87c2:	469c      	mov	ip, r3
    87c4:	001a      	movs	r2, r3
    87c6:	3208      	adds	r2, #8
    87c8:	0031      	movs	r1, r6
    87ca:	ca49      	ldmia	r2!, {r0, r3, r6}
    87cc:	c149      	stmia	r1!, {r0, r3, r6}
    87ce:	ca49      	ldmia	r2!, {r0, r3, r6}
    87d0:	c149      	stmia	r1!, {r0, r3, r6}
    87d2:	ca49      	ldmia	r2!, {r0, r3, r6}
    87d4:	c149      	stmia	r1!, {r0, r3, r6}
    87d6:	ca49      	ldmia	r2!, {r0, r3, r6}
    87d8:	c149      	stmia	r1!, {r0, r3, r6}
			PIN_PA10B_ADC0_AIN10, PIN_PA11B_ADC0_AIN11,
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
		};
	const uint32_t pinmapping1[] = {
    87da:	a910      	add	r1, sp, #64	; 0x40
    87dc:	4663      	mov	r3, ip
    87de:	3338      	adds	r3, #56	; 0x38
    87e0:	000a      	movs	r2, r1
    87e2:	cb43      	ldmia	r3!, {r0, r1, r6}
    87e4:	c243      	stmia	r2!, {r0, r1, r6}
    87e6:	cb43      	ldmia	r3!, {r0, r1, r6}
    87e8:	c243      	stmia	r2!, {r0, r1, r6}
    87ea:	cb43      	ldmia	r3!, {r0, r1, r6}
    87ec:	c243      	stmia	r2!, {r0, r1, r6}
    87ee:	cb43      	ldmia	r3!, {r0, r1, r6}
    87f0:	c243      	stmia	r2!, {r0, r1, r6}
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    87f2:	9b00      	ldr	r3, [sp, #0]
    87f4:	2b00      	cmp	r3, #0
    87f6:	d003      	beq.n	8800 <adc_init+0xc0>
	case 0:
		pinmapping = pinmapping0;
		break;
	case 1:
		pinmapping = pinmapping1;
    87f8:	a910      	add	r1, sp, #64	; 0x40
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    87fa:	2b01      	cmp	r3, #1
    87fc:	d003      	beq.n	8806 <adc_init+0xc6>
    87fe:	e001      	b.n	8804 <adc_init+0xc4>
	case 0:
		pinmapping = pinmapping0;
    8800:	a904      	add	r1, sp, #16
    8802:	e000      	b.n	8806 <adc_init+0xc6>
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
    8804:	2100      	movs	r1, #0
	Assert(pinmapping);
#endif

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= _adc_extchannel_msb[index]) {
    8806:	00a3      	lsls	r3, r4, #2
    8808:	4aa1      	ldr	r2, [pc, #644]	; (8a90 <adc_init+0x350>)
    880a:	589b      	ldr	r3, [r3, r2]
    880c:	4699      	mov	r9, r3
    880e:	4598      	cmp	r8, r3
    8810:	d80c      	bhi.n	882c <adc_init+0xec>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    8812:	4643      	mov	r3, r8
    8814:	0098      	lsls	r0, r3, #2
    8816:	5840      	ldr	r0, [r0, r1]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    8818:	a903      	add	r1, sp, #12
    881a:	2300      	movs	r3, #0
    881c:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    881e:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    8820:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    8822:	3301      	adds	r3, #1
    8824:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    8826:	b2c0      	uxtb	r0, r0
    8828:	4b9a      	ldr	r3, [pc, #616]	; (8a94 <adc_init+0x354>)
    882a:	4798      	blx	r3
	system_gclk_chan_set_config(_adc_gclk_ids[index], &gclk_chan_conf);
	system_gclk_chan_enable(_adc_gclk_ids[index]);

	/* Setup pinmuxing for analog inputs */
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);
    882c:	88fb      	ldrh	r3, [r7, #6]
    882e:	4698      	mov	r8, r3
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
	const uint32_t pinmapping0[] = {
    8830:	ae04      	add	r6, sp, #16
    8832:	4b96      	ldr	r3, [pc, #600]	; (8a8c <adc_init+0x34c>)
    8834:	469c      	mov	ip, r3
    8836:	001a      	movs	r2, r3
    8838:	3208      	adds	r2, #8
    883a:	0031      	movs	r1, r6
    883c:	ca49      	ldmia	r2!, {r0, r3, r6}
    883e:	c149      	stmia	r1!, {r0, r3, r6}
    8840:	ca49      	ldmia	r2!, {r0, r3, r6}
    8842:	c149      	stmia	r1!, {r0, r3, r6}
    8844:	ca49      	ldmia	r2!, {r0, r3, r6}
    8846:	c149      	stmia	r1!, {r0, r3, r6}
    8848:	ca49      	ldmia	r2!, {r0, r3, r6}
    884a:	c149      	stmia	r1!, {r0, r3, r6}
			PIN_PA10B_ADC0_AIN10, PIN_PA11B_ADC0_AIN11,
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
		};
	const uint32_t pinmapping1[] = {
    884c:	a910      	add	r1, sp, #64	; 0x40
    884e:	4663      	mov	r3, ip
    8850:	3338      	adds	r3, #56	; 0x38
    8852:	000a      	movs	r2, r1
    8854:	cb43      	ldmia	r3!, {r0, r1, r6}
    8856:	c243      	stmia	r2!, {r0, r1, r6}
    8858:	cb43      	ldmia	r3!, {r0, r1, r6}
    885a:	c243      	stmia	r2!, {r0, r1, r6}
    885c:	cb43      	ldmia	r3!, {r0, r1, r6}
    885e:	c243      	stmia	r2!, {r0, r1, r6}
    8860:	cb43      	ldmia	r3!, {r0, r1, r6}
    8862:	c243      	stmia	r2!, {r0, r1, r6}
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    8864:	9a00      	ldr	r2, [sp, #0]
    8866:	2a00      	cmp	r2, #0
    8868:	d003      	beq.n	8872 <adc_init+0x132>
	case 0:
		pinmapping = pinmapping0;
		break;
	case 1:
		pinmapping = pinmapping1;
    886a:	ab10      	add	r3, sp, #64	; 0x40
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    886c:	2a01      	cmp	r2, #1
    886e:	d003      	beq.n	8878 <adc_init+0x138>
    8870:	e001      	b.n	8876 <adc_init+0x136>
	case 0:
		pinmapping = pinmapping0;
    8872:	ab04      	add	r3, sp, #16
    8874:	e000      	b.n	8878 <adc_init+0x138>
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
    8876:	2300      	movs	r3, #0
	Assert(pinmapping);
#endif

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= _adc_extchannel_msb[index]) {
    8878:	45c8      	cmp	r8, r9
    887a:	d900      	bls.n	887e <adc_init+0x13e>
    887c:	e1ac      	b.n	8bd8 <adc_init+0x498>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    887e:	4642      	mov	r2, r8
    8880:	0090      	lsls	r0, r2, #2
    8882:	58c0      	ldr	r0, [r0, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    8884:	a903      	add	r1, sp, #12
    8886:	2300      	movs	r3, #0
    8888:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    888a:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    888c:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    888e:	3301      	adds	r3, #1
    8890:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    8892:	b2c0      	uxtb	r0, r0
    8894:	4b7f      	ldr	r3, [pc, #508]	; (8a94 <adc_init+0x354>)
    8896:	4798      	blx	r3
    8898:	e19e      	b.n	8bd8 <adc_init+0x498>
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);

	/* Set pinmux for positive input sequence*/
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
		if(config->positive_input_sequence_mask_enable & (1 << i)){
    889a:	465b      	mov	r3, fp
    889c:	4642      	mov	r2, r8
    889e:	4093      	lsls	r3, r2
    88a0:	693a      	ldr	r2, [r7, #16]
    88a2:	421a      	tst	r2, r3
    88a4:	d030      	beq.n	8908 <adc_init+0x1c8>
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
	const uint32_t pinmapping0[] = {
    88a6:	a804      	add	r0, sp, #16
    88a8:	4b78      	ldr	r3, [pc, #480]	; (8a8c <adc_init+0x34c>)
    88aa:	3308      	adds	r3, #8
    88ac:	0002      	movs	r2, r0
    88ae:	cb43      	ldmia	r3!, {r0, r1, r6}
    88b0:	c243      	stmia	r2!, {r0, r1, r6}
    88b2:	cb43      	ldmia	r3!, {r0, r1, r6}
    88b4:	c243      	stmia	r2!, {r0, r1, r6}
    88b6:	cb43      	ldmia	r3!, {r0, r1, r6}
    88b8:	c243      	stmia	r2!, {r0, r1, r6}
    88ba:	cb43      	ldmia	r3!, {r0, r1, r6}
    88bc:	c243      	stmia	r2!, {r0, r1, r6}
			PIN_PA10B_ADC0_AIN10, PIN_PA11B_ADC0_AIN11,
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
		};
	const uint32_t pinmapping1[] = {
    88be:	a810      	add	r0, sp, #64	; 0x40
    88c0:	4b72      	ldr	r3, [pc, #456]	; (8a8c <adc_init+0x34c>)
    88c2:	3338      	adds	r3, #56	; 0x38
    88c4:	0002      	movs	r2, r0
    88c6:	cb43      	ldmia	r3!, {r0, r1, r6}
    88c8:	c243      	stmia	r2!, {r0, r1, r6}
    88ca:	cb43      	ldmia	r3!, {r0, r1, r6}
    88cc:	c243      	stmia	r2!, {r0, r1, r6}
    88ce:	cb43      	ldmia	r3!, {r0, r1, r6}
    88d0:	c243      	stmia	r2!, {r0, r1, r6}
    88d2:	cb43      	ldmia	r3!, {r0, r1, r6}
    88d4:	c243      	stmia	r2!, {r0, r1, r6}
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    88d6:	9a00      	ldr	r2, [sp, #0]
    88d8:	2a00      	cmp	r2, #0
    88da:	d003      	beq.n	88e4 <adc_init+0x1a4>
	case 0:
		pinmapping = pinmapping0;
		break;
	case 1:
		pinmapping = pinmapping1;
    88dc:	ab10      	add	r3, sp, #64	; 0x40
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    88de:	2a01      	cmp	r2, #1
    88e0:	d003      	beq.n	88ea <adc_init+0x1aa>
    88e2:	e001      	b.n	88e8 <adc_init+0x1a8>
	case 0:
		pinmapping = pinmapping0;
    88e4:	ab04      	add	r3, sp, #16
    88e6:	e000      	b.n	88ea <adc_init+0x1aa>
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
    88e8:	2300      	movs	r3, #0
	Assert(pinmapping);
#endif

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= _adc_extchannel_msb[index]) {
    88ea:	9a01      	ldr	r2, [sp, #4]
    88ec:	454a      	cmp	r2, r9
    88ee:	d80b      	bhi.n	8908 <adc_init+0x1c8>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    88f0:	0091      	lsls	r1, r2, #2
    88f2:	58c8      	ldr	r0, [r1, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    88f4:	a903      	add	r1, sp, #12
    88f6:	2300      	movs	r3, #0
    88f8:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    88fa:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    88fc:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    88fe:	465b      	mov	r3, fp
    8900:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    8902:	b2c0      	uxtb	r0, r0
    8904:	4b63      	ldr	r3, [pc, #396]	; (8a94 <adc_init+0x354>)
    8906:	4798      	blx	r3
	/* Setup pinmuxing for analog inputs */
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);

	/* Set pinmux for positive input sequence*/
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
    8908:	4646      	mov	r6, r8
    890a:	3601      	adds	r6, #1
    890c:	b2f3      	uxtb	r3, r6
    890e:	4698      	mov	r8, r3
    8910:	9301      	str	r3, [sp, #4]
    8912:	454b      	cmp	r3, r9
    8914:	d9c1      	bls.n	889a <adc_init+0x15a>
			_adc_configure_ain_pin(index, i);
		}
	}

	/* Configure run in standby and on demand */
	adc_module->CTRLA.reg = ((config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos)
    8916:	7b7b      	ldrb	r3, [r7, #13]
    8918:	019a      	lsls	r2, r3, #6
    891a:	7bbb      	ldrb	r3, [r7, #14]
    891c:	01db      	lsls	r3, r3, #7
    891e:	4313      	orrs	r3, r2
    8920:	b2db      	uxtb	r3, r3
    8922:	4652      	mov	r2, sl
    8924:	7013      	strb	r3, [r2, #0]
						    | (config->on_demand << ADC_CTRLA_ONDEMAND_Pos)) ;

	/* Configure reference */
	adc_module->REFCTRL.reg =
    8926:	7d3b      	ldrb	r3, [r7, #20]
    8928:	01db      	lsls	r3, r3, #7
    892a:	787a      	ldrb	r2, [r7, #1]
    892c:	4313      	orrs	r3, r2
    892e:	b2db      	uxtb	r3, r3
    8930:	4652      	mov	r2, sl
    8932:	7093      	strb	r3, [r2, #2]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos)
			| (config->reference);

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
    8934:	78fb      	ldrb	r3, [r7, #3]
    8936:	2b34      	cmp	r3, #52	; 0x34
    8938:	d900      	bls.n	893c <adc_init+0x1fc>
    893a:	e14b      	b.n	8bd4 <adc_init+0x494>
    893c:	009b      	lsls	r3, r3, #2
    893e:	4a56      	ldr	r2, [pc, #344]	; (8a98 <adc_init+0x358>)
    8940:	58d3      	ldr	r3, [r2, r3]
    8942:	469f      	mov	pc, r3
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
    8944:	2004      	movs	r0, #4
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    8946:	2110      	movs	r1, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
    8948:	2202      	movs	r2, #2
    894a:	e01a      	b.n	8982 <adc_init+0x242>

	/* Set adjusting result and number of samples */
	switch (config->resolution) {

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
    894c:	7a7a      	ldrb	r2, [r7, #9]
		accumulate = config->accumulate_samples;
    894e:	7a38      	ldrb	r0, [r7, #8]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    8950:	2110      	movs	r1, #16
    8952:	e016      	b.n	8982 <adc_init+0x242>
		resolution = ADC_RESOLUTION_16BIT;
		break;
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
    8954:	2006      	movs	r0, #6
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    8956:	2110      	movs	r1, #16
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
		break;
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    8958:	2201      	movs	r2, #1
    895a:	e012      	b.n	8982 <adc_init+0x242>
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
    895c:	2008      	movs	r0, #8
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    895e:	2110      	movs	r1, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
    8960:	2200      	movs	r2, #0
    8962:	e00e      	b.n	8982 <adc_init+0x242>
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    8964:	2000      	movs	r0, #0
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
		break;
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
    8966:	2130      	movs	r1, #48	; 0x30
static enum status_code _adc_set_config(
		uint8_t index,
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    8968:	2200      	movs	r2, #0
    896a:	e00a      	b.n	8982 <adc_init+0x242>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    896c:	2000      	movs	r0, #0
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
		break;
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
    896e:	2120      	movs	r1, #32
static enum status_code _adc_set_config(
		uint8_t index,
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    8970:	2200      	movs	r2, #0
    8972:	e006      	b.n	8982 <adc_init+0x242>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    8974:	2000      	movs	r0, #0
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
		break;
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
    8976:	2100      	movs	r1, #0
static enum status_code _adc_set_config(
		uint8_t index,
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    8978:	2200      	movs	r2, #0
    897a:	e002      	b.n	8982 <adc_init+0x242>
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
    897c:	2002      	movs	r0, #2
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    897e:	2110      	movs	r1, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    8980:	2201      	movs	r2, #1
	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
    8982:	0112      	lsls	r2, r2, #4
    8984:	2370      	movs	r3, #112	; 0x70
    8986:	4013      	ands	r3, r2
    8988:	4303      	orrs	r3, r0
    898a:	4652      	mov	r2, sl
    898c:	7313      	strb	r3, [r2, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    898e:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    8990:	8c13      	ldrh	r3, [r2, #32]
    8992:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    8994:	2b00      	cmp	r3, #0
    8996:	d1fb      	bne.n	8990 <adc_init+0x250>
		/* Wait for synchronization */
	}

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    8998:	7d7b      	ldrb	r3, [r7, #21]
		return STATUS_ERR_INVALID_ARG;
    899a:	2017      	movs	r0, #23
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    899c:	2b3f      	cmp	r3, #63	; 0x3f
    899e:	d900      	bls.n	89a2 <adc_init+0x262>
    89a0:	e120      	b.n	8be4 <adc_init+0x4a4>
		return STATUS_ERR_INVALID_ARG;
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
    89a2:	7bfa      	ldrb	r2, [r7, #15]
    89a4:	01d2      	lsls	r2, r2, #7
    89a6:	4313      	orrs	r3, r2
    89a8:	b2db      	uxtb	r3, r3
    89aa:	4652      	mov	r2, sl
    89ac:	7353      	strb	r3, [r2, #13]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    89ae:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    89b0:	8c13      	ldrh	r3, [r2, #32]
    89b2:	b29b      	uxth	r3, r3
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos)
				| (config->sampling_time_compensation_enable << ADC_SAMPCTRL_OFFCOMP_Pos);
	}

	while (adc_is_syncing(module_inst)) {
    89b4:	2b00      	cmp	r3, #0
    89b6:	d1fb      	bne.n	89b0 <adc_init+0x270>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
			config->clock_prescaler;
    89b8:	78bb      	ldrb	r3, [r7, #2]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    89ba:	4652      	mov	r2, sl
    89bc:	7053      	strb	r3, [r2, #1]
			config->clock_prescaler;
	adc_module->CTRLC.reg =
			resolution |
			(config->correction.correction_enable << ADC_CTRLC_CORREN_Pos) |
    89be:	2324      	movs	r3, #36	; 0x24
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
			config->clock_prescaler;
	adc_module->CTRLC.reg =
    89c0:	5cfa      	ldrb	r2, [r7, r3]
    89c2:	00d2      	lsls	r2, r2, #3
    89c4:	7b3b      	ldrb	r3, [r7, #12]
    89c6:	009b      	lsls	r3, r3, #2
    89c8:	4313      	orrs	r3, r2
    89ca:	7afa      	ldrb	r2, [r7, #11]
    89cc:	431a      	orrs	r2, r3
    89ce:	7abb      	ldrb	r3, [r7, #10]
    89d0:	005b      	lsls	r3, r3, #1
    89d2:	4313      	orrs	r3, r2
    89d4:	430b      	orrs	r3, r1
    89d6:	4652      	mov	r2, sl
    89d8:	8153      	strh	r3, [r2, #10]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    89da:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    89dc:	8c13      	ldrh	r3, [r2, #32]
    89de:	b29b      	uxth	r3, r3
			(config->correction.correction_enable << ADC_CTRLC_CORREN_Pos) |
			(config->freerunning << ADC_CTRLC_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLC_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLC_DIFFMODE_Pos);

	while (adc_is_syncing(module_inst)) {
    89e0:	2b00      	cmp	r3, #0
    89e2:	d1fb      	bne.n	89dc <adc_init+0x29c>
		/* Wait for synchronization */
	}

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
    89e4:	8b3b      	ldrh	r3, [r7, #24]
    89e6:	2b00      	cmp	r3, #0
    89e8:	d100      	bne.n	89ec <adc_init+0x2ac>
    89ea:	e091      	b.n	8b10 <adc_init+0x3d0>
		switch (resolution) {
    89ec:	2910      	cmp	r1, #16
    89ee:	d075      	beq.n	8adc <adc_init+0x39c>
    89f0:	d802      	bhi.n	89f8 <adc_init+0x2b8>
    89f2:	2900      	cmp	r1, #0
    89f4:	d054      	beq.n	8aa0 <adc_init+0x360>
    89f6:	e08b      	b.n	8b10 <adc_init+0x3d0>
    89f8:	2920      	cmp	r1, #32
    89fa:	d01a      	beq.n	8a32 <adc_init+0x2f2>
    89fc:	2930      	cmp	r1, #48	; 0x30
    89fe:	d000      	beq.n	8a02 <adc_init+0x2c2>
    8a00:	e086      	b.n	8b10 <adc_init+0x3d0>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    8a02:	7afa      	ldrb	r2, [r7, #11]
    8a04:	2a00      	cmp	r2, #0
    8a06:	d00a      	beq.n	8a1e <adc_init+0x2de>
    8a08:	69fa      	ldr	r2, [r7, #28]
    8a0a:	3280      	adds	r2, #128	; 0x80
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    8a0c:	2017      	movs	r0, #23

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    8a0e:	2aff      	cmp	r2, #255	; 0xff
    8a10:	d900      	bls.n	8a14 <adc_init+0x2d4>
    8a12:	e0e7      	b.n	8be4 <adc_init+0x4a4>
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
    8a14:	6a3a      	ldr	r2, [r7, #32]
    8a16:	3280      	adds	r2, #128	; 0x80
    8a18:	2aff      	cmp	r2, #255	; 0xff
    8a1a:	d900      	bls.n	8a1e <adc_init+0x2de>
    8a1c:	e0e2      	b.n	8be4 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    8a1e:	2017      	movs	r0, #23
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
    8a20:	69fa      	ldr	r2, [r7, #28]
    8a22:	2aff      	cmp	r2, #255	; 0xff
    8a24:	dd00      	ble.n	8a28 <adc_init+0x2e8>
    8a26:	e0dd      	b.n	8be4 <adc_init+0x4a4>
    8a28:	6a3a      	ldr	r2, [r7, #32]
    8a2a:	2aff      	cmp	r2, #255	; 0xff
    8a2c:	dd00      	ble.n	8a30 <adc_init+0x2f0>
    8a2e:	e0d9      	b.n	8be4 <adc_init+0x4a4>
    8a30:	e06e      	b.n	8b10 <adc_init+0x3d0>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    8a32:	7afa      	ldrb	r2, [r7, #11]
    8a34:	2a00      	cmp	r2, #0
    8a36:	d00f      	beq.n	8a58 <adc_init+0x318>
    8a38:	69fa      	ldr	r2, [r7, #28]
    8a3a:	2180      	movs	r1, #128	; 0x80
    8a3c:	0089      	lsls	r1, r1, #2
    8a3e:	468c      	mov	ip, r1
    8a40:	4462      	add	r2, ip
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    8a42:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    8a44:	4915      	ldr	r1, [pc, #84]	; (8a9c <adc_init+0x35c>)
    8a46:	428a      	cmp	r2, r1
    8a48:	d900      	bls.n	8a4c <adc_init+0x30c>
    8a4a:	e0cb      	b.n	8be4 <adc_init+0x4a4>
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    8a4c:	6a3a      	ldr	r2, [r7, #32]
    8a4e:	4462      	add	r2, ip
    8a50:	4912      	ldr	r1, [pc, #72]	; (8a9c <adc_init+0x35c>)
    8a52:	428a      	cmp	r2, r1
    8a54:	d900      	bls.n	8a58 <adc_init+0x318>
    8a56:	e0c5      	b.n	8be4 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    8a58:	2017      	movs	r0, #23
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
    8a5a:	4a10      	ldr	r2, [pc, #64]	; (8a9c <adc_init+0x35c>)
    8a5c:	69f9      	ldr	r1, [r7, #28]
    8a5e:	4291      	cmp	r1, r2
    8a60:	dd00      	ble.n	8a64 <adc_init+0x324>
    8a62:	e0bf      	b.n	8be4 <adc_init+0x4a4>
    8a64:	6a39      	ldr	r1, [r7, #32]
    8a66:	4291      	cmp	r1, r2
    8a68:	dd00      	ble.n	8a6c <adc_init+0x32c>
    8a6a:	e0bb      	b.n	8be4 <adc_init+0x4a4>
    8a6c:	e050      	b.n	8b10 <adc_init+0x3d0>
    8a6e:	46c0      	nop			; (mov r8, r8)
    8a70:	000086d1 	.word	0x000086d1
    8a74:	40000800 	.word	0x40000800
    8a78:	0000b0a0 	.word	0x0000b0a0
    8a7c:	40001800 	.word	0x40001800
    8a80:	0000b0ac 	.word	0x0000b0ac
    8a84:	0000a491 	.word	0x0000a491
    8a88:	0000a421 	.word	0x0000a421
    8a8c:	0000b034 	.word	0x0000b034
    8a90:	0000b0b0 	.word	0x0000b0b0
    8a94:	0000a58d 	.word	0x0000a58d
    8a98:	0000af60 	.word	0x0000af60
    8a9c:	000003ff 	.word	0x000003ff
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    8aa0:	7afa      	ldrb	r2, [r7, #11]
    8aa2:	2a00      	cmp	r2, #0
    8aa4:	d00f      	beq.n	8ac6 <adc_init+0x386>
    8aa6:	69fa      	ldr	r2, [r7, #28]
    8aa8:	2180      	movs	r1, #128	; 0x80
    8aaa:	0109      	lsls	r1, r1, #4
    8aac:	468c      	mov	ip, r1
    8aae:	4462      	add	r2, ip
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    8ab0:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    8ab2:	4950      	ldr	r1, [pc, #320]	; (8bf4 <adc_init+0x4b4>)
    8ab4:	428a      	cmp	r2, r1
    8ab6:	d900      	bls.n	8aba <adc_init+0x37a>
    8ab8:	e094      	b.n	8be4 <adc_init+0x4a4>
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    8aba:	6a3a      	ldr	r2, [r7, #32]
    8abc:	4462      	add	r2, ip
    8abe:	494d      	ldr	r1, [pc, #308]	; (8bf4 <adc_init+0x4b4>)
    8ac0:	428a      	cmp	r2, r1
    8ac2:	d900      	bls.n	8ac6 <adc_init+0x386>
    8ac4:	e08e      	b.n	8be4 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    8ac6:	2017      	movs	r0, #23
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
    8ac8:	4a4a      	ldr	r2, [pc, #296]	; (8bf4 <adc_init+0x4b4>)
    8aca:	69f9      	ldr	r1, [r7, #28]
    8acc:	4291      	cmp	r1, r2
    8ace:	dd00      	ble.n	8ad2 <adc_init+0x392>
    8ad0:	e088      	b.n	8be4 <adc_init+0x4a4>
    8ad2:	6a39      	ldr	r1, [r7, #32]
    8ad4:	4291      	cmp	r1, r2
    8ad6:	dd00      	ble.n	8ada <adc_init+0x39a>
    8ad8:	e084      	b.n	8be4 <adc_init+0x4a4>
    8ada:	e019      	b.n	8b10 <adc_init+0x3d0>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    8adc:	7afa      	ldrb	r2, [r7, #11]
    8ade:	2a00      	cmp	r2, #0
    8ae0:	d00e      	beq.n	8b00 <adc_init+0x3c0>
    8ae2:	69fa      	ldr	r2, [r7, #28]
    8ae4:	2180      	movs	r1, #128	; 0x80
    8ae6:	0209      	lsls	r1, r1, #8
    8ae8:	468c      	mov	ip, r1
    8aea:	4462      	add	r2, ip
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    8aec:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    8aee:	4942      	ldr	r1, [pc, #264]	; (8bf8 <adc_init+0x4b8>)
    8af0:	428a      	cmp	r2, r1
    8af2:	d900      	bls.n	8af6 <adc_init+0x3b6>
    8af4:	e076      	b.n	8be4 <adc_init+0x4a4>
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    8af6:	6a3a      	ldr	r2, [r7, #32]
    8af8:	4462      	add	r2, ip
    8afa:	493f      	ldr	r1, [pc, #252]	; (8bf8 <adc_init+0x4b8>)
    8afc:	428a      	cmp	r2, r1
    8afe:	d871      	bhi.n	8be4 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    8b00:	2017      	movs	r0, #23
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
    8b02:	4a3d      	ldr	r2, [pc, #244]	; (8bf8 <adc_init+0x4b8>)
    8b04:	69f9      	ldr	r1, [r7, #28]
    8b06:	4291      	cmp	r1, r2
    8b08:	dc6c      	bgt.n	8be4 <adc_init+0x4a4>
    8b0a:	6a39      	ldr	r1, [r7, #32]
    8b0c:	4291      	cmp	r1, r2
    8b0e:	dc69      	bgt.n	8be4 <adc_init+0x4a4>
			break;
		}
	}

	/* Configure window mode */
	adc_module->CTRLC.reg |= config->window.window_mode;
    8b10:	4652      	mov	r2, sl
    8b12:	8952      	ldrh	r2, [r2, #10]
    8b14:	4313      	orrs	r3, r2
    8b16:	4652      	mov	r2, sl
    8b18:	8153      	strh	r3, [r2, #10]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    8b1a:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    8b1c:	8c13      	ldrh	r3, [r2, #32]
    8b1e:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    8b20:	2b00      	cmp	r3, #0
    8b22:	d1fb      	bne.n	8b1c <adc_init+0x3dc>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
    8b24:	8bbb      	ldrh	r3, [r7, #28]
    8b26:	4652      	mov	r2, sl
    8b28:	81d3      	strh	r3, [r2, #14]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    8b2a:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    8b2c:	8c13      	ldrh	r3, [r2, #32]
    8b2e:	b29b      	uxth	r3, r3
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;

	while (adc_is_syncing(module_inst)) {
    8b30:	2b00      	cmp	r3, #0
    8b32:	d1fb      	bne.n	8b2c <adc_init+0x3ec>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
    8b34:	8c3b      	ldrh	r3, [r7, #32]
    8b36:	4652      	mov	r2, sl
    8b38:	8213      	strh	r3, [r2, #16]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    8b3a:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    8b3c:	8c13      	ldrh	r3, [r2, #32]
    8b3e:	b29b      	uxth	r3, r3
			ADC_WINUT_WINUT_Pos;

	while (adc_is_syncing(module_inst)) {
    8b40:	2b00      	cmp	r3, #0
    8b42:	d1fb      	bne.n	8b3c <adc_init+0x3fc>
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    8b44:	793a      	ldrb	r2, [r7, #4]
    8b46:	88fb      	ldrh	r3, [r7, #6]
    8b48:	4313      	orrs	r3, r2
    8b4a:	4652      	mov	r2, sl
    8b4c:	8113      	strh	r3, [r2, #8]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    8b4e:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    8b50:	8c13      	ldrh	r3, [r2, #32]
    8b52:	b29b      	uxth	r3, r3
			config->negative_input |
			config->positive_input;

	while (adc_is_syncing(module_inst)) {
    8b54:	2b00      	cmp	r3, #0
    8b56:	d1fb      	bne.n	8b50 <adc_init+0x410>
		/* Wait for synchronization */
	}

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
    8b58:	332a      	adds	r3, #42	; 0x2a
    8b5a:	5cfb      	ldrb	r3, [r7, r3]
    8b5c:	4652      	mov	r2, sl
    8b5e:	70d3      	strb	r3, [r2, #3]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
    8b60:	2307      	movs	r3, #7
    8b62:	7113      	strb	r3, [r2, #4]
			(1 << ADC_INTENCLR_WINMON_Pos) |(1 << ADC_INTENCLR_OVERRUN_Pos)
			| (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
    8b64:	331d      	adds	r3, #29
    8b66:	5cfb      	ldrb	r3, [r7, r3]
    8b68:	2b00      	cmp	r3, #0
    8b6a:	d01b      	beq.n	8ba4 <adc_init+0x464>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    8b6c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
			return STATUS_ERR_INVALID_ARG;
    8b6e:	2017      	movs	r0, #23
			(1 << ADC_INTENCLR_WINMON_Pos) |(1 << ADC_INTENCLR_OVERRUN_Pos)
			| (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    8b70:	4a20      	ldr	r2, [pc, #128]	; (8bf4 <adc_init+0x4b4>)
    8b72:	4293      	cmp	r3, r2
    8b74:	d836      	bhi.n	8be4 <adc_init+0x4a4>
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
    8b76:	4652      	mov	r2, sl
    8b78:	8253      	strh	r3, [r2, #18]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    8b7a:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    8b7c:	8c13      	ldrh	r3, [r2, #32]
    8b7e:	b29b      	uxth	r3, r3
					ADC_GAINCORR_GAINCORR_Pos;
		}

		while (adc_is_syncing(module_inst)) {
    8b80:	2b00      	cmp	r3, #0
    8b82:	d1fb      	bne.n	8b7c <adc_init+0x43c>
			/* Wait for synchronization */
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    8b84:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
    8b86:	2380      	movs	r3, #128	; 0x80
    8b88:	011b      	lsls	r3, r3, #4
    8b8a:	18d3      	adds	r3, r2, r3
    8b8c:	b29b      	uxth	r3, r3
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
    8b8e:	2017      	movs	r0, #23
		while (adc_is_syncing(module_inst)) {
			/* Wait for synchronization */
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    8b90:	4918      	ldr	r1, [pc, #96]	; (8bf4 <adc_init+0x4b4>)
    8b92:	428b      	cmp	r3, r1
    8b94:	d826      	bhi.n	8be4 <adc_init+0x4a4>
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
    8b96:	4653      	mov	r3, sl
    8b98:	829a      	strh	r2, [r3, #20]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    8b9a:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    8b9c:	8c13      	ldrh	r3, [r2, #32]
    8b9e:	b29b      	uxth	r3, r3
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}

		while (adc_is_syncing(module_inst)) {
    8ba0:	2b00      	cmp	r3, #0
    8ba2:	d1fb      	bne.n	8b9c <adc_init+0x45c>
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIASREFBUF(
    8ba4:	00a2      	lsls	r2, r4, #2
    8ba6:	4b15      	ldr	r3, [pc, #84]	; (8bfc <adc_init+0x4bc>)
    8ba8:	58d3      	ldr	r3, [r2, r3]
    8baa:	4915      	ldr	r1, [pc, #84]	; (8c00 <adc_init+0x4c0>)
			/* Wait for synchronization */
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    8bac:	5d09      	ldrb	r1, [r1, r4]
    8bae:	681b      	ldr	r3, [r3, #0]
    8bb0:	40cb      	lsrs	r3, r1
    8bb2:	021b      	lsls	r3, r3, #8
    8bb4:	21e0      	movs	r1, #224	; 0xe0
    8bb6:	00c9      	lsls	r1, r1, #3
    8bb8:	4019      	ands	r1, r3
			ADC_CALIB_BIASREFBUF(
				(*(uint32_t *)_adc_biasrefbuf_addr[index] >> _adc_biasrefbuf_pos[index])
			) |
			ADC_CALIB_BIASCOMP(
    8bba:	4b12      	ldr	r3, [pc, #72]	; (8c04 <adc_init+0x4c4>)
    8bbc:	58d3      	ldr	r3, [r2, r3]
    8bbe:	4a12      	ldr	r2, [pc, #72]	; (8c08 <adc_init+0x4c8>)
			/* Wait for synchronization */
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    8bc0:	5d12      	ldrb	r2, [r2, r4]
    8bc2:	681b      	ldr	r3, [r3, #0]
    8bc4:	40d3      	lsrs	r3, r2
    8bc6:	2207      	movs	r2, #7
    8bc8:	4013      	ands	r3, r2
    8bca:	430b      	orrs	r3, r1
    8bcc:	4652      	mov	r2, sl
    8bce:	8593      	strh	r3, [r2, #44]	; 0x2c
			) |
			ADC_CALIB_BIASCOMP(
				(*(uint32_t *)_adc_biascomp_addr[index] >> _adc_biascomp_pos[index])
			);

	return STATUS_OK;
    8bd0:	2000      	movs	r0, #0
    8bd2:	e007      	b.n	8be4 <adc_init+0x4a4>
		resolution = ADC_RESOLUTION_12BIT;
		break;

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
    8bd4:	2017      	movs	r0, #23
    8bd6:	e005      	b.n	8be4 <adc_init+0x4a4>
    8bd8:	2300      	movs	r3, #0
    8bda:	9301      	str	r3, [sp, #4]
    8bdc:	4698      	mov	r8, r3
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);

	/* Set pinmux for positive input sequence*/
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
		if(config->positive_input_sequence_mask_enable & (1 << i)){
    8bde:	3301      	adds	r3, #1
    8be0:	469b      	mov	fp, r3
    8be2:	e65a      	b.n	889a <adc_init+0x15a>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(instance, module_inst, config);
}
    8be4:	b01d      	add	sp, #116	; 0x74
    8be6:	bc3c      	pop	{r2, r3, r4, r5}
    8be8:	4690      	mov	r8, r2
    8bea:	4699      	mov	r9, r3
    8bec:	46a2      	mov	sl, r4
    8bee:	46ab      	mov	fp, r5
    8bf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8bf2:	46c0      	nop			; (mov r8, r8)
    8bf4:	00000fff 	.word	0x00000fff
    8bf8:	0000ffff 	.word	0x0000ffff
    8bfc:	0000b0c0 	.word	0x0000b0c0
    8c00:	0000b09c 	.word	0x0000b09c
    8c04:	0000b0b8 	.word	0x0000b0b8
    8c08:	0000b0a8 	.word	0x0000b0a8

00008c0c <_can_enable_peripheral_clock>:
	hw->TXEFC.reg |= CAN_TXEFC_EFWM(config->tx_event_fifo_watermark);
}

static void _can_enable_peripheral_clock(struct can_module *const module_inst)
{
	if (module_inst->hw == CAN0) {
    8c0c:	6803      	ldr	r3, [r0, #0]
    8c0e:	4a0a      	ldr	r2, [pc, #40]	; (8c38 <_can_enable_peripheral_clock+0x2c>)
    8c10:	4293      	cmp	r3, r2
    8c12:	d106      	bne.n	8c22 <_can_enable_peripheral_clock+0x16>
 * \param[in] ahb_mask  AHB clock mask to enable
 */
static inline void system_ahb_clock_set_mask(
		const uint32_t ahb_mask)
{
	MCLK->AHBMASK.reg |= ahb_mask;
    8c14:	4a09      	ldr	r2, [pc, #36]	; (8c3c <_can_enable_peripheral_clock+0x30>)
    8c16:	6913      	ldr	r3, [r2, #16]
    8c18:	2180      	movs	r1, #128	; 0x80
    8c1a:	0049      	lsls	r1, r1, #1
    8c1c:	430b      	orrs	r3, r1
    8c1e:	6113      	str	r3, [r2, #16]
    8c20:	e008      	b.n	8c34 <_can_enable_peripheral_clock+0x28>
		/* Turn on the digital interface clock. */
		system_ahb_clock_set_mask(MCLK_AHBMASK_CAN0);
	} else if (module_inst->hw == CAN1) {
    8c22:	4a07      	ldr	r2, [pc, #28]	; (8c40 <_can_enable_peripheral_clock+0x34>)
    8c24:	4293      	cmp	r3, r2
    8c26:	d105      	bne.n	8c34 <_can_enable_peripheral_clock+0x28>
    8c28:	4a04      	ldr	r2, [pc, #16]	; (8c3c <_can_enable_peripheral_clock+0x30>)
    8c2a:	6913      	ldr	r3, [r2, #16]
    8c2c:	2180      	movs	r1, #128	; 0x80
    8c2e:	0089      	lsls	r1, r1, #2
    8c30:	430b      	orrs	r3, r1
    8c32:	6113      	str	r3, [r2, #16]
		/* Turn on the digital interface clock. */
		system_ahb_clock_set_mask(MCLK_AHBMASK_CAN1);
	}
}
    8c34:	4770      	bx	lr
    8c36:	46c0      	nop			; (mov r8, r8)
    8c38:	42001c00 	.word	0x42001c00
    8c3c:	40000800 	.word	0x40000800
    8c40:	42002000 	.word	0x42002000

00008c44 <can_init>:

void can_init(struct can_module *const module_inst, Can *hw,
		struct can_config *config)
{
    8c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8c46:	000c      	movs	r4, r1
    8c48:	0015      	movs	r5, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    8c4a:	6001      	str	r1, [r0, #0]

	/* Enable peripheral clock */
	_can_enable_peripheral_clock(module_inst);
    8c4c:	4ba6      	ldr	r3, [pc, #664]	; (8ee8 <can_init+0x2a4>)
    8c4e:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    8c50:	4ba6      	ldr	r3, [pc, #664]	; (8eec <can_init+0x2a8>)
    8c52:	2200      	movs	r2, #0
    8c54:	701a      	strb	r2, [r3, #0]

	/* Configure GCLK channel */
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
    8c56:	782a      	ldrb	r2, [r5, #0]
    8c58:	701a      	strb	r2, [r3, #0]

	if (hw == CAN0) {
    8c5a:	4ba5      	ldr	r3, [pc, #660]	; (8ef0 <can_init+0x2ac>)
    8c5c:	429c      	cmp	r4, r3
    8c5e:	d13c      	bne.n	8cda <can_init+0x96>
		system_gclk_chan_set_config(CAN0_GCLK_ID, &gclk_chan_conf);
    8c60:	49a2      	ldr	r1, [pc, #648]	; (8eec <can_init+0x2a8>)
    8c62:	201a      	movs	r0, #26
    8c64:	4ba3      	ldr	r3, [pc, #652]	; (8ef4 <can_init+0x2b0>)
    8c66:	4798      	blx	r3
		system_gclk_chan_enable(CAN0_GCLK_ID);
    8c68:	201a      	movs	r0, #26
    8c6a:	4ba3      	ldr	r3, [pc, #652]	; (8ef8 <can_init+0x2b4>)
    8c6c:	4798      	blx	r3
		system_gclk_chan_enable(CAN1_GCLK_ID);
	}


	/* Configuration Change Enable. */
	hw->CCCR.reg |= CAN_CCCR_CCE;
    8c6e:	4ba0      	ldr	r3, [pc, #640]	; (8ef0 <can_init+0x2ac>)
    8c70:	6999      	ldr	r1, [r3, #24]
    8c72:	2202      	movs	r2, #2
    8c74:	430a      	orrs	r2, r1
    8c76:	619a      	str	r2, [r3, #24]
static struct can_extended_message_filter_element can1_rx_extended_filter[CONF_CAN1_RX_EXTENDED_ID_FILTER_NUM];

static void _can_message_memory_init(Can *hw)
{
	if (hw == CAN0) {
		hw->SIDFC.reg = CAN_SIDFC_FLSSA((uint32_t)can0_rx_standard_filter) |
    8c78:	4aa0      	ldr	r2, [pc, #640]	; (8efc <can_init+0x2b8>)
    8c7a:	0412      	lsls	r2, r2, #16
    8c7c:	0c12      	lsrs	r2, r2, #16
    8c7e:	2780      	movs	r7, #128	; 0x80
    8c80:	03bf      	lsls	r7, r7, #14
    8c82:	433a      	orrs	r2, r7
    8c84:	2184      	movs	r1, #132	; 0x84
    8c86:	505a      	str	r2, [r3, r1]
				CAN_SIDFC_LSS(CONF_CAN0_RX_STANDARD_ID_FILTER_NUM);
		hw->XIDFC.reg = CAN_XIDFC_FLESA((uint32_t)can0_rx_extended_filter) |
    8c88:	489d      	ldr	r0, [pc, #628]	; (8f00 <can_init+0x2bc>)
    8c8a:	0400      	lsls	r0, r0, #16
    8c8c:	0c00      	lsrs	r0, r0, #16
    8c8e:	2680      	movs	r6, #128	; 0x80
    8c90:	0376      	lsls	r6, r6, #13
    8c92:	4330      	orrs	r0, r6
    8c94:	2288      	movs	r2, #136	; 0x88
    8c96:	5098      	str	r0, [r3, r2]
				CAN_XIDFC_LSE(CONF_CAN0_RX_EXTENDED_ID_FILTER_NUM);
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can0_rx_fifo_0) |
    8c98:	499a      	ldr	r1, [pc, #616]	; (8f04 <can_init+0x2c0>)
    8c9a:	0409      	lsls	r1, r1, #16
    8c9c:	0c09      	lsrs	r1, r1, #16
    8c9e:	4339      	orrs	r1, r7
    8ca0:	3218      	adds	r2, #24
    8ca2:	5099      	str	r1, [r3, r2]
				CAN_RXF0C_F0S(CONF_CAN0_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can0_rx_fifo_1) |
    8ca4:	4a98      	ldr	r2, [pc, #608]	; (8f08 <can_init+0x2c4>)
    8ca6:	0412      	lsls	r2, r2, #16
    8ca8:	0c12      	lsrs	r2, r2, #16
    8caa:	4332      	orrs	r2, r6
    8cac:	21b0      	movs	r1, #176	; 0xb0
    8cae:	505a      	str	r2, [r3, r1]
				CAN_RXF1C_F1S(CONF_CAN0_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can0_rx_buffer);
    8cb0:	4a96      	ldr	r2, [pc, #600]	; (8f0c <can_init+0x2c8>)
    8cb2:	0412      	lsls	r2, r2, #16
    8cb4:	0c12      	lsrs	r2, r2, #16
    8cb6:	3904      	subs	r1, #4
    8cb8:	505a      	str	r2, [r3, r1]
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can0_tx_buffer) |
				CAN_TXBC_NDTB(CONF_CAN0_TX_BUFFER_NUM) |
    8cba:	4a95      	ldr	r2, [pc, #596]	; (8f10 <can_init+0x2cc>)
    8cbc:	0412      	lsls	r2, r2, #16
    8cbe:	0c12      	lsrs	r2, r2, #16
    8cc0:	4994      	ldr	r1, [pc, #592]	; (8f14 <can_init+0x2d0>)
    8cc2:	430a      	orrs	r2, r1
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can0_rx_fifo_0) |
				CAN_RXF0C_F0S(CONF_CAN0_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can0_rx_fifo_1) |
				CAN_RXF1C_F1S(CONF_CAN0_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can0_rx_buffer);
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can0_tx_buffer) |
    8cc4:	21c0      	movs	r1, #192	; 0xc0
    8cc6:	505a      	str	r2, [r3, r1]
				CAN_TXBC_NDTB(CONF_CAN0_TX_BUFFER_NUM) |
				CAN_TXBC_TFQS(CONF_CAN0_TX_FIFO_QUEUE_NUM);
		hw->TXEFC.reg = CAN_TXEFC_EFSA((uint32_t)can0_tx_event_fifo) |
    8cc8:	4a93      	ldr	r2, [pc, #588]	; (8f18 <can_init+0x2d4>)
    8cca:	0412      	lsls	r2, r2, #16
    8ccc:	0c12      	lsrs	r2, r2, #16
    8cce:	2180      	movs	r1, #128	; 0x80
    8cd0:	0309      	lsls	r1, r1, #12
    8cd2:	430a      	orrs	r2, r1
    8cd4:	21f0      	movs	r1, #240	; 0xf0
    8cd6:	505a      	str	r2, [r3, r1]
    8cd8:	e03f      	b.n	8d5a <can_init+0x116>
	gclk_chan_conf.source_generator = config->clock_source;

	if (hw == CAN0) {
		system_gclk_chan_set_config(CAN0_GCLK_ID, &gclk_chan_conf);
		system_gclk_chan_enable(CAN0_GCLK_ID);
	} else if (hw == CAN1) {
    8cda:	4b90      	ldr	r3, [pc, #576]	; (8f1c <can_init+0x2d8>)
    8cdc:	429c      	cmp	r4, r3
    8cde:	d000      	beq.n	8ce2 <can_init+0x9e>
    8ce0:	e0fc      	b.n	8edc <can_init+0x298>
		system_gclk_chan_set_config(CAN1_GCLK_ID, &gclk_chan_conf);
    8ce2:	4982      	ldr	r1, [pc, #520]	; (8eec <can_init+0x2a8>)
    8ce4:	201b      	movs	r0, #27
    8ce6:	4b83      	ldr	r3, [pc, #524]	; (8ef4 <can_init+0x2b0>)
    8ce8:	4798      	blx	r3
		system_gclk_chan_enable(CAN1_GCLK_ID);
    8cea:	201b      	movs	r0, #27
    8cec:	4b82      	ldr	r3, [pc, #520]	; (8ef8 <can_init+0x2b4>)
    8cee:	4798      	blx	r3
	}


	/* Configuration Change Enable. */
	hw->CCCR.reg |= CAN_CCCR_CCE;
    8cf0:	4b8a      	ldr	r3, [pc, #552]	; (8f1c <can_init+0x2d8>)
    8cf2:	6999      	ldr	r1, [r3, #24]
    8cf4:	2202      	movs	r2, #2
    8cf6:	430a      	orrs	r2, r1
    8cf8:	619a      	str	r2, [r3, #24]
				CAN_TXBC_NDTB(CONF_CAN0_TX_BUFFER_NUM) |
				CAN_TXBC_TFQS(CONF_CAN0_TX_FIFO_QUEUE_NUM);
		hw->TXEFC.reg = CAN_TXEFC_EFSA((uint32_t)can0_tx_event_fifo) |
				CAN_TXEFC_EFS(CONF_CAN0_TX_EVENT_FIFO);
	} else if (hw == CAN1) {
		hw->SIDFC.reg = CAN_SIDFC_FLSSA((uint32_t)can1_rx_standard_filter) |
    8cfa:	4a89      	ldr	r2, [pc, #548]	; (8f20 <can_init+0x2dc>)
    8cfc:	0412      	lsls	r2, r2, #16
    8cfe:	0c12      	lsrs	r2, r2, #16
    8d00:	2180      	movs	r1, #128	; 0x80
    8d02:	0389      	lsls	r1, r1, #14
    8d04:	430a      	orrs	r2, r1
    8d06:	2184      	movs	r1, #132	; 0x84
    8d08:	505a      	str	r2, [r3, r1]
				CAN_SIDFC_LSS(CONF_CAN1_RX_STANDARD_ID_FILTER_NUM);
		hw->XIDFC.reg = CAN_XIDFC_FLESA((uint32_t)can1_rx_extended_filter) |
    8d0a:	4986      	ldr	r1, [pc, #536]	; (8f24 <can_init+0x2e0>)
    8d0c:	0409      	lsls	r1, r1, #16
    8d0e:	0c09      	lsrs	r1, r1, #16
    8d10:	2080      	movs	r0, #128	; 0x80
    8d12:	0340      	lsls	r0, r0, #13
    8d14:	4301      	orrs	r1, r0
    8d16:	2288      	movs	r2, #136	; 0x88
    8d18:	5099      	str	r1, [r3, r2]
				CAN_XIDFC_LSE(CONF_CAN1_RX_EXTENDED_ID_FILTER_NUM);
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can1_rx_fifo_0) |
    8d1a:	4983      	ldr	r1, [pc, #524]	; (8f28 <can_init+0x2e4>)
    8d1c:	0409      	lsls	r1, r1, #16
    8d1e:	0c09      	lsrs	r1, r1, #16
    8d20:	4301      	orrs	r1, r0
    8d22:	3218      	adds	r2, #24
    8d24:	5099      	str	r1, [r3, r2]
				CAN_RXF0C_F0S(CONF_CAN1_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can1_rx_fifo_1) |
    8d26:	4a81      	ldr	r2, [pc, #516]	; (8f2c <can_init+0x2e8>)
    8d28:	0412      	lsls	r2, r2, #16
    8d2a:	0c12      	lsrs	r2, r2, #16
    8d2c:	4302      	orrs	r2, r0
    8d2e:	21b0      	movs	r1, #176	; 0xb0
    8d30:	505a      	str	r2, [r3, r1]
				CAN_RXF1C_F1S(CONF_CAN1_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can1_rx_buffer);
    8d32:	4a7f      	ldr	r2, [pc, #508]	; (8f30 <can_init+0x2ec>)
    8d34:	0412      	lsls	r2, r2, #16
    8d36:	0c12      	lsrs	r2, r2, #16
    8d38:	3904      	subs	r1, #4
    8d3a:	505a      	str	r2, [r3, r1]
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can1_tx_buffer) |
				CAN_TXBC_NDTB(CONF_CAN1_TX_BUFFER_NUM) |
    8d3c:	4a7d      	ldr	r2, [pc, #500]	; (8f34 <can_init+0x2f0>)
    8d3e:	0412      	lsls	r2, r2, #16
    8d40:	0c12      	lsrs	r2, r2, #16
    8d42:	4974      	ldr	r1, [pc, #464]	; (8f14 <can_init+0x2d0>)
    8d44:	430a      	orrs	r2, r1
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can1_rx_fifo_0) |
				CAN_RXF0C_F0S(CONF_CAN1_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can1_rx_fifo_1) |
				CAN_RXF1C_F1S(CONF_CAN1_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can1_rx_buffer);
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can1_tx_buffer) |
    8d46:	21c0      	movs	r1, #192	; 0xc0
    8d48:	505a      	str	r2, [r3, r1]
				CAN_TXBC_NDTB(CONF_CAN1_TX_BUFFER_NUM) |
				CAN_TXBC_TFQS(CONF_CAN1_TX_FIFO_QUEUE_NUM);
		hw->TXEFC.reg = CAN_TXEFC_EFSA((uint32_t)can1_tx_event_fifo) |
    8d4a:	4a7b      	ldr	r2, [pc, #492]	; (8f38 <can_init+0x2f4>)
    8d4c:	0412      	lsls	r2, r2, #16
    8d4e:	0c12      	lsrs	r2, r2, #16
    8d50:	2180      	movs	r1, #128	; 0x80
    8d52:	0309      	lsls	r1, r1, #12
    8d54:	430a      	orrs	r2, r1
    8d56:	21f0      	movs	r1, #240	; 0xf0
    8d58:	505a      	str	r2, [r3, r1]
	 * The corresponding setting value in register is 0/1//2/3/4/5/6/7.
	 * To simplify the calculation, seperate to two group 8/12/16/20/24 which
	 * increased with 4 and 32/48/64 which increased with 16.
	 */
	if (CONF_CAN_ELEMENT_DATA_SIZE <= 24) {
		hw->RXESC.reg = CAN_RXESC_RBDS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4) |
    8d5a:	2300      	movs	r3, #0
    8d5c:	22bc      	movs	r2, #188	; 0xbc
    8d5e:	50a3      	str	r3, [r4, r2]
				CAN_RXESC_F0DS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4) |
				CAN_RXESC_F1DS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4);
		hw->TXESC.reg = CAN_TXESC_TBDS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4);
    8d60:	320c      	adds	r2, #12
    8d62:	50a3      	str	r3, [r4, r2]
}

static void _can_set_configuration(Can *hw, struct can_config *config)
{
	/* Timing setting. */
	hw->NBTP.reg = CAN_NBTP_NBRP(CONF_CAN_NBTP_NBRP_VALUE) |
    8d64:	4b75      	ldr	r3, [pc, #468]	; (8f3c <can_init+0x2f8>)
    8d66:	61e3      	str	r3, [r4, #28]
			CAN_NBTP_NSJW(CONF_CAN_NBTP_NSJW_VALUE) |
			CAN_NBTP_NTSEG1(CONF_CAN_NBTP_NTSEG1_VALUE) |
			CAN_NBTP_NTSEG2(CONF_CAN_NBTP_NTSEG2_VALUE);
	hw->DBTP.reg = CAN_DBTP_DBRP(CONF_CAN_DBTP_DBRP_VALUE) |
    8d68:	4b75      	ldr	r3, [pc, #468]	; (8f40 <can_init+0x2fc>)
    8d6a:	60e3      	str	r3, [r4, #12]
			CAN_DBTP_DSJW(CONF_CAN_DBTP_DSJW_VALUE) |
			CAN_DBTP_DTSEG1(CONF_CAN_DBTP_DTSEG1_VALUE) |
			CAN_DBTP_DTSEG2(CONF_CAN_DBTP_DTSEG2_VALUE);

	if (config->tdc_enable) {
    8d6c:	7bab      	ldrb	r3, [r5, #14]
    8d6e:	2b00      	cmp	r3, #0
    8d70:	d004      	beq.n	8d7c <can_init+0x138>
		hw->DBTP.reg |= CAN_DBTP_TDC;
    8d72:	68e3      	ldr	r3, [r4, #12]
    8d74:	2280      	movs	r2, #128	; 0x80
    8d76:	0412      	lsls	r2, r2, #16
    8d78:	4313      	orrs	r3, r2
    8d7a:	60e3      	str	r3, [r4, #12]
	}
	
	if (config->run_in_standby) {
    8d7c:	786b      	ldrb	r3, [r5, #1]
    8d7e:	2b00      	cmp	r3, #0
    8d80:	d003      	beq.n	8d8a <can_init+0x146>
		hw->MRCFG.reg |= 0x01<<6;
    8d82:	68a2      	ldr	r2, [r4, #8]
    8d84:	2340      	movs	r3, #64	; 0x40
    8d86:	4313      	orrs	r3, r2
    8d88:	60a3      	str	r3, [r4, #8]
	}

	hw->RWD.reg |= CAN_RWD_WDC(config->watchdog_configuration);
    8d8a:	6963      	ldr	r3, [r4, #20]
    8d8c:	78aa      	ldrb	r2, [r5, #2]
    8d8e:	4313      	orrs	r3, r2
    8d90:	6163      	str	r3, [r4, #20]

	if (config->transmit_pause) {
    8d92:	78eb      	ldrb	r3, [r5, #3]
    8d94:	2b00      	cmp	r3, #0
    8d96:	d004      	beq.n	8da2 <can_init+0x15e>
		hw->CCCR.reg |= CAN_CCCR_TXP;
    8d98:	69a3      	ldr	r3, [r4, #24]
    8d9a:	2280      	movs	r2, #128	; 0x80
    8d9c:	01d2      	lsls	r2, r2, #7
    8d9e:	4313      	orrs	r3, r2
    8da0:	61a3      	str	r3, [r4, #24]
	}

	if (config->edge_filtering) {
    8da2:	792b      	ldrb	r3, [r5, #4]
    8da4:	2b00      	cmp	r3, #0
    8da6:	d004      	beq.n	8db2 <can_init+0x16e>
		hw->CCCR.reg |= CAN_CCCR_EFBI;
    8da8:	69a3      	ldr	r3, [r4, #24]
    8daa:	2280      	movs	r2, #128	; 0x80
    8dac:	0192      	lsls	r2, r2, #6
    8dae:	4313      	orrs	r3, r2
    8db0:	61a3      	str	r3, [r4, #24]
	}

	if (config->protocol_exception_handling) {
    8db2:	796b      	ldrb	r3, [r5, #5]
    8db4:	2b00      	cmp	r3, #0
    8db6:	d004      	beq.n	8dc2 <can_init+0x17e>
		hw->CCCR.reg |= CAN_CCCR_PXHD;
    8db8:	69a3      	ldr	r3, [r4, #24]
    8dba:	2280      	movs	r2, #128	; 0x80
    8dbc:	0152      	lsls	r2, r2, #5
    8dbe:	4313      	orrs	r3, r2
    8dc0:	61a3      	str	r3, [r4, #24]
	}

	if (!config->automatic_retransmission) {
    8dc2:	79ab      	ldrb	r3, [r5, #6]
    8dc4:	2b00      	cmp	r3, #0
    8dc6:	d103      	bne.n	8dd0 <can_init+0x18c>
		hw->CCCR.reg |= CAN_CCCR_DAR;
    8dc8:	69a2      	ldr	r2, [r4, #24]
    8dca:	3340      	adds	r3, #64	; 0x40
    8dcc:	4313      	orrs	r3, r2
    8dce:	61a3      	str	r3, [r4, #24]
	}

	if (config->clock_stop_request) {
    8dd0:	79eb      	ldrb	r3, [r5, #7]
    8dd2:	2b00      	cmp	r3, #0
    8dd4:	d003      	beq.n	8dde <can_init+0x19a>
		hw->CCCR.reg |= CAN_CCCR_CSR;
    8dd6:	69a2      	ldr	r2, [r4, #24]
    8dd8:	2310      	movs	r3, #16
    8dda:	4313      	orrs	r3, r2
    8ddc:	61a3      	str	r3, [r4, #24]
	}

	if (config->clock_stop_acknowledge) {
    8dde:	7a2b      	ldrb	r3, [r5, #8]
    8de0:	2b00      	cmp	r3, #0
    8de2:	d003      	beq.n	8dec <can_init+0x1a8>
		hw->CCCR.reg |= CAN_CCCR_CSA;
    8de4:	69a2      	ldr	r2, [r4, #24]
    8de6:	2308      	movs	r3, #8
    8de8:	4313      	orrs	r3, r2
    8dea:	61a3      	str	r3, [r4, #24]
	}

	hw->TSCC.reg = CAN_TSCC_TCP(config->timestamp_prescaler) |
    8dec:	7a6b      	ldrb	r3, [r5, #9]
    8dee:	041b      	lsls	r3, r3, #16
    8df0:	22f0      	movs	r2, #240	; 0xf0
    8df2:	0312      	lsls	r2, r2, #12
    8df4:	4013      	ands	r3, r2
    8df6:	2201      	movs	r2, #1
    8df8:	4313      	orrs	r3, r2
    8dfa:	6223      	str	r3, [r4, #32]
			CAN_TSCC_TSS_INC_Val;

	hw->TOCC.reg = CAN_TOCC_TOP(config->timeout_period) |
			config->timeout_mode | config->timeout_enable;
    8dfc:	7b2a      	ldrb	r2, [r5, #12]
    8dfe:	7b6b      	ldrb	r3, [r5, #13]
    8e00:	4313      	orrs	r3, r2
    8e02:	896a      	ldrh	r2, [r5, #10]
    8e04:	0412      	lsls	r2, r2, #16
    8e06:	4313      	orrs	r3, r2
	}

	hw->TSCC.reg = CAN_TSCC_TCP(config->timestamp_prescaler) |
			CAN_TSCC_TSS_INC_Val;

	hw->TOCC.reg = CAN_TOCC_TOP(config->timeout_period) |
    8e08:	62a3      	str	r3, [r4, #40]	; 0x28
			config->timeout_mode | config->timeout_enable;

	hw->TDCR.reg = CAN_TDCR_TDCO(config->delay_compensation_offset) |
    8e0a:	7beb      	ldrb	r3, [r5, #15]
    8e0c:	021b      	lsls	r3, r3, #8
    8e0e:	22fe      	movs	r2, #254	; 0xfe
    8e10:	01d2      	lsls	r2, r2, #7
    8e12:	4013      	ands	r3, r2
    8e14:	0019      	movs	r1, r3
    8e16:	7c2a      	ldrb	r2, [r5, #16]
    8e18:	237f      	movs	r3, #127	; 0x7f
    8e1a:	401a      	ands	r2, r3
    8e1c:	000b      	movs	r3, r1
    8e1e:	4313      	orrs	r3, r2
    8e20:	64a3      	str	r3, [r4, #72]	; 0x48
			CAN_TDCR_TDCF(config->delay_compensation_filter_window_length);

	hw->GFC.reg = CAN_GFC_ANFS(config->nonmatching_frames_action_standard) |
    8e22:	7c6b      	ldrb	r3, [r5, #17]
    8e24:	011b      	lsls	r3, r3, #4
    8e26:	2130      	movs	r1, #48	; 0x30
    8e28:	4019      	ands	r1, r3
    8e2a:	7caa      	ldrb	r2, [r5, #18]
    8e2c:	0092      	lsls	r2, r2, #2
    8e2e:	230c      	movs	r3, #12
    8e30:	4013      	ands	r3, r2
    8e32:	430b      	orrs	r3, r1
    8e34:	2280      	movs	r2, #128	; 0x80
    8e36:	50a3      	str	r3, [r4, r2]
			CAN_GFC_ANFE(config->nonmatching_frames_action_extended);
	if (config->remote_frames_standard_reject) {
    8e38:	7ceb      	ldrb	r3, [r5, #19]
    8e3a:	2b00      	cmp	r3, #0
    8e3c:	d003      	beq.n	8e46 <can_init+0x202>
		hw->GFC.reg |= CAN_GFC_RRFS;
    8e3e:	58a1      	ldr	r1, [r4, r2]
    8e40:	2302      	movs	r3, #2
    8e42:	430b      	orrs	r3, r1
    8e44:	50a3      	str	r3, [r4, r2]
	}
	if (config->remote_frames_extended_reject) {
    8e46:	7d2b      	ldrb	r3, [r5, #20]
    8e48:	2b00      	cmp	r3, #0
    8e4a:	d004      	beq.n	8e56 <can_init+0x212>
		hw->GFC.reg |= CAN_GFC_RRFE;
    8e4c:	2280      	movs	r2, #128	; 0x80
    8e4e:	58a1      	ldr	r1, [r4, r2]
    8e50:	2301      	movs	r3, #1
    8e52:	430b      	orrs	r3, r1
    8e54:	50a3      	str	r3, [r4, r2]
	}

	hw->XIDAM.reg = config->extended_id_mask;
    8e56:	2390      	movs	r3, #144	; 0x90
    8e58:	69aa      	ldr	r2, [r5, #24]
    8e5a:	50e2      	str	r2, [r4, r3]

	if (config->rx_fifo_0_overwrite) {
    8e5c:	7f2b      	ldrb	r3, [r5, #28]
    8e5e:	2b00      	cmp	r3, #0
    8e60:	d005      	beq.n	8e6e <can_init+0x22a>
		hw->RXF0C.reg |= CAN_RXF0C_F0OM;
    8e62:	22a0      	movs	r2, #160	; 0xa0
    8e64:	58a3      	ldr	r3, [r4, r2]
    8e66:	2180      	movs	r1, #128	; 0x80
    8e68:	0609      	lsls	r1, r1, #24
    8e6a:	430b      	orrs	r3, r1
    8e6c:	50a3      	str	r3, [r4, r2]
	}
	hw->RXF0C.reg |= CAN_RXF0C_F0WM(config->rx_fifo_0_watermark);
    8e6e:	20a0      	movs	r0, #160	; 0xa0
    8e70:	5822      	ldr	r2, [r4, r0]
    8e72:	7f6b      	ldrb	r3, [r5, #29]
    8e74:	061b      	lsls	r3, r3, #24
    8e76:	21fe      	movs	r1, #254	; 0xfe
    8e78:	05c9      	lsls	r1, r1, #23
    8e7a:	400b      	ands	r3, r1
    8e7c:	4313      	orrs	r3, r2
    8e7e:	5023      	str	r3, [r4, r0]

	if (config->rx_fifo_1_overwrite) {
    8e80:	7fab      	ldrb	r3, [r5, #30]
    8e82:	2b00      	cmp	r3, #0
    8e84:	d005      	beq.n	8e92 <can_init+0x24e>
		hw->RXF1C.reg |= CAN_RXF1C_F1OM;
    8e86:	22b0      	movs	r2, #176	; 0xb0
    8e88:	58a3      	ldr	r3, [r4, r2]
    8e8a:	2180      	movs	r1, #128	; 0x80
    8e8c:	0609      	lsls	r1, r1, #24
    8e8e:	430b      	orrs	r3, r1
    8e90:	50a3      	str	r3, [r4, r2]
	}
	hw->RXF1C.reg |= CAN_RXF1C_F1WM(config->rx_fifo_1_watermark);
    8e92:	20b0      	movs	r0, #176	; 0xb0
    8e94:	5822      	ldr	r2, [r4, r0]
    8e96:	7feb      	ldrb	r3, [r5, #31]
    8e98:	061b      	lsls	r3, r3, #24
    8e9a:	21fe      	movs	r1, #254	; 0xfe
    8e9c:	05c9      	lsls	r1, r1, #23
    8e9e:	400b      	ands	r3, r1
    8ea0:	4313      	orrs	r3, r2
    8ea2:	5023      	str	r3, [r4, r0]

	if (config->tx_queue_mode) {
    8ea4:	2320      	movs	r3, #32
    8ea6:	5ceb      	ldrb	r3, [r5, r3]
    8ea8:	2b00      	cmp	r3, #0
    8eaa:	d005      	beq.n	8eb8 <can_init+0x274>
		hw->TXBC.reg |= CAN_TXBC_TFQM;
    8eac:	22c0      	movs	r2, #192	; 0xc0
    8eae:	58a3      	ldr	r3, [r4, r2]
    8eb0:	2180      	movs	r1, #128	; 0x80
    8eb2:	05c9      	lsls	r1, r1, #23
    8eb4:	430b      	orrs	r3, r1
    8eb6:	50a3      	str	r3, [r4, r2]
	}

	hw->TXEFC.reg |= CAN_TXEFC_EFWM(config->tx_event_fifo_watermark);
    8eb8:	20f0      	movs	r0, #240	; 0xf0
    8eba:	5822      	ldr	r2, [r4, r0]
    8ebc:	2321      	movs	r3, #33	; 0x21
    8ebe:	5ceb      	ldrb	r3, [r5, r3]
    8ec0:	061b      	lsls	r3, r3, #24
    8ec2:	21fc      	movs	r1, #252	; 0xfc
    8ec4:	0589      	lsls	r1, r1, #22
    8ec6:	400b      	ands	r3, r1
    8ec8:	4313      	orrs	r3, r2
    8eca:	5023      	str	r3, [r4, r0]

	/* Set the configuration. */
	_can_set_configuration(hw, config);

	/* Enable the interrupt setting which no need change. */
	hw->ILE.reg = CAN_ILE_EINT0 | CAN_ILE_EINT1;
    8ecc:	2303      	movs	r3, #3
    8ece:	65e3      	str	r3, [r4, #92]	; 0x5c
	hw->TXBTIE.reg = CAN_TXBTIE_MASK;
    8ed0:	3b04      	subs	r3, #4
    8ed2:	22e0      	movs	r2, #224	; 0xe0
    8ed4:	50a3      	str	r3, [r4, r2]
	hw->TXBCIE.reg = CAN_TXBCIE_MASK;
    8ed6:	3204      	adds	r2, #4
    8ed8:	50a3      	str	r3, [r4, r2]
}
    8eda:	e004      	b.n	8ee6 <can_init+0x2a2>
		system_gclk_chan_enable(CAN1_GCLK_ID);
	}


	/* Configuration Change Enable. */
	hw->CCCR.reg |= CAN_CCCR_CCE;
    8edc:	69a2      	ldr	r2, [r4, #24]
    8ede:	2302      	movs	r3, #2
    8ee0:	4313      	orrs	r3, r2
    8ee2:	61a3      	str	r3, [r4, #24]
    8ee4:	e739      	b.n	8d5a <can_init+0x116>

	/* Enable the interrupt setting which no need change. */
	hw->ILE.reg = CAN_ILE_EINT0 | CAN_ILE_EINT1;
	hw->TXBTIE.reg = CAN_TXBTIE_MASK;
	hw->TXBCIE.reg = CAN_TXBCIE_MASK;
}
    8ee6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8ee8:	00008c0d 	.word	0x00008c0d
    8eec:	20000e60 	.word	0x20000e60
    8ef0:	42001c00 	.word	0x42001c00
    8ef4:	0000a491 	.word	0x0000a491
    8ef8:	0000a421 	.word	0x0000a421
    8efc:	200006ec 	.word	0x200006ec
    8f00:	200005ec 	.word	0x200005ec
    8f04:	20000aec 	.word	0x20000aec
    8f08:	2000026c 	.word	0x2000026c
    8f0c:	2000096c 	.word	0x2000096c
    8f10:	200007ec 	.word	0x200007ec
    8f14:	04040000 	.word	0x04040000
    8f18:	20000aac 	.word	0x20000aac
    8f1c:	42002000 	.word	0x42002000
    8f20:	2000066c 	.word	0x2000066c
    8f24:	2000056c 	.word	0x2000056c
    8f28:	2000036c 	.word	0x2000036c
    8f2c:	2000046c 	.word	0x2000046c
    8f30:	2000086c 	.word	0x2000086c
    8f34:	2000076c 	.word	0x2000076c
    8f38:	20000a6c 	.word	0x20000a6c
    8f3c:	06030a03 	.word	0x06030a03
    8f40:	00030a33 	.word	0x00030a33

00008f44 <can_start>:
			CAN_DBTP_DTSEG2(can_fd_dbtp_dtseg2_value);
}

void can_start(struct can_module *const module_inst)
{
	module_inst->hw->CCCR.reg &= ~CAN_CCCR_INIT;
    8f44:	6802      	ldr	r2, [r0, #0]
    8f46:	6993      	ldr	r3, [r2, #24]
    8f48:	2101      	movs	r1, #1
    8f4a:	438b      	bics	r3, r1
    8f4c:	6193      	str	r3, [r2, #24]
	/* Wait for the sync. */
	while (module_inst->hw->CCCR.reg & CAN_CCCR_INIT);
    8f4e:	6801      	ldr	r1, [r0, #0]
    8f50:	2201      	movs	r2, #1
    8f52:	698b      	ldr	r3, [r1, #24]
    8f54:	421a      	tst	r2, r3
    8f56:	d1fc      	bne.n	8f52 <can_start+0xe>
}
    8f58:	4770      	bx	lr
    8f5a:	46c0      	nop			; (mov r8, r8)

00008f5c <can_set_rx_standard_filter>:
}

enum status_code can_set_rx_standard_filter(
		struct can_module *const module_inst,
		struct can_standard_message_filter_element *sd_filter, uint32_t index)
{
    8f5c:	b510      	push	{r4, lr}
	if (module_inst->hw == CAN0) {
    8f5e:	6803      	ldr	r3, [r0, #0]
    8f60:	4809      	ldr	r0, [pc, #36]	; (8f88 <can_set_rx_standard_filter+0x2c>)
    8f62:	4283      	cmp	r3, r0
    8f64:	d105      	bne.n	8f72 <can_set_rx_standard_filter+0x16>
		can0_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
    8f66:	6809      	ldr	r1, [r1, #0]
    8f68:	0092      	lsls	r2, r2, #2
    8f6a:	4b08      	ldr	r3, [pc, #32]	; (8f8c <can_set_rx_standard_filter+0x30>)
    8f6c:	50d1      	str	r1, [r2, r3]
		return STATUS_OK;
    8f6e:	2000      	movs	r0, #0
    8f70:	e008      	b.n	8f84 <can_set_rx_standard_filter+0x28>
	} else if (module_inst->hw == CAN1) {
		can1_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
		return STATUS_OK;
	}
	return STATUS_ERR_INVALID_ARG;
    8f72:	2017      	movs	r0, #23
		struct can_standard_message_filter_element *sd_filter, uint32_t index)
{
	if (module_inst->hw == CAN0) {
		can0_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
    8f74:	4c06      	ldr	r4, [pc, #24]	; (8f90 <can_set_rx_standard_filter+0x34>)
    8f76:	42a3      	cmp	r3, r4
    8f78:	d104      	bne.n	8f84 <can_set_rx_standard_filter+0x28>
		can1_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
    8f7a:	6809      	ldr	r1, [r1, #0]
    8f7c:	0092      	lsls	r2, r2, #2
    8f7e:	4b05      	ldr	r3, [pc, #20]	; (8f94 <can_set_rx_standard_filter+0x38>)
    8f80:	50d1      	str	r1, [r2, r3]
		return STATUS_OK;
    8f82:	2000      	movs	r0, #0
	}
	return STATUS_ERR_INVALID_ARG;
}
    8f84:	bd10      	pop	{r4, pc}
    8f86:	46c0      	nop			; (mov r8, r8)
    8f88:	42001c00 	.word	0x42001c00
    8f8c:	200006ec 	.word	0x200006ec
    8f90:	42002000 	.word	0x42002000
    8f94:	2000066c 	.word	0x2000066c

00008f98 <can_get_rx_fifo_0_element>:
}

enum status_code can_get_rx_fifo_0_element(
		struct can_module *const module_inst,
		struct can_rx_element_fifo_0 *rx_element, uint32_t index)
{
    8f98:	b570      	push	{r4, r5, r6, lr}
    8f9a:	000d      	movs	r5, r1
	if (module_inst->hw == CAN0) {
    8f9c:	6803      	ldr	r3, [r0, #0]
    8f9e:	4c0c      	ldr	r4, [pc, #48]	; (8fd0 <can_get_rx_fifo_0_element+0x38>)
    8fa0:	42a3      	cmp	r3, r4
    8fa2:	d108      	bne.n	8fb6 <can_get_rx_fifo_0_element+0x1e>
		memcpy(rx_element, &can0_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
    8fa4:	0112      	lsls	r2, r2, #4
    8fa6:	490b      	ldr	r1, [pc, #44]	; (8fd4 <can_get_rx_fifo_0_element+0x3c>)
    8fa8:	1889      	adds	r1, r1, r2
    8faa:	2210      	movs	r2, #16
    8fac:	0028      	movs	r0, r5
    8fae:	4b0a      	ldr	r3, [pc, #40]	; (8fd8 <can_get_rx_fifo_0_element+0x40>)
    8fb0:	4798      	blx	r3
		return STATUS_OK;
    8fb2:	2000      	movs	r0, #0
    8fb4:	e00b      	b.n	8fce <can_get_rx_fifo_0_element+0x36>
	} else if (module_inst->hw == CAN1) {
		memcpy(rx_element, &can1_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
		return STATUS_OK;
	}
	return STATUS_ERR_INVALID_ARG;
    8fb6:	2017      	movs	r0, #23
		struct can_rx_element_fifo_0 *rx_element, uint32_t index)
{
	if (module_inst->hw == CAN0) {
		memcpy(rx_element, &can0_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
    8fb8:	4c08      	ldr	r4, [pc, #32]	; (8fdc <can_get_rx_fifo_0_element+0x44>)
    8fba:	42a3      	cmp	r3, r4
    8fbc:	d107      	bne.n	8fce <can_get_rx_fifo_0_element+0x36>
		memcpy(rx_element, &can1_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
    8fbe:	0112      	lsls	r2, r2, #4
    8fc0:	4907      	ldr	r1, [pc, #28]	; (8fe0 <can_get_rx_fifo_0_element+0x48>)
    8fc2:	1889      	adds	r1, r1, r2
    8fc4:	2210      	movs	r2, #16
    8fc6:	0028      	movs	r0, r5
    8fc8:	4b03      	ldr	r3, [pc, #12]	; (8fd8 <can_get_rx_fifo_0_element+0x40>)
    8fca:	4798      	blx	r3
		return STATUS_OK;
    8fcc:	2000      	movs	r0, #0
	}
	return STATUS_ERR_INVALID_ARG;
}
    8fce:	bd70      	pop	{r4, r5, r6, pc}
    8fd0:	42001c00 	.word	0x42001c00
    8fd4:	20000aec 	.word	0x20000aec
    8fd8:	0000ab79 	.word	0x0000ab79
    8fdc:	42002000 	.word	0x42002000
    8fe0:	2000036c 	.word	0x2000036c

00008fe4 <can_set_tx_buffer_element>:
}

enum status_code can_set_tx_buffer_element(
		struct can_module *const module_inst,
		struct can_tx_element *tx_element, uint32_t index)
{
    8fe4:	b510      	push	{r4, lr}
	uint32_t i;
	if (module_inst->hw == CAN0) {
    8fe6:	6803      	ldr	r3, [r0, #0]
    8fe8:	4817      	ldr	r0, [pc, #92]	; (9048 <can_set_tx_buffer_element+0x64>)
    8fea:	4283      	cmp	r3, r0
    8fec:	d113      	bne.n	9016 <can_set_tx_buffer_element+0x32>
		can0_tx_buffer[index].T0.reg = tx_element->T0.reg;
    8fee:	680b      	ldr	r3, [r1, #0]
    8ff0:	4c16      	ldr	r4, [pc, #88]	; (904c <can_set_tx_buffer_element+0x68>)
    8ff2:	0110      	lsls	r0, r2, #4
    8ff4:	5103      	str	r3, [r0, r4]
		can0_tx_buffer[index].T1.reg = tx_element->T1.reg;
    8ff6:	684a      	ldr	r2, [r1, #4]
    8ff8:	1823      	adds	r3, r4, r0
    8ffa:	605a      	str	r2, [r3, #4]
    8ffc:	000b      	movs	r3, r1
    8ffe:	3308      	adds	r3, #8
    9000:	3008      	adds	r0, #8
    9002:	1822      	adds	r2, r4, r0
    9004:	3110      	adds	r1, #16
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
			can0_tx_buffer[index].data[i] = tx_element->data[i];
    9006:	7818      	ldrb	r0, [r3, #0]
    9008:	7010      	strb	r0, [r2, #0]
    900a:	3301      	adds	r3, #1
    900c:	3201      	adds	r2, #1
{
	uint32_t i;
	if (module_inst->hw == CAN0) {
		can0_tx_buffer[index].T0.reg = tx_element->T0.reg;
		can0_tx_buffer[index].T1.reg = tx_element->T1.reg;
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
    900e:	428b      	cmp	r3, r1
    9010:	d1f9      	bne.n	9006 <can_set_tx_buffer_element+0x22>
			can0_tx_buffer[index].data[i] = tx_element->data[i];
		}
		return STATUS_OK;
    9012:	2000      	movs	r0, #0
    9014:	e017      	b.n	9046 <can_set_tx_buffer_element+0x62>
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
			can1_tx_buffer[index].data[i] = tx_element->data[i];
		}
		return STATUS_OK;
	}
	return STATUS_ERR_INVALID_ARG;
    9016:	2017      	movs	r0, #23
		can0_tx_buffer[index].T1.reg = tx_element->T1.reg;
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
			can0_tx_buffer[index].data[i] = tx_element->data[i];
		}
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
    9018:	4c0d      	ldr	r4, [pc, #52]	; (9050 <can_set_tx_buffer_element+0x6c>)
    901a:	42a3      	cmp	r3, r4
    901c:	d113      	bne.n	9046 <can_set_tx_buffer_element+0x62>
		can1_tx_buffer[index].T0.reg = tx_element->T0.reg;
    901e:	680b      	ldr	r3, [r1, #0]
    9020:	4c0c      	ldr	r4, [pc, #48]	; (9054 <can_set_tx_buffer_element+0x70>)
    9022:	0110      	lsls	r0, r2, #4
    9024:	5103      	str	r3, [r0, r4]
		can1_tx_buffer[index].T1.reg = tx_element->T1.reg;
    9026:	684a      	ldr	r2, [r1, #4]
    9028:	1823      	adds	r3, r4, r0
    902a:	605a      	str	r2, [r3, #4]
    902c:	000b      	movs	r3, r1
    902e:	3308      	adds	r3, #8
    9030:	0002      	movs	r2, r0
    9032:	3208      	adds	r2, #8
    9034:	18a2      	adds	r2, r4, r2
    9036:	3110      	adds	r1, #16
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
			can1_tx_buffer[index].data[i] = tx_element->data[i];
    9038:	7818      	ldrb	r0, [r3, #0]
    903a:	7010      	strb	r0, [r2, #0]
    903c:	3301      	adds	r3, #1
    903e:	3201      	adds	r2, #1
		}
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
		can1_tx_buffer[index].T0.reg = tx_element->T0.reg;
		can1_tx_buffer[index].T1.reg = tx_element->T1.reg;
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
    9040:	428b      	cmp	r3, r1
    9042:	d1f9      	bne.n	9038 <can_set_tx_buffer_element+0x54>
			can1_tx_buffer[index].data[i] = tx_element->data[i];
		}
		return STATUS_OK;
    9044:	2000      	movs	r0, #0
	}
	return STATUS_ERR_INVALID_ARG;
}
    9046:	bd10      	pop	{r4, pc}
    9048:	42001c00 	.word	0x42001c00
    904c:	200007ec 	.word	0x200007ec
    9050:	42002000 	.word	0x42002000
    9054:	2000076c 	.word	0x2000076c

00009058 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    9058:	2317      	movs	r3, #23
	const enum extint_callback_type type)
{
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    905a:	2a00      	cmp	r2, #0
    905c:	d10d      	bne.n	907a <extint_register_callback+0x22>
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	if (_extint_dev.callbacks[channel] == NULL) {
    905e:	008b      	lsls	r3, r1, #2
    9060:	4a07      	ldr	r2, [pc, #28]	; (9080 <extint_register_callback+0x28>)
    9062:	589b      	ldr	r3, [r3, r2]
    9064:	2b00      	cmp	r3, #0
    9066:	d103      	bne.n	9070 <extint_register_callback+0x18>
		_extint_dev.callbacks[channel] = callback;
    9068:	0089      	lsls	r1, r1, #2
    906a:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
    906c:	2300      	movs	r3, #0
    906e:	e004      	b.n	907a <extint_register_callback+0x22>
	} else if (_extint_dev.callbacks[channel] == callback) {
    9070:	4283      	cmp	r3, r0
    9072:	d001      	beq.n	9078 <extint_register_callback+0x20>
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
    9074:	231d      	movs	r3, #29
    9076:	e000      	b.n	907a <extint_register_callback+0x22>

	if (_extint_dev.callbacks[channel] == NULL) {
		_extint_dev.callbacks[channel] = callback;
		return STATUS_OK;
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
    9078:	2300      	movs	r3, #0
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
    907a:	0018      	movs	r0, r3
    907c:	4770      	bx	lr
    907e:	46c0      	nop			; (mov r8, r8)
    9080:	20000e64 	.word	0x20000e64

00009084 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    9084:	2317      	movs	r3, #23
 */
enum status_code extint_chan_enable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    9086:	2900      	cmp	r1, #0
    9088:	d107      	bne.n	909a <extint_chan_enable_callback+0x16>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    908a:	2200      	movs	r2, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    908c:	281f      	cmp	r0, #31
    908e:	d800      	bhi.n	9092 <extint_chan_enable_callback+0xe>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    9090:	4a03      	ldr	r2, [pc, #12]	; (90a0 <extint_chan_enable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENSET.reg = (1UL << channel);
    9092:	2301      	movs	r3, #1
    9094:	4083      	lsls	r3, r0
    9096:	6113      	str	r3, [r2, #16]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    9098:	2300      	movs	r3, #0
}
    909a:	0018      	movs	r0, r3
    909c:	4770      	bx	lr
    909e:	46c0      	nop			; (mov r8, r8)
    90a0:	40002800 	.word	0x40002800

000090a4 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    90a4:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    90a6:	2200      	movs	r2, #0
    90a8:	4b15      	ldr	r3, [pc, #84]	; (9100 <EIC_Handler+0x5c>)
    90aa:	701a      	strb	r2, [r3, #0]
    90ac:	2300      	movs	r3, #0
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    90ae:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    90b0:	4e14      	ldr	r6, [pc, #80]	; (9104 <EIC_Handler+0x60>)

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    90b2:	4c13      	ldr	r4, [pc, #76]	; (9100 <EIC_Handler+0x5c>)
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    90b4:	2b1f      	cmp	r3, #31
    90b6:	d919      	bls.n	90ec <EIC_Handler+0x48>
    90b8:	e00f      	b.n	90da <EIC_Handler+0x36>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    90ba:	2100      	movs	r1, #0
    90bc:	e000      	b.n	90c0 <EIC_Handler+0x1c>

	if (eic_index < EIC_INST_NUM) {
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    90be:	4912      	ldr	r1, [pc, #72]	; (9108 <EIC_Handler+0x64>)
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    90c0:	614a      	str	r2, [r1, #20]
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    90c2:	009b      	lsls	r3, r3, #2
    90c4:	599b      	ldr	r3, [r3, r6]
    90c6:	2b00      	cmp	r3, #0
    90c8:	d000      	beq.n	90cc <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    90ca:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    90cc:	7823      	ldrb	r3, [r4, #0]
    90ce:	3301      	adds	r3, #1
    90d0:	b2db      	uxtb	r3, r3
    90d2:	7023      	strb	r3, [r4, #0]
    90d4:	2b0f      	cmp	r3, #15
    90d6:	d9ed      	bls.n	90b4 <EIC_Handler+0x10>
    90d8:	e011      	b.n	90fe <EIC_Handler+0x5a>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    90da:	0029      	movs	r1, r5
    90dc:	4019      	ands	r1, r3
    90de:	2201      	movs	r2, #1
    90e0:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
    90e2:	2100      	movs	r1, #0
    90e4:	6949      	ldr	r1, [r1, #20]
		if (extint_chan_is_detected(_current_channel)) {
    90e6:	4211      	tst	r1, r2
    90e8:	d1e7      	bne.n	90ba <EIC_Handler+0x16>
    90ea:	e7ef      	b.n	90cc <EIC_Handler+0x28>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    90ec:	0029      	movs	r1, r5
    90ee:	4019      	ands	r1, r3
    90f0:	2201      	movs	r2, #1
    90f2:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
    90f4:	4904      	ldr	r1, [pc, #16]	; (9108 <EIC_Handler+0x64>)
    90f6:	6949      	ldr	r1, [r1, #20]
    90f8:	4211      	tst	r1, r2
    90fa:	d1e0      	bne.n	90be <EIC_Handler+0x1a>
    90fc:	e7e6      	b.n	90cc <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
    90fe:	bd70      	pop	{r4, r5, r6, pc}
    9100:	20000e61 	.word	0x20000e61
    9104:	20000e64 	.word	0x20000e64
    9108:	40002800 	.word	0x40002800

0000910c <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg |= EIC_CTRLA_ENABLE;
    910c:	4a06      	ldr	r2, [pc, #24]	; (9128 <_extint_enable+0x1c>)
    910e:	7811      	ldrb	r1, [r2, #0]
    9110:	2302      	movs	r3, #2
    9112:	430b      	orrs	r3, r1
    9114:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    9116:	2102      	movs	r1, #2
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    9118:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    911a:	6853      	ldr	r3, [r2, #4]
    911c:	4219      	tst	r1, r3
    911e:	d1fc      	bne.n	911a <_extint_enable+0xe>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    9120:	6853      	ldr	r3, [r2, #4]
    9122:	4218      	tst	r0, r3
    9124:	d1f9      	bne.n	911a <_extint_enable+0xe>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    9126:	4770      	bx	lr
    9128:	40002800 	.word	0x40002800

0000912c <_extint_disable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Disable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg &= ~EIC_CTRLA_ENABLE;
    912c:	4a06      	ldr	r2, [pc, #24]	; (9148 <_extint_disable+0x1c>)
    912e:	7813      	ldrb	r3, [r2, #0]
    9130:	2102      	movs	r1, #2
    9132:	438b      	bics	r3, r1
    9134:	7013      	strb	r3, [r2, #0]
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    9136:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    9138:	6853      	ldr	r3, [r2, #4]
    913a:	4219      	tst	r1, r3
    913c:	d1fc      	bne.n	9138 <_extint_disable+0xc>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    913e:	6853      	ldr	r3, [r2, #4]
    9140:	4218      	tst	r0, r3
    9142:	d1f9      	bne.n	9138 <_extint_disable+0xc>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    9144:	4770      	bx	lr
    9146:	46c0      	nop			; (mov r8, r8)
    9148:	40002800 	.word	0x40002800

0000914c <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
    914c:	b500      	push	{lr}
    914e:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			MCLK->APBAMASK.reg |= mask;
    9150:	4a18      	ldr	r2, [pc, #96]	; (91b4 <_system_extint_init+0x68>)
    9152:	6953      	ldr	r3, [r2, #20]
    9154:	2180      	movs	r1, #128	; 0x80
    9156:	00c9      	lsls	r1, r1, #3
    9158:	430b      	orrs	r3, r1
    915a:	6153      	str	r3, [r2, #20]
    915c:	a901      	add	r1, sp, #4
    915e:	2300      	movs	r3, #0
    9160:	700b      	strb	r3, [r1, #0]
#if (EXTINT_CLOCK_SELECTION == EXTINT_CLK_GCLK)
	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    9162:	2002      	movs	r0, #2
    9164:	4b14      	ldr	r3, [pc, #80]	; (91b8 <_system_extint_init+0x6c>)
    9166:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
    9168:	2002      	movs	r0, #2
    916a:	4b14      	ldr	r3, [pc, #80]	; (91bc <_system_extint_init+0x70>)
    916c:	4798      	blx	r3
#endif

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg |= EIC_CTRLA_SWRST;
    916e:	4a14      	ldr	r2, [pc, #80]	; (91c0 <_system_extint_init+0x74>)
    9170:	7811      	ldrb	r1, [r2, #0]
    9172:	2301      	movs	r3, #1
    9174:	430b      	orrs	r3, r1
    9176:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    9178:	2102      	movs	r1, #2
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    917a:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    917c:	6853      	ldr	r3, [r2, #4]
    917e:	4219      	tst	r1, r3
    9180:	d1fc      	bne.n	917c <_system_extint_init+0x30>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    9182:	6853      	ldr	r3, [r2, #4]
    9184:	4218      	tst	r0, r3
    9186:	d009      	beq.n	919c <_system_extint_init+0x50>
    9188:	e7f8      	b.n	917c <_system_extint_init+0x30>

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
    918a:	c304      	stmia	r3!, {r2}
#endif

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    918c:	428b      	cmp	r3, r1
    918e:	d1fc      	bne.n	918a <_system_extint_init+0x3e>
    9190:	2208      	movs	r2, #8
    9192:	4b0c      	ldr	r3, [pc, #48]	; (91c4 <_system_extint_init+0x78>)
    9194:	601a      	str	r2, [r3, #0]
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
    9196:	4b0c      	ldr	r3, [pc, #48]	; (91c8 <_system_extint_init+0x7c>)
    9198:	4798      	blx	r3
}
    919a:	e009      	b.n	91b0 <_system_extint_init+0x64>
		/* Wait for all hardware modules to complete synchronization */
	}

#if (EXTINT_CLOCK_SELECTION == EXTINT_CLK_GCLK)
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.bit.CKSEL = EXTINT_CLK_GCLK;
    919c:	4a08      	ldr	r2, [pc, #32]	; (91c0 <_system_extint_init+0x74>)
    919e:	7813      	ldrb	r3, [r2, #0]
    91a0:	2110      	movs	r1, #16
    91a2:	438b      	bics	r3, r1
    91a4:	7013      	strb	r3, [r2, #0]
    91a6:	4b09      	ldr	r3, [pc, #36]	; (91cc <_system_extint_init+0x80>)
    91a8:	0019      	movs	r1, r3
    91aa:	3140      	adds	r1, #64	; 0x40

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
    91ac:	2200      	movs	r2, #0
    91ae:	e7ec      	b.n	918a <_system_extint_init+0x3e>
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
}
    91b0:	b003      	add	sp, #12
    91b2:	bd00      	pop	{pc}
    91b4:	40000800 	.word	0x40000800
    91b8:	0000a491 	.word	0x0000a491
    91bc:	0000a421 	.word	0x0000a421
    91c0:	40002800 	.word	0x40002800
    91c4:	e000e100 	.word	0xe000e100
    91c8:	0000910d 	.word	0x0000910d
    91cc:	20000e64 	.word	0x20000e64

000091d0 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    91d0:	2300      	movs	r3, #0
    91d2:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
    91d4:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    91d6:	2201      	movs	r2, #1
    91d8:	7202      	strb	r2, [r0, #8]
	config->filter_input_signal = false;
    91da:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    91dc:	3201      	adds	r2, #1
    91de:	72c2      	strb	r2, [r0, #11]
	config->enable_async_edge_detection = false;
    91e0:	7243      	strb	r3, [r0, #9]
}
    91e2:	4770      	bx	lr

000091e4 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    91e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    91e6:	b083      	sub	sp, #12
    91e8:	0005      	movs	r5, r0
    91ea:	000c      	movs	r4, r1
	/* Sanity check arguments */
	Assert(config);
	_extint_disable();
    91ec:	4b1b      	ldr	r3, [pc, #108]	; (925c <extint_chan_set_config+0x78>)
    91ee:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    91f0:	a901      	add	r1, sp, #4
    91f2:	2300      	movs	r3, #0
    91f4:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    91f6:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));
#endif
	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
    91f8:	7923      	ldrb	r3, [r4, #4]
    91fa:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    91fc:	7a23      	ldrb	r3, [r4, #8]
    91fe:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    9200:	7820      	ldrb	r0, [r4, #0]
    9202:	4b17      	ldr	r3, [pc, #92]	; (9260 <extint_chan_set_config+0x7c>)
    9204:	4798      	blx	r3
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    9206:	2000      	movs	r0, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    9208:	2d1f      	cmp	r5, #31
    920a:	d800      	bhi.n	920e <extint_chan_set_config+0x2a>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    920c:	4815      	ldr	r0, [pc, #84]	; (9264 <extint_chan_set_config+0x80>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
    920e:	2107      	movs	r1, #7
    9210:	4029      	ands	r1, r5
    9212:	0089      	lsls	r1, r1, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    9214:	7ae2      	ldrb	r2, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    9216:	7aa3      	ldrb	r3, [r4, #10]
    9218:	2b00      	cmp	r3, #0
    921a:	d001      	beq.n	9220 <extint_chan_set_config+0x3c>
		new_config |= EIC_CONFIG_FILTEN0;
    921c:	2308      	movs	r3, #8
    921e:	431a      	orrs	r2, r3
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
    9220:	08eb      	lsrs	r3, r5, #3
    9222:	009b      	lsls	r3, r3, #2
    9224:	18c3      	adds	r3, r0, r3
		= (EIC_module->CONFIG[channel / 8].reg &
    9226:	69de      	ldr	r6, [r3, #28]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    9228:	270f      	movs	r7, #15
    922a:	408f      	lsls	r7, r1
    922c:	43be      	bics	r6, r7
    922e:	408a      	lsls	r2, r1
    9230:	4332      	orrs	r2, r6
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    9232:	61da      	str	r2, [r3, #28]
		EIC_module->ASYNCH.reg &= (EIC_ASYNCH_MASK & (~(1UL << channel)));
	}
#endif
#if (SAMC21)
	/* Config asynchronous edge detection */
	if (config->enable_async_edge_detection) {
    9234:	7a63      	ldrb	r3, [r4, #9]
    9236:	2b00      	cmp	r3, #0
    9238:	d005      	beq.n	9246 <extint_chan_set_config+0x62>
		EIC_module->EIC_ASYNCH.reg |= (1UL << channel);
    923a:	6982      	ldr	r2, [r0, #24]
    923c:	2301      	movs	r3, #1
    923e:	40ab      	lsls	r3, r5
    9240:	4313      	orrs	r3, r2
    9242:	6183      	str	r3, [r0, #24]
    9244:	e006      	b.n	9254 <extint_chan_set_config+0x70>
	} else {
		EIC_module->EIC_ASYNCH.reg &= (EIC_EIC_ASYNCH_MASK & (~(1UL << channel)));
    9246:	6983      	ldr	r3, [r0, #24]
    9248:	2201      	movs	r2, #1
    924a:	40aa      	lsls	r2, r5
    924c:	041b      	lsls	r3, r3, #16
    924e:	0c1b      	lsrs	r3, r3, #16
    9250:	4393      	bics	r3, r2
    9252:	6183      	str	r3, [r0, #24]
	}
#endif
	_extint_enable();
    9254:	4b04      	ldr	r3, [pc, #16]	; (9268 <extint_chan_set_config+0x84>)
    9256:	4798      	blx	r3
}
    9258:	b003      	add	sp, #12
    925a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    925c:	0000912d 	.word	0x0000912d
    9260:	0000a58d 	.word	0x0000a58d
    9264:	40002800 	.word	0x40002800
    9268:	0000910d 	.word	0x0000910d

0000926c <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
    926c:	b510      	push	{r4, lr}
			break;

		case SYSTEM_CLOCK_APB_APBB:
			MCLK->APBBMASK.reg |= mask;
    926e:	4a1f      	ldr	r2, [pc, #124]	; (92ec <nvm_set_config+0x80>)
    9270:	6991      	ldr	r1, [r2, #24]
    9272:	2304      	movs	r3, #4
    9274:	430b      	orrs	r3, r1
    9276:	6193      	str	r3, [r2, #24]
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    9278:	4b1d      	ldr	r3, [pc, #116]	; (92f0 <nvm_set_config+0x84>)
    927a:	2220      	movs	r2, #32
    927c:	32ff      	adds	r2, #255	; 0xff
    927e:	831a      	strh	r2, [r3, #24]
static inline bool nvm_is_ready(void)
{
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
    9280:	7d1a      	ldrb	r2, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    9282:	2305      	movs	r3, #5

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    9284:	07d2      	lsls	r2, r2, #31
    9286:	d52e      	bpl.n	92e6 <nvm_set_config+0x7a>
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#else
	uint8_t cache_disable_value =  0;
	if (config->disable_rww_cache == false) {
    9288:	7903      	ldrb	r3, [r0, #4]
		cache_disable_value = 0x02;
    928a:	2402      	movs	r4, #2
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#else
	uint8_t cache_disable_value =  0;
	if (config->disable_rww_cache == false) {
    928c:	2b00      	cmp	r3, #0
    928e:	d000      	beq.n	9292 <nvm_set_config+0x26>
		cache_disable_value = 0x02;
	} else {
		cache_disable_value = (config->disable_cache & 0x01);
    9290:	78c4      	ldrb	r4, [r0, #3]
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			(cache_disable_value << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    9292:	7803      	ldrb	r3, [r0, #0]
    9294:	021b      	lsls	r3, r3, #8
    9296:	22c0      	movs	r2, #192	; 0xc0
    9298:	0092      	lsls	r2, r2, #2
    929a:	4013      	ands	r3, r2
    929c:	7842      	ldrb	r2, [r0, #1]
    929e:	01d2      	lsls	r2, r2, #7
    92a0:	21ff      	movs	r1, #255	; 0xff
    92a2:	400a      	ands	r2, r1
    92a4:	4313      	orrs	r3, r2
    92a6:	0019      	movs	r1, r3
    92a8:	7882      	ldrb	r2, [r0, #2]
    92aa:	0052      	lsls	r2, r2, #1
    92ac:	231e      	movs	r3, #30
    92ae:	401a      	ands	r2, r3
    92b0:	000b      	movs	r3, r1
    92b2:	4313      	orrs	r3, r2
    92b4:	7942      	ldrb	r2, [r0, #5]
    92b6:	0412      	lsls	r2, r2, #16
    92b8:	21c0      	movs	r1, #192	; 0xc0
    92ba:	0289      	lsls	r1, r1, #10
    92bc:	400a      	ands	r2, r1
    92be:	4313      	orrs	r3, r2
    92c0:	04a4      	lsls	r4, r4, #18
    92c2:	4323      	orrs	r3, r4
		cache_disable_value = 0x02;
	} else {
		cache_disable_value = (config->disable_cache & 0x01);
	}
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
    92c4:	4a0a      	ldr	r2, [pc, #40]	; (92f0 <nvm_set_config+0x84>)
    92c6:	6053      	str	r3, [r2, #4]
			(cache_disable_value << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#endif

	/* Initialize the internal device struct */
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
    92c8:	6893      	ldr	r3, [r2, #8]
    92ca:	035b      	lsls	r3, r3, #13
    92cc:	0f5b      	lsrs	r3, r3, #29
    92ce:	4909      	ldr	r1, [pc, #36]	; (92f4 <nvm_set_config+0x88>)
    92d0:	2408      	movs	r4, #8
    92d2:	409c      	lsls	r4, r3
    92d4:	800c      	strh	r4, [r1, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
    92d6:	6893      	ldr	r3, [r2, #8]
    92d8:	804b      	strh	r3, [r1, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
    92da:	7843      	ldrb	r3, [r0, #1]
    92dc:	710b      	strb	r3, [r1, #4]

	/* If the security bit is set, the auxiliary space cannot be written */
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    92de:	8b13      	ldrh	r3, [r2, #24]
    92e0:	05db      	lsls	r3, r3, #23
		return STATUS_ERR_IO;
	}

	return STATUS_OK;
    92e2:	0fdb      	lsrs	r3, r3, #31
    92e4:	011b      	lsls	r3, r3, #4
}
    92e6:	0018      	movs	r0, r3
    92e8:	bd10      	pop	{r4, pc}
    92ea:	46c0      	nop			; (mov r8, r8)
    92ec:	40000800 	.word	0x40000800
    92f0:	41004000 	.word	0x41004000
    92f4:	20000cec 	.word	0x20000cec

000092f8 <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
    92f8:	b530      	push	{r4, r5, lr}
    92fa:	0004      	movs	r4, r0
	uint32_t ctrlb_bak;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
    92fc:	4a26      	ldr	r2, [pc, #152]	; (9398 <nvm_execute_command+0xa0>)
    92fe:	8810      	ldrh	r0, [r2, #0]
    9300:	8853      	ldrh	r3, [r2, #2]
    9302:	4343      	muls	r3, r0
    9304:	428b      	cmp	r3, r1
    9306:	d20b      	bcs.n	9320 <nvm_execute_command+0x28>
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
    9308:	2280      	movs	r2, #128	; 0x80
    930a:	0192      	lsls	r2, r2, #6
    930c:	4b23      	ldr	r3, [pc, #140]	; (939c <nvm_execute_command+0xa4>)
    930e:	18cb      	adds	r3, r1, r3
    9310:	4293      	cmp	r3, r2
    9312:	d905      	bls.n	9320 <nvm_execute_command+0x28>
#ifdef FEATURE_NVM_RWWEE
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    9314:	2018      	movs	r0, #24

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
#ifdef FEATURE_NVM_RWWEE
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    9316:	4a22      	ldr	r2, [pc, #136]	; (93a0 <nvm_execute_command+0xa8>)
    9318:	4b22      	ldr	r3, [pc, #136]	; (93a4 <nvm_execute_command+0xac>)
    931a:	18cb      	adds	r3, r1, r3
    931c:	4293      	cmp	r3, r2
    931e:	d839      	bhi.n	9394 <nvm_execute_command+0x9c>

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
    9320:	4a21      	ldr	r2, [pc, #132]	; (93a8 <nvm_execute_command+0xb0>)
    9322:	6855      	ldr	r5, [r2, #4]
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2)))) 
							| NVMCTRL_CTRLB_CACHEDIS(0x1));
    9324:	4b21      	ldr	r3, [pc, #132]	; (93ac <nvm_execute_command+0xb4>)
    9326:	402b      	ands	r3, r5
    9328:	2080      	movs	r0, #128	; 0x80
    932a:	02c0      	lsls	r0, r0, #11
    932c:	4303      	orrs	r3, r0
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2)))) 
    932e:	6053      	str	r3, [r2, #4]
#else
	nvm_module->CTRLB.reg = ctrlb_bak | NVMCTRL_CTRLB_CACHEDIS;
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    9330:	2320      	movs	r3, #32
    9332:	33ff      	adds	r3, #255	; 0xff
    9334:	8313      	strh	r3, [r2, #24]
    9336:	7d13      	ldrb	r3, [r2, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    9338:	07db      	lsls	r3, r3, #31
    933a:	d402      	bmi.n	9342 <nvm_execute_command+0x4a>
		/* Restore the setting */
		nvm_module->CTRLB.reg = ctrlb_bak;
    933c:	6055      	str	r5, [r2, #4]
		return STATUS_BUSY;
    933e:	2005      	movs	r0, #5
    9340:	e028      	b.n	9394 <nvm_execute_command+0x9c>
	}

	switch (command) {
    9342:	2c45      	cmp	r4, #69	; 0x45
    9344:	d815      	bhi.n	9372 <nvm_execute_command+0x7a>
    9346:	00a3      	lsls	r3, r4, #2
    9348:	4a19      	ldr	r2, [pc, #100]	; (93b0 <nvm_execute_command+0xb8>)
    934a:	58d3      	ldr	r3, [r2, r3]
    934c:	469f      	mov	pc, r3
		/* Commands requiring address (protected) */
		case NVM_COMMAND_ERASE_AUX_ROW:
		case NVM_COMMAND_WRITE_AUX_ROW:

			/* Auxiliary space cannot be accessed if the security bit is set */
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    934e:	4b16      	ldr	r3, [pc, #88]	; (93a8 <nvm_execute_command+0xb0>)
    9350:	8b1b      	ldrh	r3, [r3, #24]
    9352:	05db      	lsls	r3, r3, #23
    9354:	d503      	bpl.n	935e <nvm_execute_command+0x66>
				/* Restore the setting */
				nvm_module->CTRLB.reg = ctrlb_bak;
    9356:	4b14      	ldr	r3, [pc, #80]	; (93a8 <nvm_execute_command+0xb0>)
    9358:	605d      	str	r5, [r3, #4]
				return STATUS_ERR_IO;
    935a:	2010      	movs	r0, #16
    935c:	e01a      	b.n	9394 <nvm_execute_command+0x9c>
			}

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    935e:	0889      	lsrs	r1, r1, #2
    9360:	0049      	lsls	r1, r1, #1
    9362:	4b11      	ldr	r3, [pc, #68]	; (93a8 <nvm_execute_command+0xb0>)
    9364:	61d9      	str	r1, [r3, #28]
			break;
    9366:	e008      	b.n	937a <nvm_execute_command+0x82>
		case NVM_COMMAND_RWWEE_ERASE_ROW:
		case NVM_COMMAND_RWWEE_WRITE_PAGE:
#endif

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    9368:	0889      	lsrs	r1, r1, #2
    936a:	0049      	lsls	r1, r1, #1
    936c:	4b0e      	ldr	r3, [pc, #56]	; (93a8 <nvm_execute_command+0xb0>)
    936e:	61d9      	str	r1, [r3, #28]
			break;
    9370:	e003      	b.n	937a <nvm_execute_command+0x82>
		case NVM_COMMAND_EXIT_LOW_POWER_MODE:
			break;

		default:
			/* Restore the setting */
			nvm_module->CTRLB.reg = ctrlb_bak;
    9372:	4b0d      	ldr	r3, [pc, #52]	; (93a8 <nvm_execute_command+0xb0>)
    9374:	605d      	str	r5, [r3, #4]
			return STATUS_ERR_INVALID_ARG;
    9376:	2017      	movs	r0, #23
    9378:	e00c      	b.n	9394 <nvm_execute_command+0x9c>
	}

	/* Set command */
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
    937a:	20a5      	movs	r0, #165	; 0xa5
    937c:	0200      	lsls	r0, r0, #8
    937e:	4304      	orrs	r4, r0
    9380:	4b09      	ldr	r3, [pc, #36]	; (93a8 <nvm_execute_command+0xb0>)
    9382:	801c      	strh	r4, [r3, #0]
    9384:	0019      	movs	r1, r3

	/* Wait for the NVM controller to become ready */
	while (!nvm_is_ready()) {
    9386:	2201      	movs	r2, #1
    9388:	7d0b      	ldrb	r3, [r1, #20]
    938a:	4213      	tst	r3, r2
    938c:	d0fc      	beq.n	9388 <nvm_execute_command+0x90>
	}

	/* Restore the setting */
	nvm_module->CTRLB.reg = ctrlb_bak;
    938e:	4b06      	ldr	r3, [pc, #24]	; (93a8 <nvm_execute_command+0xb0>)
    9390:	605d      	str	r5, [r3, #4]

	return STATUS_OK;
    9392:	2000      	movs	r0, #0
}
    9394:	bd30      	pop	{r4, r5, pc}
    9396:	46c0      	nop			; (mov r8, r8)
    9398:	20000cec 	.word	0x20000cec
    939c:	ff7fc000 	.word	0xff7fc000
    93a0:	00001fff 	.word	0x00001fff
    93a4:	ffc00000 	.word	0xffc00000
    93a8:	41004000 	.word	0x41004000
    93ac:	fff3ffff 	.word	0xfff3ffff
    93b0:	0000b0c8 	.word	0x0000b0c8

000093b4 <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
    93b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    93b6:	4b2b      	ldr	r3, [pc, #172]	; (9464 <nvm_write_buffer+0xb0>)
    93b8:	881c      	ldrh	r4, [r3, #0]
#ifdef FEATURE_NVM_RWWEE
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
    93ba:	885b      	ldrh	r3, [r3, #2]
    93bc:	4363      	muls	r3, r4
    93be:	4283      	cmp	r3, r0
    93c0:	d207      	bcs.n	93d2 <nvm_write_buffer+0x1e>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    93c2:	2318      	movs	r3, #24

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    93c4:	4e28      	ldr	r6, [pc, #160]	; (9468 <nvm_write_buffer+0xb4>)
    93c6:	4d29      	ldr	r5, [pc, #164]	; (946c <nvm_write_buffer+0xb8>)
    93c8:	1945      	adds	r5, r0, r5
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
    93ca:	2701      	movs	r7, #1

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    93cc:	42b5      	cmp	r5, r6
    93ce:	d901      	bls.n	93d4 <nvm_write_buffer+0x20>
    93d0:	e046      	b.n	9460 <nvm_write_buffer+0xac>
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
#ifdef FEATURE_NVM_RWWEE
	bool is_rww_eeprom = false;
    93d2:	2700      	movs	r7, #0
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    93d4:	2317      	movs	r3, #23
	//if (destination_address & (_nvm_dev.page_size - 1)) {
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
    93d6:	4294      	cmp	r4, r2
    93d8:	d342      	bcc.n	9460 <nvm_write_buffer+0xac>
    93da:	4b25      	ldr	r3, [pc, #148]	; (9470 <nvm_write_buffer+0xbc>)
    93dc:	7d1c      	ldrb	r4, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    93de:	2305      	movs	r3, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    93e0:	07e4      	lsls	r4, r4, #31
    93e2:	d53d      	bpl.n	9460 <nvm_write_buffer+0xac>
		return STATUS_BUSY;
	}

	/* Erase the page buffer before buffering new data */
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
    93e4:	4c23      	ldr	r4, [pc, #140]	; (9474 <nvm_write_buffer+0xc0>)
    93e6:	4b22      	ldr	r3, [pc, #136]	; (9470 <nvm_write_buffer+0xbc>)
    93e8:	801c      	strh	r4, [r3, #0]
    93ea:	001d      	movs	r5, r3

	/* Check if the module is busy */
	while (!nvm_is_ready()) {
    93ec:	2401      	movs	r4, #1
    93ee:	7d2b      	ldrb	r3, [r5, #20]
    93f0:	4223      	tst	r3, r4
    93f2:	d0fc      	beq.n	93ee <nvm_write_buffer+0x3a>
		/* Force-wait for the buffer clear to complete */
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    93f4:	2420      	movs	r4, #32
    93f6:	34ff      	adds	r4, #255	; 0xff
    93f8:	4b1d      	ldr	r3, [pc, #116]	; (9470 <nvm_write_buffer+0xbc>)
    93fa:	831c      	strh	r4, [r3, #24]

	uint32_t nvm_address = destination_address / 2;
    93fc:	0846      	lsrs	r6, r0, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    93fe:	2a00      	cmp	r2, #0
    9400:	d029      	beq.n	9456 <nvm_write_buffer+0xa2>
    9402:	0076      	lsls	r6, r6, #1
    9404:	2300      	movs	r3, #0
		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    9406:	1e54      	subs	r4, r2, #1
    9408:	46a4      	mov	ip, r4
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    940a:	5ccd      	ldrb	r5, [r1, r3]

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    940c:	4563      	cmp	r3, ip
    940e:	db01      	blt.n	9414 <nvm_write_buffer+0x60>
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    9410:	b2ac      	uxth	r4, r5
    9412:	e003      	b.n	941c <nvm_write_buffer+0x68>

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
			data |= (buffer[i + 1] << 8);
    9414:	18cc      	adds	r4, r1, r3
    9416:	7864      	ldrb	r4, [r4, #1]
    9418:	0224      	lsls	r4, r4, #8
    941a:	432c      	orrs	r4, r5
		}

		/* Store next 16-bit chunk to the NVM memory space */
		NVM_MEMORY[nvm_address++] = data;
    941c:	8034      	strh	r4, [r6, #0]

	uint32_t nvm_address = destination_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    941e:	3302      	adds	r3, #2
    9420:	b29b      	uxth	r3, r3
    9422:	3602      	adds	r6, #2
    9424:	429a      	cmp	r2, r3
    9426:	d8f0      	bhi.n	940a <nvm_write_buffer+0x56>
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    9428:	4b0e      	ldr	r3, [pc, #56]	; (9464 <nvm_write_buffer+0xb0>)
    942a:	7919      	ldrb	r1, [r3, #4]
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
				destination_address, 0);
#endif
	}

	return STATUS_OK;
    942c:	2300      	movs	r3, #0
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    942e:	2900      	cmp	r1, #0
    9430:	d116      	bne.n	9460 <nvm_write_buffer+0xac>
    9432:	2a3f      	cmp	r2, #63	; 0x3f
    9434:	d814      	bhi.n	9460 <nvm_write_buffer+0xac>
#ifdef FEATURE_NVM_RWWEE
	 return ((is_rww_eeprom) ?
    9436:	2f00      	cmp	r7, #0
    9438:	d006      	beq.n	9448 <nvm_write_buffer+0x94>
    943a:	2200      	movs	r2, #0
    943c:	0001      	movs	r1, r0
    943e:	201c      	movs	r0, #28
    9440:	4b0d      	ldr	r3, [pc, #52]	; (9478 <nvm_write_buffer+0xc4>)
    9442:	4798      	blx	r3
    9444:	0003      	movs	r3, r0
    9446:	e00b      	b.n	9460 <nvm_write_buffer+0xac>
    9448:	2200      	movs	r2, #0
    944a:	0001      	movs	r1, r0
    944c:	2004      	movs	r0, #4
    944e:	4b0a      	ldr	r3, [pc, #40]	; (9478 <nvm_write_buffer+0xc4>)
    9450:	4798      	blx	r3
    9452:	0003      	movs	r3, r0
    9454:	e004      	b.n	9460 <nvm_write_buffer+0xac>
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    9456:	4b03      	ldr	r3, [pc, #12]	; (9464 <nvm_write_buffer+0xb0>)
    9458:	791a      	ldrb	r2, [r3, #4]
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
				destination_address, 0);
#endif
	}

	return STATUS_OK;
    945a:	2300      	movs	r3, #0
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    945c:	2a00      	cmp	r2, #0
    945e:	d0ea      	beq.n	9436 <nvm_write_buffer+0x82>
				destination_address, 0);
#endif
	}

	return STATUS_OK;
}
    9460:	0018      	movs	r0, r3
    9462:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9464:	20000cec 	.word	0x20000cec
    9468:	00001fff 	.word	0x00001fff
    946c:	ffc00000 	.word	0xffc00000
    9470:	41004000 	.word	0x41004000
    9474:	ffffa544 	.word	0xffffa544
    9478:	000092f9 	.word	0x000092f9

0000947c <nvm_read_buffer>:
 */
enum status_code nvm_read_buffer(
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
    947c:	b570      	push	{r4, r5, r6, lr}
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    947e:	4b19      	ldr	r3, [pc, #100]	; (94e4 <nvm_read_buffer+0x68>)
    9480:	881c      	ldrh	r4, [r3, #0]
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
	/* Check if the source address is valid */
	if (source_address >
    9482:	885b      	ldrh	r3, [r3, #2]
    9484:	4363      	muls	r3, r4
    9486:	4283      	cmp	r3, r0
    9488:	d205      	bcs.n	9496 <nvm_read_buffer+0x1a>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| source_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    948a:	2318      	movs	r3, #24
{
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    948c:	4e16      	ldr	r6, [pc, #88]	; (94e8 <nvm_read_buffer+0x6c>)
    948e:	4d17      	ldr	r5, [pc, #92]	; (94ec <nvm_read_buffer+0x70>)
    9490:	1945      	adds	r5, r0, r5
    9492:	42b5      	cmp	r5, r6
    9494:	d823      	bhi.n	94de <nvm_read_buffer+0x62>
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    9496:	2317      	movs	r3, #23
	//if (source_address & (_nvm_dev.page_size - 1)) {
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
    9498:	4294      	cmp	r4, r2
    949a:	d320      	bcc.n	94de <nvm_read_buffer+0x62>
    949c:	4b14      	ldr	r3, [pc, #80]	; (94f0 <nvm_read_buffer+0x74>)
    949e:	7d1c      	ldrb	r4, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    94a0:	2305      	movs	r3, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    94a2:	07e4      	lsls	r4, r4, #31
    94a4:	d51b      	bpl.n	94de <nvm_read_buffer+0x62>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    94a6:	2420      	movs	r4, #32
    94a8:	34ff      	adds	r4, #255	; 0xff
    94aa:	4b11      	ldr	r3, [pc, #68]	; (94f0 <nvm_read_buffer+0x74>)
    94ac:	831c      	strh	r4, [r3, #24]

	uint32_t page_address = source_address / 2;
    94ae:	0840      	lsrs	r0, r0, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    94b0:	2a00      	cmp	r2, #0
    94b2:	d013      	beq.n	94dc <nvm_read_buffer+0x60>
    94b4:	0040      	lsls	r0, r0, #1
    94b6:	2500      	movs	r5, #0
		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    94b8:	1e56      	subs	r6, r2, #1
    94ba:	182b      	adds	r3, r5, r0

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		/* Fetch next 16-bit chunk from the NVM memory space */
		uint16_t data = NVM_MEMORY[page_address++];
    94bc:	881c      	ldrh	r4, [r3, #0]
    94be:	b2a4      	uxth	r4, r4

		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);
    94c0:	042b      	lsls	r3, r5, #16
    94c2:	0c1b      	lsrs	r3, r3, #16
    94c4:	54cc      	strb	r4, [r1, r3]

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    94c6:	42b3      	cmp	r3, r6
    94c8:	da02      	bge.n	94d0 <nvm_read_buffer+0x54>
			buffer[i + 1] = (data >> 8);
    94ca:	18cb      	adds	r3, r1, r3
    94cc:	0a24      	lsrs	r4, r4, #8
    94ce:	705c      	strb	r4, [r3, #1]
    94d0:	3502      	adds	r5, #2

	uint32_t page_address = source_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    94d2:	b2ab      	uxth	r3, r5
    94d4:	429a      	cmp	r2, r3
    94d6:	d8f0      	bhi.n	94ba <nvm_read_buffer+0x3e>
		if (i < (length - 1)) {
			buffer[i + 1] = (data >> 8);
		}
	}

	return STATUS_OK;
    94d8:	2300      	movs	r3, #0
    94da:	e000      	b.n	94de <nvm_read_buffer+0x62>
    94dc:	2300      	movs	r3, #0
}
    94de:	0018      	movs	r0, r3
    94e0:	bd70      	pop	{r4, r5, r6, pc}
    94e2:	46c0      	nop			; (mov r8, r8)
    94e4:	20000cec 	.word	0x20000cec
    94e8:	00001fff 	.word	0x00001fff
    94ec:	ffc00000 	.word	0xffc00000
    94f0:	41004000 	.word	0x41004000

000094f4 <nvm_erase_row>:
 *                                 not aligned to the start of a row
 * \retval STATUS_ABORTED          NVM erased error
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
    94f4:	b510      	push	{r4, lr}
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    94f6:	4a1a      	ldr	r2, [pc, #104]	; (9560 <nvm_erase_row+0x6c>)
    94f8:	8813      	ldrh	r3, [r2, #0]
#ifdef FEATURE_NVM_RWWEE
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
    94fa:	8852      	ldrh	r2, [r2, #2]
    94fc:	435a      	muls	r2, r3
    94fe:	4282      	cmp	r2, r0
    9500:	d207      	bcs.n	9512 <nvm_erase_row+0x1e>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    9502:	2218      	movs	r2, #24

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    9504:	4c17      	ldr	r4, [pc, #92]	; (9564 <nvm_erase_row+0x70>)
    9506:	4918      	ldr	r1, [pc, #96]	; (9568 <nvm_erase_row+0x74>)
    9508:	1841      	adds	r1, r0, r1
    950a:	42a1      	cmp	r1, r4
    950c:	d826      	bhi.n	955c <nvm_erase_row+0x68>
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
    950e:	2101      	movs	r1, #1
    9510:	e000      	b.n	9514 <nvm_erase_row+0x20>
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
#ifdef FEATURE_NVM_RWWEE
		bool is_rww_eeprom = false;
    9512:	2100      	movs	r1, #0
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    9514:	009b      	lsls	r3, r3, #2
    9516:	3b01      	subs	r3, #1
		return STATUS_ERR_BAD_ADDRESS;
    9518:	2218      	movs	r2, #24
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    951a:	4218      	tst	r0, r3
    951c:	d11e      	bne.n	955c <nvm_erase_row+0x68>
    951e:	4b13      	ldr	r3, [pc, #76]	; (956c <nvm_erase_row+0x78>)
    9520:	7d1b      	ldrb	r3, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    9522:	3a13      	subs	r2, #19

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    9524:	07db      	lsls	r3, r3, #31
    9526:	d519      	bpl.n	955c <nvm_erase_row+0x68>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    9528:	4b10      	ldr	r3, [pc, #64]	; (956c <nvm_erase_row+0x78>)
    952a:	2220      	movs	r2, #32
    952c:	32ff      	adds	r2, #255	; 0xff
    952e:	831a      	strh	r2, [r3, #24]

	/* Set address and command */
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
    9530:	0880      	lsrs	r0, r0, #2
    9532:	0040      	lsls	r0, r0, #1
    9534:	61d8      	str	r0, [r3, #28]
		NVM_MEMORY[row_address / 2] = 0x0;
	}
#endif

#ifdef FEATURE_NVM_RWWEE
	nvm_module->CTRLA.reg = ((is_rww_eeprom) ?
    9536:	2900      	cmp	r1, #0
    9538:	d101      	bne.n	953e <nvm_erase_row+0x4a>
    953a:	4a0d      	ldr	r2, [pc, #52]	; (9570 <nvm_erase_row+0x7c>)
    953c:	e000      	b.n	9540 <nvm_erase_row+0x4c>
    953e:	4a0d      	ldr	r2, [pc, #52]	; (9574 <nvm_erase_row+0x80>)
    9540:	4b0a      	ldr	r3, [pc, #40]	; (956c <nvm_erase_row+0x78>)
    9542:	801a      	strh	r2, [r3, #0]
    9544:	0019      	movs	r1, r3
								(NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY));
#else
	nvm_module->CTRLA.reg = NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
#endif

	while (!nvm_is_ready()) {
    9546:	2201      	movs	r2, #1
    9548:	7d0b      	ldrb	r3, [r1, #20]
    954a:	4213      	tst	r3, r2
    954c:	d0fc      	beq.n	9548 <nvm_erase_row+0x54>
	}

	/* There existed error in NVM erase operation */
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
    954e:	4b07      	ldr	r3, [pc, #28]	; (956c <nvm_erase_row+0x78>)
    9550:	8b1a      	ldrh	r2, [r3, #24]
    9552:	231c      	movs	r3, #28
    9554:	401a      	ands	r2, r3
		return STATUS_ABORTED;
	}

	return STATUS_OK;
    9556:	1e50      	subs	r0, r2, #1
    9558:	4182      	sbcs	r2, r0
    955a:	0092      	lsls	r2, r2, #2
}
    955c:	0010      	movs	r0, r2
    955e:	bd10      	pop	{r4, pc}
    9560:	20000cec 	.word	0x20000cec
    9564:	00001fff 	.word	0x00001fff
    9568:	ffc00000 	.word	0xffc00000
    956c:	41004000 	.word	0x41004000
    9570:	0000a502 	.word	0x0000a502
    9574:	0000a51a 	.word	0x0000a51a

00009578 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    9578:	b500      	push	{lr}
    957a:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    957c:	ab01      	add	r3, sp, #4
    957e:	2280      	movs	r2, #128	; 0x80
    9580:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    9582:	780a      	ldrb	r2, [r1, #0]
    9584:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    9586:	784a      	ldrb	r2, [r1, #1]
    9588:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    958a:	788a      	ldrb	r2, [r1, #2]
    958c:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    958e:	0019      	movs	r1, r3
    9590:	4b01      	ldr	r3, [pc, #4]	; (9598 <port_pin_set_config+0x20>)
    9592:	4798      	blx	r3
}
    9594:	b003      	add	sp, #12
    9596:	bd00      	pop	{pc}
    9598:	0000a58d 	.word	0x0000a58d

0000959c <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    959c:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    959e:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    95a0:	2340      	movs	r3, #64	; 0x40
    95a2:	2400      	movs	r4, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    95a4:	4281      	cmp	r1, r0
    95a6:	d201      	bcs.n	95ac <_sercom_get_sync_baud_val+0x10>
    95a8:	e00a      	b.n	95c0 <_sercom_get_sync_baud_val+0x24>

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
		baud_calculated++;
    95aa:	001c      	movs	r4, r3
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    95ac:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    95ae:	1c63      	adds	r3, r4, #1
    95b0:	b29b      	uxth	r3, r3
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    95b2:	4288      	cmp	r0, r1
    95b4:	d9f9      	bls.n	95aa <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    95b6:	2340      	movs	r3, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    95b8:	2cff      	cmp	r4, #255	; 0xff
    95ba:	d801      	bhi.n	95c0 <_sercom_get_sync_baud_val+0x24>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    95bc:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    95be:	2300      	movs	r3, #0
	}
}
    95c0:	0018      	movs	r0, r3
    95c2:	bd10      	pop	{r4, pc}

000095c4 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    95c4:	b510      	push	{r4, lr}
    95c6:	b082      	sub	sp, #8
    95c8:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    95ca:	4b0e      	ldr	r3, [pc, #56]	; (9604 <sercom_set_gclk_generator+0x40>)
    95cc:	781b      	ldrb	r3, [r3, #0]
    95ce:	2b00      	cmp	r3, #0
    95d0:	d001      	beq.n	95d6 <sercom_set_gclk_generator+0x12>
    95d2:	2900      	cmp	r1, #0
    95d4:	d00d      	beq.n	95f2 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    95d6:	a901      	add	r1, sp, #4
    95d8:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    95da:	2012      	movs	r0, #18
    95dc:	4b0a      	ldr	r3, [pc, #40]	; (9608 <sercom_set_gclk_generator+0x44>)
    95de:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    95e0:	2012      	movs	r0, #18
    95e2:	4b0a      	ldr	r3, [pc, #40]	; (960c <sercom_set_gclk_generator+0x48>)
    95e4:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    95e6:	4b07      	ldr	r3, [pc, #28]	; (9604 <sercom_set_gclk_generator+0x40>)
    95e8:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    95ea:	2201      	movs	r2, #1
    95ec:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    95ee:	2000      	movs	r0, #0
    95f0:	e006      	b.n	9600 <sercom_set_gclk_generator+0x3c>
	} else if (generator_source == _sercom_config.generator_source) {
    95f2:	4b04      	ldr	r3, [pc, #16]	; (9604 <sercom_set_gclk_generator+0x40>)
    95f4:	785b      	ldrb	r3, [r3, #1]
    95f6:	4283      	cmp	r3, r0
    95f8:	d001      	beq.n	95fe <sercom_set_gclk_generator+0x3a>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    95fa:	201d      	movs	r0, #29
    95fc:	e000      	b.n	9600 <sercom_set_gclk_generator+0x3c>
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
    95fe:	2000      	movs	r0, #0
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    9600:	b002      	add	sp, #8
    9602:	bd10      	pop	{r4, pc}
    9604:	20000cf4 	.word	0x20000cf4
    9608:	0000a491 	.word	0x0000a491
    960c:	0000a421 	.word	0x0000a421

00009610 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    9610:	4b44      	ldr	r3, [pc, #272]	; (9724 <_sercom_get_default_pad+0x114>)
    9612:	4298      	cmp	r0, r3
    9614:	d033      	beq.n	967e <_sercom_get_default_pad+0x6e>
    9616:	d806      	bhi.n	9626 <_sercom_get_default_pad+0x16>
    9618:	4b43      	ldr	r3, [pc, #268]	; (9728 <_sercom_get_default_pad+0x118>)
    961a:	4298      	cmp	r0, r3
    961c:	d00d      	beq.n	963a <_sercom_get_default_pad+0x2a>
    961e:	4b43      	ldr	r3, [pc, #268]	; (972c <_sercom_get_default_pad+0x11c>)
    9620:	4298      	cmp	r0, r3
    9622:	d01b      	beq.n	965c <_sercom_get_default_pad+0x4c>
    9624:	e06f      	b.n	9706 <_sercom_get_default_pad+0xf6>
    9626:	4b42      	ldr	r3, [pc, #264]	; (9730 <_sercom_get_default_pad+0x120>)
    9628:	4298      	cmp	r0, r3
    962a:	d04a      	beq.n	96c2 <_sercom_get_default_pad+0xb2>
    962c:	4b41      	ldr	r3, [pc, #260]	; (9734 <_sercom_get_default_pad+0x124>)
    962e:	4298      	cmp	r0, r3
    9630:	d058      	beq.n	96e4 <_sercom_get_default_pad+0xd4>
    9632:	4b41      	ldr	r3, [pc, #260]	; (9738 <_sercom_get_default_pad+0x128>)
    9634:	4298      	cmp	r0, r3
    9636:	d166      	bne.n	9706 <_sercom_get_default_pad+0xf6>
    9638:	e032      	b.n	96a0 <_sercom_get_default_pad+0x90>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    963a:	2901      	cmp	r1, #1
    963c:	d006      	beq.n	964c <_sercom_get_default_pad+0x3c>
    963e:	2900      	cmp	r1, #0
    9640:	d063      	beq.n	970a <_sercom_get_default_pad+0xfa>
    9642:	2902      	cmp	r1, #2
    9644:	d006      	beq.n	9654 <_sercom_get_default_pad+0x44>
    9646:	2903      	cmp	r1, #3
    9648:	d006      	beq.n	9658 <_sercom_get_default_pad+0x48>
    964a:	e001      	b.n	9650 <_sercom_get_default_pad+0x40>
    964c:	483b      	ldr	r0, [pc, #236]	; (973c <_sercom_get_default_pad+0x12c>)
    964e:	e067      	b.n	9720 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    9650:	2000      	movs	r0, #0
    9652:	e065      	b.n	9720 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    9654:	483a      	ldr	r0, [pc, #232]	; (9740 <_sercom_get_default_pad+0x130>)
    9656:	e063      	b.n	9720 <_sercom_get_default_pad+0x110>
    9658:	483a      	ldr	r0, [pc, #232]	; (9744 <_sercom_get_default_pad+0x134>)
    965a:	e061      	b.n	9720 <_sercom_get_default_pad+0x110>
    965c:	2901      	cmp	r1, #1
    965e:	d006      	beq.n	966e <_sercom_get_default_pad+0x5e>
    9660:	2900      	cmp	r1, #0
    9662:	d054      	beq.n	970e <_sercom_get_default_pad+0xfe>
    9664:	2902      	cmp	r1, #2
    9666:	d006      	beq.n	9676 <_sercom_get_default_pad+0x66>
    9668:	2903      	cmp	r1, #3
    966a:	d006      	beq.n	967a <_sercom_get_default_pad+0x6a>
    966c:	e001      	b.n	9672 <_sercom_get_default_pad+0x62>
    966e:	4836      	ldr	r0, [pc, #216]	; (9748 <_sercom_get_default_pad+0x138>)
    9670:	e056      	b.n	9720 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    9672:	2000      	movs	r0, #0
    9674:	e054      	b.n	9720 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    9676:	4835      	ldr	r0, [pc, #212]	; (974c <_sercom_get_default_pad+0x13c>)
    9678:	e052      	b.n	9720 <_sercom_get_default_pad+0x110>
    967a:	4835      	ldr	r0, [pc, #212]	; (9750 <_sercom_get_default_pad+0x140>)
    967c:	e050      	b.n	9720 <_sercom_get_default_pad+0x110>
    967e:	2901      	cmp	r1, #1
    9680:	d006      	beq.n	9690 <_sercom_get_default_pad+0x80>
    9682:	2900      	cmp	r1, #0
    9684:	d045      	beq.n	9712 <_sercom_get_default_pad+0x102>
    9686:	2902      	cmp	r1, #2
    9688:	d006      	beq.n	9698 <_sercom_get_default_pad+0x88>
    968a:	2903      	cmp	r1, #3
    968c:	d006      	beq.n	969c <_sercom_get_default_pad+0x8c>
    968e:	e001      	b.n	9694 <_sercom_get_default_pad+0x84>
    9690:	4830      	ldr	r0, [pc, #192]	; (9754 <_sercom_get_default_pad+0x144>)
    9692:	e045      	b.n	9720 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    9694:	2000      	movs	r0, #0
    9696:	e043      	b.n	9720 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    9698:	482f      	ldr	r0, [pc, #188]	; (9758 <_sercom_get_default_pad+0x148>)
    969a:	e041      	b.n	9720 <_sercom_get_default_pad+0x110>
    969c:	482f      	ldr	r0, [pc, #188]	; (975c <_sercom_get_default_pad+0x14c>)
    969e:	e03f      	b.n	9720 <_sercom_get_default_pad+0x110>
    96a0:	2901      	cmp	r1, #1
    96a2:	d006      	beq.n	96b2 <_sercom_get_default_pad+0xa2>
    96a4:	2900      	cmp	r1, #0
    96a6:	d036      	beq.n	9716 <_sercom_get_default_pad+0x106>
    96a8:	2902      	cmp	r1, #2
    96aa:	d006      	beq.n	96ba <_sercom_get_default_pad+0xaa>
    96ac:	2903      	cmp	r1, #3
    96ae:	d006      	beq.n	96be <_sercom_get_default_pad+0xae>
    96b0:	e001      	b.n	96b6 <_sercom_get_default_pad+0xa6>
    96b2:	482b      	ldr	r0, [pc, #172]	; (9760 <_sercom_get_default_pad+0x150>)
    96b4:	e034      	b.n	9720 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    96b6:	2000      	movs	r0, #0
    96b8:	e032      	b.n	9720 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    96ba:	482a      	ldr	r0, [pc, #168]	; (9764 <_sercom_get_default_pad+0x154>)
    96bc:	e030      	b.n	9720 <_sercom_get_default_pad+0x110>
    96be:	482a      	ldr	r0, [pc, #168]	; (9768 <_sercom_get_default_pad+0x158>)
    96c0:	e02e      	b.n	9720 <_sercom_get_default_pad+0x110>
    96c2:	2901      	cmp	r1, #1
    96c4:	d006      	beq.n	96d4 <_sercom_get_default_pad+0xc4>
    96c6:	2900      	cmp	r1, #0
    96c8:	d027      	beq.n	971a <_sercom_get_default_pad+0x10a>
    96ca:	2902      	cmp	r1, #2
    96cc:	d006      	beq.n	96dc <_sercom_get_default_pad+0xcc>
    96ce:	2903      	cmp	r1, #3
    96d0:	d006      	beq.n	96e0 <_sercom_get_default_pad+0xd0>
    96d2:	e001      	b.n	96d8 <_sercom_get_default_pad+0xc8>
    96d4:	4825      	ldr	r0, [pc, #148]	; (976c <_sercom_get_default_pad+0x15c>)
    96d6:	e023      	b.n	9720 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    96d8:	2000      	movs	r0, #0
    96da:	e021      	b.n	9720 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    96dc:	4824      	ldr	r0, [pc, #144]	; (9770 <_sercom_get_default_pad+0x160>)
    96de:	e01f      	b.n	9720 <_sercom_get_default_pad+0x110>
    96e0:	4824      	ldr	r0, [pc, #144]	; (9774 <_sercom_get_default_pad+0x164>)
    96e2:	e01d      	b.n	9720 <_sercom_get_default_pad+0x110>
    96e4:	2901      	cmp	r1, #1
    96e6:	d006      	beq.n	96f6 <_sercom_get_default_pad+0xe6>
    96e8:	2900      	cmp	r1, #0
    96ea:	d018      	beq.n	971e <_sercom_get_default_pad+0x10e>
    96ec:	2902      	cmp	r1, #2
    96ee:	d006      	beq.n	96fe <_sercom_get_default_pad+0xee>
    96f0:	2903      	cmp	r1, #3
    96f2:	d006      	beq.n	9702 <_sercom_get_default_pad+0xf2>
    96f4:	e001      	b.n	96fa <_sercom_get_default_pad+0xea>
    96f6:	4820      	ldr	r0, [pc, #128]	; (9778 <_sercom_get_default_pad+0x168>)
    96f8:	e012      	b.n	9720 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    96fa:	2000      	movs	r0, #0
    96fc:	e010      	b.n	9720 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    96fe:	481f      	ldr	r0, [pc, #124]	; (977c <_sercom_get_default_pad+0x16c>)
    9700:	e00e      	b.n	9720 <_sercom_get_default_pad+0x110>
    9702:	481f      	ldr	r0, [pc, #124]	; (9780 <_sercom_get_default_pad+0x170>)
    9704:	e00c      	b.n	9720 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    9706:	2000      	movs	r0, #0
    9708:	e00a      	b.n	9720 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    970a:	481e      	ldr	r0, [pc, #120]	; (9784 <_sercom_get_default_pad+0x174>)
    970c:	e008      	b.n	9720 <_sercom_get_default_pad+0x110>
    970e:	481e      	ldr	r0, [pc, #120]	; (9788 <_sercom_get_default_pad+0x178>)
    9710:	e006      	b.n	9720 <_sercom_get_default_pad+0x110>
    9712:	481e      	ldr	r0, [pc, #120]	; (978c <_sercom_get_default_pad+0x17c>)
    9714:	e004      	b.n	9720 <_sercom_get_default_pad+0x110>
    9716:	481e      	ldr	r0, [pc, #120]	; (9790 <_sercom_get_default_pad+0x180>)
    9718:	e002      	b.n	9720 <_sercom_get_default_pad+0x110>
    971a:	481e      	ldr	r0, [pc, #120]	; (9794 <_sercom_get_default_pad+0x184>)
    971c:	e000      	b.n	9720 <_sercom_get_default_pad+0x110>
    971e:	481e      	ldr	r0, [pc, #120]	; (9798 <_sercom_get_default_pad+0x188>)
	}

	Assert(false);
	return 0;
}
    9720:	4770      	bx	lr
    9722:	46c0      	nop			; (mov r8, r8)
    9724:	42000c00 	.word	0x42000c00
    9728:	42000400 	.word	0x42000400
    972c:	42000800 	.word	0x42000800
    9730:	42001400 	.word	0x42001400
    9734:	42001800 	.word	0x42001800
    9738:	42001000 	.word	0x42001000
    973c:	00050003 	.word	0x00050003
    9740:	00060003 	.word	0x00060003
    9744:	00070003 	.word	0x00070003
    9748:	00110002 	.word	0x00110002
    974c:	00120002 	.word	0x00120002
    9750:	00130002 	.word	0x00130002
    9754:	000d0002 	.word	0x000d0002
    9758:	000e0002 	.word	0x000e0002
    975c:	000f0002 	.word	0x000f0002
    9760:	00170002 	.word	0x00170002
    9764:	00180002 	.word	0x00180002
    9768:	00190002 	.word	0x00190002
    976c:	00290003 	.word	0x00290003
    9770:	002a0003 	.word	0x002a0003
    9774:	002b0003 	.word	0x002b0003
    9778:	00230003 	.word	0x00230003
    977c:	00200003 	.word	0x00200003
    9780:	00210003 	.word	0x00210003
    9784:	00040003 	.word	0x00040003
    9788:	00100002 	.word	0x00100002
    978c:	000c0002 	.word	0x000c0002
    9790:	00160002 	.word	0x00160002
    9794:	00280003 	.word	0x00280003
    9798:	00220003 	.word	0x00220003

0000979c <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    979c:	b530      	push	{r4, r5, lr}
    979e:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    97a0:	4b0c      	ldr	r3, [pc, #48]	; (97d4 <_sercom_get_sercom_inst_index+0x38>)
    97a2:	466a      	mov	r2, sp
    97a4:	cb32      	ldmia	r3!, {r1, r4, r5}
    97a6:	c232      	stmia	r2!, {r1, r4, r5}
    97a8:	cb32      	ldmia	r3!, {r1, r4, r5}
    97aa:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    97ac:	9b00      	ldr	r3, [sp, #0]
    97ae:	4283      	cmp	r3, r0
    97b0:	d006      	beq.n	97c0 <_sercom_get_sercom_inst_index+0x24>
    97b2:	2301      	movs	r3, #1
    97b4:	009a      	lsls	r2, r3, #2
    97b6:	4669      	mov	r1, sp
    97b8:	5852      	ldr	r2, [r2, r1]
    97ba:	4282      	cmp	r2, r0
    97bc:	d103      	bne.n	97c6 <_sercom_get_sercom_inst_index+0x2a>
    97be:	e000      	b.n	97c2 <_sercom_get_sercom_inst_index+0x26>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    97c0:	2300      	movs	r3, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    97c2:	b2d8      	uxtb	r0, r3
    97c4:	e003      	b.n	97ce <_sercom_get_sercom_inst_index+0x32>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    97c6:	3301      	adds	r3, #1
    97c8:	2b06      	cmp	r3, #6
    97ca:	d1f3      	bne.n	97b4 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    97cc:	2000      	movs	r0, #0
}
    97ce:	b007      	add	sp, #28
    97d0:	bd30      	pop	{r4, r5, pc}
    97d2:	46c0      	nop			; (mov r8, r8)
    97d4:	0000b1e0 	.word	0x0000b1e0

000097d8 <SERCOM0_Handler>:
	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
}

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    97d8:	b510      	push	{r4, lr}
    97da:	4b02      	ldr	r3, [pc, #8]	; (97e4 <SERCOM0_Handler+0xc>)
    97dc:	681b      	ldr	r3, [r3, #0]
    97de:	2000      	movs	r0, #0
    97e0:	4798      	blx	r3
    97e2:	bd10      	pop	{r4, pc}
    97e4:	20000cf8 	.word	0x20000cf8

000097e8 <SERCOM1_Handler>:
    97e8:	b510      	push	{r4, lr}
    97ea:	4b02      	ldr	r3, [pc, #8]	; (97f4 <SERCOM1_Handler+0xc>)
    97ec:	685b      	ldr	r3, [r3, #4]
    97ee:	2001      	movs	r0, #1
    97f0:	4798      	blx	r3
    97f2:	bd10      	pop	{r4, pc}
    97f4:	20000cf8 	.word	0x20000cf8

000097f8 <SERCOM2_Handler>:
    97f8:	b510      	push	{r4, lr}
    97fa:	4b02      	ldr	r3, [pc, #8]	; (9804 <SERCOM2_Handler+0xc>)
    97fc:	689b      	ldr	r3, [r3, #8]
    97fe:	2002      	movs	r0, #2
    9800:	4798      	blx	r3
    9802:	bd10      	pop	{r4, pc}
    9804:	20000cf8 	.word	0x20000cf8

00009808 <SERCOM3_Handler>:
    9808:	b510      	push	{r4, lr}
    980a:	4b02      	ldr	r3, [pc, #8]	; (9814 <SERCOM3_Handler+0xc>)
    980c:	68db      	ldr	r3, [r3, #12]
    980e:	2003      	movs	r0, #3
    9810:	4798      	blx	r3
    9812:	bd10      	pop	{r4, pc}
    9814:	20000cf8 	.word	0x20000cf8

00009818 <SERCOM4_Handler>:
    9818:	b510      	push	{r4, lr}
    981a:	4b02      	ldr	r3, [pc, #8]	; (9824 <SERCOM4_Handler+0xc>)
    981c:	691b      	ldr	r3, [r3, #16]
    981e:	2004      	movs	r0, #4
    9820:	4798      	blx	r3
    9822:	bd10      	pop	{r4, pc}
    9824:	20000cf8 	.word	0x20000cf8

00009828 <SERCOM5_Handler>:
    9828:	b510      	push	{r4, lr}
    982a:	4b02      	ldr	r3, [pc, #8]	; (9834 <SERCOM5_Handler+0xc>)
    982c:	695b      	ldr	r3, [r3, #20]
    982e:	2005      	movs	r0, #5
    9830:	4798      	blx	r3
    9832:	bd10      	pop	{r4, pc}
    9834:	20000cf8 	.word	0x20000cf8

00009838 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    9838:	b5f0      	push	{r4, r5, r6, r7, lr}
    983a:	4657      	mov	r7, sl
    983c:	464e      	mov	r6, r9
    983e:	4645      	mov	r5, r8
    9840:	b4e0      	push	{r5, r6, r7}
    9842:	b088      	sub	sp, #32
    9844:	4680      	mov	r8, r0
    9846:	000e      	movs	r6, r1
    9848:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    984a:	0003      	movs	r3, r0
    984c:	6019      	str	r1, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    984e:	680b      	ldr	r3, [r1, #0]
    9850:	079b      	lsls	r3, r3, #30
    9852:	d400      	bmi.n	9856 <spi_init+0x1e>
    9854:	e0a7      	b.n	99a6 <spi_init+0x16e>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
	Sercom *const hw = module->hw;

	uint32_t pad_pinmuxes[] = {
    9856:	6a93      	ldr	r3, [r2, #40]	; 0x28
    9858:	9303      	str	r3, [sp, #12]
    985a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    985c:	9304      	str	r3, [sp, #16]
    985e:	6b13      	ldr	r3, [r2, #48]	; 0x30
    9860:	9305      	str	r3, [sp, #20]
    9862:	6b53      	ldr	r3, [r2, #52]	; 0x34
    9864:	9306      	str	r3, [sp, #24]
    9866:	2700      	movs	r7, #0
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
    9868:	231f      	movs	r3, #31
    986a:	4699      	mov	r9, r3
    986c:	b2f9      	uxtb	r1, r7
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    986e:	00bb      	lsls	r3, r7, #2
    9870:	aa03      	add	r2, sp, #12
    9872:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    9874:	2800      	cmp	r0, #0
    9876:	d102      	bne.n	987e <spi_init+0x46>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    9878:	0030      	movs	r0, r6
    987a:	4baf      	ldr	r3, [pc, #700]	; (9b38 <spi_init+0x300>)
    987c:	4798      	blx	r3
		}

		if (current_pinmux == PINMUX_UNUSED) {
    987e:	1c43      	adds	r3, r0, #1
    9880:	d028      	beq.n	98d4 <spi_init+0x9c>
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
    9882:	0402      	lsls	r2, r0, #16
    9884:	0c13      	lsrs	r3, r2, #16
    9886:	469c      	mov	ip, r3
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
    9888:	0c00      	lsrs	r0, r0, #16
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    988a:	b2c1      	uxtb	r1, r0
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    988c:	2500      	movs	r5, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    988e:	0603      	lsls	r3, r0, #24
    9890:	d404      	bmi.n	989c <spi_init+0x64>
		return &(ports[port_index]->Group[group_index]);
    9892:	094b      	lsrs	r3, r1, #5
    9894:	01db      	lsls	r3, r3, #7
    9896:	2282      	movs	r2, #130	; 0x82
    9898:	05d2      	lsls	r2, r2, #23
    989a:	189d      	adds	r5, r3, r2
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
    989c:	464b      	mov	r3, r9
    989e:	400b      	ands	r3, r1

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    98a0:	18e8      	adds	r0, r5, r3
    98a2:	3040      	adds	r0, #64	; 0x40
    98a4:	7800      	ldrb	r0, [r0, #0]
    98a6:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
    98a8:	2080      	movs	r0, #128	; 0x80
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    98aa:	4652      	mov	r2, sl
    98ac:	07d2      	lsls	r2, r2, #31
    98ae:	d50a      	bpl.n	98c6 <spi_init+0x8e>
		return SYSTEM_PINMUX_GPIO;
	}

	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
    98b0:	085b      	lsrs	r3, r3, #1
    98b2:	18eb      	adds	r3, r5, r3
    98b4:	3330      	adds	r3, #48	; 0x30
    98b6:	7818      	ldrb	r0, [r3, #0]
    98b8:	b2c0      	uxtb	r0, r0

	if (pin_index & 1) {
    98ba:	07cb      	lsls	r3, r1, #31
    98bc:	d501      	bpl.n	98c2 <spi_init+0x8a>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
    98be:	0900      	lsrs	r0, r0, #4
    98c0:	e001      	b.n	98c6 <spi_init+0x8e>
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
    98c2:	230f      	movs	r3, #15
    98c4:	4018      	ands	r0, r3

		if (current_pinmux == PINMUX_UNUSED) {
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
    98c6:	4584      	cmp	ip, r0
    98c8:	d004      	beq.n	98d4 <spi_init+0x9c>
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
			module->hw = NULL;
    98ca:	2300      	movs	r3, #0
    98cc:	4642      	mov	r2, r8
    98ce:	6013      	str	r3, [r2, #0]
			return STATUS_ERR_DENIED;
    98d0:	201c      	movs	r0, #28
    98d2:	e12b      	b.n	9b2c <spi_init+0x2f4>
    98d4:	3701      	adds	r7, #1
		config->pinmux_pad0, config->pinmux_pad1,
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    98d6:	2f04      	cmp	r7, #4
    98d8:	d1c8      	bne.n	986c <spi_init+0x34>
	}

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
    98da:	2012      	movs	r0, #18
    98dc:	4b97      	ldr	r3, [pc, #604]	; (9b3c <spi_init+0x304>)
    98de:	4798      	blx	r3
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
    98e0:	7823      	ldrb	r3, [r4, #0]
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
    98e2:	2700      	movs	r7, #0
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
    98e4:	2b01      	cmp	r3, #1
    98e6:	d112      	bne.n	990e <spi_init+0xd6>
		enum status_code error_code = _sercom_get_sync_baud_val(
    98e8:	aa02      	add	r2, sp, #8
    98ea:	0001      	movs	r1, r0
    98ec:	69a0      	ldr	r0, [r4, #24]
    98ee:	4b94      	ldr	r3, [pc, #592]	; (9b40 <spi_init+0x308>)
    98f0:	4798      	blx	r3
    98f2:	0003      	movs	r3, r0
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    98f4:	2017      	movs	r0, #23
	if (config->mode == SPI_MODE_MASTER) {
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
    98f6:	2b00      	cmp	r3, #0
    98f8:	d000      	beq.n	98fc <spi_init+0xc4>
    98fa:	e117      	b.n	9b2c <spi_init+0x2f4>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    98fc:	7b33      	ldrb	r3, [r6, #12]
    98fe:	b2db      	uxtb	r3, r3
    9900:	aa02      	add	r2, sp, #8
    9902:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
    9904:	3005      	adds	r0, #5
		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    9906:	429a      	cmp	r2, r3
    9908:	d000      	beq.n	990c <spi_init+0xd4>
    990a:	e10f      	b.n	9b2c <spi_init+0x2f4>
			return STATUS_ERR_DENIED;
		}

		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
    990c:	370c      	adds	r7, #12
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    990e:	7825      	ldrb	r5, [r4, #0]
    9910:	2d00      	cmp	r5, #0
    9912:	d114      	bne.n	993e <spi_init+0x106>
		ctrlb |= config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		addr |= (config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
    9914:	6832      	ldr	r2, [r6, #0]
    9916:	7fe3      	ldrb	r3, [r4, #31]
    9918:	041b      	lsls	r3, r3, #16
    991a:	7fa1      	ldrb	r1, [r4, #30]
    991c:	430b      	orrs	r3, r1
			return STATUS_ERR_DENIED;
    991e:	201c      	movs	r0, #28
		ctrlb |= config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		addr |= (config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
    9920:	4293      	cmp	r3, r2
    9922:	d000      	beq.n	9926 <spi_init+0xee>
    9924:	e102      	b.n	9b2c <spi_init+0x2f4>

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {

		/* Set frame format */
		ctrla |= config->mode_specific.slave.frame_format;
    9926:	69a1      	ldr	r1, [r4, #24]

		/* Set address mode */
		ctrlb |= config->mode_specific.slave.address_mode;
    9928:	8ba3      	ldrh	r3, [r4, #28]
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
			return STATUS_ERR_DENIED;
		}

		if (config->mode_specific.slave.preload_enable) {
    992a:	2220      	movs	r2, #32
    992c:	5ca2      	ldrb	r2, [r4, r2]
    992e:	2a00      	cmp	r2, #0
    9930:	d001      	beq.n	9936 <spi_init+0xfe>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    9932:	2240      	movs	r2, #64	; 0x40
    9934:	4313      	orrs	r3, r2
		}
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x2);
    9936:	2208      	movs	r2, #8
    9938:	430a      	orrs	r2, r1
    993a:	4317      	orrs	r7, r2
    993c:	e000      	b.n	9940 <spi_init+0x108>
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
    993e:	2300      	movs	r3, #0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    9940:	6862      	ldr	r2, [r4, #4]
    9942:	68a1      	ldr	r1, [r4, #8]
    9944:	430a      	orrs	r2, r1
    9946:	68e1      	ldr	r1, [r4, #12]
    9948:	430a      	orrs	r2, r1
    994a:	433a      	orrs	r2, r7

	/* Set SPI character size */
	ctrlb |= config->character_size;
    994c:	7c21      	ldrb	r1, [r4, #16]
    994e:	430b      	orrs	r3, r1

	if (config->run_in_standby) {
    9950:	7c61      	ldrb	r1, [r4, #17]
    9952:	2900      	cmp	r1, #0
    9954:	d001      	beq.n	995a <spi_init+0x122>
		/* Enable in sleep mode */
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    9956:	2180      	movs	r1, #128	; 0x80
    9958:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    995a:	7ca1      	ldrb	r1, [r4, #18]
    995c:	2900      	cmp	r1, #0
    995e:	d002      	beq.n	9966 <spi_init+0x12e>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    9960:	2180      	movs	r1, #128	; 0x80
    9962:	0289      	lsls	r1, r1, #10
    9964:	430b      	orrs	r3, r1
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    9966:	7ce1      	ldrb	r1, [r4, #19]
    9968:	2900      	cmp	r1, #0
    996a:	d002      	beq.n	9972 <spi_init+0x13a>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    996c:	2180      	movs	r1, #128	; 0x80
    996e:	0089      	lsls	r1, r1, #2
    9970:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    9972:	7d21      	ldrb	r1, [r4, #20]
    9974:	2900      	cmp	r1, #0
    9976:	d002      	beq.n	997e <spi_init+0x146>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    9978:	2180      	movs	r1, #128	; 0x80
    997a:	0189      	lsls	r1, r1, #6
    997c:	430b      	orrs	r3, r1
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
    997e:	6830      	ldr	r0, [r6, #0]
    9980:	2102      	movs	r1, #2
    9982:	430a      	orrs	r2, r1
    9984:	4282      	cmp	r2, r0
    9986:	d109      	bne.n	999c <spi_init+0x164>
			spi_module->CTRLB.reg == ctrlb) {
    9988:	6872      	ldr	r2, [r6, #4]
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
    998a:	429a      	cmp	r2, r3
    998c:	d106      	bne.n	999c <spi_init+0x164>
			spi_module->CTRLB.reg == ctrlb) {
		module->mode           = config->mode;
    998e:	4643      	mov	r3, r8
    9990:	715d      	strb	r5, [r3, #5]
		module->character_size = config->character_size;
    9992:	7c23      	ldrb	r3, [r4, #16]
    9994:	4642      	mov	r2, r8
    9996:	7193      	strb	r3, [r2, #6]
		return STATUS_OK;
    9998:	2000      	movs	r0, #0
    999a:	e0c7      	b.n	9b2c <spi_init+0x2f4>
	}

	/* Not same config, wipe module pointer and return */
	module->hw = NULL;
    999c:	2300      	movs	r3, #0
    999e:	4642      	mov	r2, r8
    99a0:	6013      	str	r3, [r2, #0]

	return STATUS_ERR_DENIED;
    99a2:	201c      	movs	r0, #28
    99a4:	e0c2      	b.n	9b2c <spi_init+0x2f4>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    99a6:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    99a8:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    99aa:	07db      	lsls	r3, r3, #31
    99ac:	d500      	bpl.n	99b0 <spi_init+0x178>
    99ae:	e0bd      	b.n	9b2c <spi_init+0x2f4>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    99b0:	0008      	movs	r0, r1
    99b2:	4b64      	ldr	r3, [pc, #400]	; (9b44 <spi_init+0x30c>)
    99b4:	4798      	blx	r3
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#elif (SAMC21) 
	if (sercom_index == 5) {
    99b6:	2805      	cmp	r0, #5
    99b8:	d002      	beq.n	99c0 <spi_init+0x188>
		gclk_index   =  SERCOM5_GCLK_ID_CORE;
#  else
		return STATUS_ERR_INVALID_ARG;
#  endif
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
    99ba:	1c45      	adds	r5, r0, #1
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    99bc:	3013      	adds	r0, #19
    99be:	e001      	b.n	99c4 <spi_init+0x18c>
	}
#elif (SAMC21) 
	if (sercom_index == 5) {
#  ifdef ID_SERCOM5
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   =  SERCOM5_GCLK_ID_CORE;
    99c0:	2019      	movs	r0, #25
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#elif (SAMC21) 
	if (sercom_index == 5) {
#  ifdef ID_SERCOM5
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
    99c2:	2506      	movs	r5, #6
			break;

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
    99c4:	4960      	ldr	r1, [pc, #384]	; (9b48 <spi_init+0x310>)
    99c6:	69ca      	ldr	r2, [r1, #28]
    99c8:	2301      	movs	r3, #1
    99ca:	40ab      	lsls	r3, r5
    99cc:	4313      	orrs	r3, r2
    99ce:	61cb      	str	r3, [r1, #28]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    99d0:	a907      	add	r1, sp, #28
    99d2:	2724      	movs	r7, #36	; 0x24
    99d4:	5de3      	ldrb	r3, [r4, r7]
    99d6:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    99d8:	b2c5      	uxtb	r5, r0
    99da:	0028      	movs	r0, r5
    99dc:	4b5b      	ldr	r3, [pc, #364]	; (9b4c <spi_init+0x314>)
    99de:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    99e0:	0028      	movs	r0, r5
    99e2:	4b5b      	ldr	r3, [pc, #364]	; (9b50 <spi_init+0x318>)
    99e4:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    99e6:	5de0      	ldrb	r0, [r4, r7]
    99e8:	2100      	movs	r1, #0
    99ea:	4b5a      	ldr	r3, [pc, #360]	; (9b54 <spi_init+0x31c>)
    99ec:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    99ee:	7823      	ldrb	r3, [r4, #0]
    99f0:	2b01      	cmp	r3, #1
    99f2:	d103      	bne.n	99fc <spi_init+0x1c4>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    99f4:	6832      	ldr	r2, [r6, #0]
    99f6:	330b      	adds	r3, #11
    99f8:	4313      	orrs	r3, r2
    99fa:	6033      	str	r3, [r6, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    99fc:	7823      	ldrb	r3, [r4, #0]
    99fe:	2b00      	cmp	r3, #0
    9a00:	d103      	bne.n	9a0a <spi_init+0x1d2>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    9a02:	6832      	ldr	r2, [r6, #0]
    9a04:	3308      	adds	r3, #8
    9a06:	4313      	orrs	r3, r2
    9a08:	6033      	str	r3, [r6, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9a0a:	4643      	mov	r3, r8
    9a0c:	681e      	ldr	r6, [r3, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    9a0e:	ab02      	add	r3, sp, #8
    9a10:	2280      	movs	r2, #128	; 0x80
    9a12:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    9a14:	2200      	movs	r2, #0
    9a16:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    9a18:	2101      	movs	r1, #1
    9a1a:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
    9a1c:	70da      	strb	r2, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
    9a1e:	7823      	ldrb	r3, [r4, #0]
    9a20:	2b00      	cmp	r3, #0
    9a22:	d101      	bne.n	9a28 <spi_init+0x1f0>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    9a24:	ab02      	add	r3, sp, #8
    9a26:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
    9a28:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    9a2a:	9303      	str	r3, [sp, #12]
    9a2c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    9a2e:	9304      	str	r3, [sp, #16]
    9a30:	6b23      	ldr	r3, [r4, #48]	; 0x30
    9a32:	9305      	str	r3, [sp, #20]
    9a34:	6b63      	ldr	r3, [r4, #52]	; 0x34
    9a36:	9306      	str	r3, [sp, #24]
    9a38:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    9a3a:	ad02      	add	r5, sp, #8
    9a3c:	b2f9      	uxtb	r1, r7
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    9a3e:	00bb      	lsls	r3, r7, #2
    9a40:	aa03      	add	r2, sp, #12
    9a42:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    9a44:	2800      	cmp	r0, #0
    9a46:	d102      	bne.n	9a4e <spi_init+0x216>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    9a48:	0030      	movs	r0, r6
    9a4a:	4b3b      	ldr	r3, [pc, #236]	; (9b38 <spi_init+0x300>)
    9a4c:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
    9a4e:	1c43      	adds	r3, r0, #1
    9a50:	d005      	beq.n	9a5e <spi_init+0x226>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    9a52:	7028      	strb	r0, [r5, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    9a54:	0c00      	lsrs	r0, r0, #16
    9a56:	b2c0      	uxtb	r0, r0
    9a58:	0029      	movs	r1, r5
    9a5a:	4b3f      	ldr	r3, [pc, #252]	; (9b58 <spi_init+0x320>)
    9a5c:	4798      	blx	r3
    9a5e:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    9a60:	2f04      	cmp	r7, #4
    9a62:	d1eb      	bne.n	9a3c <spi_init+0x204>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
    9a64:	7823      	ldrb	r3, [r4, #0]
    9a66:	4642      	mov	r2, r8
    9a68:	7153      	strb	r3, [r2, #5]
	module->character_size   = config->character_size;
    9a6a:	7c23      	ldrb	r3, [r4, #16]
    9a6c:	7193      	strb	r3, [r2, #6]
	module->receiver_enabled = config->receiver_enable;
    9a6e:	7ca3      	ldrb	r3, [r4, #18]
    9a70:	71d3      	strb	r3, [r2, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    9a72:	7d23      	ldrb	r3, [r4, #20]
    9a74:	7213      	strb	r3, [r2, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    9a76:	2200      	movs	r2, #0
    9a78:	466b      	mov	r3, sp
    9a7a:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    9a7c:	7823      	ldrb	r3, [r4, #0]
    9a7e:	2b01      	cmp	r3, #1
    9a80:	d115      	bne.n	9aae <spi_init+0x276>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    9a82:	4643      	mov	r3, r8
    9a84:	6818      	ldr	r0, [r3, #0]
    9a86:	4b2f      	ldr	r3, [pc, #188]	; (9b44 <spi_init+0x30c>)
    9a88:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    9a8a:	3013      	adds	r0, #19
    9a8c:	b2c0      	uxtb	r0, r0
    9a8e:	4b2b      	ldr	r3, [pc, #172]	; (9b3c <spi_init+0x304>)
    9a90:	4798      	blx	r3
    9a92:	0001      	movs	r1, r0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    9a94:	466b      	mov	r3, sp
    9a96:	1d9a      	adds	r2, r3, #6
    9a98:	69a0      	ldr	r0, [r4, #24]
    9a9a:	4b29      	ldr	r3, [pc, #164]	; (9b40 <spi_init+0x308>)
    9a9c:	4798      	blx	r3
    9a9e:	0003      	movs	r3, r0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    9aa0:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    9aa2:	2b00      	cmp	r3, #0
    9aa4:	d142      	bne.n	9b2c <spi_init+0x2f4>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    9aa6:	466b      	mov	r3, sp
    9aa8:	3306      	adds	r3, #6
    9aaa:	781b      	ldrb	r3, [r3, #0]
    9aac:	7333      	strb	r3, [r6, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    9aae:	7823      	ldrb	r3, [r4, #0]
    9ab0:	2b00      	cmp	r3, #0
    9ab2:	d10f      	bne.n	9ad4 <spi_init+0x29c>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
    9ab4:	69a7      	ldr	r7, [r4, #24]

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
    9ab6:	8ba3      	ldrh	r3, [r4, #28]

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    9ab8:	6a70      	ldr	r0, [r6, #36]	; 0x24
    9aba:	7fe1      	ldrb	r1, [r4, #31]
    9abc:	0409      	lsls	r1, r1, #16
    9abe:	7fa5      	ldrb	r5, [r4, #30]
    9ac0:	4329      	orrs	r1, r5
    9ac2:	4301      	orrs	r1, r0
    9ac4:	6271      	str	r1, [r6, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
    9ac6:	2220      	movs	r2, #32
    9ac8:	5ca2      	ldrb	r2, [r4, r2]
    9aca:	2a00      	cmp	r2, #0
    9acc:	d004      	beq.n	9ad8 <spi_init+0x2a0>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    9ace:	2140      	movs	r1, #64	; 0x40
    9ad0:	430b      	orrs	r3, r1
    9ad2:	e001      	b.n	9ad8 <spi_init+0x2a0>
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
    9ad4:	2300      	movs	r3, #0
#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
    9ad6:	2700      	movs	r7, #0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    9ad8:	6862      	ldr	r2, [r4, #4]
    9ada:	68a1      	ldr	r1, [r4, #8]
    9adc:	430a      	orrs	r2, r1
    9ade:	68e1      	ldr	r1, [r4, #12]
    9ae0:	430a      	orrs	r2, r1
    9ae2:	433a      	orrs	r2, r7

	/* Set SPI character size */
	ctrlb |= config->character_size;
    9ae4:	7c21      	ldrb	r1, [r4, #16]
    9ae6:	430b      	orrs	r3, r1

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    9ae8:	7c61      	ldrb	r1, [r4, #17]
    9aea:	2900      	cmp	r1, #0
    9aec:	d103      	bne.n	9af6 <spi_init+0x2be>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    9aee:	491b      	ldr	r1, [pc, #108]	; (9b5c <spi_init+0x324>)
    9af0:	7889      	ldrb	r1, [r1, #2]
    9af2:	0789      	lsls	r1, r1, #30
    9af4:	d501      	bpl.n	9afa <spi_init+0x2c2>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    9af6:	2180      	movs	r1, #128	; 0x80
    9af8:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    9afa:	7ca1      	ldrb	r1, [r4, #18]
    9afc:	2900      	cmp	r1, #0
    9afe:	d002      	beq.n	9b06 <spi_init+0x2ce>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    9b00:	2180      	movs	r1, #128	; 0x80
    9b02:	0289      	lsls	r1, r1, #10
    9b04:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    9b06:	7ce1      	ldrb	r1, [r4, #19]
    9b08:	2900      	cmp	r1, #0
    9b0a:	d002      	beq.n	9b12 <spi_init+0x2da>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    9b0c:	2180      	movs	r1, #128	; 0x80
    9b0e:	0089      	lsls	r1, r1, #2
    9b10:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    9b12:	7d21      	ldrb	r1, [r4, #20]
    9b14:	2900      	cmp	r1, #0
    9b16:	d002      	beq.n	9b1e <spi_init+0x2e6>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    9b18:	2180      	movs	r1, #128	; 0x80
    9b1a:	0189      	lsls	r1, r1, #6
    9b1c:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    9b1e:	6831      	ldr	r1, [r6, #0]
    9b20:	430a      	orrs	r2, r1
    9b22:	6032      	str	r2, [r6, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    9b24:	6872      	ldr	r2, [r6, #4]
    9b26:	4313      	orrs	r3, r2
    9b28:	6073      	str	r3, [r6, #4]

	return STATUS_OK;
    9b2a:	2000      	movs	r0, #0
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    9b2c:	b008      	add	sp, #32
    9b2e:	bc1c      	pop	{r2, r3, r4}
    9b30:	4690      	mov	r8, r2
    9b32:	4699      	mov	r9, r3
    9b34:	46a2      	mov	sl, r4
    9b36:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9b38:	00009611 	.word	0x00009611
    9b3c:	0000a4b5 	.word	0x0000a4b5
    9b40:	0000959d 	.word	0x0000959d
    9b44:	0000979d 	.word	0x0000979d
    9b48:	40000800 	.word	0x40000800
    9b4c:	0000a491 	.word	0x0000a491
    9b50:	0000a421 	.word	0x0000a421
    9b54:	000095c5 	.word	0x000095c5
    9b58:	0000a58d 	.word	0x0000a58d
    9b5c:	41002000 	.word	0x41002000

00009b60 <spi_read_buffer_wait>:
enum status_code spi_read_buffer_wait(
		struct spi_module *const module,
		uint8_t *rx_data,
		uint16_t length,
		uint16_t dummy)
{
    9b60:	b5f0      	push	{r4, r5, r6, r7, lr}
    9b62:	465f      	mov	r7, fp
    9b64:	464e      	mov	r6, r9
    9b66:	4645      	mov	r5, r8
    9b68:	b4e0      	push	{r5, r6, r7}
    9b6a:	4689      	mov	r9, r1
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    9b6c:	2417      	movs	r4, #23
		return STATUS_BUSY;
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
    9b6e:	2a00      	cmp	r2, #0
    9b70:	d06a      	beq.n	9c48 <spi_read_buffer_wait+0xe8>
		return STATUS_ERR_INVALID_ARG;
	}

	if (!(module->receiver_enabled)) {
    9b72:	79c1      	ldrb	r1, [r0, #7]
		return STATUS_ERR_DENIED;
    9b74:	3405      	adds	r4, #5
	/* Sanity check arguments */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	if (!(module->receiver_enabled)) {
    9b76:	2900      	cmp	r1, #0
    9b78:	d066      	beq.n	9c48 <spi_read_buffer_wait+0xe8>
		return STATUS_ERR_DENIED;
	}
#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    9b7a:	7941      	ldrb	r1, [r0, #5]
    9b7c:	2900      	cmp	r1, #0
    9b7e:	d105      	bne.n	9b8c <spi_read_buffer_wait+0x2c>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9b80:	6801      	ldr	r1, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    9b82:	7e0c      	ldrb	r4, [r1, #24]
    9b84:	07a4      	lsls	r4, r4, #30
    9b86:	d501      	bpl.n	9b8c <spi_read_buffer_wait+0x2c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    9b88:	2402      	movs	r4, #2
    9b8a:	760c      	strb	r4, [r1, #24]
enum status_code spi_read_buffer_wait(
		struct spi_module *const module,
		uint8_t *rx_data,
		uint16_t length,
		uint16_t dummy)
{
    9b8c:	2600      	movs	r6, #0

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_read(module)) {
    9b8e:	2504      	movs	r5, #4
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    9b90:	2102      	movs	r1, #2
    9b92:	468c      	mov	ip, r1

	while (length--) {
#  if CONF_SPI_MASTER_ENABLE == true
		if (module->mode == SPI_MODE_MASTER) {
			/* Wait until the module is ready to write a character */
			while (!spi_is_ready_to_write(module)) {
    9b94:	3901      	subs	r1, #1
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    9b96:	05db      	lsls	r3, r3, #23
    9b98:	0ddb      	lsrs	r3, r3, #23
    9b9a:	4698      	mov	r8, r3
#  endif
	uint16_t rx_pos = 0;

	while (length--) {
#  if CONF_SPI_MASTER_ENABLE == true
		if (module->mode == SPI_MODE_MASTER) {
    9b9c:	7944      	ldrb	r4, [r0, #5]
    9b9e:	2c01      	cmp	r4, #1
    9ba0:	d108      	bne.n	9bb4 <spi_read_buffer_wait+0x54>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9ba2:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    9ba4:	7e1c      	ldrb	r4, [r3, #24]
			/* Wait until the module is ready to write a character */
			while (!spi_is_ready_to_write(module)) {
    9ba6:	420c      	tst	r4, r1
    9ba8:	d0fc      	beq.n	9ba4 <spi_read_buffer_wait+0x44>
    9baa:	7e1c      	ldrb	r4, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    9bac:	420c      	tst	r4, r1
    9bae:	d01a      	beq.n	9be6 <spi_read_buffer_wait+0x86>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    9bb0:	4644      	mov	r4, r8
    9bb2:	629c      	str	r4, [r3, #40]	; 0x28
		}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    9bb4:	7944      	ldrb	r4, [r0, #5]
    9bb6:	2c00      	cmp	r4, #0
    9bb8:	d115      	bne.n	9be6 <spi_read_buffer_wait+0x86>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9bba:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    9bbc:	7e1c      	ldrb	r4, [r3, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_read(module)) {
    9bbe:	422c      	tst	r4, r5
    9bc0:	d106      	bne.n	9bd0 <spi_read_buffer_wait+0x70>
    9bc2:	4c24      	ldr	r4, [pc, #144]	; (9c54 <spi_read_buffer_wait+0xf4>)
    9bc4:	7e1f      	ldrb	r7, [r3, #24]
    9bc6:	422f      	tst	r7, r5
    9bc8:	d102      	bne.n	9bd0 <spi_read_buffer_wait+0x70>
    9bca:	3c01      	subs	r4, #1
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    9bcc:	2c00      	cmp	r4, #0
    9bce:	d1f9      	bne.n	9bc4 <spi_read_buffer_wait+0x64>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    9bd0:	7e1c      	ldrb	r4, [r3, #24]
				if (spi_is_ready_to_read(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    9bd2:	4667      	mov	r7, ip
    9bd4:	423c      	tst	r4, r7
    9bd6:	d003      	beq.n	9be0 <spi_read_buffer_wait+0x80>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    9bd8:	2202      	movs	r2, #2
    9bda:	761a      	strb	r2, [r3, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
    9bdc:	2404      	movs	r4, #4
    9bde:	e033      	b.n	9c48 <spi_read_buffer_wait+0xe8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    9be0:	7e1c      	ldrb	r4, [r3, #24]
			}

			if (!spi_is_ready_to_read(module)) {
    9be2:	422c      	tst	r4, r5
    9be4:	d02d      	beq.n	9c42 <spi_read_buffer_wait+0xe2>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9be6:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    9be8:	7e1c      	ldrb	r4, [r3, #24]
			}
		}
#  endif

		/* Wait until the module is ready to read a character */
		while (!spi_is_ready_to_read(module)) {
    9bea:	422c      	tst	r4, r5
    9bec:	d0fc      	beq.n	9be8 <spi_read_buffer_wait+0x88>
    9bee:	7e1c      	ldrb	r4, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    9bf0:	422c      	tst	r4, r5
    9bf2:	d028      	beq.n	9c46 <spi_read_buffer_wait+0xe6>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    9bf4:	8b5c      	ldrh	r4, [r3, #26]
    9bf6:	46a3      	mov	fp, r4
		/* No data has been received, return */
		return STATUS_ERR_IO;
	}

	/* Return value */
	enum status_code retval = STATUS_OK;
    9bf8:	2400      	movs	r4, #0

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    9bfa:	465f      	mov	r7, fp
    9bfc:	422f      	tst	r7, r5
    9bfe:	d001      	beq.n	9c04 <spi_read_buffer_wait+0xa4>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    9c00:	835d      	strh	r5, [r3, #26]
	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
    9c02:	341e      	adds	r4, #30
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    9c04:	7987      	ldrb	r7, [r0, #6]
    9c06:	2f01      	cmp	r7, #1
    9c08:	d103      	bne.n	9c12 <spi_read_buffer_wait+0xb2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    9c0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    9c0c:	05db      	lsls	r3, r3, #23
    9c0e:	0ddb      	lsrs	r3, r3, #23
    9c10:	e001      	b.n	9c16 <spi_read_buffer_wait+0xb6>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    9c12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    9c14:	b2db      	uxtb	r3, r3
		}

		uint16_t received_data = 0;
		enum status_code retval = spi_read(module, &received_data);

		if (retval != STATUS_OK) {
    9c16:	2c00      	cmp	r4, #0
    9c18:	d116      	bne.n	9c48 <spi_read_buffer_wait+0xe8>
			/* Overflow, abort */
			return retval;
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    9c1a:	1c74      	adds	r4, r6, #1
    9c1c:	b2a4      	uxth	r4, r4
    9c1e:	464f      	mov	r7, r9
    9c20:	55bb      	strb	r3, [r7, r6]

		/* If 9-bit data, write next received byte to the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    9c22:	7987      	ldrb	r7, [r0, #6]
    9c24:	2f01      	cmp	r7, #1
    9c26:	d105      	bne.n	9c34 <spi_read_buffer_wait+0xd4>
			rx_data[rx_pos++] = (received_data >> 8);
    9c28:	3602      	adds	r6, #2
    9c2a:	b2b6      	uxth	r6, r6
    9c2c:	0a1b      	lsrs	r3, r3, #8
    9c2e:	464f      	mov	r7, r9
    9c30:	553b      	strb	r3, [r7, r4]
    9c32:	e000      	b.n	9c36 <spi_read_buffer_wait+0xd6>
			/* Overflow, abort */
			return retval;
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    9c34:	0026      	movs	r6, r4
    9c36:	3a01      	subs	r2, #1
    9c38:	b292      	uxth	r2, r2
		_spi_clear_tx_complete_flag(module);
	}
#  endif
	uint16_t rx_pos = 0;

	while (length--) {
    9c3a:	2a00      	cmp	r2, #0
    9c3c:	d1ae      	bne.n	9b9c <spi_read_buffer_wait+0x3c>
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
    9c3e:	2400      	movs	r4, #0
    9c40:	e002      	b.n	9c48 <spi_read_buffer_wait+0xe8>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_read(module)) {
				/* Not ready to read data within timeout period */
				return STATUS_ERR_TIMEOUT;
    9c42:	2412      	movs	r4, #18
    9c44:	e000      	b.n	9c48 <spi_read_buffer_wait+0xe8>
	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
		/* No data has been received, return */
		return STATUS_ERR_IO;
    9c46:	2410      	movs	r4, #16
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
}
    9c48:	0020      	movs	r0, r4
    9c4a:	bc1c      	pop	{r2, r3, r4}
    9c4c:	4690      	mov	r8, r2
    9c4e:	4699      	mov	r9, r3
    9c50:	46a3      	mov	fp, r4
    9c52:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9c54:	00002710 	.word	0x00002710

00009c58 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    9c58:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    9c5a:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    9c5c:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    9c5e:	2c01      	cmp	r4, #1
    9c60:	d172      	bne.n	9d48 <spi_select_slave+0xf0>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    9c62:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    9c64:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    9c66:	2c00      	cmp	r4, #0
    9c68:	d16e      	bne.n	9d48 <spi_select_slave+0xf0>
#  endif
	{
		if (select) {
    9c6a:	2a00      	cmp	r2, #0
    9c6c:	d05b      	beq.n	9d26 <spi_select_slave+0xce>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    9c6e:	784b      	ldrb	r3, [r1, #1]
    9c70:	2b00      	cmp	r3, #0
    9c72:	d046      	beq.n	9d02 <spi_select_slave+0xaa>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    9c74:	6803      	ldr	r3, [r0, #0]
    9c76:	7e1b      	ldrb	r3, [r3, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    9c78:	07db      	lsls	r3, r3, #31
    9c7a:	d411      	bmi.n	9ca0 <spi_select_slave+0x48>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    9c7c:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    9c7e:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    9c80:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    9c82:	2900      	cmp	r1, #0
    9c84:	d105      	bne.n	9c92 <spi_select_slave+0x3a>
		return &(ports[port_index]->Group[group_index]);
    9c86:	095a      	lsrs	r2, r3, #5
    9c88:	01d2      	lsls	r2, r2, #7
    9c8a:	2182      	movs	r1, #130	; 0x82
    9c8c:	05c9      	lsls	r1, r1, #23
    9c8e:	468c      	mov	ip, r1
    9c90:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    9c92:	211f      	movs	r1, #31
    9c94:	400b      	ands	r3, r1
    9c96:	391e      	subs	r1, #30
    9c98:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    9c9a:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
    9c9c:	2305      	movs	r3, #5
    9c9e:	e053      	b.n	9d48 <spi_select_slave+0xf0>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    9ca0:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    9ca2:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    9ca4:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    9ca6:	2c00      	cmp	r4, #0
    9ca8:	d105      	bne.n	9cb6 <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    9caa:	095a      	lsrs	r2, r3, #5
    9cac:	01d2      	lsls	r2, r2, #7
    9cae:	2482      	movs	r4, #130	; 0x82
    9cb0:	05e4      	lsls	r4, r4, #23
    9cb2:	46a4      	mov	ip, r4
    9cb4:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    9cb6:	241f      	movs	r4, #31
    9cb8:	4023      	ands	r3, r4
    9cba:	3c1e      	subs	r4, #30
    9cbc:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    9cbe:	6154      	str	r4, [r2, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9cc0:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    9cc2:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    9cc4:	07d2      	lsls	r2, r2, #31
    9cc6:	d501      	bpl.n	9ccc <spi_select_slave+0x74>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    9cc8:	788a      	ldrb	r2, [r1, #2]
    9cca:	629a      	str	r2, [r3, #40]	; 0x28

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    9ccc:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    9cce:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    9cd0:	2a00      	cmp	r2, #0
    9cd2:	d139      	bne.n	9d48 <spi_select_slave+0xf0>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9cd4:	6802      	ldr	r2, [r0, #0]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    9cd6:	2104      	movs	r1, #4

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    9cd8:	7e13      	ldrb	r3, [r2, #24]
    9cda:	420b      	tst	r3, r1
    9cdc:	d0fc      	beq.n	9cd8 <spi_select_slave+0x80>
    9cde:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    9ce0:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    9ce2:	0749      	lsls	r1, r1, #29
    9ce4:	d530      	bpl.n	9d48 <spi_select_slave+0xf0>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    9ce6:	8b53      	ldrh	r3, [r2, #26]
    9ce8:	075b      	lsls	r3, r3, #29
    9cea:	d501      	bpl.n	9cf0 <spi_select_slave+0x98>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    9cec:	2304      	movs	r3, #4
    9cee:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    9cf0:	7983      	ldrb	r3, [r0, #6]
    9cf2:	2b01      	cmp	r3, #1
    9cf4:	d102      	bne.n	9cfc <spi_select_slave+0xa4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    9cf6:	6a93      	ldr	r3, [r2, #40]	; 0x28
    9cf8:	2300      	movs	r3, #0
    9cfa:	e025      	b.n	9d48 <spi_select_slave+0xf0>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    9cfc:	6a93      	ldr	r3, [r2, #40]	; 0x28
    9cfe:	2300      	movs	r3, #0
    9d00:	e022      	b.n	9d48 <spi_select_slave+0xf0>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    9d02:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    9d04:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    9d06:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    9d08:	2900      	cmp	r1, #0
    9d0a:	d105      	bne.n	9d18 <spi_select_slave+0xc0>
		return &(ports[port_index]->Group[group_index]);
    9d0c:	095a      	lsrs	r2, r3, #5
    9d0e:	01d2      	lsls	r2, r2, #7
    9d10:	2182      	movs	r1, #130	; 0x82
    9d12:	05c9      	lsls	r1, r1, #23
    9d14:	468c      	mov	ip, r1
    9d16:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    9d18:	211f      	movs	r1, #31
    9d1a:	400b      	ands	r3, r1
    9d1c:	391e      	subs	r1, #30
    9d1e:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    9d20:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    9d22:	2300      	movs	r3, #0
    9d24:	e010      	b.n	9d48 <spi_select_slave+0xf0>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    9d26:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    9d28:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    9d2a:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    9d2c:	2900      	cmp	r1, #0
    9d2e:	d105      	bne.n	9d3c <spi_select_slave+0xe4>
		return &(ports[port_index]->Group[group_index]);
    9d30:	095a      	lsrs	r2, r3, #5
    9d32:	01d2      	lsls	r2, r2, #7
    9d34:	2182      	movs	r1, #130	; 0x82
    9d36:	05c9      	lsls	r1, r1, #23
    9d38:	468c      	mov	ip, r1
    9d3a:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    9d3c:	211f      	movs	r1, #31
    9d3e:	400b      	ands	r3, r1
    9d40:	391e      	subs	r1, #30
    9d42:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    9d44:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
    9d46:	2300      	movs	r3, #0
}
    9d48:	0018      	movs	r0, r3
    9d4a:	bd10      	pop	{r4, pc}

00009d4c <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    9d4c:	b5f0      	push	{r4, r5, r6, r7, lr}
    9d4e:	465f      	mov	r7, fp
    9d50:	4656      	mov	r6, sl
    9d52:	464d      	mov	r5, r9
    9d54:	4644      	mov	r4, r8
    9d56:	b4f0      	push	{r4, r5, r6, r7}
    9d58:	b083      	sub	sp, #12
    9d5a:	4693      	mov	fp, r2
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    9d5c:	2317      	movs	r3, #23
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
    9d5e:	2a00      	cmp	r2, #0
    9d60:	d100      	bne.n	9d64 <spi_write_buffer_wait+0x18>
    9d62:	e0e5      	b.n	9f30 <spi_write_buffer_wait+0x1e4>
		return STATUS_ERR_INVALID_ARG;
	}

#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    9d64:	7943      	ldrb	r3, [r0, #5]
    9d66:	2b00      	cmp	r3, #0
    9d68:	d105      	bne.n	9d76 <spi_write_buffer_wait+0x2a>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9d6a:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    9d6c:	7e1c      	ldrb	r4, [r3, #24]
    9d6e:	07a2      	lsls	r2, r4, #30
    9d70:	d501      	bpl.n	9d76 <spi_write_buffer_wait+0x2a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    9d72:	2402      	movs	r4, #2
    9d74:	761c      	strb	r4, [r3, #24]
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    9d76:	465d      	mov	r5, fp
    9d78:	2400      	movs	r4, #0
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
    9d7a:	2301      	movs	r3, #1
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    9d7c:	2202      	movs	r2, #2
    9d7e:	4694      	mov	ip, r2

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
					}
					if (spi_is_ready_to_read(module)) {
    9d80:	3202      	adds	r2, #2
    9d82:	4690      	mov	r8, r2
    9d84:	e08c      	b.n	9ea0 <spi_write_buffer_wait+0x154>

	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    9d86:	7942      	ldrb	r2, [r0, #5]
    9d88:	2a00      	cmp	r2, #0
    9d8a:	d116      	bne.n	9dba <spi_write_buffer_wait+0x6e>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9d8c:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    9d8e:	7e16      	ldrb	r6, [r2, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
    9d90:	421e      	tst	r6, r3
    9d92:	d106      	bne.n	9da2 <spi_write_buffer_wait+0x56>
    9d94:	4e6a      	ldr	r6, [pc, #424]	; (9f40 <spi_write_buffer_wait+0x1f4>)
    9d96:	7e17      	ldrb	r7, [r2, #24]
    9d98:	421f      	tst	r7, r3
    9d9a:	d102      	bne.n	9da2 <spi_write_buffer_wait+0x56>
    9d9c:	3e01      	subs	r6, #1
	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    9d9e:	2e00      	cmp	r6, #0
    9da0:	d1f9      	bne.n	9d96 <spi_write_buffer_wait+0x4a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    9da2:	7e16      	ldrb	r6, [r2, #24]
				if (spi_is_ready_to_write(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    9da4:	4661      	mov	r1, ip
    9da6:	420e      	tst	r6, r1
    9da8:	d003      	beq.n	9db2 <spi_write_buffer_wait+0x66>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    9daa:	2302      	movs	r3, #2
    9dac:	7613      	strb	r3, [r2, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
    9dae:	3302      	adds	r3, #2
    9db0:	e0be      	b.n	9f30 <spi_write_buffer_wait+0x1e4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    9db2:	7e12      	ldrb	r2, [r2, #24]
			}

			if (!spi_is_ready_to_write(module)) {
    9db4:	421a      	tst	r2, r3
    9db6:	d100      	bne.n	9dba <spi_write_buffer_wait+0x6e>
    9db8:	e0b1      	b.n	9f1e <spi_write_buffer_wait+0x1d2>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9dba:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    9dbc:	7e32      	ldrb	r2, [r6, #24]
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
    9dbe:	421a      	tst	r2, r3
    9dc0:	d0fc      	beq.n	9dbc <spi_write_buffer_wait+0x70>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    9dc2:	1c62      	adds	r2, r4, #1
    9dc4:	b297      	uxth	r7, r2
    9dc6:	4652      	mov	r2, sl
    9dc8:	5d12      	ldrb	r2, [r2, r4]

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    9dca:	7981      	ldrb	r1, [r0, #6]
    9dcc:	2901      	cmp	r1, #1
    9dce:	d002      	beq.n	9dd6 <spi_write_buffer_wait+0x8a>
		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    9dd0:	b292      	uxth	r2, r2
    9dd2:	003c      	movs	r4, r7
    9dd4:	e005      	b.n	9de2 <spi_write_buffer_wait+0x96>

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
    9dd6:	3402      	adds	r4, #2
    9dd8:	b2a4      	uxth	r4, r4
    9dda:	4651      	mov	r1, sl
    9ddc:	5dcf      	ldrb	r7, [r1, r7]
    9dde:	023f      	lsls	r7, r7, #8
    9de0:	433a      	orrs	r2, r7
    9de2:	7e37      	ldrb	r7, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    9de4:	421f      	tst	r7, r3
    9de6:	d002      	beq.n	9dee <spi_write_buffer_wait+0xa2>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    9de8:	05d2      	lsls	r2, r2, #23
    9dea:	0dd2      	lsrs	r2, r2, #23
    9dec:	62b2      	str	r2, [r6, #40]	; 0x28
    9dee:	1e6a      	subs	r2, r5, #1
    9df0:	b292      	uxth	r2, r2
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    9df2:	79c6      	ldrb	r6, [r0, #7]
    9df4:	2e00      	cmp	r6, #0
    9df6:	d057      	beq.n	9ea8 <spi_write_buffer_wait+0x15c>
    9df8:	4651      	mov	r1, sl
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
    9dfa:	7942      	ldrb	r2, [r0, #5]
    9dfc:	2a00      	cmp	r2, #0
    9dfe:	d139      	bne.n	9e74 <spi_write_buffer_wait+0x128>
    9e00:	4a50      	ldr	r2, [pc, #320]	; (9f44 <spi_write_buffer_wait+0x1f8>)
    9e02:	9101      	str	r1, [sp, #4]
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
    9e04:	2d00      	cmp	r5, #0
    9e06:	d020      	beq.n	9e4a <spi_write_buffer_wait+0xfe>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9e08:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    9e0a:	7e37      	ldrb	r7, [r6, #24]
    9e0c:	421f      	tst	r7, r3
    9e0e:	d01c      	beq.n	9e4a <spi_write_buffer_wait+0xfe>
						data_to_send = tx_data[tx_pos++];
    9e10:	1c67      	adds	r7, r4, #1
    9e12:	b2b9      	uxth	r1, r7
    9e14:	4689      	mov	r9, r1
    9e16:	9901      	ldr	r1, [sp, #4]
    9e18:	5d09      	ldrb	r1, [r1, r4]
    9e1a:	9100      	str	r1, [sp, #0]
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    9e1c:	7981      	ldrb	r1, [r0, #6]
    9e1e:	2901      	cmp	r1, #1
    9e20:	d003      	beq.n	9e2a <spi_write_buffer_wait+0xde>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    9e22:	4669      	mov	r1, sp
    9e24:	880f      	ldrh	r7, [r1, #0]
    9e26:	464c      	mov	r4, r9
    9e28:	e007      	b.n	9e3a <spi_write_buffer_wait+0xee>
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
							data_to_send |= (tx_data[tx_pos++] << 8);
    9e2a:	3402      	adds	r4, #2
    9e2c:	b2a4      	uxth	r4, r4
    9e2e:	4649      	mov	r1, r9
    9e30:	9f01      	ldr	r7, [sp, #4]
    9e32:	5c79      	ldrb	r1, [r7, r1]
    9e34:	0209      	lsls	r1, r1, #8
    9e36:	9f00      	ldr	r7, [sp, #0]
    9e38:	430f      	orrs	r7, r1
    9e3a:	7e31      	ldrb	r1, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    9e3c:	4219      	tst	r1, r3
    9e3e:	d002      	beq.n	9e46 <spi_write_buffer_wait+0xfa>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    9e40:	05ff      	lsls	r7, r7, #23
    9e42:	0dff      	lsrs	r7, r7, #23
    9e44:	62b7      	str	r7, [r6, #40]	; 0x28
						}

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
    9e46:	3d01      	subs	r5, #1
    9e48:	b2ad      	uxth	r5, r5
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9e4a:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    9e4c:	7e37      	ldrb	r7, [r6, #24]
					}
					if (spi_is_ready_to_read(module)) {
    9e4e:	4641      	mov	r1, r8
    9e50:	420f      	tst	r7, r1
    9e52:	d102      	bne.n	9e5a <spi_write_buffer_wait+0x10e>
    9e54:	3a01      	subs	r2, #1

		if (module->receiver_enabled) {
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    9e56:	2a00      	cmp	r2, #0
    9e58:	d1d4      	bne.n	9e04 <spi_write_buffer_wait+0xb8>
    9e5a:	9901      	ldr	r1, [sp, #4]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    9e5c:	7e32      	ldrb	r2, [r6, #24]
						break;
					}
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
    9e5e:	4667      	mov	r7, ip
    9e60:	423a      	tst	r2, r7
    9e62:	d003      	beq.n	9e6c <spi_write_buffer_wait+0x120>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    9e64:	2302      	movs	r3, #2
    9e66:	7633      	strb	r3, [r6, #24]
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
					_spi_clear_tx_complete_flag(module);
					return STATUS_ABORTED;
    9e68:	3302      	adds	r3, #2
    9e6a:	e061      	b.n	9f30 <spi_write_buffer_wait+0x1e4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    9e6c:	7e32      	ldrb	r2, [r6, #24]
				}

				if (!spi_is_ready_to_read(module)) {
    9e6e:	4646      	mov	r6, r8
    9e70:	4232      	tst	r2, r6
    9e72:	d056      	beq.n	9f22 <spi_write_buffer_wait+0x1d6>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9e74:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    9e76:	7e32      	ldrb	r2, [r6, #24]
					return STATUS_ERR_TIMEOUT;
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
    9e78:	4647      	mov	r7, r8
    9e7a:	423a      	tst	r2, r7
    9e7c:	d0fb      	beq.n	9e76 <spi_write_buffer_wait+0x12a>
    9e7e:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    9e80:	423a      	tst	r2, r7
    9e82:	d009      	beq.n	9e98 <spi_write_buffer_wait+0x14c>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    9e84:	8b72      	ldrh	r2, [r6, #26]
    9e86:	423a      	tst	r2, r7
    9e88:	d000      	beq.n	9e8c <spi_write_buffer_wait+0x140>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    9e8a:	8377      	strh	r7, [r6, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    9e8c:	7982      	ldrb	r2, [r0, #6]
    9e8e:	2a01      	cmp	r2, #1
    9e90:	d101      	bne.n	9e96 <spi_write_buffer_wait+0x14a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    9e92:	6ab2      	ldr	r2, [r6, #40]	; 0x28
    9e94:	e000      	b.n	9e98 <spi_write_buffer_wait+0x14c>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    9e96:	6ab2      	ldr	r2, [r6, #40]	; 0x28
			}

			/* Flush read buffer */
			uint16_t flush;
			spi_read(module, &flush);
			flush_length--;
    9e98:	465a      	mov	r2, fp
    9e9a:	3a01      	subs	r2, #1
    9e9c:	b292      	uxth	r2, r2
    9e9e:	4693      	mov	fp, r2
    9ea0:	3d01      	subs	r5, #1
    9ea2:	b2ad      	uxth	r5, r5
    9ea4:	468a      	mov	sl, r1
    9ea6:	e000      	b.n	9eaa <spi_write_buffer_wait+0x15e>
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    9ea8:	0015      	movs	r5, r2

	uint16_t tx_pos = 0;
	uint16_t flush_length = length;

	/* Write block */
	while (length--) {
    9eaa:	4a27      	ldr	r2, [pc, #156]	; (9f48 <spi_write_buffer_wait+0x1fc>)
    9eac:	4295      	cmp	r5, r2
    9eae:	d000      	beq.n	9eb2 <spi_write_buffer_wait+0x166>
    9eb0:	e769      	b.n	9d86 <spi_write_buffer_wait+0x3a>
			flush_length--;
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
    9eb2:	7943      	ldrb	r3, [r0, #5]
    9eb4:	2b01      	cmp	r3, #1
    9eb6:	d106      	bne.n	9ec6 <spi_write_buffer_wait+0x17a>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9eb8:	6801      	ldr	r1, [r0, #0]
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
    9eba:	2202      	movs	r2, #2

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    9ebc:	7e0b      	ldrb	r3, [r1, #24]
    9ebe:	4213      	tst	r3, r2
    9ec0:	d0fc      	beq.n	9ebc <spi_write_buffer_wait+0x170>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    9ec2:	2300      	movs	r3, #0
    9ec4:	e034      	b.n	9f30 <spi_write_buffer_wait+0x1e4>
		}
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
    9ec6:	2b00      	cmp	r3, #0
    9ec8:	d12d      	bne.n	9f26 <spi_write_buffer_wait+0x1da>
		if (module->receiver_enabled) {
    9eca:	79c1      	ldrb	r1, [r0, #7]
    9ecc:	2900      	cmp	r1, #0
    9ece:	d02f      	beq.n	9f30 <spi_write_buffer_wait+0x1e4>
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    9ed0:	2504      	movs	r5, #4
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    9ed2:	465b      	mov	r3, fp
    9ed4:	465c      	mov	r4, fp
    9ed6:	2b00      	cmp	r3, #0
    9ed8:	d11b      	bne.n	9f12 <spi_write_buffer_wait+0x1c6>
    9eda:	e029      	b.n	9f30 <spi_write_buffer_wait+0x1e4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    9edc:	7e0a      	ldrb	r2, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    9ede:	422a      	tst	r2, r5
    9ee0:	d102      	bne.n	9ee8 <spi_write_buffer_wait+0x19c>
    9ee2:	3b01      	subs	r3, #1
#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    9ee4:	2b00      	cmp	r3, #0
    9ee6:	d1f9      	bne.n	9edc <spi_write_buffer_wait+0x190>
    9ee8:	7e0b      	ldrb	r3, [r1, #24]
					if (spi_is_ready_to_read(module)) {
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
    9eea:	422b      	tst	r3, r5
    9eec:	d01d      	beq.n	9f2a <spi_write_buffer_wait+0x1de>
    9eee:	7e0b      	ldrb	r3, [r1, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    9ef0:	422b      	tst	r3, r5
    9ef2:	d009      	beq.n	9f08 <spi_write_buffer_wait+0x1bc>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    9ef4:	8b4b      	ldrh	r3, [r1, #26]
    9ef6:	422b      	tst	r3, r5
    9ef8:	d000      	beq.n	9efc <spi_write_buffer_wait+0x1b0>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    9efa:	834d      	strh	r5, [r1, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    9efc:	7983      	ldrb	r3, [r0, #6]
    9efe:	2b01      	cmp	r3, #1
    9f00:	d101      	bne.n	9f06 <spi_write_buffer_wait+0x1ba>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    9f02:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    9f04:	e000      	b.n	9f08 <spi_write_buffer_wait+0x1bc>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    9f06:	6a8b      	ldr	r3, [r1, #40]	; 0x28
					return STATUS_ERR_TIMEOUT;
				}
				/* Flush read buffer */
				uint16_t flush;
				spi_read(module, &flush);
				flush_length--;
    9f08:	3c01      	subs	r4, #1
    9f0a:	b2a4      	uxth	r4, r4
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    9f0c:	2c00      	cmp	r4, #0
    9f0e:	d00e      	beq.n	9f2e <spi_write_buffer_wait+0x1e2>
    9f10:	e7ff      	b.n	9f12 <spi_write_buffer_wait+0x1c6>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9f12:	6801      	ldr	r1, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    9f14:	7e0b      	ldrb	r3, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    9f16:	422b      	tst	r3, r5
    9f18:	d1e6      	bne.n	9ee8 <spi_write_buffer_wait+0x19c>
    9f1a:	4b09      	ldr	r3, [pc, #36]	; (9f40 <spi_write_buffer_wait+0x1f4>)
    9f1c:	e7de      	b.n	9edc <spi_write_buffer_wait+0x190>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_write(module)) {
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
    9f1e:	2312      	movs	r3, #18
    9f20:	e006      	b.n	9f30 <spi_write_buffer_wait+0x1e4>
					return STATUS_ABORTED;
				}

				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    9f22:	2312      	movs	r3, #18
    9f24:	e004      	b.n	9f30 <spi_write_buffer_wait+0x1e4>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    9f26:	2300      	movs	r3, #0
    9f28:	e002      	b.n	9f30 <spi_write_buffer_wait+0x1e4>
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    9f2a:	2312      	movs	r3, #18
    9f2c:	e000      	b.n	9f30 <spi_write_buffer_wait+0x1e4>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    9f2e:	2300      	movs	r3, #0
}
    9f30:	0018      	movs	r0, r3
    9f32:	b003      	add	sp, #12
    9f34:	bc3c      	pop	{r2, r3, r4, r5}
    9f36:	4690      	mov	r8, r2
    9f38:	4699      	mov	r9, r3
    9f3a:	46a2      	mov	sl, r4
    9f3c:	46ab      	mov	fp, r5
    9f3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9f40:	00002710 	.word	0x00002710
    9f44:	00002711 	.word	0x00002711
    9f48:	0000ffff 	.word	0x0000ffff

00009f4c <Configure_Led>:
  * @param  None
  * @retval None
  */

void Configure_Led(void)
{
    9f4c:	b5f0      	push	{r4, r5, r6, r7, lr}
    9f4e:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    9f50:	ac01      	add	r4, sp, #4
    9f52:	2501      	movs	r5, #1
    9f54:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    9f56:	2300      	movs	r3, #0
    9f58:	70a3      	strb	r3, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    9f5a:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED0_PIN, &pin_conf);
    9f5c:	0021      	movs	r1, r4
    9f5e:	201b      	movs	r0, #27
    9f60:	4f07      	ldr	r7, [pc, #28]	; (9f80 <Configure_Led+0x34>)
    9f62:	47b8      	blx	r7

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    9f64:	2682      	movs	r6, #130	; 0x82
    9f66:	05f6      	lsls	r6, r6, #23
    9f68:	2380      	movs	r3, #128	; 0x80
    9f6a:	051b      	lsls	r3, r3, #20
    9f6c:	6173      	str	r3, [r6, #20]
	port_pin_set_output_level(LED0_PIN, LED0_INACTIVE);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    9f6e:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED1_PIN, &pin_conf);
    9f70:	0021      	movs	r1, r4
    9f72:	201c      	movs	r0, #28
    9f74:	47b8      	blx	r7
    9f76:	2380      	movs	r3, #128	; 0x80
    9f78:	055b      	lsls	r3, r3, #21
    9f7a:	6173      	str	r3, [r6, #20]
	port_pin_set_output_level(LED1_PIN, LED1_INACTIVE);

}
    9f7c:	b003      	add	sp, #12
    9f7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9f80:	00009579 	.word	0x00009579

00009f84 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    9f84:	4770      	bx	lr
    9f86:	46c0      	nop			; (mov r8, r8)

00009f88 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    9f88:	4b0c      	ldr	r3, [pc, #48]	; (9fbc <cpu_irq_enter_critical+0x34>)
    9f8a:	681b      	ldr	r3, [r3, #0]
    9f8c:	2b00      	cmp	r3, #0
    9f8e:	d110      	bne.n	9fb2 <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    9f90:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    9f94:	2b00      	cmp	r3, #0
    9f96:	d109      	bne.n	9fac <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    9f98:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    9f9a:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    9f9e:	2200      	movs	r2, #0
    9fa0:	4b07      	ldr	r3, [pc, #28]	; (9fc0 <cpu_irq_enter_critical+0x38>)
    9fa2:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    9fa4:	3201      	adds	r2, #1
    9fa6:	4b07      	ldr	r3, [pc, #28]	; (9fc4 <cpu_irq_enter_critical+0x3c>)
    9fa8:	701a      	strb	r2, [r3, #0]
    9faa:	e002      	b.n	9fb2 <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    9fac:	2200      	movs	r2, #0
    9fae:	4b05      	ldr	r3, [pc, #20]	; (9fc4 <cpu_irq_enter_critical+0x3c>)
    9fb0:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    9fb2:	4a02      	ldr	r2, [pc, #8]	; (9fbc <cpu_irq_enter_critical+0x34>)
    9fb4:	6813      	ldr	r3, [r2, #0]
    9fb6:	3301      	adds	r3, #1
    9fb8:	6013      	str	r3, [r2, #0]
}
    9fba:	4770      	bx	lr
    9fbc:	20000d10 	.word	0x20000d10
    9fc0:	20000008 	.word	0x20000008
    9fc4:	20000d14 	.word	0x20000d14

00009fc8 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    9fc8:	4b08      	ldr	r3, [pc, #32]	; (9fec <cpu_irq_leave_critical+0x24>)
    9fca:	681a      	ldr	r2, [r3, #0]
    9fcc:	3a01      	subs	r2, #1
    9fce:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    9fd0:	681b      	ldr	r3, [r3, #0]
    9fd2:	2b00      	cmp	r3, #0
    9fd4:	d109      	bne.n	9fea <cpu_irq_leave_critical+0x22>
    9fd6:	4b06      	ldr	r3, [pc, #24]	; (9ff0 <cpu_irq_leave_critical+0x28>)
    9fd8:	781b      	ldrb	r3, [r3, #0]
    9fda:	2b00      	cmp	r3, #0
    9fdc:	d005      	beq.n	9fea <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    9fde:	2201      	movs	r2, #1
    9fe0:	4b04      	ldr	r3, [pc, #16]	; (9ff4 <cpu_irq_leave_critical+0x2c>)
    9fe2:	701a      	strb	r2, [r3, #0]
    9fe4:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    9fe8:	b662      	cpsie	i
	}
}
    9fea:	4770      	bx	lr
    9fec:	20000d10 	.word	0x20000d10
    9ff0:	20000d14 	.word	0x20000d14
    9ff4:	20000008 	.word	0x20000008

00009ff8 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    9ff8:	b510      	push	{r4, lr}
	switch (clock_source) {
    9ffa:	2807      	cmp	r0, #7
    9ffc:	d803      	bhi.n	a006 <system_clock_source_get_hz+0xe>
    9ffe:	0080      	lsls	r0, r0, #2
    a000:	4b0f      	ldr	r3, [pc, #60]	; (a040 <system_clock_source_get_hz+0x48>)
    a002:	581b      	ldr	r3, [r3, r0]
    a004:	469f      	mov	pc, r3
		}

		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
    a006:	2000      	movs	r0, #0
    a008:	e018      	b.n	a03c <system_clock_source_get_hz+0x44>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    a00a:	4b0e      	ldr	r3, [pc, #56]	; (a044 <system_clock_source_get_hz+0x4c>)
    a00c:	6858      	ldr	r0, [r3, #4]
    a00e:	e015      	b.n	a03c <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_OSC48M:
		return 48000000UL / (OSCCTRL->OSC48MDIV.bit.DIV + 1);
    a010:	4b0d      	ldr	r3, [pc, #52]	; (a048 <system_clock_source_get_hz+0x50>)
    a012:	7d59      	ldrb	r1, [r3, #21]
    a014:	0709      	lsls	r1, r1, #28
    a016:	0f09      	lsrs	r1, r1, #28
    a018:	3101      	adds	r1, #1
    a01a:	480c      	ldr	r0, [pc, #48]	; (a04c <system_clock_source_get_hz+0x54>)
    a01c:	4b0c      	ldr	r3, [pc, #48]	; (a050 <system_clock_source_get_hz+0x58>)
    a01e:	4798      	blx	r3
    a020:	e00c      	b.n	a03c <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    a022:	4b08      	ldr	r3, [pc, #32]	; (a044 <system_clock_source_get_hz+0x4c>)
    a024:	6898      	ldr	r0, [r3, #8]
    a026:	e009      	b.n	a03c <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    a028:	4b07      	ldr	r3, [pc, #28]	; (a048 <system_clock_source_get_hz+0x50>)
    a02a:	7f1b      	ldrb	r3, [r3, #28]
			return 0;
    a02c:	2000      	movs	r0, #0

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;

	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    a02e:	079b      	lsls	r3, r3, #30
    a030:	d504      	bpl.n	a03c <system_clock_source_get_hz+0x44>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    a032:	4b04      	ldr	r3, [pc, #16]	; (a044 <system_clock_source_get_hz+0x4c>)
    a034:	6818      	ldr	r0, [r3, #0]
    a036:	e001      	b.n	a03c <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_OSC48M:
		return 48000000UL / (OSCCTRL->OSC48MDIV.bit.DIV + 1);

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    a038:	2080      	movs	r0, #128	; 0x80
    a03a:	0200      	lsls	r0, r0, #8
		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
	}
}
    a03c:	bd10      	pop	{r4, pc}
    a03e:	46c0      	nop			; (mov r8, r8)
    a040:	0000b1f8 	.word	0x0000b1f8
    a044:	20000d18 	.word	0x20000d18
    a048:	40001000 	.word	0x40001000
    a04c:	02dc6c00 	.word	0x02dc6c00
    a050:	0000a841 	.word	0x0000a841

0000a054 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    a054:	b5f0      	push	{r4, r5, r6, r7, lr}
    a056:	465f      	mov	r7, fp
    a058:	4656      	mov	r6, sl
    a05a:	464d      	mov	r5, r9
    a05c:	4644      	mov	r4, r8
    a05e:	b4f0      	push	{r4, r5, r6, r7}
    a060:	b083      	sub	sp, #12
	OSC32KCTRL_XOSC32K_Type temp = OSC32KCTRL->XOSC32K;
    a062:	4f30      	ldr	r7, [pc, #192]	; (a124 <system_clock_source_xosc32k_set_config+0xd0>)
    a064:	8abb      	ldrh	r3, [r7, #20]
    a066:	469c      	mov	ip, r3

	temp.bit.STARTUP = config->startup_time;
    a068:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    a06a:	7803      	ldrb	r3, [r0, #0]
    a06c:	425a      	negs	r2, r3
    a06e:	415a      	adcs	r2, r3
    a070:	4690      	mov	r8, r2
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.EN1K = config->enable_1khz_output;
    a072:	7883      	ldrb	r3, [r0, #2]
    a074:	469b      	mov	fp, r3
	temp.bit.EN32K = config->enable_32khz_output;
    a076:	78c3      	ldrb	r3, [r0, #3]

	temp.bit.ONDEMAND = config->on_demand;
    a078:	7a46      	ldrb	r6, [r0, #9]
	temp.bit.RUNSTDBY = config->run_in_standby;
    a07a:	7a02      	ldrb	r2, [r0, #8]
    a07c:	9200      	str	r2, [sp, #0]
	temp.bit.WRTLOCK  = config->write_once;
    a07e:	7a84      	ldrb	r4, [r0, #10]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    a080:	4a29      	ldr	r2, [pc, #164]	; (a128 <system_clock_source_xosc32k_set_config+0xd4>)
    a082:	6841      	ldr	r1, [r0, #4]
    a084:	6091      	str	r1, [r2, #8]

	OSC32KCTRL->CFDCTRL.reg =
    a086:	7ac2      	ldrb	r2, [r0, #11]
    a088:	0092      	lsls	r2, r2, #2
    a08a:	4692      	mov	sl, r2
    a08c:	7b82      	ldrb	r2, [r0, #14]
    a08e:	0052      	lsls	r2, r2, #1
    a090:	4691      	mov	r9, r2
    a092:	4652      	mov	r2, sl
    a094:	4649      	mov	r1, r9
    a096:	430a      	orrs	r2, r1
    a098:	4691      	mov	r9, r2
    a09a:	7b42      	ldrb	r2, [r0, #13]
    a09c:	4692      	mov	sl, r2
    a09e:	464a      	mov	r2, r9
    a0a0:	4651      	mov	r1, sl
    a0a2:	430a      	orrs	r2, r1
    a0a4:	4669      	mov	r1, sp
    a0a6:	71ca      	strb	r2, [r1, #7]
    a0a8:	79ca      	ldrb	r2, [r1, #7]
    a0aa:	75ba      	strb	r2, [r7, #22]
		(config->clock_failure_detector_prescaler << OSC32KCTRL_CFDCTRL_CFDPRESC_Pos) |
		(config->enable_clock_failure_detector << OSC32KCTRL_CFDCTRL_CFDEN_Pos)|
		(config->enable_clock_switch_back << OSC32KCTRL_CFDCTRL_SWBACK_Pos);

	OSC32KCTRL->EVCTRL.reg =
    a0ac:	7b00      	ldrb	r0, [r0, #12]
    a0ae:	75f8      	strb	r0, [r7, #23]
			(config->enable_clock_failure_detector_event_outut << OSC32KCTRL_EVCTRL_CFDEO_Pos);

	OSC32KCTRL->XOSC32K = temp;
    a0b0:	2001      	movs	r0, #1
    a0b2:	4642      	mov	r2, r8
    a0b4:	0092      	lsls	r2, r2, #2
    a0b6:	4690      	mov	r8, r2
    a0b8:	2204      	movs	r2, #4
    a0ba:	4691      	mov	r9, r2
    a0bc:	4662      	mov	r2, ip
    a0be:	4649      	mov	r1, r9
    a0c0:	438a      	bics	r2, r1
    a0c2:	4694      	mov	ip, r2
    a0c4:	4642      	mov	r2, r8
    a0c6:	4661      	mov	r1, ip
    a0c8:	430a      	orrs	r2, r1
    a0ca:	4694      	mov	ip, r2
    a0cc:	4003      	ands	r3, r0
    a0ce:	00db      	lsls	r3, r3, #3
    a0d0:	2208      	movs	r2, #8
    a0d2:	4690      	mov	r8, r2
    a0d4:	4662      	mov	r2, ip
    a0d6:	4641      	mov	r1, r8
    a0d8:	438a      	bics	r2, r1
    a0da:	4313      	orrs	r3, r2
    a0dc:	4659      	mov	r1, fp
    a0de:	4001      	ands	r1, r0
    a0e0:	0109      	lsls	r1, r1, #4
    a0e2:	2210      	movs	r2, #16
    a0e4:	4393      	bics	r3, r2
    a0e6:	430b      	orrs	r3, r1
    a0e8:	9a00      	ldr	r2, [sp, #0]
    a0ea:	4002      	ands	r2, r0
    a0ec:	0192      	lsls	r2, r2, #6
    a0ee:	2140      	movs	r1, #64	; 0x40
    a0f0:	438b      	bics	r3, r1
    a0f2:	4313      	orrs	r3, r2
    a0f4:	4006      	ands	r6, r0
    a0f6:	01f6      	lsls	r6, r6, #7
    a0f8:	2280      	movs	r2, #128	; 0x80
    a0fa:	4393      	bics	r3, r2
    a0fc:	4333      	orrs	r3, r6
    a0fe:	3a79      	subs	r2, #121	; 0x79
    a100:	4015      	ands	r5, r2
    a102:	022d      	lsls	r5, r5, #8
    a104:	4e09      	ldr	r6, [pc, #36]	; (a12c <system_clock_source_xosc32k_set_config+0xd8>)
    a106:	4033      	ands	r3, r6
    a108:	432b      	orrs	r3, r5
    a10a:	4004      	ands	r4, r0
    a10c:	0320      	lsls	r0, r4, #12
    a10e:	4c08      	ldr	r4, [pc, #32]	; (a130 <system_clock_source_xosc32k_set_config+0xdc>)
    a110:	401c      	ands	r4, r3
    a112:	4304      	orrs	r4, r0
    a114:	82bc      	strh	r4, [r7, #20]
}
    a116:	b003      	add	sp, #12
    a118:	bc3c      	pop	{r2, r3, r4, r5}
    a11a:	4690      	mov	r8, r2
    a11c:	4699      	mov	r9, r3
    a11e:	46a2      	mov	sl, r4
    a120:	46ab      	mov	fp, r5
    a122:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a124:	40001400 	.word	0x40001400
    a128:	20000d18 	.word	0x20000d18
    a12c:	fffff8ff 	.word	0xfffff8ff
    a130:	ffffefff 	.word	0xffffefff

0000a134 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    a134:	2807      	cmp	r0, #7
    a136:	d803      	bhi.n	a140 <system_clock_source_enable+0xc>
    a138:	0080      	lsls	r0, r0, #2
    a13a:	4b18      	ldr	r3, [pc, #96]	; (a19c <system_clock_source_enable+0x68>)
    a13c:	581b      	ldr	r3, [r3, r0]
    a13e:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    a140:	2017      	movs	r0, #23
    a142:	e029      	b.n	a198 <system_clock_source_enable+0x64>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC48M:
		OSCCTRL->OSC48MCTRL.reg |= OSCCTRL_OSC48MCTRL_ENABLE;
    a144:	4a16      	ldr	r2, [pc, #88]	; (a1a0 <system_clock_source_enable+0x6c>)
    a146:	7d11      	ldrb	r1, [r2, #20]
    a148:	2302      	movs	r3, #2
    a14a:	430b      	orrs	r3, r1
    a14c:	7513      	strb	r3, [r2, #20]
		return STATUS_OK;
    a14e:	2000      	movs	r0, #0
    a150:	e022      	b.n	a198 <system_clock_source_enable+0x64>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		OSC32KCTRL->OSC32K.reg |= OSC32KCTRL_OSC32K_ENABLE;
    a152:	4a14      	ldr	r2, [pc, #80]	; (a1a4 <system_clock_source_enable+0x70>)
    a154:	6991      	ldr	r1, [r2, #24]
    a156:	2302      	movs	r3, #2
    a158:	430b      	orrs	r3, r1
    a15a:	6193      	str	r3, [r2, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    a15c:	2000      	movs	r0, #0
		OSCCTRL->OSC48MCTRL.reg |= OSCCTRL_OSC48MCTRL_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		OSC32KCTRL->OSC32K.reg |= OSC32KCTRL_OSC32K_ENABLE;
		break;
    a15e:	e01b      	b.n	a198 <system_clock_source_enable+0x64>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		OSCCTRL->XOSCCTRL.reg |= OSCCTRL_XOSCCTRL_ENABLE;
    a160:	4a0f      	ldr	r2, [pc, #60]	; (a1a0 <system_clock_source_enable+0x6c>)
    a162:	8a11      	ldrh	r1, [r2, #16]
    a164:	2302      	movs	r3, #2
    a166:	430b      	orrs	r3, r1
    a168:	8213      	strh	r3, [r2, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    a16a:	2000      	movs	r0, #0
		OSC32KCTRL->OSC32K.reg |= OSC32KCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		OSCCTRL->XOSCCTRL.reg |= OSCCTRL_XOSCCTRL_ENABLE;
		break;
    a16c:	e014      	b.n	a198 <system_clock_source_enable+0x64>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		OSC32KCTRL->XOSC32K.reg |= OSC32KCTRL_XOSC32K_ENABLE;
    a16e:	4a0d      	ldr	r2, [pc, #52]	; (a1a4 <system_clock_source_enable+0x70>)
    a170:	8a91      	ldrh	r1, [r2, #20]
    a172:	2302      	movs	r3, #2
    a174:	430b      	orrs	r3, r1
    a176:	8293      	strh	r3, [r2, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    a178:	2000      	movs	r0, #0
		OSCCTRL->XOSCCTRL.reg |= OSCCTRL_XOSCCTRL_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		OSC32KCTRL->XOSC32K.reg |= OSC32KCTRL_XOSC32K_ENABLE;
		break;
    a17a:	e00d      	b.n	a198 <system_clock_source_enable+0x64>
	case SYSTEM_CLOCK_SOURCE_DPLL:
		OSCCTRL->DPLLCTRLA.reg |= OSCCTRL_DPLLCTRLA_ENABLE;
    a17c:	4a08      	ldr	r2, [pc, #32]	; (a1a0 <system_clock_source_enable+0x6c>)
    a17e:	7f11      	ldrb	r1, [r2, #28]
    a180:	2302      	movs	r3, #2
    a182:	430b      	orrs	r3, r1
    a184:	7713      	strb	r3, [r2, #28]
		while(OSCCTRL->DPLLSYNCBUSY.reg & OSCCTRL_DPLLSYNCBUSY_ENABLE){
    a186:	0010      	movs	r0, r2
    a188:	212c      	movs	r1, #44	; 0x2c
    a18a:	2202      	movs	r2, #2
    a18c:	5c43      	ldrb	r3, [r0, r1]
    a18e:	4213      	tst	r3, r2
    a190:	d1fc      	bne.n	a18c <system_clock_source_enable+0x58>
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    a192:	2000      	movs	r0, #0
    a194:	e000      	b.n	a198 <system_clock_source_enable+0x64>
		}
		break;

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    a196:	2000      	movs	r0, #0
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
}
    a198:	4770      	bx	lr
    a19a:	46c0      	nop			; (mov r8, r8)
    a19c:	0000b218 	.word	0x0000b218
    a1a0:	40001000 	.word	0x40001000
    a1a4:	40001400 	.word	0x40001400

0000a1a8 <system_clock_init>:
 * \note OSC48M is always enabled and if the user selects other clocks for GCLK generators,
 * the OSC48M default enable can be disabled after system_clock_init. Make sure the
 * clock switches successfully before disabling OSC48M.
 */
void system_clock_init(void)
{
    a1a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    a1aa:	464f      	mov	r7, r9
    a1ac:	4646      	mov	r6, r8
    a1ae:	b4c0      	push	{r6, r7}
    a1b0:	b089      	sub	sp, #36	; 0x24
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SUPC->INTFLAG.reg = SUPC_INTFLAG_BODVDDRDY | SUPC_INTFLAG_BODVDDDET;
    a1b2:	2203      	movs	r2, #3
    a1b4:	4b31      	ldr	r3, [pc, #196]	; (a27c <system_clock_init+0xd4>)
    a1b6:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    a1b8:	4a31      	ldr	r2, [pc, #196]	; (a280 <system_clock_init+0xd8>)
    a1ba:	6853      	ldr	r3, [r2, #4]
    a1bc:	211e      	movs	r1, #30
    a1be:	438b      	bics	r3, r1
    a1c0:	6053      	str	r3, [r2, #4]
static inline void system_clock_source_xosc32k_get_config_defaults(
		struct system_clock_source_xosc32k_config *const config)
{
	Assert(config);

	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    a1c2:	a804      	add	r0, sp, #16
    a1c4:	2300      	movs	r3, #0
    a1c6:	7003      	strb	r3, [r0, #0]
	config->startup_time        = SYSTEM_XOSC32K_STARTUP_16384;
	config->frequency           = 32768UL;
    a1c8:	2280      	movs	r2, #128	; 0x80
    a1ca:	0212      	lsls	r2, r2, #8
    a1cc:	6042      	str	r2, [r0, #4]
	config->enable_1khz_output  = false;
    a1ce:	7083      	strb	r3, [r0, #2]
	config->enable_32khz_output = true;
    a1d0:	2201      	movs	r2, #1
    a1d2:	70c2      	strb	r2, [r0, #3]
	config->run_in_standby      = false;
    a1d4:	7203      	strb	r3, [r0, #8]
	config->on_demand           = true;
	config->write_once          = false;
    a1d6:	7283      	strb	r3, [r0, #10]
	config->clock_failure_detector_prescaler = SYSTEM_CLOCK_XOSC32K_FAILURE_DETECTOR_PRESCALER_1;
    a1d8:	72c3      	strb	r3, [r0, #11]
	config->enable_clock_failure_detector_event_outut = false;
    a1da:	7303      	strb	r3, [r0, #12]
	config->enable_clock_failure_detector = false;
    a1dc:	7343      	strb	r3, [r0, #13]
	config->enable_clock_switch_back = false;
    a1de:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    a1e0:	3203      	adds	r2, #3
    a1e2:	7042      	strb	r2, [r0, #1]
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    a1e4:	7243      	strb	r3, [r0, #9]
	xosc32k_conf.enable_clock_failure_detector    = CONF_CLOCK_XOSC32K_FAILURE_DETECTOR_ENABLE;
	xosc32k_conf.enable_clock_failure_detector_event_outut =
											CONF_CLOCK_XOSC32K_FAILURE_DETECTOR_EVENT_OUTPUT_ENABLE;
	xosc32k_conf.enable_clock_switch_back = CONF_CLOCK_XOSC32K_FAILURE_SWITCH_BACK_ENABLE;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    a1e6:	4b27      	ldr	r3, [pc, #156]	; (a284 <system_clock_init+0xdc>)
    a1e8:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    a1ea:	2005      	movs	r0, #5
    a1ec:	4b26      	ldr	r3, [pc, #152]	; (a288 <system_clock_init+0xe0>)
    a1ee:	4798      	blx	r3
		mask = OSCCTRL_STATUS_XOSCRDY;
		return ((OSCCTRL->STATUS.reg & mask) == mask);

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		mask = OSC32KCTRL_STATUS_XOSC32KRDY;
		return ((OSC32KCTRL->STATUS.reg & mask) == mask);
    a1f0:	4926      	ldr	r1, [pc, #152]	; (a28c <system_clock_init+0xe4>)
											CONF_CLOCK_XOSC32K_FAILURE_DETECTOR_EVENT_OUTPUT_ENABLE;
	xosc32k_conf.enable_clock_switch_back = CONF_CLOCK_XOSC32K_FAILURE_SWITCH_BACK_ENABLE;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    a1f2:	2201      	movs	r2, #1
		mask = OSCCTRL_STATUS_XOSCRDY;
		return ((OSCCTRL->STATUS.reg & mask) == mask);

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		mask = OSC32KCTRL_STATUS_XOSC32KRDY;
		return ((OSC32KCTRL->STATUS.reg & mask) == mask);
    a1f4:	68cb      	ldr	r3, [r1, #12]
											CONF_CLOCK_XOSC32K_FAILURE_DETECTOR_EVENT_OUTPUT_ENABLE;
	xosc32k_conf.enable_clock_switch_back = CONF_CLOCK_XOSC32K_FAILURE_SWITCH_BACK_ENABLE;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    a1f6:	421a      	tst	r2, r3
    a1f8:	d0fc      	beq.n	a1f4 <system_clock_init+0x4c>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		OSC32KCTRL->XOSC32K.bit.ONDEMAND = 1;
    a1fa:	4a24      	ldr	r2, [pc, #144]	; (a28c <system_clock_init+0xe4>)
    a1fc:	8a91      	ldrh	r1, [r2, #20]
    a1fe:	2380      	movs	r3, #128	; 0x80
    a200:	430b      	orrs	r3, r1
    a202:	8293      	strh	r3, [r2, #20]
	system_clock_source_osc32k_set_config(&osc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
#endif

	/* OSC48M */
	OSCCTRL->OSC48MCTRL.reg |= (CONF_CLOCK_OSC48M_ON_DEMAND << OSCCTRL_OSC48MCTRL_ONDEMAND_Pos)
    a204:	4b22      	ldr	r3, [pc, #136]	; (a290 <system_clock_init+0xe8>)
    a206:	7d19      	ldrb	r1, [r3, #20]
    a208:	2280      	movs	r2, #128	; 0x80
    a20a:	430a      	orrs	r2, r1
    a20c:	751a      	strb	r2, [r3, #20]
								|(CONF_CLOCK_OSC48M_RUN_IN_STANDBY << OSCCTRL_OSC48MCTRL_RUNSTDBY_Pos);

	if (CONF_CLOCK_OSC48M_FREQ_DIV != SYSTEM_OSC48M_DIV_12){
		OSCCTRL->OSC48MDIV.reg = OSCCTRL_OSC48MDIV_DIV(CONF_CLOCK_OSC48M_FREQ_DIV);
    a20e:	2202      	movs	r2, #2
    a210:	755a      	strb	r2, [r3, #21]
		while(OSCCTRL->OSC48MSYNCBUSY.reg) ;
    a212:	001a      	movs	r2, r3
    a214:	6993      	ldr	r3, [r2, #24]
    a216:	2b00      	cmp	r3, #0
    a218:	d1fc      	bne.n	a214 <system_clock_init+0x6c>
	}

	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    a21a:	4b1e      	ldr	r3, [pc, #120]	; (a294 <system_clock_init+0xec>)
    a21c:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    a21e:	ac01      	add	r4, sp, #4
    a220:	2601      	movs	r6, #1
    a222:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    a224:	2500      	movs	r5, #0
    a226:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    a228:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    a22a:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    a22c:	2305      	movs	r3, #5
    a22e:	7023      	strb	r3, [r4, #0]
    a230:	0021      	movs	r1, r4
    a232:	2001      	movs	r0, #1
    a234:	4b18      	ldr	r3, [pc, #96]	; (a298 <system_clock_init+0xf0>)
    a236:	4698      	mov	r8, r3
    a238:	4798      	blx	r3
    a23a:	2001      	movs	r0, #1
    a23c:	4f17      	ldr	r7, [pc, #92]	; (a29c <system_clock_init+0xf4>)
    a23e:	47b8      	blx	r7
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    a240:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    a242:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
    a244:	2306      	movs	r3, #6
    a246:	4699      	mov	r9, r3
    a248:	7023      	strb	r3, [r4, #0]
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    a24a:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    a24c:	7265      	strb	r5, [r4, #9]
    a24e:	0021      	movs	r1, r4
    a250:	2008      	movs	r0, #8
    a252:	47c0      	blx	r8
    a254:	2008      	movs	r0, #8
    a256:	47b8      	blx	r7
 * \param[in] divider  CPU clock divider to set
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	MCLK->CPUDIV.reg = MCLK_CPUDIV_CPUDIV(1 << divider);
    a258:	4b11      	ldr	r3, [pc, #68]	; (a2a0 <system_clock_init+0xf8>)
    a25a:	711e      	strb	r6, [r3, #4]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    a25c:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    a25e:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
    a260:	464b      	mov	r3, r9
    a262:	7023      	strb	r3, [r4, #0]
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    a264:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    a266:	7265      	strb	r5, [r4, #9]
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    a268:	0021      	movs	r1, r4
    a26a:	2000      	movs	r0, #0
    a26c:	47c0      	blx	r8
    a26e:	2000      	movs	r0, #0
    a270:	47b8      	blx	r7
#endif

}
    a272:	b009      	add	sp, #36	; 0x24
    a274:	bc0c      	pop	{r2, r3}
    a276:	4690      	mov	r8, r2
    a278:	4699      	mov	r9, r3
    a27a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a27c:	40001800 	.word	0x40001800
    a280:	41004000 	.word	0x41004000
    a284:	0000a055 	.word	0x0000a055
    a288:	0000a135 	.word	0x0000a135
    a28c:	40001400 	.word	0x40001400
    a290:	40001000 	.word	0x40001000
    a294:	0000a2a5 	.word	0x0000a2a5
    a298:	0000a2c9 	.word	0x0000a2c9
    a29c:	0000a375 	.word	0x0000a375
    a2a0:	40000800 	.word	0x40000800

0000a2a4 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			MCLK->APBAMASK.reg |= mask;
    a2a4:	4a06      	ldr	r2, [pc, #24]	; (a2c0 <system_gclk_init+0x1c>)
    a2a6:	6951      	ldr	r1, [r2, #20]
    a2a8:	2380      	movs	r3, #128	; 0x80
    a2aa:	430b      	orrs	r3, r1
    a2ac:	6153      	str	r3, [r2, #20]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, MCLK_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRLA.reg = GCLK_CTRLA_SWRST;
    a2ae:	2201      	movs	r2, #1
    a2b0:	4b04      	ldr	r3, [pc, #16]	; (a2c4 <system_gclk_init+0x20>)
    a2b2:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRLA.reg & GCLK_CTRLA_SWRST) {
    a2b4:	0019      	movs	r1, r3
    a2b6:	780b      	ldrb	r3, [r1, #0]
    a2b8:	4213      	tst	r3, r2
    a2ba:	d1fc      	bne.n	a2b6 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    a2bc:	4770      	bx	lr
    a2be:	46c0      	nop			; (mov r8, r8)
    a2c0:	40000800 	.word	0x40000800
    a2c4:	40001c00 	.word	0x40001c00

0000a2c8 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    a2c8:	b570      	push	{r4, r5, r6, lr}
    a2ca:	0005      	movs	r5, r0
	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config ;


	/* Select the requested source clock for the generator */
	new_genctrl_config = config->source_clock << GCLK_GENCTRL_SRC_Pos;
    a2cc:	780c      	ldrb	r4, [r1, #0]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    a2ce:	784b      	ldrb	r3, [r1, #1]
    a2d0:	2b00      	cmp	r3, #0
    a2d2:	d002      	beq.n	a2da <system_gclk_gen_set_config+0x12>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    a2d4:	2380      	movs	r3, #128	; 0x80
    a2d6:	00db      	lsls	r3, r3, #3
    a2d8:	431c      	orrs	r4, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    a2da:	7a4b      	ldrb	r3, [r1, #9]
    a2dc:	2b00      	cmp	r3, #0
    a2de:	d002      	beq.n	a2e6 <system_gclk_gen_set_config+0x1e>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    a2e0:	2380      	movs	r3, #128	; 0x80
    a2e2:	011b      	lsls	r3, r3, #4
    a2e4:	431c      	orrs	r4, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    a2e6:	684a      	ldr	r2, [r1, #4]
    a2e8:	2a01      	cmp	r2, #1
    a2ea:	d917      	bls.n	a31c <system_gclk_gen_set_config+0x54>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    a2ec:	1e53      	subs	r3, r2, #1
    a2ee:	421a      	tst	r2, r3
    a2f0:	d10f      	bne.n	a312 <system_gclk_gen_set_config+0x4a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    a2f2:	2a02      	cmp	r2, #2
    a2f4:	d906      	bls.n	a304 <system_gclk_gen_set_config+0x3c>
    a2f6:	2302      	movs	r3, #2
    a2f8:	2000      	movs	r0, #0
						mask <<= 1) {
				div2_count++;
    a2fa:	3001      	adds	r0, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    a2fc:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    a2fe:	429a      	cmp	r2, r3
    a300:	d8fb      	bhi.n	a2fa <system_gclk_gen_set_config+0x32>
    a302:	e000      	b.n	a306 <system_gclk_gen_set_config+0x3e>
    a304:	2000      	movs	r0, #0
    a306:	2380      	movs	r3, #128	; 0x80
    a308:	015b      	lsls	r3, r3, #5
    a30a:	431c      	orrs	r4, r3
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_genctrl_config  |= div2_count << GCLK_GENCTRL_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    a30c:	0400      	lsls	r0, r0, #16
    a30e:	4304      	orrs	r4, r0
    a310:	e004      	b.n	a31c <system_gclk_gen_set_config+0x54>

			new_genctrl_config  |=
					(config->division_factor) << GCLK_GENCTRL_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    a312:	0412      	lsls	r2, r2, #16
    a314:	2380      	movs	r3, #128	; 0x80
    a316:	009b      	lsls	r3, r3, #2
    a318:	431a      	orrs	r2, r3
    a31a:	4314      	orrs	r4, r2
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    a31c:	7a0b      	ldrb	r3, [r1, #8]
    a31e:	2b00      	cmp	r3, #0
    a320:	d002      	beq.n	a328 <system_gclk_gen_set_config+0x60>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    a322:	2380      	movs	r3, #128	; 0x80
    a324:	019b      	lsls	r3, r3, #6
    a326:	431c      	orrs	r4, r3
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    a328:	2604      	movs	r6, #4
    a32a:	40ae      	lsls	r6, r5
    a32c:	490d      	ldr	r1, [pc, #52]	; (a364 <system_gclk_gen_set_config+0x9c>)
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing(generator)) {
    a32e:	4a0e      	ldr	r2, [pc, #56]	; (a368 <system_gclk_gen_set_config+0xa0>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    a330:	684b      	ldr	r3, [r1, #4]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing(generator)) {
    a332:	4013      	ands	r3, r2
    a334:	421e      	tst	r6, r3
    a336:	d1fb      	bne.n	a330 <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    a338:	4b0c      	ldr	r3, [pc, #48]	; (a36c <system_gclk_gen_set_config+0xa4>)
    a33a:	4798      	blx	r3
    a33c:	00ad      	lsls	r5, r5, #2
    a33e:	4b09      	ldr	r3, [pc, #36]	; (a364 <system_gclk_gen_set_config+0x9c>)
    a340:	469c      	mov	ip, r3
    a342:	4465      	add	r5, ip
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);
    a344:	6a28      	ldr	r0, [r5, #32]
    a346:	2380      	movs	r3, #128	; 0x80
    a348:	005b      	lsls	r3, r3, #1
    a34a:	4018      	ands	r0, r3
    a34c:	4320      	orrs	r0, r4
    a34e:	6228      	str	r0, [r5, #32]
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    a350:	4661      	mov	r1, ip

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);

	while (system_gclk_is_syncing(generator)) {
    a352:	4a05      	ldr	r2, [pc, #20]	; (a368 <system_gclk_gen_set_config+0xa0>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    a354:	684b      	ldr	r3, [r1, #4]

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);

	while (system_gclk_is_syncing(generator)) {
    a356:	4013      	ands	r3, r2
    a358:	421e      	tst	r6, r3
    a35a:	d1fb      	bne.n	a354 <system_gclk_gen_set_config+0x8c>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    a35c:	4b04      	ldr	r3, [pc, #16]	; (a370 <system_gclk_gen_set_config+0xa8>)
    a35e:	4798      	blx	r3
		/* Wait for synchronization */
	};

	system_interrupt_leave_critical_section();
}
    a360:	bd70      	pop	{r4, r5, r6, pc}
    a362:	46c0      	nop			; (mov r8, r8)
    a364:	40001c00 	.word	0x40001c00
    a368:	000007fc 	.word	0x000007fc
    a36c:	00009f89 	.word	0x00009f89
    a370:	00009fc9 	.word	0x00009fc9

0000a374 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    a374:	b510      	push	{r4, lr}
    a376:	0004      	movs	r4, r0
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    a378:	2204      	movs	r2, #4
    a37a:	4082      	lsls	r2, r0
    a37c:	4809      	ldr	r0, [pc, #36]	; (a3a4 <system_gclk_gen_enable+0x30>)
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    a37e:	490a      	ldr	r1, [pc, #40]	; (a3a8 <system_gclk_gen_enable+0x34>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    a380:	6843      	ldr	r3, [r0, #4]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    a382:	400b      	ands	r3, r1
    a384:	421a      	tst	r2, r3
    a386:	d1fb      	bne.n	a380 <system_gclk_gen_enable+0xc>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    a388:	4b08      	ldr	r3, [pc, #32]	; (a3ac <system_gclk_gen_enable+0x38>)
    a38a:	4798      	blx	r3
    a38c:	00a4      	lsls	r4, r4, #2
    a38e:	4b05      	ldr	r3, [pc, #20]	; (a3a4 <system_gclk_gen_enable+0x30>)
    a390:	469c      	mov	ip, r3
    a392:	4464      	add	r4, ip
	};

	system_interrupt_enter_critical_section();

	/* Enable generator */
	GCLK->GENCTRL[generator].reg |= GCLK_GENCTRL_GENEN;
    a394:	6a23      	ldr	r3, [r4, #32]
    a396:	2280      	movs	r2, #128	; 0x80
    a398:	0052      	lsls	r2, r2, #1
    a39a:	4313      	orrs	r3, r2
    a39c:	6223      	str	r3, [r4, #32]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    a39e:	4b04      	ldr	r3, [pc, #16]	; (a3b0 <system_gclk_gen_enable+0x3c>)
    a3a0:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    a3a2:	bd10      	pop	{r4, pc}
    a3a4:	40001c00 	.word	0x40001c00
    a3a8:	000007fc 	.word	0x000007fc
    a3ac:	00009f89 	.word	0x00009f89
    a3b0:	00009fc9 	.word	0x00009fc9

0000a3b4 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    a3b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a3b6:	0004      	movs	r4, r0
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    a3b8:	2204      	movs	r2, #4
    a3ba:	4082      	lsls	r2, r0
    a3bc:	4812      	ldr	r0, [pc, #72]	; (a408 <system_gclk_gen_get_hz+0x54>)
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    a3be:	4913      	ldr	r1, [pc, #76]	; (a40c <system_gclk_gen_get_hz+0x58>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    a3c0:	6843      	ldr	r3, [r0, #4]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    a3c2:	400b      	ands	r3, r1
    a3c4:	421a      	tst	r2, r3
    a3c6:	d1fb      	bne.n	a3c0 <system_gclk_gen_get_hz+0xc>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    a3c8:	4b11      	ldr	r3, [pc, #68]	; (a410 <system_gclk_gen_get_hz+0x5c>)
    a3ca:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);
    a3cc:	4f0e      	ldr	r7, [pc, #56]	; (a408 <system_gclk_gen_get_hz+0x54>)
    a3ce:	3408      	adds	r4, #8
    a3d0:	00a4      	lsls	r4, r4, #2
    a3d2:	59e0      	ldr	r0, [r4, r7]
    a3d4:	0740      	lsls	r0, r0, #29
    a3d6:	0f40      	lsrs	r0, r0, #29
	};

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    a3d8:	4b0e      	ldr	r3, [pc, #56]	; (a414 <system_gclk_gen_get_hz+0x60>)
    a3da:	4798      	blx	r3
    a3dc:	0006      	movs	r6, r0
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);

	uint8_t divsel = GCLK->GENCTRL[generator].bit.DIVSEL;
    a3de:	59e5      	ldr	r5, [r4, r7]
    a3e0:	04ed      	lsls	r5, r5, #19
    a3e2:	0fed      	lsrs	r5, r5, #31
	uint32_t divider = GCLK->GENCTRL[generator].bit.DIV;
    a3e4:	59e4      	ldr	r4, [r4, r7]
    a3e6:	0c24      	lsrs	r4, r4, #16
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    a3e8:	4b0b      	ldr	r3, [pc, #44]	; (a418 <system_gclk_gen_get_hz+0x64>)
    a3ea:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    a3ec:	2d00      	cmp	r5, #0
    a3ee:	d107      	bne.n	a400 <system_gclk_gen_get_hz+0x4c>
    a3f0:	2c01      	cmp	r4, #1
    a3f2:	d907      	bls.n	a404 <system_gclk_gen_get_hz+0x50>
		gen_input_hz /= divider;
    a3f4:	0021      	movs	r1, r4
    a3f6:	0030      	movs	r0, r6
    a3f8:	4b08      	ldr	r3, [pc, #32]	; (a41c <system_gclk_gen_get_hz+0x68>)
    a3fa:	4798      	blx	r3
    a3fc:	0006      	movs	r6, r0
    a3fe:	e001      	b.n	a404 <system_gclk_gen_get_hz+0x50>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    a400:	3401      	adds	r4, #1
    a402:	40e6      	lsrs	r6, r4
	}

	return gen_input_hz;
}
    a404:	0030      	movs	r0, r6
    a406:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a408:	40001c00 	.word	0x40001c00
    a40c:	000007fc 	.word	0x000007fc
    a410:	00009f89 	.word	0x00009f89
    a414:	00009ff9 	.word	0x00009ff9
    a418:	00009fc9 	.word	0x00009fc9
    a41c:	0000a841 	.word	0x0000a841

0000a420 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    a420:	b510      	push	{r4, lr}
    a422:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    a424:	4b09      	ldr	r3, [pc, #36]	; (a44c <system_gclk_chan_enable+0x2c>)
    a426:	4798      	blx	r3
    a428:	00a0      	lsls	r0, r4, #2
    a42a:	4b09      	ldr	r3, [pc, #36]	; (a450 <system_gclk_chan_enable+0x30>)
    a42c:	469c      	mov	ip, r3
    a42e:	4460      	add	r0, ip
	system_interrupt_enter_critical_section();

	/* Enable the peripheral channel */
	GCLK->PCHCTRL[channel].reg |= GCLK_PCHCTRL_CHEN;
    a430:	2280      	movs	r2, #128	; 0x80
    a432:	5881      	ldr	r1, [r0, r2]
    a434:	2340      	movs	r3, #64	; 0x40
    a436:	430b      	orrs	r3, r1
    a438:	5083      	str	r3, [r0, r2]

	while (!(GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN)) {
    a43a:	2180      	movs	r1, #128	; 0x80
    a43c:	3a40      	subs	r2, #64	; 0x40
    a43e:	5843      	ldr	r3, [r0, r1]
    a440:	421a      	tst	r2, r3
    a442:	d0fc      	beq.n	a43e <system_gclk_chan_enable+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    a444:	4b03      	ldr	r3, [pc, #12]	; (a454 <system_gclk_chan_enable+0x34>)
    a446:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    a448:	bd10      	pop	{r4, pc}
    a44a:	46c0      	nop			; (mov r8, r8)
    a44c:	00009f89 	.word	0x00009f89
    a450:	40001c00 	.word	0x40001c00
    a454:	00009fc9 	.word	0x00009fc9

0000a458 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    a458:	b510      	push	{r4, lr}
    a45a:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    a45c:	4b09      	ldr	r3, [pc, #36]	; (a484 <system_gclk_chan_disable+0x2c>)
    a45e:	4798      	blx	r3
    a460:	00a0      	lsls	r0, r4, #2
    a462:	4b09      	ldr	r3, [pc, #36]	; (a488 <system_gclk_chan_disable+0x30>)
    a464:	469c      	mov	ip, r3
    a466:	4460      	add	r0, ip

	/* Sanity check WRTLOCK */
	Assert(!GCLK->PCHCTRL[channel].bit.WRTLOCK);

	/* Disable the peripheral channel */
	GCLK->PCHCTRL[channel].reg &= ~GCLK_PCHCTRL_CHEN;
    a468:	2280      	movs	r2, #128	; 0x80
    a46a:	5883      	ldr	r3, [r0, r2]
    a46c:	2140      	movs	r1, #64	; 0x40
    a46e:	438b      	bics	r3, r1
    a470:	5083      	str	r3, [r0, r2]

	while (GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN) {
    a472:	3140      	adds	r1, #64	; 0x40
    a474:	3a40      	subs	r2, #64	; 0x40
    a476:	5843      	ldr	r3, [r0, r1]
    a478:	421a      	tst	r2, r3
    a47a:	d1fc      	bne.n	a476 <system_gclk_chan_disable+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    a47c:	4b03      	ldr	r3, [pc, #12]	; (a48c <system_gclk_chan_disable+0x34>)
    a47e:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    a480:	bd10      	pop	{r4, pc}
    a482:	46c0      	nop			; (mov r8, r8)
    a484:	00009f89 	.word	0x00009f89
    a488:	40001c00 	.word	0x40001c00
    a48c:	00009fc9 	.word	0x00009fc9

0000a490 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    a490:	b570      	push	{r4, r5, r6, lr}
    a492:	0004      	movs	r4, r0
    a494:	000d      	movs	r5, r1
	/* Sanity check arguments */
	Assert(config);

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    a496:	4b05      	ldr	r3, [pc, #20]	; (a4ac <system_gclk_chan_set_config+0x1c>)
    a498:	4798      	blx	r3

	/* Configure the peripheral channel */
	GCLK->PCHCTRL[channel].reg = GCLK_PCHCTRL_GEN(config->source_generator);
    a49a:	782b      	ldrb	r3, [r5, #0]
    a49c:	220f      	movs	r2, #15
    a49e:	4013      	ands	r3, r2
    a4a0:	3420      	adds	r4, #32
    a4a2:	00a4      	lsls	r4, r4, #2
    a4a4:	4a02      	ldr	r2, [pc, #8]	; (a4b0 <system_gclk_chan_set_config+0x20>)
    a4a6:	50a3      	str	r3, [r4, r2]


}
    a4a8:	bd70      	pop	{r4, r5, r6, pc}
    a4aa:	46c0      	nop			; (mov r8, r8)
    a4ac:	0000a459 	.word	0x0000a459
    a4b0:	40001c00 	.word	0x40001c00

0000a4b4 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    a4b4:	b510      	push	{r4, lr}
    a4b6:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    a4b8:	4b06      	ldr	r3, [pc, #24]	; (a4d4 <system_gclk_chan_get_hz+0x20>)
    a4ba:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
	/* Select the requested generic clock channel */
	gen_id = GCLK->PCHCTRL[channel].bit.GEN;
    a4bc:	3420      	adds	r4, #32
    a4be:	00a4      	lsls	r4, r4, #2
    a4c0:	4b05      	ldr	r3, [pc, #20]	; (a4d8 <system_gclk_chan_get_hz+0x24>)
    a4c2:	58e4      	ldr	r4, [r4, r3]
    a4c4:	0724      	lsls	r4, r4, #28
    a4c6:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    a4c8:	4b04      	ldr	r3, [pc, #16]	; (a4dc <system_gclk_chan_get_hz+0x28>)
    a4ca:	4798      	blx	r3
	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    a4cc:	0020      	movs	r0, r4
    a4ce:	4b04      	ldr	r3, [pc, #16]	; (a4e0 <system_gclk_chan_get_hz+0x2c>)
    a4d0:	4798      	blx	r3
}
    a4d2:	bd10      	pop	{r4, pc}
    a4d4:	00009f89 	.word	0x00009f89
    a4d8:	40001c00 	.word	0x40001c00
    a4dc:	00009fc9 	.word	0x00009fc9
    a4e0:	0000a3b5 	.word	0x0000a3b5

0000a4e4 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    a4e4:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    a4e6:	78d3      	ldrb	r3, [r2, #3]
    a4e8:	2b00      	cmp	r3, #0
    a4ea:	d11e      	bne.n	a52a <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    a4ec:	7813      	ldrb	r3, [r2, #0]
    a4ee:	2b80      	cmp	r3, #128	; 0x80
    a4f0:	d004      	beq.n	a4fc <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    a4f2:	061b      	lsls	r3, r3, #24
    a4f4:	2480      	movs	r4, #128	; 0x80
    a4f6:	0264      	lsls	r4, r4, #9
    a4f8:	4323      	orrs	r3, r4
    a4fa:	e000      	b.n	a4fe <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    a4fc:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    a4fe:	7854      	ldrb	r4, [r2, #1]
    a500:	2502      	movs	r5, #2
    a502:	43ac      	bics	r4, r5
    a504:	d10a      	bne.n	a51c <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    a506:	7894      	ldrb	r4, [r2, #2]
    a508:	2c00      	cmp	r4, #0
    a50a:	d103      	bne.n	a514 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    a50c:	2480      	movs	r4, #128	; 0x80
    a50e:	02a4      	lsls	r4, r4, #10
    a510:	4323      	orrs	r3, r4
    a512:	e002      	b.n	a51a <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    a514:	24c0      	movs	r4, #192	; 0xc0
    a516:	02e4      	lsls	r4, r4, #11
    a518:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    a51a:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    a51c:	7854      	ldrb	r4, [r2, #1]
    a51e:	3c01      	subs	r4, #1
    a520:	2c01      	cmp	r4, #1
    a522:	d812      	bhi.n	a54a <_system_pinmux_config+0x66>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    a524:	4c18      	ldr	r4, [pc, #96]	; (a588 <_system_pinmux_config+0xa4>)
    a526:	4023      	ands	r3, r4
    a528:	e00f      	b.n	a54a <_system_pinmux_config+0x66>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    a52a:	6041      	str	r1, [r0, #4]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    a52c:	040b      	lsls	r3, r1, #16
    a52e:	0c1b      	lsrs	r3, r3, #16
    a530:	24a0      	movs	r4, #160	; 0xa0
    a532:	05e4      	lsls	r4, r4, #23
    a534:	4323      	orrs	r3, r4
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    a536:	6283      	str	r3, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    a538:	0c0b      	lsrs	r3, r1, #16
    a53a:	24d0      	movs	r4, #208	; 0xd0
    a53c:	0624      	lsls	r4, r4, #24
    a53e:	4323      	orrs	r3, r4
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    a540:	6283      	str	r3, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    a542:	78d3      	ldrb	r3, [r2, #3]
    a544:	2b00      	cmp	r3, #0
    a546:	d018      	beq.n	a57a <_system_pinmux_config+0x96>
    a548:	e01c      	b.n	a584 <_system_pinmux_config+0xa0>

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    a54a:	040c      	lsls	r4, r1, #16
    a54c:	0c24      	lsrs	r4, r4, #16
    a54e:	25a0      	movs	r5, #160	; 0xa0
    a550:	05ed      	lsls	r5, r5, #23
    a552:	432c      	orrs	r4, r5
    a554:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    a556:	6284      	str	r4, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    a558:	0c0c      	lsrs	r4, r1, #16
    a55a:	25d0      	movs	r5, #208	; 0xd0
    a55c:	062d      	lsls	r5, r5, #24
    a55e:	432c      	orrs	r4, r5
    a560:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    a562:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    a564:	78d4      	ldrb	r4, [r2, #3]
    a566:	2c00      	cmp	r4, #0
    a568:	d10c      	bne.n	a584 <_system_pinmux_config+0xa0>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    a56a:	035b      	lsls	r3, r3, #13
    a56c:	d505      	bpl.n	a57a <_system_pinmux_config+0x96>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    a56e:	7893      	ldrb	r3, [r2, #2]
    a570:	2b01      	cmp	r3, #1
    a572:	d101      	bne.n	a578 <_system_pinmux_config+0x94>
				port->OUTSET.reg = pin_mask;
    a574:	6181      	str	r1, [r0, #24]
    a576:	e000      	b.n	a57a <_system_pinmux_config+0x96>
			} else {
				port->OUTCLR.reg = pin_mask;
    a578:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    a57a:	7853      	ldrb	r3, [r2, #1]
    a57c:	3b01      	subs	r3, #1
    a57e:	2b01      	cmp	r3, #1
    a580:	d800      	bhi.n	a584 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    a582:	6081      	str	r1, [r0, #8]
		}
	}
}
    a584:	bd30      	pop	{r4, r5, pc}
    a586:	46c0      	nop			; (mov r8, r8)
    a588:	fffbffff 	.word	0xfffbffff

0000a58c <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    a58c:	b510      	push	{r4, lr}
    a58e:	0003      	movs	r3, r0
    a590:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    a592:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    a594:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    a596:	2900      	cmp	r1, #0
    a598:	d105      	bne.n	a5a6 <system_pinmux_pin_set_config+0x1a>
		return &(ports[port_index]->Group[group_index]);
    a59a:	0958      	lsrs	r0, r3, #5
    a59c:	01c0      	lsls	r0, r0, #7
    a59e:	2182      	movs	r1, #130	; 0x82
    a5a0:	05c9      	lsls	r1, r1, #23
    a5a2:	468c      	mov	ip, r1
    a5a4:	4460      	add	r0, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));

	_system_pinmux_config(port, pin_mask, config);
    a5a6:	211f      	movs	r1, #31
    a5a8:	400b      	ands	r3, r1
    a5aa:	391e      	subs	r1, #30
    a5ac:	4099      	lsls	r1, r3
    a5ae:	4b01      	ldr	r3, [pc, #4]	; (a5b4 <system_pinmux_pin_set_config+0x28>)
    a5b0:	4798      	blx	r3
}
    a5b2:	bd10      	pop	{r4, pc}
    a5b4:	0000a4e5 	.word	0x0000a4e5

0000a5b8 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    a5b8:	4770      	bx	lr
    a5ba:	46c0      	nop			; (mov r8, r8)

0000a5bc <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    a5bc:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    a5be:	4b05      	ldr	r3, [pc, #20]	; (a5d4 <system_init+0x18>)
    a5c0:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    a5c2:	4b05      	ldr	r3, [pc, #20]	; (a5d8 <system_init+0x1c>)
    a5c4:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    a5c6:	4b05      	ldr	r3, [pc, #20]	; (a5dc <system_init+0x20>)
    a5c8:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    a5ca:	4b05      	ldr	r3, [pc, #20]	; (a5e0 <system_init+0x24>)
    a5cc:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    a5ce:	4b05      	ldr	r3, [pc, #20]	; (a5e4 <system_init+0x28>)
    a5d0:	4798      	blx	r3
}
    a5d2:	bd10      	pop	{r4, pc}
    a5d4:	0000a1a9 	.word	0x0000a1a9
    a5d8:	00009f85 	.word	0x00009f85
    a5dc:	0000a5b9 	.word	0x0000a5b9
    a5e0:	0000914d 	.word	0x0000914d
    a5e4:	0000a5b9 	.word	0x0000a5b9

0000a5e8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    a5e8:	e7fe      	b.n	a5e8 <Dummy_Handler>
    a5ea:	46c0      	nop			; (mov r8, r8)

0000a5ec <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    a5ec:	b510      	push	{r4, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    a5ee:	4b1b      	ldr	r3, [pc, #108]	; (a65c <Reset_Handler+0x70>)
    a5f0:	4a1b      	ldr	r2, [pc, #108]	; (a660 <Reset_Handler+0x74>)
    a5f2:	429a      	cmp	r2, r3
    a5f4:	d003      	beq.n	a5fe <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    a5f6:	4b1b      	ldr	r3, [pc, #108]	; (a664 <Reset_Handler+0x78>)
    a5f8:	4a18      	ldr	r2, [pc, #96]	; (a65c <Reset_Handler+0x70>)
    a5fa:	429a      	cmp	r2, r3
    a5fc:	d304      	bcc.n	a608 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    a5fe:	4b1a      	ldr	r3, [pc, #104]	; (a668 <Reset_Handler+0x7c>)
    a600:	4a1a      	ldr	r2, [pc, #104]	; (a66c <Reset_Handler+0x80>)
    a602:	429a      	cmp	r2, r3
    a604:	d310      	bcc.n	a628 <Reset_Handler+0x3c>
    a606:	e01e      	b.n	a646 <Reset_Handler+0x5a>
    a608:	4a19      	ldr	r2, [pc, #100]	; (a670 <Reset_Handler+0x84>)
    a60a:	4b16      	ldr	r3, [pc, #88]	; (a664 <Reset_Handler+0x78>)
    a60c:	3303      	adds	r3, #3
    a60e:	1a9b      	subs	r3, r3, r2
    a610:	089b      	lsrs	r3, r3, #2
    a612:	3301      	adds	r3, #1
    a614:	009b      	lsls	r3, r3, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    a616:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    a618:	4810      	ldr	r0, [pc, #64]	; (a65c <Reset_Handler+0x70>)
    a61a:	4911      	ldr	r1, [pc, #68]	; (a660 <Reset_Handler+0x74>)
    a61c:	588c      	ldr	r4, [r1, r2]
    a61e:	5084      	str	r4, [r0, r2]
    a620:	3204      	adds	r2, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    a622:	429a      	cmp	r2, r3
    a624:	d1fa      	bne.n	a61c <Reset_Handler+0x30>
    a626:	e7ea      	b.n	a5fe <Reset_Handler+0x12>
    a628:	4a12      	ldr	r2, [pc, #72]	; (a674 <Reset_Handler+0x88>)
    a62a:	4b0f      	ldr	r3, [pc, #60]	; (a668 <Reset_Handler+0x7c>)
    a62c:	3303      	adds	r3, #3
    a62e:	1a9b      	subs	r3, r3, r2
    a630:	089b      	lsrs	r3, r3, #2
    a632:	3301      	adds	r3, #1
    a634:	009b      	lsls	r3, r3, #2
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    a636:	2200      	movs	r2, #0
                *pDest++ = 0;
    a638:	480c      	ldr	r0, [pc, #48]	; (a66c <Reset_Handler+0x80>)
    a63a:	2100      	movs	r1, #0
    a63c:	1814      	adds	r4, r2, r0
    a63e:	6021      	str	r1, [r4, #0]
    a640:	3204      	adds	r2, #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    a642:	429a      	cmp	r2, r3
    a644:	d1fa      	bne.n	a63c <Reset_Handler+0x50>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    a646:	4a0c      	ldr	r2, [pc, #48]	; (a678 <Reset_Handler+0x8c>)
    a648:	21ff      	movs	r1, #255	; 0xff
    a64a:	4b0c      	ldr	r3, [pc, #48]	; (a67c <Reset_Handler+0x90>)
    a64c:	438b      	bics	r3, r1
    a64e:	6093      	str	r3, [r2, #8]

        /* Initialize the C library */
        __libc_init_array();
    a650:	4b0b      	ldr	r3, [pc, #44]	; (a680 <Reset_Handler+0x94>)
    a652:	4798      	blx	r3

        /* Branch to main function */
        main();
    a654:	4b0b      	ldr	r3, [pc, #44]	; (a684 <Reset_Handler+0x98>)
    a656:	4798      	blx	r3
    a658:	e7fe      	b.n	a658 <Reset_Handler+0x6c>
    a65a:	46c0      	nop			; (mov r8, r8)
    a65c:	20000000 	.word	0x20000000
    a660:	0000b258 	.word	0x0000b258
    a664:	2000000c 	.word	0x2000000c
    a668:	20001188 	.word	0x20001188
    a66c:	2000000c 	.word	0x2000000c
    a670:	20000004 	.word	0x20000004
    a674:	20000010 	.word	0x20000010
    a678:	e000ed00 	.word	0xe000ed00
    a67c:	00004000 	.word	0x00004000
    a680:	0000ab2d 	.word	0x0000ab2d
    a684:	0000a689 	.word	0x0000a689

0000a688 <main>:

static volatile unsigned char flash_data[] __attribute__((section(".physicalsection")))={"const data"};


int main (void)
{
    a688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t temp = flash_data[0] ;
    a68a:	4b47      	ldr	r3, [pc, #284]	; (a7a8 <main+0x120>)
    a68c:	781b      	ldrb	r3, [r3, #0]
	temp = temp;
	static uint32_t afeerr_cnt = 0;
	
	system_init();
    a68e:	4b47      	ldr	r3, [pc, #284]	; (a7ac <main+0x124>)
    a690:	4798      	blx	r3
	
	/* Initialize the delay driver */
	delay_init();
    a692:	4b47      	ldr	r3, [pc, #284]	; (a7b0 <main+0x128>)
    a694:	4798      	blx	r3
	//uint8_t string[] = "Hello World!\r\n";
	//Usart_send_buff(string,12);
	#endif // DEBUG
	
	/*  Init LED  */
	Configure_Led();
    a696:	4b47      	ldr	r3, [pc, #284]	; (a7b4 <main+0x12c>)
    a698:	4798      	blx	r3
	
	/*  Init WDT  */
	//Configure_Wdt();
	
	/*  Init SPI  */	
	Configure_Spi_Master();
    a69a:	4b47      	ldr	r3, [pc, #284]	; (a7b8 <main+0x130>)
    a69c:	4798      	blx	r3
	
	/*  Init flash  */
	Configure_Flash();
    a69e:	4b47      	ldr	r3, [pc, #284]	; (a7bc <main+0x134>)
    a6a0:	4798      	blx	r3
	
	/* Init ADC0 */
	Configure_Adc();
    a6a2:	4b47      	ldr	r3, [pc, #284]	; (a7c0 <main+0x138>)
    a6a4:	4798      	blx	r3
	
	/* Init GPIO */
	Configure_GPIO();
    a6a6:	4b47      	ldr	r3, [pc, #284]	; (a7c4 <main+0x13c>)
    a6a8:	4798      	blx	r3
	
	/* Init CAN */
	configure_can();
    a6aa:	4b47      	ldr	r3, [pc, #284]	; (a7c8 <main+0x140>)
    a6ac:	4798      	blx	r3
	can_set_standard_filter_1();
    a6ae:	4b47      	ldr	r3, [pc, #284]	; (a7cc <main+0x144>)
    a6b0:	4798      	blx	r3
	buff_init();
    a6b2:	4b47      	ldr	r3, [pc, #284]	; (a7d0 <main+0x148>)
    a6b4:	4798      	blx	r3
	
	/*  */
	PowerOn_Init();
    a6b6:	4b47      	ldr	r3, [pc, #284]	; (a7d4 <main+0x14c>)
    a6b8:	4798      	blx	r3
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    a6ba:	2482      	movs	r4, #130	; 0x82
    a6bc:	05e4      	lsls	r4, r4, #23
    a6be:	0025      	movs	r5, r4
    a6c0:	3580      	adds	r5, #128	; 0x80
    a6c2:	2680      	movs	r6, #128	; 0x80
    a6c4:	02b6      	lsls	r6, r6, #10
    a6c6:	61ae      	str	r6, [r5, #24]
	
	VPC_High();
	delay_ms(50);
    a6c8:	2032      	movs	r0, #50	; 0x32
    a6ca:	4f43      	ldr	r7, [pc, #268]	; (a7d8 <main+0x150>)
    a6cc:	47b8      	blx	r7
	} else {
		port_base->OUTCLR.reg = pin_mask;
    a6ce:	616e      	str	r6, [r5, #20]
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    a6d0:	2501      	movs	r5, #1
    a6d2:	4b42      	ldr	r3, [pc, #264]	; (a7dc <main+0x154>)
    a6d4:	701d      	strb	r5, [r3, #0]
    a6d6:	f3bf 8f5f 	dmb	sy
    a6da:	b662      	cpsie	i
	VPC_Low();

	system_interrupt_enable_global();

	/* EEPROM */
	SYS_EEPROM_Init();
    a6dc:	4b40      	ldr	r3, [pc, #256]	; (a7e0 <main+0x158>)
    a6de:	4798      	blx	r3
	g_sys_cap.val.full_cap = cap_update;
    a6e0:	4b40      	ldr	r3, [pc, #256]	; (a7e4 <main+0x15c>)
    a6e2:	881b      	ldrh	r3, [r3, #0]
    a6e4:	b29b      	uxth	r3, r3
    a6e6:	4e40      	ldr	r6, [pc, #256]	; (a7e8 <main+0x160>)
    a6e8:	8033      	strh	r3, [r6, #0]
	
	/* AFE */
    AFE_Init();
    a6ea:	4b40      	ldr	r3, [pc, #256]	; (a7ec <main+0x164>)
    a6ec:	4798      	blx	r3
	delay_ms(300);
    a6ee:	2096      	movs	r0, #150	; 0x96
    a6f0:	0040      	lsls	r0, r0, #1
    a6f2:	47b8      	blx	r7
	
    sleep_delay_cycle = 0;
    a6f4:	2700      	movs	r7, #0
    a6f6:	4b3e      	ldr	r3, [pc, #248]	; (a7f0 <main+0x168>)
    a6f8:	701f      	strb	r7, [r3, #0]
    sys_states.val.sys_sw_lowpower_flag = 0 ;          // 1zzy20161101
    a6fa:	4a3e      	ldr	r2, [pc, #248]	; (a7f4 <main+0x16c>)
    a6fc:	7853      	ldrb	r3, [r2, #1]
    a6fe:	2110      	movs	r1, #16
    a700:	438b      	bics	r3, r1
    a702:	7053      	strb	r3, [r2, #1]
    a704:	2380      	movs	r3, #128	; 0x80
    a706:	051b      	lsls	r3, r3, #20
    a708:	6163      	str	r3, [r4, #20]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    a70a:	2380      	movs	r3, #128	; 0x80
    a70c:	055b      	lsls	r3, r3, #21
    a70e:	61a3      	str	r3, [r4, #24]
	
	Bsp_LED0_Off();
	Bsp_LED1_On();

	#ifdef SIMULATION_AFE
	Configure_Tc();
    a710:	4b39      	ldr	r3, [pc, #228]	; (a7f8 <main+0x170>)
    a712:	4798      	blx	r3
	nADC_CELL_MAX = (uint16_t)(12000);
    a714:	4b39      	ldr	r3, [pc, #228]	; (a7fc <main+0x174>)
    a716:	4a3a      	ldr	r2, [pc, #232]	; (a800 <main+0x178>)
    a718:	8013      	strh	r3, [r2, #0]
	nADC_CELL_MIN = (uint16_t)(12000);
    a71a:	4a3a      	ldr	r2, [pc, #232]	; (a804 <main+0x17c>)
    a71c:	8013      	strh	r3, [r2, #0]
	nADC_CURRENT  = (int16_t)(0);
    a71e:	4b3a      	ldr	r3, [pc, #232]	; (a808 <main+0x180>)
    a720:	801f      	strh	r7, [r3, #0]
	nADC_TMONI_BAT_MAX = (int8_t)24;
    a722:	2318      	movs	r3, #24
    a724:	4a39      	ldr	r2, [pc, #228]	; (a80c <main+0x184>)
    a726:	7013      	strb	r3, [r2, #0]
	nADC_TMONI_BAT_MIN = (int8_t)24;
    a728:	4a39      	ldr	r2, [pc, #228]	; (a810 <main+0x188>)
    a72a:	7013      	strb	r3, [r2, #0]
	g_sys_cap.val.re_cap_rate = (uint8_t)50;
    a72c:	331a      	adds	r3, #26
    a72e:	74b3      	strb	r3, [r6, #18]
	TC_250ms_flag = 0;
    a730:	4b38      	ldr	r3, [pc, #224]	; (a814 <main+0x18c>)
    a732:	2200      	movs	r2, #0
    a734:	701a      	strb	r2, [r3, #0]
	#endif

	address_assign_flag = 1;
    a736:	4b38      	ldr	r3, [pc, #224]	; (a818 <main+0x190>)
    a738:	701d      	strb	r5, [r3, #0]
	Address_Init(); //
    a73a:	4b38      	ldr	r3, [pc, #224]	; (a81c <main+0x194>)
    a73c:	4798      	blx	r3
	BatteryState.val.ActionState = 1; // 
    a73e:	4938      	ldr	r1, [pc, #224]	; (a820 <main+0x198>)
    a740:	780b      	ldrb	r3, [r1, #0]
    a742:	2203      	movs	r2, #3
    a744:	4393      	bics	r3, r2
    a746:	001a      	movs	r2, r3
    a748:	2301      	movs	r3, #1
    a74a:	4313      	orrs	r3, r2
    a74c:	700b      	strb	r3, [r1, #0]
	//printf("address is %d. \r\n",ID_address);
	
	/* Insert application code here, after the board has been initialized. */
	while (1)
	{
		can_process();
    a74e:	4e35      	ldr	r6, [pc, #212]	; (a824 <main+0x19c>)
		afeerr_cnt++;
    a750:	4c35      	ldr	r4, [pc, #212]	; (a828 <main+0x1a0>)
		if (AFE_disconnect)
    a752:	4d36      	ldr	r5, [pc, #216]	; (a82c <main+0x1a4>)
	//printf("address is %d. \r\n",ID_address);
	
	/* Insert application code here, after the board has been initialized. */
	while (1)
	{
		can_process();
    a754:	47b0      	blx	r6
		afeerr_cnt++;
    a756:	6823      	ldr	r3, [r4, #0]
    a758:	3301      	adds	r3, #1
    a75a:	6023      	str	r3, [r4, #0]
		if (AFE_disconnect)
    a75c:	782a      	ldrb	r2, [r5, #0]
    a75e:	2a00      	cmp	r2, #0
    a760:	d00a      	beq.n	a778 <main+0xf0>
		{
			AbnormalState.val.IC_communication_err = 1;
    a762:	4933      	ldr	r1, [pc, #204]	; (a830 <main+0x1a8>)
    a764:	7888      	ldrb	r0, [r1, #2]
    a766:	2208      	movs	r2, #8
    a768:	4302      	orrs	r2, r0
    a76a:	708a      	strb	r2, [r1, #2]
			if( (afeerr_cnt&0xff) == 0)
    a76c:	22ff      	movs	r2, #255	; 0xff
    a76e:	421a      	tst	r2, r3
    a770:	d109      	bne.n	a786 <main+0xfe>
			{
				AFE_Init();
    a772:	4b1e      	ldr	r3, [pc, #120]	; (a7ec <main+0x164>)
    a774:	4798      	blx	r3
    a776:	e006      	b.n	a786 <main+0xfe>
			}
		}
		else
		{
			AbnormalState.val.IC_communication_err = 0;
    a778:	4a2d      	ldr	r2, [pc, #180]	; (a830 <main+0x1a8>)
    a77a:	7893      	ldrb	r3, [r2, #2]
    a77c:	2108      	movs	r1, #8
    a77e:	438b      	bics	r3, r1
    a780:	7093      	strb	r3, [r2, #2]
			AFE_Reg_Read();
    a782:	4b2c      	ldr	r3, [pc, #176]	; (a834 <main+0x1ac>)
    a784:	4798      	blx	r3
		}
		
#ifdef SIMULATION_AFE
		if ( TC_250ms_flag == 1 && address_assign_flag == 0)
    a786:	4b23      	ldr	r3, [pc, #140]	; (a814 <main+0x18c>)
    a788:	781b      	ldrb	r3, [r3, #0]
    a78a:	2b01      	cmp	r3, #1
    a78c:	d108      	bne.n	a7a0 <main+0x118>
    a78e:	4b22      	ldr	r3, [pc, #136]	; (a818 <main+0x190>)
    a790:	781b      	ldrb	r3, [r3, #0]
    a792:	2b00      	cmp	r3, #0
    a794:	d104      	bne.n	a7a0 <main+0x118>
		{
			Sim_process();
    a796:	4b28      	ldr	r3, [pc, #160]	; (a838 <main+0x1b0>)
    a798:	4798      	blx	r3
			TC_250ms_flag = 0;
    a79a:	2200      	movs	r2, #0
    a79c:	4b1d      	ldr	r3, [pc, #116]	; (a814 <main+0x18c>)
    a79e:	701a      	strb	r2, [r3, #0]
		}
		tc_switch();
    a7a0:	4b26      	ldr	r3, [pc, #152]	; (a83c <main+0x1b4>)
    a7a2:	4798      	blx	r3
#endif
		//printf("Cell 0 is %d. \r\n",nADC_Cell_Value[0]);
	}
    a7a4:	e7d6      	b.n	a754 <main+0xcc>
    a7a6:	46c0      	nop			; (mov r8, r8)
    a7a8:	00003000 	.word	0x00003000
    a7ac:	0000a5bd 	.word	0x0000a5bd
    a7b0:	00008639 	.word	0x00008639
    a7b4:	00009f4d 	.word	0x00009f4d
    a7b8:	00008169 	.word	0x00008169
    a7bc:	00005b4d 	.word	0x00005b4d
    a7c0:	00004509 	.word	0x00004509
    a7c4:	00005e3d 	.word	0x00005e3d
    a7c8:	00005031 	.word	0x00005031
    a7cc:	000050ed 	.word	0x000050ed
    a7d0:	00005199 	.word	0x00005199
    a7d4:	00006469 	.word	0x00006469
    a7d8:	000086a5 	.word	0x000086a5
    a7dc:	20000008 	.word	0x20000008
    a7e0:	00005de5 	.word	0x00005de5
    a7e4:	20000fa0 	.word	0x20000fa0
    a7e8:	20000f68 	.word	0x20000f68
    a7ec:	00004af9 	.word	0x00004af9
    a7f0:	20000fc8 	.word	0x20000fc8
    a7f4:	20001160 	.word	0x20001160
    a7f8:	000075fd 	.word	0x000075fd
    a7fc:	00002ee0 	.word	0x00002ee0
    a800:	20000f9c 	.word	0x20000f9c
    a804:	20000f62 	.word	0x20000f62
    a808:	20000fca 	.word	0x20000fca
    a80c:	20001134 	.word	0x20001134
    a810:	20000ea4 	.word	0x20000ea4
    a814:	20000f9e 	.word	0x20000f9e
    a818:	20001165 	.word	0x20001165
    a81c:	00005a79 	.word	0x00005a79
    a820:	20001164 	.word	0x20001164
    a824:	0000582d 	.word	0x0000582d
    a828:	20000d24 	.word	0x20000d24
    a82c:	20001014 	.word	0x20001014
    a830:	20000fac 	.word	0x20000fac
    a834:	00004e01 	.word	0x00004e01
    a838:	0000766d 	.word	0x0000766d
    a83c:	000076fd 	.word	0x000076fd

0000a840 <__aeabi_uidiv>:
    a840:	2200      	movs	r2, #0
    a842:	0843      	lsrs	r3, r0, #1
    a844:	428b      	cmp	r3, r1
    a846:	d374      	bcc.n	a932 <__aeabi_uidiv+0xf2>
    a848:	0903      	lsrs	r3, r0, #4
    a84a:	428b      	cmp	r3, r1
    a84c:	d35f      	bcc.n	a90e <__aeabi_uidiv+0xce>
    a84e:	0a03      	lsrs	r3, r0, #8
    a850:	428b      	cmp	r3, r1
    a852:	d344      	bcc.n	a8de <__aeabi_uidiv+0x9e>
    a854:	0b03      	lsrs	r3, r0, #12
    a856:	428b      	cmp	r3, r1
    a858:	d328      	bcc.n	a8ac <__aeabi_uidiv+0x6c>
    a85a:	0c03      	lsrs	r3, r0, #16
    a85c:	428b      	cmp	r3, r1
    a85e:	d30d      	bcc.n	a87c <__aeabi_uidiv+0x3c>
    a860:	22ff      	movs	r2, #255	; 0xff
    a862:	0209      	lsls	r1, r1, #8
    a864:	ba12      	rev	r2, r2
    a866:	0c03      	lsrs	r3, r0, #16
    a868:	428b      	cmp	r3, r1
    a86a:	d302      	bcc.n	a872 <__aeabi_uidiv+0x32>
    a86c:	1212      	asrs	r2, r2, #8
    a86e:	0209      	lsls	r1, r1, #8
    a870:	d065      	beq.n	a93e <__aeabi_uidiv+0xfe>
    a872:	0b03      	lsrs	r3, r0, #12
    a874:	428b      	cmp	r3, r1
    a876:	d319      	bcc.n	a8ac <__aeabi_uidiv+0x6c>
    a878:	e000      	b.n	a87c <__aeabi_uidiv+0x3c>
    a87a:	0a09      	lsrs	r1, r1, #8
    a87c:	0bc3      	lsrs	r3, r0, #15
    a87e:	428b      	cmp	r3, r1
    a880:	d301      	bcc.n	a886 <__aeabi_uidiv+0x46>
    a882:	03cb      	lsls	r3, r1, #15
    a884:	1ac0      	subs	r0, r0, r3
    a886:	4152      	adcs	r2, r2
    a888:	0b83      	lsrs	r3, r0, #14
    a88a:	428b      	cmp	r3, r1
    a88c:	d301      	bcc.n	a892 <__aeabi_uidiv+0x52>
    a88e:	038b      	lsls	r3, r1, #14
    a890:	1ac0      	subs	r0, r0, r3
    a892:	4152      	adcs	r2, r2
    a894:	0b43      	lsrs	r3, r0, #13
    a896:	428b      	cmp	r3, r1
    a898:	d301      	bcc.n	a89e <__aeabi_uidiv+0x5e>
    a89a:	034b      	lsls	r3, r1, #13
    a89c:	1ac0      	subs	r0, r0, r3
    a89e:	4152      	adcs	r2, r2
    a8a0:	0b03      	lsrs	r3, r0, #12
    a8a2:	428b      	cmp	r3, r1
    a8a4:	d301      	bcc.n	a8aa <__aeabi_uidiv+0x6a>
    a8a6:	030b      	lsls	r3, r1, #12
    a8a8:	1ac0      	subs	r0, r0, r3
    a8aa:	4152      	adcs	r2, r2
    a8ac:	0ac3      	lsrs	r3, r0, #11
    a8ae:	428b      	cmp	r3, r1
    a8b0:	d301      	bcc.n	a8b6 <__aeabi_uidiv+0x76>
    a8b2:	02cb      	lsls	r3, r1, #11
    a8b4:	1ac0      	subs	r0, r0, r3
    a8b6:	4152      	adcs	r2, r2
    a8b8:	0a83      	lsrs	r3, r0, #10
    a8ba:	428b      	cmp	r3, r1
    a8bc:	d301      	bcc.n	a8c2 <__aeabi_uidiv+0x82>
    a8be:	028b      	lsls	r3, r1, #10
    a8c0:	1ac0      	subs	r0, r0, r3
    a8c2:	4152      	adcs	r2, r2
    a8c4:	0a43      	lsrs	r3, r0, #9
    a8c6:	428b      	cmp	r3, r1
    a8c8:	d301      	bcc.n	a8ce <__aeabi_uidiv+0x8e>
    a8ca:	024b      	lsls	r3, r1, #9
    a8cc:	1ac0      	subs	r0, r0, r3
    a8ce:	4152      	adcs	r2, r2
    a8d0:	0a03      	lsrs	r3, r0, #8
    a8d2:	428b      	cmp	r3, r1
    a8d4:	d301      	bcc.n	a8da <__aeabi_uidiv+0x9a>
    a8d6:	020b      	lsls	r3, r1, #8
    a8d8:	1ac0      	subs	r0, r0, r3
    a8da:	4152      	adcs	r2, r2
    a8dc:	d2cd      	bcs.n	a87a <__aeabi_uidiv+0x3a>
    a8de:	09c3      	lsrs	r3, r0, #7
    a8e0:	428b      	cmp	r3, r1
    a8e2:	d301      	bcc.n	a8e8 <__aeabi_uidiv+0xa8>
    a8e4:	01cb      	lsls	r3, r1, #7
    a8e6:	1ac0      	subs	r0, r0, r3
    a8e8:	4152      	adcs	r2, r2
    a8ea:	0983      	lsrs	r3, r0, #6
    a8ec:	428b      	cmp	r3, r1
    a8ee:	d301      	bcc.n	a8f4 <__aeabi_uidiv+0xb4>
    a8f0:	018b      	lsls	r3, r1, #6
    a8f2:	1ac0      	subs	r0, r0, r3
    a8f4:	4152      	adcs	r2, r2
    a8f6:	0943      	lsrs	r3, r0, #5
    a8f8:	428b      	cmp	r3, r1
    a8fa:	d301      	bcc.n	a900 <__aeabi_uidiv+0xc0>
    a8fc:	014b      	lsls	r3, r1, #5
    a8fe:	1ac0      	subs	r0, r0, r3
    a900:	4152      	adcs	r2, r2
    a902:	0903      	lsrs	r3, r0, #4
    a904:	428b      	cmp	r3, r1
    a906:	d301      	bcc.n	a90c <__aeabi_uidiv+0xcc>
    a908:	010b      	lsls	r3, r1, #4
    a90a:	1ac0      	subs	r0, r0, r3
    a90c:	4152      	adcs	r2, r2
    a90e:	08c3      	lsrs	r3, r0, #3
    a910:	428b      	cmp	r3, r1
    a912:	d301      	bcc.n	a918 <__aeabi_uidiv+0xd8>
    a914:	00cb      	lsls	r3, r1, #3
    a916:	1ac0      	subs	r0, r0, r3
    a918:	4152      	adcs	r2, r2
    a91a:	0883      	lsrs	r3, r0, #2
    a91c:	428b      	cmp	r3, r1
    a91e:	d301      	bcc.n	a924 <__aeabi_uidiv+0xe4>
    a920:	008b      	lsls	r3, r1, #2
    a922:	1ac0      	subs	r0, r0, r3
    a924:	4152      	adcs	r2, r2
    a926:	0843      	lsrs	r3, r0, #1
    a928:	428b      	cmp	r3, r1
    a92a:	d301      	bcc.n	a930 <__aeabi_uidiv+0xf0>
    a92c:	004b      	lsls	r3, r1, #1
    a92e:	1ac0      	subs	r0, r0, r3
    a930:	4152      	adcs	r2, r2
    a932:	1a41      	subs	r1, r0, r1
    a934:	d200      	bcs.n	a938 <__aeabi_uidiv+0xf8>
    a936:	4601      	mov	r1, r0
    a938:	4152      	adcs	r2, r2
    a93a:	4610      	mov	r0, r2
    a93c:	4770      	bx	lr
    a93e:	e7ff      	b.n	a940 <__aeabi_uidiv+0x100>
    a940:	b501      	push	{r0, lr}
    a942:	2000      	movs	r0, #0
    a944:	f000 f8f0 	bl	ab28 <__aeabi_idiv0>
    a948:	bd02      	pop	{r1, pc}
    a94a:	46c0      	nop			; (mov r8, r8)

0000a94c <__aeabi_uidivmod>:
    a94c:	2900      	cmp	r1, #0
    a94e:	d0f7      	beq.n	a940 <__aeabi_uidiv+0x100>
    a950:	e776      	b.n	a840 <__aeabi_uidiv>
    a952:	4770      	bx	lr

0000a954 <__aeabi_idiv>:
    a954:	4603      	mov	r3, r0
    a956:	430b      	orrs	r3, r1
    a958:	d47f      	bmi.n	aa5a <__aeabi_idiv+0x106>
    a95a:	2200      	movs	r2, #0
    a95c:	0843      	lsrs	r3, r0, #1
    a95e:	428b      	cmp	r3, r1
    a960:	d374      	bcc.n	aa4c <__aeabi_idiv+0xf8>
    a962:	0903      	lsrs	r3, r0, #4
    a964:	428b      	cmp	r3, r1
    a966:	d35f      	bcc.n	aa28 <__aeabi_idiv+0xd4>
    a968:	0a03      	lsrs	r3, r0, #8
    a96a:	428b      	cmp	r3, r1
    a96c:	d344      	bcc.n	a9f8 <__aeabi_idiv+0xa4>
    a96e:	0b03      	lsrs	r3, r0, #12
    a970:	428b      	cmp	r3, r1
    a972:	d328      	bcc.n	a9c6 <__aeabi_idiv+0x72>
    a974:	0c03      	lsrs	r3, r0, #16
    a976:	428b      	cmp	r3, r1
    a978:	d30d      	bcc.n	a996 <__aeabi_idiv+0x42>
    a97a:	22ff      	movs	r2, #255	; 0xff
    a97c:	0209      	lsls	r1, r1, #8
    a97e:	ba12      	rev	r2, r2
    a980:	0c03      	lsrs	r3, r0, #16
    a982:	428b      	cmp	r3, r1
    a984:	d302      	bcc.n	a98c <__aeabi_idiv+0x38>
    a986:	1212      	asrs	r2, r2, #8
    a988:	0209      	lsls	r1, r1, #8
    a98a:	d065      	beq.n	aa58 <__aeabi_idiv+0x104>
    a98c:	0b03      	lsrs	r3, r0, #12
    a98e:	428b      	cmp	r3, r1
    a990:	d319      	bcc.n	a9c6 <__aeabi_idiv+0x72>
    a992:	e000      	b.n	a996 <__aeabi_idiv+0x42>
    a994:	0a09      	lsrs	r1, r1, #8
    a996:	0bc3      	lsrs	r3, r0, #15
    a998:	428b      	cmp	r3, r1
    a99a:	d301      	bcc.n	a9a0 <__aeabi_idiv+0x4c>
    a99c:	03cb      	lsls	r3, r1, #15
    a99e:	1ac0      	subs	r0, r0, r3
    a9a0:	4152      	adcs	r2, r2
    a9a2:	0b83      	lsrs	r3, r0, #14
    a9a4:	428b      	cmp	r3, r1
    a9a6:	d301      	bcc.n	a9ac <__aeabi_idiv+0x58>
    a9a8:	038b      	lsls	r3, r1, #14
    a9aa:	1ac0      	subs	r0, r0, r3
    a9ac:	4152      	adcs	r2, r2
    a9ae:	0b43      	lsrs	r3, r0, #13
    a9b0:	428b      	cmp	r3, r1
    a9b2:	d301      	bcc.n	a9b8 <__aeabi_idiv+0x64>
    a9b4:	034b      	lsls	r3, r1, #13
    a9b6:	1ac0      	subs	r0, r0, r3
    a9b8:	4152      	adcs	r2, r2
    a9ba:	0b03      	lsrs	r3, r0, #12
    a9bc:	428b      	cmp	r3, r1
    a9be:	d301      	bcc.n	a9c4 <__aeabi_idiv+0x70>
    a9c0:	030b      	lsls	r3, r1, #12
    a9c2:	1ac0      	subs	r0, r0, r3
    a9c4:	4152      	adcs	r2, r2
    a9c6:	0ac3      	lsrs	r3, r0, #11
    a9c8:	428b      	cmp	r3, r1
    a9ca:	d301      	bcc.n	a9d0 <__aeabi_idiv+0x7c>
    a9cc:	02cb      	lsls	r3, r1, #11
    a9ce:	1ac0      	subs	r0, r0, r3
    a9d0:	4152      	adcs	r2, r2
    a9d2:	0a83      	lsrs	r3, r0, #10
    a9d4:	428b      	cmp	r3, r1
    a9d6:	d301      	bcc.n	a9dc <__aeabi_idiv+0x88>
    a9d8:	028b      	lsls	r3, r1, #10
    a9da:	1ac0      	subs	r0, r0, r3
    a9dc:	4152      	adcs	r2, r2
    a9de:	0a43      	lsrs	r3, r0, #9
    a9e0:	428b      	cmp	r3, r1
    a9e2:	d301      	bcc.n	a9e8 <__aeabi_idiv+0x94>
    a9e4:	024b      	lsls	r3, r1, #9
    a9e6:	1ac0      	subs	r0, r0, r3
    a9e8:	4152      	adcs	r2, r2
    a9ea:	0a03      	lsrs	r3, r0, #8
    a9ec:	428b      	cmp	r3, r1
    a9ee:	d301      	bcc.n	a9f4 <__aeabi_idiv+0xa0>
    a9f0:	020b      	lsls	r3, r1, #8
    a9f2:	1ac0      	subs	r0, r0, r3
    a9f4:	4152      	adcs	r2, r2
    a9f6:	d2cd      	bcs.n	a994 <__aeabi_idiv+0x40>
    a9f8:	09c3      	lsrs	r3, r0, #7
    a9fa:	428b      	cmp	r3, r1
    a9fc:	d301      	bcc.n	aa02 <__aeabi_idiv+0xae>
    a9fe:	01cb      	lsls	r3, r1, #7
    aa00:	1ac0      	subs	r0, r0, r3
    aa02:	4152      	adcs	r2, r2
    aa04:	0983      	lsrs	r3, r0, #6
    aa06:	428b      	cmp	r3, r1
    aa08:	d301      	bcc.n	aa0e <__aeabi_idiv+0xba>
    aa0a:	018b      	lsls	r3, r1, #6
    aa0c:	1ac0      	subs	r0, r0, r3
    aa0e:	4152      	adcs	r2, r2
    aa10:	0943      	lsrs	r3, r0, #5
    aa12:	428b      	cmp	r3, r1
    aa14:	d301      	bcc.n	aa1a <__aeabi_idiv+0xc6>
    aa16:	014b      	lsls	r3, r1, #5
    aa18:	1ac0      	subs	r0, r0, r3
    aa1a:	4152      	adcs	r2, r2
    aa1c:	0903      	lsrs	r3, r0, #4
    aa1e:	428b      	cmp	r3, r1
    aa20:	d301      	bcc.n	aa26 <__aeabi_idiv+0xd2>
    aa22:	010b      	lsls	r3, r1, #4
    aa24:	1ac0      	subs	r0, r0, r3
    aa26:	4152      	adcs	r2, r2
    aa28:	08c3      	lsrs	r3, r0, #3
    aa2a:	428b      	cmp	r3, r1
    aa2c:	d301      	bcc.n	aa32 <__aeabi_idiv+0xde>
    aa2e:	00cb      	lsls	r3, r1, #3
    aa30:	1ac0      	subs	r0, r0, r3
    aa32:	4152      	adcs	r2, r2
    aa34:	0883      	lsrs	r3, r0, #2
    aa36:	428b      	cmp	r3, r1
    aa38:	d301      	bcc.n	aa3e <__aeabi_idiv+0xea>
    aa3a:	008b      	lsls	r3, r1, #2
    aa3c:	1ac0      	subs	r0, r0, r3
    aa3e:	4152      	adcs	r2, r2
    aa40:	0843      	lsrs	r3, r0, #1
    aa42:	428b      	cmp	r3, r1
    aa44:	d301      	bcc.n	aa4a <__aeabi_idiv+0xf6>
    aa46:	004b      	lsls	r3, r1, #1
    aa48:	1ac0      	subs	r0, r0, r3
    aa4a:	4152      	adcs	r2, r2
    aa4c:	1a41      	subs	r1, r0, r1
    aa4e:	d200      	bcs.n	aa52 <__aeabi_idiv+0xfe>
    aa50:	4601      	mov	r1, r0
    aa52:	4152      	adcs	r2, r2
    aa54:	4610      	mov	r0, r2
    aa56:	4770      	bx	lr
    aa58:	e05d      	b.n	ab16 <__aeabi_idiv+0x1c2>
    aa5a:	0fca      	lsrs	r2, r1, #31
    aa5c:	d000      	beq.n	aa60 <__aeabi_idiv+0x10c>
    aa5e:	4249      	negs	r1, r1
    aa60:	1003      	asrs	r3, r0, #32
    aa62:	d300      	bcc.n	aa66 <__aeabi_idiv+0x112>
    aa64:	4240      	negs	r0, r0
    aa66:	4053      	eors	r3, r2
    aa68:	2200      	movs	r2, #0
    aa6a:	469c      	mov	ip, r3
    aa6c:	0903      	lsrs	r3, r0, #4
    aa6e:	428b      	cmp	r3, r1
    aa70:	d32d      	bcc.n	aace <__aeabi_idiv+0x17a>
    aa72:	0a03      	lsrs	r3, r0, #8
    aa74:	428b      	cmp	r3, r1
    aa76:	d312      	bcc.n	aa9e <__aeabi_idiv+0x14a>
    aa78:	22fc      	movs	r2, #252	; 0xfc
    aa7a:	0189      	lsls	r1, r1, #6
    aa7c:	ba12      	rev	r2, r2
    aa7e:	0a03      	lsrs	r3, r0, #8
    aa80:	428b      	cmp	r3, r1
    aa82:	d30c      	bcc.n	aa9e <__aeabi_idiv+0x14a>
    aa84:	0189      	lsls	r1, r1, #6
    aa86:	1192      	asrs	r2, r2, #6
    aa88:	428b      	cmp	r3, r1
    aa8a:	d308      	bcc.n	aa9e <__aeabi_idiv+0x14a>
    aa8c:	0189      	lsls	r1, r1, #6
    aa8e:	1192      	asrs	r2, r2, #6
    aa90:	428b      	cmp	r3, r1
    aa92:	d304      	bcc.n	aa9e <__aeabi_idiv+0x14a>
    aa94:	0189      	lsls	r1, r1, #6
    aa96:	d03a      	beq.n	ab0e <__aeabi_idiv+0x1ba>
    aa98:	1192      	asrs	r2, r2, #6
    aa9a:	e000      	b.n	aa9e <__aeabi_idiv+0x14a>
    aa9c:	0989      	lsrs	r1, r1, #6
    aa9e:	09c3      	lsrs	r3, r0, #7
    aaa0:	428b      	cmp	r3, r1
    aaa2:	d301      	bcc.n	aaa8 <__aeabi_idiv+0x154>
    aaa4:	01cb      	lsls	r3, r1, #7
    aaa6:	1ac0      	subs	r0, r0, r3
    aaa8:	4152      	adcs	r2, r2
    aaaa:	0983      	lsrs	r3, r0, #6
    aaac:	428b      	cmp	r3, r1
    aaae:	d301      	bcc.n	aab4 <__aeabi_idiv+0x160>
    aab0:	018b      	lsls	r3, r1, #6
    aab2:	1ac0      	subs	r0, r0, r3
    aab4:	4152      	adcs	r2, r2
    aab6:	0943      	lsrs	r3, r0, #5
    aab8:	428b      	cmp	r3, r1
    aaba:	d301      	bcc.n	aac0 <__aeabi_idiv+0x16c>
    aabc:	014b      	lsls	r3, r1, #5
    aabe:	1ac0      	subs	r0, r0, r3
    aac0:	4152      	adcs	r2, r2
    aac2:	0903      	lsrs	r3, r0, #4
    aac4:	428b      	cmp	r3, r1
    aac6:	d301      	bcc.n	aacc <__aeabi_idiv+0x178>
    aac8:	010b      	lsls	r3, r1, #4
    aaca:	1ac0      	subs	r0, r0, r3
    aacc:	4152      	adcs	r2, r2
    aace:	08c3      	lsrs	r3, r0, #3
    aad0:	428b      	cmp	r3, r1
    aad2:	d301      	bcc.n	aad8 <__aeabi_idiv+0x184>
    aad4:	00cb      	lsls	r3, r1, #3
    aad6:	1ac0      	subs	r0, r0, r3
    aad8:	4152      	adcs	r2, r2
    aada:	0883      	lsrs	r3, r0, #2
    aadc:	428b      	cmp	r3, r1
    aade:	d301      	bcc.n	aae4 <__aeabi_idiv+0x190>
    aae0:	008b      	lsls	r3, r1, #2
    aae2:	1ac0      	subs	r0, r0, r3
    aae4:	4152      	adcs	r2, r2
    aae6:	d2d9      	bcs.n	aa9c <__aeabi_idiv+0x148>
    aae8:	0843      	lsrs	r3, r0, #1
    aaea:	428b      	cmp	r3, r1
    aaec:	d301      	bcc.n	aaf2 <__aeabi_idiv+0x19e>
    aaee:	004b      	lsls	r3, r1, #1
    aaf0:	1ac0      	subs	r0, r0, r3
    aaf2:	4152      	adcs	r2, r2
    aaf4:	1a41      	subs	r1, r0, r1
    aaf6:	d200      	bcs.n	aafa <__aeabi_idiv+0x1a6>
    aaf8:	4601      	mov	r1, r0
    aafa:	4663      	mov	r3, ip
    aafc:	4152      	adcs	r2, r2
    aafe:	105b      	asrs	r3, r3, #1
    ab00:	4610      	mov	r0, r2
    ab02:	d301      	bcc.n	ab08 <__aeabi_idiv+0x1b4>
    ab04:	4240      	negs	r0, r0
    ab06:	2b00      	cmp	r3, #0
    ab08:	d500      	bpl.n	ab0c <__aeabi_idiv+0x1b8>
    ab0a:	4249      	negs	r1, r1
    ab0c:	4770      	bx	lr
    ab0e:	4663      	mov	r3, ip
    ab10:	105b      	asrs	r3, r3, #1
    ab12:	d300      	bcc.n	ab16 <__aeabi_idiv+0x1c2>
    ab14:	4240      	negs	r0, r0
    ab16:	b501      	push	{r0, lr}
    ab18:	2000      	movs	r0, #0
    ab1a:	f000 f805 	bl	ab28 <__aeabi_idiv0>
    ab1e:	bd02      	pop	{r1, pc}

0000ab20 <__aeabi_idivmod>:
    ab20:	2900      	cmp	r1, #0
    ab22:	d0f8      	beq.n	ab16 <__aeabi_idiv+0x1c2>
    ab24:	e716      	b.n	a954 <__aeabi_idiv>
    ab26:	4770      	bx	lr

0000ab28 <__aeabi_idiv0>:
    ab28:	4770      	bx	lr
    ab2a:	46c0      	nop			; (mov r8, r8)

0000ab2c <__libc_init_array>:
    ab2c:	4b0e      	ldr	r3, [pc, #56]	; (ab68 <__libc_init_array+0x3c>)
    ab2e:	b570      	push	{r4, r5, r6, lr}
    ab30:	2500      	movs	r5, #0
    ab32:	001e      	movs	r6, r3
    ab34:	4c0d      	ldr	r4, [pc, #52]	; (ab6c <__libc_init_array+0x40>)
    ab36:	1ae4      	subs	r4, r4, r3
    ab38:	10a4      	asrs	r4, r4, #2
    ab3a:	42a5      	cmp	r5, r4
    ab3c:	d004      	beq.n	ab48 <__libc_init_array+0x1c>
    ab3e:	00ab      	lsls	r3, r5, #2
    ab40:	58f3      	ldr	r3, [r6, r3]
    ab42:	4798      	blx	r3
    ab44:	3501      	adds	r5, #1
    ab46:	e7f8      	b.n	ab3a <__libc_init_array+0xe>
    ab48:	f000 fb76 	bl	b238 <_init>
    ab4c:	4b08      	ldr	r3, [pc, #32]	; (ab70 <__libc_init_array+0x44>)
    ab4e:	2500      	movs	r5, #0
    ab50:	001e      	movs	r6, r3
    ab52:	4c08      	ldr	r4, [pc, #32]	; (ab74 <__libc_init_array+0x48>)
    ab54:	1ae4      	subs	r4, r4, r3
    ab56:	10a4      	asrs	r4, r4, #2
    ab58:	42a5      	cmp	r5, r4
    ab5a:	d004      	beq.n	ab66 <__libc_init_array+0x3a>
    ab5c:	00ab      	lsls	r3, r5, #2
    ab5e:	58f3      	ldr	r3, [r6, r3]
    ab60:	4798      	blx	r3
    ab62:	3501      	adds	r5, #1
    ab64:	e7f8      	b.n	ab58 <__libc_init_array+0x2c>
    ab66:	bd70      	pop	{r4, r5, r6, pc}
    ab68:	0000b244 	.word	0x0000b244
    ab6c:	0000b244 	.word	0x0000b244
    ab70:	0000b244 	.word	0x0000b244
    ab74:	0000b248 	.word	0x0000b248

0000ab78 <memcpy>:
    ab78:	2300      	movs	r3, #0
    ab7a:	b510      	push	{r4, lr}
    ab7c:	429a      	cmp	r2, r3
    ab7e:	d003      	beq.n	ab88 <memcpy+0x10>
    ab80:	5ccc      	ldrb	r4, [r1, r3]
    ab82:	54c4      	strb	r4, [r0, r3]
    ab84:	3301      	adds	r3, #1
    ab86:	e7f9      	b.n	ab7c <memcpy+0x4>
    ab88:	bd10      	pop	{r4, pc}

0000ab8a <memset>:
    ab8a:	0003      	movs	r3, r0
    ab8c:	1882      	adds	r2, r0, r2
    ab8e:	4293      	cmp	r3, r2
    ab90:	d002      	beq.n	ab98 <memset+0xe>
    ab92:	7019      	strb	r1, [r3, #0]
    ab94:	3301      	adds	r3, #1
    ab96:	e7fa      	b.n	ab8e <memset+0x4>
    ab98:	4770      	bx	lr
    ab9a:	0000      	movs	r0, r0
    ab9c:	42003000 	.word	0x42003000
    aba0:	42003400 	.word	0x42003400
    aba4:	42003800 	.word	0x42003800
    aba8:	42003c00 	.word	0x42003c00
    abac:	42004000 	.word	0x42004000
    abb0:	1f1f1e1e 	.word	0x1f1f1e1e
    abb4:	00000020 	.word	0x00000020
    abb8:	00000002 	.word	0x00000002
    abbc:	00001000 	.word	0x00001000
    abc0:	00000002 	.word	0x00000002
    abc4:	00002000 	.word	0x00002000
    abc8:	00000002 	.word	0x00000002
    abcc:	00004000 	.word	0x00004000
    abd0:	00000002 	.word	0x00000002
    abd4:	00008000 	.word	0x00008000
    abd8:	00000002 	.word	0x00000002
    abdc:	00010000 	.word	0x00010000

0000abe0 <TEMP_AD_TABLE>:
    abe0:	3b5b3b99 3ad73b1a 3a473a90 39ad39fc     .;[;.;.:.:G:.9.9
    abf0:	3907395b 385538b0 379737f8 36ce3734     [9.9.8U8.7.747.6
    ac00:	35f83664 35163588 342934a1 333033ae     d6.5.5.5.4)4.303
    ac10:	322c32af 311e31a6 30063093 2ee52f76     .2,2.1.1.0.0v/..
    ac20:	2dbc2e51 2c8b2d24 2b542bf0 2a182ab7     Q..-$-.,.+T+.*.*
    ac30:	28d82979 27952837 265026f2 250a25ad     y).(7(.'.&P&.%.%
    ac40:	23c42467 22802322 213e21df 2000209e     g$.#"#.".!>!. . 
    ac50:	1ec51f62 1d901e2a 1c611cf8 1b381bcb     b...*.....a...8.
    ac60:	1a161aa6 18fb1988 17e91871 16df1763     ........q...c...
    ac70:	15dd165d 14e41560 13f4146b 130d137f     ]...`...k.......
    ac80:	122f129d 115911c3 108c10f2 0fc81029     ../...Y.....)...
    ac90:	0f0d0f69 0e590eb2 0dae0e02 0d0a0d5b     i.....Y.....[...
    aca0:	0c6e0cbb 0bda0c23 0b4c0b92 0ac50b08     ..n.#.....L.....
    acb0:	0a450a84 09cb0a07 09570990 08e9091f     ..E.......W.....
    acc0:	088008b3 081c084d 07bd07ec 07630790     ....M.........c.
    acd0:	070e0738 06bd06e5 06700696 0626064b     8.........p.K.&.
    ace0:	05e10603 059d05bf 0559057b 05150537     ........{.Y.7...
    acf0:	04d104f3 048d04af 0449046b              ........k.I.

0000acfc <TEMP_TABLE>:
    acfc:	e5e4e3e2 e9e8e7e6 edecebea f1f0efee     ................
    ad0c:	f5f4f3f2 f9f8f7f6 fdfcfbfa 0100fffe     ................
    ad1c:	05040302 09080706 0d0c0b0a 11100f0e     ................
    ad2c:	15141312 19181716 1d1c1b1a 21201f1e     .............. !
    ad3c:	25242322 29282726 2d2c2b2a 31302f2e     "#$%&'()*+,-./01
    ad4c:	35343332 39383736 3d3c3b3a 41403f3e     23456789:;<=>?@A
    ad5c:	45444342 49484746 4d4c4b4a 51504f4e     BCDEFGHIJKLMNOPQ
    ad6c:	55545352 59585756 5d5c5b5a 61605f5e     RSTUVWXYZ[\]^_`a
    ad7c:	65646362 69686766 6d6c6b6a 00006f6e     bcdefghijklmno..

0000ad8c <tc_interrupt_vectors.15485>:
    ad8c:	17161514 00000018                       ........

0000ad94 <Cell_volt>:
    ad94:	0cfc0ceb 0d1f0d0e 0d420d30 0d640d53     ........0.B.S.d.
    ada4:	0d870d75 0da10d98 0db20daa 0dc40dbb     u...............
    adb4:	0dd60dcd 0de70dde 0df50df0 0e000dfb     ................
    adc4:	0e0b0e05 0e150e10 0e200e1a 0e280e25     .......... .%.(.
    add4:	0e2e0e2b 0e340e31 0e3a0e37 0e400e3d     +...1.4.7.:.=.@.
    ade4:	0e470e43 0e4e0e4a 0e550e51 0e5c0e58     C.G.J.N.Q.U.X.\.
    adf4:	0e630e5f 0e6e0e66 0e7e0e76 0e8f0e86     _.c.f.n.v.~.....
    ae04:	0e9f0e97 0eaf0ea7 0ec00eb7 0ed10ec8     ................
    ae14:	0ee20ed9 0ef30eea 0f040efb 0f160f0c     ................
    ae24:	0f290f1f 0f3c0f32 0f4f0f45 0f620f58     ..).2.<.E.O.X.b.
    ae34:	0f760f6b 0f8b0f80 0fa10f96 0fb60fab     k.v.............
    ae44:	0fcb0fc1 0fe20fd6 0ffa0fee 10131006     ................
    ae54:	102b101f 10431037 0000104f              ..+.7.C.O...

0000ae60 <ucCRC_tCalc>:
    ae60:	aa7fd500 54812bfe 8356fc29 7da802d7     .....+.T).V....}
    ae70:	f82d8752 06d379ac d104ae7b 2ffa5085     R.-..y..{....P./
    ae80:	0edb71a4 f0258f5a 27f2588d d90ca673     .q..Z.%..X.'s...
    ae90:	5c8923f6 a277dd08 75a00adf 8b5ef421     .#.\..w....u!.^.
    aea0:	37e2489d c91cb663 1ecb61b4 e0359f4a     .H.7c....a..J.5.
    aeb0:	65b01acf 9b4ee431 4c9933e6 b267cd18     ...e1.N..3.L..g.
    aec0:	9346ec39 6db812c7 ba6fc510 44913bee     9.F....m..o..;.D
    aed0:	c114be6b 3fea4095 e83d9742 16c369bc     k....@.?B.=..i..
    aee0:	45903aef bb6ec411 6cb913c6 9247ed38     .:.E..n....l8.G.
    aef0:	17c268bd e93c9643 3eeb4194 c015bf6a     .h..C.<..A.>j...
    af00:	e1349e4b 1fca60b5 c81db762 36e3499c     K.4..`..b....I.6
    af10:	b366cc19 4d9832e7 9a4fe530 64b11bce     ..f..2.M0.O....d
    af20:	d80da772 26f3598c f1248e5b 0fda70a5     r....Y.&[.$..p..
    af30:	8a5ff520 74a10bde a376dc09 5d8822f7      ._....t..v..".]
    af40:	7ca903d6 8257fd28 55802aff ab7ed401     ...|(.W..*.U..~.
    af50:	2efb5184 d005af7a 07d278ad f92c8653     .Q..z....x..S.,.
    af60:	00008974 00008bd4 00008bd4 00008bd4     t...............
    af70:	00008bd4 00008bd4 00008bd4 00008bd4     ................
    af80:	00008bd4 00008bd4 00008bd4 00008bd4     ................
    af90:	00008bd4 00008bd4 00008bd4 00008bd4     ................
    afa0:	0000895c 00008bd4 00008bd4 00008bd4     \...............
    afb0:	00008bd4 00008bd4 00008bd4 00008bd4     ................
    afc0:	00008bd4 00008bd4 00008bd4 00008bd4     ................
    afd0:	00008bd4 00008bd4 00008bd4 00008bd4     ................
    afe0:	0000896c 00008bd4 00008bd4 00008bd4     l...............
    aff0:	00008bd4 00008bd4 00008bd4 00008bd4     ................
    b000:	00008bd4 00008bd4 00008bd4 00008bd4     ................
    b010:	00008bd4 00008bd4 00008bd4 00008bd4     ................
    b020:	00008964 0000897c 00008944 00008954     d...|...D...T...
    b030:	0000894c 42004400 42004800 00000002     L....D.B.H.B....
    b040:	00000003 00000028 00000029 00000004     ....(...).......
    b050:	00000005 00000006 00000007 00000008     ................
    b060:	00000009 0000000a 0000000b 00000020     ............ ...
    b070:	00000021 00000022 00000023 00000028     !..."...#...(...
    b080:	00000029 00000024 00000025 00000026     )...$...%...&...
    b090:	00000027 00000008 00000009              '...........

0000b09c <_adc_biasrefbuf_pos>:
    b09c:	00000600                                ....

0000b0a0 <_adc_apbcmasks>:
    b0a0:	00020000 00040000                       ........

0000b0a8 <_adc_biascomp_pos>:
    b0a8:	00000903                                ....

0000b0ac <_adc_gclk_ids>:
    b0ac:	00002221                                !"..

0000b0b0 <_adc_extchannel_msb>:
    b0b0:	0000000b 0000000b                       ........

0000b0b8 <_adc_biascomp_addr>:
    b0b8:	00806020 00806020                        `.. `..

0000b0c0 <_adc_biasrefbuf_addr>:
    b0c0:	00806020 00806020 00009372 00009372      `.. `..r...r...
    b0d0:	00009368 00009372 00009368 0000934e     h...r...h...N...
    b0e0:	0000934e 00009372 00009372 00009372     N...r...r...r...
    b0f0:	00009372 00009372 00009372 00009372     r...r...r...r...
    b100:	00009372 00009372 00009372 00009372     r...r...r...r...
    b110:	00009372 00009372 00009372 00009372     r...r...r...r...
    b120:	00009372 00009372 00009372 00009372     r...r...r...r...
    b130:	00009368 00009372 00009368 00009372     h...r...h...r...
    b140:	00009372 00009372 00009372 00009372     r...r...r...r...
    b150:	00009372 00009372 00009372 00009372     r...r...r...r...
    b160:	00009372 00009372 00009372 00009372     r...r...r...r...
    b170:	00009372 00009372 00009372 00009372     r...r...r...r...
    b180:	00009372 00009372 00009372 00009372     r...r...r...r...
    b190:	00009372 00009372 00009372 00009372     r...r...r...r...
    b1a0:	00009372 00009372 00009372 00009372     r...r...r...r...
    b1b0:	00009372 00009372 00009372 00009372     r...r...r...r...
    b1c0:	00009372 00009372 00009368 00009368     r...r...h...h...
    b1d0:	0000937a 0000937a 0000937a 0000937a     z...z...z...z...
    b1e0:	42000400 42000800 42000c00 42001000     ...B...B...B...B
    b1f0:	42001400 42001800 0000a00a 0000a006     ...B...B........
    b200:	0000a006 0000a038 0000a038 0000a022     ....8...8..."...
    b210:	0000a010 0000a028 0000a160 0000a140     ....(...`...@...
    b220:	0000a140 0000a196 0000a152 0000a16e     @.......R...n...
    b230:	0000a144 0000a17c                       D...|...

0000b238 <_init>:
    b238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b23a:	46c0      	nop			; (mov r8, r8)
    b23c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    b23e:	bc08      	pop	{r3}
    b240:	469e      	mov	lr, r3
    b242:	4770      	bx	lr

0000b244 <__init_array_start>:
    b244:	000040e5 	.word	0x000040e5

0000b248 <_fini>:
    b248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b24a:	46c0      	nop			; (mov r8, r8)
    b24c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    b24e:	bc08      	pop	{r3}
    b250:	469e      	mov	lr, r3
    b252:	4770      	bx	lr

0000b254 <__fini_array_start>:
    b254:	000040bd 	.word	0x000040bd
