#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55ed2c4d44a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55ed2c59fb90 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f8a67ee1018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55ed2c59d400_0 .net "clk", 0 0, o0x7f8a67ee1018;  0 drivers
o0x7f8a67ee1048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55ed2c5a0910_0 .net "data_address", 31 0, o0x7f8a67ee1048;  0 drivers
o0x7f8a67ee1078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55ed2c5a5ad0_0 .net "data_read", 0 0, o0x7f8a67ee1078;  0 drivers
v0x55ed2c5a5e00_0 .var "data_readdata", 31 0;
o0x7f8a67ee10d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55ed2c5a6f10_0 .net "data_write", 0 0, o0x7f8a67ee10d8;  0 drivers
o0x7f8a67ee1108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55ed2c5a8f90_0 .net "data_writedata", 31 0, o0x7f8a67ee1108;  0 drivers
S_0x55ed2c57b6f0 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f8a67ee1258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55ed2c5bfe20_0 .net "instr_address", 31 0, o0x7f8a67ee1258;  0 drivers
v0x55ed2c5bff20_0 .var "instr_readdata", 31 0;
S_0x55ed2c58dfe0 .scope module, "srl_tb" "srl_tb" 5 1;
 .timescale 0 0;
v0x55ed2c5ce030_0 .net "active", 0 0, L_0x55ed2c5e78b0;  1 drivers
v0x55ed2c5ce0f0_0 .var "clk", 0 0;
v0x55ed2c5ce190_0 .var "clk_enable", 0 0;
v0x55ed2c5ce280_0 .net "data_address", 31 0, L_0x55ed2c5e5f60;  1 drivers
v0x55ed2c5ce320_0 .net "data_read", 0 0, L_0x55ed2c5e3ae0;  1 drivers
v0x55ed2c5ce410_0 .var "data_readdata", 31 0;
v0x55ed2c5ce4e0_0 .net "data_write", 0 0, L_0x55ed2c5e3900;  1 drivers
v0x55ed2c5ce5b0_0 .net "data_writedata", 31 0, L_0x55ed2c5e5c50;  1 drivers
v0x55ed2c5ce680_0 .net "instr_address", 31 0, L_0x55ed2c5e6f40;  1 drivers
v0x55ed2c5ce7e0_0 .var "instr_readdata", 31 0;
v0x55ed2c5ce880_0 .net "register_v0", 31 0, L_0x55ed2c5e5be0;  1 drivers
v0x55ed2c5ce970_0 .var "reset", 0 0;
S_0x55ed2c58e3b0 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x55ed2c58dfe0;
 .timescale 0 0;
v0x55ed2c5c00f0_0 .var "expected", 31 0;
v0x55ed2c5c01f0_0 .var "funct", 5 0;
v0x55ed2c5c02d0_0 .var "i", 4 0;
v0x55ed2c5c0390_0 .var "imm", 15 0;
v0x55ed2c5c0470_0 .var "imm_instr", 31 0;
v0x55ed2c5c05a0_0 .var "opcode", 5 0;
v0x55ed2c5c0680_0 .var "r_instr", 31 0;
v0x55ed2c5c0760_0 .var "rd", 4 0;
v0x55ed2c5c0840_0 .var "rs", 4 0;
v0x55ed2c5c0920_0 .var "rt", 4 0;
v0x55ed2c5c0a00_0 .var "shamt", 4 0;
v0x55ed2c5c0ae0_0 .var "test", 31 0;
E_0x55ed2c51c150 .event posedge, v0x55ed2c5c2960_0;
S_0x55ed2c58e7e0 .scope module, "dut" "mips_cpu_harvard" 5 125, 6 1 0, S_0x55ed2c58dfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55ed2c59d2e0 .functor OR 1, L_0x55ed2c5df2e0, L_0x55ed2c5df560, C4<0>, C4<0>;
L_0x55ed2c5097b0 .functor BUFZ 1, L_0x55ed2c5ded40, C4<0>, C4<0>, C4<0>;
L_0x55ed2c5a5ce0 .functor BUFZ 1, L_0x55ed2c5deee0, C4<0>, C4<0>, C4<0>;
L_0x55ed2c5a6d70 .functor BUFZ 1, L_0x55ed2c5deee0, C4<0>, C4<0>, C4<0>;
L_0x55ed2c5dfaa0 .functor AND 1, L_0x55ed2c5ded40, L_0x55ed2c5dfda0, C4<1>, C4<1>;
L_0x55ed2c5a8e70 .functor OR 1, L_0x55ed2c5dfaa0, L_0x55ed2c5df980, C4<0>, C4<0>;
L_0x55ed2c54c9f0 .functor OR 1, L_0x55ed2c5a8e70, L_0x55ed2c5dfbb0, C4<0>, C4<0>;
L_0x55ed2c5e0040 .functor OR 1, L_0x55ed2c54c9f0, L_0x55ed2c5e16a0, C4<0>, C4<0>;
L_0x55ed2c5e0150 .functor OR 1, L_0x55ed2c5e0040, L_0x55ed2c5e0e00, C4<0>, C4<0>;
L_0x55ed2c5e0210 .functor BUFZ 1, L_0x55ed2c5df000, C4<0>, C4<0>, C4<0>;
L_0x55ed2c5e0cf0 .functor AND 1, L_0x55ed2c5e0760, L_0x55ed2c5e0ac0, C4<1>, C4<1>;
L_0x55ed2c5e0e00 .functor OR 1, L_0x55ed2c5e0460, L_0x55ed2c5e0cf0, C4<0>, C4<0>;
L_0x55ed2c5e16a0 .functor AND 1, L_0x55ed2c5e11d0, L_0x55ed2c5e1480, C4<1>, C4<1>;
L_0x55ed2c5e1e50 .functor OR 1, L_0x55ed2c5e18f0, L_0x55ed2c5e1c10, C4<0>, C4<0>;
L_0x55ed2c5e0f60 .functor OR 1, L_0x55ed2c5e23c0, L_0x55ed2c5e26c0, C4<0>, C4<0>;
L_0x55ed2c5e25a0 .functor AND 1, L_0x55ed2c5e20d0, L_0x55ed2c5e0f60, C4<1>, C4<1>;
L_0x55ed2c5e2ec0 .functor OR 1, L_0x55ed2c5e2b50, L_0x55ed2c5e2dd0, C4<0>, C4<0>;
L_0x55ed2c5e31c0 .functor OR 1, L_0x55ed2c5e2ec0, L_0x55ed2c5e2fd0, C4<0>, C4<0>;
L_0x55ed2c5e3370 .functor AND 1, L_0x55ed2c5ded40, L_0x55ed2c5e31c0, C4<1>, C4<1>;
L_0x55ed2c5e3520 .functor AND 1, L_0x55ed2c5ded40, L_0x55ed2c5e3430, C4<1>, C4<1>;
L_0x55ed2c5e3840 .functor AND 1, L_0x55ed2c5ded40, L_0x55ed2c5e32d0, C4<1>, C4<1>;
L_0x55ed2c5e3ae0 .functor BUFZ 1, L_0x55ed2c5a5ce0, C4<0>, C4<0>, C4<0>;
L_0x55ed2c5e4770 .functor AND 1, L_0x55ed2c5e78b0, L_0x55ed2c5e0150, C4<1>, C4<1>;
L_0x55ed2c5e4880 .functor OR 1, L_0x55ed2c5e0e00, L_0x55ed2c5e16a0, C4<0>, C4<0>;
L_0x55ed2c5e5c50 .functor BUFZ 32, L_0x55ed2c5e5ad0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55ed2c5e5d10 .functor BUFZ 32, L_0x55ed2c5e4a60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55ed2c5e5e60 .functor BUFZ 32, L_0x55ed2c5e5ad0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55ed2c5e5f60 .functor BUFZ 32, v0x55ed2c5c1b70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55ed2c5e6be0 .functor AND 1, v0x55ed2c5ce190_0, L_0x55ed2c5e3370, C4<1>, C4<1>;
L_0x55ed2c5e6c50 .functor AND 1, L_0x55ed2c5e6be0, v0x55ed2c5cb100_0, C4<1>, C4<1>;
L_0x55ed2c5e6f40 .functor BUFZ 32, v0x55ed2c5c2a20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55ed2c5e78b0 .functor BUFZ 1, v0x55ed2c5cb100_0, C4<0>, C4<0>, C4<0>;
L_0x55ed2c5e7ac0 .functor AND 1, v0x55ed2c5ce190_0, v0x55ed2c5cb100_0, C4<1>, C4<1>;
v0x55ed2c5c5710_0 .net *"_ivl_100", 31 0, L_0x55ed2c5e0fd0;  1 drivers
L_0x7f8a67e98498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5c5810_0 .net *"_ivl_103", 25 0, L_0x7f8a67e98498;  1 drivers
L_0x7f8a67e984e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5c58f0_0 .net/2u *"_ivl_104", 31 0, L_0x7f8a67e984e0;  1 drivers
v0x55ed2c5c59b0_0 .net *"_ivl_106", 0 0, L_0x55ed2c5e11d0;  1 drivers
v0x55ed2c5c5a70_0 .net *"_ivl_109", 5 0, L_0x55ed2c5e13e0;  1 drivers
L_0x7f8a67e98528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5c5b50_0 .net/2u *"_ivl_110", 5 0, L_0x7f8a67e98528;  1 drivers
v0x55ed2c5c5c30_0 .net *"_ivl_112", 0 0, L_0x55ed2c5e1480;  1 drivers
v0x55ed2c5c5cf0_0 .net *"_ivl_116", 31 0, L_0x55ed2c5e1800;  1 drivers
L_0x7f8a67e98570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5c5dd0_0 .net *"_ivl_119", 25 0, L_0x7f8a67e98570;  1 drivers
L_0x7f8a67e980a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5c5eb0_0 .net/2u *"_ivl_12", 5 0, L_0x7f8a67e980a8;  1 drivers
L_0x7f8a67e985b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5c5f90_0 .net/2u *"_ivl_120", 31 0, L_0x7f8a67e985b8;  1 drivers
v0x55ed2c5c6070_0 .net *"_ivl_122", 0 0, L_0x55ed2c5e18f0;  1 drivers
v0x55ed2c5c6130_0 .net *"_ivl_124", 31 0, L_0x55ed2c5e1b20;  1 drivers
L_0x7f8a67e98600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5c6210_0 .net *"_ivl_127", 25 0, L_0x7f8a67e98600;  1 drivers
L_0x7f8a67e98648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5c62f0_0 .net/2u *"_ivl_128", 31 0, L_0x7f8a67e98648;  1 drivers
v0x55ed2c5c63d0_0 .net *"_ivl_130", 0 0, L_0x55ed2c5e1c10;  1 drivers
v0x55ed2c5c6490_0 .net *"_ivl_134", 31 0, L_0x55ed2c5e1fe0;  1 drivers
L_0x7f8a67e98690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5c6680_0 .net *"_ivl_137", 25 0, L_0x7f8a67e98690;  1 drivers
L_0x7f8a67e986d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5c6760_0 .net/2u *"_ivl_138", 31 0, L_0x7f8a67e986d8;  1 drivers
v0x55ed2c5c6840_0 .net *"_ivl_140", 0 0, L_0x55ed2c5e20d0;  1 drivers
v0x55ed2c5c6900_0 .net *"_ivl_143", 5 0, L_0x55ed2c5e2320;  1 drivers
L_0x7f8a67e98720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5c69e0_0 .net/2u *"_ivl_144", 5 0, L_0x7f8a67e98720;  1 drivers
v0x55ed2c5c6ac0_0 .net *"_ivl_146", 0 0, L_0x55ed2c5e23c0;  1 drivers
v0x55ed2c5c6b80_0 .net *"_ivl_149", 5 0, L_0x55ed2c5e2620;  1 drivers
L_0x7f8a67e98768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5c6c60_0 .net/2u *"_ivl_150", 5 0, L_0x7f8a67e98768;  1 drivers
v0x55ed2c5c6d40_0 .net *"_ivl_152", 0 0, L_0x55ed2c5e26c0;  1 drivers
v0x55ed2c5c6e00_0 .net *"_ivl_155", 0 0, L_0x55ed2c5e0f60;  1 drivers
v0x55ed2c5c6ec0_0 .net *"_ivl_159", 1 0, L_0x55ed2c5e2a60;  1 drivers
L_0x7f8a67e980f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5c6fa0_0 .net/2u *"_ivl_16", 5 0, L_0x7f8a67e980f0;  1 drivers
L_0x7f8a67e987b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5c7080_0 .net/2u *"_ivl_160", 1 0, L_0x7f8a67e987b0;  1 drivers
v0x55ed2c5c7160_0 .net *"_ivl_162", 0 0, L_0x55ed2c5e2b50;  1 drivers
L_0x7f8a67e987f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5c7220_0 .net/2u *"_ivl_164", 5 0, L_0x7f8a67e987f8;  1 drivers
v0x55ed2c5c7300_0 .net *"_ivl_166", 0 0, L_0x55ed2c5e2dd0;  1 drivers
v0x55ed2c5c75d0_0 .net *"_ivl_169", 0 0, L_0x55ed2c5e2ec0;  1 drivers
L_0x7f8a67e98840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5c7690_0 .net/2u *"_ivl_170", 5 0, L_0x7f8a67e98840;  1 drivers
v0x55ed2c5c7770_0 .net *"_ivl_172", 0 0, L_0x55ed2c5e2fd0;  1 drivers
v0x55ed2c5c7830_0 .net *"_ivl_175", 0 0, L_0x55ed2c5e31c0;  1 drivers
L_0x7f8a67e98888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5c78f0_0 .net/2u *"_ivl_178", 5 0, L_0x7f8a67e98888;  1 drivers
v0x55ed2c5c79d0_0 .net *"_ivl_180", 0 0, L_0x55ed2c5e3430;  1 drivers
L_0x7f8a67e988d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5c7a90_0 .net/2u *"_ivl_184", 5 0, L_0x7f8a67e988d0;  1 drivers
v0x55ed2c5c7b70_0 .net *"_ivl_186", 0 0, L_0x55ed2c5e32d0;  1 drivers
L_0x7f8a67e98918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5c7c30_0 .net/2u *"_ivl_190", 0 0, L_0x7f8a67e98918;  1 drivers
v0x55ed2c5c7d10_0 .net *"_ivl_20", 31 0, L_0x55ed2c5df1a0;  1 drivers
L_0x7f8a67e98960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5c7df0_0 .net/2u *"_ivl_200", 4 0, L_0x7f8a67e98960;  1 drivers
v0x55ed2c5c7ed0_0 .net *"_ivl_203", 4 0, L_0x55ed2c5e4000;  1 drivers
v0x55ed2c5c7fb0_0 .net *"_ivl_205", 4 0, L_0x55ed2c5e4220;  1 drivers
v0x55ed2c5c8090_0 .net *"_ivl_206", 4 0, L_0x55ed2c5e42c0;  1 drivers
v0x55ed2c5c8170_0 .net *"_ivl_213", 0 0, L_0x55ed2c5e4880;  1 drivers
L_0x7f8a67e989a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5c8230_0 .net/2u *"_ivl_214", 31 0, L_0x7f8a67e989a8;  1 drivers
v0x55ed2c5c8310_0 .net *"_ivl_216", 31 0, L_0x55ed2c5e49c0;  1 drivers
v0x55ed2c5c83f0_0 .net *"_ivl_218", 31 0, L_0x55ed2c5e4c70;  1 drivers
v0x55ed2c5c84d0_0 .net *"_ivl_220", 31 0, L_0x55ed2c5e4e00;  1 drivers
v0x55ed2c5c85b0_0 .net *"_ivl_222", 31 0, L_0x55ed2c5e5140;  1 drivers
L_0x7f8a67e98138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5c8690_0 .net *"_ivl_23", 25 0, L_0x7f8a67e98138;  1 drivers
v0x55ed2c5c8770_0 .net *"_ivl_235", 0 0, L_0x55ed2c5e6be0;  1 drivers
L_0x7f8a67e98b58 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5c8830_0 .net/2u *"_ivl_238", 31 0, L_0x7f8a67e98b58;  1 drivers
L_0x7f8a67e98180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5c8910_0 .net/2u *"_ivl_24", 31 0, L_0x7f8a67e98180;  1 drivers
v0x55ed2c5c89f0_0 .net *"_ivl_243", 0 0, L_0x55ed2c5e70a0;  1 drivers
L_0x7f8a67e98ba0 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5c8ad0_0 .net/2u *"_ivl_244", 15 0, L_0x7f8a67e98ba0;  1 drivers
L_0x7f8a67e98be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5c8bb0_0 .net/2u *"_ivl_246", 15 0, L_0x7f8a67e98be8;  1 drivers
v0x55ed2c5c8c90_0 .net *"_ivl_248", 15 0, L_0x55ed2c5e7310;  1 drivers
v0x55ed2c5c8d70_0 .net *"_ivl_251", 15 0, L_0x55ed2c5e74a0;  1 drivers
v0x55ed2c5c8e50_0 .net *"_ivl_26", 0 0, L_0x55ed2c5df2e0;  1 drivers
v0x55ed2c5c8f10_0 .net *"_ivl_28", 31 0, L_0x55ed2c5df470;  1 drivers
L_0x7f8a67e981c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5c8ff0_0 .net *"_ivl_31", 25 0, L_0x7f8a67e981c8;  1 drivers
L_0x7f8a67e98210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5c94e0_0 .net/2u *"_ivl_32", 31 0, L_0x7f8a67e98210;  1 drivers
v0x55ed2c5c95c0_0 .net *"_ivl_34", 0 0, L_0x55ed2c5df560;  1 drivers
v0x55ed2c5c9680_0 .net *"_ivl_4", 31 0, L_0x55ed2c5cebe0;  1 drivers
v0x55ed2c5c9760_0 .net *"_ivl_45", 2 0, L_0x55ed2c5df850;  1 drivers
L_0x7f8a67e98258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5c9840_0 .net/2u *"_ivl_46", 2 0, L_0x7f8a67e98258;  1 drivers
v0x55ed2c5c9920_0 .net *"_ivl_51", 2 0, L_0x55ed2c5dfb10;  1 drivers
L_0x7f8a67e982a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5c9a00_0 .net/2u *"_ivl_52", 2 0, L_0x7f8a67e982a0;  1 drivers
v0x55ed2c5c9ae0_0 .net *"_ivl_57", 0 0, L_0x55ed2c5dfda0;  1 drivers
v0x55ed2c5c9ba0_0 .net *"_ivl_59", 0 0, L_0x55ed2c5dfaa0;  1 drivers
v0x55ed2c5c9c60_0 .net *"_ivl_61", 0 0, L_0x55ed2c5a8e70;  1 drivers
v0x55ed2c5c9d20_0 .net *"_ivl_63", 0 0, L_0x55ed2c54c9f0;  1 drivers
v0x55ed2c5c9de0_0 .net *"_ivl_65", 0 0, L_0x55ed2c5e0040;  1 drivers
L_0x7f8a67e98018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5c9ea0_0 .net *"_ivl_7", 25 0, L_0x7f8a67e98018;  1 drivers
v0x55ed2c5c9f80_0 .net *"_ivl_70", 31 0, L_0x55ed2c5e0330;  1 drivers
L_0x7f8a67e982e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5ca060_0 .net *"_ivl_73", 25 0, L_0x7f8a67e982e8;  1 drivers
L_0x7f8a67e98330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5ca140_0 .net/2u *"_ivl_74", 31 0, L_0x7f8a67e98330;  1 drivers
v0x55ed2c5ca220_0 .net *"_ivl_76", 0 0, L_0x55ed2c5e0460;  1 drivers
v0x55ed2c5ca2e0_0 .net *"_ivl_78", 31 0, L_0x55ed2c5e05d0;  1 drivers
L_0x7f8a67e98060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5ca3c0_0 .net/2u *"_ivl_8", 31 0, L_0x7f8a67e98060;  1 drivers
L_0x7f8a67e98378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5ca4a0_0 .net *"_ivl_81", 25 0, L_0x7f8a67e98378;  1 drivers
L_0x7f8a67e983c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5ca580_0 .net/2u *"_ivl_82", 31 0, L_0x7f8a67e983c0;  1 drivers
v0x55ed2c5ca660_0 .net *"_ivl_84", 0 0, L_0x55ed2c5e0760;  1 drivers
v0x55ed2c5ca720_0 .net *"_ivl_87", 0 0, L_0x55ed2c5e08d0;  1 drivers
v0x55ed2c5ca800_0 .net *"_ivl_88", 31 0, L_0x55ed2c5e0670;  1 drivers
L_0x7f8a67e98408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5ca8e0_0 .net *"_ivl_91", 30 0, L_0x7f8a67e98408;  1 drivers
L_0x7f8a67e98450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5ca9c0_0 .net/2u *"_ivl_92", 31 0, L_0x7f8a67e98450;  1 drivers
v0x55ed2c5caaa0_0 .net *"_ivl_94", 0 0, L_0x55ed2c5e0ac0;  1 drivers
v0x55ed2c5cab60_0 .net *"_ivl_97", 0 0, L_0x55ed2c5e0cf0;  1 drivers
v0x55ed2c5cac20_0 .net "active", 0 0, L_0x55ed2c5e78b0;  alias, 1 drivers
v0x55ed2c5cace0_0 .net "alu_op1", 31 0, L_0x55ed2c5e5d10;  1 drivers
v0x55ed2c5cada0_0 .net "alu_op2", 31 0, L_0x55ed2c5e5e60;  1 drivers
v0x55ed2c5cae60_0 .net "alui_instr", 0 0, L_0x55ed2c5df980;  1 drivers
v0x55ed2c5caf20_0 .net "b_flag", 0 0, v0x55ed2c5c16a0_0;  1 drivers
v0x55ed2c5cafc0_0 .net "clk", 0 0, v0x55ed2c5ce0f0_0;  1 drivers
v0x55ed2c5cb060_0 .net "clk_enable", 0 0, v0x55ed2c5ce190_0;  1 drivers
v0x55ed2c5cb100_0 .var "cpu_active", 0 0;
v0x55ed2c5cb1a0_0 .net "curr_addr", 31 0, v0x55ed2c5c2a20_0;  1 drivers
v0x55ed2c5cb270_0 .net "curr_addr_p4", 31 0, L_0x55ed2c5e6ea0;  1 drivers
v0x55ed2c5cb330_0 .net "data_address", 31 0, L_0x55ed2c5e5f60;  alias, 1 drivers
v0x55ed2c5cb410_0 .net "data_read", 0 0, L_0x55ed2c5e3ae0;  alias, 1 drivers
v0x55ed2c5cb4d0_0 .net "data_readdata", 31 0, v0x55ed2c5ce410_0;  1 drivers
v0x55ed2c5cb5b0_0 .net "data_write", 0 0, L_0x55ed2c5e3900;  alias, 1 drivers
v0x55ed2c5cb670_0 .net "data_writedata", 31 0, L_0x55ed2c5e5c50;  alias, 1 drivers
v0x55ed2c5cb750_0 .net "funct_code", 5 0, L_0x55ed2c5ceab0;  1 drivers
v0x55ed2c5cb830_0 .net "hi_out", 31 0, v0x55ed2c5c30b0_0;  1 drivers
v0x55ed2c5cb920_0 .net "hl_reg_enable", 0 0, L_0x55ed2c5e6c50;  1 drivers
v0x55ed2c5cb9c0_0 .net "instr_address", 31 0, L_0x55ed2c5e6f40;  alias, 1 drivers
v0x55ed2c5cba80_0 .net "instr_opcode", 5 0, L_0x55ed2c5cea10;  1 drivers
v0x55ed2c5cbb60_0 .net "instr_readdata", 31 0, v0x55ed2c5ce7e0_0;  1 drivers
v0x55ed2c5cbc20_0 .net "j_imm", 0 0, L_0x55ed2c5e1e50;  1 drivers
v0x55ed2c5cbcc0_0 .net "j_reg", 0 0, L_0x55ed2c5e25a0;  1 drivers
v0x55ed2c5cbd80_0 .net "l_type", 0 0, L_0x55ed2c5dfbb0;  1 drivers
v0x55ed2c5cbe40_0 .net "link_const", 0 0, L_0x55ed2c5e0e00;  1 drivers
v0x55ed2c5cbf00_0 .net "link_reg", 0 0, L_0x55ed2c5e16a0;  1 drivers
v0x55ed2c5cbfc0_0 .net "lo_out", 31 0, v0x55ed2c5c3900_0;  1 drivers
v0x55ed2c5cc0b0_0 .net "lw", 0 0, L_0x55ed2c5deee0;  1 drivers
v0x55ed2c5cc150_0 .net "mem_read", 0 0, L_0x55ed2c5a5ce0;  1 drivers
v0x55ed2c5cc210_0 .net "mem_to_reg", 0 0, L_0x55ed2c5a6d70;  1 drivers
v0x55ed2c5cc2d0_0 .net "mem_write", 0 0, L_0x55ed2c5e0210;  1 drivers
v0x55ed2c5cc390_0 .net "memaddroffset", 31 0, v0x55ed2c5c1b70_0;  1 drivers
v0x55ed2c5cc480_0 .net "mfhi", 0 0, L_0x55ed2c5e3520;  1 drivers
v0x55ed2c5cc520_0 .net "mflo", 0 0, L_0x55ed2c5e3840;  1 drivers
v0x55ed2c5cc5e0_0 .net "movefrom", 0 0, L_0x55ed2c59d2e0;  1 drivers
v0x55ed2c5cc6a0_0 .net "muldiv", 0 0, L_0x55ed2c5e3370;  1 drivers
v0x55ed2c5ccf70_0 .var "next_instr_addr", 31 0;
v0x55ed2c5cd060_0 .net "offset", 31 0, L_0x55ed2c5e7720;  1 drivers
v0x55ed2c5cd120_0 .net "pc_enable", 0 0, L_0x55ed2c5e7ac0;  1 drivers
v0x55ed2c5cd1f0_0 .net "r_format", 0 0, L_0x55ed2c5ded40;  1 drivers
v0x55ed2c5cd290_0 .net "reg_a_read_data", 31 0, L_0x55ed2c5e4a60;  1 drivers
v0x55ed2c5cd380_0 .net "reg_a_read_index", 4 0, L_0x55ed2c5e3cb0;  1 drivers
v0x55ed2c5cd450_0 .net "reg_b_read_data", 31 0, L_0x55ed2c5e5ad0;  1 drivers
v0x55ed2c5cd520_0 .net "reg_b_read_index", 4 0, L_0x55ed2c5e3f10;  1 drivers
v0x55ed2c5cd5f0_0 .net "reg_dst", 0 0, L_0x55ed2c5097b0;  1 drivers
v0x55ed2c5cd690_0 .net "reg_write", 0 0, L_0x55ed2c5e0150;  1 drivers
v0x55ed2c5cd750_0 .net "reg_write_data", 31 0, L_0x55ed2c5e52d0;  1 drivers
v0x55ed2c5cd840_0 .net "reg_write_enable", 0 0, L_0x55ed2c5e4770;  1 drivers
v0x55ed2c5cd910_0 .net "reg_write_index", 4 0, L_0x55ed2c5e45e0;  1 drivers
v0x55ed2c5cd9e0_0 .net "register_v0", 31 0, L_0x55ed2c5e5be0;  alias, 1 drivers
v0x55ed2c5cdab0_0 .net "reset", 0 0, v0x55ed2c5ce970_0;  1 drivers
v0x55ed2c5cdbe0_0 .net "result", 31 0, v0x55ed2c5c1fd0_0;  1 drivers
v0x55ed2c5cdcb0_0 .net "result_hi", 31 0, v0x55ed2c5c18d0_0;  1 drivers
v0x55ed2c5cdd50_0 .net "result_lo", 31 0, v0x55ed2c5c1a90_0;  1 drivers
v0x55ed2c5cddf0_0 .net "sw", 0 0, L_0x55ed2c5df000;  1 drivers
E_0x55ed2c51ecd0/0 .event anyedge, v0x55ed2c5c16a0_0, v0x55ed2c5cb270_0, v0x55ed2c5cd060_0, v0x55ed2c5cbc20_0;
E_0x55ed2c51ecd0/1 .event anyedge, v0x55ed2c5c19b0_0, v0x55ed2c5cbcc0_0, v0x55ed2c5c46f0_0;
E_0x55ed2c51ecd0 .event/or E_0x55ed2c51ecd0/0, E_0x55ed2c51ecd0/1;
L_0x55ed2c5cea10 .part v0x55ed2c5ce7e0_0, 26, 6;
L_0x55ed2c5ceab0 .part v0x55ed2c5ce7e0_0, 0, 6;
L_0x55ed2c5cebe0 .concat [ 6 26 0 0], L_0x55ed2c5cea10, L_0x7f8a67e98018;
L_0x55ed2c5ded40 .cmp/eq 32, L_0x55ed2c5cebe0, L_0x7f8a67e98060;
L_0x55ed2c5deee0 .cmp/eq 6, L_0x55ed2c5cea10, L_0x7f8a67e980a8;
L_0x55ed2c5df000 .cmp/eq 6, L_0x55ed2c5cea10, L_0x7f8a67e980f0;
L_0x55ed2c5df1a0 .concat [ 6 26 0 0], L_0x55ed2c5cea10, L_0x7f8a67e98138;
L_0x55ed2c5df2e0 .cmp/eq 32, L_0x55ed2c5df1a0, L_0x7f8a67e98180;
L_0x55ed2c5df470 .concat [ 6 26 0 0], L_0x55ed2c5cea10, L_0x7f8a67e981c8;
L_0x55ed2c5df560 .cmp/eq 32, L_0x55ed2c5df470, L_0x7f8a67e98210;
L_0x55ed2c5df850 .part L_0x55ed2c5cea10, 3, 3;
L_0x55ed2c5df980 .cmp/eq 3, L_0x55ed2c5df850, L_0x7f8a67e98258;
L_0x55ed2c5dfb10 .part L_0x55ed2c5cea10, 3, 3;
L_0x55ed2c5dfbb0 .cmp/eq 3, L_0x55ed2c5dfb10, L_0x7f8a67e982a0;
L_0x55ed2c5dfda0 .reduce/nor L_0x55ed2c5e3370;
L_0x55ed2c5e0330 .concat [ 6 26 0 0], L_0x55ed2c5cea10, L_0x7f8a67e982e8;
L_0x55ed2c5e0460 .cmp/eq 32, L_0x55ed2c5e0330, L_0x7f8a67e98330;
L_0x55ed2c5e05d0 .concat [ 6 26 0 0], L_0x55ed2c5cea10, L_0x7f8a67e98378;
L_0x55ed2c5e0760 .cmp/eq 32, L_0x55ed2c5e05d0, L_0x7f8a67e983c0;
L_0x55ed2c5e08d0 .part v0x55ed2c5ce7e0_0, 20, 1;
L_0x55ed2c5e0670 .concat [ 1 31 0 0], L_0x55ed2c5e08d0, L_0x7f8a67e98408;
L_0x55ed2c5e0ac0 .cmp/eq 32, L_0x55ed2c5e0670, L_0x7f8a67e98450;
L_0x55ed2c5e0fd0 .concat [ 6 26 0 0], L_0x55ed2c5cea10, L_0x7f8a67e98498;
L_0x55ed2c5e11d0 .cmp/eq 32, L_0x55ed2c5e0fd0, L_0x7f8a67e984e0;
L_0x55ed2c5e13e0 .part v0x55ed2c5ce7e0_0, 0, 6;
L_0x55ed2c5e1480 .cmp/eq 6, L_0x55ed2c5e13e0, L_0x7f8a67e98528;
L_0x55ed2c5e1800 .concat [ 6 26 0 0], L_0x55ed2c5cea10, L_0x7f8a67e98570;
L_0x55ed2c5e18f0 .cmp/eq 32, L_0x55ed2c5e1800, L_0x7f8a67e985b8;
L_0x55ed2c5e1b20 .concat [ 6 26 0 0], L_0x55ed2c5cea10, L_0x7f8a67e98600;
L_0x55ed2c5e1c10 .cmp/eq 32, L_0x55ed2c5e1b20, L_0x7f8a67e98648;
L_0x55ed2c5e1fe0 .concat [ 6 26 0 0], L_0x55ed2c5cea10, L_0x7f8a67e98690;
L_0x55ed2c5e20d0 .cmp/eq 32, L_0x55ed2c5e1fe0, L_0x7f8a67e986d8;
L_0x55ed2c5e2320 .part v0x55ed2c5ce7e0_0, 0, 6;
L_0x55ed2c5e23c0 .cmp/eq 6, L_0x55ed2c5e2320, L_0x7f8a67e98720;
L_0x55ed2c5e2620 .part v0x55ed2c5ce7e0_0, 0, 6;
L_0x55ed2c5e26c0 .cmp/eq 6, L_0x55ed2c5e2620, L_0x7f8a67e98768;
L_0x55ed2c5e2a60 .part L_0x55ed2c5ceab0, 3, 2;
L_0x55ed2c5e2b50 .cmp/eq 2, L_0x55ed2c5e2a60, L_0x7f8a67e987b0;
L_0x55ed2c5e2dd0 .cmp/eq 6, L_0x55ed2c5ceab0, L_0x7f8a67e987f8;
L_0x55ed2c5e2fd0 .cmp/eq 6, L_0x55ed2c5ceab0, L_0x7f8a67e98840;
L_0x55ed2c5e3430 .cmp/eq 6, L_0x55ed2c5ceab0, L_0x7f8a67e98888;
L_0x55ed2c5e32d0 .cmp/eq 6, L_0x55ed2c5ceab0, L_0x7f8a67e988d0;
L_0x55ed2c5e3900 .functor MUXZ 1, L_0x7f8a67e98918, L_0x55ed2c5e0210, L_0x55ed2c5e78b0, C4<>;
L_0x55ed2c5e3cb0 .part v0x55ed2c5ce7e0_0, 21, 5;
L_0x55ed2c5e3f10 .part v0x55ed2c5ce7e0_0, 16, 5;
L_0x55ed2c5e4000 .part v0x55ed2c5ce7e0_0, 11, 5;
L_0x55ed2c5e4220 .part v0x55ed2c5ce7e0_0, 16, 5;
L_0x55ed2c5e42c0 .functor MUXZ 5, L_0x55ed2c5e4220, L_0x55ed2c5e4000, L_0x55ed2c5097b0, C4<>;
L_0x55ed2c5e45e0 .functor MUXZ 5, L_0x55ed2c5e42c0, L_0x7f8a67e98960, L_0x55ed2c5e0e00, C4<>;
L_0x55ed2c5e49c0 .arith/sum 32, L_0x55ed2c5e6ea0, L_0x7f8a67e989a8;
L_0x55ed2c5e4c70 .functor MUXZ 32, v0x55ed2c5c1fd0_0, v0x55ed2c5ce410_0, L_0x55ed2c5a6d70, C4<>;
L_0x55ed2c5e4e00 .functor MUXZ 32, L_0x55ed2c5e4c70, v0x55ed2c5c3900_0, L_0x55ed2c5e3840, C4<>;
L_0x55ed2c5e5140 .functor MUXZ 32, L_0x55ed2c5e4e00, v0x55ed2c5c30b0_0, L_0x55ed2c5e3520, C4<>;
L_0x55ed2c5e52d0 .functor MUXZ 32, L_0x55ed2c5e5140, L_0x55ed2c5e49c0, L_0x55ed2c5e4880, C4<>;
L_0x55ed2c5e6ea0 .arith/sum 32, v0x55ed2c5c2a20_0, L_0x7f8a67e98b58;
L_0x55ed2c5e70a0 .part v0x55ed2c5ce7e0_0, 15, 1;
L_0x55ed2c5e7310 .functor MUXZ 16, L_0x7f8a67e98be8, L_0x7f8a67e98ba0, L_0x55ed2c5e70a0, C4<>;
L_0x55ed2c5e74a0 .part v0x55ed2c5ce7e0_0, 0, 16;
L_0x55ed2c5e7720 .concat [ 16 16 0 0], L_0x55ed2c5e74a0, L_0x55ed2c5e7310;
S_0x55ed2c59f7c0 .scope module, "cpu_alu" "alu" 6 157, 7 1 0, S_0x55ed2c58e7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55ed2c5c0f50_0 .net *"_ivl_10", 15 0, L_0x55ed2c5e62a0;  1 drivers
v0x55ed2c5c1050_0 .net *"_ivl_13", 15 0, L_0x55ed2c5e63e0;  1 drivers
L_0x7f8a67e98b10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5c1130_0 .net/2u *"_ivl_16", 15 0, L_0x7f8a67e98b10;  1 drivers
v0x55ed2c5c11f0_0 .net *"_ivl_19", 15 0, L_0x55ed2c5e6810;  1 drivers
v0x55ed2c5c12d0_0 .net *"_ivl_5", 0 0, L_0x55ed2c5e6200;  1 drivers
L_0x7f8a67e98a80 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5c1400_0 .net/2u *"_ivl_6", 15 0, L_0x7f8a67e98a80;  1 drivers
L_0x7f8a67e98ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5c14e0_0 .net/2u *"_ivl_8", 15 0, L_0x7f8a67e98ac8;  1 drivers
v0x55ed2c5c15c0_0 .net "addr_rt", 4 0, L_0x55ed2c5e6ae0;  1 drivers
v0x55ed2c5c16a0_0 .var "b_flag", 0 0;
v0x55ed2c5c17f0_0 .net "funct", 5 0, L_0x55ed2c5e6160;  1 drivers
v0x55ed2c5c18d0_0 .var "hi", 31 0;
v0x55ed2c5c19b0_0 .net "instructionword", 31 0, v0x55ed2c5ce7e0_0;  alias, 1 drivers
v0x55ed2c5c1a90_0 .var "lo", 31 0;
v0x55ed2c5c1b70_0 .var "memaddroffset", 31 0;
v0x55ed2c5c1c50_0 .var "multresult", 63 0;
v0x55ed2c5c1d30_0 .net "op1", 31 0, L_0x55ed2c5e5d10;  alias, 1 drivers
v0x55ed2c5c1e10_0 .net "op2", 31 0, L_0x55ed2c5e5e60;  alias, 1 drivers
v0x55ed2c5c1ef0_0 .net "opcode", 5 0, L_0x55ed2c5e60c0;  1 drivers
v0x55ed2c5c1fd0_0 .var "result", 31 0;
v0x55ed2c5c20b0_0 .net "shamt", 4 0, L_0x55ed2c5e6a40;  1 drivers
v0x55ed2c5c2190_0 .net/s "sign_op1", 31 0, L_0x55ed2c5e5d10;  alias, 1 drivers
v0x55ed2c5c2250_0 .net/s "sign_op2", 31 0, L_0x55ed2c5e5e60;  alias, 1 drivers
v0x55ed2c5c22f0_0 .net "simmediatedata", 31 0, L_0x55ed2c5e6690;  1 drivers
v0x55ed2c5c23b0_0 .net "uimmediatedata", 31 0, L_0x55ed2c5e68b0;  1 drivers
v0x55ed2c5c2490_0 .net "unsign_op1", 31 0, L_0x55ed2c5e5d10;  alias, 1 drivers
v0x55ed2c5c2550_0 .net "unsign_op2", 31 0, L_0x55ed2c5e5e60;  alias, 1 drivers
E_0x55ed2c4f6790/0 .event anyedge, v0x55ed2c5c1ef0_0, v0x55ed2c5c17f0_0, v0x55ed2c5c1e10_0, v0x55ed2c5c20b0_0;
E_0x55ed2c4f6790/1 .event anyedge, v0x55ed2c5c1d30_0, v0x55ed2c5c1c50_0, v0x55ed2c5c15c0_0, v0x55ed2c5c22f0_0;
E_0x55ed2c4f6790/2 .event anyedge, v0x55ed2c5c23b0_0;
E_0x55ed2c4f6790 .event/or E_0x55ed2c4f6790/0, E_0x55ed2c4f6790/1, E_0x55ed2c4f6790/2;
L_0x55ed2c5e60c0 .part v0x55ed2c5ce7e0_0, 26, 6;
L_0x55ed2c5e6160 .part v0x55ed2c5ce7e0_0, 0, 6;
L_0x55ed2c5e6200 .part v0x55ed2c5ce7e0_0, 15, 1;
L_0x55ed2c5e62a0 .functor MUXZ 16, L_0x7f8a67e98ac8, L_0x7f8a67e98a80, L_0x55ed2c5e6200, C4<>;
L_0x55ed2c5e63e0 .part v0x55ed2c5ce7e0_0, 0, 16;
L_0x55ed2c5e6690 .concat [ 16 16 0 0], L_0x55ed2c5e63e0, L_0x55ed2c5e62a0;
L_0x55ed2c5e6810 .part v0x55ed2c5ce7e0_0, 0, 16;
L_0x55ed2c5e68b0 .concat [ 16 16 0 0], L_0x55ed2c5e6810, L_0x7f8a67e98b10;
L_0x55ed2c5e6a40 .part v0x55ed2c5ce7e0_0, 6, 5;
L_0x55ed2c5e6ae0 .part v0x55ed2c5ce7e0_0, 16, 5;
S_0x55ed2c5c27b0 .scope module, "cpu_pc" "pc" 6 231, 8 1 0, S_0x55ed2c58e7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x55ed2c5c2960_0 .net "clk", 0 0, v0x55ed2c5ce0f0_0;  alias, 1 drivers
v0x55ed2c5c2a20_0 .var "curr_addr", 31 0;
v0x55ed2c5c2b00_0 .net "enable", 0 0, L_0x55ed2c5e7ac0;  alias, 1 drivers
v0x55ed2c5c2ba0_0 .net "next_addr", 31 0, v0x55ed2c5ccf70_0;  1 drivers
v0x55ed2c5c2c80_0 .net "reset", 0 0, v0x55ed2c5ce970_0;  alias, 1 drivers
S_0x55ed2c5c2e30 .scope module, "hi" "hl_reg" 6 184, 9 1 0, S_0x55ed2c58e7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55ed2c5c3010_0 .net "clk", 0 0, v0x55ed2c5ce0f0_0;  alias, 1 drivers
v0x55ed2c5c30b0_0 .var "data", 31 0;
v0x55ed2c5c3170_0 .net "data_in", 31 0, v0x55ed2c5c18d0_0;  alias, 1 drivers
v0x55ed2c5c3270_0 .net "data_out", 31 0, v0x55ed2c5c30b0_0;  alias, 1 drivers
v0x55ed2c5c3330_0 .net "enable", 0 0, L_0x55ed2c5e6c50;  alias, 1 drivers
v0x55ed2c5c3440_0 .net "reset", 0 0, v0x55ed2c5ce970_0;  alias, 1 drivers
S_0x55ed2c5c3590 .scope module, "lo" "hl_reg" 6 176, 9 1 0, S_0x55ed2c58e7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55ed2c5c37f0_0 .net "clk", 0 0, v0x55ed2c5ce0f0_0;  alias, 1 drivers
v0x55ed2c5c3900_0 .var "data", 31 0;
v0x55ed2c5c39e0_0 .net "data_in", 31 0, v0x55ed2c5c1a90_0;  alias, 1 drivers
v0x55ed2c5c3ab0_0 .net "data_out", 31 0, v0x55ed2c5c3900_0;  alias, 1 drivers
v0x55ed2c5c3b70_0 .net "enable", 0 0, L_0x55ed2c5e6c50;  alias, 1 drivers
v0x55ed2c5c3c60_0 .net "reset", 0 0, v0x55ed2c5ce970_0;  alias, 1 drivers
S_0x55ed2c5c3dd0 .scope module, "register" "regfile" 6 123, 10 1 0, S_0x55ed2c58e7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x55ed2c5e4a60 .functor BUFZ 32, L_0x55ed2c5e5670, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55ed2c5e5ad0 .functor BUFZ 32, L_0x55ed2c5e58f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55ed2c5c4b50_2 .array/port v0x55ed2c5c4b50, 2;
L_0x55ed2c5e5be0 .functor BUFZ 32, v0x55ed2c5c4b50_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55ed2c5c4000_0 .net *"_ivl_0", 31 0, L_0x55ed2c5e5670;  1 drivers
v0x55ed2c5c4100_0 .net *"_ivl_10", 6 0, L_0x55ed2c5e5990;  1 drivers
L_0x7f8a67e98a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5c41e0_0 .net *"_ivl_13", 1 0, L_0x7f8a67e98a38;  1 drivers
v0x55ed2c5c42a0_0 .net *"_ivl_2", 6 0, L_0x55ed2c5e5710;  1 drivers
L_0x7f8a67e989f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ed2c5c4380_0 .net *"_ivl_5", 1 0, L_0x7f8a67e989f0;  1 drivers
v0x55ed2c5c44b0_0 .net *"_ivl_8", 31 0, L_0x55ed2c5e58f0;  1 drivers
v0x55ed2c5c4590_0 .net "r_clk", 0 0, v0x55ed2c5ce0f0_0;  alias, 1 drivers
v0x55ed2c5c4630_0 .net "r_clk_enable", 0 0, v0x55ed2c5ce190_0;  alias, 1 drivers
v0x55ed2c5c46f0_0 .net "read_data1", 31 0, L_0x55ed2c5e4a60;  alias, 1 drivers
v0x55ed2c5c47d0_0 .net "read_data2", 31 0, L_0x55ed2c5e5ad0;  alias, 1 drivers
v0x55ed2c5c48b0_0 .net "read_reg1", 4 0, L_0x55ed2c5e3cb0;  alias, 1 drivers
v0x55ed2c5c4990_0 .net "read_reg2", 4 0, L_0x55ed2c5e3f10;  alias, 1 drivers
v0x55ed2c5c4a70_0 .net "register_v0", 31 0, L_0x55ed2c5e5be0;  alias, 1 drivers
v0x55ed2c5c4b50 .array "registers", 0 31, 31 0;
v0x55ed2c5c5120_0 .net "reset", 0 0, v0x55ed2c5ce970_0;  alias, 1 drivers
v0x55ed2c5c51c0_0 .net "write_control", 0 0, L_0x55ed2c5e4770;  alias, 1 drivers
v0x55ed2c5c5280_0 .net "write_data", 31 0, L_0x55ed2c5e52d0;  alias, 1 drivers
v0x55ed2c5c5470_0 .net "write_reg", 4 0, L_0x55ed2c5e45e0;  alias, 1 drivers
L_0x55ed2c5e5670 .array/port v0x55ed2c5c4b50, L_0x55ed2c5e5710;
L_0x55ed2c5e5710 .concat [ 5 2 0 0], L_0x55ed2c5e3cb0, L_0x7f8a67e989f0;
L_0x55ed2c5e58f0 .array/port v0x55ed2c5c4b50, L_0x55ed2c5e5990;
L_0x55ed2c5e5990 .concat [ 5 2 0 0], L_0x55ed2c5e3f10, L_0x7f8a67e98a38;
    .scope S_0x55ed2c5c3dd0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ed2c5c4b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ed2c5c4b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ed2c5c4b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ed2c5c4b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ed2c5c4b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ed2c5c4b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ed2c5c4b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ed2c5c4b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ed2c5c4b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ed2c5c4b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ed2c5c4b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ed2c5c4b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ed2c5c4b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ed2c5c4b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ed2c5c4b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ed2c5c4b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ed2c5c4b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ed2c5c4b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ed2c5c4b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ed2c5c4b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ed2c5c4b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ed2c5c4b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ed2c5c4b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ed2c5c4b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ed2c5c4b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ed2c5c4b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ed2c5c4b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ed2c5c4b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ed2c5c4b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ed2c5c4b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ed2c5c4b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ed2c5c4b50, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x55ed2c5c3dd0;
T_1 ;
    %wait E_0x55ed2c51c150;
    %load/vec4 v0x55ed2c5c5120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed2c5c4b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed2c5c4b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed2c5c4b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed2c5c4b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed2c5c4b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed2c5c4b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed2c5c4b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed2c5c4b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed2c5c4b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed2c5c4b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed2c5c4b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed2c5c4b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed2c5c4b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed2c5c4b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed2c5c4b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed2c5c4b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed2c5c4b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed2c5c4b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed2c5c4b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed2c5c4b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed2c5c4b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed2c5c4b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed2c5c4b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed2c5c4b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed2c5c4b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed2c5c4b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed2c5c4b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed2c5c4b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed2c5c4b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed2c5c4b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed2c5c4b50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed2c5c4b50, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55ed2c5c4630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55ed2c5c51c0_0;
    %load/vec4 v0x55ed2c5c5470_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55ed2c5c5280_0;
    %load/vec4 v0x55ed2c5c5470_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ed2c5c4b50, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55ed2c59f7c0;
T_2 ;
    %wait E_0x55ed2c4f6790;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed2c5c16a0_0, 0, 1;
    %load/vec4 v0x55ed2c5c1ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x55ed2c5c17f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %jmp T_2.45;
T_2.23 ;
    %load/vec4 v0x55ed2c5c2550_0;
    %ix/getv 4, v0x55ed2c5c20b0_0;
    %shiftl 4;
    %store/vec4 v0x55ed2c5c1fd0_0, 0, 32;
    %jmp T_2.45;
T_2.24 ;
    %load/vec4 v0x55ed2c5c2550_0;
    %ix/getv 4, v0x55ed2c5c20b0_0;
    %shiftr 4;
    %store/vec4 v0x55ed2c5c1fd0_0, 0, 32;
    %jmp T_2.45;
T_2.25 ;
    %load/vec4 v0x55ed2c5c2550_0;
    %ix/getv 4, v0x55ed2c5c20b0_0;
    %shiftr 4;
    %store/vec4 v0x55ed2c5c1fd0_0, 0, 32;
    %jmp T_2.45;
T_2.26 ;
    %load/vec4 v0x55ed2c5c2550_0;
    %ix/getv 4, v0x55ed2c5c2490_0;
    %shiftl 4;
    %store/vec4 v0x55ed2c5c1fd0_0, 0, 32;
    %jmp T_2.45;
T_2.27 ;
    %load/vec4 v0x55ed2c5c2550_0;
    %ix/getv 4, v0x55ed2c5c2490_0;
    %shiftr 4;
    %store/vec4 v0x55ed2c5c1fd0_0, 0, 32;
    %jmp T_2.45;
T_2.28 ;
    %load/vec4 v0x55ed2c5c2550_0;
    %ix/getv 4, v0x55ed2c5c2490_0;
    %shiftr 4;
    %store/vec4 v0x55ed2c5c1fd0_0, 0, 32;
    %jmp T_2.45;
T_2.29 ;
    %load/vec4 v0x55ed2c5c2190_0;
    %pad/s 64;
    %load/vec4 v0x55ed2c5c2250_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55ed2c5c1c50_0, 0, 64;
    %load/vec4 v0x55ed2c5c1c50_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55ed2c5c18d0_0, 0, 32;
    %load/vec4 v0x55ed2c5c1c50_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55ed2c5c1a90_0, 0, 32;
    %jmp T_2.45;
T_2.30 ;
    %load/vec4 v0x55ed2c5c2490_0;
    %pad/u 64;
    %load/vec4 v0x55ed2c5c2550_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55ed2c5c1c50_0, 0, 64;
    %load/vec4 v0x55ed2c5c1c50_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55ed2c5c18d0_0, 0, 32;
    %load/vec4 v0x55ed2c5c1c50_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55ed2c5c1a90_0, 0, 32;
    %jmp T_2.45;
T_2.31 ;
    %load/vec4 v0x55ed2c5c2190_0;
    %load/vec4 v0x55ed2c5c2250_0;
    %mod/s;
    %store/vec4 v0x55ed2c5c18d0_0, 0, 32;
    %load/vec4 v0x55ed2c5c2190_0;
    %load/vec4 v0x55ed2c5c2250_0;
    %div/s;
    %store/vec4 v0x55ed2c5c1a90_0, 0, 32;
    %jmp T_2.45;
T_2.32 ;
    %load/vec4 v0x55ed2c5c2490_0;
    %load/vec4 v0x55ed2c5c2550_0;
    %mod;
    %store/vec4 v0x55ed2c5c18d0_0, 0, 32;
    %load/vec4 v0x55ed2c5c2490_0;
    %load/vec4 v0x55ed2c5c2550_0;
    %div;
    %store/vec4 v0x55ed2c5c1a90_0, 0, 32;
    %jmp T_2.45;
T_2.33 ;
    %load/vec4 v0x55ed2c5c1d30_0;
    %store/vec4 v0x55ed2c5c18d0_0, 0, 32;
    %jmp T_2.45;
T_2.34 ;
    %load/vec4 v0x55ed2c5c1d30_0;
    %store/vec4 v0x55ed2c5c1a90_0, 0, 32;
    %jmp T_2.45;
T_2.35 ;
    %load/vec4 v0x55ed2c5c2190_0;
    %load/vec4 v0x55ed2c5c2250_0;
    %add;
    %store/vec4 v0x55ed2c5c1fd0_0, 0, 32;
    %jmp T_2.45;
T_2.36 ;
    %load/vec4 v0x55ed2c5c2490_0;
    %load/vec4 v0x55ed2c5c2550_0;
    %add;
    %store/vec4 v0x55ed2c5c1fd0_0, 0, 32;
    %jmp T_2.45;
T_2.37 ;
    %load/vec4 v0x55ed2c5c2190_0;
    %load/vec4 v0x55ed2c5c2250_0;
    %sub;
    %store/vec4 v0x55ed2c5c1fd0_0, 0, 32;
    %jmp T_2.45;
T_2.38 ;
    %load/vec4 v0x55ed2c5c2490_0;
    %load/vec4 v0x55ed2c5c2550_0;
    %sub;
    %store/vec4 v0x55ed2c5c1fd0_0, 0, 32;
    %jmp T_2.45;
T_2.39 ;
    %load/vec4 v0x55ed2c5c2490_0;
    %load/vec4 v0x55ed2c5c2550_0;
    %and;
    %store/vec4 v0x55ed2c5c1fd0_0, 0, 32;
    %jmp T_2.45;
T_2.40 ;
    %load/vec4 v0x55ed2c5c2490_0;
    %load/vec4 v0x55ed2c5c2550_0;
    %or;
    %store/vec4 v0x55ed2c5c1fd0_0, 0, 32;
    %jmp T_2.45;
T_2.41 ;
    %load/vec4 v0x55ed2c5c2490_0;
    %load/vec4 v0x55ed2c5c2550_0;
    %xor;
    %store/vec4 v0x55ed2c5c1fd0_0, 0, 32;
    %jmp T_2.45;
T_2.42 ;
    %load/vec4 v0x55ed2c5c2490_0;
    %load/vec4 v0x55ed2c5c2550_0;
    %or;
    %inv;
    %store/vec4 v0x55ed2c5c1fd0_0, 0, 32;
    %jmp T_2.45;
T_2.43 ;
    %load/vec4 v0x55ed2c5c2190_0;
    %load/vec4 v0x55ed2c5c2250_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.46, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.47, 8;
T_2.46 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.47, 8;
 ; End of false expr.
    %blend;
T_2.47;
    %store/vec4 v0x55ed2c5c1fd0_0, 0, 32;
    %jmp T_2.45;
T_2.44 ;
    %load/vec4 v0x55ed2c5c2490_0;
    %load/vec4 v0x55ed2c5c2550_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.48, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.49, 8;
T_2.48 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.49, 8;
 ; End of false expr.
    %blend;
T_2.49;
    %store/vec4 v0x55ed2c5c1fd0_0, 0, 32;
    %jmp T_2.45;
T_2.45 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x55ed2c5c15c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.53, 6;
    %jmp T_2.54;
T_2.50 ;
    %load/vec4 v0x55ed2c5c1d30_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.55, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed2c5c16a0_0, 0, 1;
    %jmp T_2.56;
T_2.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed2c5c16a0_0, 0, 1;
T_2.56 ;
    %jmp T_2.54;
T_2.51 ;
    %load/vec4 v0x55ed2c5c1d30_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed2c5c16a0_0, 0, 1;
    %jmp T_2.58;
T_2.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed2c5c16a0_0, 0, 1;
T_2.58 ;
    %jmp T_2.54;
T_2.52 ;
    %load/vec4 v0x55ed2c5c1d30_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.59, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed2c5c16a0_0, 0, 1;
    %jmp T_2.60;
T_2.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed2c5c16a0_0, 0, 1;
T_2.60 ;
    %jmp T_2.54;
T_2.53 ;
    %load/vec4 v0x55ed2c5c1d30_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.61, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed2c5c16a0_0, 0, 1;
    %jmp T_2.62;
T_2.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed2c5c16a0_0, 0, 1;
T_2.62 ;
    %jmp T_2.54;
T_2.54 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x55ed2c5c1d30_0;
    %load/vec4 v0x55ed2c5c1e10_0;
    %cmp/e;
    %jmp/0xz  T_2.63, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed2c5c16a0_0, 0, 1;
    %jmp T_2.64;
T_2.63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed2c5c16a0_0, 0, 1;
T_2.64 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x55ed2c5c1d30_0;
    %load/vec4 v0x55ed2c5c1e10_0;
    %cmp/ne;
    %jmp/0xz  T_2.65, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed2c5c16a0_0, 0, 1;
    %jmp T_2.66;
T_2.65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed2c5c16a0_0, 0, 1;
T_2.66 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x55ed2c5c1d30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.67, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed2c5c16a0_0, 0, 1;
    %jmp T_2.68;
T_2.67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed2c5c16a0_0, 0, 1;
T_2.68 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x55ed2c5c1d30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.69, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed2c5c16a0_0, 0, 1;
    %jmp T_2.70;
T_2.69 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed2c5c16a0_0, 0, 1;
T_2.70 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x55ed2c5c2190_0;
    %load/vec4 v0x55ed2c5c22f0_0;
    %add;
    %store/vec4 v0x55ed2c5c1fd0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x55ed2c5c2490_0;
    %load/vec4 v0x55ed2c5c22f0_0;
    %add;
    %store/vec4 v0x55ed2c5c1fd0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x55ed2c5c2190_0;
    %load/vec4 v0x55ed2c5c22f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.71, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.72, 8;
T_2.71 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.72, 8;
 ; End of false expr.
    %blend;
T_2.72;
    %store/vec4 v0x55ed2c5c1fd0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x55ed2c5c2490_0;
    %load/vec4 v0x55ed2c5c23b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.73, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.74, 8;
T_2.73 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.74, 8;
 ; End of false expr.
    %blend;
T_2.74;
    %store/vec4 v0x55ed2c5c1fd0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x55ed2c5c2490_0;
    %load/vec4 v0x55ed2c5c23b0_0;
    %and;
    %store/vec4 v0x55ed2c5c1fd0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x55ed2c5c2490_0;
    %load/vec4 v0x55ed2c5c23b0_0;
    %or;
    %store/vec4 v0x55ed2c5c1fd0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x55ed2c5c2490_0;
    %load/vec4 v0x55ed2c5c23b0_0;
    %xor;
    %store/vec4 v0x55ed2c5c1fd0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x55ed2c5c23b0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55ed2c5c1fd0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x55ed2c5c2490_0;
    %load/vec4 v0x55ed2c5c22f0_0;
    %add;
    %store/vec4 v0x55ed2c5c1b70_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x55ed2c5c2490_0;
    %load/vec4 v0x55ed2c5c22f0_0;
    %add;
    %store/vec4 v0x55ed2c5c1b70_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x55ed2c5c2490_0;
    %load/vec4 v0x55ed2c5c22f0_0;
    %add;
    %store/vec4 v0x55ed2c5c1b70_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x55ed2c5c2490_0;
    %load/vec4 v0x55ed2c5c22f0_0;
    %add;
    %store/vec4 v0x55ed2c5c1b70_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x55ed2c5c2490_0;
    %load/vec4 v0x55ed2c5c22f0_0;
    %add;
    %store/vec4 v0x55ed2c5c1b70_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x55ed2c5c2490_0;
    %load/vec4 v0x55ed2c5c22f0_0;
    %add;
    %store/vec4 v0x55ed2c5c1b70_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x55ed2c5c2490_0;
    %load/vec4 v0x55ed2c5c22f0_0;
    %add;
    %store/vec4 v0x55ed2c5c1b70_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x55ed2c5c2490_0;
    %load/vec4 v0x55ed2c5c22f0_0;
    %add;
    %store/vec4 v0x55ed2c5c1b70_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55ed2c5c3590;
T_3 ;
    %wait E_0x55ed2c51c150;
    %load/vec4 v0x55ed2c5c3c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ed2c5c3900_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55ed2c5c3b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55ed2c5c39e0_0;
    %assign/vec4 v0x55ed2c5c3900_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55ed2c5c2e30;
T_4 ;
    %wait E_0x55ed2c51c150;
    %load/vec4 v0x55ed2c5c3440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ed2c5c30b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55ed2c5c3330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55ed2c5c3170_0;
    %assign/vec4 v0x55ed2c5c30b0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55ed2c5c27b0;
T_5 ;
    %wait E_0x55ed2c51c150;
    %load/vec4 v0x55ed2c5c2c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55ed2c5c2a20_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55ed2c5c2b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55ed2c5c2ba0_0;
    %assign/vec4 v0x55ed2c5c2a20_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55ed2c58e7e0;
T_6 ;
    %wait E_0x55ed2c51c150;
    %vpi_call/w 6 115 "$display", "i_word=%b, active=%h, reg_write=%h", v0x55ed2c5cbb60_0, v0x55ed2c5cac20_0, v0x55ed2c5cd690_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x55ed2c5cd380_0, v0x55ed2c5cd520_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x55ed2c5cd290_0, v0x55ed2c5cd450_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x55ed2c5cd750_0, v0x55ed2c5cdbe0_0, v0x55ed2c5cd910_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x55ed2c5cc6a0_0, v0x55ed2c5cdd50_0, v0x55ed2c5cdcb0_0, v0x55ed2c5cbfc0_0, v0x55ed2c5cb830_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "pc=%h", v0x55ed2c5cb1a0_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x55ed2c58e7e0;
T_7 ;
    %wait E_0x55ed2c51ecd0;
    %load/vec4 v0x55ed2c5caf20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55ed2c5cb270_0;
    %load/vec4 v0x55ed2c5cd060_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55ed2c5ccf70_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55ed2c5cbc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55ed2c5cb270_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55ed2c5cbb60_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55ed2c5ccf70_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55ed2c5cbcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55ed2c5cd290_0;
    %store/vec4 v0x55ed2c5ccf70_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55ed2c5cb270_0;
    %store/vec4 v0x55ed2c5ccf70_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55ed2c58e7e0;
T_8 ;
    %wait E_0x55ed2c51c150;
    %load/vec4 v0x55ed2c5cdab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed2c5cb100_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55ed2c5cb1a0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55ed2c5cb100_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55ed2c58dfe0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed2c5ce0f0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55ed2c5ce0f0_0;
    %inv;
    %store/vec4 v0x55ed2c5ce0f0_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x55ed2c58dfe0;
T_10 ;
    %fork t_1, S_0x55ed2c58e3b0;
    %jmp t_0;
    .scope S_0x55ed2c58e3b0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed2c5ce970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ed2c5ce190_0, 0, 1;
    %wait E_0x55ed2c51c150;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ed2c5ce970_0, 0, 1;
    %wait E_0x55ed2c51c150;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55ed2c5c02d0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55ed2c5ce410_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55ed2c5c05a0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55ed2c5c0840_0, 0, 5;
    %load/vec4 v0x55ed2c5c02d0_0;
    %store/vec4 v0x55ed2c5c0920_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55ed2c5c0390_0, 0, 16;
    %load/vec4 v0x55ed2c5c05a0_0;
    %load/vec4 v0x55ed2c5c0840_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ed2c5c0920_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ed2c5c0390_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55ed2c5c0470_0, 0, 32;
    %load/vec4 v0x55ed2c5c0470_0;
    %store/vec4 v0x55ed2c5ce7e0_0, 0, 32;
    %load/vec4 v0x55ed2c5ce410_0;
    %load/vec4 v0x55ed2c5c02d0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x55ed2c5ce410_0, 0, 32;
    %wait E_0x55ed2c51c150;
    %delay 2, 0;
    %load/vec4 v0x55ed2c5ce4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x55ed2c5ce320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x55ed2c5c02d0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55ed2c5c02d0_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55ed2c5c02d0_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55ed2c5c05a0_0, 0, 6;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x55ed2c5c01f0_0, 0, 6;
    %pushi/vec4 33, 0, 7;
    %load/vec4 v0x55ed2c5c02d0_0;
    %pad/u 7;
    %sub;
    %pad/u 5;
    %store/vec4 v0x55ed2c5c0a00_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55ed2c5c0840_0, 0, 5;
    %load/vec4 v0x55ed2c5c02d0_0;
    %store/vec4 v0x55ed2c5c0920_0, 0, 5;
    %load/vec4 v0x55ed2c5c02d0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55ed2c5c0760_0, 0, 5;
    %load/vec4 v0x55ed2c5c05a0_0;
    %load/vec4 v0x55ed2c5c0840_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ed2c5c0920_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ed2c5c0760_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ed2c5c0a00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ed2c5c01f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55ed2c5c0680_0, 0, 32;
    %load/vec4 v0x55ed2c5c0680_0;
    %store/vec4 v0x55ed2c5ce7e0_0, 0, 32;
    %wait E_0x55ed2c51c150;
    %delay 2, 0;
    %load/vec4 v0x55ed2c5c02d0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55ed2c5c02d0_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55ed2c5c02d0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55ed2c5c0ae0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x55ed2c5c05a0_0, 0, 6;
    %load/vec4 v0x55ed2c5c02d0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55ed2c5c0840_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55ed2c5c0920_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55ed2c5c0390_0, 0, 16;
    %load/vec4 v0x55ed2c5c05a0_0;
    %load/vec4 v0x55ed2c5c0840_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ed2c5c0920_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ed2c5c0390_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55ed2c5c0470_0, 0, 32;
    %load/vec4 v0x55ed2c5c0470_0;
    %store/vec4 v0x55ed2c5ce7e0_0, 0, 32;
    %wait E_0x55ed2c51c150;
    %delay 2, 0;
    %load/vec4 v0x55ed2c5c0ae0_0;
    %load/vec4 v0x55ed2c5c02d0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x55ed2c5c0ae0_0, 0, 32;
    %load/vec4 v0x55ed2c5c0ae0_0;
    %pushi/vec4 33, 0, 32;
    %load/vec4 v0x55ed2c5c02d0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55ed2c5c00f0_0, 0, 32;
    %load/vec4 v0x55ed2c5ce880_0;
    %load/vec4 v0x55ed2c5c00f0_0;
    %cmp/e;
    %jmp/0xz  T_10.10, 4;
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 5 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x55ed2c5c00f0_0, v0x55ed2c5ce880_0 {0 0 0};
T_10.11 ;
    %load/vec4 v0x55ed2c5c02d0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55ed2c5c02d0_0, 0, 5;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55ed2c58dfe0;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/srl_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
