// Seed: 3400210640
module module_0 (
    input supply1 id_0,
    output wor id_1,
    input supply0 id_2,
    output supply1 id_3,
    output tri id_4,
    input wand id_5,
    input supply1 id_6,
    inout supply0 id_7,
    input tri1 id_8,
    output tri id_9,
    output wand id_10,
    input supply1 id_11,
    input wand id_12
);
  assign id_3 = id_12 && 1 - 1;
  assign id_7 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    output wire id_1,
    output uwire id_2,
    input tri id_3,
    input tri1 id_4,
    input wor id_5,
    output uwire id_6,
    output wor id_7,
    input supply1 id_8,
    output logic id_9,
    input tri1 id_10,
    output wor id_11,
    input wire id_12,
    input tri id_13,
    input wand id_14,
    input wire id_15
    , id_18,
    output tri0 id_16
);
  reg id_19;
  assign id_6 = 1'b0;
  wire id_20;
  always @(posedge id_18 or posedge id_8) begin
    assert ({id_8{1}});
    id_9 <= id_19;
  end
  assign id_11 = 1;
  assign id_18 = id_12;
  wire id_21;
  module_0(
      id_0, id_1, id_14, id_2, id_2, id_3, id_14, id_18, id_14, id_16, id_16, id_12, id_13
  );
  always @(*) id_1 = 1;
endmodule
