################################################################################
#                    DO NOT MANUALLY EDIT THIS FILE!                           #
################################################################################
# This file contains the automatically generated build configuration (2020/12/19 16:17:48)
# requested at line 3 in C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab2\Src_release\.dvt\default.build


################ Verilog Auto-config Directives ################
+dvt_init




# Available `ifdef / `ifndef controls:
# +define+SYNTHESIS

defines.sv
dm.sv
hilo.sv
im.sv
minimips.sv
minimips_tb.sv
regfile.sv
regs_exemem.sv
regs_idexe.sv
regs_ifid.sv
regs_memwb.sv
stage_exe.sv
stage_id.sv
stage_if.sv
stage_mem.sv
stage_wb.sv
