[01/18 11:44:08      0s] 
[01/18 11:44:08      0s] Cadence Innovus(TM) Implementation System.
[01/18 11:44:08      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[01/18 11:44:08      0s] 
[01/18 11:44:08      0s] Version:	v21.19-s058_1, built Thu Apr 4 09:59:17 PDT 2024
[01/18 11:44:08      0s] Options:	-stylus 
[01/18 11:44:08      0s] Date:		Sun Jan 18 11:44:08 2026
[01/18 11:44:08      0s] Host:		il2225ht25_shitongg (x86_64 w/Linux 5.15.0-164-generic) (12cores*48cpus*Intel(R) Xeon(R) CPU E7-8857 v2 @ 3.00GHz 30720KB)
[01/18 11:44:08      0s] OS:		Rocky Linux 8.10 (Green Obsidian)
[01/18 11:44:08      0s] 
[01/18 11:44:08      0s] License:
[01/18 11:44:08      0s] 		[11:44:08.290195] Configured Lic search path (21.01-s002): 3000@lic08.ug.kth.se:27020@lic04.ug.kth.se:27020@lic05.ug.kth.se
[01/18 11:44:08      0s] 
[01/18 11:44:08      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[01/18 11:44:08      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[01/18 11:44:19     10s] 
[01/18 11:44:19     10s] 
[01/18 11:44:25     16s] Reset Parastics called with the command setExtractRCMode -reset[01/18 11:44:27     18s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
@(#)CDS: Innovus v21.19-s058_1 (64bit) 04/04/2024 09:59 (Linux 3.10.0-693.el7.x86_64)
[01/18 11:44:29     20s] @(#)CDS: NanoRoute 21.19-s058_1 NR231113-0413/21_19-UB (database version 18.20.605) {superthreading v2.17}
[01/18 11:44:29     20s] @(#)CDS: AAE 21.19-s004 (64bit) 04/04/2024 (Linux 3.10.0-693.el7.x86_64)
[01/18 11:44:29     20s] @(#)CDS: CTE 21.19-s010_1 () Mar 27 2024 01:55:37 ( )
[01/18 11:44:29     20s] @(#)CDS: SYNTECH 21.19-s002_1 () Sep  6 2023 22:17:00 ( )
[01/18 11:44:29     20s] @(#)CDS: CPE v21.19-s026
[01/18 11:44:29     20s] @(#)CDS: IQuantus/TQuantus 21.1.1-s966 (64bit) Wed Mar 8 10:22:20 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[01/18 11:44:29     20s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[01/18 11:44:29     20s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[01/18 11:44:29     20s] @(#)CDS: RCDB 11.15.0
[01/18 11:44:29     20s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[01/18 11:44:29     20s] @(#)CDS: SystemPlanner-21.18-10439 (21.18) (2023-03-01 15:40:03+0800)
[01/18 11:44:29     20s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_2773651_il2225ht25_shitongg_shitongg_J0Vk2X.

[01/18 11:44:29     20s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_2773651_il2225ht25_shitongg_shitongg_J0Vk2X.
[01/18 11:44:29     20s] 
[01/18 11:44:29     20s] Change the soft stacksize limit to 0.2%RAM (6192 mbytes). Set global soft_stack_size_limit to change the value.
[01/18 11:44:32     23s] 
[01/18 11:44:32     23s] **INFO:  MMMC transition support version v31-84 
[01/18 11:44:32     23s] 
[01/18 11:44:36     27s] @innovus 1> read_db ../db/hierarchical/drra_wrapper.dat/
[01/18 11:46:05     55s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
#% Begin load design ... (date=01/18 11:46:05, mem=955.1M)
[01/18 11:46:06     55s] Set Default Net Delay as 1000 ps.
[01/18 11:46:06     55s] Set Default Net Load as 0.5 pF. 
[01/18 11:46:06     55s] Set Default Input Pin Transition as 0.1 ps.
[01/18 11:46:06     55s] Set Using Default Delay Limit as 1000.
[01/18 11:46:06     55s] Set Default Input Pin Transition as 0.1 ps.
[01/18 11:46:06     55s] Loading design 'drra_wrapper' saved by 'Innovus' '21.19-s058_1' on 'Sat Jan 17 23:55:52 2026'.
[01/18 11:46:07     56s] Reading LIBSET_WC timing library '/opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz' ...
[01/18 11:47:24    176s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_TAPZBX8_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 11:47:24    176s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_TAPX8_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 11:47:24    176s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_NOM1COLCAPPX1_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 11:47:24    176s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_NOM1COLCAPNX1_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 11:47:24    176s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_FILLX8_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 11:47:24    176s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_FILLX64_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 11:47:24    176s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_FILLX5_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 11:47:24    176s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_FILLX4_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 11:47:24    176s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_FILLX3_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 11:47:24    176s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_FILLX32_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 11:47:24    176s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_FILLX2_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 11:47:24    176s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_FILLX1_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 11:47:24    176s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_FILLX16_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 11:47:24    176s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_FILLX128_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 11:47:24    176s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_CONCAVEPRX9_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 11:47:24    176s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_CONCAVEPRX11_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 11:47:24    176s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_CONCAVEPLX9_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 11:47:24    176s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_CONCAVEPLX11_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 11:47:24    176s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_CONCAVENRX9_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 11:47:24    176s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_CONCAVENRX11_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/18 11:47:24    176s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[01/18 11:47:25    177s] Read 959 cells in library 'GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C' 
[01/18 11:47:25    177s] Reading LIBSET_BC timing library '/opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_FFG_0P72V_0P00V_0P00V_0P00V_M40C_ccs.lib.gz' ...
[01/18 11:48:45    301s] Read 959 cells in library 'GF22FDX_SC8T_104CPP_BASE_CSC28L_FFG_0P72V_0P00V_0P00V_0P00V_M40C' 
[01/18 11:48:46    301s] Ending "PreSetAnalysisView" (total cpu=0:04:06, real=0:02:39, peak res=2017.6M, current mem=1027.4M)
[01/18 11:48:46    301s] 
[01/18 11:48:46    301s] Loading LEF file /home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/libs/lef/22FDSOI_10M_2Mx_4Cx_2Bx_2Jx_LB_104cpp_tech.lef ...
[01/18 11:48:46    301s] 
[01/18 11:48:46    301s] Loading LEF file /home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/libs/lef/GF22FDX_SC8T_104CPP_BASE_CSC28L.lef ...
[01/18 11:48:46    301s] **WARN: (IMPLF-378):	The spacing for cell edge type 'SC8T_104CPP_BASE_CSC_SOURCE' and 'SC8T_104CPP_BASE_CSC_SOURCE' is already defined. It will be overwritten by the new definition in LEF file '/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/libs/lef/GF22FDX_SC8T_104CPP_BASE_CSC28L.lef'.
[01/18 11:48:46    301s] If it's defined multiple times for the same pair of types, only the last one
[01/18 11:48:46    301s] will be kept. Check all definitions in all LEF files to remove any duplicated
[01/18 11:48:46    301s] definitions to avoid this warning message.
[01/18 11:48:46    301s] **WARN: (IMPLF-378):	The spacing for cell edge type 'SC8T_104CPP_BASE_CSC_DRAIN' and 'SC8T_104CPP_BASE_CSC_SOURCE' is already defined. It will be overwritten by the new definition in LEF file '/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/libs/lef/GF22FDX_SC8T_104CPP_BASE_CSC28L.lef'.
[01/18 11:48:46    301s] If it's defined multiple times for the same pair of types, only the last one
[01/18 11:48:46    301s] will be kept. Check all definitions in all LEF files to remove any duplicated
[01/18 11:48:46    301s] definitions to avoid this warning message.
[01/18 11:48:46    301s] **WARN: (IMPLF-378):	The spacing for cell edge type 'SC8T_104CPP_BASE_CSC_DRAIN' and 'SC8T_104CPP_BASE_CSC_DRAIN' is already defined. It will be overwritten by the new definition in LEF file '/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/libs/lef/GF22FDX_SC8T_104CPP_BASE_CSC28L.lef'.
[01/18 11:48:46    301s] If it's defined multiple times for the same pair of types, only the last one
[01/18 11:48:46    301s] will be kept. Check all definitions in all LEF files to remove any duplicated
[01/18 11:48:46    301s] definitions to avoid this warning message.
[01/18 11:48:46    301s] **WARN: (IMPLF-378):	The spacing for cell edge type 'SC8T_104CPP_BASE_CSC_SOURCE2CPP' and 'SC8T_104CPP_BASE_CSC_SOURCE2CPP' is already defined. It will be overwritten by the new definition in LEF file '/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/libs/lef/GF22FDX_SC8T_104CPP_BASE_CSC28L.lef'.
[01/18 11:48:46    301s] If it's defined multiple times for the same pair of types, only the last one
[01/18 11:48:46    301s] will be kept. Check all definitions in all LEF files to remove any duplicated
[01/18 11:48:46    301s] definitions to avoid this warning message.
[01/18 11:48:46    301s] **WARN: (IMPLF-378):	The spacing for cell edge type 'SC8T_104CPP_BASE_CSC_SOURCE' and 'SC8T_104CPP_BASE_CSC_SOURCE2CPP' is already defined. It will be overwritten by the new definition in LEF file '/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/libs/lef/GF22FDX_SC8T_104CPP_BASE_CSC28L.lef'.
[01/18 11:48:46    301s] If it's defined multiple times for the same pair of types, only the last one
[01/18 11:48:46    301s] will be kept. Check all definitions in all LEF files to remove any duplicated
[01/18 11:48:46    301s] definitions to avoid this warning message.
[01/18 11:48:46    301s] **WARN: (IMPLF-378):	The spacing for cell edge type 'SC8T_104CPP_BASE_CSC_SOURCE2CPP' and 'SC8T_104CPP_BASE_CSC_DRAIN' is already defined. It will be overwritten by the new definition in LEF file '/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/libs/lef/GF22FDX_SC8T_104CPP_BASE_CSC28L.lef'.
[01/18 11:48:46    301s] If it's defined multiple times for the same pair of types, only the last one
[01/18 11:48:46    301s] will be kept. Check all definitions in all LEF files to remove any duplicated
[01/18 11:48:46    301s] definitions to avoid this warning message.
[01/18 11:48:46    301s] Set DBUPerIGU to M1 pitch 104.
[01/18 11:48:46    301s] [11:48:46.100264] Periodic Lic check successful
[01/18 11:48:46    301s] [11:48:46.100291] Feature usage summary:
[01/18 11:48:46    301s] [11:48:46.100291] Innovus_Impl_System
[01/18 11:48:46    301s] [11:48:46.100291] Innovus_20nm_Opt
[01/18 11:48:46    301s] 
[01/18 11:48:46    301s] This command "read_db ../db/hierarchical/drra_wrapper.dat/" required an extra checkout of license invs_20nm.
[01/18 11:48:46    301s] Additional license(s) checked out: 1 'Innovus_20nm_Opt' license(s)
[01/18 11:48:46    302s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XOR3X8_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 11:48:46    302s] Type 'man IMPLF-201' for more detail.
[01/18 11:48:46    302s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XOR3X4_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 11:48:46    302s] Type 'man IMPLF-201' for more detail.
[01/18 11:48:46    302s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XOR3X2_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 11:48:46    302s] Type 'man IMPLF-201' for more detail.
[01/18 11:48:46    302s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XOR3X1_MR_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 11:48:46    302s] Type 'man IMPLF-201' for more detail.
[01/18 11:48:46    302s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XOR3X1_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 11:48:46    302s] Type 'man IMPLF-201' for more detail.
[01/18 11:48:46    302s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XOR2X8_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 11:48:46    302s] Type 'man IMPLF-201' for more detail.
[01/18 11:48:46    302s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XOR2X4_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 11:48:46    302s] Type 'man IMPLF-201' for more detail.
[01/18 11:48:46    302s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XOR2X2_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 11:48:46    302s] Type 'man IMPLF-201' for more detail.
[01/18 11:48:46    302s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XOR2X1_MR_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 11:48:46    302s] Type 'man IMPLF-201' for more detail.
[01/18 11:48:46    302s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XOR2X1_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 11:48:46    302s] Type 'man IMPLF-201' for more detail.
[01/18 11:48:46    302s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XOR2X0P5_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 11:48:46    302s] Type 'man IMPLF-201' for more detail.
[01/18 11:48:46    302s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XNR3X8_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 11:48:46    302s] Type 'man IMPLF-201' for more detail.
[01/18 11:48:46    302s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XNR3X4_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 11:48:46    302s] Type 'man IMPLF-201' for more detail.
[01/18 11:48:46    302s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XNR3X2_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 11:48:46    302s] Type 'man IMPLF-201' for more detail.
[01/18 11:48:46    302s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XNR3X1_MR_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 11:48:46    302s] Type 'man IMPLF-201' for more detail.
[01/18 11:48:46    302s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XNR3X1_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 11:48:46    302s] Type 'man IMPLF-201' for more detail.
[01/18 11:48:46    302s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XNR2X8_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 11:48:46    302s] Type 'man IMPLF-201' for more detail.
[01/18 11:48:46    302s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XNR2X4_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 11:48:46    302s] Type 'man IMPLF-201' for more detail.
[01/18 11:48:46    302s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XNR2X2_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 11:48:46    302s] Type 'man IMPLF-201' for more detail.
[01/18 11:48:46    302s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XNR2X1_MR_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 11:48:46    302s] Type 'man IMPLF-201' for more detail.
[01/18 11:48:46    302s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[01/18 11:48:46    302s] To increase the message display limit, refer to the product command reference manual.
[01/18 11:48:46    302s] **WARN: (IMPLF-200):	Pin 'A' in macro 'SC8T_ANTENNAX11_CSC28L' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/18 11:48:46    302s] Type 'man IMPLF-200' for more detail.
[01/18 11:48:46    302s] 
[01/18 11:48:46    302s] ##  Check design process and node:  
[01/18 11:48:46    302s] ##  Both design process and tech node are not set.
[01/18 11:48:46    302s] 
[01/18 11:48:47    302s] Loading view definition file from /home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/viewDefinition.tcl
[01/18 11:48:47    302s] % Begin Load netlist data ... (date=01/18 11:48:47, mem=1037.5M)
[01/18 11:48:47    302s] *** Begin netlist parsing (mem=1694.2M) ***
[01/18 11:48:47    302s] Created 959 new cells from 2 timing libraries.
[01/18 11:48:47    302s] Reading netlist ...
[01/18 11:48:47    302s] Backslashed names will retain backslash and a trailing blank character.
[01/18 11:48:47    302s] Reading verilogBinary netlist '/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.v.bin'
[01/18 11:48:49    304s] 
[01/18 11:48:49    304s] *** Memory Usage v#1 (Current mem = 1863.207M, initial mem = 494.961M) ***
[01/18 11:48:49    304s] *** End netlist parsing (cpu=0:00:02.0, real=0:00:02.0, mem=1863.2M) ***
[01/18 11:48:49    304s] % End Load netlist data ... (date=01/18 11:48:49, total cpu=0:00:02.1, real=0:00:02.0, peak res=1359.1M, current mem=1359.1M)
[01/18 11:48:49    304s] Set top cell to drra_wrapper.
[01/18 11:48:50    305s] Hooked 1918 DB cells to tlib cells.
[01/18 11:48:50    305s] Ending "BindLib:" (total cpu=0:00:00.8, real=0:00:01.0, peak res=1444.7M, current mem=1444.7M)
[01/18 11:48:50    306s] Starting recursive module instantiation check.
[01/18 11:48:50    306s] No recursion found.
[01/18 11:48:50    306s] Building hierarchical netlist for Cell drra_wrapper ...
[01/18 11:48:51    308s] *** Netlist is unique.
[01/18 11:48:51    308s] Setting Std. cell height to 640 DBU (smallest netlist inst).
[01/18 11:48:51    308s] ** info: there are 5263 modules.
[01/18 11:48:51    308s] ** info: there are 600428 stdCell insts.
[01/18 11:48:51    308s] 
[01/18 11:48:51    308s] *** Memory Usage v#1 (Current mem = 2506.621M, initial mem = 494.961M) ***
[01/18 11:48:52    309s] *info: set bottom ioPad orient R0
[01/18 11:48:52    309s] 
[01/18 11:48:52    309s] Honor LEF defined pitches for advanced node
[01/18 11:48:52    309s] Start create_tracks
[01/18 11:48:53    310s] Loading preference file /home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/gui.pref.tcl ...
[01/18 11:48:53    310s] Effort level <high> specified for reg2reg path_group
[01/18 11:48:53    310s] Slack adjustment of -0 applied on reg2reg path_group
[01/18 11:48:53    310s] add_rings command will ignore shorts while creating rings.
[01/18 11:48:53    310s] add_rings command will disallow rings to go over rows.
[01/18 11:48:53    310s] add_rings command will consider rows while creating rings.
[01/18 11:48:53    310s] The ring targets are set to core/block ring wires.
[01/18 11:48:53    310s] **WARN: (IMPTB-413):	Option "budget_virtual_opt_engine" of the set_db command doesn't regenerate Timing Graph, if it already exists.
[01/18 11:48:53    310s] add_stripes will allow jog to connect padcore ring and block ring.
[01/18 11:48:53    310s] 
[01/18 11:48:53    310s] Stripes will not extend to closest target.
[01/18 11:48:53    310s] When breaking rings, the power planner will consider the existence of blocks.
[01/18 11:48:53    310s] add_stripes will break automatically at non-default domains when generating global stripes over the core area or default domain.
[01/18 11:48:53    310s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[01/18 11:48:53    310s] Stripes will not be created over regions without power planning wires.
[01/18 11:48:53    310s] Offset for stripe breaking is set to 0.
[01/18 11:48:53    310s] Stripes will stop at the boundary of the specified area.
[01/18 11:48:53    310s] The power planner will set stripe antenna targets to none (no trimming allowed).
[01/18 11:48:53    310s] Change floorplan default-technical-site to 'SC8T_104CPP_CMOS22FDX'.
[01/18 11:48:53    310s] 
[01/18 11:48:53    310s] Loading LEF file /home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.lef.info.gz ...
[01/18 11:48:54    311s] Extraction setup Delayed 
[01/18 11:48:54    311s] *Info: initialize multi-corner CTS.
[01/18 11:48:54    311s] Reading LIBSET_TC timing library '/opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C_ccs.lib.gz' ...
[01/18 11:50:12    431s] Read 959 cells in library 'GF22FDX_SC8T_104CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C' 
[01/18 11:50:13    432s] Ending "SetAnalysisView" (total cpu=0:02:02, real=0:01:19, peak res=2770.8M, current mem=1815.8M)
[01/18 11:50:14    433s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/18 11:50:14    433s] 
[01/18 11:50:14    433s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[01/18 11:50:14    433s] Summary for sequential cells identification: 
[01/18 11:50:14    433s]   Identified SBFF number: 75
[01/18 11:50:14    433s]   Identified MBFF number: 0
[01/18 11:50:14    433s]   Identified SB Latch number: 0
[01/18 11:50:14    433s]   Identified MB Latch number: 0
[01/18 11:50:14    433s]   Not identified SBFF number: 0
[01/18 11:50:14    433s]   Not identified MBFF number: 0
[01/18 11:50:14    433s]   Not identified SB Latch number: 0
[01/18 11:50:14    433s]   Not identified MB Latch number: 0
[01/18 11:50:14    433s]   Number of sequential cells which are not FFs: 26
[01/18 11:50:14    433s] Total number of combinational cells: 808
[01/18 11:50:14    433s] Total number of sequential cells: 101
[01/18 11:50:14    433s] Total number of tristate cells: 4
[01/18 11:50:14    433s] Total number of level shifter cells: 0
[01/18 11:50:14    433s] Total number of power gating cells: 0
[01/18 11:50:14    433s] Total number of isolation cells: 0
[01/18 11:50:14    433s] Total number of power switch cells: 0
[01/18 11:50:14    433s] Total number of pulse generator cells: 0
[01/18 11:50:14    433s] Total number of always on buffers: 0
[01/18 11:50:14    433s] Total number of retention cells: 0
[01/18 11:50:14    433s] Total number of physical cells: 46
[01/18 11:50:14    433s] List of usable buffers: SC8T_BUFX0P5_A_CSC28L SC8T_BUFX0P5_CSC28L SC8T_BUFX10_CSC28L SC8T_BUFX12_CSC28L SC8T_BUFX16_CSC28L SC8T_BUFX1P5_CSC28L SC8T_BUFX1_A_CSC28L SC8T_BUFX1_MR_CSC28L SC8T_BUFX1_CSC28L SC8T_BUFX20_CSC28L SC8T_BUFX24_CSC28L SC8T_BUFX2_CSC28L SC8T_BUFX3_CSC28L SC8T_BUFX4_MR_CSC28L SC8T_BUFX4_CSC28L SC8T_BUFX6_CSC28L SC8T_BUFX8_CSC28L SC8T_CKBUFX10_CSC28L SC8T_CKBUFX12_CSC28L SC8T_CKBUFX16_CSC28L SC8T_CKBUFX1_MR_CSC28L SC8T_CKBUFX1_CSC28L SC8T_CKBUFX20_CSC28L SC8T_CKBUFX24_CSC28L SC8T_CKBUFX2_CSC28L SC8T_CKBUFX4_CSC28L SC8T_CKBUFX6_CSC28L SC8T_CKBUFX8_CSC28L
[01/18 11:50:14    433s] Total number of usable buffers: 28
[01/18 11:50:14    433s] List of unusable buffers:
[01/18 11:50:14    433s] Total number of unusable buffers: 0
[01/18 11:50:14    433s] List of usable inverters: SC8T_INVX0P5_CSC28L SC8T_INVX10_CSC28L SC8T_INVX12_CSC28L SC8T_INVX16_CSC28L SC8T_INVX1P5_CSC28L SC8T_INVX1_3CPP_CSC28L SC8T_INVX1_MR_CSC28L SC8T_INVX1_CSC28L SC8T_INVX20_CSC28L SC8T_INVX24_CSC28L SC8T_INVX2_CSC28L SC8T_INVX3_CSC28L SC8T_INVX4_CSC28L SC8T_INVX6_CSC28L SC8T_INVX8_CSC28L SC8T_CKINVX10_CSC28L SC8T_CKINVX12_CSC28L SC8T_CKINVX16_CSC28L SC8T_CKINVX1_MR_CSC28L SC8T_CKINVX1_CSC28L SC8T_CKINVX20_CSC28L SC8T_CKINVX24_CSC28L SC8T_CKINVX2_CSC28L SC8T_CKINVX4_CSC28L SC8T_CKINVX6_CSC28L SC8T_CKINVX8_CSC28L
[01/18 11:50:14    433s] Total number of usable inverters: 26
[01/18 11:50:14    433s] List of unusable inverters:
[01/18 11:50:14    433s] Total number of unusable inverters: 0
[01/18 11:50:14    433s] List of identified usable delay cells: SC8T_DLY100X1_CSC28L SC8T_DLY40X1_CSC28L SC8T_DLY60X1_CSC28L SC8T_DLY80X1_CSC28L
[01/18 11:50:14    433s] Total number of identified usable delay cells: 4
[01/18 11:50:14    433s] List of identified unusable delay cells:
[01/18 11:50:14    433s] Total number of identified unusable delay cells: 0
[01/18 11:50:14    433s] 
[01/18 11:50:14    433s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[01/18 11:50:14    433s] 
[01/18 11:50:14    433s] TimeStamp Deleting Cell Server Begin ...
[01/18 11:50:14    433s] 
[01/18 11:50:14    433s] TimeStamp Deleting Cell Server End ...
[01/18 11:50:14    433s] Ending "Cell type marking" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2315.8M, current mem=2315.8M)
[01/18 11:50:14    433s] 
[01/18 11:50:14    433s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[01/18 11:50:14    433s] Summary for sequential cells identification: 
[01/18 11:50:14    433s]   Identified SBFF number: 75
[01/18 11:50:14    433s]   Identified MBFF number: 0
[01/18 11:50:14    433s]   Identified SB Latch number: 0
[01/18 11:50:14    433s]   Identified MB Latch number: 0
[01/18 11:50:14    433s]   Not identified SBFF number: 0
[01/18 11:50:14    433s]   Not identified MBFF number: 0
[01/18 11:50:14    433s]   Not identified SB Latch number: 0
[01/18 11:50:14    433s]   Not identified MB Latch number: 0
[01/18 11:50:14    433s]   Number of sequential cells which are not FFs: 26
[01/18 11:50:14    433s] 
[01/18 11:50:14    433s] Trim Metal Layers:
[01/18 11:50:14    433s]  Visiting view : AVF_RCWORST
[01/18 11:50:14    433s]    : PowerDomain = none : Weighted F : unweighted  = 11.10 (1.000) with rcCorner = 0
[01/18 11:50:14    433s]    : PowerDomain = none : Weighted F : unweighted  = 7.90 (1.000) with rcCorner = -1
[01/18 11:50:14    433s]  Visiting view : AVF_RCBEST
[01/18 11:50:14    433s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = 1
[01/18 11:50:14    433s]    : PowerDomain = none : Weighted F : unweighted  = 5.60 (1.000) with rcCorner = -1
[01/18 11:50:14    433s]  Visiting view : AVF_RCTYP
[01/18 11:50:14    433s]    : PowerDomain = none : Weighted F : unweighted  = 7.30 (1.000) with rcCorner = 2
[01/18 11:50:14    433s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[01/18 11:50:14    433s] 
[01/18 11:50:14    433s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[01/18 11:50:14    433s] 
[01/18 11:50:14    433s] TimeStamp Deleting Cell Server Begin ...
[01/18 11:50:14    433s] 
[01/18 11:50:14    433s] TimeStamp Deleting Cell Server End ...
[01/18 11:50:15    433s] Reading floorplan file - /home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.fp.gz (mem = 3045.6M).
[01/18 11:50:15    434s] % Begin Load floorplan data ... (date=01/18 11:50:15, mem=2317.8M)
[01/18 11:50:15    434s] *info: reset 651343 existing net BottomPreferredLayer and AvoidDetour
[01/18 11:50:15    434s] Deleting old partition specification.
[01/18 11:50:15    434s] Set FPlanBox to (0 0 1690000 430000)
[01/18 11:50:15    434s] 
[01/18 11:50:15    434s] Honor LEF defined pitches for advanced node
[01/18 11:50:15    434s] Start create_tracks
[01/18 11:50:15    434s]  ... processed partition successfully.
[01/18 11:50:15    434s]  ... processed partition successfully.
[01/18 11:50:15    434s]  ... processed partition successfully.
[01/18 11:50:15    434s]  ... processed partition successfully.
[01/18 11:50:15    434s]  ... processed partition successfully.
[01/18 11:50:15    434s]  ... processed partition successfully.
[01/18 11:50:15    434s]  ... processed partition successfully.
[01/18 11:50:15    434s]  ... processed partition successfully.
[01/18 11:50:15    434s]  ... processed partition successfully.
[01/18 11:50:15    434s]  ... processed partition successfully.
[01/18 11:50:15    434s]  ... processed partition successfully.
[01/18 11:50:15    434s]  ... processed partition successfully.
[01/18 11:50:15    434s]  ... processed partition successfully.
[01/18 11:50:15    434s]  ... processed partition successfully.
[01/18 11:50:15    434s]  ... processed partition successfully.
[01/18 11:50:15    434s]  ... processed partition successfully.
[01/18 11:50:15    434s]  ... processed partition successfully.
[01/18 11:50:15    434s] Reading binary special route file /home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.fp.spr.gz (Created by Innovus v21.19-s058_1 on Sat Jan 17 23:55:42 2026, version: 1)
[01/18 11:50:16    434s] Ending "Read special route file" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2321.6M, current mem=2321.6M)
[01/18 11:50:16    434s] Reading partition pin assignment from the file /home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.fp.ptn.
[01/18 11:50:16    434s] Reading pin assignment for the partition Silago_bot_5.
[01/18 11:50:16    434s] **WARN: (IMPPTN-845):	Could not load the pin information from file [/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.fp.ptn] for partition [Silago_bot_5] because the file does not contain the complete information for any pin. Ensure that the file contains the complete information for the pins, and run the command again.
[01/18 11:50:16    434s] Reading pin assignment for the partition Silago_bot_1.
[01/18 11:50:16    434s] **WARN: (IMPPTN-845):	Could not load the pin information from file [/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.fp.ptn] for partition [Silago_bot_1] because the file does not contain the complete information for any pin. Ensure that the file contains the complete information for the pins, and run the command again.
[01/18 11:50:16    434s] Reading pin assignment for the partition Silago_top_2.
[01/18 11:50:16    434s] **WARN: (IMPPTN-845):	Could not load the pin information from file [/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.fp.ptn] for partition [Silago_top_2] because the file does not contain the complete information for any pin. Ensure that the file contains the complete information for the pins, and run the command again.
[01/18 11:50:16    434s] Reading pin assignment for the partition Silago_top_left_corner.
[01/18 11:50:16    434s] **WARN: (IMPPTN-845):	Could not load the pin information from file [/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.fp.ptn] for partition [Silago_top_left_corner] because the file does not contain the complete information for any pin. Ensure that the file contains the complete information for the pins, and run the command again.
[01/18 11:50:16    434s] Reading pin assignment for the partition Silago_top_3.
[01/18 11:50:16    434s] **WARN: (IMPPTN-845):	Could not load the pin information from file [/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.fp.ptn] for partition [Silago_top_3] because the file does not contain the complete information for any pin. Ensure that the file contains the complete information for the pins, and run the command again.
[01/18 11:50:16    434s] Reading pin assignment for the partition Silago_bot_4.
[01/18 11:50:16    434s] **WARN: (IMPPTN-845):	Could not load the pin information from file [/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.fp.ptn] for partition [Silago_bot_4] because the file does not contain the complete information for any pin. Ensure that the file contains the complete information for the pins, and run the command again.
[01/18 11:50:16    434s] Reading pin assignment for the partition Silago_top_right_corner.
[01/18 11:50:16    434s] **WARN: (IMPPTN-845):	Could not load the pin information from file [/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.fp.ptn] for partition [Silago_top_right_corner] because the file does not contain the complete information for any pin. Ensure that the file contains the complete information for the pins, and run the command again.
[01/18 11:50:16    434s] Reading pin assignment for the partition Silago_bot_0.
[01/18 11:50:16    434s] **WARN: (IMPPTN-845):	Could not load the pin information from file [/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.fp.ptn] for partition [Silago_bot_0] because the file does not contain the complete information for any pin. Ensure that the file contains the complete information for the pins, and run the command again.
[01/18 11:50:16    434s] Reading pin assignment for the partition Silago_top_1.
[01/18 11:50:16    434s] **WARN: (IMPPTN-845):	Could not load the pin information from file [/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.fp.ptn] for partition [Silago_top_1] because the file does not contain the complete information for any pin. Ensure that the file contains the complete information for the pins, and run the command again.
[01/18 11:50:16    434s] Reading pin assignment for the partition Silago_top_5.
[01/18 11:50:16    434s] **WARN: (IMPPTN-845):	Could not load the pin information from file [/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.fp.ptn] for partition [Silago_top_5] because the file does not contain the complete information for any pin. Ensure that the file contains the complete information for the pins, and run the command again.
[01/18 11:50:16    434s] Reading pin assignment for the partition Silago_bot_2.
[01/18 11:50:16    434s] **WARN: (IMPPTN-845):	Could not load the pin information from file [/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.fp.ptn] for partition [Silago_bot_2] because the file does not contain the complete information for any pin. Ensure that the file contains the complete information for the pins, and run the command again.
[01/18 11:50:16    434s] Reading pin assignment for the partition Silago_bot_3.
[01/18 11:50:16    434s] **WARN: (IMPPTN-845):	Could not load the pin information from file [/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.fp.ptn] for partition [Silago_bot_3] because the file does not contain the complete information for any pin. Ensure that the file contains the complete information for the pins, and run the command again.
[01/18 11:50:16    434s] Reading pin assignment for the partition Silago_bot_right_corner.
[01/18 11:50:16    434s] **WARN: (IMPPTN-845):	Could not load the pin information from file [/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.fp.ptn] for partition [Silago_bot_right_corner] because the file does not contain the complete information for any pin. Ensure that the file contains the complete information for the pins, and run the command again.
[01/18 11:50:16    434s] Reading pin assignment for the partition Silago_bot_left_corner.
[01/18 11:50:16    434s] **WARN: (IMPPTN-845):	Could not load the pin information from file [/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.fp.ptn] for partition [Silago_bot_left_corner] because the file does not contain the complete information for any pin. Ensure that the file contains the complete information for the pins, and run the command again.
[01/18 11:50:16    434s] Reading pin assignment for the partition Silago_top_0.
[01/18 11:50:16    434s] **WARN: (IMPPTN-845):	Could not load the pin information from file [/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.fp.ptn] for partition [Silago_top_0] because the file does not contain the complete information for any pin. Ensure that the file contains the complete information for the pins, and run the command again.
[01/18 11:50:16    434s] Reading pin assignment for the partition Silago_top_4.
[01/18 11:50:16    434s] **WARN: (IMPPTN-845):	Could not load the pin information from file [/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.fp.ptn] for partition [Silago_top_4] because the file does not contain the complete information for any pin. Ensure that the file contains the complete information for the pins, and run the command again.
[01/18 11:50:16    434s] Set (Silago_bot_inst_2_1) in fence {(430.0400000000 , 10.0000000000) (630.0320000000 , 209.6800000000)}
[01/18 11:50:16    434s] Set (Silago_bot_inst_6_1) in fence {(1270.0480000000 , 10.0000000000) (1470.0400000000 , 209.6800000000)}
[01/18 11:50:16    434s] Set (Silago_top_inst_5_0) in fence {(1059.9680000000 , 219.9200000000) (1259.9600000000 , 420.2400000000)}
[01/18 11:50:16    434s] Set (Silago_top_l_corner_inst_0_0) in fence {(9.9840000000 , 219.9200000000) (209.9760000000 , 420.2400000000)}
[01/18 11:50:16    434s] Set (Silago_top_inst_4_0) in fence {(849.9920000000 , 219.9200000000) (1049.9840000000 , 420.2400000000)}
[01/18 11:50:16    434s] Set (Silago_bot_inst_3_1) in fence {(640.0160000000 , 10.0000000000) (840.0080000000 , 209.6800000000)}
[01/18 11:50:16    434s] Set (Silago_top_r_corner_inst_7_0) in fence {(1480.0240000000 , 219.9200000000) (1680.0160000000 , 420.2400000000)}
[01/18 11:50:16    434s] Set (Silago_bot_inst_1_1) in fence {(219.9600000000 , 10.0000000000) (419.9520000000 , 209.6800000000)}
[01/18 11:50:16    434s] Set (Silago_top_inst_6_0) in fence {(1270.0480000000 , 219.9200000000) (1470.0400000000 , 420.2400000000)}
[01/18 11:50:16    434s] Set (Silago_top_inst_2_0) in fence {(430.0400000000 , 219.9200000000) (630.0320000000 , 420.2400000000)}
[01/18 11:50:16    434s] Set (Silago_bot_inst_5_1) in fence {(1059.9680000000 , 10.0000000000) (1259.9600000000 , 209.6800000000)}
[01/18 11:50:16    434s] Set (Silago_bot_inst_4_1) in fence {(849.9920000000 , 10.0000000000) (1049.9840000000 , 209.6800000000)}
[01/18 11:50:16    434s] Set (Silago_bot_r_corner_inst_7_1) in fence {(1480.0240000000 , 10.0000000000) (1680.0160000000 , 209.6800000000)}
[01/18 11:50:16    434s] Set (Silago_bot_l_corner_inst_0_1) in fence {(9.9840000000 , 10.0000000000) (209.9760000000 , 209.6800000000)}
[01/18 11:50:16    434s] Set (Silago_top_inst_1_0) in fence {(219.9600000000 , 219.9200000000) (419.9520000000 , 420.2400000000)}
[01/18 11:50:16    434s] Set (Silago_top_inst_3_0) in fence {(640.0160000000 , 219.9200000000) (840.0080000000 , 420.2400000000)}
[01/18 11:50:16    435s] Extracting standard cell pins and blockage ...... 
[01/18 11:50:16    435s] Pin and blockage extraction finished
[01/18 11:50:16    435s] Delete all existing relative floorplan constraints.
[01/18 11:50:16    435s] % End Load floorplan data ... (date=01/18 11:50:16, total cpu=0:00:01.4, real=0:00:01.0, peak res=2321.6M, current mem=2320.8M)
[01/18 11:50:16    435s] Reading congestion map file /home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.route.congmap.gz ...
[01/18 11:50:17    435s] % Begin Load SymbolTable ... (date=01/18 11:50:16, mem=2320.9M)
[01/18 11:50:17    435s] Suppress "**WARN ..." messages.
[01/18 11:50:17    435s] routingBox: (0 0) (1690000 430000)
[01/18 11:50:17    435s] coreBox:    (9984 10000) (1680016 420000)
[01/18 11:50:17    435s] Un-suppress "**WARN ..." messages.
[01/18 11:50:18    437s] % End Load SymbolTable ... (date=01/18 11:50:18, total cpu=0:00:01.8, real=0:00:01.0, peak res=2393.5M, current mem=2393.5M)
[01/18 11:50:18    437s] Loading place ...
[01/18 11:50:19    437s] % Begin Load placement data ... (date=01/18 11:50:18, mem=2393.5M)
[01/18 11:50:19    437s] Reading placement file - /home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.place.gz.
[01/18 11:50:19    437s] ** Reading stdCellPlacement_binary (Created by Innovus v21.19-s058_1 on Sat Jan 17 23:55:43 2026, version# 2) ...
[01/18 11:50:19    438s] Read Views for adaptive view pruning ...
[01/18 11:50:19    438s] Read 0 views from Binary DB for adaptive view pruning
[01/18 11:50:20    438s] *** Completed restorePlace (cpu=0:00:01.2 real=0:00:01.0 mem=3110.9M) ***
[01/18 11:50:20    438s] Total net length = 9.415e+06 (4.615e+06 4.800e+06) (ext = 3.306e+06)
[01/18 11:50:20    438s] % End Load placement data ... (date=01/18 11:50:20, total cpu=0:00:01.4, real=0:00:01.0, peak res=2469.2M, current mem=2469.2M)
[01/18 11:50:20    438s] Reading PG file /home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.pg.gz, version#2, (Created by Innovus v21.19-s058_1 on       Sat Jan 17 23:55:42 2026)
[01/18 11:50:20    438s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3107.9M) ***
[01/18 11:50:21    439s] % Begin Load routing data ... (date=01/18 11:50:20, mem=2469.3M)
[01/18 11:50:21    439s] Reading routing file - /home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.route.gz.
[01/18 11:50:21    439s] Reading Innovus routing data (Created by Innovus v21.19-s058_1 on Sat Jan 17 23:55:43 2026 Format: 20.1) ...
[01/18 11:50:29    447s] *** Total 634735 nets are successfully restored.
[01/18 11:50:29    447s] *** Completed restoreRoute (cpu=0:00:08.2 real=0:00:08.0 mem=4204.7M) ***
[01/18 11:50:29    447s] % End Load routing data ... (date=01/18 11:50:29, total cpu=0:00:08.3, real=0:00:08.0, peak res=3570.3M, current mem=3564.8M)
[01/18 11:50:29    447s] TAT_INFO: restoreCongMap REAL = 1 : CPU = 0 : MEM = 0.
[01/18 11:50:29    447s] Reading property file /home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.prop
[01/18 11:50:29    447s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4204.7M) ***
[01/18 11:50:30    448s] add_rings command will ignore shorts while creating rings.
[01/18 11:50:30    448s] add_rings command will disallow rings to go over rows.
[01/18 11:50:30    448s] add_rings command will consider rows while creating rings.
[01/18 11:50:30    448s] The ring targets are set to core/block ring wires.
[01/18 11:50:30    448s] add_stripes will allow jog to connect padcore ring and block ring.
[01/18 11:50:30    448s] 
[01/18 11:50:30    448s] Stripes will not extend to closest target.
[01/18 11:50:30    448s] When breaking rings, the power planner will consider the existence of blocks.
[01/18 11:50:30    448s] add_stripes will break automatically at non-default domains when generating global stripes over the core area or default domain.
[01/18 11:50:30    448s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[01/18 11:50:30    448s] Stripes will not be created over regions without power planning wires.
[01/18 11:50:30    448s] Offset for stripe breaking is set to 0.
[01/18 11:50:30    448s] Stripes will stop at the boundary of the specified area.
[01/18 11:50:30    448s] The power planner will set stripe antenna targets to none (no trimming allowed).
[01/18 11:50:30    448s] **WARN: (IMPTB-413):	Option "budget_virtual_opt_engine" of the set_db command doesn't regenerate Timing Graph, if it already exists.
[01/18 11:50:30    448s] Change floorplan default-technical-site to 'SC8T_104CPP_CMOS22FDX'.
[01/18 11:50:30    448s] Loading preRoute extraction data from directory '/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/extraction/' ...
[01/18 11:50:30    448s] Restore PreRoute RC Grid meta data successful.
[01/18 11:50:30    448s] Extraction setup Started 
[01/18 11:50:30    448s] 
[01/18 11:50:30    448s] Trim Metal Layers:
[01/18 11:50:30    448s] Initializing multi-corner RC extraction with 3 active RC Corners ...
[01/18 11:50:30    448s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[01/18 11:50:30    448s] __QRC_SADV_USE_LE__ is set 0
[01/18 11:50:31    449s] Metal Layer Id 1 is M1 
[01/18 11:50:31    449s] Metal Layer Id 2 is M2 
[01/18 11:50:31    449s] Metal Layer Id 3 is C1 
[01/18 11:50:31    449s] Metal Layer Id 4 is C2 
[01/18 11:50:31    449s] Metal Layer Id 5 is C3 
[01/18 11:50:31    449s] Metal Layer Id 6 is C4 
[01/18 11:50:31    449s] Metal Layer Id 7 is BA 
[01/18 11:50:31    449s] Metal Layer Id 8 is BB 
[01/18 11:50:31    449s] Metal Layer Id 9 is JA 
[01/18 11:50:31    449s] Metal Layer Id 10 is JB 
[01/18 11:50:31    449s] Metal Layer Id 11 is LB 
[01/18 11:50:31    449s] Via Layer Id 33 is CA 
[01/18 11:50:31    449s] Via Layer Id 34 is V1 
[01/18 11:50:31    449s] Via Layer Id 35 is AY 
[01/18 11:50:31    449s] Via Layer Id 36 is A1 
[01/18 11:50:31    449s] Via Layer Id 37 is A2 
[01/18 11:50:31    449s] Via Layer Id 38 is A3 
[01/18 11:50:31    449s] Via Layer Id 39 is WT 
[01/18 11:50:31    449s] Via Layer Id 40 is WA 
[01/18 11:50:31    449s] Via Layer Id 41 is YR 
[01/18 11:50:31    449s] Via Layer Id 42 is XD 
[01/18 11:50:31    449s] Via Layer Id 43 is VV 
[01/18 11:50:31    449s] 
[01/18 11:50:31    449s] Trim Metal Layers:
[01/18 11:50:31    449s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer m1 
[01/18 11:50:31    449s] Generating auto layer map file.
[01/18 11:50:31    449s]  lef via Layer Id 1 mapped to tech Id 6 of Layer v1 
[01/18 11:50:31    449s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer m2 
[01/18 11:50:31    449s]  lef via Layer Id 2 mapped to tech Id 8 of Layer ay 
[01/18 11:50:31    449s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer c1 
[01/18 11:50:31    449s]  lef via Layer Id 3 mapped to tech Id 10 of Layer a1 
[01/18 11:50:31    449s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer c2 
[01/18 11:50:31    449s]  lef via Layer Id 4 mapped to tech Id 12 of Layer a2 
[01/18 11:50:31    449s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer c3 
[01/18 11:50:31    449s]  lef via Layer Id 5 mapped to tech Id 14 of Layer a3 
[01/18 11:50:31    449s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer c4 
[01/18 11:50:31    449s]  lef via Layer Id 6 mapped to tech Id 16 of Layer wt 
[01/18 11:50:31    449s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer ba 
[01/18 11:50:31    449s]  lef via Layer Id 7 mapped to tech Id 18 of Layer wa 
[01/18 11:50:31    449s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer bb 
[01/18 11:50:31    449s]  lef via Layer Id 8 mapped to tech Id 20 of Layer yr 
[01/18 11:50:31    449s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer ja 
[01/18 11:50:31    449s]  lef via Layer Id 9 mapped to tech Id 22 of Layer xd 
[01/18 11:50:31    449s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer jb 
[01/18 11:50:31    449s]  lef via Layer Id 10 mapped to tech Id 24 of Layer vv 
[01/18 11:50:31    449s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer lb 
[01/18 11:50:31    449s] Metal Layer Id 1 mapped to 5 
[01/18 11:50:31    449s] Via Layer Id 1 mapped to 6 
[01/18 11:50:31    449s] Metal Layer Id 2 mapped to 7 
[01/18 11:50:31    449s] Via Layer Id 2 mapped to 8 
[01/18 11:50:31    449s] Metal Layer Id 3 mapped to 9 
[01/18 11:50:31    449s] Via Layer Id 3 mapped to 10 
[01/18 11:50:31    449s] Metal Layer Id 4 mapped to 11 
[01/18 11:50:31    449s] Via Layer Id 4 mapped to 12 
[01/18 11:50:31    449s] Metal Layer Id 5 mapped to 13 
[01/18 11:50:31    449s] Via Layer Id 5 mapped to 14 
[01/18 11:50:31    449s] Metal Layer Id 6 mapped to 15 
[01/18 11:50:31    449s] Via Layer Id 6 mapped to 16 
[01/18 11:50:31    449s] Metal Layer Id 7 mapped to 17 
[01/18 11:50:31    449s] Via Layer Id 7 mapped to 18 
[01/18 11:50:31    449s] Metal Layer Id 8 mapped to 19 
[01/18 11:50:31    449s] Via Layer Id 8 mapped to 20 
[01/18 11:50:31    449s] Metal Layer Id 9 mapped to 21 
[01/18 11:50:31    449s] Via Layer Id 9 mapped to 22 
[01/18 11:50:31    449s] Metal Layer Id 10 mapped to 23 
[01/18 11:50:31    449s] Via Layer Id 10 mapped to 24 
[01/18 11:50:31    449s] Metal Layer Id 11 mapped to 25 
[01/18 11:50:32    450s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[01/18 11:50:32    450s] eee: Reading patterns meta data.
[01/18 11:50:32    450s] Restore PreRoute Pattern Extraction data successful in header.
[01/18 11:50:32    450s] Loading preRoute extracted patterns from file '/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper.techData.gz' ...
[01/18 11:50:32    450s] readViaRC viaRead:598, nrVia:598
[01/18 11:50:32    450s] isWireRCValid Validate checksum:4136160, FromFile:4136160accessWirePatterns Pattern count:23220, FromFile:23220 Checksum:4136160, FromFile:4136160
[01/18 11:50:32    450s] readViaRC viaRead:598, nrVia:598
[01/18 11:50:32    450s] isWireRCValid Validate checksum:7916328, FromFile:7916328accessWirePatterns Pattern count:23220, FromFile:23220 Checksum:7916328, FromFile:7916328
[01/18 11:50:32    450s] readViaRC viaRead:598, nrVia:598
[01/18 11:50:32    450s] isWireRCValid Validate checksum:11696496, FromFile:11696496accessWirePatterns Pattern count:23220, FromFile:23220 Checksum:11696496, FromFile:11696496
[01/18 11:50:32    450s] eee: PatternAvail:1, PreRoutePatternReadFailed:0
[01/18 11:50:32    450s] Restore PreRoute Pattern Extraction data successful.
[01/18 11:50:32    450s] Completed (cpu: 0:00:01.8 real: 0:00:02.0)
[01/18 11:50:32    450s] Set Shrink Factor to 1.00000
[01/18 11:50:32    450s] Summary of Active RC-Corners : 
[01/18 11:50:32    450s]  
[01/18 11:50:32    450s]  Analysis View: AVF_RCWORST
[01/18 11:50:32    450s]     RC-Corner Name        : rc_worst
[01/18 11:50:32    450s]     RC-Corner Index       : 0
[01/18 11:50:32    450s]     RC-Corner Temperature : 25 Celsius
[01/18 11:50:32    450s]     RC-Corner Cap Table   : ''
[01/18 11:50:32    450s]     RC-Corner PreRoute Res Factor         : 1
[01/18 11:50:32    450s]     RC-Corner PreRoute Cap Factor         : 1
[01/18 11:50:32    450s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/18 11:50:32    450s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/18 11:50:32    450s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/18 11:50:32    450s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[01/18 11:50:32    450s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[01/18 11:50:32    450s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[01/18 11:50:32    450s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[01/18 11:50:32    450s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[01/18 11:50:32    450s]     RC-Corner Technology file: '/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/libs/mmmc/rc_worst/qrcTechFile'
[01/18 11:50:32    450s]  
[01/18 11:50:32    450s]  Analysis View: AVF_RCBEST
[01/18 11:50:32    450s]     RC-Corner Name        : rc_best
[01/18 11:50:32    450s]     RC-Corner Index       : 1
[01/18 11:50:32    450s]     RC-Corner Temperature : 25 Celsius
[01/18 11:50:32    450s]     RC-Corner Cap Table   : ''
[01/18 11:50:32    450s]     RC-Corner PreRoute Res Factor         : 1
[01/18 11:50:32    450s]     RC-Corner PreRoute Cap Factor         : 1
[01/18 11:50:32    450s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/18 11:50:32    450s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/18 11:50:32    450s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/18 11:50:32    450s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[01/18 11:50:32    450s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[01/18 11:50:32    450s] Technology file '/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/libs/mmmc/rc_worst/qrcTechFile' associated with first view 'AVF_RCWORST' will be used as the primary corner for the multi-corner extraction.
[01/18 11:50:32    450s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[01/18 11:50:32    450s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[01/18 11:50:32    450s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[01/18 11:50:32    450s]     RC-Corner Technology file: '/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/libs/mmmc/rc_best/qrcTechFile'
[01/18 11:50:32    450s]  
[01/18 11:50:32    450s]  Analysis View: AVF_RCTYP
[01/18 11:50:32    450s]     RC-Corner Name        : rc_typ
[01/18 11:50:32    450s]     RC-Corner Index       : 2
[01/18 11:50:32    450s]     RC-Corner Temperature : 25 Celsius
[01/18 11:50:32    450s]     RC-Corner Cap Table   : ''
[01/18 11:50:32    450s]     RC-Corner PreRoute Res Factor         : 1
[01/18 11:50:32    450s]     RC-Corner PreRoute Cap Factor         : 1
[01/18 11:50:32    450s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/18 11:50:32    450s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/18 11:50:32    450s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/18 11:50:32    450s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[01/18 11:50:32    450s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[01/18 11:50:32    450s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[01/18 11:50:32    450s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[01/18 11:50:32    450s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[01/18 11:50:32    450s]     RC-Corner Technology file: '/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/libs/mmmc/rc_typ/qrcTechFile'
[01/18 11:50:32    450s] 
[01/18 11:50:32    450s] Trim Metal Layers:
[01/18 11:50:34    451s] LayerId::1 widthSet size::1
[01/18 11:50:34    451s] LayerId::2 widthSet size::1
[01/18 11:50:34    451s] LayerId::3 widthSet size::1
[01/18 11:50:34    451s] LayerId::4 widthSet size::1
[01/18 11:50:34    451s] LayerId::5 widthSet size::1
[01/18 11:50:34    451s] LayerId::6 widthSet size::1
[01/18 11:50:34    451s] LayerId::7 widthSet size::1
[01/18 11:50:34    451s] LayerId::8 widthSet size::1
[01/18 11:50:34    451s] LayerId::9 widthSet size::1
[01/18 11:50:34    451s] LayerId::10 widthSet size::1
[01/18 11:50:34    451s] LayerId::11 widthSet size::1
[01/18 11:50:34    451s] Checksum of RCGrid density data read::(132 132) passed::1
[01/18 11:50:34    451s] Restore PreRoute RC Grid data successful.
[01/18 11:50:34    451s] eee: pegSigSF::1.070000
[01/18 11:50:34    451s] Restored RC grid for preRoute extraction.
[01/18 11:50:34    451s] Initializing multi-corner resistance tables ...
[01/18 11:50:34    451s] ReadRoutingBlockageFactor status::1
[01/18 11:50:34    451s] Restore PreRoute Blockage data successful.
[01/18 11:50:34    451s] eee: Reading Grid unit RC.
[01/18 11:50:34    451s] pesRestorePreRouteExtractionData::readRCGridUnitRC called for corner::rc_worst
[01/18 11:50:34    451s] RCCorner in design data Name::rc_worst Tech::/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/libs/mmmc/rc_worst/qrcTechFile 25.000000 1.000000 1.000000 
[01/18 11:50:34    451s] RCCorner in saved data Name::rc_worst Tech::/home/shitongg/IL2225/SiLagoNN/phy/db/part/drra_wrapper/pnr/libs/mmmc/rc_worst/qrcTechFile 25.000000 1.000000 1.000000 
[01/18 11:50:34    451s] Unit RC read checksum: 807576, count: 807576, status: 1
[01/18 11:50:35    451s] pesRestorePreRouteExtractionData::readRCGridUnitRC called for corner::rc_best
[01/18 11:50:35    451s] RCCorner in design data Name::rc_best Tech::/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/libs/mmmc/rc_best/qrcTechFile 25.000000 1.000000 1.000000 
[01/18 11:50:35    451s] RCCorner in saved data Name::rc_worst Tech::/home/shitongg/IL2225/SiLagoNN/phy/db/part/drra_wrapper/pnr/libs/mmmc/rc_worst/qrcTechFile 25.000000 1.000000 1.000000 
[01/18 11:50:35    451s] RCCorner in design data Name::rc_best Tech::/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/libs/mmmc/rc_best/qrcTechFile 25.000000 1.000000 1.000000 
[01/18 11:50:35    451s] RCCorner in saved data Name::rc_best Tech::/home/shitongg/IL2225/SiLagoNN/phy/db/part/drra_wrapper/pnr/libs/mmmc/rc_best/qrcTechFile 25.000000 1.000000 1.000000 
[01/18 11:50:35    452s] Unit RC read checksum: 807576, count: 807576, status: 1
[01/18 11:50:35    452s] pesRestorePreRouteExtractionData::readRCGridUnitRC called for corner::rc_typ
[01/18 11:50:35    452s] RCCorner in design data Name::rc_typ Tech::/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/libs/mmmc/rc_typ/qrcTechFile 25.000000 1.000000 1.000000 
[01/18 11:50:35    452s] RCCorner in saved data Name::rc_worst Tech::/home/shitongg/IL2225/SiLagoNN/phy/db/part/drra_wrapper/pnr/libs/mmmc/rc_worst/qrcTechFile 25.000000 1.000000 1.000000 
[01/18 11:50:35    452s] RCCorner in design data Name::rc_typ Tech::/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/libs/mmmc/rc_typ/qrcTechFile 25.000000 1.000000 1.000000 
[01/18 11:50:35    452s] RCCorner in saved data Name::rc_best Tech::/home/shitongg/IL2225/SiLagoNN/phy/db/part/drra_wrapper/pnr/libs/mmmc/rc_best/qrcTechFile 25.000000 1.000000 1.000000 
[01/18 11:50:35    452s] RCCorner in design data Name::rc_typ Tech::/home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/libs/mmmc/rc_typ/qrcTechFile 25.000000 1.000000 1.000000 
[01/18 11:50:35    452s] RCCorner in saved data Name::rc_typ Tech::/home/shitongg/IL2225/SiLagoNN/phy/db/part/drra_wrapper/pnr/libs/mmmc/rc_typ/qrcTechFile 25.000000 1.000000 1.000000 
[01/18 11:50:35    452s] Unit RC read checksum: 807576, count: 807576, status: 1
[01/18 11:50:35    452s] Number of RC corner to be extracted::0
[01/18 11:50:35    452s] eee: l::1 avDens::0.006826 usedTrk::7208.211564 availTrk::1056000.000000 sigTrk::7208.211564
[01/18 11:50:35    452s] eee: l::2 avDens::0.190206 usedTrk::251011.185008 availTrk::1319680.000000 sigTrk::251011.185008
[01/18 11:50:35    452s] eee: l::3 avDens::0.416672 usedTrk::484598.424520 availTrk::1163022.222222 sigTrk::484598.424520
[01/18 11:50:35    452s] eee: l::4 avDens::0.292778 usedTrk::337987.642204 availTrk::1154417.777778 sigTrk::337987.642204
[01/18 11:50:35    452s] eee: l::5 avDens::0.001571 usedTrk::21.895312 availTrk::13937.777778 sigTrk::21.895312
[01/18 11:50:35    452s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 11:50:35    452s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 11:50:35    452s] eee: l::8 avDens::0.008475 usedTrk::1346.625000 availTrk::158897.777778 sigTrk::1346.625000
[01/18 11:50:35    452s] eee: l::9 avDens::0.039551 usedTrk::297.000000 availTrk::7509.333333 sigTrk::297.000000
[01/18 11:50:35    452s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 11:50:35    452s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/18 11:50:35    452s] {RT rc_worst 0 11 11 {7 0} {9 0} {10 0} 3}
[01/18 11:50:36    452s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.381025 uaWl=1.000000 uaWlH=0.305686 aWlH=0.000000 lMod=0 pMax=0.839000 pMod=82 wcR=0.665400 newSi=0.001600 wHLS=1.663500 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[01/18 11:50:36    452s] Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
[01/18 11:50:36    452s] Restore PreRoute all RC Grid data successful.[01/18 11:50:36    452s] Start generating vias ..
#create default rule from bind_ndr_rule rule=0x7fa2648d28a0 0x7fa18cb9d558
[01/18 11:50:41    457s] #WARNING (NRFL-374)  spacing table is not monotonically increasing. Layer M2 spacing table entry 0.060000 is less than the previous entry 0.080000.
[01/18 11:50:41    457s] #WARNING (NRFL-374)  spacing table is not monotonically increasing. Layer M2 spacing table entry 0.064000 is less than the previous entry 0.080000.
[01/18 11:50:41    457s] #WARNING (NRFL-374)  spacing table is not monotonically increasing. Layer M2 spacing table entry 0.060000 is less than the previous entry 0.080000.
[01/18 11:50:41    457s] #WARNING (NRFL-374)  spacing table is not monotonically increasing. Layer M2 spacing table entry 0.068000 is less than the previous entry 0.080000.
[01/18 11:50:41    457s] #WARNING (NRFL-374)  spacing table is not monotonically increasing. Layer M2 spacing table entry 0.068000 is less than the previous entry 0.080000.
[01/18 11:50:41    457s] #WARNING (NRFL-374)  spacing table is not monotonically increasing. Layer M2 spacing table entry 0.074000 is less than the previous entry 0.080000.
[01/18 11:50:41    458s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1214050215 routing_via=1
[01/18 11:50:41    458s] Extracting standard cell pins and blockage ...... 
[01/18 11:50:41    458s] Pin and blockage extraction finished
[01/18 11:50:41    458s] Via generation completed successfully.
[01/18 11:50:41    458s] __QRC_SADV_USE_LE__ is set 0
[01/18 11:50:43    459s] Metal Layer Id 1 is M1 
[01/18 11:50:43    459s] Metal Layer Id 2 is M2 
[01/18 11:50:43    459s] Metal Layer Id 3 is C1 
[01/18 11:50:43    459s] Metal Layer Id 4 is C2 
[01/18 11:50:43    459s] Metal Layer Id 5 is C3 
[01/18 11:50:43    459s] Metal Layer Id 6 is C4 
[01/18 11:50:43    459s] Metal Layer Id 7 is BA 
[01/18 11:50:43    459s] Metal Layer Id 8 is BB 
[01/18 11:50:43    459s] Metal Layer Id 9 is JA 
[01/18 11:50:43    459s] Metal Layer Id 10 is JB 
[01/18 11:50:43    459s] Metal Layer Id 11 is LB 
[01/18 11:50:43    459s] Via Layer Id 33 is CA 
[01/18 11:50:43    459s] Via Layer Id 34 is V1 
[01/18 11:50:43    459s] Via Layer Id 35 is AY 
[01/18 11:50:43    459s] Via Layer Id 36 is A1 
[01/18 11:50:43    459s] Via Layer Id 37 is A2 
[01/18 11:50:43    459s] Via Layer Id 38 is A3 
[01/18 11:50:43    459s] Via Layer Id 39 is WT 
[01/18 11:50:43    459s] Via Layer Id 40 is WA 
[01/18 11:50:43    459s] Via Layer Id 41 is YR 
[01/18 11:50:43    459s] Via Layer Id 42 is XD 
[01/18 11:50:43    459s] Via Layer Id 43 is VV 
[01/18 11:50:43    459s] 
[01/18 11:50:43    459s] Trim Metal Layers:
[01/18 11:50:43    459s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer m1 
[01/18 11:50:43    459s] Generating auto layer map file.
[01/18 11:50:43    459s]  lef via Layer Id 1 mapped to tech Id 6 of Layer v1 
[01/18 11:50:43    459s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer m2 
[01/18 11:50:43    459s]  lef via Layer Id 2 mapped to tech Id 8 of Layer ay 
[01/18 11:50:43    459s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer c1 
[01/18 11:50:43    459s]  lef via Layer Id 3 mapped to tech Id 10 of Layer a1 
[01/18 11:50:43    459s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer c2 
[01/18 11:50:43    459s]  lef via Layer Id 4 mapped to tech Id 12 of Layer a2 
[01/18 11:50:43    459s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer c3 
[01/18 11:50:43    459s]  lef via Layer Id 5 mapped to tech Id 14 of Layer a3 
[01/18 11:50:43    459s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer c4 
[01/18 11:50:43    459s]  lef via Layer Id 6 mapped to tech Id 16 of Layer wt 
[01/18 11:50:43    459s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer ba 
[01/18 11:50:43    459s]  lef via Layer Id 7 mapped to tech Id 18 of Layer wa 
[01/18 11:50:43    459s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer bb 
[01/18 11:50:43    459s]  lef via Layer Id 8 mapped to tech Id 20 of Layer yr 
[01/18 11:50:43    459s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer ja 
[01/18 11:50:43    459s]  lef via Layer Id 9 mapped to tech Id 22 of Layer xd 
[01/18 11:50:43    459s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer jb 
[01/18 11:50:43    459s]  lef via Layer Id 10 mapped to tech Id 24 of Layer vv 
[01/18 11:50:43    459s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer lb 
[01/18 11:50:43    459s] Metal Layer Id 1 mapped to 5 
[01/18 11:50:43    459s] Via Layer Id 1 mapped to 6 
[01/18 11:50:43    459s] Metal Layer Id 2 mapped to 7 
[01/18 11:50:43    459s] Via Layer Id 2 mapped to 8 
[01/18 11:50:43    459s] Metal Layer Id 3 mapped to 9 
[01/18 11:50:43    459s] Via Layer Id 3 mapped to 10 
[01/18 11:50:43    459s] Metal Layer Id 4 mapped to 11 
[01/18 11:50:43    459s] Via Layer Id 4 mapped to 12 
[01/18 11:50:43    459s] Metal Layer Id 5 mapped to 13 
[01/18 11:50:43    459s] Via Layer Id 5 mapped to 14 
[01/18 11:50:43    459s] Metal Layer Id 6 mapped to 15 
[01/18 11:50:43    459s] Via Layer Id 6 mapped to 16 
[01/18 11:50:43    459s] Metal Layer Id 7 mapped to 17 
[01/18 11:50:43    459s] Via Layer Id 7 mapped to 18 
[01/18 11:50:43    459s] Metal Layer Id 8 mapped to 19 
[01/18 11:50:43    459s] Via Layer Id 8 mapped to 20 
[01/18 11:50:43    459s] Metal Layer Id 9 mapped to 21 
[01/18 11:50:43    459s] Via Layer Id 9 mapped to 22 
[01/18 11:50:43    459s] Metal Layer Id 10 mapped to 23 
[01/18 11:50:43    459s] Via Layer Id 10 mapped to 24 
[01/18 11:50:43    459s] Metal Layer Id 11 mapped to 25 
[01/18 11:50:43    459s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[01/18 11:50:43    459s] eee: Reading patterns meta data.
[01/18 11:50:43    459s] eee: PatternAvail:0, PreRoutePatternReadFailed:3
[01/18 11:50:43    459s] Restore PreRoute Pattern Extraction data failed.
[01/18 11:50:43    459s] Initializing preRoute extraction patterns for new vias... [01/18 11:50:44    460s] Metal Layer Id 1 is M1 
[01/18 11:50:44    460s] Metal Layer Id 2 is M2 
[01/18 11:50:44    460s] Metal Layer Id 3 is C1 
[01/18 11:50:44    460s] Metal Layer Id 4 is C2 
[01/18 11:50:44    460s] Metal Layer Id 5 is C3 
[01/18 11:50:44    460s] Metal Layer Id 6 is C4 
[01/18 11:50:44    460s] Metal Layer Id 7 is BA 
[01/18 11:50:44    460s] Metal Layer Id 8 is BB 
[01/18 11:50:44    460s] Metal Layer Id 9 is JA 
[01/18 11:50:44    460s] Metal Layer Id 10 is JB 
[01/18 11:50:44    460s] Metal Layer Id 11 is LB 
[01/18 11:50:44    460s] Via Layer Id 33 is CA 
[01/18 11:50:44    460s] Via Layer Id 34 is V1 
[01/18 11:50:44    460s] Via Layer Id 35 is AY 
[01/18 11:50:44    460s] Via Layer Id 36 is A1 
[01/18 11:50:44    460s] Via Layer Id 37 is A2 
[01/18 11:50:44    460s] Via Layer Id 38 is A3 
[01/18 11:50:44    460s] Via Layer Id 39 is WT 
[01/18 11:50:44    460s] Via Layer Id 40 is WA 
[01/18 11:50:44    460s] Via Layer Id 41 is YR 
[01/18 11:50:44    460s] Via Layer Id 42 is XD 
[01/18 11:50:44    460s] Via Layer Id 43 is VV 
[01/18 11:50:44    460s] 
[01/18 11:50:44    460s] Trim Metal Layers:
Generating auto layer map file.
[01/18 11:50:44    460s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer m1 
[01/18 11:50:44    460s]  lef via Layer Id 1 mapped to tech Id 6 of Layer v1 
[01/18 11:50:44    460s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer m2 
[01/18 11:50:44    460s]  lef via Layer Id 2 mapped to tech Id 8 of Layer ay 
[01/18 11:50:44    460s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer c1 
[01/18 11:50:44    460s]  lef via Layer Id 3 mapped to tech Id 10 of Layer a1 
[01/18 11:50:44    460s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer c2 
[01/18 11:50:44    460s]  lef via Layer Id 4 mapped to tech Id 12 of Layer a2 
[01/18 11:50:44    460s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer c3 
[01/18 11:50:44    460s]  lef via Layer Id 5 mapped to tech Id 14 of Layer a3 
[01/18 11:50:44    460s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer c4 
[01/18 11:50:44    460s]  lef via Layer Id 6 mapped to tech Id 16 of Layer wt 
[01/18 11:50:44    460s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer ba 
[01/18 11:50:44    460s]  lef via Layer Id 7 mapped to tech Id 18 of Layer wa 
[01/18 11:50:44    460s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer bb 
[01/18 11:50:44    460s]  lef via Layer Id 8 mapped to tech Id 20 of Layer yr 
[01/18 11:50:44    460s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer ja 
[01/18 11:50:44    460s]  lef via Layer Id 9 mapped to tech Id 22 of Layer xd 
[01/18 11:50:44    460s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer jb 
[01/18 11:50:44    460s]  lef via Layer Id 10 mapped to tech Id 24 of Layer vv 
[01/18 11:50:44    460s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer lb 
[01/18 11:50:44    460s] Metal Layer Id 1 mapped to 5 
[01/18 11:50:44    460s] Via Layer Id 1 mapped to 6 
[01/18 11:50:44    460s] Metal Layer Id 2 mapped to 7 
[01/18 11:50:44    460s] Via Layer Id 2 mapped to 8 
[01/18 11:50:44    460s] Metal Layer Id 3 mapped to 9 
[01/18 11:50:44    460s] Via Layer Id 3 mapped to 10 
[01/18 11:50:44    460s] Metal Layer Id 4 mapped to 11 
[01/18 11:50:44    460s] Via Layer Id 4 mapped to 12 
[01/18 11:50:44    460s] Metal Layer Id 5 mapped to 13 
[01/18 11:50:44    460s] Via Layer Id 5 mapped to 14 
[01/18 11:50:44    460s] Metal Layer Id 6 mapped to 15 
[01/18 11:50:44    460s] Via Layer Id 6 mapped to 16 
[01/18 11:50:44    460s] Metal Layer Id 7 mapped to 17 
[01/18 11:50:44    460s] Via Layer Id 7 mapped to 18 
[01/18 11:50:44    460s] Metal Layer Id 8 mapped to 19 
[01/18 11:50:44    460s] Via Layer Id 8 mapped to 20 
[01/18 11:50:44    460s] Metal Layer Id 9 mapped to 21 
[01/18 11:50:44    460s] Via Layer Id 9 mapped to 22 
[01/18 11:50:44    460s] Metal Layer Id 10 mapped to 23 
[01/18 11:50:44    460s] Via Layer Id 10 mapped to 24 
[01/18 11:50:44    460s] Metal Layer Id 11 mapped to 25 
[01/18 11:50:46    462s] Metal Layer Id 1 is M1 
[01/18 11:50:46    462s] Metal Layer Id 2 is M2 
[01/18 11:50:46    462s] Metal Layer Id 3 is C1 
[01/18 11:50:46    462s] Metal Layer Id 4 is C2 
[01/18 11:50:46    462s] Metal Layer Id 5 is C3 
[01/18 11:50:46    462s] Metal Layer Id 6 is C4 
[01/18 11:50:46    462s] Metal Layer Id 7 is BA 
[01/18 11:50:46    462s] Metal Layer Id 8 is BB 
[01/18 11:50:46    462s] Metal Layer Id 9 is JA 
[01/18 11:50:46    462s] Metal Layer Id 10 is JB 
[01/18 11:50:46    462s] Metal Layer Id 11 is LB 
[01/18 11:50:46    462s] Via Layer Id 33 is CA 
[01/18 11:50:46    462s] Via Layer Id 34 is V1 
[01/18 11:50:46    462s] Via Layer Id 35 is AY 
[01/18 11:50:46    462s] Via Layer Id 36 is A1 
[01/18 11:50:46    462s] Via Layer Id 37 is A2 
[01/18 11:50:46    462s] Via Layer Id 38 is A3 
[01/18 11:50:46    462s] Via Layer Id 39 is WT 
[01/18 11:50:46    462s] Via Layer Id 40 is WA 
[01/18 11:50:46    462s] Via Layer Id 41 is YR 
[01/18 11:50:46    462s] Via Layer Id 42 is XD 
[01/18 11:50:46    462s] Via Layer Id 43 is VV 
[01/18 11:50:46    462s] 
[01/18 11:50:46    462s] Trim Metal Layers:
[01/18 11:50:46    462s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer m1 
[01/18 11:50:46    462s]  lef via Layer Id 1 mapped to tech Id 6 of Layer v1 
[01/18 11:50:46    462s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer m2 
[01/18 11:50:46    462s]  lef via Layer Id 2 mapped to tech Id 8 of Layer ay 
[01/18 11:50:46    462s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer c1 
[01/18 11:50:46    462s]  lef via Layer Id 3 mapped to tech Id 10 of Layer a1 
[01/18 11:50:46    462s] Generating auto layer map file.
[01/18 11:50:46    462s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer c2 
[01/18 11:50:46    462s]  lef via Layer Id 4 mapped to tech Id 12 of Layer a2 
[01/18 11:50:46    462s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer c3 
[01/18 11:50:46    462s]  lef via Layer Id 5 mapped to tech Id 14 of Layer a3 
[01/18 11:50:46    462s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer c4 
[01/18 11:50:46    462s]  lef via Layer Id 6 mapped to tech Id 16 of Layer wt 
[01/18 11:50:46    462s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer ba 
[01/18 11:50:46    462s]  lef via Layer Id 7 mapped to tech Id 18 of Layer wa 
[01/18 11:50:46    462s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer bb 
[01/18 11:50:46    462s]  lef via Layer Id 8 mapped to tech Id 20 of Layer yr 
[01/18 11:50:46    462s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer ja 
[01/18 11:50:46    462s]  lef via Layer Id 9 mapped to tech Id 22 of Layer xd 
[01/18 11:50:46    462s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer jb 
[01/18 11:50:46    462s]  lef via Layer Id 10 mapped to tech Id 24 of Layer vv 
[01/18 11:50:46    462s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer lb 
[01/18 11:50:46    462s] Metal Layer Id 1 mapped to 5 
[01/18 11:50:46    462s] Via Layer Id 1 mapped to 6 
[01/18 11:50:46    462s] Metal Layer Id 2 mapped to 7 
[01/18 11:50:46    462s] Via Layer Id 2 mapped to 8 
[01/18 11:50:46    462s] Metal Layer Id 3 mapped to 9 
[01/18 11:50:46    462s] Via Layer Id 3 mapped to 10 
[01/18 11:50:46    462s] Metal Layer Id 4 mapped to 11 
[01/18 11:50:46    462s] Via Layer Id 4 mapped to 12 
[01/18 11:50:46    462s] Metal Layer Id 5 mapped to 13 
[01/18 11:50:46    462s] Via Layer Id 5 mapped to 14 
[01/18 11:50:46    462s] Metal Layer Id 6 mapped to 15 
[01/18 11:50:46    462s] Via Layer Id 6 mapped to 16 
[01/18 11:50:46    462s] Metal Layer Id 7 mapped to 17 
[01/18 11:50:46    462s] Via Layer Id 7 mapped to 18 
[01/18 11:50:46    462s] Metal Layer Id 8 mapped to 19 
[01/18 11:50:46    462s] Via Layer Id 8 mapped to 20 
[01/18 11:50:46    462s] Metal Layer Id 9 mapped to 21 
[01/18 11:50:46    462s] Via Layer Id 9 mapped to 22 
[01/18 11:50:46    462s] Metal Layer Id 10 mapped to 23 
[01/18 11:50:46    462s] Via Layer Id 10 mapped to 24 
[01/18 11:50:46    462s] Metal Layer Id 11 mapped to 25 
[01/18 11:50:47    463s] Metal Layer Id 1 is M1 
[01/18 11:50:47    463s] Metal Layer Id 2 is M2 
[01/18 11:50:47    463s] Metal Layer Id 3 is C1 
[01/18 11:50:47    463s] Metal Layer Id 4 is C2 
[01/18 11:50:47    463s] Metal Layer Id 5 is C3 
[01/18 11:50:47    463s] Metal Layer Id 6 is C4 
[01/18 11:50:47    463s] Metal Layer Id 7 is BA 
[01/18 11:50:47    463s] Metal Layer Id 8 is BB 
[01/18 11:50:47    463s] Metal Layer Id 9 is JA 
[01/18 11:50:47    463s] Metal Layer Id 10 is JB 
[01/18 11:50:47    463s] Metal Layer Id 11 is LB 
[01/18 11:50:47    463s] Via Layer Id 33 is CA 
[01/18 11:50:47    463s] Via Layer Id 34 is V1 
[01/18 11:50:47    463s] Via Layer Id 35 is AY 
[01/18 11:50:47    463s] Via Layer Id 36 is A1 
[01/18 11:50:47    463s] Via Layer Id 37 is A2 
[01/18 11:50:47    463s] Via Layer Id 38 is A3 
[01/18 11:50:47    463s] Via Layer Id 39 is WT 
[01/18 11:50:47    463s] Via Layer Id 40 is WA 
[01/18 11:50:47    463s] Via Layer Id 41 is YR 
[01/18 11:50:47    463s] Via Layer Id 42 is XD 
[01/18 11:50:47    463s] Via Layer Id 43 is VV 
[01/18 11:50:47    463s] 
[01/18 11:50:47    463s] Trim Metal Layers:
[01/18 11:50:47    463s] Generating auto layer map file.
[01/18 11:50:47    463s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer m1 
[01/18 11:50:47    463s]  lef via Layer Id 1 mapped to tech Id 6 of Layer v1 
[01/18 11:50:47    463s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer m2 
[01/18 11:50:47    463s]  lef via Layer Id 2 mapped to tech Id 8 of Layer ay 
[01/18 11:50:47    463s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer c1 
[01/18 11:50:47    463s]  lef via Layer Id 3 mapped to tech Id 10 of Layer a1 
[01/18 11:50:47    463s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer c2 
[01/18 11:50:47    463s]  lef via Layer Id 4 mapped to tech Id 12 of Layer a2 
[01/18 11:50:47    463s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer c3 
[01/18 11:50:47    463s]  lef via Layer Id 5 mapped to tech Id 14 of Layer a3 
[01/18 11:50:47    463s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer c4 
[01/18 11:50:47    463s]  lef via Layer Id 6 mapped to tech Id 16 of Layer wt 
[01/18 11:50:47    463s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer ba 
[01/18 11:50:47    463s]  lef via Layer Id 7 mapped to tech Id 18 of Layer wa 
[01/18 11:50:47    463s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer bb 
[01/18 11:50:47    463s]  lef via Layer Id 8 mapped to tech Id 20 of Layer yr 
[01/18 11:50:47    463s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer ja 
[01/18 11:50:47    463s]  lef via Layer Id 9 mapped to tech Id 22 of Layer xd 
[01/18 11:50:47    463s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer jb 
[01/18 11:50:47    463s]  lef via Layer Id 10 mapped to tech Id 24 of Layer vv 
[01/18 11:50:47    463s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer lb 
[01/18 11:50:47    463s] Metal Layer Id 1 mapped to 5 
[01/18 11:50:47    463s] Via Layer Id 1 mapped to 6 
[01/18 11:50:47    463s] Metal Layer Id 2 mapped to 7 
[01/18 11:50:47    463s] Via Layer Id 2 mapped to 8 
[01/18 11:50:47    463s] Metal Layer Id 3 mapped to 9 
[01/18 11:50:47    463s] Via Layer Id 3 mapped to 10 
[01/18 11:50:47    463s] Metal Layer Id 4 mapped to 11 
[01/18 11:50:47    463s] Via Layer Id 4 mapped to 12 
[01/18 11:50:47    463s] Metal Layer Id 5 mapped to 13 
[01/18 11:50:47    463s] Via Layer Id 5 mapped to 14 
[01/18 11:50:47    463s] Metal Layer Id 6 mapped to 15 
[01/18 11:50:47    463s] Via Layer Id 6 mapped to 16 
[01/18 11:50:47    463s] Metal Layer Id 7 mapped to 17 
[01/18 11:50:47    463s] Via Layer Id 7 mapped to 18 
[01/18 11:50:47    463s] Metal Layer Id 8 mapped to 19 
[01/18 11:50:47    463s] Via Layer Id 8 mapped to 20 
[01/18 11:50:47    463s] Metal Layer Id 9 mapped to 21 
[01/18 11:50:47    463s] Via Layer Id 9 mapped to 22 
[01/18 11:50:47    463s] Metal Layer Id 10 mapped to 23 
[01/18 11:50:47    463s] Via Layer Id 10 mapped to 24 
[01/18 11:50:47    463s] Metal Layer Id 11 mapped to 25 
[01/18 11:50:48    464s] Completed (cpu: 0:00:05.7 real: 0:00:07.0)
[01/18 11:50:48    464s] % Begin Load power constraints ... (date=01/18 11:50:48, mem=3681.4M)
[01/18 11:50:48    464s] source /home/shitongg/IL2225/SiLagoNN/phy/db/hierarchical/drra_wrapper.dat/drra_wrapper_power_constraints.tcl
[01/18 11:50:48    464s] % End Load power constraints ... (date=01/18 11:50:48, total cpu=0:00:00.2, real=0:00:00.0, peak res=3681.4M, current mem=3681.4M)
[01/18 11:50:48    464s] % Begin load AAE data ... (date=01/18 11:50:48, mem=3682.5M)
[01/18 11:50:52    468s] AAE DB initialization (MEM=4546.43 CPU=0:00:02.7 REAL=0:00:03.0) 
[01/18 11:50:52    468s] % End load AAE data ... (date=01/18 11:50:52, total cpu=0:00:03.7, real=0:00:04.0, peak res=3887.0M, current mem=3887.0M)
[01/18 11:50:52    468s] 
[01/18 11:50:52    468s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[01/18 11:50:52    468s] Summary for sequential cells identification: 
[01/18 11:50:52    468s]   Identified SBFF number: 75
[01/18 11:50:52    468s]   Identified MBFF number: 0
[01/18 11:50:52    468s]   Identified SB Latch number: 0
[01/18 11:50:52    468s]   Identified MB Latch number: 0
[01/18 11:50:52    468s]   Not identified SBFF number: 0
[01/18 11:50:52    468s]   Not identified MBFF number: 0
[01/18 11:50:52    468s]   Not identified SB Latch number: 0
[01/18 11:50:52    468s]   Not identified MB Latch number: 0
[01/18 11:50:52    468s]   Number of sequential cells which are not FFs: 26
[01/18 11:50:52    468s] Total number of combinational cells: 808
[01/18 11:50:52    468s] Total number of sequential cells: 101
[01/18 11:50:52    468s] Total number of tristate cells: 4
[01/18 11:50:52    468s] Total number of level shifter cells: 0
[01/18 11:50:52    468s] Total number of power gating cells: 0
[01/18 11:50:52    468s] Total number of isolation cells: 0
[01/18 11:50:52    468s] Total number of power switch cells: 0
[01/18 11:50:52    468s] Total number of pulse generator cells: 0
[01/18 11:50:52    468s] Total number of always on buffers: 0
[01/18 11:50:52    468s] Total number of retention cells: 0
[01/18 11:50:52    468s] Total number of physical cells: 46
[01/18 11:50:52    468s] List of usable buffers: SC8T_BUFX0P5_A_CSC28L SC8T_BUFX0P5_CSC28L SC8T_BUFX10_CSC28L SC8T_BUFX12_CSC28L SC8T_BUFX16_CSC28L SC8T_BUFX1P5_CSC28L SC8T_BUFX1_A_CSC28L SC8T_BUFX1_MR_CSC28L SC8T_BUFX1_CSC28L SC8T_BUFX20_CSC28L SC8T_BUFX24_CSC28L SC8T_BUFX2_CSC28L SC8T_BUFX3_CSC28L SC8T_BUFX4_MR_CSC28L SC8T_BUFX4_CSC28L SC8T_BUFX6_CSC28L SC8T_BUFX8_CSC28L SC8T_CKBUFX10_CSC28L SC8T_CKBUFX12_CSC28L SC8T_CKBUFX16_CSC28L SC8T_CKBUFX1_MR_CSC28L SC8T_CKBUFX1_CSC28L SC8T_CKBUFX20_CSC28L SC8T_CKBUFX24_CSC28L SC8T_CKBUFX2_CSC28L SC8T_CKBUFX4_CSC28L[01/18 11:50:52    468s] 
[01/18 11:50:52    468s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
 SC8T_CKBUFX6_CSC28L SC8T_CKBUFX8_CSC28L
[01/18 11:50:52    468s] Total number of usable buffers: 28
[01/18 11:50:52    468s] List of unusable buffers:
[01/18 11:50:52    468s] Total number of unusable buffers: 0
[01/18 11:50:52    468s] List of usable inverters: SC8T_INVX0P5_CSC28L SC8T_INVX10_CSC28L SC8T_INVX12_CSC28L SC8T_INVX16_CSC28L SC8T_INVX1P5_CSC28L SC8T_INVX1_3CPP_CSC28L SC8T_INVX1_MR_CSC28L SC8T_INVX1_CSC28L SC8T_INVX20_CSC28L SC8T_INVX24_CSC28L SC8T_INVX2_CSC28L SC8T_INVX3_CSC28L SC8T_INVX4_CSC28L SC8T_INVX6_CSC28L SC8T_INVX8_CSC28L SC8T_CKINVX10_CSC28L SC8T_CKINVX12_CSC28L SC8T_CKINVX16_CSC28L SC8T_CKINVX1_MR_CSC28L SC8T_CKINVX1_CSC28L SC8T_CKINVX20_CSC28L SC8T_CKINVX24_CSC28L SC8T_CKINVX2_CSC28L SC8T_CKINVX4_CSC28L SC8T_CKINVX6_CSC28L SC8T_CKINVX8_CSC28L
[01/18 11:50:52    468s] Total number of usable inverters: 26
[01/18 11:50:52    468s] List of unusable inverters:
[01/18 11:50:52    468s] Total number of unusable inverters: 0
[01/18 11:50:52    468s] List of identified usable delay cells: SC8T_DLY100X1_CSC28L SC8T_DLY40X1_CSC28L SC8T_DLY60X1_CSC28L SC8T_DLY80X1_CSC28L
[01/18 11:50:52    468s] Total number of identified usable delay cells: 4
[01/18 11:50:52    468s] List of identified unusable delay cells:
[01/18 11:50:52    468s] Total number of identified unusable delay cells: 0
[01/18 11:50:52    468s] 
[01/18 11:50:52    468s] TimeStamp Deleting Cell Server Begin ...
[01/18 11:50:52    468s] 
[01/18 11:50:52    468s] TimeStamp Deleting Cell Server End ...
[01/18 11:50:52    468s] #% End load design ... (date=01/18 11:50:52, total cpu=0:06:54, real=0:04:46, peak res=3887.8M, current mem=3848.9M)
[01/18 11:50:52    468s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/18 11:50:53    469s] 
[01/18 11:50:53    469s] *** Summary of all messages that are not suppressed in this session:
[01/18 11:50:53    469s] Severity  ID               Count  Summary                                  
[01/18 11:50:53    469s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/18 11:50:53    469s] WARNING   IMPLF-201          944  Pin '%s' in macro '%s' has no ANTENNADIF...
[01/18 11:50:53    469s] WARNING   IMPLF-378            6  The spacing for cell edge type '%s' and ...
[01/18 11:50:53    469s] WARNING   IMPPTN-845          16  Could not load the pin information from ...
[01/18 11:50:53    469s] WARNING   IMPTB-413            2  Option "%s" of the set_db command doesn'...
[01/18 11:50:53    469s] WARNING   NRFL-374             6  %s spacing table is not monotonically in...
[01/18 11:50:53    469s] WARNING   TECHLIB-302        141  No function defined for cell '%s'. The c...
[01/18 11:50:53    469s] *** Message Summary: 1116 warning(s), 0 error(s)
[01/18 11:50:53    469s] 
[01/18 11:50:53    469s] 0
[01/18 11:50:53    469s] @innovus 2> report_area
    Hinst Name                                                                                                    Module Name                                      Inst Count           Total Area
[01/18 11:57:01    654s] -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/18 11:57:01    654s] drra_wrapper                                                                                                                                                           600428           348723.482
[01/18 11:57:01    654s]  Silago_bot_inst_1_1                                                                                              Silago_bot_0                                          37085            21506.135
[01/18 11:57:01    654s]   Silago_bot_inst_1_1/SILEGO_cell                                                                                 silego_13                                             37012            21421.537
[01/18 11:57:01    654s]    Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell                                                                      MTRF_cell_13                                          34291            20112.036
[01/18 11:57:01    654s]     Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen                                                             DPU_13                                                 8836             5449.201
[01/18 11:57:01    654s]      Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0                                                   NACU_0_0_1_13                                          4708             3220.639
[01/18 11:57:01    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_2s_compliment                                  twos_compl_16_13                                         33               22.364
[01/18 11:57:01    654s]        Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_2s_compliment/add_103                         twos_compl_16_13_DW01_inc_0_DW01_inc_586                 16               16.707
[01/18 11:57:01    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_MAX_MIN                                        Maxmin_Unit_16_26                                       118               43.996
[01/18 11:57:01    654s]        Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_MAX_MIN/r370                                  Maxmin_Unit_16_26_DW01_cmp6_0_DW01_cmp6_25               58               20.035
[01/18 11:57:01    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder                                    adder_nbits_32_2_26                                      42               56.975
[01/18 11:57:01    654s]        Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_0                           adder_nbits_32_2_26_DW01_add_3_DW01_add_443               9               12.247
[01/18 11:57:01    654s]        Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_1                           adder_nbits_32_2_26_DW01_add_2_DW01_add_442               8               12.780
[01/18 11:57:01    654s]        Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_2                           adder_nbits_32_2_26_DW01_add_1_DW01_add_441               8               12.780
[01/18 11:57:01    654s]        Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_3                           adder_nbits_32_2_26_DW01_add_0_DW01_add_440               8               12.780
[01/18 11:57:01    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier                               conf_mul_Beh_16_2_26                                   1036              692.424
[01/18 11:57:01    654s]        Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h                      conf_mul_Beh_8_1_26                                     270              166.533
[01/18 11:57:01    654s]         Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/add_284             conf_mul_Beh_8_1_26_DW01_add_2_DW01_add_624              11               15.109
[01/18 11:57:01    654s]         Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/add_298             conf_mul_Beh_8_1_26_DW01_add_0_DW01_add_446              13               18.304
[01/18 11:57:01    654s]         Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_223            conf_mul_Beh_8_1_26_DW_mult_tc_1_DW_mult_tc_263          53               35.210
[01/18 11:57:01    654s]         Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_224            conf_mul_Beh_8_1_26_DW_mult_tc_2_DW_mult_tc_300          43               24.228
[01/18 11:57:01    654s]         Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_225            conf_mul_Beh_8_1_26_DW_mult_tc_3_DW_mult_tc_301          43               24.228
[01/18 11:57:01    654s]         Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_226            conf_mul_Beh_8_1_26_DW_mult_tc_0_DW_mult_tc_247          36               21.299
[01/18 11:57:01    654s]        Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l                      conf_mul_Beh_9_1_26                                     322              204.006
[01/18 11:57:01    654s]         Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/add_284             conf_mul_Beh_9_1_26_DW01_add_2_DW01_add_649              12               16.707
[01/18 11:57:01    654s]         Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/add_298             conf_mul_Beh_9_1_26_DW01_add_0_DW01_add_448              15               21.499
[01/18 11:57:01    654s]         Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_223            conf_mul_Beh_9_1_26_DW_mult_tc_1_DW_mult_tc_351          53               35.210
[01/18 11:57:01    654s]         Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_224            conf_mul_Beh_9_1_26_DW_mult_tc_2_DW_mult_tc_382          54               31.416
[01/18 11:57:01    654s]         Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_225            conf_mul_Beh_9_1_26_DW_mult_tc_3_DW_mult_tc_383          54               31.416
[01/18 11:57:01    654s]         Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_226            conf_mul_Beh_9_1_26_DW_mult_tc_0_DW_mult_tc_350          53               35.210
[01/18 11:57:01    654s]        Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/add_284                      conf_mul_Beh_16_2_26_DW01_add_2_DW01_add_625             19               27.889
[01/18 11:57:01    654s]        Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/add_298                      conf_mul_Beh_16_2_26_DW01_add_0_DW01_add_444             25               37.473
[01/18 11:57:01    654s]        Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/mult_246                     conf_mul_Beh_16_2_26_DW_mult_tc_0_DW_mult_tc_302        132              100.705
[01/18 11:57:01    654s]        Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/mult_247                     conf_mul_Beh_16_2_26_DW_mult_tc_1_DW_mult_tc_303        132              100.705
[01/18 11:57:01    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider                                        divider_pipe_13                                        2239             1917.860
[01/18 11:57:01    654s]        Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division                              divider_pipe_13_DW_div_pipe_0_DW_div_pipe_12           2132             1884.646
[01/18 11:57:01    654s]         Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV                       divider_pipe_13_DW_div_5                               2132             1884.646
[01/18 11:57:01    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_saturation                                     Saturation_Unit_26                                       69               21.898
[01/18 11:57:01    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash                                         Squash_Unit_16_11_13                                    261               79.273
[01/18 11:57:01    654s]        Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash/lut_input_gen                          Q_format_n_to_one_16_11_11_13                             0                0.000
[01/18 11:57:01    654s]        Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash/offset_gen_i                           offset_gen_16_11_13                                      62               24.760
[01/18 11:57:01    654s]      Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1                                                   NACU_0_0_0_13                                          1905             1118.807
[01/18 11:57:01    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_MAX_MIN                                        Maxmin_Unit_16_25                                       118               43.996
[01/18 11:57:01    654s]        Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_MAX_MIN/r370                                  Maxmin_Unit_16_25_DW01_cmp6_0_DW01_cmp6_24               58               20.035
[01/18 11:57:01    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder                                    adder_nbits_32_2_25                                      42               56.975
[01/18 11:57:01    654s]        Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_0                           adder_nbits_32_2_25_DW01_add_3_DW01_add_433               9               12.247
[01/18 11:57:01    654s]        Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_1                           adder_nbits_32_2_25_DW01_add_2_DW01_add_432               8               12.780
[01/18 11:57:01    654s]        Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_2                           adder_nbits_32_2_25_DW01_add_1_DW01_add_431               8               12.780
[01/18 11:57:01    654s]        Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_3                           adder_nbits_32_2_25_DW01_add_0_DW01_add_430               8               12.780
[01/18 11:57:01    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier                               conf_mul_Beh_16_2_25                                   1036              692.424
[01/18 11:57:01    654s]        Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h                      conf_mul_Beh_8_1_25                                     270              166.533
[01/18 11:57:01    654s]         Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/add_284             conf_mul_Beh_8_1_25_DW01_add_2_DW01_add_585              11               15.109
[01/18 11:57:01    654s]         Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/add_298             conf_mul_Beh_8_1_25_DW01_add_0_DW01_add_436              13               18.304
[01/18 11:57:01    654s]         Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_223            conf_mul_Beh_8_1_25_DW_mult_tc_1_DW_mult_tc_165          53               35.210
[01/18 11:57:01    654s]         Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_224            conf_mul_Beh_8_1_25_DW_mult_tc_2_DW_mult_tc_166          43               24.228
[01/18 11:57:01    654s]         Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_225            conf_mul_Beh_8_1_25_DW_mult_tc_3_DW_mult_tc_167          43               24.228
[01/18 11:57:01    654s]         Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_226            conf_mul_Beh_8_1_25_DW_mult_tc_0_DW_mult_tc_87           36               21.299
[01/18 11:57:01    654s]        Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l                      conf_mul_Beh_9_1_25                                     322              204.006
[01/18 11:57:01    654s]         Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/add_284             conf_mul_Beh_9_1_25_DW01_add_2_DW01_add_601              12               16.707
[01/18 11:57:01    654s]         Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/add_298             conf_mul_Beh_9_1_25_DW01_add_0_DW01_add_438              15               21.499
[01/18 11:57:01    654s]         Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_223            conf_mul_Beh_9_1_25_DW_mult_tc_0_DW_mult_tc_163          53               35.210
[01/18 11:57:01    654s]         Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_224            conf_mul_Beh_9_1_25_DW_mult_tc_2_DW_mult_tc_222          54               31.416
[01/18 11:57:01    654s]         Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_225            conf_mul_Beh_9_1_25_DW_mult_tc_3_DW_mult_tc_223          54               31.416
[01/18 11:57:01    654s]         Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_226            conf_mul_Beh_9_1_25_DW_mult_tc_1_DW_mult_tc_164          53               35.210
[01/18 11:57:01    654s]        Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/add_284                      conf_mul_Beh_16_2_25_DW01_add_2_DW01_add_569             19               27.889
[01/18 11:57:01    654s]        Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/add_298                      conf_mul_Beh_16_2_25_DW01_add_0_DW01_add_434             25               37.473
[01/18 11:57:01    654s]        Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/mult_246                     conf_mul_Beh_16_2_25_DW_mult_tc_0_DW_mult_tc_110        132              100.705
[01/18 11:57:01    654s]        Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/mult_247                     conf_mul_Beh_16_2_25_DW_mult_tc_1_DW_mult_tc_111        132              100.705
[01/18 11:57:01    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_saturation                                     Saturation_Unit_25                                       69               21.898
[01/18 11:57:01    654s]      Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_0_neg                                                 twos_compl_16_68                                         33               22.364
[01/18 11:57:01    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_0_neg/add_103                                        twos_compl_16_68_DW01_inc_0_DW01_inc_590                 16               16.707
[01/18 11:57:01    654s]      Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_1_neg                                                 twos_compl_16_66                                         33               22.364
[01/18 11:57:01    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_1_neg/add_103                                        twos_compl_16_66_DW01_inc_0_DW01_inc_588                 16               16.707
[01/18 11:57:01    654s]      Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_2_neg                                                 twos_compl_16_67                                         33               22.364
[01/18 11:57:01    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_2_neg/add_103                                        twos_compl_16_67_DW01_inc_0_DW01_inc_589                 16               16.707
[01/18 11:57:01    654s]      Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_3_neg                                                 twos_compl_16_65                                         33               22.364
[01/18 11:57:01    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_3_neg/add_103                                        twos_compl_16_65_DW01_inc_0_DW01_inc_587                 16               16.707
[01/18 11:57:01    654s]      Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_sat_n_round_inst_0                                       Sat_n_round_26                                          116               34.744
[01/18 11:57:01    654s]      Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_sat_n_round_inst_1                                       Sat_n_round_25                                          116               34.744
[01/18 11:57:01    654s]      Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler                                                   scaler_13                                               793              537.738
[01/18 11:57:01    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/mult_201                                         scaler_13_DW_mult_tc_2_DW_mult_tc_46                    119               92.585
[01/18 11:57:01    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/mult_254                                         scaler_13_DW_mult_tc_3_DW_mult_tc_47                    119               92.585
[01/18 11:57:01    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r427                                             scaler_13_DW_mult_tc_1_DW_mult_tc_23                    169              127.130
[01/18 11:57:01    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r428                                             scaler_13_DW_mult_tc_4_DW_mult_tc_71                     61               42.998
[01/18 11:57:01    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r429                                             scaler_13_DW_mult_tc_0_DW_mult_tc_7                     141               93.184
[01/18 11:57:01    654s]     Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top                                                             register_file_top_13                                  11564             6601.155
[01/18 11:57:01    654s]      Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate                                       AGU_50                                                  502              335.928
[01/18 11:57:01    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/add_194                              AGU_50_DW01_add_1_DW01_add_425                            7                8.719
[01/18 11:57:01    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/add_207                              AGU_50_DW01_add_0_DW01_add_424                            7                8.719
[01/18 11:57:01    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/sub_209                              AGU_50_DW01_sub_0_DW01_sub_122                           13                9.518
[01/18 11:57:01    654s]      Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate                                       AGU_49                                                  502              335.928
[01/18 11:57:01    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/add_194                              AGU_49_DW01_add_1_DW01_add_423                            7                8.719
[01/18 11:57:01    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/add_207                              AGU_49_DW01_add_0_DW01_add_422                            7                8.719
[01/18 11:57:01    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/sub_209                              AGU_49_DW01_sub_0_DW01_sub_121                           13                9.518
[01/18 11:57:01    654s]      Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_Dimarch_instantiate                                 AGU_RFblock_25                                          401              253.860
[01/18 11:57:01    654s]      Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate                                       AGU_52                                                  502              335.928
[01/18 11:57:01    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/add_194                              AGU_52_DW01_add_1_DW01_add_429                            7                8.719
[01/18 11:57:01    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/add_207                              AGU_52_DW01_add_0_DW01_add_428                            7                8.719
[01/18 11:57:01    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/sub_209                              AGU_52_DW01_sub_0_DW01_sub_124                           13                9.518
[01/18 11:57:01    654s]      Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate                                       AGU_51                                                  502              335.928
[01/18 11:57:01    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/add_194                              AGU_51_DW01_add_1_DW01_add_427                            7                8.719
[01/18 11:57:01    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/add_207                              AGU_51_DW01_add_0_DW01_add_426                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/sub_209                              AGU_51_DW01_sub_0_DW01_sub_123                           13                9.518
[01/18 11:57:02    654s]      Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_Dimarch_instantiate                                 AGU_RFblock_26                                          401              253.860
[01/18 11:57:02    654s]      Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile                                               register_file_13                                       7166             3877.386
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_0                             register_row_832                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_1                             register_row_831                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_10                            register_row_822                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_11                            register_row_821                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_12                            register_row_820                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_13                            register_row_819                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_14                            register_row_818                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_15                            register_row_817                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_16                            register_row_816                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_17                            register_row_815                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_18                            register_row_814                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_19                            register_row_813                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_2                             register_row_830                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_20                            register_row_812                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_21                            register_row_811                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_22                            register_row_810                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_23                            register_row_809                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_24                            register_row_808                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_25                            register_row_807                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_26                            register_row_806                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_27                            register_row_805                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_28                            register_row_804                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_29                            register_row_803                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_3                             register_row_829                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_30                            register_row_802                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_31                            register_row_801                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_32                            register_row_800                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_33                            register_row_799                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_34                            register_row_798                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_35                            register_row_797                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_36                            register_row_796                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_37                            register_row_795                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_38                            register_row_794                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_39                            register_row_793                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_4                             register_row_828                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_40                            register_row_792                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_41                            register_row_791                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_42                            register_row_790                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_43                            register_row_789                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_44                            register_row_788                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_45                            register_row_787                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_46                            register_row_786                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_47                            register_row_785                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_48                            register_row_784                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_49                            register_row_783                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_5                             register_row_827                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_50                            register_row_782                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_51                            register_row_781                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_52                            register_row_780                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_53                            register_row_779                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_54                            register_row_778                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_55                            register_row_777                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_56                            register_row_776                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_57                            register_row_775                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_58                            register_row_774                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_59                            register_row_773                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_6                             register_row_826                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_60                            register_row_772                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_61                            register_row_771                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_62                            register_row_770                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_63                            register_row_769                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_7                             register_row_825                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_8                             register_row_824                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_9                             register_row_823                                         49               35.277
[01/18 11:57:02    654s]      Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_0                                                   shadowReg_AGU_78                                        205              133.919
[01/18 11:57:02    654s]      Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_1                                                   shadowReg_AGU_77                                        205              133.919
[01/18 11:57:02    654s]      Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_DMR                                                 shadowReg_AGU_76                                        205              133.919
[01/18 11:57:02    654s]      Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_0                                                   shadowReg_AGU_75                                        205              133.919
[01/18 11:57:02    654s]      Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_1                                                   shadowReg_AGU_74                                        205              133.919
[01/18 11:57:02    654s]      Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_DMR                                                 shadowReg_AGU_73                                        205              133.919
[01/18 11:57:02    654s]     Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/seq_gen                                                             sequencer_13                                          12970             7627.044
[01/18 11:57:02    654s]      Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/seq_gen/add_588                                                    sequencer_13_DW01_inc_1_DW01_inc_592                     14               13.645
[01/18 11:57:02    654s]      Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu                                                    RaccuAndLoop_13                                        1574              917.130
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u                                        autoloop_13                                             917              526.223
[01/18 11:57:02    654s]        Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end                          priorityMux_2_1_4_4_4_25                                 16                3.794
[01/18 11:57:02    654s]         Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end/layer_1                 priorityMux_2_0_4_2_4_25                                  6                1.398
[01/18 11:57:02    654s]          Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end/layer_1/mux_X          priorityComponent_2_25                                    6                1.398
[01/18 11:57:02    654s]        Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top                          priorityMux_2_1_4_4_4_26                                 16                3.794
[01/18 11:57:02    654s]         Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top/layer_1                 priorityMux_2_0_4_2_4_26                                  6                1.398
[01/18 11:57:02    654s]          Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top/layer_1/mux_X          priorityComponent_2_26                                    6                1.398
[01/18 11:57:02    654s]        Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G2_aco                        autoloop_13_DW01_add_2_DW01_add_455                       8               10.317
[01/18 11:57:02    654s]        Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G3_aco                        autoloop_13_DW01_add_1_DW01_add_454                       8               10.317
[01/18 11:57:02    654s]        Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G4_aco                        autoloop_13_DW01_add_0_DW01_add_453                       8               10.317
[01/18 11:57:02    654s]        Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_aco                           autoloop_13_DW01_add_3_DW01_add_456                       8               10.317
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_RF_u                                        RaccuRF_13                                              411              290.801
[01/18 11:57:02    654s]       Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u                                           RACCU_13                                                246              100.106
[01/18 11:57:02    654s]        Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u/add_112                                  RACCU_13_DW01_add_0_DW01_add_452                          8               10.317
[01/18 11:57:02    654s]        Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u/sub_114                                  RACCU_13_DW01_sub_0_DW01_sub_130                          8               10.317
[01/18 11:57:02    654s]     Silago_bot_inst_1_1/SILEGO_cell/MTRF_cell/shadowReg                                                           shadowReg_13                                            400              259.118
[01/18 11:57:02    654s]    Silago_bot_inst_1_1/SILEGO_cell/config_swb                                                                     cell_config_swb_13                                      191              187.566
[01/18 11:57:02    654s]    Silago_bot_inst_1_1/SILEGO_cell/swb                                                                            switchbox_16_5_13                                      2364             1074.278
[01/18 11:57:02    654s]     Silago_bot_inst_1_1/SILEGO_cell/swb/Mux_Generate0_0                                                           InputMux_16_5_156                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_1_1/SILEGO_cell/swb/Mux_Generate0_1                                                           InputMux_16_5_155                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_1_1/SILEGO_cell/swb/Mux_Generate0_2                                                           InputMux_16_5_154                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_1_1/SILEGO_cell/swb/Mux_Generate0_3                                                           InputMux_16_5_153                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_1_1/SILEGO_cell/swb/Mux_Generate0_4                                                           InputMux_16_5_152                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_1_1/SILEGO_cell/swb/Mux_Generate0_5                                                           InputMux_16_5_151                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_1_1/SILEGO_cell/swb/Mux_Generate1_0                                                           InputMux_16_5_150                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_1_1/SILEGO_cell/swb/Mux_Generate1_1                                                           InputMux_16_5_149                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_1_1/SILEGO_cell/swb/Mux_Generate1_2                                                           InputMux_16_5_148                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_1_1/SILEGO_cell/swb/Mux_Generate1_3                                                           InputMux_16_5_147                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_1_1/SILEGO_cell/swb/Mux_Generate1_4                                                           InputMux_16_5_146                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_1_1/SILEGO_cell/swb/Mux_Generate1_5                                                           InputMux_16_5_145                                       197               89.523
[01/18 11:57:02    654s]   Silago_bot_inst_1_1/u_addres_assign                                                                             addr_assign_13                                           23               17.239
[01/18 11:57:02    654s]  Silago_bot_inst_2_1                                                                                              Silago_bot_5                                          37085            21506.135
[01/18 11:57:02    654s]   Silago_bot_inst_2_1/SILEGO_cell                                                                                 silego_11                                             37012            21421.537
[01/18 11:57:02    654s]    Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell                                                                      MTRF_cell_11                                          34291            20112.036
[01/18 11:57:02    654s]     Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen                                                             DPU_11                                                 8836             5449.201
[01/18 11:57:02    654s]      Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0                                                   NACU_0_0_1_11                                          4708             3220.639
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_2s_compliment                                  twos_compl_16_11                                         33               22.364
[01/18 11:57:02    654s]        Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_2s_compliment/add_103                         twos_compl_16_11_DW01_inc_0_DW01_inc_494                 16               16.707
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_MAX_MIN                                        Maxmin_Unit_16_22                                       118               43.996
[01/18 11:57:02    654s]        Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_MAX_MIN/r370                                  Maxmin_Unit_16_22_DW01_cmp6_0_DW01_cmp6_21               58               20.035
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder                                    adder_nbits_32_2_22                                      42               56.975
[01/18 11:57:02    654s]        Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_0                           adder_nbits_32_2_22_DW01_add_3_DW01_add_373               9               12.247
[01/18 11:57:02    654s]        Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_1                           adder_nbits_32_2_22_DW01_add_2_DW01_add_372               8               12.780
[01/18 11:57:02    654s]        Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_2                           adder_nbits_32_2_22_DW01_add_1_DW01_add_371               8               12.780
[01/18 11:57:02    654s]        Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_3                           adder_nbits_32_2_22_DW01_add_0_DW01_add_370               8               12.780
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier                               conf_mul_Beh_16_2_22                                   1036              692.424
[01/18 11:57:02    654s]        Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h                      conf_mul_Beh_8_1_22                                     270              166.533
[01/18 11:57:02    654s]         Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/add_284             conf_mul_Beh_8_1_22_DW01_add_2_DW01_add_640              11               15.109
[01/18 11:57:02    654s]         Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/add_298             conf_mul_Beh_8_1_22_DW01_add_0_DW01_add_376              13               18.304
[01/18 11:57:02    654s]         Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_223            conf_mul_Beh_8_1_22_DW_mult_tc_1_DW_mult_tc_271          53               35.210
[01/18 11:57:02    654s]         Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_224            conf_mul_Beh_8_1_22_DW_mult_tc_2_DW_mult_tc_332          43               24.228
[01/18 11:57:02    654s]         Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_225            conf_mul_Beh_8_1_22_DW_mult_tc_3_DW_mult_tc_333          43               24.228
[01/18 11:57:02    654s]         Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_226            conf_mul_Beh_8_1_22_DW_mult_tc_0_DW_mult_tc_255          36               21.299
[01/18 11:57:02    654s]        Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l                      conf_mul_Beh_9_1_22                                     322              204.006
[01/18 11:57:02    654s]         Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/add_284             conf_mul_Beh_9_1_22_DW01_add_2_DW01_add_657              12               16.707
[01/18 11:57:02    654s]         Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/add_298             conf_mul_Beh_9_1_22_DW01_add_0_DW01_add_378              15               21.499
[01/18 11:57:02    654s]         Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_223            conf_mul_Beh_9_1_22_DW_mult_tc_1_DW_mult_tc_367          53               35.210
[01/18 11:57:02    654s]         Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_224            conf_mul_Beh_9_1_22_DW_mult_tc_2_DW_mult_tc_398          54               31.416
[01/18 11:57:02    654s]         Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_225            conf_mul_Beh_9_1_22_DW_mult_tc_3_DW_mult_tc_399          54               31.416
[01/18 11:57:02    654s]         Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_226            conf_mul_Beh_9_1_22_DW_mult_tc_0_DW_mult_tc_366          53               35.210
[01/18 11:57:02    654s]        Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/add_284                      conf_mul_Beh_16_2_22_DW01_add_2_DW01_add_641             19               27.889
[01/18 11:57:02    654s]        Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/add_298                      conf_mul_Beh_16_2_22_DW01_add_0_DW01_add_374             25               37.473
[01/18 11:57:02    654s]        Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/mult_246                     conf_mul_Beh_16_2_22_DW_mult_tc_0_DW_mult_tc_334        132              100.705
[01/18 11:57:02    654s]        Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/mult_247                     conf_mul_Beh_16_2_22_DW_mult_tc_1_DW_mult_tc_335        132              100.705
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider                                        divider_pipe_11                                        2239             1917.860
[01/18 11:57:02    654s]        Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division                              divider_pipe_11_DW_div_pipe_0_DW_div_pipe_10           2132             1884.646
[01/18 11:57:02    654s]         Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV                       divider_pipe_11_DW_div_5                               2132             1884.646
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_saturation                                     Saturation_Unit_22                                       69               21.898
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash                                         Squash_Unit_16_11_11                                    261               79.273
[01/18 11:57:02    654s]        Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash/lut_input_gen                          Q_format_n_to_one_16_11_11_11                             0                0.000
[01/18 11:57:02    654s]        Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash/offset_gen_i                           offset_gen_16_11_11                                      62               24.760
[01/18 11:57:02    654s]      Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1                                                   NACU_0_0_0_11                                          1905             1118.807
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_MAX_MIN                                        Maxmin_Unit_16_21                                       118               43.996
[01/18 11:57:02    654s]        Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_MAX_MIN/r370                                  Maxmin_Unit_16_21_DW01_cmp6_0_DW01_cmp6_20               58               20.035
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder                                    adder_nbits_32_2_21                                      42               56.975
[01/18 11:57:02    654s]        Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_0                           adder_nbits_32_2_21_DW01_add_3_DW01_add_363               9               12.247
[01/18 11:57:02    654s]        Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_1                           adder_nbits_32_2_21_DW01_add_2_DW01_add_362               8               12.780
[01/18 11:57:02    654s]        Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_2                           adder_nbits_32_2_21_DW01_add_1_DW01_add_361               8               12.780
[01/18 11:57:02    654s]        Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_3                           adder_nbits_32_2_21_DW01_add_0_DW01_add_360               8               12.780
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier                               conf_mul_Beh_16_2_21                                   1036              692.424
[01/18 11:57:02    654s]        Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h                      conf_mul_Beh_8_1_21                                     270              166.533
[01/18 11:57:02    654s]         Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/add_284             conf_mul_Beh_8_1_21_DW01_add_2_DW01_add_593              11               15.109
[01/18 11:57:02    654s]         Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/add_298             conf_mul_Beh_8_1_21_DW01_add_0_DW01_add_366              13               18.304
[01/18 11:57:02    654s]         Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_223            conf_mul_Beh_8_1_21_DW_mult_tc_1_DW_mult_tc_205          53               35.210
[01/18 11:57:02    654s]         Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_224            conf_mul_Beh_8_1_21_DW_mult_tc_2_DW_mult_tc_206          43               24.228
[01/18 11:57:02    654s]         Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_225            conf_mul_Beh_8_1_21_DW_mult_tc_3_DW_mult_tc_207          43               24.228
[01/18 11:57:02    654s]         Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_226            conf_mul_Beh_8_1_21_DW_mult_tc_0_DW_mult_tc_95           36               21.299
[01/18 11:57:02    654s]        Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l                      conf_mul_Beh_9_1_21                                     322              204.006
[01/18 11:57:02    654s]         Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/add_284             conf_mul_Beh_9_1_21_DW01_add_2_DW01_add_609              12               16.707
[01/18 11:57:02    654s]         Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/add_298             conf_mul_Beh_9_1_21_DW01_add_0_DW01_add_368              15               21.499
[01/18 11:57:02    654s]         Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_223            conf_mul_Beh_9_1_21_DW_mult_tc_0_DW_mult_tc_203          53               35.210
[01/18 11:57:02    654s]         Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_224            conf_mul_Beh_9_1_21_DW_mult_tc_2_DW_mult_tc_238          54               31.416
[01/18 11:57:02    654s]         Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_225            conf_mul_Beh_9_1_21_DW_mult_tc_3_DW_mult_tc_239          54               31.416
[01/18 11:57:02    654s]         Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_226            conf_mul_Beh_9_1_21_DW_mult_tc_1_DW_mult_tc_204          53               35.210
[01/18 11:57:02    654s]        Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/add_284                      conf_mul_Beh_16_2_21_DW01_add_2_DW01_add_577             19               27.889
[01/18 11:57:02    654s]        Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/add_298                      conf_mul_Beh_16_2_21_DW01_add_0_DW01_add_364             25               37.473
[01/18 11:57:02    654s]        Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/mult_246                     conf_mul_Beh_16_2_21_DW_mult_tc_0_DW_mult_tc_126        132              100.705
[01/18 11:57:02    654s]        Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/mult_247                     conf_mul_Beh_16_2_21_DW_mult_tc_1_DW_mult_tc_127        132              100.705
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_saturation                                     Saturation_Unit_21                                       69               21.898
[01/18 11:57:02    654s]      Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_0_neg                                                 twos_compl_16_60                                         33               22.364
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_0_neg/add_103                                        twos_compl_16_60_DW01_inc_0_DW01_inc_498                 16               16.707
[01/18 11:57:02    654s]      Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_1_neg                                                 twos_compl_16_58                                         33               22.364
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_1_neg/add_103                                        twos_compl_16_58_DW01_inc_0_DW01_inc_496                 16               16.707
[01/18 11:57:02    654s]      Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_2_neg                                                 twos_compl_16_59                                         33               22.364
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_2_neg/add_103                                        twos_compl_16_59_DW01_inc_0_DW01_inc_497                 16               16.707
[01/18 11:57:02    654s]      Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_3_neg                                                 twos_compl_16_57                                         33               22.364
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_3_neg/add_103                                        twos_compl_16_57_DW01_inc_0_DW01_inc_495                 16               16.707
[01/18 11:57:02    654s]      Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_sat_n_round_inst_0                                       Sat_n_round_22                                          116               34.744
[01/18 11:57:02    654s]      Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_sat_n_round_inst_1                                       Sat_n_round_21                                          116               34.744
[01/18 11:57:02    654s]      Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler                                                   scaler_11                                               793              537.738
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/mult_201                                         scaler_11_DW_mult_tc_2_DW_mult_tc_62                    119               92.585
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/mult_254                                         scaler_11_DW_mult_tc_3_DW_mult_tc_63                    119               92.585
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r427                                             scaler_11_DW_mult_tc_1_DW_mult_tc_31                    169              127.130
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r428                                             scaler_11_DW_mult_tc_4_DW_mult_tc_79                     61               42.998
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r429                                             scaler_11_DW_mult_tc_0_DW_mult_tc_15                    141               93.184
[01/18 11:57:02    654s]     Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top                                                             register_file_top_11                                  11564             6601.155
[01/18 11:57:02    654s]      Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate                                       AGU_42                                                  502              335.928
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/add_194                              AGU_42_DW01_add_1_DW01_add_355                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/add_207                              AGU_42_DW01_add_0_DW01_add_354                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/sub_209                              AGU_42_DW01_sub_0_DW01_sub_102                           13                9.518
[01/18 11:57:02    654s]      Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate                                       AGU_41                                                  502              335.928
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/add_194                              AGU_41_DW01_add_1_DW01_add_353                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/add_207                              AGU_41_DW01_add_0_DW01_add_352                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/sub_209                              AGU_41_DW01_sub_0_DW01_sub_101                           13                9.518
[01/18 11:57:02    654s]      Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_Dimarch_instantiate                                 AGU_RFblock_21                                          401              253.860
[01/18 11:57:02    654s]      Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate                                       AGU_44                                                  502              335.928
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/add_194                              AGU_44_DW01_add_1_DW01_add_359                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/add_207                              AGU_44_DW01_add_0_DW01_add_358                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/sub_209                              AGU_44_DW01_sub_0_DW01_sub_104                           13                9.518
[01/18 11:57:02    654s]      Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate                                       AGU_43                                                  502              335.928
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/add_194                              AGU_43_DW01_add_1_DW01_add_357                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/add_207                              AGU_43_DW01_add_0_DW01_add_356                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/sub_209                              AGU_43_DW01_sub_0_DW01_sub_103                           13                9.518
[01/18 11:57:02    654s]      Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_Dimarch_instantiate                                 AGU_RFblock_22                                          401              253.860
[01/18 11:57:02    654s]      Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile                                               register_file_11                                       7166             3877.386
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_0                             register_row_704                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_1                             register_row_703                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_10                            register_row_694                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_11                            register_row_693                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_12                            register_row_692                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_13                            register_row_691                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_14                            register_row_690                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_15                            register_row_689                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_16                            register_row_688                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_17                            register_row_687                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_18                            register_row_686                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_19                            register_row_685                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_2                             register_row_702                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_20                            register_row_684                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_21                            register_row_683                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_22                            register_row_682                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_23                            register_row_681                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_24                            register_row_680                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_25                            register_row_679                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_26                            register_row_678                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_27                            register_row_677                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_28                            register_row_676                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_29                            register_row_675                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_3                             register_row_701                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_30                            register_row_674                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_31                            register_row_673                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_32                            register_row_672                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_33                            register_row_671                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_34                            register_row_670                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_35                            register_row_669                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_36                            register_row_668                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_37                            register_row_667                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_38                            register_row_666                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_39                            register_row_665                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_4                             register_row_700                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_40                            register_row_664                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_41                            register_row_663                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_42                            register_row_662                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_43                            register_row_661                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_44                            register_row_660                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_45                            register_row_659                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_46                            register_row_658                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_47                            register_row_657                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_48                            register_row_656                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_49                            register_row_655                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_5                             register_row_699                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_50                            register_row_654                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_51                            register_row_653                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_52                            register_row_652                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_53                            register_row_651                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_54                            register_row_650                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_55                            register_row_649                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_56                            register_row_648                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_57                            register_row_647                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_58                            register_row_646                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_59                            register_row_645                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_6                             register_row_698                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_60                            register_row_644                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_61                            register_row_643                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_62                            register_row_642                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_63                            register_row_641                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_7                             register_row_697                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_8                             register_row_696                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_9                             register_row_695                                         49               35.277
[01/18 11:57:02    654s]      Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_0                                                   shadowReg_AGU_66                                        205              133.919
[01/18 11:57:02    654s]      Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_1                                                   shadowReg_AGU_65                                        205              133.919
[01/18 11:57:02    654s]      Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_DMR                                                 shadowReg_AGU_64                                        205              133.919
[01/18 11:57:02    654s]      Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_0                                                   shadowReg_AGU_63                                        205              133.919
[01/18 11:57:02    654s]      Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_1                                                   shadowReg_AGU_62                                        205              133.919
[01/18 11:57:02    654s]      Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_DMR                                                 shadowReg_AGU_61                                        205              133.919
[01/18 11:57:02    654s]     Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/seq_gen                                                             sequencer_11                                          12970             7627.044
[01/18 11:57:02    654s]      Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/seq_gen/add_588                                                    sequencer_11_DW01_inc_1_DW01_inc_500                     14               13.645
[01/18 11:57:02    654s]      Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu                                                    RaccuAndLoop_11                                        1574              917.130
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u                                        autoloop_11                                             917              526.223
[01/18 11:57:02    654s]        Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end                          priorityMux_2_1_4_4_4_21                                 16                3.794
[01/18 11:57:02    654s]         Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end/layer_1                 priorityMux_2_0_4_2_4_21                                  6                1.398
[01/18 11:57:02    654s]          Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end/layer_1/mux_X          priorityComponent_2_21                                    6                1.398
[01/18 11:57:02    654s]        Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top                          priorityMux_2_1_4_4_4_22                                 16                3.794
[01/18 11:57:02    654s]         Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top/layer_1                 priorityMux_2_0_4_2_4_22                                  6                1.398
[01/18 11:57:02    654s]          Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top/layer_1/mux_X          priorityComponent_2_22                                    6                1.398
[01/18 11:57:02    654s]        Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G2_aco                        autoloop_11_DW01_add_2_DW01_add_385                       8               10.317
[01/18 11:57:02    654s]        Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G3_aco                        autoloop_11_DW01_add_1_DW01_add_384                       8               10.317
[01/18 11:57:02    654s]        Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G4_aco                        autoloop_11_DW01_add_0_DW01_add_383                       8               10.317
[01/18 11:57:02    654s]        Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_aco                           autoloop_11_DW01_add_3_DW01_add_386                       8               10.317
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_RF_u                                        RaccuRF_11                                              411              290.801
[01/18 11:57:02    654s]       Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u                                           RACCU_11                                                246              100.106
[01/18 11:57:02    654s]        Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u/add_112                                  RACCU_11_DW01_add_0_DW01_add_382                          8               10.317
[01/18 11:57:02    654s]        Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u/sub_114                                  RACCU_11_DW01_sub_0_DW01_sub_110                          8               10.317
[01/18 11:57:02    654s]     Silago_bot_inst_2_1/SILEGO_cell/MTRF_cell/shadowReg                                                           shadowReg_11                                            400              259.118
[01/18 11:57:02    654s]    Silago_bot_inst_2_1/SILEGO_cell/config_swb                                                                     cell_config_swb_11                                      191              187.566
[01/18 11:57:02    654s]    Silago_bot_inst_2_1/SILEGO_cell/swb                                                                            switchbox_16_5_11                                      2364             1074.278
[01/18 11:57:02    654s]     Silago_bot_inst_2_1/SILEGO_cell/swb/Mux_Generate0_0                                                           InputMux_16_5_132                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_2_1/SILEGO_cell/swb/Mux_Generate0_1                                                           InputMux_16_5_131                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_2_1/SILEGO_cell/swb/Mux_Generate0_2                                                           InputMux_16_5_130                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_2_1/SILEGO_cell/swb/Mux_Generate0_3                                                           InputMux_16_5_129                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_2_1/SILEGO_cell/swb/Mux_Generate0_4                                                           InputMux_16_5_128                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_2_1/SILEGO_cell/swb/Mux_Generate0_5                                                           InputMux_16_5_127                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_2_1/SILEGO_cell/swb/Mux_Generate1_0                                                           InputMux_16_5_126                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_2_1/SILEGO_cell/swb/Mux_Generate1_1                                                           InputMux_16_5_125                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_2_1/SILEGO_cell/swb/Mux_Generate1_2                                                           InputMux_16_5_124                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_2_1/SILEGO_cell/swb/Mux_Generate1_3                                                           InputMux_16_5_123                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_2_1/SILEGO_cell/swb/Mux_Generate1_4                                                           InputMux_16_5_122                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_2_1/SILEGO_cell/swb/Mux_Generate1_5                                                           InputMux_16_5_121                                       197               89.523
[01/18 11:57:02    654s]   Silago_bot_inst_2_1/u_addres_assign                                                                             addr_assign_11                                           23               17.239
[01/18 11:57:02    654s]  Silago_bot_inst_3_1                                                                                              Silago_bot_4                                          37085            21506.135
[01/18 11:57:02    654s]   Silago_bot_inst_3_1/SILEGO_cell                                                                                 silego_9                                              37012            21421.537
[01/18 11:57:02    654s]    Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell                                                                      MTRF_cell_9                                           34291            20112.036
[01/18 11:57:02    654s]     Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen                                                             DPU_9                                                  8836             5449.201
[01/18 11:57:02    654s]      Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0                                                   NACU_0_0_1_9                                           4708             3220.639
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_2s_compliment                                  twos_compl_16_9                                          33               22.364
[01/18 11:57:02    654s]        Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_2s_compliment/add_103                         twos_compl_16_9_DW01_inc_0_DW01_inc_402                  16               16.707
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_MAX_MIN                                        Maxmin_Unit_16_18                                       118               43.996
[01/18 11:57:02    654s]        Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_MAX_MIN/r370                                  Maxmin_Unit_16_18_DW01_cmp6_0_DW01_cmp6_17               58               20.035
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder                                    adder_nbits_32_2_18                                      42               56.975
[01/18 11:57:02    654s]        Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_0                           adder_nbits_32_2_18_DW01_add_3_DW01_add_303               9               12.247
[01/18 11:57:02    654s]        Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_1                           adder_nbits_32_2_18_DW01_add_2_DW01_add_302               8               12.780
[01/18 11:57:02    654s]        Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_2                           adder_nbits_32_2_18_DW01_add_1_DW01_add_301               8               12.780
[01/18 11:57:02    654s]        Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_3                           adder_nbits_32_2_18_DW01_add_0_DW01_add_300               8               12.780
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier                               conf_mul_Beh_16_2_18                                   1036              692.424
[01/18 11:57:02    654s]        Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h                      conf_mul_Beh_8_1_18                                     270              166.533
[01/18 11:57:02    654s]         Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/add_284             conf_mul_Beh_8_1_18_DW01_add_2_DW01_add_636              11               15.109
[01/18 11:57:02    654s]         Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/add_298             conf_mul_Beh_8_1_18_DW01_add_0_DW01_add_306              13               18.304
[01/18 11:57:02    654s]         Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_223            conf_mul_Beh_8_1_18_DW_mult_tc_1_DW_mult_tc_269          53               35.210
[01/18 11:57:02    654s]         Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_224            conf_mul_Beh_8_1_18_DW_mult_tc_2_DW_mult_tc_324          43               24.228
[01/18 11:57:02    654s]         Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_225            conf_mul_Beh_8_1_18_DW_mult_tc_3_DW_mult_tc_325          43               24.228
[01/18 11:57:02    654s]         Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_226            conf_mul_Beh_8_1_18_DW_mult_tc_0_DW_mult_tc_253          36               21.299
[01/18 11:57:02    654s]        Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l                      conf_mul_Beh_9_1_18                                     322              204.006
[01/18 11:57:02    654s]         Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/add_284             conf_mul_Beh_9_1_18_DW01_add_2_DW01_add_655              12               16.707
[01/18 11:57:02    654s]         Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/add_298             conf_mul_Beh_9_1_18_DW01_add_0_DW01_add_308              15               21.499
[01/18 11:57:02    654s]         Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_223            conf_mul_Beh_9_1_18_DW_mult_tc_1_DW_mult_tc_363          53               35.210
[01/18 11:57:02    654s]         Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_224            conf_mul_Beh_9_1_18_DW_mult_tc_2_DW_mult_tc_394          54               31.416
[01/18 11:57:02    654s]         Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_225            conf_mul_Beh_9_1_18_DW_mult_tc_3_DW_mult_tc_395          54               31.416
[01/18 11:57:02    654s]         Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_226            conf_mul_Beh_9_1_18_DW_mult_tc_0_DW_mult_tc_362          53               35.210
[01/18 11:57:02    654s]        Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/add_284                      conf_mul_Beh_16_2_18_DW01_add_2_DW01_add_637             19               27.889
[01/18 11:57:02    654s]        Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/add_298                      conf_mul_Beh_16_2_18_DW01_add_0_DW01_add_304             25               37.473
[01/18 11:57:02    654s]        Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/mult_246                     conf_mul_Beh_16_2_18_DW_mult_tc_0_DW_mult_tc_326        132              100.705
[01/18 11:57:02    654s]        Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/mult_247                     conf_mul_Beh_16_2_18_DW_mult_tc_1_DW_mult_tc_327        132              100.705
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider                                        divider_pipe_9                                         2239             1917.860
[01/18 11:57:02    654s]        Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division                              divider_pipe_9_DW_div_pipe_0_DW_div_pipe_8             2132             1884.646
[01/18 11:57:02    654s]         Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV                       divider_pipe_9_DW_div_5                                2132             1884.646
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_saturation                                     Saturation_Unit_18                                       69               21.898
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash                                         Squash_Unit_16_11_9                                     261               79.273
[01/18 11:57:02    654s]        Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash/lut_input_gen                          Q_format_n_to_one_16_11_11_9                              0                0.000
[01/18 11:57:02    654s]        Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash/offset_gen_i                           offset_gen_16_11_9                                       62               24.760
[01/18 11:57:02    654s]      Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1                                                   NACU_0_0_0_9                                           1905             1118.807
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_MAX_MIN                                        Maxmin_Unit_16_17                                       118               43.996
[01/18 11:57:02    654s]        Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_MAX_MIN/r370                                  Maxmin_Unit_16_17_DW01_cmp6_0_DW01_cmp6_16               58               20.035
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder                                    adder_nbits_32_2_17                                      42               56.975
[01/18 11:57:02    654s]        Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_0                           adder_nbits_32_2_17_DW01_add_3_DW01_add_293               9               12.247
[01/18 11:57:02    654s]        Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_1                           adder_nbits_32_2_17_DW01_add_2_DW01_add_292               8               12.780
[01/18 11:57:02    654s]        Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_2                           adder_nbits_32_2_17_DW01_add_1_DW01_add_291               8               12.780
[01/18 11:57:02    654s]        Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_3                           adder_nbits_32_2_17_DW01_add_0_DW01_add_290               8               12.780
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier                               conf_mul_Beh_16_2_17                                   1036              692.424
[01/18 11:57:02    654s]        Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h                      conf_mul_Beh_8_1_17                                     270              166.533
[01/18 11:57:02    654s]         Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/add_284             conf_mul_Beh_8_1_17_DW01_add_2_DW01_add_591              11               15.109
[01/18 11:57:02    654s]         Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/add_298             conf_mul_Beh_8_1_17_DW01_add_0_DW01_add_296              13               18.304
[01/18 11:57:02    654s]         Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_223            conf_mul_Beh_8_1_17_DW_mult_tc_1_DW_mult_tc_195          53               35.210
[01/18 11:57:02    654s]         Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_224            conf_mul_Beh_8_1_17_DW_mult_tc_2_DW_mult_tc_196          43               24.228
[01/18 11:57:02    654s]         Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_225            conf_mul_Beh_8_1_17_DW_mult_tc_3_DW_mult_tc_197          43               24.228
[01/18 11:57:02    654s]         Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_226            conf_mul_Beh_8_1_17_DW_mult_tc_0_DW_mult_tc_93           36               21.299
[01/18 11:57:02    654s]        Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l                      conf_mul_Beh_9_1_17                                     322              204.006
[01/18 11:57:02    654s]         Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/add_284             conf_mul_Beh_9_1_17_DW01_add_2_DW01_add_607              12               16.707
[01/18 11:57:02    654s]         Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/add_298             conf_mul_Beh_9_1_17_DW01_add_0_DW01_add_298              15               21.499
[01/18 11:57:02    654s]         Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_223            conf_mul_Beh_9_1_17_DW_mult_tc_0_DW_mult_tc_193          53               35.210
[01/18 11:57:02    654s]         Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_224            conf_mul_Beh_9_1_17_DW_mult_tc_2_DW_mult_tc_234          54               31.416
[01/18 11:57:02    654s]         Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_225            conf_mul_Beh_9_1_17_DW_mult_tc_3_DW_mult_tc_235          54               31.416
[01/18 11:57:02    654s]         Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_226            conf_mul_Beh_9_1_17_DW_mult_tc_1_DW_mult_tc_194          53               35.210
[01/18 11:57:02    654s]        Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/add_284                      conf_mul_Beh_16_2_17_DW01_add_2_DW01_add_575             19               27.889
[01/18 11:57:02    654s]        Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/add_298                      conf_mul_Beh_16_2_17_DW01_add_0_DW01_add_294             25               37.473
[01/18 11:57:02    654s]        Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/mult_246                     conf_mul_Beh_16_2_17_DW_mult_tc_0_DW_mult_tc_122        132              100.705
[01/18 11:57:02    654s]        Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/mult_247                     conf_mul_Beh_16_2_17_DW_mult_tc_1_DW_mult_tc_123        132              100.705
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_saturation                                     Saturation_Unit_17                                       69               21.898
[01/18 11:57:02    654s]      Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_0_neg                                                 twos_compl_16_52                                         33               22.364
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_0_neg/add_103                                        twos_compl_16_52_DW01_inc_0_DW01_inc_406                 16               16.707
[01/18 11:57:02    654s]      Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_1_neg                                                 twos_compl_16_50                                         33               22.364
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_1_neg/add_103                                        twos_compl_16_50_DW01_inc_0_DW01_inc_404                 16               16.707
[01/18 11:57:02    654s]      Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_2_neg                                                 twos_compl_16_51                                         33               22.364
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_2_neg/add_103                                        twos_compl_16_51_DW01_inc_0_DW01_inc_405                 16               16.707
[01/18 11:57:02    654s]      Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_3_neg                                                 twos_compl_16_49                                         33               22.364
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_3_neg/add_103                                        twos_compl_16_49_DW01_inc_0_DW01_inc_403                 16               16.707
[01/18 11:57:02    654s]      Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_sat_n_round_inst_0                                       Sat_n_round_18                                          116               34.744
[01/18 11:57:02    654s]      Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_sat_n_round_inst_1                                       Sat_n_round_17                                          116               34.744
[01/18 11:57:02    654s]      Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler                                                   scaler_9                                                793              537.738
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/mult_201                                         scaler_9_DW_mult_tc_2_DW_mult_tc_58                     119               92.585
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/mult_254                                         scaler_9_DW_mult_tc_3_DW_mult_tc_59                     119               92.585
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r427                                             scaler_9_DW_mult_tc_1_DW_mult_tc_29                     169              127.130
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r428                                             scaler_9_DW_mult_tc_4_DW_mult_tc_77                      61               42.998
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r429                                             scaler_9_DW_mult_tc_0_DW_mult_tc_13                     141               93.184
[01/18 11:57:02    654s]     Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top                                                             register_file_top_9                                   11564             6601.155
[01/18 11:57:02    654s]      Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate                                       AGU_34                                                  502              335.928
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/add_194                              AGU_34_DW01_add_1_DW01_add_285                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/add_207                              AGU_34_DW01_add_0_DW01_add_284                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/sub_209                              AGU_34_DW01_sub_0_DW01_sub_82                            13                9.518
[01/18 11:57:02    654s]      Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate                                       AGU_33                                                  502              335.928
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/add_194                              AGU_33_DW01_add_1_DW01_add_283                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/add_207                              AGU_33_DW01_add_0_DW01_add_282                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/sub_209                              AGU_33_DW01_sub_0_DW01_sub_81                            13                9.518
[01/18 11:57:02    654s]      Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_Dimarch_instantiate                                 AGU_RFblock_17                                          401              253.860
[01/18 11:57:02    654s]      Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate                                       AGU_36                                                  502              335.928
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/add_194                              AGU_36_DW01_add_1_DW01_add_289                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/add_207                              AGU_36_DW01_add_0_DW01_add_288                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/sub_209                              AGU_36_DW01_sub_0_DW01_sub_84                            13                9.518
[01/18 11:57:02    654s]      Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate                                       AGU_35                                                  502              335.928
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/add_194                              AGU_35_DW01_add_1_DW01_add_287                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/add_207                              AGU_35_DW01_add_0_DW01_add_286                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/sub_209                              AGU_35_DW01_sub_0_DW01_sub_83                            13                9.518
[01/18 11:57:02    654s]      Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_Dimarch_instantiate                                 AGU_RFblock_18                                          401              253.860
[01/18 11:57:02    654s]      Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile                                               register_file_9                                        7166             3877.386
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_0                             register_row_576                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_1                             register_row_575                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_10                            register_row_566                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_11                            register_row_565                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_12                            register_row_564                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_13                            register_row_563                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_14                            register_row_562                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_15                            register_row_561                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_16                            register_row_560                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_17                            register_row_559                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_18                            register_row_558                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_19                            register_row_557                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_2                             register_row_574                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_20                            register_row_556                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_21                            register_row_555                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_22                            register_row_554                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_23                            register_row_553                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_24                            register_row_552                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_25                            register_row_551                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_26                            register_row_550                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_27                            register_row_549                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_28                            register_row_548                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_29                            register_row_547                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_3                             register_row_573                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_30                            register_row_546                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_31                            register_row_545                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_32                            register_row_544                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_33                            register_row_543                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_34                            register_row_542                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_35                            register_row_541                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_36                            register_row_540                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_37                            register_row_539                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_38                            register_row_538                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_39                            register_row_537                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_4                             register_row_572                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_40                            register_row_536                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_41                            register_row_535                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_42                            register_row_534                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_43                            register_row_533                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_44                            register_row_532                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_45                            register_row_531                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_46                            register_row_530                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_47                            register_row_529                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_48                            register_row_528                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_49                            register_row_527                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_5                             register_row_571                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_50                            register_row_526                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_51                            register_row_525                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_52                            register_row_524                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_53                            register_row_523                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_54                            register_row_522                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_55                            register_row_521                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_56                            register_row_520                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_57                            register_row_519                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_58                            register_row_518                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_59                            register_row_517                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_6                             register_row_570                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_60                            register_row_516                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_61                            register_row_515                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_62                            register_row_514                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_63                            register_row_513                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_7                             register_row_569                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_8                             register_row_568                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_9                             register_row_567                                         49               35.277
[01/18 11:57:02    654s]      Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_0                                                   shadowReg_AGU_54                                        205              133.919
[01/18 11:57:02    654s]      Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_1                                                   shadowReg_AGU_53                                        205              133.919
[01/18 11:57:02    654s]      Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_DMR                                                 shadowReg_AGU_52                                        205              133.919
[01/18 11:57:02    654s]      Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_0                                                   shadowReg_AGU_51                                        205              133.919
[01/18 11:57:02    654s]      Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_1                                                   shadowReg_AGU_50                                        205              133.919
[01/18 11:57:02    654s]      Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_DMR                                                 shadowReg_AGU_49                                        205              133.919
[01/18 11:57:02    654s]     Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/seq_gen                                                             sequencer_9                                           12970             7627.044
[01/18 11:57:02    654s]      Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/seq_gen/add_588                                                    sequencer_9_DW01_inc_1_DW01_inc_408                      14               13.645
[01/18 11:57:02    654s]      Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu                                                    RaccuAndLoop_9                                         1574              917.130
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u                                        autoloop_9                                              917              526.223
[01/18 11:57:02    654s]        Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end                          priorityMux_2_1_4_4_4_17                                 16                3.794
[01/18 11:57:02    654s]         Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end/layer_1                 priorityMux_2_0_4_2_4_17                                  6                1.398
[01/18 11:57:02    654s]          Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end/layer_1/mux_X          priorityComponent_2_17                                    6                1.398
[01/18 11:57:02    654s]        Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top                          priorityMux_2_1_4_4_4_18                                 16                3.794
[01/18 11:57:02    654s]         Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top/layer_1                 priorityMux_2_0_4_2_4_18                                  6                1.398
[01/18 11:57:02    654s]          Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top/layer_1/mux_X          priorityComponent_2_18                                    6                1.398
[01/18 11:57:02    654s]        Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G2_aco                        autoloop_9_DW01_add_2_DW01_add_315                        8               10.317
[01/18 11:57:02    654s]        Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G3_aco                        autoloop_9_DW01_add_1_DW01_add_314                        8               10.317
[01/18 11:57:02    654s]        Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G4_aco                        autoloop_9_DW01_add_0_DW01_add_313                        8               10.317
[01/18 11:57:02    654s]        Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_aco                           autoloop_9_DW01_add_3_DW01_add_316                        8               10.317
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_RF_u                                        RaccuRF_9                                               411              290.801
[01/18 11:57:02    654s]       Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u                                           RACCU_9                                                 246              100.106
[01/18 11:57:02    654s]        Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u/add_112                                  RACCU_9_DW01_add_0_DW01_add_312                           8               10.317
[01/18 11:57:02    654s]        Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u/sub_114                                  RACCU_9_DW01_sub_0_DW01_sub_90                            8               10.317
[01/18 11:57:02    654s]     Silago_bot_inst_3_1/SILEGO_cell/MTRF_cell/shadowReg                                                           shadowReg_9                                             400              259.118
[01/18 11:57:02    654s]    Silago_bot_inst_3_1/SILEGO_cell/config_swb                                                                     cell_config_swb_9                                       191              187.566
[01/18 11:57:02    654s]    Silago_bot_inst_3_1/SILEGO_cell/swb                                                                            switchbox_16_5_9                                       2364             1074.278
[01/18 11:57:02    654s]     Silago_bot_inst_3_1/SILEGO_cell/swb/Mux_Generate0_0                                                           InputMux_16_5_108                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_3_1/SILEGO_cell/swb/Mux_Generate0_1                                                           InputMux_16_5_107                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_3_1/SILEGO_cell/swb/Mux_Generate0_2                                                           InputMux_16_5_106                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_3_1/SILEGO_cell/swb/Mux_Generate0_3                                                           InputMux_16_5_105                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_3_1/SILEGO_cell/swb/Mux_Generate0_4                                                           InputMux_16_5_104                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_3_1/SILEGO_cell/swb/Mux_Generate0_5                                                           InputMux_16_5_103                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_3_1/SILEGO_cell/swb/Mux_Generate1_0                                                           InputMux_16_5_102                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_3_1/SILEGO_cell/swb/Mux_Generate1_1                                                           InputMux_16_5_101                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_3_1/SILEGO_cell/swb/Mux_Generate1_2                                                           InputMux_16_5_100                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_3_1/SILEGO_cell/swb/Mux_Generate1_3                                                           InputMux_16_5_99                                        197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_3_1/SILEGO_cell/swb/Mux_Generate1_4                                                           InputMux_16_5_98                                        197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_3_1/SILEGO_cell/swb/Mux_Generate1_5                                                           InputMux_16_5_97                                        197               89.523
[01/18 11:57:02    654s]   Silago_bot_inst_3_1/u_addres_assign                                                                             addr_assign_9                                            23               17.239
[01/18 11:57:02    654s]  Silago_bot_inst_4_1                                                                                              Silago_bot_3                                          37085            21506.135
[01/18 11:57:02    654s]   Silago_bot_inst_4_1/SILEGO_cell                                                                                 silego_7                                              37012            21421.537
[01/18 11:57:02    654s]    Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell                                                                      MTRF_cell_7                                           34291            20112.036
[01/18 11:57:02    654s]     Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen                                                             DPU_7                                                  8836             5449.201
[01/18 11:57:02    654s]      Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0                                                   NACU_0_0_1_7                                           4708             3220.639
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_2s_compliment                                  twos_compl_16_7                                          33               22.364
[01/18 11:57:02    654s]        Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_2s_compliment/add_103                         twos_compl_16_7_DW01_inc_0_DW01_inc_310                  16               16.707
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_MAX_MIN                                        Maxmin_Unit_16_14                                       118               43.996
[01/18 11:57:02    654s]        Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_MAX_MIN/r370                                  Maxmin_Unit_16_14_DW01_cmp6_0_DW01_cmp6_13               58               20.035
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder                                    adder_nbits_32_2_14                                      42               56.975
[01/18 11:57:02    654s]        Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_0                           adder_nbits_32_2_14_DW01_add_3_DW01_add_233               9               12.247
[01/18 11:57:02    654s]        Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_1                           adder_nbits_32_2_14_DW01_add_2_DW01_add_232               8               12.780
[01/18 11:57:02    654s]        Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_2                           adder_nbits_32_2_14_DW01_add_1_DW01_add_231               8               12.780
[01/18 11:57:02    654s]        Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_3                           adder_nbits_32_2_14_DW01_add_0_DW01_add_230               8               12.780
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier                               conf_mul_Beh_16_2_14                                   1036              692.424
[01/18 11:57:02    654s]        Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h                      conf_mul_Beh_8_1_14                                     270              166.533
[01/18 11:57:02    654s]         Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/add_284             conf_mul_Beh_8_1_14_DW01_add_2_DW01_add_630              11               15.109
[01/18 11:57:02    654s]         Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/add_298             conf_mul_Beh_8_1_14_DW01_add_0_DW01_add_236              13               18.304
[01/18 11:57:02    654s]         Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_223            conf_mul_Beh_8_1_14_DW_mult_tc_1_DW_mult_tc_266          53               35.210
[01/18 11:57:02    654s]         Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_224            conf_mul_Beh_8_1_14_DW_mult_tc_2_DW_mult_tc_312          43               24.228
[01/18 11:57:02    654s]         Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_225            conf_mul_Beh_8_1_14_DW_mult_tc_3_DW_mult_tc_313          43               24.228
[01/18 11:57:02    654s]         Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_226            conf_mul_Beh_8_1_14_DW_mult_tc_0_DW_mult_tc_250          36               21.299
[01/18 11:57:02    654s]        Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l                      conf_mul_Beh_9_1_14                                     322              204.006
[01/18 11:57:02    654s]         Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/add_284             conf_mul_Beh_9_1_14_DW01_add_2_DW01_add_652              12               16.707
[01/18 11:57:02    654s]         Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/add_298             conf_mul_Beh_9_1_14_DW01_add_0_DW01_add_238              15               21.499
[01/18 11:57:02    654s]         Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_223            conf_mul_Beh_9_1_14_DW_mult_tc_1_DW_mult_tc_357          53               35.210
[01/18 11:57:02    654s]         Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_224            conf_mul_Beh_9_1_14_DW_mult_tc_2_DW_mult_tc_388          54               31.416
[01/18 11:57:02    654s]         Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_225            conf_mul_Beh_9_1_14_DW_mult_tc_3_DW_mult_tc_389          54               31.416
[01/18 11:57:02    654s]         Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_226            conf_mul_Beh_9_1_14_DW_mult_tc_0_DW_mult_tc_356          53               35.210
[01/18 11:57:02    654s]        Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/add_284                      conf_mul_Beh_16_2_14_DW01_add_2_DW01_add_631             19               27.889
[01/18 11:57:02    654s]        Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/add_298                      conf_mul_Beh_16_2_14_DW01_add_0_DW01_add_234             25               37.473
[01/18 11:57:02    654s]        Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/mult_246                     conf_mul_Beh_16_2_14_DW_mult_tc_0_DW_mult_tc_314        132              100.705
[01/18 11:57:02    654s]        Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/mult_247                     conf_mul_Beh_16_2_14_DW_mult_tc_1_DW_mult_tc_315        132              100.705
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider                                        divider_pipe_7                                         2239             1917.860
[01/18 11:57:02    654s]        Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division                              divider_pipe_7_DW_div_pipe_0_DW_div_pipe_6             2132             1884.646
[01/18 11:57:02    654s]         Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV                       divider_pipe_7_DW_div_5                                2132             1884.646
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_saturation                                     Saturation_Unit_14                                       69               21.898
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash                                         Squash_Unit_16_11_7                                     261               79.273
[01/18 11:57:02    654s]        Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash/lut_input_gen                          Q_format_n_to_one_16_11_11_7                              0                0.000
[01/18 11:57:02    654s]        Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash/offset_gen_i                           offset_gen_16_11_7                                       62               24.760
[01/18 11:57:02    654s]      Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1                                                   NACU_0_0_0_7                                           1905             1118.807
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_MAX_MIN                                        Maxmin_Unit_16_13                                       118               43.996
[01/18 11:57:02    654s]        Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_MAX_MIN/r370                                  Maxmin_Unit_16_13_DW01_cmp6_0_DW01_cmp6_12               58               20.035
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder                                    adder_nbits_32_2_13                                      42               56.975
[01/18 11:57:02    654s]        Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_0                           adder_nbits_32_2_13_DW01_add_3_DW01_add_223               9               12.247
[01/18 11:57:02    654s]        Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_1                           adder_nbits_32_2_13_DW01_add_2_DW01_add_222               8               12.780
[01/18 11:57:02    654s]        Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_2                           adder_nbits_32_2_13_DW01_add_1_DW01_add_221               8               12.780
[01/18 11:57:02    654s]        Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_3                           adder_nbits_32_2_13_DW01_add_0_DW01_add_220               8               12.780
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier                               conf_mul_Beh_16_2_13                                   1036              692.424
[01/18 11:57:02    654s]        Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h                      conf_mul_Beh_8_1_13                                     270              166.533
[01/18 11:57:02    654s]         Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/add_284             conf_mul_Beh_8_1_13_DW01_add_2_DW01_add_588              11               15.109
[01/18 11:57:02    654s]         Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/add_298             conf_mul_Beh_8_1_13_DW01_add_0_DW01_add_226              13               18.304
[01/18 11:57:02    654s]         Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_223            conf_mul_Beh_8_1_13_DW_mult_tc_1_DW_mult_tc_180          53               35.210
[01/18 11:57:02    654s]         Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_224            conf_mul_Beh_8_1_13_DW_mult_tc_2_DW_mult_tc_181          43               24.228
[01/18 11:57:02    654s]         Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_225            conf_mul_Beh_8_1_13_DW_mult_tc_3_DW_mult_tc_182          43               24.228
[01/18 11:57:02    654s]         Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_226            conf_mul_Beh_8_1_13_DW_mult_tc_0_DW_mult_tc_90           36               21.299
[01/18 11:57:02    654s]        Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l                      conf_mul_Beh_9_1_13                                     322              204.006
[01/18 11:57:02    654s]         Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/add_284             conf_mul_Beh_9_1_13_DW01_add_2_DW01_add_604              12               16.707
[01/18 11:57:02    654s]         Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/add_298             conf_mul_Beh_9_1_13_DW01_add_0_DW01_add_228              15               21.499
[01/18 11:57:02    654s]         Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_223            conf_mul_Beh_9_1_13_DW_mult_tc_0_DW_mult_tc_178          53               35.210
[01/18 11:57:02    654s]         Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_224            conf_mul_Beh_9_1_13_DW_mult_tc_2_DW_mult_tc_228          54               31.416
[01/18 11:57:02    654s]         Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_225            conf_mul_Beh_9_1_13_DW_mult_tc_3_DW_mult_tc_229          54               31.416
[01/18 11:57:02    654s]         Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_226            conf_mul_Beh_9_1_13_DW_mult_tc_1_DW_mult_tc_179          53               35.210
[01/18 11:57:02    654s]        Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/add_284                      conf_mul_Beh_16_2_13_DW01_add_2_DW01_add_572             19               27.889
[01/18 11:57:02    654s]        Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/add_298                      conf_mul_Beh_16_2_13_DW01_add_0_DW01_add_224             25               37.473
[01/18 11:57:02    654s]        Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/mult_246                     conf_mul_Beh_16_2_13_DW_mult_tc_0_DW_mult_tc_116        132              100.705
[01/18 11:57:02    654s]        Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/mult_247                     conf_mul_Beh_16_2_13_DW_mult_tc_1_DW_mult_tc_117        132              100.705
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_saturation                                     Saturation_Unit_13                                       69               21.898
[01/18 11:57:02    654s]      Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_0_neg                                                 twos_compl_16_44                                         33               22.364
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_0_neg/add_103                                        twos_compl_16_44_DW01_inc_0_DW01_inc_314                 16               16.707
[01/18 11:57:02    654s]      Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_1_neg                                                 twos_compl_16_42                                         33               22.364
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_1_neg/add_103                                        twos_compl_16_42_DW01_inc_0_DW01_inc_312                 16               16.707
[01/18 11:57:02    654s]      Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_2_neg                                                 twos_compl_16_43                                         33               22.364
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_2_neg/add_103                                        twos_compl_16_43_DW01_inc_0_DW01_inc_313                 16               16.707
[01/18 11:57:02    654s]      Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_3_neg                                                 twos_compl_16_41                                         33               22.364
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_3_neg/add_103                                        twos_compl_16_41_DW01_inc_0_DW01_inc_311                 16               16.707
[01/18 11:57:02    654s]      Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_sat_n_round_inst_0                                       Sat_n_round_14                                          116               34.744
[01/18 11:57:02    654s]      Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_sat_n_round_inst_1                                       Sat_n_round_13                                          116               34.744
[01/18 11:57:02    654s]      Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler                                                   scaler_7                                                793              537.738
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/mult_201                                         scaler_7_DW_mult_tc_2_DW_mult_tc_52                     119               92.585
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/mult_254                                         scaler_7_DW_mult_tc_3_DW_mult_tc_53                     119               92.585
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r427                                             scaler_7_DW_mult_tc_1_DW_mult_tc_26                     169              127.130
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r428                                             scaler_7_DW_mult_tc_4_DW_mult_tc_74                      61               42.998
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r429                                             scaler_7_DW_mult_tc_0_DW_mult_tc_10                     141               93.184
[01/18 11:57:02    654s]     Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top                                                             register_file_top_7                                   11564             6601.155
[01/18 11:57:02    654s]      Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate                                       AGU_26                                                  502              335.928
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/add_194                              AGU_26_DW01_add_1_DW01_add_215                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/add_207                              AGU_26_DW01_add_0_DW01_add_214                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/sub_209                              AGU_26_DW01_sub_0_DW01_sub_62                            13                9.518
[01/18 11:57:02    654s]      Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate                                       AGU_25                                                  502              335.928
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/add_194                              AGU_25_DW01_add_1_DW01_add_213                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/add_207                              AGU_25_DW01_add_0_DW01_add_212                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/sub_209                              AGU_25_DW01_sub_0_DW01_sub_61                            13                9.518
[01/18 11:57:02    654s]      Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_Dimarch_instantiate                                 AGU_RFblock_13                                          401              253.860
[01/18 11:57:02    654s]      Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate                                       AGU_28                                                  502              335.928
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/add_194                              AGU_28_DW01_add_1_DW01_add_219                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/add_207                              AGU_28_DW01_add_0_DW01_add_218                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/sub_209                              AGU_28_DW01_sub_0_DW01_sub_64                            13                9.518
[01/18 11:57:02    654s]      Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate                                       AGU_27                                                  502              335.928
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/add_194                              AGU_27_DW01_add_1_DW01_add_217                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/add_207                              AGU_27_DW01_add_0_DW01_add_216                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/sub_209                              AGU_27_DW01_sub_0_DW01_sub_63                            13                9.518
[01/18 11:57:02    654s]      Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_Dimarch_instantiate                                 AGU_RFblock_14                                          401              253.860
[01/18 11:57:02    654s]      Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile                                               register_file_7                                        7166             3877.386
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_0                             register_row_448                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_1                             register_row_447                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_10                            register_row_438                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_11                            register_row_437                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_12                            register_row_436                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_13                            register_row_435                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_14                            register_row_434                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_15                            register_row_433                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_16                            register_row_432                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_17                            register_row_431                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_18                            register_row_430                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_19                            register_row_429                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_2                             register_row_446                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_20                            register_row_428                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_21                            register_row_427                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_22                            register_row_426                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_23                            register_row_425                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_24                            register_row_424                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_25                            register_row_423                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_26                            register_row_422                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_27                            register_row_421                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_28                            register_row_420                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_29                            register_row_419                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_3                             register_row_445                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_30                            register_row_418                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_31                            register_row_417                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_32                            register_row_416                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_33                            register_row_415                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_34                            register_row_414                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_35                            register_row_413                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_36                            register_row_412                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_37                            register_row_411                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_38                            register_row_410                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_39                            register_row_409                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_4                             register_row_444                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_40                            register_row_408                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_41                            register_row_407                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_42                            register_row_406                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_43                            register_row_405                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_44                            register_row_404                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_45                            register_row_403                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_46                            register_row_402                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_47                            register_row_401                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_48                            register_row_400                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_49                            register_row_399                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_5                             register_row_443                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_50                            register_row_398                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_51                            register_row_397                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_52                            register_row_396                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_53                            register_row_395                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_54                            register_row_394                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_55                            register_row_393                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_56                            register_row_392                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_57                            register_row_391                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_58                            register_row_390                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_59                            register_row_389                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_6                             register_row_442                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_60                            register_row_388                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_61                            register_row_387                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_62                            register_row_386                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_63                            register_row_385                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_7                             register_row_441                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_8                             register_row_440                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_9                             register_row_439                                         49               35.277
[01/18 11:57:02    654s]      Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_0                                                   shadowReg_AGU_42                                        205              133.919
[01/18 11:57:02    654s]      Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_1                                                   shadowReg_AGU_41                                        205              133.919
[01/18 11:57:02    654s]      Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_DMR                                                 shadowReg_AGU_40                                        205              133.919
[01/18 11:57:02    654s]      Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_0                                                   shadowReg_AGU_39                                        205              133.919
[01/18 11:57:02    654s]      Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_1                                                   shadowReg_AGU_38                                        205              133.919
[01/18 11:57:02    654s]      Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_DMR                                                 shadowReg_AGU_37                                        205              133.919
[01/18 11:57:02    654s]     Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/seq_gen                                                             sequencer_7                                           12970             7627.044
[01/18 11:57:02    654s]      Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/seq_gen/add_588                                                    sequencer_7_DW01_inc_1_DW01_inc_316                      14               13.645
[01/18 11:57:02    654s]      Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu                                                    RaccuAndLoop_7                                         1574              917.130
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u                                        autoloop_7                                              917              526.223
[01/18 11:57:02    654s]        Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end                          priorityMux_2_1_4_4_4_13                                 16                3.794
[01/18 11:57:02    654s]         Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end/layer_1                 priorityMux_2_0_4_2_4_13                                  6                1.398
[01/18 11:57:02    654s]          Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end/layer_1/mux_X          priorityComponent_2_13                                    6                1.398
[01/18 11:57:02    654s]        Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top                          priorityMux_2_1_4_4_4_14                                 16                3.794
[01/18 11:57:02    654s]         Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top/layer_1                 priorityMux_2_0_4_2_4_14                                  6                1.398
[01/18 11:57:02    654s]          Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top/layer_1/mux_X          priorityComponent_2_14                                    6                1.398
[01/18 11:57:02    654s]        Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G2_aco                        autoloop_7_DW01_add_2_DW01_add_245                        8               10.317
[01/18 11:57:02    654s]        Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G3_aco                        autoloop_7_DW01_add_1_DW01_add_244                        8               10.317
[01/18 11:57:02    654s]        Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G4_aco                        autoloop_7_DW01_add_0_DW01_add_243                        8               10.317
[01/18 11:57:02    654s]        Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_aco                           autoloop_7_DW01_add_3_DW01_add_246                        8               10.317
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_RF_u                                        RaccuRF_7                                               411              290.801
[01/18 11:57:02    654s]       Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u                                           RACCU_7                                                 246              100.106
[01/18 11:57:02    654s]        Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u/add_112                                  RACCU_7_DW01_add_0_DW01_add_242                           8               10.317
[01/18 11:57:02    654s]        Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u/sub_114                                  RACCU_7_DW01_sub_0_DW01_sub_70                            8               10.317
[01/18 11:57:02    654s]     Silago_bot_inst_4_1/SILEGO_cell/MTRF_cell/shadowReg                                                           shadowReg_7                                             400              259.118
[01/18 11:57:02    654s]    Silago_bot_inst_4_1/SILEGO_cell/config_swb                                                                     cell_config_swb_7                                       191              187.566
[01/18 11:57:02    654s]    Silago_bot_inst_4_1/SILEGO_cell/swb                                                                            switchbox_16_5_7                                       2364             1074.278
[01/18 11:57:02    654s]     Silago_bot_inst_4_1/SILEGO_cell/swb/Mux_Generate0_0                                                           InputMux_16_5_84                                        197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_4_1/SILEGO_cell/swb/Mux_Generate0_1                                                           InputMux_16_5_83                                        197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_4_1/SILEGO_cell/swb/Mux_Generate0_2                                                           InputMux_16_5_82                                        197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_4_1/SILEGO_cell/swb/Mux_Generate0_3                                                           InputMux_16_5_81                                        197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_4_1/SILEGO_cell/swb/Mux_Generate0_4                                                           InputMux_16_5_80                                        197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_4_1/SILEGO_cell/swb/Mux_Generate0_5                                                           InputMux_16_5_79                                        197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_4_1/SILEGO_cell/swb/Mux_Generate1_0                                                           InputMux_16_5_78                                        197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_4_1/SILEGO_cell/swb/Mux_Generate1_1                                                           InputMux_16_5_77                                        197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_4_1/SILEGO_cell/swb/Mux_Generate1_2                                                           InputMux_16_5_76                                        197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_4_1/SILEGO_cell/swb/Mux_Generate1_3                                                           InputMux_16_5_75                                        197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_4_1/SILEGO_cell/swb/Mux_Generate1_4                                                           InputMux_16_5_74                                        197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_4_1/SILEGO_cell/swb/Mux_Generate1_5                                                           InputMux_16_5_73                                        197               89.523
[01/18 11:57:02    654s]   Silago_bot_inst_4_1/u_addres_assign                                                                             addr_assign_7                                            23               17.239
[01/18 11:57:02    654s]  Silago_bot_inst_5_1                                                                                              Silago_bot_2                                          37085            21506.135
[01/18 11:57:02    654s]   Silago_bot_inst_5_1/SILEGO_cell                                                                                 silego_5                                              37012            21421.537
[01/18 11:57:02    654s]    Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell                                                                      MTRF_cell_5                                           34291            20112.036
[01/18 11:57:02    654s]     Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen                                                             DPU_5                                                  8836             5449.201
[01/18 11:57:02    654s]      Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0                                                   NACU_0_0_1_5                                           4708             3220.639
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_2s_compliment                                  twos_compl_16_5                                          33               22.364
[01/18 11:57:02    654s]        Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_2s_compliment/add_103                         twos_compl_16_5_DW01_inc_0_DW01_inc_218                  16               16.707
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_MAX_MIN                                        Maxmin_Unit_16_10                                       118               43.996
[01/18 11:57:02    654s]        Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_MAX_MIN/r370                                  Maxmin_Unit_16_10_DW01_cmp6_0_DW01_cmp6_9                58               20.035
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder                                    adder_nbits_32_2_10                                      42               56.975
[01/18 11:57:02    654s]        Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_0                           adder_nbits_32_2_10_DW01_add_3_DW01_add_163               9               12.247
[01/18 11:57:02    654s]        Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_1                           adder_nbits_32_2_10_DW01_add_2_DW01_add_162               8               12.780
[01/18 11:57:02    654s]        Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_2                           adder_nbits_32_2_10_DW01_add_1_DW01_add_161               8               12.780
[01/18 11:57:02    654s]        Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_3                           adder_nbits_32_2_10_DW01_add_0_DW01_add_160               8               12.780
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier                               conf_mul_Beh_16_2_10                                   1036              692.424
[01/18 11:57:02    654s]        Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h                      conf_mul_Beh_8_1_10                                     270              166.533
[01/18 11:57:02    654s]         Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/add_284             conf_mul_Beh_8_1_10_DW01_add_2_DW01_add_622              11               15.109
[01/18 11:57:02    654s]         Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/add_298             conf_mul_Beh_8_1_10_DW01_add_0_DW01_add_166              13               18.304
[01/18 11:57:02    654s]         Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_223            conf_mul_Beh_8_1_10_DW_mult_tc_1_DW_mult_tc_262          53               35.210
[01/18 11:57:02    654s]         Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_224            conf_mul_Beh_8_1_10_DW_mult_tc_2_DW_mult_tc_296          43               24.228
[01/18 11:57:02    654s]         Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_225            conf_mul_Beh_8_1_10_DW_mult_tc_3_DW_mult_tc_297          43               24.228
[01/18 11:57:02    654s]         Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_226            conf_mul_Beh_8_1_10_DW_mult_tc_0_DW_mult_tc_246          36               21.299
[01/18 11:57:02    654s]        Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l                      conf_mul_Beh_9_1_10                                     322              204.006
[01/18 11:57:02    654s]         Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/add_284             conf_mul_Beh_9_1_10_DW01_add_2_DW01_add_648              12               16.707
[01/18 11:57:02    654s]         Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/add_298             conf_mul_Beh_9_1_10_DW01_add_0_DW01_add_168              15               21.499
[01/18 11:57:02    654s]         Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_223            conf_mul_Beh_9_1_10_DW_mult_tc_1_DW_mult_tc_349          53               35.210
[01/18 11:57:02    654s]         Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_224            conf_mul_Beh_9_1_10_DW_mult_tc_2_DW_mult_tc_380          54               31.416
[01/18 11:57:02    654s]         Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_225            conf_mul_Beh_9_1_10_DW_mult_tc_3_DW_mult_tc_381          54               31.416
[01/18 11:57:02    654s]         Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_226            conf_mul_Beh_9_1_10_DW_mult_tc_0_DW_mult_tc_348          53               35.210
[01/18 11:57:02    654s]        Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/add_284                      conf_mul_Beh_16_2_10_DW01_add_2_DW01_add_623             19               27.889
[01/18 11:57:02    654s]        Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/add_298                      conf_mul_Beh_16_2_10_DW01_add_0_DW01_add_164             25               37.473
[01/18 11:57:02    654s]        Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/mult_246                     conf_mul_Beh_16_2_10_DW_mult_tc_0_DW_mult_tc_298        132              100.705
[01/18 11:57:02    654s]        Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/mult_247                     conf_mul_Beh_16_2_10_DW_mult_tc_1_DW_mult_tc_299        132              100.705
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider                                        divider_pipe_5                                         2239             1917.860
[01/18 11:57:02    654s]        Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division                              divider_pipe_5_DW_div_pipe_0_DW_div_pipe_4             2132             1884.646
[01/18 11:57:02    654s]         Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV                       divider_pipe_5_DW_div_5                                2132             1884.646
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_saturation                                     Saturation_Unit_10                                       69               21.898
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash                                         Squash_Unit_16_11_5                                     261               79.273
[01/18 11:57:02    654s]        Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash/lut_input_gen                          Q_format_n_to_one_16_11_11_5                              0                0.000
[01/18 11:57:02    654s]        Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash/offset_gen_i                           offset_gen_16_11_5                                       62               24.760
[01/18 11:57:02    654s]      Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1                                                   NACU_0_0_0_5                                           1905             1118.807
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_MAX_MIN                                        Maxmin_Unit_16_9                                        118               43.996
[01/18 11:57:02    654s]        Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_MAX_MIN/r370                                  Maxmin_Unit_16_9_DW01_cmp6_0_DW01_cmp6_8                 58               20.035
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder                                    adder_nbits_32_2_9                                       42               56.975
[01/18 11:57:02    654s]        Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_0                           adder_nbits_32_2_9_DW01_add_3_DW01_add_153                9               12.247
[01/18 11:57:02    654s]        Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_1                           adder_nbits_32_2_9_DW01_add_2_DW01_add_152                8               12.780
[01/18 11:57:02    654s]        Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_2                           adder_nbits_32_2_9_DW01_add_1_DW01_add_151                8               12.780
[01/18 11:57:02    654s]        Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_3                           adder_nbits_32_2_9_DW01_add_0_DW01_add_150                8               12.780
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier                               conf_mul_Beh_16_2_9                                    1036              692.424
[01/18 11:57:02    654s]        Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h                      conf_mul_Beh_8_1_9                                      270              166.533
[01/18 11:57:02    654s]         Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/add_284             conf_mul_Beh_8_1_9_DW01_add_2_DW01_add_584               11               15.109
[01/18 11:57:02    654s]         Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/add_298             conf_mul_Beh_8_1_9_DW01_add_0_DW01_add_156               13               18.304
[01/18 11:57:02    654s]         Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_223            conf_mul_Beh_8_1_9_DW_mult_tc_1_DW_mult_tc_160           53               35.210
[01/18 11:57:02    654s]         Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_224            conf_mul_Beh_8_1_9_DW_mult_tc_2_DW_mult_tc_161           43               24.228
[01/18 11:57:02    654s]         Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_225            conf_mul_Beh_8_1_9_DW_mult_tc_3_DW_mult_tc_162           43               24.228
[01/18 11:57:02    654s]         Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_226            conf_mul_Beh_8_1_9_DW_mult_tc_0_DW_mult_tc_86            36               21.299
[01/18 11:57:02    654s]        Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l                      conf_mul_Beh_9_1_9                                      322              204.006
[01/18 11:57:02    654s]         Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/add_284             conf_mul_Beh_9_1_9_DW01_add_2_DW01_add_600               12               16.707
[01/18 11:57:02    654s]         Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/add_298             conf_mul_Beh_9_1_9_DW01_add_0_DW01_add_158               15               21.499
[01/18 11:57:02    654s]         Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_223            conf_mul_Beh_9_1_9_DW_mult_tc_0_DW_mult_tc_158           53               35.210
[01/18 11:57:02    654s]         Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_224            conf_mul_Beh_9_1_9_DW_mult_tc_2_DW_mult_tc_220           54               31.416
[01/18 11:57:02    654s]         Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_225            conf_mul_Beh_9_1_9_DW_mult_tc_3_DW_mult_tc_221           54               31.416
[01/18 11:57:02    654s]         Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_226            conf_mul_Beh_9_1_9_DW_mult_tc_1_DW_mult_tc_159           53               35.210
[01/18 11:57:02    654s]        Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/add_284                      conf_mul_Beh_16_2_9_DW01_add_2_DW01_add_568              19               27.889
[01/18 11:57:02    654s]        Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/add_298                      conf_mul_Beh_16_2_9_DW01_add_0_DW01_add_154              25               37.473
[01/18 11:57:02    654s]        Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/mult_246                     conf_mul_Beh_16_2_9_DW_mult_tc_0_DW_mult_tc_108         132              100.705
[01/18 11:57:02    654s]        Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/mult_247                     conf_mul_Beh_16_2_9_DW_mult_tc_1_DW_mult_tc_109         132              100.705
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_saturation                                     Saturation_Unit_9                                        69               21.898
[01/18 11:57:02    654s]      Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_0_neg                                                 twos_compl_16_36                                         33               22.364
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_0_neg/add_103                                        twos_compl_16_36_DW01_inc_0_DW01_inc_222                 16               16.707
[01/18 11:57:02    654s]      Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_1_neg                                                 twos_compl_16_34                                         33               22.364
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_1_neg/add_103                                        twos_compl_16_34_DW01_inc_0_DW01_inc_220                 16               16.707
[01/18 11:57:02    654s]      Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_2_neg                                                 twos_compl_16_35                                         33               22.364
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_2_neg/add_103                                        twos_compl_16_35_DW01_inc_0_DW01_inc_221                 16               16.707
[01/18 11:57:02    654s]      Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_3_neg                                                 twos_compl_16_33                                         33               22.364
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_3_neg/add_103                                        twos_compl_16_33_DW01_inc_0_DW01_inc_219                 16               16.707
[01/18 11:57:02    654s]      Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_sat_n_round_inst_0                                       Sat_n_round_10                                          116               34.744
[01/18 11:57:02    654s]      Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_sat_n_round_inst_1                                       Sat_n_round_9                                           116               34.744
[01/18 11:57:02    654s]      Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler                                                   scaler_5                                                793              537.738
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/mult_201                                         scaler_5_DW_mult_tc_2_DW_mult_tc_44                     119               92.585
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/mult_254                                         scaler_5_DW_mult_tc_3_DW_mult_tc_45                     119               92.585
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r427                                             scaler_5_DW_mult_tc_1_DW_mult_tc_22                     169              127.130
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r428                                             scaler_5_DW_mult_tc_4_DW_mult_tc_70                      61               42.998
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r429                                             scaler_5_DW_mult_tc_0_DW_mult_tc_6                      141               93.184
[01/18 11:57:02    654s]     Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top                                                             register_file_top_5                                   11564             6601.155
[01/18 11:57:02    654s]      Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate                                       AGU_18                                                  502              335.928
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/add_194                              AGU_18_DW01_add_1_DW01_add_145                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/add_207                              AGU_18_DW01_add_0_DW01_add_144                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/sub_209                              AGU_18_DW01_sub_0_DW01_sub_42                            13                9.518
[01/18 11:57:02    654s]      Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate                                       AGU_17                                                  502              335.928
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/add_194                              AGU_17_DW01_add_1_DW01_add_143                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/add_207                              AGU_17_DW01_add_0_DW01_add_142                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/sub_209                              AGU_17_DW01_sub_0_DW01_sub_41                            13                9.518
[01/18 11:57:02    654s]      Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_Dimarch_instantiate                                 AGU_RFblock_9                                           401              253.860
[01/18 11:57:02    654s]      Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate                                       AGU_20                                                  502              335.928
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/add_194                              AGU_20_DW01_add_1_DW01_add_149                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/add_207                              AGU_20_DW01_add_0_DW01_add_148                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/sub_209                              AGU_20_DW01_sub_0_DW01_sub_44                            13                9.518
[01/18 11:57:02    654s]      Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate                                       AGU_19                                                  502              335.928
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/add_194                              AGU_19_DW01_add_1_DW01_add_147                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/add_207                              AGU_19_DW01_add_0_DW01_add_146                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/sub_209                              AGU_19_DW01_sub_0_DW01_sub_43                            13                9.518
[01/18 11:57:02    654s]      Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_Dimarch_instantiate                                 AGU_RFblock_10                                          401              253.860
[01/18 11:57:02    654s]      Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile                                               register_file_5                                        7166             3877.386
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_0                             register_row_320                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_1                             register_row_319                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_10                            register_row_310                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_11                            register_row_309                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_12                            register_row_308                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_13                            register_row_307                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_14                            register_row_306                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_15                            register_row_305                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_16                            register_row_304                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_17                            register_row_303                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_18                            register_row_302                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_19                            register_row_301                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_2                             register_row_318                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_20                            register_row_300                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_21                            register_row_299                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_22                            register_row_298                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_23                            register_row_297                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_24                            register_row_296                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_25                            register_row_295                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_26                            register_row_294                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_27                            register_row_293                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_28                            register_row_292                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_29                            register_row_291                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_3                             register_row_317                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_30                            register_row_290                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_31                            register_row_289                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_32                            register_row_288                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_33                            register_row_287                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_34                            register_row_286                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_35                            register_row_285                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_36                            register_row_284                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_37                            register_row_283                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_38                            register_row_282                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_39                            register_row_281                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_4                             register_row_316                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_40                            register_row_280                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_41                            register_row_279                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_42                            register_row_278                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_43                            register_row_277                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_44                            register_row_276                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_45                            register_row_275                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_46                            register_row_274                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_47                            register_row_273                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_48                            register_row_272                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_49                            register_row_271                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_5                             register_row_315                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_50                            register_row_270                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_51                            register_row_269                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_52                            register_row_268                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_53                            register_row_267                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_54                            register_row_266                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_55                            register_row_265                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_56                            register_row_264                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_57                            register_row_263                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_58                            register_row_262                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_59                            register_row_261                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_6                             register_row_314                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_60                            register_row_260                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_61                            register_row_259                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_62                            register_row_258                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_63                            register_row_257                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_7                             register_row_313                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_8                             register_row_312                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_9                             register_row_311                                         49               35.277
[01/18 11:57:02    654s]      Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_0                                                   shadowReg_AGU_30                                        205              133.919
[01/18 11:57:02    654s]      Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_1                                                   shadowReg_AGU_29                                        205              133.919
[01/18 11:57:02    654s]      Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_DMR                                                 shadowReg_AGU_28                                        205              133.919
[01/18 11:57:02    654s]      Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_0                                                   shadowReg_AGU_27                                        205              133.919
[01/18 11:57:02    654s]      Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_1                                                   shadowReg_AGU_26                                        205              133.919
[01/18 11:57:02    654s]      Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_DMR                                                 shadowReg_AGU_25                                        205              133.919
[01/18 11:57:02    654s]     Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/seq_gen                                                             sequencer_5                                           12970             7627.044
[01/18 11:57:02    654s]      Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/seq_gen/add_588                                                    sequencer_5_DW01_inc_1_DW01_inc_224                      14               13.645
[01/18 11:57:02    654s]      Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu                                                    RaccuAndLoop_5                                         1574              917.130
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u                                        autoloop_5                                              917              526.223
[01/18 11:57:02    654s]        Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end                          priorityMux_2_1_4_4_4_9                                  16                3.794
[01/18 11:57:02    654s]         Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end/layer_1                 priorityMux_2_0_4_2_4_9                                   6                1.398
[01/18 11:57:02    654s]          Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end/layer_1/mux_X          priorityComponent_2_9                                     6                1.398
[01/18 11:57:02    654s]        Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top                          priorityMux_2_1_4_4_4_10                                 16                3.794
[01/18 11:57:02    654s]         Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top/layer_1                 priorityMux_2_0_4_2_4_10                                  6                1.398
[01/18 11:57:02    654s]          Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top/layer_1/mux_X          priorityComponent_2_10                                    6                1.398
[01/18 11:57:02    654s]        Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G2_aco                        autoloop_5_DW01_add_2_DW01_add_175                        8               10.317
[01/18 11:57:02    654s]        Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G3_aco                        autoloop_5_DW01_add_1_DW01_add_174                        8               10.317
[01/18 11:57:02    654s]        Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G4_aco                        autoloop_5_DW01_add_0_DW01_add_173                        8               10.317
[01/18 11:57:02    654s]        Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_aco                           autoloop_5_DW01_add_3_DW01_add_176                        8               10.317
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_RF_u                                        RaccuRF_5                                               411              290.801
[01/18 11:57:02    654s]       Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u                                           RACCU_5                                                 246              100.106
[01/18 11:57:02    654s]        Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u/add_112                                  RACCU_5_DW01_add_0_DW01_add_172                           8               10.317
[01/18 11:57:02    654s]        Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u/sub_114                                  RACCU_5_DW01_sub_0_DW01_sub_50                            8               10.317
[01/18 11:57:02    654s]     Silago_bot_inst_5_1/SILEGO_cell/MTRF_cell/shadowReg                                                           shadowReg_5                                             400              259.118
[01/18 11:57:02    654s]    Silago_bot_inst_5_1/SILEGO_cell/config_swb                                                                     cell_config_swb_5                                       191              187.566
[01/18 11:57:02    654s]    Silago_bot_inst_5_1/SILEGO_cell/swb                                                                            switchbox_16_5_5                                       2364             1074.278
[01/18 11:57:02    654s]     Silago_bot_inst_5_1/SILEGO_cell/swb/Mux_Generate0_0                                                           InputMux_16_5_60                                        197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_5_1/SILEGO_cell/swb/Mux_Generate0_1                                                           InputMux_16_5_59                                        197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_5_1/SILEGO_cell/swb/Mux_Generate0_2                                                           InputMux_16_5_58                                        197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_5_1/SILEGO_cell/swb/Mux_Generate0_3                                                           InputMux_16_5_57                                        197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_5_1/SILEGO_cell/swb/Mux_Generate0_4                                                           InputMux_16_5_56                                        197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_5_1/SILEGO_cell/swb/Mux_Generate0_5                                                           InputMux_16_5_55                                        197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_5_1/SILEGO_cell/swb/Mux_Generate1_0                                                           InputMux_16_5_54                                        197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_5_1/SILEGO_cell/swb/Mux_Generate1_1                                                           InputMux_16_5_53                                        197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_5_1/SILEGO_cell/swb/Mux_Generate1_2                                                           InputMux_16_5_52                                        197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_5_1/SILEGO_cell/swb/Mux_Generate1_3                                                           InputMux_16_5_51                                        197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_5_1/SILEGO_cell/swb/Mux_Generate1_4                                                           InputMux_16_5_50                                        197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_5_1/SILEGO_cell/swb/Mux_Generate1_5                                                           InputMux_16_5_49                                        197               89.523
[01/18 11:57:02    654s]   Silago_bot_inst_5_1/u_addres_assign                                                                             addr_assign_5                                            23               17.239
[01/18 11:57:02    654s]  Silago_bot_inst_6_1                                                                                              Silago_bot_1                                          37085            21506.135
[01/18 11:57:02    654s]   Silago_bot_inst_6_1/SILEGO_cell                                                                                 silego_3                                              37012            21421.537
[01/18 11:57:02    654s]    Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell                                                                      MTRF_cell_3                                           34291            20112.036
[01/18 11:57:02    654s]     Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen                                                             DPU_3                                                  8836             5449.201
[01/18 11:57:02    654s]      Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0                                                   NACU_0_0_1_3                                           4708             3220.639
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_2s_compliment                                  twos_compl_16_3                                          33               22.364
[01/18 11:57:02    654s]        Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_2s_compliment/add_103                         twos_compl_16_3_DW01_inc_0_DW01_inc_126                  16               16.707
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_MAX_MIN                                        Maxmin_Unit_16_6                                        118               43.996
[01/18 11:57:02    654s]        Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_MAX_MIN/r370                                  Maxmin_Unit_16_6_DW01_cmp6_0_DW01_cmp6_5                 58               20.035
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder                                    adder_nbits_32_2_6                                       42               56.975
[01/18 11:57:02    654s]        Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_0                           adder_nbits_32_2_6_DW01_add_3_DW01_add_93                 9               12.247
[01/18 11:57:02    654s]        Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_1                           adder_nbits_32_2_6_DW01_add_2_DW01_add_92                 8               12.780
[01/18 11:57:02    654s]        Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_2                           adder_nbits_32_2_6_DW01_add_1_DW01_add_91                 8               12.780
[01/18 11:57:02    654s]        Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_3                           adder_nbits_32_2_6_DW01_add_0_DW01_add_90                 8               12.780
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier                               conf_mul_Beh_16_2_6                                    1036              692.424
[01/18 11:57:02    654s]        Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h                      conf_mul_Beh_8_1_6                                      270              166.533
[01/18 11:57:02    654s]         Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/add_284             conf_mul_Beh_8_1_6_DW01_add_2_DW01_add_616               11               15.109
[01/18 11:57:02    654s]         Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/add_298             conf_mul_Beh_8_1_6_DW01_add_0_DW01_add_96                13               18.304
[01/18 11:57:02    654s]         Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_223            conf_mul_Beh_8_1_6_DW_mult_tc_1_DW_mult_tc_259           53               35.210
[01/18 11:57:02    654s]         Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_224            conf_mul_Beh_8_1_6_DW_mult_tc_2_DW_mult_tc_284           43               24.228
[01/18 11:57:02    654s]         Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_225            conf_mul_Beh_8_1_6_DW_mult_tc_3_DW_mult_tc_285           43               24.228
[01/18 11:57:02    654s]         Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_226            conf_mul_Beh_8_1_6_DW_mult_tc_0_DW_mult_tc_243           36               21.299
[01/18 11:57:02    654s]        Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l                      conf_mul_Beh_9_1_6                                      322              204.006
[01/18 11:57:02    654s]         Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/add_284             conf_mul_Beh_9_1_6_DW01_add_2_DW01_add_645               12               16.707
[01/18 11:57:02    654s]         Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/add_298             conf_mul_Beh_9_1_6_DW01_add_0_DW01_add_98                15               21.499
[01/18 11:57:02    654s]         Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_223            conf_mul_Beh_9_1_6_DW_mult_tc_1_DW_mult_tc_343           53               35.210
[01/18 11:57:02    654s]         Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_224            conf_mul_Beh_9_1_6_DW_mult_tc_2_DW_mult_tc_374           54               31.416
[01/18 11:57:02    654s]         Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_225            conf_mul_Beh_9_1_6_DW_mult_tc_3_DW_mult_tc_375           54               31.416
[01/18 11:57:02    654s]         Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_226            conf_mul_Beh_9_1_6_DW_mult_tc_0_DW_mult_tc_342           53               35.210
[01/18 11:57:02    654s]        Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/add_284                      conf_mul_Beh_16_2_6_DW01_add_2_DW01_add_617              19               27.889
[01/18 11:57:02    654s]        Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/add_298                      conf_mul_Beh_16_2_6_DW01_add_0_DW01_add_94               25               37.473
[01/18 11:57:02    654s]        Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/mult_246                     conf_mul_Beh_16_2_6_DW_mult_tc_0_DW_mult_tc_286         132              100.705
[01/18 11:57:02    654s]        Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/mult_247                     conf_mul_Beh_16_2_6_DW_mult_tc_1_DW_mult_tc_287         132              100.705
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider                                        divider_pipe_3                                         2239             1917.860
[01/18 11:57:02    654s]        Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division                              divider_pipe_3_DW_div_pipe_0_DW_div_pipe_2             2132             1884.646
[01/18 11:57:02    654s]         Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV                       divider_pipe_3_DW_div_5                                2132             1884.646
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_saturation                                     Saturation_Unit_6                                        69               21.898
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash                                         Squash_Unit_16_11_3                                     261               79.273
[01/18 11:57:02    654s]        Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash/lut_input_gen                          Q_format_n_to_one_16_11_11_3                              0                0.000
[01/18 11:57:02    654s]        Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash/offset_gen_i                           offset_gen_16_11_3                                       62               24.760
[01/18 11:57:02    654s]      Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1                                                   NACU_0_0_0_3                                           1905             1118.807
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_MAX_MIN                                        Maxmin_Unit_16_5                                        118               43.996
[01/18 11:57:02    654s]        Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_MAX_MIN/r370                                  Maxmin_Unit_16_5_DW01_cmp6_0_DW01_cmp6_4                 58               20.035
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder                                    adder_nbits_32_2_5                                       42               56.975
[01/18 11:57:02    654s]        Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_0                           adder_nbits_32_2_5_DW01_add_3_DW01_add_83                 9               12.247
[01/18 11:57:02    654s]        Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_1                           adder_nbits_32_2_5_DW01_add_2_DW01_add_82                 8               12.780
[01/18 11:57:02    654s]        Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_2                           adder_nbits_32_2_5_DW01_add_1_DW01_add_81                 8               12.780
[01/18 11:57:02    654s]        Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_3                           adder_nbits_32_2_5_DW01_add_0_DW01_add_80                 8               12.780
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier                               conf_mul_Beh_16_2_5                                    1036              692.424
[01/18 11:57:02    654s]        Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h                      conf_mul_Beh_8_1_5                                      270              166.533
[01/18 11:57:02    654s]         Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/add_284             conf_mul_Beh_8_1_5_DW01_add_2_DW01_add_581               11               15.109
[01/18 11:57:02    654s]         Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/add_298             conf_mul_Beh_8_1_5_DW01_add_0_DW01_add_86                13               18.304
[01/18 11:57:02    654s]         Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_223            conf_mul_Beh_8_1_5_DW_mult_tc_1_DW_mult_tc_145           53               35.210
[01/18 11:57:02    654s]         Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_224            conf_mul_Beh_8_1_5_DW_mult_tc_2_DW_mult_tc_146           43               24.228
[01/18 11:57:02    654s]         Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_225            conf_mul_Beh_8_1_5_DW_mult_tc_3_DW_mult_tc_147           43               24.228
[01/18 11:57:02    654s]         Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_226            conf_mul_Beh_8_1_5_DW_mult_tc_0_DW_mult_tc_83            36               21.299
[01/18 11:57:02    654s]        Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l                      conf_mul_Beh_9_1_5                                      322              204.006
[01/18 11:57:02    654s]         Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/add_284             conf_mul_Beh_9_1_5_DW01_add_2_DW01_add_597               12               16.707
[01/18 11:57:02    654s]         Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/add_298             conf_mul_Beh_9_1_5_DW01_add_0_DW01_add_88                15               21.499
[01/18 11:57:02    654s]         Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_223            conf_mul_Beh_9_1_5_DW_mult_tc_0_DW_mult_tc_143           53               35.210
[01/18 11:57:02    654s]         Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_224            conf_mul_Beh_9_1_5_DW_mult_tc_2_DW_mult_tc_214           54               31.416
[01/18 11:57:02    654s]         Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_225            conf_mul_Beh_9_1_5_DW_mult_tc_3_DW_mult_tc_215           54               31.416
[01/18 11:57:02    654s]         Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_226            conf_mul_Beh_9_1_5_DW_mult_tc_1_DW_mult_tc_144           53               35.210
[01/18 11:57:02    654s]        Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/add_284                      conf_mul_Beh_16_2_5_DW01_add_2_DW01_add_565              19               27.889
[01/18 11:57:02    654s]        Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/add_298                      conf_mul_Beh_16_2_5_DW01_add_0_DW01_add_84               25               37.473
[01/18 11:57:02    654s]        Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/mult_246                     conf_mul_Beh_16_2_5_DW_mult_tc_0_DW_mult_tc_102         132              100.705
[01/18 11:57:02    654s]        Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/mult_247                     conf_mul_Beh_16_2_5_DW_mult_tc_1_DW_mult_tc_103         132              100.705
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_saturation                                     Saturation_Unit_5                                        69               21.898
[01/18 11:57:02    654s]      Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_0_neg                                                 twos_compl_16_28                                         33               22.364
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_0_neg/add_103                                        twos_compl_16_28_DW01_inc_0_DW01_inc_130                 16               16.707
[01/18 11:57:02    654s]      Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_1_neg                                                 twos_compl_16_26                                         33               22.364
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_1_neg/add_103                                        twos_compl_16_26_DW01_inc_0_DW01_inc_128                 16               16.707
[01/18 11:57:02    654s]      Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_2_neg                                                 twos_compl_16_27                                         33               22.364
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_2_neg/add_103                                        twos_compl_16_27_DW01_inc_0_DW01_inc_129                 16               16.707
[01/18 11:57:02    654s]      Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_3_neg                                                 twos_compl_16_25                                         33               22.364
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_3_neg/add_103                                        twos_compl_16_25_DW01_inc_0_DW01_inc_127                 16               16.707
[01/18 11:57:02    654s]      Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_sat_n_round_inst_0                                       Sat_n_round_6                                           116               34.744
[01/18 11:57:02    654s]      Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_sat_n_round_inst_1                                       Sat_n_round_5                                           116               34.744
[01/18 11:57:02    654s]      Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler                                                   scaler_3                                                793              537.738
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/mult_201                                         scaler_3_DW_mult_tc_2_DW_mult_tc_38                     119               92.585
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/mult_254                                         scaler_3_DW_mult_tc_3_DW_mult_tc_39                     119               92.585
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r427                                             scaler_3_DW_mult_tc_1_DW_mult_tc_19                     169              127.130
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r428                                             scaler_3_DW_mult_tc_4_DW_mult_tc_67                      61               42.998
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r429                                             scaler_3_DW_mult_tc_0_DW_mult_tc_3                      141               93.184
[01/18 11:57:02    654s]     Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top                                                             register_file_top_3                                   11564             6601.155
[01/18 11:57:02    654s]      Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate                                       AGU_10                                                  502              335.928
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/add_194                              AGU_10_DW01_add_1_DW01_add_75                             7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/add_207                              AGU_10_DW01_add_0_DW01_add_74                             7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/sub_209                              AGU_10_DW01_sub_0_DW01_sub_22                            13                9.518
[01/18 11:57:02    654s]      Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate                                       AGU_9                                                   502              335.928
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/add_194                              AGU_9_DW01_add_1_DW01_add_73                              7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/add_207                              AGU_9_DW01_add_0_DW01_add_72                              7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/sub_209                              AGU_9_DW01_sub_0_DW01_sub_21                             13                9.518
[01/18 11:57:02    654s]      Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_Dimarch_instantiate                                 AGU_RFblock_5                                           401              253.860
[01/18 11:57:02    654s]      Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate                                       AGU_12                                                  502              335.928
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/add_194                              AGU_12_DW01_add_1_DW01_add_79                             7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/add_207                              AGU_12_DW01_add_0_DW01_add_78                             7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/sub_209                              AGU_12_DW01_sub_0_DW01_sub_24                            13                9.518
[01/18 11:57:02    654s]      Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate                                       AGU_11                                                  502              335.928
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/add_194                              AGU_11_DW01_add_1_DW01_add_77                             7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/add_207                              AGU_11_DW01_add_0_DW01_add_76                             7                8.719
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/sub_209                              AGU_11_DW01_sub_0_DW01_sub_23                            13                9.518
[01/18 11:57:02    654s]      Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_Dimarch_instantiate                                 AGU_RFblock_6                                           401              253.860
[01/18 11:57:02    654s]      Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile                                               register_file_3                                        7166             3877.386
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_0                             register_row_192                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_1                             register_row_191                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_10                            register_row_182                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_11                            register_row_181                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_12                            register_row_180                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_13                            register_row_179                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_14                            register_row_178                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_15                            register_row_177                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_16                            register_row_176                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_17                            register_row_175                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_18                            register_row_174                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_19                            register_row_173                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_2                             register_row_190                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_20                            register_row_172                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_21                            register_row_171                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_22                            register_row_170                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_23                            register_row_169                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_24                            register_row_168                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_25                            register_row_167                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_26                            register_row_166                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_27                            register_row_165                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_28                            register_row_164                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_29                            register_row_163                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_3                             register_row_189                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_30                            register_row_162                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_31                            register_row_161                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_32                            register_row_160                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_33                            register_row_159                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_34                            register_row_158                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_35                            register_row_157                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_36                            register_row_156                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_37                            register_row_155                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_38                            register_row_154                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_39                            register_row_153                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_4                             register_row_188                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_40                            register_row_152                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_41                            register_row_151                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_42                            register_row_150                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_43                            register_row_149                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_44                            register_row_148                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_45                            register_row_147                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_46                            register_row_146                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_47                            register_row_145                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_48                            register_row_144                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_49                            register_row_143                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_5                             register_row_187                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_50                            register_row_142                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_51                            register_row_141                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_52                            register_row_140                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_53                            register_row_139                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_54                            register_row_138                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_55                            register_row_137                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_56                            register_row_136                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_57                            register_row_135                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_58                            register_row_134                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_59                            register_row_133                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_6                             register_row_186                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_60                            register_row_132                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_61                            register_row_131                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_62                            register_row_130                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_63                            register_row_129                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_7                             register_row_185                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_8                             register_row_184                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_9                             register_row_183                                         49               35.277
[01/18 11:57:02    654s]      Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_0                                                   shadowReg_AGU_18                                        205              133.919
[01/18 11:57:02    654s]      Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_1                                                   shadowReg_AGU_17                                        205              133.919
[01/18 11:57:02    654s]      Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_DMR                                                 shadowReg_AGU_16                                        205              133.919
[01/18 11:57:02    654s]      Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_0                                                   shadowReg_AGU_15                                        205              133.919
[01/18 11:57:02    654s]      Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_1                                                   shadowReg_AGU_14                                        205              133.919
[01/18 11:57:02    654s]      Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_DMR                                                 shadowReg_AGU_13                                        205              133.919
[01/18 11:57:02    654s]     Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/seq_gen                                                             sequencer_3                                           12970             7627.044
[01/18 11:57:02    654s]      Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/seq_gen/add_588                                                    sequencer_3_DW01_inc_1_DW01_inc_132                      14               13.645
[01/18 11:57:02    654s]      Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu                                                    RaccuAndLoop_3                                         1574              917.130
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u                                        autoloop_3                                              917              526.223
[01/18 11:57:02    654s]        Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end                          priorityMux_2_1_4_4_4_5                                  16                3.794
[01/18 11:57:02    654s]         Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end/layer_1                 priorityMux_2_0_4_2_4_5                                   6                1.398
[01/18 11:57:02    654s]          Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end/layer_1/mux_X          priorityComponent_2_5                                     6                1.398
[01/18 11:57:02    654s]        Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top                          priorityMux_2_1_4_4_4_6                                  16                3.794
[01/18 11:57:02    654s]         Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top/layer_1                 priorityMux_2_0_4_2_4_6                                   6                1.398
[01/18 11:57:02    654s]          Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top/layer_1/mux_X          priorityComponent_2_6                                     6                1.398
[01/18 11:57:02    654s]        Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G2_aco                        autoloop_3_DW01_add_2_DW01_add_105                        8               10.317
[01/18 11:57:02    654s]        Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G3_aco                        autoloop_3_DW01_add_1_DW01_add_104                        8               10.317
[01/18 11:57:02    654s]        Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G4_aco                        autoloop_3_DW01_add_0_DW01_add_103                        8               10.317
[01/18 11:57:02    654s]        Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_aco                           autoloop_3_DW01_add_3_DW01_add_106                        8               10.317
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_RF_u                                        RaccuRF_3                                               411              290.801
[01/18 11:57:02    654s]       Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u                                           RACCU_3                                                 246              100.106
[01/18 11:57:02    654s]        Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u/add_112                                  RACCU_3_DW01_add_0_DW01_add_102                           8               10.317
[01/18 11:57:02    654s]        Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u/sub_114                                  RACCU_3_DW01_sub_0_DW01_sub_30                            8               10.317
[01/18 11:57:02    654s]     Silago_bot_inst_6_1/SILEGO_cell/MTRF_cell/shadowReg                                                           shadowReg_3                                             400              259.118
[01/18 11:57:02    654s]    Silago_bot_inst_6_1/SILEGO_cell/config_swb                                                                     cell_config_swb_3                                       191              187.566
[01/18 11:57:02    654s]    Silago_bot_inst_6_1/SILEGO_cell/swb                                                                            switchbox_16_5_3                                       2364             1074.278
[01/18 11:57:02    654s]     Silago_bot_inst_6_1/SILEGO_cell/swb/Mux_Generate0_0                                                           InputMux_16_5_36                                        197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_6_1/SILEGO_cell/swb/Mux_Generate0_1                                                           InputMux_16_5_35                                        197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_6_1/SILEGO_cell/swb/Mux_Generate0_2                                                           InputMux_16_5_34                                        197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_6_1/SILEGO_cell/swb/Mux_Generate0_3                                                           InputMux_16_5_33                                        197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_6_1/SILEGO_cell/swb/Mux_Generate0_4                                                           InputMux_16_5_32                                        197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_6_1/SILEGO_cell/swb/Mux_Generate0_5                                                           InputMux_16_5_31                                        197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_6_1/SILEGO_cell/swb/Mux_Generate1_0                                                           InputMux_16_5_30                                        197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_6_1/SILEGO_cell/swb/Mux_Generate1_1                                                           InputMux_16_5_29                                        197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_6_1/SILEGO_cell/swb/Mux_Generate1_2                                                           InputMux_16_5_28                                        197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_6_1/SILEGO_cell/swb/Mux_Generate1_3                                                           InputMux_16_5_27                                        197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_6_1/SILEGO_cell/swb/Mux_Generate1_4                                                           InputMux_16_5_26                                        197               89.523
[01/18 11:57:02    654s]     Silago_bot_inst_6_1/SILEGO_cell/swb/Mux_Generate1_5                                                           InputMux_16_5_25                                        197               89.523
[01/18 11:57:02    654s]   Silago_bot_inst_6_1/u_addres_assign                                                                             addr_assign_3                                            23               17.239
[01/18 11:57:02    654s]  Silago_bot_l_corner_inst_0_1                                                                                     Silago_bot_left_corner                                37085            21506.135
[01/18 11:57:02    654s]   Silago_bot_l_corner_inst_0_1/SILEGO_cell                                                                        silego_15                                             37012            21421.537
[01/18 11:57:02    654s]    Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell                                                             MTRF_cell_15                                          34291            20112.036
[01/18 11:57:02    654s]     Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen                                                    DPU_15                                                 8836             5449.201
[01/18 11:57:02    654s]      Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0                                          NACU_0_0_1_15                                          4708             3220.639
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_2s_compliment                         twos_compl_16_15                                         33               22.364
[01/18 11:57:02    654s]        Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_2s_compliment/add_103                twos_compl_16_15_DW01_inc_0_DW01_inc_678                 16               16.707
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_MAX_MIN                               Maxmin_Unit_16_30                                       118               43.996
[01/18 11:57:02    654s]        Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_MAX_MIN/r370                         Maxmin_Unit_16_30_DW01_cmp6_0_DW01_cmp6_29               58               20.035
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder                           adder_nbits_32_2_30                                      42               56.975
[01/18 11:57:02    654s]        Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_0                  adder_nbits_32_2_30_DW01_add_3_DW01_add_513               9               12.247
[01/18 11:57:02    654s]        Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_1                  adder_nbits_32_2_30_DW01_add_2_DW01_add_512               8               12.780
[01/18 11:57:02    654s]        Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_2                  adder_nbits_32_2_30_DW01_add_1_DW01_add_511               8               12.780
[01/18 11:57:02    654s]        Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_3                  adder_nbits_32_2_30_DW01_add_0_DW01_add_510               8               12.780
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier                      conf_mul_Beh_16_2_30                                   1036              692.424
[01/18 11:57:02    654s]        Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h             conf_mul_Beh_8_1_30                                     270              166.533
[01/18 11:57:02    654s]         Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/add_284    conf_mul_Beh_8_1_30_DW01_add_2_DW01_add_632              11               15.109
[01/18 11:57:02    654s]         Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/add_298    conf_mul_Beh_8_1_30_DW01_add_0_DW01_add_516              13               18.304
[01/18 11:57:02    654s]         Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_223   conf_mul_Beh_8_1_30_DW_mult_tc_1_DW_mult_tc_267          53               35.210
[01/18 11:57:02    654s]         Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_224   conf_mul_Beh_8_1_30_DW_mult_tc_2_DW_mult_tc_316          43               24.228
[01/18 11:57:02    654s]         Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_225   conf_mul_Beh_8_1_30_DW_mult_tc_3_DW_mult_tc_317          43               24.228
[01/18 11:57:02    654s]         Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_226   conf_mul_Beh_8_1_30_DW_mult_tc_0_DW_mult_tc_251          36               21.299
[01/18 11:57:02    654s]        Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l             conf_mul_Beh_9_1_30                                     322              204.006
[01/18 11:57:02    654s]         Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/add_284    conf_mul_Beh_9_1_30_DW01_add_2_DW01_add_653              12               16.707
[01/18 11:57:02    654s]         Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/add_298    conf_mul_Beh_9_1_30_DW01_add_0_DW01_add_518              15               21.499
[01/18 11:57:02    654s]         Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_223   conf_mul_Beh_9_1_30_DW_mult_tc_1_DW_mult_tc_359          53               35.210
[01/18 11:57:02    654s]         Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_224   conf_mul_Beh_9_1_30_DW_mult_tc_2_DW_mult_tc_390          54               31.416
[01/18 11:57:02    654s]         Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_225   conf_mul_Beh_9_1_30_DW_mult_tc_3_DW_mult_tc_391          54               31.416
[01/18 11:57:02    654s]         Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_226   conf_mul_Beh_9_1_30_DW_mult_tc_0_DW_mult_tc_358          53               35.210
[01/18 11:57:02    654s]        Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/add_284             conf_mul_Beh_16_2_30_DW01_add_2_DW01_add_633             19               27.889
[01/18 11:57:02    654s]        Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/add_298             conf_mul_Beh_16_2_30_DW01_add_0_DW01_add_514             25               37.473
[01/18 11:57:02    654s]        Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/mult_246            conf_mul_Beh_16_2_30_DW_mult_tc_0_DW_mult_tc_318        132              100.705
[01/18 11:57:02    654s]        Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/mult_247            conf_mul_Beh_16_2_30_DW_mult_tc_1_DW_mult_tc_319        132              100.705
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider                               divider_pipe_15                                        2239             1917.860
[01/18 11:57:02    654s]        Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division                     divider_pipe_15_DW_div_pipe_0_DW_div_pipe_14           2132             1884.646
[01/18 11:57:02    654s]         Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV              divider_pipe_15_DW_div_5                               2132             1884.646
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_saturation                            Saturation_Unit_30                                       69               21.898
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash                                Squash_Unit_16_11_15                                    261               79.273
[01/18 11:57:02    654s]        Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash/lut_input_gen                 Q_format_n_to_one_16_11_11_15                             0                0.000
[01/18 11:57:02    654s]        Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash/offset_gen_i                  offset_gen_16_11_15                                      62               24.760
[01/18 11:57:02    654s]      Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1                                          NACU_0_0_0_15                                          1905             1118.807
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_MAX_MIN                               Maxmin_Unit_16_29                                       118               43.996
[01/18 11:57:02    654s]        Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_MAX_MIN/r370                         Maxmin_Unit_16_29_DW01_cmp6_0_DW01_cmp6_28               58               20.035
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder                           adder_nbits_32_2_29                                      42               56.975
[01/18 11:57:02    654s]        Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_0                  adder_nbits_32_2_29_DW01_add_3_DW01_add_503               9               12.247
[01/18 11:57:02    654s]        Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_1                  adder_nbits_32_2_29_DW01_add_2_DW01_add_502               8               12.780
[01/18 11:57:02    654s]        Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_2                  adder_nbits_32_2_29_DW01_add_1_DW01_add_501               8               12.780
[01/18 11:57:02    654s]        Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_3                  adder_nbits_32_2_29_DW01_add_0_DW01_add_500               8               12.780
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier                      conf_mul_Beh_16_2_29                                   1036              692.424
[01/18 11:57:02    654s]        Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h             conf_mul_Beh_8_1_29                                     270              166.533
[01/18 11:57:02    654s]         Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/add_284    conf_mul_Beh_8_1_29_DW01_add_2_DW01_add_589              11               15.109
[01/18 11:57:02    654s]         Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/add_298    conf_mul_Beh_8_1_29_DW01_add_0_DW01_add_506              13               18.304
[01/18 11:57:02    654s]         Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_223   conf_mul_Beh_8_1_29_DW_mult_tc_1_DW_mult_tc_185          53               35.210
[01/18 11:57:02    654s]         Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_224   conf_mul_Beh_8_1_29_DW_mult_tc_2_DW_mult_tc_186          43               24.228
[01/18 11:57:02    654s]         Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_225   conf_mul_Beh_8_1_29_DW_mult_tc_3_DW_mult_tc_187          43               24.228
[01/18 11:57:02    654s]         Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_226   conf_mul_Beh_8_1_29_DW_mult_tc_0_DW_mult_tc_91           36               21.299
[01/18 11:57:02    654s]        Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l             conf_mul_Beh_9_1_29                                     322              204.006
[01/18 11:57:02    654s]         Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/add_284    conf_mul_Beh_9_1_29_DW01_add_2_DW01_add_605              12               16.707
[01/18 11:57:02    654s]         Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/add_298    conf_mul_Beh_9_1_29_DW01_add_0_DW01_add_508              15               21.499
[01/18 11:57:02    654s]         Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_223   conf_mul_Beh_9_1_29_DW_mult_tc_0_DW_mult_tc_183          53               35.210
[01/18 11:57:02    654s]         Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_224   conf_mul_Beh_9_1_29_DW_mult_tc_2_DW_mult_tc_230          54               31.416
[01/18 11:57:02    654s]         Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_225   conf_mul_Beh_9_1_29_DW_mult_tc_3_DW_mult_tc_231          54               31.416
[01/18 11:57:02    654s]         Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_226   conf_mul_Beh_9_1_29_DW_mult_tc_1_DW_mult_tc_184          53               35.210
[01/18 11:57:02    654s]        Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/add_284             conf_mul_Beh_16_2_29_DW01_add_2_DW01_add_573             19               27.889
[01/18 11:57:02    654s]        Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/add_298             conf_mul_Beh_16_2_29_DW01_add_0_DW01_add_504             25               37.473
[01/18 11:57:02    654s]        Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/mult_246            conf_mul_Beh_16_2_29_DW_mult_tc_0_DW_mult_tc_118        132              100.705
[01/18 11:57:02    654s]        Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/mult_247            conf_mul_Beh_16_2_29_DW_mult_tc_1_DW_mult_tc_119        132              100.705
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_saturation                            Saturation_Unit_29                                       69               21.898
[01/18 11:57:02    654s]      Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_0_neg                                        twos_compl_16_76                                         33               22.364
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_0_neg/add_103                               twos_compl_16_76_DW01_inc_0_DW01_inc_682                 16               16.707
[01/18 11:57:02    654s]      Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_1_neg                                        twos_compl_16_74                                         33               22.364
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_1_neg/add_103                               twos_compl_16_74_DW01_inc_0_DW01_inc_680                 16               16.707
[01/18 11:57:02    654s]      Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_2_neg                                        twos_compl_16_75                                         33               22.364
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_2_neg/add_103                               twos_compl_16_75_DW01_inc_0_DW01_inc_681                 16               16.707
[01/18 11:57:02    654s]      Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_3_neg                                        twos_compl_16_73                                         33               22.364
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_3_neg/add_103                               twos_compl_16_73_DW01_inc_0_DW01_inc_679                 16               16.707
[01/18 11:57:02    654s]      Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_sat_n_round_inst_0                              Sat_n_round_30                                          116               34.744
[01/18 11:57:02    654s]      Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_sat_n_round_inst_1                              Sat_n_round_29                                          116               34.744
[01/18 11:57:02    654s]      Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler                                          scaler_15                                               793              537.738
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/mult_201                                scaler_15_DW_mult_tc_2_DW_mult_tc_54                    119               92.585
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/mult_254                                scaler_15_DW_mult_tc_3_DW_mult_tc_55                    119               92.585
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r427                                    scaler_15_DW_mult_tc_1_DW_mult_tc_27                    169              127.130
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r428                                    scaler_15_DW_mult_tc_4_DW_mult_tc_75                     61               42.998
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r429                                    scaler_15_DW_mult_tc_0_DW_mult_tc_11                    141               93.184
[01/18 11:57:02    654s]     Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top                                                    register_file_top_15                                  11564             6601.155
[01/18 11:57:02    654s]      Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate                              AGU_58                                                  502              335.928
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/add_194                     AGU_58_DW01_add_1_DW01_add_495                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/add_207                     AGU_58_DW01_add_0_DW01_add_494                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/sub_209                     AGU_58_DW01_sub_0_DW01_sub_142                           13                9.518
[01/18 11:57:02    654s]      Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate                              AGU_57                                                  502              335.928
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/add_194                     AGU_57_DW01_add_1_DW01_add_493                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/add_207                     AGU_57_DW01_add_0_DW01_add_492                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/sub_209                     AGU_57_DW01_sub_0_DW01_sub_141                           13                9.518
[01/18 11:57:02    654s]      Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_Dimarch_instantiate                        AGU_RFblock_29                                          401              253.860
[01/18 11:57:02    654s]      Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate                              AGU_60                                                  502              335.928
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/add_194                     AGU_60_DW01_add_1_DW01_add_499                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/add_207                     AGU_60_DW01_add_0_DW01_add_498                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/sub_209                     AGU_60_DW01_sub_0_DW01_sub_144                           13                9.518
[01/18 11:57:02    654s]      Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate                              AGU_59                                                  502              335.928
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/add_194                     AGU_59_DW01_add_1_DW01_add_497                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/add_207                     AGU_59_DW01_add_0_DW01_add_496                            7                8.719
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/sub_209                     AGU_59_DW01_sub_0_DW01_sub_143                           13                9.518
[01/18 11:57:02    654s]      Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_Dimarch_instantiate                        AGU_RFblock_30                                          401              253.860
[01/18 11:57:02    654s]      Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile                                      register_file_15                                       7166             3877.386
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_0                    register_row_960                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_1                    register_row_959                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_10                   register_row_950                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_11                   register_row_949                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_12                   register_row_948                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_13                   register_row_947                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_14                   register_row_946                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_15                   register_row_945                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_16                   register_row_944                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_17                   register_row_943                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_18                   register_row_942                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_19                   register_row_941                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_2                    register_row_958                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_20                   register_row_940                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_21                   register_row_939                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_22                   register_row_938                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_23                   register_row_937                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_24                   register_row_936                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_25                   register_row_935                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_26                   register_row_934                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_27                   register_row_933                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_28                   register_row_932                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_29                   register_row_931                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_3                    register_row_957                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_30                   register_row_930                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_31                   register_row_929                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_32                   register_row_928                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_33                   register_row_927                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_34                   register_row_926                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_35                   register_row_925                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_36                   register_row_924                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_37                   register_row_923                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_38                   register_row_922                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_39                   register_row_921                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_4                    register_row_956                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_40                   register_row_920                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_41                   register_row_919                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_42                   register_row_918                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_43                   register_row_917                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_44                   register_row_916                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_45                   register_row_915                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_46                   register_row_914                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_47                   register_row_913                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_48                   register_row_912                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_49                   register_row_911                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_5                    register_row_955                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_50                   register_row_910                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_51                   register_row_909                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_52                   register_row_908                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_53                   register_row_907                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_54                   register_row_906                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_55                   register_row_905                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_56                   register_row_904                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_57                   register_row_903                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_58                   register_row_902                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_59                   register_row_901                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_6                    register_row_954                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_60                   register_row_900                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_61                   register_row_899                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_62                   register_row_898                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_63                   register_row_897                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_7                    register_row_953                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_8                    register_row_952                                         49               35.277
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_9                    register_row_951                                         49               35.277
[01/18 11:57:02    654s]      Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_0                                          shadowReg_AGU_90                                        205              133.919
[01/18 11:57:02    654s]      Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_1                                          shadowReg_AGU_89                                        205              133.919
[01/18 11:57:02    654s]      Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_DMR                                        shadowReg_AGU_88                                        205              133.919
[01/18 11:57:02    654s]      Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_0                                          shadowReg_AGU_87                                        205              133.919
[01/18 11:57:02    654s]      Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_1                                          shadowReg_AGU_86                                        205              133.919
[01/18 11:57:02    654s]      Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_DMR                                        shadowReg_AGU_85                                        205              133.919
[01/18 11:57:02    654s]     Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/seq_gen                                                    sequencer_15                                          12970             7627.044
[01/18 11:57:02    654s]      Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/seq_gen/add_588                                           sequencer_15_DW01_inc_1_DW01_inc_684                     14               13.645
[01/18 11:57:02    654s]      Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu                                           RaccuAndLoop_15                                        1574              917.130
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u                               autoloop_15                                             917              526.223
[01/18 11:57:02    654s]        Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end                 priorityMux_2_1_4_4_4_29                                 16                3.794
[01/18 11:57:02    654s]         Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end/layer_1        priorityMux_2_0_4_2_4_29                                  6                1.398
[01/18 11:57:02    654s]          Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end/layer_1/mux_X priorityComponent_2_29                                    6                1.398
[01/18 11:57:02    654s]        Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top                 priorityMux_2_1_4_4_4_30                                 16                3.794
[01/18 11:57:02    654s]         Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top/layer_1        priorityMux_2_0_4_2_4_30                                  6                1.398
[01/18 11:57:02    654s]          Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top/layer_1/mux_X priorityComponent_2_30                                    6                1.398
[01/18 11:57:02    654s]        Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G2_aco               autoloop_15_DW01_add_2_DW01_add_525                       8               10.317
[01/18 11:57:02    654s]        Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G3_aco               autoloop_15_DW01_add_1_DW01_add_524                       8               10.317
[01/18 11:57:02    654s]        Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G4_aco               autoloop_15_DW01_add_0_DW01_add_523                       8               10.317
[01/18 11:57:02    654s]        Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_aco                  autoloop_15_DW01_add_3_DW01_add_526                       8               10.317
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_RF_u                               RaccuRF_15                                              411              290.801
[01/18 11:57:02    654s]       Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u                                  RACCU_15                                                246              100.106
[01/18 11:57:02    654s]        Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u/add_112                         RACCU_15_DW01_add_0_DW01_add_522                          8               10.317
[01/18 11:57:02    654s]        Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u/sub_114                         RACCU_15_DW01_sub_0_DW01_sub_150                          8               10.317
[01/18 11:57:02    654s]     Silago_bot_l_corner_inst_0_1/SILEGO_cell/MTRF_cell/shadowReg                                                  shadowReg_15                                            400              259.118
[01/18 11:57:02    654s]    Silago_bot_l_corner_inst_0_1/SILEGO_cell/config_swb                                                            cell_config_swb_15                                      191              187.566
[01/18 11:57:02    654s]    Silago_bot_l_corner_inst_0_1/SILEGO_cell/swb                                                                   switchbox_16_5_15                                      2364             1074.278
[01/18 11:57:02    654s]     Silago_bot_l_corner_inst_0_1/SILEGO_cell/swb/Mux_Generate0_0                                                  InputMux_16_5_180                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_l_corner_inst_0_1/SILEGO_cell/swb/Mux_Generate0_1                                                  InputMux_16_5_179                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_l_corner_inst_0_1/SILEGO_cell/swb/Mux_Generate0_2                                                  InputMux_16_5_178                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_l_corner_inst_0_1/SILEGO_cell/swb/Mux_Generate0_3                                                  InputMux_16_5_177                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_l_corner_inst_0_1/SILEGO_cell/swb/Mux_Generate0_4                                                  InputMux_16_5_176                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_l_corner_inst_0_1/SILEGO_cell/swb/Mux_Generate0_5                                                  InputMux_16_5_175                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_l_corner_inst_0_1/SILEGO_cell/swb/Mux_Generate1_0                                                  InputMux_16_5_174                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_l_corner_inst_0_1/SILEGO_cell/swb/Mux_Generate1_1                                                  InputMux_16_5_173                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_l_corner_inst_0_1/SILEGO_cell/swb/Mux_Generate1_2                                                  InputMux_16_5_172                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_l_corner_inst_0_1/SILEGO_cell/swb/Mux_Generate1_3                                                  InputMux_16_5_171                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_l_corner_inst_0_1/SILEGO_cell/swb/Mux_Generate1_4                                                  InputMux_16_5_170                                       197               89.523
[01/18 11:57:02    654s]     Silago_bot_l_corner_inst_0_1/SILEGO_cell/swb/Mux_Generate1_5                                                  InputMux_16_5_169                                       197               89.523
[01/18 11:57:02    654s]   Silago_bot_l_corner_inst_0_1/u_addres_assign                                                                    addr_assign_0                                            23               17.239
[01/18 11:57:02    654s]  Silago_bot_r_corner_inst_7_1                                                                                     Silago_bot_right_corner                               37049            21442.903
[01/18 11:57:02    654s]   Silago_bot_r_corner_inst_7_1/SILEGO_cell                                                                        silego_1                                              37014            21421.537
[01/18 11:57:02    654s]    Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell                                                             MTRF_cell_1                                           34293            20112.036
[01/18 11:57:02    654s]     Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen                                                    DPU_1                                                  8838             5449.201
[01/18 11:57:02    654s]      Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0                                          NACU_0_0_1_1                                           4708             3220.639
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_2s_compliment                         twos_compl_16_1                                          33               22.364
[01/18 11:57:02    654s]        Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_2s_compliment/add_103                twos_compl_16_1_DW01_inc_0_DW01_inc_34                   16               16.707
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_MAX_MIN                               Maxmin_Unit_16_2                                        118               43.996
[01/18 11:57:02    654s]        Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_MAX_MIN/r370                         Maxmin_Unit_16_2_DW01_cmp6_0_DW01_cmp6_1                 58               20.035
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder                           adder_nbits_32_2_2                                       42               56.975
[01/18 11:57:02    654s]        Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_0                  adder_nbits_32_2_2_DW01_add_3_DW01_add_23                 9               12.247
[01/18 11:57:02    654s]        Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_1                  adder_nbits_32_2_2_DW01_add_2_DW01_add_22                 8               12.780
[01/18 11:57:02    654s]        Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_2                  adder_nbits_32_2_2_DW01_add_1_DW01_add_21                 8               12.780
[01/18 11:57:02    654s]        Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_3                  adder_nbits_32_2_2_DW01_add_0_DW01_add_20                 8               12.780
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier                      conf_mul_Beh_16_2_2                                    1036              692.424
[01/18 11:57:02    654s]        Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h             conf_mul_Beh_8_1_2                                      270              166.533
[01/18 11:57:02    654s]         Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/add_284    conf_mul_Beh_8_1_2_DW01_add_2_DW01_add_612               11               15.109
[01/18 11:57:02    654s]         Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/add_298    conf_mul_Beh_8_1_2_DW01_add_0_DW01_add_26                13               18.304
[01/18 11:57:02    654s]         Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_223   conf_mul_Beh_8_1_2_DW_mult_tc_1_DW_mult_tc_257           53               35.210
[01/18 11:57:02    654s]         Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_224   conf_mul_Beh_8_1_2_DW_mult_tc_2_DW_mult_tc_276           43               24.228
[01/18 11:57:02    654s]         Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_225   conf_mul_Beh_8_1_2_DW_mult_tc_3_DW_mult_tc_277           43               24.228
[01/18 11:57:02    654s]         Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_226   conf_mul_Beh_8_1_2_DW_mult_tc_0_DW_mult_tc_241           36               21.299
[01/18 11:57:02    654s]        Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l             conf_mul_Beh_9_1_2                                      322              204.006
[01/18 11:57:02    654s]         Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/add_284    conf_mul_Beh_9_1_2_DW01_add_2_DW01_add_643               12               16.707
[01/18 11:57:02    654s]         Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/add_298    conf_mul_Beh_9_1_2_DW01_add_0_DW01_add_28                15               21.499
[01/18 11:57:02    654s]         Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_223   conf_mul_Beh_9_1_2_DW_mult_tc_1_DW_mult_tc_339           53               35.210
[01/18 11:57:02    654s]         Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_224   conf_mul_Beh_9_1_2_DW_mult_tc_2_DW_mult_tc_370           54               31.416
[01/18 11:57:02    654s]         Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_225   conf_mul_Beh_9_1_2_DW_mult_tc_3_DW_mult_tc_371           54               31.416
[01/18 11:57:02    654s]         Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_226   conf_mul_Beh_9_1_2_DW_mult_tc_0_DW_mult_tc_338           53               35.210
[01/18 11:57:02    654s]        Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/add_284             conf_mul_Beh_16_2_2_DW01_add_2_DW01_add_613              19               27.889
[01/18 11:57:02    654s]        Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/add_298             conf_mul_Beh_16_2_2_DW01_add_0_DW01_add_24               25               37.473
[01/18 11:57:02    654s]        Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/mult_246            conf_mul_Beh_16_2_2_DW_mult_tc_0_DW_mult_tc_278         132              100.705
[01/18 11:57:02    654s]        Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/mult_247            conf_mul_Beh_16_2_2_DW_mult_tc_1_DW_mult_tc_279         132              100.705
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider                               divider_pipe_1                                         2239             1917.860
[01/18 11:57:02    654s]        Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division                     divider_pipe_1_DW_div_pipe_0                           2132             1884.646
[01/18 11:57:02    654s]         Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV              divider_pipe_1_DW_div_5                                2132             1884.646
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_saturation                            Saturation_Unit_2                                        69               21.898
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash                                Squash_Unit_16_11_1                                     261               79.273
[01/18 11:57:02    654s]        Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash/lut_input_gen                 Q_format_n_to_one_16_11_11_1                              0                0.000
[01/18 11:57:02    654s]        Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash/offset_gen_i                  offset_gen_16_11_1                                       62               24.760
[01/18 11:57:02    654s]      Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1                                          NACU_0_0_0_1                                           1905             1118.807
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_MAX_MIN                               Maxmin_Unit_16_1                                        118               43.996
[01/18 11:57:02    654s]        Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_MAX_MIN/r370                         Maxmin_Unit_16_1_DW01_cmp6_0                             58               20.035
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder                           adder_nbits_32_2_1                                       42               56.975
[01/18 11:57:02    654s]        Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_0                  adder_nbits_32_2_1_DW01_add_3_DW01_add_13                 9               12.247
[01/18 11:57:02    654s]        Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_1                  adder_nbits_32_2_1_DW01_add_2_DW01_add_12                 8               12.780
[01/18 11:57:02    654s]        Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_2                  adder_nbits_32_2_1_DW01_add_1_DW01_add_11                 8               12.780
[01/18 11:57:02    654s]        Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_3                  adder_nbits_32_2_1_DW01_add_0_DW01_add_10                 8               12.780
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier                      conf_mul_Beh_16_2_1                                    1036              692.424
[01/18 11:57:02    654s]        Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h             conf_mul_Beh_8_1_1                                      270              166.533
[01/18 11:57:02    654s]         Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/add_284    conf_mul_Beh_8_1_1_DW01_add_2_DW01_add_579               11               15.109
[01/18 11:57:02    654s]         Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/add_298    conf_mul_Beh_8_1_1_DW01_add_0_DW01_add_16                13               18.304
[01/18 11:57:02    654s]         Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_223   conf_mul_Beh_8_1_1_DW_mult_tc_1_DW_mult_tc_135           53               35.210
[01/18 11:57:02    654s]         Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_224   conf_mul_Beh_8_1_1_DW_mult_tc_2_DW_mult_tc_136           43               24.228
[01/18 11:57:02    654s]         Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_225   conf_mul_Beh_8_1_1_DW_mult_tc_3_DW_mult_tc_137           43               24.228
[01/18 11:57:02    654s]         Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_226   conf_mul_Beh_8_1_1_DW_mult_tc_0_DW_mult_tc_81            36               21.299
[01/18 11:57:02    654s]        Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l             conf_mul_Beh_9_1_1                                      322              204.006
[01/18 11:57:02    654s]         Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/add_284    conf_mul_Beh_9_1_1_DW01_add_2_DW01_add_595               12               16.707
[01/18 11:57:02    654s]         Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/add_298    conf_mul_Beh_9_1_1_DW01_add_0_DW01_add_18                15               21.499
[01/18 11:57:02    654s]         Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_223   conf_mul_Beh_9_1_1_DW_mult_tc_0_DW_mult_tc_133           53               35.210
[01/18 11:57:02    654s]         Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_224   conf_mul_Beh_9_1_1_DW_mult_tc_2_DW_mult_tc_210           54               31.416
[01/18 11:57:02    654s]         Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_225   conf_mul_Beh_9_1_1_DW_mult_tc_3_DW_mult_tc_211           54               31.416
[01/18 11:57:02    654s]         Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_226   conf_mul_Beh_9_1_1_DW_mult_tc_1_DW_mult_tc_134           53               35.210
[01/18 11:57:02    654s]        Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/add_284             conf_mul_Beh_16_2_1_DW01_add_2_DW01_add_563              19               27.889
[01/18 11:57:02    654s]        Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/add_298             conf_mul_Beh_16_2_1_DW01_add_0_DW01_add_14               25               37.473
[01/18 11:57:02    654s]        Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/mult_246            conf_mul_Beh_16_2_1_DW_mult_tc_0_DW_mult_tc_98          132              100.705
[01/18 11:57:02    654s]        Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/mult_247            conf_mul_Beh_16_2_1_DW_mult_tc_1_DW_mult_tc_99          132              100.705
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_saturation                            Saturation_Unit_1                                        69               21.898
[01/18 11:57:02    654s]      Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_0_neg                                        twos_compl_16_20                                         33               22.364
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_0_neg/add_103                               twos_compl_16_20_DW01_inc_0_DW01_inc_38                  16               16.707
[01/18 11:57:02    654s]      Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_1_neg                                        twos_compl_16_18                                         33               22.364
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_1_neg/add_103                               twos_compl_16_18_DW01_inc_0_DW01_inc_36                  16               16.707
[01/18 11:57:02    654s]      Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_2_neg                                        twos_compl_16_19                                         33               22.364
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_2_neg/add_103                               twos_compl_16_19_DW01_inc_0_DW01_inc_37                  16               16.707
[01/18 11:57:02    654s]      Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_3_neg                                        twos_compl_16_17                                         33               22.364
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_in_3_neg/add_103                               twos_compl_16_17_DW01_inc_0_DW01_inc_35                  16               16.707
[01/18 11:57:02    654s]      Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_sat_n_round_inst_0                              Sat_n_round_2                                           116               34.744
[01/18 11:57:02    654s]      Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_sat_n_round_inst_1                              Sat_n_round_1                                           116               34.744
[01/18 11:57:02    654s]      Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler                                          scaler_1                                                793              537.738
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/mult_201                                scaler_1_DW_mult_tc_2_DW_mult_tc_34                     119               92.585
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/mult_254                                scaler_1_DW_mult_tc_3_DW_mult_tc_35                     119               92.585
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r427                                    scaler_1_DW_mult_tc_1_DW_mult_tc_17                     169              127.130
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r428                                    scaler_1_DW_mult_tc_4_DW_mult_tc_65                      61               42.998
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r429                                    scaler_1_DW_mult_tc_0_DW_mult_tc_1                      141               93.184
[01/18 11:57:02    654s]     Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top                                                    register_file_top_1                                   11564             6601.155
[01/18 11:57:02    654s]      Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate                              AGU_2                                                   502              335.928
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/add_194                     AGU_2_DW01_add_1_DW01_add_5                               7                8.719
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/add_207                     AGU_2_DW01_add_0_DW01_add_4                               7                8.719
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/sub_209                     AGU_2_DW01_sub_0_DW01_sub_2                              13                9.518
[01/18 11:57:02    654s]      Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate                              AGU_1                                                   502              335.928
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/add_194                     AGU_1_DW01_add_1_DW01_add_3                               7                8.719
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/add_207                     AGU_1_DW01_add_0_DW01_add_2                               7                8.719
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/sub_209                     AGU_1_DW01_sub_0_DW01_sub_1                              13                9.518
[01/18 11:57:02    654s]      Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_Dimarch_instantiate                        AGU_RFblock_1                                           401              253.860
[01/18 11:57:02    654s]      Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate                              AGU_4                                                   502              335.928
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/add_194                     AGU_4_DW01_add_1_DW01_add_9                               7                8.719
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/add_207                     AGU_4_DW01_add_0_DW01_add_8                               7                8.719
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/sub_209                     AGU_4_DW01_sub_0_DW01_sub_4                              13                9.518
[01/18 11:57:02    654s]      Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate                              AGU_3                                                   502              335.928
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/add_194                     AGU_3_DW01_add_1_DW01_add_7                               7                8.719
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/add_207                     AGU_3_DW01_add_0_DW01_add_6                               7                8.719
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/sub_209                     AGU_3_DW01_sub_0_DW01_sub_3                              13                9.518
[01/18 11:57:02    654s]      Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_Dimarch_instantiate                        AGU_RFblock_2                                           401              253.860
[01/18 11:57:02    654s]      Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile                                      register_file_1                                        7166             3877.386
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_0                    register_row_64                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_1                    register_row_63                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_10                   register_row_54                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_11                   register_row_53                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_12                   register_row_52                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_13                   register_row_51                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_14                   register_row_50                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_15                   register_row_49                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_16                   register_row_48                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_17                   register_row_47                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_18                   register_row_46                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_19                   register_row_45                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_2                    register_row_62                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_20                   register_row_44                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_21                   register_row_43                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_22                   register_row_42                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_23                   register_row_41                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_24                   register_row_40                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_25                   register_row_39                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_26                   register_row_38                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_27                   register_row_37                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_28                   register_row_36                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_29                   register_row_35                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_3                    register_row_61                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_30                   register_row_34                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_31                   register_row_33                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_32                   register_row_32                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_33                   register_row_31                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_34                   register_row_30                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_35                   register_row_29                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_36                   register_row_28                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_37                   register_row_27                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_38                   register_row_26                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_39                   register_row_25                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_4                    register_row_60                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_40                   register_row_24                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_41                   register_row_23                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_42                   register_row_22                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_43                   register_row_21                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_44                   register_row_20                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_45                   register_row_19                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_46                   register_row_18                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_47                   register_row_17                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_48                   register_row_16                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_49                   register_row_15                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_5                    register_row_59                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_50                   register_row_14                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_51                   register_row_13                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_52                   register_row_12                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_53                   register_row_11                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_54                   register_row_10                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_55                   register_row_9                                           49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_56                   register_row_8                                           49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_57                   register_row_7                                           49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_58                   register_row_6                                           49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_59                   register_row_5                                           49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_6                    register_row_58                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_60                   register_row_4                                           49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_61                   register_row_3                                           49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_62                   register_row_2                                           49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_63                   register_row_1                                           49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_7                    register_row_57                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_8                    register_row_56                                          49               35.277
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_9                    register_row_55                                          49               35.277
[01/18 11:57:02    654s]      Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_0                                          shadowReg_AGU_6                                         205              133.919
[01/18 11:57:02    654s]      Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_1                                          shadowReg_AGU_5                                         205              133.919
[01/18 11:57:02    654s]      Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_DMR                                        shadowReg_AGU_4                                         205              133.919
[01/18 11:57:02    654s]      Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_0                                          shadowReg_AGU_3                                         205              133.919
[01/18 11:57:02    654s]      Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_1                                          shadowReg_AGU_2                                         205              133.919
[01/18 11:57:02    654s]      Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_DMR                                        shadowReg_AGU_1                                         205              133.919
[01/18 11:57:02    654s]     Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/seq_gen                                                    sequencer_1                                           12970             7627.044
[01/18 11:57:02    654s]      Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/seq_gen/add_588                                           sequencer_1_DW01_inc_1_DW01_inc_40                       14               13.645
[01/18 11:57:02    654s]      Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu                                           RaccuAndLoop_1                                         1574              917.130
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u                               autoloop_1                                              917              526.223
[01/18 11:57:02    654s]        Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end                 priorityMux_2_1_4_4_4_1                                  16                3.794
[01/18 11:57:02    654s]         Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end/layer_1        priorityMux_2_0_4_2_4_1                                   6                1.398
[01/18 11:57:02    654s]          Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end/layer_1/mux_X priorityComponent_2_1                                     6                1.398
[01/18 11:57:02    654s]        Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top                 priorityMux_2_1_4_4_4_2                                  16                3.794
[01/18 11:57:02    654s]         Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top/layer_1        priorityMux_2_0_4_2_4_2                                   6                1.398
[01/18 11:57:02    654s]          Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top/layer_1/mux_X priorityComponent_2_2                                     6                1.398
[01/18 11:57:02    654s]        Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G2_aco               autoloop_1_DW01_add_2_DW01_add_35                         8               10.317
[01/18 11:57:02    654s]        Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G3_aco               autoloop_1_DW01_add_1_DW01_add_34                         8               10.317
[01/18 11:57:02    654s]        Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G4_aco               autoloop_1_DW01_add_0_DW01_add_33                         8               10.317
[01/18 11:57:02    654s]        Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_aco                  autoloop_1_DW01_add_3_DW01_add_36                         8               10.317
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_RF_u                               RaccuRF_1                                               411              290.801
[01/18 11:57:02    654s]       Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u                                  RACCU_1                                                 246              100.106
[01/18 11:57:02    654s]        Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u/add_112                         RACCU_1_DW01_add_0_DW01_add_32                            8               10.317
[01/18 11:57:02    654s]        Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u/sub_114                         RACCU_1_DW01_sub_0_DW01_sub_10                            8               10.317
[01/18 11:57:02    654s]     Silago_bot_r_corner_inst_7_1/SILEGO_cell/MTRF_cell/shadowReg                                                  shadowReg_1                                             400              259.118
[01/18 11:57:02    654s]    Silago_bot_r_corner_inst_7_1/SILEGO_cell/config_swb                                                            cell_config_swb_1                                       191              187.566
[01/18 11:57:02    654s]    Silago_bot_r_corner_inst_7_1/SILEGO_cell/swb                                                                   switchbox_16_5_1                                       2364             1074.278
[01/18 11:57:02    654s]     Silago_bot_r_corner_inst_7_1/SILEGO_cell/swb/Mux_Generate0_0                                                  InputMux_16_5_12                                        197               89.523
[01/18 11:57:02    654s]     Silago_bot_r_corner_inst_7_1/SILEGO_cell/swb/Mux_Generate0_1                                                  InputMux_16_5_11                                        197               89.523
[01/18 11:57:02    654s]     Silago_bot_r_corner_inst_7_1/SILEGO_cell/swb/Mux_Generate0_2                                                  InputMux_16_5_10                                        197               89.523
[01/18 11:57:02    654s]     Silago_bot_r_corner_inst_7_1/SILEGO_cell/swb/Mux_Generate0_3                                                  InputMux_16_5_9                                         197               89.523
[01/18 11:57:02    654s]     Silago_bot_r_corner_inst_7_1/SILEGO_cell/swb/Mux_Generate0_4                                                  InputMux_16_5_8                                         197               89.523
[01/18 11:57:02    654s]     Silago_bot_r_corner_inst_7_1/SILEGO_cell/swb/Mux_Generate0_5                                                  InputMux_16_5_7                                         197               89.523
[01/18 11:57:02    654s]     Silago_bot_r_corner_inst_7_1/SILEGO_cell/swb/Mux_Generate1_0                                                  InputMux_16_5_6                                         197               89.523
[01/18 11:57:02    654s]     Silago_bot_r_corner_inst_7_1/SILEGO_cell/swb/Mux_Generate1_1                                                  InputMux_16_5_5                                         197               89.523
[01/18 11:57:02    654s]     Silago_bot_r_corner_inst_7_1/SILEGO_cell/swb/Mux_Generate1_2                                                  InputMux_16_5_4                                         197               89.523
[01/18 11:57:02    654s]     Silago_bot_r_corner_inst_7_1/SILEGO_cell/swb/Mux_Generate1_3                                                  InputMux_16_5_3                                         197               89.523
[01/18 11:57:02    654s]     Silago_bot_r_corner_inst_7_1/SILEGO_cell/swb/Mux_Generate1_4                                                  InputMux_16_5_2                                         197               89.523
[01/18 11:57:02    654s]     Silago_bot_r_corner_inst_7_1/SILEGO_cell/swb/Mux_Generate1_5                                                  InputMux_16_5_1                                         197               89.523
[01/18 11:57:02    654s]   Silago_bot_r_corner_inst_7_1/u_addres_assign                                                                    addr_assign_1                                            23               17.239
[01/18 11:57:02    654s]  Silago_top_inst_1_0                                                                                              Silago_top_0                                          37981            22102.446
[01/18 11:57:02    654s]   Silago_top_inst_1_0/SILEGO_cell                                                                                 silego_14                                             37012            21421.537
[01/18 11:57:02    654s]    Silago_top_inst_1_0/SILEGO_cell/MTRF_cell                                                                      MTRF_cell_14                                          34291            20112.036
[01/18 11:57:02    654s]     Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen                                                             DPU_14                                                 8836             5449.201
[01/18 11:57:02    654s]      Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0                                                   NACU_0_0_1_14                                          4708             3220.639
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_2s_compliment                                  twos_compl_16_14                                         33               22.364
[01/18 11:57:02    654s]        Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_2s_compliment/add_103                         twos_compl_16_14_DW01_inc_0_DW01_inc_632                 16               16.707
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_MAX_MIN                                        Maxmin_Unit_16_28                                       118               43.996
[01/18 11:57:02    654s]        Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_MAX_MIN/r370                                  Maxmin_Unit_16_28_DW01_cmp6_0_DW01_cmp6_27               58               20.035
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder                                    adder_nbits_32_2_28                                      42               56.975
[01/18 11:57:02    654s]        Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_0                           adder_nbits_32_2_28_DW01_add_3_DW01_add_478               9               12.247
[01/18 11:57:02    654s]        Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_1                           adder_nbits_32_2_28_DW01_add_2_DW01_add_477               8               12.780
[01/18 11:57:02    654s]        Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_2                           adder_nbits_32_2_28_DW01_add_1_DW01_add_476               8               12.780
[01/18 11:57:02    654s]        Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_3                           adder_nbits_32_2_28_DW01_add_0_DW01_add_475               8               12.780
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier                               conf_mul_Beh_16_2_28                                   1036              692.424
[01/18 11:57:02    654s]        Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h                      conf_mul_Beh_8_1_28                                     270              166.533
[01/18 11:57:02    654s]         Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/add_284             conf_mul_Beh_8_1_28_DW01_add_2_DW01_add_620              11               15.109
[01/18 11:57:02    654s]         Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/add_298             conf_mul_Beh_8_1_28_DW01_add_0_DW01_add_481              13               18.304
[01/18 11:57:02    654s]         Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_223            conf_mul_Beh_8_1_28_DW_mult_tc_1_DW_mult_tc_261          53               35.210
[01/18 11:57:02    654s]         Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_224            conf_mul_Beh_8_1_28_DW_mult_tc_2_DW_mult_tc_292          43               24.228
[01/18 11:57:02    654s]         Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_225            conf_mul_Beh_8_1_28_DW_mult_tc_3_DW_mult_tc_293          43               24.228
[01/18 11:57:02    654s]         Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_226            conf_mul_Beh_8_1_28_DW_mult_tc_0_DW_mult_tc_245          36               21.299
[01/18 11:57:02    654s]        Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l                      conf_mul_Beh_9_1_28                                     322              204.006
[01/18 11:57:02    654s]         Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/add_284             conf_mul_Beh_9_1_28_DW01_add_2_DW01_add_647              12               16.707
[01/18 11:57:02    654s]         Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/add_298             conf_mul_Beh_9_1_28_DW01_add_0_DW01_add_483              15               21.499
[01/18 11:57:02    654s]         Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_223            conf_mul_Beh_9_1_28_DW_mult_tc_1_DW_mult_tc_347          53               35.210
[01/18 11:57:02    654s]         Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_224            conf_mul_Beh_9_1_28_DW_mult_tc_2_DW_mult_tc_378          54               31.416
[01/18 11:57:02    654s]         Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_225            conf_mul_Beh_9_1_28_DW_mult_tc_3_DW_mult_tc_379          54               31.416
[01/18 11:57:02    654s]         Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_226            conf_mul_Beh_9_1_28_DW_mult_tc_0_DW_mult_tc_346          53               35.210
[01/18 11:57:02    654s]        Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/add_284                      conf_mul_Beh_16_2_28_DW01_add_2_DW01_add_621             19               27.889
[01/18 11:57:02    654s]        Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/add_298                      conf_mul_Beh_16_2_28_DW01_add_0_DW01_add_479             25               37.473
[01/18 11:57:02    654s]        Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/mult_246                     conf_mul_Beh_16_2_28_DW_mult_tc_0_DW_mult_tc_294        132              100.705
[01/18 11:57:02    654s]        Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/mult_247                     conf_mul_Beh_16_2_28_DW_mult_tc_1_DW_mult_tc_295        132              100.705
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider                                        divider_pipe_14                                        2239             1917.860
[01/18 11:57:02    654s]        Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division                              divider_pipe_14_DW_div_pipe_0_DW_div_pipe_13           2132             1884.646
[01/18 11:57:02    654s]         Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV                       divider_pipe_14_DW_div_5                               2132             1884.646
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_saturation                                     Saturation_Unit_28                                       69               21.898
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash                                         Squash_Unit_16_11_14                                    261               79.273
[01/18 11:57:02    654s]        Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash/lut_input_gen                          Q_format_n_to_one_16_11_11_14                             0                0.000
[01/18 11:57:02    654s]        Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash/offset_gen_i                           offset_gen_16_11_14                                      62               24.760
[01/18 11:57:02    654s]      Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1                                                   NACU_0_0_0_14                                          1905             1118.807
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_MAX_MIN                                        Maxmin_Unit_16_27                                       118               43.996
[01/18 11:57:02    654s]        Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_MAX_MIN/r370                                  Maxmin_Unit_16_27_DW01_cmp6_0_DW01_cmp6_26               58               20.035
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder                                    adder_nbits_32_2_27                                      42               56.975
[01/18 11:57:02    654s]        Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_0                           adder_nbits_32_2_27_DW01_add_3_DW01_add_468               9               12.247
[01/18 11:57:02    654s]        Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_1                           adder_nbits_32_2_27_DW01_add_2_DW01_add_467               8               12.780
[01/18 11:57:02    654s]        Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_2                           adder_nbits_32_2_27_DW01_add_1_DW01_add_466               8               12.780
[01/18 11:57:02    654s]        Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_3                           adder_nbits_32_2_27_DW01_add_0_DW01_add_465               8               12.780
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier                               conf_mul_Beh_16_2_27                                   1036              692.424
[01/18 11:57:02    654s]        Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h                      conf_mul_Beh_8_1_27                                     270              166.533
[01/18 11:57:02    654s]         Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/add_284             conf_mul_Beh_8_1_27_DW01_add_2_DW01_add_583              11               15.109
[01/18 11:57:02    654s]         Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/add_298             conf_mul_Beh_8_1_27_DW01_add_0_DW01_add_471              13               18.304
[01/18 11:57:02    654s]         Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_223            conf_mul_Beh_8_1_27_DW_mult_tc_1_DW_mult_tc_155          53               35.210
[01/18 11:57:02    654s]         Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_224            conf_mul_Beh_8_1_27_DW_mult_tc_2_DW_mult_tc_156          43               24.228
[01/18 11:57:02    654s]         Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_225            conf_mul_Beh_8_1_27_DW_mult_tc_3_DW_mult_tc_157          43               24.228
[01/18 11:57:02    654s]         Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_226            conf_mul_Beh_8_1_27_DW_mult_tc_0_DW_mult_tc_85           36               21.299
[01/18 11:57:02    654s]        Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l                      conf_mul_Beh_9_1_27                                     322              204.006
[01/18 11:57:02    654s]         Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/add_284             conf_mul_Beh_9_1_27_DW01_add_2_DW01_add_599              12               16.707
[01/18 11:57:02    654s]         Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/add_298             conf_mul_Beh_9_1_27_DW01_add_0_DW01_add_473              15               21.499
[01/18 11:57:02    654s]         Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_223            conf_mul_Beh_9_1_27_DW_mult_tc_0_DW_mult_tc_153          53               35.210
[01/18 11:57:02    654s]         Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_224            conf_mul_Beh_9_1_27_DW_mult_tc_2_DW_mult_tc_218          54               31.416
[01/18 11:57:02    654s]         Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_225            conf_mul_Beh_9_1_27_DW_mult_tc_3_DW_mult_tc_219          54               31.416
[01/18 11:57:02    654s]         Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_226            conf_mul_Beh_9_1_27_DW_mult_tc_1_DW_mult_tc_154          53               35.210
[01/18 11:57:02    654s]        Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/add_284                      conf_mul_Beh_16_2_27_DW01_add_2_DW01_add_567             19               27.889
[01/18 11:57:02    654s]        Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/add_298                      conf_mul_Beh_16_2_27_DW01_add_0_DW01_add_469             25               37.473
[01/18 11:57:02    654s]        Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/mult_246                     conf_mul_Beh_16_2_27_DW_mult_tc_0_DW_mult_tc_106        132              100.705
[01/18 11:57:02    654s]        Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/mult_247                     conf_mul_Beh_16_2_27_DW_mult_tc_1_DW_mult_tc_107        132              100.705
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_saturation                                     Saturation_Unit_27                                       69               21.898
[01/18 11:57:02    654s]      Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_0_neg                                                 twos_compl_16_72                                         33               22.364
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_0_neg/add_103                                        twos_compl_16_72_DW01_inc_0_DW01_inc_636                 16               16.707
[01/18 11:57:02    654s]      Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_1_neg                                                 twos_compl_16_70                                         33               22.364
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_1_neg/add_103                                        twos_compl_16_70_DW01_inc_0_DW01_inc_634                 16               16.707
[01/18 11:57:02    654s]      Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_2_neg                                                 twos_compl_16_71                                         33               22.364
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_2_neg/add_103                                        twos_compl_16_71_DW01_inc_0_DW01_inc_635                 16               16.707
[01/18 11:57:02    654s]      Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_3_neg                                                 twos_compl_16_69                                         33               22.364
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_3_neg/add_103                                        twos_compl_16_69_DW01_inc_0_DW01_inc_633                 16               16.707
[01/18 11:57:02    654s]      Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_sat_n_round_inst_0                                       Sat_n_round_28                                          116               34.744
[01/18 11:57:02    654s]      Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_sat_n_round_inst_1                                       Sat_n_round_27                                          116               34.744
[01/18 11:57:02    654s]      Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler                                                   scaler_14                                               793              537.738
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/mult_201                                         scaler_14_DW_mult_tc_2_DW_mult_tc_42                    119               92.585
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/mult_254                                         scaler_14_DW_mult_tc_3_DW_mult_tc_43                    119               92.585
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r427                                             scaler_14_DW_mult_tc_1_DW_mult_tc_21                    169              127.130
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r428                                             scaler_14_DW_mult_tc_4_DW_mult_tc_69                     61               42.998
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r429                                             scaler_14_DW_mult_tc_0_DW_mult_tc_5                     141               93.184
[01/18 11:57:02    654s]     Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top                                                             register_file_top_14                                  11564             6601.155
[01/18 11:57:02    654s]      Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate                                       AGU_54                                                  502              335.928
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/add_194                              AGU_54_DW01_add_1_DW01_add_460                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/add_207                              AGU_54_DW01_add_0_DW01_add_459                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/sub_209                              AGU_54_DW01_sub_0_DW01_sub_132                           13                9.518
[01/18 11:57:02    654s]      Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate                                       AGU_53                                                  502              335.928
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/add_194                              AGU_53_DW01_add_1_DW01_add_458                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/add_207                              AGU_53_DW01_add_0_DW01_add_457                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/sub_209                              AGU_53_DW01_sub_0_DW01_sub_131                           13                9.518
[01/18 11:57:02    654s]      Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_Dimarch_instantiate                                 AGU_RFblock_27                                          401              253.860
[01/18 11:57:02    654s]      Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate                                       AGU_56                                                  502              335.928
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/add_194                              AGU_56_DW01_add_1_DW01_add_464                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/add_207                              AGU_56_DW01_add_0_DW01_add_463                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/sub_209                              AGU_56_DW01_sub_0_DW01_sub_134                           13                9.518
[01/18 11:57:02    654s]      Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate                                       AGU_55                                                  502              335.928
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/add_194                              AGU_55_DW01_add_1_DW01_add_462                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/add_207                              AGU_55_DW01_add_0_DW01_add_461                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/sub_209                              AGU_55_DW01_sub_0_DW01_sub_133                           13                9.518
[01/18 11:57:02    654s]      Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_Dimarch_instantiate                                 AGU_RFblock_28                                          401              253.860
[01/18 11:57:02    654s]      Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile                                               register_file_14                                       7166             3877.386
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_0                             register_row_896                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_1                             register_row_895                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_10                            register_row_886                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_11                            register_row_885                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_12                            register_row_884                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_13                            register_row_883                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_14                            register_row_882                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_15                            register_row_881                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_16                            register_row_880                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_17                            register_row_879                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_18                            register_row_878                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_19                            register_row_877                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_2                             register_row_894                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_20                            register_row_876                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_21                            register_row_875                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_22                            register_row_874                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_23                            register_row_873                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_24                            register_row_872                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_25                            register_row_871                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_26                            register_row_870                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_27                            register_row_869                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_28                            register_row_868                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_29                            register_row_867                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_3                             register_row_893                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_30                            register_row_866                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_31                            register_row_865                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_32                            register_row_864                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_33                            register_row_863                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_34                            register_row_862                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_35                            register_row_861                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_36                            register_row_860                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_37                            register_row_859                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_38                            register_row_858                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_39                            register_row_857                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_4                             register_row_892                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_40                            register_row_856                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_41                            register_row_855                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_42                            register_row_854                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_43                            register_row_853                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_44                            register_row_852                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_45                            register_row_851                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_46                            register_row_850                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_47                            register_row_849                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_48                            register_row_848                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_49                            register_row_847                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_5                             register_row_891                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_50                            register_row_846                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_51                            register_row_845                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_52                            register_row_844                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_53                            register_row_843                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_54                            register_row_842                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_55                            register_row_841                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_56                            register_row_840                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_57                            register_row_839                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_58                            register_row_838                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_59                            register_row_837                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_6                             register_row_890                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_60                            register_row_836                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_61                            register_row_835                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_62                            register_row_834                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_63                            register_row_833                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_7                             register_row_889                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_8                             register_row_888                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_9                             register_row_887                                         49               35.277
[01/18 11:57:02    654s]      Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_0                                                   shadowReg_AGU_84                                        205              133.919
[01/18 11:57:02    654s]      Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_1                                                   shadowReg_AGU_83                                        205              133.919
[01/18 11:57:02    654s]      Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_DMR                                                 shadowReg_AGU_82                                        205              133.919
[01/18 11:57:02    654s]      Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_0                                                   shadowReg_AGU_81                                        205              133.919
[01/18 11:57:02    654s]      Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_1                                                   shadowReg_AGU_80                                        205              133.919
[01/18 11:57:02    654s]      Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_DMR                                                 shadowReg_AGU_79                                        205              133.919
[01/18 11:57:02    654s]     Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/seq_gen                                                             sequencer_14                                          12970             7627.044
[01/18 11:57:02    654s]      Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/seq_gen/add_588                                                    sequencer_14_DW01_inc_1_DW01_inc_638                     14               13.645
[01/18 11:57:02    654s]      Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu                                                    RaccuAndLoop_14                                        1574              917.130
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u                                        autoloop_14                                             917              526.223
[01/18 11:57:02    654s]        Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end                          priorityMux_2_1_4_4_4_27                                 16                3.794
[01/18 11:57:02    654s]         Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end/layer_1                 priorityMux_2_0_4_2_4_27                                  6                1.398
[01/18 11:57:02    654s]          Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end/layer_1/mux_X          priorityComponent_2_27                                    6                1.398
[01/18 11:57:02    654s]        Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top                          priorityMux_2_1_4_4_4_28                                 16                3.794
[01/18 11:57:02    654s]         Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top/layer_1                 priorityMux_2_0_4_2_4_28                                  6                1.398
[01/18 11:57:02    654s]          Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top/layer_1/mux_X          priorityComponent_2_28                                    6                1.398
[01/18 11:57:02    654s]        Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G2_aco                        autoloop_14_DW01_add_2_DW01_add_490                       8               10.317
[01/18 11:57:02    654s]        Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G3_aco                        autoloop_14_DW01_add_1_DW01_add_489                       8               10.317
[01/18 11:57:02    654s]        Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G4_aco                        autoloop_14_DW01_add_0_DW01_add_488                       8               10.317
[01/18 11:57:02    654s]        Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_aco                           autoloop_14_DW01_add_3_DW01_add_491                       8               10.317
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_RF_u                                        RaccuRF_14                                              411              290.801
[01/18 11:57:02    654s]       Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u                                           RACCU_14                                                246              100.106
[01/18 11:57:02    654s]        Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u/add_112                                  RACCU_14_DW01_add_0_DW01_add_487                          8               10.317
[01/18 11:57:02    654s]        Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u/sub_114                                  RACCU_14_DW01_sub_0_DW01_sub_140                          8               10.317
[01/18 11:57:02    654s]     Silago_top_inst_1_0/SILEGO_cell/MTRF_cell/shadowReg                                                           shadowReg_14                                            400              259.118
[01/18 11:57:02    654s]    Silago_top_inst_1_0/SILEGO_cell/config_swb                                                                     cell_config_swb_14                                      191              187.566
[01/18 11:57:02    654s]    Silago_top_inst_1_0/SILEGO_cell/swb                                                                            switchbox_16_5_14                                      2364             1074.278
[01/18 11:57:02    654s]     Silago_top_inst_1_0/SILEGO_cell/swb/Mux_Generate0_0                                                           InputMux_16_5_168                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_1_0/SILEGO_cell/swb/Mux_Generate0_1                                                           InputMux_16_5_167                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_1_0/SILEGO_cell/swb/Mux_Generate0_2                                                           InputMux_16_5_166                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_1_0/SILEGO_cell/swb/Mux_Generate0_3                                                           InputMux_16_5_165                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_1_0/SILEGO_cell/swb/Mux_Generate0_4                                                           InputMux_16_5_164                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_1_0/SILEGO_cell/swb/Mux_Generate0_5                                                           InputMux_16_5_163                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_1_0/SILEGO_cell/swb/Mux_Generate1_0                                                           InputMux_16_5_162                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_1_0/SILEGO_cell/swb/Mux_Generate1_1                                                           InputMux_16_5_161                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_1_0/SILEGO_cell/swb/Mux_Generate1_2                                                           InputMux_16_5_160                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_1_0/SILEGO_cell/swb/Mux_Generate1_3                                                           InputMux_16_5_159                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_1_0/SILEGO_cell/swb/Mux_Generate1_4                                                           InputMux_16_5_158                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_1_0/SILEGO_cell/swb/Mux_Generate1_5                                                           InputMux_16_5_157                                       197               89.523
[01/18 11:57:02    654s]   Silago_top_inst_1_0/u_addres_assign                                                                             addr_assign_14                                           23               17.239
[01/18 11:57:02    654s]   Silago_top_inst_1_0/u_bus_selector                                                                              bus_selector_7                                          127               33.679
[01/18 11:57:02    654s]   Silago_top_inst_1_0/u_data_selector                                                                             data_selector_7                                         513              136.648
[01/18 11:57:02    654s]  Silago_top_inst_2_0                                                                                              Silago_top_5                                          37981            22102.446
[01/18 11:57:02    654s]   Silago_top_inst_2_0/SILEGO_cell                                                                                 silego_12                                             37012            21421.537
[01/18 11:57:02    654s]    Silago_top_inst_2_0/SILEGO_cell/MTRF_cell                                                                      MTRF_cell_12                                          34291            20112.036
[01/18 11:57:02    654s]     Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen                                                             DPU_12                                                 8836             5449.201
[01/18 11:57:02    654s]      Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0                                                   NACU_0_0_1_12                                          4708             3220.639
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_2s_compliment                                  twos_compl_16_12                                         33               22.364
[01/18 11:57:02    654s]        Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_2s_compliment/add_103                         twos_compl_16_12_DW01_inc_0_DW01_inc_540                 16               16.707
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_MAX_MIN                                        Maxmin_Unit_16_24                                       118               43.996
[01/18 11:57:02    654s]        Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_MAX_MIN/r370                                  Maxmin_Unit_16_24_DW01_cmp6_0_DW01_cmp6_23               58               20.035
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder                                    adder_nbits_32_2_24                                      42               56.975
[01/18 11:57:02    654s]        Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_0                           adder_nbits_32_2_24_DW01_add_3_DW01_add_408               9               12.247
[01/18 11:57:02    654s]        Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_1                           adder_nbits_32_2_24_DW01_add_2_DW01_add_407               8               12.780
[01/18 11:57:02    654s]        Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_2                           adder_nbits_32_2_24_DW01_add_1_DW01_add_406               8               12.780
[01/18 11:57:02    654s]        Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_3                           adder_nbits_32_2_24_DW01_add_0_DW01_add_405               8               12.780
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier                               conf_mul_Beh_16_2_24                                   1036              692.424
[01/18 11:57:02    654s]        Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h                      conf_mul_Beh_8_1_24                                     270              166.533
[01/18 11:57:02    654s]         Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/add_284             conf_mul_Beh_8_1_24_DW01_add_2_DW01_add_638              11               15.109
[01/18 11:57:02    654s]         Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/add_298             conf_mul_Beh_8_1_24_DW01_add_0_DW01_add_411              13               18.304
[01/18 11:57:02    654s]         Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_223            conf_mul_Beh_8_1_24_DW_mult_tc_1_DW_mult_tc_270          53               35.210
[01/18 11:57:02    654s]         Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_224            conf_mul_Beh_8_1_24_DW_mult_tc_2_DW_mult_tc_328          43               24.228
[01/18 11:57:02    654s]         Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_225            conf_mul_Beh_8_1_24_DW_mult_tc_3_DW_mult_tc_329          43               24.228
[01/18 11:57:02    654s]         Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_226            conf_mul_Beh_8_1_24_DW_mult_tc_0_DW_mult_tc_254          36               21.299
[01/18 11:57:02    654s]        Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l                      conf_mul_Beh_9_1_24                                     322              204.006
[01/18 11:57:02    654s]         Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/add_284             conf_mul_Beh_9_1_24_DW01_add_2_DW01_add_656              12               16.707
[01/18 11:57:02    654s]         Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/add_298             conf_mul_Beh_9_1_24_DW01_add_0_DW01_add_413              15               21.499
[01/18 11:57:02    654s]         Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_223            conf_mul_Beh_9_1_24_DW_mult_tc_1_DW_mult_tc_365          53               35.210
[01/18 11:57:02    654s]         Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_224            conf_mul_Beh_9_1_24_DW_mult_tc_2_DW_mult_tc_396          54               31.416
[01/18 11:57:02    654s]         Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_225            conf_mul_Beh_9_1_24_DW_mult_tc_3_DW_mult_tc_397          54               31.416
[01/18 11:57:02    654s]         Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_226            conf_mul_Beh_9_1_24_DW_mult_tc_0_DW_mult_tc_364          53               35.210
[01/18 11:57:02    654s]        Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/add_284                      conf_mul_Beh_16_2_24_DW01_add_2_DW01_add_639             19               27.889
[01/18 11:57:02    654s]        Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/add_298                      conf_mul_Beh_16_2_24_DW01_add_0_DW01_add_409             25               37.473
[01/18 11:57:02    654s]        Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/mult_246                     conf_mul_Beh_16_2_24_DW_mult_tc_0_DW_mult_tc_330        132              100.705
[01/18 11:57:02    654s]        Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/mult_247                     conf_mul_Beh_16_2_24_DW_mult_tc_1_DW_mult_tc_331        132              100.705
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider                                        divider_pipe_12                                        2239             1917.860
[01/18 11:57:02    654s]        Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division                              divider_pipe_12_DW_div_pipe_0_DW_div_pipe_11           2132             1884.646
[01/18 11:57:02    654s]         Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV                       divider_pipe_12_DW_div_5                               2132             1884.646
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_saturation                                     Saturation_Unit_24                                       69               21.898
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash                                         Squash_Unit_16_11_12                                    261               79.273
[01/18 11:57:02    654s]        Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash/lut_input_gen                          Q_format_n_to_one_16_11_11_12                             0                0.000
[01/18 11:57:02    654s]        Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash/offset_gen_i                           offset_gen_16_11_12                                      62               24.760
[01/18 11:57:02    654s]      Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1                                                   NACU_0_0_0_12                                          1905             1118.807
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_MAX_MIN                                        Maxmin_Unit_16_23                                       118               43.996
[01/18 11:57:02    654s]        Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_MAX_MIN/r370                                  Maxmin_Unit_16_23_DW01_cmp6_0_DW01_cmp6_22               58               20.035
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder                                    adder_nbits_32_2_23                                      42               56.975
[01/18 11:57:02    654s]        Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_0                           adder_nbits_32_2_23_DW01_add_3_DW01_add_398               9               12.247
[01/18 11:57:02    654s]        Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_1                           adder_nbits_32_2_23_DW01_add_2_DW01_add_397               8               12.780
[01/18 11:57:02    654s]        Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_2                           adder_nbits_32_2_23_DW01_add_1_DW01_add_396               8               12.780
[01/18 11:57:02    654s]        Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_3                           adder_nbits_32_2_23_DW01_add_0_DW01_add_395               8               12.780
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier                               conf_mul_Beh_16_2_23                                   1036              692.424
[01/18 11:57:02    654s]        Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h                      conf_mul_Beh_8_1_23                                     270              166.533
[01/18 11:57:02    654s]         Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/add_284             conf_mul_Beh_8_1_23_DW01_add_2_DW01_add_592              11               15.109
[01/18 11:57:02    654s]         Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/add_298             conf_mul_Beh_8_1_23_DW01_add_0_DW01_add_401              13               18.304
[01/18 11:57:02    654s]         Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_223            conf_mul_Beh_8_1_23_DW_mult_tc_1_DW_mult_tc_200          53               35.210
[01/18 11:57:02    654s]         Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_224            conf_mul_Beh_8_1_23_DW_mult_tc_2_DW_mult_tc_201          43               24.228
[01/18 11:57:02    654s]         Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_225            conf_mul_Beh_8_1_23_DW_mult_tc_3_DW_mult_tc_202          43               24.228
[01/18 11:57:02    654s]         Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_226            conf_mul_Beh_8_1_23_DW_mult_tc_0_DW_mult_tc_94           36               21.299
[01/18 11:57:02    654s]        Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l                      conf_mul_Beh_9_1_23                                     322              204.006
[01/18 11:57:02    654s]         Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/add_284             conf_mul_Beh_9_1_23_DW01_add_2_DW01_add_608              12               16.707
[01/18 11:57:02    654s]         Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/add_298             conf_mul_Beh_9_1_23_DW01_add_0_DW01_add_403              15               21.499
[01/18 11:57:02    654s]         Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_223            conf_mul_Beh_9_1_23_DW_mult_tc_0_DW_mult_tc_198          53               35.210
[01/18 11:57:02    654s]         Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_224            conf_mul_Beh_9_1_23_DW_mult_tc_2_DW_mult_tc_236          54               31.416
[01/18 11:57:02    654s]         Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_225            conf_mul_Beh_9_1_23_DW_mult_tc_3_DW_mult_tc_237          54               31.416
[01/18 11:57:02    654s]         Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_226            conf_mul_Beh_9_1_23_DW_mult_tc_1_DW_mult_tc_199          53               35.210
[01/18 11:57:02    654s]        Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/add_284                      conf_mul_Beh_16_2_23_DW01_add_2_DW01_add_576             19               27.889
[01/18 11:57:02    654s]        Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/add_298                      conf_mul_Beh_16_2_23_DW01_add_0_DW01_add_399             25               37.473
[01/18 11:57:02    654s]        Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/mult_246                     conf_mul_Beh_16_2_23_DW_mult_tc_0_DW_mult_tc_124        132              100.705
[01/18 11:57:02    654s]        Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/mult_247                     conf_mul_Beh_16_2_23_DW_mult_tc_1_DW_mult_tc_125        132              100.705
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_saturation                                     Saturation_Unit_23                                       69               21.898
[01/18 11:57:02    654s]      Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_0_neg                                                 twos_compl_16_64                                         33               22.364
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_0_neg/add_103                                        twos_compl_16_64_DW01_inc_0_DW01_inc_544                 16               16.707
[01/18 11:57:02    654s]      Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_1_neg                                                 twos_compl_16_62                                         33               22.364
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_1_neg/add_103                                        twos_compl_16_62_DW01_inc_0_DW01_inc_542                 16               16.707
[01/18 11:57:02    654s]      Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_2_neg                                                 twos_compl_16_63                                         33               22.364
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_2_neg/add_103                                        twos_compl_16_63_DW01_inc_0_DW01_inc_543                 16               16.707
[01/18 11:57:02    654s]      Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_3_neg                                                 twos_compl_16_61                                         33               22.364
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_3_neg/add_103                                        twos_compl_16_61_DW01_inc_0_DW01_inc_541                 16               16.707
[01/18 11:57:02    654s]      Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_sat_n_round_inst_0                                       Sat_n_round_24                                          116               34.744
[01/18 11:57:02    654s]      Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_sat_n_round_inst_1                                       Sat_n_round_23                                          116               34.744
[01/18 11:57:02    654s]      Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler                                                   scaler_12                                               793              537.738
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/mult_201                                         scaler_12_DW_mult_tc_2_DW_mult_tc_60                    119               92.585
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/mult_254                                         scaler_12_DW_mult_tc_3_DW_mult_tc_61                    119               92.585
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r427                                             scaler_12_DW_mult_tc_1_DW_mult_tc_30                    169              127.130
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r428                                             scaler_12_DW_mult_tc_4_DW_mult_tc_78                     61               42.998
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r429                                             scaler_12_DW_mult_tc_0_DW_mult_tc_14                    141               93.184
[01/18 11:57:02    654s]     Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top                                                             register_file_top_12                                  11564             6601.155
[01/18 11:57:02    654s]      Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate                                       AGU_46                                                  502              335.928
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/add_194                              AGU_46_DW01_add_1_DW01_add_390                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/add_207                              AGU_46_DW01_add_0_DW01_add_389                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/sub_209                              AGU_46_DW01_sub_0_DW01_sub_112                           13                9.518
[01/18 11:57:02    654s]      Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate                                       AGU_45                                                  502              335.928
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/add_194                              AGU_45_DW01_add_1_DW01_add_388                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/add_207                              AGU_45_DW01_add_0_DW01_add_387                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/sub_209                              AGU_45_DW01_sub_0_DW01_sub_111                           13                9.518
[01/18 11:57:02    654s]      Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_Dimarch_instantiate                                 AGU_RFblock_23                                          401              253.860
[01/18 11:57:02    654s]      Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate                                       AGU_48                                                  502              335.928
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/add_194                              AGU_48_DW01_add_1_DW01_add_394                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/add_207                              AGU_48_DW01_add_0_DW01_add_393                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/sub_209                              AGU_48_DW01_sub_0_DW01_sub_114                           13                9.518
[01/18 11:57:02    654s]      Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate                                       AGU_47                                                  502              335.928
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/add_194                              AGU_47_DW01_add_1_DW01_add_392                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/add_207                              AGU_47_DW01_add_0_DW01_add_391                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/sub_209                              AGU_47_DW01_sub_0_DW01_sub_113                           13                9.518
[01/18 11:57:02    654s]      Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_Dimarch_instantiate                                 AGU_RFblock_24                                          401              253.860
[01/18 11:57:02    654s]      Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile                                               register_file_12                                       7166             3877.386
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_0                             register_row_768                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_1                             register_row_767                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_10                            register_row_758                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_11                            register_row_757                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_12                            register_row_756                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_13                            register_row_755                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_14                            register_row_754                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_15                            register_row_753                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_16                            register_row_752                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_17                            register_row_751                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_18                            register_row_750                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_19                            register_row_749                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_2                             register_row_766                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_20                            register_row_748                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_21                            register_row_747                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_22                            register_row_746                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_23                            register_row_745                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_24                            register_row_744                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_25                            register_row_743                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_26                            register_row_742                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_27                            register_row_741                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_28                            register_row_740                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_29                            register_row_739                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_3                             register_row_765                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_30                            register_row_738                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_31                            register_row_737                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_32                            register_row_736                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_33                            register_row_735                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_34                            register_row_734                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_35                            register_row_733                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_36                            register_row_732                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_37                            register_row_731                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_38                            register_row_730                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_39                            register_row_729                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_4                             register_row_764                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_40                            register_row_728                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_41                            register_row_727                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_42                            register_row_726                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_43                            register_row_725                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_44                            register_row_724                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_45                            register_row_723                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_46                            register_row_722                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_47                            register_row_721                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_48                            register_row_720                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_49                            register_row_719                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_5                             register_row_763                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_50                            register_row_718                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_51                            register_row_717                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_52                            register_row_716                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_53                            register_row_715                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_54                            register_row_714                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_55                            register_row_713                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_56                            register_row_712                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_57                            register_row_711                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_58                            register_row_710                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_59                            register_row_709                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_6                             register_row_762                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_60                            register_row_708                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_61                            register_row_707                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_62                            register_row_706                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_63                            register_row_705                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_7                             register_row_761                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_8                             register_row_760                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_9                             register_row_759                                         49               35.277
[01/18 11:57:02    654s]      Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_0                                                   shadowReg_AGU_72                                        205              133.919
[01/18 11:57:02    654s]      Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_1                                                   shadowReg_AGU_71                                        205              133.919
[01/18 11:57:02    654s]      Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_DMR                                                 shadowReg_AGU_70                                        205              133.919
[01/18 11:57:02    654s]      Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_0                                                   shadowReg_AGU_69                                        205              133.919
[01/18 11:57:02    654s]      Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_1                                                   shadowReg_AGU_68                                        205              133.919
[01/18 11:57:02    654s]      Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_DMR                                                 shadowReg_AGU_67                                        205              133.919
[01/18 11:57:02    654s]     Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/seq_gen                                                             sequencer_12                                          12970             7627.044
[01/18 11:57:02    654s]      Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/seq_gen/add_588                                                    sequencer_12_DW01_inc_1_DW01_inc_546                     14               13.645
[01/18 11:57:02    654s]      Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu                                                    RaccuAndLoop_12                                        1574              917.130
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u                                        autoloop_12                                             917              526.223
[01/18 11:57:02    654s]        Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end                          priorityMux_2_1_4_4_4_23                                 16                3.794
[01/18 11:57:02    654s]         Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end/layer_1                 priorityMux_2_0_4_2_4_23                                  6                1.398
[01/18 11:57:02    654s]          Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end/layer_1/mux_X          priorityComponent_2_23                                    6                1.398
[01/18 11:57:02    654s]        Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top                          priorityMux_2_1_4_4_4_24                                 16                3.794
[01/18 11:57:02    654s]         Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top/layer_1                 priorityMux_2_0_4_2_4_24                                  6                1.398
[01/18 11:57:02    654s]          Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top/layer_1/mux_X          priorityComponent_2_24                                    6                1.398
[01/18 11:57:02    654s]        Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G2_aco                        autoloop_12_DW01_add_2_DW01_add_420                       8               10.317
[01/18 11:57:02    654s]        Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G3_aco                        autoloop_12_DW01_add_1_DW01_add_419                       8               10.317
[01/18 11:57:02    654s]        Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G4_aco                        autoloop_12_DW01_add_0_DW01_add_418                       8               10.317
[01/18 11:57:02    654s]        Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_aco                           autoloop_12_DW01_add_3_DW01_add_421                       8               10.317
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_RF_u                                        RaccuRF_12                                              411              290.801
[01/18 11:57:02    654s]       Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u                                           RACCU_12                                                246              100.106
[01/18 11:57:02    654s]        Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u/add_112                                  RACCU_12_DW01_add_0_DW01_add_417                          8               10.317
[01/18 11:57:02    654s]        Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u/sub_114                                  RACCU_12_DW01_sub_0_DW01_sub_120                          8               10.317
[01/18 11:57:02    654s]     Silago_top_inst_2_0/SILEGO_cell/MTRF_cell/shadowReg                                                           shadowReg_12                                            400              259.118
[01/18 11:57:02    654s]    Silago_top_inst_2_0/SILEGO_cell/config_swb                                                                     cell_config_swb_12                                      191              187.566
[01/18 11:57:02    654s]    Silago_top_inst_2_0/SILEGO_cell/swb                                                                            switchbox_16_5_12                                      2364             1074.278
[01/18 11:57:02    654s]     Silago_top_inst_2_0/SILEGO_cell/swb/Mux_Generate0_0                                                           InputMux_16_5_144                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_2_0/SILEGO_cell/swb/Mux_Generate0_1                                                           InputMux_16_5_143                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_2_0/SILEGO_cell/swb/Mux_Generate0_2                                                           InputMux_16_5_142                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_2_0/SILEGO_cell/swb/Mux_Generate0_3                                                           InputMux_16_5_141                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_2_0/SILEGO_cell/swb/Mux_Generate0_4                                                           InputMux_16_5_140                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_2_0/SILEGO_cell/swb/Mux_Generate0_5                                                           InputMux_16_5_139                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_2_0/SILEGO_cell/swb/Mux_Generate1_0                                                           InputMux_16_5_138                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_2_0/SILEGO_cell/swb/Mux_Generate1_1                                                           InputMux_16_5_137                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_2_0/SILEGO_cell/swb/Mux_Generate1_2                                                           InputMux_16_5_136                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_2_0/SILEGO_cell/swb/Mux_Generate1_3                                                           InputMux_16_5_135                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_2_0/SILEGO_cell/swb/Mux_Generate1_4                                                           InputMux_16_5_134                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_2_0/SILEGO_cell/swb/Mux_Generate1_5                                                           InputMux_16_5_133                                       197               89.523
[01/18 11:57:02    654s]   Silago_top_inst_2_0/u_addres_assign                                                                             addr_assign_12                                           23               17.239
[01/18 11:57:02    654s]   Silago_top_inst_2_0/u_bus_selector                                                                              bus_selector_6                                          127               33.679
[01/18 11:57:02    654s]   Silago_top_inst_2_0/u_data_selector                                                                             data_selector_6                                         513              136.648
[01/18 11:57:02    654s]  Silago_top_inst_3_0                                                                                              Silago_top_4                                          37981            22102.446
[01/18 11:57:02    654s]   Silago_top_inst_3_0/SILEGO_cell                                                                                 silego_10                                             37012            21421.537
[01/18 11:57:02    654s]    Silago_top_inst_3_0/SILEGO_cell/MTRF_cell                                                                      MTRF_cell_10                                          34291            20112.036
[01/18 11:57:02    654s]     Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen                                                             DPU_10                                                 8836             5449.201
[01/18 11:57:02    654s]      Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0                                                   NACU_0_0_1_10                                          4708             3220.639
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_2s_compliment                                  twos_compl_16_10                                         33               22.364
[01/18 11:57:02    654s]        Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_2s_compliment/add_103                         twos_compl_16_10_DW01_inc_0_DW01_inc_448                 16               16.707
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_MAX_MIN                                        Maxmin_Unit_16_20                                       118               43.996
[01/18 11:57:02    654s]        Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_MAX_MIN/r370                                  Maxmin_Unit_16_20_DW01_cmp6_0_DW01_cmp6_19               58               20.035
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder                                    adder_nbits_32_2_20                                      42               56.975
[01/18 11:57:02    654s]        Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_0                           adder_nbits_32_2_20_DW01_add_3_DW01_add_338               9               12.247
[01/18 11:57:02    654s]        Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_1                           adder_nbits_32_2_20_DW01_add_2_DW01_add_337               8               12.780
[01/18 11:57:02    654s]        Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_2                           adder_nbits_32_2_20_DW01_add_1_DW01_add_336               8               12.780
[01/18 11:57:02    654s]        Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_3                           adder_nbits_32_2_20_DW01_add_0_DW01_add_335               8               12.780
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier                               conf_mul_Beh_16_2_20                                   1036              692.424
[01/18 11:57:02    654s]        Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h                      conf_mul_Beh_8_1_20                                     270              166.533
[01/18 11:57:02    654s]         Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/add_284             conf_mul_Beh_8_1_20_DW01_add_2_DW01_add_634              11               15.109
[01/18 11:57:02    654s]         Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/add_298             conf_mul_Beh_8_1_20_DW01_add_0_DW01_add_341              13               18.304
[01/18 11:57:02    654s]         Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_223            conf_mul_Beh_8_1_20_DW_mult_tc_1_DW_mult_tc_268          53               35.210
[01/18 11:57:02    654s]         Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_224            conf_mul_Beh_8_1_20_DW_mult_tc_2_DW_mult_tc_320          43               24.228
[01/18 11:57:02    654s]         Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_225            conf_mul_Beh_8_1_20_DW_mult_tc_3_DW_mult_tc_321          43               24.228
[01/18 11:57:02    654s]         Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_226            conf_mul_Beh_8_1_20_DW_mult_tc_0_DW_mult_tc_252          36               21.299
[01/18 11:57:02    654s]        Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l                      conf_mul_Beh_9_1_20                                     322              204.006
[01/18 11:57:02    654s]         Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/add_284             conf_mul_Beh_9_1_20_DW01_add_2_DW01_add_654              12               16.707
[01/18 11:57:02    654s]         Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/add_298             conf_mul_Beh_9_1_20_DW01_add_0_DW01_add_343              15               21.499
[01/18 11:57:02    654s]         Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_223            conf_mul_Beh_9_1_20_DW_mult_tc_1_DW_mult_tc_361          53               35.210
[01/18 11:57:02    654s]         Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_224            conf_mul_Beh_9_1_20_DW_mult_tc_2_DW_mult_tc_392          54               31.416
[01/18 11:57:02    654s]         Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_225            conf_mul_Beh_9_1_20_DW_mult_tc_3_DW_mult_tc_393          54               31.416
[01/18 11:57:02    654s]         Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_226            conf_mul_Beh_9_1_20_DW_mult_tc_0_DW_mult_tc_360          53               35.210
[01/18 11:57:02    654s]        Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/add_284                      conf_mul_Beh_16_2_20_DW01_add_2_DW01_add_635             19               27.889
[01/18 11:57:02    654s]        Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/add_298                      conf_mul_Beh_16_2_20_DW01_add_0_DW01_add_339             25               37.473
[01/18 11:57:02    654s]        Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/mult_246                     conf_mul_Beh_16_2_20_DW_mult_tc_0_DW_mult_tc_322        132              100.705
[01/18 11:57:02    654s]        Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/mult_247                     conf_mul_Beh_16_2_20_DW_mult_tc_1_DW_mult_tc_323        132              100.705
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider                                        divider_pipe_10                                        2239             1917.860
[01/18 11:57:02    654s]        Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division                              divider_pipe_10_DW_div_pipe_0_DW_div_pipe_9            2132             1884.646
[01/18 11:57:02    654s]         Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV                       divider_pipe_10_DW_div_5                               2132             1884.646
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_saturation                                     Saturation_Unit_20                                       69               21.898
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash                                         Squash_Unit_16_11_10                                    261               79.273
[01/18 11:57:02    654s]        Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash/lut_input_gen                          Q_format_n_to_one_16_11_11_10                             0                0.000
[01/18 11:57:02    654s]        Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash/offset_gen_i                           offset_gen_16_11_10                                      62               24.760
[01/18 11:57:02    654s]      Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1                                                   NACU_0_0_0_10                                          1905             1118.807
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_MAX_MIN                                        Maxmin_Unit_16_19                                       118               43.996
[01/18 11:57:02    654s]        Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_MAX_MIN/r370                                  Maxmin_Unit_16_19_DW01_cmp6_0_DW01_cmp6_18               58               20.035
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder                                    adder_nbits_32_2_19                                      42               56.975
[01/18 11:57:02    654s]        Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_0                           adder_nbits_32_2_19_DW01_add_3_DW01_add_328               9               12.247
[01/18 11:57:02    654s]        Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_1                           adder_nbits_32_2_19_DW01_add_2_DW01_add_327               8               12.780
[01/18 11:57:02    654s]        Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_2                           adder_nbits_32_2_19_DW01_add_1_DW01_add_326               8               12.780
[01/18 11:57:02    654s]        Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_3                           adder_nbits_32_2_19_DW01_add_0_DW01_add_325               8               12.780
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier                               conf_mul_Beh_16_2_19                                   1036              692.424
[01/18 11:57:02    654s]        Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h                      conf_mul_Beh_8_1_19                                     270              166.533
[01/18 11:57:02    654s]         Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/add_284             conf_mul_Beh_8_1_19_DW01_add_2_DW01_add_590              11               15.109
[01/18 11:57:02    654s]         Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/add_298             conf_mul_Beh_8_1_19_DW01_add_0_DW01_add_331              13               18.304
[01/18 11:57:02    654s]         Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_223            conf_mul_Beh_8_1_19_DW_mult_tc_1_DW_mult_tc_190          53               35.210
[01/18 11:57:02    654s]         Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_224            conf_mul_Beh_8_1_19_DW_mult_tc_2_DW_mult_tc_191          43               24.228
[01/18 11:57:02    654s]         Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_225            conf_mul_Beh_8_1_19_DW_mult_tc_3_DW_mult_tc_192          43               24.228
[01/18 11:57:02    654s]         Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_226            conf_mul_Beh_8_1_19_DW_mult_tc_0_DW_mult_tc_92           36               21.299
[01/18 11:57:02    654s]        Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l                      conf_mul_Beh_9_1_19                                     322              204.006
[01/18 11:57:02    654s]         Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/add_284             conf_mul_Beh_9_1_19_DW01_add_2_DW01_add_606              12               16.707
[01/18 11:57:02    654s]         Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/add_298             conf_mul_Beh_9_1_19_DW01_add_0_DW01_add_333              15               21.499
[01/18 11:57:02    654s]         Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_223            conf_mul_Beh_9_1_19_DW_mult_tc_0_DW_mult_tc_188          53               35.210
[01/18 11:57:02    654s]         Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_224            conf_mul_Beh_9_1_19_DW_mult_tc_2_DW_mult_tc_232          54               31.416
[01/18 11:57:02    654s]         Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_225            conf_mul_Beh_9_1_19_DW_mult_tc_3_DW_mult_tc_233          54               31.416
[01/18 11:57:02    654s]         Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_226            conf_mul_Beh_9_1_19_DW_mult_tc_1_DW_mult_tc_189          53               35.210
[01/18 11:57:02    654s]        Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/add_284                      conf_mul_Beh_16_2_19_DW01_add_2_DW01_add_574             19               27.889
[01/18 11:57:02    654s]        Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/add_298                      conf_mul_Beh_16_2_19_DW01_add_0_DW01_add_329             25               37.473
[01/18 11:57:02    654s]        Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/mult_246                     conf_mul_Beh_16_2_19_DW_mult_tc_0_DW_mult_tc_120        132              100.705
[01/18 11:57:02    654s]        Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/mult_247                     conf_mul_Beh_16_2_19_DW_mult_tc_1_DW_mult_tc_121        132              100.705
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_saturation                                     Saturation_Unit_19                                       69               21.898
[01/18 11:57:02    654s]      Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_0_neg                                                 twos_compl_16_56                                         33               22.364
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_0_neg/add_103                                        twos_compl_16_56_DW01_inc_0_DW01_inc_452                 16               16.707
[01/18 11:57:02    654s]      Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_1_neg                                                 twos_compl_16_54                                         33               22.364
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_1_neg/add_103                                        twos_compl_16_54_DW01_inc_0_DW01_inc_450                 16               16.707
[01/18 11:57:02    654s]      Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_2_neg                                                 twos_compl_16_55                                         33               22.364
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_2_neg/add_103                                        twos_compl_16_55_DW01_inc_0_DW01_inc_451                 16               16.707
[01/18 11:57:02    654s]      Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_3_neg                                                 twos_compl_16_53                                         33               22.364
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_3_neg/add_103                                        twos_compl_16_53_DW01_inc_0_DW01_inc_449                 16               16.707
[01/18 11:57:02    654s]      Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_sat_n_round_inst_0                                       Sat_n_round_20                                          116               34.744
[01/18 11:57:02    654s]      Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_sat_n_round_inst_1                                       Sat_n_round_19                                          116               34.744
[01/18 11:57:02    654s]      Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler                                                   scaler_10                                               793              537.738
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/mult_201                                         scaler_10_DW_mult_tc_2_DW_mult_tc_56                    119               92.585
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/mult_254                                         scaler_10_DW_mult_tc_3_DW_mult_tc_57                    119               92.585
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r427                                             scaler_10_DW_mult_tc_1_DW_mult_tc_28                    169              127.130
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r428                                             scaler_10_DW_mult_tc_4_DW_mult_tc_76                     61               42.998
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r429                                             scaler_10_DW_mult_tc_0_DW_mult_tc_12                    141               93.184
[01/18 11:57:02    654s]     Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top                                                             register_file_top_10                                  11564             6601.155
[01/18 11:57:02    654s]      Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate                                       AGU_38                                                  502              335.928
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/add_194                              AGU_38_DW01_add_1_DW01_add_320                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/add_207                              AGU_38_DW01_add_0_DW01_add_319                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/sub_209                              AGU_38_DW01_sub_0_DW01_sub_92                            13                9.518
[01/18 11:57:02    654s]      Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate                                       AGU_37                                                  502              335.928
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/add_194                              AGU_37_DW01_add_1_DW01_add_318                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/add_207                              AGU_37_DW01_add_0_DW01_add_317                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/sub_209                              AGU_37_DW01_sub_0_DW01_sub_91                            13                9.518
[01/18 11:57:02    654s]      Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_Dimarch_instantiate                                 AGU_RFblock_19                                          401              253.860
[01/18 11:57:02    654s]      Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate                                       AGU_40                                                  502              335.928
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/add_194                              AGU_40_DW01_add_1_DW01_add_324                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/add_207                              AGU_40_DW01_add_0_DW01_add_323                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/sub_209                              AGU_40_DW01_sub_0_DW01_sub_94                            13                9.518
[01/18 11:57:02    654s]      Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate                                       AGU_39                                                  502              335.928
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/add_194                              AGU_39_DW01_add_1_DW01_add_322                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/add_207                              AGU_39_DW01_add_0_DW01_add_321                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/sub_209                              AGU_39_DW01_sub_0_DW01_sub_93                            13                9.518
[01/18 11:57:02    654s]      Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_Dimarch_instantiate                                 AGU_RFblock_20                                          401              253.860
[01/18 11:57:02    654s]      Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile                                               register_file_10                                       7166             3877.386
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_0                             register_row_640                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_1                             register_row_639                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_10                            register_row_630                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_11                            register_row_629                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_12                            register_row_628                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_13                            register_row_627                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_14                            register_row_626                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_15                            register_row_625                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_16                            register_row_624                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_17                            register_row_623                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_18                            register_row_622                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_19                            register_row_621                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_2                             register_row_638                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_20                            register_row_620                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_21                            register_row_619                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_22                            register_row_618                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_23                            register_row_617                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_24                            register_row_616                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_25                            register_row_615                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_26                            register_row_614                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_27                            register_row_613                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_28                            register_row_612                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_29                            register_row_611                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_3                             register_row_637                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_30                            register_row_610                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_31                            register_row_609                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_32                            register_row_608                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_33                            register_row_607                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_34                            register_row_606                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_35                            register_row_605                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_36                            register_row_604                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_37                            register_row_603                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_38                            register_row_602                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_39                            register_row_601                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_4                             register_row_636                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_40                            register_row_600                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_41                            register_row_599                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_42                            register_row_598                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_43                            register_row_597                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_44                            register_row_596                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_45                            register_row_595                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_46                            register_row_594                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_47                            register_row_593                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_48                            register_row_592                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_49                            register_row_591                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_5                             register_row_635                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_50                            register_row_590                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_51                            register_row_589                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_52                            register_row_588                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_53                            register_row_587                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_54                            register_row_586                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_55                            register_row_585                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_56                            register_row_584                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_57                            register_row_583                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_58                            register_row_582                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_59                            register_row_581                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_6                             register_row_634                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_60                            register_row_580                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_61                            register_row_579                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_62                            register_row_578                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_63                            register_row_577                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_7                             register_row_633                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_8                             register_row_632                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_9                             register_row_631                                         49               35.277
[01/18 11:57:02    654s]      Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_0                                                   shadowReg_AGU_60                                        205              133.919
[01/18 11:57:02    654s]      Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_1                                                   shadowReg_AGU_59                                        205              133.919
[01/18 11:57:02    654s]      Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_DMR                                                 shadowReg_AGU_58                                        205              133.919
[01/18 11:57:02    654s]      Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_0                                                   shadowReg_AGU_57                                        205              133.919
[01/18 11:57:02    654s]      Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_1                                                   shadowReg_AGU_56                                        205              133.919
[01/18 11:57:02    654s]      Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_DMR                                                 shadowReg_AGU_55                                        205              133.919
[01/18 11:57:02    654s]     Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/seq_gen                                                             sequencer_10                                          12970             7627.044
[01/18 11:57:02    654s]      Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/seq_gen/add_588                                                    sequencer_10_DW01_inc_1_DW01_inc_454                     14               13.645
[01/18 11:57:02    654s]      Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu                                                    RaccuAndLoop_10                                        1574              917.130
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u                                        autoloop_10                                             917              526.223
[01/18 11:57:02    654s]        Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end                          priorityMux_2_1_4_4_4_19                                 16                3.794
[01/18 11:57:02    654s]         Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end/layer_1                 priorityMux_2_0_4_2_4_19                                  6                1.398
[01/18 11:57:02    654s]          Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end/layer_1/mux_X          priorityComponent_2_19                                    6                1.398
[01/18 11:57:02    654s]        Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top                          priorityMux_2_1_4_4_4_20                                 16                3.794
[01/18 11:57:02    654s]         Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top/layer_1                 priorityMux_2_0_4_2_4_20                                  6                1.398
[01/18 11:57:02    654s]          Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top/layer_1/mux_X          priorityComponent_2_20                                    6                1.398
[01/18 11:57:02    654s]        Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G2_aco                        autoloop_10_DW01_add_2_DW01_add_350                       8               10.317
[01/18 11:57:02    654s]        Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G3_aco                        autoloop_10_DW01_add_1_DW01_add_349                       8               10.317
[01/18 11:57:02    654s]        Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G4_aco                        autoloop_10_DW01_add_0_DW01_add_348                       8               10.317
[01/18 11:57:02    654s]        Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_aco                           autoloop_10_DW01_add_3_DW01_add_351                       8               10.317
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_RF_u                                        RaccuRF_10                                              411              290.801
[01/18 11:57:02    654s]       Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u                                           RACCU_10                                                246              100.106
[01/18 11:57:02    654s]        Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u/add_112                                  RACCU_10_DW01_add_0_DW01_add_347                          8               10.317
[01/18 11:57:02    654s]        Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u/sub_114                                  RACCU_10_DW01_sub_0_DW01_sub_100                          8               10.317
[01/18 11:57:02    654s]     Silago_top_inst_3_0/SILEGO_cell/MTRF_cell/shadowReg                                                           shadowReg_10                                            400              259.118
[01/18 11:57:02    654s]    Silago_top_inst_3_0/SILEGO_cell/config_swb                                                                     cell_config_swb_10                                      191              187.566
[01/18 11:57:02    654s]    Silago_top_inst_3_0/SILEGO_cell/swb                                                                            switchbox_16_5_10                                      2364             1074.278
[01/18 11:57:02    654s]     Silago_top_inst_3_0/SILEGO_cell/swb/Mux_Generate0_0                                                           InputMux_16_5_120                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_3_0/SILEGO_cell/swb/Mux_Generate0_1                                                           InputMux_16_5_119                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_3_0/SILEGO_cell/swb/Mux_Generate0_2                                                           InputMux_16_5_118                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_3_0/SILEGO_cell/swb/Mux_Generate0_3                                                           InputMux_16_5_117                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_3_0/SILEGO_cell/swb/Mux_Generate0_4                                                           InputMux_16_5_116                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_3_0/SILEGO_cell/swb/Mux_Generate0_5                                                           InputMux_16_5_115                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_3_0/SILEGO_cell/swb/Mux_Generate1_0                                                           InputMux_16_5_114                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_3_0/SILEGO_cell/swb/Mux_Generate1_1                                                           InputMux_16_5_113                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_3_0/SILEGO_cell/swb/Mux_Generate1_2                                                           InputMux_16_5_112                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_3_0/SILEGO_cell/swb/Mux_Generate1_3                                                           InputMux_16_5_111                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_3_0/SILEGO_cell/swb/Mux_Generate1_4                                                           InputMux_16_5_110                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_3_0/SILEGO_cell/swb/Mux_Generate1_5                                                           InputMux_16_5_109                                       197               89.523
[01/18 11:57:02    654s]   Silago_top_inst_3_0/u_addres_assign                                                                             addr_assign_10                                           23               17.239
[01/18 11:57:02    654s]   Silago_top_inst_3_0/u_bus_selector                                                                              bus_selector_5                                          127               33.679
[01/18 11:57:02    654s]   Silago_top_inst_3_0/u_data_selector                                                                             data_selector_5                                         513              136.648
[01/18 11:57:02    654s]  Silago_top_inst_4_0                                                                                              Silago_top_3                                          37981            22102.446
[01/18 11:57:02    654s]   Silago_top_inst_4_0/SILEGO_cell                                                                                 silego_8                                              37012            21421.537
[01/18 11:57:02    654s]    Silago_top_inst_4_0/SILEGO_cell/MTRF_cell                                                                      MTRF_cell_8                                           34291            20112.036
[01/18 11:57:02    654s]     Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen                                                             DPU_8                                                  8836             5449.201
[01/18 11:57:02    654s]      Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0                                                   NACU_0_0_1_8                                           4708             3220.639
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_2s_compliment                                  twos_compl_16_8                                          33               22.364
[01/18 11:57:02    654s]        Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_2s_compliment/add_103                         twos_compl_16_8_DW01_inc_0_DW01_inc_356                  16               16.707
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_MAX_MIN                                        Maxmin_Unit_16_16                                       118               43.996
[01/18 11:57:02    654s]        Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_MAX_MIN/r370                                  Maxmin_Unit_16_16_DW01_cmp6_0_DW01_cmp6_15               58               20.035
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder                                    adder_nbits_32_2_16                                      42               56.975
[01/18 11:57:02    654s]        Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_0                           adder_nbits_32_2_16_DW01_add_3_DW01_add_268               9               12.247
[01/18 11:57:02    654s]        Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_1                           adder_nbits_32_2_16_DW01_add_2_DW01_add_267               8               12.780
[01/18 11:57:02    654s]        Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_2                           adder_nbits_32_2_16_DW01_add_1_DW01_add_266               8               12.780
[01/18 11:57:02    654s]        Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_3                           adder_nbits_32_2_16_DW01_add_0_DW01_add_265               8               12.780
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier                               conf_mul_Beh_16_2_16                                   1036              692.424
[01/18 11:57:02    654s]        Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h                      conf_mul_Beh_8_1_16                                     270              166.533
[01/18 11:57:02    654s]         Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/add_284             conf_mul_Beh_8_1_16_DW01_add_2_DW01_add_626              11               15.109
[01/18 11:57:02    654s]         Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/add_298             conf_mul_Beh_8_1_16_DW01_add_0_DW01_add_271              13               18.304
[01/18 11:57:02    654s]         Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_223            conf_mul_Beh_8_1_16_DW_mult_tc_1_DW_mult_tc_264          53               35.210
[01/18 11:57:02    654s]         Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_224            conf_mul_Beh_8_1_16_DW_mult_tc_2_DW_mult_tc_304          43               24.228
[01/18 11:57:02    654s]         Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_225            conf_mul_Beh_8_1_16_DW_mult_tc_3_DW_mult_tc_305          43               24.228
[01/18 11:57:02    654s]         Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_226            conf_mul_Beh_8_1_16_DW_mult_tc_0_DW_mult_tc_248          36               21.299
[01/18 11:57:02    654s]        Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l                      conf_mul_Beh_9_1_16                                     322              204.006
[01/18 11:57:02    654s]         Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/add_284             conf_mul_Beh_9_1_16_DW01_add_2_DW01_add_650              12               16.707
[01/18 11:57:02    654s]         Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/add_298             conf_mul_Beh_9_1_16_DW01_add_0_DW01_add_273              15               21.499
[01/18 11:57:02    654s]         Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_223            conf_mul_Beh_9_1_16_DW_mult_tc_1_DW_mult_tc_353          53               35.210
[01/18 11:57:02    654s]         Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_224            conf_mul_Beh_9_1_16_DW_mult_tc_2_DW_mult_tc_384          54               31.416
[01/18 11:57:02    654s]         Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_225            conf_mul_Beh_9_1_16_DW_mult_tc_3_DW_mult_tc_385          54               31.416
[01/18 11:57:02    654s]         Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_226            conf_mul_Beh_9_1_16_DW_mult_tc_0_DW_mult_tc_352          53               35.210
[01/18 11:57:02    654s]        Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/add_284                      conf_mul_Beh_16_2_16_DW01_add_2_DW01_add_627             19               27.889
[01/18 11:57:02    654s]        Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/add_298                      conf_mul_Beh_16_2_16_DW01_add_0_DW01_add_269             25               37.473
[01/18 11:57:02    654s]        Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/mult_246                     conf_mul_Beh_16_2_16_DW_mult_tc_0_DW_mult_tc_306        132              100.705
[01/18 11:57:02    654s]        Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/mult_247                     conf_mul_Beh_16_2_16_DW_mult_tc_1_DW_mult_tc_307        132              100.705
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider                                        divider_pipe_8                                         2239             1917.860
[01/18 11:57:02    654s]        Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division                              divider_pipe_8_DW_div_pipe_0_DW_div_pipe_7             2132             1884.646
[01/18 11:57:02    654s]         Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV                       divider_pipe_8_DW_div_5                                2132             1884.646
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_saturation                                     Saturation_Unit_16                                       69               21.898
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash                                         Squash_Unit_16_11_8                                     261               79.273
[01/18 11:57:02    654s]        Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash/lut_input_gen                          Q_format_n_to_one_16_11_11_8                              0                0.000
[01/18 11:57:02    654s]        Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash/offset_gen_i                           offset_gen_16_11_8                                       62               24.760
[01/18 11:57:02    654s]      Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1                                                   NACU_0_0_0_8                                           1905             1118.807
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_MAX_MIN                                        Maxmin_Unit_16_15                                       118               43.996
[01/18 11:57:02    654s]        Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_MAX_MIN/r370                                  Maxmin_Unit_16_15_DW01_cmp6_0_DW01_cmp6_14               58               20.035
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder                                    adder_nbits_32_2_15                                      42               56.975
[01/18 11:57:02    654s]        Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_0                           adder_nbits_32_2_15_DW01_add_3_DW01_add_258               9               12.247
[01/18 11:57:02    654s]        Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_1                           adder_nbits_32_2_15_DW01_add_2_DW01_add_257               8               12.780
[01/18 11:57:02    654s]        Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_2                           adder_nbits_32_2_15_DW01_add_1_DW01_add_256               8               12.780
[01/18 11:57:02    654s]        Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_3                           adder_nbits_32_2_15_DW01_add_0_DW01_add_255               8               12.780
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier                               conf_mul_Beh_16_2_15                                   1036              692.424
[01/18 11:57:02    654s]        Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h                      conf_mul_Beh_8_1_15                                     270              166.533
[01/18 11:57:02    654s]         Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/add_284             conf_mul_Beh_8_1_15_DW01_add_2_DW01_add_586              11               15.109
[01/18 11:57:02    654s]         Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/add_298             conf_mul_Beh_8_1_15_DW01_add_0_DW01_add_261              13               18.304
[01/18 11:57:02    654s]         Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_223            conf_mul_Beh_8_1_15_DW_mult_tc_1_DW_mult_tc_170          53               35.210
[01/18 11:57:02    654s]         Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_224            conf_mul_Beh_8_1_15_DW_mult_tc_2_DW_mult_tc_171          43               24.228
[01/18 11:57:02    654s]         Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_225            conf_mul_Beh_8_1_15_DW_mult_tc_3_DW_mult_tc_172          43               24.228
[01/18 11:57:02    654s]         Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_226            conf_mul_Beh_8_1_15_DW_mult_tc_0_DW_mult_tc_88           36               21.299
[01/18 11:57:02    654s]        Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l                      conf_mul_Beh_9_1_15                                     322              204.006
[01/18 11:57:02    654s]         Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/add_284             conf_mul_Beh_9_1_15_DW01_add_2_DW01_add_602              12               16.707
[01/18 11:57:02    654s]         Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/add_298             conf_mul_Beh_9_1_15_DW01_add_0_DW01_add_263              15               21.499
[01/18 11:57:02    654s]         Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_223            conf_mul_Beh_9_1_15_DW_mult_tc_0_DW_mult_tc_168          53               35.210
[01/18 11:57:02    654s]         Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_224            conf_mul_Beh_9_1_15_DW_mult_tc_2_DW_mult_tc_224          54               31.416
[01/18 11:57:02    654s]         Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_225            conf_mul_Beh_9_1_15_DW_mult_tc_3_DW_mult_tc_225          54               31.416
[01/18 11:57:02    654s]         Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_226            conf_mul_Beh_9_1_15_DW_mult_tc_1_DW_mult_tc_169          53               35.210
[01/18 11:57:02    654s]        Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/add_284                      conf_mul_Beh_16_2_15_DW01_add_2_DW01_add_570             19               27.889
[01/18 11:57:02    654s]        Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/add_298                      conf_mul_Beh_16_2_15_DW01_add_0_DW01_add_259             25               37.473
[01/18 11:57:02    654s]        Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/mult_246                     conf_mul_Beh_16_2_15_DW_mult_tc_0_DW_mult_tc_112        132              100.705
[01/18 11:57:02    654s]        Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/mult_247                     conf_mul_Beh_16_2_15_DW_mult_tc_1_DW_mult_tc_113        132              100.705
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_saturation                                     Saturation_Unit_15                                       69               21.898
[01/18 11:57:02    654s]      Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_0_neg                                                 twos_compl_16_48                                         33               22.364
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_0_neg/add_103                                        twos_compl_16_48_DW01_inc_0_DW01_inc_360                 16               16.707
[01/18 11:57:02    654s]      Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_1_neg                                                 twos_compl_16_46                                         33               22.364
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_1_neg/add_103                                        twos_compl_16_46_DW01_inc_0_DW01_inc_358                 16               16.707
[01/18 11:57:02    654s]      Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_2_neg                                                 twos_compl_16_47                                         33               22.364
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_2_neg/add_103                                        twos_compl_16_47_DW01_inc_0_DW01_inc_359                 16               16.707
[01/18 11:57:02    654s]      Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_3_neg                                                 twos_compl_16_45                                         33               22.364
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_3_neg/add_103                                        twos_compl_16_45_DW01_inc_0_DW01_inc_357                 16               16.707
[01/18 11:57:02    654s]      Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_sat_n_round_inst_0                                       Sat_n_round_16                                          116               34.744
[01/18 11:57:02    654s]      Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_sat_n_round_inst_1                                       Sat_n_round_15                                          116               34.744
[01/18 11:57:02    654s]      Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler                                                   scaler_8                                                793              537.738
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/mult_201                                         scaler_8_DW_mult_tc_2_DW_mult_tc_48                     119               92.585
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/mult_254                                         scaler_8_DW_mult_tc_3_DW_mult_tc_49                     119               92.585
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r427                                             scaler_8_DW_mult_tc_1_DW_mult_tc_24                     169              127.130
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r428                                             scaler_8_DW_mult_tc_4_DW_mult_tc_72                      61               42.998
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r429                                             scaler_8_DW_mult_tc_0_DW_mult_tc_8                      141               93.184
[01/18 11:57:02    654s]     Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top                                                             register_file_top_8                                   11564             6601.155
[01/18 11:57:02    654s]      Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate                                       AGU_30                                                  502              335.928
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/add_194                              AGU_30_DW01_add_1_DW01_add_250                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/add_207                              AGU_30_DW01_add_0_DW01_add_249                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/sub_209                              AGU_30_DW01_sub_0_DW01_sub_72                            13                9.518
[01/18 11:57:02    654s]      Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate                                       AGU_29                                                  502              335.928
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/add_194                              AGU_29_DW01_add_1_DW01_add_248                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/add_207                              AGU_29_DW01_add_0_DW01_add_247                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/sub_209                              AGU_29_DW01_sub_0_DW01_sub_71                            13                9.518
[01/18 11:57:02    654s]      Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_Dimarch_instantiate                                 AGU_RFblock_15                                          401              253.860
[01/18 11:57:02    654s]      Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate                                       AGU_32                                                  502              335.928
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/add_194                              AGU_32_DW01_add_1_DW01_add_254                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/add_207                              AGU_32_DW01_add_0_DW01_add_253                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/sub_209                              AGU_32_DW01_sub_0_DW01_sub_74                            13                9.518
[01/18 11:57:02    654s]      Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate                                       AGU_31                                                  502              335.928
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/add_194                              AGU_31_DW01_add_1_DW01_add_252                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/add_207                              AGU_31_DW01_add_0_DW01_add_251                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/sub_209                              AGU_31_DW01_sub_0_DW01_sub_73                            13                9.518
[01/18 11:57:02    654s]      Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_Dimarch_instantiate                                 AGU_RFblock_16                                          401              253.860
[01/18 11:57:02    654s]      Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile                                               register_file_8                                        7166             3877.386
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_0                             register_row_512                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_1                             register_row_511                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_10                            register_row_502                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_11                            register_row_501                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_12                            register_row_500                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_13                            register_row_499                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_14                            register_row_498                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_15                            register_row_497                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_16                            register_row_496                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_17                            register_row_495                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_18                            register_row_494                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_19                            register_row_493                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_2                             register_row_510                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_20                            register_row_492                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_21                            register_row_491                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_22                            register_row_490                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_23                            register_row_489                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_24                            register_row_488                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_25                            register_row_487                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_26                            register_row_486                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_27                            register_row_485                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_28                            register_row_484                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_29                            register_row_483                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_3                             register_row_509                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_30                            register_row_482                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_31                            register_row_481                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_32                            register_row_480                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_33                            register_row_479                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_34                            register_row_478                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_35                            register_row_477                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_36                            register_row_476                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_37                            register_row_475                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_38                            register_row_474                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_39                            register_row_473                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_4                             register_row_508                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_40                            register_row_472                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_41                            register_row_471                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_42                            register_row_470                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_43                            register_row_469                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_44                            register_row_468                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_45                            register_row_467                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_46                            register_row_466                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_47                            register_row_465                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_48                            register_row_464                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_49                            register_row_463                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_5                             register_row_507                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_50                            register_row_462                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_51                            register_row_461                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_52                            register_row_460                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_53                            register_row_459                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_54                            register_row_458                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_55                            register_row_457                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_56                            register_row_456                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_57                            register_row_455                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_58                            register_row_454                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_59                            register_row_453                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_6                             register_row_506                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_60                            register_row_452                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_61                            register_row_451                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_62                            register_row_450                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_63                            register_row_449                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_7                             register_row_505                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_8                             register_row_504                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_9                             register_row_503                                         49               35.277
[01/18 11:57:02    654s]      Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_0                                                   shadowReg_AGU_48                                        205              133.919
[01/18 11:57:02    654s]      Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_1                                                   shadowReg_AGU_47                                        205              133.919
[01/18 11:57:02    654s]      Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_DMR                                                 shadowReg_AGU_46                                        205              133.919
[01/18 11:57:02    654s]      Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_0                                                   shadowReg_AGU_45                                        205              133.919
[01/18 11:57:02    654s]      Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_1                                                   shadowReg_AGU_44                                        205              133.919
[01/18 11:57:02    654s]      Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_DMR                                                 shadowReg_AGU_43                                        205              133.919
[01/18 11:57:02    654s]     Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/seq_gen                                                             sequencer_8                                           12970             7627.044
[01/18 11:57:02    654s]      Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/seq_gen/add_588                                                    sequencer_8_DW01_inc_1_DW01_inc_362                      14               13.645
[01/18 11:57:02    654s]      Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu                                                    RaccuAndLoop_8                                         1574              917.130
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u                                        autoloop_8                                              917              526.223
[01/18 11:57:02    654s]        Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end                          priorityMux_2_1_4_4_4_15                                 16                3.794
[01/18 11:57:02    654s]         Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end/layer_1                 priorityMux_2_0_4_2_4_15                                  6                1.398
[01/18 11:57:02    654s]          Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end/layer_1/mux_X          priorityComponent_2_15                                    6                1.398
[01/18 11:57:02    654s]        Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top                          priorityMux_2_1_4_4_4_16                                 16                3.794
[01/18 11:57:02    654s]         Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top/layer_1                 priorityMux_2_0_4_2_4_16                                  6                1.398
[01/18 11:57:02    654s]          Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top/layer_1/mux_X          priorityComponent_2_16                                    6                1.398
[01/18 11:57:02    654s]        Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G2_aco                        autoloop_8_DW01_add_2_DW01_add_280                        8               10.317
[01/18 11:57:02    654s]        Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G3_aco                        autoloop_8_DW01_add_1_DW01_add_279                        8               10.317
[01/18 11:57:02    654s]        Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G4_aco                        autoloop_8_DW01_add_0_DW01_add_278                        8               10.317
[01/18 11:57:02    654s]        Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_aco                           autoloop_8_DW01_add_3_DW01_add_281                        8               10.317
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_RF_u                                        RaccuRF_8                                               411              290.801
[01/18 11:57:02    654s]       Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u                                           RACCU_8                                                 246              100.106
[01/18 11:57:02    654s]        Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u/add_112                                  RACCU_8_DW01_add_0_DW01_add_277                           8               10.317
[01/18 11:57:02    654s]        Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u/sub_114                                  RACCU_8_DW01_sub_0_DW01_sub_80                            8               10.317
[01/18 11:57:02    654s]     Silago_top_inst_4_0/SILEGO_cell/MTRF_cell/shadowReg                                                           shadowReg_8                                             400              259.118
[01/18 11:57:02    654s]    Silago_top_inst_4_0/SILEGO_cell/config_swb                                                                     cell_config_swb_8                                       191              187.566
[01/18 11:57:02    654s]    Silago_top_inst_4_0/SILEGO_cell/swb                                                                            switchbox_16_5_8                                       2364             1074.278
[01/18 11:57:02    654s]     Silago_top_inst_4_0/SILEGO_cell/swb/Mux_Generate0_0                                                           InputMux_16_5_96                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_4_0/SILEGO_cell/swb/Mux_Generate0_1                                                           InputMux_16_5_95                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_4_0/SILEGO_cell/swb/Mux_Generate0_2                                                           InputMux_16_5_94                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_4_0/SILEGO_cell/swb/Mux_Generate0_3                                                           InputMux_16_5_93                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_4_0/SILEGO_cell/swb/Mux_Generate0_4                                                           InputMux_16_5_92                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_4_0/SILEGO_cell/swb/Mux_Generate0_5                                                           InputMux_16_5_91                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_4_0/SILEGO_cell/swb/Mux_Generate1_0                                                           InputMux_16_5_90                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_4_0/SILEGO_cell/swb/Mux_Generate1_1                                                           InputMux_16_5_89                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_4_0/SILEGO_cell/swb/Mux_Generate1_2                                                           InputMux_16_5_88                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_4_0/SILEGO_cell/swb/Mux_Generate1_3                                                           InputMux_16_5_87                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_4_0/SILEGO_cell/swb/Mux_Generate1_4                                                           InputMux_16_5_86                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_4_0/SILEGO_cell/swb/Mux_Generate1_5                                                           InputMux_16_5_85                                        197               89.523
[01/18 11:57:02    654s]   Silago_top_inst_4_0/u_addres_assign                                                                             addr_assign_8                                            23               17.239
[01/18 11:57:02    654s]   Silago_top_inst_4_0/u_bus_selector                                                                              bus_selector_4                                          127               33.679
[01/18 11:57:02    654s]   Silago_top_inst_4_0/u_data_selector                                                                             data_selector_4                                         513              136.648
[01/18 11:57:02    654s]  Silago_top_inst_5_0                                                                                              Silago_top_2                                          37981            22102.446
[01/18 11:57:02    654s]   Silago_top_inst_5_0/SILEGO_cell                                                                                 silego_6                                              37012            21421.537
[01/18 11:57:02    654s]    Silago_top_inst_5_0/SILEGO_cell/MTRF_cell                                                                      MTRF_cell_6                                           34291            20112.036
[01/18 11:57:02    654s]     Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen                                                             DPU_6                                                  8836             5449.201
[01/18 11:57:02    654s]      Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0                                                   NACU_0_0_1_6                                           4708             3220.639
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_2s_compliment                                  twos_compl_16_6                                          33               22.364
[01/18 11:57:02    654s]        Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_2s_compliment/add_103                         twos_compl_16_6_DW01_inc_0_DW01_inc_264                  16               16.707
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_MAX_MIN                                        Maxmin_Unit_16_12                                       118               43.996
[01/18 11:57:02    654s]        Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_MAX_MIN/r370                                  Maxmin_Unit_16_12_DW01_cmp6_0_DW01_cmp6_11               58               20.035
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder                                    adder_nbits_32_2_12                                      42               56.975
[01/18 11:57:02    654s]        Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_0                           adder_nbits_32_2_12_DW01_add_3_DW01_add_198               9               12.247
[01/18 11:57:02    654s]        Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_1                           adder_nbits_32_2_12_DW01_add_2_DW01_add_197               8               12.780
[01/18 11:57:02    654s]        Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_2                           adder_nbits_32_2_12_DW01_add_1_DW01_add_196               8               12.780
[01/18 11:57:02    654s]        Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_3                           adder_nbits_32_2_12_DW01_add_0_DW01_add_195               8               12.780
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier                               conf_mul_Beh_16_2_12                                   1036              692.424
[01/18 11:57:02    654s]        Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h                      conf_mul_Beh_8_1_12                                     270              166.533
[01/18 11:57:02    654s]         Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/add_284             conf_mul_Beh_8_1_12_DW01_add_2_DW01_add_618              11               15.109
[01/18 11:57:02    654s]         Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/add_298             conf_mul_Beh_8_1_12_DW01_add_0_DW01_add_201              13               18.304
[01/18 11:57:02    654s]         Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_223            conf_mul_Beh_8_1_12_DW_mult_tc_1_DW_mult_tc_260          53               35.210
[01/18 11:57:02    654s]         Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_224            conf_mul_Beh_8_1_12_DW_mult_tc_2_DW_mult_tc_288          43               24.228
[01/18 11:57:02    654s]         Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_225            conf_mul_Beh_8_1_12_DW_mult_tc_3_DW_mult_tc_289          43               24.228
[01/18 11:57:02    654s]         Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_226            conf_mul_Beh_8_1_12_DW_mult_tc_0_DW_mult_tc_244          36               21.299
[01/18 11:57:02    654s]        Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l                      conf_mul_Beh_9_1_12                                     322              204.006
[01/18 11:57:02    654s]         Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/add_284             conf_mul_Beh_9_1_12_DW01_add_2_DW01_add_646              12               16.707
[01/18 11:57:02    654s]         Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/add_298             conf_mul_Beh_9_1_12_DW01_add_0_DW01_add_203              15               21.499
[01/18 11:57:02    654s]         Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_223            conf_mul_Beh_9_1_12_DW_mult_tc_1_DW_mult_tc_345          53               35.210
[01/18 11:57:02    654s]         Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_224            conf_mul_Beh_9_1_12_DW_mult_tc_2_DW_mult_tc_376          54               31.416
[01/18 11:57:02    654s]         Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_225            conf_mul_Beh_9_1_12_DW_mult_tc_3_DW_mult_tc_377          54               31.416
[01/18 11:57:02    654s]         Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_226            conf_mul_Beh_9_1_12_DW_mult_tc_0_DW_mult_tc_344          53               35.210
[01/18 11:57:02    654s]        Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/add_284                      conf_mul_Beh_16_2_12_DW01_add_2_DW01_add_619             19               27.889
[01/18 11:57:02    654s]        Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/add_298                      conf_mul_Beh_16_2_12_DW01_add_0_DW01_add_199             25               37.473
[01/18 11:57:02    654s]        Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/mult_246                     conf_mul_Beh_16_2_12_DW_mult_tc_0_DW_mult_tc_290        132              100.705
[01/18 11:57:02    654s]        Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/mult_247                     conf_mul_Beh_16_2_12_DW_mult_tc_1_DW_mult_tc_291        132              100.705
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider                                        divider_pipe_6                                         2239             1917.860
[01/18 11:57:02    654s]        Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division                              divider_pipe_6_DW_div_pipe_0_DW_div_pipe_5             2132             1884.646
[01/18 11:57:02    654s]         Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV                       divider_pipe_6_DW_div_5                                2132             1884.646
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_saturation                                     Saturation_Unit_12                                       69               21.898
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash                                         Squash_Unit_16_11_6                                     261               79.273
[01/18 11:57:02    654s]        Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash/lut_input_gen                          Q_format_n_to_one_16_11_11_6                              0                0.000
[01/18 11:57:02    654s]        Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash/offset_gen_i                           offset_gen_16_11_6                                       62               24.760
[01/18 11:57:02    654s]      Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1                                                   NACU_0_0_0_6                                           1905             1118.807
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_MAX_MIN                                        Maxmin_Unit_16_11                                       118               43.996
[01/18 11:57:02    654s]        Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_MAX_MIN/r370                                  Maxmin_Unit_16_11_DW01_cmp6_0_DW01_cmp6_10               58               20.035
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder                                    adder_nbits_32_2_11                                      42               56.975
[01/18 11:57:02    654s]        Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_0                           adder_nbits_32_2_11_DW01_add_3_DW01_add_188               9               12.247
[01/18 11:57:02    654s]        Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_1                           adder_nbits_32_2_11_DW01_add_2_DW01_add_187               8               12.780
[01/18 11:57:02    654s]        Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_2                           adder_nbits_32_2_11_DW01_add_1_DW01_add_186               8               12.780
[01/18 11:57:02    654s]        Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_3                           adder_nbits_32_2_11_DW01_add_0_DW01_add_185               8               12.780
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier                               conf_mul_Beh_16_2_11                                   1036              692.424
[01/18 11:57:02    654s]        Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h                      conf_mul_Beh_8_1_11                                     270              166.533
[01/18 11:57:02    654s]         Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/add_284             conf_mul_Beh_8_1_11_DW01_add_2_DW01_add_582              11               15.109
[01/18 11:57:02    654s]         Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/add_298             conf_mul_Beh_8_1_11_DW01_add_0_DW01_add_191              13               18.304
[01/18 11:57:02    654s]         Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_223            conf_mul_Beh_8_1_11_DW_mult_tc_1_DW_mult_tc_150          53               35.210
[01/18 11:57:02    654s]         Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_224            conf_mul_Beh_8_1_11_DW_mult_tc_2_DW_mult_tc_151          43               24.228
[01/18 11:57:02    654s]         Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_225            conf_mul_Beh_8_1_11_DW_mult_tc_3_DW_mult_tc_152          43               24.228
[01/18 11:57:02    654s]         Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_226            conf_mul_Beh_8_1_11_DW_mult_tc_0_DW_mult_tc_84           36               21.299
[01/18 11:57:02    654s]        Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l                      conf_mul_Beh_9_1_11                                     322              204.006
[01/18 11:57:02    654s]         Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/add_284             conf_mul_Beh_9_1_11_DW01_add_2_DW01_add_598              12               16.707
[01/18 11:57:02    654s]         Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/add_298             conf_mul_Beh_9_1_11_DW01_add_0_DW01_add_193              15               21.499
[01/18 11:57:02    654s]         Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_223            conf_mul_Beh_9_1_11_DW_mult_tc_0_DW_mult_tc_148          53               35.210
[01/18 11:57:02    654s]         Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_224            conf_mul_Beh_9_1_11_DW_mult_tc_2_DW_mult_tc_216          54               31.416
[01/18 11:57:02    654s]         Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_225            conf_mul_Beh_9_1_11_DW_mult_tc_3_DW_mult_tc_217          54               31.416
[01/18 11:57:02    654s]         Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_226            conf_mul_Beh_9_1_11_DW_mult_tc_1_DW_mult_tc_149          53               35.210
[01/18 11:57:02    654s]        Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/add_284                      conf_mul_Beh_16_2_11_DW01_add_2_DW01_add_566             19               27.889
[01/18 11:57:02    654s]        Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/add_298                      conf_mul_Beh_16_2_11_DW01_add_0_DW01_add_189             25               37.473
[01/18 11:57:02    654s]        Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/mult_246                     conf_mul_Beh_16_2_11_DW_mult_tc_0_DW_mult_tc_104        132              100.705
[01/18 11:57:02    654s]        Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/mult_247                     conf_mul_Beh_16_2_11_DW_mult_tc_1_DW_mult_tc_105        132              100.705
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_saturation                                     Saturation_Unit_11                                       69               21.898
[01/18 11:57:02    654s]      Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_0_neg                                                 twos_compl_16_40                                         33               22.364
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_0_neg/add_103                                        twos_compl_16_40_DW01_inc_0_DW01_inc_268                 16               16.707
[01/18 11:57:02    654s]      Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_1_neg                                                 twos_compl_16_38                                         33               22.364
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_1_neg/add_103                                        twos_compl_16_38_DW01_inc_0_DW01_inc_266                 16               16.707
[01/18 11:57:02    654s]      Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_2_neg                                                 twos_compl_16_39                                         33               22.364
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_2_neg/add_103                                        twos_compl_16_39_DW01_inc_0_DW01_inc_267                 16               16.707
[01/18 11:57:02    654s]      Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_3_neg                                                 twos_compl_16_37                                         33               22.364
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_3_neg/add_103                                        twos_compl_16_37_DW01_inc_0_DW01_inc_265                 16               16.707
[01/18 11:57:02    654s]      Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_sat_n_round_inst_0                                       Sat_n_round_12                                          116               34.744
[01/18 11:57:02    654s]      Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_sat_n_round_inst_1                                       Sat_n_round_11                                          116               34.744
[01/18 11:57:02    654s]      Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler                                                   scaler_6                                                793              537.738
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/mult_201                                         scaler_6_DW_mult_tc_2_DW_mult_tc_40                     119               92.585
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/mult_254                                         scaler_6_DW_mult_tc_3_DW_mult_tc_41                     119               92.585
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r427                                             scaler_6_DW_mult_tc_1_DW_mult_tc_20                     169              127.130
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r428                                             scaler_6_DW_mult_tc_4_DW_mult_tc_68                      61               42.998
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r429                                             scaler_6_DW_mult_tc_0_DW_mult_tc_4                      141               93.184
[01/18 11:57:02    654s]     Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top                                                             register_file_top_6                                   11564             6601.155
[01/18 11:57:02    654s]      Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate                                       AGU_22                                                  502              335.928
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/add_194                              AGU_22_DW01_add_1_DW01_add_180                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/add_207                              AGU_22_DW01_add_0_DW01_add_179                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/sub_209                              AGU_22_DW01_sub_0_DW01_sub_52                            13                9.518
[01/18 11:57:02    654s]      Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate                                       AGU_21                                                  502              335.928
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/add_194                              AGU_21_DW01_add_1_DW01_add_178                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/add_207                              AGU_21_DW01_add_0_DW01_add_177                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/sub_209                              AGU_21_DW01_sub_0_DW01_sub_51                            13                9.518
[01/18 11:57:02    654s]      Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_Dimarch_instantiate                                 AGU_RFblock_11                                          401              253.860
[01/18 11:57:02    654s]      Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate                                       AGU_24                                                  502              335.928
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/add_194                              AGU_24_DW01_add_1_DW01_add_184                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/add_207                              AGU_24_DW01_add_0_DW01_add_183                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/sub_209                              AGU_24_DW01_sub_0_DW01_sub_54                            13                9.518
[01/18 11:57:02    654s]      Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate                                       AGU_23                                                  502              335.928
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/add_194                              AGU_23_DW01_add_1_DW01_add_182                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/add_207                              AGU_23_DW01_add_0_DW01_add_181                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/sub_209                              AGU_23_DW01_sub_0_DW01_sub_53                            13                9.518
[01/18 11:57:02    654s]      Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_Dimarch_instantiate                                 AGU_RFblock_12                                          401              253.860
[01/18 11:57:02    654s]      Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile                                               register_file_6                                        7166             3877.386
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_0                             register_row_384                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_1                             register_row_383                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_10                            register_row_374                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_11                            register_row_373                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_12                            register_row_372                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_13                            register_row_371                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_14                            register_row_370                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_15                            register_row_369                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_16                            register_row_368                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_17                            register_row_367                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_18                            register_row_366                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_19                            register_row_365                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_2                             register_row_382                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_20                            register_row_364                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_21                            register_row_363                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_22                            register_row_362                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_23                            register_row_361                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_24                            register_row_360                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_25                            register_row_359                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_26                            register_row_358                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_27                            register_row_357                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_28                            register_row_356                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_29                            register_row_355                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_3                             register_row_381                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_30                            register_row_354                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_31                            register_row_353                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_32                            register_row_352                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_33                            register_row_351                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_34                            register_row_350                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_35                            register_row_349                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_36                            register_row_348                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_37                            register_row_347                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_38                            register_row_346                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_39                            register_row_345                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_4                             register_row_380                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_40                            register_row_344                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_41                            register_row_343                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_42                            register_row_342                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_43                            register_row_341                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_44                            register_row_340                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_45                            register_row_339                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_46                            register_row_338                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_47                            register_row_337                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_48                            register_row_336                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_49                            register_row_335                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_5                             register_row_379                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_50                            register_row_334                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_51                            register_row_333                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_52                            register_row_332                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_53                            register_row_331                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_54                            register_row_330                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_55                            register_row_329                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_56                            register_row_328                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_57                            register_row_327                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_58                            register_row_326                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_59                            register_row_325                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_6                             register_row_378                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_60                            register_row_324                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_61                            register_row_323                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_62                            register_row_322                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_63                            register_row_321                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_7                             register_row_377                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_8                             register_row_376                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_9                             register_row_375                                         49               35.277
[01/18 11:57:02    654s]      Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_0                                                   shadowReg_AGU_36                                        205              133.919
[01/18 11:57:02    654s]      Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_1                                                   shadowReg_AGU_35                                        205              133.919
[01/18 11:57:02    654s]      Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_DMR                                                 shadowReg_AGU_34                                        205              133.919
[01/18 11:57:02    654s]      Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_0                                                   shadowReg_AGU_33                                        205              133.919
[01/18 11:57:02    654s]      Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_1                                                   shadowReg_AGU_32                                        205              133.919
[01/18 11:57:02    654s]      Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_DMR                                                 shadowReg_AGU_31                                        205              133.919
[01/18 11:57:02    654s]     Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/seq_gen                                                             sequencer_6                                           12970             7627.044
[01/18 11:57:02    654s]      Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/seq_gen/add_588                                                    sequencer_6_DW01_inc_1_DW01_inc_270                      14               13.645
[01/18 11:57:02    654s]      Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu                                                    RaccuAndLoop_6                                         1574              917.130
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u                                        autoloop_6                                              917              526.223
[01/18 11:57:02    654s]        Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end                          priorityMux_2_1_4_4_4_11                                 16                3.794
[01/18 11:57:02    654s]         Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end/layer_1                 priorityMux_2_0_4_2_4_11                                  6                1.398
[01/18 11:57:02    654s]          Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end/layer_1/mux_X          priorityComponent_2_11                                    6                1.398
[01/18 11:57:02    654s]        Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top                          priorityMux_2_1_4_4_4_12                                 16                3.794
[01/18 11:57:02    654s]         Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top/layer_1                 priorityMux_2_0_4_2_4_12                                  6                1.398
[01/18 11:57:02    654s]          Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top/layer_1/mux_X          priorityComponent_2_12                                    6                1.398
[01/18 11:57:02    654s]        Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G2_aco                        autoloop_6_DW01_add_2_DW01_add_210                        8               10.317
[01/18 11:57:02    654s]        Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G3_aco                        autoloop_6_DW01_add_1_DW01_add_209                        8               10.317
[01/18 11:57:02    654s]        Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G4_aco                        autoloop_6_DW01_add_0_DW01_add_208                        8               10.317
[01/18 11:57:02    654s]        Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_aco                           autoloop_6_DW01_add_3_DW01_add_211                        8               10.317
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_RF_u                                        RaccuRF_6                                               411              290.801
[01/18 11:57:02    654s]       Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u                                           RACCU_6                                                 246              100.106
[01/18 11:57:02    654s]        Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u/add_112                                  RACCU_6_DW01_add_0_DW01_add_207                           8               10.317
[01/18 11:57:02    654s]        Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u/sub_114                                  RACCU_6_DW01_sub_0_DW01_sub_60                            8               10.317
[01/18 11:57:02    654s]     Silago_top_inst_5_0/SILEGO_cell/MTRF_cell/shadowReg                                                           shadowReg_6                                             400              259.118
[01/18 11:57:02    654s]    Silago_top_inst_5_0/SILEGO_cell/config_swb                                                                     cell_config_swb_6                                       191              187.566
[01/18 11:57:02    654s]    Silago_top_inst_5_0/SILEGO_cell/swb                                                                            switchbox_16_5_6                                       2364             1074.278
[01/18 11:57:02    654s]     Silago_top_inst_5_0/SILEGO_cell/swb/Mux_Generate0_0                                                           InputMux_16_5_72                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_5_0/SILEGO_cell/swb/Mux_Generate0_1                                                           InputMux_16_5_71                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_5_0/SILEGO_cell/swb/Mux_Generate0_2                                                           InputMux_16_5_70                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_5_0/SILEGO_cell/swb/Mux_Generate0_3                                                           InputMux_16_5_69                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_5_0/SILEGO_cell/swb/Mux_Generate0_4                                                           InputMux_16_5_68                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_5_0/SILEGO_cell/swb/Mux_Generate0_5                                                           InputMux_16_5_67                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_5_0/SILEGO_cell/swb/Mux_Generate1_0                                                           InputMux_16_5_66                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_5_0/SILEGO_cell/swb/Mux_Generate1_1                                                           InputMux_16_5_65                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_5_0/SILEGO_cell/swb/Mux_Generate1_2                                                           InputMux_16_5_64                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_5_0/SILEGO_cell/swb/Mux_Generate1_3                                                           InputMux_16_5_63                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_5_0/SILEGO_cell/swb/Mux_Generate1_4                                                           InputMux_16_5_62                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_5_0/SILEGO_cell/swb/Mux_Generate1_5                                                           InputMux_16_5_61                                        197               89.523
[01/18 11:57:02    654s]   Silago_top_inst_5_0/u_addres_assign                                                                             addr_assign_6                                            23               17.239
[01/18 11:57:02    654s]   Silago_top_inst_5_0/u_bus_selector                                                                              bus_selector_3                                          127               33.679
[01/18 11:57:02    654s]   Silago_top_inst_5_0/u_data_selector                                                                             data_selector_3                                         513              136.648
[01/18 11:57:02    654s]  Silago_top_inst_6_0                                                                                              Silago_top_1                                          37981            22102.446
[01/18 11:57:02    654s]   Silago_top_inst_6_0/SILEGO_cell                                                                                 silego_4                                              37012            21421.537
[01/18 11:57:02    654s]    Silago_top_inst_6_0/SILEGO_cell/MTRF_cell                                                                      MTRF_cell_4                                           34291            20112.036
[01/18 11:57:02    654s]     Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen                                                             DPU_4                                                  8836             5449.201
[01/18 11:57:02    654s]      Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0                                                   NACU_0_0_1_4                                           4708             3220.639
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_2s_compliment                                  twos_compl_16_4                                          33               22.364
[01/18 11:57:02    654s]        Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_2s_compliment/add_103                         twos_compl_16_4_DW01_inc_0_DW01_inc_172                  16               16.707
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_MAX_MIN                                        Maxmin_Unit_16_8                                        118               43.996
[01/18 11:57:02    654s]        Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_MAX_MIN/r370                                  Maxmin_Unit_16_8_DW01_cmp6_0_DW01_cmp6_7                 58               20.035
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder                                    adder_nbits_32_2_8                                       42               56.975
[01/18 11:57:02    654s]        Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_0                           adder_nbits_32_2_8_DW01_add_3_DW01_add_128                9               12.247
[01/18 11:57:02    654s]        Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_1                           adder_nbits_32_2_8_DW01_add_2_DW01_add_127                8               12.780
[01/18 11:57:02    654s]        Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_2                           adder_nbits_32_2_8_DW01_add_1_DW01_add_126                8               12.780
[01/18 11:57:02    654s]        Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_3                           adder_nbits_32_2_8_DW01_add_0_DW01_add_125                8               12.780
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier                               conf_mul_Beh_16_2_8                                    1036              692.424
[01/18 11:57:02    654s]        Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h                      conf_mul_Beh_8_1_8                                      270              166.533
[01/18 11:57:02    654s]         Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/add_284             conf_mul_Beh_8_1_8_DW01_add_2_DW01_add_614               11               15.109
[01/18 11:57:02    654s]         Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/add_298             conf_mul_Beh_8_1_8_DW01_add_0_DW01_add_131               13               18.304
[01/18 11:57:02    654s]         Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_223            conf_mul_Beh_8_1_8_DW_mult_tc_1_DW_mult_tc_258           53               35.210
[01/18 11:57:02    654s]         Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_224            conf_mul_Beh_8_1_8_DW_mult_tc_2_DW_mult_tc_280           43               24.228
[01/18 11:57:02    654s]         Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_225            conf_mul_Beh_8_1_8_DW_mult_tc_3_DW_mult_tc_281           43               24.228
[01/18 11:57:02    654s]         Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_226            conf_mul_Beh_8_1_8_DW_mult_tc_0_DW_mult_tc_242           36               21.299
[01/18 11:57:02    654s]        Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l                      conf_mul_Beh_9_1_8                                      322              204.006
[01/18 11:57:02    654s]         Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/add_284             conf_mul_Beh_9_1_8_DW01_add_2_DW01_add_644               12               16.707
[01/18 11:57:02    654s]         Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/add_298             conf_mul_Beh_9_1_8_DW01_add_0_DW01_add_133               15               21.499
[01/18 11:57:02    654s]         Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_223            conf_mul_Beh_9_1_8_DW_mult_tc_1_DW_mult_tc_341           53               35.210
[01/18 11:57:02    654s]         Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_224            conf_mul_Beh_9_1_8_DW_mult_tc_2_DW_mult_tc_372           54               31.416
[01/18 11:57:02    654s]         Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_225            conf_mul_Beh_9_1_8_DW_mult_tc_3_DW_mult_tc_373           54               31.416
[01/18 11:57:02    654s]         Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_226            conf_mul_Beh_9_1_8_DW_mult_tc_0_DW_mult_tc_340           53               35.210
[01/18 11:57:02    654s]        Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/add_284                      conf_mul_Beh_16_2_8_DW01_add_2_DW01_add_615              19               27.889
[01/18 11:57:02    654s]        Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/add_298                      conf_mul_Beh_16_2_8_DW01_add_0_DW01_add_129              25               37.473
[01/18 11:57:02    654s]        Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/mult_246                     conf_mul_Beh_16_2_8_DW_mult_tc_0_DW_mult_tc_282         132              100.705
[01/18 11:57:02    654s]        Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/mult_247                     conf_mul_Beh_16_2_8_DW_mult_tc_1_DW_mult_tc_283         132              100.705
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider                                        divider_pipe_4                                         2239             1917.860
[01/18 11:57:02    654s]        Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division                              divider_pipe_4_DW_div_pipe_0_DW_div_pipe_3             2132             1884.646
[01/18 11:57:02    654s]         Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV                       divider_pipe_4_DW_div_5                                2132             1884.646
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_saturation                                     Saturation_Unit_8                                        69               21.898
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash                                         Squash_Unit_16_11_4                                     261               79.273
[01/18 11:57:02    654s]        Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash/lut_input_gen                          Q_format_n_to_one_16_11_11_4                              0                0.000
[01/18 11:57:02    654s]        Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash/offset_gen_i                           offset_gen_16_11_4                                       62               24.760
[01/18 11:57:02    654s]      Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1                                                   NACU_0_0_0_4                                           1905             1118.807
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_MAX_MIN                                        Maxmin_Unit_16_7                                        118               43.996
[01/18 11:57:02    654s]        Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_MAX_MIN/r370                                  Maxmin_Unit_16_7_DW01_cmp6_0_DW01_cmp6_6                 58               20.035
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder                                    adder_nbits_32_2_7                                       42               56.975
[01/18 11:57:02    654s]        Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_0                           adder_nbits_32_2_7_DW01_add_3_DW01_add_118                9               12.247
[01/18 11:57:02    654s]        Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_1                           adder_nbits_32_2_7_DW01_add_2_DW01_add_117                8               12.780
[01/18 11:57:02    654s]        Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_2                           adder_nbits_32_2_7_DW01_add_1_DW01_add_116                8               12.780
[01/18 11:57:02    654s]        Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_3                           adder_nbits_32_2_7_DW01_add_0_DW01_add_115                8               12.780
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier                               conf_mul_Beh_16_2_7                                    1036              692.424
[01/18 11:57:02    654s]        Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h                      conf_mul_Beh_8_1_7                                      270              166.533
[01/18 11:57:02    654s]         Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/add_284             conf_mul_Beh_8_1_7_DW01_add_2_DW01_add_580               11               15.109
[01/18 11:57:02    654s]         Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/add_298             conf_mul_Beh_8_1_7_DW01_add_0_DW01_add_121               13               18.304
[01/18 11:57:02    654s]         Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_223            conf_mul_Beh_8_1_7_DW_mult_tc_1_DW_mult_tc_140           53               35.210
[01/18 11:57:02    654s]         Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_224            conf_mul_Beh_8_1_7_DW_mult_tc_2_DW_mult_tc_141           43               24.228
[01/18 11:57:02    654s]         Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_225            conf_mul_Beh_8_1_7_DW_mult_tc_3_DW_mult_tc_142           43               24.228
[01/18 11:57:02    654s]         Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_226            conf_mul_Beh_8_1_7_DW_mult_tc_0_DW_mult_tc_82            36               21.299
[01/18 11:57:02    654s]        Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l                      conf_mul_Beh_9_1_7                                      322              204.006
[01/18 11:57:02    654s]         Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/add_284             conf_mul_Beh_9_1_7_DW01_add_2_DW01_add_596               12               16.707
[01/18 11:57:02    654s]         Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/add_298             conf_mul_Beh_9_1_7_DW01_add_0_DW01_add_123               15               21.499
[01/18 11:57:02    654s]         Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_223            conf_mul_Beh_9_1_7_DW_mult_tc_0_DW_mult_tc_138           53               35.210
[01/18 11:57:02    654s]         Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_224            conf_mul_Beh_9_1_7_DW_mult_tc_2_DW_mult_tc_212           54               31.416
[01/18 11:57:02    654s]         Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_225            conf_mul_Beh_9_1_7_DW_mult_tc_3_DW_mult_tc_213           54               31.416
[01/18 11:57:02    654s]         Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_226            conf_mul_Beh_9_1_7_DW_mult_tc_1_DW_mult_tc_139           53               35.210
[01/18 11:57:02    654s]        Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/add_284                      conf_mul_Beh_16_2_7_DW01_add_2_DW01_add_564              19               27.889
[01/18 11:57:02    654s]        Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/add_298                      conf_mul_Beh_16_2_7_DW01_add_0_DW01_add_119              25               37.473
[01/18 11:57:02    654s]        Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/mult_246                     conf_mul_Beh_16_2_7_DW_mult_tc_0_DW_mult_tc_100         132              100.705
[01/18 11:57:02    654s]        Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/mult_247                     conf_mul_Beh_16_2_7_DW_mult_tc_1_DW_mult_tc_101         132              100.705
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_saturation                                     Saturation_Unit_7                                        69               21.898
[01/18 11:57:02    654s]      Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_0_neg                                                 twos_compl_16_32                                         33               22.364
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_0_neg/add_103                                        twos_compl_16_32_DW01_inc_0_DW01_inc_176                 16               16.707
[01/18 11:57:02    654s]      Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_1_neg                                                 twos_compl_16_30                                         33               22.364
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_1_neg/add_103                                        twos_compl_16_30_DW01_inc_0_DW01_inc_174                 16               16.707
[01/18 11:57:02    654s]      Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_2_neg                                                 twos_compl_16_31                                         33               22.364
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_2_neg/add_103                                        twos_compl_16_31_DW01_inc_0_DW01_inc_175                 16               16.707
[01/18 11:57:02    654s]      Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_3_neg                                                 twos_compl_16_29                                         33               22.364
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_3_neg/add_103                                        twos_compl_16_29_DW01_inc_0_DW01_inc_173                 16               16.707
[01/18 11:57:02    654s]      Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_sat_n_round_inst_0                                       Sat_n_round_8                                           116               34.744
[01/18 11:57:02    654s]      Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_sat_n_round_inst_1                                       Sat_n_round_7                                           116               34.744
[01/18 11:57:02    654s]      Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler                                                   scaler_4                                                793              537.738
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/mult_201                                         scaler_4_DW_mult_tc_2_DW_mult_tc_36                     119               92.585
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/mult_254                                         scaler_4_DW_mult_tc_3_DW_mult_tc_37                     119               92.585
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r427                                             scaler_4_DW_mult_tc_1_DW_mult_tc_18                     169              127.130
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r428                                             scaler_4_DW_mult_tc_4_DW_mult_tc_66                      61               42.998
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r429                                             scaler_4_DW_mult_tc_0_DW_mult_tc_2                      141               93.184
[01/18 11:57:02    654s]     Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top                                                             register_file_top_4                                   11564             6601.155
[01/18 11:57:02    654s]      Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate                                       AGU_14                                                  502              335.928
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/add_194                              AGU_14_DW01_add_1_DW01_add_110                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/add_207                              AGU_14_DW01_add_0_DW01_add_109                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/sub_209                              AGU_14_DW01_sub_0_DW01_sub_32                            13                9.518
[01/18 11:57:02    654s]      Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate                                       AGU_13                                                  502              335.928
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/add_194                              AGU_13_DW01_add_1_DW01_add_108                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/add_207                              AGU_13_DW01_add_0_DW01_add_107                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/sub_209                              AGU_13_DW01_sub_0_DW01_sub_31                            13                9.518
[01/18 11:57:02    654s]      Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_Dimarch_instantiate                                 AGU_RFblock_7                                           401              253.860
[01/18 11:57:02    654s]      Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate                                       AGU_16                                                  502              335.928
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/add_194                              AGU_16_DW01_add_1_DW01_add_114                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/add_207                              AGU_16_DW01_add_0_DW01_add_113                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/sub_209                              AGU_16_DW01_sub_0_DW01_sub_34                            13                9.518
[01/18 11:57:02    654s]      Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate                                       AGU_15                                                  502              335.928
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/add_194                              AGU_15_DW01_add_1_DW01_add_112                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/add_207                              AGU_15_DW01_add_0_DW01_add_111                            7                8.719
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/sub_209                              AGU_15_DW01_sub_0_DW01_sub_33                            13                9.518
[01/18 11:57:02    654s]      Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_Dimarch_instantiate                                 AGU_RFblock_8                                           401              253.860
[01/18 11:57:02    654s]      Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile                                               register_file_4                                        7166             3877.386
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_0                             register_row_256                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_1                             register_row_255                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_10                            register_row_246                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_11                            register_row_245                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_12                            register_row_244                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_13                            register_row_243                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_14                            register_row_242                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_15                            register_row_241                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_16                            register_row_240                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_17                            register_row_239                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_18                            register_row_238                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_19                            register_row_237                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_2                             register_row_254                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_20                            register_row_236                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_21                            register_row_235                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_22                            register_row_234                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_23                            register_row_233                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_24                            register_row_232                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_25                            register_row_231                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_26                            register_row_230                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_27                            register_row_229                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_28                            register_row_228                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_29                            register_row_227                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_3                             register_row_253                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_30                            register_row_226                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_31                            register_row_225                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_32                            register_row_224                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_33                            register_row_223                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_34                            register_row_222                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_35                            register_row_221                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_36                            register_row_220                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_37                            register_row_219                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_38                            register_row_218                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_39                            register_row_217                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_4                             register_row_252                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_40                            register_row_216                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_41                            register_row_215                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_42                            register_row_214                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_43                            register_row_213                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_44                            register_row_212                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_45                            register_row_211                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_46                            register_row_210                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_47                            register_row_209                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_48                            register_row_208                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_49                            register_row_207                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_5                             register_row_251                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_50                            register_row_206                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_51                            register_row_205                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_52                            register_row_204                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_53                            register_row_203                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_54                            register_row_202                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_55                            register_row_201                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_56                            register_row_200                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_57                            register_row_199                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_58                            register_row_198                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_59                            register_row_197                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_6                             register_row_250                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_60                            register_row_196                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_61                            register_row_195                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_62                            register_row_194                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_63                            register_row_193                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_7                             register_row_249                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_8                             register_row_248                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_9                             register_row_247                                         49               35.277
[01/18 11:57:02    654s]      Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_0                                                   shadowReg_AGU_24                                        205              133.919
[01/18 11:57:02    654s]      Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_1                                                   shadowReg_AGU_23                                        205              133.919
[01/18 11:57:02    654s]      Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_DMR                                                 shadowReg_AGU_22                                        205              133.919
[01/18 11:57:02    654s]      Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_0                                                   shadowReg_AGU_21                                        205              133.919
[01/18 11:57:02    654s]      Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_1                                                   shadowReg_AGU_20                                        205              133.919
[01/18 11:57:02    654s]      Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_DMR                                                 shadowReg_AGU_19                                        205              133.919
[01/18 11:57:02    654s]     Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/seq_gen                                                             sequencer_4                                           12970             7627.044
[01/18 11:57:02    654s]      Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/seq_gen/add_588                                                    sequencer_4_DW01_inc_1_DW01_inc_178                      14               13.645
[01/18 11:57:02    654s]      Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu                                                    RaccuAndLoop_4                                         1574              917.130
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u                                        autoloop_4                                              917              526.223
[01/18 11:57:02    654s]        Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end                          priorityMux_2_1_4_4_4_7                                  16                3.794
[01/18 11:57:02    654s]         Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end/layer_1                 priorityMux_2_0_4_2_4_7                                   6                1.398
[01/18 11:57:02    654s]          Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end/layer_1/mux_X          priorityComponent_2_7                                     6                1.398
[01/18 11:57:02    654s]        Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top                          priorityMux_2_1_4_4_4_8                                  16                3.794
[01/18 11:57:02    654s]         Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top/layer_1                 priorityMux_2_0_4_2_4_8                                   6                1.398
[01/18 11:57:02    654s]          Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top/layer_1/mux_X          priorityComponent_2_8                                     6                1.398
[01/18 11:57:02    654s]        Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G2_aco                        autoloop_4_DW01_add_2_DW01_add_140                        8               10.317
[01/18 11:57:02    654s]        Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G3_aco                        autoloop_4_DW01_add_1_DW01_add_139                        8               10.317
[01/18 11:57:02    654s]        Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G4_aco                        autoloop_4_DW01_add_0_DW01_add_138                        8               10.317
[01/18 11:57:02    654s]        Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_aco                           autoloop_4_DW01_add_3_DW01_add_141                        8               10.317
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_RF_u                                        RaccuRF_4                                               411              290.801
[01/18 11:57:02    654s]       Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u                                           RACCU_4                                                 246              100.106
[01/18 11:57:02    654s]        Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u/add_112                                  RACCU_4_DW01_add_0_DW01_add_137                           8               10.317
[01/18 11:57:02    654s]        Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u/sub_114                                  RACCU_4_DW01_sub_0_DW01_sub_40                            8               10.317
[01/18 11:57:02    654s]     Silago_top_inst_6_0/SILEGO_cell/MTRF_cell/shadowReg                                                           shadowReg_4                                             400              259.118
[01/18 11:57:02    654s]    Silago_top_inst_6_0/SILEGO_cell/config_swb                                                                     cell_config_swb_4                                       191              187.566
[01/18 11:57:02    654s]    Silago_top_inst_6_0/SILEGO_cell/swb                                                                            switchbox_16_5_4                                       2364             1074.278
[01/18 11:57:02    654s]     Silago_top_inst_6_0/SILEGO_cell/swb/Mux_Generate0_0                                                           InputMux_16_5_48                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_6_0/SILEGO_cell/swb/Mux_Generate0_1                                                           InputMux_16_5_47                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_6_0/SILEGO_cell/swb/Mux_Generate0_2                                                           InputMux_16_5_46                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_6_0/SILEGO_cell/swb/Mux_Generate0_3                                                           InputMux_16_5_45                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_6_0/SILEGO_cell/swb/Mux_Generate0_4                                                           InputMux_16_5_44                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_6_0/SILEGO_cell/swb/Mux_Generate0_5                                                           InputMux_16_5_43                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_6_0/SILEGO_cell/swb/Mux_Generate1_0                                                           InputMux_16_5_42                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_6_0/SILEGO_cell/swb/Mux_Generate1_1                                                           InputMux_16_5_41                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_6_0/SILEGO_cell/swb/Mux_Generate1_2                                                           InputMux_16_5_40                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_6_0/SILEGO_cell/swb/Mux_Generate1_3                                                           InputMux_16_5_39                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_6_0/SILEGO_cell/swb/Mux_Generate1_4                                                           InputMux_16_5_38                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_inst_6_0/SILEGO_cell/swb/Mux_Generate1_5                                                           InputMux_16_5_37                                        197               89.523
[01/18 11:57:02    654s]   Silago_top_inst_6_0/u_addres_assign                                                                             addr_assign_4                                            23               17.239
[01/18 11:57:02    654s]   Silago_top_inst_6_0/u_bus_selector                                                                              bus_selector_2                                          127               33.679
[01/18 11:57:02    654s]   Silago_top_inst_6_0/u_data_selector                                                                             data_selector_2                                         513              136.648
[01/18 11:57:02    654s]  Silago_top_l_corner_inst_0_0                                                                                     Silago_top_left_corner                                37952            22083.610
[01/18 11:57:02    654s]   Silago_top_l_corner_inst_0_0/SILEGO_cell                                                                        silego_0                                              37013            21421.670
[01/18 11:57:02    654s]    Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell                                                             MTRF_cell_0                                           34292            20112.169
[01/18 11:57:02    654s]     Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen                                                    DPU_0                                                  8837             5449.334
[01/18 11:57:02    654s]      Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0                                          NACU_0_0_1_0                                           4709             3220.772
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_2s_compliment                         twos_compl_16_16                                         33               22.364
[01/18 11:57:02    654s]        Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_2s_compliment/add_103                twos_compl_16_16_DW01_inc_0_DW01_inc_724                 16               16.707
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_MAX_MIN                               Maxmin_Unit_16_0                                        118               43.996
[01/18 11:57:02    654s]        Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_MAX_MIN/r370                         Maxmin_Unit_16_0_DW01_cmp6_0_DW01_cmp6_31                58               20.035
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder                           adder_nbits_32_2_0                                       42               56.975
[01/18 11:57:02    654s]        Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_0                  adder_nbits_32_2_0_DW01_add_3_DW01_add_548                9               12.247
[01/18 11:57:02    654s]        Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_1                  adder_nbits_32_2_0_DW01_add_2_DW01_add_547                8               12.780
[01/18 11:57:02    654s]        Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_2                  adder_nbits_32_2_0_DW01_add_1_DW01_add_546                8               12.780
[01/18 11:57:02    654s]        Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_3                  adder_nbits_32_2_0_DW01_add_0_DW01_add_545                8               12.780
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier                      conf_mul_Beh_16_2_0                                    1036              692.424
[01/18 11:57:02    654s]        Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h             conf_mul_Beh_8_1_0                                      270              166.533
[01/18 11:57:02    654s]         Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/add_284    conf_mul_Beh_8_1_0_DW01_add_2_DW01_add_628               11               15.109
[01/18 11:57:02    654s]         Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/add_298    conf_mul_Beh_8_1_0_DW01_add_0_DW01_add_551               13               18.304
[01/18 11:57:02    654s]         Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_223   conf_mul_Beh_8_1_0_DW_mult_tc_1_DW_mult_tc_265           53               35.210
[01/18 11:57:02    654s]         Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_224   conf_mul_Beh_8_1_0_DW_mult_tc_2_DW_mult_tc_308           43               24.228
[01/18 11:57:02    654s]         Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_225   conf_mul_Beh_8_1_0_DW_mult_tc_3_DW_mult_tc_309           43               24.228
[01/18 11:57:02    654s]         Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_226   conf_mul_Beh_8_1_0_DW_mult_tc_0_DW_mult_tc_249           36               21.299
[01/18 11:57:02    654s]        Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l             conf_mul_Beh_9_1_0                                      322              204.006
[01/18 11:57:02    654s]         Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/add_284    conf_mul_Beh_9_1_0_DW01_add_2_DW01_add_651               12               16.707
[01/18 11:57:02    654s]         Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/add_298    conf_mul_Beh_9_1_0_DW01_add_0_DW01_add_553               15               21.499
[01/18 11:57:02    654s]         Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_223   conf_mul_Beh_9_1_0_DW_mult_tc_1_DW_mult_tc_355           53               35.210
[01/18 11:57:02    654s]         Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_224   conf_mul_Beh_9_1_0_DW_mult_tc_2_DW_mult_tc_386           54               31.416
[01/18 11:57:02    654s]         Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_225   conf_mul_Beh_9_1_0_DW_mult_tc_3_DW_mult_tc_387           54               31.416
[01/18 11:57:02    654s]         Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_226   conf_mul_Beh_9_1_0_DW_mult_tc_0_DW_mult_tc_354           53               35.210
[01/18 11:57:02    654s]        Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/add_284             conf_mul_Beh_16_2_0_DW01_add_2_DW01_add_629              19               27.889
[01/18 11:57:02    654s]        Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/add_298             conf_mul_Beh_16_2_0_DW01_add_0_DW01_add_549              25               37.473
[01/18 11:57:02    654s]        Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/mult_246            conf_mul_Beh_16_2_0_DW_mult_tc_0_DW_mult_tc_310         132              100.705
[01/18 11:57:02    654s]        Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/mult_247            conf_mul_Beh_16_2_0_DW_mult_tc_1_DW_mult_tc_311         132              100.705
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider                               divider_pipe_0                                         2240             1917.993
[01/18 11:57:02    654s]        Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division                     divider_pipe_0_DW_div_pipe_0_DW_div_pipe_15            2133             1884.780
[01/18 11:57:02    654s]         Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV              divider_pipe_0_DW_div_5                                2133             1884.780
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_saturation                            Saturation_Unit_0                                        69               21.898
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash                                Squash_Unit_16_11_0                                     261               79.273
[01/18 11:57:02    654s]        Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash/lut_input_gen                 Q_format_n_to_one_16_11_11_0                              0                0.000
[01/18 11:57:02    654s]        Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash/offset_gen_i                  offset_gen_16_11_0                                       62               24.760
[01/18 11:57:02    654s]      Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1                                          NACU_0_0_0_0                                           1905             1118.807
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_MAX_MIN                               Maxmin_Unit_16_31                                       118               43.996
[01/18 11:57:02    654s]        Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_MAX_MIN/r370                         Maxmin_Unit_16_31_DW01_cmp6_0_DW01_cmp6_30               58               20.035
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder                           adder_nbits_32_2_31                                      42               56.975
[01/18 11:57:02    654s]        Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_0                  adder_nbits_32_2_31_DW01_add_3_DW01_add_538               9               12.247
[01/18 11:57:02    654s]        Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_1                  adder_nbits_32_2_31_DW01_add_2_DW01_add_537               8               12.780
[01/18 11:57:02    654s]        Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_2                  adder_nbits_32_2_31_DW01_add_1_DW01_add_536               8               12.780
[01/18 11:57:02    654s]        Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_3                  adder_nbits_32_2_31_DW01_add_0_DW01_add_535               8               12.780
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier                      conf_mul_Beh_16_2_31                                   1036              692.424
[01/18 11:57:02    654s]        Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h             conf_mul_Beh_8_1_31                                     270              166.533
[01/18 11:57:02    654s]         Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/add_284    conf_mul_Beh_8_1_31_DW01_add_2_DW01_add_587              11               15.109
[01/18 11:57:02    654s]         Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/add_298    conf_mul_Beh_8_1_31_DW01_add_0_DW01_add_541              13               18.304
[01/18 11:57:02    654s]         Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_223   conf_mul_Beh_8_1_31_DW_mult_tc_1_DW_mult_tc_175          53               35.210
[01/18 11:57:02    654s]         Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_224   conf_mul_Beh_8_1_31_DW_mult_tc_2_DW_mult_tc_176          43               24.228
[01/18 11:57:02    654s]         Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_225   conf_mul_Beh_8_1_31_DW_mult_tc_3_DW_mult_tc_177          43               24.228
[01/18 11:57:02    654s]         Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_226   conf_mul_Beh_8_1_31_DW_mult_tc_0_DW_mult_tc_89           36               21.299
[01/18 11:57:02    654s]        Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l             conf_mul_Beh_9_1_31                                     322              204.006
[01/18 11:57:02    654s]         Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/add_284    conf_mul_Beh_9_1_31_DW01_add_2_DW01_add_603              12               16.707
[01/18 11:57:02    654s]         Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/add_298    conf_mul_Beh_9_1_31_DW01_add_0_DW01_add_543              15               21.499
[01/18 11:57:02    654s]         Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_223   conf_mul_Beh_9_1_31_DW_mult_tc_0_DW_mult_tc_173          53               35.210
[01/18 11:57:02    654s]         Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_224   conf_mul_Beh_9_1_31_DW_mult_tc_2_DW_mult_tc_226          54               31.416
[01/18 11:57:02    654s]         Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_225   conf_mul_Beh_9_1_31_DW_mult_tc_3_DW_mult_tc_227          54               31.416
[01/18 11:57:02    654s]         Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_226   conf_mul_Beh_9_1_31_DW_mult_tc_1_DW_mult_tc_174          53               35.210
[01/18 11:57:02    654s]        Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/add_284             conf_mul_Beh_16_2_31_DW01_add_2_DW01_add_571             19               27.889
[01/18 11:57:02    654s]        Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/add_298             conf_mul_Beh_16_2_31_DW01_add_0_DW01_add_539             25               37.473
[01/18 11:57:02    654s]        Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/mult_246            conf_mul_Beh_16_2_31_DW_mult_tc_0_DW_mult_tc_114        132              100.705
[01/18 11:57:02    654s]        Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/mult_247            conf_mul_Beh_16_2_31_DW_mult_tc_1_DW_mult_tc_115        132              100.705
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_saturation                            Saturation_Unit_31                                       69               21.898
[01/18 11:57:02    654s]      Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_0_neg                                        twos_compl_16_0                                          33               22.364
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_0_neg/add_103                               twos_compl_16_0_DW01_inc_0_DW01_inc_728                  16               16.707
[01/18 11:57:02    654s]      Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_1_neg                                        twos_compl_16_78                                         33               22.364
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_1_neg/add_103                               twos_compl_16_78_DW01_inc_0_DW01_inc_726                 16               16.707
[01/18 11:57:02    654s]      Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_2_neg                                        twos_compl_16_79                                         33               22.364
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_2_neg/add_103                               twos_compl_16_79_DW01_inc_0_DW01_inc_727                 16               16.707
[01/18 11:57:02    654s]      Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_3_neg                                        twos_compl_16_77                                         33               22.364
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_3_neg/add_103                               twos_compl_16_77_DW01_inc_0_DW01_inc_725                 16               16.707
[01/18 11:57:02    654s]      Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_sat_n_round_inst_0                              Sat_n_round_0                                           116               34.744
[01/18 11:57:02    654s]      Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_sat_n_round_inst_1                              Sat_n_round_31                                          116               34.744
[01/18 11:57:02    654s]      Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler                                          scaler_0                                                793              537.738
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/mult_201                                scaler_0_DW_mult_tc_2_DW_mult_tc_50                     119               92.585
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/mult_254                                scaler_0_DW_mult_tc_3_DW_mult_tc_51                     119               92.585
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r427                                    scaler_0_DW_mult_tc_1_DW_mult_tc_25                     169              127.130
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r428                                    scaler_0_DW_mult_tc_4_DW_mult_tc_73                      61               42.998
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r429                                    scaler_0_DW_mult_tc_0_DW_mult_tc_9                      141               93.184
[01/18 11:57:02    654s]     Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top                                                    register_file_top_0                                   11564             6601.155
[01/18 11:57:02    654s]      Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate                              AGU_62                                                  502              335.928
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/add_194                     AGU_62_DW01_add_1_DW01_add_530                            7                8.719
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/add_207                     AGU_62_DW01_add_0_DW01_add_529                            7                8.719
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/sub_209                     AGU_62_DW01_sub_0_DW01_sub_152                           13                9.518
[01/18 11:57:02    654s]      Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate                              AGU_61                                                  502              335.928
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/add_194                     AGU_61_DW01_add_1_DW01_add_528                            7                8.719
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/add_207                     AGU_61_DW01_add_0_DW01_add_527                            7                8.719
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/sub_209                     AGU_61_DW01_sub_0_DW01_sub_151                           13                9.518
[01/18 11:57:02    654s]      Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_Dimarch_instantiate                        AGU_RFblock_31                                          401              253.860
[01/18 11:57:02    654s]      Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate                              AGU_0                                                   502              335.928
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/add_194                     AGU_0_DW01_add_1_DW01_add_534                             7                8.719
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/add_207                     AGU_0_DW01_add_0_DW01_add_533                             7                8.719
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/sub_209                     AGU_0_DW01_sub_0_DW01_sub_154                            13                9.518
[01/18 11:57:02    654s]      Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate                              AGU_63                                                  502              335.928
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/add_194                     AGU_63_DW01_add_1_DW01_add_532                            7                8.719
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/add_207                     AGU_63_DW01_add_0_DW01_add_531                            7                8.719
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/sub_209                     AGU_63_DW01_sub_0_DW01_sub_153                           13                9.518
[01/18 11:57:02    654s]      Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_Dimarch_instantiate                        AGU_RFblock_0                                           401              253.860
[01/18 11:57:02    654s]      Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile                                      register_file_0                                        7166             3877.386
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_0                    register_row_0                                           49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_1                    register_row_1023                                        49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_10                   register_row_1014                                        49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_11                   register_row_1013                                        49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_12                   register_row_1012                                        49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_13                   register_row_1011                                        49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_14                   register_row_1010                                        49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_15                   register_row_1009                                        49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_16                   register_row_1008                                        49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_17                   register_row_1007                                        49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_18                   register_row_1006                                        49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_19                   register_row_1005                                        49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_2                    register_row_1022                                        49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_20                   register_row_1004                                        49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_21                   register_row_1003                                        49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_22                   register_row_1002                                        49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_23                   register_row_1001                                        49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_24                   register_row_1000                                        49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_25                   register_row_999                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_26                   register_row_998                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_27                   register_row_997                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_28                   register_row_996                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_29                   register_row_995                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_3                    register_row_1021                                        49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_30                   register_row_994                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_31                   register_row_993                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_32                   register_row_992                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_33                   register_row_991                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_34                   register_row_990                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_35                   register_row_989                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_36                   register_row_988                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_37                   register_row_987                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_38                   register_row_986                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_39                   register_row_985                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_4                    register_row_1020                                        49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_40                   register_row_984                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_41                   register_row_983                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_42                   register_row_982                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_43                   register_row_981                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_44                   register_row_980                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_45                   register_row_979                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_46                   register_row_978                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_47                   register_row_977                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_48                   register_row_976                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_49                   register_row_975                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_5                    register_row_1019                                        49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_50                   register_row_974                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_51                   register_row_973                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_52                   register_row_972                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_53                   register_row_971                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_54                   register_row_970                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_55                   register_row_969                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_56                   register_row_968                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_57                   register_row_967                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_58                   register_row_966                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_59                   register_row_965                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_6                    register_row_1018                                        49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_60                   register_row_964                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_61                   register_row_963                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_62                   register_row_962                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_63                   register_row_961                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_7                    register_row_1017                                        49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_8                    register_row_1016                                        49               35.277
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_9                    register_row_1015                                        49               35.277
[01/18 11:57:02    654s]      Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_0                                          shadowReg_AGU_0                                         205              133.919
[01/18 11:57:02    654s]      Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_1                                          shadowReg_AGU_95                                        205              133.919
[01/18 11:57:02    654s]      Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_DMR                                        shadowReg_AGU_94                                        205              133.919
[01/18 11:57:02    654s]      Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_0                                          shadowReg_AGU_93                                        205              133.919
[01/18 11:57:02    654s]      Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_1                                          shadowReg_AGU_92                                        205              133.919
[01/18 11:57:02    654s]      Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_DMR                                        shadowReg_AGU_91                                        205              133.919
[01/18 11:57:02    654s]     Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/seq_gen                                                    sequencer_0                                           12970             7627.044
[01/18 11:57:02    654s]      Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/seq_gen/add_588                                           sequencer_0_DW01_inc_1_DW01_inc_730                      14               13.645
[01/18 11:57:02    654s]      Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu                                           RaccuAndLoop_0                                         1574              917.130
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u                               autoloop_0                                              917              526.223
[01/18 11:57:02    654s]        Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end                 priorityMux_2_1_4_4_4_31                                 16                3.794
[01/18 11:57:02    654s]         Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end/layer_1        priorityMux_2_0_4_2_4_31                                  6                1.398
[01/18 11:57:02    654s]          Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end/layer_1/mux_X priorityComponent_2_31                                    6                1.398
[01/18 11:57:02    654s]        Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top                 priorityMux_2_1_4_4_4_0                                  16                3.794
[01/18 11:57:02    654s]         Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top/layer_1        priorityMux_2_0_4_2_4_0                                   6                1.398
[01/18 11:57:02    654s]          Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top/layer_1/mux_X priorityComponent_2_0                                     6                1.398
[01/18 11:57:02    654s]        Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G2_aco               autoloop_0_DW01_add_2_DW01_add_560                        8               10.317
[01/18 11:57:02    654s]        Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G3_aco               autoloop_0_DW01_add_1_DW01_add_559                        8               10.317
[01/18 11:57:02    654s]        Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G4_aco               autoloop_0_DW01_add_0_DW01_add_558                        8               10.317
[01/18 11:57:02    654s]        Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_aco                  autoloop_0_DW01_add_3_DW01_add_561                        8               10.317
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_RF_u                               RaccuRF_0                                               411              290.801
[01/18 11:57:02    654s]       Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u                                  RACCU_0                                                 246              100.106
[01/18 11:57:02    654s]        Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u/add_112                         RACCU_0_DW01_add_0_DW01_add_557                           8               10.317
[01/18 11:57:02    654s]        Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u/sub_114                         RACCU_0_DW01_sub_0_DW01_sub_160                           8               10.317
[01/18 11:57:02    654s]     Silago_top_l_corner_inst_0_0/SILEGO_cell/MTRF_cell/shadowReg                                                  shadowReg_0                                             400              259.118
[01/18 11:57:02    654s]    Silago_top_l_corner_inst_0_0/SILEGO_cell/config_swb                                                            cell_config_swb_0                                       191              187.566
[01/18 11:57:02    654s]    Silago_top_l_corner_inst_0_0/SILEGO_cell/swb                                                                   switchbox_16_5_0                                       2364             1074.278
[01/18 11:57:02    654s]     Silago_top_l_corner_inst_0_0/SILEGO_cell/swb/Mux_Generate0_0                                                  InputMux_16_5_0                                         197               89.523
[01/18 11:57:02    654s]     Silago_top_l_corner_inst_0_0/SILEGO_cell/swb/Mux_Generate0_1                                                  InputMux_16_5_191                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_l_corner_inst_0_0/SILEGO_cell/swb/Mux_Generate0_2                                                  InputMux_16_5_190                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_l_corner_inst_0_0/SILEGO_cell/swb/Mux_Generate0_3                                                  InputMux_16_5_189                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_l_corner_inst_0_0/SILEGO_cell/swb/Mux_Generate0_4                                                  InputMux_16_5_188                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_l_corner_inst_0_0/SILEGO_cell/swb/Mux_Generate0_5                                                  InputMux_16_5_187                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_l_corner_inst_0_0/SILEGO_cell/swb/Mux_Generate1_0                                                  InputMux_16_5_186                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_l_corner_inst_0_0/SILEGO_cell/swb/Mux_Generate1_1                                                  InputMux_16_5_185                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_l_corner_inst_0_0/SILEGO_cell/swb/Mux_Generate1_2                                                  InputMux_16_5_184                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_l_corner_inst_0_0/SILEGO_cell/swb/Mux_Generate1_3                                                  InputMux_16_5_183                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_l_corner_inst_0_0/SILEGO_cell/swb/Mux_Generate1_4                                                  InputMux_16_5_182                                       197               89.523
[01/18 11:57:02    654s]     Silago_top_l_corner_inst_0_0/SILEGO_cell/swb/Mux_Generate1_5                                                  InputMux_16_5_181                                       197               89.523
[01/18 11:57:02    654s]   Silago_top_l_corner_inst_0_0/u_addres_assign                                                                    addr_assign_drra_top_l_corner                             3                2.130
[01/18 11:57:02    654s]   Silago_top_l_corner_inst_0_0/u_bus_selector                                                                     bus_selector_0                                          127               33.679
[01/18 11:57:02    654s]   Silago_top_l_corner_inst_0_0/u_data_selector                                                                    data_selector_0                                         513              136.648
[01/18 11:57:02    654s]  Silago_top_r_corner_inst_7_0                                                                                     Silago_top_right_corner                               37945            22039.214
[01/18 11:57:02    654s]   Silago_top_r_corner_inst_7_0/SILEGO_cell                                                                        silego_2                                              37014            21421.537
[01/18 11:57:02    654s]    Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell                                                             MTRF_cell_2                                           34293            20112.036
[01/18 11:57:02    654s]     Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen                                                    DPU_2                                                  8838             5449.201
[01/18 11:57:02    654s]      Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0                                          NACU_0_0_1_2                                           4708             3220.639
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_2s_compliment                         twos_compl_16_2                                          33               22.364
[01/18 11:57:02    654s]        Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_2s_compliment/add_103                twos_compl_16_2_DW01_inc_0_DW01_inc_80                   16               16.707
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_MAX_MIN                               Maxmin_Unit_16_4                                        118               43.996
[01/18 11:57:02    654s]        Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_MAX_MIN/r370                         Maxmin_Unit_16_4_DW01_cmp6_0_DW01_cmp6_3                 58               20.035
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder                           adder_nbits_32_2_4                                       42               56.975
[01/18 11:57:02    654s]        Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_0                  adder_nbits_32_2_4_DW01_add_3_DW01_add_58                 9               12.247
[01/18 11:57:02    654s]        Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_1                  adder_nbits_32_2_4_DW01_add_2_DW01_add_57                 8               12.780
[01/18 11:57:02    654s]        Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_2                  adder_nbits_32_2_4_DW01_add_1_DW01_add_56                 8               12.780
[01/18 11:57:02    654s]        Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_adder/U_add_3                  adder_nbits_32_2_4_DW01_add_0_DW01_add_55                 8               12.780
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier                      conf_mul_Beh_16_2_4                                    1036              692.424
[01/18 11:57:02    654s]        Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h             conf_mul_Beh_8_1_4                                      270              166.533
[01/18 11:57:02    654s]         Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/add_284    conf_mul_Beh_8_1_4_DW01_add_2_DW01_add_610               11               15.109
[01/18 11:57:02    654s]         Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/add_298    conf_mul_Beh_8_1_4_DW01_add_0_DW01_add_61                13               18.304
[01/18 11:57:02    654s]         Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_223   conf_mul_Beh_8_1_4_DW_mult_tc_1_DW_mult_tc_256           53               35.210
[01/18 11:57:02    654s]         Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_224   conf_mul_Beh_8_1_4_DW_mult_tc_2_DW_mult_tc_272           43               24.228
[01/18 11:57:02    654s]         Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_225   conf_mul_Beh_8_1_4_DW_mult_tc_3_DW_mult_tc_273           43               24.228
[01/18 11:57:02    654s]         Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_h/mult_226   conf_mul_Beh_8_1_4_DW_mult_tc_0_DW_mult_tc_240           36               21.299
[01/18 11:57:02    654s]        Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l             conf_mul_Beh_9_1_4                                      322              204.006
[01/18 11:57:02    654s]         Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/add_284    conf_mul_Beh_9_1_4_DW01_add_2_DW01_add_642               12               16.707
[01/18 11:57:02    654s]         Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/add_298    conf_mul_Beh_9_1_4_DW01_add_0_DW01_add_63                15               21.499
[01/18 11:57:02    654s]         Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_223   conf_mul_Beh_9_1_4_DW_mult_tc_1_DW_mult_tc_337           53               35.210
[01/18 11:57:02    654s]         Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_224   conf_mul_Beh_9_1_4_DW_mult_tc_2_DW_mult_tc_368           54               31.416
[01/18 11:57:02    654s]         Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_225   conf_mul_Beh_9_1_4_DW_mult_tc_3_DW_mult_tc_369           54               31.416
[01/18 11:57:02    654s]         Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/U_mul_l/mult_226   conf_mul_Beh_9_1_4_DW_mult_tc_0_DW_mult_tc_336           53               35.210
[01/18 11:57:02    654s]        Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/add_284             conf_mul_Beh_16_2_4_DW01_add_2_DW01_add_611              19               27.889
[01/18 11:57:02    654s]        Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/add_298             conf_mul_Beh_16_2_4_DW01_add_0_DW01_add_59               25               37.473
[01/18 11:57:02    654s]        Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/mult_246            conf_mul_Beh_16_2_4_DW_mult_tc_0_DW_mult_tc_274         132              100.705
[01/18 11:57:02    654s]        Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_Recon_multiplier/mult_247            conf_mul_Beh_16_2_4_DW_mult_tc_1_DW_mult_tc_275         132              100.705
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider                               divider_pipe_2                                         2239             1917.860
[01/18 11:57:02    654s]        Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division                     divider_pipe_2_DW_div_pipe_0_DW_div_pipe_1             2132             1884.646
[01/18 11:57:02    654s]         Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_divider/division/U_DIV              divider_pipe_2_DW_div_5                                2132             1884.646
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_saturation                            Saturation_Unit_4                                        69               21.898
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash                                Squash_Unit_16_11_2                                     261               79.273
[01/18 11:57:02    654s]        Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash/lut_input_gen                 Q_format_n_to_one_16_11_11_2                              0                0.000
[01/18 11:57:02    654s]        Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_0/U_squash/offset_gen_i                  offset_gen_16_11_2                                       62               24.760
[01/18 11:57:02    654s]      Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1                                          NACU_0_0_0_2                                           1905             1118.807
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_MAX_MIN                               Maxmin_Unit_16_3                                        118               43.996
[01/18 11:57:02    654s]        Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_MAX_MIN/r370                         Maxmin_Unit_16_3_DW01_cmp6_0_DW01_cmp6_2                 58               20.035
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder                           adder_nbits_32_2_3                                       42               56.975
[01/18 11:57:02    654s]        Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_0                  adder_nbits_32_2_3_DW01_add_3_DW01_add_48                 9               12.247
[01/18 11:57:02    654s]        Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_1                  adder_nbits_32_2_3_DW01_add_2_DW01_add_47                 8               12.780
[01/18 11:57:02    654s]        Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_2                  adder_nbits_32_2_3_DW01_add_1_DW01_add_46                 8               12.780
[01/18 11:57:02    654s]        Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_adder/U_add_3                  adder_nbits_32_2_3_DW01_add_0_DW01_add_45                 8               12.780
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier                      conf_mul_Beh_16_2_3                                    1036              692.424
[01/18 11:57:02    654s]        Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h             conf_mul_Beh_8_1_3                                      270              166.533
[01/18 11:57:02    654s]         Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/add_284    conf_mul_Beh_8_1_3_DW01_add_2_DW01_add_578               11               15.109
[01/18 11:57:02    654s]         Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/add_298    conf_mul_Beh_8_1_3_DW01_add_0_DW01_add_51                13               18.304
[01/18 11:57:02    654s]         Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_223   conf_mul_Beh_8_1_3_DW_mult_tc_1_DW_mult_tc_130           53               35.210
[01/18 11:57:02    654s]         Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_224   conf_mul_Beh_8_1_3_DW_mult_tc_2_DW_mult_tc_131           43               24.228
[01/18 11:57:02    654s]         Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_225   conf_mul_Beh_8_1_3_DW_mult_tc_3_DW_mult_tc_132           43               24.228
[01/18 11:57:02    654s]         Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_h/mult_226   conf_mul_Beh_8_1_3_DW_mult_tc_0_DW_mult_tc_80            36               21.299
[01/18 11:57:02    654s]        Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l             conf_mul_Beh_9_1_3                                      322              204.006
[01/18 11:57:02    654s]         Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/add_284    conf_mul_Beh_9_1_3_DW01_add_2_DW01_add_594               12               16.707
[01/18 11:57:02    654s]         Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/add_298    conf_mul_Beh_9_1_3_DW01_add_0_DW01_add_53                15               21.499
[01/18 11:57:02    654s]         Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_223   conf_mul_Beh_9_1_3_DW_mult_tc_0_DW_mult_tc_128           53               35.210
[01/18 11:57:02    654s]         Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_224   conf_mul_Beh_9_1_3_DW_mult_tc_2_DW_mult_tc_208           54               31.416
[01/18 11:57:02    654s]         Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_225   conf_mul_Beh_9_1_3_DW_mult_tc_3_DW_mult_tc_209           54               31.416
[01/18 11:57:02    654s]         Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/U_mul_l/mult_226   conf_mul_Beh_9_1_3_DW_mult_tc_1_DW_mult_tc_129           53               35.210
[01/18 11:57:02    654s]        Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/add_284             conf_mul_Beh_16_2_3_DW01_add_2_DW01_add_562              19               27.889
[01/18 11:57:02    654s]        Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/add_298             conf_mul_Beh_16_2_3_DW01_add_0_DW01_add_49               25               37.473
[01/18 11:57:02    654s]        Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/mult_246            conf_mul_Beh_16_2_3_DW_mult_tc_0_DW_mult_tc_96          132              100.705
[01/18 11:57:02    654s]        Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_Recon_multiplier/mult_247            conf_mul_Beh_16_2_3_DW_mult_tc_1_DW_mult_tc_97          132              100.705
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_NACU_1/U_saturation                            Saturation_Unit_3                                        69               21.898
[01/18 11:57:02    654s]      Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_0_neg                                        twos_compl_16_24                                         33               22.364
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_0_neg/add_103                               twos_compl_16_24_DW01_inc_0_DW01_inc_84                  16               16.707
[01/18 11:57:02    654s]      Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_1_neg                                        twos_compl_16_22                                         33               22.364
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_1_neg/add_103                               twos_compl_16_22_DW01_inc_0_DW01_inc_82                  16               16.707
[01/18 11:57:02    654s]      Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_2_neg                                        twos_compl_16_23                                         33               22.364
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_2_neg/add_103                               twos_compl_16_23_DW01_inc_0_DW01_inc_83                  16               16.707
[01/18 11:57:02    654s]      Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_3_neg                                        twos_compl_16_21                                         33               22.364
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_in_3_neg/add_103                               twos_compl_16_21_DW01_inc_0_DW01_inc_81                  16               16.707
[01/18 11:57:02    654s]      Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_sat_n_round_inst_0                              Sat_n_round_4                                           116               34.744
[01/18 11:57:02    654s]      Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_sat_n_round_inst_1                              Sat_n_round_3                                           116               34.744
[01/18 11:57:02    654s]      Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler                                          scaler_2                                                793              537.738
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/mult_201                                scaler_2_DW_mult_tc_2_DW_mult_tc_32                     119               92.585
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/mult_254                                scaler_2_DW_mult_tc_3_DW_mult_tc_33                     119               92.585
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r427                                    scaler_2_DW_mult_tc_1_DW_mult_tc_16                     169              127.130
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r428                                    scaler_2_DW_mult_tc_4_DW_mult_tc_64                      61               42.998
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/dpu_gen/U_scaler/r429                                    scaler_2_DW_mult_tc_0                                   141               93.184
[01/18 11:57:02    654s]     Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top                                                    register_file_top_2                                   11564             6601.155
[01/18 11:57:02    654s]      Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate                              AGU_6                                                   502              335.928
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/add_194                     AGU_6_DW01_add_1_DW01_add_40                              7                8.719
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/add_207                     AGU_6_DW01_add_0_DW01_add_39                              7                8.719
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_0_instantiate/sub_209                     AGU_6_DW01_sub_0_DW01_sub_12                             13                9.518
[01/18 11:57:02    654s]      Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate                              AGU_5                                                   502              335.928
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/add_194                     AGU_5_DW01_add_1_DW01_add_38                              7                8.719
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/add_207                     AGU_5_DW01_add_0_DW01_add_37                              7                8.719
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_1_instantiate/sub_209                     AGU_5_DW01_sub_0_DW01_sub_11                             13                9.518
[01/18 11:57:02    654s]      Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Rd_Dimarch_instantiate                        AGU_RFblock_3                                           401              253.860
[01/18 11:57:02    654s]      Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate                              AGU_8                                                   502              335.928
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/add_194                     AGU_8_DW01_add_1_DW01_add_44                              7                8.719
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/add_207                     AGU_8_DW01_add_0_DW01_add_43                              7                8.719
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_0_instantiate/sub_209                     AGU_8_DW01_sub_0_DW01_sub_14                             13                9.518
[01/18 11:57:02    654s]      Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate                              AGU_7                                                   502              335.928
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/add_194                     AGU_7_DW01_add_1_DW01_add_42                              7                8.719
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/add_207                     AGU_7_DW01_add_0_DW01_add_41                              7                8.719
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_1_instantiate/sub_209                     AGU_7_DW01_sub_0_DW01_sub_13                             13                9.518
[01/18 11:57:02    654s]      Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/AGU_Wr_Dimarch_instantiate                        AGU_RFblock_4                                           401              253.860
[01/18 11:57:02    654s]      Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile                                      register_file_2                                        7166             3877.386
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_0                    register_row_128                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_1                    register_row_127                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_10                   register_row_118                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_11                   register_row_117                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_12                   register_row_116                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_13                   register_row_115                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_14                   register_row_114                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_15                   register_row_113                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_16                   register_row_112                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_17                   register_row_111                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_18                   register_row_110                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_19                   register_row_109                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_2                    register_row_126                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_20                   register_row_108                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_21                   register_row_107                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_22                   register_row_106                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_23                   register_row_105                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_24                   register_row_104                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_25                   register_row_103                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_26                   register_row_102                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_27                   register_row_101                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_28                   register_row_100                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_29                   register_row_99                                          49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_3                    register_row_125                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_30                   register_row_98                                          49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_31                   register_row_97                                          49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_32                   register_row_96                                          49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_33                   register_row_95                                          49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_34                   register_row_94                                          49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_35                   register_row_93                                          49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_36                   register_row_92                                          49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_37                   register_row_91                                          49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_38                   register_row_90                                          49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_39                   register_row_89                                          49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_4                    register_row_124                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_40                   register_row_88                                          49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_41                   register_row_87                                          49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_42                   register_row_86                                          49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_43                   register_row_85                                          49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_44                   register_row_84                                          49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_45                   register_row_83                                          49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_46                   register_row_82                                          49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_47                   register_row_81                                          49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_48                   register_row_80                                          49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_49                   register_row_79                                          49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_5                    register_row_123                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_50                   register_row_78                                          49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_51                   register_row_77                                          49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_52                   register_row_76                                          49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_53                   register_row_75                                          49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_54                   register_row_74                                          49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_55                   register_row_73                                          49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_56                   register_row_72                                          49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_57                   register_row_71                                          49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_58                   register_row_70                                          49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_59                   register_row_69                                          49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_6                    register_row_122                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_60                   register_row_68                                          49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_61                   register_row_67                                          49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_62                   register_row_66                                          49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_63                   register_row_65                                          49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_7                    register_row_121                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_8                    register_row_120                                         49               35.277
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/RegisterFile/register_array_9                    register_row_119                                         49               35.277
[01/18 11:57:02    654s]      Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_0                                          shadowReg_AGU_12                                        205              133.919
[01/18 11:57:02    654s]      Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_1                                          shadowReg_AGU_11                                        205              133.919
[01/18 11:57:02    654s]      Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/ShR_Wr_DMR                                        shadowReg_AGU_10                                        205              133.919
[01/18 11:57:02    654s]      Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_0                                          shadowReg_AGU_9                                         205              133.919
[01/18 11:57:02    654s]      Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_1                                          shadowReg_AGU_8                                         205              133.919
[01/18 11:57:02    654s]      Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/reg_top/ShR_rd_DMR                                        shadowReg_AGU_7                                         205              133.919
[01/18 11:57:02    654s]     Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/seq_gen                                                    sequencer_2                                           12970             7627.044
[01/18 11:57:02    654s]      Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/seq_gen/add_588                                           sequencer_2_DW01_inc_1_DW01_inc_86                       14               13.645
[01/18 11:57:02    654s]      Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu                                           RaccuAndLoop_2                                         1574              917.130
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u                               autoloop_2                                              917              526.223
[01/18 11:57:02    654s]        Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end                 priorityMux_2_1_4_4_4_3                                  16                3.794
[01/18 11:57:02    654s]         Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end/layer_1        priorityMux_2_0_4_2_4_3                                   6                1.398
[01/18 11:57:02    654s]          Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_end/layer_1/mux_X priorityComponent_2_3                                     6                1.398
[01/18 11:57:02    654s]        Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top                 priorityMux_2_1_4_4_4_4                                  16                3.794
[01/18 11:57:02    654s]         Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top/layer_1        priorityMux_2_0_4_2_4_4                                   6                1.398
[01/18 11:57:02    654s]          Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/PriorMux_top/layer_1/mux_X priorityComponent_2_4                                     6                1.398
[01/18 11:57:02    654s]        Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G2_aco               autoloop_2_DW01_add_2_DW01_add_70                         8               10.317
[01/18 11:57:02    654s]        Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G3_aco               autoloop_2_DW01_add_1_DW01_add_69                         8               10.317
[01/18 11:57:02    654s]        Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_G4_aco               autoloop_2_DW01_add_0_DW01_add_68                         8               10.317
[01/18 11:57:02    654s]        Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/autoLoop_u/add_508_aco                  autoloop_2_DW01_add_3_DW01_add_71                         8               10.317
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_RF_u                               RaccuRF_2                                               411              290.801
[01/18 11:57:02    654s]       Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u                                  RACCU_2                                                 246              100.106
[01/18 11:57:02    654s]        Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u/add_112                         RACCU_2_DW01_add_0_DW01_add_67                            8               10.317
[01/18 11:57:02    654s]        Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/seq_gen/u_Raccu/raccu_u/sub_114                         RACCU_2_DW01_sub_0_DW01_sub_20                            8               10.317
[01/18 11:57:02    654s]     Silago_top_r_corner_inst_7_0/SILEGO_cell/MTRF_cell/shadowReg                                                  shadowReg_2                                             400              259.118
[01/18 11:57:02    654s]    Silago_top_r_corner_inst_7_0/SILEGO_cell/config_swb                                                            cell_config_swb_2                                       191              187.566
[01/18 11:57:02    654s]    Silago_top_r_corner_inst_7_0/SILEGO_cell/swb                                                                   switchbox_16_5_2                                       2364             1074.278
[01/18 11:57:02    654s]     Silago_top_r_corner_inst_7_0/SILEGO_cell/swb/Mux_Generate0_0                                                  InputMux_16_5_24                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_r_corner_inst_7_0/SILEGO_cell/swb/Mux_Generate0_1                                                  InputMux_16_5_23                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_r_corner_inst_7_0/SILEGO_cell/swb/Mux_Generate0_2                                                  InputMux_16_5_22                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_r_corner_inst_7_0/SILEGO_cell/swb/Mux_Generate0_3                                                  InputMux_16_5_21                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_r_corner_inst_7_0/SILEGO_cell/swb/Mux_Generate0_4                                                  InputMux_16_5_20                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_r_corner_inst_7_0/SILEGO_cell/swb/Mux_Generate0_5                                                  InputMux_16_5_19                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_r_corner_inst_7_0/SILEGO_cell/swb/Mux_Generate1_0                                                  InputMux_16_5_18                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_r_corner_inst_7_0/SILEGO_cell/swb/Mux_Generate1_1                                                  InputMux_16_5_17                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_r_corner_inst_7_0/SILEGO_cell/swb/Mux_Generate1_2                                                  InputMux_16_5_16                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_r_corner_inst_7_0/SILEGO_cell/swb/Mux_Generate1_3                                                  InputMux_16_5_15                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_r_corner_inst_7_0/SILEGO_cell/swb/Mux_Generate1_4                                                  InputMux_16_5_14                                        197               89.523
[01/18 11:57:02    654s]     Silago_top_r_corner_inst_7_0/SILEGO_cell/swb/Mux_Generate1_5                                                  InputMux_16_5_13                                        197               89.523
[01/18 11:57:02    654s]   Silago_top_r_corner_inst_7_0/u_addres_assign                                                                    addr_assign_2                                            23               17.239
[01/18 11:57:02    654s]   Silago_top_r_corner_inst_7_0/u_bus_selector                                                                     bus_selector_1                                          127               33.679
[01/18 11:57:02    654s]   Silago_top_r_corner_inst_7_0/u_data_selector                                                                    data_selector_1                                         513              136.648
[01/18 11:57:02    654s] @innovus 3> report_area > ../rpt/hierarchical/area.txt
@innovus 4> report_clock_trees
**ERROR: (IMPCCOPT-2004):	Cannot run 'report_clock_trees' as no clock trees are defined.
[01/18 11:59:14    704s] 
[01/18 11:59:14    704s] 
[01/18 11:59:14    704s] @innovus 5> 