{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 04 15:39:19 2016 " "Info: Processing started: Sun Sep 04 15:39:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off traffic_light -c traffic_light --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off traffic_light -c traffic_light --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_2MHz " "Info: Assuming node \"clk_2MHz\" is an undefined clock" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 184 56 224 200 "clk_2MHz" "" } } } } { "c:/altera/71/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_2MHz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "frequency:inst\|F2 " "Info: Detected ripple clock \"frequency:inst\|F2\" as buffer" {  } { { "frequency.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/frequency.v" 4 -1 0 } } { "c:/altera/71/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin64/Assignment Editor.qase" 1 { { 0 "frequency:inst\|F2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_2MHz register FSM:inst3\|T2\[2\] register FSM:inst3\|T1\[2\] 150.83 MHz 6.63 ns Internal " "Info: Clock \"clk_2MHz\" has Internal fmax of 150.83 MHz between source register \"FSM:inst3\|T2\[2\]\" and destination register \"FSM:inst3\|T1\[2\]\" (period= 6.63 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.369 ns + Longest register register " "Info: + Longest register to register delay is 6.369 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FSM:inst3\|T2\[2\] 1 REG LC_X23_Y8_N5 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X23_Y8_N5; Fanout = 22; REG Node = 'FSM:inst3\|T2\[2\]'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSM:inst3|T2[2] } "NODE_NAME" } } { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.564 ns) + CELL(0.442 ns) 1.006 ns FSM:inst3\|Equal1~107 2 COMB LC_X23_Y8_N3 5 " "Info: 2: + IC(0.564 ns) + CELL(0.442 ns) = 1.006 ns; Loc. = LC_X23_Y8_N3; Fanout = 5; COMB Node = 'FSM:inst3\|Equal1~107'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.006 ns" { FSM:inst3|T2[2] FSM:inst3|Equal1~107 } "NODE_NAME" } } { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.292 ns) 2.613 ns FSM:inst3\|T1\[3\]~1475 3 COMB LC_X22_Y7_N1 9 " "Info: 3: + IC(1.315 ns) + CELL(0.292 ns) = 2.613 ns; Loc. = LC_X22_Y7_N1; Fanout = 9; COMB Node = 'FSM:inst3\|T1\[3\]~1475'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.607 ns" { FSM:inst3|Equal1~107 FSM:inst3|T1[3]~1475 } "NODE_NAME" } } { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.273 ns) + CELL(0.114 ns) 4.000 ns FSM:inst3\|T1\[1\]~1479 4 COMB LC_X22_Y8_N8 1 " "Info: 4: + IC(1.273 ns) + CELL(0.114 ns) = 4.000 ns; Loc. = LC_X22_Y8_N8; Fanout = 1; COMB Node = 'FSM:inst3\|T1\[1\]~1479'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.387 ns" { FSM:inst3|T1[3]~1475 FSM:inst3|T1[1]~1479 } "NODE_NAME" } } { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(0.114 ns) 5.347 ns FSM:inst3\|T1\[1\]~1481 5 COMB LC_X21_Y9_N3 2 " "Info: 5: + IC(1.233 ns) + CELL(0.114 ns) = 5.347 ns; Loc. = LC_X21_Y9_N3; Fanout = 2; COMB Node = 'FSM:inst3\|T1\[1\]~1481'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.347 ns" { FSM:inst3|T1[1]~1479 FSM:inst3|T1[1]~1481 } "NODE_NAME" } } { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.309 ns) 6.369 ns FSM:inst3\|T1\[2\] 6 REG LC_X20_Y9_N4 22 " "Info: 6: + IC(0.713 ns) + CELL(0.309 ns) = 6.369 ns; Loc. = LC_X20_Y9_N4; Fanout = 22; REG Node = 'FSM:inst3\|T1\[2\]'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.022 ns" { FSM:inst3|T1[1]~1481 FSM:inst3|T1[2] } "NODE_NAME" } } { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.271 ns ( 19.96 % ) " "Info: Total cell delay = 1.271 ns ( 19.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.098 ns ( 80.04 % ) " "Info: Total interconnect delay = 5.098 ns ( 80.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "6.369 ns" { FSM:inst3|T2[2] FSM:inst3|Equal1~107 FSM:inst3|T1[3]~1475 FSM:inst3|T1[1]~1479 FSM:inst3|T1[1]~1481 FSM:inst3|T1[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "6.369 ns" { FSM:inst3|T2[2] FSM:inst3|Equal1~107 FSM:inst3|T1[3]~1475 FSM:inst3|T1[1]~1479 FSM:inst3|T1[1]~1481 FSM:inst3|T1[2] } { 0.000ns 0.564ns 1.315ns 1.273ns 1.233ns 0.713ns } { 0.000ns 0.442ns 0.292ns 0.114ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_2MHz destination 7.368 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_2MHz\" to destination register is 7.368 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_2MHz 1 CLK PIN_29 33 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 33; CLK Node = 'clk_2MHz'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_2MHz } "NODE_NAME" } } { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 184 56 224 200 "clk_2MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns frequency:inst\|F2 2 REG LC_X8_Y10_N2 60 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N2; Fanout = 60; REG Node = 'frequency:inst\|F2'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.680 ns" { clk_2MHz frequency:inst|F2 } "NODE_NAME" } } { "frequency.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/frequency.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.508 ns) + CELL(0.711 ns) 7.368 ns FSM:inst3\|T1\[2\] 3 REG LC_X20_Y9_N4 22 " "Info: 3: + IC(3.508 ns) + CELL(0.711 ns) = 7.368 ns; Loc. = LC_X20_Y9_N4; Fanout = 22; REG Node = 'FSM:inst3\|T1\[2\]'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "4.219 ns" { frequency:inst|F2 FSM:inst3|T1[2] } "NODE_NAME" } } { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 42.28 % ) " "Info: Total cell delay = 3.115 ns ( 42.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.253 ns ( 57.72 % ) " "Info: Total interconnect delay = 4.253 ns ( 57.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.368 ns" { clk_2MHz frequency:inst|F2 FSM:inst3|T1[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.368 ns" { clk_2MHz clk_2MHz~out0 frequency:inst|F2 FSM:inst3|T1[2] } { 0.000ns 0.000ns 0.745ns 3.508ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_2MHz source 7.368 ns - Longest register " "Info: - Longest clock path from clock \"clk_2MHz\" to source register is 7.368 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_2MHz 1 CLK PIN_29 33 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 33; CLK Node = 'clk_2MHz'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_2MHz } "NODE_NAME" } } { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 184 56 224 200 "clk_2MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns frequency:inst\|F2 2 REG LC_X8_Y10_N2 60 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N2; Fanout = 60; REG Node = 'frequency:inst\|F2'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.680 ns" { clk_2MHz frequency:inst|F2 } "NODE_NAME" } } { "frequency.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/frequency.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.508 ns) + CELL(0.711 ns) 7.368 ns FSM:inst3\|T2\[2\] 3 REG LC_X23_Y8_N5 22 " "Info: 3: + IC(3.508 ns) + CELL(0.711 ns) = 7.368 ns; Loc. = LC_X23_Y8_N5; Fanout = 22; REG Node = 'FSM:inst3\|T2\[2\]'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "4.219 ns" { frequency:inst|F2 FSM:inst3|T2[2] } "NODE_NAME" } } { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 42.28 % ) " "Info: Total cell delay = 3.115 ns ( 42.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.253 ns ( 57.72 % ) " "Info: Total interconnect delay = 4.253 ns ( 57.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.368 ns" { clk_2MHz frequency:inst|F2 FSM:inst3|T2[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.368 ns" { clk_2MHz clk_2MHz~out0 frequency:inst|F2 FSM:inst3|T2[2] } { 0.000ns 0.000ns 0.745ns 3.508ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.368 ns" { clk_2MHz frequency:inst|F2 FSM:inst3|T1[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.368 ns" { clk_2MHz clk_2MHz~out0 frequency:inst|F2 FSM:inst3|T1[2] } { 0.000ns 0.000ns 0.745ns 3.508ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.368 ns" { clk_2MHz frequency:inst|F2 FSM:inst3|T2[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.368 ns" { clk_2MHz clk_2MHz~out0 frequency:inst|F2 FSM:inst3|T2[2] } { 0.000ns 0.000ns 0.745ns 3.508ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "6.369 ns" { FSM:inst3|T2[2] FSM:inst3|Equal1~107 FSM:inst3|T1[3]~1475 FSM:inst3|T1[1]~1479 FSM:inst3|T1[1]~1481 FSM:inst3|T1[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "6.369 ns" { FSM:inst3|T2[2] FSM:inst3|Equal1~107 FSM:inst3|T1[3]~1475 FSM:inst3|T1[1]~1479 FSM:inst3|T1[1]~1481 FSM:inst3|T1[2] } { 0.000ns 0.564ns 1.315ns 1.273ns 1.233ns 0.713ns } { 0.000ns 0.442ns 0.292ns 0.114ns 0.114ns 0.309ns } "" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.368 ns" { clk_2MHz frequency:inst|F2 FSM:inst3|T1[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.368 ns" { clk_2MHz clk_2MHz~out0 frequency:inst|F2 FSM:inst3|T1[2] } { 0.000ns 0.000ns 0.745ns 3.508ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.368 ns" { clk_2MHz frequency:inst|F2 FSM:inst3|T2[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.368 ns" { clk_2MHz clk_2MHz~out0 frequency:inst|F2 FSM:inst3|T2[2] } { 0.000ns 0.000ns 0.745ns 3.508ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "FSM:inst3\|MG C clk_2MHz 0.029 ns register " "Info: tsu for register \"FSM:inst3\|MG\" (data pin = \"C\", clock pin = \"clk_2MHz\") is 0.029 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.360 ns + Longest pin register " "Info: + Longest pin to register delay is 7.360 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns C 1 PIN PIN_152 41 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_152; Fanout = 41; PIN Node = 'C'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 24 168 336 40 "C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.756 ns) + CELL(0.114 ns) 3.339 ns FSM:inst3\|always0~177 2 COMB LC_X22_Y9_N9 1 " "Info: 2: + IC(1.756 ns) + CELL(0.114 ns) = 3.339 ns; Loc. = LC_X22_Y9_N9; Fanout = 1; COMB Node = 'FSM:inst3\|always0~177'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.870 ns" { C FSM:inst3|always0~177 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.442 ns) 4.946 ns FSM:inst3\|always0~178 3 COMB LC_X21_Y9_N1 5 " "Info: 3: + IC(1.165 ns) + CELL(0.442 ns) = 4.946 ns; Loc. = LC_X21_Y9_N1; Fanout = 5; COMB Node = 'FSM:inst3\|always0~178'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.607 ns" { FSM:inst3|always0~177 FSM:inst3|always0~178 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.442 ns) 6.627 ns FSM:inst3\|Selector10~233 4 COMB LC_X21_Y8_N5 1 " "Info: 4: + IC(1.239 ns) + CELL(0.442 ns) = 6.627 ns; Loc. = LC_X21_Y8_N5; Fanout = 1; COMB Node = 'FSM:inst3\|Selector10~233'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.681 ns" { FSM:inst3|always0~178 FSM:inst3|Selector10~233 } "NODE_NAME" } } { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.424 ns) + CELL(0.309 ns) 7.360 ns FSM:inst3\|MG 5 REG LC_X21_Y8_N0 2 " "Info: 5: + IC(0.424 ns) + CELL(0.309 ns) = 7.360 ns; Loc. = LC_X21_Y8_N0; Fanout = 2; REG Node = 'FSM:inst3\|MG'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "0.733 ns" { FSM:inst3|Selector10~233 FSM:inst3|MG } "NODE_NAME" } } { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 37.72 % ) " "Info: Total cell delay = 2.776 ns ( 37.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.584 ns ( 62.28 % ) " "Info: Total interconnect delay = 4.584 ns ( 62.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.360 ns" { C FSM:inst3|always0~177 FSM:inst3|always0~178 FSM:inst3|Selector10~233 FSM:inst3|MG } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.360 ns" { C C~out0 FSM:inst3|always0~177 FSM:inst3|always0~178 FSM:inst3|Selector10~233 FSM:inst3|MG } { 0.000ns 0.000ns 1.756ns 1.165ns 1.239ns 0.424ns } { 0.000ns 1.469ns 0.114ns 0.442ns 0.442ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 4 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_2MHz destination 7.368 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_2MHz\" to destination register is 7.368 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_2MHz 1 CLK PIN_29 33 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 33; CLK Node = 'clk_2MHz'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_2MHz } "NODE_NAME" } } { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 184 56 224 200 "clk_2MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns frequency:inst\|F2 2 REG LC_X8_Y10_N2 60 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N2; Fanout = 60; REG Node = 'frequency:inst\|F2'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.680 ns" { clk_2MHz frequency:inst|F2 } "NODE_NAME" } } { "frequency.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/frequency.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.508 ns) + CELL(0.711 ns) 7.368 ns FSM:inst3\|MG 3 REG LC_X21_Y8_N0 2 " "Info: 3: + IC(3.508 ns) + CELL(0.711 ns) = 7.368 ns; Loc. = LC_X21_Y8_N0; Fanout = 2; REG Node = 'FSM:inst3\|MG'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "4.219 ns" { frequency:inst|F2 FSM:inst3|MG } "NODE_NAME" } } { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 42.28 % ) " "Info: Total cell delay = 3.115 ns ( 42.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.253 ns ( 57.72 % ) " "Info: Total interconnect delay = 4.253 ns ( 57.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.368 ns" { clk_2MHz frequency:inst|F2 FSM:inst3|MG } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.368 ns" { clk_2MHz clk_2MHz~out0 frequency:inst|F2 FSM:inst3|MG } { 0.000ns 0.000ns 0.745ns 3.508ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.360 ns" { C FSM:inst3|always0~177 FSM:inst3|always0~178 FSM:inst3|Selector10~233 FSM:inst3|MG } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.360 ns" { C C~out0 FSM:inst3|always0~177 FSM:inst3|always0~178 FSM:inst3|Selector10~233 FSM:inst3|MG } { 0.000ns 0.000ns 1.756ns 1.165ns 1.239ns 0.424ns } { 0.000ns 1.469ns 0.114ns 0.442ns 0.442ns 0.309ns } "" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.368 ns" { clk_2MHz frequency:inst|F2 FSM:inst3|MG } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.368 ns" { clk_2MHz clk_2MHz~out0 frequency:inst|F2 FSM:inst3|MG } { 0.000ns 0.000ns 0.745ns 3.508ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_2MHz CR4 nixie_tube:inst5\|CR\[4\] 13.244 ns register " "Info: tco from clock \"clk_2MHz\" to destination pin \"CR4\" through register \"nixie_tube:inst5\|CR\[4\]\" is 13.244 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_2MHz source 7.368 ns + Longest register " "Info: + Longest clock path from clock \"clk_2MHz\" to source register is 7.368 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_2MHz 1 CLK PIN_29 33 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 33; CLK Node = 'clk_2MHz'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_2MHz } "NODE_NAME" } } { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 184 56 224 200 "clk_2MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns frequency:inst\|F2 2 REG LC_X8_Y10_N2 60 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N2; Fanout = 60; REG Node = 'frequency:inst\|F2'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.680 ns" { clk_2MHz frequency:inst|F2 } "NODE_NAME" } } { "frequency.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/frequency.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.508 ns) + CELL(0.711 ns) 7.368 ns nixie_tube:inst5\|CR\[4\] 3 REG LC_X26_Y8_N0 1 " "Info: 3: + IC(3.508 ns) + CELL(0.711 ns) = 7.368 ns; Loc. = LC_X26_Y8_N0; Fanout = 1; REG Node = 'nixie_tube:inst5\|CR\[4\]'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "4.219 ns" { frequency:inst|F2 nixie_tube:inst5|CR[4] } "NODE_NAME" } } { "nixie_tube.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/nixie_tube.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 42.28 % ) " "Info: Total cell delay = 3.115 ns ( 42.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.253 ns ( 57.72 % ) " "Info: Total interconnect delay = 4.253 ns ( 57.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.368 ns" { clk_2MHz frequency:inst|F2 nixie_tube:inst5|CR[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.368 ns" { clk_2MHz clk_2MHz~out0 frequency:inst|F2 nixie_tube:inst5|CR[4] } { 0.000ns 0.000ns 0.745ns 3.508ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "nixie_tube.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/nixie_tube.v" 161 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.652 ns + Longest register pin " "Info: + Longest register to pin delay is 5.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nixie_tube:inst5\|CR\[4\] 1 REG LC_X26_Y8_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X26_Y8_N0; Fanout = 1; REG Node = 'nixie_tube:inst5\|CR\[4\]'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nixie_tube:inst5|CR[4] } "NODE_NAME" } } { "nixie_tube.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/nixie_tube.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.528 ns) + CELL(2.124 ns) 5.652 ns CR4 2 PIN PIN_39 0 " "Info: 2: + IC(3.528 ns) + CELL(2.124 ns) = 5.652 ns; Loc. = PIN_39; Fanout = 0; PIN Node = 'CR4'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "5.652 ns" { nixie_tube:inst5|CR[4] CR4 } "NODE_NAME" } } { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 280 1000 1176 296 "CR\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 37.58 % ) " "Info: Total cell delay = 2.124 ns ( 37.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.528 ns ( 62.42 % ) " "Info: Total interconnect delay = 3.528 ns ( 62.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "5.652 ns" { nixie_tube:inst5|CR[4] CR4 } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "5.652 ns" { nixie_tube:inst5|CR[4] CR4 } { 0.000ns 3.528ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.368 ns" { clk_2MHz frequency:inst|F2 nixie_tube:inst5|CR[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.368 ns" { clk_2MHz clk_2MHz~out0 frequency:inst|F2 nixie_tube:inst5|CR[4] } { 0.000ns 0.000ns 0.745ns 3.508ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "5.652 ns" { nixie_tube:inst5|CR[4] CR4 } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "5.652 ns" { nixie_tube:inst5|CR[4] CR4 } { 0.000ns 3.528ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "nixie_tube:inst5\|CL\[6\] C clk_2MHz 3.940 ns register " "Info: th for register \"nixie_tube:inst5\|CL\[6\]\" (data pin = \"C\", clock pin = \"clk_2MHz\") is 3.940 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_2MHz destination 7.368 ns + Longest register " "Info: + Longest clock path from clock \"clk_2MHz\" to destination register is 7.368 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_2MHz 1 CLK PIN_29 33 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 33; CLK Node = 'clk_2MHz'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_2MHz } "NODE_NAME" } } { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 184 56 224 200 "clk_2MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns frequency:inst\|F2 2 REG LC_X8_Y10_N2 60 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N2; Fanout = 60; REG Node = 'frequency:inst\|F2'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.680 ns" { clk_2MHz frequency:inst|F2 } "NODE_NAME" } } { "frequency.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/frequency.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.508 ns) + CELL(0.711 ns) 7.368 ns nixie_tube:inst5\|CL\[6\] 3 REG LC_X25_Y8_N9 1 " "Info: 3: + IC(3.508 ns) + CELL(0.711 ns) = 7.368 ns; Loc. = LC_X25_Y8_N9; Fanout = 1; REG Node = 'nixie_tube:inst5\|CL\[6\]'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "4.219 ns" { frequency:inst|F2 nixie_tube:inst5|CL[6] } "NODE_NAME" } } { "nixie_tube.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/nixie_tube.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 42.28 % ) " "Info: Total cell delay = 3.115 ns ( 42.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.253 ns ( 57.72 % ) " "Info: Total interconnect delay = 4.253 ns ( 57.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.368 ns" { clk_2MHz frequency:inst|F2 nixie_tube:inst5|CL[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.368 ns" { clk_2MHz clk_2MHz~out0 frequency:inst|F2 nixie_tube:inst5|CL[6] } { 0.000ns 0.000ns 0.745ns 3.508ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "nixie_tube.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/nixie_tube.v" 161 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.443 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns C 1 PIN PIN_152 41 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_152; Fanout = 41; PIN Node = 'C'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 24 168 336 40 "C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.369 ns) + CELL(0.114 ns) 2.952 ns nixie_tube:inst5\|Selector5~966 2 COMB LC_X25_Y8_N8 1 " "Info: 2: + IC(1.369 ns) + CELL(0.114 ns) = 2.952 ns; Loc. = LC_X25_Y8_N8; Fanout = 1; COMB Node = 'nixie_tube:inst5\|Selector5~966'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.483 ns" { C nixie_tube:inst5|Selector5~966 } "NODE_NAME" } } { "nixie_tube.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/nixie_tube.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.309 ns) 3.443 ns nixie_tube:inst5\|CL\[6\] 3 REG LC_X25_Y8_N9 1 " "Info: 3: + IC(0.182 ns) + CELL(0.309 ns) = 3.443 ns; Loc. = LC_X25_Y8_N9; Fanout = 1; REG Node = 'nixie_tube:inst5\|CL\[6\]'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "0.491 ns" { nixie_tube:inst5|Selector5~966 nixie_tube:inst5|CL[6] } "NODE_NAME" } } { "nixie_tube.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/nixie_tube.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.892 ns ( 54.95 % ) " "Info: Total cell delay = 1.892 ns ( 54.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.551 ns ( 45.05 % ) " "Info: Total interconnect delay = 1.551 ns ( 45.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "3.443 ns" { C nixie_tube:inst5|Selector5~966 nixie_tube:inst5|CL[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "3.443 ns" { C C~out0 nixie_tube:inst5|Selector5~966 nixie_tube:inst5|CL[6] } { 0.000ns 0.000ns 1.369ns 0.182ns } { 0.000ns 1.469ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.368 ns" { clk_2MHz frequency:inst|F2 nixie_tube:inst5|CL[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.368 ns" { clk_2MHz clk_2MHz~out0 frequency:inst|F2 nixie_tube:inst5|CL[6] } { 0.000ns 0.000ns 0.745ns 3.508ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "3.443 ns" { C nixie_tube:inst5|Selector5~966 nixie_tube:inst5|CL[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "3.443 ns" { C C~out0 nixie_tube:inst5|Selector5~966 nixie_tube:inst5|CL[6] } { 0.000ns 0.000ns 1.369ns 0.182ns } { 0.000ns 1.469ns 0.114ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Allocated 197 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 04 15:39:34 2016 " "Info: Processing ended: Sun Sep 04 15:39:34 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
