0.6
2018.3
Dec  7 2018
00:33:28
E:/homework/Computer-Organization/CPU-SingleCycle/CPU-SingleCycle.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
E:/homework/Computer-Organization/CPU-SingleCycle/CPU-SingleCycle.srcs/sim_1/new/test.v,1678755978,verilog,,,,test,,,,,,,,
E:/homework/Computer-Organization/CPU-SingleCycle/CPU-SingleCycle.srcs/sources_1/new/ALU.v,1678511380,verilog,,E:/homework/Computer-Organization/CPU-SingleCycle/CPU-SingleCycle.srcs/sources_1/new/ALUDataMUX.v,,ALU,,,,,,,,
E:/homework/Computer-Organization/CPU-SingleCycle/CPU-SingleCycle.srcs/sources_1/new/ALUDataMUX.v,1678511377,verilog,,E:/homework/Computer-Organization/CPU-SingleCycle/CPU-SingleCycle.srcs/sources_1/new/AddressMUX.v,,ALUDataMUX,,,,,,,,
E:/homework/Computer-Organization/CPU-SingleCycle/CPU-SingleCycle.srcs/sources_1/new/AddressMUX.v,1678511393,verilog,,E:/homework/Computer-Organization/CPU-SingleCycle/CPU-SingleCycle.srcs/sources_1/new/Computer.v,,AddressMUX,,,,,,,,
E:/homework/Computer-Organization/CPU-SingleCycle/CPU-SingleCycle.srcs/sources_1/new/Computer.v,1678756031,verilog,,E:/homework/Computer-Organization/CPU-SingleCycle/CPU-SingleCycle.srcs/sources_1/new/Controler.v,,Computer,,,,,,,,
E:/homework/Computer-Organization/CPU-SingleCycle/CPU-SingleCycle.srcs/sources_1/new/Controler.v,1678679377,verilog,,E:/homework/Computer-Organization/CPU-SingleCycle/CPU-SingleCycle.srcs/sources_1/new/DataMemory.v,E:/homework/Computer-Organization/CPU-SingleCycle/CPU-SingleCycle.srcs/sources_1/new/Defines.v,Controller,,,,,,,,
E:/homework/Computer-Organization/CPU-SingleCycle/CPU-SingleCycle.srcs/sources_1/new/DataMemory.v,1678766957,verilog,,E:/homework/Computer-Organization/CPU-SingleCycle/CPU-SingleCycle.srcs/sources_1/new/IMem.v,,DataMemory,,,,,,,,
E:/homework/Computer-Organization/CPU-SingleCycle/CPU-SingleCycle.srcs/sources_1/new/Defines.v,1678071132,verilog,,,,,,,,,,,,
E:/homework/Computer-Organization/CPU-SingleCycle/CPU-SingleCycle.srcs/sources_1/new/IMem.v,1678511353,verilog,,E:/homework/Computer-Organization/CPU-SingleCycle/CPU-SingleCycle.srcs/sources_1/new/ImmGen.v,,IMem,,,,,,,,
E:/homework/Computer-Organization/CPU-SingleCycle/CPU-SingleCycle.srcs/sources_1/new/ImmGen.v,1678511372,verilog,,E:/homework/Computer-Organization/CPU-SingleCycle/CPU-SingleCycle.srcs/sources_1/new/PC.v,E:/homework/Computer-Organization/CPU-SingleCycle/CPU-SingleCycle.srcs/sources_1/new/Defines.v,ImmGen,,,,,,,,
E:/homework/Computer-Organization/CPU-SingleCycle/CPU-SingleCycle.srcs/sources_1/new/PC.v,1678707852,verilog,,E:/homework/Computer-Organization/CPU-SingleCycle/CPU-SingleCycle.srcs/sources_1/new/PCPlusOffset.v,,PC,,,,,,,,
E:/homework/Computer-Organization/CPU-SingleCycle/CPU-SingleCycle.srcs/sources_1/new/PCPlusOffset.v,1678511385,verilog,,E:/homework/Computer-Organization/CPU-SingleCycle/CPU-SingleCycle.srcs/sources_1/new/PCPlusOneAddress.v,,PCPlusOffset,,,,,,,,
E:/homework/Computer-Organization/CPU-SingleCycle/CPU-SingleCycle.srcs/sources_1/new/PCPlusOneAddress.v,1678511389,verilog,,E:/homework/Computer-Organization/CPU-SingleCycle/CPU-SingleCycle.srcs/sources_1/new/RegisterFile.v,,PCPlusOne,,,,,,,,
E:/homework/Computer-Organization/CPU-SingleCycle/CPU-SingleCycle.srcs/sources_1/new/RegisterFile.v,1678677633,verilog,,E:/homework/Computer-Organization/CPU-SingleCycle/CPU-SingleCycle.srcs/sources_1/new/WriteBackMUX.v,,RegisterFile,,,,,,,,
E:/homework/Computer-Organization/CPU-SingleCycle/CPU-SingleCycle.srcs/sources_1/new/WriteBackMUX.v,1678511406,verilog,,E:/homework/Computer-Organization/CPU-SingleCycle/CPU-SingleCycle.srcs/sources_1/new/seg7x16.v,,WriteBackMUX,,,,,,,,
E:/homework/Computer-Organization/CPU-SingleCycle/CPU-SingleCycle.srcs/sources_1/new/seg7x16.v,1678755095,verilog,,E:/homework/Computer-Organization/CPU-SingleCycle/CPU-SingleCycle.srcs/sim_1/new/test.v,,seg7x16,,,,,,,,
