# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {C:/Users/MY-PC/Desktop/Lab 8 working directory/Lab 8 working directory/lab8_top.v}
