$date
	Thu Nov 30 22:36:22 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module HELLO_TEST $end
$scope module temp_add $end
$var wire 1 ! answer $end
$var wire 1 " carry $end
$var wire 1 # input_a $end
$var wire 1 $ input_b $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#1
1!
1#
#2
0!
0#
#3
1"
1#
1$
#4
1!
0"
0#
#5
0!
1"
1#
#6
0"
0#
0$
#7
1!
1#
#8
0!
0#
#9
1"
1#
1$
#10
1!
0"
0#
#11
0!
1"
1#
#12
0"
0#
0$
#13
1!
1#
#14
0!
0#
#15
1"
1#
1$
#16
1!
0"
0#
#17
0!
1"
1#
#18
0"
0#
0$
#19
1!
1#
#20
0!
0#
#21
1"
1#
1$
#22
1!
0"
0#
#23
0!
1"
1#
#24
0"
0#
0$
#25
1!
1#
#26
0!
0#
#27
1"
1#
1$
#28
1!
0"
0#
#29
0!
1"
1#
#30
0"
0#
0$
#31
1!
1#
#32
0!
0#
#33
1"
1#
1$
#34
1!
0"
0#
#35
0!
1"
1#
#36
0"
0#
0$
#37
1!
1#
#38
0!
0#
#39
1"
1#
1$
#40
1!
0"
0#
#41
0!
1"
1#
#42
0"
0#
0$
#43
1!
1#
#44
0!
0#
#45
1"
1#
1$
#46
1!
0"
0#
#47
0!
1"
1#
#48
0"
0#
0$
#49
1!
1#
#50
0!
0#
#51
1"
1#
1$
#52
1!
0"
0#
#53
0!
1"
1#
#54
0"
0#
0$
#55
1!
1#
#56
0!
0#
#57
1"
1#
1$
#58
1!
0"
0#
#59
0!
1"
1#
#60
0"
0#
0$
#61
1!
1#
#62
0!
0#
#63
1"
1#
1$
#64
1!
0"
0#
#65
0!
1"
1#
#66
0"
0#
0$
#67
1!
1#
#68
0!
0#
#69
1"
1#
1$
#70
1!
0"
0#
#71
0!
1"
1#
#72
0"
0#
0$
#73
1!
1#
#74
0!
0#
#75
1"
1#
1$
#76
1!
0"
0#
#77
0!
1"
1#
#78
0"
0#
0$
#79
1!
1#
#80
0!
0#
#81
1"
1#
1$
#82
1!
0"
0#
#83
0!
1"
1#
#84
0"
0#
0$
#85
1!
1#
#86
0!
0#
#87
1"
1#
1$
#88
1!
0"
0#
#89
0!
1"
1#
#90
0"
0#
0$
#91
1!
1#
#92
0!
0#
#93
1"
1#
1$
#94
1!
0"
0#
#95
0!
1"
1#
#96
0"
0#
0$
#97
1!
1#
#98
0!
0#
#99
1"
1#
1$
#100
1!
0"
0#
