{"vcs1":{"timestamp_begin":1750061550.701485108, "rt":3.01, "ut":0.59, "st":0.10}}
{"vcselab":{"timestamp_begin":1750061553.804512442, "rt":2.46, "ut":0.20, "st":0.09}}
{"link":{"timestamp_begin":1750061556.329901837, "rt":0.20, "ut":0.13, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750061550.345203885}
{"VCS_COMP_START_TIME": 1750061550.345203885}
{"VCS_COMP_END_TIME": 1750061558.009696448}
{"VCS_USER_OPTIONS": "-R -sverilog tb_top.sv -full64 -debug_access+all"}
{"vcs1": {"peak_mem": 1021240}}
{"stitch_vcselab": {"peak_mem": 1021328}}
