

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               b4be2a3e9656468d54ddb07bcde79b26  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q
Extracting PTX file and ptxas options    1: mri-q.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q
Extracting specific PTX file named mri-q.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ComputeQ_GPUiiPfS_S_S_S_ : hostFun 0x0x404633, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing mri-q.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "ck" from 0x100 to 0x4100 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x4100 to 0x4004100 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4004100 to 0x4404100 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22ComputePhiMag_GPU_nvmaPfS_S_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22ComputePhiMag_GPU_nvmbPfS_S_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22ComputePhiMag_GPU_nvmuPfS_S_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22ComputePhiMag_GPU_nvmoPfS_S_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvmbiiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputePhiMag_GPUPfS_S_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z12ComputeQ_GPUiiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-q.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mri-q.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z12ComputeQ_GPUiiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputePhiMag_GPUPfS_S_i' : regs=12, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_' : regs=32, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_' : regs=32, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_' : regs=32, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvmbiiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z22ComputePhiMag_GPU_nvmoPfS_S_i' : regs=12, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z22ComputePhiMag_GPU_nvmuPfS_S_i' : regs=12, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z22ComputePhiMag_GPU_nvmbPfS_S_i' : regs=12, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z22ComputePhiMag_GPU_nvmaPfS_S_i' : regs=12, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputePhiMag_GPUPfS_S_i : hostFun 0x0x404450, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x4042ff, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x404205, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_ : hostFun 0x0x4040d1, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_ : hostFun 0x0x403ed9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_ : hostFun 0x0x403ce1, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_ : hostFun 0x0x403ae9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_ : hostFun 0x0x4038f1, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_ : hostFun 0x0x4036f9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_ : hostFun 0x0x403501, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvmbiiPfS_S_S_S_ : hostFun 0x0x403309, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22ComputePhiMag_GPU_nvmoPfS_S_i : hostFun 0x0x403126, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22ComputePhiMag_GPU_nvmuPfS_S_i : hostFun 0x0x402fb0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22ComputePhiMag_GPU_nvmbPfS_S_i : hostFun 0x0x402e3a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22ComputePhiMag_GPU_nvmaPfS_S_i : hostFun 0x0x402cc4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60a240; deviceAddress = ck; deviceName = ck
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 16384 bytes
GPGPU-Sim PTX registering global ck hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60e240; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x460e240; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
/home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q -i /home/pli11/Videos/parboil_benchmark/parboil/datasets/mri-q/small/input/32_32_32_dataset.bin -o /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/run/small/32_32_32_dataset.out 4 
32768 pixels in output; 3072 samples in trajectory; using 3072 samples
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff66e28ac8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff66e28ac0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff66e28ab8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff66e28ab4..

GPGPU-Sim PTX: cudaLaunch for 0x0x404450 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z17ComputePhiMag_GPUPfS_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z17ComputePhiMag_GPUPfS_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17ComputePhiMag_GPUPfS_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z17ComputePhiMag_GPUPfS_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17ComputePhiMag_GPUPfS_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17ComputePhiMag_GPUPfS_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z17ComputePhiMag_GPUPfS_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x21d0 (mri-q.1.sm_70.ptx:1630) @%p1 bra BB14_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2238 (mri-q.1.sm_70.ptx:1646) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17ComputePhiMag_GPUPfS_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17ComputePhiMag_GPUPfS_S_i'.
GPGPU-Sim PTX: pushing kernel '_Z17ComputePhiMag_GPUPfS_S_i' to stream 0, gridDim= (6,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z17ComputePhiMag_GPUPfS_S_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z17ComputePhiMag_GPUPfS_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5650
gpu_sim_insn = 67584
gpu_ipc =      11.9618
gpu_tot_sim_cycle = 5650
gpu_tot_sim_insn = 67584
gpu_tot_ipc =      11.9618
gpu_tot_issued_cta = 6
gpu_occupancy = 23.5002% 
gpu_tot_occupancy = 23.5002% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2039
partiton_level_parallism_total  =       0.2039
partiton_level_parallism_util =       6.0000
partiton_level_parallism_util_total  =       6.0000
L2_BW  =       7.3858 GB/Sec
L2_BW_total  =       7.3858 GB/Sec
gpu_total_sim_rate=13516
############## bottleneck_stats #############
cycles: core 5650, icnt 5650, l2 5650, dram 4242
gpu_ipc	11.962
gpu_tot_issued_cta = 6, average cycles = 942
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 0 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 0 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.001	6
L1D data util	0.010	6	0.136	0
L1D tag util	0.003	6	0.034	0
L2 data util	0.002	64	0.003	0
L2 tag util	0.003	64	0.004	0
n_l2_access	 1152
icnt s2m util	0.000	0	0.000	0	flits per packet: -nan
icnt m2s util	0.000	0	0.000	0	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.000	0	0.000	0

latency_l2_hit:	144750, num_l2_reqs:	768
L2 hit latency:	188
latency_dram:	71808, num_dram_reqs:	384
DRAM latency:	187

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.375
smem size	0.000
thread slot	1.000
TB slot    	0.125
L1I tag util	0.003	6	0.034	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.001	6	0.020	0
sp pipe util	0.000	6	0.001	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.000	0	0.000	0

smem port	0.000	0

n_reg_bank	16
reg port	0.008	16	0.013	1
L1D tag util	0.003	6	0.034	0
L1D fill util	0.002	6	0.023	0
n_l1d_mshr	4096
L1D mshr util	0.000	6
n_l1d_missq	16
L1D missq util	0.000	6
L1D hit rate	0.000
L1D miss rate	1.000
L1D rsfail rate	0.000
L2 tag util	0.003	64	0.004	0
L2 fill util	0.000	0	0.000	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	0	0.000	0
L2 missq util	0.000	0	0.000	0
L2 hit rate	0.667
L2 miss rate	0.333
L2 rsfail rate	0.000

dram activity	0.000	0	0.000	0

load trans eff	1.000
load trans sz	32.000
load_useful_bytes 24576, load_transaction_bytes 24576, icnt_m2s_bytes 0
n_gmem_load_insns 192, n_gmem_load_accesses 768
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.003

run 0.031, fetch 0.257, sync 0.254, control 0.000, data 0.426, struct 0.031
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1152
	L1D_total_cache_misses = 1152
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.197
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 384

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 70656
gpgpu_n_tot_w_icount = 2208
gpgpu_n_stall_shd_mem = 864
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 768
gpgpu_n_mem_write_global = 384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6144
gpgpu_n_store_insn = 3072
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 864
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1578	W0_Idle:4830	W0_Scoreboard:6960	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2208
single_issue_nums: WS0:552	WS1:552	WS2:552	WS3:552	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6144 {8:768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15360 {40:384,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30720 {40:768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3072 {8:384,}
maxmflatency = 187 
max_icnt2mem_latency = 23 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
averagemflatency = 187 
avg_icnt2mem_latency = 34 
avg_icnt2sh_latency = 3 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1152 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1152 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1152 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        187       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4242 n_nop=4242 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4242i bk1: 0a 4242i bk2: 0a 4242i bk3: 0a 4242i bk4: 0a 4242i bk5: 0a 4242i bk6: 0a 4242i bk7: 0a 4242i bk8: 0a 4242i bk9: 0a 4242i bk10: 0a 4242i bk11: 0a 4242i bk12: 0a 4242i bk13: 0a 4242i bk14: 0a 4242i bk15: 0a 4242i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4242 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4242 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4242 
n_nop = 4242 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1152
L2_total_cache_misses = 384
L2_total_cache_miss_rate = 0.3333
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 288
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 384
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1152
icnt_total_pkts_simt_to_mem=1152
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1152
Req_Network_cycles = 5650
Req_Network_injected_packets_per_cycle =       0.2039 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       6.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0032

Reply_Network_injected_packets_num = 1152
Reply_Network_cycles = 5650
Reply_Network_injected_packets_per_cycle =        0.2039
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       6.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0025
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 13516 (inst/sec)
gpgpu_simulation_rate = 1130 (cycle/sec)
gpgpu_silicon_slowdown = 1001769x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

ComputePhiMag: 1 laps, 4687991.000000 us/lap, 781331.833333 us/cta

GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff66e28a7c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff66e28a78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff66e28a70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff66e28a68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff66e28a60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff66e28a58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff66e28b10..

GPGPU-Sim PTX: cudaLaunch for 0x0x4038f1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1028 (mri-q.1.sm_70.ptx:796) @!%p2 bra BB7_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (mri-q.1.sm_70.ptx:816) setp.ge.s32%p3, %r58, %r11;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1030 (mri-q.1.sm_70.ptx:797) bra.uni BB7_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1038 (mri-q.1.sm_70.ptx:800) ld.global.f32 %f16, [ck];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x10b0 (mri-q.1.sm_70.ptx:817) @%p3 bra BB7_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c0 (mri-q.1.sm_70.ptx:855) add.s32 %r25, %r17, %r11;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x11b8 (mri-q.1.sm_70.ptx:852) @%p6 bra BB7_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c0 (mri-q.1.sm_70.ptx:855) add.s32 %r25, %r17, %r11;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x12b0 (mri-q.1.sm_70.ptx:899) @%p7 bra BB7_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1338 (mri-q.1.sm_70.ptx:929) setp.eq.s32%p1, %r9, %r10;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1390 (mri-q.1.sm_70.ptx:950) @!%p1 bra BB7_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1420 (mri-q.1.sm_70.ptx:982) ret;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1398 (mri-q.1.sm_70.ptx:951) bra.uni BB7_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (mri-q.1.sm_70.ptx:954) mov.u32 %r51, %ctaid.y;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'.
GPGPU-Sim PTX: pushing kernel '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_' to stream 0, gridDim= (128,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 537056
gpu_sim_insn = 556142464
gpu_ipc =    1035.5391
gpu_tot_sim_cycle = 542706
gpu_tot_sim_insn = 556210048
gpu_tot_ipc =    1024.8828
gpu_tot_issued_cta = 134
gpu_occupancy = 19.9626% 
gpu_tot_occupancy = 19.9629% 
max_total_param_size = 0
gpu_stall_dramfull = 519858
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4509
partiton_level_parallism_total  =       0.4484
partiton_level_parallism_util =       4.5393
partiton_level_parallism_util_total  =       4.5445
L2_BW  =      16.3346 GB/Sec
L2_BW_total  =      16.2414 GB/Sec
gpu_total_sim_rate=163159
############## bottleneck_stats #############
cycles: core 537056, icnt 537056, l2 537056, dram 403266
gpu_ipc	1035.539
gpu_tot_issued_cta = 134, average cycles = 4008
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 8704 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 8351 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.101	80
L1D data util	0.081	80	0.100	18
L1D tag util	0.099	80	0.123	6
L2 data util	0.003	64	0.004	2
L2 tag util	0.006	64	0.007	2
n_l2_access	 207023
icnt s2m util	0.000	0	0.000	2	flits per packet: -nan
icnt m2s util	0.000	0	0.000	2	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.002	32	0.003	2

latency_l1_hit:	63002540, num_l1_reqs:	3150127
L1 hit latency:	20
latency_l2_hit:	42745507, num_l2_reqs:	83953
L2 hit latency:	509
latency_dram:	7517545, num_dram_reqs:	10767
DRAM latency:	698

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	1.000
smem size	0.000
thread slot	1.000
TB slot    	0.250
L1I tag util	0.208	80	0.261	6

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.098	80	0.123	6
sp pipe util	0.024	80	0.031	6
sfu pipe util	0.098	80	0.122	6
ldst mem cycle	0.004	80	0.005	6

smem port	0.000	0

n_reg_bank	16
reg port	0.037	16	0.055	3
L1D tag util	0.099	80	0.123	6
L1D fill util	0.001	80	0.002	6
n_l1d_mshr	4096
L1D mshr util	0.000	80
n_l1d_missq	16
L1D missq util	0.000	80
L1D hit rate	0.744
L1D miss rate	0.256
L1D rsfail rate	0.000
L2 tag util	0.006	64	0.007	2
L2 fill util	0.000	64	0.000	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	64	0.000	2
L2 missq util	0.000	64	0.000	4
L2 hit rate	0.406
L2 miss rate	0.052
L2 rsfail rate	0.542

dram activity	0.003	32	0.005	1

load trans eff	0.130
load trans sz	32.000
load_useful_bytes 17563648, load_transaction_bytes 135004160, icnt_m2s_bytes 0
n_gmem_load_insns 4200448, n_gmem_load_accesses 4218880
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.010

run 0.034, fetch 0.000, sync 0.023, control 0.001, data 0.942, struct 0.000
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 33282, Miss = 8674, Miss_rate = 0.261, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 33282, Miss = 8674, Miss_rate = 0.261, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 33282, Miss = 8674, Miss_rate = 0.261, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 33282, Miss = 8674, Miss_rate = 0.261, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 33282, Miss = 8674, Miss_rate = 0.261, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 33282, Miss = 8674, Miss_rate = 0.261, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 66180, Miss = 16952, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 66180, Miss = 16957, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 66180, Miss = 16954, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 66180, Miss = 16958, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 33090, Miss = 8482, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4236672
	L1D_total_cache_misses = 1086545
	L1D_total_cache_miss_rate = 0.2565
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.074
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3150127
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31488
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1038033
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4219648
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17024

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
17030, 16997, 16997, 16997, 16997, 16997, 16997, 16997, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 556409856
gpgpu_n_tot_w_icount = 17387808
gpgpu_n_stall_shd_mem = 189030
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 62208
gpgpu_n_mem_write_global = 181120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 134420480
gpgpu_n_store_insn = 331520
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 241664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31584
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 157440
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:129283	W0_Idle:3932891	W0_Scoreboard:148610222	W1:4224	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17383584
single_issue_nums: WS0:4350120	WS1:4345896	WS2:4345896	WS3:4345896	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 497664 {8:62208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1993728 {8:164096,40:17024,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2488320 {40:62208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1448960 {8:181120,}
maxmflatency = 5322 
max_icnt2mem_latency = 3653 
maxmrqlatency = 259 
max_icnt2sh_latency = 196 
averagemflatency = 1547 
avg_icnt2mem_latency = 571 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 4 
mrq_lat_table:4689 	2816 	1202 	2560 	3191 	1442 	935 	218 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	17974 	54714 	33766 	60874 	67397 	8603 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	23179 	2888 	2751 	50890 	15231 	18085 	21602 	23956 	34220 	31366 	19160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	207361 	20478 	6253 	4568 	2858 	1524 	286 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	591 	6 	11 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        44         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:    529597         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:    529579         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[1]: 129.000000       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[2]: 150.000000       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[3]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[4]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[5]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[6]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[7]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[8]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[9]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[10]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[11]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[12]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[13]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[14]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[15]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[16]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[17]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[18]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[19]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[20]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[21]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[22]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[23]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[24]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[25]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[26]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[27]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[28]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[29]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[30]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[31]:       inf       inf       inf       inf      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
average row locality = 17055/2 = 8527.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[1]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[2]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[3]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[4]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[5]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[6]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[7]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[8]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[9]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[10]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[11]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[12]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[13]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[14]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[15]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[16]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[17]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[18]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[19]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[20]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[21]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[22]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[23]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[24]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[25]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[26]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[27]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[28]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[29]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[30]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[31]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
total dram reads = 8704
min_bank_accesses = 0!
chip skew: 272/272 = 1.00
number of total write accesses:
dram[0]:       110       107        64        50         0         0         0         0        50        60        30        20         0         0         0         0 
dram[1]:       362       120        60        40         0         0         0         0       100       120        60        40         0         0         0         0 
dram[2]:       420       154        60        40         0         0         0         0       100       120        60        40         0         0         0         0 
dram[3]:        98       135        60        50         0         0         0         0       100       120        60        40         0         0         0         0 
dram[4]:       120       130        60        44         0         0         0         0        50        60        30        20         0         0         0         0 
dram[5]:       110       152        60        40         0         0         0         0       100       120        60        40         0         0         0         0 
dram[6]:       136       152        60        40         0         0         0         0       100       120        60        40         0         0         0         0 
dram[7]:       116       138        60        40         0         0         0         0       100       120        60        40         0         0         0         0 
dram[8]:       100       152        67        40         0         0         0         0        50        60        30        20         0         0         0         0 
dram[9]:       136       140        60        40         0         0         0         0       100       120        60        40         0         0         0         0 
dram[10]:       119       186        60        72         0         0         0         0       100       120        60        40         0         0         0         0 
dram[11]:       113       124        40        40         0         0         0         0       100       120        60        40         0         0         0         0 
dram[12]:       110       130        60        40         0         0         0         0        50        60        40        20         0         0         0         0 
dram[13]:       104       150        60        40         0         0         0         0       100       120        60        40         0         0         0         0 
dram[14]:       115       164        60        40         0         0         0         0       100       120        60        40         0         0         0         0 
dram[15]:        97       140        54        40         0         0         0         0       100       120        60        40         0         0         0         0 
dram[16]:       126       130        54        40         0         0         0         0        60        60        20        20         0         0         0         0 
dram[17]:        94       124        54        34         0         0         0         0       120       120        40        40         0         0         0         0 
dram[18]:       114       174        76        72         0         0         0         0       120       120        40        40         0         0         0         0 
dram[19]:       104       114        54        44         0         0         0         0       120       120        40        40         0         0         0         0 
dram[20]:       100       130        64        40         0         0         0         0        60        60        20        20         0         0         0         0 
dram[21]:        94       114        70        40         0         0         0         0       120       120        40        40         0         0         0         0 
dram[22]:       123       158        70        40         0         0         0         0       120       120        40        40         0         0         0         0 
dram[23]:        97       114        90        30         0         0         0         0       120       120        40        40         0         0         0         0 
dram[24]:       106       120        70        56         0         0         0         0        60        60        20        20         0         0         0         0 
dram[25]:        94       130        60        40         0         0         0         0       120       120        40        40         0         0         0         0 
dram[26]:       106       138        70        40         0         0         0         0       120       120        40        40         0         0         0         0 
dram[27]:        94       114        50        30         0         0         0         0       120       120        40        40         0         0         0         0 
dram[28]:       110       130        57        30         0         0         0         0        60        60        20        20         0         0         0         0 
dram[29]:       104       124        60        40         0         0         0         0       120       120        40        40         0         0         0         0 
dram[30]:       139       140        60        40         0         0         0         0       120       120        40        40         0         0         0         0 
dram[31]:        94       118        40        40         0         0         0         0       120       120        40        40         0         0         0         0 
total dram writes = 20677
min_bank_accesses = 0!
chip skew: 994/487 = 2.04
average mf latency per bank:
dram[0]:      51189     39580      1093       856    none      none        2474      1556      2200      1220      1410       654    none      none      none      none  
dram[1]:      15675     40395       638       936    none      none        2418      2068      1613      1265      1177       831    none      none      none      none  
dram[2]:      13488     34022       697      1044    none      none        2424      2367      1496      1473      1082       957    none      none      none      none  
dram[3]:      51287     37731       751       955    none      none        2494      2211      1528      1365      1029       919    none      none      none      none  
dram[4]:      41461     38860       733       856    none      none        2242      1899      1912      1658      1095       943    none      none      none      none  
dram[5]:      49352     31609       678       855    none      none        2483      1957      1638      1165      1212       729    none      none      none      none  
dram[6]:      38029     34384       721       976    none      none        2368      2344      1496      1444      1111       936    none      none      none      none  
dram[7]:      49062     32628       993      1116    none      none        2694      1841      1809      1023      1648       532    none      none      none      none  
dram[8]:      55509     29385       826      1015    none      none        2395      1795      2165      1504      1391       671    none      none      none      none  
dram[9]:      38268     36184       685       903    none      none        2537      1804      1632      1064      1050       901    none      none      none      none  
dram[10]:      49299     24935       708       533    none      none        2873      1733      1993       924      1523       526    none      none      none      none  
dram[11]:      44318     40911      1343       978    none      none        2431      1904      1561      1123       990       965    none      none      none      none  
dram[12]:      44961     38525       763      1070    none      none        2288      1864      2017      1618      1047       923    none      none      none      none  
dram[13]:      49185     33668       685       993    none      none        2361      2091      1569      1297      1359       883    none      none      none      none  
dram[14]:      43831     32114       718      1093    none      none        2224      2318      1447      1432      1314       959    none      none      none      none  
dram[15]:      52056     36245       834      1333    none      none        2389      2192      1562      1343      1370       916    none      none      none      none  
dram[16]:      40501     38258      1035      1108    none      none        2072      2077      1877      1883      1039      1029    none      none      none      none  
dram[17]:      53374     40489       772      1056    none      none        2034      1935      1274      1221       990      1038    none      none      none      none  
dram[18]:      50886     27222       606       520    none      none        2382      1873      1579      1081      1578       719    none      none      none      none  
dram[19]:      51170     42288      1062      1082    none      none        2133      1979      1347      1214      1079      1000    none      none      none      none  
dram[20]:      49383     38471       898      1106    none      none        2041      1965      1828      1727      1056       922    none      none      none      none  
dram[21]:      52676     44102       551       897    none      none        2138      2078      1351      1281      1072       888    none      none      none      none  
dram[22]:      41410     33375       660       927    none      none        2261      2239      1407      1373      1077       958    none      none      none      none  
dram[23]:      57696     39403       621      1995    none      none        2585      1810      1712      1022      1486       561    none      none      none      none  
dram[24]:      46539     42125       763       999    none      none        1980      2128      1769      1934       976       979    none      none      none      none  
dram[25]:      56560     36202       659       903    none      none        2375      1804      1553      1082      1105       731    none      none      none      none  
dram[26]:      46389     38191       602       981    none      none        2063      2304      1252      1446       898       985    none      none      none      none  
dram[27]:      53545     43050      1066      1426    none      none        2282      1971      1460      1191      1003       868    none      none      none      none  
dram[28]:      43111     39811       880      1356    none      none        1715      2162      1427      1997       831      1129    none      none      none      none  
dram[29]:      48024     40817       655       875    none      none        1938      1943      1165      1231       816      1031    none      none      none      none  
dram[30]:      30527     43683       677       932    none      none        1616      2658       836      1815       478      1661    none      none      none      none  
dram[31]:      52293     43287      1129      1685    none      none        1955      1950      1170      1226       839      1091    none      none      none      none  
maximum mf latency per bank:
dram[0]:       5037      4268      1422       416       451       543      2378      1630      2379      1616      1583       941         0         0         0         0
dram[1]:       4746      4513       342       598       461       496      2168      1759      2171      1763      1244       930         0         0         0         0
dram[2]:       4718      4764       379       709       479       642      2132      2088      2131      2085      1161       988         0         0         0         0
dram[3]:       4779      4668       518       776       493       650      2230      1834      2230      1891      1134      1006         0         0         0         0
dram[4]:       4751      4744       381       416       451       543      2168      1937      2156      1940       995       940         0         0         0         0
dram[5]:       4873      4419       373       398       461       496      2317      1656      2323      1649      1213       942         0         0         0         0
dram[6]:       4754      4726       379       580       479       642      2173      1981      2170      1983      1059       988         0         0         0         0
dram[7]:       4908      4316       848       796       493       650      2359      1617      2359      1614      1709      1006         0         0         0         0
dram[8]:       5058      4329       813       721       451       543      2416      1645      2410      1634      1576       940         0         0         0         0
dram[9]:       4823      4545       360       522       461       496      2279      1733      2283      1746      1181       942         0         0         0         0
dram[10]:       5214      4313       379       657       479       642      2474      1652      2607      1655      1734       988         0         0         0         0
dram[11]:       4742      4649       757       493       493       650      2206      1794      2206      1802      1092      1006         0         0         0         0
dram[12]:       4744      4746       624       718       451       543      2156      2030      2157      2035      1197       940         0         0         0         0
dram[13]:       4766      4683       343       737       461       496      2222      1719      2215      1721      1328       942         0         0         0         0
dram[14]:       4646      4801       379       902       479       642      2032      2080      2033      2073      1275       988         0         0         0         0
dram[15]:       4725      4719       639      1798       493       650      2181      1778      2180      1831      1320      1006         0         0         0         0
dram[16]:       4804      4706       777       789       543       543      2151      2037      2139      2044       940      1027         0         0         0         0
dram[17]:       4807      4473       398       716       496       497      2158      1709      2162      1732       937      1118         0         0         0         0
dram[18]:       5178      4337       606       665       642       641      2310      1674      2307      1679      1600       990         0         0         0         0
dram[19]:       4872      4381       770      1262       650       650      2228      1735      2231      1745      1001      1057         0         0         0         0
dram[20]:       4756      4732       869       856       543       543      2080      1987      2086      1989      1016       941         0         0         0         0
dram[21]:       4710      4720       398       756       496       497      1926      1752      1966      1813      1113       950         0         0         0         0
dram[22]:       4715      4759       580       475       642       641      2035      1985      2034      1986      1103       990         0         0         0         0
dram[23]:       4923      4329       774      1728       650       650      2299      1607      2303      1604      1569      1013         0         0         0         0
dram[24]:       4718      4821       777      1427       543       541      2010      2174      2014      2165       940       936         0         0         0         0
dram[25]:       4882      4335       398       662       496       487      2208      1771      2206      1768      1018       945         0         0         0         0
dram[26]:       4592      4824       481       638       642       640      1736      2261      1789      2259       978       990         0         0         0         0
dram[27]:       4794      4495       778       857       650       648      2145      1856      2144      1853       998      1008         0         0         0         0
dram[28]:       4656      4828       877       769       543       541      1763      2180      1765      2178       940      1062         0         0         0         0
dram[29]:       4712      4709       398       673       496       487      2022      1929      2025      1963       934      1018         0         0         0         0
dram[30]:       4219      5322       481       669       642       640      1606      2605      1600      2613       978      1759         0         0         0         0
dram[31]:       4721      4727       493      1956       650       648      1967      1891      1982      1892       998      1067         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407508 n_nop=406737 n_act=10 n_pre=0 n_ref_event=0 n_req=472 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=491 bw_util=0.001872
n_activity=1598 dram_eff=0.4775
bk0: 8a 407329i bk1: 8a 407329i bk2: 0a 407413i bk3: 0a 407425i bk4: 0a 407508i bk5: 0a 407508i bk6: 40a 407484i bk7: 48a 407482i bk8: 64a 407398i bk9: 64a 407374i bk10: 24a 407440i bk11: 16a 407453i bk12: 0a 407508i bk13: 0a 407508i bk14: 0a 407508i bk15: 0a 407508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.248904
Bank_Level_Parallism_Col = 1.246696
Bank_Level_Parallism_Ready = 1.024902
write_to_read_ratio_blp_rw_average = 0.681938
GrpLevelPara = 1.246696 

BW Util details:
bwutil = 0.001872 
total_CMD = 407508 
util_bw = 763 
Wasted_Col = 378 
Wasted_Row = 0 
Idle = 406367 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 313 
rwq = 0 
CCDLc_limit_alone = 313 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 407508 
n_nop = 406737 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 491 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 472 
total_req = 763 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 763 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001872 
Either_Row_CoL_Bus_Util = 0.001892 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.002594 
queue_avg = 0.007786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00778635
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407508 n_nop=406329 n_act=11 n_pre=1 n_ref_event=0 n_req=609 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=902 bw_util=0.002881
n_activity=2326 dram_eff=0.5047
bk0: 8a 406815i bk1: 8a 407308i bk2: 0a 407382i bk3: 0a 407414i bk4: 0a 407508i bk5: 0a 407508i bk6: 40a 407481i bk7: 48a 407479i bk8: 64a 407230i bk9: 64a 407252i bk10: 24a 407379i bk11: 16a 407419i bk12: 0a 407508i bk13: 0a 407508i bk14: 0a 407508i bk15: 0a 407508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.998358
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.997033
Bank_Level_Parallism = 1.355115
Bank_Level_Parallism_Col = 1.344605
Bank_Level_Parallism_Ready = 1.126065
write_to_read_ratio_blp_rw_average = 0.763822
GrpLevelPara = 1.266237 

BW Util details:
bwutil = 0.002881 
total_CMD = 407508 
util_bw = 1174 
Wasted_Col = 693 
Wasted_Row = 0 
Idle = 405641 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 11 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 711 
rwq = 0 
CCDLc_limit_alone = 711 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 407508 
n_nop = 406329 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 902 
n_act = 11 
n_pre = 1 
n_ref = 0 
n_req = 609 
total_req = 1174 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 1174 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.002881 
Either_Row_CoL_Bus_Util = 0.002893 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.005937 
queue_avg = 0.021357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.0213566
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407508 n_nop=406235 n_act=11 n_pre=1 n_ref_event=0 n_req=650 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=994 bw_util=0.003107
n_activity=2182 dram_eff=0.5802
bk0: 8a 406707i bk1: 8a 407239i bk2: 0a 407310i bk3: 0a 407299i bk4: 0a 407508i bk5: 0a 407508i bk6: 40a 407475i bk7: 48a 407471i bk8: 64a 407288i bk9: 64a 407266i bk10: 24a 407369i bk11: 16a 407382i bk12: 0a 407508i bk13: 0a 407508i bk14: 0a 407508i bk15: 0a 407508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.998462
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.997355
Bank_Level_Parallism = 1.705951
Bank_Level_Parallism_Col = 1.697484
Bank_Level_Parallism_Ready = 1.346761
write_to_read_ratio_blp_rw_average = 0.790521
GrpLevelPara = 1.659450 

BW Util details:
bwutil = 0.003107 
total_CMD = 407508 
util_bw = 1266 
Wasted_Col = 448 
Wasted_Row = 0 
Idle = 405794 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 400 
rwq = 0 
CCDLc_limit_alone = 400 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 407508 
n_nop = 406235 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 994 
n_act = 11 
n_pre = 1 
n_ref = 0 
n_req = 650 
total_req = 1266 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 1266 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.003107 
Either_Row_CoL_Bus_Util = 0.003124 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.003928 
queue_avg = 0.037364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.0373637
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407508 n_nop=406567 n_act=10 n_pre=0 n_ref_event=0 n_req=548 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=663 bw_util=0.002294
n_activity=1810 dram_eff=0.5166
bk0: 8a 407352i bk1: 8a 407304i bk2: 0a 407402i bk3: 0a 407425i bk4: 0a 407508i bk5: 0a 407508i bk6: 40a 407483i bk7: 48a 407480i bk8: 64a 407295i bk9: 64a 407262i bk10: 24a 407386i bk11: 16a 407387i bk12: 0a 407508i bk13: 0a 407508i bk14: 0a 407508i bk15: 0a 407508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.343977
Bank_Level_Parallism_Col = 1.340611
Bank_Level_Parallism_Ready = 1.074866
write_to_read_ratio_blp_rw_average = 0.727802
GrpLevelPara = 1.340611 

BW Util details:
bwutil = 0.002294 
total_CMD = 407508 
util_bw = 935 
Wasted_Col = 443 
Wasted_Row = 0 
Idle = 406130 

BW Util Bottlenecks: 
RCDc_limit = 76 
RCDWRc_limit = 11 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 376 
rwq = 0 
CCDLc_limit_alone = 376 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 407508 
n_nop = 406567 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 663 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 548 
total_req = 935 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 935 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002294 
Either_Row_CoL_Bus_Util = 0.002309 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.004251 
queue_avg = 0.011138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0111384
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407508 n_nop=406715 n_act=10 n_pre=0 n_ref_event=0 n_req=480 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=514 bw_util=0.001929
n_activity=1420 dram_eff=0.5535
bk0: 8a 407306i bk1: 8a 407294i bk2: 0a 407413i bk3: 0a 407420i bk4: 0a 407508i bk5: 0a 407508i bk6: 40a 407484i bk7: 48a 407482i bk8: 64a 407400i bk9: 64a 407373i bk10: 24a 407438i bk11: 16a 407457i bk12: 0a 407508i bk13: 0a 407508i bk14: 0a 407508i bk15: 0a 407508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.465162
Bank_Level_Parallism_Col = 1.462525
Bank_Level_Parallism_Ready = 1.048346
write_to_read_ratio_blp_rw_average = 0.643984
GrpLevelPara = 1.462525 

BW Util details:
bwutil = 0.001929 
total_CMD = 407508 
util_bw = 786 
Wasted_Col = 233 
Wasted_Row = 0 
Idle = 406489 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 178 
rwq = 0 
CCDLc_limit_alone = 178 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 407508 
n_nop = 406715 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 514 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 786 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 786 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001929 
Either_Row_CoL_Bus_Util = 0.001946 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003783 
queue_avg = 0.010152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0101519
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407508 n_nop=406550 n_act=10 n_pre=0 n_ref_event=0 n_req=540 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=682 bw_util=0.002341
n_activity=1673 dram_eff=0.5702
bk0: 8a 407314i bk1: 8a 407247i bk2: 0a 407334i bk3: 0a 407331i bk4: 0a 407508i bk5: 0a 407508i bk6: 40a 407481i bk7: 48a 407480i bk8: 64a 407278i bk9: 64a 407247i bk10: 24a 407381i bk11: 16a 407411i bk12: 0a 407508i bk13: 0a 407508i bk14: 0a 407508i bk15: 0a 407508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.583832
Bank_Level_Parallism_Col = 1.579895
Bank_Level_Parallism_Ready = 1.245283
write_to_read_ratio_blp_rw_average = 0.726182
GrpLevelPara = 1.579895 

BW Util details:
bwutil = 0.002341 
total_CMD = 407508 
util_bw = 954 
Wasted_Col = 382 
Wasted_Row = 0 
Idle = 406172 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 329 
rwq = 0 
CCDLc_limit_alone = 329 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 407508 
n_nop = 406550 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 682 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 540 
total_req = 954 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 954 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002341 
Either_Row_CoL_Bus_Util = 0.002351 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.006263 
queue_avg = 0.023170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0231701
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407508 n_nop=406521 n_act=10 n_pre=0 n_ref_event=0 n_req=568 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=708 bw_util=0.002405
n_activity=1599 dram_eff=0.6129
bk0: 8a 407266i bk1: 8a 407247i bk2: 0a 407292i bk3: 0a 407350i bk4: 0a 407508i bk5: 0a 407508i bk6: 40a 407475i bk7: 48a 407471i bk8: 64a 407313i bk9: 64a 407263i bk10: 24a 407382i bk11: 16a 407410i bk12: 0a 407508i bk13: 0a 407508i bk14: 0a 407508i bk15: 0a 407508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.747394
Bank_Level_Parallism_Col = 1.746377
Bank_Level_Parallism_Ready = 1.285714
write_to_read_ratio_blp_rw_average = 0.711755
GrpLevelPara = 1.745572 

BW Util details:
bwutil = 0.002405 
total_CMD = 407508 
util_bw = 980 
Wasted_Col = 267 
Wasted_Row = 0 
Idle = 406261 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 213 
rwq = 0 
CCDLc_limit_alone = 213 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 407508 
n_nop = 406521 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 708 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 568 
total_req = 980 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 980 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002405 
Either_Row_CoL_Bus_Util = 0.002422 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003040 
queue_avg = 0.025617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0256167
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407508 n_nop=406555 n_act=10 n_pre=0 n_ref_event=0 n_req=548 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=674 bw_util=0.002321
n_activity=1954 dram_eff=0.4841
bk0: 8a 407321i bk1: 8a 407288i bk2: 0a 407399i bk3: 0a 407434i bk4: 0a 407508i bk5: 0a 407508i bk6: 40a 407483i bk7: 48a 407480i bk8: 64a 407297i bk9: 64a 407261i bk10: 24a 407381i bk11: 16a 407408i bk12: 0a 407508i bk13: 0a 407508i bk14: 0a 407508i bk15: 0a 407508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.255689
Bank_Level_Parallism_Col = 1.252349
Bank_Level_Parallism_Ready = 1.061311
write_to_read_ratio_blp_rw_average = 0.748993
GrpLevelPara = 1.252349 

BW Util details:
bwutil = 0.002321 
total_CMD = 407508 
util_bw = 946 
Wasted_Col = 548 
Wasted_Row = 0 
Idle = 406014 

BW Util Bottlenecks: 
RCDc_limit = 76 
RCDWRc_limit = 15 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 478 
rwq = 0 
CCDLc_limit_alone = 478 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 407508 
n_nop = 406555 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 674 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 548 
total_req = 946 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 946 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002321 
Either_Row_CoL_Bus_Util = 0.002339 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003148 
queue_avg = 0.011060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0110599
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407508 n_nop=406711 n_act=10 n_pre=0 n_ref_event=0 n_req=476 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=519 bw_util=0.001941
n_activity=1558 dram_eff=0.5077
bk0: 8a 407346i bk1: 8a 407261i bk2: 0a 407399i bk3: 0a 407434i bk4: 0a 407508i bk5: 0a 407508i bk6: 40a 407484i bk7: 48a 407482i bk8: 64a 407397i bk9: 64a 407376i bk10: 24a 407438i bk11: 16a 407454i bk12: 0a 407508i bk13: 0a 407508i bk14: 0a 407508i bk15: 0a 407508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.314159
Bank_Level_Parallism_Col = 1.311111
Bank_Level_Parallism_Ready = 1.036662
write_to_read_ratio_blp_rw_average = 0.679111
GrpLevelPara = 1.311111 

BW Util details:
bwutil = 0.001941 
total_CMD = 407508 
util_bw = 791 
Wasted_Col = 339 
Wasted_Row = 0 
Idle = 406378 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 2 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 284 
rwq = 0 
CCDLc_limit_alone = 284 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 407508 
n_nop = 406711 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 519 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 476 
total_req = 791 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 791 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001941 
Either_Row_CoL_Bus_Util = 0.001956 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.005019 
queue_avg = 0.006697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0066968
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407508 n_nop=406536 n_act=10 n_pre=0 n_ref_event=0 n_req=548 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=696 bw_util=0.002375
n_activity=1714 dram_eff=0.5648
bk0: 8a 407269i bk1: 8a 407276i bk2: 0a 407354i bk3: 0a 407352i bk4: 0a 407508i bk5: 0a 407508i bk6: 40a 407481i bk7: 48a 407480i bk8: 64a 407282i bk9: 64a 407246i bk10: 24a 407383i bk11: 16a 407415i bk12: 0a 407508i bk13: 0a 407508i bk14: 0a 407508i bk15: 0a 407508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.571429
Bank_Level_Parallism_Col = 1.567445
Bank_Level_Parallism_Ready = 1.201446
write_to_read_ratio_blp_rw_average = 0.724943
GrpLevelPara = 1.567445 

BW Util details:
bwutil = 0.002375 
total_CMD = 407508 
util_bw = 968 
Wasted_Col = 362 
Wasted_Row = 0 
Idle = 406178 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 309 
rwq = 0 
CCDLc_limit_alone = 309 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 407508 
n_nop = 406536 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 696 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 548 
total_req = 968 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 968 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002375 
Either_Row_CoL_Bus_Util = 0.002385 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.006173 
queue_avg = 0.022495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.0224953
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407508 n_nop=406472 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=757 bw_util=0.002525
n_activity=1873 dram_eff=0.5494
bk0: 8a 407296i bk1: 8a 407190i bk2: 0a 407309i bk3: 0a 407231i bk4: 0a 407508i bk5: 0a 407508i bk6: 40a 407475i bk7: 48a 407471i bk8: 64a 407313i bk9: 64a 407265i bk10: 24a 407383i bk11: 16a 407409i bk12: 0a 407508i bk13: 0a 407508i bk14: 0a 407508i bk15: 0a 407508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.559299
Bank_Level_Parallism_Col = 1.557809
Bank_Level_Parallism_Ready = 1.312925
write_to_read_ratio_blp_rw_average = 0.757945
GrpLevelPara = 1.557133 

BW Util details:
bwutil = 0.002525 
total_CMD = 407508 
util_bw = 1029 
Wasted_Col = 455 
Wasted_Row = 0 
Idle = 406024 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 401 
rwq = 0 
CCDLc_limit_alone = 401 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 407508 
n_nop = 406472 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 757 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 1029 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1029 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002525 
Either_Row_CoL_Bus_Util = 0.002542 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.002896 
queue_avg = 0.034272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.0342717
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407508 n_nop=406592 n_act=10 n_pre=0 n_ref_event=0 n_req=528 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=637 bw_util=0.002231
n_activity=1718 dram_eff=0.5291
bk0: 8a 407324i bk1: 8a 407314i bk2: 0a 407438i bk3: 0a 407424i bk4: 0a 407508i bk5: 0a 407508i bk6: 40a 407483i bk7: 48a 407480i bk8: 64a 407285i bk9: 64a 407254i bk10: 24a 407351i bk11: 16a 407409i bk12: 0a 407508i bk13: 0a 407508i bk14: 0a 407508i bk15: 0a 407508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.418908
Bank_Level_Parallism_Col = 1.414032
Bank_Level_Parallism_Ready = 1.113311
write_to_read_ratio_blp_rw_average = 0.711642
GrpLevelPara = 1.414032 

BW Util details:
bwutil = 0.002231 
total_CMD = 407508 
util_bw = 909 
Wasted_Col = 392 
Wasted_Row = 0 
Idle = 406207 

BW Util Bottlenecks: 
RCDc_limit = 76 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 325 
rwq = 0 
CCDLc_limit_alone = 325 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 407508 
n_nop = 406592 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 637 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 528 
total_req = 909 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 909 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002231 
Either_Row_CoL_Bus_Util = 0.002248 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003275 
queue_avg = 0.012841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.0128415
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407508 n_nop=406719 n_act=10 n_pre=0 n_ref_event=0 n_req=476 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=510 bw_util=0.001919
n_activity=1495 dram_eff=0.5231
bk0: 8a 407325i bk1: 8a 407296i bk2: 0a 407409i bk3: 0a 407422i bk4: 0a 407508i bk5: 0a 407508i bk6: 40a 407484i bk7: 48a 407482i bk8: 64a 407400i bk9: 64a 407375i bk10: 24a 407423i bk11: 16a 407459i bk12: 0a 407508i bk13: 0a 407508i bk14: 0a 407508i bk15: 0a 407508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.409134
Bank_Level_Parallism_Col = 1.406310
Bank_Level_Parallism_Ready = 1.057545
write_to_read_ratio_blp_rw_average = 0.654876
GrpLevelPara = 1.406310 

BW Util details:
bwutil = 0.001919 
total_CMD = 407508 
util_bw = 782 
Wasted_Col = 269 
Wasted_Row = 0 
Idle = 406457 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 6 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 214 
rwq = 0 
CCDLc_limit_alone = 214 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 407508 
n_nop = 406719 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 510 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 476 
total_req = 782 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 782 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001919 
Either_Row_CoL_Bus_Util = 0.001936 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003802 
queue_avg = 0.006913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00691275
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407508 n_nop=406558 n_act=10 n_pre=0 n_ref_event=0 n_req=544 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=674 bw_util=0.002321
n_activity=1725 dram_eff=0.5484
bk0: 8a 407327i bk1: 8a 407261i bk2: 0a 407349i bk3: 0a 407445i bk4: 0a 407508i bk5: 0a 407508i bk6: 40a 407481i bk7: 48a 407480i bk8: 64a 407283i bk9: 64a 407250i bk10: 24a 407380i bk11: 16a 407395i bk12: 0a 407508i bk13: 0a 407508i bk14: 0a 407508i bk15: 0a 407508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.479010
Bank_Level_Parallism_Col = 1.474831
Bank_Level_Parallism_Ready = 1.132135
write_to_read_ratio_blp_rw_average = 0.725770
GrpLevelPara = 1.474831 

BW Util details:
bwutil = 0.002321 
total_CMD = 407508 
util_bw = 946 
Wasted_Col = 388 
Wasted_Row = 0 
Idle = 406174 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 6 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 330 
rwq = 0 
CCDLc_limit_alone = 330 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 407508 
n_nop = 406558 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 674 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 544 
total_req = 946 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 946 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002321 
Either_Row_CoL_Bus_Util = 0.002331 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.006316 
queue_avg = 0.016969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.016969
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407508 n_nop=406530 n_act=10 n_pre=0 n_ref_event=0 n_req=560 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=699 bw_util=0.002383
n_activity=1696 dram_eff=0.5725
bk0: 8a 407317i bk1: 8a 407235i bk2: 0a 407363i bk3: 0a 407391i bk4: 0a 407508i bk5: 0a 407508i bk6: 40a 407475i bk7: 48a 407471i bk8: 64a 407315i bk9: 64a 407271i bk10: 24a 407383i bk11: 16a 407409i bk12: 0a 407508i bk13: 0a 407508i bk14: 0a 407508i bk15: 0a 407508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.535523
Bank_Level_Parallism_Col = 1.533742
Bank_Level_Parallism_Ready = 1.160659
write_to_read_ratio_blp_rw_average = 0.725460
GrpLevelPara = 1.532975 

BW Util details:
bwutil = 0.002383 
total_CMD = 407508 
util_bw = 971 
Wasted_Col = 338 
Wasted_Row = 0 
Idle = 406199 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 284 
rwq = 0 
CCDLc_limit_alone = 284 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 407508 
n_nop = 406530 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 699 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 560 
total_req = 971 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 971 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002383 
Either_Row_CoL_Bus_Util = 0.002400 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003067 
queue_avg = 0.020360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0203603
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407508 n_nop=406578 n_act=10 n_pre=0 n_ref_event=0 n_req=536 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=651 bw_util=0.002265
n_activity=1901 dram_eff=0.4855
bk0: 8a 407350i bk1: 8a 407288i bk2: 0a 407422i bk3: 0a 407444i bk4: 0a 407508i bk5: 0a 407508i bk6: 40a 407483i bk7: 48a 407480i bk8: 64a 407297i bk9: 64a 407261i bk10: 24a 407384i bk11: 16a 407412i bk12: 0a 407508i bk13: 0a 407508i bk14: 0a 407508i bk15: 0a 407508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.302612
Bank_Level_Parallism_Col = 1.299127
Bank_Level_Parallism_Ready = 1.043337
write_to_read_ratio_blp_rw_average = 0.727802
GrpLevelPara = 1.299127 

BW Util details:
bwutil = 0.002265 
total_CMD = 407508 
util_bw = 923 
Wasted_Col = 455 
Wasted_Row = 0 
Idle = 406130 

BW Util Bottlenecks: 
RCDc_limit = 76 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 388 
rwq = 0 
CCDLc_limit_alone = 388 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 407508 
n_nop = 406578 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 651 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 536 
total_req = 923 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 923 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002265 
Either_Row_CoL_Bus_Util = 0.002282 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003226 
queue_avg = 0.010127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0101274
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407508 n_nop=406716 n_act=10 n_pre=0 n_ref_event=0 n_req=476 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=510 bw_util=0.001919
n_activity=1520 dram_eff=0.5145
bk0: 8a 407295i bk1: 8a 407294i bk2: 0a 407422i bk3: 0a 407428i bk4: 0a 407508i bk5: 0a 407508i bk6: 48a 407489i bk7: 48a 407488i bk8: 64a 407387i bk9: 64a 407382i bk10: 16a 407459i bk11: 16a 407454i bk12: 0a 407508i bk13: 0a 407508i bk14: 0a 407508i bk15: 0a 407508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.340074
Bank_Level_Parallism_Col = 1.333641
Bank_Level_Parallism_Ready = 1.058824
write_to_read_ratio_blp_rw_average = 0.696858
GrpLevelPara = 1.333641 

BW Util details:
bwutil = 0.001919 
total_CMD = 407508 
util_bw = 782 
Wasted_Col = 306 
Wasted_Row = 0 
Idle = 406420 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 241 
rwq = 0 
CCDLc_limit_alone = 241 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 407508 
n_nop = 406716 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 510 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 476 
total_req = 782 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 782 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001919 
Either_Row_CoL_Bus_Util = 0.001944 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00885872
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407508 n_nop=406603 n_act=10 n_pre=0 n_ref_event=0 n_req=532 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=626 bw_util=0.002204
n_activity=1702 dram_eff=0.5276
bk0: 8a 407345i bk1: 8a 407304i bk2: 0a 407419i bk3: 0a 407391i bk4: 0a 407508i bk5: 0a 407508i bk6: 48a 407481i bk7: 48a 407480i bk8: 64a 407301i bk9: 64a 407294i bk10: 16a 407424i bk11: 16a 407408i bk12: 0a 407508i bk13: 0a 407508i bk14: 0a 407508i bk15: 0a 407508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.379984
Bank_Level_Parallism_Col = 1.371765
Bank_Level_Parallism_Ready = 1.119154
write_to_read_ratio_blp_rw_average = 0.741176
GrpLevelPara = 1.371765 

BW Util details:
bwutil = 0.002204 
total_CMD = 407508 
util_bw = 898 
Wasted_Col = 381 
Wasted_Row = 0 
Idle = 406229 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 3 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 327 
rwq = 0 
CCDLc_limit_alone = 327 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 407508 
n_nop = 406603 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 626 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 532 
total_req = 898 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 898 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002204 
Either_Row_CoL_Bus_Util = 0.002221 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003315 
queue_avg = 0.010611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0106108
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407508 n_nop=406472 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=756 bw_util=0.002523
n_activity=1836 dram_eff=0.5599
bk0: 8a 407303i bk1: 8a 407206i bk2: 0a 407310i bk3: 0a 407249i bk4: 0a 407508i bk5: 0a 407508i bk6: 48a 407486i bk7: 48a 407484i bk8: 64a 407264i bk9: 64a 407267i bk10: 16a 407416i bk11: 16a 407410i bk12: 0a 407508i bk13: 0a 407508i bk14: 0a 407508i bk15: 0a 407508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.546512
Bank_Level_Parallism_Col = 1.541524
Bank_Level_Parallism_Ready = 1.295720
write_to_read_ratio_blp_rw_average = 0.771448
GrpLevelPara = 1.540837 

BW Util details:
bwutil = 0.002523 
total_CMD = 407508 
util_bw = 1028 
Wasted_Col = 434 
Wasted_Row = 0 
Idle = 406046 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 378 
rwq = 0 
CCDLc_limit_alone = 378 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 407508 
n_nop = 406472 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 756 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 1028 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1028 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002523 
Either_Row_CoL_Bus_Util = 0.002542 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.001931 
queue_avg = 0.034645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.0346447
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407508 n_nop=406591 n_act=10 n_pre=0 n_ref_event=0 n_req=536 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=636 bw_util=0.002228
n_activity=1887 dram_eff=0.4812
bk0: 8a 407342i bk1: 8a 407327i bk2: 0a 407427i bk3: 0a 407438i bk4: 0a 407508i bk5: 0a 407508i bk6: 48a 407481i bk7: 48a 407480i bk8: 64a 407303i bk9: 64a 407294i bk10: 16a 407416i bk11: 16a 407409i bk12: 0a 407508i bk13: 0a 407508i bk14: 0a 407508i bk15: 0a 407508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.244689
Bank_Level_Parallism_Col = 1.238411
Bank_Level_Parallism_Ready = 1.028634
write_to_read_ratio_blp_rw_average = 0.757174
GrpLevelPara = 1.238411 

BW Util details:
bwutil = 0.002228 
total_CMD = 407508 
util_bw = 908 
Wasted_Col = 457 
Wasted_Row = 0 
Idle = 406143 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 15 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 391 
rwq = 0 
CCDLc_limit_alone = 391 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 407508 
n_nop = 406591 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 636 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 536 
total_req = 908 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 908 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002228 
Either_Row_CoL_Bus_Util = 0.002250 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.001091 
queue_avg = 0.009286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00928571
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407508 n_nop=406734 n_act=10 n_pre=0 n_ref_event=0 n_req=472 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=494 bw_util=0.00188
n_activity=1403 dram_eff=0.546
bk0: 8a 407342i bk1: 8a 407296i bk2: 0a 407376i bk3: 0a 407427i bk4: 0a 407508i bk5: 0a 407508i bk6: 48a 407489i bk7: 48a 407488i bk8: 64a 407388i bk9: 64a 407382i bk10: 16a 407455i bk11: 16a 407446i bk12: 0a 407508i bk13: 0a 407508i bk14: 0a 407508i bk15: 0a 407508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.483773
Bank_Level_Parallism_Col = 1.476045
Bank_Level_Parallism_Ready = 1.105744
write_to_read_ratio_blp_rw_average = 0.665647
GrpLevelPara = 1.476045 

BW Util details:
bwutil = 0.001880 
total_CMD = 407508 
util_bw = 766 
Wasted_Col = 220 
Wasted_Row = 0 
Idle = 406522 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 2 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 164 
rwq = 0 
CCDLc_limit_alone = 164 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 407508 
n_nop = 406734 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 494 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 472 
total_req = 766 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 766 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001880 
Either_Row_CoL_Bus_Util = 0.001899 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.002584 
queue_avg = 0.007646 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.00764648
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407508 n_nop=406590 n_act=10 n_pre=0 n_ref_event=0 n_req=532 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=638 bw_util=0.002233
n_activity=1449 dram_eff=0.628
bk0: 8a 407357i bk1: 8a 407327i bk2: 0a 407329i bk3: 0a 407430i bk4: 0a 407508i bk5: 0a 407508i bk6: 48a 407481i bk7: 48a 407480i bk8: 64a 407296i bk9: 64a 407294i bk10: 16a 407403i bk11: 16a 407410i bk12: 0a 407508i bk13: 0a 407508i bk14: 0a 407508i bk15: 0a 407508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.649909
Bank_Level_Parallism_Col = 1.641284
Bank_Level_Parallism_Ready = 1.120879
write_to_read_ratio_blp_rw_average = 0.697248
GrpLevelPara = 1.641284 

BW Util details:
bwutil = 0.002233 
total_CMD = 407508 
util_bw = 910 
Wasted_Col = 184 
Wasted_Row = 0 
Idle = 406414 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 5 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 130 
rwq = 0 
CCDLc_limit_alone = 130 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 407508 
n_nop = 406590 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 638 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 532 
total_req = 910 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 910 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002233 
Either_Row_CoL_Bus_Util = 0.002253 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.002179 
queue_avg = 0.013833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.0138329
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407508 n_nop=406517 n_act=10 n_pre=0 n_ref_event=0 n_req=568 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=711 bw_util=0.002412
n_activity=1557 dram_eff=0.6313
bk0: 8a 407311i bk1: 8a 407245i bk2: 0a 407320i bk3: 0a 407373i bk4: 0a 407508i bk5: 0a 407508i bk6: 48a 407486i bk7: 48a 407484i bk8: 64a 407262i bk9: 64a 407274i bk10: 16a 407421i bk11: 16a 407403i bk12: 0a 407508i bk13: 0a 407508i bk14: 0a 407508i bk15: 0a 407508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.763853
Bank_Level_Parallism_Col = 1.758562
Bank_Level_Parallism_Ready = 1.227874
write_to_read_ratio_blp_rw_average = 0.714897
GrpLevelPara = 1.757705 

BW Util details:
bwutil = 0.002412 
total_CMD = 407508 
util_bw = 983 
Wasted_Col = 190 
Wasted_Row = 0 
Idle = 406335 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 134 
rwq = 0 
CCDLc_limit_alone = 134 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 407508 
n_nop = 406517 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 711 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 568 
total_req = 983 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 983 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002412 
Either_Row_CoL_Bus_Util = 0.002432 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.002018 
queue_avg = 0.021627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0216266
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407508 n_nop=406578 n_act=10 n_pre=0 n_ref_event=0 n_req=536 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=651 bw_util=0.002265
n_activity=1971 dram_eff=0.4683
bk0: 8a 407354i bk1: 8a 407332i bk2: 0a 407370i bk3: 0a 407456i bk4: 0a 407508i bk5: 0a 407508i bk6: 48a 407481i bk7: 48a 407480i bk8: 64a 407304i bk9: 64a 407298i bk10: 16a 407416i bk11: 16a 407409i bk12: 0a 407508i bk13: 0a 407508i bk14: 0a 407508i bk15: 0a 407508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.225714
Bank_Level_Parallism_Col = 1.217765
Bank_Level_Parallism_Ready = 1.026002
write_to_read_ratio_blp_rw_average = 0.763610
GrpLevelPara = 1.217765 

BW Util details:
bwutil = 0.002265 
total_CMD = 407508 
util_bw = 923 
Wasted_Col = 477 
Wasted_Row = 0 
Idle = 406108 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 4 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 422 
rwq = 0 
CCDLc_limit_alone = 422 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 407508 
n_nop = 406578 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 651 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 536 
total_req = 923 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 923 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002265 
Either_Row_CoL_Bus_Util = 0.002282 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003226 
queue_avg = 0.006493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00649312
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407508 n_nop=406717 n_act=10 n_pre=0 n_ref_event=0 n_req=476 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=512 bw_util=0.001924
n_activity=1603 dram_eff=0.4891
bk0: 8a 407338i bk1: 8a 407313i bk2: 0a 407391i bk3: 0a 407412i bk4: 0a 407508i bk5: 0a 407508i bk6: 48a 407481i bk7: 48a 407482i bk8: 64a 407379i bk9: 64a 407382i bk10: 16a 407455i bk11: 16a 407456i bk12: 0a 407508i bk13: 0a 407508i bk14: 0a 407508i bk15: 0a 407508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.312165
Bank_Level_Parallism_Col = 1.309075
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.681042
GrpLevelPara = 1.309075 

BW Util details:
bwutil = 0.001924 
total_CMD = 407508 
util_bw = 784 
Wasted_Col = 334 
Wasted_Row = 0 
Idle = 406390 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 6 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 280 
rwq = 0 
CCDLc_limit_alone = 280 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 407508 
n_nop = 406717 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 512 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 476 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001924 
Either_Row_CoL_Bus_Util = 0.001941 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003793 
queue_avg = 0.006037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00603669
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407508 n_nop=406587 n_act=10 n_pre=0 n_ref_event=0 n_req=532 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=644 bw_util=0.002248
n_activity=1659 dram_eff=0.5521
bk0: 8a 407344i bk1: 8a 407279i bk2: 0a 407350i bk3: 0a 407372i bk4: 0a 407508i bk5: 0a 407508i bk6: 48a 407481i bk7: 48a 407481i bk8: 64a 407296i bk9: 64a 407291i bk10: 16a 407416i bk11: 16a 407409i bk12: 0a 407508i bk13: 0a 407508i bk14: 0a 407508i bk15: 0a 407508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.447248
Bank_Level_Parallism_Col = 1.442912
Bank_Level_Parallism_Ready = 1.192140
write_to_read_ratio_blp_rw_average = 0.723372
GrpLevelPara = 1.442912 

BW Util details:
bwutil = 0.002248 
total_CMD = 407508 
util_bw = 916 
Wasted_Col = 392 
Wasted_Row = 0 
Idle = 406200 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 5 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 340 
rwq = 0 
CCDLc_limit_alone = 340 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 407508 
n_nop = 406587 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 644 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 532 
total_req = 916 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 916 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002248 
Either_Row_CoL_Bus_Util = 0.002260 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.005429 
queue_avg = 0.016164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0161641
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407508 n_nop=406554 n_act=10 n_pre=0 n_ref_event=0 n_req=552 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=674 bw_util=0.002321
n_activity=1794 dram_eff=0.5273
bk0: 8a 407332i bk1: 8a 407283i bk2: 0a 407346i bk3: 0a 407423i bk4: 0a 407508i bk5: 0a 407508i bk6: 48a 407468i bk7: 48a 407473i bk8: 64a 407277i bk9: 64a 407267i bk10: 16a 407420i bk11: 16a 407410i bk12: 0a 407508i bk13: 0a 407508i bk14: 0a 407508i bk15: 0a 407508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.400725
Bank_Level_Parallism_Col = 1.398108
Bank_Level_Parallism_Ready = 1.135307
write_to_read_ratio_blp_rw_average = 0.737991
GrpLevelPara = 1.398108 

BW Util details:
bwutil = 0.002321 
total_CMD = 407508 
util_bw = 946 
Wasted_Col = 434 
Wasted_Row = 0 
Idle = 406128 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 381 
rwq = 0 
CCDLc_limit_alone = 381 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 407508 
n_nop = 406554 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 674 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 552 
total_req = 946 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 946 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002321 
Either_Row_CoL_Bus_Util = 0.002341 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.002096 
queue_avg = 0.020189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0201886
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407508 n_nop=406621 n_act=10 n_pre=0 n_ref_event=0 n_req=520 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=608 bw_util=0.002159
n_activity=1865 dram_eff=0.4718
bk0: 8a 407362i bk1: 8a 407332i bk2: 0a 407428i bk3: 0a 407454i bk4: 0a 407508i bk5: 0a 407508i bk6: 48a 407481i bk7: 48a 407483i bk8: 64a 407295i bk9: 64a 407289i bk10: 16a 407421i bk11: 16a 407410i bk12: 0a 407508i bk13: 0a 407508i bk14: 0a 407508i bk15: 0a 407508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.177523
Bank_Level_Parallism_Col = 1.174569
Bank_Level_Parallism_Ready = 1.036364
write_to_read_ratio_blp_rw_average = 0.734914
GrpLevelPara = 1.174569 

BW Util details:
bwutil = 0.002159 
total_CMD = 407508 
util_bw = 880 
Wasted_Col = 517 
Wasted_Row = 0 
Idle = 406111 

BW Util Bottlenecks: 
RCDc_limit = 73 
RCDWRc_limit = 13 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 450 
rwq = 0 
CCDLc_limit_alone = 450 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 407508 
n_nop = 406621 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 608 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 520 
total_req = 880 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 880 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002159 
Either_Row_CoL_Bus_Util = 0.002177 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003382 
queue_avg = 0.008454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00845382
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407508 n_nop=406742 n_act=10 n_pre=0 n_ref_event=0 n_req=468 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=487 bw_util=0.001863
n_activity=1488 dram_eff=0.5101
bk0: 8a 407324i bk1: 8a 407289i bk2: 0a 407402i bk3: 0a 407442i bk4: 0a 407508i bk5: 0a 407508i bk6: 48a 407481i bk7: 48a 407482i bk8: 64a 407379i bk9: 64a 407385i bk10: 16a 407460i bk11: 16a 407456i bk12: 0a 407508i bk13: 0a 407508i bk14: 0a 407508i bk15: 0a 407508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.377735
Bank_Level_Parallism_Col = 1.376077
Bank_Level_Parallism_Ready = 1.077734
write_to_read_ratio_blp_rw_average = 0.660287
GrpLevelPara = 1.376077 

BW Util details:
bwutil = 0.001863 
total_CMD = 407508 
util_bw = 759 
Wasted_Col = 292 
Wasted_Row = 0 
Idle = 406457 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 229 
rwq = 0 
CCDLc_limit_alone = 229 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 407508 
n_nop = 406742 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 487 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 468 
total_req = 759 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 759 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001863 
Either_Row_CoL_Bus_Util = 0.001880 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003916 
queue_avg = 0.008807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.00880719
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407508 n_nop=406583 n_act=10 n_pre=0 n_ref_event=0 n_req=536 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=648 bw_util=0.002258
n_activity=1588 dram_eff=0.5793
bk0: 8a 407333i bk1: 8a 407302i bk2: 0a 407385i bk3: 0a 407390i bk4: 0a 407508i bk5: 0a 407508i bk6: 48a 407481i bk7: 48a 407481i bk8: 64a 407293i bk9: 64a 407284i bk10: 16a 407405i bk11: 16a 407376i bk12: 0a 407508i bk13: 0a 407508i bk14: 0a 407508i bk15: 0a 407508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.566445
Bank_Level_Parallism_Col = 1.563333
Bank_Level_Parallism_Ready = 1.201087
write_to_read_ratio_blp_rw_average = 0.699167
GrpLevelPara = 1.563333 

BW Util details:
bwutil = 0.002258 
total_CMD = 407508 
util_bw = 920 
Wasted_Col = 284 
Wasted_Row = 0 
Idle = 406304 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 5 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 231 
rwq = 0 
CCDLc_limit_alone = 231 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 407508 
n_nop = 406583 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 648 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 536 
total_req = 920 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 920 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002258 
Either_Row_CoL_Bus_Util = 0.002270 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.005405 
queue_avg = 0.013111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.0131114
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407508 n_nop=406529 n_act=10 n_pre=0 n_ref_event=0 n_req=560 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=699 bw_util=0.002383
n_activity=1797 dram_eff=0.5403
bk0: 8a 407266i bk1: 8a 407265i bk2: 0a 407293i bk3: 0a 407360i bk4: 0a 407508i bk5: 0a 407508i bk6: 48a 407468i bk7: 48a 407473i bk8: 64a 407273i bk9: 64a 407275i bk10: 16a 407417i bk11: 16a 407415i bk12: 0a 407508i bk13: 0a 407508i bk14: 0a 407508i bk15: 0a 407508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.544863
Bank_Level_Parallism_Col = 1.542878
Bank_Level_Parallism_Ready = 1.276004
write_to_read_ratio_blp_rw_average = 0.738372
GrpLevelPara = 1.542878 

BW Util details:
bwutil = 0.002383 
total_CMD = 407508 
util_bw = 971 
Wasted_Col = 411 
Wasted_Row = 0 
Idle = 406126 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 358 
rwq = 0 
CCDLc_limit_alone = 358 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 407508 
n_nop = 406529 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 699 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 560 
total_req = 971 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 971 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002383 
Either_Row_CoL_Bus_Util = 0.002402 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.002043 
queue_avg = 0.026095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0260952
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=407508 n_nop=406617 n_act=10 n_pre=0 n_ref_event=0 n_req=524 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=612 bw_util=0.002169
n_activity=1754 dram_eff=0.504
bk0: 8a 407357i bk1: 8a 407333i bk2: 0a 407441i bk3: 0a 407442i bk4: 0a 407508i bk5: 0a 407508i bk6: 48a 407481i bk7: 48a 407483i bk8: 64a 407293i bk9: 64a 407290i bk10: 16a 407403i bk11: 16a 407392i bk12: 0a 407508i bk13: 0a 407508i bk14: 0a 407508i bk15: 0a 407508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.347965
Bank_Level_Parallism_Col = 1.345353
Bank_Level_Parallism_Ready = 1.089367
write_to_read_ratio_blp_rw_average = 0.704327
GrpLevelPara = 1.345353 

BW Util details:
bwutil = 0.002169 
total_CMD = 407508 
util_bw = 884 
Wasted_Col = 369 
Wasted_Row = 0 
Idle = 406255 

BW Util Bottlenecks: 
RCDc_limit = 73 
RCDWRc_limit = 13 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 302 
rwq = 0 
CCDLc_limit_alone = 302 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 407508 
n_nop = 406617 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 612 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 524 
total_req = 884 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 884 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002169 
Either_Row_CoL_Bus_Util = 0.002186 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003367 
queue_avg = 0.009111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.00911148

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1496, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[1]: Access = 1488, Miss = 144, Miss_rate = 0.097, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[2]: Access = 1752, Miss = 289, Miss_rate = 0.165, Pending_hits = 24, Reservation_fails = 1786
L2_cache_bank[3]: Access = 1488, Miss = 144, Miss_rate = 0.097, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[4]: Access = 1752, Miss = 294, Miss_rate = 0.168, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[5]: Access = 1488, Miss = 144, Miss_rate = 0.097, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[6]: Access = 1496, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[7]: Access = 1488, Miss = 144, Miss_rate = 0.097, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[8]: Access = 1496, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[9]: Access = 1488, Miss = 144, Miss_rate = 0.097, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[10]: Access = 1496, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[11]: Access = 1488, Miss = 144, Miss_rate = 0.097, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[12]: Access = 1496, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[13]: Access = 1488, Miss = 144, Miss_rate = 0.097, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[14]: Access = 1496, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[15]: Access = 1488, Miss = 144, Miss_rate = 0.097, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[16]: Access = 1496, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[17]: Access = 1488, Miss = 144, Miss_rate = 0.097, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[18]: Access = 1496, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[19]: Access = 1488, Miss = 144, Miss_rate = 0.097, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[20]: Access = 1496, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[21]: Access = 1488, Miss = 144, Miss_rate = 0.097, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[22]: Access = 1496, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[23]: Access = 1488, Miss = 144, Miss_rate = 0.097, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[24]: Access = 1496, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[25]: Access = 1488, Miss = 144, Miss_rate = 0.097, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[26]: Access = 1496, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[27]: Access = 1488, Miss = 144, Miss_rate = 0.097, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[28]: Access = 1496, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[29]: Access = 1488, Miss = 144, Miss_rate = 0.097, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[30]: Access = 1496, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[31]: Access = 1488, Miss = 144, Miss_rate = 0.097, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[32]: Access = 1488, Miss = 136, Miss_rate = 0.091, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[33]: Access = 1488, Miss = 144, Miss_rate = 0.097, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[34]: Access = 1488, Miss = 136, Miss_rate = 0.091, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[35]: Access = 1488, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[36]: Access = 1488, Miss = 136, Miss_rate = 0.091, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[37]: Access = 1488, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[38]: Access = 1488, Miss = 136, Miss_rate = 0.091, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[39]: Access = 1488, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[40]: Access = 1488, Miss = 136, Miss_rate = 0.091, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[41]: Access = 1488, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[42]: Access = 1488, Miss = 136, Miss_rate = 0.091, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[43]: Access = 1488, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[44]: Access = 1488, Miss = 136, Miss_rate = 0.091, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[45]: Access = 1488, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[46]: Access = 1488, Miss = 136, Miss_rate = 0.091, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[47]: Access = 1488, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[48]: Access = 1488, Miss = 136, Miss_rate = 0.091, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[49]: Access = 1488, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[50]: Access = 1488, Miss = 136, Miss_rate = 0.091, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[51]: Access = 1488, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[52]: Access = 1488, Miss = 136, Miss_rate = 0.091, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[53]: Access = 1488, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[54]: Access = 1488, Miss = 136, Miss_rate = 0.091, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[55]: Access = 1488, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[56]: Access = 1488, Miss = 136, Miss_rate = 0.091, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[57]: Access = 1488, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[58]: Access = 1488, Miss = 136, Miss_rate = 0.091, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[59]: Access = 1488, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[60]: Access = 1488, Miss = 136, Miss_rate = 0.091, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[61]: Access = 1488, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[62]: Access = 1488, Miss = 136, Miss_rate = 0.091, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[63]: Access = 1488, Miss = 152, Miss_rate = 0.102, Pending_hits = 24, Reservation_fails = 1753
L2_total_cache_accesses = 95872
L2_total_cache_misses = 9615
L2_total_cache_miss_rate = 0.1003
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 112303
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51968
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 112303
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6528
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32753
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 167
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 744
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62208
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33664
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 112303
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=243328
icnt_total_pkts_simt_to_mem=243328
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 243328
Req_Network_cycles = 542706
Req_Network_injected_packets_per_cycle =       0.4484 
Req_Network_conflicts_per_cycle =       0.2324
Req_Network_conflicts_per_cycle_util =       2.3989
Req_Bank_Level_Parallism =       4.6288
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.5833
Req_Network_out_buffer_full_per_cycle =       0.0076
Req_Network_out_buffer_avg_util =       3.2181

Reply_Network_injected_packets_num = 243328
Reply_Network_cycles = 542706
Reply_Network_injected_packets_per_cycle =        0.4484
Reply_Network_conflicts_per_cycle =        0.1538
Reply_Network_conflicts_per_cycle_util =       1.5363
Reply_Bank_Level_Parallism =       4.4787
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0157
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0056
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 56 min, 49 sec (3409 sec)
gpgpu_simulation_rate = 163159 (inst/sec)
gpgpu_simulation_rate = 159 (cycle/sec)
gpgpu_silicon_slowdown = 7119496x
